Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Fri Jun 23 17:28:07 2017
| Host         : DESKTOP-N77OJE5 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file ADC_test_timing_summary_routed.rpt -rpx ADC_test_timing_summary_routed.rpx
| Design       : ADC_test
| Device       : 7k160t-fbg676
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
---------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 25 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 3 ports with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock
--------------------------
 There are 7 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -20.608     -995.329                     92                  603        0.098        0.000                      0                  603       -0.350       -0.350                       1                   483  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                              Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                              ------------         ----------      --------------
clk                                                {0.000 5.000}        10.000          100.000         
  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {0.000 5.000}        10.000          100.000         
  AD9783_inst1/spi_data_reg_n_0_[10]               {0.000 5.000}        10.000          100.000         
  AD9783_inst1/spi_data_reg_n_0_[15]               {0.000 5.000}        10.000          100.000         
  AD9783_inst1/spi_trigger_reg_n_0                 {0.000 5.000}        10.000          100.000         
  ADC2/LTC2195_SPI_inst/spi_clk                    {0.000 5.000}        10.000          100.000         
  ADC2/PS_clk                                      {0.000 5.000}        10.000          100.000         
  ADC2/spi_data[7]                                 {0.000 5.000}        10.000          100.000         
  ADC2/spi_data[8]                                 {0.000 5.000}        10.000          100.000         
  ADC2/spi_data[9]                                 {0.000 5.000}        10.000          100.000         
  ADC2/spi_trigger_reg_n_0                         {0.000 5.000}        10.000          100.000         
  MMCME2_BASE_inst_n_2                             {0.000 5.000}        10.000          100.000         
    DCI1_out_p                                     {0.000 5.000}        10.000          100.000         
  clkDLYi                                          {-2.500 2.500}       10.000          100.000         
    CLK_out_p                                      {2.500 7.500}        10.000          100.000         
  clkFB                                            {0.000 5.000}        10.000          100.000         
  clkFB_1                                          {0.000 5.000}        10.000          100.000         
  clkPS_int                                        {0.000 5.000}        10.000          100.000         
    ENC_p                                          {5.000 10.000}       10.000          100.000         
  clk_div_int                                      {0.000 5.000}        10.000          100.000         
  clk_int                                          {0.000 0.625}        1.250           800.000         
  rstLEDclk/clk__0                                 {0.000 5.000}        10.000          100.000         
    rst_in                                         {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                      4.908        0.000                      0                  163        0.103        0.000                      0                  163        3.000        0.000                       0                   142  
  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0       -2.686      -38.339                     27                   70        0.122        0.000                      0                   70        4.220        0.000                       0                    41  
  AD9783_inst1/spi_data_reg_n_0_[10]                                                                                                                                                                 4.600        0.000                       0                     6  
  AD9783_inst1/spi_data_reg_n_0_[15]                                                                                                                                                                 4.600        0.000                       0                     4  
  AD9783_inst1/spi_trigger_reg_n_0                                                                                                                                                                   4.600        0.000                       0                    25  
  ADC2/LTC2195_SPI_inst/spi_clk                          5.534        0.000                      0                   69        0.147        0.000                      0                   69        4.220        0.000                       0                    41  
  ADC2/PS_clk                                                                                                                                                                                        3.889        0.000                       0                     1  
  ADC2/spi_data[7]                                                                                                                                                                                   4.600        0.000                       0                     4  
  ADC2/spi_data[8]                                                                                                                                                                                   4.600        0.000                       0                     6  
  ADC2/spi_data[9]                                                                                                                                                                                   4.600        0.000                       0                     4  
  ADC2/spi_trigger_reg_n_0                                                                                                                                                                           4.600        0.000                       0                    27  
  MMCME2_BASE_inst_n_2                                   8.571        0.000                      0                   32        0.313        0.000                      0                   32        4.650        0.000                       0                    35  
  clkDLYi                                                                                                                                                                                            8.400        0.000                       0                     3  
  clkFB                                                                                                                                                                                              8.751        0.000                       0                     2  
  clkFB_1                                                                                                                                                                                            8.751        0.000                       0                     2  
  clkPS_int                                                                                                                                                                                          8.400        0.000                       0                     3  
  clk_div_int                                            8.650        0.000                      0                    7        0.189        0.000                      0                    7        4.600        0.000                       0                     9  
  clk_int                                                                                                                                                                                           -0.350       -0.350                       1                     8  
  rstLEDclk/clk__0                                       6.112        0.000                      0                   61        0.215        0.000                      0                   61        4.650        0.000                       0                    33  
    rst_in                                                                                                                                                                                           0.000        0.000                       0                   163  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                       To Clock                                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                       --------                                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  clk                                                    1.679        0.000                      0                    6        3.045        0.000                      0                    6  
AD9783_inst1/spi_data_reg_n_0_[10]               clk                                                    3.870        0.000                      0                    1        0.121        0.000                      0                    1  
AD9783_inst1/spi_data_reg_n_0_[15]               clk                                                    3.874        0.000                      0                    1        0.129        0.000                      0                    1  
AD9783_inst1/spi_trigger_reg_n_0                 clk                                                    3.751        0.000                      0                    1        0.223        0.000                      0                    1  
ADC2/LTC2195_SPI_inst/spi_clk                    clk                                                    1.758        0.000                      0                    8        2.827        0.000                      0                    8  
ADC2/PS_clk                                      clk                                                    3.478        0.000                      0                    3        0.339        0.000                      0                    3  
ADC2/spi_data[7]                                 clk                                                    2.638        0.000                      0                    1        0.730        0.000                      0                    1  
ADC2/spi_data[8]                                 clk                                                    3.683        0.000                      0                    1        0.208        0.000                      0                    1  
ADC2/spi_data[9]                                 clk                                                    3.875        0.000                      0                    1        0.098        0.000                      0                    1  
ADC2/spi_trigger_reg_n_0                         clk                                                    3.569        0.000                      0                    1        0.268        0.000                      0                    1  
clk_div_int                                      clk                                                    0.861        0.000                      0                   25        1.619        0.000                      0                   25  
rstLEDclk/clk__0                                 clk                                                    3.617        0.000                      0                    1        0.259        0.000                      0                    1  
rst_in                                           clk                                                    0.149        0.000                      0                    6        1.382        0.000                      0                    6  
AD9783_inst1/spi_data_reg_n_0_[10]               AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0       -0.505       -0.505                      1                    2        3.587        0.000                      0                    2  
AD9783_inst1/spi_data_reg_n_0_[15]               AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0        0.315        0.000                      0                    1        2.742        0.000                      0                    1  
AD9783_inst1/spi_trigger_reg_n_0                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0      -10.069     -283.357                     38                   43        1.842        0.000                      0                   43  
rst_in                                           AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0      -20.608     -637.602                     43                   43        4.427        0.000                      0                   43  
ADC2/spi_data[7]                                 ADC2/LTC2195_SPI_inst/spi_clk                          0.232        0.000                      0                    2        3.695        0.000                      0                    2  
ADC2/spi_data[8]                                 ADC2/LTC2195_SPI_inst/spi_clk                          1.502        0.000                      0                    3        2.709        0.000                      0                    3  
ADC2/spi_data[9]                                 ADC2/LTC2195_SPI_inst/spi_clk                          2.956        0.000                      0                    1        2.034        0.000                      0                    1  
ADC2/spi_trigger_reg_n_0                         ADC2/LTC2195_SPI_inst/spi_clk                          0.385        0.000                      0                   44        0.831        0.000                      0                   44  
rst_in                                           ADC2/LTC2195_SPI_inst/spi_clk                         -9.725     -343.889                     44                   44        0.304        0.000                      0                   44  
clk                                              ADC2/PS_clk                                            7.826        0.000                      0                    2        0.156        0.000                      0                    2  
clk                                              MMCME2_BASE_inst_n_2                                   5.695        0.000                      0                   16        0.183        0.000                      0                   16  
clk                                              clk_div_int                                            6.389        0.000                      0                    1        0.250        0.000                      0                    1  
rst_in                                           clk_div_int                                            0.762        0.000                      0                    7        0.608        0.000                      0                    7  
rst_in                                           rstLEDclk/clk__0                                       1.044        0.000                      0                    1        1.424        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                       From Clock                                       To Clock                                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                       ----------                                       --------                                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                AD9783_inst1/spi_data_reg_n_0_[10]               AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0        4.322        0.000                      0                    4        1.004        0.000                      0                    4  
**async_default**                                AD9783_inst1/spi_data_reg_n_0_[15]               AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0        4.368        0.000                      0                    2        0.931        0.000                      0                    2  
**async_default**                                AD9783_inst1/spi_trigger_reg_n_0                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0        0.873        0.000                      0                   20        1.324        0.000                      0                   20  
**async_default**                                rst_in                                           AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0        2.305        0.000                      0                   33        0.244        0.000                      0                   33  
**async_default**                                AD9783_inst1/spi_data_reg_n_0_[10]               AD9783_inst1/spi_data_reg_n_0_[10]                    -1.920       -1.920                      1                    1        7.769        0.000                      0                    1  
**async_default**                                AD9783_inst1/spi_trigger_reg_n_0                 AD9783_inst1/spi_data_reg_n_0_[10]                     6.701        0.000                      0                    1        0.757        0.000                      0                    1  
**async_default**                                rst_in                                           AD9783_inst1/spi_data_reg_n_0_[10]                     4.658        0.000                      0                    1        1.507        0.000                      0                    1  
**async_default**                                AD9783_inst1/spi_data_reg_n_0_[15]               AD9783_inst1/spi_data_reg_n_0_[15]                    -1.808       -1.808                      1                    1        7.691        0.000                      0                    1  
**async_default**                                AD9783_inst1/spi_trigger_reg_n_0                 AD9783_inst1/spi_data_reg_n_0_[15]                     6.177        0.000                      0                    1        0.876        0.000                      0                    1  
**async_default**                                rst_in                                           AD9783_inst1/spi_data_reg_n_0_[15]                     4.758        0.000                      0                    1        1.375        0.000                      0                    1  
**async_default**                                AD9783_inst1/spi_data_reg_n_0_[10]               AD9783_inst1/spi_trigger_reg_n_0                      -3.631       -3.631                      1                    1        8.524        0.000                      0                    1  
**async_default**                                AD9783_inst1/spi_data_reg_n_0_[15]               AD9783_inst1/spi_trigger_reg_n_0                      -3.546       -3.546                      1                    1        8.493        0.000                      0                    1  
**async_default**                                AD9783_inst1/spi_trigger_reg_n_0                 AD9783_inst1/spi_trigger_reg_n_0                       4.775        0.000                      0                    2        2.003        0.000                      0                    2  
**async_default**                                rst_in                                           AD9783_inst1/spi_trigger_reg_n_0                       3.112        0.000                      0                    3        0.686        0.000                      0                    3  
**async_default**                                ADC2/spi_data[7]                                 ADC2/LTC2195_SPI_inst/spi_clk                          4.346        0.000                      0                    2        1.066        0.000                      0                    2  
**async_default**                                ADC2/spi_data[8]                                 ADC2/LTC2195_SPI_inst/spi_clk                          4.173        0.000                      0                    4        1.538        0.000                      0                    4  
**async_default**                                ADC2/spi_data[9]                                 ADC2/LTC2195_SPI_inst/spi_clk                          3.320        0.000                      0                    2        0.831        0.000                      0                    2  
**async_default**                                ADC2/spi_trigger_reg_n_0                         ADC2/LTC2195_SPI_inst/spi_clk                          1.820        0.000                      0                   20        1.319        0.000                      0                   20  
**async_default**                                rst_in                                           ADC2/LTC2195_SPI_inst/spi_clk                          2.972        0.000                      0                   33        0.120        0.000                      0                   33  
**async_default**                                ADC2/spi_data[7]                                 ADC2/spi_data[7]                                      -1.413       -1.413                      1                    1        7.515        0.000                      0                    1  
**async_default**                                ADC2/spi_trigger_reg_n_0                         ADC2/spi_data[7]                                       7.441        0.000                      0                    1        0.270        0.000                      0                    1  
**async_default**                                rst_in                                           ADC2/spi_data[7]                                       5.914        0.000                      0                    1        0.845        0.000                      0                    1  
**async_default**                                ADC2/spi_data[8]                                 ADC2/spi_data[8]                                      -0.813       -0.813                      1                    1        7.191        0.000                      0                    1  
**async_default**                                ADC2/spi_trigger_reg_n_0                         ADC2/spi_data[8]                                       5.905        0.000                      0                    1        0.831        0.000                      0                    1  
**async_default**                                rst_in                                           ADC2/spi_data[8]                                       7.058        0.000                      0                    1        0.114        0.000                      0                    1  
**async_default**                                ADC2/spi_data[9]                                 ADC2/spi_data[9]                                      -0.146       -0.146                      1                    1        6.946        0.000                      0                    1  
**async_default**                                ADC2/spi_trigger_reg_n_0                         ADC2/spi_data[9]                                       7.551        0.000                      0                    1        0.331        0.000                      0                    1  
**async_default**                                rst_in                                           ADC2/spi_data[9]                                       6.682        0.000                      0                    1        0.530        0.000                      0                    1  
**async_default**                                ADC2/spi_data[7]                                 ADC2/spi_trigger_reg_n_0                              -3.292       -3.292                      1                    1        8.424        0.000                      0                    1  
**async_default**                                ADC2/spi_data[8]                                 ADC2/spi_trigger_reg_n_0                              -2.346       -2.346                      1                    1        7.871        0.000                      0                    1  
**async_default**                                ADC2/spi_data[9]                                 ADC2/spi_trigger_reg_n_0                              -1.023       -1.023                      1                    1        7.087        0.000                      0                    1  
**async_default**                                ADC2/spi_trigger_reg_n_0                         ADC2/spi_trigger_reg_n_0                               4.709        0.000                      0                    3        0.964        0.000                      0                    3  
**async_default**                                rst_in                                           ADC2/spi_trigger_reg_n_0                               4.199        0.000                      0                    4        0.858        0.000                      0                    4  
**async_default**                                rst_in                                           clk                                                    0.068        0.000                      0                   80        6.387        0.000                      0                   80  
**async_default**                                rst_in                                           clkPS_int                                              1.433        0.000                      0                    1        0.711        0.000                      0                    1  
**async_default**                                AD9783_inst1/spi_data_reg_n_0_[10]               rst_in                                                 6.567        0.000                      0                    1        0.352        0.000                      0                    1  
**async_default**                                AD9783_inst1/spi_data_reg_n_0_[15]               rst_in                                                 6.375        0.000                      0                    1        0.526        0.000                      0                    1  
**async_default**                                AD9783_inst1/spi_trigger_reg_n_0                 rst_in                                                 4.203        0.000                      0                    2        2.120        0.000                      0                    2  
**async_default**                                ADC2/spi_data[7]                                 rst_in                                                 6.936        0.000                      0                    1        0.221        0.000                      0                    1  
**async_default**                                ADC2/spi_data[8]                                 rst_in                                                 6.458        0.000                      0                    1        0.610        0.000                      0                    1  
**async_default**                                ADC2/spi_data[9]                                 rst_in                                                 6.285        0.000                      0                    1        0.802        0.000                      0                    1  
**async_default**                                ADC2/spi_trigger_reg_n_0                         rst_in                                                 3.348        0.000                      0                    3        1.771        0.000                      0                    3  
**async_default**                                rst_in                                           rst_in                                                 3.568        0.000                      0                    7        1.815        0.000                      0                    7  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        4.908ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.103ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.908ns  (required time - arrival time)
  Source:                 ADC2/FSM_sequential_PS_state_f_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/FSM_sequential_PS_state_f_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.092ns  (logic 0.375ns (7.365%)  route 4.717ns (92.635%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.324ns = ( 14.324 - 10.000 ) 
    Source Clock Delay      (SCD):    4.640ns
    Clock Pessimism Removal (CPR):    0.315ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.762     4.640    ADC2/clk_in
    SLICE_X57Y25         FDCE                                         r  ADC2/FSM_sequential_PS_state_f_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y25         FDCE (Prop_fdce_C_Q)         0.269     4.909 r  ADC2/FSM_sequential_PS_state_f_reg[0]/Q
                         net (fo=12, routed)          2.403     7.312    ADC2/state__0[0]
    SLICE_X109Y1         LUT6 (Prop_lut6_I2_O)        0.053     7.365 r  ADC2/FSM_sequential_PS_state_f[0]_i_2/O
                         net (fo=1, routed)           2.313     9.678    ADC2/FSM_sequential_PS_state_f[0]_i_2_n_0
    SLICE_X57Y25         LUT6 (Prop_lut6_I0_O)        0.053     9.731 r  ADC2/FSM_sequential_PS_state_f[0]_i_1/O
                         net (fo=1, routed)           0.000     9.731    ADC2/FSM_sequential_PS_state_f[0]_i_1_n_0
    SLICE_X57Y25         FDCE                                         r  ADC2/FSM_sequential_PS_state_f_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.651    14.324    ADC2/clk_in
    SLICE_X57Y25         FDCE                                         r  ADC2/FSM_sequential_PS_state_f_reg[0]/C
                         clock pessimism              0.315    14.640    
                         clock uncertainty           -0.035    14.604    
    SLICE_X57Y25         FDCE (Setup_fdce_C_D)        0.035    14.639    ADC2/FSM_sequential_PS_state_f_reg[0]
  -------------------------------------------------------------------
                         required time                         14.639    
                         arrival time                          -9.731    
  -------------------------------------------------------------------
                         slack                                  4.908    

Slack (MET) :             6.133ns  (required time - arrival time)
  Source:                 rstLEDclk/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rstLEDclk/counter_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.367ns  (logic 0.555ns (16.483%)  route 2.812ns (83.517%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.943ns = ( 13.943 - 10.000 ) 
    Source Clock Delay      (SCD):    4.269ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.391     4.269    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE                                         r  rstLEDclk/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.269     4.538 r  rstLEDclk/counter_reg[0]/Q
                         net (fo=3, routed)           0.569     5.107    rstLEDclk/counter_reg_n_0_[0]
    SLICE_X55Y146        LUT4 (Prop_lut4_I0_O)        0.063     5.170 f  rstLEDclk/counter[5]_i_8/O
                         net (fo=1, routed)           0.713     5.883    rstLEDclk/counter[5]_i_8_n_0
    SLICE_X55Y148        LUT6 (Prop_lut6_I5_O)        0.170     6.053 f  rstLEDclk/counter[5]_i_2/O
                         net (fo=5, routed)           0.686     6.739    rstLEDclk/counter[5]_i_2_n_0
    SLICE_X55Y145        LUT4 (Prop_lut4_I3_O)        0.053     6.792 r  rstLEDclk/counter[26]_i_1/O
                         net (fo=23, routed)          0.844     7.636    rstLEDclk/counter[26]_i_1_n_0
    SLICE_X54Y150        FDRE                                         r  rstLEDclk/counter_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.270    13.943    rstLEDclk/clk_in
    SLICE_X54Y150        FDRE                                         r  rstLEDclk/counter_reg[21]/C
                         clock pessimism              0.204    14.148    
                         clock uncertainty           -0.035    14.112    
    SLICE_X54Y150        FDRE (Setup_fdre_C_R)       -0.344    13.768    rstLEDclk/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         13.768    
                         arrival time                          -7.636    
  -------------------------------------------------------------------
                         slack                                  6.133    

Slack (MET) :             6.133ns  (required time - arrival time)
  Source:                 rstLEDclk/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rstLEDclk/counter_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.367ns  (logic 0.555ns (16.483%)  route 2.812ns (83.517%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.943ns = ( 13.943 - 10.000 ) 
    Source Clock Delay      (SCD):    4.269ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.391     4.269    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE                                         r  rstLEDclk/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.269     4.538 r  rstLEDclk/counter_reg[0]/Q
                         net (fo=3, routed)           0.569     5.107    rstLEDclk/counter_reg_n_0_[0]
    SLICE_X55Y146        LUT4 (Prop_lut4_I0_O)        0.063     5.170 f  rstLEDclk/counter[5]_i_8/O
                         net (fo=1, routed)           0.713     5.883    rstLEDclk/counter[5]_i_8_n_0
    SLICE_X55Y148        LUT6 (Prop_lut6_I5_O)        0.170     6.053 f  rstLEDclk/counter[5]_i_2/O
                         net (fo=5, routed)           0.686     6.739    rstLEDclk/counter[5]_i_2_n_0
    SLICE_X55Y145        LUT4 (Prop_lut4_I3_O)        0.053     6.792 r  rstLEDclk/counter[26]_i_1/O
                         net (fo=23, routed)          0.844     7.636    rstLEDclk/counter[26]_i_1_n_0
    SLICE_X54Y150        FDRE                                         r  rstLEDclk/counter_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.270    13.943    rstLEDclk/clk_in
    SLICE_X54Y150        FDRE                                         r  rstLEDclk/counter_reg[22]/C
                         clock pessimism              0.204    14.148    
                         clock uncertainty           -0.035    14.112    
    SLICE_X54Y150        FDRE (Setup_fdre_C_R)       -0.344    13.768    rstLEDclk/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         13.768    
                         arrival time                          -7.636    
  -------------------------------------------------------------------
                         slack                                  6.133    

Slack (MET) :             6.133ns  (required time - arrival time)
  Source:                 rstLEDclk/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rstLEDclk/counter_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.367ns  (logic 0.555ns (16.483%)  route 2.812ns (83.517%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.943ns = ( 13.943 - 10.000 ) 
    Source Clock Delay      (SCD):    4.269ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.391     4.269    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE                                         r  rstLEDclk/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.269     4.538 r  rstLEDclk/counter_reg[0]/Q
                         net (fo=3, routed)           0.569     5.107    rstLEDclk/counter_reg_n_0_[0]
    SLICE_X55Y146        LUT4 (Prop_lut4_I0_O)        0.063     5.170 f  rstLEDclk/counter[5]_i_8/O
                         net (fo=1, routed)           0.713     5.883    rstLEDclk/counter[5]_i_8_n_0
    SLICE_X55Y148        LUT6 (Prop_lut6_I5_O)        0.170     6.053 f  rstLEDclk/counter[5]_i_2/O
                         net (fo=5, routed)           0.686     6.739    rstLEDclk/counter[5]_i_2_n_0
    SLICE_X55Y145        LUT4 (Prop_lut4_I3_O)        0.053     6.792 r  rstLEDclk/counter[26]_i_1/O
                         net (fo=23, routed)          0.844     7.636    rstLEDclk/counter[26]_i_1_n_0
    SLICE_X54Y150        FDRE                                         r  rstLEDclk/counter_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.270    13.943    rstLEDclk/clk_in
    SLICE_X54Y150        FDRE                                         r  rstLEDclk/counter_reg[23]/C
                         clock pessimism              0.204    14.148    
                         clock uncertainty           -0.035    14.112    
    SLICE_X54Y150        FDRE (Setup_fdre_C_R)       -0.344    13.768    rstLEDclk/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         13.768    
                         arrival time                          -7.636    
  -------------------------------------------------------------------
                         slack                                  6.133    

Slack (MET) :             6.133ns  (required time - arrival time)
  Source:                 rstLEDclk/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rstLEDclk/counter_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.367ns  (logic 0.555ns (16.483%)  route 2.812ns (83.517%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.943ns = ( 13.943 - 10.000 ) 
    Source Clock Delay      (SCD):    4.269ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.391     4.269    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE                                         r  rstLEDclk/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.269     4.538 r  rstLEDclk/counter_reg[0]/Q
                         net (fo=3, routed)           0.569     5.107    rstLEDclk/counter_reg_n_0_[0]
    SLICE_X55Y146        LUT4 (Prop_lut4_I0_O)        0.063     5.170 f  rstLEDclk/counter[5]_i_8/O
                         net (fo=1, routed)           0.713     5.883    rstLEDclk/counter[5]_i_8_n_0
    SLICE_X55Y148        LUT6 (Prop_lut6_I5_O)        0.170     6.053 f  rstLEDclk/counter[5]_i_2/O
                         net (fo=5, routed)           0.686     6.739    rstLEDclk/counter[5]_i_2_n_0
    SLICE_X55Y145        LUT4 (Prop_lut4_I3_O)        0.053     6.792 r  rstLEDclk/counter[26]_i_1/O
                         net (fo=23, routed)          0.844     7.636    rstLEDclk/counter[26]_i_1_n_0
    SLICE_X54Y150        FDRE                                         r  rstLEDclk/counter_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.270    13.943    rstLEDclk/clk_in
    SLICE_X54Y150        FDRE                                         r  rstLEDclk/counter_reg[24]/C
                         clock pessimism              0.204    14.148    
                         clock uncertainty           -0.035    14.112    
    SLICE_X54Y150        FDRE (Setup_fdre_C_R)       -0.344    13.768    rstLEDclk/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         13.768    
                         arrival time                          -7.636    
  -------------------------------------------------------------------
                         slack                                  6.133    

Slack (MET) :             6.442ns  (required time - arrival time)
  Source:                 rstLEDclk/counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rstLEDclk/counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.072ns  (logic 0.467ns (15.201%)  route 2.605ns (84.799%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.954ns = ( 13.954 - 10.000 ) 
    Source Clock Delay      (SCD):    4.266ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.388     4.266    rstLEDclk/clk_in
    SLICE_X54Y150        FDRE                                         r  rstLEDclk/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y150        FDRE (Prop_fdre_C_Q)         0.308     4.574 f  rstLEDclk/counter_reg[22]/Q
                         net (fo=2, routed)           0.743     5.317    rstLEDclk/counter_reg_n_0_[22]
    SLICE_X55Y149        LUT4 (Prop_lut4_I2_O)        0.053     5.370 f  rstLEDclk/counter[5]_i_3/O
                         net (fo=1, routed)           0.549     5.919    rstLEDclk/counter[5]_i_3_n_0
    SLICE_X55Y148        LUT6 (Prop_lut6_I0_O)        0.053     5.972 f  rstLEDclk/counter[5]_i_2/O
                         net (fo=5, routed)           0.686     6.658    rstLEDclk/counter[5]_i_2_n_0
    SLICE_X55Y145        LUT4 (Prop_lut4_I3_O)        0.053     6.711 r  rstLEDclk/counter[26]_i_1/O
                         net (fo=23, routed)          0.627     7.338    rstLEDclk/counter[26]_i_1_n_0
    SLICE_X54Y149        FDRE                                         r  rstLEDclk/counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.281    13.954    rstLEDclk/clk_in
    SLICE_X54Y149        FDRE                                         r  rstLEDclk/counter_reg[17]/C
                         clock pessimism              0.204    14.159    
                         clock uncertainty           -0.035    14.123    
    SLICE_X54Y149        FDRE (Setup_fdre_C_R)       -0.344    13.779    rstLEDclk/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         13.779    
                         arrival time                          -7.338    
  -------------------------------------------------------------------
                         slack                                  6.442    

Slack (MET) :             6.442ns  (required time - arrival time)
  Source:                 rstLEDclk/counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rstLEDclk/counter_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.072ns  (logic 0.467ns (15.201%)  route 2.605ns (84.799%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.954ns = ( 13.954 - 10.000 ) 
    Source Clock Delay      (SCD):    4.266ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.388     4.266    rstLEDclk/clk_in
    SLICE_X54Y150        FDRE                                         r  rstLEDclk/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y150        FDRE (Prop_fdre_C_Q)         0.308     4.574 f  rstLEDclk/counter_reg[22]/Q
                         net (fo=2, routed)           0.743     5.317    rstLEDclk/counter_reg_n_0_[22]
    SLICE_X55Y149        LUT4 (Prop_lut4_I2_O)        0.053     5.370 f  rstLEDclk/counter[5]_i_3/O
                         net (fo=1, routed)           0.549     5.919    rstLEDclk/counter[5]_i_3_n_0
    SLICE_X55Y148        LUT6 (Prop_lut6_I0_O)        0.053     5.972 f  rstLEDclk/counter[5]_i_2/O
                         net (fo=5, routed)           0.686     6.658    rstLEDclk/counter[5]_i_2_n_0
    SLICE_X55Y145        LUT4 (Prop_lut4_I3_O)        0.053     6.711 r  rstLEDclk/counter[26]_i_1/O
                         net (fo=23, routed)          0.627     7.338    rstLEDclk/counter[26]_i_1_n_0
    SLICE_X54Y149        FDRE                                         r  rstLEDclk/counter_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.281    13.954    rstLEDclk/clk_in
    SLICE_X54Y149        FDRE                                         r  rstLEDclk/counter_reg[18]/C
                         clock pessimism              0.204    14.159    
                         clock uncertainty           -0.035    14.123    
    SLICE_X54Y149        FDRE (Setup_fdre_C_R)       -0.344    13.779    rstLEDclk/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         13.779    
                         arrival time                          -7.338    
  -------------------------------------------------------------------
                         slack                                  6.442    

Slack (MET) :             6.442ns  (required time - arrival time)
  Source:                 rstLEDclk/counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rstLEDclk/counter_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.072ns  (logic 0.467ns (15.201%)  route 2.605ns (84.799%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.954ns = ( 13.954 - 10.000 ) 
    Source Clock Delay      (SCD):    4.266ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.388     4.266    rstLEDclk/clk_in
    SLICE_X54Y150        FDRE                                         r  rstLEDclk/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y150        FDRE (Prop_fdre_C_Q)         0.308     4.574 f  rstLEDclk/counter_reg[22]/Q
                         net (fo=2, routed)           0.743     5.317    rstLEDclk/counter_reg_n_0_[22]
    SLICE_X55Y149        LUT4 (Prop_lut4_I2_O)        0.053     5.370 f  rstLEDclk/counter[5]_i_3/O
                         net (fo=1, routed)           0.549     5.919    rstLEDclk/counter[5]_i_3_n_0
    SLICE_X55Y148        LUT6 (Prop_lut6_I0_O)        0.053     5.972 f  rstLEDclk/counter[5]_i_2/O
                         net (fo=5, routed)           0.686     6.658    rstLEDclk/counter[5]_i_2_n_0
    SLICE_X55Y145        LUT4 (Prop_lut4_I3_O)        0.053     6.711 r  rstLEDclk/counter[26]_i_1/O
                         net (fo=23, routed)          0.627     7.338    rstLEDclk/counter[26]_i_1_n_0
    SLICE_X54Y149        FDRE                                         r  rstLEDclk/counter_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.281    13.954    rstLEDclk/clk_in
    SLICE_X54Y149        FDRE                                         r  rstLEDclk/counter_reg[19]/C
                         clock pessimism              0.204    14.159    
                         clock uncertainty           -0.035    14.123    
    SLICE_X54Y149        FDRE (Setup_fdre_C_R)       -0.344    13.779    rstLEDclk/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         13.779    
                         arrival time                          -7.338    
  -------------------------------------------------------------------
                         slack                                  6.442    

Slack (MET) :             6.442ns  (required time - arrival time)
  Source:                 rstLEDclk/counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rstLEDclk/counter_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.072ns  (logic 0.467ns (15.201%)  route 2.605ns (84.799%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.954ns = ( 13.954 - 10.000 ) 
    Source Clock Delay      (SCD):    4.266ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.388     4.266    rstLEDclk/clk_in
    SLICE_X54Y150        FDRE                                         r  rstLEDclk/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y150        FDRE (Prop_fdre_C_Q)         0.308     4.574 f  rstLEDclk/counter_reg[22]/Q
                         net (fo=2, routed)           0.743     5.317    rstLEDclk/counter_reg_n_0_[22]
    SLICE_X55Y149        LUT4 (Prop_lut4_I2_O)        0.053     5.370 f  rstLEDclk/counter[5]_i_3/O
                         net (fo=1, routed)           0.549     5.919    rstLEDclk/counter[5]_i_3_n_0
    SLICE_X55Y148        LUT6 (Prop_lut6_I0_O)        0.053     5.972 f  rstLEDclk/counter[5]_i_2/O
                         net (fo=5, routed)           0.686     6.658    rstLEDclk/counter[5]_i_2_n_0
    SLICE_X55Y145        LUT4 (Prop_lut4_I3_O)        0.053     6.711 r  rstLEDclk/counter[26]_i_1/O
                         net (fo=23, routed)          0.627     7.338    rstLEDclk/counter[26]_i_1_n_0
    SLICE_X54Y149        FDRE                                         r  rstLEDclk/counter_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.281    13.954    rstLEDclk/clk_in
    SLICE_X54Y149        FDRE                                         r  rstLEDclk/counter_reg[20]/C
                         clock pessimism              0.204    14.159    
                         clock uncertainty           -0.035    14.123    
    SLICE_X54Y149        FDRE (Setup_fdre_C_R)       -0.344    13.779    rstLEDclk/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         13.779    
                         arrival time                          -7.338    
  -------------------------------------------------------------------
                         slack                                  6.442    

Slack (MET) :             6.552ns  (required time - arrival time)
  Source:                 rstLEDclk/counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rstLEDclk/counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.962ns  (logic 0.467ns (15.766%)  route 2.495ns (84.234%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.954ns = ( 13.954 - 10.000 ) 
    Source Clock Delay      (SCD):    4.266ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.388     4.266    rstLEDclk/clk_in
    SLICE_X54Y150        FDRE                                         r  rstLEDclk/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y150        FDRE (Prop_fdre_C_Q)         0.308     4.574 f  rstLEDclk/counter_reg[22]/Q
                         net (fo=2, routed)           0.743     5.317    rstLEDclk/counter_reg_n_0_[22]
    SLICE_X55Y149        LUT4 (Prop_lut4_I2_O)        0.053     5.370 f  rstLEDclk/counter[5]_i_3/O
                         net (fo=1, routed)           0.549     5.919    rstLEDclk/counter[5]_i_3_n_0
    SLICE_X55Y148        LUT6 (Prop_lut6_I0_O)        0.053     5.972 f  rstLEDclk/counter[5]_i_2/O
                         net (fo=5, routed)           0.686     6.658    rstLEDclk/counter[5]_i_2_n_0
    SLICE_X55Y145        LUT4 (Prop_lut4_I3_O)        0.053     6.711 r  rstLEDclk/counter[26]_i_1/O
                         net (fo=23, routed)          0.517     7.228    rstLEDclk/counter[26]_i_1_n_0
    SLICE_X54Y148        FDRE                                         r  rstLEDclk/counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.281    13.954    rstLEDclk/clk_in
    SLICE_X54Y148        FDRE                                         r  rstLEDclk/counter_reg[13]/C
                         clock pessimism              0.204    14.159    
                         clock uncertainty           -0.035    14.123    
    SLICE_X54Y148        FDRE (Setup_fdre_C_R)       -0.344    13.779    rstLEDclk/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         13.779    
                         arrival time                          -7.228    
  -------------------------------------------------------------------
                         slack                                  6.552    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 rstLEDclk/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rstLEDclk/counter_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.266ns (69.027%)  route 0.119ns (30.973%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.643ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=141, routed)         0.542     1.643    rstLEDclk/clk_in
    SLICE_X54Y149        FDRE                                         r  rstLEDclk/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y149        FDRE (Prop_fdre_C_Q)         0.118     1.761 r  rstLEDclk/counter_reg[19]/Q
                         net (fo=2, routed)           0.119     1.880    rstLEDclk/counter_reg_n_0_[19]
    SLICE_X54Y149        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.107     1.987 r  rstLEDclk/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.988    rstLEDclk/counter_reg[20]_i_1_n_0
    SLICE_X54Y150        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     2.029 r  rstLEDclk/counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.029    rstLEDclk/data0[21]
    SLICE_X54Y150        FDRE                                         r  rstLEDclk/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=141, routed)         0.732     1.981    rstLEDclk/clk_in
    SLICE_X54Y150        FDRE                                         r  rstLEDclk/counter_reg[21]/C
                         clock pessimism             -0.147     1.833    
    SLICE_X54Y150        FDRE (Hold_fdre_C_D)         0.092     1.925    rstLEDclk/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.925    
                         arrival time                           2.029    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 AD9783_inst1/counter_f_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/counter_f_reg[6]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.128ns (62.817%)  route 0.076ns (37.183%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.133ns
    Source Clock Delay      (SCD):    1.748ns
    Clock Pessimism Removal (CPR):    0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=141, routed)         0.647     1.748    AD9783_inst1/clk_in
    SLICE_X47Y32         FDPE                                         r  AD9783_inst1/counter_f_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y32         FDPE (Prop_fdpe_C_Q)         0.100     1.848 r  AD9783_inst1/counter_f_reg[3]/Q
                         net (fo=6, routed)           0.076     1.924    AD9783_inst1/counter_f_reg__0[3]
    SLICE_X46Y32         LUT5 (Prop_lut5_I2_O)        0.028     1.952 r  AD9783_inst1/counter_f[6]_i_1__0/O
                         net (fo=1, routed)           0.000     1.952    AD9783_inst1/counter0__0[6]
    SLICE_X46Y32         FDPE                                         r  AD9783_inst1/counter_f_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=141, routed)         0.884     2.133    AD9783_inst1/clk_in
    SLICE_X46Y32         FDPE                                         r  AD9783_inst1/counter_f_reg[6]/C
                         clock pessimism             -0.373     1.759    
    SLICE_X46Y32         FDPE (Hold_fdpe_C_D)         0.087     1.846    AD9783_inst1/counter_f_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.846    
                         arrival time                           1.952    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 AD9783_inst1/counter_f_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/counter_f_reg[7]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.128ns (62.510%)  route 0.077ns (37.490%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.133ns
    Source Clock Delay      (SCD):    1.748ns
    Clock Pessimism Removal (CPR):    0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=141, routed)         0.647     1.748    AD9783_inst1/clk_in
    SLICE_X47Y32         FDPE                                         r  AD9783_inst1/counter_f_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y32         FDPE (Prop_fdpe_C_Q)         0.100     1.848 r  AD9783_inst1/counter_f_reg[3]/Q
                         net (fo=6, routed)           0.077     1.925    AD9783_inst1/counter_f_reg__0[3]
    SLICE_X46Y32         LUT6 (Prop_lut6_I4_O)        0.028     1.953 r  AD9783_inst1/counter_f[7]_i_1__0/O
                         net (fo=1, routed)           0.000     1.953    AD9783_inst1/counter0__0[7]
    SLICE_X46Y32         FDPE                                         r  AD9783_inst1/counter_f_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=141, routed)         0.884     2.133    AD9783_inst1/clk_in
    SLICE_X46Y32         FDPE                                         r  AD9783_inst1/counter_f_reg[7]/C
                         clock pessimism             -0.373     1.759    
    SLICE_X46Y32         FDPE (Hold_fdpe_C_D)         0.087     1.846    AD9783_inst1/counter_f_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.846    
                         arrival time                           1.953    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 rstLEDclk/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rstLEDclk/counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.278ns (69.963%)  route 0.119ns (30.037%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.643ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=141, routed)         0.542     1.643    rstLEDclk/clk_in
    SLICE_X54Y149        FDRE                                         r  rstLEDclk/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y149        FDRE (Prop_fdre_C_Q)         0.118     1.761 r  rstLEDclk/counter_reg[19]/Q
                         net (fo=2, routed)           0.119     1.880    rstLEDclk/counter_reg_n_0_[19]
    SLICE_X54Y149        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.107     1.987 r  rstLEDclk/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.988    rstLEDclk/counter_reg[20]_i_1_n_0
    SLICE_X54Y150        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.053     2.041 r  rstLEDclk/counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.041    rstLEDclk/data0[23]
    SLICE_X54Y150        FDRE                                         r  rstLEDclk/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=141, routed)         0.732     1.981    rstLEDclk/clk_in
    SLICE_X54Y150        FDRE                                         r  rstLEDclk/counter_reg[23]/C
                         clock pessimism             -0.147     1.833    
    SLICE_X54Y150        FDRE (Hold_fdre_C_D)         0.092     1.925    rstLEDclk/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.925    
                         arrival time                           2.041    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 AD9783_inst1/FSM_onehot_state_f_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/FSM_onehot_state_f_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.128ns (59.441%)  route 0.087ns (40.559%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    1.746ns
    Clock Pessimism Removal (CPR):    0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=141, routed)         0.645     1.746    AD9783_inst1/clk_in
    SLICE_X47Y30         FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y30         FDCE (Prop_fdce_C_Q)         0.100     1.846 f  AD9783_inst1/FSM_onehot_state_f_reg[8]/Q
                         net (fo=5, routed)           0.087     1.934    AD9783_inst1/FSM_onehot_state_f_reg_n_0_[8]
    SLICE_X46Y30         LUT6 (Prop_lut6_I4_O)        0.028     1.962 r  AD9783_inst1/FSM_onehot_state_f[11]_i_1__0/O
                         net (fo=1, routed)           0.000     1.962    AD9783_inst1/FSM_onehot_state_f[11]_i_1__0_n_0
    SLICE_X46Y30         FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=141, routed)         0.882     2.131    AD9783_inst1/clk_in
    SLICE_X46Y30         FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[11]/C
                         clock pessimism             -0.373     1.757    
    SLICE_X46Y30         FDCE (Hold_fdce_C_D)         0.087     1.844    AD9783_inst1/FSM_onehot_state_f_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.844    
                         arrival time                           1.962    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 rstLEDclk/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rstLEDclk/counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.285ns (70.483%)  route 0.119ns (29.517%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.643ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=141, routed)         0.542     1.643    rstLEDclk/clk_in
    SLICE_X54Y149        FDRE                                         r  rstLEDclk/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y149        FDRE (Prop_fdre_C_Q)         0.118     1.761 r  rstLEDclk/counter_reg[19]/Q
                         net (fo=2, routed)           0.119     1.880    rstLEDclk/counter_reg_n_0_[19]
    SLICE_X54Y149        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.107     1.987 r  rstLEDclk/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.988    rstLEDclk/counter_reg[20]_i_1_n_0
    SLICE_X54Y150        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.060     2.048 r  rstLEDclk/counter_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.048    rstLEDclk/data0[22]
    SLICE_X54Y150        FDRE                                         r  rstLEDclk/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=141, routed)         0.732     1.981    rstLEDclk/clk_in
    SLICE_X54Y150        FDRE                                         r  rstLEDclk/counter_reg[22]/C
                         clock pessimism             -0.147     1.833    
    SLICE_X54Y150        FDRE (Hold_fdre_C_D)         0.092     1.925    rstLEDclk/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.925    
                         arrival time                           2.048    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 ADC2/FSM_onehot_state_f_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/spi_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.128ns (65.610%)  route 0.067ns (34.390%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.125ns
    Source Clock Delay      (SCD):    1.740ns
    Clock Pessimism Removal (CPR):    0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=141, routed)         0.639     1.740    ADC2/clk_in
    SLICE_X52Y30         FDCE                                         r  ADC2/FSM_onehot_state_f_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y30         FDCE (Prop_fdce_C_Q)         0.100     1.840 r  ADC2/FSM_onehot_state_f_reg[1]/Q
                         net (fo=8, routed)           0.067     1.907    ADC2/FSM_onehot_state_f_reg_n_0_[1]
    SLICE_X53Y30         LUT6 (Prop_lut6_I3_O)        0.028     1.935 r  ADC2/spi_data[7]_i_1/O
                         net (fo=1, routed)           0.000     1.935    ADC2/spi_data[7]_i_1_n_0
    SLICE_X53Y30         FDRE                                         r  ADC2/spi_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=141, routed)         0.876     2.125    ADC2/clk_in
    SLICE_X53Y30         FDRE                                         r  ADC2/spi_data_reg[7]/C
                         clock pessimism             -0.373     1.751    
    SLICE_X53Y30         FDRE (Hold_fdre_C_D)         0.060     1.811    ADC2/spi_data_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.811    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 rstLEDclk/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rstLEDclk/counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.292ns (70.985%)  route 0.119ns (29.015%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.643ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=141, routed)         0.542     1.643    rstLEDclk/clk_in
    SLICE_X54Y149        FDRE                                         r  rstLEDclk/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y149        FDRE (Prop_fdre_C_Q)         0.118     1.761 r  rstLEDclk/counter_reg[19]/Q
                         net (fo=2, routed)           0.119     1.880    rstLEDclk/counter_reg_n_0_[19]
    SLICE_X54Y149        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.107     1.987 r  rstLEDclk/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.988    rstLEDclk/counter_reg[20]_i_1_n_0
    SLICE_X54Y150        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.067     2.055 r  rstLEDclk/counter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.055    rstLEDclk/data0[24]
    SLICE_X54Y150        FDRE                                         r  rstLEDclk/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=141, routed)         0.732     1.981    rstLEDclk/clk_in
    SLICE_X54Y150        FDRE                                         r  rstLEDclk/counter_reg[24]/C
                         clock pessimism             -0.147     1.833    
    SLICE_X54Y150        FDRE (Hold_fdre_C_D)         0.092     1.925    rstLEDclk/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.925    
                         arrival time                           2.055    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 rstLEDclk/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rstLEDclk/counter_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.293ns (71.055%)  route 0.119ns (28.945%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.643ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=141, routed)         0.542     1.643    rstLEDclk/clk_in
    SLICE_X54Y149        FDRE                                         r  rstLEDclk/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y149        FDRE (Prop_fdre_C_Q)         0.118     1.761 r  rstLEDclk/counter_reg[19]/Q
                         net (fo=2, routed)           0.119     1.880    rstLEDclk/counter_reg_n_0_[19]
    SLICE_X54Y149        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.107     1.987 r  rstLEDclk/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.988    rstLEDclk/counter_reg[20]_i_1_n_0
    SLICE_X54Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.027     2.015 r  rstLEDclk/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.015    rstLEDclk/counter_reg[24]_i_1_n_0
    SLICE_X54Y151        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     2.056 r  rstLEDclk/counter_reg[26]_i_2/O[0]
                         net (fo=1, routed)           0.000     2.056    rstLEDclk/data0[25]
    SLICE_X54Y151        FDRE                                         r  rstLEDclk/counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=141, routed)         0.732     1.981    rstLEDclk/clk_in
    SLICE_X54Y151        FDRE                                         r  rstLEDclk/counter_reg[25]/C
                         clock pessimism             -0.147     1.833    
    SLICE_X54Y151        FDRE (Hold_fdre_C_D)         0.092     1.925    rstLEDclk/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.925    
                         arrival time                           2.056    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 ADC2/FSM_sequential_PS_state_f_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/FSM_sequential_PS_state_f_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.128ns (52.772%)  route 0.115ns (47.228%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.206ns
    Source Clock Delay      (SCD):    1.818ns
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=141, routed)         0.717     1.818    ADC2/clk_in
    SLICE_X109Y1         FDCE                                         r  ADC2/FSM_sequential_PS_state_f_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y1         FDCE (Prop_fdce_C_Q)         0.100     1.918 r  ADC2/FSM_sequential_PS_state_f_reg[1]/Q
                         net (fo=11, routed)          0.115     2.033    ADC2/state__0[1]
    SLICE_X108Y1         LUT6 (Prop_lut6_I0_O)        0.028     2.061 r  ADC2/FSM_sequential_PS_state_f[3]_i_1/O
                         net (fo=1, routed)           0.000     2.061    ADC2/FSM_sequential_PS_state_f[3]_i_1_n_0
    SLICE_X108Y1         FDCE                                         r  ADC2/FSM_sequential_PS_state_f_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=141, routed)         0.957     2.206    ADC2/clk_in
    SLICE_X108Y1         FDCE                                         r  ADC2/FSM_sequential_PS_state_f_reg[3]/C
                         clock pessimism             -0.376     1.829    
    SLICE_X108Y1         FDCE (Hold_fdce_C_D)         0.087     1.916    ADC2/FSM_sequential_PS_state_f_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.916    
                         arrival time                           2.061    
  -------------------------------------------------------------------
                         slack                                  0.145    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            1.600         10.000      8.400      BUFGCTRL_X0Y5    BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y2  AD9783_inst1/MMCME2_BASE_inst/CLKIN1
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  ADC2/MMCME2_ADV_inst/CLKIN1
Min Period        n/a     FDPE/C             n/a            0.750         10.000      9.250      SLICE_X46Y32     AD9783_inst1/counter_f_reg[1]/C
Min Period        n/a     FDPE/C             n/a            0.750         10.000      9.250      SLICE_X47Y32     AD9783_inst1/counter_f_reg[4]/C
Min Period        n/a     FDCE/C             n/a            0.750         10.000      9.250      SLICE_X51Y22     AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg[4]/C
Min Period        n/a     FDCE/C             n/a            0.750         10.000      9.250      SLICE_X45Y30     AD9783_inst1/FSM_onehot_state_f_reg[3]/C
Min Period        n/a     FDCE/C             n/a            0.750         10.000      9.250      SLICE_X47Y30     AD9783_inst1/FSM_onehot_state_f_reg[7]/C
Min Period        n/a     FDCE/C             n/a            0.750         10.000      9.250      SLICE_X53Y29     ADC2/FSM_onehot_state_f_reg[2]/C
Min Period        n/a     FDCE/C             n/a            0.750         10.000      9.250      SLICE_X52Y29     ADC2/FSM_onehot_state_f_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y2  AD9783_inst1/MMCME2_BASE_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  ADC2/MMCME2_ADV_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  ADC2/MMCME2_ADV_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  AD9783_inst1/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  AD9783_inst1/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  ADC2/MMCME2_ADV_inst/CLKIN1
Low Pulse Width   Fast    FDPE/C             n/a            0.400         5.000       4.600      SLICE_X46Y32     AD9783_inst1/counter_f_reg[1]/C
Low Pulse Width   Fast    FDPE/C             n/a            0.400         5.000       4.600      SLICE_X47Y32     AD9783_inst1/counter_f_reg[4]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.400         5.000       4.600      SLICE_X51Y22     AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg[4]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.400         5.000       4.600      SLICE_X51Y22     AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg[4]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.400         5.000       4.600      SLICE_X45Y30     AD9783_inst1/FSM_onehot_state_f_reg[3]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.400         5.000       4.600      SLICE_X47Y30     AD9783_inst1/FSM_onehot_state_f_reg[7]/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  ADC2/MMCME2_ADV_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  AD9783_inst1/MMCME2_BASE_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  AD9783_inst1/MMCME2_BASE_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  ADC2/MMCME2_ADV_inst/CLKIN1
High Pulse Width  Slow    FDPE/C             n/a            0.350         5.000       4.650      SLICE_X46Y32     AD9783_inst1/counter_f_reg[1]/C
High Pulse Width  Slow    FDPE/C             n/a            0.350         5.000       4.650      SLICE_X47Y32     AD9783_inst1/counter_f_reg[2]/C
High Pulse Width  Slow    FDPE/C             n/a            0.350         5.000       4.650      SLICE_X47Y32     AD9783_inst1/counter_f_reg[3]/C
High Pulse Width  Slow    FDPE/C             n/a            0.350         5.000       4.650      SLICE_X47Y32     AD9783_inst1/counter_f_reg[4]/C
High Pulse Width  Slow    FDPE/C             n/a            0.350         5.000       4.650      SLICE_X47Y32     AD9783_inst1/counter_f_reg[5]/C
High Pulse Width  Slow    FDRE/C             n/a            0.350         5.000       4.650      SLICE_X0Y123     ADC2/ADC1_out_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  To Clock:  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0

Setup :           27  Failing Endpoints,  Worst Slack       -2.686ns,  Total Violation      -38.339ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.220ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.686ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_C/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        12.467ns  (logic 0.333ns (2.671%)  route 12.134ns (97.329%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.384ns = ( 20.384 - 10.000 ) 
    Source Clock Delay      (SCD):    11.621ns
    Clock Pessimism Removal (CPR):    1.212ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.769     4.647    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X51Y22         FDCE (Prop_fdce_C_Q)         0.246     4.893 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           4.727     9.619    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.225     9.844 r  counter_f_reg[11]_i_3/O
                         net (fo=40, routed)          1.777    11.621    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X43Y27         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y27         FDCE (Prop_fdce_C_Q)         0.269    11.890 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]/Q
                         net (fo=12, routed)          0.591    12.481    AD9783_inst1/AD_9783_SPI_inst/state[1]
    SLICE_X41Y27         LUT5 (Prop_lut5_I0_O)        0.064    12.545 r  AD9783_inst1/AD_9783_SPI_inst/state_f[0]_C_i_1__0/O
                         net (fo=2, routed)          11.543    24.089    AD9783_inst1/AD_9783_SPI_inst/state_f[0]_C_i_1__0_n_0
    SLICE_X41Y26         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.658    14.331    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X51Y22         FDCE (Prop_fdce_C_Q)         0.197    14.528 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.993    18.521    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    18.718 r  counter_f_reg[11]_i_3/O
                         net (fo=40, routed)          1.666    20.384    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X41Y26         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_C/C
                         clock pessimism              1.212    21.596    
                         clock uncertainty           -0.035    21.561    
    SLICE_X41Y26         FDCE (Setup_fdce_C_D)       -0.158    21.403    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_C
  -------------------------------------------------------------------
                         required time                         21.403    
                         arrival time                         -24.089    
  -------------------------------------------------------------------
                         slack                                 -2.686    

Slack (VIOLATED) :        -1.603ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[12]_srl2_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_4/CE
                            (rising edge-triggered cell SRL16E clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        11.216ns  (logic 0.322ns (2.871%)  route 10.894ns (97.129%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.386ns = ( 20.386 - 10.000 ) 
    Source Clock Delay      (SCD):    11.621ns
    Clock Pessimism Removal (CPR):    1.219ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.769     4.647    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X51Y22         FDCE (Prop_fdce_C_Q)         0.246     4.893 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           4.727     9.619    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.225     9.844 r  counter_f_reg[11]_i_3/O
                         net (fo=40, routed)          1.777    11.621    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X43Y27         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y27         FDCE (Prop_fdce_C_Q)         0.269    11.890 f  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]/Q
                         net (fo=12, routed)          0.664    12.555    AD9783_inst1/AD_9783_SPI_inst/state[1]
    SLICE_X40Y28         LUT5 (Prop_lut5_I1_O)        0.053    12.608 r  AD9783_inst1/AD_9783_SPI_inst/data_out[9]_i_1/O
                         net (fo=20, routed)         10.230    22.837    AD9783_inst1/AD_9783_SPI_inst/data_out[9]_i_1_n_0
    SLICE_X42Y29         SRL16E                                       r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[12]_srl2_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_4/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.658    14.331    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X51Y22         FDCE (Prop_fdce_C_Q)         0.197    14.528 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.993    18.521    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    18.718 r  counter_f_reg[11]_i_3/O
                         net (fo=40, routed)          1.668    20.386    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X42Y29         SRL16E                                       r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[12]_srl2_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_4/CLK
                         clock pessimism              1.219    21.605    
                         clock uncertainty           -0.035    21.570    
    SLICE_X42Y29         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.335    21.235    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[12]_srl2_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_4
  -------------------------------------------------------------------
                         required time                         21.235    
                         arrival time                         -22.837    
  -------------------------------------------------------------------
                         slack                                 -1.603    

Slack (VIOLATED) :        -1.603ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[5]_srl6_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_8/CE
                            (rising edge-triggered cell SRL16E clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        11.216ns  (logic 0.322ns (2.871%)  route 10.894ns (97.129%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.386ns = ( 20.386 - 10.000 ) 
    Source Clock Delay      (SCD):    11.621ns
    Clock Pessimism Removal (CPR):    1.219ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.769     4.647    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X51Y22         FDCE (Prop_fdce_C_Q)         0.246     4.893 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           4.727     9.619    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.225     9.844 r  counter_f_reg[11]_i_3/O
                         net (fo=40, routed)          1.777    11.621    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X43Y27         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y27         FDCE (Prop_fdce_C_Q)         0.269    11.890 f  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]/Q
                         net (fo=12, routed)          0.664    12.555    AD9783_inst1/AD_9783_SPI_inst/state[1]
    SLICE_X40Y28         LUT5 (Prop_lut5_I1_O)        0.053    12.608 r  AD9783_inst1/AD_9783_SPI_inst/data_out[9]_i_1/O
                         net (fo=20, routed)         10.230    22.837    AD9783_inst1/AD_9783_SPI_inst/data_out[9]_i_1_n_0
    SLICE_X42Y29         SRL16E                                       r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[5]_srl6_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_8/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.658    14.331    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X51Y22         FDCE (Prop_fdce_C_Q)         0.197    14.528 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.993    18.521    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    18.718 r  counter_f_reg[11]_i_3/O
                         net (fo=40, routed)          1.668    20.386    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X42Y29         SRL16E                                       r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[5]_srl6_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_8/CLK
                         clock pessimism              1.219    21.605    
                         clock uncertainty           -0.035    21.570    
    SLICE_X42Y29         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.335    21.235    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[5]_srl6_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_8
  -------------------------------------------------------------------
                         required time                         21.235    
                         arrival time                         -22.837    
  -------------------------------------------------------------------
                         slack                                 -1.603    

Slack (VIOLATED) :        -1.576ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_C/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        11.589ns  (logic 0.375ns (3.236%)  route 11.214ns (96.764%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.387ns = ( 20.387 - 10.000 ) 
    Source Clock Delay      (SCD):    11.621ns
    Clock Pessimism Removal (CPR):    1.212ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.769     4.647    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X51Y22         FDCE (Prop_fdce_C_Q)         0.246     4.893 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           4.727     9.619    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.225     9.844 r  counter_f_reg[11]_i_3/O
                         net (fo=40, routed)          1.777    11.621    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X43Y27         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y27         FDCE (Prop_fdce_C_Q)         0.269    11.890 f  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]/Q
                         net (fo=12, routed)          0.664    12.555    AD9783_inst1/AD_9783_SPI_inst/state[1]
    SLICE_X40Y28         LUT5 (Prop_lut5_I1_O)        0.053    12.608 r  AD9783_inst1/AD_9783_SPI_inst/data_out[9]_i_1/O
                         net (fo=20, routed)         10.550    23.158    AD9783_inst1/AD_9783_SPI_inst/data_out[9]_i_1_n_0
    SLICE_X38Y29         LUT3 (Prop_lut3_I1_O)        0.053    23.211 r  AD9783_inst1/AD_9783_SPI_inst/data_out[10]_C_i_1/O
                         net (fo=1, routed)           0.000    23.211    AD9783_inst1/AD_9783_SPI_inst/data_out[10]_C_i_1_n_0
    SLICE_X38Y29         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.658    14.331    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X51Y22         FDCE (Prop_fdce_C_Q)         0.197    14.528 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.993    18.521    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    18.718 r  counter_f_reg[11]_i_3/O
                         net (fo=40, routed)          1.669    20.387    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X38Y29         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_C/C
                         clock pessimism              1.212    21.599    
                         clock uncertainty           -0.035    21.564    
    SLICE_X38Y29         FDCE (Setup_fdce_C_D)        0.071    21.635    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_C
  -------------------------------------------------------------------
                         required time                         21.635    
                         arrival time                         -23.211    
  -------------------------------------------------------------------
                         slack                                 -1.576    

Slack (VIOLATED) :        -1.567ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_C/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        11.601ns  (logic 0.387ns (3.336%)  route 11.214ns (96.664%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.387ns = ( 20.387 - 10.000 ) 
    Source Clock Delay      (SCD):    11.621ns
    Clock Pessimism Removal (CPR):    1.212ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.769     4.647    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X51Y22         FDCE (Prop_fdce_C_Q)         0.246     4.893 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           4.727     9.619    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.225     9.844 r  counter_f_reg[11]_i_3/O
                         net (fo=40, routed)          1.777    11.621    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X43Y27         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y27         FDCE (Prop_fdce_C_Q)         0.269    11.890 f  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]/Q
                         net (fo=12, routed)          0.664    12.555    AD9783_inst1/AD_9783_SPI_inst/state[1]
    SLICE_X40Y28         LUT5 (Prop_lut5_I1_O)        0.053    12.608 r  AD9783_inst1/AD_9783_SPI_inst/data_out[9]_i_1/O
                         net (fo=20, routed)         10.550    23.158    AD9783_inst1/AD_9783_SPI_inst/data_out[9]_i_1_n_0
    SLICE_X38Y29         LUT3 (Prop_lut3_I1_O)        0.065    23.223 r  AD9783_inst1/AD_9783_SPI_inst/data_out[8]_C_i_1__0/O
                         net (fo=1, routed)           0.000    23.223    AD9783_inst1/AD_9783_SPI_inst/data_out[8]_C_i_1__0_n_0
    SLICE_X38Y29         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.658    14.331    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X51Y22         FDCE (Prop_fdce_C_Q)         0.197    14.528 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.993    18.521    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    18.718 r  counter_f_reg[11]_i_3/O
                         net (fo=40, routed)          1.669    20.387    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X38Y29         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_C/C
                         clock pessimism              1.212    21.599    
                         clock uncertainty           -0.035    21.564    
    SLICE_X38Y29         FDCE (Setup_fdce_C_D)        0.092    21.656    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_C
  -------------------------------------------------------------------
                         required time                         21.656    
                         arrival time                         -23.223    
  -------------------------------------------------------------------
                         slack                                 -1.567    

Slack (VIOLATED) :        -1.555ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_P/CE
                            (rising edge-triggered cell FDPE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        11.253ns  (logic 0.322ns (2.861%)  route 10.931ns (97.139%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.386ns = ( 20.386 - 10.000 ) 
    Source Clock Delay      (SCD):    11.621ns
    Clock Pessimism Removal (CPR):    1.212ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.769     4.647    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X51Y22         FDCE (Prop_fdce_C_Q)         0.246     4.893 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           4.727     9.619    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.225     9.844 r  counter_f_reg[11]_i_3/O
                         net (fo=40, routed)          1.777    11.621    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X43Y27         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y27         FDCE (Prop_fdce_C_Q)         0.269    11.890 f  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]/Q
                         net (fo=12, routed)          0.664    12.555    AD9783_inst1/AD_9783_SPI_inst/state[1]
    SLICE_X40Y28         LUT5 (Prop_lut5_I1_O)        0.053    12.608 r  AD9783_inst1/AD_9783_SPI_inst/data_out[9]_i_1/O
                         net (fo=20, routed)         10.266    22.874    AD9783_inst1/AD_9783_SPI_inst/data_out[9]_i_1_n_0
    SLICE_X41Y28         FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_P/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.658    14.331    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X51Y22         FDCE (Prop_fdce_C_Q)         0.197    14.528 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.993    18.521    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    18.718 r  counter_f_reg[11]_i_3/O
                         net (fo=40, routed)          1.668    20.386    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X41Y28         FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_P/C
                         clock pessimism              1.212    21.598    
                         clock uncertainty           -0.035    21.563    
    SLICE_X41Y28         FDPE (Setup_fdpe_C_CE)      -0.244    21.319    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_P
  -------------------------------------------------------------------
                         required time                         21.319    
                         arrival time                         -22.874    
  -------------------------------------------------------------------
                         slack                                 -1.555    

Slack (VIOLATED) :        -1.542ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        11.247ns  (logic 0.322ns (2.863%)  route 10.925ns (97.137%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.386ns = ( 20.386 - 10.000 ) 
    Source Clock Delay      (SCD):    11.621ns
    Clock Pessimism Removal (CPR):    1.219ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.769     4.647    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X51Y22         FDCE (Prop_fdce_C_Q)         0.246     4.893 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           4.727     9.619    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.225     9.844 r  counter_f_reg[11]_i_3/O
                         net (fo=40, routed)          1.777    11.621    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X43Y27         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y27         FDCE (Prop_fdce_C_Q)         0.269    11.890 f  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]/Q
                         net (fo=12, routed)          0.664    12.555    AD9783_inst1/AD_9783_SPI_inst/state[1]
    SLICE_X40Y28         LUT5 (Prop_lut5_I1_O)        0.053    12.608 r  AD9783_inst1/AD_9783_SPI_inst/data_out[9]_i_1/O
                         net (fo=20, routed)         10.260    22.868    AD9783_inst1/AD_9783_SPI_inst/data_out[9]_i_1_n_0
    SLICE_X43Y29         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.658    14.331    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X51Y22         FDCE (Prop_fdce_C_Q)         0.197    14.528 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.993    18.521    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    18.718 r  counter_f_reg[11]_i_3/O
                         net (fo=40, routed)          1.668    20.386    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X43Y29         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[14]/C
                         clock pessimism              1.219    21.605    
                         clock uncertainty           -0.035    21.570    
    SLICE_X43Y29         FDCE (Setup_fdce_C_CE)      -0.244    21.326    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[14]
  -------------------------------------------------------------------
                         required time                         21.326    
                         arrival time                         -22.868    
  -------------------------------------------------------------------
                         slack                                 -1.542    

Slack (VIOLATED) :        -1.542ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg_c/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        11.247ns  (logic 0.322ns (2.863%)  route 10.925ns (97.137%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.386ns = ( 20.386 - 10.000 ) 
    Source Clock Delay      (SCD):    11.621ns
    Clock Pessimism Removal (CPR):    1.219ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.769     4.647    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X51Y22         FDCE (Prop_fdce_C_Q)         0.246     4.893 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           4.727     9.619    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.225     9.844 r  counter_f_reg[11]_i_3/O
                         net (fo=40, routed)          1.777    11.621    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X43Y27         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y27         FDCE (Prop_fdce_C_Q)         0.269    11.890 f  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]/Q
                         net (fo=12, routed)          0.664    12.555    AD9783_inst1/AD_9783_SPI_inst/state[1]
    SLICE_X40Y28         LUT5 (Prop_lut5_I1_O)        0.053    12.608 r  AD9783_inst1/AD_9783_SPI_inst/data_out[9]_i_1/O
                         net (fo=20, routed)         10.260    22.868    AD9783_inst1/AD_9783_SPI_inst/data_out[9]_i_1_n_0
    SLICE_X43Y29         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg_c/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.658    14.331    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X51Y22         FDCE (Prop_fdce_C_Q)         0.197    14.528 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.993    18.521    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    18.718 r  counter_f_reg[11]_i_3/O
                         net (fo=40, routed)          1.668    20.386    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X43Y29         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg_c/C
                         clock pessimism              1.219    21.605    
                         clock uncertainty           -0.035    21.570    
    SLICE_X43Y29         FDCE (Setup_fdce_C_CE)      -0.244    21.326    AD9783_inst1/AD_9783_SPI_inst/data_out_reg_c
  -------------------------------------------------------------------
                         required time                         21.326    
                         arrival time                         -22.868    
  -------------------------------------------------------------------
                         slack                                 -1.542    

Slack (VIOLATED) :        -1.542ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg_c_4/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        11.247ns  (logic 0.322ns (2.863%)  route 10.925ns (97.137%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.386ns = ( 20.386 - 10.000 ) 
    Source Clock Delay      (SCD):    11.621ns
    Clock Pessimism Removal (CPR):    1.219ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.769     4.647    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X51Y22         FDCE (Prop_fdce_C_Q)         0.246     4.893 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           4.727     9.619    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.225     9.844 r  counter_f_reg[11]_i_3/O
                         net (fo=40, routed)          1.777    11.621    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X43Y27         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y27         FDCE (Prop_fdce_C_Q)         0.269    11.890 f  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]/Q
                         net (fo=12, routed)          0.664    12.555    AD9783_inst1/AD_9783_SPI_inst/state[1]
    SLICE_X40Y28         LUT5 (Prop_lut5_I1_O)        0.053    12.608 r  AD9783_inst1/AD_9783_SPI_inst/data_out[9]_i_1/O
                         net (fo=20, routed)         10.260    22.868    AD9783_inst1/AD_9783_SPI_inst/data_out[9]_i_1_n_0
    SLICE_X43Y29         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg_c_4/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.658    14.331    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X51Y22         FDCE (Prop_fdce_C_Q)         0.197    14.528 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.993    18.521    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    18.718 r  counter_f_reg[11]_i_3/O
                         net (fo=40, routed)          1.668    20.386    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X43Y29         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg_c_4/C
                         clock pessimism              1.219    21.605    
                         clock uncertainty           -0.035    21.570    
    SLICE_X43Y29         FDCE (Setup_fdce_C_CE)      -0.244    21.326    AD9783_inst1/AD_9783_SPI_inst/data_out_reg_c_4
  -------------------------------------------------------------------
                         required time                         21.326    
                         arrival time                         -22.868    
  -------------------------------------------------------------------
                         slack                                 -1.542    

Slack (VIOLATED) :        -1.542ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg_c_5/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        11.247ns  (logic 0.322ns (2.863%)  route 10.925ns (97.137%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.386ns = ( 20.386 - 10.000 ) 
    Source Clock Delay      (SCD):    11.621ns
    Clock Pessimism Removal (CPR):    1.219ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.769     4.647    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X51Y22         FDCE (Prop_fdce_C_Q)         0.246     4.893 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           4.727     9.619    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.225     9.844 r  counter_f_reg[11]_i_3/O
                         net (fo=40, routed)          1.777    11.621    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X43Y27         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y27         FDCE (Prop_fdce_C_Q)         0.269    11.890 f  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]/Q
                         net (fo=12, routed)          0.664    12.555    AD9783_inst1/AD_9783_SPI_inst/state[1]
    SLICE_X40Y28         LUT5 (Prop_lut5_I1_O)        0.053    12.608 r  AD9783_inst1/AD_9783_SPI_inst/data_out[9]_i_1/O
                         net (fo=20, routed)         10.260    22.868    AD9783_inst1/AD_9783_SPI_inst/data_out[9]_i_1_n_0
    SLICE_X43Y29         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg_c_5/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.658    14.331    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X51Y22         FDCE (Prop_fdce_C_Q)         0.197    14.528 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.993    18.521    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    18.718 r  counter_f_reg[11]_i_3/O
                         net (fo=40, routed)          1.668    20.386    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X43Y29         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg_c_5/C
                         clock pessimism              1.219    21.605    
                         clock uncertainty           -0.035    21.570    
    SLICE_X43Y29         FDCE (Setup_fdce_C_CE)      -0.244    21.326    AD9783_inst1/AD_9783_SPI_inst/data_out_reg_c_5
  -------------------------------------------------------------------
                         required time                         21.326    
                         arrival time                         -22.868    
  -------------------------------------------------------------------
                         slack                                 -1.542    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_C/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.128ns (58.074%)  route 0.092ns (41.926%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.815ns
    Source Clock Delay      (SCD):    4.772ns
    Clock Pessimism Removal (CPR):    1.032ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=141, routed)         0.636     1.737    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X51Y22         FDCE (Prop_fdce_C_Q)         0.091     1.828 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.234     4.062    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.064     4.126 r  counter_f_reg[11]_i_3/O
                         net (fo=40, routed)          0.646     4.772    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X39Y29         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y29         FDCE (Prop_fdce_C_Q)         0.100     4.872 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[9]/Q
                         net (fo=2, routed)           0.092     4.964    AD9783_inst1/AD_9783_SPI_inst/data_out_reg_n_0_[9]
    SLICE_X38Y29         LUT3 (Prop_lut3_I0_O)        0.028     4.992 r  AD9783_inst1/AD_9783_SPI_inst/data_out[10]_C_i_1/O
                         net (fo=1, routed)           0.000     4.992    AD9783_inst1/AD_9783_SPI_inst/data_out[10]_C_i_1_n_0
    SLICE_X38Y29         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=141, routed)         0.873     2.122    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X51Y22         FDCE (Prop_fdce_C_Q)         0.113     2.235 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.621     4.855    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     4.932 r  counter_f_reg[11]_i_3/O
                         net (fo=40, routed)          0.883     5.815    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X38Y29         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_C/C
                         clock pessimism             -1.032     4.783    
    SLICE_X38Y29         FDCE (Hold_fdce_C_D)         0.087     4.870    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_C
  -------------------------------------------------------------------
                         required time                         -4.870    
                         arrival time                           4.992    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_P/D
                            (rising edge-triggered cell FDPE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        0.216ns  (logic 0.100ns (46.318%)  route 0.116ns (53.682%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.814ns
    Source Clock Delay      (SCD):    4.771ns
    Clock Pessimism Removal (CPR):    1.014ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=141, routed)         0.636     1.737    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X51Y22         FDCE (Prop_fdce_C_Q)         0.091     1.828 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.234     4.062    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.064     4.126 r  counter_f_reg[11]_i_3/O
                         net (fo=40, routed)          0.645     4.771    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X43Y29         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y29         FDCE (Prop_fdce_C_Q)         0.100     4.871 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[14]/Q
                         net (fo=2, routed)           0.116     4.987    AD9783_inst1/AD_9783_SPI_inst/data_out_reg_n_0_[14]
    SLICE_X41Y28         FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=141, routed)         0.873     2.122    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X51Y22         FDCE (Prop_fdce_C_Q)         0.113     2.235 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.621     4.855    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     4.932 r  counter_f_reg[11]_i_3/O
                         net (fo=40, routed)          0.882     5.814    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X41Y28         FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_P/C
                         clock pessimism             -1.014     4.800    
    SLICE_X41Y28         FDPE (Hold_fdpe_C_D)         0.040     4.840    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_P
  -------------------------------------------------------------------
                         required time                         -4.840    
                         arrival time                           4.987    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg_c/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg_c_4/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        0.143ns  (logic 0.091ns (63.649%)  route 0.052ns (36.351%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.814ns
    Source Clock Delay      (SCD):    4.771ns
    Clock Pessimism Removal (CPR):    1.043ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=141, routed)         0.636     1.737    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X51Y22         FDCE (Prop_fdce_C_Q)         0.091     1.828 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.234     4.062    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.064     4.126 r  counter_f_reg[11]_i_3/O
                         net (fo=40, routed)          0.645     4.771    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X43Y29         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg_c/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y29         FDCE (Prop_fdce_C_Q)         0.091     4.862 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg_c/Q
                         net (fo=1, routed)           0.052     4.914    AD9783_inst1/AD_9783_SPI_inst/data_out_reg_c_n_0
    SLICE_X43Y29         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg_c_4/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=141, routed)         0.873     2.122    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X51Y22         FDCE (Prop_fdce_C_Q)         0.113     2.235 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.621     4.855    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     4.932 r  counter_f_reg[11]_i_3/O
                         net (fo=40, routed)          0.882     5.814    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X43Y29         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg_c_4/C
                         clock pessimism             -1.043     4.771    
    SLICE_X43Y29         FDCE (Hold_fdce_C_D)        -0.006     4.765    AD9783_inst1/AD_9783_SPI_inst/data_out_reg_c_4
  -------------------------------------------------------------------
                         required time                         -4.765    
                         arrival time                           4.914    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_P/D
                            (rising edge-triggered cell FDPE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.100ns (46.007%)  route 0.117ns (53.993%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.816ns
    Source Clock Delay      (SCD):    4.772ns
    Clock Pessimism Removal (CPR):    1.014ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=141, routed)         0.636     1.737    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X51Y22         FDCE (Prop_fdce_C_Q)         0.091     1.828 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.234     4.062    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.064     4.126 r  counter_f_reg[11]_i_3/O
                         net (fo=40, routed)          0.646     4.772    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X39Y29         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y29         FDCE (Prop_fdce_C_Q)         0.100     4.872 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]/Q
                         net (fo=2, routed)           0.117     4.989    AD9783_inst1/AD_9783_SPI_inst/data_out_reg_n_0_[7]
    SLICE_X37Y29         FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=141, routed)         0.873     2.122    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X51Y22         FDCE (Prop_fdce_C_Q)         0.113     2.235 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.621     4.855    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     4.932 r  counter_f_reg[11]_i_3/O
                         net (fo=40, routed)          0.884     5.816    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X37Y29         FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_P/C
                         clock pessimism             -1.014     4.802    
    SLICE_X37Y29         FDPE (Hold_fdpe_C_D)         0.038     4.840    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_P
  -------------------------------------------------------------------
                         required time                         -4.840    
                         arrival time                           4.989    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_C/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.129ns (49.091%)  route 0.134ns (50.909%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.815ns
    Source Clock Delay      (SCD):    4.772ns
    Clock Pessimism Removal (CPR):    1.032ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=141, routed)         0.636     1.737    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X51Y22         FDCE (Prop_fdce_C_Q)         0.091     1.828 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.234     4.062    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.064     4.126 r  counter_f_reg[11]_i_3/O
                         net (fo=40, routed)          0.646     4.772    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X39Y29         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y29         FDCE (Prop_fdce_C_Q)         0.100     4.872 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]/Q
                         net (fo=2, routed)           0.134     5.006    AD9783_inst1/AD_9783_SPI_inst/data_out_reg_n_0_[7]
    SLICE_X38Y29         LUT3 (Prop_lut3_I0_O)        0.029     5.035 r  AD9783_inst1/AD_9783_SPI_inst/data_out[8]_C_i_1__0/O
                         net (fo=1, routed)           0.000     5.035    AD9783_inst1/AD_9783_SPI_inst/data_out[8]_C_i_1__0_n_0
    SLICE_X38Y29         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=141, routed)         0.873     2.122    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X51Y22         FDCE (Prop_fdce_C_Q)         0.113     2.235 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.621     4.855    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     4.932 r  counter_f_reg[11]_i_3/O
                         net (fo=40, routed)          0.883     5.815    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X38Y29         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_C/C
                         clock pessimism             -1.032     4.783    
    SLICE_X38Y29         FDCE (Hold_fdce_C_D)         0.096     4.879    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_C
  -------------------------------------------------------------------
                         required time                         -4.879    
                         arrival time                           5.035    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg_c_6/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg_c_7/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.100ns (47.880%)  route 0.109ns (52.120%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.814ns
    Source Clock Delay      (SCD):    4.771ns
    Clock Pessimism Removal (CPR):    1.043ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=141, routed)         0.636     1.737    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X51Y22         FDCE (Prop_fdce_C_Q)         0.091     1.828 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.234     4.062    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.064     4.126 r  counter_f_reg[11]_i_3/O
                         net (fo=40, routed)          0.645     4.771    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X43Y29         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg_c_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y29         FDCE (Prop_fdce_C_Q)         0.100     4.871 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg_c_6/Q
                         net (fo=1, routed)           0.109     4.980    AD9783_inst1/AD_9783_SPI_inst/data_out_reg_c_6_n_0
    SLICE_X43Y29         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg_c_7/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=141, routed)         0.873     2.122    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X51Y22         FDCE (Prop_fdce_C_Q)         0.113     2.235 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.621     4.855    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     4.932 r  counter_f_reg[11]_i_3/O
                         net (fo=40, routed)          0.882     5.814    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X43Y29         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg_c_7/C
                         clock pessimism             -1.043     4.771    
    SLICE_X43Y29         FDCE (Hold_fdce_C_D)         0.044     4.815    AD9783_inst1/AD_9783_SPI_inst/data_out_reg_c_7
  -------------------------------------------------------------------
                         required time                         -4.815    
                         arrival time                           4.980    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_P/C
                            (rising edge-triggered cell FDPE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.128ns (50.272%)  route 0.127ns (49.728%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.815ns
    Source Clock Delay      (SCD):    4.773ns
    Clock Pessimism Removal (CPR):    1.014ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=141, routed)         0.636     1.737    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X51Y22         FDCE (Prop_fdce_C_Q)         0.091     1.828 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.234     4.062    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.064     4.126 r  counter_f_reg[11]_i_3/O
                         net (fo=40, routed)          0.647     4.773    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X37Y29         FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y29         FDPE (Prop_fdpe_C_Q)         0.100     4.873 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_P/Q
                         net (fo=1, routed)           0.127     4.999    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_P_n_0
    SLICE_X39Y29         LUT3 (Prop_lut3_I0_O)        0.028     5.027 r  AD9783_inst1/AD_9783_SPI_inst/data_out[9]_i_2/O
                         net (fo=1, routed)           0.000     5.027    AD9783_inst1/AD_9783_SPI_inst/data_out[9]_i_2_n_0
    SLICE_X39Y29         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=141, routed)         0.873     2.122    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X51Y22         FDCE (Prop_fdce_C_Q)         0.113     2.235 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.621     4.855    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     4.932 r  counter_f_reg[11]_i_3/O
                         net (fo=40, routed)          0.883     5.815    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X39Y29         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[9]/C
                         clock pessimism             -1.014     4.801    
    SLICE_X39Y29         FDCE (Hold_fdce_C_D)         0.060     4.861    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[9]
  -------------------------------------------------------------------
                         required time                         -4.861    
                         arrival time                           5.027    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.128ns (53.818%)  route 0.110ns (46.182%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.813ns
    Source Clock Delay      (SCD):    4.770ns
    Clock Pessimism Removal (CPR):    1.043ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=141, routed)         0.636     1.737    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X51Y22         FDCE (Prop_fdce_C_Q)         0.091     1.828 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.234     4.062    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.064     4.126 r  counter_f_reg[11]_i_3/O
                         net (fo=40, routed)          0.644     4.770    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X43Y28         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y28         FDCE (Prop_fdce_C_Q)         0.100     4.870 r  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/Q
                         net (fo=7, routed)           0.110     4.980    AD9783_inst1/AD_9783_SPI_inst/spi_ready
    SLICE_X43Y28         LUT6 (Prop_lut6_I5_O)        0.028     5.008 r  AD9783_inst1/AD_9783_SPI_inst/ready_out_i_1/O
                         net (fo=1, routed)           0.000     5.008    AD9783_inst1/AD_9783_SPI_inst/ready_out_i_1_n_0
    SLICE_X43Y28         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=141, routed)         0.873     2.122    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X51Y22         FDCE (Prop_fdce_C_Q)         0.113     2.235 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.621     4.855    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     4.932 r  counter_f_reg[11]_i_3/O
                         net (fo=40, routed)          0.881     5.813    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X43Y28         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
                         clock pessimism             -1.043     4.770    
    SLICE_X43Y28         FDCE (Hold_fdce_C_D)         0.060     4.830    AD9783_inst1/AD_9783_SPI_inst/ready_out_reg
  -------------------------------------------------------------------
                         required time                         -4.830    
                         arrival time                           5.008    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg_c_7/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg_c_8/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.091ns (45.627%)  route 0.108ns (54.373%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.814ns
    Source Clock Delay      (SCD):    4.771ns
    Clock Pessimism Removal (CPR):    1.043ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=141, routed)         0.636     1.737    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X51Y22         FDCE (Prop_fdce_C_Q)         0.091     1.828 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.234     4.062    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.064     4.126 r  counter_f_reg[11]_i_3/O
                         net (fo=40, routed)          0.645     4.771    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X43Y29         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg_c_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y29         FDCE (Prop_fdce_C_Q)         0.091     4.862 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg_c_7/Q
                         net (fo=1, routed)           0.108     4.970    AD9783_inst1/AD_9783_SPI_inst/data_out_reg_c_7_n_0
    SLICE_X43Y29         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg_c_8/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=141, routed)         0.873     2.122    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X51Y22         FDCE (Prop_fdce_C_Q)         0.113     2.235 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.621     4.855    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     4.932 r  counter_f_reg[11]_i_3/O
                         net (fo=40, routed)          0.882     5.814    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X43Y29         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg_c_8/C
                         clock pessimism             -1.043     4.771    
    SLICE_X43Y29         FDCE (Hold_fdce_C_D)         0.011     4.782    AD9783_inst1/AD_9783_SPI_inst/data_out_reg_c_8
  -------------------------------------------------------------------
                         required time                         -4.782    
                         arrival time                           4.970    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_P/D
                            (rising edge-triggered cell FDPE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.100ns (38.035%)  route 0.163ns (61.965%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.816ns
    Source Clock Delay      (SCD):    4.772ns
    Clock Pessimism Removal (CPR):    1.014ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=141, routed)         0.636     1.737    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X51Y22         FDCE (Prop_fdce_C_Q)         0.091     1.828 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.234     4.062    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.064     4.126 r  counter_f_reg[11]_i_3/O
                         net (fo=40, routed)          0.646     4.772    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X39Y29         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y29         FDCE (Prop_fdce_C_Q)         0.100     4.872 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[9]/Q
                         net (fo=2, routed)           0.163     5.035    AD9783_inst1/AD_9783_SPI_inst/data_out_reg_n_0_[9]
    SLICE_X37Y29         FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=141, routed)         0.873     2.122    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X51Y22         FDCE (Prop_fdce_C_Q)         0.113     2.235 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.621     4.855    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     4.932 r  counter_f_reg[11]_i_3/O
                         net (fo=40, routed)          0.884     5.816    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X37Y29         FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_P/C
                         clock pessimism             -1.014     4.802    
    SLICE_X37Y29         FDPE (Hold_fdpe_C_D)         0.040     4.842    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_P
  -------------------------------------------------------------------
                         required time                         -4.842    
                         arrival time                           5.035    
  -------------------------------------------------------------------
                         slack                                  0.193    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            1.600         10.000      8.400      BUFGCTRL_X0Y6  counter_f_reg[11]_i_3/I
Min Period        n/a     FDCE/C      n/a            0.750         10.000      9.250      SLICE_X46Y27   AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[5]/C
Min Period        n/a     FDCE/C      n/a            0.750         10.000      9.250      SLICE_X46Y27   AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[7]/C
Min Period        n/a     FDCE/C      n/a            0.750         10.000      9.250      SLICE_X45Y28   AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[8]/C
Min Period        n/a     FDCE/C      n/a            0.750         10.000      9.250      SLICE_X45Y28   AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[9]/C
Min Period        n/a     FDRE/C      n/a            0.750         10.000      9.250      SLICE_X42Y29   AD9783_inst1/AD_9783_SPI_inst/data_out_reg[13]_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_5/C
Min Period        n/a     FDRE/C      n/a            0.750         10.000      9.250      SLICE_X42Y29   AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_9/C
Min Period        n/a     FDCE/C      n/a            0.750         10.000      9.250      SLICE_X38Y29   AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_C/C
Min Period        n/a     FDCE/C      n/a            0.750         10.000      9.250      SLICE_X43Y29   AD9783_inst1/AD_9783_SPI_inst/data_out_reg_c/C
Min Period        n/a     FDCE/C      n/a            0.750         10.000      9.250      SLICE_X43Y29   AD9783_inst1/AD_9783_SPI_inst/data_out_reg_c_7/C
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.780         5.000       4.220      SLICE_X42Y29   AD9783_inst1/AD_9783_SPI_inst/data_out_reg[12]_srl2_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_4/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.780         5.000       4.220      SLICE_X42Y29   AD9783_inst1/AD_9783_SPI_inst/data_out_reg[5]_srl6_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_8/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.780         5.000       4.220      SLICE_X42Y29   AD9783_inst1/AD_9783_SPI_inst/data_out_reg[12]_srl2_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_4/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.780         5.000       4.220      SLICE_X42Y29   AD9783_inst1/AD_9783_SPI_inst/data_out_reg[5]_srl6_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_8/CLK
Low Pulse Width   Slow    FDCE/C      n/a            0.400         5.000       4.600      SLICE_X46Y27   AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[5]/C
Low Pulse Width   Slow    FDCE/C      n/a            0.400         5.000       4.600      SLICE_X46Y27   AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[7]/C
Low Pulse Width   Slow    FDCE/C      n/a            0.400         5.000       4.600      SLICE_X45Y28   AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[8]/C
Low Pulse Width   Slow    FDCE/C      n/a            0.400         5.000       4.600      SLICE_X45Y28   AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[9]/C
Low Pulse Width   Slow    FDCE/C      n/a            0.400         5.000       4.600      SLICE_X46Y27   AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[1]/C
Low Pulse Width   Slow    FDCE/C      n/a            0.400         5.000       4.600      SLICE_X46Y27   AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[3]/C
High Pulse Width  Slow    SRL16E/CLK  n/a            0.780         5.000       4.220      SLICE_X42Y29   AD9783_inst1/AD_9783_SPI_inst/data_out_reg[12]_srl2_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_4/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.780         5.000       4.220      SLICE_X42Y29   AD9783_inst1/AD_9783_SPI_inst/data_out_reg[5]_srl6_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_8/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.780         5.000       4.220      SLICE_X42Y29   AD9783_inst1/AD_9783_SPI_inst/data_out_reg[12]_srl2_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_4/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.780         5.000       4.220      SLICE_X42Y29   AD9783_inst1/AD_9783_SPI_inst/data_out_reg[5]_srl6_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_8/CLK
High Pulse Width  Slow    FDCE/C      n/a            0.350         5.000       4.650      SLICE_X38Y29   AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_C/C
High Pulse Width  Slow    FDPE/C      n/a            0.350         5.000       4.650      SLICE_X37Y29   AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_P/C
High Pulse Width  Slow    FDRE/C      n/a            0.350         5.000       4.650      SLICE_X42Y29   AD9783_inst1/AD_9783_SPI_inst/data_out_reg[13]_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_5/C
High Pulse Width  Slow    FDCE/C      n/a            0.350         5.000       4.650      SLICE_X43Y29   AD9783_inst1/AD_9783_SPI_inst/data_out_reg[14]/C
High Pulse Width  Slow    FDCE/C      n/a            0.350         5.000       4.650      SLICE_X40Y28   AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_C/C
High Pulse Width  Slow    FDPE/C      n/a            0.350         5.000       4.650      SLICE_X41Y28   AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_P/C



---------------------------------------------------------------------------------------------------
From Clock:  AD9783_inst1/spi_data_reg_n_0_[10]
  To Clock:  AD9783_inst1/spi_data_reg_n_0_[10]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         AD9783_inst1/spi_data_reg_n_0_[10]
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { AD9783_inst1/spi_data_reg[10]/Q }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Low Pulse Width   Slow    LDCE/G    n/a            0.350         5.000       4.650      SLICE_X40Y29  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
Low Pulse Width   Fast    LDCE/G    n/a            0.350         5.000       4.650      SLICE_X40Y29  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
High Pulse Width  Slow    FDPE/PRE  n/a            0.400         5.000       4.600      SLICE_X37Y29  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_P/PRE
High Pulse Width  Fast    FDPE/PRE  n/a            0.400         5.000       4.600      SLICE_X37Y29  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_P/PRE
High Pulse Width  Slow    FDPE/PRE  n/a            0.400         5.000       4.600      SLICE_X37Y29  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_P/PRE
High Pulse Width  Fast    FDPE/PRE  n/a            0.400         5.000       4.600      SLICE_X37Y29  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_P/PRE
High Pulse Width  Fast    FDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X38Y29  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_C/CLR
High Pulse Width  Fast    FDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X38Y29  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_C/CLR
High Pulse Width  Slow    FDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X38Y29  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_C/CLR
High Pulse Width  Slow    LDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X40Y29  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
High Pulse Width  Fast    LDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X40Y29  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
High Pulse Width  Slow    FDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X38Y29  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_C/CLR



---------------------------------------------------------------------------------------------------
From Clock:  AD9783_inst1/spi_data_reg_n_0_[15]
  To Clock:  AD9783_inst1/spi_data_reg_n_0_[15]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         AD9783_inst1/spi_data_reg_n_0_[15]
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { AD9783_inst1/spi_data_reg[15]/Q }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Low Pulse Width   Slow    LDCE/G    n/a            0.350         5.000       4.650      SLICE_X41Y29  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
Low Pulse Width   Fast    LDCE/G    n/a            0.350         5.000       4.650      SLICE_X41Y29  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
High Pulse Width  Slow    FDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X40Y28  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_C/CLR
High Pulse Width  Slow    FDPE/PRE  n/a            0.400         5.000       4.600      SLICE_X41Y28  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_P/PRE
High Pulse Width  Fast    FDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X40Y28  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_C/CLR
High Pulse Width  Fast    LDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X41Y29  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
High Pulse Width  Fast    FDPE/PRE  n/a            0.400         5.000       4.600      SLICE_X41Y28  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_P/PRE
High Pulse Width  Slow    LDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X41Y29  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR



---------------------------------------------------------------------------------------------------
From Clock:  AD9783_inst1/spi_trigger_reg_n_0
  To Clock:  AD9783_inst1/spi_trigger_reg_n_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         AD9783_inst1/spi_trigger_reg_n_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { AD9783_inst1/spi_trigger_reg/Q }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Low Pulse Width   Slow    LDCE/G    n/a            0.350         5.000       4.650      SLICE_X40Y29  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
Low Pulse Width   Fast    LDCE/G    n/a            0.350         5.000       4.650      SLICE_X41Y29  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
Low Pulse Width   Fast    LDCE/G    n/a            0.350         5.000       4.650      SLICE_X40Y29  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
Low Pulse Width   Slow    LDCE/G    n/a            0.350         5.000       4.650      SLICE_X40Y27  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
Low Pulse Width   Slow    LDCE/G    n/a            0.350         5.000       4.650      SLICE_X41Y29  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
Low Pulse Width   Fast    LDCE/G    n/a            0.350         5.000       4.650      SLICE_X40Y27  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
High Pulse Width  Slow    FDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X43Y27  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]/CLR
High Pulse Width  Fast    FDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X43Y27  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]/CLR
High Pulse Width  Slow    FDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X43Y27  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[2]/CLR
High Pulse Width  Fast    FDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X43Y27  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[2]/CLR
High Pulse Width  Slow    FDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X43Y29  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[14]/CLR
High Pulse Width  Slow    FDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X39Y29  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]/CLR
High Pulse Width  Slow    FDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X39Y29  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[9]/CLR
High Pulse Width  Slow    FDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X43Y29  AD9783_inst1/AD_9783_SPI_inst/data_out_reg_c/CLR
High Pulse Width  Slow    FDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X43Y29  AD9783_inst1/AD_9783_SPI_inst/data_out_reg_c_4/CLR
High Pulse Width  Slow    FDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X43Y29  AD9783_inst1/AD_9783_SPI_inst/data_out_reg_c_5/CLR



---------------------------------------------------------------------------------------------------
From Clock:  ADC2/LTC2195_SPI_inst/spi_clk
  To Clock:  ADC2/LTC2195_SPI_inst/spi_clk

Setup :            0  Failing Endpoints,  Worst Slack        5.534ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.147ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.220ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.534ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/state_f_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/counter_f_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        4.169ns  (logic 0.322ns (7.724%)  route 3.847ns (92.276%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.025ns = ( 20.025 - 10.000 ) 
    Source Clock Delay      (SCD):    11.197ns
    Clock Pessimism Removal (CPR):    1.154ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.775     4.653    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X54Y33         FDCE (Prop_fdce_C_Q)         0.282     4.935 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           4.269     9.204    spi_clk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.220     9.424 r  spi_clk_BUFG_inst/O
                         net (fo=40, routed)          1.773    11.197    ADC2/LTC2195_SPI_inst/spi_clk_BUFG
    SLICE_X49Y28         FDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y28         FDCE (Prop_fdce_C_Q)         0.269    11.466 r  ADC2/LTC2195_SPI_inst/state_f_reg[2]/Q
                         net (fo=23, routed)          0.815    12.281    ADC2/LTC2195_SPI_inst/state[2]
    SLICE_X49Y30         LUT6 (Prop_lut6_I3_O)        0.053    12.334 r  ADC2/LTC2195_SPI_inst/counter_f[11]_i_1/O
                         net (fo=12, routed)          3.032    15.366    ADC2/LTC2195_SPI_inst/counter_f
    SLICE_X49Y29         FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.662    14.335    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X54Y33         FDCE (Prop_fdce_C_Q)         0.226    14.561 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.607    18.169    spi_clk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.194    18.363 r  spi_clk_BUFG_inst/O
                         net (fo=40, routed)          1.662    20.025    ADC2/LTC2195_SPI_inst/spi_clk_BUFG
    SLICE_X49Y29         FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[0]/C
                         clock pessimism              1.154    21.179    
                         clock uncertainty           -0.035    21.143    
    SLICE_X49Y29         FDCE (Setup_fdce_C_CE)      -0.244    20.899    ADC2/LTC2195_SPI_inst/counter_f_reg[0]
  -------------------------------------------------------------------
                         required time                         20.899    
                         arrival time                         -15.366    
  -------------------------------------------------------------------
                         slack                                  5.534    

Slack (MET) :             5.534ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/state_f_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/counter_f_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        4.169ns  (logic 0.322ns (7.724%)  route 3.847ns (92.276%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.025ns = ( 20.025 - 10.000 ) 
    Source Clock Delay      (SCD):    11.197ns
    Clock Pessimism Removal (CPR):    1.154ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.775     4.653    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X54Y33         FDCE (Prop_fdce_C_Q)         0.282     4.935 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           4.269     9.204    spi_clk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.220     9.424 r  spi_clk_BUFG_inst/O
                         net (fo=40, routed)          1.773    11.197    ADC2/LTC2195_SPI_inst/spi_clk_BUFG
    SLICE_X49Y28         FDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y28         FDCE (Prop_fdce_C_Q)         0.269    11.466 r  ADC2/LTC2195_SPI_inst/state_f_reg[2]/Q
                         net (fo=23, routed)          0.815    12.281    ADC2/LTC2195_SPI_inst/state[2]
    SLICE_X49Y30         LUT6 (Prop_lut6_I3_O)        0.053    12.334 r  ADC2/LTC2195_SPI_inst/counter_f[11]_i_1/O
                         net (fo=12, routed)          3.032    15.366    ADC2/LTC2195_SPI_inst/counter_f
    SLICE_X49Y29         FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.662    14.335    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X54Y33         FDCE (Prop_fdce_C_Q)         0.226    14.561 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.607    18.169    spi_clk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.194    18.363 r  spi_clk_BUFG_inst/O
                         net (fo=40, routed)          1.662    20.025    ADC2/LTC2195_SPI_inst/spi_clk_BUFG
    SLICE_X49Y29         FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[10]/C
                         clock pessimism              1.154    21.179    
                         clock uncertainty           -0.035    21.143    
    SLICE_X49Y29         FDCE (Setup_fdce_C_CE)      -0.244    20.899    ADC2/LTC2195_SPI_inst/counter_f_reg[10]
  -------------------------------------------------------------------
                         required time                         20.899    
                         arrival time                         -15.366    
  -------------------------------------------------------------------
                         slack                                  5.534    

Slack (MET) :             5.534ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/state_f_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/counter_f_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        4.169ns  (logic 0.322ns (7.724%)  route 3.847ns (92.276%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.025ns = ( 20.025 - 10.000 ) 
    Source Clock Delay      (SCD):    11.197ns
    Clock Pessimism Removal (CPR):    1.154ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.775     4.653    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X54Y33         FDCE (Prop_fdce_C_Q)         0.282     4.935 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           4.269     9.204    spi_clk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.220     9.424 r  spi_clk_BUFG_inst/O
                         net (fo=40, routed)          1.773    11.197    ADC2/LTC2195_SPI_inst/spi_clk_BUFG
    SLICE_X49Y28         FDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y28         FDCE (Prop_fdce_C_Q)         0.269    11.466 r  ADC2/LTC2195_SPI_inst/state_f_reg[2]/Q
                         net (fo=23, routed)          0.815    12.281    ADC2/LTC2195_SPI_inst/state[2]
    SLICE_X49Y30         LUT6 (Prop_lut6_I3_O)        0.053    12.334 r  ADC2/LTC2195_SPI_inst/counter_f[11]_i_1/O
                         net (fo=12, routed)          3.032    15.366    ADC2/LTC2195_SPI_inst/counter_f
    SLICE_X49Y29         FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.662    14.335    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X54Y33         FDCE (Prop_fdce_C_Q)         0.226    14.561 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.607    18.169    spi_clk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.194    18.363 r  spi_clk_BUFG_inst/O
                         net (fo=40, routed)          1.662    20.025    ADC2/LTC2195_SPI_inst/spi_clk_BUFG
    SLICE_X49Y29         FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[11]/C
                         clock pessimism              1.154    21.179    
                         clock uncertainty           -0.035    21.143    
    SLICE_X49Y29         FDCE (Setup_fdce_C_CE)      -0.244    20.899    ADC2/LTC2195_SPI_inst/counter_f_reg[11]
  -------------------------------------------------------------------
                         required time                         20.899    
                         arrival time                         -15.366    
  -------------------------------------------------------------------
                         slack                                  5.534    

Slack (MET) :             5.534ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/state_f_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/counter_f_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        4.169ns  (logic 0.322ns (7.724%)  route 3.847ns (92.276%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.025ns = ( 20.025 - 10.000 ) 
    Source Clock Delay      (SCD):    11.197ns
    Clock Pessimism Removal (CPR):    1.154ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.775     4.653    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X54Y33         FDCE (Prop_fdce_C_Q)         0.282     4.935 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           4.269     9.204    spi_clk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.220     9.424 r  spi_clk_BUFG_inst/O
                         net (fo=40, routed)          1.773    11.197    ADC2/LTC2195_SPI_inst/spi_clk_BUFG
    SLICE_X49Y28         FDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y28         FDCE (Prop_fdce_C_Q)         0.269    11.466 r  ADC2/LTC2195_SPI_inst/state_f_reg[2]/Q
                         net (fo=23, routed)          0.815    12.281    ADC2/LTC2195_SPI_inst/state[2]
    SLICE_X49Y30         LUT6 (Prop_lut6_I3_O)        0.053    12.334 r  ADC2/LTC2195_SPI_inst/counter_f[11]_i_1/O
                         net (fo=12, routed)          3.032    15.366    ADC2/LTC2195_SPI_inst/counter_f
    SLICE_X49Y29         FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.662    14.335    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X54Y33         FDCE (Prop_fdce_C_Q)         0.226    14.561 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.607    18.169    spi_clk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.194    18.363 r  spi_clk_BUFG_inst/O
                         net (fo=40, routed)          1.662    20.025    ADC2/LTC2195_SPI_inst/spi_clk_BUFG
    SLICE_X49Y29         FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[5]/C
                         clock pessimism              1.154    21.179    
                         clock uncertainty           -0.035    21.143    
    SLICE_X49Y29         FDCE (Setup_fdce_C_CE)      -0.244    20.899    ADC2/LTC2195_SPI_inst/counter_f_reg[5]
  -------------------------------------------------------------------
                         required time                         20.899    
                         arrival time                         -15.366    
  -------------------------------------------------------------------
                         slack                                  5.534    

Slack (MET) :             5.534ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/state_f_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/counter_f_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        4.169ns  (logic 0.322ns (7.724%)  route 3.847ns (92.276%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.025ns = ( 20.025 - 10.000 ) 
    Source Clock Delay      (SCD):    11.197ns
    Clock Pessimism Removal (CPR):    1.154ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.775     4.653    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X54Y33         FDCE (Prop_fdce_C_Q)         0.282     4.935 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           4.269     9.204    spi_clk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.220     9.424 r  spi_clk_BUFG_inst/O
                         net (fo=40, routed)          1.773    11.197    ADC2/LTC2195_SPI_inst/spi_clk_BUFG
    SLICE_X49Y28         FDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y28         FDCE (Prop_fdce_C_Q)         0.269    11.466 r  ADC2/LTC2195_SPI_inst/state_f_reg[2]/Q
                         net (fo=23, routed)          0.815    12.281    ADC2/LTC2195_SPI_inst/state[2]
    SLICE_X49Y30         LUT6 (Prop_lut6_I3_O)        0.053    12.334 r  ADC2/LTC2195_SPI_inst/counter_f[11]_i_1/O
                         net (fo=12, routed)          3.032    15.366    ADC2/LTC2195_SPI_inst/counter_f
    SLICE_X49Y29         FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.662    14.335    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X54Y33         FDCE (Prop_fdce_C_Q)         0.226    14.561 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.607    18.169    spi_clk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.194    18.363 r  spi_clk_BUFG_inst/O
                         net (fo=40, routed)          1.662    20.025    ADC2/LTC2195_SPI_inst/spi_clk_BUFG
    SLICE_X49Y29         FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[6]/C
                         clock pessimism              1.154    21.179    
                         clock uncertainty           -0.035    21.143    
    SLICE_X49Y29         FDCE (Setup_fdce_C_CE)      -0.244    20.899    ADC2/LTC2195_SPI_inst/counter_f_reg[6]
  -------------------------------------------------------------------
                         required time                         20.899    
                         arrival time                         -15.366    
  -------------------------------------------------------------------
                         slack                                  5.534    

Slack (MET) :             5.534ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/state_f_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/counter_f_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        4.169ns  (logic 0.322ns (7.724%)  route 3.847ns (92.276%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.025ns = ( 20.025 - 10.000 ) 
    Source Clock Delay      (SCD):    11.197ns
    Clock Pessimism Removal (CPR):    1.154ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.775     4.653    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X54Y33         FDCE (Prop_fdce_C_Q)         0.282     4.935 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           4.269     9.204    spi_clk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.220     9.424 r  spi_clk_BUFG_inst/O
                         net (fo=40, routed)          1.773    11.197    ADC2/LTC2195_SPI_inst/spi_clk_BUFG
    SLICE_X49Y28         FDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y28         FDCE (Prop_fdce_C_Q)         0.269    11.466 r  ADC2/LTC2195_SPI_inst/state_f_reg[2]/Q
                         net (fo=23, routed)          0.815    12.281    ADC2/LTC2195_SPI_inst/state[2]
    SLICE_X49Y30         LUT6 (Prop_lut6_I3_O)        0.053    12.334 r  ADC2/LTC2195_SPI_inst/counter_f[11]_i_1/O
                         net (fo=12, routed)          3.032    15.366    ADC2/LTC2195_SPI_inst/counter_f
    SLICE_X49Y29         FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.662    14.335    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X54Y33         FDCE (Prop_fdce_C_Q)         0.226    14.561 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.607    18.169    spi_clk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.194    18.363 r  spi_clk_BUFG_inst/O
                         net (fo=40, routed)          1.662    20.025    ADC2/LTC2195_SPI_inst/spi_clk_BUFG
    SLICE_X49Y29         FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[7]/C
                         clock pessimism              1.154    21.179    
                         clock uncertainty           -0.035    21.143    
    SLICE_X49Y29         FDCE (Setup_fdce_C_CE)      -0.244    20.899    ADC2/LTC2195_SPI_inst/counter_f_reg[7]
  -------------------------------------------------------------------
                         required time                         20.899    
                         arrival time                         -15.366    
  -------------------------------------------------------------------
                         slack                                  5.534    

Slack (MET) :             5.534ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/state_f_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/counter_f_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        4.169ns  (logic 0.322ns (7.724%)  route 3.847ns (92.276%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.025ns = ( 20.025 - 10.000 ) 
    Source Clock Delay      (SCD):    11.197ns
    Clock Pessimism Removal (CPR):    1.154ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.775     4.653    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X54Y33         FDCE (Prop_fdce_C_Q)         0.282     4.935 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           4.269     9.204    spi_clk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.220     9.424 r  spi_clk_BUFG_inst/O
                         net (fo=40, routed)          1.773    11.197    ADC2/LTC2195_SPI_inst/spi_clk_BUFG
    SLICE_X49Y28         FDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y28         FDCE (Prop_fdce_C_Q)         0.269    11.466 r  ADC2/LTC2195_SPI_inst/state_f_reg[2]/Q
                         net (fo=23, routed)          0.815    12.281    ADC2/LTC2195_SPI_inst/state[2]
    SLICE_X49Y30         LUT6 (Prop_lut6_I3_O)        0.053    12.334 r  ADC2/LTC2195_SPI_inst/counter_f[11]_i_1/O
                         net (fo=12, routed)          3.032    15.366    ADC2/LTC2195_SPI_inst/counter_f
    SLICE_X49Y29         FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.662    14.335    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X54Y33         FDCE (Prop_fdce_C_Q)         0.226    14.561 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.607    18.169    spi_clk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.194    18.363 r  spi_clk_BUFG_inst/O
                         net (fo=40, routed)          1.662    20.025    ADC2/LTC2195_SPI_inst/spi_clk_BUFG
    SLICE_X49Y29         FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[8]/C
                         clock pessimism              1.154    21.179    
                         clock uncertainty           -0.035    21.143    
    SLICE_X49Y29         FDCE (Setup_fdce_C_CE)      -0.244    20.899    ADC2/LTC2195_SPI_inst/counter_f_reg[8]
  -------------------------------------------------------------------
                         required time                         20.899    
                         arrival time                         -15.366    
  -------------------------------------------------------------------
                         slack                                  5.534    

Slack (MET) :             5.534ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/state_f_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/counter_f_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        4.169ns  (logic 0.322ns (7.724%)  route 3.847ns (92.276%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.025ns = ( 20.025 - 10.000 ) 
    Source Clock Delay      (SCD):    11.197ns
    Clock Pessimism Removal (CPR):    1.154ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.775     4.653    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X54Y33         FDCE (Prop_fdce_C_Q)         0.282     4.935 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           4.269     9.204    spi_clk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.220     9.424 r  spi_clk_BUFG_inst/O
                         net (fo=40, routed)          1.773    11.197    ADC2/LTC2195_SPI_inst/spi_clk_BUFG
    SLICE_X49Y28         FDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y28         FDCE (Prop_fdce_C_Q)         0.269    11.466 r  ADC2/LTC2195_SPI_inst/state_f_reg[2]/Q
                         net (fo=23, routed)          0.815    12.281    ADC2/LTC2195_SPI_inst/state[2]
    SLICE_X49Y30         LUT6 (Prop_lut6_I3_O)        0.053    12.334 r  ADC2/LTC2195_SPI_inst/counter_f[11]_i_1/O
                         net (fo=12, routed)          3.032    15.366    ADC2/LTC2195_SPI_inst/counter_f
    SLICE_X49Y29         FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.662    14.335    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X54Y33         FDCE (Prop_fdce_C_Q)         0.226    14.561 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.607    18.169    spi_clk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.194    18.363 r  spi_clk_BUFG_inst/O
                         net (fo=40, routed)          1.662    20.025    ADC2/LTC2195_SPI_inst/spi_clk_BUFG
    SLICE_X49Y29         FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[9]/C
                         clock pessimism              1.154    21.179    
                         clock uncertainty           -0.035    21.143    
    SLICE_X49Y29         FDCE (Setup_fdce_C_CE)      -0.244    20.899    ADC2/LTC2195_SPI_inst/counter_f_reg[9]
  -------------------------------------------------------------------
                         required time                         20.899    
                         arrival time                         -15.366    
  -------------------------------------------------------------------
                         slack                                  5.534    

Slack (MET) :             5.536ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/state_f_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/counter_f_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        4.165ns  (logic 0.322ns (7.731%)  route 3.843ns (92.269%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.023ns = ( 20.023 - 10.000 ) 
    Source Clock Delay      (SCD):    11.197ns
    Clock Pessimism Removal (CPR):    1.154ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.775     4.653    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X54Y33         FDCE (Prop_fdce_C_Q)         0.282     4.935 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           4.269     9.204    spi_clk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.220     9.424 r  spi_clk_BUFG_inst/O
                         net (fo=40, routed)          1.773    11.197    ADC2/LTC2195_SPI_inst/spi_clk_BUFG
    SLICE_X49Y28         FDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y28         FDCE (Prop_fdce_C_Q)         0.269    11.466 r  ADC2/LTC2195_SPI_inst/state_f_reg[2]/Q
                         net (fo=23, routed)          0.815    12.281    ADC2/LTC2195_SPI_inst/state[2]
    SLICE_X49Y30         LUT6 (Prop_lut6_I3_O)        0.053    12.334 r  ADC2/LTC2195_SPI_inst/counter_f[11]_i_1/O
                         net (fo=12, routed)          3.028    15.362    ADC2/LTC2195_SPI_inst/counter_f
    SLICE_X49Y27         FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.662    14.335    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X54Y33         FDCE (Prop_fdce_C_Q)         0.226    14.561 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.607    18.169    spi_clk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.194    18.363 r  spi_clk_BUFG_inst/O
                         net (fo=40, routed)          1.660    20.023    ADC2/LTC2195_SPI_inst/spi_clk_BUFG
    SLICE_X49Y27         FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[1]/C
                         clock pessimism              1.154    21.177    
                         clock uncertainty           -0.035    21.141    
    SLICE_X49Y27         FDCE (Setup_fdce_C_CE)      -0.244    20.897    ADC2/LTC2195_SPI_inst/counter_f_reg[1]
  -------------------------------------------------------------------
                         required time                         20.897    
                         arrival time                         -15.362    
  -------------------------------------------------------------------
                         slack                                  5.536    

Slack (MET) :             5.536ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/state_f_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/counter_f_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        4.165ns  (logic 0.322ns (7.731%)  route 3.843ns (92.269%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.023ns = ( 20.023 - 10.000 ) 
    Source Clock Delay      (SCD):    11.197ns
    Clock Pessimism Removal (CPR):    1.154ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.775     4.653    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X54Y33         FDCE (Prop_fdce_C_Q)         0.282     4.935 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           4.269     9.204    spi_clk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.220     9.424 r  spi_clk_BUFG_inst/O
                         net (fo=40, routed)          1.773    11.197    ADC2/LTC2195_SPI_inst/spi_clk_BUFG
    SLICE_X49Y28         FDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y28         FDCE (Prop_fdce_C_Q)         0.269    11.466 r  ADC2/LTC2195_SPI_inst/state_f_reg[2]/Q
                         net (fo=23, routed)          0.815    12.281    ADC2/LTC2195_SPI_inst/state[2]
    SLICE_X49Y30         LUT6 (Prop_lut6_I3_O)        0.053    12.334 r  ADC2/LTC2195_SPI_inst/counter_f[11]_i_1/O
                         net (fo=12, routed)          3.028    15.362    ADC2/LTC2195_SPI_inst/counter_f
    SLICE_X49Y27         FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.662    14.335    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X54Y33         FDCE (Prop_fdce_C_Q)         0.226    14.561 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.607    18.169    spi_clk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.194    18.363 r  spi_clk_BUFG_inst/O
                         net (fo=40, routed)          1.660    20.023    ADC2/LTC2195_SPI_inst/spi_clk_BUFG
    SLICE_X49Y27         FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[2]/C
                         clock pessimism              1.154    21.177    
                         clock uncertainty           -0.035    21.141    
    SLICE_X49Y27         FDCE (Setup_fdce_C_CE)      -0.244    20.897    ADC2/LTC2195_SPI_inst/counter_f_reg[2]
  -------------------------------------------------------------------
                         required time                         20.897    
                         arrival time                         -15.362    
  -------------------------------------------------------------------
                         slack                                  5.536    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/data_out_reg[5]_C/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.128ns (58.780%)  route 0.090ns (41.220%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.567ns
    Source Clock Delay      (SCD):    4.556ns
    Clock Pessimism Removal (CPR):    1.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=141, routed)         0.640     1.741    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X54Y33         FDCE (Prop_fdce_C_Q)         0.107     1.848 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.009     3.858    spi_clk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.062     3.920 r  spi_clk_BUFG_inst/O
                         net (fo=40, routed)          0.636     4.556    ADC2/LTC2195_SPI_inst/spi_clk_BUFG
    SLICE_X52Y27         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[5]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y27         FDCE (Prop_fdce_C_Q)         0.100     4.656 r  ADC2/LTC2195_SPI_inst/data_out_reg[5]_C/Q
                         net (fo=2, routed)           0.090     4.745    ADC2/LTC2195_SPI_inst/data_out_reg[5]_C_n_0
    SLICE_X53Y27         LUT3 (Prop_lut3_I2_O)        0.028     4.773 r  ADC2/LTC2195_SPI_inst/data_out[6]_i_2/O
                         net (fo=1, routed)           0.000     4.773    ADC2/LTC2195_SPI_inst/p_3_in[6]
    SLICE_X53Y27         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=141, routed)         0.877     2.126    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X54Y33         FDCE (Prop_fdce_C_Q)         0.133     2.259 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.360     4.619    spi_clk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.075     4.694 r  spi_clk_BUFG_inst/O
                         net (fo=40, routed)          0.873     5.567    ADC2/LTC2195_SPI_inst/spi_clk_BUFG
    SLICE_X53Y27         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[6]/C
                         clock pessimism             -1.000     4.567    
    SLICE_X53Y27         FDCE (Hold_fdce_C_D)         0.060     4.627    ADC2/LTC2195_SPI_inst/data_out_reg[6]
  -------------------------------------------------------------------
                         required time                         -4.627    
                         arrival time                           4.773    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/data_out_reg_c_3/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.157ns (73.339%)  route 0.057ns (26.661%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.565ns
    Source Clock Delay      (SCD):    4.555ns
    Clock Pessimism Removal (CPR):    1.010ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=141, routed)         0.640     1.741    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X54Y33         FDCE (Prop_fdce_C_Q)         0.107     1.848 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.009     3.858    spi_clk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.062     3.920 r  spi_clk_BUFG_inst/O
                         net (fo=40, routed)          0.635     4.555    ADC2/LTC2195_SPI_inst/spi_clk_BUFG
    SLICE_X52Y26         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg_c_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y26         FDCE (Prop_fdce_C_Q)         0.091     4.646 r  ADC2/LTC2195_SPI_inst/data_out_reg_c_3/Q
                         net (fo=1, routed)           0.057     4.703    ADC2/LTC2195_SPI_inst/data_out_reg_c_3_n_0
    SLICE_X52Y26         LUT2 (Prop_lut2_I1_O)        0.066     4.769 r  ADC2/LTC2195_SPI_inst/data_out_reg_gate/O
                         net (fo=1, routed)           0.000     4.769    ADC2/LTC2195_SPI_inst/data_out_reg_gate_n_0
    SLICE_X52Y26         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=141, routed)         0.877     2.126    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X54Y33         FDCE (Prop_fdce_C_Q)         0.133     2.259 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.360     4.619    spi_clk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.075     4.694 r  spi_clk_BUFG_inst/O
                         net (fo=40, routed)          0.871     5.565    ADC2/LTC2195_SPI_inst/spi_clk_BUFG
    SLICE_X52Y26         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[15]/C
                         clock pessimism             -1.010     4.555    
    SLICE_X52Y26         FDCE (Hold_fdce_C_D)         0.060     4.615    ADC2/LTC2195_SPI_inst/data_out_reg[15]
  -------------------------------------------------------------------
                         required time                         -4.615    
                         arrival time                           4.769    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/data_out_reg[7]_P/C
                            (rising edge-triggered cell FDPE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[8]_C/D
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.128ns (47.917%)  route 0.139ns (52.083%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.567ns
    Source Clock Delay      (SCD):    4.555ns
    Clock Pessimism Removal (CPR):    0.999ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=141, routed)         0.640     1.741    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X54Y33         FDCE (Prop_fdce_C_Q)         0.107     1.848 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.009     3.858    spi_clk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.062     3.920 r  spi_clk_BUFG_inst/O
                         net (fo=40, routed)          0.635     4.555    ADC2/LTC2195_SPI_inst/spi_clk_BUFG
    SLICE_X53Y26         FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[7]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y26         FDPE (Prop_fdpe_C_Q)         0.100     4.655 r  ADC2/LTC2195_SPI_inst/data_out_reg[7]_P/Q
                         net (fo=2, routed)           0.139     4.794    ADC2/LTC2195_SPI_inst/data_out_reg[7]_P_n_0
    SLICE_X52Y27         LUT5 (Prop_lut5_I0_O)        0.028     4.822 r  ADC2/LTC2195_SPI_inst/data_out[8]_C_i_1/O
                         net (fo=1, routed)           0.000     4.822    ADC2/LTC2195_SPI_inst/data_out[8]_C_i_1_n_0
    SLICE_X52Y27         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=141, routed)         0.877     2.126    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X54Y33         FDCE (Prop_fdce_C_Q)         0.133     2.259 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.360     4.619    spi_clk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.075     4.694 r  spi_clk_BUFG_inst/O
                         net (fo=40, routed)          0.873     5.567    ADC2/LTC2195_SPI_inst/spi_clk_BUFG
    SLICE_X52Y27         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_C/C
                         clock pessimism             -0.999     4.568    
    SLICE_X52Y27         FDCE (Hold_fdce_C_D)         0.060     4.628    ADC2/LTC2195_SPI_inst/data_out_reg[8]_C
  -------------------------------------------------------------------
                         required time                         -4.628    
                         arrival time                           4.822    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/data_out_reg_c_2/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg_c_3/D
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.100ns (39.271%)  route 0.155ns (60.729%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.565ns
    Source Clock Delay      (SCD):    4.556ns
    Clock Pessimism Removal (CPR):    0.999ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=141, routed)         0.640     1.741    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X54Y33         FDCE (Prop_fdce_C_Q)         0.107     1.848 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.009     3.858    spi_clk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.062     3.920 r  spi_clk_BUFG_inst/O
                         net (fo=40, routed)          0.636     4.556    ADC2/LTC2195_SPI_inst/spi_clk_BUFG
    SLICE_X53Y27         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg_c_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y27         FDCE (Prop_fdce_C_Q)         0.100     4.656 r  ADC2/LTC2195_SPI_inst/data_out_reg_c_2/Q
                         net (fo=2, routed)           0.155     4.810    ADC2/LTC2195_SPI_inst/data_out_reg_c_2_n_0
    SLICE_X52Y26         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg_c_3/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=141, routed)         0.877     2.126    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X54Y33         FDCE (Prop_fdce_C_Q)         0.133     2.259 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.360     4.619    spi_clk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.075     4.694 r  spi_clk_BUFG_inst/O
                         net (fo=40, routed)          0.871     5.565    ADC2/LTC2195_SPI_inst/spi_clk_BUFG
    SLICE_X52Y26         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg_c_3/C
                         clock pessimism             -0.999     4.566    
    SLICE_X52Y26         FDCE (Hold_fdce_C_D)         0.047     4.613    ADC2/LTC2195_SPI_inst/data_out_reg_c_3
  -------------------------------------------------------------------
                         required time                         -4.613    
                         arrival time                           4.810    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/data_out_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[5]_C/D
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.128ns (47.272%)  route 0.143ns (52.728%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.567ns
    Source Clock Delay      (SCD):    4.555ns
    Clock Pessimism Removal (CPR):    0.999ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=141, routed)         0.640     1.741    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X54Y33         FDCE (Prop_fdce_C_Q)         0.107     1.848 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.009     3.858    spi_clk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.062     3.920 r  spi_clk_BUFG_inst/O
                         net (fo=40, routed)          0.635     4.555    ADC2/LTC2195_SPI_inst/spi_clk_BUFG
    SLICE_X52Y26         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y26         FDCE (Prop_fdce_C_Q)         0.100     4.655 r  ADC2/LTC2195_SPI_inst/data_out_reg[4]/Q
                         net (fo=2, routed)           0.143     4.797    ADC2/LTC2195_SPI_inst/p_3_in[5]
    SLICE_X52Y27         LUT3 (Prop_lut3_I0_O)        0.028     4.825 r  ADC2/LTC2195_SPI_inst/data_out[5]_C_i_1/O
                         net (fo=1, routed)           0.000     4.825    ADC2/LTC2195_SPI_inst/data_out[5]_C_i_1_n_0
    SLICE_X52Y27         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[5]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=141, routed)         0.877     2.126    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X54Y33         FDCE (Prop_fdce_C_Q)         0.133     2.259 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.360     4.619    spi_clk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.075     4.694 r  spi_clk_BUFG_inst/O
                         net (fo=40, routed)          0.873     5.567    ADC2/LTC2195_SPI_inst/spi_clk_BUFG
    SLICE_X52Y27         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[5]_C/C
                         clock pessimism             -0.999     4.568    
    SLICE_X52Y27         FDCE (Hold_fdce_C_D)         0.060     4.628    ADC2/LTC2195_SPI_inst/data_out_reg[5]_C
  -------------------------------------------------------------------
                         required time                         -4.628    
                         arrival time                           4.825    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/state_f_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/state_f_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.128ns (48.484%)  route 0.136ns (51.516%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.570ns
    Source Clock Delay      (SCD):    4.559ns
    Clock Pessimism Removal (CPR):    1.011ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=141, routed)         0.640     1.741    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X54Y33         FDCE (Prop_fdce_C_Q)         0.107     1.848 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.009     3.858    spi_clk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.062     3.920 r  spi_clk_BUFG_inst/O
                         net (fo=40, routed)          0.639     4.559    ADC2/LTC2195_SPI_inst/spi_clk_BUFG
    SLICE_X49Y28         FDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y28         FDCE (Prop_fdce_C_Q)         0.100     4.659 r  ADC2/LTC2195_SPI_inst/state_f_reg[2]/Q
                         net (fo=23, routed)          0.136     4.795    ADC2/LTC2195_SPI_inst/state[2]
    SLICE_X49Y28         LUT6 (Prop_lut6_I4_O)        0.028     4.823 r  ADC2/LTC2195_SPI_inst/state_f[2]_i_1/O
                         net (fo=1, routed)           0.000     4.823    ADC2/LTC2195_SPI_inst/state_f[2]_i_1_n_0
    SLICE_X49Y28         FDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=141, routed)         0.877     2.126    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X54Y33         FDCE (Prop_fdce_C_Q)         0.133     2.259 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.360     4.619    spi_clk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.075     4.694 r  spi_clk_BUFG_inst/O
                         net (fo=40, routed)          0.876     5.570    ADC2/LTC2195_SPI_inst/spi_clk_BUFG
    SLICE_X49Y28         FDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[2]/C
                         clock pessimism             -1.011     4.559    
    SLICE_X49Y28         FDCE (Hold_fdce_C_D)         0.060     4.619    ADC2/LTC2195_SPI_inst/state_f_reg[2]
  -------------------------------------------------------------------
                         required time                         -4.619    
                         arrival time                           4.823    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/data_out_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[7]_P/D
                            (rising edge-triggered cell FDPE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.100ns (38.774%)  route 0.158ns (61.227%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.565ns
    Source Clock Delay      (SCD):    4.556ns
    Clock Pessimism Removal (CPR):    0.999ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=141, routed)         0.640     1.741    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X54Y33         FDCE (Prop_fdce_C_Q)         0.107     1.848 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.009     3.858    spi_clk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.062     3.920 r  spi_clk_BUFG_inst/O
                         net (fo=40, routed)          0.636     4.556    ADC2/LTC2195_SPI_inst/spi_clk_BUFG
    SLICE_X53Y27         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y27         FDCE (Prop_fdce_C_Q)         0.100     4.656 r  ADC2/LTC2195_SPI_inst/data_out_reg[6]/Q
                         net (fo=2, routed)           0.158     4.813    ADC2/LTC2195_SPI_inst/p_3_in[7]
    SLICE_X53Y26         FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[7]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=141, routed)         0.877     2.126    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X54Y33         FDCE (Prop_fdce_C_Q)         0.133     2.259 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.360     4.619    spi_clk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.075     4.694 r  spi_clk_BUFG_inst/O
                         net (fo=40, routed)          0.871     5.565    ADC2/LTC2195_SPI_inst/spi_clk_BUFG
    SLICE_X53Y26         FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[7]_P/C
                         clock pessimism             -0.999     4.566    
    SLICE_X53Y26         FDPE (Hold_fdpe_C_D)         0.040     4.606    ADC2/LTC2195_SPI_inst/data_out_reg[7]_P
  -------------------------------------------------------------------
                         required time                         -4.606    
                         arrival time                           4.813    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/data_out_reg[9]_C/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[9]_C/D
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.128ns (47.623%)  route 0.141ns (52.377%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.567ns
    Source Clock Delay      (SCD):    4.557ns
    Clock Pessimism Removal (CPR):    1.010ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=141, routed)         0.640     1.741    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X54Y33         FDCE (Prop_fdce_C_Q)         0.107     1.848 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.009     3.858    spi_clk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.062     3.920 r  spi_clk_BUFG_inst/O
                         net (fo=40, routed)          0.637     4.557    ADC2/LTC2195_SPI_inst/spi_clk_BUFG
    SLICE_X49Y26         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[9]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y26         FDCE (Prop_fdce_C_Q)         0.100     4.657 r  ADC2/LTC2195_SPI_inst/data_out_reg[9]_C/Q
                         net (fo=2, routed)           0.141     4.797    ADC2/LTC2195_SPI_inst/data_out_reg[9]_C_n_0
    SLICE_X49Y26         LUT5 (Prop_lut5_I4_O)        0.028     4.825 r  ADC2/LTC2195_SPI_inst/data_out[9]_C_i_1/O
                         net (fo=1, routed)           0.000     4.825    ADC2/LTC2195_SPI_inst/data_out[9]_C_i_1_n_0
    SLICE_X49Y26         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[9]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=141, routed)         0.877     2.126    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X54Y33         FDCE (Prop_fdce_C_Q)         0.133     2.259 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.360     4.619    spi_clk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.075     4.694 r  spi_clk_BUFG_inst/O
                         net (fo=40, routed)          0.873     5.567    ADC2/LTC2195_SPI_inst/spi_clk_BUFG
    SLICE_X49Y26         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[9]_C/C
                         clock pessimism             -1.010     4.557    
    SLICE_X49Y26         FDCE (Hold_fdce_C_D)         0.060     4.617    ADC2/LTC2195_SPI_inst/data_out_reg[9]_C
  -------------------------------------------------------------------
                         required time                         -4.617    
                         arrival time                           4.825    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/ready_out_reg/D
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.146ns (49.256%)  route 0.150ns (50.744%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.568ns
    Source Clock Delay      (SCD):    4.557ns
    Clock Pessimism Removal (CPR):    1.011ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=141, routed)         0.640     1.741    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X54Y33         FDCE (Prop_fdce_C_Q)         0.107     1.848 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.009     3.858    spi_clk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.062     3.920 r  spi_clk_BUFG_inst/O
                         net (fo=40, routed)          0.637     4.557    ADC2/LTC2195_SPI_inst/spi_clk_BUFG
    SLICE_X50Y28         FDCE                                         r  ADC2/LTC2195_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y28         FDCE (Prop_fdce_C_Q)         0.118     4.675 r  ADC2/LTC2195_SPI_inst/ready_out_reg/Q
                         net (fo=9, routed)           0.150     4.825    ADC2/LTC2195_SPI_inst/spi_ready
    SLICE_X50Y28         LUT6 (Prop_lut6_I5_O)        0.028     4.853 r  ADC2/LTC2195_SPI_inst/ready_out_i_1/O
                         net (fo=1, routed)           0.000     4.853    ADC2/LTC2195_SPI_inst/ready_out_i_1_n_0
    SLICE_X50Y28         FDCE                                         r  ADC2/LTC2195_SPI_inst/ready_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=141, routed)         0.877     2.126    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X54Y33         FDCE (Prop_fdce_C_Q)         0.133     2.259 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.360     4.619    spi_clk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.075     4.694 r  spi_clk_BUFG_inst/O
                         net (fo=40, routed)          0.874     5.568    ADC2/LTC2195_SPI_inst/spi_clk_BUFG
    SLICE_X50Y28         FDCE                                         r  ADC2/LTC2195_SPI_inst/ready_out_reg/C
                         clock pessimism             -1.011     4.557    
    SLICE_X50Y28         FDCE (Hold_fdce_C_D)         0.087     4.644    ADC2/LTC2195_SPI_inst/ready_out_reg
  -------------------------------------------------------------------
                         required time                         -4.644    
                         arrival time                           4.853    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/data_out_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[5]_P/D
                            (rising edge-triggered cell FDPE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.100ns (36.547%)  route 0.174ns (63.453%))
  Logic Levels:           0  
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.563ns
    Source Clock Delay      (SCD):    4.555ns
    Clock Pessimism Removal (CPR):    0.982ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=141, routed)         0.640     1.741    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X54Y33         FDCE (Prop_fdce_C_Q)         0.107     1.848 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.009     3.858    spi_clk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.062     3.920 r  spi_clk_BUFG_inst/O
                         net (fo=40, routed)          0.635     4.555    ADC2/LTC2195_SPI_inst/spi_clk_BUFG
    SLICE_X52Y26         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y26         FDCE (Prop_fdce_C_Q)         0.100     4.655 r  ADC2/LTC2195_SPI_inst/data_out_reg[4]/Q
                         net (fo=2, routed)           0.174     4.828    ADC2/LTC2195_SPI_inst/p_3_in[5]
    SLICE_X54Y26         FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[5]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=141, routed)         0.877     2.126    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X54Y33         FDCE (Prop_fdce_C_Q)         0.133     2.259 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.360     4.619    spi_clk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.075     4.694 r  spi_clk_BUFG_inst/O
                         net (fo=40, routed)          0.869     5.563    ADC2/LTC2195_SPI_inst/spi_clk_BUFG
    SLICE_X54Y26         FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[5]_P/C
                         clock pessimism             -0.982     4.581    
    SLICE_X54Y26         FDPE (Hold_fdpe_C_D)         0.037     4.618    ADC2/LTC2195_SPI_inst/data_out_reg[5]_P
  -------------------------------------------------------------------
                         required time                         -4.618    
                         arrival time                           4.828    
  -------------------------------------------------------------------
                         slack                                  0.211    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ADC2/LTC2195_SPI_inst/spi_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ADC2/LTC2195_SPI_inst/spi_clk_reg/Q }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            1.600         10.000      8.400      BUFGCTRL_X0Y7  spi_clk_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            0.750         10.000      9.250      SLICE_X50Y26   ADC2/LTC2195_SPI_inst/data_out_reg[3]_ADC2_LTC2195_SPI_inst_data_out_reg_c_2/C
Min Period        n/a     FDCE/C      n/a            0.750         10.000      9.250      SLICE_X49Y27   ADC2/LTC2195_SPI_inst/counter_f_reg[3]/C
Min Period        n/a     FDCE/C      n/a            0.750         10.000      9.250      SLICE_X53Y27   ADC2/LTC2195_SPI_inst/data_out_reg_c/C
Min Period        n/a     FDCE/C      n/a            0.750         10.000      9.250      SLICE_X52Y26   ADC2/LTC2195_SPI_inst/data_out_reg_c_3/C
Min Period        n/a     FDCE/C      n/a            0.750         10.000      9.250      SLICE_X49Y27   ADC2/LTC2195_SPI_inst/counter_f_reg[4]/C
Min Period        n/a     FDCE/C      n/a            0.750         10.000      9.250      SLICE_X49Y29   ADC2/LTC2195_SPI_inst/counter_f_reg[5]/C
Min Period        n/a     FDCE/C      n/a            0.750         10.000      9.250      SLICE_X49Y29   ADC2/LTC2195_SPI_inst/counter_f_reg[6]/C
Min Period        n/a     FDCE/C      n/a            0.750         10.000      9.250      SLICE_X49Y29   ADC2/LTC2195_SPI_inst/counter_f_reg[8]/C
Min Period        n/a     FDCE/C      n/a            0.750         10.000      9.250      SLICE_X49Y29   ADC2/LTC2195_SPI_inst/counter_f_reg[9]/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.780         5.000       4.220      SLICE_X50Y26   ADC2/LTC2195_SPI_inst/data_out_reg[2]_srl3_ADC2_LTC2195_SPI_inst_data_out_reg_c_1/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.780         5.000       4.220      SLICE_X50Y26   ADC2/LTC2195_SPI_inst/data_out_reg[13]_srl4_ADC2_LTC2195_SPI_inst_data_out_reg_c_2/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.780         5.000       4.220      SLICE_X50Y26   ADC2/LTC2195_SPI_inst/data_out_reg[2]_srl3_ADC2_LTC2195_SPI_inst_data_out_reg_c_1/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.780         5.000       4.220      SLICE_X50Y26   ADC2/LTC2195_SPI_inst/data_out_reg[13]_srl4_ADC2_LTC2195_SPI_inst_data_out_reg_c_2/CLK
Low Pulse Width   Slow    FDRE/C      n/a            0.400         5.000       4.600      SLICE_X50Y26   ADC2/LTC2195_SPI_inst/data_out_reg[3]_ADC2_LTC2195_SPI_inst_data_out_reg_c_2/C
Low Pulse Width   Slow    FDCE/C      n/a            0.400         5.000       4.600      SLICE_X52Y26   ADC2/LTC2195_SPI_inst/data_out_reg_c_3/C
Low Pulse Width   Slow    FDRE/C      n/a            0.400         5.000       4.600      SLICE_X50Y26   ADC2/LTC2195_SPI_inst/data_out_reg[14]_ADC2_LTC2195_SPI_inst_data_out_reg_c_3/C
Low Pulse Width   Fast    FDCE/C      n/a            0.400         5.000       4.600      SLICE_X53Y27   ADC2/LTC2195_SPI_inst/data_out_reg_c/C
Low Pulse Width   Fast    FDRE/C      n/a            0.400         5.000       4.600      SLICE_X50Y26   ADC2/LTC2195_SPI_inst/data_out_reg[3]_ADC2_LTC2195_SPI_inst_data_out_reg_c_2/C
Low Pulse Width   Fast    FDCE/C      n/a            0.400         5.000       4.600      SLICE_X49Y27   ADC2/LTC2195_SPI_inst/counter_f_reg[3]/C
High Pulse Width  Fast    SRL16E/CLK  n/a            0.780         5.000       4.220      SLICE_X50Y26   ADC2/LTC2195_SPI_inst/data_out_reg[2]_srl3_ADC2_LTC2195_SPI_inst_data_out_reg_c_1/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.780         5.000       4.220      SLICE_X50Y26   ADC2/LTC2195_SPI_inst/data_out_reg[13]_srl4_ADC2_LTC2195_SPI_inst_data_out_reg_c_2/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.780         5.000       4.220      SLICE_X50Y26   ADC2/LTC2195_SPI_inst/data_out_reg[2]_srl3_ADC2_LTC2195_SPI_inst_data_out_reg_c_1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.780         5.000       4.220      SLICE_X50Y26   ADC2/LTC2195_SPI_inst/data_out_reg[13]_srl4_ADC2_LTC2195_SPI_inst_data_out_reg_c_2/CLK
High Pulse Width  Fast    FDCE/C      n/a            0.350         5.000       4.650      SLICE_X49Y29   ADC2/LTC2195_SPI_inst/counter_f_reg[0]/C
High Pulse Width  Fast    FDCE/C      n/a            0.350         5.000       4.650      SLICE_X49Y29   ADC2/LTC2195_SPI_inst/counter_f_reg[10]/C
High Pulse Width  Fast    FDCE/C      n/a            0.350         5.000       4.650      SLICE_X49Y29   ADC2/LTC2195_SPI_inst/counter_f_reg[11]/C
High Pulse Width  Fast    FDCE/C      n/a            0.350         5.000       4.650      SLICE_X49Y29   ADC2/LTC2195_SPI_inst/counter_f_reg[5]/C
High Pulse Width  Fast    FDCE/C      n/a            0.350         5.000       4.650      SLICE_X49Y29   ADC2/LTC2195_SPI_inst/counter_f_reg[6]/C
High Pulse Width  Fast    FDCE/C      n/a            0.350         5.000       4.650      SLICE_X49Y29   ADC2/LTC2195_SPI_inst/counter_f_reg[7]/C



---------------------------------------------------------------------------------------------------
From Clock:  ADC2/PS_clk
  To Clock:  ADC2/PS_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.889ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ADC2/PS_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ADC2/PS_clk_reg/Q }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/PSCLK  n/a            2.221         10.000      7.779      MMCME2_ADV_X1Y0  ADC2/MMCME2_ADV_inst/PSCLK
Low Pulse Width   Slow    MMCME2_ADV/PSCLK  n/a            1.111         5.000       3.889      MMCME2_ADV_X1Y0  ADC2/MMCME2_ADV_inst/PSCLK
Low Pulse Width   Fast    MMCME2_ADV/PSCLK  n/a            1.111         5.000       3.889      MMCME2_ADV_X1Y0  ADC2/MMCME2_ADV_inst/PSCLK
High Pulse Width  Fast    MMCME2_ADV/PSCLK  n/a            1.111         5.000       3.889      MMCME2_ADV_X1Y0  ADC2/MMCME2_ADV_inst/PSCLK
High Pulse Width  Slow    MMCME2_ADV/PSCLK  n/a            1.111         5.000       3.889      MMCME2_ADV_X1Y0  ADC2/MMCME2_ADV_inst/PSCLK



---------------------------------------------------------------------------------------------------
From Clock:  ADC2/spi_data[7]
  To Clock:  ADC2/spi_data[7]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ADC2/spi_data[7]
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ADC2/spi_data_reg[7]/Q }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Low Pulse Width   Slow    LDCE/G    n/a            0.350         5.000       4.650      SLICE_X52Y28  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
Low Pulse Width   Fast    LDCE/G    n/a            0.350         5.000       4.650      SLICE_X52Y28  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
High Pulse Width  Slow    FDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X53Y28  ADC2/LTC2195_SPI_inst/data_out_reg[7]_C/CLR
High Pulse Width  Slow    FDPE/PRE  n/a            0.400         5.000       4.600      SLICE_X53Y26  ADC2/LTC2195_SPI_inst/data_out_reg[7]_P/PRE
High Pulse Width  Fast    LDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X52Y28  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
High Pulse Width  Fast    FDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X53Y28  ADC2/LTC2195_SPI_inst/data_out_reg[7]_C/CLR
High Pulse Width  Fast    FDPE/PRE  n/a            0.400         5.000       4.600      SLICE_X53Y26  ADC2/LTC2195_SPI_inst/data_out_reg[7]_P/PRE
High Pulse Width  Slow    LDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X52Y28  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR



---------------------------------------------------------------------------------------------------
From Clock:  ADC2/spi_data[8]
  To Clock:  ADC2/spi_data[8]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ADC2/spi_data[8]
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ADC2/spi_data_reg[8]/Q }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Low Pulse Width   Slow    LDCE/G    n/a            0.350         5.000       4.650      SLICE_X54Y27  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
Low Pulse Width   Fast    LDCE/G    n/a            0.350         5.000       4.650      SLICE_X54Y27  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
High Pulse Width  Slow    FDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X52Y27  ADC2/LTC2195_SPI_inst/data_out_reg[5]_C/CLR
High Pulse Width  Fast    FDPE/PRE  n/a            0.400         5.000       4.600      SLICE_X54Y26  ADC2/LTC2195_SPI_inst/data_out_reg[5]_P/PRE
High Pulse Width  Slow    FDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X52Y27  ADC2/LTC2195_SPI_inst/data_out_reg[8]_C/CLR
High Pulse Width  Fast    FDPE/PRE  n/a            0.400         5.000       4.600      SLICE_X51Y27  ADC2/LTC2195_SPI_inst/data_out_reg[8]_P/PRE
High Pulse Width  Fast    FDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X52Y27  ADC2/LTC2195_SPI_inst/data_out_reg[5]_C/CLR
High Pulse Width  Fast    FDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X52Y27  ADC2/LTC2195_SPI_inst/data_out_reg[8]_C/CLR
High Pulse Width  Slow    FDPE/PRE  n/a            0.400         5.000       4.600      SLICE_X54Y26  ADC2/LTC2195_SPI_inst/data_out_reg[5]_P/PRE
High Pulse Width  Slow    LDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X54Y27  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
High Pulse Width  Fast    LDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X54Y27  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
High Pulse Width  Slow    FDPE/PRE  n/a            0.400         5.000       4.600      SLICE_X51Y27  ADC2/LTC2195_SPI_inst/data_out_reg[8]_P/PRE



---------------------------------------------------------------------------------------------------
From Clock:  ADC2/spi_data[9]
  To Clock:  ADC2/spi_data[9]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ADC2/spi_data[9]
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ADC2/spi_data_reg[9]/Q }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Low Pulse Width   Slow    LDCE/G    n/a            0.350         5.000       4.650      SLICE_X50Y25  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/G
Low Pulse Width   Fast    LDCE/G    n/a            0.350         5.000       4.650      SLICE_X50Y25  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/G
High Pulse Width  Slow    FDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X49Y26  ADC2/LTC2195_SPI_inst/data_out_reg[9]_C/CLR
High Pulse Width  Slow    LDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X50Y25  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
High Pulse Width  Fast    FDPE/PRE  n/a            0.400         5.000       4.600      SLICE_X51Y26  ADC2/LTC2195_SPI_inst/data_out_reg[9]_P/PRE
High Pulse Width  Fast    LDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X50Y25  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
High Pulse Width  Slow    FDPE/PRE  n/a            0.400         5.000       4.600      SLICE_X51Y26  ADC2/LTC2195_SPI_inst/data_out_reg[9]_P/PRE
High Pulse Width  Fast    FDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X49Y26  ADC2/LTC2195_SPI_inst/data_out_reg[9]_C/CLR



---------------------------------------------------------------------------------------------------
From Clock:  ADC2/spi_trigger_reg_n_0
  To Clock:  ADC2/spi_trigger_reg_n_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ADC2/spi_trigger_reg_n_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ADC2/spi_trigger_reg/Q }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Low Pulse Width   Slow    LDCE/G    n/a            0.350         5.000       4.650      SLICE_X50Y27  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
Low Pulse Width   Slow    LDCE/G    n/a            0.350         5.000       4.650      SLICE_X54Y27  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
Low Pulse Width   Slow    LDCE/G    n/a            0.350         5.000       4.650      SLICE_X50Y25  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/G
Low Pulse Width   Fast    LDCE/G    n/a            0.350         5.000       4.650      SLICE_X52Y28  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
Low Pulse Width   Fast    LDCE/G    n/a            0.350         5.000       4.650      SLICE_X50Y25  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/G
Low Pulse Width   Slow    LDCE/G    n/a            0.350         5.000       4.650      SLICE_X52Y28  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
Low Pulse Width   Fast    LDCE/G    n/a            0.350         5.000       4.650      SLICE_X54Y27  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
Low Pulse Width   Fast    LDCE/G    n/a            0.350         5.000       4.650      SLICE_X50Y27  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
High Pulse Width  Slow    FDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X52Y26  ADC2/LTC2195_SPI_inst/data_out_reg[15]/CLR
High Pulse Width  Slow    FDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X52Y26  ADC2/LTC2195_SPI_inst/data_out_reg[4]/CLR
High Pulse Width  Slow    FDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X53Y27  ADC2/LTC2195_SPI_inst/data_out_reg[6]/CLR
High Pulse Width  Fast    FDPE/PRE  n/a            0.400         5.000       4.600      SLICE_X53Y26  ADC2/LTC2195_SPI_inst/data_out_reg[7]_P/PRE
High Pulse Width  Slow    LDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X54Y27  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
High Pulse Width  Slow    FDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X53Y27  ADC2/LTC2195_SPI_inst/data_out_reg_c/CLR
High Pulse Width  Slow    FDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X53Y27  ADC2/LTC2195_SPI_inst/data_out_reg_c_0/CLR
High Pulse Width  Slow    FDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X53Y27  ADC2/LTC2195_SPI_inst/data_out_reg_c_1/CLR
High Pulse Width  Slow    FDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X53Y27  ADC2/LTC2195_SPI_inst/data_out_reg_c_2/CLR
High Pulse Width  Slow    FDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X52Y26  ADC2/LTC2195_SPI_inst/data_out_reg_c_3/CLR



---------------------------------------------------------------------------------------------------
From Clock:  MMCME2_BASE_inst_n_2
  To Clock:  MMCME2_BASE_inst_n_2

Setup :            0  Failing Endpoints,  Worst Slack        8.571ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.313ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.650ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.571ns  (required time - arrival time)
  Source:                 AD9783_inst1/data_in_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/pins[14].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MMCME2_BASE_inst_n_2 rise@10.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.818ns  (logic 0.269ns (32.873%)  route 0.549ns (67.127%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.719ns = ( 17.719 - 10.000 ) 
    Source Clock Delay      (SCD):    8.187ns
    Clock Pessimism Removal (CPR):    0.512ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.573     4.451    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     6.286 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=33, routed)          1.901     8.187    AD9783_inst1/clkD
    SLICE_X0Y11          FDRE                                         r  AD9783_inst1/data_in_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.269     8.456 r  AD9783_inst1/data_in_reg[14]/Q
                         net (fo=2, routed)           0.549     9.005    AD9783_inst1/data_in[14]
    OLOGIC_X0Y10         ODDR                                         r  AD9783_inst1/pins[14].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.445    14.118    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    14.201 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    15.746    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    15.859 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=33, routed)          1.860    17.719    AD9783_inst1/clkD
    OLOGIC_X0Y10         ODDR                                         r  AD9783_inst1/pins[14].ODDR_inst/C
                         clock pessimism              0.512    18.232    
                         clock uncertainty           -0.080    18.152    
    OLOGIC_X0Y10         ODDR (Setup_oddr_C_D1)      -0.576    17.576    AD9783_inst1/pins[14].ODDR_inst
  -------------------------------------------------------------------
                         required time                         17.576    
                         arrival time                          -9.005    
  -------------------------------------------------------------------
                         slack                                  8.571    

Slack (MET) :             8.576ns  (required time - arrival time)
  Source:                 AD9783_inst1/data_in_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/pins[15].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MMCME2_BASE_inst_n_2 rise@10.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.818ns  (logic 0.269ns (32.873%)  route 0.549ns (67.127%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.715ns = ( 17.715 - 10.000 ) 
    Source Clock Delay      (SCD):    8.178ns
    Clock Pessimism Removal (CPR):    0.512ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.573     4.451    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     6.286 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=33, routed)          1.892     8.178    AD9783_inst1/clkD
    SLICE_X0Y19          FDRE                                         r  AD9783_inst1/data_in_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDRE (Prop_fdre_C_Q)         0.269     8.447 r  AD9783_inst1/data_in_reg[15]/Q
                         net (fo=2, routed)           0.549     8.996    AD9783_inst1/data_in[15]
    OLOGIC_X0Y18         ODDR                                         r  AD9783_inst1/pins[15].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.445    14.118    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    14.201 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    15.746    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    15.859 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=33, routed)          1.856    17.715    AD9783_inst1/clkD
    OLOGIC_X0Y18         ODDR                                         r  AD9783_inst1/pins[15].ODDR_inst/C
                         clock pessimism              0.512    18.228    
                         clock uncertainty           -0.080    18.148    
    OLOGIC_X0Y18         ODDR (Setup_oddr_C_D1)      -0.576    17.572    AD9783_inst1/pins[15].ODDR_inst
  -------------------------------------------------------------------
                         required time                         17.572    
                         arrival time                          -8.996    
  -------------------------------------------------------------------
                         slack                                  8.576    

Slack (MET) :             8.579ns  (required time - arrival time)
  Source:                 AD9783_inst1/data_in_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/pins[2].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MMCME2_BASE_inst_n_2 rise@10.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.809ns  (logic 0.269ns (33.241%)  route 0.540ns (66.759%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.455ns = ( 17.455 - 10.000 ) 
    Source Clock Delay      (SCD):    7.977ns
    Clock Pessimism Removal (CPR):    0.565ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.573     4.451    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     6.286 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=33, routed)          1.691     7.977    AD9783_inst1/clkD
    SLICE_X0Y201         FDRE                                         r  AD9783_inst1/data_in_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y201         FDRE (Prop_fdre_C_Q)         0.269     8.246 r  AD9783_inst1/data_in_reg[2]/Q
                         net (fo=2, routed)           0.540     8.786    AD9783_inst1/data_in[2]
    OLOGIC_X0Y202        ODDR                                         r  AD9783_inst1/pins[2].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.445    14.118    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    14.201 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    15.746    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    15.859 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=33, routed)          1.596    17.455    AD9783_inst1/clkD
    OLOGIC_X0Y202        ODDR                                         r  AD9783_inst1/pins[2].ODDR_inst/C
                         clock pessimism              0.565    18.021    
                         clock uncertainty           -0.080    17.941    
    OLOGIC_X0Y202        ODDR (Setup_oddr_C_D1)      -0.576    17.365    AD9783_inst1/pins[2].ODDR_inst
  -------------------------------------------------------------------
                         required time                         17.365    
                         arrival time                          -8.786    
  -------------------------------------------------------------------
                         slack                                  8.579    

Slack (MET) :             8.624ns  (required time - arrival time)
  Source:                 AD9783_inst1/data_in_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/pins[0].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MMCME2_BASE_inst_n_2 rise@10.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.763ns  (logic 0.269ns (35.268%)  route 0.494ns (64.732%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.320ns = ( 17.320 - 10.000 ) 
    Source Clock Delay      (SCD):    7.794ns
    Clock Pessimism Removal (CPR):    0.515ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.573     4.451    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     6.286 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=33, routed)          1.508     7.794    AD9783_inst1/clkD
    SLICE_X0Y193         FDRE                                         r  AD9783_inst1/data_in_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y193         FDRE (Prop_fdre_C_Q)         0.269     8.063 r  AD9783_inst1/data_in_reg[0]/Q
                         net (fo=2, routed)           0.494     8.556    AD9783_inst1/data_in[0]
    OLOGIC_X0Y194        ODDR                                         r  AD9783_inst1/pins[0].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.445    14.118    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    14.201 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    15.746    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    15.859 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=33, routed)          1.461    17.320    AD9783_inst1/clkD
    OLOGIC_X0Y194        ODDR                                         r  AD9783_inst1/pins[0].ODDR_inst/C
                         clock pessimism              0.515    17.836    
                         clock uncertainty           -0.080    17.756    
    OLOGIC_X0Y194        ODDR (Setup_oddr_C_D1)      -0.576    17.180    AD9783_inst1/pins[0].ODDR_inst
  -------------------------------------------------------------------
                         required time                         17.180    
                         arrival time                          -8.556    
  -------------------------------------------------------------------
                         slack                                  8.624    

Slack (MET) :             8.625ns  (required time - arrival time)
  Source:                 AD9783_inst1/data_in_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/pins[1].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MMCME2_BASE_inst_n_2 rise@10.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.763ns  (logic 0.269ns (35.268%)  route 0.494ns (64.732%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.321ns = ( 17.321 - 10.000 ) 
    Source Clock Delay      (SCD):    7.794ns
    Clock Pessimism Removal (CPR):    0.515ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.573     4.451    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     6.286 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=33, routed)          1.508     7.794    AD9783_inst1/clkD
    SLICE_X0Y195         FDRE                                         r  AD9783_inst1/data_in_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y195         FDRE (Prop_fdre_C_Q)         0.269     8.063 r  AD9783_inst1/data_in_reg[1]/Q
                         net (fo=2, routed)           0.494     8.556    AD9783_inst1/data_in[1]
    OLOGIC_X0Y196        ODDR                                         r  AD9783_inst1/pins[1].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.445    14.118    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    14.201 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    15.746    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    15.859 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=33, routed)          1.462    17.321    AD9783_inst1/clkD
    OLOGIC_X0Y196        ODDR                                         r  AD9783_inst1/pins[1].ODDR_inst/C
                         clock pessimism              0.515    17.837    
                         clock uncertainty           -0.080    17.757    
    OLOGIC_X0Y196        ODDR (Setup_oddr_C_D1)      -0.576    17.181    AD9783_inst1/pins[1].ODDR_inst
  -------------------------------------------------------------------
                         required time                         17.181    
                         arrival time                          -8.556    
  -------------------------------------------------------------------
                         slack                                  8.625    

Slack (MET) :             8.625ns  (required time - arrival time)
  Source:                 AD9783_inst1/data_in_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/pins[3].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MMCME2_BASE_inst_n_2 rise@10.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.763ns  (logic 0.269ns (35.268%)  route 0.494ns (64.732%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.322ns = ( 17.322 - 10.000 ) 
    Source Clock Delay      (SCD):    7.795ns
    Clock Pessimism Removal (CPR):    0.515ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.573     4.451    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     6.286 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=33, routed)          1.509     7.795    AD9783_inst1/clkD
    SLICE_X0Y197         FDRE                                         r  AD9783_inst1/data_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y197         FDRE (Prop_fdre_C_Q)         0.269     8.064 r  AD9783_inst1/data_in_reg[3]/Q
                         net (fo=2, routed)           0.494     8.557    AD9783_inst1/data_in[3]
    OLOGIC_X0Y198        ODDR                                         r  AD9783_inst1/pins[3].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.445    14.118    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    14.201 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    15.746    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    15.859 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=33, routed)          1.463    17.322    AD9783_inst1/clkD
    OLOGIC_X0Y198        ODDR                                         r  AD9783_inst1/pins[3].ODDR_inst/C
                         clock pessimism              0.515    17.838    
                         clock uncertainty           -0.080    17.758    
    OLOGIC_X0Y198        ODDR (Setup_oddr_C_D1)      -0.576    17.182    AD9783_inst1/pins[3].ODDR_inst
  -------------------------------------------------------------------
                         required time                         17.182    
                         arrival time                          -8.557    
  -------------------------------------------------------------------
                         slack                                  8.625    

Slack (MET) :             8.625ns  (required time - arrival time)
  Source:                 AD9783_inst1/data_in_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/pins[5].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MMCME2_BASE_inst_n_2 rise@10.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.763ns  (logic 0.269ns (35.268%)  route 0.494ns (64.732%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.453ns = ( 17.453 - 10.000 ) 
    Source Clock Delay      (SCD):    7.976ns
    Clock Pessimism Removal (CPR):    0.565ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.573     4.451    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     6.286 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=33, routed)          1.690     7.976    AD9783_inst1/clkD
    SLICE_X0Y205         FDRE                                         r  AD9783_inst1/data_in_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y205         FDRE (Prop_fdre_C_Q)         0.269     8.245 r  AD9783_inst1/data_in_reg[5]/Q
                         net (fo=2, routed)           0.494     8.738    AD9783_inst1/data_in[5]
    OLOGIC_X0Y206        ODDR                                         r  AD9783_inst1/pins[5].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.445    14.118    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    14.201 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    15.746    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    15.859 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=33, routed)          1.594    17.453    AD9783_inst1/clkD
    OLOGIC_X0Y206        ODDR                                         r  AD9783_inst1/pins[5].ODDR_inst/C
                         clock pessimism              0.565    18.019    
                         clock uncertainty           -0.080    17.939    
    OLOGIC_X0Y206        ODDR (Setup_oddr_C_D1)      -0.576    17.363    AD9783_inst1/pins[5].ODDR_inst
  -------------------------------------------------------------------
                         required time                         17.363    
                         arrival time                          -8.738    
  -------------------------------------------------------------------
                         slack                                  8.625    

Slack (MET) :             8.626ns  (required time - arrival time)
  Source:                 AD9783_inst1/data_in_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/pins[4].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MMCME2_BASE_inst_n_2 rise@10.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.763ns  (logic 0.269ns (35.268%)  route 0.494ns (64.732%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.454ns = ( 17.454 - 10.000 ) 
    Source Clock Delay      (SCD):    7.976ns
    Clock Pessimism Removal (CPR):    0.565ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.573     4.451    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     6.286 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=33, routed)          1.690     7.976    AD9783_inst1/clkD
    SLICE_X0Y203         FDRE                                         r  AD9783_inst1/data_in_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y203         FDRE (Prop_fdre_C_Q)         0.269     8.245 r  AD9783_inst1/data_in_reg[4]/Q
                         net (fo=2, routed)           0.494     8.738    AD9783_inst1/data_in[4]
    OLOGIC_X0Y204        ODDR                                         r  AD9783_inst1/pins[4].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.445    14.118    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    14.201 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    15.746    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    15.859 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=33, routed)          1.595    17.454    AD9783_inst1/clkD
    OLOGIC_X0Y204        ODDR                                         r  AD9783_inst1/pins[4].ODDR_inst/C
                         clock pessimism              0.565    18.020    
                         clock uncertainty           -0.080    17.940    
    OLOGIC_X0Y204        ODDR (Setup_oddr_C_D1)      -0.576    17.364    AD9783_inst1/pins[4].ODDR_inst
  -------------------------------------------------------------------
                         required time                         17.364    
                         arrival time                          -8.738    
  -------------------------------------------------------------------
                         slack                                  8.626    

Slack (MET) :             8.626ns  (required time - arrival time)
  Source:                 AD9783_inst1/data_in_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/pins[6].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MMCME2_BASE_inst_n_2 rise@10.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.763ns  (logic 0.269ns (35.268%)  route 0.494ns (64.732%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.452ns = ( 17.452 - 10.000 ) 
    Source Clock Delay      (SCD):    7.974ns
    Clock Pessimism Removal (CPR):    0.565ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.573     4.451    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     6.286 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=33, routed)          1.688     7.974    AD9783_inst1/clkD
    SLICE_X0Y209         FDRE                                         r  AD9783_inst1/data_in_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y209         FDRE (Prop_fdre_C_Q)         0.269     8.243 r  AD9783_inst1/data_in_reg[6]/Q
                         net (fo=2, routed)           0.494     8.736    AD9783_inst1/data_in[6]
    OLOGIC_X0Y210        ODDR                                         r  AD9783_inst1/pins[6].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.445    14.118    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    14.201 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    15.746    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    15.859 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=33, routed)          1.593    17.452    AD9783_inst1/clkD
    OLOGIC_X0Y210        ODDR                                         r  AD9783_inst1/pins[6].ODDR_inst/C
                         clock pessimism              0.565    18.018    
                         clock uncertainty           -0.080    17.938    
    OLOGIC_X0Y210        ODDR (Setup_oddr_C_D1)      -0.576    17.362    AD9783_inst1/pins[6].ODDR_inst
  -------------------------------------------------------------------
                         required time                         17.362    
                         arrival time                          -8.736    
  -------------------------------------------------------------------
                         slack                                  8.626    

Slack (MET) :             8.626ns  (required time - arrival time)
  Source:                 AD9783_inst1/data_in_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/pins[7].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MMCME2_BASE_inst_n_2 rise@10.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.763ns  (logic 0.269ns (35.268%)  route 0.494ns (64.732%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.453ns = ( 17.453 - 10.000 ) 
    Source Clock Delay      (SCD):    7.975ns
    Clock Pessimism Removal (CPR):    0.565ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.573     4.451    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     6.286 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=33, routed)          1.689     7.975    AD9783_inst1/clkD
    SLICE_X0Y207         FDRE                                         r  AD9783_inst1/data_in_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y207         FDRE (Prop_fdre_C_Q)         0.269     8.244 r  AD9783_inst1/data_in_reg[7]/Q
                         net (fo=2, routed)           0.494     8.737    AD9783_inst1/data_in[7]
    OLOGIC_X0Y208        ODDR                                         r  AD9783_inst1/pins[7].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.445    14.118    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    14.201 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    15.746    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    15.859 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=33, routed)          1.594    17.453    AD9783_inst1/clkD
    OLOGIC_X0Y208        ODDR                                         r  AD9783_inst1/pins[7].ODDR_inst/C
                         clock pessimism              0.565    18.019    
                         clock uncertainty           -0.080    17.939    
    OLOGIC_X0Y208        ODDR (Setup_oddr_C_D1)      -0.576    17.363    AD9783_inst1/pins[7].ODDR_inst
  -------------------------------------------------------------------
                         required time                         17.363    
                         arrival time                          -8.737    
  -------------------------------------------------------------------
                         slack                                  8.626    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 AD9783_inst1/data_in_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/pins[10].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.100ns (34.715%)  route 0.188ns (65.285%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.679ns
    Source Clock Delay      (SCD):    2.999ns
    Clock Pessimism Removal (CPR):    0.617ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=141, routed)         0.594     1.695    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.745 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.561     2.306    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.332 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=33, routed)          0.667     2.999    AD9783_inst1/clkD
    SLICE_X0Y223         FDRE                                         r  AD9783_inst1/data_in_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y223         FDRE (Prop_fdre_C_Q)         0.100     3.099 r  AD9783_inst1/data_in_reg[10]/Q
                         net (fo=2, routed)           0.188     3.287    AD9783_inst1/data_in[10]
    OLOGIC_X0Y224        ODDR                                         r  AD9783_inst1/pins[10].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=141, routed)         0.803     2.052    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.105 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.622     2.727    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.757 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=33, routed)          0.922     3.679    AD9783_inst1/clkD
    OLOGIC_X0Y224        ODDR                                         r  AD9783_inst1/pins[10].ODDR_inst/C
                         clock pessimism             -0.617     3.061    
    OLOGIC_X0Y224        ODDR (Hold_oddr_C_D2)       -0.087     2.974    AD9783_inst1/pins[10].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -2.974    
                         arrival time                           3.287    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 AD9783_inst1/data_in_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/pins[11].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.100ns (34.715%)  route 0.188ns (65.285%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.680ns
    Source Clock Delay      (SCD):    3.001ns
    Clock Pessimism Removal (CPR):    0.617ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=141, routed)         0.594     1.695    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.745 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.561     2.306    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.332 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=33, routed)          0.669     3.001    AD9783_inst1/clkD
    SLICE_X0Y221         FDRE                                         r  AD9783_inst1/data_in_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y221         FDRE (Prop_fdre_C_Q)         0.100     3.101 r  AD9783_inst1/data_in_reg[11]/Q
                         net (fo=2, routed)           0.188     3.289    AD9783_inst1/data_in[11]
    OLOGIC_X0Y222        ODDR                                         r  AD9783_inst1/pins[11].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=141, routed)         0.803     2.052    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.105 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.622     2.727    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.757 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=33, routed)          0.923     3.680    AD9783_inst1/clkD
    OLOGIC_X0Y222        ODDR                                         r  AD9783_inst1/pins[11].ODDR_inst/C
                         clock pessimism             -0.617     3.062    
    OLOGIC_X0Y222        ODDR (Hold_oddr_C_D2)       -0.087     2.975    AD9783_inst1/pins[11].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -2.975    
                         arrival time                           3.289    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 AD9783_inst1/data_in_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/pins[1].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.100ns (34.715%)  route 0.188ns (65.285%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.590ns
    Source Clock Delay      (SCD):    2.931ns
    Clock Pessimism Removal (CPR):    0.597ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=141, routed)         0.594     1.695    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.745 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.561     2.306    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.332 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=33, routed)          0.599     2.931    AD9783_inst1/clkD
    SLICE_X0Y195         FDRE                                         r  AD9783_inst1/data_in_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y195         FDRE (Prop_fdre_C_Q)         0.100     3.031 r  AD9783_inst1/data_in_reg[1]/Q
                         net (fo=2, routed)           0.188     3.219    AD9783_inst1/data_in[1]
    OLOGIC_X0Y196        ODDR                                         r  AD9783_inst1/pins[1].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=141, routed)         0.803     2.052    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.105 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.622     2.727    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.757 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=33, routed)          0.833     3.590    AD9783_inst1/clkD
    OLOGIC_X0Y196        ODDR                                         r  AD9783_inst1/pins[1].ODDR_inst/C
                         clock pessimism             -0.597     2.992    
    OLOGIC_X0Y196        ODDR (Hold_oddr_C_D2)       -0.087     2.905    AD9783_inst1/pins[1].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -2.905    
                         arrival time                           3.219    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 AD9783_inst1/data_in_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/pins[3].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.100ns (34.715%)  route 0.188ns (65.285%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.591ns
    Source Clock Delay      (SCD):    2.932ns
    Clock Pessimism Removal (CPR):    0.597ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=141, routed)         0.594     1.695    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.745 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.561     2.306    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.332 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=33, routed)          0.600     2.932    AD9783_inst1/clkD
    SLICE_X0Y197         FDRE                                         r  AD9783_inst1/data_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y197         FDRE (Prop_fdre_C_Q)         0.100     3.032 r  AD9783_inst1/data_in_reg[3]/Q
                         net (fo=2, routed)           0.188     3.220    AD9783_inst1/data_in[3]
    OLOGIC_X0Y198        ODDR                                         r  AD9783_inst1/pins[3].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=141, routed)         0.803     2.052    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.105 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.622     2.727    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.757 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=33, routed)          0.834     3.591    AD9783_inst1/clkD
    OLOGIC_X0Y198        ODDR                                         r  AD9783_inst1/pins[3].ODDR_inst/C
                         clock pessimism             -0.597     2.993    
    OLOGIC_X0Y198        ODDR (Hold_oddr_C_D2)       -0.087     2.906    AD9783_inst1/pins[3].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -2.906    
                         arrival time                           3.220    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 AD9783_inst1/data_in_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/pins[4].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.100ns (34.715%)  route 0.188ns (65.285%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.690ns
    Source Clock Delay      (SCD):    3.011ns
    Clock Pessimism Removal (CPR):    0.617ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=141, routed)         0.594     1.695    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.745 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.561     2.306    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.332 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=33, routed)          0.679     3.011    AD9783_inst1/clkD
    SLICE_X0Y203         FDRE                                         r  AD9783_inst1/data_in_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y203         FDRE (Prop_fdre_C_Q)         0.100     3.111 r  AD9783_inst1/data_in_reg[4]/Q
                         net (fo=2, routed)           0.188     3.299    AD9783_inst1/data_in[4]
    OLOGIC_X0Y204        ODDR                                         r  AD9783_inst1/pins[4].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=141, routed)         0.803     2.052    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.105 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.622     2.727    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.757 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=33, routed)          0.933     3.690    AD9783_inst1/clkD
    OLOGIC_X0Y204        ODDR                                         r  AD9783_inst1/pins[4].ODDR_inst/C
                         clock pessimism             -0.617     3.072    
    OLOGIC_X0Y204        ODDR (Hold_oddr_C_D2)       -0.087     2.985    AD9783_inst1/pins[4].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -2.985    
                         arrival time                           3.299    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 AD9783_inst1/data_in_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/pins[7].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.100ns (34.715%)  route 0.188ns (65.285%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.689ns
    Source Clock Delay      (SCD):    3.010ns
    Clock Pessimism Removal (CPR):    0.617ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=141, routed)         0.594     1.695    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.745 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.561     2.306    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.332 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=33, routed)          0.678     3.010    AD9783_inst1/clkD
    SLICE_X0Y207         FDRE                                         r  AD9783_inst1/data_in_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y207         FDRE (Prop_fdre_C_Q)         0.100     3.110 r  AD9783_inst1/data_in_reg[7]/Q
                         net (fo=2, routed)           0.188     3.298    AD9783_inst1/data_in[7]
    OLOGIC_X0Y208        ODDR                                         r  AD9783_inst1/pins[7].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=141, routed)         0.803     2.052    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.105 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.622     2.727    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.757 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=33, routed)          0.932     3.689    AD9783_inst1/clkD
    OLOGIC_X0Y208        ODDR                                         r  AD9783_inst1/pins[7].ODDR_inst/C
                         clock pessimism             -0.617     3.071    
    OLOGIC_X0Y208        ODDR (Hold_oddr_C_D2)       -0.087     2.984    AD9783_inst1/pins[7].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -2.984    
                         arrival time                           3.298    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 AD9783_inst1/data_in_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/pins[15].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.100ns (34.534%)  route 0.190ns (65.466%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.736ns
    Source Clock Delay      (SCD):    3.041ns
    Clock Pessimism Removal (CPR):    0.632ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=141, routed)         0.594     1.695    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.745 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.561     2.306    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.332 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=33, routed)          0.709     3.041    AD9783_inst1/clkD
    SLICE_X0Y19          FDRE                                         r  AD9783_inst1/data_in_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDRE (Prop_fdre_C_Q)         0.100     3.141 r  AD9783_inst1/data_in_reg[15]/Q
                         net (fo=2, routed)           0.190     3.331    AD9783_inst1/data_in[15]
    OLOGIC_X0Y18         ODDR                                         r  AD9783_inst1/pins[15].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=141, routed)         0.803     2.052    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.105 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.622     2.727    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.757 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=33, routed)          0.979     3.736    AD9783_inst1/clkD
    OLOGIC_X0Y18         ODDR                                         r  AD9783_inst1/pins[15].ODDR_inst/C
                         clock pessimism             -0.632     3.103    
    OLOGIC_X0Y18         ODDR (Hold_oddr_C_D2)       -0.087     3.016    AD9783_inst1/pins[15].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.016    
                         arrival time                           3.331    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 AD9783_inst1/data_in_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/pins[0].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.100ns (34.715%)  route 0.188ns (65.285%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.589ns
    Source Clock Delay      (SCD):    2.931ns
    Clock Pessimism Removal (CPR):    0.597ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=141, routed)         0.594     1.695    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.745 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.561     2.306    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.332 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=33, routed)          0.599     2.931    AD9783_inst1/clkD
    SLICE_X0Y193         FDRE                                         r  AD9783_inst1/data_in_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y193         FDRE (Prop_fdre_C_Q)         0.100     3.031 r  AD9783_inst1/data_in_reg[0]/Q
                         net (fo=2, routed)           0.188     3.219    AD9783_inst1/data_in[0]
    OLOGIC_X0Y194        ODDR                                         r  AD9783_inst1/pins[0].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=141, routed)         0.803     2.052    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.105 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.622     2.727    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.757 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=33, routed)          0.832     3.589    AD9783_inst1/clkD
    OLOGIC_X0Y194        ODDR                                         r  AD9783_inst1/pins[0].ODDR_inst/C
                         clock pessimism             -0.597     2.991    
    OLOGIC_X0Y194        ODDR (Hold_oddr_C_D2)       -0.087     2.904    AD9783_inst1/pins[0].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -2.904    
                         arrival time                           3.219    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 AD9783_inst1/data_in_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/pins[13].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.100ns (34.715%)  route 0.188ns (65.285%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.681ns
    Source Clock Delay      (SCD):    3.003ns
    Clock Pessimism Removal (CPR):    0.617ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=141, routed)         0.594     1.695    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.745 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.561     2.306    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.332 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=33, routed)          0.671     3.003    AD9783_inst1/clkD
    SLICE_X0Y219         FDRE                                         r  AD9783_inst1/data_in_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y219         FDRE (Prop_fdre_C_Q)         0.100     3.103 r  AD9783_inst1/data_in_reg[13]/Q
                         net (fo=2, routed)           0.188     3.291    AD9783_inst1/data_in[13]
    OLOGIC_X0Y220        ODDR                                         r  AD9783_inst1/pins[13].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=141, routed)         0.803     2.052    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.105 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.622     2.727    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.757 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=33, routed)          0.924     3.681    AD9783_inst1/clkD
    OLOGIC_X0Y220        ODDR                                         r  AD9783_inst1/pins[13].ODDR_inst/C
                         clock pessimism             -0.617     3.063    
    OLOGIC_X0Y220        ODDR (Hold_oddr_C_D2)       -0.087     2.976    AD9783_inst1/pins[13].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -2.976    
                         arrival time                           3.291    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 AD9783_inst1/data_in_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/pins[12].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.100ns (34.715%)  route 0.188ns (65.285%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.685ns
    Source Clock Delay      (SCD):    3.007ns
    Clock Pessimism Removal (CPR):    0.617ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=141, routed)         0.594     1.695    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.745 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.561     2.306    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.332 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=33, routed)          0.675     3.007    AD9783_inst1/clkD
    SLICE_X0Y235         FDRE                                         r  AD9783_inst1/data_in_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y235         FDRE (Prop_fdre_C_Q)         0.100     3.107 r  AD9783_inst1/data_in_reg[12]/Q
                         net (fo=2, routed)           0.188     3.295    AD9783_inst1/data_in[12]
    OLOGIC_X0Y236        ODDR                                         r  AD9783_inst1/pins[12].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=141, routed)         0.803     2.052    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.105 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.622     2.727    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.757 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=33, routed)          0.928     3.685    AD9783_inst1/clkD
    OLOGIC_X0Y236        ODDR                                         r  AD9783_inst1/pins[12].ODDR_inst/C
                         clock pessimism             -0.617     3.067    
    OLOGIC_X0Y236        ODDR (Hold_oddr_C_D2)       -0.087     2.980    AD9783_inst1/pins[12].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -2.980    
                         arrival time                           3.295    
  -------------------------------------------------------------------
                         slack                                  0.315    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         MMCME2_BASE_inst_n_2
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { AD9783_inst1/MMCME2_BASE_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.600         10.000      8.400      BUFGCTRL_X0Y0    AD9783_inst1/BUFG_clkD/I
Min Period        n/a     ODDR/C              n/a            1.249         10.000      8.751      OLOGIC_X0Y220    AD9783_inst1/pins[13].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.249         10.000      8.751      OLOGIC_X0Y10     AD9783_inst1/pins[14].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.249         10.000      8.751      OLOGIC_X0Y18     AD9783_inst1/pins[15].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.249         10.000      8.751      OLOGIC_X0Y212    AD9783_inst1/pins[16].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.249         10.000      8.751      OLOGIC_X0Y196    AD9783_inst1/pins[1].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.249         10.000      8.751      OLOGIC_X0Y202    AD9783_inst1/pins[2].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.249         10.000      8.751      OLOGIC_X0Y198    AD9783_inst1/pins[3].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.249         10.000      8.751      OLOGIC_X0Y204    AD9783_inst1/pins[4].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.249         10.000      8.751      OLOGIC_X0Y206    AD9783_inst1/pins[5].ODDR_inst/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y2  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X0Y209     AD9783_inst1/data_in_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X0Y207     AD9783_inst1/data_in_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X0Y221     AD9783_inst1/data_in_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X0Y235     AD9783_inst1/data_in_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X0Y193     AD9783_inst1/data_in_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X0Y235     AD9783_inst1/data_in_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X0Y19      AD9783_inst1/data_in_reg[15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X0Y195     AD9783_inst1/data_in_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X0Y201     AD9783_inst1/data_in_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X0Y197     AD9783_inst1/data_in_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X0Y19      AD9783_inst1/data_in_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X0Y193     AD9783_inst1/data_in_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X0Y223     AD9783_inst1/data_in_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X0Y221     AD9783_inst1/data_in_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X0Y219     AD9783_inst1/data_in_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X0Y11      AD9783_inst1/data_in_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X0Y195     AD9783_inst1/data_in_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X0Y201     AD9783_inst1/data_in_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X0Y197     AD9783_inst1/data_in_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X0Y203     AD9783_inst1/data_in_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkDLYi
  To Clock:  clkDLYi

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.400ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkDLYi
Waveform(ns):       { -2.500 2.500 }
Period(ns):         10.000
Sources:            { AD9783_inst1/MMCME2_BASE_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.600         10.000      8.400      BUFGCTRL_X0Y3    AD9783_inst1/BUFG_clkDLY/I
Min Period  n/a     ODDR/C              n/a            1.249         10.000      8.751      OLOGIC_X0Y192    AD9783_inst1/ODDR_CLK/C
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y2  AD9783_inst1/MMCME2_BASE_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y2  AD9783_inst1/MMCME2_BASE_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkFB
  To Clock:  clkFB

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkFB
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { AD9783_inst1/MMCME2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y2  AD9783_inst1/MMCME2_BASE_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y2  AD9783_inst1/MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y2  AD9783_inst1/MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y2  AD9783_inst1/MMCME2_BASE_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkFB_1
  To Clock:  clkFB_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkFB_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ADC2/MMCME2_ADV_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  ADC2/MMCME2_ADV_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  ADC2/MMCME2_ADV_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  ADC2/MMCME2_ADV_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  ADC2/MMCME2_ADV_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkPS_int
  To Clock:  clkPS_int

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.400ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkPS_int
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ADC2/MMCME2_ADV_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.600         10.000      8.400      BUFGCTRL_X0Y4    ADC2/BUFG_clkPS/I
Min Period  n/a     ODDR/C              n/a            1.249         10.000      8.751      OLOGIC_X0Y36     ADC2/ODDR_inst/C
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  ADC2/MMCME2_ADV_inst/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  ADC2/MMCME2_ADV_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clk_div_int
  To Clock:  clk_div_int

Setup :            0  Failing Endpoints,  Worst Slack        8.650ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.189ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.650ns  (required time - arrival time)
  Source:                 ADC2/bit_slip_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/pins[3].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@10.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        1.221ns  (logic 0.269ns (22.030%)  route 0.952ns (77.970%))
  Logic Levels:           0  
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.745ns = ( 18.745 - 10.000 ) 
    Source Clock Delay      (SCD):    9.324ns
    Clock Pessimism Removal (CPR):    0.546ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.965     4.843    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     4.931 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     7.305    ADC2/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     7.425 r  ADC2/BUFG_clk_div/O
                         net (fo=7, routed)           1.899     9.324    ADC2/clk_div
    SLICE_X0Y35          FDRE                                         r  ADC2/bit_slip_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.269     9.593 r  ADC2/bit_slip_reg/Q
                         net (fo=4, routed)           0.952    10.545    ADC2/bit_slip
    ILOGIC_X0Y22         ISERDESE2                                    r  ADC2/pins[3].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.833    14.506    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    14.589 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.262    16.851    ADC2/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    16.964 r  ADC2/BUFG_clk_div/O
                         net (fo=7, routed)           1.781    18.745    ADC2/clk_div
    ILOGIC_X0Y22         ISERDESE2                                    r  ADC2/pins[3].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.546    19.292    
                         clock uncertainty           -0.080    19.212    
    ILOGIC_X0Y22         ISERDESE2 (Setup_iserdese2_CLKDIV_BITSLIP)
                                                     -0.017    19.195    ADC2/pins[3].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         19.195    
                         arrival time                         -10.545    
  -------------------------------------------------------------------
                         slack                                  8.650    

Slack (MET) :             9.013ns  (required time - arrival time)
  Source:                 ADC2/bit_slip_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/pins[2].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@10.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        0.870ns  (logic 0.269ns (30.912%)  route 0.601ns (69.088%))
  Logic Levels:           0  
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.757ns = ( 18.757 - 10.000 ) 
    Source Clock Delay      (SCD):    9.324ns
    Clock Pessimism Removal (CPR):    0.546ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.965     4.843    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     4.931 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     7.305    ADC2/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     7.425 r  ADC2/BUFG_clk_div/O
                         net (fo=7, routed)           1.899     9.324    ADC2/clk_div
    SLICE_X0Y35          FDRE                                         r  ADC2/bit_slip_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.269     9.593 r  ADC2/bit_slip_reg/Q
                         net (fo=4, routed)           0.601    10.194    ADC2/bit_slip
    ILOGIC_X0Y46         ISERDESE2                                    r  ADC2/pins[2].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.833    14.506    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    14.589 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.262    16.851    ADC2/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    16.964 r  ADC2/BUFG_clk_div/O
                         net (fo=7, routed)           1.793    18.757    ADC2/clk_div
    ILOGIC_X0Y46         ISERDESE2                                    r  ADC2/pins[2].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.546    19.304    
                         clock uncertainty           -0.080    19.224    
    ILOGIC_X0Y46         ISERDESE2 (Setup_iserdese2_CLKDIV_BITSLIP)
                                                     -0.017    19.207    ADC2/pins[2].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         19.207    
                         arrival time                         -10.194    
  -------------------------------------------------------------------
                         slack                                  9.013    

Slack (MET) :             9.101ns  (required time - arrival time)
  Source:                 ADC2/bit_slip_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/pins[4].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@10.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        0.777ns  (logic 0.269ns (34.606%)  route 0.508ns (65.394%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.752ns = ( 18.752 - 10.000 ) 
    Source Clock Delay      (SCD):    9.324ns
    Clock Pessimism Removal (CPR):    0.546ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.965     4.843    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     4.931 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     7.305    ADC2/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     7.425 r  ADC2/BUFG_clk_div/O
                         net (fo=7, routed)           1.899     9.324    ADC2/clk_div
    SLICE_X0Y35          FDRE                                         r  ADC2/bit_slip_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.269     9.593 r  ADC2/bit_slip_reg/Q
                         net (fo=4, routed)           0.508    10.101    ADC2/bit_slip
    ILOGIC_X0Y34         ISERDESE2                                    r  ADC2/pins[4].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.833    14.506    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    14.589 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.262    16.851    ADC2/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    16.964 r  ADC2/BUFG_clk_div/O
                         net (fo=7, routed)           1.788    18.752    ADC2/clk_div
    ILOGIC_X0Y34         ISERDESE2                                    r  ADC2/pins[4].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.546    19.299    
                         clock uncertainty           -0.080    19.219    
    ILOGIC_X0Y34         ISERDESE2 (Setup_iserdese2_CLKDIV_BITSLIP)
                                                     -0.017    19.202    ADC2/pins[4].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         19.202    
                         arrival time                         -10.101    
  -------------------------------------------------------------------
                         slack                                  9.101    

Slack (MET) :             9.105ns  (required time - arrival time)
  Source:                 ADC2/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@10.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        0.878ns  (logic 0.410ns (46.685%)  route 0.468ns (53.315%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.752ns = ( 18.752 - 10.000 ) 
    Source Clock Delay      (SCD):    9.324ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.965     4.843    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     4.931 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     7.305    ADC2/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     7.425 r  ADC2/BUFG_clk_div/O
                         net (fo=7, routed)           1.899     9.324    ADC2/clk_div
    SLICE_X0Y35          FDRE                                         r  ADC2/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.246     9.570 r  ADC2/counter_reg[1]/Q
                         net (fo=2, routed)           0.468    10.038    ADC2/counter_reg_n_0_[1]
    SLICE_X0Y35          LUT4 (Prop_lut4_I0_O)        0.164    10.202 r  ADC2/counter[1]_i_1/O
                         net (fo=1, routed)           0.000    10.202    ADC2/counter[1]_i_1_n_0
    SLICE_X0Y35          FDRE                                         r  ADC2/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.833    14.506    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    14.589 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.262    16.851    ADC2/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    16.964 r  ADC2/BUFG_clk_div/O
                         net (fo=7, routed)           1.788    18.752    ADC2/clk_div
    SLICE_X0Y35          FDRE                                         r  ADC2/counter_reg[1]/C
                         clock pessimism              0.571    19.324    
                         clock uncertainty           -0.080    19.244    
    SLICE_X0Y35          FDRE (Setup_fdre_C_D)        0.063    19.307    ADC2/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         19.307    
                         arrival time                         -10.202    
  -------------------------------------------------------------------
                         slack                                  9.105    

Slack (MET) :             9.159ns  (required time - arrival time)
  Source:                 ADC2/bit_slip_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/bit_slip_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@10.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        0.796ns  (logic 0.322ns (40.462%)  route 0.474ns (59.538%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.752ns = ( 18.752 - 10.000 ) 
    Source Clock Delay      (SCD):    9.324ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.965     4.843    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     4.931 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     7.305    ADC2/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     7.425 r  ADC2/BUFG_clk_div/O
                         net (fo=7, routed)           1.899     9.324    ADC2/clk_div
    SLICE_X0Y35          FDRE                                         r  ADC2/bit_slip_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.269     9.593 r  ADC2/bit_slip_reg/Q
                         net (fo=4, routed)           0.474    10.066    ADC2/bit_slip
    SLICE_X0Y35          LUT3 (Prop_lut3_I0_O)        0.053    10.119 r  ADC2/bit_slip_i_1/O
                         net (fo=1, routed)           0.000    10.119    ADC2/bit_slip_i_1_n_0
    SLICE_X0Y35          FDRE                                         r  ADC2/bit_slip_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.833    14.506    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    14.589 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.262    16.851    ADC2/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    16.964 r  ADC2/BUFG_clk_div/O
                         net (fo=7, routed)           1.788    18.752    ADC2/clk_div
    SLICE_X0Y35          FDRE                                         r  ADC2/bit_slip_reg/C
                         clock pessimism              0.571    19.324    
                         clock uncertainty           -0.080    19.244    
    SLICE_X0Y35          FDRE (Setup_fdre_C_D)        0.034    19.278    ADC2/bit_slip_reg
  -------------------------------------------------------------------
                         required time                         19.278    
                         arrival time                         -10.119    
  -------------------------------------------------------------------
                         slack                                  9.159    

Slack (MET) :             9.163ns  (required time - arrival time)
  Source:                 ADC2/BS_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@10.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        0.793ns  (logic 0.322ns (40.625%)  route 0.471ns (59.375%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.752ns = ( 18.752 - 10.000 ) 
    Source Clock Delay      (SCD):    9.324ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.965     4.843    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     4.931 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     7.305    ADC2/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     7.425 r  ADC2/BUFG_clk_div/O
                         net (fo=7, routed)           1.899     9.324    ADC2/clk_div
    SLICE_X0Y35          FDRE                                         r  ADC2/BS_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.269     9.593 f  ADC2/BS_state_reg/Q
                         net (fo=4, routed)           0.471    10.063    ADC2/state
    SLICE_X0Y35          LUT3 (Prop_lut3_I1_O)        0.053    10.116 r  ADC2/counter[0]_i_1/O
                         net (fo=1, routed)           0.000    10.116    ADC2/counter[0]_i_1_n_0
    SLICE_X0Y35          FDRE                                         r  ADC2/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.833    14.506    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    14.589 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.262    16.851    ADC2/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    16.964 r  ADC2/BUFG_clk_div/O
                         net (fo=7, routed)           1.788    18.752    ADC2/clk_div
    SLICE_X0Y35          FDRE                                         r  ADC2/counter_reg[0]/C
                         clock pessimism              0.571    19.324    
                         clock uncertainty           -0.080    19.244    
    SLICE_X0Y35          FDRE (Setup_fdre_C_D)        0.035    19.279    ADC2/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         19.279    
                         arrival time                         -10.116    
  -------------------------------------------------------------------
                         slack                                  9.163    

Slack (MET) :             9.168ns  (required time - arrival time)
  Source:                 ADC2/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/BS_state_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@10.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        0.788ns  (logic 0.322ns (40.879%)  route 0.466ns (59.121%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.752ns = ( 18.752 - 10.000 ) 
    Source Clock Delay      (SCD):    9.324ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.965     4.843    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     4.931 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     7.305    ADC2/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     7.425 r  ADC2/BUFG_clk_div/O
                         net (fo=7, routed)           1.899     9.324    ADC2/clk_div
    SLICE_X0Y35          FDRE                                         r  ADC2/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.269     9.593 r  ADC2/counter_reg[0]/Q
                         net (fo=3, routed)           0.466    10.058    ADC2/counter_reg_n_0_[0]
    SLICE_X0Y35          LUT6 (Prop_lut6_I2_O)        0.053    10.111 r  ADC2/BS_state_i_1/O
                         net (fo=1, routed)           0.000    10.111    ADC2/BS_state_i_1_n_0
    SLICE_X0Y35          FDRE                                         r  ADC2/BS_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.833    14.506    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    14.589 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.262    16.851    ADC2/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    16.964 r  ADC2/BUFG_clk_div/O
                         net (fo=7, routed)           1.788    18.752    ADC2/clk_div
    SLICE_X0Y35          FDRE                                         r  ADC2/BS_state_reg/C
                         clock pessimism              0.571    19.324    
                         clock uncertainty           -0.080    19.244    
    SLICE_X0Y35          FDRE (Setup_fdre_C_D)        0.035    19.279    ADC2/BS_state_reg
  -------------------------------------------------------------------
                         required time                         19.279    
                         arrival time                         -10.111    
  -------------------------------------------------------------------
                         slack                                  9.168    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 ADC2/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/BS_state_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@0.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.155ns (62.152%)  route 0.094ns (37.848%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.226ns
    Source Clock Delay      (SCD):    3.518ns
    Clock Pessimism Removal (CPR):    0.707ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=141, routed)         0.697     1.798    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.848 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     2.779    ADC2/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.805 r  ADC2/BUFG_clk_div/O
                         net (fo=7, routed)           0.713     3.518    ADC2/clk_div
    SLICE_X0Y35          FDRE                                         r  ADC2/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.091     3.609 r  ADC2/counter_reg[1]/Q
                         net (fo=2, routed)           0.094     3.704    ADC2/counter_reg_n_0_[1]
    SLICE_X0Y35          LUT6 (Prop_lut6_I1_O)        0.064     3.768 r  ADC2/BS_state_i_1/O
                         net (fo=1, routed)           0.000     3.768    ADC2/BS_state_i_1_n_0
    SLICE_X0Y35          FDRE                                         r  ADC2/BS_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=141, routed)         0.946     2.195    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.248 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.996     3.244    ADC2/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     3.274 r  ADC2/BUFG_clk_div/O
                         net (fo=7, routed)           0.952     4.226    ADC2/clk_div
    SLICE_X0Y35          FDRE                                         r  ADC2/BS_state_reg/C
                         clock pessimism             -0.707     3.518    
    SLICE_X0Y35          FDRE (Hold_fdre_C_D)         0.060     3.578    ADC2/BS_state_reg
  -------------------------------------------------------------------
                         required time                         -3.578    
                         arrival time                           3.768    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 ADC2/BS_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/bit_slip_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@0.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.128ns (45.189%)  route 0.155ns (54.811%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.226ns
    Source Clock Delay      (SCD):    3.518ns
    Clock Pessimism Removal (CPR):    0.707ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=141, routed)         0.697     1.798    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.848 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     2.779    ADC2/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.805 r  ADC2/BUFG_clk_div/O
                         net (fo=7, routed)           0.713     3.518    ADC2/clk_div
    SLICE_X0Y35          FDRE                                         r  ADC2/BS_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.100     3.618 r  ADC2/BS_state_reg/Q
                         net (fo=4, routed)           0.155     3.773    ADC2/state
    SLICE_X0Y35          LUT3 (Prop_lut3_I2_O)        0.028     3.801 r  ADC2/bit_slip_i_1/O
                         net (fo=1, routed)           0.000     3.801    ADC2/bit_slip_i_1_n_0
    SLICE_X0Y35          FDRE                                         r  ADC2/bit_slip_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=141, routed)         0.946     2.195    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.248 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.996     3.244    ADC2/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     3.274 r  ADC2/BUFG_clk_div/O
                         net (fo=7, routed)           0.952     4.226    ADC2/clk_div
    SLICE_X0Y35          FDRE                                         r  ADC2/bit_slip_reg/C
                         clock pessimism             -0.707     3.518    
    SLICE_X0Y35          FDRE (Hold_fdre_C_D)         0.060     3.578    ADC2/bit_slip_reg
  -------------------------------------------------------------------
                         required time                         -3.578    
                         arrival time                           3.801    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 ADC2/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@0.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.132ns (40.134%)  route 0.197ns (59.866%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.226ns
    Source Clock Delay      (SCD):    3.518ns
    Clock Pessimism Removal (CPR):    0.707ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=141, routed)         0.697     1.798    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.848 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     2.779    ADC2/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.805 r  ADC2/BUFG_clk_div/O
                         net (fo=7, routed)           0.713     3.518    ADC2/clk_div
    SLICE_X0Y35          FDRE                                         r  ADC2/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.100     3.618 r  ADC2/counter_reg[0]/Q
                         net (fo=3, routed)           0.197     3.815    ADC2/counter_reg_n_0_[0]
    SLICE_X0Y35          LUT4 (Prop_lut4_I1_O)        0.032     3.847 r  ADC2/counter[1]_i_1/O
                         net (fo=1, routed)           0.000     3.847    ADC2/counter[1]_i_1_n_0
    SLICE_X0Y35          FDRE                                         r  ADC2/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=141, routed)         0.946     2.195    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.248 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.996     3.244    ADC2/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     3.274 r  ADC2/BUFG_clk_div/O
                         net (fo=7, routed)           0.952     4.226    ADC2/clk_div
    SLICE_X0Y35          FDRE                                         r  ADC2/counter_reg[1]/C
                         clock pessimism             -0.707     3.518    
    SLICE_X0Y35          FDRE (Hold_fdre_C_D)         0.075     3.593    ADC2/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.593    
                         arrival time                           3.847    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 ADC2/bit_slip_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/pins[4].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@0.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.100ns (27.986%)  route 0.257ns (72.014%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.227ns
    Source Clock Delay      (SCD):    3.518ns
    Clock Pessimism Removal (CPR):    0.676ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=141, routed)         0.697     1.798    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.848 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     2.779    ADC2/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.805 r  ADC2/BUFG_clk_div/O
                         net (fo=7, routed)           0.713     3.518    ADC2/clk_div
    SLICE_X0Y35          FDRE                                         r  ADC2/bit_slip_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.100     3.618 r  ADC2/bit_slip_reg/Q
                         net (fo=4, routed)           0.257     3.876    ADC2/bit_slip
    ILOGIC_X0Y34         ISERDESE2                                    r  ADC2/pins[4].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=141, routed)         0.946     2.195    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.248 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.996     3.244    ADC2/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     3.274 r  ADC2/BUFG_clk_div/O
                         net (fo=7, routed)           0.953     4.227    ADC2/clk_div
    ILOGIC_X0Y34         ISERDESE2                                    r  ADC2/pins[4].ISERDESE2_inst/CLKDIV
                         clock pessimism             -0.676     3.550    
    ILOGIC_X0Y34         ISERDESE2 (Hold_iserdese2_CLKDIV_BITSLIP)
                                                      0.067     3.617    ADC2/pins[4].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         -3.617    
                         arrival time                           3.876    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 ADC2/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@0.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.128ns (39.397%)  route 0.197ns (60.603%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.226ns
    Source Clock Delay      (SCD):    3.518ns
    Clock Pessimism Removal (CPR):    0.707ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=141, routed)         0.697     1.798    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.848 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     2.779    ADC2/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.805 r  ADC2/BUFG_clk_div/O
                         net (fo=7, routed)           0.713     3.518    ADC2/clk_div
    SLICE_X0Y35          FDRE                                         r  ADC2/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.100     3.618 f  ADC2/counter_reg[0]/Q
                         net (fo=3, routed)           0.197     3.815    ADC2/counter_reg_n_0_[0]
    SLICE_X0Y35          LUT3 (Prop_lut3_I0_O)        0.028     3.843 r  ADC2/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     3.843    ADC2/counter[0]_i_1_n_0
    SLICE_X0Y35          FDRE                                         r  ADC2/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=141, routed)         0.946     2.195    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.248 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.996     3.244    ADC2/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     3.274 r  ADC2/BUFG_clk_div/O
                         net (fo=7, routed)           0.952     4.226    ADC2/clk_div
    SLICE_X0Y35          FDRE                                         r  ADC2/counter_reg[0]/C
                         clock pessimism             -0.707     3.518    
    SLICE_X0Y35          FDRE (Hold_fdre_C_D)         0.061     3.579    ADC2/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.579    
                         arrival time                           3.843    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 ADC2/bit_slip_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/pins[2].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@0.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.100ns (24.498%)  route 0.308ns (75.502%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.233ns
    Source Clock Delay      (SCD):    3.518ns
    Clock Pessimism Removal (CPR):    0.676ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=141, routed)         0.697     1.798    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.848 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     2.779    ADC2/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.805 r  ADC2/BUFG_clk_div/O
                         net (fo=7, routed)           0.713     3.518    ADC2/clk_div
    SLICE_X0Y35          FDRE                                         r  ADC2/bit_slip_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.100     3.618 r  ADC2/bit_slip_reg/Q
                         net (fo=4, routed)           0.308     3.926    ADC2/bit_slip
    ILOGIC_X0Y46         ISERDESE2                                    r  ADC2/pins[2].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=141, routed)         0.946     2.195    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.248 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.996     3.244    ADC2/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     3.274 r  ADC2/BUFG_clk_div/O
                         net (fo=7, routed)           0.959     4.233    ADC2/clk_div
    ILOGIC_X0Y46         ISERDESE2                                    r  ADC2/pins[2].ISERDESE2_inst/CLKDIV
                         clock pessimism             -0.676     3.556    
    ILOGIC_X0Y46         ISERDESE2 (Hold_iserdese2_CLKDIV_BITSLIP)
                                                      0.067     3.623    ADC2/pins[2].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         -3.623    
                         arrival time                           3.926    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.487ns  (arrival time - required time)
  Source:                 ADC2/bit_slip_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/pins[3].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@0.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        0.579ns  (logic 0.100ns (17.270%)  route 0.479ns (82.730%))
  Logic Levels:           0  
  Clock Path Skew:        0.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.220ns
    Source Clock Delay      (SCD):    3.518ns
    Clock Pessimism Removal (CPR):    0.676ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=141, routed)         0.697     1.798    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.848 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     2.779    ADC2/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.805 r  ADC2/BUFG_clk_div/O
                         net (fo=7, routed)           0.713     3.518    ADC2/clk_div
    SLICE_X0Y35          FDRE                                         r  ADC2/bit_slip_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.100     3.618 r  ADC2/bit_slip_reg/Q
                         net (fo=4, routed)           0.479     4.097    ADC2/bit_slip
    ILOGIC_X0Y22         ISERDESE2                                    r  ADC2/pins[3].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=141, routed)         0.946     2.195    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.248 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.996     3.244    ADC2/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     3.274 r  ADC2/BUFG_clk_div/O
                         net (fo=7, routed)           0.946     4.220    ADC2/clk_div
    ILOGIC_X0Y22         ISERDESE2                                    r  ADC2/pins[3].ISERDESE2_inst/CLKDIV
                         clock pessimism             -0.676     3.543    
    ILOGIC_X0Y22         ISERDESE2 (Hold_iserdese2_CLKDIV_BITSLIP)
                                                      0.067     3.610    ADC2/pins[3].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         -3.610    
                         arrival time                           4.097    
  -------------------------------------------------------------------
                         slack                                  0.487    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_div_int
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ADC2/MMCME2_ADV_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.600         10.000      8.400      BUFGCTRL_X0Y1    ADC2/BUFG_clk_div/I
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.452         10.000      8.548      ILOGIC_X0Y22     ADC2/pins[3].ISERDESE2_inst/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.452         10.000      8.548      ILOGIC_X0Y34     ADC2/pins[4].ISERDESE2_inst/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.452         10.000      8.548      ILOGIC_X0Y46     ADC2/pins[2].ISERDESE2_inst/CLKDIV
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  ADC2/MMCME2_ADV_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X0Y35      ADC2/counter_reg[1]/C
Min Period        n/a     FDRE/C              n/a            0.700         10.000      9.300      SLICE_X0Y35      ADC2/bit_slip_reg/C
Min Period        n/a     FDRE/C              n/a            0.700         10.000      9.300      SLICE_X0Y35      ADC2/counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            0.700         10.000      9.300      SLICE_X0Y35      ADC2/BS_state_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  ADC2/MMCME2_ADV_inst/CLKOUT2
Low Pulse Width   Slow    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X0Y35      ADC2/counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X0Y35      ADC2/counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X0Y35      ADC2/bit_slip_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X0Y35      ADC2/bit_slip_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X0Y35      ADC2/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X0Y35      ADC2/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X0Y35      ADC2/BS_state_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X0Y35      ADC2/BS_state_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X0Y35      ADC2/bit_slip_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X0Y35      ADC2/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X0Y35      ADC2/BS_state_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X0Y35      ADC2/counter_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X0Y35      ADC2/bit_slip_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X0Y35      ADC2/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X0Y35      ADC2/BS_state_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X0Y35      ADC2/counter_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_int
  To Clock:  clk_int

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            1  Failing Endpoint ,  Worst Slack       -0.350ns,  Total Violation       -0.350ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_int
Waveform(ns):       { 0.000 0.625 }
Period(ns):         1.250
Sources:            { ADC2/MMCME2_ADV_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.600         1.250       -0.350     BUFGCTRL_X0Y2    ADC2/BUFG_clk/I
Min Period  n/a     ISERDESE2/CLK       n/a            1.249         1.250       0.001      ILOGIC_X0Y22     ADC2/pins[3].ISERDESE2_inst/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.249         1.250       0.001      ILOGIC_X0Y22     ADC2/pins[3].ISERDESE2_inst/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.249         1.250       0.001      ILOGIC_X0Y34     ADC2/pins[4].ISERDESE2_inst/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.249         1.250       0.001      ILOGIC_X0Y34     ADC2/pins[4].ISERDESE2_inst/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.249         1.250       0.001      ILOGIC_X0Y46     ADC2/pins[2].ISERDESE2_inst/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.249         1.250       0.001      ILOGIC_X0Y46     ADC2/pins[2].ISERDESE2_inst/CLKB
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         1.250       0.001      MMCME2_ADV_X1Y0  ADC2/MMCME2_ADV_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       1.250       212.110    MMCME2_ADV_X1Y0  ADC2/MMCME2_ADV_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  rstLEDclk/clk__0
  To Clock:  rstLEDclk/clk__0

Setup :            0  Failing Endpoints,  Worst Slack        6.112ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.215ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.650ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.112ns  (required time - arrival time)
  Source:                 counter_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rstLEDclk/clk__0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (rstLEDclk/clk__0 rise@10.000ns - rstLEDclk/clk__0 rise@0.000ns)
  Data Path Delay:        3.466ns  (logic 0.481ns (13.880%)  route 2.985ns (86.120%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.709ns = ( 16.709 - 10.000 ) 
    Source Clock Delay      (SCD):    7.316ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.391     4.269    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.269     4.538 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.887     5.425    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     5.545 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.771     7.316    clk__0_BUFG
    SLICE_X55Y30         FDRE                                         r  counter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y30         FDRE (Prop_fdre_C_Q)         0.269     7.585 f  counter_reg[25]/Q
                         net (fo=3, routed)           0.746     8.331    counter_reg[25]
    SLICE_X54Y27         LUT6 (Prop_lut6_I2_O)        0.053     8.384 r  counter[0]_i_20/O
                         net (fo=1, routed)           0.599     8.982    counter[0]_i_20_n_0
    SLICE_X57Y27         LUT6 (Prop_lut6_I5_O)        0.053     9.035 f  counter[0]_i_12/O
                         net (fo=1, routed)           0.553     9.588    counter[0]_i_12_n_0
    SLICE_X56Y26         LUT6 (Prop_lut6_I0_O)        0.053     9.641 r  counter[0]_i_3/O
                         net (fo=2, routed)           0.239     9.880    counter[0]_i_3_n_0
    SLICE_X57Y27         LUT6 (Prop_lut6_I0_O)        0.053     9.933 r  counter[0]_i_1__0/O
                         net (fo=30, routed)          0.848    10.781    counter
    SLICE_X55Y29         FDRE                                         r  counter_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock rstLEDclk/clk__0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.280    13.953    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.216    14.169 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.769    14.938    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    15.051 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.658    16.709    clk__0_BUFG
    SLICE_X55Y29         FDRE                                         r  counter_reg[20]/C
                         clock pessimism              0.586    17.296    
                         clock uncertainty           -0.035    17.260    
    SLICE_X55Y29         FDRE (Setup_fdre_C_R)       -0.367    16.893    counter_reg[20]
  -------------------------------------------------------------------
                         required time                         16.893    
                         arrival time                         -10.781    
  -------------------------------------------------------------------
                         slack                                  6.112    

Slack (MET) :             6.112ns  (required time - arrival time)
  Source:                 counter_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rstLEDclk/clk__0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (rstLEDclk/clk__0 rise@10.000ns - rstLEDclk/clk__0 rise@0.000ns)
  Data Path Delay:        3.466ns  (logic 0.481ns (13.880%)  route 2.985ns (86.120%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.709ns = ( 16.709 - 10.000 ) 
    Source Clock Delay      (SCD):    7.316ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.391     4.269    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.269     4.538 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.887     5.425    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     5.545 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.771     7.316    clk__0_BUFG
    SLICE_X55Y30         FDRE                                         r  counter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y30         FDRE (Prop_fdre_C_Q)         0.269     7.585 f  counter_reg[25]/Q
                         net (fo=3, routed)           0.746     8.331    counter_reg[25]
    SLICE_X54Y27         LUT6 (Prop_lut6_I2_O)        0.053     8.384 r  counter[0]_i_20/O
                         net (fo=1, routed)           0.599     8.982    counter[0]_i_20_n_0
    SLICE_X57Y27         LUT6 (Prop_lut6_I5_O)        0.053     9.035 f  counter[0]_i_12/O
                         net (fo=1, routed)           0.553     9.588    counter[0]_i_12_n_0
    SLICE_X56Y26         LUT6 (Prop_lut6_I0_O)        0.053     9.641 r  counter[0]_i_3/O
                         net (fo=2, routed)           0.239     9.880    counter[0]_i_3_n_0
    SLICE_X57Y27         LUT6 (Prop_lut6_I0_O)        0.053     9.933 r  counter[0]_i_1__0/O
                         net (fo=30, routed)          0.848    10.781    counter
    SLICE_X55Y29         FDRE                                         r  counter_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock rstLEDclk/clk__0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.280    13.953    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.216    14.169 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.769    14.938    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    15.051 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.658    16.709    clk__0_BUFG
    SLICE_X55Y29         FDRE                                         r  counter_reg[21]/C
                         clock pessimism              0.586    17.296    
                         clock uncertainty           -0.035    17.260    
    SLICE_X55Y29         FDRE (Setup_fdre_C_R)       -0.367    16.893    counter_reg[21]
  -------------------------------------------------------------------
                         required time                         16.893    
                         arrival time                         -10.781    
  -------------------------------------------------------------------
                         slack                                  6.112    

Slack (MET) :             6.112ns  (required time - arrival time)
  Source:                 counter_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rstLEDclk/clk__0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (rstLEDclk/clk__0 rise@10.000ns - rstLEDclk/clk__0 rise@0.000ns)
  Data Path Delay:        3.466ns  (logic 0.481ns (13.880%)  route 2.985ns (86.120%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.709ns = ( 16.709 - 10.000 ) 
    Source Clock Delay      (SCD):    7.316ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.391     4.269    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.269     4.538 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.887     5.425    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     5.545 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.771     7.316    clk__0_BUFG
    SLICE_X55Y30         FDRE                                         r  counter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y30         FDRE (Prop_fdre_C_Q)         0.269     7.585 f  counter_reg[25]/Q
                         net (fo=3, routed)           0.746     8.331    counter_reg[25]
    SLICE_X54Y27         LUT6 (Prop_lut6_I2_O)        0.053     8.384 r  counter[0]_i_20/O
                         net (fo=1, routed)           0.599     8.982    counter[0]_i_20_n_0
    SLICE_X57Y27         LUT6 (Prop_lut6_I5_O)        0.053     9.035 f  counter[0]_i_12/O
                         net (fo=1, routed)           0.553     9.588    counter[0]_i_12_n_0
    SLICE_X56Y26         LUT6 (Prop_lut6_I0_O)        0.053     9.641 r  counter[0]_i_3/O
                         net (fo=2, routed)           0.239     9.880    counter[0]_i_3_n_0
    SLICE_X57Y27         LUT6 (Prop_lut6_I0_O)        0.053     9.933 r  counter[0]_i_1__0/O
                         net (fo=30, routed)          0.848    10.781    counter
    SLICE_X55Y29         FDRE                                         r  counter_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock rstLEDclk/clk__0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.280    13.953    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.216    14.169 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.769    14.938    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    15.051 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.658    16.709    clk__0_BUFG
    SLICE_X55Y29         FDRE                                         r  counter_reg[22]/C
                         clock pessimism              0.586    17.296    
                         clock uncertainty           -0.035    17.260    
    SLICE_X55Y29         FDRE (Setup_fdre_C_R)       -0.367    16.893    counter_reg[22]
  -------------------------------------------------------------------
                         required time                         16.893    
                         arrival time                         -10.781    
  -------------------------------------------------------------------
                         slack                                  6.112    

Slack (MET) :             6.112ns  (required time - arrival time)
  Source:                 counter_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rstLEDclk/clk__0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (rstLEDclk/clk__0 rise@10.000ns - rstLEDclk/clk__0 rise@0.000ns)
  Data Path Delay:        3.466ns  (logic 0.481ns (13.880%)  route 2.985ns (86.120%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.709ns = ( 16.709 - 10.000 ) 
    Source Clock Delay      (SCD):    7.316ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.391     4.269    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.269     4.538 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.887     5.425    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     5.545 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.771     7.316    clk__0_BUFG
    SLICE_X55Y30         FDRE                                         r  counter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y30         FDRE (Prop_fdre_C_Q)         0.269     7.585 f  counter_reg[25]/Q
                         net (fo=3, routed)           0.746     8.331    counter_reg[25]
    SLICE_X54Y27         LUT6 (Prop_lut6_I2_O)        0.053     8.384 r  counter[0]_i_20/O
                         net (fo=1, routed)           0.599     8.982    counter[0]_i_20_n_0
    SLICE_X57Y27         LUT6 (Prop_lut6_I5_O)        0.053     9.035 f  counter[0]_i_12/O
                         net (fo=1, routed)           0.553     9.588    counter[0]_i_12_n_0
    SLICE_X56Y26         LUT6 (Prop_lut6_I0_O)        0.053     9.641 r  counter[0]_i_3/O
                         net (fo=2, routed)           0.239     9.880    counter[0]_i_3_n_0
    SLICE_X57Y27         LUT6 (Prop_lut6_I0_O)        0.053     9.933 r  counter[0]_i_1__0/O
                         net (fo=30, routed)          0.848    10.781    counter
    SLICE_X55Y29         FDRE                                         r  counter_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock rstLEDclk/clk__0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.280    13.953    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.216    14.169 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.769    14.938    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    15.051 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.658    16.709    clk__0_BUFG
    SLICE_X55Y29         FDRE                                         r  counter_reg[23]/C
                         clock pessimism              0.586    17.296    
                         clock uncertainty           -0.035    17.260    
    SLICE_X55Y29         FDRE (Setup_fdre_C_R)       -0.367    16.893    counter_reg[23]
  -------------------------------------------------------------------
                         required time                         16.893    
                         arrival time                         -10.781    
  -------------------------------------------------------------------
                         slack                                  6.112    

Slack (MET) :             6.214ns  (required time - arrival time)
  Source:                 counter_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rstLEDclk/clk__0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (rstLEDclk/clk__0 rise@10.000ns - rstLEDclk/clk__0 rise@0.000ns)
  Data Path Delay:        3.362ns  (logic 0.481ns (14.306%)  route 2.881ns (85.694%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.708ns = ( 16.708 - 10.000 ) 
    Source Clock Delay      (SCD):    7.316ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.391     4.269    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.269     4.538 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.887     5.425    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     5.545 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.771     7.316    clk__0_BUFG
    SLICE_X55Y30         FDRE                                         r  counter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y30         FDRE (Prop_fdre_C_Q)         0.269     7.585 f  counter_reg[25]/Q
                         net (fo=3, routed)           0.746     8.331    counter_reg[25]
    SLICE_X54Y27         LUT6 (Prop_lut6_I2_O)        0.053     8.384 r  counter[0]_i_20/O
                         net (fo=1, routed)           0.599     8.982    counter[0]_i_20_n_0
    SLICE_X57Y27         LUT6 (Prop_lut6_I5_O)        0.053     9.035 f  counter[0]_i_12/O
                         net (fo=1, routed)           0.553     9.588    counter[0]_i_12_n_0
    SLICE_X56Y26         LUT6 (Prop_lut6_I0_O)        0.053     9.641 r  counter[0]_i_3/O
                         net (fo=2, routed)           0.239     9.880    counter[0]_i_3_n_0
    SLICE_X57Y27         LUT6 (Prop_lut6_I0_O)        0.053     9.933 r  counter[0]_i_1__0/O
                         net (fo=30, routed)          0.744    10.678    counter
    SLICE_X55Y28         FDRE                                         r  counter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock rstLEDclk/clk__0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.280    13.953    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.216    14.169 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.769    14.938    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    15.051 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.657    16.708    clk__0_BUFG
    SLICE_X55Y28         FDRE                                         r  counter_reg[16]/C
                         clock pessimism              0.586    17.295    
                         clock uncertainty           -0.035    17.259    
    SLICE_X55Y28         FDRE (Setup_fdre_C_R)       -0.367    16.892    counter_reg[16]
  -------------------------------------------------------------------
                         required time                         16.892    
                         arrival time                         -10.678    
  -------------------------------------------------------------------
                         slack                                  6.214    

Slack (MET) :             6.214ns  (required time - arrival time)
  Source:                 counter_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rstLEDclk/clk__0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (rstLEDclk/clk__0 rise@10.000ns - rstLEDclk/clk__0 rise@0.000ns)
  Data Path Delay:        3.362ns  (logic 0.481ns (14.306%)  route 2.881ns (85.694%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.708ns = ( 16.708 - 10.000 ) 
    Source Clock Delay      (SCD):    7.316ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.391     4.269    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.269     4.538 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.887     5.425    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     5.545 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.771     7.316    clk__0_BUFG
    SLICE_X55Y30         FDRE                                         r  counter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y30         FDRE (Prop_fdre_C_Q)         0.269     7.585 f  counter_reg[25]/Q
                         net (fo=3, routed)           0.746     8.331    counter_reg[25]
    SLICE_X54Y27         LUT6 (Prop_lut6_I2_O)        0.053     8.384 r  counter[0]_i_20/O
                         net (fo=1, routed)           0.599     8.982    counter[0]_i_20_n_0
    SLICE_X57Y27         LUT6 (Prop_lut6_I5_O)        0.053     9.035 f  counter[0]_i_12/O
                         net (fo=1, routed)           0.553     9.588    counter[0]_i_12_n_0
    SLICE_X56Y26         LUT6 (Prop_lut6_I0_O)        0.053     9.641 r  counter[0]_i_3/O
                         net (fo=2, routed)           0.239     9.880    counter[0]_i_3_n_0
    SLICE_X57Y27         LUT6 (Prop_lut6_I0_O)        0.053     9.933 r  counter[0]_i_1__0/O
                         net (fo=30, routed)          0.744    10.678    counter
    SLICE_X55Y28         FDRE                                         r  counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock rstLEDclk/clk__0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.280    13.953    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.216    14.169 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.769    14.938    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    15.051 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.657    16.708    clk__0_BUFG
    SLICE_X55Y28         FDRE                                         r  counter_reg[17]/C
                         clock pessimism              0.586    17.295    
                         clock uncertainty           -0.035    17.259    
    SLICE_X55Y28         FDRE (Setup_fdre_C_R)       -0.367    16.892    counter_reg[17]
  -------------------------------------------------------------------
                         required time                         16.892    
                         arrival time                         -10.678    
  -------------------------------------------------------------------
                         slack                                  6.214    

Slack (MET) :             6.214ns  (required time - arrival time)
  Source:                 counter_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rstLEDclk/clk__0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (rstLEDclk/clk__0 rise@10.000ns - rstLEDclk/clk__0 rise@0.000ns)
  Data Path Delay:        3.362ns  (logic 0.481ns (14.306%)  route 2.881ns (85.694%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.708ns = ( 16.708 - 10.000 ) 
    Source Clock Delay      (SCD):    7.316ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.391     4.269    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.269     4.538 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.887     5.425    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     5.545 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.771     7.316    clk__0_BUFG
    SLICE_X55Y30         FDRE                                         r  counter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y30         FDRE (Prop_fdre_C_Q)         0.269     7.585 f  counter_reg[25]/Q
                         net (fo=3, routed)           0.746     8.331    counter_reg[25]
    SLICE_X54Y27         LUT6 (Prop_lut6_I2_O)        0.053     8.384 r  counter[0]_i_20/O
                         net (fo=1, routed)           0.599     8.982    counter[0]_i_20_n_0
    SLICE_X57Y27         LUT6 (Prop_lut6_I5_O)        0.053     9.035 f  counter[0]_i_12/O
                         net (fo=1, routed)           0.553     9.588    counter[0]_i_12_n_0
    SLICE_X56Y26         LUT6 (Prop_lut6_I0_O)        0.053     9.641 r  counter[0]_i_3/O
                         net (fo=2, routed)           0.239     9.880    counter[0]_i_3_n_0
    SLICE_X57Y27         LUT6 (Prop_lut6_I0_O)        0.053     9.933 r  counter[0]_i_1__0/O
                         net (fo=30, routed)          0.744    10.678    counter
    SLICE_X55Y28         FDRE                                         r  counter_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock rstLEDclk/clk__0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.280    13.953    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.216    14.169 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.769    14.938    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    15.051 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.657    16.708    clk__0_BUFG
    SLICE_X55Y28         FDRE                                         r  counter_reg[18]/C
                         clock pessimism              0.586    17.295    
                         clock uncertainty           -0.035    17.259    
    SLICE_X55Y28         FDRE (Setup_fdre_C_R)       -0.367    16.892    counter_reg[18]
  -------------------------------------------------------------------
                         required time                         16.892    
                         arrival time                         -10.678    
  -------------------------------------------------------------------
                         slack                                  6.214    

Slack (MET) :             6.214ns  (required time - arrival time)
  Source:                 counter_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rstLEDclk/clk__0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (rstLEDclk/clk__0 rise@10.000ns - rstLEDclk/clk__0 rise@0.000ns)
  Data Path Delay:        3.362ns  (logic 0.481ns (14.306%)  route 2.881ns (85.694%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.708ns = ( 16.708 - 10.000 ) 
    Source Clock Delay      (SCD):    7.316ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.391     4.269    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.269     4.538 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.887     5.425    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     5.545 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.771     7.316    clk__0_BUFG
    SLICE_X55Y30         FDRE                                         r  counter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y30         FDRE (Prop_fdre_C_Q)         0.269     7.585 f  counter_reg[25]/Q
                         net (fo=3, routed)           0.746     8.331    counter_reg[25]
    SLICE_X54Y27         LUT6 (Prop_lut6_I2_O)        0.053     8.384 r  counter[0]_i_20/O
                         net (fo=1, routed)           0.599     8.982    counter[0]_i_20_n_0
    SLICE_X57Y27         LUT6 (Prop_lut6_I5_O)        0.053     9.035 f  counter[0]_i_12/O
                         net (fo=1, routed)           0.553     9.588    counter[0]_i_12_n_0
    SLICE_X56Y26         LUT6 (Prop_lut6_I0_O)        0.053     9.641 r  counter[0]_i_3/O
                         net (fo=2, routed)           0.239     9.880    counter[0]_i_3_n_0
    SLICE_X57Y27         LUT6 (Prop_lut6_I0_O)        0.053     9.933 r  counter[0]_i_1__0/O
                         net (fo=30, routed)          0.744    10.678    counter
    SLICE_X55Y28         FDRE                                         r  counter_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock rstLEDclk/clk__0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.280    13.953    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.216    14.169 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.769    14.938    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    15.051 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.657    16.708    clk__0_BUFG
    SLICE_X55Y28         FDRE                                         r  counter_reg[19]/C
                         clock pessimism              0.586    17.295    
                         clock uncertainty           -0.035    17.259    
    SLICE_X55Y28         FDRE (Setup_fdre_C_R)       -0.367    16.892    counter_reg[19]
  -------------------------------------------------------------------
                         required time                         16.892    
                         arrival time                         -10.678    
  -------------------------------------------------------------------
                         slack                                  6.214    

Slack (MET) :             6.307ns  (required time - arrival time)
  Source:                 counter_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rstLEDclk/clk__0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (rstLEDclk/clk__0 rise@10.000ns - rstLEDclk/clk__0 rise@0.000ns)
  Data Path Delay:        3.258ns  (logic 0.481ns (14.762%)  route 2.777ns (85.238%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.704ns = ( 16.704 - 10.000 ) 
    Source Clock Delay      (SCD):    7.316ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.391     4.269    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.269     4.538 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.887     5.425    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     5.545 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.771     7.316    clk__0_BUFG
    SLICE_X55Y30         FDRE                                         r  counter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y30         FDRE (Prop_fdre_C_Q)         0.269     7.585 f  counter_reg[25]/Q
                         net (fo=3, routed)           0.746     8.331    counter_reg[25]
    SLICE_X54Y27         LUT6 (Prop_lut6_I2_O)        0.053     8.384 r  counter[0]_i_20/O
                         net (fo=1, routed)           0.599     8.982    counter[0]_i_20_n_0
    SLICE_X57Y27         LUT6 (Prop_lut6_I5_O)        0.053     9.035 f  counter[0]_i_12/O
                         net (fo=1, routed)           0.553     9.588    counter[0]_i_12_n_0
    SLICE_X56Y26         LUT6 (Prop_lut6_I0_O)        0.053     9.641 r  counter[0]_i_3/O
                         net (fo=2, routed)           0.239     9.880    counter[0]_i_3_n_0
    SLICE_X57Y27         LUT6 (Prop_lut6_I0_O)        0.053     9.933 r  counter[0]_i_1__0/O
                         net (fo=30, routed)          0.641    10.574    counter
    SLICE_X55Y24         FDRE                                         r  counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock rstLEDclk/clk__0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.280    13.953    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.216    14.169 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.769    14.938    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    15.051 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.653    16.704    clk__0_BUFG
    SLICE_X55Y24         FDRE                                         r  counter_reg[0]/C
                         clock pessimism              0.579    17.284    
                         clock uncertainty           -0.035    17.248    
    SLICE_X55Y24         FDRE (Setup_fdre_C_R)       -0.367    16.881    counter_reg[0]
  -------------------------------------------------------------------
                         required time                         16.881    
                         arrival time                         -10.574    
  -------------------------------------------------------------------
                         slack                                  6.307    

Slack (MET) :             6.307ns  (required time - arrival time)
  Source:                 counter_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rstLEDclk/clk__0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (rstLEDclk/clk__0 rise@10.000ns - rstLEDclk/clk__0 rise@0.000ns)
  Data Path Delay:        3.258ns  (logic 0.481ns (14.762%)  route 2.777ns (85.238%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.704ns = ( 16.704 - 10.000 ) 
    Source Clock Delay      (SCD):    7.316ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.391     4.269    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.269     4.538 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.887     5.425    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     5.545 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.771     7.316    clk__0_BUFG
    SLICE_X55Y30         FDRE                                         r  counter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y30         FDRE (Prop_fdre_C_Q)         0.269     7.585 f  counter_reg[25]/Q
                         net (fo=3, routed)           0.746     8.331    counter_reg[25]
    SLICE_X54Y27         LUT6 (Prop_lut6_I2_O)        0.053     8.384 r  counter[0]_i_20/O
                         net (fo=1, routed)           0.599     8.982    counter[0]_i_20_n_0
    SLICE_X57Y27         LUT6 (Prop_lut6_I5_O)        0.053     9.035 f  counter[0]_i_12/O
                         net (fo=1, routed)           0.553     9.588    counter[0]_i_12_n_0
    SLICE_X56Y26         LUT6 (Prop_lut6_I0_O)        0.053     9.641 r  counter[0]_i_3/O
                         net (fo=2, routed)           0.239     9.880    counter[0]_i_3_n_0
    SLICE_X57Y27         LUT6 (Prop_lut6_I0_O)        0.053     9.933 r  counter[0]_i_1__0/O
                         net (fo=30, routed)          0.641    10.574    counter
    SLICE_X55Y24         FDRE                                         r  counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock rstLEDclk/clk__0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.280    13.953    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.216    14.169 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.769    14.938    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    15.051 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.653    16.704    clk__0_BUFG
    SLICE_X55Y24         FDRE                                         r  counter_reg[1]/C
                         clock pessimism              0.579    17.284    
                         clock uncertainty           -0.035    17.248    
    SLICE_X55Y24         FDRE (Setup_fdre_C_R)       -0.367    16.881    counter_reg[1]
  -------------------------------------------------------------------
                         required time                         16.881    
                         arrival time                         -10.574    
  -------------------------------------------------------------------
                         slack                                  6.307    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rstLEDclk/clk__0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rstLEDclk/clk__0 rise@0.000ns - rstLEDclk/clk__0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.177ns (61.862%)  route 0.109ns (38.138%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.445ns
    Source Clock Delay      (SCD):    2.768ns
    Clock Pessimism Removal (CPR):    0.676ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=141, routed)         0.541     1.642    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.100     1.742 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.368     2.110    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.136 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.632     2.768    clk__0_BUFG
    SLICE_X55Y24         FDRE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y24         FDRE (Prop_fdre_C_Q)         0.100     2.868 r  counter_reg[3]/Q
                         net (fo=2, routed)           0.109     2.977    counter_reg[3]
    SLICE_X55Y24         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     3.054 r  counter_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     3.054    counter_reg[0]_i_2_n_4
    SLICE_X55Y24         FDRE                                         r  counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=141, routed)         0.740     1.989    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.124     2.113 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.434     2.547    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.577 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.868     3.445    clk__0_BUFG
    SLICE_X55Y24         FDRE                                         r  counter_reg[3]/C
                         clock pessimism             -0.676     2.768    
    SLICE_X55Y24         FDRE (Hold_fdre_C_D)         0.071     2.839    counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.839    
                         arrival time                           3.054    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rstLEDclk/clk__0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rstLEDclk/clk__0 rise@0.000ns - rstLEDclk/clk__0 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.177ns (61.601%)  route 0.110ns (38.399%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.448ns
    Source Clock Delay      (SCD):    2.770ns
    Clock Pessimism Removal (CPR):    0.677ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=141, routed)         0.541     1.642    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.100     1.742 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.368     2.110    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.136 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.634     2.770    clk__0_BUFG
    SLICE_X55Y27         FDRE                                         r  counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y27         FDRE (Prop_fdre_C_Q)         0.100     2.870 r  counter_reg[15]/Q
                         net (fo=2, routed)           0.110     2.981    counter_reg[15]
    SLICE_X55Y27         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     3.058 r  counter_reg[12]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     3.058    counter_reg[12]_i_1__0_n_4
    SLICE_X55Y27         FDRE                                         r  counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=141, routed)         0.740     1.989    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.124     2.113 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.434     2.547    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.577 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.871     3.448    clk__0_BUFG
    SLICE_X55Y27         FDRE                                         r  counter_reg[15]/C
                         clock pessimism             -0.677     2.770    
    SLICE_X55Y27         FDRE (Hold_fdre_C_D)         0.071     2.841    counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.841    
                         arrival time                           3.058    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rstLEDclk/clk__0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rstLEDclk/clk__0 rise@0.000ns - rstLEDclk/clk__0 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.177ns (61.443%)  route 0.111ns (38.557%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.451ns
    Source Clock Delay      (SCD):    2.773ns
    Clock Pessimism Removal (CPR):    0.677ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=141, routed)         0.541     1.642    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.100     1.742 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.368     2.110    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.136 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.637     2.773    clk__0_BUFG
    SLICE_X55Y30         FDRE                                         r  counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y30         FDRE (Prop_fdre_C_Q)         0.100     2.873 r  counter_reg[27]/Q
                         net (fo=3, routed)           0.111     2.984    counter_reg[27]
    SLICE_X55Y30         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     3.061 r  counter_reg[24]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     3.061    counter_reg[24]_i_1__0_n_4
    SLICE_X55Y30         FDRE                                         r  counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=141, routed)         0.740     1.989    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.124     2.113 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.434     2.547    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.577 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.874     3.451    clk__0_BUFG
    SLICE_X55Y30         FDRE                                         r  counter_reg[27]/C
                         clock pessimism             -0.677     2.773    
    SLICE_X55Y30         FDRE (Hold_fdre_C_D)         0.071     2.844    counter_reg[27]
  -------------------------------------------------------------------
                         required time                         -2.844    
                         arrival time                           3.061    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rstLEDclk/clk__0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rstLEDclk/clk__0 rise@0.000ns - rstLEDclk/clk__0 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.183ns (62.646%)  route 0.109ns (37.354%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.449ns
    Source Clock Delay      (SCD):    2.771ns
    Clock Pessimism Removal (CPR):    0.677ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=141, routed)         0.541     1.642    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.100     1.742 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.368     2.110    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.136 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.635     2.771    clk__0_BUFG
    SLICE_X55Y28         FDRE                                         r  counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y28         FDRE (Prop_fdre_C_Q)         0.100     2.871 r  counter_reg[16]/Q
                         net (fo=2, routed)           0.109     2.980    counter_reg[16]
    SLICE_X55Y28         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.083     3.063 r  counter_reg[16]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     3.063    counter_reg[16]_i_1__0_n_7
    SLICE_X55Y28         FDRE                                         r  counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=141, routed)         0.740     1.989    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.124     2.113 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.434     2.547    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.577 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.872     3.449    clk__0_BUFG
    SLICE_X55Y28         FDRE                                         r  counter_reg[16]/C
                         clock pessimism             -0.677     2.771    
    SLICE_X55Y28         FDRE (Hold_fdre_C_D)         0.071     2.842    counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -2.842    
                         arrival time                           3.063    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rstLEDclk/clk__0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rstLEDclk/clk__0 rise@0.000ns - rstLEDclk/clk__0 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.183ns (62.492%)  route 0.110ns (37.508%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.450ns
    Source Clock Delay      (SCD):    2.772ns
    Clock Pessimism Removal (CPR):    0.677ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=141, routed)         0.541     1.642    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.100     1.742 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.368     2.110    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.136 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.636     2.772    clk__0_BUFG
    SLICE_X55Y29         FDRE                                         r  counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y29         FDRE (Prop_fdre_C_Q)         0.100     2.872 r  counter_reg[20]/Q
                         net (fo=3, routed)           0.110     2.982    counter_reg[20]
    SLICE_X55Y29         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.083     3.065 r  counter_reg[20]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     3.065    counter_reg[20]_i_1__0_n_7
    SLICE_X55Y29         FDRE                                         r  counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=141, routed)         0.740     1.989    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.124     2.113 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.434     2.547    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.577 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.873     3.450    clk__0_BUFG
    SLICE_X55Y29         FDRE                                         r  counter_reg[20]/C
                         clock pessimism             -0.677     2.772    
    SLICE_X55Y29         FDRE (Hold_fdre_C_D)         0.071     2.843    counter_reg[20]
  -------------------------------------------------------------------
                         required time                         -2.843    
                         arrival time                           3.065    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rstLEDclk/clk__0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rstLEDclk/clk__0 rise@0.000ns - rstLEDclk/clk__0 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.183ns (62.492%)  route 0.110ns (37.508%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.451ns
    Source Clock Delay      (SCD):    2.773ns
    Clock Pessimism Removal (CPR):    0.677ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=141, routed)         0.541     1.642    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.100     1.742 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.368     2.110    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.136 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.637     2.773    clk__0_BUFG
    SLICE_X55Y30         FDRE                                         r  counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y30         FDRE (Prop_fdre_C_Q)         0.100     2.873 r  counter_reg[24]/Q
                         net (fo=3, routed)           0.110     2.983    counter_reg[24]
    SLICE_X55Y30         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.083     3.066 r  counter_reg[24]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     3.066    counter_reg[24]_i_1__0_n_7
    SLICE_X55Y30         FDRE                                         r  counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=141, routed)         0.740     1.989    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.124     2.113 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.434     2.547    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.577 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.874     3.451    clk__0_BUFG
    SLICE_X55Y30         FDRE                                         r  counter_reg[24]/C
                         clock pessimism             -0.677     2.773    
    SLICE_X55Y30         FDRE (Hold_fdre_C_D)         0.071     2.844    counter_reg[24]
  -------------------------------------------------------------------
                         required time                         -2.844    
                         arrival time                           3.066    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rstLEDclk/clk__0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rstLEDclk/clk__0 rise@0.000ns - rstLEDclk/clk__0 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.177ns (60.366%)  route 0.116ns (39.633%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.445ns
    Source Clock Delay      (SCD):    2.768ns
    Clock Pessimism Removal (CPR):    0.676ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=141, routed)         0.541     1.642    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.100     1.742 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.368     2.110    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.136 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.632     2.768    clk__0_BUFG
    SLICE_X55Y25         FDRE                                         r  counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y25         FDRE (Prop_fdre_C_Q)         0.100     2.868 r  counter_reg[7]/Q
                         net (fo=3, routed)           0.116     2.985    counter_reg[7]
    SLICE_X55Y25         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     3.062 r  counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.062    counter_reg[4]_i_1_n_4
    SLICE_X55Y25         FDRE                                         r  counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=141, routed)         0.740     1.989    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.124     2.113 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.434     2.547    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.577 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.868     3.445    clk__0_BUFG
    SLICE_X55Y25         FDRE                                         r  counter_reg[7]/C
                         clock pessimism             -0.676     2.768    
    SLICE_X55Y25         FDRE (Hold_fdre_C_D)         0.071     2.839    counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.839    
                         arrival time                           3.062    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 counter_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rstLEDclk/clk__0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rstLEDclk/clk__0 rise@0.000ns - rstLEDclk/clk__0 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.183ns (62.387%)  route 0.110ns (37.613%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.452ns
    Source Clock Delay      (SCD):    2.774ns
    Clock Pessimism Removal (CPR):    0.677ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=141, routed)         0.541     1.642    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.100     1.742 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.368     2.110    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.136 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.638     2.774    clk__0_BUFG
    SLICE_X55Y31         FDRE                                         r  counter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y31         FDRE (Prop_fdre_C_Q)         0.100     2.874 r  counter_reg[28]/Q
                         net (fo=3, routed)           0.110     2.985    counter_reg[28]
    SLICE_X55Y31         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.083     3.068 r  counter_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.068    counter_reg[28]_i_1_n_7
    SLICE_X55Y31         FDRE                                         r  counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=141, routed)         0.740     1.989    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.124     2.113 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.434     2.547    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.577 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.875     3.452    clk__0_BUFG
    SLICE_X55Y31         FDRE                                         r  counter_reg[28]/C
                         clock pessimism             -0.677     2.774    
    SLICE_X55Y31         FDRE (Hold_fdre_C_D)         0.071     2.845    counter_reg[28]
  -------------------------------------------------------------------
                         required time                         -2.845    
                         arrival time                           3.068    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rstLEDclk/clk__0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rstLEDclk/clk__0 rise@0.000ns - rstLEDclk/clk__0 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.183ns (62.387%)  route 0.110ns (37.613%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.445ns
    Source Clock Delay      (SCD):    2.768ns
    Clock Pessimism Removal (CPR):    0.676ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=141, routed)         0.541     1.642    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.100     1.742 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.368     2.110    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.136 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.632     2.768    clk__0_BUFG
    SLICE_X55Y25         FDRE                                         r  counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y25         FDRE (Prop_fdre_C_Q)         0.100     2.868 r  counter_reg[4]/Q
                         net (fo=2, routed)           0.110     2.979    counter_reg[4]
    SLICE_X55Y25         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.083     3.062 r  counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.062    counter_reg[4]_i_1_n_7
    SLICE_X55Y25         FDRE                                         r  counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=141, routed)         0.740     1.989    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.124     2.113 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.434     2.547    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.577 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.868     3.445    clk__0_BUFG
    SLICE_X55Y25         FDRE                                         r  counter_reg[4]/C
                         clock pessimism             -0.676     2.768    
    SLICE_X55Y25         FDRE (Hold_fdre_C_D)         0.071     2.839    counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.839    
                         arrival time                           3.062    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rstLEDclk/clk__0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rstLEDclk/clk__0 rise@0.000ns - rstLEDclk/clk__0 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.179ns (60.954%)  route 0.115ns (39.046%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.445ns
    Source Clock Delay      (SCD):    2.768ns
    Clock Pessimism Removal (CPR):    0.676ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=141, routed)         0.541     1.642    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.100     1.742 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.368     2.110    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.136 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.632     2.768    clk__0_BUFG
    SLICE_X55Y24         FDRE                                         r  counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y24         FDRE (Prop_fdre_C_Q)         0.100     2.868 r  counter_reg[2]/Q
                         net (fo=2, routed)           0.115     2.983    counter_reg[2]
    SLICE_X55Y24         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.079     3.062 r  counter_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     3.062    counter_reg[0]_i_2_n_5
    SLICE_X55Y24         FDRE                                         r  counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=141, routed)         0.740     1.989    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.124     2.113 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.434     2.547    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.577 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.868     3.445    clk__0_BUFG
    SLICE_X55Y24         FDRE                                         r  counter_reg[2]/C
                         clock pessimism             -0.676     2.768    
    SLICE_X55Y24         FDRE (Hold_fdre_C_D)         0.071     2.839    counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.839    
                         arrival time                           3.062    
  -------------------------------------------------------------------
                         slack                                  0.223    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rstLEDclk/clk__0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { rstLEDclk/div_clk_reg/Q }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.600         10.000      8.400      BUFGCTRL_X0Y8  clk__0_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X55Y26   counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X55Y26   counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X55Y27   counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X55Y27   counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X55Y27   counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X55Y27   counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X55Y28   counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X55Y28   counter_reg[17]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X55Y28   counter_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X0Y102   rst_led_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X68Y20   rst_in_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X55Y28   counter_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X55Y28   counter_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X55Y28   counter_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X55Y28   counter_reg[19]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X55Y31   counter_reg[29]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X55Y30   counter_reg[24]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X55Y30   counter_reg[25]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X55Y30   counter_reg[26]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X55Y24   counter_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X55Y24   counter_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X55Y25   counter_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X55Y25   counter_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X55Y25   counter_reg[6]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X55Y25   counter_reg[7]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X55Y24   counter_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X55Y24   counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X55Y26   counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X55Y26   counter_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  rst_in
  To Clock:  rst_in

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rst_in
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { rst_in_reg/Q }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Low Pulse Width   Fast    LDCE/G          n/a            0.350         5.000       4.650      SLICE_X40Y27     AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
Low Pulse Width   Slow    LDCE/G          n/a            0.350         5.000       4.650      SLICE_X41Y29     AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
Low Pulse Width   Fast    LDCE/G          n/a            0.350         5.000       4.650      SLICE_X50Y27     ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
Low Pulse Width   Fast    LDCE/G          n/a            0.350         5.000       4.650      SLICE_X40Y29     AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
Low Pulse Width   Fast    LDCE/G          n/a            0.350         5.000       4.650      SLICE_X52Y28     ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
Low Pulse Width   Fast    LDCE/G          n/a            0.350         5.000       4.650      SLICE_X54Y27     ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
Low Pulse Width   Fast    LDCE/G          n/a            0.350         5.000       4.650      SLICE_X50Y25     ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/G
Low Pulse Width   Slow    LDCE/G          n/a            0.350         5.000       4.650      SLICE_X40Y29     AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
Low Pulse Width   Slow    LDCE/G          n/a            0.350         5.000       4.650      SLICE_X40Y27     AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
Low Pulse Width   Slow    LDCE/G          n/a            0.350         5.000       4.650      SLICE_X52Y28     ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
High Pulse Width  Slow    MMCME2_ADV/RST  n/a            5.000         5.000       0.000      MMCME2_ADV_X0Y2  AD9783_inst1/MMCME2_BASE_inst/RST
High Pulse Width  Fast    MMCME2_ADV/RST  n/a            5.000         5.000       0.000      MMCME2_ADV_X0Y2  AD9783_inst1/MMCME2_BASE_inst/RST
High Pulse Width  Slow    MMCME2_ADV/RST  n/a            5.000         5.000       0.000      MMCME2_ADV_X1Y0  ADC2/MMCME2_ADV_inst/RST
High Pulse Width  Fast    MMCME2_ADV/RST  n/a            5.000         5.000       0.000      MMCME2_ADV_X1Y0  ADC2/MMCME2_ADV_inst/RST
High Pulse Width  Fast    ODDR/R          n/a            0.625         5.000       4.375      OLOGIC_X0Y36     ADC2/ODDR_inst/R
High Pulse Width  Slow    ODDR/R          n/a            0.625         5.000       4.376      OLOGIC_X0Y36     ADC2/ODDR_inst/R
High Pulse Width  Slow    FDCE/CLR        n/a            0.400         5.000       4.600      SLICE_X43Y28     AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/CLR
High Pulse Width  Fast    FDCE/CLR        n/a            0.400         5.000       4.600      SLICE_X49Y28     ADC2/LTC2195_SPI_inst/state_f_reg[2]/CLR
High Pulse Width  Slow    FDCE/CLR        n/a            0.400         5.000       4.600      SLICE_X38Y29     AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_C/CLR
High Pulse Width  Fast    FDCE/CLR        n/a            0.400         5.000       4.600      SLICE_X38Y29     AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_C/CLR



---------------------------------------------------------------------------------------------------
From Clock:  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        1.679ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        3.045ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.679ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/FSM_onehot_state_f_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        1.243ns  (logic 0.322ns (25.897%)  route 0.921ns (74.103%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -7.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.341ns = ( 14.341 - 10.000 ) 
    Source Clock Delay      (SCD):    11.623ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.769     4.647    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X51Y22         FDCE (Prop_fdce_C_Q)         0.246     4.893 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           4.727     9.619    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.225     9.844 r  counter_f_reg[11]_i_3/O
                         net (fo=40, routed)          1.779    11.623    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X43Y28         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y28         FDCE (Prop_fdce_C_Q)         0.269    11.892 f  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/Q
                         net (fo=7, routed)           0.921    12.814    AD9783_inst1/AD_9783_SPI_inst/spi_ready
    SLICE_X47Y30         LUT3 (Prop_lut3_I0_O)        0.053    12.867 r  AD9783_inst1/AD_9783_SPI_inst/FSM_onehot_state_f[6]_i_1__0/O
                         net (fo=1, routed)           0.000    12.867    AD9783_inst1/AD_9783_SPI_inst_n_7
    SLICE_X47Y30         FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.668    14.341    AD9783_inst1/clk_in
    SLICE_X47Y30         FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[6]/C
                         clock pessimism              0.204    14.546    
                         clock uncertainty           -0.035    14.510    
    SLICE_X47Y30         FDCE (Setup_fdce_C_D)        0.035    14.545    AD9783_inst1/FSM_onehot_state_f_reg[6]
  -------------------------------------------------------------------
                         required time                         14.545    
                         arrival time                         -12.867    
  -------------------------------------------------------------------
                         slack                                  1.679    

Slack (MET) :             1.697ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/FSM_onehot_state_f_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        1.253ns  (logic 0.332ns (26.488%)  route 0.921ns (73.512%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -7.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.341ns = ( 14.341 - 10.000 ) 
    Source Clock Delay      (SCD):    11.623ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.769     4.647    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X51Y22         FDCE (Prop_fdce_C_Q)         0.246     4.893 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           4.727     9.619    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.225     9.844 r  counter_f_reg[11]_i_3/O
                         net (fo=40, routed)          1.779    11.623    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X43Y28         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y28         FDCE (Prop_fdce_C_Q)         0.269    11.892 r  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/Q
                         net (fo=7, routed)           0.921    12.814    AD9783_inst1/AD_9783_SPI_inst/spi_ready
    SLICE_X47Y30         LUT3 (Prop_lut3_I1_O)        0.063    12.877 r  AD9783_inst1/AD_9783_SPI_inst/FSM_onehot_state_f[7]_i_1__0/O
                         net (fo=1, routed)           0.000    12.877    AD9783_inst1/AD_9783_SPI_inst_n_6
    SLICE_X47Y30         FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.668    14.341    AD9783_inst1/clk_in
    SLICE_X47Y30         FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[7]/C
                         clock pessimism              0.204    14.546    
                         clock uncertainty           -0.035    14.510    
    SLICE_X47Y30         FDCE (Setup_fdce_C_D)        0.063    14.573    AD9783_inst1/FSM_onehot_state_f_reg[7]
  -------------------------------------------------------------------
                         required time                         14.573    
                         arrival time                         -12.877    
  -------------------------------------------------------------------
                         slack                                  1.697    

Slack (MET) :             1.712ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/FSM_onehot_state_f_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        1.246ns  (logic 0.322ns (25.834%)  route 0.924ns (74.166%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -7.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.341ns = ( 14.341 - 10.000 ) 
    Source Clock Delay      (SCD):    11.623ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.769     4.647    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X51Y22         FDCE (Prop_fdce_C_Q)         0.246     4.893 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           4.727     9.619    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.225     9.844 r  counter_f_reg[11]_i_3/O
                         net (fo=40, routed)          1.779    11.623    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X43Y28         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y28         FDCE (Prop_fdce_C_Q)         0.269    11.892 r  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/Q
                         net (fo=7, routed)           0.924    12.817    AD9783_inst1/AD_9783_SPI_inst/spi_ready
    SLICE_X46Y30         LUT6 (Prop_lut6_I4_O)        0.053    12.870 r  AD9783_inst1/AD_9783_SPI_inst/FSM_onehot_state_f[10]_i_1__0/O
                         net (fo=1, routed)           0.000    12.870    AD9783_inst1/AD_9783_SPI_inst_n_4
    SLICE_X46Y30         FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.668    14.341    AD9783_inst1/clk_in
    SLICE_X46Y30         FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[10]/C
                         clock pessimism              0.204    14.546    
                         clock uncertainty           -0.035    14.510    
    SLICE_X46Y30         FDCE (Setup_fdce_C_D)        0.071    14.581    AD9783_inst1/FSM_onehot_state_f_reg[10]
  -------------------------------------------------------------------
                         required time                         14.581    
                         arrival time                         -12.870    
  -------------------------------------------------------------------
                         slack                                  1.712    

Slack (MET) :             1.716ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/FSM_onehot_state_f_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        1.243ns  (logic 0.322ns (25.897%)  route 0.921ns (74.103%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -7.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.341ns = ( 14.341 - 10.000 ) 
    Source Clock Delay      (SCD):    11.623ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.769     4.647    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X51Y22         FDCE (Prop_fdce_C_Q)         0.246     4.893 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           4.727     9.619    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.225     9.844 r  counter_f_reg[11]_i_3/O
                         net (fo=40, routed)          1.779    11.623    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X43Y28         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y28         FDCE (Prop_fdce_C_Q)         0.269    11.892 f  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/Q
                         net (fo=7, routed)           0.921    12.814    AD9783_inst1/AD_9783_SPI_inst/spi_ready
    SLICE_X46Y30         LUT6 (Prop_lut6_I4_O)        0.053    12.867 r  AD9783_inst1/AD_9783_SPI_inst/FSM_onehot_state_f[9]_i_1__0/O
                         net (fo=1, routed)           0.000    12.867    AD9783_inst1/AD_9783_SPI_inst_n_5
    SLICE_X46Y30         FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.668    14.341    AD9783_inst1/clk_in
    SLICE_X46Y30         FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[9]/C
                         clock pessimism              0.204    14.546    
                         clock uncertainty           -0.035    14.510    
    SLICE_X46Y30         FDCE (Setup_fdce_C_D)        0.072    14.582    AD9783_inst1/FSM_onehot_state_f_reg[9]
  -------------------------------------------------------------------
                         required time                         14.582    
                         arrival time                         -12.867    
  -------------------------------------------------------------------
                         slack                                  1.716    

Slack (MET) :             2.159ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/FSM_onehot_state_f_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        0.763ns  (logic 0.322ns (42.186%)  route 0.441ns (57.814%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -7.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.341ns = ( 14.341 - 10.000 ) 
    Source Clock Delay      (SCD):    11.623ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.769     4.647    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X51Y22         FDCE (Prop_fdce_C_Q)         0.246     4.893 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           4.727     9.619    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.225     9.844 r  counter_f_reg[11]_i_3/O
                         net (fo=40, routed)          1.779    11.623    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X43Y28         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y28         FDCE (Prop_fdce_C_Q)         0.269    11.892 f  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/Q
                         net (fo=7, routed)           0.441    12.333    AD9783_inst1/AD_9783_SPI_inst/spi_ready
    SLICE_X45Y30         LUT5 (Prop_lut5_I4_O)        0.053    12.386 r  AD9783_inst1/AD_9783_SPI_inst/FSM_onehot_state_f[2]_i_1__0/O
                         net (fo=1, routed)           0.000    12.386    AD9783_inst1/AD_9783_SPI_inst_n_9
    SLICE_X45Y30         FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.668    14.341    AD9783_inst1/clk_in
    SLICE_X45Y30         FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[2]/C
                         clock pessimism              0.204    14.546    
                         clock uncertainty           -0.035    14.510    
    SLICE_X45Y30         FDCE (Setup_fdce_C_D)        0.035    14.545    AD9783_inst1/FSM_onehot_state_f_reg[2]
  -------------------------------------------------------------------
                         required time                         14.545    
                         arrival time                         -12.386    
  -------------------------------------------------------------------
                         slack                                  2.159    

Slack (MET) :             2.184ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/FSM_onehot_state_f_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        0.766ns  (logic 0.325ns (42.412%)  route 0.441ns (57.588%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -7.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.341ns = ( 14.341 - 10.000 ) 
    Source Clock Delay      (SCD):    11.623ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.769     4.647    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X51Y22         FDCE (Prop_fdce_C_Q)         0.246     4.893 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           4.727     9.619    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.225     9.844 r  counter_f_reg[11]_i_3/O
                         net (fo=40, routed)          1.779    11.623    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X43Y28         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y28         FDCE (Prop_fdce_C_Q)         0.269    11.892 r  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/Q
                         net (fo=7, routed)           0.441    12.333    AD9783_inst1/AD_9783_SPI_inst/spi_ready
    SLICE_X45Y30         LUT5 (Prop_lut5_I0_O)        0.056    12.389 r  AD9783_inst1/AD_9783_SPI_inst/FSM_onehot_state_f[3]_i_1__0/O
                         net (fo=1, routed)           0.000    12.389    AD9783_inst1/AD_9783_SPI_inst_n_8
    SLICE_X45Y30         FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.668    14.341    AD9783_inst1/clk_in
    SLICE_X45Y30         FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[3]/C
                         clock pessimism              0.204    14.546    
                         clock uncertainty           -0.035    14.510    
    SLICE_X45Y30         FDCE (Setup_fdce_C_D)        0.063    14.573    AD9783_inst1/FSM_onehot_state_f_reg[3]
  -------------------------------------------------------------------
                         required time                         14.573    
                         arrival time                         -12.389    
  -------------------------------------------------------------------
                         slack                                  2.184    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.045ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/FSM_onehot_state_f_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.130ns (39.006%)  route 0.203ns (60.994%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.787ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    4.770ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=141, routed)         0.636     1.737    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X51Y22         FDCE (Prop_fdce_C_Q)         0.091     1.828 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.234     4.062    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.064     4.126 r  counter_f_reg[11]_i_3/O
                         net (fo=40, routed)          0.644     4.770    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X43Y28         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y28         FDCE (Prop_fdce_C_Q)         0.100     4.870 r  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/Q
                         net (fo=7, routed)           0.203     5.073    AD9783_inst1/AD_9783_SPI_inst/spi_ready
    SLICE_X45Y30         LUT5 (Prop_lut5_I0_O)        0.030     5.103 r  AD9783_inst1/AD_9783_SPI_inst/FSM_onehot_state_f[3]_i_1__0/O
                         net (fo=1, routed)           0.000     5.103    AD9783_inst1/AD_9783_SPI_inst_n_8
    SLICE_X45Y30         FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=141, routed)         0.882     2.131    AD9783_inst1/clk_in
    SLICE_X45Y30         FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[3]/C
                         clock pessimism             -0.147     1.983    
    SLICE_X45Y30         FDCE (Hold_fdce_C_D)         0.075     2.058    AD9783_inst1/FSM_onehot_state_f_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.058    
                         arrival time                           5.103    
  -------------------------------------------------------------------
                         slack                                  3.045    

Slack (MET) :             3.058ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/FSM_onehot_state_f_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.128ns (38.638%)  route 0.203ns (61.363%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.787ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    4.770ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=141, routed)         0.636     1.737    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X51Y22         FDCE (Prop_fdce_C_Q)         0.091     1.828 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.234     4.062    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.064     4.126 r  counter_f_reg[11]_i_3/O
                         net (fo=40, routed)          0.644     4.770    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X43Y28         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y28         FDCE (Prop_fdce_C_Q)         0.100     4.870 f  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/Q
                         net (fo=7, routed)           0.203     5.073    AD9783_inst1/AD_9783_SPI_inst/spi_ready
    SLICE_X45Y30         LUT5 (Prop_lut5_I4_O)        0.028     5.101 r  AD9783_inst1/AD_9783_SPI_inst/FSM_onehot_state_f[2]_i_1__0/O
                         net (fo=1, routed)           0.000     5.101    AD9783_inst1/AD_9783_SPI_inst_n_9
    SLICE_X45Y30         FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=141, routed)         0.882     2.131    AD9783_inst1/clk_in
    SLICE_X45Y30         FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[2]/C
                         clock pessimism             -0.147     1.983    
    SLICE_X45Y30         FDCE (Hold_fdce_C_D)         0.060     2.043    AD9783_inst1/FSM_onehot_state_f_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.043    
                         arrival time                           5.101    
  -------------------------------------------------------------------
                         slack                                  3.058    

Slack (MET) :             3.245ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/FSM_onehot_state_f_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        0.545ns  (logic 0.128ns (23.469%)  route 0.417ns (76.531%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.787ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    4.770ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=141, routed)         0.636     1.737    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X51Y22         FDCE (Prop_fdce_C_Q)         0.091     1.828 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.234     4.062    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.064     4.126 r  counter_f_reg[11]_i_3/O
                         net (fo=40, routed)          0.644     4.770    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X43Y28         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y28         FDCE (Prop_fdce_C_Q)         0.100     4.870 f  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/Q
                         net (fo=7, routed)           0.417     5.287    AD9783_inst1/AD_9783_SPI_inst/spi_ready
    SLICE_X46Y30         LUT6 (Prop_lut6_I4_O)        0.028     5.315 r  AD9783_inst1/AD_9783_SPI_inst/FSM_onehot_state_f[9]_i_1__0/O
                         net (fo=1, routed)           0.000     5.315    AD9783_inst1/AD_9783_SPI_inst_n_5
    SLICE_X46Y30         FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=141, routed)         0.882     2.131    AD9783_inst1/clk_in
    SLICE_X46Y30         FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[9]/C
                         clock pessimism             -0.147     1.983    
    SLICE_X46Y30         FDCE (Hold_fdce_C_D)         0.087     2.070    AD9783_inst1/FSM_onehot_state_f_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.070    
                         arrival time                           5.315    
  -------------------------------------------------------------------
                         slack                                  3.245    

Slack (MET) :             3.248ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/FSM_onehot_state_f_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.128ns (23.341%)  route 0.420ns (76.659%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.787ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    4.770ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=141, routed)         0.636     1.737    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X51Y22         FDCE (Prop_fdce_C_Q)         0.091     1.828 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.234     4.062    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.064     4.126 r  counter_f_reg[11]_i_3/O
                         net (fo=40, routed)          0.644     4.770    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X43Y28         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y28         FDCE (Prop_fdce_C_Q)         0.100     4.870 r  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/Q
                         net (fo=7, routed)           0.420     5.290    AD9783_inst1/AD_9783_SPI_inst/spi_ready
    SLICE_X46Y30         LUT6 (Prop_lut6_I4_O)        0.028     5.318 r  AD9783_inst1/AD_9783_SPI_inst/FSM_onehot_state_f[10]_i_1__0/O
                         net (fo=1, routed)           0.000     5.318    AD9783_inst1/AD_9783_SPI_inst_n_4
    SLICE_X46Y30         FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=141, routed)         0.882     2.131    AD9783_inst1/clk_in
    SLICE_X46Y30         FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[10]/C
                         clock pessimism             -0.147     1.983    
    SLICE_X46Y30         FDCE (Hold_fdce_C_D)         0.087     2.070    AD9783_inst1/FSM_onehot_state_f_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.070    
                         arrival time                           5.318    
  -------------------------------------------------------------------
                         slack                                  3.248    

Slack (MET) :             3.253ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/FSM_onehot_state_f_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        0.541ns  (logic 0.131ns (24.197%)  route 0.410ns (75.803%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.787ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    4.770ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=141, routed)         0.636     1.737    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X51Y22         FDCE (Prop_fdce_C_Q)         0.091     1.828 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.234     4.062    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.064     4.126 r  counter_f_reg[11]_i_3/O
                         net (fo=40, routed)          0.644     4.770    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X43Y28         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y28         FDCE (Prop_fdce_C_Q)         0.100     4.870 r  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/Q
                         net (fo=7, routed)           0.410     5.280    AD9783_inst1/AD_9783_SPI_inst/spi_ready
    SLICE_X47Y30         LUT3 (Prop_lut3_I1_O)        0.031     5.311 r  AD9783_inst1/AD_9783_SPI_inst/FSM_onehot_state_f[7]_i_1__0/O
                         net (fo=1, routed)           0.000     5.311    AD9783_inst1/AD_9783_SPI_inst_n_6
    SLICE_X47Y30         FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=141, routed)         0.882     2.131    AD9783_inst1/clk_in
    SLICE_X47Y30         FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[7]/C
                         clock pessimism             -0.147     1.983    
    SLICE_X47Y30         FDCE (Hold_fdce_C_D)         0.075     2.058    AD9783_inst1/FSM_onehot_state_f_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.058    
                         arrival time                           5.311    
  -------------------------------------------------------------------
                         slack                                  3.253    

Slack (MET) :             3.265ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/FSM_onehot_state_f_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.128ns (23.774%)  route 0.410ns (76.226%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.787ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    4.770ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=141, routed)         0.636     1.737    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X51Y22         FDCE (Prop_fdce_C_Q)         0.091     1.828 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.234     4.062    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.064     4.126 r  counter_f_reg[11]_i_3/O
                         net (fo=40, routed)          0.644     4.770    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X43Y28         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y28         FDCE (Prop_fdce_C_Q)         0.100     4.870 f  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/Q
                         net (fo=7, routed)           0.410     5.280    AD9783_inst1/AD_9783_SPI_inst/spi_ready
    SLICE_X47Y30         LUT3 (Prop_lut3_I0_O)        0.028     5.308 r  AD9783_inst1/AD_9783_SPI_inst/FSM_onehot_state_f[6]_i_1__0/O
                         net (fo=1, routed)           0.000     5.308    AD9783_inst1/AD_9783_SPI_inst_n_7
    SLICE_X47Y30         FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=141, routed)         0.882     2.131    AD9783_inst1/clk_in
    SLICE_X47Y30         FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[6]/C
                         clock pessimism             -0.147     1.983    
    SLICE_X47Y30         FDCE (Hold_fdce_C_D)         0.060     2.043    AD9783_inst1/FSM_onehot_state_f_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.043    
                         arrival time                           5.308    
  -------------------------------------------------------------------
                         slack                                  3.265    





---------------------------------------------------------------------------------------------------
From Clock:  AD9783_inst1/spi_data_reg_n_0_[10]
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        3.870ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.870ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[10]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[10]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/spi_data_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - AD9783_inst1/spi_data_reg_n_0_[10] fall@5.000ns)
  Data Path Delay:        0.747ns  (logic 0.053ns (7.093%)  route 0.694ns (92.907%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.381ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.340ns = ( 14.340 - 10.000 ) 
    Source Clock Delay      (SCD):    4.926ns = ( 9.926 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.779     9.657    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y29         FDRE (Prop_fdre_C_Q)         0.269     9.926 f  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=3, routed)           0.694    10.620    AD9783_inst1/spi_data_reg_n_0_[10]
    SLICE_X45Y29         LUT5 (Prop_lut5_I4_O)        0.053    10.673 f  AD9783_inst1/spi_data[10]_i_1/O
                         net (fo=1, routed)           0.000    10.673    AD9783_inst1/spi_data[10]_i_1_n_0
    SLICE_X45Y29         FDRE                                         f  AD9783_inst1/spi_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.667    14.340    AD9783_inst1/clk_in
    SLICE_X45Y29         FDRE                                         r  AD9783_inst1/spi_data_reg[10]/C
                         clock pessimism              0.204    14.545    
                         clock uncertainty           -0.035    14.509    
    SLICE_X45Y29         FDRE (Setup_fdre_C_D)        0.034    14.543    AD9783_inst1/spi_data_reg[10]
  -------------------------------------------------------------------
                         required time                         14.543    
                         arrival time                         -10.673    
  -------------------------------------------------------------------
                         slack                                  3.870    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[10]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[10]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/spi_data_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.028ns (8.798%)  route 0.290ns (91.202%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.137ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.130ns
    Source Clock Delay      (SCD):    1.845ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=141, routed)         0.644     1.745    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y29         FDRE (Prop_fdre_C_Q)         0.100     1.845 r  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=3, routed)           0.290     2.135    AD9783_inst1/spi_data_reg_n_0_[10]
    SLICE_X45Y29         LUT5 (Prop_lut5_I4_O)        0.028     2.163 r  AD9783_inst1/spi_data[10]_i_1/O
                         net (fo=1, routed)           0.000     2.163    AD9783_inst1/spi_data[10]_i_1_n_0
    SLICE_X45Y29         FDRE                                         r  AD9783_inst1/spi_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=141, routed)         0.881     2.130    AD9783_inst1/clk_in
    SLICE_X45Y29         FDRE                                         r  AD9783_inst1/spi_data_reg[10]/C
                         clock pessimism             -0.147     1.982    
    SLICE_X45Y29         FDRE (Hold_fdre_C_D)         0.060     2.042    AD9783_inst1/spi_data_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.042    
                         arrival time                           2.163    
  -------------------------------------------------------------------
                         slack                                  0.121    





---------------------------------------------------------------------------------------------------
From Clock:  AD9783_inst1/spi_data_reg_n_0_[15]
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        3.874ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.129ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.874ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[15]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[15]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/spi_data_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - AD9783_inst1/spi_data_reg_n_0_[15] fall@5.000ns)
  Data Path Delay:        0.745ns  (logic 0.053ns (7.114%)  route 0.692ns (92.886%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.381ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.340ns = ( 14.340 - 10.000 ) 
    Source Clock Delay      (SCD):    4.926ns = ( 9.926 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[15] fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.779     9.657    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y29         FDRE (Prop_fdre_C_Q)         0.269     9.926 f  AD9783_inst1/spi_data_reg[15]/Q
                         net (fo=3, routed)           0.692    10.618    AD9783_inst1/spi_data_reg_n_0_[15]
    SLICE_X45Y29         LUT5 (Prop_lut5_I4_O)        0.053    10.671 f  AD9783_inst1/spi_data[15]_i_1/O
                         net (fo=1, routed)           0.000    10.671    AD9783_inst1/spi_data[15]_i_1_n_0
    SLICE_X45Y29         FDRE                                         f  AD9783_inst1/spi_data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.667    14.340    AD9783_inst1/clk_in
    SLICE_X45Y29         FDRE                                         r  AD9783_inst1/spi_data_reg[15]/C
                         clock pessimism              0.204    14.545    
                         clock uncertainty           -0.035    14.509    
    SLICE_X45Y29         FDRE (Setup_fdre_C_D)        0.035    14.544    AD9783_inst1/spi_data_reg[15]
  -------------------------------------------------------------------
                         required time                         14.544    
                         arrival time                         -10.671    
  -------------------------------------------------------------------
                         slack                                  3.874    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[15]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[15]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/spi_data_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - AD9783_inst1/spi_data_reg_n_0_[15] rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.028ns (8.589%)  route 0.298ns (91.411%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.137ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.130ns
    Source Clock Delay      (SCD):    1.845ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[15] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=141, routed)         0.644     1.745    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y29         FDRE (Prop_fdre_C_Q)         0.100     1.845 r  AD9783_inst1/spi_data_reg[15]/Q
                         net (fo=3, routed)           0.298     2.143    AD9783_inst1/spi_data_reg_n_0_[15]
    SLICE_X45Y29         LUT5 (Prop_lut5_I4_O)        0.028     2.171 r  AD9783_inst1/spi_data[15]_i_1/O
                         net (fo=1, routed)           0.000     2.171    AD9783_inst1/spi_data[15]_i_1_n_0
    SLICE_X45Y29         FDRE                                         r  AD9783_inst1/spi_data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=141, routed)         0.881     2.130    AD9783_inst1/clk_in
    SLICE_X45Y29         FDRE                                         r  AD9783_inst1/spi_data_reg[15]/C
                         clock pessimism             -0.147     1.982    
    SLICE_X45Y29         FDRE (Hold_fdre_C_D)         0.060     2.042    AD9783_inst1/spi_data_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.042    
                         arrival time                           2.171    
  -------------------------------------------------------------------
                         slack                                  0.129    





---------------------------------------------------------------------------------------------------
From Clock:  AD9783_inst1/spi_trigger_reg_n_0
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        3.751ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.223ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.751ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/spi_trigger_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        0.865ns  (logic 0.053ns (6.125%)  route 0.812ns (93.875%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.420ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.340ns = ( 14.340 - 10.000 ) 
    Source Clock Delay      (SCD):    4.965ns = ( 9.965 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.779     9.657    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y29         FDCE (Prop_fdce_C_Q)         0.308     9.965 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=8, routed)           0.812    10.777    AD9783_inst1/spi_trigger_reg_n_0
    SLICE_X46Y29         LUT6 (Prop_lut6_I5_O)        0.053    10.830 f  AD9783_inst1/spi_trigger_i_1__0/O
                         net (fo=1, routed)           0.000    10.830    AD9783_inst1/spi_trigger_i_1__0_n_0
    SLICE_X46Y29         FDCE                                         f  AD9783_inst1/spi_trigger_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.667    14.340    AD9783_inst1/clk_in
    SLICE_X46Y29         FDCE                                         r  AD9783_inst1/spi_trigger_reg/C
                         clock pessimism              0.204    14.545    
                         clock uncertainty           -0.035    14.509    
    SLICE_X46Y29         FDCE (Setup_fdce_C_D)        0.072    14.581    AD9783_inst1/spi_trigger_reg
  -------------------------------------------------------------------
                         required time                         14.581    
                         arrival time                         -10.830    
  -------------------------------------------------------------------
                         slack                                  3.751    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/spi_trigger_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.028ns (6.523%)  route 0.401ns (93.477%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.119ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.130ns
    Source Clock Delay      (SCD):    1.863ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=141, routed)         0.644     1.745    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y29         FDCE (Prop_fdce_C_Q)         0.118     1.863 r  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=8, routed)           0.401     2.265    AD9783_inst1/spi_trigger_reg_n_0
    SLICE_X46Y29         LUT6 (Prop_lut6_I5_O)        0.028     2.293 r  AD9783_inst1/spi_trigger_i_1__0/O
                         net (fo=1, routed)           0.000     2.293    AD9783_inst1/spi_trigger_i_1__0_n_0
    SLICE_X46Y29         FDCE                                         r  AD9783_inst1/spi_trigger_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=141, routed)         0.881     2.130    AD9783_inst1/clk_in
    SLICE_X46Y29         FDCE                                         r  AD9783_inst1/spi_trigger_reg/C
                         clock pessimism             -0.147     1.982    
    SLICE_X46Y29         FDCE (Hold_fdce_C_D)         0.087     2.069    AD9783_inst1/spi_trigger_reg
  -------------------------------------------------------------------
                         required time                         -2.069    
                         arrival time                           2.293    
  -------------------------------------------------------------------
                         slack                                  0.223    





---------------------------------------------------------------------------------------------------
From Clock:  ADC2/LTC2195_SPI_inst/spi_clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        1.758ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.827ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.758ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/FSM_onehot_state_f_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        1.585ns  (logic 0.535ns (33.748%)  route 1.050ns (66.252%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -6.656ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.334ns = ( 14.334 - 10.000 ) 
    Source Clock Delay      (SCD):    11.195ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.775     4.653    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X54Y33         FDCE (Prop_fdce_C_Q)         0.282     4.935 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           4.269     9.204    spi_clk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.220     9.424 r  spi_clk_BUFG_inst/O
                         net (fo=40, routed)          1.771    11.195    ADC2/LTC2195_SPI_inst/spi_clk_BUFG
    SLICE_X50Y28         FDCE                                         r  ADC2/LTC2195_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y28         FDCE (Prop_fdce_C_Q)         0.308    11.503 f  ADC2/LTC2195_SPI_inst/ready_out_reg/Q
                         net (fo=9, routed)           0.613    12.116    ADC2/LTC2195_SPI_inst/spi_ready
    SLICE_X52Y29         LUT4 (Prop_lut4_I0_O)        0.062    12.178 r  ADC2/LTC2195_SPI_inst/FSM_onehot_state_f[1]_i_3/O
                         net (fo=1, routed)           0.437    12.615    ADC2/LTC2195_SPI_inst/FSM_onehot_state_f[1]_i_3_n_0
    SLICE_X52Y30         LUT6 (Prop_lut6_I5_O)        0.165    12.780 r  ADC2/LTC2195_SPI_inst/FSM_onehot_state_f[1]_i_1/O
                         net (fo=1, routed)           0.000    12.780    ADC2/LTC2195_SPI_inst_n_11
    SLICE_X52Y30         FDCE                                         r  ADC2/FSM_onehot_state_f_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.661    14.334    ADC2/clk_in
    SLICE_X52Y30         FDCE                                         r  ADC2/FSM_onehot_state_f_reg[1]/C
                         clock pessimism              0.204    14.539    
                         clock uncertainty           -0.035    14.503    
    SLICE_X52Y30         FDCE (Setup_fdce_C_D)        0.035    14.538    ADC2/FSM_onehot_state_f_reg[1]
  -------------------------------------------------------------------
                         required time                         14.538    
                         arrival time                         -12.780    
  -------------------------------------------------------------------
                         slack                                  1.758    

Slack (MET) :             2.027ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/FSM_onehot_state_f_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        1.260ns  (logic 0.361ns (28.647%)  route 0.899ns (71.353%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -6.657ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.333ns = ( 14.333 - 10.000 ) 
    Source Clock Delay      (SCD):    11.195ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.775     4.653    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X54Y33         FDCE (Prop_fdce_C_Q)         0.282     4.935 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           4.269     9.204    spi_clk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.220     9.424 r  spi_clk_BUFG_inst/O
                         net (fo=40, routed)          1.771    11.195    ADC2/LTC2195_SPI_inst/spi_clk_BUFG
    SLICE_X50Y28         FDCE                                         r  ADC2/LTC2195_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y28         FDCE (Prop_fdce_C_Q)         0.308    11.503 r  ADC2/LTC2195_SPI_inst/ready_out_reg/Q
                         net (fo=9, routed)           0.613    12.116    ADC2/LTC2195_SPI_inst/spi_ready
    SLICE_X52Y29         LUT4 (Prop_lut4_I1_O)        0.053    12.169 r  ADC2/LTC2195_SPI_inst/FSM_onehot_state_f[2]_i_1/O
                         net (fo=1, routed)           0.286    12.455    ADC2/LTC2195_SPI_inst_n_10
    SLICE_X53Y29         FDCE                                         r  ADC2/FSM_onehot_state_f_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.660    14.333    ADC2/clk_in
    SLICE_X53Y29         FDCE                                         r  ADC2/FSM_onehot_state_f_reg[2]/C
                         clock pessimism              0.204    14.538    
                         clock uncertainty           -0.035    14.502    
    SLICE_X53Y29         FDCE (Setup_fdce_C_D)       -0.020    14.482    ADC2/FSM_onehot_state_f_reg[2]
  -------------------------------------------------------------------
                         required time                         14.482    
                         arrival time                         -12.455    
  -------------------------------------------------------------------
                         slack                                  2.027    

Slack (MET) :             2.128ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/FSM_onehot_state_f_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        1.215ns  (logic 0.361ns (29.722%)  route 0.854ns (70.278%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -6.656ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.334ns = ( 14.334 - 10.000 ) 
    Source Clock Delay      (SCD):    11.195ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.775     4.653    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X54Y33         FDCE (Prop_fdce_C_Q)         0.282     4.935 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           4.269     9.204    spi_clk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.220     9.424 r  spi_clk_BUFG_inst/O
                         net (fo=40, routed)          1.771    11.195    ADC2/LTC2195_SPI_inst/spi_clk_BUFG
    SLICE_X50Y28         FDCE                                         r  ADC2/LTC2195_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y28         FDCE (Prop_fdce_C_Q)         0.308    11.503 r  ADC2/LTC2195_SPI_inst/ready_out_reg/Q
                         net (fo=9, routed)           0.854    12.356    ADC2/LTC2195_SPI_inst/spi_ready
    SLICE_X52Y30         LUT6 (Prop_lut6_I3_O)        0.053    12.409 r  ADC2/LTC2195_SPI_inst/FSM_onehot_state_f[12]_i_1/O
                         net (fo=1, routed)           0.000    12.409    ADC2/LTC2195_SPI_inst_n_4
    SLICE_X52Y30         FDCE                                         r  ADC2/FSM_onehot_state_f_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.661    14.334    ADC2/clk_in
    SLICE_X52Y30         FDCE                                         r  ADC2/FSM_onehot_state_f_reg[12]/C
                         clock pessimism              0.204    14.539    
                         clock uncertainty           -0.035    14.503    
    SLICE_X52Y30         FDCE (Setup_fdce_C_D)        0.034    14.537    ADC2/FSM_onehot_state_f_reg[12]
  -------------------------------------------------------------------
                         required time                         14.537    
                         arrival time                         -12.409    
  -------------------------------------------------------------------
                         slack                                  2.128    

Slack (MET) :             2.364ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/FSM_onehot_state_f_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        1.014ns  (logic 0.361ns (35.605%)  route 0.653ns (64.395%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -6.658ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.332ns = ( 14.332 - 10.000 ) 
    Source Clock Delay      (SCD):    11.195ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.775     4.653    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X54Y33         FDCE (Prop_fdce_C_Q)         0.282     4.935 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           4.269     9.204    spi_clk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.220     9.424 r  spi_clk_BUFG_inst/O
                         net (fo=40, routed)          1.771    11.195    ADC2/LTC2195_SPI_inst/spi_clk_BUFG
    SLICE_X50Y28         FDCE                                         r  ADC2/LTC2195_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y28         FDCE (Prop_fdce_C_Q)         0.308    11.503 f  ADC2/LTC2195_SPI_inst/ready_out_reg/Q
                         net (fo=9, routed)           0.653    12.156    ADC2/LTC2195_SPI_inst/spi_ready
    SLICE_X54Y30         LUT4 (Prop_lut4_I1_O)        0.053    12.209 r  ADC2/LTC2195_SPI_inst/FSM_onehot_state_f[7]_i_1/O
                         net (fo=1, routed)           0.000    12.209    ADC2/LTC2195_SPI_inst_n_7
    SLICE_X54Y30         FDCE                                         r  ADC2/FSM_onehot_state_f_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.659    14.332    ADC2/clk_in
    SLICE_X54Y30         FDCE                                         r  ADC2/FSM_onehot_state_f_reg[7]/C
                         clock pessimism              0.204    14.537    
                         clock uncertainty           -0.035    14.501    
    SLICE_X54Y30         FDCE (Setup_fdce_C_D)        0.072    14.573    ADC2/FSM_onehot_state_f_reg[7]
  -------------------------------------------------------------------
                         required time                         14.573    
                         arrival time                         -12.209    
  -------------------------------------------------------------------
                         slack                                  2.364    

Slack (MET) :             2.365ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/FSM_onehot_state_f_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        0.977ns  (logic 0.361ns (36.948%)  route 0.616ns (63.052%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -6.657ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.333ns = ( 14.333 - 10.000 ) 
    Source Clock Delay      (SCD):    11.195ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.775     4.653    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X54Y33         FDCE (Prop_fdce_C_Q)         0.282     4.935 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           4.269     9.204    spi_clk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.220     9.424 r  spi_clk_BUFG_inst/O
                         net (fo=40, routed)          1.771    11.195    ADC2/LTC2195_SPI_inst/spi_clk_BUFG
    SLICE_X50Y28         FDCE                                         r  ADC2/LTC2195_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y28         FDCE (Prop_fdce_C_Q)         0.308    11.503 f  ADC2/LTC2195_SPI_inst/ready_out_reg/Q
                         net (fo=9, routed)           0.616    12.119    ADC2/LTC2195_SPI_inst/spi_ready
    SLICE_X52Y29         LUT4 (Prop_lut4_I1_O)        0.053    12.172 r  ADC2/LTC2195_SPI_inst/FSM_onehot_state_f[4]_i_1/O
                         net (fo=1, routed)           0.000    12.172    ADC2/LTC2195_SPI_inst_n_9
    SLICE_X52Y29         FDCE                                         r  ADC2/FSM_onehot_state_f_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.660    14.333    ADC2/clk_in
    SLICE_X52Y29         FDCE                                         r  ADC2/FSM_onehot_state_f_reg[4]/C
                         clock pessimism              0.204    14.538    
                         clock uncertainty           -0.035    14.502    
    SLICE_X52Y29         FDCE (Setup_fdce_C_D)        0.035    14.537    ADC2/FSM_onehot_state_f_reg[4]
  -------------------------------------------------------------------
                         required time                         14.537    
                         arrival time                         -12.172    
  -------------------------------------------------------------------
                         slack                                  2.365    

Slack (MET) :             2.370ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/FSM_onehot_state_f_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        1.028ns  (logic 0.375ns (36.482%)  route 0.653ns (63.518%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -6.658ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.332ns = ( 14.332 - 10.000 ) 
    Source Clock Delay      (SCD):    11.195ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.775     4.653    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X54Y33         FDCE (Prop_fdce_C_Q)         0.282     4.935 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           4.269     9.204    spi_clk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.220     9.424 r  spi_clk_BUFG_inst/O
                         net (fo=40, routed)          1.771    11.195    ADC2/LTC2195_SPI_inst/spi_clk_BUFG
    SLICE_X50Y28         FDCE                                         r  ADC2/LTC2195_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y28         FDCE (Prop_fdce_C_Q)         0.308    11.503 r  ADC2/LTC2195_SPI_inst/ready_out_reg/Q
                         net (fo=9, routed)           0.653    12.156    ADC2/LTC2195_SPI_inst/spi_ready
    SLICE_X54Y30         LUT4 (Prop_lut4_I0_O)        0.067    12.223 r  ADC2/LTC2195_SPI_inst/FSM_onehot_state_f[8]_i_1/O
                         net (fo=1, routed)           0.000    12.223    ADC2/LTC2195_SPI_inst_n_6
    SLICE_X54Y30         FDCE                                         r  ADC2/FSM_onehot_state_f_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.659    14.332    ADC2/clk_in
    SLICE_X54Y30         FDCE                                         r  ADC2/FSM_onehot_state_f_reg[8]/C
                         clock pessimism              0.204    14.537    
                         clock uncertainty           -0.035    14.501    
    SLICE_X54Y30         FDCE (Setup_fdce_C_D)        0.092    14.593    ADC2/FSM_onehot_state_f_reg[8]
  -------------------------------------------------------------------
                         required time                         14.593    
                         arrival time                         -12.223    
  -------------------------------------------------------------------
                         slack                                  2.370    

Slack (MET) :             2.382ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/FSM_onehot_state_f_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        0.988ns  (logic 0.372ns (37.650%)  route 0.616ns (62.350%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -6.657ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.333ns = ( 14.333 - 10.000 ) 
    Source Clock Delay      (SCD):    11.195ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.775     4.653    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X54Y33         FDCE (Prop_fdce_C_Q)         0.282     4.935 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           4.269     9.204    spi_clk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.220     9.424 r  spi_clk_BUFG_inst/O
                         net (fo=40, routed)          1.771    11.195    ADC2/LTC2195_SPI_inst/spi_clk_BUFG
    SLICE_X50Y28         FDCE                                         r  ADC2/LTC2195_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y28         FDCE (Prop_fdce_C_Q)         0.308    11.503 r  ADC2/LTC2195_SPI_inst/ready_out_reg/Q
                         net (fo=9, routed)           0.616    12.119    ADC2/LTC2195_SPI_inst/spi_ready
    SLICE_X52Y29         LUT4 (Prop_lut4_I0_O)        0.064    12.183 r  ADC2/LTC2195_SPI_inst/FSM_onehot_state_f[5]_i_1/O
                         net (fo=1, routed)           0.000    12.183    ADC2/LTC2195_SPI_inst_n_8
    SLICE_X52Y29         FDCE                                         r  ADC2/FSM_onehot_state_f_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.660    14.333    ADC2/clk_in
    SLICE_X52Y29         FDCE                                         r  ADC2/FSM_onehot_state_f_reg[5]/C
                         clock pessimism              0.204    14.538    
                         clock uncertainty           -0.035    14.502    
    SLICE_X52Y29         FDCE (Setup_fdce_C_D)        0.063    14.565    ADC2/FSM_onehot_state_f_reg[5]
  -------------------------------------------------------------------
                         required time                         14.565    
                         arrival time                         -12.183    
  -------------------------------------------------------------------
                         slack                                  2.382    

Slack (MET) :             2.624ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/FSM_onehot_state_f_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        0.717ns  (logic 0.361ns (50.330%)  route 0.356ns (49.670%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -6.657ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.333ns = ( 14.333 - 10.000 ) 
    Source Clock Delay      (SCD):    11.195ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.775     4.653    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X54Y33         FDCE (Prop_fdce_C_Q)         0.282     4.935 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           4.269     9.204    spi_clk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.220     9.424 r  spi_clk_BUFG_inst/O
                         net (fo=40, routed)          1.771    11.195    ADC2/LTC2195_SPI_inst/spi_clk_BUFG
    SLICE_X50Y28         FDCE                                         r  ADC2/LTC2195_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y28         FDCE (Prop_fdce_C_Q)         0.308    11.503 f  ADC2/LTC2195_SPI_inst/ready_out_reg/Q
                         net (fo=9, routed)           0.356    11.859    ADC2/LTC2195_SPI_inst/spi_ready
    SLICE_X52Y29         LUT6 (Prop_lut6_I4_O)        0.053    11.912 r  ADC2/LTC2195_SPI_inst/FSM_onehot_state_f[11]_i_1/O
                         net (fo=1, routed)           0.000    11.912    ADC2/LTC2195_SPI_inst_n_5
    SLICE_X52Y29         FDCE                                         r  ADC2/FSM_onehot_state_f_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.660    14.333    ADC2/clk_in
    SLICE_X52Y29         FDCE                                         r  ADC2/FSM_onehot_state_f_reg[11]/C
                         clock pessimism              0.204    14.538    
                         clock uncertainty           -0.035    14.502    
    SLICE_X52Y29         FDCE (Setup_fdce_C_D)        0.034    14.536    ADC2/FSM_onehot_state_f_reg[11]
  -------------------------------------------------------------------
                         required time                         14.536    
                         arrival time                         -11.912    
  -------------------------------------------------------------------
                         slack                                  2.624    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.827ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/FSM_onehot_state_f_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.146ns (47.671%)  route 0.160ns (52.329%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.580ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.124ns
    Source Clock Delay      (SCD):    4.557ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=141, routed)         0.640     1.741    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X54Y33         FDCE (Prop_fdce_C_Q)         0.107     1.848 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.009     3.858    spi_clk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.062     3.920 r  spi_clk_BUFG_inst/O
                         net (fo=40, routed)          0.637     4.557    ADC2/LTC2195_SPI_inst/spi_clk_BUFG
    SLICE_X50Y28         FDCE                                         r  ADC2/LTC2195_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y28         FDCE (Prop_fdce_C_Q)         0.118     4.675 f  ADC2/LTC2195_SPI_inst/ready_out_reg/Q
                         net (fo=9, routed)           0.160     4.835    ADC2/LTC2195_SPI_inst/spi_ready
    SLICE_X52Y29         LUT6 (Prop_lut6_I4_O)        0.028     4.863 r  ADC2/LTC2195_SPI_inst/FSM_onehot_state_f[11]_i_1/O
                         net (fo=1, routed)           0.000     4.863    ADC2/LTC2195_SPI_inst_n_5
    SLICE_X52Y29         FDCE                                         r  ADC2/FSM_onehot_state_f_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=141, routed)         0.875     2.124    ADC2/clk_in
    SLICE_X52Y29         FDCE                                         r  ADC2/FSM_onehot_state_f_reg[11]/C
                         clock pessimism             -0.147     1.976    
    SLICE_X52Y29         FDCE (Hold_fdce_C_D)         0.060     2.036    ADC2/FSM_onehot_state_f_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.036    
                         arrival time                           4.863    
  -------------------------------------------------------------------
                         slack                                  2.827    

Slack (MET) :             2.906ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/FSM_onehot_state_f_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.148ns (35.163%)  route 0.273ns (64.837%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -2.581ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.123ns
    Source Clock Delay      (SCD):    4.557ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=141, routed)         0.640     1.741    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X54Y33         FDCE (Prop_fdce_C_Q)         0.107     1.848 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.009     3.858    spi_clk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.062     3.920 r  spi_clk_BUFG_inst/O
                         net (fo=40, routed)          0.637     4.557    ADC2/LTC2195_SPI_inst/spi_clk_BUFG
    SLICE_X50Y28         FDCE                                         r  ADC2/LTC2195_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y28         FDCE (Prop_fdce_C_Q)         0.118     4.675 r  ADC2/LTC2195_SPI_inst/ready_out_reg/Q
                         net (fo=9, routed)           0.273     4.947    ADC2/LTC2195_SPI_inst/spi_ready
    SLICE_X54Y30         LUT4 (Prop_lut4_I0_O)        0.030     4.977 r  ADC2/LTC2195_SPI_inst/FSM_onehot_state_f[8]_i_1/O
                         net (fo=1, routed)           0.000     4.977    ADC2/LTC2195_SPI_inst_n_6
    SLICE_X54Y30         FDCE                                         r  ADC2/FSM_onehot_state_f_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=141, routed)         0.874     2.123    ADC2/clk_in
    SLICE_X54Y30         FDCE                                         r  ADC2/FSM_onehot_state_f_reg[8]/C
                         clock pessimism             -0.147     1.975    
    SLICE_X54Y30         FDCE (Hold_fdce_C_D)         0.096     2.071    ADC2/FSM_onehot_state_f_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.071    
                         arrival time                           4.977    
  -------------------------------------------------------------------
                         slack                                  2.906    

Slack (MET) :             2.913ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/FSM_onehot_state_f_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.146ns (34.854%)  route 0.273ns (65.147%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -2.581ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.123ns
    Source Clock Delay      (SCD):    4.557ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=141, routed)         0.640     1.741    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X54Y33         FDCE (Prop_fdce_C_Q)         0.107     1.848 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.009     3.858    spi_clk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.062     3.920 r  spi_clk_BUFG_inst/O
                         net (fo=40, routed)          0.637     4.557    ADC2/LTC2195_SPI_inst/spi_clk_BUFG
    SLICE_X50Y28         FDCE                                         r  ADC2/LTC2195_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y28         FDCE (Prop_fdce_C_Q)         0.118     4.675 f  ADC2/LTC2195_SPI_inst/ready_out_reg/Q
                         net (fo=9, routed)           0.273     4.947    ADC2/LTC2195_SPI_inst/spi_ready
    SLICE_X54Y30         LUT4 (Prop_lut4_I1_O)        0.028     4.975 r  ADC2/LTC2195_SPI_inst/FSM_onehot_state_f[7]_i_1/O
                         net (fo=1, routed)           0.000     4.975    ADC2/LTC2195_SPI_inst_n_7
    SLICE_X54Y30         FDCE                                         r  ADC2/FSM_onehot_state_f_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=141, routed)         0.874     2.123    ADC2/clk_in
    SLICE_X54Y30         FDCE                                         r  ADC2/FSM_onehot_state_f_reg[7]/C
                         clock pessimism             -0.147     1.975    
    SLICE_X54Y30         FDCE (Hold_fdce_C_D)         0.087     2.062    ADC2/FSM_onehot_state_f_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.062    
                         arrival time                           4.975    
  -------------------------------------------------------------------
                         slack                                  2.913    

Slack (MET) :             2.916ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/FSM_onehot_state_f_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.151ns (36.734%)  route 0.260ns (63.266%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -2.580ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.124ns
    Source Clock Delay      (SCD):    4.557ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=141, routed)         0.640     1.741    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X54Y33         FDCE (Prop_fdce_C_Q)         0.107     1.848 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.009     3.858    spi_clk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.062     3.920 r  spi_clk_BUFG_inst/O
                         net (fo=40, routed)          0.637     4.557    ADC2/LTC2195_SPI_inst/spi_clk_BUFG
    SLICE_X50Y28         FDCE                                         r  ADC2/LTC2195_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y28         FDCE (Prop_fdce_C_Q)         0.118     4.675 r  ADC2/LTC2195_SPI_inst/ready_out_reg/Q
                         net (fo=9, routed)           0.260     4.935    ADC2/LTC2195_SPI_inst/spi_ready
    SLICE_X52Y29         LUT4 (Prop_lut4_I0_O)        0.033     4.968 r  ADC2/LTC2195_SPI_inst/FSM_onehot_state_f[5]_i_1/O
                         net (fo=1, routed)           0.000     4.968    ADC2/LTC2195_SPI_inst_n_8
    SLICE_X52Y29         FDCE                                         r  ADC2/FSM_onehot_state_f_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=141, routed)         0.875     2.124    ADC2/clk_in
    SLICE_X52Y29         FDCE                                         r  ADC2/FSM_onehot_state_f_reg[5]/C
                         clock pessimism             -0.147     1.976    
    SLICE_X52Y29         FDCE (Hold_fdce_C_D)         0.075     2.051    ADC2/FSM_onehot_state_f_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.051    
                         arrival time                           4.968    
  -------------------------------------------------------------------
                         slack                                  2.916    

Slack (MET) :             2.925ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/FSM_onehot_state_f_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.146ns (35.955%)  route 0.260ns (64.045%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -2.580ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.124ns
    Source Clock Delay      (SCD):    4.557ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=141, routed)         0.640     1.741    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X54Y33         FDCE (Prop_fdce_C_Q)         0.107     1.848 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.009     3.858    spi_clk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.062     3.920 r  spi_clk_BUFG_inst/O
                         net (fo=40, routed)          0.637     4.557    ADC2/LTC2195_SPI_inst/spi_clk_BUFG
    SLICE_X50Y28         FDCE                                         r  ADC2/LTC2195_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y28         FDCE (Prop_fdce_C_Q)         0.118     4.675 f  ADC2/LTC2195_SPI_inst/ready_out_reg/Q
                         net (fo=9, routed)           0.260     4.935    ADC2/LTC2195_SPI_inst/spi_ready
    SLICE_X52Y29         LUT4 (Prop_lut4_I1_O)        0.028     4.963 r  ADC2/LTC2195_SPI_inst/FSM_onehot_state_f[4]_i_1/O
                         net (fo=1, routed)           0.000     4.963    ADC2/LTC2195_SPI_inst_n_9
    SLICE_X52Y29         FDCE                                         r  ADC2/FSM_onehot_state_f_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=141, routed)         0.875     2.124    ADC2/clk_in
    SLICE_X52Y29         FDCE                                         r  ADC2/FSM_onehot_state_f_reg[4]/C
                         clock pessimism             -0.147     1.976    
    SLICE_X52Y29         FDCE (Hold_fdce_C_D)         0.061     2.037    ADC2/FSM_onehot_state_f_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.037    
                         arrival time                           4.963    
  -------------------------------------------------------------------
                         slack                                  2.925    

Slack (MET) :             3.032ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/FSM_onehot_state_f_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.146ns (28.483%)  route 0.367ns (71.517%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.579ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.125ns
    Source Clock Delay      (SCD):    4.557ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=141, routed)         0.640     1.741    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X54Y33         FDCE (Prop_fdce_C_Q)         0.107     1.848 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.009     3.858    spi_clk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.062     3.920 r  spi_clk_BUFG_inst/O
                         net (fo=40, routed)          0.637     4.557    ADC2/LTC2195_SPI_inst/spi_clk_BUFG
    SLICE_X50Y28         FDCE                                         r  ADC2/LTC2195_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y28         FDCE (Prop_fdce_C_Q)         0.118     4.675 r  ADC2/LTC2195_SPI_inst/ready_out_reg/Q
                         net (fo=9, routed)           0.367     5.041    ADC2/LTC2195_SPI_inst/spi_ready
    SLICE_X52Y30         LUT6 (Prop_lut6_I3_O)        0.028     5.069 r  ADC2/LTC2195_SPI_inst/FSM_onehot_state_f[12]_i_1/O
                         net (fo=1, routed)           0.000     5.069    ADC2/LTC2195_SPI_inst_n_4
    SLICE_X52Y30         FDCE                                         r  ADC2/FSM_onehot_state_f_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=141, routed)         0.876     2.125    ADC2/clk_in
    SLICE_X52Y30         FDCE                                         r  ADC2/FSM_onehot_state_f_reg[12]/C
                         clock pessimism             -0.147     1.977    
    SLICE_X52Y30         FDCE (Hold_fdce_C_D)         0.060     2.037    ADC2/FSM_onehot_state_f_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.037    
                         arrival time                           5.069    
  -------------------------------------------------------------------
                         slack                                  3.032    

Slack (MET) :             3.047ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/FSM_onehot_state_f_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.146ns (28.397%)  route 0.368ns (71.604%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -2.580ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.124ns
    Source Clock Delay      (SCD):    4.557ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=141, routed)         0.640     1.741    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X54Y33         FDCE (Prop_fdce_C_Q)         0.107     1.848 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.009     3.858    spi_clk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.062     3.920 r  spi_clk_BUFG_inst/O
                         net (fo=40, routed)          0.637     4.557    ADC2/LTC2195_SPI_inst/spi_clk_BUFG
    SLICE_X50Y28         FDCE                                         r  ADC2/LTC2195_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y28         FDCE (Prop_fdce_C_Q)         0.118     4.675 r  ADC2/LTC2195_SPI_inst/ready_out_reg/Q
                         net (fo=9, routed)           0.260     4.935    ADC2/LTC2195_SPI_inst/spi_ready
    SLICE_X52Y29         LUT4 (Prop_lut4_I1_O)        0.028     4.963 r  ADC2/LTC2195_SPI_inst/FSM_onehot_state_f[2]_i_1/O
                         net (fo=1, routed)           0.108     5.071    ADC2/LTC2195_SPI_inst_n_10
    SLICE_X53Y29         FDCE                                         r  ADC2/FSM_onehot_state_f_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=141, routed)         0.875     2.124    ADC2/clk_in
    SLICE_X53Y29         FDCE                                         r  ADC2/FSM_onehot_state_f_reg[2]/C
                         clock pessimism             -0.147     1.976    
    SLICE_X53Y29         FDCE (Hold_fdce_C_D)         0.047     2.023    ADC2/FSM_onehot_state_f_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.023    
                         arrival time                           5.071    
  -------------------------------------------------------------------
                         slack                                  3.047    

Slack (MET) :             3.172ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/FSM_onehot_state_f_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        0.653ns  (logic 0.218ns (33.369%)  route 0.435ns (66.631%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -2.579ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.125ns
    Source Clock Delay      (SCD):    4.557ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=141, routed)         0.640     1.741    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X54Y33         FDCE (Prop_fdce_C_Q)         0.107     1.848 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.009     3.858    spi_clk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.062     3.920 r  spi_clk_BUFG_inst/O
                         net (fo=40, routed)          0.637     4.557    ADC2/LTC2195_SPI_inst/spi_clk_BUFG
    SLICE_X50Y28         FDCE                                         r  ADC2/LTC2195_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y28         FDCE (Prop_fdce_C_Q)         0.118     4.675 f  ADC2/LTC2195_SPI_inst/ready_out_reg/Q
                         net (fo=9, routed)           0.260     4.935    ADC2/LTC2195_SPI_inst/spi_ready
    SLICE_X52Y29         LUT4 (Prop_lut4_I0_O)        0.032     4.967 r  ADC2/LTC2195_SPI_inst/FSM_onehot_state_f[1]_i_3/O
                         net (fo=1, routed)           0.175     5.142    ADC2/LTC2195_SPI_inst/FSM_onehot_state_f[1]_i_3_n_0
    SLICE_X52Y30         LUT6 (Prop_lut6_I5_O)        0.068     5.210 r  ADC2/LTC2195_SPI_inst/FSM_onehot_state_f[1]_i_1/O
                         net (fo=1, routed)           0.000     5.210    ADC2/LTC2195_SPI_inst_n_11
    SLICE_X52Y30         FDCE                                         r  ADC2/FSM_onehot_state_f_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=141, routed)         0.876     2.125    ADC2/clk_in
    SLICE_X52Y30         FDCE                                         r  ADC2/FSM_onehot_state_f_reg[1]/C
                         clock pessimism             -0.147     1.977    
    SLICE_X52Y30         FDCE (Hold_fdce_C_D)         0.061     2.038    ADC2/FSM_onehot_state_f_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.038    
                         arrival time                           5.210    
  -------------------------------------------------------------------
                         slack                                  3.172    





---------------------------------------------------------------------------------------------------
From Clock:  ADC2/PS_clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        3.478ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.339ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.478ns  (required time - arrival time)
  Source:                 ADC2/PS_clk_reg/Q
                            (clock source 'ADC2/PS_clk'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/PS_clk_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - ADC2/PS_clk fall@5.000ns)
  Data Path Delay:        1.138ns  (logic 0.053ns (4.655%)  route 1.085ns (95.345%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.382ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.465ns = ( 14.465 - 10.000 ) 
    Source Clock Delay      (SCD):    5.052ns = ( 10.052 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/PS_clk fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.905     9.783    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y1         FDCE (Prop_fdce_C_Q)         0.269    10.052 f  ADC2/PS_clk_reg/Q
                         net (fo=2, routed)           1.085    11.137    ADC2/PS_clk
    SLICE_X109Y1         LUT5 (Prop_lut5_I4_O)        0.053    11.190 r  ADC2/PS_clk_i_1/O
                         net (fo=1, routed)           0.000    11.190    ADC2/PS_clk_i_1_n_0
    SLICE_X109Y1         FDCE                                         r  ADC2/PS_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.792    14.465    ADC2/clk_in
    SLICE_X109Y1         FDCE                                         r  ADC2/PS_clk_reg/C
                         clock pessimism              0.204    14.670    
                         clock uncertainty           -0.035    14.634    
    SLICE_X109Y1         FDCE (Setup_fdce_C_D)        0.034    14.668    ADC2/PS_clk_reg
  -------------------------------------------------------------------
                         required time                         14.668    
                         arrival time                         -11.190    
  -------------------------------------------------------------------
                         slack                                  3.478    

Slack (MET) :             5.193ns  (required time - arrival time)
  Source:                 ADC2/MMCME2_ADV_inst/PSCLK
                            (rising edge-triggered cell MMCME2_ADV clocked by ADC2/PS_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/FSM_sequential_PS_state_f_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - ADC2/PS_clk rise@0.000ns)
  Data Path Delay:        3.832ns  (logic 0.911ns (23.773%)  route 2.921ns (76.227%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.974ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.324ns = ( 14.324 - 10.000 ) 
    Source Clock Delay      (SCD):    5.503ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/PS_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.905     4.783    ADC2/clk_in
    SLICE_X109Y1         FDCE (Prop_fdce_C_Q)         0.269     5.052 r  ADC2/PS_clk_reg/Q
                         net (fo=2, routed)           0.451     5.503    ADC2/PS_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  ADC2/MMCME2_ADV_inst/PSCLK
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_PSCLK_PSDONE)
                                                      0.805     6.308 r  ADC2/MMCME2_ADV_inst/PSDONE
                         net (fo=2, routed)           0.608     6.916    ADC2/PS_done
    SLICE_X109Y1         LUT6 (Prop_lut6_I1_O)        0.053     6.969 r  ADC2/FSM_sequential_PS_state_f[0]_i_2/O
                         net (fo=1, routed)           2.313     9.282    ADC2/FSM_sequential_PS_state_f[0]_i_2_n_0
    SLICE_X57Y25         LUT6 (Prop_lut6_I0_O)        0.053     9.335 r  ADC2/FSM_sequential_PS_state_f[0]_i_1/O
                         net (fo=1, routed)           0.000     9.335    ADC2/FSM_sequential_PS_state_f[0]_i_1_n_0
    SLICE_X57Y25         FDCE                                         r  ADC2/FSM_sequential_PS_state_f_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.651    14.324    ADC2/clk_in
    SLICE_X57Y25         FDCE                                         r  ADC2/FSM_sequential_PS_state_f_reg[0]/C
                         clock pessimism              0.204    14.529    
                         clock uncertainty           -0.035    14.493    
    SLICE_X57Y25         FDCE (Setup_fdce_C_D)        0.035    14.528    ADC2/FSM_sequential_PS_state_f_reg[0]
  -------------------------------------------------------------------
                         required time                         14.528    
                         arrival time                          -9.335    
  -------------------------------------------------------------------
                         slack                                  5.193    

Slack (MET) :             7.872ns  (required time - arrival time)
  Source:                 ADC2/MMCME2_ADV_inst/PSCLK
                            (rising edge-triggered cell MMCME2_ADV clocked by ADC2/PS_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/FSM_sequential_PS_state_f_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - ADC2/PS_clk rise@0.000ns)
  Data Path Delay:        1.294ns  (logic 0.858ns (66.311%)  route 0.436ns (33.689%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.833ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.465ns = ( 14.465 - 10.000 ) 
    Source Clock Delay      (SCD):    5.503ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/PS_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.905     4.783    ADC2/clk_in
    SLICE_X109Y1         FDCE (Prop_fdce_C_Q)         0.269     5.052 r  ADC2/PS_clk_reg/Q
                         net (fo=2, routed)           0.451     5.503    ADC2/PS_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  ADC2/MMCME2_ADV_inst/PSCLK
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_PSCLK_PSDONE)
                                                      0.805     6.308 r  ADC2/MMCME2_ADV_inst/PSDONE
                         net (fo=2, routed)           0.436     6.744    ADC2/PS_done
    SLICE_X109Y1         LUT6 (Prop_lut6_I0_O)        0.053     6.797 r  ADC2/FSM_sequential_PS_state_f[1]_i_1/O
                         net (fo=1, routed)           0.000     6.797    ADC2/FSM_sequential_PS_state_f[1]_i_1_n_0
    SLICE_X109Y1         FDCE                                         r  ADC2/FSM_sequential_PS_state_f_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.792    14.465    ADC2/clk_in
    SLICE_X109Y1         FDCE                                         r  ADC2/FSM_sequential_PS_state_f_reg[1]/C
                         clock pessimism              0.204    14.670    
                         clock uncertainty           -0.035    14.634    
    SLICE_X109Y1         FDCE (Setup_fdce_C_D)        0.035    14.669    ADC2/FSM_sequential_PS_state_f_reg[1]
  -------------------------------------------------------------------
                         required time                         14.669    
                         arrival time                          -6.797    
  -------------------------------------------------------------------
                         slack                                  7.872    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 ADC2/PS_clk_reg/Q
                            (clock source 'ADC2/PS_clk'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/PS_clk_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - ADC2/PS_clk rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.028ns (5.191%)  route 0.511ns (94.809%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.206ns
    Source Clock Delay      (SCD):    1.918ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/PS_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=141, routed)         0.717     1.818    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y1         FDCE (Prop_fdce_C_Q)         0.100     1.918 r  ADC2/PS_clk_reg/Q
                         net (fo=2, routed)           0.511     2.430    ADC2/PS_clk
    SLICE_X109Y1         LUT5 (Prop_lut5_I4_O)        0.028     2.458 r  ADC2/PS_clk_i_1/O
                         net (fo=1, routed)           0.000     2.458    ADC2/PS_clk_i_1_n_0
    SLICE_X109Y1         FDCE                                         r  ADC2/PS_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=141, routed)         0.957     2.206    ADC2/clk_in
    SLICE_X109Y1         FDCE                                         r  ADC2/PS_clk_reg/C
                         clock pessimism             -0.147     2.058    
    SLICE_X109Y1         FDCE (Hold_fdce_C_D)         0.060     2.118    ADC2/PS_clk_reg
  -------------------------------------------------------------------
                         required time                         -2.118    
                         arrival time                           2.458    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.567ns  (arrival time - required time)
  Source:                 ADC2/MMCME2_ADV_inst/PSCLK
                            (rising edge-triggered cell MMCME2_ADV clocked by ADC2/PS_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/FSM_sequential_PS_state_f_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - ADC2/PS_clk rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.346ns (62.692%)  route 0.206ns (37.308%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.206ns
    Source Clock Delay      (SCD):    2.134ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/PS_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=141, routed)         0.717     1.818    ADC2/clk_in
    SLICE_X109Y1         FDCE (Prop_fdce_C_Q)         0.100     1.918 r  ADC2/PS_clk_reg/Q
                         net (fo=2, routed)           0.215     2.134    ADC2/PS_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  ADC2/MMCME2_ADV_inst/PSCLK
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_PSCLK_PSDONE)
                                                      0.318     2.452 r  ADC2/MMCME2_ADV_inst/PSDONE
                         net (fo=2, routed)           0.206     2.658    ADC2/PS_done
    SLICE_X109Y1         LUT6 (Prop_lut6_I0_O)        0.028     2.686 r  ADC2/FSM_sequential_PS_state_f[1]_i_1/O
                         net (fo=1, routed)           0.000     2.686    ADC2/FSM_sequential_PS_state_f[1]_i_1_n_0
    SLICE_X109Y1         FDCE                                         r  ADC2/FSM_sequential_PS_state_f_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=141, routed)         0.957     2.206    ADC2/clk_in
    SLICE_X109Y1         FDCE                                         r  ADC2/FSM_sequential_PS_state_f_reg[1]/C
                         clock pessimism             -0.147     2.058    
    SLICE_X109Y1         FDCE (Hold_fdce_C_D)         0.060     2.118    ADC2/FSM_sequential_PS_state_f_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.118    
                         arrival time                           2.686    
  -------------------------------------------------------------------
                         slack                                  0.567    

Slack (MET) :             1.872ns  (arrival time - required time)
  Source:                 ADC2/MMCME2_ADV_inst/PSCLK
                            (rising edge-triggered cell MMCME2_ADV clocked by ADC2/PS_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/FSM_sequential_PS_state_f_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - ADC2/PS_clk rise@0.000ns)
  Data Path Delay:        1.767ns  (logic 0.374ns (21.165%)  route 1.393ns (78.835%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.164ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.117ns
    Source Clock Delay      (SCD):    2.134ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/PS_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=141, routed)         0.717     1.818    ADC2/clk_in
    SLICE_X109Y1         FDCE (Prop_fdce_C_Q)         0.100     1.918 r  ADC2/PS_clk_reg/Q
                         net (fo=2, routed)           0.215     2.134    ADC2/PS_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  ADC2/MMCME2_ADV_inst/PSCLK
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_PSCLK_PSDONE)
                                                      0.318     2.452 r  ADC2/MMCME2_ADV_inst/PSDONE
                         net (fo=2, routed)           0.269     2.721    ADC2/PS_done
    SLICE_X109Y1         LUT6 (Prop_lut6_I1_O)        0.028     2.749 r  ADC2/FSM_sequential_PS_state_f[0]_i_2/O
                         net (fo=1, routed)           1.124     3.873    ADC2/FSM_sequential_PS_state_f[0]_i_2_n_0
    SLICE_X57Y25         LUT6 (Prop_lut6_I0_O)        0.028     3.901 r  ADC2/FSM_sequential_PS_state_f[0]_i_1/O
                         net (fo=1, routed)           0.000     3.901    ADC2/FSM_sequential_PS_state_f[0]_i_1_n_0
    SLICE_X57Y25         FDCE                                         r  ADC2/FSM_sequential_PS_state_f_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=141, routed)         0.868     2.117    ADC2/clk_in
    SLICE_X57Y25         FDCE                                         r  ADC2/FSM_sequential_PS_state_f_reg[0]/C
                         clock pessimism             -0.147     1.969    
    SLICE_X57Y25         FDCE (Hold_fdce_C_D)         0.060     2.029    ADC2/FSM_sequential_PS_state_f_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.029    
                         arrival time                           3.901    
  -------------------------------------------------------------------
                         slack                                  1.872    





---------------------------------------------------------------------------------------------------
From Clock:  ADC2/spi_data[7]
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        2.638ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.730ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.638ns  (required time - arrival time)
  Source:                 ADC2/spi_data_reg[7]/Q
                            (clock source 'ADC2/spi_data[7]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/spi_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - ADC2/spi_data[7] fall@5.000ns)
  Data Path Delay:        1.981ns  (logic 0.053ns (2.675%)  route 1.928ns (97.325%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.381ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.334ns = ( 14.334 - 10.000 ) 
    Source Clock Delay      (SCD):    4.920ns = ( 9.920 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[7] fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.773     9.651    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y30         FDRE (Prop_fdre_C_Q)         0.269     9.920 f  ADC2/spi_data_reg[7]/Q
                         net (fo=3, routed)           1.928    11.848    ADC2/spi_data[7]
    SLICE_X53Y30         LUT6 (Prop_lut6_I5_O)        0.053    11.901 f  ADC2/spi_data[7]_i_1/O
                         net (fo=1, routed)           0.000    11.901    ADC2/spi_data[7]_i_1_n_0
    SLICE_X53Y30         FDRE                                         f  ADC2/spi_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.661    14.334    ADC2/clk_in
    SLICE_X53Y30         FDRE                                         r  ADC2/spi_data_reg[7]/C
                         clock pessimism              0.204    14.539    
                         clock uncertainty           -0.035    14.503    
    SLICE_X53Y30         FDRE (Setup_fdre_C_D)        0.035    14.538    ADC2/spi_data_reg[7]
  -------------------------------------------------------------------
                         required time                         14.538    
                         arrival time                         -11.901    
  -------------------------------------------------------------------
                         slack                                  2.638    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.730ns  (arrival time - required time)
  Source:                 ADC2/spi_data_reg[7]/Q
                            (clock source 'ADC2/spi_data[7]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/spi_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - ADC2/spi_data[7] rise@0.000ns)
  Data Path Delay:        0.927ns  (logic 0.028ns (3.020%)  route 0.899ns (96.980%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.137ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.125ns
    Source Clock Delay      (SCD):    1.840ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[7] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=141, routed)         0.639     1.740    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y30         FDRE (Prop_fdre_C_Q)         0.100     1.840 r  ADC2/spi_data_reg[7]/Q
                         net (fo=3, routed)           0.899     2.739    ADC2/spi_data[7]
    SLICE_X53Y30         LUT6 (Prop_lut6_I5_O)        0.028     2.767 r  ADC2/spi_data[7]_i_1/O
                         net (fo=1, routed)           0.000     2.767    ADC2/spi_data[7]_i_1_n_0
    SLICE_X53Y30         FDRE                                         r  ADC2/spi_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=141, routed)         0.876     2.125    ADC2/clk_in
    SLICE_X53Y30         FDRE                                         r  ADC2/spi_data_reg[7]/C
                         clock pessimism             -0.147     1.977    
    SLICE_X53Y30         FDRE (Hold_fdre_C_D)         0.060     2.037    ADC2/spi_data_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.037    
                         arrival time                           2.767    
  -------------------------------------------------------------------
                         slack                                  0.730    





---------------------------------------------------------------------------------------------------
From Clock:  ADC2/spi_data[8]
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        3.683ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.208ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.683ns  (required time - arrival time)
  Source:                 ADC2/spi_data_reg[8]/Q
                            (clock source 'ADC2/spi_data[8]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/spi_data_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - ADC2/spi_data[8] fall@5.000ns)
  Data Path Delay:        0.933ns  (logic 0.053ns (5.681%)  route 0.880ns (94.319%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.420ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.331ns = ( 14.331 - 10.000 ) 
    Source Clock Delay      (SCD):    4.956ns = ( 9.956 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[8] fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.770     9.648    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y29         FDRE (Prop_fdre_C_Q)         0.308     9.956 f  ADC2/spi_data_reg[8]/Q
                         net (fo=3, routed)           0.880    10.835    ADC2/spi_data[8]
    SLICE_X54Y29         LUT6 (Prop_lut6_I5_O)        0.053    10.888 f  ADC2/spi_data[8]_i_1/O
                         net (fo=1, routed)           0.000    10.888    ADC2/spi_data[8]_i_1_n_0
    SLICE_X54Y29         FDRE                                         f  ADC2/spi_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.658    14.331    ADC2/clk_in
    SLICE_X54Y29         FDRE                                         r  ADC2/spi_data_reg[8]/C
                         clock pessimism              0.204    14.536    
                         clock uncertainty           -0.035    14.500    
    SLICE_X54Y29         FDRE (Setup_fdre_C_D)        0.071    14.571    ADC2/spi_data_reg[8]
  -------------------------------------------------------------------
                         required time                         14.571    
                         arrival time                         -10.888    
  -------------------------------------------------------------------
                         slack                                  3.683    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 ADC2/spi_data_reg[8]/Q
                            (clock source 'ADC2/spi_data[8]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/spi_data_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - ADC2/spi_data[8] rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.028ns (6.765%)  route 0.386ns (93.235%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.119ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.122ns
    Source Clock Delay      (SCD):    1.855ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[8] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=141, routed)         0.636     1.737    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y29         FDRE (Prop_fdre_C_Q)         0.118     1.855 r  ADC2/spi_data_reg[8]/Q
                         net (fo=3, routed)           0.386     2.241    ADC2/spi_data[8]
    SLICE_X54Y29         LUT6 (Prop_lut6_I5_O)        0.028     2.269 r  ADC2/spi_data[8]_i_1/O
                         net (fo=1, routed)           0.000     2.269    ADC2/spi_data[8]_i_1_n_0
    SLICE_X54Y29         FDRE                                         r  ADC2/spi_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=141, routed)         0.873     2.122    ADC2/clk_in
    SLICE_X54Y29         FDRE                                         r  ADC2/spi_data_reg[8]/C
                         clock pessimism             -0.147     1.974    
    SLICE_X54Y29         FDRE (Hold_fdre_C_D)         0.087     2.061    ADC2/spi_data_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.061    
                         arrival time                           2.269    
  -------------------------------------------------------------------
                         slack                                  0.208    





---------------------------------------------------------------------------------------------------
From Clock:  ADC2/spi_data[9]
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        3.875ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.098ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.875ns  (required time - arrival time)
  Source:                 ADC2/spi_data_reg[9]/Q
                            (clock source 'ADC2/spi_data[9]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/spi_data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - ADC2/spi_data[9] fall@5.000ns)
  Data Path Delay:        0.741ns  (logic 0.053ns (7.149%)  route 0.688ns (92.851%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.420ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.331ns = ( 14.331 - 10.000 ) 
    Source Clock Delay      (SCD):    4.956ns = ( 9.956 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[9] fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.770     9.648    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y29         FDRE (Prop_fdre_C_Q)         0.308     9.956 f  ADC2/spi_data_reg[9]/Q
                         net (fo=3, routed)           0.688    10.644    ADC2/spi_data[9]
    SLICE_X54Y29         LUT6 (Prop_lut6_I5_O)        0.053    10.697 f  ADC2/spi_data[9]_i_1/O
                         net (fo=1, routed)           0.000    10.697    ADC2/spi_data[9]_i_1_n_0
    SLICE_X54Y29         FDRE                                         f  ADC2/spi_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.658    14.331    ADC2/clk_in
    SLICE_X54Y29         FDRE                                         r  ADC2/spi_data_reg[9]/C
                         clock pessimism              0.204    14.536    
                         clock uncertainty           -0.035    14.500    
    SLICE_X54Y29         FDRE (Setup_fdre_C_D)        0.072    14.572    ADC2/spi_data_reg[9]
  -------------------------------------------------------------------
                         required time                         14.572    
                         arrival time                         -10.697    
  -------------------------------------------------------------------
                         slack                                  3.875    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 ADC2/spi_data_reg[9]/Q
                            (clock source 'ADC2/spi_data[9]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/spi_data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - ADC2/spi_data[9] rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.028ns (9.198%)  route 0.276ns (90.802%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.119ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.122ns
    Source Clock Delay      (SCD):    1.855ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[9] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=141, routed)         0.636     1.737    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y29         FDRE (Prop_fdre_C_Q)         0.118     1.855 r  ADC2/spi_data_reg[9]/Q
                         net (fo=3, routed)           0.276     2.132    ADC2/spi_data[9]
    SLICE_X54Y29         LUT6 (Prop_lut6_I5_O)        0.028     2.160 r  ADC2/spi_data[9]_i_1/O
                         net (fo=1, routed)           0.000     2.160    ADC2/spi_data[9]_i_1_n_0
    SLICE_X54Y29         FDRE                                         r  ADC2/spi_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=141, routed)         0.873     2.122    ADC2/clk_in
    SLICE_X54Y29         FDRE                                         r  ADC2/spi_data_reg[9]/C
                         clock pessimism             -0.147     1.974    
    SLICE_X54Y29         FDRE (Hold_fdre_C_D)         0.087     2.061    ADC2/spi_data_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.061    
                         arrival time                           2.160    
  -------------------------------------------------------------------
                         slack                                  0.098    





---------------------------------------------------------------------------------------------------
From Clock:  ADC2/spi_trigger_reg_n_0
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        3.569ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.268ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.569ns  (required time - arrival time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/spi_trigger_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        1.050ns  (logic 0.053ns (5.049%)  route 0.997ns (94.951%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.381ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.334ns = ( 14.334 - 10.000 ) 
    Source Clock Delay      (SCD):    4.920ns = ( 9.920 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.773     9.651    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y30         FDCE (Prop_fdce_C_Q)         0.269     9.920 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          0.997    10.916    ADC2/spi_trigger_reg_n_0
    SLICE_X52Y30         LUT6 (Prop_lut6_I5_O)        0.053    10.969 f  ADC2/spi_trigger_i_1/O
                         net (fo=1, routed)           0.000    10.969    ADC2/spi_trigger_i_1_n_0
    SLICE_X52Y30         FDCE                                         f  ADC2/spi_trigger_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.661    14.334    ADC2/clk_in
    SLICE_X52Y30         FDCE                                         r  ADC2/spi_trigger_reg/C
                         clock pessimism              0.204    14.539    
                         clock uncertainty           -0.035    14.503    
    SLICE_X52Y30         FDCE (Setup_fdce_C_D)        0.035    14.538    ADC2/spi_trigger_reg
  -------------------------------------------------------------------
                         required time                         14.538    
                         arrival time                         -10.969    
  -------------------------------------------------------------------
                         slack                                  3.569    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/spi_trigger_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - ADC2/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.028ns (6.012%)  route 0.438ns (93.988%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.137ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.125ns
    Source Clock Delay      (SCD):    1.840ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=141, routed)         0.639     1.740    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y30         FDCE (Prop_fdce_C_Q)         0.100     1.840 r  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          0.438     2.278    ADC2/spi_trigger_reg_n_0
    SLICE_X52Y30         LUT6 (Prop_lut6_I5_O)        0.028     2.306 r  ADC2/spi_trigger_i_1/O
                         net (fo=1, routed)           0.000     2.306    ADC2/spi_trigger_i_1_n_0
    SLICE_X52Y30         FDCE                                         r  ADC2/spi_trigger_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=141, routed)         0.876     2.125    ADC2/clk_in
    SLICE_X52Y30         FDCE                                         r  ADC2/spi_trigger_reg/C
                         clock pessimism             -0.147     1.977    
    SLICE_X52Y30         FDCE (Hold_fdce_C_D)         0.061     2.038    ADC2/spi_trigger_reg
  -------------------------------------------------------------------
                         required time                         -2.038    
                         arrival time                           2.306    
  -------------------------------------------------------------------
                         slack                                  0.268    





---------------------------------------------------------------------------------------------------
From Clock:  clk_div_int
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.861ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.619ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.861ns  (required time - arrival time)
  Source:                 ADC2/pins[2].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/ADC1_out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        3.858ns  (logic 0.573ns (14.853%)  route 3.285ns (85.147%))
  Logic Levels:           0  
  Clock Path Skew:        -5.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.072ns = ( 14.072 - 10.000 ) 
    Source Clock Delay      (SCD):    9.330ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.965     4.843    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     4.931 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     7.305    ADC2/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     7.425 r  ADC2/BUFG_clk_div/O
                         net (fo=7, routed)           1.905     9.330    ADC2/clk_div
    ILOGIC_X0Y46         ISERDESE2                                    r  ADC2/pins[2].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y46         ISERDESE2 (Prop_iserdese2_CLKDIV_Q6)
                                                      0.573     9.903 r  ADC2/pins[2].ISERDESE2_inst/Q6
                         net (fo=1, routed)           3.285    13.187    ADC2/p_18_out
    SLICE_X0Y134         FDRE                                         r  ADC2/ADC1_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.399    14.072    ADC2/clk_in
    SLICE_X0Y134         FDRE                                         r  ADC2/ADC1_out_reg[11]/C
                         clock pessimism              0.204    14.277    
                         clock uncertainty           -0.194    14.083    
    SLICE_X0Y134         FDRE (Setup_fdre_C_D)       -0.034    14.049    ADC2/ADC1_out_reg[11]
  -------------------------------------------------------------------
                         required time                         14.049    
                         arrival time                         -13.187    
  -------------------------------------------------------------------
                         slack                                  0.861    

Slack (MET) :             0.873ns  (required time - arrival time)
  Source:                 ADC2/pins[3].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/ADC1_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        3.863ns  (logic 0.573ns (14.834%)  route 3.290ns (85.166%))
  Logic Levels:           0  
  Clock Path Skew:        -5.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.073ns = ( 14.073 - 10.000 ) 
    Source Clock Delay      (SCD):    9.314ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.965     4.843    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     4.931 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     7.305    ADC2/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     7.425 r  ADC2/BUFG_clk_div/O
                         net (fo=7, routed)           1.889     9.314    ADC2/clk_div
    ILOGIC_X0Y22         ISERDESE2                                    r  ADC2/pins[3].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y22         ISERDESE2 (Prop_iserdese2_CLKDIV_Q2)
                                                      0.573     9.887 r  ADC2/pins[3].ISERDESE2_inst/Q2
                         net (fo=1, routed)           3.290    13.176    ADC2/p_14_out
    SLICE_X0Y113         FDRE                                         r  ADC2/ADC1_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.400    14.073    ADC2/clk_in
    SLICE_X0Y113         FDRE                                         r  ADC2/ADC1_out_reg[2]/C
                         clock pessimism              0.204    14.278    
                         clock uncertainty           -0.194    14.084    
    SLICE_X0Y113         FDRE (Setup_fdre_C_D)       -0.034    14.050    ADC2/ADC1_out_reg[2]
  -------------------------------------------------------------------
                         required time                         14.050    
                         arrival time                         -13.176    
  -------------------------------------------------------------------
                         slack                                  0.873    

Slack (MET) :             0.874ns  (required time - arrival time)
  Source:                 ADC2/pins[2].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/ADC1_out_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        3.844ns  (logic 0.573ns (14.905%)  route 3.271ns (85.095%))
  Logic Levels:           0  
  Clock Path Skew:        -5.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.071ns = ( 14.071 - 10.000 ) 
    Source Clock Delay      (SCD):    9.330ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.965     4.843    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     4.931 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     7.305    ADC2/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     7.425 r  ADC2/BUFG_clk_div/O
                         net (fo=7, routed)           1.905     9.330    ADC2/clk_div
    ILOGIC_X0Y46         ISERDESE2                                    r  ADC2/pins[2].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y46         ISERDESE2 (Prop_iserdese2_CLKDIV_Q7)
                                                      0.573     9.903 r  ADC2/pins[2].ISERDESE2_inst/Q7
                         net (fo=1, routed)           3.271    13.174    ADC2/p_17_out
    SLICE_X0Y133         FDRE                                         r  ADC2/ADC1_out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.398    14.071    ADC2/clk_in
    SLICE_X0Y133         FDRE                                         r  ADC2/ADC1_out_reg[13]/C
                         clock pessimism              0.204    14.276    
                         clock uncertainty           -0.194    14.082    
    SLICE_X0Y133         FDRE (Setup_fdre_C_D)       -0.034    14.048    ADC2/ADC1_out_reg[13]
  -------------------------------------------------------------------
                         required time                         14.048    
                         arrival time                         -13.174    
  -------------------------------------------------------------------
                         slack                                  0.874    

Slack (MET) :             1.010ns  (required time - arrival time)
  Source:                 ADC2/pins[3].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/ADC1_out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        3.718ns  (logic 0.573ns (15.413%)  route 3.145ns (84.587%))
  Logic Levels:           0  
  Clock Path Skew:        -5.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.064ns = ( 14.064 - 10.000 ) 
    Source Clock Delay      (SCD):    9.314ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.965     4.843    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     4.931 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     7.305    ADC2/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     7.425 r  ADC2/BUFG_clk_div/O
                         net (fo=7, routed)           1.889     9.314    ADC2/clk_div
    ILOGIC_X0Y22         ISERDESE2                                    r  ADC2/pins[3].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y22         ISERDESE2 (Prop_iserdese2_CLKDIV_Q6)
                                                      0.573     9.887 r  ADC2/pins[3].ISERDESE2_inst/Q6
                         net (fo=1, routed)           3.145    13.031    ADC2/p_10_out
    SLICE_X0Y123         FDRE                                         r  ADC2/ADC1_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.391    14.064    ADC2/clk_in
    SLICE_X0Y123         FDRE                                         r  ADC2/ADC1_out_reg[10]/C
                         clock pessimism              0.204    14.269    
                         clock uncertainty           -0.194    14.075    
    SLICE_X0Y123         FDRE (Setup_fdre_C_D)       -0.034    14.041    ADC2/ADC1_out_reg[10]
  -------------------------------------------------------------------
                         required time                         14.041    
                         arrival time                         -13.031    
  -------------------------------------------------------------------
                         slack                                  1.010    

Slack (MET) :             1.014ns  (required time - arrival time)
  Source:                 ADC2/pins[3].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/ADC1_out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        3.704ns  (logic 0.573ns (15.470%)  route 3.131ns (84.530%))
  Logic Levels:           0  
  Clock Path Skew:        -5.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.066ns = ( 14.066 - 10.000 ) 
    Source Clock Delay      (SCD):    9.314ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.965     4.843    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     4.931 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     7.305    ADC2/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     7.425 r  ADC2/BUFG_clk_div/O
                         net (fo=7, routed)           1.889     9.314    ADC2/clk_div
    ILOGIC_X0Y22         ISERDESE2                                    r  ADC2/pins[3].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y22         ISERDESE2 (Prop_iserdese2_CLKDIV_Q5)
                                                      0.573     9.887 r  ADC2/pins[3].ISERDESE2_inst/Q5
                         net (fo=1, routed)           3.131    13.017    ADC2/p_11_out
    SLICE_X0Y121         FDRE                                         r  ADC2/ADC1_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.393    14.066    ADC2/clk_in
    SLICE_X0Y121         FDRE                                         r  ADC2/ADC1_out_reg[8]/C
                         clock pessimism              0.204    14.271    
                         clock uncertainty           -0.194    14.077    
    SLICE_X0Y121         FDRE (Setup_fdre_C_D)       -0.045    14.032    ADC2/ADC1_out_reg[8]
  -------------------------------------------------------------------
                         required time                         14.032    
                         arrival time                         -13.017    
  -------------------------------------------------------------------
                         slack                                  1.014    

Slack (MET) :             1.031ns  (required time - arrival time)
  Source:                 ADC2/pins[2].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/ADC1_out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        3.686ns  (logic 0.573ns (15.547%)  route 3.113ns (84.453%))
  Logic Levels:           0  
  Clock Path Skew:        -5.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.069ns = ( 14.069 - 10.000 ) 
    Source Clock Delay      (SCD):    9.330ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.965     4.843    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     4.931 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     7.305    ADC2/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     7.425 r  ADC2/BUFG_clk_div/O
                         net (fo=7, routed)           1.905     9.330    ADC2/clk_div
    ILOGIC_X0Y46         ISERDESE2                                    r  ADC2/pins[2].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y46         ISERDESE2 (Prop_iserdese2_CLKDIV_Q5)
                                                      0.573     9.903 r  ADC2/pins[2].ISERDESE2_inst/Q5
                         net (fo=1, routed)           3.113    13.015    ADC2/p_19_out
    SLICE_X0Y131         FDRE                                         r  ADC2/ADC1_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.396    14.069    ADC2/clk_in
    SLICE_X0Y131         FDRE                                         r  ADC2/ADC1_out_reg[9]/C
                         clock pessimism              0.204    14.274    
                         clock uncertainty           -0.194    14.080    
    SLICE_X0Y131         FDRE (Setup_fdre_C_D)       -0.034    14.046    ADC2/ADC1_out_reg[9]
  -------------------------------------------------------------------
                         required time                         14.046    
                         arrival time                         -13.015    
  -------------------------------------------------------------------
                         slack                                  1.031    

Slack (MET) :             1.065ns  (required time - arrival time)
  Source:                 ADC2/pins[3].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/ADC1_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        3.669ns  (logic 0.573ns (15.616%)  route 3.096ns (84.384%))
  Logic Levels:           0  
  Clock Path Skew:        -5.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.071ns = ( 14.071 - 10.000 ) 
    Source Clock Delay      (SCD):    9.314ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.965     4.843    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     4.931 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     7.305    ADC2/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     7.425 r  ADC2/BUFG_clk_div/O
                         net (fo=7, routed)           1.889     9.314    ADC2/clk_div
    ILOGIC_X0Y22         ISERDESE2                                    r  ADC2/pins[3].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y22         ISERDESE2 (Prop_iserdese2_CLKDIV_Q4)
                                                      0.573     9.887 r  ADC2/pins[3].ISERDESE2_inst/Q4
                         net (fo=1, routed)           3.096    12.983    ADC2/p_12_out
    SLICE_X0Y116         FDRE                                         r  ADC2/ADC1_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.398    14.071    ADC2/clk_in
    SLICE_X0Y116         FDRE                                         r  ADC2/ADC1_out_reg[6]/C
                         clock pessimism              0.204    14.276    
                         clock uncertainty           -0.194    14.082    
    SLICE_X0Y116         FDRE (Setup_fdre_C_D)       -0.034    14.048    ADC2/ADC1_out_reg[6]
  -------------------------------------------------------------------
                         required time                         14.048    
                         arrival time                         -12.983    
  -------------------------------------------------------------------
                         slack                                  1.065    

Slack (MET) :             1.124ns  (required time - arrival time)
  Source:                 ADC2/pins[3].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/ADC1_out_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        3.606ns  (logic 0.573ns (15.891%)  route 3.033ns (84.109%))
  Logic Levels:           0  
  Clock Path Skew:        -5.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.067ns = ( 14.067 - 10.000 ) 
    Source Clock Delay      (SCD):    9.314ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.965     4.843    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     4.931 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     7.305    ADC2/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     7.425 r  ADC2/BUFG_clk_div/O
                         net (fo=7, routed)           1.889     9.314    ADC2/clk_div
    ILOGIC_X0Y22         ISERDESE2                                    r  ADC2/pins[3].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y22         ISERDESE2 (Prop_iserdese2_CLKDIV_Q7)
                                                      0.573     9.887 r  ADC2/pins[3].ISERDESE2_inst/Q7
                         net (fo=1, routed)           3.033    12.919    ADC2/p_9_out
    SLICE_X0Y129         FDRE                                         r  ADC2/ADC1_out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.394    14.067    ADC2/clk_in
    SLICE_X0Y129         FDRE                                         r  ADC2/ADC1_out_reg[12]/C
                         clock pessimism              0.204    14.272    
                         clock uncertainty           -0.194    14.078    
    SLICE_X0Y129         FDRE (Setup_fdre_C_D)       -0.034    14.044    ADC2/ADC1_out_reg[12]
  -------------------------------------------------------------------
                         required time                         14.044    
                         arrival time                         -12.919    
  -------------------------------------------------------------------
                         slack                                  1.124    

Slack (MET) :             1.151ns  (required time - arrival time)
  Source:                 ADC2/pins[2].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/ADC1_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        3.561ns  (logic 0.573ns (16.089%)  route 2.988ns (83.911%))
  Logic Levels:           0  
  Clock Path Skew:        -5.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.065ns = ( 14.065 - 10.000 ) 
    Source Clock Delay      (SCD):    9.330ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.965     4.843    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     4.931 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     7.305    ADC2/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     7.425 r  ADC2/BUFG_clk_div/O
                         net (fo=7, routed)           1.905     9.330    ADC2/clk_div
    ILOGIC_X0Y46         ISERDESE2                                    r  ADC2/pins[2].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y46         ISERDESE2 (Prop_iserdese2_CLKDIV_Q3)
                                                      0.573     9.903 r  ADC2/pins[2].ISERDESE2_inst/Q3
                         net (fo=1, routed)           2.988    12.891    ADC2/p_21_out
    SLICE_X0Y127         FDRE                                         r  ADC2/ADC1_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.392    14.065    ADC2/clk_in
    SLICE_X0Y127         FDRE                                         r  ADC2/ADC1_out_reg[5]/C
                         clock pessimism              0.204    14.270    
                         clock uncertainty           -0.194    14.076    
    SLICE_X0Y127         FDRE (Setup_fdre_C_D)       -0.034    14.042    ADC2/ADC1_out_reg[5]
  -------------------------------------------------------------------
                         required time                         14.042    
                         arrival time                         -12.891    
  -------------------------------------------------------------------
                         slack                                  1.151    

Slack (MET) :             1.188ns  (required time - arrival time)
  Source:                 ADC2/pins[3].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/ADC1_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        3.537ns  (logic 0.573ns (16.201%)  route 2.964ns (83.799%))
  Logic Levels:           0  
  Clock Path Skew:        -5.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.073ns = ( 14.073 - 10.000 ) 
    Source Clock Delay      (SCD):    9.314ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.965     4.843    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     4.931 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     7.305    ADC2/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     7.425 r  ADC2/BUFG_clk_div/O
                         net (fo=7, routed)           1.889     9.314    ADC2/clk_div
    ILOGIC_X0Y22         ISERDESE2                                    r  ADC2/pins[3].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y22         ISERDESE2 (Prop_iserdese2_CLKDIV_Q3)
                                                      0.573     9.887 r  ADC2/pins[3].ISERDESE2_inst/Q3
                         net (fo=1, routed)           2.964    12.850    ADC2/p_13_out
    SLICE_X0Y113         FDRE                                         r  ADC2/ADC1_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.400    14.073    ADC2/clk_in
    SLICE_X0Y113         FDRE                                         r  ADC2/ADC1_out_reg[4]/C
                         clock pessimism              0.204    14.278    
                         clock uncertainty           -0.194    14.084    
    SLICE_X0Y113         FDRE (Setup_fdre_C_D)       -0.045    14.039    ADC2/ADC1_out_reg[4]
  -------------------------------------------------------------------
                         required time                         14.039    
                         arrival time                         -12.850    
  -------------------------------------------------------------------
                         slack                                  1.188    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.619ns  (arrival time - required time)
  Source:                 ADC2/pins[4].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/FR_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.193ns (50.082%)  route 0.192ns (49.918%))
  Logic Levels:           0  
  Clock Path Skew:        -1.468ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.200ns
    Source Clock Delay      (SCD):    3.520ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=141, routed)         0.697     1.798    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.848 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     2.779    ADC2/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.805 r  ADC2/BUFG_clk_div/O
                         net (fo=7, routed)           0.715     3.520    ADC2/clk_div
    ILOGIC_X0Y34         ISERDESE2                                    r  ADC2/pins[4].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y34         ISERDESE2 (Prop_iserdese2_CLKDIV_Q4)
                                                      0.193     3.713 r  ADC2/pins[4].ISERDESE2_inst/Q4
                         net (fo=1, routed)           0.192     3.906    ADC2/p_4_out
    SLICE_X1Y34          FDRE                                         r  ADC2/FR_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=141, routed)         0.951     2.200    ADC2/clk_in
    SLICE_X1Y34          FDRE                                         r  ADC2/FR_out_reg[4]/C
                         clock pessimism             -0.147     2.052    
                         clock uncertainty            0.194     2.246    
    SLICE_X1Y34          FDRE (Hold_fdre_C_D)         0.041     2.287    ADC2/FR_out_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.287    
                         arrival time                           3.906    
  -------------------------------------------------------------------
                         slack                                  1.619    

Slack (MET) :             1.660ns  (arrival time - required time)
  Source:                 ADC2/pins[4].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/FR_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.193ns (45.509%)  route 0.231ns (54.491%))
  Logic Levels:           0  
  Clock Path Skew:        -1.468ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.200ns
    Source Clock Delay      (SCD):    3.520ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=141, routed)         0.697     1.798    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.848 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     2.779    ADC2/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.805 r  ADC2/BUFG_clk_div/O
                         net (fo=7, routed)           0.715     3.520    ADC2/clk_div
    ILOGIC_X0Y34         ISERDESE2                                    r  ADC2/pins[4].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y34         ISERDESE2 (Prop_iserdese2_CLKDIV_Q6)
                                                      0.193     3.713 r  ADC2/pins[4].ISERDESE2_inst/Q6
                         net (fo=1, routed)           0.231     3.944    ADC2/p_2_out
    SLICE_X0Y34          FDRE                                         r  ADC2/FR_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=141, routed)         0.951     2.200    ADC2/clk_in
    SLICE_X0Y34          FDRE                                         r  ADC2/FR_out_reg[2]/C
                         clock pessimism             -0.147     2.052    
                         clock uncertainty            0.194     2.246    
    SLICE_X0Y34          FDRE (Hold_fdre_C_D)         0.038     2.284    ADC2/FR_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.284    
                         arrival time                           3.944    
  -------------------------------------------------------------------
                         slack                                  1.660    

Slack (MET) :             1.661ns  (arrival time - required time)
  Source:                 ADC2/pins[4].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/FR_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.193ns (44.913%)  route 0.237ns (55.087%))
  Logic Levels:           0  
  Clock Path Skew:        -1.468ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.200ns
    Source Clock Delay      (SCD):    3.520ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=141, routed)         0.697     1.798    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.848 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     2.779    ADC2/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.805 r  ADC2/BUFG_clk_div/O
                         net (fo=7, routed)           0.715     3.520    ADC2/clk_div
    ILOGIC_X0Y34         ISERDESE2                                    r  ADC2/pins[4].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y34         ISERDESE2 (Prop_iserdese2_CLKDIV_Q2)
                                                      0.193     3.713 r  ADC2/pins[4].ISERDESE2_inst/Q2
                         net (fo=1, routed)           0.237     3.950    ADC2/p_6_out
    SLICE_X0Y34          FDRE                                         r  ADC2/FR_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=141, routed)         0.951     2.200    ADC2/clk_in
    SLICE_X0Y34          FDRE                                         r  ADC2/FR_out_reg[6]/C
                         clock pessimism             -0.147     2.052    
                         clock uncertainty            0.194     2.246    
    SLICE_X0Y34          FDRE (Hold_fdre_C_D)         0.043     2.289    ADC2/FR_out_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.289    
                         arrival time                           3.950    
  -------------------------------------------------------------------
                         slack                                  1.661    

Slack (MET) :             1.661ns  (arrival time - required time)
  Source:                 ADC2/pins[4].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/FR_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.193ns (45.402%)  route 0.232ns (54.598%))
  Logic Levels:           0  
  Clock Path Skew:        -1.468ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.200ns
    Source Clock Delay      (SCD):    3.520ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=141, routed)         0.697     1.798    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.848 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     2.779    ADC2/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.805 r  ADC2/BUFG_clk_div/O
                         net (fo=7, routed)           0.715     3.520    ADC2/clk_div
    ILOGIC_X0Y34         ISERDESE2                                    r  ADC2/pins[4].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y34         ISERDESE2 (Prop_iserdese2_CLKDIV_Q5)
                                                      0.193     3.713 r  ADC2/pins[4].ISERDESE2_inst/Q5
                         net (fo=1, routed)           0.232     3.945    ADC2/p_3_out
    SLICE_X1Y34          FDRE                                         r  ADC2/FR_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=141, routed)         0.951     2.200    ADC2/clk_in
    SLICE_X1Y34          FDRE                                         r  ADC2/FR_out_reg[3]/C
                         clock pessimism             -0.147     2.052    
                         clock uncertainty            0.194     2.246    
    SLICE_X1Y34          FDRE (Hold_fdre_C_D)         0.038     2.284    ADC2/FR_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.284    
                         arrival time                           3.945    
  -------------------------------------------------------------------
                         slack                                  1.661    

Slack (MET) :             1.662ns  (arrival time - required time)
  Source:                 ADC2/pins[4].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/FR_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.193ns (45.152%)  route 0.234ns (54.848%))
  Logic Levels:           0  
  Clock Path Skew:        -1.468ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.200ns
    Source Clock Delay      (SCD):    3.520ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=141, routed)         0.697     1.798    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.848 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     2.779    ADC2/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.805 r  ADC2/BUFG_clk_div/O
                         net (fo=7, routed)           0.715     3.520    ADC2/clk_div
    ILOGIC_X0Y34         ISERDESE2                                    r  ADC2/pins[4].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y34         ISERDESE2 (Prop_iserdese2_CLKDIV_Q7)
                                                      0.193     3.713 r  ADC2/pins[4].ISERDESE2_inst/Q7
                         net (fo=1, routed)           0.234     3.948    ADC2/p_1_out
    SLICE_X1Y34          FDRE                                         r  ADC2/FR_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=141, routed)         0.951     2.200    ADC2/clk_in
    SLICE_X1Y34          FDRE                                         r  ADC2/FR_out_reg[1]/C
                         clock pessimism             -0.147     2.052    
                         clock uncertainty            0.194     2.246    
    SLICE_X1Y34          FDRE (Hold_fdre_C_D)         0.040     2.286    ADC2/FR_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.286    
                         arrival time                           3.948    
  -------------------------------------------------------------------
                         slack                                  1.662    

Slack (MET) :             1.662ns  (arrival time - required time)
  Source:                 ADC2/pins[4].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/FR_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.193ns (44.814%)  route 0.238ns (55.185%))
  Logic Levels:           0  
  Clock Path Skew:        -1.468ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.200ns
    Source Clock Delay      (SCD):    3.520ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=141, routed)         0.697     1.798    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.848 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     2.779    ADC2/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.805 r  ADC2/BUFG_clk_div/O
                         net (fo=7, routed)           0.715     3.520    ADC2/clk_div
    ILOGIC_X0Y34         ISERDESE2                                    r  ADC2/pins[4].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y34         ISERDESE2 (Prop_iserdese2_CLKDIV_Q1)
                                                      0.193     3.713 r  ADC2/pins[4].ISERDESE2_inst/Q1
                         net (fo=1, routed)           0.238     3.951    ADC2/p_7_out
    SLICE_X1Y34          FDRE                                         r  ADC2/FR_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=141, routed)         0.951     2.200    ADC2/clk_in
    SLICE_X1Y34          FDRE                                         r  ADC2/FR_out_reg[7]/C
                         clock pessimism             -0.147     2.052    
                         clock uncertainty            0.194     2.246    
    SLICE_X1Y34          FDRE (Hold_fdre_C_D)         0.043     2.289    ADC2/FR_out_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.289    
                         arrival time                           3.951    
  -------------------------------------------------------------------
                         slack                                  1.662    

Slack (MET) :             1.663ns  (arrival time - required time)
  Source:                 ADC2/pins[4].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/FR_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.193ns (45.034%)  route 0.236ns (54.966%))
  Logic Levels:           0  
  Clock Path Skew:        -1.468ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.200ns
    Source Clock Delay      (SCD):    3.520ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=141, routed)         0.697     1.798    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.848 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     2.779    ADC2/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.805 r  ADC2/BUFG_clk_div/O
                         net (fo=7, routed)           0.715     3.520    ADC2/clk_div
    ILOGIC_X0Y34         ISERDESE2                                    r  ADC2/pins[4].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y34         ISERDESE2 (Prop_iserdese2_CLKDIV_Q8)
                                                      0.193     3.713 r  ADC2/pins[4].ISERDESE2_inst/Q8
                         net (fo=1, routed)           0.236     3.949    ADC2/p_0_out
    SLICE_X0Y34          FDRE                                         r  ADC2/FR_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=141, routed)         0.951     2.200    ADC2/clk_in
    SLICE_X0Y34          FDRE                                         r  ADC2/FR_out_reg[0]/C
                         clock pessimism             -0.147     2.052    
                         clock uncertainty            0.194     2.246    
    SLICE_X0Y34          FDRE (Hold_fdre_C_D)         0.040     2.286    ADC2/FR_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.286    
                         arrival time                           3.949    
  -------------------------------------------------------------------
                         slack                                  1.663    

Slack (MET) :             1.674ns  (arrival time - required time)
  Source:                 ADC2/pins[2].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/ADC1_out_reg[15]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.193ns (43.641%)  route 0.249ns (56.359%))
  Logic Levels:           0  
  Clock Path Skew:        -1.465ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.207ns
    Source Clock Delay      (SCD):    3.524ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=141, routed)         0.697     1.798    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.848 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     2.779    ADC2/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.805 r  ADC2/BUFG_clk_div/O
                         net (fo=7, routed)           0.719     3.524    ADC2/clk_div
    ILOGIC_X0Y46         ISERDESE2                                    r  ADC2/pins[2].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y46         ISERDESE2 (Prop_iserdese2_CLKDIV_Q8)
                                                      0.193     3.717 r  ADC2/pins[2].ISERDESE2_inst/Q8
                         net (fo=2, routed)           0.249     3.966    ADC2/p_16_out
    SLICE_X0Y47          FDRE                                         r  ADC2/ADC1_out_reg[15]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=141, routed)         0.958     2.207    ADC2/clk_in
    SLICE_X0Y47          FDRE                                         r  ADC2/ADC1_out_reg[15]_lopt_replica/C
                         clock pessimism             -0.147     2.059    
                         clock uncertainty            0.194     2.253    
    SLICE_X0Y47          FDRE (Hold_fdre_C_D)         0.040     2.293    ADC2/ADC1_out_reg[15]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -2.293    
                         arrival time                           3.966    
  -------------------------------------------------------------------
                         slack                                  1.674    

Slack (MET) :             1.693ns  (arrival time - required time)
  Source:                 ADC2/pins[3].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/ADC1_out_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.193ns (41.492%)  route 0.272ns (58.508%))
  Logic Levels:           0  
  Clock Path Skew:        -1.462ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.199ns
    Source Clock Delay      (SCD):    3.513ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=141, routed)         0.697     1.798    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.848 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     2.779    ADC2/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.805 r  ADC2/BUFG_clk_div/O
                         net (fo=7, routed)           0.708     3.513    ADC2/clk_div
    ILOGIC_X0Y22         ISERDESE2                                    r  ADC2/pins[3].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y22         ISERDESE2 (Prop_iserdese2_CLKDIV_Q8)
                                                      0.193     3.706 r  ADC2/pins[3].ISERDESE2_inst/Q8
                         net (fo=1, routed)           0.272     3.978    ADC2/p_8_out
    SLICE_X0Y16          FDRE                                         r  ADC2/ADC1_out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=141, routed)         0.950     2.199    ADC2/clk_in
    SLICE_X0Y16          FDRE                                         r  ADC2/ADC1_out_reg[14]/C
                         clock pessimism             -0.147     2.051    
                         clock uncertainty            0.194     2.245    
    SLICE_X0Y16          FDRE (Hold_fdre_C_D)         0.040     2.285    ADC2/ADC1_out_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.285    
                         arrival time                           3.978    
  -------------------------------------------------------------------
                         slack                                  1.693    

Slack (MET) :             1.713ns  (arrival time - required time)
  Source:                 ADC2/pins[4].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/FR_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.193ns (40.218%)  route 0.287ns (59.782%))
  Logic Levels:           0  
  Clock Path Skew:        -1.468ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.200ns
    Source Clock Delay      (SCD):    3.520ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=141, routed)         0.697     1.798    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.848 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     2.779    ADC2/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.805 r  ADC2/BUFG_clk_div/O
                         net (fo=7, routed)           0.715     3.520    ADC2/clk_div
    ILOGIC_X0Y34         ISERDESE2                                    r  ADC2/pins[4].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y34         ISERDESE2 (Prop_iserdese2_CLKDIV_Q3)
                                                      0.193     3.713 r  ADC2/pins[4].ISERDESE2_inst/Q3
                         net (fo=1, routed)           0.287     4.000    ADC2/p_5_out
    SLICE_X0Y34          FDRE                                         r  ADC2/FR_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=141, routed)         0.951     2.200    ADC2/clk_in
    SLICE_X0Y34          FDRE                                         r  ADC2/FR_out_reg[5]/C
                         clock pessimism             -0.147     2.052    
                         clock uncertainty            0.194     2.246    
    SLICE_X0Y34          FDRE (Hold_fdre_C_D)         0.041     2.287    ADC2/FR_out_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.287    
                         arrival time                           4.000    
  -------------------------------------------------------------------
                         slack                                  1.713    





---------------------------------------------------------------------------------------------------
From Clock:  rstLEDclk/clk__0
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        3.617ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.259ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.617ns  (required time - arrival time)
  Source:                 rstLEDclk/div_clk_reg/Q
                            (clock source 'rstLEDclk/clk__0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rstLEDclk/div_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - rstLEDclk/clk__0 fall@5.000ns)
  Data Path Delay:        1.002ns  (logic 0.053ns (5.287%)  route 0.949ns (94.713%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.380ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.953ns = ( 13.953 - 10.000 ) 
    Source Clock Delay      (SCD):    4.538ns = ( 9.538 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rstLEDclk/clk__0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.391     9.269    rstLEDclk/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.269     9.538 f  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.949    10.487    rstLEDclk/clk__0
    SLICE_X55Y146        LUT5 (Prop_lut5_I4_O)        0.053    10.540 f  rstLEDclk/div_clk_i_1/O
                         net (fo=1, routed)           0.000    10.540    rstLEDclk/div_clk_i_1_n_0
    SLICE_X55Y146        FDRE                                         f  rstLEDclk/div_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.280    13.953    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE                                         r  rstLEDclk/div_clk_reg/C
                         clock pessimism              0.204    14.158    
                         clock uncertainty           -0.035    14.122    
    SLICE_X55Y146        FDRE (Setup_fdre_C_D)        0.035    14.157    rstLEDclk/div_clk_reg
  -------------------------------------------------------------------
                         required time                         14.157    
                         arrival time                         -10.540    
  -------------------------------------------------------------------
                         slack                                  3.617    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 rstLEDclk/div_clk_reg/Q
                            (clock source 'rstLEDclk/clk__0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rstLEDclk/div_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - rstLEDclk/clk__0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.028ns (6.675%)  route 0.391ns (93.325%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.742ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=141, routed)         0.541     1.642    rstLEDclk/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.100     1.742 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.391     2.134    rstLEDclk/clk__0
    SLICE_X55Y146        LUT5 (Prop_lut5_I4_O)        0.028     2.162 r  rstLEDclk/div_clk_i_1/O
                         net (fo=1, routed)           0.000     2.162    rstLEDclk/div_clk_i_1_n_0
    SLICE_X55Y146        FDRE                                         r  rstLEDclk/div_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=141, routed)         0.740     1.989    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE                                         r  rstLEDclk/div_clk_reg/C
                         clock pessimism             -0.147     1.841    
    SLICE_X55Y146        FDRE (Hold_fdre_C_D)         0.061     1.902    rstLEDclk/div_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.902    
                         arrival time                           2.162    
  -------------------------------------------------------------------
                         slack                                  0.259    





---------------------------------------------------------------------------------------------------
From Clock:  rst_in
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.149ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.382ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.149ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/rst_out_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.491ns  (logic 0.053ns (3.554%)  route 1.438ns (96.446%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.342ns = ( 14.342 - 10.000 ) 
    Source Clock Delay      (SCD):    7.627ns = ( 12.627 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.269     9.538 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.887    10.425    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.545 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.774    12.319    clk__0_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y20         FDRE (Prop_fdre_C_Q)         0.308    12.627 f  rst_in_reg/Q
                         net (fo=139, routed)         1.152    13.779    AD9783_inst1/rst_in
    SLICE_X45Y31         LUT3 (Prop_lut3_I2_O)        0.053    13.832 r  AD9783_inst1/rst_out_i_1/O
                         net (fo=1, routed)           0.286    14.118    AD9783_inst1/rst_out1_out
    SLICE_X45Y31         FDRE                                         r  AD9783_inst1/rst_out_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.669    14.342    AD9783_inst1/clk_in
    SLICE_X45Y31         FDRE                                         r  AD9783_inst1/rst_out_reg/C
                         clock pessimism              0.204    14.547    
                         clock uncertainty           -0.035    14.511    
    SLICE_X45Y31         FDRE (Setup_fdre_C_CE)      -0.244    14.267    AD9783_inst1/rst_out_reg
  -------------------------------------------------------------------
                         required time                         14.267    
                         arrival time                         -14.118    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.648ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/spi_data_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.270ns  (logic 0.053ns (4.173%)  route 1.217ns (95.827%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -3.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.340ns = ( 14.340 - 10.000 ) 
    Source Clock Delay      (SCD):    7.627ns = ( 12.627 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.269     9.538 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.887    10.425    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.545 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.774    12.319    clk__0_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y20         FDRE (Prop_fdre_C_Q)         0.308    12.627 f  rst_in_reg/Q
                         net (fo=139, routed)         1.217    13.844    AD9783_inst1/rst_in
    SLICE_X45Y29         LUT5 (Prop_lut5_I3_O)        0.053    13.897 r  AD9783_inst1/spi_data[15]_i_1/O
                         net (fo=1, routed)           0.000    13.897    AD9783_inst1/spi_data[15]_i_1_n_0
    SLICE_X45Y29         FDRE                                         r  AD9783_inst1/spi_data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.667    14.340    AD9783_inst1/clk_in
    SLICE_X45Y29         FDRE                                         r  AD9783_inst1/spi_data_reg[15]/C
                         clock pessimism              0.204    14.545    
                         clock uncertainty           -0.035    14.509    
    SLICE_X45Y29         FDRE (Setup_fdre_C_D)        0.035    14.544    AD9783_inst1/spi_data_reg[15]
  -------------------------------------------------------------------
                         required time                         14.544    
                         arrival time                         -13.897    
  -------------------------------------------------------------------
                         slack                                  0.648    

Slack (MET) :             0.650ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/spi_data_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.267ns  (logic 0.053ns (4.183%)  route 1.214ns (95.817%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -3.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.340ns = ( 14.340 - 10.000 ) 
    Source Clock Delay      (SCD):    7.627ns = ( 12.627 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.269     9.538 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.887    10.425    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.545 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.774    12.319    clk__0_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y20         FDRE (Prop_fdre_C_Q)         0.308    12.627 f  rst_in_reg/Q
                         net (fo=139, routed)         1.214    13.841    AD9783_inst1/rst_in
    SLICE_X45Y29         LUT5 (Prop_lut5_I3_O)        0.053    13.894 r  AD9783_inst1/spi_data[10]_i_1/O
                         net (fo=1, routed)           0.000    13.894    AD9783_inst1/spi_data[10]_i_1_n_0
    SLICE_X45Y29         FDRE                                         r  AD9783_inst1/spi_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.667    14.340    AD9783_inst1/clk_in
    SLICE_X45Y29         FDRE                                         r  AD9783_inst1/spi_data_reg[10]/C
                         clock pessimism              0.204    14.545    
                         clock uncertainty           -0.035    14.509    
    SLICE_X45Y29         FDRE (Setup_fdre_C_D)        0.034    14.543    AD9783_inst1/spi_data_reg[10]
  -------------------------------------------------------------------
                         required time                         14.543    
                         arrival time                         -13.894    
  -------------------------------------------------------------------
                         slack                                  0.650    

Slack (MET) :             0.679ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/spi_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.232ns  (logic 0.053ns (4.301%)  route 1.179ns (95.699%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -3.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.334ns = ( 14.334 - 10.000 ) 
    Source Clock Delay      (SCD):    7.627ns = ( 12.627 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.269     9.538 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.887    10.425    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.545 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.774    12.319    clk__0_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y20         FDRE (Prop_fdre_C_Q)         0.308    12.627 f  rst_in_reg/Q
                         net (fo=139, routed)         1.179    13.806    ADC2/rst_in
    SLICE_X53Y30         LUT6 (Prop_lut6_I4_O)        0.053    13.859 r  ADC2/spi_data[7]_i_1/O
                         net (fo=1, routed)           0.000    13.859    ADC2/spi_data[7]_i_1_n_0
    SLICE_X53Y30         FDRE                                         r  ADC2/spi_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.661    14.334    ADC2/clk_in
    SLICE_X53Y30         FDRE                                         r  ADC2/spi_data_reg[7]/C
                         clock pessimism              0.204    14.539    
                         clock uncertainty           -0.035    14.503    
    SLICE_X53Y30         FDRE (Setup_fdre_C_D)        0.035    14.538    ADC2/spi_data_reg[7]
  -------------------------------------------------------------------
                         required time                         14.538    
                         arrival time                         -13.859    
  -------------------------------------------------------------------
                         slack                                  0.679    

Slack (MET) :             0.887ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/spi_data_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.058ns  (logic 0.053ns (5.011%)  route 1.005ns (94.989%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -3.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.331ns = ( 14.331 - 10.000 ) 
    Source Clock Delay      (SCD):    7.627ns = ( 12.627 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.269     9.538 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.887    10.425    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.545 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.774    12.319    clk__0_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y20         FDRE (Prop_fdre_C_Q)         0.308    12.627 f  rst_in_reg/Q
                         net (fo=139, routed)         1.005    13.631    ADC2/rst_in
    SLICE_X54Y29         LUT6 (Prop_lut6_I4_O)        0.053    13.684 r  ADC2/spi_data[8]_i_1/O
                         net (fo=1, routed)           0.000    13.684    ADC2/spi_data[8]_i_1_n_0
    SLICE_X54Y29         FDRE                                         r  ADC2/spi_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.658    14.331    ADC2/clk_in
    SLICE_X54Y29         FDRE                                         r  ADC2/spi_data_reg[8]/C
                         clock pessimism              0.204    14.536    
                         clock uncertainty           -0.035    14.500    
    SLICE_X54Y29         FDRE (Setup_fdre_C_D)        0.071    14.571    ADC2/spi_data_reg[8]
  -------------------------------------------------------------------
                         required time                         14.571    
                         arrival time                         -13.684    
  -------------------------------------------------------------------
                         slack                                  0.887    

Slack (MET) :             0.890ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/spi_data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.056ns  (logic 0.053ns (5.020%)  route 1.003ns (94.980%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -3.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.331ns = ( 14.331 - 10.000 ) 
    Source Clock Delay      (SCD):    7.627ns = ( 12.627 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.269     9.538 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.887    10.425    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.545 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.774    12.319    clk__0_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y20         FDRE (Prop_fdre_C_Q)         0.308    12.627 f  rst_in_reg/Q
                         net (fo=139, routed)         1.003    13.629    ADC2/rst_in
    SLICE_X54Y29         LUT6 (Prop_lut6_I4_O)        0.053    13.682 r  ADC2/spi_data[9]_i_1/O
                         net (fo=1, routed)           0.000    13.682    ADC2/spi_data[9]_i_1_n_0
    SLICE_X54Y29         FDRE                                         r  ADC2/spi_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.658    14.331    ADC2/clk_in
    SLICE_X54Y29         FDRE                                         r  ADC2/spi_data_reg[9]/C
                         clock pessimism              0.204    14.536    
                         clock uncertainty           -0.035    14.500    
    SLICE_X54Y29         FDRE (Setup_fdre_C_D)        0.072    14.572    ADC2/spi_data_reg[9]
  -------------------------------------------------------------------
                         required time                         14.572    
                         arrival time                         -13.682    
  -------------------------------------------------------------------
                         slack                                  0.890    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.382ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/spi_data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - rst_in rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.028ns (5.122%)  route 0.519ns (94.878%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.922ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.122ns
    Source Clock Delay      (SCD):    2.896ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=141, routed)         0.541     1.642    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.100     1.742 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.368     2.110    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.136 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.642     2.778    clk__0_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y20         FDRE (Prop_fdre_C_Q)         0.118     2.896 r  rst_in_reg/Q
                         net (fo=139, routed)         0.519     3.415    ADC2/rst_in
    SLICE_X54Y29         LUT6 (Prop_lut6_I4_O)        0.028     3.443 r  ADC2/spi_data[9]_i_1/O
                         net (fo=1, routed)           0.000     3.443    ADC2/spi_data[9]_i_1_n_0
    SLICE_X54Y29         FDRE                                         r  ADC2/spi_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=141, routed)         0.873     2.122    ADC2/clk_in
    SLICE_X54Y29         FDRE                                         r  ADC2/spi_data_reg[9]/C
                         clock pessimism             -0.147     1.974    
    SLICE_X54Y29         FDRE (Hold_fdre_C_D)         0.087     2.061    ADC2/spi_data_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.061    
                         arrival time                           3.443    
  -------------------------------------------------------------------
                         slack                                  1.382    

Slack (MET) :             1.383ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/spi_data_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - rst_in rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.028ns (5.112%)  route 0.520ns (94.888%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.922ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.122ns
    Source Clock Delay      (SCD):    2.896ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=141, routed)         0.541     1.642    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.100     1.742 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.368     2.110    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.136 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.642     2.778    clk__0_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y20         FDRE (Prop_fdre_C_Q)         0.118     2.896 r  rst_in_reg/Q
                         net (fo=139, routed)         0.520     3.416    ADC2/rst_in
    SLICE_X54Y29         LUT6 (Prop_lut6_I4_O)        0.028     3.444 r  ADC2/spi_data[8]_i_1/O
                         net (fo=1, routed)           0.000     3.444    ADC2/spi_data[8]_i_1_n_0
    SLICE_X54Y29         FDRE                                         r  ADC2/spi_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=141, routed)         0.873     2.122    ADC2/clk_in
    SLICE_X54Y29         FDRE                                         r  ADC2/spi_data_reg[8]/C
                         clock pessimism             -0.147     1.974    
    SLICE_X54Y29         FDRE (Hold_fdre_C_D)         0.087     2.061    ADC2/spi_data_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.061    
                         arrival time                           3.444    
  -------------------------------------------------------------------
                         slack                                  1.383    

Slack (MET) :             1.468ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/spi_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - rst_in rise@0.000ns)
  Data Path Delay:        0.609ns  (logic 0.028ns (4.595%)  route 0.581ns (95.405%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.919ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.125ns
    Source Clock Delay      (SCD):    2.896ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=141, routed)         0.541     1.642    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.100     1.742 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.368     2.110    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.136 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.642     2.778    clk__0_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y20         FDRE (Prop_fdre_C_Q)         0.118     2.896 r  rst_in_reg/Q
                         net (fo=139, routed)         0.581     3.478    ADC2/rst_in
    SLICE_X53Y30         LUT6 (Prop_lut6_I4_O)        0.028     3.506 r  ADC2/spi_data[7]_i_1/O
                         net (fo=1, routed)           0.000     3.506    ADC2/spi_data[7]_i_1_n_0
    SLICE_X53Y30         FDRE                                         r  ADC2/spi_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=141, routed)         0.876     2.125    ADC2/clk_in
    SLICE_X53Y30         FDRE                                         r  ADC2/spi_data_reg[7]/C
                         clock pessimism             -0.147     1.977    
    SLICE_X53Y30         FDRE (Hold_fdre_C_D)         0.060     2.037    ADC2/spi_data_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.037    
                         arrival time                           3.506    
  -------------------------------------------------------------------
                         slack                                  1.468    

Slack (MET) :             1.520ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/spi_data_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - rst_in rise@0.000ns)
  Data Path Delay:        0.666ns  (logic 0.028ns (4.204%)  route 0.638ns (95.796%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.914ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.130ns
    Source Clock Delay      (SCD):    2.896ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=141, routed)         0.541     1.642    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.100     1.742 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.368     2.110    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.136 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.642     2.778    clk__0_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y20         FDRE (Prop_fdre_C_Q)         0.118     2.896 r  rst_in_reg/Q
                         net (fo=139, routed)         0.638     3.534    AD9783_inst1/rst_in
    SLICE_X45Y29         LUT5 (Prop_lut5_I3_O)        0.028     3.562 r  AD9783_inst1/spi_data[10]_i_1/O
                         net (fo=1, routed)           0.000     3.562    AD9783_inst1/spi_data[10]_i_1_n_0
    SLICE_X45Y29         FDRE                                         r  AD9783_inst1/spi_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=141, routed)         0.881     2.130    AD9783_inst1/clk_in
    SLICE_X45Y29         FDRE                                         r  AD9783_inst1/spi_data_reg[10]/C
                         clock pessimism             -0.147     1.982    
    SLICE_X45Y29         FDRE (Hold_fdre_C_D)         0.060     2.042    AD9783_inst1/spi_data_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.042    
                         arrival time                           3.562    
  -------------------------------------------------------------------
                         slack                                  1.520    

Slack (MET) :             1.521ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/spi_data_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - rst_in rise@0.000ns)
  Data Path Delay:        0.667ns  (logic 0.028ns (4.198%)  route 0.639ns (95.802%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.914ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.130ns
    Source Clock Delay      (SCD):    2.896ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=141, routed)         0.541     1.642    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.100     1.742 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.368     2.110    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.136 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.642     2.778    clk__0_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y20         FDRE (Prop_fdre_C_Q)         0.118     2.896 r  rst_in_reg/Q
                         net (fo=139, routed)         0.639     3.535    AD9783_inst1/rst_in
    SLICE_X45Y29         LUT5 (Prop_lut5_I3_O)        0.028     3.563 r  AD9783_inst1/spi_data[15]_i_1/O
                         net (fo=1, routed)           0.000     3.563    AD9783_inst1/spi_data[15]_i_1_n_0
    SLICE_X45Y29         FDRE                                         r  AD9783_inst1/spi_data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=141, routed)         0.881     2.130    AD9783_inst1/clk_in
    SLICE_X45Y29         FDRE                                         r  AD9783_inst1/spi_data_reg[15]/C
                         clock pessimism             -0.147     1.982    
    SLICE_X45Y29         FDRE (Hold_fdre_C_D)         0.060     2.042    AD9783_inst1/spi_data_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.042    
                         arrival time                           3.563    
  -------------------------------------------------------------------
                         slack                                  1.521    

Slack (MET) :             1.586ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/rst_out_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - rst_in rise@0.000ns)
  Data Path Delay:        0.683ns  (logic 0.028ns (4.097%)  route 0.655ns (95.903%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.912ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.132ns
    Source Clock Delay      (SCD):    2.896ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=141, routed)         0.541     1.642    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.100     1.742 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.368     2.110    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.136 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.642     2.778    clk__0_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y20         FDRE (Prop_fdre_C_Q)         0.118     2.896 r  rst_in_reg/Q
                         net (fo=139, routed)         0.547     3.443    AD9783_inst1/rst_in
    SLICE_X45Y31         LUT3 (Prop_lut3_I2_O)        0.028     3.471 f  AD9783_inst1/rst_out_i_1/O
                         net (fo=1, routed)           0.108     3.580    AD9783_inst1/rst_out1_out
    SLICE_X45Y31         FDRE                                         f  AD9783_inst1/rst_out_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=141, routed)         0.883     2.132    AD9783_inst1/clk_in
    SLICE_X45Y31         FDRE                                         r  AD9783_inst1/rst_out_reg/C
                         clock pessimism             -0.147     1.984    
    SLICE_X45Y31         FDRE (Hold_fdre_C_CE)        0.010     1.994    AD9783_inst1/rst_out_reg
  -------------------------------------------------------------------
                         required time                         -1.994    
                         arrival time                           3.580    
  -------------------------------------------------------------------
                         slack                                  1.586    





---------------------------------------------------------------------------------------------------
From Clock:  AD9783_inst1/spi_data_reg_n_0_[10]
  To Clock:  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0

Setup :            1  Failing Endpoint ,  Worst Slack       -0.505ns,  Total Violation       -0.505ns
Hold  :            0  Failing Endpoints,  Worst Slack        3.587ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.505ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
                            (positive level-sensitive latch clocked by AD9783_inst1/spi_data_reg_n_0_[10]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[12]_srl2_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_4/D
                            (rising edge-triggered cell SRL16E clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@0.000ns)
  Data Path Delay:        12.317ns  (logic 0.456ns (3.702%)  route 11.861ns (96.298%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.991ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.386ns = ( 20.386 - 10.000 ) 
    Source Clock Delay      (SCD):    8.599ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.779     4.657    AD9783_inst1/clk_in
    SLICE_X45Y29         FDRE (Prop_fdre_C_Q)         0.269     4.926 r  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=3, routed)           3.004     7.930    AD9783_inst1/AD_9783_SPI_inst/spi_data_reg[10]
    SLICE_X41Y29         LUT3 (Prop_lut3_I0_O)        0.053     7.983 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=3, routed)           0.617     8.599    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X40Y29         LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y29         LDCE (EnToQ_ldce_G_Q)        0.389     8.988 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/Q
                         net (fo=2, routed)          11.404    20.392    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_n_0
    SLICE_X39Y29         LUT3 (Prop_lut3_I1_O)        0.067    20.459 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[12]_srl2_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_4_i_1/O
                         net (fo=1, routed)           0.457    20.917    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[12]_srl2_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_4_i_1_n_0
    SLICE_X42Y29         SRL16E                                       r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[12]_srl2_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_4/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.658    14.331    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X51Y22         FDCE (Prop_fdce_C_Q)         0.197    14.528 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.993    18.521    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    18.718 r  counter_f_reg[11]_i_3/O
                         net (fo=40, routed)          1.668    20.386    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X42Y29         SRL16E                                       r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[12]_srl2_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_4/CLK
                         clock pessimism              0.204    20.590    
                         clock uncertainty           -0.035    20.555    
    SLICE_X42Y29         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.143    20.412    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[12]_srl2_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_4
  -------------------------------------------------------------------
                         required time                         20.412    
                         arrival time                         -20.917    
  -------------------------------------------------------------------
                         slack                                 -0.505    

Slack (MET) :             0.145ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
                            (positive level-sensitive latch clocked by AD9783_inst1/spi_data_reg_n_0_[10]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@0.000ns)
  Data Path Delay:        11.846ns  (logic 0.442ns (3.731%)  route 11.404ns (96.269%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.992ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.387ns = ( 20.387 - 10.000 ) 
    Source Clock Delay      (SCD):    8.599ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.779     4.657    AD9783_inst1/clk_in
    SLICE_X45Y29         FDRE (Prop_fdre_C_Q)         0.269     4.926 r  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=3, routed)           3.004     7.930    AD9783_inst1/AD_9783_SPI_inst/spi_data_reg[10]
    SLICE_X41Y29         LUT3 (Prop_lut3_I0_O)        0.053     7.983 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=3, routed)           0.617     8.599    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X40Y29         LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y29         LDCE (EnToQ_ldce_G_Q)        0.389     8.988 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/Q
                         net (fo=2, routed)          11.404    20.392    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_n_0
    SLICE_X39Y29         LUT3 (Prop_lut3_I1_O)        0.053    20.445 r  AD9783_inst1/AD_9783_SPI_inst/data_out[9]_i_2/O
                         net (fo=1, routed)           0.000    20.445    AD9783_inst1/AD_9783_SPI_inst/data_out[9]_i_2_n_0
    SLICE_X39Y29         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.658    14.331    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X51Y22         FDCE (Prop_fdce_C_Q)         0.197    14.528 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.993    18.521    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    18.718 r  counter_f_reg[11]_i_3/O
                         net (fo=40, routed)          1.669    20.387    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X39Y29         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[9]/C
                         clock pessimism              0.204    20.591    
                         clock uncertainty           -0.035    20.556    
    SLICE_X39Y29         FDCE (Setup_fdce_C_D)        0.035    20.591    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[9]
  -------------------------------------------------------------------
                         required time                         20.591    
                         arrival time                         -20.445    
  -------------------------------------------------------------------
                         slack                                  0.145    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.587ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
                            (positive level-sensitive latch clocked by AD9783_inst1/spi_data_reg_n_0_[10]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@0.000ns)
  Data Path Delay:        5.734ns  (logic 0.171ns (2.982%)  route 5.563ns (97.018%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.087ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.815ns
    Source Clock Delay      (SCD):    3.581ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=141, routed)         0.644     1.745    AD9783_inst1/clk_in
    SLICE_X45Y29         FDRE (Prop_fdre_C_Q)         0.100     1.845 r  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=3, routed)           1.435     3.280    AD9783_inst1/AD_9783_SPI_inst/spi_data_reg[10]
    SLICE_X41Y29         LUT3 (Prop_lut3_I0_O)        0.028     3.308 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=3, routed)           0.273     3.581    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X40Y29         LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y29         LDCE (EnToQ_ldce_G_Q)        0.143     3.724 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/Q
                         net (fo=2, routed)           5.563     9.287    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_n_0
    SLICE_X39Y29         LUT3 (Prop_lut3_I1_O)        0.028     9.315 r  AD9783_inst1/AD_9783_SPI_inst/data_out[9]_i_2/O
                         net (fo=1, routed)           0.000     9.315    AD9783_inst1/AD_9783_SPI_inst/data_out[9]_i_2_n_0
    SLICE_X39Y29         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=141, routed)         0.873     2.122    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X51Y22         FDCE (Prop_fdce_C_Q)         0.113     2.235 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.621     4.855    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     4.932 r  counter_f_reg[11]_i_3/O
                         net (fo=40, routed)          0.883     5.815    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X39Y29         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[9]/C
                         clock pessimism             -0.147     5.668    
    SLICE_X39Y29         FDCE (Hold_fdce_C_D)         0.060     5.728    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[9]
  -------------------------------------------------------------------
                         required time                         -5.728    
                         arrival time                           9.315    
  -------------------------------------------------------------------
                         slack                                  3.587    

Slack (MET) :             3.783ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
                            (positive level-sensitive latch clocked by AD9783_inst1/spi_data_reg_n_0_[10]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[12]_srl2_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_4/D
                            (rising edge-triggered cell SRL16E clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@0.000ns)
  Data Path Delay:        5.929ns  (logic 0.172ns (2.901%)  route 5.757ns (97.099%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.086ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.814ns
    Source Clock Delay      (SCD):    3.581ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=141, routed)         0.644     1.745    AD9783_inst1/clk_in
    SLICE_X45Y29         FDRE (Prop_fdre_C_Q)         0.100     1.845 r  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=3, routed)           1.435     3.280    AD9783_inst1/AD_9783_SPI_inst/spi_data_reg[10]
    SLICE_X41Y29         LUT3 (Prop_lut3_I0_O)        0.028     3.308 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=3, routed)           0.273     3.581    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X40Y29         LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y29         LDCE (EnToQ_ldce_G_Q)        0.143     3.724 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/Q
                         net (fo=2, routed)           5.563     9.287    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_n_0
    SLICE_X39Y29         LUT3 (Prop_lut3_I1_O)        0.029     9.316 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[12]_srl2_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_4_i_1/O
                         net (fo=1, routed)           0.194     9.510    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[12]_srl2_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_4_i_1_n_0
    SLICE_X42Y29         SRL16E                                       r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[12]_srl2_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_4/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=141, routed)         0.873     2.122    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X51Y22         FDCE (Prop_fdce_C_Q)         0.113     2.235 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.621     4.855    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     4.932 r  counter_f_reg[11]_i_3/O
                         net (fo=40, routed)          0.882     5.814    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X42Y29         SRL16E                                       r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[12]_srl2_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_4/CLK
                         clock pessimism             -0.147     5.667    
    SLICE_X42Y29         SRL16E (Hold_srl16e_CLK_D)
                                                      0.061     5.728    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[12]_srl2_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_4
  -------------------------------------------------------------------
                         required time                         -5.728    
                         arrival time                           9.510    
  -------------------------------------------------------------------
                         slack                                  3.783    





---------------------------------------------------------------------------------------------------
From Clock:  AD9783_inst1/spi_data_reg_n_0_[15]
  To Clock:  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0

Setup :            0  Failing Endpoints,  Worst Slack        0.315ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.742ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.315ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
                            (positive level-sensitive latch clocked by AD9783_inst1/spi_data_reg_n_0_[15]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_reg/D
                            (rising edge-triggered cell FDRE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_data_reg_n_0_[15] rise@0.000ns)
  Data Path Delay:        11.506ns  (logic 0.417ns (3.624%)  route 11.089ns (96.376%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.386ns = ( 20.386 - 10.000 ) 
    Source Clock Delay      (SCD):    8.580ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[15] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.779     4.657    AD9783_inst1/clk_in
    SLICE_X45Y29         FDRE (Prop_fdre_C_Q)         0.269     4.926 r  AD9783_inst1/spi_data_reg[15]/Q
                         net (fo=3, routed)           3.046     7.972    AD9783_inst1/AD_9783_SPI_inst/spi_data_reg[15]
    SLICE_X42Y29         LUT3 (Prop_lut3_I0_O)        0.053     8.025 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1/O
                         net (fo=2, routed)           0.556     8.580    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1_n_0
    SLICE_X41Y29         LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y29         LDCE (EnToQ_ldce_G_Q)        0.349     8.929 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/Q
                         net (fo=1, routed)           1.354    10.284    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_n_0
    SLICE_X40Y28         LUT5 (Prop_lut5_I1_O)        0.068    10.352 r  AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_i_2/O
                         net (fo=1, routed)           9.735    20.086    AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_i_2_n_0
    SLICE_X39Y28         FDRE                                         r  AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.658    14.331    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X51Y22         FDCE (Prop_fdce_C_Q)         0.197    14.528 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.993    18.521    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    18.718 r  counter_f_reg[11]_i_3/O
                         net (fo=40, routed)          1.668    20.386    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X39Y28         FDRE                                         r  AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_reg/C
                         clock pessimism              0.204    20.590    
                         clock uncertainty           -0.035    20.555    
    SLICE_X39Y28         FDRE (Setup_fdre_C_D)       -0.153    20.402    AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_reg
  -------------------------------------------------------------------
                         required time                         20.402    
                         arrival time                         -20.086    
  -------------------------------------------------------------------
                         slack                                  0.315    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.742ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
                            (positive level-sensitive latch clocked by AD9783_inst1/spi_data_reg_n_0_[15]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_reg/D
                            (rising edge-triggered cell FDRE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_data_reg_n_0_[15] rise@0.000ns)
  Data Path Delay:        4.834ns  (logic 0.160ns (3.310%)  route 4.674ns (96.690%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.095ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.814ns
    Source Clock Delay      (SCD):    3.572ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[15] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=141, routed)         0.644     1.745    AD9783_inst1/clk_in
    SLICE_X45Y29         FDRE (Prop_fdre_C_Q)         0.100     1.845 r  AD9783_inst1/spi_data_reg[15]/Q
                         net (fo=3, routed)           1.466     3.311    AD9783_inst1/AD_9783_SPI_inst/spi_data_reg[15]
    SLICE_X42Y29         LUT3 (Prop_lut3_I0_O)        0.028     3.339 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1/O
                         net (fo=2, routed)           0.233     3.572    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1_n_0
    SLICE_X41Y29         LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y29         LDCE (EnToQ_ldce_G_Q)        0.128     3.700 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/Q
                         net (fo=1, routed)           0.579     4.279    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_n_0
    SLICE_X40Y28         LUT5 (Prop_lut5_I1_O)        0.032     4.311 r  AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_i_2/O
                         net (fo=1, routed)           4.095     8.406    AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_i_2_n_0
    SLICE_X39Y28         FDRE                                         r  AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=141, routed)         0.873     2.122    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X51Y22         FDCE (Prop_fdce_C_Q)         0.113     2.235 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.621     4.855    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     4.932 r  counter_f_reg[11]_i_3/O
                         net (fo=40, routed)          0.882     5.814    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X39Y28         FDRE                                         r  AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_reg/C
                         clock pessimism             -0.147     5.667    
    SLICE_X39Y28         FDRE (Hold_fdre_C_D)        -0.003     5.664    AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_reg
  -------------------------------------------------------------------
                         required time                         -5.664    
                         arrival time                           8.406    
  -------------------------------------------------------------------
                         slack                                  2.742    





---------------------------------------------------------------------------------------------------
From Clock:  AD9783_inst1/spi_trigger_reg_n_0
  To Clock:  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0

Setup :           38  Failing Endpoints,  Worst Slack      -10.069ns,  Total Violation     -283.357ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.842ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -10.069ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_reg/CE
                            (rising edge-triggered cell FDRE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        20.415ns  (logic 0.106ns (0.519%)  route 20.309ns (99.481%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        5.626ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.386ns = ( 20.386 - 10.000 ) 
    Source Clock Delay      (SCD):    4.965ns = ( 9.965 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.779     9.657    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y29         FDCE (Prop_fdce_C_Q)         0.308     9.965 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=8, routed)           8.552    18.517    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X41Y27         LUT2 (Prop_lut2_I1_O)        0.053    18.570 f  AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2__0/O
                         net (fo=16, routed)          2.015    20.585    AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2__0_n_0
    SLICE_X40Y28         LUT6 (Prop_lut6_I0_O)        0.053    20.638 r  AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_i_1__0/O
                         net (fo=1, routed)           9.741    30.379    AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_i_1__0_n_0
    SLICE_X39Y28         FDRE                                         r  AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.658    14.331    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X51Y22         FDCE (Prop_fdce_C_Q)         0.197    14.528 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.993    18.521    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    18.718 r  counter_f_reg[11]_i_3/O
                         net (fo=40, routed)          1.668    20.386    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X39Y28         FDRE                                         r  AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_reg/C
                         clock pessimism              0.204    20.590    
                         clock uncertainty           -0.035    20.555    
    SLICE_X39Y28         FDRE (Setup_fdre_C_CE)      -0.244    20.311    AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_reg
  -------------------------------------------------------------------
                         required time                         20.311    
                         arrival time                         -30.379    
  -------------------------------------------------------------------
                         slack                                -10.069    

Slack (VIOLATED) :        -9.990ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_C/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        23.604ns  (logic 0.445ns (1.885%)  route 23.159ns (98.115%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.807ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.384ns = ( 20.384 - 10.000 ) 
    Source Clock Delay      (SCD):    6.781ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.779     4.657    AD9783_inst1/clk_in
    SLICE_X46Y29         FDCE (Prop_fdce_C_Q)         0.308     4.965 r  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=8, routed)           1.458     6.423    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X41Y27         LUT2 (Prop_lut2_I0_O)        0.053     6.476 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.305     6.781    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X40Y27         LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y27         LDCE (EnToQ_ldce_G_Q)        0.389     7.170 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=10, routed)         11.616    18.786    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X41Y27         LUT5 (Prop_lut5_I3_O)        0.056    18.842 r  AD9783_inst1/AD_9783_SPI_inst/state_f[0]_C_i_1__0/O
                         net (fo=2, routed)          11.543    30.385    AD9783_inst1/AD_9783_SPI_inst/state_f[0]_C_i_1__0_n_0
    SLICE_X41Y26         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.658    14.331    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X51Y22         FDCE (Prop_fdce_C_Q)         0.197    14.528 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.993    18.521    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    18.718 r  counter_f_reg[11]_i_3/O
                         net (fo=40, routed)          1.666    20.384    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X41Y26         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_C/C
                         clock pessimism              0.204    20.588    
                         clock uncertainty           -0.035    20.553    
    SLICE_X41Y26         FDCE (Setup_fdce_C_D)       -0.158    20.395    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_C
  -------------------------------------------------------------------
                         required time                         20.395    
                         arrival time                         -30.385    
  -------------------------------------------------------------------
                         slack                                 -9.990    

Slack (VIOLATED) :        -9.618ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/spi_sck_out_reg/CE
                            (rising edge-triggered cell FDRE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        19.992ns  (logic 0.106ns (0.530%)  route 19.886ns (99.470%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        5.628ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.388ns = ( 20.388 - 10.000 ) 
    Source Clock Delay      (SCD):    4.965ns = ( 9.965 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.779     9.657    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y29         FDCE (Prop_fdce_C_Q)         0.308     9.965 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=8, routed)           8.552    18.517    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X41Y27         LUT2 (Prop_lut2_I1_O)        0.053    18.570 f  AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2__0/O
                         net (fo=16, routed)          1.931    20.500    AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2__0_n_0
    SLICE_X40Y29         LUT6 (Prop_lut6_I0_O)        0.053    20.553 r  AD9783_inst1/AD_9783_SPI_inst/spi_sck_out_i_1__0/O
                         net (fo=1, routed)           9.403    29.956    AD9783_inst1/AD_9783_SPI_inst/spi_sck_out_i_1__0_n_0
    SLICE_X40Y30         FDRE                                         r  AD9783_inst1/AD_9783_SPI_inst/spi_sck_out_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.658    14.331    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X51Y22         FDCE (Prop_fdce_C_Q)         0.197    14.528 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.993    18.521    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    18.718 r  counter_f_reg[11]_i_3/O
                         net (fo=40, routed)          1.670    20.388    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X40Y30         FDRE                                         r  AD9783_inst1/AD_9783_SPI_inst/spi_sck_out_reg/C
                         clock pessimism              0.204    20.592    
                         clock uncertainty           -0.035    20.557    
    SLICE_X40Y30         FDRE (Setup_fdre_C_CE)      -0.219    20.338    AD9783_inst1/AD_9783_SPI_inst/spi_sck_out_reg
  -------------------------------------------------------------------
                         required time                         20.338    
                         arrival time                         -29.956    
  -------------------------------------------------------------------
                         slack                                 -9.618    

Slack (VIOLATED) :        -8.939ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/spi_scs_out_reg/CE
                            (rising edge-triggered cell FDRE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        19.287ns  (logic 0.106ns (0.550%)  route 19.181ns (99.450%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        5.628ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.388ns = ( 20.388 - 10.000 ) 
    Source Clock Delay      (SCD):    4.965ns = ( 9.965 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.779     9.657    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y29         FDCE (Prop_fdce_C_Q)         0.308     9.965 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=8, routed)           8.552    18.517    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X41Y27         LUT2 (Prop_lut2_I1_O)        0.053    18.570 f  AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2__0/O
                         net (fo=16, routed)          2.028    20.597    AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2__0_n_0
    SLICE_X41Y29         LUT6 (Prop_lut6_I5_O)        0.053    20.650 r  AD9783_inst1/AD_9783_SPI_inst/spi_scs_out_i_1__0/O
                         net (fo=1, routed)           8.601    29.251    AD9783_inst1/AD_9783_SPI_inst/spi_scs_out4_out
    SLICE_X41Y30         FDRE                                         r  AD9783_inst1/AD_9783_SPI_inst/spi_scs_out_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.658    14.331    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X51Y22         FDCE (Prop_fdce_C_Q)         0.197    14.528 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.993    18.521    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    18.718 r  counter_f_reg[11]_i_3/O
                         net (fo=40, routed)          1.670    20.388    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X41Y30         FDRE                                         r  AD9783_inst1/AD_9783_SPI_inst/spi_scs_out_reg/C
                         clock pessimism              0.204    20.592    
                         clock uncertainty           -0.035    20.557    
    SLICE_X41Y30         FDRE (Setup_fdre_C_CE)      -0.244    20.313    AD9783_inst1/AD_9783_SPI_inst/spi_scs_out_reg
  -------------------------------------------------------------------
                         required time                         20.313    
                         arrival time                         -29.251    
  -------------------------------------------------------------------
                         slack                                 -8.939    

Slack (VIOLATED) :        -8.611ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[12]_srl2_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_4/CE
                            (rising edge-triggered cell SRL16E clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        22.050ns  (logic 0.442ns (2.005%)  route 21.608ns (97.995%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.809ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.386ns = ( 20.386 - 10.000 ) 
    Source Clock Delay      (SCD):    6.781ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.779     4.657    AD9783_inst1/clk_in
    SLICE_X46Y29         FDCE (Prop_fdce_C_Q)         0.308     4.965 r  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=8, routed)           1.458     6.423    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X41Y27         LUT2 (Prop_lut2_I0_O)        0.053     6.476 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.305     6.781    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X40Y27         LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y27         LDCE (EnToQ_ldce_G_Q)        0.389     7.170 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=10, routed)         11.379    18.548    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X40Y28         LUT5 (Prop_lut5_I3_O)        0.053    18.601 r  AD9783_inst1/AD_9783_SPI_inst/data_out[9]_i_1/O
                         net (fo=20, routed)         10.230    28.831    AD9783_inst1/AD_9783_SPI_inst/data_out[9]_i_1_n_0
    SLICE_X42Y29         SRL16E                                       r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[12]_srl2_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_4/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.658    14.331    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X51Y22         FDCE (Prop_fdce_C_Q)         0.197    14.528 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.993    18.521    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    18.718 r  counter_f_reg[11]_i_3/O
                         net (fo=40, routed)          1.668    20.386    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X42Y29         SRL16E                                       r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[12]_srl2_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_4/CLK
                         clock pessimism              0.204    20.590    
                         clock uncertainty           -0.035    20.555    
    SLICE_X42Y29         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.335    20.220    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[12]_srl2_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_4
  -------------------------------------------------------------------
                         required time                         20.220    
                         arrival time                         -28.831    
  -------------------------------------------------------------------
                         slack                                 -8.611    

Slack (VIOLATED) :        -8.611ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[5]_srl6_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_8/CE
                            (rising edge-triggered cell SRL16E clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        22.050ns  (logic 0.442ns (2.005%)  route 21.608ns (97.995%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.809ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.386ns = ( 20.386 - 10.000 ) 
    Source Clock Delay      (SCD):    6.781ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.779     4.657    AD9783_inst1/clk_in
    SLICE_X46Y29         FDCE (Prop_fdce_C_Q)         0.308     4.965 r  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=8, routed)           1.458     6.423    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X41Y27         LUT2 (Prop_lut2_I0_O)        0.053     6.476 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.305     6.781    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X40Y27         LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y27         LDCE (EnToQ_ldce_G_Q)        0.389     7.170 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=10, routed)         11.379    18.548    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X40Y28         LUT5 (Prop_lut5_I3_O)        0.053    18.601 r  AD9783_inst1/AD_9783_SPI_inst/data_out[9]_i_1/O
                         net (fo=20, routed)         10.230    28.831    AD9783_inst1/AD_9783_SPI_inst/data_out[9]_i_1_n_0
    SLICE_X42Y29         SRL16E                                       r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[5]_srl6_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_8/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.658    14.331    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X51Y22         FDCE (Prop_fdce_C_Q)         0.197    14.528 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.993    18.521    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    18.718 r  counter_f_reg[11]_i_3/O
                         net (fo=40, routed)          1.668    20.386    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X42Y29         SRL16E                                       r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[5]_srl6_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_8/CLK
                         clock pessimism              0.204    20.590    
                         clock uncertainty           -0.035    20.555    
    SLICE_X42Y29         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.335    20.220    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[5]_srl6_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_8
  -------------------------------------------------------------------
                         required time                         20.220    
                         arrival time                         -28.831    
  -------------------------------------------------------------------
                         slack                                 -8.611    

Slack (VIOLATED) :        -8.578ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_C/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        22.424ns  (logic 0.495ns (2.207%)  route 21.929ns (97.793%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        3.810ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.387ns = ( 20.387 - 10.000 ) 
    Source Clock Delay      (SCD):    6.781ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.779     4.657    AD9783_inst1/clk_in
    SLICE_X46Y29         FDCE (Prop_fdce_C_Q)         0.308     4.965 r  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=8, routed)           1.458     6.423    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X41Y27         LUT2 (Prop_lut2_I0_O)        0.053     6.476 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.305     6.781    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X40Y27         LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y27         LDCE (EnToQ_ldce_G_Q)        0.389     7.170 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=10, routed)         11.379    18.548    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X40Y28         LUT5 (Prop_lut5_I3_O)        0.053    18.601 r  AD9783_inst1/AD_9783_SPI_inst/data_out[9]_i_1/O
                         net (fo=20, routed)         10.550    29.151    AD9783_inst1/AD_9783_SPI_inst/data_out[9]_i_1_n_0
    SLICE_X38Y29         LUT3 (Prop_lut3_I1_O)        0.053    29.204 r  AD9783_inst1/AD_9783_SPI_inst/data_out[10]_C_i_1/O
                         net (fo=1, routed)           0.000    29.204    AD9783_inst1/AD_9783_SPI_inst/data_out[10]_C_i_1_n_0
    SLICE_X38Y29         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.658    14.331    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X51Y22         FDCE (Prop_fdce_C_Q)         0.197    14.528 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.993    18.521    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    18.718 r  counter_f_reg[11]_i_3/O
                         net (fo=40, routed)          1.669    20.387    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X38Y29         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_C/C
                         clock pessimism              0.204    20.591    
                         clock uncertainty           -0.035    20.556    
    SLICE_X38Y29         FDCE (Setup_fdce_C_D)        0.071    20.627    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_C
  -------------------------------------------------------------------
                         required time                         20.627    
                         arrival time                         -29.204    
  -------------------------------------------------------------------
                         slack                                 -8.578    

Slack (VIOLATED) :        -8.569ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_C/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        22.436ns  (logic 0.507ns (2.260%)  route 21.929ns (97.740%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        3.810ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.387ns = ( 20.387 - 10.000 ) 
    Source Clock Delay      (SCD):    6.781ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.779     4.657    AD9783_inst1/clk_in
    SLICE_X46Y29         FDCE (Prop_fdce_C_Q)         0.308     4.965 r  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=8, routed)           1.458     6.423    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X41Y27         LUT2 (Prop_lut2_I0_O)        0.053     6.476 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.305     6.781    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X40Y27         LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y27         LDCE (EnToQ_ldce_G_Q)        0.389     7.170 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=10, routed)         11.379    18.548    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X40Y28         LUT5 (Prop_lut5_I3_O)        0.053    18.601 r  AD9783_inst1/AD_9783_SPI_inst/data_out[9]_i_1/O
                         net (fo=20, routed)         10.550    29.151    AD9783_inst1/AD_9783_SPI_inst/data_out[9]_i_1_n_0
    SLICE_X38Y29         LUT3 (Prop_lut3_I1_O)        0.065    29.216 r  AD9783_inst1/AD_9783_SPI_inst/data_out[8]_C_i_1__0/O
                         net (fo=1, routed)           0.000    29.216    AD9783_inst1/AD_9783_SPI_inst/data_out[8]_C_i_1__0_n_0
    SLICE_X38Y29         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.658    14.331    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X51Y22         FDCE (Prop_fdce_C_Q)         0.197    14.528 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.993    18.521    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    18.718 r  counter_f_reg[11]_i_3/O
                         net (fo=40, routed)          1.669    20.387    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X38Y29         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_C/C
                         clock pessimism              0.204    20.591    
                         clock uncertainty           -0.035    20.556    
    SLICE_X38Y29         FDCE (Setup_fdce_C_D)        0.092    20.648    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_C
  -------------------------------------------------------------------
                         required time                         20.648    
                         arrival time                         -29.216    
  -------------------------------------------------------------------
                         slack                                 -8.569    

Slack (VIOLATED) :        -8.557ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_P/CE
                            (rising edge-triggered cell FDPE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        22.087ns  (logic 0.442ns (2.001%)  route 21.645ns (97.999%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.809ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.386ns = ( 20.386 - 10.000 ) 
    Source Clock Delay      (SCD):    6.781ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.779     4.657    AD9783_inst1/clk_in
    SLICE_X46Y29         FDCE (Prop_fdce_C_Q)         0.308     4.965 r  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=8, routed)           1.458     6.423    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X41Y27         LUT2 (Prop_lut2_I0_O)        0.053     6.476 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.305     6.781    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X40Y27         LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y27         LDCE (EnToQ_ldce_G_Q)        0.389     7.170 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=10, routed)         11.379    18.548    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X40Y28         LUT5 (Prop_lut5_I3_O)        0.053    18.601 r  AD9783_inst1/AD_9783_SPI_inst/data_out[9]_i_1/O
                         net (fo=20, routed)         10.266    28.868    AD9783_inst1/AD_9783_SPI_inst/data_out[9]_i_1_n_0
    SLICE_X41Y28         FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_P/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.658    14.331    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X51Y22         FDCE (Prop_fdce_C_Q)         0.197    14.528 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.993    18.521    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    18.718 r  counter_f_reg[11]_i_3/O
                         net (fo=40, routed)          1.668    20.386    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X41Y28         FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_P/C
                         clock pessimism              0.204    20.590    
                         clock uncertainty           -0.035    20.555    
    SLICE_X41Y28         FDPE (Setup_fdpe_C_CE)      -0.244    20.311    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_P
  -------------------------------------------------------------------
                         required time                         20.311    
                         arrival time                         -28.868    
  -------------------------------------------------------------------
                         slack                                 -8.557    

Slack (VIOLATED) :        -8.551ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        22.081ns  (logic 0.442ns (2.002%)  route 21.639ns (97.998%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.809ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.386ns = ( 20.386 - 10.000 ) 
    Source Clock Delay      (SCD):    6.781ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.779     4.657    AD9783_inst1/clk_in
    SLICE_X46Y29         FDCE (Prop_fdce_C_Q)         0.308     4.965 r  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=8, routed)           1.458     6.423    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X41Y27         LUT2 (Prop_lut2_I0_O)        0.053     6.476 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.305     6.781    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X40Y27         LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y27         LDCE (EnToQ_ldce_G_Q)        0.389     7.170 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=10, routed)         11.379    18.548    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X40Y28         LUT5 (Prop_lut5_I3_O)        0.053    18.601 r  AD9783_inst1/AD_9783_SPI_inst/data_out[9]_i_1/O
                         net (fo=20, routed)         10.260    28.861    AD9783_inst1/AD_9783_SPI_inst/data_out[9]_i_1_n_0
    SLICE_X43Y29         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.658    14.331    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X51Y22         FDCE (Prop_fdce_C_Q)         0.197    14.528 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.993    18.521    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    18.718 r  counter_f_reg[11]_i_3/O
                         net (fo=40, routed)          1.668    20.386    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X43Y29         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[14]/C
                         clock pessimism              0.204    20.590    
                         clock uncertainty           -0.035    20.555    
    SLICE_X43Y29         FDCE (Setup_fdce_C_CE)      -0.244    20.311    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[14]
  -------------------------------------------------------------------
                         required time                         20.311    
                         arrival time                         -28.861    
  -------------------------------------------------------------------
                         slack                                 -8.551    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.842ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
                            (positive level-sensitive latch clocked by AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_reg/D
                            (rising edge-triggered cell FDRE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        4.834ns  (logic 0.160ns (3.310%)  route 4.674ns (96.690%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.995ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.814ns
    Source Clock Delay      (SCD):    2.672ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=141, routed)         0.644     1.745    AD9783_inst1/clk_in
    SLICE_X46Y29         FDCE (Prop_fdce_C_Q)         0.118     1.863 r  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=8, routed)           0.548     2.411    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X42Y29         LUT3 (Prop_lut3_I1_O)        0.028     2.439 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1/O
                         net (fo=2, routed)           0.233     2.672    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1_n_0
    SLICE_X41Y29         LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y29         LDCE (EnToQ_ldce_G_Q)        0.128     2.800 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/Q
                         net (fo=1, routed)           0.579     3.379    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_n_0
    SLICE_X40Y28         LUT5 (Prop_lut5_I1_O)        0.032     3.411 r  AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_i_2/O
                         net (fo=1, routed)           4.095     7.506    AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_i_2_n_0
    SLICE_X39Y28         FDRE                                         r  AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=141, routed)         0.873     2.122    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X51Y22         FDCE (Prop_fdce_C_Q)         0.113     2.235 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.621     4.855    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     4.932 r  counter_f_reg[11]_i_3/O
                         net (fo=40, routed)          0.882     5.814    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X39Y28         FDRE                                         r  AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_reg/C
                         clock pessimism             -0.147     5.667    
    SLICE_X39Y28         FDRE (Hold_fdre_C_D)        -0.003     5.664    AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_reg
  -------------------------------------------------------------------
                         required time                         -5.664    
                         arrival time                           7.506    
  -------------------------------------------------------------------
                         slack                                  1.842    

Slack (MET) :             2.479ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        5.491ns  (logic 0.171ns (3.114%)  route 5.320ns (96.886%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.952ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.812ns
    Source Clock Delay      (SCD):    2.713ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=141, routed)         0.644     1.745    AD9783_inst1/clk_in
    SLICE_X46Y29         FDCE (Prop_fdce_C_Q)         0.118     1.863 r  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=8, routed)           0.693     2.557    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X41Y27         LUT2 (Prop_lut2_I0_O)        0.028     2.585 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.128     2.713    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X40Y27         LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y27         LDCE (EnToQ_ldce_G_Q)        0.143     2.856 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=10, routed)          5.320     8.176    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X43Y27         LUT6 (Prop_lut6_I3_O)        0.028     8.204 r  AD9783_inst1/AD_9783_SPI_inst/state_f[1]_i_1__0/O
                         net (fo=1, routed)           0.000     8.204    AD9783_inst1/AD_9783_SPI_inst/state_f[1]_i_1__0_n_0
    SLICE_X43Y27         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=141, routed)         0.873     2.122    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X51Y22         FDCE (Prop_fdce_C_Q)         0.113     2.235 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.621     4.855    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     4.932 r  counter_f_reg[11]_i_3/O
                         net (fo=40, routed)          0.880     5.812    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X43Y27         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]/C
                         clock pessimism             -0.147     5.665    
    SLICE_X43Y27         FDCE (Hold_fdce_C_D)         0.060     5.725    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]
  -------------------------------------------------------------------
                         required time                         -5.725    
                         arrival time                           8.204    
  -------------------------------------------------------------------
                         slack                                  2.479    

Slack (MET) :             2.484ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        5.497ns  (logic 0.171ns (3.111%)  route 5.326ns (96.889%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.953ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.813ns
    Source Clock Delay      (SCD):    2.713ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=141, routed)         0.644     1.745    AD9783_inst1/clk_in
    SLICE_X46Y29         FDCE (Prop_fdce_C_Q)         0.118     1.863 r  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=8, routed)           0.693     2.557    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X41Y27         LUT2 (Prop_lut2_I0_O)        0.028     2.585 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.128     2.713    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X40Y27         LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y27         LDCE (EnToQ_ldce_G_Q)        0.143     2.856 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=10, routed)          5.326     8.182    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X43Y28         LUT6 (Prop_lut6_I1_O)        0.028     8.210 r  AD9783_inst1/AD_9783_SPI_inst/ready_out_i_1/O
                         net (fo=1, routed)           0.000     8.210    AD9783_inst1/AD_9783_SPI_inst/ready_out_i_1_n_0
    SLICE_X43Y28         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=141, routed)         0.873     2.122    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X51Y22         FDCE (Prop_fdce_C_Q)         0.113     2.235 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.621     4.855    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     4.932 r  counter_f_reg[11]_i_3/O
                         net (fo=40, routed)          0.881     5.813    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X43Y28         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
                         clock pessimism             -0.147     5.666    
    SLICE_X43Y28         FDCE (Hold_fdce_C_D)         0.060     5.726    AD9783_inst1/AD_9783_SPI_inst/ready_out_reg
  -------------------------------------------------------------------
                         required time                         -5.726    
                         arrival time                           8.210    
  -------------------------------------------------------------------
                         slack                                  2.484    

Slack (MET) :             2.512ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/state_f_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        5.525ns  (logic 0.171ns (3.095%)  route 5.354ns (96.905%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.952ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.812ns
    Source Clock Delay      (SCD):    2.713ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=141, routed)         0.644     1.745    AD9783_inst1/clk_in
    SLICE_X46Y29         FDCE (Prop_fdce_C_Q)         0.118     1.863 r  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=8, routed)           0.693     2.557    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X41Y27         LUT2 (Prop_lut2_I0_O)        0.028     2.585 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.128     2.713    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X40Y27         LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y27         LDCE (EnToQ_ldce_G_Q)        0.143     2.856 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=10, routed)          5.354     8.209    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X43Y27         LUT6 (Prop_lut6_I2_O)        0.028     8.237 r  AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_1__0/O
                         net (fo=1, routed)           0.000     8.237    AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_1__0_n_0
    SLICE_X43Y27         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=141, routed)         0.873     2.122    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X51Y22         FDCE (Prop_fdce_C_Q)         0.113     2.235 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.621     4.855    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     4.932 r  counter_f_reg[11]_i_3/O
                         net (fo=40, routed)          0.880     5.812    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X43Y27         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[2]/C
                         clock pessimism             -0.147     5.665    
    SLICE_X43Y27         FDCE (Hold_fdce_C_D)         0.060     5.725    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[2]
  -------------------------------------------------------------------
                         required time                         -5.725    
                         arrival time                           8.237    
  -------------------------------------------------------------------
                         slack                                  2.512    

Slack (MET) :             2.678ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P/D
                            (rising edge-triggered cell FDPE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        5.700ns  (logic 0.173ns (3.035%)  route 5.527ns (96.965%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.953ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.813ns
    Source Clock Delay      (SCD):    2.713ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=141, routed)         0.644     1.745    AD9783_inst1/clk_in
    SLICE_X46Y29         FDCE (Prop_fdce_C_Q)         0.118     1.863 r  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=8, routed)           0.693     2.557    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X41Y27         LUT2 (Prop_lut2_I0_O)        0.028     2.585 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.128     2.713    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X40Y27         LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y27         LDCE (EnToQ_ldce_G_Q)        0.143     2.856 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=10, routed)          5.527     8.382    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X41Y27         LUT5 (Prop_lut5_I3_O)        0.030     8.412 r  AD9783_inst1/AD_9783_SPI_inst/state_f[0]_C_i_1__0/O
                         net (fo=2, routed)           0.000     8.412    AD9783_inst1/AD_9783_SPI_inst/state_f[0]_C_i_1__0_n_0
    SLICE_X41Y27         FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=141, routed)         0.873     2.122    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X51Y22         FDCE (Prop_fdce_C_Q)         0.113     2.235 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.621     4.855    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     4.932 r  counter_f_reg[11]_i_3/O
                         net (fo=40, routed)          0.881     5.813    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X41Y27         FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P/C
                         clock pessimism             -0.147     5.666    
    SLICE_X41Y27         FDPE (Hold_fdpe_C_D)         0.068     5.734    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P
  -------------------------------------------------------------------
                         required time                         -5.734    
                         arrival time                           8.412    
  -------------------------------------------------------------------
                         slack                                  2.678    

Slack (MET) :             2.729ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
                            (positive level-sensitive latch clocked by AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        5.734ns  (logic 0.171ns (2.982%)  route 5.563ns (97.018%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.945ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.815ns
    Source Clock Delay      (SCD):    2.723ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=141, routed)         0.644     1.745    AD9783_inst1/clk_in
    SLICE_X46Y29         FDCE (Prop_fdce_C_Q)         0.118     1.863 r  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=8, routed)           0.559     2.422    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X41Y29         LUT3 (Prop_lut3_I1_O)        0.028     2.450 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=3, routed)           0.273     2.723    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X40Y29         LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y29         LDCE (EnToQ_ldce_G_Q)        0.143     2.866 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/Q
                         net (fo=2, routed)           5.563     8.429    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_n_0
    SLICE_X39Y29         LUT3 (Prop_lut3_I1_O)        0.028     8.457 r  AD9783_inst1/AD_9783_SPI_inst/data_out[9]_i_2/O
                         net (fo=1, routed)           0.000     8.457    AD9783_inst1/AD_9783_SPI_inst/data_out[9]_i_2_n_0
    SLICE_X39Y29         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=141, routed)         0.873     2.122    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X51Y22         FDCE (Prop_fdce_C_Q)         0.113     2.235 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.621     4.855    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     4.932 r  counter_f_reg[11]_i_3/O
                         net (fo=40, routed)          0.883     5.815    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X39Y29         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[9]/C
                         clock pessimism             -0.147     5.668    
    SLICE_X39Y29         FDCE (Hold_fdce_C_D)         0.060     5.728    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[9]
  -------------------------------------------------------------------
                         required time                         -5.728    
                         arrival time                           8.457    
  -------------------------------------------------------------------
                         slack                                  2.729    

Slack (MET) :             2.920ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        5.901ns  (logic 0.171ns (2.898%)  route 5.730ns (97.102%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.951ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.811ns
    Source Clock Delay      (SCD):    2.713ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=141, routed)         0.644     1.745    AD9783_inst1/clk_in
    SLICE_X46Y29         FDCE (Prop_fdce_C_Q)         0.118     1.863 r  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=8, routed)           0.693     2.557    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X41Y27         LUT2 (Prop_lut2_I0_O)        0.028     2.585 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.128     2.713    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X40Y27         LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y27         LDCE (EnToQ_ldce_G_Q)        0.143     2.856 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=10, routed)          1.891     4.746    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X43Y27         LUT6 (Prop_lut6_I1_O)        0.028     4.774 r  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          3.839     8.614    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X46Y27         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=141, routed)         0.873     2.122    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X51Y22         FDCE (Prop_fdce_C_Q)         0.113     2.235 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.621     4.855    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     4.932 r  counter_f_reg[11]_i_3/O
                         net (fo=40, routed)          0.879     5.811    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X46Y27         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[0]/C
                         clock pessimism             -0.147     5.664    
    SLICE_X46Y27         FDCE (Hold_fdce_C_CE)        0.030     5.694    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[0]
  -------------------------------------------------------------------
                         required time                         -5.694    
                         arrival time                           8.614    
  -------------------------------------------------------------------
                         slack                                  2.920    

Slack (MET) :             2.920ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        5.901ns  (logic 0.171ns (2.898%)  route 5.730ns (97.102%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.951ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.811ns
    Source Clock Delay      (SCD):    2.713ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=141, routed)         0.644     1.745    AD9783_inst1/clk_in
    SLICE_X46Y29         FDCE (Prop_fdce_C_Q)         0.118     1.863 r  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=8, routed)           0.693     2.557    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X41Y27         LUT2 (Prop_lut2_I0_O)        0.028     2.585 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.128     2.713    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X40Y27         LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y27         LDCE (EnToQ_ldce_G_Q)        0.143     2.856 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=10, routed)          1.891     4.746    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X43Y27         LUT6 (Prop_lut6_I1_O)        0.028     4.774 r  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          3.839     8.614    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X46Y27         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=141, routed)         0.873     2.122    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X51Y22         FDCE (Prop_fdce_C_Q)         0.113     2.235 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.621     4.855    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     4.932 r  counter_f_reg[11]_i_3/O
                         net (fo=40, routed)          0.879     5.811    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X46Y27         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[10]/C
                         clock pessimism             -0.147     5.664    
    SLICE_X46Y27         FDCE (Hold_fdce_C_CE)        0.030     5.694    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[10]
  -------------------------------------------------------------------
                         required time                         -5.694    
                         arrival time                           8.614    
  -------------------------------------------------------------------
                         slack                                  2.920    

Slack (MET) :             2.920ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        5.901ns  (logic 0.171ns (2.898%)  route 5.730ns (97.102%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.951ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.811ns
    Source Clock Delay      (SCD):    2.713ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=141, routed)         0.644     1.745    AD9783_inst1/clk_in
    SLICE_X46Y29         FDCE (Prop_fdce_C_Q)         0.118     1.863 r  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=8, routed)           0.693     2.557    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X41Y27         LUT2 (Prop_lut2_I0_O)        0.028     2.585 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.128     2.713    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X40Y27         LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y27         LDCE (EnToQ_ldce_G_Q)        0.143     2.856 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=10, routed)          1.891     4.746    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X43Y27         LUT6 (Prop_lut6_I1_O)        0.028     4.774 r  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          3.839     8.614    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X46Y27         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=141, routed)         0.873     2.122    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X51Y22         FDCE (Prop_fdce_C_Q)         0.113     2.235 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.621     4.855    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     4.932 r  counter_f_reg[11]_i_3/O
                         net (fo=40, routed)          0.879     5.811    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X46Y27         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[11]/C
                         clock pessimism             -0.147     5.664    
    SLICE_X46Y27         FDCE (Hold_fdce_C_CE)        0.030     5.694    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[11]
  -------------------------------------------------------------------
                         required time                         -5.694    
                         arrival time                           8.614    
  -------------------------------------------------------------------
                         slack                                  2.920    

Slack (MET) :             2.920ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        5.901ns  (logic 0.171ns (2.898%)  route 5.730ns (97.102%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.951ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.811ns
    Source Clock Delay      (SCD):    2.713ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=141, routed)         0.644     1.745    AD9783_inst1/clk_in
    SLICE_X46Y29         FDCE (Prop_fdce_C_Q)         0.118     1.863 r  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=8, routed)           0.693     2.557    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X41Y27         LUT2 (Prop_lut2_I0_O)        0.028     2.585 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.128     2.713    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X40Y27         LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y27         LDCE (EnToQ_ldce_G_Q)        0.143     2.856 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=10, routed)          1.891     4.746    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X43Y27         LUT6 (Prop_lut6_I1_O)        0.028     4.774 r  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          3.839     8.614    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X46Y27         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=141, routed)         0.873     2.122    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X51Y22         FDCE (Prop_fdce_C_Q)         0.113     2.235 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.621     4.855    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     4.932 r  counter_f_reg[11]_i_3/O
                         net (fo=40, routed)          0.879     5.811    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X46Y27         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[1]/C
                         clock pessimism             -0.147     5.664    
    SLICE_X46Y27         FDCE (Hold_fdce_C_CE)        0.030     5.694    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[1]
  -------------------------------------------------------------------
                         required time                         -5.694    
                         arrival time                           8.614    
  -------------------------------------------------------------------
                         slack                                  2.920    





---------------------------------------------------------------------------------------------------
From Clock:  rst_in
  To Clock:  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0

Setup :           43  Failing Endpoints,  Worst Slack      -20.608ns,  Total Violation     -637.602ns
Hold  :            0  Failing Endpoints,  Worst Slack        4.427ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -20.608ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_C/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        23.604ns  (logic 0.445ns (1.885%)  route 23.159ns (98.115%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.810ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.384ns = ( 20.384 - 10.000 ) 
    Source Clock Delay      (SCD):    12.399ns = ( 17.399 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.269     9.538 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.887    10.425    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.545 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.774    12.319    clk__0_BUFG
    SLICE_X68Y20         FDRE (Prop_fdre_C_Q)         0.308    12.627 f  rst_in_reg/Q
                         net (fo=139, routed)         4.414    17.041    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X41Y27         LUT2 (Prop_lut2_I1_O)        0.053    17.094 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.305    17.399    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X40Y27         LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y27         LDCE (EnToQ_ldce_G_Q)        0.389    17.788 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=10, routed)         11.616    29.403    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X41Y27         LUT5 (Prop_lut5_I3_O)        0.056    29.459 r  AD9783_inst1/AD_9783_SPI_inst/state_f[0]_C_i_1__0/O
                         net (fo=2, routed)          11.543    41.003    AD9783_inst1/AD_9783_SPI_inst/state_f[0]_C_i_1__0_n_0
    SLICE_X41Y26         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.658    14.331    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X51Y22         FDCE (Prop_fdce_C_Q)         0.197    14.528 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.993    18.521    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    18.718 r  counter_f_reg[11]_i_3/O
                         net (fo=40, routed)          1.666    20.384    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X41Y26         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_C/C
                         clock pessimism              0.204    20.588    
                         clock uncertainty           -0.035    20.553    
    SLICE_X41Y26         FDCE (Setup_fdce_C_D)       -0.158    20.395    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_C
  -------------------------------------------------------------------
                         required time                         20.395    
                         arrival time                         -41.003    
  -------------------------------------------------------------------
                         slack                                -20.608    

Slack (VIOLATED) :        -19.229ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[12]_srl2_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_4/CE
                            (rising edge-triggered cell SRL16E clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        22.050ns  (logic 0.442ns (2.005%)  route 21.608ns (97.995%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.808ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.386ns = ( 20.386 - 10.000 ) 
    Source Clock Delay      (SCD):    12.399ns = ( 17.399 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.269     9.538 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.887    10.425    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.545 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.774    12.319    clk__0_BUFG
    SLICE_X68Y20         FDRE (Prop_fdre_C_Q)         0.308    12.627 f  rst_in_reg/Q
                         net (fo=139, routed)         4.414    17.041    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X41Y27         LUT2 (Prop_lut2_I1_O)        0.053    17.094 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.305    17.399    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X40Y27         LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y27         LDCE (EnToQ_ldce_G_Q)        0.389    17.788 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=10, routed)         11.379    29.166    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X40Y28         LUT5 (Prop_lut5_I3_O)        0.053    29.219 r  AD9783_inst1/AD_9783_SPI_inst/data_out[9]_i_1/O
                         net (fo=20, routed)         10.230    39.449    AD9783_inst1/AD_9783_SPI_inst/data_out[9]_i_1_n_0
    SLICE_X42Y29         SRL16E                                       r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[12]_srl2_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_4/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.658    14.331    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X51Y22         FDCE (Prop_fdce_C_Q)         0.197    14.528 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.993    18.521    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    18.718 r  counter_f_reg[11]_i_3/O
                         net (fo=40, routed)          1.668    20.386    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X42Y29         SRL16E                                       r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[12]_srl2_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_4/CLK
                         clock pessimism              0.204    20.590    
                         clock uncertainty           -0.035    20.555    
    SLICE_X42Y29         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.335    20.220    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[12]_srl2_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_4
  -------------------------------------------------------------------
                         required time                         20.220    
                         arrival time                         -39.449    
  -------------------------------------------------------------------
                         slack                                -19.229    

Slack (VIOLATED) :        -19.229ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[5]_srl6_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_8/CE
                            (rising edge-triggered cell SRL16E clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        22.050ns  (logic 0.442ns (2.005%)  route 21.608ns (97.995%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.808ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.386ns = ( 20.386 - 10.000 ) 
    Source Clock Delay      (SCD):    12.399ns = ( 17.399 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.269     9.538 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.887    10.425    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.545 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.774    12.319    clk__0_BUFG
    SLICE_X68Y20         FDRE (Prop_fdre_C_Q)         0.308    12.627 f  rst_in_reg/Q
                         net (fo=139, routed)         4.414    17.041    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X41Y27         LUT2 (Prop_lut2_I1_O)        0.053    17.094 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.305    17.399    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X40Y27         LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y27         LDCE (EnToQ_ldce_G_Q)        0.389    17.788 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=10, routed)         11.379    29.166    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X40Y28         LUT5 (Prop_lut5_I3_O)        0.053    29.219 r  AD9783_inst1/AD_9783_SPI_inst/data_out[9]_i_1/O
                         net (fo=20, routed)         10.230    39.449    AD9783_inst1/AD_9783_SPI_inst/data_out[9]_i_1_n_0
    SLICE_X42Y29         SRL16E                                       r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[5]_srl6_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_8/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.658    14.331    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X51Y22         FDCE (Prop_fdce_C_Q)         0.197    14.528 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.993    18.521    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    18.718 r  counter_f_reg[11]_i_3/O
                         net (fo=40, routed)          1.668    20.386    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X42Y29         SRL16E                                       r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[5]_srl6_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_8/CLK
                         clock pessimism              0.204    20.590    
                         clock uncertainty           -0.035    20.555    
    SLICE_X42Y29         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.335    20.220    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[5]_srl6_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_8
  -------------------------------------------------------------------
                         required time                         20.220    
                         arrival time                         -39.449    
  -------------------------------------------------------------------
                         slack                                -19.229    

Slack (VIOLATED) :        -19.195ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_C/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        22.424ns  (logic 0.495ns (2.207%)  route 21.929ns (97.793%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -1.807ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.387ns = ( 20.387 - 10.000 ) 
    Source Clock Delay      (SCD):    12.399ns = ( 17.399 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.269     9.538 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.887    10.425    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.545 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.774    12.319    clk__0_BUFG
    SLICE_X68Y20         FDRE (Prop_fdre_C_Q)         0.308    12.627 f  rst_in_reg/Q
                         net (fo=139, routed)         4.414    17.041    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X41Y27         LUT2 (Prop_lut2_I1_O)        0.053    17.094 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.305    17.399    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X40Y27         LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y27         LDCE (EnToQ_ldce_G_Q)        0.389    17.788 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=10, routed)         11.379    29.166    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X40Y28         LUT5 (Prop_lut5_I3_O)        0.053    29.219 r  AD9783_inst1/AD_9783_SPI_inst/data_out[9]_i_1/O
                         net (fo=20, routed)         10.550    39.769    AD9783_inst1/AD_9783_SPI_inst/data_out[9]_i_1_n_0
    SLICE_X38Y29         LUT3 (Prop_lut3_I1_O)        0.053    39.822 r  AD9783_inst1/AD_9783_SPI_inst/data_out[10]_C_i_1/O
                         net (fo=1, routed)           0.000    39.822    AD9783_inst1/AD_9783_SPI_inst/data_out[10]_C_i_1_n_0
    SLICE_X38Y29         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.658    14.331    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X51Y22         FDCE (Prop_fdce_C_Q)         0.197    14.528 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.993    18.521    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    18.718 r  counter_f_reg[11]_i_3/O
                         net (fo=40, routed)          1.669    20.387    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X38Y29         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_C/C
                         clock pessimism              0.204    20.591    
                         clock uncertainty           -0.035    20.556    
    SLICE_X38Y29         FDCE (Setup_fdce_C_D)        0.071    20.627    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_C
  -------------------------------------------------------------------
                         required time                         20.627    
                         arrival time                         -39.822    
  -------------------------------------------------------------------
                         slack                                -19.195    

Slack (VIOLATED) :        -19.186ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_C/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        22.436ns  (logic 0.507ns (2.260%)  route 21.929ns (97.740%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -1.807ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.387ns = ( 20.387 - 10.000 ) 
    Source Clock Delay      (SCD):    12.399ns = ( 17.399 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.269     9.538 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.887    10.425    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.545 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.774    12.319    clk__0_BUFG
    SLICE_X68Y20         FDRE (Prop_fdre_C_Q)         0.308    12.627 f  rst_in_reg/Q
                         net (fo=139, routed)         4.414    17.041    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X41Y27         LUT2 (Prop_lut2_I1_O)        0.053    17.094 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.305    17.399    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X40Y27         LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y27         LDCE (EnToQ_ldce_G_Q)        0.389    17.788 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=10, routed)         11.379    29.166    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X40Y28         LUT5 (Prop_lut5_I3_O)        0.053    29.219 r  AD9783_inst1/AD_9783_SPI_inst/data_out[9]_i_1/O
                         net (fo=20, routed)         10.550    39.769    AD9783_inst1/AD_9783_SPI_inst/data_out[9]_i_1_n_0
    SLICE_X38Y29         LUT3 (Prop_lut3_I1_O)        0.065    39.834 r  AD9783_inst1/AD_9783_SPI_inst/data_out[8]_C_i_1__0/O
                         net (fo=1, routed)           0.000    39.834    AD9783_inst1/AD_9783_SPI_inst/data_out[8]_C_i_1__0_n_0
    SLICE_X38Y29         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.658    14.331    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X51Y22         FDCE (Prop_fdce_C_Q)         0.197    14.528 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.993    18.521    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    18.718 r  counter_f_reg[11]_i_3/O
                         net (fo=40, routed)          1.669    20.387    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X38Y29         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_C/C
                         clock pessimism              0.204    20.591    
                         clock uncertainty           -0.035    20.556    
    SLICE_X38Y29         FDCE (Setup_fdce_C_D)        0.092    20.648    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_C
  -------------------------------------------------------------------
                         required time                         20.648    
                         arrival time                         -39.834    
  -------------------------------------------------------------------
                         slack                                -19.186    

Slack (VIOLATED) :        -19.175ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_P/CE
                            (rising edge-triggered cell FDPE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        22.087ns  (logic 0.442ns (2.001%)  route 21.645ns (97.999%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.808ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.386ns = ( 20.386 - 10.000 ) 
    Source Clock Delay      (SCD):    12.399ns = ( 17.399 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.269     9.538 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.887    10.425    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.545 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.774    12.319    clk__0_BUFG
    SLICE_X68Y20         FDRE (Prop_fdre_C_Q)         0.308    12.627 f  rst_in_reg/Q
                         net (fo=139, routed)         4.414    17.041    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X41Y27         LUT2 (Prop_lut2_I1_O)        0.053    17.094 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.305    17.399    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X40Y27         LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y27         LDCE (EnToQ_ldce_G_Q)        0.389    17.788 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=10, routed)         11.379    29.166    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X40Y28         LUT5 (Prop_lut5_I3_O)        0.053    29.219 r  AD9783_inst1/AD_9783_SPI_inst/data_out[9]_i_1/O
                         net (fo=20, routed)         10.266    39.486    AD9783_inst1/AD_9783_SPI_inst/data_out[9]_i_1_n_0
    SLICE_X41Y28         FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_P/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.658    14.331    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X51Y22         FDCE (Prop_fdce_C_Q)         0.197    14.528 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.993    18.521    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    18.718 r  counter_f_reg[11]_i_3/O
                         net (fo=40, routed)          1.668    20.386    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X41Y28         FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_P/C
                         clock pessimism              0.204    20.590    
                         clock uncertainty           -0.035    20.555    
    SLICE_X41Y28         FDPE (Setup_fdpe_C_CE)      -0.244    20.311    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_P
  -------------------------------------------------------------------
                         required time                         20.311    
                         arrival time                         -39.486    
  -------------------------------------------------------------------
                         slack                                -19.175    

Slack (VIOLATED) :        -19.168ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        22.081ns  (logic 0.442ns (2.002%)  route 21.639ns (97.998%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.808ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.386ns = ( 20.386 - 10.000 ) 
    Source Clock Delay      (SCD):    12.399ns = ( 17.399 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.269     9.538 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.887    10.425    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.545 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.774    12.319    clk__0_BUFG
    SLICE_X68Y20         FDRE (Prop_fdre_C_Q)         0.308    12.627 f  rst_in_reg/Q
                         net (fo=139, routed)         4.414    17.041    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X41Y27         LUT2 (Prop_lut2_I1_O)        0.053    17.094 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.305    17.399    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X40Y27         LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y27         LDCE (EnToQ_ldce_G_Q)        0.389    17.788 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=10, routed)         11.379    29.166    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X40Y28         LUT5 (Prop_lut5_I3_O)        0.053    29.219 r  AD9783_inst1/AD_9783_SPI_inst/data_out[9]_i_1/O
                         net (fo=20, routed)         10.260    39.479    AD9783_inst1/AD_9783_SPI_inst/data_out[9]_i_1_n_0
    SLICE_X43Y29         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.658    14.331    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X51Y22         FDCE (Prop_fdce_C_Q)         0.197    14.528 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.993    18.521    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    18.718 r  counter_f_reg[11]_i_3/O
                         net (fo=40, routed)          1.668    20.386    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X43Y29         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[14]/C
                         clock pessimism              0.204    20.590    
                         clock uncertainty           -0.035    20.555    
    SLICE_X43Y29         FDCE (Setup_fdce_C_CE)      -0.244    20.311    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[14]
  -------------------------------------------------------------------
                         required time                         20.311    
                         arrival time                         -39.479    
  -------------------------------------------------------------------
                         slack                                -19.168    

Slack (VIOLATED) :        -19.168ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg_c/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        22.081ns  (logic 0.442ns (2.002%)  route 21.639ns (97.998%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.808ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.386ns = ( 20.386 - 10.000 ) 
    Source Clock Delay      (SCD):    12.399ns = ( 17.399 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.269     9.538 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.887    10.425    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.545 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.774    12.319    clk__0_BUFG
    SLICE_X68Y20         FDRE (Prop_fdre_C_Q)         0.308    12.627 f  rst_in_reg/Q
                         net (fo=139, routed)         4.414    17.041    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X41Y27         LUT2 (Prop_lut2_I1_O)        0.053    17.094 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.305    17.399    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X40Y27         LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y27         LDCE (EnToQ_ldce_G_Q)        0.389    17.788 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=10, routed)         11.379    29.166    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X40Y28         LUT5 (Prop_lut5_I3_O)        0.053    29.219 r  AD9783_inst1/AD_9783_SPI_inst/data_out[9]_i_1/O
                         net (fo=20, routed)         10.260    39.479    AD9783_inst1/AD_9783_SPI_inst/data_out[9]_i_1_n_0
    SLICE_X43Y29         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg_c/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.658    14.331    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X51Y22         FDCE (Prop_fdce_C_Q)         0.197    14.528 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.993    18.521    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    18.718 r  counter_f_reg[11]_i_3/O
                         net (fo=40, routed)          1.668    20.386    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X43Y29         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg_c/C
                         clock pessimism              0.204    20.590    
                         clock uncertainty           -0.035    20.555    
    SLICE_X43Y29         FDCE (Setup_fdce_C_CE)      -0.244    20.311    AD9783_inst1/AD_9783_SPI_inst/data_out_reg_c
  -------------------------------------------------------------------
                         required time                         20.311    
                         arrival time                         -39.479    
  -------------------------------------------------------------------
                         slack                                -19.168    

Slack (VIOLATED) :        -19.168ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg_c_4/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        22.081ns  (logic 0.442ns (2.002%)  route 21.639ns (97.998%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.808ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.386ns = ( 20.386 - 10.000 ) 
    Source Clock Delay      (SCD):    12.399ns = ( 17.399 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.269     9.538 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.887    10.425    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.545 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.774    12.319    clk__0_BUFG
    SLICE_X68Y20         FDRE (Prop_fdre_C_Q)         0.308    12.627 f  rst_in_reg/Q
                         net (fo=139, routed)         4.414    17.041    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X41Y27         LUT2 (Prop_lut2_I1_O)        0.053    17.094 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.305    17.399    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X40Y27         LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y27         LDCE (EnToQ_ldce_G_Q)        0.389    17.788 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=10, routed)         11.379    29.166    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X40Y28         LUT5 (Prop_lut5_I3_O)        0.053    29.219 r  AD9783_inst1/AD_9783_SPI_inst/data_out[9]_i_1/O
                         net (fo=20, routed)         10.260    39.479    AD9783_inst1/AD_9783_SPI_inst/data_out[9]_i_1_n_0
    SLICE_X43Y29         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg_c_4/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.658    14.331    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X51Y22         FDCE (Prop_fdce_C_Q)         0.197    14.528 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.993    18.521    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    18.718 r  counter_f_reg[11]_i_3/O
                         net (fo=40, routed)          1.668    20.386    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X43Y29         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg_c_4/C
                         clock pessimism              0.204    20.590    
                         clock uncertainty           -0.035    20.555    
    SLICE_X43Y29         FDCE (Setup_fdce_C_CE)      -0.244    20.311    AD9783_inst1/AD_9783_SPI_inst/data_out_reg_c_4
  -------------------------------------------------------------------
                         required time                         20.311    
                         arrival time                         -39.479    
  -------------------------------------------------------------------
                         slack                                -19.168    

Slack (VIOLATED) :        -19.168ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg_c_5/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        22.081ns  (logic 0.442ns (2.002%)  route 21.639ns (97.998%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.808ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.386ns = ( 20.386 - 10.000 ) 
    Source Clock Delay      (SCD):    12.399ns = ( 17.399 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.269     9.538 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.887    10.425    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.545 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.774    12.319    clk__0_BUFG
    SLICE_X68Y20         FDRE (Prop_fdre_C_Q)         0.308    12.627 f  rst_in_reg/Q
                         net (fo=139, routed)         4.414    17.041    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X41Y27         LUT2 (Prop_lut2_I1_O)        0.053    17.094 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.305    17.399    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X40Y27         LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y27         LDCE (EnToQ_ldce_G_Q)        0.389    17.788 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=10, routed)         11.379    29.166    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X40Y28         LUT5 (Prop_lut5_I3_O)        0.053    29.219 r  AD9783_inst1/AD_9783_SPI_inst/data_out[9]_i_1/O
                         net (fo=20, routed)         10.260    39.479    AD9783_inst1/AD_9783_SPI_inst/data_out[9]_i_1_n_0
    SLICE_X43Y29         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg_c_5/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.658    14.331    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X51Y22         FDCE (Prop_fdce_C_Q)         0.197    14.528 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.993    18.521    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    18.718 r  counter_f_reg[11]_i_3/O
                         net (fo=40, routed)          1.668    20.386    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X43Y29         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg_c_5/C
                         clock pessimism              0.204    20.590    
                         clock uncertainty           -0.035    20.555    
    SLICE_X43Y29         FDCE (Setup_fdce_C_CE)      -0.244    20.311    AD9783_inst1/AD_9783_SPI_inst/data_out_reg_c_5
  -------------------------------------------------------------------
                         required time                         20.311    
                         arrival time                         -39.479    
  -------------------------------------------------------------------
                         slack                                -19.168    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.427ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_reg/CE
                            (rising edge-triggered cell FDRE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - rst_in rise@0.000ns)
  Data Path Delay:        7.208ns  (logic 0.056ns (0.777%)  route 7.152ns (99.223%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        2.771ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.814ns
    Source Clock Delay      (SCD):    2.896ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=141, routed)         0.541     1.642    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.100     1.742 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.368     2.110    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.136 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.642     2.778    clk__0_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y20         FDRE (Prop_fdre_C_Q)         0.118     2.896 r  rst_in_reg/Q
                         net (fo=139, routed)         2.017     4.914    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X41Y27         LUT2 (Prop_lut2_I0_O)        0.028     4.942 r  AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2__0/O
                         net (fo=16, routed)          0.995     5.937    AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2__0_n_0
    SLICE_X40Y28         LUT6 (Prop_lut6_I0_O)        0.028     5.965 f  AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_i_1__0/O
                         net (fo=1, routed)           4.139    10.104    AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_i_1__0_n_0
    SLICE_X39Y28         FDRE                                         f  AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=141, routed)         0.873     2.122    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X51Y22         FDCE (Prop_fdce_C_Q)         0.113     2.235 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.621     4.855    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     4.932 r  counter_f_reg[11]_i_3/O
                         net (fo=40, routed)          0.882     5.814    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X39Y28         FDRE                                         r  AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_reg/C
                         clock pessimism             -0.147     5.667    
    SLICE_X39Y28         FDRE (Hold_fdre_C_CE)        0.010     5.677    AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_reg
  -------------------------------------------------------------------
                         required time                         -5.677    
                         arrival time                          10.104    
  -------------------------------------------------------------------
                         slack                                  4.427    

Slack (MET) :             4.463ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/spi_scs_out_reg/CE
                            (rising edge-triggered cell FDRE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - rst_in rise@0.000ns)
  Data Path Delay:        7.246ns  (logic 0.056ns (0.773%)  route 7.190ns (99.227%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        2.773ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.816ns
    Source Clock Delay      (SCD):    2.896ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=141, routed)         0.541     1.642    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.100     1.742 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.368     2.110    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.136 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.642     2.778    clk__0_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y20         FDRE (Prop_fdre_C_Q)         0.118     2.896 r  rst_in_reg/Q
                         net (fo=139, routed)         2.017     4.914    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X41Y27         LUT2 (Prop_lut2_I0_O)        0.028     4.942 r  AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2__0/O
                         net (fo=16, routed)          0.986     5.927    AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2__0_n_0
    SLICE_X41Y29         LUT6 (Prop_lut6_I5_O)        0.028     5.955 f  AD9783_inst1/AD_9783_SPI_inst/spi_scs_out_i_1__0/O
                         net (fo=1, routed)           4.187    10.142    AD9783_inst1/AD_9783_SPI_inst/spi_scs_out4_out
    SLICE_X41Y30         FDRE                                         f  AD9783_inst1/AD_9783_SPI_inst/spi_scs_out_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=141, routed)         0.873     2.122    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X51Y22         FDCE (Prop_fdce_C_Q)         0.113     2.235 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.621     4.855    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     4.932 r  counter_f_reg[11]_i_3/O
                         net (fo=40, routed)          0.884     5.816    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X41Y30         FDRE                                         r  AD9783_inst1/AD_9783_SPI_inst/spi_scs_out_reg/C
                         clock pessimism             -0.147     5.669    
    SLICE_X41Y30         FDRE (Hold_fdre_C_CE)        0.010     5.679    AD9783_inst1/AD_9783_SPI_inst/spi_scs_out_reg
  -------------------------------------------------------------------
                         required time                         -5.679    
                         arrival time                          10.142    
  -------------------------------------------------------------------
                         slack                                  4.463    

Slack (MET) :             4.903ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/spi_sck_out_reg/CE
                            (rising edge-triggered cell FDRE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - rst_in rise@0.000ns)
  Data Path Delay:        7.706ns  (logic 0.056ns (0.727%)  route 7.650ns (99.273%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        2.773ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.816ns
    Source Clock Delay      (SCD):    2.896ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=141, routed)         0.541     1.642    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.100     1.742 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.368     2.110    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.136 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.642     2.778    clk__0_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y20         FDRE (Prop_fdre_C_Q)         0.118     2.896 r  rst_in_reg/Q
                         net (fo=139, routed)         2.017     4.914    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X41Y27         LUT2 (Prop_lut2_I0_O)        0.028     4.942 r  AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2__0/O
                         net (fo=16, routed)          0.952     5.893    AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2__0_n_0
    SLICE_X40Y29         LUT6 (Prop_lut6_I0_O)        0.028     5.921 f  AD9783_inst1/AD_9783_SPI_inst/spi_sck_out_i_1__0/O
                         net (fo=1, routed)           4.681    10.602    AD9783_inst1/AD_9783_SPI_inst/spi_sck_out_i_1__0_n_0
    SLICE_X40Y30         FDRE                                         f  AD9783_inst1/AD_9783_SPI_inst/spi_sck_out_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=141, routed)         0.873     2.122    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X51Y22         FDCE (Prop_fdce_C_Q)         0.113     2.235 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.621     4.855    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     4.932 r  counter_f_reg[11]_i_3/O
                         net (fo=40, routed)          0.884     5.816    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X40Y30         FDRE                                         r  AD9783_inst1/AD_9783_SPI_inst/spi_sck_out_reg/C
                         clock pessimism             -0.147     5.669    
    SLICE_X40Y30         FDRE (Hold_fdre_C_CE)        0.030     5.699    AD9783_inst1/AD_9783_SPI_inst/spi_sck_out_reg
  -------------------------------------------------------------------
                         required time                         -5.699    
                         arrival time                          10.602    
  -------------------------------------------------------------------
                         slack                                  4.903    

Slack (MET) :             9.244ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_reg/D
                            (rising edge-triggered cell FDRE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        4.834ns  (logic 0.160ns (3.310%)  route 4.674ns (96.690%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.558ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.814ns
    Source Clock Delay      (SCD):    5.109ns = ( 10.109 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=141, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.100     6.742 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.368     7.110    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.136 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.642     7.778    clk__0_BUFG
    SLICE_X68Y20         FDRE (Prop_fdre_C_Q)         0.118     7.896 f  rst_in_reg/Q
                         net (fo=139, routed)         1.952     9.848    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X42Y29         LUT3 (Prop_lut3_I2_O)        0.028     9.876 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1/O
                         net (fo=2, routed)           0.233    10.109    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1_n_0
    SLICE_X41Y29         LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y29         LDCE (EnToQ_ldce_G_Q)        0.128    10.237 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/Q
                         net (fo=1, routed)           0.579    10.816    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_n_0
    SLICE_X40Y28         LUT5 (Prop_lut5_I1_O)        0.032    10.848 r  AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_i_2/O
                         net (fo=1, routed)           4.095    14.943    AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_i_2_n_0
    SLICE_X39Y28         FDRE                                         r  AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=141, routed)         0.873     2.122    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X51Y22         FDCE (Prop_fdce_C_Q)         0.113     2.235 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.621     4.855    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     4.932 r  counter_f_reg[11]_i_3/O
                         net (fo=40, routed)          0.882     5.814    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X39Y28         FDRE                                         r  AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_reg/C
                         clock pessimism             -0.147     5.667    
                         clock uncertainty            0.035     5.702    
    SLICE_X39Y28         FDRE (Hold_fdre_C_D)        -0.003     5.699    AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_reg
  -------------------------------------------------------------------
                         required time                         -5.699    
                         arrival time                          14.943    
  -------------------------------------------------------------------
                         slack                                  9.244    

Slack (MET) :             9.828ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        5.491ns  (logic 0.171ns (3.114%)  route 5.320ns (96.886%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.568ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.812ns
    Source Clock Delay      (SCD):    5.097ns = ( 10.097 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=141, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.100     6.742 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.368     7.110    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.136 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.642     7.778    clk__0_BUFG
    SLICE_X68Y20         FDRE (Prop_fdre_C_Q)         0.118     7.896 f  rst_in_reg/Q
                         net (fo=139, routed)         2.045     9.941    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X41Y27         LUT2 (Prop_lut2_I1_O)        0.028     9.969 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.128    10.097    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X40Y27         LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y27         LDCE (EnToQ_ldce_G_Q)        0.143    10.240 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=10, routed)          5.320    15.561    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X43Y27         LUT6 (Prop_lut6_I3_O)        0.028    15.589 r  AD9783_inst1/AD_9783_SPI_inst/state_f[1]_i_1__0/O
                         net (fo=1, routed)           0.000    15.589    AD9783_inst1/AD_9783_SPI_inst/state_f[1]_i_1__0_n_0
    SLICE_X43Y27         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=141, routed)         0.873     2.122    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X51Y22         FDCE (Prop_fdce_C_Q)         0.113     2.235 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.621     4.855    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     4.932 r  counter_f_reg[11]_i_3/O
                         net (fo=40, routed)          0.880     5.812    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X43Y27         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]/C
                         clock pessimism             -0.147     5.665    
                         clock uncertainty            0.035     5.700    
    SLICE_X43Y27         FDCE (Hold_fdce_C_D)         0.060     5.760    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]
  -------------------------------------------------------------------
                         required time                         -5.760    
                         arrival time                          15.589    
  -------------------------------------------------------------------
                         slack                                  9.828    

Slack (MET) :             9.833ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        5.497ns  (logic 0.171ns (3.111%)  route 5.326ns (96.889%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.569ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.813ns
    Source Clock Delay      (SCD):    5.097ns = ( 10.097 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=141, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.100     6.742 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.368     7.110    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.136 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.642     7.778    clk__0_BUFG
    SLICE_X68Y20         FDRE (Prop_fdre_C_Q)         0.118     7.896 f  rst_in_reg/Q
                         net (fo=139, routed)         2.045     9.941    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X41Y27         LUT2 (Prop_lut2_I1_O)        0.028     9.969 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.128    10.097    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X40Y27         LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y27         LDCE (EnToQ_ldce_G_Q)        0.143    10.240 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=10, routed)          5.326    15.566    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X43Y28         LUT6 (Prop_lut6_I1_O)        0.028    15.594 r  AD9783_inst1/AD_9783_SPI_inst/ready_out_i_1/O
                         net (fo=1, routed)           0.000    15.594    AD9783_inst1/AD_9783_SPI_inst/ready_out_i_1_n_0
    SLICE_X43Y28         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=141, routed)         0.873     2.122    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X51Y22         FDCE (Prop_fdce_C_Q)         0.113     2.235 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.621     4.855    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     4.932 r  counter_f_reg[11]_i_3/O
                         net (fo=40, routed)          0.881     5.813    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X43Y28         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
                         clock pessimism             -0.147     5.666    
                         clock uncertainty            0.035     5.701    
    SLICE_X43Y28         FDCE (Hold_fdce_C_D)         0.060     5.761    AD9783_inst1/AD_9783_SPI_inst/ready_out_reg
  -------------------------------------------------------------------
                         required time                         -5.761    
                         arrival time                          15.594    
  -------------------------------------------------------------------
                         slack                                  9.833    

Slack (MET) :             9.862ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/state_f_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        5.525ns  (logic 0.171ns (3.095%)  route 5.354ns (96.905%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.568ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.812ns
    Source Clock Delay      (SCD):    5.097ns = ( 10.097 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=141, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.100     6.742 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.368     7.110    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.136 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.642     7.778    clk__0_BUFG
    SLICE_X68Y20         FDRE (Prop_fdre_C_Q)         0.118     7.896 f  rst_in_reg/Q
                         net (fo=139, routed)         2.045     9.941    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X41Y27         LUT2 (Prop_lut2_I1_O)        0.028     9.969 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.128    10.097    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X40Y27         LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y27         LDCE (EnToQ_ldce_G_Q)        0.143    10.240 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=10, routed)          5.354    15.594    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X43Y27         LUT6 (Prop_lut6_I2_O)        0.028    15.622 r  AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_1__0/O
                         net (fo=1, routed)           0.000    15.622    AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_1__0_n_0
    SLICE_X43Y27         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=141, routed)         0.873     2.122    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X51Y22         FDCE (Prop_fdce_C_Q)         0.113     2.235 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.621     4.855    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     4.932 r  counter_f_reg[11]_i_3/O
                         net (fo=40, routed)          0.880     5.812    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X43Y27         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[2]/C
                         clock pessimism             -0.147     5.665    
                         clock uncertainty            0.035     5.700    
    SLICE_X43Y27         FDCE (Hold_fdce_C_D)         0.060     5.760    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[2]
  -------------------------------------------------------------------
                         required time                         -5.760    
                         arrival time                          15.622    
  -------------------------------------------------------------------
                         slack                                  9.862    

Slack (MET) :             10.028ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P/D
                            (rising edge-triggered cell FDPE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        5.700ns  (logic 0.173ns (3.035%)  route 5.527ns (96.965%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.569ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.813ns
    Source Clock Delay      (SCD):    5.097ns = ( 10.097 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=141, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.100     6.742 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.368     7.110    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.136 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.642     7.778    clk__0_BUFG
    SLICE_X68Y20         FDRE (Prop_fdre_C_Q)         0.118     7.896 f  rst_in_reg/Q
                         net (fo=139, routed)         2.045     9.941    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X41Y27         LUT2 (Prop_lut2_I1_O)        0.028     9.969 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.128    10.097    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X40Y27         LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y27         LDCE (EnToQ_ldce_G_Q)        0.143    10.240 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=10, routed)          5.527    15.767    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X41Y27         LUT5 (Prop_lut5_I3_O)        0.030    15.797 r  AD9783_inst1/AD_9783_SPI_inst/state_f[0]_C_i_1__0/O
                         net (fo=2, routed)           0.000    15.797    AD9783_inst1/AD_9783_SPI_inst/state_f[0]_C_i_1__0_n_0
    SLICE_X41Y27         FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=141, routed)         0.873     2.122    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X51Y22         FDCE (Prop_fdce_C_Q)         0.113     2.235 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.621     4.855    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     4.932 r  counter_f_reg[11]_i_3/O
                         net (fo=40, routed)          0.881     5.813    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X41Y27         FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P/C
                         clock pessimism             -0.147     5.666    
                         clock uncertainty            0.035     5.701    
    SLICE_X41Y27         FDPE (Hold_fdpe_C_D)         0.068     5.769    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P
  -------------------------------------------------------------------
                         required time                         -5.769    
                         arrival time                          15.797    
  -------------------------------------------------------------------
                         slack                                 10.028    

Slack (MET) :             10.258ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        5.734ns  (logic 0.171ns (2.982%)  route 5.563ns (97.018%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.380ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.815ns
    Source Clock Delay      (SCD):    5.288ns = ( 10.288 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=141, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.100     6.742 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.368     7.110    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.136 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.642     7.778    clk__0_BUFG
    SLICE_X68Y20         FDRE (Prop_fdre_C_Q)         0.118     7.896 f  rst_in_reg/Q
                         net (fo=139, routed)         2.091     9.987    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X41Y29         LUT3 (Prop_lut3_I2_O)        0.028    10.015 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=3, routed)           0.273    10.288    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X40Y29         LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y29         LDCE (EnToQ_ldce_G_Q)        0.143    10.431 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/Q
                         net (fo=2, routed)           5.563    15.994    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_n_0
    SLICE_X39Y29         LUT3 (Prop_lut3_I1_O)        0.028    16.022 r  AD9783_inst1/AD_9783_SPI_inst/data_out[9]_i_2/O
                         net (fo=1, routed)           0.000    16.022    AD9783_inst1/AD_9783_SPI_inst/data_out[9]_i_2_n_0
    SLICE_X39Y29         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=141, routed)         0.873     2.122    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X51Y22         FDCE (Prop_fdce_C_Q)         0.113     2.235 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.621     4.855    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     4.932 r  counter_f_reg[11]_i_3/O
                         net (fo=40, routed)          0.883     5.815    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X39Y29         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[9]/C
                         clock pessimism             -0.147     5.668    
                         clock uncertainty            0.035     5.703    
    SLICE_X39Y29         FDCE (Hold_fdce_C_D)         0.060     5.763    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[9]
  -------------------------------------------------------------------
                         required time                         -5.763    
                         arrival time                          16.022    
  -------------------------------------------------------------------
                         slack                                 10.258    

Slack (MET) :             10.269ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        5.901ns  (logic 0.171ns (2.898%)  route 5.730ns (97.102%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.567ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.811ns
    Source Clock Delay      (SCD):    5.097ns = ( 10.097 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=141, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.100     6.742 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.368     7.110    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.136 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.642     7.778    clk__0_BUFG
    SLICE_X68Y20         FDRE (Prop_fdre_C_Q)         0.118     7.896 f  rst_in_reg/Q
                         net (fo=139, routed)         2.045     9.941    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X41Y27         LUT2 (Prop_lut2_I1_O)        0.028     9.969 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.128    10.097    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X40Y27         LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y27         LDCE (EnToQ_ldce_G_Q)        0.143    10.240 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=10, routed)          1.891    12.131    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X43Y27         LUT6 (Prop_lut6_I1_O)        0.028    12.159 r  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          3.839    15.998    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X46Y27         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=141, routed)         0.873     2.122    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X51Y22         FDCE (Prop_fdce_C_Q)         0.113     2.235 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.621     4.855    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     4.932 r  counter_f_reg[11]_i_3/O
                         net (fo=40, routed)          0.879     5.811    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X46Y27         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[0]/C
                         clock pessimism             -0.147     5.664    
                         clock uncertainty            0.035     5.699    
    SLICE_X46Y27         FDCE (Hold_fdce_C_CE)        0.030     5.729    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[0]
  -------------------------------------------------------------------
                         required time                         -5.729    
                         arrival time                          15.998    
  -------------------------------------------------------------------
                         slack                                 10.269    





---------------------------------------------------------------------------------------------------
From Clock:  ADC2/spi_data[7]
  To Clock:  ADC2/LTC2195_SPI_inst/spi_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.232ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        3.695ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.232ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
                            (positive level-sensitive latch clocked by ADC2/spi_data[7]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[8]_C/D
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_data[7] rise@0.000ns)
  Data Path Delay:        11.952ns  (logic 0.402ns (3.363%)  route 11.550ns (96.637%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.021ns = ( 20.021 - 10.000 ) 
    Source Clock Delay      (SCD):    8.039ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[7] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.773     4.651    ADC2/clk_in
    SLICE_X53Y30         FDRE (Prop_fdre_C_Q)         0.269     4.920 r  ADC2/spi_data_reg[7]/Q
                         net (fo=3, routed)           2.655     7.574    ADC2/LTC2195_SPI_inst/spi_data[0]
    SLICE_X52Y27         LUT3 (Prop_lut3_I0_O)        0.053     7.627 r  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           0.412     8.039    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1_n_0
    SLICE_X52Y28         LDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y28         LDCE (EnToQ_ldce_G_Q)        0.349     8.388 r  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/Q
                         net (fo=2, routed)          11.550    19.938    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_n_0
    SLICE_X52Y27         LUT5 (Prop_lut5_I1_O)        0.053    19.991 r  ADC2/LTC2195_SPI_inst/data_out[8]_C_i_1/O
                         net (fo=1, routed)           0.000    19.991    ADC2/LTC2195_SPI_inst/data_out[8]_C_i_1_n_0
    SLICE_X52Y27         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.662    14.335    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X54Y33         FDCE (Prop_fdce_C_Q)         0.226    14.561 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.607    18.169    spi_clk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.194    18.363 r  spi_clk_BUFG_inst/O
                         net (fo=40, routed)          1.658    20.021    ADC2/LTC2195_SPI_inst/spi_clk_BUFG
    SLICE_X52Y27         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_C/C
                         clock pessimism              0.204    20.225    
                         clock uncertainty           -0.035    20.189    
    SLICE_X52Y27         FDCE (Setup_fdce_C_D)        0.034    20.223    ADC2/LTC2195_SPI_inst/data_out_reg[8]_C
  -------------------------------------------------------------------
                         required time                         20.223    
                         arrival time                         -19.991    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.382ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
                            (positive level-sensitive latch clocked by ADC2/spi_data[7]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[8]_P/D
                            (rising edge-triggered cell FDPE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_data[7] rise@0.000ns)
  Data Path Delay:        11.803ns  (logic 0.402ns (3.406%)  route 11.401ns (96.594%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.021ns = ( 20.021 - 10.000 ) 
    Source Clock Delay      (SCD):    8.039ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[7] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.773     4.651    ADC2/clk_in
    SLICE_X53Y30         FDRE (Prop_fdre_C_Q)         0.269     4.920 r  ADC2/spi_data_reg[7]/Q
                         net (fo=3, routed)           2.655     7.574    ADC2/LTC2195_SPI_inst/spi_data[0]
    SLICE_X52Y27         LUT3 (Prop_lut3_I0_O)        0.053     7.627 r  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           0.412     8.039    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1_n_0
    SLICE_X52Y28         LDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y28         LDCE (EnToQ_ldce_G_Q)        0.349     8.388 r  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/Q
                         net (fo=2, routed)          11.401    19.789    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_n_0
    SLICE_X51Y27         LUT3 (Prop_lut3_I1_O)        0.053    19.842 r  ADC2/LTC2195_SPI_inst/data_out[8]_P_i_1/O
                         net (fo=1, routed)           0.000    19.842    ADC2/LTC2195_SPI_inst/p_3_in[8]
    SLICE_X51Y27         FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.662    14.335    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X54Y33         FDCE (Prop_fdce_C_Q)         0.226    14.561 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.607    18.169    spi_clk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.194    18.363 r  spi_clk_BUFG_inst/O
                         net (fo=40, routed)          1.658    20.021    ADC2/LTC2195_SPI_inst/spi_clk_BUFG
    SLICE_X51Y27         FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_P/C
                         clock pessimism              0.204    20.225    
                         clock uncertainty           -0.035    20.189    
    SLICE_X51Y27         FDPE (Setup_fdpe_C_D)        0.035    20.224    ADC2/LTC2195_SPI_inst/data_out_reg[8]_P
  -------------------------------------------------------------------
                         required time                         20.224    
                         arrival time                         -19.842    
  -------------------------------------------------------------------
                         slack                                  0.382    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.695ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
                            (positive level-sensitive latch clocked by ADC2/spi_data[7]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[8]_P/D
                            (rising edge-triggered cell FDPE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_data[7] rise@0.000ns)
  Data Path Delay:        5.837ns  (logic 0.156ns (2.673%)  route 5.681ns (97.327%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.567ns
    Source Clock Delay      (SCD):    3.338ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[7] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=141, routed)         0.639     1.740    ADC2/clk_in
    SLICE_X53Y30         FDRE (Prop_fdre_C_Q)         0.100     1.840 r  ADC2/spi_data_reg[7]/Q
                         net (fo=3, routed)           1.294     3.134    ADC2/LTC2195_SPI_inst/spi_data[0]
    SLICE_X52Y27         LUT3 (Prop_lut3_I0_O)        0.028     3.162 r  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           0.176     3.338    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1_n_0
    SLICE_X52Y28         LDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y28         LDCE (EnToQ_ldce_G_Q)        0.128     3.466 r  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/Q
                         net (fo=2, routed)           5.681     9.147    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_n_0
    SLICE_X51Y27         LUT3 (Prop_lut3_I1_O)        0.028     9.175 r  ADC2/LTC2195_SPI_inst/data_out[8]_P_i_1/O
                         net (fo=1, routed)           0.000     9.175    ADC2/LTC2195_SPI_inst/p_3_in[8]
    SLICE_X51Y27         FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=141, routed)         0.877     2.126    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X54Y33         FDCE (Prop_fdce_C_Q)         0.133     2.259 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.360     4.619    spi_clk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.075     4.694 r  spi_clk_BUFG_inst/O
                         net (fo=40, routed)          0.873     5.567    ADC2/LTC2195_SPI_inst/spi_clk_BUFG
    SLICE_X51Y27         FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_P/C
                         clock pessimism             -0.147     5.420    
    SLICE_X51Y27         FDPE (Hold_fdpe_C_D)         0.060     5.480    ADC2/LTC2195_SPI_inst/data_out_reg[8]_P
  -------------------------------------------------------------------
                         required time                         -5.480    
                         arrival time                           9.175    
  -------------------------------------------------------------------
                         slack                                  3.695    

Slack (MET) :             3.804ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
                            (positive level-sensitive latch clocked by ADC2/spi_data[7]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[8]_C/D
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_data[7] rise@0.000ns)
  Data Path Delay:        5.945ns  (logic 0.156ns (2.624%)  route 5.789ns (97.376%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.567ns
    Source Clock Delay      (SCD):    3.338ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[7] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=141, routed)         0.639     1.740    ADC2/clk_in
    SLICE_X53Y30         FDRE (Prop_fdre_C_Q)         0.100     1.840 r  ADC2/spi_data_reg[7]/Q
                         net (fo=3, routed)           1.294     3.134    ADC2/LTC2195_SPI_inst/spi_data[0]
    SLICE_X52Y27         LUT3 (Prop_lut3_I0_O)        0.028     3.162 r  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           0.176     3.338    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1_n_0
    SLICE_X52Y28         LDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y28         LDCE (EnToQ_ldce_G_Q)        0.128     3.466 r  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/Q
                         net (fo=2, routed)           5.789     9.255    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_n_0
    SLICE_X52Y27         LUT5 (Prop_lut5_I1_O)        0.028     9.283 r  ADC2/LTC2195_SPI_inst/data_out[8]_C_i_1/O
                         net (fo=1, routed)           0.000     9.283    ADC2/LTC2195_SPI_inst/data_out[8]_C_i_1_n_0
    SLICE_X52Y27         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=141, routed)         0.877     2.126    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X54Y33         FDCE (Prop_fdce_C_Q)         0.133     2.259 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.360     4.619    spi_clk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.075     4.694 r  spi_clk_BUFG_inst/O
                         net (fo=40, routed)          0.873     5.567    ADC2/LTC2195_SPI_inst/spi_clk_BUFG
    SLICE_X52Y27         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_C/C
                         clock pessimism             -0.147     5.420    
    SLICE_X52Y27         FDCE (Hold_fdce_C_D)         0.060     5.480    ADC2/LTC2195_SPI_inst/data_out_reg[8]_C
  -------------------------------------------------------------------
                         required time                         -5.480    
                         arrival time                           9.283    
  -------------------------------------------------------------------
                         slack                                  3.804    





---------------------------------------------------------------------------------------------------
From Clock:  ADC2/spi_data[8]
  To Clock:  ADC2/LTC2195_SPI_inst/spi_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.502ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.709ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.502ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
                            (positive level-sensitive latch clocked by ADC2/spi_data[8]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[9]_C/D
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_data[8] rise@0.000ns)
  Data Path Delay:        9.282ns  (logic 0.442ns (4.762%)  route 8.840ns (95.238%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.785ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.022ns = ( 20.022 - 10.000 ) 
    Source Clock Delay      (SCD):    9.441ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[8] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.770     4.648    ADC2/clk_in
    SLICE_X54Y29         FDRE (Prop_fdre_C_Q)         0.308     4.956 r  ADC2/spi_data_reg[8]/Q
                         net (fo=3, routed)           2.427     7.383    ADC2/LTC2195_SPI_inst/spi_data[1]
    SLICE_X53Y27         LUT3 (Prop_lut3_I0_O)        0.053     7.436 r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1/O
                         net (fo=3, routed)           2.005     9.441    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0
    SLICE_X54Y27         LDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y27         LDCE (EnToQ_ldce_G_Q)        0.389     9.830 r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/Q
                         net (fo=3, routed)           8.840    18.670    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_n_0
    SLICE_X49Y26         LUT5 (Prop_lut5_I1_O)        0.053    18.723 r  ADC2/LTC2195_SPI_inst/data_out[9]_C_i_1/O
                         net (fo=1, routed)           0.000    18.723    ADC2/LTC2195_SPI_inst/data_out[9]_C_i_1_n_0
    SLICE_X49Y26         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[9]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.662    14.335    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X54Y33         FDCE (Prop_fdce_C_Q)         0.226    14.561 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.607    18.169    spi_clk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.194    18.363 r  spi_clk_BUFG_inst/O
                         net (fo=40, routed)          1.659    20.022    ADC2/LTC2195_SPI_inst/spi_clk_BUFG
    SLICE_X49Y26         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[9]_C/C
                         clock pessimism              0.204    20.226    
                         clock uncertainty           -0.035    20.190    
    SLICE_X49Y26         FDCE (Setup_fdce_C_D)        0.035    20.225    ADC2/LTC2195_SPI_inst/data_out_reg[9]_C
  -------------------------------------------------------------------
                         required time                         20.225    
                         arrival time                         -18.723    
  -------------------------------------------------------------------
                         slack                                  1.502    

Slack (MET) :             1.550ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
                            (positive level-sensitive latch clocked by ADC2/spi_data[8]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[9]_P/D
                            (rising edge-triggered cell FDPE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_data[8] rise@0.000ns)
  Data Path Delay:        9.233ns  (logic 0.442ns (4.787%)  route 8.791ns (95.213%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.783ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.020ns = ( 20.020 - 10.000 ) 
    Source Clock Delay      (SCD):    9.441ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[8] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.770     4.648    ADC2/clk_in
    SLICE_X54Y29         FDRE (Prop_fdre_C_Q)         0.308     4.956 r  ADC2/spi_data_reg[8]/Q
                         net (fo=3, routed)           2.427     7.383    ADC2/LTC2195_SPI_inst/spi_data[1]
    SLICE_X53Y27         LUT3 (Prop_lut3_I0_O)        0.053     7.436 r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1/O
                         net (fo=3, routed)           2.005     9.441    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0
    SLICE_X54Y27         LDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y27         LDCE (EnToQ_ldce_G_Q)        0.389     9.830 r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/Q
                         net (fo=3, routed)           8.791    18.620    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_n_0
    SLICE_X51Y26         LUT3 (Prop_lut3_I1_O)        0.053    18.673 r  ADC2/LTC2195_SPI_inst/data_out[9]_P_i_1/O
                         net (fo=1, routed)           0.000    18.673    ADC2/LTC2195_SPI_inst/p_3_in[9]
    SLICE_X51Y26         FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[9]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.662    14.335    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X54Y33         FDCE (Prop_fdce_C_Q)         0.226    14.561 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.607    18.169    spi_clk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.194    18.363 r  spi_clk_BUFG_inst/O
                         net (fo=40, routed)          1.657    20.020    ADC2/LTC2195_SPI_inst/spi_clk_BUFG
    SLICE_X51Y26         FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[9]_P/C
                         clock pessimism              0.204    20.224    
                         clock uncertainty           -0.035    20.188    
    SLICE_X51Y26         FDPE (Setup_fdpe_C_D)        0.035    20.223    ADC2/LTC2195_SPI_inst/data_out_reg[9]_P
  -------------------------------------------------------------------
                         required time                         20.223    
                         arrival time                         -18.673    
  -------------------------------------------------------------------
                         slack                                  1.550    

Slack (MET) :             1.674ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
                            (positive level-sensitive latch clocked by ADC2/spi_data[8]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_data[8] rise@0.000ns)
  Data Path Delay:        9.110ns  (logic 0.442ns (4.852%)  route 8.668ns (95.148%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.784ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.021ns = ( 20.021 - 10.000 ) 
    Source Clock Delay      (SCD):    9.441ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[8] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.770     4.648    ADC2/clk_in
    SLICE_X54Y29         FDRE (Prop_fdre_C_Q)         0.308     4.956 r  ADC2/spi_data_reg[8]/Q
                         net (fo=3, routed)           2.427     7.383    ADC2/LTC2195_SPI_inst/spi_data[1]
    SLICE_X53Y27         LUT3 (Prop_lut3_I0_O)        0.053     7.436 r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1/O
                         net (fo=3, routed)           2.005     9.441    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0
    SLICE_X54Y27         LDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y27         LDCE (EnToQ_ldce_G_Q)        0.389     9.830 r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/Q
                         net (fo=3, routed)           8.668    18.498    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_n_0
    SLICE_X53Y27         LUT3 (Prop_lut3_I1_O)        0.053    18.551 r  ADC2/LTC2195_SPI_inst/data_out[6]_i_2/O
                         net (fo=1, routed)           0.000    18.551    ADC2/LTC2195_SPI_inst/p_3_in[6]
    SLICE_X53Y27         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.662    14.335    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X54Y33         FDCE (Prop_fdce_C_Q)         0.226    14.561 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.607    18.169    spi_clk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.194    18.363 r  spi_clk_BUFG_inst/O
                         net (fo=40, routed)          1.658    20.021    ADC2/LTC2195_SPI_inst/spi_clk_BUFG
    SLICE_X53Y27         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[6]/C
                         clock pessimism              0.204    20.225    
                         clock uncertainty           -0.035    20.189    
    SLICE_X53Y27         FDCE (Setup_fdce_C_D)        0.035    20.224    ADC2/LTC2195_SPI_inst/data_out_reg[6]
  -------------------------------------------------------------------
                         required time                         20.224    
                         arrival time                         -18.551    
  -------------------------------------------------------------------
                         slack                                  1.674    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.709ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
                            (positive level-sensitive latch clocked by ADC2/spi_data[8]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_data[8] rise@0.000ns)
  Data Path Delay:        4.106ns  (logic 0.171ns (4.165%)  route 3.935ns (95.835%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.567ns
    Source Clock Delay      (SCD):    4.082ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[8] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=141, routed)         0.636     1.737    ADC2/clk_in
    SLICE_X54Y29         FDRE (Prop_fdre_C_Q)         0.118     1.855 r  ADC2/spi_data_reg[8]/Q
                         net (fo=3, routed)           1.173     3.028    ADC2/LTC2195_SPI_inst/spi_data[1]
    SLICE_X53Y27         LUT3 (Prop_lut3_I0_O)        0.028     3.056 r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1/O
                         net (fo=3, routed)           1.026     4.082    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0
    SLICE_X54Y27         LDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y27         LDCE (EnToQ_ldce_G_Q)        0.143     4.225 r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/Q
                         net (fo=3, routed)           3.935     8.161    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_n_0
    SLICE_X53Y27         LUT3 (Prop_lut3_I1_O)        0.028     8.189 r  ADC2/LTC2195_SPI_inst/data_out[6]_i_2/O
                         net (fo=1, routed)           0.000     8.189    ADC2/LTC2195_SPI_inst/p_3_in[6]
    SLICE_X53Y27         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=141, routed)         0.877     2.126    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X54Y33         FDCE (Prop_fdce_C_Q)         0.133     2.259 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.360     4.619    spi_clk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.075     4.694 r  spi_clk_BUFG_inst/O
                         net (fo=40, routed)          0.873     5.567    ADC2/LTC2195_SPI_inst/spi_clk_BUFG
    SLICE_X53Y27         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[6]/C
                         clock pessimism             -0.147     5.420    
    SLICE_X53Y27         FDCE (Hold_fdce_C_D)         0.060     5.480    ADC2/LTC2195_SPI_inst/data_out_reg[6]
  -------------------------------------------------------------------
                         required time                         -5.480    
                         arrival time                           8.189    
  -------------------------------------------------------------------
                         slack                                  2.709    

Slack (MET) :             2.755ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
                            (positive level-sensitive latch clocked by ADC2/spi_data[8]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[9]_C/D
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_data[8] rise@0.000ns)
  Data Path Delay:        4.152ns  (logic 0.171ns (4.118%)  route 3.981ns (95.882%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.567ns
    Source Clock Delay      (SCD):    4.082ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[8] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=141, routed)         0.636     1.737    ADC2/clk_in
    SLICE_X54Y29         FDRE (Prop_fdre_C_Q)         0.118     1.855 r  ADC2/spi_data_reg[8]/Q
                         net (fo=3, routed)           1.173     3.028    ADC2/LTC2195_SPI_inst/spi_data[1]
    SLICE_X53Y27         LUT3 (Prop_lut3_I0_O)        0.028     3.056 r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1/O
                         net (fo=3, routed)           1.026     4.082    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0
    SLICE_X54Y27         LDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y27         LDCE (EnToQ_ldce_G_Q)        0.143     4.225 r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/Q
                         net (fo=3, routed)           3.981     8.207    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_n_0
    SLICE_X49Y26         LUT5 (Prop_lut5_I1_O)        0.028     8.235 r  ADC2/LTC2195_SPI_inst/data_out[9]_C_i_1/O
                         net (fo=1, routed)           0.000     8.235    ADC2/LTC2195_SPI_inst/data_out[9]_C_i_1_n_0
    SLICE_X49Y26         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[9]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=141, routed)         0.877     2.126    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X54Y33         FDCE (Prop_fdce_C_Q)         0.133     2.259 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.360     4.619    spi_clk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.075     4.694 r  spi_clk_BUFG_inst/O
                         net (fo=40, routed)          0.873     5.567    ADC2/LTC2195_SPI_inst/spi_clk_BUFG
    SLICE_X49Y26         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[9]_C/C
                         clock pessimism             -0.147     5.420    
    SLICE_X49Y26         FDCE (Hold_fdce_C_D)         0.060     5.480    ADC2/LTC2195_SPI_inst/data_out_reg[9]_C
  -------------------------------------------------------------------
                         required time                         -5.480    
                         arrival time                           8.235    
  -------------------------------------------------------------------
                         slack                                  2.755    

Slack (MET) :             2.768ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
                            (positive level-sensitive latch clocked by ADC2/spi_data[8]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[9]_P/D
                            (rising edge-triggered cell FDPE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_data[8] rise@0.000ns)
  Data Path Delay:        4.163ns  (logic 0.171ns (4.108%)  route 3.992ns (95.892%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.565ns
    Source Clock Delay      (SCD):    4.082ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[8] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=141, routed)         0.636     1.737    ADC2/clk_in
    SLICE_X54Y29         FDRE (Prop_fdre_C_Q)         0.118     1.855 r  ADC2/spi_data_reg[8]/Q
                         net (fo=3, routed)           1.173     3.028    ADC2/LTC2195_SPI_inst/spi_data[1]
    SLICE_X53Y27         LUT3 (Prop_lut3_I0_O)        0.028     3.056 r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1/O
                         net (fo=3, routed)           1.026     4.082    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0
    SLICE_X54Y27         LDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y27         LDCE (EnToQ_ldce_G_Q)        0.143     4.225 r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/Q
                         net (fo=3, routed)           3.992     8.217    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_n_0
    SLICE_X51Y26         LUT3 (Prop_lut3_I1_O)        0.028     8.245 r  ADC2/LTC2195_SPI_inst/data_out[9]_P_i_1/O
                         net (fo=1, routed)           0.000     8.245    ADC2/LTC2195_SPI_inst/p_3_in[9]
    SLICE_X51Y26         FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[9]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=141, routed)         0.877     2.126    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X54Y33         FDCE (Prop_fdce_C_Q)         0.133     2.259 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.360     4.619    spi_clk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.075     4.694 r  spi_clk_BUFG_inst/O
                         net (fo=40, routed)          0.871     5.565    ADC2/LTC2195_SPI_inst/spi_clk_BUFG
    SLICE_X51Y26         FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[9]_P/C
                         clock pessimism             -0.147     5.418    
    SLICE_X51Y26         FDPE (Hold_fdpe_C_D)         0.060     5.478    ADC2/LTC2195_SPI_inst/data_out_reg[9]_P
  -------------------------------------------------------------------
                         required time                         -5.478    
                         arrival time                           8.245    
  -------------------------------------------------------------------
                         slack                                  2.768    





---------------------------------------------------------------------------------------------------
From Clock:  ADC2/spi_data[9]
  To Clock:  ADC2/LTC2195_SPI_inst/spi_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.956ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.034ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.956ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/G
                            (positive level-sensitive latch clocked by ADC2/spi_data[9]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[13]_srl4_ADC2_LTC2195_SPI_inst_data_out_reg_c_2/D
                            (rising edge-triggered cell SRL16E clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_data[9] rise@0.000ns)
  Data Path Delay:        8.521ns  (logic 0.442ns (5.187%)  route 8.079ns (94.813%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.539ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.020ns = ( 20.020 - 10.000 ) 
    Source Clock Delay      (SCD):    8.685ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[9] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.770     4.648    ADC2/clk_in
    SLICE_X54Y29         FDRE (Prop_fdre_C_Q)         0.308     4.956 r  ADC2/spi_data_reg[9]/Q
                         net (fo=3, routed)           3.269     8.225    ADC2/LTC2195_SPI_inst/spi_data[2]
    SLICE_X51Y25         LUT3 (Prop_lut3_I0_O)        0.053     8.278 r  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1/O
                         net (fo=2, routed)           0.407     8.685    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1_n_0
    SLICE_X50Y25         LDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y25         LDCE (EnToQ_ldce_G_Q)        0.389     9.074 r  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/Q
                         net (fo=1, routed)           7.827    16.901    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_n_0
    SLICE_X50Y26         LUT3 (Prop_lut3_I1_O)        0.053    16.954 r  ADC2/LTC2195_SPI_inst/data_out_reg[13]_srl4_ADC2_LTC2195_SPI_inst_data_out_reg_c_2_i_1/O
                         net (fo=1, routed)           0.252    17.206    ADC2/LTC2195_SPI_inst/p_3_in[10]
    SLICE_X50Y26         SRL16E                                       r  ADC2/LTC2195_SPI_inst/data_out_reg[13]_srl4_ADC2_LTC2195_SPI_inst_data_out_reg_c_2/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.662    14.335    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X54Y33         FDCE (Prop_fdce_C_Q)         0.226    14.561 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.607    18.169    spi_clk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.194    18.363 r  spi_clk_BUFG_inst/O
                         net (fo=40, routed)          1.657    20.020    ADC2/LTC2195_SPI_inst/spi_clk_BUFG
    SLICE_X50Y26         SRL16E                                       r  ADC2/LTC2195_SPI_inst/data_out_reg[13]_srl4_ADC2_LTC2195_SPI_inst_data_out_reg_c_2/CLK
                         clock pessimism              0.204    20.224    
                         clock uncertainty           -0.035    20.188    
    SLICE_X50Y26         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.026    20.162    ADC2/LTC2195_SPI_inst/data_out_reg[13]_srl4_ADC2_LTC2195_SPI_inst_data_out_reg_c_2
  -------------------------------------------------------------------
                         required time                         20.162    
                         arrival time                         -17.206    
  -------------------------------------------------------------------
                         slack                                  2.956    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.034ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/G
                            (positive level-sensitive latch clocked by ADC2/spi_data[9]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[13]_srl4_ADC2_LTC2195_SPI_inst_data_out_reg_c_2/D
                            (rising edge-triggered cell SRL16E clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_data[9] rise@0.000ns)
  Data Path Delay:        4.033ns  (logic 0.171ns (4.240%)  route 3.862ns (95.760%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.897ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.565ns
    Source Clock Delay      (SCD):    3.520ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[9] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=141, routed)         0.636     1.737    ADC2/clk_in
    SLICE_X54Y29         FDRE (Prop_fdre_C_Q)         0.118     1.855 r  ADC2/spi_data_reg[9]/Q
                         net (fo=3, routed)           1.463     3.319    ADC2/LTC2195_SPI_inst/spi_data[2]
    SLICE_X51Y25         LUT3 (Prop_lut3_I0_O)        0.028     3.347 r  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1/O
                         net (fo=2, routed)           0.174     3.520    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1_n_0
    SLICE_X50Y25         LDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y25         LDCE (EnToQ_ldce_G_Q)        0.143     3.663 r  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/Q
                         net (fo=1, routed)           3.766     7.430    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_n_0
    SLICE_X50Y26         LUT3 (Prop_lut3_I1_O)        0.028     7.458 r  ADC2/LTC2195_SPI_inst/data_out_reg[13]_srl4_ADC2_LTC2195_SPI_inst_data_out_reg_c_2_i_1/O
                         net (fo=1, routed)           0.096     7.554    ADC2/LTC2195_SPI_inst/p_3_in[10]
    SLICE_X50Y26         SRL16E                                       r  ADC2/LTC2195_SPI_inst/data_out_reg[13]_srl4_ADC2_LTC2195_SPI_inst_data_out_reg_c_2/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=141, routed)         0.877     2.126    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X54Y33         FDCE (Prop_fdce_C_Q)         0.133     2.259 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.360     4.619    spi_clk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.075     4.694 r  spi_clk_BUFG_inst/O
                         net (fo=40, routed)          0.871     5.565    ADC2/LTC2195_SPI_inst/spi_clk_BUFG
    SLICE_X50Y26         SRL16E                                       r  ADC2/LTC2195_SPI_inst/data_out_reg[13]_srl4_ADC2_LTC2195_SPI_inst_data_out_reg_c_2/CLK
                         clock pessimism             -0.147     5.418    
    SLICE_X50Y26         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     5.520    ADC2/LTC2195_SPI_inst/data_out_reg[13]_srl4_ADC2_LTC2195_SPI_inst_data_out_reg_c_2
  -------------------------------------------------------------------
                         required time                         -5.520    
                         arrival time                           7.554    
  -------------------------------------------------------------------
                         slack                                  2.034    





---------------------------------------------------------------------------------------------------
From Clock:  ADC2/spi_trigger_reg_n_0
  To Clock:  ADC2/LTC2195_SPI_inst/spi_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.385ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.831ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.385ns  (required time - arrival time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/spi_sdo_out_reg/CE
                            (rising edge-triggered cell FDRE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        9.642ns  (logic 0.106ns (1.099%)  route 9.536ns (98.901%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        5.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.022ns = ( 20.022 - 10.000 ) 
    Source Clock Delay      (SCD):    4.920ns = ( 9.920 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.773     9.651    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y30         FDCE (Prop_fdce_C_Q)         0.269     9.920 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          5.577    15.496    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X51Y26         LUT2 (Prop_lut2_I1_O)        0.053    15.549 f  ADC2/LTC2195_SPI_inst/state_f[2]_i_2/O
                         net (fo=14, routed)          1.955    17.504    ADC2/LTC2195_SPI_inst/state_f[2]_i_2_n_0
    SLICE_X48Y26         LUT6 (Prop_lut6_I0_O)        0.053    17.557 r  ADC2/LTC2195_SPI_inst/spi_sdo_out_i_1/O
                         net (fo=1, routed)           2.004    19.561    ADC2/LTC2195_SPI_inst/spi_sdo_out_i_1_n_0
    SLICE_X48Y26         FDRE                                         r  ADC2/LTC2195_SPI_inst/spi_sdo_out_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.662    14.335    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X54Y33         FDCE (Prop_fdce_C_Q)         0.226    14.561 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.607    18.169    spi_clk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.194    18.363 r  spi_clk_BUFG_inst/O
                         net (fo=40, routed)          1.659    20.022    ADC2/LTC2195_SPI_inst/spi_clk_BUFG
    SLICE_X48Y26         FDRE                                         r  ADC2/LTC2195_SPI_inst/spi_sdo_out_reg/C
                         clock pessimism              0.204    20.226    
                         clock uncertainty           -0.035    20.190    
    SLICE_X48Y26         FDRE (Setup_fdre_C_CE)      -0.244    19.946    ADC2/LTC2195_SPI_inst/spi_sdo_out_reg
  -------------------------------------------------------------------
                         required time                         19.946    
                         arrival time                         -19.561    
  -------------------------------------------------------------------
                         slack                                  0.385    

Slack (MET) :             0.484ns  (required time - arrival time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/spi_sck_out_reg/CE
                            (rising edge-triggered cell FDRE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        9.541ns  (logic 0.106ns (1.111%)  route 9.435ns (98.889%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        5.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.020ns = ( 20.020 - 10.000 ) 
    Source Clock Delay      (SCD):    4.920ns = ( 9.920 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.773     9.651    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y30         FDCE (Prop_fdce_C_Q)         0.269     9.920 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          5.577    15.496    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X51Y26         LUT2 (Prop_lut2_I1_O)        0.053    15.549 f  ADC2/LTC2195_SPI_inst/state_f[2]_i_2/O
                         net (fo=14, routed)          1.838    17.387    ADC2/LTC2195_SPI_inst/state_f[2]_i_2_n_0
    SLICE_X48Y26         LUT6 (Prop_lut6_I0_O)        0.053    17.440 r  ADC2/LTC2195_SPI_inst/spi_sck_out_i_1/O
                         net (fo=1, routed)           2.020    19.460    ADC2/LTC2195_SPI_inst/spi_sck_out_i_1_n_0
    SLICE_X48Y25         FDRE                                         r  ADC2/LTC2195_SPI_inst/spi_sck_out_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.662    14.335    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X54Y33         FDCE (Prop_fdce_C_Q)         0.226    14.561 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.607    18.169    spi_clk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.194    18.363 r  spi_clk_BUFG_inst/O
                         net (fo=40, routed)          1.657    20.020    ADC2/LTC2195_SPI_inst/spi_clk_BUFG
    SLICE_X48Y25         FDRE                                         r  ADC2/LTC2195_SPI_inst/spi_sck_out_reg/C
                         clock pessimism              0.204    20.224    
                         clock uncertainty           -0.035    20.188    
    SLICE_X48Y25         FDRE (Setup_fdre_C_CE)      -0.244    19.944    ADC2/LTC2195_SPI_inst/spi_sck_out_reg
  -------------------------------------------------------------------
                         required time                         19.944    
                         arrival time                         -19.460    
  -------------------------------------------------------------------
                         slack                                  0.484    

Slack (MET) :             0.581ns  (required time - arrival time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/counter_f_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        9.449ns  (logic 0.053ns (0.561%)  route 9.396ns (99.439%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        5.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.025ns = ( 20.025 - 10.000 ) 
    Source Clock Delay      (SCD):    4.920ns = ( 9.920 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.773     9.651    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y30         FDCE (Prop_fdce_C_Q)         0.269     9.920 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          6.364    16.283    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X49Y30         LUT6 (Prop_lut6_I5_O)        0.053    16.336 r  ADC2/LTC2195_SPI_inst/counter_f[11]_i_1/O
                         net (fo=12, routed)          3.032    19.368    ADC2/LTC2195_SPI_inst/counter_f
    SLICE_X49Y29         FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.662    14.335    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X54Y33         FDCE (Prop_fdce_C_Q)         0.226    14.561 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.607    18.169    spi_clk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.194    18.363 r  spi_clk_BUFG_inst/O
                         net (fo=40, routed)          1.662    20.025    ADC2/LTC2195_SPI_inst/spi_clk_BUFG
    SLICE_X49Y29         FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[0]/C
                         clock pessimism              0.204    20.229    
                         clock uncertainty           -0.035    20.193    
    SLICE_X49Y29         FDCE (Setup_fdce_C_CE)      -0.244    19.949    ADC2/LTC2195_SPI_inst/counter_f_reg[0]
  -------------------------------------------------------------------
                         required time                         19.949    
                         arrival time                         -19.368    
  -------------------------------------------------------------------
                         slack                                  0.581    

Slack (MET) :             0.581ns  (required time - arrival time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/counter_f_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        9.449ns  (logic 0.053ns (0.561%)  route 9.396ns (99.439%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        5.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.025ns = ( 20.025 - 10.000 ) 
    Source Clock Delay      (SCD):    4.920ns = ( 9.920 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.773     9.651    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y30         FDCE (Prop_fdce_C_Q)         0.269     9.920 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          6.364    16.283    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X49Y30         LUT6 (Prop_lut6_I5_O)        0.053    16.336 r  ADC2/LTC2195_SPI_inst/counter_f[11]_i_1/O
                         net (fo=12, routed)          3.032    19.368    ADC2/LTC2195_SPI_inst/counter_f
    SLICE_X49Y29         FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.662    14.335    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X54Y33         FDCE (Prop_fdce_C_Q)         0.226    14.561 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.607    18.169    spi_clk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.194    18.363 r  spi_clk_BUFG_inst/O
                         net (fo=40, routed)          1.662    20.025    ADC2/LTC2195_SPI_inst/spi_clk_BUFG
    SLICE_X49Y29         FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[10]/C
                         clock pessimism              0.204    20.229    
                         clock uncertainty           -0.035    20.193    
    SLICE_X49Y29         FDCE (Setup_fdce_C_CE)      -0.244    19.949    ADC2/LTC2195_SPI_inst/counter_f_reg[10]
  -------------------------------------------------------------------
                         required time                         19.949    
                         arrival time                         -19.368    
  -------------------------------------------------------------------
                         slack                                  0.581    

Slack (MET) :             0.581ns  (required time - arrival time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/counter_f_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        9.449ns  (logic 0.053ns (0.561%)  route 9.396ns (99.439%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        5.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.025ns = ( 20.025 - 10.000 ) 
    Source Clock Delay      (SCD):    4.920ns = ( 9.920 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.773     9.651    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y30         FDCE (Prop_fdce_C_Q)         0.269     9.920 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          6.364    16.283    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X49Y30         LUT6 (Prop_lut6_I5_O)        0.053    16.336 r  ADC2/LTC2195_SPI_inst/counter_f[11]_i_1/O
                         net (fo=12, routed)          3.032    19.368    ADC2/LTC2195_SPI_inst/counter_f
    SLICE_X49Y29         FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.662    14.335    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X54Y33         FDCE (Prop_fdce_C_Q)         0.226    14.561 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.607    18.169    spi_clk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.194    18.363 r  spi_clk_BUFG_inst/O
                         net (fo=40, routed)          1.662    20.025    ADC2/LTC2195_SPI_inst/spi_clk_BUFG
    SLICE_X49Y29         FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[11]/C
                         clock pessimism              0.204    20.229    
                         clock uncertainty           -0.035    20.193    
    SLICE_X49Y29         FDCE (Setup_fdce_C_CE)      -0.244    19.949    ADC2/LTC2195_SPI_inst/counter_f_reg[11]
  -------------------------------------------------------------------
                         required time                         19.949    
                         arrival time                         -19.368    
  -------------------------------------------------------------------
                         slack                                  0.581    

Slack (MET) :             0.581ns  (required time - arrival time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/counter_f_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        9.449ns  (logic 0.053ns (0.561%)  route 9.396ns (99.439%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        5.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.025ns = ( 20.025 - 10.000 ) 
    Source Clock Delay      (SCD):    4.920ns = ( 9.920 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.773     9.651    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y30         FDCE (Prop_fdce_C_Q)         0.269     9.920 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          6.364    16.283    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X49Y30         LUT6 (Prop_lut6_I5_O)        0.053    16.336 r  ADC2/LTC2195_SPI_inst/counter_f[11]_i_1/O
                         net (fo=12, routed)          3.032    19.368    ADC2/LTC2195_SPI_inst/counter_f
    SLICE_X49Y29         FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.662    14.335    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X54Y33         FDCE (Prop_fdce_C_Q)         0.226    14.561 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.607    18.169    spi_clk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.194    18.363 r  spi_clk_BUFG_inst/O
                         net (fo=40, routed)          1.662    20.025    ADC2/LTC2195_SPI_inst/spi_clk_BUFG
    SLICE_X49Y29         FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[5]/C
                         clock pessimism              0.204    20.229    
                         clock uncertainty           -0.035    20.193    
    SLICE_X49Y29         FDCE (Setup_fdce_C_CE)      -0.244    19.949    ADC2/LTC2195_SPI_inst/counter_f_reg[5]
  -------------------------------------------------------------------
                         required time                         19.949    
                         arrival time                         -19.368    
  -------------------------------------------------------------------
                         slack                                  0.581    

Slack (MET) :             0.581ns  (required time - arrival time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/counter_f_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        9.449ns  (logic 0.053ns (0.561%)  route 9.396ns (99.439%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        5.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.025ns = ( 20.025 - 10.000 ) 
    Source Clock Delay      (SCD):    4.920ns = ( 9.920 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.773     9.651    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y30         FDCE (Prop_fdce_C_Q)         0.269     9.920 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          6.364    16.283    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X49Y30         LUT6 (Prop_lut6_I5_O)        0.053    16.336 r  ADC2/LTC2195_SPI_inst/counter_f[11]_i_1/O
                         net (fo=12, routed)          3.032    19.368    ADC2/LTC2195_SPI_inst/counter_f
    SLICE_X49Y29         FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.662    14.335    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X54Y33         FDCE (Prop_fdce_C_Q)         0.226    14.561 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.607    18.169    spi_clk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.194    18.363 r  spi_clk_BUFG_inst/O
                         net (fo=40, routed)          1.662    20.025    ADC2/LTC2195_SPI_inst/spi_clk_BUFG
    SLICE_X49Y29         FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[6]/C
                         clock pessimism              0.204    20.229    
                         clock uncertainty           -0.035    20.193    
    SLICE_X49Y29         FDCE (Setup_fdce_C_CE)      -0.244    19.949    ADC2/LTC2195_SPI_inst/counter_f_reg[6]
  -------------------------------------------------------------------
                         required time                         19.949    
                         arrival time                         -19.368    
  -------------------------------------------------------------------
                         slack                                  0.581    

Slack (MET) :             0.581ns  (required time - arrival time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/counter_f_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        9.449ns  (logic 0.053ns (0.561%)  route 9.396ns (99.439%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        5.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.025ns = ( 20.025 - 10.000 ) 
    Source Clock Delay      (SCD):    4.920ns = ( 9.920 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.773     9.651    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y30         FDCE (Prop_fdce_C_Q)         0.269     9.920 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          6.364    16.283    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X49Y30         LUT6 (Prop_lut6_I5_O)        0.053    16.336 r  ADC2/LTC2195_SPI_inst/counter_f[11]_i_1/O
                         net (fo=12, routed)          3.032    19.368    ADC2/LTC2195_SPI_inst/counter_f
    SLICE_X49Y29         FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.662    14.335    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X54Y33         FDCE (Prop_fdce_C_Q)         0.226    14.561 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.607    18.169    spi_clk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.194    18.363 r  spi_clk_BUFG_inst/O
                         net (fo=40, routed)          1.662    20.025    ADC2/LTC2195_SPI_inst/spi_clk_BUFG
    SLICE_X49Y29         FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[7]/C
                         clock pessimism              0.204    20.229    
                         clock uncertainty           -0.035    20.193    
    SLICE_X49Y29         FDCE (Setup_fdce_C_CE)      -0.244    19.949    ADC2/LTC2195_SPI_inst/counter_f_reg[7]
  -------------------------------------------------------------------
                         required time                         19.949    
                         arrival time                         -19.368    
  -------------------------------------------------------------------
                         slack                                  0.581    

Slack (MET) :             0.581ns  (required time - arrival time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/counter_f_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        9.449ns  (logic 0.053ns (0.561%)  route 9.396ns (99.439%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        5.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.025ns = ( 20.025 - 10.000 ) 
    Source Clock Delay      (SCD):    4.920ns = ( 9.920 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.773     9.651    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y30         FDCE (Prop_fdce_C_Q)         0.269     9.920 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          6.364    16.283    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X49Y30         LUT6 (Prop_lut6_I5_O)        0.053    16.336 r  ADC2/LTC2195_SPI_inst/counter_f[11]_i_1/O
                         net (fo=12, routed)          3.032    19.368    ADC2/LTC2195_SPI_inst/counter_f
    SLICE_X49Y29         FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.662    14.335    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X54Y33         FDCE (Prop_fdce_C_Q)         0.226    14.561 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.607    18.169    spi_clk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.194    18.363 r  spi_clk_BUFG_inst/O
                         net (fo=40, routed)          1.662    20.025    ADC2/LTC2195_SPI_inst/spi_clk_BUFG
    SLICE_X49Y29         FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[8]/C
                         clock pessimism              0.204    20.229    
                         clock uncertainty           -0.035    20.193    
    SLICE_X49Y29         FDCE (Setup_fdce_C_CE)      -0.244    19.949    ADC2/LTC2195_SPI_inst/counter_f_reg[8]
  -------------------------------------------------------------------
                         required time                         19.949    
                         arrival time                         -19.368    
  -------------------------------------------------------------------
                         slack                                  0.581    

Slack (MET) :             0.581ns  (required time - arrival time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/counter_f_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        9.449ns  (logic 0.053ns (0.561%)  route 9.396ns (99.439%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        5.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.025ns = ( 20.025 - 10.000 ) 
    Source Clock Delay      (SCD):    4.920ns = ( 9.920 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.773     9.651    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y30         FDCE (Prop_fdce_C_Q)         0.269     9.920 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          6.364    16.283    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X49Y30         LUT6 (Prop_lut6_I5_O)        0.053    16.336 r  ADC2/LTC2195_SPI_inst/counter_f[11]_i_1/O
                         net (fo=12, routed)          3.032    19.368    ADC2/LTC2195_SPI_inst/counter_f
    SLICE_X49Y29         FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.662    14.335    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X54Y33         FDCE (Prop_fdce_C_Q)         0.226    14.561 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.607    18.169    spi_clk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.194    18.363 r  spi_clk_BUFG_inst/O
                         net (fo=40, routed)          1.662    20.025    ADC2/LTC2195_SPI_inst/spi_clk_BUFG
    SLICE_X49Y29         FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[9]/C
                         clock pessimism              0.204    20.229    
                         clock uncertainty           -0.035    20.193    
    SLICE_X49Y29         FDCE (Setup_fdce_C_CE)      -0.244    19.949    ADC2/LTC2195_SPI_inst/counter_f_reg[9]
  -------------------------------------------------------------------
                         required time                         19.949    
                         arrival time                         -19.368    
  -------------------------------------------------------------------
                         slack                                  0.581    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.831ns  (arrival time - required time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/counter_f_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        4.424ns  (logic 0.028ns (0.633%)  route 4.396ns (99.367%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.583ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.571ns
    Source Clock Delay      (SCD):    1.840ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=141, routed)         0.639     1.740    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y30         FDCE (Prop_fdce_C_Q)         0.100     1.840 r  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          2.975     4.815    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X49Y30         LUT6 (Prop_lut6_I5_O)        0.028     4.843 f  ADC2/LTC2195_SPI_inst/counter_f[11]_i_1/O
                         net (fo=12, routed)          1.421     6.264    ADC2/LTC2195_SPI_inst/counter_f
    SLICE_X49Y29         FDCE                                         f  ADC2/LTC2195_SPI_inst/counter_f_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=141, routed)         0.877     2.126    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X54Y33         FDCE (Prop_fdce_C_Q)         0.133     2.259 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.360     4.619    spi_clk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.075     4.694 r  spi_clk_BUFG_inst/O
                         net (fo=40, routed)          0.877     5.571    ADC2/LTC2195_SPI_inst/spi_clk_BUFG
    SLICE_X49Y29         FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[0]/C
                         clock pessimism             -0.147     5.424    
    SLICE_X49Y29         FDCE (Hold_fdce_C_CE)        0.010     5.434    ADC2/LTC2195_SPI_inst/counter_f_reg[0]
  -------------------------------------------------------------------
                         required time                         -5.434    
                         arrival time                           6.264    
  -------------------------------------------------------------------
                         slack                                  0.831    

Slack (MET) :             0.831ns  (arrival time - required time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/counter_f_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        4.424ns  (logic 0.028ns (0.633%)  route 4.396ns (99.367%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.583ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.571ns
    Source Clock Delay      (SCD):    1.840ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=141, routed)         0.639     1.740    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y30         FDCE (Prop_fdce_C_Q)         0.100     1.840 r  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          2.975     4.815    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X49Y30         LUT6 (Prop_lut6_I5_O)        0.028     4.843 f  ADC2/LTC2195_SPI_inst/counter_f[11]_i_1/O
                         net (fo=12, routed)          1.421     6.264    ADC2/LTC2195_SPI_inst/counter_f
    SLICE_X49Y29         FDCE                                         f  ADC2/LTC2195_SPI_inst/counter_f_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=141, routed)         0.877     2.126    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X54Y33         FDCE (Prop_fdce_C_Q)         0.133     2.259 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.360     4.619    spi_clk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.075     4.694 r  spi_clk_BUFG_inst/O
                         net (fo=40, routed)          0.877     5.571    ADC2/LTC2195_SPI_inst/spi_clk_BUFG
    SLICE_X49Y29         FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[10]/C
                         clock pessimism             -0.147     5.424    
    SLICE_X49Y29         FDCE (Hold_fdce_C_CE)        0.010     5.434    ADC2/LTC2195_SPI_inst/counter_f_reg[10]
  -------------------------------------------------------------------
                         required time                         -5.434    
                         arrival time                           6.264    
  -------------------------------------------------------------------
                         slack                                  0.831    

Slack (MET) :             0.831ns  (arrival time - required time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/counter_f_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        4.424ns  (logic 0.028ns (0.633%)  route 4.396ns (99.367%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.583ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.571ns
    Source Clock Delay      (SCD):    1.840ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=141, routed)         0.639     1.740    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y30         FDCE (Prop_fdce_C_Q)         0.100     1.840 r  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          2.975     4.815    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X49Y30         LUT6 (Prop_lut6_I5_O)        0.028     4.843 f  ADC2/LTC2195_SPI_inst/counter_f[11]_i_1/O
                         net (fo=12, routed)          1.421     6.264    ADC2/LTC2195_SPI_inst/counter_f
    SLICE_X49Y29         FDCE                                         f  ADC2/LTC2195_SPI_inst/counter_f_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=141, routed)         0.877     2.126    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X54Y33         FDCE (Prop_fdce_C_Q)         0.133     2.259 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.360     4.619    spi_clk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.075     4.694 r  spi_clk_BUFG_inst/O
                         net (fo=40, routed)          0.877     5.571    ADC2/LTC2195_SPI_inst/spi_clk_BUFG
    SLICE_X49Y29         FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[11]/C
                         clock pessimism             -0.147     5.424    
    SLICE_X49Y29         FDCE (Hold_fdce_C_CE)        0.010     5.434    ADC2/LTC2195_SPI_inst/counter_f_reg[11]
  -------------------------------------------------------------------
                         required time                         -5.434    
                         arrival time                           6.264    
  -------------------------------------------------------------------
                         slack                                  0.831    

Slack (MET) :             0.831ns  (arrival time - required time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/counter_f_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        4.424ns  (logic 0.028ns (0.633%)  route 4.396ns (99.367%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.583ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.571ns
    Source Clock Delay      (SCD):    1.840ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=141, routed)         0.639     1.740    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y30         FDCE (Prop_fdce_C_Q)         0.100     1.840 r  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          2.975     4.815    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X49Y30         LUT6 (Prop_lut6_I5_O)        0.028     4.843 f  ADC2/LTC2195_SPI_inst/counter_f[11]_i_1/O
                         net (fo=12, routed)          1.421     6.264    ADC2/LTC2195_SPI_inst/counter_f
    SLICE_X49Y29         FDCE                                         f  ADC2/LTC2195_SPI_inst/counter_f_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=141, routed)         0.877     2.126    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X54Y33         FDCE (Prop_fdce_C_Q)         0.133     2.259 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.360     4.619    spi_clk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.075     4.694 r  spi_clk_BUFG_inst/O
                         net (fo=40, routed)          0.877     5.571    ADC2/LTC2195_SPI_inst/spi_clk_BUFG
    SLICE_X49Y29         FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[5]/C
                         clock pessimism             -0.147     5.424    
    SLICE_X49Y29         FDCE (Hold_fdce_C_CE)        0.010     5.434    ADC2/LTC2195_SPI_inst/counter_f_reg[5]
  -------------------------------------------------------------------
                         required time                         -5.434    
                         arrival time                           6.264    
  -------------------------------------------------------------------
                         slack                                  0.831    

Slack (MET) :             0.831ns  (arrival time - required time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/counter_f_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        4.424ns  (logic 0.028ns (0.633%)  route 4.396ns (99.367%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.583ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.571ns
    Source Clock Delay      (SCD):    1.840ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=141, routed)         0.639     1.740    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y30         FDCE (Prop_fdce_C_Q)         0.100     1.840 r  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          2.975     4.815    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X49Y30         LUT6 (Prop_lut6_I5_O)        0.028     4.843 f  ADC2/LTC2195_SPI_inst/counter_f[11]_i_1/O
                         net (fo=12, routed)          1.421     6.264    ADC2/LTC2195_SPI_inst/counter_f
    SLICE_X49Y29         FDCE                                         f  ADC2/LTC2195_SPI_inst/counter_f_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=141, routed)         0.877     2.126    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X54Y33         FDCE (Prop_fdce_C_Q)         0.133     2.259 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.360     4.619    spi_clk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.075     4.694 r  spi_clk_BUFG_inst/O
                         net (fo=40, routed)          0.877     5.571    ADC2/LTC2195_SPI_inst/spi_clk_BUFG
    SLICE_X49Y29         FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[6]/C
                         clock pessimism             -0.147     5.424    
    SLICE_X49Y29         FDCE (Hold_fdce_C_CE)        0.010     5.434    ADC2/LTC2195_SPI_inst/counter_f_reg[6]
  -------------------------------------------------------------------
                         required time                         -5.434    
                         arrival time                           6.264    
  -------------------------------------------------------------------
                         slack                                  0.831    

Slack (MET) :             0.831ns  (arrival time - required time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/counter_f_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        4.424ns  (logic 0.028ns (0.633%)  route 4.396ns (99.367%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.583ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.571ns
    Source Clock Delay      (SCD):    1.840ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=141, routed)         0.639     1.740    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y30         FDCE (Prop_fdce_C_Q)         0.100     1.840 r  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          2.975     4.815    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X49Y30         LUT6 (Prop_lut6_I5_O)        0.028     4.843 f  ADC2/LTC2195_SPI_inst/counter_f[11]_i_1/O
                         net (fo=12, routed)          1.421     6.264    ADC2/LTC2195_SPI_inst/counter_f
    SLICE_X49Y29         FDCE                                         f  ADC2/LTC2195_SPI_inst/counter_f_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=141, routed)         0.877     2.126    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X54Y33         FDCE (Prop_fdce_C_Q)         0.133     2.259 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.360     4.619    spi_clk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.075     4.694 r  spi_clk_BUFG_inst/O
                         net (fo=40, routed)          0.877     5.571    ADC2/LTC2195_SPI_inst/spi_clk_BUFG
    SLICE_X49Y29         FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[7]/C
                         clock pessimism             -0.147     5.424    
    SLICE_X49Y29         FDCE (Hold_fdce_C_CE)        0.010     5.434    ADC2/LTC2195_SPI_inst/counter_f_reg[7]
  -------------------------------------------------------------------
                         required time                         -5.434    
                         arrival time                           6.264    
  -------------------------------------------------------------------
                         slack                                  0.831    

Slack (MET) :             0.831ns  (arrival time - required time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/counter_f_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        4.424ns  (logic 0.028ns (0.633%)  route 4.396ns (99.367%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.583ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.571ns
    Source Clock Delay      (SCD):    1.840ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=141, routed)         0.639     1.740    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y30         FDCE (Prop_fdce_C_Q)         0.100     1.840 r  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          2.975     4.815    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X49Y30         LUT6 (Prop_lut6_I5_O)        0.028     4.843 f  ADC2/LTC2195_SPI_inst/counter_f[11]_i_1/O
                         net (fo=12, routed)          1.421     6.264    ADC2/LTC2195_SPI_inst/counter_f
    SLICE_X49Y29         FDCE                                         f  ADC2/LTC2195_SPI_inst/counter_f_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=141, routed)         0.877     2.126    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X54Y33         FDCE (Prop_fdce_C_Q)         0.133     2.259 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.360     4.619    spi_clk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.075     4.694 r  spi_clk_BUFG_inst/O
                         net (fo=40, routed)          0.877     5.571    ADC2/LTC2195_SPI_inst/spi_clk_BUFG
    SLICE_X49Y29         FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[8]/C
                         clock pessimism             -0.147     5.424    
    SLICE_X49Y29         FDCE (Hold_fdce_C_CE)        0.010     5.434    ADC2/LTC2195_SPI_inst/counter_f_reg[8]
  -------------------------------------------------------------------
                         required time                         -5.434    
                         arrival time                           6.264    
  -------------------------------------------------------------------
                         slack                                  0.831    

Slack (MET) :             0.831ns  (arrival time - required time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/counter_f_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        4.424ns  (logic 0.028ns (0.633%)  route 4.396ns (99.367%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.583ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.571ns
    Source Clock Delay      (SCD):    1.840ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=141, routed)         0.639     1.740    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y30         FDCE (Prop_fdce_C_Q)         0.100     1.840 r  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          2.975     4.815    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X49Y30         LUT6 (Prop_lut6_I5_O)        0.028     4.843 f  ADC2/LTC2195_SPI_inst/counter_f[11]_i_1/O
                         net (fo=12, routed)          1.421     6.264    ADC2/LTC2195_SPI_inst/counter_f
    SLICE_X49Y29         FDCE                                         f  ADC2/LTC2195_SPI_inst/counter_f_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=141, routed)         0.877     2.126    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X54Y33         FDCE (Prop_fdce_C_Q)         0.133     2.259 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.360     4.619    spi_clk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.075     4.694 r  spi_clk_BUFG_inst/O
                         net (fo=40, routed)          0.877     5.571    ADC2/LTC2195_SPI_inst/spi_clk_BUFG
    SLICE_X49Y29         FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[9]/C
                         clock pessimism             -0.147     5.424    
    SLICE_X49Y29         FDCE (Hold_fdce_C_CE)        0.010     5.434    ADC2/LTC2195_SPI_inst/counter_f_reg[9]
  -------------------------------------------------------------------
                         required time                         -5.434    
                         arrival time                           6.264    
  -------------------------------------------------------------------
                         slack                                  0.831    

Slack (MET) :             0.832ns  (arrival time - required time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/counter_f_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        4.423ns  (logic 0.028ns (0.633%)  route 4.395ns (99.367%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.581ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.569ns
    Source Clock Delay      (SCD):    1.840ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=141, routed)         0.639     1.740    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y30         FDCE (Prop_fdce_C_Q)         0.100     1.840 r  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          2.975     4.815    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X49Y30         LUT6 (Prop_lut6_I5_O)        0.028     4.843 f  ADC2/LTC2195_SPI_inst/counter_f[11]_i_1/O
                         net (fo=12, routed)          1.420     6.263    ADC2/LTC2195_SPI_inst/counter_f
    SLICE_X49Y27         FDCE                                         f  ADC2/LTC2195_SPI_inst/counter_f_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=141, routed)         0.877     2.126    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X54Y33         FDCE (Prop_fdce_C_Q)         0.133     2.259 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.360     4.619    spi_clk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.075     4.694 r  spi_clk_BUFG_inst/O
                         net (fo=40, routed)          0.875     5.569    ADC2/LTC2195_SPI_inst/spi_clk_BUFG
    SLICE_X49Y27         FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[1]/C
                         clock pessimism             -0.147     5.422    
    SLICE_X49Y27         FDCE (Hold_fdce_C_CE)        0.010     5.432    ADC2/LTC2195_SPI_inst/counter_f_reg[1]
  -------------------------------------------------------------------
                         required time                         -5.432    
                         arrival time                           6.263    
  -------------------------------------------------------------------
                         slack                                  0.832    

Slack (MET) :             0.832ns  (arrival time - required time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/counter_f_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        4.423ns  (logic 0.028ns (0.633%)  route 4.395ns (99.367%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.581ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.569ns
    Source Clock Delay      (SCD):    1.840ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=141, routed)         0.639     1.740    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y30         FDCE (Prop_fdce_C_Q)         0.100     1.840 r  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          2.975     4.815    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X49Y30         LUT6 (Prop_lut6_I5_O)        0.028     4.843 f  ADC2/LTC2195_SPI_inst/counter_f[11]_i_1/O
                         net (fo=12, routed)          1.420     6.263    ADC2/LTC2195_SPI_inst/counter_f
    SLICE_X49Y27         FDCE                                         f  ADC2/LTC2195_SPI_inst/counter_f_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=141, routed)         0.877     2.126    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X54Y33         FDCE (Prop_fdce_C_Q)         0.133     2.259 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.360     4.619    spi_clk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.075     4.694 r  spi_clk_BUFG_inst/O
                         net (fo=40, routed)          0.875     5.569    ADC2/LTC2195_SPI_inst/spi_clk_BUFG
    SLICE_X49Y27         FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[2]/C
                         clock pessimism             -0.147     5.422    
    SLICE_X49Y27         FDCE (Hold_fdce_C_CE)        0.010     5.432    ADC2/LTC2195_SPI_inst/counter_f_reg[2]
  -------------------------------------------------------------------
                         required time                         -5.432    
                         arrival time                           6.263    
  -------------------------------------------------------------------
                         slack                                  0.832    





---------------------------------------------------------------------------------------------------
From Clock:  rst_in
  To Clock:  ADC2/LTC2195_SPI_inst/spi_clk

Setup :           44  Failing Endpoints,  Worst Slack       -9.725ns,  Total Violation     -343.889ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.304ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -9.725ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/state_f_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        13.470ns  (logic 0.734ns (5.449%)  route 12.736ns (94.551%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -1.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.022ns = ( 20.022 - 10.000 ) 
    Source Clock Delay      (SCD):    11.519ns = ( 16.519 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.269     9.538 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.887    10.425    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.545 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.774    12.319    clk__0_BUFG
    SLICE_X68Y20         FDRE (Prop_fdre_C_Q)         0.308    12.627 f  rst_in_reg/Q
                         net (fo=139, routed)         3.430    16.057    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X50Y27         LUT2 (Prop_lut2_I1_O)        0.053    16.110 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.409    16.519    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X50Y27         LDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y27         LDCE (EnToQ_ldce_G_Q)        0.389    16.908 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=10, routed)         11.814    28.721    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X50Y28         LUT3 (Prop_lut3_I1_O)        0.067    28.788 r  ADC2/LTC2195_SPI_inst/state_f[2]_i_6/O
                         net (fo=1, routed)           0.414    29.202    ADC2/LTC2195_SPI_inst/state[0]
    SLICE_X49Y28         LUT6 (Prop_lut6_I0_O)        0.172    29.374 f  ADC2/LTC2195_SPI_inst/state_f[2]_i_4/O
                         net (fo=1, routed)           0.128    29.502    ADC2/LTC2195_SPI_inst/state_f[2]_i_4_n_0
    SLICE_X49Y28         LUT6 (Prop_lut6_I0_O)        0.053    29.555 f  ADC2/LTC2195_SPI_inst/state_f[2]_i_3/O
                         net (fo=2, routed)           0.381    29.936    ADC2/LTC2195_SPI_inst/state_f[2]_i_3_n_0
    SLICE_X50Y28         LUT6 (Prop_lut6_I5_O)        0.053    29.989 r  ADC2/LTC2195_SPI_inst/state_f[1]_i_1/O
                         net (fo=1, routed)           0.000    29.989    ADC2/LTC2195_SPI_inst/state_f[1]_i_1_n_0
    SLICE_X50Y28         FDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.662    14.335    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X54Y33         FDCE (Prop_fdce_C_Q)         0.226    14.561 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.607    18.169    spi_clk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.194    18.363 r  spi_clk_BUFG_inst/O
                         net (fo=40, routed)          1.659    20.022    ADC2/LTC2195_SPI_inst/spi_clk_BUFG
    SLICE_X50Y28         FDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[1]/C
                         clock pessimism              0.204    20.226    
                         clock uncertainty           -0.035    20.190    
    SLICE_X50Y28         FDCE (Setup_fdce_C_D)        0.073    20.263    ADC2/LTC2195_SPI_inst/state_f_reg[1]
  -------------------------------------------------------------------
                         required time                         20.263    
                         arrival time                         -29.989    
  -------------------------------------------------------------------
                         slack                                 -9.725    

Slack (VIOLATED) :        -9.693ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/state_f_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        13.402ns  (logic 0.734ns (5.477%)  route 12.668ns (94.523%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -1.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.024ns = ( 20.024 - 10.000 ) 
    Source Clock Delay      (SCD):    11.519ns = ( 16.519 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.269     9.538 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.887    10.425    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.545 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.774    12.319    clk__0_BUFG
    SLICE_X68Y20         FDRE (Prop_fdre_C_Q)         0.308    12.627 f  rst_in_reg/Q
                         net (fo=139, routed)         3.430    16.057    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X50Y27         LUT2 (Prop_lut2_I1_O)        0.053    16.110 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.409    16.519    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X50Y27         LDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y27         LDCE (EnToQ_ldce_G_Q)        0.389    16.908 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=10, routed)         11.814    28.721    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X50Y28         LUT3 (Prop_lut3_I1_O)        0.067    28.788 f  ADC2/LTC2195_SPI_inst/state_f[2]_i_6/O
                         net (fo=1, routed)           0.414    29.202    ADC2/LTC2195_SPI_inst/state[0]
    SLICE_X49Y28         LUT6 (Prop_lut6_I0_O)        0.172    29.374 r  ADC2/LTC2195_SPI_inst/state_f[2]_i_4/O
                         net (fo=1, routed)           0.128    29.502    ADC2/LTC2195_SPI_inst/state_f[2]_i_4_n_0
    SLICE_X49Y28         LUT6 (Prop_lut6_I0_O)        0.053    29.555 r  ADC2/LTC2195_SPI_inst/state_f[2]_i_3/O
                         net (fo=2, routed)           0.313    29.868    ADC2/LTC2195_SPI_inst/state_f[2]_i_3_n_0
    SLICE_X49Y28         LUT6 (Prop_lut6_I5_O)        0.053    29.921 r  ADC2/LTC2195_SPI_inst/state_f[2]_i_1/O
                         net (fo=1, routed)           0.000    29.921    ADC2/LTC2195_SPI_inst/state_f[2]_i_1_n_0
    SLICE_X49Y28         FDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.662    14.335    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X54Y33         FDCE (Prop_fdce_C_Q)         0.226    14.561 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.607    18.169    spi_clk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.194    18.363 r  spi_clk_BUFG_inst/O
                         net (fo=40, routed)          1.661    20.024    ADC2/LTC2195_SPI_inst/spi_clk_BUFG
    SLICE_X49Y28         FDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[2]/C
                         clock pessimism              0.204    20.228    
                         clock uncertainty           -0.035    20.192    
    SLICE_X49Y28         FDCE (Setup_fdce_C_D)        0.035    20.227    ADC2/LTC2195_SPI_inst/state_f_reg[2]
  -------------------------------------------------------------------
                         required time                         20.227    
                         arrival time                         -29.921    
  -------------------------------------------------------------------
                         slack                                 -9.693    

Slack (VIOLATED) :        -9.519ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[5]_P/CE
                            (rising edge-triggered cell FDPE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        12.968ns  (logic 0.442ns (3.408%)  route 12.526ns (96.592%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.018ns = ( 20.018 - 10.000 ) 
    Source Clock Delay      (SCD):    11.519ns = ( 16.519 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.269     9.538 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.887    10.425    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.545 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.774    12.319    clk__0_BUFG
    SLICE_X68Y20         FDRE (Prop_fdre_C_Q)         0.308    12.627 f  rst_in_reg/Q
                         net (fo=139, routed)         3.430    16.057    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X50Y27         LUT2 (Prop_lut2_I1_O)        0.053    16.110 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.409    16.519    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X50Y27         LDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y27         LDCE (EnToQ_ldce_G_Q)        0.389    16.908 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=10, routed)         11.886    28.794    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X49Y26         LUT5 (Prop_lut5_I3_O)        0.053    28.847 r  ADC2/LTC2195_SPI_inst/data_out[6]_i_1/O
                         net (fo=20, routed)          0.640    29.487    ADC2/LTC2195_SPI_inst/data_out[6]_i_1_n_0
    SLICE_X54Y26         FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[5]_P/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.662    14.335    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X54Y33         FDCE (Prop_fdce_C_Q)         0.226    14.561 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.607    18.169    spi_clk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.194    18.363 r  spi_clk_BUFG_inst/O
                         net (fo=40, routed)          1.655    20.018    ADC2/LTC2195_SPI_inst/spi_clk_BUFG
    SLICE_X54Y26         FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[5]_P/C
                         clock pessimism              0.204    20.222    
                         clock uncertainty           -0.035    20.186    
    SLICE_X54Y26         FDPE (Setup_fdpe_C_CE)      -0.219    19.967    ADC2/LTC2195_SPI_inst/data_out_reg[5]_P
  -------------------------------------------------------------------
                         required time                         19.967    
                         arrival time                         -29.487    
  -------------------------------------------------------------------
                         slack                                 -9.519    

Slack (VIOLATED) :        -9.485ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        12.912ns  (logic 0.442ns (3.423%)  route 12.470ns (96.577%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.021ns = ( 20.021 - 10.000 ) 
    Source Clock Delay      (SCD):    11.519ns = ( 16.519 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.269     9.538 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.887    10.425    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.545 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.774    12.319    clk__0_BUFG
    SLICE_X68Y20         FDRE (Prop_fdre_C_Q)         0.308    12.627 f  rst_in_reg/Q
                         net (fo=139, routed)         3.430    16.057    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X50Y27         LUT2 (Prop_lut2_I1_O)        0.053    16.110 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.409    16.519    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X50Y27         LDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y27         LDCE (EnToQ_ldce_G_Q)        0.389    16.908 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=10, routed)         11.886    28.794    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X49Y26         LUT5 (Prop_lut5_I3_O)        0.053    28.847 r  ADC2/LTC2195_SPI_inst/data_out[6]_i_1/O
                         net (fo=20, routed)          0.583    29.430    ADC2/LTC2195_SPI_inst/data_out[6]_i_1_n_0
    SLICE_X53Y27         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.662    14.335    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X54Y33         FDCE (Prop_fdce_C_Q)         0.226    14.561 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.607    18.169    spi_clk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.194    18.363 r  spi_clk_BUFG_inst/O
                         net (fo=40, routed)          1.658    20.021    ADC2/LTC2195_SPI_inst/spi_clk_BUFG
    SLICE_X53Y27         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[6]/C
                         clock pessimism              0.204    20.225    
                         clock uncertainty           -0.035    20.189    
    SLICE_X53Y27         FDCE (Setup_fdce_C_CE)      -0.244    19.945    ADC2/LTC2195_SPI_inst/data_out_reg[6]
  -------------------------------------------------------------------
                         required time                         19.945    
                         arrival time                         -29.430    
  -------------------------------------------------------------------
                         slack                                 -9.485    

Slack (VIOLATED) :        -9.485ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg_c/CE
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        12.912ns  (logic 0.442ns (3.423%)  route 12.470ns (96.577%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.021ns = ( 20.021 - 10.000 ) 
    Source Clock Delay      (SCD):    11.519ns = ( 16.519 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.269     9.538 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.887    10.425    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.545 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.774    12.319    clk__0_BUFG
    SLICE_X68Y20         FDRE (Prop_fdre_C_Q)         0.308    12.627 f  rst_in_reg/Q
                         net (fo=139, routed)         3.430    16.057    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X50Y27         LUT2 (Prop_lut2_I1_O)        0.053    16.110 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.409    16.519    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X50Y27         LDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y27         LDCE (EnToQ_ldce_G_Q)        0.389    16.908 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=10, routed)         11.886    28.794    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X49Y26         LUT5 (Prop_lut5_I3_O)        0.053    28.847 r  ADC2/LTC2195_SPI_inst/data_out[6]_i_1/O
                         net (fo=20, routed)          0.583    29.430    ADC2/LTC2195_SPI_inst/data_out[6]_i_1_n_0
    SLICE_X53Y27         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg_c/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.662    14.335    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X54Y33         FDCE (Prop_fdce_C_Q)         0.226    14.561 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.607    18.169    spi_clk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.194    18.363 r  spi_clk_BUFG_inst/O
                         net (fo=40, routed)          1.658    20.021    ADC2/LTC2195_SPI_inst/spi_clk_BUFG
    SLICE_X53Y27         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg_c/C
                         clock pessimism              0.204    20.225    
                         clock uncertainty           -0.035    20.189    
    SLICE_X53Y27         FDCE (Setup_fdce_C_CE)      -0.244    19.945    ADC2/LTC2195_SPI_inst/data_out_reg_c
  -------------------------------------------------------------------
                         required time                         19.945    
                         arrival time                         -29.430    
  -------------------------------------------------------------------
                         slack                                 -9.485    

Slack (VIOLATED) :        -9.485ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg_c_0/CE
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        12.912ns  (logic 0.442ns (3.423%)  route 12.470ns (96.577%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.021ns = ( 20.021 - 10.000 ) 
    Source Clock Delay      (SCD):    11.519ns = ( 16.519 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.269     9.538 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.887    10.425    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.545 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.774    12.319    clk__0_BUFG
    SLICE_X68Y20         FDRE (Prop_fdre_C_Q)         0.308    12.627 f  rst_in_reg/Q
                         net (fo=139, routed)         3.430    16.057    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X50Y27         LUT2 (Prop_lut2_I1_O)        0.053    16.110 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.409    16.519    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X50Y27         LDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y27         LDCE (EnToQ_ldce_G_Q)        0.389    16.908 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=10, routed)         11.886    28.794    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X49Y26         LUT5 (Prop_lut5_I3_O)        0.053    28.847 r  ADC2/LTC2195_SPI_inst/data_out[6]_i_1/O
                         net (fo=20, routed)          0.583    29.430    ADC2/LTC2195_SPI_inst/data_out[6]_i_1_n_0
    SLICE_X53Y27         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg_c_0/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.662    14.335    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X54Y33         FDCE (Prop_fdce_C_Q)         0.226    14.561 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.607    18.169    spi_clk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.194    18.363 r  spi_clk_BUFG_inst/O
                         net (fo=40, routed)          1.658    20.021    ADC2/LTC2195_SPI_inst/spi_clk_BUFG
    SLICE_X53Y27         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg_c_0/C
                         clock pessimism              0.204    20.225    
                         clock uncertainty           -0.035    20.189    
    SLICE_X53Y27         FDCE (Setup_fdce_C_CE)      -0.244    19.945    ADC2/LTC2195_SPI_inst/data_out_reg_c_0
  -------------------------------------------------------------------
                         required time                         19.945    
                         arrival time                         -29.430    
  -------------------------------------------------------------------
                         slack                                 -9.485    

Slack (VIOLATED) :        -9.485ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg_c_1/CE
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        12.912ns  (logic 0.442ns (3.423%)  route 12.470ns (96.577%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.021ns = ( 20.021 - 10.000 ) 
    Source Clock Delay      (SCD):    11.519ns = ( 16.519 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.269     9.538 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.887    10.425    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.545 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.774    12.319    clk__0_BUFG
    SLICE_X68Y20         FDRE (Prop_fdre_C_Q)         0.308    12.627 f  rst_in_reg/Q
                         net (fo=139, routed)         3.430    16.057    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X50Y27         LUT2 (Prop_lut2_I1_O)        0.053    16.110 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.409    16.519    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X50Y27         LDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y27         LDCE (EnToQ_ldce_G_Q)        0.389    16.908 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=10, routed)         11.886    28.794    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X49Y26         LUT5 (Prop_lut5_I3_O)        0.053    28.847 r  ADC2/LTC2195_SPI_inst/data_out[6]_i_1/O
                         net (fo=20, routed)          0.583    29.430    ADC2/LTC2195_SPI_inst/data_out[6]_i_1_n_0
    SLICE_X53Y27         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg_c_1/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.662    14.335    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X54Y33         FDCE (Prop_fdce_C_Q)         0.226    14.561 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.607    18.169    spi_clk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.194    18.363 r  spi_clk_BUFG_inst/O
                         net (fo=40, routed)          1.658    20.021    ADC2/LTC2195_SPI_inst/spi_clk_BUFG
    SLICE_X53Y27         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg_c_1/C
                         clock pessimism              0.204    20.225    
                         clock uncertainty           -0.035    20.189    
    SLICE_X53Y27         FDCE (Setup_fdce_C_CE)      -0.244    19.945    ADC2/LTC2195_SPI_inst/data_out_reg_c_1
  -------------------------------------------------------------------
                         required time                         19.945    
                         arrival time                         -29.430    
  -------------------------------------------------------------------
                         slack                                 -9.485    

Slack (VIOLATED) :        -9.485ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg_c_2/CE
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        12.912ns  (logic 0.442ns (3.423%)  route 12.470ns (96.577%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.021ns = ( 20.021 - 10.000 ) 
    Source Clock Delay      (SCD):    11.519ns = ( 16.519 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.269     9.538 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.887    10.425    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.545 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.774    12.319    clk__0_BUFG
    SLICE_X68Y20         FDRE (Prop_fdre_C_Q)         0.308    12.627 f  rst_in_reg/Q
                         net (fo=139, routed)         3.430    16.057    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X50Y27         LUT2 (Prop_lut2_I1_O)        0.053    16.110 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.409    16.519    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X50Y27         LDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y27         LDCE (EnToQ_ldce_G_Q)        0.389    16.908 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=10, routed)         11.886    28.794    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X49Y26         LUT5 (Prop_lut5_I3_O)        0.053    28.847 r  ADC2/LTC2195_SPI_inst/data_out[6]_i_1/O
                         net (fo=20, routed)          0.583    29.430    ADC2/LTC2195_SPI_inst/data_out[6]_i_1_n_0
    SLICE_X53Y27         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg_c_2/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.662    14.335    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X54Y33         FDCE (Prop_fdce_C_Q)         0.226    14.561 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.607    18.169    spi_clk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.194    18.363 r  spi_clk_BUFG_inst/O
                         net (fo=40, routed)          1.658    20.021    ADC2/LTC2195_SPI_inst/spi_clk_BUFG
    SLICE_X53Y27         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg_c_2/C
                         clock pessimism              0.204    20.225    
                         clock uncertainty           -0.035    20.189    
    SLICE_X53Y27         FDCE (Setup_fdce_C_CE)      -0.244    19.945    ADC2/LTC2195_SPI_inst/data_out_reg_c_2
  -------------------------------------------------------------------
                         required time                         19.945    
                         arrival time                         -29.430    
  -------------------------------------------------------------------
                         slack                                 -9.485    

Slack (VIOLATED) :        -9.425ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[5]_C/D
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        13.131ns  (logic 0.495ns (3.770%)  route 12.636ns (96.230%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -1.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.021ns = ( 20.021 - 10.000 ) 
    Source Clock Delay      (SCD):    11.519ns = ( 16.519 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.269     9.538 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.887    10.425    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.545 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.774    12.319    clk__0_BUFG
    SLICE_X68Y20         FDRE (Prop_fdre_C_Q)         0.308    12.627 f  rst_in_reg/Q
                         net (fo=139, routed)         3.430    16.057    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X50Y27         LUT2 (Prop_lut2_I1_O)        0.053    16.110 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.409    16.519    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X50Y27         LDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y27         LDCE (EnToQ_ldce_G_Q)        0.389    16.908 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=10, routed)         11.886    28.794    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X49Y26         LUT5 (Prop_lut5_I3_O)        0.053    28.847 r  ADC2/LTC2195_SPI_inst/data_out[6]_i_1/O
                         net (fo=20, routed)          0.750    29.597    ADC2/LTC2195_SPI_inst/data_out[6]_i_1_n_0
    SLICE_X52Y27         LUT3 (Prop_lut3_I1_O)        0.053    29.650 r  ADC2/LTC2195_SPI_inst/data_out[5]_C_i_1/O
                         net (fo=1, routed)           0.000    29.650    ADC2/LTC2195_SPI_inst/data_out[5]_C_i_1_n_0
    SLICE_X52Y27         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[5]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.662    14.335    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X54Y33         FDCE (Prop_fdce_C_Q)         0.226    14.561 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.607    18.169    spi_clk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.194    18.363 r  spi_clk_BUFG_inst/O
                         net (fo=40, routed)          1.658    20.021    ADC2/LTC2195_SPI_inst/spi_clk_BUFG
    SLICE_X52Y27         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[5]_C/C
                         clock pessimism              0.204    20.225    
                         clock uncertainty           -0.035    20.189    
    SLICE_X52Y27         FDCE (Setup_fdce_C_D)        0.035    20.224    ADC2/LTC2195_SPI_inst/data_out_reg[5]_C
  -------------------------------------------------------------------
                         required time                         20.224    
                         arrival time                         -29.650    
  -------------------------------------------------------------------
                         slack                                 -9.425    

Slack (VIOLATED) :        -9.389ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[13]_srl4_ADC2_LTC2195_SPI_inst_data_out_reg_c_2/CE
                            (rising edge-triggered cell SRL16E clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        12.724ns  (logic 0.442ns (3.474%)  route 12.282ns (96.526%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.020ns = ( 20.020 - 10.000 ) 
    Source Clock Delay      (SCD):    11.519ns = ( 16.519 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.269     9.538 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.887    10.425    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.545 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.774    12.319    clk__0_BUFG
    SLICE_X68Y20         FDRE (Prop_fdre_C_Q)         0.308    12.627 f  rst_in_reg/Q
                         net (fo=139, routed)         3.430    16.057    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X50Y27         LUT2 (Prop_lut2_I1_O)        0.053    16.110 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.409    16.519    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X50Y27         LDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y27         LDCE (EnToQ_ldce_G_Q)        0.389    16.908 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=10, routed)         11.886    28.794    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X49Y26         LUT5 (Prop_lut5_I3_O)        0.053    28.847 r  ADC2/LTC2195_SPI_inst/data_out[6]_i_1/O
                         net (fo=20, routed)          0.396    29.243    ADC2/LTC2195_SPI_inst/data_out[6]_i_1_n_0
    SLICE_X50Y26         SRL16E                                       r  ADC2/LTC2195_SPI_inst/data_out_reg[13]_srl4_ADC2_LTC2195_SPI_inst_data_out_reg_c_2/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.662    14.335    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X54Y33         FDCE (Prop_fdce_C_Q)         0.226    14.561 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.607    18.169    spi_clk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.194    18.363 r  spi_clk_BUFG_inst/O
                         net (fo=40, routed)          1.657    20.020    ADC2/LTC2195_SPI_inst/spi_clk_BUFG
    SLICE_X50Y26         SRL16E                                       r  ADC2/LTC2195_SPI_inst/data_out_reg[13]_srl4_ADC2_LTC2195_SPI_inst_data_out_reg_c_2/CLK
                         clock pessimism              0.204    20.224    
                         clock uncertainty           -0.035    20.188    
    SLICE_X50Y26         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.335    19.853    ADC2/LTC2195_SPI_inst/data_out_reg[13]_srl4_ADC2_LTC2195_SPI_inst_data_out_reg_c_2
  -------------------------------------------------------------------
                         required time                         19.853    
                         arrival time                         -29.243    
  -------------------------------------------------------------------
                         slack                                 -9.389    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/spi_scs_out_reg/CE
                            (rising edge-triggered cell FDRE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - rst_in rise@0.000ns)
  Data Path Delay:        2.839ns  (logic 0.056ns (1.973%)  route 2.783ns (98.028%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        2.525ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.569ns
    Source Clock Delay      (SCD):    2.896ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=141, routed)         0.541     1.642    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.100     1.742 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.368     2.110    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.136 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.642     2.778    clk__0_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y20         FDRE (Prop_fdre_C_Q)         0.118     2.896 r  rst_in_reg/Q
                         net (fo=139, routed)         0.961     3.858    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X51Y26         LUT2 (Prop_lut2_I0_O)        0.028     3.886 r  ADC2/LTC2195_SPI_inst/state_f[2]_i_2/O
                         net (fo=14, routed)          0.924     4.810    ADC2/LTC2195_SPI_inst/state_f[2]_i_2_n_0
    SLICE_X48Y26         LUT6 (Prop_lut6_I5_O)        0.028     4.838 f  ADC2/LTC2195_SPI_inst/spi_scs_out_i_1/O
                         net (fo=1, routed)           0.898     5.735    ADC2/LTC2195_SPI_inst/spi_scs_out4_out
    SLICE_X48Y27         FDRE                                         f  ADC2/LTC2195_SPI_inst/spi_scs_out_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=141, routed)         0.877     2.126    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X54Y33         FDCE (Prop_fdce_C_Q)         0.133     2.259 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.360     4.619    spi_clk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.075     4.694 r  spi_clk_BUFG_inst/O
                         net (fo=40, routed)          0.875     5.569    ADC2/LTC2195_SPI_inst/spi_clk_BUFG
    SLICE_X48Y27         FDRE                                         r  ADC2/LTC2195_SPI_inst/spi_scs_out_reg/C
                         clock pessimism             -0.147     5.422    
    SLICE_X48Y27         FDRE (Hold_fdre_C_CE)        0.010     5.432    ADC2/LTC2195_SPI_inst/spi_scs_out_reg
  -------------------------------------------------------------------
                         required time                         -5.432    
                         arrival time                           5.735    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/spi_sck_out_reg/CE
                            (rising edge-triggered cell FDRE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - rst_in rise@0.000ns)
  Data Path Delay:        2.878ns  (logic 0.056ns (1.946%)  route 2.822ns (98.054%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        2.522ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.566ns
    Source Clock Delay      (SCD):    2.896ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=141, routed)         0.541     1.642    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.100     1.742 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.368     2.110    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.136 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.642     2.778    clk__0_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y20         FDRE (Prop_fdre_C_Q)         0.118     2.896 r  rst_in_reg/Q
                         net (fo=139, routed)         0.961     3.858    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X51Y26         LUT2 (Prop_lut2_I0_O)        0.028     3.886 r  ADC2/LTC2195_SPI_inst/state_f[2]_i_2/O
                         net (fo=14, routed)          0.871     4.757    ADC2/LTC2195_SPI_inst/state_f[2]_i_2_n_0
    SLICE_X48Y26         LUT6 (Prop_lut6_I0_O)        0.028     4.785 f  ADC2/LTC2195_SPI_inst/spi_sck_out_i_1/O
                         net (fo=1, routed)           0.990     5.775    ADC2/LTC2195_SPI_inst/spi_sck_out_i_1_n_0
    SLICE_X48Y25         FDRE                                         f  ADC2/LTC2195_SPI_inst/spi_sck_out_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=141, routed)         0.877     2.126    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X54Y33         FDCE (Prop_fdce_C_Q)         0.133     2.259 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.360     4.619    spi_clk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.075     4.694 r  spi_clk_BUFG_inst/O
                         net (fo=40, routed)          0.872     5.566    ADC2/LTC2195_SPI_inst/spi_clk_BUFG
    SLICE_X48Y25         FDRE                                         r  ADC2/LTC2195_SPI_inst/spi_sck_out_reg/C
                         clock pessimism             -0.147     5.419    
    SLICE_X48Y25         FDRE (Hold_fdre_C_CE)        0.010     5.429    ADC2/LTC2195_SPI_inst/spi_sck_out_reg
  -------------------------------------------------------------------
                         required time                         -5.429    
                         arrival time                           5.775    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.405ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/spi_sdo_out_reg/CE
                            (rising edge-triggered cell FDRE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - rst_in rise@0.000ns)
  Data Path Delay:        2.939ns  (logic 0.056ns (1.906%)  route 2.883ns (98.094%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        2.523ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.567ns
    Source Clock Delay      (SCD):    2.896ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=141, routed)         0.541     1.642    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.100     1.742 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.368     2.110    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.136 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.642     2.778    clk__0_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y20         FDRE (Prop_fdre_C_Q)         0.118     2.896 r  rst_in_reg/Q
                         net (fo=139, routed)         0.961     3.858    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X51Y26         LUT2 (Prop_lut2_I0_O)        0.028     3.886 r  ADC2/LTC2195_SPI_inst/state_f[2]_i_2/O
                         net (fo=14, routed)          0.921     4.806    ADC2/LTC2195_SPI_inst/state_f[2]_i_2_n_0
    SLICE_X48Y26         LUT6 (Prop_lut6_I0_O)        0.028     4.834 f  ADC2/LTC2195_SPI_inst/spi_sdo_out_i_1/O
                         net (fo=1, routed)           1.000     5.835    ADC2/LTC2195_SPI_inst/spi_sdo_out_i_1_n_0
    SLICE_X48Y26         FDRE                                         f  ADC2/LTC2195_SPI_inst/spi_sdo_out_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=141, routed)         0.877     2.126    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X54Y33         FDCE (Prop_fdce_C_Q)         0.133     2.259 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.360     4.619    spi_clk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.075     4.694 r  spi_clk_BUFG_inst/O
                         net (fo=40, routed)          0.873     5.567    ADC2/LTC2195_SPI_inst/spi_clk_BUFG
    SLICE_X48Y26         FDRE                                         r  ADC2/LTC2195_SPI_inst/spi_sdo_out_reg/C
                         clock pessimism             -0.147     5.420    
    SLICE_X48Y26         FDRE (Hold_fdre_C_CE)        0.010     5.430    ADC2/LTC2195_SPI_inst/spi_sdo_out_reg
  -------------------------------------------------------------------
                         required time                         -5.430    
                         arrival time                           5.835    
  -------------------------------------------------------------------
                         slack                                  0.405    

Slack (MET) :             7.715ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[13]_srl4_ADC2_LTC2195_SPI_inst_data_out_reg_c_2/D
                            (rising edge-triggered cell SRL16E clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        4.033ns  (logic 0.171ns (4.240%)  route 3.862ns (95.760%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.565ns
    Source Clock Delay      (SCD):    4.236ns = ( 9.236 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=141, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.100     6.742 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.368     7.110    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.136 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.642     7.778    clk__0_BUFG
    SLICE_X68Y20         FDRE (Prop_fdre_C_Q)         0.118     7.896 f  rst_in_reg/Q
                         net (fo=139, routed)         1.138     9.034    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X51Y25         LUT3 (Prop_lut3_I2_O)        0.028     9.062 r  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1/O
                         net (fo=2, routed)           0.174     9.236    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1_n_0
    SLICE_X50Y25         LDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y25         LDCE (EnToQ_ldce_G_Q)        0.143     9.379 r  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/Q
                         net (fo=1, routed)           3.766    13.146    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_n_0
    SLICE_X50Y26         LUT3 (Prop_lut3_I1_O)        0.028    13.174 r  ADC2/LTC2195_SPI_inst/data_out_reg[13]_srl4_ADC2_LTC2195_SPI_inst_data_out_reg_c_2_i_1/O
                         net (fo=1, routed)           0.096    13.270    ADC2/LTC2195_SPI_inst/p_3_in[10]
    SLICE_X50Y26         SRL16E                                       r  ADC2/LTC2195_SPI_inst/data_out_reg[13]_srl4_ADC2_LTC2195_SPI_inst_data_out_reg_c_2/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=141, routed)         0.877     2.126    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X54Y33         FDCE (Prop_fdce_C_Q)         0.133     2.259 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.360     4.619    spi_clk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.075     4.694 r  spi_clk_BUFG_inst/O
                         net (fo=40, routed)          0.871     5.565    ADC2/LTC2195_SPI_inst/spi_clk_BUFG
    SLICE_X50Y26         SRL16E                                       r  ADC2/LTC2195_SPI_inst/data_out_reg[13]_srl4_ADC2_LTC2195_SPI_inst_data_out_reg_c_2/CLK
                         clock pessimism             -0.147     5.418    
                         clock uncertainty            0.035     5.453    
    SLICE_X50Y26         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     5.555    ADC2/LTC2195_SPI_inst/data_out_reg[13]_srl4_ADC2_LTC2195_SPI_inst_data_out_reg_c_2
  -------------------------------------------------------------------
                         required time                         -5.555    
                         arrival time                          13.270    
  -------------------------------------------------------------------
                         slack                                  7.715    

Slack (MET) :             8.515ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/counter_f_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        4.238ns  (logic 0.171ns (4.035%)  route 4.067ns (95.965%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.678ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.571ns
    Source Clock Delay      (SCD):    4.745ns = ( 9.745 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=141, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.100     6.742 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.368     7.110    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.136 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.642     7.778    clk__0_BUFG
    SLICE_X68Y20         FDRE (Prop_fdre_C_Q)         0.118     7.896 f  rst_in_reg/Q
                         net (fo=139, routed)         1.645     9.541    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X50Y27         LUT2 (Prop_lut2_I1_O)        0.028     9.569 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.176     9.745    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X50Y27         LDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y27         LDCE (EnToQ_ldce_G_Q)        0.143     9.888 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=10, routed)          2.646    12.535    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X49Y30         LUT6 (Prop_lut6_I1_O)        0.028    12.563 r  ADC2/LTC2195_SPI_inst/counter_f[11]_i_1/O
                         net (fo=12, routed)          1.421    13.984    ADC2/LTC2195_SPI_inst/counter_f
    SLICE_X49Y29         FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=141, routed)         0.877     2.126    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X54Y33         FDCE (Prop_fdce_C_Q)         0.133     2.259 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.360     4.619    spi_clk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.075     4.694 r  spi_clk_BUFG_inst/O
                         net (fo=40, routed)          0.877     5.571    ADC2/LTC2195_SPI_inst/spi_clk_BUFG
    SLICE_X49Y29         FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[0]/C
                         clock pessimism             -0.147     5.424    
                         clock uncertainty            0.035     5.459    
    SLICE_X49Y29         FDCE (Hold_fdce_C_CE)        0.010     5.469    ADC2/LTC2195_SPI_inst/counter_f_reg[0]
  -------------------------------------------------------------------
                         required time                         -5.469    
                         arrival time                          13.984    
  -------------------------------------------------------------------
                         slack                                  8.515    

Slack (MET) :             8.515ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/counter_f_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        4.238ns  (logic 0.171ns (4.035%)  route 4.067ns (95.965%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.678ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.571ns
    Source Clock Delay      (SCD):    4.745ns = ( 9.745 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=141, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.100     6.742 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.368     7.110    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.136 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.642     7.778    clk__0_BUFG
    SLICE_X68Y20         FDRE (Prop_fdre_C_Q)         0.118     7.896 f  rst_in_reg/Q
                         net (fo=139, routed)         1.645     9.541    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X50Y27         LUT2 (Prop_lut2_I1_O)        0.028     9.569 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.176     9.745    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X50Y27         LDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y27         LDCE (EnToQ_ldce_G_Q)        0.143     9.888 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=10, routed)          2.646    12.535    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X49Y30         LUT6 (Prop_lut6_I1_O)        0.028    12.563 r  ADC2/LTC2195_SPI_inst/counter_f[11]_i_1/O
                         net (fo=12, routed)          1.421    13.984    ADC2/LTC2195_SPI_inst/counter_f
    SLICE_X49Y29         FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=141, routed)         0.877     2.126    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X54Y33         FDCE (Prop_fdce_C_Q)         0.133     2.259 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.360     4.619    spi_clk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.075     4.694 r  spi_clk_BUFG_inst/O
                         net (fo=40, routed)          0.877     5.571    ADC2/LTC2195_SPI_inst/spi_clk_BUFG
    SLICE_X49Y29         FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[10]/C
                         clock pessimism             -0.147     5.424    
                         clock uncertainty            0.035     5.459    
    SLICE_X49Y29         FDCE (Hold_fdce_C_CE)        0.010     5.469    ADC2/LTC2195_SPI_inst/counter_f_reg[10]
  -------------------------------------------------------------------
                         required time                         -5.469    
                         arrival time                          13.984    
  -------------------------------------------------------------------
                         slack                                  8.515    

Slack (MET) :             8.515ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/counter_f_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        4.238ns  (logic 0.171ns (4.035%)  route 4.067ns (95.965%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.678ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.571ns
    Source Clock Delay      (SCD):    4.745ns = ( 9.745 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=141, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.100     6.742 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.368     7.110    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.136 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.642     7.778    clk__0_BUFG
    SLICE_X68Y20         FDRE (Prop_fdre_C_Q)         0.118     7.896 f  rst_in_reg/Q
                         net (fo=139, routed)         1.645     9.541    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X50Y27         LUT2 (Prop_lut2_I1_O)        0.028     9.569 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.176     9.745    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X50Y27         LDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y27         LDCE (EnToQ_ldce_G_Q)        0.143     9.888 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=10, routed)          2.646    12.535    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X49Y30         LUT6 (Prop_lut6_I1_O)        0.028    12.563 r  ADC2/LTC2195_SPI_inst/counter_f[11]_i_1/O
                         net (fo=12, routed)          1.421    13.984    ADC2/LTC2195_SPI_inst/counter_f
    SLICE_X49Y29         FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=141, routed)         0.877     2.126    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X54Y33         FDCE (Prop_fdce_C_Q)         0.133     2.259 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.360     4.619    spi_clk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.075     4.694 r  spi_clk_BUFG_inst/O
                         net (fo=40, routed)          0.877     5.571    ADC2/LTC2195_SPI_inst/spi_clk_BUFG
    SLICE_X49Y29         FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[11]/C
                         clock pessimism             -0.147     5.424    
                         clock uncertainty            0.035     5.459    
    SLICE_X49Y29         FDCE (Hold_fdce_C_CE)        0.010     5.469    ADC2/LTC2195_SPI_inst/counter_f_reg[11]
  -------------------------------------------------------------------
                         required time                         -5.469    
                         arrival time                          13.984    
  -------------------------------------------------------------------
                         slack                                  8.515    

Slack (MET) :             8.515ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/counter_f_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        4.238ns  (logic 0.171ns (4.035%)  route 4.067ns (95.965%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.678ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.571ns
    Source Clock Delay      (SCD):    4.745ns = ( 9.745 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=141, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.100     6.742 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.368     7.110    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.136 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.642     7.778    clk__0_BUFG
    SLICE_X68Y20         FDRE (Prop_fdre_C_Q)         0.118     7.896 f  rst_in_reg/Q
                         net (fo=139, routed)         1.645     9.541    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X50Y27         LUT2 (Prop_lut2_I1_O)        0.028     9.569 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.176     9.745    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X50Y27         LDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y27         LDCE (EnToQ_ldce_G_Q)        0.143     9.888 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=10, routed)          2.646    12.535    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X49Y30         LUT6 (Prop_lut6_I1_O)        0.028    12.563 r  ADC2/LTC2195_SPI_inst/counter_f[11]_i_1/O
                         net (fo=12, routed)          1.421    13.984    ADC2/LTC2195_SPI_inst/counter_f
    SLICE_X49Y29         FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=141, routed)         0.877     2.126    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X54Y33         FDCE (Prop_fdce_C_Q)         0.133     2.259 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.360     4.619    spi_clk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.075     4.694 r  spi_clk_BUFG_inst/O
                         net (fo=40, routed)          0.877     5.571    ADC2/LTC2195_SPI_inst/spi_clk_BUFG
    SLICE_X49Y29         FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[5]/C
                         clock pessimism             -0.147     5.424    
                         clock uncertainty            0.035     5.459    
    SLICE_X49Y29         FDCE (Hold_fdce_C_CE)        0.010     5.469    ADC2/LTC2195_SPI_inst/counter_f_reg[5]
  -------------------------------------------------------------------
                         required time                         -5.469    
                         arrival time                          13.984    
  -------------------------------------------------------------------
                         slack                                  8.515    

Slack (MET) :             8.515ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/counter_f_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        4.238ns  (logic 0.171ns (4.035%)  route 4.067ns (95.965%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.678ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.571ns
    Source Clock Delay      (SCD):    4.745ns = ( 9.745 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=141, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.100     6.742 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.368     7.110    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.136 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.642     7.778    clk__0_BUFG
    SLICE_X68Y20         FDRE (Prop_fdre_C_Q)         0.118     7.896 f  rst_in_reg/Q
                         net (fo=139, routed)         1.645     9.541    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X50Y27         LUT2 (Prop_lut2_I1_O)        0.028     9.569 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.176     9.745    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X50Y27         LDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y27         LDCE (EnToQ_ldce_G_Q)        0.143     9.888 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=10, routed)          2.646    12.535    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X49Y30         LUT6 (Prop_lut6_I1_O)        0.028    12.563 r  ADC2/LTC2195_SPI_inst/counter_f[11]_i_1/O
                         net (fo=12, routed)          1.421    13.984    ADC2/LTC2195_SPI_inst/counter_f
    SLICE_X49Y29         FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=141, routed)         0.877     2.126    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X54Y33         FDCE (Prop_fdce_C_Q)         0.133     2.259 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.360     4.619    spi_clk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.075     4.694 r  spi_clk_BUFG_inst/O
                         net (fo=40, routed)          0.877     5.571    ADC2/LTC2195_SPI_inst/spi_clk_BUFG
    SLICE_X49Y29         FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[6]/C
                         clock pessimism             -0.147     5.424    
                         clock uncertainty            0.035     5.459    
    SLICE_X49Y29         FDCE (Hold_fdce_C_CE)        0.010     5.469    ADC2/LTC2195_SPI_inst/counter_f_reg[6]
  -------------------------------------------------------------------
                         required time                         -5.469    
                         arrival time                          13.984    
  -------------------------------------------------------------------
                         slack                                  8.515    

Slack (MET) :             8.515ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/counter_f_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        4.238ns  (logic 0.171ns (4.035%)  route 4.067ns (95.965%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.678ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.571ns
    Source Clock Delay      (SCD):    4.745ns = ( 9.745 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=141, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.100     6.742 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.368     7.110    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.136 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.642     7.778    clk__0_BUFG
    SLICE_X68Y20         FDRE (Prop_fdre_C_Q)         0.118     7.896 f  rst_in_reg/Q
                         net (fo=139, routed)         1.645     9.541    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X50Y27         LUT2 (Prop_lut2_I1_O)        0.028     9.569 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.176     9.745    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X50Y27         LDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y27         LDCE (EnToQ_ldce_G_Q)        0.143     9.888 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=10, routed)          2.646    12.535    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X49Y30         LUT6 (Prop_lut6_I1_O)        0.028    12.563 r  ADC2/LTC2195_SPI_inst/counter_f[11]_i_1/O
                         net (fo=12, routed)          1.421    13.984    ADC2/LTC2195_SPI_inst/counter_f
    SLICE_X49Y29         FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=141, routed)         0.877     2.126    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X54Y33         FDCE (Prop_fdce_C_Q)         0.133     2.259 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.360     4.619    spi_clk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.075     4.694 r  spi_clk_BUFG_inst/O
                         net (fo=40, routed)          0.877     5.571    ADC2/LTC2195_SPI_inst/spi_clk_BUFG
    SLICE_X49Y29         FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[7]/C
                         clock pessimism             -0.147     5.424    
                         clock uncertainty            0.035     5.459    
    SLICE_X49Y29         FDCE (Hold_fdce_C_CE)        0.010     5.469    ADC2/LTC2195_SPI_inst/counter_f_reg[7]
  -------------------------------------------------------------------
                         required time                         -5.469    
                         arrival time                          13.984    
  -------------------------------------------------------------------
                         slack                                  8.515    





---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  ADC2/PS_clk

Setup :            0  Failing Endpoints,  Worst Slack        7.826ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.156ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.826ns  (required time - arrival time)
  Source:                 ADC2/PS_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/MMCME2_ADV_inst/PSEN
                            (rising edge-triggered cell MMCME2_ADV clocked by ADC2/PS_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/PS_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/PS_clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.595ns  (logic 0.269ns (16.866%)  route 1.326ns (83.134%))
  Logic Levels:           0  
  Clock Path Skew:        0.496ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.074ns = ( 15.074 - 10.000 ) 
    Source Clock Delay      (SCD):    4.782ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.904     4.782    ADC2/clk_in
    SLICE_X109Y3         FDCE                                         r  ADC2/PS_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y3         FDCE (Prop_fdce_C_Q)         0.269     5.051 r  ADC2/PS_en_reg/Q
                         net (fo=2, routed)           1.326     6.376    ADC2/PS_en
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  ADC2/MMCME2_ADV_inst/PSEN
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/PS_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.792    14.465    ADC2/clk_in
    SLICE_X109Y1         FDCE (Prop_fdce_C_Q)         0.216    14.681 r  ADC2/PS_clk_reg/Q
                         net (fo=2, routed)           0.392    15.074    ADC2/PS_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  ADC2/MMCME2_ADV_inst/PSCLK
                         clock pessimism              0.204    15.278    
                         clock uncertainty           -0.035    15.243    
    MMCME2_ADV_X1Y0      MMCME2_ADV (Setup_mmcme2_adv_PSCLK_PSEN)
                                                     -1.040    14.203    ADC2/MMCME2_ADV_inst
  -------------------------------------------------------------------
                         required time                         14.203    
                         arrival time                          -6.376    
  -------------------------------------------------------------------
                         slack                                  7.826    

Slack (MET) :             7.890ns  (required time - arrival time)
  Source:                 ADC2/PS_inc_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/MMCME2_ADV_inst/PSINCDEC
                            (rising edge-triggered cell MMCME2_ADV clocked by ADC2/PS_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/PS_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/PS_clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.530ns  (logic 0.269ns (17.578%)  route 1.261ns (82.422%))
  Logic Levels:           0  
  Clock Path Skew:        0.495ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.074ns = ( 15.074 - 10.000 ) 
    Source Clock Delay      (SCD):    4.783ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.905     4.783    ADC2/clk_in
    SLICE_X109Y2         FDCE                                         r  ADC2/PS_inc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y2         FDCE (Prop_fdce_C_Q)         0.269     5.052 r  ADC2/PS_inc_reg/Q
                         net (fo=2, routed)           1.261     6.313    ADC2/PS_inc
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  ADC2/MMCME2_ADV_inst/PSINCDEC
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/PS_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.792    14.465    ADC2/clk_in
    SLICE_X109Y1         FDCE (Prop_fdce_C_Q)         0.216    14.681 r  ADC2/PS_clk_reg/Q
                         net (fo=2, routed)           0.392    15.074    ADC2/PS_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  ADC2/MMCME2_ADV_inst/PSCLK
                         clock pessimism              0.204    15.278    
                         clock uncertainty           -0.035    15.243    
    MMCME2_ADV_X1Y0      MMCME2_ADV (Setup_mmcme2_adv_PSCLK_PSINCDEC)
                                                     -1.040    14.203    ADC2/MMCME2_ADV_inst
  -------------------------------------------------------------------
                         required time                         14.203    
                         arrival time                          -6.313    
  -------------------------------------------------------------------
                         slack                                  7.890    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 ADC2/PS_inc_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/MMCME2_ADV_inst/PSINCDEC
                            (rising edge-triggered cell MMCME2_ADV clocked by ADC2/PS_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/PS_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/PS_clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.767ns  (logic 0.100ns (13.032%)  route 0.667ns (86.968%))
  Logic Levels:           0  
  Clock Path Skew:        0.611ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.577ns
    Source Clock Delay      (SCD):    1.818ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=141, routed)         0.717     1.818    ADC2/clk_in
    SLICE_X109Y2         FDCE                                         r  ADC2/PS_inc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y2         FDCE (Prop_fdce_C_Q)         0.100     1.918 r  ADC2/PS_inc_reg/Q
                         net (fo=2, routed)           0.667     2.586    ADC2/PS_inc
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  ADC2/MMCME2_ADV_inst/PSINCDEC
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/PS_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=141, routed)         0.957     2.206    ADC2/clk_in
    SLICE_X109Y1         FDCE (Prop_fdce_C_Q)         0.124     2.330 r  ADC2/PS_clk_reg/Q
                         net (fo=2, routed)           0.247     2.577    ADC2/PS_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  ADC2/MMCME2_ADV_inst/PSCLK
                         clock pessimism             -0.147     2.430    
    MMCME2_ADV_X1Y0      MMCME2_ADV (Hold_mmcme2_adv_PSCLK_PSINCDEC)
                                                      0.000     2.430    ADC2/MMCME2_ADV_inst
  -------------------------------------------------------------------
                         required time                         -2.430    
                         arrival time                           2.586    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 ADC2/PS_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/MMCME2_ADV_inst/PSEN
                            (rising edge-triggered cell MMCME2_ADV clocked by ADC2/PS_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/PS_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/PS_clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.784ns  (logic 0.100ns (12.757%)  route 0.684ns (87.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.612ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.577ns
    Source Clock Delay      (SCD):    1.817ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=141, routed)         0.716     1.817    ADC2/clk_in
    SLICE_X109Y3         FDCE                                         r  ADC2/PS_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y3         FDCE (Prop_fdce_C_Q)         0.100     1.917 r  ADC2/PS_en_reg/Q
                         net (fo=2, routed)           0.684     2.601    ADC2/PS_en
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  ADC2/MMCME2_ADV_inst/PSEN
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/PS_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=141, routed)         0.957     2.206    ADC2/clk_in
    SLICE_X109Y1         FDCE (Prop_fdce_C_Q)         0.124     2.330 r  ADC2/PS_clk_reg/Q
                         net (fo=2, routed)           0.247     2.577    ADC2/PS_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  ADC2/MMCME2_ADV_inst/PSCLK
                         clock pessimism             -0.147     2.430    
    MMCME2_ADV_X1Y0      MMCME2_ADV (Hold_mmcme2_adv_PSCLK_PSEN)
                                                      0.000     2.430    ADC2/MMCME2_ADV_inst
  -------------------------------------------------------------------
                         required time                         -2.430    
                         arrival time                           2.601    
  -------------------------------------------------------------------
                         slack                                  0.171    





---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  MMCME2_BASE_inst_n_2

Setup :            0  Failing Endpoints,  Worst Slack        5.695ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.183ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.695ns  (required time - arrival time)
  Source:                 ADC2/ADC1_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/data_in_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MMCME2_BASE_inst_n_2 rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.292ns  (logic 0.269ns (3.689%)  route 7.023ns (96.311%))
  Logic Levels:           0  
  Clock Path Skew:        3.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.384ns = ( 17.384 - 10.000 ) 
    Source Clock Delay      (SCD):    4.374ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.496     4.374    ADC2/clk_in
    SLICE_X0Y127         FDRE                                         r  ADC2/ADC1_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y127         FDRE (Prop_fdre_C_Q)         0.269     4.643 r  ADC2/ADC1_out_reg[7]/Q
                         net (fo=1, routed)           7.023    11.666    AD9783_inst1/Q[7]
    SLICE_X0Y207         FDRE                                         r  AD9783_inst1/data_in_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.445    14.118    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    14.201 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    15.746    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    15.859 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=33, routed)          1.525    17.384    AD9783_inst1/clkD
    SLICE_X0Y207         FDRE                                         r  AD9783_inst1/data_in_reg[7]/C
                         clock pessimism              0.204    17.589    
                         clock uncertainty           -0.194    17.395    
    SLICE_X0Y207         FDRE (Setup_fdre_C_D)       -0.034    17.361    AD9783_inst1/data_in_reg[7]
  -------------------------------------------------------------------
                         required time                         17.361    
                         arrival time                         -11.666    
  -------------------------------------------------------------------
                         slack                                  5.695    

Slack (MET) :             6.456ns  (required time - arrival time)
  Source:                 ADC2/ADC1_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/data_in_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MMCME2_BASE_inst_n_2 rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.397ns  (logic 0.269ns (4.205%)  route 6.128ns (95.795%))
  Logic Levels:           0  
  Clock Path Skew:        3.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.252ns = ( 17.252 - 10.000 ) 
    Source Clock Delay      (SCD):    4.376ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.498     4.376    ADC2/clk_in
    SLICE_X0Y121         FDRE                                         r  ADC2/ADC1_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y121         FDRE (Prop_fdre_C_Q)         0.269     4.645 r  ADC2/ADC1_out_reg[1]/Q
                         net (fo=1, routed)           6.128    10.773    AD9783_inst1/Q[1]
    SLICE_X0Y195         FDRE                                         r  AD9783_inst1/data_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.445    14.118    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    14.201 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    15.746    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    15.859 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=33, routed)          1.393    17.252    AD9783_inst1/clkD
    SLICE_X0Y195         FDRE                                         r  AD9783_inst1/data_in_reg[1]/C
                         clock pessimism              0.204    17.457    
                         clock uncertainty           -0.194    17.263    
    SLICE_X0Y195         FDRE (Setup_fdre_C_D)       -0.034    17.229    AD9783_inst1/data_in_reg[1]
  -------------------------------------------------------------------
                         required time                         17.229    
                         arrival time                         -10.773    
  -------------------------------------------------------------------
                         slack                                  6.456    

Slack (MET) :             6.524ns  (required time - arrival time)
  Source:                 ADC2/ADC1_out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/data_in_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MMCME2_BASE_inst_n_2 rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.328ns  (logic 0.269ns (4.251%)  route 6.059ns (95.749%))
  Logic Levels:           0  
  Clock Path Skew:        3.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.649ns = ( 17.649 - 10.000 ) 
    Source Clock Delay      (SCD):    4.774ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.896     4.774    ADC2/clk_in
    SLICE_X0Y16          FDRE                                         r  ADC2/ADC1_out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDRE (Prop_fdre_C_Q)         0.269     5.043 r  ADC2/ADC1_out_reg[14]/Q
                         net (fo=1, routed)           6.059    11.102    AD9783_inst1/Q[14]
    SLICE_X0Y11          FDRE                                         r  AD9783_inst1/data_in_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.445    14.118    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    14.201 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    15.746    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    15.859 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=33, routed)          1.790    17.649    AD9783_inst1/clkD
    SLICE_X0Y11          FDRE                                         r  AD9783_inst1/data_in_reg[14]/C
                         clock pessimism              0.204    17.854    
                         clock uncertainty           -0.194    17.660    
    SLICE_X0Y11          FDRE (Setup_fdre_C_D)       -0.034    17.626    AD9783_inst1/data_in_reg[14]
  -------------------------------------------------------------------
                         required time                         17.626    
                         arrival time                         -11.102    
  -------------------------------------------------------------------
                         slack                                  6.524    

Slack (MET) :             6.751ns  (required time - arrival time)
  Source:                 ADC2/ADC1_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/data_in_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MMCME2_BASE_inst_n_2 rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.227ns  (logic 0.269ns (4.320%)  route 5.958ns (95.680%))
  Logic Levels:           0  
  Clock Path Skew:        3.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.385ns = ( 17.385 - 10.000 ) 
    Source Clock Delay      (SCD):    4.385ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.507     4.385    ADC2/clk_in
    SLICE_X0Y113         FDRE                                         r  ADC2/ADC1_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y113         FDRE (Prop_fdre_C_Q)         0.269     4.654 r  ADC2/ADC1_out_reg[2]/Q
                         net (fo=1, routed)           5.958    10.611    AD9783_inst1/Q[2]
    SLICE_X0Y201         FDRE                                         r  AD9783_inst1/data_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.445    14.118    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    14.201 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    15.746    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    15.859 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=33, routed)          1.526    17.385    AD9783_inst1/clkD
    SLICE_X0Y201         FDRE                                         r  AD9783_inst1/data_in_reg[2]/C
                         clock pessimism              0.204    17.590    
                         clock uncertainty           -0.194    17.396    
    SLICE_X0Y201         FDRE (Setup_fdre_C_D)       -0.034    17.362    AD9783_inst1/data_in_reg[2]
  -------------------------------------------------------------------
                         required time                         17.362    
                         arrival time                         -10.611    
  -------------------------------------------------------------------
                         slack                                  6.751    

Slack (MET) :             6.823ns  (required time - arrival time)
  Source:                 ADC2/ADC1_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/data_in_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MMCME2_BASE_inst_n_2 rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.156ns  (logic 0.269ns (4.370%)  route 5.887ns (95.630%))
  Logic Levels:           0  
  Clock Path Skew:        3.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.383ns = ( 17.383 - 10.000 ) 
    Source Clock Delay      (SCD):    4.382ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.504     4.382    ADC2/clk_in
    SLICE_X0Y116         FDRE                                         r  ADC2/ADC1_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y116         FDRE (Prop_fdre_C_Q)         0.269     4.651 r  ADC2/ADC1_out_reg[6]/Q
                         net (fo=1, routed)           5.887    10.537    AD9783_inst1/Q[6]
    SLICE_X0Y209         FDRE                                         r  AD9783_inst1/data_in_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.445    14.118    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    14.201 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    15.746    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    15.859 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=33, routed)          1.524    17.383    AD9783_inst1/clkD
    SLICE_X0Y209         FDRE                                         r  AD9783_inst1/data_in_reg[6]/C
                         clock pessimism              0.204    17.588    
                         clock uncertainty           -0.194    17.394    
    SLICE_X0Y209         FDRE (Setup_fdre_C_D)       -0.034    17.360    AD9783_inst1/data_in_reg[6]
  -------------------------------------------------------------------
                         required time                         17.360    
                         arrival time                         -10.537    
  -------------------------------------------------------------------
                         slack                                  6.823    

Slack (MET) :             6.935ns  (required time - arrival time)
  Source:                 ADC2/ADC1_out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/data_in_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MMCME2_BASE_inst_n_2 rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.045ns  (logic 0.269ns (4.450%)  route 5.776ns (95.550%))
  Logic Levels:           0  
  Clock Path Skew:        3.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.378ns = ( 17.378 - 10.000 ) 
    Source Clock Delay      (SCD):    4.376ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.498     4.376    ADC2/clk_in
    SLICE_X0Y121         FDRE                                         r  ADC2/ADC1_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y121         FDRE (Prop_fdre_C_Q)         0.269     4.645 r  ADC2/ADC1_out_reg[8]/Q
                         net (fo=1, routed)           5.776    10.420    AD9783_inst1/Q[8]
    SLICE_X0Y217         FDRE                                         r  AD9783_inst1/data_in_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.445    14.118    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    14.201 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    15.746    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    15.859 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=33, routed)          1.519    17.378    AD9783_inst1/clkD
    SLICE_X0Y217         FDRE                                         r  AD9783_inst1/data_in_reg[8]/C
                         clock pessimism              0.204    17.583    
                         clock uncertainty           -0.194    17.389    
    SLICE_X0Y217         FDRE (Setup_fdre_C_D)       -0.034    17.355    AD9783_inst1/data_in_reg[8]
  -------------------------------------------------------------------
                         required time                         17.355    
                         arrival time                         -10.420    
  -------------------------------------------------------------------
                         slack                                  6.935    

Slack (MET) :             6.938ns  (required time - arrival time)
  Source:                 ADC2/ADC1_out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/data_in_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MMCME2_BASE_inst_n_2 rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.037ns  (logic 0.269ns (4.456%)  route 5.768ns (95.544%))
  Logic Levels:           0  
  Clock Path Skew:        3.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.371ns = ( 17.371 - 10.000 ) 
    Source Clock Delay      (SCD):    4.373ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.495     4.373    ADC2/clk_in
    SLICE_X0Y123         FDRE                                         r  ADC2/ADC1_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y123         FDRE (Prop_fdre_C_Q)         0.269     4.642 r  ADC2/ADC1_out_reg[10]/Q
                         net (fo=1, routed)           5.768    10.409    AD9783_inst1/Q[10]
    SLICE_X0Y223         FDRE                                         r  AD9783_inst1/data_in_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.445    14.118    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    14.201 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    15.746    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    15.859 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=33, routed)          1.512    17.371    AD9783_inst1/clkD
    SLICE_X0Y223         FDRE                                         r  AD9783_inst1/data_in_reg[10]/C
                         clock pessimism              0.204    17.576    
                         clock uncertainty           -0.194    17.382    
    SLICE_X0Y223         FDRE (Setup_fdre_C_D)       -0.034    17.348    AD9783_inst1/data_in_reg[10]
  -------------------------------------------------------------------
                         required time                         17.348    
                         arrival time                         -10.409    
  -------------------------------------------------------------------
                         slack                                  6.938    

Slack (MET) :             6.952ns  (required time - arrival time)
  Source:                 ADC2/ADC1_out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/data_in_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MMCME2_BASE_inst_n_2 rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.897ns  (logic 0.269ns (4.562%)  route 5.628ns (95.438%))
  Logic Levels:           0  
  Clock Path Skew:        3.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.642ns = ( 17.642 - 10.000 ) 
    Source Clock Delay      (SCD):    4.770ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.892     4.770    ADC2/clk_in
    SLICE_X0Y30          FDRE                                         r  ADC2/ADC1_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y30          FDRE (Prop_fdre_C_Q)         0.269     5.039 r  ADC2/ADC1_out_reg[15]/Q
                         net (fo=1, routed)           5.628    10.667    AD9783_inst1/Q[15]
    SLICE_X0Y19          FDRE                                         r  AD9783_inst1/data_in_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.445    14.118    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    14.201 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    15.746    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    15.859 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=33, routed)          1.783    17.642    AD9783_inst1/clkD
    SLICE_X0Y19          FDRE                                         r  AD9783_inst1/data_in_reg[15]/C
                         clock pessimism              0.204    17.847    
                         clock uncertainty           -0.194    17.653    
    SLICE_X0Y19          FDRE (Setup_fdre_C_D)       -0.034    17.619    AD9783_inst1/data_in_reg[15]
  -------------------------------------------------------------------
                         required time                         17.619    
                         arrival time                         -10.667    
  -------------------------------------------------------------------
                         slack                                  6.952    

Slack (MET) :             7.153ns  (required time - arrival time)
  Source:                 ADC2/ADC1_out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/data_in_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MMCME2_BASE_inst_n_2 rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.828ns  (logic 0.269ns (4.616%)  route 5.559ns (95.384%))
  Logic Levels:           0  
  Clock Path Skew:        3.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.380ns = ( 17.380 - 10.000 ) 
    Source Clock Delay      (SCD):    4.377ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.499     4.377    ADC2/clk_in
    SLICE_X0Y129         FDRE                                         r  ADC2/ADC1_out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y129         FDRE (Prop_fdre_C_Q)         0.269     4.646 r  ADC2/ADC1_out_reg[12]/Q
                         net (fo=1, routed)           5.559    10.204    AD9783_inst1/Q[12]
    SLICE_X0Y235         FDRE                                         r  AD9783_inst1/data_in_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.445    14.118    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    14.201 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    15.746    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    15.859 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=33, routed)          1.521    17.380    AD9783_inst1/clkD
    SLICE_X0Y235         FDRE                                         r  AD9783_inst1/data_in_reg[12]/C
                         clock pessimism              0.204    17.585    
                         clock uncertainty           -0.194    17.391    
    SLICE_X0Y235         FDRE (Setup_fdre_C_D)       -0.034    17.357    AD9783_inst1/data_in_reg[12]
  -------------------------------------------------------------------
                         required time                         17.357    
                         arrival time                         -10.204    
  -------------------------------------------------------------------
                         slack                                  7.153    

Slack (MET) :             7.299ns  (required time - arrival time)
  Source:                 ADC2/ADC1_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/data_in_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MMCME2_BASE_inst_n_2 rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.677ns  (logic 0.269ns (4.738%)  route 5.408ns (95.262%))
  Logic Levels:           0  
  Clock Path Skew:        3.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.384ns = ( 17.384 - 10.000 ) 
    Source Clock Delay      (SCD):    4.385ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.507     4.385    ADC2/clk_in
    SLICE_X0Y113         FDRE                                         r  ADC2/ADC1_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y113         FDRE (Prop_fdre_C_Q)         0.269     4.654 r  ADC2/ADC1_out_reg[4]/Q
                         net (fo=1, routed)           5.408    10.062    AD9783_inst1/Q[4]
    SLICE_X0Y203         FDRE                                         r  AD9783_inst1/data_in_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.445    14.118    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    14.201 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    15.746    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    15.859 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=33, routed)          1.525    17.384    AD9783_inst1/clkD
    SLICE_X0Y203         FDRE                                         r  AD9783_inst1/data_in_reg[4]/C
                         clock pessimism              0.204    17.589    
                         clock uncertainty           -0.194    17.395    
    SLICE_X0Y203         FDRE (Setup_fdre_C_D)       -0.034    17.361    AD9783_inst1/data_in_reg[4]
  -------------------------------------------------------------------
                         required time                         17.361    
                         arrival time                         -10.062    
  -------------------------------------------------------------------
                         slack                                  7.299    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 ADC2/ADC1_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/data_in_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.064ns  (logic 0.216ns (5.315%)  route 3.848ns (94.685%))
  Logic Levels:           0  
  Clock Path Skew:        3.526ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.795ns
    Source Clock Delay      (SCD):    4.064ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.391     4.064    ADC2/clk_in
    SLICE_X0Y123         FDRE                                         r  ADC2/ADC1_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y123         FDRE (Prop_fdre_C_Q)         0.216     4.280 r  ADC2/ADC1_out_reg[3]/Q
                         net (fo=1, routed)           3.848     8.128    AD9783_inst1/Q[3]
    SLICE_X0Y197         FDRE                                         r  AD9783_inst1/data_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.573     4.451    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     6.286 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=33, routed)          1.509     7.795    AD9783_inst1/clkD
    SLICE_X0Y197         FDRE                                         r  AD9783_inst1/data_in_reg[3]/C
                         clock pessimism             -0.204     7.590    
                         clock uncertainty            0.194     7.784    
    SLICE_X0Y197         FDRE (Hold_fdre_C_D)         0.161     7.945    AD9783_inst1/data_in_reg[3]
  -------------------------------------------------------------------
                         required time                         -7.945    
                         arrival time                           8.128    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 ADC2/ADC1_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/data_in_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.123ns  (logic 0.216ns (5.239%)  route 3.907ns (94.761%))
  Logic Levels:           0  
  Clock Path Skew:        3.512ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.794ns
    Source Clock Delay      (SCD):    4.077ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.404     4.077    ADC2/clk_in
    SLICE_X0Y108         FDRE                                         r  ADC2/ADC1_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDRE (Prop_fdre_C_Q)         0.216     4.293 r  ADC2/ADC1_out_reg[0]/Q
                         net (fo=1, routed)           3.907     8.201    AD9783_inst1/Q[0]
    SLICE_X0Y193         FDRE                                         r  AD9783_inst1/data_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.573     4.451    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     6.286 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=33, routed)          1.508     7.794    AD9783_inst1/clkD
    SLICE_X0Y193         FDRE                                         r  AD9783_inst1/data_in_reg[0]/C
                         clock pessimism             -0.204     7.589    
                         clock uncertainty            0.194     7.783    
    SLICE_X0Y193         FDRE (Hold_fdre_C_D)         0.161     7.944    AD9783_inst1/data_in_reg[0]
  -------------------------------------------------------------------
                         required time                         -7.944    
                         arrival time                           8.201    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 ADC2/ADC1_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/data_in_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.343ns  (logic 0.216ns (4.974%)  route 4.127ns (95.026%))
  Logic Levels:           0  
  Clock Path Skew:        3.685ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.962ns
    Source Clock Delay      (SCD):    4.072ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.399     4.072    ADC2/clk_in
    SLICE_X0Y134         FDRE                                         r  ADC2/ADC1_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y134         FDRE (Prop_fdre_C_Q)         0.216     4.288 r  ADC2/ADC1_out_reg[11]/Q
                         net (fo=1, routed)           4.127     8.415    AD9783_inst1/Q[11]
    SLICE_X0Y221         FDRE                                         r  AD9783_inst1/data_in_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.573     4.451    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     6.286 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=33, routed)          1.676     7.962    AD9783_inst1/clkD
    SLICE_X0Y221         FDRE                                         r  AD9783_inst1/data_in_reg[11]/C
                         clock pessimism             -0.204     7.757    
                         clock uncertainty            0.194     7.951    
    SLICE_X0Y221         FDRE (Hold_fdre_C_D)         0.161     8.112    AD9783_inst1/data_in_reg[11]
  -------------------------------------------------------------------
                         required time                         -8.112    
                         arrival time                           8.415    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.354ns  (arrival time - required time)
  Source:                 ADC2/ADC1_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/data_in_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.404ns  (logic 0.216ns (4.904%)  route 4.188ns (95.096%))
  Logic Levels:           0  
  Clock Path Skew:        3.696ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.970ns
    Source Clock Delay      (SCD):    4.069ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.396     4.069    ADC2/clk_in
    SLICE_X0Y131         FDRE                                         r  ADC2/ADC1_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y131         FDRE (Prop_fdre_C_Q)         0.216     4.285 r  ADC2/ADC1_out_reg[9]/Q
                         net (fo=1, routed)           4.188     8.474    AD9783_inst1/Q[9]
    SLICE_X0Y215         FDRE                                         r  AD9783_inst1/data_in_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.573     4.451    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     6.286 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=33, routed)          1.684     7.970    AD9783_inst1/clkD
    SLICE_X0Y215         FDRE                                         r  AD9783_inst1/data_in_reg[9]/C
                         clock pessimism             -0.204     7.765    
                         clock uncertainty            0.194     7.959    
    SLICE_X0Y215         FDRE (Hold_fdre_C_D)         0.161     8.120    AD9783_inst1/data_in_reg[9]
  -------------------------------------------------------------------
                         required time                         -8.120    
                         arrival time                           8.474    
  -------------------------------------------------------------------
                         slack                                  0.354    

Slack (MET) :             0.508ns  (arrival time - required time)
  Source:                 ADC2/ADC1_out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/data_in_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.536ns  (logic 0.100ns (3.944%)  route 2.436ns (96.056%))
  Logic Levels:           0  
  Clock Path Skew:        1.794ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.651ns
    Source Clock Delay      (SCD):    1.709ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=141, routed)         0.608     1.709    ADC2/clk_in
    SLICE_X0Y133         FDRE                                         r  ADC2/ADC1_out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y133         FDRE (Prop_fdre_C_Q)         0.100     1.809 r  ADC2/ADC1_out_reg[13]/Q
                         net (fo=1, routed)           2.436     4.245    AD9783_inst1/Q[13]
    SLICE_X0Y219         FDRE                                         r  AD9783_inst1/data_in_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=141, routed)         0.803     2.052    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.105 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.622     2.727    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.757 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=33, routed)          0.894     3.651    AD9783_inst1/clkD
    SLICE_X0Y219         FDRE                                         r  AD9783_inst1/data_in_reg[13]/C
                         clock pessimism             -0.147     3.503    
                         clock uncertainty            0.194     3.697    
    SLICE_X0Y219         FDRE (Hold_fdre_C_D)         0.040     3.737    AD9783_inst1/data_in_reg[13]
  -------------------------------------------------------------------
                         required time                         -3.737    
                         arrival time                           4.245    
  -------------------------------------------------------------------
                         slack                                  0.508    

Slack (MET) :             0.685ns  (arrival time - required time)
  Source:                 ADC2/ADC1_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/data_in_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.721ns  (logic 0.100ns (3.675%)  route 2.621ns (96.325%))
  Logic Levels:           0  
  Clock Path Skew:        1.803ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.661ns
    Source Clock Delay      (SCD):    1.710ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=141, routed)         0.609     1.710    ADC2/clk_in
    SLICE_X0Y113         FDRE                                         r  ADC2/ADC1_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y113         FDRE (Prop_fdre_C_Q)         0.100     1.810 r  ADC2/ADC1_out_reg[4]/Q
                         net (fo=1, routed)           2.621     4.432    AD9783_inst1/Q[4]
    SLICE_X0Y203         FDRE                                         r  AD9783_inst1/data_in_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=141, routed)         0.803     2.052    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.105 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.622     2.727    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.757 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=33, routed)          0.904     3.661    AD9783_inst1/clkD
    SLICE_X0Y203         FDRE                                         r  AD9783_inst1/data_in_reg[4]/C
                         clock pessimism             -0.147     3.513    
                         clock uncertainty            0.194     3.707    
    SLICE_X0Y203         FDRE (Hold_fdre_C_D)         0.040     3.747    AD9783_inst1/data_in_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.747    
                         arrival time                           4.432    
  -------------------------------------------------------------------
                         slack                                  0.685    

Slack (MET) :             0.692ns  (arrival time - required time)
  Source:                 ADC2/ADC1_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/data_in_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.753ns  (logic 0.216ns (4.544%)  route 4.537ns (95.456%))
  Logic Levels:           0  
  Clock Path Skew:        3.706ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.976ns
    Source Clock Delay      (SCD):    4.065ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.392     4.065    ADC2/clk_in
    SLICE_X0Y127         FDRE                                         r  ADC2/ADC1_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y127         FDRE (Prop_fdre_C_Q)         0.216     4.281 r  ADC2/ADC1_out_reg[5]/Q
                         net (fo=1, routed)           4.537     8.818    AD9783_inst1/Q[5]
    SLICE_X0Y205         FDRE                                         r  AD9783_inst1/data_in_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.573     4.451    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     6.286 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=33, routed)          1.690     7.976    AD9783_inst1/clkD
    SLICE_X0Y205         FDRE                                         r  AD9783_inst1/data_in_reg[5]/C
                         clock pessimism             -0.204     7.771    
                         clock uncertainty            0.194     7.965    
    SLICE_X0Y205         FDRE (Hold_fdre_C_D)         0.161     8.126    AD9783_inst1/data_in_reg[5]
  -------------------------------------------------------------------
                         required time                         -8.126    
                         arrival time                           8.818    
  -------------------------------------------------------------------
                         slack                                  0.692    

Slack (MET) :             0.756ns  (arrival time - required time)
  Source:                 ADC2/ADC1_out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/data_in_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.793ns  (logic 0.100ns (3.581%)  route 2.693ns (96.419%))
  Logic Levels:           0  
  Clock Path Skew:        1.803ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.656ns
    Source Clock Delay      (SCD):    1.705ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=141, routed)         0.604     1.705    ADC2/clk_in
    SLICE_X0Y129         FDRE                                         r  ADC2/ADC1_out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y129         FDRE (Prop_fdre_C_Q)         0.100     1.805 r  ADC2/ADC1_out_reg[12]/Q
                         net (fo=1, routed)           2.693     4.498    AD9783_inst1/Q[12]
    SLICE_X0Y235         FDRE                                         r  AD9783_inst1/data_in_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=141, routed)         0.803     2.052    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.105 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.622     2.727    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.757 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=33, routed)          0.899     3.656    AD9783_inst1/clkD
    SLICE_X0Y235         FDRE                                         r  AD9783_inst1/data_in_reg[12]/C
                         clock pessimism             -0.147     3.508    
                         clock uncertainty            0.194     3.702    
    SLICE_X0Y235         FDRE (Hold_fdre_C_D)         0.040     3.742    AD9783_inst1/data_in_reg[12]
  -------------------------------------------------------------------
                         required time                         -3.742    
                         arrival time                           4.498    
  -------------------------------------------------------------------
                         slack                                  0.756    

Slack (MET) :             0.813ns  (arrival time - required time)
  Source:                 ADC2/ADC1_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/data_in_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.851ns  (logic 0.100ns (3.508%)  route 2.751ns (96.492%))
  Logic Levels:           0  
  Clock Path Skew:        1.804ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.662ns
    Source Clock Delay      (SCD):    1.710ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=141, routed)         0.609     1.710    ADC2/clk_in
    SLICE_X0Y113         FDRE                                         r  ADC2/ADC1_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y113         FDRE (Prop_fdre_C_Q)         0.100     1.810 r  ADC2/ADC1_out_reg[2]/Q
                         net (fo=1, routed)           2.751     4.561    AD9783_inst1/Q[2]
    SLICE_X0Y201         FDRE                                         r  AD9783_inst1/data_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=141, routed)         0.803     2.052    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.105 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.622     2.727    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.757 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=33, routed)          0.905     3.662    AD9783_inst1/clkD
    SLICE_X0Y201         FDRE                                         r  AD9783_inst1/data_in_reg[2]/C
                         clock pessimism             -0.147     3.514    
                         clock uncertainty            0.194     3.708    
    SLICE_X0Y201         FDRE (Hold_fdre_C_D)         0.040     3.748    AD9783_inst1/data_in_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.748    
                         arrival time                           4.561    
  -------------------------------------------------------------------
                         slack                                  0.813    

Slack (MET) :             0.866ns  (arrival time - required time)
  Source:                 ADC2/ADC1_out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/data_in_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.846ns  (logic 0.100ns (3.514%)  route 2.746ns (96.486%))
  Logic Levels:           0  
  Clock Path Skew:        1.746ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.704ns
    Source Clock Delay      (SCD):    1.810ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=141, routed)         0.709     1.810    ADC2/clk_in
    SLICE_X0Y30          FDRE                                         r  ADC2/ADC1_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y30          FDRE (Prop_fdre_C_Q)         0.100     1.910 r  ADC2/ADC1_out_reg[15]/Q
                         net (fo=1, routed)           2.746     4.656    AD9783_inst1/Q[15]
    SLICE_X0Y19          FDRE                                         r  AD9783_inst1/data_in_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=141, routed)         0.803     2.052    AD9783_inst1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.105 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.622     2.727    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.757 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=33, routed)          0.947     3.704    AD9783_inst1/clkD
    SLICE_X0Y19          FDRE                                         r  AD9783_inst1/data_in_reg[15]/C
                         clock pessimism             -0.147     3.556    
                         clock uncertainty            0.194     3.750    
    SLICE_X0Y19          FDRE (Hold_fdre_C_D)         0.040     3.790    AD9783_inst1/data_in_reg[15]
  -------------------------------------------------------------------
                         required time                         -3.790    
                         arrival time                           4.656    
  -------------------------------------------------------------------
                         slack                                  0.866    





---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk_div_int

Setup :            0  Failing Endpoints,  Worst Slack        6.389ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.389ns  (required time - arrival time)
  Source:                 ADC2/FR_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/BS_state_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.633ns  (logic 0.375ns (4.913%)  route 7.258ns (95.087%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        4.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.752ns = ( 18.752 - 10.000 ) 
    Source Clock Delay      (SCD):    4.776ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.898     4.776    ADC2/clk_in
    SLICE_X1Y34          FDRE                                         r  ADC2/FR_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y34          FDRE (Prop_fdre_C_Q)         0.269     5.045 r  ADC2/FR_out_reg[4]/Q
                         net (fo=1, routed)           4.267     9.311    ADC2/FR_out[4]
    SLICE_X1Y34          LUT4 (Prop_lut4_I1_O)        0.053     9.364 r  ADC2/BS_state_i_3/O
                         net (fo=1, routed)           2.992    12.356    ADC2/BS_state_i_3_n_0
    SLICE_X0Y35          LUT6 (Prop_lut6_I4_O)        0.053    12.409 r  ADC2/BS_state_i_1/O
                         net (fo=1, routed)           0.000    12.409    ADC2/BS_state_i_1_n_0
    SLICE_X0Y35          FDRE                                         r  ADC2/BS_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.833    14.506    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    14.589 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.262    16.851    ADC2/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    16.964 r  ADC2/BUFG_clk_div/O
                         net (fo=7, routed)           1.788    18.752    ADC2/clk_div
    SLICE_X0Y35          FDRE                                         r  ADC2/BS_state_reg/C
                         clock pessimism              0.204    18.957    
                         clock uncertainty           -0.194    18.763    
    SLICE_X0Y35          FDRE (Setup_fdre_C_D)        0.035    18.798    ADC2/BS_state_reg
  -------------------------------------------------------------------
                         required time                         18.798    
                         arrival time                         -12.409    
  -------------------------------------------------------------------
                         slack                                  6.389    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 ADC2/FR_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/BS_state_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        5.319ns  (logic 0.300ns (5.640%)  route 5.019ns (94.360%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        4.659ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.324ns
    Source Clock Delay      (SCD):    4.460ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.787     4.460    ADC2/clk_in
    SLICE_X0Y34          FDRE                                         r  ADC2/FR_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y34          FDRE (Prop_fdre_C_Q)         0.216     4.676 r  ADC2/FR_out_reg[5]/Q
                         net (fo=1, routed)           2.556     7.232    ADC2/FR_out[5]
    SLICE_X0Y34          LUT4 (Prop_lut4_I3_O)        0.042     7.274 r  ADC2/BS_state_i_2/O
                         net (fo=1, routed)           2.463     9.737    ADC2/BS_state_i_2_n_0
    SLICE_X0Y35          LUT6 (Prop_lut6_I3_O)        0.042     9.779 r  ADC2/BS_state_i_1/O
                         net (fo=1, routed)           0.000     9.779    ADC2/BS_state_i_1_n_0
    SLICE_X0Y35          FDRE                                         r  ADC2/BS_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.965     4.843    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     4.931 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     7.305    ADC2/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     7.425 r  ADC2/BUFG_clk_div/O
                         net (fo=7, routed)           1.899     9.324    ADC2/clk_div
    SLICE_X0Y35          FDRE                                         r  ADC2/BS_state_reg/C
                         clock pessimism             -0.204     9.119    
                         clock uncertainty            0.194     9.313    
    SLICE_X0Y35          FDRE (Hold_fdre_C_D)         0.216     9.529    ADC2/BS_state_reg
  -------------------------------------------------------------------
                         required time                         -9.529    
                         arrival time                           9.779    
  -------------------------------------------------------------------
                         slack                                  0.250    





---------------------------------------------------------------------------------------------------
From Clock:  rst_in
  To Clock:  clk_div_int

Setup :            0  Failing Endpoints,  Worst Slack        0.762ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.608ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.762ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/pins[3].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_div_int rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        4.913ns  (logic 0.000ns (0.000%)  route 4.913ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.323ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.745ns = ( 18.745 - 10.000 ) 
    Source Clock Delay      (SCD):    7.627ns = ( 12.627 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.269     9.538 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.887    10.425    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.545 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.774    12.319    clk__0_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y20         FDRE (Prop_fdre_C_Q)         0.308    12.627 f  rst_in_reg/Q
                         net (fo=139, routed)         4.913    17.539    ADC2/rst_in
    ILOGIC_X0Y22         ISERDESE2                                    f  ADC2/pins[3].ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.833    14.506    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    14.589 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.262    16.851    ADC2/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    16.964 r  ADC2/BUFG_clk_div/O
                         net (fo=7, routed)           1.781    18.745    ADC2/clk_div
    ILOGIC_X0Y22         ISERDESE2                                    r  ADC2/pins[3].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.204    18.950    
                         clock uncertainty           -0.194    18.756    
    ILOGIC_X0Y22         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.454    18.302    ADC2/pins[3].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         18.302    
                         arrival time                         -17.539    
  -------------------------------------------------------------------
                         slack                                  0.762    

Slack (MET) :             1.108ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/pins[4].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_div_int rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        4.575ns  (logic 0.000ns (0.000%)  route 4.575ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.330ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.752ns = ( 18.752 - 10.000 ) 
    Source Clock Delay      (SCD):    7.627ns = ( 12.627 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.269     9.538 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.887    10.425    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.545 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.774    12.319    clk__0_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y20         FDRE (Prop_fdre_C_Q)         0.308    12.627 f  rst_in_reg/Q
                         net (fo=139, routed)         4.575    17.201    ADC2/rst_in
    ILOGIC_X0Y34         ISERDESE2                                    f  ADC2/pins[4].ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.833    14.506    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    14.589 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.262    16.851    ADC2/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    16.964 r  ADC2/BUFG_clk_div/O
                         net (fo=7, routed)           1.788    18.752    ADC2/clk_div
    ILOGIC_X0Y34         ISERDESE2                                    r  ADC2/pins[4].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.204    18.957    
                         clock uncertainty           -0.194    18.763    
    ILOGIC_X0Y34         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.454    18.309    ADC2/pins[4].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         18.309    
                         arrival time                         -17.201    
  -------------------------------------------------------------------
                         slack                                  1.108    

Slack (MET) :             1.610ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_div_int rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        4.562ns  (logic 0.053ns (1.162%)  route 4.509ns (98.838%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.330ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.752ns = ( 18.752 - 10.000 ) 
    Source Clock Delay      (SCD):    7.627ns = ( 12.627 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.269     9.538 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.887    10.425    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.545 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.774    12.319    clk__0_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y20         FDRE (Prop_fdre_C_Q)         0.308    12.627 f  rst_in_reg/Q
                         net (fo=139, routed)         4.509    17.135    ADC2/rst_in
    SLICE_X0Y35          LUT3 (Prop_lut3_I2_O)        0.053    17.188 r  ADC2/counter[0]_i_1/O
                         net (fo=1, routed)           0.000    17.188    ADC2/counter[0]_i_1_n_0
    SLICE_X0Y35          FDRE                                         r  ADC2/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.833    14.506    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    14.589 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.262    16.851    ADC2/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    16.964 r  ADC2/BUFG_clk_div/O
                         net (fo=7, routed)           1.788    18.752    ADC2/clk_div
    SLICE_X0Y35          FDRE                                         r  ADC2/counter_reg[0]/C
                         clock pessimism              0.204    18.957    
                         clock uncertainty           -0.194    18.763    
    SLICE_X0Y35          FDRE (Setup_fdre_C_D)        0.035    18.798    ADC2/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         18.798    
                         arrival time                         -17.188    
  -------------------------------------------------------------------
                         slack                                  1.610    

Slack (MET) :             1.637ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_div_int rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        4.563ns  (logic 0.054ns (1.184%)  route 4.509ns (98.817%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.330ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.752ns = ( 18.752 - 10.000 ) 
    Source Clock Delay      (SCD):    7.627ns = ( 12.627 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.269     9.538 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.887    10.425    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.545 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.774    12.319    clk__0_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y20         FDRE (Prop_fdre_C_Q)         0.308    12.627 f  rst_in_reg/Q
                         net (fo=139, routed)         4.509    17.135    ADC2/rst_in
    SLICE_X0Y35          LUT4 (Prop_lut4_I3_O)        0.054    17.189 r  ADC2/counter[1]_i_1/O
                         net (fo=1, routed)           0.000    17.189    ADC2/counter[1]_i_1_n_0
    SLICE_X0Y35          FDRE                                         r  ADC2/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.833    14.506    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    14.589 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.262    16.851    ADC2/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    16.964 r  ADC2/BUFG_clk_div/O
                         net (fo=7, routed)           1.788    18.752    ADC2/clk_div
    SLICE_X0Y35          FDRE                                         r  ADC2/counter_reg[1]/C
                         clock pessimism              0.204    18.957    
                         clock uncertainty           -0.194    18.763    
    SLICE_X0Y35          FDRE (Setup_fdre_C_D)        0.063    18.826    ADC2/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         18.826    
                         arrival time                         -17.189    
  -------------------------------------------------------------------
                         slack                                  1.637    

Slack (MET) :             1.650ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/pins[2].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_div_int rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        4.037ns  (logic 0.000ns (0.000%)  route 4.037ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.335ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.757ns = ( 18.757 - 10.000 ) 
    Source Clock Delay      (SCD):    7.627ns = ( 12.627 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.269     9.538 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.887    10.425    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.545 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.774    12.319    clk__0_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y20         FDRE (Prop_fdre_C_Q)         0.308    12.627 f  rst_in_reg/Q
                         net (fo=139, routed)         4.037    16.664    ADC2/rst_in
    ILOGIC_X0Y46         ISERDESE2                                    f  ADC2/pins[2].ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.833    14.506    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    14.589 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.262    16.851    ADC2/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    16.964 r  ADC2/BUFG_clk_div/O
                         net (fo=7, routed)           1.793    18.757    ADC2/clk_div
    ILOGIC_X0Y46         ISERDESE2                                    r  ADC2/pins[2].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.204    18.962    
                         clock uncertainty           -0.194    18.768    
    ILOGIC_X0Y46         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.454    18.314    ADC2/pins[2].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         18.314    
                         arrival time                         -16.664    
  -------------------------------------------------------------------
                         slack                                  1.650    

Slack (MET) :             1.820ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/BS_state_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_div_int rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        4.351ns  (logic 0.053ns (1.218%)  route 4.298ns (98.782%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.330ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.752ns = ( 18.752 - 10.000 ) 
    Source Clock Delay      (SCD):    7.627ns = ( 12.627 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.269     9.538 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.887    10.425    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.545 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.774    12.319    clk__0_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y20         FDRE (Prop_fdre_C_Q)         0.308    12.627 f  rst_in_reg/Q
                         net (fo=139, routed)         4.298    16.924    ADC2/rst_in
    SLICE_X0Y35          LUT6 (Prop_lut6_I5_O)        0.053    16.977 r  ADC2/BS_state_i_1/O
                         net (fo=1, routed)           0.000    16.977    ADC2/BS_state_i_1_n_0
    SLICE_X0Y35          FDRE                                         r  ADC2/BS_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.833    14.506    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    14.589 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.262    16.851    ADC2/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    16.964 r  ADC2/BUFG_clk_div/O
                         net (fo=7, routed)           1.788    18.752    ADC2/clk_div
    SLICE_X0Y35          FDRE                                         r  ADC2/BS_state_reg/C
                         clock pessimism              0.204    18.957    
                         clock uncertainty           -0.194    18.763    
    SLICE_X0Y35          FDRE (Setup_fdre_C_D)        0.035    18.798    ADC2/BS_state_reg
  -------------------------------------------------------------------
                         required time                         18.798    
                         arrival time                         -16.977    
  -------------------------------------------------------------------
                         slack                                  1.820    

Slack (MET) :             1.822ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/bit_slip_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_div_int rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        4.348ns  (logic 0.053ns (1.219%)  route 4.295ns (98.781%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.330ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.752ns = ( 18.752 - 10.000 ) 
    Source Clock Delay      (SCD):    7.627ns = ( 12.627 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.269     9.538 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.887    10.425    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.545 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.774    12.319    clk__0_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y20         FDRE (Prop_fdre_C_Q)         0.308    12.627 f  rst_in_reg/Q
                         net (fo=139, routed)         4.295    16.921    ADC2/rst_in
    SLICE_X0Y35          LUT3 (Prop_lut3_I1_O)        0.053    16.974 r  ADC2/bit_slip_i_1/O
                         net (fo=1, routed)           0.000    16.974    ADC2/bit_slip_i_1_n_0
    SLICE_X0Y35          FDRE                                         r  ADC2/bit_slip_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.833    14.506    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    14.589 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.262    16.851    ADC2/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    16.964 r  ADC2/BUFG_clk_div/O
                         net (fo=7, routed)           1.788    18.752    ADC2/clk_div
    SLICE_X0Y35          FDRE                                         r  ADC2/bit_slip_reg/C
                         clock pessimism              0.204    18.957    
                         clock uncertainty           -0.194    18.763    
    SLICE_X0Y35          FDRE (Setup_fdre_C_D)        0.034    18.797    ADC2/bit_slip_reg
  -------------------------------------------------------------------
                         required time                         18.797    
                         arrival time                         -16.974    
  -------------------------------------------------------------------
                         slack                                  1.822    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.608ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/pins[2].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@0.000ns - rst_in rise@0.000ns)
  Data Path Delay:        1.892ns  (logic 0.000ns (0.000%)  route 1.892ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.189ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.233ns
    Source Clock Delay      (SCD):    2.896ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=141, routed)         0.541     1.642    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.100     1.742 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.368     2.110    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.136 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.642     2.778    clk__0_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y20         FDRE (Prop_fdre_C_Q)         0.118     2.896 r  rst_in_reg/Q
                         net (fo=139, routed)         1.892     4.788    ADC2/rst_in
    ILOGIC_X0Y46         ISERDESE2                                    r  ADC2/pins[2].ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=141, routed)         0.946     2.195    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.248 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.996     3.244    ADC2/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     3.274 r  ADC2/BUFG_clk_div/O
                         net (fo=7, routed)           0.959     4.233    ADC2/clk_div
    ILOGIC_X0Y46         ISERDESE2                                    r  ADC2/pins[2].ISERDESE2_inst/CLKDIV
                         clock pessimism             -0.147     4.085    
                         clock uncertainty            0.194     4.279    
    ILOGIC_X0Y46         ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     4.180    ADC2/pins[2].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         -4.180    
                         arrival time                           4.788    
  -------------------------------------------------------------------
                         slack                                  0.608    

Slack (MET) :             0.676ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/bit_slip_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@0.000ns - rst_in rise@0.000ns)
  Data Path Delay:        2.112ns  (logic 0.028ns (1.326%)  route 2.084ns (98.674%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.226ns
    Source Clock Delay      (SCD):    2.896ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=141, routed)         0.541     1.642    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.100     1.742 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.368     2.110    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.136 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.642     2.778    clk__0_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y20         FDRE (Prop_fdre_C_Q)         0.118     2.896 r  rst_in_reg/Q
                         net (fo=139, routed)         2.084     4.980    ADC2/rst_in
    SLICE_X0Y35          LUT3 (Prop_lut3_I1_O)        0.028     5.008 r  ADC2/bit_slip_i_1/O
                         net (fo=1, routed)           0.000     5.008    ADC2/bit_slip_i_1_n_0
    SLICE_X0Y35          FDRE                                         r  ADC2/bit_slip_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=141, routed)         0.946     2.195    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.248 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.996     3.244    ADC2/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     3.274 r  ADC2/BUFG_clk_div/O
                         net (fo=7, routed)           0.952     4.226    ADC2/clk_div
    SLICE_X0Y35          FDRE                                         r  ADC2/bit_slip_reg/C
                         clock pessimism             -0.147     4.078    
                         clock uncertainty            0.194     4.272    
    SLICE_X0Y35          FDRE (Hold_fdre_C_D)         0.060     4.332    ADC2/bit_slip_reg
  -------------------------------------------------------------------
                         required time                         -4.332    
                         arrival time                           5.008    
  -------------------------------------------------------------------
                         slack                                  0.676    

Slack (MET) :             0.677ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/BS_state_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@0.000ns - rst_in rise@0.000ns)
  Data Path Delay:        2.113ns  (logic 0.028ns (1.325%)  route 2.085ns (98.675%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.226ns
    Source Clock Delay      (SCD):    2.896ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=141, routed)         0.541     1.642    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.100     1.742 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.368     2.110    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.136 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.642     2.778    clk__0_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y20         FDRE (Prop_fdre_C_Q)         0.118     2.896 r  rst_in_reg/Q
                         net (fo=139, routed)         2.085     4.981    ADC2/rst_in
    SLICE_X0Y35          LUT6 (Prop_lut6_I5_O)        0.028     5.009 f  ADC2/BS_state_i_1/O
                         net (fo=1, routed)           0.000     5.009    ADC2/BS_state_i_1_n_0
    SLICE_X0Y35          FDRE                                         f  ADC2/BS_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=141, routed)         0.946     2.195    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.248 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.996     3.244    ADC2/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     3.274 r  ADC2/BUFG_clk_div/O
                         net (fo=7, routed)           0.952     4.226    ADC2/clk_div
    SLICE_X0Y35          FDRE                                         r  ADC2/BS_state_reg/C
                         clock pessimism             -0.147     4.078    
                         clock uncertainty            0.194     4.272    
    SLICE_X0Y35          FDRE (Hold_fdre_C_D)         0.060     4.332    ADC2/BS_state_reg
  -------------------------------------------------------------------
                         required time                         -4.332    
                         arrival time                           5.009    
  -------------------------------------------------------------------
                         slack                                  0.677    

Slack (MET) :             0.747ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@0.000ns - rst_in rise@0.000ns)
  Data Path Delay:        2.198ns  (logic 0.030ns (1.365%)  route 2.168ns (98.635%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.226ns
    Source Clock Delay      (SCD):    2.896ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=141, routed)         0.541     1.642    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.100     1.742 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.368     2.110    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.136 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.642     2.778    clk__0_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y20         FDRE (Prop_fdre_C_Q)         0.118     2.896 r  rst_in_reg/Q
                         net (fo=139, routed)         2.168     5.064    ADC2/rst_in
    SLICE_X0Y35          LUT4 (Prop_lut4_I3_O)        0.030     5.094 f  ADC2/counter[1]_i_1/O
                         net (fo=1, routed)           0.000     5.094    ADC2/counter[1]_i_1_n_0
    SLICE_X0Y35          FDRE                                         f  ADC2/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=141, routed)         0.946     2.195    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.248 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.996     3.244    ADC2/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     3.274 r  ADC2/BUFG_clk_div/O
                         net (fo=7, routed)           0.952     4.226    ADC2/clk_div
    SLICE_X0Y35          FDRE                                         r  ADC2/counter_reg[1]/C
                         clock pessimism             -0.147     4.078    
                         clock uncertainty            0.194     4.272    
    SLICE_X0Y35          FDRE (Hold_fdre_C_D)         0.075     4.347    ADC2/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.347    
                         arrival time                           5.094    
  -------------------------------------------------------------------
                         slack                                  0.747    

Slack (MET) :             0.759ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@0.000ns - rst_in rise@0.000ns)
  Data Path Delay:        2.196ns  (logic 0.028ns (1.275%)  route 2.168ns (98.725%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.226ns
    Source Clock Delay      (SCD):    2.896ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=141, routed)         0.541     1.642    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.100     1.742 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.368     2.110    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.136 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.642     2.778    clk__0_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y20         FDRE (Prop_fdre_C_Q)         0.118     2.896 r  rst_in_reg/Q
                         net (fo=139, routed)         2.168     5.064    ADC2/rst_in
    SLICE_X0Y35          LUT3 (Prop_lut3_I2_O)        0.028     5.092 f  ADC2/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     5.092    ADC2/counter[0]_i_1_n_0
    SLICE_X0Y35          FDRE                                         f  ADC2/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=141, routed)         0.946     2.195    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.248 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.996     3.244    ADC2/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     3.274 r  ADC2/BUFG_clk_div/O
                         net (fo=7, routed)           0.952     4.226    ADC2/clk_div
    SLICE_X0Y35          FDRE                                         r  ADC2/counter_reg[0]/C
                         clock pessimism             -0.147     4.078    
                         clock uncertainty            0.194     4.272    
    SLICE_X0Y35          FDRE (Hold_fdre_C_D)         0.061     4.333    ADC2/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.333    
                         arrival time                           5.092    
  -------------------------------------------------------------------
                         slack                                  0.759    

Slack (MET) :             0.874ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/pins[4].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@0.000ns - rst_in rise@0.000ns)
  Data Path Delay:        2.152ns  (logic 0.000ns (0.000%)  route 2.152ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.227ns
    Source Clock Delay      (SCD):    2.896ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=141, routed)         0.541     1.642    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.100     1.742 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.368     2.110    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.136 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.642     2.778    clk__0_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y20         FDRE (Prop_fdre_C_Q)         0.118     2.896 r  rst_in_reg/Q
                         net (fo=139, routed)         2.152     5.048    ADC2/rst_in
    ILOGIC_X0Y34         ISERDESE2                                    r  ADC2/pins[4].ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=141, routed)         0.946     2.195    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.248 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.996     3.244    ADC2/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     3.274 r  ADC2/BUFG_clk_div/O
                         net (fo=7, routed)           0.953     4.227    ADC2/clk_div
    ILOGIC_X0Y34         ISERDESE2                                    r  ADC2/pins[4].ISERDESE2_inst/CLKDIV
                         clock pessimism             -0.147     4.079    
                         clock uncertainty            0.194     4.273    
    ILOGIC_X0Y34         ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     4.174    ADC2/pins[4].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         -4.174    
                         arrival time                           5.048    
  -------------------------------------------------------------------
                         slack                                  0.874    

Slack (MET) :             1.117ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/pins[3].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@0.000ns - rst_in rise@0.000ns)
  Data Path Delay:        2.388ns  (logic 0.000ns (0.000%)  route 2.388ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.220ns
    Source Clock Delay      (SCD):    2.896ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=141, routed)         0.541     1.642    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.100     1.742 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.368     2.110    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.136 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.642     2.778    clk__0_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y20         FDRE (Prop_fdre_C_Q)         0.118     2.896 r  rst_in_reg/Q
                         net (fo=139, routed)         2.388     5.284    ADC2/rst_in
    ILOGIC_X0Y22         ISERDESE2                                    r  ADC2/pins[3].ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=141, routed)         0.946     2.195    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.248 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.996     3.244    ADC2/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     3.274 r  ADC2/BUFG_clk_div/O
                         net (fo=7, routed)           0.946     4.220    ADC2/clk_div
    ILOGIC_X0Y22         ISERDESE2                                    r  ADC2/pins[3].ISERDESE2_inst/CLKDIV
                         clock pessimism             -0.147     4.072    
                         clock uncertainty            0.194     4.266    
    ILOGIC_X0Y22         ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     4.167    ADC2/pins[3].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         -4.167    
                         arrival time                           5.284    
  -------------------------------------------------------------------
                         slack                                  1.117    





---------------------------------------------------------------------------------------------------
From Clock:  rst_in
  To Clock:  rstLEDclk/clk__0

Setup :            0  Failing Endpoints,  Worst Slack        1.044ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.424ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.044ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rst_led_reg/D
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rstLEDclk/clk__0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (rstLEDclk/clk__0 rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        3.279ns  (logic 0.053ns (1.616%)  route 3.226ns (98.384%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.677ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.456ns = ( 16.456 - 10.000 ) 
    Source Clock Delay      (SCD):    7.627ns = ( 12.627 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.269     9.538 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.887    10.425    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.545 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.774    12.319    clk__0_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y20         FDRE (Prop_fdre_C_Q)         0.308    12.627 f  rst_in_reg/Q
                         net (fo=139, routed)         3.226    15.853    rst_in
    SLICE_X0Y102         LUT1 (Prop_lut1_I0_O)        0.053    15.906 r  rst_led_i_1/O
                         net (fo=1, routed)           0.000    15.906    p_0_in
    SLICE_X0Y102         FDRE                                         r  rst_led_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rstLEDclk/clk__0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.280    13.953    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.216    14.169 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.769    14.938    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    15.051 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.405    16.456    clk__0_BUFG
    SLICE_X0Y102         FDRE                                         r  rst_led_reg/C
                         clock pessimism              0.493    16.950    
                         clock uncertainty           -0.035    16.914    
    SLICE_X0Y102         FDRE (Setup_fdre_C_D)        0.035    16.949    rst_led_reg
  -------------------------------------------------------------------
                         required time                         16.949    
                         arrival time                         -15.906    
  -------------------------------------------------------------------
                         slack                                  1.044    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.424ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rst_led_reg/D
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rstLEDclk/clk__0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rstLEDclk/clk__0 rise@0.000ns - rst_in rise@0.000ns)
  Data Path Delay:        1.538ns  (logic 0.028ns (1.820%)  route 1.510ns (98.180%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.391ns
    Source Clock Delay      (SCD):    2.896ns
    Clock Pessimism Removal (CPR):    0.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=141, routed)         0.541     1.642    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.100     1.742 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.368     2.110    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.136 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.642     2.778    clk__0_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y20         FDRE (Prop_fdre_C_Q)         0.118     2.896 r  rst_in_reg/Q
                         net (fo=139, routed)         1.510     4.406    rst_in
    SLICE_X0Y102         LUT1 (Prop_lut1_I0_O)        0.028     4.434 f  rst_led_i_1/O
                         net (fo=1, routed)           0.000     4.434    p_0_in
    SLICE_X0Y102         FDRE                                         f  rst_led_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=141, routed)         0.740     1.989    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.124     2.113 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.434     2.547    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.577 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.814     3.391    clk__0_BUFG
    SLICE_X0Y102         FDRE                                         r  rst_led_reg/C
                         clock pessimism             -0.440     2.950    
    SLICE_X0Y102         FDRE (Hold_fdre_C_D)         0.060     3.010    rst_led_reg
  -------------------------------------------------------------------
                         required time                         -3.010    
                         arrival time                           4.434    
  -------------------------------------------------------------------
                         slack                                  1.424    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  AD9783_inst1/spi_data_reg_n_0_[10]
  To Clock:  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0

Setup :            0  Failing Endpoints,  Worst Slack        4.322ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.004ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.322ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[10]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[10]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_P/PRE
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_data_reg_n_0_[10] fall@5.000ns)
  Data Path Delay:        3.214ns  (logic 0.035ns (1.089%)  route 3.179ns (98.911%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.667ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 14.773 - 10.000 ) 
    Source Clock Delay      (SCD):    2.254ns = ( 7.254 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=141, routed)         0.881     7.130    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y29         FDRE (Prop_fdre_C_Q)         0.124     7.254 f  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=3, routed)           1.689     8.943    AD9783_inst1/AD_9783_SPI_inst/spi_data_reg[10]
    SLICE_X41Y29         LUT3 (Prop_lut3_I0_O)        0.035     8.978 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=3, routed)           1.490    10.468    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X37Y29         FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    11.101 r  BUFG_inst/O
                         net (fo=141, routed)         0.636    11.737    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X51Y22         FDCE (Prop_fdce_C_Q)         0.091    11.828 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.234    14.062    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.064    14.126 r  counter_f_reg[11]_i_3/O
                         net (fo=40, routed)          0.647    14.773    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X37Y29         FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_P/C
                         clock pessimism              0.147    14.920    
                         clock uncertainty           -0.035    14.885    
    SLICE_X37Y29         FDPE (Recov_fdpe_C_PRE)     -0.095    14.790    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_P
  -------------------------------------------------------------------
                         required time                         14.790    
                         arrival time                         -10.468    
  -------------------------------------------------------------------
                         slack                                  4.322    

Slack (MET) :             4.322ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[10]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[10]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_P/PRE
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_data_reg_n_0_[10] fall@5.000ns)
  Data Path Delay:        3.214ns  (logic 0.035ns (1.089%)  route 3.179ns (98.911%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.667ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 14.773 - 10.000 ) 
    Source Clock Delay      (SCD):    2.254ns = ( 7.254 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=141, routed)         0.881     7.130    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y29         FDRE (Prop_fdre_C_Q)         0.124     7.254 f  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=3, routed)           1.689     8.943    AD9783_inst1/AD_9783_SPI_inst/spi_data_reg[10]
    SLICE_X41Y29         LUT3 (Prop_lut3_I0_O)        0.035     8.978 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=3, routed)           1.490    10.468    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X37Y29         FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    11.101 r  BUFG_inst/O
                         net (fo=141, routed)         0.636    11.737    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X51Y22         FDCE (Prop_fdce_C_Q)         0.091    11.828 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.234    14.062    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.064    14.126 r  counter_f_reg[11]_i_3/O
                         net (fo=40, routed)          0.647    14.773    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X37Y29         FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_P/C
                         clock pessimism              0.147    14.920    
                         clock uncertainty           -0.035    14.885    
    SLICE_X37Y29         FDPE (Recov_fdpe_C_PRE)     -0.095    14.790    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_P
  -------------------------------------------------------------------
                         required time                         14.790    
                         arrival time                         -10.468    
  -------------------------------------------------------------------
                         slack                                  4.322    

Slack (MET) :             5.562ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[10]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[10]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_C/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@0.000ns)
  Data Path Delay:        9.840ns  (logic 0.053ns (0.539%)  route 9.787ns (99.461%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        5.666ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.387ns = ( 20.387 - 10.000 ) 
    Source Clock Delay      (SCD):    4.926ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.779     4.657    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y29         FDRE (Prop_fdre_C_Q)         0.269     4.926 r  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=3, routed)           6.727    11.653    AD9783_inst1/AD_9783_SPI_inst/spi_data_reg[10]
    SLICE_X41Y29         LUT3 (Prop_lut3_I1_O)        0.053    11.706 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=3, routed)           3.060    14.766    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X38Y29         FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.658    14.331    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X51Y22         FDCE (Prop_fdce_C_Q)         0.197    14.528 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.993    18.521    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    18.718 r  counter_f_reg[11]_i_3/O
                         net (fo=40, routed)          1.669    20.387    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X38Y29         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_C/C
                         clock pessimism              0.204    20.591    
                         clock uncertainty           -0.035    20.556    
    SLICE_X38Y29         FDCE (Recov_fdce_C_CLR)     -0.228    20.328    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_C
  -------------------------------------------------------------------
                         required time                         20.328    
                         arrival time                         -14.766    
  -------------------------------------------------------------------
                         slack                                  5.562    

Slack (MET) :             5.598ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[10]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[10]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_C/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@0.000ns)
  Data Path Delay:        9.840ns  (logic 0.053ns (0.539%)  route 9.787ns (99.461%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        5.666ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.387ns = ( 20.387 - 10.000 ) 
    Source Clock Delay      (SCD):    4.926ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.779     4.657    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y29         FDRE (Prop_fdre_C_Q)         0.269     4.926 r  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=3, routed)           6.727    11.653    AD9783_inst1/AD_9783_SPI_inst/spi_data_reg[10]
    SLICE_X41Y29         LUT3 (Prop_lut3_I1_O)        0.053    11.706 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=3, routed)           3.060    14.766    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X38Y29         FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.658    14.331    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X51Y22         FDCE (Prop_fdce_C_Q)         0.197    14.528 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.993    18.521    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    18.718 r  counter_f_reg[11]_i_3/O
                         net (fo=40, routed)          1.669    20.387    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X38Y29         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_C/C
                         clock pessimism              0.204    20.591    
                         clock uncertainty           -0.035    20.556    
    SLICE_X38Y29         FDCE (Recov_fdce_C_CLR)     -0.192    20.364    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_C
  -------------------------------------------------------------------
                         required time                         20.364    
                         arrival time                         -14.766    
  -------------------------------------------------------------------
                         slack                                  5.598    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.004ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[10]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[10]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_C/CLR
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@0.000ns)
  Data Path Delay:        4.776ns  (logic 0.028ns (0.586%)  route 4.748ns (99.414%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.823ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.815ns
    Source Clock Delay      (SCD):    1.845ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=141, routed)         0.644     1.745    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y29         FDRE (Prop_fdre_C_Q)         0.100     1.845 r  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=3, routed)           3.219     5.065    AD9783_inst1/AD_9783_SPI_inst/spi_data_reg[10]
    SLICE_X41Y29         LUT3 (Prop_lut3_I1_O)        0.028     5.093 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=3, routed)           1.529     6.622    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X38Y29         FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=141, routed)         0.873     2.122    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X51Y22         FDCE (Prop_fdce_C_Q)         0.113     2.235 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.621     4.855    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     4.932 r  counter_f_reg[11]_i_3/O
                         net (fo=40, routed)          0.883     5.815    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X38Y29         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_C/C
                         clock pessimism             -0.147     5.668    
    SLICE_X38Y29         FDCE (Remov_fdce_C_CLR)     -0.050     5.618    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_C
  -------------------------------------------------------------------
                         required time                         -5.618    
                         arrival time                           6.622    
  -------------------------------------------------------------------
                         slack                                  1.004    

Slack (MET) :             1.004ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[10]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[10]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_C/CLR
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@0.000ns)
  Data Path Delay:        4.776ns  (logic 0.028ns (0.586%)  route 4.748ns (99.414%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.823ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.815ns
    Source Clock Delay      (SCD):    1.845ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=141, routed)         0.644     1.745    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y29         FDRE (Prop_fdre_C_Q)         0.100     1.845 r  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=3, routed)           3.219     5.065    AD9783_inst1/AD_9783_SPI_inst/spi_data_reg[10]
    SLICE_X41Y29         LUT3 (Prop_lut3_I1_O)        0.028     5.093 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=3, routed)           1.529     6.622    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X38Y29         FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=141, routed)         0.873     2.122    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X51Y22         FDCE (Prop_fdce_C_Q)         0.113     2.235 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.621     4.855    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     4.932 r  counter_f_reg[11]_i_3/O
                         net (fo=40, routed)          0.883     5.815    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X38Y29         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_C/C
                         clock pessimism             -0.147     5.668    
    SLICE_X38Y29         FDCE (Remov_fdce_C_CLR)     -0.050     5.618    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_C
  -------------------------------------------------------------------
                         required time                         -5.618    
                         arrival time                           6.622    
  -------------------------------------------------------------------
                         slack                                  1.004    

Slack (MET) :             3.118ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[10]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[10]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_P/PRE
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_data_reg_n_0_[10] fall@5.000ns)
  Data Path Delay:        4.862ns  (logic 0.042ns (0.864%)  route 4.820ns (99.136%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        6.865ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    11.625ns
    Source Clock Delay      (SCD):    4.556ns = ( 9.556 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.667     9.340    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y29         FDRE (Prop_fdre_C_Q)         0.216     9.556 f  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=3, routed)           2.537    12.093    AD9783_inst1/AD_9783_SPI_inst/spi_data_reg[10]
    SLICE_X41Y29         LUT3 (Prop_lut3_I0_O)        0.042    12.135 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=3, routed)           2.283    14.419    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X37Y29         FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.769     4.647    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X51Y22         FDCE (Prop_fdce_C_Q)         0.246     4.893 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           4.727     9.619    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.225     9.844 r  counter_f_reg[11]_i_3/O
                         net (fo=40, routed)          1.781    11.625    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X37Y29         FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_P/C
                         clock pessimism             -0.204    11.421    
                         clock uncertainty            0.035    11.456    
    SLICE_X37Y29         FDPE (Remov_fdpe_C_PRE)     -0.155    11.301    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_P
  -------------------------------------------------------------------
                         required time                        -11.301    
                         arrival time                          14.419    
  -------------------------------------------------------------------
                         slack                                  3.118    

Slack (MET) :             3.118ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[10]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[10]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_P/PRE
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_data_reg_n_0_[10] fall@5.000ns)
  Data Path Delay:        4.862ns  (logic 0.042ns (0.864%)  route 4.820ns (99.136%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        6.865ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    11.625ns
    Source Clock Delay      (SCD):    4.556ns = ( 9.556 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.667     9.340    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y29         FDRE (Prop_fdre_C_Q)         0.216     9.556 f  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=3, routed)           2.537    12.093    AD9783_inst1/AD_9783_SPI_inst/spi_data_reg[10]
    SLICE_X41Y29         LUT3 (Prop_lut3_I0_O)        0.042    12.135 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=3, routed)           2.283    14.419    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X37Y29         FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.769     4.647    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X51Y22         FDCE (Prop_fdce_C_Q)         0.246     4.893 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           4.727     9.619    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.225     9.844 r  counter_f_reg[11]_i_3/O
                         net (fo=40, routed)          1.781    11.625    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X37Y29         FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_P/C
                         clock pessimism             -0.204    11.421    
                         clock uncertainty            0.035    11.456    
    SLICE_X37Y29         FDPE (Remov_fdpe_C_PRE)     -0.155    11.301    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_P
  -------------------------------------------------------------------
                         required time                        -11.301    
                         arrival time                          14.419    
  -------------------------------------------------------------------
                         slack                                  3.118    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  AD9783_inst1/spi_data_reg_n_0_[15]
  To Clock:  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0

Setup :            0  Failing Endpoints,  Worst Slack        4.368ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.931ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.368ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[15]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[15]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_P/PRE
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_data_reg_n_0_[15] fall@5.000ns)
  Data Path Delay:        3.166ns  (logic 0.035ns (1.106%)  route 3.131ns (98.895%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.665ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    2.254ns = ( 7.254 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[15] fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=141, routed)         0.881     7.130    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y29         FDRE (Prop_fdre_C_Q)         0.124     7.254 f  AD9783_inst1/spi_data_reg[15]/Q
                         net (fo=3, routed)           1.726     8.980    AD9783_inst1/AD_9783_SPI_inst/spi_data_reg[15]
    SLICE_X42Y29         LUT3 (Prop_lut3_I0_O)        0.035     9.015 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1/O
                         net (fo=2, routed)           1.405    10.419    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1_n_0
    SLICE_X41Y28         FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    11.101 r  BUFG_inst/O
                         net (fo=141, routed)         0.636    11.737    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X51Y22         FDCE (Prop_fdce_C_Q)         0.091    11.828 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.234    14.062    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.064    14.126 r  counter_f_reg[11]_i_3/O
                         net (fo=40, routed)          0.645    14.771    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X41Y28         FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_P/C
                         clock pessimism              0.147    14.918    
                         clock uncertainty           -0.035    14.883    
    SLICE_X41Y28         FDPE (Recov_fdpe_C_PRE)     -0.095    14.788    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_P
  -------------------------------------------------------------------
                         required time                         14.788    
                         arrival time                         -10.419    
  -------------------------------------------------------------------
                         slack                                  4.368    

Slack (MET) :             5.782ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[15]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[15]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_C/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_data_reg_n_0_[15] rise@0.000ns)
  Data Path Delay:        9.655ns  (logic 0.053ns (0.549%)  route 9.602ns (99.451%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        5.665ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.386ns = ( 20.386 - 10.000 ) 
    Source Clock Delay      (SCD):    4.926ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[15] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.779     4.657    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y29         FDRE (Prop_fdre_C_Q)         0.269     4.926 r  AD9783_inst1/spi_data_reg[15]/Q
                         net (fo=3, routed)           6.404    11.329    AD9783_inst1/AD_9783_SPI_inst/spi_data_reg[15]
    SLICE_X42Y29         LUT3 (Prop_lut3_I1_O)        0.053    11.382 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           3.199    14.581    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2_n_0
    SLICE_X40Y28         FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.658    14.331    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X51Y22         FDCE (Prop_fdce_C_Q)         0.197    14.528 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.993    18.521    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    18.718 r  counter_f_reg[11]_i_3/O
                         net (fo=40, routed)          1.668    20.386    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X40Y28         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_C/C
                         clock pessimism              0.204    20.590    
                         clock uncertainty           -0.035    20.555    
    SLICE_X40Y28         FDCE (Recov_fdce_C_CLR)     -0.192    20.363    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_C
  -------------------------------------------------------------------
                         required time                         20.363    
                         arrival time                         -14.581    
  -------------------------------------------------------------------
                         slack                                  5.782    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.931ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[15]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[15]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_C/CLR
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_data_reg_n_0_[15] rise@0.000ns)
  Data Path Delay:        4.702ns  (logic 0.028ns (0.595%)  route 4.674ns (99.405%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.822ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.814ns
    Source Clock Delay      (SCD):    1.845ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[15] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=141, routed)         0.644     1.745    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y29         FDRE (Prop_fdre_C_Q)         0.100     1.845 r  AD9783_inst1/spi_data_reg[15]/Q
                         net (fo=3, routed)           3.146     4.991    AD9783_inst1/AD_9783_SPI_inst/spi_data_reg[15]
    SLICE_X42Y29         LUT3 (Prop_lut3_I1_O)        0.028     5.019 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           1.529     6.547    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2_n_0
    SLICE_X40Y28         FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=141, routed)         0.873     2.122    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X51Y22         FDCE (Prop_fdce_C_Q)         0.113     2.235 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.621     4.855    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     4.932 r  counter_f_reg[11]_i_3/O
                         net (fo=40, routed)          0.882     5.814    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X40Y28         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_C/C
                         clock pessimism             -0.147     5.667    
    SLICE_X40Y28         FDCE (Remov_fdce_C_CLR)     -0.050     5.617    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_C
  -------------------------------------------------------------------
                         required time                         -5.617    
                         arrival time                           6.547    
  -------------------------------------------------------------------
                         slack                                  0.931    

Slack (MET) :             2.897ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[15]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[15]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_P/PRE
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_data_reg_n_0_[15] fall@5.000ns)
  Data Path Delay:        4.641ns  (logic 0.042ns (0.905%)  route 4.599ns (99.095%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        6.864ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    11.624ns
    Source Clock Delay      (SCD):    4.556ns = ( 9.556 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[15] fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.667     9.340    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y29         FDRE (Prop_fdre_C_Q)         0.216     9.556 f  AD9783_inst1/spi_data_reg[15]/Q
                         net (fo=3, routed)           2.567    12.123    AD9783_inst1/AD_9783_SPI_inst/spi_data_reg[15]
    SLICE_X42Y29         LUT3 (Prop_lut3_I0_O)        0.042    12.165 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1/O
                         net (fo=2, routed)           2.032    14.197    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1_n_0
    SLICE_X41Y28         FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.769     4.647    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X51Y22         FDCE (Prop_fdce_C_Q)         0.246     4.893 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           4.727     9.619    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.225     9.844 r  counter_f_reg[11]_i_3/O
                         net (fo=40, routed)          1.780    11.624    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X41Y28         FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_P/C
                         clock pessimism             -0.204    11.420    
                         clock uncertainty            0.035    11.455    
    SLICE_X41Y28         FDPE (Remov_fdpe_C_PRE)     -0.155    11.300    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_P
  -------------------------------------------------------------------
                         required time                        -11.300    
                         arrival time                          14.197    
  -------------------------------------------------------------------
                         slack                                  2.897    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  AD9783_inst1/spi_trigger_reg_n_0
  To Clock:  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0

Setup :            0  Failing Endpoints,  Worst Slack        0.873ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.324ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.873ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        9.463ns  (logic 0.053ns (0.560%)  route 9.410ns (99.440%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        5.627ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.387ns = ( 20.387 - 10.000 ) 
    Source Clock Delay      (SCD):    4.965ns = ( 9.965 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.779     9.657    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y29         FDCE (Prop_fdce_C_Q)         0.308     9.965 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=8, routed)           8.552    18.517    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X41Y27         LUT2 (Prop_lut2_I1_O)        0.053    18.570 f  AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2__0/O
                         net (fo=16, routed)          0.858    19.428    AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2__0_n_0
    SLICE_X39Y29         FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.658    14.331    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X51Y22         FDCE (Prop_fdce_C_Q)         0.197    14.528 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.993    18.521    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    18.718 r  counter_f_reg[11]_i_3/O
                         net (fo=40, routed)          1.669    20.387    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X39Y29         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]/C
                         clock pessimism              0.204    20.591    
                         clock uncertainty           -0.035    20.556    
    SLICE_X39Y29         FDCE (Recov_fdce_C_CLR)     -0.255    20.301    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]
  -------------------------------------------------------------------
                         required time                         20.301    
                         arrival time                         -19.428    
  -------------------------------------------------------------------
                         slack                                  0.873    

Slack (MET) :             0.873ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[9]/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        9.463ns  (logic 0.053ns (0.560%)  route 9.410ns (99.440%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        5.627ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.387ns = ( 20.387 - 10.000 ) 
    Source Clock Delay      (SCD):    4.965ns = ( 9.965 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.779     9.657    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y29         FDCE (Prop_fdce_C_Q)         0.308     9.965 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=8, routed)           8.552    18.517    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X41Y27         LUT2 (Prop_lut2_I1_O)        0.053    18.570 f  AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2__0/O
                         net (fo=16, routed)          0.858    19.428    AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2__0_n_0
    SLICE_X39Y29         FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.658    14.331    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X51Y22         FDCE (Prop_fdce_C_Q)         0.197    14.528 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.993    18.521    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    18.718 r  counter_f_reg[11]_i_3/O
                         net (fo=40, routed)          1.669    20.387    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X39Y29         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[9]/C
                         clock pessimism              0.204    20.591    
                         clock uncertainty           -0.035    20.556    
    SLICE_X39Y29         FDCE (Recov_fdce_C_CLR)     -0.255    20.301    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[9]
  -------------------------------------------------------------------
                         required time                         20.301    
                         arrival time                         -19.428    
  -------------------------------------------------------------------
                         slack                                  0.873    

Slack (MET) :             1.080ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[14]/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        9.255ns  (logic 0.053ns (0.573%)  route 9.202ns (99.427%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        5.626ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.386ns = ( 20.386 - 10.000 ) 
    Source Clock Delay      (SCD):    4.965ns = ( 9.965 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.779     9.657    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y29         FDCE (Prop_fdce_C_Q)         0.308     9.965 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=8, routed)           8.552    18.517    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X41Y27         LUT2 (Prop_lut2_I1_O)        0.053    18.570 f  AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2__0/O
                         net (fo=16, routed)          0.650    19.220    AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2__0_n_0
    SLICE_X43Y29         FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.658    14.331    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X51Y22         FDCE (Prop_fdce_C_Q)         0.197    14.528 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.993    18.521    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    18.718 r  counter_f_reg[11]_i_3/O
                         net (fo=40, routed)          1.668    20.386    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X43Y29         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[14]/C
                         clock pessimism              0.204    20.590    
                         clock uncertainty           -0.035    20.555    
    SLICE_X43Y29         FDCE (Recov_fdce_C_CLR)     -0.255    20.300    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[14]
  -------------------------------------------------------------------
                         required time                         20.300    
                         arrival time                         -19.220    
  -------------------------------------------------------------------
                         slack                                  1.080    

Slack (MET) :             1.080ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg_c/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        9.255ns  (logic 0.053ns (0.573%)  route 9.202ns (99.427%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        5.626ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.386ns = ( 20.386 - 10.000 ) 
    Source Clock Delay      (SCD):    4.965ns = ( 9.965 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.779     9.657    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y29         FDCE (Prop_fdce_C_Q)         0.308     9.965 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=8, routed)           8.552    18.517    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X41Y27         LUT2 (Prop_lut2_I1_O)        0.053    18.570 f  AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2__0/O
                         net (fo=16, routed)          0.650    19.220    AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2__0_n_0
    SLICE_X43Y29         FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg_c/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.658    14.331    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X51Y22         FDCE (Prop_fdce_C_Q)         0.197    14.528 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.993    18.521    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    18.718 r  counter_f_reg[11]_i_3/O
                         net (fo=40, routed)          1.668    20.386    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X43Y29         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg_c/C
                         clock pessimism              0.204    20.590    
                         clock uncertainty           -0.035    20.555    
    SLICE_X43Y29         FDCE (Recov_fdce_C_CLR)     -0.255    20.300    AD9783_inst1/AD_9783_SPI_inst/data_out_reg_c
  -------------------------------------------------------------------
                         required time                         20.300    
                         arrival time                         -19.220    
  -------------------------------------------------------------------
                         slack                                  1.080    

Slack (MET) :             1.080ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg_c_4/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        9.255ns  (logic 0.053ns (0.573%)  route 9.202ns (99.427%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        5.626ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.386ns = ( 20.386 - 10.000 ) 
    Source Clock Delay      (SCD):    4.965ns = ( 9.965 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.779     9.657    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y29         FDCE (Prop_fdce_C_Q)         0.308     9.965 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=8, routed)           8.552    18.517    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X41Y27         LUT2 (Prop_lut2_I1_O)        0.053    18.570 f  AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2__0/O
                         net (fo=16, routed)          0.650    19.220    AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2__0_n_0
    SLICE_X43Y29         FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg_c_4/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.658    14.331    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X51Y22         FDCE (Prop_fdce_C_Q)         0.197    14.528 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.993    18.521    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    18.718 r  counter_f_reg[11]_i_3/O
                         net (fo=40, routed)          1.668    20.386    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X43Y29         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg_c_4/C
                         clock pessimism              0.204    20.590    
                         clock uncertainty           -0.035    20.555    
    SLICE_X43Y29         FDCE (Recov_fdce_C_CLR)     -0.255    20.300    AD9783_inst1/AD_9783_SPI_inst/data_out_reg_c_4
  -------------------------------------------------------------------
                         required time                         20.300    
                         arrival time                         -19.220    
  -------------------------------------------------------------------
                         slack                                  1.080    

Slack (MET) :             1.080ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg_c_5/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        9.255ns  (logic 0.053ns (0.573%)  route 9.202ns (99.427%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        5.626ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.386ns = ( 20.386 - 10.000 ) 
    Source Clock Delay      (SCD):    4.965ns = ( 9.965 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.779     9.657    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y29         FDCE (Prop_fdce_C_Q)         0.308     9.965 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=8, routed)           8.552    18.517    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X41Y27         LUT2 (Prop_lut2_I1_O)        0.053    18.570 f  AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2__0/O
                         net (fo=16, routed)          0.650    19.220    AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2__0_n_0
    SLICE_X43Y29         FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg_c_5/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.658    14.331    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X51Y22         FDCE (Prop_fdce_C_Q)         0.197    14.528 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.993    18.521    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    18.718 r  counter_f_reg[11]_i_3/O
                         net (fo=40, routed)          1.668    20.386    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X43Y29         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg_c_5/C
                         clock pessimism              0.204    20.590    
                         clock uncertainty           -0.035    20.555    
    SLICE_X43Y29         FDCE (Recov_fdce_C_CLR)     -0.255    20.300    AD9783_inst1/AD_9783_SPI_inst/data_out_reg_c_5
  -------------------------------------------------------------------
                         required time                         20.300    
                         arrival time                         -19.220    
  -------------------------------------------------------------------
                         slack                                  1.080    

Slack (MET) :             1.080ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg_c_6/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        9.255ns  (logic 0.053ns (0.573%)  route 9.202ns (99.427%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        5.626ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.386ns = ( 20.386 - 10.000 ) 
    Source Clock Delay      (SCD):    4.965ns = ( 9.965 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.779     9.657    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y29         FDCE (Prop_fdce_C_Q)         0.308     9.965 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=8, routed)           8.552    18.517    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X41Y27         LUT2 (Prop_lut2_I1_O)        0.053    18.570 f  AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2__0/O
                         net (fo=16, routed)          0.650    19.220    AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2__0_n_0
    SLICE_X43Y29         FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg_c_6/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.658    14.331    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X51Y22         FDCE (Prop_fdce_C_Q)         0.197    14.528 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.993    18.521    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    18.718 r  counter_f_reg[11]_i_3/O
                         net (fo=40, routed)          1.668    20.386    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X43Y29         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg_c_6/C
                         clock pessimism              0.204    20.590    
                         clock uncertainty           -0.035    20.555    
    SLICE_X43Y29         FDCE (Recov_fdce_C_CLR)     -0.255    20.300    AD9783_inst1/AD_9783_SPI_inst/data_out_reg_c_6
  -------------------------------------------------------------------
                         required time                         20.300    
                         arrival time                         -19.220    
  -------------------------------------------------------------------
                         slack                                  1.080    

Slack (MET) :             1.080ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg_c_7/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        9.255ns  (logic 0.053ns (0.573%)  route 9.202ns (99.427%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        5.626ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.386ns = ( 20.386 - 10.000 ) 
    Source Clock Delay      (SCD):    4.965ns = ( 9.965 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.779     9.657    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y29         FDCE (Prop_fdce_C_Q)         0.308     9.965 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=8, routed)           8.552    18.517    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X41Y27         LUT2 (Prop_lut2_I1_O)        0.053    18.570 f  AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2__0/O
                         net (fo=16, routed)          0.650    19.220    AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2__0_n_0
    SLICE_X43Y29         FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg_c_7/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.658    14.331    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X51Y22         FDCE (Prop_fdce_C_Q)         0.197    14.528 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.993    18.521    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    18.718 r  counter_f_reg[11]_i_3/O
                         net (fo=40, routed)          1.668    20.386    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X43Y29         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg_c_7/C
                         clock pessimism              0.204    20.590    
                         clock uncertainty           -0.035    20.555    
    SLICE_X43Y29         FDCE (Recov_fdce_C_CLR)     -0.255    20.300    AD9783_inst1/AD_9783_SPI_inst/data_out_reg_c_7
  -------------------------------------------------------------------
                         required time                         20.300    
                         arrival time                         -19.220    
  -------------------------------------------------------------------
                         slack                                  1.080    

Slack (MET) :             1.080ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg_c_8/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        9.255ns  (logic 0.053ns (0.573%)  route 9.202ns (99.427%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        5.626ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.386ns = ( 20.386 - 10.000 ) 
    Source Clock Delay      (SCD):    4.965ns = ( 9.965 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.779     9.657    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y29         FDCE (Prop_fdce_C_Q)         0.308     9.965 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=8, routed)           8.552    18.517    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X41Y27         LUT2 (Prop_lut2_I1_O)        0.053    18.570 f  AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2__0/O
                         net (fo=16, routed)          0.650    19.220    AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2__0_n_0
    SLICE_X43Y29         FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg_c_8/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.658    14.331    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X51Y22         FDCE (Prop_fdce_C_Q)         0.197    14.528 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.993    18.521    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    18.718 r  counter_f_reg[11]_i_3/O
                         net (fo=40, routed)          1.668    20.386    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X43Y29         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg_c_8/C
                         clock pessimism              0.204    20.590    
                         clock uncertainty           -0.035    20.555    
    SLICE_X43Y29         FDCE (Recov_fdce_C_CLR)     -0.255    20.300    AD9783_inst1/AD_9783_SPI_inst/data_out_reg_c_8
  -------------------------------------------------------------------
                         required time                         20.300    
                         arrival time                         -19.220    
  -------------------------------------------------------------------
                         slack                                  1.080    

Slack (MET) :             1.080ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg_c_9/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        9.255ns  (logic 0.053ns (0.573%)  route 9.202ns (99.427%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        5.626ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.386ns = ( 20.386 - 10.000 ) 
    Source Clock Delay      (SCD):    4.965ns = ( 9.965 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.779     9.657    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y29         FDCE (Prop_fdce_C_Q)         0.308     9.965 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=8, routed)           8.552    18.517    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X41Y27         LUT2 (Prop_lut2_I1_O)        0.053    18.570 f  AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2__0/O
                         net (fo=16, routed)          0.650    19.220    AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2__0_n_0
    SLICE_X43Y29         FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg_c_9/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.658    14.331    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X51Y22         FDCE (Prop_fdce_C_Q)         0.197    14.528 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.993    18.521    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    18.718 r  counter_f_reg[11]_i_3/O
                         net (fo=40, routed)          1.668    20.386    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X43Y29         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg_c_9/C
                         clock pessimism              0.204    20.590    
                         clock uncertainty           -0.035    20.555    
    SLICE_X43Y29         FDCE (Recov_fdce_C_CLR)     -0.255    20.300    AD9783_inst1/AD_9783_SPI_inst/data_out_reg_c_9
  -------------------------------------------------------------------
                         required time                         20.300    
                         arrival time                         -19.220    
  -------------------------------------------------------------------
                         slack                                  1.080    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.324ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_P/PRE
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        3.036ns  (logic 0.042ns (1.384%)  route 2.994ns (98.616%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        6.832ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    11.624ns
    Source Clock Delay      (SCD):    4.588ns = ( 9.588 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.667     9.340    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y29         FDCE (Prop_fdce_C_Q)         0.248     9.588 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=8, routed)           0.962    10.550    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X42Y29         LUT3 (Prop_lut3_I1_O)        0.042    10.592 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1/O
                         net (fo=2, routed)           2.032    12.624    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1_n_0
    SLICE_X41Y28         FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.769     4.647    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X51Y22         FDCE (Prop_fdce_C_Q)         0.246     4.893 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           4.727     9.619    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.225     9.844 r  counter_f_reg[11]_i_3/O
                         net (fo=40, routed)          1.780    11.624    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X41Y28         FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_P/C
                         clock pessimism             -0.204    11.420    
                         clock uncertainty            0.035    11.455    
    SLICE_X41Y28         FDPE (Remov_fdpe_C_PRE)     -0.155    11.300    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_P
  -------------------------------------------------------------------
                         required time                        -11.300    
                         arrival time                          12.624    
  -------------------------------------------------------------------
                         slack                                  1.324    

Slack (MET) :             1.504ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P/PRE
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        3.214ns  (logic 0.042ns (1.307%)  route 3.172ns (98.693%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        6.830ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    11.622ns
    Source Clock Delay      (SCD):    4.588ns = ( 9.588 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.667     9.340    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y29         FDCE (Prop_fdce_C_Q)         0.248     9.588 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=8, routed)           1.227    10.816    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X41Y27         LUT2 (Prop_lut2_I0_O)        0.042    10.858 f  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           1.945    12.803    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X41Y27         FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.769     4.647    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X51Y22         FDCE (Prop_fdce_C_Q)         0.246     4.893 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           4.727     9.619    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.225     9.844 r  counter_f_reg[11]_i_3/O
                         net (fo=40, routed)          1.778    11.622    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X41Y27         FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P/C
                         clock pessimism             -0.204    11.418    
                         clock uncertainty            0.035    11.453    
    SLICE_X41Y27         FDPE (Remov_fdpe_C_PRE)     -0.155    11.298    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P
  -------------------------------------------------------------------
                         required time                        -11.298    
                         arrival time                          12.803    
  -------------------------------------------------------------------
                         slack                                  1.504    

Slack (MET) :             1.571ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_P/PRE
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        3.284ns  (logic 0.042ns (1.279%)  route 3.242ns (98.721%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        6.833ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    11.625ns
    Source Clock Delay      (SCD):    4.588ns = ( 9.588 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.667     9.340    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y29         FDCE (Prop_fdce_C_Q)         0.248     9.588 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=8, routed)           0.959    10.547    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X41Y29         LUT3 (Prop_lut3_I1_O)        0.042    10.589 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=3, routed)           2.283    12.872    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X37Y29         FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.769     4.647    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X51Y22         FDCE (Prop_fdce_C_Q)         0.246     4.893 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           4.727     9.619    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.225     9.844 r  counter_f_reg[11]_i_3/O
                         net (fo=40, routed)          1.781    11.625    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X37Y29         FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_P/C
                         clock pessimism             -0.204    11.421    
                         clock uncertainty            0.035    11.456    
    SLICE_X37Y29         FDPE (Remov_fdpe_C_PRE)     -0.155    11.301    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_P
  -------------------------------------------------------------------
                         required time                        -11.301    
                         arrival time                          12.872    
  -------------------------------------------------------------------
                         slack                                  1.571    

Slack (MET) :             1.571ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_P/PRE
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        3.284ns  (logic 0.042ns (1.279%)  route 3.242ns (98.721%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        6.833ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    11.625ns
    Source Clock Delay      (SCD):    4.588ns = ( 9.588 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.667     9.340    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y29         FDCE (Prop_fdce_C_Q)         0.248     9.588 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=8, routed)           0.959    10.547    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X41Y29         LUT3 (Prop_lut3_I1_O)        0.042    10.589 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=3, routed)           2.283    12.872    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X37Y29         FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.769     4.647    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X51Y22         FDCE (Prop_fdce_C_Q)         0.246     4.893 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           4.727     9.619    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.225     9.844 r  counter_f_reg[11]_i_3/O
                         net (fo=40, routed)          1.781    11.625    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X37Y29         FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_P/C
                         clock pessimism             -0.204    11.421    
                         clock uncertainty            0.035    11.456    
    SLICE_X37Y29         FDPE (Remov_fdpe_C_PRE)     -0.155    11.301    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_P
  -------------------------------------------------------------------
                         required time                        -11.301    
                         arrival time                          12.872    
  -------------------------------------------------------------------
                         slack                                  1.571    

Slack (MET) :             3.342ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_C/CLR
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        5.095ns  (logic 0.042ns (0.824%)  route 5.053ns (99.176%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        6.833ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    11.625ns
    Source Clock Delay      (SCD):    4.588ns = ( 9.588 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.667     9.340    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y29         FDCE (Prop_fdce_C_Q)         0.248     9.588 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=8, routed)           2.446    12.035    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X41Y29         LUT3 (Prop_lut3_I2_O)        0.042    12.077 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=3, routed)           2.607    14.684    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X38Y29         FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.769     4.647    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X51Y22         FDCE (Prop_fdce_C_Q)         0.246     4.893 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           4.727     9.619    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.225     9.844 r  counter_f_reg[11]_i_3/O
                         net (fo=40, routed)          1.781    11.625    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X38Y29         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_C/C
                         clock pessimism             -0.204    11.421    
                         clock uncertainty            0.035    11.456    
    SLICE_X38Y29         FDCE (Remov_fdce_C_CLR)     -0.115    11.341    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_C
  -------------------------------------------------------------------
                         required time                        -11.341    
                         arrival time                          14.684    
  -------------------------------------------------------------------
                         slack                                  3.342    

Slack (MET) :             3.342ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_C/CLR
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        5.095ns  (logic 0.042ns (0.824%)  route 5.053ns (99.176%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        6.833ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    11.625ns
    Source Clock Delay      (SCD):    4.588ns = ( 9.588 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.667     9.340    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y29         FDCE (Prop_fdce_C_Q)         0.248     9.588 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=8, routed)           2.446    12.035    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X41Y29         LUT3 (Prop_lut3_I2_O)        0.042    12.077 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=3, routed)           2.607    14.684    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X38Y29         FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.769     4.647    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X51Y22         FDCE (Prop_fdce_C_Q)         0.246     4.893 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           4.727     9.619    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.225     9.844 r  counter_f_reg[11]_i_3/O
                         net (fo=40, routed)          1.781    11.625    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X38Y29         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_C/C
                         clock pessimism             -0.204    11.421    
                         clock uncertainty            0.035    11.456    
    SLICE_X38Y29         FDCE (Remov_fdce_C_CLR)     -0.115    11.341    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_C
  -------------------------------------------------------------------
                         required time                        -11.341    
                         arrival time                          14.684    
  -------------------------------------------------------------------
                         slack                                  3.342    

Slack (MET) :             3.696ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_C/CLR
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        5.448ns  (logic 0.042ns (0.771%)  route 5.406ns (99.229%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        6.832ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    11.624ns
    Source Clock Delay      (SCD):    4.588ns = ( 9.588 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.667     9.340    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y29         FDCE (Prop_fdce_C_Q)         0.248     9.588 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=8, routed)           2.702    12.291    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X42Y29         LUT3 (Prop_lut3_I2_O)        0.042    12.333 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           2.704    15.036    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2_n_0
    SLICE_X40Y28         FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.769     4.647    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X51Y22         FDCE (Prop_fdce_C_Q)         0.246     4.893 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           4.727     9.619    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.225     9.844 r  counter_f_reg[11]_i_3/O
                         net (fo=40, routed)          1.780    11.624    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X40Y28         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_C/C
                         clock pessimism             -0.204    11.420    
                         clock uncertainty            0.035    11.455    
    SLICE_X40Y28         FDCE (Remov_fdce_C_CLR)     -0.115    11.340    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_C
  -------------------------------------------------------------------
                         required time                        -11.340    
                         arrival time                          15.036    
  -------------------------------------------------------------------
                         slack                                  3.696    

Slack (MET) :             5.529ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]/CLR
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        4.297ns  (logic 0.028ns (0.652%)  route 4.269ns (99.348%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        3.802ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.812ns
    Source Clock Delay      (SCD):    1.863ns = ( 6.863 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=141, routed)         0.644     6.745    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y29         FDCE (Prop_fdce_C_Q)         0.118     6.863 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=8, routed)           4.111    10.974    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X41Y27         LUT2 (Prop_lut2_I1_O)        0.028    11.002 f  AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2__0/O
                         net (fo=16, routed)          0.158    11.161    AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2__0_n_0
    SLICE_X43Y27         FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=141, routed)         0.873     2.122    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X51Y22         FDCE (Prop_fdce_C_Q)         0.113     2.235 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.621     4.855    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     4.932 r  counter_f_reg[11]_i_3/O
                         net (fo=40, routed)          0.880     5.812    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X43Y27         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]/C
                         clock pessimism             -0.147     5.665    
                         clock uncertainty            0.035     5.700    
    SLICE_X43Y27         FDCE (Remov_fdce_C_CLR)     -0.069     5.631    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]
  -------------------------------------------------------------------
                         required time                         -5.631    
                         arrival time                          11.161    
  -------------------------------------------------------------------
                         slack                                  5.529    

Slack (MET) :             5.529ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/state_f_reg[2]/CLR
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        4.297ns  (logic 0.028ns (0.652%)  route 4.269ns (99.348%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        3.802ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.812ns
    Source Clock Delay      (SCD):    1.863ns = ( 6.863 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=141, routed)         0.644     6.745    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y29         FDCE (Prop_fdce_C_Q)         0.118     6.863 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=8, routed)           4.111    10.974    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X41Y27         LUT2 (Prop_lut2_I1_O)        0.028    11.002 f  AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2__0/O
                         net (fo=16, routed)          0.158    11.161    AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2__0_n_0
    SLICE_X43Y27         FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=141, routed)         0.873     2.122    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X51Y22         FDCE (Prop_fdce_C_Q)         0.113     2.235 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.621     4.855    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     4.932 r  counter_f_reg[11]_i_3/O
                         net (fo=40, routed)          0.880     5.812    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X43Y27         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[2]/C
                         clock pessimism             -0.147     5.665    
                         clock uncertainty            0.035     5.700    
    SLICE_X43Y27         FDCE (Remov_fdce_C_CLR)     -0.069     5.631    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[2]
  -------------------------------------------------------------------
                         required time                         -5.631    
                         arrival time                          11.161    
  -------------------------------------------------------------------
                         slack                                  5.529    

Slack (MET) :             5.580ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/CLR
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        4.349ns  (logic 0.028ns (0.644%)  route 4.321ns (99.356%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        3.803ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.813ns
    Source Clock Delay      (SCD):    1.863ns = ( 6.863 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=141, routed)         0.644     6.745    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y29         FDCE (Prop_fdce_C_Q)         0.118     6.863 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=8, routed)           4.111    10.974    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X41Y27         LUT2 (Prop_lut2_I1_O)        0.028    11.002 f  AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2__0/O
                         net (fo=16, routed)          0.210    11.212    AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2__0_n_0
    SLICE_X43Y28         FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=141, routed)         0.873     2.122    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X51Y22         FDCE (Prop_fdce_C_Q)         0.113     2.235 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.621     4.855    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     4.932 r  counter_f_reg[11]_i_3/O
                         net (fo=40, routed)          0.881     5.813    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X43Y28         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
                         clock pessimism             -0.147     5.666    
                         clock uncertainty            0.035     5.701    
    SLICE_X43Y28         FDCE (Remov_fdce_C_CLR)     -0.069     5.632    AD9783_inst1/AD_9783_SPI_inst/ready_out_reg
  -------------------------------------------------------------------
                         required time                         -5.632    
                         arrival time                          11.212    
  -------------------------------------------------------------------
                         slack                                  5.580    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  rst_in
  To Clock:  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0

Setup :            0  Failing Endpoints,  Worst Slack        2.305ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.244ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.305ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_C/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        5.396ns  (logic 0.053ns (0.982%)  route 5.343ns (99.018%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.965ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.387ns = ( 20.387 - 10.000 ) 
    Source Clock Delay      (SCD):    7.627ns = ( 12.627 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.269     9.538 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.887    10.425    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.545 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.774    12.319    clk__0_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y20         FDRE (Prop_fdre_C_Q)         0.308    12.627 f  rst_in_reg/Q
                         net (fo=139, routed)         2.283    14.910    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X41Y29         LUT3 (Prop_lut3_I0_O)        0.053    14.963 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=3, routed)           3.060    18.023    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X38Y29         FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.658    14.331    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X51Y22         FDCE (Prop_fdce_C_Q)         0.197    14.528 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.993    18.521    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    18.718 r  counter_f_reg[11]_i_3/O
                         net (fo=40, routed)          1.669    20.387    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X38Y29         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_C/C
                         clock pessimism              0.204    20.591    
                         clock uncertainty           -0.035    20.556    
    SLICE_X38Y29         FDCE (Recov_fdce_C_CLR)     -0.228    20.328    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_C
  -------------------------------------------------------------------
                         required time                         20.328    
                         arrival time                         -18.023    
  -------------------------------------------------------------------
                         slack                                  2.305    

Slack (MET) :             2.341ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_C/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        5.396ns  (logic 0.053ns (0.982%)  route 5.343ns (99.018%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.965ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.387ns = ( 20.387 - 10.000 ) 
    Source Clock Delay      (SCD):    7.627ns = ( 12.627 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.269     9.538 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.887    10.425    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.545 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.774    12.319    clk__0_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y20         FDRE (Prop_fdre_C_Q)         0.308    12.627 f  rst_in_reg/Q
                         net (fo=139, routed)         2.283    14.910    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X41Y29         LUT3 (Prop_lut3_I0_O)        0.053    14.963 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=3, routed)           3.060    18.023    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X38Y29         FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.658    14.331    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X51Y22         FDCE (Prop_fdce_C_Q)         0.197    14.528 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.993    18.521    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    18.718 r  counter_f_reg[11]_i_3/O
                         net (fo=40, routed)          1.669    20.387    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X38Y29         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_C/C
                         clock pessimism              0.204    20.591    
                         clock uncertainty           -0.035    20.556    
    SLICE_X38Y29         FDCE (Recov_fdce_C_CLR)     -0.192    20.364    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_C
  -------------------------------------------------------------------
                         required time                         20.364    
                         arrival time                         -18.023    
  -------------------------------------------------------------------
                         slack                                  2.341    

Slack (MET) :             2.445ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        5.230ns  (logic 0.053ns (1.013%)  route 5.177ns (98.987%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.965ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.387ns = ( 20.387 - 10.000 ) 
    Source Clock Delay      (SCD):    7.627ns = ( 12.627 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.269     9.538 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.887    10.425    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.545 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.774    12.319    clk__0_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y20         FDRE (Prop_fdre_C_Q)         0.308    12.627 f  rst_in_reg/Q
                         net (fo=139, routed)         4.318    16.945    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X41Y27         LUT2 (Prop_lut2_I0_O)        0.053    16.998 f  AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2__0/O
                         net (fo=16, routed)          0.858    17.856    AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2__0_n_0
    SLICE_X39Y29         FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.658    14.331    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X51Y22         FDCE (Prop_fdce_C_Q)         0.197    14.528 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.993    18.521    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    18.718 r  counter_f_reg[11]_i_3/O
                         net (fo=40, routed)          1.669    20.387    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X39Y29         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]/C
                         clock pessimism              0.204    20.591    
                         clock uncertainty           -0.035    20.556    
    SLICE_X39Y29         FDCE (Recov_fdce_C_CLR)     -0.255    20.301    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]
  -------------------------------------------------------------------
                         required time                         20.301    
                         arrival time                         -17.856    
  -------------------------------------------------------------------
                         slack                                  2.445    

Slack (MET) :             2.445ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[9]/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        5.230ns  (logic 0.053ns (1.013%)  route 5.177ns (98.987%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.965ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.387ns = ( 20.387 - 10.000 ) 
    Source Clock Delay      (SCD):    7.627ns = ( 12.627 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.269     9.538 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.887    10.425    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.545 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.774    12.319    clk__0_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y20         FDRE (Prop_fdre_C_Q)         0.308    12.627 f  rst_in_reg/Q
                         net (fo=139, routed)         4.318    16.945    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X41Y27         LUT2 (Prop_lut2_I0_O)        0.053    16.998 f  AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2__0/O
                         net (fo=16, routed)          0.858    17.856    AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2__0_n_0
    SLICE_X39Y29         FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.658    14.331    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X51Y22         FDCE (Prop_fdce_C_Q)         0.197    14.528 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.993    18.521    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    18.718 r  counter_f_reg[11]_i_3/O
                         net (fo=40, routed)          1.669    20.387    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X39Y29         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[9]/C
                         clock pessimism              0.204    20.591    
                         clock uncertainty           -0.035    20.556    
    SLICE_X39Y29         FDCE (Recov_fdce_C_CLR)     -0.255    20.301    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[9]
  -------------------------------------------------------------------
                         required time                         20.301    
                         arrival time                         -17.856    
  -------------------------------------------------------------------
                         slack                                  2.445    

Slack (MET) :             2.513ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_C/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        5.223ns  (logic 0.053ns (1.015%)  route 5.170ns (98.985%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.964ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.386ns = ( 20.386 - 10.000 ) 
    Source Clock Delay      (SCD):    7.627ns = ( 12.627 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.269     9.538 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.887    10.425    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.545 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.774    12.319    clk__0_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y20         FDRE (Prop_fdre_C_Q)         0.308    12.627 f  rst_in_reg/Q
                         net (fo=139, routed)         1.971    14.598    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X42Y29         LUT3 (Prop_lut3_I0_O)        0.053    14.651 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           3.199    17.850    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2_n_0
    SLICE_X40Y28         FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.658    14.331    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X51Y22         FDCE (Prop_fdce_C_Q)         0.197    14.528 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.993    18.521    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    18.718 r  counter_f_reg[11]_i_3/O
                         net (fo=40, routed)          1.668    20.386    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X40Y28         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_C/C
                         clock pessimism              0.204    20.590    
                         clock uncertainty           -0.035    20.555    
    SLICE_X40Y28         FDCE (Recov_fdce_C_CLR)     -0.192    20.363    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_C
  -------------------------------------------------------------------
                         required time                         20.363    
                         arrival time                         -17.850    
  -------------------------------------------------------------------
                         slack                                  2.513    

Slack (MET) :             2.652ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[14]/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        5.021ns  (logic 0.053ns (1.056%)  route 4.968ns (98.945%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.964ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.386ns = ( 20.386 - 10.000 ) 
    Source Clock Delay      (SCD):    7.627ns = ( 12.627 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.269     9.538 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.887    10.425    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.545 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.774    12.319    clk__0_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y20         FDRE (Prop_fdre_C_Q)         0.308    12.627 f  rst_in_reg/Q
                         net (fo=139, routed)         4.318    16.945    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X41Y27         LUT2 (Prop_lut2_I0_O)        0.053    16.998 f  AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2__0/O
                         net (fo=16, routed)          0.650    17.648    AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2__0_n_0
    SLICE_X43Y29         FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.658    14.331    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X51Y22         FDCE (Prop_fdce_C_Q)         0.197    14.528 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.993    18.521    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    18.718 r  counter_f_reg[11]_i_3/O
                         net (fo=40, routed)          1.668    20.386    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X43Y29         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[14]/C
                         clock pessimism              0.204    20.590    
                         clock uncertainty           -0.035    20.555    
    SLICE_X43Y29         FDCE (Recov_fdce_C_CLR)     -0.255    20.300    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[14]
  -------------------------------------------------------------------
                         required time                         20.300    
                         arrival time                         -17.648    
  -------------------------------------------------------------------
                         slack                                  2.652    

Slack (MET) :             2.652ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg_c/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        5.021ns  (logic 0.053ns (1.056%)  route 4.968ns (98.945%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.964ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.386ns = ( 20.386 - 10.000 ) 
    Source Clock Delay      (SCD):    7.627ns = ( 12.627 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.269     9.538 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.887    10.425    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.545 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.774    12.319    clk__0_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y20         FDRE (Prop_fdre_C_Q)         0.308    12.627 f  rst_in_reg/Q
                         net (fo=139, routed)         4.318    16.945    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X41Y27         LUT2 (Prop_lut2_I0_O)        0.053    16.998 f  AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2__0/O
                         net (fo=16, routed)          0.650    17.648    AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2__0_n_0
    SLICE_X43Y29         FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg_c/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.658    14.331    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X51Y22         FDCE (Prop_fdce_C_Q)         0.197    14.528 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.993    18.521    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    18.718 r  counter_f_reg[11]_i_3/O
                         net (fo=40, routed)          1.668    20.386    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X43Y29         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg_c/C
                         clock pessimism              0.204    20.590    
                         clock uncertainty           -0.035    20.555    
    SLICE_X43Y29         FDCE (Recov_fdce_C_CLR)     -0.255    20.300    AD9783_inst1/AD_9783_SPI_inst/data_out_reg_c
  -------------------------------------------------------------------
                         required time                         20.300    
                         arrival time                         -17.648    
  -------------------------------------------------------------------
                         slack                                  2.652    

Slack (MET) :             2.652ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg_c_4/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        5.021ns  (logic 0.053ns (1.056%)  route 4.968ns (98.945%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.964ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.386ns = ( 20.386 - 10.000 ) 
    Source Clock Delay      (SCD):    7.627ns = ( 12.627 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.269     9.538 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.887    10.425    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.545 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.774    12.319    clk__0_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y20         FDRE (Prop_fdre_C_Q)         0.308    12.627 f  rst_in_reg/Q
                         net (fo=139, routed)         4.318    16.945    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X41Y27         LUT2 (Prop_lut2_I0_O)        0.053    16.998 f  AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2__0/O
                         net (fo=16, routed)          0.650    17.648    AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2__0_n_0
    SLICE_X43Y29         FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg_c_4/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.658    14.331    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X51Y22         FDCE (Prop_fdce_C_Q)         0.197    14.528 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.993    18.521    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    18.718 r  counter_f_reg[11]_i_3/O
                         net (fo=40, routed)          1.668    20.386    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X43Y29         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg_c_4/C
                         clock pessimism              0.204    20.590    
                         clock uncertainty           -0.035    20.555    
    SLICE_X43Y29         FDCE (Recov_fdce_C_CLR)     -0.255    20.300    AD9783_inst1/AD_9783_SPI_inst/data_out_reg_c_4
  -------------------------------------------------------------------
                         required time                         20.300    
                         arrival time                         -17.648    
  -------------------------------------------------------------------
                         slack                                  2.652    

Slack (MET) :             2.652ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg_c_5/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        5.021ns  (logic 0.053ns (1.056%)  route 4.968ns (98.945%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.964ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.386ns = ( 20.386 - 10.000 ) 
    Source Clock Delay      (SCD):    7.627ns = ( 12.627 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.269     9.538 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.887    10.425    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.545 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.774    12.319    clk__0_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y20         FDRE (Prop_fdre_C_Q)         0.308    12.627 f  rst_in_reg/Q
                         net (fo=139, routed)         4.318    16.945    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X41Y27         LUT2 (Prop_lut2_I0_O)        0.053    16.998 f  AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2__0/O
                         net (fo=16, routed)          0.650    17.648    AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2__0_n_0
    SLICE_X43Y29         FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg_c_5/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.658    14.331    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X51Y22         FDCE (Prop_fdce_C_Q)         0.197    14.528 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.993    18.521    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    18.718 r  counter_f_reg[11]_i_3/O
                         net (fo=40, routed)          1.668    20.386    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X43Y29         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg_c_5/C
                         clock pessimism              0.204    20.590    
                         clock uncertainty           -0.035    20.555    
    SLICE_X43Y29         FDCE (Recov_fdce_C_CLR)     -0.255    20.300    AD9783_inst1/AD_9783_SPI_inst/data_out_reg_c_5
  -------------------------------------------------------------------
                         required time                         20.300    
                         arrival time                         -17.648    
  -------------------------------------------------------------------
                         slack                                  2.652    

Slack (MET) :             2.652ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg_c_6/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        5.021ns  (logic 0.053ns (1.056%)  route 4.968ns (98.945%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.964ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.386ns = ( 20.386 - 10.000 ) 
    Source Clock Delay      (SCD):    7.627ns = ( 12.627 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.269     9.538 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.887    10.425    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.545 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.774    12.319    clk__0_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y20         FDRE (Prop_fdre_C_Q)         0.308    12.627 f  rst_in_reg/Q
                         net (fo=139, routed)         4.318    16.945    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X41Y27         LUT2 (Prop_lut2_I0_O)        0.053    16.998 f  AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2__0/O
                         net (fo=16, routed)          0.650    17.648    AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2__0_n_0
    SLICE_X43Y29         FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg_c_6/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.658    14.331    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X51Y22         FDCE (Prop_fdce_C_Q)         0.197    14.528 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.993    18.521    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.197    18.718 r  counter_f_reg[11]_i_3/O
                         net (fo=40, routed)          1.668    20.386    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X43Y29         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg_c_6/C
                         clock pessimism              0.204    20.590    
                         clock uncertainty           -0.035    20.555    
    SLICE_X43Y29         FDCE (Recov_fdce_C_CLR)     -0.255    20.300    AD9783_inst1/AD_9783_SPI_inst/data_out_reg_c_6
  -------------------------------------------------------------------
                         required time                         20.300    
                         arrival time                         -17.648    
  -------------------------------------------------------------------
                         slack                                  2.652    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P/PRE
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - rst_in rise@0.000ns)
  Data Path Delay:        2.942ns  (logic 0.028ns (0.952%)  route 2.914ns (99.048%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.770ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.813ns
    Source Clock Delay      (SCD):    2.896ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=141, routed)         0.541     1.642    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.100     1.742 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.368     2.110    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.136 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.642     2.778    clk__0_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y20         FDRE (Prop_fdre_C_Q)         0.118     2.896 r  rst_in_reg/Q
                         net (fo=139, routed)         2.045     4.941    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X41Y27         LUT2 (Prop_lut2_I1_O)        0.028     4.969 f  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.869     5.838    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X41Y27         FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=141, routed)         0.873     2.122    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X51Y22         FDCE (Prop_fdce_C_Q)         0.113     2.235 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.621     4.855    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     4.932 r  counter_f_reg[11]_i_3/O
                         net (fo=40, routed)          0.881     5.813    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X41Y27         FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P/C
                         clock pessimism             -0.147     5.666    
    SLICE_X41Y27         FDPE (Remov_fdpe_C_PRE)     -0.072     5.594    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P
  -------------------------------------------------------------------
                         required time                         -5.594    
                         arrival time                           5.838    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.504ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_P/PRE
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - rst_in rise@0.000ns)
  Data Path Delay:        3.203ns  (logic 0.028ns (0.874%)  route 3.175ns (99.126%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.771ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.814ns
    Source Clock Delay      (SCD):    2.896ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=141, routed)         0.541     1.642    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.100     1.742 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.368     2.110    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.136 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.642     2.778    clk__0_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y20         FDRE (Prop_fdre_C_Q)         0.118     2.896 r  rst_in_reg/Q
                         net (fo=139, routed)         1.952     4.848    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X42Y29         LUT3 (Prop_lut3_I2_O)        0.028     4.876 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1/O
                         net (fo=2, routed)           1.223     6.099    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1_n_0
    SLICE_X41Y28         FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=141, routed)         0.873     2.122    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X51Y22         FDCE (Prop_fdce_C_Q)         0.113     2.235 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.621     4.855    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     4.932 r  counter_f_reg[11]_i_3/O
                         net (fo=40, routed)          0.882     5.814    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X41Y28         FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_P/C
                         clock pessimism             -0.147     5.667    
    SLICE_X41Y28         FDPE (Remov_fdpe_C_PRE)     -0.072     5.595    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_P
  -------------------------------------------------------------------
                         required time                         -5.595    
                         arrival time                           6.099    
  -------------------------------------------------------------------
                         slack                                  0.504    

Slack (MET) :             0.683ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_P/PRE
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - rst_in rise@0.000ns)
  Data Path Delay:        3.384ns  (logic 0.028ns (0.827%)  route 3.356ns (99.173%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.773ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.816ns
    Source Clock Delay      (SCD):    2.896ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=141, routed)         0.541     1.642    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.100     1.742 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.368     2.110    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.136 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.642     2.778    clk__0_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y20         FDRE (Prop_fdre_C_Q)         0.118     2.896 r  rst_in_reg/Q
                         net (fo=139, routed)         2.091     4.987    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X41Y29         LUT3 (Prop_lut3_I2_O)        0.028     5.015 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=3, routed)           1.265     6.280    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X37Y29         FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=141, routed)         0.873     2.122    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X51Y22         FDCE (Prop_fdce_C_Q)         0.113     2.235 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.621     4.855    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     4.932 r  counter_f_reg[11]_i_3/O
                         net (fo=40, routed)          0.884     5.816    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X37Y29         FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_P/C
                         clock pessimism             -0.147     5.669    
    SLICE_X37Y29         FDPE (Remov_fdpe_C_PRE)     -0.072     5.597    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_P
  -------------------------------------------------------------------
                         required time                         -5.597    
                         arrival time                           6.280    
  -------------------------------------------------------------------
                         slack                                  0.683    

Slack (MET) :             0.683ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_P/PRE
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - rst_in rise@0.000ns)
  Data Path Delay:        3.384ns  (logic 0.028ns (0.827%)  route 3.356ns (99.173%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.773ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.816ns
    Source Clock Delay      (SCD):    2.896ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=141, routed)         0.541     1.642    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.100     1.742 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.368     2.110    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.136 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.642     2.778    clk__0_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y20         FDRE (Prop_fdre_C_Q)         0.118     2.896 r  rst_in_reg/Q
                         net (fo=139, routed)         2.091     4.987    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X41Y29         LUT3 (Prop_lut3_I2_O)        0.028     5.015 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=3, routed)           1.265     6.280    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X37Y29         FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=141, routed)         0.873     2.122    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X51Y22         FDCE (Prop_fdce_C_Q)         0.113     2.235 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.621     4.855    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     4.932 r  counter_f_reg[11]_i_3/O
                         net (fo=40, routed)          0.884     5.816    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X37Y29         FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_P/C
                         clock pessimism             -0.147     5.669    
    SLICE_X37Y29         FDPE (Remov_fdpe_C_PRE)     -0.072     5.597    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_P
  -------------------------------------------------------------------
                         required time                         -5.597    
                         arrival time                           6.280    
  -------------------------------------------------------------------
                         slack                                  0.683    

Slack (MET) :             1.772ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[0]/CLR
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.147ns  (logic 0.000ns (0.000%)  route 1.147ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        4.455ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    11.620ns
    Source Clock Delay      (SCD):    6.961ns = ( 11.961 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.280     8.953    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.216     9.169 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.769     9.938    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    10.051 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.662    11.713    clk__0_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y20         FDRE (Prop_fdre_C_Q)         0.248    11.961 f  rst_in_reg/Q
                         net (fo=139, routed)         1.147    13.108    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X46Y27         FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.769     4.647    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X51Y22         FDCE (Prop_fdce_C_Q)         0.246     4.893 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           4.727     9.619    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.225     9.844 r  counter_f_reg[11]_i_3/O
                         net (fo=40, routed)          1.776    11.620    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X46Y27         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[0]/C
                         clock pessimism             -0.204    11.416    
                         clock uncertainty            0.035    11.451    
    SLICE_X46Y27         FDCE (Remov_fdce_C_CLR)     -0.115    11.336    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[0]
  -------------------------------------------------------------------
                         required time                        -11.336    
                         arrival time                          13.108    
  -------------------------------------------------------------------
                         slack                                  1.772    

Slack (MET) :             1.772ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[10]/CLR
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.147ns  (logic 0.000ns (0.000%)  route 1.147ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        4.455ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    11.620ns
    Source Clock Delay      (SCD):    6.961ns = ( 11.961 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.280     8.953    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.216     9.169 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.769     9.938    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    10.051 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.662    11.713    clk__0_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y20         FDRE (Prop_fdre_C_Q)         0.248    11.961 f  rst_in_reg/Q
                         net (fo=139, routed)         1.147    13.108    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X46Y27         FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.769     4.647    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X51Y22         FDCE (Prop_fdce_C_Q)         0.246     4.893 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           4.727     9.619    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.225     9.844 r  counter_f_reg[11]_i_3/O
                         net (fo=40, routed)          1.776    11.620    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X46Y27         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[10]/C
                         clock pessimism             -0.204    11.416    
                         clock uncertainty            0.035    11.451    
    SLICE_X46Y27         FDCE (Remov_fdce_C_CLR)     -0.115    11.336    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[10]
  -------------------------------------------------------------------
                         required time                        -11.336    
                         arrival time                          13.108    
  -------------------------------------------------------------------
                         slack                                  1.772    

Slack (MET) :             1.772ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[11]/CLR
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.147ns  (logic 0.000ns (0.000%)  route 1.147ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        4.455ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    11.620ns
    Source Clock Delay      (SCD):    6.961ns = ( 11.961 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.280     8.953    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.216     9.169 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.769     9.938    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    10.051 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.662    11.713    clk__0_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y20         FDRE (Prop_fdre_C_Q)         0.248    11.961 f  rst_in_reg/Q
                         net (fo=139, routed)         1.147    13.108    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X46Y27         FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.769     4.647    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X51Y22         FDCE (Prop_fdce_C_Q)         0.246     4.893 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           4.727     9.619    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.225     9.844 r  counter_f_reg[11]_i_3/O
                         net (fo=40, routed)          1.776    11.620    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X46Y27         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[11]/C
                         clock pessimism             -0.204    11.416    
                         clock uncertainty            0.035    11.451    
    SLICE_X46Y27         FDCE (Remov_fdce_C_CLR)     -0.115    11.336    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[11]
  -------------------------------------------------------------------
                         required time                        -11.336    
                         arrival time                          13.108    
  -------------------------------------------------------------------
                         slack                                  1.772    

Slack (MET) :             1.772ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[1]/CLR
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.147ns  (logic 0.000ns (0.000%)  route 1.147ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        4.455ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    11.620ns
    Source Clock Delay      (SCD):    6.961ns = ( 11.961 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.280     8.953    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.216     9.169 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.769     9.938    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    10.051 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.662    11.713    clk__0_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y20         FDRE (Prop_fdre_C_Q)         0.248    11.961 f  rst_in_reg/Q
                         net (fo=139, routed)         1.147    13.108    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X46Y27         FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.769     4.647    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X51Y22         FDCE (Prop_fdce_C_Q)         0.246     4.893 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           4.727     9.619    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.225     9.844 r  counter_f_reg[11]_i_3/O
                         net (fo=40, routed)          1.776    11.620    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X46Y27         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[1]/C
                         clock pessimism             -0.204    11.416    
                         clock uncertainty            0.035    11.451    
    SLICE_X46Y27         FDCE (Remov_fdce_C_CLR)     -0.115    11.336    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[1]
  -------------------------------------------------------------------
                         required time                        -11.336    
                         arrival time                          13.108    
  -------------------------------------------------------------------
                         slack                                  1.772    

Slack (MET) :             1.772ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[2]/CLR
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.147ns  (logic 0.000ns (0.000%)  route 1.147ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        4.455ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    11.620ns
    Source Clock Delay      (SCD):    6.961ns = ( 11.961 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.280     8.953    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.216     9.169 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.769     9.938    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    10.051 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.662    11.713    clk__0_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y20         FDRE (Prop_fdre_C_Q)         0.248    11.961 f  rst_in_reg/Q
                         net (fo=139, routed)         1.147    13.108    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X46Y27         FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.769     4.647    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X51Y22         FDCE (Prop_fdce_C_Q)         0.246     4.893 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           4.727     9.619    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.225     9.844 r  counter_f_reg[11]_i_3/O
                         net (fo=40, routed)          1.776    11.620    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X46Y27         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[2]/C
                         clock pessimism             -0.204    11.416    
                         clock uncertainty            0.035    11.451    
    SLICE_X46Y27         FDCE (Remov_fdce_C_CLR)     -0.115    11.336    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[2]
  -------------------------------------------------------------------
                         required time                        -11.336    
                         arrival time                          13.108    
  -------------------------------------------------------------------
                         slack                                  1.772    

Slack (MET) :             1.772ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[3]/CLR
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.147ns  (logic 0.000ns (0.000%)  route 1.147ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        4.455ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    11.620ns
    Source Clock Delay      (SCD):    6.961ns = ( 11.961 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.280     8.953    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.216     9.169 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.769     9.938    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    10.051 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.662    11.713    clk__0_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y20         FDRE (Prop_fdre_C_Q)         0.248    11.961 f  rst_in_reg/Q
                         net (fo=139, routed)         1.147    13.108    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X46Y27         FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.769     4.647    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X51Y22         FDCE (Prop_fdce_C_Q)         0.246     4.893 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           4.727     9.619    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.225     9.844 r  counter_f_reg[11]_i_3/O
                         net (fo=40, routed)          1.776    11.620    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_0
    SLICE_X46Y27         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[3]/C
                         clock pessimism             -0.204    11.416    
                         clock uncertainty            0.035    11.451    
    SLICE_X46Y27         FDCE (Remov_fdce_C_CLR)     -0.115    11.336    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[3]
  -------------------------------------------------------------------
                         required time                        -11.336    
                         arrival time                          13.108    
  -------------------------------------------------------------------
                         slack                                  1.772    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  AD9783_inst1/spi_data_reg_n_0_[10]
  To Clock:  AD9783_inst1/spi_data_reg_n_0_[10]

Setup :            1  Failing Endpoint ,  Worst Slack       -1.920ns,  Total Violation       -1.920ns
Hold  :            0  Failing Endpoints,  Worst Slack        7.769ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.920ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[10]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[10]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
                            (recovery check against falling-edge clock AD9783_inst1/spi_data_reg_n_0_[10]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/spi_data_reg_n_0_[10] fall@5.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@0.000ns)
  Data Path Delay:        9.797ns  (logic 0.053ns (0.541%)  route 9.744ns (99.459%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.661ns = ( 12.661 - 5.000 ) 
    Source Clock Delay      (SCD):    4.926ns
    Clock Pessimism Removal (CPR):    0.369ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.779     4.657    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y29         FDRE (Prop_fdre_C_Q)         0.269     4.926 r  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=3, routed)           6.727    11.653    AD9783_inst1/AD_9783_SPI_inst/spi_data_reg[10]
    SLICE_X41Y29         LUT3 (Prop_lut3_I1_O)        0.053    11.706 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=3, routed)           3.017    14.723    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X40Y29         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_data_reg_n_0_[10] fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.667     9.340    AD9783_inst1/clk_in
    SLICE_X45Y29         FDRE (Prop_fdre_C_Q)         0.216     9.556 f  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=3, routed)           2.537    12.093    AD9783_inst1/AD_9783_SPI_inst/spi_data_reg[10]
    SLICE_X41Y29         LUT3 (Prop_lut3_I0_O)        0.042    12.135 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=3, routed)           0.526    12.661    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X40Y29         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
                         clock pessimism              0.369    13.030    
                         clock uncertainty           -0.035    12.995    
    SLICE_X40Y29         LDCE (Recov_ldce_G_CLR)     -0.192    12.803    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC
  -------------------------------------------------------------------
                         required time                         12.803    
                         arrival time                         -14.723    
  -------------------------------------------------------------------
                         slack                                 -1.920    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.769ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[10]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[10]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
                            (removal check against falling-edge clock AD9783_inst1/spi_data_reg_n_0_[10]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/spi_data_reg_n_0_[10] fall@5.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@10.000ns)
  Data Path Delay:        4.802ns  (logic 0.028ns (0.583%)  route 4.774ns (99.417%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.301ns = ( 9.301 - 5.000 ) 
    Source Clock Delay      (SCD):    1.845ns = ( 11.845 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.408ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    11.101 r  BUFG_inst/O
                         net (fo=141, routed)         0.644    11.745    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y29         FDRE (Prop_fdre_C_Q)         0.100    11.845 r  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=3, routed)           3.219    15.065    AD9783_inst1/AD_9783_SPI_inst/spi_data_reg[10]
    SLICE_X41Y29         LUT3 (Prop_lut3_I1_O)        0.028    15.093 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=3, routed)           1.555    16.648    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X40Y29         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_data_reg_n_0_[10] fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=141, routed)         0.881     7.130    AD9783_inst1/clk_in
    SLICE_X45Y29         FDRE (Prop_fdre_C_Q)         0.124     7.254 f  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=3, routed)           1.689     8.943    AD9783_inst1/AD_9783_SPI_inst/spi_data_reg[10]
    SLICE_X41Y29         LUT3 (Prop_lut3_I0_O)        0.035     8.978 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=3, routed)           0.324     9.301    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X40Y29         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
                         clock pessimism             -0.408     8.893    
                         clock uncertainty            0.035     8.928    
    SLICE_X40Y29         LDCE (Remov_ldce_G_CLR)     -0.050     8.878    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC
  -------------------------------------------------------------------
                         required time                         -8.878    
                         arrival time                          16.648    
  -------------------------------------------------------------------
                         slack                                  7.769    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  AD9783_inst1/spi_trigger_reg_n_0
  To Clock:  AD9783_inst1/spi_data_reg_n_0_[10]

Setup :            0  Failing Endpoints,  Worst Slack        6.701ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.757ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.701ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
                            (recovery check against falling-edge clock AD9783_inst1/spi_data_reg_n_0_[10]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/spi_data_reg_n_0_[10] fall@15.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        5.972ns  (logic 0.053ns (0.887%)  route 5.919ns (99.113%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.901ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.661ns = ( 22.661 - 15.000 ) 
    Source Clock Delay      (SCD):    4.965ns = ( 9.965 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.779     9.657    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y29         FDCE (Prop_fdce_C_Q)         0.308     9.965 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=8, routed)           2.902    12.867    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X41Y29         LUT3 (Prop_lut3_I2_O)        0.053    12.920 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=3, routed)           3.017    15.937    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X40Y29         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_data_reg_n_0_[10] fall edge)
                                                     15.000    15.000 r  
    AA3                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    15.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    17.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    17.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.667    19.340    AD9783_inst1/clk_in
    SLICE_X45Y29         FDRE (Prop_fdre_C_Q)         0.216    19.556 f  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=3, routed)           2.537    22.093    AD9783_inst1/AD_9783_SPI_inst/spi_data_reg[10]
    SLICE_X41Y29         LUT3 (Prop_lut3_I0_O)        0.042    22.135 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=3, routed)           0.526    22.661    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X40Y29         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
                         clock pessimism              0.204    22.865    
                         clock uncertainty           -0.035    22.830    
    SLICE_X40Y29         LDCE (Recov_ldce_G_CLR)     -0.192    22.638    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC
  -------------------------------------------------------------------
                         required time                         22.638    
                         arrival time                         -15.937    
  -------------------------------------------------------------------
                         slack                                  6.701    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.757ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
                            (removal check against falling-edge clock AD9783_inst1/spi_data_reg_n_0_[10]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/spi_data_reg_n_0_[10] fall@5.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        2.997ns  (logic 0.028ns (0.934%)  route 2.969ns (99.066%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.301ns = ( 9.301 - 5.000 ) 
    Source Clock Delay      (SCD):    1.863ns = ( 6.863 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=141, routed)         0.644     6.745    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y29         FDCE (Prop_fdce_C_Q)         0.118     6.863 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=8, routed)           1.414     8.278    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X41Y29         LUT3 (Prop_lut3_I2_O)        0.028     8.306 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=3, routed)           1.555     9.861    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X40Y29         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_data_reg_n_0_[10] fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=141, routed)         0.881     7.130    AD9783_inst1/clk_in
    SLICE_X45Y29         FDRE (Prop_fdre_C_Q)         0.124     7.254 f  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=3, routed)           1.689     8.943    AD9783_inst1/AD_9783_SPI_inst/spi_data_reg[10]
    SLICE_X41Y29         LUT3 (Prop_lut3_I0_O)        0.035     8.978 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=3, routed)           0.324     9.301    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X40Y29         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
                         clock pessimism             -0.147     9.154    
    SLICE_X40Y29         LDCE (Remov_ldce_G_CLR)     -0.050     9.104    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC
  -------------------------------------------------------------------
                         required time                         -9.104    
                         arrival time                           9.861    
  -------------------------------------------------------------------
                         slack                                  0.757    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  rst_in
  To Clock:  AD9783_inst1/spi_data_reg_n_0_[10]

Setup :            0  Failing Endpoints,  Worst Slack        4.658ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.507ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.658ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
                            (recovery check against falling-edge clock AD9783_inst1/spi_data_reg_n_0_[10]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/spi_data_reg_n_0_[10] fall@15.000ns - rst_in fall@5.000ns)
  Data Path Delay:        5.353ns  (logic 0.053ns (0.990%)  route 5.300ns (99.010%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.661ns = ( 22.661 - 15.000 ) 
    Source Clock Delay      (SCD):    7.627ns = ( 12.627 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.269     9.538 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.887    10.425    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.545 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.774    12.319    clk__0_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y20         FDRE (Prop_fdre_C_Q)         0.308    12.627 f  rst_in_reg/Q
                         net (fo=139, routed)         2.283    14.910    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X41Y29         LUT3 (Prop_lut3_I0_O)        0.053    14.963 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=3, routed)           3.017    17.980    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X40Y29         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_data_reg_n_0_[10] fall edge)
                                                     15.000    15.000 r  
    AA3                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    15.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    17.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    17.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.667    19.340    AD9783_inst1/clk_in
    SLICE_X45Y29         FDRE (Prop_fdre_C_Q)         0.216    19.556 f  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=3, routed)           2.537    22.093    AD9783_inst1/AD_9783_SPI_inst/spi_data_reg[10]
    SLICE_X41Y29         LUT3 (Prop_lut3_I0_O)        0.042    22.135 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=3, routed)           0.526    22.661    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X40Y29         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
                         clock pessimism              0.204    22.865    
                         clock uncertainty           -0.035    22.830    
    SLICE_X40Y29         LDCE (Recov_ldce_G_CLR)     -0.192    22.638    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC
  -------------------------------------------------------------------
                         required time                         22.638    
                         arrival time                         -17.980    
  -------------------------------------------------------------------
                         slack                                  4.658    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.507ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
                            (removal check against falling-edge clock AD9783_inst1/spi_data_reg_n_0_[10]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/spi_data_reg_n_0_[10] fall@5.000ns - rst_in fall@5.000ns)
  Data Path Delay:        2.715ns  (logic 0.028ns (1.031%)  route 2.687ns (98.969%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.301ns = ( 9.301 - 5.000 ) 
    Source Clock Delay      (SCD):    2.896ns = ( 7.896 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=141, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.100     6.742 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.368     7.110    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.136 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.642     7.778    clk__0_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y20         FDRE (Prop_fdre_C_Q)         0.118     7.896 f  rst_in_reg/Q
                         net (fo=139, routed)         1.132     9.028    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X41Y29         LUT3 (Prop_lut3_I0_O)        0.028     9.056 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=3, routed)           1.555    10.611    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X40Y29         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_data_reg_n_0_[10] fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=141, routed)         0.881     7.130    AD9783_inst1/clk_in
    SLICE_X45Y29         FDRE (Prop_fdre_C_Q)         0.124     7.254 f  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=3, routed)           1.689     8.943    AD9783_inst1/AD_9783_SPI_inst/spi_data_reg[10]
    SLICE_X41Y29         LUT3 (Prop_lut3_I0_O)        0.035     8.978 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=3, routed)           0.324     9.301    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X40Y29         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
                         clock pessimism             -0.147     9.154    
    SLICE_X40Y29         LDCE (Remov_ldce_G_CLR)     -0.050     9.104    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC
  -------------------------------------------------------------------
                         required time                         -9.104    
                         arrival time                          10.611    
  -------------------------------------------------------------------
                         slack                                  1.507    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  AD9783_inst1/spi_data_reg_n_0_[15]
  To Clock:  AD9783_inst1/spi_data_reg_n_0_[15]

Setup :            1  Failing Endpoint ,  Worst Slack       -1.808ns,  Total Violation       -1.808ns
Hold  :            0  Failing Endpoints,  Worst Slack        7.691ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.808ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[15]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[15]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
                            (recovery check against falling-edge clock AD9783_inst1/spi_data_reg_n_0_[15]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/spi_data_reg_n_0_[15] fall@5.000ns - AD9783_inst1/spi_data_reg_n_0_[15] rise@0.000ns)
  Data Path Delay:        9.600ns  (logic 0.053ns (0.552%)  route 9.547ns (99.448%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.639ns = ( 12.639 - 5.000 ) 
    Source Clock Delay      (SCD):    4.926ns
    Clock Pessimism Removal (CPR):    0.369ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[15] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.779     4.657    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y29         FDRE (Prop_fdre_C_Q)         0.269     4.926 r  AD9783_inst1/spi_data_reg[15]/Q
                         net (fo=3, routed)           6.404    11.329    AD9783_inst1/AD_9783_SPI_inst/spi_data_reg[15]
    SLICE_X42Y29         LUT3 (Prop_lut3_I1_O)        0.053    11.382 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           3.144    14.526    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2_n_0
    SLICE_X41Y29         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_data_reg_n_0_[15] fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.667     9.340    AD9783_inst1/clk_in
    SLICE_X45Y29         FDRE (Prop_fdre_C_Q)         0.216     9.556 f  AD9783_inst1/spi_data_reg[15]/Q
                         net (fo=3, routed)           2.567    12.123    AD9783_inst1/AD_9783_SPI_inst/spi_data_reg[15]
    SLICE_X42Y29         LUT3 (Prop_lut3_I0_O)        0.042    12.165 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1/O
                         net (fo=2, routed)           0.474    12.639    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1_n_0
    SLICE_X41Y29         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
                         clock pessimism              0.369    13.008    
                         clock uncertainty           -0.035    12.973    
    SLICE_X41Y29         LDCE (Recov_ldce_G_CLR)     -0.255    12.718    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC
  -------------------------------------------------------------------
                         required time                         12.718    
                         arrival time                         -14.526    
  -------------------------------------------------------------------
                         slack                                 -1.808    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.691ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[15]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[15]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
                            (removal check against falling-edge clock AD9783_inst1/spi_data_reg_n_0_[15]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/spi_data_reg_n_0_[15] fall@5.000ns - AD9783_inst1/spi_data_reg_n_0_[15] rise@10.000ns)
  Data Path Delay:        4.692ns  (logic 0.028ns (0.597%)  route 4.664ns (99.403%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.288ns = ( 9.288 - 5.000 ) 
    Source Clock Delay      (SCD):    1.845ns = ( 11.845 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.408ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[15] rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    11.101 r  BUFG_inst/O
                         net (fo=141, routed)         0.644    11.745    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y29         FDRE (Prop_fdre_C_Q)         0.100    11.845 r  AD9783_inst1/spi_data_reg[15]/Q
                         net (fo=3, routed)           3.146    14.991    AD9783_inst1/AD_9783_SPI_inst/spi_data_reg[15]
    SLICE_X42Y29         LUT3 (Prop_lut3_I1_O)        0.028    15.019 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           1.519    16.537    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2_n_0
    SLICE_X41Y29         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_data_reg_n_0_[15] fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=141, routed)         0.881     7.130    AD9783_inst1/clk_in
    SLICE_X45Y29         FDRE (Prop_fdre_C_Q)         0.124     7.254 f  AD9783_inst1/spi_data_reg[15]/Q
                         net (fo=3, routed)           1.726     8.980    AD9783_inst1/AD_9783_SPI_inst/spi_data_reg[15]
    SLICE_X42Y29         LUT3 (Prop_lut3_I0_O)        0.035     9.015 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1/O
                         net (fo=2, routed)           0.274     9.288    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1_n_0
    SLICE_X41Y29         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
                         clock pessimism             -0.408     8.880    
                         clock uncertainty            0.035     8.915    
    SLICE_X41Y29         LDCE (Remov_ldce_G_CLR)     -0.069     8.846    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC
  -------------------------------------------------------------------
                         required time                         -8.846    
                         arrival time                          16.537    
  -------------------------------------------------------------------
                         slack                                  7.691    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  AD9783_inst1/spi_trigger_reg_n_0
  To Clock:  AD9783_inst1/spi_data_reg_n_0_[15]

Setup :            0  Failing Endpoints,  Worst Slack        6.177ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.876ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.177ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
                            (recovery check against falling-edge clock AD9783_inst1/spi_data_reg_n_0_[15]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/spi_data_reg_n_0_[15] fall@15.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        6.412ns  (logic 0.053ns (0.827%)  route 6.359ns (99.173%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.879ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.639ns = ( 22.639 - 15.000 ) 
    Source Clock Delay      (SCD):    4.965ns = ( 9.965 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.779     9.657    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y29         FDCE (Prop_fdce_C_Q)         0.308     9.965 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=8, routed)           3.215    13.180    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X42Y29         LUT3 (Prop_lut3_I2_O)        0.053    13.233 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           3.144    16.376    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2_n_0
    SLICE_X41Y29         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_data_reg_n_0_[15] fall edge)
                                                     15.000    15.000 r  
    AA3                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    15.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    17.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    17.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.667    19.340    AD9783_inst1/clk_in
    SLICE_X45Y29         FDRE (Prop_fdre_C_Q)         0.216    19.556 f  AD9783_inst1/spi_data_reg[15]/Q
                         net (fo=3, routed)           2.567    22.123    AD9783_inst1/AD_9783_SPI_inst/spi_data_reg[15]
    SLICE_X42Y29         LUT3 (Prop_lut3_I0_O)        0.042    22.165 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1/O
                         net (fo=2, routed)           0.474    22.639    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1_n_0
    SLICE_X41Y29         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
                         clock pessimism              0.204    22.843    
                         clock uncertainty           -0.035    22.808    
    SLICE_X41Y29         LDCE (Recov_ldce_G_CLR)     -0.255    22.553    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC
  -------------------------------------------------------------------
                         required time                         22.553    
                         arrival time                         -16.376    
  -------------------------------------------------------------------
                         slack                                  6.177    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.876ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
                            (removal check against falling-edge clock AD9783_inst1/spi_data_reg_n_0_[15]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/spi_data_reg_n_0_[15] fall@5.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        3.085ns  (logic 0.028ns (0.908%)  route 3.057ns (99.092%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.288ns = ( 9.288 - 5.000 ) 
    Source Clock Delay      (SCD):    1.863ns = ( 6.863 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=141, routed)         0.644     6.745    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y29         FDCE (Prop_fdce_C_Q)         0.118     6.863 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=8, routed)           1.538     8.402    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X42Y29         LUT3 (Prop_lut3_I2_O)        0.028     8.430 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           1.519     9.948    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2_n_0
    SLICE_X41Y29         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_data_reg_n_0_[15] fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=141, routed)         0.881     7.130    AD9783_inst1/clk_in
    SLICE_X45Y29         FDRE (Prop_fdre_C_Q)         0.124     7.254 f  AD9783_inst1/spi_data_reg[15]/Q
                         net (fo=3, routed)           1.726     8.980    AD9783_inst1/AD_9783_SPI_inst/spi_data_reg[15]
    SLICE_X42Y29         LUT3 (Prop_lut3_I0_O)        0.035     9.015 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1/O
                         net (fo=2, routed)           0.274     9.288    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1_n_0
    SLICE_X41Y29         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
                         clock pessimism             -0.147     9.141    
    SLICE_X41Y29         LDCE (Remov_ldce_G_CLR)     -0.069     9.072    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC
  -------------------------------------------------------------------
                         required time                         -9.072    
                         arrival time                           9.948    
  -------------------------------------------------------------------
                         slack                                  0.876    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  rst_in
  To Clock:  AD9783_inst1/spi_data_reg_n_0_[15]

Setup :            0  Failing Endpoints,  Worst Slack        4.758ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.375ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.758ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
                            (recovery check against falling-edge clock AD9783_inst1/spi_data_reg_n_0_[15]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/spi_data_reg_n_0_[15] fall@15.000ns - rst_in fall@5.000ns)
  Data Path Delay:        5.168ns  (logic 0.053ns (1.026%)  route 5.115ns (98.974%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.639ns = ( 22.639 - 15.000 ) 
    Source Clock Delay      (SCD):    7.627ns = ( 12.627 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.269     9.538 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.887    10.425    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.545 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.774    12.319    clk__0_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y20         FDRE (Prop_fdre_C_Q)         0.308    12.627 f  rst_in_reg/Q
                         net (fo=139, routed)         1.971    14.598    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X42Y29         LUT3 (Prop_lut3_I0_O)        0.053    14.651 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           3.144    17.795    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2_n_0
    SLICE_X41Y29         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_data_reg_n_0_[15] fall edge)
                                                     15.000    15.000 r  
    AA3                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    15.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    17.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    17.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.667    19.340    AD9783_inst1/clk_in
    SLICE_X45Y29         FDRE (Prop_fdre_C_Q)         0.216    19.556 f  AD9783_inst1/spi_data_reg[15]/Q
                         net (fo=3, routed)           2.567    22.123    AD9783_inst1/AD_9783_SPI_inst/spi_data_reg[15]
    SLICE_X42Y29         LUT3 (Prop_lut3_I0_O)        0.042    22.165 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1/O
                         net (fo=2, routed)           0.474    22.639    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1_n_0
    SLICE_X41Y29         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
                         clock pessimism              0.204    22.843    
                         clock uncertainty           -0.035    22.808    
    SLICE_X41Y29         LDCE (Recov_ldce_G_CLR)     -0.255    22.553    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC
  -------------------------------------------------------------------
                         required time                         22.553    
                         arrival time                         -17.795    
  -------------------------------------------------------------------
                         slack                                  4.758    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.375ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
                            (removal check against falling-edge clock AD9783_inst1/spi_data_reg_n_0_[15]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/spi_data_reg_n_0_[15] fall@5.000ns - rst_in fall@5.000ns)
  Data Path Delay:        2.551ns  (logic 0.028ns (1.098%)  route 2.523ns (98.902%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.245ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.288ns = ( 9.288 - 5.000 ) 
    Source Clock Delay      (SCD):    2.896ns = ( 7.896 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=141, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.100     6.742 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.368     7.110    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.136 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.642     7.778    clk__0_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y20         FDRE (Prop_fdre_C_Q)         0.118     7.896 f  rst_in_reg/Q
                         net (fo=139, routed)         1.004     8.901    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X42Y29         LUT3 (Prop_lut3_I0_O)        0.028     8.929 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           1.519    10.447    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2_n_0
    SLICE_X41Y29         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_data_reg_n_0_[15] fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=141, routed)         0.881     7.130    AD9783_inst1/clk_in
    SLICE_X45Y29         FDRE (Prop_fdre_C_Q)         0.124     7.254 f  AD9783_inst1/spi_data_reg[15]/Q
                         net (fo=3, routed)           1.726     8.980    AD9783_inst1/AD_9783_SPI_inst/spi_data_reg[15]
    SLICE_X42Y29         LUT3 (Prop_lut3_I0_O)        0.035     9.015 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1/O
                         net (fo=2, routed)           0.274     9.288    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1_n_0
    SLICE_X41Y29         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
                         clock pessimism             -0.147     9.141    
    SLICE_X41Y29         LDCE (Remov_ldce_G_CLR)     -0.069     9.072    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC
  -------------------------------------------------------------------
                         required time                         -9.072    
                         arrival time                          10.447    
  -------------------------------------------------------------------
                         slack                                  1.375    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  AD9783_inst1/spi_data_reg_n_0_[10]
  To Clock:  AD9783_inst1/spi_trigger_reg_n_0

Setup :            1  Failing Endpoint ,  Worst Slack       -3.631ns,  Total Violation       -3.631ns
Hold  :            0  Failing Endpoints,  Worst Slack        8.524ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.631ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[10]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[10]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
                            (recovery check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@0.000ns)
  Data Path Delay:        9.797ns  (logic 0.053ns (0.541%)  route 9.744ns (99.459%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.394ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.115ns = ( 11.115 - 5.000 ) 
    Source Clock Delay      (SCD):    4.926ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.779     4.657    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y29         FDRE (Prop_fdre_C_Q)         0.269     4.926 r  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=3, routed)           6.727    11.653    AD9783_inst1/AD_9783_SPI_inst/spi_data_reg[10]
    SLICE_X41Y29         LUT3 (Prop_lut3_I1_O)        0.053    11.706 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=3, routed)           3.017    14.723    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X40Y29         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.667     9.340    AD9783_inst1/clk_in
    SLICE_X46Y29         FDCE (Prop_fdce_C_Q)         0.248     9.588 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=8, routed)           0.959    10.547    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X41Y29         LUT3 (Prop_lut3_I1_O)        0.042    10.589 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=3, routed)           0.526    11.115    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X40Y29         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
                         clock pessimism              0.204    11.319    
                         clock uncertainty           -0.035    11.284    
    SLICE_X40Y29         LDCE (Recov_ldce_G_CLR)     -0.192    11.092    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC
  -------------------------------------------------------------------
                         required time                         11.092    
                         arrival time                         -14.723    
  -------------------------------------------------------------------
                         slack                                 -3.631    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.524ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[10]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[10]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
                            (removal check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@10.000ns)
  Data Path Delay:        4.802ns  (logic 0.028ns (0.583%)  route 4.774ns (99.417%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.285ns = ( 8.285 - 5.000 ) 
    Source Clock Delay      (SCD):    1.845ns = ( 11.845 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    11.101 r  BUFG_inst/O
                         net (fo=141, routed)         0.644    11.745    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y29         FDRE (Prop_fdre_C_Q)         0.100    11.845 r  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=3, routed)           3.219    15.065    AD9783_inst1/AD_9783_SPI_inst/spi_data_reg[10]
    SLICE_X41Y29         LUT3 (Prop_lut3_I1_O)        0.028    15.093 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=3, routed)           1.555    16.648    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X40Y29         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=141, routed)         0.881     7.130    AD9783_inst1/clk_in
    SLICE_X46Y29         FDCE (Prop_fdce_C_Q)         0.147     7.277 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=8, routed)           0.650     7.926    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X41Y29         LUT3 (Prop_lut3_I1_O)        0.035     7.961 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=3, routed)           0.324     8.285    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X40Y29         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
                         clock pessimism             -0.147     8.138    
                         clock uncertainty            0.035     8.173    
    SLICE_X40Y29         LDCE (Remov_ldce_G_CLR)     -0.050     8.123    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC
  -------------------------------------------------------------------
                         required time                         -8.123    
                         arrival time                          16.648    
  -------------------------------------------------------------------
                         slack                                  8.524    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  AD9783_inst1/spi_data_reg_n_0_[15]
  To Clock:  AD9783_inst1/spi_trigger_reg_n_0

Setup :            1  Failing Endpoint ,  Worst Slack       -3.546ns,  Total Violation       -3.546ns
Hold  :            0  Failing Endpoints,  Worst Slack        8.493ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.546ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[15]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[15]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
                            (recovery check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns - AD9783_inst1/spi_data_reg_n_0_[15] rise@0.000ns)
  Data Path Delay:        9.600ns  (logic 0.053ns (0.552%)  route 9.547ns (99.448%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.066ns = ( 11.066 - 5.000 ) 
    Source Clock Delay      (SCD):    4.926ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[15] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.779     4.657    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y29         FDRE (Prop_fdre_C_Q)         0.269     4.926 r  AD9783_inst1/spi_data_reg[15]/Q
                         net (fo=3, routed)           6.404    11.329    AD9783_inst1/AD_9783_SPI_inst/spi_data_reg[15]
    SLICE_X42Y29         LUT3 (Prop_lut3_I1_O)        0.053    11.382 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           3.144    14.526    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2_n_0
    SLICE_X41Y29         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.667     9.340    AD9783_inst1/clk_in
    SLICE_X46Y29         FDCE (Prop_fdce_C_Q)         0.248     9.588 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=8, routed)           0.962    10.550    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X42Y29         LUT3 (Prop_lut3_I1_O)        0.042    10.592 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1/O
                         net (fo=2, routed)           0.474    11.066    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1_n_0
    SLICE_X41Y29         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
                         clock pessimism              0.204    11.270    
                         clock uncertainty           -0.035    11.235    
    SLICE_X41Y29         LDCE (Recov_ldce_G_CLR)     -0.255    10.980    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC
  -------------------------------------------------------------------
                         required time                         10.980    
                         arrival time                         -14.526    
  -------------------------------------------------------------------
                         slack                                 -3.546    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.493ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[15]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[15]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
                            (removal check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns - AD9783_inst1/spi_data_reg_n_0_[15] rise@10.000ns)
  Data Path Delay:        4.692ns  (logic 0.028ns (0.597%)  route 4.664ns (99.403%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.233ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.225ns = ( 8.225 - 5.000 ) 
    Source Clock Delay      (SCD):    1.845ns = ( 11.845 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[15] rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    11.101 r  BUFG_inst/O
                         net (fo=141, routed)         0.644    11.745    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y29         FDRE (Prop_fdre_C_Q)         0.100    11.845 r  AD9783_inst1/spi_data_reg[15]/Q
                         net (fo=3, routed)           3.146    14.991    AD9783_inst1/AD_9783_SPI_inst/spi_data_reg[15]
    SLICE_X42Y29         LUT3 (Prop_lut3_I1_O)        0.028    15.019 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           1.519    16.537    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2_n_0
    SLICE_X41Y29         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=141, routed)         0.881     7.130    AD9783_inst1/clk_in
    SLICE_X46Y29         FDCE (Prop_fdce_C_Q)         0.147     7.277 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=8, routed)           0.640     7.916    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X42Y29         LUT3 (Prop_lut3_I1_O)        0.035     7.951 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1/O
                         net (fo=2, routed)           0.274     8.225    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1_n_0
    SLICE_X41Y29         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
                         clock pessimism             -0.147     8.078    
                         clock uncertainty            0.035     8.113    
    SLICE_X41Y29         LDCE (Remov_ldce_G_CLR)     -0.069     8.044    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC
  -------------------------------------------------------------------
                         required time                         -8.044    
                         arrival time                          16.537    
  -------------------------------------------------------------------
                         slack                                  8.493    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  AD9783_inst1/spi_trigger_reg_n_0
  To Clock:  AD9783_inst1/spi_trigger_reg_n_0

Setup :            0  Failing Endpoints,  Worst Slack        4.775ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.003ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.775ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
                            (recovery check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@15.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        6.412ns  (logic 0.053ns (0.827%)  route 6.359ns (99.173%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.478ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.066ns = ( 21.066 - 15.000 ) 
    Source Clock Delay      (SCD):    4.965ns = ( 9.965 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.779     9.657    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y29         FDCE (Prop_fdce_C_Q)         0.308     9.965 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=8, routed)           3.215    13.180    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X42Y29         LUT3 (Prop_lut3_I2_O)        0.053    13.233 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           3.144    16.376    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2_n_0
    SLICE_X41Y29         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                     15.000    15.000 r  
    AA3                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    15.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    17.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    17.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.667    19.340    AD9783_inst1/clk_in
    SLICE_X46Y29         FDCE (Prop_fdce_C_Q)         0.248    19.588 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=8, routed)           0.962    20.550    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X42Y29         LUT3 (Prop_lut3_I1_O)        0.042    20.592 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1/O
                         net (fo=2, routed)           0.474    21.066    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1_n_0
    SLICE_X41Y29         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
                         clock pessimism              0.376    21.442    
                         clock uncertainty           -0.035    21.407    
    SLICE_X41Y29         LDCE (Recov_ldce_G_CLR)     -0.255    21.152    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC
  -------------------------------------------------------------------
                         required time                         21.152    
                         arrival time                         -16.376    
  -------------------------------------------------------------------
                         slack                                  4.775    

Slack (MET) :             5.327ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
                            (recovery check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@15.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        5.972ns  (logic 0.053ns (0.887%)  route 5.919ns (99.113%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.527ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.115ns = ( 21.115 - 15.000 ) 
    Source Clock Delay      (SCD):    4.965ns = ( 9.965 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.779     9.657    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y29         FDCE (Prop_fdce_C_Q)         0.308     9.965 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=8, routed)           2.902    12.867    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X41Y29         LUT3 (Prop_lut3_I2_O)        0.053    12.920 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=3, routed)           3.017    15.937    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X40Y29         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                     15.000    15.000 r  
    AA3                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    15.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    17.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    17.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.667    19.340    AD9783_inst1/clk_in
    SLICE_X46Y29         FDCE (Prop_fdce_C_Q)         0.248    19.588 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=8, routed)           0.959    20.547    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X41Y29         LUT3 (Prop_lut3_I1_O)        0.042    20.589 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=3, routed)           0.526    21.115    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X40Y29         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
                         clock pessimism              0.376    21.491    
                         clock uncertainty           -0.035    21.456    
    SLICE_X40Y29         LDCE (Recov_ldce_G_CLR)     -0.192    21.264    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC
  -------------------------------------------------------------------
                         required time                         21.264    
                         arrival time                         -15.937    
  -------------------------------------------------------------------
                         slack                                  5.327    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.003ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
                            (removal check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        2.997ns  (logic 0.028ns (0.934%)  route 2.969ns (99.066%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.285ns = ( 8.285 - 5.000 ) 
    Source Clock Delay      (SCD):    1.863ns = ( 6.863 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=141, routed)         0.644     6.745    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y29         FDCE (Prop_fdce_C_Q)         0.118     6.863 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=8, routed)           1.414     8.278    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X41Y29         LUT3 (Prop_lut3_I2_O)        0.028     8.306 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=3, routed)           1.555     9.861    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X40Y29         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=141, routed)         0.881     7.130    AD9783_inst1/clk_in
    SLICE_X46Y29         FDCE (Prop_fdce_C_Q)         0.147     7.277 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=8, routed)           0.650     7.926    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X41Y29         LUT3 (Prop_lut3_I1_O)        0.035     7.961 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=3, routed)           0.324     8.285    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X40Y29         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
                         clock pessimism             -0.413     7.872    
                         clock uncertainty            0.035     7.907    
    SLICE_X40Y29         LDCE (Remov_ldce_G_CLR)     -0.050     7.857    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC
  -------------------------------------------------------------------
                         required time                         -7.857    
                         arrival time                           9.861    
  -------------------------------------------------------------------
                         slack                                  2.003    

Slack (MET) :             2.170ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
                            (removal check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        3.085ns  (logic 0.028ns (0.908%)  route 3.057ns (99.092%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.949ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.225ns = ( 8.225 - 5.000 ) 
    Source Clock Delay      (SCD):    1.863ns = ( 6.863 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=141, routed)         0.644     6.745    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y29         FDCE (Prop_fdce_C_Q)         0.118     6.863 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=8, routed)           1.538     8.402    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X42Y29         LUT3 (Prop_lut3_I2_O)        0.028     8.430 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           1.519     9.948    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2_n_0
    SLICE_X41Y29         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=141, routed)         0.881     7.130    AD9783_inst1/clk_in
    SLICE_X46Y29         FDCE (Prop_fdce_C_Q)         0.147     7.277 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=8, routed)           0.640     7.916    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X42Y29         LUT3 (Prop_lut3_I1_O)        0.035     7.951 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1/O
                         net (fo=2, routed)           0.274     8.225    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1_n_0
    SLICE_X41Y29         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
                         clock pessimism             -0.413     7.812    
                         clock uncertainty            0.035     7.847    
    SLICE_X41Y29         LDCE (Remov_ldce_G_CLR)     -0.069     7.778    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC
  -------------------------------------------------------------------
                         required time                         -7.778    
                         arrival time                           9.948    
  -------------------------------------------------------------------
                         slack                                  2.170    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  rst_in
  To Clock:  AD9783_inst1/spi_trigger_reg_n_0

Setup :            0  Failing Endpoints,  Worst Slack        3.112ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.686ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.112ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
                            (recovery check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@15.000ns - rst_in fall@5.000ns)
  Data Path Delay:        5.353ns  (logic 0.053ns (0.990%)  route 5.300ns (99.010%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.307ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.115ns = ( 21.115 - 15.000 ) 
    Source Clock Delay      (SCD):    7.627ns = ( 12.627 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.269     9.538 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.887    10.425    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.545 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.774    12.319    clk__0_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y20         FDRE (Prop_fdre_C_Q)         0.308    12.627 f  rst_in_reg/Q
                         net (fo=139, routed)         2.283    14.910    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X41Y29         LUT3 (Prop_lut3_I0_O)        0.053    14.963 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=3, routed)           3.017    17.980    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X40Y29         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                     15.000    15.000 r  
    AA3                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    15.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    17.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    17.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.667    19.340    AD9783_inst1/clk_in
    SLICE_X46Y29         FDCE (Prop_fdce_C_Q)         0.248    19.588 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=8, routed)           0.959    20.547    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X41Y29         LUT3 (Prop_lut3_I1_O)        0.042    20.589 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=3, routed)           0.526    21.115    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X40Y29         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
                         clock pessimism              0.204    21.319    
                         clock uncertainty           -0.035    21.284    
    SLICE_X40Y29         LDCE (Recov_ldce_G_CLR)     -0.192    21.092    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC
  -------------------------------------------------------------------
                         required time                         21.092    
                         arrival time                         -17.980    
  -------------------------------------------------------------------
                         slack                                  3.112    

Slack (MET) :             3.185ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
                            (recovery check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@15.000ns - rst_in fall@5.000ns)
  Data Path Delay:        5.168ns  (logic 0.053ns (1.026%)  route 5.115ns (98.974%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.357ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.066ns = ( 21.066 - 15.000 ) 
    Source Clock Delay      (SCD):    7.627ns = ( 12.627 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.269     9.538 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.887    10.425    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.545 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.774    12.319    clk__0_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y20         FDRE (Prop_fdre_C_Q)         0.308    12.627 f  rst_in_reg/Q
                         net (fo=139, routed)         1.971    14.598    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X42Y29         LUT3 (Prop_lut3_I0_O)        0.053    14.651 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           3.144    17.795    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2_n_0
    SLICE_X41Y29         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                     15.000    15.000 r  
    AA3                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    15.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    17.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    17.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.667    19.340    AD9783_inst1/clk_in
    SLICE_X46Y29         FDCE (Prop_fdce_C_Q)         0.248    19.588 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=8, routed)           0.962    20.550    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X42Y29         LUT3 (Prop_lut3_I1_O)        0.042    20.592 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1/O
                         net (fo=2, routed)           0.474    21.066    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1_n_0
    SLICE_X41Y29         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
                         clock pessimism              0.204    21.270    
                         clock uncertainty           -0.035    21.235    
    SLICE_X41Y29         LDCE (Recov_ldce_G_CLR)     -0.255    20.980    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC
  -------------------------------------------------------------------
                         required time                         20.980    
                         arrival time                         -17.795    
  -------------------------------------------------------------------
                         slack                                  3.185    

Slack (MET) :             6.695ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/CLR
                            (recovery check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@15.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.776ns  (logic 0.000ns (0.000%)  route 1.776ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -1.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.121ns = ( 21.121 - 15.000 ) 
    Source Clock Delay      (SCD):    7.627ns = ( 12.627 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.269     9.538 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.887    10.425    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.545 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.774    12.319    clk__0_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y20         FDRE (Prop_fdre_C_Q)         0.308    12.627 f  rst_in_reg/Q
                         net (fo=139, routed)         1.776    14.403    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X40Y27         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                     15.000    15.000 r  
    AA3                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    15.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    17.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    17.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.667    19.340    AD9783_inst1/clk_in
    SLICE_X46Y29         FDCE (Prop_fdce_C_Q)         0.248    19.588 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=8, routed)           1.227    20.816    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X41Y27         LUT2 (Prop_lut2_I0_O)        0.042    20.858 f  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.263    21.121    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X40Y27         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
                         clock pessimism              0.204    21.325    
                         clock uncertainty           -0.035    21.289    
    SLICE_X40Y27         LDCE (Recov_ldce_G_CLR)     -0.192    21.097    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC
  -------------------------------------------------------------------
                         required time                         21.097    
                         arrival time                         -14.403    
  -------------------------------------------------------------------
                         slack                                  6.695    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.686ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/CLR
                            (removal check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns - rst_in fall@5.000ns)
  Data Path Delay:        0.865ns  (logic 0.000ns (0.000%)  route 0.865ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.229ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.273ns = ( 8.273 - 5.000 ) 
    Source Clock Delay      (SCD):    2.896ns = ( 7.896 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=141, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.100     6.742 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.368     7.110    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.136 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.642     7.778    clk__0_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y20         FDRE (Prop_fdre_C_Q)         0.118     7.896 f  rst_in_reg/Q
                         net (fo=139, routed)         0.865     8.761    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X40Y27         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=141, routed)         0.881     7.130    AD9783_inst1/clk_in
    SLICE_X46Y29         FDCE (Prop_fdce_C_Q)         0.147     7.277 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=8, routed)           0.812     8.089    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X41Y27         LUT2 (Prop_lut2_I0_O)        0.035     8.124 f  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.149     8.273    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X40Y27         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
                         clock pessimism             -0.147     8.126    
    SLICE_X40Y27         LDCE (Remov_ldce_G_CLR)     -0.050     8.076    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC
  -------------------------------------------------------------------
                         required time                         -8.076    
                         arrival time                           8.761    
  -------------------------------------------------------------------
                         slack                                  0.686    

Slack (MET) :             2.439ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
                            (removal check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns - rst_in fall@5.000ns)
  Data Path Delay:        2.551ns  (logic 0.028ns (1.098%)  route 2.523ns (98.902%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.225ns = ( 8.225 - 5.000 ) 
    Source Clock Delay      (SCD):    2.896ns = ( 7.896 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=141, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.100     6.742 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.368     7.110    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.136 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.642     7.778    clk__0_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y20         FDRE (Prop_fdre_C_Q)         0.118     7.896 f  rst_in_reg/Q
                         net (fo=139, routed)         1.004     8.901    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X42Y29         LUT3 (Prop_lut3_I0_O)        0.028     8.929 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           1.519    10.447    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2_n_0
    SLICE_X41Y29         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=141, routed)         0.881     7.130    AD9783_inst1/clk_in
    SLICE_X46Y29         FDCE (Prop_fdce_C_Q)         0.147     7.277 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=8, routed)           0.640     7.916    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X42Y29         LUT3 (Prop_lut3_I1_O)        0.035     7.951 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1/O
                         net (fo=2, routed)           0.274     8.225    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1_n_0
    SLICE_X41Y29         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
                         clock pessimism             -0.147     8.078    
    SLICE_X41Y29         LDCE (Remov_ldce_G_CLR)     -0.069     8.009    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC
  -------------------------------------------------------------------
                         required time                         -8.009    
                         arrival time                          10.447    
  -------------------------------------------------------------------
                         slack                                  2.439    

Slack (MET) :             2.524ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
                            (removal check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns - rst_in fall@5.000ns)
  Data Path Delay:        2.715ns  (logic 0.028ns (1.031%)  route 2.687ns (98.969%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.242ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.285ns = ( 8.285 - 5.000 ) 
    Source Clock Delay      (SCD):    2.896ns = ( 7.896 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=141, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.100     6.742 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.368     7.110    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.136 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.642     7.778    clk__0_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y20         FDRE (Prop_fdre_C_Q)         0.118     7.896 f  rst_in_reg/Q
                         net (fo=139, routed)         1.132     9.028    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X41Y29         LUT3 (Prop_lut3_I0_O)        0.028     9.056 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=3, routed)           1.555    10.611    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X40Y29         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=141, routed)         0.881     7.130    AD9783_inst1/clk_in
    SLICE_X46Y29         FDCE (Prop_fdce_C_Q)         0.147     7.277 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=8, routed)           0.650     7.926    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X41Y29         LUT3 (Prop_lut3_I1_O)        0.035     7.961 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=3, routed)           0.324     8.285    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X40Y29         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
                         clock pessimism             -0.147     8.138    
    SLICE_X40Y29         LDCE (Remov_ldce_G_CLR)     -0.050     8.088    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC
  -------------------------------------------------------------------
                         required time                         -8.088    
                         arrival time                          10.611    
  -------------------------------------------------------------------
                         slack                                  2.524    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  ADC2/spi_data[7]
  To Clock:  ADC2/LTC2195_SPI_inst/spi_clk

Setup :            0  Failing Endpoints,  Worst Slack        4.346ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.066ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.346ns  (required time - arrival time)
  Source:                 ADC2/spi_data_reg[7]/Q
                            (clock source 'ADC2/spi_data[7]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[7]_P/PRE
                            (recovery check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_data[7] fall@5.000ns)
  Data Path Delay:        2.977ns  (logic 0.035ns (1.176%)  route 2.942ns (98.824%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.453ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.555ns = ( 14.555 - 10.000 ) 
    Source Clock Delay      (SCD):    2.249ns = ( 7.249 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[7] fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=141, routed)         0.876     7.125    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y30         FDRE (Prop_fdre_C_Q)         0.124     7.249 f  ADC2/spi_data_reg[7]/Q
                         net (fo=3, routed)           1.509     8.757    ADC2/LTC2195_SPI_inst/spi_data[0]
    SLICE_X52Y27         LUT3 (Prop_lut3_I0_O)        0.035     8.792 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           1.433    10.225    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1_n_0
    SLICE_X53Y26         FDPE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    11.101 r  BUFG_inst/O
                         net (fo=141, routed)         0.640    11.741    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X54Y33         FDCE (Prop_fdce_C_Q)         0.107    11.848 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.009    13.858    spi_clk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.062    13.920 r  spi_clk_BUFG_inst/O
                         net (fo=40, routed)          0.635    14.555    ADC2/LTC2195_SPI_inst/spi_clk_BUFG
    SLICE_X53Y26         FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[7]_P/C
                         clock pessimism              0.147    14.702    
                         clock uncertainty           -0.035    14.666    
    SLICE_X53Y26         FDPE (Recov_fdpe_C_PRE)     -0.095    14.571    ADC2/LTC2195_SPI_inst/data_out_reg[7]_P
  -------------------------------------------------------------------
                         required time                         14.571    
                         arrival time                         -10.225    
  -------------------------------------------------------------------
                         slack                                  4.346    

Slack (MET) :             5.632ns  (required time - arrival time)
  Source:                 ADC2/spi_data_reg[7]/Q
                            (clock source 'ADC2/spi_data[7]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[7]_C/CLR
                            (recovery check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_data[7] rise@0.000ns)
  Data Path Delay:        9.384ns  (logic 0.053ns (0.565%)  route 9.331ns (99.435%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        5.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.022ns = ( 20.022 - 10.000 ) 
    Source Clock Delay      (SCD):    4.920ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[7] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.773     4.651    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y30         FDRE (Prop_fdre_C_Q)         0.269     4.920 r  ADC2/spi_data_reg[7]/Q
                         net (fo=3, routed)           6.434    11.353    ADC2/LTC2195_SPI_inst/spi_data[0]
    SLICE_X53Y28         LUT3 (Prop_lut3_I1_O)        0.053    11.406 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           2.897    14.303    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2_n_0
    SLICE_X53Y28         FDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.662    14.335    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X54Y33         FDCE (Prop_fdce_C_Q)         0.226    14.561 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.607    18.169    spi_clk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.194    18.363 r  spi_clk_BUFG_inst/O
                         net (fo=40, routed)          1.659    20.022    ADC2/LTC2195_SPI_inst/spi_clk_BUFG
    SLICE_X53Y28         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[7]_C/C
                         clock pessimism              0.204    20.226    
                         clock uncertainty           -0.035    20.190    
    SLICE_X53Y28         FDCE (Recov_fdce_C_CLR)     -0.255    19.935    ADC2/LTC2195_SPI_inst/data_out_reg[7]_C
  -------------------------------------------------------------------
                         required time                         19.935    
                         arrival time                         -14.303    
  -------------------------------------------------------------------
                         slack                                  5.632    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.066ns  (arrival time - required time)
  Source:                 ADC2/spi_data_reg[7]/Q
                            (clock source 'ADC2/spi_data[7]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[7]_C/CLR
                            (removal check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_data[7] rise@0.000ns)
  Data Path Delay:        4.578ns  (logic 0.028ns (0.612%)  route 4.550ns (99.388%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.580ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.568ns
    Source Clock Delay      (SCD):    1.840ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[7] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=141, routed)         0.639     1.740    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y30         FDRE (Prop_fdre_C_Q)         0.100     1.840 r  ADC2/spi_data_reg[7]/Q
                         net (fo=3, routed)           3.117     4.957    ADC2/LTC2195_SPI_inst/spi_data[0]
    SLICE_X53Y28         LUT3 (Prop_lut3_I1_O)        0.028     4.985 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           1.433     6.418    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2_n_0
    SLICE_X53Y28         FDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=141, routed)         0.877     2.126    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X54Y33         FDCE (Prop_fdce_C_Q)         0.133     2.259 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.360     4.619    spi_clk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.075     4.694 r  spi_clk_BUFG_inst/O
                         net (fo=40, routed)          0.874     5.568    ADC2/LTC2195_SPI_inst/spi_clk_BUFG
    SLICE_X53Y28         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[7]_C/C
                         clock pessimism             -0.147     5.421    
    SLICE_X53Y28         FDCE (Remov_fdce_C_CLR)     -0.069     5.352    ADC2/LTC2195_SPI_inst/data_out_reg[7]_C
  -------------------------------------------------------------------
                         required time                         -5.352    
                         arrival time                           6.418    
  -------------------------------------------------------------------
                         slack                                  1.066    

Slack (MET) :             3.034ns  (arrival time - required time)
  Source:                 ADC2/spi_data_reg[7]/Q
                            (clock source 'ADC2/spi_data[7]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[7]_P/PRE
                            (removal check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_data[7] fall@5.000ns)
  Data Path Delay:        4.352ns  (logic 0.042ns (0.965%)  route 4.310ns (99.035%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        6.437ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    11.192ns
    Source Clock Delay      (SCD):    4.550ns = ( 9.550 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[7] fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.661     9.334    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y30         FDRE (Prop_fdre_C_Q)         0.216     9.550 f  ADC2/spi_data_reg[7]/Q
                         net (fo=3, routed)           2.241    11.791    ADC2/LTC2195_SPI_inst/spi_data[0]
    SLICE_X52Y27         LUT3 (Prop_lut3_I0_O)        0.042    11.833 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           2.069    13.902    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1_n_0
    SLICE_X53Y26         FDPE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.775     4.653    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X54Y33         FDCE (Prop_fdce_C_Q)         0.282     4.935 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           4.269     9.204    spi_clk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.220     9.424 r  spi_clk_BUFG_inst/O
                         net (fo=40, routed)          1.768    11.192    ADC2/LTC2195_SPI_inst/spi_clk_BUFG
    SLICE_X53Y26         FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[7]_P/C
                         clock pessimism             -0.204    10.988    
                         clock uncertainty            0.035    11.023    
    SLICE_X53Y26         FDPE (Remov_fdpe_C_PRE)     -0.155    10.868    ADC2/LTC2195_SPI_inst/data_out_reg[7]_P
  -------------------------------------------------------------------
                         required time                        -10.868    
                         arrival time                          13.902    
  -------------------------------------------------------------------
                         slack                                  3.034    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  ADC2/spi_data[8]
  To Clock:  ADC2/LTC2195_SPI_inst/spi_clk

Setup :            0  Failing Endpoints,  Worst Slack        4.173ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.538ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.173ns  (required time - arrival time)
  Source:                 ADC2/spi_data_reg[8]/Q
                            (clock source 'ADC2/spi_data[8]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[8]_P/PRE
                            (recovery check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_data[8] fall@5.000ns)
  Data Path Delay:        3.131ns  (logic 0.035ns (1.118%)  route 3.096ns (98.882%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.434ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.556ns = ( 14.556 - 10.000 ) 
    Source Clock Delay      (SCD):    2.269ns = ( 7.269 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[8] fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=141, routed)         0.873     7.122    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y29         FDRE (Prop_fdre_C_Q)         0.147     7.269 f  ADC2/spi_data_reg[8]/Q
                         net (fo=3, routed)           1.375     8.644    ADC2/LTC2195_SPI_inst/spi_data[1]
    SLICE_X53Y27         LUT3 (Prop_lut3_I0_O)        0.035     8.679 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1/O
                         net (fo=3, routed)           1.721    10.400    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0
    SLICE_X51Y27         FDPE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    11.101 r  BUFG_inst/O
                         net (fo=141, routed)         0.640    11.741    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X54Y33         FDCE (Prop_fdce_C_Q)         0.107    11.848 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.009    13.858    spi_clk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.062    13.920 r  spi_clk_BUFG_inst/O
                         net (fo=40, routed)          0.636    14.556    ADC2/LTC2195_SPI_inst/spi_clk_BUFG
    SLICE_X51Y27         FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_P/C
                         clock pessimism              0.147    14.703    
                         clock uncertainty           -0.035    14.667    
    SLICE_X51Y27         FDPE (Recov_fdpe_C_PRE)     -0.095    14.572    ADC2/LTC2195_SPI_inst/data_out_reg[8]_P
  -------------------------------------------------------------------
                         required time                         14.572    
                         arrival time                         -10.400    
  -------------------------------------------------------------------
                         slack                                  4.173    

Slack (MET) :             4.273ns  (required time - arrival time)
  Source:                 ADC2/spi_data_reg[8]/Q
                            (clock source 'ADC2/spi_data[8]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[5]_P/PRE
                            (recovery check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_data[8] fall@5.000ns)
  Data Path Delay:        3.021ns  (logic 0.035ns (1.158%)  route 2.986ns (98.842%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.431ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.553ns = ( 14.553 - 10.000 ) 
    Source Clock Delay      (SCD):    2.269ns = ( 7.269 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[8] fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=141, routed)         0.873     7.122    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y29         FDRE (Prop_fdre_C_Q)         0.147     7.269 f  ADC2/spi_data_reg[8]/Q
                         net (fo=3, routed)           1.375     8.644    ADC2/LTC2195_SPI_inst/spi_data[1]
    SLICE_X53Y27         LUT3 (Prop_lut3_I0_O)        0.035     8.679 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1/O
                         net (fo=3, routed)           1.611    10.290    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0
    SLICE_X54Y26         FDPE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[5]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    11.101 r  BUFG_inst/O
                         net (fo=141, routed)         0.640    11.741    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X54Y33         FDCE (Prop_fdce_C_Q)         0.107    11.848 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.009    13.858    spi_clk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.062    13.920 r  spi_clk_BUFG_inst/O
                         net (fo=40, routed)          0.633    14.553    ADC2/LTC2195_SPI_inst/spi_clk_BUFG
    SLICE_X54Y26         FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[5]_P/C
                         clock pessimism              0.147    14.700    
                         clock uncertainty           -0.035    14.664    
    SLICE_X54Y26         FDPE (Recov_fdpe_C_PRE)     -0.102    14.562    ADC2/LTC2195_SPI_inst/data_out_reg[5]_P
  -------------------------------------------------------------------
                         required time                         14.562    
                         arrival time                         -10.290    
  -------------------------------------------------------------------
                         slack                                  4.273    

Slack (MET) :             4.929ns  (required time - arrival time)
  Source:                 ADC2/spi_data_reg[8]/Q
                            (clock source 'ADC2/spi_data[8]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[5]_C/CLR
                            (recovery check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_data[8] rise@0.000ns)
  Data Path Delay:        10.050ns  (logic 0.053ns (0.527%)  route 9.997ns (99.473%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        5.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.021ns = ( 20.021 - 10.000 ) 
    Source Clock Delay      (SCD):    4.956ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[8] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.770     4.648    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y29         FDRE (Prop_fdre_C_Q)         0.308     4.956 r  ADC2/spi_data_reg[8]/Q
                         net (fo=3, routed)           6.899    11.854    ADC2/LTC2195_SPI_inst/spi_data[1]
    SLICE_X53Y27         LUT3 (Prop_lut3_I1_O)        0.053    11.907 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2/O
                         net (fo=3, routed)           3.098    15.005    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2_n_0
    SLICE_X52Y27         FDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[5]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.662    14.335    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X54Y33         FDCE (Prop_fdce_C_Q)         0.226    14.561 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.607    18.169    spi_clk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.194    18.363 r  spi_clk_BUFG_inst/O
                         net (fo=40, routed)          1.658    20.021    ADC2/LTC2195_SPI_inst/spi_clk_BUFG
    SLICE_X52Y27         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[5]_C/C
                         clock pessimism              0.204    20.225    
                         clock uncertainty           -0.035    20.189    
    SLICE_X52Y27         FDCE (Recov_fdce_C_CLR)     -0.255    19.934    ADC2/LTC2195_SPI_inst/data_out_reg[5]_C
  -------------------------------------------------------------------
                         required time                         19.934    
                         arrival time                         -15.005    
  -------------------------------------------------------------------
                         slack                                  4.929    

Slack (MET) :             4.929ns  (required time - arrival time)
  Source:                 ADC2/spi_data_reg[8]/Q
                            (clock source 'ADC2/spi_data[8]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[8]_C/CLR
                            (recovery check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_data[8] rise@0.000ns)
  Data Path Delay:        10.050ns  (logic 0.053ns (0.527%)  route 9.997ns (99.473%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        5.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.021ns = ( 20.021 - 10.000 ) 
    Source Clock Delay      (SCD):    4.956ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[8] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.770     4.648    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y29         FDRE (Prop_fdre_C_Q)         0.308     4.956 r  ADC2/spi_data_reg[8]/Q
                         net (fo=3, routed)           6.899    11.854    ADC2/LTC2195_SPI_inst/spi_data[1]
    SLICE_X53Y27         LUT3 (Prop_lut3_I1_O)        0.053    11.907 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2/O
                         net (fo=3, routed)           3.098    15.005    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2_n_0
    SLICE_X52Y27         FDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.662    14.335    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X54Y33         FDCE (Prop_fdce_C_Q)         0.226    14.561 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.607    18.169    spi_clk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.194    18.363 r  spi_clk_BUFG_inst/O
                         net (fo=40, routed)          1.658    20.021    ADC2/LTC2195_SPI_inst/spi_clk_BUFG
    SLICE_X52Y27         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_C/C
                         clock pessimism              0.204    20.225    
                         clock uncertainty           -0.035    20.189    
    SLICE_X52Y27         FDCE (Recov_fdce_C_CLR)     -0.255    19.934    ADC2/LTC2195_SPI_inst/data_out_reg[8]_C
  -------------------------------------------------------------------
                         required time                         19.934    
                         arrival time                         -15.005    
  -------------------------------------------------------------------
                         slack                                  4.929    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.538ns  (arrival time - required time)
  Source:                 ADC2/spi_data_reg[8]/Q
                            (clock source 'ADC2/spi_data[8]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[5]_C/CLR
                            (removal check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_data[8] rise@0.000ns)
  Data Path Delay:        5.034ns  (logic 0.028ns (0.556%)  route 5.006ns (99.444%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.564ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.567ns
    Source Clock Delay      (SCD):    1.855ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[8] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=141, routed)         0.636     1.737    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y29         FDRE (Prop_fdre_C_Q)         0.118     1.855 r  ADC2/spi_data_reg[8]/Q
                         net (fo=3, routed)           3.489     5.344    ADC2/LTC2195_SPI_inst/spi_data[1]
    SLICE_X53Y27         LUT3 (Prop_lut3_I1_O)        0.028     5.372 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2/O
                         net (fo=3, routed)           1.517     6.889    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2_n_0
    SLICE_X52Y27         FDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[5]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=141, routed)         0.877     2.126    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X54Y33         FDCE (Prop_fdce_C_Q)         0.133     2.259 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.360     4.619    spi_clk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.075     4.694 r  spi_clk_BUFG_inst/O
                         net (fo=40, routed)          0.873     5.567    ADC2/LTC2195_SPI_inst/spi_clk_BUFG
    SLICE_X52Y27         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[5]_C/C
                         clock pessimism             -0.147     5.420    
    SLICE_X52Y27         FDCE (Remov_fdce_C_CLR)     -0.069     5.351    ADC2/LTC2195_SPI_inst/data_out_reg[5]_C
  -------------------------------------------------------------------
                         required time                         -5.351    
                         arrival time                           6.889    
  -------------------------------------------------------------------
                         slack                                  1.538    

Slack (MET) :             1.538ns  (arrival time - required time)
  Source:                 ADC2/spi_data_reg[8]/Q
                            (clock source 'ADC2/spi_data[8]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[8]_C/CLR
                            (removal check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_data[8] rise@0.000ns)
  Data Path Delay:        5.034ns  (logic 0.028ns (0.556%)  route 5.006ns (99.444%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.564ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.567ns
    Source Clock Delay      (SCD):    1.855ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[8] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=141, routed)         0.636     1.737    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y29         FDRE (Prop_fdre_C_Q)         0.118     1.855 r  ADC2/spi_data_reg[8]/Q
                         net (fo=3, routed)           3.489     5.344    ADC2/LTC2195_SPI_inst/spi_data[1]
    SLICE_X53Y27         LUT3 (Prop_lut3_I1_O)        0.028     5.372 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2/O
                         net (fo=3, routed)           1.517     6.889    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2_n_0
    SLICE_X52Y27         FDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=141, routed)         0.877     2.126    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X54Y33         FDCE (Prop_fdce_C_Q)         0.133     2.259 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.360     4.619    spi_clk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.075     4.694 r  spi_clk_BUFG_inst/O
                         net (fo=40, routed)          0.873     5.567    ADC2/LTC2195_SPI_inst/spi_clk_BUFG
    SLICE_X52Y27         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_C/C
                         clock pessimism             -0.147     5.420    
    SLICE_X52Y27         FDCE (Remov_fdce_C_CLR)     -0.069     5.351    ADC2/LTC2195_SPI_inst/data_out_reg[8]_C
  -------------------------------------------------------------------
                         required time                         -5.351    
                         arrival time                           6.889    
  -------------------------------------------------------------------
                         slack                                  1.538    

Slack (MET) :             3.124ns  (arrival time - required time)
  Source:                 ADC2/spi_data_reg[8]/Q
                            (clock source 'ADC2/spi_data[8]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[5]_P/PRE
                            (removal check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_data[8] fall@5.000ns)
  Data Path Delay:        4.441ns  (logic 0.042ns (0.946%)  route 4.399ns (99.054%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        6.406ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    11.190ns
    Source Clock Delay      (SCD):    4.579ns = ( 9.579 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[8] fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.658     9.331    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y29         FDRE (Prop_fdre_C_Q)         0.248     9.579 f  ADC2/spi_data_reg[8]/Q
                         net (fo=3, routed)           2.051    11.630    ADC2/LTC2195_SPI_inst/spi_data[1]
    SLICE_X53Y27         LUT3 (Prop_lut3_I0_O)        0.042    11.672 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1/O
                         net (fo=3, routed)           2.348    14.020    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0
    SLICE_X54Y26         FDPE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[5]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.775     4.653    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X54Y33         FDCE (Prop_fdce_C_Q)         0.282     4.935 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           4.269     9.204    spi_clk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.220     9.424 r  spi_clk_BUFG_inst/O
                         net (fo=40, routed)          1.766    11.190    ADC2/LTC2195_SPI_inst/spi_clk_BUFG
    SLICE_X54Y26         FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[5]_P/C
                         clock pessimism             -0.204    10.986    
                         clock uncertainty            0.035    11.021    
    SLICE_X54Y26         FDPE (Remov_fdpe_C_PRE)     -0.124    10.897    ADC2/LTC2195_SPI_inst/data_out_reg[5]_P
  -------------------------------------------------------------------
                         required time                        -10.897    
                         arrival time                          14.020    
  -------------------------------------------------------------------
                         slack                                  3.124    

Slack (MET) :             3.327ns  (arrival time - required time)
  Source:                 ADC2/spi_data_reg[8]/Q
                            (clock source 'ADC2/spi_data[8]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[8]_P/PRE
                            (removal check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_data[8] fall@5.000ns)
  Data Path Delay:        4.616ns  (logic 0.042ns (0.910%)  route 4.574ns (99.090%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        6.409ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    11.193ns
    Source Clock Delay      (SCD):    4.579ns = ( 9.579 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[8] fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.658     9.331    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y29         FDRE (Prop_fdre_C_Q)         0.248     9.579 f  ADC2/spi_data_reg[8]/Q
                         net (fo=3, routed)           2.051    11.630    ADC2/LTC2195_SPI_inst/spi_data[1]
    SLICE_X53Y27         LUT3 (Prop_lut3_I0_O)        0.042    11.672 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1/O
                         net (fo=3, routed)           2.523    14.195    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0
    SLICE_X51Y27         FDPE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.775     4.653    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X54Y33         FDCE (Prop_fdce_C_Q)         0.282     4.935 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           4.269     9.204    spi_clk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.220     9.424 r  spi_clk_BUFG_inst/O
                         net (fo=40, routed)          1.769    11.193    ADC2/LTC2195_SPI_inst/spi_clk_BUFG
    SLICE_X51Y27         FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_P/C
                         clock pessimism             -0.204    10.989    
                         clock uncertainty            0.035    11.024    
    SLICE_X51Y27         FDPE (Remov_fdpe_C_PRE)     -0.155    10.869    ADC2/LTC2195_SPI_inst/data_out_reg[8]_P
  -------------------------------------------------------------------
                         required time                        -10.869    
                         arrival time                          14.195    
  -------------------------------------------------------------------
                         slack                                  3.327    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  ADC2/spi_data[9]
  To Clock:  ADC2/LTC2195_SPI_inst/spi_clk

Setup :            0  Failing Endpoints,  Worst Slack        3.320ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.831ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.320ns  (required time - arrival time)
  Source:                 ADC2/spi_data_reg[9]/Q
                            (clock source 'ADC2/spi_data[9]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[9]_P/PRE
                            (recovery check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_data[9] fall@5.000ns)
  Data Path Delay:        6.696ns  (logic 0.053ns (0.791%)  route 6.643ns (99.209%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        5.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.020ns = ( 20.020 - 10.000 ) 
    Source Clock Delay      (SCD):    4.956ns = ( 9.956 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[9] fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.770     9.648    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y29         FDRE (Prop_fdre_C_Q)         0.308     9.956 f  ADC2/spi_data_reg[9]/Q
                         net (fo=3, routed)           3.269    13.225    ADC2/LTC2195_SPI_inst/spi_data[2]
    SLICE_X51Y25         LUT3 (Prop_lut3_I0_O)        0.053    13.278 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1/O
                         net (fo=2, routed)           3.374    16.652    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1_n_0
    SLICE_X51Y26         FDPE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.662    14.335    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X54Y33         FDCE (Prop_fdce_C_Q)         0.226    14.561 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.607    18.169    spi_clk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.194    18.363 r  spi_clk_BUFG_inst/O
                         net (fo=40, routed)          1.657    20.020    ADC2/LTC2195_SPI_inst/spi_clk_BUFG
    SLICE_X51Y26         FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[9]_P/C
                         clock pessimism              0.204    20.224    
                         clock uncertainty           -0.035    20.188    
    SLICE_X51Y26         FDPE (Recov_fdpe_C_PRE)     -0.217    19.971    ADC2/LTC2195_SPI_inst/data_out_reg[9]_P
  -------------------------------------------------------------------
                         required time                         19.971    
                         arrival time                         -16.652    
  -------------------------------------------------------------------
                         slack                                  3.320    

Slack (MET) :             6.053ns  (required time - arrival time)
  Source:                 ADC2/spi_data_reg[9]/Q
                            (clock source 'ADC2/spi_data[9]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[9]_C/CLR
                            (recovery check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_data[9] rise@0.000ns)
  Data Path Delay:        8.927ns  (logic 0.053ns (0.594%)  route 8.874ns (99.406%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        5.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.022ns = ( 20.022 - 10.000 ) 
    Source Clock Delay      (SCD):    4.956ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[9] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.770     4.648    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y29         FDRE (Prop_fdre_C_Q)         0.308     4.956 r  ADC2/spi_data_reg[9]/Q
                         net (fo=3, routed)           6.061    11.017    ADC2/LTC2195_SPI_inst/spi_data[2]
    SLICE_X51Y25         LUT3 (Prop_lut3_I1_O)        0.053    11.070 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           2.812    13.882    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2_n_0
    SLICE_X49Y26         FDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.662    14.335    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X54Y33         FDCE (Prop_fdce_C_Q)         0.226    14.561 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.607    18.169    spi_clk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.194    18.363 r  spi_clk_BUFG_inst/O
                         net (fo=40, routed)          1.659    20.022    ADC2/LTC2195_SPI_inst/spi_clk_BUFG
    SLICE_X49Y26         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[9]_C/C
                         clock pessimism              0.204    20.226    
                         clock uncertainty           -0.035    20.190    
    SLICE_X49Y26         FDCE (Recov_fdce_C_CLR)     -0.255    19.935    ADC2/LTC2195_SPI_inst/data_out_reg[9]_C
  -------------------------------------------------------------------
                         required time                         19.935    
                         arrival time                         -13.882    
  -------------------------------------------------------------------
                         slack                                  6.053    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.831ns  (arrival time - required time)
  Source:                 ADC2/spi_data_reg[9]/Q
                            (clock source 'ADC2/spi_data[9]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[9]_C/CLR
                            (removal check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_data[9] rise@0.000ns)
  Data Path Delay:        4.327ns  (logic 0.028ns (0.647%)  route 4.299ns (99.353%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.564ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.567ns
    Source Clock Delay      (SCD):    1.855ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[9] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=141, routed)         0.636     1.737    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y29         FDRE (Prop_fdre_C_Q)         0.118     1.855 r  ADC2/spi_data_reg[9]/Q
                         net (fo=3, routed)           2.901     4.757    ADC2/LTC2195_SPI_inst/spi_data[2]
    SLICE_X51Y25         LUT3 (Prop_lut3_I1_O)        0.028     4.785 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           1.397     6.182    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2_n_0
    SLICE_X49Y26         FDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=141, routed)         0.877     2.126    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X54Y33         FDCE (Prop_fdce_C_Q)         0.133     2.259 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.360     4.619    spi_clk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.075     4.694 r  spi_clk_BUFG_inst/O
                         net (fo=40, routed)          0.873     5.567    ADC2/LTC2195_SPI_inst/spi_clk_BUFG
    SLICE_X49Y26         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[9]_C/C
                         clock pessimism             -0.147     5.420    
    SLICE_X49Y26         FDCE (Remov_fdce_C_CLR)     -0.069     5.351    ADC2/LTC2195_SPI_inst/data_out_reg[9]_C
  -------------------------------------------------------------------
                         required time                         -5.351    
                         arrival time                           6.182    
  -------------------------------------------------------------------
                         slack                                  0.831    

Slack (MET) :             4.331ns  (arrival time - required time)
  Source:                 ADC2/spi_data_reg[9]/Q
                            (clock source 'ADC2/spi_data[9]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[9]_P/PRE
                            (removal check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_data[9] fall@5.000ns)
  Data Path Delay:        5.619ns  (logic 0.042ns (0.747%)  route 5.577ns (99.253%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        6.408ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    11.192ns
    Source Clock Delay      (SCD):    4.579ns = ( 9.579 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[9] fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.658     9.331    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y29         FDRE (Prop_fdre_C_Q)         0.248     9.579 f  ADC2/spi_data_reg[9]/Q
                         net (fo=3, routed)           2.729    12.309    ADC2/LTC2195_SPI_inst/spi_data[2]
    SLICE_X51Y25         LUT3 (Prop_lut3_I0_O)        0.042    12.351 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1/O
                         net (fo=2, routed)           2.848    15.199    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1_n_0
    SLICE_X51Y26         FDPE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.775     4.653    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X54Y33         FDCE (Prop_fdce_C_Q)         0.282     4.935 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           4.269     9.204    spi_clk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.220     9.424 r  spi_clk_BUFG_inst/O
                         net (fo=40, routed)          1.768    11.192    ADC2/LTC2195_SPI_inst/spi_clk_BUFG
    SLICE_X51Y26         FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[9]_P/C
                         clock pessimism             -0.204    10.988    
                         clock uncertainty            0.035    11.023    
    SLICE_X51Y26         FDPE (Remov_fdpe_C_PRE)     -0.155    10.868    ADC2/LTC2195_SPI_inst/data_out_reg[9]_P
  -------------------------------------------------------------------
                         required time                        -10.868    
                         arrival time                          15.199    
  -------------------------------------------------------------------
                         slack                                  4.331    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  ADC2/spi_trigger_reg_n_0
  To Clock:  ADC2/LTC2195_SPI_inst/spi_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.820ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.319ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.820ns  (required time - arrival time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[5]_C/CLR
                            (recovery check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        8.195ns  (logic 0.053ns (0.647%)  route 8.142ns (99.353%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        5.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.021ns = ( 20.021 - 10.000 ) 
    Source Clock Delay      (SCD):    4.920ns = ( 9.920 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.773     9.651    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y30         FDCE (Prop_fdce_C_Q)         0.269     9.920 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          5.044    14.964    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X53Y27         LUT3 (Prop_lut3_I2_O)        0.053    15.017 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2/O
                         net (fo=3, routed)           3.098    18.115    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2_n_0
    SLICE_X52Y27         FDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[5]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.662    14.335    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X54Y33         FDCE (Prop_fdce_C_Q)         0.226    14.561 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.607    18.169    spi_clk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.194    18.363 r  spi_clk_BUFG_inst/O
                         net (fo=40, routed)          1.658    20.021    ADC2/LTC2195_SPI_inst/spi_clk_BUFG
    SLICE_X52Y27         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[5]_C/C
                         clock pessimism              0.204    20.225    
                         clock uncertainty           -0.035    20.189    
    SLICE_X52Y27         FDCE (Recov_fdce_C_CLR)     -0.255    19.934    ADC2/LTC2195_SPI_inst/data_out_reg[5]_C
  -------------------------------------------------------------------
                         required time                         19.934    
                         arrival time                         -18.115    
  -------------------------------------------------------------------
                         slack                                  1.820    

Slack (MET) :             1.820ns  (required time - arrival time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[8]_C/CLR
                            (recovery check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        8.195ns  (logic 0.053ns (0.647%)  route 8.142ns (99.353%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        5.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.021ns = ( 20.021 - 10.000 ) 
    Source Clock Delay      (SCD):    4.920ns = ( 9.920 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.773     9.651    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y30         FDCE (Prop_fdce_C_Q)         0.269     9.920 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          5.044    14.964    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X53Y27         LUT3 (Prop_lut3_I2_O)        0.053    15.017 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2/O
                         net (fo=3, routed)           3.098    18.115    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2_n_0
    SLICE_X52Y27         FDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.662    14.335    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X54Y33         FDCE (Prop_fdce_C_Q)         0.226    14.561 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.607    18.169    spi_clk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.194    18.363 r  spi_clk_BUFG_inst/O
                         net (fo=40, routed)          1.658    20.021    ADC2/LTC2195_SPI_inst/spi_clk_BUFG
    SLICE_X52Y27         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_C/C
                         clock pessimism              0.204    20.225    
                         clock uncertainty           -0.035    20.189    
    SLICE_X52Y27         FDCE (Recov_fdce_C_CLR)     -0.255    19.934    ADC2/LTC2195_SPI_inst/data_out_reg[8]_C
  -------------------------------------------------------------------
                         required time                         19.934    
                         arrival time                         -18.115    
  -------------------------------------------------------------------
                         slack                                  1.820    

Slack (MET) :             3.576ns  (required time - arrival time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/state_f_reg[2]/CLR
                            (recovery check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        6.442ns  (logic 0.053ns (0.823%)  route 6.389ns (99.177%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        5.308ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.024ns = ( 20.024 - 10.000 ) 
    Source Clock Delay      (SCD):    4.920ns = ( 9.920 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.773     9.651    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y30         FDCE (Prop_fdce_C_Q)         0.269     9.920 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          5.577    15.496    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X51Y26         LUT2 (Prop_lut2_I1_O)        0.053    15.549 f  ADC2/LTC2195_SPI_inst/state_f[2]_i_2/O
                         net (fo=14, routed)          0.812    16.362    ADC2/LTC2195_SPI_inst/state_f[2]_i_2_n_0
    SLICE_X49Y28         FDCE                                         f  ADC2/LTC2195_SPI_inst/state_f_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.662    14.335    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X54Y33         FDCE (Prop_fdce_C_Q)         0.226    14.561 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.607    18.169    spi_clk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.194    18.363 r  spi_clk_BUFG_inst/O
                         net (fo=40, routed)          1.661    20.024    ADC2/LTC2195_SPI_inst/spi_clk_BUFG
    SLICE_X49Y28         FDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[2]/C
                         clock pessimism              0.204    20.228    
                         clock uncertainty           -0.035    20.192    
    SLICE_X49Y28         FDCE (Recov_fdce_C_CLR)     -0.255    19.937    ADC2/LTC2195_SPI_inst/state_f_reg[2]
  -------------------------------------------------------------------
                         required time                         19.937    
                         arrival time                         -16.362    
  -------------------------------------------------------------------
                         slack                                  3.576    

Slack (MET) :             3.842ns  (required time - arrival time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[9]_C/CLR
                            (recovery check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        3.461ns  (logic 0.035ns (1.011%)  route 3.426ns (98.989%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.455ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.557ns = ( 14.557 - 10.000 ) 
    Source Clock Delay      (SCD):    2.249ns = ( 7.249 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=141, routed)         0.876     7.125    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y30         FDCE (Prop_fdce_C_Q)         0.124     7.249 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          1.813     9.062    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X51Y25         LUT3 (Prop_lut3_I2_O)        0.035     9.097 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           1.613    10.710    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2_n_0
    SLICE_X49Y26         FDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    11.101 r  BUFG_inst/O
                         net (fo=141, routed)         0.640    11.741    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X54Y33         FDCE (Prop_fdce_C_Q)         0.107    11.848 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.009    13.858    spi_clk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.062    13.920 r  spi_clk_BUFG_inst/O
                         net (fo=40, routed)          0.637    14.557    ADC2/LTC2195_SPI_inst/spi_clk_BUFG
    SLICE_X49Y26         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[9]_C/C
                         clock pessimism              0.147    14.704    
                         clock uncertainty           -0.035    14.668    
    SLICE_X49Y26         FDCE (Recov_fdce_C_CLR)     -0.117    14.551    ADC2/LTC2195_SPI_inst/data_out_reg[9]_C
  -------------------------------------------------------------------
                         required time                         14.551    
                         arrival time                         -10.710    
  -------------------------------------------------------------------
                         slack                                  3.842    

Slack (MET) :             3.860ns  (required time - arrival time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/ready_out_reg/CLR
                            (recovery check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        6.219ns  (logic 0.053ns (0.852%)  route 6.166ns (99.148%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        5.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.022ns = ( 20.022 - 10.000 ) 
    Source Clock Delay      (SCD):    4.920ns = ( 9.920 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.773     9.651    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y30         FDCE (Prop_fdce_C_Q)         0.269     9.920 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          5.577    15.496    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X51Y26         LUT2 (Prop_lut2_I1_O)        0.053    15.549 f  ADC2/LTC2195_SPI_inst/state_f[2]_i_2/O
                         net (fo=14, routed)          0.589    16.139    ADC2/LTC2195_SPI_inst/state_f[2]_i_2_n_0
    SLICE_X50Y28         FDCE                                         f  ADC2/LTC2195_SPI_inst/ready_out_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.662    14.335    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X54Y33         FDCE (Prop_fdce_C_Q)         0.226    14.561 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.607    18.169    spi_clk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.194    18.363 r  spi_clk_BUFG_inst/O
                         net (fo=40, routed)          1.659    20.022    ADC2/LTC2195_SPI_inst/spi_clk_BUFG
    SLICE_X50Y28         FDCE                                         r  ADC2/LTC2195_SPI_inst/ready_out_reg/C
                         clock pessimism              0.204    20.226    
                         clock uncertainty           -0.035    20.190    
    SLICE_X50Y28         FDCE (Recov_fdce_C_CLR)     -0.192    19.998    ADC2/LTC2195_SPI_inst/ready_out_reg
  -------------------------------------------------------------------
                         required time                         19.998    
                         arrival time                         -16.139    
  -------------------------------------------------------------------
                         slack                                  3.860    

Slack (MET) :             3.860ns  (required time - arrival time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/state_f_reg[1]/CLR
                            (recovery check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        6.219ns  (logic 0.053ns (0.852%)  route 6.166ns (99.148%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        5.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.022ns = ( 20.022 - 10.000 ) 
    Source Clock Delay      (SCD):    4.920ns = ( 9.920 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.773     9.651    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y30         FDCE (Prop_fdce_C_Q)         0.269     9.920 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          5.577    15.496    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X51Y26         LUT2 (Prop_lut2_I1_O)        0.053    15.549 f  ADC2/LTC2195_SPI_inst/state_f[2]_i_2/O
                         net (fo=14, routed)          0.589    16.139    ADC2/LTC2195_SPI_inst/state_f[2]_i_2_n_0
    SLICE_X50Y28         FDCE                                         f  ADC2/LTC2195_SPI_inst/state_f_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.662    14.335    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X54Y33         FDCE (Prop_fdce_C_Q)         0.226    14.561 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.607    18.169    spi_clk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.194    18.363 r  spi_clk_BUFG_inst/O
                         net (fo=40, routed)          1.659    20.022    ADC2/LTC2195_SPI_inst/spi_clk_BUFG
    SLICE_X50Y28         FDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[1]/C
                         clock pessimism              0.204    20.226    
                         clock uncertainty           -0.035    20.190    
    SLICE_X50Y28         FDCE (Recov_fdce_C_CLR)     -0.192    19.998    ADC2/LTC2195_SPI_inst/state_f_reg[1]
  -------------------------------------------------------------------
                         required time                         19.998    
                         arrival time                         -16.139    
  -------------------------------------------------------------------
                         slack                                  3.860    

Slack (MET) :             3.975ns  (required time - arrival time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[6]/CLR
                            (recovery check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        3.327ns  (logic 0.035ns (1.052%)  route 3.292ns (98.948%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.454ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.556ns = ( 14.556 - 10.000 ) 
    Source Clock Delay      (SCD):    2.249ns = ( 7.249 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=141, routed)         0.876     7.125    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y30         FDCE (Prop_fdce_C_Q)         0.124     7.249 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          3.110    10.358    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X51Y26         LUT2 (Prop_lut2_I1_O)        0.035    10.393 f  ADC2/LTC2195_SPI_inst/state_f[2]_i_2/O
                         net (fo=14, routed)          0.182    10.575    ADC2/LTC2195_SPI_inst/state_f[2]_i_2_n_0
    SLICE_X53Y27         FDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    11.101 r  BUFG_inst/O
                         net (fo=141, routed)         0.640    11.741    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X54Y33         FDCE (Prop_fdce_C_Q)         0.107    11.848 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.009    13.858    spi_clk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.062    13.920 r  spi_clk_BUFG_inst/O
                         net (fo=40, routed)          0.636    14.556    ADC2/LTC2195_SPI_inst/spi_clk_BUFG
    SLICE_X53Y27         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[6]/C
                         clock pessimism              0.147    14.703    
                         clock uncertainty           -0.035    14.667    
    SLICE_X53Y27         FDCE (Recov_fdce_C_CLR)     -0.117    14.550    ADC2/LTC2195_SPI_inst/data_out_reg[6]
  -------------------------------------------------------------------
                         required time                         14.550    
                         arrival time                         -10.575    
  -------------------------------------------------------------------
                         slack                                  3.975    

Slack (MET) :             3.975ns  (required time - arrival time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg_c/CLR
                            (recovery check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        3.327ns  (logic 0.035ns (1.052%)  route 3.292ns (98.948%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.454ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.556ns = ( 14.556 - 10.000 ) 
    Source Clock Delay      (SCD):    2.249ns = ( 7.249 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=141, routed)         0.876     7.125    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y30         FDCE (Prop_fdce_C_Q)         0.124     7.249 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          3.110    10.358    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X51Y26         LUT2 (Prop_lut2_I1_O)        0.035    10.393 f  ADC2/LTC2195_SPI_inst/state_f[2]_i_2/O
                         net (fo=14, routed)          0.182    10.575    ADC2/LTC2195_SPI_inst/state_f[2]_i_2_n_0
    SLICE_X53Y27         FDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg_c/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    11.101 r  BUFG_inst/O
                         net (fo=141, routed)         0.640    11.741    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X54Y33         FDCE (Prop_fdce_C_Q)         0.107    11.848 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.009    13.858    spi_clk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.062    13.920 r  spi_clk_BUFG_inst/O
                         net (fo=40, routed)          0.636    14.556    ADC2/LTC2195_SPI_inst/spi_clk_BUFG
    SLICE_X53Y27         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg_c/C
                         clock pessimism              0.147    14.703    
                         clock uncertainty           -0.035    14.667    
    SLICE_X53Y27         FDCE (Recov_fdce_C_CLR)     -0.117    14.550    ADC2/LTC2195_SPI_inst/data_out_reg_c
  -------------------------------------------------------------------
                         required time                         14.550    
                         arrival time                         -10.575    
  -------------------------------------------------------------------
                         slack                                  3.975    

Slack (MET) :             3.975ns  (required time - arrival time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg_c_0/CLR
                            (recovery check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        3.327ns  (logic 0.035ns (1.052%)  route 3.292ns (98.948%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.454ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.556ns = ( 14.556 - 10.000 ) 
    Source Clock Delay      (SCD):    2.249ns = ( 7.249 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=141, routed)         0.876     7.125    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y30         FDCE (Prop_fdce_C_Q)         0.124     7.249 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          3.110    10.358    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X51Y26         LUT2 (Prop_lut2_I1_O)        0.035    10.393 f  ADC2/LTC2195_SPI_inst/state_f[2]_i_2/O
                         net (fo=14, routed)          0.182    10.575    ADC2/LTC2195_SPI_inst/state_f[2]_i_2_n_0
    SLICE_X53Y27         FDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg_c_0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    11.101 r  BUFG_inst/O
                         net (fo=141, routed)         0.640    11.741    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X54Y33         FDCE (Prop_fdce_C_Q)         0.107    11.848 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.009    13.858    spi_clk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.062    13.920 r  spi_clk_BUFG_inst/O
                         net (fo=40, routed)          0.636    14.556    ADC2/LTC2195_SPI_inst/spi_clk_BUFG
    SLICE_X53Y27         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg_c_0/C
                         clock pessimism              0.147    14.703    
                         clock uncertainty           -0.035    14.667    
    SLICE_X53Y27         FDCE (Recov_fdce_C_CLR)     -0.117    14.550    ADC2/LTC2195_SPI_inst/data_out_reg_c_0
  -------------------------------------------------------------------
                         required time                         14.550    
                         arrival time                         -10.575    
  -------------------------------------------------------------------
                         slack                                  3.975    

Slack (MET) :             3.975ns  (required time - arrival time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg_c_1/CLR
                            (recovery check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        3.327ns  (logic 0.035ns (1.052%)  route 3.292ns (98.948%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.454ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.556ns = ( 14.556 - 10.000 ) 
    Source Clock Delay      (SCD):    2.249ns = ( 7.249 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=141, routed)         0.876     7.125    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y30         FDCE (Prop_fdce_C_Q)         0.124     7.249 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          3.110    10.358    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X51Y26         LUT2 (Prop_lut2_I1_O)        0.035    10.393 f  ADC2/LTC2195_SPI_inst/state_f[2]_i_2/O
                         net (fo=14, routed)          0.182    10.575    ADC2/LTC2195_SPI_inst/state_f[2]_i_2_n_0
    SLICE_X53Y27         FDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg_c_1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    11.101 r  BUFG_inst/O
                         net (fo=141, routed)         0.640    11.741    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X54Y33         FDCE (Prop_fdce_C_Q)         0.107    11.848 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.009    13.858    spi_clk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.062    13.920 r  spi_clk_BUFG_inst/O
                         net (fo=40, routed)          0.636    14.556    ADC2/LTC2195_SPI_inst/spi_clk_BUFG
    SLICE_X53Y27         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg_c_1/C
                         clock pessimism              0.147    14.703    
                         clock uncertainty           -0.035    14.667    
    SLICE_X53Y27         FDCE (Recov_fdce_C_CLR)     -0.117    14.550    ADC2/LTC2195_SPI_inst/data_out_reg_c_1
  -------------------------------------------------------------------
                         required time                         14.550    
                         arrival time                         -10.575    
  -------------------------------------------------------------------
                         slack                                  3.975    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.319ns  (arrival time - required time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[7]_P/PRE
                            (removal check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        2.637ns  (logic 0.042ns (1.593%)  route 2.595ns (98.407%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        6.437ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    11.192ns
    Source Clock Delay      (SCD):    4.550ns = ( 9.550 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.661     9.334    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y30         FDCE (Prop_fdce_C_Q)         0.216     9.550 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          0.526    10.076    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X52Y27         LUT3 (Prop_lut3_I1_O)        0.042    10.118 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           2.069    12.187    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1_n_0
    SLICE_X53Y26         FDPE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.775     4.653    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X54Y33         FDCE (Prop_fdce_C_Q)         0.282     4.935 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           4.269     9.204    spi_clk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.220     9.424 r  spi_clk_BUFG_inst/O
                         net (fo=40, routed)          1.768    11.192    ADC2/LTC2195_SPI_inst/spi_clk_BUFG
    SLICE_X53Y26         FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[7]_P/C
                         clock pessimism             -0.204    10.988    
                         clock uncertainty            0.035    11.023    
    SLICE_X53Y26         FDPE (Remov_fdpe_C_PRE)     -0.155    10.868    ADC2/LTC2195_SPI_inst/data_out_reg[7]_P
  -------------------------------------------------------------------
                         required time                        -10.868    
                         arrival time                          12.187    
  -------------------------------------------------------------------
                         slack                                  1.319    

Slack (MET) :             1.457ns  (arrival time - required time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/state_f_reg[0]_P/PRE
                            (removal check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        2.777ns  (logic 0.042ns (1.512%)  route 2.735ns (98.488%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        6.440ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    11.195ns
    Source Clock Delay      (SCD):    4.550ns = ( 9.550 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.661     9.334    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y30         FDCE (Prop_fdce_C_Q)         0.216     9.550 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          0.593    10.143    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X50Y27         LUT2 (Prop_lut2_I0_O)        0.042    10.185 f  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           2.142    12.327    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X51Y28         FDPE                                         f  ADC2/LTC2195_SPI_inst/state_f_reg[0]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.775     4.653    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X54Y33         FDCE (Prop_fdce_C_Q)         0.282     4.935 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           4.269     9.204    spi_clk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.220     9.424 r  spi_clk_BUFG_inst/O
                         net (fo=40, routed)          1.771    11.195    ADC2/LTC2195_SPI_inst/spi_clk_BUFG
    SLICE_X51Y28         FDPE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_P/C
                         clock pessimism             -0.204    10.991    
                         clock uncertainty            0.035    11.026    
    SLICE_X51Y28         FDPE (Remov_fdpe_C_PRE)     -0.155    10.871    ADC2/LTC2195_SPI_inst/state_f_reg[0]_P
  -------------------------------------------------------------------
                         required time                        -10.871    
                         arrival time                          12.327    
  -------------------------------------------------------------------
                         slack                                  1.457    

Slack (MET) :             1.763ns  (arrival time - required time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[5]_P/PRE
                            (removal check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        3.109ns  (logic 0.042ns (1.351%)  route 3.067ns (98.649%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        6.435ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    11.190ns
    Source Clock Delay      (SCD):    4.550ns = ( 9.550 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.661     9.334    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y30         FDCE (Prop_fdce_C_Q)         0.216     9.550 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          0.719    10.269    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X53Y27         LUT3 (Prop_lut3_I1_O)        0.042    10.311 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1/O
                         net (fo=3, routed)           2.348    12.659    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0
    SLICE_X54Y26         FDPE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[5]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.775     4.653    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X54Y33         FDCE (Prop_fdce_C_Q)         0.282     4.935 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           4.269     9.204    spi_clk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.220     9.424 r  spi_clk_BUFG_inst/O
                         net (fo=40, routed)          1.766    11.190    ADC2/LTC2195_SPI_inst/spi_clk_BUFG
    SLICE_X54Y26         FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[5]_P/C
                         clock pessimism             -0.204    10.986    
                         clock uncertainty            0.035    11.021    
    SLICE_X54Y26         FDPE (Remov_fdpe_C_PRE)     -0.124    10.897    ADC2/LTC2195_SPI_inst/data_out_reg[5]_P
  -------------------------------------------------------------------
                         required time                        -10.897    
                         arrival time                          12.659    
  -------------------------------------------------------------------
                         slack                                  1.763    

Slack (MET) :             1.966ns  (arrival time - required time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[8]_P/PRE
                            (removal check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        3.284ns  (logic 0.042ns (1.279%)  route 3.242ns (98.721%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        6.438ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    11.193ns
    Source Clock Delay      (SCD):    4.550ns = ( 9.550 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.661     9.334    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y30         FDCE (Prop_fdce_C_Q)         0.216     9.550 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          0.719    10.269    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X53Y27         LUT3 (Prop_lut3_I1_O)        0.042    10.311 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1/O
                         net (fo=3, routed)           2.523    12.834    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0
    SLICE_X51Y27         FDPE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.775     4.653    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X54Y33         FDCE (Prop_fdce_C_Q)         0.282     4.935 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           4.269     9.204    spi_clk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.220     9.424 r  spi_clk_BUFG_inst/O
                         net (fo=40, routed)          1.769    11.193    ADC2/LTC2195_SPI_inst/spi_clk_BUFG
    SLICE_X51Y27         FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_P/C
                         clock pessimism             -0.204    10.989    
                         clock uncertainty            0.035    11.024    
    SLICE_X51Y27         FDPE (Remov_fdpe_C_PRE)     -0.155    10.869    ADC2/LTC2195_SPI_inst/data_out_reg[8]_P
  -------------------------------------------------------------------
                         required time                        -10.869    
                         arrival time                          12.834    
  -------------------------------------------------------------------
                         slack                                  1.966    

Slack (MET) :             3.203ns  (arrival time - required time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[7]_C/CLR
                            (removal check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        4.529ns  (logic 0.042ns (0.927%)  route 4.487ns (99.073%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        6.440ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    11.195ns
    Source Clock Delay      (SCD):    4.550ns = ( 9.550 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.661     9.334    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y30         FDCE (Prop_fdce_C_Q)         0.216     9.550 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          2.021    11.571    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X53Y28         LUT3 (Prop_lut3_I2_O)        0.042    11.613 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           2.467    14.080    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2_n_0
    SLICE_X53Y28         FDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.775     4.653    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X54Y33         FDCE (Prop_fdce_C_Q)         0.282     4.935 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           4.269     9.204    spi_clk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.220     9.424 r  spi_clk_BUFG_inst/O
                         net (fo=40, routed)          1.771    11.195    ADC2/LTC2195_SPI_inst/spi_clk_BUFG
    SLICE_X53Y28         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[7]_C/C
                         clock pessimism             -0.204    10.991    
                         clock uncertainty            0.035    11.026    
    SLICE_X53Y28         FDCE (Remov_fdce_C_CLR)     -0.149    10.877    ADC2/LTC2195_SPI_inst/data_out_reg[7]_C
  -------------------------------------------------------------------
                         required time                        -10.877    
                         arrival time                          14.080    
  -------------------------------------------------------------------
                         slack                                  3.203    

Slack (MET) :             3.626ns  (arrival time - required time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[9]_P/PRE
                            (removal check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        4.944ns  (logic 0.042ns (0.850%)  route 4.902ns (99.150%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        6.437ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    11.192ns
    Source Clock Delay      (SCD):    4.550ns = ( 9.550 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.661     9.334    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y30         FDCE (Prop_fdce_C_Q)         0.216     9.550 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          2.054    11.604    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X51Y25         LUT3 (Prop_lut3_I1_O)        0.042    11.646 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1/O
                         net (fo=2, routed)           2.848    14.494    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1_n_0
    SLICE_X51Y26         FDPE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.775     4.653    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X54Y33         FDCE (Prop_fdce_C_Q)         0.282     4.935 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           4.269     9.204    spi_clk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.220     9.424 r  spi_clk_BUFG_inst/O
                         net (fo=40, routed)          1.768    11.192    ADC2/LTC2195_SPI_inst/spi_clk_BUFG
    SLICE_X51Y26         FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[9]_P/C
                         clock pessimism             -0.204    10.988    
                         clock uncertainty            0.035    11.023    
    SLICE_X51Y26         FDPE (Remov_fdpe_C_PRE)     -0.155    10.868    ADC2/LTC2195_SPI_inst/data_out_reg[9]_P
  -------------------------------------------------------------------
                         required time                        -10.868    
                         arrival time                          14.494    
  -------------------------------------------------------------------
                         slack                                  3.626    

Slack (MET) :             3.643ns  (arrival time - required time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[15]/CLR
                            (removal check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        4.967ns  (logic 0.042ns (0.846%)  route 4.925ns (99.154%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        6.437ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    11.192ns
    Source Clock Delay      (SCD):    4.550ns = ( 9.550 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.661     9.334    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y30         FDCE (Prop_fdce_C_Q)         0.216     9.550 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          4.695    14.245    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X51Y26         LUT2 (Prop_lut2_I1_O)        0.042    14.287 f  ADC2/LTC2195_SPI_inst/state_f[2]_i_2/O
                         net (fo=14, routed)          0.230    14.517    ADC2/LTC2195_SPI_inst/state_f[2]_i_2_n_0
    SLICE_X52Y26         FDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.775     4.653    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X54Y33         FDCE (Prop_fdce_C_Q)         0.282     4.935 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           4.269     9.204    spi_clk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.220     9.424 r  spi_clk_BUFG_inst/O
                         net (fo=40, routed)          1.768    11.192    ADC2/LTC2195_SPI_inst/spi_clk_BUFG
    SLICE_X52Y26         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[15]/C
                         clock pessimism             -0.204    10.988    
                         clock uncertainty            0.035    11.023    
    SLICE_X52Y26         FDCE (Remov_fdce_C_CLR)     -0.149    10.874    ADC2/LTC2195_SPI_inst/data_out_reg[15]
  -------------------------------------------------------------------
                         required time                        -10.874    
                         arrival time                          14.517    
  -------------------------------------------------------------------
                         slack                                  3.643    

Slack (MET) :             3.643ns  (arrival time - required time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[4]/CLR
                            (removal check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        4.967ns  (logic 0.042ns (0.846%)  route 4.925ns (99.154%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        6.437ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    11.192ns
    Source Clock Delay      (SCD):    4.550ns = ( 9.550 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.661     9.334    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y30         FDCE (Prop_fdce_C_Q)         0.216     9.550 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          4.695    14.245    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X51Y26         LUT2 (Prop_lut2_I1_O)        0.042    14.287 f  ADC2/LTC2195_SPI_inst/state_f[2]_i_2/O
                         net (fo=14, routed)          0.230    14.517    ADC2/LTC2195_SPI_inst/state_f[2]_i_2_n_0
    SLICE_X52Y26         FDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.775     4.653    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X54Y33         FDCE (Prop_fdce_C_Q)         0.282     4.935 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           4.269     9.204    spi_clk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.220     9.424 r  spi_clk_BUFG_inst/O
                         net (fo=40, routed)          1.768    11.192    ADC2/LTC2195_SPI_inst/spi_clk_BUFG
    SLICE_X52Y26         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[4]/C
                         clock pessimism             -0.204    10.988    
                         clock uncertainty            0.035    11.023    
    SLICE_X52Y26         FDCE (Remov_fdce_C_CLR)     -0.149    10.874    ADC2/LTC2195_SPI_inst/data_out_reg[4]
  -------------------------------------------------------------------
                         required time                        -10.874    
                         arrival time                          14.517    
  -------------------------------------------------------------------
                         slack                                  3.643    

Slack (MET) :             3.643ns  (arrival time - required time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg_c_3/CLR
                            (removal check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        4.967ns  (logic 0.042ns (0.846%)  route 4.925ns (99.154%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        6.437ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    11.192ns
    Source Clock Delay      (SCD):    4.550ns = ( 9.550 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.661     9.334    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y30         FDCE (Prop_fdce_C_Q)         0.216     9.550 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          4.695    14.245    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X51Y26         LUT2 (Prop_lut2_I1_O)        0.042    14.287 f  ADC2/LTC2195_SPI_inst/state_f[2]_i_2/O
                         net (fo=14, routed)          0.230    14.517    ADC2/LTC2195_SPI_inst/state_f[2]_i_2_n_0
    SLICE_X52Y26         FDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg_c_3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.775     4.653    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X54Y33         FDCE (Prop_fdce_C_Q)         0.282     4.935 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           4.269     9.204    spi_clk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.220     9.424 r  spi_clk_BUFG_inst/O
                         net (fo=40, routed)          1.768    11.192    ADC2/LTC2195_SPI_inst/spi_clk_BUFG
    SLICE_X52Y26         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg_c_3/C
                         clock pessimism             -0.204    10.988    
                         clock uncertainty            0.035    11.023    
    SLICE_X52Y26         FDCE (Remov_fdce_C_CLR)     -0.149    10.874    ADC2/LTC2195_SPI_inst/data_out_reg_c_3
  -------------------------------------------------------------------
                         required time                        -10.874    
                         arrival time                          14.517    
  -------------------------------------------------------------------
                         slack                                  3.643    

Slack (MET) :             3.733ns  (arrival time - required time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[6]/CLR
                            (removal check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        5.058ns  (logic 0.042ns (0.830%)  route 5.016ns (99.170%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        6.438ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    11.193ns
    Source Clock Delay      (SCD):    4.550ns = ( 9.550 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.661     9.334    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y30         FDCE (Prop_fdce_C_Q)         0.216     9.550 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          4.695    14.245    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X51Y26         LUT2 (Prop_lut2_I1_O)        0.042    14.287 f  ADC2/LTC2195_SPI_inst/state_f[2]_i_2/O
                         net (fo=14, routed)          0.321    14.608    ADC2/LTC2195_SPI_inst/state_f[2]_i_2_n_0
    SLICE_X53Y27         FDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.775     4.653    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X54Y33         FDCE (Prop_fdce_C_Q)         0.282     4.935 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           4.269     9.204    spi_clk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.220     9.424 r  spi_clk_BUFG_inst/O
                         net (fo=40, routed)          1.769    11.193    ADC2/LTC2195_SPI_inst/spi_clk_BUFG
    SLICE_X53Y27         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[6]/C
                         clock pessimism             -0.204    10.989    
                         clock uncertainty            0.035    11.024    
    SLICE_X53Y27         FDCE (Remov_fdce_C_CLR)     -0.149    10.875    ADC2/LTC2195_SPI_inst/data_out_reg[6]
  -------------------------------------------------------------------
                         required time                        -10.875    
                         arrival time                          14.608    
  -------------------------------------------------------------------
                         slack                                  3.733    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  rst_in
  To Clock:  ADC2/LTC2195_SPI_inst/spi_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.972ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.120ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.972ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[5]_C/CLR
                            (recovery check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        4.336ns  (logic 0.053ns (1.222%)  route 4.283ns (98.778%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.598ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.021ns = ( 20.021 - 10.000 ) 
    Source Clock Delay      (SCD):    7.627ns = ( 12.627 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.269     9.538 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.887    10.425    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.545 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.774    12.319    clk__0_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y20         FDRE (Prop_fdre_C_Q)         0.308    12.627 f  rst_in_reg/Q
                         net (fo=139, routed)         1.185    13.811    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X53Y27         LUT3 (Prop_lut3_I0_O)        0.053    13.864 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2/O
                         net (fo=3, routed)           3.098    16.962    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2_n_0
    SLICE_X52Y27         FDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[5]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.662    14.335    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X54Y33         FDCE (Prop_fdce_C_Q)         0.226    14.561 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.607    18.169    spi_clk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.194    18.363 r  spi_clk_BUFG_inst/O
                         net (fo=40, routed)          1.658    20.021    ADC2/LTC2195_SPI_inst/spi_clk_BUFG
    SLICE_X52Y27         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[5]_C/C
                         clock pessimism              0.204    20.225    
                         clock uncertainty           -0.035    20.189    
    SLICE_X52Y27         FDCE (Recov_fdce_C_CLR)     -0.255    19.934    ADC2/LTC2195_SPI_inst/data_out_reg[5]_C
  -------------------------------------------------------------------
                         required time                         19.934    
                         arrival time                         -16.962    
  -------------------------------------------------------------------
                         slack                                  2.972    

Slack (MET) :             2.972ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[8]_C/CLR
                            (recovery check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        4.336ns  (logic 0.053ns (1.222%)  route 4.283ns (98.778%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.598ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.021ns = ( 20.021 - 10.000 ) 
    Source Clock Delay      (SCD):    7.627ns = ( 12.627 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.269     9.538 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.887    10.425    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.545 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.774    12.319    clk__0_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y20         FDRE (Prop_fdre_C_Q)         0.308    12.627 f  rst_in_reg/Q
                         net (fo=139, routed)         1.185    13.811    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X53Y27         LUT3 (Prop_lut3_I0_O)        0.053    13.864 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2/O
                         net (fo=3, routed)           3.098    16.962    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2_n_0
    SLICE_X52Y27         FDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.662    14.335    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X54Y33         FDCE (Prop_fdce_C_Q)         0.226    14.561 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.607    18.169    spi_clk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.194    18.363 r  spi_clk_BUFG_inst/O
                         net (fo=40, routed)          1.658    20.021    ADC2/LTC2195_SPI_inst/spi_clk_BUFG
    SLICE_X52Y27         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_C/C
                         clock pessimism              0.204    20.225    
                         clock uncertainty           -0.035    20.189    
    SLICE_X52Y27         FDCE (Recov_fdce_C_CLR)     -0.255    19.934    ADC2/LTC2195_SPI_inst/data_out_reg[8]_C
  -------------------------------------------------------------------
                         required time                         19.934    
                         arrival time                         -16.962    
  -------------------------------------------------------------------
                         slack                                  2.972    

Slack (MET) :             3.053ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[9]_C/CLR
                            (recovery check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        4.256ns  (logic 0.053ns (1.245%)  route 4.203ns (98.755%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.599ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.022ns = ( 20.022 - 10.000 ) 
    Source Clock Delay      (SCD):    7.627ns = ( 12.627 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.269     9.538 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.887    10.425    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.545 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.774    12.319    clk__0_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y20         FDRE (Prop_fdre_C_Q)         0.308    12.627 f  rst_in_reg/Q
                         net (fo=139, routed)         1.391    14.017    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X51Y25         LUT3 (Prop_lut3_I0_O)        0.053    14.070 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           2.812    16.882    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2_n_0
    SLICE_X49Y26         FDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.662    14.335    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X54Y33         FDCE (Prop_fdce_C_Q)         0.226    14.561 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.607    18.169    spi_clk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.194    18.363 r  spi_clk_BUFG_inst/O
                         net (fo=40, routed)          1.659    20.022    ADC2/LTC2195_SPI_inst/spi_clk_BUFG
    SLICE_X49Y26         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[9]_C/C
                         clock pessimism              0.204    20.226    
                         clock uncertainty           -0.035    20.190    
    SLICE_X49Y26         FDCE (Recov_fdce_C_CLR)     -0.255    19.935    ADC2/LTC2195_SPI_inst/data_out_reg[9]_C
  -------------------------------------------------------------------
                         required time                         19.935    
                         arrival time                         -16.882    
  -------------------------------------------------------------------
                         slack                                  3.053    

Slack (MET) :             3.124ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[7]_C/CLR
                            (recovery check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        4.185ns  (logic 0.053ns (1.266%)  route 4.132ns (98.734%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.599ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.022ns = ( 20.022 - 10.000 ) 
    Source Clock Delay      (SCD):    7.627ns = ( 12.627 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.269     9.538 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.887    10.425    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.545 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.774    12.319    clk__0_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y20         FDRE (Prop_fdre_C_Q)         0.308    12.627 f  rst_in_reg/Q
                         net (fo=139, routed)         1.235    13.862    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X53Y28         LUT3 (Prop_lut3_I0_O)        0.053    13.915 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           2.897    16.812    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2_n_0
    SLICE_X53Y28         FDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.662    14.335    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X54Y33         FDCE (Prop_fdce_C_Q)         0.226    14.561 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.607    18.169    spi_clk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.194    18.363 r  spi_clk_BUFG_inst/O
                         net (fo=40, routed)          1.659    20.022    ADC2/LTC2195_SPI_inst/spi_clk_BUFG
    SLICE_X53Y28         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[7]_C/C
                         clock pessimism              0.204    20.226    
                         clock uncertainty           -0.035    20.190    
    SLICE_X53Y28         FDCE (Recov_fdce_C_CLR)     -0.255    19.935    ADC2/LTC2195_SPI_inst/data_out_reg[7]_C
  -------------------------------------------------------------------
                         required time                         19.935    
                         arrival time                         -16.812    
  -------------------------------------------------------------------
                         slack                                  3.124    

Slack (MET) :             4.381ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/state_f_reg[2]/CLR
                            (recovery check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.570ns  (logic 0.035ns (2.229%)  route 1.535ns (97.771%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.559ns = ( 14.559 - 10.000 ) 
    Source Clock Delay      (SCD):    3.603ns = ( 8.603 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=141, routed)         0.740     6.989    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.124     7.113 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.434     7.547    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     7.577 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.879     8.456    clk__0_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y20         FDRE (Prop_fdre_C_Q)         0.147     8.603 f  rst_in_reg/Q
                         net (fo=139, routed)         1.119     9.722    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X51Y26         LUT2 (Prop_lut2_I0_O)        0.035     9.757 f  ADC2/LTC2195_SPI_inst/state_f[2]_i_2/O
                         net (fo=14, routed)          0.415    10.172    ADC2/LTC2195_SPI_inst/state_f[2]_i_2_n_0
    SLICE_X49Y28         FDCE                                         f  ADC2/LTC2195_SPI_inst/state_f_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    11.101 r  BUFG_inst/O
                         net (fo=141, routed)         0.640    11.741    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X54Y33         FDCE (Prop_fdce_C_Q)         0.107    11.848 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.009    13.858    spi_clk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.062    13.920 r  spi_clk_BUFG_inst/O
                         net (fo=40, routed)          0.639    14.559    ADC2/LTC2195_SPI_inst/spi_clk_BUFG
    SLICE_X49Y28         FDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[2]/C
                         clock pessimism              0.147    14.706    
                         clock uncertainty           -0.035    14.670    
    SLICE_X49Y28         FDCE (Recov_fdce_C_CLR)     -0.117    14.553    ADC2/LTC2195_SPI_inst/state_f_reg[2]
  -------------------------------------------------------------------
                         required time                         14.553    
                         arrival time                         -10.172    
  -------------------------------------------------------------------
                         slack                                  4.381    

Slack (MET) :             4.540ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/ready_out_reg/CLR
                            (recovery check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.447ns  (logic 0.035ns (2.419%)  route 1.412ns (97.581%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.557ns = ( 14.557 - 10.000 ) 
    Source Clock Delay      (SCD):    3.603ns = ( 8.603 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=141, routed)         0.740     6.989    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.124     7.113 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.434     7.547    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     7.577 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.879     8.456    clk__0_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y20         FDRE (Prop_fdre_C_Q)         0.147     8.603 f  rst_in_reg/Q
                         net (fo=139, routed)         1.119     9.722    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X51Y26         LUT2 (Prop_lut2_I0_O)        0.035     9.757 f  ADC2/LTC2195_SPI_inst/state_f[2]_i_2/O
                         net (fo=14, routed)          0.292    10.049    ADC2/LTC2195_SPI_inst/state_f[2]_i_2_n_0
    SLICE_X50Y28         FDCE                                         f  ADC2/LTC2195_SPI_inst/ready_out_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    11.101 r  BUFG_inst/O
                         net (fo=141, routed)         0.640    11.741    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X54Y33         FDCE (Prop_fdce_C_Q)         0.107    11.848 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.009    13.858    spi_clk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.062    13.920 r  spi_clk_BUFG_inst/O
                         net (fo=40, routed)          0.637    14.557    ADC2/LTC2195_SPI_inst/spi_clk_BUFG
    SLICE_X50Y28         FDCE                                         r  ADC2/LTC2195_SPI_inst/ready_out_reg/C
                         clock pessimism              0.147    14.704    
                         clock uncertainty           -0.035    14.668    
    SLICE_X50Y28         FDCE (Recov_fdce_C_CLR)     -0.079    14.589    ADC2/LTC2195_SPI_inst/ready_out_reg
  -------------------------------------------------------------------
                         required time                         14.589    
                         arrival time                         -10.049    
  -------------------------------------------------------------------
                         slack                                  4.540    

Slack (MET) :             4.540ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/state_f_reg[1]/CLR
                            (recovery check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.447ns  (logic 0.035ns (2.419%)  route 1.412ns (97.581%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.557ns = ( 14.557 - 10.000 ) 
    Source Clock Delay      (SCD):    3.603ns = ( 8.603 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=141, routed)         0.740     6.989    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.124     7.113 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.434     7.547    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     7.577 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.879     8.456    clk__0_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y20         FDRE (Prop_fdre_C_Q)         0.147     8.603 f  rst_in_reg/Q
                         net (fo=139, routed)         1.119     9.722    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X51Y26         LUT2 (Prop_lut2_I0_O)        0.035     9.757 f  ADC2/LTC2195_SPI_inst/state_f[2]_i_2/O
                         net (fo=14, routed)          0.292    10.049    ADC2/LTC2195_SPI_inst/state_f[2]_i_2_n_0
    SLICE_X50Y28         FDCE                                         f  ADC2/LTC2195_SPI_inst/state_f_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    11.101 r  BUFG_inst/O
                         net (fo=141, routed)         0.640    11.741    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X54Y33         FDCE (Prop_fdce_C_Q)         0.107    11.848 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.009    13.858    spi_clk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.062    13.920 r  spi_clk_BUFG_inst/O
                         net (fo=40, routed)          0.637    14.557    ADC2/LTC2195_SPI_inst/spi_clk_BUFG
    SLICE_X50Y28         FDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[1]/C
                         clock pessimism              0.147    14.704    
                         clock uncertainty           -0.035    14.668    
    SLICE_X50Y28         FDCE (Recov_fdce_C_CLR)     -0.079    14.589    ADC2/LTC2195_SPI_inst/state_f_reg[1]
  -------------------------------------------------------------------
                         required time                         14.589    
                         arrival time                         -10.049    
  -------------------------------------------------------------------
                         slack                                  4.540    

Slack (MET) :             4.611ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[6]/CLR
                            (recovery check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.337ns  (logic 0.035ns (2.618%)  route 1.302ns (97.382%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.556ns = ( 14.556 - 10.000 ) 
    Source Clock Delay      (SCD):    3.603ns = ( 8.603 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=141, routed)         0.740     6.989    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.124     7.113 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.434     7.547    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     7.577 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.879     8.456    clk__0_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y20         FDRE (Prop_fdre_C_Q)         0.147     8.603 f  rst_in_reg/Q
                         net (fo=139, routed)         1.119     9.722    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X51Y26         LUT2 (Prop_lut2_I0_O)        0.035     9.757 f  ADC2/LTC2195_SPI_inst/state_f[2]_i_2/O
                         net (fo=14, routed)          0.182     9.939    ADC2/LTC2195_SPI_inst/state_f[2]_i_2_n_0
    SLICE_X53Y27         FDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    11.101 r  BUFG_inst/O
                         net (fo=141, routed)         0.640    11.741    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X54Y33         FDCE (Prop_fdce_C_Q)         0.107    11.848 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.009    13.858    spi_clk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.062    13.920 r  spi_clk_BUFG_inst/O
                         net (fo=40, routed)          0.636    14.556    ADC2/LTC2195_SPI_inst/spi_clk_BUFG
    SLICE_X53Y27         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[6]/C
                         clock pessimism              0.147    14.703    
                         clock uncertainty           -0.035    14.667    
    SLICE_X53Y27         FDCE (Recov_fdce_C_CLR)     -0.117    14.550    ADC2/LTC2195_SPI_inst/data_out_reg[6]
  -------------------------------------------------------------------
                         required time                         14.550    
                         arrival time                          -9.939    
  -------------------------------------------------------------------
                         slack                                  4.611    

Slack (MET) :             4.611ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg_c/CLR
                            (recovery check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.337ns  (logic 0.035ns (2.618%)  route 1.302ns (97.382%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.556ns = ( 14.556 - 10.000 ) 
    Source Clock Delay      (SCD):    3.603ns = ( 8.603 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=141, routed)         0.740     6.989    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.124     7.113 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.434     7.547    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     7.577 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.879     8.456    clk__0_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y20         FDRE (Prop_fdre_C_Q)         0.147     8.603 f  rst_in_reg/Q
                         net (fo=139, routed)         1.119     9.722    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X51Y26         LUT2 (Prop_lut2_I0_O)        0.035     9.757 f  ADC2/LTC2195_SPI_inst/state_f[2]_i_2/O
                         net (fo=14, routed)          0.182     9.939    ADC2/LTC2195_SPI_inst/state_f[2]_i_2_n_0
    SLICE_X53Y27         FDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg_c/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    11.101 r  BUFG_inst/O
                         net (fo=141, routed)         0.640    11.741    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X54Y33         FDCE (Prop_fdce_C_Q)         0.107    11.848 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.009    13.858    spi_clk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.062    13.920 r  spi_clk_BUFG_inst/O
                         net (fo=40, routed)          0.636    14.556    ADC2/LTC2195_SPI_inst/spi_clk_BUFG
    SLICE_X53Y27         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg_c/C
                         clock pessimism              0.147    14.703    
                         clock uncertainty           -0.035    14.667    
    SLICE_X53Y27         FDCE (Recov_fdce_C_CLR)     -0.117    14.550    ADC2/LTC2195_SPI_inst/data_out_reg_c
  -------------------------------------------------------------------
                         required time                         14.550    
                         arrival time                          -9.939    
  -------------------------------------------------------------------
                         slack                                  4.611    

Slack (MET) :             4.611ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg_c_0/CLR
                            (recovery check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.337ns  (logic 0.035ns (2.618%)  route 1.302ns (97.382%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.556ns = ( 14.556 - 10.000 ) 
    Source Clock Delay      (SCD):    3.603ns = ( 8.603 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=141, routed)         0.740     6.989    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.124     7.113 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.434     7.547    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     7.577 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.879     8.456    clk__0_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y20         FDRE (Prop_fdre_C_Q)         0.147     8.603 f  rst_in_reg/Q
                         net (fo=139, routed)         1.119     9.722    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X51Y26         LUT2 (Prop_lut2_I0_O)        0.035     9.757 f  ADC2/LTC2195_SPI_inst/state_f[2]_i_2/O
                         net (fo=14, routed)          0.182     9.939    ADC2/LTC2195_SPI_inst/state_f[2]_i_2_n_0
    SLICE_X53Y27         FDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg_c_0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    11.101 r  BUFG_inst/O
                         net (fo=141, routed)         0.640    11.741    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X54Y33         FDCE (Prop_fdce_C_Q)         0.107    11.848 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.009    13.858    spi_clk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.062    13.920 r  spi_clk_BUFG_inst/O
                         net (fo=40, routed)          0.636    14.556    ADC2/LTC2195_SPI_inst/spi_clk_BUFG
    SLICE_X53Y27         FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg_c_0/C
                         clock pessimism              0.147    14.703    
                         clock uncertainty           -0.035    14.667    
    SLICE_X53Y27         FDCE (Recov_fdce_C_CLR)     -0.117    14.550    ADC2/LTC2195_SPI_inst/data_out_reg_c_0
  -------------------------------------------------------------------
                         required time                         14.550    
                         arrival time                          -9.939    
  -------------------------------------------------------------------
                         slack                                  4.611    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[9]_P/PRE
                            (removal check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - rst_in rise@0.000ns)
  Data Path Delay:        2.569ns  (logic 0.028ns (1.090%)  route 2.541ns (98.910%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.521ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.565ns
    Source Clock Delay      (SCD):    2.896ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=141, routed)         0.541     1.642    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.100     1.742 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.368     2.110    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.136 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.642     2.778    clk__0_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y20         FDRE (Prop_fdre_C_Q)         0.118     2.896 r  rst_in_reg/Q
                         net (fo=139, routed)         1.138     4.034    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X51Y25         LUT3 (Prop_lut3_I2_O)        0.028     4.062 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1/O
                         net (fo=2, routed)           1.403     5.465    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1_n_0
    SLICE_X51Y26         FDPE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=141, routed)         0.877     2.126    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X54Y33         FDCE (Prop_fdce_C_Q)         0.133     2.259 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.360     4.619    spi_clk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.075     4.694 r  spi_clk_BUFG_inst/O
                         net (fo=40, routed)          0.871     5.565    ADC2/LTC2195_SPI_inst/spi_clk_BUFG
    SLICE_X51Y26         FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[9]_P/C
                         clock pessimism             -0.147     5.418    
    SLICE_X51Y26         FDPE (Remov_fdpe_C_PRE)     -0.072     5.346    ADC2/LTC2195_SPI_inst/data_out_reg[9]_P
  -------------------------------------------------------------------
                         required time                         -5.346    
                         arrival time                           5.465    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[5]_P/PRE
                            (removal check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - rst_in rise@0.000ns)
  Data Path Delay:        2.602ns  (logic 0.028ns (1.076%)  route 2.574ns (98.924%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.519ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.563ns
    Source Clock Delay      (SCD):    2.896ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=141, routed)         0.541     1.642    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.100     1.742 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.368     2.110    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.136 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.642     2.778    clk__0_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y20         FDRE (Prop_fdre_C_Q)         0.118     2.896 r  rst_in_reg/Q
                         net (fo=139, routed)         1.176     4.072    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X53Y27         LUT3 (Prop_lut3_I2_O)        0.028     4.100 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1/O
                         net (fo=3, routed)           1.398     5.498    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0
    SLICE_X54Y26         FDPE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[5]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=141, routed)         0.877     2.126    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X54Y33         FDCE (Prop_fdce_C_Q)         0.133     2.259 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.360     4.619    spi_clk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.075     4.694 r  spi_clk_BUFG_inst/O
                         net (fo=40, routed)          0.869     5.563    ADC2/LTC2195_SPI_inst/spi_clk_BUFG
    SLICE_X54Y26         FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[5]_P/C
                         clock pessimism             -0.147     5.416    
    SLICE_X54Y26         FDPE (Remov_fdpe_C_PRE)     -0.052     5.364    ADC2/LTC2195_SPI_inst/data_out_reg[5]_P
  -------------------------------------------------------------------
                         required time                         -5.364    
                         arrival time                           5.498    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[8]_P/PRE
                            (removal check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - rst_in rise@0.000ns)
  Data Path Delay:        2.694ns  (logic 0.028ns (1.039%)  route 2.666ns (98.961%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.523ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.567ns
    Source Clock Delay      (SCD):    2.896ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=141, routed)         0.541     1.642    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.100     1.742 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.368     2.110    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.136 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.642     2.778    clk__0_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y20         FDRE (Prop_fdre_C_Q)         0.118     2.896 r  rst_in_reg/Q
                         net (fo=139, routed)         1.176     4.072    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X53Y27         LUT3 (Prop_lut3_I2_O)        0.028     4.100 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1/O
                         net (fo=3, routed)           1.490     5.590    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0
    SLICE_X51Y27         FDPE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=141, routed)         0.877     2.126    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X54Y33         FDCE (Prop_fdce_C_Q)         0.133     2.259 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.360     4.619    spi_clk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.075     4.694 r  spi_clk_BUFG_inst/O
                         net (fo=40, routed)          0.873     5.567    ADC2/LTC2195_SPI_inst/spi_clk_BUFG
    SLICE_X51Y27         FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_P/C
                         clock pessimism             -0.147     5.420    
    SLICE_X51Y27         FDPE (Remov_fdpe_C_PRE)     -0.072     5.348    ADC2/LTC2195_SPI_inst/data_out_reg[8]_P
  -------------------------------------------------------------------
                         required time                         -5.348    
                         arrival time                           5.590    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.471ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/state_f_reg[0]_P/PRE
                            (removal check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - rst_in rise@0.000ns)
  Data Path Delay:        2.923ns  (logic 0.028ns (0.958%)  route 2.895ns (99.042%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.524ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.568ns
    Source Clock Delay      (SCD):    2.896ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=141, routed)         0.541     1.642    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.100     1.742 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.368     2.110    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.136 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.642     2.778    clk__0_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y20         FDRE (Prop_fdre_C_Q)         0.118     2.896 r  rst_in_reg/Q
                         net (fo=139, routed)         1.645     4.541    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X50Y27         LUT2 (Prop_lut2_I1_O)        0.028     4.569 f  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           1.250     5.819    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X51Y28         FDPE                                         f  ADC2/LTC2195_SPI_inst/state_f_reg[0]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=141, routed)         0.877     2.126    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X54Y33         FDCE (Prop_fdce_C_Q)         0.133     2.259 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.360     4.619    spi_clk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.075     4.694 r  spi_clk_BUFG_inst/O
                         net (fo=40, routed)          0.874     5.568    ADC2/LTC2195_SPI_inst/spi_clk_BUFG
    SLICE_X51Y28         FDPE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_P/C
                         clock pessimism             -0.147     5.421    
    SLICE_X51Y28         FDPE (Remov_fdpe_C_PRE)     -0.072     5.349    ADC2/LTC2195_SPI_inst/state_f_reg[0]_P
  -------------------------------------------------------------------
                         required time                         -5.349    
                         arrival time                           5.819    
  -------------------------------------------------------------------
                         slack                                  0.471    

Slack (MET) :             0.661ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[7]_P/PRE
                            (removal check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - rst_in rise@0.000ns)
  Data Path Delay:        3.110ns  (logic 0.028ns (0.900%)  route 3.082ns (99.100%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.521ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.565ns
    Source Clock Delay      (SCD):    2.896ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=141, routed)         0.541     1.642    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.100     1.742 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.368     2.110    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.136 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.642     2.778    clk__0_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y20         FDRE (Prop_fdre_C_Q)         0.118     2.896 r  rst_in_reg/Q
                         net (fo=139, routed)         1.834     4.730    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X52Y27         LUT3 (Prop_lut3_I2_O)        0.028     4.758 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           1.248     6.006    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1_n_0
    SLICE_X53Y26         FDPE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=141, routed)         0.877     2.126    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X54Y33         FDCE (Prop_fdce_C_Q)         0.133     2.259 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.360     4.619    spi_clk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.075     4.694 r  spi_clk_BUFG_inst/O
                         net (fo=40, routed)          0.871     5.565    ADC2/LTC2195_SPI_inst/spi_clk_BUFG
    SLICE_X53Y26         FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[7]_P/C
                         clock pessimism             -0.147     5.418    
    SLICE_X53Y26         FDPE (Remov_fdpe_C_PRE)     -0.072     5.346    ADC2/LTC2195_SPI_inst/data_out_reg[7]_P
  -------------------------------------------------------------------
                         required time                         -5.346    
                         arrival time                           6.006    
  -------------------------------------------------------------------
                         slack                                  0.661    

Slack (MET) :             2.024ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/state_f_reg[0]_C/CLR
                            (removal check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        0.974ns  (logic 0.000ns (0.000%)  route 0.974ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        4.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    11.196ns
    Source Clock Delay      (SCD):    6.961ns = ( 11.961 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.280     8.953    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.216     9.169 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.769     9.938    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    10.051 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.662    11.713    clk__0_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y20         FDRE (Prop_fdre_C_Q)         0.248    11.961 f  rst_in_reg/Q
                         net (fo=139, routed)         0.974    12.936    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X50Y29         FDCE                                         f  ADC2/LTC2195_SPI_inst/state_f_reg[0]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.775     4.653    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X54Y33         FDCE (Prop_fdce_C_Q)         0.282     4.935 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           4.269     9.204    spi_clk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.220     9.424 r  spi_clk_BUFG_inst/O
                         net (fo=40, routed)          1.772    11.196    ADC2/LTC2195_SPI_inst/spi_clk_BUFG
    SLICE_X50Y29         FDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_C/C
                         clock pessimism             -0.204    10.992    
                         clock uncertainty            0.035    11.027    
    SLICE_X50Y29         FDCE (Remov_fdce_C_CLR)     -0.115    10.912    ADC2/LTC2195_SPI_inst/state_f_reg[0]_C
  -------------------------------------------------------------------
                         required time                        -10.912    
                         arrival time                          12.936    
  -------------------------------------------------------------------
                         slack                                  2.024    

Slack (MET) :             2.277ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/counter_f_reg[0]/CLR
                            (removal check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.195ns  (logic 0.000ns (0.000%)  route 1.195ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        4.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    11.198ns
    Source Clock Delay      (SCD):    6.961ns = ( 11.961 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.280     8.953    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.216     9.169 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.769     9.938    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    10.051 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.662    11.713    clk__0_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y20         FDRE (Prop_fdre_C_Q)         0.248    11.961 f  rst_in_reg/Q
                         net (fo=139, routed)         1.195    13.156    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X49Y29         FDCE                                         f  ADC2/LTC2195_SPI_inst/counter_f_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.775     4.653    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X54Y33         FDCE (Prop_fdce_C_Q)         0.282     4.935 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           4.269     9.204    spi_clk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.220     9.424 r  spi_clk_BUFG_inst/O
                         net (fo=40, routed)          1.774    11.198    ADC2/LTC2195_SPI_inst/spi_clk_BUFG
    SLICE_X49Y29         FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[0]/C
                         clock pessimism             -0.204    10.994    
                         clock uncertainty            0.035    11.029    
    SLICE_X49Y29         FDCE (Remov_fdce_C_CLR)     -0.149    10.880    ADC2/LTC2195_SPI_inst/counter_f_reg[0]
  -------------------------------------------------------------------
                         required time                        -10.880    
                         arrival time                          13.156    
  -------------------------------------------------------------------
                         slack                                  2.277    

Slack (MET) :             2.277ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/counter_f_reg[10]/CLR
                            (removal check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.195ns  (logic 0.000ns (0.000%)  route 1.195ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        4.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    11.198ns
    Source Clock Delay      (SCD):    6.961ns = ( 11.961 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.280     8.953    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.216     9.169 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.769     9.938    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    10.051 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.662    11.713    clk__0_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y20         FDRE (Prop_fdre_C_Q)         0.248    11.961 f  rst_in_reg/Q
                         net (fo=139, routed)         1.195    13.156    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X49Y29         FDCE                                         f  ADC2/LTC2195_SPI_inst/counter_f_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.775     4.653    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X54Y33         FDCE (Prop_fdce_C_Q)         0.282     4.935 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           4.269     9.204    spi_clk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.220     9.424 r  spi_clk_BUFG_inst/O
                         net (fo=40, routed)          1.774    11.198    ADC2/LTC2195_SPI_inst/spi_clk_BUFG
    SLICE_X49Y29         FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[10]/C
                         clock pessimism             -0.204    10.994    
                         clock uncertainty            0.035    11.029    
    SLICE_X49Y29         FDCE (Remov_fdce_C_CLR)     -0.149    10.880    ADC2/LTC2195_SPI_inst/counter_f_reg[10]
  -------------------------------------------------------------------
                         required time                        -10.880    
                         arrival time                          13.156    
  -------------------------------------------------------------------
                         slack                                  2.277    

Slack (MET) :             2.277ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/counter_f_reg[11]/CLR
                            (removal check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.195ns  (logic 0.000ns (0.000%)  route 1.195ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        4.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    11.198ns
    Source Clock Delay      (SCD):    6.961ns = ( 11.961 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.280     8.953    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.216     9.169 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.769     9.938    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    10.051 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.662    11.713    clk__0_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y20         FDRE (Prop_fdre_C_Q)         0.248    11.961 f  rst_in_reg/Q
                         net (fo=139, routed)         1.195    13.156    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X49Y29         FDCE                                         f  ADC2/LTC2195_SPI_inst/counter_f_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.775     4.653    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X54Y33         FDCE (Prop_fdce_C_Q)         0.282     4.935 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           4.269     9.204    spi_clk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.220     9.424 r  spi_clk_BUFG_inst/O
                         net (fo=40, routed)          1.774    11.198    ADC2/LTC2195_SPI_inst/spi_clk_BUFG
    SLICE_X49Y29         FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[11]/C
                         clock pessimism             -0.204    10.994    
                         clock uncertainty            0.035    11.029    
    SLICE_X49Y29         FDCE (Remov_fdce_C_CLR)     -0.149    10.880    ADC2/LTC2195_SPI_inst/counter_f_reg[11]
  -------------------------------------------------------------------
                         required time                        -10.880    
                         arrival time                          13.156    
  -------------------------------------------------------------------
                         slack                                  2.277    

Slack (MET) :             2.277ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/counter_f_reg[5]/CLR
                            (removal check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.195ns  (logic 0.000ns (0.000%)  route 1.195ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        4.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    11.198ns
    Source Clock Delay      (SCD):    6.961ns = ( 11.961 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.280     8.953    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.216     9.169 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.769     9.938    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    10.051 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.662    11.713    clk__0_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y20         FDRE (Prop_fdre_C_Q)         0.248    11.961 f  rst_in_reg/Q
                         net (fo=139, routed)         1.195    13.156    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X49Y29         FDCE                                         f  ADC2/LTC2195_SPI_inst/counter_f_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.775     4.653    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X54Y33         FDCE (Prop_fdce_C_Q)         0.282     4.935 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           4.269     9.204    spi_clk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.220     9.424 r  spi_clk_BUFG_inst/O
                         net (fo=40, routed)          1.774    11.198    ADC2/LTC2195_SPI_inst/spi_clk_BUFG
    SLICE_X49Y29         FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[5]/C
                         clock pessimism             -0.204    10.994    
                         clock uncertainty            0.035    11.029    
    SLICE_X49Y29         FDCE (Remov_fdce_C_CLR)     -0.149    10.880    ADC2/LTC2195_SPI_inst/counter_f_reg[5]
  -------------------------------------------------------------------
                         required time                        -10.880    
                         arrival time                          13.156    
  -------------------------------------------------------------------
                         slack                                  2.277    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  ADC2/spi_data[7]
  To Clock:  ADC2/spi_data[7]

Setup :            1  Failing Endpoint ,  Worst Slack       -1.413ns,  Total Violation       -1.413ns
Hold  :            0  Failing Endpoints,  Worst Slack        7.515ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.413ns  (required time - arrival time)
  Source:                 ADC2/spi_data_reg[7]/Q
                            (clock source 'ADC2/spi_data[7]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
                            (recovery check against falling-edge clock ADC2/spi_data[7]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/spi_data[7] fall@5.000ns - ADC2/spi_data[7] rise@0.000ns)
  Data Path Delay:        8.758ns  (logic 0.053ns (0.605%)  route 8.705ns (99.395%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.636ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.186ns = ( 12.186 - 5.000 ) 
    Source Clock Delay      (SCD):    4.920ns
    Clock Pessimism Removal (CPR):    0.369ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[7] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.773     4.651    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y30         FDRE (Prop_fdre_C_Q)         0.269     4.920 r  ADC2/spi_data_reg[7]/Q
                         net (fo=3, routed)           6.434    11.353    ADC2/LTC2195_SPI_inst/spi_data[0]
    SLICE_X53Y28         LUT3 (Prop_lut3_I1_O)        0.053    11.406 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           2.271    13.678    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2_n_0
    SLICE_X52Y28         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_data[7] fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.661     9.334    ADC2/clk_in
    SLICE_X53Y30         FDRE (Prop_fdre_C_Q)         0.216     9.550 f  ADC2/spi_data_reg[7]/Q
                         net (fo=3, routed)           2.241    11.791    ADC2/LTC2195_SPI_inst/spi_data[0]
    SLICE_X52Y27         LUT3 (Prop_lut3_I0_O)        0.042    11.833 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           0.353    12.186    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1_n_0
    SLICE_X52Y28         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
                         clock pessimism              0.369    12.555    
                         clock uncertainty           -0.035    12.520    
    SLICE_X52Y28         LDCE (Recov_ldce_G_CLR)     -0.255    12.265    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC
  -------------------------------------------------------------------
                         required time                         12.265    
                         arrival time                         -13.678    
  -------------------------------------------------------------------
                         slack                                 -1.413    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.515ns  (arrival time - required time)
  Source:                 ADC2/spi_data_reg[7]/Q
                            (clock source 'ADC2/spi_data[7]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
                            (removal check against falling-edge clock ADC2/spi_data[7]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (ADC2/spi_data[7] fall@5.000ns - ADC2/spi_data[7] rise@10.000ns)
  Data Path Delay:        4.231ns  (logic 0.028ns (0.662%)  route 4.203ns (99.338%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.750ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.998ns = ( 8.998 - 5.000 ) 
    Source Clock Delay      (SCD):    1.840ns = ( 11.840 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.408ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[7] rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    11.101 r  BUFG_inst/O
                         net (fo=141, routed)         0.639    11.740    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y30         FDRE (Prop_fdre_C_Q)         0.100    11.840 r  ADC2/spi_data_reg[7]/Q
                         net (fo=3, routed)           3.117    14.957    ADC2/LTC2195_SPI_inst/spi_data[0]
    SLICE_X53Y28         LUT3 (Prop_lut3_I1_O)        0.028    14.985 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           1.086    16.071    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2_n_0
    SLICE_X52Y28         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_data[7] fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=141, routed)         0.876     7.125    ADC2/clk_in
    SLICE_X53Y30         FDRE (Prop_fdre_C_Q)         0.124     7.249 f  ADC2/spi_data_reg[7]/Q
                         net (fo=3, routed)           1.509     8.757    ADC2/LTC2195_SPI_inst/spi_data[0]
    SLICE_X52Y27         LUT3 (Prop_lut3_I0_O)        0.035     8.792 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           0.206     8.998    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1_n_0
    SLICE_X52Y28         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
                         clock pessimism             -0.408     8.590    
                         clock uncertainty            0.035     8.625    
    SLICE_X52Y28         LDCE (Remov_ldce_G_CLR)     -0.069     8.556    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC
  -------------------------------------------------------------------
                         required time                         -8.556    
                         arrival time                          16.071    
  -------------------------------------------------------------------
                         slack                                  7.515    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  ADC2/spi_trigger_reg_n_0
  To Clock:  ADC2/spi_data[7]

Setup :            0  Failing Endpoints,  Worst Slack        7.441ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.270ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.441ns  (required time - arrival time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
                            (recovery check against falling-edge clock ADC2/spi_data[7]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/spi_data[7] fall@15.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        4.739ns  (logic 0.053ns (1.118%)  route 4.686ns (98.882%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.471ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.186ns = ( 22.186 - 15.000 ) 
    Source Clock Delay      (SCD):    4.920ns = ( 9.920 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.773     9.651    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y30         FDCE (Prop_fdce_C_Q)         0.269     9.920 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          2.415    12.334    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X53Y28         LUT3 (Prop_lut3_I2_O)        0.053    12.387 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           2.271    14.658    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2_n_0
    SLICE_X52Y28         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_data[7] fall edge)
                                                     15.000    15.000 r  
    AA3                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    15.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    17.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    17.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.661    19.334    ADC2/clk_in
    SLICE_X53Y30         FDRE (Prop_fdre_C_Q)         0.216    19.550 f  ADC2/spi_data_reg[7]/Q
                         net (fo=3, routed)           2.241    21.791    ADC2/LTC2195_SPI_inst/spi_data[0]
    SLICE_X52Y27         LUT3 (Prop_lut3_I0_O)        0.042    21.833 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           0.353    22.186    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1_n_0
    SLICE_X52Y28         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
                         clock pessimism              0.204    22.390    
                         clock uncertainty           -0.035    22.355    
    SLICE_X52Y28         LDCE (Recov_ldce_G_CLR)     -0.255    22.100    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC
  -------------------------------------------------------------------
                         required time                         22.100    
                         arrival time                         -14.658    
  -------------------------------------------------------------------
                         slack                                  7.441    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
                            (removal check against falling-edge clock ADC2/spi_data[7]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/spi_data[7] fall@5.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        2.212ns  (logic 0.028ns (1.266%)  route 2.184ns (98.734%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.998ns = ( 8.998 - 5.000 ) 
    Source Clock Delay      (SCD):    1.840ns = ( 6.840 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=141, routed)         0.639     6.740    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y30         FDCE (Prop_fdce_C_Q)         0.100     6.840 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          1.098     7.938    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X53Y28         LUT3 (Prop_lut3_I2_O)        0.028     7.966 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           1.086     9.052    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2_n_0
    SLICE_X52Y28         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_data[7] fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=141, routed)         0.876     7.125    ADC2/clk_in
    SLICE_X53Y30         FDRE (Prop_fdre_C_Q)         0.124     7.249 f  ADC2/spi_data_reg[7]/Q
                         net (fo=3, routed)           1.509     8.757    ADC2/LTC2195_SPI_inst/spi_data[0]
    SLICE_X52Y27         LUT3 (Prop_lut3_I0_O)        0.035     8.792 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           0.206     8.998    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1_n_0
    SLICE_X52Y28         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
                         clock pessimism             -0.147     8.851    
    SLICE_X52Y28         LDCE (Remov_ldce_G_CLR)     -0.069     8.782    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC
  -------------------------------------------------------------------
                         required time                         -8.782    
                         arrival time                           9.052    
  -------------------------------------------------------------------
                         slack                                  0.270    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  rst_in
  To Clock:  ADC2/spi_data[7]

Setup :            0  Failing Endpoints,  Worst Slack        5.914ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.914ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
                            (recovery check against falling-edge clock ADC2/spi_data[7]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/spi_data[7] fall@15.000ns - rst_in fall@5.000ns)
  Data Path Delay:        3.559ns  (logic 0.053ns (1.489%)  route 3.506ns (98.511%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.186ns = ( 22.186 - 15.000 ) 
    Source Clock Delay      (SCD):    7.627ns = ( 12.627 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.269     9.538 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.887    10.425    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.545 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.774    12.319    clk__0_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y20         FDRE (Prop_fdre_C_Q)         0.308    12.627 f  rst_in_reg/Q
                         net (fo=139, routed)         1.235    13.862    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X53Y28         LUT3 (Prop_lut3_I0_O)        0.053    13.915 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           2.271    16.186    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2_n_0
    SLICE_X52Y28         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_data[7] fall edge)
                                                     15.000    15.000 r  
    AA3                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    15.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    17.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    17.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.661    19.334    ADC2/clk_in
    SLICE_X53Y30         FDRE (Prop_fdre_C_Q)         0.216    19.550 f  ADC2/spi_data_reg[7]/Q
                         net (fo=3, routed)           2.241    21.791    ADC2/LTC2195_SPI_inst/spi_data[0]
    SLICE_X52Y27         LUT3 (Prop_lut3_I0_O)        0.042    21.833 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           0.353    22.186    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1_n_0
    SLICE_X52Y28         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
                         clock pessimism              0.204    22.390    
                         clock uncertainty           -0.035    22.355    
    SLICE_X52Y28         LDCE (Recov_ldce_G_CLR)     -0.255    22.100    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC
  -------------------------------------------------------------------
                         required time                         22.100    
                         arrival time                         -16.186    
  -------------------------------------------------------------------
                         slack                                  5.914    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.845ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
                            (removal check against falling-edge clock ADC2/spi_data[7]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/spi_data[7] fall@5.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.730ns  (logic 0.028ns (1.618%)  route 1.702ns (98.382%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.954ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.998ns = ( 8.998 - 5.000 ) 
    Source Clock Delay      (SCD):    2.896ns = ( 7.896 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=141, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.100     6.742 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.368     7.110    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.136 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.642     7.778    clk__0_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y20         FDRE (Prop_fdre_C_Q)         0.118     7.896 f  rst_in_reg/Q
                         net (fo=139, routed)         0.616     8.513    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X53Y28         LUT3 (Prop_lut3_I0_O)        0.028     8.541 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           1.086     9.627    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2_n_0
    SLICE_X52Y28         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_data[7] fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=141, routed)         0.876     7.125    ADC2/clk_in
    SLICE_X53Y30         FDRE (Prop_fdre_C_Q)         0.124     7.249 f  ADC2/spi_data_reg[7]/Q
                         net (fo=3, routed)           1.509     8.757    ADC2/LTC2195_SPI_inst/spi_data[0]
    SLICE_X52Y27         LUT3 (Prop_lut3_I0_O)        0.035     8.792 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           0.206     8.998    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1_n_0
    SLICE_X52Y28         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
                         clock pessimism             -0.147     8.851    
    SLICE_X52Y28         LDCE (Remov_ldce_G_CLR)     -0.069     8.782    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC
  -------------------------------------------------------------------
                         required time                         -8.782    
                         arrival time                           9.627    
  -------------------------------------------------------------------
                         slack                                  0.845    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  ADC2/spi_data[8]
  To Clock:  ADC2/spi_data[8]

Setup :            1  Failing Endpoint ,  Worst Slack       -0.813ns,  Total Violation       -0.813ns
Hold  :            0  Failing Endpoints,  Worst Slack        7.191ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.813ns  (required time - arrival time)
  Source:                 ADC2/spi_data_reg[8]/Q
                            (clock source 'ADC2/spi_data[8]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
                            (recovery check against falling-edge clock ADC2/spi_data[8]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/spi_data[8] fall@5.000ns - ADC2/spi_data[8] rise@0.000ns)
  Data Path Delay:        9.392ns  (logic 0.053ns (0.564%)  route 9.339ns (99.436%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.806ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.385ns = ( 13.385 - 5.000 ) 
    Source Clock Delay      (SCD):    4.956ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[8] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.770     4.648    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y29         FDRE (Prop_fdre_C_Q)         0.308     4.956 r  ADC2/spi_data_reg[8]/Q
                         net (fo=3, routed)           6.899    11.854    ADC2/LTC2195_SPI_inst/spi_data[1]
    SLICE_X53Y27         LUT3 (Prop_lut3_I1_O)        0.053    11.907 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2/O
                         net (fo=3, routed)           2.440    14.347    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2_n_0
    SLICE_X54Y27         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_data[8] fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.658     9.331    ADC2/clk_in
    SLICE_X54Y29         FDRE (Prop_fdre_C_Q)         0.248     9.579 f  ADC2/spi_data_reg[8]/Q
                         net (fo=3, routed)           2.051    11.630    ADC2/LTC2195_SPI_inst/spi_data[1]
    SLICE_X53Y27         LUT3 (Prop_lut3_I0_O)        0.042    11.672 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1/O
                         net (fo=3, routed)           1.713    13.385    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0
    SLICE_X54Y27         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
                         clock pessimism              0.376    13.762    
                         clock uncertainty           -0.035    13.726    
    SLICE_X54Y27         LDCE (Recov_ldce_G_CLR)     -0.192    13.534    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC
  -------------------------------------------------------------------
                         required time                         13.534    
                         arrival time                         -14.347    
  -------------------------------------------------------------------
                         slack                                 -0.813    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.191ns  (arrival time - required time)
  Source:                 ADC2/spi_data_reg[8]/Q
                            (clock source 'ADC2/spi_data[8]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
                            (removal check against falling-edge clock ADC2/spi_data[8]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (ADC2/spi_data[8] fall@5.000ns - ADC2/spi_data[8] rise@10.000ns)
  Data Path Delay:        4.773ns  (logic 0.028ns (0.587%)  route 4.745ns (99.413%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.596ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.865ns = ( 9.865 - 5.000 ) 
    Source Clock Delay      (SCD):    1.855ns = ( 11.855 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[8] rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    11.101 r  BUFG_inst/O
                         net (fo=141, routed)         0.636    11.737    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y29         FDRE (Prop_fdre_C_Q)         0.118    11.855 r  ADC2/spi_data_reg[8]/Q
                         net (fo=3, routed)           3.489    15.344    ADC2/LTC2195_SPI_inst/spi_data[1]
    SLICE_X53Y27         LUT3 (Prop_lut3_I1_O)        0.028    15.372 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2/O
                         net (fo=3, routed)           1.256    16.628    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2_n_0
    SLICE_X54Y27         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_data[8] fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=141, routed)         0.873     7.122    ADC2/clk_in
    SLICE_X54Y29         FDRE (Prop_fdre_C_Q)         0.147     7.269 f  ADC2/spi_data_reg[8]/Q
                         net (fo=3, routed)           1.375     8.644    ADC2/LTC2195_SPI_inst/spi_data[1]
    SLICE_X53Y27         LUT3 (Prop_lut3_I0_O)        0.035     8.679 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1/O
                         net (fo=3, routed)           1.186     9.865    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0
    SLICE_X54Y27         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
                         clock pessimism             -0.413     9.451    
                         clock uncertainty            0.035     9.487    
    SLICE_X54Y27         LDCE (Remov_ldce_G_CLR)     -0.050     9.437    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC
  -------------------------------------------------------------------
                         required time                         -9.437    
                         arrival time                          16.628    
  -------------------------------------------------------------------
                         slack                                  7.191    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  ADC2/spi_trigger_reg_n_0
  To Clock:  ADC2/spi_data[8]

Setup :            0  Failing Endpoints,  Worst Slack        5.905ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.831ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.905ns  (required time - arrival time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
                            (recovery check against falling-edge clock ADC2/spi_data[8]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/spi_data[8] fall@15.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        7.538ns  (logic 0.053ns (0.703%)  route 7.485ns (99.297%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.670ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.385ns = ( 23.385 - 15.000 ) 
    Source Clock Delay      (SCD):    4.920ns = ( 9.920 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.773     9.651    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y30         FDCE (Prop_fdce_C_Q)         0.269     9.920 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          5.044    14.964    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X53Y27         LUT3 (Prop_lut3_I2_O)        0.053    15.017 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2/O
                         net (fo=3, routed)           2.440    17.457    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2_n_0
    SLICE_X54Y27         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_data[8] fall edge)
                                                     15.000    15.000 r  
    AA3                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    15.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    17.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    17.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.658    19.331    ADC2/clk_in
    SLICE_X54Y29         FDRE (Prop_fdre_C_Q)         0.248    19.579 f  ADC2/spi_data_reg[8]/Q
                         net (fo=3, routed)           2.051    21.630    ADC2/LTC2195_SPI_inst/spi_data[1]
    SLICE_X53Y27         LUT3 (Prop_lut3_I0_O)        0.042    21.672 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1/O
                         net (fo=3, routed)           1.713    23.385    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0
    SLICE_X54Y27         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
                         clock pessimism              0.204    23.590    
                         clock uncertainty           -0.035    23.554    
    SLICE_X54Y27         LDCE (Recov_ldce_G_CLR)     -0.192    23.362    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC
  -------------------------------------------------------------------
                         required time                         23.362    
                         arrival time                         -17.457    
  -------------------------------------------------------------------
                         slack                                  5.905    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.831ns  (arrival time - required time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
                            (removal check against falling-edge clock ADC2/spi_data[8]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/spi_data[8] fall@5.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        3.659ns  (logic 0.028ns (0.765%)  route 3.631ns (99.235%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.877ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.865ns = ( 9.865 - 5.000 ) 
    Source Clock Delay      (SCD):    1.840ns = ( 6.840 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=141, routed)         0.639     6.740    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y30         FDCE (Prop_fdce_C_Q)         0.100     6.840 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          2.374     9.215    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X53Y27         LUT3 (Prop_lut3_I2_O)        0.028     9.243 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2/O
                         net (fo=3, routed)           1.256    10.499    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2_n_0
    SLICE_X54Y27         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_data[8] fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=141, routed)         0.873     7.122    ADC2/clk_in
    SLICE_X54Y29         FDRE (Prop_fdre_C_Q)         0.147     7.269 f  ADC2/spi_data_reg[8]/Q
                         net (fo=3, routed)           1.375     8.644    ADC2/LTC2195_SPI_inst/spi_data[1]
    SLICE_X53Y27         LUT3 (Prop_lut3_I0_O)        0.035     8.679 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1/O
                         net (fo=3, routed)           1.186     9.865    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0
    SLICE_X54Y27         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
                         clock pessimism             -0.147     9.717    
    SLICE_X54Y27         LDCE (Remov_ldce_G_CLR)     -0.050     9.667    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC
  -------------------------------------------------------------------
                         required time                         -9.667    
                         arrival time                          10.499    
  -------------------------------------------------------------------
                         slack                                  0.831    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  rst_in
  To Clock:  ADC2/spi_data[8]

Setup :            0  Failing Endpoints,  Worst Slack        7.058ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.114ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.058ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
                            (recovery check against falling-edge clock ADC2/spi_data[8]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/spi_data[8] fall@15.000ns - rst_in fall@5.000ns)
  Data Path Delay:        3.678ns  (logic 0.053ns (1.441%)  route 3.625ns (98.559%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.963ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.385ns = ( 23.385 - 15.000 ) 
    Source Clock Delay      (SCD):    7.627ns = ( 12.627 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.269     9.538 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.887    10.425    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.545 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.774    12.319    clk__0_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y20         FDRE (Prop_fdre_C_Q)         0.308    12.627 f  rst_in_reg/Q
                         net (fo=139, routed)         1.185    13.811    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X53Y27         LUT3 (Prop_lut3_I0_O)        0.053    13.864 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2/O
                         net (fo=3, routed)           2.440    16.305    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2_n_0
    SLICE_X54Y27         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_data[8] fall edge)
                                                     15.000    15.000 r  
    AA3                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    15.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    17.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    17.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.658    19.331    ADC2/clk_in
    SLICE_X54Y29         FDRE (Prop_fdre_C_Q)         0.248    19.579 f  ADC2/spi_data_reg[8]/Q
                         net (fo=3, routed)           2.051    21.630    ADC2/LTC2195_SPI_inst/spi_data[1]
    SLICE_X53Y27         LUT3 (Prop_lut3_I0_O)        0.042    21.672 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1/O
                         net (fo=3, routed)           1.713    23.385    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0
    SLICE_X54Y27         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
                         clock pessimism              0.204    23.590    
                         clock uncertainty           -0.035    23.554    
    SLICE_X54Y27         LDCE (Recov_ldce_G_CLR)     -0.192    23.362    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC
  -------------------------------------------------------------------
                         required time                         23.362    
                         arrival time                         -16.305    
  -------------------------------------------------------------------
                         slack                                  7.058    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
                            (removal check against falling-edge clock ADC2/spi_data[8]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/spi_data[8] fall@5.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.885ns  (logic 0.028ns (1.485%)  route 1.857ns (98.515%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.821ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.865ns = ( 9.865 - 5.000 ) 
    Source Clock Delay      (SCD):    2.896ns = ( 7.896 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=141, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.100     6.742 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.368     7.110    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.136 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.642     7.778    clk__0_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y20         FDRE (Prop_fdre_C_Q)         0.118     7.896 f  rst_in_reg/Q
                         net (fo=139, routed)         0.601     8.497    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X53Y27         LUT3 (Prop_lut3_I0_O)        0.028     8.525 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2/O
                         net (fo=3, routed)           1.256     9.781    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2_n_0
    SLICE_X54Y27         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_data[8] fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=141, routed)         0.873     7.122    ADC2/clk_in
    SLICE_X54Y29         FDRE (Prop_fdre_C_Q)         0.147     7.269 f  ADC2/spi_data_reg[8]/Q
                         net (fo=3, routed)           1.375     8.644    ADC2/LTC2195_SPI_inst/spi_data[1]
    SLICE_X53Y27         LUT3 (Prop_lut3_I0_O)        0.035     8.679 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1/O
                         net (fo=3, routed)           1.186     9.865    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0
    SLICE_X54Y27         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
                         clock pessimism             -0.147     9.717    
    SLICE_X54Y27         LDCE (Remov_ldce_G_CLR)     -0.050     9.667    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC
  -------------------------------------------------------------------
                         required time                         -9.667    
                         arrival time                           9.781    
  -------------------------------------------------------------------
                         slack                                  0.114    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  ADC2/spi_data[9]
  To Clock:  ADC2/spi_data[9]

Setup :            1  Failing Endpoint ,  Worst Slack       -0.146ns,  Total Violation       -0.146ns
Hold  :            0  Failing Endpoints,  Worst Slack        6.946ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.146ns  (required time - arrival time)
  Source:                 ADC2/spi_data_reg[9]/Q
                            (clock source 'ADC2/spi_data[9]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
                            (recovery check against falling-edge clock ADC2/spi_data[9]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/spi_data[9] fall@5.000ns - ADC2/spi_data[9] rise@0.000ns)
  Data Path Delay:        8.038ns  (logic 0.053ns (0.659%)  route 7.985ns (99.341%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.698ns = ( 12.698 - 5.000 ) 
    Source Clock Delay      (SCD):    4.956ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[9] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.770     4.648    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y29         FDRE (Prop_fdre_C_Q)         0.308     4.956 r  ADC2/spi_data_reg[9]/Q
                         net (fo=3, routed)           6.061    11.017    ADC2/LTC2195_SPI_inst/spi_data[2]
    SLICE_X51Y25         LUT3 (Prop_lut3_I1_O)        0.053    11.070 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           1.923    12.993    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2_n_0
    SLICE_X50Y25         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_data[9] fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.658     9.331    ADC2/clk_in
    SLICE_X54Y29         FDRE (Prop_fdre_C_Q)         0.248     9.579 f  ADC2/spi_data_reg[9]/Q
                         net (fo=3, routed)           2.729    12.309    ADC2/LTC2195_SPI_inst/spi_data[2]
    SLICE_X51Y25         LUT3 (Prop_lut3_I0_O)        0.042    12.351 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1/O
                         net (fo=2, routed)           0.348    12.698    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1_n_0
    SLICE_X50Y25         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/G
                         clock pessimism              0.376    13.075    
                         clock uncertainty           -0.035    13.039    
    SLICE_X50Y25         LDCE (Recov_ldce_G_CLR)     -0.192    12.847    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC
  -------------------------------------------------------------------
                         required time                         12.847    
                         arrival time                         -12.993    
  -------------------------------------------------------------------
                         slack                                 -0.146    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.946ns  (arrival time - required time)
  Source:                 ADC2/spi_data_reg[9]/Q
                            (clock source 'ADC2/spi_data[9]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
                            (removal check against falling-edge clock ADC2/spi_data[9]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (ADC2/spi_data[9] fall@5.000ns - ADC2/spi_data[9] rise@10.000ns)
  Data Path Delay:        3.915ns  (logic 0.028ns (0.715%)  route 3.887ns (99.285%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.252ns = ( 9.252 - 5.000 ) 
    Source Clock Delay      (SCD):    1.855ns = ( 11.855 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[9] rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    11.101 r  BUFG_inst/O
                         net (fo=141, routed)         0.636    11.737    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y29         FDRE (Prop_fdre_C_Q)         0.118    11.855 r  ADC2/spi_data_reg[9]/Q
                         net (fo=3, routed)           2.901    14.757    ADC2/LTC2195_SPI_inst/spi_data[2]
    SLICE_X51Y25         LUT3 (Prop_lut3_I1_O)        0.028    14.785 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           0.985    15.770    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2_n_0
    SLICE_X50Y25         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_data[9] fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=141, routed)         0.873     7.122    ADC2/clk_in
    SLICE_X54Y29         FDRE (Prop_fdre_C_Q)         0.147     7.269 f  ADC2/spi_data_reg[9]/Q
                         net (fo=3, routed)           1.745     9.014    ADC2/LTC2195_SPI_inst/spi_data[2]
    SLICE_X51Y25         LUT3 (Prop_lut3_I0_O)        0.035     9.049 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1/O
                         net (fo=2, routed)           0.203     9.252    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1_n_0
    SLICE_X50Y25         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/G
                         clock pessimism             -0.413     8.838    
                         clock uncertainty            0.035     8.874    
    SLICE_X50Y25         LDCE (Remov_ldce_G_CLR)     -0.050     8.824    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC
  -------------------------------------------------------------------
                         required time                         -8.824    
                         arrival time                          15.770    
  -------------------------------------------------------------------
                         slack                                  6.946    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  ADC2/spi_trigger_reg_n_0
  To Clock:  ADC2/spi_data[9]

Setup :            0  Failing Endpoints,  Worst Slack        7.551ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.331ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.551ns  (required time - arrival time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
                            (recovery check against falling-edge clock ADC2/spi_data[9]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/spi_data[9] fall@15.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        5.205ns  (logic 0.053ns (1.018%)  route 5.152ns (98.982%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.983ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.698ns = ( 22.698 - 15.000 ) 
    Source Clock Delay      (SCD):    4.920ns = ( 9.920 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.773     9.651    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y30         FDCE (Prop_fdce_C_Q)         0.269     9.920 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          3.228    13.148    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X51Y25         LUT3 (Prop_lut3_I2_O)        0.053    13.201 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           1.923    15.124    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2_n_0
    SLICE_X50Y25         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_data[9] fall edge)
                                                     15.000    15.000 r  
    AA3                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    15.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    17.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    17.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.658    19.331    ADC2/clk_in
    SLICE_X54Y29         FDRE (Prop_fdre_C_Q)         0.248    19.579 f  ADC2/spi_data_reg[9]/Q
                         net (fo=3, routed)           2.729    22.309    ADC2/LTC2195_SPI_inst/spi_data[2]
    SLICE_X51Y25         LUT3 (Prop_lut3_I0_O)        0.042    22.351 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1/O
                         net (fo=2, routed)           0.348    22.698    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1_n_0
    SLICE_X50Y25         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/G
                         clock pessimism              0.204    22.903    
                         clock uncertainty           -0.035    22.867    
    SLICE_X50Y25         LDCE (Recov_ldce_G_CLR)     -0.192    22.675    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC
  -------------------------------------------------------------------
                         required time                         22.675    
                         arrival time                         -15.124    
  -------------------------------------------------------------------
                         slack                                  7.551    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
                            (removal check against falling-edge clock ADC2/spi_data[9]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/spi_data[9] fall@5.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        2.546ns  (logic 0.028ns (1.100%)  route 2.518ns (98.900%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.252ns = ( 9.252 - 5.000 ) 
    Source Clock Delay      (SCD):    1.840ns = ( 6.840 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=141, routed)         0.639     6.740    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y30         FDCE (Prop_fdce_C_Q)         0.100     6.840 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          1.532     8.372    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X51Y25         LUT3 (Prop_lut3_I2_O)        0.028     8.400 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           0.985     9.386    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2_n_0
    SLICE_X50Y25         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_data[9] fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=141, routed)         0.873     7.122    ADC2/clk_in
    SLICE_X54Y29         FDRE (Prop_fdre_C_Q)         0.147     7.269 f  ADC2/spi_data_reg[9]/Q
                         net (fo=3, routed)           1.745     9.014    ADC2/LTC2195_SPI_inst/spi_data[2]
    SLICE_X51Y25         LUT3 (Prop_lut3_I0_O)        0.035     9.049 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1/O
                         net (fo=2, routed)           0.203     9.252    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1_n_0
    SLICE_X50Y25         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/G
                         clock pessimism             -0.147     9.104    
    SLICE_X50Y25         LDCE (Remov_ldce_G_CLR)     -0.050     9.054    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC
  -------------------------------------------------------------------
                         required time                         -9.054    
                         arrival time                           9.386    
  -------------------------------------------------------------------
                         slack                                  0.331    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  rst_in
  To Clock:  ADC2/spi_data[9]

Setup :            0  Failing Endpoints,  Worst Slack        6.682ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.530ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.682ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
                            (recovery check against falling-edge clock ADC2/spi_data[9]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/spi_data[9] fall@15.000ns - rst_in fall@5.000ns)
  Data Path Delay:        3.367ns  (logic 0.053ns (1.574%)  route 3.314ns (98.426%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.698ns = ( 22.698 - 15.000 ) 
    Source Clock Delay      (SCD):    7.627ns = ( 12.627 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.269     9.538 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.887    10.425    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.545 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.774    12.319    clk__0_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y20         FDRE (Prop_fdre_C_Q)         0.308    12.627 f  rst_in_reg/Q
                         net (fo=139, routed)         1.391    14.017    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X51Y25         LUT3 (Prop_lut3_I0_O)        0.053    14.070 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           1.923    15.994    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2_n_0
    SLICE_X50Y25         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_data[9] fall edge)
                                                     15.000    15.000 r  
    AA3                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    15.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    17.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    17.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.658    19.331    ADC2/clk_in
    SLICE_X54Y29         FDRE (Prop_fdre_C_Q)         0.248    19.579 f  ADC2/spi_data_reg[9]/Q
                         net (fo=3, routed)           2.729    22.309    ADC2/LTC2195_SPI_inst/spi_data[2]
    SLICE_X51Y25         LUT3 (Prop_lut3_I0_O)        0.042    22.351 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1/O
                         net (fo=2, routed)           0.348    22.698    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1_n_0
    SLICE_X50Y25         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/G
                         clock pessimism              0.204    22.903    
                         clock uncertainty           -0.035    22.867    
    SLICE_X50Y25         LDCE (Recov_ldce_G_CLR)     -0.192    22.675    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC
  -------------------------------------------------------------------
                         required time                         22.675    
                         arrival time                         -15.994    
  -------------------------------------------------------------------
                         slack                                  6.682    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.530ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
                            (removal check against falling-edge clock ADC2/spi_data[9]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/spi_data[9] fall@5.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.688ns  (logic 0.028ns (1.659%)  route 1.660ns (98.341%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.208ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.252ns = ( 9.252 - 5.000 ) 
    Source Clock Delay      (SCD):    2.896ns = ( 7.896 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=141, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.100     6.742 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.368     7.110    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.136 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.642     7.778    clk__0_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y20         FDRE (Prop_fdre_C_Q)         0.118     7.896 f  rst_in_reg/Q
                         net (fo=139, routed)         0.675     8.571    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X51Y25         LUT3 (Prop_lut3_I0_O)        0.028     8.599 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           0.985     9.584    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2_n_0
    SLICE_X50Y25         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_data[9] fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=141, routed)         0.873     7.122    ADC2/clk_in
    SLICE_X54Y29         FDRE (Prop_fdre_C_Q)         0.147     7.269 f  ADC2/spi_data_reg[9]/Q
                         net (fo=3, routed)           1.745     9.014    ADC2/LTC2195_SPI_inst/spi_data[2]
    SLICE_X51Y25         LUT3 (Prop_lut3_I0_O)        0.035     9.049 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1/O
                         net (fo=2, routed)           0.203     9.252    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1_n_0
    SLICE_X50Y25         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/G
                         clock pessimism             -0.147     9.104    
    SLICE_X50Y25         LDCE (Remov_ldce_G_CLR)     -0.050     9.054    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC
  -------------------------------------------------------------------
                         required time                         -9.054    
                         arrival time                           9.584    
  -------------------------------------------------------------------
                         slack                                  0.530    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  ADC2/spi_data[7]
  To Clock:  ADC2/spi_trigger_reg_n_0

Setup :            1  Failing Endpoint ,  Worst Slack       -3.292ns,  Total Violation       -3.292ns
Hold  :            0  Failing Endpoints,  Worst Slack        8.424ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.292ns  (required time - arrival time)
  Source:                 ADC2/spi_data_reg[7]/Q
                            (clock source 'ADC2/spi_data[7]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
                            (recovery check against falling-edge clock ADC2/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/spi_trigger_reg_n_0 fall@5.000ns - ADC2/spi_data[7] rise@0.000ns)
  Data Path Delay:        8.758ns  (logic 0.053ns (0.605%)  route 8.705ns (99.395%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.756ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.471ns = ( 10.471 - 5.000 ) 
    Source Clock Delay      (SCD):    4.920ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[7] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.773     4.651    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y30         FDRE (Prop_fdre_C_Q)         0.269     4.920 r  ADC2/spi_data_reg[7]/Q
                         net (fo=3, routed)           6.434    11.353    ADC2/LTC2195_SPI_inst/spi_data[0]
    SLICE_X53Y28         LUT3 (Prop_lut3_I1_O)        0.053    11.406 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           2.271    13.678    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2_n_0
    SLICE_X52Y28         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.661     9.334    ADC2/clk_in
    SLICE_X52Y30         FDCE (Prop_fdce_C_Q)         0.216     9.550 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          0.526    10.076    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X52Y27         LUT3 (Prop_lut3_I1_O)        0.042    10.118 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           0.353    10.471    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1_n_0
    SLICE_X52Y28         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
                         clock pessimism              0.204    10.675    
                         clock uncertainty           -0.035    10.640    
    SLICE_X52Y28         LDCE (Recov_ldce_G_CLR)     -0.255    10.385    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC
  -------------------------------------------------------------------
                         required time                         10.385    
                         arrival time                         -13.678    
  -------------------------------------------------------------------
                         slack                                 -3.292    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.424ns  (arrival time - required time)
  Source:                 ADC2/spi_data_reg[7]/Q
                            (clock source 'ADC2/spi_data[7]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
                            (removal check against falling-edge clock ADC2/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (ADC2/spi_trigger_reg_n_0 fall@5.000ns - ADC2/spi_data[7] rise@10.000ns)
  Data Path Delay:        4.231ns  (logic 0.028ns (0.662%)  route 4.203ns (99.338%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.841ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.828ns = ( 7.828 - 5.000 ) 
    Source Clock Delay      (SCD):    1.840ns = ( 11.840 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[7] rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    11.101 r  BUFG_inst/O
                         net (fo=141, routed)         0.639    11.740    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y30         FDRE (Prop_fdre_C_Q)         0.100    11.840 r  ADC2/spi_data_reg[7]/Q
                         net (fo=3, routed)           3.117    14.957    ADC2/LTC2195_SPI_inst/spi_data[0]
    SLICE_X53Y28         LUT3 (Prop_lut3_I1_O)        0.028    14.985 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           1.086    16.071    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2_n_0
    SLICE_X52Y28         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=141, routed)         0.876     7.125    ADC2/clk_in
    SLICE_X52Y30         FDCE (Prop_fdce_C_Q)         0.124     7.249 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          0.339     7.587    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X52Y27         LUT3 (Prop_lut3_I1_O)        0.035     7.622 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           0.206     7.828    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1_n_0
    SLICE_X52Y28         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
                         clock pessimism             -0.147     7.681    
                         clock uncertainty            0.035     7.716    
    SLICE_X52Y28         LDCE (Remov_ldce_G_CLR)     -0.069     7.647    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC
  -------------------------------------------------------------------
                         required time                         -7.647    
                         arrival time                          16.071    
  -------------------------------------------------------------------
                         slack                                  8.424    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  ADC2/spi_data[8]
  To Clock:  ADC2/spi_trigger_reg_n_0

Setup :            1  Failing Endpoint ,  Worst Slack       -2.346ns,  Total Violation       -2.346ns
Hold  :            0  Failing Endpoints,  Worst Slack        7.871ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.346ns  (required time - arrival time)
  Source:                 ADC2/spi_data_reg[8]/Q
                            (clock source 'ADC2/spi_data[8]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
                            (recovery check against falling-edge clock ADC2/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/spi_trigger_reg_n_0 fall@5.000ns - ADC2/spi_data[8] rise@0.000ns)
  Data Path Delay:        9.392ns  (logic 0.053ns (0.564%)  route 9.339ns (99.436%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.273ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.024ns = ( 12.024 - 5.000 ) 
    Source Clock Delay      (SCD):    4.956ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[8] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.770     4.648    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y29         FDRE (Prop_fdre_C_Q)         0.308     4.956 r  ADC2/spi_data_reg[8]/Q
                         net (fo=3, routed)           6.899    11.854    ADC2/LTC2195_SPI_inst/spi_data[1]
    SLICE_X53Y27         LUT3 (Prop_lut3_I1_O)        0.053    11.907 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2/O
                         net (fo=3, routed)           2.440    14.347    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2_n_0
    SLICE_X54Y27         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.661     9.334    ADC2/clk_in
    SLICE_X52Y30         FDCE (Prop_fdce_C_Q)         0.216     9.550 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          0.719    10.269    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X53Y27         LUT3 (Prop_lut3_I1_O)        0.042    10.311 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1/O
                         net (fo=3, routed)           1.713    12.024    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0
    SLICE_X54Y27         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
                         clock pessimism              0.204    12.229    
                         clock uncertainty           -0.035    12.193    
    SLICE_X54Y27         LDCE (Recov_ldce_G_CLR)     -0.192    12.001    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC
  -------------------------------------------------------------------
                         required time                         12.001    
                         arrival time                         -14.347    
  -------------------------------------------------------------------
                         slack                                 -2.346    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.871ns  (arrival time - required time)
  Source:                 ADC2/spi_data_reg[8]/Q
                            (clock source 'ADC2/spi_data[8]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
                            (removal check against falling-edge clock ADC2/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (ADC2/spi_trigger_reg_n_0 fall@5.000ns - ADC2/spi_data[8] rise@10.000ns)
  Data Path Delay:        4.773ns  (logic 0.028ns (0.587%)  route 4.745ns (99.413%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.916ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.919ns = ( 8.919 - 5.000 ) 
    Source Clock Delay      (SCD):    1.855ns = ( 11.855 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[8] rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    11.101 r  BUFG_inst/O
                         net (fo=141, routed)         0.636    11.737    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y29         FDRE (Prop_fdre_C_Q)         0.118    11.855 r  ADC2/spi_data_reg[8]/Q
                         net (fo=3, routed)           3.489    15.344    ADC2/LTC2195_SPI_inst/spi_data[1]
    SLICE_X53Y27         LUT3 (Prop_lut3_I1_O)        0.028    15.372 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2/O
                         net (fo=3, routed)           1.256    16.628    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2_n_0
    SLICE_X54Y27         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=141, routed)         0.876     7.125    ADC2/clk_in
    SLICE_X52Y30         FDCE (Prop_fdce_C_Q)         0.124     7.249 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          0.449     7.697    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X53Y27         LUT3 (Prop_lut3_I1_O)        0.035     7.732 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1/O
                         net (fo=3, routed)           1.186     8.919    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0
    SLICE_X54Y27         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
                         clock pessimism             -0.147     8.771    
                         clock uncertainty            0.035     8.807    
    SLICE_X54Y27         LDCE (Remov_ldce_G_CLR)     -0.050     8.757    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC
  -------------------------------------------------------------------
                         required time                         -8.757    
                         arrival time                          16.628    
  -------------------------------------------------------------------
                         slack                                  7.871    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  ADC2/spi_data[9]
  To Clock:  ADC2/spi_trigger_reg_n_0

Setup :            1  Failing Endpoint ,  Worst Slack       -1.023ns,  Total Violation       -1.023ns
Hold  :            0  Failing Endpoints,  Worst Slack        7.087ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.023ns  (required time - arrival time)
  Source:                 ADC2/spi_data_reg[9]/Q
                            (clock source 'ADC2/spi_data[9]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
                            (recovery check against falling-edge clock ADC2/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/spi_trigger_reg_n_0 fall@5.000ns - ADC2/spi_data[9] rise@0.000ns)
  Data Path Delay:        8.038ns  (logic 0.053ns (0.659%)  route 7.985ns (99.341%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.242ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.994ns = ( 11.994 - 5.000 ) 
    Source Clock Delay      (SCD):    4.956ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[9] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.770     4.648    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y29         FDRE (Prop_fdre_C_Q)         0.308     4.956 r  ADC2/spi_data_reg[9]/Q
                         net (fo=3, routed)           6.061    11.017    ADC2/LTC2195_SPI_inst/spi_data[2]
    SLICE_X51Y25         LUT3 (Prop_lut3_I1_O)        0.053    11.070 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           1.923    12.993    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2_n_0
    SLICE_X50Y25         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.661     9.334    ADC2/clk_in
    SLICE_X52Y30         FDCE (Prop_fdce_C_Q)         0.216     9.550 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          2.054    11.604    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X51Y25         LUT3 (Prop_lut3_I1_O)        0.042    11.646 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1/O
                         net (fo=2, routed)           0.348    11.994    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1_n_0
    SLICE_X50Y25         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/G
                         clock pessimism              0.204    12.198    
                         clock uncertainty           -0.035    12.163    
    SLICE_X50Y25         LDCE (Recov_ldce_G_CLR)     -0.192    11.971    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC
  -------------------------------------------------------------------
                         required time                         11.971    
                         arrival time                         -12.993    
  -------------------------------------------------------------------
                         slack                                 -1.023    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.087ns  (arrival time - required time)
  Source:                 ADC2/spi_data_reg[9]/Q
                            (clock source 'ADC2/spi_data[9]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
                            (removal check against falling-edge clock ADC2/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (ADC2/spi_trigger_reg_n_0 fall@5.000ns - ADC2/spi_data[9] rise@10.000ns)
  Data Path Delay:        3.915ns  (logic 0.028ns (0.715%)  route 3.887ns (99.285%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.842ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.845ns = ( 8.845 - 5.000 ) 
    Source Clock Delay      (SCD):    1.855ns = ( 11.855 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[9] rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    11.101 r  BUFG_inst/O
                         net (fo=141, routed)         0.636    11.737    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y29         FDRE (Prop_fdre_C_Q)         0.118    11.855 r  ADC2/spi_data_reg[9]/Q
                         net (fo=3, routed)           2.901    14.757    ADC2/LTC2195_SPI_inst/spi_data[2]
    SLICE_X51Y25         LUT3 (Prop_lut3_I1_O)        0.028    14.785 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           0.985    15.770    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2_n_0
    SLICE_X50Y25         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=141, routed)         0.876     7.125    ADC2/clk_in
    SLICE_X52Y30         FDCE (Prop_fdce_C_Q)         0.124     7.249 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          1.359     8.607    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X51Y25         LUT3 (Prop_lut3_I1_O)        0.035     8.642 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1/O
                         net (fo=2, routed)           0.203     8.845    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1_n_0
    SLICE_X50Y25         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/G
                         clock pessimism             -0.147     8.698    
                         clock uncertainty            0.035     8.733    
    SLICE_X50Y25         LDCE (Remov_ldce_G_CLR)     -0.050     8.683    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC
  -------------------------------------------------------------------
                         required time                         -8.683    
                         arrival time                          15.770    
  -------------------------------------------------------------------
                         slack                                  7.087    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  ADC2/spi_trigger_reg_n_0
  To Clock:  ADC2/spi_trigger_reg_n_0

Setup :            0  Failing Endpoints,  Worst Slack        4.709ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.964ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.709ns  (required time - arrival time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
                            (recovery check against falling-edge clock ADC2/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/spi_trigger_reg_n_0 fall@15.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        7.538ns  (logic 0.053ns (0.703%)  route 7.485ns (99.297%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.474ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.024ns = ( 22.024 - 15.000 ) 
    Source Clock Delay      (SCD):    4.920ns = ( 9.920 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.369ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.773     9.651    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y30         FDCE (Prop_fdce_C_Q)         0.269     9.920 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          5.044    14.964    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X53Y27         LUT3 (Prop_lut3_I2_O)        0.053    15.017 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2/O
                         net (fo=3, routed)           2.440    17.457    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2_n_0
    SLICE_X54Y27         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                     15.000    15.000 r  
    AA3                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    15.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    17.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    17.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.661    19.334    ADC2/clk_in
    SLICE_X52Y30         FDCE (Prop_fdce_C_Q)         0.216    19.550 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          0.719    20.269    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X53Y27         LUT3 (Prop_lut3_I1_O)        0.042    20.311 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1/O
                         net (fo=3, routed)           1.713    22.024    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0
    SLICE_X54Y27         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
                         clock pessimism              0.369    22.394    
                         clock uncertainty           -0.035    22.358    
    SLICE_X54Y27         LDCE (Recov_ldce_G_CLR)     -0.192    22.166    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC
  -------------------------------------------------------------------
                         required time                         22.166    
                         arrival time                         -17.457    
  -------------------------------------------------------------------
                         slack                                  4.709    

Slack (MET) :             5.892ns  (required time - arrival time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
                            (recovery check against falling-edge clock ADC2/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/spi_trigger_reg_n_0 fall@15.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        4.739ns  (logic 0.053ns (1.118%)  route 4.686ns (98.882%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.921ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.471ns = ( 20.471 - 15.000 ) 
    Source Clock Delay      (SCD):    4.920ns = ( 9.920 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.369ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.773     9.651    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y30         FDCE (Prop_fdce_C_Q)         0.269     9.920 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          2.415    12.334    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X53Y28         LUT3 (Prop_lut3_I2_O)        0.053    12.387 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           2.271    14.658    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2_n_0
    SLICE_X52Y28         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                     15.000    15.000 r  
    AA3                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    15.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    17.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    17.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.661    19.334    ADC2/clk_in
    SLICE_X52Y30         FDCE (Prop_fdce_C_Q)         0.216    19.550 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          0.526    20.076    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X52Y27         LUT3 (Prop_lut3_I1_O)        0.042    20.118 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           0.353    20.471    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1_n_0
    SLICE_X52Y28         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
                         clock pessimism              0.369    20.840    
                         clock uncertainty           -0.035    20.805    
    SLICE_X52Y28         LDCE (Recov_ldce_G_CLR)     -0.255    20.550    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC
  -------------------------------------------------------------------
                         required time                         20.550    
                         arrival time                         -14.658    
  -------------------------------------------------------------------
                         slack                                  5.892    

Slack (MET) :             7.012ns  (required time - arrival time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
                            (recovery check against falling-edge clock ADC2/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/spi_trigger_reg_n_0 fall@15.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        5.205ns  (logic 0.053ns (1.018%)  route 5.152ns (98.982%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.443ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.994ns = ( 21.994 - 15.000 ) 
    Source Clock Delay      (SCD):    4.920ns = ( 9.920 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.369ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.773     9.651    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y30         FDCE (Prop_fdce_C_Q)         0.269     9.920 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          3.228    13.148    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X51Y25         LUT3 (Prop_lut3_I2_O)        0.053    13.201 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           1.923    15.124    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2_n_0
    SLICE_X50Y25         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                     15.000    15.000 r  
    AA3                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    15.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    17.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    17.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.661    19.334    ADC2/clk_in
    SLICE_X52Y30         FDCE (Prop_fdce_C_Q)         0.216    19.550 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          2.054    21.604    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X51Y25         LUT3 (Prop_lut3_I1_O)        0.042    21.646 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1/O
                         net (fo=2, routed)           0.348    21.994    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1_n_0
    SLICE_X50Y25         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/G
                         clock pessimism              0.369    22.363    
                         clock uncertainty           -0.035    22.328    
    SLICE_X50Y25         LDCE (Recov_ldce_G_CLR)     -0.192    22.136    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC
  -------------------------------------------------------------------
                         required time                         22.136    
                         arrival time                         -15.124    
  -------------------------------------------------------------------
                         slack                                  7.012    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.964ns  (arrival time - required time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
                            (removal check against falling-edge clock ADC2/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/spi_trigger_reg_n_0 fall@5.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        2.546ns  (logic 0.028ns (1.100%)  route 2.518ns (98.900%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.596ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.845ns = ( 8.845 - 5.000 ) 
    Source Clock Delay      (SCD):    1.840ns = ( 6.840 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.408ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=141, routed)         0.639     6.740    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y30         FDCE (Prop_fdce_C_Q)         0.100     6.840 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          1.532     8.372    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X51Y25         LUT3 (Prop_lut3_I2_O)        0.028     8.400 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           0.985     9.386    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2_n_0
    SLICE_X50Y25         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=141, routed)         0.876     7.125    ADC2/clk_in
    SLICE_X52Y30         FDCE (Prop_fdce_C_Q)         0.124     7.249 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          1.359     8.607    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X51Y25         LUT3 (Prop_lut3_I1_O)        0.035     8.642 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1/O
                         net (fo=2, routed)           0.203     8.845    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1_n_0
    SLICE_X50Y25         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/G
                         clock pessimism             -0.408     8.437    
                         clock uncertainty            0.035     8.472    
    SLICE_X50Y25         LDCE (Remov_ldce_G_CLR)     -0.050     8.422    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC
  -------------------------------------------------------------------
                         required time                         -8.422    
                         arrival time                           9.386    
  -------------------------------------------------------------------
                         slack                                  0.964    

Slack (MET) :             1.666ns  (arrival time - required time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
                            (removal check against falling-edge clock ADC2/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/spi_trigger_reg_n_0 fall@5.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        2.212ns  (logic 0.028ns (1.266%)  route 2.184ns (98.734%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.580ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.828ns = ( 7.828 - 5.000 ) 
    Source Clock Delay      (SCD):    1.840ns = ( 6.840 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.408ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=141, routed)         0.639     6.740    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y30         FDCE (Prop_fdce_C_Q)         0.100     6.840 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          1.098     7.938    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X53Y28         LUT3 (Prop_lut3_I2_O)        0.028     7.966 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           1.086     9.052    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2_n_0
    SLICE_X52Y28         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=141, routed)         0.876     7.125    ADC2/clk_in
    SLICE_X52Y30         FDCE (Prop_fdce_C_Q)         0.124     7.249 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          0.339     7.587    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X52Y27         LUT3 (Prop_lut3_I1_O)        0.035     7.622 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           0.206     7.828    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1_n_0
    SLICE_X52Y28         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
                         clock pessimism             -0.408     7.420    
                         clock uncertainty            0.035     7.455    
    SLICE_X52Y28         LDCE (Remov_ldce_G_CLR)     -0.069     7.386    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC
  -------------------------------------------------------------------
                         required time                         -7.386    
                         arrival time                           9.052    
  -------------------------------------------------------------------
                         slack                                  1.666    

Slack (MET) :             2.003ns  (arrival time - required time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
                            (removal check against falling-edge clock ADC2/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/spi_trigger_reg_n_0 fall@5.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        3.659ns  (logic 0.028ns (0.765%)  route 3.631ns (99.235%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.670ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.919ns = ( 8.919 - 5.000 ) 
    Source Clock Delay      (SCD):    1.840ns = ( 6.840 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.408ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=141, routed)         0.639     6.740    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y30         FDCE (Prop_fdce_C_Q)         0.100     6.840 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          2.374     9.215    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X53Y27         LUT3 (Prop_lut3_I2_O)        0.028     9.243 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2/O
                         net (fo=3, routed)           1.256    10.499    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2_n_0
    SLICE_X54Y27         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=141, routed)         0.876     7.125    ADC2/clk_in
    SLICE_X52Y30         FDCE (Prop_fdce_C_Q)         0.124     7.249 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          0.449     7.697    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X53Y27         LUT3 (Prop_lut3_I1_O)        0.035     7.732 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1/O
                         net (fo=3, routed)           1.186     8.919    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0
    SLICE_X54Y27         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
                         clock pessimism             -0.408     8.510    
                         clock uncertainty            0.035     8.546    
    SLICE_X54Y27         LDCE (Remov_ldce_G_CLR)     -0.050     8.496    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC
  -------------------------------------------------------------------
                         required time                         -8.496    
                         arrival time                          10.499    
  -------------------------------------------------------------------
                         slack                                  2.003    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  rst_in
  To Clock:  ADC2/spi_trigger_reg_n_0

Setup :            0  Failing Endpoints,  Worst Slack        4.199ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.858ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.199ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
                            (recovery check against falling-edge clock ADC2/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/spi_trigger_reg_n_0 fall@15.000ns - rst_in fall@5.000ns)
  Data Path Delay:        3.559ns  (logic 0.053ns (1.489%)  route 3.506ns (98.511%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.951ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.471ns = ( 20.471 - 15.000 ) 
    Source Clock Delay      (SCD):    7.627ns = ( 12.627 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.269     9.538 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.887    10.425    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.545 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.774    12.319    clk__0_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y20         FDRE (Prop_fdre_C_Q)         0.308    12.627 f  rst_in_reg/Q
                         net (fo=139, routed)         1.235    13.862    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X53Y28         LUT3 (Prop_lut3_I0_O)        0.053    13.915 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           2.271    16.186    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2_n_0
    SLICE_X52Y28         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                     15.000    15.000 r  
    AA3                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    15.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    17.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    17.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.661    19.334    ADC2/clk_in
    SLICE_X52Y30         FDCE (Prop_fdce_C_Q)         0.216    19.550 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          0.526    20.076    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X52Y27         LUT3 (Prop_lut3_I1_O)        0.042    20.118 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           0.353    20.471    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1_n_0
    SLICE_X52Y28         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
                         clock pessimism              0.204    20.675    
                         clock uncertainty           -0.035    20.640    
    SLICE_X52Y28         LDCE (Recov_ldce_G_CLR)     -0.255    20.385    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC
  -------------------------------------------------------------------
                         required time                         20.385    
                         arrival time                         -16.186    
  -------------------------------------------------------------------
                         slack                                  4.199    

Slack (MET) :             5.697ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
                            (recovery check against falling-edge clock ADC2/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/spi_trigger_reg_n_0 fall@15.000ns - rst_in fall@5.000ns)
  Data Path Delay:        3.678ns  (logic 0.053ns (1.441%)  route 3.625ns (98.559%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.398ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.024ns = ( 22.024 - 15.000 ) 
    Source Clock Delay      (SCD):    7.627ns = ( 12.627 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.269     9.538 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.887    10.425    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.545 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.774    12.319    clk__0_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y20         FDRE (Prop_fdre_C_Q)         0.308    12.627 f  rst_in_reg/Q
                         net (fo=139, routed)         1.185    13.811    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X53Y27         LUT3 (Prop_lut3_I0_O)        0.053    13.864 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2/O
                         net (fo=3, routed)           2.440    16.305    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2_n_0
    SLICE_X54Y27         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                     15.000    15.000 r  
    AA3                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    15.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    17.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    17.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.661    19.334    ADC2/clk_in
    SLICE_X52Y30         FDCE (Prop_fdce_C_Q)         0.216    19.550 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          0.719    20.269    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X53Y27         LUT3 (Prop_lut3_I1_O)        0.042    20.311 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1/O
                         net (fo=3, routed)           1.713    22.024    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0
    SLICE_X54Y27         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
                         clock pessimism              0.204    22.229    
                         clock uncertainty           -0.035    22.193    
    SLICE_X54Y27         LDCE (Recov_ldce_G_CLR)     -0.192    22.001    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC
  -------------------------------------------------------------------
                         required time                         22.001    
                         arrival time                         -16.305    
  -------------------------------------------------------------------
                         slack                                  5.697    

Slack (MET) :             5.977ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
                            (recovery check against falling-edge clock ADC2/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/spi_trigger_reg_n_0 fall@15.000ns - rst_in fall@5.000ns)
  Data Path Delay:        3.367ns  (logic 0.053ns (1.574%)  route 3.314ns (98.426%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.429ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.994ns = ( 21.994 - 15.000 ) 
    Source Clock Delay      (SCD):    7.627ns = ( 12.627 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.269     9.538 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.887    10.425    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.545 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.774    12.319    clk__0_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y20         FDRE (Prop_fdre_C_Q)         0.308    12.627 f  rst_in_reg/Q
                         net (fo=139, routed)         1.391    14.017    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X51Y25         LUT3 (Prop_lut3_I0_O)        0.053    14.070 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           1.923    15.994    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2_n_0
    SLICE_X50Y25         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                     15.000    15.000 r  
    AA3                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    15.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    17.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    17.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.661    19.334    ADC2/clk_in
    SLICE_X52Y30         FDCE (Prop_fdce_C_Q)         0.216    19.550 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          2.054    21.604    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X51Y25         LUT3 (Prop_lut3_I1_O)        0.042    21.646 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1/O
                         net (fo=2, routed)           0.348    21.994    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1_n_0
    SLICE_X50Y25         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/G
                         clock pessimism              0.204    22.198    
                         clock uncertainty           -0.035    22.163    
    SLICE_X50Y25         LDCE (Recov_ldce_G_CLR)     -0.192    21.971    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC
  -------------------------------------------------------------------
                         required time                         21.971    
                         arrival time                         -15.994    
  -------------------------------------------------------------------
                         slack                                  5.977    

Slack (MET) :             6.566ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/CLR
                            (recovery check against falling-edge clock ADC2/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/spi_trigger_reg_n_0 fall@15.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.320ns  (logic 0.000ns (0.000%)  route 1.320ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -1.887ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.535ns = ( 20.535 - 15.000 ) 
    Source Clock Delay      (SCD):    7.627ns = ( 12.627 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.269     9.538 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.887    10.425    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.545 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.774    12.319    clk__0_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y20         FDRE (Prop_fdre_C_Q)         0.308    12.627 f  rst_in_reg/Q
                         net (fo=139, routed)         1.320    13.947    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X50Y27         LDCE                                         f  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                     15.000    15.000 r  
    AA3                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    15.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    17.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    17.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.661    19.334    ADC2/clk_in
    SLICE_X52Y30         FDCE (Prop_fdce_C_Q)         0.216    19.550 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          0.593    20.143    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X50Y27         LUT2 (Prop_lut2_I0_O)        0.042    20.185 f  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.350    20.535    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X50Y27         LDCE                                         f  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
                         clock pessimism              0.204    20.740    
                         clock uncertainty           -0.035    20.704    
    SLICE_X50Y27         LDCE (Recov_ldce_G_CLR)     -0.192    20.512    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC
  -------------------------------------------------------------------
                         required time                         20.512    
                         arrival time                         -13.947    
  -------------------------------------------------------------------
                         slack                                  6.566    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.858ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/CLR
                            (removal check against falling-edge clock ADC2/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/spi_trigger_reg_n_0 fall@5.000ns - rst_in fall@5.000ns)
  Data Path Delay:        0.643ns  (logic 0.000ns (0.000%)  route 0.643ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.165ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.879ns = ( 7.879 - 5.000 ) 
    Source Clock Delay      (SCD):    2.896ns = ( 7.896 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=141, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.100     6.742 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.368     7.110    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.136 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.642     7.778    clk__0_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y20         FDRE (Prop_fdre_C_Q)         0.118     7.896 f  rst_in_reg/Q
                         net (fo=139, routed)         0.643     8.539    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X50Y27         LDCE                                         f  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=141, routed)         0.876     7.125    ADC2/clk_in
    SLICE_X52Y30         FDCE (Prop_fdce_C_Q)         0.124     7.249 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          0.390     7.639    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X50Y27         LUT2 (Prop_lut2_I0_O)        0.035     7.674 f  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.205     7.879    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X50Y27         LDCE                                         f  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
                         clock pessimism             -0.147     7.731    
    SLICE_X50Y27         LDCE (Remov_ldce_G_CLR)     -0.050     7.681    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC
  -------------------------------------------------------------------
                         required time                         -7.681    
                         arrival time                           8.539    
  -------------------------------------------------------------------
                         slack                                  0.858    

Slack (MET) :             0.937ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
                            (removal check against falling-edge clock ADC2/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/spi_trigger_reg_n_0 fall@5.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.688ns  (logic 0.028ns (1.659%)  route 1.660ns (98.341%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.801ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.845ns = ( 8.845 - 5.000 ) 
    Source Clock Delay      (SCD):    2.896ns = ( 7.896 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=141, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.100     6.742 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.368     7.110    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.136 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.642     7.778    clk__0_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y20         FDRE (Prop_fdre_C_Q)         0.118     7.896 f  rst_in_reg/Q
                         net (fo=139, routed)         0.675     8.571    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X51Y25         LUT3 (Prop_lut3_I0_O)        0.028     8.599 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           0.985     9.584    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2_n_0
    SLICE_X50Y25         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=141, routed)         0.876     7.125    ADC2/clk_in
    SLICE_X52Y30         FDCE (Prop_fdce_C_Q)         0.124     7.249 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          1.359     8.607    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X51Y25         LUT3 (Prop_lut3_I1_O)        0.035     8.642 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1/O
                         net (fo=2, routed)           0.203     8.845    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1_n_0
    SLICE_X50Y25         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/G
                         clock pessimism             -0.147     8.698    
    SLICE_X50Y25         LDCE (Remov_ldce_G_CLR)     -0.050     8.648    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC
  -------------------------------------------------------------------
                         required time                         -8.648    
                         arrival time                           9.584    
  -------------------------------------------------------------------
                         slack                                  0.937    

Slack (MET) :             1.060ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
                            (removal check against falling-edge clock ADC2/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/spi_trigger_reg_n_0 fall@5.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.885ns  (logic 0.028ns (1.485%)  route 1.857ns (98.515%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.875ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.919ns = ( 8.919 - 5.000 ) 
    Source Clock Delay      (SCD):    2.896ns = ( 7.896 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=141, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.100     6.742 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.368     7.110    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.136 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.642     7.778    clk__0_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y20         FDRE (Prop_fdre_C_Q)         0.118     7.896 f  rst_in_reg/Q
                         net (fo=139, routed)         0.601     8.497    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X53Y27         LUT3 (Prop_lut3_I0_O)        0.028     8.525 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2/O
                         net (fo=3, routed)           1.256     9.781    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2_n_0
    SLICE_X54Y27         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=141, routed)         0.876     7.125    ADC2/clk_in
    SLICE_X52Y30         FDCE (Prop_fdce_C_Q)         0.124     7.249 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          0.449     7.697    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X53Y27         LUT3 (Prop_lut3_I1_O)        0.035     7.732 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1/O
                         net (fo=3, routed)           1.186     8.919    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0
    SLICE_X54Y27         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
                         clock pessimism             -0.147     8.771    
    SLICE_X54Y27         LDCE (Remov_ldce_G_CLR)     -0.050     8.721    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC
  -------------------------------------------------------------------
                         required time                         -8.721    
                         arrival time                           9.781    
  -------------------------------------------------------------------
                         slack                                  1.060    

Slack (MET) :             2.015ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
                            (removal check against falling-edge clock ADC2/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/spi_trigger_reg_n_0 fall@5.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.730ns  (logic 0.028ns (1.618%)  route 1.702ns (98.382%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.215ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.828ns = ( 7.828 - 5.000 ) 
    Source Clock Delay      (SCD):    2.896ns = ( 7.896 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=141, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.100     6.742 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.368     7.110    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.136 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.642     7.778    clk__0_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y20         FDRE (Prop_fdre_C_Q)         0.118     7.896 f  rst_in_reg/Q
                         net (fo=139, routed)         0.616     8.513    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X53Y28         LUT3 (Prop_lut3_I0_O)        0.028     8.541 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           1.086     9.627    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2_n_0
    SLICE_X52Y28         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=141, routed)         0.876     7.125    ADC2/clk_in
    SLICE_X52Y30         FDCE (Prop_fdce_C_Q)         0.124     7.249 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          0.339     7.587    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X52Y27         LUT3 (Prop_lut3_I1_O)        0.035     7.622 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           0.206     7.828    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1_n_0
    SLICE_X52Y28         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
                         clock pessimism             -0.147     7.681    
    SLICE_X52Y28         LDCE (Remov_ldce_G_CLR)     -0.069     7.612    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC
  -------------------------------------------------------------------
                         required time                         -7.612    
                         arrival time                           9.627    
  -------------------------------------------------------------------
                         slack                                  2.015    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  rst_in
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.068ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        6.387ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.068ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/FSM_sequential_PS_state_f_reg[1]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.685ns  (logic 0.000ns (0.000%)  route 1.685ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -2.957ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.465ns = ( 14.465 - 10.000 ) 
    Source Clock Delay      (SCD):    7.627ns = ( 12.627 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.269     9.538 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.887    10.425    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.545 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.774    12.319    clk__0_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y20         FDRE (Prop_fdre_C_Q)         0.308    12.627 f  rst_in_reg/Q
                         net (fo=139, routed)         1.685    14.311    ADC2/rst_in
    SLICE_X109Y1         FDCE                                         f  ADC2/FSM_sequential_PS_state_f_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.792    14.465    ADC2/clk_in
    SLICE_X109Y1         FDCE                                         r  ADC2/FSM_sequential_PS_state_f_reg[1]/C
                         clock pessimism              0.204    14.670    
                         clock uncertainty           -0.035    14.634    
    SLICE_X109Y1         FDCE (Recov_fdce_C_CLR)     -0.255    14.379    ADC2/FSM_sequential_PS_state_f_reg[1]
  -------------------------------------------------------------------
                         required time                         14.379    
                         arrival time                         -14.311    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/PS_clk_reg/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.685ns  (logic 0.000ns (0.000%)  route 1.685ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -2.957ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.465ns = ( 14.465 - 10.000 ) 
    Source Clock Delay      (SCD):    7.627ns = ( 12.627 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.269     9.538 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.887    10.425    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.545 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.774    12.319    clk__0_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y20         FDRE (Prop_fdre_C_Q)         0.308    12.627 f  rst_in_reg/Q
                         net (fo=139, routed)         1.685    14.311    ADC2/rst_in
    SLICE_X109Y1         FDCE                                         f  ADC2/PS_clk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.792    14.465    ADC2/clk_in
    SLICE_X109Y1         FDCE                                         r  ADC2/PS_clk_reg/C
                         clock pessimism              0.204    14.670    
                         clock uncertainty           -0.035    14.634    
    SLICE_X109Y1         FDCE (Recov_fdce_C_CLR)     -0.255    14.379    ADC2/PS_clk_reg
  -------------------------------------------------------------------
                         required time                         14.379    
                         arrival time                         -14.311    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.108ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/FSM_sequential_PS_state_f_reg[2]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.645ns  (logic 0.000ns (0.000%)  route 1.645ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -2.957ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.465ns = ( 14.465 - 10.000 ) 
    Source Clock Delay      (SCD):    7.627ns = ( 12.627 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.269     9.538 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.887    10.425    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.545 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.774    12.319    clk__0_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y20         FDRE (Prop_fdre_C_Q)         0.308    12.627 f  rst_in_reg/Q
                         net (fo=139, routed)         1.645    14.272    ADC2/rst_in
    SLICE_X109Y2         FDCE                                         f  ADC2/FSM_sequential_PS_state_f_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.792    14.465    ADC2/clk_in
    SLICE_X109Y2         FDCE                                         r  ADC2/FSM_sequential_PS_state_f_reg[2]/C
                         clock pessimism              0.204    14.670    
                         clock uncertainty           -0.035    14.634    
    SLICE_X109Y2         FDCE (Recov_fdce_C_CLR)     -0.255    14.379    ADC2/FSM_sequential_PS_state_f_reg[2]
  -------------------------------------------------------------------
                         required time                         14.379    
                         arrival time                         -14.272    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/PS_inc_reg/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.645ns  (logic 0.000ns (0.000%)  route 1.645ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -2.957ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.465ns = ( 14.465 - 10.000 ) 
    Source Clock Delay      (SCD):    7.627ns = ( 12.627 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.269     9.538 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.887    10.425    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.545 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.774    12.319    clk__0_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y20         FDRE (Prop_fdre_C_Q)         0.308    12.627 f  rst_in_reg/Q
                         net (fo=139, routed)         1.645    14.272    ADC2/rst_in
    SLICE_X109Y2         FDCE                                         f  ADC2/PS_inc_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.792    14.465    ADC2/clk_in
    SLICE_X109Y2         FDCE                                         r  ADC2/PS_inc_reg/C
                         clock pessimism              0.204    14.670    
                         clock uncertainty           -0.035    14.634    
    SLICE_X109Y2         FDCE (Recov_fdce_C_CLR)     -0.255    14.379    ADC2/PS_inc_reg
  -------------------------------------------------------------------
                         required time                         14.379    
                         arrival time                         -14.272    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.131ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/FSM_sequential_PS_state_f_reg[3]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.685ns  (logic 0.000ns (0.000%)  route 1.685ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -2.957ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.465ns = ( 14.465 - 10.000 ) 
    Source Clock Delay      (SCD):    7.627ns = ( 12.627 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.269     9.538 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.887    10.425    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.545 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.774    12.319    clk__0_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y20         FDRE (Prop_fdre_C_Q)         0.308    12.627 f  rst_in_reg/Q
                         net (fo=139, routed)         1.685    14.311    ADC2/rst_in
    SLICE_X108Y1         FDCE                                         f  ADC2/FSM_sequential_PS_state_f_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.792    14.465    ADC2/clk_in
    SLICE_X108Y1         FDCE                                         r  ADC2/FSM_sequential_PS_state_f_reg[3]/C
                         clock pessimism              0.204    14.670    
                         clock uncertainty           -0.035    14.634    
    SLICE_X108Y1         FDCE (Recov_fdce_C_CLR)     -0.192    14.442    ADC2/FSM_sequential_PS_state_f_reg[3]
  -------------------------------------------------------------------
                         required time                         14.442    
                         arrival time                         -14.311    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.168ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/PS_value_f_reg[8]/PRE
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.622ns  (logic 0.000ns (0.000%)  route 1.622ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -2.958ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.464ns = ( 14.464 - 10.000 ) 
    Source Clock Delay      (SCD):    7.627ns = ( 12.627 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.269     9.538 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.887    10.425    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.545 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.774    12.319    clk__0_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y20         FDRE (Prop_fdre_C_Q)         0.308    12.627 f  rst_in_reg/Q
                         net (fo=139, routed)         1.622    14.248    ADC2/rst_in
    SLICE_X107Y4         FDPE                                         f  ADC2/PS_value_f_reg[8]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.791    14.464    ADC2/clk_in
    SLICE_X107Y4         FDPE                                         r  ADC2/PS_value_f_reg[8]/C
                         clock pessimism              0.204    14.669    
                         clock uncertainty           -0.035    14.633    
    SLICE_X107Y4         FDPE (Recov_fdpe_C_PRE)     -0.217    14.416    ADC2/PS_value_f_reg[8]
  -------------------------------------------------------------------
                         required time                         14.416    
                         arrival time                         -14.248    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.233ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/PS_value_f_reg[4]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.518ns  (logic 0.000ns (0.000%)  route 1.518ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -2.958ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.464ns = ( 14.464 - 10.000 ) 
    Source Clock Delay      (SCD):    7.627ns = ( 12.627 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.269     9.538 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.887    10.425    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.545 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.774    12.319    clk__0_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y20         FDRE (Prop_fdre_C_Q)         0.308    12.627 f  rst_in_reg/Q
                         net (fo=139, routed)         1.518    14.145    ADC2/rst_in
    SLICE_X107Y3         FDCE                                         f  ADC2/PS_value_f_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.791    14.464    ADC2/clk_in
    SLICE_X107Y3         FDCE                                         r  ADC2/PS_value_f_reg[4]/C
                         clock pessimism              0.204    14.669    
                         clock uncertainty           -0.035    14.633    
    SLICE_X107Y3         FDCE (Recov_fdce_C_CLR)     -0.255    14.378    ADC2/PS_value_f_reg[4]
  -------------------------------------------------------------------
                         required time                         14.378    
                         arrival time                         -14.145    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.233ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/PS_value_f_reg[5]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.518ns  (logic 0.000ns (0.000%)  route 1.518ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -2.958ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.464ns = ( 14.464 - 10.000 ) 
    Source Clock Delay      (SCD):    7.627ns = ( 12.627 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.269     9.538 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.887    10.425    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.545 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.774    12.319    clk__0_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y20         FDRE (Prop_fdre_C_Q)         0.308    12.627 f  rst_in_reg/Q
                         net (fo=139, routed)         1.518    14.145    ADC2/rst_in
    SLICE_X107Y3         FDCE                                         f  ADC2/PS_value_f_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.791    14.464    ADC2/clk_in
    SLICE_X107Y3         FDCE                                         r  ADC2/PS_value_f_reg[5]/C
                         clock pessimism              0.204    14.669    
                         clock uncertainty           -0.035    14.633    
    SLICE_X107Y3         FDCE (Recov_fdce_C_CLR)     -0.255    14.378    ADC2/PS_value_f_reg[5]
  -------------------------------------------------------------------
                         required time                         14.378    
                         arrival time                         -14.145    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.233ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/PS_value_f_reg[6]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.518ns  (logic 0.000ns (0.000%)  route 1.518ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -2.958ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.464ns = ( 14.464 - 10.000 ) 
    Source Clock Delay      (SCD):    7.627ns = ( 12.627 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.269     9.538 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.887    10.425    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.545 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.774    12.319    clk__0_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y20         FDRE (Prop_fdre_C_Q)         0.308    12.627 f  rst_in_reg/Q
                         net (fo=139, routed)         1.518    14.145    ADC2/rst_in
    SLICE_X107Y3         FDCE                                         f  ADC2/PS_value_f_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.791    14.464    ADC2/clk_in
    SLICE_X107Y3         FDCE                                         r  ADC2/PS_value_f_reg[6]/C
                         clock pessimism              0.204    14.669    
                         clock uncertainty           -0.035    14.633    
    SLICE_X107Y3         FDCE (Recov_fdce_C_CLR)     -0.255    14.378    ADC2/PS_value_f_reg[6]
  -------------------------------------------------------------------
                         required time                         14.378    
                         arrival time                         -14.145    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.233ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/PS_value_f_reg[7]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.518ns  (logic 0.000ns (0.000%)  route 1.518ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -2.958ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.464ns = ( 14.464 - 10.000 ) 
    Source Clock Delay      (SCD):    7.627ns = ( 12.627 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.269     9.538 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.887    10.425    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.545 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.774    12.319    clk__0_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y20         FDRE (Prop_fdre_C_Q)         0.308    12.627 f  rst_in_reg/Q
                         net (fo=139, routed)         1.518    14.145    ADC2/rst_in
    SLICE_X107Y3         FDCE                                         f  ADC2/PS_value_f_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.791    14.464    ADC2/clk_in
    SLICE_X107Y3         FDCE                                         r  ADC2/PS_value_f_reg[7]/C
                         clock pessimism              0.204    14.669    
                         clock uncertainty           -0.035    14.633    
    SLICE_X107Y3         FDCE (Recov_fdce_C_CLR)     -0.255    14.378    ADC2/PS_value_f_reg[7]
  -------------------------------------------------------------------
                         required time                         14.378    
                         arrival time                         -14.145    
  -------------------------------------------------------------------
                         slack                                  0.233    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.387ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg[0]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        0.431ns  (logic 0.000ns (0.000%)  route 0.431ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.922ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.122ns
    Source Clock Delay      (SCD):    2.896ns = ( 7.896 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=141, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.100     6.742 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.368     7.110    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.136 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.642     7.778    clk__0_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y20         FDRE (Prop_fdre_C_Q)         0.118     7.896 f  rst_in_reg/Q
                         net (fo=139, routed)         0.431     8.327    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X52Y22         FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=141, routed)         0.873     2.122    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X52Y22         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg[0]/C
                         clock pessimism             -0.147     1.974    
                         clock uncertainty            0.035     2.010    
    SLICE_X52Y22         FDCE (Remov_fdce_C_CLR)     -0.069     1.941    AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.941    
                         arrival time                           8.327    
  -------------------------------------------------------------------
                         slack                                  6.387    

Slack (MET) :             6.387ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg[6]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        0.431ns  (logic 0.000ns (0.000%)  route 0.431ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.922ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.122ns
    Source Clock Delay      (SCD):    2.896ns = ( 7.896 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=141, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.100     6.742 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.368     7.110    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.136 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.642     7.778    clk__0_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y20         FDRE (Prop_fdre_C_Q)         0.118     7.896 f  rst_in_reg/Q
                         net (fo=139, routed)         0.431     8.327    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X52Y22         FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=141, routed)         0.873     2.122    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X52Y22         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg[6]/C
                         clock pessimism             -0.147     1.974    
                         clock uncertainty            0.035     2.010    
    SLICE_X52Y22         FDCE (Remov_fdce_C_CLR)     -0.069     1.941    AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.941    
                         arrival time                           8.327    
  -------------------------------------------------------------------
                         slack                                  6.387    

Slack (MET) :             6.387ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg[7]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        0.431ns  (logic 0.000ns (0.000%)  route 0.431ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.922ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.122ns
    Source Clock Delay      (SCD):    2.896ns = ( 7.896 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=141, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.100     6.742 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.368     7.110    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.136 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.642     7.778    clk__0_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y20         FDRE (Prop_fdre_C_Q)         0.118     7.896 f  rst_in_reg/Q
                         net (fo=139, routed)         0.431     8.327    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X52Y22         FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=141, routed)         0.873     2.122    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X52Y22         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg[7]/C
                         clock pessimism             -0.147     1.974    
                         clock uncertainty            0.035     2.010    
    SLICE_X52Y22         FDCE (Remov_fdce_C_CLR)     -0.069     1.941    AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.941    
                         arrival time                           8.327    
  -------------------------------------------------------------------
                         slack                                  6.387    

Slack (MET) :             6.397ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/FSM_sequential_PS_state_f_reg[0]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        0.436ns  (logic 0.000ns (0.000%)  route 0.436ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.927ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.117ns
    Source Clock Delay      (SCD):    2.896ns = ( 7.896 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=141, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.100     6.742 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.368     7.110    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.136 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.642     7.778    clk__0_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y20         FDRE (Prop_fdre_C_Q)         0.118     7.896 f  rst_in_reg/Q
                         net (fo=139, routed)         0.436     8.332    ADC2/rst_in
    SLICE_X57Y25         FDCE                                         f  ADC2/FSM_sequential_PS_state_f_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=141, routed)         0.868     2.117    ADC2/clk_in
    SLICE_X57Y25         FDCE                                         r  ADC2/FSM_sequential_PS_state_f_reg[0]/C
                         clock pessimism             -0.147     1.969    
                         clock uncertainty            0.035     2.005    
    SLICE_X57Y25         FDCE (Remov_fdce_C_CLR)     -0.069     1.936    ADC2/FSM_sequential_PS_state_f_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.936    
                         arrival time                           8.332    
  -------------------------------------------------------------------
                         slack                                  6.397    

Slack (MET) :             6.419ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg[3]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        0.482ns  (logic 0.000ns (0.000%)  route 0.482ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.922ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.122ns
    Source Clock Delay      (SCD):    2.896ns = ( 7.896 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=141, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.100     6.742 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.368     7.110    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.136 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.642     7.778    clk__0_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y20         FDRE (Prop_fdre_C_Q)         0.118     7.896 f  rst_in_reg/Q
                         net (fo=139, routed)         0.482     8.379    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X50Y22         FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=141, routed)         0.873     2.122    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X50Y22         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg[3]/C
                         clock pessimism             -0.147     1.974    
                         clock uncertainty            0.035     2.010    
    SLICE_X50Y22         FDCE (Remov_fdce_C_CLR)     -0.050     1.960    AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.960    
                         arrival time                           8.379    
  -------------------------------------------------------------------
                         slack                                  6.419    

Slack (MET) :             6.438ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg[1]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        0.482ns  (logic 0.000ns (0.000%)  route 0.482ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.922ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.122ns
    Source Clock Delay      (SCD):    2.896ns = ( 7.896 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=141, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.100     6.742 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.368     7.110    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.136 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.642     7.778    clk__0_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y20         FDRE (Prop_fdre_C_Q)         0.118     7.896 f  rst_in_reg/Q
                         net (fo=139, routed)         0.482     8.379    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X51Y22         FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=141, routed)         0.873     2.122    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X51Y22         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg[1]/C
                         clock pessimism             -0.147     1.974    
                         clock uncertainty            0.035     2.010    
    SLICE_X51Y22         FDCE (Remov_fdce_C_CLR)     -0.069     1.941    AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.941    
                         arrival time                           8.379    
  -------------------------------------------------------------------
                         slack                                  6.438    

Slack (MET) :             6.438ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg[2]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        0.482ns  (logic 0.000ns (0.000%)  route 0.482ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.922ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.122ns
    Source Clock Delay      (SCD):    2.896ns = ( 7.896 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=141, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.100     6.742 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.368     7.110    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.136 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.642     7.778    clk__0_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y20         FDRE (Prop_fdre_C_Q)         0.118     7.896 f  rst_in_reg/Q
                         net (fo=139, routed)         0.482     8.379    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X51Y22         FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=141, routed)         0.873     2.122    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X51Y22         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg[2]/C
                         clock pessimism             -0.147     1.974    
                         clock uncertainty            0.035     2.010    
    SLICE_X51Y22         FDCE (Remov_fdce_C_CLR)     -0.069     1.941    AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.941    
                         arrival time                           8.379    
  -------------------------------------------------------------------
                         slack                                  6.438    

Slack (MET) :             6.438ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg[4]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        0.482ns  (logic 0.000ns (0.000%)  route 0.482ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.922ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.122ns
    Source Clock Delay      (SCD):    2.896ns = ( 7.896 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=141, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.100     6.742 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.368     7.110    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.136 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.642     7.778    clk__0_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y20         FDRE (Prop_fdre_C_Q)         0.118     7.896 f  rst_in_reg/Q
                         net (fo=139, routed)         0.482     8.379    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X51Y22         FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=141, routed)         0.873     2.122    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X51Y22         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg[4]/C
                         clock pessimism             -0.147     1.974    
                         clock uncertainty            0.035     2.010    
    SLICE_X51Y22         FDCE (Remov_fdce_C_CLR)     -0.069     1.941    AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.941    
                         arrival time                           8.379    
  -------------------------------------------------------------------
                         slack                                  6.438    

Slack (MET) :             6.438ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg[5]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        0.482ns  (logic 0.000ns (0.000%)  route 0.482ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.922ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.122ns
    Source Clock Delay      (SCD):    2.896ns = ( 7.896 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=141, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.100     6.742 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.368     7.110    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.136 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.642     7.778    clk__0_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y20         FDRE (Prop_fdre_C_Q)         0.118     7.896 f  rst_in_reg/Q
                         net (fo=139, routed)         0.482     8.379    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X51Y22         FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=141, routed)         0.873     2.122    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X51Y22         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg[5]/C
                         clock pessimism             -0.147     1.974    
                         clock uncertainty            0.035     2.010    
    SLICE_X51Y22         FDCE (Remov_fdce_C_CLR)     -0.069     1.941    AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.941    
                         arrival time                           8.379    
  -------------------------------------------------------------------
                         slack                                  6.438    

Slack (MET) :             6.438ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        0.482ns  (logic 0.000ns (0.000%)  route 0.482ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.922ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.122ns
    Source Clock Delay      (SCD):    2.896ns = ( 7.896 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=141, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.100     6.742 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.368     7.110    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.136 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.642     7.778    clk__0_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y20         FDRE (Prop_fdre_C_Q)         0.118     7.896 f  rst_in_reg/Q
                         net (fo=139, routed)         0.482     8.379    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X51Y22         FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=141, routed)         0.873     2.122    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X51Y22         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/C
                         clock pessimism             -0.147     1.974    
                         clock uncertainty            0.035     2.010    
    SLICE_X51Y22         FDCE (Remov_fdce_C_CLR)     -0.069     1.941    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.941    
                         arrival time                           8.379    
  -------------------------------------------------------------------
                         slack                                  6.438    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  rst_in
  To Clock:  clkPS_int

Setup :            0  Failing Endpoints,  Worst Slack        1.433ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.711ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.433ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/ODDR_inst/R
                            (recovery check against rising-edge clock clkPS_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkPS_int rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        4.510ns  (logic 0.000ns (0.000%)  route 4.510ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.401ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.823ns = ( 18.823 - 10.000 ) 
    Source Clock Delay      (SCD):    7.627ns = ( 12.627 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.269     9.538 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.887    10.425    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.545 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.774    12.319    clk__0_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y20         FDRE (Prop_fdre_C_Q)         0.308    12.627 f  rst_in_reg/Q
                         net (fo=139, routed)         4.510    17.137    ADC2/rst_in
    OLOGIC_X0Y36         ODDR                                         f  ADC2/ODDR_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock clkPS_int rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.833    14.506    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    14.589 r  ADC2/MMCME2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           2.262    16.851    ADC2/clkPS_int
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    16.964 r  ADC2/BUFG_clkPS/O
                         net (fo=1, routed)           1.859    18.823    ADC2/clkPS
    OLOGIC_X0Y36         ODDR                                         r  ADC2/ODDR_inst/C
                         clock pessimism              0.204    19.028    
                         clock uncertainty           -0.194    18.834    
    OLOGIC_X0Y36         ODDR (Recov_oddr_C_R)       -0.264    18.570    ADC2/ODDR_inst
  -------------------------------------------------------------------
                         required time                         18.570    
                         arrival time                         -17.137    
  -------------------------------------------------------------------
                         slack                                  1.433    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.711ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/ODDR_inst/R
                            (removal check against falling-edge clock clkPS_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkPS_int fall@5.000ns - rst_in fall@5.000ns)
  Data Path Delay:        2.115ns  (logic 0.000ns (0.000%)  route 2.115ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.211ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.255ns = ( 9.255 - 5.000 ) 
    Source Clock Delay      (SCD):    2.896ns = ( 7.896 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=141, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.100     6.742 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.368     7.110    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.136 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.642     7.778    clk__0_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y20         FDRE (Prop_fdre_C_Q)         0.118     7.896 f  rst_in_reg/Q
                         net (fo=139, routed)         2.115    10.012    ADC2/rst_in
    OLOGIC_X0Y36         ODDR                                         f  ADC2/ODDR_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock clkPS_int fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 f  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 f  BUFG_inst/O
                         net (fo=141, routed)         0.946     7.195    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     7.248 f  ADC2/MMCME2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.996     8.244    ADC2/clkPS_int
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     8.274 f  ADC2/BUFG_clkPS/O
                         net (fo=1, routed)           0.981     9.255    ADC2/clkPS
    OLOGIC_X0Y36         ODDR                                         f  ADC2/ODDR_inst/C
                         clock pessimism             -0.147     9.107    
                         clock uncertainty            0.194     9.301    
    OLOGIC_X0Y36         ODDR (Remov_oddr_C_R)        0.000     9.301    ADC2/ODDR_inst
  -------------------------------------------------------------------
                         required time                         -9.301    
                         arrival time                          10.012    
  -------------------------------------------------------------------
                         slack                                  0.711    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  AD9783_inst1/spi_data_reg_n_0_[10]
  To Clock:  rst_in

Setup :            0  Failing Endpoints,  Worst Slack        6.567ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.352ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.567ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[10]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[10]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
                            (recovery check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (rst_in rise@10.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@0.000ns)
  Data Path Delay:        9.797ns  (logic 0.053ns (0.541%)  route 9.744ns (99.459%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        6.591ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    11.313ns = ( 21.313 - 10.000 ) 
    Source Clock Delay      (SCD):    4.926ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.779     4.657    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y29         FDRE (Prop_fdre_C_Q)         0.269     4.926 r  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=3, routed)           6.727    11.653    AD9783_inst1/AD_9783_SPI_inst/spi_data_reg[10]
    SLICE_X41Y29         LUT3 (Prop_lut3_I1_O)        0.053    11.706 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=3, routed)           3.017    14.723    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X40Y29         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)    10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.280    13.953    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.216    14.169 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.769    14.938    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    15.051 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.662    16.713    clk__0_BUFG
    SLICE_X68Y20         FDRE (Prop_fdre_C_Q)         0.248    16.961 r  rst_in_reg/Q
                         net (fo=139, routed)         3.784    20.745    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X41Y29         LUT3 (Prop_lut3_I2_O)        0.042    20.787 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=3, routed)           0.526    21.313    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X40Y29         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
                         clock pessimism              0.204    21.517    
                         clock uncertainty           -0.035    21.482    
    SLICE_X40Y29         LDCE (Recov_ldce_G_CLR)     -0.192    21.290    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC
  -------------------------------------------------------------------
                         required time                         21.290    
                         arrival time                         -14.723    
  -------------------------------------------------------------------
                         slack                                  6.567    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.352ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[10]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[10]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
                            (removal check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (rst_in rise@0.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@0.000ns)
  Data Path Delay:        8.298ns  (logic 0.042ns (0.506%)  route 8.256ns (99.494%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        8.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    12.822ns
    Source Clock Delay      (SCD):    4.556ns
    Clock Pessimism Removal (CPR):    0.204ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.667     4.340    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y29         FDRE (Prop_fdre_C_Q)         0.216     4.556 r  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=3, routed)           5.675    10.232    AD9783_inst1/AD_9783_SPI_inst/spi_data_reg[10]
    SLICE_X41Y29         LUT3 (Prop_lut3_I1_O)        0.042    10.274 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=3, routed)           2.581    12.855    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X40Y29         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.391     4.269    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.269     4.538 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.887     5.425    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     5.545 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.774     7.319    clk__0_BUFG
    SLICE_X68Y20         FDRE (Prop_fdre_C_Q)         0.308     7.627 r  rst_in_reg/Q
                         net (fo=139, routed)         4.526    12.152    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X41Y29         LUT3 (Prop_lut3_I2_O)        0.053    12.205 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=3, routed)           0.617    12.822    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X40Y29         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
                         clock pessimism             -0.204    12.618    
    SLICE_X40Y29         LDCE (Remov_ldce_G_CLR)     -0.115    12.503    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC
  -------------------------------------------------------------------
                         required time                        -12.503    
                         arrival time                          12.855    
  -------------------------------------------------------------------
                         slack                                  0.352    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  AD9783_inst1/spi_data_reg_n_0_[15]
  To Clock:  rst_in

Setup :            0  Failing Endpoints,  Worst Slack        6.375ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.526ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.375ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[15]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[15]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
                            (recovery check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (rst_in rise@10.000ns - AD9783_inst1/spi_data_reg_n_0_[15] rise@0.000ns)
  Data Path Delay:        9.600ns  (logic 0.053ns (0.552%)  route 9.547ns (99.448%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        6.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.987ns = ( 20.987 - 10.000 ) 
    Source Clock Delay      (SCD):    4.926ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[15] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.779     4.657    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y29         FDRE (Prop_fdre_C_Q)         0.269     4.926 r  AD9783_inst1/spi_data_reg[15]/Q
                         net (fo=3, routed)           6.404    11.329    AD9783_inst1/AD_9783_SPI_inst/spi_data_reg[15]
    SLICE_X42Y29         LUT3 (Prop_lut3_I1_O)        0.053    11.382 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           3.144    14.526    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2_n_0
    SLICE_X41Y29         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)    10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.280    13.953    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.216    14.169 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.769    14.938    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    15.051 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.662    16.713    clk__0_BUFG
    SLICE_X68Y20         FDRE (Prop_fdre_C_Q)         0.248    16.961 r  rst_in_reg/Q
                         net (fo=139, routed)         3.510    20.471    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X42Y29         LUT3 (Prop_lut3_I2_O)        0.042    20.513 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1/O
                         net (fo=2, routed)           0.474    20.987    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1_n_0
    SLICE_X41Y29         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
                         clock pessimism              0.204    21.191    
                         clock uncertainty           -0.035    21.156    
    SLICE_X41Y29         LDCE (Recov_ldce_G_CLR)     -0.255    20.901    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC
  -------------------------------------------------------------------
                         required time                         20.901    
                         arrival time                         -14.526    
  -------------------------------------------------------------------
                         slack                                  6.375    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.526ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[15]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[15]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
                            (removal check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rst_in rise@0.000ns - AD9783_inst1/spi_data_reg_n_0_[15] rise@0.000ns)
  Data Path Delay:        4.692ns  (logic 0.028ns (0.597%)  route 4.664ns (99.403%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.235ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.227ns
    Source Clock Delay      (SCD):    1.845ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[15] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=141, routed)         0.644     1.745    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y29         FDRE (Prop_fdre_C_Q)         0.100     1.845 r  AD9783_inst1/spi_data_reg[15]/Q
                         net (fo=3, routed)           3.146     4.991    AD9783_inst1/AD_9783_SPI_inst/spi_data_reg[15]
    SLICE_X42Y29         LUT3 (Prop_lut3_I1_O)        0.028     5.019 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           1.519     6.537    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2_n_0
    SLICE_X41Y29         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=141, routed)         0.740     1.989    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.124     2.113 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.434     2.547    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.577 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.879     3.456    clk__0_BUFG
    SLICE_X68Y20         FDRE (Prop_fdre_C_Q)         0.147     3.603 r  rst_in_reg/Q
                         net (fo=139, routed)         2.316     5.919    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X42Y29         LUT3 (Prop_lut3_I2_O)        0.035     5.954 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1/O
                         net (fo=2, routed)           0.274     6.227    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1_n_0
    SLICE_X41Y29         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
                         clock pessimism             -0.147     6.080    
    SLICE_X41Y29         LDCE (Remov_ldce_G_CLR)     -0.069     6.011    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC
  -------------------------------------------------------------------
                         required time                         -6.011    
                         arrival time                           6.537    
  -------------------------------------------------------------------
                         slack                                  0.526    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  AD9783_inst1/spi_trigger_reg_n_0
  To Clock:  rst_in

Setup :            0  Failing Endpoints,  Worst Slack        4.203ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.120ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.203ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
                            (recovery check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            5.000ns  (rst_in rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        3.625ns  (logic 0.035ns (0.966%)  route 3.590ns (99.034%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.980ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.109ns = ( 15.109 - 10.000 ) 
    Source Clock Delay      (SCD):    2.277ns = ( 7.277 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=141, routed)         0.881     7.130    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y29         FDCE (Prop_fdce_C_Q)         0.147     7.277 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=8, routed)           1.813     9.090    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X42Y29         LUT3 (Prop_lut3_I2_O)        0.035     9.125 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           1.777    10.901    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2_n_0
    SLICE_X41Y29         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)    10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    11.101 r  BUFG_inst/O
                         net (fo=141, routed)         0.541    11.642    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.100    11.742 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.368    12.110    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    12.136 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.642    12.778    clk__0_BUFG
    SLICE_X68Y20         FDRE (Prop_fdre_C_Q)         0.118    12.896 r  rst_in_reg/Q
                         net (fo=139, routed)         1.952    14.848    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X42Y29         LUT3 (Prop_lut3_I2_O)        0.028    14.876 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1/O
                         net (fo=2, routed)           0.233    15.109    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1_n_0
    SLICE_X41Y29         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
                         clock pessimism              0.147    15.256    
                         clock uncertainty           -0.035    15.221    
    SLICE_X41Y29         LDCE (Recov_ldce_G_CLR)     -0.117    15.104    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC
  -------------------------------------------------------------------
                         required time                         15.104    
                         arrival time                         -10.901    
  -------------------------------------------------------------------
                         slack                                  4.203    

Slack (MET) :             4.571ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
                            (recovery check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            5.000ns  (rst_in rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        3.473ns  (logic 0.035ns (1.008%)  route 3.438ns (98.992%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.288ns = ( 15.288 - 10.000 ) 
    Source Clock Delay      (SCD):    2.277ns = ( 7.277 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=141, routed)         0.881     7.130    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y29         FDCE (Prop_fdce_C_Q)         0.147     7.277 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=8, routed)           1.657     8.934    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X41Y29         LUT3 (Prop_lut3_I2_O)        0.035     8.969 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=3, routed)           1.781    10.750    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X40Y29         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)    10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    11.101 r  BUFG_inst/O
                         net (fo=141, routed)         0.541    11.642    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.100    11.742 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.368    12.110    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    12.136 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.642    12.778    clk__0_BUFG
    SLICE_X68Y20         FDRE (Prop_fdre_C_Q)         0.118    12.896 r  rst_in_reg/Q
                         net (fo=139, routed)         2.091    14.987    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X41Y29         LUT3 (Prop_lut3_I2_O)        0.028    15.015 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=3, routed)           0.273    15.288    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X40Y29         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
                         clock pessimism              0.147    15.435    
                         clock uncertainty           -0.035    15.400    
    SLICE_X40Y29         LDCE (Recov_ldce_G_CLR)     -0.079    15.321    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC
  -------------------------------------------------------------------
                         required time                         15.321    
                         arrival time                         -10.750    
  -------------------------------------------------------------------
                         slack                                  4.571    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.120ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
                            (removal check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (rst_in rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        5.069ns  (logic 0.042ns (0.828%)  route 5.027ns (99.171%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        8.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    12.822ns
    Source Clock Delay      (SCD):    4.588ns = ( 9.588 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.667     9.340    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y29         FDCE (Prop_fdce_C_Q)         0.248     9.588 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=8, routed)           2.446    12.035    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X41Y29         LUT3 (Prop_lut3_I2_O)        0.042    12.077 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=3, routed)           2.581    14.658    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X40Y29         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.391     4.269    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.269     4.538 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.887     5.425    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     5.545 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.774     7.319    clk__0_BUFG
    SLICE_X68Y20         FDRE (Prop_fdre_C_Q)         0.308     7.627 r  rst_in_reg/Q
                         net (fo=139, routed)         4.526    12.152    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X41Y29         LUT3 (Prop_lut3_I2_O)        0.053    12.205 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=3, routed)           0.617    12.822    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X40Y29         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
                         clock pessimism             -0.204    12.618    
                         clock uncertainty            0.035    12.653    
    SLICE_X40Y29         LDCE (Remov_ldce_G_CLR)     -0.115    12.538    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC
  -------------------------------------------------------------------
                         required time                        -12.538    
                         arrival time                          14.658    
  -------------------------------------------------------------------
                         slack                                  2.120    

Slack (MET) :             2.885ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
                            (removal check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (rst_in rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        5.404ns  (logic 0.042ns (0.777%)  route 5.362ns (99.223%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        7.633ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    12.425ns
    Source Clock Delay      (SCD):    4.588ns = ( 9.588 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.667     9.340    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y29         FDCE (Prop_fdce_C_Q)         0.248     9.588 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=8, routed)           2.702    12.291    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X42Y29         LUT3 (Prop_lut3_I2_O)        0.042    12.333 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           2.660    14.992    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2_n_0
    SLICE_X41Y29         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.391     4.269    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.269     4.538 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.887     5.425    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     5.545 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.774     7.319    clk__0_BUFG
    SLICE_X68Y20         FDRE (Prop_fdre_C_Q)         0.308     7.627 r  rst_in_reg/Q
                         net (fo=139, routed)         4.190    11.817    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X42Y29         LUT3 (Prop_lut3_I2_O)        0.053    11.870 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1/O
                         net (fo=2, routed)           0.556    12.425    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1_n_0
    SLICE_X41Y29         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
                         clock pessimism             -0.204    12.221    
                         clock uncertainty            0.035    12.256    
    SLICE_X41Y29         LDCE (Remov_ldce_G_CLR)     -0.149    12.107    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC
  -------------------------------------------------------------------
                         required time                        -12.107    
                         arrival time                          14.992    
  -------------------------------------------------------------------
                         slack                                  2.885    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  ADC2/spi_data[7]
  To Clock:  rst_in

Setup :            0  Failing Endpoints,  Worst Slack        6.936ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.221ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.936ns  (required time - arrival time)
  Source:                 ADC2/spi_data_reg[7]/Q
                            (clock source 'ADC2/spi_data[7]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
                            (recovery check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (rst_in rise@10.000ns - ADC2/spi_data[7] rise@0.000ns)
  Data Path Delay:        8.758ns  (logic 0.053ns (0.605%)  route 8.705ns (99.395%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        5.985ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.700ns = ( 20.700 - 10.000 ) 
    Source Clock Delay      (SCD):    4.920ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[7] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.773     4.651    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y30         FDRE (Prop_fdre_C_Q)         0.269     4.920 r  ADC2/spi_data_reg[7]/Q
                         net (fo=3, routed)           6.434    11.353    ADC2/LTC2195_SPI_inst/spi_data[0]
    SLICE_X53Y28         LUT3 (Prop_lut3_I1_O)        0.053    11.406 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           2.271    13.678    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2_n_0
    SLICE_X52Y28         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)    10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.280    13.953    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.216    14.169 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.769    14.938    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    15.051 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.662    16.713    clk__0_BUFG
    SLICE_X68Y20         FDRE (Prop_fdre_C_Q)         0.248    16.961 r  rst_in_reg/Q
                         net (fo=139, routed)         3.344    20.305    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X52Y27         LUT3 (Prop_lut3_I2_O)        0.042    20.347 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           0.353    20.700    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1_n_0
    SLICE_X52Y28         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
                         clock pessimism              0.204    20.904    
                         clock uncertainty           -0.035    20.869    
    SLICE_X52Y28         LDCE (Recov_ldce_G_CLR)     -0.255    20.614    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC
  -------------------------------------------------------------------
                         required time                         20.614    
                         arrival time                         -13.678    
  -------------------------------------------------------------------
                         slack                                  6.936    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 ADC2/spi_data_reg[7]/Q
                            (clock source 'ADC2/spi_data[7]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
                            (removal check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (rst_in rise@0.000ns - ADC2/spi_data[7] rise@0.000ns)
  Data Path Delay:        7.404ns  (logic 0.042ns (0.567%)  route 7.362ns (99.433%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        7.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    12.086ns
    Source Clock Delay      (SCD):    4.550ns
    Clock Pessimism Removal (CPR):    0.204ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[7] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.661     4.334    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y30         FDRE (Prop_fdre_C_Q)         0.216     4.550 r  ADC2/spi_data_reg[7]/Q
                         net (fo=3, routed)           5.436     9.986    ADC2/LTC2195_SPI_inst/spi_data[0]
    SLICE_X53Y28         LUT3 (Prop_lut3_I1_O)        0.042    10.028 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           1.926    11.954    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2_n_0
    SLICE_X52Y28         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.391     4.269    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.269     4.538 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.887     5.425    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     5.545 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.774     7.319    clk__0_BUFG
    SLICE_X68Y20         FDRE (Prop_fdre_C_Q)         0.308     7.627 r  rst_in_reg/Q
                         net (fo=139, routed)         3.995    11.621    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X52Y27         LUT3 (Prop_lut3_I2_O)        0.053    11.674 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           0.412    12.086    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1_n_0
    SLICE_X52Y28         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
                         clock pessimism             -0.204    11.882    
    SLICE_X52Y28         LDCE (Remov_ldce_G_CLR)     -0.149    11.733    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC
  -------------------------------------------------------------------
                         required time                        -11.733    
                         arrival time                          11.954    
  -------------------------------------------------------------------
                         slack                                  0.221    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  ADC2/spi_data[8]
  To Clock:  rst_in

Setup :            0  Failing Endpoints,  Worst Slack        6.458ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.610ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.458ns  (required time - arrival time)
  Source:                 ADC2/spi_data_reg[8]/Q
                            (clock source 'ADC2/spi_data[8]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
                            (recovery check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (rst_in rise@10.000ns - ADC2/spi_data[8] rise@0.000ns)
  Data Path Delay:        9.392ns  (logic 0.053ns (0.564%)  route 9.339ns (99.436%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        6.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.828ns = ( 20.828 - 10.000 ) 
    Source Clock Delay      (SCD):    4.956ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[8] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.770     4.648    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y29         FDRE (Prop_fdre_C_Q)         0.308     4.956 r  ADC2/spi_data_reg[8]/Q
                         net (fo=3, routed)           6.899    11.854    ADC2/LTC2195_SPI_inst/spi_data[1]
    SLICE_X53Y27         LUT3 (Prop_lut3_I1_O)        0.053    11.907 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2/O
                         net (fo=3, routed)           2.440    14.347    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2_n_0
    SLICE_X54Y27         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)    10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.280    13.953    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.216    14.169 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.769    14.938    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    15.051 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.662    16.713    clk__0_BUFG
    SLICE_X68Y20         FDRE (Prop_fdre_C_Q)         0.248    16.961 r  rst_in_reg/Q
                         net (fo=139, routed)         2.112    19.073    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X53Y27         LUT3 (Prop_lut3_I2_O)        0.042    19.115 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1/O
                         net (fo=3, routed)           1.713    20.828    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0
    SLICE_X54Y27         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
                         clock pessimism              0.204    21.033    
                         clock uncertainty           -0.035    20.997    
    SLICE_X54Y27         LDCE (Recov_ldce_G_CLR)     -0.192    20.805    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC
  -------------------------------------------------------------------
                         required time                         20.805    
                         arrival time                         -14.347    
  -------------------------------------------------------------------
                         slack                                  6.458    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.610ns  (arrival time - required time)
  Source:                 ADC2/spi_data_reg[8]/Q
                            (clock source 'ADC2/spi_data[8]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
                            (removal check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rst_in rise@0.000ns - ADC2/spi_data[8] rise@0.000ns)
  Data Path Delay:        4.773ns  (logic 0.028ns (0.587%)  route 4.745ns (99.413%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.213ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.216ns
    Source Clock Delay      (SCD):    1.855ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[8] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=141, routed)         0.636     1.737    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y29         FDRE (Prop_fdre_C_Q)         0.118     1.855 r  ADC2/spi_data_reg[8]/Q
                         net (fo=3, routed)           3.489     5.344    ADC2/LTC2195_SPI_inst/spi_data[1]
    SLICE_X53Y27         LUT3 (Prop_lut3_I1_O)        0.028     5.372 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2/O
                         net (fo=3, routed)           1.256     6.628    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2_n_0
    SLICE_X54Y27         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=141, routed)         0.740     1.989    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.124     2.113 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.434     2.547    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.577 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.879     3.456    clk__0_BUFG
    SLICE_X68Y20         FDRE (Prop_fdre_C_Q)         0.147     3.603 r  rst_in_reg/Q
                         net (fo=139, routed)         1.392     4.994    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X53Y27         LUT3 (Prop_lut3_I2_O)        0.035     5.029 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1/O
                         net (fo=3, routed)           1.186     6.216    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0
    SLICE_X54Y27         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
                         clock pessimism             -0.147     6.068    
    SLICE_X54Y27         LDCE (Remov_ldce_G_CLR)     -0.050     6.018    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC
  -------------------------------------------------------------------
                         required time                         -6.018    
                         arrival time                           6.628    
  -------------------------------------------------------------------
                         slack                                  0.610    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  ADC2/spi_data[9]
  To Clock:  rst_in

Setup :            0  Failing Endpoints,  Worst Slack        6.285ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.802ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.285ns  (required time - arrival time)
  Source:                 ADC2/spi_data_reg[9]/Q
                            (clock source 'ADC2/spi_data[9]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
                            (recovery check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (rst_in rise@10.000ns - ADC2/spi_data[9] rise@0.000ns)
  Data Path Delay:        8.038ns  (logic 0.053ns (0.659%)  route 7.985ns (99.341%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.550ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.301ns = ( 19.301 - 10.000 ) 
    Source Clock Delay      (SCD):    4.956ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[9] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.770     4.648    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y29         FDRE (Prop_fdre_C_Q)         0.308     4.956 r  ADC2/spi_data_reg[9]/Q
                         net (fo=3, routed)           6.061    11.017    ADC2/LTC2195_SPI_inst/spi_data[2]
    SLICE_X51Y25         LUT3 (Prop_lut3_I1_O)        0.053    11.070 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           1.923    12.993    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2_n_0
    SLICE_X50Y25         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)    10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.280    13.953    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.216    14.169 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.769    14.938    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    15.051 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.662    16.713    clk__0_BUFG
    SLICE_X68Y20         FDRE (Prop_fdre_C_Q)         0.248    16.961 r  rst_in_reg/Q
                         net (fo=139, routed)         1.950    18.911    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X51Y25         LUT3 (Prop_lut3_I2_O)        0.042    18.953 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1/O
                         net (fo=2, routed)           0.348    19.301    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1_n_0
    SLICE_X50Y25         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/G
                         clock pessimism              0.204    19.506    
                         clock uncertainty           -0.035    19.470    
    SLICE_X50Y25         LDCE (Recov_ldce_G_CLR)     -0.192    19.278    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC
  -------------------------------------------------------------------
                         required time                         19.278    
                         arrival time                         -12.993    
  -------------------------------------------------------------------
                         slack                                  6.285    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.802ns  (arrival time - required time)
  Source:                 ADC2/spi_data_reg[9]/Q
                            (clock source 'ADC2/spi_data[9]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
                            (removal check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rst_in rise@0.000ns - ADC2/spi_data[9] rise@0.000ns)
  Data Path Delay:        3.915ns  (logic 0.028ns (0.715%)  route 3.887ns (99.285%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.163ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.166ns
    Source Clock Delay      (SCD):    1.855ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[9] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=141, routed)         0.636     1.737    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y29         FDRE (Prop_fdre_C_Q)         0.118     1.855 r  ADC2/spi_data_reg[9]/Q
                         net (fo=3, routed)           2.901     4.757    ADC2/LTC2195_SPI_inst/spi_data[2]
    SLICE_X51Y25         LUT3 (Prop_lut3_I1_O)        0.028     4.785 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           0.985     5.770    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2_n_0
    SLICE_X50Y25         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=141, routed)         0.740     1.989    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.124     2.113 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.434     2.547    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.577 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.879     3.456    clk__0_BUFG
    SLICE_X68Y20         FDRE (Prop_fdre_C_Q)         0.147     3.603 r  rst_in_reg/Q
                         net (fo=139, routed)         1.325     4.928    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X51Y25         LUT3 (Prop_lut3_I2_O)        0.035     4.963 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1/O
                         net (fo=2, routed)           0.203     5.166    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1_n_0
    SLICE_X50Y25         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/G
                         clock pessimism             -0.147     5.018    
    SLICE_X50Y25         LDCE (Remov_ldce_G_CLR)     -0.050     4.968    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC
  -------------------------------------------------------------------
                         required time                         -4.968    
                         arrival time                           5.770    
  -------------------------------------------------------------------
                         slack                                  0.802    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  ADC2/spi_trigger_reg_n_0
  To Clock:  rst_in

Setup :            0  Failing Endpoints,  Worst Slack        3.348ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.771ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.348ns  (required time - arrival time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
                            (recovery check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (rst_in rise@10.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        7.538ns  (logic 0.053ns (0.703%)  route 7.485ns (99.297%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        6.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.828ns = ( 20.828 - 10.000 ) 
    Source Clock Delay      (SCD):    4.920ns = ( 9.920 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.773     9.651    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y30         FDCE (Prop_fdce_C_Q)         0.269     9.920 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          5.044    14.964    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X53Y27         LUT3 (Prop_lut3_I2_O)        0.053    15.017 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2/O
                         net (fo=3, routed)           2.440    17.457    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2_n_0
    SLICE_X54Y27         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)    10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.280    13.953    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.216    14.169 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.769    14.938    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    15.051 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.662    16.713    clk__0_BUFG
    SLICE_X68Y20         FDRE (Prop_fdre_C_Q)         0.248    16.961 r  rst_in_reg/Q
                         net (fo=139, routed)         2.112    19.073    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X53Y27         LUT3 (Prop_lut3_I2_O)        0.042    19.115 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1/O
                         net (fo=3, routed)           1.713    20.828    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0
    SLICE_X54Y27         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
                         clock pessimism              0.204    21.033    
                         clock uncertainty           -0.035    20.997    
    SLICE_X54Y27         LDCE (Recov_ldce_G_CLR)     -0.192    20.805    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC
  -------------------------------------------------------------------
                         required time                         20.805    
                         arrival time                         -17.457    
  -------------------------------------------------------------------
                         slack                                  3.348    

Slack (MET) :             4.046ns  (required time - arrival time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
                            (recovery check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            5.000ns  (rst_in rise@10.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        2.975ns  (logic 0.035ns (1.177%)  route 2.940ns (98.823%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.236ns = ( 14.236 - 10.000 ) 
    Source Clock Delay      (SCD):    2.249ns = ( 7.249 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=141, routed)         0.876     7.125    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y30         FDCE (Prop_fdce_C_Q)         0.124     7.249 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          1.813     9.062    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X51Y25         LUT3 (Prop_lut3_I2_O)        0.035     9.097 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           1.126    10.223    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2_n_0
    SLICE_X50Y25         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)    10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    11.101 r  BUFG_inst/O
                         net (fo=141, routed)         0.541    11.642    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.100    11.742 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.368    12.110    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    12.136 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.642    12.778    clk__0_BUFG
    SLICE_X68Y20         FDRE (Prop_fdre_C_Q)         0.118    12.896 r  rst_in_reg/Q
                         net (fo=139, routed)         1.138    14.034    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X51Y25         LUT3 (Prop_lut3_I2_O)        0.028    14.062 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1/O
                         net (fo=2, routed)           0.174    14.236    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1_n_0
    SLICE_X50Y25         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/G
                         clock pessimism              0.147    14.384    
                         clock uncertainty           -0.035    14.348    
    SLICE_X50Y25         LDCE (Recov_ldce_G_CLR)     -0.079    14.269    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC
  -------------------------------------------------------------------
                         required time                         14.269    
                         arrival time                         -10.223    
  -------------------------------------------------------------------
                         slack                                  4.046    

Slack (MET) :             5.076ns  (required time - arrival time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
                            (recovery check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            5.000ns  (rst_in rise@10.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        2.604ns  (logic 0.035ns (1.344%)  route 2.569ns (98.656%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.833ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 14.934 - 10.000 ) 
    Source Clock Delay      (SCD):    2.249ns = ( 7.249 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=141, routed)         0.876     7.125    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y30         FDCE (Prop_fdce_C_Q)         0.124     7.249 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          1.310     8.558    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X53Y28         LUT3 (Prop_lut3_I2_O)        0.035     8.593 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           1.259     9.852    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2_n_0
    SLICE_X52Y28         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)    10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    11.101 r  BUFG_inst/O
                         net (fo=141, routed)         0.541    11.642    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.100    11.742 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.368    12.110    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    12.136 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.642    12.778    clk__0_BUFG
    SLICE_X68Y20         FDRE (Prop_fdre_C_Q)         0.118    12.896 r  rst_in_reg/Q
                         net (fo=139, routed)         1.834    14.730    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X52Y27         LUT3 (Prop_lut3_I2_O)        0.028    14.758 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           0.176    14.934    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1_n_0
    SLICE_X52Y28         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
                         clock pessimism              0.147    15.081    
                         clock uncertainty           -0.035    15.046    
    SLICE_X52Y28         LDCE (Recov_ldce_G_CLR)     -0.117    14.929    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC
  -------------------------------------------------------------------
                         required time                         14.929    
                         arrival time                          -9.852    
  -------------------------------------------------------------------
                         slack                                  5.076    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.771ns  (arrival time - required time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
                            (removal check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (rst_in rise@0.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        3.989ns  (logic 0.042ns (1.053%)  route 3.947ns (98.947%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        7.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    12.086ns
    Source Clock Delay      (SCD):    4.550ns = ( 9.550 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.661     9.334    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y30         FDCE (Prop_fdce_C_Q)         0.216     9.550 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          2.021    11.571    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X53Y28         LUT3 (Prop_lut3_I2_O)        0.042    11.613 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           1.926    13.539    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2_n_0
    SLICE_X52Y28         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.391     4.269    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.269     4.538 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.887     5.425    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     5.545 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.774     7.319    clk__0_BUFG
    SLICE_X68Y20         FDRE (Prop_fdre_C_Q)         0.308     7.627 r  rst_in_reg/Q
                         net (fo=139, routed)         3.995    11.621    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X52Y27         LUT3 (Prop_lut3_I2_O)        0.053    11.674 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           0.412    12.086    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1_n_0
    SLICE_X52Y28         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
                         clock pessimism             -0.204    11.882    
                         clock uncertainty            0.035    11.917    
    SLICE_X52Y28         LDCE (Remov_ldce_G_CLR)     -0.149    11.768    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC
  -------------------------------------------------------------------
                         required time                        -11.768    
                         arrival time                          13.539    
  -------------------------------------------------------------------
                         slack                                  1.771    

Slack (MET) :             3.885ns  (arrival time - required time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
                            (removal check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (rst_in rise@0.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        4.425ns  (logic 0.042ns (0.949%)  route 4.383ns (99.051%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        5.619ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.374ns
    Source Clock Delay      (SCD):    4.550ns = ( 9.550 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.661     9.334    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y30         FDCE (Prop_fdce_C_Q)         0.216     9.550 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          2.736    12.286    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X51Y25         LUT3 (Prop_lut3_I2_O)        0.042    12.328 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           1.646    13.975    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2_n_0
    SLICE_X50Y25         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.391     4.269    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.269     4.538 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.887     5.425    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     5.545 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.774     7.319    clk__0_BUFG
    SLICE_X68Y20         FDRE (Prop_fdre_C_Q)         0.308     7.627 r  rst_in_reg/Q
                         net (fo=139, routed)         2.287     9.914    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X51Y25         LUT3 (Prop_lut3_I2_O)        0.053     9.967 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1/O
                         net (fo=2, routed)           0.407    10.374    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1_n_0
    SLICE_X50Y25         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/G
                         clock pessimism             -0.204    10.169    
                         clock uncertainty            0.035    10.205    
    SLICE_X50Y25         LDCE (Remov_ldce_G_CLR)     -0.115    10.090    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC
  -------------------------------------------------------------------
                         required time                        -10.090    
                         arrival time                          13.975    
  -------------------------------------------------------------------
                         slack                                  3.885    

Slack (MET) :             4.011ns  (arrival time - required time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
                            (removal check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (rst_in rise@0.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        6.368ns  (logic 0.042ns (0.660%)  route 6.326ns (99.340%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        7.436ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    12.191ns
    Source Clock Delay      (SCD):    4.550ns = ( 9.550 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.661     9.334    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y30         FDCE (Prop_fdce_C_Q)         0.216     9.550 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          4.248    13.799    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X53Y27         LUT3 (Prop_lut3_I2_O)        0.042    13.841 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2/O
                         net (fo=3, routed)           2.077    15.918    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2_n_0
    SLICE_X54Y27         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.391     4.269    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.269     4.538 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.887     5.425    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     5.545 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.774     7.319    clk__0_BUFG
    SLICE_X68Y20         FDRE (Prop_fdre_C_Q)         0.308     7.627 r  rst_in_reg/Q
                         net (fo=139, routed)         2.506    10.132    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X53Y27         LUT3 (Prop_lut3_I2_O)        0.053    10.185 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1/O
                         net (fo=3, routed)           2.005    12.191    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0
    SLICE_X54Y27         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
                         clock pessimism             -0.204    11.986    
                         clock uncertainty            0.035    12.022    
    SLICE_X54Y27         LDCE (Remov_ldce_G_CLR)     -0.115    11.907    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC
  -------------------------------------------------------------------
                         required time                        -11.907    
                         arrival time                          15.918    
  -------------------------------------------------------------------
                         slack                                  4.011    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  rst_in
  To Clock:  rst_in

Setup :            0  Failing Endpoints,  Worst Slack        3.568ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.815ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.568ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
                            (recovery check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (rst_in rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        5.168ns  (logic 0.053ns (1.026%)  route 5.115ns (98.974%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.987ns = ( 20.987 - 10.000 ) 
    Source Clock Delay      (SCD):    7.627ns = ( 12.627 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.665ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.269     9.538 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.887    10.425    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.545 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.774    12.319    clk__0_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y20         FDRE (Prop_fdre_C_Q)         0.308    12.627 f  rst_in_reg/Q
                         net (fo=139, routed)         1.971    14.598    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X42Y29         LUT3 (Prop_lut3_I0_O)        0.053    14.651 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           3.144    17.795    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2_n_0
    SLICE_X41Y29         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)    10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.280    13.953    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.216    14.169 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.769    14.938    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    15.051 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.662    16.713    clk__0_BUFG
    SLICE_X68Y20         FDRE (Prop_fdre_C_Q)         0.248    16.961 r  rst_in_reg/Q
                         net (fo=139, routed)         3.510    20.471    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X42Y29         LUT3 (Prop_lut3_I2_O)        0.042    20.513 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1/O
                         net (fo=2, routed)           0.474    20.987    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1_n_0
    SLICE_X41Y29         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
                         clock pessimism              0.665    21.652    
                         clock uncertainty           -0.035    21.617    
    SLICE_X41Y29         LDCE (Recov_ldce_G_CLR)     -0.255    21.362    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC
  -------------------------------------------------------------------
                         required time                         21.362    
                         arrival time                         -17.795    
  -------------------------------------------------------------------
                         slack                                  3.568    

Slack (MET) :             3.746ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
                            (recovery check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (rst_in rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        3.367ns  (logic 0.053ns (1.574%)  route 3.314ns (98.426%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.301ns = ( 19.301 - 10.000 ) 
    Source Clock Delay      (SCD):    7.627ns = ( 12.627 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.665ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.269     9.538 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.887    10.425    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.545 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.774    12.319    clk__0_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y20         FDRE (Prop_fdre_C_Q)         0.308    12.627 f  rst_in_reg/Q
                         net (fo=139, routed)         1.391    14.017    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X51Y25         LUT3 (Prop_lut3_I0_O)        0.053    14.070 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           1.923    15.994    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2_n_0
    SLICE_X50Y25         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)    10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.280    13.953    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.216    14.169 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.769    14.938    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    15.051 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.662    16.713    clk__0_BUFG
    SLICE_X68Y20         FDRE (Prop_fdre_C_Q)         0.248    16.961 r  rst_in_reg/Q
                         net (fo=139, routed)         1.950    18.911    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X51Y25         LUT3 (Prop_lut3_I2_O)        0.042    18.953 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1/O
                         net (fo=2, routed)           0.348    19.301    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1_n_0
    SLICE_X50Y25         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/G
                         clock pessimism              0.665    19.967    
                         clock uncertainty           -0.035    19.931    
    SLICE_X50Y25         LDCE (Recov_ldce_G_CLR)     -0.192    19.739    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC
  -------------------------------------------------------------------
                         required time                         19.739    
                         arrival time                         -15.994    
  -------------------------------------------------------------------
                         slack                                  3.746    

Slack (MET) :             3.771ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
                            (recovery check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (rst_in rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        5.353ns  (logic 0.053ns (0.990%)  route 5.300ns (99.010%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    11.313ns = ( 21.313 - 10.000 ) 
    Source Clock Delay      (SCD):    7.627ns = ( 12.627 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.665ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.269     9.538 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.887    10.425    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.545 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.774    12.319    clk__0_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y20         FDRE (Prop_fdre_C_Q)         0.308    12.627 f  rst_in_reg/Q
                         net (fo=139, routed)         2.283    14.910    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X41Y29         LUT3 (Prop_lut3_I0_O)        0.053    14.963 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=3, routed)           3.017    17.980    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X40Y29         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)    10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.280    13.953    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.216    14.169 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.769    14.938    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    15.051 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.662    16.713    clk__0_BUFG
    SLICE_X68Y20         FDRE (Prop_fdre_C_Q)         0.248    16.961 r  rst_in_reg/Q
                         net (fo=139, routed)         3.784    20.745    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X41Y29         LUT3 (Prop_lut3_I2_O)        0.042    20.787 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=3, routed)           0.526    21.313    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X40Y29         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
                         clock pessimism              0.665    21.978    
                         clock uncertainty           -0.035    21.943    
    SLICE_X40Y29         LDCE (Recov_ldce_G_CLR)     -0.192    21.751    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC
  -------------------------------------------------------------------
                         required time                         21.751    
                         arrival time                         -17.980    
  -------------------------------------------------------------------
                         slack                                  3.771    

Slack (MET) :             4.880ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
                            (recovery check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            5.000ns  (rst_in rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        2.005ns  (logic 0.035ns (1.745%)  route 1.970ns (98.255%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 14.934 - 10.000 ) 
    Source Clock Delay      (SCD):    3.603ns = ( 8.603 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.706ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=141, routed)         0.740     6.989    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.124     7.113 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.434     7.547    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     7.577 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.879     8.456    clk__0_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y20         FDRE (Prop_fdre_C_Q)         0.147     8.603 f  rst_in_reg/Q
                         net (fo=139, routed)         0.711     9.314    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X53Y28         LUT3 (Prop_lut3_I0_O)        0.035     9.349 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           1.259    10.608    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2_n_0
    SLICE_X52Y28         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)    10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    11.101 r  BUFG_inst/O
                         net (fo=141, routed)         0.541    11.642    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.100    11.742 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.368    12.110    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    12.136 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.642    12.778    clk__0_BUFG
    SLICE_X68Y20         FDRE (Prop_fdre_C_Q)         0.118    12.896 r  rst_in_reg/Q
                         net (fo=139, routed)         1.834    14.730    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X52Y27         LUT3 (Prop_lut3_I2_O)        0.028    14.758 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           0.176    14.934    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1_n_0
    SLICE_X52Y28         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
                         clock pessimism              0.706    15.640    
                         clock uncertainty           -0.035    15.605    
    SLICE_X52Y28         LDCE (Recov_ldce_G_CLR)     -0.117    15.488    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC
  -------------------------------------------------------------------
                         required time                         15.488    
                         arrival time                         -10.608    
  -------------------------------------------------------------------
                         slack                                  4.880    

Slack (MET) :             4.943ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
                            (recovery check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            5.000ns  (rst_in rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        2.173ns  (logic 0.035ns (1.611%)  route 2.138ns (98.389%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.126ns = ( 15.126 - 10.000 ) 
    Source Clock Delay      (SCD):    3.603ns = ( 8.603 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.706ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=141, routed)         0.740     6.989    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.124     7.113 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.434     7.547    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     7.577 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.879     8.456    clk__0_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y20         FDRE (Prop_fdre_C_Q)         0.147     8.603 f  rst_in_reg/Q
                         net (fo=139, routed)         0.696     9.298    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X53Y27         LUT3 (Prop_lut3_I0_O)        0.035     9.333 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2/O
                         net (fo=3, routed)           1.442    10.776    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2_n_0
    SLICE_X54Y27         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)    10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    11.101 r  BUFG_inst/O
                         net (fo=141, routed)         0.541    11.642    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.100    11.742 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.368    12.110    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    12.136 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.642    12.778    clk__0_BUFG
    SLICE_X68Y20         FDRE (Prop_fdre_C_Q)         0.118    12.896 r  rst_in_reg/Q
                         net (fo=139, routed)         1.176    14.072    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X53Y27         LUT3 (Prop_lut3_I2_O)        0.028    14.100 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1/O
                         net (fo=3, routed)           1.026    15.126    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0
    SLICE_X54Y27         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
                         clock pessimism              0.706    15.833    
                         clock uncertainty           -0.035    15.797    
    SLICE_X54Y27         LDCE (Recov_ldce_G_CLR)     -0.079    15.718    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC
  -------------------------------------------------------------------
                         required time                         15.718    
                         arrival time                         -10.776    
  -------------------------------------------------------------------
                         slack                                  4.943    

Slack (MET) :             5.987ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/CLR
                            (recovery check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            5.000ns  (rst_in rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        0.748ns  (logic 0.000ns (0.000%)  route 0.748ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.745ns = ( 14.745 - 10.000 ) 
    Source Clock Delay      (SCD):    3.603ns = ( 8.603 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.706ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=141, routed)         0.740     6.989    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.124     7.113 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.434     7.547    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     7.577 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.879     8.456    clk__0_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y20         FDRE (Prop_fdre_C_Q)         0.147     8.603 f  rst_in_reg/Q
                         net (fo=139, routed)         0.748     9.351    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X50Y27         LDCE                                         f  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)    10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    11.101 r  BUFG_inst/O
                         net (fo=141, routed)         0.541    11.642    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.100    11.742 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.368    12.110    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    12.136 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.642    12.778    clk__0_BUFG
    SLICE_X68Y20         FDRE (Prop_fdre_C_Q)         0.118    12.896 r  rst_in_reg/Q
                         net (fo=139, routed)         1.645    14.541    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X50Y27         LUT2 (Prop_lut2_I1_O)        0.028    14.569 f  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.176    14.745    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X50Y27         LDCE                                         f  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
                         clock pessimism              0.706    15.452    
                         clock uncertainty           -0.035    15.416    
    SLICE_X50Y27         LDCE (Recov_ldce_G_CLR)     -0.079    15.337    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC
  -------------------------------------------------------------------
                         required time                         15.337    
                         arrival time                          -9.351    
  -------------------------------------------------------------------
                         slack                                  5.987    

Slack (MET) :             6.082ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/CLR
                            (recovery check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            5.000ns  (rst_in rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.004ns  (logic 0.000ns (0.000%)  route 1.004ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        2.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.097ns = ( 15.097 - 10.000 ) 
    Source Clock Delay      (SCD):    3.603ns = ( 8.603 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.706ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=141, routed)         0.740     6.989    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.124     7.113 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.434     7.547    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     7.577 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.879     8.456    clk__0_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y20         FDRE (Prop_fdre_C_Q)         0.147     8.603 f  rst_in_reg/Q
                         net (fo=139, routed)         1.004     9.607    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X40Y27         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)    10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    11.101 r  BUFG_inst/O
                         net (fo=141, routed)         0.541    11.642    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.100    11.742 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.368    12.110    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    12.136 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.642    12.778    clk__0_BUFG
    SLICE_X68Y20         FDRE (Prop_fdre_C_Q)         0.118    12.896 r  rst_in_reg/Q
                         net (fo=139, routed)         2.045    14.941    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X41Y27         LUT2 (Prop_lut2_I1_O)        0.028    14.969 f  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.128    15.097    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X40Y27         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
                         clock pessimism              0.706    15.804    
                         clock uncertainty           -0.035    15.768    
    SLICE_X40Y27         LDCE (Recov_ldce_G_CLR)     -0.079    15.689    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC
  -------------------------------------------------------------------
                         required time                         15.689    
                         arrival time                          -9.607    
  -------------------------------------------------------------------
                         slack                                  6.082    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.815ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/CLR
                            (removal check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (rst_in rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.507ns  (logic 0.000ns (0.000%)  route 1.507ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        4.772ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    12.399ns
    Source Clock Delay      (SCD):    6.961ns = ( 11.961 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.665ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.280     8.953    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.216     9.169 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.769     9.938    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    10.051 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.662    11.713    clk__0_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y20         FDRE (Prop_fdre_C_Q)         0.248    11.961 f  rst_in_reg/Q
                         net (fo=139, routed)         1.507    13.468    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X40Y27         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.391     4.269    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.269     4.538 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.887     5.425    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     5.545 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.774     7.319    clk__0_BUFG
    SLICE_X68Y20         FDRE (Prop_fdre_C_Q)         0.308     7.627 r  rst_in_reg/Q
                         net (fo=139, routed)         4.414    12.041    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X41Y27         LUT2 (Prop_lut2_I1_O)        0.053    12.094 f  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.305    12.399    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X40Y27         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
                         clock pessimism             -0.665    11.733    
                         clock uncertainty            0.035    11.769    
    SLICE_X40Y27         LDCE (Remov_ldce_G_CLR)     -0.115    11.654    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC
  -------------------------------------------------------------------
                         required time                        -11.654    
                         arrival time                          13.468    
  -------------------------------------------------------------------
                         slack                                  1.815    

Slack (MET) :             2.311ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/CLR
                            (removal check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (rst_in rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.123ns  (logic 0.000ns (0.000%)  route 1.123ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        3.892ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    11.519ns
    Source Clock Delay      (SCD):    6.961ns = ( 11.961 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.665ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.280     8.953    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.216     9.169 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.769     9.938    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    10.051 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.662    11.713    clk__0_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y20         FDRE (Prop_fdre_C_Q)         0.248    11.961 f  rst_in_reg/Q
                         net (fo=139, routed)         1.123    13.084    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X50Y27         LDCE                                         f  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.391     4.269    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.269     4.538 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.887     5.425    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     5.545 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.774     7.319    clk__0_BUFG
    SLICE_X68Y20         FDRE (Prop_fdre_C_Q)         0.308     7.627 r  rst_in_reg/Q
                         net (fo=139, routed)         3.430    11.057    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X50Y27         LUT2 (Prop_lut2_I1_O)        0.053    11.110 f  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.409    11.519    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X50Y27         LDCE                                         f  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
                         clock pessimism             -0.665    10.853    
                         clock uncertainty            0.035    10.889    
    SLICE_X50Y27         LDCE (Remov_ldce_G_CLR)     -0.115    10.774    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC
  -------------------------------------------------------------------
                         required time                        -10.774    
                         arrival time                          13.084    
  -------------------------------------------------------------------
                         slack                                  2.311    

Slack (MET) :             3.646ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
                            (removal check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (rst_in rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        3.131ns  (logic 0.042ns (1.341%)  route 3.089ns (98.659%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.564ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    12.191ns
    Source Clock Delay      (SCD):    6.961ns = ( 11.961 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.665ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.280     8.953    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.216     9.169 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.769     9.938    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    10.051 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.662    11.713    clk__0_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y20         FDRE (Prop_fdre_C_Q)         0.248    11.961 f  rst_in_reg/Q
                         net (fo=139, routed)         1.012    12.973    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X53Y27         LUT3 (Prop_lut3_I0_O)        0.042    13.015 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2/O
                         net (fo=3, routed)           2.077    15.092    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2_n_0
    SLICE_X54Y27         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.391     4.269    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.269     4.538 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.887     5.425    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     5.545 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.774     7.319    clk__0_BUFG
    SLICE_X68Y20         FDRE (Prop_fdre_C_Q)         0.308     7.627 r  rst_in_reg/Q
                         net (fo=139, routed)         2.506    10.132    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X53Y27         LUT3 (Prop_lut3_I2_O)        0.053    10.185 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1/O
                         net (fo=3, routed)           2.005    12.191    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0
    SLICE_X54Y27         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
                         clock pessimism             -0.665    11.525    
                         clock uncertainty            0.035    11.561    
    SLICE_X54Y27         LDCE (Remov_ldce_G_CLR)     -0.115    11.446    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC
  -------------------------------------------------------------------
                         required time                        -11.446    
                         arrival time                          15.092    
  -------------------------------------------------------------------
                         slack                                  3.646    

Slack (MET) :             3.673ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
                            (removal check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (rst_in rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        3.018ns  (logic 0.042ns (1.391%)  route 2.976ns (98.609%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.460ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    12.086ns
    Source Clock Delay      (SCD):    6.961ns = ( 11.961 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.665ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.280     8.953    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.216     9.169 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.769     9.938    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    10.051 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.662    11.713    clk__0_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y20         FDRE (Prop_fdre_C_Q)         0.248    11.961 f  rst_in_reg/Q
                         net (fo=139, routed)         1.050    13.012    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X53Y28         LUT3 (Prop_lut3_I0_O)        0.042    13.054 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           1.926    14.980    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2_n_0
    SLICE_X52Y28         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.391     4.269    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.269     4.538 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.887     5.425    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     5.545 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.774     7.319    clk__0_BUFG
    SLICE_X68Y20         FDRE (Prop_fdre_C_Q)         0.308     7.627 r  rst_in_reg/Q
                         net (fo=139, routed)         3.995    11.621    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X52Y27         LUT3 (Prop_lut3_I2_O)        0.053    11.674 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           0.412    12.086    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1_n_0
    SLICE_X52Y28         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
                         clock pessimism             -0.665    11.421    
                         clock uncertainty            0.035    11.456    
    SLICE_X52Y28         LDCE (Remov_ldce_G_CLR)     -0.149    11.307    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC
  -------------------------------------------------------------------
                         required time                        -11.307    
                         arrival time                          14.980    
  -------------------------------------------------------------------
                         slack                                  3.673    

Slack (MET) :             4.440ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
                            (removal check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (rst_in rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        4.556ns  (logic 0.042ns (0.922%)  route 4.514ns (99.078%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        5.195ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    12.822ns
    Source Clock Delay      (SCD):    6.961ns = ( 11.961 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.665ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.280     8.953    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.216     9.169 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.769     9.938    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    10.051 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.662    11.713    clk__0_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y20         FDRE (Prop_fdre_C_Q)         0.248    11.961 f  rst_in_reg/Q
                         net (fo=139, routed)         1.933    13.894    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X41Y29         LUT3 (Prop_lut3_I0_O)        0.042    13.936 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=3, routed)           2.581    16.517    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X40Y29         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.391     4.269    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.269     4.538 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.887     5.425    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     5.545 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.774     7.319    clk__0_BUFG
    SLICE_X68Y20         FDRE (Prop_fdre_C_Q)         0.308     7.627 r  rst_in_reg/Q
                         net (fo=139, routed)         4.526    12.152    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X41Y29         LUT3 (Prop_lut3_I2_O)        0.053    12.205 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=3, routed)           0.617    12.822    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X40Y29         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
                         clock pessimism             -0.665    12.157    
                         clock uncertainty            0.035    12.192    
    SLICE_X40Y29         LDCE (Remov_ldce_G_CLR)     -0.115    12.077    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC
  -------------------------------------------------------------------
                         required time                        -12.077    
                         arrival time                          16.517    
  -------------------------------------------------------------------
                         slack                                  4.440    

Slack (MET) :             4.691ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
                            (removal check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (rst_in rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        4.376ns  (logic 0.042ns (0.960%)  route 4.334ns (99.040%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.799ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    12.425ns
    Source Clock Delay      (SCD):    6.961ns = ( 11.961 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.665ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=141, routed)         1.280     8.953    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.216     9.169 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.769     9.938    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    10.051 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.662    11.713    clk__0_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y20         FDRE (Prop_fdre_C_Q)         0.248    11.961 f  rst_in_reg/Q
                         net (fo=139, routed)         1.674    13.636    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X42Y29         LUT3 (Prop_lut3_I0_O)        0.042    13.678 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           2.660    16.337    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2_n_0
    SLICE_X41Y29         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=141, routed)         1.391     4.269    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.269     4.538 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.887     5.425    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     5.545 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          1.774     7.319    clk__0_BUFG
    SLICE_X68Y20         FDRE (Prop_fdre_C_Q)         0.308     7.627 r  rst_in_reg/Q
                         net (fo=139, routed)         4.190    11.817    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X42Y29         LUT3 (Prop_lut3_I2_O)        0.053    11.870 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1/O
                         net (fo=2, routed)           0.556    12.425    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1_n_0
    SLICE_X41Y29         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
                         clock pessimism             -0.665    11.760    
                         clock uncertainty            0.035    11.795    
    SLICE_X41Y29         LDCE (Remov_ldce_G_CLR)     -0.149    11.646    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC
  -------------------------------------------------------------------
                         required time                        -11.646    
                         arrival time                          16.337    
  -------------------------------------------------------------------
                         slack                                  4.691    

Slack (MET) :             5.140ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
                            (removal check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (rst_in rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.688ns  (logic 0.028ns (1.659%)  route 1.660ns (98.341%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.563ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.166ns
    Source Clock Delay      (SCD):    2.896ns = ( 7.896 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.706ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=141, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.100     6.742 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.368     7.110    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.136 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.642     7.778    clk__0_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y20         FDRE (Prop_fdre_C_Q)         0.118     7.896 f  rst_in_reg/Q
                         net (fo=139, routed)         0.675     8.571    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X51Y25         LUT3 (Prop_lut3_I0_O)        0.028     8.599 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           0.985     9.584    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2_n_0
    SLICE_X50Y25         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=141, routed)         0.740     1.989    rstLEDclk/clk_in
    SLICE_X55Y146        FDRE (Prop_fdre_C_Q)         0.124     2.113 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.434     2.547    clk__0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.577 r  clk__0_BUFG_inst/O
                         net (fo=32, routed)          0.879     3.456    clk__0_BUFG
    SLICE_X68Y20         FDRE (Prop_fdre_C_Q)         0.147     3.603 r  rst_in_reg/Q
                         net (fo=139, routed)         1.325     4.928    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X51Y25         LUT3 (Prop_lut3_I2_O)        0.035     4.963 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1/O
                         net (fo=2, routed)           0.203     5.166    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1_n_0
    SLICE_X50Y25         LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/G
                         clock pessimism             -0.706     4.459    
                         clock uncertainty            0.035     4.495    
    SLICE_X50Y25         LDCE (Remov_ldce_G_CLR)     -0.050     4.445    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC
  -------------------------------------------------------------------
                         required time                         -4.445    
                         arrival time                           9.584    
  -------------------------------------------------------------------
                         slack                                  5.140    





