

================================================================
== Vitis HLS Report for 'dfm'
================================================================
* Date:           Tue Sep  2 16:52:39 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        spmm_prj
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.920 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------+-------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                          |                               |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                 Instance                 |             Module            |   min   |   max   |    min   |    max   | min | max |   Type  |
        +------------------------------------------+-------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_dfm_Pipeline_VITIS_LOOP_114_2_fu_181  |dfm_Pipeline_VITIS_LOOP_114_2  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +------------------------------------------+-------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_111_1   |        ?|        ?|         ?|          -|          -|     4|        no|
        | + VITIS_LOOP_121_3  |        ?|        ?|         2|          -|          -|     ?|        no|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      176|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     3|      265|      179|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      318|    -|
|Register             |        -|     -|      278|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     3|      543|      673|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------+-------------------------------+---------+----+-----+-----+-----+
    |                 Instance                 |             Module            | BRAM_18K| DSP|  FF | LUT | URAM|
    +------------------------------------------+-------------------------------+---------+----+-----+-----+-----+
    |grp_dfm_Pipeline_VITIS_LOOP_114_2_fu_181  |dfm_Pipeline_VITIS_LOOP_114_2  |        0|   0|  100|  130|    0|
    |mul_32s_30ns_32_2_1_U41                   |mul_32s_30ns_32_2_1            |        0|   3|  165|   49|    0|
    +------------------------------------------+-------------------------------+---------+----+-----+-----+-----+
    |Total                                     |                               |        0|   3|  265|  179|    0|
    +------------------------------------------+-------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln111_fu_215_p2               |         +|   0|  0|  10|           3|           1|
    |add_ln114_fu_264_p2               |         +|   0|  0|  71|          64|          64|
    |add_ln119_fu_234_p2               |         +|   0|  0|  39|          32|          32|
    |add_ln121_fu_307_p2               |         +|   0|  0|   9|           2|           1|
    |ap_block_state16_on_subcall_done  |       and|   0|  0|   2|           1|           1|
    |icmp_ln111_fu_209_p2              |      icmp|   0|  0|   9|           3|           4|
    |icmp_ln121_1_fu_302_p2            |      icmp|   0|  0|   8|           3|           3|
    |icmp_ln121_fu_244_p2              |      icmp|   0|  0|   8|           3|           1|
    |icmp_ln122_fu_313_p2              |      icmp|   0|  0|  20|          32|          32|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 176|         143|         139|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+-----+-----------+-----+-----------+
    |             Name            | LUT | Input Size| Bits| Total Bits|
    +-----------------------------+-----+-----------+-----+-----------+
    |Dlen_0_fu_84                 |    9|          2|   32|         64|
    |ap_NS_fsm                    |  102|         21|    1|         21|
    |gmem6_blk_n_AR               |    9|          2|    1|          2|
    |i_fu_80                      |    9|          2|    3|          6|
    |j_5_reg_170                  |    9|          2|    2|          4|
    |m_axi_gmem6_ARADDR           |   14|          3|   64|        192|
    |m_axi_gmem6_ARBURST          |    9|          2|    2|          4|
    |m_axi_gmem6_ARCACHE          |    9|          2|    4|          8|
    |m_axi_gmem6_ARID             |    9|          2|    1|          2|
    |m_axi_gmem6_ARLEN            |   14|          3|   32|         96|
    |m_axi_gmem6_ARLOCK           |    9|          2|    2|          4|
    |m_axi_gmem6_ARPROT           |    9|          2|    3|          6|
    |m_axi_gmem6_ARQOS            |    9|          2|    4|          8|
    |m_axi_gmem6_ARREGION         |    9|          2|    4|          8|
    |m_axi_gmem6_ARSIZE           |    9|          2|    3|          6|
    |m_axi_gmem6_ARUSER           |    9|          2|    1|          2|
    |m_axi_gmem6_ARVALID          |   14|          3|    1|          3|
    |m_axi_gmem6_RREADY           |    9|          2|    1|          2|
    |tile_to_dbuf_begin_address0  |   20|          4|    2|          8|
    |tile_to_dbuf_begin_d0        |   14|          3|   16|         48|
    |tile_y_address0              |   14|          3|    2|          6|
    +-----------------------------+-----+-----------+-----+-----------+
    |Total                        |  318|         68|  181|        500|
    +-----------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------+----+----+-----+-----------+
    |                          Name                         | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------+----+----+-----+-----------+
    |Dlen_0_fu_84                                           |  32|   0|   32|          0|
    |K_cast1_reg_342                                        |  30|   0|   32|          2|
    |add_ln111_reg_357                                      |   3|   0|    3|          0|
    |add_ln121_reg_427                                      |   2|   0|    2|          0|
    |ap_CS_fsm                                              |  20|   0|   20|          0|
    |grp_dfm_Pipeline_VITIS_LOOP_114_2_fu_181_ap_start_reg  |   1|   0|    1|          0|
    |i_15_reg_349                                           |   3|   0|    3|          0|
    |i_fu_80                                                |   3|   0|    3|          0|
    |icmp_ln121_1_reg_423                                   |   1|   0|    1|          0|
    |icmp_ln121_reg_388                                     |   1|   0|    1|          0|
    |j_5_reg_170                                            |   2|   0|    2|          0|
    |mul_reg_397                                            |  32|   0|   32|          0|
    |tile_ref_load_reg_379                                  |   1|   0|    1|          0|
    |tile_y_load_1_reg_413                                  |  32|   0|   32|          0|
    |tile_y_load_reg_392                                    |  32|   0|   32|          0|
    |trunc_ln111_reg_374                                    |  16|   0|   16|          0|
    |trunc_ln_reg_402                                       |  62|   0|   62|          0|
    |zext_ln111_reg_362                                     |   3|   0|   64|         61|
    |zext_ln121_reg_418                                     |   2|   0|   64|         62|
    +-------------------------------------------------------+----+----+-----+-----------+
    |Total                                                  | 278|   0|  403|        125|
    +-------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+--------------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+-----------------------------+-----+-----+------------+--------------------+--------------+
|ap_clk                       |   in|    1|  ap_ctrl_hs|                 dfm|  return value|
|ap_rst                       |   in|    1|  ap_ctrl_hs|                 dfm|  return value|
|ap_start                     |   in|    1|  ap_ctrl_hs|                 dfm|  return value|
|ap_done                      |  out|    1|  ap_ctrl_hs|                 dfm|  return value|
|ap_idle                      |  out|    1|  ap_ctrl_hs|                 dfm|  return value|
|ap_ready                     |  out|    1|  ap_ctrl_hs|                 dfm|  return value|
|tile_y_address0              |  out|    2|   ap_memory|              tile_y|         array|
|tile_y_ce0                   |  out|    1|   ap_memory|              tile_y|         array|
|tile_y_q0                    |   in|   32|   ap_memory|              tile_y|         array|
|tile_ref_address0            |  out|    2|   ap_memory|            tile_ref|         array|
|tile_ref_ce0                 |  out|    1|   ap_memory|            tile_ref|         array|
|tile_ref_q0                  |   in|    1|   ap_memory|            tile_ref|         array|
|Dbuf_address1                |  out|   16|   ap_memory|                Dbuf|         array|
|Dbuf_ce1                     |  out|    1|   ap_memory|                Dbuf|         array|
|Dbuf_we1                     |  out|    1|   ap_memory|                Dbuf|         array|
|Dbuf_d1                      |  out|   32|   ap_memory|                Dbuf|         array|
|m_axi_gmem6_AWVALID          |  out|    1|       m_axi|               gmem6|       pointer|
|m_axi_gmem6_AWREADY          |   in|    1|       m_axi|               gmem6|       pointer|
|m_axi_gmem6_AWADDR           |  out|   64|       m_axi|               gmem6|       pointer|
|m_axi_gmem6_AWID             |  out|    1|       m_axi|               gmem6|       pointer|
|m_axi_gmem6_AWLEN            |  out|   32|       m_axi|               gmem6|       pointer|
|m_axi_gmem6_AWSIZE           |  out|    3|       m_axi|               gmem6|       pointer|
|m_axi_gmem6_AWBURST          |  out|    2|       m_axi|               gmem6|       pointer|
|m_axi_gmem6_AWLOCK           |  out|    2|       m_axi|               gmem6|       pointer|
|m_axi_gmem6_AWCACHE          |  out|    4|       m_axi|               gmem6|       pointer|
|m_axi_gmem6_AWPROT           |  out|    3|       m_axi|               gmem6|       pointer|
|m_axi_gmem6_AWQOS            |  out|    4|       m_axi|               gmem6|       pointer|
|m_axi_gmem6_AWREGION         |  out|    4|       m_axi|               gmem6|       pointer|
|m_axi_gmem6_AWUSER           |  out|    1|       m_axi|               gmem6|       pointer|
|m_axi_gmem6_WVALID           |  out|    1|       m_axi|               gmem6|       pointer|
|m_axi_gmem6_WREADY           |   in|    1|       m_axi|               gmem6|       pointer|
|m_axi_gmem6_WDATA            |  out|   32|       m_axi|               gmem6|       pointer|
|m_axi_gmem6_WSTRB            |  out|    4|       m_axi|               gmem6|       pointer|
|m_axi_gmem6_WLAST            |  out|    1|       m_axi|               gmem6|       pointer|
|m_axi_gmem6_WID              |  out|    1|       m_axi|               gmem6|       pointer|
|m_axi_gmem6_WUSER            |  out|    1|       m_axi|               gmem6|       pointer|
|m_axi_gmem6_ARVALID          |  out|    1|       m_axi|               gmem6|       pointer|
|m_axi_gmem6_ARREADY          |   in|    1|       m_axi|               gmem6|       pointer|
|m_axi_gmem6_ARADDR           |  out|   64|       m_axi|               gmem6|       pointer|
|m_axi_gmem6_ARID             |  out|    1|       m_axi|               gmem6|       pointer|
|m_axi_gmem6_ARLEN            |  out|   32|       m_axi|               gmem6|       pointer|
|m_axi_gmem6_ARSIZE           |  out|    3|       m_axi|               gmem6|       pointer|
|m_axi_gmem6_ARBURST          |  out|    2|       m_axi|               gmem6|       pointer|
|m_axi_gmem6_ARLOCK           |  out|    2|       m_axi|               gmem6|       pointer|
|m_axi_gmem6_ARCACHE          |  out|    4|       m_axi|               gmem6|       pointer|
|m_axi_gmem6_ARPROT           |  out|    3|       m_axi|               gmem6|       pointer|
|m_axi_gmem6_ARQOS            |  out|    4|       m_axi|               gmem6|       pointer|
|m_axi_gmem6_ARREGION         |  out|    4|       m_axi|               gmem6|       pointer|
|m_axi_gmem6_ARUSER           |  out|    1|       m_axi|               gmem6|       pointer|
|m_axi_gmem6_RVALID           |   in|    1|       m_axi|               gmem6|       pointer|
|m_axi_gmem6_RREADY           |  out|    1|       m_axi|               gmem6|       pointer|
|m_axi_gmem6_RDATA            |   in|   32|       m_axi|               gmem6|       pointer|
|m_axi_gmem6_RLAST            |   in|    1|       m_axi|               gmem6|       pointer|
|m_axi_gmem6_RID              |   in|    1|       m_axi|               gmem6|       pointer|
|m_axi_gmem6_RFIFONUM         |   in|    9|       m_axi|               gmem6|       pointer|
|m_axi_gmem6_RUSER            |   in|    1|       m_axi|               gmem6|       pointer|
|m_axi_gmem6_RRESP            |   in|    2|       m_axi|               gmem6|       pointer|
|m_axi_gmem6_BVALID           |   in|    1|       m_axi|               gmem6|       pointer|
|m_axi_gmem6_BREADY           |  out|    1|       m_axi|               gmem6|       pointer|
|m_axi_gmem6_BRESP            |   in|    2|       m_axi|               gmem6|       pointer|
|m_axi_gmem6_BID              |   in|    1|       m_axi|               gmem6|       pointer|
|m_axi_gmem6_BUSER            |   in|    1|       m_axi|               gmem6|       pointer|
|B                            |   in|   64|     ap_none|                   B|        scalar|
|K                            |   in|   30|     ap_none|                   K|        scalar|
|tile_to_dbuf_begin_address0  |  out|    2|   ap_memory|  tile_to_dbuf_begin|         array|
|tile_to_dbuf_begin_ce0       |  out|    1|   ap_memory|  tile_to_dbuf_begin|         array|
|tile_to_dbuf_begin_we0       |  out|    1|   ap_memory|  tile_to_dbuf_begin|         array|
|tile_to_dbuf_begin_d0        |  out|   16|   ap_memory|  tile_to_dbuf_begin|         array|
|tile_to_dbuf_begin_q0        |   in|   16|   ap_memory|  tile_to_dbuf_begin|         array|
+-----------------------------+-----+-----+------------+--------------------+--------------+

