<stg><name>flightmain</name>


<trans_list>

<trans id="475" from="1" to="2">
<condition id="149">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="476" from="2" to="3">
<condition id="151">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="477" from="2" to="4">
<condition id="150">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="479" from="3" to="2">
<condition id="154">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="481" from="4" to="61">
<condition id="156">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="482" from="4" to="5">
<condition id="158">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="p_3" val="1"/>
</and_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="p_3" val="2"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="483" from="4" to="50">
<condition id="157">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="p_3" val="!0"/>
<literal name="p_3" val="!1"/>
<literal name="p_3" val="!2"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="534" from="4" to="43">
<condition id="214">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="p_3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="485" from="5" to="6">
<condition id="160">
<or_exp><and_exp><literal name="p_3" val="2"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="498" from="5" to="18">
<condition id="174">
<or_exp><and_exp><literal name="p_3" val="2"/>
<literal name="brmerge1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="510" from="5" to="25">
<condition id="187">
<or_exp><and_exp><literal name="p_3" val="1"/>
<literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="523" from="5" to="36">
<condition id="201">
<or_exp><and_exp><literal name="p_3" val="1"/>
<literal name="brmerge" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="487" from="6" to="7">
<condition id="162">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="488" from="7" to="8">
<condition id="163">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="489" from="8" to="9">
<condition id="164">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="490" from="9" to="10">
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="491" from="10" to="11">
<condition id="166">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="492" from="11" to="12">
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="493" from="12" to="13">
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="494" from="13" to="14">
<condition id="169">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="495" from="14" to="15">
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="496" from="15" to="16">
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="497" from="16" to="17">
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="557" from="17" to="72">
<condition id="238">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="499" from="18" to="19">
<condition id="176">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="500" from="18" to="21">
<condition id="175">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="502" from="19" to="20">
<condition id="178">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="503" from="20" to="18">
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="505" from="21" to="22">
<condition id="182">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="506" from="22" to="23">
<condition id="183">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="507" from="23" to="24">
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="508" from="24" to="17">
<condition id="185">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="512" from="25" to="26">
<condition id="189">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="513" from="26" to="27">
<condition id="190">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="514" from="27" to="28">
<condition id="191">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="515" from="28" to="29">
<condition id="192">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="516" from="29" to="30">
<condition id="193">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="517" from="30" to="31">
<condition id="194">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="518" from="31" to="32">
<condition id="195">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="519" from="32" to="33">
<condition id="196">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="520" from="33" to="34">
<condition id="197">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="521" from="34" to="35">
<condition id="198">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="522" from="35" to="17">
<condition id="199">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="524" from="36" to="37">
<condition id="203">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="525" from="36" to="39">
<condition id="202">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="527" from="37" to="38">
<condition id="205">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="528" from="38" to="36">
<condition id="207">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="530" from="39" to="40">
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="531" from="40" to="41">
<condition id="210">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="532" from="41" to="42">
<condition id="211">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="533" from="42" to="17">
<condition id="212">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="535" from="43" to="44">
<condition id="216">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="536" from="43" to="46">
<condition id="215">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="538" from="44" to="45">
<condition id="218">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="539" from="45" to="43">
<condition id="220">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="541" from="46" to="47">
<condition id="222">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="542" from="47" to="48">
<condition id="223">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="543" from="48" to="49">
<condition id="224">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="544" from="49" to="17">
<condition id="225">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="546" from="50" to="51">
<condition id="227">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="547" from="51" to="52">
<condition id="228">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="548" from="52" to="53">
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="549" from="53" to="54">
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="550" from="54" to="55">
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="551" from="55" to="56">
<condition id="232">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="552" from="56" to="57">
<condition id="233">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="553" from="57" to="58">
<condition id="234">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="554" from="58" to="59">
<condition id="235">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="555" from="59" to="60">
<condition id="236">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="556" from="60" to="17">
<condition id="237">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="559" from="61" to="62">
<condition id="240">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="560" from="62" to="63">
<condition id="241">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="561" from="63" to="64">
<condition id="242">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="562" from="64" to="65">
<condition id="243">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="563" from="65" to="66">
<condition id="244">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="564" from="66" to="67">
<condition id="245">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="565" from="67" to="68">
<condition id="246">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="566" from="68" to="69">
<condition id="247">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="567" from="69" to="70">
<condition id="248">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="568" from="70" to="71">
<condition id="249">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="569" from="71" to="17">
<condition id="250">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="571" from="72" to="73">
<condition id="252">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="572" from="73" to="74">
<condition id="253">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="573" from="74" to="75">
<condition id="254">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="574" from="75" to="76">
<condition id="255">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="575" from="76" to="77">
<condition id="256">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="576" from="77" to="78">
<condition id="257">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="577" from="78" to="79">
<condition id="258">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="578" from="79" to="80">
<condition id="259">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="579" from="80" to="81">
<condition id="260">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="580" from="81" to="82">
<condition id="261">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="581" from="82" to="83">
<condition id="262">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="582" from="83" to="84">
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="583" from="84" to="85">
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
codeRepl:0  call void (...)* @_ssdm_op_SpecBitsMap([6 x i16]* %rcCmdIn_V), !map !67

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
codeRepl:1  call void (...)* @_ssdm_op_SpecBitsMap([6 x i16]* %obj_avd_cmd_V), !map !73

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
codeRepl:2  call void (...)* @_ssdm_op_SpecBitsMap(i16* %OUT_r), !map !77

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
codeRepl:3  call void (...)* @_ssdm_op_SpecBitsMap([4096 x i32]* %test_V), !map !83

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl:4  %test_V_addr = getelementptr [4096 x i32]* %test_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="test_V_addr"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
codeRepl:5  call void (...)* @_ssdm_op_SpecTopModule([11 x i8]* @flightmain_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:6  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [5 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
codeRepl:7  call void (...)* @_ssdm_op_SpecMemCore([6 x i16]* %rcCmdIn_V, [1 x i8]* @p_str8, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str8, i32 -1, [1 x i8]* @p_str8, [1 x i8]* @p_str8, [1 x i8]* @p_str8, [1 x i8]* @p_str8, [1 x i8]* @p_str8)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:8  call void (...)* @_ssdm_op_SpecInterface([6 x i16]* %rcCmdIn_V, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [5 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
codeRepl:9  call void (...)* @_ssdm_op_SpecMemCore([6 x i16]* %obj_avd_cmd_V, [1 x i8]* @p_str9, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str9, i32 -1, [1 x i8]* @p_str9, [1 x i8]* @p_str9, [1 x i8]* @p_str9, [1 x i8]* @p_str9, [1 x i8]* @p_str9)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:10  call void (...)* @_ssdm_op_SpecInterface([6 x i16]* %obj_avd_cmd_V, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [5 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:11  call void (...)* @_ssdm_op_SpecInterface(i16* %OUT_r, [6 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [4 x i8]* @p_str4, [4 x i8]* @p_str5, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
codeRepl:12  call void (...)* @_ssdm_op_SpecMemCore([4096 x i32]* %test_V, [1 x i8]* @p_str1, [12 x i8]* @p_str6, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:13  call void (...)* @_ssdm_op_SpecInterface([4096 x i32]* %test_V, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [5 x i8]* @p_str7, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0">
<![CDATA[
codeRepl:14  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="101" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
:0  %i = phi i3 [ 0, %codeRepl ], [ %i_1, %1 ]

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1  %exitcond1 = icmp eq i3 %i, -2

]]></Node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3  %i_1 = add i3 %i, 1

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond1, label %_ifconv, label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="64" op_0_bw="3">
<![CDATA[
:0  %tmp_4 = zext i3 %i to i64

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %rcCmdIn_V_addr = getelementptr [6 x i16]* %rcCmdIn_V, i64 0, i64 %tmp_4

]]></Node>
<StgValue><ssdm name="rcCmdIn_V_addr"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="16" op_0_bw="3">
<![CDATA[
:2  %rcCmdIn_V_load = load i16* %rcCmdIn_V_addr, align 2

]]></Node>
<StgValue><ssdm name="rcCmdIn_V_load"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="16" op_0_bw="16">
<![CDATA[
_ifconv:0  %p_Val2_s = load i16* getelementptr inbounds ([6 x i16]* @buffer_V, i64 0, i64 4), align 2

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="16" op_0_bw="16">
<![CDATA[
_ifconv:9  %p_Val2_1 = load i16* getelementptr inbounds ([6 x i16]* @buffer_V, i64 0, i64 5), align 2

]]></Node>
<StgValue><ssdm name="p_Val2_1"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="111" st_id="3" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="16" op_0_bw="3">
<![CDATA[
:2  %rcCmdIn_V_load = load i16* %rcCmdIn_V_addr, align 2

]]></Node>
<StgValue><ssdm name="rcCmdIn_V_load"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %buffer_V_addr = getelementptr [6 x i16]* @buffer_V, i64 0, i64 %tmp_4

]]></Node>
<StgValue><ssdm name="buffer_V_addr"/></StgValue>
</operation>

<operation id="113" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
:4  store i16 %rcCmdIn_V_load, i16* %buffer_V_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="114" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="115" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="16" op_0_bw="16">
<![CDATA[
_ifconv:0  %p_Val2_s = load i16* getelementptr inbounds ([6 x i16]* @buffer_V, i64 0, i64 4), align 2

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="116" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:1  %ret_V = call i3 @_ssdm_op_PartSelect.i3.i16.i32.i32(i16 %p_Val2_s, i32 13, i32 15)

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="117" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:2  %tmp_19 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_s, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="118" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="13" op_0_bw="16">
<![CDATA[
_ifconv:3  %tmp_20 = trunc i16 %p_Val2_s to i13

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="119" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ifconv:4  %tmp_6 = icmp eq i13 %tmp_20, 0

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="120" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:5  %ret_V_1 = add i3 1, %ret_V

]]></Node>
<StgValue><ssdm name="ret_V_1"/></StgValue>
</operation>

<operation id="121" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
_ifconv:6  %p_s = select i1 %tmp_6, i3 %ret_V, i3 %ret_V_1

]]></Node>
<StgValue><ssdm name="p_s"/></StgValue>
</operation>

<operation id="122" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
_ifconv:7  %p_2 = select i1 %tmp_19, i3 %p_s, i3 %ret_V

]]></Node>
<StgValue><ssdm name="p_2"/></StgValue>
</operation>

<operation id="123" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:8  %tmp_8 = icmp eq i3 %p_2, 0

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="124" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="16" op_0_bw="16">
<![CDATA[
_ifconv:9  %p_Val2_1 = load i16* getelementptr inbounds ([6 x i16]* @buffer_V, i64 0, i64 5), align 2

]]></Node>
<StgValue><ssdm name="p_Val2_1"/></StgValue>
</operation>

<operation id="125" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:10  %ret_V_2 = call i3 @_ssdm_op_PartSelect.i3.i16.i32.i32(i16 %p_Val2_1, i32 13, i32 15)

]]></Node>
<StgValue><ssdm name="ret_V_2"/></StgValue>
</operation>

<operation id="126" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:11  %tmp_21 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_1, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="127" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="13" op_0_bw="16">
<![CDATA[
_ifconv:12  %tmp_22 = trunc i16 %p_Val2_1 to i13

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="128" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ifconv:13  %tmp_5 = icmp eq i13 %tmp_22, 0

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="129" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:14  %ret_V_3 = add i3 1, %ret_V_2

]]></Node>
<StgValue><ssdm name="ret_V_3"/></StgValue>
</operation>

<operation id="130" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
_ifconv:15  %p_1 = select i1 %tmp_5, i3 %ret_V_2, i3 %ret_V_3

]]></Node>
<StgValue><ssdm name="p_1"/></StgValue>
</operation>

<operation id="131" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
_ifconv:16  %p_3 = select i1 %tmp_21, i3 %p_1, i3 %ret_V_2

]]></Node>
<StgValue><ssdm name="p_3"/></StgValue>
</operation>

<operation id="132" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ifconv:17  br i1 %tmp_8, label %9, label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="133" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0">
<![CDATA[
:0  switch i3 %p_3, label %8 [
    i3 0, label %.preheader202.preheader
    i3 1, label %ap_fixed_base.exit358
    i3 2, label %ap_fixed_base.exit282
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="134" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="p_3" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="16" op_0_bw="16">
<![CDATA[
ap_fixed_base.exit282:0  %buffer_V_load_1 = load i16* getelementptr inbounds ([6 x i16]* @buffer_V, i64 0, i64 1), align 2

]]></Node>
<StgValue><ssdm name="buffer_V_load_1"/></StgValue>
</operation>

<operation id="135" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="p_3" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="16" op_0_bw="16">
<![CDATA[
ap_fixed_base.exit282:3  %buffer_V_load_4 = load i16* getelementptr inbounds ([6 x i16]* @buffer_V, i64 0, i64 2), align 2

]]></Node>
<StgValue><ssdm name="buffer_V_load_4"/></StgValue>
</operation>

<operation id="136" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="p_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="16" op_0_bw="16">
<![CDATA[
ap_fixed_base.exit358:0  %buffer_V_load = load i16* getelementptr inbounds ([6 x i16]* @buffer_V, i64 0, i64 1), align 2

]]></Node>
<StgValue><ssdm name="buffer_V_load"/></StgValue>
</operation>

<operation id="137" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="p_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="16" op_0_bw="16">
<![CDATA[
ap_fixed_base.exit358:3  %buffer_V_load_3 = load i16* getelementptr inbounds ([6 x i16]* @buffer_V, i64 0, i64 2), align 2

]]></Node>
<StgValue><ssdm name="buffer_V_load_3"/></StgValue>
</operation>

<operation id="138" st_id="4" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="p_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader202.preheader:0  %OUT_wr_req = call i1 @_ssdm_op_WriteReq.m_axi.i16P(i16* %OUT_r, i32 6)

]]></Node>
<StgValue><ssdm name="OUT_wr_req"/></StgValue>
</operation>

<operation id="139" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="p_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="0">
<![CDATA[
.preheader202.preheader:1  br label %.preheader202

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="140" st_id="4" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="p_3" val="!0"/>
<literal name="p_3" val="!1"/>
<literal name="p_3" val="!2"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:0  %OUT_req20 = call i1 @_ssdm_op_WriteReq.m_axi.i16P(i16* %OUT_r, i32 1)

]]></Node>
<StgValue><ssdm name="OUT_req20"/></StgValue>
</operation>

<operation id="141" st_id="4" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:0  %OUT_req19 = call i1 @_ssdm_op_WriteReq.m_axi.i16P(i16* %OUT_r, i32 1)

]]></Node>
<StgValue><ssdm name="OUT_req19"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="142" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="p_3" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="16" op_0_bw="16">
<![CDATA[
ap_fixed_base.exit282:0  %buffer_V_load_1 = load i16* getelementptr inbounds ([6 x i16]* @buffer_V, i64 0, i64 1), align 2

]]></Node>
<StgValue><ssdm name="buffer_V_load_1"/></StgValue>
</operation>

<operation id="143" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="p_3" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
ap_fixed_base.exit282:1  %phitmp = icmp sgt i16 %buffer_V_load_1, 408

]]></Node>
<StgValue><ssdm name="phitmp"/></StgValue>
</operation>

<operation id="144" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="p_3" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
ap_fixed_base.exit282:2  %not_tmp_s = icmp slt i16 %buffer_V_load_1, -409

]]></Node>
<StgValue><ssdm name="not_tmp_s"/></StgValue>
</operation>

<operation id="145" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="p_3" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="16" op_0_bw="16">
<![CDATA[
ap_fixed_base.exit282:3  %buffer_V_load_4 = load i16* getelementptr inbounds ([6 x i16]* @buffer_V, i64 0, i64 2), align 2

]]></Node>
<StgValue><ssdm name="buffer_V_load_4"/></StgValue>
</operation>

<operation id="146" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="p_3" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
ap_fixed_base.exit282:4  %phitmp3 = icmp sgt i16 %buffer_V_load_4, 408

]]></Node>
<StgValue><ssdm name="phitmp3"/></StgValue>
</operation>

<operation id="147" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="p_3" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
ap_fixed_base.exit282:5  %not_tmp_7 = icmp slt i16 %buffer_V_load_4, -409

]]></Node>
<StgValue><ssdm name="not_tmp_7"/></StgValue>
</operation>

<operation id="148" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="p_3" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
ap_fixed_base.exit282:6  %tmp2 = or i1 %phitmp, %not_tmp_s

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="149" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="p_3" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
ap_fixed_base.exit282:7  %tmp3 = or i1 %not_tmp_7, %phitmp3

]]></Node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>

<operation id="150" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="p_3" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
ap_fixed_base.exit282:8  %brmerge1 = or i1 %tmp3, %tmp2

]]></Node>
<StgValue><ssdm name="brmerge1"/></StgValue>
</operation>

<operation id="151" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="p_3" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
ap_fixed_base.exit282:9  br i1 %brmerge1, label %.preheader.preheader, label %6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="152" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="p_3" val="2"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="16" op_0_bw="16">
<![CDATA[
:0  %buffer_V_load_7 = load i16* getelementptr inbounds ([6 x i16]* @buffer_V, i64 0, i64 0), align 2

]]></Node>
<StgValue><ssdm name="buffer_V_load_7"/></StgValue>
</operation>

<operation id="153" st_id="5" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="p_3" val="2"/>
<literal name="brmerge1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader.preheader:0  %OUT_wr_req17 = call i1 @_ssdm_op_WriteReq.m_axi.i16P(i16* %OUT_r, i32 6)

]]></Node>
<StgValue><ssdm name="OUT_wr_req17"/></StgValue>
</operation>

<operation id="154" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="p_3" val="2"/>
<literal name="brmerge1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:1  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="155" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp><literal name="p_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="16" op_0_bw="16">
<![CDATA[
ap_fixed_base.exit358:0  %buffer_V_load = load i16* getelementptr inbounds ([6 x i16]* @buffer_V, i64 0, i64 1), align 2

]]></Node>
<StgValue><ssdm name="buffer_V_load"/></StgValue>
</operation>

<operation id="156" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp><literal name="p_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
ap_fixed_base.exit358:1  %phitmp1 = icmp sgt i16 %buffer_V_load, 408

]]></Node>
<StgValue><ssdm name="phitmp1"/></StgValue>
</operation>

<operation id="157" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp><literal name="p_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
ap_fixed_base.exit358:2  %not_tmp_9 = icmp slt i16 %buffer_V_load, -409

]]></Node>
<StgValue><ssdm name="not_tmp_9"/></StgValue>
</operation>

<operation id="158" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp><literal name="p_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="16" op_0_bw="16">
<![CDATA[
ap_fixed_base.exit358:3  %buffer_V_load_3 = load i16* getelementptr inbounds ([6 x i16]* @buffer_V, i64 0, i64 2), align 2

]]></Node>
<StgValue><ssdm name="buffer_V_load_3"/></StgValue>
</operation>

<operation id="159" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp><literal name="p_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
ap_fixed_base.exit358:4  %phitmp2 = icmp sgt i16 %buffer_V_load_3, 408

]]></Node>
<StgValue><ssdm name="phitmp2"/></StgValue>
</operation>

<operation id="160" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp><literal name="p_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
ap_fixed_base.exit358:5  %not_tmp_3 = icmp slt i16 %buffer_V_load_3, -409

]]></Node>
<StgValue><ssdm name="not_tmp_3"/></StgValue>
</operation>

<operation id="161" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp><literal name="p_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
ap_fixed_base.exit358:6  %tmp = or i1 %phitmp1, %not_tmp_9

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="162" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp><literal name="p_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
ap_fixed_base.exit358:7  %tmp1 = or i1 %not_tmp_3, %phitmp2

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="163" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp><literal name="p_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
ap_fixed_base.exit358:8  %brmerge = or i1 %tmp1, %tmp

]]></Node>
<StgValue><ssdm name="brmerge"/></StgValue>
</operation>

<operation id="164" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp><literal name="p_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
ap_fixed_base.exit358:9  br i1 %brmerge, label %.preheader200.preheader, label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="165" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="p_3" val="1"/>
<literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="16" op_0_bw="16">
<![CDATA[
:0  %buffer_V_load_5 = load i16* getelementptr inbounds ([6 x i16]* @buffer_V, i64 0, i64 0), align 2

]]></Node>
<StgValue><ssdm name="buffer_V_load_5"/></StgValue>
</operation>

<operation id="166" st_id="5" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="p_3" val="1"/>
<literal name="brmerge" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader200.preheader:0  %OUT_wr_req15 = call i1 @_ssdm_op_WriteReq.m_axi.i16P(i16* %OUT_r, i32 6)

]]></Node>
<StgValue><ssdm name="OUT_wr_req15"/></StgValue>
</operation>

<operation id="167" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="p_3" val="1"/>
<literal name="brmerge" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="0">
<![CDATA[
.preheader200.preheader:1  br label %.preheader200

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="168" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="16" op_0_bw="16">
<![CDATA[
:0  %buffer_V_load_7 = load i16* getelementptr inbounds ([6 x i16]* @buffer_V, i64 0, i64 0), align 2

]]></Node>
<StgValue><ssdm name="buffer_V_load_7"/></StgValue>
</operation>

<operation id="169" st_id="6" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:1  %OUT_req22 = call i1 @_ssdm_op_WriteReq.m_axi.i16P(i16* %OUT_r, i32 1)

]]></Node>
<StgValue><ssdm name="OUT_req22"/></StgValue>
</operation>

<operation id="170" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="16" op_0_bw="16">
<![CDATA[
:4  %buffer_V_load_8 = load i16* getelementptr inbounds ([6 x i16]* @buffer_V, i64 0, i64 3), align 2

]]></Node>
<StgValue><ssdm name="buffer_V_load_8"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="171" st_id="7" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="2">
<![CDATA[
:2  call void @_ssdm_op_Write.m_axi.i16P(i16* %OUT_r, i16 %buffer_V_load_7, i2 -1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="172" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="16" op_0_bw="16">
<![CDATA[
:4  %buffer_V_load_8 = load i16* getelementptr inbounds ([6 x i16]* @buffer_V, i64 0, i64 3), align 2

]]></Node>
<StgValue><ssdm name="buffer_V_load_8"/></StgValue>
</operation>

<operation id="173" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
:5  %OUT_addr_15 = getelementptr i16* %OUT_r, i64 3

]]></Node>
<StgValue><ssdm name="OUT_addr_15"/></StgValue>
</operation>

<operation id="174" st_id="7" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:6  %OUT_addr_15_req = call i1 @_ssdm_op_WriteReq.m_axi.i16P(i16* %OUT_addr_15, i32 1)

]]></Node>
<StgValue><ssdm name="OUT_addr_15_req"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="175" st_id="8" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
:3  %OUT_resp23 = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_r)

]]></Node>
<StgValue><ssdm name="OUT_resp23"/></StgValue>
</operation>

<operation id="176" st_id="8" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="2">
<![CDATA[
:7  call void @_ssdm_op_Write.m_axi.i16P(i16* %OUT_addr_15, i16 %buffer_V_load_8, i2 -1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="177" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
:9  %OUT_addr_16 = getelementptr i16* %OUT_r, i64 1

]]></Node>
<StgValue><ssdm name="OUT_addr_16"/></StgValue>
</operation>

<operation id="178" st_id="8" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:10  %OUT_addr_16_req = call i1 @_ssdm_op_WriteReq.m_axi.i16P(i16* %OUT_addr_16, i32 1)

]]></Node>
<StgValue><ssdm name="OUT_addr_16_req"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="179" st_id="9" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
:3  %OUT_resp23 = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_r)

]]></Node>
<StgValue><ssdm name="OUT_resp23"/></StgValue>
</operation>

<operation id="180" st_id="9" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
:8  %OUT_addr_15_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_15)

]]></Node>
<StgValue><ssdm name="OUT_addr_15_resp"/></StgValue>
</operation>

<operation id="181" st_id="9" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="2">
<![CDATA[
:11  call void @_ssdm_op_Write.m_axi.i16P(i16* %OUT_addr_16, i16 0, i2 -1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="182" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
:13  %OUT_addr_17 = getelementptr i16* %OUT_r, i64 2

]]></Node>
<StgValue><ssdm name="OUT_addr_17"/></StgValue>
</operation>

<operation id="183" st_id="9" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:14  %OUT_addr_17_req = call i1 @_ssdm_op_WriteReq.m_axi.i16P(i16* %OUT_addr_17, i32 1)

]]></Node>
<StgValue><ssdm name="OUT_addr_17_req"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="184" st_id="10" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
:3  %OUT_resp23 = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_r)

]]></Node>
<StgValue><ssdm name="OUT_resp23"/></StgValue>
</operation>

<operation id="185" st_id="10" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
:8  %OUT_addr_15_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_15)

]]></Node>
<StgValue><ssdm name="OUT_addr_15_resp"/></StgValue>
</operation>

<operation id="186" st_id="10" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
:12  %OUT_addr_16_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_16)

]]></Node>
<StgValue><ssdm name="OUT_addr_16_resp"/></StgValue>
</operation>

<operation id="187" st_id="10" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="2">
<![CDATA[
:15  call void @_ssdm_op_Write.m_axi.i16P(i16* %OUT_addr_17, i16 0, i2 -1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="188" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
:17  %OUT_addr_18 = getelementptr i16* %OUT_r, i64 4

]]></Node>
<StgValue><ssdm name="OUT_addr_18"/></StgValue>
</operation>

<operation id="189" st_id="10" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:18  %OUT_addr_18_req = call i1 @_ssdm_op_WriteReq.m_axi.i16P(i16* %OUT_addr_18, i32 1)

]]></Node>
<StgValue><ssdm name="OUT_addr_18_req"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="190" st_id="11" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
:3  %OUT_resp23 = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_r)

]]></Node>
<StgValue><ssdm name="OUT_resp23"/></StgValue>
</operation>

<operation id="191" st_id="11" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
:8  %OUT_addr_15_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_15)

]]></Node>
<StgValue><ssdm name="OUT_addr_15_resp"/></StgValue>
</operation>

<operation id="192" st_id="11" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
:12  %OUT_addr_16_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_16)

]]></Node>
<StgValue><ssdm name="OUT_addr_16_resp"/></StgValue>
</operation>

<operation id="193" st_id="11" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
:16  %OUT_addr_17_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_17)

]]></Node>
<StgValue><ssdm name="OUT_addr_17_resp"/></StgValue>
</operation>

<operation id="194" st_id="11" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="2">
<![CDATA[
:19  call void @_ssdm_op_Write.m_axi.i16P(i16* %OUT_addr_18, i16 %p_Val2_s, i2 -1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="195" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
:21  %OUT_addr_19 = getelementptr i16* %OUT_r, i64 5

]]></Node>
<StgValue><ssdm name="OUT_addr_19"/></StgValue>
</operation>

<operation id="196" st_id="11" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:22  %OUT_addr_19_req = call i1 @_ssdm_op_WriteReq.m_axi.i16P(i16* %OUT_addr_19, i32 1)

]]></Node>
<StgValue><ssdm name="OUT_addr_19_req"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="197" st_id="12" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
:3  %OUT_resp23 = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_r)

]]></Node>
<StgValue><ssdm name="OUT_resp23"/></StgValue>
</operation>

<operation id="198" st_id="12" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
:8  %OUT_addr_15_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_15)

]]></Node>
<StgValue><ssdm name="OUT_addr_15_resp"/></StgValue>
</operation>

<operation id="199" st_id="12" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
:12  %OUT_addr_16_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_16)

]]></Node>
<StgValue><ssdm name="OUT_addr_16_resp"/></StgValue>
</operation>

<operation id="200" st_id="12" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
:16  %OUT_addr_17_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_17)

]]></Node>
<StgValue><ssdm name="OUT_addr_17_resp"/></StgValue>
</operation>

<operation id="201" st_id="12" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
:20  %OUT_addr_18_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_18)

]]></Node>
<StgValue><ssdm name="OUT_addr_18_resp"/></StgValue>
</operation>

<operation id="202" st_id="12" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="2">
<![CDATA[
:23  call void @_ssdm_op_Write.m_axi.i16P(i16* %OUT_addr_19, i16 %p_Val2_1, i2 -1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="203" st_id="13" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
:8  %OUT_addr_15_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_15)

]]></Node>
<StgValue><ssdm name="OUT_addr_15_resp"/></StgValue>
</operation>

<operation id="204" st_id="13" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
:12  %OUT_addr_16_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_16)

]]></Node>
<StgValue><ssdm name="OUT_addr_16_resp"/></StgValue>
</operation>

<operation id="205" st_id="13" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
:16  %OUT_addr_17_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_17)

]]></Node>
<StgValue><ssdm name="OUT_addr_17_resp"/></StgValue>
</operation>

<operation id="206" st_id="13" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
:20  %OUT_addr_18_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_18)

]]></Node>
<StgValue><ssdm name="OUT_addr_18_resp"/></StgValue>
</operation>

<operation id="207" st_id="13" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
:24  %OUT_addr_19_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_19)

]]></Node>
<StgValue><ssdm name="OUT_addr_19_resp"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="208" st_id="14" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
:12  %OUT_addr_16_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_16)

]]></Node>
<StgValue><ssdm name="OUT_addr_16_resp"/></StgValue>
</operation>

<operation id="209" st_id="14" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
:16  %OUT_addr_17_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_17)

]]></Node>
<StgValue><ssdm name="OUT_addr_17_resp"/></StgValue>
</operation>

<operation id="210" st_id="14" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
:20  %OUT_addr_18_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_18)

]]></Node>
<StgValue><ssdm name="OUT_addr_18_resp"/></StgValue>
</operation>

<operation id="211" st_id="14" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
:24  %OUT_addr_19_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_19)

]]></Node>
<StgValue><ssdm name="OUT_addr_19_resp"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="212" st_id="15" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
:16  %OUT_addr_17_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_17)

]]></Node>
<StgValue><ssdm name="OUT_addr_17_resp"/></StgValue>
</operation>

<operation id="213" st_id="15" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
:20  %OUT_addr_18_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_18)

]]></Node>
<StgValue><ssdm name="OUT_addr_18_resp"/></StgValue>
</operation>

<operation id="214" st_id="15" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
:24  %OUT_addr_19_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_19)

]]></Node>
<StgValue><ssdm name="OUT_addr_19_resp"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="215" st_id="16" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
:20  %OUT_addr_18_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_18)

]]></Node>
<StgValue><ssdm name="OUT_addr_18_resp"/></StgValue>
</operation>

<operation id="216" st_id="16" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
:24  %OUT_addr_19_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_19)

]]></Node>
<StgValue><ssdm name="OUT_addr_19_resp"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="217" st_id="17" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="p_3" val="2"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
:24  %OUT_addr_19_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_19)

]]></Node>
<StgValue><ssdm name="OUT_addr_19_resp"/></StgValue>
</operation>

<operation id="218" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="p_3" val="2"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0">
<![CDATA[
:25  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="219" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="p_3" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="0">
<![CDATA[
.loopexit:0  br label %.loopexit203

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="220" st_id="17" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="p_3" val="1"/>
<literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
:24  %OUT_addr_14_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_14)

]]></Node>
<StgValue><ssdm name="OUT_addr_14_resp"/></StgValue>
</operation>

<operation id="221" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="p_3" val="1"/>
<literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="0">
<![CDATA[
:25  br label %.loopexit201

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="222" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="p_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="0">
<![CDATA[
.loopexit201:0  br label %.loopexit203

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="223" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="0">
<![CDATA[
.loopexit203:0  br label %10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="224" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="32" op_0_bw="16">
<![CDATA[
:15  %tmp_11 = sext i16 %p_Val2_s to i32

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="225" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16  %test_V_addr_4 = getelementptr [4096 x i32]* %test_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="test_V_addr_4"/></StgValue>
</operation>

<operation id="226" st_id="17" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
:17  store i32 %tmp_11, i32* %test_V_addr_4, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="227" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader:0  %i3 = phi i3 [ %i_4, %7 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="i3"/></StgValue>
</operation>

<operation id="228" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader:1  %exitcond = icmp eq i3 %i3, -2

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="229" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2  %empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)

]]></Node>
<StgValue><ssdm name="empty_6"/></StgValue>
</operation>

<operation id="230" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader:3  %i_4 = add i3 %i3, 1

]]></Node>
<StgValue><ssdm name="i_4"/></StgValue>
</operation>

<operation id="231" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4  br i1 %exitcond, label %.loopexit.loopexit, label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="232" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="64" op_0_bw="3">
<![CDATA[
:0  %tmp_2 = zext i3 %i3 to i64

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="233" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %buffer_V_addr_3 = getelementptr [6 x i16]* @buffer_V, i64 0, i64 %tmp_2

]]></Node>
<StgValue><ssdm name="buffer_V_addr_3"/></StgValue>
</operation>

<operation id="234" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="16" op_0_bw="3">
<![CDATA[
:2  %buffer_V_load_10 = load i16* %buffer_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="buffer_V_load_10"/></StgValue>
</operation>

<operation id="235" st_id="18" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
.loopexit.loopexit:0  %OUT_wr_resp18 = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_r)

]]></Node>
<StgValue><ssdm name="OUT_wr_resp18"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="236" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="16" op_0_bw="3">
<![CDATA[
:2  %buffer_V_load_10 = load i16* %buffer_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="buffer_V_load_10"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="237" st_id="20" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="2">
<![CDATA[
:3  call void @_ssdm_op_Write.m_axi.i16P(i16* %OUT_r, i16 %buffer_V_load_10, i2 -1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="238" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="239" st_id="21" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
.loopexit.loopexit:0  %OUT_wr_resp18 = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_r)

]]></Node>
<StgValue><ssdm name="OUT_wr_resp18"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="240" st_id="22" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
.loopexit.loopexit:0  %OUT_wr_resp18 = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_r)

]]></Node>
<StgValue><ssdm name="OUT_wr_resp18"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="241" st_id="23" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
.loopexit.loopexit:0  %OUT_wr_resp18 = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_r)

]]></Node>
<StgValue><ssdm name="OUT_wr_resp18"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="242" st_id="24" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
.loopexit.loopexit:0  %OUT_wr_resp18 = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_r)

]]></Node>
<StgValue><ssdm name="OUT_wr_resp18"/></StgValue>
</operation>

<operation id="243" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:1  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="244" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="16" op_0_bw="16">
<![CDATA[
:0  %buffer_V_load_5 = load i16* getelementptr inbounds ([6 x i16]* @buffer_V, i64 0, i64 0), align 2

]]></Node>
<StgValue><ssdm name="buffer_V_load_5"/></StgValue>
</operation>

<operation id="245" st_id="25" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:1  %OUT_req24 = call i1 @_ssdm_op_WriteReq.m_axi.i16P(i16* %OUT_r, i32 1)

]]></Node>
<StgValue><ssdm name="OUT_req24"/></StgValue>
</operation>

<operation id="246" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="16" op_0_bw="16">
<![CDATA[
:4  %buffer_V_load_6 = load i16* getelementptr inbounds ([6 x i16]* @buffer_V, i64 0, i64 3), align 2

]]></Node>
<StgValue><ssdm name="buffer_V_load_6"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="247" st_id="26" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="2">
<![CDATA[
:2  call void @_ssdm_op_Write.m_axi.i16P(i16* %OUT_r, i16 %buffer_V_load_5, i2 -1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="248" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="16" op_0_bw="16">
<![CDATA[
:4  %buffer_V_load_6 = load i16* getelementptr inbounds ([6 x i16]* @buffer_V, i64 0, i64 3), align 2

]]></Node>
<StgValue><ssdm name="buffer_V_load_6"/></StgValue>
</operation>

<operation id="249" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
:5  %OUT_addr_10 = getelementptr i16* %OUT_r, i64 3

]]></Node>
<StgValue><ssdm name="OUT_addr_10"/></StgValue>
</operation>

<operation id="250" st_id="26" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:6  %OUT_addr_10_req = call i1 @_ssdm_op_WriteReq.m_axi.i16P(i16* %OUT_addr_10, i32 1)

]]></Node>
<StgValue><ssdm name="OUT_addr_10_req"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="251" st_id="27" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
:3  %OUT_resp25 = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_r)

]]></Node>
<StgValue><ssdm name="OUT_resp25"/></StgValue>
</operation>

<operation id="252" st_id="27" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="2">
<![CDATA[
:7  call void @_ssdm_op_Write.m_axi.i16P(i16* %OUT_addr_10, i16 %buffer_V_load_6, i2 -1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="253" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
:9  %OUT_addr_11 = getelementptr i16* %OUT_r, i64 1

]]></Node>
<StgValue><ssdm name="OUT_addr_11"/></StgValue>
</operation>

<operation id="254" st_id="27" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:10  %OUT_addr_11_req = call i1 @_ssdm_op_WriteReq.m_axi.i16P(i16* %OUT_addr_11, i32 1)

]]></Node>
<StgValue><ssdm name="OUT_addr_11_req"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="255" st_id="28" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
:3  %OUT_resp25 = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_r)

]]></Node>
<StgValue><ssdm name="OUT_resp25"/></StgValue>
</operation>

<operation id="256" st_id="28" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
:8  %OUT_addr_10_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_10)

]]></Node>
<StgValue><ssdm name="OUT_addr_10_resp"/></StgValue>
</operation>

<operation id="257" st_id="28" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="2">
<![CDATA[
:11  call void @_ssdm_op_Write.m_axi.i16P(i16* %OUT_addr_11, i16 0, i2 -1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="258" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
:13  %OUT_addr_12 = getelementptr i16* %OUT_r, i64 2

]]></Node>
<StgValue><ssdm name="OUT_addr_12"/></StgValue>
</operation>

<operation id="259" st_id="28" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:14  %OUT_addr_12_req = call i1 @_ssdm_op_WriteReq.m_axi.i16P(i16* %OUT_addr_12, i32 1)

]]></Node>
<StgValue><ssdm name="OUT_addr_12_req"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="260" st_id="29" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
:3  %OUT_resp25 = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_r)

]]></Node>
<StgValue><ssdm name="OUT_resp25"/></StgValue>
</operation>

<operation id="261" st_id="29" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
:8  %OUT_addr_10_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_10)

]]></Node>
<StgValue><ssdm name="OUT_addr_10_resp"/></StgValue>
</operation>

<operation id="262" st_id="29" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
:12  %OUT_addr_11_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_11)

]]></Node>
<StgValue><ssdm name="OUT_addr_11_resp"/></StgValue>
</operation>

<operation id="263" st_id="29" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="2">
<![CDATA[
:15  call void @_ssdm_op_Write.m_axi.i16P(i16* %OUT_addr_12, i16 0, i2 -1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="264" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
:17  %OUT_addr_13 = getelementptr i16* %OUT_r, i64 4

]]></Node>
<StgValue><ssdm name="OUT_addr_13"/></StgValue>
</operation>

<operation id="265" st_id="29" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:18  %OUT_addr_13_req = call i1 @_ssdm_op_WriteReq.m_axi.i16P(i16* %OUT_addr_13, i32 1)

]]></Node>
<StgValue><ssdm name="OUT_addr_13_req"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="266" st_id="30" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
:3  %OUT_resp25 = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_r)

]]></Node>
<StgValue><ssdm name="OUT_resp25"/></StgValue>
</operation>

<operation id="267" st_id="30" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
:8  %OUT_addr_10_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_10)

]]></Node>
<StgValue><ssdm name="OUT_addr_10_resp"/></StgValue>
</operation>

<operation id="268" st_id="30" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
:12  %OUT_addr_11_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_11)

]]></Node>
<StgValue><ssdm name="OUT_addr_11_resp"/></StgValue>
</operation>

<operation id="269" st_id="30" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
:16  %OUT_addr_12_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_12)

]]></Node>
<StgValue><ssdm name="OUT_addr_12_resp"/></StgValue>
</operation>

<operation id="270" st_id="30" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="2">
<![CDATA[
:19  call void @_ssdm_op_Write.m_axi.i16P(i16* %OUT_addr_13, i16 %p_Val2_s, i2 -1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="271" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
:21  %OUT_addr_14 = getelementptr i16* %OUT_r, i64 5

]]></Node>
<StgValue><ssdm name="OUT_addr_14"/></StgValue>
</operation>

<operation id="272" st_id="30" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:22  %OUT_addr_14_req = call i1 @_ssdm_op_WriteReq.m_axi.i16P(i16* %OUT_addr_14, i32 1)

]]></Node>
<StgValue><ssdm name="OUT_addr_14_req"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="273" st_id="31" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
:3  %OUT_resp25 = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_r)

]]></Node>
<StgValue><ssdm name="OUT_resp25"/></StgValue>
</operation>

<operation id="274" st_id="31" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
:8  %OUT_addr_10_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_10)

]]></Node>
<StgValue><ssdm name="OUT_addr_10_resp"/></StgValue>
</operation>

<operation id="275" st_id="31" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
:12  %OUT_addr_11_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_11)

]]></Node>
<StgValue><ssdm name="OUT_addr_11_resp"/></StgValue>
</operation>

<operation id="276" st_id="31" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
:16  %OUT_addr_12_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_12)

]]></Node>
<StgValue><ssdm name="OUT_addr_12_resp"/></StgValue>
</operation>

<operation id="277" st_id="31" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
:20  %OUT_addr_13_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_13)

]]></Node>
<StgValue><ssdm name="OUT_addr_13_resp"/></StgValue>
</operation>

<operation id="278" st_id="31" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="2">
<![CDATA[
:23  call void @_ssdm_op_Write.m_axi.i16P(i16* %OUT_addr_14, i16 %p_Val2_1, i2 -1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="279" st_id="32" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
:8  %OUT_addr_10_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_10)

]]></Node>
<StgValue><ssdm name="OUT_addr_10_resp"/></StgValue>
</operation>

<operation id="280" st_id="32" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
:12  %OUT_addr_11_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_11)

]]></Node>
<StgValue><ssdm name="OUT_addr_11_resp"/></StgValue>
</operation>

<operation id="281" st_id="32" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
:16  %OUT_addr_12_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_12)

]]></Node>
<StgValue><ssdm name="OUT_addr_12_resp"/></StgValue>
</operation>

<operation id="282" st_id="32" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
:20  %OUT_addr_13_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_13)

]]></Node>
<StgValue><ssdm name="OUT_addr_13_resp"/></StgValue>
</operation>

<operation id="283" st_id="32" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
:24  %OUT_addr_14_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_14)

]]></Node>
<StgValue><ssdm name="OUT_addr_14_resp"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="284" st_id="33" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
:12  %OUT_addr_11_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_11)

]]></Node>
<StgValue><ssdm name="OUT_addr_11_resp"/></StgValue>
</operation>

<operation id="285" st_id="33" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
:16  %OUT_addr_12_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_12)

]]></Node>
<StgValue><ssdm name="OUT_addr_12_resp"/></StgValue>
</operation>

<operation id="286" st_id="33" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
:20  %OUT_addr_13_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_13)

]]></Node>
<StgValue><ssdm name="OUT_addr_13_resp"/></StgValue>
</operation>

<operation id="287" st_id="33" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
:24  %OUT_addr_14_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_14)

]]></Node>
<StgValue><ssdm name="OUT_addr_14_resp"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="288" st_id="34" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
:16  %OUT_addr_12_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_12)

]]></Node>
<StgValue><ssdm name="OUT_addr_12_resp"/></StgValue>
</operation>

<operation id="289" st_id="34" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
:20  %OUT_addr_13_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_13)

]]></Node>
<StgValue><ssdm name="OUT_addr_13_resp"/></StgValue>
</operation>

<operation id="290" st_id="34" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
:24  %OUT_addr_14_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_14)

]]></Node>
<StgValue><ssdm name="OUT_addr_14_resp"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="291" st_id="35" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
:20  %OUT_addr_13_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_13)

]]></Node>
<StgValue><ssdm name="OUT_addr_13_resp"/></StgValue>
</operation>

<operation id="292" st_id="35" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
:24  %OUT_addr_14_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_14)

]]></Node>
<StgValue><ssdm name="OUT_addr_14_resp"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="293" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader200:0  %i2 = phi i3 [ %i_3, %5 ], [ 0, %.preheader200.preheader ]

]]></Node>
<StgValue><ssdm name="i2"/></StgValue>
</operation>

<operation id="294" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader200:1  %exitcond3 = icmp eq i3 %i2, -2

]]></Node>
<StgValue><ssdm name="exitcond3"/></StgValue>
</operation>

<operation id="295" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader200:2  %empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)

]]></Node>
<StgValue><ssdm name="empty_5"/></StgValue>
</operation>

<operation id="296" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader200:3  %i_3 = add i3 %i2, 1

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="297" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader200:4  br i1 %exitcond3, label %.loopexit201.loopexit, label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="298" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="64" op_0_bw="3">
<![CDATA[
:0  %tmp_s = zext i3 %i2 to i64

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="299" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %buffer_V_addr_2 = getelementptr [6 x i16]* @buffer_V, i64 0, i64 %tmp_s

]]></Node>
<StgValue><ssdm name="buffer_V_addr_2"/></StgValue>
</operation>

<operation id="300" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="16" op_0_bw="3">
<![CDATA[
:2  %buffer_V_load_9 = load i16* %buffer_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="buffer_V_load_9"/></StgValue>
</operation>

<operation id="301" st_id="36" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
.loopexit201.loopexit:0  %OUT_wr_resp16 = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_r)

]]></Node>
<StgValue><ssdm name="OUT_wr_resp16"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="302" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="16" op_0_bw="3">
<![CDATA[
:2  %buffer_V_load_9 = load i16* %buffer_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="buffer_V_load_9"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="303" st_id="38" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="2">
<![CDATA[
:3  call void @_ssdm_op_Write.m_axi.i16P(i16* %OUT_r, i16 %buffer_V_load_9, i2 -1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="304" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %.preheader200

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="305" st_id="39" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
.loopexit201.loopexit:0  %OUT_wr_resp16 = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_r)

]]></Node>
<StgValue><ssdm name="OUT_wr_resp16"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="306" st_id="40" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
.loopexit201.loopexit:0  %OUT_wr_resp16 = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_r)

]]></Node>
<StgValue><ssdm name="OUT_wr_resp16"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="307" st_id="41" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
.loopexit201.loopexit:0  %OUT_wr_resp16 = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_r)

]]></Node>
<StgValue><ssdm name="OUT_wr_resp16"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="308" st_id="42" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
.loopexit201.loopexit:0  %OUT_wr_resp16 = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_r)

]]></Node>
<StgValue><ssdm name="OUT_wr_resp16"/></StgValue>
</operation>

<operation id="309" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="0">
<![CDATA[
.loopexit201.loopexit:1  br label %.loopexit201

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="310" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader202:0  %i1 = phi i3 [ %i_2, %3 ], [ 0, %.preheader202.preheader ]

]]></Node>
<StgValue><ssdm name="i1"/></StgValue>
</operation>

<operation id="311" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader202:1  %exitcond2 = icmp eq i3 %i1, -2

]]></Node>
<StgValue><ssdm name="exitcond2"/></StgValue>
</operation>

<operation id="312" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader202:2  %empty_4 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)

]]></Node>
<StgValue><ssdm name="empty_4"/></StgValue>
</operation>

<operation id="313" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader202:3  %i_2 = add i3 %i1, 1

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="314" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader202:4  br i1 %exitcond2, label %.loopexit203.loopexit, label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="315" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="64" op_0_bw="3">
<![CDATA[
:0  %tmp_1 = zext i3 %i1 to i64

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="316" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %buffer_V_addr_1 = getelementptr [6 x i16]* @buffer_V, i64 0, i64 %tmp_1

]]></Node>
<StgValue><ssdm name="buffer_V_addr_1"/></StgValue>
</operation>

<operation id="317" st_id="43" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="16" op_0_bw="3">
<![CDATA[
:2  %buffer_V_load_2 = load i16* %buffer_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="buffer_V_load_2"/></StgValue>
</operation>

<operation id="318" st_id="43" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
.loopexit203.loopexit:0  %OUT_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_r)

]]></Node>
<StgValue><ssdm name="OUT_wr_resp"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="319" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="16" op_0_bw="3">
<![CDATA[
:2  %buffer_V_load_2 = load i16* %buffer_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="buffer_V_load_2"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="320" st_id="45" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="2">
<![CDATA[
:3  call void @_ssdm_op_Write.m_axi.i16P(i16* %OUT_r, i16 %buffer_V_load_2, i2 -1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="321" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %.preheader202

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="322" st_id="46" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
.loopexit203.loopexit:0  %OUT_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_r)

]]></Node>
<StgValue><ssdm name="OUT_wr_resp"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="323" st_id="47" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
.loopexit203.loopexit:0  %OUT_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_r)

]]></Node>
<StgValue><ssdm name="OUT_wr_resp"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="324" st_id="48" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
.loopexit203.loopexit:0  %OUT_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_r)

]]></Node>
<StgValue><ssdm name="OUT_wr_resp"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="325" st_id="49" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
.loopexit203.loopexit:0  %OUT_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_r)

]]></Node>
<StgValue><ssdm name="OUT_wr_resp"/></StgValue>
</operation>

<operation id="326" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="0">
<![CDATA[
.loopexit203.loopexit:1  br label %.loopexit203

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="327" st_id="50" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="2">
<![CDATA[
:1  call void @_ssdm_op_Write.m_axi.i16P(i16* %OUT_r, i16 0, i2 -1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="328" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
:3  %OUT_addr_5 = getelementptr i16* %OUT_r, i64 3

]]></Node>
<StgValue><ssdm name="OUT_addr_5"/></StgValue>
</operation>

<operation id="329" st_id="50" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:4  %OUT_addr_5_req = call i1 @_ssdm_op_WriteReq.m_axi.i16P(i16* %OUT_addr_5, i32 1)

]]></Node>
<StgValue><ssdm name="OUT_addr_5_req"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="330" st_id="51" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
:2  %OUT_resp21 = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_r)

]]></Node>
<StgValue><ssdm name="OUT_resp21"/></StgValue>
</operation>

<operation id="331" st_id="51" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="2">
<![CDATA[
:5  call void @_ssdm_op_Write.m_axi.i16P(i16* %OUT_addr_5, i16 0, i2 -1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="332" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
:7  %OUT_addr_6 = getelementptr i16* %OUT_r, i64 1

]]></Node>
<StgValue><ssdm name="OUT_addr_6"/></StgValue>
</operation>

<operation id="333" st_id="51" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:8  %OUT_addr_6_req = call i1 @_ssdm_op_WriteReq.m_axi.i16P(i16* %OUT_addr_6, i32 1)

]]></Node>
<StgValue><ssdm name="OUT_addr_6_req"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="334" st_id="52" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
:2  %OUT_resp21 = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_r)

]]></Node>
<StgValue><ssdm name="OUT_resp21"/></StgValue>
</operation>

<operation id="335" st_id="52" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
:6  %OUT_addr_5_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_5)

]]></Node>
<StgValue><ssdm name="OUT_addr_5_resp"/></StgValue>
</operation>

<operation id="336" st_id="52" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="2">
<![CDATA[
:9  call void @_ssdm_op_Write.m_axi.i16P(i16* %OUT_addr_6, i16 0, i2 -1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="337" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
:11  %OUT_addr_7 = getelementptr i16* %OUT_r, i64 2

]]></Node>
<StgValue><ssdm name="OUT_addr_7"/></StgValue>
</operation>

<operation id="338" st_id="52" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:12  %OUT_addr_7_req = call i1 @_ssdm_op_WriteReq.m_axi.i16P(i16* %OUT_addr_7, i32 1)

]]></Node>
<StgValue><ssdm name="OUT_addr_7_req"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="339" st_id="53" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
:2  %OUT_resp21 = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_r)

]]></Node>
<StgValue><ssdm name="OUT_resp21"/></StgValue>
</operation>

<operation id="340" st_id="53" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
:6  %OUT_addr_5_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_5)

]]></Node>
<StgValue><ssdm name="OUT_addr_5_resp"/></StgValue>
</operation>

<operation id="341" st_id="53" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
:10  %OUT_addr_6_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_6)

]]></Node>
<StgValue><ssdm name="OUT_addr_6_resp"/></StgValue>
</operation>

<operation id="342" st_id="53" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="2">
<![CDATA[
:13  call void @_ssdm_op_Write.m_axi.i16P(i16* %OUT_addr_7, i16 0, i2 -1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="343" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
:15  %OUT_addr_8 = getelementptr i16* %OUT_r, i64 4

]]></Node>
<StgValue><ssdm name="OUT_addr_8"/></StgValue>
</operation>

<operation id="344" st_id="53" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:16  %OUT_addr_8_req = call i1 @_ssdm_op_WriteReq.m_axi.i16P(i16* %OUT_addr_8, i32 1)

]]></Node>
<StgValue><ssdm name="OUT_addr_8_req"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="345" st_id="54" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
:2  %OUT_resp21 = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_r)

]]></Node>
<StgValue><ssdm name="OUT_resp21"/></StgValue>
</operation>

<operation id="346" st_id="54" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
:6  %OUT_addr_5_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_5)

]]></Node>
<StgValue><ssdm name="OUT_addr_5_resp"/></StgValue>
</operation>

<operation id="347" st_id="54" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
:10  %OUT_addr_6_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_6)

]]></Node>
<StgValue><ssdm name="OUT_addr_6_resp"/></StgValue>
</operation>

<operation id="348" st_id="54" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
:14  %OUT_addr_7_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_7)

]]></Node>
<StgValue><ssdm name="OUT_addr_7_resp"/></StgValue>
</operation>

<operation id="349" st_id="54" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="2">
<![CDATA[
:17  call void @_ssdm_op_Write.m_axi.i16P(i16* %OUT_addr_8, i16 %p_Val2_s, i2 -1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="350" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
:19  %OUT_addr_9 = getelementptr i16* %OUT_r, i64 5

]]></Node>
<StgValue><ssdm name="OUT_addr_9"/></StgValue>
</operation>

<operation id="351" st_id="54" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:20  %OUT_addr_9_req = call i1 @_ssdm_op_WriteReq.m_axi.i16P(i16* %OUT_addr_9, i32 1)

]]></Node>
<StgValue><ssdm name="OUT_addr_9_req"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="352" st_id="55" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
:2  %OUT_resp21 = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_r)

]]></Node>
<StgValue><ssdm name="OUT_resp21"/></StgValue>
</operation>

<operation id="353" st_id="55" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
:6  %OUT_addr_5_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_5)

]]></Node>
<StgValue><ssdm name="OUT_addr_5_resp"/></StgValue>
</operation>

<operation id="354" st_id="55" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
:10  %OUT_addr_6_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_6)

]]></Node>
<StgValue><ssdm name="OUT_addr_6_resp"/></StgValue>
</operation>

<operation id="355" st_id="55" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
:14  %OUT_addr_7_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_7)

]]></Node>
<StgValue><ssdm name="OUT_addr_7_resp"/></StgValue>
</operation>

<operation id="356" st_id="55" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
:18  %OUT_addr_8_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_8)

]]></Node>
<StgValue><ssdm name="OUT_addr_8_resp"/></StgValue>
</operation>

<operation id="357" st_id="55" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="2">
<![CDATA[
:21  call void @_ssdm_op_Write.m_axi.i16P(i16* %OUT_addr_9, i16 %p_Val2_1, i2 -1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="358" st_id="56" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
:6  %OUT_addr_5_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_5)

]]></Node>
<StgValue><ssdm name="OUT_addr_5_resp"/></StgValue>
</operation>

<operation id="359" st_id="56" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
:10  %OUT_addr_6_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_6)

]]></Node>
<StgValue><ssdm name="OUT_addr_6_resp"/></StgValue>
</operation>

<operation id="360" st_id="56" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
:14  %OUT_addr_7_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_7)

]]></Node>
<StgValue><ssdm name="OUT_addr_7_resp"/></StgValue>
</operation>

<operation id="361" st_id="56" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
:18  %OUT_addr_8_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_8)

]]></Node>
<StgValue><ssdm name="OUT_addr_8_resp"/></StgValue>
</operation>

<operation id="362" st_id="56" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
:22  %OUT_addr_9_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_9)

]]></Node>
<StgValue><ssdm name="OUT_addr_9_resp"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="363" st_id="57" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
:10  %OUT_addr_6_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_6)

]]></Node>
<StgValue><ssdm name="OUT_addr_6_resp"/></StgValue>
</operation>

<operation id="364" st_id="57" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
:14  %OUT_addr_7_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_7)

]]></Node>
<StgValue><ssdm name="OUT_addr_7_resp"/></StgValue>
</operation>

<operation id="365" st_id="57" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
:18  %OUT_addr_8_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_8)

]]></Node>
<StgValue><ssdm name="OUT_addr_8_resp"/></StgValue>
</operation>

<operation id="366" st_id="57" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
:22  %OUT_addr_9_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_9)

]]></Node>
<StgValue><ssdm name="OUT_addr_9_resp"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="367" st_id="58" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
:14  %OUT_addr_7_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_7)

]]></Node>
<StgValue><ssdm name="OUT_addr_7_resp"/></StgValue>
</operation>

<operation id="368" st_id="58" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
:18  %OUT_addr_8_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_8)

]]></Node>
<StgValue><ssdm name="OUT_addr_8_resp"/></StgValue>
</operation>

<operation id="369" st_id="58" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
:22  %OUT_addr_9_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_9)

]]></Node>
<StgValue><ssdm name="OUT_addr_9_resp"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="370" st_id="59" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
:18  %OUT_addr_8_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_8)

]]></Node>
<StgValue><ssdm name="OUT_addr_8_resp"/></StgValue>
</operation>

<operation id="371" st_id="59" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
:22  %OUT_addr_9_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_9)

]]></Node>
<StgValue><ssdm name="OUT_addr_9_resp"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="372" st_id="60" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
:22  %OUT_addr_9_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_9)

]]></Node>
<StgValue><ssdm name="OUT_addr_9_resp"/></StgValue>
</operation>

<operation id="373" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="0">
<![CDATA[
:23  br label %.loopexit203

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="374" st_id="61" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="2">
<![CDATA[
:1  call void @_ssdm_op_Write.m_axi.i16P(i16* %OUT_r, i16 0, i2 -1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="375" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
:3  %OUT_addr = getelementptr i16* %OUT_r, i64 3

]]></Node>
<StgValue><ssdm name="OUT_addr"/></StgValue>
</operation>

<operation id="376" st_id="61" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:4  %OUT_addr_req = call i1 @_ssdm_op_WriteReq.m_axi.i16P(i16* %OUT_addr, i32 1)

]]></Node>
<StgValue><ssdm name="OUT_addr_req"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="377" st_id="62" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
:2  %OUT_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_r)

]]></Node>
<StgValue><ssdm name="OUT_resp"/></StgValue>
</operation>

<operation id="378" st_id="62" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="2">
<![CDATA[
:5  call void @_ssdm_op_Write.m_axi.i16P(i16* %OUT_addr, i16 0, i2 -1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="379" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
:7  %OUT_addr_1 = getelementptr i16* %OUT_r, i64 1

]]></Node>
<StgValue><ssdm name="OUT_addr_1"/></StgValue>
</operation>

<operation id="380" st_id="62" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:8  %OUT_addr_1_req = call i1 @_ssdm_op_WriteReq.m_axi.i16P(i16* %OUT_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="OUT_addr_1_req"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="381" st_id="63" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
:2  %OUT_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_r)

]]></Node>
<StgValue><ssdm name="OUT_resp"/></StgValue>
</operation>

<operation id="382" st_id="63" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
:6  %OUT_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr)

]]></Node>
<StgValue><ssdm name="OUT_addr_resp"/></StgValue>
</operation>

<operation id="383" st_id="63" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="2">
<![CDATA[
:9  call void @_ssdm_op_Write.m_axi.i16P(i16* %OUT_addr_1, i16 0, i2 -1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="384" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
:11  %OUT_addr_2 = getelementptr i16* %OUT_r, i64 2

]]></Node>
<StgValue><ssdm name="OUT_addr_2"/></StgValue>
</operation>

<operation id="385" st_id="63" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:12  %OUT_addr_2_req = call i1 @_ssdm_op_WriteReq.m_axi.i16P(i16* %OUT_addr_2, i32 1)

]]></Node>
<StgValue><ssdm name="OUT_addr_2_req"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="386" st_id="64" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
:2  %OUT_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_r)

]]></Node>
<StgValue><ssdm name="OUT_resp"/></StgValue>
</operation>

<operation id="387" st_id="64" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
:6  %OUT_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr)

]]></Node>
<StgValue><ssdm name="OUT_addr_resp"/></StgValue>
</operation>

<operation id="388" st_id="64" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
:10  %OUT_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_1)

]]></Node>
<StgValue><ssdm name="OUT_addr_1_resp"/></StgValue>
</operation>

<operation id="389" st_id="64" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="2">
<![CDATA[
:13  call void @_ssdm_op_Write.m_axi.i16P(i16* %OUT_addr_2, i16 0, i2 -1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="390" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
:15  %OUT_addr_3 = getelementptr i16* %OUT_r, i64 4

]]></Node>
<StgValue><ssdm name="OUT_addr_3"/></StgValue>
</operation>

<operation id="391" st_id="64" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:16  %OUT_addr_3_req = call i1 @_ssdm_op_WriteReq.m_axi.i16P(i16* %OUT_addr_3, i32 1)

]]></Node>
<StgValue><ssdm name="OUT_addr_3_req"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="392" st_id="65" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
:2  %OUT_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_r)

]]></Node>
<StgValue><ssdm name="OUT_resp"/></StgValue>
</operation>

<operation id="393" st_id="65" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
:6  %OUT_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr)

]]></Node>
<StgValue><ssdm name="OUT_addr_resp"/></StgValue>
</operation>

<operation id="394" st_id="65" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
:10  %OUT_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_1)

]]></Node>
<StgValue><ssdm name="OUT_addr_1_resp"/></StgValue>
</operation>

<operation id="395" st_id="65" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
:14  %OUT_addr_2_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_2)

]]></Node>
<StgValue><ssdm name="OUT_addr_2_resp"/></StgValue>
</operation>

<operation id="396" st_id="65" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="2">
<![CDATA[
:17  call void @_ssdm_op_Write.m_axi.i16P(i16* %OUT_addr_3, i16 %p_Val2_s, i2 -1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="397" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
:19  %OUT_addr_4 = getelementptr i16* %OUT_r, i64 5

]]></Node>
<StgValue><ssdm name="OUT_addr_4"/></StgValue>
</operation>

<operation id="398" st_id="65" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:20  %OUT_addr_4_req = call i1 @_ssdm_op_WriteReq.m_axi.i16P(i16* %OUT_addr_4, i32 1)

]]></Node>
<StgValue><ssdm name="OUT_addr_4_req"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="399" st_id="66" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
:2  %OUT_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_r)

]]></Node>
<StgValue><ssdm name="OUT_resp"/></StgValue>
</operation>

<operation id="400" st_id="66" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
:6  %OUT_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr)

]]></Node>
<StgValue><ssdm name="OUT_addr_resp"/></StgValue>
</operation>

<operation id="401" st_id="66" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
:10  %OUT_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_1)

]]></Node>
<StgValue><ssdm name="OUT_addr_1_resp"/></StgValue>
</operation>

<operation id="402" st_id="66" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
:14  %OUT_addr_2_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_2)

]]></Node>
<StgValue><ssdm name="OUT_addr_2_resp"/></StgValue>
</operation>

<operation id="403" st_id="66" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
:18  %OUT_addr_3_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_3)

]]></Node>
<StgValue><ssdm name="OUT_addr_3_resp"/></StgValue>
</operation>

<operation id="404" st_id="66" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="2">
<![CDATA[
:21  call void @_ssdm_op_Write.m_axi.i16P(i16* %OUT_addr_4, i16 %p_Val2_1, i2 -1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="405" st_id="67" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
:6  %OUT_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr)

]]></Node>
<StgValue><ssdm name="OUT_addr_resp"/></StgValue>
</operation>

<operation id="406" st_id="67" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
:10  %OUT_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_1)

]]></Node>
<StgValue><ssdm name="OUT_addr_1_resp"/></StgValue>
</operation>

<operation id="407" st_id="67" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
:14  %OUT_addr_2_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_2)

]]></Node>
<StgValue><ssdm name="OUT_addr_2_resp"/></StgValue>
</operation>

<operation id="408" st_id="67" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
:18  %OUT_addr_3_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_3)

]]></Node>
<StgValue><ssdm name="OUT_addr_3_resp"/></StgValue>
</operation>

<operation id="409" st_id="67" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
:22  %OUT_addr_4_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_4)

]]></Node>
<StgValue><ssdm name="OUT_addr_4_resp"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="410" st_id="68" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
:10  %OUT_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_1)

]]></Node>
<StgValue><ssdm name="OUT_addr_1_resp"/></StgValue>
</operation>

<operation id="411" st_id="68" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
:14  %OUT_addr_2_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_2)

]]></Node>
<StgValue><ssdm name="OUT_addr_2_resp"/></StgValue>
</operation>

<operation id="412" st_id="68" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
:18  %OUT_addr_3_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_3)

]]></Node>
<StgValue><ssdm name="OUT_addr_3_resp"/></StgValue>
</operation>

<operation id="413" st_id="68" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
:22  %OUT_addr_4_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_4)

]]></Node>
<StgValue><ssdm name="OUT_addr_4_resp"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="414" st_id="69" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
:14  %OUT_addr_2_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_2)

]]></Node>
<StgValue><ssdm name="OUT_addr_2_resp"/></StgValue>
</operation>

<operation id="415" st_id="69" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
:18  %OUT_addr_3_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_3)

]]></Node>
<StgValue><ssdm name="OUT_addr_3_resp"/></StgValue>
</operation>

<operation id="416" st_id="69" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
:22  %OUT_addr_4_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_4)

]]></Node>
<StgValue><ssdm name="OUT_addr_4_resp"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="417" st_id="70" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
:18  %OUT_addr_3_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_3)

]]></Node>
<StgValue><ssdm name="OUT_addr_3_resp"/></StgValue>
</operation>

<operation id="418" st_id="70" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
:22  %OUT_addr_4_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_4)

]]></Node>
<StgValue><ssdm name="OUT_addr_4_resp"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="419" st_id="71" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
:22  %OUT_addr_4_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_4)

]]></Node>
<StgValue><ssdm name="OUT_addr_4_resp"/></StgValue>
</operation>

<operation id="420" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="0" op_0_bw="0">
<![CDATA[
:23  br label %10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="421" st_id="72" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="16" op_0_bw="16">
<![CDATA[
:0  %p_Val2_2 = load i16* getelementptr inbounds ([6 x i16]* @buffer_V, i64 0, i64 0), align 2

]]></Node>
<StgValue><ssdm name="p_Val2_2"/></StgValue>
</operation>

<operation id="422" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="16">
<![CDATA[
:18  %tmp_12 = sext i16 %p_Val2_1 to i32

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="423" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:19  %test_V_addr_5 = getelementptr [4096 x i32]* %test_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="test_V_addr_5"/></StgValue>
</operation>

<operation id="424" st_id="72" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
:20  store i32 %tmp_12, i32* %test_V_addr_5, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="425" st_id="72" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:21  %OUT_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %OUT_r, i32 6)

]]></Node>
<StgValue><ssdm name="OUT_req"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="426" st_id="73" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="16" op_0_bw="16">
<![CDATA[
:0  %p_Val2_2 = load i16* getelementptr inbounds ([6 x i16]* @buffer_V, i64 0, i64 0), align 2

]]></Node>
<StgValue><ssdm name="p_Val2_2"/></StgValue>
</operation>

<operation id="427" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="16">
<![CDATA[
:1  %tmp_3 = sext i16 %p_Val2_2 to i32

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="428" st_id="73" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
:2  store i32 %tmp_3, i32* %test_V_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="429" st_id="73" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:21  %OUT_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %OUT_r, i32 6)

]]></Node>
<StgValue><ssdm name="OUT_req"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="430" st_id="74" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:21  %OUT_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %OUT_r, i32 6)

]]></Node>
<StgValue><ssdm name="OUT_req"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="431" st_id="75" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:21  %OUT_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %OUT_r, i32 6)

]]></Node>
<StgValue><ssdm name="OUT_req"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="432" st_id="76" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="16" op_0_bw="16">
<![CDATA[
:3  %p_Val2_3 = load i16* getelementptr inbounds ([6 x i16]* @buffer_V, i64 0, i64 1), align 2

]]></Node>
<StgValue><ssdm name="p_Val2_3"/></StgValue>
</operation>

<operation id="433" st_id="76" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:21  %OUT_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %OUT_r, i32 6)

]]></Node>
<StgValue><ssdm name="OUT_req"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="434" st_id="77" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="16" op_0_bw="16">
<![CDATA[
:3  %p_Val2_3 = load i16* getelementptr inbounds ([6 x i16]* @buffer_V, i64 0, i64 1), align 2

]]></Node>
<StgValue><ssdm name="p_Val2_3"/></StgValue>
</operation>

<operation id="435" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="16">
<![CDATA[
:4  %tmp_7 = sext i16 %p_Val2_3 to i32

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="436" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %test_V_addr_1 = getelementptr [4096 x i32]* %test_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="test_V_addr_1"/></StgValue>
</operation>

<operation id="437" st_id="77" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
:6  store i32 %tmp_7, i32* %test_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="438" st_id="77" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="16" op_0_bw="16">
<![CDATA[
:7  %p_Val2_4 = load i16* getelementptr inbounds ([6 x i16]* @buffer_V, i64 0, i64 2), align 2

]]></Node>
<StgValue><ssdm name="p_Val2_4"/></StgValue>
</operation>

<operation id="439" st_id="77" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:21  %OUT_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %OUT_r, i32 6)

]]></Node>
<StgValue><ssdm name="OUT_req"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="440" st_id="78" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="16" op_0_bw="16">
<![CDATA[
:7  %p_Val2_4 = load i16* getelementptr inbounds ([6 x i16]* @buffer_V, i64 0, i64 2), align 2

]]></Node>
<StgValue><ssdm name="p_Val2_4"/></StgValue>
</operation>

<operation id="441" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="16">
<![CDATA[
:8  %tmp_9 = sext i16 %p_Val2_4 to i32

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="442" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %test_V_addr_2 = getelementptr [4096 x i32]* %test_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="test_V_addr_2"/></StgValue>
</operation>

<operation id="443" st_id="78" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
:10  store i32 %tmp_9, i32* %test_V_addr_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="444" st_id="78" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="16" op_0_bw="16">
<![CDATA[
:11  %p_Val2_5 = load i16* getelementptr inbounds ([6 x i16]* @buffer_V, i64 0, i64 3), align 2

]]></Node>
<StgValue><ssdm name="p_Val2_5"/></StgValue>
</operation>

<operation id="445" st_id="78" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:21  %OUT_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %OUT_r, i32 6)

]]></Node>
<StgValue><ssdm name="OUT_req"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="446" st_id="79" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="16" op_0_bw="16">
<![CDATA[
:11  %p_Val2_5 = load i16* getelementptr inbounds ([6 x i16]* @buffer_V, i64 0, i64 3), align 2

]]></Node>
<StgValue><ssdm name="p_Val2_5"/></StgValue>
</operation>

<operation id="447" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="32" op_0_bw="16">
<![CDATA[
:12  %tmp_10 = sext i16 %p_Val2_5 to i32

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="448" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %test_V_addr_3 = getelementptr [4096 x i32]* %test_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="test_V_addr_3"/></StgValue>
</operation>

<operation id="449" st_id="79" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
:14  store i32 %tmp_10, i32* %test_V_addr_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="450" st_id="79" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:22  %p_Val2_6 = call i16 @_ssdm_op_Read.m_axi.i16P(i16* %OUT_r)

]]></Node>
<StgValue><ssdm name="p_Val2_6"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="451" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="142">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="16">
<![CDATA[
:23  %tmp_13 = sext i16 %p_Val2_6 to i32

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="452" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="142">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:24  %test_V_addr_6 = getelementptr [4096 x i32]* %test_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="test_V_addr_6"/></StgValue>
</operation>

<operation id="453" st_id="80" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="142">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
:25  store i32 %tmp_13, i32* %test_V_addr_6, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="454" st_id="80" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="142">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:26  %p_Val2_7 = call i16 @_ssdm_op_Read.m_axi.i16P(i16* %OUT_r)

]]></Node>
<StgValue><ssdm name="p_Val2_7"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="455" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="143">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="32" op_0_bw="16">
<![CDATA[
:27  %tmp_14 = sext i16 %p_Val2_7 to i32

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="456" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="143">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:28  %test_V_addr_7 = getelementptr [4096 x i32]* %test_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="test_V_addr_7"/></StgValue>
</operation>

<operation id="457" st_id="81" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="143">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
:29  store i32 %tmp_14, i32* %test_V_addr_7, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="458" st_id="81" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="143">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:30  %p_Val2_8 = call i16 @_ssdm_op_Read.m_axi.i16P(i16* %OUT_r)

]]></Node>
<StgValue><ssdm name="p_Val2_8"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="459" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="32" op_0_bw="16">
<![CDATA[
:31  %tmp_15 = sext i16 %p_Val2_8 to i32

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="460" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:32  %test_V_addr_8 = getelementptr [4096 x i32]* %test_V, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="test_V_addr_8"/></StgValue>
</operation>

<operation id="461" st_id="82" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
:33  store i32 %tmp_15, i32* %test_V_addr_8, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="462" st_id="82" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:34  %p_Val2_9 = call i16 @_ssdm_op_Read.m_axi.i16P(i16* %OUT_r)

]]></Node>
<StgValue><ssdm name="p_Val2_9"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="463" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="145">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="16">
<![CDATA[
:35  %tmp_16 = sext i16 %p_Val2_9 to i32

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="464" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="145">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:36  %test_V_addr_9 = getelementptr [4096 x i32]* %test_V, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="test_V_addr_9"/></StgValue>
</operation>

<operation id="465" st_id="83" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="145">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
:37  store i32 %tmp_16, i32* %test_V_addr_9, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="466" st_id="83" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="145">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:38  %p_Val2_10 = call i16 @_ssdm_op_Read.m_axi.i16P(i16* %OUT_r)

]]></Node>
<StgValue><ssdm name="p_Val2_10"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="467" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="32" op_0_bw="16">
<![CDATA[
:39  %tmp_17 = sext i16 %p_Val2_10 to i32

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="468" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:40  %test_V_addr_10 = getelementptr [4096 x i32]* %test_V, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="test_V_addr_10"/></StgValue>
</operation>

<operation id="469" st_id="84" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
:41  store i32 %tmp_17, i32* %test_V_addr_10, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="470" st_id="84" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:42  %p_Val2_11 = call i16 @_ssdm_op_Read.m_axi.i16P(i16* %OUT_r)

]]></Node>
<StgValue><ssdm name="p_Val2_11"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="471" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="32" op_0_bw="16">
<![CDATA[
:43  %tmp_18 = sext i16 %p_Val2_11 to i32

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="472" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:44  %test_V_addr_11 = getelementptr [4096 x i32]* %test_V, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="test_V_addr_11"/></StgValue>
</operation>

<operation id="473" st_id="85" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
:45  store i32 %tmp_18, i32* %test_V_addr_11, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="474" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="0">
<![CDATA[
:46  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
