static int F_1 ( unsigned long long V_1 ,\r\nunsigned long V_2 )\r\n{\r\nT_1 * V_3 ;\r\nT_2 * V_4 ;\r\nT_3 * V_5 ;\r\nT_4 * V_6 ;\r\nT_4 V_7 ;\r\nif ( F_2 ( ( void * ) V_2 ) ) {\r\nV_3 = F_3 ( V_2 ) ;\r\n} else {\r\nif ( F_4 ( V_2 >= V_8 || ! V_9 -> V_10 ) )\r\nreturn 1 ;\r\nV_3 = F_5 ( V_9 -> V_10 , V_2 ) ;\r\n}\r\nV_4 = F_6 ( V_3 , V_2 ) ;\r\nif ( F_7 ( * V_4 ) || ! F_8 ( * V_4 ) )\r\nreturn 1 ;\r\nV_5 = F_9 ( V_4 , V_2 ) ;\r\nif ( F_10 ( * V_5 ) || ! F_11 ( * V_5 ) )\r\nreturn 1 ;\r\nV_6 = F_12 ( V_5 , V_2 ) ;\r\nV_7 = * V_6 ;\r\nif ( F_13 ( V_7 ) || ! F_14 ( V_7 ) )\r\nreturn 1 ;\r\nif ( ( F_15 ( V_7 ) & V_1 ) != V_1 )\r\nreturn 1 ;\r\nF_16 ( NULL , V_2 , V_6 ) ;\r\nreturn 0 ;\r\n}\r\nstatic inline unsigned int\r\nF_17 ( unsigned long V_11 )\r\n{\r\nif ( V_11 == 0xa40 )\r\nreturn V_12 ;\r\nelse if ( V_11 == 0x060 )\r\nreturn V_13 ;\r\nreturn 0 ;\r\n}\r\nT_5 int T_6\r\nF_18 ( unsigned long long V_14 , unsigned long long V_11 ,\r\nunsigned long V_2 )\r\n{\r\nunsigned long long V_1 ;\r\nunsigned long long V_15 ;\r\nunsigned long long V_16 ;\r\nunsigned int V_17 ;\r\nV_16 = ( V_11 >> 4 ) ;\r\nV_15 = V_16 ^ ( V_16 >> 5 ) ;\r\nV_15 &= 7 ;\r\nV_17 = F_17 ( V_11 ) ;\r\nV_1 = V_18 . V_1 [ V_15 ] ;\r\nif ( V_18 . V_19 [ V_15 ] )\r\nV_17 |= V_12 ;\r\nif ( ! V_14 )\r\nV_17 |= V_20 ;\r\nF_19 ( V_17 ) ;\r\nreturn F_1 ( V_1 , V_2 ) ;\r\n}
