{"sha": "35758e5b0108d43c495b94012a9a71a7eb879a76", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6MzU3NThlNWIwMTA4ZDQzYzQ5NWI5NDAxMmE5YTcxYTdlYjg3OWE3Ng==", "commit": {"author": {"name": "H.J. Lu", "email": "hongjiu.lu@intel.com", "date": "2010-12-06T14:41:41Z"}, "committer": {"name": "H.J. Lu", "email": "hjl@gcc.gnu.org", "date": "2010-12-06T14:41:41Z"}, "message": "Add -march=/-mtune=corei7-avx.\n\n2010-12-06  H.J. Lu  <hongjiu.lu@intel.com>\n\n\t* config.gcc: Allow corei7-avx for --with-arch/--with-cpu.\n\n\t* config/i386/driver-i386.c (host_detect_local_cpu): Support\n\tSandy Bridge.\n\n\t* config/i386/i386.c (override_options): Handle \"corei7-avx\".\n\n\t* doc/invoke.texi: Document corei7-avx.\n\nFrom-SVN: r167495", "tree": {"sha": "2ebf1e3c7ec6dc5daee92ff2bbe16d3b7783fe29", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/2ebf1e3c7ec6dc5daee92ff2bbe16d3b7783fe29"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/35758e5b0108d43c495b94012a9a71a7eb879a76", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/35758e5b0108d43c495b94012a9a71a7eb879a76", "html_url": "https://github.com/Rust-GCC/gccrs/commit/35758e5b0108d43c495b94012a9a71a7eb879a76", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/35758e5b0108d43c495b94012a9a71a7eb879a76/comments", "author": {"login": "hjl-tools", "id": 1072356, "node_id": "MDQ6VXNlcjEwNzIzNTY=", "avatar_url": "https://avatars.githubusercontent.com/u/1072356?v=4", "gravatar_id": "", "url": "https://api.github.com/users/hjl-tools", "html_url": "https://github.com/hjl-tools", "followers_url": "https://api.github.com/users/hjl-tools/followers", "following_url": "https://api.github.com/users/hjl-tools/following{/other_user}", "gists_url": "https://api.github.com/users/hjl-tools/gists{/gist_id}", "starred_url": "https://api.github.com/users/hjl-tools/starred{/owner}{/repo}", "subscriptions_url": "https://api.github.com/users/hjl-tools/subscriptions", "organizations_url": "https://api.github.com/users/hjl-tools/orgs", "repos_url": "https://api.github.com/users/hjl-tools/repos", "events_url": "https://api.github.com/users/hjl-tools/events{/privacy}", "received_events_url": "https://api.github.com/users/hjl-tools/received_events", "type": "User", "site_admin": false}, "committer": null, "parents": [{"sha": "e7e9ce4617b5bb0705a663df1ad00a7d56d2631a", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/e7e9ce4617b5bb0705a663df1ad00a7d56d2631a", "html_url": "https://github.com/Rust-GCC/gccrs/commit/e7e9ce4617b5bb0705a663df1ad00a7d56d2631a"}], "stats": {"total": 40, "additions": 33, "deletions": 7}, "files": [{"sha": "6c21b40e2426b5703121f7679d9f27fb3c682a14", "filename": "gcc/ChangeLog", "status": "modified", "additions": 11, "deletions": 0, "changes": 11, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/35758e5b0108d43c495b94012a9a71a7eb879a76/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/35758e5b0108d43c495b94012a9a71a7eb879a76/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=35758e5b0108d43c495b94012a9a71a7eb879a76", "patch": "@@ -1,3 +1,14 @@\n+2010-12-06  H.J. Lu  <hongjiu.lu@intel.com>\n+\n+\t* config.gcc: Allow corei7-avx for --with-arch/--with-cpu.\n+\n+\t* config/i386/driver-i386.c (host_detect_local_cpu): Support\n+\tSandy Bridge.\n+\n+\t* config/i386/i386.c (override_options): Handle \"corei7-avx\".\n+\n+\t* doc/invoke.texi: Document corei7-avx.\n+\n 2010-12-06  Richard Guenther  <rguenther@suse.de>\n \n \tPR tree-optimization/46806"}, {"sha": "dfbf2c56081d111102b2bf1d517dfc4e0eff5f01", "filename": "gcc/config.gcc", "status": "modified", "additions": 11, "deletions": 7, "changes": 18, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/35758e5b0108d43c495b94012a9a71a7eb879a76/gcc%2Fconfig.gcc", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/35758e5b0108d43c495b94012a9a71a7eb879a76/gcc%2Fconfig.gcc", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig.gcc?ref=35758e5b0108d43c495b94012a9a71a7eb879a76", "patch": "@@ -1234,7 +1234,7 @@ i[34567]86-*-linux* | i[34567]86-*-kfreebsd*-gnu | i[34567]86-*-knetbsd*-gnu | i\n \t\t\tneed_64bit_hwint=yes\n \t\t\tneed_64bit_isa=yes\n \t\t\tcase X\"${with_cpu}\" in\n-\t\t\tXgeneric|Xatom|Xcore2|Xcorei7|Xnocona|Xx86-64|Xbdver1|Xamdfam10|Xbarcelona|Xk8|Xopteron|Xathlon64|Xathlon-fx|Xathlon64-sse3|Xk8-sse3|Xopteron-sse3)\n+\t\t\tXgeneric|Xatom|Xcore2|Xcorei7|Xcorei7-avx|Xnocona|Xx86-64|Xbdver1|Xamdfam10|Xbarcelona|Xk8|Xopteron|Xathlon64|Xathlon-fx|Xathlon64-sse3|Xk8-sse3|Xopteron-sse3)\n \t\t\t\t;;\n \t\t\tX)\n \t\t\t\tif test x$with_cpu_64 = x; then\n@@ -1243,7 +1243,7 @@ i[34567]86-*-linux* | i[34567]86-*-kfreebsd*-gnu | i[34567]86-*-knetbsd*-gnu | i\n \t\t\t\t;;\n \t\t\t*)\n \t\t\t\techo \"Unsupported CPU used in --with-cpu=$with_cpu, supported values:\" 1>&2\n-\t\t\t\techo \"generic atom core2 corei7 nocona x86-64 bdver1 amdfam10 barcelona k8 opteron athlon64 athlon-fx athlon64-sse3 k8-sse3 opteron-sse3\" 1>&2\n+\t\t\t\techo \"generic atom core2 corei7 corei7-avx nocona x86-64 bdver1 amdfam10 barcelona k8 opteron athlon64 athlon-fx athlon64-sse3 k8-sse3 opteron-sse3\" 1>&2\n \t\t\t\texit 1\n \t\t\t\t;;\n \t\t\tesac\n@@ -1372,7 +1372,7 @@ i[34567]86-*-solaris2*)\n \t\tneed_64bit_isa=yes\n \t\tuse_gcc_stdint=wrap\n \t\tcase X\"${with_cpu}\" in\n-\t\tXgeneric|Xatom|Xcore2|Xcorei7|Xnocona|Xx86-64|Xbdver1|Xamdfam10|Xbarcelona|Xk8|Xopteron|Xathlon64|Xathlon-fx|Xathlon64-sse3|Xk8-sse3|Xopteron-sse3)\n+\t\tXgeneric|Xatom|Xcore2|Xcorei7|Xcorei7-avx|Xnocona|Xx86-64|Xbdver1|Xamdfam10|Xbarcelona|Xk8|Xopteron|Xathlon64|Xathlon-fx|Xathlon64-sse3|Xk8-sse3|Xopteron-sse3)\n \t\t\t;;\n \t\tX)\n \t\t\tif test x$with_cpu_64 = x; then\n@@ -1381,7 +1381,7 @@ i[34567]86-*-solaris2*)\n \t\t\t;;\n \t\t*)\n \t\t\techo \"Unsupported CPU used in --with-cpu=$with_cpu, supported values:\" 1>&2\n-\t\t\techo \"generic atom core2 corei7 nocona x86-64 bdver1 amdfam10 barcelona k8 opteron athlon64 athlon-fx athlon64-sse3 k8-sse3 opteron-sse3\" 1>&2\n+\t\t\techo \"generic atom core2 corei7 corei7-avx nocona x86-64 bdver1 amdfam10 barcelona k8 opteron athlon64 athlon-fx athlon64-sse3 k8-sse3 opteron-sse3\" 1>&2\n \t\t\texit 1\n \t\t\t;;\n \t\tesac\n@@ -1452,7 +1452,7 @@ i[34567]86-*-mingw* | x86_64-*-mingw*)\n \t\t\tif test x$enable_targets = xall; then\n \t\t\t\ttm_defines=\"${tm_defines} TARGET_BI_ARCH=1\"\n \t\t\t\tcase X\"${with_cpu}\" in\n-\t\t\t\tXgeneric|Xatom|Xcore2|Xcorei7|Xnocona|Xx86-64|Xbdver1|Xamdfam10|Xbarcelona|Xk8|Xopteron|Xathlon64|Xathlon-fx|Xathlon64-sse3|Xk8-sse3|Xopteron-sse3)\n+\t\t\t\tXgeneric|Xatom|Xcore2|Xcorei7|Xcorei7-avx|Xnocona|Xx86-64|Xbdver1|Xamdfam10|Xbarcelona|Xk8|Xopteron|Xathlon64|Xathlon-fx|Xathlon64-sse3|Xk8-sse3|Xopteron-sse3)\n \t\t\t\t\t;;\n \t\t\t\tX)\n \t\t\t\t\tif test x$with_cpu_64 = x; then\n@@ -1461,7 +1461,7 @@ i[34567]86-*-mingw* | x86_64-*-mingw*)\n \t\t\t\t\t;;\n \t\t\t\t*)\n \t\t\t\t\techo \"Unsupported CPU used in --with-cpu=$with_cpu, supported values:\" 1>&2\n-\t\t\t\t\techo \"generic atom core2 corei7 nocona x86-64 bdver1 amdfam10 barcelona k8 opteron athlon64 athlon-fx athlon64-sse3 k8-sse3 opteron-sse3\" 1>&2\n+\t\t\t\t\techo \"generic atom core2 corei7 Xcorei7-avx nocona x86-64 bdver1 amdfam10 barcelona k8 opteron athlon64 athlon-fx athlon64-sse3 k8-sse3 opteron-sse3\" 1>&2\n \t\t\t\t\texit 1\n \t\t\t\t\t;;\n \t\t\t\tesac\n@@ -2828,6 +2828,10 @@ case ${target} in\n \tarch=corei7\n \tcpu=corei7\n \t;;\n+      corei7_avx-*)\n+\tarch=corei7-avx\n+\tcpu=corei7-avx\n+\t;;\n       pentium_m-*)\n \tarch=pentium-m\n \tcpu=pentium-m\n@@ -3265,7 +3269,7 @@ case \"${target}\" in\n \t\t\t\"\" | x86-64 | generic | native \\\n \t\t\t| k8 | k8-sse3 | athlon64 | athlon64-sse3 | opteron \\\n \t\t\t| opteron-sse3 | athlon-fx | bdver1 | amdfam10 \\\n-\t\t\t| barcelona | nocona | core2 | corei7 | atom)\n+\t\t\t| barcelona | nocona | core2 | corei7 | corei7-avx | atom)\n \t\t\t\t# OK\n \t\t\t\t;;\n \t\t\t*)"}, {"sha": "340283c6a58ea01784a94d601b86a6c187ae4860", "filename": "gcc/config/i386/driver-i386.c", "status": "modified", "additions": 4, "deletions": 0, "changes": 4, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/35758e5b0108d43c495b94012a9a71a7eb879a76/gcc%2Fconfig%2Fi386%2Fdriver-i386.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/35758e5b0108d43c495b94012a9a71a7eb879a76/gcc%2Fconfig%2Fi386%2Fdriver-i386.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Fi386%2Fdriver-i386.c?ref=35758e5b0108d43c495b94012a9a71a7eb879a76", "patch": "@@ -568,6 +568,10 @@ const char *host_detect_local_cpu (int argc, const char **argv)\n \t  /* Westmere.  */\n \t  cpu = \"corei7\";\n \t  break;\n+\tcase 0x2a:\n+\t  /* Sandy Bridge.  */\n+\t  cpu = \"corei7-avx\";\n+\t  break;\n \tcase 0x17:\n \tcase 0x1d:\n \t  /* Penryn.  */"}, {"sha": "c80a4798b236860c8888c142d38f6d1001c6dfb6", "filename": "gcc/config/i386/i386.c", "status": "modified", "additions": 4, "deletions": 0, "changes": 4, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/35758e5b0108d43c495b94012a9a71a7eb879a76/gcc%2Fconfig%2Fi386%2Fi386.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/35758e5b0108d43c495b94012a9a71a7eb879a76/gcc%2Fconfig%2Fi386%2Fi386.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Fi386%2Fi386.c?ref=35758e5b0108d43c495b94012a9a71a7eb879a76", "patch": "@@ -3237,6 +3237,10 @@ ix86_option_override_internal (bool main_args_p)\n       {\"corei7\", PROCESSOR_COREI7_64, CPU_COREI7,\n \tPTA_64BIT | PTA_MMX | PTA_SSE | PTA_SSE2 | PTA_SSE3\n \t| PTA_SSSE3 | PTA_SSE4_1 | PTA_SSE4_2 | PTA_CX16},\n+      {\"corei7-avx\", PROCESSOR_COREI7_64, CPU_COREI7,\n+\tPTA_64BIT | PTA_MMX | PTA_SSE | PTA_SSE2 | PTA_SSE3\n+\t| PTA_SSSE3 | PTA_SSE4_1 | PTA_SSE4_2 | PTA_AVX\n+\t| PTA_CX16 | PTA_POPCNT | PTA_AES | PTA_PCLMUL},\n       {\"atom\", PROCESSOR_ATOM, CPU_ATOM,\n \tPTA_64BIT | PTA_MMX | PTA_SSE | PTA_SSE2 | PTA_SSE3\n \t| PTA_SSSE3 | PTA_CX16 | PTA_MOVBE},"}, {"sha": "2813532ce9b15a1323f9c8c2a341be94039931cb", "filename": "gcc/doc/invoke.texi", "status": "modified", "additions": 3, "deletions": 0, "changes": 3, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/35758e5b0108d43c495b94012a9a71a7eb879a76/gcc%2Fdoc%2Finvoke.texi", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/35758e5b0108d43c495b94012a9a71a7eb879a76/gcc%2Fdoc%2Finvoke.texi", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fdoc%2Finvoke.texi?ref=35758e5b0108d43c495b94012a9a71a7eb879a76", "patch": "@@ -12081,6 +12081,9 @@ instruction set support.\n @item corei7\n Intel Core i7 CPU with 64-bit extensions, MMX, SSE, SSE2, SSE3, SSSE3, SSE4.1\n and SSE4.2 instruction set support.\n+@item corei7-avx\n+Intel Core i7 CPU with 64-bit extensions, MMX, SSE, SSE2, SSE3, SSSE3,\n+SSE4.1, SSE4.2, AVX, AES and PCLMUL instruction set support.\n @item atom\n Intel Atom CPU with 64-bit extensions, MMX, SSE, SSE2, SSE3 and SSSE3\n instruction set support."}]}