--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/home/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml TOP.twx TOP.ncd -o TOP.twr TOP.pcf -ucf top.ucf

Design file:              TOP.ncd
Physical constraint file: TOP.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
btnr        |    6.038(R)|      SLOW  |   -0.392(R)|      SLOW  |JD0_OBUF_BUFG     |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
Hsync       |         9.802(R)|      SLOW  |         5.583(R)|      FAST  |JD0_OBUF_BUFG     |   0.000|
JD3         |         8.454(R)|      SLOW  |         4.739(R)|      FAST  |JD0_OBUF_BUFG     |   0.000|
Led<0>      |         9.649(R)|      SLOW  |         5.522(R)|      FAST  |JD0_OBUF_BUFG     |   0.000|
Led<1>      |         9.620(R)|      SLOW  |         5.472(R)|      FAST  |JD0_OBUF_BUFG     |   0.000|
Vsync       |         9.586(R)|      SLOW  |         5.448(R)|      FAST  |JD0_OBUF_BUFG     |   0.000|
an<0>       |         9.450(R)|      SLOW  |         5.170(R)|      FAST  |JD0_OBUF_BUFG     |   0.000|
an<1>       |         9.483(R)|      SLOW  |         5.186(R)|      FAST  |JD0_OBUF_BUFG     |   0.000|
an<2>       |         8.911(R)|      SLOW  |         4.928(R)|      FAST  |JD0_OBUF_BUFG     |   0.000|
an<3>       |         9.010(R)|      SLOW  |         5.007(R)|      FAST  |JD0_OBUF_BUFG     |   0.000|
seg<0>      |        10.820(R)|      SLOW  |         5.467(R)|      FAST  |JD0_OBUF_BUFG     |   0.000|
seg<1>      |        11.003(R)|      SLOW  |         5.603(R)|      FAST  |JD0_OBUF_BUFG     |   0.000|
seg<2>      |        10.773(R)|      SLOW  |         5.532(R)|      FAST  |JD0_OBUF_BUFG     |   0.000|
seg<3>      |        11.046(R)|      SLOW  |         5.732(R)|      FAST  |JD0_OBUF_BUFG     |   0.000|
seg<4>      |        11.100(R)|      SLOW  |         5.663(R)|      FAST  |JD0_OBUF_BUFG     |   0.000|
seg<5>      |        11.018(R)|      SLOW  |         5.677(R)|      FAST  |JD0_OBUF_BUFG     |   0.000|
seg<6>      |        10.870(R)|      SLOW  |         5.615(R)|      FAST  |JD0_OBUF_BUFG     |   0.000|
vgaRed<0>   |         9.373(R)|      SLOW  |         5.314(R)|      FAST  |JD0_OBUF_BUFG     |   0.000|
vgaRed<1>   |         9.707(R)|      SLOW  |         5.572(R)|      FAST  |JD0_OBUF_BUFG     |   0.000|
vgaRed<2>   |         9.531(R)|      SLOW  |         5.396(R)|      FAST  |JD0_OBUF_BUFG     |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.538|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
clk            |JD0            |   10.093|
---------------+---------------+---------+


Analysis completed Tue Sep 21 18:28:46 2021 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 379 MB



