

================================================================
== Vivado HLS Report for 'SIG1'
================================================================
* Date:           Sat Apr 10 17:47:07 2021

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        brop
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     3.755|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    0|    0|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    256|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     15|    -|
|Register         |        -|      -|       -|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|       0|    271|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|       0|   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |select_ln54_1_fu_326_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln54_2_fu_143_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln54_3_fu_195_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln54_fu_274_p3    |  select  |      0|  0|  32|           1|          32|
    |xor_ln231_1_fu_223_p2    |    xor   |      0|  0|  32|          32|          32|
    |xor_ln231_fu_217_p2      |    xor   |      0|  0|  32|          32|          32|
    |xor_ln235_1_fu_354_p2    |    xor   |      0|  0|  32|          32|          32|
    |xor_ln235_fu_348_p2      |    xor   |      0|  0|  32|          32|          32|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 256|         132|         256|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_phi_mux_p_0_phi_fu_77_p4  |  15|          3|   32|         96|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        |  15|          3|   32|         96|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_ready   | out |    1| ap_ctrl_hs |     SIG1     | return value |
|ap_return  | out |   32| ap_ctrl_hs |     SIG1     | return value |
|x          |  in |   32|   ap_none  |       x      |    scalar    |
|rtl_key_r  |  in |   32|   ap_none  |   rtl_key_r  |    pointer   |
+-----------+-----+-----+------------+--------------+--------------+

