$date
2021-11-03T12:12+0000
$end
$version
0.2
$end
$comment

$end
$timescale 1ns  $end
$scope module ALU $end
 $var wire 4 ! io_op $end
 $var wire 1 " _T $end
 $var wire 32 # io_b $end
 $var wire 1 $ clock $end
 $var wire 32 % io_result $end
 $var wire 32 & io_a $end
 $var wire 1 ' reset $end
$upscope $end
$enddefinitions $end
$dumpvars
b00000000000000000000000000000000 &
0"
b00000000000000000000000000000000 #
0'
b0000 !
b00000000000000000000000000000000 %
0$
$end
#0
1'
#1
1$
#6
0$
#11
1$
#16
0$
#21
1$
#26
0$
#31
1$
#36
0$
#41
1$
#46
b0001 !
b00000000000000000000000000000101 %
1"
b00000000000000000000000000000010 &
b00000000000000000000000000000011 #
0'
0$
#51
1$
#56
0$
#61
1$
#66
0$
#71
1$
#76
0$
#81
1$
#86
0$
#91
1$
#96
0$
