<html>
<link rel="stylesheet" type="text/css" href="static/rustdoc.css">
<link rel="stylesheet" type="text/css" href="static/light.css">
<link rel="stylesheet" type="text/css" href="static/svdoc.css">
<body>
<section id="main" class="content"><h1 class="fqn">Module <a class="module">axi_lite_regs_intf</a></h1>
<div class="docblock">
<p>Interface variant of <a href="module.axi_lite_regs"><code>axi_lite_regs</code></a>.</p>
<p>See the documentation of the main module for the definition of ports and parameters.</p>
</div>
<h2 id="parameters" class="section-header"><a href="#parameters">Parameters</a></h2>
<h3 id="parameter.byte_t" class="impl"><code class="in-band">byte_t<span class="type-annotation">: type</span></code></h3><div class="docblock"
></div><h3 id="parameter.REG_NUM_BYTES" class="impl"><code class="in-band">REG_NUM_BYTES<span class="type-annotation">: int unsigned</span></code></h3><div class="docblock"
></div><h3 id="parameter.AXI_ADDR_WIDTH" class="impl"><code class="in-band">AXI_ADDR_WIDTH<span class="type-annotation">: int unsigned</span></code></h3><div class="docblock"
></div><h3 id="parameter.AXI_DATA_WIDTH" class="impl"><code class="in-band">AXI_DATA_WIDTH<span class="type-annotation">: int unsigned</span></code></h3><div class="docblock"
></div><h3 id="parameter.PRIV_PROT_ONLY" class="impl"><code class="in-band">PRIV_PROT_ONLY<span class="type-annotation">: bit</span></code></h3><div class="docblock"
></div><h3 id="parameter.SECU_PROT_ONLY" class="impl"><code class="in-band">SECU_PROT_ONLY<span class="type-annotation">: bit</span></code></h3><div class="docblock"
></div><h3 id="parameter.AXI_READ_ONLY" class="impl"><code class="in-band">AXI_READ_ONLY<span class="type-annotation">: logic  [REG_NUM_BYTES-1:0]</span></code></h3><div class="docblock"
></div><h3 id="parameter.REG_RST_VAL" class="impl"><code class="in-band">REG_RST_VAL<span class="type-annotation">: byte_t [REG_NUM_BYTES-1:0]</span></code></h3><div class="docblock"
></div><h2 id="ports" class="section-header"><a href="#ports">Ports</a></h2>
<h3 id="port.clk_i" class="impl"><code class="in-band">clk_i<span class="type-annotation">: input  logic</span></code></h3><div class="docblock"
></div><h3 id="port.rst_ni" class="impl"><code class="in-band">rst_ni<span class="type-annotation">: input  logic</span></code></h3><div class="docblock"
></div><h3 id="port.slv" class="impl"><code class="in-band">slv<span class="type-annotation">: AXI_LITE.Slave</span></code></h3><div class="docblock"
></div><h3 id="port.wr_active_o" class="impl"><code class="in-band">wr_active_o<span class="type-annotation">: output logic  [REG_NUM_BYTES-1:0]</span></code></h3><div class="docblock"
></div><h3 id="port.rd_active_o" class="impl"><code class="in-band">rd_active_o<span class="type-annotation">: output logic  [REG_NUM_BYTES-1:0]</span></code></h3><div class="docblock"
></div><h3 id="port.reg_d_i" class="impl"><code class="in-band">reg_d_i<span class="type-annotation">: input  byte_t [REG_NUM_BYTES-1:0]</span></code></h3><div class="docblock"
></div><h3 id="port.reg_load_i" class="impl"><code class="in-band">reg_load_i<span class="type-annotation">: input  logic  [REG_NUM_BYTES-1:0]</span></code></h3><div class="docblock"
></div><h3 id="port.reg_q_o" class="impl"><code class="in-band">reg_q_o<span class="type-annotation">: output byte_t [REG_NUM_BYTES-1:0]</span></code></h3><div class="docblock"
></div><h2 id="types" class="section-header"><a href="#types">Types<a></h2>
<table>
<tr><td><a class="type" href="type.addr_t.html">addr_t</a></td><td></td></tr><tr><td><a class="type" href="type.data_t.html">data_t</a></td><td></td></tr><tr><td><a class="type" href="type.strb_t.html">strb_t</a></td><td></td></tr><tr><td><a class="type" href="type.aw_chan_lite_t.html">aw_chan_lite_t</a></td><td></td></tr><tr><td><a class="type" href="type.w_chan_lite_t.html">w_chan_lite_t</a></td><td></td></tr><tr><td><a class="type" href="type.b_chan_lite_t.html">b_chan_lite_t</a></td><td></td></tr><tr><td><a class="type" href="type.ar_chan_lite_t.html">ar_chan_lite_t</a></td><td></td></tr><tr><td><a class="type" href="type.r_chan_lite_t.html">r_chan_lite_t</a></td><td></td></tr><tr><td><a class="type" href="type.axi_lite_req_t.html">axi_lite_req_t</a></td><td></td></tr><tr><td><a class="type" href="type.axi_lite_resp_t.html">axi_lite_resp_t</a></td><td></td></tr></table>
<h2 id="signals" class="section-header"><a href="#signals">Signals</a></h2>
<h3 id="signal.axi_lite_req" class="impl"><code class="in-band">axi_lite_req<span class="type-annotation">: axi_lite_req_t</span></code></h3><div class="docblock"
></div><h3 id="signal.axi_lite_resp" class="impl"><code class="in-band">axi_lite_resp<span class="type-annotation">: axi_lite_resp_t</span></code></h3><div class="docblock"
></div></section>
</body>
</html>
