<stg><name>compute_Pipeline_VITIS_LOOP_142_4</name>


<trans_list>

<trans id="77" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="72" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="73" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="74" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %j_4 = alloca i32 1

]]></Node>
<StgValue><ssdm name="j_4"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
newFuncRoot:1 %tmp_36_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %tmp_36

]]></Node>
<StgValue><ssdm name="tmp_36_read"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:2 %tmp_1_read = read i16 @_ssdm_op_Read.ap_auto.half, i16 %tmp_1

]]></Node>
<StgValue><ssdm name="tmp_1_read"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
newFuncRoot:3 %k_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %k

]]></Node>
<StgValue><ssdm name="k_read"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:4 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_4_1, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:5 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_4_0, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:6 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_3_1, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:7 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_3_0, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:8 %store_ln0 = store i7 0, i7 %j_4

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:9 %br_ln0 = br void %for.inc26

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.inc26:0 %j = load i7 %j_4

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc26:1 %icmp_ln142 = icmp_eq  i7 %j, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln142"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc26:2 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc26:3 %add_ln142 = add i7 %j, i7 1

]]></Node>
<StgValue><ssdm name="add_ln142"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc26:4 %br_ln142 = br i1 %icmp_ln142, void %fpga_resource_limit_hint.for.inc26.3_begin, void %fpga_resource_limit_hint.VITIS_LOOP_142_4.2_end.exitStub

]]></Node>
<StgValue><ssdm name="br_ln142"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.3_begin:2 %rbegin7 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_6

]]></Node>
<StgValue><ssdm name="rbegin7"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.3_begin:3 %rbegin9 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_21

]]></Node>
<StgValue><ssdm name="rbegin9"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="5" op_0_bw="5" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_limit_hint.for.inc26.3_begin:4 %lshr_ln5 = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %j, i32 1, i32 5

]]></Node>
<StgValue><ssdm name="lshr_ln5"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="11" op_0_bw="11" op_1_bw="6" op_2_bw="5">
<![CDATA[
fpga_resource_limit_hint.for.inc26.3_begin:5 %add_ln1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %k_read, i5 %lshr_ln5

]]></Node>
<StgValue><ssdm name="add_ln1"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.3_begin:6 %zext_ln146 = zext i11 %add_ln1

]]></Node>
<StgValue><ssdm name="zext_ln146"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_limit_hint.for.inc26.3_begin:7 %reg_file_3_0_addr = getelementptr i16 %reg_file_3_0, i64 0, i64 %zext_ln146

]]></Node>
<StgValue><ssdm name="reg_file_3_0_addr"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_limit_hint.for.inc26.3_begin:8 %reg_file_3_1_addr = getelementptr i16 %reg_file_3_1, i64 0, i64 %zext_ln146

]]></Node>
<StgValue><ssdm name="reg_file_3_1_addr"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="7">
<![CDATA[
fpga_resource_limit_hint.for.inc26.3_begin:9 %trunc_ln146 = trunc i7 %j

]]></Node>
<StgValue><ssdm name="trunc_ln146"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.3_begin:10 %reg_file_3_0_load = load i11 %reg_file_3_0_addr

]]></Node>
<StgValue><ssdm name="reg_file_3_0_load"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.3_begin:11 %reg_file_3_1_load = load i11 %reg_file_3_1_addr

]]></Node>
<StgValue><ssdm name="reg_file_3_1_load"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.3_begin:22 %br_ln146 = br i1 %trunc_ln146, void %arrayidx2545.case.0, void %arrayidx2545.case.1

]]></Node>
<StgValue><ssdm name="br_ln146"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.4_end:0 %specresourcelimit_ln146 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_22, void @empty_12, void @empty_12, void @empty_12

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln146"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.for.inc26.4_end:1 %rend10 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_21, i32 %rbegin9

]]></Node>
<StgValue><ssdm name="rend10"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.4_end:2 %specresourcelimit_ln146 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_10, void @empty_12, void @empty_12, void @empty_12

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln146"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.for.inc26.4_end:3 %rend8 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_6, i32 %rbegin7

]]></Node>
<StgValue><ssdm name="rend8"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.4_end:4 %store_ln142 = store i7 %add_ln142, i7 %j_4

]]></Node>
<StgValue><ssdm name="store_ln142"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.4_end:5 %br_ln142 = br void %for.inc26

]]></Node>
<StgValue><ssdm name="br_ln142"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="40" st_id="2" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.3_begin:10 %reg_file_3_0_load = load i11 %reg_file_3_0_addr

]]></Node>
<StgValue><ssdm name="reg_file_3_0_load"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.3_begin:11 %reg_file_3_1_load = load i11 %reg_file_3_1_addr

]]></Node>
<StgValue><ssdm name="reg_file_3_1_load"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
fpga_resource_limit_hint.for.inc26.3_begin:12 %tmp_s = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_3_0_load, i16 %reg_file_3_1_load, i1 %trunc_ln146

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="2" lat="2">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc26.3_begin:13 %mul = hmul i16 %tmp_1_read, i16 %tmp_s

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="11" op_0_bw="11" op_1_bw="6" op_2_bw="5">
<![CDATA[
fpga_resource_limit_hint.for.inc26.3_begin:14 %add_ln146_1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %tmp_36_read, i5 %lshr_ln5

]]></Node>
<StgValue><ssdm name="add_ln146_1"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="64" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.3_begin:15 %zext_ln146_1 = zext i11 %add_ln146_1

]]></Node>
<StgValue><ssdm name="zext_ln146_1"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_limit_hint.for.inc26.3_begin:16 %reg_file_4_0_addr = getelementptr i16 %reg_file_4_0, i64 0, i64 %zext_ln146_1

]]></Node>
<StgValue><ssdm name="reg_file_4_0_addr"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_limit_hint.for.inc26.3_begin:17 %reg_file_4_1_addr = getelementptr i16 %reg_file_4_1, i64 0, i64 %zext_ln146_1

]]></Node>
<StgValue><ssdm name="reg_file_4_1_addr"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.3_begin:18 %reg_file_4_0_load = load i11 %reg_file_4_0_addr

]]></Node>
<StgValue><ssdm name="reg_file_4_0_load"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.3_begin:19 %reg_file_4_1_load = load i11 %reg_file_4_1_addr

]]></Node>
<StgValue><ssdm name="reg_file_4_1_load"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="50" st_id="3" stage="1" lat="2">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc26.3_begin:13 %mul = hmul i16 %tmp_1_read, i16 %tmp_s

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.3_begin:18 %reg_file_4_0_load = load i11 %reg_file_4_0_addr

]]></Node>
<StgValue><ssdm name="reg_file_4_0_load"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc26.3_begin:19 %reg_file_4_1_load = load i11 %reg_file_4_1_addr

]]></Node>
<StgValue><ssdm name="reg_file_4_1_load"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
fpga_resource_limit_hint.for.inc26.3_begin:20 %tmp_35 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_4_0_load, i16 %reg_file_4_1_load, i1 %trunc_ln146

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="54" st_id="4" stage="2" lat="2">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc26.3_begin:21 %add = hadd i16 %tmp_35, i16 %mul

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="0">
<![CDATA[
fpga_resource_limit_hint.VITIS_LOOP_142_4.2_end.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="55" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.3_begin:0 %specpipeline_ln143 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_12

]]></Node>
<StgValue><ssdm name="specpipeline_ln143"/></StgValue>
</operation>

<operation id="56" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc26.3_begin:1 %specloopname_ln130 = specloopname void @_ssdm_op_SpecLoopName, void @empty_25

]]></Node>
<StgValue><ssdm name="specloopname_ln130"/></StgValue>
</operation>

<operation id="57" st_id="5" stage="1" lat="2">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc26.3_begin:21 %add = hadd i16 %tmp_35, i16 %mul

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="58" st_id="5" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln146" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="16" op_1_bw="11" op_2_bw="0">
<![CDATA[
arrayidx2545.case.0:0 %store_ln146 = store i16 %add, i11 %reg_file_4_0_addr

]]></Node>
<StgValue><ssdm name="store_ln146"/></StgValue>
</operation>

<operation id="59" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln146" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0">
<![CDATA[
arrayidx2545.case.0:1 %br_ln146 = br void %fpga_resource_limit_hint.for.inc26.4_end

]]></Node>
<StgValue><ssdm name="br_ln146"/></StgValue>
</operation>

<operation id="60" st_id="5" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln146" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="16" op_1_bw="11" op_2_bw="0">
<![CDATA[
arrayidx2545.case.1:0 %store_ln146 = store i16 %add, i11 %reg_file_4_1_addr

]]></Node>
<StgValue><ssdm name="store_ln146"/></StgValue>
</operation>

<operation id="61" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln146" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0">
<![CDATA[
arrayidx2545.case.1:1 %br_ln146 = br void %fpga_resource_limit_hint.for.inc26.4_end

]]></Node>
<StgValue><ssdm name="br_ln146"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="78" name="reg_file_4_1" dir="2" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="reg_file_4_1"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</port>
<port id="79" name="reg_file_4_0" dir="2" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="reg_file_4_0"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</port>
<port id="80" name="reg_file_3_1" dir="0" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="reg_file_3_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="81" name="reg_file_3_0" dir="0" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="reg_file_3_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="82" name="k" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="k"/></StgValue>
</port>
<port id="83" name="tmp_1" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="tmp_1"/></StgValue>
</port>
<port id="84" name="tmp_36" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="tmp_36"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="86" from="StgValue_85" to="j_4" fromId="85" toId="8">
</dataflow>
<dataflow id="88" from="_ssdm_op_Read.ap_auto.i6" to="tmp_36_read" fromId="87" toId="9">
</dataflow>
<dataflow id="89" from="tmp_36" to="tmp_36_read" fromId="84" toId="9">
</dataflow>
<dataflow id="91" from="_ssdm_op_Read.ap_auto.half" to="tmp_1_read" fromId="90" toId="10">
</dataflow>
<dataflow id="92" from="tmp_1" to="tmp_1_read" fromId="83" toId="10">
</dataflow>
<dataflow id="93" from="_ssdm_op_Read.ap_auto.i6" to="k_read" fromId="87" toId="11">
</dataflow>
<dataflow id="94" from="k" to="k_read" fromId="82" toId="11">
</dataflow>
<dataflow id="96" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="95" toId="12">
</dataflow>
<dataflow id="97" from="reg_file_4_1" to="specmemcore_ln0" fromId="78" toId="12">
</dataflow>
<dataflow id="99" from="StgValue_98" to="specmemcore_ln0" fromId="98" toId="12">
</dataflow>
<dataflow id="101" from="StgValue_100" to="specmemcore_ln0" fromId="100" toId="12">
</dataflow>
<dataflow id="103" from="StgValue_102" to="specmemcore_ln0" fromId="102" toId="12">
</dataflow>
<dataflow id="104" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="95" toId="13">
</dataflow>
<dataflow id="105" from="reg_file_4_0" to="specmemcore_ln0" fromId="79" toId="13">
</dataflow>
<dataflow id="106" from="StgValue_98" to="specmemcore_ln0" fromId="98" toId="13">
</dataflow>
<dataflow id="107" from="StgValue_100" to="specmemcore_ln0" fromId="100" toId="13">
</dataflow>
<dataflow id="108" from="StgValue_102" to="specmemcore_ln0" fromId="102" toId="13">
</dataflow>
<dataflow id="109" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="95" toId="14">
</dataflow>
<dataflow id="110" from="reg_file_3_1" to="specmemcore_ln0" fromId="80" toId="14">
</dataflow>
<dataflow id="111" from="StgValue_98" to="specmemcore_ln0" fromId="98" toId="14">
</dataflow>
<dataflow id="112" from="StgValue_100" to="specmemcore_ln0" fromId="100" toId="14">
</dataflow>
<dataflow id="113" from="StgValue_102" to="specmemcore_ln0" fromId="102" toId="14">
</dataflow>
<dataflow id="114" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="95" toId="15">
</dataflow>
<dataflow id="115" from="reg_file_3_0" to="specmemcore_ln0" fromId="81" toId="15">
</dataflow>
<dataflow id="116" from="StgValue_98" to="specmemcore_ln0" fromId="98" toId="15">
</dataflow>
<dataflow id="117" from="StgValue_100" to="specmemcore_ln0" fromId="100" toId="15">
</dataflow>
<dataflow id="118" from="StgValue_102" to="specmemcore_ln0" fromId="102" toId="15">
</dataflow>
<dataflow id="120" from="StgValue_119" to="store_ln0" fromId="119" toId="16">
</dataflow>
<dataflow id="121" from="j_4" to="store_ln0" fromId="8" toId="16">
</dataflow>
<dataflow id="122" from="j_4" to="j" fromId="8" toId="18">
</dataflow>
<dataflow id="123" from="j" to="icmp_ln142" fromId="18" toId="19">
</dataflow>
<dataflow id="125" from="StgValue_124" to="icmp_ln142" fromId="124" toId="19">
</dataflow>
<dataflow id="127" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="126" toId="20">
</dataflow>
<dataflow id="129" from="StgValue_128" to="empty" fromId="128" toId="20">
</dataflow>
<dataflow id="130" from="StgValue_128" to="empty" fromId="128" toId="20">
</dataflow>
<dataflow id="131" from="StgValue_128" to="empty" fromId="128" toId="20">
</dataflow>
<dataflow id="132" from="j" to="add_ln142" fromId="18" toId="21">
</dataflow>
<dataflow id="134" from="StgValue_133" to="add_ln142" fromId="133" toId="21">
</dataflow>
<dataflow id="135" from="icmp_ln142" to="br_ln142" fromId="19" toId="22">
</dataflow>
<dataflow id="137" from="_ssdm_op_SpecRegionBegin" to="rbegin7" fromId="136" toId="23">
</dataflow>
<dataflow id="139" from="empty_6" to="rbegin7" fromId="138" toId="23">
</dataflow>
<dataflow id="140" from="_ssdm_op_SpecRegionBegin" to="rbegin9" fromId="136" toId="24">
</dataflow>
<dataflow id="142" from="empty_21" to="rbegin9" fromId="141" toId="24">
</dataflow>
<dataflow id="144" from="_ssdm_op_PartSelect.i5.i7.i32.i32" to="lshr_ln5" fromId="143" toId="25">
</dataflow>
<dataflow id="145" from="j" to="lshr_ln5" fromId="18" toId="25">
</dataflow>
<dataflow id="146" from="StgValue_85" to="lshr_ln5" fromId="85" toId="25">
</dataflow>
<dataflow id="148" from="StgValue_147" to="lshr_ln5" fromId="147" toId="25">
</dataflow>
<dataflow id="150" from="_ssdm_op_BitConcatenate.i11.i6.i5" to="add_ln1" fromId="149" toId="26">
</dataflow>
<dataflow id="151" from="k_read" to="add_ln1" fromId="11" toId="26">
</dataflow>
<dataflow id="152" from="lshr_ln5" to="add_ln1" fromId="25" toId="26">
</dataflow>
<dataflow id="153" from="add_ln1" to="zext_ln146" fromId="26" toId="27">
</dataflow>
<dataflow id="154" from="reg_file_3_0" to="reg_file_3_0_addr" fromId="81" toId="28">
</dataflow>
<dataflow id="156" from="StgValue_155" to="reg_file_3_0_addr" fromId="155" toId="28">
</dataflow>
<dataflow id="157" from="zext_ln146" to="reg_file_3_0_addr" fromId="27" toId="28">
</dataflow>
<dataflow id="158" from="reg_file_3_1" to="reg_file_3_1_addr" fromId="80" toId="29">
</dataflow>
<dataflow id="159" from="StgValue_155" to="reg_file_3_1_addr" fromId="155" toId="29">
</dataflow>
<dataflow id="160" from="zext_ln146" to="reg_file_3_1_addr" fromId="27" toId="29">
</dataflow>
<dataflow id="161" from="j" to="trunc_ln146" fromId="18" toId="30">
</dataflow>
<dataflow id="162" from="reg_file_3_0_addr" to="reg_file_3_0_load" fromId="28" toId="31">
</dataflow>
<dataflow id="163" from="reg_file_3_1_addr" to="reg_file_3_1_load" fromId="29" toId="32">
</dataflow>
<dataflow id="164" from="trunc_ln146" to="br_ln146" fromId="30" toId="33">
</dataflow>
<dataflow id="166" from="_ssdm_op_SpecResourceLimit" to="specresourcelimit_ln146" fromId="165" toId="34">
</dataflow>
<dataflow id="168" from="StgValue_167" to="specresourcelimit_ln146" fromId="167" toId="34">
</dataflow>
<dataflow id="170" from="empty_22" to="specresourcelimit_ln146" fromId="169" toId="34">
</dataflow>
<dataflow id="172" from="empty_12" to="specresourcelimit_ln146" fromId="171" toId="34">
</dataflow>
<dataflow id="173" from="empty_12" to="specresourcelimit_ln146" fromId="171" toId="34">
</dataflow>
<dataflow id="174" from="empty_12" to="specresourcelimit_ln146" fromId="171" toId="34">
</dataflow>
<dataflow id="176" from="_ssdm_op_SpecRegionEnd" to="rend10" fromId="175" toId="35">
</dataflow>
<dataflow id="177" from="empty_21" to="rend10" fromId="141" toId="35">
</dataflow>
<dataflow id="178" from="rbegin9" to="rend10" fromId="24" toId="35">
</dataflow>
<dataflow id="179" from="_ssdm_op_SpecResourceLimit" to="specresourcelimit_ln146" fromId="165" toId="36">
</dataflow>
<dataflow id="180" from="StgValue_167" to="specresourcelimit_ln146" fromId="167" toId="36">
</dataflow>
<dataflow id="182" from="empty_10" to="specresourcelimit_ln146" fromId="181" toId="36">
</dataflow>
<dataflow id="183" from="empty_12" to="specresourcelimit_ln146" fromId="171" toId="36">
</dataflow>
<dataflow id="184" from="empty_12" to="specresourcelimit_ln146" fromId="171" toId="36">
</dataflow>
<dataflow id="185" from="empty_12" to="specresourcelimit_ln146" fromId="171" toId="36">
</dataflow>
<dataflow id="186" from="_ssdm_op_SpecRegionEnd" to="rend8" fromId="175" toId="37">
</dataflow>
<dataflow id="187" from="empty_6" to="rend8" fromId="138" toId="37">
</dataflow>
<dataflow id="188" from="rbegin7" to="rend8" fromId="23" toId="37">
</dataflow>
<dataflow id="189" from="add_ln142" to="store_ln142" fromId="21" toId="38">
</dataflow>
<dataflow id="190" from="j_4" to="store_ln142" fromId="8" toId="38">
</dataflow>
<dataflow id="191" from="reg_file_3_0_addr" to="reg_file_3_0_load" fromId="28" toId="40">
</dataflow>
<dataflow id="192" from="reg_file_3_1_addr" to="reg_file_3_1_load" fromId="29" toId="41">
</dataflow>
<dataflow id="194" from="_ssdm_op_Mux.ap_auto.2f16.i1" to="tmp_s" fromId="193" toId="42">
</dataflow>
<dataflow id="195" from="reg_file_3_0_load" to="tmp_s" fromId="40" toId="42">
</dataflow>
<dataflow id="196" from="reg_file_3_1_load" to="tmp_s" fromId="41" toId="42">
</dataflow>
<dataflow id="197" from="trunc_ln146" to="tmp_s" fromId="30" toId="42">
</dataflow>
<dataflow id="198" from="tmp_1_read" to="mul" fromId="10" toId="43">
</dataflow>
<dataflow id="199" from="tmp_s" to="mul" fromId="42" toId="43">
</dataflow>
<dataflow id="200" from="_ssdm_op_BitConcatenate.i11.i6.i5" to="add_ln146_1" fromId="149" toId="44">
</dataflow>
<dataflow id="201" from="tmp_36_read" to="add_ln146_1" fromId="9" toId="44">
</dataflow>
<dataflow id="202" from="lshr_ln5" to="add_ln146_1" fromId="25" toId="44">
</dataflow>
<dataflow id="203" from="add_ln146_1" to="zext_ln146_1" fromId="44" toId="45">
</dataflow>
<dataflow id="204" from="reg_file_4_0" to="reg_file_4_0_addr" fromId="79" toId="46">
</dataflow>
<dataflow id="205" from="StgValue_155" to="reg_file_4_0_addr" fromId="155" toId="46">
</dataflow>
<dataflow id="206" from="zext_ln146_1" to="reg_file_4_0_addr" fromId="45" toId="46">
</dataflow>
<dataflow id="207" from="reg_file_4_1" to="reg_file_4_1_addr" fromId="78" toId="47">
</dataflow>
<dataflow id="208" from="StgValue_155" to="reg_file_4_1_addr" fromId="155" toId="47">
</dataflow>
<dataflow id="209" from="zext_ln146_1" to="reg_file_4_1_addr" fromId="45" toId="47">
</dataflow>
<dataflow id="210" from="reg_file_4_0_addr" to="reg_file_4_0_load" fromId="46" toId="48">
</dataflow>
<dataflow id="211" from="reg_file_4_1_addr" to="reg_file_4_1_load" fromId="47" toId="49">
</dataflow>
<dataflow id="212" from="tmp_1_read" to="mul" fromId="10" toId="50">
</dataflow>
<dataflow id="213" from="tmp_s" to="mul" fromId="42" toId="50">
</dataflow>
<dataflow id="214" from="reg_file_4_0_addr" to="reg_file_4_0_load" fromId="46" toId="51">
</dataflow>
<dataflow id="215" from="reg_file_4_1_addr" to="reg_file_4_1_load" fromId="47" toId="52">
</dataflow>
<dataflow id="216" from="_ssdm_op_Mux.ap_auto.2f16.i1" to="tmp_35" fromId="193" toId="53">
</dataflow>
<dataflow id="217" from="reg_file_4_0_load" to="tmp_35" fromId="51" toId="53">
</dataflow>
<dataflow id="218" from="reg_file_4_1_load" to="tmp_35" fromId="52" toId="53">
</dataflow>
<dataflow id="219" from="trunc_ln146" to="tmp_35" fromId="30" toId="53">
</dataflow>
<dataflow id="220" from="tmp_35" to="add" fromId="53" toId="54">
</dataflow>
<dataflow id="221" from="mul" to="add" fromId="50" toId="54">
</dataflow>
<dataflow id="223" from="_ssdm_op_SpecPipeline" to="specpipeline_ln143" fromId="222" toId="55">
</dataflow>
<dataflow id="225" from="StgValue_224" to="specpipeline_ln143" fromId="224" toId="55">
</dataflow>
<dataflow id="227" from="StgValue_226" to="specpipeline_ln143" fromId="226" toId="55">
</dataflow>
<dataflow id="228" from="StgValue_226" to="specpipeline_ln143" fromId="226" toId="55">
</dataflow>
<dataflow id="229" from="StgValue_226" to="specpipeline_ln143" fromId="226" toId="55">
</dataflow>
<dataflow id="230" from="empty_12" to="specpipeline_ln143" fromId="171" toId="55">
</dataflow>
<dataflow id="232" from="_ssdm_op_SpecLoopName" to="specloopname_ln130" fromId="231" toId="56">
</dataflow>
<dataflow id="234" from="empty_25" to="specloopname_ln130" fromId="233" toId="56">
</dataflow>
<dataflow id="235" from="tmp_35" to="add" fromId="53" toId="57">
</dataflow>
<dataflow id="236" from="mul" to="add" fromId="50" toId="57">
</dataflow>
<dataflow id="237" from="add" to="store_ln146" fromId="57" toId="58">
</dataflow>
<dataflow id="238" from="reg_file_4_0_addr" to="store_ln146" fromId="46" toId="58">
</dataflow>
<dataflow id="239" from="add" to="store_ln146" fromId="57" toId="60">
</dataflow>
<dataflow id="240" from="reg_file_4_1_addr" to="store_ln146" fromId="47" toId="60">
</dataflow>
<dataflow id="241" from="icmp_ln142" to="StgValue_2" fromId="19" toId="2">
</dataflow>
<dataflow id="242" from="trunc_ln146" to="StgValue_6" fromId="30" toId="6">
</dataflow>
<dataflow id="243" from="icmp_ln142" to="StgValue_5" fromId="19" toId="5">
</dataflow>
</dataflows>


</stg>
