Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Sat May 18 19:59:56 2024
| Host         : Sobremesa running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file proyecto_timing_summary_routed.rpt -pb proyecto_timing_summary_routed.pb -rpx proyecto_timing_summary_routed.rpx -warn_on_violation
| Design       : proyecto
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  14          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.697        0.000                      0                  250        0.156        0.000                      0                  250        4.500        0.000                       0                    99  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
sysClk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sysClk              2.697        0.000                      0                  250        0.156        0.000                      0                  250        4.500        0.000                       0                    99  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sysClk                      


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sysClk
  To Clock:  sysClk

Setup :            0  Failing Endpoints,  Worst Slack        2.697ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.156ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.697ns  (required time - arrival time)
  Source:                 x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            x_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        6.817ns  (logic 3.429ns (50.301%)  route 3.388ns (49.699%))
  Logic Levels:           11  (CARRY4=8 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.626     5.147    clk_IBUF_BUFG
    SLICE_X5Y17          FDRE                                         r  x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y17          FDRE (Prop_fdre_C_Q)         0.419     5.566 r  x_reg[1]/Q
                         net (fo=5, routed)           0.674     6.240    screenInteface/Q[1]
    SLICE_X3Y16          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831     7.071 r  screenInteface/x_reg[3]_i_33/CO[3]
                         net (fo=1, routed)           0.000     7.071    screenInteface/x_reg[3]_i_33_n_0
    SLICE_X3Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.185 r  screenInteface/x_reg[3]_i_32/CO[3]
                         net (fo=1, routed)           0.000     7.185    screenInteface/x_reg[3]_i_32_n_0
    SLICE_X3Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.299 r  screenInteface/x_reg[3]_i_31/CO[3]
                         net (fo=1, routed)           0.000     7.299    screenInteface/x_reg[3]_i_31_n_0
    SLICE_X3Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.413 r  screenInteface/x_reg[3]_i_30/CO[3]
                         net (fo=1, routed)           0.000     7.413    screenInteface/x_reg[3]_i_30_n_0
    SLICE_X3Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.527 r  screenInteface/x_reg[3]_i_29/CO[3]
                         net (fo=1, routed)           0.000     7.527    screenInteface/x_reg[3]_i_29_n_0
    SLICE_X3Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.641 r  screenInteface/x_reg[3]_i_24/CO[3]
                         net (fo=1, routed)           0.000     7.641    screenInteface/x_reg[3]_i_24_n_0
    SLICE_X3Y22          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.975 f  screenInteface/x_reg[3]_i_23/O[1]
                         net (fo=1, routed)           0.703     8.678    screenInteface/x2[26]
    SLICE_X2Y20          LUT3 (Prop_lut3_I0_O)        0.303     8.981 r  screenInteface/x[3]_i_10/O
                         net (fo=1, routed)           0.000     8.981    screenInteface/x[3]_i_10_n_0
    SLICE_X2Y20          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538     9.519 r  screenInteface/x_reg[3]_i_3/CO[2]
                         net (fo=1, routed)           0.690    10.209    screenInteface/x1
    SLICE_X8Y21          LUT6 (Prop_lut6_I1_O)        0.310    10.519 r  screenInteface/x[3]_i_1/O
                         net (fo=32, routed)          0.639    11.158    screenInteface/x0
    SLICE_X5Y17          LUT3 (Prop_lut3_I2_O)        0.124    11.282 r  screenInteface/x[30]_i_1/O
                         net (fo=27, routed)          0.682    11.964    screenInteface_n_15
    SLICE_X4Y17          FDRE                                         r  x_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.509    14.850    clk_IBUF_BUFG
    SLICE_X4Y17          FDRE                                         r  x_reg[10]/C
                         clock pessimism              0.275    15.125    
                         clock uncertainty           -0.035    15.090    
    SLICE_X4Y17          FDRE (Setup_fdre_C_R)       -0.429    14.661    x_reg[10]
  -------------------------------------------------------------------
                         required time                         14.661    
                         arrival time                         -11.964    
  -------------------------------------------------------------------
                         slack                                  2.697    

Slack (MET) :             2.697ns  (required time - arrival time)
  Source:                 x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            x_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        6.817ns  (logic 3.429ns (50.301%)  route 3.388ns (49.699%))
  Logic Levels:           11  (CARRY4=8 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.626     5.147    clk_IBUF_BUFG
    SLICE_X5Y17          FDRE                                         r  x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y17          FDRE (Prop_fdre_C_Q)         0.419     5.566 r  x_reg[1]/Q
                         net (fo=5, routed)           0.674     6.240    screenInteface/Q[1]
    SLICE_X3Y16          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831     7.071 r  screenInteface/x_reg[3]_i_33/CO[3]
                         net (fo=1, routed)           0.000     7.071    screenInteface/x_reg[3]_i_33_n_0
    SLICE_X3Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.185 r  screenInteface/x_reg[3]_i_32/CO[3]
                         net (fo=1, routed)           0.000     7.185    screenInteface/x_reg[3]_i_32_n_0
    SLICE_X3Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.299 r  screenInteface/x_reg[3]_i_31/CO[3]
                         net (fo=1, routed)           0.000     7.299    screenInteface/x_reg[3]_i_31_n_0
    SLICE_X3Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.413 r  screenInteface/x_reg[3]_i_30/CO[3]
                         net (fo=1, routed)           0.000     7.413    screenInteface/x_reg[3]_i_30_n_0
    SLICE_X3Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.527 r  screenInteface/x_reg[3]_i_29/CO[3]
                         net (fo=1, routed)           0.000     7.527    screenInteface/x_reg[3]_i_29_n_0
    SLICE_X3Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.641 r  screenInteface/x_reg[3]_i_24/CO[3]
                         net (fo=1, routed)           0.000     7.641    screenInteface/x_reg[3]_i_24_n_0
    SLICE_X3Y22          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.975 f  screenInteface/x_reg[3]_i_23/O[1]
                         net (fo=1, routed)           0.703     8.678    screenInteface/x2[26]
    SLICE_X2Y20          LUT3 (Prop_lut3_I0_O)        0.303     8.981 r  screenInteface/x[3]_i_10/O
                         net (fo=1, routed)           0.000     8.981    screenInteface/x[3]_i_10_n_0
    SLICE_X2Y20          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538     9.519 r  screenInteface/x_reg[3]_i_3/CO[2]
                         net (fo=1, routed)           0.690    10.209    screenInteface/x1
    SLICE_X8Y21          LUT6 (Prop_lut6_I1_O)        0.310    10.519 r  screenInteface/x[3]_i_1/O
                         net (fo=32, routed)          0.639    11.158    screenInteface/x0
    SLICE_X5Y17          LUT3 (Prop_lut3_I2_O)        0.124    11.282 r  screenInteface/x[30]_i_1/O
                         net (fo=27, routed)          0.682    11.964    screenInteface_n_15
    SLICE_X4Y17          FDRE                                         r  x_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.509    14.850    clk_IBUF_BUFG
    SLICE_X4Y17          FDRE                                         r  x_reg[11]/C
                         clock pessimism              0.275    15.125    
                         clock uncertainty           -0.035    15.090    
    SLICE_X4Y17          FDRE (Setup_fdre_C_R)       -0.429    14.661    x_reg[11]
  -------------------------------------------------------------------
                         required time                         14.661    
                         arrival time                         -11.964    
  -------------------------------------------------------------------
                         slack                                  2.697    

Slack (MET) :             2.697ns  (required time - arrival time)
  Source:                 x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            x_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        6.817ns  (logic 3.429ns (50.301%)  route 3.388ns (49.699%))
  Logic Levels:           11  (CARRY4=8 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.626     5.147    clk_IBUF_BUFG
    SLICE_X5Y17          FDRE                                         r  x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y17          FDRE (Prop_fdre_C_Q)         0.419     5.566 r  x_reg[1]/Q
                         net (fo=5, routed)           0.674     6.240    screenInteface/Q[1]
    SLICE_X3Y16          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831     7.071 r  screenInteface/x_reg[3]_i_33/CO[3]
                         net (fo=1, routed)           0.000     7.071    screenInteface/x_reg[3]_i_33_n_0
    SLICE_X3Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.185 r  screenInteface/x_reg[3]_i_32/CO[3]
                         net (fo=1, routed)           0.000     7.185    screenInteface/x_reg[3]_i_32_n_0
    SLICE_X3Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.299 r  screenInteface/x_reg[3]_i_31/CO[3]
                         net (fo=1, routed)           0.000     7.299    screenInteface/x_reg[3]_i_31_n_0
    SLICE_X3Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.413 r  screenInteface/x_reg[3]_i_30/CO[3]
                         net (fo=1, routed)           0.000     7.413    screenInteface/x_reg[3]_i_30_n_0
    SLICE_X3Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.527 r  screenInteface/x_reg[3]_i_29/CO[3]
                         net (fo=1, routed)           0.000     7.527    screenInteface/x_reg[3]_i_29_n_0
    SLICE_X3Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.641 r  screenInteface/x_reg[3]_i_24/CO[3]
                         net (fo=1, routed)           0.000     7.641    screenInteface/x_reg[3]_i_24_n_0
    SLICE_X3Y22          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.975 f  screenInteface/x_reg[3]_i_23/O[1]
                         net (fo=1, routed)           0.703     8.678    screenInteface/x2[26]
    SLICE_X2Y20          LUT3 (Prop_lut3_I0_O)        0.303     8.981 r  screenInteface/x[3]_i_10/O
                         net (fo=1, routed)           0.000     8.981    screenInteface/x[3]_i_10_n_0
    SLICE_X2Y20          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538     9.519 r  screenInteface/x_reg[3]_i_3/CO[2]
                         net (fo=1, routed)           0.690    10.209    screenInteface/x1
    SLICE_X8Y21          LUT6 (Prop_lut6_I1_O)        0.310    10.519 r  screenInteface/x[3]_i_1/O
                         net (fo=32, routed)          0.639    11.158    screenInteface/x0
    SLICE_X5Y17          LUT3 (Prop_lut3_I2_O)        0.124    11.282 r  screenInteface/x[30]_i_1/O
                         net (fo=27, routed)          0.682    11.964    screenInteface_n_15
    SLICE_X4Y17          FDRE                                         r  x_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.509    14.850    clk_IBUF_BUFG
    SLICE_X4Y17          FDRE                                         r  x_reg[12]/C
                         clock pessimism              0.275    15.125    
                         clock uncertainty           -0.035    15.090    
    SLICE_X4Y17          FDRE (Setup_fdre_C_R)       -0.429    14.661    x_reg[12]
  -------------------------------------------------------------------
                         required time                         14.661    
                         arrival time                         -11.964    
  -------------------------------------------------------------------
                         slack                                  2.697    

Slack (MET) :             2.697ns  (required time - arrival time)
  Source:                 x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            x_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        6.817ns  (logic 3.429ns (50.301%)  route 3.388ns (49.699%))
  Logic Levels:           11  (CARRY4=8 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.626     5.147    clk_IBUF_BUFG
    SLICE_X5Y17          FDRE                                         r  x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y17          FDRE (Prop_fdre_C_Q)         0.419     5.566 r  x_reg[1]/Q
                         net (fo=5, routed)           0.674     6.240    screenInteface/Q[1]
    SLICE_X3Y16          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831     7.071 r  screenInteface/x_reg[3]_i_33/CO[3]
                         net (fo=1, routed)           0.000     7.071    screenInteface/x_reg[3]_i_33_n_0
    SLICE_X3Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.185 r  screenInteface/x_reg[3]_i_32/CO[3]
                         net (fo=1, routed)           0.000     7.185    screenInteface/x_reg[3]_i_32_n_0
    SLICE_X3Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.299 r  screenInteface/x_reg[3]_i_31/CO[3]
                         net (fo=1, routed)           0.000     7.299    screenInteface/x_reg[3]_i_31_n_0
    SLICE_X3Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.413 r  screenInteface/x_reg[3]_i_30/CO[3]
                         net (fo=1, routed)           0.000     7.413    screenInteface/x_reg[3]_i_30_n_0
    SLICE_X3Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.527 r  screenInteface/x_reg[3]_i_29/CO[3]
                         net (fo=1, routed)           0.000     7.527    screenInteface/x_reg[3]_i_29_n_0
    SLICE_X3Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.641 r  screenInteface/x_reg[3]_i_24/CO[3]
                         net (fo=1, routed)           0.000     7.641    screenInteface/x_reg[3]_i_24_n_0
    SLICE_X3Y22          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.975 f  screenInteface/x_reg[3]_i_23/O[1]
                         net (fo=1, routed)           0.703     8.678    screenInteface/x2[26]
    SLICE_X2Y20          LUT3 (Prop_lut3_I0_O)        0.303     8.981 r  screenInteface/x[3]_i_10/O
                         net (fo=1, routed)           0.000     8.981    screenInteface/x[3]_i_10_n_0
    SLICE_X2Y20          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538     9.519 r  screenInteface/x_reg[3]_i_3/CO[2]
                         net (fo=1, routed)           0.690    10.209    screenInteface/x1
    SLICE_X8Y21          LUT6 (Prop_lut6_I1_O)        0.310    10.519 r  screenInteface/x[3]_i_1/O
                         net (fo=32, routed)          0.639    11.158    screenInteface/x0
    SLICE_X5Y17          LUT3 (Prop_lut3_I2_O)        0.124    11.282 r  screenInteface/x[30]_i_1/O
                         net (fo=27, routed)          0.682    11.964    screenInteface_n_15
    SLICE_X4Y17          FDRE                                         r  x_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.509    14.850    clk_IBUF_BUFG
    SLICE_X4Y17          FDRE                                         r  x_reg[9]/C
                         clock pessimism              0.275    15.125    
                         clock uncertainty           -0.035    15.090    
    SLICE_X4Y17          FDRE (Setup_fdre_C_R)       -0.429    14.661    x_reg[9]
  -------------------------------------------------------------------
                         required time                         14.661    
                         arrival time                         -11.964    
  -------------------------------------------------------------------
                         slack                                  2.697    

Slack (MET) :             2.698ns  (required time - arrival time)
  Source:                 x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            x_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        6.810ns  (logic 3.429ns (50.353%)  route 3.381ns (49.647%))
  Logic Levels:           11  (CARRY4=8 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.626     5.147    clk_IBUF_BUFG
    SLICE_X5Y17          FDRE                                         r  x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y17          FDRE (Prop_fdre_C_Q)         0.419     5.566 r  x_reg[1]/Q
                         net (fo=5, routed)           0.674     6.240    screenInteface/Q[1]
    SLICE_X3Y16          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831     7.071 r  screenInteface/x_reg[3]_i_33/CO[3]
                         net (fo=1, routed)           0.000     7.071    screenInteface/x_reg[3]_i_33_n_0
    SLICE_X3Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.185 r  screenInteface/x_reg[3]_i_32/CO[3]
                         net (fo=1, routed)           0.000     7.185    screenInteface/x_reg[3]_i_32_n_0
    SLICE_X3Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.299 r  screenInteface/x_reg[3]_i_31/CO[3]
                         net (fo=1, routed)           0.000     7.299    screenInteface/x_reg[3]_i_31_n_0
    SLICE_X3Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.413 r  screenInteface/x_reg[3]_i_30/CO[3]
                         net (fo=1, routed)           0.000     7.413    screenInteface/x_reg[3]_i_30_n_0
    SLICE_X3Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.527 r  screenInteface/x_reg[3]_i_29/CO[3]
                         net (fo=1, routed)           0.000     7.527    screenInteface/x_reg[3]_i_29_n_0
    SLICE_X3Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.641 r  screenInteface/x_reg[3]_i_24/CO[3]
                         net (fo=1, routed)           0.000     7.641    screenInteface/x_reg[3]_i_24_n_0
    SLICE_X3Y22          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.975 f  screenInteface/x_reg[3]_i_23/O[1]
                         net (fo=1, routed)           0.703     8.678    screenInteface/x2[26]
    SLICE_X2Y20          LUT3 (Prop_lut3_I0_O)        0.303     8.981 r  screenInteface/x[3]_i_10/O
                         net (fo=1, routed)           0.000     8.981    screenInteface/x[3]_i_10_n_0
    SLICE_X2Y20          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538     9.519 r  screenInteface/x_reg[3]_i_3/CO[2]
                         net (fo=1, routed)           0.690    10.209    screenInteface/x1
    SLICE_X8Y21          LUT6 (Prop_lut6_I1_O)        0.310    10.519 r  screenInteface/x[3]_i_1/O
                         net (fo=32, routed)          0.639    11.158    screenInteface/x0
    SLICE_X5Y17          LUT3 (Prop_lut3_I2_O)        0.124    11.282 r  screenInteface/x[30]_i_1/O
                         net (fo=27, routed)          0.675    11.957    screenInteface_n_15
    SLICE_X4Y21          FDRE                                         r  x_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.505    14.846    clk_IBUF_BUFG
    SLICE_X4Y21          FDRE                                         r  x_reg[25]/C
                         clock pessimism              0.273    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X4Y21          FDRE (Setup_fdre_C_R)       -0.429    14.655    x_reg[25]
  -------------------------------------------------------------------
                         required time                         14.655    
                         arrival time                         -11.957    
  -------------------------------------------------------------------
                         slack                                  2.698    

Slack (MET) :             2.698ns  (required time - arrival time)
  Source:                 x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            x_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        6.810ns  (logic 3.429ns (50.353%)  route 3.381ns (49.647%))
  Logic Levels:           11  (CARRY4=8 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.626     5.147    clk_IBUF_BUFG
    SLICE_X5Y17          FDRE                                         r  x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y17          FDRE (Prop_fdre_C_Q)         0.419     5.566 r  x_reg[1]/Q
                         net (fo=5, routed)           0.674     6.240    screenInteface/Q[1]
    SLICE_X3Y16          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831     7.071 r  screenInteface/x_reg[3]_i_33/CO[3]
                         net (fo=1, routed)           0.000     7.071    screenInteface/x_reg[3]_i_33_n_0
    SLICE_X3Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.185 r  screenInteface/x_reg[3]_i_32/CO[3]
                         net (fo=1, routed)           0.000     7.185    screenInteface/x_reg[3]_i_32_n_0
    SLICE_X3Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.299 r  screenInteface/x_reg[3]_i_31/CO[3]
                         net (fo=1, routed)           0.000     7.299    screenInteface/x_reg[3]_i_31_n_0
    SLICE_X3Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.413 r  screenInteface/x_reg[3]_i_30/CO[3]
                         net (fo=1, routed)           0.000     7.413    screenInteface/x_reg[3]_i_30_n_0
    SLICE_X3Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.527 r  screenInteface/x_reg[3]_i_29/CO[3]
                         net (fo=1, routed)           0.000     7.527    screenInteface/x_reg[3]_i_29_n_0
    SLICE_X3Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.641 r  screenInteface/x_reg[3]_i_24/CO[3]
                         net (fo=1, routed)           0.000     7.641    screenInteface/x_reg[3]_i_24_n_0
    SLICE_X3Y22          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.975 f  screenInteface/x_reg[3]_i_23/O[1]
                         net (fo=1, routed)           0.703     8.678    screenInteface/x2[26]
    SLICE_X2Y20          LUT3 (Prop_lut3_I0_O)        0.303     8.981 r  screenInteface/x[3]_i_10/O
                         net (fo=1, routed)           0.000     8.981    screenInteface/x[3]_i_10_n_0
    SLICE_X2Y20          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538     9.519 r  screenInteface/x_reg[3]_i_3/CO[2]
                         net (fo=1, routed)           0.690    10.209    screenInteface/x1
    SLICE_X8Y21          LUT6 (Prop_lut6_I1_O)        0.310    10.519 r  screenInteface/x[3]_i_1/O
                         net (fo=32, routed)          0.639    11.158    screenInteface/x0
    SLICE_X5Y17          LUT3 (Prop_lut3_I2_O)        0.124    11.282 r  screenInteface/x[30]_i_1/O
                         net (fo=27, routed)          0.675    11.957    screenInteface_n_15
    SLICE_X4Y21          FDRE                                         r  x_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.505    14.846    clk_IBUF_BUFG
    SLICE_X4Y21          FDRE                                         r  x_reg[26]/C
                         clock pessimism              0.273    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X4Y21          FDRE (Setup_fdre_C_R)       -0.429    14.655    x_reg[26]
  -------------------------------------------------------------------
                         required time                         14.655    
                         arrival time                         -11.957    
  -------------------------------------------------------------------
                         slack                                  2.698    

Slack (MET) :             2.698ns  (required time - arrival time)
  Source:                 x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            x_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        6.810ns  (logic 3.429ns (50.353%)  route 3.381ns (49.647%))
  Logic Levels:           11  (CARRY4=8 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.626     5.147    clk_IBUF_BUFG
    SLICE_X5Y17          FDRE                                         r  x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y17          FDRE (Prop_fdre_C_Q)         0.419     5.566 r  x_reg[1]/Q
                         net (fo=5, routed)           0.674     6.240    screenInteface/Q[1]
    SLICE_X3Y16          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831     7.071 r  screenInteface/x_reg[3]_i_33/CO[3]
                         net (fo=1, routed)           0.000     7.071    screenInteface/x_reg[3]_i_33_n_0
    SLICE_X3Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.185 r  screenInteface/x_reg[3]_i_32/CO[3]
                         net (fo=1, routed)           0.000     7.185    screenInteface/x_reg[3]_i_32_n_0
    SLICE_X3Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.299 r  screenInteface/x_reg[3]_i_31/CO[3]
                         net (fo=1, routed)           0.000     7.299    screenInteface/x_reg[3]_i_31_n_0
    SLICE_X3Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.413 r  screenInteface/x_reg[3]_i_30/CO[3]
                         net (fo=1, routed)           0.000     7.413    screenInteface/x_reg[3]_i_30_n_0
    SLICE_X3Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.527 r  screenInteface/x_reg[3]_i_29/CO[3]
                         net (fo=1, routed)           0.000     7.527    screenInteface/x_reg[3]_i_29_n_0
    SLICE_X3Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.641 r  screenInteface/x_reg[3]_i_24/CO[3]
                         net (fo=1, routed)           0.000     7.641    screenInteface/x_reg[3]_i_24_n_0
    SLICE_X3Y22          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.975 f  screenInteface/x_reg[3]_i_23/O[1]
                         net (fo=1, routed)           0.703     8.678    screenInteface/x2[26]
    SLICE_X2Y20          LUT3 (Prop_lut3_I0_O)        0.303     8.981 r  screenInteface/x[3]_i_10/O
                         net (fo=1, routed)           0.000     8.981    screenInteface/x[3]_i_10_n_0
    SLICE_X2Y20          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538     9.519 r  screenInteface/x_reg[3]_i_3/CO[2]
                         net (fo=1, routed)           0.690    10.209    screenInteface/x1
    SLICE_X8Y21          LUT6 (Prop_lut6_I1_O)        0.310    10.519 r  screenInteface/x[3]_i_1/O
                         net (fo=32, routed)          0.639    11.158    screenInteface/x0
    SLICE_X5Y17          LUT3 (Prop_lut3_I2_O)        0.124    11.282 r  screenInteface/x[30]_i_1/O
                         net (fo=27, routed)          0.675    11.957    screenInteface_n_15
    SLICE_X4Y21          FDRE                                         r  x_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.505    14.846    clk_IBUF_BUFG
    SLICE_X4Y21          FDRE                                         r  x_reg[27]/C
                         clock pessimism              0.273    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X4Y21          FDRE (Setup_fdre_C_R)       -0.429    14.655    x_reg[27]
  -------------------------------------------------------------------
                         required time                         14.655    
                         arrival time                         -11.957    
  -------------------------------------------------------------------
                         slack                                  2.698    

Slack (MET) :             2.698ns  (required time - arrival time)
  Source:                 x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            x_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        6.810ns  (logic 3.429ns (50.353%)  route 3.381ns (49.647%))
  Logic Levels:           11  (CARRY4=8 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.626     5.147    clk_IBUF_BUFG
    SLICE_X5Y17          FDRE                                         r  x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y17          FDRE (Prop_fdre_C_Q)         0.419     5.566 r  x_reg[1]/Q
                         net (fo=5, routed)           0.674     6.240    screenInteface/Q[1]
    SLICE_X3Y16          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831     7.071 r  screenInteface/x_reg[3]_i_33/CO[3]
                         net (fo=1, routed)           0.000     7.071    screenInteface/x_reg[3]_i_33_n_0
    SLICE_X3Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.185 r  screenInteface/x_reg[3]_i_32/CO[3]
                         net (fo=1, routed)           0.000     7.185    screenInteface/x_reg[3]_i_32_n_0
    SLICE_X3Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.299 r  screenInteface/x_reg[3]_i_31/CO[3]
                         net (fo=1, routed)           0.000     7.299    screenInteface/x_reg[3]_i_31_n_0
    SLICE_X3Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.413 r  screenInteface/x_reg[3]_i_30/CO[3]
                         net (fo=1, routed)           0.000     7.413    screenInteface/x_reg[3]_i_30_n_0
    SLICE_X3Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.527 r  screenInteface/x_reg[3]_i_29/CO[3]
                         net (fo=1, routed)           0.000     7.527    screenInteface/x_reg[3]_i_29_n_0
    SLICE_X3Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.641 r  screenInteface/x_reg[3]_i_24/CO[3]
                         net (fo=1, routed)           0.000     7.641    screenInteface/x_reg[3]_i_24_n_0
    SLICE_X3Y22          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.975 f  screenInteface/x_reg[3]_i_23/O[1]
                         net (fo=1, routed)           0.703     8.678    screenInteface/x2[26]
    SLICE_X2Y20          LUT3 (Prop_lut3_I0_O)        0.303     8.981 r  screenInteface/x[3]_i_10/O
                         net (fo=1, routed)           0.000     8.981    screenInteface/x[3]_i_10_n_0
    SLICE_X2Y20          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538     9.519 r  screenInteface/x_reg[3]_i_3/CO[2]
                         net (fo=1, routed)           0.690    10.209    screenInteface/x1
    SLICE_X8Y21          LUT6 (Prop_lut6_I1_O)        0.310    10.519 r  screenInteface/x[3]_i_1/O
                         net (fo=32, routed)          0.639    11.158    screenInteface/x0
    SLICE_X5Y17          LUT3 (Prop_lut3_I2_O)        0.124    11.282 r  screenInteface/x[30]_i_1/O
                         net (fo=27, routed)          0.675    11.957    screenInteface_n_15
    SLICE_X4Y21          FDRE                                         r  x_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.505    14.846    clk_IBUF_BUFG
    SLICE_X4Y21          FDRE                                         r  x_reg[28]/C
                         clock pessimism              0.273    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X4Y21          FDRE (Setup_fdre_C_R)       -0.429    14.655    x_reg[28]
  -------------------------------------------------------------------
                         required time                         14.655    
                         arrival time                         -11.957    
  -------------------------------------------------------------------
                         slack                                  2.698    

Slack (MET) :             2.780ns  (required time - arrival time)
  Source:                 x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            x_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        6.726ns  (logic 3.429ns (50.981%)  route 3.297ns (49.019%))
  Logic Levels:           11  (CARRY4=8 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.626     5.147    clk_IBUF_BUFG
    SLICE_X5Y17          FDRE                                         r  x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y17          FDRE (Prop_fdre_C_Q)         0.419     5.566 r  x_reg[1]/Q
                         net (fo=5, routed)           0.674     6.240    screenInteface/Q[1]
    SLICE_X3Y16          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831     7.071 r  screenInteface/x_reg[3]_i_33/CO[3]
                         net (fo=1, routed)           0.000     7.071    screenInteface/x_reg[3]_i_33_n_0
    SLICE_X3Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.185 r  screenInteface/x_reg[3]_i_32/CO[3]
                         net (fo=1, routed)           0.000     7.185    screenInteface/x_reg[3]_i_32_n_0
    SLICE_X3Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.299 r  screenInteface/x_reg[3]_i_31/CO[3]
                         net (fo=1, routed)           0.000     7.299    screenInteface/x_reg[3]_i_31_n_0
    SLICE_X3Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.413 r  screenInteface/x_reg[3]_i_30/CO[3]
                         net (fo=1, routed)           0.000     7.413    screenInteface/x_reg[3]_i_30_n_0
    SLICE_X3Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.527 r  screenInteface/x_reg[3]_i_29/CO[3]
                         net (fo=1, routed)           0.000     7.527    screenInteface/x_reg[3]_i_29_n_0
    SLICE_X3Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.641 r  screenInteface/x_reg[3]_i_24/CO[3]
                         net (fo=1, routed)           0.000     7.641    screenInteface/x_reg[3]_i_24_n_0
    SLICE_X3Y22          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.975 f  screenInteface/x_reg[3]_i_23/O[1]
                         net (fo=1, routed)           0.703     8.678    screenInteface/x2[26]
    SLICE_X2Y20          LUT3 (Prop_lut3_I0_O)        0.303     8.981 r  screenInteface/x[3]_i_10/O
                         net (fo=1, routed)           0.000     8.981    screenInteface/x[3]_i_10_n_0
    SLICE_X2Y20          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538     9.519 r  screenInteface/x_reg[3]_i_3/CO[2]
                         net (fo=1, routed)           0.690    10.209    screenInteface/x1
    SLICE_X8Y21          LUT6 (Prop_lut6_I1_O)        0.310    10.519 r  screenInteface/x[3]_i_1/O
                         net (fo=32, routed)          0.639    11.158    screenInteface/x0
    SLICE_X5Y17          LUT3 (Prop_lut3_I2_O)        0.124    11.282 r  screenInteface/x[30]_i_1/O
                         net (fo=27, routed)          0.591    11.873    screenInteface_n_15
    SLICE_X4Y22          FDRE                                         r  x_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.503    14.844    clk_IBUF_BUFG
    SLICE_X4Y22          FDRE                                         r  x_reg[29]/C
                         clock pessimism              0.273    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X4Y22          FDRE (Setup_fdre_C_R)       -0.429    14.653    x_reg[29]
  -------------------------------------------------------------------
                         required time                         14.653    
                         arrival time                         -11.873    
  -------------------------------------------------------------------
                         slack                                  2.780    

Slack (MET) :             2.780ns  (required time - arrival time)
  Source:                 x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            x_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        6.726ns  (logic 3.429ns (50.981%)  route 3.297ns (49.019%))
  Logic Levels:           11  (CARRY4=8 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.626     5.147    clk_IBUF_BUFG
    SLICE_X5Y17          FDRE                                         r  x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y17          FDRE (Prop_fdre_C_Q)         0.419     5.566 r  x_reg[1]/Q
                         net (fo=5, routed)           0.674     6.240    screenInteface/Q[1]
    SLICE_X3Y16          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831     7.071 r  screenInteface/x_reg[3]_i_33/CO[3]
                         net (fo=1, routed)           0.000     7.071    screenInteface/x_reg[3]_i_33_n_0
    SLICE_X3Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.185 r  screenInteface/x_reg[3]_i_32/CO[3]
                         net (fo=1, routed)           0.000     7.185    screenInteface/x_reg[3]_i_32_n_0
    SLICE_X3Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.299 r  screenInteface/x_reg[3]_i_31/CO[3]
                         net (fo=1, routed)           0.000     7.299    screenInteface/x_reg[3]_i_31_n_0
    SLICE_X3Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.413 r  screenInteface/x_reg[3]_i_30/CO[3]
                         net (fo=1, routed)           0.000     7.413    screenInteface/x_reg[3]_i_30_n_0
    SLICE_X3Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.527 r  screenInteface/x_reg[3]_i_29/CO[3]
                         net (fo=1, routed)           0.000     7.527    screenInteface/x_reg[3]_i_29_n_0
    SLICE_X3Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.641 r  screenInteface/x_reg[3]_i_24/CO[3]
                         net (fo=1, routed)           0.000     7.641    screenInteface/x_reg[3]_i_24_n_0
    SLICE_X3Y22          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.975 f  screenInteface/x_reg[3]_i_23/O[1]
                         net (fo=1, routed)           0.703     8.678    screenInteface/x2[26]
    SLICE_X2Y20          LUT3 (Prop_lut3_I0_O)        0.303     8.981 r  screenInteface/x[3]_i_10/O
                         net (fo=1, routed)           0.000     8.981    screenInteface/x[3]_i_10_n_0
    SLICE_X2Y20          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538     9.519 r  screenInteface/x_reg[3]_i_3/CO[2]
                         net (fo=1, routed)           0.690    10.209    screenInteface/x1
    SLICE_X8Y21          LUT6 (Prop_lut6_I1_O)        0.310    10.519 r  screenInteface/x[3]_i_1/O
                         net (fo=32, routed)          0.639    11.158    screenInteface/x0
    SLICE_X5Y17          LUT3 (Prop_lut3_I2_O)        0.124    11.282 r  screenInteface/x[30]_i_1/O
                         net (fo=27, routed)          0.591    11.873    screenInteface_n_15
    SLICE_X4Y22          FDRE                                         r  x_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.503    14.844    clk_IBUF_BUFG
    SLICE_X4Y22          FDRE                                         r  x_reg[30]/C
                         clock pessimism              0.273    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X4Y22          FDRE (Setup_fdre_C_R)       -0.429    14.653    x_reg[30]
  -------------------------------------------------------------------
                         required time                         14.653    
                         arrival time                         -11.873    
  -------------------------------------------------------------------
                         slack                                  2.780    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 screenInteface/lineCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screenInteface/lineCnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.186ns (64.453%)  route 0.103ns (35.547%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.561     1.444    screenInteface/clk_IBUF_BUFG
    SLICE_X9Y16          FDRE                                         r  screenInteface/lineCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y16          FDRE (Prop_fdre_C_Q)         0.141     1.585 r  screenInteface/lineCnt_reg[0]/Q
                         net (fo=6, routed)           0.103     1.688    screenInteface/lineCnt_reg_n_0_[0]
    SLICE_X8Y16          LUT6 (Prop_lut6_I2_O)        0.045     1.733 r  screenInteface/lineCnt[3]_i_1/O
                         net (fo=1, routed)           0.000     1.733    screenInteface/p_1_in[3]
    SLICE_X8Y16          FDRE                                         r  screenInteface/lineCnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.829     1.956    screenInteface/clk_IBUF_BUFG
    SLICE_X8Y16          FDRE                                         r  screenInteface/lineCnt_reg[3]/C
                         clock pessimism             -0.499     1.457    
    SLICE_X8Y16          FDRE (Hold_fdre_C_D)         0.120     1.577    screenInteface/lineCnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.733    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 screenInteface/lineCnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screenInteface/lineCnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.513%)  route 0.155ns (45.487%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.561     1.444    screenInteface/clk_IBUF_BUFG
    SLICE_X9Y16          FDRE                                         r  screenInteface/lineCnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y16          FDRE (Prop_fdre_C_Q)         0.141     1.585 f  screenInteface/lineCnt_reg[1]/Q
                         net (fo=7, routed)           0.155     1.740    screenInteface/lineCnt_reg_n_0_[1]
    SLICE_X9Y16          LUT6 (Prop_lut6_I3_O)        0.045     1.785 r  screenInteface/lineCnt[0]_i_1/O
                         net (fo=1, routed)           0.000     1.785    screenInteface/p_1_in[0]
    SLICE_X9Y16          FDRE                                         r  screenInteface/lineCnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.829     1.956    screenInteface/clk_IBUF_BUFG
    SLICE_X9Y16          FDRE                                         r  screenInteface/lineCnt_reg[0]/C
                         clock pessimism             -0.512     1.444    
    SLICE_X9Y16          FDRE (Hold_fdre_C_D)         0.092     1.536    screenInteface/lineCnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 screenInteface/pixelCnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screenInteface/pixelCnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.209ns (54.066%)  route 0.178ns (45.934%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.556     1.439    screenInteface/clk_IBUF_BUFG
    SLICE_X8Y22          FDRE                                         r  screenInteface/pixelCnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y22          FDRE (Prop_fdre_C_Q)         0.164     1.603 r  screenInteface/pixelCnt_reg[7]/Q
                         net (fo=17, routed)          0.178     1.781    screenInteface/pixelAux[7]
    SLICE_X8Y21          LUT6 (Prop_lut6_I4_O)        0.045     1.826 r  screenInteface/pixelCnt[5]_i_1/O
                         net (fo=1, routed)           0.000     1.826    screenInteface/pixelCnt[5]_i_1_n_0
    SLICE_X8Y21          FDRE                                         r  screenInteface/pixelCnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.824     1.951    screenInteface/clk_IBUF_BUFG
    SLICE_X8Y21          FDRE                                         r  screenInteface/pixelCnt_reg[5]/C
                         clock pessimism             -0.498     1.453    
    SLICE_X8Y21          FDRE (Hold_fdre_C_D)         0.120     1.573    screenInteface/pixelCnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 y_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.585     1.468    clk_IBUF_BUFG
    SLICE_X6Y19          FDRE                                         r  y_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y19          FDRE (Prop_fdre_C_Q)         0.164     1.632 r  y_reg[3]/Q
                         net (fo=4, routed)           0.127     1.759    screenInteface/y_reg[4]_1[1]
    SLICE_X6Y19          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.869 r  screenInteface/y_reg[3]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.869    screenInteface_n_8
    SLICE_X6Y19          FDRE                                         r  y_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.854     1.981    clk_IBUF_BUFG
    SLICE_X6Y19          FDRE                                         r  y_reg[3]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X6Y19          FDRE (Hold_fdre_C_D)         0.134     1.602    y_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 screenInteface/lineCnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screenInteface/lineCnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.209ns (48.515%)  route 0.222ns (51.485%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.560     1.443    screenInteface/clk_IBUF_BUFG
    SLICE_X8Y17          FDRE                                         r  screenInteface/lineCnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y17          FDRE (Prop_fdre_C_Q)         0.164     1.607 r  screenInteface/lineCnt_reg[6]/Q
                         net (fo=25, routed)          0.222     1.829    screenInteface/lineAux[6]
    SLICE_X10Y17         LUT6 (Prop_lut6_I1_O)        0.045     1.874 r  screenInteface/lineCnt[7]_i_1/O
                         net (fo=1, routed)           0.000     1.874    screenInteface/p_1_in[7]
    SLICE_X10Y17         FDRE                                         r  screenInteface/lineCnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.828     1.955    screenInteface/clk_IBUF_BUFG
    SLICE_X10Y17         FDRE                                         r  screenInteface/lineCnt_reg[7]/C
                         clock pessimism             -0.478     1.477    
    SLICE_X10Y17         FDRE (Hold_fdre_C_D)         0.120     1.597    screenInteface/lineCnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 y_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.274ns (66.400%)  route 0.139ns (33.600%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.583     1.466    clk_IBUF_BUFG
    SLICE_X6Y22          FDRE                                         r  y_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y22          FDRE (Prop_fdre_C_Q)         0.164     1.630 r  y_reg[15]/Q
                         net (fo=4, routed)           0.139     1.769    y_reg_n_0_[15]
    SLICE_X6Y22          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.879 r  y_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.879    y_reg[16]_i_1_n_5
    SLICE_X6Y22          FDRE                                         r  y_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.851     1.978    clk_IBUF_BUFG
    SLICE_X6Y22          FDRE                                         r  y_reg[15]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X6Y22          FDRE (Hold_fdre_C_D)         0.134     1.600    y_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 y_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.274ns (66.400%)  route 0.139ns (33.600%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.580     1.463    clk_IBUF_BUFG
    SLICE_X6Y25          FDRE                                         r  y_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y25          FDRE (Prop_fdre_C_Q)         0.164     1.627 r  y_reg[27]/Q
                         net (fo=4, routed)           0.139     1.766    y_reg_n_0_[27]
    SLICE_X6Y25          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.876 r  y_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.876    y_reg[28]_i_1_n_5
    SLICE_X6Y25          FDRE                                         r  y_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.848     1.975    clk_IBUF_BUFG
    SLICE_X6Y25          FDRE                                         r  y_reg[27]/C
                         clock pessimism             -0.512     1.463    
    SLICE_X6Y25          FDRE (Hold_fdre_C_D)         0.134     1.597    y_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 screenInteface/pixelCnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screenInteface/pixelCnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.209ns (54.719%)  route 0.173ns (45.281%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.556     1.439    screenInteface/clk_IBUF_BUFG
    SLICE_X8Y22          FDRE                                         r  screenInteface/pixelCnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y22          FDRE (Prop_fdre_C_Q)         0.164     1.603 r  screenInteface/pixelCnt_reg[8]/Q
                         net (fo=17, routed)          0.173     1.776    screenInteface/pixelAux[8]
    SLICE_X9Y23          LUT6 (Prop_lut6_I4_O)        0.045     1.821 r  screenInteface/pixelCnt[6]_i_1/O
                         net (fo=1, routed)           0.000     1.821    screenInteface/pixelCnt[6]_i_1_n_0
    SLICE_X9Y23          FDRE                                         r  screenInteface/pixelCnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.821     1.948    screenInteface/clk_IBUF_BUFG
    SLICE_X9Y23          FDRE                                         r  screenInteface/pixelCnt_reg[6]/C
                         clock pessimism             -0.498     1.450    
    SLICE_X9Y23          FDRE (Hold_fdre_C_D)         0.092     1.542    screenInteface/pixelCnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 screenInteface/pixelCnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screenInteface/pixelCnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.209ns (54.293%)  route 0.176ns (45.707%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.556     1.439    screenInteface/clk_IBUF_BUFG
    SLICE_X8Y22          FDRE                                         r  screenInteface/pixelCnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y22          FDRE (Prop_fdre_C_Q)         0.164     1.603 r  screenInteface/pixelCnt_reg[8]/Q
                         net (fo=17, routed)          0.176     1.779    screenInteface/pixelAux[8]
    SLICE_X9Y23          LUT6 (Prop_lut6_I3_O)        0.045     1.824 r  screenInteface/pixelCnt[9]_i_2/O
                         net (fo=1, routed)           0.000     1.824    screenInteface/pixelCnt[9]_i_2_n_0
    SLICE_X9Y23          FDRE                                         r  screenInteface/pixelCnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.821     1.948    screenInteface/clk_IBUF_BUFG
    SLICE_X9Y23          FDRE                                         r  screenInteface/pixelCnt_reg[9]/C
                         clock pessimism             -0.498     1.450    
    SLICE_X9Y23          FDRE (Hold_fdre_C_D)         0.092     1.542    screenInteface/pixelCnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 screenInteface/lineCnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screenInteface/lineCnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.186ns (49.070%)  route 0.193ns (50.930%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.559     1.442    screenInteface/clk_IBUF_BUFG
    SLICE_X9Y18          FDRE                                         r  screenInteface/lineCnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y18          FDRE (Prop_fdre_C_Q)         0.141     1.583 r  screenInteface/lineCnt_reg[4]/Q
                         net (fo=21, routed)          0.193     1.776    screenInteface/lineAux[4]
    SLICE_X9Y18          LUT6 (Prop_lut6_I3_O)        0.045     1.821 r  screenInteface/lineCnt[4]_i_1/O
                         net (fo=1, routed)           0.000     1.821    screenInteface/p_1_in[4]
    SLICE_X9Y18          FDRE                                         r  screenInteface/lineCnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.827     1.954    screenInteface/clk_IBUF_BUFG
    SLICE_X9Y18          FDRE                                         r  screenInteface/lineCnt_reg[4]/C
                         clock pessimism             -0.512     1.442    
    SLICE_X9Y18          FDRE (Hold_fdre_C_D)         0.092     1.534    screenInteface/lineCnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.534    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.287    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sysClk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y17    x_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y17    x_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y17    x_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y17    x_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y18    x_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y18    x_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y18    x_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y18    x_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y19    x_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y17    x_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y17    x_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y17    x_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y17    x_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y17    x_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y17    x_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y17    x_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y17    x_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y18    x_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y18    x_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y17    x_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y17    x_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y17    x_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y17    x_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y17    x_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y17    x_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y17    x_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y17    x_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y18    x_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y18    x_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sysClk
  To Clock:  

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 screenInteface/RGB_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.511ns  (logic 4.122ns (63.311%)  route 2.389ns (36.689%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.618     5.139    screenInteface/clk_IBUF_BUFG
    SLICE_X0Y24          FDRE                                         r  screenInteface/RGB_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDRE (Prop_fdre_C_Q)         0.419     5.558 r  screenInteface/RGB_reg[11]/Q
                         net (fo=1, routed)           2.389     7.947    RGB_OBUF[3]
    D17                  OBUF (Prop_obuf_I_O)         3.703    11.651 r  RGB_OBUF[7]_inst/O
                         net (fo=0)                   0.000    11.651    RGB[7]
    D17                                                               r  RGB[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInteface/RGB_reg[10]_lopt_replica_4/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.404ns  (logic 4.099ns (64.011%)  route 2.305ns (35.989%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.618     5.139    screenInteface/clk_IBUF_BUFG
    SLICE_X0Y24          FDRE                                         r  screenInteface/RGB_reg[10]_lopt_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDRE (Prop_fdre_C_Q)         0.419     5.558 r  screenInteface/RGB_reg[10]_lopt_replica_4/Q
                         net (fo=1, routed)           2.305     7.863    lopt_6
    H17                  OBUF (Prop_obuf_I_O)         3.680    11.544 r  RGB_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.544    RGB[5]
    H17                                                               r  RGB[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInteface/RGB_reg[10]_lopt_replica_5/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.398ns  (logic 4.120ns (64.397%)  route 2.278ns (35.603%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.618     5.139    screenInteface/clk_IBUF_BUFG
    SLICE_X0Y24          FDRE                                         r  screenInteface/RGB_reg[10]_lopt_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDRE (Prop_fdre_C_Q)         0.419     5.558 r  screenInteface/RGB_reg[10]_lopt_replica_5/Q
                         net (fo=1, routed)           2.278     7.836    lopt_7
    G17                  OBUF (Prop_obuf_I_O)         3.701    11.537 r  RGB_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.537    RGB[6]
    G17                                                               r  RGB[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInteface/RGB_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.252ns  (logic 3.975ns (63.586%)  route 2.277ns (36.414%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.618     5.139    screenInteface/clk_IBUF_BUFG
    SLICE_X0Y24          FDRE                                         r  screenInteface/RGB_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDRE (Prop_fdre_C_Q)         0.456     5.595 r  screenInteface/RGB_reg[10]/Q
                         net (fo=1, routed)           2.277     7.872    RGB_OBUF[1]
    H19                  OBUF (Prop_obuf_I_O)         3.519    11.391 r  RGB_OBUF[9]_inst/O
                         net (fo=0)                   0.000    11.391    RGB[9]
    H19                                                               r  RGB[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInteface/hSync_reg/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hSync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.206ns  (logic 4.015ns (64.690%)  route 2.191ns (35.310%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.551     5.072    screenInteface/clk_IBUF_BUFG
    SLICE_X8Y23          FDRE                                         r  screenInteface/hSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y23          FDRE (Prop_fdre_C_Q)         0.518     5.590 r  screenInteface/hSync_reg/Q
                         net (fo=1, routed)           2.191     7.782    hSync_OBUF
    P19                  OBUF (Prop_obuf_I_O)         3.497    11.278 r  hSync_OBUF_inst/O
                         net (fo=0)                   0.000    11.278    hSync
    P19                                                               r  hSync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInteface/RGB_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.122ns  (logic 3.980ns (65.009%)  route 2.142ns (34.991%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.618     5.139    screenInteface/clk_IBUF_BUFG
    SLICE_X1Y24          FDRE                                         r  screenInteface/RGB_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y24          FDRE (Prop_fdre_C_Q)         0.456     5.595 r  screenInteface/RGB_reg[8]/Q
                         net (fo=1, routed)           2.142     7.737    RGB_OBUF[0]
    G19                  OBUF (Prop_obuf_I_O)         3.524    11.261 r  RGB_OBUF[8]_inst/O
                         net (fo=0)                   0.000    11.261    RGB[8]
    G19                                                               r  RGB[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInteface/RGB_reg[10]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.085ns  (logic 3.980ns (65.407%)  route 2.105ns (34.593%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.618     5.139    screenInteface/clk_IBUF_BUFG
    SLICE_X0Y24          FDRE                                         r  screenInteface/RGB_reg[10]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDRE (Prop_fdre_C_Q)         0.456     5.595 r  screenInteface/RGB_reg[10]_lopt_replica/Q
                         net (fo=1, routed)           2.105     7.700    lopt_3
    J19                  OBUF (Prop_obuf_I_O)         3.524    11.224 r  RGB_OBUF[10]_inst/O
                         net (fo=0)                   0.000    11.224    RGB[10]
    J19                                                               r  RGB[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInteface/RGB_reg[10]_lopt_replica_3/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.073ns  (logic 3.975ns (65.452%)  route 2.098ns (34.548%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.618     5.139    screenInteface/clk_IBUF_BUFG
    SLICE_X0Y24          FDRE                                         r  screenInteface/RGB_reg[10]_lopt_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDRE (Prop_fdre_C_Q)         0.456     5.595 r  screenInteface/RGB_reg[10]_lopt_replica_3/Q
                         net (fo=1, routed)           2.098     7.693    lopt_5
    K18                  OBUF (Prop_obuf_I_O)         3.519    11.212 r  RGB_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.212    RGB[2]
    K18                                                               r  RGB[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInteface/RGB_reg[8]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.070ns  (logic 3.977ns (65.518%)  route 2.093ns (34.482%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.618     5.139    screenInteface/clk_IBUF_BUFG
    SLICE_X1Y24          FDRE                                         r  screenInteface/RGB_reg[8]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y24          FDRE (Prop_fdre_C_Q)         0.456     5.595 r  screenInteface/RGB_reg[8]_lopt_replica_2/Q
                         net (fo=1, routed)           2.093     7.688    lopt_1
    J17                  OBUF (Prop_obuf_I_O)         3.521    11.209 r  RGB_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.209    RGB[4]
    J17                                                               r  RGB[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInteface/RGB_reg[11]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.066ns  (logic 3.981ns (65.620%)  route 2.086ns (34.380%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.618     5.139    screenInteface/clk_IBUF_BUFG
    SLICE_X1Y24          FDRE                                         r  screenInteface/RGB_reg[11]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y24          FDRE (Prop_fdre_C_Q)         0.456     5.595 r  screenInteface/RGB_reg[11]_lopt_replica_2/Q
                         net (fo=1, routed)           2.086     7.681    lopt_10
    J18                  OBUF (Prop_obuf_I_O)         3.525    11.206 r  RGB_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.206    RGB[3]
    J18                                                               r  RGB[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 screenInteface/RGB_reg[8]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.842ns  (logic 1.338ns (72.621%)  route 0.504ns (27.379%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.582     1.465    screenInteface/clk_IBUF_BUFG
    SLICE_X1Y24          FDRE                                         r  screenInteface/RGB_reg[8]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y24          FDRE (Prop_fdre_C_Q)         0.141     1.606 r  screenInteface/RGB_reg[8]_lopt_replica/Q
                         net (fo=1, routed)           0.504     2.110    lopt
    N18                  OBUF (Prop_obuf_I_O)         1.197     3.307 r  RGB_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.307    RGB[0]
    N18                                                               r  RGB[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInteface/RGB_reg[11]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.848ns  (logic 1.385ns (74.926%)  route 0.463ns (25.074%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.582     1.465    screenInteface/clk_IBUF_BUFG
    SLICE_X0Y24          FDRE                                         r  screenInteface/RGB_reg[11]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDRE (Prop_fdre_C_Q)         0.128     1.593 r  screenInteface/RGB_reg[11]_lopt_replica/Q
                         net (fo=1, routed)           0.463     2.057    lopt_9
    N19                  OBUF (Prop_obuf_I_O)         1.257     3.313 r  RGB_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.313    RGB[11]
    N19                                                               r  RGB[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInteface/vSync_reg/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vSync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.853ns  (logic 1.345ns (72.593%)  route 0.508ns (27.407%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.585     1.468    screenInteface/clk_IBUF_BUFG
    SLICE_X3Y21          FDRE                                         r  screenInteface/vSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  screenInteface/vSync_reg/Q
                         net (fo=1, routed)           0.508     2.117    vSync_OBUF
    R19                  OBUF (Prop_obuf_I_O)         1.204     3.322 r  vSync_OBUF_inst/O
                         net (fo=0)                   0.000     3.322    vSync
    R19                                                               r  vSync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInteface/RGB_reg[10]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.871ns  (logic 1.346ns (71.932%)  route 0.525ns (28.068%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.582     1.465    screenInteface/clk_IBUF_BUFG
    SLICE_X0Y24          FDRE                                         r  screenInteface/RGB_reg[10]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDRE (Prop_fdre_C_Q)         0.141     1.606 r  screenInteface/RGB_reg[10]_lopt_replica_2/Q
                         net (fo=1, routed)           0.525     2.131    lopt_4
    L18                  OBUF (Prop_obuf_I_O)         1.205     3.336 r  RGB_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.336    RGB[1]
    L18                                                               r  RGB[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInteface/RGB_reg[10]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.894ns  (logic 1.366ns (72.125%)  route 0.528ns (27.875%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.582     1.465    screenInteface/clk_IBUF_BUFG
    SLICE_X0Y24          FDRE                                         r  screenInteface/RGB_reg[10]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDRE (Prop_fdre_C_Q)         0.141     1.606 r  screenInteface/RGB_reg[10]_lopt_replica/Q
                         net (fo=1, routed)           0.528     2.134    lopt_3
    J19                  OBUF (Prop_obuf_I_O)         1.225     3.359 r  RGB_OBUF[10]_inst/O
                         net (fo=0)                   0.000     3.359    RGB[10]
    J19                                                               r  RGB[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInteface/RGB_reg[10]_lopt_replica_3/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.894ns  (logic 1.361ns (71.854%)  route 0.533ns (28.146%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.582     1.465    screenInteface/clk_IBUF_BUFG
    SLICE_X0Y24          FDRE                                         r  screenInteface/RGB_reg[10]_lopt_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDRE (Prop_fdre_C_Q)         0.141     1.606 r  screenInteface/RGB_reg[10]_lopt_replica_3/Q
                         net (fo=1, routed)           0.533     2.139    lopt_5
    K18                  OBUF (Prop_obuf_I_O)         1.220     3.359 r  RGB_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.359    RGB[2]
    K18                                                               r  RGB[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInteface/RGB_reg[11]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.895ns  (logic 1.367ns (72.110%)  route 0.529ns (27.890%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.582     1.465    screenInteface/clk_IBUF_BUFG
    SLICE_X1Y24          FDRE                                         r  screenInteface/RGB_reg[11]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y24          FDRE (Prop_fdre_C_Q)         0.141     1.606 r  screenInteface/RGB_reg[11]_lopt_replica_2/Q
                         net (fo=1, routed)           0.529     2.135    lopt_10
    J18                  OBUF (Prop_obuf_I_O)         1.226     3.360 r  RGB_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.360    RGB[3]
    J18                                                               r  RGB[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInteface/RGB_reg[8]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.897ns  (logic 1.363ns (71.846%)  route 0.534ns (28.154%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.582     1.465    screenInteface/clk_IBUF_BUFG
    SLICE_X1Y24          FDRE                                         r  screenInteface/RGB_reg[8]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y24          FDRE (Prop_fdre_C_Q)         0.141     1.606 r  screenInteface/RGB_reg[8]_lopt_replica_2/Q
                         net (fo=1, routed)           0.534     2.140    lopt_1
    J17                  OBUF (Prop_obuf_I_O)         1.222     3.362 r  RGB_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.362    RGB[4]
    J17                                                               r  RGB[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInteface/RGB_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.927ns  (logic 1.366ns (70.878%)  route 0.561ns (29.122%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.582     1.465    screenInteface/clk_IBUF_BUFG
    SLICE_X1Y24          FDRE                                         r  screenInteface/RGB_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y24          FDRE (Prop_fdre_C_Q)         0.141     1.606 r  screenInteface/RGB_reg[8]/Q
                         net (fo=1, routed)           0.561     2.167    RGB_OBUF[0]
    G19                  OBUF (Prop_obuf_I_O)         1.225     3.392 r  RGB_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.392    RGB[8]
    G19                                                               r  RGB[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInteface/hSync_reg/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hSync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.976ns  (logic 1.362ns (68.915%)  route 0.614ns (31.085%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.554     1.437    screenInteface/clk_IBUF_BUFG
    SLICE_X8Y23          FDRE                                         r  screenInteface/hSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y23          FDRE (Prop_fdre_C_Q)         0.164     1.601 r  screenInteface/hSync_reg/Q
                         net (fo=1, routed)           0.614     2.215    hSync_OBUF
    P19                  OBUF (Prop_obuf_I_O)         1.198     3.413 r  hSync_OBUF_inst/O
                         net (fo=0)                   0.000     3.413    hSync
    P19                                                               r  hSync (OUT)
  -------------------------------------------------------------------    -------------------





