{
  "module_name": "atl1c.h",
  "hash_id": "5d9c941e212019859922874eb6aaab793a152fd2d4c6719ee5d787b6e9391220",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/ethernet/atheros/atl1c/atl1c.h",
  "human_readable_source": " \n \n\n#ifndef _ATL1C_H_\n#define _ATL1C_H_\n\n#include <linux/interrupt.h>\n#include <linux/types.h>\n#include <linux/errno.h>\n#include <linux/module.h>\n#include <linux/pci.h>\n#include <linux/netdevice.h>\n#include <linux/etherdevice.h>\n#include <linux/skbuff.h>\n#include <linux/ioport.h>\n#include <linux/slab.h>\n#include <linux/list.h>\n#include <linux/delay.h>\n#include <linux/sched.h>\n#include <linux/in.h>\n#include <linux/ip.h>\n#include <linux/ipv6.h>\n#include <linux/udp.h>\n#include <linux/mii.h>\n#include <linux/io.h>\n#include <linux/vmalloc.h>\n#include <linux/pagemap.h>\n#include <linux/tcp.h>\n#include <linux/ethtool.h>\n#include <linux/if_vlan.h>\n#include <linux/workqueue.h>\n#include <net/checksum.h>\n#include <net/ip6_checksum.h>\n\n#include \"atl1c_hw.h\"\n\n \n#define AT_WUFC_LNKC 0x00000001  \n#define AT_WUFC_MAG  0x00000002  \n#define AT_WUFC_EX   0x00000004  \n#define AT_WUFC_MC   0x00000008  \n#define AT_WUFC_BC   0x00000010  \n\n#define AT_VLAN_TO_TAG(_vlan, _tag)\t   \\\n\t_tag =  ((((_vlan) >> 8) & 0xFF)  |\\\n\t\t (((_vlan) & 0xFF) << 8))\n\n#define AT_TAG_TO_VLAN(_tag, _vlan) \t \\\n\t_vlan = ((((_tag) >> 8) & 0xFF) |\\\n\t\t(((_tag) & 0xFF) << 8))\n\n#define SPEED_0\t\t   0xffff\n#define HALF_DUPLEX        1\n#define FULL_DUPLEX        2\n\n#define AT_RX_BUF_SIZE\t\t(ETH_FRAME_LEN + VLAN_HLEN + ETH_FCS_LEN)\n#define MAX_JUMBO_FRAME_SIZE\t(6*1024)\n\n#define AT_MAX_RECEIVE_QUEUE    4\n#define AT_DEF_RECEIVE_QUEUE\t1\n#define AT_MAX_TRANSMIT_QUEUE  4\n\n#define AT_DMA_HI_ADDR_MASK     0xffffffff00000000ULL\n#define AT_DMA_LO_ADDR_MASK     0x00000000ffffffffULL\n\n#define AT_TX_WATCHDOG  (5 * HZ)\n#define AT_MAX_INT_WORK\t\t5\n#define AT_TWSI_EEPROM_TIMEOUT \t100\n#define AT_HW_MAX_IDLE_DELAY \t10\n#define AT_SUSPEND_LINK_TIMEOUT 100\n\n#define AT_ASPM_L0S_TIMER\t6\n#define AT_ASPM_L1_TIMER\t12\n#define AT_LCKDET_TIMER\t\t12\n\n#define ATL1C_PCIE_L0S_L1_DISABLE \t0x01\n#define ATL1C_PCIE_PHY_RESET\t\t0x02\n\n#define ATL1C_ASPM_L0s_ENABLE\t\t0x0001\n#define ATL1C_ASPM_L1_ENABLE\t\t0x0002\n\n#define AT_REGS_LEN\t(74 * sizeof(u32))\n#define AT_EEPROM_LEN \t512\n\n#define ATL1C_GET_DESC(R, i, type)\t(&(((type *)((R)->desc))[i]))\n#define ATL1C_RFD_DESC(R, i)\tATL1C_GET_DESC(R, i, struct atl1c_rx_free_desc)\n#define ATL1C_TPD_DESC(R, i)\tATL1C_GET_DESC(R, i, struct atl1c_tpd_desc)\n#define ATL1C_RRD_DESC(R, i)\tATL1C_GET_DESC(R, i, struct atl1c_recv_ret_status)\n\n \n#define TPD_L4HDR_OFFSET_MASK\t0x00FF\n#define TPD_L4HDR_OFFSET_SHIFT\t0\n\n \n#define TPD_TCPHDR_OFFSET_MASK\t0x00FF\n#define TPD_TCPHDR_OFFSET_SHIFT\t0\n\n \n#define TPD_PLOADOFFSET_MASK\t0x00FF\n#define TPD_PLOADOFFSET_SHIFT\t0\n\n \n#define TPD_CCSUM_EN_MASK\t0x0001\n#define TPD_CCSUM_EN_SHIFT\t8\n#define TPD_IP_CSUM_MASK\t0x0001\n#define TPD_IP_CSUM_SHIFT\t9\n#define TPD_TCP_CSUM_MASK\t0x0001\n#define TPD_TCP_CSUM_SHIFT\t10\n#define TPD_UDP_CSUM_MASK\t0x0001\n#define TPD_UDP_CSUM_SHIFT\t11\n#define TPD_LSO_EN_MASK\t\t0x0001\t \n#define TPD_LSO_EN_SHIFT\t12\n#define TPD_LSO_VER_MASK\t0x0001\n#define TPD_LSO_VER_SHIFT\t13 \t \n#define TPD_CON_VTAG_MASK\t0x0001\n#define TPD_CON_VTAG_SHIFT\t14\n#define TPD_INS_VTAG_MASK\t0x0001\n#define TPD_INS_VTAG_SHIFT\t15\n#define TPD_IPV4_PACKET_MASK\t0x0001   \n#define TPD_IPV4_PACKET_SHIFT\t16\n#define TPD_ETH_TYPE_MASK\t0x0001\n#define TPD_ETH_TYPE_SHIFT\t17\t \n\n \n#define TPD_CCSUM_OFFSET_MASK\t0x00FF\n#define TPD_CCSUM_OFFSET_SHIFT\t18\n#define TPD_CCSUM_EPAD_MASK\t0x0001\n#define TPD_CCSUM_EPAD_SHIFT\t30\n\n \n#define TPD_MSS_MASK            0x1FFF\n#define TPD_MSS_SHIFT\t\t18\n\n#define TPD_EOP_MASK\t\t0x0001\n#define TPD_EOP_SHIFT\t\t31\n\nstruct atl1c_tpd_desc {\n\t__le16\tbuffer_len;  \n\t__le16\tvlan_tag;\n\t__le32\tword1;\n\t__le64\tbuffer_addr;\n};\n\nstruct atl1c_tpd_ext_desc {\n\tu32 reservd_0;\n\t__le32 word1;\n\t__le32 pkt_len;\n\tu32 reservd_1;\n};\n \n#define RRS_RX_CSUM_MASK\t0xFFFF\n#define RRS_RX_CSUM_SHIFT\t0\n#define RRS_RX_RFD_CNT_MASK\t0x000F\n#define RRS_RX_RFD_CNT_SHIFT\t16\n#define RRS_RX_RFD_INDEX_MASK\t0x0FFF\n#define RRS_RX_RFD_INDEX_SHIFT\t20\n\n \n#define RRS_HEAD_LEN_MASK\t0x00FF\n#define RRS_HEAD_LEN_SHIFT\t0\n#define RRS_HDS_TYPE_MASK\t0x0003\n#define RRS_HDS_TYPE_SHIFT\t8\n#define RRS_CPU_NUM_MASK\t0x0003\n#define\tRRS_CPU_NUM_SHIFT\t10\n#define RRS_HASH_FLG_MASK\t0x000F\n#define RRS_HASH_FLG_SHIFT\t12\n\n#define RRS_HDS_TYPE_HEAD\t1\n#define RRS_HDS_TYPE_DATA\t2\n\n#define RRS_IS_NO_HDS_TYPE(flag) \\\n\t((((flag) >> (RRS_HDS_TYPE_SHIFT)) & RRS_HDS_TYPE_MASK) == 0)\n\n#define RRS_IS_HDS_HEAD(flag) \\\n\t((((flag) >> (RRS_HDS_TYPE_SHIFT)) & RRS_HDS_TYPE_MASK) == \\\n\t\t\tRRS_HDS_TYPE_HEAD)\n\n#define RRS_IS_HDS_DATA(flag) \\\n\t((((flag) >> (RRS_HDS_TYPE_SHIFT)) & RRS_HDS_TYPE_MASK) == \\\n\t\t\tRRS_HDS_TYPE_DATA)\n\n \n#define RRS_PKT_SIZE_MASK\t0x3FFF\n#define RRS_PKT_SIZE_SHIFT\t0\n#define RRS_ERR_L4_CSUM_MASK\t0x0001\n#define RRS_ERR_L4_CSUM_SHIFT\t14\n#define RRS_ERR_IP_CSUM_MASK\t0x0001\n#define RRS_ERR_IP_CSUM_SHIFT\t15\n#define RRS_VLAN_INS_MASK\t0x0001\n#define RRS_VLAN_INS_SHIFT\t16\n#define RRS_PROT_ID_MASK\t0x0007\n#define RRS_PROT_ID_SHIFT\t17\n#define RRS_RX_ERR_SUM_MASK\t0x0001\n#define RRS_RX_ERR_SUM_SHIFT\t20\n#define RRS_RX_ERR_CRC_MASK\t0x0001\n#define RRS_RX_ERR_CRC_SHIFT\t21\n#define RRS_RX_ERR_FAE_MASK\t0x0001\n#define RRS_RX_ERR_FAE_SHIFT\t22\n#define RRS_RX_ERR_TRUNC_MASK\t0x0001\n#define RRS_RX_ERR_TRUNC_SHIFT\t23\n#define RRS_RX_ERR_RUNC_MASK\t0x0001\n#define RRS_RX_ERR_RUNC_SHIFT\t24\n#define RRS_RX_ERR_ICMP_MASK\t0x0001\n#define RRS_RX_ERR_ICMP_SHIFT\t25\n#define RRS_PACKET_BCAST_MASK\t0x0001\n#define RRS_PACKET_BCAST_SHIFT\t26\n#define RRS_PACKET_MCAST_MASK\t0x0001\n#define RRS_PACKET_MCAST_SHIFT\t27\n#define RRS_PACKET_TYPE_MASK\t0x0001\n#define RRS_PACKET_TYPE_SHIFT\t28\n#define RRS_FIFO_FULL_MASK\t0x0001\n#define RRS_FIFO_FULL_SHIFT\t29\n#define RRS_802_3_LEN_ERR_MASK \t0x0001\n#define RRS_802_3_LEN_ERR_SHIFT 30\n#define RRS_RXD_UPDATED_MASK\t0x0001\n#define RRS_RXD_UPDATED_SHIFT\t31\n\n#define RRS_ERR_L4_CSUM         0x00004000\n#define RRS_ERR_IP_CSUM         0x00008000\n#define RRS_VLAN_INS            0x00010000\n#define RRS_RX_ERR_SUM          0x00100000\n#define RRS_RX_ERR_CRC          0x00200000\n#define RRS_802_3_LEN_ERR\t0x40000000\n#define RRS_RXD_UPDATED\t\t0x80000000\n\n#define RRS_PACKET_TYPE_802_3  \t1\n#define RRS_PACKET_TYPE_ETH\t0\n#define RRS_PACKET_IS_ETH(word) \\\n\t((((word) >> RRS_PACKET_TYPE_SHIFT) & RRS_PACKET_TYPE_MASK) == \\\n\t\t\tRRS_PACKET_TYPE_ETH)\n#define RRS_RXD_IS_VALID(word) \\\n\t((((word) >> RRS_RXD_UPDATED_SHIFT) & RRS_RXD_UPDATED_MASK) == 1)\n\n#define RRS_PACKET_PROT_IS_IPV4_ONLY(word) \\\n\t((((word) >> RRS_PROT_ID_SHIFT) & RRS_PROT_ID_MASK) == 1)\n#define RRS_PACKET_PROT_IS_IPV6_ONLY(word) \\\n\t((((word) >> RRS_PROT_ID_SHIFT) & RRS_PROT_ID_MASK) == 6)\n\n#define RRS_MT_PROT_ID_TCPUDP\tBIT(19)\n\nstruct atl1c_recv_ret_status {\n\t__le32  word0;\n\t__le32\trss_hash;\n\t__le16\tvlan_tag;\n\t__le16\tflag;\n\t__le32\tword3;\n};\n\n \nstruct atl1c_rx_free_desc {\n\t__le64\tbuffer_addr;\n};\n\n \nenum atl1c_dma_order {\n\tatl1c_dma_ord_in = 1,\n\tatl1c_dma_ord_enh = 2,\n\tatl1c_dma_ord_out = 4\n};\n\nenum atl1c_dma_rcb {\n\tatl1c_rcb_64 = 0,\n\tatl1c_rcb_128 = 1\n};\n\nenum atl1c_mac_speed {\n\tatl1c_mac_speed_0 = 0,\n\tatl1c_mac_speed_10_100 = 1,\n\tatl1c_mac_speed_1000 = 2\n};\n\nenum atl1c_dma_req_block {\n\tatl1c_dma_req_128 = 0,\n\tatl1c_dma_req_256 = 1,\n\tatl1c_dma_req_512 = 2,\n\tatl1c_dma_req_1024 = 3,\n\tatl1c_dma_req_2048 = 4,\n\tatl1c_dma_req_4096 = 5\n};\n\n\nenum atl1c_nic_type {\n\tathr_l1c = 0,\n\tathr_l2c = 1,\n\tathr_l2c_b,\n\tathr_l2c_b2,\n\tathr_l1d,\n\tathr_l1d_2,\n\tathr_mt,\n};\n\nstruct atl1c_hw_stats {\n\t \n\tunsigned long rx_ok;\t\t \n\tunsigned long rx_bcast;\t\t \n\tunsigned long rx_mcast;\t\t \n\tunsigned long rx_pause;\t\t \n\tunsigned long rx_ctrl;\t\t \n\tunsigned long rx_fcs_err;\t \n\tunsigned long rx_len_err;\t \n\tunsigned long rx_byte_cnt;\t \n\tunsigned long rx_runt;\t\t \n\tunsigned long rx_frag;\t\t \n\tunsigned long rx_sz_64;\t\t \n\tunsigned long rx_sz_65_127;\t \n\tunsigned long rx_sz_128_255;\t \n\tunsigned long rx_sz_256_511;\t \n\tunsigned long rx_sz_512_1023;\t \n\tunsigned long rx_sz_1024_1518;\t \n\tunsigned long rx_sz_1519_max;\t \n\tunsigned long rx_sz_ov;\t\t \n\tunsigned long rx_rxf_ov;\t \n\tunsigned long rx_rrd_ov;\t \n\tunsigned long rx_align_err;\t \n\tunsigned long rx_bcast_byte_cnt;  \n\tunsigned long rx_mcast_byte_cnt;  \n\tunsigned long rx_err_addr;\t \n\n\t \n\tunsigned long tx_ok;\t\t \n\tunsigned long tx_bcast;\t\t \n\tunsigned long tx_mcast;\t\t \n\tunsigned long tx_pause;\t\t \n\tunsigned long tx_exc_defer;\t \n\tunsigned long tx_ctrl;\t\t \n\tunsigned long tx_defer;\t\t \n\tunsigned long tx_byte_cnt;\t \n\tunsigned long tx_sz_64;\t\t \n\tunsigned long tx_sz_65_127;\t \n\tunsigned long tx_sz_128_255;\t \n\tunsigned long tx_sz_256_511;\t \n\tunsigned long tx_sz_512_1023;\t \n\tunsigned long tx_sz_1024_1518;\t \n\tunsigned long tx_sz_1519_max;\t \n\tunsigned long tx_1_col;\t\t \n\tunsigned long tx_2_col;\t\t \n\tunsigned long tx_late_col;\t \n\tunsigned long tx_abort_col;\t \n\tunsigned long tx_underrun;\t \n\tunsigned long tx_rd_eop;\t \n\tunsigned long tx_len_err;\t \n\tunsigned long tx_trunc;\t\t \n\tunsigned long tx_bcast_byte;\t \n\tunsigned long tx_mcast_byte;\t \n};\n\nstruct atl1c_hw {\n\tu8 __iomem      *hw_addr;             \n\tstruct atl1c_adapter *adapter;\n\tenum atl1c_nic_type  nic_type;\n\tenum atl1c_dma_order dma_order;\n\tenum atl1c_dma_rcb   rcb_value;\n\tenum atl1c_dma_req_block dmar_block;\n\n\tu16 device_id;\n\tu16 vendor_id;\n\tu16 subsystem_id;\n\tu16 subsystem_vendor_id;\n\tu8 revision_id;\n\tu16 phy_id1;\n\tu16 phy_id2;\n\n\tspinlock_t intr_mask_lock;\t \n\tu32 intr_mask;\n\n\tu8 preamble_len;\n\tu16 max_frame_size;\n\tu16 min_frame_size;\n\n\tenum atl1c_mac_speed mac_speed;\n\tbool mac_duplex;\n\tbool hibernate;\n\tu16 media_type;\n#define MEDIA_TYPE_AUTO_SENSOR  0\n#define MEDIA_TYPE_100M_FULL    1\n#define MEDIA_TYPE_100M_HALF    2\n#define MEDIA_TYPE_10M_FULL     3\n#define MEDIA_TYPE_10M_HALF     4\n\n\tu16 autoneg_advertised;\n\tu16 mii_autoneg_adv_reg;\n\tu16 mii_1000t_ctrl_reg;\n\n\tu16 tx_imt;\t \n\tu16 rx_imt;\t \n\tu16 ict;         \n\tu16 ctrl_flags;\n#define ATL1C_INTR_CLEAR_ON_READ\t0x0001\n#define ATL1C_INTR_MODRT_ENABLE\t \t0x0002\n#define ATL1C_CMB_ENABLE\t\t0x0004\n#define ATL1C_SMB_ENABLE\t\t0x0010\n#define ATL1C_TXQ_MODE_ENHANCE\t\t0x0020\n#define ATL1C_RX_IPV6_CHKSUM\t\t0x0040\n#define ATL1C_ASPM_L0S_SUPPORT\t\t0x0080\n#define ATL1C_ASPM_L1_SUPPORT\t\t0x0100\n#define ATL1C_ASPM_CTRL_MON\t\t0x0200\n#define ATL1C_HIB_DISABLE\t\t0x0400\n#define ATL1C_APS_MODE_ENABLE           0x0800\n#define ATL1C_LINK_EXT_SYNC             0x1000\n#define ATL1C_CLK_GATING_EN             0x2000\n#define ATL1C_FPGA_VERSION              0x8000\n\tu16 link_cap_flags;\n#define ATL1C_LINK_CAP_1000M\t\t0x0001\n\tu32 smb_timer;\n\n\tu16 rrd_thresh;  \n\tu16 tpd_thresh;\n\tu8 tpd_burst;    \n\tu8 rfd_burst;\n\tu32 base_cpu;\n\tu32 indirect_tab;\n\tu8 mac_addr[ETH_ALEN];\n\tu8 perm_mac_addr[ETH_ALEN];\n\n\tbool phy_configured;\n\tbool re_autoneg;\n\tbool emi_ca;\n\tbool msi_lnkpatch;\t \n};\n\n \nstruct atl1c_ring_header {\n\tvoid *desc;\t\t \n\tdma_addr_t dma;\t\t \n\tunsigned int size;\t \n};\n\n \nstruct atl1c_buffer {\n\tstruct sk_buff *skb;\t \n\tu16 length;\t\t \n\tu16 flags;\t\t \n#define ATL1C_BUFFER_FREE\t\t0x0001\n#define ATL1C_BUFFER_BUSY\t\t0x0002\n#define ATL1C_BUFFER_STATE_MASK\t\t0x0003\n\n#define ATL1C_PCIMAP_SINGLE\t\t0x0004\n#define ATL1C_PCIMAP_PAGE\t\t0x0008\n#define ATL1C_PCIMAP_TYPE_MASK\t\t0x000C\n\n#define ATL1C_PCIMAP_TODEVICE\t\t0x0010\n#define ATL1C_PCIMAP_FROMDEVICE\t\t0x0020\n#define ATL1C_PCIMAP_DIRECTION_MASK\t0x0030\n\tdma_addr_t dma;\n};\n\n#define ATL1C_SET_BUFFER_STATE(buff, state) do {\t\\\n\t((buff)->flags) &= ~ATL1C_BUFFER_STATE_MASK;\t\\\n\t((buff)->flags) |= (state);\t\t\t\\\n\t} while (0)\n\n#define ATL1C_SET_PCIMAP_TYPE(buff, type, direction) do {\t\\\n\t((buff)->flags) &= ~ATL1C_PCIMAP_TYPE_MASK;\t\t\\\n\t((buff)->flags) |= (type);\t\t\t\t\\\n\t((buff)->flags) &= ~ATL1C_PCIMAP_DIRECTION_MASK;\t\\\n\t((buff)->flags) |= (direction);\t\t\t\t\\\n\t} while (0)\n\n \nstruct atl1c_tpd_ring {\n\tstruct atl1c_adapter *adapter;\n\tvoid *desc;\t\t \n\tdma_addr_t dma;\t\t \n\tu16 num;\n\tu16 size;\t\t \n\tu16 count;\t\t \n\tu16 next_to_use;\n\tatomic_t next_to_clean;\n\tstruct atl1c_buffer *buffer_info;\n\tstruct napi_struct napi;\n};\n\n \nstruct atl1c_rfd_ring {\n\tvoid *desc;\t\t \n\tdma_addr_t dma;\t\t \n\tu16 size;\t\t \n\tu16 count;\t\t \n\tu16 next_to_use;\n\tu16 next_to_clean;\n\tstruct atl1c_buffer *buffer_info;\n};\n\n \nstruct atl1c_rrd_ring {\n\tstruct atl1c_adapter *adapter;\n\tvoid *desc;\t\t \n\tdma_addr_t dma;\t\t \n\tu16 num;\n\tu16 size;\t\t \n\tu16 count;\t\t \n\tu16 next_to_use;\n\tu16 next_to_clean;\n\tstruct napi_struct napi;\n};\n\n \nstruct atl1c_adapter {\n\tstruct net_device   *netdev;\n\tstruct pci_dev      *pdev;\n\tstruct atl1c_hw        hw;\n\tstruct atl1c_hw_stats  hw_stats;\n\tstruct mii_if_info  mii;     \n\tu16 rx_buffer_len;\n\tunsigned int tx_queue_count;\n\tunsigned int rx_queue_count;\n\n\tunsigned long flags;\n#define __AT_TESTING        0x0001\n#define __AT_RESETTING      0x0002\n#define __AT_DOWN           0x0003\n\tunsigned long work_event;\n#define\tATL1C_WORK_EVENT_RESET\t\t0\n#define\tATL1C_WORK_EVENT_LINK_CHANGE\t1\n\tu32 msg_enable;\n\n\tbool have_msi;\n\tu32 wol;\n\tu16 link_speed;\n\tu16 link_duplex;\n\n\tspinlock_t mdio_lock;\n\tatomic_t irq_sem;\n\n\tstruct work_struct common_task;\n\tstruct timer_list watchdog_timer;\n\tstruct timer_list phy_config_timer;\n\n\t \n\tstruct atl1c_ring_header ring_header;\n\tstruct atl1c_tpd_ring tpd_ring[AT_MAX_TRANSMIT_QUEUE];\n\tstruct atl1c_rfd_ring rfd_ring[AT_MAX_RECEIVE_QUEUE];\n\tstruct atl1c_rrd_ring rrd_ring[AT_MAX_RECEIVE_QUEUE];\n\tu32 bd_number;      \n};\n\n#define AT_WRITE_REG(a, reg, value) ( \\\n\t\twritel((value), ((a)->hw_addr + reg)))\n\n#define AT_WRITE_FLUSH(a) (\\\n\t\treadl((a)->hw_addr))\n\n#define AT_READ_REG(a, reg, pdata) do {\t\t\t\t\t\\\n\t\tif (unlikely((a)->hibernate)) {\t\t\t\t\\\n\t\t\treadl((a)->hw_addr + reg);\t\t\t\\\n\t\t\t*(u32 *)pdata = readl((a)->hw_addr + reg);\t\\\n\t\t} else {\t\t\t\t\t\t\\\n\t\t\t*(u32 *)pdata = readl((a)->hw_addr + reg);\t\\\n\t\t}\t\t\t\t\t\t\t\\\n\t} while (0)\n\n#define AT_WRITE_REGB(a, reg, value) (\\\n\t\twriteb((value), ((a)->hw_addr + reg)))\n\n#define AT_READ_REGB(a, reg) (\\\n\t\treadb((a)->hw_addr + reg))\n\n#define AT_WRITE_REGW(a, reg, value) (\\\n\t\twritew((value), ((a)->hw_addr + reg)))\n\n#define AT_READ_REGW(a, reg, pdata) do {\t\t\t\t\\\n\t\tif (unlikely((a)->hibernate)) {\t\t\t\t\\\n\t\t\treadw((a)->hw_addr + reg);\t\t\t\\\n\t\t\t*(u16 *)pdata = readw((a)->hw_addr + reg);\t\\\n\t\t} else {\t\t\t\t\t\t\\\n\t\t\t*(u16 *)pdata = readw((a)->hw_addr + reg);\t\\\n\t\t}\t\t\t\t\t\t\t\\\n\t} while (0)\n\n#define AT_WRITE_REG_ARRAY(a, reg, offset, value) ( \\\n\t\twritel((value), (((a)->hw_addr + reg) + ((offset) << 2))))\n\n#define AT_READ_REG_ARRAY(a, reg, offset) ( \\\n\t\treadl(((a)->hw_addr + reg) + ((offset) << 2)))\n\nextern char atl1c_driver_name[];\n\nvoid atl1c_reinit_locked(struct atl1c_adapter *adapter);\ns32 atl1c_reset_hw(struct atl1c_hw *hw);\nvoid atl1c_set_ethtool_ops(struct net_device *netdev);\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}