// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Tracing implementation internals
#include "verilated_vcd_c.h"
#include "VysyxSoCFull__Syms.h"


void VysyxSoCFull___024root__traceInitSub0(VysyxSoCFull___024root* vlSelf, VerilatedVcd* tracep) VL_ATTR_COLD;
void VysyxSoCFull___024root__traceInitSub1(VysyxSoCFull___024root* vlSelf, VerilatedVcd* tracep) VL_ATTR_COLD;
void VysyxSoCFull___024root__traceInitSub2(VysyxSoCFull___024root* vlSelf, VerilatedVcd* tracep) VL_ATTR_COLD;
void VysyxSoCFull___024root__traceInitSub3(VysyxSoCFull___024root* vlSelf, VerilatedVcd* tracep) VL_ATTR_COLD;

void VysyxSoCFull___024root__traceInitTop(VysyxSoCFull___024root* vlSelf, VerilatedVcd* tracep) {
    if (false && vlSelf) {}  // Prevent unused
    VysyxSoCFull__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    // Body
    {
        VysyxSoCFull___024root__traceInitSub0(vlSelf, tracep);
        VysyxSoCFull___024root__traceInitSub1(vlSelf, tracep);
        VysyxSoCFull___024root__traceInitSub2(vlSelf, tracep);
        VysyxSoCFull___024root__traceInitSub3(vlSelf, tracep);
    }
}

void VysyxSoCFull___024root__traceInitSub0(VysyxSoCFull___024root* vlSelf, VerilatedVcd* tracep) {
    if (false && vlSelf) {}  // Prevent unused
    VysyxSoCFull__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    const int c = vlSymsp->__Vm_baseCode;
    if (false && tracep && c) {}  // Prevent unused
    // Body
    {
        tracep->declBit(c+20784,"clock", false,-1);
        tracep->declBit(c+20785,"reset", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull reset", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic_reset", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic_intr_from_chipSlave", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic_fpga_io_c2b_clk", false,-1);
        tracep->declBit(c+20786,"ysyxSoCFull asic_fpga_io_c2b_rst", false,-1);
        tracep->declBit(c+73,"ysyxSoCFull asic_fpga_io_c2b_send", false,-1);
        tracep->declBus(c+74,"ysyxSoCFull asic_fpga_io_c2b_data", false,-1, 31,0);
        tracep->declBit(c+20784,"ysyxSoCFull asic_fpga_io_b2c_clk", false,-1);
        tracep->declBit(c+20787,"ysyxSoCFull asic_fpga_io_b2c_rst", false,-1);
        tracep->declBit(c+75,"ysyxSoCFull asic_fpga_io_b2c_send", false,-1);
        tracep->declBus(c+76,"ysyxSoCFull asic_fpga_io_b2c_data", false,-1, 31,0);
        tracep->declBit(c+1,"ysyxSoCFull asic_spi_clk", false,-1);
        tracep->declBus(c+20816,"ysyxSoCFull asic_spi_cs", false,-1, 1,0);
        tracep->declBit(c+20817,"ysyxSoCFull asic_spi_mosi", false,-1);
        tracep->declBit(c+18976,"ysyxSoCFull asic_spi_miso", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic_uart_rx", false,-1);
        tracep->declBit(c+18113,"ysyxSoCFull asic_uart_tx", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga_reset", false,-1);
        tracep->declBit(c+77,"ysyxSoCFull fpga_master_mem_0_awready", false,-1);
        tracep->declBit(c+19805,"ysyxSoCFull fpga_master_mem_0_awvalid", false,-1);
        tracep->declBus(c+19806,"ysyxSoCFull fpga_master_mem_0_awid", false,-1, 3,0);
        tracep->declBus(c+19807,"ysyxSoCFull fpga_master_mem_0_awaddr", false,-1, 31,0);
        tracep->declBus(c+19808,"ysyxSoCFull fpga_master_mem_0_awlen", false,-1, 7,0);
        tracep->declBus(c+19809,"ysyxSoCFull fpga_master_mem_0_awsize", false,-1, 2,0);
        tracep->declBus(c+78,"ysyxSoCFull fpga_master_mem_0_awburst", false,-1, 1,0);
        tracep->declBit(c+79,"ysyxSoCFull fpga_master_mem_0_wready", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga_master_mem_0_wvalid", false,-1);
        tracep->declQuad(c+19811,"ysyxSoCFull fpga_master_mem_0_wdata", false,-1, 63,0);
        tracep->declBus(c+19813,"ysyxSoCFull fpga_master_mem_0_wstrb", false,-1, 7,0);
        tracep->declBit(c+17365,"ysyxSoCFull fpga_master_mem_0_wlast", false,-1);
        tracep->declBit(c+80,"ysyxSoCFull fpga_master_mem_0_bready", false,-1);
        tracep->declBit(c+81,"ysyxSoCFull fpga_master_mem_0_bvalid", false,-1);
        tracep->declBus(c+82,"ysyxSoCFull fpga_master_mem_0_bid", false,-1, 3,0);
        tracep->declBus(c+83,"ysyxSoCFull fpga_master_mem_0_bresp", false,-1, 1,0);
        tracep->declBit(c+84,"ysyxSoCFull fpga_master_mem_0_arready", false,-1);
        tracep->declBit(c+19814,"ysyxSoCFull fpga_master_mem_0_arvalid", false,-1);
        tracep->declBus(c+19806,"ysyxSoCFull fpga_master_mem_0_arid", false,-1, 3,0);
        tracep->declBus(c+19807,"ysyxSoCFull fpga_master_mem_0_araddr", false,-1, 31,0);
        tracep->declBus(c+19808,"ysyxSoCFull fpga_master_mem_0_arlen", false,-1, 7,0);
        tracep->declBus(c+19809,"ysyxSoCFull fpga_master_mem_0_arsize", false,-1, 2,0);
        tracep->declBus(c+78,"ysyxSoCFull fpga_master_mem_0_arburst", false,-1, 1,0);
        tracep->declBit(c+85,"ysyxSoCFull fpga_master_mem_0_rready", false,-1);
        tracep->declBit(c+86,"ysyxSoCFull fpga_master_mem_0_rvalid", false,-1);
        tracep->declBus(c+87,"ysyxSoCFull fpga_master_mem_0_rid", false,-1, 3,0);
        tracep->declQuad(c+88,"ysyxSoCFull fpga_master_mem_0_rdata", false,-1, 63,0);
        tracep->declBus(c+90,"ysyxSoCFull fpga_master_mem_0_rresp", false,-1, 1,0);
        tracep->declBit(c+91,"ysyxSoCFull fpga_master_mem_0_rlast", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga_fpga_io_c2b_clk", false,-1);
        tracep->declBit(c+20787,"ysyxSoCFull fpga_fpga_io_c2b_rst", false,-1);
        tracep->declBit(c+75,"ysyxSoCFull fpga_fpga_io_c2b_send", false,-1);
        tracep->declBus(c+76,"ysyxSoCFull fpga_fpga_io_c2b_data", false,-1, 31,0);
        tracep->declBit(c+20784,"ysyxSoCFull fpga_fpga_io_b2c_clk", false,-1);
        tracep->declBit(c+20786,"ysyxSoCFull fpga_fpga_io_b2c_rst", false,-1);
        tracep->declBit(c+73,"ysyxSoCFull fpga_fpga_io_b2c_send", false,-1);
        tracep->declBus(c+74,"ysyxSoCFull fpga_fpga_io_b2c_data", false,-1, 31,0);
        tracep->declBit(c+20784,"ysyxSoCFull mem_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull mem_reset", false,-1);
        tracep->declBit(c+77,"ysyxSoCFull mem_io_axi4_0_awready", false,-1);
        tracep->declBit(c+19805,"ysyxSoCFull mem_io_axi4_0_awvalid", false,-1);
        tracep->declBus(c+19806,"ysyxSoCFull mem_io_axi4_0_awid", false,-1, 3,0);
        tracep->declBus(c+19807,"ysyxSoCFull mem_io_axi4_0_awaddr", false,-1, 31,0);
        tracep->declBus(c+19808,"ysyxSoCFull mem_io_axi4_0_awlen", false,-1, 7,0);
        tracep->declBus(c+19809,"ysyxSoCFull mem_io_axi4_0_awsize", false,-1, 2,0);
        tracep->declBus(c+78,"ysyxSoCFull mem_io_axi4_0_awburst", false,-1, 1,0);
        tracep->declBit(c+79,"ysyxSoCFull mem_io_axi4_0_wready", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull mem_io_axi4_0_wvalid", false,-1);
        tracep->declQuad(c+19811,"ysyxSoCFull mem_io_axi4_0_wdata", false,-1, 63,0);
        tracep->declBus(c+19813,"ysyxSoCFull mem_io_axi4_0_wstrb", false,-1, 7,0);
        tracep->declBit(c+17365,"ysyxSoCFull mem_io_axi4_0_wlast", false,-1);
        tracep->declBit(c+80,"ysyxSoCFull mem_io_axi4_0_bready", false,-1);
        tracep->declBit(c+81,"ysyxSoCFull mem_io_axi4_0_bvalid", false,-1);
        tracep->declBus(c+82,"ysyxSoCFull mem_io_axi4_0_bid", false,-1, 3,0);
        tracep->declBus(c+83,"ysyxSoCFull mem_io_axi4_0_bresp", false,-1, 1,0);
        tracep->declBit(c+84,"ysyxSoCFull mem_io_axi4_0_arready", false,-1);
        tracep->declBit(c+19814,"ysyxSoCFull mem_io_axi4_0_arvalid", false,-1);
        tracep->declBus(c+19806,"ysyxSoCFull mem_io_axi4_0_arid", false,-1, 3,0);
        tracep->declBus(c+19807,"ysyxSoCFull mem_io_axi4_0_araddr", false,-1, 31,0);
        tracep->declBus(c+19808,"ysyxSoCFull mem_io_axi4_0_arlen", false,-1, 7,0);
        tracep->declBus(c+19809,"ysyxSoCFull mem_io_axi4_0_arsize", false,-1, 2,0);
        tracep->declBus(c+78,"ysyxSoCFull mem_io_axi4_0_arburst", false,-1, 1,0);
        tracep->declBit(c+85,"ysyxSoCFull mem_io_axi4_0_rready", false,-1);
        tracep->declBit(c+86,"ysyxSoCFull mem_io_axi4_0_rvalid", false,-1);
        tracep->declBus(c+87,"ysyxSoCFull mem_io_axi4_0_rid", false,-1, 3,0);
        tracep->declQuad(c+88,"ysyxSoCFull mem_io_axi4_0_rdata", false,-1, 63,0);
        tracep->declBus(c+90,"ysyxSoCFull mem_io_axi4_0_rresp", false,-1, 1,0);
        tracep->declBit(c+91,"ysyxSoCFull mem_io_axi4_0_rlast", false,-1);
        tracep->declBit(c+1,"ysyxSoCFull spiFlash_clk", false,-1);
        tracep->declBus(c+20816,"ysyxSoCFull spiFlash_cs", false,-1, 1,0);
        tracep->declBit(c+20817,"ysyxSoCFull spiFlash_mosi", false,-1);
        tracep->declBit(c+18976,"ysyxSoCFull spiFlash_miso", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic reset", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic intr_from_chipSlave", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic fpga_io_c2b_clk", false,-1);
        tracep->declBit(c+20786,"ysyxSoCFull asic fpga_io_c2b_rst", false,-1);
        tracep->declBit(c+73,"ysyxSoCFull asic fpga_io_c2b_send", false,-1);
        tracep->declBus(c+74,"ysyxSoCFull asic fpga_io_c2b_data", false,-1, 31,0);
        tracep->declBit(c+20784,"ysyxSoCFull asic fpga_io_b2c_clk", false,-1);
        tracep->declBit(c+20787,"ysyxSoCFull asic fpga_io_b2c_rst", false,-1);
        tracep->declBit(c+75,"ysyxSoCFull asic fpga_io_b2c_send", false,-1);
        tracep->declBus(c+76,"ysyxSoCFull asic fpga_io_b2c_data", false,-1, 31,0);
        tracep->declBit(c+1,"ysyxSoCFull asic spi_clk", false,-1);
        tracep->declBus(c+20816,"ysyxSoCFull asic spi_cs", false,-1, 1,0);
        tracep->declBit(c+20817,"ysyxSoCFull asic spi_mosi", false,-1);
        tracep->declBit(c+18976,"ysyxSoCFull asic spi_miso", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic uart_rx", false,-1);
        tracep->declBit(c+18113,"ysyxSoCFull asic uart_tx", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster_reset", false,-1);
        tracep->declBit(c+92,"ysyxSoCFull asic chipMaster_slave_0_awready", false,-1);
        tracep->declBit(c+93,"ysyxSoCFull asic chipMaster_slave_0_awvalid", false,-1);
        tracep->declBus(c+20818,"ysyxSoCFull asic chipMaster_slave_0_awid", false,-1, 3,0);
        tracep->declBus(c+94,"ysyxSoCFull asic chipMaster_slave_0_awaddr", false,-1, 31,0);
        tracep->declBus(c+95,"ysyxSoCFull asic chipMaster_slave_0_awlen", false,-1, 7,0);
        tracep->declBus(c+96,"ysyxSoCFull asic chipMaster_slave_0_awsize", false,-1, 2,0);
        tracep->declBus(c+97,"ysyxSoCFull asic chipMaster_slave_0_awburst", false,-1, 1,0);
        tracep->declBit(c+98,"ysyxSoCFull asic chipMaster_slave_0_wready", false,-1);
        tracep->declBit(c+99,"ysyxSoCFull asic chipMaster_slave_0_wvalid", false,-1);
        tracep->declQuad(c+100,"ysyxSoCFull asic chipMaster_slave_0_wdata", false,-1, 63,0);
        tracep->declBus(c+102,"ysyxSoCFull asic chipMaster_slave_0_wstrb", false,-1, 7,0);
        tracep->declBit(c+103,"ysyxSoCFull asic chipMaster_slave_0_wlast", false,-1);
        tracep->declBit(c+19069,"ysyxSoCFull asic chipMaster_slave_0_bready", false,-1);
        tracep->declBit(c+19070,"ysyxSoCFull asic chipMaster_slave_0_bvalid", false,-1);
        tracep->declBus(c+16816,"ysyxSoCFull asic chipMaster_slave_0_bid", false,-1, 3,0);
        tracep->declBus(c+16817,"ysyxSoCFull asic chipMaster_slave_0_bresp", false,-1, 1,0);
        tracep->declBit(c+104,"ysyxSoCFull asic chipMaster_slave_0_arready", false,-1);
        tracep->declBit(c+105,"ysyxSoCFull asic chipMaster_slave_0_arvalid", false,-1);
        tracep->declBus(c+20818,"ysyxSoCFull asic chipMaster_slave_0_arid", false,-1, 3,0);
        tracep->declBus(c+106,"ysyxSoCFull asic chipMaster_slave_0_araddr", false,-1, 31,0);
        tracep->declBus(c+107,"ysyxSoCFull asic chipMaster_slave_0_arlen", false,-1, 7,0);
        tracep->declBus(c+108,"ysyxSoCFull asic chipMaster_slave_0_arsize", false,-1, 2,0);
        tracep->declBus(c+109,"ysyxSoCFull asic chipMaster_slave_0_arburst", false,-1, 1,0);
        tracep->declBit(c+19071,"ysyxSoCFull asic chipMaster_slave_0_rready", false,-1);
        tracep->declBit(c+19072,"ysyxSoCFull asic chipMaster_slave_0_rvalid", false,-1);
        tracep->declBus(c+16818,"ysyxSoCFull asic chipMaster_slave_0_rid", false,-1, 3,0);
        tracep->declQuad(c+16819,"ysyxSoCFull asic chipMaster_slave_0_rdata", false,-1, 63,0);
        tracep->declBus(c+16821,"ysyxSoCFull asic chipMaster_slave_0_rresp", false,-1, 1,0);
        tracep->declBit(c+19073,"ysyxSoCFull asic chipMaster_slave_0_rlast", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster_fpga_io_c2b_clk", false,-1);
        tracep->declBit(c+20786,"ysyxSoCFull asic chipMaster_fpga_io_c2b_rst", false,-1);
        tracep->declBit(c+73,"ysyxSoCFull asic chipMaster_fpga_io_c2b_send", false,-1);
        tracep->declBus(c+74,"ysyxSoCFull asic chipMaster_fpga_io_c2b_data", false,-1, 31,0);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster_fpga_io_b2c_clk", false,-1);
        tracep->declBit(c+20787,"ysyxSoCFull asic chipMaster_fpga_io_b2c_rst", false,-1);
        tracep->declBit(c+75,"ysyxSoCFull asic chipMaster_fpga_io_b2c_send", false,-1);
        tracep->declBus(c+76,"ysyxSoCFull asic chipMaster_fpga_io_b2c_data", false,-1, 31,0);
        tracep->declBit(c+20784,"ysyxSoCFull asic axi4xbar_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic axi4xbar_reset", false,-1);
        tracep->declBit(c+110,"ysyxSoCFull asic axi4xbar_auto_in_awready", false,-1);
        tracep->declBit(c+111,"ysyxSoCFull asic axi4xbar_auto_in_awvalid", false,-1);
        tracep->declBus(c+20818,"ysyxSoCFull asic axi4xbar_auto_in_awid", false,-1, 3,0);
        tracep->declBus(c+94,"ysyxSoCFull asic axi4xbar_auto_in_awaddr", false,-1, 31,0);
        tracep->declBus(c+95,"ysyxSoCFull asic axi4xbar_auto_in_awlen", false,-1, 7,0);
        tracep->declBus(c+96,"ysyxSoCFull asic axi4xbar_auto_in_awsize", false,-1, 2,0);
        tracep->declBus(c+97,"ysyxSoCFull asic axi4xbar_auto_in_awburst", false,-1, 1,0);
        tracep->declBit(c+112,"ysyxSoCFull asic axi4xbar_auto_in_wready", false,-1);
        tracep->declBit(c+113,"ysyxSoCFull asic axi4xbar_auto_in_wvalid", false,-1);
        tracep->declQuad(c+100,"ysyxSoCFull asic axi4xbar_auto_in_wdata", false,-1, 63,0);
        tracep->declBus(c+102,"ysyxSoCFull asic axi4xbar_auto_in_wstrb", false,-1, 7,0);
        tracep->declBit(c+103,"ysyxSoCFull asic axi4xbar_auto_in_wlast", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull asic axi4xbar_auto_in_bready", false,-1);
        tracep->declBit(c+19074,"ysyxSoCFull asic axi4xbar_auto_in_bvalid", false,-1);
        tracep->declBus(c+19075,"ysyxSoCFull asic axi4xbar_auto_in_bid", false,-1, 3,0);
        tracep->declBus(c+19076,"ysyxSoCFull asic axi4xbar_auto_in_bresp", false,-1, 1,0);
        tracep->declBit(c+114,"ysyxSoCFull asic axi4xbar_auto_in_arready", false,-1);
        tracep->declBit(c+115,"ysyxSoCFull asic axi4xbar_auto_in_arvalid", false,-1);
        tracep->declBus(c+20818,"ysyxSoCFull asic axi4xbar_auto_in_arid", false,-1, 3,0);
        tracep->declBus(c+106,"ysyxSoCFull asic axi4xbar_auto_in_araddr", false,-1, 31,0);
        tracep->declBus(c+107,"ysyxSoCFull asic axi4xbar_auto_in_arlen", false,-1, 7,0);
        tracep->declBus(c+108,"ysyxSoCFull asic axi4xbar_auto_in_arsize", false,-1, 2,0);
        tracep->declBus(c+109,"ysyxSoCFull asic axi4xbar_auto_in_arburst", false,-1, 1,0);
        tracep->declBit(c+116,"ysyxSoCFull asic axi4xbar_auto_in_rready", false,-1);
        tracep->declBit(c+19077,"ysyxSoCFull asic axi4xbar_auto_in_rvalid", false,-1);
        tracep->declBus(c+19078,"ysyxSoCFull asic axi4xbar_auto_in_rid", false,-1, 3,0);
        tracep->declQuad(c+19079,"ysyxSoCFull asic axi4xbar_auto_in_rdata", false,-1, 63,0);
        tracep->declBus(c+19081,"ysyxSoCFull asic axi4xbar_auto_in_rresp", false,-1, 1,0);
        tracep->declBit(c+19082,"ysyxSoCFull asic axi4xbar_auto_in_rlast", false,-1);
        tracep->declBit(c+117,"ysyxSoCFull asic axi4xbar_auto_out_1_awready", false,-1);
        tracep->declBit(c+118,"ysyxSoCFull asic axi4xbar_auto_out_1_awvalid", false,-1);
        tracep->declBus(c+20818,"ysyxSoCFull asic axi4xbar_auto_out_1_awid", false,-1, 3,0);
        tracep->declBus(c+119,"ysyxSoCFull asic axi4xbar_auto_out_1_awaddr", false,-1, 29,0);
        tracep->declBus(c+95,"ysyxSoCFull asic axi4xbar_auto_out_1_awlen", false,-1, 7,0);
        tracep->declBus(c+96,"ysyxSoCFull asic axi4xbar_auto_out_1_awsize", false,-1, 2,0);
        tracep->declBit(c+120,"ysyxSoCFull asic axi4xbar_auto_out_1_wready", false,-1);
        tracep->declBit(c+121,"ysyxSoCFull asic axi4xbar_auto_out_1_wvalid", false,-1);
        tracep->declQuad(c+100,"ysyxSoCFull asic axi4xbar_auto_out_1_wdata", false,-1, 63,0);
        tracep->declBus(c+102,"ysyxSoCFull asic axi4xbar_auto_out_1_wstrb", false,-1, 7,0);
        tracep->declBit(c+16822,"ysyxSoCFull asic axi4xbar_auto_out_1_bready", false,-1);
        tracep->declBit(c+122,"ysyxSoCFull asic axi4xbar_auto_out_1_bvalid", false,-1);
        tracep->declBus(c+123,"ysyxSoCFull asic axi4xbar_auto_out_1_bid", false,-1, 3,0);
        tracep->declBus(c+20816,"ysyxSoCFull asic axi4xbar_auto_out_1_bresp", false,-1, 1,0);
        tracep->declBit(c+124,"ysyxSoCFull asic axi4xbar_auto_out_1_arready", false,-1);
        tracep->declBit(c+125,"ysyxSoCFull asic axi4xbar_auto_out_1_arvalid", false,-1);
        tracep->declBus(c+20818,"ysyxSoCFull asic axi4xbar_auto_out_1_arid", false,-1, 3,0);
        tracep->declBus(c+126,"ysyxSoCFull asic axi4xbar_auto_out_1_araddr", false,-1, 29,0);
        tracep->declBus(c+107,"ysyxSoCFull asic axi4xbar_auto_out_1_arlen", false,-1, 7,0);
        tracep->declBus(c+108,"ysyxSoCFull asic axi4xbar_auto_out_1_arsize", false,-1, 2,0);
        tracep->declBit(c+16823,"ysyxSoCFull asic axi4xbar_auto_out_1_rready", false,-1);
        tracep->declBit(c+19019,"ysyxSoCFull asic axi4xbar_auto_out_1_rvalid", false,-1);
        tracep->declBus(c+127,"ysyxSoCFull asic axi4xbar_auto_out_1_rid", false,-1, 3,0);
        tracep->declQuad(c+20788,"ysyxSoCFull asic axi4xbar_auto_out_1_rdata", false,-1, 63,0);
        tracep->declBus(c+20816,"ysyxSoCFull asic axi4xbar_auto_out_1_rresp", false,-1, 1,0);
        tracep->declBit(c+92,"ysyxSoCFull asic axi4xbar_auto_out_0_awready", false,-1);
        tracep->declBit(c+93,"ysyxSoCFull asic axi4xbar_auto_out_0_awvalid", false,-1);
        tracep->declBus(c+20818,"ysyxSoCFull asic axi4xbar_auto_out_0_awid", false,-1, 3,0);
        tracep->declBus(c+94,"ysyxSoCFull asic axi4xbar_auto_out_0_awaddr", false,-1, 31,0);
        tracep->declBus(c+95,"ysyxSoCFull asic axi4xbar_auto_out_0_awlen", false,-1, 7,0);
        tracep->declBus(c+96,"ysyxSoCFull asic axi4xbar_auto_out_0_awsize", false,-1, 2,0);
        tracep->declBus(c+97,"ysyxSoCFull asic axi4xbar_auto_out_0_awburst", false,-1, 1,0);
        tracep->declBit(c+98,"ysyxSoCFull asic axi4xbar_auto_out_0_wready", false,-1);
        tracep->declBit(c+99,"ysyxSoCFull asic axi4xbar_auto_out_0_wvalid", false,-1);
        tracep->declQuad(c+100,"ysyxSoCFull asic axi4xbar_auto_out_0_wdata", false,-1, 63,0);
        tracep->declBus(c+102,"ysyxSoCFull asic axi4xbar_auto_out_0_wstrb", false,-1, 7,0);
        tracep->declBit(c+103,"ysyxSoCFull asic axi4xbar_auto_out_0_wlast", false,-1);
        tracep->declBit(c+19069,"ysyxSoCFull asic axi4xbar_auto_out_0_bready", false,-1);
        tracep->declBit(c+19070,"ysyxSoCFull asic axi4xbar_auto_out_0_bvalid", false,-1);
        tracep->declBus(c+16816,"ysyxSoCFull asic axi4xbar_auto_out_0_bid", false,-1, 3,0);
        tracep->declBus(c+16817,"ysyxSoCFull asic axi4xbar_auto_out_0_bresp", false,-1, 1,0);
        tracep->declBit(c+104,"ysyxSoCFull asic axi4xbar_auto_out_0_arready", false,-1);
        tracep->declBit(c+105,"ysyxSoCFull asic axi4xbar_auto_out_0_arvalid", false,-1);
        tracep->declBus(c+20818,"ysyxSoCFull asic axi4xbar_auto_out_0_arid", false,-1, 3,0);
        tracep->declBus(c+106,"ysyxSoCFull asic axi4xbar_auto_out_0_araddr", false,-1, 31,0);
        tracep->declBus(c+107,"ysyxSoCFull asic axi4xbar_auto_out_0_arlen", false,-1, 7,0);
        tracep->declBus(c+108,"ysyxSoCFull asic axi4xbar_auto_out_0_arsize", false,-1, 2,0);
        tracep->declBus(c+109,"ysyxSoCFull asic axi4xbar_auto_out_0_arburst", false,-1, 1,0);
        tracep->declBit(c+19071,"ysyxSoCFull asic axi4xbar_auto_out_0_rready", false,-1);
        tracep->declBit(c+19072,"ysyxSoCFull asic axi4xbar_auto_out_0_rvalid", false,-1);
        tracep->declBus(c+16818,"ysyxSoCFull asic axi4xbar_auto_out_0_rid", false,-1, 3,0);
        tracep->declQuad(c+16819,"ysyxSoCFull asic axi4xbar_auto_out_0_rdata", false,-1, 63,0);
        tracep->declBus(c+16821,"ysyxSoCFull asic axi4xbar_auto_out_0_rresp", false,-1, 1,0);
        tracep->declBit(c+19073,"ysyxSoCFull asic axi4xbar_auto_out_0_rlast", false,-1);
        tracep->declBit(c+128,"ysyxSoCFull asic apbxbar_auto_in_psel", false,-1);
        tracep->declBit(c+129,"ysyxSoCFull asic apbxbar_auto_in_penable", false,-1);
        tracep->declBit(c+130,"ysyxSoCFull asic apbxbar_auto_in_pwrite", false,-1);
        tracep->declBus(c+19020,"ysyxSoCFull asic apbxbar_auto_in_paddr", false,-1, 29,0);
        tracep->declBus(c+131,"ysyxSoCFull asic apbxbar_auto_in_pwdata", false,-1, 31,0);
        tracep->declBus(c+132,"ysyxSoCFull asic apbxbar_auto_in_pstrb", false,-1, 3,0);
        tracep->declBit(c+19021,"ysyxSoCFull asic apbxbar_auto_in_pready", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic apbxbar_auto_in_pslverr", false,-1);
        tracep->declBus(c+20790,"ysyxSoCFull asic apbxbar_auto_in_prdata", false,-1, 31,0);
        tracep->declBit(c+19022,"ysyxSoCFull asic apbxbar_auto_out_1_psel", false,-1);
        tracep->declBit(c+19023,"ysyxSoCFull asic apbxbar_auto_out_1_penable", false,-1);
        tracep->declBit(c+130,"ysyxSoCFull asic apbxbar_auto_out_1_pwrite", false,-1);
        tracep->declBus(c+19024,"ysyxSoCFull asic apbxbar_auto_out_1_paddr", false,-1, 28,0);
        tracep->declBus(c+131,"ysyxSoCFull asic apbxbar_auto_out_1_pwdata", false,-1, 31,0);
        tracep->declBus(c+132,"ysyxSoCFull asic apbxbar_auto_out_1_pstrb", false,-1, 3,0);
        tracep->declBit(c+19025,"ysyxSoCFull asic apbxbar_auto_out_1_pready", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic apbxbar_auto_out_1_pslverr", false,-1);
        tracep->declBus(c+20791,"ysyxSoCFull asic apbxbar_auto_out_1_prdata", false,-1, 31,0);
        tracep->declBit(c+19026,"ysyxSoCFull asic apbxbar_auto_out_0_psel", false,-1);
        tracep->declBit(c+19027,"ysyxSoCFull asic apbxbar_auto_out_0_penable", false,-1);
        tracep->declBit(c+130,"ysyxSoCFull asic apbxbar_auto_out_0_pwrite", false,-1);
        tracep->declBus(c+19020,"ysyxSoCFull asic apbxbar_auto_out_0_paddr", false,-1, 29,0);
        tracep->declBus(c+131,"ysyxSoCFull asic apbxbar_auto_out_0_pwdata", false,-1, 31,0);
        tracep->declBus(c+132,"ysyxSoCFull asic apbxbar_auto_out_0_pstrb", false,-1, 3,0);
        tracep->declBit(c+19028,"ysyxSoCFull asic apbxbar_auto_out_0_pready", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic apbxbar_auto_out_0_pslverr", false,-1);
        tracep->declBus(c+133,"ysyxSoCFull asic apbxbar_auto_out_0_prdata", false,-1, 31,0);
        tracep->declBit(c+20784,"ysyxSoCFull asic cpu_clock", false,-1);
        tracep->declBit(c+18986,"ysyxSoCFull asic cpu_reset", false,-1);
        tracep->declBit(c+110,"ysyxSoCFull asic cpu_auto_master_out_awready", false,-1);
        tracep->declBit(c+111,"ysyxSoCFull asic cpu_auto_master_out_awvalid", false,-1);
        tracep->declBus(c+20818,"ysyxSoCFull asic cpu_auto_master_out_awid", false,-1, 3,0);
        tracep->declBus(c+94,"ysyxSoCFull asic cpu_auto_master_out_awaddr", false,-1, 31,0);
        tracep->declBus(c+95,"ysyxSoCFull asic cpu_auto_master_out_awlen", false,-1, 7,0);
        tracep->declBus(c+96,"ysyxSoCFull asic cpu_auto_master_out_awsize", false,-1, 2,0);
        tracep->declBus(c+97,"ysyxSoCFull asic cpu_auto_master_out_awburst", false,-1, 1,0);
        tracep->declBit(c+112,"ysyxSoCFull asic cpu_auto_master_out_wready", false,-1);
        tracep->declBit(c+113,"ysyxSoCFull asic cpu_auto_master_out_wvalid", false,-1);
        tracep->declQuad(c+100,"ysyxSoCFull asic cpu_auto_master_out_wdata", false,-1, 63,0);
        tracep->declBus(c+102,"ysyxSoCFull asic cpu_auto_master_out_wstrb", false,-1, 7,0);
        tracep->declBit(c+103,"ysyxSoCFull asic cpu_auto_master_out_wlast", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull asic cpu_auto_master_out_bready", false,-1);
        tracep->declBit(c+19074,"ysyxSoCFull asic cpu_auto_master_out_bvalid", false,-1);
        tracep->declBus(c+19075,"ysyxSoCFull asic cpu_auto_master_out_bid", false,-1, 3,0);
        tracep->declBus(c+19076,"ysyxSoCFull asic cpu_auto_master_out_bresp", false,-1, 1,0);
        tracep->declBit(c+114,"ysyxSoCFull asic cpu_auto_master_out_arready", false,-1);
        tracep->declBit(c+115,"ysyxSoCFull asic cpu_auto_master_out_arvalid", false,-1);
        tracep->declBus(c+20818,"ysyxSoCFull asic cpu_auto_master_out_arid", false,-1, 3,0);
        tracep->declBus(c+106,"ysyxSoCFull asic cpu_auto_master_out_araddr", false,-1, 31,0);
        tracep->declBus(c+107,"ysyxSoCFull asic cpu_auto_master_out_arlen", false,-1, 7,0);
        tracep->declBus(c+108,"ysyxSoCFull asic cpu_auto_master_out_arsize", false,-1, 2,0);
        tracep->declBus(c+109,"ysyxSoCFull asic cpu_auto_master_out_arburst", false,-1, 1,0);
        tracep->declBit(c+116,"ysyxSoCFull asic cpu_auto_master_out_rready", false,-1);
        tracep->declBit(c+19077,"ysyxSoCFull asic cpu_auto_master_out_rvalid", false,-1);
        tracep->declBus(c+19078,"ysyxSoCFull asic cpu_auto_master_out_rid", false,-1, 3,0);
        tracep->declQuad(c+19079,"ysyxSoCFull asic cpu_auto_master_out_rdata", false,-1, 63,0);
        tracep->declBus(c+19081,"ysyxSoCFull asic cpu_auto_master_out_rresp", false,-1, 1,0);
        tracep->declBit(c+19082,"ysyxSoCFull asic cpu_auto_master_out_rlast", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic cpu_interrupt", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic luart_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic luart_reset", false,-1);
        tracep->declBit(c+19022,"ysyxSoCFull asic luart_auto_in_psel", false,-1);
        tracep->declBit(c+19023,"ysyxSoCFull asic luart_auto_in_penable", false,-1);
        tracep->declBit(c+130,"ysyxSoCFull asic luart_auto_in_pwrite", false,-1);
        tracep->declBus(c+19024,"ysyxSoCFull asic luart_auto_in_paddr", false,-1, 28,0);
        tracep->declBus(c+131,"ysyxSoCFull asic luart_auto_in_pwdata", false,-1, 31,0);
        tracep->declBus(c+132,"ysyxSoCFull asic luart_auto_in_pstrb", false,-1, 3,0);
        tracep->declBit(c+19025,"ysyxSoCFull asic luart_auto_in_pready", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic luart_auto_in_pslverr", false,-1);
        tracep->declBus(c+20791,"ysyxSoCFull asic luart_auto_in_prdata", false,-1, 31,0);
        tracep->declBit(c+20815,"ysyxSoCFull asic luart_uart_rx", false,-1);
        tracep->declBit(c+18113,"ysyxSoCFull asic luart_uart_tx", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic lspi_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic lspi_reset", false,-1);
        tracep->declBit(c+19026,"ysyxSoCFull asic lspi_auto_in_psel", false,-1);
        tracep->declBit(c+19027,"ysyxSoCFull asic lspi_auto_in_penable", false,-1);
        tracep->declBit(c+130,"ysyxSoCFull asic lspi_auto_in_pwrite", false,-1);
        tracep->declBus(c+19020,"ysyxSoCFull asic lspi_auto_in_paddr", false,-1, 29,0);
        tracep->declBus(c+131,"ysyxSoCFull asic lspi_auto_in_pwdata", false,-1, 31,0);
        tracep->declBus(c+132,"ysyxSoCFull asic lspi_auto_in_pstrb", false,-1, 3,0);
        tracep->declBit(c+19028,"ysyxSoCFull asic lspi_auto_in_pready", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic lspi_auto_in_pslverr", false,-1);
        tracep->declBus(c+133,"ysyxSoCFull asic lspi_auto_in_prdata", false,-1, 31,0);
        tracep->declBit(c+1,"ysyxSoCFull asic lspi_spi_bundle_clk", false,-1);
        tracep->declBus(c+20816,"ysyxSoCFull asic lspi_spi_bundle_cs", false,-1, 1,0);
        tracep->declBit(c+20817,"ysyxSoCFull asic lspi_spi_bundle_mosi", false,-1);
        tracep->declBit(c+18976,"ysyxSoCFull asic lspi_spi_bundle_miso", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic axi42apb_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic axi42apb_reset", false,-1);
        tracep->declBit(c+117,"ysyxSoCFull asic axi42apb_auto_in_awready", false,-1);
        tracep->declBit(c+118,"ysyxSoCFull asic axi42apb_auto_in_awvalid", false,-1);
        tracep->declBus(c+20818,"ysyxSoCFull asic axi42apb_auto_in_awid", false,-1, 3,0);
        tracep->declBus(c+119,"ysyxSoCFull asic axi42apb_auto_in_awaddr", false,-1, 29,0);
        tracep->declBus(c+95,"ysyxSoCFull asic axi42apb_auto_in_awlen", false,-1, 7,0);
        tracep->declBus(c+96,"ysyxSoCFull asic axi42apb_auto_in_awsize", false,-1, 2,0);
        tracep->declBit(c+120,"ysyxSoCFull asic axi42apb_auto_in_wready", false,-1);
        tracep->declBit(c+121,"ysyxSoCFull asic axi42apb_auto_in_wvalid", false,-1);
        tracep->declQuad(c+100,"ysyxSoCFull asic axi42apb_auto_in_wdata", false,-1, 63,0);
        tracep->declBus(c+102,"ysyxSoCFull asic axi42apb_auto_in_wstrb", false,-1, 7,0);
        tracep->declBit(c+16822,"ysyxSoCFull asic axi42apb_auto_in_bready", false,-1);
        tracep->declBit(c+122,"ysyxSoCFull asic axi42apb_auto_in_bvalid", false,-1);
        tracep->declBus(c+123,"ysyxSoCFull asic axi42apb_auto_in_bid", false,-1, 3,0);
        tracep->declBus(c+20816,"ysyxSoCFull asic axi42apb_auto_in_bresp", false,-1, 1,0);
        tracep->declBit(c+124,"ysyxSoCFull asic axi42apb_auto_in_arready", false,-1);
        tracep->declBit(c+125,"ysyxSoCFull asic axi42apb_auto_in_arvalid", false,-1);
        tracep->declBus(c+20818,"ysyxSoCFull asic axi42apb_auto_in_arid", false,-1, 3,0);
        tracep->declBus(c+126,"ysyxSoCFull asic axi42apb_auto_in_araddr", false,-1, 29,0);
        tracep->declBus(c+107,"ysyxSoCFull asic axi42apb_auto_in_arlen", false,-1, 7,0);
        tracep->declBus(c+108,"ysyxSoCFull asic axi42apb_auto_in_arsize", false,-1, 2,0);
        tracep->declBit(c+16823,"ysyxSoCFull asic axi42apb_auto_in_rready", false,-1);
        tracep->declBit(c+19019,"ysyxSoCFull asic axi42apb_auto_in_rvalid", false,-1);
        tracep->declBus(c+127,"ysyxSoCFull asic axi42apb_auto_in_rid", false,-1, 3,0);
        tracep->declQuad(c+20788,"ysyxSoCFull asic axi42apb_auto_in_rdata", false,-1, 63,0);
        tracep->declBus(c+20816,"ysyxSoCFull asic axi42apb_auto_in_rresp", false,-1, 1,0);
        tracep->declBit(c+128,"ysyxSoCFull asic axi42apb_auto_out_psel", false,-1);
        tracep->declBit(c+129,"ysyxSoCFull asic axi42apb_auto_out_penable", false,-1);
        tracep->declBit(c+130,"ysyxSoCFull asic axi42apb_auto_out_pwrite", false,-1);
        tracep->declBus(c+19020,"ysyxSoCFull asic axi42apb_auto_out_paddr", false,-1, 29,0);
        tracep->declBus(c+131,"ysyxSoCFull asic axi42apb_auto_out_pwdata", false,-1, 31,0);
        tracep->declBus(c+132,"ysyxSoCFull asic axi42apb_auto_out_pstrb", false,-1, 3,0);
        tracep->declBit(c+19021,"ysyxSoCFull asic axi42apb_auto_out_pready", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic axi42apb_auto_out_pslverr", false,-1);
        tracep->declBus(c+20790,"ysyxSoCFull asic axi42apb_auto_out_prdata", false,-1, 31,0);
        tracep->declBit(c+20784,"ysyxSoCFull asic cpu_reset_chain_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic cpu_reset_chain_io_d", false,-1);
        tracep->declBit(c+134,"ysyxSoCFull asic cpu_reset_chain_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster reset", false,-1);
        tracep->declBit(c+92,"ysyxSoCFull asic chipMaster slave_0_awready", false,-1);
        tracep->declBit(c+93,"ysyxSoCFull asic chipMaster slave_0_awvalid", false,-1);
        tracep->declBus(c+20818,"ysyxSoCFull asic chipMaster slave_0_awid", false,-1, 3,0);
        tracep->declBus(c+94,"ysyxSoCFull asic chipMaster slave_0_awaddr", false,-1, 31,0);
        tracep->declBus(c+95,"ysyxSoCFull asic chipMaster slave_0_awlen", false,-1, 7,0);
        tracep->declBus(c+96,"ysyxSoCFull asic chipMaster slave_0_awsize", false,-1, 2,0);
        tracep->declBus(c+97,"ysyxSoCFull asic chipMaster slave_0_awburst", false,-1, 1,0);
        tracep->declBit(c+98,"ysyxSoCFull asic chipMaster slave_0_wready", false,-1);
        tracep->declBit(c+99,"ysyxSoCFull asic chipMaster slave_0_wvalid", false,-1);
        tracep->declQuad(c+100,"ysyxSoCFull asic chipMaster slave_0_wdata", false,-1, 63,0);
        tracep->declBus(c+102,"ysyxSoCFull asic chipMaster slave_0_wstrb", false,-1, 7,0);
        tracep->declBit(c+103,"ysyxSoCFull asic chipMaster slave_0_wlast", false,-1);
        tracep->declBit(c+19069,"ysyxSoCFull asic chipMaster slave_0_bready", false,-1);
        tracep->declBit(c+19070,"ysyxSoCFull asic chipMaster slave_0_bvalid", false,-1);
        tracep->declBus(c+16816,"ysyxSoCFull asic chipMaster slave_0_bid", false,-1, 3,0);
        tracep->declBus(c+16817,"ysyxSoCFull asic chipMaster slave_0_bresp", false,-1, 1,0);
        tracep->declBit(c+104,"ysyxSoCFull asic chipMaster slave_0_arready", false,-1);
        tracep->declBit(c+105,"ysyxSoCFull asic chipMaster slave_0_arvalid", false,-1);
        tracep->declBus(c+20818,"ysyxSoCFull asic chipMaster slave_0_arid", false,-1, 3,0);
        tracep->declBus(c+106,"ysyxSoCFull asic chipMaster slave_0_araddr", false,-1, 31,0);
        tracep->declBus(c+107,"ysyxSoCFull asic chipMaster slave_0_arlen", false,-1, 7,0);
        tracep->declBus(c+108,"ysyxSoCFull asic chipMaster slave_0_arsize", false,-1, 2,0);
        tracep->declBus(c+109,"ysyxSoCFull asic chipMaster slave_0_arburst", false,-1, 1,0);
        tracep->declBit(c+19071,"ysyxSoCFull asic chipMaster slave_0_rready", false,-1);
        tracep->declBit(c+19072,"ysyxSoCFull asic chipMaster slave_0_rvalid", false,-1);
        tracep->declBus(c+16818,"ysyxSoCFull asic chipMaster slave_0_rid", false,-1, 3,0);
        tracep->declQuad(c+16819,"ysyxSoCFull asic chipMaster slave_0_rdata", false,-1, 63,0);
        tracep->declBus(c+16821,"ysyxSoCFull asic chipMaster slave_0_rresp", false,-1, 1,0);
        tracep->declBit(c+19073,"ysyxSoCFull asic chipMaster slave_0_rlast", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster fpga_io_c2b_clk", false,-1);
        tracep->declBit(c+20786,"ysyxSoCFull asic chipMaster fpga_io_c2b_rst", false,-1);
        tracep->declBit(c+73,"ysyxSoCFull asic chipMaster fpga_io_c2b_send", false,-1);
        tracep->declBus(c+74,"ysyxSoCFull asic chipMaster fpga_io_c2b_data", false,-1, 31,0);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster fpga_io_b2c_clk", false,-1);
        tracep->declBit(c+20787,"ysyxSoCFull asic chipMaster fpga_io_b2c_rst", false,-1);
        tracep->declBit(c+75,"ysyxSoCFull asic chipMaster fpga_io_b2c_send", false,-1);
        tracep->declBus(c+76,"ysyxSoCFull asic chipMaster fpga_io_b2c_data", false,-1, 31,0);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster xbar_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster xbar_reset", false,-1);
        tracep->declBit(c+19083,"ysyxSoCFull asic chipMaster xbar_auto_in_a_ready", false,-1);
        tracep->declBit(c+19084,"ysyxSoCFull asic chipMaster xbar_auto_in_a_valid", false,-1);
        tracep->declBus(c+19085,"ysyxSoCFull asic chipMaster xbar_auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+19086,"ysyxSoCFull asic chipMaster xbar_auto_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+19087,"ysyxSoCFull asic chipMaster xbar_auto_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+19088,"ysyxSoCFull asic chipMaster xbar_auto_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+19089,"ysyxSoCFull asic chipMaster xbar_auto_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+19090,"ysyxSoCFull asic chipMaster xbar_auto_in_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+19091,"ysyxSoCFull asic chipMaster xbar_auto_in_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+135,"ysyxSoCFull asic chipMaster xbar_auto_in_a_bits_corrupt", false,-1);
        tracep->declBit(c+136,"ysyxSoCFull asic chipMaster xbar_auto_in_c_ready", false,-1);
        tracep->declBit(c+18114,"ysyxSoCFull asic chipMaster xbar_auto_in_c_valid", false,-1);
        tracep->declBus(c+137,"ysyxSoCFull asic chipMaster xbar_auto_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+138,"ysyxSoCFull asic chipMaster xbar_auto_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+139,"ysyxSoCFull asic chipMaster xbar_auto_in_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+140,"ysyxSoCFull asic chipMaster xbar_auto_in_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+141,"ysyxSoCFull asic chipMaster xbar_auto_in_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+142,"ysyxSoCFull asic chipMaster xbar_auto_in_d_ready", false,-1);
        tracep->declBit(c+143,"ysyxSoCFull asic chipMaster xbar_auto_in_d_valid", false,-1);
        tracep->declBus(c+144,"ysyxSoCFull asic chipMaster xbar_auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+145,"ysyxSoCFull asic chipMaster xbar_auto_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+146,"ysyxSoCFull asic chipMaster xbar_auto_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+147,"ysyxSoCFull asic chipMaster xbar_auto_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+148,"ysyxSoCFull asic chipMaster xbar_auto_in_d_bits_denied", false,-1);
        tracep->declQuad(c+20819,"ysyxSoCFull asic chipMaster xbar_auto_in_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+149,"ysyxSoCFull asic chipMaster xbar_auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+150,"ysyxSoCFull asic chipMaster xbar_auto_in_e_ready", false,-1);
        tracep->declBit(c+18115,"ysyxSoCFull asic chipMaster xbar_auto_in_e_valid", false,-1);
        tracep->declBit(c+151,"ysyxSoCFull asic chipMaster xbar_auto_in_e_bits_sink", false,-1);
        tracep->declBit(c+152,"ysyxSoCFull asic chipMaster xbar_auto_out_1_a_ready", false,-1);
        tracep->declBit(c+19093,"ysyxSoCFull asic chipMaster xbar_auto_out_1_a_valid", false,-1);
        tracep->declBus(c+19085,"ysyxSoCFull asic chipMaster xbar_auto_out_1_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+19086,"ysyxSoCFull asic chipMaster xbar_auto_out_1_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+19087,"ysyxSoCFull asic chipMaster xbar_auto_out_1_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+19088,"ysyxSoCFull asic chipMaster xbar_auto_out_1_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+19094,"ysyxSoCFull asic chipMaster xbar_auto_out_1_a_bits_address", false,-1, 12,0);
        tracep->declBus(c+19090,"ysyxSoCFull asic chipMaster xbar_auto_out_1_a_bits_mask", false,-1, 7,0);
        tracep->declBit(c+135,"ysyxSoCFull asic chipMaster xbar_auto_out_1_a_bits_corrupt", false,-1);
        tracep->declBit(c+136,"ysyxSoCFull asic chipMaster xbar_auto_out_1_c_ready", false,-1);
        tracep->declBit(c+18114,"ysyxSoCFull asic chipMaster xbar_auto_out_1_c_valid", false,-1);
        tracep->declBus(c+137,"ysyxSoCFull asic chipMaster xbar_auto_out_1_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+138,"ysyxSoCFull asic chipMaster xbar_auto_out_1_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+139,"ysyxSoCFull asic chipMaster xbar_auto_out_1_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+140,"ysyxSoCFull asic chipMaster xbar_auto_out_1_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+153,"ysyxSoCFull asic chipMaster xbar_auto_out_1_c_bits_address", false,-1, 12,0);
        tracep->declBit(c+154,"ysyxSoCFull asic chipMaster xbar_auto_out_1_d_ready", false,-1);
        tracep->declBit(c+155,"ysyxSoCFull asic chipMaster xbar_auto_out_1_d_valid", false,-1);
        tracep->declBus(c+156,"ysyxSoCFull asic chipMaster xbar_auto_out_1_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+157,"ysyxSoCFull asic chipMaster xbar_auto_out_1_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+158,"ysyxSoCFull asic chipMaster xbar_auto_out_1_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+159,"ysyxSoCFull asic chipMaster xbar_auto_out_1_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+160,"ysyxSoCFull asic chipMaster xbar_auto_out_1_d_bits_denied", false,-1);
        tracep->declBit(c+161,"ysyxSoCFull asic chipMaster xbar_auto_out_1_d_bits_corrupt", false,-1);
        tracep->declBit(c+18116,"ysyxSoCFull asic chipMaster xbar_auto_out_1_e_valid", false,-1);
        tracep->declBit(c+19095,"ysyxSoCFull asic chipMaster xbar_auto_out_0_a_ready", false,-1);
        tracep->declBit(c+19096,"ysyxSoCFull asic chipMaster xbar_auto_out_0_a_valid", false,-1);
        tracep->declBus(c+19085,"ysyxSoCFull asic chipMaster xbar_auto_out_0_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+19086,"ysyxSoCFull asic chipMaster xbar_auto_out_0_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+19087,"ysyxSoCFull asic chipMaster xbar_auto_out_0_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+19088,"ysyxSoCFull asic chipMaster xbar_auto_out_0_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+19089,"ysyxSoCFull asic chipMaster xbar_auto_out_0_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+19090,"ysyxSoCFull asic chipMaster xbar_auto_out_0_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+19091,"ysyxSoCFull asic chipMaster xbar_auto_out_0_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+135,"ysyxSoCFull asic chipMaster xbar_auto_out_0_a_bits_corrupt", false,-1);
        tracep->declBit(c+162,"ysyxSoCFull asic chipMaster xbar_auto_out_0_d_ready", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster xbar_auto_out_0_d_valid", false,-1);
        tracep->declBus(c+163,"ysyxSoCFull asic chipMaster xbar_auto_out_0_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+164,"ysyxSoCFull asic chipMaster xbar_auto_out_0_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+165,"ysyxSoCFull asic chipMaster xbar_auto_out_0_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+166,"ysyxSoCFull asic chipMaster xbar_auto_out_0_d_bits_denied", false,-1);
        tracep->declQuad(c+20819,"ysyxSoCFull asic chipMaster xbar_auto_out_0_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+167,"ysyxSoCFull asic chipMaster xbar_auto_out_0_d_bits_corrupt", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster xbar_1_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster xbar_1_reset", false,-1);
        tracep->declBit(c+19097,"ysyxSoCFull asic chipMaster xbar_1_auto_in_a_ready", false,-1);
        tracep->declBit(c+168,"ysyxSoCFull asic chipMaster xbar_1_auto_in_a_valid", false,-1);
        tracep->declBus(c+169,"ysyxSoCFull asic chipMaster xbar_1_auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+170,"ysyxSoCFull asic chipMaster xbar_1_auto_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+171,"ysyxSoCFull asic chipMaster xbar_1_auto_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+172,"ysyxSoCFull asic chipMaster xbar_1_auto_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+173,"ysyxSoCFull asic chipMaster xbar_1_auto_in_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+174,"ysyxSoCFull asic chipMaster xbar_1_auto_in_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+19098,"ysyxSoCFull asic chipMaster xbar_1_auto_in_d_ready", false,-1);
        tracep->declBit(c+19099,"ysyxSoCFull asic chipMaster xbar_1_auto_in_d_valid", false,-1);
        tracep->declBus(c+19100,"ysyxSoCFull asic chipMaster xbar_1_auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+19101,"ysyxSoCFull asic chipMaster xbar_1_auto_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+19102,"ysyxSoCFull asic chipMaster xbar_1_auto_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+19103,"ysyxSoCFull asic chipMaster xbar_1_auto_in_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+19104,"ysyxSoCFull asic chipMaster xbar_1_auto_in_d_bits_sink", false,-1, 5,0);
        tracep->declBit(c+19105,"ysyxSoCFull asic chipMaster xbar_1_auto_in_d_bits_denied", false,-1);
        tracep->declBus(c+19106,"ysyxSoCFull asic chipMaster xbar_1_auto_in_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+19107,"ysyxSoCFull asic chipMaster xbar_1_auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+175,"ysyxSoCFull asic chipMaster xbar_1_auto_out_1_a_ready", false,-1);
        tracep->declBit(c+176,"ysyxSoCFull asic chipMaster xbar_1_auto_out_1_a_valid", false,-1);
        tracep->declBus(c+169,"ysyxSoCFull asic chipMaster xbar_1_auto_out_1_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+170,"ysyxSoCFull asic chipMaster xbar_1_auto_out_1_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+171,"ysyxSoCFull asic chipMaster xbar_1_auto_out_1_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+177,"ysyxSoCFull asic chipMaster xbar_1_auto_out_1_a_bits_address", false,-1, 12,0);
        tracep->declBus(c+173,"ysyxSoCFull asic chipMaster xbar_1_auto_out_1_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+19108,"ysyxSoCFull asic chipMaster xbar_1_auto_out_1_d_ready", false,-1);
        tracep->declBit(c+178,"ysyxSoCFull asic chipMaster xbar_1_auto_out_1_d_valid", false,-1);
        tracep->declBus(c+179,"ysyxSoCFull asic chipMaster xbar_1_auto_out_1_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+180,"ysyxSoCFull asic chipMaster xbar_1_auto_out_1_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+181,"ysyxSoCFull asic chipMaster xbar_1_auto_out_1_d_bits_source", false,-1, 3,0);
        tracep->declBit(c+182,"ysyxSoCFull asic chipMaster xbar_1_auto_out_1_d_bits_denied", false,-1);
        tracep->declBit(c+183,"ysyxSoCFull asic chipMaster xbar_1_auto_out_1_d_bits_corrupt", false,-1);
        tracep->declBit(c+19109,"ysyxSoCFull asic chipMaster xbar_1_auto_out_0_a_ready", false,-1);
        tracep->declBit(c+184,"ysyxSoCFull asic chipMaster xbar_1_auto_out_0_a_valid", false,-1);
        tracep->declBus(c+169,"ysyxSoCFull asic chipMaster xbar_1_auto_out_0_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+170,"ysyxSoCFull asic chipMaster xbar_1_auto_out_0_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+171,"ysyxSoCFull asic chipMaster xbar_1_auto_out_0_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+172,"ysyxSoCFull asic chipMaster xbar_1_auto_out_0_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+173,"ysyxSoCFull asic chipMaster xbar_1_auto_out_0_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+174,"ysyxSoCFull asic chipMaster xbar_1_auto_out_0_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+19110,"ysyxSoCFull asic chipMaster xbar_1_auto_out_0_d_ready", false,-1);
        tracep->declBit(c+19111,"ysyxSoCFull asic chipMaster xbar_1_auto_out_0_d_valid", false,-1);
        tracep->declBus(c+19112,"ysyxSoCFull asic chipMaster xbar_1_auto_out_0_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+19113,"ysyxSoCFull asic chipMaster xbar_1_auto_out_0_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+19114,"ysyxSoCFull asic chipMaster xbar_1_auto_out_0_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+16824,"ysyxSoCFull asic chipMaster xbar_1_auto_out_0_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+16825,"ysyxSoCFull asic chipMaster xbar_1_auto_out_0_d_bits_sink", false,-1, 4,0);
        tracep->declBit(c+19115,"ysyxSoCFull asic chipMaster xbar_1_auto_out_0_d_bits_denied", false,-1);
        tracep->declBus(c+16826,"ysyxSoCFull asic chipMaster xbar_1_auto_out_0_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+19116,"ysyxSoCFull asic chipMaster xbar_1_auto_out_0_d_bits_corrupt", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster ferr_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster ferr_reset", false,-1);
        tracep->declBit(c+175,"ysyxSoCFull asic chipMaster ferr_auto_in_a_ready", false,-1);
        tracep->declBit(c+176,"ysyxSoCFull asic chipMaster ferr_auto_in_a_valid", false,-1);
        tracep->declBus(c+169,"ysyxSoCFull asic chipMaster ferr_auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+170,"ysyxSoCFull asic chipMaster ferr_auto_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+171,"ysyxSoCFull asic chipMaster ferr_auto_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+177,"ysyxSoCFull asic chipMaster ferr_auto_in_a_bits_address", false,-1, 12,0);
        tracep->declBus(c+173,"ysyxSoCFull asic chipMaster ferr_auto_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+19108,"ysyxSoCFull asic chipMaster ferr_auto_in_d_ready", false,-1);
        tracep->declBit(c+178,"ysyxSoCFull asic chipMaster ferr_auto_in_d_valid", false,-1);
        tracep->declBus(c+179,"ysyxSoCFull asic chipMaster ferr_auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+180,"ysyxSoCFull asic chipMaster ferr_auto_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+181,"ysyxSoCFull asic chipMaster ferr_auto_in_d_bits_source", false,-1, 3,0);
        tracep->declBit(c+182,"ysyxSoCFull asic chipMaster ferr_auto_in_d_bits_denied", false,-1);
        tracep->declBit(c+183,"ysyxSoCFull asic chipMaster ferr_auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster chiplink_reset", false,-1);
        tracep->declBit(c+19117,"ysyxSoCFull asic chipMaster chiplink_auto_mbypass_out_a_ready", false,-1);
        tracep->declBit(c+19118,"ysyxSoCFull asic chipMaster chiplink_auto_mbypass_out_a_valid", false,-1);
        tracep->declBus(c+185,"ysyxSoCFull asic chipMaster chiplink_auto_mbypass_out_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+186,"ysyxSoCFull asic chipMaster chiplink_auto_mbypass_out_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+187,"ysyxSoCFull asic chipMaster chiplink_auto_mbypass_out_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+188,"ysyxSoCFull asic chipMaster chiplink_auto_mbypass_out_a_bits_source", false,-1, 5,0);
        tracep->declBus(c+189,"ysyxSoCFull asic chipMaster chiplink_auto_mbypass_out_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+190,"ysyxSoCFull asic chipMaster chiplink_auto_mbypass_out_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+191,"ysyxSoCFull asic chipMaster chiplink_auto_mbypass_out_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+192,"ysyxSoCFull asic chipMaster chiplink_auto_mbypass_out_c_ready", false,-1);
        tracep->declBit(c+18117,"ysyxSoCFull asic chipMaster chiplink_auto_mbypass_out_c_valid", false,-1);
        tracep->declBus(c+137,"ysyxSoCFull asic chipMaster chiplink_auto_mbypass_out_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+138,"ysyxSoCFull asic chipMaster chiplink_auto_mbypass_out_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+139,"ysyxSoCFull asic chipMaster chiplink_auto_mbypass_out_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+193,"ysyxSoCFull asic chipMaster chiplink_auto_mbypass_out_c_bits_source", false,-1, 5,0);
        tracep->declBus(c+141,"ysyxSoCFull asic chipMaster chiplink_auto_mbypass_out_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+194,"ysyxSoCFull asic chipMaster chiplink_auto_mbypass_out_d_ready", false,-1);
        tracep->declBit(c+195,"ysyxSoCFull asic chipMaster chiplink_auto_mbypass_out_d_valid", false,-1);
        tracep->declBus(c+196,"ysyxSoCFull asic chipMaster chiplink_auto_mbypass_out_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+197,"ysyxSoCFull asic chipMaster chiplink_auto_mbypass_out_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+198,"ysyxSoCFull asic chipMaster chiplink_auto_mbypass_out_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+199,"ysyxSoCFull asic chipMaster chiplink_auto_mbypass_out_d_bits_source", false,-1, 5,0);
        tracep->declBit(c+200,"ysyxSoCFull asic chipMaster chiplink_auto_mbypass_out_d_bits_denied", false,-1);
        tracep->declBus(c+201,"ysyxSoCFull asic chipMaster chiplink_auto_mbypass_out_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+202,"ysyxSoCFull asic chipMaster chiplink_auto_mbypass_out_d_bits_corrupt", false,-1);
        tracep->declBit(c+150,"ysyxSoCFull asic chipMaster chiplink_auto_mbypass_out_e_ready", false,-1);
        tracep->declBit(c+18115,"ysyxSoCFull asic chipMaster chiplink_auto_mbypass_out_e_valid", false,-1);
        tracep->declBit(c+151,"ysyxSoCFull asic chipMaster chiplink_auto_mbypass_out_e_bits_sink", false,-1);
        tracep->declBit(c+19109,"ysyxSoCFull asic chipMaster chiplink_auto_sbypass_node_in_in_a_ready", false,-1);
        tracep->declBit(c+184,"ysyxSoCFull asic chipMaster chiplink_auto_sbypass_node_in_in_a_valid", false,-1);
        tracep->declBus(c+169,"ysyxSoCFull asic chipMaster chiplink_auto_sbypass_node_in_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+170,"ysyxSoCFull asic chipMaster chiplink_auto_sbypass_node_in_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+171,"ysyxSoCFull asic chipMaster chiplink_auto_sbypass_node_in_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+172,"ysyxSoCFull asic chipMaster chiplink_auto_sbypass_node_in_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+173,"ysyxSoCFull asic chipMaster chiplink_auto_sbypass_node_in_in_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+174,"ysyxSoCFull asic chipMaster chiplink_auto_sbypass_node_in_in_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+19110,"ysyxSoCFull asic chipMaster chiplink_auto_sbypass_node_in_in_d_ready", false,-1);
        tracep->declBit(c+19111,"ysyxSoCFull asic chipMaster chiplink_auto_sbypass_node_in_in_d_valid", false,-1);
        tracep->declBus(c+19112,"ysyxSoCFull asic chipMaster chiplink_auto_sbypass_node_in_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+19113,"ysyxSoCFull asic chipMaster chiplink_auto_sbypass_node_in_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+19114,"ysyxSoCFull asic chipMaster chiplink_auto_sbypass_node_in_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+16824,"ysyxSoCFull asic chipMaster chiplink_auto_sbypass_node_in_in_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+16825,"ysyxSoCFull asic chipMaster chiplink_auto_sbypass_node_in_in_d_bits_sink", false,-1, 4,0);
        tracep->declBit(c+19115,"ysyxSoCFull asic chipMaster chiplink_auto_sbypass_node_in_in_d_bits_denied", false,-1);
        tracep->declBus(c+16826,"ysyxSoCFull asic chipMaster chiplink_auto_sbypass_node_in_in_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+19116,"ysyxSoCFull asic chipMaster chiplink_auto_sbypass_node_in_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink_auto_io_out_c2b_clk", false,-1);
        tracep->declBit(c+20786,"ysyxSoCFull asic chipMaster chiplink_auto_io_out_c2b_rst", false,-1);
        tracep->declBit(c+73,"ysyxSoCFull asic chipMaster chiplink_auto_io_out_c2b_send", false,-1);
        tracep->declBus(c+74,"ysyxSoCFull asic chipMaster chiplink_auto_io_out_c2b_data", false,-1, 31,0);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink_auto_io_out_b2c_clk", false,-1);
        tracep->declBit(c+20787,"ysyxSoCFull asic chipMaster chiplink_auto_io_out_b2c_rst", false,-1);
        tracep->declBit(c+75,"ysyxSoCFull asic chipMaster chiplink_auto_io_out_b2c_send", false,-1);
        tracep->declBus(c+76,"ysyxSoCFull asic chipMaster chiplink_auto_io_out_b2c_data", false,-1, 31,0);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster fixer_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster fixer_reset", false,-1);
        tracep->declBit(c+19119,"ysyxSoCFull asic chipMaster fixer_auto_in_a_ready", false,-1);
        tracep->declBit(c+203,"ysyxSoCFull asic chipMaster fixer_auto_in_a_valid", false,-1);
        tracep->declBus(c+169,"ysyxSoCFull asic chipMaster fixer_auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+170,"ysyxSoCFull asic chipMaster fixer_auto_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+171,"ysyxSoCFull asic chipMaster fixer_auto_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+172,"ysyxSoCFull asic chipMaster fixer_auto_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+173,"ysyxSoCFull asic chipMaster fixer_auto_in_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+174,"ysyxSoCFull asic chipMaster fixer_auto_in_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+19098,"ysyxSoCFull asic chipMaster fixer_auto_in_d_ready", false,-1);
        tracep->declBit(c+19099,"ysyxSoCFull asic chipMaster fixer_auto_in_d_valid", false,-1);
        tracep->declBus(c+19100,"ysyxSoCFull asic chipMaster fixer_auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+19101,"ysyxSoCFull asic chipMaster fixer_auto_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+19102,"ysyxSoCFull asic chipMaster fixer_auto_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+19103,"ysyxSoCFull asic chipMaster fixer_auto_in_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+19104,"ysyxSoCFull asic chipMaster fixer_auto_in_d_bits_sink", false,-1, 5,0);
        tracep->declBit(c+19105,"ysyxSoCFull asic chipMaster fixer_auto_in_d_bits_denied", false,-1);
        tracep->declBus(c+19106,"ysyxSoCFull asic chipMaster fixer_auto_in_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+19107,"ysyxSoCFull asic chipMaster fixer_auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+19097,"ysyxSoCFull asic chipMaster fixer_auto_out_a_ready", false,-1);
        tracep->declBit(c+168,"ysyxSoCFull asic chipMaster fixer_auto_out_a_valid", false,-1);
        tracep->declBus(c+169,"ysyxSoCFull asic chipMaster fixer_auto_out_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+170,"ysyxSoCFull asic chipMaster fixer_auto_out_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+171,"ysyxSoCFull asic chipMaster fixer_auto_out_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+172,"ysyxSoCFull asic chipMaster fixer_auto_out_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+173,"ysyxSoCFull asic chipMaster fixer_auto_out_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+174,"ysyxSoCFull asic chipMaster fixer_auto_out_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+19098,"ysyxSoCFull asic chipMaster fixer_auto_out_d_ready", false,-1);
        tracep->declBit(c+19099,"ysyxSoCFull asic chipMaster fixer_auto_out_d_valid", false,-1);
        tracep->declBus(c+19100,"ysyxSoCFull asic chipMaster fixer_auto_out_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+19101,"ysyxSoCFull asic chipMaster fixer_auto_out_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+19102,"ysyxSoCFull asic chipMaster fixer_auto_out_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+19103,"ysyxSoCFull asic chipMaster fixer_auto_out_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+19104,"ysyxSoCFull asic chipMaster fixer_auto_out_d_bits_sink", false,-1, 5,0);
        tracep->declBit(c+19105,"ysyxSoCFull asic chipMaster fixer_auto_out_d_bits_denied", false,-1);
        tracep->declBus(c+19106,"ysyxSoCFull asic chipMaster fixer_auto_out_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+19107,"ysyxSoCFull asic chipMaster fixer_auto_out_d_bits_corrupt", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster widget_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster widget_reset", false,-1);
        tracep->declBit(c+19120,"ysyxSoCFull asic chipMaster widget_auto_in_a_ready", false,-1);
        tracep->declBit(c+204,"ysyxSoCFull asic chipMaster widget_auto_in_a_valid", false,-1);
        tracep->declBus(c+205,"ysyxSoCFull asic chipMaster widget_auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+206,"ysyxSoCFull asic chipMaster widget_auto_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+207,"ysyxSoCFull asic chipMaster widget_auto_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+208,"ysyxSoCFull asic chipMaster widget_auto_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+209,"ysyxSoCFull asic chipMaster widget_auto_in_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+210,"ysyxSoCFull asic chipMaster widget_auto_in_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+19121,"ysyxSoCFull asic chipMaster widget_auto_in_d_ready", false,-1);
        tracep->declBit(c+19122,"ysyxSoCFull asic chipMaster widget_auto_in_d_valid", false,-1);
        tracep->declBus(c+19100,"ysyxSoCFull asic chipMaster widget_auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+19102,"ysyxSoCFull asic chipMaster widget_auto_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+19103,"ysyxSoCFull asic chipMaster widget_auto_in_d_bits_source", false,-1, 3,0);
        tracep->declBit(c+19105,"ysyxSoCFull asic chipMaster widget_auto_in_d_bits_denied", false,-1);
        tracep->declQuad(c+19123,"ysyxSoCFull asic chipMaster widget_auto_in_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+19125,"ysyxSoCFull asic chipMaster widget_auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+19119,"ysyxSoCFull asic chipMaster widget_auto_out_a_ready", false,-1);
        tracep->declBit(c+203,"ysyxSoCFull asic chipMaster widget_auto_out_a_valid", false,-1);
        tracep->declBus(c+169,"ysyxSoCFull asic chipMaster widget_auto_out_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+170,"ysyxSoCFull asic chipMaster widget_auto_out_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+171,"ysyxSoCFull asic chipMaster widget_auto_out_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+172,"ysyxSoCFull asic chipMaster widget_auto_out_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+173,"ysyxSoCFull asic chipMaster widget_auto_out_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+174,"ysyxSoCFull asic chipMaster widget_auto_out_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+19098,"ysyxSoCFull asic chipMaster widget_auto_out_d_ready", false,-1);
        tracep->declBit(c+19099,"ysyxSoCFull asic chipMaster widget_auto_out_d_valid", false,-1);
        tracep->declBus(c+19100,"ysyxSoCFull asic chipMaster widget_auto_out_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+19101,"ysyxSoCFull asic chipMaster widget_auto_out_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+19102,"ysyxSoCFull asic chipMaster widget_auto_out_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+19103,"ysyxSoCFull asic chipMaster widget_auto_out_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+19104,"ysyxSoCFull asic chipMaster widget_auto_out_d_bits_sink", false,-1, 5,0);
        tracep->declBit(c+19105,"ysyxSoCFull asic chipMaster widget_auto_out_d_bits_denied", false,-1);
        tracep->declBus(c+19106,"ysyxSoCFull asic chipMaster widget_auto_out_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+19107,"ysyxSoCFull asic chipMaster widget_auto_out_d_bits_corrupt", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster axi42tl_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster axi42tl_reset", false,-1);
        tracep->declBit(c+19126,"ysyxSoCFull asic chipMaster axi42tl_auto_in_awready", false,-1);
        tracep->declBit(c+212,"ysyxSoCFull asic chipMaster axi42tl_auto_in_awvalid", false,-1);
        tracep->declBit(c+213,"ysyxSoCFull asic chipMaster axi42tl_auto_in_awid", false,-1);
        tracep->declBus(c+214,"ysyxSoCFull asic chipMaster axi42tl_auto_in_awaddr", false,-1, 31,0);
        tracep->declBus(c+215,"ysyxSoCFull asic chipMaster axi42tl_auto_in_awlen", false,-1, 7,0);
        tracep->declBus(c+216,"ysyxSoCFull asic chipMaster axi42tl_auto_in_awsize", false,-1, 2,0);
        tracep->declBit(c+19127,"ysyxSoCFull asic chipMaster axi42tl_auto_in_wready", false,-1);
        tracep->declBit(c+217,"ysyxSoCFull asic chipMaster axi42tl_auto_in_wvalid", false,-1);
        tracep->declQuad(c+218,"ysyxSoCFull asic chipMaster axi42tl_auto_in_wdata", false,-1, 63,0);
        tracep->declBus(c+220,"ysyxSoCFull asic chipMaster axi42tl_auto_in_wstrb", false,-1, 7,0);
        tracep->declBit(c+221,"ysyxSoCFull asic chipMaster axi42tl_auto_in_wlast", false,-1);
        tracep->declBit(c+19128,"ysyxSoCFull asic chipMaster axi42tl_auto_in_bready", false,-1);
        tracep->declBit(c+19129,"ysyxSoCFull asic chipMaster axi42tl_auto_in_bvalid", false,-1);
        tracep->declBit(c+19130,"ysyxSoCFull asic chipMaster axi42tl_auto_in_bid", false,-1);
        tracep->declBus(c+19131,"ysyxSoCFull asic chipMaster axi42tl_auto_in_bresp", false,-1, 1,0);
        tracep->declBit(c+19132,"ysyxSoCFull asic chipMaster axi42tl_auto_in_arready", false,-1);
        tracep->declBit(c+222,"ysyxSoCFull asic chipMaster axi42tl_auto_in_arvalid", false,-1);
        tracep->declBit(c+223,"ysyxSoCFull asic chipMaster axi42tl_auto_in_arid", false,-1);
        tracep->declBus(c+224,"ysyxSoCFull asic chipMaster axi42tl_auto_in_araddr", false,-1, 31,0);
        tracep->declBus(c+225,"ysyxSoCFull asic chipMaster axi42tl_auto_in_arlen", false,-1, 7,0);
        tracep->declBus(c+226,"ysyxSoCFull asic chipMaster axi42tl_auto_in_arsize", false,-1, 2,0);
        tracep->declBit(c+19071,"ysyxSoCFull asic chipMaster axi42tl_auto_in_rready", false,-1);
        tracep->declBit(c+19072,"ysyxSoCFull asic chipMaster axi42tl_auto_in_rvalid", false,-1);
        tracep->declBit(c+19133,"ysyxSoCFull asic chipMaster axi42tl_auto_in_rid", false,-1);
        tracep->declQuad(c+16819,"ysyxSoCFull asic chipMaster axi42tl_auto_in_rdata", false,-1, 63,0);
        tracep->declBus(c+16821,"ysyxSoCFull asic chipMaster axi42tl_auto_in_rresp", false,-1, 1,0);
        tracep->declBit(c+19134,"ysyxSoCFull asic chipMaster axi42tl_auto_in_rlast", false,-1);
        tracep->declBit(c+19120,"ysyxSoCFull asic chipMaster axi42tl_auto_out_a_ready", false,-1);
        tracep->declBit(c+204,"ysyxSoCFull asic chipMaster axi42tl_auto_out_a_valid", false,-1);
        tracep->declBus(c+205,"ysyxSoCFull asic chipMaster axi42tl_auto_out_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+206,"ysyxSoCFull asic chipMaster axi42tl_auto_out_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+207,"ysyxSoCFull asic chipMaster axi42tl_auto_out_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+208,"ysyxSoCFull asic chipMaster axi42tl_auto_out_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+209,"ysyxSoCFull asic chipMaster axi42tl_auto_out_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+210,"ysyxSoCFull asic chipMaster axi42tl_auto_out_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+19121,"ysyxSoCFull asic chipMaster axi42tl_auto_out_d_ready", false,-1);
        tracep->declBit(c+19122,"ysyxSoCFull asic chipMaster axi42tl_auto_out_d_valid", false,-1);
        tracep->declBus(c+19100,"ysyxSoCFull asic chipMaster axi42tl_auto_out_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+19102,"ysyxSoCFull asic chipMaster axi42tl_auto_out_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+19103,"ysyxSoCFull asic chipMaster axi42tl_auto_out_d_bits_source", false,-1, 3,0);
        tracep->declBit(c+19105,"ysyxSoCFull asic chipMaster axi42tl_auto_out_d_bits_denied", false,-1);
        tracep->declQuad(c+19123,"ysyxSoCFull asic chipMaster axi42tl_auto_out_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+19125,"ysyxSoCFull asic chipMaster axi42tl_auto_out_d_bits_corrupt", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster axi4yank_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster axi4yank_reset", false,-1);
        tracep->declBit(c+19135,"ysyxSoCFull asic chipMaster axi4yank_auto_in_awready", false,-1);
        tracep->declBit(c+227,"ysyxSoCFull asic chipMaster axi4yank_auto_in_awvalid", false,-1);
        tracep->declBit(c+213,"ysyxSoCFull asic chipMaster axi4yank_auto_in_awid", false,-1);
        tracep->declBus(c+214,"ysyxSoCFull asic chipMaster axi4yank_auto_in_awaddr", false,-1, 31,0);
        tracep->declBus(c+215,"ysyxSoCFull asic chipMaster axi4yank_auto_in_awlen", false,-1, 7,0);
        tracep->declBus(c+216,"ysyxSoCFull asic chipMaster axi4yank_auto_in_awsize", false,-1, 2,0);
        tracep->declBus(c+228,"ysyxSoCFull asic chipMaster axi4yank_auto_in_awecho_extra_id", false,-1, 2,0);
        tracep->declBit(c+229,"ysyxSoCFull asic chipMaster axi4yank_auto_in_awecho_real_last", false,-1);
        tracep->declBit(c+19127,"ysyxSoCFull asic chipMaster axi4yank_auto_in_wready", false,-1);
        tracep->declBit(c+217,"ysyxSoCFull asic chipMaster axi4yank_auto_in_wvalid", false,-1);
        tracep->declQuad(c+218,"ysyxSoCFull asic chipMaster axi4yank_auto_in_wdata", false,-1, 63,0);
        tracep->declBus(c+220,"ysyxSoCFull asic chipMaster axi4yank_auto_in_wstrb", false,-1, 7,0);
        tracep->declBit(c+221,"ysyxSoCFull asic chipMaster axi4yank_auto_in_wlast", false,-1);
        tracep->declBit(c+19128,"ysyxSoCFull asic chipMaster axi4yank_auto_in_bready", false,-1);
        tracep->declBit(c+19129,"ysyxSoCFull asic chipMaster axi4yank_auto_in_bvalid", false,-1);
        tracep->declBit(c+19130,"ysyxSoCFull asic chipMaster axi4yank_auto_in_bid", false,-1);
        tracep->declBus(c+19131,"ysyxSoCFull asic chipMaster axi4yank_auto_in_bresp", false,-1, 1,0);
        tracep->declBus(c+16827,"ysyxSoCFull asic chipMaster axi4yank_auto_in_becho_extra_id", false,-1, 2,0);
        tracep->declBit(c+19136,"ysyxSoCFull asic chipMaster axi4yank_auto_in_becho_real_last", false,-1);
        tracep->declBit(c+19137,"ysyxSoCFull asic chipMaster axi4yank_auto_in_arready", false,-1);
        tracep->declBit(c+230,"ysyxSoCFull asic chipMaster axi4yank_auto_in_arvalid", false,-1);
        tracep->declBit(c+223,"ysyxSoCFull asic chipMaster axi4yank_auto_in_arid", false,-1);
        tracep->declBus(c+224,"ysyxSoCFull asic chipMaster axi4yank_auto_in_araddr", false,-1, 31,0);
        tracep->declBus(c+225,"ysyxSoCFull asic chipMaster axi4yank_auto_in_arlen", false,-1, 7,0);
        tracep->declBus(c+226,"ysyxSoCFull asic chipMaster axi4yank_auto_in_arsize", false,-1, 2,0);
        tracep->declBus(c+231,"ysyxSoCFull asic chipMaster axi4yank_auto_in_arecho_extra_id", false,-1, 2,0);
        tracep->declBit(c+232,"ysyxSoCFull asic chipMaster axi4yank_auto_in_arecho_real_last", false,-1);
        tracep->declBit(c+19071,"ysyxSoCFull asic chipMaster axi4yank_auto_in_rready", false,-1);
        tracep->declBit(c+19072,"ysyxSoCFull asic chipMaster axi4yank_auto_in_rvalid", false,-1);
        tracep->declBit(c+19133,"ysyxSoCFull asic chipMaster axi4yank_auto_in_rid", false,-1);
        tracep->declQuad(c+16819,"ysyxSoCFull asic chipMaster axi4yank_auto_in_rdata", false,-1, 63,0);
        tracep->declBus(c+16821,"ysyxSoCFull asic chipMaster axi4yank_auto_in_rresp", false,-1, 1,0);
        tracep->declBus(c+16828,"ysyxSoCFull asic chipMaster axi4yank_auto_in_recho_extra_id", false,-1, 2,0);
        tracep->declBit(c+16829,"ysyxSoCFull asic chipMaster axi4yank_auto_in_recho_real_last", false,-1);
        tracep->declBit(c+19134,"ysyxSoCFull asic chipMaster axi4yank_auto_in_rlast", false,-1);
        tracep->declBit(c+19126,"ysyxSoCFull asic chipMaster axi4yank_auto_out_awready", false,-1);
        tracep->declBit(c+212,"ysyxSoCFull asic chipMaster axi4yank_auto_out_awvalid", false,-1);
        tracep->declBit(c+213,"ysyxSoCFull asic chipMaster axi4yank_auto_out_awid", false,-1);
        tracep->declBus(c+214,"ysyxSoCFull asic chipMaster axi4yank_auto_out_awaddr", false,-1, 31,0);
        tracep->declBus(c+215,"ysyxSoCFull asic chipMaster axi4yank_auto_out_awlen", false,-1, 7,0);
        tracep->declBus(c+216,"ysyxSoCFull asic chipMaster axi4yank_auto_out_awsize", false,-1, 2,0);
        tracep->declBit(c+19127,"ysyxSoCFull asic chipMaster axi4yank_auto_out_wready", false,-1);
        tracep->declBit(c+217,"ysyxSoCFull asic chipMaster axi4yank_auto_out_wvalid", false,-1);
        tracep->declQuad(c+218,"ysyxSoCFull asic chipMaster axi4yank_auto_out_wdata", false,-1, 63,0);
        tracep->declBus(c+220,"ysyxSoCFull asic chipMaster axi4yank_auto_out_wstrb", false,-1, 7,0);
        tracep->declBit(c+221,"ysyxSoCFull asic chipMaster axi4yank_auto_out_wlast", false,-1);
        tracep->declBit(c+19128,"ysyxSoCFull asic chipMaster axi4yank_auto_out_bready", false,-1);
        tracep->declBit(c+19129,"ysyxSoCFull asic chipMaster axi4yank_auto_out_bvalid", false,-1);
        tracep->declBit(c+19130,"ysyxSoCFull asic chipMaster axi4yank_auto_out_bid", false,-1);
        tracep->declBus(c+19131,"ysyxSoCFull asic chipMaster axi4yank_auto_out_bresp", false,-1, 1,0);
        tracep->declBit(c+19132,"ysyxSoCFull asic chipMaster axi4yank_auto_out_arready", false,-1);
        tracep->declBit(c+222,"ysyxSoCFull asic chipMaster axi4yank_auto_out_arvalid", false,-1);
        tracep->declBit(c+223,"ysyxSoCFull asic chipMaster axi4yank_auto_out_arid", false,-1);
        tracep->declBus(c+224,"ysyxSoCFull asic chipMaster axi4yank_auto_out_araddr", false,-1, 31,0);
        tracep->declBus(c+225,"ysyxSoCFull asic chipMaster axi4yank_auto_out_arlen", false,-1, 7,0);
        tracep->declBus(c+226,"ysyxSoCFull asic chipMaster axi4yank_auto_out_arsize", false,-1, 2,0);
        tracep->declBit(c+19071,"ysyxSoCFull asic chipMaster axi4yank_auto_out_rready", false,-1);
        tracep->declBit(c+19072,"ysyxSoCFull asic chipMaster axi4yank_auto_out_rvalid", false,-1);
        tracep->declBit(c+19133,"ysyxSoCFull asic chipMaster axi4yank_auto_out_rid", false,-1);
        tracep->declQuad(c+16819,"ysyxSoCFull asic chipMaster axi4yank_auto_out_rdata", false,-1, 63,0);
        tracep->declBus(c+16821,"ysyxSoCFull asic chipMaster axi4yank_auto_out_rresp", false,-1, 1,0);
        tracep->declBit(c+19134,"ysyxSoCFull asic chipMaster axi4yank_auto_out_rlast", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster axi4frag_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster axi4frag_reset", false,-1);
        tracep->declBit(c+92,"ysyxSoCFull asic chipMaster axi4frag_auto_in_awready", false,-1);
        tracep->declBit(c+93,"ysyxSoCFull asic chipMaster axi4frag_auto_in_awvalid", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4frag_auto_in_awid", false,-1);
        tracep->declBus(c+94,"ysyxSoCFull asic chipMaster axi4frag_auto_in_awaddr", false,-1, 31,0);
        tracep->declBus(c+95,"ysyxSoCFull asic chipMaster axi4frag_auto_in_awlen", false,-1, 7,0);
        tracep->declBus(c+96,"ysyxSoCFull asic chipMaster axi4frag_auto_in_awsize", false,-1, 2,0);
        tracep->declBus(c+97,"ysyxSoCFull asic chipMaster axi4frag_auto_in_awburst", false,-1, 1,0);
        tracep->declBus(c+20821,"ysyxSoCFull asic chipMaster axi4frag_auto_in_awecho_extra_id", false,-1, 2,0);
        tracep->declBit(c+98,"ysyxSoCFull asic chipMaster axi4frag_auto_in_wready", false,-1);
        tracep->declBit(c+99,"ysyxSoCFull asic chipMaster axi4frag_auto_in_wvalid", false,-1);
        tracep->declQuad(c+100,"ysyxSoCFull asic chipMaster axi4frag_auto_in_wdata", false,-1, 63,0);
        tracep->declBus(c+102,"ysyxSoCFull asic chipMaster axi4frag_auto_in_wstrb", false,-1, 7,0);
        tracep->declBit(c+103,"ysyxSoCFull asic chipMaster axi4frag_auto_in_wlast", false,-1);
        tracep->declBit(c+19069,"ysyxSoCFull asic chipMaster axi4frag_auto_in_bready", false,-1);
        tracep->declBit(c+19070,"ysyxSoCFull asic chipMaster axi4frag_auto_in_bvalid", false,-1);
        tracep->declBit(c+19130,"ysyxSoCFull asic chipMaster axi4frag_auto_in_bid", false,-1);
        tracep->declBus(c+16817,"ysyxSoCFull asic chipMaster axi4frag_auto_in_bresp", false,-1, 1,0);
        tracep->declBus(c+16827,"ysyxSoCFull asic chipMaster axi4frag_auto_in_becho_extra_id", false,-1, 2,0);
        tracep->declBit(c+104,"ysyxSoCFull asic chipMaster axi4frag_auto_in_arready", false,-1);
        tracep->declBit(c+105,"ysyxSoCFull asic chipMaster axi4frag_auto_in_arvalid", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4frag_auto_in_arid", false,-1);
        tracep->declBus(c+106,"ysyxSoCFull asic chipMaster axi4frag_auto_in_araddr", false,-1, 31,0);
        tracep->declBus(c+107,"ysyxSoCFull asic chipMaster axi4frag_auto_in_arlen", false,-1, 7,0);
        tracep->declBus(c+108,"ysyxSoCFull asic chipMaster axi4frag_auto_in_arsize", false,-1, 2,0);
        tracep->declBus(c+109,"ysyxSoCFull asic chipMaster axi4frag_auto_in_arburst", false,-1, 1,0);
        tracep->declBus(c+20821,"ysyxSoCFull asic chipMaster axi4frag_auto_in_arecho_extra_id", false,-1, 2,0);
        tracep->declBit(c+19071,"ysyxSoCFull asic chipMaster axi4frag_auto_in_rready", false,-1);
        tracep->declBit(c+19072,"ysyxSoCFull asic chipMaster axi4frag_auto_in_rvalid", false,-1);
        tracep->declBit(c+19133,"ysyxSoCFull asic chipMaster axi4frag_auto_in_rid", false,-1);
        tracep->declQuad(c+16819,"ysyxSoCFull asic chipMaster axi4frag_auto_in_rdata", false,-1, 63,0);
        tracep->declBus(c+16821,"ysyxSoCFull asic chipMaster axi4frag_auto_in_rresp", false,-1, 1,0);
        tracep->declBus(c+16828,"ysyxSoCFull asic chipMaster axi4frag_auto_in_recho_extra_id", false,-1, 2,0);
        tracep->declBit(c+19073,"ysyxSoCFull asic chipMaster axi4frag_auto_in_rlast", false,-1);
        tracep->declBit(c+19135,"ysyxSoCFull asic chipMaster axi4frag_auto_out_awready", false,-1);
        tracep->declBit(c+227,"ysyxSoCFull asic chipMaster axi4frag_auto_out_awvalid", false,-1);
        tracep->declBit(c+213,"ysyxSoCFull asic chipMaster axi4frag_auto_out_awid", false,-1);
        tracep->declBus(c+214,"ysyxSoCFull asic chipMaster axi4frag_auto_out_awaddr", false,-1, 31,0);
        tracep->declBus(c+215,"ysyxSoCFull asic chipMaster axi4frag_auto_out_awlen", false,-1, 7,0);
        tracep->declBus(c+216,"ysyxSoCFull asic chipMaster axi4frag_auto_out_awsize", false,-1, 2,0);
        tracep->declBus(c+228,"ysyxSoCFull asic chipMaster axi4frag_auto_out_awecho_extra_id", false,-1, 2,0);
        tracep->declBit(c+229,"ysyxSoCFull asic chipMaster axi4frag_auto_out_awecho_real_last", false,-1);
        tracep->declBit(c+19127,"ysyxSoCFull asic chipMaster axi4frag_auto_out_wready", false,-1);
        tracep->declBit(c+217,"ysyxSoCFull asic chipMaster axi4frag_auto_out_wvalid", false,-1);
        tracep->declQuad(c+218,"ysyxSoCFull asic chipMaster axi4frag_auto_out_wdata", false,-1, 63,0);
        tracep->declBus(c+220,"ysyxSoCFull asic chipMaster axi4frag_auto_out_wstrb", false,-1, 7,0);
        tracep->declBit(c+221,"ysyxSoCFull asic chipMaster axi4frag_auto_out_wlast", false,-1);
        tracep->declBit(c+19128,"ysyxSoCFull asic chipMaster axi4frag_auto_out_bready", false,-1);
        tracep->declBit(c+19129,"ysyxSoCFull asic chipMaster axi4frag_auto_out_bvalid", false,-1);
        tracep->declBit(c+19130,"ysyxSoCFull asic chipMaster axi4frag_auto_out_bid", false,-1);
        tracep->declBus(c+19131,"ysyxSoCFull asic chipMaster axi4frag_auto_out_bresp", false,-1, 1,0);
        tracep->declBus(c+16827,"ysyxSoCFull asic chipMaster axi4frag_auto_out_becho_extra_id", false,-1, 2,0);
        tracep->declBit(c+19136,"ysyxSoCFull asic chipMaster axi4frag_auto_out_becho_real_last", false,-1);
        tracep->declBit(c+19137,"ysyxSoCFull asic chipMaster axi4frag_auto_out_arready", false,-1);
        tracep->declBit(c+230,"ysyxSoCFull asic chipMaster axi4frag_auto_out_arvalid", false,-1);
        tracep->declBit(c+223,"ysyxSoCFull asic chipMaster axi4frag_auto_out_arid", false,-1);
        tracep->declBus(c+224,"ysyxSoCFull asic chipMaster axi4frag_auto_out_araddr", false,-1, 31,0);
        tracep->declBus(c+225,"ysyxSoCFull asic chipMaster axi4frag_auto_out_arlen", false,-1, 7,0);
        tracep->declBus(c+226,"ysyxSoCFull asic chipMaster axi4frag_auto_out_arsize", false,-1, 2,0);
        tracep->declBus(c+231,"ysyxSoCFull asic chipMaster axi4frag_auto_out_arecho_extra_id", false,-1, 2,0);
        tracep->declBit(c+232,"ysyxSoCFull asic chipMaster axi4frag_auto_out_arecho_real_last", false,-1);
        tracep->declBit(c+19071,"ysyxSoCFull asic chipMaster axi4frag_auto_out_rready", false,-1);
        tracep->declBit(c+19072,"ysyxSoCFull asic chipMaster axi4frag_auto_out_rvalid", false,-1);
        tracep->declBit(c+19133,"ysyxSoCFull asic chipMaster axi4frag_auto_out_rid", false,-1);
        tracep->declQuad(c+16819,"ysyxSoCFull asic chipMaster axi4frag_auto_out_rdata", false,-1, 63,0);
        tracep->declBus(c+16821,"ysyxSoCFull asic chipMaster axi4frag_auto_out_rresp", false,-1, 1,0);
        tracep->declBus(c+16828,"ysyxSoCFull asic chipMaster axi4frag_auto_out_recho_extra_id", false,-1, 2,0);
        tracep->declBit(c+16829,"ysyxSoCFull asic chipMaster axi4frag_auto_out_recho_real_last", false,-1);
        tracep->declBit(c+19134,"ysyxSoCFull asic chipMaster axi4frag_auto_out_rlast", false,-1);
        tracep->declBit(c+92,"ysyxSoCFull asic chipMaster axi4index_auto_in_awready", false,-1);
        tracep->declBit(c+93,"ysyxSoCFull asic chipMaster axi4index_auto_in_awvalid", false,-1);
        tracep->declBus(c+20818,"ysyxSoCFull asic chipMaster axi4index_auto_in_awid", false,-1, 3,0);
        tracep->declBus(c+94,"ysyxSoCFull asic chipMaster axi4index_auto_in_awaddr", false,-1, 31,0);
        tracep->declBus(c+95,"ysyxSoCFull asic chipMaster axi4index_auto_in_awlen", false,-1, 7,0);
        tracep->declBus(c+96,"ysyxSoCFull asic chipMaster axi4index_auto_in_awsize", false,-1, 2,0);
        tracep->declBus(c+97,"ysyxSoCFull asic chipMaster axi4index_auto_in_awburst", false,-1, 1,0);
        tracep->declBit(c+98,"ysyxSoCFull asic chipMaster axi4index_auto_in_wready", false,-1);
        tracep->declBit(c+99,"ysyxSoCFull asic chipMaster axi4index_auto_in_wvalid", false,-1);
        tracep->declQuad(c+100,"ysyxSoCFull asic chipMaster axi4index_auto_in_wdata", false,-1, 63,0);
        tracep->declBus(c+102,"ysyxSoCFull asic chipMaster axi4index_auto_in_wstrb", false,-1, 7,0);
        tracep->declBit(c+103,"ysyxSoCFull asic chipMaster axi4index_auto_in_wlast", false,-1);
        tracep->declBit(c+19069,"ysyxSoCFull asic chipMaster axi4index_auto_in_bready", false,-1);
        tracep->declBit(c+19070,"ysyxSoCFull asic chipMaster axi4index_auto_in_bvalid", false,-1);
        tracep->declBus(c+16816,"ysyxSoCFull asic chipMaster axi4index_auto_in_bid", false,-1, 3,0);
        tracep->declBus(c+16817,"ysyxSoCFull asic chipMaster axi4index_auto_in_bresp", false,-1, 1,0);
        tracep->declBit(c+104,"ysyxSoCFull asic chipMaster axi4index_auto_in_arready", false,-1);
        tracep->declBit(c+105,"ysyxSoCFull asic chipMaster axi4index_auto_in_arvalid", false,-1);
        tracep->declBus(c+20818,"ysyxSoCFull asic chipMaster axi4index_auto_in_arid", false,-1, 3,0);
        tracep->declBus(c+106,"ysyxSoCFull asic chipMaster axi4index_auto_in_araddr", false,-1, 31,0);
        tracep->declBus(c+107,"ysyxSoCFull asic chipMaster axi4index_auto_in_arlen", false,-1, 7,0);
        tracep->declBus(c+108,"ysyxSoCFull asic chipMaster axi4index_auto_in_arsize", false,-1, 2,0);
        tracep->declBus(c+109,"ysyxSoCFull asic chipMaster axi4index_auto_in_arburst", false,-1, 1,0);
        tracep->declBit(c+19071,"ysyxSoCFull asic chipMaster axi4index_auto_in_rready", false,-1);
        tracep->declBit(c+19072,"ysyxSoCFull asic chipMaster axi4index_auto_in_rvalid", false,-1);
        tracep->declBus(c+16818,"ysyxSoCFull asic chipMaster axi4index_auto_in_rid", false,-1, 3,0);
        tracep->declQuad(c+16819,"ysyxSoCFull asic chipMaster axi4index_auto_in_rdata", false,-1, 63,0);
        tracep->declBus(c+16821,"ysyxSoCFull asic chipMaster axi4index_auto_in_rresp", false,-1, 1,0);
        tracep->declBit(c+19073,"ysyxSoCFull asic chipMaster axi4index_auto_in_rlast", false,-1);
        tracep->declBit(c+92,"ysyxSoCFull asic chipMaster axi4index_auto_out_awready", false,-1);
        tracep->declBit(c+93,"ysyxSoCFull asic chipMaster axi4index_auto_out_awvalid", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4index_auto_out_awid", false,-1);
        tracep->declBus(c+94,"ysyxSoCFull asic chipMaster axi4index_auto_out_awaddr", false,-1, 31,0);
        tracep->declBus(c+95,"ysyxSoCFull asic chipMaster axi4index_auto_out_awlen", false,-1, 7,0);
        tracep->declBus(c+96,"ysyxSoCFull asic chipMaster axi4index_auto_out_awsize", false,-1, 2,0);
        tracep->declBus(c+97,"ysyxSoCFull asic chipMaster axi4index_auto_out_awburst", false,-1, 1,0);
        tracep->declBus(c+20821,"ysyxSoCFull asic chipMaster axi4index_auto_out_awecho_extra_id", false,-1, 2,0);
        tracep->declBit(c+98,"ysyxSoCFull asic chipMaster axi4index_auto_out_wready", false,-1);
        tracep->declBit(c+99,"ysyxSoCFull asic chipMaster axi4index_auto_out_wvalid", false,-1);
        tracep->declQuad(c+100,"ysyxSoCFull asic chipMaster axi4index_auto_out_wdata", false,-1, 63,0);
        tracep->declBus(c+102,"ysyxSoCFull asic chipMaster axi4index_auto_out_wstrb", false,-1, 7,0);
        tracep->declBit(c+103,"ysyxSoCFull asic chipMaster axi4index_auto_out_wlast", false,-1);
        tracep->declBit(c+19069,"ysyxSoCFull asic chipMaster axi4index_auto_out_bready", false,-1);
        tracep->declBit(c+19070,"ysyxSoCFull asic chipMaster axi4index_auto_out_bvalid", false,-1);
        tracep->declBit(c+19130,"ysyxSoCFull asic chipMaster axi4index_auto_out_bid", false,-1);
        tracep->declBus(c+16817,"ysyxSoCFull asic chipMaster axi4index_auto_out_bresp", false,-1, 1,0);
        tracep->declBus(c+16827,"ysyxSoCFull asic chipMaster axi4index_auto_out_becho_extra_id", false,-1, 2,0);
        tracep->declBit(c+104,"ysyxSoCFull asic chipMaster axi4index_auto_out_arready", false,-1);
        tracep->declBit(c+105,"ysyxSoCFull asic chipMaster axi4index_auto_out_arvalid", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4index_auto_out_arid", false,-1);
        tracep->declBus(c+106,"ysyxSoCFull asic chipMaster axi4index_auto_out_araddr", false,-1, 31,0);
        tracep->declBus(c+107,"ysyxSoCFull asic chipMaster axi4index_auto_out_arlen", false,-1, 7,0);
        tracep->declBus(c+108,"ysyxSoCFull asic chipMaster axi4index_auto_out_arsize", false,-1, 2,0);
        tracep->declBus(c+109,"ysyxSoCFull asic chipMaster axi4index_auto_out_arburst", false,-1, 1,0);
        tracep->declBus(c+20821,"ysyxSoCFull asic chipMaster axi4index_auto_out_arecho_extra_id", false,-1, 2,0);
        tracep->declBit(c+19071,"ysyxSoCFull asic chipMaster axi4index_auto_out_rready", false,-1);
        tracep->declBit(c+19072,"ysyxSoCFull asic chipMaster axi4index_auto_out_rvalid", false,-1);
        tracep->declBit(c+19133,"ysyxSoCFull asic chipMaster axi4index_auto_out_rid", false,-1);
        tracep->declQuad(c+16819,"ysyxSoCFull asic chipMaster axi4index_auto_out_rdata", false,-1, 63,0);
        tracep->declBus(c+16821,"ysyxSoCFull asic chipMaster axi4index_auto_out_rresp", false,-1, 1,0);
        tracep->declBus(c+16828,"ysyxSoCFull asic chipMaster axi4index_auto_out_recho_extra_id", false,-1, 2,0);
        tracep->declBit(c+19073,"ysyxSoCFull asic chipMaster axi4index_auto_out_rlast", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster axi4yank_1_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster axi4yank_1_reset", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1_auto_in_awready", false,-1);
        tracep->declBit(c+16830,"ysyxSoCFull asic chipMaster axi4yank_1_auto_in_awvalid", false,-1);
        tracep->declBus(c+19138,"ysyxSoCFull asic chipMaster axi4yank_1_auto_in_awid", false,-1, 3,0);
        tracep->declBus(c+16831,"ysyxSoCFull asic chipMaster axi4yank_1_auto_in_awaddr", false,-1, 31,0);
        tracep->declBus(c+16832,"ysyxSoCFull asic chipMaster axi4yank_1_auto_in_awlen", false,-1, 7,0);
        tracep->declBus(c+16833,"ysyxSoCFull asic chipMaster axi4yank_1_auto_in_awsize", false,-1, 2,0);
        tracep->declBus(c+233,"ysyxSoCFull asic chipMaster axi4yank_1_auto_in_awburst", false,-1, 1,0);
        tracep->declBus(c+19139,"ysyxSoCFull asic chipMaster axi4yank_1_auto_in_awecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19140,"ysyxSoCFull asic chipMaster axi4yank_1_auto_in_awecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19141,"ysyxSoCFull asic chipMaster axi4yank_1_auto_in_awecho_extra_id", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1_auto_in_wready", false,-1);
        tracep->declBit(c+16834,"ysyxSoCFull asic chipMaster axi4yank_1_auto_in_wvalid", false,-1);
        tracep->declQuad(c+16835,"ysyxSoCFull asic chipMaster axi4yank_1_auto_in_wdata", false,-1, 63,0);
        tracep->declBus(c+16837,"ysyxSoCFull asic chipMaster axi4yank_1_auto_in_wstrb", false,-1, 7,0);
        tracep->declBit(c+16838,"ysyxSoCFull asic chipMaster axi4yank_1_auto_in_wlast", false,-1);
        tracep->declBit(c+234,"ysyxSoCFull asic chipMaster axi4yank_1_auto_in_bready", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1_auto_in_bvalid", false,-1);
        tracep->declBus(c+20818,"ysyxSoCFull asic chipMaster axi4yank_1_auto_in_bid", false,-1, 3,0);
        tracep->declBus(c+20816,"ysyxSoCFull asic chipMaster axi4yank_1_auto_in_bresp", false,-1, 1,0);
        tracep->declBus(c+235,"ysyxSoCFull asic chipMaster axi4yank_1_auto_in_becho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+236,"ysyxSoCFull asic chipMaster axi4yank_1_auto_in_becho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+237,"ysyxSoCFull asic chipMaster axi4yank_1_auto_in_becho_extra_id", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1_auto_in_arready", false,-1);
        tracep->declBit(c+16839,"ysyxSoCFull asic chipMaster axi4yank_1_auto_in_arvalid", false,-1);
        tracep->declBus(c+19138,"ysyxSoCFull asic chipMaster axi4yank_1_auto_in_arid", false,-1, 3,0);
        tracep->declBus(c+16831,"ysyxSoCFull asic chipMaster axi4yank_1_auto_in_araddr", false,-1, 31,0);
        tracep->declBus(c+16832,"ysyxSoCFull asic chipMaster axi4yank_1_auto_in_arlen", false,-1, 7,0);
        tracep->declBus(c+16833,"ysyxSoCFull asic chipMaster axi4yank_1_auto_in_arsize", false,-1, 2,0);
        tracep->declBus(c+233,"ysyxSoCFull asic chipMaster axi4yank_1_auto_in_arburst", false,-1, 1,0);
        tracep->declBus(c+19139,"ysyxSoCFull asic chipMaster axi4yank_1_auto_in_arecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19140,"ysyxSoCFull asic chipMaster axi4yank_1_auto_in_arecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19141,"ysyxSoCFull asic chipMaster axi4yank_1_auto_in_arecho_extra_id", false,-1);
        tracep->declBit(c+238,"ysyxSoCFull asic chipMaster axi4yank_1_auto_in_rready", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1_auto_in_rvalid", false,-1);
        tracep->declBus(c+20818,"ysyxSoCFull asic chipMaster axi4yank_1_auto_in_rid", false,-1, 3,0);
        tracep->declQuad(c+20819,"ysyxSoCFull asic chipMaster axi4yank_1_auto_in_rdata", false,-1, 63,0);
        tracep->declBus(c+20816,"ysyxSoCFull asic chipMaster axi4yank_1_auto_in_rresp", false,-1, 1,0);
        tracep->declBus(c+239,"ysyxSoCFull asic chipMaster axi4yank_1_auto_in_recho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+240,"ysyxSoCFull asic chipMaster axi4yank_1_auto_in_recho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+241,"ysyxSoCFull asic chipMaster axi4yank_1_auto_in_recho_extra_id", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1_auto_in_rlast", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1_auto_out_awready", false,-1);
        tracep->declBit(c+16840,"ysyxSoCFull asic chipMaster axi4yank_1_auto_out_awvalid", false,-1);
        tracep->declBus(c+19138,"ysyxSoCFull asic chipMaster axi4yank_1_auto_out_awid", false,-1, 3,0);
        tracep->declBus(c+16831,"ysyxSoCFull asic chipMaster axi4yank_1_auto_out_awaddr", false,-1, 31,0);
        tracep->declBus(c+16832,"ysyxSoCFull asic chipMaster axi4yank_1_auto_out_awlen", false,-1, 7,0);
        tracep->declBus(c+16833,"ysyxSoCFull asic chipMaster axi4yank_1_auto_out_awsize", false,-1, 2,0);
        tracep->declBus(c+233,"ysyxSoCFull asic chipMaster axi4yank_1_auto_out_awburst", false,-1, 1,0);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1_auto_out_wready", false,-1);
        tracep->declBit(c+16834,"ysyxSoCFull asic chipMaster axi4yank_1_auto_out_wvalid", false,-1);
        tracep->declQuad(c+16835,"ysyxSoCFull asic chipMaster axi4yank_1_auto_out_wdata", false,-1, 63,0);
        tracep->declBus(c+16837,"ysyxSoCFull asic chipMaster axi4yank_1_auto_out_wstrb", false,-1, 7,0);
        tracep->declBit(c+16838,"ysyxSoCFull asic chipMaster axi4yank_1_auto_out_wlast", false,-1);
        tracep->declBit(c+234,"ysyxSoCFull asic chipMaster axi4yank_1_auto_out_bready", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1_auto_out_bvalid", false,-1);
        tracep->declBus(c+20818,"ysyxSoCFull asic chipMaster axi4yank_1_auto_out_bid", false,-1, 3,0);
        tracep->declBus(c+20816,"ysyxSoCFull asic chipMaster axi4yank_1_auto_out_bresp", false,-1, 1,0);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1_auto_out_arready", false,-1);
        tracep->declBit(c+16841,"ysyxSoCFull asic chipMaster axi4yank_1_auto_out_arvalid", false,-1);
        tracep->declBus(c+19138,"ysyxSoCFull asic chipMaster axi4yank_1_auto_out_arid", false,-1, 3,0);
        tracep->declBus(c+16831,"ysyxSoCFull asic chipMaster axi4yank_1_auto_out_araddr", false,-1, 31,0);
        tracep->declBus(c+16832,"ysyxSoCFull asic chipMaster axi4yank_1_auto_out_arlen", false,-1, 7,0);
        tracep->declBus(c+16833,"ysyxSoCFull asic chipMaster axi4yank_1_auto_out_arsize", false,-1, 2,0);
        tracep->declBus(c+233,"ysyxSoCFull asic chipMaster axi4yank_1_auto_out_arburst", false,-1, 1,0);
        tracep->declBit(c+238,"ysyxSoCFull asic chipMaster axi4yank_1_auto_out_rready", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1_auto_out_rvalid", false,-1);
        tracep->declBus(c+20818,"ysyxSoCFull asic chipMaster axi4yank_1_auto_out_rid", false,-1, 3,0);
        tracep->declQuad(c+20819,"ysyxSoCFull asic chipMaster axi4yank_1_auto_out_rdata", false,-1, 63,0);
        tracep->declBus(c+20816,"ysyxSoCFull asic chipMaster axi4yank_1_auto_out_rresp", false,-1, 1,0);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4yank_1_auto_out_rlast", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4index_1_auto_in_awready", false,-1);
        tracep->declBit(c+16830,"ysyxSoCFull asic chipMaster axi4index_1_auto_in_awvalid", false,-1);
        tracep->declBus(c+19142,"ysyxSoCFull asic chipMaster axi4index_1_auto_in_awid", false,-1, 4,0);
        tracep->declBus(c+16831,"ysyxSoCFull asic chipMaster axi4index_1_auto_in_awaddr", false,-1, 31,0);
        tracep->declBus(c+16832,"ysyxSoCFull asic chipMaster axi4index_1_auto_in_awlen", false,-1, 7,0);
        tracep->declBus(c+16833,"ysyxSoCFull asic chipMaster axi4index_1_auto_in_awsize", false,-1, 2,0);
        tracep->declBus(c+233,"ysyxSoCFull asic chipMaster axi4index_1_auto_in_awburst", false,-1, 1,0);
        tracep->declBus(c+19139,"ysyxSoCFull asic chipMaster axi4index_1_auto_in_awecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19140,"ysyxSoCFull asic chipMaster axi4index_1_auto_in_awecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4index_1_auto_in_wready", false,-1);
        tracep->declBit(c+16834,"ysyxSoCFull asic chipMaster axi4index_1_auto_in_wvalid", false,-1);
        tracep->declQuad(c+16835,"ysyxSoCFull asic chipMaster axi4index_1_auto_in_wdata", false,-1, 63,0);
        tracep->declBus(c+16837,"ysyxSoCFull asic chipMaster axi4index_1_auto_in_wstrb", false,-1, 7,0);
        tracep->declBit(c+16838,"ysyxSoCFull asic chipMaster axi4index_1_auto_in_wlast", false,-1);
        tracep->declBit(c+234,"ysyxSoCFull asic chipMaster axi4index_1_auto_in_bready", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4index_1_auto_in_bvalid", false,-1);
        tracep->declBus(c+242,"ysyxSoCFull asic chipMaster axi4index_1_auto_in_bid", false,-1, 4,0);
        tracep->declBus(c+20816,"ysyxSoCFull asic chipMaster axi4index_1_auto_in_bresp", false,-1, 1,0);
        tracep->declBus(c+235,"ysyxSoCFull asic chipMaster axi4index_1_auto_in_becho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+236,"ysyxSoCFull asic chipMaster axi4index_1_auto_in_becho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4index_1_auto_in_arready", false,-1);
        tracep->declBit(c+16839,"ysyxSoCFull asic chipMaster axi4index_1_auto_in_arvalid", false,-1);
        tracep->declBus(c+19142,"ysyxSoCFull asic chipMaster axi4index_1_auto_in_arid", false,-1, 4,0);
        tracep->declBus(c+16831,"ysyxSoCFull asic chipMaster axi4index_1_auto_in_araddr", false,-1, 31,0);
        tracep->declBus(c+16832,"ysyxSoCFull asic chipMaster axi4index_1_auto_in_arlen", false,-1, 7,0);
        tracep->declBus(c+16833,"ysyxSoCFull asic chipMaster axi4index_1_auto_in_arsize", false,-1, 2,0);
        tracep->declBus(c+233,"ysyxSoCFull asic chipMaster axi4index_1_auto_in_arburst", false,-1, 1,0);
        tracep->declBus(c+19139,"ysyxSoCFull asic chipMaster axi4index_1_auto_in_arecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19140,"ysyxSoCFull asic chipMaster axi4index_1_auto_in_arecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+238,"ysyxSoCFull asic chipMaster axi4index_1_auto_in_rready", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4index_1_auto_in_rvalid", false,-1);
        tracep->declBus(c+243,"ysyxSoCFull asic chipMaster axi4index_1_auto_in_rid", false,-1, 4,0);
        tracep->declQuad(c+20819,"ysyxSoCFull asic chipMaster axi4index_1_auto_in_rdata", false,-1, 63,0);
        tracep->declBus(c+20816,"ysyxSoCFull asic chipMaster axi4index_1_auto_in_rresp", false,-1, 1,0);
        tracep->declBus(c+239,"ysyxSoCFull asic chipMaster axi4index_1_auto_in_recho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+240,"ysyxSoCFull asic chipMaster axi4index_1_auto_in_recho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4index_1_auto_in_rlast", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4index_1_auto_out_awready", false,-1);
        tracep->declBit(c+16830,"ysyxSoCFull asic chipMaster axi4index_1_auto_out_awvalid", false,-1);
        tracep->declBus(c+19138,"ysyxSoCFull asic chipMaster axi4index_1_auto_out_awid", false,-1, 3,0);
        tracep->declBus(c+16831,"ysyxSoCFull asic chipMaster axi4index_1_auto_out_awaddr", false,-1, 31,0);
        tracep->declBus(c+16832,"ysyxSoCFull asic chipMaster axi4index_1_auto_out_awlen", false,-1, 7,0);
        tracep->declBus(c+16833,"ysyxSoCFull asic chipMaster axi4index_1_auto_out_awsize", false,-1, 2,0);
        tracep->declBus(c+233,"ysyxSoCFull asic chipMaster axi4index_1_auto_out_awburst", false,-1, 1,0);
        tracep->declBus(c+19139,"ysyxSoCFull asic chipMaster axi4index_1_auto_out_awecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19140,"ysyxSoCFull asic chipMaster axi4index_1_auto_out_awecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19141,"ysyxSoCFull asic chipMaster axi4index_1_auto_out_awecho_extra_id", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4index_1_auto_out_wready", false,-1);
        tracep->declBit(c+16834,"ysyxSoCFull asic chipMaster axi4index_1_auto_out_wvalid", false,-1);
        tracep->declQuad(c+16835,"ysyxSoCFull asic chipMaster axi4index_1_auto_out_wdata", false,-1, 63,0);
        tracep->declBus(c+16837,"ysyxSoCFull asic chipMaster axi4index_1_auto_out_wstrb", false,-1, 7,0);
        tracep->declBit(c+16838,"ysyxSoCFull asic chipMaster axi4index_1_auto_out_wlast", false,-1);
        tracep->declBit(c+234,"ysyxSoCFull asic chipMaster axi4index_1_auto_out_bready", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4index_1_auto_out_bvalid", false,-1);
        tracep->declBus(c+20818,"ysyxSoCFull asic chipMaster axi4index_1_auto_out_bid", false,-1, 3,0);
        tracep->declBus(c+20816,"ysyxSoCFull asic chipMaster axi4index_1_auto_out_bresp", false,-1, 1,0);
        tracep->declBus(c+235,"ysyxSoCFull asic chipMaster axi4index_1_auto_out_becho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+236,"ysyxSoCFull asic chipMaster axi4index_1_auto_out_becho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+237,"ysyxSoCFull asic chipMaster axi4index_1_auto_out_becho_extra_id", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4index_1_auto_out_arready", false,-1);
        tracep->declBit(c+16839,"ysyxSoCFull asic chipMaster axi4index_1_auto_out_arvalid", false,-1);
        tracep->declBus(c+19138,"ysyxSoCFull asic chipMaster axi4index_1_auto_out_arid", false,-1, 3,0);
        tracep->declBus(c+16831,"ysyxSoCFull asic chipMaster axi4index_1_auto_out_araddr", false,-1, 31,0);
        tracep->declBus(c+16832,"ysyxSoCFull asic chipMaster axi4index_1_auto_out_arlen", false,-1, 7,0);
        tracep->declBus(c+16833,"ysyxSoCFull asic chipMaster axi4index_1_auto_out_arsize", false,-1, 2,0);
        tracep->declBus(c+233,"ysyxSoCFull asic chipMaster axi4index_1_auto_out_arburst", false,-1, 1,0);
        tracep->declBus(c+19139,"ysyxSoCFull asic chipMaster axi4index_1_auto_out_arecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19140,"ysyxSoCFull asic chipMaster axi4index_1_auto_out_arecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19141,"ysyxSoCFull asic chipMaster axi4index_1_auto_out_arecho_extra_id", false,-1);
        tracep->declBit(c+238,"ysyxSoCFull asic chipMaster axi4index_1_auto_out_rready", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4index_1_auto_out_rvalid", false,-1);
        tracep->declBus(c+20818,"ysyxSoCFull asic chipMaster axi4index_1_auto_out_rid", false,-1, 3,0);
        tracep->declQuad(c+20819,"ysyxSoCFull asic chipMaster axi4index_1_auto_out_rdata", false,-1, 63,0);
        tracep->declBus(c+20816,"ysyxSoCFull asic chipMaster axi4index_1_auto_out_rresp", false,-1, 1,0);
        tracep->declBus(c+239,"ysyxSoCFull asic chipMaster axi4index_1_auto_out_recho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+240,"ysyxSoCFull asic chipMaster axi4index_1_auto_out_recho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+241,"ysyxSoCFull asic chipMaster axi4index_1_auto_out_recho_extra_id", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4index_1_auto_out_rlast", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster tl2axi4_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster tl2axi4_reset", false,-1);
        tracep->declBit(c+19095,"ysyxSoCFull asic chipMaster tl2axi4_auto_in_a_ready", false,-1);
        tracep->declBit(c+19096,"ysyxSoCFull asic chipMaster tl2axi4_auto_in_a_valid", false,-1);
        tracep->declBus(c+19085,"ysyxSoCFull asic chipMaster tl2axi4_auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+19086,"ysyxSoCFull asic chipMaster tl2axi4_auto_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+19087,"ysyxSoCFull asic chipMaster tl2axi4_auto_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+19088,"ysyxSoCFull asic chipMaster tl2axi4_auto_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+19089,"ysyxSoCFull asic chipMaster tl2axi4_auto_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+19090,"ysyxSoCFull asic chipMaster tl2axi4_auto_in_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+19091,"ysyxSoCFull asic chipMaster tl2axi4_auto_in_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+135,"ysyxSoCFull asic chipMaster tl2axi4_auto_in_a_bits_corrupt", false,-1);
        tracep->declBit(c+162,"ysyxSoCFull asic chipMaster tl2axi4_auto_in_d_ready", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster tl2axi4_auto_in_d_valid", false,-1);
        tracep->declBus(c+163,"ysyxSoCFull asic chipMaster tl2axi4_auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+164,"ysyxSoCFull asic chipMaster tl2axi4_auto_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+165,"ysyxSoCFull asic chipMaster tl2axi4_auto_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+166,"ysyxSoCFull asic chipMaster tl2axi4_auto_in_d_bits_denied", false,-1);
        tracep->declQuad(c+20819,"ysyxSoCFull asic chipMaster tl2axi4_auto_in_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+167,"ysyxSoCFull asic chipMaster tl2axi4_auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster tl2axi4_auto_out_awready", false,-1);
        tracep->declBit(c+16830,"ysyxSoCFull asic chipMaster tl2axi4_auto_out_awvalid", false,-1);
        tracep->declBus(c+19142,"ysyxSoCFull asic chipMaster tl2axi4_auto_out_awid", false,-1, 4,0);
        tracep->declBus(c+16831,"ysyxSoCFull asic chipMaster tl2axi4_auto_out_awaddr", false,-1, 31,0);
        tracep->declBus(c+16832,"ysyxSoCFull asic chipMaster tl2axi4_auto_out_awlen", false,-1, 7,0);
        tracep->declBus(c+16833,"ysyxSoCFull asic chipMaster tl2axi4_auto_out_awsize", false,-1, 2,0);
        tracep->declBus(c+233,"ysyxSoCFull asic chipMaster tl2axi4_auto_out_awburst", false,-1, 1,0);
        tracep->declBus(c+19139,"ysyxSoCFull asic chipMaster tl2axi4_auto_out_awecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19140,"ysyxSoCFull asic chipMaster tl2axi4_auto_out_awecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster tl2axi4_auto_out_wready", false,-1);
        tracep->declBit(c+16834,"ysyxSoCFull asic chipMaster tl2axi4_auto_out_wvalid", false,-1);
        tracep->declQuad(c+16835,"ysyxSoCFull asic chipMaster tl2axi4_auto_out_wdata", false,-1, 63,0);
        tracep->declBus(c+16837,"ysyxSoCFull asic chipMaster tl2axi4_auto_out_wstrb", false,-1, 7,0);
        tracep->declBit(c+16838,"ysyxSoCFull asic chipMaster tl2axi4_auto_out_wlast", false,-1);
        tracep->declBit(c+234,"ysyxSoCFull asic chipMaster tl2axi4_auto_out_bready", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster tl2axi4_auto_out_bvalid", false,-1);
        tracep->declBus(c+242,"ysyxSoCFull asic chipMaster tl2axi4_auto_out_bid", false,-1, 4,0);
        tracep->declBus(c+20816,"ysyxSoCFull asic chipMaster tl2axi4_auto_out_bresp", false,-1, 1,0);
        tracep->declBus(c+235,"ysyxSoCFull asic chipMaster tl2axi4_auto_out_becho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+236,"ysyxSoCFull asic chipMaster tl2axi4_auto_out_becho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster tl2axi4_auto_out_arready", false,-1);
        tracep->declBit(c+16839,"ysyxSoCFull asic chipMaster tl2axi4_auto_out_arvalid", false,-1);
        tracep->declBus(c+19142,"ysyxSoCFull asic chipMaster tl2axi4_auto_out_arid", false,-1, 4,0);
        tracep->declBus(c+16831,"ysyxSoCFull asic chipMaster tl2axi4_auto_out_araddr", false,-1, 31,0);
        tracep->declBus(c+16832,"ysyxSoCFull asic chipMaster tl2axi4_auto_out_arlen", false,-1, 7,0);
        tracep->declBus(c+16833,"ysyxSoCFull asic chipMaster tl2axi4_auto_out_arsize", false,-1, 2,0);
        tracep->declBus(c+233,"ysyxSoCFull asic chipMaster tl2axi4_auto_out_arburst", false,-1, 1,0);
        tracep->declBus(c+19139,"ysyxSoCFull asic chipMaster tl2axi4_auto_out_arecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19140,"ysyxSoCFull asic chipMaster tl2axi4_auto_out_arecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+238,"ysyxSoCFull asic chipMaster tl2axi4_auto_out_rready", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster tl2axi4_auto_out_rvalid", false,-1);
        tracep->declBus(c+243,"ysyxSoCFull asic chipMaster tl2axi4_auto_out_rid", false,-1, 4,0);
        tracep->declQuad(c+20819,"ysyxSoCFull asic chipMaster tl2axi4_auto_out_rdata", false,-1, 63,0);
        tracep->declBus(c+20816,"ysyxSoCFull asic chipMaster tl2axi4_auto_out_rresp", false,-1, 1,0);
        tracep->declBus(c+239,"ysyxSoCFull asic chipMaster tl2axi4_auto_out_recho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+240,"ysyxSoCFull asic chipMaster tl2axi4_auto_out_recho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster tl2axi4_auto_out_rlast", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster err_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster err_reset", false,-1);
        tracep->declBit(c+244,"ysyxSoCFull asic chipMaster err_auto_in_a_ready", false,-1);
        tracep->declBit(c+19143,"ysyxSoCFull asic chipMaster err_auto_in_a_valid", false,-1);
        tracep->declBus(c+19144,"ysyxSoCFull asic chipMaster err_auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+16842,"ysyxSoCFull asic chipMaster err_auto_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+19145,"ysyxSoCFull asic chipMaster err_auto_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+19146,"ysyxSoCFull asic chipMaster err_auto_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+19147,"ysyxSoCFull asic chipMaster err_auto_in_a_bits_address", false,-1, 12,0);
        tracep->declBus(c+19148,"ysyxSoCFull asic chipMaster err_auto_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+245,"ysyxSoCFull asic chipMaster err_auto_in_a_bits_corrupt", false,-1);
        tracep->declBit(c+246,"ysyxSoCFull asic chipMaster err_auto_in_c_ready", false,-1);
        tracep->declBit(c+18118,"ysyxSoCFull asic chipMaster err_auto_in_c_valid", false,-1);
        tracep->declBus(c+247,"ysyxSoCFull asic chipMaster err_auto_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+248,"ysyxSoCFull asic chipMaster err_auto_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+249,"ysyxSoCFull asic chipMaster err_auto_in_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+250,"ysyxSoCFull asic chipMaster err_auto_in_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+251,"ysyxSoCFull asic chipMaster err_auto_in_c_bits_address", false,-1, 12,0);
        tracep->declBit(c+252,"ysyxSoCFull asic chipMaster err_auto_in_d_ready", false,-1);
        tracep->declBit(c+253,"ysyxSoCFull asic chipMaster err_auto_in_d_valid", false,-1);
        tracep->declBus(c+156,"ysyxSoCFull asic chipMaster err_auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+157,"ysyxSoCFull asic chipMaster err_auto_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+158,"ysyxSoCFull asic chipMaster err_auto_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+159,"ysyxSoCFull asic chipMaster err_auto_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+160,"ysyxSoCFull asic chipMaster err_auto_in_d_bits_denied", false,-1);
        tracep->declBit(c+254,"ysyxSoCFull asic chipMaster err_auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+18116,"ysyxSoCFull asic chipMaster err_auto_in_e_valid", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster atomics_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster atomics_reset", false,-1);
        tracep->declBit(c+19149,"ysyxSoCFull asic chipMaster atomics_auto_in_a_ready", false,-1);
        tracep->declBit(c+19150,"ysyxSoCFull asic chipMaster atomics_auto_in_a_valid", false,-1);
        tracep->declBus(c+255,"ysyxSoCFull asic chipMaster atomics_auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+256,"ysyxSoCFull asic chipMaster atomics_auto_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+257,"ysyxSoCFull asic chipMaster atomics_auto_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+258,"ysyxSoCFull asic chipMaster atomics_auto_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+259,"ysyxSoCFull asic chipMaster atomics_auto_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+260,"ysyxSoCFull asic chipMaster atomics_auto_in_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+261,"ysyxSoCFull asic chipMaster atomics_auto_in_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+136,"ysyxSoCFull asic chipMaster atomics_auto_in_c_ready", false,-1);
        tracep->declBit(c+18114,"ysyxSoCFull asic chipMaster atomics_auto_in_c_valid", false,-1);
        tracep->declBus(c+137,"ysyxSoCFull asic chipMaster atomics_auto_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+138,"ysyxSoCFull asic chipMaster atomics_auto_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+139,"ysyxSoCFull asic chipMaster atomics_auto_in_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+140,"ysyxSoCFull asic chipMaster atomics_auto_in_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+141,"ysyxSoCFull asic chipMaster atomics_auto_in_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+263,"ysyxSoCFull asic chipMaster atomics_auto_in_d_ready", false,-1);
        tracep->declBit(c+264,"ysyxSoCFull asic chipMaster atomics_auto_in_d_valid", false,-1);
        tracep->declBus(c+265,"ysyxSoCFull asic chipMaster atomics_auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+145,"ysyxSoCFull asic chipMaster atomics_auto_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+146,"ysyxSoCFull asic chipMaster atomics_auto_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+147,"ysyxSoCFull asic chipMaster atomics_auto_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+266,"ysyxSoCFull asic chipMaster atomics_auto_in_d_bits_denied", false,-1);
        tracep->declQuad(c+267,"ysyxSoCFull asic chipMaster atomics_auto_in_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+269,"ysyxSoCFull asic chipMaster atomics_auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+150,"ysyxSoCFull asic chipMaster atomics_auto_in_e_ready", false,-1);
        tracep->declBit(c+18115,"ysyxSoCFull asic chipMaster atomics_auto_in_e_valid", false,-1);
        tracep->declBit(c+151,"ysyxSoCFull asic chipMaster atomics_auto_in_e_bits_sink", false,-1);
        tracep->declBit(c+19083,"ysyxSoCFull asic chipMaster atomics_auto_out_a_ready", false,-1);
        tracep->declBit(c+19084,"ysyxSoCFull asic chipMaster atomics_auto_out_a_valid", false,-1);
        tracep->declBus(c+19085,"ysyxSoCFull asic chipMaster atomics_auto_out_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+19086,"ysyxSoCFull asic chipMaster atomics_auto_out_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+19087,"ysyxSoCFull asic chipMaster atomics_auto_out_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+19088,"ysyxSoCFull asic chipMaster atomics_auto_out_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+19089,"ysyxSoCFull asic chipMaster atomics_auto_out_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+19090,"ysyxSoCFull asic chipMaster atomics_auto_out_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+19091,"ysyxSoCFull asic chipMaster atomics_auto_out_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+135,"ysyxSoCFull asic chipMaster atomics_auto_out_a_bits_corrupt", false,-1);
        tracep->declBit(c+136,"ysyxSoCFull asic chipMaster atomics_auto_out_c_ready", false,-1);
        tracep->declBit(c+18114,"ysyxSoCFull asic chipMaster atomics_auto_out_c_valid", false,-1);
        tracep->declBus(c+137,"ysyxSoCFull asic chipMaster atomics_auto_out_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+138,"ysyxSoCFull asic chipMaster atomics_auto_out_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+139,"ysyxSoCFull asic chipMaster atomics_auto_out_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+140,"ysyxSoCFull asic chipMaster atomics_auto_out_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+141,"ysyxSoCFull asic chipMaster atomics_auto_out_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+142,"ysyxSoCFull asic chipMaster atomics_auto_out_d_ready", false,-1);
        tracep->declBit(c+143,"ysyxSoCFull asic chipMaster atomics_auto_out_d_valid", false,-1);
        tracep->declBus(c+144,"ysyxSoCFull asic chipMaster atomics_auto_out_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+145,"ysyxSoCFull asic chipMaster atomics_auto_out_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+146,"ysyxSoCFull asic chipMaster atomics_auto_out_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+147,"ysyxSoCFull asic chipMaster atomics_auto_out_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+148,"ysyxSoCFull asic chipMaster atomics_auto_out_d_bits_denied", false,-1);
        tracep->declQuad(c+20819,"ysyxSoCFull asic chipMaster atomics_auto_out_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+149,"ysyxSoCFull asic chipMaster atomics_auto_out_d_bits_corrupt", false,-1);
        tracep->declBit(c+150,"ysyxSoCFull asic chipMaster atomics_auto_out_e_ready", false,-1);
        tracep->declBit(c+18115,"ysyxSoCFull asic chipMaster atomics_auto_out_e_valid", false,-1);
        tracep->declBit(c+151,"ysyxSoCFull asic chipMaster atomics_auto_out_e_bits_sink", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster fixer_1_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster fixer_1_reset", false,-1);
        tracep->declBit(c+19151,"ysyxSoCFull asic chipMaster fixer_1_auto_in_a_ready", false,-1);
        tracep->declBit(c+19152,"ysyxSoCFull asic chipMaster fixer_1_auto_in_a_valid", false,-1);
        tracep->declBus(c+255,"ysyxSoCFull asic chipMaster fixer_1_auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+256,"ysyxSoCFull asic chipMaster fixer_1_auto_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+257,"ysyxSoCFull asic chipMaster fixer_1_auto_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+258,"ysyxSoCFull asic chipMaster fixer_1_auto_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+259,"ysyxSoCFull asic chipMaster fixer_1_auto_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+260,"ysyxSoCFull asic chipMaster fixer_1_auto_in_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+261,"ysyxSoCFull asic chipMaster fixer_1_auto_in_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+136,"ysyxSoCFull asic chipMaster fixer_1_auto_in_c_ready", false,-1);
        tracep->declBit(c+18114,"ysyxSoCFull asic chipMaster fixer_1_auto_in_c_valid", false,-1);
        tracep->declBus(c+137,"ysyxSoCFull asic chipMaster fixer_1_auto_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+138,"ysyxSoCFull asic chipMaster fixer_1_auto_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+139,"ysyxSoCFull asic chipMaster fixer_1_auto_in_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+140,"ysyxSoCFull asic chipMaster fixer_1_auto_in_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+141,"ysyxSoCFull asic chipMaster fixer_1_auto_in_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+263,"ysyxSoCFull asic chipMaster fixer_1_auto_in_d_ready", false,-1);
        tracep->declBit(c+264,"ysyxSoCFull asic chipMaster fixer_1_auto_in_d_valid", false,-1);
        tracep->declBus(c+265,"ysyxSoCFull asic chipMaster fixer_1_auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+145,"ysyxSoCFull asic chipMaster fixer_1_auto_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+146,"ysyxSoCFull asic chipMaster fixer_1_auto_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+147,"ysyxSoCFull asic chipMaster fixer_1_auto_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+266,"ysyxSoCFull asic chipMaster fixer_1_auto_in_d_bits_denied", false,-1);
        tracep->declQuad(c+267,"ysyxSoCFull asic chipMaster fixer_1_auto_in_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+269,"ysyxSoCFull asic chipMaster fixer_1_auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+150,"ysyxSoCFull asic chipMaster fixer_1_auto_in_e_ready", false,-1);
        tracep->declBit(c+18115,"ysyxSoCFull asic chipMaster fixer_1_auto_in_e_valid", false,-1);
        tracep->declBit(c+151,"ysyxSoCFull asic chipMaster fixer_1_auto_in_e_bits_sink", false,-1);
        tracep->declBit(c+19149,"ysyxSoCFull asic chipMaster fixer_1_auto_out_a_ready", false,-1);
        tracep->declBit(c+19150,"ysyxSoCFull asic chipMaster fixer_1_auto_out_a_valid", false,-1);
        tracep->declBus(c+255,"ysyxSoCFull asic chipMaster fixer_1_auto_out_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+256,"ysyxSoCFull asic chipMaster fixer_1_auto_out_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+257,"ysyxSoCFull asic chipMaster fixer_1_auto_out_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+258,"ysyxSoCFull asic chipMaster fixer_1_auto_out_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+259,"ysyxSoCFull asic chipMaster fixer_1_auto_out_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+260,"ysyxSoCFull asic chipMaster fixer_1_auto_out_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+261,"ysyxSoCFull asic chipMaster fixer_1_auto_out_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+136,"ysyxSoCFull asic chipMaster fixer_1_auto_out_c_ready", false,-1);
        tracep->declBit(c+18114,"ysyxSoCFull asic chipMaster fixer_1_auto_out_c_valid", false,-1);
        tracep->declBus(c+137,"ysyxSoCFull asic chipMaster fixer_1_auto_out_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+138,"ysyxSoCFull asic chipMaster fixer_1_auto_out_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+139,"ysyxSoCFull asic chipMaster fixer_1_auto_out_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+140,"ysyxSoCFull asic chipMaster fixer_1_auto_out_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+141,"ysyxSoCFull asic chipMaster fixer_1_auto_out_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+263,"ysyxSoCFull asic chipMaster fixer_1_auto_out_d_ready", false,-1);
        tracep->declBit(c+264,"ysyxSoCFull asic chipMaster fixer_1_auto_out_d_valid", false,-1);
        tracep->declBus(c+265,"ysyxSoCFull asic chipMaster fixer_1_auto_out_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+145,"ysyxSoCFull asic chipMaster fixer_1_auto_out_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+146,"ysyxSoCFull asic chipMaster fixer_1_auto_out_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+147,"ysyxSoCFull asic chipMaster fixer_1_auto_out_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+266,"ysyxSoCFull asic chipMaster fixer_1_auto_out_d_bits_denied", false,-1);
        tracep->declQuad(c+267,"ysyxSoCFull asic chipMaster fixer_1_auto_out_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+269,"ysyxSoCFull asic chipMaster fixer_1_auto_out_d_bits_corrupt", false,-1);
        tracep->declBit(c+150,"ysyxSoCFull asic chipMaster fixer_1_auto_out_e_ready", false,-1);
        tracep->declBit(c+18115,"ysyxSoCFull asic chipMaster fixer_1_auto_out_e_valid", false,-1);
        tracep->declBit(c+151,"ysyxSoCFull asic chipMaster fixer_1_auto_out_e_bits_sink", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster hints_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster hints_reset", false,-1);
        tracep->declBit(c+19153,"ysyxSoCFull asic chipMaster hints_auto_in_a_ready", false,-1);
        tracep->declBit(c+19154,"ysyxSoCFull asic chipMaster hints_auto_in_a_valid", false,-1);
        tracep->declBus(c+185,"ysyxSoCFull asic chipMaster hints_auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+186,"ysyxSoCFull asic chipMaster hints_auto_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+187,"ysyxSoCFull asic chipMaster hints_auto_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+188,"ysyxSoCFull asic chipMaster hints_auto_in_a_bits_source", false,-1, 5,0);
        tracep->declBus(c+189,"ysyxSoCFull asic chipMaster hints_auto_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+270,"ysyxSoCFull asic chipMaster hints_auto_in_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+261,"ysyxSoCFull asic chipMaster hints_auto_in_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+136,"ysyxSoCFull asic chipMaster hints_auto_in_c_ready", false,-1);
        tracep->declBit(c+18114,"ysyxSoCFull asic chipMaster hints_auto_in_c_valid", false,-1);
        tracep->declBus(c+137,"ysyxSoCFull asic chipMaster hints_auto_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+138,"ysyxSoCFull asic chipMaster hints_auto_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+139,"ysyxSoCFull asic chipMaster hints_auto_in_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+193,"ysyxSoCFull asic chipMaster hints_auto_in_c_bits_source", false,-1, 5,0);
        tracep->declBus(c+141,"ysyxSoCFull asic chipMaster hints_auto_in_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+263,"ysyxSoCFull asic chipMaster hints_auto_in_d_ready", false,-1);
        tracep->declBit(c+264,"ysyxSoCFull asic chipMaster hints_auto_in_d_valid", false,-1);
        tracep->declBus(c+271,"ysyxSoCFull asic chipMaster hints_auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+145,"ysyxSoCFull asic chipMaster hints_auto_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+146,"ysyxSoCFull asic chipMaster hints_auto_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+272,"ysyxSoCFull asic chipMaster hints_auto_in_d_bits_source", false,-1, 5,0);
        tracep->declBit(c+266,"ysyxSoCFull asic chipMaster hints_auto_in_d_bits_denied", false,-1);
        tracep->declQuad(c+267,"ysyxSoCFull asic chipMaster hints_auto_in_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+269,"ysyxSoCFull asic chipMaster hints_auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+150,"ysyxSoCFull asic chipMaster hints_auto_in_e_ready", false,-1);
        tracep->declBit(c+18115,"ysyxSoCFull asic chipMaster hints_auto_in_e_valid", false,-1);
        tracep->declBit(c+151,"ysyxSoCFull asic chipMaster hints_auto_in_e_bits_sink", false,-1);
        tracep->declBit(c+19151,"ysyxSoCFull asic chipMaster hints_auto_out_a_ready", false,-1);
        tracep->declBit(c+19152,"ysyxSoCFull asic chipMaster hints_auto_out_a_valid", false,-1);
        tracep->declBus(c+255,"ysyxSoCFull asic chipMaster hints_auto_out_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+256,"ysyxSoCFull asic chipMaster hints_auto_out_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+257,"ysyxSoCFull asic chipMaster hints_auto_out_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+258,"ysyxSoCFull asic chipMaster hints_auto_out_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+259,"ysyxSoCFull asic chipMaster hints_auto_out_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+260,"ysyxSoCFull asic chipMaster hints_auto_out_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+261,"ysyxSoCFull asic chipMaster hints_auto_out_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+136,"ysyxSoCFull asic chipMaster hints_auto_out_c_ready", false,-1);
        tracep->declBit(c+18114,"ysyxSoCFull asic chipMaster hints_auto_out_c_valid", false,-1);
        tracep->declBus(c+137,"ysyxSoCFull asic chipMaster hints_auto_out_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+138,"ysyxSoCFull asic chipMaster hints_auto_out_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+139,"ysyxSoCFull asic chipMaster hints_auto_out_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+140,"ysyxSoCFull asic chipMaster hints_auto_out_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+141,"ysyxSoCFull asic chipMaster hints_auto_out_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+263,"ysyxSoCFull asic chipMaster hints_auto_out_d_ready", false,-1);
        tracep->declBit(c+264,"ysyxSoCFull asic chipMaster hints_auto_out_d_valid", false,-1);
        tracep->declBus(c+265,"ysyxSoCFull asic chipMaster hints_auto_out_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+145,"ysyxSoCFull asic chipMaster hints_auto_out_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+146,"ysyxSoCFull asic chipMaster hints_auto_out_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+147,"ysyxSoCFull asic chipMaster hints_auto_out_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+266,"ysyxSoCFull asic chipMaster hints_auto_out_d_bits_denied", false,-1);
        tracep->declQuad(c+267,"ysyxSoCFull asic chipMaster hints_auto_out_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+269,"ysyxSoCFull asic chipMaster hints_auto_out_d_bits_corrupt", false,-1);
        tracep->declBit(c+150,"ysyxSoCFull asic chipMaster hints_auto_out_e_ready", false,-1);
        tracep->declBit(c+18115,"ysyxSoCFull asic chipMaster hints_auto_out_e_valid", false,-1);
        tracep->declBit(c+151,"ysyxSoCFull asic chipMaster hints_auto_out_e_bits_sink", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster widget_1_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster widget_1_reset", false,-1);
        tracep->declBit(c+19117,"ysyxSoCFull asic chipMaster widget_1_auto_in_a_ready", false,-1);
        tracep->declBit(c+19118,"ysyxSoCFull asic chipMaster widget_1_auto_in_a_valid", false,-1);
        tracep->declBus(c+185,"ysyxSoCFull asic chipMaster widget_1_auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+186,"ysyxSoCFull asic chipMaster widget_1_auto_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+187,"ysyxSoCFull asic chipMaster widget_1_auto_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+188,"ysyxSoCFull asic chipMaster widget_1_auto_in_a_bits_source", false,-1, 5,0);
        tracep->declBus(c+189,"ysyxSoCFull asic chipMaster widget_1_auto_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+190,"ysyxSoCFull asic chipMaster widget_1_auto_in_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+191,"ysyxSoCFull asic chipMaster widget_1_auto_in_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+192,"ysyxSoCFull asic chipMaster widget_1_auto_in_c_ready", false,-1);
        tracep->declBit(c+18117,"ysyxSoCFull asic chipMaster widget_1_auto_in_c_valid", false,-1);
        tracep->declBus(c+137,"ysyxSoCFull asic chipMaster widget_1_auto_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+138,"ysyxSoCFull asic chipMaster widget_1_auto_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+139,"ysyxSoCFull asic chipMaster widget_1_auto_in_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+193,"ysyxSoCFull asic chipMaster widget_1_auto_in_c_bits_source", false,-1, 5,0);
        tracep->declBus(c+141,"ysyxSoCFull asic chipMaster widget_1_auto_in_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+194,"ysyxSoCFull asic chipMaster widget_1_auto_in_d_ready", false,-1);
        tracep->declBit(c+195,"ysyxSoCFull asic chipMaster widget_1_auto_in_d_valid", false,-1);
        tracep->declBus(c+196,"ysyxSoCFull asic chipMaster widget_1_auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+197,"ysyxSoCFull asic chipMaster widget_1_auto_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+198,"ysyxSoCFull asic chipMaster widget_1_auto_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+199,"ysyxSoCFull asic chipMaster widget_1_auto_in_d_bits_source", false,-1, 5,0);
        tracep->declBit(c+200,"ysyxSoCFull asic chipMaster widget_1_auto_in_d_bits_denied", false,-1);
        tracep->declBus(c+201,"ysyxSoCFull asic chipMaster widget_1_auto_in_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+202,"ysyxSoCFull asic chipMaster widget_1_auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+150,"ysyxSoCFull asic chipMaster widget_1_auto_in_e_ready", false,-1);
        tracep->declBit(c+18115,"ysyxSoCFull asic chipMaster widget_1_auto_in_e_valid", false,-1);
        tracep->declBit(c+151,"ysyxSoCFull asic chipMaster widget_1_auto_in_e_bits_sink", false,-1);
        tracep->declBit(c+19153,"ysyxSoCFull asic chipMaster widget_1_auto_out_a_ready", false,-1);
        tracep->declBit(c+19154,"ysyxSoCFull asic chipMaster widget_1_auto_out_a_valid", false,-1);
        tracep->declBus(c+185,"ysyxSoCFull asic chipMaster widget_1_auto_out_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+186,"ysyxSoCFull asic chipMaster widget_1_auto_out_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+187,"ysyxSoCFull asic chipMaster widget_1_auto_out_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+188,"ysyxSoCFull asic chipMaster widget_1_auto_out_a_bits_source", false,-1, 5,0);
        tracep->declBus(c+189,"ysyxSoCFull asic chipMaster widget_1_auto_out_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+270,"ysyxSoCFull asic chipMaster widget_1_auto_out_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+261,"ysyxSoCFull asic chipMaster widget_1_auto_out_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+136,"ysyxSoCFull asic chipMaster widget_1_auto_out_c_ready", false,-1);
        tracep->declBit(c+18114,"ysyxSoCFull asic chipMaster widget_1_auto_out_c_valid", false,-1);
        tracep->declBus(c+137,"ysyxSoCFull asic chipMaster widget_1_auto_out_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+138,"ysyxSoCFull asic chipMaster widget_1_auto_out_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+139,"ysyxSoCFull asic chipMaster widget_1_auto_out_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+193,"ysyxSoCFull asic chipMaster widget_1_auto_out_c_bits_source", false,-1, 5,0);
        tracep->declBus(c+141,"ysyxSoCFull asic chipMaster widget_1_auto_out_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+263,"ysyxSoCFull asic chipMaster widget_1_auto_out_d_ready", false,-1);
        tracep->declBit(c+264,"ysyxSoCFull asic chipMaster widget_1_auto_out_d_valid", false,-1);
        tracep->declBus(c+271,"ysyxSoCFull asic chipMaster widget_1_auto_out_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+145,"ysyxSoCFull asic chipMaster widget_1_auto_out_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+146,"ysyxSoCFull asic chipMaster widget_1_auto_out_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+272,"ysyxSoCFull asic chipMaster widget_1_auto_out_d_bits_source", false,-1, 5,0);
        tracep->declBit(c+266,"ysyxSoCFull asic chipMaster widget_1_auto_out_d_bits_denied", false,-1);
        tracep->declQuad(c+267,"ysyxSoCFull asic chipMaster widget_1_auto_out_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+269,"ysyxSoCFull asic chipMaster widget_1_auto_out_d_bits_corrupt", false,-1);
        tracep->declBit(c+150,"ysyxSoCFull asic chipMaster widget_1_auto_out_e_ready", false,-1);
        tracep->declBit(c+18115,"ysyxSoCFull asic chipMaster widget_1_auto_out_e_valid", false,-1);
        tracep->declBit(c+151,"ysyxSoCFull asic chipMaster widget_1_auto_out_e_bits_sink", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster widget_2_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster widget_2_reset", false,-1);
        tracep->declBit(c+152,"ysyxSoCFull asic chipMaster widget_2_auto_in_a_ready", false,-1);
        tracep->declBit(c+19093,"ysyxSoCFull asic chipMaster widget_2_auto_in_a_valid", false,-1);
        tracep->declBus(c+19085,"ysyxSoCFull asic chipMaster widget_2_auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+19086,"ysyxSoCFull asic chipMaster widget_2_auto_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+19087,"ysyxSoCFull asic chipMaster widget_2_auto_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+19088,"ysyxSoCFull asic chipMaster widget_2_auto_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+19094,"ysyxSoCFull asic chipMaster widget_2_auto_in_a_bits_address", false,-1, 12,0);
        tracep->declBus(c+19090,"ysyxSoCFull asic chipMaster widget_2_auto_in_a_bits_mask", false,-1, 7,0);
        tracep->declBit(c+135,"ysyxSoCFull asic chipMaster widget_2_auto_in_a_bits_corrupt", false,-1);
        tracep->declBit(c+136,"ysyxSoCFull asic chipMaster widget_2_auto_in_c_ready", false,-1);
        tracep->declBit(c+18114,"ysyxSoCFull asic chipMaster widget_2_auto_in_c_valid", false,-1);
        tracep->declBus(c+137,"ysyxSoCFull asic chipMaster widget_2_auto_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+138,"ysyxSoCFull asic chipMaster widget_2_auto_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+139,"ysyxSoCFull asic chipMaster widget_2_auto_in_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+140,"ysyxSoCFull asic chipMaster widget_2_auto_in_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+153,"ysyxSoCFull asic chipMaster widget_2_auto_in_c_bits_address", false,-1, 12,0);
        tracep->declBit(c+154,"ysyxSoCFull asic chipMaster widget_2_auto_in_d_ready", false,-1);
        tracep->declBit(c+155,"ysyxSoCFull asic chipMaster widget_2_auto_in_d_valid", false,-1);
        tracep->declBus(c+156,"ysyxSoCFull asic chipMaster widget_2_auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+157,"ysyxSoCFull asic chipMaster widget_2_auto_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+158,"ysyxSoCFull asic chipMaster widget_2_auto_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+159,"ysyxSoCFull asic chipMaster widget_2_auto_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+160,"ysyxSoCFull asic chipMaster widget_2_auto_in_d_bits_denied", false,-1);
        tracep->declBit(c+161,"ysyxSoCFull asic chipMaster widget_2_auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+18116,"ysyxSoCFull asic chipMaster widget_2_auto_in_e_valid", false,-1);
        tracep->declBit(c+244,"ysyxSoCFull asic chipMaster widget_2_auto_out_a_ready", false,-1);
        tracep->declBit(c+19143,"ysyxSoCFull asic chipMaster widget_2_auto_out_a_valid", false,-1);
        tracep->declBus(c+19144,"ysyxSoCFull asic chipMaster widget_2_auto_out_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+16842,"ysyxSoCFull asic chipMaster widget_2_auto_out_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+19145,"ysyxSoCFull asic chipMaster widget_2_auto_out_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+19146,"ysyxSoCFull asic chipMaster widget_2_auto_out_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+19147,"ysyxSoCFull asic chipMaster widget_2_auto_out_a_bits_address", false,-1, 12,0);
        tracep->declBus(c+19148,"ysyxSoCFull asic chipMaster widget_2_auto_out_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+245,"ysyxSoCFull asic chipMaster widget_2_auto_out_a_bits_corrupt", false,-1);
        tracep->declBit(c+246,"ysyxSoCFull asic chipMaster widget_2_auto_out_c_ready", false,-1);
        tracep->declBit(c+18118,"ysyxSoCFull asic chipMaster widget_2_auto_out_c_valid", false,-1);
        tracep->declBus(c+247,"ysyxSoCFull asic chipMaster widget_2_auto_out_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+248,"ysyxSoCFull asic chipMaster widget_2_auto_out_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+249,"ysyxSoCFull asic chipMaster widget_2_auto_out_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+250,"ysyxSoCFull asic chipMaster widget_2_auto_out_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+251,"ysyxSoCFull asic chipMaster widget_2_auto_out_c_bits_address", false,-1, 12,0);
        tracep->declBit(c+252,"ysyxSoCFull asic chipMaster widget_2_auto_out_d_ready", false,-1);
        tracep->declBit(c+253,"ysyxSoCFull asic chipMaster widget_2_auto_out_d_valid", false,-1);
        tracep->declBus(c+156,"ysyxSoCFull asic chipMaster widget_2_auto_out_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+157,"ysyxSoCFull asic chipMaster widget_2_auto_out_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+158,"ysyxSoCFull asic chipMaster widget_2_auto_out_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+159,"ysyxSoCFull asic chipMaster widget_2_auto_out_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+160,"ysyxSoCFull asic chipMaster widget_2_auto_out_d_bits_denied", false,-1);
        tracep->declBit(c+254,"ysyxSoCFull asic chipMaster widget_2_auto_out_d_bits_corrupt", false,-1);
        tracep->declBit(c+18116,"ysyxSoCFull asic chipMaster widget_2_auto_out_e_valid", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster xbar clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster xbar reset", false,-1);
        tracep->declBit(c+19083,"ysyxSoCFull asic chipMaster xbar auto_in_a_ready", false,-1);
        tracep->declBit(c+19084,"ysyxSoCFull asic chipMaster xbar auto_in_a_valid", false,-1);
        tracep->declBus(c+19085,"ysyxSoCFull asic chipMaster xbar auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+19086,"ysyxSoCFull asic chipMaster xbar auto_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+19087,"ysyxSoCFull asic chipMaster xbar auto_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+19088,"ysyxSoCFull asic chipMaster xbar auto_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+19089,"ysyxSoCFull asic chipMaster xbar auto_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+19090,"ysyxSoCFull asic chipMaster xbar auto_in_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+19091,"ysyxSoCFull asic chipMaster xbar auto_in_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+135,"ysyxSoCFull asic chipMaster xbar auto_in_a_bits_corrupt", false,-1);
        tracep->declBit(c+136,"ysyxSoCFull asic chipMaster xbar auto_in_c_ready", false,-1);
        tracep->declBit(c+18114,"ysyxSoCFull asic chipMaster xbar auto_in_c_valid", false,-1);
        tracep->declBus(c+137,"ysyxSoCFull asic chipMaster xbar auto_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+138,"ysyxSoCFull asic chipMaster xbar auto_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+139,"ysyxSoCFull asic chipMaster xbar auto_in_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+140,"ysyxSoCFull asic chipMaster xbar auto_in_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+141,"ysyxSoCFull asic chipMaster xbar auto_in_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+142,"ysyxSoCFull asic chipMaster xbar auto_in_d_ready", false,-1);
        tracep->declBit(c+143,"ysyxSoCFull asic chipMaster xbar auto_in_d_valid", false,-1);
        tracep->declBus(c+144,"ysyxSoCFull asic chipMaster xbar auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+145,"ysyxSoCFull asic chipMaster xbar auto_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+146,"ysyxSoCFull asic chipMaster xbar auto_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+147,"ysyxSoCFull asic chipMaster xbar auto_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+148,"ysyxSoCFull asic chipMaster xbar auto_in_d_bits_denied", false,-1);
        tracep->declQuad(c+20819,"ysyxSoCFull asic chipMaster xbar auto_in_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+149,"ysyxSoCFull asic chipMaster xbar auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+150,"ysyxSoCFull asic chipMaster xbar auto_in_e_ready", false,-1);
        tracep->declBit(c+18115,"ysyxSoCFull asic chipMaster xbar auto_in_e_valid", false,-1);
        tracep->declBit(c+151,"ysyxSoCFull asic chipMaster xbar auto_in_e_bits_sink", false,-1);
        tracep->declBit(c+152,"ysyxSoCFull asic chipMaster xbar auto_out_1_a_ready", false,-1);
        tracep->declBit(c+19093,"ysyxSoCFull asic chipMaster xbar auto_out_1_a_valid", false,-1);
        tracep->declBus(c+19085,"ysyxSoCFull asic chipMaster xbar auto_out_1_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+19086,"ysyxSoCFull asic chipMaster xbar auto_out_1_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+19087,"ysyxSoCFull asic chipMaster xbar auto_out_1_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+19088,"ysyxSoCFull asic chipMaster xbar auto_out_1_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+19094,"ysyxSoCFull asic chipMaster xbar auto_out_1_a_bits_address", false,-1, 12,0);
        tracep->declBus(c+19090,"ysyxSoCFull asic chipMaster xbar auto_out_1_a_bits_mask", false,-1, 7,0);
        tracep->declBit(c+135,"ysyxSoCFull asic chipMaster xbar auto_out_1_a_bits_corrupt", false,-1);
        tracep->declBit(c+136,"ysyxSoCFull asic chipMaster xbar auto_out_1_c_ready", false,-1);
        tracep->declBit(c+18114,"ysyxSoCFull asic chipMaster xbar auto_out_1_c_valid", false,-1);
        tracep->declBus(c+137,"ysyxSoCFull asic chipMaster xbar auto_out_1_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+138,"ysyxSoCFull asic chipMaster xbar auto_out_1_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+139,"ysyxSoCFull asic chipMaster xbar auto_out_1_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+140,"ysyxSoCFull asic chipMaster xbar auto_out_1_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+153,"ysyxSoCFull asic chipMaster xbar auto_out_1_c_bits_address", false,-1, 12,0);
        tracep->declBit(c+154,"ysyxSoCFull asic chipMaster xbar auto_out_1_d_ready", false,-1);
        tracep->declBit(c+155,"ysyxSoCFull asic chipMaster xbar auto_out_1_d_valid", false,-1);
        tracep->declBus(c+156,"ysyxSoCFull asic chipMaster xbar auto_out_1_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+157,"ysyxSoCFull asic chipMaster xbar auto_out_1_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+158,"ysyxSoCFull asic chipMaster xbar auto_out_1_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+159,"ysyxSoCFull asic chipMaster xbar auto_out_1_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+160,"ysyxSoCFull asic chipMaster xbar auto_out_1_d_bits_denied", false,-1);
        tracep->declBit(c+161,"ysyxSoCFull asic chipMaster xbar auto_out_1_d_bits_corrupt", false,-1);
        tracep->declBit(c+18116,"ysyxSoCFull asic chipMaster xbar auto_out_1_e_valid", false,-1);
        tracep->declBit(c+19095,"ysyxSoCFull asic chipMaster xbar auto_out_0_a_ready", false,-1);
        tracep->declBit(c+19096,"ysyxSoCFull asic chipMaster xbar auto_out_0_a_valid", false,-1);
        tracep->declBus(c+19085,"ysyxSoCFull asic chipMaster xbar auto_out_0_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+19086,"ysyxSoCFull asic chipMaster xbar auto_out_0_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+19087,"ysyxSoCFull asic chipMaster xbar auto_out_0_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+19088,"ysyxSoCFull asic chipMaster xbar auto_out_0_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+19089,"ysyxSoCFull asic chipMaster xbar auto_out_0_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+19090,"ysyxSoCFull asic chipMaster xbar auto_out_0_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+19091,"ysyxSoCFull asic chipMaster xbar auto_out_0_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+135,"ysyxSoCFull asic chipMaster xbar auto_out_0_a_bits_corrupt", false,-1);
        tracep->declBit(c+162,"ysyxSoCFull asic chipMaster xbar auto_out_0_d_ready", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster xbar auto_out_0_d_valid", false,-1);
        tracep->declBus(c+163,"ysyxSoCFull asic chipMaster xbar auto_out_0_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+164,"ysyxSoCFull asic chipMaster xbar auto_out_0_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+165,"ysyxSoCFull asic chipMaster xbar auto_out_0_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+166,"ysyxSoCFull asic chipMaster xbar auto_out_0_d_bits_denied", false,-1);
        tracep->declQuad(c+20819,"ysyxSoCFull asic chipMaster xbar auto_out_0_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+167,"ysyxSoCFull asic chipMaster xbar auto_out_0_d_bits_corrupt", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster xbar monitor_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster xbar monitor_reset", false,-1);
        tracep->declBit(c+19155,"ysyxSoCFull asic chipMaster xbar monitor_io_in_a_ready", false,-1);
        tracep->declBit(c+19084,"ysyxSoCFull asic chipMaster xbar monitor_io_in_a_valid", false,-1);
        tracep->declBus(c+19085,"ysyxSoCFull asic chipMaster xbar monitor_io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+19086,"ysyxSoCFull asic chipMaster xbar monitor_io_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+19087,"ysyxSoCFull asic chipMaster xbar monitor_io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+19088,"ysyxSoCFull asic chipMaster xbar monitor_io_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+19089,"ysyxSoCFull asic chipMaster xbar monitor_io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+19090,"ysyxSoCFull asic chipMaster xbar monitor_io_in_a_bits_mask", false,-1, 7,0);
        tracep->declBit(c+135,"ysyxSoCFull asic chipMaster xbar monitor_io_in_a_bits_corrupt", false,-1);
        tracep->declBit(c+136,"ysyxSoCFull asic chipMaster xbar monitor_io_in_c_ready", false,-1);
        tracep->declBit(c+18114,"ysyxSoCFull asic chipMaster xbar monitor_io_in_c_valid", false,-1);
        tracep->declBus(c+137,"ysyxSoCFull asic chipMaster xbar monitor_io_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+138,"ysyxSoCFull asic chipMaster xbar monitor_io_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+139,"ysyxSoCFull asic chipMaster xbar monitor_io_in_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+140,"ysyxSoCFull asic chipMaster xbar monitor_io_in_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+141,"ysyxSoCFull asic chipMaster xbar monitor_io_in_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+142,"ysyxSoCFull asic chipMaster xbar monitor_io_in_d_ready", false,-1);
        tracep->declBit(c+273,"ysyxSoCFull asic chipMaster xbar monitor_io_in_d_valid", false,-1);
        tracep->declBus(c+274,"ysyxSoCFull asic chipMaster xbar monitor_io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+275,"ysyxSoCFull asic chipMaster xbar monitor_io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+276,"ysyxSoCFull asic chipMaster xbar monitor_io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+277,"ysyxSoCFull asic chipMaster xbar monitor_io_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+278,"ysyxSoCFull asic chipMaster xbar monitor_io_in_d_bits_denied", false,-1);
        tracep->declBit(c+279,"ysyxSoCFull asic chipMaster xbar monitor_io_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+150,"ysyxSoCFull asic chipMaster xbar monitor_io_in_e_ready", false,-1);
        tracep->declBit(c+18115,"ysyxSoCFull asic chipMaster xbar monitor_io_in_e_valid", false,-1);
        tracep->declBit(c+151,"ysyxSoCFull asic chipMaster xbar monitor_io_in_e_bits_sink", false,-1);
        tracep->declBus(c+280,"ysyxSoCFull asic chipMaster xbar beatsLeft", false,-1, 2,0);
        tracep->declBit(c+281,"ysyxSoCFull asic chipMaster xbar idle", false,-1);
        tracep->declBus(c+282,"ysyxSoCFull asic chipMaster xbar readys_filter_lo", false,-1, 1,0);
        tracep->declBus(c+283,"ysyxSoCFull asic chipMaster xbar readys_mask", false,-1, 1,0);
        tracep->declBus(c+284,"ysyxSoCFull asic chipMaster xbar readys_filter_hi", false,-1, 1,0);
        tracep->declBus(c+285,"ysyxSoCFull asic chipMaster xbar readys_filter", false,-1, 3,0);
        tracep->declBus(c+286,"ysyxSoCFull asic chipMaster xbar readys_unready", false,-1, 3,0);
        tracep->declBus(c+287,"ysyxSoCFull asic chipMaster xbar readys_readys", false,-1, 1,0);
        tracep->declBit(c+288,"ysyxSoCFull asic chipMaster xbar readys_0", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster xbar earlyWinner_0", false,-1);
        tracep->declBit(c+289,"ysyxSoCFull asic chipMaster xbar state_0", false,-1);
        tracep->declBit(c+290,"ysyxSoCFull asic chipMaster xbar muxStateEarly_0", false,-1);
        tracep->declBit(c+291,"ysyxSoCFull asic chipMaster xbar readys_1", false,-1);
        tracep->declBit(c+292,"ysyxSoCFull asic chipMaster xbar earlyWinner_1", false,-1);
        tracep->declBit(c+293,"ysyxSoCFull asic chipMaster xbar state_1", false,-1);
        tracep->declBit(c+294,"ysyxSoCFull asic chipMaster xbar muxStateEarly_1", false,-1);
        tracep->declBit(c+19156,"ysyxSoCFull asic chipMaster xbar requestAIO_0_0", false,-1);
        tracep->declBit(c+19157,"ysyxSoCFull asic chipMaster xbar requestAIO_0_1", false,-1);
        tracep->declBit(c+150,"ysyxSoCFull asic chipMaster xbar requestEIO_0_1", false,-1);
        tracep->declBus(c+295,"ysyxSoCFull asic chipMaster xbar beatsDO_decode", false,-1, 2,0);
        tracep->declBit(c+296,"ysyxSoCFull asic chipMaster xbar beatsDO_opdata", false,-1);
        tracep->declBus(c+297,"ysyxSoCFull asic chipMaster xbar beatsDO_0", false,-1, 2,0);
        tracep->declBus(c+298,"ysyxSoCFull asic chipMaster xbar beatsDO_decode_1", false,-1, 2,0);
        tracep->declBit(c+299,"ysyxSoCFull asic chipMaster xbar beatsDO_opdata_1", false,-1);
        tracep->declBus(c+300,"ysyxSoCFull asic chipMaster xbar beatsDO_1", false,-1, 2,0);
        tracep->declBit(c+301,"ysyxSoCFull asic chipMaster xbar latch", false,-1);
        tracep->declBus(c+20821,"ysyxSoCFull asic chipMaster xbar maskedBeats_0", false,-1, 2,0);
        tracep->declBus(c+302,"ysyxSoCFull asic chipMaster xbar maskedBeats_1", false,-1, 2,0);
        tracep->declBus(c+302,"ysyxSoCFull asic chipMaster xbar initBeats", false,-1, 2,0);
        tracep->declBit(c+303,"ysyxSoCFull asic chipMaster xbar sink_ACancel_5_earlyValid", false,-1);
        tracep->declBit(c+304,"ysyxSoCFull asic chipMaster xbar allowed_0", false,-1);
        tracep->declBit(c+305,"ysyxSoCFull asic chipMaster xbar allowed_1", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster xbar monitor clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster xbar monitor reset", false,-1);
        tracep->declBit(c+19155,"ysyxSoCFull asic chipMaster xbar monitor io_in_a_ready", false,-1);
        tracep->declBit(c+19084,"ysyxSoCFull asic chipMaster xbar monitor io_in_a_valid", false,-1);
        tracep->declBus(c+19085,"ysyxSoCFull asic chipMaster xbar monitor io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+19086,"ysyxSoCFull asic chipMaster xbar monitor io_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+19087,"ysyxSoCFull asic chipMaster xbar monitor io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+19088,"ysyxSoCFull asic chipMaster xbar monitor io_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+19089,"ysyxSoCFull asic chipMaster xbar monitor io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+19090,"ysyxSoCFull asic chipMaster xbar monitor io_in_a_bits_mask", false,-1, 7,0);
        tracep->declBit(c+135,"ysyxSoCFull asic chipMaster xbar monitor io_in_a_bits_corrupt", false,-1);
        tracep->declBit(c+136,"ysyxSoCFull asic chipMaster xbar monitor io_in_c_ready", false,-1);
        tracep->declBit(c+18114,"ysyxSoCFull asic chipMaster xbar monitor io_in_c_valid", false,-1);
        tracep->declBus(c+137,"ysyxSoCFull asic chipMaster xbar monitor io_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+138,"ysyxSoCFull asic chipMaster xbar monitor io_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+139,"ysyxSoCFull asic chipMaster xbar monitor io_in_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+140,"ysyxSoCFull asic chipMaster xbar monitor io_in_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+141,"ysyxSoCFull asic chipMaster xbar monitor io_in_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+142,"ysyxSoCFull asic chipMaster xbar monitor io_in_d_ready", false,-1);
        tracep->declBit(c+273,"ysyxSoCFull asic chipMaster xbar monitor io_in_d_valid", false,-1);
        tracep->declBus(c+274,"ysyxSoCFull asic chipMaster xbar monitor io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+275,"ysyxSoCFull asic chipMaster xbar monitor io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+276,"ysyxSoCFull asic chipMaster xbar monitor io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+277,"ysyxSoCFull asic chipMaster xbar monitor io_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+278,"ysyxSoCFull asic chipMaster xbar monitor io_in_d_bits_denied", false,-1);
        tracep->declBit(c+279,"ysyxSoCFull asic chipMaster xbar monitor io_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+150,"ysyxSoCFull asic chipMaster xbar monitor io_in_e_ready", false,-1);
        tracep->declBit(c+18115,"ysyxSoCFull asic chipMaster xbar monitor io_in_e_valid", false,-1);
        tracep->declBit(c+151,"ysyxSoCFull asic chipMaster xbar monitor io_in_e_bits_sink", false,-1);
        tracep->declBus(c+2,"ysyxSoCFull asic chipMaster xbar monitor plusarg_reader_out", false,-1, 31,0);
        tracep->declBus(c+3,"ysyxSoCFull asic chipMaster xbar monitor plusarg_reader_1_out", false,-1, 31,0);
        tracep->declBit(c+19158,"ysyxSoCFull asic chipMaster xbar monitor source_ok", false,-1);
        tracep->declBus(c+19159,"ysyxSoCFull asic chipMaster xbar monitor is_aligned_mask", false,-1, 5,0);
        tracep->declBit(c+19160,"ysyxSoCFull asic chipMaster xbar monitor is_aligned", false,-1);
        tracep->declBus(c+19161,"ysyxSoCFull asic chipMaster xbar monitor mask_sizeOH_shiftAmount", false,-1, 1,0);
        tracep->declBus(c+19162,"ysyxSoCFull asic chipMaster xbar monitor mask_sizeOH", false,-1, 2,0);
        tracep->declBit(c+19163,"ysyxSoCFull asic chipMaster xbar monitor mask_size", false,-1);
        tracep->declBit(c+19164,"ysyxSoCFull asic chipMaster xbar monitor mask_bit", false,-1);
        tracep->declBit(c+19165,"ysyxSoCFull asic chipMaster xbar monitor mask_nbit", false,-1);
        tracep->declBit(c+19166,"ysyxSoCFull asic chipMaster xbar monitor mask_acc", false,-1);
        tracep->declBit(c+19167,"ysyxSoCFull asic chipMaster xbar monitor mask_acc_1", false,-1);
        tracep->declBit(c+19168,"ysyxSoCFull asic chipMaster xbar monitor mask_size_1", false,-1);
        tracep->declBit(c+19169,"ysyxSoCFull asic chipMaster xbar monitor mask_bit_1", false,-1);
        tracep->declBit(c+19170,"ysyxSoCFull asic chipMaster xbar monitor mask_nbit_1", false,-1);
        tracep->declBit(c+19171,"ysyxSoCFull asic chipMaster xbar monitor mask_eq_2", false,-1);
        tracep->declBit(c+19172,"ysyxSoCFull asic chipMaster xbar monitor mask_acc_2", false,-1);
        tracep->declBit(c+19173,"ysyxSoCFull asic chipMaster xbar monitor mask_eq_3", false,-1);
        tracep->declBit(c+19174,"ysyxSoCFull asic chipMaster xbar monitor mask_acc_3", false,-1);
        tracep->declBit(c+19175,"ysyxSoCFull asic chipMaster xbar monitor mask_eq_4", false,-1);
        tracep->declBit(c+19176,"ysyxSoCFull asic chipMaster xbar monitor mask_acc_4", false,-1);
        tracep->declBit(c+19177,"ysyxSoCFull asic chipMaster xbar monitor mask_eq_5", false,-1);
        tracep->declBit(c+19178,"ysyxSoCFull asic chipMaster xbar monitor mask_acc_5", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster xbar monitor mask_size_2", false,-1);
        tracep->declBit(c+19179,"ysyxSoCFull asic chipMaster xbar monitor mask_bit_2", false,-1);
        tracep->declBit(c+19180,"ysyxSoCFull asic chipMaster xbar monitor mask_nbit_2", false,-1);
        tracep->declBit(c+19181,"ysyxSoCFull asic chipMaster xbar monitor mask_eq_6", false,-1);
        tracep->declBit(c+19182,"ysyxSoCFull asic chipMaster xbar monitor mask_lo_lo_lo", false,-1);
        tracep->declBit(c+19183,"ysyxSoCFull asic chipMaster xbar monitor mask_eq_7", false,-1);
        tracep->declBit(c+19184,"ysyxSoCFull asic chipMaster xbar monitor mask_lo_lo_hi", false,-1);
        tracep->declBit(c+19185,"ysyxSoCFull asic chipMaster xbar monitor mask_eq_8", false,-1);
        tracep->declBit(c+19186,"ysyxSoCFull asic chipMaster xbar monitor mask_lo_hi_lo", false,-1);
        tracep->declBit(c+19187,"ysyxSoCFull asic chipMaster xbar monitor mask_eq_9", false,-1);
        tracep->declBit(c+19188,"ysyxSoCFull asic chipMaster xbar monitor mask_lo_hi_hi", false,-1);
        tracep->declBit(c+19189,"ysyxSoCFull asic chipMaster xbar monitor mask_eq_10", false,-1);
        tracep->declBit(c+19190,"ysyxSoCFull asic chipMaster xbar monitor mask_hi_lo_lo", false,-1);
        tracep->declBit(c+19191,"ysyxSoCFull asic chipMaster xbar monitor mask_eq_11", false,-1);
        tracep->declBit(c+19192,"ysyxSoCFull asic chipMaster xbar monitor mask_hi_lo_hi", false,-1);
        tracep->declBit(c+19193,"ysyxSoCFull asic chipMaster xbar monitor mask_eq_12", false,-1);
        tracep->declBit(c+19194,"ysyxSoCFull asic chipMaster xbar monitor mask_hi_hi_lo", false,-1);
        tracep->declBit(c+19195,"ysyxSoCFull asic chipMaster xbar monitor mask_eq_13", false,-1);
        tracep->declBit(c+19196,"ysyxSoCFull asic chipMaster xbar monitor mask_hi_hi_hi", false,-1);
        tracep->declBus(c+19197,"ysyxSoCFull asic chipMaster xbar monitor mask", false,-1, 7,0);
        tracep->declBit(c+306,"ysyxSoCFull asic chipMaster xbar monitor source_ok_1", false,-1);
        tracep->declBit(c+307,"ysyxSoCFull asic chipMaster xbar monitor source_ok_2", false,-1);
        tracep->declBus(c+308,"ysyxSoCFull asic chipMaster xbar monitor is_aligned_mask_2", false,-1, 5,0);
        tracep->declBit(c+309,"ysyxSoCFull asic chipMaster xbar monitor is_aligned_2", false,-1);
        tracep->declBit(c+310,"ysyxSoCFull asic chipMaster xbar monitor address_ok_1", false,-1);
        tracep->declBit(c+311,"ysyxSoCFull asic chipMaster xbar monitor sink_ok_1", false,-1);
        tracep->declBus(c+19198,"ysyxSoCFull asic chipMaster xbar monitor a_first_beats1_decode", false,-1, 2,0);
        tracep->declBit(c+19199,"ysyxSoCFull asic chipMaster xbar monitor a_first_beats1_opdata", false,-1);
        tracep->declBus(c+312,"ysyxSoCFull asic chipMaster xbar monitor a_first_counter", false,-1, 2,0);
        tracep->declBus(c+313,"ysyxSoCFull asic chipMaster xbar monitor a_first_counter1", false,-1, 2,0);
        tracep->declBit(c+314,"ysyxSoCFull asic chipMaster xbar monitor a_first", false,-1);
        tracep->declBus(c+315,"ysyxSoCFull asic chipMaster xbar monitor opcode", false,-1, 2,0);
        tracep->declBus(c+316,"ysyxSoCFull asic chipMaster xbar monitor param", false,-1, 2,0);
        tracep->declBus(c+317,"ysyxSoCFull asic chipMaster xbar monitor size", false,-1, 2,0);
        tracep->declBus(c+318,"ysyxSoCFull asic chipMaster xbar monitor source", false,-1, 6,0);
        tracep->declBus(c+319,"ysyxSoCFull asic chipMaster xbar monitor address", false,-1, 31,0);
        tracep->declBus(c+320,"ysyxSoCFull asic chipMaster xbar monitor d_first_beats1_decode", false,-1, 2,0);
        tracep->declBit(c+321,"ysyxSoCFull asic chipMaster xbar monitor d_first_beats1_opdata", false,-1);
        tracep->declBus(c+322,"ysyxSoCFull asic chipMaster xbar monitor d_first_counter", false,-1, 2,0);
        tracep->declBus(c+323,"ysyxSoCFull asic chipMaster xbar monitor d_first_counter1", false,-1, 2,0);
        tracep->declBit(c+324,"ysyxSoCFull asic chipMaster xbar monitor d_first", false,-1);
        tracep->declBus(c+325,"ysyxSoCFull asic chipMaster xbar monitor opcode_1", false,-1, 2,0);
        tracep->declBus(c+326,"ysyxSoCFull asic chipMaster xbar monitor param_1", false,-1, 1,0);
        tracep->declBus(c+327,"ysyxSoCFull asic chipMaster xbar monitor size_1", false,-1, 2,0);
        tracep->declBus(c+328,"ysyxSoCFull asic chipMaster xbar monitor source_1", false,-1, 6,0);
        tracep->declBit(c+329,"ysyxSoCFull asic chipMaster xbar monitor denied", false,-1);
        tracep->declBus(c+330,"ysyxSoCFull asic chipMaster xbar monitor c_first_beats1_decode", false,-1, 2,0);
        tracep->declBit(c+331,"ysyxSoCFull asic chipMaster xbar monitor c_first_beats1_opdata", false,-1);
        tracep->declBus(c+332,"ysyxSoCFull asic chipMaster xbar monitor c_first_counter", false,-1, 2,0);
        tracep->declBus(c+333,"ysyxSoCFull asic chipMaster xbar monitor c_first_counter1", false,-1, 2,0);
        tracep->declBit(c+334,"ysyxSoCFull asic chipMaster xbar monitor c_first", false,-1);
        tracep->declBus(c+335,"ysyxSoCFull asic chipMaster xbar monitor opcode_3", false,-1, 2,0);
        tracep->declBus(c+336,"ysyxSoCFull asic chipMaster xbar monitor param_3", false,-1, 2,0);
        tracep->declBus(c+337,"ysyxSoCFull asic chipMaster xbar monitor size_3", false,-1, 2,0);
        tracep->declBus(c+338,"ysyxSoCFull asic chipMaster xbar monitor source_3", false,-1, 6,0);
        tracep->declBus(c+339,"ysyxSoCFull asic chipMaster xbar monitor address_2", false,-1, 31,0);
        tracep->declArray(c+340,"ysyxSoCFull asic chipMaster xbar monitor inflight", false,-1, 127,0);
        tracep->declArray(c+344,"ysyxSoCFull asic chipMaster xbar monitor inflight_opcodes", false,-1, 511,0);
        tracep->declArray(c+360,"ysyxSoCFull asic chipMaster xbar monitor inflight_sizes", false,-1, 511,0);
        tracep->declBus(c+376,"ysyxSoCFull asic chipMaster xbar monitor a_first_counter_1", false,-1, 2,0);
        tracep->declBus(c+377,"ysyxSoCFull asic chipMaster xbar monitor a_first_counter1_1", false,-1, 2,0);
        tracep->declBit(c+378,"ysyxSoCFull asic chipMaster xbar monitor a_first_1", false,-1);
        tracep->declBus(c+379,"ysyxSoCFull asic chipMaster xbar monitor d_first_counter_1", false,-1, 2,0);
        tracep->declBus(c+380,"ysyxSoCFull asic chipMaster xbar monitor d_first_counter1_1", false,-1, 2,0);
        tracep->declBit(c+381,"ysyxSoCFull asic chipMaster xbar monitor d_first_1", false,-1);
        tracep->declArray(c+19200,"ysyxSoCFull asic chipMaster xbar monitor a_set_wo_ready", false,-1, 127,0);
        tracep->declBus(c+16843,"ysyxSoCFull asic chipMaster xbar monitor a_opcodes_set_interm", false,-1, 3,0);
        tracep->declBus(c+16844,"ysyxSoCFull asic chipMaster xbar monitor a_sizes_set_interm", false,-1, 3,0);
        tracep->declArray(c+16845,"ysyxSoCFull asic chipMaster xbar monitor a_set", false,-1, 127,0);
        tracep->declArray(c+382,"ysyxSoCFull asic chipMaster xbar monitor d_clr_wo_ready", false,-1, 127,0);
        tracep->declArray(c+386,"ysyxSoCFull asic chipMaster xbar monitor d_clr", false,-1, 127,0);
        tracep->declBit(c+16849,"ysyxSoCFull asic chipMaster xbar monitor same_cycle_resp", false,-1);
        tracep->declBus(c+390,"ysyxSoCFull asic chipMaster xbar monitor a_opcode_lookup", false,-1, 3,0);
        tracep->declBus(c+391,"ysyxSoCFull asic chipMaster xbar monitor a_size_lookup", false,-1, 3,0);
        tracep->declArray(c+16850,"ysyxSoCFull asic chipMaster xbar monitor a_opcodes_set", false,-1, 511,0);
        tracep->declArray(c+392,"ysyxSoCFull asic chipMaster xbar monitor d_opcodes_clr", false,-1, 511,0);
        tracep->declArray(c+16866,"ysyxSoCFull asic chipMaster xbar monitor a_sizes_set", false,-1, 511,0);
        tracep->declBus(c+408,"ysyxSoCFull asic chipMaster xbar monitor watchdog", false,-1, 31,0);
        tracep->declArray(c+409,"ysyxSoCFull asic chipMaster xbar monitor inflight_1", false,-1, 127,0);
        tracep->declArray(c+413,"ysyxSoCFull asic chipMaster xbar monitor inflight_sizes_1", false,-1, 511,0);
        tracep->declBus(c+429,"ysyxSoCFull asic chipMaster xbar monitor c_first_counter_1", false,-1, 2,0);
        tracep->declBus(c+430,"ysyxSoCFull asic chipMaster xbar monitor c_first_counter1_1", false,-1, 2,0);
        tracep->declBit(c+431,"ysyxSoCFull asic chipMaster xbar monitor c_first_1", false,-1);
        tracep->declBus(c+432,"ysyxSoCFull asic chipMaster xbar monitor d_first_counter_2", false,-1, 2,0);
        tracep->declBus(c+433,"ysyxSoCFull asic chipMaster xbar monitor d_first_counter1_2", false,-1, 2,0);
        tracep->declBit(c+434,"ysyxSoCFull asic chipMaster xbar monitor d_first_2", false,-1);
        tracep->declArray(c+16319,"ysyxSoCFull asic chipMaster xbar monitor c_set_wo_ready", false,-1, 127,0);
        tracep->declBus(c+16323,"ysyxSoCFull asic chipMaster xbar monitor c_sizes_set_interm", false,-1, 3,0);
        tracep->declArray(c+16324,"ysyxSoCFull asic chipMaster xbar monitor c_set", false,-1, 127,0);
        tracep->declArray(c+435,"ysyxSoCFull asic chipMaster xbar monitor d_clr_wo_ready_1", false,-1, 127,0);
        tracep->declArray(c+439,"ysyxSoCFull asic chipMaster xbar monitor d_clr_1", false,-1, 127,0);
        tracep->declBit(c+16328,"ysyxSoCFull asic chipMaster xbar monitor same_cycle_resp_1", false,-1);
        tracep->declBus(c+443,"ysyxSoCFull asic chipMaster xbar monitor c_size_lookup", false,-1, 3,0);
        tracep->declArray(c+444,"ysyxSoCFull asic chipMaster xbar monitor d_opcodes_clr_1", false,-1, 511,0);
        tracep->declArray(c+16329,"ysyxSoCFull asic chipMaster xbar monitor c_sizes_set", false,-1, 511,0);
        tracep->declBus(c+460,"ysyxSoCFull asic chipMaster xbar monitor watchdog_1", false,-1, 31,0);
        tracep->declBit(c+461,"ysyxSoCFull asic chipMaster xbar monitor inflight_2", false,-1);
        tracep->declBus(c+462,"ysyxSoCFull asic chipMaster xbar monitor d_first_counter_3", false,-1, 2,0);
        tracep->declBus(c+463,"ysyxSoCFull asic chipMaster xbar monitor d_first_counter1_3", false,-1, 2,0);
        tracep->declBit(c+464,"ysyxSoCFull asic chipMaster xbar monitor d_first_3", false,-1);
        tracep->declBit(c+465,"ysyxSoCFull asic chipMaster xbar monitor d_set", false,-1);
        tracep->declBit(c+16345,"ysyxSoCFull asic chipMaster xbar monitor e_clr", false,-1);
        tracep->declArray(c+20822,"ysyxSoCFull asic chipMaster xbar monitor plusarg_reader FORMAT", false,-1, 151,0);
        tracep->declBus(c+20827,"ysyxSoCFull asic chipMaster xbar monitor plusarg_reader WIDTH", false,-1, 31,0);
        tracep->declBus(c+20828,"ysyxSoCFull asic chipMaster xbar monitor plusarg_reader DEFAULT", false,-1, 31,0);
        tracep->declBus(c+2,"ysyxSoCFull asic chipMaster xbar monitor plusarg_reader out", false,-1, 31,0);
        tracep->declBus(c+2,"ysyxSoCFull asic chipMaster xbar monitor plusarg_reader myplus", false,-1, 31,0);
        tracep->declArray(c+20822,"ysyxSoCFull asic chipMaster xbar monitor plusarg_reader_1 FORMAT", false,-1, 151,0);
        tracep->declBus(c+20827,"ysyxSoCFull asic chipMaster xbar monitor plusarg_reader_1 WIDTH", false,-1, 31,0);
        tracep->declBus(c+20828,"ysyxSoCFull asic chipMaster xbar monitor plusarg_reader_1 DEFAULT", false,-1, 31,0);
        tracep->declBus(c+3,"ysyxSoCFull asic chipMaster xbar monitor plusarg_reader_1 out", false,-1, 31,0);
        tracep->declBus(c+3,"ysyxSoCFull asic chipMaster xbar monitor plusarg_reader_1 myplus", false,-1, 31,0);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster chiplink reset", false,-1);
        tracep->declBit(c+19117,"ysyxSoCFull asic chipMaster chiplink auto_mbypass_out_a_ready", false,-1);
        tracep->declBit(c+19118,"ysyxSoCFull asic chipMaster chiplink auto_mbypass_out_a_valid", false,-1);
        tracep->declBus(c+185,"ysyxSoCFull asic chipMaster chiplink auto_mbypass_out_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+186,"ysyxSoCFull asic chipMaster chiplink auto_mbypass_out_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+187,"ysyxSoCFull asic chipMaster chiplink auto_mbypass_out_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+188,"ysyxSoCFull asic chipMaster chiplink auto_mbypass_out_a_bits_source", false,-1, 5,0);
        tracep->declBus(c+189,"ysyxSoCFull asic chipMaster chiplink auto_mbypass_out_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+190,"ysyxSoCFull asic chipMaster chiplink auto_mbypass_out_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+191,"ysyxSoCFull asic chipMaster chiplink auto_mbypass_out_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+192,"ysyxSoCFull asic chipMaster chiplink auto_mbypass_out_c_ready", false,-1);
        tracep->declBit(c+18117,"ysyxSoCFull asic chipMaster chiplink auto_mbypass_out_c_valid", false,-1);
        tracep->declBus(c+137,"ysyxSoCFull asic chipMaster chiplink auto_mbypass_out_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+138,"ysyxSoCFull asic chipMaster chiplink auto_mbypass_out_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+139,"ysyxSoCFull asic chipMaster chiplink auto_mbypass_out_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+193,"ysyxSoCFull asic chipMaster chiplink auto_mbypass_out_c_bits_source", false,-1, 5,0);
        tracep->declBus(c+141,"ysyxSoCFull asic chipMaster chiplink auto_mbypass_out_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+194,"ysyxSoCFull asic chipMaster chiplink auto_mbypass_out_d_ready", false,-1);
        tracep->declBit(c+195,"ysyxSoCFull asic chipMaster chiplink auto_mbypass_out_d_valid", false,-1);
        tracep->declBus(c+196,"ysyxSoCFull asic chipMaster chiplink auto_mbypass_out_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+197,"ysyxSoCFull asic chipMaster chiplink auto_mbypass_out_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+198,"ysyxSoCFull asic chipMaster chiplink auto_mbypass_out_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+199,"ysyxSoCFull asic chipMaster chiplink auto_mbypass_out_d_bits_source", false,-1, 5,0);
        tracep->declBit(c+200,"ysyxSoCFull asic chipMaster chiplink auto_mbypass_out_d_bits_denied", false,-1);
        tracep->declBus(c+201,"ysyxSoCFull asic chipMaster chiplink auto_mbypass_out_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+202,"ysyxSoCFull asic chipMaster chiplink auto_mbypass_out_d_bits_corrupt", false,-1);
        tracep->declBit(c+150,"ysyxSoCFull asic chipMaster chiplink auto_mbypass_out_e_ready", false,-1);
        tracep->declBit(c+18115,"ysyxSoCFull asic chipMaster chiplink auto_mbypass_out_e_valid", false,-1);
        tracep->declBit(c+151,"ysyxSoCFull asic chipMaster chiplink auto_mbypass_out_e_bits_sink", false,-1);
        tracep->declBit(c+19109,"ysyxSoCFull asic chipMaster chiplink auto_sbypass_node_in_in_a_ready", false,-1);
        tracep->declBit(c+184,"ysyxSoCFull asic chipMaster chiplink auto_sbypass_node_in_in_a_valid", false,-1);
        tracep->declBus(c+169,"ysyxSoCFull asic chipMaster chiplink auto_sbypass_node_in_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+170,"ysyxSoCFull asic chipMaster chiplink auto_sbypass_node_in_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+171,"ysyxSoCFull asic chipMaster chiplink auto_sbypass_node_in_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+172,"ysyxSoCFull asic chipMaster chiplink auto_sbypass_node_in_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+173,"ysyxSoCFull asic chipMaster chiplink auto_sbypass_node_in_in_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+174,"ysyxSoCFull asic chipMaster chiplink auto_sbypass_node_in_in_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+19110,"ysyxSoCFull asic chipMaster chiplink auto_sbypass_node_in_in_d_ready", false,-1);
        tracep->declBit(c+19111,"ysyxSoCFull asic chipMaster chiplink auto_sbypass_node_in_in_d_valid", false,-1);
        tracep->declBus(c+19112,"ysyxSoCFull asic chipMaster chiplink auto_sbypass_node_in_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+19113,"ysyxSoCFull asic chipMaster chiplink auto_sbypass_node_in_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+19114,"ysyxSoCFull asic chipMaster chiplink auto_sbypass_node_in_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+16824,"ysyxSoCFull asic chipMaster chiplink auto_sbypass_node_in_in_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+16825,"ysyxSoCFull asic chipMaster chiplink auto_sbypass_node_in_in_d_bits_sink", false,-1, 4,0);
        tracep->declBit(c+19115,"ysyxSoCFull asic chipMaster chiplink auto_sbypass_node_in_in_d_bits_denied", false,-1);
        tracep->declBus(c+16826,"ysyxSoCFull asic chipMaster chiplink auto_sbypass_node_in_in_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+19116,"ysyxSoCFull asic chipMaster chiplink auto_sbypass_node_in_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink auto_io_out_c2b_clk", false,-1);
        tracep->declBit(c+20786,"ysyxSoCFull asic chipMaster chiplink auto_io_out_c2b_rst", false,-1);
        tracep->declBit(c+73,"ysyxSoCFull asic chipMaster chiplink auto_io_out_c2b_send", false,-1);
        tracep->declBus(c+74,"ysyxSoCFull asic chipMaster chiplink auto_io_out_c2b_data", false,-1, 31,0);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink auto_io_out_b2c_clk", false,-1);
        tracep->declBit(c+20787,"ysyxSoCFull asic chipMaster chiplink auto_io_out_b2c_rst", false,-1);
        tracep->declBit(c+75,"ysyxSoCFull asic chipMaster chiplink auto_io_out_b2c_send", false,-1);
        tracep->declBus(c+76,"ysyxSoCFull asic chipMaster chiplink auto_io_out_b2c_data", false,-1, 31,0);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink sbypass_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster chiplink sbypass_reset", false,-1);
        tracep->declBit(c+466,"ysyxSoCFull asic chipMaster chiplink sbypass_auto_node_out_out_a_ready", false,-1);
        tracep->declBit(c+19204,"ysyxSoCFull asic chipMaster chiplink sbypass_auto_node_out_out_a_valid", false,-1);
        tracep->declBus(c+169,"ysyxSoCFull asic chipMaster chiplink sbypass_auto_node_out_out_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+170,"ysyxSoCFull asic chipMaster chiplink sbypass_auto_node_out_out_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+171,"ysyxSoCFull asic chipMaster chiplink sbypass_auto_node_out_out_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+172,"ysyxSoCFull asic chipMaster chiplink sbypass_auto_node_out_out_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+173,"ysyxSoCFull asic chipMaster chiplink sbypass_auto_node_out_out_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+174,"ysyxSoCFull asic chipMaster chiplink sbypass_auto_node_out_out_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+19205,"ysyxSoCFull asic chipMaster chiplink sbypass_auto_node_out_out_d_ready", false,-1);
        tracep->declBit(c+18119,"ysyxSoCFull asic chipMaster chiplink sbypass_auto_node_out_out_d_valid", false,-1);
        tracep->declBus(c+467,"ysyxSoCFull asic chipMaster chiplink sbypass_auto_node_out_out_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+468,"ysyxSoCFull asic chipMaster chiplink sbypass_auto_node_out_out_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+469,"ysyxSoCFull asic chipMaster chiplink sbypass_auto_node_out_out_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+470,"ysyxSoCFull asic chipMaster chiplink sbypass_auto_node_out_out_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+471,"ysyxSoCFull asic chipMaster chiplink sbypass_auto_node_out_out_d_bits_sink", false,-1, 4,0);
        tracep->declBit(c+472,"ysyxSoCFull asic chipMaster chiplink sbypass_auto_node_out_out_d_bits_denied", false,-1);
        tracep->declBus(c+473,"ysyxSoCFull asic chipMaster chiplink sbypass_auto_node_out_out_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+474,"ysyxSoCFull asic chipMaster chiplink sbypass_auto_node_out_out_d_bits_corrupt", false,-1);
        tracep->declBit(c+19109,"ysyxSoCFull asic chipMaster chiplink sbypass_auto_node_in_in_a_ready", false,-1);
        tracep->declBit(c+184,"ysyxSoCFull asic chipMaster chiplink sbypass_auto_node_in_in_a_valid", false,-1);
        tracep->declBus(c+169,"ysyxSoCFull asic chipMaster chiplink sbypass_auto_node_in_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+170,"ysyxSoCFull asic chipMaster chiplink sbypass_auto_node_in_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+171,"ysyxSoCFull asic chipMaster chiplink sbypass_auto_node_in_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+172,"ysyxSoCFull asic chipMaster chiplink sbypass_auto_node_in_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+173,"ysyxSoCFull asic chipMaster chiplink sbypass_auto_node_in_in_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+174,"ysyxSoCFull asic chipMaster chiplink sbypass_auto_node_in_in_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+19110,"ysyxSoCFull asic chipMaster chiplink sbypass_auto_node_in_in_d_ready", false,-1);
        tracep->declBit(c+19111,"ysyxSoCFull asic chipMaster chiplink sbypass_auto_node_in_in_d_valid", false,-1);
        tracep->declBus(c+19112,"ysyxSoCFull asic chipMaster chiplink sbypass_auto_node_in_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+19113,"ysyxSoCFull asic chipMaster chiplink sbypass_auto_node_in_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+19114,"ysyxSoCFull asic chipMaster chiplink sbypass_auto_node_in_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+16824,"ysyxSoCFull asic chipMaster chiplink sbypass_auto_node_in_in_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+16825,"ysyxSoCFull asic chipMaster chiplink sbypass_auto_node_in_in_d_bits_sink", false,-1, 4,0);
        tracep->declBit(c+19115,"ysyxSoCFull asic chipMaster chiplink sbypass_auto_node_in_in_d_bits_denied", false,-1);
        tracep->declBus(c+16826,"ysyxSoCFull asic chipMaster chiplink sbypass_auto_node_in_in_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+19116,"ysyxSoCFull asic chipMaster chiplink sbypass_auto_node_in_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+19206,"ysyxSoCFull asic chipMaster chiplink sbypass_io_bypass", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink mbypass_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster chiplink mbypass_reset", false,-1);
        tracep->declBit(c+19207,"ysyxSoCFull asic chipMaster chiplink mbypass_auto_in_1_a_ready", false,-1);
        tracep->declBit(c+18120,"ysyxSoCFull asic chipMaster chiplink mbypass_auto_in_1_a_valid", false,-1);
        tracep->declBus(c+475,"ysyxSoCFull asic chipMaster chiplink mbypass_auto_in_1_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+476,"ysyxSoCFull asic chipMaster chiplink mbypass_auto_in_1_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+477,"ysyxSoCFull asic chipMaster chiplink mbypass_auto_in_1_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+478,"ysyxSoCFull asic chipMaster chiplink mbypass_auto_in_1_a_bits_source", false,-1, 5,0);
        tracep->declBus(c+479,"ysyxSoCFull asic chipMaster chiplink mbypass_auto_in_1_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+480,"ysyxSoCFull asic chipMaster chiplink mbypass_auto_in_1_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+481,"ysyxSoCFull asic chipMaster chiplink mbypass_auto_in_1_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+482,"ysyxSoCFull asic chipMaster chiplink mbypass_auto_in_1_c_ready", false,-1);
        tracep->declBit(c+18121,"ysyxSoCFull asic chipMaster chiplink mbypass_auto_in_1_c_valid", false,-1);
        tracep->declBus(c+483,"ysyxSoCFull asic chipMaster chiplink mbypass_auto_in_1_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+484,"ysyxSoCFull asic chipMaster chiplink mbypass_auto_in_1_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+485,"ysyxSoCFull asic chipMaster chiplink mbypass_auto_in_1_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+486,"ysyxSoCFull asic chipMaster chiplink mbypass_auto_in_1_c_bits_source", false,-1, 5,0);
        tracep->declBus(c+487,"ysyxSoCFull asic chipMaster chiplink mbypass_auto_in_1_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+488,"ysyxSoCFull asic chipMaster chiplink mbypass_auto_in_1_d_ready", false,-1);
        tracep->declBit(c+489,"ysyxSoCFull asic chipMaster chiplink mbypass_auto_in_1_d_valid", false,-1);
        tracep->declBus(c+196,"ysyxSoCFull asic chipMaster chiplink mbypass_auto_in_1_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+197,"ysyxSoCFull asic chipMaster chiplink mbypass_auto_in_1_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+198,"ysyxSoCFull asic chipMaster chiplink mbypass_auto_in_1_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+199,"ysyxSoCFull asic chipMaster chiplink mbypass_auto_in_1_d_bits_source", false,-1, 5,0);
        tracep->declBit(c+200,"ysyxSoCFull asic chipMaster chiplink mbypass_auto_in_1_d_bits_denied", false,-1);
        tracep->declBus(c+201,"ysyxSoCFull asic chipMaster chiplink mbypass_auto_in_1_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+490,"ysyxSoCFull asic chipMaster chiplink mbypass_auto_in_1_e_ready", false,-1);
        tracep->declBit(c+18122,"ysyxSoCFull asic chipMaster chiplink mbypass_auto_in_1_e_valid", false,-1);
        tracep->declBit(c+491,"ysyxSoCFull asic chipMaster chiplink mbypass_auto_in_1_e_bits_sink", false,-1);
        tracep->declBit(c+19117,"ysyxSoCFull asic chipMaster chiplink mbypass_auto_out_a_ready", false,-1);
        tracep->declBit(c+19118,"ysyxSoCFull asic chipMaster chiplink mbypass_auto_out_a_valid", false,-1);
        tracep->declBus(c+185,"ysyxSoCFull asic chipMaster chiplink mbypass_auto_out_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+186,"ysyxSoCFull asic chipMaster chiplink mbypass_auto_out_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+187,"ysyxSoCFull asic chipMaster chiplink mbypass_auto_out_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+188,"ysyxSoCFull asic chipMaster chiplink mbypass_auto_out_a_bits_source", false,-1, 5,0);
        tracep->declBus(c+189,"ysyxSoCFull asic chipMaster chiplink mbypass_auto_out_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+190,"ysyxSoCFull asic chipMaster chiplink mbypass_auto_out_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+191,"ysyxSoCFull asic chipMaster chiplink mbypass_auto_out_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+192,"ysyxSoCFull asic chipMaster chiplink mbypass_auto_out_c_ready", false,-1);
        tracep->declBit(c+18117,"ysyxSoCFull asic chipMaster chiplink mbypass_auto_out_c_valid", false,-1);
        tracep->declBus(c+137,"ysyxSoCFull asic chipMaster chiplink mbypass_auto_out_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+138,"ysyxSoCFull asic chipMaster chiplink mbypass_auto_out_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+139,"ysyxSoCFull asic chipMaster chiplink mbypass_auto_out_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+193,"ysyxSoCFull asic chipMaster chiplink mbypass_auto_out_c_bits_source", false,-1, 5,0);
        tracep->declBus(c+141,"ysyxSoCFull asic chipMaster chiplink mbypass_auto_out_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+194,"ysyxSoCFull asic chipMaster chiplink mbypass_auto_out_d_ready", false,-1);
        tracep->declBit(c+195,"ysyxSoCFull asic chipMaster chiplink mbypass_auto_out_d_valid", false,-1);
        tracep->declBus(c+196,"ysyxSoCFull asic chipMaster chiplink mbypass_auto_out_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+197,"ysyxSoCFull asic chipMaster chiplink mbypass_auto_out_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+198,"ysyxSoCFull asic chipMaster chiplink mbypass_auto_out_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+199,"ysyxSoCFull asic chipMaster chiplink mbypass_auto_out_d_bits_source", false,-1, 5,0);
        tracep->declBit(c+200,"ysyxSoCFull asic chipMaster chiplink mbypass_auto_out_d_bits_denied", false,-1);
        tracep->declBus(c+201,"ysyxSoCFull asic chipMaster chiplink mbypass_auto_out_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+202,"ysyxSoCFull asic chipMaster chiplink mbypass_auto_out_d_bits_corrupt", false,-1);
        tracep->declBit(c+150,"ysyxSoCFull asic chipMaster chiplink mbypass_auto_out_e_ready", false,-1);
        tracep->declBit(c+18115,"ysyxSoCFull asic chipMaster chiplink mbypass_auto_out_e_valid", false,-1);
        tracep->declBit(c+151,"ysyxSoCFull asic chipMaster chiplink mbypass_auto_out_e_bits_sink", false,-1);
        tracep->declBit(c+19208,"ysyxSoCFull asic chipMaster chiplink mbypass_io_bypass", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink monitor_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster chiplink monitor_reset", false,-1);
        tracep->declBit(c+466,"ysyxSoCFull asic chipMaster chiplink monitor_io_in_a_ready", false,-1);
        tracep->declBit(c+19204,"ysyxSoCFull asic chipMaster chiplink monitor_io_in_a_valid", false,-1);
        tracep->declBus(c+169,"ysyxSoCFull asic chipMaster chiplink monitor_io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+170,"ysyxSoCFull asic chipMaster chiplink monitor_io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+171,"ysyxSoCFull asic chipMaster chiplink monitor_io_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+172,"ysyxSoCFull asic chipMaster chiplink monitor_io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+173,"ysyxSoCFull asic chipMaster chiplink monitor_io_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+19205,"ysyxSoCFull asic chipMaster chiplink monitor_io_in_d_ready", false,-1);
        tracep->declBit(c+18119,"ysyxSoCFull asic chipMaster chiplink monitor_io_in_d_valid", false,-1);
        tracep->declBus(c+467,"ysyxSoCFull asic chipMaster chiplink monitor_io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+468,"ysyxSoCFull asic chipMaster chiplink monitor_io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+469,"ysyxSoCFull asic chipMaster chiplink monitor_io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+470,"ysyxSoCFull asic chipMaster chiplink monitor_io_in_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+471,"ysyxSoCFull asic chipMaster chiplink monitor_io_in_d_bits_sink", false,-1, 4,0);
        tracep->declBit(c+472,"ysyxSoCFull asic chipMaster chiplink monitor_io_in_d_bits_denied", false,-1);
        tracep->declBit(c+474,"ysyxSoCFull asic chipMaster chiplink monitor_io_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink sinkA_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster chiplink sinkA_reset", false,-1);
        tracep->declBit(c+466,"ysyxSoCFull asic chipMaster chiplink sinkA_io_a_ready", false,-1);
        tracep->declBit(c+19204,"ysyxSoCFull asic chipMaster chiplink sinkA_io_a_valid", false,-1);
        tracep->declBus(c+169,"ysyxSoCFull asic chipMaster chiplink sinkA_io_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+170,"ysyxSoCFull asic chipMaster chiplink sinkA_io_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+171,"ysyxSoCFull asic chipMaster chiplink sinkA_io_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+172,"ysyxSoCFull asic chipMaster chiplink sinkA_io_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+173,"ysyxSoCFull asic chipMaster chiplink sinkA_io_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+174,"ysyxSoCFull asic chipMaster chiplink sinkA_io_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+492,"ysyxSoCFull asic chipMaster chiplink sinkA_io_q_ready", false,-1);
        tracep->declBit(c+19209,"ysyxSoCFull asic chipMaster chiplink sinkA_io_q_valid", false,-1);
        tracep->declBus(c+493,"ysyxSoCFull asic chipMaster chiplink sinkA_io_q_bits_data", false,-1, 31,0);
        tracep->declBit(c+494,"ysyxSoCFull asic chipMaster chiplink sinkA_io_q_bits_last", false,-1);
        tracep->declBus(c+495,"ysyxSoCFull asic chipMaster chiplink sinkA_io_q_bits_beats", false,-1, 6,0);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink sinkB_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster chiplink sinkB_reset", false,-1);
        tracep->declBit(c+496,"ysyxSoCFull asic chipMaster chiplink sinkB_io_q_ready", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster chiplink sinkB_io_q_valid", false,-1);
        tracep->declBus(c+497,"ysyxSoCFull asic chipMaster chiplink sinkB_io_q_bits_data", false,-1, 31,0);
        tracep->declBit(c+498,"ysyxSoCFull asic chipMaster chiplink sinkB_io_q_bits_last", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink sinkC_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster chiplink sinkC_reset", false,-1);
        tracep->declBit(c+499,"ysyxSoCFull asic chipMaster chiplink sinkC_io_q_ready", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster chiplink sinkC_io_q_valid", false,-1);
        tracep->declBus(c+500,"ysyxSoCFull asic chipMaster chiplink sinkC_io_q_bits_data", false,-1, 31,0);
        tracep->declBit(c+501,"ysyxSoCFull asic chipMaster chiplink sinkC_io_q_bits_last", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink sinkD_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster chiplink sinkD_reset", false,-1);
        tracep->declBit(c+488,"ysyxSoCFull asic chipMaster chiplink sinkD_io_d_ready", false,-1);
        tracep->declBit(c+489,"ysyxSoCFull asic chipMaster chiplink sinkD_io_d_valid", false,-1);
        tracep->declBus(c+196,"ysyxSoCFull asic chipMaster chiplink sinkD_io_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+197,"ysyxSoCFull asic chipMaster chiplink sinkD_io_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+198,"ysyxSoCFull asic chipMaster chiplink sinkD_io_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+199,"ysyxSoCFull asic chipMaster chiplink sinkD_io_d_bits_source", false,-1, 5,0);
        tracep->declBit(c+200,"ysyxSoCFull asic chipMaster chiplink sinkD_io_d_bits_denied", false,-1);
        tracep->declBus(c+201,"ysyxSoCFull asic chipMaster chiplink sinkD_io_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+502,"ysyxSoCFull asic chipMaster chiplink sinkD_io_q_ready", false,-1);
        tracep->declBit(c+503,"ysyxSoCFull asic chipMaster chiplink sinkD_io_q_valid", false,-1);
        tracep->declBus(c+19210,"ysyxSoCFull asic chipMaster chiplink sinkD_io_q_bits_data", false,-1, 31,0);
        tracep->declBit(c+504,"ysyxSoCFull asic chipMaster chiplink sinkD_io_q_bits_last", false,-1);
        tracep->declBus(c+505,"ysyxSoCFull asic chipMaster chiplink sinkD_io_q_bits_beats", false,-1, 6,0);
        tracep->declBit(c+506,"ysyxSoCFull asic chipMaster chiplink sinkD_io_a_tlSource_valid", false,-1);
        tracep->declBus(c+507,"ysyxSoCFull asic chipMaster chiplink sinkD_io_a_tlSource_bits", false,-1, 5,0);
        tracep->declBus(c+16882,"ysyxSoCFull asic chipMaster chiplink sinkD_io_a_clSource", false,-1, 15,0);
        tracep->declBit(c+508,"ysyxSoCFull asic chipMaster chiplink sinkD_io_c_tlSource_valid", false,-1);
        tracep->declBus(c+507,"ysyxSoCFull asic chipMaster chiplink sinkD_io_c_tlSource_bits", false,-1, 5,0);
        tracep->declBus(c+16346,"ysyxSoCFull asic chipMaster chiplink sinkD_io_c_clSource", false,-1, 15,0);
        tracep->declBus(c+16883,"ysyxSoCFull asic chipMaster chiplink sinkE_io_q_bits_data", false,-1, 31,0);
        tracep->declBus(c+16884,"ysyxSoCFull asic chipMaster chiplink sinkE_io_d_clSink", false,-1, 15,0);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink sourceA_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster chiplink sourceA_reset", false,-1);
        tracep->declBit(c+19207,"ysyxSoCFull asic chipMaster chiplink sourceA_io_a_ready", false,-1);
        tracep->declBit(c+18120,"ysyxSoCFull asic chipMaster chiplink sourceA_io_a_valid", false,-1);
        tracep->declBus(c+475,"ysyxSoCFull asic chipMaster chiplink sourceA_io_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+476,"ysyxSoCFull asic chipMaster chiplink sourceA_io_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+477,"ysyxSoCFull asic chipMaster chiplink sourceA_io_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+478,"ysyxSoCFull asic chipMaster chiplink sourceA_io_a_bits_source", false,-1, 5,0);
        tracep->declBus(c+479,"ysyxSoCFull asic chipMaster chiplink sourceA_io_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+480,"ysyxSoCFull asic chipMaster chiplink sourceA_io_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+481,"ysyxSoCFull asic chipMaster chiplink sourceA_io_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+19211,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_ready", false,-1);
        tracep->declBit(c+18123,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_valid", false,-1);
        tracep->declBus(c+509,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_bits", false,-1, 31,0);
        tracep->declBit(c+506,"ysyxSoCFull asic chipMaster chiplink sourceA_io_d_tlSource_valid", false,-1);
        tracep->declBus(c+507,"ysyxSoCFull asic chipMaster chiplink sourceA_io_d_tlSource_bits", false,-1, 5,0);
        tracep->declBus(c+16882,"ysyxSoCFull asic chipMaster chiplink sourceA_io_d_clSource", false,-1, 15,0);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink sourceB_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster chiplink sourceB_reset", false,-1);
        tracep->declBit(c+510,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_ready", false,-1);
        tracep->declBit(c+18124,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_valid", false,-1);
        tracep->declBus(c+511,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_bits", false,-1, 31,0);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink sourceC_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster chiplink sourceC_reset", false,-1);
        tracep->declBit(c+482,"ysyxSoCFull asic chipMaster chiplink sourceC_io_c_ready", false,-1);
        tracep->declBit(c+18121,"ysyxSoCFull asic chipMaster chiplink sourceC_io_c_valid", false,-1);
        tracep->declBus(c+483,"ysyxSoCFull asic chipMaster chiplink sourceC_io_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+484,"ysyxSoCFull asic chipMaster chiplink sourceC_io_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+485,"ysyxSoCFull asic chipMaster chiplink sourceC_io_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+486,"ysyxSoCFull asic chipMaster chiplink sourceC_io_c_bits_source", false,-1, 5,0);
        tracep->declBus(c+487,"ysyxSoCFull asic chipMaster chiplink sourceC_io_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+512,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_ready", false,-1);
        tracep->declBit(c+18125,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_valid", false,-1);
        tracep->declBus(c+513,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_bits", false,-1, 31,0);
        tracep->declBit(c+508,"ysyxSoCFull asic chipMaster chiplink sourceC_io_d_tlSource_valid", false,-1);
        tracep->declBus(c+507,"ysyxSoCFull asic chipMaster chiplink sourceC_io_d_tlSource_bits", false,-1, 5,0);
        tracep->declBus(c+16346,"ysyxSoCFull asic chipMaster chiplink sourceC_io_d_clSource", false,-1, 15,0);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink sourceD_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster chiplink sourceD_reset", false,-1);
        tracep->declBit(c+19205,"ysyxSoCFull asic chipMaster chiplink sourceD_io_d_ready", false,-1);
        tracep->declBit(c+18119,"ysyxSoCFull asic chipMaster chiplink sourceD_io_d_valid", false,-1);
        tracep->declBus(c+467,"ysyxSoCFull asic chipMaster chiplink sourceD_io_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+468,"ysyxSoCFull asic chipMaster chiplink sourceD_io_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+469,"ysyxSoCFull asic chipMaster chiplink sourceD_io_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+470,"ysyxSoCFull asic chipMaster chiplink sourceD_io_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+471,"ysyxSoCFull asic chipMaster chiplink sourceD_io_d_bits_sink", false,-1, 4,0);
        tracep->declBit(c+472,"ysyxSoCFull asic chipMaster chiplink sourceD_io_d_bits_denied", false,-1);
        tracep->declBus(c+473,"ysyxSoCFull asic chipMaster chiplink sourceD_io_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+474,"ysyxSoCFull asic chipMaster chiplink sourceD_io_d_bits_corrupt", false,-1);
        tracep->declBit(c+19212,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_ready", false,-1);
        tracep->declBit(c+18126,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_valid", false,-1);
        tracep->declBus(c+473,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_bits", false,-1, 31,0);
        tracep->declBus(c+16884,"ysyxSoCFull asic chipMaster chiplink sourceD_io_e_clSink", false,-1, 15,0);
        tracep->declBit(c+490,"ysyxSoCFull asic chipMaster chiplink sourceE_io_e_ready", false,-1);
        tracep->declBit(c+18122,"ysyxSoCFull asic chipMaster chiplink sourceE_io_e_valid", false,-1);
        tracep->declBit(c+491,"ysyxSoCFull asic chipMaster chiplink sourceE_io_e_bits_sink", false,-1);
        tracep->declBit(c+490,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_ready", false,-1);
        tracep->declBit(c+18122,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_valid", false,-1);
        tracep->declBus(c+514,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_bits", false,-1, 31,0);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx_clock", false,-1);
        tracep->declBit(c+20792,"ysyxSoCFull asic chipMaster chiplink rx_reset", false,-1);
        tracep->declBit(c+75,"ysyxSoCFull asic chipMaster chiplink rx_io_b2c_send", false,-1);
        tracep->declBus(c+76,"ysyxSoCFull asic chipMaster chiplink rx_io_b2c_data", false,-1, 31,0);
        tracep->declBus(c+515,"ysyxSoCFull asic chipMaster chiplink rx_io_a_mem_0", false,-1, 31,0);
        tracep->declBus(c+516,"ysyxSoCFull asic chipMaster chiplink rx_io_a_mem_1", false,-1, 31,0);
        tracep->declBus(c+517,"ysyxSoCFull asic chipMaster chiplink rx_io_a_mem_2", false,-1, 31,0);
        tracep->declBus(c+518,"ysyxSoCFull asic chipMaster chiplink rx_io_a_mem_3", false,-1, 31,0);
        tracep->declBus(c+519,"ysyxSoCFull asic chipMaster chiplink rx_io_a_mem_4", false,-1, 31,0);
        tracep->declBus(c+520,"ysyxSoCFull asic chipMaster chiplink rx_io_a_mem_5", false,-1, 31,0);
        tracep->declBus(c+521,"ysyxSoCFull asic chipMaster chiplink rx_io_a_mem_6", false,-1, 31,0);
        tracep->declBus(c+522,"ysyxSoCFull asic chipMaster chiplink rx_io_a_mem_7", false,-1, 31,0);
        tracep->declBus(c+19647,"ysyxSoCFull asic chipMaster chiplink rx_io_a_ridx", false,-1, 3,0);
        tracep->declBus(c+18544,"ysyxSoCFull asic chipMaster chiplink rx_io_a_widx", false,-1, 3,0);
        tracep->declBit(c+20658,"ysyxSoCFull asic chipMaster chiplink rx_io_a_safe_ridx_valid", false,-1);
        tracep->declBit(c+19638,"ysyxSoCFull asic chipMaster chiplink rx_io_a_safe_widx_valid", false,-1);
        tracep->declBit(c+20793,"ysyxSoCFull asic chipMaster chiplink rx_io_a_safe_source_reset_n", false,-1);
        tracep->declBit(c+20794,"ysyxSoCFull asic chipMaster chiplink rx_io_a_safe_sink_reset_n", false,-1);
        tracep->declBus(c+523,"ysyxSoCFull asic chipMaster chiplink rx_io_bmem_0", false,-1, 31,0);
        tracep->declBus(c+524,"ysyxSoCFull asic chipMaster chiplink rx_io_bmem_1", false,-1, 31,0);
        tracep->declBus(c+525,"ysyxSoCFull asic chipMaster chiplink rx_io_bmem_2", false,-1, 31,0);
        tracep->declBus(c+526,"ysyxSoCFull asic chipMaster chiplink rx_io_bmem_3", false,-1, 31,0);
        tracep->declBus(c+527,"ysyxSoCFull asic chipMaster chiplink rx_io_bmem_4", false,-1, 31,0);
        tracep->declBus(c+528,"ysyxSoCFull asic chipMaster chiplink rx_io_bmem_5", false,-1, 31,0);
        tracep->declBus(c+529,"ysyxSoCFull asic chipMaster chiplink rx_io_bmem_6", false,-1, 31,0);
        tracep->declBus(c+530,"ysyxSoCFull asic chipMaster chiplink rx_io_bmem_7", false,-1, 31,0);
        tracep->declBus(c+19648,"ysyxSoCFull asic chipMaster chiplink rx_io_bridx", false,-1, 3,0);
        tracep->declBus(c+18545,"ysyxSoCFull asic chipMaster chiplink rx_io_bwidx", false,-1, 3,0);
        tracep->declBit(c+20706,"ysyxSoCFull asic chipMaster chiplink rx_io_bsafe_ridx_valid", false,-1);
        tracep->declBit(c+19763,"ysyxSoCFull asic chipMaster chiplink rx_io_bsafe_widx_valid", false,-1);
        tracep->declBit(c+20793,"ysyxSoCFull asic chipMaster chiplink rx_io_bsafe_source_reset_n", false,-1);
        tracep->declBit(c+20794,"ysyxSoCFull asic chipMaster chiplink rx_io_bsafe_sink_reset_n", false,-1);
        tracep->declBus(c+531,"ysyxSoCFull asic chipMaster chiplink rx_io_c_mem_0", false,-1, 31,0);
        tracep->declBus(c+532,"ysyxSoCFull asic chipMaster chiplink rx_io_c_mem_1", false,-1, 31,0);
        tracep->declBus(c+533,"ysyxSoCFull asic chipMaster chiplink rx_io_c_mem_2", false,-1, 31,0);
        tracep->declBus(c+534,"ysyxSoCFull asic chipMaster chiplink rx_io_c_mem_3", false,-1, 31,0);
        tracep->declBus(c+535,"ysyxSoCFull asic chipMaster chiplink rx_io_c_mem_4", false,-1, 31,0);
        tracep->declBus(c+536,"ysyxSoCFull asic chipMaster chiplink rx_io_c_mem_5", false,-1, 31,0);
        tracep->declBus(c+537,"ysyxSoCFull asic chipMaster chiplink rx_io_c_mem_6", false,-1, 31,0);
        tracep->declBus(c+538,"ysyxSoCFull asic chipMaster chiplink rx_io_c_mem_7", false,-1, 31,0);
        tracep->declBus(c+19649,"ysyxSoCFull asic chipMaster chiplink rx_io_c_ridx", false,-1, 3,0);
        tracep->declBus(c+18546,"ysyxSoCFull asic chipMaster chiplink rx_io_c_widx", false,-1, 3,0);
        tracep->declBit(c+20712,"ysyxSoCFull asic chipMaster chiplink rx_io_c_safe_ridx_valid", false,-1);
        tracep->declBit(c+19772,"ysyxSoCFull asic chipMaster chiplink rx_io_c_safe_widx_valid", false,-1);
        tracep->declBit(c+20793,"ysyxSoCFull asic chipMaster chiplink rx_io_c_safe_source_reset_n", false,-1);
        tracep->declBit(c+20794,"ysyxSoCFull asic chipMaster chiplink rx_io_c_safe_sink_reset_n", false,-1);
        tracep->declBus(c+539,"ysyxSoCFull asic chipMaster chiplink rx_io_d_mem_0", false,-1, 31,0);
        tracep->declBus(c+540,"ysyxSoCFull asic chipMaster chiplink rx_io_d_mem_1", false,-1, 31,0);
        tracep->declBus(c+541,"ysyxSoCFull asic chipMaster chiplink rx_io_d_mem_2", false,-1, 31,0);
        tracep->declBus(c+542,"ysyxSoCFull asic chipMaster chiplink rx_io_d_mem_3", false,-1, 31,0);
        tracep->declBus(c+543,"ysyxSoCFull asic chipMaster chiplink rx_io_d_mem_4", false,-1, 31,0);
        tracep->declBus(c+544,"ysyxSoCFull asic chipMaster chiplink rx_io_d_mem_5", false,-1, 31,0);
        tracep->declBus(c+545,"ysyxSoCFull asic chipMaster chiplink rx_io_d_mem_6", false,-1, 31,0);
        tracep->declBus(c+546,"ysyxSoCFull asic chipMaster chiplink rx_io_d_mem_7", false,-1, 31,0);
        tracep->declBus(c+19650,"ysyxSoCFull asic chipMaster chiplink rx_io_d_ridx", false,-1, 3,0);
        tracep->declBus(c+18547,"ysyxSoCFull asic chipMaster chiplink rx_io_d_widx", false,-1, 3,0);
        tracep->declBit(c+20718,"ysyxSoCFull asic chipMaster chiplink rx_io_d_safe_ridx_valid", false,-1);
        tracep->declBit(c+19781,"ysyxSoCFull asic chipMaster chiplink rx_io_d_safe_widx_valid", false,-1);
        tracep->declBit(c+20793,"ysyxSoCFull asic chipMaster chiplink rx_io_d_safe_source_reset_n", false,-1);
        tracep->declBit(c+20794,"ysyxSoCFull asic chipMaster chiplink rx_io_d_safe_sink_reset_n", false,-1);
        tracep->declBus(c+547,"ysyxSoCFull asic chipMaster chiplink rx_io_e_mem_0", false,-1, 31,0);
        tracep->declBus(c+548,"ysyxSoCFull asic chipMaster chiplink rx_io_e_mem_1", false,-1, 31,0);
        tracep->declBus(c+549,"ysyxSoCFull asic chipMaster chiplink rx_io_e_mem_2", false,-1, 31,0);
        tracep->declBus(c+550,"ysyxSoCFull asic chipMaster chiplink rx_io_e_mem_3", false,-1, 31,0);
        tracep->declBus(c+551,"ysyxSoCFull asic chipMaster chiplink rx_io_e_mem_4", false,-1, 31,0);
        tracep->declBus(c+552,"ysyxSoCFull asic chipMaster chiplink rx_io_e_mem_5", false,-1, 31,0);
        tracep->declBus(c+553,"ysyxSoCFull asic chipMaster chiplink rx_io_e_mem_6", false,-1, 31,0);
        tracep->declBus(c+554,"ysyxSoCFull asic chipMaster chiplink rx_io_e_mem_7", false,-1, 31,0);
        tracep->declBus(c+19651,"ysyxSoCFull asic chipMaster chiplink rx_io_e_ridx", false,-1, 3,0);
        tracep->declBus(c+18548,"ysyxSoCFull asic chipMaster chiplink rx_io_e_widx", false,-1, 3,0);
        tracep->declBit(c+20724,"ysyxSoCFull asic chipMaster chiplink rx_io_e_safe_ridx_valid", false,-1);
        tracep->declBit(c+19790,"ysyxSoCFull asic chipMaster chiplink rx_io_e_safe_widx_valid", false,-1);
        tracep->declBit(c+20793,"ysyxSoCFull asic chipMaster chiplink rx_io_e_safe_source_reset_n", false,-1);
        tracep->declBit(c+20794,"ysyxSoCFull asic chipMaster chiplink rx_io_e_safe_sink_reset_n", false,-1);
        tracep->declBus(c+555,"ysyxSoCFull asic chipMaster chiplink rx_io_rxc_mem_0_a", false,-1, 19,0);
        tracep->declBus(c+556,"ysyxSoCFull asic chipMaster chiplink rx_io_rxc_mem_0_b", false,-1, 19,0);
        tracep->declBus(c+557,"ysyxSoCFull asic chipMaster chiplink rx_io_rxc_mem_0_c", false,-1, 19,0);
        tracep->declBus(c+558,"ysyxSoCFull asic chipMaster chiplink rx_io_rxc_mem_0_d", false,-1, 19,0);
        tracep->declBus(c+559,"ysyxSoCFull asic chipMaster chiplink rx_io_rxc_mem_0_e", false,-1, 19,0);
        tracep->declBit(c+19652,"ysyxSoCFull asic chipMaster chiplink rx_io_rxc_ridx", false,-1);
        tracep->declBit(c+18549,"ysyxSoCFull asic chipMaster chiplink rx_io_rxc_widx", false,-1);
        tracep->declBit(c+20670,"ysyxSoCFull asic chipMaster chiplink rx_io_rxc_safe_ridx_valid", false,-1);
        tracep->declBit(c+20760,"ysyxSoCFull asic chipMaster chiplink rx_io_rxc_safe_widx_valid", false,-1);
        tracep->declBit(c+20793,"ysyxSoCFull asic chipMaster chiplink rx_io_rxc_safe_source_reset_n", false,-1);
        tracep->declBit(c+20794,"ysyxSoCFull asic chipMaster chiplink rx_io_rxc_safe_sink_reset_n", false,-1);
        tracep->declBus(c+560,"ysyxSoCFull asic chipMaster chiplink rx_io_txc_mem_0_a", false,-1, 19,0);
        tracep->declBus(c+561,"ysyxSoCFull asic chipMaster chiplink rx_io_txc_mem_0_b", false,-1, 19,0);
        tracep->declBus(c+562,"ysyxSoCFull asic chipMaster chiplink rx_io_txc_mem_0_c", false,-1, 19,0);
        tracep->declBus(c+563,"ysyxSoCFull asic chipMaster chiplink rx_io_txc_mem_0_d", false,-1, 19,0);
        tracep->declBus(c+564,"ysyxSoCFull asic chipMaster chiplink rx_io_txc_mem_0_e", false,-1, 19,0);
        tracep->declBit(c+19653,"ysyxSoCFull asic chipMaster chiplink rx_io_txc_ridx", false,-1);
        tracep->declBit(c+18550,"ysyxSoCFull asic chipMaster chiplink rx_io_txc_widx", false,-1);
        tracep->declBit(c+20671,"ysyxSoCFull asic chipMaster chiplink rx_io_txc_safe_ridx_valid", false,-1);
        tracep->declBit(c+20761,"ysyxSoCFull asic chipMaster chiplink rx_io_txc_safe_widx_valid", false,-1);
        tracep->declBit(c+20793,"ysyxSoCFull asic chipMaster chiplink rx_io_txc_safe_source_reset_n", false,-1);
        tracep->declBit(c+20794,"ysyxSoCFull asic chipMaster chiplink rx_io_txc_safe_sink_reset_n", false,-1);
        tracep->declBit(c+20792,"ysyxSoCFull asic chipMaster chiplink rx_reset_reg_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx_reset_reg_io_clk", false,-1);
        tracep->declBit(c+20787,"ysyxSoCFull asic chipMaster chiplink rx_reset_reg_io_rst", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink_reset", false,-1);
        tracep->declBit(c+19211,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink_io_deq_ready", false,-1);
        tracep->declBit(c+18123,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink_io_deq_valid", false,-1);
        tracep->declBus(c+509,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink_io_deq_bits", false,-1, 31,0);
        tracep->declBus(c+515,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink_io_async_mem_0", false,-1, 31,0);
        tracep->declBus(c+516,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink_io_async_mem_1", false,-1, 31,0);
        tracep->declBus(c+517,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink_io_async_mem_2", false,-1, 31,0);
        tracep->declBus(c+518,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink_io_async_mem_3", false,-1, 31,0);
        tracep->declBus(c+519,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink_io_async_mem_4", false,-1, 31,0);
        tracep->declBus(c+520,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink_io_async_mem_5", false,-1, 31,0);
        tracep->declBus(c+521,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink_io_async_mem_6", false,-1, 31,0);
        tracep->declBus(c+522,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink_io_async_mem_7", false,-1, 31,0);
        tracep->declBus(c+19647,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink_io_async_ridx", false,-1, 3,0);
        tracep->declBus(c+18544,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink_io_async_widx", false,-1, 3,0);
        tracep->declBit(c+20658,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink_io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+19638,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink_io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+20793,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink_io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+20794,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink_io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink_reset", false,-1);
        tracep->declBit(c+510,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink_io_deq_ready", false,-1);
        tracep->declBit(c+18124,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink_io_deq_valid", false,-1);
        tracep->declBus(c+511,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink_io_deq_bits", false,-1, 31,0);
        tracep->declBus(c+523,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink_io_async_mem_0", false,-1, 31,0);
        tracep->declBus(c+524,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink_io_async_mem_1", false,-1, 31,0);
        tracep->declBus(c+525,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink_io_async_mem_2", false,-1, 31,0);
        tracep->declBus(c+526,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink_io_async_mem_3", false,-1, 31,0);
        tracep->declBus(c+527,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink_io_async_mem_4", false,-1, 31,0);
        tracep->declBus(c+528,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink_io_async_mem_5", false,-1, 31,0);
        tracep->declBus(c+529,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink_io_async_mem_6", false,-1, 31,0);
        tracep->declBus(c+530,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink_io_async_mem_7", false,-1, 31,0);
        tracep->declBus(c+19648,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink_io_async_ridx", false,-1, 3,0);
        tracep->declBus(c+18545,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink_io_async_widx", false,-1, 3,0);
        tracep->declBit(c+20706,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink_io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+19763,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink_io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+20793,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink_io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+20794,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink_io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink_reset", false,-1);
        tracep->declBit(c+512,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink_io_deq_ready", false,-1);
        tracep->declBit(c+18125,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink_io_deq_valid", false,-1);
        tracep->declBus(c+513,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink_io_deq_bits", false,-1, 31,0);
        tracep->declBus(c+531,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink_io_async_mem_0", false,-1, 31,0);
        tracep->declBus(c+532,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink_io_async_mem_1", false,-1, 31,0);
        tracep->declBus(c+533,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink_io_async_mem_2", false,-1, 31,0);
        tracep->declBus(c+534,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink_io_async_mem_3", false,-1, 31,0);
        tracep->declBus(c+535,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink_io_async_mem_4", false,-1, 31,0);
        tracep->declBus(c+536,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink_io_async_mem_5", false,-1, 31,0);
        tracep->declBus(c+537,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink_io_async_mem_6", false,-1, 31,0);
        tracep->declBus(c+538,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink_io_async_mem_7", false,-1, 31,0);
        tracep->declBus(c+19649,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink_io_async_ridx", false,-1, 3,0);
        tracep->declBus(c+18546,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink_io_async_widx", false,-1, 3,0);
        tracep->declBit(c+20712,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink_io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+19772,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink_io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+20793,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink_io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+20794,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink_io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink_reset", false,-1);
        tracep->declBit(c+19212,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink_io_deq_ready", false,-1);
        tracep->declBit(c+18126,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink_io_deq_valid", false,-1);
        tracep->declBus(c+473,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink_io_deq_bits", false,-1, 31,0);
        tracep->declBus(c+539,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink_io_async_mem_0", false,-1, 31,0);
        tracep->declBus(c+540,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink_io_async_mem_1", false,-1, 31,0);
        tracep->declBus(c+541,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink_io_async_mem_2", false,-1, 31,0);
        tracep->declBus(c+542,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink_io_async_mem_3", false,-1, 31,0);
        tracep->declBus(c+543,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink_io_async_mem_4", false,-1, 31,0);
        tracep->declBus(c+544,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink_io_async_mem_5", false,-1, 31,0);
        tracep->declBus(c+545,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink_io_async_mem_6", false,-1, 31,0);
        tracep->declBus(c+546,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink_io_async_mem_7", false,-1, 31,0);
        tracep->declBus(c+19650,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink_io_async_ridx", false,-1, 3,0);
        tracep->declBus(c+18547,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink_io_async_widx", false,-1, 3,0);
        tracep->declBit(c+20718,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink_io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+19781,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink_io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+20793,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink_io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+20794,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink_io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink_reset", false,-1);
        tracep->declBit(c+490,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink_io_deq_ready", false,-1);
        tracep->declBit(c+18122,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink_io_deq_valid", false,-1);
        tracep->declBus(c+514,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink_io_deq_bits", false,-1, 31,0);
        tracep->declBus(c+547,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink_io_async_mem_0", false,-1, 31,0);
        tracep->declBus(c+548,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink_io_async_mem_1", false,-1, 31,0);
        tracep->declBus(c+549,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink_io_async_mem_2", false,-1, 31,0);
        tracep->declBus(c+550,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink_io_async_mem_3", false,-1, 31,0);
        tracep->declBus(c+551,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink_io_async_mem_4", false,-1, 31,0);
        tracep->declBus(c+552,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink_io_async_mem_5", false,-1, 31,0);
        tracep->declBus(c+553,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink_io_async_mem_6", false,-1, 31,0);
        tracep->declBus(c+554,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink_io_async_mem_7", false,-1, 31,0);
        tracep->declBus(c+19651,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink_io_async_ridx", false,-1, 3,0);
        tracep->declBus(c+18548,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink_io_async_widx", false,-1, 3,0);
        tracep->declBit(c+20724,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink_io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+19790,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink_io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+20793,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink_io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+20794,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink_io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink tx_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster chiplink tx_reset", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink tx_io_c2b_clk", false,-1);
        tracep->declBit(c+20786,"ysyxSoCFull asic chipMaster chiplink tx_io_c2b_rst", false,-1);
        tracep->declBit(c+73,"ysyxSoCFull asic chipMaster chiplink tx_io_c2b_send", false,-1);
        tracep->declBus(c+74,"ysyxSoCFull asic chipMaster chiplink tx_io_c2b_data", false,-1, 31,0);
        tracep->declBit(c+492,"ysyxSoCFull asic chipMaster chiplink tx_io_sa_ready", false,-1);
        tracep->declBit(c+19209,"ysyxSoCFull asic chipMaster chiplink tx_io_sa_valid", false,-1);
        tracep->declBus(c+493,"ysyxSoCFull asic chipMaster chiplink tx_io_sa_bits_data", false,-1, 31,0);
        tracep->declBit(c+494,"ysyxSoCFull asic chipMaster chiplink tx_io_sa_bits_last", false,-1);
        tracep->declBus(c+495,"ysyxSoCFull asic chipMaster chiplink tx_io_sa_bits_beats", false,-1, 6,0);
        tracep->declBit(c+496,"ysyxSoCFull asic chipMaster chiplink tx_io_sb_ready", false,-1);
        tracep->declBus(c+497,"ysyxSoCFull asic chipMaster chiplink tx_io_sb_bits_data", false,-1, 31,0);
        tracep->declBit(c+498,"ysyxSoCFull asic chipMaster chiplink tx_io_sb_bits_last", false,-1);
        tracep->declBit(c+499,"ysyxSoCFull asic chipMaster chiplink tx_io_sc_ready", false,-1);
        tracep->declBus(c+500,"ysyxSoCFull asic chipMaster chiplink tx_io_sc_bits_data", false,-1, 31,0);
        tracep->declBit(c+501,"ysyxSoCFull asic chipMaster chiplink tx_io_sc_bits_last", false,-1);
        tracep->declBit(c+502,"ysyxSoCFull asic chipMaster chiplink tx_io_sd_ready", false,-1);
        tracep->declBit(c+503,"ysyxSoCFull asic chipMaster chiplink tx_io_sd_valid", false,-1);
        tracep->declBus(c+19210,"ysyxSoCFull asic chipMaster chiplink tx_io_sd_bits_data", false,-1, 31,0);
        tracep->declBit(c+504,"ysyxSoCFull asic chipMaster chiplink tx_io_sd_bits_last", false,-1);
        tracep->declBus(c+505,"ysyxSoCFull asic chipMaster chiplink tx_io_sd_bits_beats", false,-1, 6,0);
        tracep->declBus(c+16883,"ysyxSoCFull asic chipMaster chiplink tx_io_se_bits_data", false,-1, 31,0);
        tracep->declBus(c+555,"ysyxSoCFull asic chipMaster chiplink tx_io_rxc_mem_0_a", false,-1, 19,0);
        tracep->declBus(c+556,"ysyxSoCFull asic chipMaster chiplink tx_io_rxc_mem_0_b", false,-1, 19,0);
        tracep->declBus(c+557,"ysyxSoCFull asic chipMaster chiplink tx_io_rxc_mem_0_c", false,-1, 19,0);
        tracep->declBus(c+558,"ysyxSoCFull asic chipMaster chiplink tx_io_rxc_mem_0_d", false,-1, 19,0);
        tracep->declBus(c+559,"ysyxSoCFull asic chipMaster chiplink tx_io_rxc_mem_0_e", false,-1, 19,0);
        tracep->declBit(c+19652,"ysyxSoCFull asic chipMaster chiplink tx_io_rxc_ridx", false,-1);
        tracep->declBit(c+18549,"ysyxSoCFull asic chipMaster chiplink tx_io_rxc_widx", false,-1);
        tracep->declBit(c+20670,"ysyxSoCFull asic chipMaster chiplink tx_io_rxc_safe_ridx_valid", false,-1);
        tracep->declBit(c+20760,"ysyxSoCFull asic chipMaster chiplink tx_io_rxc_safe_widx_valid", false,-1);
        tracep->declBit(c+20793,"ysyxSoCFull asic chipMaster chiplink tx_io_rxc_safe_source_reset_n", false,-1);
        tracep->declBit(c+20794,"ysyxSoCFull asic chipMaster chiplink tx_io_rxc_safe_sink_reset_n", false,-1);
        tracep->declBus(c+560,"ysyxSoCFull asic chipMaster chiplink tx_io_txc_mem_0_a", false,-1, 19,0);
        tracep->declBus(c+561,"ysyxSoCFull asic chipMaster chiplink tx_io_txc_mem_0_b", false,-1, 19,0);
        tracep->declBus(c+562,"ysyxSoCFull asic chipMaster chiplink tx_io_txc_mem_0_c", false,-1, 19,0);
        tracep->declBus(c+563,"ysyxSoCFull asic chipMaster chiplink tx_io_txc_mem_0_d", false,-1, 19,0);
        tracep->declBus(c+564,"ysyxSoCFull asic chipMaster chiplink tx_io_txc_mem_0_e", false,-1, 19,0);
        tracep->declBit(c+19653,"ysyxSoCFull asic chipMaster chiplink tx_io_txc_ridx", false,-1);
        tracep->declBit(c+18550,"ysyxSoCFull asic chipMaster chiplink tx_io_txc_widx", false,-1);
        tracep->declBit(c+20671,"ysyxSoCFull asic chipMaster chiplink tx_io_txc_safe_ridx_valid", false,-1);
        tracep->declBit(c+20761,"ysyxSoCFull asic chipMaster chiplink tx_io_txc_safe_widx_valid", false,-1);
        tracep->declBit(c+20793,"ysyxSoCFull asic chipMaster chiplink tx_io_txc_safe_source_reset_n", false,-1);
        tracep->declBit(c+20794,"ysyxSoCFull asic chipMaster chiplink tx_io_txc_safe_sink_reset_n", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink do_bypass_catcher_clock", false,-1);
        tracep->declBit(c+20792,"ysyxSoCFull asic chipMaster chiplink do_bypass_catcher_reset", false,-1);
        tracep->declBit(c+18551,"ysyxSoCFull asic chipMaster chiplink do_bypass_catcher_io_sync_reset", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink do_bypass_catcher_1_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster chiplink do_bypass_catcher_1_reset", false,-1);
        tracep->declBit(c+18127,"ysyxSoCFull asic chipMaster chiplink do_bypass_catcher_1_io_sync_reset", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink mbypass clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster chiplink mbypass reset", false,-1);
        tracep->declBit(c+19207,"ysyxSoCFull asic chipMaster chiplink mbypass auto_in_1_a_ready", false,-1);
        tracep->declBit(c+18120,"ysyxSoCFull asic chipMaster chiplink mbypass auto_in_1_a_valid", false,-1);
        tracep->declBus(c+475,"ysyxSoCFull asic chipMaster chiplink mbypass auto_in_1_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+476,"ysyxSoCFull asic chipMaster chiplink mbypass auto_in_1_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+477,"ysyxSoCFull asic chipMaster chiplink mbypass auto_in_1_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+478,"ysyxSoCFull asic chipMaster chiplink mbypass auto_in_1_a_bits_source", false,-1, 5,0);
        tracep->declBus(c+479,"ysyxSoCFull asic chipMaster chiplink mbypass auto_in_1_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+480,"ysyxSoCFull asic chipMaster chiplink mbypass auto_in_1_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+481,"ysyxSoCFull asic chipMaster chiplink mbypass auto_in_1_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+482,"ysyxSoCFull asic chipMaster chiplink mbypass auto_in_1_c_ready", false,-1);
        tracep->declBit(c+18121,"ysyxSoCFull asic chipMaster chiplink mbypass auto_in_1_c_valid", false,-1);
        tracep->declBus(c+483,"ysyxSoCFull asic chipMaster chiplink mbypass auto_in_1_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+484,"ysyxSoCFull asic chipMaster chiplink mbypass auto_in_1_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+485,"ysyxSoCFull asic chipMaster chiplink mbypass auto_in_1_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+486,"ysyxSoCFull asic chipMaster chiplink mbypass auto_in_1_c_bits_source", false,-1, 5,0);
        tracep->declBus(c+487,"ysyxSoCFull asic chipMaster chiplink mbypass auto_in_1_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+488,"ysyxSoCFull asic chipMaster chiplink mbypass auto_in_1_d_ready", false,-1);
        tracep->declBit(c+489,"ysyxSoCFull asic chipMaster chiplink mbypass auto_in_1_d_valid", false,-1);
        tracep->declBus(c+196,"ysyxSoCFull asic chipMaster chiplink mbypass auto_in_1_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+197,"ysyxSoCFull asic chipMaster chiplink mbypass auto_in_1_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+198,"ysyxSoCFull asic chipMaster chiplink mbypass auto_in_1_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+199,"ysyxSoCFull asic chipMaster chiplink mbypass auto_in_1_d_bits_source", false,-1, 5,0);
        tracep->declBit(c+200,"ysyxSoCFull asic chipMaster chiplink mbypass auto_in_1_d_bits_denied", false,-1);
        tracep->declBus(c+201,"ysyxSoCFull asic chipMaster chiplink mbypass auto_in_1_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+490,"ysyxSoCFull asic chipMaster chiplink mbypass auto_in_1_e_ready", false,-1);
        tracep->declBit(c+18122,"ysyxSoCFull asic chipMaster chiplink mbypass auto_in_1_e_valid", false,-1);
        tracep->declBit(c+491,"ysyxSoCFull asic chipMaster chiplink mbypass auto_in_1_e_bits_sink", false,-1);
        tracep->declBit(c+19117,"ysyxSoCFull asic chipMaster chiplink mbypass auto_out_a_ready", false,-1);
        tracep->declBit(c+19118,"ysyxSoCFull asic chipMaster chiplink mbypass auto_out_a_valid", false,-1);
        tracep->declBus(c+185,"ysyxSoCFull asic chipMaster chiplink mbypass auto_out_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+186,"ysyxSoCFull asic chipMaster chiplink mbypass auto_out_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+187,"ysyxSoCFull asic chipMaster chiplink mbypass auto_out_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+188,"ysyxSoCFull asic chipMaster chiplink mbypass auto_out_a_bits_source", false,-1, 5,0);
        tracep->declBus(c+189,"ysyxSoCFull asic chipMaster chiplink mbypass auto_out_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+190,"ysyxSoCFull asic chipMaster chiplink mbypass auto_out_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+191,"ysyxSoCFull asic chipMaster chiplink mbypass auto_out_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+192,"ysyxSoCFull asic chipMaster chiplink mbypass auto_out_c_ready", false,-1);
        tracep->declBit(c+18117,"ysyxSoCFull asic chipMaster chiplink mbypass auto_out_c_valid", false,-1);
        tracep->declBus(c+137,"ysyxSoCFull asic chipMaster chiplink mbypass auto_out_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+138,"ysyxSoCFull asic chipMaster chiplink mbypass auto_out_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+139,"ysyxSoCFull asic chipMaster chiplink mbypass auto_out_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+193,"ysyxSoCFull asic chipMaster chiplink mbypass auto_out_c_bits_source", false,-1, 5,0);
        tracep->declBus(c+141,"ysyxSoCFull asic chipMaster chiplink mbypass auto_out_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+194,"ysyxSoCFull asic chipMaster chiplink mbypass auto_out_d_ready", false,-1);
        tracep->declBit(c+195,"ysyxSoCFull asic chipMaster chiplink mbypass auto_out_d_valid", false,-1);
        tracep->declBus(c+196,"ysyxSoCFull asic chipMaster chiplink mbypass auto_out_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+197,"ysyxSoCFull asic chipMaster chiplink mbypass auto_out_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+198,"ysyxSoCFull asic chipMaster chiplink mbypass auto_out_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+199,"ysyxSoCFull asic chipMaster chiplink mbypass auto_out_d_bits_source", false,-1, 5,0);
        tracep->declBit(c+200,"ysyxSoCFull asic chipMaster chiplink mbypass auto_out_d_bits_denied", false,-1);
        tracep->declBus(c+201,"ysyxSoCFull asic chipMaster chiplink mbypass auto_out_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+202,"ysyxSoCFull asic chipMaster chiplink mbypass auto_out_d_bits_corrupt", false,-1);
        tracep->declBit(c+150,"ysyxSoCFull asic chipMaster chiplink mbypass auto_out_e_ready", false,-1);
        tracep->declBit(c+18115,"ysyxSoCFull asic chipMaster chiplink mbypass auto_out_e_valid", false,-1);
        tracep->declBit(c+151,"ysyxSoCFull asic chipMaster chiplink mbypass auto_out_e_bits_sink", false,-1);
        tracep->declBit(c+19208,"ysyxSoCFull asic chipMaster chiplink mbypass io_bypass", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_reset", false,-1);
        tracep->declBit(c+565,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_io_in_d_valid", false,-1);
        tracep->declBus(c+196,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+197,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+198,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_io_in_d_bits_size", false,-1, 2,0);
        tracep->declBit(c+566,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_io_in_d_bits_source", false,-1);
        tracep->declBit(c+200,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_io_in_d_bits_denied", false,-1);
        tracep->declBit(c+202,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_io_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1_reset", false,-1);
        tracep->declBit(c+19213,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1_io_in_a_ready", false,-1);
        tracep->declBit(c+18120,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1_io_in_a_valid", false,-1);
        tracep->declBus(c+475,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1_io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+476,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1_io_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+477,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1_io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+478,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1_io_in_a_bits_source", false,-1, 5,0);
        tracep->declBus(c+479,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1_io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+480,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1_io_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+567,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1_io_in_c_ready", false,-1);
        tracep->declBit(c+18121,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1_io_in_c_valid", false,-1);
        tracep->declBus(c+483,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1_io_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+484,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1_io_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+485,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1_io_in_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+486,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1_io_in_c_bits_source", false,-1, 5,0);
        tracep->declBus(c+487,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1_io_in_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+488,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1_io_in_d_ready", false,-1);
        tracep->declBit(c+568,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1_io_in_d_valid", false,-1);
        tracep->declBus(c+196,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1_io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+197,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1_io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+198,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1_io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+199,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1_io_in_d_bits_source", false,-1, 5,0);
        tracep->declBit(c+200,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1_io_in_d_bits_denied", false,-1);
        tracep->declBit(c+202,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1_io_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+490,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1_io_in_e_ready", false,-1);
        tracep->declBit(c+18122,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1_io_in_e_valid", false,-1);
        tracep->declBit(c+491,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1_io_in_e_bits_sink", false,-1);
        tracep->declBit(c+569,"ysyxSoCFull asic chipMaster chiplink mbypass bypass", false,-1);
        tracep->declBus(c+570,"ysyxSoCFull asic chipMaster chiplink mbypass flight", false,-1, 7,0);
        tracep->declBus(c+571,"ysyxSoCFull asic chipMaster chiplink mbypass stall_counter", false,-1, 3,0);
        tracep->declBit(c+572,"ysyxSoCFull asic chipMaster chiplink mbypass stall_first", false,-1);
        tracep->declBit(c+19214,"ysyxSoCFull asic chipMaster chiplink mbypass stall", false,-1);
        tracep->declBit(c+20795,"ysyxSoCFull asic chipMaster chiplink mbypass out_a_valid", false,-1);
        tracep->declBus(c+573,"ysyxSoCFull asic chipMaster chiplink mbypass out_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+574,"ysyxSoCFull asic chipMaster chiplink mbypass beats1_decode", false,-1, 3,0);
        tracep->declBus(c+575,"ysyxSoCFull asic chipMaster chiplink mbypass out_a_bits_opcode", false,-1, 2,0);
        tracep->declBit(c+576,"ysyxSoCFull asic chipMaster chiplink mbypass beats1_opdata", false,-1);
        tracep->declBus(c+577,"ysyxSoCFull asic chipMaster chiplink mbypass counter", false,-1, 3,0);
        tracep->declBus(c+578,"ysyxSoCFull asic chipMaster chiplink mbypass counter1", false,-1, 3,0);
        tracep->declBit(c+579,"ysyxSoCFull asic chipMaster chiplink mbypass a_first", false,-1);
        tracep->declBit(c+580,"ysyxSoCFull asic chipMaster chiplink mbypass divertprobes", false,-1);
        tracep->declBit(c+581,"ysyxSoCFull asic chipMaster chiplink mbypass bypass_c", false,-1);
        tracep->declBit(c+16347,"ysyxSoCFull asic chipMaster chiplink mbypass out_c_valid", false,-1);
        tracep->declBus(c+582,"ysyxSoCFull asic chipMaster chiplink mbypass out_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+583,"ysyxSoCFull asic chipMaster chiplink mbypass beats1_decode_2", false,-1, 3,0);
        tracep->declBus(c+584,"ysyxSoCFull asic chipMaster chiplink mbypass out_c_bits_opcode", false,-1, 2,0);
        tracep->declBit(c+585,"ysyxSoCFull asic chipMaster chiplink mbypass beats1_opdata_2", false,-1);
        tracep->declBus(c+586,"ysyxSoCFull asic chipMaster chiplink mbypass beats1_2", false,-1, 3,0);
        tracep->declBus(c+587,"ysyxSoCFull asic chipMaster chiplink mbypass counter_2", false,-1, 3,0);
        tracep->declBus(c+588,"ysyxSoCFull asic chipMaster chiplink mbypass counter1_2", false,-1, 3,0);
        tracep->declBit(c+589,"ysyxSoCFull asic chipMaster chiplink mbypass c_first", false,-1);
        tracep->declBit(c+590,"ysyxSoCFull asic chipMaster chiplink mbypass c_last", false,-1);
        tracep->declBit(c+591,"ysyxSoCFull asic chipMaster chiplink mbypass out_d_ready", false,-1);
        tracep->declBus(c+592,"ysyxSoCFull asic chipMaster chiplink mbypass beats1_decode_3", false,-1, 3,0);
        tracep->declBit(c+593,"ysyxSoCFull asic chipMaster chiplink mbypass beats1_opdata_3", false,-1);
        tracep->declBus(c+594,"ysyxSoCFull asic chipMaster chiplink mbypass beats1_3", false,-1, 3,0);
        tracep->declBus(c+595,"ysyxSoCFull asic chipMaster chiplink mbypass counter_3", false,-1, 3,0);
        tracep->declBus(c+596,"ysyxSoCFull asic chipMaster chiplink mbypass counter1_3", false,-1, 3,0);
        tracep->declBit(c+597,"ysyxSoCFull asic chipMaster chiplink mbypass d_first", false,-1);
        tracep->declBit(c+598,"ysyxSoCFull asic chipMaster chiplink mbypass d_last", false,-1);
        tracep->declBit(c+16348,"ysyxSoCFull asic chipMaster chiplink mbypass out_e_valid", false,-1);
        tracep->declBit(c+16349,"ysyxSoCFull asic chipMaster chiplink mbypass done_4", false,-1);
        tracep->declBit(c+599,"ysyxSoCFull asic chipMaster chiplink mbypass c_request", false,-1);
        tracep->declBit(c+600,"ysyxSoCFull asic chipMaster chiplink mbypass c_response", false,-1);
        tracep->declBit(c+601,"ysyxSoCFull asic chipMaster chiplink mbypass d_request", false,-1);
        tracep->declBit(c+16885,"ysyxSoCFull asic chipMaster chiplink mbypass inc_hi_hi_hi", false,-1);
        tracep->declBit(c+16350,"ysyxSoCFull asic chipMaster chiplink mbypass inc_lo_hi", false,-1);
        tracep->declBit(c+602,"ysyxSoCFull asic chipMaster chiplink mbypass inc_hi_hi_lo", false,-1);
        tracep->declBus(c+19215,"ysyxSoCFull asic chipMaster chiplink mbypass inc", false,-1, 4,0);
        tracep->declBit(c+16351,"ysyxSoCFull asic chipMaster chiplink mbypass dec_lo_hi", false,-1);
        tracep->declBit(c+603,"ysyxSoCFull asic chipMaster chiplink mbypass dec_hi_hi_lo", false,-1);
        tracep->declBus(c+18128,"ysyxSoCFull asic chipMaster chiplink mbypass dec", false,-1, 4,0);
        tracep->declBus(c+19216,"ysyxSoCFull asic chipMaster chiplink mbypass next_flight", false,-1, 7,0);
        tracep->declBus(c+604,"ysyxSoCFull asic chipMaster chiplink mbypass stall_counter1", false,-1, 3,0);
        tracep->declBit(c+16886,"ysyxSoCFull asic chipMaster chiplink mbypass in1_a_ready", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink mbypass monitor clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster chiplink mbypass monitor reset", false,-1);
        tracep->declBit(c+565,"ysyxSoCFull asic chipMaster chiplink mbypass monitor io_in_d_valid", false,-1);
        tracep->declBus(c+196,"ysyxSoCFull asic chipMaster chiplink mbypass monitor io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+197,"ysyxSoCFull asic chipMaster chiplink mbypass monitor io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+198,"ysyxSoCFull asic chipMaster chiplink mbypass monitor io_in_d_bits_size", false,-1, 2,0);
        tracep->declBit(c+566,"ysyxSoCFull asic chipMaster chiplink mbypass monitor io_in_d_bits_source", false,-1);
        tracep->declBit(c+200,"ysyxSoCFull asic chipMaster chiplink mbypass monitor io_in_d_bits_denied", false,-1);
        tracep->declBit(c+202,"ysyxSoCFull asic chipMaster chiplink mbypass monitor io_in_d_bits_corrupt", false,-1);
        tracep->declBus(c+4,"ysyxSoCFull asic chipMaster chiplink mbypass monitor plusarg_reader_out", false,-1, 31,0);
        tracep->declBus(c+5,"ysyxSoCFull asic chipMaster chiplink mbypass monitor plusarg_reader_1_out", false,-1, 31,0);
        tracep->declBus(c+592,"ysyxSoCFull asic chipMaster chiplink mbypass monitor d_first_beats1_decode", false,-1, 3,0);
        tracep->declBit(c+593,"ysyxSoCFull asic chipMaster chiplink mbypass monitor d_first_beats1_opdata", false,-1);
        tracep->declBus(c+605,"ysyxSoCFull asic chipMaster chiplink mbypass monitor d_first_counter", false,-1, 3,0);
        tracep->declBus(c+606,"ysyxSoCFull asic chipMaster chiplink mbypass monitor d_first_counter1", false,-1, 3,0);
        tracep->declBit(c+607,"ysyxSoCFull asic chipMaster chiplink mbypass monitor d_first", false,-1);
        tracep->declBus(c+608,"ysyxSoCFull asic chipMaster chiplink mbypass monitor opcode_1", false,-1, 2,0);
        tracep->declBus(c+609,"ysyxSoCFull asic chipMaster chiplink mbypass monitor param_1", false,-1, 1,0);
        tracep->declBus(c+610,"ysyxSoCFull asic chipMaster chiplink mbypass monitor size_1", false,-1, 2,0);
        tracep->declBit(c+611,"ysyxSoCFull asic chipMaster chiplink mbypass monitor source_1", false,-1);
        tracep->declBit(c+612,"ysyxSoCFull asic chipMaster chiplink mbypass monitor denied", false,-1);
        tracep->declBus(c+613,"ysyxSoCFull asic chipMaster chiplink mbypass monitor inflight_opcodes", false,-1, 3,0);
        tracep->declBus(c+614,"ysyxSoCFull asic chipMaster chiplink mbypass monitor inflight_sizes", false,-1, 3,0);
        tracep->declBus(c+615,"ysyxSoCFull asic chipMaster chiplink mbypass monitor d_first_counter_1", false,-1, 3,0);
        tracep->declBus(c+616,"ysyxSoCFull asic chipMaster chiplink mbypass monitor d_first_counter1_1", false,-1, 3,0);
        tracep->declBit(c+617,"ysyxSoCFull asic chipMaster chiplink mbypass monitor d_first_1", false,-1);
        tracep->declBus(c+618,"ysyxSoCFull asic chipMaster chiplink mbypass monitor a_opcode_lookup", false,-1, 3,0);
        tracep->declBus(c+619,"ysyxSoCFull asic chipMaster chiplink mbypass monitor a_size_lookup", false,-1, 3,0);
        tracep->declBus(c+620,"ysyxSoCFull asic chipMaster chiplink mbypass monitor d_opcodes_clr", false,-1, 3,0);
        tracep->declBus(c+621,"ysyxSoCFull asic chipMaster chiplink mbypass monitor inflight_sizes_1", false,-1, 3,0);
        tracep->declBus(c+622,"ysyxSoCFull asic chipMaster chiplink mbypass monitor d_first_counter_2", false,-1, 3,0);
        tracep->declBus(c+623,"ysyxSoCFull asic chipMaster chiplink mbypass monitor d_first_counter1_2", false,-1, 3,0);
        tracep->declBit(c+624,"ysyxSoCFull asic chipMaster chiplink mbypass monitor d_first_2", false,-1);
        tracep->declBus(c+625,"ysyxSoCFull asic chipMaster chiplink mbypass monitor c_size_lookup", false,-1, 3,0);
        tracep->declBus(c+626,"ysyxSoCFull asic chipMaster chiplink mbypass monitor d_opcodes_clr_1", false,-1, 3,0);
        tracep->declBit(c+627,"ysyxSoCFull asic chipMaster chiplink mbypass monitor inflight_2", false,-1);
        tracep->declBus(c+628,"ysyxSoCFull asic chipMaster chiplink mbypass monitor d_first_counter_3", false,-1, 3,0);
        tracep->declBus(c+629,"ysyxSoCFull asic chipMaster chiplink mbypass monitor d_first_counter1_3", false,-1, 3,0);
        tracep->declBit(c+630,"ysyxSoCFull asic chipMaster chiplink mbypass monitor d_first_3", false,-1);
        tracep->declBit(c+631,"ysyxSoCFull asic chipMaster chiplink mbypass monitor d_set", false,-1);
        tracep->declArray(c+20822,"ysyxSoCFull asic chipMaster chiplink mbypass monitor plusarg_reader FORMAT", false,-1, 151,0);
        tracep->declBus(c+20827,"ysyxSoCFull asic chipMaster chiplink mbypass monitor plusarg_reader WIDTH", false,-1, 31,0);
        tracep->declBus(c+20828,"ysyxSoCFull asic chipMaster chiplink mbypass monitor plusarg_reader DEFAULT", false,-1, 31,0);
        tracep->declBus(c+4,"ysyxSoCFull asic chipMaster chiplink mbypass monitor plusarg_reader out", false,-1, 31,0);
        tracep->declBus(c+4,"ysyxSoCFull asic chipMaster chiplink mbypass monitor plusarg_reader myplus", false,-1, 31,0);
        tracep->declArray(c+20822,"ysyxSoCFull asic chipMaster chiplink mbypass monitor plusarg_reader_1 FORMAT", false,-1, 151,0);
        tracep->declBus(c+20827,"ysyxSoCFull asic chipMaster chiplink mbypass monitor plusarg_reader_1 WIDTH", false,-1, 31,0);
        tracep->declBus(c+20828,"ysyxSoCFull asic chipMaster chiplink mbypass monitor plusarg_reader_1 DEFAULT", false,-1, 31,0);
        tracep->declBus(c+5,"ysyxSoCFull asic chipMaster chiplink mbypass monitor plusarg_reader_1 out", false,-1, 31,0);
        tracep->declBus(c+5,"ysyxSoCFull asic chipMaster chiplink mbypass monitor plusarg_reader_1 myplus", false,-1, 31,0);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 reset", false,-1);
        tracep->declBit(c+19213,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 io_in_a_ready", false,-1);
        tracep->declBit(c+18120,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 io_in_a_valid", false,-1);
        tracep->declBus(c+475,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+476,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 io_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+477,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+478,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 io_in_a_bits_source", false,-1, 5,0);
        tracep->declBus(c+479,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+480,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 io_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+567,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 io_in_c_ready", false,-1);
        tracep->declBit(c+18121,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 io_in_c_valid", false,-1);
        tracep->declBus(c+483,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 io_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+484,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 io_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+485,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 io_in_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+486,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 io_in_c_bits_source", false,-1, 5,0);
        tracep->declBus(c+487,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 io_in_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+488,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 io_in_d_ready", false,-1);
        tracep->declBit(c+568,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 io_in_d_valid", false,-1);
        tracep->declBus(c+196,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+197,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+198,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+199,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 io_in_d_bits_source", false,-1, 5,0);
        tracep->declBit(c+200,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 io_in_d_bits_denied", false,-1);
        tracep->declBit(c+202,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 io_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+490,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 io_in_e_ready", false,-1);
        tracep->declBit(c+18122,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 io_in_e_valid", false,-1);
        tracep->declBit(c+491,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 io_in_e_bits_sink", false,-1);
        tracep->declBus(c+6,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 plusarg_reader_out", false,-1, 31,0);
        tracep->declBus(c+7,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 plusarg_reader_1_out", false,-1, 31,0);
        tracep->declBit(c+632,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 source_ok", false,-1);
        tracep->declBus(c+633,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 is_aligned_mask", false,-1, 5,0);
        tracep->declBit(c+634,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 is_aligned", false,-1);
        tracep->declBit(c+635,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 mask_sizeOH_shiftAmount", false,-1);
        tracep->declBus(c+636,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 mask_sizeOH", false,-1, 1,0);
        tracep->declBit(c+637,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 mask_size", false,-1);
        tracep->declBit(c+638,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 mask_bit", false,-1);
        tracep->declBit(c+639,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 mask_nbit", false,-1);
        tracep->declBit(c+640,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 mask_acc", false,-1);
        tracep->declBit(c+641,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 mask_acc_1", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 mask_size_1", false,-1);
        tracep->declBit(c+642,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 mask_bit_1", false,-1);
        tracep->declBit(c+643,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 mask_nbit_1", false,-1);
        tracep->declBit(c+644,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 mask_eq_2", false,-1);
        tracep->declBit(c+645,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 mask_lo_lo", false,-1);
        tracep->declBit(c+646,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 mask_eq_3", false,-1);
        tracep->declBit(c+647,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 mask_lo_hi", false,-1);
        tracep->declBit(c+648,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 mask_eq_4", false,-1);
        tracep->declBit(c+649,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 mask_hi_lo", false,-1);
        tracep->declBit(c+650,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 mask_eq_5", false,-1);
        tracep->declBit(c+651,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 mask_hi_hi", false,-1);
        tracep->declBus(c+652,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 mask", false,-1, 3,0);
        tracep->declBit(c+653,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 source_ok_1", false,-1);
        tracep->declBit(c+654,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 source_ok_2", false,-1);
        tracep->declBus(c+655,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 is_aligned_mask_2", false,-1, 5,0);
        tracep->declBit(c+656,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 is_aligned_2", false,-1);
        tracep->declBit(c+657,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 address_ok_1", false,-1);
        tracep->declBit(c+658,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 sink_ok_1", false,-1);
        tracep->declBus(c+659,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 a_first_beats1_decode", false,-1, 3,0);
        tracep->declBit(c+660,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 a_first_beats1_opdata", false,-1);
        tracep->declBus(c+661,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 a_first_counter", false,-1, 3,0);
        tracep->declBus(c+662,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 a_first_counter1", false,-1, 3,0);
        tracep->declBit(c+663,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 a_first", false,-1);
        tracep->declBus(c+664,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 opcode", false,-1, 2,0);
        tracep->declBus(c+665,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 param", false,-1, 2,0);
        tracep->declBus(c+666,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 size", false,-1, 2,0);
        tracep->declBus(c+667,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 source", false,-1, 5,0);
        tracep->declBus(c+668,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 address", false,-1, 31,0);
        tracep->declBus(c+592,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 d_first_beats1_decode", false,-1, 3,0);
        tracep->declBit(c+593,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 d_first_beats1_opdata", false,-1);
        tracep->declBus(c+669,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 d_first_counter", false,-1, 3,0);
        tracep->declBus(c+670,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 d_first_counter1", false,-1, 3,0);
        tracep->declBit(c+671,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 d_first", false,-1);
        tracep->declBus(c+672,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 opcode_1", false,-1, 2,0);
        tracep->declBus(c+673,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 param_1", false,-1, 1,0);
        tracep->declBus(c+674,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 size_1", false,-1, 2,0);
        tracep->declBus(c+675,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 source_1", false,-1, 5,0);
        tracep->declBit(c+676,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 denied", false,-1);
        tracep->declBus(c+677,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 c_first_beats1_decode", false,-1, 3,0);
        tracep->declBit(c+678,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 c_first_beats1_opdata", false,-1);
        tracep->declBus(c+679,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 c_first_counter", false,-1, 3,0);
        tracep->declBus(c+680,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 c_first_counter1", false,-1, 3,0);
        tracep->declBit(c+681,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 c_first", false,-1);
        tracep->declBus(c+682,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 opcode_3", false,-1, 2,0);
        tracep->declBus(c+683,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 param_3", false,-1, 2,0);
        tracep->declBus(c+684,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 size_3", false,-1, 2,0);
        tracep->declBus(c+685,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 source_3", false,-1, 5,0);
        tracep->declBus(c+686,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 address_2", false,-1, 31,0);
        tracep->declQuad(c+687,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 inflight", false,-1, 63,0);
        tracep->declArray(c+689,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 inflight_opcodes", false,-1, 255,0);
        tracep->declArray(c+697,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 inflight_sizes", false,-1, 255,0);
        tracep->declBus(c+705,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 a_first_counter_1", false,-1, 3,0);
        tracep->declBus(c+706,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 a_first_counter1_1", false,-1, 3,0);
        tracep->declBit(c+707,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 a_first_1", false,-1);
        tracep->declBus(c+708,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 d_first_counter_1", false,-1, 3,0);
        tracep->declBus(c+709,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 d_first_counter1_1", false,-1, 3,0);
        tracep->declBit(c+710,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 d_first_1", false,-1);
        tracep->declQuad(c+18129,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 a_set_wo_ready", false,-1, 63,0);
        tracep->declBus(c+16887,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 a_opcodes_set_interm", false,-1, 3,0);
        tracep->declBus(c+16888,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 a_sizes_set_interm", false,-1, 3,0);
        tracep->declQuad(c+16889,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 a_set", false,-1, 63,0);
        tracep->declQuad(c+711,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 d_clr_wo_ready", false,-1, 63,0);
        tracep->declQuad(c+713,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 d_clr", false,-1, 63,0);
        tracep->declBit(c+16352,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 same_cycle_resp", false,-1);
        tracep->declBus(c+715,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 a_opcode_lookup", false,-1, 3,0);
        tracep->declBus(c+716,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 a_size_lookup", false,-1, 3,0);
        tracep->declArray(c+16891,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 a_opcodes_set", false,-1, 255,0);
        tracep->declArray(c+717,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 d_opcodes_clr", false,-1, 255,0);
        tracep->declArray(c+16899,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 a_sizes_set", false,-1, 255,0);
        tracep->declBus(c+725,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 watchdog", false,-1, 31,0);
        tracep->declQuad(c+726,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 inflight_1", false,-1, 63,0);
        tracep->declArray(c+728,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 inflight_sizes_1", false,-1, 255,0);
        tracep->declBus(c+736,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 c_first_counter_1", false,-1, 3,0);
        tracep->declBus(c+737,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 c_first_counter1_1", false,-1, 3,0);
        tracep->declBit(c+738,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 c_first_1", false,-1);
        tracep->declBus(c+739,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 d_first_counter_2", false,-1, 3,0);
        tracep->declBus(c+740,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 d_first_counter1_2", false,-1, 3,0);
        tracep->declBit(c+741,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 d_first_2", false,-1);
        tracep->declQuad(c+16353,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 c_set_wo_ready", false,-1, 63,0);
        tracep->declBus(c+16355,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 c_sizes_set_interm", false,-1, 3,0);
        tracep->declQuad(c+16356,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 c_set", false,-1, 63,0);
        tracep->declQuad(c+742,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 d_clr_wo_ready_1", false,-1, 63,0);
        tracep->declQuad(c+744,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 d_clr_1", false,-1, 63,0);
        tracep->declBit(c+16358,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 same_cycle_resp_1", false,-1);
        tracep->declBus(c+746,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 c_size_lookup", false,-1, 3,0);
        tracep->declArray(c+747,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 d_opcodes_clr_1", false,-1, 255,0);
        tracep->declArray(c+16359,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 c_sizes_set", false,-1, 255,0);
        tracep->declBus(c+755,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 watchdog_1", false,-1, 31,0);
        tracep->declBit(c+756,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 inflight_2", false,-1);
        tracep->declBus(c+757,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 d_first_counter_3", false,-1, 3,0);
        tracep->declBus(c+758,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 d_first_counter1_3", false,-1, 3,0);
        tracep->declBit(c+759,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 d_first_3", false,-1);
        tracep->declBit(c+760,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 d_set", false,-1);
        tracep->declBit(c+16367,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 e_clr", false,-1);
        tracep->declArray(c+20822,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 plusarg_reader FORMAT", false,-1, 151,0);
        tracep->declBus(c+20827,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 plusarg_reader WIDTH", false,-1, 31,0);
        tracep->declBus(c+20828,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 plusarg_reader DEFAULT", false,-1, 31,0);
        tracep->declBus(c+6,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 plusarg_reader out", false,-1, 31,0);
        tracep->declBus(c+6,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 plusarg_reader myplus", false,-1, 31,0);
        tracep->declArray(c+20822,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 plusarg_reader_1 FORMAT", false,-1, 151,0);
        tracep->declBus(c+20827,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 plusarg_reader_1 WIDTH", false,-1, 31,0);
        tracep->declBus(c+20828,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 plusarg_reader_1 DEFAULT", false,-1, 31,0);
        tracep->declBus(c+7,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 plusarg_reader_1 out", false,-1, 31,0);
        tracep->declBus(c+7,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 plusarg_reader_1 myplus", false,-1, 31,0);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink sinkA clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster chiplink sinkA reset", false,-1);
        tracep->declBit(c+466,"ysyxSoCFull asic chipMaster chiplink sinkA io_a_ready", false,-1);
        tracep->declBit(c+19204,"ysyxSoCFull asic chipMaster chiplink sinkA io_a_valid", false,-1);
        tracep->declBus(c+169,"ysyxSoCFull asic chipMaster chiplink sinkA io_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+170,"ysyxSoCFull asic chipMaster chiplink sinkA io_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+171,"ysyxSoCFull asic chipMaster chiplink sinkA io_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+172,"ysyxSoCFull asic chipMaster chiplink sinkA io_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+173,"ysyxSoCFull asic chipMaster chiplink sinkA io_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+174,"ysyxSoCFull asic chipMaster chiplink sinkA io_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+492,"ysyxSoCFull asic chipMaster chiplink sinkA io_q_ready", false,-1);
        tracep->declBit(c+19209,"ysyxSoCFull asic chipMaster chiplink sinkA io_q_valid", false,-1);
        tracep->declBus(c+493,"ysyxSoCFull asic chipMaster chiplink sinkA io_q_bits_data", false,-1, 31,0);
        tracep->declBit(c+494,"ysyxSoCFull asic chipMaster chiplink sinkA io_q_bits_last", false,-1);
        tracep->declBus(c+495,"ysyxSoCFull asic chipMaster chiplink sinkA io_q_bits_beats", false,-1, 6,0);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink sinkA inject_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster chiplink sinkA inject_reset", false,-1);
        tracep->declBit(c+761,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_last", false,-1);
        tracep->declBit(c+762,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_o_last", false,-1);
        tracep->declBit(c+763,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_ready", false,-1);
        tracep->declBit(c+19209,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_valid", false,-1);
        tracep->declBus(c+764,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+765,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_bits_param", false,-1, 2,0);
        tracep->declBus(c+766,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_bits_size", false,-1, 2,0);
        tracep->declBus(c+767,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_bits_source", false,-1, 3,0);
        tracep->declBus(c+768,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_bits_address", false,-1, 31,0);
        tracep->declBus(c+769,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_bits_mask", false,-1, 3,0);
        tracep->declBus(c+770,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_bits_data", false,-1, 31,0);
        tracep->declBit(c+771,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_o_ready", false,-1);
        tracep->declBit(c+19209,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_o_valid", false,-1);
        tracep->declBus(c+764,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_o_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+765,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_o_bits_param", false,-1, 2,0);
        tracep->declBus(c+766,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_o_bits_size", false,-1, 2,0);
        tracep->declBus(c+767,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_o_bits_source", false,-1, 3,0);
        tracep->declBus(c+768,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_o_bits_address", false,-1, 31,0);
        tracep->declBus(c+772,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_o_bits_data", false,-1, 31,0);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q_reset", false,-1);
        tracep->declBit(c+466,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q_io_enq_ready", false,-1);
        tracep->declBit(c+19204,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q_io_enq_valid", false,-1);
        tracep->declBus(c+169,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q_io_enq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+170,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q_io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+171,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q_io_enq_bits_source", false,-1, 3,0);
        tracep->declBus(c+172,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q_io_enq_bits_address", false,-1, 31,0);
        tracep->declBus(c+173,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q_io_enq_bits_mask", false,-1, 3,0);
        tracep->declBus(c+174,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q_io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+763,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q_io_deq_ready", false,-1);
        tracep->declBit(c+19209,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q_io_deq_valid", false,-1);
        tracep->declBus(c+764,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q_io_deq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+765,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q_io_deq_bits_param", false,-1, 2,0);
        tracep->declBus(c+766,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q_io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+767,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q_io_deq_bits_source", false,-1, 3,0);
        tracep->declBus(c+768,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q_io_deq_bits_address", false,-1, 31,0);
        tracep->declBus(c+769,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q_io_deq_bits_mask", false,-1, 3,0);
        tracep->declBus(c+770,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q_io_deq_bits_data", false,-1, 31,0);
        tracep->declBus(c+773,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_last_beats1_decode", false,-1, 3,0);
        tracep->declBit(c+774,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_last_beats1_opdata", false,-1);
        tracep->declBus(c+775,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_last_beats1", false,-1, 3,0);
        tracep->declBus(c+776,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_last_counter", false,-1, 3,0);
        tracep->declBus(c+777,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_last_counter1", false,-1, 3,0);
        tracep->declBit(c+778,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_last_first", false,-1);
        tracep->declBit(c+774,"ysyxSoCFull asic chipMaster chiplink sinkA a_hasData", false,-1);
        tracep->declBit(c+779,"ysyxSoCFull asic chipMaster chiplink sinkA a_partial", false,-1);
        tracep->declBus(c+780,"ysyxSoCFull asic chipMaster chiplink sinkA state", false,-1, 1,0);
        tracep->declBus(c+781,"ysyxSoCFull asic chipMaster chiplink sinkA header_hi_hi_hi", false,-1, 15,0);
        tracep->declBus(c+782,"ysyxSoCFull asic chipMaster chiplink sinkA header_hi_hi_lo", false,-1, 2,0);
        tracep->declBus(c+783,"ysyxSoCFull asic chipMaster chiplink sinkA header_hi_lo", false,-1, 3,0);
        tracep->declBus(c+765,"ysyxSoCFull asic chipMaster chiplink sinkA header_lo_hi_hi", false,-1, 2,0);
        tracep->declBus(c+764,"ysyxSoCFull asic chipMaster chiplink sinkA header_lo_hi_lo", false,-1, 2,0);
        tracep->declBus(c+784,"ysyxSoCFull asic chipMaster chiplink sinkA header", false,-1, 31,0);
        tracep->declBit(c+785,"ysyxSoCFull asic chipMaster chiplink sinkA isLastState", false,-1);
        tracep->declBus(c+766,"ysyxSoCFull asic chipMaster chiplink sinkA io_q_bits_beats_shiftAmount", false,-1, 2,0);
        tracep->declBus(c+786,"ysyxSoCFull asic chipMaster chiplink sinkA io_q_bits_beats_hi", false,-1, 3,0);
        tracep->declBit(c+787,"ysyxSoCFull asic chipMaster chiplink sinkA io_q_bits_beats_lo", false,-1);
        tracep->declBit(c+788,"ysyxSoCFull asic chipMaster chiplink sinkA io_q_bits_beats_hi_1", false,-1);
        tracep->declBit(c+789,"ysyxSoCFull asic chipMaster chiplink sinkA io_q_bits_beats_lo_1", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink sinkA inject clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster chiplink sinkA inject reset", false,-1);
        tracep->declBit(c+761,"ysyxSoCFull asic chipMaster chiplink sinkA inject io_i_last", false,-1);
        tracep->declBit(c+762,"ysyxSoCFull asic chipMaster chiplink sinkA inject io_o_last", false,-1);
        tracep->declBit(c+763,"ysyxSoCFull asic chipMaster chiplink sinkA inject io_i_ready", false,-1);
        tracep->declBit(c+19209,"ysyxSoCFull asic chipMaster chiplink sinkA inject io_i_valid", false,-1);
        tracep->declBus(c+764,"ysyxSoCFull asic chipMaster chiplink sinkA inject io_i_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+765,"ysyxSoCFull asic chipMaster chiplink sinkA inject io_i_bits_param", false,-1, 2,0);
        tracep->declBus(c+766,"ysyxSoCFull asic chipMaster chiplink sinkA inject io_i_bits_size", false,-1, 2,0);
        tracep->declBus(c+767,"ysyxSoCFull asic chipMaster chiplink sinkA inject io_i_bits_source", false,-1, 3,0);
        tracep->declBus(c+768,"ysyxSoCFull asic chipMaster chiplink sinkA inject io_i_bits_address", false,-1, 31,0);
        tracep->declBus(c+769,"ysyxSoCFull asic chipMaster chiplink sinkA inject io_i_bits_mask", false,-1, 3,0);
        tracep->declBus(c+770,"ysyxSoCFull asic chipMaster chiplink sinkA inject io_i_bits_data", false,-1, 31,0);
        tracep->declBit(c+771,"ysyxSoCFull asic chipMaster chiplink sinkA inject io_o_ready", false,-1);
        tracep->declBit(c+19209,"ysyxSoCFull asic chipMaster chiplink sinkA inject io_o_valid", false,-1);
        tracep->declBus(c+764,"ysyxSoCFull asic chipMaster chiplink sinkA inject io_o_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+765,"ysyxSoCFull asic chipMaster chiplink sinkA inject io_o_bits_param", false,-1, 2,0);
        tracep->declBus(c+766,"ysyxSoCFull asic chipMaster chiplink sinkA inject io_o_bits_size", false,-1, 2,0);
        tracep->declBus(c+767,"ysyxSoCFull asic chipMaster chiplink sinkA inject io_o_bits_source", false,-1, 3,0);
        tracep->declBus(c+768,"ysyxSoCFull asic chipMaster chiplink sinkA inject io_o_bits_address", false,-1, 31,0);
        tracep->declBus(c+772,"ysyxSoCFull asic chipMaster chiplink sinkA inject io_o_bits_data", false,-1, 31,0);
        tracep->declBus(c+790,"ysyxSoCFull asic chipMaster chiplink sinkA inject state", false,-1, 3,0);
        tracep->declBus(c+791,"ysyxSoCFull asic chipMaster chiplink sinkA inject shift", false,-1, 31,0);
        tracep->declBit(c+792,"ysyxSoCFull asic chipMaster chiplink sinkA inject full", false,-1);
        tracep->declBit(c+779,"ysyxSoCFull asic chipMaster chiplink sinkA inject partial", false,-1);
        tracep->declBit(c+793,"ysyxSoCFull asic chipMaster chiplink sinkA inject last", false,-1);
        tracep->declBus(c+794,"ysyxSoCFull asic chipMaster chiplink sinkA inject mixed_lo_lo_hi", false,-1, 7,0);
        tracep->declBus(c+795,"ysyxSoCFull asic chipMaster chiplink sinkA inject mixed_lo_hi_hi", false,-1, 7,0);
        tracep->declBus(c+796,"ysyxSoCFull asic chipMaster chiplink sinkA inject mixed_hi_lo_hi", false,-1, 7,0);
        tracep->declBus(c+797,"ysyxSoCFull asic chipMaster chiplink sinkA inject mixed_hi_hi_hi", false,-1, 7,0);
        tracep->declBit(c+798,"ysyxSoCFull asic chipMaster chiplink sinkA inject mixed_lo_lo_lo", false,-1);
        tracep->declBit(c+799,"ysyxSoCFull asic chipMaster chiplink sinkA inject mixed_lo_hi_lo", false,-1);
        tracep->declBit(c+800,"ysyxSoCFull asic chipMaster chiplink sinkA inject mixed_hi_lo_lo", false,-1);
        tracep->declBit(c+801,"ysyxSoCFull asic chipMaster chiplink sinkA inject mixed_hi_hi_lo", false,-1);
        tracep->declQuad(c+802,"ysyxSoCFull asic chipMaster chiplink sinkA inject mixed", false,-1, 35,0);
        tracep->declArray(c+804,"ysyxSoCFull asic chipMaster chiplink sinkA inject wide", false,-1, 98,0);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q reset", false,-1);
        tracep->declBit(c+466,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q io_enq_ready", false,-1);
        tracep->declBit(c+19204,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q io_enq_valid", false,-1);
        tracep->declBus(c+169,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q io_enq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+170,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+171,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q io_enq_bits_source", false,-1, 3,0);
        tracep->declBus(c+172,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q io_enq_bits_address", false,-1, 31,0);
        tracep->declBus(c+173,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q io_enq_bits_mask", false,-1, 3,0);
        tracep->declBus(c+174,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+763,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q io_deq_ready", false,-1);
        tracep->declBit(c+19209,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q io_deq_valid", false,-1);
        tracep->declBus(c+764,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q io_deq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+765,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q io_deq_bits_param", false,-1, 2,0);
        tracep->declBus(c+766,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+767,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q io_deq_bits_source", false,-1, 3,0);
        tracep->declBus(c+768,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q io_deq_bits_address", false,-1, 31,0);
        tracep->declBus(c+769,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q io_deq_bits_mask", false,-1, 3,0);
        tracep->declBus(c+770,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q io_deq_bits_data", false,-1, 31,0);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+808+i*1,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q ram_opcode", true,(i+0), 2,0);}}
        tracep->declBus(c+809,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q ram_opcode_io_deq_bits_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q ram_opcode_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+169,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q ram_opcode_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q ram_opcode_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q ram_opcode_MPORT_mask", false,-1);
        tracep->declBit(c+16907,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q ram_opcode_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+810+i*1,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q ram_param", true,(i+0), 2,0);}}
        tracep->declBus(c+811,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q ram_param_io_deq_bits_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q ram_param_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+20821,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q ram_param_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q ram_param_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q ram_param_MPORT_mask", false,-1);
        tracep->declBit(c+16907,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q ram_param_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+812+i*1,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q ram_size", true,(i+0), 2,0);}}
        tracep->declBus(c+813,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q ram_size_io_deq_bits_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q ram_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+170,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q ram_size_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q ram_size_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q ram_size_MPORT_mask", false,-1);
        tracep->declBit(c+16907,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q ram_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+814+i*1,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q ram_source", true,(i+0), 3,0);}}
        tracep->declBus(c+815,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q ram_source_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q ram_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+171,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q ram_source_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q ram_source_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q ram_source_MPORT_mask", false,-1);
        tracep->declBit(c+16907,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q ram_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+816+i*1,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q ram_address", true,(i+0), 31,0);}}
        tracep->declBus(c+817,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q ram_address_io_deq_bits_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q ram_address_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+172,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q ram_address_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q ram_address_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q ram_address_MPORT_mask", false,-1);
        tracep->declBit(c+16907,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q ram_address_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+818+i*1,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q ram_mask", true,(i+0), 3,0);}}
        tracep->declBus(c+819,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q ram_mask_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q ram_mask_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+173,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q ram_mask_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q ram_mask_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q ram_mask_MPORT_mask", false,-1);
        tracep->declBit(c+16907,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q ram_mask_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+820+i*1,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q ram_data", true,(i+0), 31,0);}}
        tracep->declBus(c+821,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q ram_data_io_deq_bits_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q ram_data_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+174,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q ram_data_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q ram_data_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q ram_data_MPORT_mask", false,-1);
        tracep->declBit(c+16907,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q ram_data_MPORT_en", false,-1);
        tracep->declBit(c+822,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q maybe_full", false,-1);
        tracep->declBit(c+466,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q empty", false,-1);
        tracep->declBit(c+16907,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q do_enq", false,-1);
        tracep->declBit(c+16908,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q do_deq", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink sinkB clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster chiplink sinkB reset", false,-1);
        tracep->declBit(c+496,"ysyxSoCFull asic chipMaster chiplink sinkB io_q_ready", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster chiplink sinkB io_q_valid", false,-1);
        tracep->declBus(c+497,"ysyxSoCFull asic chipMaster chiplink sinkB io_q_bits_data", false,-1, 31,0);
        tracep->declBit(c+498,"ysyxSoCFull asic chipMaster chiplink sinkB io_q_bits_last", false,-1);
        tracep->declBus(c+823,"ysyxSoCFull asic chipMaster chiplink sinkB state", false,-1, 1,0);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink sinkC clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster chiplink sinkC reset", false,-1);
        tracep->declBit(c+499,"ysyxSoCFull asic chipMaster chiplink sinkC io_q_ready", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster chiplink sinkC io_q_valid", false,-1);
        tracep->declBus(c+500,"ysyxSoCFull asic chipMaster chiplink sinkC io_q_bits_data", false,-1, 31,0);
        tracep->declBit(c+501,"ysyxSoCFull asic chipMaster chiplink sinkC io_q_bits_last", false,-1);
        tracep->declBus(c+824,"ysyxSoCFull asic chipMaster chiplink sinkC state", false,-1, 1,0);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink sinkD clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster chiplink sinkD reset", false,-1);
        tracep->declBit(c+488,"ysyxSoCFull asic chipMaster chiplink sinkD io_d_ready", false,-1);
        tracep->declBit(c+489,"ysyxSoCFull asic chipMaster chiplink sinkD io_d_valid", false,-1);
        tracep->declBus(c+196,"ysyxSoCFull asic chipMaster chiplink sinkD io_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+197,"ysyxSoCFull asic chipMaster chiplink sinkD io_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+198,"ysyxSoCFull asic chipMaster chiplink sinkD io_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+199,"ysyxSoCFull asic chipMaster chiplink sinkD io_d_bits_source", false,-1, 5,0);
        tracep->declBit(c+200,"ysyxSoCFull asic chipMaster chiplink sinkD io_d_bits_denied", false,-1);
        tracep->declBus(c+201,"ysyxSoCFull asic chipMaster chiplink sinkD io_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+502,"ysyxSoCFull asic chipMaster chiplink sinkD io_q_ready", false,-1);
        tracep->declBit(c+503,"ysyxSoCFull asic chipMaster chiplink sinkD io_q_valid", false,-1);
        tracep->declBus(c+19210,"ysyxSoCFull asic chipMaster chiplink sinkD io_q_bits_data", false,-1, 31,0);
        tracep->declBit(c+504,"ysyxSoCFull asic chipMaster chiplink sinkD io_q_bits_last", false,-1);
        tracep->declBus(c+505,"ysyxSoCFull asic chipMaster chiplink sinkD io_q_bits_beats", false,-1, 6,0);
        tracep->declBit(c+506,"ysyxSoCFull asic chipMaster chiplink sinkD io_a_tlSource_valid", false,-1);
        tracep->declBus(c+507,"ysyxSoCFull asic chipMaster chiplink sinkD io_a_tlSource_bits", false,-1, 5,0);
        tracep->declBus(c+16882,"ysyxSoCFull asic chipMaster chiplink sinkD io_a_clSource", false,-1, 15,0);
        tracep->declBit(c+508,"ysyxSoCFull asic chipMaster chiplink sinkD io_c_tlSource_valid", false,-1);
        tracep->declBus(c+507,"ysyxSoCFull asic chipMaster chiplink sinkD io_c_tlSource_bits", false,-1, 5,0);
        tracep->declBus(c+16346,"ysyxSoCFull asic chipMaster chiplink sinkD io_c_clSource", false,-1, 15,0);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink sinkD d_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster chiplink sinkD d_reset", false,-1);
        tracep->declBit(c+488,"ysyxSoCFull asic chipMaster chiplink sinkD d_io_enq_ready", false,-1);
        tracep->declBit(c+489,"ysyxSoCFull asic chipMaster chiplink sinkD d_io_enq_valid", false,-1);
        tracep->declBus(c+196,"ysyxSoCFull asic chipMaster chiplink sinkD d_io_enq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+197,"ysyxSoCFull asic chipMaster chiplink sinkD d_io_enq_bits_param", false,-1, 1,0);
        tracep->declBus(c+198,"ysyxSoCFull asic chipMaster chiplink sinkD d_io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+199,"ysyxSoCFull asic chipMaster chiplink sinkD d_io_enq_bits_source", false,-1, 5,0);
        tracep->declBit(c+200,"ysyxSoCFull asic chipMaster chiplink sinkD d_io_enq_bits_denied", false,-1);
        tracep->declBus(c+201,"ysyxSoCFull asic chipMaster chiplink sinkD d_io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+825,"ysyxSoCFull asic chipMaster chiplink sinkD d_io_deq_ready", false,-1);
        tracep->declBit(c+503,"ysyxSoCFull asic chipMaster chiplink sinkD d_io_deq_valid", false,-1);
        tracep->declBus(c+826,"ysyxSoCFull asic chipMaster chiplink sinkD d_io_deq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+827,"ysyxSoCFull asic chipMaster chiplink sinkD d_io_deq_bits_param", false,-1, 1,0);
        tracep->declBus(c+828,"ysyxSoCFull asic chipMaster chiplink sinkD d_io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+507,"ysyxSoCFull asic chipMaster chiplink sinkD d_io_deq_bits_source", false,-1, 5,0);
        tracep->declBit(c+829,"ysyxSoCFull asic chipMaster chiplink sinkD d_io_deq_bits_sink", false,-1);
        tracep->declBit(c+830,"ysyxSoCFull asic chipMaster chiplink sinkD d_io_deq_bits_denied", false,-1);
        tracep->declBus(c+831,"ysyxSoCFull asic chipMaster chiplink sinkD d_io_deq_bits_data", false,-1, 31,0);
        tracep->declBus(c+832,"ysyxSoCFull asic chipMaster chiplink sinkD state", false,-1, 1,0);
        tracep->declBus(c+833,"ysyxSoCFull asic chipMaster chiplink sinkD d_last_beats1_decode", false,-1, 3,0);
        tracep->declBit(c+834,"ysyxSoCFull asic chipMaster chiplink sinkD d_last_beats1_opdata", false,-1);
        tracep->declBus(c+835,"ysyxSoCFull asic chipMaster chiplink sinkD d_last_beats1", false,-1, 3,0);
        tracep->declBus(c+836,"ysyxSoCFull asic chipMaster chiplink sinkD d_last_counter", false,-1, 3,0);
        tracep->declBus(c+837,"ysyxSoCFull asic chipMaster chiplink sinkD d_last_counter1", false,-1, 3,0);
        tracep->declBit(c+838,"ysyxSoCFull asic chipMaster chiplink sinkD d_last_first", false,-1);
        tracep->declBit(c+839,"ysyxSoCFull asic chipMaster chiplink sinkD d_last", false,-1);
        tracep->declBit(c+840,"ysyxSoCFull asic chipMaster chiplink sinkD d_grant", false,-1);
        tracep->declBit(c+841,"ysyxSoCFull asic chipMaster chiplink sinkD relack", false,-1);
        tracep->declBus(c+842,"ysyxSoCFull asic chipMaster chiplink sinkD header_hi_hi_lo", false,-1, 2,0);
        tracep->declBus(c+20796,"ysyxSoCFull asic chipMaster chiplink sinkD header_hi_hi_hi", false,-1, 15,0);
        tracep->declBus(c+843,"ysyxSoCFull asic chipMaster chiplink sinkD header_hi_lo", false,-1, 3,0);
        tracep->declBus(c+826,"ysyxSoCFull asic chipMaster chiplink sinkD header_lo_hi_lo", false,-1, 2,0);
        tracep->declBus(c+20797,"ysyxSoCFull asic chipMaster chiplink sinkD header", false,-1, 31,0);
        tracep->declBit(c+844,"ysyxSoCFull asic chipMaster chiplink sinkD isLastState", false,-1);
        tracep->declBus(c+828,"ysyxSoCFull asic chipMaster chiplink sinkD io_q_bits_beats_shiftAmount", false,-1, 2,0);
        tracep->declBus(c+845,"ysyxSoCFull asic chipMaster chiplink sinkD io_q_bits_beats_hi", false,-1, 3,0);
        tracep->declBit(c+846,"ysyxSoCFull asic chipMaster chiplink sinkD io_q_bits_beats_lo", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink sinkD d clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster chiplink sinkD d reset", false,-1);
        tracep->declBit(c+488,"ysyxSoCFull asic chipMaster chiplink sinkD d io_enq_ready", false,-1);
        tracep->declBit(c+489,"ysyxSoCFull asic chipMaster chiplink sinkD d io_enq_valid", false,-1);
        tracep->declBus(c+196,"ysyxSoCFull asic chipMaster chiplink sinkD d io_enq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+197,"ysyxSoCFull asic chipMaster chiplink sinkD d io_enq_bits_param", false,-1, 1,0);
        tracep->declBus(c+198,"ysyxSoCFull asic chipMaster chiplink sinkD d io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+199,"ysyxSoCFull asic chipMaster chiplink sinkD d io_enq_bits_source", false,-1, 5,0);
        tracep->declBit(c+200,"ysyxSoCFull asic chipMaster chiplink sinkD d io_enq_bits_denied", false,-1);
        tracep->declBus(c+201,"ysyxSoCFull asic chipMaster chiplink sinkD d io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+825,"ysyxSoCFull asic chipMaster chiplink sinkD d io_deq_ready", false,-1);
        tracep->declBit(c+503,"ysyxSoCFull asic chipMaster chiplink sinkD d io_deq_valid", false,-1);
        tracep->declBus(c+826,"ysyxSoCFull asic chipMaster chiplink sinkD d io_deq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+827,"ysyxSoCFull asic chipMaster chiplink sinkD d io_deq_bits_param", false,-1, 1,0);
        tracep->declBus(c+828,"ysyxSoCFull asic chipMaster chiplink sinkD d io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+507,"ysyxSoCFull asic chipMaster chiplink sinkD d io_deq_bits_source", false,-1, 5,0);
        tracep->declBit(c+829,"ysyxSoCFull asic chipMaster chiplink sinkD d io_deq_bits_sink", false,-1);
        tracep->declBit(c+830,"ysyxSoCFull asic chipMaster chiplink sinkD d io_deq_bits_denied", false,-1);
        tracep->declBus(c+831,"ysyxSoCFull asic chipMaster chiplink sinkD d io_deq_bits_data", false,-1, 31,0);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+847+i*1,"ysyxSoCFull asic chipMaster chiplink sinkD d ram_opcode", true,(i+0), 2,0);}}
        tracep->declBus(c+848,"ysyxSoCFull asic chipMaster chiplink sinkD d ram_opcode_io_deq_bits_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster chiplink sinkD d ram_opcode_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+196,"ysyxSoCFull asic chipMaster chiplink sinkD d ram_opcode_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster chiplink sinkD d ram_opcode_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster chiplink sinkD d ram_opcode_MPORT_mask", false,-1);
        tracep->declBit(c+849,"ysyxSoCFull asic chipMaster chiplink sinkD d ram_opcode_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+850+i*1,"ysyxSoCFull asic chipMaster chiplink sinkD d ram_param", true,(i+0), 1,0);}}
        tracep->declBus(c+851,"ysyxSoCFull asic chipMaster chiplink sinkD d ram_param_io_deq_bits_MPORT_data", false,-1, 1,0);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster chiplink sinkD d ram_param_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+197,"ysyxSoCFull asic chipMaster chiplink sinkD d ram_param_MPORT_data", false,-1, 1,0);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster chiplink sinkD d ram_param_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster chiplink sinkD d ram_param_MPORT_mask", false,-1);
        tracep->declBit(c+849,"ysyxSoCFull asic chipMaster chiplink sinkD d ram_param_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+852+i*1,"ysyxSoCFull asic chipMaster chiplink sinkD d ram_size", true,(i+0), 2,0);}}
        tracep->declBus(c+853,"ysyxSoCFull asic chipMaster chiplink sinkD d ram_size_io_deq_bits_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster chiplink sinkD d ram_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+198,"ysyxSoCFull asic chipMaster chiplink sinkD d ram_size_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster chiplink sinkD d ram_size_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster chiplink sinkD d ram_size_MPORT_mask", false,-1);
        tracep->declBit(c+849,"ysyxSoCFull asic chipMaster chiplink sinkD d ram_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+854+i*1,"ysyxSoCFull asic chipMaster chiplink sinkD d ram_source", true,(i+0), 5,0);}}
        tracep->declBus(c+855,"ysyxSoCFull asic chipMaster chiplink sinkD d ram_source_io_deq_bits_MPORT_data", false,-1, 5,0);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster chiplink sinkD d ram_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+199,"ysyxSoCFull asic chipMaster chiplink sinkD d ram_source_MPORT_data", false,-1, 5,0);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster chiplink sinkD d ram_source_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster chiplink sinkD d ram_source_MPORT_mask", false,-1);
        tracep->declBit(c+849,"ysyxSoCFull asic chipMaster chiplink sinkD d ram_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+856+i*1,"ysyxSoCFull asic chipMaster chiplink sinkD d ram_sink", true,(i+0));}}
        tracep->declBit(c+857,"ysyxSoCFull asic chipMaster chiplink sinkD d ram_sink_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster chiplink sinkD d ram_sink_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster chiplink sinkD d ram_sink_MPORT_data", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster chiplink sinkD d ram_sink_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster chiplink sinkD d ram_sink_MPORT_mask", false,-1);
        tracep->declBit(c+849,"ysyxSoCFull asic chipMaster chiplink sinkD d ram_sink_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+858+i*1,"ysyxSoCFull asic chipMaster chiplink sinkD d ram_denied", true,(i+0));}}
        tracep->declBit(c+859,"ysyxSoCFull asic chipMaster chiplink sinkD d ram_denied_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster chiplink sinkD d ram_denied_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+200,"ysyxSoCFull asic chipMaster chiplink sinkD d ram_denied_MPORT_data", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster chiplink sinkD d ram_denied_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster chiplink sinkD d ram_denied_MPORT_mask", false,-1);
        tracep->declBit(c+849,"ysyxSoCFull asic chipMaster chiplink sinkD d ram_denied_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+860+i*1,"ysyxSoCFull asic chipMaster chiplink sinkD d ram_data", true,(i+0), 31,0);}}
        tracep->declBus(c+861,"ysyxSoCFull asic chipMaster chiplink sinkD d ram_data_io_deq_bits_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster chiplink sinkD d ram_data_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+201,"ysyxSoCFull asic chipMaster chiplink sinkD d ram_data_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster chiplink sinkD d ram_data_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster chiplink sinkD d ram_data_MPORT_mask", false,-1);
        tracep->declBit(c+849,"ysyxSoCFull asic chipMaster chiplink sinkD d ram_data_MPORT_en", false,-1);
        tracep->declBit(c+862,"ysyxSoCFull asic chipMaster chiplink sinkD d maybe_full", false,-1);
        tracep->declBit(c+488,"ysyxSoCFull asic chipMaster chiplink sinkD d empty", false,-1);
        tracep->declBit(c+849,"ysyxSoCFull asic chipMaster chiplink sinkD d do_enq", false,-1);
        tracep->declBit(c+863,"ysyxSoCFull asic chipMaster chiplink sinkD d do_deq", false,-1);
        tracep->declBus(c+16883,"ysyxSoCFull asic chipMaster chiplink sinkE io_q_bits_data", false,-1, 31,0);
        tracep->declBus(c+16884,"ysyxSoCFull asic chipMaster chiplink sinkE io_d_clSink", false,-1, 15,0);
        tracep->declBus(c+16909,"ysyxSoCFull asic chipMaster chiplink sinkE header_hi", false,-1, 22,0);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink sourceA clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster chiplink sourceA reset", false,-1);
        tracep->declBit(c+19207,"ysyxSoCFull asic chipMaster chiplink sourceA io_a_ready", false,-1);
        tracep->declBit(c+18120,"ysyxSoCFull asic chipMaster chiplink sourceA io_a_valid", false,-1);
        tracep->declBus(c+475,"ysyxSoCFull asic chipMaster chiplink sourceA io_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+476,"ysyxSoCFull asic chipMaster chiplink sourceA io_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+477,"ysyxSoCFull asic chipMaster chiplink sourceA io_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+478,"ysyxSoCFull asic chipMaster chiplink sourceA io_a_bits_source", false,-1, 5,0);
        tracep->declBus(c+479,"ysyxSoCFull asic chipMaster chiplink sourceA io_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+480,"ysyxSoCFull asic chipMaster chiplink sourceA io_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+481,"ysyxSoCFull asic chipMaster chiplink sourceA io_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+19211,"ysyxSoCFull asic chipMaster chiplink sourceA io_q_ready", false,-1);
        tracep->declBit(c+18123,"ysyxSoCFull asic chipMaster chiplink sourceA io_q_valid", false,-1);
        tracep->declBus(c+509,"ysyxSoCFull asic chipMaster chiplink sourceA io_q_bits", false,-1, 31,0);
        tracep->declBit(c+506,"ysyxSoCFull asic chipMaster chiplink sourceA io_d_tlSource_valid", false,-1);
        tracep->declBus(c+507,"ysyxSoCFull asic chipMaster chiplink sourceA io_d_tlSource_bits", false,-1, 5,0);
        tracep->declBus(c+16882,"ysyxSoCFull asic chipMaster chiplink sourceA io_d_clSource", false,-1, 15,0);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink sourceA cams_0_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster chiplink sourceA cams_0_reset", false,-1);
        tracep->declBit(c+864,"ysyxSoCFull asic chipMaster chiplink sourceA cams_0_io_alloc_ready", false,-1);
        tracep->declBit(c+19217,"ysyxSoCFull asic chipMaster chiplink sourceA cams_0_io_alloc_valid", false,-1);
        tracep->declBus(c+865,"ysyxSoCFull asic chipMaster chiplink sourceA cams_0_io_alloc_bits", false,-1, 15,0);
        tracep->declBus(c+866,"ysyxSoCFull asic chipMaster chiplink sourceA cams_0_io_key", false,-1, 2,0);
        tracep->declBit(c+867,"ysyxSoCFull asic chipMaster chiplink sourceA cams_0_io_free_valid", false,-1);
        tracep->declBus(c+868,"ysyxSoCFull asic chipMaster chiplink sourceA cams_0_io_free_bits", false,-1, 2,0);
        tracep->declBus(c+16910,"ysyxSoCFull asic chipMaster chiplink sourceA cams_0_io_data", false,-1, 15,0);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink sourceA cams_1_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster chiplink sourceA cams_1_reset", false,-1);
        tracep->declBit(c+869,"ysyxSoCFull asic chipMaster chiplink sourceA cams_1_io_alloc_ready", false,-1);
        tracep->declBit(c+19218,"ysyxSoCFull asic chipMaster chiplink sourceA cams_1_io_alloc_valid", false,-1);
        tracep->declBus(c+870,"ysyxSoCFull asic chipMaster chiplink sourceA cams_1_io_alloc_bits", false,-1, 15,0);
        tracep->declBus(c+871,"ysyxSoCFull asic chipMaster chiplink sourceA cams_1_io_key", false,-1, 2,0);
        tracep->declBit(c+872,"ysyxSoCFull asic chipMaster chiplink sourceA cams_1_io_free_valid", false,-1);
        tracep->declBus(c+868,"ysyxSoCFull asic chipMaster chiplink sourceA cams_1_io_free_bits", false,-1, 2,0);
        tracep->declBus(c+16911,"ysyxSoCFull asic chipMaster chiplink sourceA cams_1_io_data", false,-1, 15,0);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink sourceA cams_2_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster chiplink sourceA cams_2_reset", false,-1);
        tracep->declBit(c+873,"ysyxSoCFull asic chipMaster chiplink sourceA cams_2_io_alloc_ready", false,-1);
        tracep->declBit(c+19219,"ysyxSoCFull asic chipMaster chiplink sourceA cams_2_io_alloc_valid", false,-1);
        tracep->declBus(c+874,"ysyxSoCFull asic chipMaster chiplink sourceA cams_2_io_alloc_bits", false,-1, 15,0);
        tracep->declBus(c+875,"ysyxSoCFull asic chipMaster chiplink sourceA cams_2_io_key", false,-1, 2,0);
        tracep->declBit(c+876,"ysyxSoCFull asic chipMaster chiplink sourceA cams_2_io_free_valid", false,-1);
        tracep->declBus(c+868,"ysyxSoCFull asic chipMaster chiplink sourceA cams_2_io_free_bits", false,-1, 2,0);
        tracep->declBus(c+16912,"ysyxSoCFull asic chipMaster chiplink sourceA cams_2_io_data", false,-1, 15,0);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink sourceA cams_3_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster chiplink sourceA cams_3_reset", false,-1);
        tracep->declBit(c+877,"ysyxSoCFull asic chipMaster chiplink sourceA cams_3_io_alloc_ready", false,-1);
        tracep->declBit(c+19220,"ysyxSoCFull asic chipMaster chiplink sourceA cams_3_io_alloc_valid", false,-1);
        tracep->declBus(c+878,"ysyxSoCFull asic chipMaster chiplink sourceA cams_3_io_alloc_bits", false,-1, 15,0);
        tracep->declBus(c+879,"ysyxSoCFull asic chipMaster chiplink sourceA cams_3_io_key", false,-1, 2,0);
        tracep->declBit(c+880,"ysyxSoCFull asic chipMaster chiplink sourceA cams_3_io_free_valid", false,-1);
        tracep->declBus(c+868,"ysyxSoCFull asic chipMaster chiplink sourceA cams_3_io_free_bits", false,-1, 2,0);
        tracep->declBus(c+16913,"ysyxSoCFull asic chipMaster chiplink sourceA cams_3_io_data", false,-1, 15,0);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink sourceA cams_4_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster chiplink sourceA cams_4_reset", false,-1);
        tracep->declBit(c+881,"ysyxSoCFull asic chipMaster chiplink sourceA cams_4_io_alloc_ready", false,-1);
        tracep->declBit(c+19221,"ysyxSoCFull asic chipMaster chiplink sourceA cams_4_io_alloc_valid", false,-1);
        tracep->declBus(c+882,"ysyxSoCFull asic chipMaster chiplink sourceA cams_4_io_alloc_bits", false,-1, 15,0);
        tracep->declBus(c+883,"ysyxSoCFull asic chipMaster chiplink sourceA cams_4_io_key", false,-1, 2,0);
        tracep->declBit(c+884,"ysyxSoCFull asic chipMaster chiplink sourceA cams_4_io_free_valid", false,-1);
        tracep->declBus(c+868,"ysyxSoCFull asic chipMaster chiplink sourceA cams_4_io_free_bits", false,-1, 2,0);
        tracep->declBus(c+16914,"ysyxSoCFull asic chipMaster chiplink sourceA cams_4_io_data", false,-1, 15,0);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink sourceA cams_5_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster chiplink sourceA cams_5_reset", false,-1);
        tracep->declBit(c+885,"ysyxSoCFull asic chipMaster chiplink sourceA cams_5_io_alloc_ready", false,-1);
        tracep->declBit(c+19222,"ysyxSoCFull asic chipMaster chiplink sourceA cams_5_io_alloc_valid", false,-1);
        tracep->declBus(c+886,"ysyxSoCFull asic chipMaster chiplink sourceA cams_5_io_alloc_bits", false,-1, 15,0);
        tracep->declBus(c+887,"ysyxSoCFull asic chipMaster chiplink sourceA cams_5_io_key", false,-1, 2,0);
        tracep->declBit(c+888,"ysyxSoCFull asic chipMaster chiplink sourceA cams_5_io_free_valid", false,-1);
        tracep->declBus(c+868,"ysyxSoCFull asic chipMaster chiplink sourceA cams_5_io_free_bits", false,-1, 2,0);
        tracep->declBus(c+16915,"ysyxSoCFull asic chipMaster chiplink sourceA cams_5_io_data", false,-1, 15,0);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink sourceA cams_6_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster chiplink sourceA cams_6_reset", false,-1);
        tracep->declBit(c+889,"ysyxSoCFull asic chipMaster chiplink sourceA cams_6_io_alloc_ready", false,-1);
        tracep->declBit(c+19223,"ysyxSoCFull asic chipMaster chiplink sourceA cams_6_io_alloc_valid", false,-1);
        tracep->declBus(c+890,"ysyxSoCFull asic chipMaster chiplink sourceA cams_6_io_alloc_bits", false,-1, 15,0);
        tracep->declBus(c+891,"ysyxSoCFull asic chipMaster chiplink sourceA cams_6_io_key", false,-1, 2,0);
        tracep->declBit(c+892,"ysyxSoCFull asic chipMaster chiplink sourceA cams_6_io_free_valid", false,-1);
        tracep->declBus(c+868,"ysyxSoCFull asic chipMaster chiplink sourceA cams_6_io_free_bits", false,-1, 2,0);
        tracep->declBus(c+16916,"ysyxSoCFull asic chipMaster chiplink sourceA cams_6_io_data", false,-1, 15,0);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink sourceA cams_7_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster chiplink sourceA cams_7_reset", false,-1);
        tracep->declBit(c+893,"ysyxSoCFull asic chipMaster chiplink sourceA cams_7_io_alloc_ready", false,-1);
        tracep->declBit(c+19224,"ysyxSoCFull asic chipMaster chiplink sourceA cams_7_io_alloc_valid", false,-1);
        tracep->declBus(c+894,"ysyxSoCFull asic chipMaster chiplink sourceA cams_7_io_alloc_bits", false,-1, 15,0);
        tracep->declBus(c+895,"ysyxSoCFull asic chipMaster chiplink sourceA cams_7_io_key", false,-1, 2,0);
        tracep->declBit(c+896,"ysyxSoCFull asic chipMaster chiplink sourceA cams_7_io_free_valid", false,-1);
        tracep->declBus(c+868,"ysyxSoCFull asic chipMaster chiplink sourceA cams_7_io_free_bits", false,-1, 2,0);
        tracep->declBus(c+16917,"ysyxSoCFull asic chipMaster chiplink sourceA cams_7_io_data", false,-1, 15,0);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink sourceA extract_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster chiplink sourceA extract_reset", false,-1);
        tracep->declBit(c+897,"ysyxSoCFull asic chipMaster chiplink sourceA extract_io_last", false,-1);
        tracep->declBit(c+19225,"ysyxSoCFull asic chipMaster chiplink sourceA extract_io_i_ready", false,-1);
        tracep->declBit(c+18131,"ysyxSoCFull asic chipMaster chiplink sourceA extract_io_i_valid", false,-1);
        tracep->declBus(c+475,"ysyxSoCFull asic chipMaster chiplink sourceA extract_io_i_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+476,"ysyxSoCFull asic chipMaster chiplink sourceA extract_io_i_bits_param", false,-1, 2,0);
        tracep->declBus(c+477,"ysyxSoCFull asic chipMaster chiplink sourceA extract_io_i_bits_size", false,-1, 2,0);
        tracep->declBus(c+478,"ysyxSoCFull asic chipMaster chiplink sourceA extract_io_i_bits_source", false,-1, 5,0);
        tracep->declBus(c+479,"ysyxSoCFull asic chipMaster chiplink sourceA extract_io_i_bits_address", false,-1, 31,0);
        tracep->declBus(c+898,"ysyxSoCFull asic chipMaster chiplink sourceA extract_io_i_bits_mask", false,-1, 3,0);
        tracep->declBus(c+509,"ysyxSoCFull asic chipMaster chiplink sourceA extract_io_i_bits_data", false,-1, 31,0);
        tracep->declBit(c+19207,"ysyxSoCFull asic chipMaster chiplink sourceA extract_io_o_ready", false,-1);
        tracep->declBit(c+18120,"ysyxSoCFull asic chipMaster chiplink sourceA extract_io_o_valid", false,-1);
        tracep->declBus(c+475,"ysyxSoCFull asic chipMaster chiplink sourceA extract_io_o_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+476,"ysyxSoCFull asic chipMaster chiplink sourceA extract_io_o_bits_param", false,-1, 2,0);
        tracep->declBus(c+477,"ysyxSoCFull asic chipMaster chiplink sourceA extract_io_o_bits_size", false,-1, 2,0);
        tracep->declBus(c+478,"ysyxSoCFull asic chipMaster chiplink sourceA extract_io_o_bits_source", false,-1, 5,0);
        tracep->declBus(c+479,"ysyxSoCFull asic chipMaster chiplink sourceA extract_io_o_bits_address", false,-1, 31,0);
        tracep->declBus(c+480,"ysyxSoCFull asic chipMaster chiplink sourceA extract_io_o_bits_mask", false,-1, 3,0);
        tracep->declBus(c+481,"ysyxSoCFull asic chipMaster chiplink sourceA extract_io_o_bits_data", false,-1, 31,0);
        tracep->declBus(c+899,"ysyxSoCFull asic chipMaster chiplink sourceA state", false,-1, 1,0);
        tracep->declBus(c+900,"ysyxSoCFull asic chipMaster chiplink sourceA opcode", false,-1, 2,0);
        tracep->declBus(c+901,"ysyxSoCFull asic chipMaster chiplink sourceA param", false,-1, 2,0);
        tracep->declBus(c+902,"ysyxSoCFull asic chipMaster chiplink sourceA size", false,-1, 3,0);
        tracep->declBus(c+903,"ysyxSoCFull asic chipMaster chiplink sourceA domain", false,-1, 2,0);
        tracep->declBus(c+904,"ysyxSoCFull asic chipMaster chiplink sourceA source", false,-1, 15,0);
        tracep->declBit(c+905,"ysyxSoCFull asic chipMaster chiplink sourceA enable", false,-1);
        tracep->declBus(c+906,"ysyxSoCFull asic chipMaster chiplink sourceA r_1", false,-1, 2,0);
        tracep->declBus(c+907,"ysyxSoCFull asic chipMaster chiplink sourceA r_2", false,-1, 2,0);
        tracep->declBus(c+908,"ysyxSoCFull asic chipMaster chiplink sourceA r_3", false,-1, 3,0);
        tracep->declBus(c+909,"ysyxSoCFull asic chipMaster chiplink sourceA r_4", false,-1, 2,0);
        tracep->declBus(c+910,"ysyxSoCFull asic chipMaster chiplink sourceA r_5", false,-1, 15,0);
        tracep->declBit(c+911,"ysyxSoCFull asic chipMaster chiplink sourceA q_address0_enable", false,-1);
        tracep->declBus(c+912,"ysyxSoCFull asic chipMaster chiplink sourceA q_address0_r", false,-1, 31,0);
        tracep->declBit(c+913,"ysyxSoCFull asic chipMaster chiplink sourceA q_address1_enable", false,-1);
        tracep->declBus(c+914,"ysyxSoCFull asic chipMaster chiplink sourceA q_address1_r", false,-1, 31,0);
        tracep->declBus(c+915,"ysyxSoCFull asic chipMaster chiplink sourceA q_last_count", false,-1, 4,0);
        tracep->declBus(c+916,"ysyxSoCFull asic chipMaster chiplink sourceA q_last_beats_beats_shiftAmount", false,-1, 2,0);
        tracep->declBus(c+917,"ysyxSoCFull asic chipMaster chiplink sourceA q_last_beats_beats_hi", false,-1, 3,0);
        tracep->declBit(c+918,"ysyxSoCFull asic chipMaster chiplink sourceA q_last_beats_beats_lo", false,-1);
        tracep->declBus(c+919,"ysyxSoCFull asic chipMaster chiplink sourceA q_last_beats_beats", false,-1, 4,0);
        tracep->declBit(c+920,"ysyxSoCFull asic chipMaster chiplink sourceA q_last_beats_masks_hi", false,-1);
        tracep->declBit(c+921,"ysyxSoCFull asic chipMaster chiplink sourceA q_last_beats_masks_lo", false,-1);
        tracep->declBus(c+922,"ysyxSoCFull asic chipMaster chiplink sourceA q_last_beats_masks", false,-1, 1,0);
        tracep->declBit(c+923,"ysyxSoCFull asic chipMaster chiplink sourceA q_last_beats_partial", false,-1);
        tracep->declBus(c+924,"ysyxSoCFull asic chipMaster chiplink sourceA q_last_beats_a", false,-1, 4,0);
        tracep->declBit(c+925,"ysyxSoCFull asic chipMaster chiplink sourceA q_last_first", false,-1);
        tracep->declBit(c+926,"ysyxSoCFull asic chipMaster chiplink sourceA q_last", false,-1);
        tracep->declBit(c+927,"ysyxSoCFull asic chipMaster chiplink sourceA q_hasData", false,-1);
        tracep->declBit(c+928,"ysyxSoCFull asic chipMaster chiplink sourceA a_first", false,-1);
        tracep->declQuad(c+929,"ysyxSoCFull asic chipMaster chiplink sourceA q_address", false,-1, 63,0);
        tracep->declBit(c+931,"ysyxSoCFull asic chipMaster chiplink sourceA q_acq", false,-1);
        tracep->declBit(c+932,"ysyxSoCFull asic chipMaster chiplink sourceA exists", false,-1);
        tracep->declBit(c+933,"ysyxSoCFull asic chipMaster chiplink sourceA acquireOk", false,-1);
        tracep->declBit(c+934,"ysyxSoCFull asic chipMaster chiplink sourceA q_legal", false,-1);
        tracep->declBus(c+935,"ysyxSoCFull asic chipMaster chiplink sourceA source_r", false,-1, 2,0);
        tracep->declBus(c+936,"ysyxSoCFull asic chipMaster chiplink sourceA a_sel", false,-1, 7,0);
        tracep->declQuad(c+937,"ysyxSoCFull asic chipMaster chiplink sourceA extract_io_i_bits_address_hi", false,-1, 51,0);
        tracep->declBus(c+939,"ysyxSoCFull asic chipMaster chiplink sourceA extract_io_i_bits_address_lo", false,-1, 11,0);
        tracep->declBit(c+940,"ysyxSoCFull asic chipMaster chiplink sourceA extract_io_i_bits_mask_sizeOH_shiftAmount", false,-1);
        tracep->declBus(c+941,"ysyxSoCFull asic chipMaster chiplink sourceA extract_io_i_bits_mask_sizeOH", false,-1, 1,0);
        tracep->declBit(c+942,"ysyxSoCFull asic chipMaster chiplink sourceA extract_io_i_bits_mask_size", false,-1);
        tracep->declBit(c+943,"ysyxSoCFull asic chipMaster chiplink sourceA extract_io_i_bits_mask_bit", false,-1);
        tracep->declBit(c+944,"ysyxSoCFull asic chipMaster chiplink sourceA extract_io_i_bits_mask_nbit", false,-1);
        tracep->declBit(c+945,"ysyxSoCFull asic chipMaster chiplink sourceA extract_io_i_bits_mask_acc", false,-1);
        tracep->declBit(c+946,"ysyxSoCFull asic chipMaster chiplink sourceA extract_io_i_bits_mask_acc_1", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster chiplink sourceA extract_io_i_bits_mask_size_1", false,-1);
        tracep->declBit(c+947,"ysyxSoCFull asic chipMaster chiplink sourceA extract_io_i_bits_mask_bit_1", false,-1);
        tracep->declBit(c+948,"ysyxSoCFull asic chipMaster chiplink sourceA extract_io_i_bits_mask_nbit_1", false,-1);
        tracep->declBit(c+949,"ysyxSoCFull asic chipMaster chiplink sourceA extract_io_i_bits_mask_eq_2", false,-1);
        tracep->declBit(c+950,"ysyxSoCFull asic chipMaster chiplink sourceA extract_io_i_bits_mask_lo_lo", false,-1);
        tracep->declBit(c+951,"ysyxSoCFull asic chipMaster chiplink sourceA extract_io_i_bits_mask_eq_3", false,-1);
        tracep->declBit(c+952,"ysyxSoCFull asic chipMaster chiplink sourceA extract_io_i_bits_mask_lo_hi", false,-1);
        tracep->declBit(c+953,"ysyxSoCFull asic chipMaster chiplink sourceA extract_io_i_bits_mask_eq_4", false,-1);
        tracep->declBit(c+954,"ysyxSoCFull asic chipMaster chiplink sourceA extract_io_i_bits_mask_hi_lo", false,-1);
        tracep->declBit(c+955,"ysyxSoCFull asic chipMaster chiplink sourceA extract_io_i_bits_mask_eq_5", false,-1);
        tracep->declBit(c+956,"ysyxSoCFull asic chipMaster chiplink sourceA extract_io_i_bits_mask_hi_hi", false,-1);
        tracep->declBus(c+957,"ysyxSoCFull asic chipMaster chiplink sourceA extract_io_i_bits_mask_lo", false,-1, 1,0);
        tracep->declBus(c+958,"ysyxSoCFull asic chipMaster chiplink sourceA extract_io_i_bits_mask_hi", false,-1, 1,0);
        tracep->declBit(c+959,"ysyxSoCFull asic chipMaster chiplink sourceA stall", false,-1);
        tracep->declBit(c+960,"ysyxSoCFull asic chipMaster chiplink sourceA xmit", false,-1);
        tracep->declBus(c+842,"ysyxSoCFull asic chipMaster chiplink sourceA d_clDomain", false,-1, 2,0);
        tracep->declBus(c+961,"ysyxSoCFull asic chipMaster chiplink sourceA d_sel", false,-1, 7,0);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink sourceA cams_0 clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster chiplink sourceA cams_0 reset", false,-1);
        tracep->declBit(c+864,"ysyxSoCFull asic chipMaster chiplink sourceA cams_0 io_alloc_ready", false,-1);
        tracep->declBit(c+19217,"ysyxSoCFull asic chipMaster chiplink sourceA cams_0 io_alloc_valid", false,-1);
        tracep->declBus(c+865,"ysyxSoCFull asic chipMaster chiplink sourceA cams_0 io_alloc_bits", false,-1, 15,0);
        tracep->declBus(c+866,"ysyxSoCFull asic chipMaster chiplink sourceA cams_0 io_key", false,-1, 2,0);
        tracep->declBit(c+867,"ysyxSoCFull asic chipMaster chiplink sourceA cams_0 io_free_valid", false,-1);
        tracep->declBus(c+868,"ysyxSoCFull asic chipMaster chiplink sourceA cams_0 io_free_bits", false,-1, 2,0);
        tracep->declBus(c+16910,"ysyxSoCFull asic chipMaster chiplink sourceA cams_0 io_data", false,-1, 15,0);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+962+i*1,"ysyxSoCFull asic chipMaster chiplink sourceA cams_0 data", true,(i+0), 15,0);}}
        tracep->declBus(c+970,"ysyxSoCFull asic chipMaster chiplink sourceA cams_0 data_io_data_MPORT_data", false,-1, 15,0);
        tracep->declBus(c+868,"ysyxSoCFull asic chipMaster chiplink sourceA cams_0 data_io_data_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+865,"ysyxSoCFull asic chipMaster chiplink sourceA cams_0 data_MPORT_data", false,-1, 15,0);
        tracep->declBus(c+866,"ysyxSoCFull asic chipMaster chiplink sourceA cams_0 data_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster chiplink sourceA cams_0 data_MPORT_mask", false,-1);
        tracep->declBit(c+16918,"ysyxSoCFull asic chipMaster chiplink sourceA cams_0 data_MPORT_en", false,-1);
        tracep->declBus(c+971,"ysyxSoCFull asic chipMaster chiplink sourceA cams_0 free", false,-1, 7,0);
        tracep->declBus(c+972,"ysyxSoCFull asic chipMaster chiplink sourceA cams_0 free_sel", false,-1, 8,0);
        tracep->declBus(c+973,"ysyxSoCFull asic chipMaster chiplink sourceA cams_0 io_key_hi", false,-1, 3,0);
        tracep->declBus(c+974,"ysyxSoCFull asic chipMaster chiplink sourceA cams_0 io_key_lo", false,-1, 3,0);
        tracep->declBit(c+975,"ysyxSoCFull asic chipMaster chiplink sourceA cams_0 io_key_hi_1", false,-1);
        tracep->declBus(c+976,"ysyxSoCFull asic chipMaster chiplink sourceA cams_0 io_key_hi_2", false,-1, 1,0);
        tracep->declBus(c+977,"ysyxSoCFull asic chipMaster chiplink sourceA cams_0 io_key_lo_1", false,-1, 1,0);
        tracep->declBit(c+978,"ysyxSoCFull asic chipMaster chiplink sourceA cams_0 io_key_hi_3", false,-1);
        tracep->declBit(c+979,"ysyxSoCFull asic chipMaster chiplink sourceA cams_0 io_key_lo_2", false,-1);
        tracep->declBus(c+980,"ysyxSoCFull asic chipMaster chiplink sourceA cams_0 io_key_lo_3", false,-1, 1,0);
        tracep->declBit(c+16919,"ysyxSoCFull asic chipMaster chiplink sourceA cams_0 bypass", false,-1);
        tracep->declBus(c+16920,"ysyxSoCFull asic chipMaster chiplink sourceA cams_0 clr", false,-1, 8,0);
        tracep->declBus(c+981,"ysyxSoCFull asic chipMaster chiplink sourceA cams_0 set", false,-1, 7,0);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink sourceA cams_1 clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster chiplink sourceA cams_1 reset", false,-1);
        tracep->declBit(c+869,"ysyxSoCFull asic chipMaster chiplink sourceA cams_1 io_alloc_ready", false,-1);
        tracep->declBit(c+19218,"ysyxSoCFull asic chipMaster chiplink sourceA cams_1 io_alloc_valid", false,-1);
        tracep->declBus(c+870,"ysyxSoCFull asic chipMaster chiplink sourceA cams_1 io_alloc_bits", false,-1, 15,0);
        tracep->declBus(c+871,"ysyxSoCFull asic chipMaster chiplink sourceA cams_1 io_key", false,-1, 2,0);
        tracep->declBit(c+872,"ysyxSoCFull asic chipMaster chiplink sourceA cams_1 io_free_valid", false,-1);
        tracep->declBus(c+868,"ysyxSoCFull asic chipMaster chiplink sourceA cams_1 io_free_bits", false,-1, 2,0);
        tracep->declBus(c+16911,"ysyxSoCFull asic chipMaster chiplink sourceA cams_1 io_data", false,-1, 15,0);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+982+i*1,"ysyxSoCFull asic chipMaster chiplink sourceA cams_1 data", true,(i+0), 15,0);}}
        tracep->declBus(c+990,"ysyxSoCFull asic chipMaster chiplink sourceA cams_1 data_io_data_MPORT_data", false,-1, 15,0);
        tracep->declBus(c+868,"ysyxSoCFull asic chipMaster chiplink sourceA cams_1 data_io_data_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+870,"ysyxSoCFull asic chipMaster chiplink sourceA cams_1 data_MPORT_data", false,-1, 15,0);
        tracep->declBus(c+871,"ysyxSoCFull asic chipMaster chiplink sourceA cams_1 data_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster chiplink sourceA cams_1 data_MPORT_mask", false,-1);
        tracep->declBit(c+16921,"ysyxSoCFull asic chipMaster chiplink sourceA cams_1 data_MPORT_en", false,-1);
        tracep->declBus(c+991,"ysyxSoCFull asic chipMaster chiplink sourceA cams_1 free", false,-1, 7,0);
        tracep->declBus(c+992,"ysyxSoCFull asic chipMaster chiplink sourceA cams_1 free_sel", false,-1, 8,0);
        tracep->declBus(c+993,"ysyxSoCFull asic chipMaster chiplink sourceA cams_1 io_key_hi", false,-1, 3,0);
        tracep->declBus(c+994,"ysyxSoCFull asic chipMaster chiplink sourceA cams_1 io_key_lo", false,-1, 3,0);
        tracep->declBit(c+995,"ysyxSoCFull asic chipMaster chiplink sourceA cams_1 io_key_hi_1", false,-1);
        tracep->declBus(c+996,"ysyxSoCFull asic chipMaster chiplink sourceA cams_1 io_key_hi_2", false,-1, 1,0);
        tracep->declBus(c+997,"ysyxSoCFull asic chipMaster chiplink sourceA cams_1 io_key_lo_1", false,-1, 1,0);
        tracep->declBit(c+998,"ysyxSoCFull asic chipMaster chiplink sourceA cams_1 io_key_hi_3", false,-1);
        tracep->declBit(c+999,"ysyxSoCFull asic chipMaster chiplink sourceA cams_1 io_key_lo_2", false,-1);
        tracep->declBus(c+1000,"ysyxSoCFull asic chipMaster chiplink sourceA cams_1 io_key_lo_3", false,-1, 1,0);
        tracep->declBit(c+16922,"ysyxSoCFull asic chipMaster chiplink sourceA cams_1 bypass", false,-1);
        tracep->declBus(c+16923,"ysyxSoCFull asic chipMaster chiplink sourceA cams_1 clr", false,-1, 8,0);
        tracep->declBus(c+1001,"ysyxSoCFull asic chipMaster chiplink sourceA cams_1 set", false,-1, 7,0);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink sourceA cams_2 clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster chiplink sourceA cams_2 reset", false,-1);
        tracep->declBit(c+873,"ysyxSoCFull asic chipMaster chiplink sourceA cams_2 io_alloc_ready", false,-1);
        tracep->declBit(c+19219,"ysyxSoCFull asic chipMaster chiplink sourceA cams_2 io_alloc_valid", false,-1);
        tracep->declBus(c+874,"ysyxSoCFull asic chipMaster chiplink sourceA cams_2 io_alloc_bits", false,-1, 15,0);
        tracep->declBus(c+875,"ysyxSoCFull asic chipMaster chiplink sourceA cams_2 io_key", false,-1, 2,0);
        tracep->declBit(c+876,"ysyxSoCFull asic chipMaster chiplink sourceA cams_2 io_free_valid", false,-1);
        tracep->declBus(c+868,"ysyxSoCFull asic chipMaster chiplink sourceA cams_2 io_free_bits", false,-1, 2,0);
        tracep->declBus(c+16912,"ysyxSoCFull asic chipMaster chiplink sourceA cams_2 io_data", false,-1, 15,0);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+1002+i*1,"ysyxSoCFull asic chipMaster chiplink sourceA cams_2 data", true,(i+0), 15,0);}}
        tracep->declBus(c+1010,"ysyxSoCFull asic chipMaster chiplink sourceA cams_2 data_io_data_MPORT_data", false,-1, 15,0);
        tracep->declBus(c+868,"ysyxSoCFull asic chipMaster chiplink sourceA cams_2 data_io_data_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+874,"ysyxSoCFull asic chipMaster chiplink sourceA cams_2 data_MPORT_data", false,-1, 15,0);
        tracep->declBus(c+875,"ysyxSoCFull asic chipMaster chiplink sourceA cams_2 data_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster chiplink sourceA cams_2 data_MPORT_mask", false,-1);
        tracep->declBit(c+16924,"ysyxSoCFull asic chipMaster chiplink sourceA cams_2 data_MPORT_en", false,-1);
        tracep->declBus(c+1011,"ysyxSoCFull asic chipMaster chiplink sourceA cams_2 free", false,-1, 7,0);
        tracep->declBus(c+1012,"ysyxSoCFull asic chipMaster chiplink sourceA cams_2 free_sel", false,-1, 8,0);
        tracep->declBus(c+1013,"ysyxSoCFull asic chipMaster chiplink sourceA cams_2 io_key_hi", false,-1, 3,0);
        tracep->declBus(c+1014,"ysyxSoCFull asic chipMaster chiplink sourceA cams_2 io_key_lo", false,-1, 3,0);
        tracep->declBit(c+1015,"ysyxSoCFull asic chipMaster chiplink sourceA cams_2 io_key_hi_1", false,-1);
        tracep->declBus(c+1016,"ysyxSoCFull asic chipMaster chiplink sourceA cams_2 io_key_hi_2", false,-1, 1,0);
        tracep->declBus(c+1017,"ysyxSoCFull asic chipMaster chiplink sourceA cams_2 io_key_lo_1", false,-1, 1,0);
        tracep->declBit(c+1018,"ysyxSoCFull asic chipMaster chiplink sourceA cams_2 io_key_hi_3", false,-1);
        tracep->declBit(c+1019,"ysyxSoCFull asic chipMaster chiplink sourceA cams_2 io_key_lo_2", false,-1);
        tracep->declBus(c+1020,"ysyxSoCFull asic chipMaster chiplink sourceA cams_2 io_key_lo_3", false,-1, 1,0);
        tracep->declBit(c+16925,"ysyxSoCFull asic chipMaster chiplink sourceA cams_2 bypass", false,-1);
        tracep->declBus(c+16926,"ysyxSoCFull asic chipMaster chiplink sourceA cams_2 clr", false,-1, 8,0);
        tracep->declBus(c+1021,"ysyxSoCFull asic chipMaster chiplink sourceA cams_2 set", false,-1, 7,0);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink sourceA cams_3 clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster chiplink sourceA cams_3 reset", false,-1);
        tracep->declBit(c+877,"ysyxSoCFull asic chipMaster chiplink sourceA cams_3 io_alloc_ready", false,-1);
        tracep->declBit(c+19220,"ysyxSoCFull asic chipMaster chiplink sourceA cams_3 io_alloc_valid", false,-1);
        tracep->declBus(c+878,"ysyxSoCFull asic chipMaster chiplink sourceA cams_3 io_alloc_bits", false,-1, 15,0);
        tracep->declBus(c+879,"ysyxSoCFull asic chipMaster chiplink sourceA cams_3 io_key", false,-1, 2,0);
        tracep->declBit(c+880,"ysyxSoCFull asic chipMaster chiplink sourceA cams_3 io_free_valid", false,-1);
        tracep->declBus(c+868,"ysyxSoCFull asic chipMaster chiplink sourceA cams_3 io_free_bits", false,-1, 2,0);
        tracep->declBus(c+16913,"ysyxSoCFull asic chipMaster chiplink sourceA cams_3 io_data", false,-1, 15,0);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+1022+i*1,"ysyxSoCFull asic chipMaster chiplink sourceA cams_3 data", true,(i+0), 15,0);}}
        tracep->declBus(c+1030,"ysyxSoCFull asic chipMaster chiplink sourceA cams_3 data_io_data_MPORT_data", false,-1, 15,0);
        tracep->declBus(c+868,"ysyxSoCFull asic chipMaster chiplink sourceA cams_3 data_io_data_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+878,"ysyxSoCFull asic chipMaster chiplink sourceA cams_3 data_MPORT_data", false,-1, 15,0);
        tracep->declBus(c+879,"ysyxSoCFull asic chipMaster chiplink sourceA cams_3 data_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster chiplink sourceA cams_3 data_MPORT_mask", false,-1);
        tracep->declBit(c+16927,"ysyxSoCFull asic chipMaster chiplink sourceA cams_3 data_MPORT_en", false,-1);
        tracep->declBus(c+1031,"ysyxSoCFull asic chipMaster chiplink sourceA cams_3 free", false,-1, 7,0);
        tracep->declBus(c+1032,"ysyxSoCFull asic chipMaster chiplink sourceA cams_3 free_sel", false,-1, 8,0);
        tracep->declBus(c+1033,"ysyxSoCFull asic chipMaster chiplink sourceA cams_3 io_key_hi", false,-1, 3,0);
        tracep->declBus(c+1034,"ysyxSoCFull asic chipMaster chiplink sourceA cams_3 io_key_lo", false,-1, 3,0);
        tracep->declBit(c+1035,"ysyxSoCFull asic chipMaster chiplink sourceA cams_3 io_key_hi_1", false,-1);
        tracep->declBus(c+1036,"ysyxSoCFull asic chipMaster chiplink sourceA cams_3 io_key_hi_2", false,-1, 1,0);
        tracep->declBus(c+1037,"ysyxSoCFull asic chipMaster chiplink sourceA cams_3 io_key_lo_1", false,-1, 1,0);
        tracep->declBit(c+1038,"ysyxSoCFull asic chipMaster chiplink sourceA cams_3 io_key_hi_3", false,-1);
        tracep->declBit(c+1039,"ysyxSoCFull asic chipMaster chiplink sourceA cams_3 io_key_lo_2", false,-1);
        tracep->declBus(c+1040,"ysyxSoCFull asic chipMaster chiplink sourceA cams_3 io_key_lo_3", false,-1, 1,0);
        tracep->declBit(c+16928,"ysyxSoCFull asic chipMaster chiplink sourceA cams_3 bypass", false,-1);
        tracep->declBus(c+16929,"ysyxSoCFull asic chipMaster chiplink sourceA cams_3 clr", false,-1, 8,0);
        tracep->declBus(c+1041,"ysyxSoCFull asic chipMaster chiplink sourceA cams_3 set", false,-1, 7,0);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink sourceA cams_4 clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster chiplink sourceA cams_4 reset", false,-1);
        tracep->declBit(c+881,"ysyxSoCFull asic chipMaster chiplink sourceA cams_4 io_alloc_ready", false,-1);
        tracep->declBit(c+19221,"ysyxSoCFull asic chipMaster chiplink sourceA cams_4 io_alloc_valid", false,-1);
        tracep->declBus(c+882,"ysyxSoCFull asic chipMaster chiplink sourceA cams_4 io_alloc_bits", false,-1, 15,0);
        tracep->declBus(c+883,"ysyxSoCFull asic chipMaster chiplink sourceA cams_4 io_key", false,-1, 2,0);
        tracep->declBit(c+884,"ysyxSoCFull asic chipMaster chiplink sourceA cams_4 io_free_valid", false,-1);
        tracep->declBus(c+868,"ysyxSoCFull asic chipMaster chiplink sourceA cams_4 io_free_bits", false,-1, 2,0);
        tracep->declBus(c+16914,"ysyxSoCFull asic chipMaster chiplink sourceA cams_4 io_data", false,-1, 15,0);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+1042+i*1,"ysyxSoCFull asic chipMaster chiplink sourceA cams_4 data", true,(i+0), 15,0);}}
        tracep->declBus(c+1050,"ysyxSoCFull asic chipMaster chiplink sourceA cams_4 data_io_data_MPORT_data", false,-1, 15,0);
        tracep->declBus(c+868,"ysyxSoCFull asic chipMaster chiplink sourceA cams_4 data_io_data_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+882,"ysyxSoCFull asic chipMaster chiplink sourceA cams_4 data_MPORT_data", false,-1, 15,0);
        tracep->declBus(c+883,"ysyxSoCFull asic chipMaster chiplink sourceA cams_4 data_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster chiplink sourceA cams_4 data_MPORT_mask", false,-1);
        tracep->declBit(c+16930,"ysyxSoCFull asic chipMaster chiplink sourceA cams_4 data_MPORT_en", false,-1);
        tracep->declBus(c+1051,"ysyxSoCFull asic chipMaster chiplink sourceA cams_4 free", false,-1, 7,0);
        tracep->declBus(c+1052,"ysyxSoCFull asic chipMaster chiplink sourceA cams_4 free_sel", false,-1, 8,0);
        tracep->declBus(c+1053,"ysyxSoCFull asic chipMaster chiplink sourceA cams_4 io_key_hi", false,-1, 3,0);
        tracep->declBus(c+1054,"ysyxSoCFull asic chipMaster chiplink sourceA cams_4 io_key_lo", false,-1, 3,0);
        tracep->declBit(c+1055,"ysyxSoCFull asic chipMaster chiplink sourceA cams_4 io_key_hi_1", false,-1);
        tracep->declBus(c+1056,"ysyxSoCFull asic chipMaster chiplink sourceA cams_4 io_key_hi_2", false,-1, 1,0);
        tracep->declBus(c+1057,"ysyxSoCFull asic chipMaster chiplink sourceA cams_4 io_key_lo_1", false,-1, 1,0);
        tracep->declBit(c+1058,"ysyxSoCFull asic chipMaster chiplink sourceA cams_4 io_key_hi_3", false,-1);
        tracep->declBit(c+1059,"ysyxSoCFull asic chipMaster chiplink sourceA cams_4 io_key_lo_2", false,-1);
        tracep->declBus(c+1060,"ysyxSoCFull asic chipMaster chiplink sourceA cams_4 io_key_lo_3", false,-1, 1,0);
        tracep->declBit(c+16931,"ysyxSoCFull asic chipMaster chiplink sourceA cams_4 bypass", false,-1);
        tracep->declBus(c+16932,"ysyxSoCFull asic chipMaster chiplink sourceA cams_4 clr", false,-1, 8,0);
        tracep->declBus(c+1061,"ysyxSoCFull asic chipMaster chiplink sourceA cams_4 set", false,-1, 7,0);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink sourceA cams_5 clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster chiplink sourceA cams_5 reset", false,-1);
        tracep->declBit(c+885,"ysyxSoCFull asic chipMaster chiplink sourceA cams_5 io_alloc_ready", false,-1);
        tracep->declBit(c+19222,"ysyxSoCFull asic chipMaster chiplink sourceA cams_5 io_alloc_valid", false,-1);
        tracep->declBus(c+886,"ysyxSoCFull asic chipMaster chiplink sourceA cams_5 io_alloc_bits", false,-1, 15,0);
        tracep->declBus(c+887,"ysyxSoCFull asic chipMaster chiplink sourceA cams_5 io_key", false,-1, 2,0);
        tracep->declBit(c+888,"ysyxSoCFull asic chipMaster chiplink sourceA cams_5 io_free_valid", false,-1);
        tracep->declBus(c+868,"ysyxSoCFull asic chipMaster chiplink sourceA cams_5 io_free_bits", false,-1, 2,0);
        tracep->declBus(c+16915,"ysyxSoCFull asic chipMaster chiplink sourceA cams_5 io_data", false,-1, 15,0);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+1062+i*1,"ysyxSoCFull asic chipMaster chiplink sourceA cams_5 data", true,(i+0), 15,0);}}
        tracep->declBus(c+1070,"ysyxSoCFull asic chipMaster chiplink sourceA cams_5 data_io_data_MPORT_data", false,-1, 15,0);
        tracep->declBus(c+868,"ysyxSoCFull asic chipMaster chiplink sourceA cams_5 data_io_data_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+886,"ysyxSoCFull asic chipMaster chiplink sourceA cams_5 data_MPORT_data", false,-1, 15,0);
        tracep->declBus(c+887,"ysyxSoCFull asic chipMaster chiplink sourceA cams_5 data_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster chiplink sourceA cams_5 data_MPORT_mask", false,-1);
        tracep->declBit(c+16933,"ysyxSoCFull asic chipMaster chiplink sourceA cams_5 data_MPORT_en", false,-1);
        tracep->declBus(c+1071,"ysyxSoCFull asic chipMaster chiplink sourceA cams_5 free", false,-1, 7,0);
        tracep->declBus(c+1072,"ysyxSoCFull asic chipMaster chiplink sourceA cams_5 free_sel", false,-1, 8,0);
        tracep->declBus(c+1073,"ysyxSoCFull asic chipMaster chiplink sourceA cams_5 io_key_hi", false,-1, 3,0);
        tracep->declBus(c+1074,"ysyxSoCFull asic chipMaster chiplink sourceA cams_5 io_key_lo", false,-1, 3,0);
        tracep->declBit(c+1075,"ysyxSoCFull asic chipMaster chiplink sourceA cams_5 io_key_hi_1", false,-1);
        tracep->declBus(c+1076,"ysyxSoCFull asic chipMaster chiplink sourceA cams_5 io_key_hi_2", false,-1, 1,0);
        tracep->declBus(c+1077,"ysyxSoCFull asic chipMaster chiplink sourceA cams_5 io_key_lo_1", false,-1, 1,0);
        tracep->declBit(c+1078,"ysyxSoCFull asic chipMaster chiplink sourceA cams_5 io_key_hi_3", false,-1);
        tracep->declBit(c+1079,"ysyxSoCFull asic chipMaster chiplink sourceA cams_5 io_key_lo_2", false,-1);
        tracep->declBus(c+1080,"ysyxSoCFull asic chipMaster chiplink sourceA cams_5 io_key_lo_3", false,-1, 1,0);
        tracep->declBit(c+16934,"ysyxSoCFull asic chipMaster chiplink sourceA cams_5 bypass", false,-1);
        tracep->declBus(c+16935,"ysyxSoCFull asic chipMaster chiplink sourceA cams_5 clr", false,-1, 8,0);
        tracep->declBus(c+1081,"ysyxSoCFull asic chipMaster chiplink sourceA cams_5 set", false,-1, 7,0);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink sourceA cams_6 clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster chiplink sourceA cams_6 reset", false,-1);
        tracep->declBit(c+889,"ysyxSoCFull asic chipMaster chiplink sourceA cams_6 io_alloc_ready", false,-1);
        tracep->declBit(c+19223,"ysyxSoCFull asic chipMaster chiplink sourceA cams_6 io_alloc_valid", false,-1);
        tracep->declBus(c+890,"ysyxSoCFull asic chipMaster chiplink sourceA cams_6 io_alloc_bits", false,-1, 15,0);
        tracep->declBus(c+891,"ysyxSoCFull asic chipMaster chiplink sourceA cams_6 io_key", false,-1, 2,0);
        tracep->declBit(c+892,"ysyxSoCFull asic chipMaster chiplink sourceA cams_6 io_free_valid", false,-1);
        tracep->declBus(c+868,"ysyxSoCFull asic chipMaster chiplink sourceA cams_6 io_free_bits", false,-1, 2,0);
        tracep->declBus(c+16916,"ysyxSoCFull asic chipMaster chiplink sourceA cams_6 io_data", false,-1, 15,0);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+1082+i*1,"ysyxSoCFull asic chipMaster chiplink sourceA cams_6 data", true,(i+0), 15,0);}}
        tracep->declBus(c+1090,"ysyxSoCFull asic chipMaster chiplink sourceA cams_6 data_io_data_MPORT_data", false,-1, 15,0);
        tracep->declBus(c+868,"ysyxSoCFull asic chipMaster chiplink sourceA cams_6 data_io_data_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+890,"ysyxSoCFull asic chipMaster chiplink sourceA cams_6 data_MPORT_data", false,-1, 15,0);
        tracep->declBus(c+891,"ysyxSoCFull asic chipMaster chiplink sourceA cams_6 data_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster chiplink sourceA cams_6 data_MPORT_mask", false,-1);
        tracep->declBit(c+16936,"ysyxSoCFull asic chipMaster chiplink sourceA cams_6 data_MPORT_en", false,-1);
        tracep->declBus(c+1091,"ysyxSoCFull asic chipMaster chiplink sourceA cams_6 free", false,-1, 7,0);
        tracep->declBus(c+1092,"ysyxSoCFull asic chipMaster chiplink sourceA cams_6 free_sel", false,-1, 8,0);
        tracep->declBus(c+1093,"ysyxSoCFull asic chipMaster chiplink sourceA cams_6 io_key_hi", false,-1, 3,0);
        tracep->declBus(c+1094,"ysyxSoCFull asic chipMaster chiplink sourceA cams_6 io_key_lo", false,-1, 3,0);
        tracep->declBit(c+1095,"ysyxSoCFull asic chipMaster chiplink sourceA cams_6 io_key_hi_1", false,-1);
        tracep->declBus(c+1096,"ysyxSoCFull asic chipMaster chiplink sourceA cams_6 io_key_hi_2", false,-1, 1,0);
        tracep->declBus(c+1097,"ysyxSoCFull asic chipMaster chiplink sourceA cams_6 io_key_lo_1", false,-1, 1,0);
        tracep->declBit(c+1098,"ysyxSoCFull asic chipMaster chiplink sourceA cams_6 io_key_hi_3", false,-1);
        tracep->declBit(c+1099,"ysyxSoCFull asic chipMaster chiplink sourceA cams_6 io_key_lo_2", false,-1);
        tracep->declBus(c+1100,"ysyxSoCFull asic chipMaster chiplink sourceA cams_6 io_key_lo_3", false,-1, 1,0);
        tracep->declBit(c+16937,"ysyxSoCFull asic chipMaster chiplink sourceA cams_6 bypass", false,-1);
        tracep->declBus(c+16938,"ysyxSoCFull asic chipMaster chiplink sourceA cams_6 clr", false,-1, 8,0);
        tracep->declBus(c+1101,"ysyxSoCFull asic chipMaster chiplink sourceA cams_6 set", false,-1, 7,0);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink sourceA cams_7 clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster chiplink sourceA cams_7 reset", false,-1);
        tracep->declBit(c+893,"ysyxSoCFull asic chipMaster chiplink sourceA cams_7 io_alloc_ready", false,-1);
        tracep->declBit(c+19224,"ysyxSoCFull asic chipMaster chiplink sourceA cams_7 io_alloc_valid", false,-1);
        tracep->declBus(c+894,"ysyxSoCFull asic chipMaster chiplink sourceA cams_7 io_alloc_bits", false,-1, 15,0);
        tracep->declBus(c+895,"ysyxSoCFull asic chipMaster chiplink sourceA cams_7 io_key", false,-1, 2,0);
        tracep->declBit(c+896,"ysyxSoCFull asic chipMaster chiplink sourceA cams_7 io_free_valid", false,-1);
        tracep->declBus(c+868,"ysyxSoCFull asic chipMaster chiplink sourceA cams_7 io_free_bits", false,-1, 2,0);
        tracep->declBus(c+16917,"ysyxSoCFull asic chipMaster chiplink sourceA cams_7 io_data", false,-1, 15,0);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+1102+i*1,"ysyxSoCFull asic chipMaster chiplink sourceA cams_7 data", true,(i+0), 15,0);}}
        tracep->declBus(c+1110,"ysyxSoCFull asic chipMaster chiplink sourceA cams_7 data_io_data_MPORT_data", false,-1, 15,0);
        tracep->declBus(c+868,"ysyxSoCFull asic chipMaster chiplink sourceA cams_7 data_io_data_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+894,"ysyxSoCFull asic chipMaster chiplink sourceA cams_7 data_MPORT_data", false,-1, 15,0);
        tracep->declBus(c+895,"ysyxSoCFull asic chipMaster chiplink sourceA cams_7 data_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster chiplink sourceA cams_7 data_MPORT_mask", false,-1);
        tracep->declBit(c+16939,"ysyxSoCFull asic chipMaster chiplink sourceA cams_7 data_MPORT_en", false,-1);
        tracep->declBus(c+1111,"ysyxSoCFull asic chipMaster chiplink sourceA cams_7 free", false,-1, 7,0);
        tracep->declBus(c+1112,"ysyxSoCFull asic chipMaster chiplink sourceA cams_7 free_sel", false,-1, 8,0);
        tracep->declBus(c+1113,"ysyxSoCFull asic chipMaster chiplink sourceA cams_7 io_key_hi", false,-1, 3,0);
        tracep->declBus(c+1114,"ysyxSoCFull asic chipMaster chiplink sourceA cams_7 io_key_lo", false,-1, 3,0);
        tracep->declBit(c+1115,"ysyxSoCFull asic chipMaster chiplink sourceA cams_7 io_key_hi_1", false,-1);
        tracep->declBus(c+1116,"ysyxSoCFull asic chipMaster chiplink sourceA cams_7 io_key_hi_2", false,-1, 1,0);
        tracep->declBus(c+1117,"ysyxSoCFull asic chipMaster chiplink sourceA cams_7 io_key_lo_1", false,-1, 1,0);
        tracep->declBit(c+1118,"ysyxSoCFull asic chipMaster chiplink sourceA cams_7 io_key_hi_3", false,-1);
        tracep->declBit(c+1119,"ysyxSoCFull asic chipMaster chiplink sourceA cams_7 io_key_lo_2", false,-1);
        tracep->declBus(c+1120,"ysyxSoCFull asic chipMaster chiplink sourceA cams_7 io_key_lo_3", false,-1, 1,0);
        tracep->declBit(c+16940,"ysyxSoCFull asic chipMaster chiplink sourceA cams_7 bypass", false,-1);
        tracep->declBus(c+16941,"ysyxSoCFull asic chipMaster chiplink sourceA cams_7 clr", false,-1, 8,0);
        tracep->declBus(c+1121,"ysyxSoCFull asic chipMaster chiplink sourceA cams_7 set", false,-1, 7,0);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink sourceA extract clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster chiplink sourceA extract reset", false,-1);
        tracep->declBit(c+897,"ysyxSoCFull asic chipMaster chiplink sourceA extract io_last", false,-1);
        tracep->declBit(c+19225,"ysyxSoCFull asic chipMaster chiplink sourceA extract io_i_ready", false,-1);
        tracep->declBit(c+18131,"ysyxSoCFull asic chipMaster chiplink sourceA extract io_i_valid", false,-1);
        tracep->declBus(c+475,"ysyxSoCFull asic chipMaster chiplink sourceA extract io_i_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+476,"ysyxSoCFull asic chipMaster chiplink sourceA extract io_i_bits_param", false,-1, 2,0);
        tracep->declBus(c+477,"ysyxSoCFull asic chipMaster chiplink sourceA extract io_i_bits_size", false,-1, 2,0);
        tracep->declBus(c+478,"ysyxSoCFull asic chipMaster chiplink sourceA extract io_i_bits_source", false,-1, 5,0);
        tracep->declBus(c+479,"ysyxSoCFull asic chipMaster chiplink sourceA extract io_i_bits_address", false,-1, 31,0);
        tracep->declBus(c+898,"ysyxSoCFull asic chipMaster chiplink sourceA extract io_i_bits_mask", false,-1, 3,0);
        tracep->declBus(c+509,"ysyxSoCFull asic chipMaster chiplink sourceA extract io_i_bits_data", false,-1, 31,0);
        tracep->declBit(c+19207,"ysyxSoCFull asic chipMaster chiplink sourceA extract io_o_ready", false,-1);
        tracep->declBit(c+18120,"ysyxSoCFull asic chipMaster chiplink sourceA extract io_o_valid", false,-1);
        tracep->declBus(c+475,"ysyxSoCFull asic chipMaster chiplink sourceA extract io_o_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+476,"ysyxSoCFull asic chipMaster chiplink sourceA extract io_o_bits_param", false,-1, 2,0);
        tracep->declBus(c+477,"ysyxSoCFull asic chipMaster chiplink sourceA extract io_o_bits_size", false,-1, 2,0);
        tracep->declBus(c+478,"ysyxSoCFull asic chipMaster chiplink sourceA extract io_o_bits_source", false,-1, 5,0);
        tracep->declBus(c+479,"ysyxSoCFull asic chipMaster chiplink sourceA extract io_o_bits_address", false,-1, 31,0);
        tracep->declBus(c+480,"ysyxSoCFull asic chipMaster chiplink sourceA extract io_o_bits_mask", false,-1, 3,0);
        tracep->declBus(c+481,"ysyxSoCFull asic chipMaster chiplink sourceA extract io_o_bits_data", false,-1, 31,0);
        tracep->declBus(c+1122,"ysyxSoCFull asic chipMaster chiplink sourceA extract state", false,-1, 3,0);
        tracep->declBus(c+1123,"ysyxSoCFull asic chipMaster chiplink sourceA extract shift", false,-1, 31,0);
        tracep->declBit(c+1124,"ysyxSoCFull asic chipMaster chiplink sourceA extract enable", false,-1);
        tracep->declBit(c+1125,"ysyxSoCFull asic chipMaster chiplink sourceA extract empty", false,-1);
        tracep->declArray(c+1126,"ysyxSoCFull asic chipMaster chiplink sourceA extract wide", false,-1, 94,0);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink sourceB clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster chiplink sourceB reset", false,-1);
        tracep->declBit(c+510,"ysyxSoCFull asic chipMaster chiplink sourceB io_q_ready", false,-1);
        tracep->declBit(c+18124,"ysyxSoCFull asic chipMaster chiplink sourceB io_q_valid", false,-1);
        tracep->declBus(c+511,"ysyxSoCFull asic chipMaster chiplink sourceB io_q_bits", false,-1, 31,0);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink sourceB extract_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster chiplink sourceB extract_reset", false,-1);
        tracep->declBit(c+1129,"ysyxSoCFull asic chipMaster chiplink sourceB extract_io_last", false,-1);
        tracep->declBit(c+1130,"ysyxSoCFull asic chipMaster chiplink sourceB extract_io_i_ready", false,-1);
        tracep->declBit(c+16368,"ysyxSoCFull asic chipMaster chiplink sourceB extract_io_i_valid", false,-1);
        tracep->declBus(c+1131,"ysyxSoCFull asic chipMaster chiplink sourceB extract_io_i_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+1132,"ysyxSoCFull asic chipMaster chiplink sourceB state", false,-1, 1,0);
        tracep->declBus(c+1133,"ysyxSoCFull asic chipMaster chiplink sourceB opcode", false,-1, 2,0);
        tracep->declBus(c+1134,"ysyxSoCFull asic chipMaster chiplink sourceB size", false,-1, 3,0);
        tracep->declBit(c+1135,"ysyxSoCFull asic chipMaster chiplink sourceB enable", false,-1);
        tracep->declBus(c+1136,"ysyxSoCFull asic chipMaster chiplink sourceB r_1", false,-1, 2,0);
        tracep->declBus(c+1137,"ysyxSoCFull asic chipMaster chiplink sourceB q_last_count", false,-1, 4,0);
        tracep->declBus(c+1138,"ysyxSoCFull asic chipMaster chiplink sourceB q_last_beats_beats_shiftAmount", false,-1, 2,0);
        tracep->declBus(c+1139,"ysyxSoCFull asic chipMaster chiplink sourceB q_last_beats_beats_hi", false,-1, 3,0);
        tracep->declBit(c+1140,"ysyxSoCFull asic chipMaster chiplink sourceB q_last_beats_beats_lo", false,-1);
        tracep->declBus(c+1141,"ysyxSoCFull asic chipMaster chiplink sourceB q_last_beats_beats", false,-1, 4,0);
        tracep->declBit(c+1142,"ysyxSoCFull asic chipMaster chiplink sourceB q_last_beats_masks_hi", false,-1);
        tracep->declBit(c+1143,"ysyxSoCFull asic chipMaster chiplink sourceB q_last_beats_masks_lo", false,-1);
        tracep->declBus(c+1144,"ysyxSoCFull asic chipMaster chiplink sourceB q_last_beats_masks", false,-1, 1,0);
        tracep->declBit(c+1145,"ysyxSoCFull asic chipMaster chiplink sourceB q_last_beats_partial", false,-1);
        tracep->declBus(c+1146,"ysyxSoCFull asic chipMaster chiplink sourceB q_last_beats_a", false,-1, 4,0);
        tracep->declBit(c+1147,"ysyxSoCFull asic chipMaster chiplink sourceB q_last_first", false,-1);
        tracep->declBit(c+1148,"ysyxSoCFull asic chipMaster chiplink sourceB q_last", false,-1);
        tracep->declBit(c+1149,"ysyxSoCFull asic chipMaster chiplink sourceB q_hasData", false,-1);
        tracep->declBit(c+1150,"ysyxSoCFull asic chipMaster chiplink sourceB xmit", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink sourceB extract clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster chiplink sourceB extract reset", false,-1);
        tracep->declBit(c+1129,"ysyxSoCFull asic chipMaster chiplink sourceB extract io_last", false,-1);
        tracep->declBit(c+1130,"ysyxSoCFull asic chipMaster chiplink sourceB extract io_i_ready", false,-1);
        tracep->declBit(c+16368,"ysyxSoCFull asic chipMaster chiplink sourceB extract io_i_valid", false,-1);
        tracep->declBus(c+1131,"ysyxSoCFull asic chipMaster chiplink sourceB extract io_i_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+1151,"ysyxSoCFull asic chipMaster chiplink sourceB extract state", false,-1, 3,0);
        tracep->declBit(c+1152,"ysyxSoCFull asic chipMaster chiplink sourceB extract enable", false,-1);
        tracep->declBit(c+1153,"ysyxSoCFull asic chipMaster chiplink sourceB extract empty", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink sourceC clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster chiplink sourceC reset", false,-1);
        tracep->declBit(c+482,"ysyxSoCFull asic chipMaster chiplink sourceC io_c_ready", false,-1);
        tracep->declBit(c+18121,"ysyxSoCFull asic chipMaster chiplink sourceC io_c_valid", false,-1);
        tracep->declBus(c+483,"ysyxSoCFull asic chipMaster chiplink sourceC io_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+484,"ysyxSoCFull asic chipMaster chiplink sourceC io_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+485,"ysyxSoCFull asic chipMaster chiplink sourceC io_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+486,"ysyxSoCFull asic chipMaster chiplink sourceC io_c_bits_source", false,-1, 5,0);
        tracep->declBus(c+487,"ysyxSoCFull asic chipMaster chiplink sourceC io_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+512,"ysyxSoCFull asic chipMaster chiplink sourceC io_q_ready", false,-1);
        tracep->declBit(c+18125,"ysyxSoCFull asic chipMaster chiplink sourceC io_q_valid", false,-1);
        tracep->declBus(c+513,"ysyxSoCFull asic chipMaster chiplink sourceC io_q_bits", false,-1, 31,0);
        tracep->declBit(c+508,"ysyxSoCFull asic chipMaster chiplink sourceC io_d_tlSource_valid", false,-1);
        tracep->declBus(c+507,"ysyxSoCFull asic chipMaster chiplink sourceC io_d_tlSource_bits", false,-1, 5,0);
        tracep->declBus(c+16346,"ysyxSoCFull asic chipMaster chiplink sourceC io_d_clSource", false,-1, 15,0);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink sourceC cam_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster chiplink sourceC cam_reset", false,-1);
        tracep->declBit(c+1154,"ysyxSoCFull asic chipMaster chiplink sourceC cam_io_alloc_ready", false,-1);
        tracep->declBit(c+18132,"ysyxSoCFull asic chipMaster chiplink sourceC cam_io_alloc_valid", false,-1);
        tracep->declBus(c+1155,"ysyxSoCFull asic chipMaster chiplink sourceC cam_io_alloc_bits", false,-1, 15,0);
        tracep->declBus(c+1156,"ysyxSoCFull asic chipMaster chiplink sourceC cam_io_key", false,-1, 2,0);
        tracep->declBit(c+508,"ysyxSoCFull asic chipMaster chiplink sourceC cam_io_free_valid", false,-1);
        tracep->declBus(c+868,"ysyxSoCFull asic chipMaster chiplink sourceC cam_io_free_bits", false,-1, 2,0);
        tracep->declBus(c+16346,"ysyxSoCFull asic chipMaster chiplink sourceC cam_io_data", false,-1, 15,0);
        tracep->declBus(c+1157,"ysyxSoCFull asic chipMaster chiplink sourceC state", false,-1, 1,0);
        tracep->declBus(c+1158,"ysyxSoCFull asic chipMaster chiplink sourceC opcode", false,-1, 2,0);
        tracep->declBus(c+1159,"ysyxSoCFull asic chipMaster chiplink sourceC param", false,-1, 2,0);
        tracep->declBus(c+1160,"ysyxSoCFull asic chipMaster chiplink sourceC size", false,-1, 3,0);
        tracep->declBus(c+1161,"ysyxSoCFull asic chipMaster chiplink sourceC source", false,-1, 15,0);
        tracep->declBit(c+1162,"ysyxSoCFull asic chipMaster chiplink sourceC enable", false,-1);
        tracep->declBus(c+1163,"ysyxSoCFull asic chipMaster chiplink sourceC r_1", false,-1, 2,0);
        tracep->declBus(c+1164,"ysyxSoCFull asic chipMaster chiplink sourceC r_2", false,-1, 2,0);
        tracep->declBus(c+1165,"ysyxSoCFull asic chipMaster chiplink sourceC r_3", false,-1, 3,0);
        tracep->declBus(c+1166,"ysyxSoCFull asic chipMaster chiplink sourceC r_5", false,-1, 15,0);
        tracep->declBit(c+1167,"ysyxSoCFull asic chipMaster chiplink sourceC q_address0_enable", false,-1);
        tracep->declBus(c+1168,"ysyxSoCFull asic chipMaster chiplink sourceC q_address0_r", false,-1, 31,0);
        tracep->declBit(c+1169,"ysyxSoCFull asic chipMaster chiplink sourceC q_address1_enable", false,-1);
        tracep->declBus(c+1170,"ysyxSoCFull asic chipMaster chiplink sourceC q_address1_r", false,-1, 31,0);
        tracep->declBus(c+1171,"ysyxSoCFull asic chipMaster chiplink sourceC q_last_count", false,-1, 4,0);
        tracep->declBus(c+1172,"ysyxSoCFull asic chipMaster chiplink sourceC q_last_beats_beats_shiftAmount", false,-1, 2,0);
        tracep->declBus(c+1173,"ysyxSoCFull asic chipMaster chiplink sourceC q_last_beats_beats_hi", false,-1, 3,0);
        tracep->declBit(c+1174,"ysyxSoCFull asic chipMaster chiplink sourceC q_last_beats_beats_lo", false,-1);
        tracep->declBus(c+1175,"ysyxSoCFull asic chipMaster chiplink sourceC q_last_beats_beats", false,-1, 4,0);
        tracep->declBus(c+1176,"ysyxSoCFull asic chipMaster chiplink sourceC q_last_beats_c", false,-1, 4,0);
        tracep->declBit(c+1177,"ysyxSoCFull asic chipMaster chiplink sourceC q_last_first", false,-1);
        tracep->declBit(c+1178,"ysyxSoCFull asic chipMaster chiplink sourceC q_last", false,-1);
        tracep->declBit(c+1179,"ysyxSoCFull asic chipMaster chiplink sourceC q_hasData", false,-1);
        tracep->declBit(c+1180,"ysyxSoCFull asic chipMaster chiplink sourceC c_first", false,-1);
        tracep->declQuad(c+1181,"ysyxSoCFull asic chipMaster chiplink sourceC q_address", false,-1, 63,0);
        tracep->declBit(c+1183,"ysyxSoCFull asic chipMaster chiplink sourceC exists", false,-1);
        tracep->declBit(c+1184,"ysyxSoCFull asic chipMaster chiplink sourceC acquireOk", false,-1);
        tracep->declBit(c+1185,"ysyxSoCFull asic chipMaster chiplink sourceC q_legal", false,-1);
        tracep->declBit(c+1186,"ysyxSoCFull asic chipMaster chiplink sourceC q_release", false,-1);
        tracep->declBit(c+1187,"ysyxSoCFull asic chipMaster chiplink sourceC source_ok", false,-1);
        tracep->declBus(c+1188,"ysyxSoCFull asic chipMaster chiplink sourceC source_r", false,-1, 2,0);
        tracep->declQuad(c+1189,"ysyxSoCFull asic chipMaster chiplink sourceC io_c_bits_address_hi", false,-1, 51,0);
        tracep->declBus(c+1191,"ysyxSoCFull asic chipMaster chiplink sourceC io_c_bits_address_lo", false,-1, 11,0);
        tracep->declBit(c+1192,"ysyxSoCFull asic chipMaster chiplink sourceC stall", false,-1);
        tracep->declBit(c+1193,"ysyxSoCFull asic chipMaster chiplink sourceC xmit", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink sourceC cam clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster chiplink sourceC cam reset", false,-1);
        tracep->declBit(c+1154,"ysyxSoCFull asic chipMaster chiplink sourceC cam io_alloc_ready", false,-1);
        tracep->declBit(c+18132,"ysyxSoCFull asic chipMaster chiplink sourceC cam io_alloc_valid", false,-1);
        tracep->declBus(c+1155,"ysyxSoCFull asic chipMaster chiplink sourceC cam io_alloc_bits", false,-1, 15,0);
        tracep->declBus(c+1156,"ysyxSoCFull asic chipMaster chiplink sourceC cam io_key", false,-1, 2,0);
        tracep->declBit(c+508,"ysyxSoCFull asic chipMaster chiplink sourceC cam io_free_valid", false,-1);
        tracep->declBus(c+868,"ysyxSoCFull asic chipMaster chiplink sourceC cam io_free_bits", false,-1, 2,0);
        tracep->declBus(c+16346,"ysyxSoCFull asic chipMaster chiplink sourceC cam io_data", false,-1, 15,0);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+1194+i*1,"ysyxSoCFull asic chipMaster chiplink sourceC cam data", true,(i+0), 15,0);}}
        tracep->declBus(c+1202,"ysyxSoCFull asic chipMaster chiplink sourceC cam data_io_data_MPORT_data", false,-1, 15,0);
        tracep->declBus(c+868,"ysyxSoCFull asic chipMaster chiplink sourceC cam data_io_data_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+1155,"ysyxSoCFull asic chipMaster chiplink sourceC cam data_MPORT_data", false,-1, 15,0);
        tracep->declBus(c+1156,"ysyxSoCFull asic chipMaster chiplink sourceC cam data_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster chiplink sourceC cam data_MPORT_mask", false,-1);
        tracep->declBit(c+16369,"ysyxSoCFull asic chipMaster chiplink sourceC cam data_MPORT_en", false,-1);
        tracep->declBus(c+1203,"ysyxSoCFull asic chipMaster chiplink sourceC cam free", false,-1, 7,0);
        tracep->declBus(c+1204,"ysyxSoCFull asic chipMaster chiplink sourceC cam free_sel", false,-1, 8,0);
        tracep->declBus(c+1205,"ysyxSoCFull asic chipMaster chiplink sourceC cam io_key_hi", false,-1, 3,0);
        tracep->declBus(c+1206,"ysyxSoCFull asic chipMaster chiplink sourceC cam io_key_lo", false,-1, 3,0);
        tracep->declBit(c+1207,"ysyxSoCFull asic chipMaster chiplink sourceC cam io_key_hi_1", false,-1);
        tracep->declBus(c+1208,"ysyxSoCFull asic chipMaster chiplink sourceC cam io_key_hi_2", false,-1, 1,0);
        tracep->declBus(c+1209,"ysyxSoCFull asic chipMaster chiplink sourceC cam io_key_lo_1", false,-1, 1,0);
        tracep->declBit(c+1210,"ysyxSoCFull asic chipMaster chiplink sourceC cam io_key_hi_3", false,-1);
        tracep->declBit(c+1211,"ysyxSoCFull asic chipMaster chiplink sourceC cam io_key_lo_2", false,-1);
        tracep->declBus(c+1212,"ysyxSoCFull asic chipMaster chiplink sourceC cam io_key_lo_3", false,-1, 1,0);
        tracep->declBit(c+16370,"ysyxSoCFull asic chipMaster chiplink sourceC cam bypass", false,-1);
        tracep->declBus(c+16371,"ysyxSoCFull asic chipMaster chiplink sourceC cam clr", false,-1, 8,0);
        tracep->declBus(c+1213,"ysyxSoCFull asic chipMaster chiplink sourceC cam set", false,-1, 7,0);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink sourceD clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster chiplink sourceD reset", false,-1);
        tracep->declBit(c+19205,"ysyxSoCFull asic chipMaster chiplink sourceD io_d_ready", false,-1);
        tracep->declBit(c+18119,"ysyxSoCFull asic chipMaster chiplink sourceD io_d_valid", false,-1);
        tracep->declBus(c+467,"ysyxSoCFull asic chipMaster chiplink sourceD io_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+468,"ysyxSoCFull asic chipMaster chiplink sourceD io_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+469,"ysyxSoCFull asic chipMaster chiplink sourceD io_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+470,"ysyxSoCFull asic chipMaster chiplink sourceD io_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+471,"ysyxSoCFull asic chipMaster chiplink sourceD io_d_bits_sink", false,-1, 4,0);
        tracep->declBit(c+472,"ysyxSoCFull asic chipMaster chiplink sourceD io_d_bits_denied", false,-1);
        tracep->declBus(c+473,"ysyxSoCFull asic chipMaster chiplink sourceD io_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+474,"ysyxSoCFull asic chipMaster chiplink sourceD io_d_bits_corrupt", false,-1);
        tracep->declBit(c+19212,"ysyxSoCFull asic chipMaster chiplink sourceD io_q_ready", false,-1);
        tracep->declBit(c+18126,"ysyxSoCFull asic chipMaster chiplink sourceD io_q_valid", false,-1);
        tracep->declBus(c+473,"ysyxSoCFull asic chipMaster chiplink sourceD io_q_bits", false,-1, 31,0);
        tracep->declBus(c+16884,"ysyxSoCFull asic chipMaster chiplink sourceD io_e_clSink", false,-1, 15,0);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink sourceD cam_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster chiplink sourceD cam_reset", false,-1);
        tracep->declBit(c+1214,"ysyxSoCFull asic chipMaster chiplink sourceD cam_io_alloc_ready", false,-1);
        tracep->declBit(c+19226,"ysyxSoCFull asic chipMaster chiplink sourceD cam_io_alloc_valid", false,-1);
        tracep->declBus(c+1215,"ysyxSoCFull asic chipMaster chiplink sourceD cam_io_alloc_bits", false,-1, 15,0);
        tracep->declBus(c+1216,"ysyxSoCFull asic chipMaster chiplink sourceD cam_io_key", false,-1, 4,0);
        tracep->declBus(c+16884,"ysyxSoCFull asic chipMaster chiplink sourceD cam_io_data", false,-1, 15,0);
        tracep->declBus(c+1217,"ysyxSoCFull asic chipMaster chiplink sourceD state", false,-1, 1,0);
        tracep->declBus(c+1218,"ysyxSoCFull asic chipMaster chiplink sourceD opcode", false,-1, 2,0);
        tracep->declBus(c+1219,"ysyxSoCFull asic chipMaster chiplink sourceD param", false,-1, 2,0);
        tracep->declBus(c+1220,"ysyxSoCFull asic chipMaster chiplink sourceD size", false,-1, 3,0);
        tracep->declBus(c+1221,"ysyxSoCFull asic chipMaster chiplink sourceD domain", false,-1, 2,0);
        tracep->declBus(c+1222,"ysyxSoCFull asic chipMaster chiplink sourceD source", false,-1, 15,0);
        tracep->declBit(c+1223,"ysyxSoCFull asic chipMaster chiplink sourceD enable", false,-1);
        tracep->declBus(c+1224,"ysyxSoCFull asic chipMaster chiplink sourceD r_1", false,-1, 2,0);
        tracep->declBus(c+1225,"ysyxSoCFull asic chipMaster chiplink sourceD r_2", false,-1, 2,0);
        tracep->declBus(c+1226,"ysyxSoCFull asic chipMaster chiplink sourceD r_3", false,-1, 3,0);
        tracep->declBus(c+1227,"ysyxSoCFull asic chipMaster chiplink sourceD r_4", false,-1, 2,0);
        tracep->declBus(c+1228,"ysyxSoCFull asic chipMaster chiplink sourceD r_5", false,-1, 15,0);
        tracep->declBit(c+1229,"ysyxSoCFull asic chipMaster chiplink sourceD q_sink_enable", false,-1);
        tracep->declBus(c+1230,"ysyxSoCFull asic chipMaster chiplink sourceD q_sink_r", false,-1, 15,0);
        tracep->declBit(c+1231,"ysyxSoCFull asic chipMaster chiplink sourceD q_grant", false,-1);
        tracep->declBus(c+1232,"ysyxSoCFull asic chipMaster chiplink sourceD q_last_count", false,-1, 4,0);
        tracep->declBus(c+1233,"ysyxSoCFull asic chipMaster chiplink sourceD q_last_beats_beats_shiftAmount", false,-1, 2,0);
        tracep->declBus(c+1234,"ysyxSoCFull asic chipMaster chiplink sourceD q_last_beats_beats_hi", false,-1, 3,0);
        tracep->declBit(c+1235,"ysyxSoCFull asic chipMaster chiplink sourceD q_last_beats_beats_lo", false,-1);
        tracep->declBus(c+1236,"ysyxSoCFull asic chipMaster chiplink sourceD q_last_beats_beats", false,-1, 4,0);
        tracep->declBit(c+1237,"ysyxSoCFull asic chipMaster chiplink sourceD q_last_beats_grant", false,-1);
        tracep->declBus(c+1238,"ysyxSoCFull asic chipMaster chiplink sourceD q_last_beats_d", false,-1, 4,0);
        tracep->declBit(c+1239,"ysyxSoCFull asic chipMaster chiplink sourceD q_last_first", false,-1);
        tracep->declBit(c+1240,"ysyxSoCFull asic chipMaster chiplink sourceD q_last", false,-1);
        tracep->declBit(c+1241,"ysyxSoCFull asic chipMaster chiplink sourceD d_first", false,-1);
        tracep->declBus(c+1242,"ysyxSoCFull asic chipMaster chiplink sourceD s_maybe_data", false,-1, 1,0);
        tracep->declBit(c+1243,"ysyxSoCFull asic chipMaster chiplink sourceD sink_ok", false,-1);
        tracep->declBus(c+1244,"ysyxSoCFull asic chipMaster chiplink sourceD sink_r", false,-1, 4,0);
        tracep->declBit(c+1245,"ysyxSoCFull asic chipMaster chiplink sourceD stall", false,-1);
        tracep->declBit(c+1246,"ysyxSoCFull asic chipMaster chiplink sourceD xmit", false,-1);
        tracep->declBit(c+1247,"ysyxSoCFull asic chipMaster chiplink sourceD io_d_bits_corrupt_opdata", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink sourceD cam clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster chiplink sourceD cam reset", false,-1);
        tracep->declBit(c+1214,"ysyxSoCFull asic chipMaster chiplink sourceD cam io_alloc_ready", false,-1);
        tracep->declBit(c+19226,"ysyxSoCFull asic chipMaster chiplink sourceD cam io_alloc_valid", false,-1);
        tracep->declBus(c+1215,"ysyxSoCFull asic chipMaster chiplink sourceD cam io_alloc_bits", false,-1, 15,0);
        tracep->declBus(c+1216,"ysyxSoCFull asic chipMaster chiplink sourceD cam io_key", false,-1, 4,0);
        tracep->declBus(c+16884,"ysyxSoCFull asic chipMaster chiplink sourceD cam io_data", false,-1, 15,0);
        {int i; for (i=0; i<32; i++) {
                tracep->declBus(c+1248+i*1,"ysyxSoCFull asic chipMaster chiplink sourceD cam data", true,(i+0), 15,0);}}
        tracep->declBus(c+1280,"ysyxSoCFull asic chipMaster chiplink sourceD cam data_io_data_MPORT_data", false,-1, 15,0);
        tracep->declBus(c+20829,"ysyxSoCFull asic chipMaster chiplink sourceD cam data_io_data_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+1215,"ysyxSoCFull asic chipMaster chiplink sourceD cam data_MPORT_data", false,-1, 15,0);
        tracep->declBus(c+1216,"ysyxSoCFull asic chipMaster chiplink sourceD cam data_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster chiplink sourceD cam data_MPORT_mask", false,-1);
        tracep->declBit(c+16942,"ysyxSoCFull asic chipMaster chiplink sourceD cam data_MPORT_en", false,-1);
        tracep->declBus(c+1281,"ysyxSoCFull asic chipMaster chiplink sourceD cam free", false,-1, 31,0);
        tracep->declQuad(c+1282,"ysyxSoCFull asic chipMaster chiplink sourceD cam free_sel", false,-1, 32,0);
        tracep->declBus(c+1284,"ysyxSoCFull asic chipMaster chiplink sourceD cam io_key_hi", false,-1, 15,0);
        tracep->declBus(c+1285,"ysyxSoCFull asic chipMaster chiplink sourceD cam io_key_lo", false,-1, 15,0);
        tracep->declBit(c+1286,"ysyxSoCFull asic chipMaster chiplink sourceD cam io_key_hi_1", false,-1);
        tracep->declBus(c+1287,"ysyxSoCFull asic chipMaster chiplink sourceD cam io_key_hi_2", false,-1, 7,0);
        tracep->declBus(c+1288,"ysyxSoCFull asic chipMaster chiplink sourceD cam io_key_lo_1", false,-1, 7,0);
        tracep->declBit(c+1289,"ysyxSoCFull asic chipMaster chiplink sourceD cam io_key_hi_3", false,-1);
        tracep->declBus(c+1290,"ysyxSoCFull asic chipMaster chiplink sourceD cam io_key_hi_4", false,-1, 3,0);
        tracep->declBus(c+1291,"ysyxSoCFull asic chipMaster chiplink sourceD cam io_key_lo_2", false,-1, 3,0);
        tracep->declBit(c+1292,"ysyxSoCFull asic chipMaster chiplink sourceD cam io_key_hi_5", false,-1);
        tracep->declBus(c+1293,"ysyxSoCFull asic chipMaster chiplink sourceD cam io_key_hi_6", false,-1, 1,0);
        tracep->declBus(c+1294,"ysyxSoCFull asic chipMaster chiplink sourceD cam io_key_lo_3", false,-1, 1,0);
        tracep->declBit(c+1295,"ysyxSoCFull asic chipMaster chiplink sourceD cam io_key_hi_7", false,-1);
        tracep->declBit(c+1296,"ysyxSoCFull asic chipMaster chiplink sourceD cam io_key_lo_4", false,-1);
        tracep->declBus(c+1297,"ysyxSoCFull asic chipMaster chiplink sourceD cam io_key_lo_7", false,-1, 3,0);
        tracep->declBit(c+16943,"ysyxSoCFull asic chipMaster chiplink sourceD cam bypass", false,-1);
        tracep->declQuad(c+16944,"ysyxSoCFull asic chipMaster chiplink sourceD cam clr", false,-1, 32,0);
        tracep->declBit(c+490,"ysyxSoCFull asic chipMaster chiplink sourceE io_e_ready", false,-1);
        tracep->declBit(c+18122,"ysyxSoCFull asic chipMaster chiplink sourceE io_e_valid", false,-1);
        tracep->declBit(c+491,"ysyxSoCFull asic chipMaster chiplink sourceE io_e_bits_sink", false,-1);
        tracep->declBit(c+490,"ysyxSoCFull asic chipMaster chiplink sourceE io_q_ready", false,-1);
        tracep->declBit(c+18122,"ysyxSoCFull asic chipMaster chiplink sourceE io_q_valid", false,-1);
        tracep->declBus(c+514,"ysyxSoCFull asic chipMaster chiplink sourceE io_q_bits", false,-1, 31,0);
        tracep->declBus(c+1298,"ysyxSoCFull asic chipMaster chiplink sourceE q_sink", false,-1, 15,0);
        tracep->declBit(c+20792,"ysyxSoCFull asic chipMaster chiplink rx_reset_reg io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink rx_reset_reg io_clk", false,-1);
        tracep->declBit(c+20787,"ysyxSoCFull asic chipMaster chiplink rx_reset_reg io_rst", false,-1);
        tracep->declBit(c+20792,"ysyxSoCFull asic chipMaster chiplink rx_reset_reg reg_", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink do_bypass_catcher clock", false,-1);
        tracep->declBit(c+20792,"ysyxSoCFull asic chipMaster chiplink do_bypass_catcher reset", false,-1);
        tracep->declBit(c+18551,"ysyxSoCFull asic chipMaster chiplink do_bypass_catcher io_sync_reset", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink do_bypass_catcher io_sync_reset_chain_clock", false,-1);
        tracep->declBit(c+20792,"ysyxSoCFull asic chipMaster chiplink do_bypass_catcher io_sync_reset_chain_reset", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster chiplink do_bypass_catcher io_sync_reset_chain_io_d", false,-1);
        tracep->declBit(c+18552,"ysyxSoCFull asic chipMaster chiplink do_bypass_catcher io_sync_reset_chain_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink do_bypass_catcher io_sync_reset_chain clock", false,-1);
        tracep->declBit(c+20792,"ysyxSoCFull asic chipMaster chiplink do_bypass_catcher io_sync_reset_chain reset", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster chiplink do_bypass_catcher io_sync_reset_chain io_d", false,-1);
        tracep->declBit(c+18552,"ysyxSoCFull asic chipMaster chiplink do_bypass_catcher io_sync_reset_chain io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink do_bypass_catcher io_sync_reset_chain output_chain_clock", false,-1);
        tracep->declBit(c+20792,"ysyxSoCFull asic chipMaster chiplink do_bypass_catcher io_sync_reset_chain output_chain_reset", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster chiplink do_bypass_catcher io_sync_reset_chain output_chain_io_d", false,-1);
        tracep->declBit(c+18552,"ysyxSoCFull asic chipMaster chiplink do_bypass_catcher io_sync_reset_chain output_chain_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink do_bypass_catcher io_sync_reset_chain output_chain clock", false,-1);
        tracep->declBit(c+20792,"ysyxSoCFull asic chipMaster chiplink do_bypass_catcher io_sync_reset_chain output_chain reset", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster chiplink do_bypass_catcher io_sync_reset_chain output_chain io_d", false,-1);
        tracep->declBit(c+18552,"ysyxSoCFull asic chipMaster chiplink do_bypass_catcher io_sync_reset_chain output_chain io_q", false,-1);
        tracep->declBit(c+18552,"ysyxSoCFull asic chipMaster chiplink do_bypass_catcher io_sync_reset_chain output_chain sync_0", false,-1);
        tracep->declBit(c+18553,"ysyxSoCFull asic chipMaster chiplink do_bypass_catcher io_sync_reset_chain output_chain sync_1", false,-1);
        tracep->declBit(c+18554,"ysyxSoCFull asic chipMaster chiplink do_bypass_catcher io_sync_reset_chain output_chain sync_2", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink do_bypass_catcher_1 clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster chiplink do_bypass_catcher_1 reset", false,-1);
        tracep->declBit(c+18127,"ysyxSoCFull asic chipMaster chiplink do_bypass_catcher_1 io_sync_reset", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink do_bypass_catcher_1 io_sync_reset_chain_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster chiplink do_bypass_catcher_1 io_sync_reset_chain_reset", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster chiplink do_bypass_catcher_1 io_sync_reset_chain_io_d", false,-1);
        tracep->declBit(c+18133,"ysyxSoCFull asic chipMaster chiplink do_bypass_catcher_1 io_sync_reset_chain_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink do_bypass_catcher_1 io_sync_reset_chain clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster chiplink do_bypass_catcher_1 io_sync_reset_chain reset", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster chiplink do_bypass_catcher_1 io_sync_reset_chain io_d", false,-1);
        tracep->declBit(c+18133,"ysyxSoCFull asic chipMaster chiplink do_bypass_catcher_1 io_sync_reset_chain io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink do_bypass_catcher_1 io_sync_reset_chain output_chain_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster chiplink do_bypass_catcher_1 io_sync_reset_chain output_chain_reset", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster chiplink do_bypass_catcher_1 io_sync_reset_chain output_chain_io_d", false,-1);
        tracep->declBit(c+18133,"ysyxSoCFull asic chipMaster chiplink do_bypass_catcher_1 io_sync_reset_chain output_chain_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster chiplink do_bypass_catcher_1 io_sync_reset_chain output_chain clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster chiplink do_bypass_catcher_1 io_sync_reset_chain output_chain reset", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster chiplink do_bypass_catcher_1 io_sync_reset_chain output_chain io_d", false,-1);
        tracep->declBit(c+18133,"ysyxSoCFull asic chipMaster chiplink do_bypass_catcher_1 io_sync_reset_chain output_chain io_q", false,-1);
        tracep->declBit(c+18133,"ysyxSoCFull asic chipMaster chiplink do_bypass_catcher_1 io_sync_reset_chain output_chain sync_0", false,-1);
        tracep->declBit(c+18134,"ysyxSoCFull asic chipMaster chiplink do_bypass_catcher_1 io_sync_reset_chain output_chain sync_1", false,-1);
        tracep->declBit(c+18135,"ysyxSoCFull asic chipMaster chiplink do_bypass_catcher_1 io_sync_reset_chain output_chain sync_2", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster axi42tl clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster axi42tl reset", false,-1);
        tracep->declBit(c+19126,"ysyxSoCFull asic chipMaster axi42tl auto_in_awready", false,-1);
        tracep->declBit(c+212,"ysyxSoCFull asic chipMaster axi42tl auto_in_awvalid", false,-1);
        tracep->declBit(c+213,"ysyxSoCFull asic chipMaster axi42tl auto_in_awid", false,-1);
        tracep->declBus(c+214,"ysyxSoCFull asic chipMaster axi42tl auto_in_awaddr", false,-1, 31,0);
        tracep->declBus(c+215,"ysyxSoCFull asic chipMaster axi42tl auto_in_awlen", false,-1, 7,0);
        tracep->declBus(c+216,"ysyxSoCFull asic chipMaster axi42tl auto_in_awsize", false,-1, 2,0);
        tracep->declBit(c+19127,"ysyxSoCFull asic chipMaster axi42tl auto_in_wready", false,-1);
        tracep->declBit(c+217,"ysyxSoCFull asic chipMaster axi42tl auto_in_wvalid", false,-1);
        tracep->declQuad(c+218,"ysyxSoCFull asic chipMaster axi42tl auto_in_wdata", false,-1, 63,0);
        tracep->declBus(c+220,"ysyxSoCFull asic chipMaster axi42tl auto_in_wstrb", false,-1, 7,0);
        tracep->declBit(c+221,"ysyxSoCFull asic chipMaster axi42tl auto_in_wlast", false,-1);
        tracep->declBit(c+19128,"ysyxSoCFull asic chipMaster axi42tl auto_in_bready", false,-1);
        tracep->declBit(c+19129,"ysyxSoCFull asic chipMaster axi42tl auto_in_bvalid", false,-1);
        tracep->declBit(c+19130,"ysyxSoCFull asic chipMaster axi42tl auto_in_bid", false,-1);
        tracep->declBus(c+19131,"ysyxSoCFull asic chipMaster axi42tl auto_in_bresp", false,-1, 1,0);
        tracep->declBit(c+19132,"ysyxSoCFull asic chipMaster axi42tl auto_in_arready", false,-1);
        tracep->declBit(c+222,"ysyxSoCFull asic chipMaster axi42tl auto_in_arvalid", false,-1);
        tracep->declBit(c+223,"ysyxSoCFull asic chipMaster axi42tl auto_in_arid", false,-1);
        tracep->declBus(c+224,"ysyxSoCFull asic chipMaster axi42tl auto_in_araddr", false,-1, 31,0);
        tracep->declBus(c+225,"ysyxSoCFull asic chipMaster axi42tl auto_in_arlen", false,-1, 7,0);
        tracep->declBus(c+226,"ysyxSoCFull asic chipMaster axi42tl auto_in_arsize", false,-1, 2,0);
        tracep->declBit(c+19071,"ysyxSoCFull asic chipMaster axi42tl auto_in_rready", false,-1);
        tracep->declBit(c+19072,"ysyxSoCFull asic chipMaster axi42tl auto_in_rvalid", false,-1);
        tracep->declBit(c+19133,"ysyxSoCFull asic chipMaster axi42tl auto_in_rid", false,-1);
        tracep->declQuad(c+16819,"ysyxSoCFull asic chipMaster axi42tl auto_in_rdata", false,-1, 63,0);
        tracep->declBus(c+16821,"ysyxSoCFull asic chipMaster axi42tl auto_in_rresp", false,-1, 1,0);
        tracep->declBit(c+19134,"ysyxSoCFull asic chipMaster axi42tl auto_in_rlast", false,-1);
        tracep->declBit(c+19120,"ysyxSoCFull asic chipMaster axi42tl auto_out_a_ready", false,-1);
        tracep->declBit(c+204,"ysyxSoCFull asic chipMaster axi42tl auto_out_a_valid", false,-1);
        tracep->declBus(c+205,"ysyxSoCFull asic chipMaster axi42tl auto_out_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+206,"ysyxSoCFull asic chipMaster axi42tl auto_out_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+207,"ysyxSoCFull asic chipMaster axi42tl auto_out_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+208,"ysyxSoCFull asic chipMaster axi42tl auto_out_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+209,"ysyxSoCFull asic chipMaster axi42tl auto_out_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+210,"ysyxSoCFull asic chipMaster axi42tl auto_out_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+19121,"ysyxSoCFull asic chipMaster axi42tl auto_out_d_ready", false,-1);
        tracep->declBit(c+19122,"ysyxSoCFull asic chipMaster axi42tl auto_out_d_valid", false,-1);
        tracep->declBus(c+19100,"ysyxSoCFull asic chipMaster axi42tl auto_out_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+19102,"ysyxSoCFull asic chipMaster axi42tl auto_out_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+19103,"ysyxSoCFull asic chipMaster axi42tl auto_out_d_bits_source", false,-1, 3,0);
        tracep->declBit(c+19105,"ysyxSoCFull asic chipMaster axi42tl auto_out_d_bits_denied", false,-1);
        tracep->declQuad(c+19123,"ysyxSoCFull asic chipMaster axi42tl auto_out_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+19125,"ysyxSoCFull asic chipMaster axi42tl auto_out_d_bits_corrupt", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster axi42tl deq_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster axi42tl deq_reset", false,-1);
        tracep->declBit(c+1299,"ysyxSoCFull asic chipMaster axi42tl deq_io_enq_ready", false,-1);
        tracep->declBit(c+19227,"ysyxSoCFull asic chipMaster axi42tl deq_io_enq_valid", false,-1);
        tracep->declBit(c+19228,"ysyxSoCFull asic chipMaster axi42tl deq_io_enq_bits_id", false,-1);
        tracep->declQuad(c+19123,"ysyxSoCFull asic chipMaster axi42tl deq_io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+19229,"ysyxSoCFull asic chipMaster axi42tl deq_io_enq_bits_resp", false,-1, 1,0);
        tracep->declBit(c+19230,"ysyxSoCFull asic chipMaster axi42tl deq_io_enq_bits_last", false,-1);
        tracep->declBit(c+19071,"ysyxSoCFull asic chipMaster axi42tl deq_io_deq_ready", false,-1);
        tracep->declBit(c+19072,"ysyxSoCFull asic chipMaster axi42tl deq_io_deq_valid", false,-1);
        tracep->declBit(c+19133,"ysyxSoCFull asic chipMaster axi42tl deq_io_deq_bits_id", false,-1);
        tracep->declQuad(c+16819,"ysyxSoCFull asic chipMaster axi42tl deq_io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+16821,"ysyxSoCFull asic chipMaster axi42tl deq_io_deq_bits_resp", false,-1, 1,0);
        tracep->declBit(c+19134,"ysyxSoCFull asic chipMaster axi42tl deq_io_deq_bits_last", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster axi42tl q_bdeq_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster axi42tl q_bdeq_reset", false,-1);
        tracep->declBit(c+1300,"ysyxSoCFull asic chipMaster axi42tl q_bdeq_io_enq_ready", false,-1);
        tracep->declBit(c+19231,"ysyxSoCFull asic chipMaster axi42tl q_bdeq_io_enq_valid", false,-1);
        tracep->declBit(c+19228,"ysyxSoCFull asic chipMaster axi42tl q_bdeq_io_enq_bits_id", false,-1);
        tracep->declBus(c+19232,"ysyxSoCFull asic chipMaster axi42tl q_bdeq_io_enq_bits_resp", false,-1, 1,0);
        tracep->declBit(c+19233,"ysyxSoCFull asic chipMaster axi42tl q_bdeq_io_deq_ready", false,-1);
        tracep->declBit(c+19234,"ysyxSoCFull asic chipMaster axi42tl q_bdeq_io_deq_valid", false,-1);
        tracep->declBit(c+19130,"ysyxSoCFull asic chipMaster axi42tl q_bdeq_io_deq_bits_id", false,-1);
        tracep->declBus(c+19131,"ysyxSoCFull asic chipMaster axi42tl q_bdeq_io_deq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+1301,"ysyxSoCFull asic chipMaster axi42tl r_size_lo", false,-1, 14,0);
        tracep->declBus(c+1302,"ysyxSoCFull asic chipMaster axi42tl r_size_hi", false,-1, 7,0);
        tracep->declBus(c+1303,"ysyxSoCFull asic chipMaster axi42tl r_size_lo_1", false,-1, 7,0);
        tracep->declBit(c+1304,"ysyxSoCFull asic chipMaster axi42tl r_size_hi_1", false,-1);
        tracep->declBus(c+1305,"ysyxSoCFull asic chipMaster axi42tl r_size_hi_2", false,-1, 3,0);
        tracep->declBus(c+1306,"ysyxSoCFull asic chipMaster axi42tl r_size_lo_2", false,-1, 3,0);
        tracep->declBit(c+1307,"ysyxSoCFull asic chipMaster axi42tl r_size_hi_3", false,-1);
        tracep->declBus(c+1308,"ysyxSoCFull asic chipMaster axi42tl r_size_hi_4", false,-1, 1,0);
        tracep->declBus(c+1309,"ysyxSoCFull asic chipMaster axi42tl r_size_lo_3", false,-1, 1,0);
        tracep->declBit(c+1310,"ysyxSoCFull asic chipMaster axi42tl r_size_hi_5", false,-1);
        tracep->declBit(c+1311,"ysyxSoCFull asic chipMaster axi42tl r_size_lo_4", false,-1);
        tracep->declBus(c+1312,"ysyxSoCFull asic chipMaster axi42tl r_size", false,-1, 3,0);
        tracep->declBit(c+1313,"ysyxSoCFull asic chipMaster axi42tl r_ok", false,-1);
        tracep->declBus(c+1314,"ysyxSoCFull asic chipMaster axi42tl r_addr", false,-1, 31,0);
        tracep->declBus(c+1315,"ysyxSoCFull asic chipMaster axi42tl r_count_0", false,-1, 2,0);
        tracep->declBus(c+1316,"ysyxSoCFull asic chipMaster axi42tl r_count_1", false,-1, 2,0);
        tracep->declBus(c+1317,"ysyxSoCFull asic chipMaster axi42tl r_id_hi_lo", false,-1, 1,0);
        tracep->declBus(c+1318,"ysyxSoCFull asic chipMaster axi42tl r_id", false,-1, 3,0);
        tracep->declBus(c+1319,"ysyxSoCFull asic chipMaster axi42tl a_mask_sizeOH_shiftAmount", false,-1, 1,0);
        tracep->declBus(c+1320,"ysyxSoCFull asic chipMaster axi42tl a_mask_sizeOH", false,-1, 2,0);
        tracep->declBit(c+1321,"ysyxSoCFull asic chipMaster axi42tl a_mask_size", false,-1);
        tracep->declBit(c+1322,"ysyxSoCFull asic chipMaster axi42tl a_mask_bit", false,-1);
        tracep->declBit(c+1323,"ysyxSoCFull asic chipMaster axi42tl a_mask_nbit", false,-1);
        tracep->declBit(c+1324,"ysyxSoCFull asic chipMaster axi42tl a_mask_acc", false,-1);
        tracep->declBit(c+1325,"ysyxSoCFull asic chipMaster axi42tl a_mask_acc_1", false,-1);
        tracep->declBit(c+1326,"ysyxSoCFull asic chipMaster axi42tl a_mask_size_1", false,-1);
        tracep->declBit(c+1327,"ysyxSoCFull asic chipMaster axi42tl a_mask_bit_1", false,-1);
        tracep->declBit(c+1328,"ysyxSoCFull asic chipMaster axi42tl a_mask_nbit_1", false,-1);
        tracep->declBit(c+1329,"ysyxSoCFull asic chipMaster axi42tl a_mask_eq_2", false,-1);
        tracep->declBit(c+1330,"ysyxSoCFull asic chipMaster axi42tl a_mask_acc_2", false,-1);
        tracep->declBit(c+1331,"ysyxSoCFull asic chipMaster axi42tl a_mask_eq_3", false,-1);
        tracep->declBit(c+1332,"ysyxSoCFull asic chipMaster axi42tl a_mask_acc_3", false,-1);
        tracep->declBit(c+1333,"ysyxSoCFull asic chipMaster axi42tl a_mask_eq_4", false,-1);
        tracep->declBit(c+1334,"ysyxSoCFull asic chipMaster axi42tl a_mask_acc_4", false,-1);
        tracep->declBit(c+1335,"ysyxSoCFull asic chipMaster axi42tl a_mask_eq_5", false,-1);
        tracep->declBit(c+1336,"ysyxSoCFull asic chipMaster axi42tl a_mask_acc_5", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster axi42tl a_mask_size_2", false,-1);
        tracep->declBit(c+1337,"ysyxSoCFull asic chipMaster axi42tl a_mask_bit_2", false,-1);
        tracep->declBit(c+1338,"ysyxSoCFull asic chipMaster axi42tl a_mask_nbit_2", false,-1);
        tracep->declBit(c+1339,"ysyxSoCFull asic chipMaster axi42tl a_mask_eq_6", false,-1);
        tracep->declBit(c+1340,"ysyxSoCFull asic chipMaster axi42tl a_mask_lo_lo_lo", false,-1);
        tracep->declBit(c+1341,"ysyxSoCFull asic chipMaster axi42tl a_mask_eq_7", false,-1);
        tracep->declBit(c+1342,"ysyxSoCFull asic chipMaster axi42tl a_mask_lo_lo_hi", false,-1);
        tracep->declBit(c+1343,"ysyxSoCFull asic chipMaster axi42tl a_mask_eq_8", false,-1);
        tracep->declBit(c+1344,"ysyxSoCFull asic chipMaster axi42tl a_mask_lo_hi_lo", false,-1);
        tracep->declBit(c+1345,"ysyxSoCFull asic chipMaster axi42tl a_mask_eq_9", false,-1);
        tracep->declBit(c+1346,"ysyxSoCFull asic chipMaster axi42tl a_mask_lo_hi_hi", false,-1);
        tracep->declBit(c+1347,"ysyxSoCFull asic chipMaster axi42tl a_mask_eq_10", false,-1);
        tracep->declBit(c+1348,"ysyxSoCFull asic chipMaster axi42tl a_mask_hi_lo_lo", false,-1);
        tracep->declBit(c+1349,"ysyxSoCFull asic chipMaster axi42tl a_mask_eq_11", false,-1);
        tracep->declBit(c+1350,"ysyxSoCFull asic chipMaster axi42tl a_mask_hi_lo_hi", false,-1);
        tracep->declBit(c+1351,"ysyxSoCFull asic chipMaster axi42tl a_mask_eq_12", false,-1);
        tracep->declBit(c+1352,"ysyxSoCFull asic chipMaster axi42tl a_mask_hi_hi_lo", false,-1);
        tracep->declBit(c+1353,"ysyxSoCFull asic chipMaster axi42tl a_mask_eq_13", false,-1);
        tracep->declBit(c+1354,"ysyxSoCFull asic chipMaster axi42tl a_mask_hi_hi_hi", false,-1);
        tracep->declBus(c+1355,"ysyxSoCFull asic chipMaster axi42tl a_mask", false,-1, 7,0);
        tracep->declBus(c+1356,"ysyxSoCFull asic chipMaster axi42tl r_sel", false,-1, 1,0);
        tracep->declBus(c+1357,"ysyxSoCFull asic chipMaster axi42tl beatsLeft", false,-1, 7,0);
        tracep->declBit(c+1358,"ysyxSoCFull asic chipMaster axi42tl idle", false,-1);
        tracep->declBit(c+1359,"ysyxSoCFull asic chipMaster axi42tl w_out_valid", false,-1);
        tracep->declBus(c+1360,"ysyxSoCFull asic chipMaster axi42tl readys_filter_lo", false,-1, 1,0);
        tracep->declBus(c+1361,"ysyxSoCFull asic chipMaster axi42tl readys_mask", false,-1, 1,0);
        tracep->declBus(c+1362,"ysyxSoCFull asic chipMaster axi42tl readys_filter_hi", false,-1, 1,0);
        tracep->declBus(c+1363,"ysyxSoCFull asic chipMaster axi42tl readys_filter", false,-1, 3,0);
        tracep->declBus(c+1364,"ysyxSoCFull asic chipMaster axi42tl readys_unready", false,-1, 3,0);
        tracep->declBus(c+1365,"ysyxSoCFull asic chipMaster axi42tl readys_readys", false,-1, 1,0);
        tracep->declBit(c+1366,"ysyxSoCFull asic chipMaster axi42tl readys_0", false,-1);
        tracep->declBit(c+1367,"ysyxSoCFull asic chipMaster axi42tl state_0", false,-1);
        tracep->declBit(c+1368,"ysyxSoCFull asic chipMaster axi42tl allowed_0", false,-1);
        tracep->declBit(c+16946,"ysyxSoCFull asic chipMaster axi42tl out_ready", false,-1);
        tracep->declBus(c+1369,"ysyxSoCFull asic chipMaster axi42tl w_size_lo", false,-1, 14,0);
        tracep->declBus(c+1370,"ysyxSoCFull asic chipMaster axi42tl w_size_hi", false,-1, 7,0);
        tracep->declBus(c+1371,"ysyxSoCFull asic chipMaster axi42tl w_size_lo_1", false,-1, 7,0);
        tracep->declBit(c+1372,"ysyxSoCFull asic chipMaster axi42tl w_size_hi_1", false,-1);
        tracep->declBus(c+1373,"ysyxSoCFull asic chipMaster axi42tl w_size_hi_2", false,-1, 3,0);
        tracep->declBus(c+1374,"ysyxSoCFull asic chipMaster axi42tl w_size_lo_2", false,-1, 3,0);
        tracep->declBit(c+1375,"ysyxSoCFull asic chipMaster axi42tl w_size_hi_3", false,-1);
        tracep->declBus(c+1376,"ysyxSoCFull asic chipMaster axi42tl w_size_hi_4", false,-1, 1,0);
        tracep->declBus(c+1377,"ysyxSoCFull asic chipMaster axi42tl w_size_lo_3", false,-1, 1,0);
        tracep->declBit(c+1378,"ysyxSoCFull asic chipMaster axi42tl w_size_hi_5", false,-1);
        tracep->declBit(c+1379,"ysyxSoCFull asic chipMaster axi42tl w_size_lo_4", false,-1);
        tracep->declBus(c+1380,"ysyxSoCFull asic chipMaster axi42tl w_size", false,-1, 3,0);
        tracep->declBit(c+1381,"ysyxSoCFull asic chipMaster axi42tl w_ok", false,-1);
        tracep->declBus(c+1382,"ysyxSoCFull asic chipMaster axi42tl w_addr", false,-1, 31,0);
        tracep->declBus(c+1383,"ysyxSoCFull asic chipMaster axi42tl w_count_0", false,-1, 2,0);
        tracep->declBus(c+1384,"ysyxSoCFull asic chipMaster axi42tl w_count_1", false,-1, 2,0);
        tracep->declBus(c+1385,"ysyxSoCFull asic chipMaster axi42tl w_id_hi_lo", false,-1, 1,0);
        tracep->declBus(c+1386,"ysyxSoCFull asic chipMaster axi42tl w_id", false,-1, 3,0);
        tracep->declBit(c+1387,"ysyxSoCFull asic chipMaster axi42tl readys_1", false,-1);
        tracep->declBit(c+1388,"ysyxSoCFull asic chipMaster axi42tl state_1", false,-1);
        tracep->declBit(c+1389,"ysyxSoCFull asic chipMaster axi42tl allowed_1", false,-1);
        tracep->declBit(c+19235,"ysyxSoCFull asic chipMaster axi42tl out_1_ready", false,-1);
        tracep->declBit(c+16947,"ysyxSoCFull asic chipMaster axi42tl bundleIn_0_awready", false,-1);
        tracep->declBus(c+1390,"ysyxSoCFull asic chipMaster axi42tl w_sel", false,-1, 1,0);
        tracep->declBit(c+19236,"ysyxSoCFull asic chipMaster axi42tl latch", false,-1);
        tracep->declBit(c+1391,"ysyxSoCFull asic chipMaster axi42tl earlyWinner_0", false,-1);
        tracep->declBit(c+1392,"ysyxSoCFull asic chipMaster axi42tl earlyWinner_1", false,-1);
        tracep->declBit(c+1393,"ysyxSoCFull asic chipMaster axi42tl muxStateEarly_0", false,-1);
        tracep->declBit(c+1394,"ysyxSoCFull asic chipMaster axi42tl muxStateEarly_1", false,-1);
        tracep->declBit(c+1395,"ysyxSoCFull asic chipMaster axi42tl sink_ACancel_earlyValid", false,-1);
        tracep->declBus(c+1396,"ysyxSoCFull asic chipMaster axi42tl a_size", false,-1, 2,0);
        tracep->declBus(c+1397,"ysyxSoCFull asic chipMaster axi42tl a_1_size", false,-1, 2,0);
        tracep->declBit(c+19237,"ysyxSoCFull asic chipMaster axi42tl d_hasData", false,-1);
        tracep->declBit(c+1299,"ysyxSoCFull asic chipMaster axi42tl ok_rready", false,-1);
        tracep->declBit(c+1300,"ysyxSoCFull asic chipMaster axi42tl ok_bready", false,-1);
        tracep->declBit(c+16948,"ysyxSoCFull asic chipMaster axi42tl bundleOut_0_d_ready", false,-1);
        tracep->declBus(c+19238,"ysyxSoCFull asic chipMaster axi42tl d_last_beats1_decode", false,-1, 2,0);
        tracep->declBus(c+19239,"ysyxSoCFull asic chipMaster axi42tl d_last_beats1", false,-1, 2,0);
        tracep->declBus(c+1398,"ysyxSoCFull asic chipMaster axi42tl d_last_counter", false,-1, 2,0);
        tracep->declBus(c+1399,"ysyxSoCFull asic chipMaster axi42tl d_last_counter1", false,-1, 2,0);
        tracep->declBit(c+1400,"ysyxSoCFull asic chipMaster axi42tl d_last_first", false,-1);
        tracep->declBus(c+1401,"ysyxSoCFull asic chipMaster axi42tl b_count_0", false,-1, 2,0);
        tracep->declBus(c+1402,"ysyxSoCFull asic chipMaster axi42tl b_count_1", false,-1, 2,0);
        tracep->declBit(c+19130,"ysyxSoCFull asic chipMaster axi42tl q_bid", false,-1);
        tracep->declBit(c+19240,"ysyxSoCFull asic chipMaster axi42tl b_allow", false,-1);
        tracep->declBus(c+19241,"ysyxSoCFull asic chipMaster axi42tl b_sel", false,-1, 1,0);
        tracep->declBit(c+19234,"ysyxSoCFull asic chipMaster axi42tl q_bvalid", false,-1);
        tracep->declBit(c+19242,"ysyxSoCFull asic chipMaster axi42tl bundleIn_0_bvalid", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster axi42tl deq clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster axi42tl deq reset", false,-1);
        tracep->declBit(c+1299,"ysyxSoCFull asic chipMaster axi42tl deq io_enq_ready", false,-1);
        tracep->declBit(c+19227,"ysyxSoCFull asic chipMaster axi42tl deq io_enq_valid", false,-1);
        tracep->declBit(c+19228,"ysyxSoCFull asic chipMaster axi42tl deq io_enq_bits_id", false,-1);
        tracep->declQuad(c+19123,"ysyxSoCFull asic chipMaster axi42tl deq io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+19229,"ysyxSoCFull asic chipMaster axi42tl deq io_enq_bits_resp", false,-1, 1,0);
        tracep->declBit(c+19230,"ysyxSoCFull asic chipMaster axi42tl deq io_enq_bits_last", false,-1);
        tracep->declBit(c+19071,"ysyxSoCFull asic chipMaster axi42tl deq io_deq_ready", false,-1);
        tracep->declBit(c+19072,"ysyxSoCFull asic chipMaster axi42tl deq io_deq_valid", false,-1);
        tracep->declBit(c+19133,"ysyxSoCFull asic chipMaster axi42tl deq io_deq_bits_id", false,-1);
        tracep->declQuad(c+16819,"ysyxSoCFull asic chipMaster axi42tl deq io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+16821,"ysyxSoCFull asic chipMaster axi42tl deq io_deq_bits_resp", false,-1, 1,0);
        tracep->declBit(c+19134,"ysyxSoCFull asic chipMaster axi42tl deq io_deq_bits_last", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+1403+i*1,"ysyxSoCFull asic chipMaster axi42tl deq ram_id", true,(i+0));}}
        tracep->declBit(c+1404,"ysyxSoCFull asic chipMaster axi42tl deq ram_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi42tl deq ram_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+19228,"ysyxSoCFull asic chipMaster axi42tl deq ram_id_MPORT_data", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi42tl deq ram_id_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster axi42tl deq ram_id_MPORT_mask", false,-1);
        tracep->declBit(c+16949,"ysyxSoCFull asic chipMaster axi42tl deq ram_id_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declQuad(c+1405+i*2,"ysyxSoCFull asic chipMaster axi42tl deq ram_data", true,(i+0), 63,0);}}
        tracep->declQuad(c+1407,"ysyxSoCFull asic chipMaster axi42tl deq ram_data_io_deq_bits_MPORT_data", false,-1, 63,0);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi42tl deq ram_data_io_deq_bits_MPORT_addr", false,-1);
        tracep->declQuad(c+19123,"ysyxSoCFull asic chipMaster axi42tl deq ram_data_MPORT_data", false,-1, 63,0);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi42tl deq ram_data_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster axi42tl deq ram_data_MPORT_mask", false,-1);
        tracep->declBit(c+16949,"ysyxSoCFull asic chipMaster axi42tl deq ram_data_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+1409+i*1,"ysyxSoCFull asic chipMaster axi42tl deq ram_resp", true,(i+0), 1,0);}}
        tracep->declBus(c+1410,"ysyxSoCFull asic chipMaster axi42tl deq ram_resp_io_deq_bits_MPORT_data", false,-1, 1,0);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi42tl deq ram_resp_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19229,"ysyxSoCFull asic chipMaster axi42tl deq ram_resp_MPORT_data", false,-1, 1,0);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi42tl deq ram_resp_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster axi42tl deq ram_resp_MPORT_mask", false,-1);
        tracep->declBit(c+16949,"ysyxSoCFull asic chipMaster axi42tl deq ram_resp_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+1411+i*1,"ysyxSoCFull asic chipMaster axi42tl deq ram_last", true,(i+0));}}
        tracep->declBit(c+1412,"ysyxSoCFull asic chipMaster axi42tl deq ram_last_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi42tl deq ram_last_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+19230,"ysyxSoCFull asic chipMaster axi42tl deq ram_last_MPORT_data", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi42tl deq ram_last_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster axi42tl deq ram_last_MPORT_mask", false,-1);
        tracep->declBit(c+16949,"ysyxSoCFull asic chipMaster axi42tl deq ram_last_MPORT_en", false,-1);
        tracep->declBit(c+1413,"ysyxSoCFull asic chipMaster axi42tl deq maybe_full", false,-1);
        tracep->declBit(c+1299,"ysyxSoCFull asic chipMaster axi42tl deq empty", false,-1);
        tracep->declBit(c+16949,"ysyxSoCFull asic chipMaster axi42tl deq do_enq", false,-1);
        tracep->declBit(c+16950,"ysyxSoCFull asic chipMaster axi42tl deq do_deq", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster axi42tl q_bdeq clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster axi42tl q_bdeq reset", false,-1);
        tracep->declBit(c+1300,"ysyxSoCFull asic chipMaster axi42tl q_bdeq io_enq_ready", false,-1);
        tracep->declBit(c+19231,"ysyxSoCFull asic chipMaster axi42tl q_bdeq io_enq_valid", false,-1);
        tracep->declBit(c+19228,"ysyxSoCFull asic chipMaster axi42tl q_bdeq io_enq_bits_id", false,-1);
        tracep->declBus(c+19232,"ysyxSoCFull asic chipMaster axi42tl q_bdeq io_enq_bits_resp", false,-1, 1,0);
        tracep->declBit(c+19233,"ysyxSoCFull asic chipMaster axi42tl q_bdeq io_deq_ready", false,-1);
        tracep->declBit(c+19234,"ysyxSoCFull asic chipMaster axi42tl q_bdeq io_deq_valid", false,-1);
        tracep->declBit(c+19130,"ysyxSoCFull asic chipMaster axi42tl q_bdeq io_deq_bits_id", false,-1);
        tracep->declBus(c+19131,"ysyxSoCFull asic chipMaster axi42tl q_bdeq io_deq_bits_resp", false,-1, 1,0);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+1414+i*1,"ysyxSoCFull asic chipMaster axi42tl q_bdeq ram_id", true,(i+0));}}
        tracep->declBit(c+1415,"ysyxSoCFull asic chipMaster axi42tl q_bdeq ram_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi42tl q_bdeq ram_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+19228,"ysyxSoCFull asic chipMaster axi42tl q_bdeq ram_id_MPORT_data", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi42tl q_bdeq ram_id_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster axi42tl q_bdeq ram_id_MPORT_mask", false,-1);
        tracep->declBit(c+16951,"ysyxSoCFull asic chipMaster axi42tl q_bdeq ram_id_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+1416+i*1,"ysyxSoCFull asic chipMaster axi42tl q_bdeq ram_resp", true,(i+0), 1,0);}}
        tracep->declBus(c+1417,"ysyxSoCFull asic chipMaster axi42tl q_bdeq ram_resp_io_deq_bits_MPORT_data", false,-1, 1,0);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi42tl q_bdeq ram_resp_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19232,"ysyxSoCFull asic chipMaster axi42tl q_bdeq ram_resp_MPORT_data", false,-1, 1,0);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi42tl q_bdeq ram_resp_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster axi42tl q_bdeq ram_resp_MPORT_mask", false,-1);
        tracep->declBit(c+16951,"ysyxSoCFull asic chipMaster axi42tl q_bdeq ram_resp_MPORT_en", false,-1);
        tracep->declBit(c+1418,"ysyxSoCFull asic chipMaster axi42tl q_bdeq maybe_full", false,-1);
        tracep->declBit(c+1300,"ysyxSoCFull asic chipMaster axi42tl q_bdeq empty", false,-1);
        tracep->declBit(c+16951,"ysyxSoCFull asic chipMaster axi42tl q_bdeq do_enq", false,-1);
        tracep->declBit(c+16952,"ysyxSoCFull asic chipMaster axi42tl q_bdeq do_deq", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster axi4yank clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster axi4yank reset", false,-1);
        tracep->declBit(c+19135,"ysyxSoCFull asic chipMaster axi4yank auto_in_awready", false,-1);
        tracep->declBit(c+227,"ysyxSoCFull asic chipMaster axi4yank auto_in_awvalid", false,-1);
        tracep->declBit(c+213,"ysyxSoCFull asic chipMaster axi4yank auto_in_awid", false,-1);
        tracep->declBus(c+214,"ysyxSoCFull asic chipMaster axi4yank auto_in_awaddr", false,-1, 31,0);
        tracep->declBus(c+215,"ysyxSoCFull asic chipMaster axi4yank auto_in_awlen", false,-1, 7,0);
        tracep->declBus(c+216,"ysyxSoCFull asic chipMaster axi4yank auto_in_awsize", false,-1, 2,0);
        tracep->declBus(c+228,"ysyxSoCFull asic chipMaster axi4yank auto_in_awecho_extra_id", false,-1, 2,0);
        tracep->declBit(c+229,"ysyxSoCFull asic chipMaster axi4yank auto_in_awecho_real_last", false,-1);
        tracep->declBit(c+19127,"ysyxSoCFull asic chipMaster axi4yank auto_in_wready", false,-1);
        tracep->declBit(c+217,"ysyxSoCFull asic chipMaster axi4yank auto_in_wvalid", false,-1);
        tracep->declQuad(c+218,"ysyxSoCFull asic chipMaster axi4yank auto_in_wdata", false,-1, 63,0);
        tracep->declBus(c+220,"ysyxSoCFull asic chipMaster axi4yank auto_in_wstrb", false,-1, 7,0);
        tracep->declBit(c+221,"ysyxSoCFull asic chipMaster axi4yank auto_in_wlast", false,-1);
        tracep->declBit(c+19128,"ysyxSoCFull asic chipMaster axi4yank auto_in_bready", false,-1);
        tracep->declBit(c+19129,"ysyxSoCFull asic chipMaster axi4yank auto_in_bvalid", false,-1);
        tracep->declBit(c+19130,"ysyxSoCFull asic chipMaster axi4yank auto_in_bid", false,-1);
        tracep->declBus(c+19131,"ysyxSoCFull asic chipMaster axi4yank auto_in_bresp", false,-1, 1,0);
        tracep->declBus(c+16827,"ysyxSoCFull asic chipMaster axi4yank auto_in_becho_extra_id", false,-1, 2,0);
        tracep->declBit(c+19136,"ysyxSoCFull asic chipMaster axi4yank auto_in_becho_real_last", false,-1);
        tracep->declBit(c+19137,"ysyxSoCFull asic chipMaster axi4yank auto_in_arready", false,-1);
        tracep->declBit(c+230,"ysyxSoCFull asic chipMaster axi4yank auto_in_arvalid", false,-1);
        tracep->declBit(c+223,"ysyxSoCFull asic chipMaster axi4yank auto_in_arid", false,-1);
        tracep->declBus(c+224,"ysyxSoCFull asic chipMaster axi4yank auto_in_araddr", false,-1, 31,0);
        tracep->declBus(c+225,"ysyxSoCFull asic chipMaster axi4yank auto_in_arlen", false,-1, 7,0);
        tracep->declBus(c+226,"ysyxSoCFull asic chipMaster axi4yank auto_in_arsize", false,-1, 2,0);
        tracep->declBus(c+231,"ysyxSoCFull asic chipMaster axi4yank auto_in_arecho_extra_id", false,-1, 2,0);
        tracep->declBit(c+232,"ysyxSoCFull asic chipMaster axi4yank auto_in_arecho_real_last", false,-1);
        tracep->declBit(c+19071,"ysyxSoCFull asic chipMaster axi4yank auto_in_rready", false,-1);
        tracep->declBit(c+19072,"ysyxSoCFull asic chipMaster axi4yank auto_in_rvalid", false,-1);
        tracep->declBit(c+19133,"ysyxSoCFull asic chipMaster axi4yank auto_in_rid", false,-1);
        tracep->declQuad(c+16819,"ysyxSoCFull asic chipMaster axi4yank auto_in_rdata", false,-1, 63,0);
        tracep->declBus(c+16821,"ysyxSoCFull asic chipMaster axi4yank auto_in_rresp", false,-1, 1,0);
        tracep->declBus(c+16828,"ysyxSoCFull asic chipMaster axi4yank auto_in_recho_extra_id", false,-1, 2,0);
        tracep->declBit(c+16829,"ysyxSoCFull asic chipMaster axi4yank auto_in_recho_real_last", false,-1);
        tracep->declBit(c+19134,"ysyxSoCFull asic chipMaster axi4yank auto_in_rlast", false,-1);
        tracep->declBit(c+19126,"ysyxSoCFull asic chipMaster axi4yank auto_out_awready", false,-1);
        tracep->declBit(c+212,"ysyxSoCFull asic chipMaster axi4yank auto_out_awvalid", false,-1);
        tracep->declBit(c+213,"ysyxSoCFull asic chipMaster axi4yank auto_out_awid", false,-1);
        tracep->declBus(c+214,"ysyxSoCFull asic chipMaster axi4yank auto_out_awaddr", false,-1, 31,0);
        tracep->declBus(c+215,"ysyxSoCFull asic chipMaster axi4yank auto_out_awlen", false,-1, 7,0);
        tracep->declBus(c+216,"ysyxSoCFull asic chipMaster axi4yank auto_out_awsize", false,-1, 2,0);
        tracep->declBit(c+19127,"ysyxSoCFull asic chipMaster axi4yank auto_out_wready", false,-1);
        tracep->declBit(c+217,"ysyxSoCFull asic chipMaster axi4yank auto_out_wvalid", false,-1);
        tracep->declQuad(c+218,"ysyxSoCFull asic chipMaster axi4yank auto_out_wdata", false,-1, 63,0);
        tracep->declBus(c+220,"ysyxSoCFull asic chipMaster axi4yank auto_out_wstrb", false,-1, 7,0);
        tracep->declBit(c+221,"ysyxSoCFull asic chipMaster axi4yank auto_out_wlast", false,-1);
        tracep->declBit(c+19128,"ysyxSoCFull asic chipMaster axi4yank auto_out_bready", false,-1);
        tracep->declBit(c+19129,"ysyxSoCFull asic chipMaster axi4yank auto_out_bvalid", false,-1);
        tracep->declBit(c+19130,"ysyxSoCFull asic chipMaster axi4yank auto_out_bid", false,-1);
        tracep->declBus(c+19131,"ysyxSoCFull asic chipMaster axi4yank auto_out_bresp", false,-1, 1,0);
        tracep->declBit(c+19132,"ysyxSoCFull asic chipMaster axi4yank auto_out_arready", false,-1);
        tracep->declBit(c+222,"ysyxSoCFull asic chipMaster axi4yank auto_out_arvalid", false,-1);
        tracep->declBit(c+223,"ysyxSoCFull asic chipMaster axi4yank auto_out_arid", false,-1);
        tracep->declBus(c+224,"ysyxSoCFull asic chipMaster axi4yank auto_out_araddr", false,-1, 31,0);
        tracep->declBus(c+225,"ysyxSoCFull asic chipMaster axi4yank auto_out_arlen", false,-1, 7,0);
        tracep->declBus(c+226,"ysyxSoCFull asic chipMaster axi4yank auto_out_arsize", false,-1, 2,0);
        tracep->declBit(c+19071,"ysyxSoCFull asic chipMaster axi4yank auto_out_rready", false,-1);
        tracep->declBit(c+19072,"ysyxSoCFull asic chipMaster axi4yank auto_out_rvalid", false,-1);
        tracep->declBit(c+19133,"ysyxSoCFull asic chipMaster axi4yank auto_out_rid", false,-1);
        tracep->declQuad(c+16819,"ysyxSoCFull asic chipMaster axi4yank auto_out_rdata", false,-1, 63,0);
        tracep->declBus(c+16821,"ysyxSoCFull asic chipMaster axi4yank auto_out_rresp", false,-1, 1,0);
        tracep->declBit(c+19134,"ysyxSoCFull asic chipMaster axi4yank auto_out_rlast", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_reset", false,-1);
        tracep->declBit(c+1419,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_io_enq_ready", false,-1);
        tracep->declBit(c+19243,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_io_enq_valid", false,-1);
        tracep->declBus(c+231,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_io_enq_bits_extra_id", false,-1, 2,0);
        tracep->declBit(c+232,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_io_enq_bits_real_last", false,-1);
        tracep->declBit(c+19244,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_io_deq_ready", false,-1);
        tracep->declBit(c+19245,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_io_deq_valid", false,-1);
        tracep->declBus(c+1420,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_io_deq_bits_extra_id", false,-1, 2,0);
        tracep->declBit(c+1421,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_io_deq_bits_real_last", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_1_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_1_reset", false,-1);
        tracep->declBit(c+1422,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_1_io_enq_ready", false,-1);
        tracep->declBit(c+19246,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_1_io_enq_valid", false,-1);
        tracep->declBus(c+231,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_1_io_enq_bits_extra_id", false,-1, 2,0);
        tracep->declBit(c+232,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_1_io_enq_bits_real_last", false,-1);
        tracep->declBit(c+19247,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_1_io_deq_ready", false,-1);
        tracep->declBit(c+19248,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_1_io_deq_valid", false,-1);
        tracep->declBus(c+1423,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_1_io_deq_bits_extra_id", false,-1, 2,0);
        tracep->declBit(c+1424,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_1_io_deq_bits_real_last", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_2_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_2_reset", false,-1);
        tracep->declBit(c+1425,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_2_io_enq_ready", false,-1);
        tracep->declBit(c+19249,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_2_io_enq_valid", false,-1);
        tracep->declBus(c+228,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_2_io_enq_bits_extra_id", false,-1, 2,0);
        tracep->declBit(c+229,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_2_io_enq_bits_real_last", false,-1);
        tracep->declBit(c+19250,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_2_io_deq_ready", false,-1);
        tracep->declBit(c+19251,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_2_io_deq_valid", false,-1);
        tracep->declBus(c+1426,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_2_io_deq_bits_extra_id", false,-1, 2,0);
        tracep->declBit(c+1427,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_2_io_deq_bits_real_last", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_3_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_3_reset", false,-1);
        tracep->declBit(c+1428,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_3_io_enq_ready", false,-1);
        tracep->declBit(c+19252,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_3_io_enq_valid", false,-1);
        tracep->declBus(c+228,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_3_io_enq_bits_extra_id", false,-1, 2,0);
        tracep->declBit(c+229,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_3_io_enq_bits_real_last", false,-1);
        tracep->declBit(c+19253,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_3_io_deq_ready", false,-1);
        tracep->declBit(c+19254,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_3_io_deq_valid", false,-1);
        tracep->declBus(c+1429,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_3_io_deq_bits_extra_id", false,-1, 2,0);
        tracep->declBit(c+1430,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_3_io_deq_bits_real_last", false,-1);
        tracep->declBit(c+1431,"ysyxSoCFull asic chipMaster axi4yank arsel_0", false,-1);
        tracep->declBit(c+1432,"ysyxSoCFull asic chipMaster axi4yank arsel_1", false,-1);
        tracep->declBit(c+19255,"ysyxSoCFull asic chipMaster axi4yank rsel_0", false,-1);
        tracep->declBit(c+19256,"ysyxSoCFull asic chipMaster axi4yank rsel_1", false,-1);
        tracep->declBit(c+1433,"ysyxSoCFull asic chipMaster axi4yank awsel_0", false,-1);
        tracep->declBit(c+1434,"ysyxSoCFull asic chipMaster axi4yank awsel_1", false,-1);
        tracep->declBit(c+19257,"ysyxSoCFull asic chipMaster axi4yank bsel_0", false,-1);
        tracep->declBit(c+19258,"ysyxSoCFull asic chipMaster axi4yank bsel_1", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility reset", false,-1);
        tracep->declBit(c+1419,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility io_enq_ready", false,-1);
        tracep->declBit(c+19243,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility io_enq_valid", false,-1);
        tracep->declBus(c+231,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility io_enq_bits_extra_id", false,-1, 2,0);
        tracep->declBit(c+232,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility io_enq_bits_real_last", false,-1);
        tracep->declBit(c+19244,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility io_deq_ready", false,-1);
        tracep->declBit(c+19245,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility io_deq_valid", false,-1);
        tracep->declBus(c+1420,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility io_deq_bits_extra_id", false,-1, 2,0);
        tracep->declBit(c+1421,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility io_deq_bits_real_last", false,-1);
        {int i; for (i=0; i<4; i++) {
                tracep->declBus(c+1435+i*1,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility ram_extra_id", true,(i+0), 2,0);}}
        tracep->declBus(c+1439,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility ram_extra_id_io_deq_bits_MPORT_data", false,-1, 2,0);
        tracep->declBus(c+1440,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 1,0);
        tracep->declBus(c+231,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility ram_extra_id_MPORT_data", false,-1, 2,0);
        tracep->declBus(c+1441,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility ram_extra_id_MPORT_addr", false,-1, 1,0);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+16953,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility ram_extra_id_MPORT_en", false,-1);
        {int i; for (i=0; i<4; i++) {
                tracep->declBit(c+1442+i*1,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility ram_real_last", true,(i+0));}}
        tracep->declBit(c+1446,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility ram_real_last_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+1440,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility ram_real_last_io_deq_bits_MPORT_addr", false,-1, 1,0);
        tracep->declBit(c+232,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility ram_real_last_MPORT_data", false,-1);
        tracep->declBus(c+1441,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility ram_real_last_MPORT_addr", false,-1, 1,0);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility ram_real_last_MPORT_mask", false,-1);
        tracep->declBit(c+16953,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility ram_real_last_MPORT_en", false,-1);
        tracep->declBus(c+1441,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility enq_ptr_value", false,-1, 1,0);
        tracep->declBus(c+1440,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility deq_ptr_value", false,-1, 1,0);
        tracep->declBit(c+1447,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility maybe_full", false,-1);
        tracep->declBit(c+1448,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility ptr_match", false,-1);
        tracep->declBit(c+1449,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility empty", false,-1);
        tracep->declBit(c+1450,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility full", false,-1);
        tracep->declBit(c+19259,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility do_enq", false,-1);
        tracep->declBit(c+19260,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility do_deq", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_1 clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_1 reset", false,-1);
        tracep->declBit(c+1422,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_1 io_enq_ready", false,-1);
        tracep->declBit(c+19246,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_1 io_enq_valid", false,-1);
        tracep->declBus(c+231,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_1 io_enq_bits_extra_id", false,-1, 2,0);
        tracep->declBit(c+232,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_1 io_enq_bits_real_last", false,-1);
        tracep->declBit(c+19247,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_1 io_deq_ready", false,-1);
        tracep->declBit(c+19248,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_1 io_deq_valid", false,-1);
        tracep->declBus(c+1423,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_1 io_deq_bits_extra_id", false,-1, 2,0);
        tracep->declBit(c+1424,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_1 io_deq_bits_real_last", false,-1);
        {int i; for (i=0; i<4; i++) {
                tracep->declBus(c+1451+i*1,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_1 ram_extra_id", true,(i+0), 2,0);}}
        tracep->declBus(c+1455,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_1 ram_extra_id_io_deq_bits_MPORT_data", false,-1, 2,0);
        tracep->declBus(c+1456,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_1 ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 1,0);
        tracep->declBus(c+231,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_1 ram_extra_id_MPORT_data", false,-1, 2,0);
        tracep->declBus(c+1457,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_1 ram_extra_id_MPORT_addr", false,-1, 1,0);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_1 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+16954,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_1 ram_extra_id_MPORT_en", false,-1);
        {int i; for (i=0; i<4; i++) {
                tracep->declBit(c+1458+i*1,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_1 ram_real_last", true,(i+0));}}
        tracep->declBit(c+1462,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_1 ram_real_last_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+1456,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_1 ram_real_last_io_deq_bits_MPORT_addr", false,-1, 1,0);
        tracep->declBit(c+232,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_1 ram_real_last_MPORT_data", false,-1);
        tracep->declBus(c+1457,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_1 ram_real_last_MPORT_addr", false,-1, 1,0);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_1 ram_real_last_MPORT_mask", false,-1);
        tracep->declBit(c+16954,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_1 ram_real_last_MPORT_en", false,-1);
        tracep->declBus(c+1457,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_1 enq_ptr_value", false,-1, 1,0);
        tracep->declBus(c+1456,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_1 deq_ptr_value", false,-1, 1,0);
        tracep->declBit(c+1463,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_1 maybe_full", false,-1);
        tracep->declBit(c+1464,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_1 ptr_match", false,-1);
        tracep->declBit(c+1465,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_1 empty", false,-1);
        tracep->declBit(c+1466,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_1 full", false,-1);
        tracep->declBit(c+19261,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_1 do_enq", false,-1);
        tracep->declBit(c+19262,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_1 do_deq", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_2 clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_2 reset", false,-1);
        tracep->declBit(c+1425,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_2 io_enq_ready", false,-1);
        tracep->declBit(c+19249,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_2 io_enq_valid", false,-1);
        tracep->declBus(c+228,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_2 io_enq_bits_extra_id", false,-1, 2,0);
        tracep->declBit(c+229,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_2 io_enq_bits_real_last", false,-1);
        tracep->declBit(c+19250,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_2 io_deq_ready", false,-1);
        tracep->declBit(c+19251,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_2 io_deq_valid", false,-1);
        tracep->declBus(c+1426,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_2 io_deq_bits_extra_id", false,-1, 2,0);
        tracep->declBit(c+1427,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_2 io_deq_bits_real_last", false,-1);
        {int i; for (i=0; i<4; i++) {
                tracep->declBus(c+1467+i*1,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_2 ram_extra_id", true,(i+0), 2,0);}}
        tracep->declBus(c+1471,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_2 ram_extra_id_io_deq_bits_MPORT_data", false,-1, 2,0);
        tracep->declBus(c+1472,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_2 ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 1,0);
        tracep->declBus(c+228,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_2 ram_extra_id_MPORT_data", false,-1, 2,0);
        tracep->declBus(c+1473,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_2 ram_extra_id_MPORT_addr", false,-1, 1,0);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_2 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+16955,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_2 ram_extra_id_MPORT_en", false,-1);
        {int i; for (i=0; i<4; i++) {
                tracep->declBit(c+1474+i*1,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_2 ram_real_last", true,(i+0));}}
        tracep->declBit(c+1478,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_2 ram_real_last_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+1472,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_2 ram_real_last_io_deq_bits_MPORT_addr", false,-1, 1,0);
        tracep->declBit(c+229,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_2 ram_real_last_MPORT_data", false,-1);
        tracep->declBus(c+1473,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_2 ram_real_last_MPORT_addr", false,-1, 1,0);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_2 ram_real_last_MPORT_mask", false,-1);
        tracep->declBit(c+16955,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_2 ram_real_last_MPORT_en", false,-1);
        tracep->declBus(c+1473,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_2 enq_ptr_value", false,-1, 1,0);
        tracep->declBus(c+1472,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_2 deq_ptr_value", false,-1, 1,0);
        tracep->declBit(c+1479,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_2 maybe_full", false,-1);
        tracep->declBit(c+1480,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_2 ptr_match", false,-1);
        tracep->declBit(c+1481,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_2 empty", false,-1);
        tracep->declBit(c+1482,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_2 full", false,-1);
        tracep->declBit(c+19263,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_2 do_enq", false,-1);
        tracep->declBit(c+19264,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_2 do_deq", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_3 clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_3 reset", false,-1);
        tracep->declBit(c+1428,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_3 io_enq_ready", false,-1);
        tracep->declBit(c+19252,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_3 io_enq_valid", false,-1);
        tracep->declBus(c+228,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_3 io_enq_bits_extra_id", false,-1, 2,0);
        tracep->declBit(c+229,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_3 io_enq_bits_real_last", false,-1);
        tracep->declBit(c+19253,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_3 io_deq_ready", false,-1);
        tracep->declBit(c+19254,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_3 io_deq_valid", false,-1);
        tracep->declBus(c+1429,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_3 io_deq_bits_extra_id", false,-1, 2,0);
        tracep->declBit(c+1430,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_3 io_deq_bits_real_last", false,-1);
        {int i; for (i=0; i<4; i++) {
                tracep->declBus(c+1483+i*1,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_3 ram_extra_id", true,(i+0), 2,0);}}
        tracep->declBus(c+1487,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_3 ram_extra_id_io_deq_bits_MPORT_data", false,-1, 2,0);
        tracep->declBus(c+1488,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_3 ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 1,0);
        tracep->declBus(c+228,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_3 ram_extra_id_MPORT_data", false,-1, 2,0);
        tracep->declBus(c+1489,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_3 ram_extra_id_MPORT_addr", false,-1, 1,0);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_3 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+16956,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_3 ram_extra_id_MPORT_en", false,-1);
        {int i; for (i=0; i<4; i++) {
                tracep->declBit(c+1490+i*1,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_3 ram_real_last", true,(i+0));}}
        tracep->declBit(c+1494,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_3 ram_real_last_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+1488,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_3 ram_real_last_io_deq_bits_MPORT_addr", false,-1, 1,0);
        tracep->declBit(c+229,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_3 ram_real_last_MPORT_data", false,-1);
        tracep->declBus(c+1489,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_3 ram_real_last_MPORT_addr", false,-1, 1,0);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_3 ram_real_last_MPORT_mask", false,-1);
        tracep->declBit(c+16956,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_3 ram_real_last_MPORT_en", false,-1);
        tracep->declBus(c+1489,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_3 enq_ptr_value", false,-1, 1,0);
        tracep->declBus(c+1488,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_3 deq_ptr_value", false,-1, 1,0);
        tracep->declBit(c+1495,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_3 maybe_full", false,-1);
        tracep->declBit(c+1496,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_3 ptr_match", false,-1);
        tracep->declBit(c+1497,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_3 empty", false,-1);
        tracep->declBit(c+1498,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_3 full", false,-1);
        tracep->declBit(c+19265,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_3 do_enq", false,-1);
        tracep->declBit(c+19266,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_3 do_deq", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster axi4frag clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster axi4frag reset", false,-1);
        tracep->declBit(c+92,"ysyxSoCFull asic chipMaster axi4frag auto_in_awready", false,-1);
        tracep->declBit(c+93,"ysyxSoCFull asic chipMaster axi4frag auto_in_awvalid", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4frag auto_in_awid", false,-1);
        tracep->declBus(c+94,"ysyxSoCFull asic chipMaster axi4frag auto_in_awaddr", false,-1, 31,0);
        tracep->declBus(c+95,"ysyxSoCFull asic chipMaster axi4frag auto_in_awlen", false,-1, 7,0);
        tracep->declBus(c+96,"ysyxSoCFull asic chipMaster axi4frag auto_in_awsize", false,-1, 2,0);
        tracep->declBus(c+97,"ysyxSoCFull asic chipMaster axi4frag auto_in_awburst", false,-1, 1,0);
        tracep->declBus(c+20821,"ysyxSoCFull asic chipMaster axi4frag auto_in_awecho_extra_id", false,-1, 2,0);
        tracep->declBit(c+98,"ysyxSoCFull asic chipMaster axi4frag auto_in_wready", false,-1);
        tracep->declBit(c+99,"ysyxSoCFull asic chipMaster axi4frag auto_in_wvalid", false,-1);
        tracep->declQuad(c+100,"ysyxSoCFull asic chipMaster axi4frag auto_in_wdata", false,-1, 63,0);
        tracep->declBus(c+102,"ysyxSoCFull asic chipMaster axi4frag auto_in_wstrb", false,-1, 7,0);
        tracep->declBit(c+103,"ysyxSoCFull asic chipMaster axi4frag auto_in_wlast", false,-1);
        tracep->declBit(c+19069,"ysyxSoCFull asic chipMaster axi4frag auto_in_bready", false,-1);
        tracep->declBit(c+19070,"ysyxSoCFull asic chipMaster axi4frag auto_in_bvalid", false,-1);
        tracep->declBit(c+19130,"ysyxSoCFull asic chipMaster axi4frag auto_in_bid", false,-1);
        tracep->declBus(c+16817,"ysyxSoCFull asic chipMaster axi4frag auto_in_bresp", false,-1, 1,0);
        tracep->declBus(c+16827,"ysyxSoCFull asic chipMaster axi4frag auto_in_becho_extra_id", false,-1, 2,0);
        tracep->declBit(c+104,"ysyxSoCFull asic chipMaster axi4frag auto_in_arready", false,-1);
        tracep->declBit(c+105,"ysyxSoCFull asic chipMaster axi4frag auto_in_arvalid", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4frag auto_in_arid", false,-1);
        tracep->declBus(c+106,"ysyxSoCFull asic chipMaster axi4frag auto_in_araddr", false,-1, 31,0);
        tracep->declBus(c+107,"ysyxSoCFull asic chipMaster axi4frag auto_in_arlen", false,-1, 7,0);
        tracep->declBus(c+108,"ysyxSoCFull asic chipMaster axi4frag auto_in_arsize", false,-1, 2,0);
        tracep->declBus(c+109,"ysyxSoCFull asic chipMaster axi4frag auto_in_arburst", false,-1, 1,0);
        tracep->declBus(c+20821,"ysyxSoCFull asic chipMaster axi4frag auto_in_arecho_extra_id", false,-1, 2,0);
        tracep->declBit(c+19071,"ysyxSoCFull asic chipMaster axi4frag auto_in_rready", false,-1);
        tracep->declBit(c+19072,"ysyxSoCFull asic chipMaster axi4frag auto_in_rvalid", false,-1);
        tracep->declBit(c+19133,"ysyxSoCFull asic chipMaster axi4frag auto_in_rid", false,-1);
        tracep->declQuad(c+16819,"ysyxSoCFull asic chipMaster axi4frag auto_in_rdata", false,-1, 63,0);
        tracep->declBus(c+16821,"ysyxSoCFull asic chipMaster axi4frag auto_in_rresp", false,-1, 1,0);
        tracep->declBus(c+16828,"ysyxSoCFull asic chipMaster axi4frag auto_in_recho_extra_id", false,-1, 2,0);
        tracep->declBit(c+19073,"ysyxSoCFull asic chipMaster axi4frag auto_in_rlast", false,-1);
        tracep->declBit(c+19135,"ysyxSoCFull asic chipMaster axi4frag auto_out_awready", false,-1);
        tracep->declBit(c+227,"ysyxSoCFull asic chipMaster axi4frag auto_out_awvalid", false,-1);
        tracep->declBit(c+213,"ysyxSoCFull asic chipMaster axi4frag auto_out_awid", false,-1);
        tracep->declBus(c+214,"ysyxSoCFull asic chipMaster axi4frag auto_out_awaddr", false,-1, 31,0);
        tracep->declBus(c+215,"ysyxSoCFull asic chipMaster axi4frag auto_out_awlen", false,-1, 7,0);
        tracep->declBus(c+216,"ysyxSoCFull asic chipMaster axi4frag auto_out_awsize", false,-1, 2,0);
        tracep->declBus(c+228,"ysyxSoCFull asic chipMaster axi4frag auto_out_awecho_extra_id", false,-1, 2,0);
        tracep->declBit(c+229,"ysyxSoCFull asic chipMaster axi4frag auto_out_awecho_real_last", false,-1);
        tracep->declBit(c+19127,"ysyxSoCFull asic chipMaster axi4frag auto_out_wready", false,-1);
        tracep->declBit(c+217,"ysyxSoCFull asic chipMaster axi4frag auto_out_wvalid", false,-1);
        tracep->declQuad(c+218,"ysyxSoCFull asic chipMaster axi4frag auto_out_wdata", false,-1, 63,0);
        tracep->declBus(c+220,"ysyxSoCFull asic chipMaster axi4frag auto_out_wstrb", false,-1, 7,0);
        tracep->declBit(c+221,"ysyxSoCFull asic chipMaster axi4frag auto_out_wlast", false,-1);
        tracep->declBit(c+19128,"ysyxSoCFull asic chipMaster axi4frag auto_out_bready", false,-1);
        tracep->declBit(c+19129,"ysyxSoCFull asic chipMaster axi4frag auto_out_bvalid", false,-1);
        tracep->declBit(c+19130,"ysyxSoCFull asic chipMaster axi4frag auto_out_bid", false,-1);
        tracep->declBus(c+19131,"ysyxSoCFull asic chipMaster axi4frag auto_out_bresp", false,-1, 1,0);
        tracep->declBus(c+16827,"ysyxSoCFull asic chipMaster axi4frag auto_out_becho_extra_id", false,-1, 2,0);
        tracep->declBit(c+19136,"ysyxSoCFull asic chipMaster axi4frag auto_out_becho_real_last", false,-1);
        tracep->declBit(c+19137,"ysyxSoCFull asic chipMaster axi4frag auto_out_arready", false,-1);
        tracep->declBit(c+230,"ysyxSoCFull asic chipMaster axi4frag auto_out_arvalid", false,-1);
        tracep->declBit(c+223,"ysyxSoCFull asic chipMaster axi4frag auto_out_arid", false,-1);
        tracep->declBus(c+224,"ysyxSoCFull asic chipMaster axi4frag auto_out_araddr", false,-1, 31,0);
        tracep->declBus(c+225,"ysyxSoCFull asic chipMaster axi4frag auto_out_arlen", false,-1, 7,0);
        tracep->declBus(c+226,"ysyxSoCFull asic chipMaster axi4frag auto_out_arsize", false,-1, 2,0);
        tracep->declBus(c+231,"ysyxSoCFull asic chipMaster axi4frag auto_out_arecho_extra_id", false,-1, 2,0);
        tracep->declBit(c+232,"ysyxSoCFull asic chipMaster axi4frag auto_out_arecho_real_last", false,-1);
        tracep->declBit(c+19071,"ysyxSoCFull asic chipMaster axi4frag auto_out_rready", false,-1);
        tracep->declBit(c+19072,"ysyxSoCFull asic chipMaster axi4frag auto_out_rvalid", false,-1);
        tracep->declBit(c+19133,"ysyxSoCFull asic chipMaster axi4frag auto_out_rid", false,-1);
        tracep->declQuad(c+16819,"ysyxSoCFull asic chipMaster axi4frag auto_out_rdata", false,-1, 63,0);
        tracep->declBus(c+16821,"ysyxSoCFull asic chipMaster axi4frag auto_out_rresp", false,-1, 1,0);
        tracep->declBus(c+16828,"ysyxSoCFull asic chipMaster axi4frag auto_out_recho_extra_id", false,-1, 2,0);
        tracep->declBit(c+16829,"ysyxSoCFull asic chipMaster axi4frag auto_out_recho_real_last", false,-1);
        tracep->declBit(c+19134,"ysyxSoCFull asic chipMaster axi4frag auto_out_rlast", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster axi4frag deq_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster axi4frag deq_reset", false,-1);
        tracep->declBit(c+104,"ysyxSoCFull asic chipMaster axi4frag deq_io_enq_ready", false,-1);
        tracep->declBit(c+105,"ysyxSoCFull asic chipMaster axi4frag deq_io_enq_valid", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4frag deq_io_enq_bits_id", false,-1);
        tracep->declBus(c+106,"ysyxSoCFull asic chipMaster axi4frag deq_io_enq_bits_addr", false,-1, 31,0);
        tracep->declBus(c+107,"ysyxSoCFull asic chipMaster axi4frag deq_io_enq_bits_len", false,-1, 7,0);
        tracep->declBus(c+108,"ysyxSoCFull asic chipMaster axi4frag deq_io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+109,"ysyxSoCFull asic chipMaster axi4frag deq_io_enq_bits_burst", false,-1, 1,0);
        tracep->declBus(c+20821,"ysyxSoCFull asic chipMaster axi4frag deq_io_enq_bits_echo_extra_id", false,-1, 2,0);
        tracep->declBit(c+19267,"ysyxSoCFull asic chipMaster axi4frag deq_io_deq_ready", false,-1);
        tracep->declBit(c+230,"ysyxSoCFull asic chipMaster axi4frag deq_io_deq_valid", false,-1);
        tracep->declBit(c+223,"ysyxSoCFull asic chipMaster axi4frag deq_io_deq_bits_id", false,-1);
        tracep->declBus(c+1499,"ysyxSoCFull asic chipMaster axi4frag deq_io_deq_bits_addr", false,-1, 31,0);
        tracep->declBus(c+1500,"ysyxSoCFull asic chipMaster axi4frag deq_io_deq_bits_len", false,-1, 7,0);
        tracep->declBus(c+226,"ysyxSoCFull asic chipMaster axi4frag deq_io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+1501,"ysyxSoCFull asic chipMaster axi4frag deq_io_deq_bits_burst", false,-1, 1,0);
        tracep->declBus(c+231,"ysyxSoCFull asic chipMaster axi4frag deq_io_deq_bits_echo_extra_id", false,-1, 2,0);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster axi4frag deq_1_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster axi4frag deq_1_reset", false,-1);
        tracep->declBit(c+92,"ysyxSoCFull asic chipMaster axi4frag deq_1_io_enq_ready", false,-1);
        tracep->declBit(c+93,"ysyxSoCFull asic chipMaster axi4frag deq_1_io_enq_valid", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4frag deq_1_io_enq_bits_id", false,-1);
        tracep->declBus(c+94,"ysyxSoCFull asic chipMaster axi4frag deq_1_io_enq_bits_addr", false,-1, 31,0);
        tracep->declBus(c+95,"ysyxSoCFull asic chipMaster axi4frag deq_1_io_enq_bits_len", false,-1, 7,0);
        tracep->declBus(c+96,"ysyxSoCFull asic chipMaster axi4frag deq_1_io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+97,"ysyxSoCFull asic chipMaster axi4frag deq_1_io_enq_bits_burst", false,-1, 1,0);
        tracep->declBus(c+20821,"ysyxSoCFull asic chipMaster axi4frag deq_1_io_enq_bits_echo_extra_id", false,-1, 2,0);
        tracep->declBit(c+19268,"ysyxSoCFull asic chipMaster axi4frag deq_1_io_deq_ready", false,-1);
        tracep->declBit(c+1502,"ysyxSoCFull asic chipMaster axi4frag deq_1_io_deq_valid", false,-1);
        tracep->declBit(c+213,"ysyxSoCFull asic chipMaster axi4frag deq_1_io_deq_bits_id", false,-1);
        tracep->declBus(c+1503,"ysyxSoCFull asic chipMaster axi4frag deq_1_io_deq_bits_addr", false,-1, 31,0);
        tracep->declBus(c+1504,"ysyxSoCFull asic chipMaster axi4frag deq_1_io_deq_bits_len", false,-1, 7,0);
        tracep->declBus(c+216,"ysyxSoCFull asic chipMaster axi4frag deq_1_io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+1505,"ysyxSoCFull asic chipMaster axi4frag deq_1_io_deq_bits_burst", false,-1, 1,0);
        tracep->declBus(c+228,"ysyxSoCFull asic chipMaster axi4frag deq_1_io_deq_bits_echo_extra_id", false,-1, 2,0);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster axi4frag in_wdeq_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster axi4frag in_wdeq_reset", false,-1);
        tracep->declBit(c+98,"ysyxSoCFull asic chipMaster axi4frag in_wdeq_io_enq_ready", false,-1);
        tracep->declBit(c+99,"ysyxSoCFull asic chipMaster axi4frag in_wdeq_io_enq_valid", false,-1);
        tracep->declQuad(c+100,"ysyxSoCFull asic chipMaster axi4frag in_wdeq_io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+102,"ysyxSoCFull asic chipMaster axi4frag in_wdeq_io_enq_bits_strb", false,-1, 7,0);
        tracep->declBit(c+103,"ysyxSoCFull asic chipMaster axi4frag in_wdeq_io_enq_bits_last", false,-1);
        tracep->declBit(c+19269,"ysyxSoCFull asic chipMaster axi4frag in_wdeq_io_deq_ready", false,-1);
        tracep->declBit(c+1506,"ysyxSoCFull asic chipMaster axi4frag in_wdeq_io_deq_valid", false,-1);
        tracep->declQuad(c+218,"ysyxSoCFull asic chipMaster axi4frag in_wdeq_io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+220,"ysyxSoCFull asic chipMaster axi4frag in_wdeq_io_deq_bits_strb", false,-1, 7,0);
        tracep->declBit(c+1507,"ysyxSoCFull asic chipMaster axi4frag in_wdeq_io_deq_bits_last", false,-1);
        tracep->declBit(c+1508,"ysyxSoCFull asic chipMaster axi4frag busy", false,-1);
        tracep->declBus(c+1509,"ysyxSoCFull asic chipMaster axi4frag r_addr", false,-1, 31,0);
        tracep->declBus(c+1510,"ysyxSoCFull asic chipMaster axi4frag r_len", false,-1, 7,0);
        tracep->declBus(c+1500,"ysyxSoCFull asic chipMaster axi4frag irr_bits_len", false,-1, 7,0);
        tracep->declBus(c+1511,"ysyxSoCFull asic chipMaster axi4frag len", false,-1, 7,0);
        tracep->declBus(c+1499,"ysyxSoCFull asic chipMaster axi4frag irr_bits_addr", false,-1, 31,0);
        tracep->declBus(c+1512,"ysyxSoCFull asic chipMaster axi4frag addr", false,-1, 31,0);
        tracep->declBus(c+1513,"ysyxSoCFull asic chipMaster axi4frag alignment", false,-1, 7,0);
        tracep->declBus(c+1514,"ysyxSoCFull asic chipMaster axi4frag fillLow", false,-1, 6,0);
        tracep->declBus(c+1515,"ysyxSoCFull asic chipMaster axi4frag wipeHigh", false,-1, 7,0);
        tracep->declBus(c+1516,"ysyxSoCFull asic chipMaster axi4frag remain1", false,-1, 7,0);
        tracep->declBus(c+1517,"ysyxSoCFull asic chipMaster axi4frag align1", false,-1, 7,0);
        tracep->declBus(c+1518,"ysyxSoCFull asic chipMaster axi4frag maxSupported1", false,-1, 7,0);
        tracep->declBus(c+1501,"ysyxSoCFull asic chipMaster axi4frag irr_bits_burst", false,-1, 1,0);
        tracep->declBit(c+1519,"ysyxSoCFull asic chipMaster axi4frag fixed", false,-1);
        tracep->declBus(c+226,"ysyxSoCFull asic chipMaster axi4frag irr_bits_size", false,-1, 2,0);
        tracep->declBit(c+1520,"ysyxSoCFull asic chipMaster axi4frag narrow", false,-1);
        tracep->declBit(c+1521,"ysyxSoCFull asic chipMaster axi4frag bad", false,-1);
        tracep->declBus(c+1522,"ysyxSoCFull asic chipMaster axi4frag beats_lo", false,-1, 7,0);
        tracep->declBus(c+1523,"ysyxSoCFull asic chipMaster axi4frag beats", false,-1, 8,0);
        tracep->declBus(c+1524,"ysyxSoCFull asic chipMaster axi4frag inc_addr", false,-1, 31,0);
        tracep->declBus(c+1525,"ysyxSoCFull asic chipMaster axi4frag wrapMask", false,-1, 14,0);
        tracep->declBit(c+1526,"ysyxSoCFull asic chipMaster axi4frag ar_last", false,-1);
        tracep->declBit(c+230,"ysyxSoCFull asic chipMaster axi4frag irr_valid", false,-1);
        tracep->declBit(c+1527,"ysyxSoCFull asic chipMaster axi4frag busy_1", false,-1);
        tracep->declBus(c+1528,"ysyxSoCFull asic chipMaster axi4frag r_addr_1", false,-1, 31,0);
        tracep->declBus(c+1529,"ysyxSoCFull asic chipMaster axi4frag r_len_1", false,-1, 7,0);
        tracep->declBus(c+1504,"ysyxSoCFull asic chipMaster axi4frag irr_1_bits_len", false,-1, 7,0);
        tracep->declBus(c+1530,"ysyxSoCFull asic chipMaster axi4frag len_1", false,-1, 7,0);
        tracep->declBus(c+1503,"ysyxSoCFull asic chipMaster axi4frag irr_1_bits_addr", false,-1, 31,0);
        tracep->declBus(c+1531,"ysyxSoCFull asic chipMaster axi4frag addr_1", false,-1, 31,0);
        tracep->declBus(c+1532,"ysyxSoCFull asic chipMaster axi4frag alignment_1", false,-1, 7,0);
        tracep->declBus(c+1533,"ysyxSoCFull asic chipMaster axi4frag fillLow_1", false,-1, 6,0);
        tracep->declBus(c+1534,"ysyxSoCFull asic chipMaster axi4frag wipeHigh_1", false,-1, 7,0);
        tracep->declBus(c+1535,"ysyxSoCFull asic chipMaster axi4frag remain1_1", false,-1, 7,0);
        tracep->declBus(c+1536,"ysyxSoCFull asic chipMaster axi4frag align1_1", false,-1, 7,0);
        tracep->declBus(c+1537,"ysyxSoCFull asic chipMaster axi4frag maxSupported1_1", false,-1, 7,0);
        tracep->declBus(c+1505,"ysyxSoCFull asic chipMaster axi4frag irr_1_bits_burst", false,-1, 1,0);
        tracep->declBit(c+1538,"ysyxSoCFull asic chipMaster axi4frag fixed_1", false,-1);
        tracep->declBus(c+216,"ysyxSoCFull asic chipMaster axi4frag irr_1_bits_size", false,-1, 2,0);
        tracep->declBit(c+1539,"ysyxSoCFull asic chipMaster axi4frag narrow_1", false,-1);
        tracep->declBit(c+1540,"ysyxSoCFull asic chipMaster axi4frag bad_1", false,-1);
        tracep->declBus(c+1541,"ysyxSoCFull asic chipMaster axi4frag beats_lo_1", false,-1, 7,0);
        tracep->declBus(c+1542,"ysyxSoCFull asic chipMaster axi4frag w_beats", false,-1, 8,0);
        tracep->declBus(c+1543,"ysyxSoCFull asic chipMaster axi4frag inc_addr_1", false,-1, 31,0);
        tracep->declBus(c+1544,"ysyxSoCFull asic chipMaster axi4frag wrapMask_1", false,-1, 14,0);
        tracep->declBit(c+1545,"ysyxSoCFull asic chipMaster axi4frag aw_last", false,-1);
        tracep->declBus(c+1546,"ysyxSoCFull asic chipMaster axi4frag w_counter", false,-1, 8,0);
        tracep->declBit(c+1547,"ysyxSoCFull asic chipMaster axi4frag w_idle", false,-1);
        tracep->declBit(c+1548,"ysyxSoCFull asic chipMaster axi4frag wbeats_latched", false,-1);
        tracep->declBit(c+19270,"ysyxSoCFull asic chipMaster axi4frag in_awready", false,-1);
        tracep->declBit(c+1502,"ysyxSoCFull asic chipMaster axi4frag irr_1_valid", false,-1);
        tracep->declBit(c+1549,"ysyxSoCFull asic chipMaster axi4frag wbeats_valid", false,-1);
        tracep->declBit(c+1550,"ysyxSoCFull asic chipMaster axi4frag bundleOut_0_awvalid", false,-1);
        tracep->declBus(c+1551,"ysyxSoCFull asic chipMaster axi4frag w_todo", false,-1, 8,0);
        tracep->declBit(c+221,"ysyxSoCFull asic chipMaster axi4frag w_last", false,-1);
        tracep->declBit(c+1506,"ysyxSoCFull asic chipMaster axi4frag in_wvalid", false,-1);
        tracep->declBit(c+1552,"ysyxSoCFull asic chipMaster axi4frag bundleOut_0_wvalid", false,-1);
        tracep->declBit(c+1507,"ysyxSoCFull asic chipMaster axi4frag in_wlast", false,-1);
        tracep->declBit(c+19271,"ysyxSoCFull asic chipMaster axi4frag bundleOut_0_bready", false,-1);
        tracep->declBus(c+1553,"ysyxSoCFull asic chipMaster axi4frag error_0", false,-1, 1,0);
        tracep->declBus(c+1554,"ysyxSoCFull asic chipMaster axi4frag error_1", false,-1, 1,0);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster axi4frag deq clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster axi4frag deq reset", false,-1);
        tracep->declBit(c+104,"ysyxSoCFull asic chipMaster axi4frag deq io_enq_ready", false,-1);
        tracep->declBit(c+105,"ysyxSoCFull asic chipMaster axi4frag deq io_enq_valid", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4frag deq io_enq_bits_id", false,-1);
        tracep->declBus(c+106,"ysyxSoCFull asic chipMaster axi4frag deq io_enq_bits_addr", false,-1, 31,0);
        tracep->declBus(c+107,"ysyxSoCFull asic chipMaster axi4frag deq io_enq_bits_len", false,-1, 7,0);
        tracep->declBus(c+108,"ysyxSoCFull asic chipMaster axi4frag deq io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+109,"ysyxSoCFull asic chipMaster axi4frag deq io_enq_bits_burst", false,-1, 1,0);
        tracep->declBus(c+20821,"ysyxSoCFull asic chipMaster axi4frag deq io_enq_bits_echo_extra_id", false,-1, 2,0);
        tracep->declBit(c+19267,"ysyxSoCFull asic chipMaster axi4frag deq io_deq_ready", false,-1);
        tracep->declBit(c+230,"ysyxSoCFull asic chipMaster axi4frag deq io_deq_valid", false,-1);
        tracep->declBit(c+223,"ysyxSoCFull asic chipMaster axi4frag deq io_deq_bits_id", false,-1);
        tracep->declBus(c+1499,"ysyxSoCFull asic chipMaster axi4frag deq io_deq_bits_addr", false,-1, 31,0);
        tracep->declBus(c+1500,"ysyxSoCFull asic chipMaster axi4frag deq io_deq_bits_len", false,-1, 7,0);
        tracep->declBus(c+226,"ysyxSoCFull asic chipMaster axi4frag deq io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+1501,"ysyxSoCFull asic chipMaster axi4frag deq io_deq_bits_burst", false,-1, 1,0);
        tracep->declBus(c+231,"ysyxSoCFull asic chipMaster axi4frag deq io_deq_bits_echo_extra_id", false,-1, 2,0);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+1555+i*1,"ysyxSoCFull asic chipMaster axi4frag deq ram_id", true,(i+0));}}
        tracep->declBit(c+1556,"ysyxSoCFull asic chipMaster axi4frag deq ram_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4frag deq ram_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4frag deq ram_id_MPORT_data", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4frag deq ram_id_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster axi4frag deq ram_id_MPORT_mask", false,-1);
        tracep->declBit(c+16957,"ysyxSoCFull asic chipMaster axi4frag deq ram_id_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+1557+i*1,"ysyxSoCFull asic chipMaster axi4frag deq ram_addr", true,(i+0), 31,0);}}
        tracep->declBus(c+1558,"ysyxSoCFull asic chipMaster axi4frag deq ram_addr_io_deq_bits_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4frag deq ram_addr_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+106,"ysyxSoCFull asic chipMaster axi4frag deq ram_addr_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4frag deq ram_addr_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster axi4frag deq ram_addr_MPORT_mask", false,-1);
        tracep->declBit(c+16957,"ysyxSoCFull asic chipMaster axi4frag deq ram_addr_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+1559+i*1,"ysyxSoCFull asic chipMaster axi4frag deq ram_len", true,(i+0), 7,0);}}
        tracep->declBus(c+1560,"ysyxSoCFull asic chipMaster axi4frag deq ram_len_io_deq_bits_MPORT_data", false,-1, 7,0);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4frag deq ram_len_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+107,"ysyxSoCFull asic chipMaster axi4frag deq ram_len_MPORT_data", false,-1, 7,0);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4frag deq ram_len_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster axi4frag deq ram_len_MPORT_mask", false,-1);
        tracep->declBit(c+16957,"ysyxSoCFull asic chipMaster axi4frag deq ram_len_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+1561+i*1,"ysyxSoCFull asic chipMaster axi4frag deq ram_size", true,(i+0), 2,0);}}
        tracep->declBus(c+1562,"ysyxSoCFull asic chipMaster axi4frag deq ram_size_io_deq_bits_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4frag deq ram_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+108,"ysyxSoCFull asic chipMaster axi4frag deq ram_size_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4frag deq ram_size_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster axi4frag deq ram_size_MPORT_mask", false,-1);
        tracep->declBit(c+16957,"ysyxSoCFull asic chipMaster axi4frag deq ram_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+1563+i*1,"ysyxSoCFull asic chipMaster axi4frag deq ram_burst", true,(i+0), 1,0);}}
        tracep->declBus(c+1564,"ysyxSoCFull asic chipMaster axi4frag deq ram_burst_io_deq_bits_MPORT_data", false,-1, 1,0);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4frag deq ram_burst_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+109,"ysyxSoCFull asic chipMaster axi4frag deq ram_burst_MPORT_data", false,-1, 1,0);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4frag deq ram_burst_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster axi4frag deq ram_burst_MPORT_mask", false,-1);
        tracep->declBit(c+16957,"ysyxSoCFull asic chipMaster axi4frag deq ram_burst_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+1565+i*1,"ysyxSoCFull asic chipMaster axi4frag deq ram_echo_extra_id", true,(i+0), 2,0);}}
        tracep->declBus(c+1566,"ysyxSoCFull asic chipMaster axi4frag deq ram_echo_extra_id_io_deq_bits_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4frag deq ram_echo_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+20821,"ysyxSoCFull asic chipMaster axi4frag deq ram_echo_extra_id_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4frag deq ram_echo_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster axi4frag deq ram_echo_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+16957,"ysyxSoCFull asic chipMaster axi4frag deq ram_echo_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+1567,"ysyxSoCFull asic chipMaster axi4frag deq maybe_full", false,-1);
        tracep->declBit(c+104,"ysyxSoCFull asic chipMaster axi4frag deq empty", false,-1);
        tracep->declBit(c+16957,"ysyxSoCFull asic chipMaster axi4frag deq do_enq", false,-1);
        tracep->declBit(c+16958,"ysyxSoCFull asic chipMaster axi4frag deq do_deq", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster axi4frag deq_1 clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster axi4frag deq_1 reset", false,-1);
        tracep->declBit(c+92,"ysyxSoCFull asic chipMaster axi4frag deq_1 io_enq_ready", false,-1);
        tracep->declBit(c+93,"ysyxSoCFull asic chipMaster axi4frag deq_1 io_enq_valid", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4frag deq_1 io_enq_bits_id", false,-1);
        tracep->declBus(c+94,"ysyxSoCFull asic chipMaster axi4frag deq_1 io_enq_bits_addr", false,-1, 31,0);
        tracep->declBus(c+95,"ysyxSoCFull asic chipMaster axi4frag deq_1 io_enq_bits_len", false,-1, 7,0);
        tracep->declBus(c+96,"ysyxSoCFull asic chipMaster axi4frag deq_1 io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+97,"ysyxSoCFull asic chipMaster axi4frag deq_1 io_enq_bits_burst", false,-1, 1,0);
        tracep->declBus(c+20821,"ysyxSoCFull asic chipMaster axi4frag deq_1 io_enq_bits_echo_extra_id", false,-1, 2,0);
        tracep->declBit(c+19268,"ysyxSoCFull asic chipMaster axi4frag deq_1 io_deq_ready", false,-1);
        tracep->declBit(c+1502,"ysyxSoCFull asic chipMaster axi4frag deq_1 io_deq_valid", false,-1);
        tracep->declBit(c+213,"ysyxSoCFull asic chipMaster axi4frag deq_1 io_deq_bits_id", false,-1);
        tracep->declBus(c+1503,"ysyxSoCFull asic chipMaster axi4frag deq_1 io_deq_bits_addr", false,-1, 31,0);
        tracep->declBus(c+1504,"ysyxSoCFull asic chipMaster axi4frag deq_1 io_deq_bits_len", false,-1, 7,0);
        tracep->declBus(c+216,"ysyxSoCFull asic chipMaster axi4frag deq_1 io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+1505,"ysyxSoCFull asic chipMaster axi4frag deq_1 io_deq_bits_burst", false,-1, 1,0);
        tracep->declBus(c+228,"ysyxSoCFull asic chipMaster axi4frag deq_1 io_deq_bits_echo_extra_id", false,-1, 2,0);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+1568+i*1,"ysyxSoCFull asic chipMaster axi4frag deq_1 ram_id", true,(i+0));}}
        tracep->declBit(c+1569,"ysyxSoCFull asic chipMaster axi4frag deq_1 ram_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4frag deq_1 ram_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4frag deq_1 ram_id_MPORT_data", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4frag deq_1 ram_id_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster axi4frag deq_1 ram_id_MPORT_mask", false,-1);
        tracep->declBit(c+16959,"ysyxSoCFull asic chipMaster axi4frag deq_1 ram_id_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+1570+i*1,"ysyxSoCFull asic chipMaster axi4frag deq_1 ram_addr", true,(i+0), 31,0);}}
        tracep->declBus(c+1571,"ysyxSoCFull asic chipMaster axi4frag deq_1 ram_addr_io_deq_bits_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4frag deq_1 ram_addr_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+94,"ysyxSoCFull asic chipMaster axi4frag deq_1 ram_addr_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4frag deq_1 ram_addr_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster axi4frag deq_1 ram_addr_MPORT_mask", false,-1);
        tracep->declBit(c+16959,"ysyxSoCFull asic chipMaster axi4frag deq_1 ram_addr_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+1572+i*1,"ysyxSoCFull asic chipMaster axi4frag deq_1 ram_len", true,(i+0), 7,0);}}
        tracep->declBus(c+1573,"ysyxSoCFull asic chipMaster axi4frag deq_1 ram_len_io_deq_bits_MPORT_data", false,-1, 7,0);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4frag deq_1 ram_len_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+95,"ysyxSoCFull asic chipMaster axi4frag deq_1 ram_len_MPORT_data", false,-1, 7,0);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4frag deq_1 ram_len_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster axi4frag deq_1 ram_len_MPORT_mask", false,-1);
        tracep->declBit(c+16959,"ysyxSoCFull asic chipMaster axi4frag deq_1 ram_len_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+1574+i*1,"ysyxSoCFull asic chipMaster axi4frag deq_1 ram_size", true,(i+0), 2,0);}}
        tracep->declBus(c+1575,"ysyxSoCFull asic chipMaster axi4frag deq_1 ram_size_io_deq_bits_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4frag deq_1 ram_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+96,"ysyxSoCFull asic chipMaster axi4frag deq_1 ram_size_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4frag deq_1 ram_size_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster axi4frag deq_1 ram_size_MPORT_mask", false,-1);
        tracep->declBit(c+16959,"ysyxSoCFull asic chipMaster axi4frag deq_1 ram_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+1576+i*1,"ysyxSoCFull asic chipMaster axi4frag deq_1 ram_burst", true,(i+0), 1,0);}}
        tracep->declBus(c+1577,"ysyxSoCFull asic chipMaster axi4frag deq_1 ram_burst_io_deq_bits_MPORT_data", false,-1, 1,0);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4frag deq_1 ram_burst_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+97,"ysyxSoCFull asic chipMaster axi4frag deq_1 ram_burst_MPORT_data", false,-1, 1,0);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4frag deq_1 ram_burst_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster axi4frag deq_1 ram_burst_MPORT_mask", false,-1);
        tracep->declBit(c+16959,"ysyxSoCFull asic chipMaster axi4frag deq_1 ram_burst_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+1578+i*1,"ysyxSoCFull asic chipMaster axi4frag deq_1 ram_echo_extra_id", true,(i+0), 2,0);}}
        tracep->declBus(c+1579,"ysyxSoCFull asic chipMaster axi4frag deq_1 ram_echo_extra_id_io_deq_bits_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4frag deq_1 ram_echo_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+20821,"ysyxSoCFull asic chipMaster axi4frag deq_1 ram_echo_extra_id_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4frag deq_1 ram_echo_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster axi4frag deq_1 ram_echo_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+16959,"ysyxSoCFull asic chipMaster axi4frag deq_1 ram_echo_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+1580,"ysyxSoCFull asic chipMaster axi4frag deq_1 maybe_full", false,-1);
        tracep->declBit(c+92,"ysyxSoCFull asic chipMaster axi4frag deq_1 empty", false,-1);
        tracep->declBit(c+16959,"ysyxSoCFull asic chipMaster axi4frag deq_1 do_enq", false,-1);
        tracep->declBit(c+16960,"ysyxSoCFull asic chipMaster axi4frag deq_1 do_deq", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster axi4frag in_wdeq clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster axi4frag in_wdeq reset", false,-1);
        tracep->declBit(c+98,"ysyxSoCFull asic chipMaster axi4frag in_wdeq io_enq_ready", false,-1);
        tracep->declBit(c+99,"ysyxSoCFull asic chipMaster axi4frag in_wdeq io_enq_valid", false,-1);
        tracep->declQuad(c+100,"ysyxSoCFull asic chipMaster axi4frag in_wdeq io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+102,"ysyxSoCFull asic chipMaster axi4frag in_wdeq io_enq_bits_strb", false,-1, 7,0);
        tracep->declBit(c+103,"ysyxSoCFull asic chipMaster axi4frag in_wdeq io_enq_bits_last", false,-1);
        tracep->declBit(c+19269,"ysyxSoCFull asic chipMaster axi4frag in_wdeq io_deq_ready", false,-1);
        tracep->declBit(c+1506,"ysyxSoCFull asic chipMaster axi4frag in_wdeq io_deq_valid", false,-1);
        tracep->declQuad(c+218,"ysyxSoCFull asic chipMaster axi4frag in_wdeq io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+220,"ysyxSoCFull asic chipMaster axi4frag in_wdeq io_deq_bits_strb", false,-1, 7,0);
        tracep->declBit(c+1507,"ysyxSoCFull asic chipMaster axi4frag in_wdeq io_deq_bits_last", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declQuad(c+1581+i*2,"ysyxSoCFull asic chipMaster axi4frag in_wdeq ram_data", true,(i+0), 63,0);}}
        tracep->declQuad(c+1583,"ysyxSoCFull asic chipMaster axi4frag in_wdeq ram_data_io_deq_bits_MPORT_data", false,-1, 63,0);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4frag in_wdeq ram_data_io_deq_bits_MPORT_addr", false,-1);
        tracep->declQuad(c+100,"ysyxSoCFull asic chipMaster axi4frag in_wdeq ram_data_MPORT_data", false,-1, 63,0);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4frag in_wdeq ram_data_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster axi4frag in_wdeq ram_data_MPORT_mask", false,-1);
        tracep->declBit(c+16961,"ysyxSoCFull asic chipMaster axi4frag in_wdeq ram_data_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+1585+i*1,"ysyxSoCFull asic chipMaster axi4frag in_wdeq ram_strb", true,(i+0), 7,0);}}
        tracep->declBus(c+1586,"ysyxSoCFull asic chipMaster axi4frag in_wdeq ram_strb_io_deq_bits_MPORT_data", false,-1, 7,0);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4frag in_wdeq ram_strb_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+102,"ysyxSoCFull asic chipMaster axi4frag in_wdeq ram_strb_MPORT_data", false,-1, 7,0);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4frag in_wdeq ram_strb_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster axi4frag in_wdeq ram_strb_MPORT_mask", false,-1);
        tracep->declBit(c+16961,"ysyxSoCFull asic chipMaster axi4frag in_wdeq ram_strb_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+1587+i*1,"ysyxSoCFull asic chipMaster axi4frag in_wdeq ram_last", true,(i+0));}}
        tracep->declBit(c+1588,"ysyxSoCFull asic chipMaster axi4frag in_wdeq ram_last_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4frag in_wdeq ram_last_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+103,"ysyxSoCFull asic chipMaster axi4frag in_wdeq ram_last_MPORT_data", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4frag in_wdeq ram_last_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster axi4frag in_wdeq ram_last_MPORT_mask", false,-1);
        tracep->declBit(c+16961,"ysyxSoCFull asic chipMaster axi4frag in_wdeq ram_last_MPORT_en", false,-1);
        tracep->declBit(c+1589,"ysyxSoCFull asic chipMaster axi4frag in_wdeq maybe_full", false,-1);
        tracep->declBit(c+98,"ysyxSoCFull asic chipMaster axi4frag in_wdeq empty", false,-1);
        tracep->declBit(c+16961,"ysyxSoCFull asic chipMaster axi4frag in_wdeq do_enq", false,-1);
        tracep->declBit(c+16962,"ysyxSoCFull asic chipMaster axi4frag in_wdeq do_deq", false,-1);
        tracep->declBit(c+92,"ysyxSoCFull asic chipMaster axi4index auto_in_awready", false,-1);
        tracep->declBit(c+93,"ysyxSoCFull asic chipMaster axi4index auto_in_awvalid", false,-1);
        tracep->declBus(c+20818,"ysyxSoCFull asic chipMaster axi4index auto_in_awid", false,-1, 3,0);
        tracep->declBus(c+94,"ysyxSoCFull asic chipMaster axi4index auto_in_awaddr", false,-1, 31,0);
        tracep->declBus(c+95,"ysyxSoCFull asic chipMaster axi4index auto_in_awlen", false,-1, 7,0);
        tracep->declBus(c+96,"ysyxSoCFull asic chipMaster axi4index auto_in_awsize", false,-1, 2,0);
        tracep->declBus(c+97,"ysyxSoCFull asic chipMaster axi4index auto_in_awburst", false,-1, 1,0);
        tracep->declBit(c+98,"ysyxSoCFull asic chipMaster axi4index auto_in_wready", false,-1);
        tracep->declBit(c+99,"ysyxSoCFull asic chipMaster axi4index auto_in_wvalid", false,-1);
        tracep->declQuad(c+100,"ysyxSoCFull asic chipMaster axi4index auto_in_wdata", false,-1, 63,0);
        tracep->declBus(c+102,"ysyxSoCFull asic chipMaster axi4index auto_in_wstrb", false,-1, 7,0);
        tracep->declBit(c+103,"ysyxSoCFull asic chipMaster axi4index auto_in_wlast", false,-1);
        tracep->declBit(c+19069,"ysyxSoCFull asic chipMaster axi4index auto_in_bready", false,-1);
        tracep->declBit(c+19070,"ysyxSoCFull asic chipMaster axi4index auto_in_bvalid", false,-1);
        tracep->declBus(c+16816,"ysyxSoCFull asic chipMaster axi4index auto_in_bid", false,-1, 3,0);
        tracep->declBus(c+16817,"ysyxSoCFull asic chipMaster axi4index auto_in_bresp", false,-1, 1,0);
        tracep->declBit(c+104,"ysyxSoCFull asic chipMaster axi4index auto_in_arready", false,-1);
        tracep->declBit(c+105,"ysyxSoCFull asic chipMaster axi4index auto_in_arvalid", false,-1);
        tracep->declBus(c+20818,"ysyxSoCFull asic chipMaster axi4index auto_in_arid", false,-1, 3,0);
        tracep->declBus(c+106,"ysyxSoCFull asic chipMaster axi4index auto_in_araddr", false,-1, 31,0);
        tracep->declBus(c+107,"ysyxSoCFull asic chipMaster axi4index auto_in_arlen", false,-1, 7,0);
        tracep->declBus(c+108,"ysyxSoCFull asic chipMaster axi4index auto_in_arsize", false,-1, 2,0);
        tracep->declBus(c+109,"ysyxSoCFull asic chipMaster axi4index auto_in_arburst", false,-1, 1,0);
        tracep->declBit(c+19071,"ysyxSoCFull asic chipMaster axi4index auto_in_rready", false,-1);
        tracep->declBit(c+19072,"ysyxSoCFull asic chipMaster axi4index auto_in_rvalid", false,-1);
        tracep->declBus(c+16818,"ysyxSoCFull asic chipMaster axi4index auto_in_rid", false,-1, 3,0);
        tracep->declQuad(c+16819,"ysyxSoCFull asic chipMaster axi4index auto_in_rdata", false,-1, 63,0);
        tracep->declBus(c+16821,"ysyxSoCFull asic chipMaster axi4index auto_in_rresp", false,-1, 1,0);
        tracep->declBit(c+19073,"ysyxSoCFull asic chipMaster axi4index auto_in_rlast", false,-1);
        tracep->declBit(c+92,"ysyxSoCFull asic chipMaster axi4index auto_out_awready", false,-1);
        tracep->declBit(c+93,"ysyxSoCFull asic chipMaster axi4index auto_out_awvalid", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4index auto_out_awid", false,-1);
        tracep->declBus(c+94,"ysyxSoCFull asic chipMaster axi4index auto_out_awaddr", false,-1, 31,0);
        tracep->declBus(c+95,"ysyxSoCFull asic chipMaster axi4index auto_out_awlen", false,-1, 7,0);
        tracep->declBus(c+96,"ysyxSoCFull asic chipMaster axi4index auto_out_awsize", false,-1, 2,0);
        tracep->declBus(c+97,"ysyxSoCFull asic chipMaster axi4index auto_out_awburst", false,-1, 1,0);
        tracep->declBus(c+20821,"ysyxSoCFull asic chipMaster axi4index auto_out_awecho_extra_id", false,-1, 2,0);
        tracep->declBit(c+98,"ysyxSoCFull asic chipMaster axi4index auto_out_wready", false,-1);
        tracep->declBit(c+99,"ysyxSoCFull asic chipMaster axi4index auto_out_wvalid", false,-1);
        tracep->declQuad(c+100,"ysyxSoCFull asic chipMaster axi4index auto_out_wdata", false,-1, 63,0);
        tracep->declBus(c+102,"ysyxSoCFull asic chipMaster axi4index auto_out_wstrb", false,-1, 7,0);
        tracep->declBit(c+103,"ysyxSoCFull asic chipMaster axi4index auto_out_wlast", false,-1);
        tracep->declBit(c+19069,"ysyxSoCFull asic chipMaster axi4index auto_out_bready", false,-1);
        tracep->declBit(c+19070,"ysyxSoCFull asic chipMaster axi4index auto_out_bvalid", false,-1);
        tracep->declBit(c+19130,"ysyxSoCFull asic chipMaster axi4index auto_out_bid", false,-1);
        tracep->declBus(c+16817,"ysyxSoCFull asic chipMaster axi4index auto_out_bresp", false,-1, 1,0);
        tracep->declBus(c+16827,"ysyxSoCFull asic chipMaster axi4index auto_out_becho_extra_id", false,-1, 2,0);
        tracep->declBit(c+104,"ysyxSoCFull asic chipMaster axi4index auto_out_arready", false,-1);
        tracep->declBit(c+105,"ysyxSoCFull asic chipMaster axi4index auto_out_arvalid", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4index auto_out_arid", false,-1);
        tracep->declBus(c+106,"ysyxSoCFull asic chipMaster axi4index auto_out_araddr", false,-1, 31,0);
        tracep->declBus(c+107,"ysyxSoCFull asic chipMaster axi4index auto_out_arlen", false,-1, 7,0);
        tracep->declBus(c+108,"ysyxSoCFull asic chipMaster axi4index auto_out_arsize", false,-1, 2,0);
        tracep->declBus(c+109,"ysyxSoCFull asic chipMaster axi4index auto_out_arburst", false,-1, 1,0);
        tracep->declBus(c+20821,"ysyxSoCFull asic chipMaster axi4index auto_out_arecho_extra_id", false,-1, 2,0);
        tracep->declBit(c+19071,"ysyxSoCFull asic chipMaster axi4index auto_out_rready", false,-1);
        tracep->declBit(c+19072,"ysyxSoCFull asic chipMaster axi4index auto_out_rvalid", false,-1);
        tracep->declBit(c+19133,"ysyxSoCFull asic chipMaster axi4index auto_out_rid", false,-1);
        tracep->declQuad(c+16819,"ysyxSoCFull asic chipMaster axi4index auto_out_rdata", false,-1, 63,0);
        tracep->declBus(c+16821,"ysyxSoCFull asic chipMaster axi4index auto_out_rresp", false,-1, 1,0);
        tracep->declBus(c+16828,"ysyxSoCFull asic chipMaster axi4index auto_out_recho_extra_id", false,-1, 2,0);
        tracep->declBit(c+19073,"ysyxSoCFull asic chipMaster axi4index auto_out_rlast", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4index_1 auto_in_awready", false,-1);
        tracep->declBit(c+16830,"ysyxSoCFull asic chipMaster axi4index_1 auto_in_awvalid", false,-1);
        tracep->declBus(c+19142,"ysyxSoCFull asic chipMaster axi4index_1 auto_in_awid", false,-1, 4,0);
        tracep->declBus(c+16831,"ysyxSoCFull asic chipMaster axi4index_1 auto_in_awaddr", false,-1, 31,0);
        tracep->declBus(c+16832,"ysyxSoCFull asic chipMaster axi4index_1 auto_in_awlen", false,-1, 7,0);
        tracep->declBus(c+16833,"ysyxSoCFull asic chipMaster axi4index_1 auto_in_awsize", false,-1, 2,0);
        tracep->declBus(c+233,"ysyxSoCFull asic chipMaster axi4index_1 auto_in_awburst", false,-1, 1,0);
        tracep->declBus(c+19139,"ysyxSoCFull asic chipMaster axi4index_1 auto_in_awecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19140,"ysyxSoCFull asic chipMaster axi4index_1 auto_in_awecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4index_1 auto_in_wready", false,-1);
        tracep->declBit(c+16834,"ysyxSoCFull asic chipMaster axi4index_1 auto_in_wvalid", false,-1);
        tracep->declQuad(c+16835,"ysyxSoCFull asic chipMaster axi4index_1 auto_in_wdata", false,-1, 63,0);
        tracep->declBus(c+16837,"ysyxSoCFull asic chipMaster axi4index_1 auto_in_wstrb", false,-1, 7,0);
        tracep->declBit(c+16838,"ysyxSoCFull asic chipMaster axi4index_1 auto_in_wlast", false,-1);
        tracep->declBit(c+234,"ysyxSoCFull asic chipMaster axi4index_1 auto_in_bready", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4index_1 auto_in_bvalid", false,-1);
        tracep->declBus(c+242,"ysyxSoCFull asic chipMaster axi4index_1 auto_in_bid", false,-1, 4,0);
        tracep->declBus(c+20816,"ysyxSoCFull asic chipMaster axi4index_1 auto_in_bresp", false,-1, 1,0);
        tracep->declBus(c+235,"ysyxSoCFull asic chipMaster axi4index_1 auto_in_becho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+236,"ysyxSoCFull asic chipMaster axi4index_1 auto_in_becho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4index_1 auto_in_arready", false,-1);
        tracep->declBit(c+16839,"ysyxSoCFull asic chipMaster axi4index_1 auto_in_arvalid", false,-1);
        tracep->declBus(c+19142,"ysyxSoCFull asic chipMaster axi4index_1 auto_in_arid", false,-1, 4,0);
        tracep->declBus(c+16831,"ysyxSoCFull asic chipMaster axi4index_1 auto_in_araddr", false,-1, 31,0);
        tracep->declBus(c+16832,"ysyxSoCFull asic chipMaster axi4index_1 auto_in_arlen", false,-1, 7,0);
        tracep->declBus(c+16833,"ysyxSoCFull asic chipMaster axi4index_1 auto_in_arsize", false,-1, 2,0);
        tracep->declBus(c+233,"ysyxSoCFull asic chipMaster axi4index_1 auto_in_arburst", false,-1, 1,0);
        tracep->declBus(c+19139,"ysyxSoCFull asic chipMaster axi4index_1 auto_in_arecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19140,"ysyxSoCFull asic chipMaster axi4index_1 auto_in_arecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+238,"ysyxSoCFull asic chipMaster axi4index_1 auto_in_rready", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4index_1 auto_in_rvalid", false,-1);
        tracep->declBus(c+243,"ysyxSoCFull asic chipMaster axi4index_1 auto_in_rid", false,-1, 4,0);
        tracep->declQuad(c+20819,"ysyxSoCFull asic chipMaster axi4index_1 auto_in_rdata", false,-1, 63,0);
        tracep->declBus(c+20816,"ysyxSoCFull asic chipMaster axi4index_1 auto_in_rresp", false,-1, 1,0);
        tracep->declBus(c+239,"ysyxSoCFull asic chipMaster axi4index_1 auto_in_recho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+240,"ysyxSoCFull asic chipMaster axi4index_1 auto_in_recho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4index_1 auto_in_rlast", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4index_1 auto_out_awready", false,-1);
        tracep->declBit(c+16830,"ysyxSoCFull asic chipMaster axi4index_1 auto_out_awvalid", false,-1);
        tracep->declBus(c+19138,"ysyxSoCFull asic chipMaster axi4index_1 auto_out_awid", false,-1, 3,0);
        tracep->declBus(c+16831,"ysyxSoCFull asic chipMaster axi4index_1 auto_out_awaddr", false,-1, 31,0);
        tracep->declBus(c+16832,"ysyxSoCFull asic chipMaster axi4index_1 auto_out_awlen", false,-1, 7,0);
        tracep->declBus(c+16833,"ysyxSoCFull asic chipMaster axi4index_1 auto_out_awsize", false,-1, 2,0);
        tracep->declBus(c+233,"ysyxSoCFull asic chipMaster axi4index_1 auto_out_awburst", false,-1, 1,0);
        tracep->declBus(c+19139,"ysyxSoCFull asic chipMaster axi4index_1 auto_out_awecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19140,"ysyxSoCFull asic chipMaster axi4index_1 auto_out_awecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19141,"ysyxSoCFull asic chipMaster axi4index_1 auto_out_awecho_extra_id", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4index_1 auto_out_wready", false,-1);
        tracep->declBit(c+16834,"ysyxSoCFull asic chipMaster axi4index_1 auto_out_wvalid", false,-1);
        tracep->declQuad(c+16835,"ysyxSoCFull asic chipMaster axi4index_1 auto_out_wdata", false,-1, 63,0);
        tracep->declBus(c+16837,"ysyxSoCFull asic chipMaster axi4index_1 auto_out_wstrb", false,-1, 7,0);
        tracep->declBit(c+16838,"ysyxSoCFull asic chipMaster axi4index_1 auto_out_wlast", false,-1);
        tracep->declBit(c+234,"ysyxSoCFull asic chipMaster axi4index_1 auto_out_bready", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4index_1 auto_out_bvalid", false,-1);
        tracep->declBus(c+20818,"ysyxSoCFull asic chipMaster axi4index_1 auto_out_bid", false,-1, 3,0);
        tracep->declBus(c+20816,"ysyxSoCFull asic chipMaster axi4index_1 auto_out_bresp", false,-1, 1,0);
        tracep->declBus(c+235,"ysyxSoCFull asic chipMaster axi4index_1 auto_out_becho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+236,"ysyxSoCFull asic chipMaster axi4index_1 auto_out_becho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+237,"ysyxSoCFull asic chipMaster axi4index_1 auto_out_becho_extra_id", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4index_1 auto_out_arready", false,-1);
        tracep->declBit(c+16839,"ysyxSoCFull asic chipMaster axi4index_1 auto_out_arvalid", false,-1);
        tracep->declBus(c+19138,"ysyxSoCFull asic chipMaster axi4index_1 auto_out_arid", false,-1, 3,0);
        tracep->declBus(c+16831,"ysyxSoCFull asic chipMaster axi4index_1 auto_out_araddr", false,-1, 31,0);
        tracep->declBus(c+16832,"ysyxSoCFull asic chipMaster axi4index_1 auto_out_arlen", false,-1, 7,0);
        tracep->declBus(c+16833,"ysyxSoCFull asic chipMaster axi4index_1 auto_out_arsize", false,-1, 2,0);
        tracep->declBus(c+233,"ysyxSoCFull asic chipMaster axi4index_1 auto_out_arburst", false,-1, 1,0);
        tracep->declBus(c+19139,"ysyxSoCFull asic chipMaster axi4index_1 auto_out_arecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19140,"ysyxSoCFull asic chipMaster axi4index_1 auto_out_arecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19141,"ysyxSoCFull asic chipMaster axi4index_1 auto_out_arecho_extra_id", false,-1);
        tracep->declBit(c+238,"ysyxSoCFull asic chipMaster axi4index_1 auto_out_rready", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4index_1 auto_out_rvalid", false,-1);
        tracep->declBus(c+20818,"ysyxSoCFull asic chipMaster axi4index_1 auto_out_rid", false,-1, 3,0);
        tracep->declQuad(c+20819,"ysyxSoCFull asic chipMaster axi4index_1 auto_out_rdata", false,-1, 63,0);
        tracep->declBus(c+20816,"ysyxSoCFull asic chipMaster axi4index_1 auto_out_rresp", false,-1, 1,0);
        tracep->declBus(c+239,"ysyxSoCFull asic chipMaster axi4index_1 auto_out_recho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+240,"ysyxSoCFull asic chipMaster axi4index_1 auto_out_recho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+241,"ysyxSoCFull asic chipMaster axi4index_1 auto_out_recho_extra_id", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster axi4index_1 auto_out_rlast", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster err clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster err reset", false,-1);
        tracep->declBit(c+244,"ysyxSoCFull asic chipMaster err auto_in_a_ready", false,-1);
        tracep->declBit(c+19143,"ysyxSoCFull asic chipMaster err auto_in_a_valid", false,-1);
        tracep->declBus(c+19144,"ysyxSoCFull asic chipMaster err auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+16842,"ysyxSoCFull asic chipMaster err auto_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+19145,"ysyxSoCFull asic chipMaster err auto_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+19146,"ysyxSoCFull asic chipMaster err auto_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+19147,"ysyxSoCFull asic chipMaster err auto_in_a_bits_address", false,-1, 12,0);
        tracep->declBus(c+19148,"ysyxSoCFull asic chipMaster err auto_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+245,"ysyxSoCFull asic chipMaster err auto_in_a_bits_corrupt", false,-1);
        tracep->declBit(c+246,"ysyxSoCFull asic chipMaster err auto_in_c_ready", false,-1);
        tracep->declBit(c+18118,"ysyxSoCFull asic chipMaster err auto_in_c_valid", false,-1);
        tracep->declBus(c+247,"ysyxSoCFull asic chipMaster err auto_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+248,"ysyxSoCFull asic chipMaster err auto_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+249,"ysyxSoCFull asic chipMaster err auto_in_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+250,"ysyxSoCFull asic chipMaster err auto_in_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+251,"ysyxSoCFull asic chipMaster err auto_in_c_bits_address", false,-1, 12,0);
        tracep->declBit(c+252,"ysyxSoCFull asic chipMaster err auto_in_d_ready", false,-1);
        tracep->declBit(c+253,"ysyxSoCFull asic chipMaster err auto_in_d_valid", false,-1);
        tracep->declBus(c+156,"ysyxSoCFull asic chipMaster err auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+157,"ysyxSoCFull asic chipMaster err auto_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+158,"ysyxSoCFull asic chipMaster err auto_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+159,"ysyxSoCFull asic chipMaster err auto_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+160,"ysyxSoCFull asic chipMaster err auto_in_d_bits_denied", false,-1);
        tracep->declBit(c+254,"ysyxSoCFull asic chipMaster err auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+18116,"ysyxSoCFull asic chipMaster err auto_in_e_valid", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster err monitor_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster err monitor_reset", false,-1);
        tracep->declBit(c+244,"ysyxSoCFull asic chipMaster err monitor_io_in_a_ready", false,-1);
        tracep->declBit(c+19143,"ysyxSoCFull asic chipMaster err monitor_io_in_a_valid", false,-1);
        tracep->declBus(c+19144,"ysyxSoCFull asic chipMaster err monitor_io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+16842,"ysyxSoCFull asic chipMaster err monitor_io_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+19145,"ysyxSoCFull asic chipMaster err monitor_io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+19146,"ysyxSoCFull asic chipMaster err monitor_io_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+19147,"ysyxSoCFull asic chipMaster err monitor_io_in_a_bits_address", false,-1, 12,0);
        tracep->declBus(c+19148,"ysyxSoCFull asic chipMaster err monitor_io_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+245,"ysyxSoCFull asic chipMaster err monitor_io_in_a_bits_corrupt", false,-1);
        tracep->declBit(c+246,"ysyxSoCFull asic chipMaster err monitor_io_in_c_ready", false,-1);
        tracep->declBit(c+18118,"ysyxSoCFull asic chipMaster err monitor_io_in_c_valid", false,-1);
        tracep->declBus(c+247,"ysyxSoCFull asic chipMaster err monitor_io_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+248,"ysyxSoCFull asic chipMaster err monitor_io_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+249,"ysyxSoCFull asic chipMaster err monitor_io_in_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+250,"ysyxSoCFull asic chipMaster err monitor_io_in_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+251,"ysyxSoCFull asic chipMaster err monitor_io_in_c_bits_address", false,-1, 12,0);
        tracep->declBit(c+252,"ysyxSoCFull asic chipMaster err monitor_io_in_d_ready", false,-1);
        tracep->declBit(c+1590,"ysyxSoCFull asic chipMaster err monitor_io_in_d_valid", false,-1);
        tracep->declBus(c+1591,"ysyxSoCFull asic chipMaster err monitor_io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+1592,"ysyxSoCFull asic chipMaster err monitor_io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+1593,"ysyxSoCFull asic chipMaster err monitor_io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+1594,"ysyxSoCFull asic chipMaster err monitor_io_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+1595,"ysyxSoCFull asic chipMaster err monitor_io_in_d_bits_denied", false,-1);
        tracep->declBit(c+1596,"ysyxSoCFull asic chipMaster err monitor_io_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+18116,"ysyxSoCFull asic chipMaster err monitor_io_in_e_valid", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster err a_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster err a_reset", false,-1);
        tracep->declBit(c+244,"ysyxSoCFull asic chipMaster err a_io_enq_ready", false,-1);
        tracep->declBit(c+19143,"ysyxSoCFull asic chipMaster err a_io_enq_valid", false,-1);
        tracep->declBus(c+19144,"ysyxSoCFull asic chipMaster err a_io_enq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+19145,"ysyxSoCFull asic chipMaster err a_io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+19146,"ysyxSoCFull asic chipMaster err a_io_enq_bits_source", false,-1, 6,0);
        tracep->declBit(c+1597,"ysyxSoCFull asic chipMaster err a_io_deq_ready", false,-1);
        tracep->declBit(c+1598,"ysyxSoCFull asic chipMaster err a_io_deq_valid", false,-1);
        tracep->declBus(c+1599,"ysyxSoCFull asic chipMaster err a_io_deq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+1600,"ysyxSoCFull asic chipMaster err a_io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+1601,"ysyxSoCFull asic chipMaster err a_io_deq_bits_source", false,-1, 6,0);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster err c_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster err c_reset", false,-1);
        tracep->declBit(c+246,"ysyxSoCFull asic chipMaster err c_io_enq_ready", false,-1);
        tracep->declBit(c+18118,"ysyxSoCFull asic chipMaster err c_io_enq_valid", false,-1);
        tracep->declBus(c+247,"ysyxSoCFull asic chipMaster err c_io_enq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+248,"ysyxSoCFull asic chipMaster err c_io_enq_bits_param", false,-1, 2,0);
        tracep->declBus(c+249,"ysyxSoCFull asic chipMaster err c_io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+250,"ysyxSoCFull asic chipMaster err c_io_enq_bits_source", false,-1, 6,0);
        tracep->declBit(c+1602,"ysyxSoCFull asic chipMaster err c_io_deq_ready", false,-1);
        tracep->declBit(c+1603,"ysyxSoCFull asic chipMaster err c_io_deq_valid", false,-1);
        tracep->declBus(c+1604,"ysyxSoCFull asic chipMaster err c_io_deq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+1605,"ysyxSoCFull asic chipMaster err c_io_deq_bits_param", false,-1, 2,0);
        tracep->declBus(c+1606,"ysyxSoCFull asic chipMaster err c_io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+1607,"ysyxSoCFull asic chipMaster err c_io_deq_bits_source", false,-1, 6,0);
        tracep->declBit(c+1608,"ysyxSoCFull asic chipMaster err idle", false,-1);
        tracep->declBus(c+1609,"ysyxSoCFull asic chipMaster err a_last_beats1_decode", false,-1, 3,0);
        tracep->declBit(c+1610,"ysyxSoCFull asic chipMaster err a_last_beats1_opdata", false,-1);
        tracep->declBus(c+1611,"ysyxSoCFull asic chipMaster err a_last_beats1", false,-1, 3,0);
        tracep->declBus(c+1612,"ysyxSoCFull asic chipMaster err a_last_counter", false,-1, 3,0);
        tracep->declBus(c+1613,"ysyxSoCFull asic chipMaster err a_last_counter1", false,-1, 3,0);
        tracep->declBit(c+1614,"ysyxSoCFull asic chipMaster err a_last_first", false,-1);
        tracep->declBit(c+1615,"ysyxSoCFull asic chipMaster err a_last", false,-1);
        tracep->declBus(c+1616,"ysyxSoCFull asic chipMaster err beatsLeft", false,-1, 3,0);
        tracep->declBit(c+1617,"ysyxSoCFull asic chipMaster err idle_1", false,-1);
        tracep->declBit(c+1618,"ysyxSoCFull asic chipMaster err da_valid", false,-1);
        tracep->declBus(c+1619,"ysyxSoCFull asic chipMaster err c_last_counter", false,-1, 3,0);
        tracep->declBit(c+1620,"ysyxSoCFull asic chipMaster err c_last_beats1_opdata", false,-1);
        tracep->declBus(c+1621,"ysyxSoCFull asic chipMaster err c_last_beats1_decode", false,-1, 3,0);
        tracep->declBus(c+1622,"ysyxSoCFull asic chipMaster err c_last_beats1", false,-1, 3,0);
        tracep->declBit(c+1623,"ysyxSoCFull asic chipMaster err c_last", false,-1);
        tracep->declBit(c+1624,"ysyxSoCFull asic chipMaster err dc_valid", false,-1);
        tracep->declBit(c+1625,"ysyxSoCFull asic chipMaster err readys_1", false,-1);
        tracep->declBit(c+1626,"ysyxSoCFull asic chipMaster err state_1", false,-1);
        tracep->declBit(c+1627,"ysyxSoCFull asic chipMaster err allowed_1", false,-1);
        tracep->declBit(c+1628,"ysyxSoCFull asic chipMaster err out_1_ready", false,-1);
        tracep->declBus(c+1600,"ysyxSoCFull asic chipMaster err da_bits_size", false,-1, 2,0);
        tracep->declBus(c+1609,"ysyxSoCFull asic chipMaster err beats1_decode", false,-1, 3,0);
        tracep->declBus(c+1629,"ysyxSoCFull asic chipMaster err da_bits_opcode", false,-1, 2,0);
        tracep->declBit(c+1630,"ysyxSoCFull asic chipMaster err beats1_opdata", false,-1);
        tracep->declBus(c+1631,"ysyxSoCFull asic chipMaster err beats1", false,-1, 3,0);
        tracep->declBus(c+1632,"ysyxSoCFull asic chipMaster err counter", false,-1, 3,0);
        tracep->declBus(c+1633,"ysyxSoCFull asic chipMaster err counter1", false,-1, 3,0);
        tracep->declBit(c+1634,"ysyxSoCFull asic chipMaster err da_first", false,-1);
        tracep->declBit(c+1635,"ysyxSoCFull asic chipMaster err da_last", false,-1);
        tracep->declBus(c+1636,"ysyxSoCFull asic chipMaster err c_last_counter1", false,-1, 3,0);
        tracep->declBit(c+1637,"ysyxSoCFull asic chipMaster err c_last_first", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster err readys_0", false,-1);
        tracep->declBit(c+1638,"ysyxSoCFull asic chipMaster err state_0", false,-1);
        tracep->declBit(c+1639,"ysyxSoCFull asic chipMaster err allowed_0", false,-1);
        tracep->declBit(c+1640,"ysyxSoCFull asic chipMaster err out_ready", false,-1);
        tracep->declBus(c+1606,"ysyxSoCFull asic chipMaster err dc_bits_size", false,-1, 2,0);
        tracep->declBus(c+1641,"ysyxSoCFull asic chipMaster err dc_bits_param", false,-1, 1,0);
        tracep->declBit(c+1642,"ysyxSoCFull asic chipMaster err latch", false,-1);
        tracep->declBit(c+1624,"ysyxSoCFull asic chipMaster err earlyWinner_0", false,-1);
        tracep->declBit(c+1643,"ysyxSoCFull asic chipMaster err earlyWinner_1", false,-1);
        tracep->declBit(c+1644,"ysyxSoCFull asic chipMaster err muxStateEarly_0", false,-1);
        tracep->declBit(c+1645,"ysyxSoCFull asic chipMaster err muxStateEarly_1", false,-1);
        tracep->declBit(c+1646,"ysyxSoCFull asic chipMaster err sink_ACancel_earlyValid", false,-1);
        tracep->declBus(c+1607,"ysyxSoCFull asic chipMaster err dc_bits_source", false,-1, 6,0);
        tracep->declBus(c+1601,"ysyxSoCFull asic chipMaster err da_bits_source", false,-1, 6,0);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster err monitor clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster err monitor reset", false,-1);
        tracep->declBit(c+244,"ysyxSoCFull asic chipMaster err monitor io_in_a_ready", false,-1);
        tracep->declBit(c+19143,"ysyxSoCFull asic chipMaster err monitor io_in_a_valid", false,-1);
        tracep->declBus(c+19144,"ysyxSoCFull asic chipMaster err monitor io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+16842,"ysyxSoCFull asic chipMaster err monitor io_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+19145,"ysyxSoCFull asic chipMaster err monitor io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+19146,"ysyxSoCFull asic chipMaster err monitor io_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+19147,"ysyxSoCFull asic chipMaster err monitor io_in_a_bits_address", false,-1, 12,0);
        tracep->declBus(c+19148,"ysyxSoCFull asic chipMaster err monitor io_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+245,"ysyxSoCFull asic chipMaster err monitor io_in_a_bits_corrupt", false,-1);
        tracep->declBit(c+246,"ysyxSoCFull asic chipMaster err monitor io_in_c_ready", false,-1);
        tracep->declBit(c+18118,"ysyxSoCFull asic chipMaster err monitor io_in_c_valid", false,-1);
        tracep->declBus(c+247,"ysyxSoCFull asic chipMaster err monitor io_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+248,"ysyxSoCFull asic chipMaster err monitor io_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+249,"ysyxSoCFull asic chipMaster err monitor io_in_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+250,"ysyxSoCFull asic chipMaster err monitor io_in_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+251,"ysyxSoCFull asic chipMaster err monitor io_in_c_bits_address", false,-1, 12,0);
        tracep->declBit(c+252,"ysyxSoCFull asic chipMaster err monitor io_in_d_ready", false,-1);
        tracep->declBit(c+1590,"ysyxSoCFull asic chipMaster err monitor io_in_d_valid", false,-1);
        tracep->declBus(c+1591,"ysyxSoCFull asic chipMaster err monitor io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+1592,"ysyxSoCFull asic chipMaster err monitor io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+1593,"ysyxSoCFull asic chipMaster err monitor io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+1594,"ysyxSoCFull asic chipMaster err monitor io_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+1595,"ysyxSoCFull asic chipMaster err monitor io_in_d_bits_denied", false,-1);
        tracep->declBit(c+1596,"ysyxSoCFull asic chipMaster err monitor io_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+18116,"ysyxSoCFull asic chipMaster err monitor io_in_e_valid", false,-1);
        tracep->declBus(c+8,"ysyxSoCFull asic chipMaster err monitor plusarg_reader_out", false,-1, 31,0);
        tracep->declBus(c+9,"ysyxSoCFull asic chipMaster err monitor plusarg_reader_1_out", false,-1, 31,0);
        tracep->declBit(c+19272,"ysyxSoCFull asic chipMaster err monitor source_ok", false,-1);
        tracep->declBus(c+19273,"ysyxSoCFull asic chipMaster err monitor is_aligned_mask", false,-1, 5,0);
        tracep->declBit(c+19274,"ysyxSoCFull asic chipMaster err monitor is_aligned", false,-1);
        tracep->declBit(c+19275,"ysyxSoCFull asic chipMaster err monitor mask_sizeOH_shiftAmount", false,-1);
        tracep->declBus(c+19276,"ysyxSoCFull asic chipMaster err monitor mask_sizeOH", false,-1, 1,0);
        tracep->declBit(c+19277,"ysyxSoCFull asic chipMaster err monitor mask_size", false,-1);
        tracep->declBit(c+19278,"ysyxSoCFull asic chipMaster err monitor mask_bit", false,-1);
        tracep->declBit(c+19279,"ysyxSoCFull asic chipMaster err monitor mask_nbit", false,-1);
        tracep->declBit(c+19280,"ysyxSoCFull asic chipMaster err monitor mask_acc", false,-1);
        tracep->declBit(c+19281,"ysyxSoCFull asic chipMaster err monitor mask_acc_1", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster err monitor mask_size_1", false,-1);
        tracep->declBit(c+19282,"ysyxSoCFull asic chipMaster err monitor mask_bit_1", false,-1);
        tracep->declBit(c+19283,"ysyxSoCFull asic chipMaster err monitor mask_nbit_1", false,-1);
        tracep->declBit(c+19284,"ysyxSoCFull asic chipMaster err monitor mask_eq_2", false,-1);
        tracep->declBit(c+19285,"ysyxSoCFull asic chipMaster err monitor mask_lo_lo", false,-1);
        tracep->declBit(c+19286,"ysyxSoCFull asic chipMaster err monitor mask_eq_3", false,-1);
        tracep->declBit(c+19287,"ysyxSoCFull asic chipMaster err monitor mask_lo_hi", false,-1);
        tracep->declBit(c+19288,"ysyxSoCFull asic chipMaster err monitor mask_eq_4", false,-1);
        tracep->declBit(c+19289,"ysyxSoCFull asic chipMaster err monitor mask_hi_lo", false,-1);
        tracep->declBit(c+19290,"ysyxSoCFull asic chipMaster err monitor mask_eq_5", false,-1);
        tracep->declBit(c+19291,"ysyxSoCFull asic chipMaster err monitor mask_hi_hi", false,-1);
        tracep->declBus(c+19292,"ysyxSoCFull asic chipMaster err monitor mask", false,-1, 3,0);
        tracep->declBit(c+1647,"ysyxSoCFull asic chipMaster err monitor source_ok_1", false,-1);
        tracep->declBit(c+1648,"ysyxSoCFull asic chipMaster err monitor source_ok_2", false,-1);
        tracep->declBus(c+1649,"ysyxSoCFull asic chipMaster err monitor is_aligned_mask_2", false,-1, 5,0);
        tracep->declBit(c+1650,"ysyxSoCFull asic chipMaster err monitor is_aligned_2", false,-1);
        tracep->declBus(c+19293,"ysyxSoCFull asic chipMaster err monitor a_first_beats1_decode", false,-1, 3,0);
        tracep->declBit(c+19294,"ysyxSoCFull asic chipMaster err monitor a_first_beats1_opdata", false,-1);
        tracep->declBus(c+1651,"ysyxSoCFull asic chipMaster err monitor a_first_counter", false,-1, 3,0);
        tracep->declBus(c+1652,"ysyxSoCFull asic chipMaster err monitor a_first_counter1", false,-1, 3,0);
        tracep->declBit(c+1653,"ysyxSoCFull asic chipMaster err monitor a_first", false,-1);
        tracep->declBus(c+1654,"ysyxSoCFull asic chipMaster err monitor opcode", false,-1, 2,0);
        tracep->declBus(c+1655,"ysyxSoCFull asic chipMaster err monitor param", false,-1, 2,0);
        tracep->declBus(c+1656,"ysyxSoCFull asic chipMaster err monitor size", false,-1, 2,0);
        tracep->declBus(c+1657,"ysyxSoCFull asic chipMaster err monitor source", false,-1, 6,0);
        tracep->declBus(c+1658,"ysyxSoCFull asic chipMaster err monitor address", false,-1, 12,0);
        tracep->declBus(c+1659,"ysyxSoCFull asic chipMaster err monitor d_first_beats1_decode", false,-1, 3,0);
        tracep->declBit(c+1660,"ysyxSoCFull asic chipMaster err monitor d_first_beats1_opdata", false,-1);
        tracep->declBus(c+1661,"ysyxSoCFull asic chipMaster err monitor d_first_counter", false,-1, 3,0);
        tracep->declBus(c+1662,"ysyxSoCFull asic chipMaster err monitor d_first_counter1", false,-1, 3,0);
        tracep->declBit(c+1663,"ysyxSoCFull asic chipMaster err monitor d_first", false,-1);
        tracep->declBus(c+1664,"ysyxSoCFull asic chipMaster err monitor opcode_1", false,-1, 2,0);
        tracep->declBus(c+1665,"ysyxSoCFull asic chipMaster err monitor param_1", false,-1, 1,0);
        tracep->declBus(c+1666,"ysyxSoCFull asic chipMaster err monitor size_1", false,-1, 2,0);
        tracep->declBus(c+1667,"ysyxSoCFull asic chipMaster err monitor source_1", false,-1, 6,0);
        tracep->declBit(c+1668,"ysyxSoCFull asic chipMaster err monitor denied", false,-1);
        tracep->declBus(c+1669,"ysyxSoCFull asic chipMaster err monitor c_first_beats1_decode", false,-1, 3,0);
        tracep->declBit(c+1670,"ysyxSoCFull asic chipMaster err monitor c_first_beats1_opdata", false,-1);
        tracep->declBus(c+1671,"ysyxSoCFull asic chipMaster err monitor c_first_counter", false,-1, 3,0);
        tracep->declBus(c+1672,"ysyxSoCFull asic chipMaster err monitor c_first_counter1", false,-1, 3,0);
        tracep->declBit(c+1673,"ysyxSoCFull asic chipMaster err monitor c_first", false,-1);
        tracep->declBus(c+1674,"ysyxSoCFull asic chipMaster err monitor opcode_3", false,-1, 2,0);
        tracep->declBus(c+1675,"ysyxSoCFull asic chipMaster err monitor param_3", false,-1, 2,0);
        tracep->declBus(c+1676,"ysyxSoCFull asic chipMaster err monitor size_3", false,-1, 2,0);
        tracep->declBus(c+1677,"ysyxSoCFull asic chipMaster err monitor source_3", false,-1, 6,0);
        tracep->declBus(c+1678,"ysyxSoCFull asic chipMaster err monitor address_2", false,-1, 12,0);
        tracep->declArray(c+1679,"ysyxSoCFull asic chipMaster err monitor inflight", false,-1, 127,0);
        tracep->declArray(c+1683,"ysyxSoCFull asic chipMaster err monitor inflight_opcodes", false,-1, 511,0);
        tracep->declArray(c+1699,"ysyxSoCFull asic chipMaster err monitor inflight_sizes", false,-1, 511,0);
        tracep->declBus(c+1715,"ysyxSoCFull asic chipMaster err monitor a_first_counter_1", false,-1, 3,0);
        tracep->declBus(c+1716,"ysyxSoCFull asic chipMaster err monitor a_first_counter1_1", false,-1, 3,0);
        tracep->declBit(c+1717,"ysyxSoCFull asic chipMaster err monitor a_first_1", false,-1);
        tracep->declBus(c+1718,"ysyxSoCFull asic chipMaster err monitor d_first_counter_1", false,-1, 3,0);
        tracep->declBus(c+1719,"ysyxSoCFull asic chipMaster err monitor d_first_counter1_1", false,-1, 3,0);
        tracep->declBit(c+1720,"ysyxSoCFull asic chipMaster err monitor d_first_1", false,-1);
        tracep->declArray(c+19295,"ysyxSoCFull asic chipMaster err monitor a_set_wo_ready", false,-1, 127,0);
        tracep->declBus(c+16963,"ysyxSoCFull asic chipMaster err monitor a_opcodes_set_interm", false,-1, 3,0);
        tracep->declBus(c+16964,"ysyxSoCFull asic chipMaster err monitor a_sizes_set_interm", false,-1, 3,0);
        tracep->declArray(c+16965,"ysyxSoCFull asic chipMaster err monitor a_set", false,-1, 127,0);
        tracep->declArray(c+1721,"ysyxSoCFull asic chipMaster err monitor d_clr_wo_ready", false,-1, 127,0);
        tracep->declArray(c+1725,"ysyxSoCFull asic chipMaster err monitor d_clr", false,-1, 127,0);
        tracep->declBit(c+16969,"ysyxSoCFull asic chipMaster err monitor same_cycle_resp", false,-1);
        tracep->declBus(c+1729,"ysyxSoCFull asic chipMaster err monitor a_opcode_lookup", false,-1, 3,0);
        tracep->declBus(c+1730,"ysyxSoCFull asic chipMaster err monitor a_size_lookup", false,-1, 3,0);
        tracep->declArray(c+16970,"ysyxSoCFull asic chipMaster err monitor a_opcodes_set", false,-1, 511,0);
        tracep->declArray(c+1731,"ysyxSoCFull asic chipMaster err monitor d_opcodes_clr", false,-1, 511,0);
        tracep->declArray(c+16986,"ysyxSoCFull asic chipMaster err monitor a_sizes_set", false,-1, 511,0);
        tracep->declBus(c+1747,"ysyxSoCFull asic chipMaster err monitor watchdog", false,-1, 31,0);
        tracep->declArray(c+1748,"ysyxSoCFull asic chipMaster err monitor inflight_1", false,-1, 127,0);
        tracep->declArray(c+1752,"ysyxSoCFull asic chipMaster err monitor inflight_sizes_1", false,-1, 511,0);
        tracep->declBus(c+1768,"ysyxSoCFull asic chipMaster err monitor c_first_counter_1", false,-1, 3,0);
        tracep->declBus(c+1769,"ysyxSoCFull asic chipMaster err monitor c_first_counter1_1", false,-1, 3,0);
        tracep->declBit(c+1770,"ysyxSoCFull asic chipMaster err monitor c_first_1", false,-1);
        tracep->declBus(c+1771,"ysyxSoCFull asic chipMaster err monitor d_first_counter_2", false,-1, 3,0);
        tracep->declBus(c+1772,"ysyxSoCFull asic chipMaster err monitor d_first_counter1_2", false,-1, 3,0);
        tracep->declBit(c+1773,"ysyxSoCFull asic chipMaster err monitor d_first_2", false,-1);
        tracep->declArray(c+16372,"ysyxSoCFull asic chipMaster err monitor c_set_wo_ready", false,-1, 127,0);
        tracep->declBus(c+16376,"ysyxSoCFull asic chipMaster err monitor c_sizes_set_interm", false,-1, 3,0);
        tracep->declArray(c+16377,"ysyxSoCFull asic chipMaster err monitor c_set", false,-1, 127,0);
        tracep->declArray(c+1774,"ysyxSoCFull asic chipMaster err monitor d_clr_wo_ready_1", false,-1, 127,0);
        tracep->declArray(c+1778,"ysyxSoCFull asic chipMaster err monitor d_clr_1", false,-1, 127,0);
        tracep->declBit(c+16381,"ysyxSoCFull asic chipMaster err monitor same_cycle_resp_1", false,-1);
        tracep->declBus(c+1782,"ysyxSoCFull asic chipMaster err monitor c_size_lookup", false,-1, 3,0);
        tracep->declArray(c+1783,"ysyxSoCFull asic chipMaster err monitor d_opcodes_clr_1", false,-1, 511,0);
        tracep->declArray(c+16382,"ysyxSoCFull asic chipMaster err monitor c_sizes_set", false,-1, 511,0);
        tracep->declBus(c+1799,"ysyxSoCFull asic chipMaster err monitor watchdog_1", false,-1, 31,0);
        tracep->declBit(c+1800,"ysyxSoCFull asic chipMaster err monitor inflight_2", false,-1);
        tracep->declBus(c+1801,"ysyxSoCFull asic chipMaster err monitor d_first_counter_3", false,-1, 3,0);
        tracep->declBus(c+1802,"ysyxSoCFull asic chipMaster err monitor d_first_counter1_3", false,-1, 3,0);
        tracep->declBit(c+1803,"ysyxSoCFull asic chipMaster err monitor d_first_3", false,-1);
        tracep->declBit(c+1804,"ysyxSoCFull asic chipMaster err monitor d_set", false,-1);
        tracep->declBit(c+18136,"ysyxSoCFull asic chipMaster err monitor e_clr", false,-1);
        tracep->declArray(c+20822,"ysyxSoCFull asic chipMaster err monitor plusarg_reader FORMAT", false,-1, 151,0);
        tracep->declBus(c+20827,"ysyxSoCFull asic chipMaster err monitor plusarg_reader WIDTH", false,-1, 31,0);
        tracep->declBus(c+20828,"ysyxSoCFull asic chipMaster err monitor plusarg_reader DEFAULT", false,-1, 31,0);
        tracep->declBus(c+8,"ysyxSoCFull asic chipMaster err monitor plusarg_reader out", false,-1, 31,0);
        tracep->declBus(c+8,"ysyxSoCFull asic chipMaster err monitor plusarg_reader myplus", false,-1, 31,0);
        tracep->declArray(c+20822,"ysyxSoCFull asic chipMaster err monitor plusarg_reader_1 FORMAT", false,-1, 151,0);
        tracep->declBus(c+20827,"ysyxSoCFull asic chipMaster err monitor plusarg_reader_1 WIDTH", false,-1, 31,0);
        tracep->declBus(c+20828,"ysyxSoCFull asic chipMaster err monitor plusarg_reader_1 DEFAULT", false,-1, 31,0);
        tracep->declBus(c+9,"ysyxSoCFull asic chipMaster err monitor plusarg_reader_1 out", false,-1, 31,0);
        tracep->declBus(c+9,"ysyxSoCFull asic chipMaster err monitor plusarg_reader_1 myplus", false,-1, 31,0);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster err a clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster err a reset", false,-1);
        tracep->declBit(c+244,"ysyxSoCFull asic chipMaster err a io_enq_ready", false,-1);
        tracep->declBit(c+19143,"ysyxSoCFull asic chipMaster err a io_enq_valid", false,-1);
        tracep->declBus(c+19144,"ysyxSoCFull asic chipMaster err a io_enq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+19145,"ysyxSoCFull asic chipMaster err a io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+19146,"ysyxSoCFull asic chipMaster err a io_enq_bits_source", false,-1, 6,0);
        tracep->declBit(c+1597,"ysyxSoCFull asic chipMaster err a io_deq_ready", false,-1);
        tracep->declBit(c+1598,"ysyxSoCFull asic chipMaster err a io_deq_valid", false,-1);
        tracep->declBus(c+1599,"ysyxSoCFull asic chipMaster err a io_deq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+1600,"ysyxSoCFull asic chipMaster err a io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+1601,"ysyxSoCFull asic chipMaster err a io_deq_bits_source", false,-1, 6,0);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+1805+i*1,"ysyxSoCFull asic chipMaster err a ram_opcode", true,(i+0), 2,0);}}
        tracep->declBus(c+1599,"ysyxSoCFull asic chipMaster err a ram_opcode_io_deq_bits_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster err a ram_opcode_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19144,"ysyxSoCFull asic chipMaster err a ram_opcode_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster err a ram_opcode_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster err a ram_opcode_MPORT_mask", false,-1);
        tracep->declBit(c+17002,"ysyxSoCFull asic chipMaster err a ram_opcode_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+1806+i*1,"ysyxSoCFull asic chipMaster err a ram_size", true,(i+0), 2,0);}}
        tracep->declBus(c+1600,"ysyxSoCFull asic chipMaster err a ram_size_io_deq_bits_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster err a ram_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19145,"ysyxSoCFull asic chipMaster err a ram_size_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster err a ram_size_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster err a ram_size_MPORT_mask", false,-1);
        tracep->declBit(c+17002,"ysyxSoCFull asic chipMaster err a ram_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+1807+i*1,"ysyxSoCFull asic chipMaster err a ram_source", true,(i+0), 6,0);}}
        tracep->declBus(c+1601,"ysyxSoCFull asic chipMaster err a ram_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster err a ram_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19146,"ysyxSoCFull asic chipMaster err a ram_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster err a ram_source_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster err a ram_source_MPORT_mask", false,-1);
        tracep->declBit(c+17002,"ysyxSoCFull asic chipMaster err a ram_source_MPORT_en", false,-1);
        tracep->declBit(c+1598,"ysyxSoCFull asic chipMaster err a maybe_full", false,-1);
        tracep->declBit(c+244,"ysyxSoCFull asic chipMaster err a empty", false,-1);
        tracep->declBit(c+19299,"ysyxSoCFull asic chipMaster err a do_enq", false,-1);
        tracep->declBit(c+1808,"ysyxSoCFull asic chipMaster err a do_deq", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster err c clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster err c reset", false,-1);
        tracep->declBit(c+246,"ysyxSoCFull asic chipMaster err c io_enq_ready", false,-1);
        tracep->declBit(c+18118,"ysyxSoCFull asic chipMaster err c io_enq_valid", false,-1);
        tracep->declBus(c+247,"ysyxSoCFull asic chipMaster err c io_enq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+248,"ysyxSoCFull asic chipMaster err c io_enq_bits_param", false,-1, 2,0);
        tracep->declBus(c+249,"ysyxSoCFull asic chipMaster err c io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+250,"ysyxSoCFull asic chipMaster err c io_enq_bits_source", false,-1, 6,0);
        tracep->declBit(c+1602,"ysyxSoCFull asic chipMaster err c io_deq_ready", false,-1);
        tracep->declBit(c+1603,"ysyxSoCFull asic chipMaster err c io_deq_valid", false,-1);
        tracep->declBus(c+1604,"ysyxSoCFull asic chipMaster err c io_deq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+1605,"ysyxSoCFull asic chipMaster err c io_deq_bits_param", false,-1, 2,0);
        tracep->declBus(c+1606,"ysyxSoCFull asic chipMaster err c io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+1607,"ysyxSoCFull asic chipMaster err c io_deq_bits_source", false,-1, 6,0);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+1809+i*1,"ysyxSoCFull asic chipMaster err c ram_opcode", true,(i+0), 2,0);}}
        tracep->declBus(c+1604,"ysyxSoCFull asic chipMaster err c ram_opcode_io_deq_bits_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster err c ram_opcode_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+247,"ysyxSoCFull asic chipMaster err c ram_opcode_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster err c ram_opcode_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster err c ram_opcode_MPORT_mask", false,-1);
        tracep->declBit(c+16398,"ysyxSoCFull asic chipMaster err c ram_opcode_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+1810+i*1,"ysyxSoCFull asic chipMaster err c ram_param", true,(i+0), 2,0);}}
        tracep->declBus(c+1605,"ysyxSoCFull asic chipMaster err c ram_param_io_deq_bits_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster err c ram_param_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+248,"ysyxSoCFull asic chipMaster err c ram_param_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster err c ram_param_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster err c ram_param_MPORT_mask", false,-1);
        tracep->declBit(c+16398,"ysyxSoCFull asic chipMaster err c ram_param_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+1811+i*1,"ysyxSoCFull asic chipMaster err c ram_size", true,(i+0), 2,0);}}
        tracep->declBus(c+1606,"ysyxSoCFull asic chipMaster err c ram_size_io_deq_bits_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster err c ram_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+249,"ysyxSoCFull asic chipMaster err c ram_size_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster err c ram_size_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster err c ram_size_MPORT_mask", false,-1);
        tracep->declBit(c+16398,"ysyxSoCFull asic chipMaster err c ram_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+1812+i*1,"ysyxSoCFull asic chipMaster err c ram_source", true,(i+0), 6,0);}}
        tracep->declBus(c+1607,"ysyxSoCFull asic chipMaster err c ram_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster err c ram_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+250,"ysyxSoCFull asic chipMaster err c ram_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+20815,"ysyxSoCFull asic chipMaster err c ram_source_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster err c ram_source_MPORT_mask", false,-1);
        tracep->declBit(c+16398,"ysyxSoCFull asic chipMaster err c ram_source_MPORT_en", false,-1);
        tracep->declBit(c+1603,"ysyxSoCFull asic chipMaster err c maybe_full", false,-1);
        tracep->declBit(c+246,"ysyxSoCFull asic chipMaster err c empty", false,-1);
        tracep->declBit(c+18137,"ysyxSoCFull asic chipMaster err c do_enq", false,-1);
        tracep->declBit(c+1813,"ysyxSoCFull asic chipMaster err c do_deq", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster atomics clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster atomics reset", false,-1);
        tracep->declBit(c+19149,"ysyxSoCFull asic chipMaster atomics auto_in_a_ready", false,-1);
        tracep->declBit(c+19150,"ysyxSoCFull asic chipMaster atomics auto_in_a_valid", false,-1);
        tracep->declBus(c+255,"ysyxSoCFull asic chipMaster atomics auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+256,"ysyxSoCFull asic chipMaster atomics auto_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+257,"ysyxSoCFull asic chipMaster atomics auto_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+258,"ysyxSoCFull asic chipMaster atomics auto_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+259,"ysyxSoCFull asic chipMaster atomics auto_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+260,"ysyxSoCFull asic chipMaster atomics auto_in_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+261,"ysyxSoCFull asic chipMaster atomics auto_in_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+136,"ysyxSoCFull asic chipMaster atomics auto_in_c_ready", false,-1);
        tracep->declBit(c+18114,"ysyxSoCFull asic chipMaster atomics auto_in_c_valid", false,-1);
        tracep->declBus(c+137,"ysyxSoCFull asic chipMaster atomics auto_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+138,"ysyxSoCFull asic chipMaster atomics auto_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+139,"ysyxSoCFull asic chipMaster atomics auto_in_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+140,"ysyxSoCFull asic chipMaster atomics auto_in_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+141,"ysyxSoCFull asic chipMaster atomics auto_in_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+263,"ysyxSoCFull asic chipMaster atomics auto_in_d_ready", false,-1);
        tracep->declBit(c+264,"ysyxSoCFull asic chipMaster atomics auto_in_d_valid", false,-1);
        tracep->declBus(c+265,"ysyxSoCFull asic chipMaster atomics auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+145,"ysyxSoCFull asic chipMaster atomics auto_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+146,"ysyxSoCFull asic chipMaster atomics auto_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+147,"ysyxSoCFull asic chipMaster atomics auto_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+266,"ysyxSoCFull asic chipMaster atomics auto_in_d_bits_denied", false,-1);
        tracep->declQuad(c+267,"ysyxSoCFull asic chipMaster atomics auto_in_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+269,"ysyxSoCFull asic chipMaster atomics auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+150,"ysyxSoCFull asic chipMaster atomics auto_in_e_ready", false,-1);
        tracep->declBit(c+18115,"ysyxSoCFull asic chipMaster atomics auto_in_e_valid", false,-1);
        tracep->declBit(c+151,"ysyxSoCFull asic chipMaster atomics auto_in_e_bits_sink", false,-1);
        tracep->declBit(c+19083,"ysyxSoCFull asic chipMaster atomics auto_out_a_ready", false,-1);
        tracep->declBit(c+19084,"ysyxSoCFull asic chipMaster atomics auto_out_a_valid", false,-1);
        tracep->declBus(c+19085,"ysyxSoCFull asic chipMaster atomics auto_out_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+19086,"ysyxSoCFull asic chipMaster atomics auto_out_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+19087,"ysyxSoCFull asic chipMaster atomics auto_out_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+19088,"ysyxSoCFull asic chipMaster atomics auto_out_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+19089,"ysyxSoCFull asic chipMaster atomics auto_out_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+19090,"ysyxSoCFull asic chipMaster atomics auto_out_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+19091,"ysyxSoCFull asic chipMaster atomics auto_out_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+135,"ysyxSoCFull asic chipMaster atomics auto_out_a_bits_corrupt", false,-1);
        tracep->declBit(c+136,"ysyxSoCFull asic chipMaster atomics auto_out_c_ready", false,-1);
        tracep->declBit(c+18114,"ysyxSoCFull asic chipMaster atomics auto_out_c_valid", false,-1);
        tracep->declBus(c+137,"ysyxSoCFull asic chipMaster atomics auto_out_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+138,"ysyxSoCFull asic chipMaster atomics auto_out_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+139,"ysyxSoCFull asic chipMaster atomics auto_out_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+140,"ysyxSoCFull asic chipMaster atomics auto_out_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+141,"ysyxSoCFull asic chipMaster atomics auto_out_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+142,"ysyxSoCFull asic chipMaster atomics auto_out_d_ready", false,-1);
        tracep->declBit(c+143,"ysyxSoCFull asic chipMaster atomics auto_out_d_valid", false,-1);
        tracep->declBus(c+144,"ysyxSoCFull asic chipMaster atomics auto_out_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+145,"ysyxSoCFull asic chipMaster atomics auto_out_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+146,"ysyxSoCFull asic chipMaster atomics auto_out_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+147,"ysyxSoCFull asic chipMaster atomics auto_out_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+148,"ysyxSoCFull asic chipMaster atomics auto_out_d_bits_denied", false,-1);
        tracep->declQuad(c+20819,"ysyxSoCFull asic chipMaster atomics auto_out_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+149,"ysyxSoCFull asic chipMaster atomics auto_out_d_bits_corrupt", false,-1);
        tracep->declBit(c+150,"ysyxSoCFull asic chipMaster atomics auto_out_e_ready", false,-1);
        tracep->declBit(c+18115,"ysyxSoCFull asic chipMaster atomics auto_out_e_valid", false,-1);
        tracep->declBit(c+151,"ysyxSoCFull asic chipMaster atomics auto_out_e_bits_sink", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster atomics monitor_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster atomics monitor_reset", false,-1);
        tracep->declBit(c+19300,"ysyxSoCFull asic chipMaster atomics monitor_io_in_a_ready", false,-1);
        tracep->declBit(c+19150,"ysyxSoCFull asic chipMaster atomics monitor_io_in_a_valid", false,-1);
        tracep->declBus(c+255,"ysyxSoCFull asic chipMaster atomics monitor_io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+256,"ysyxSoCFull asic chipMaster atomics monitor_io_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+257,"ysyxSoCFull asic chipMaster atomics monitor_io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+258,"ysyxSoCFull asic chipMaster atomics monitor_io_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+259,"ysyxSoCFull asic chipMaster atomics monitor_io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+260,"ysyxSoCFull asic chipMaster atomics monitor_io_in_a_bits_mask", false,-1, 7,0);
        tracep->declBit(c+136,"ysyxSoCFull asic chipMaster atomics monitor_io_in_c_ready", false,-1);
        tracep->declBit(c+18114,"ysyxSoCFull asic chipMaster atomics monitor_io_in_c_valid", false,-1);
        tracep->declBus(c+137,"ysyxSoCFull asic chipMaster atomics monitor_io_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+138,"ysyxSoCFull asic chipMaster atomics monitor_io_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+139,"ysyxSoCFull asic chipMaster atomics monitor_io_in_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+140,"ysyxSoCFull asic chipMaster atomics monitor_io_in_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+141,"ysyxSoCFull asic chipMaster atomics monitor_io_in_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+263,"ysyxSoCFull asic chipMaster atomics monitor_io_in_d_ready", false,-1);
        tracep->declBit(c+1814,"ysyxSoCFull asic chipMaster atomics monitor_io_in_d_valid", false,-1);
        tracep->declBus(c+1815,"ysyxSoCFull asic chipMaster atomics monitor_io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+145,"ysyxSoCFull asic chipMaster atomics monitor_io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+146,"ysyxSoCFull asic chipMaster atomics monitor_io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+147,"ysyxSoCFull asic chipMaster atomics monitor_io_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+1816,"ysyxSoCFull asic chipMaster atomics monitor_io_in_d_bits_denied", false,-1);
        tracep->declBit(c+1817,"ysyxSoCFull asic chipMaster atomics monitor_io_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+150,"ysyxSoCFull asic chipMaster atomics monitor_io_in_e_ready", false,-1);
        tracep->declBit(c+18115,"ysyxSoCFull asic chipMaster atomics monitor_io_in_e_valid", false,-1);
        tracep->declBit(c+151,"ysyxSoCFull asic chipMaster atomics monitor_io_in_e_bits_sink", false,-1);
        tracep->declBus(c+1818,"ysyxSoCFull asic chipMaster atomics cam_s_0_state", false,-1, 1,0);
        tracep->declBus(c+1819,"ysyxSoCFull asic chipMaster atomics cam_a_0_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+1820,"ysyxSoCFull asic chipMaster atomics cam_a_0_bits_param", false,-1, 2,0);
        tracep->declBus(c+1821,"ysyxSoCFull asic chipMaster atomics cam_a_0_bits_size", false,-1, 2,0);
        tracep->declBus(c+1822,"ysyxSoCFull asic chipMaster atomics cam_a_0_bits_source", false,-1, 6,0);
        tracep->declBus(c+1823,"ysyxSoCFull asic chipMaster atomics cam_a_0_bits_address", false,-1, 31,0);
        tracep->declBus(c+1824,"ysyxSoCFull asic chipMaster atomics cam_a_0_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+1825,"ysyxSoCFull asic chipMaster atomics cam_a_0_bits_data", false,-1, 63,0);
        tracep->declBit(c+1827,"ysyxSoCFull asic chipMaster atomics cam_a_0_fifoId", false,-1);
        tracep->declBus(c+1828,"ysyxSoCFull asic chipMaster atomics cam_a_0_lut", false,-1, 3,0);
        tracep->declQuad(c+1829,"ysyxSoCFull asic chipMaster atomics cam_d_0_data", false,-1, 63,0);
        tracep->declBit(c+1831,"ysyxSoCFull asic chipMaster atomics cam_d_0_denied", false,-1);
        tracep->declBit(c+1832,"ysyxSoCFull asic chipMaster atomics cam_d_0_corrupt", false,-1);
        tracep->declBit(c+1833,"ysyxSoCFull asic chipMaster atomics cam_free_0", false,-1);
        tracep->declBit(c+1834,"ysyxSoCFull asic chipMaster atomics cam_amo_0", false,-1);
        tracep->declBit(c+1835,"ysyxSoCFull asic chipMaster atomics cam_abusy_0", false,-1);
        tracep->declBit(c+1836,"ysyxSoCFull asic chipMaster atomics cam_dmatch_0", false,-1);
        tracep->declBit(c+1837,"ysyxSoCFull asic chipMaster atomics a_isLogical", false,-1);
        tracep->declBit(c+1838,"ysyxSoCFull asic chipMaster atomics a_isArithmetic", false,-1);
        tracep->declBit(c+1839,"ysyxSoCFull asic chipMaster atomics a_isSupported", false,-1);
        tracep->declBit(c+1840,"ysyxSoCFull asic chipMaster atomics a_cam_busy", false,-1);
        tracep->declBit(c+1841,"ysyxSoCFull asic chipMaster atomics indexes_hi", false,-1);
        tracep->declBit(c+1842,"ysyxSoCFull asic chipMaster atomics indexes_lo", false,-1);
        tracep->declBus(c+1843,"ysyxSoCFull asic chipMaster atomics indexes_0", false,-1, 1,0);
        tracep->declBit(c+1844,"ysyxSoCFull asic chipMaster atomics indexes_hi_1", false,-1);
        tracep->declBit(c+1845,"ysyxSoCFull asic chipMaster atomics indexes_lo_1", false,-1);
        tracep->declBus(c+1846,"ysyxSoCFull asic chipMaster atomics indexes_1", false,-1, 1,0);
        tracep->declBit(c+1847,"ysyxSoCFull asic chipMaster atomics indexes_hi_2", false,-1);
        tracep->declBit(c+1848,"ysyxSoCFull asic chipMaster atomics indexes_lo_2", false,-1);
        tracep->declBus(c+1849,"ysyxSoCFull asic chipMaster atomics indexes_2", false,-1, 1,0);
        tracep->declBit(c+1850,"ysyxSoCFull asic chipMaster atomics indexes_hi_3", false,-1);
        tracep->declBit(c+1851,"ysyxSoCFull asic chipMaster atomics indexes_lo_3", false,-1);
        tracep->declBus(c+1852,"ysyxSoCFull asic chipMaster atomics indexes_3", false,-1, 1,0);
        tracep->declBit(c+1853,"ysyxSoCFull asic chipMaster atomics indexes_hi_4", false,-1);
        tracep->declBit(c+1854,"ysyxSoCFull asic chipMaster atomics indexes_lo_4", false,-1);
        tracep->declBus(c+1855,"ysyxSoCFull asic chipMaster atomics indexes_4", false,-1, 1,0);
        tracep->declBit(c+1856,"ysyxSoCFull asic chipMaster atomics indexes_hi_5", false,-1);
        tracep->declBit(c+1857,"ysyxSoCFull asic chipMaster atomics indexes_lo_5", false,-1);
        tracep->declBus(c+1858,"ysyxSoCFull asic chipMaster atomics indexes_5", false,-1, 1,0);
        tracep->declBit(c+1859,"ysyxSoCFull asic chipMaster atomics indexes_hi_6", false,-1);
        tracep->declBit(c+1860,"ysyxSoCFull asic chipMaster atomics indexes_lo_6", false,-1);
        tracep->declBus(c+1861,"ysyxSoCFull asic chipMaster atomics indexes_6", false,-1, 1,0);
        tracep->declBit(c+1862,"ysyxSoCFull asic chipMaster atomics indexes_hi_7", false,-1);
        tracep->declBit(c+1863,"ysyxSoCFull asic chipMaster atomics indexes_lo_7", false,-1);
        tracep->declBus(c+1864,"ysyxSoCFull asic chipMaster atomics indexes_7", false,-1, 1,0);
        tracep->declBit(c+1865,"ysyxSoCFull asic chipMaster atomics indexes_hi_8", false,-1);
        tracep->declBit(c+1866,"ysyxSoCFull asic chipMaster atomics indexes_lo_8", false,-1);
        tracep->declBus(c+1867,"ysyxSoCFull asic chipMaster atomics indexes_8", false,-1, 1,0);
        tracep->declBit(c+1868,"ysyxSoCFull asic chipMaster atomics indexes_hi_9", false,-1);
        tracep->declBit(c+1869,"ysyxSoCFull asic chipMaster atomics indexes_lo_9", false,-1);
        tracep->declBus(c+1870,"ysyxSoCFull asic chipMaster atomics indexes_9", false,-1, 1,0);
        tracep->declBit(c+1871,"ysyxSoCFull asic chipMaster atomics indexes_hi_10", false,-1);
        tracep->declBit(c+1872,"ysyxSoCFull asic chipMaster atomics indexes_lo_10", false,-1);
        tracep->declBus(c+1873,"ysyxSoCFull asic chipMaster atomics indexes_10", false,-1, 1,0);
        tracep->declBit(c+1874,"ysyxSoCFull asic chipMaster atomics indexes_hi_11", false,-1);
        tracep->declBit(c+1875,"ysyxSoCFull asic chipMaster atomics indexes_lo_11", false,-1);
        tracep->declBus(c+1876,"ysyxSoCFull asic chipMaster atomics indexes_11", false,-1, 1,0);
        tracep->declBit(c+1877,"ysyxSoCFull asic chipMaster atomics indexes_hi_12", false,-1);
        tracep->declBit(c+1878,"ysyxSoCFull asic chipMaster atomics indexes_lo_12", false,-1);
        tracep->declBus(c+1879,"ysyxSoCFull asic chipMaster atomics indexes_12", false,-1, 1,0);
        tracep->declBit(c+1880,"ysyxSoCFull asic chipMaster atomics indexes_hi_13", false,-1);
        tracep->declBit(c+1881,"ysyxSoCFull asic chipMaster atomics indexes_lo_13", false,-1);
        tracep->declBus(c+1882,"ysyxSoCFull asic chipMaster atomics indexes_13", false,-1, 1,0);
        tracep->declBit(c+1883,"ysyxSoCFull asic chipMaster atomics indexes_hi_14", false,-1);
        tracep->declBit(c+1884,"ysyxSoCFull asic chipMaster atomics indexes_lo_14", false,-1);
        tracep->declBus(c+1885,"ysyxSoCFull asic chipMaster atomics indexes_14", false,-1, 1,0);
        tracep->declBit(c+1886,"ysyxSoCFull asic chipMaster atomics indexes_hi_15", false,-1);
        tracep->declBit(c+1887,"ysyxSoCFull asic chipMaster atomics indexes_lo_15", false,-1);
        tracep->declBus(c+1888,"ysyxSoCFull asic chipMaster atomics indexes_15", false,-1, 1,0);
        tracep->declBit(c+1889,"ysyxSoCFull asic chipMaster atomics indexes_hi_16", false,-1);
        tracep->declBit(c+1890,"ysyxSoCFull asic chipMaster atomics indexes_lo_16", false,-1);
        tracep->declBus(c+1891,"ysyxSoCFull asic chipMaster atomics indexes_16", false,-1, 1,0);
        tracep->declBit(c+1892,"ysyxSoCFull asic chipMaster atomics indexes_hi_17", false,-1);
        tracep->declBit(c+1893,"ysyxSoCFull asic chipMaster atomics indexes_lo_17", false,-1);
        tracep->declBus(c+1894,"ysyxSoCFull asic chipMaster atomics indexes_17", false,-1, 1,0);
        tracep->declBit(c+1895,"ysyxSoCFull asic chipMaster atomics indexes_hi_18", false,-1);
        tracep->declBit(c+1896,"ysyxSoCFull asic chipMaster atomics indexes_lo_18", false,-1);
        tracep->declBus(c+1897,"ysyxSoCFull asic chipMaster atomics indexes_18", false,-1, 1,0);
        tracep->declBit(c+1898,"ysyxSoCFull asic chipMaster atomics indexes_hi_19", false,-1);
        tracep->declBit(c+1899,"ysyxSoCFull asic chipMaster atomics indexes_lo_19", false,-1);
        tracep->declBus(c+1900,"ysyxSoCFull asic chipMaster atomics indexes_19", false,-1, 1,0);
        tracep->declBit(c+1901,"ysyxSoCFull asic chipMaster atomics indexes_hi_20", false,-1);
        tracep->declBit(c+1902,"ysyxSoCFull asic chipMaster atomics indexes_lo_20", false,-1);
        tracep->declBus(c+1903,"ysyxSoCFull asic chipMaster atomics indexes_20", false,-1, 1,0);
        tracep->declBit(c+1904,"ysyxSoCFull asic chipMaster atomics indexes_hi_21", false,-1);
        tracep->declBit(c+1905,"ysyxSoCFull asic chipMaster atomics indexes_lo_21", false,-1);
        tracep->declBus(c+1906,"ysyxSoCFull asic chipMaster atomics indexes_21", false,-1, 1,0);
        tracep->declBit(c+1907,"ysyxSoCFull asic chipMaster atomics indexes_hi_22", false,-1);
        tracep->declBit(c+1908,"ysyxSoCFull asic chipMaster atomics indexes_lo_22", false,-1);
        tracep->declBus(c+1909,"ysyxSoCFull asic chipMaster atomics indexes_22", false,-1, 1,0);
        tracep->declBit(c+1910,"ysyxSoCFull asic chipMaster atomics indexes_hi_23", false,-1);
        tracep->declBit(c+1911,"ysyxSoCFull asic chipMaster atomics indexes_lo_23", false,-1);
        tracep->declBus(c+1912,"ysyxSoCFull asic chipMaster atomics indexes_23", false,-1, 1,0);
        tracep->declBit(c+1913,"ysyxSoCFull asic chipMaster atomics indexes_hi_24", false,-1);
        tracep->declBit(c+1914,"ysyxSoCFull asic chipMaster atomics indexes_lo_24", false,-1);
        tracep->declBus(c+1915,"ysyxSoCFull asic chipMaster atomics indexes_24", false,-1, 1,0);
        tracep->declBit(c+1916,"ysyxSoCFull asic chipMaster atomics indexes_hi_25", false,-1);
        tracep->declBit(c+1917,"ysyxSoCFull asic chipMaster atomics indexes_lo_25", false,-1);
        tracep->declBus(c+1918,"ysyxSoCFull asic chipMaster atomics indexes_25", false,-1, 1,0);
        tracep->declBit(c+1919,"ysyxSoCFull asic chipMaster atomics indexes_hi_26", false,-1);
        tracep->declBit(c+1920,"ysyxSoCFull asic chipMaster atomics indexes_lo_26", false,-1);
        tracep->declBus(c+1921,"ysyxSoCFull asic chipMaster atomics indexes_26", false,-1, 1,0);
        tracep->declBit(c+1922,"ysyxSoCFull asic chipMaster atomics indexes_hi_27", false,-1);
        tracep->declBit(c+1923,"ysyxSoCFull asic chipMaster atomics indexes_lo_27", false,-1);
        tracep->declBus(c+1924,"ysyxSoCFull asic chipMaster atomics indexes_27", false,-1, 1,0);
        tracep->declBit(c+1925,"ysyxSoCFull asic chipMaster atomics indexes_hi_28", false,-1);
        tracep->declBit(c+1926,"ysyxSoCFull asic chipMaster atomics indexes_lo_28", false,-1);
        tracep->declBus(c+1927,"ysyxSoCFull asic chipMaster atomics indexes_28", false,-1, 1,0);
        tracep->declBit(c+1928,"ysyxSoCFull asic chipMaster atomics indexes_hi_29", false,-1);
        tracep->declBit(c+1929,"ysyxSoCFull asic chipMaster atomics indexes_lo_29", false,-1);
        tracep->declBus(c+1930,"ysyxSoCFull asic chipMaster atomics indexes_29", false,-1, 1,0);
        tracep->declBit(c+1931,"ysyxSoCFull asic chipMaster atomics indexes_hi_30", false,-1);
        tracep->declBit(c+1932,"ysyxSoCFull asic chipMaster atomics indexes_lo_30", false,-1);
        tracep->declBus(c+1933,"ysyxSoCFull asic chipMaster atomics indexes_30", false,-1, 1,0);
        tracep->declBit(c+1934,"ysyxSoCFull asic chipMaster atomics indexes_hi_31", false,-1);
        tracep->declBit(c+1935,"ysyxSoCFull asic chipMaster atomics indexes_lo_31", false,-1);
        tracep->declBus(c+1936,"ysyxSoCFull asic chipMaster atomics indexes_31", false,-1, 1,0);
        tracep->declBit(c+1937,"ysyxSoCFull asic chipMaster atomics indexes_hi_32", false,-1);
        tracep->declBit(c+1938,"ysyxSoCFull asic chipMaster atomics indexes_lo_32", false,-1);
        tracep->declBus(c+1939,"ysyxSoCFull asic chipMaster atomics indexes_32", false,-1, 1,0);
        tracep->declBit(c+1940,"ysyxSoCFull asic chipMaster atomics indexes_hi_33", false,-1);
        tracep->declBit(c+1941,"ysyxSoCFull asic chipMaster atomics indexes_lo_33", false,-1);
        tracep->declBus(c+1942,"ysyxSoCFull asic chipMaster atomics indexes_33", false,-1, 1,0);
        tracep->declBit(c+1943,"ysyxSoCFull asic chipMaster atomics indexes_hi_34", false,-1);
        tracep->declBit(c+1944,"ysyxSoCFull asic chipMaster atomics indexes_lo_34", false,-1);
        tracep->declBus(c+1945,"ysyxSoCFull asic chipMaster atomics indexes_34", false,-1, 1,0);
        tracep->declBit(c+1946,"ysyxSoCFull asic chipMaster atomics indexes_hi_35", false,-1);
        tracep->declBit(c+1947,"ysyxSoCFull asic chipMaster atomics indexes_lo_35", false,-1);
        tracep->declBus(c+1948,"ysyxSoCFull asic chipMaster atomics indexes_35", false,-1, 1,0);
        tracep->declBit(c+1949,"ysyxSoCFull asic chipMaster atomics indexes_hi_36", false,-1);
        tracep->declBit(c+1950,"ysyxSoCFull asic chipMaster atomics indexes_lo_36", false,-1);
        tracep->declBus(c+1951,"ysyxSoCFull asic chipMaster atomics indexes_36", false,-1, 1,0);
        tracep->declBit(c+1952,"ysyxSoCFull asic chipMaster atomics indexes_hi_37", false,-1);
        tracep->declBit(c+1953,"ysyxSoCFull asic chipMaster atomics indexes_lo_37", false,-1);
        tracep->declBus(c+1954,"ysyxSoCFull asic chipMaster atomics indexes_37", false,-1, 1,0);
        tracep->declBit(c+1955,"ysyxSoCFull asic chipMaster atomics indexes_hi_38", false,-1);
        tracep->declBit(c+1956,"ysyxSoCFull asic chipMaster atomics indexes_lo_38", false,-1);
        tracep->declBus(c+1957,"ysyxSoCFull asic chipMaster atomics indexes_38", false,-1, 1,0);
        tracep->declBit(c+1958,"ysyxSoCFull asic chipMaster atomics indexes_hi_39", false,-1);
        tracep->declBit(c+1959,"ysyxSoCFull asic chipMaster atomics indexes_lo_39", false,-1);
        tracep->declBus(c+1960,"ysyxSoCFull asic chipMaster atomics indexes_39", false,-1, 1,0);
        tracep->declBit(c+1961,"ysyxSoCFull asic chipMaster atomics indexes_hi_40", false,-1);
        tracep->declBit(c+1962,"ysyxSoCFull asic chipMaster atomics indexes_lo_40", false,-1);
        tracep->declBus(c+1963,"ysyxSoCFull asic chipMaster atomics indexes_40", false,-1, 1,0);
        tracep->declBit(c+1964,"ysyxSoCFull asic chipMaster atomics indexes_hi_41", false,-1);
        tracep->declBit(c+1965,"ysyxSoCFull asic chipMaster atomics indexes_lo_41", false,-1);
        tracep->declBus(c+1966,"ysyxSoCFull asic chipMaster atomics indexes_41", false,-1, 1,0);
        tracep->declBit(c+1967,"ysyxSoCFull asic chipMaster atomics indexes_hi_42", false,-1);
        tracep->declBit(c+1968,"ysyxSoCFull asic chipMaster atomics indexes_lo_42", false,-1);
        tracep->declBus(c+1969,"ysyxSoCFull asic chipMaster atomics indexes_42", false,-1, 1,0);
        tracep->declBit(c+1970,"ysyxSoCFull asic chipMaster atomics indexes_hi_43", false,-1);
        tracep->declBit(c+1971,"ysyxSoCFull asic chipMaster atomics indexes_lo_43", false,-1);
        tracep->declBus(c+1972,"ysyxSoCFull asic chipMaster atomics indexes_43", false,-1, 1,0);
        tracep->declBit(c+1973,"ysyxSoCFull asic chipMaster atomics indexes_hi_44", false,-1);
        tracep->declBit(c+1974,"ysyxSoCFull asic chipMaster atomics indexes_lo_44", false,-1);
        tracep->declBus(c+1975,"ysyxSoCFull asic chipMaster atomics indexes_44", false,-1, 1,0);
        tracep->declBit(c+1976,"ysyxSoCFull asic chipMaster atomics indexes_hi_45", false,-1);
        tracep->declBit(c+1977,"ysyxSoCFull asic chipMaster atomics indexes_lo_45", false,-1);
        tracep->declBus(c+1978,"ysyxSoCFull asic chipMaster atomics indexes_45", false,-1, 1,0);
        tracep->declBit(c+1979,"ysyxSoCFull asic chipMaster atomics indexes_hi_46", false,-1);
        tracep->declBit(c+1980,"ysyxSoCFull asic chipMaster atomics indexes_lo_46", false,-1);
        tracep->declBus(c+1981,"ysyxSoCFull asic chipMaster atomics indexes_46", false,-1, 1,0);
        tracep->declBit(c+1982,"ysyxSoCFull asic chipMaster atomics indexes_hi_47", false,-1);
        tracep->declBit(c+1983,"ysyxSoCFull asic chipMaster atomics indexes_lo_47", false,-1);
        tracep->declBus(c+1984,"ysyxSoCFull asic chipMaster atomics indexes_47", false,-1, 1,0);
        tracep->declBit(c+1985,"ysyxSoCFull asic chipMaster atomics indexes_hi_48", false,-1);
        tracep->declBit(c+1986,"ysyxSoCFull asic chipMaster atomics indexes_lo_48", false,-1);
        tracep->declBus(c+1987,"ysyxSoCFull asic chipMaster atomics indexes_48", false,-1, 1,0);
        tracep->declBit(c+1988,"ysyxSoCFull asic chipMaster atomics indexes_hi_49", false,-1);
        tracep->declBit(c+1989,"ysyxSoCFull asic chipMaster atomics indexes_lo_49", false,-1);
        tracep->declBus(c+1990,"ysyxSoCFull asic chipMaster atomics indexes_49", false,-1, 1,0);
        tracep->declBit(c+1991,"ysyxSoCFull asic chipMaster atomics indexes_hi_50", false,-1);
        tracep->declBit(c+1992,"ysyxSoCFull asic chipMaster atomics indexes_lo_50", false,-1);
        tracep->declBus(c+1993,"ysyxSoCFull asic chipMaster atomics indexes_50", false,-1, 1,0);
        tracep->declBit(c+1994,"ysyxSoCFull asic chipMaster atomics indexes_hi_51", false,-1);
        tracep->declBit(c+1995,"ysyxSoCFull asic chipMaster atomics indexes_lo_51", false,-1);
        tracep->declBus(c+1996,"ysyxSoCFull asic chipMaster atomics indexes_51", false,-1, 1,0);
        tracep->declBit(c+1997,"ysyxSoCFull asic chipMaster atomics indexes_hi_52", false,-1);
        tracep->declBit(c+1998,"ysyxSoCFull asic chipMaster atomics indexes_lo_52", false,-1);
        tracep->declBus(c+1999,"ysyxSoCFull asic chipMaster atomics indexes_52", false,-1, 1,0);
        tracep->declBit(c+2000,"ysyxSoCFull asic chipMaster atomics indexes_hi_53", false,-1);
        tracep->declBit(c+2001,"ysyxSoCFull asic chipMaster atomics indexes_lo_53", false,-1);
        tracep->declBus(c+2002,"ysyxSoCFull asic chipMaster atomics indexes_53", false,-1, 1,0);
        tracep->declBit(c+2003,"ysyxSoCFull asic chipMaster atomics indexes_hi_54", false,-1);
        tracep->declBit(c+2004,"ysyxSoCFull asic chipMaster atomics indexes_lo_54", false,-1);
        tracep->declBus(c+2005,"ysyxSoCFull asic chipMaster atomics indexes_54", false,-1, 1,0);
        tracep->declBit(c+2006,"ysyxSoCFull asic chipMaster atomics indexes_hi_55", false,-1);
        tracep->declBit(c+2007,"ysyxSoCFull asic chipMaster atomics indexes_lo_55", false,-1);
        tracep->declBus(c+2008,"ysyxSoCFull asic chipMaster atomics indexes_55", false,-1, 1,0);
        tracep->declBit(c+2009,"ysyxSoCFull asic chipMaster atomics indexes_hi_56", false,-1);
        tracep->declBit(c+2010,"ysyxSoCFull asic chipMaster atomics indexes_lo_56", false,-1);
        tracep->declBus(c+2011,"ysyxSoCFull asic chipMaster atomics indexes_56", false,-1, 1,0);
        tracep->declBit(c+2012,"ysyxSoCFull asic chipMaster atomics indexes_hi_57", false,-1);
        tracep->declBit(c+2013,"ysyxSoCFull asic chipMaster atomics indexes_lo_57", false,-1);
        tracep->declBus(c+2014,"ysyxSoCFull asic chipMaster atomics indexes_57", false,-1, 1,0);
        tracep->declBit(c+2015,"ysyxSoCFull asic chipMaster atomics indexes_hi_58", false,-1);
        tracep->declBit(c+2016,"ysyxSoCFull asic chipMaster atomics indexes_lo_58", false,-1);
        tracep->declBus(c+2017,"ysyxSoCFull asic chipMaster atomics indexes_58", false,-1, 1,0);
        tracep->declBit(c+2018,"ysyxSoCFull asic chipMaster atomics indexes_hi_59", false,-1);
        tracep->declBit(c+2019,"ysyxSoCFull asic chipMaster atomics indexes_lo_59", false,-1);
        tracep->declBus(c+2020,"ysyxSoCFull asic chipMaster atomics indexes_59", false,-1, 1,0);
        tracep->declBit(c+2021,"ysyxSoCFull asic chipMaster atomics indexes_hi_60", false,-1);
        tracep->declBit(c+2022,"ysyxSoCFull asic chipMaster atomics indexes_lo_60", false,-1);
        tracep->declBus(c+2023,"ysyxSoCFull asic chipMaster atomics indexes_60", false,-1, 1,0);
        tracep->declBit(c+2024,"ysyxSoCFull asic chipMaster atomics indexes_hi_61", false,-1);
        tracep->declBit(c+2025,"ysyxSoCFull asic chipMaster atomics indexes_lo_61", false,-1);
        tracep->declBus(c+2026,"ysyxSoCFull asic chipMaster atomics indexes_61", false,-1, 1,0);
        tracep->declBit(c+2027,"ysyxSoCFull asic chipMaster atomics indexes_hi_62", false,-1);
        tracep->declBit(c+2028,"ysyxSoCFull asic chipMaster atomics indexes_lo_62", false,-1);
        tracep->declBus(c+2029,"ysyxSoCFull asic chipMaster atomics indexes_62", false,-1, 1,0);
        tracep->declBit(c+2030,"ysyxSoCFull asic chipMaster atomics indexes_hi_63", false,-1);
        tracep->declBit(c+2031,"ysyxSoCFull asic chipMaster atomics indexes_lo_63", false,-1);
        tracep->declBus(c+2032,"ysyxSoCFull asic chipMaster atomics indexes_63", false,-1, 1,0);
        tracep->declBit(c+2033,"ysyxSoCFull asic chipMaster atomics logic_out_lo_lo_lo_lo_lo_lo", false,-1);
        tracep->declBit(c+2034,"ysyxSoCFull asic chipMaster atomics logic_out_lo_lo_lo_lo_lo_hi", false,-1);
        tracep->declBit(c+2035,"ysyxSoCFull asic chipMaster atomics logic_out_lo_lo_lo_lo_hi_lo", false,-1);
        tracep->declBit(c+2036,"ysyxSoCFull asic chipMaster atomics logic_out_lo_lo_lo_lo_hi_hi", false,-1);
        tracep->declBit(c+2037,"ysyxSoCFull asic chipMaster atomics logic_out_lo_lo_lo_hi_lo_lo", false,-1);
        tracep->declBit(c+2038,"ysyxSoCFull asic chipMaster atomics logic_out_lo_lo_lo_hi_lo_hi", false,-1);
        tracep->declBit(c+2039,"ysyxSoCFull asic chipMaster atomics logic_out_lo_lo_lo_hi_hi_lo", false,-1);
        tracep->declBit(c+2040,"ysyxSoCFull asic chipMaster atomics logic_out_lo_lo_lo_hi_hi_hi", false,-1);
        tracep->declBit(c+2041,"ysyxSoCFull asic chipMaster atomics logic_out_lo_lo_hi_lo_lo_lo", false,-1);
        tracep->declBit(c+2042,"ysyxSoCFull asic chipMaster atomics logic_out_lo_lo_hi_lo_lo_hi", false,-1);
        tracep->declBit(c+2043,"ysyxSoCFull asic chipMaster atomics logic_out_lo_lo_hi_lo_hi_lo", false,-1);
        tracep->declBit(c+2044,"ysyxSoCFull asic chipMaster atomics logic_out_lo_lo_hi_lo_hi_hi", false,-1);
        tracep->declBit(c+2045,"ysyxSoCFull asic chipMaster atomics logic_out_lo_lo_hi_hi_lo_lo", false,-1);
        tracep->declBit(c+2046,"ysyxSoCFull asic chipMaster atomics logic_out_lo_lo_hi_hi_lo_hi", false,-1);
        tracep->declBit(c+2047,"ysyxSoCFull asic chipMaster atomics logic_out_lo_lo_hi_hi_hi_lo", false,-1);
        tracep->declBit(c+2048,"ysyxSoCFull asic chipMaster atomics logic_out_lo_lo_hi_hi_hi_hi", false,-1);
        tracep->declBit(c+2049,"ysyxSoCFull asic chipMaster atomics logic_out_lo_hi_lo_lo_lo_lo", false,-1);
        tracep->declBit(c+2050,"ysyxSoCFull asic chipMaster atomics logic_out_lo_hi_lo_lo_lo_hi", false,-1);
        tracep->declBit(c+2051,"ysyxSoCFull asic chipMaster atomics logic_out_lo_hi_lo_lo_hi_lo", false,-1);
        tracep->declBit(c+2052,"ysyxSoCFull asic chipMaster atomics logic_out_lo_hi_lo_lo_hi_hi", false,-1);
        tracep->declBit(c+2053,"ysyxSoCFull asic chipMaster atomics logic_out_lo_hi_lo_hi_lo_lo", false,-1);
        tracep->declBit(c+2054,"ysyxSoCFull asic chipMaster atomics logic_out_lo_hi_lo_hi_lo_hi", false,-1);
        tracep->declBit(c+2055,"ysyxSoCFull asic chipMaster atomics logic_out_lo_hi_lo_hi_hi_lo", false,-1);
        tracep->declBit(c+2056,"ysyxSoCFull asic chipMaster atomics logic_out_lo_hi_lo_hi_hi_hi", false,-1);
        tracep->declBit(c+2057,"ysyxSoCFull asic chipMaster atomics logic_out_lo_hi_hi_lo_lo_lo", false,-1);
        tracep->declBit(c+2058,"ysyxSoCFull asic chipMaster atomics logic_out_lo_hi_hi_lo_lo_hi", false,-1);
        tracep->declBit(c+2059,"ysyxSoCFull asic chipMaster atomics logic_out_lo_hi_hi_lo_hi_lo", false,-1);
        tracep->declBit(c+2060,"ysyxSoCFull asic chipMaster atomics logic_out_lo_hi_hi_lo_hi_hi", false,-1);
        tracep->declBit(c+2061,"ysyxSoCFull asic chipMaster atomics logic_out_lo_hi_hi_hi_lo_lo", false,-1);
        tracep->declBit(c+2062,"ysyxSoCFull asic chipMaster atomics logic_out_lo_hi_hi_hi_lo_hi", false,-1);
        tracep->declBit(c+2063,"ysyxSoCFull asic chipMaster atomics logic_out_lo_hi_hi_hi_hi_lo", false,-1);
        tracep->declBit(c+2064,"ysyxSoCFull asic chipMaster atomics logic_out_lo_hi_hi_hi_hi_hi", false,-1);
        tracep->declBit(c+2065,"ysyxSoCFull asic chipMaster atomics logic_out_hi_lo_lo_lo_lo_lo", false,-1);
        tracep->declBit(c+2066,"ysyxSoCFull asic chipMaster atomics logic_out_hi_lo_lo_lo_lo_hi", false,-1);
        tracep->declBit(c+2067,"ysyxSoCFull asic chipMaster atomics logic_out_hi_lo_lo_lo_hi_lo", false,-1);
        tracep->declBit(c+2068,"ysyxSoCFull asic chipMaster atomics logic_out_hi_lo_lo_lo_hi_hi", false,-1);
        tracep->declBit(c+2069,"ysyxSoCFull asic chipMaster atomics logic_out_hi_lo_lo_hi_lo_lo", false,-1);
        tracep->declBit(c+2070,"ysyxSoCFull asic chipMaster atomics logic_out_hi_lo_lo_hi_lo_hi", false,-1);
        tracep->declBit(c+2071,"ysyxSoCFull asic chipMaster atomics logic_out_hi_lo_lo_hi_hi_lo", false,-1);
        tracep->declBit(c+2072,"ysyxSoCFull asic chipMaster atomics logic_out_hi_lo_lo_hi_hi_hi", false,-1);
        tracep->declBit(c+2073,"ysyxSoCFull asic chipMaster atomics logic_out_hi_lo_hi_lo_lo_lo", false,-1);
        tracep->declBit(c+2074,"ysyxSoCFull asic chipMaster atomics logic_out_hi_lo_hi_lo_lo_hi", false,-1);
        tracep->declBit(c+2075,"ysyxSoCFull asic chipMaster atomics logic_out_hi_lo_hi_lo_hi_lo", false,-1);
        tracep->declBit(c+2076,"ysyxSoCFull asic chipMaster atomics logic_out_hi_lo_hi_lo_hi_hi", false,-1);
        tracep->declBit(c+2077,"ysyxSoCFull asic chipMaster atomics logic_out_hi_lo_hi_hi_lo_lo", false,-1);
        tracep->declBit(c+2078,"ysyxSoCFull asic chipMaster atomics logic_out_hi_lo_hi_hi_lo_hi", false,-1);
        tracep->declBit(c+2079,"ysyxSoCFull asic chipMaster atomics logic_out_hi_lo_hi_hi_hi_lo", false,-1);
        tracep->declBit(c+2080,"ysyxSoCFull asic chipMaster atomics logic_out_hi_lo_hi_hi_hi_hi", false,-1);
        tracep->declBit(c+2081,"ysyxSoCFull asic chipMaster atomics logic_out_hi_hi_lo_lo_lo_lo", false,-1);
        tracep->declBit(c+2082,"ysyxSoCFull asic chipMaster atomics logic_out_hi_hi_lo_lo_lo_hi", false,-1);
        tracep->declBit(c+2083,"ysyxSoCFull asic chipMaster atomics logic_out_hi_hi_lo_lo_hi_lo", false,-1);
        tracep->declBit(c+2084,"ysyxSoCFull asic chipMaster atomics logic_out_hi_hi_lo_lo_hi_hi", false,-1);
        tracep->declBit(c+2085,"ysyxSoCFull asic chipMaster atomics logic_out_hi_hi_lo_hi_lo_lo", false,-1);
        tracep->declBit(c+2086,"ysyxSoCFull asic chipMaster atomics logic_out_hi_hi_lo_hi_lo_hi", false,-1);
        tracep->declBit(c+2087,"ysyxSoCFull asic chipMaster atomics logic_out_hi_hi_lo_hi_hi_lo", false,-1);
        tracep->declBit(c+2088,"ysyxSoCFull asic chipMaster atomics logic_out_hi_hi_lo_hi_hi_hi", false,-1);
        tracep->declBit(c+2089,"ysyxSoCFull asic chipMaster atomics logic_out_hi_hi_hi_lo_lo_lo", false,-1);
        tracep->declBit(c+2090,"ysyxSoCFull asic chipMaster atomics logic_out_hi_hi_hi_lo_lo_hi", false,-1);
        tracep->declBit(c+2091,"ysyxSoCFull asic chipMaster atomics logic_out_hi_hi_hi_lo_hi_lo", false,-1);
        tracep->declBit(c+2092,"ysyxSoCFull asic chipMaster atomics logic_out_hi_hi_hi_lo_hi_hi", false,-1);
        tracep->declBit(c+2093,"ysyxSoCFull asic chipMaster atomics logic_out_hi_hi_hi_hi_lo_lo", false,-1);
        tracep->declBit(c+2094,"ysyxSoCFull asic chipMaster atomics logic_out_hi_hi_hi_hi_lo_hi", false,-1);
        tracep->declBit(c+2095,"ysyxSoCFull asic chipMaster atomics logic_out_hi_hi_hi_hi_hi_lo", false,-1);
        tracep->declBit(c+2096,"ysyxSoCFull asic chipMaster atomics logic_out_hi_hi_hi_hi_hi_hi", false,-1);
        tracep->declBus(c+2097,"ysyxSoCFull asic chipMaster atomics logic_out_lo_lo_lo", false,-1, 7,0);
        tracep->declBus(c+2098,"ysyxSoCFull asic chipMaster atomics logic_out_lo_lo", false,-1, 15,0);
        tracep->declBus(c+2099,"ysyxSoCFull asic chipMaster atomics logic_out_lo_hi_lo", false,-1, 7,0);
        tracep->declBus(c+2100,"ysyxSoCFull asic chipMaster atomics logic_out_lo", false,-1, 31,0);
        tracep->declBus(c+2101,"ysyxSoCFull asic chipMaster atomics logic_out_hi_lo_lo", false,-1, 7,0);
        tracep->declBus(c+2102,"ysyxSoCFull asic chipMaster atomics logic_out_hi_lo", false,-1, 15,0);
        tracep->declBus(c+2103,"ysyxSoCFull asic chipMaster atomics logic_out_hi_hi_lo", false,-1, 7,0);
        tracep->declBus(c+2104,"ysyxSoCFull asic chipMaster atomics logic_out_hi", false,-1, 31,0);
        tracep->declQuad(c+2105,"ysyxSoCFull asic chipMaster atomics logic_out", false,-1, 63,0);
        tracep->declBit(c+2107,"ysyxSoCFull asic chipMaster atomics unsigned_", false,-1);
        tracep->declBit(c+2108,"ysyxSoCFull asic chipMaster atomics take_max", false,-1);
        tracep->declBit(c+2109,"ysyxSoCFull asic chipMaster atomics adder", false,-1);
        tracep->declBus(c+2110,"ysyxSoCFull asic chipMaster atomics signSel", false,-1, 7,0);
        tracep->declBus(c+2111,"ysyxSoCFull asic chipMaster atomics signbits_a", false,-1, 7,0);
        tracep->declBus(c+2112,"ysyxSoCFull asic chipMaster atomics signbits_d", false,-1, 7,0);
        tracep->declBus(c+2113,"ysyxSoCFull asic chipMaster atomics signbit_a", false,-1, 7,0);
        tracep->declBus(c+2114,"ysyxSoCFull asic chipMaster atomics signbit_d", false,-1, 7,0);
        tracep->declBus(c+2115,"ysyxSoCFull asic chipMaster atomics signext_a_lo_lo_lo", false,-1, 7,0);
        tracep->declBus(c+2116,"ysyxSoCFull asic chipMaster atomics signext_a_lo_lo_hi", false,-1, 7,0);
        tracep->declBus(c+2117,"ysyxSoCFull asic chipMaster atomics signext_a_lo_hi_lo", false,-1, 7,0);
        tracep->declBus(c+2118,"ysyxSoCFull asic chipMaster atomics signext_a_lo_hi_hi", false,-1, 7,0);
        tracep->declBus(c+2119,"ysyxSoCFull asic chipMaster atomics signext_a_hi_lo_lo", false,-1, 7,0);
        tracep->declBus(c+2120,"ysyxSoCFull asic chipMaster atomics signext_a_hi_lo_hi", false,-1, 7,0);
        tracep->declBus(c+2121,"ysyxSoCFull asic chipMaster atomics signext_a_hi_hi_lo", false,-1, 7,0);
        tracep->declBus(c+2122,"ysyxSoCFull asic chipMaster atomics signext_a_hi_hi_hi", false,-1, 7,0);
        tracep->declQuad(c+2123,"ysyxSoCFull asic chipMaster atomics signext_a", false,-1, 63,0);
        tracep->declBus(c+2125,"ysyxSoCFull asic chipMaster atomics signext_d_lo_lo_lo", false,-1, 7,0);
        tracep->declBus(c+2126,"ysyxSoCFull asic chipMaster atomics signext_d_lo_lo_hi", false,-1, 7,0);
        tracep->declBus(c+2127,"ysyxSoCFull asic chipMaster atomics signext_d_lo_hi_lo", false,-1, 7,0);
        tracep->declBus(c+2128,"ysyxSoCFull asic chipMaster atomics signext_d_lo_hi_hi", false,-1, 7,0);
        tracep->declBus(c+2129,"ysyxSoCFull asic chipMaster atomics signext_d_hi_lo_lo", false,-1, 7,0);
        tracep->declBus(c+2130,"ysyxSoCFull asic chipMaster atomics signext_d_hi_lo_hi", false,-1, 7,0);
        tracep->declBus(c+2131,"ysyxSoCFull asic chipMaster atomics signext_d_hi_hi_lo", false,-1, 7,0);
        tracep->declBus(c+2132,"ysyxSoCFull asic chipMaster atomics signext_d_hi_hi_hi", false,-1, 7,0);
        tracep->declQuad(c+2133,"ysyxSoCFull asic chipMaster atomics signext_d", false,-1, 63,0);
        tracep->declBus(c+2135,"ysyxSoCFull asic chipMaster atomics wide_mask_lo_lo_lo", false,-1, 7,0);
        tracep->declBus(c+2136,"ysyxSoCFull asic chipMaster atomics wide_mask_lo_lo_hi", false,-1, 7,0);
        tracep->declBus(c+2137,"ysyxSoCFull asic chipMaster atomics wide_mask_lo_hi_lo", false,-1, 7,0);
        tracep->declBus(c+2138,"ysyxSoCFull asic chipMaster atomics wide_mask_lo_hi_hi", false,-1, 7,0);
        tracep->declBus(c+2139,"ysyxSoCFull asic chipMaster atomics wide_mask_hi_lo_lo", false,-1, 7,0);
        tracep->declBus(c+2140,"ysyxSoCFull asic chipMaster atomics wide_mask_hi_lo_hi", false,-1, 7,0);
        tracep->declBus(c+2141,"ysyxSoCFull asic chipMaster atomics wide_mask_hi_hi_lo", false,-1, 7,0);
        tracep->declBus(c+2142,"ysyxSoCFull asic chipMaster atomics wide_mask_hi_hi_hi", false,-1, 7,0);
        tracep->declQuad(c+2143,"ysyxSoCFull asic chipMaster atomics wide_mask", false,-1, 63,0);
        tracep->declQuad(c+2145,"ysyxSoCFull asic chipMaster atomics a_a_ext", false,-1, 63,0);
        tracep->declQuad(c+2147,"ysyxSoCFull asic chipMaster atomics a_d_ext", false,-1, 63,0);
        tracep->declQuad(c+2149,"ysyxSoCFull asic chipMaster atomics a_d_inv", false,-1, 63,0);
        tracep->declQuad(c+2151,"ysyxSoCFull asic chipMaster atomics adder_out", false,-1, 63,0);
        tracep->declBit(c+2153,"ysyxSoCFull asic chipMaster atomics a_bigger_uneq", false,-1);
        tracep->declBit(c+2154,"ysyxSoCFull asic chipMaster atomics a_bigger", false,-1);
        tracep->declBit(c+2155,"ysyxSoCFull asic chipMaster atomics pick_a", false,-1);
        tracep->declQuad(c+2156,"ysyxSoCFull asic chipMaster atomics arith_out", false,-1, 63,0);
        tracep->declQuad(c+2158,"ysyxSoCFull asic chipMaster atomics amo_data", false,-1, 63,0);
        tracep->declBit(c+2160,"ysyxSoCFull asic chipMaster atomics a_allow", false,-1);
        tracep->declBus(c+2161,"ysyxSoCFull asic chipMaster atomics beatsLeft", false,-1, 2,0);
        tracep->declBit(c+2162,"ysyxSoCFull asic chipMaster atomics idle", false,-1);
        tracep->declBit(c+19301,"ysyxSoCFull asic chipMaster atomics source_i_valid", false,-1);
        tracep->declBit(c+19302,"ysyxSoCFull asic chipMaster atomics readys_1", false,-1);
        tracep->declBit(c+2163,"ysyxSoCFull asic chipMaster atomics state_1", false,-1);
        tracep->declBit(c+17003,"ysyxSoCFull asic chipMaster atomics allowed_1", false,-1);
        tracep->declBit(c+19303,"ysyxSoCFull asic chipMaster atomics out_1_ready", false,-1);
        tracep->declBus(c+2164,"ysyxSoCFull asic chipMaster atomics source_i_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+2165,"ysyxSoCFull asic chipMaster atomics source_i_bits_param", false,-1, 2,0);
        tracep->declBus(c+2166,"ysyxSoCFull asic chipMaster atomics source_c_bits_a_mask_sizeOH_shiftAmount", false,-1, 1,0);
        tracep->declBus(c+2167,"ysyxSoCFull asic chipMaster atomics source_c_bits_a_mask_sizeOH", false,-1, 2,0);
        tracep->declBit(c+2168,"ysyxSoCFull asic chipMaster atomics source_c_bits_a_mask_size", false,-1);
        tracep->declBit(c+2169,"ysyxSoCFull asic chipMaster atomics source_c_bits_a_mask_bit", false,-1);
        tracep->declBit(c+2170,"ysyxSoCFull asic chipMaster atomics source_c_bits_a_mask_nbit", false,-1);
        tracep->declBit(c+2171,"ysyxSoCFull asic chipMaster atomics source_c_bits_a_mask_acc", false,-1);
        tracep->declBit(c+2172,"ysyxSoCFull asic chipMaster atomics source_c_bits_a_mask_acc_1", false,-1);
        tracep->declBit(c+2173,"ysyxSoCFull asic chipMaster atomics source_c_bits_a_mask_size_1", false,-1);
        tracep->declBit(c+2174,"ysyxSoCFull asic chipMaster atomics source_c_bits_a_mask_bit_1", false,-1);
        tracep->declBit(c+2175,"ysyxSoCFull asic chipMaster atomics source_c_bits_a_mask_nbit_1", false,-1);
        tracep->declBit(c+2176,"ysyxSoCFull asic chipMaster atomics source_c_bits_a_mask_eq_2", false,-1);
        tracep->declBit(c+2177,"ysyxSoCFull asic chipMaster atomics source_c_bits_a_mask_acc_2", false,-1);
        tracep->declBit(c+2178,"ysyxSoCFull asic chipMaster atomics source_c_bits_a_mask_eq_3", false,-1);
        tracep->declBit(c+2179,"ysyxSoCFull asic chipMaster atomics source_c_bits_a_mask_acc_3", false,-1);
        tracep->declBit(c+2180,"ysyxSoCFull asic chipMaster atomics source_c_bits_a_mask_eq_4", false,-1);
        tracep->declBit(c+2181,"ysyxSoCFull asic chipMaster atomics source_c_bits_a_mask_acc_4", false,-1);
        tracep->declBit(c+2182,"ysyxSoCFull asic chipMaster atomics source_c_bits_a_mask_eq_5", false,-1);
        tracep->declBit(c+2183,"ysyxSoCFull asic chipMaster atomics source_c_bits_a_mask_acc_5", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster atomics source_c_bits_a_mask_size_2", false,-1);
        tracep->declBit(c+2184,"ysyxSoCFull asic chipMaster atomics source_c_bits_a_mask_bit_2", false,-1);
        tracep->declBit(c+2185,"ysyxSoCFull asic chipMaster atomics source_c_bits_a_mask_nbit_2", false,-1);
        tracep->declBit(c+2186,"ysyxSoCFull asic chipMaster atomics source_c_bits_a_mask_eq_6", false,-1);
        tracep->declBit(c+2187,"ysyxSoCFull asic chipMaster atomics source_c_bits_a_mask_lo_lo_lo", false,-1);
        tracep->declBit(c+2188,"ysyxSoCFull asic chipMaster atomics source_c_bits_a_mask_eq_7", false,-1);
        tracep->declBit(c+2189,"ysyxSoCFull asic chipMaster atomics source_c_bits_a_mask_lo_lo_hi", false,-1);
        tracep->declBit(c+2190,"ysyxSoCFull asic chipMaster atomics source_c_bits_a_mask_eq_8", false,-1);
        tracep->declBit(c+2191,"ysyxSoCFull asic chipMaster atomics source_c_bits_a_mask_lo_hi_lo", false,-1);
        tracep->declBit(c+2192,"ysyxSoCFull asic chipMaster atomics source_c_bits_a_mask_eq_9", false,-1);
        tracep->declBit(c+2193,"ysyxSoCFull asic chipMaster atomics source_c_bits_a_mask_lo_hi_hi", false,-1);
        tracep->declBit(c+2194,"ysyxSoCFull asic chipMaster atomics source_c_bits_a_mask_eq_10", false,-1);
        tracep->declBit(c+2195,"ysyxSoCFull asic chipMaster atomics source_c_bits_a_mask_hi_lo_lo", false,-1);
        tracep->declBit(c+2196,"ysyxSoCFull asic chipMaster atomics source_c_bits_a_mask_eq_11", false,-1);
        tracep->declBit(c+2197,"ysyxSoCFull asic chipMaster atomics source_c_bits_a_mask_hi_lo_hi", false,-1);
        tracep->declBit(c+2198,"ysyxSoCFull asic chipMaster atomics source_c_bits_a_mask_eq_12", false,-1);
        tracep->declBit(c+2199,"ysyxSoCFull asic chipMaster atomics source_c_bits_a_mask_hi_hi_lo", false,-1);
        tracep->declBit(c+2200,"ysyxSoCFull asic chipMaster atomics source_c_bits_a_mask_eq_13", false,-1);
        tracep->declBit(c+2201,"ysyxSoCFull asic chipMaster atomics source_c_bits_a_mask_hi_hi_hi", false,-1);
        tracep->declBus(c+2202,"ysyxSoCFull asic chipMaster atomics source_c_bits_a_mask", false,-1, 7,0);
        tracep->declBus(c+2203,"ysyxSoCFull asic chipMaster atomics decode", false,-1, 2,0);
        tracep->declBit(c+2204,"ysyxSoCFull asic chipMaster atomics opdata", false,-1);
        tracep->declBit(c+17004,"ysyxSoCFull asic chipMaster atomics latch", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster atomics readys_0", false,-1);
        tracep->declBit(c+1834,"ysyxSoCFull asic chipMaster atomics earlyWinner_0", false,-1);
        tracep->declBit(c+19304,"ysyxSoCFull asic chipMaster atomics earlyWinner_1", false,-1);
        tracep->declBit(c+2205,"ysyxSoCFull asic chipMaster atomics state_0", false,-1);
        tracep->declBit(c+2206,"ysyxSoCFull asic chipMaster atomics muxStateEarly_0", false,-1);
        tracep->declBit(c+19305,"ysyxSoCFull asic chipMaster atomics muxStateEarly_1", false,-1);
        tracep->declBit(c+17005,"ysyxSoCFull asic chipMaster atomics sink_ACancel_earlyValid", false,-1);
        tracep->declBit(c+2207,"ysyxSoCFull asic chipMaster atomics allowed_0", false,-1);
        tracep->declBit(c+17006,"ysyxSoCFull asic chipMaster atomics out_ready", false,-1);
        tracep->declBus(c+2208,"ysyxSoCFull asic chipMaster atomics d_first_counter", false,-1, 2,0);
        tracep->declBit(c+2209,"ysyxSoCFull asic chipMaster atomics d_first", false,-1);
        tracep->declBit(c+2210,"ysyxSoCFull asic chipMaster atomics d_ackd", false,-1);
        tracep->declBit(c+2211,"ysyxSoCFull asic chipMaster atomics d_cam_sel_raw_0", false,-1);
        tracep->declBit(c+2212,"ysyxSoCFull asic chipMaster atomics d_cam_sel_match_0", false,-1);
        tracep->declBit(c+2213,"ysyxSoCFull asic chipMaster atomics d_drop", false,-1);
        tracep->declBit(c+2214,"ysyxSoCFull asic chipMaster atomics bundleOut_0_d_ready", false,-1);
        tracep->declBus(c+2215,"ysyxSoCFull asic chipMaster atomics d_first_beats1_decode", false,-1, 2,0);
        tracep->declBit(c+2216,"ysyxSoCFull asic chipMaster atomics d_first_beats1_opdata", false,-1);
        tracep->declBus(c+2217,"ysyxSoCFull asic chipMaster atomics d_first_counter1", false,-1, 2,0);
        tracep->declBit(c+2218,"ysyxSoCFull asic chipMaster atomics d_ack", false,-1);
        tracep->declBit(c+2219,"ysyxSoCFull asic chipMaster atomics d_replace", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster atomics monitor clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster atomics monitor reset", false,-1);
        tracep->declBit(c+19300,"ysyxSoCFull asic chipMaster atomics monitor io_in_a_ready", false,-1);
        tracep->declBit(c+19150,"ysyxSoCFull asic chipMaster atomics monitor io_in_a_valid", false,-1);
        tracep->declBus(c+255,"ysyxSoCFull asic chipMaster atomics monitor io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+256,"ysyxSoCFull asic chipMaster atomics monitor io_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+257,"ysyxSoCFull asic chipMaster atomics monitor io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+258,"ysyxSoCFull asic chipMaster atomics monitor io_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+259,"ysyxSoCFull asic chipMaster atomics monitor io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+260,"ysyxSoCFull asic chipMaster atomics monitor io_in_a_bits_mask", false,-1, 7,0);
        tracep->declBit(c+136,"ysyxSoCFull asic chipMaster atomics monitor io_in_c_ready", false,-1);
        tracep->declBit(c+18114,"ysyxSoCFull asic chipMaster atomics monitor io_in_c_valid", false,-1);
        tracep->declBus(c+137,"ysyxSoCFull asic chipMaster atomics monitor io_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+138,"ysyxSoCFull asic chipMaster atomics monitor io_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+139,"ysyxSoCFull asic chipMaster atomics monitor io_in_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+140,"ysyxSoCFull asic chipMaster atomics monitor io_in_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+141,"ysyxSoCFull asic chipMaster atomics monitor io_in_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+263,"ysyxSoCFull asic chipMaster atomics monitor io_in_d_ready", false,-1);
        tracep->declBit(c+1814,"ysyxSoCFull asic chipMaster atomics monitor io_in_d_valid", false,-1);
        tracep->declBus(c+1815,"ysyxSoCFull asic chipMaster atomics monitor io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+145,"ysyxSoCFull asic chipMaster atomics monitor io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+146,"ysyxSoCFull asic chipMaster atomics monitor io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+147,"ysyxSoCFull asic chipMaster atomics monitor io_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+1816,"ysyxSoCFull asic chipMaster atomics monitor io_in_d_bits_denied", false,-1);
        tracep->declBit(c+1817,"ysyxSoCFull asic chipMaster atomics monitor io_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+150,"ysyxSoCFull asic chipMaster atomics monitor io_in_e_ready", false,-1);
        tracep->declBit(c+18115,"ysyxSoCFull asic chipMaster atomics monitor io_in_e_valid", false,-1);
        tracep->declBit(c+151,"ysyxSoCFull asic chipMaster atomics monitor io_in_e_bits_sink", false,-1);
        tracep->declBus(c+10,"ysyxSoCFull asic chipMaster atomics monitor plusarg_reader_out", false,-1, 31,0);
        tracep->declBus(c+11,"ysyxSoCFull asic chipMaster atomics monitor plusarg_reader_1_out", false,-1, 31,0);
        tracep->declBit(c+2220,"ysyxSoCFull asic chipMaster atomics monitor source_ok", false,-1);
        tracep->declBus(c+2221,"ysyxSoCFull asic chipMaster atomics monitor is_aligned_mask", false,-1, 5,0);
        tracep->declBit(c+2222,"ysyxSoCFull asic chipMaster atomics monitor is_aligned", false,-1);
        tracep->declBus(c+2223,"ysyxSoCFull asic chipMaster atomics monitor mask_sizeOH_shiftAmount", false,-1, 1,0);
        tracep->declBus(c+2224,"ysyxSoCFull asic chipMaster atomics monitor mask_sizeOH", false,-1, 2,0);
        tracep->declBit(c+2225,"ysyxSoCFull asic chipMaster atomics monitor mask_size", false,-1);
        tracep->declBit(c+2226,"ysyxSoCFull asic chipMaster atomics monitor mask_bit", false,-1);
        tracep->declBit(c+2227,"ysyxSoCFull asic chipMaster atomics monitor mask_nbit", false,-1);
        tracep->declBit(c+2228,"ysyxSoCFull asic chipMaster atomics monitor mask_acc", false,-1);
        tracep->declBit(c+2229,"ysyxSoCFull asic chipMaster atomics monitor mask_acc_1", false,-1);
        tracep->declBit(c+2230,"ysyxSoCFull asic chipMaster atomics monitor mask_size_1", false,-1);
        tracep->declBit(c+2231,"ysyxSoCFull asic chipMaster atomics monitor mask_bit_1", false,-1);
        tracep->declBit(c+2232,"ysyxSoCFull asic chipMaster atomics monitor mask_nbit_1", false,-1);
        tracep->declBit(c+2233,"ysyxSoCFull asic chipMaster atomics monitor mask_eq_2", false,-1);
        tracep->declBit(c+2234,"ysyxSoCFull asic chipMaster atomics monitor mask_acc_2", false,-1);
        tracep->declBit(c+2235,"ysyxSoCFull asic chipMaster atomics monitor mask_eq_3", false,-1);
        tracep->declBit(c+2236,"ysyxSoCFull asic chipMaster atomics monitor mask_acc_3", false,-1);
        tracep->declBit(c+2237,"ysyxSoCFull asic chipMaster atomics monitor mask_eq_4", false,-1);
        tracep->declBit(c+2238,"ysyxSoCFull asic chipMaster atomics monitor mask_acc_4", false,-1);
        tracep->declBit(c+2239,"ysyxSoCFull asic chipMaster atomics monitor mask_eq_5", false,-1);
        tracep->declBit(c+2240,"ysyxSoCFull asic chipMaster atomics monitor mask_acc_5", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster atomics monitor mask_size_2", false,-1);
        tracep->declBit(c+2241,"ysyxSoCFull asic chipMaster atomics monitor mask_bit_2", false,-1);
        tracep->declBit(c+2242,"ysyxSoCFull asic chipMaster atomics monitor mask_nbit_2", false,-1);
        tracep->declBit(c+2243,"ysyxSoCFull asic chipMaster atomics monitor mask_eq_6", false,-1);
        tracep->declBit(c+2244,"ysyxSoCFull asic chipMaster atomics monitor mask_lo_lo_lo", false,-1);
        tracep->declBit(c+2245,"ysyxSoCFull asic chipMaster atomics monitor mask_eq_7", false,-1);
        tracep->declBit(c+2246,"ysyxSoCFull asic chipMaster atomics monitor mask_lo_lo_hi", false,-1);
        tracep->declBit(c+2247,"ysyxSoCFull asic chipMaster atomics monitor mask_eq_8", false,-1);
        tracep->declBit(c+2248,"ysyxSoCFull asic chipMaster atomics monitor mask_lo_hi_lo", false,-1);
        tracep->declBit(c+2249,"ysyxSoCFull asic chipMaster atomics monitor mask_eq_9", false,-1);
        tracep->declBit(c+2250,"ysyxSoCFull asic chipMaster atomics monitor mask_lo_hi_hi", false,-1);
        tracep->declBit(c+2251,"ysyxSoCFull asic chipMaster atomics monitor mask_eq_10", false,-1);
        tracep->declBit(c+2252,"ysyxSoCFull asic chipMaster atomics monitor mask_hi_lo_lo", false,-1);
        tracep->declBit(c+2253,"ysyxSoCFull asic chipMaster atomics monitor mask_eq_11", false,-1);
        tracep->declBit(c+2254,"ysyxSoCFull asic chipMaster atomics monitor mask_hi_lo_hi", false,-1);
        tracep->declBit(c+2255,"ysyxSoCFull asic chipMaster atomics monitor mask_eq_12", false,-1);
        tracep->declBit(c+2256,"ysyxSoCFull asic chipMaster atomics monitor mask_hi_hi_lo", false,-1);
        tracep->declBit(c+2257,"ysyxSoCFull asic chipMaster atomics monitor mask_eq_13", false,-1);
        tracep->declBit(c+2258,"ysyxSoCFull asic chipMaster atomics monitor mask_hi_hi_hi", false,-1);
        tracep->declBus(c+2259,"ysyxSoCFull asic chipMaster atomics monitor mask", false,-1, 7,0);
        tracep->declBit(c+2260,"ysyxSoCFull asic chipMaster atomics monitor source_ok_1", false,-1);
        tracep->declBit(c+307,"ysyxSoCFull asic chipMaster atomics monitor source_ok_2", false,-1);
        tracep->declBus(c+308,"ysyxSoCFull asic chipMaster atomics monitor is_aligned_mask_2", false,-1, 5,0);
        tracep->declBit(c+309,"ysyxSoCFull asic chipMaster atomics monitor is_aligned_2", false,-1);
        tracep->declBit(c+310,"ysyxSoCFull asic chipMaster atomics monitor address_ok_1", false,-1);
        tracep->declBit(c+311,"ysyxSoCFull asic chipMaster atomics monitor sink_ok_1", false,-1);
        tracep->declBus(c+2203,"ysyxSoCFull asic chipMaster atomics monitor a_first_beats1_decode", false,-1, 2,0);
        tracep->declBit(c+2204,"ysyxSoCFull asic chipMaster atomics monitor a_first_beats1_opdata", false,-1);
        tracep->declBus(c+2261,"ysyxSoCFull asic chipMaster atomics monitor a_first_counter", false,-1, 2,0);
        tracep->declBus(c+2262,"ysyxSoCFull asic chipMaster atomics monitor a_first_counter1", false,-1, 2,0);
        tracep->declBit(c+2263,"ysyxSoCFull asic chipMaster atomics monitor a_first", false,-1);
        tracep->declBus(c+2264,"ysyxSoCFull asic chipMaster atomics monitor opcode", false,-1, 2,0);
        tracep->declBus(c+2265,"ysyxSoCFull asic chipMaster atomics monitor param", false,-1, 2,0);
        tracep->declBus(c+2266,"ysyxSoCFull asic chipMaster atomics monitor size", false,-1, 2,0);
        tracep->declBus(c+2267,"ysyxSoCFull asic chipMaster atomics monitor source", false,-1, 6,0);
        tracep->declBus(c+2268,"ysyxSoCFull asic chipMaster atomics monitor address", false,-1, 31,0);
        tracep->declBus(c+2215,"ysyxSoCFull asic chipMaster atomics monitor d_first_beats1_decode", false,-1, 2,0);
        tracep->declBit(c+2269,"ysyxSoCFull asic chipMaster atomics monitor d_first_beats1_opdata", false,-1);
        tracep->declBus(c+2270,"ysyxSoCFull asic chipMaster atomics monitor d_first_counter", false,-1, 2,0);
        tracep->declBus(c+2271,"ysyxSoCFull asic chipMaster atomics monitor d_first_counter1", false,-1, 2,0);
        tracep->declBit(c+2272,"ysyxSoCFull asic chipMaster atomics monitor d_first", false,-1);
        tracep->declBus(c+2273,"ysyxSoCFull asic chipMaster atomics monitor opcode_1", false,-1, 2,0);
        tracep->declBus(c+2274,"ysyxSoCFull asic chipMaster atomics monitor param_1", false,-1, 1,0);
        tracep->declBus(c+2275,"ysyxSoCFull asic chipMaster atomics monitor size_1", false,-1, 2,0);
        tracep->declBus(c+2276,"ysyxSoCFull asic chipMaster atomics monitor source_1", false,-1, 6,0);
        tracep->declBit(c+2277,"ysyxSoCFull asic chipMaster atomics monitor denied", false,-1);
        tracep->declBus(c+330,"ysyxSoCFull asic chipMaster atomics monitor c_first_beats1_decode", false,-1, 2,0);
        tracep->declBit(c+331,"ysyxSoCFull asic chipMaster atomics monitor c_first_beats1_opdata", false,-1);
        tracep->declBus(c+2278,"ysyxSoCFull asic chipMaster atomics monitor c_first_counter", false,-1, 2,0);
        tracep->declBus(c+2279,"ysyxSoCFull asic chipMaster atomics monitor c_first_counter1", false,-1, 2,0);
        tracep->declBit(c+2280,"ysyxSoCFull asic chipMaster atomics monitor c_first", false,-1);
        tracep->declBus(c+2281,"ysyxSoCFull asic chipMaster atomics monitor opcode_3", false,-1, 2,0);
        tracep->declBus(c+2282,"ysyxSoCFull asic chipMaster atomics monitor param_3", false,-1, 2,0);
        tracep->declBus(c+2283,"ysyxSoCFull asic chipMaster atomics monitor size_3", false,-1, 2,0);
        tracep->declBus(c+2284,"ysyxSoCFull asic chipMaster atomics monitor source_3", false,-1, 6,0);
        tracep->declBus(c+2285,"ysyxSoCFull asic chipMaster atomics monitor address_2", false,-1, 31,0);
        tracep->declArray(c+2286,"ysyxSoCFull asic chipMaster atomics monitor inflight", false,-1, 127,0);
        tracep->declArray(c+2290,"ysyxSoCFull asic chipMaster atomics monitor inflight_opcodes", false,-1, 511,0);
        tracep->declArray(c+2306,"ysyxSoCFull asic chipMaster atomics monitor inflight_sizes", false,-1, 511,0);
        tracep->declBus(c+2322,"ysyxSoCFull asic chipMaster atomics monitor a_first_counter_1", false,-1, 2,0);
        tracep->declBus(c+2323,"ysyxSoCFull asic chipMaster atomics monitor a_first_counter1_1", false,-1, 2,0);
        tracep->declBit(c+2324,"ysyxSoCFull asic chipMaster atomics monitor a_first_1", false,-1);
        tracep->declBus(c+2325,"ysyxSoCFull asic chipMaster atomics monitor d_first_counter_1", false,-1, 2,0);
        tracep->declBus(c+2326,"ysyxSoCFull asic chipMaster atomics monitor d_first_counter1_1", false,-1, 2,0);
        tracep->declBit(c+2327,"ysyxSoCFull asic chipMaster atomics monitor d_first_1", false,-1);
        tracep->declArray(c+19306,"ysyxSoCFull asic chipMaster atomics monitor a_set_wo_ready", false,-1, 127,0);
        tracep->declBus(c+17007,"ysyxSoCFull asic chipMaster atomics monitor a_opcodes_set_interm", false,-1, 3,0);
        tracep->declBus(c+17008,"ysyxSoCFull asic chipMaster atomics monitor a_sizes_set_interm", false,-1, 3,0);
        tracep->declArray(c+17009,"ysyxSoCFull asic chipMaster atomics monitor a_set", false,-1, 127,0);
        tracep->declArray(c+2328,"ysyxSoCFull asic chipMaster atomics monitor d_clr_wo_ready", false,-1, 127,0);
        tracep->declArray(c+2332,"ysyxSoCFull asic chipMaster atomics monitor d_clr", false,-1, 127,0);
        tracep->declBit(c+17013,"ysyxSoCFull asic chipMaster atomics monitor same_cycle_resp", false,-1);
        tracep->declBus(c+2336,"ysyxSoCFull asic chipMaster atomics monitor a_opcode_lookup", false,-1, 3,0);
        tracep->declBus(c+2337,"ysyxSoCFull asic chipMaster atomics monitor a_size_lookup", false,-1, 3,0);
        tracep->declArray(c+17014,"ysyxSoCFull asic chipMaster atomics monitor a_opcodes_set", false,-1, 511,0);
        tracep->declArray(c+2338,"ysyxSoCFull asic chipMaster atomics monitor d_opcodes_clr", false,-1, 511,0);
        tracep->declArray(c+17030,"ysyxSoCFull asic chipMaster atomics monitor a_sizes_set", false,-1, 511,0);
        tracep->declBus(c+2354,"ysyxSoCFull asic chipMaster atomics monitor watchdog", false,-1, 31,0);
        tracep->declArray(c+2355,"ysyxSoCFull asic chipMaster atomics monitor inflight_1", false,-1, 127,0);
        tracep->declArray(c+2359,"ysyxSoCFull asic chipMaster atomics monitor inflight_sizes_1", false,-1, 511,0);
        tracep->declBus(c+2375,"ysyxSoCFull asic chipMaster atomics monitor c_first_counter_1", false,-1, 2,0);
        tracep->declBus(c+2376,"ysyxSoCFull asic chipMaster atomics monitor c_first_counter1_1", false,-1, 2,0);
        tracep->declBit(c+2377,"ysyxSoCFull asic chipMaster atomics monitor c_first_1", false,-1);
        tracep->declBus(c+2378,"ysyxSoCFull asic chipMaster atomics monitor d_first_counter_2", false,-1, 2,0);
        tracep->declBus(c+2379,"ysyxSoCFull asic chipMaster atomics monitor d_first_counter1_2", false,-1, 2,0);
        tracep->declBit(c+2380,"ysyxSoCFull asic chipMaster atomics monitor d_first_2", false,-1);
        tracep->declArray(c+16399,"ysyxSoCFull asic chipMaster atomics monitor c_set_wo_ready", false,-1, 127,0);
        tracep->declBus(c+16403,"ysyxSoCFull asic chipMaster atomics monitor c_sizes_set_interm", false,-1, 3,0);
        tracep->declArray(c+16404,"ysyxSoCFull asic chipMaster atomics monitor c_set", false,-1, 127,0);
        tracep->declArray(c+2381,"ysyxSoCFull asic chipMaster atomics monitor d_clr_wo_ready_1", false,-1, 127,0);
        tracep->declArray(c+2385,"ysyxSoCFull asic chipMaster atomics monitor d_clr_1", false,-1, 127,0);
        tracep->declBit(c+16408,"ysyxSoCFull asic chipMaster atomics monitor same_cycle_resp_1", false,-1);
        tracep->declBus(c+2389,"ysyxSoCFull asic chipMaster atomics monitor c_size_lookup", false,-1, 3,0);
        tracep->declArray(c+2390,"ysyxSoCFull asic chipMaster atomics monitor d_opcodes_clr_1", false,-1, 511,0);
        tracep->declArray(c+16409,"ysyxSoCFull asic chipMaster atomics monitor c_sizes_set", false,-1, 511,0);
        tracep->declBus(c+2406,"ysyxSoCFull asic chipMaster atomics monitor watchdog_1", false,-1, 31,0);
        tracep->declBit(c+2407,"ysyxSoCFull asic chipMaster atomics monitor inflight_2", false,-1);
        tracep->declBus(c+2408,"ysyxSoCFull asic chipMaster atomics monitor d_first_counter_3", false,-1, 2,0);
        tracep->declBus(c+2409,"ysyxSoCFull asic chipMaster atomics monitor d_first_counter1_3", false,-1, 2,0);
        tracep->declBit(c+2410,"ysyxSoCFull asic chipMaster atomics monitor d_first_3", false,-1);
        tracep->declBit(c+2411,"ysyxSoCFull asic chipMaster atomics monitor d_set", false,-1);
        tracep->declBit(c+16345,"ysyxSoCFull asic chipMaster atomics monitor e_clr", false,-1);
        tracep->declArray(c+20822,"ysyxSoCFull asic chipMaster atomics monitor plusarg_reader FORMAT", false,-1, 151,0);
        tracep->declBus(c+20827,"ysyxSoCFull asic chipMaster atomics monitor plusarg_reader WIDTH", false,-1, 31,0);
        tracep->declBus(c+20828,"ysyxSoCFull asic chipMaster atomics monitor plusarg_reader DEFAULT", false,-1, 31,0);
        tracep->declBus(c+10,"ysyxSoCFull asic chipMaster atomics monitor plusarg_reader out", false,-1, 31,0);
        tracep->declBus(c+10,"ysyxSoCFull asic chipMaster atomics monitor plusarg_reader myplus", false,-1, 31,0);
        tracep->declArray(c+20822,"ysyxSoCFull asic chipMaster atomics monitor plusarg_reader_1 FORMAT", false,-1, 151,0);
        tracep->declBus(c+20827,"ysyxSoCFull asic chipMaster atomics monitor plusarg_reader_1 WIDTH", false,-1, 31,0);
        tracep->declBus(c+20828,"ysyxSoCFull asic chipMaster atomics monitor plusarg_reader_1 DEFAULT", false,-1, 31,0);
        tracep->declBus(c+11,"ysyxSoCFull asic chipMaster atomics monitor plusarg_reader_1 out", false,-1, 31,0);
        tracep->declBus(c+11,"ysyxSoCFull asic chipMaster atomics monitor plusarg_reader_1 myplus", false,-1, 31,0);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster fixer_1 clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster fixer_1 reset", false,-1);
        tracep->declBit(c+19151,"ysyxSoCFull asic chipMaster fixer_1 auto_in_a_ready", false,-1);
        tracep->declBit(c+19152,"ysyxSoCFull asic chipMaster fixer_1 auto_in_a_valid", false,-1);
        tracep->declBus(c+255,"ysyxSoCFull asic chipMaster fixer_1 auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+256,"ysyxSoCFull asic chipMaster fixer_1 auto_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+257,"ysyxSoCFull asic chipMaster fixer_1 auto_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+258,"ysyxSoCFull asic chipMaster fixer_1 auto_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+259,"ysyxSoCFull asic chipMaster fixer_1 auto_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+260,"ysyxSoCFull asic chipMaster fixer_1 auto_in_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+261,"ysyxSoCFull asic chipMaster fixer_1 auto_in_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+136,"ysyxSoCFull asic chipMaster fixer_1 auto_in_c_ready", false,-1);
        tracep->declBit(c+18114,"ysyxSoCFull asic chipMaster fixer_1 auto_in_c_valid", false,-1);
        tracep->declBus(c+137,"ysyxSoCFull asic chipMaster fixer_1 auto_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+138,"ysyxSoCFull asic chipMaster fixer_1 auto_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+139,"ysyxSoCFull asic chipMaster fixer_1 auto_in_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+140,"ysyxSoCFull asic chipMaster fixer_1 auto_in_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+141,"ysyxSoCFull asic chipMaster fixer_1 auto_in_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+263,"ysyxSoCFull asic chipMaster fixer_1 auto_in_d_ready", false,-1);
        tracep->declBit(c+264,"ysyxSoCFull asic chipMaster fixer_1 auto_in_d_valid", false,-1);
        tracep->declBus(c+265,"ysyxSoCFull asic chipMaster fixer_1 auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+145,"ysyxSoCFull asic chipMaster fixer_1 auto_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+146,"ysyxSoCFull asic chipMaster fixer_1 auto_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+147,"ysyxSoCFull asic chipMaster fixer_1 auto_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+266,"ysyxSoCFull asic chipMaster fixer_1 auto_in_d_bits_denied", false,-1);
        tracep->declQuad(c+267,"ysyxSoCFull asic chipMaster fixer_1 auto_in_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+269,"ysyxSoCFull asic chipMaster fixer_1 auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+150,"ysyxSoCFull asic chipMaster fixer_1 auto_in_e_ready", false,-1);
        tracep->declBit(c+18115,"ysyxSoCFull asic chipMaster fixer_1 auto_in_e_valid", false,-1);
        tracep->declBit(c+151,"ysyxSoCFull asic chipMaster fixer_1 auto_in_e_bits_sink", false,-1);
        tracep->declBit(c+19149,"ysyxSoCFull asic chipMaster fixer_1 auto_out_a_ready", false,-1);
        tracep->declBit(c+19150,"ysyxSoCFull asic chipMaster fixer_1 auto_out_a_valid", false,-1);
        tracep->declBus(c+255,"ysyxSoCFull asic chipMaster fixer_1 auto_out_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+256,"ysyxSoCFull asic chipMaster fixer_1 auto_out_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+257,"ysyxSoCFull asic chipMaster fixer_1 auto_out_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+258,"ysyxSoCFull asic chipMaster fixer_1 auto_out_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+259,"ysyxSoCFull asic chipMaster fixer_1 auto_out_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+260,"ysyxSoCFull asic chipMaster fixer_1 auto_out_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+261,"ysyxSoCFull asic chipMaster fixer_1 auto_out_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+136,"ysyxSoCFull asic chipMaster fixer_1 auto_out_c_ready", false,-1);
        tracep->declBit(c+18114,"ysyxSoCFull asic chipMaster fixer_1 auto_out_c_valid", false,-1);
        tracep->declBus(c+137,"ysyxSoCFull asic chipMaster fixer_1 auto_out_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+138,"ysyxSoCFull asic chipMaster fixer_1 auto_out_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+139,"ysyxSoCFull asic chipMaster fixer_1 auto_out_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+140,"ysyxSoCFull asic chipMaster fixer_1 auto_out_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+141,"ysyxSoCFull asic chipMaster fixer_1 auto_out_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+263,"ysyxSoCFull asic chipMaster fixer_1 auto_out_d_ready", false,-1);
        tracep->declBit(c+264,"ysyxSoCFull asic chipMaster fixer_1 auto_out_d_valid", false,-1);
        tracep->declBus(c+265,"ysyxSoCFull asic chipMaster fixer_1 auto_out_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+145,"ysyxSoCFull asic chipMaster fixer_1 auto_out_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+146,"ysyxSoCFull asic chipMaster fixer_1 auto_out_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+147,"ysyxSoCFull asic chipMaster fixer_1 auto_out_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+266,"ysyxSoCFull asic chipMaster fixer_1 auto_out_d_bits_denied", false,-1);
        tracep->declQuad(c+267,"ysyxSoCFull asic chipMaster fixer_1 auto_out_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+269,"ysyxSoCFull asic chipMaster fixer_1 auto_out_d_bits_corrupt", false,-1);
        tracep->declBit(c+150,"ysyxSoCFull asic chipMaster fixer_1 auto_out_e_ready", false,-1);
        tracep->declBit(c+18115,"ysyxSoCFull asic chipMaster fixer_1 auto_out_e_valid", false,-1);
        tracep->declBit(c+151,"ysyxSoCFull asic chipMaster fixer_1 auto_out_e_bits_sink", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster fixer_1 monitor_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster fixer_1 monitor_reset", false,-1);
        tracep->declBit(c+19310,"ysyxSoCFull asic chipMaster fixer_1 monitor_io_in_a_ready", false,-1);
        tracep->declBit(c+19152,"ysyxSoCFull asic chipMaster fixer_1 monitor_io_in_a_valid", false,-1);
        tracep->declBus(c+255,"ysyxSoCFull asic chipMaster fixer_1 monitor_io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+256,"ysyxSoCFull asic chipMaster fixer_1 monitor_io_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+257,"ysyxSoCFull asic chipMaster fixer_1 monitor_io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+258,"ysyxSoCFull asic chipMaster fixer_1 monitor_io_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+259,"ysyxSoCFull asic chipMaster fixer_1 monitor_io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+260,"ysyxSoCFull asic chipMaster fixer_1 monitor_io_in_a_bits_mask", false,-1, 7,0);
        tracep->declBit(c+136,"ysyxSoCFull asic chipMaster fixer_1 monitor_io_in_c_ready", false,-1);
        tracep->declBit(c+18114,"ysyxSoCFull asic chipMaster fixer_1 monitor_io_in_c_valid", false,-1);
        tracep->declBus(c+137,"ysyxSoCFull asic chipMaster fixer_1 monitor_io_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+138,"ysyxSoCFull asic chipMaster fixer_1 monitor_io_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+139,"ysyxSoCFull asic chipMaster fixer_1 monitor_io_in_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+140,"ysyxSoCFull asic chipMaster fixer_1 monitor_io_in_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+141,"ysyxSoCFull asic chipMaster fixer_1 monitor_io_in_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+263,"ysyxSoCFull asic chipMaster fixer_1 monitor_io_in_d_ready", false,-1);
        tracep->declBit(c+264,"ysyxSoCFull asic chipMaster fixer_1 monitor_io_in_d_valid", false,-1);
        tracep->declBus(c+265,"ysyxSoCFull asic chipMaster fixer_1 monitor_io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+145,"ysyxSoCFull asic chipMaster fixer_1 monitor_io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+146,"ysyxSoCFull asic chipMaster fixer_1 monitor_io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+147,"ysyxSoCFull asic chipMaster fixer_1 monitor_io_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+266,"ysyxSoCFull asic chipMaster fixer_1 monitor_io_in_d_bits_denied", false,-1);
        tracep->declBit(c+269,"ysyxSoCFull asic chipMaster fixer_1 monitor_io_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+150,"ysyxSoCFull asic chipMaster fixer_1 monitor_io_in_e_ready", false,-1);
        tracep->declBit(c+18115,"ysyxSoCFull asic chipMaster fixer_1 monitor_io_in_e_valid", false,-1);
        tracep->declBit(c+151,"ysyxSoCFull asic chipMaster fixer_1 monitor_io_in_e_bits_sink", false,-1);
        tracep->declBus(c+2412,"ysyxSoCFull asic chipMaster fixer_1 a_id", false,-1, 1,0);
        tracep->declBit(c+2413,"ysyxSoCFull asic chipMaster fixer_1 a_noDomain", false,-1);
        tracep->declBit(c+2414,"ysyxSoCFull asic chipMaster fixer_1 stalls_a_sel", false,-1);
        tracep->declBus(c+2415,"ysyxSoCFull asic chipMaster fixer_1 a_first_counter", false,-1, 2,0);
        tracep->declBit(c+2416,"ysyxSoCFull asic chipMaster fixer_1 a_first", false,-1);
        tracep->declBit(c+2417,"ysyxSoCFull asic chipMaster fixer_1 flight_16", false,-1);
        tracep->declBit(c+2418,"ysyxSoCFull asic chipMaster fixer_1 flight_17", false,-1);
        tracep->declBit(c+2419,"ysyxSoCFull asic chipMaster fixer_1 flight_18", false,-1);
        tracep->declBit(c+2420,"ysyxSoCFull asic chipMaster fixer_1 flight_19", false,-1);
        tracep->declBit(c+2421,"ysyxSoCFull asic chipMaster fixer_1 flight_20", false,-1);
        tracep->declBit(c+2422,"ysyxSoCFull asic chipMaster fixer_1 flight_21", false,-1);
        tracep->declBit(c+2423,"ysyxSoCFull asic chipMaster fixer_1 flight_22", false,-1);
        tracep->declBit(c+2424,"ysyxSoCFull asic chipMaster fixer_1 flight_23", false,-1);
        tracep->declBit(c+2425,"ysyxSoCFull asic chipMaster fixer_1 flight_24", false,-1);
        tracep->declBit(c+2426,"ysyxSoCFull asic chipMaster fixer_1 flight_25", false,-1);
        tracep->declBit(c+2427,"ysyxSoCFull asic chipMaster fixer_1 flight_26", false,-1);
        tracep->declBit(c+2428,"ysyxSoCFull asic chipMaster fixer_1 flight_27", false,-1);
        tracep->declBit(c+2429,"ysyxSoCFull asic chipMaster fixer_1 flight_28", false,-1);
        tracep->declBit(c+2430,"ysyxSoCFull asic chipMaster fixer_1 flight_29", false,-1);
        tracep->declBit(c+2431,"ysyxSoCFull asic chipMaster fixer_1 flight_30", false,-1);
        tracep->declBit(c+2432,"ysyxSoCFull asic chipMaster fixer_1 flight_31", false,-1);
        tracep->declBus(c+2433,"ysyxSoCFull asic chipMaster fixer_1 stalls_id", false,-1, 1,0);
        tracep->declBit(c+2434,"ysyxSoCFull asic chipMaster fixer_1 stalls_0", false,-1);
        tracep->declBit(c+2435,"ysyxSoCFull asic chipMaster fixer_1 stalls_a_sel_1", false,-1);
        tracep->declBit(c+2436,"ysyxSoCFull asic chipMaster fixer_1 flight_32", false,-1);
        tracep->declBit(c+2437,"ysyxSoCFull asic chipMaster fixer_1 flight_33", false,-1);
        tracep->declBit(c+2438,"ysyxSoCFull asic chipMaster fixer_1 flight_34", false,-1);
        tracep->declBit(c+2439,"ysyxSoCFull asic chipMaster fixer_1 flight_35", false,-1);
        tracep->declBit(c+2440,"ysyxSoCFull asic chipMaster fixer_1 flight_36", false,-1);
        tracep->declBit(c+2441,"ysyxSoCFull asic chipMaster fixer_1 flight_37", false,-1);
        tracep->declBit(c+2442,"ysyxSoCFull asic chipMaster fixer_1 flight_38", false,-1);
        tracep->declBit(c+2443,"ysyxSoCFull asic chipMaster fixer_1 flight_39", false,-1);
        tracep->declBit(c+2444,"ysyxSoCFull asic chipMaster fixer_1 flight_40", false,-1);
        tracep->declBit(c+2445,"ysyxSoCFull asic chipMaster fixer_1 flight_41", false,-1);
        tracep->declBit(c+2446,"ysyxSoCFull asic chipMaster fixer_1 flight_42", false,-1);
        tracep->declBit(c+2447,"ysyxSoCFull asic chipMaster fixer_1 flight_43", false,-1);
        tracep->declBit(c+2448,"ysyxSoCFull asic chipMaster fixer_1 flight_44", false,-1);
        tracep->declBit(c+2449,"ysyxSoCFull asic chipMaster fixer_1 flight_45", false,-1);
        tracep->declBit(c+2450,"ysyxSoCFull asic chipMaster fixer_1 flight_46", false,-1);
        tracep->declBit(c+2451,"ysyxSoCFull asic chipMaster fixer_1 flight_47", false,-1);
        tracep->declBus(c+2452,"ysyxSoCFull asic chipMaster fixer_1 stalls_id_1", false,-1, 1,0);
        tracep->declBit(c+2453,"ysyxSoCFull asic chipMaster fixer_1 stalls_1", false,-1);
        tracep->declBit(c+2454,"ysyxSoCFull asic chipMaster fixer_1 stalls_a_sel_2", false,-1);
        tracep->declBit(c+2455,"ysyxSoCFull asic chipMaster fixer_1 flight_48", false,-1);
        tracep->declBit(c+2456,"ysyxSoCFull asic chipMaster fixer_1 flight_49", false,-1);
        tracep->declBit(c+2457,"ysyxSoCFull asic chipMaster fixer_1 flight_50", false,-1);
        tracep->declBit(c+2458,"ysyxSoCFull asic chipMaster fixer_1 flight_51", false,-1);
        tracep->declBit(c+2459,"ysyxSoCFull asic chipMaster fixer_1 flight_52", false,-1);
        tracep->declBit(c+2460,"ysyxSoCFull asic chipMaster fixer_1 flight_53", false,-1);
        tracep->declBit(c+2461,"ysyxSoCFull asic chipMaster fixer_1 flight_54", false,-1);
        tracep->declBit(c+2462,"ysyxSoCFull asic chipMaster fixer_1 flight_55", false,-1);
        tracep->declBit(c+2463,"ysyxSoCFull asic chipMaster fixer_1 flight_56", false,-1);
        tracep->declBit(c+2464,"ysyxSoCFull asic chipMaster fixer_1 flight_57", false,-1);
        tracep->declBit(c+2465,"ysyxSoCFull asic chipMaster fixer_1 flight_58", false,-1);
        tracep->declBit(c+2466,"ysyxSoCFull asic chipMaster fixer_1 flight_59", false,-1);
        tracep->declBit(c+2467,"ysyxSoCFull asic chipMaster fixer_1 flight_60", false,-1);
        tracep->declBit(c+2468,"ysyxSoCFull asic chipMaster fixer_1 flight_61", false,-1);
        tracep->declBit(c+2469,"ysyxSoCFull asic chipMaster fixer_1 flight_62", false,-1);
        tracep->declBit(c+2470,"ysyxSoCFull asic chipMaster fixer_1 flight_63", false,-1);
        tracep->declBus(c+2471,"ysyxSoCFull asic chipMaster fixer_1 stalls_id_2", false,-1, 1,0);
        tracep->declBit(c+2472,"ysyxSoCFull asic chipMaster fixer_1 stalls_2", false,-1);
        tracep->declBit(c+2473,"ysyxSoCFull asic chipMaster fixer_1 stalls_a_sel_3", false,-1);
        tracep->declBit(c+2474,"ysyxSoCFull asic chipMaster fixer_1 flight_64", false,-1);
        tracep->declBit(c+2475,"ysyxSoCFull asic chipMaster fixer_1 flight_65", false,-1);
        tracep->declBit(c+2476,"ysyxSoCFull asic chipMaster fixer_1 flight_66", false,-1);
        tracep->declBit(c+2477,"ysyxSoCFull asic chipMaster fixer_1 flight_67", false,-1);
        tracep->declBit(c+2478,"ysyxSoCFull asic chipMaster fixer_1 flight_68", false,-1);
        tracep->declBit(c+2479,"ysyxSoCFull asic chipMaster fixer_1 flight_69", false,-1);
        tracep->declBit(c+2480,"ysyxSoCFull asic chipMaster fixer_1 flight_70", false,-1);
        tracep->declBit(c+2481,"ysyxSoCFull asic chipMaster fixer_1 flight_71", false,-1);
        tracep->declBit(c+2482,"ysyxSoCFull asic chipMaster fixer_1 flight_72", false,-1);
        tracep->declBit(c+2483,"ysyxSoCFull asic chipMaster fixer_1 flight_73", false,-1);
        tracep->declBit(c+2484,"ysyxSoCFull asic chipMaster fixer_1 flight_74", false,-1);
        tracep->declBit(c+2485,"ysyxSoCFull asic chipMaster fixer_1 flight_75", false,-1);
        tracep->declBit(c+2486,"ysyxSoCFull asic chipMaster fixer_1 flight_76", false,-1);
        tracep->declBit(c+2487,"ysyxSoCFull asic chipMaster fixer_1 flight_77", false,-1);
        tracep->declBit(c+2488,"ysyxSoCFull asic chipMaster fixer_1 flight_78", false,-1);
        tracep->declBit(c+2489,"ysyxSoCFull asic chipMaster fixer_1 flight_79", false,-1);
        tracep->declBus(c+2490,"ysyxSoCFull asic chipMaster fixer_1 stalls_id_3", false,-1, 1,0);
        tracep->declBit(c+2491,"ysyxSoCFull asic chipMaster fixer_1 stalls_3", false,-1);
        tracep->declBit(c+2492,"ysyxSoCFull asic chipMaster fixer_1 stalls_a_sel_4", false,-1);
        tracep->declBit(c+2493,"ysyxSoCFull asic chipMaster fixer_1 flight_80", false,-1);
        tracep->declBit(c+2494,"ysyxSoCFull asic chipMaster fixer_1 flight_81", false,-1);
        tracep->declBit(c+2495,"ysyxSoCFull asic chipMaster fixer_1 flight_82", false,-1);
        tracep->declBit(c+2496,"ysyxSoCFull asic chipMaster fixer_1 flight_83", false,-1);
        tracep->declBit(c+2497,"ysyxSoCFull asic chipMaster fixer_1 flight_84", false,-1);
        tracep->declBit(c+2498,"ysyxSoCFull asic chipMaster fixer_1 flight_85", false,-1);
        tracep->declBit(c+2499,"ysyxSoCFull asic chipMaster fixer_1 flight_86", false,-1);
        tracep->declBit(c+2500,"ysyxSoCFull asic chipMaster fixer_1 flight_87", false,-1);
        tracep->declBit(c+2501,"ysyxSoCFull asic chipMaster fixer_1 flight_88", false,-1);
        tracep->declBit(c+2502,"ysyxSoCFull asic chipMaster fixer_1 flight_89", false,-1);
        tracep->declBit(c+2503,"ysyxSoCFull asic chipMaster fixer_1 flight_90", false,-1);
        tracep->declBit(c+2504,"ysyxSoCFull asic chipMaster fixer_1 flight_91", false,-1);
        tracep->declBit(c+2505,"ysyxSoCFull asic chipMaster fixer_1 flight_92", false,-1);
        tracep->declBit(c+2506,"ysyxSoCFull asic chipMaster fixer_1 flight_93", false,-1);
        tracep->declBit(c+2507,"ysyxSoCFull asic chipMaster fixer_1 flight_94", false,-1);
        tracep->declBit(c+2508,"ysyxSoCFull asic chipMaster fixer_1 flight_95", false,-1);
        tracep->declBus(c+2509,"ysyxSoCFull asic chipMaster fixer_1 stalls_id_4", false,-1, 1,0);
        tracep->declBit(c+2510,"ysyxSoCFull asic chipMaster fixer_1 stalls_4", false,-1);
        tracep->declBit(c+2511,"ysyxSoCFull asic chipMaster fixer_1 stalls_a_sel_5", false,-1);
        tracep->declBit(c+2512,"ysyxSoCFull asic chipMaster fixer_1 flight_96", false,-1);
        tracep->declBit(c+2513,"ysyxSoCFull asic chipMaster fixer_1 flight_97", false,-1);
        tracep->declBit(c+2514,"ysyxSoCFull asic chipMaster fixer_1 flight_98", false,-1);
        tracep->declBit(c+2515,"ysyxSoCFull asic chipMaster fixer_1 flight_99", false,-1);
        tracep->declBit(c+2516,"ysyxSoCFull asic chipMaster fixer_1 flight_100", false,-1);
        tracep->declBit(c+2517,"ysyxSoCFull asic chipMaster fixer_1 flight_101", false,-1);
        tracep->declBit(c+2518,"ysyxSoCFull asic chipMaster fixer_1 flight_102", false,-1);
        tracep->declBit(c+2519,"ysyxSoCFull asic chipMaster fixer_1 flight_103", false,-1);
        tracep->declBit(c+2520,"ysyxSoCFull asic chipMaster fixer_1 flight_104", false,-1);
        tracep->declBit(c+2521,"ysyxSoCFull asic chipMaster fixer_1 flight_105", false,-1);
        tracep->declBit(c+2522,"ysyxSoCFull asic chipMaster fixer_1 flight_106", false,-1);
        tracep->declBit(c+2523,"ysyxSoCFull asic chipMaster fixer_1 flight_107", false,-1);
        tracep->declBit(c+2524,"ysyxSoCFull asic chipMaster fixer_1 flight_108", false,-1);
        tracep->declBit(c+2525,"ysyxSoCFull asic chipMaster fixer_1 flight_109", false,-1);
        tracep->declBit(c+2526,"ysyxSoCFull asic chipMaster fixer_1 flight_110", false,-1);
        tracep->declBit(c+2527,"ysyxSoCFull asic chipMaster fixer_1 flight_111", false,-1);
        tracep->declBus(c+2528,"ysyxSoCFull asic chipMaster fixer_1 stalls_id_5", false,-1, 1,0);
        tracep->declBit(c+2529,"ysyxSoCFull asic chipMaster fixer_1 stalls_5", false,-1);
        tracep->declBit(c+2530,"ysyxSoCFull asic chipMaster fixer_1 stalls_a_sel_6", false,-1);
        tracep->declBit(c+2531,"ysyxSoCFull asic chipMaster fixer_1 flight_112", false,-1);
        tracep->declBit(c+2532,"ysyxSoCFull asic chipMaster fixer_1 flight_113", false,-1);
        tracep->declBit(c+2533,"ysyxSoCFull asic chipMaster fixer_1 flight_114", false,-1);
        tracep->declBit(c+2534,"ysyxSoCFull asic chipMaster fixer_1 flight_115", false,-1);
        tracep->declBit(c+2535,"ysyxSoCFull asic chipMaster fixer_1 flight_116", false,-1);
        tracep->declBit(c+2536,"ysyxSoCFull asic chipMaster fixer_1 flight_117", false,-1);
        tracep->declBit(c+2537,"ysyxSoCFull asic chipMaster fixer_1 flight_118", false,-1);
        tracep->declBit(c+2538,"ysyxSoCFull asic chipMaster fixer_1 flight_119", false,-1);
        tracep->declBit(c+2539,"ysyxSoCFull asic chipMaster fixer_1 flight_120", false,-1);
        tracep->declBit(c+2540,"ysyxSoCFull asic chipMaster fixer_1 flight_121", false,-1);
        tracep->declBit(c+2541,"ysyxSoCFull asic chipMaster fixer_1 flight_122", false,-1);
        tracep->declBit(c+2542,"ysyxSoCFull asic chipMaster fixer_1 flight_123", false,-1);
        tracep->declBit(c+2543,"ysyxSoCFull asic chipMaster fixer_1 flight_124", false,-1);
        tracep->declBit(c+2544,"ysyxSoCFull asic chipMaster fixer_1 flight_125", false,-1);
        tracep->declBit(c+2545,"ysyxSoCFull asic chipMaster fixer_1 flight_126", false,-1);
        tracep->declBit(c+2546,"ysyxSoCFull asic chipMaster fixer_1 flight_127", false,-1);
        tracep->declBus(c+2547,"ysyxSoCFull asic chipMaster fixer_1 stalls_id_6", false,-1, 1,0);
        tracep->declBit(c+2548,"ysyxSoCFull asic chipMaster fixer_1 stalls_6", false,-1);
        tracep->declBit(c+2549,"ysyxSoCFull asic chipMaster fixer_1 stall", false,-1);
        tracep->declBit(c+17046,"ysyxSoCFull asic chipMaster fixer_1 bundleIn_0_a_ready", false,-1);
        tracep->declBus(c+2203,"ysyxSoCFull asic chipMaster fixer_1 a_first_beats1_decode", false,-1, 2,0);
        tracep->declBit(c+2204,"ysyxSoCFull asic chipMaster fixer_1 a_first_beats1_opdata", false,-1);
        tracep->declBus(c+2550,"ysyxSoCFull asic chipMaster fixer_1 a_first_counter1", false,-1, 2,0);
        tracep->declBus(c+2215,"ysyxSoCFull asic chipMaster fixer_1 d_first_beats1_decode", false,-1, 2,0);
        tracep->declBit(c+2551,"ysyxSoCFull asic chipMaster fixer_1 d_first_beats1_opdata", false,-1);
        tracep->declBus(c+2552,"ysyxSoCFull asic chipMaster fixer_1 d_first_counter", false,-1, 2,0);
        tracep->declBus(c+2553,"ysyxSoCFull asic chipMaster fixer_1 d_first_counter1", false,-1, 2,0);
        tracep->declBit(c+2554,"ysyxSoCFull asic chipMaster fixer_1 d_first_first", false,-1);
        tracep->declBit(c+2555,"ysyxSoCFull asic chipMaster fixer_1 d_first", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster fixer_1 monitor clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster fixer_1 monitor reset", false,-1);
        tracep->declBit(c+19310,"ysyxSoCFull asic chipMaster fixer_1 monitor io_in_a_ready", false,-1);
        tracep->declBit(c+19152,"ysyxSoCFull asic chipMaster fixer_1 monitor io_in_a_valid", false,-1);
        tracep->declBus(c+255,"ysyxSoCFull asic chipMaster fixer_1 monitor io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+256,"ysyxSoCFull asic chipMaster fixer_1 monitor io_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+257,"ysyxSoCFull asic chipMaster fixer_1 monitor io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+258,"ysyxSoCFull asic chipMaster fixer_1 monitor io_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+259,"ysyxSoCFull asic chipMaster fixer_1 monitor io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+260,"ysyxSoCFull asic chipMaster fixer_1 monitor io_in_a_bits_mask", false,-1, 7,0);
        tracep->declBit(c+136,"ysyxSoCFull asic chipMaster fixer_1 monitor io_in_c_ready", false,-1);
        tracep->declBit(c+18114,"ysyxSoCFull asic chipMaster fixer_1 monitor io_in_c_valid", false,-1);
        tracep->declBus(c+137,"ysyxSoCFull asic chipMaster fixer_1 monitor io_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+138,"ysyxSoCFull asic chipMaster fixer_1 monitor io_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+139,"ysyxSoCFull asic chipMaster fixer_1 monitor io_in_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+140,"ysyxSoCFull asic chipMaster fixer_1 monitor io_in_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+141,"ysyxSoCFull asic chipMaster fixer_1 monitor io_in_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+263,"ysyxSoCFull asic chipMaster fixer_1 monitor io_in_d_ready", false,-1);
        tracep->declBit(c+264,"ysyxSoCFull asic chipMaster fixer_1 monitor io_in_d_valid", false,-1);
        tracep->declBus(c+265,"ysyxSoCFull asic chipMaster fixer_1 monitor io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+145,"ysyxSoCFull asic chipMaster fixer_1 monitor io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+146,"ysyxSoCFull asic chipMaster fixer_1 monitor io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+147,"ysyxSoCFull asic chipMaster fixer_1 monitor io_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+266,"ysyxSoCFull asic chipMaster fixer_1 monitor io_in_d_bits_denied", false,-1);
        tracep->declBit(c+269,"ysyxSoCFull asic chipMaster fixer_1 monitor io_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+150,"ysyxSoCFull asic chipMaster fixer_1 monitor io_in_e_ready", false,-1);
        tracep->declBit(c+18115,"ysyxSoCFull asic chipMaster fixer_1 monitor io_in_e_valid", false,-1);
        tracep->declBit(c+151,"ysyxSoCFull asic chipMaster fixer_1 monitor io_in_e_bits_sink", false,-1);
        tracep->declBus(c+12,"ysyxSoCFull asic chipMaster fixer_1 monitor plusarg_reader_out", false,-1, 31,0);
        tracep->declBus(c+13,"ysyxSoCFull asic chipMaster fixer_1 monitor plusarg_reader_1_out", false,-1, 31,0);
        tracep->declBit(c+2556,"ysyxSoCFull asic chipMaster fixer_1 monitor source_ok", false,-1);
        tracep->declBus(c+2221,"ysyxSoCFull asic chipMaster fixer_1 monitor is_aligned_mask", false,-1, 5,0);
        tracep->declBit(c+2222,"ysyxSoCFull asic chipMaster fixer_1 monitor is_aligned", false,-1);
        tracep->declBus(c+2223,"ysyxSoCFull asic chipMaster fixer_1 monitor mask_sizeOH_shiftAmount", false,-1, 1,0);
        tracep->declBus(c+2224,"ysyxSoCFull asic chipMaster fixer_1 monitor mask_sizeOH", false,-1, 2,0);
        tracep->declBit(c+2225,"ysyxSoCFull asic chipMaster fixer_1 monitor mask_size", false,-1);
        tracep->declBit(c+2226,"ysyxSoCFull asic chipMaster fixer_1 monitor mask_bit", false,-1);
        tracep->declBit(c+2227,"ysyxSoCFull asic chipMaster fixer_1 monitor mask_nbit", false,-1);
        tracep->declBit(c+2557,"ysyxSoCFull asic chipMaster fixer_1 monitor mask_acc", false,-1);
        tracep->declBit(c+2558,"ysyxSoCFull asic chipMaster fixer_1 monitor mask_acc_1", false,-1);
        tracep->declBit(c+2230,"ysyxSoCFull asic chipMaster fixer_1 monitor mask_size_1", false,-1);
        tracep->declBit(c+2231,"ysyxSoCFull asic chipMaster fixer_1 monitor mask_bit_1", false,-1);
        tracep->declBit(c+2232,"ysyxSoCFull asic chipMaster fixer_1 monitor mask_nbit_1", false,-1);
        tracep->declBit(c+2559,"ysyxSoCFull asic chipMaster fixer_1 monitor mask_eq_2", false,-1);
        tracep->declBit(c+2560,"ysyxSoCFull asic chipMaster fixer_1 monitor mask_acc_2", false,-1);
        tracep->declBit(c+2561,"ysyxSoCFull asic chipMaster fixer_1 monitor mask_eq_3", false,-1);
        tracep->declBit(c+2562,"ysyxSoCFull asic chipMaster fixer_1 monitor mask_acc_3", false,-1);
        tracep->declBit(c+2563,"ysyxSoCFull asic chipMaster fixer_1 monitor mask_eq_4", false,-1);
        tracep->declBit(c+2564,"ysyxSoCFull asic chipMaster fixer_1 monitor mask_acc_4", false,-1);
        tracep->declBit(c+2565,"ysyxSoCFull asic chipMaster fixer_1 monitor mask_eq_5", false,-1);
        tracep->declBit(c+2566,"ysyxSoCFull asic chipMaster fixer_1 monitor mask_acc_5", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster fixer_1 monitor mask_size_2", false,-1);
        tracep->declBit(c+2241,"ysyxSoCFull asic chipMaster fixer_1 monitor mask_bit_2", false,-1);
        tracep->declBit(c+2242,"ysyxSoCFull asic chipMaster fixer_1 monitor mask_nbit_2", false,-1);
        tracep->declBit(c+2567,"ysyxSoCFull asic chipMaster fixer_1 monitor mask_eq_6", false,-1);
        tracep->declBit(c+2568,"ysyxSoCFull asic chipMaster fixer_1 monitor mask_lo_lo_lo", false,-1);
        tracep->declBit(c+2569,"ysyxSoCFull asic chipMaster fixer_1 monitor mask_eq_7", false,-1);
        tracep->declBit(c+2570,"ysyxSoCFull asic chipMaster fixer_1 monitor mask_lo_lo_hi", false,-1);
        tracep->declBit(c+2571,"ysyxSoCFull asic chipMaster fixer_1 monitor mask_eq_8", false,-1);
        tracep->declBit(c+2572,"ysyxSoCFull asic chipMaster fixer_1 monitor mask_lo_hi_lo", false,-1);
        tracep->declBit(c+2573,"ysyxSoCFull asic chipMaster fixer_1 monitor mask_eq_9", false,-1);
        tracep->declBit(c+2574,"ysyxSoCFull asic chipMaster fixer_1 monitor mask_lo_hi_hi", false,-1);
        tracep->declBit(c+2575,"ysyxSoCFull asic chipMaster fixer_1 monitor mask_eq_10", false,-1);
        tracep->declBit(c+2576,"ysyxSoCFull asic chipMaster fixer_1 monitor mask_hi_lo_lo", false,-1);
        tracep->declBit(c+2577,"ysyxSoCFull asic chipMaster fixer_1 monitor mask_eq_11", false,-1);
        tracep->declBit(c+2578,"ysyxSoCFull asic chipMaster fixer_1 monitor mask_hi_lo_hi", false,-1);
        tracep->declBit(c+2579,"ysyxSoCFull asic chipMaster fixer_1 monitor mask_eq_12", false,-1);
        tracep->declBit(c+2580,"ysyxSoCFull asic chipMaster fixer_1 monitor mask_hi_hi_lo", false,-1);
        tracep->declBit(c+2581,"ysyxSoCFull asic chipMaster fixer_1 monitor mask_eq_13", false,-1);
        tracep->declBit(c+2582,"ysyxSoCFull asic chipMaster fixer_1 monitor mask_hi_hi_hi", false,-1);
        tracep->declBus(c+2583,"ysyxSoCFull asic chipMaster fixer_1 monitor mask", false,-1, 7,0);
        tracep->declBit(c+2260,"ysyxSoCFull asic chipMaster fixer_1 monitor source_ok_1", false,-1);
        tracep->declBit(c+307,"ysyxSoCFull asic chipMaster fixer_1 monitor source_ok_2", false,-1);
        tracep->declBus(c+308,"ysyxSoCFull asic chipMaster fixer_1 monitor is_aligned_mask_2", false,-1, 5,0);
        tracep->declBit(c+309,"ysyxSoCFull asic chipMaster fixer_1 monitor is_aligned_2", false,-1);
        tracep->declBit(c+310,"ysyxSoCFull asic chipMaster fixer_1 monitor address_ok_1", false,-1);
        tracep->declBit(c+311,"ysyxSoCFull asic chipMaster fixer_1 monitor sink_ok_1", false,-1);
        tracep->declBus(c+2203,"ysyxSoCFull asic chipMaster fixer_1 monitor a_first_beats1_decode", false,-1, 2,0);
        tracep->declBit(c+2204,"ysyxSoCFull asic chipMaster fixer_1 monitor a_first_beats1_opdata", false,-1);
        tracep->declBus(c+2584,"ysyxSoCFull asic chipMaster fixer_1 monitor a_first_counter", false,-1, 2,0);
        tracep->declBus(c+2585,"ysyxSoCFull asic chipMaster fixer_1 monitor a_first_counter1", false,-1, 2,0);
        tracep->declBit(c+2586,"ysyxSoCFull asic chipMaster fixer_1 monitor a_first", false,-1);
        tracep->declBus(c+2587,"ysyxSoCFull asic chipMaster fixer_1 monitor opcode", false,-1, 2,0);
        tracep->declBus(c+2588,"ysyxSoCFull asic chipMaster fixer_1 monitor param", false,-1, 2,0);
        tracep->declBus(c+2589,"ysyxSoCFull asic chipMaster fixer_1 monitor size", false,-1, 2,0);
        tracep->declBus(c+2590,"ysyxSoCFull asic chipMaster fixer_1 monitor source", false,-1, 6,0);
        tracep->declBus(c+2591,"ysyxSoCFull asic chipMaster fixer_1 monitor address", false,-1, 31,0);
        tracep->declBus(c+2215,"ysyxSoCFull asic chipMaster fixer_1 monitor d_first_beats1_decode", false,-1, 2,0);
        tracep->declBit(c+2551,"ysyxSoCFull asic chipMaster fixer_1 monitor d_first_beats1_opdata", false,-1);
        tracep->declBus(c+2592,"ysyxSoCFull asic chipMaster fixer_1 monitor d_first_counter", false,-1, 2,0);
        tracep->declBus(c+2593,"ysyxSoCFull asic chipMaster fixer_1 monitor d_first_counter1", false,-1, 2,0);
        tracep->declBit(c+2594,"ysyxSoCFull asic chipMaster fixer_1 monitor d_first", false,-1);
        tracep->declBus(c+2595,"ysyxSoCFull asic chipMaster fixer_1 monitor opcode_1", false,-1, 2,0);
        tracep->declBus(c+2596,"ysyxSoCFull asic chipMaster fixer_1 monitor param_1", false,-1, 1,0);
        tracep->declBus(c+2597,"ysyxSoCFull asic chipMaster fixer_1 monitor size_1", false,-1, 2,0);
        tracep->declBus(c+2598,"ysyxSoCFull asic chipMaster fixer_1 monitor source_1", false,-1, 6,0);
        tracep->declBit(c+2599,"ysyxSoCFull asic chipMaster fixer_1 monitor denied", false,-1);
        tracep->declBus(c+330,"ysyxSoCFull asic chipMaster fixer_1 monitor c_first_beats1_decode", false,-1, 2,0);
        tracep->declBit(c+331,"ysyxSoCFull asic chipMaster fixer_1 monitor c_first_beats1_opdata", false,-1);
        tracep->declBus(c+2600,"ysyxSoCFull asic chipMaster fixer_1 monitor c_first_counter", false,-1, 2,0);
        tracep->declBus(c+2601,"ysyxSoCFull asic chipMaster fixer_1 monitor c_first_counter1", false,-1, 2,0);
        tracep->declBit(c+2602,"ysyxSoCFull asic chipMaster fixer_1 monitor c_first", false,-1);
        tracep->declBus(c+2603,"ysyxSoCFull asic chipMaster fixer_1 monitor opcode_3", false,-1, 2,0);
        tracep->declBus(c+2604,"ysyxSoCFull asic chipMaster fixer_1 monitor param_3", false,-1, 2,0);
        tracep->declBus(c+2605,"ysyxSoCFull asic chipMaster fixer_1 monitor size_3", false,-1, 2,0);
        tracep->declBus(c+2606,"ysyxSoCFull asic chipMaster fixer_1 monitor source_3", false,-1, 6,0);
        tracep->declBus(c+2607,"ysyxSoCFull asic chipMaster fixer_1 monitor address_2", false,-1, 31,0);
        tracep->declArray(c+2608,"ysyxSoCFull asic chipMaster fixer_1 monitor inflight", false,-1, 127,0);
        tracep->declArray(c+2612,"ysyxSoCFull asic chipMaster fixer_1 monitor inflight_opcodes", false,-1, 511,0);
        tracep->declArray(c+2628,"ysyxSoCFull asic chipMaster fixer_1 monitor inflight_sizes", false,-1, 511,0);
        tracep->declBus(c+2644,"ysyxSoCFull asic chipMaster fixer_1 monitor a_first_counter_1", false,-1, 2,0);
        tracep->declBus(c+2645,"ysyxSoCFull asic chipMaster fixer_1 monitor a_first_counter1_1", false,-1, 2,0);
        tracep->declBit(c+2646,"ysyxSoCFull asic chipMaster fixer_1 monitor a_first_1", false,-1);
        tracep->declBus(c+2647,"ysyxSoCFull asic chipMaster fixer_1 monitor d_first_counter_1", false,-1, 2,0);
        tracep->declBus(c+2648,"ysyxSoCFull asic chipMaster fixer_1 monitor d_first_counter1_1", false,-1, 2,0);
        tracep->declBit(c+2649,"ysyxSoCFull asic chipMaster fixer_1 monitor d_first_1", false,-1);
        tracep->declArray(c+19311,"ysyxSoCFull asic chipMaster fixer_1 monitor a_set_wo_ready", false,-1, 127,0);
        tracep->declBus(c+17047,"ysyxSoCFull asic chipMaster fixer_1 monitor a_opcodes_set_interm", false,-1, 3,0);
        tracep->declBus(c+17048,"ysyxSoCFull asic chipMaster fixer_1 monitor a_sizes_set_interm", false,-1, 3,0);
        tracep->declArray(c+17049,"ysyxSoCFull asic chipMaster fixer_1 monitor a_set", false,-1, 127,0);
        tracep->declArray(c+2650,"ysyxSoCFull asic chipMaster fixer_1 monitor d_clr_wo_ready", false,-1, 127,0);
        tracep->declArray(c+2654,"ysyxSoCFull asic chipMaster fixer_1 monitor d_clr", false,-1, 127,0);
        tracep->declBit(c+17053,"ysyxSoCFull asic chipMaster fixer_1 monitor same_cycle_resp", false,-1);
        tracep->declBus(c+2658,"ysyxSoCFull asic chipMaster fixer_1 monitor a_opcode_lookup", false,-1, 3,0);
        tracep->declBus(c+2659,"ysyxSoCFull asic chipMaster fixer_1 monitor a_size_lookup", false,-1, 3,0);
        tracep->declArray(c+17054,"ysyxSoCFull asic chipMaster fixer_1 monitor a_opcodes_set", false,-1, 511,0);
        tracep->declArray(c+2660,"ysyxSoCFull asic chipMaster fixer_1 monitor d_opcodes_clr", false,-1, 511,0);
        tracep->declArray(c+17070,"ysyxSoCFull asic chipMaster fixer_1 monitor a_sizes_set", false,-1, 511,0);
        tracep->declBus(c+2676,"ysyxSoCFull asic chipMaster fixer_1 monitor watchdog", false,-1, 31,0);
        tracep->declArray(c+2677,"ysyxSoCFull asic chipMaster fixer_1 monitor inflight_1", false,-1, 127,0);
        tracep->declArray(c+2681,"ysyxSoCFull asic chipMaster fixer_1 monitor inflight_sizes_1", false,-1, 511,0);
        tracep->declBus(c+2697,"ysyxSoCFull asic chipMaster fixer_1 monitor c_first_counter_1", false,-1, 2,0);
        tracep->declBus(c+2698,"ysyxSoCFull asic chipMaster fixer_1 monitor c_first_counter1_1", false,-1, 2,0);
        tracep->declBit(c+2699,"ysyxSoCFull asic chipMaster fixer_1 monitor c_first_1", false,-1);
        tracep->declBus(c+2700,"ysyxSoCFull asic chipMaster fixer_1 monitor d_first_counter_2", false,-1, 2,0);
        tracep->declBus(c+2701,"ysyxSoCFull asic chipMaster fixer_1 monitor d_first_counter1_2", false,-1, 2,0);
        tracep->declBit(c+2702,"ysyxSoCFull asic chipMaster fixer_1 monitor d_first_2", false,-1);
        tracep->declArray(c+16425,"ysyxSoCFull asic chipMaster fixer_1 monitor c_set_wo_ready", false,-1, 127,0);
        tracep->declBus(c+16429,"ysyxSoCFull asic chipMaster fixer_1 monitor c_sizes_set_interm", false,-1, 3,0);
        tracep->declArray(c+16430,"ysyxSoCFull asic chipMaster fixer_1 monitor c_set", false,-1, 127,0);
        tracep->declArray(c+2703,"ysyxSoCFull asic chipMaster fixer_1 monitor d_clr_wo_ready_1", false,-1, 127,0);
        tracep->declArray(c+2707,"ysyxSoCFull asic chipMaster fixer_1 monitor d_clr_1", false,-1, 127,0);
        tracep->declBit(c+16434,"ysyxSoCFull asic chipMaster fixer_1 monitor same_cycle_resp_1", false,-1);
        tracep->declBus(c+2711,"ysyxSoCFull asic chipMaster fixer_1 monitor c_size_lookup", false,-1, 3,0);
        tracep->declArray(c+2712,"ysyxSoCFull asic chipMaster fixer_1 monitor d_opcodes_clr_1", false,-1, 511,0);
        tracep->declArray(c+16435,"ysyxSoCFull asic chipMaster fixer_1 monitor c_sizes_set", false,-1, 511,0);
        tracep->declBus(c+2728,"ysyxSoCFull asic chipMaster fixer_1 monitor watchdog_1", false,-1, 31,0);
        tracep->declBit(c+2729,"ysyxSoCFull asic chipMaster fixer_1 monitor inflight_2", false,-1);
        tracep->declBus(c+2730,"ysyxSoCFull asic chipMaster fixer_1 monitor d_first_counter_3", false,-1, 2,0);
        tracep->declBus(c+2731,"ysyxSoCFull asic chipMaster fixer_1 monitor d_first_counter1_3", false,-1, 2,0);
        tracep->declBit(c+2732,"ysyxSoCFull asic chipMaster fixer_1 monitor d_first_3", false,-1);
        tracep->declBit(c+2733,"ysyxSoCFull asic chipMaster fixer_1 monitor d_set", false,-1);
        tracep->declBit(c+16345,"ysyxSoCFull asic chipMaster fixer_1 monitor e_clr", false,-1);
        tracep->declArray(c+20822,"ysyxSoCFull asic chipMaster fixer_1 monitor plusarg_reader FORMAT", false,-1, 151,0);
        tracep->declBus(c+20827,"ysyxSoCFull asic chipMaster fixer_1 monitor plusarg_reader WIDTH", false,-1, 31,0);
        tracep->declBus(c+20828,"ysyxSoCFull asic chipMaster fixer_1 monitor plusarg_reader DEFAULT", false,-1, 31,0);
        tracep->declBus(c+12,"ysyxSoCFull asic chipMaster fixer_1 monitor plusarg_reader out", false,-1, 31,0);
        tracep->declBus(c+12,"ysyxSoCFull asic chipMaster fixer_1 monitor plusarg_reader myplus", false,-1, 31,0);
        tracep->declArray(c+20822,"ysyxSoCFull asic chipMaster fixer_1 monitor plusarg_reader_1 FORMAT", false,-1, 151,0);
        tracep->declBus(c+20827,"ysyxSoCFull asic chipMaster fixer_1 monitor plusarg_reader_1 WIDTH", false,-1, 31,0);
        tracep->declBus(c+20828,"ysyxSoCFull asic chipMaster fixer_1 monitor plusarg_reader_1 DEFAULT", false,-1, 31,0);
        tracep->declBus(c+13,"ysyxSoCFull asic chipMaster fixer_1 monitor plusarg_reader_1 out", false,-1, 31,0);
        tracep->declBus(c+13,"ysyxSoCFull asic chipMaster fixer_1 monitor plusarg_reader_1 myplus", false,-1, 31,0);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster hints clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster hints reset", false,-1);
        tracep->declBit(c+19153,"ysyxSoCFull asic chipMaster hints auto_in_a_ready", false,-1);
        tracep->declBit(c+19154,"ysyxSoCFull asic chipMaster hints auto_in_a_valid", false,-1);
        tracep->declBus(c+185,"ysyxSoCFull asic chipMaster hints auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+186,"ysyxSoCFull asic chipMaster hints auto_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+187,"ysyxSoCFull asic chipMaster hints auto_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+188,"ysyxSoCFull asic chipMaster hints auto_in_a_bits_source", false,-1, 5,0);
        tracep->declBus(c+189,"ysyxSoCFull asic chipMaster hints auto_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+270,"ysyxSoCFull asic chipMaster hints auto_in_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+261,"ysyxSoCFull asic chipMaster hints auto_in_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+136,"ysyxSoCFull asic chipMaster hints auto_in_c_ready", false,-1);
        tracep->declBit(c+18114,"ysyxSoCFull asic chipMaster hints auto_in_c_valid", false,-1);
        tracep->declBus(c+137,"ysyxSoCFull asic chipMaster hints auto_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+138,"ysyxSoCFull asic chipMaster hints auto_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+139,"ysyxSoCFull asic chipMaster hints auto_in_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+193,"ysyxSoCFull asic chipMaster hints auto_in_c_bits_source", false,-1, 5,0);
        tracep->declBus(c+141,"ysyxSoCFull asic chipMaster hints auto_in_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+263,"ysyxSoCFull asic chipMaster hints auto_in_d_ready", false,-1);
        tracep->declBit(c+264,"ysyxSoCFull asic chipMaster hints auto_in_d_valid", false,-1);
        tracep->declBus(c+271,"ysyxSoCFull asic chipMaster hints auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+145,"ysyxSoCFull asic chipMaster hints auto_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+146,"ysyxSoCFull asic chipMaster hints auto_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+272,"ysyxSoCFull asic chipMaster hints auto_in_d_bits_source", false,-1, 5,0);
        tracep->declBit(c+266,"ysyxSoCFull asic chipMaster hints auto_in_d_bits_denied", false,-1);
        tracep->declQuad(c+267,"ysyxSoCFull asic chipMaster hints auto_in_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+269,"ysyxSoCFull asic chipMaster hints auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+150,"ysyxSoCFull asic chipMaster hints auto_in_e_ready", false,-1);
        tracep->declBit(c+18115,"ysyxSoCFull asic chipMaster hints auto_in_e_valid", false,-1);
        tracep->declBit(c+151,"ysyxSoCFull asic chipMaster hints auto_in_e_bits_sink", false,-1);
        tracep->declBit(c+19151,"ysyxSoCFull asic chipMaster hints auto_out_a_ready", false,-1);
        tracep->declBit(c+19152,"ysyxSoCFull asic chipMaster hints auto_out_a_valid", false,-1);
        tracep->declBus(c+255,"ysyxSoCFull asic chipMaster hints auto_out_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+256,"ysyxSoCFull asic chipMaster hints auto_out_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+257,"ysyxSoCFull asic chipMaster hints auto_out_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+258,"ysyxSoCFull asic chipMaster hints auto_out_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+259,"ysyxSoCFull asic chipMaster hints auto_out_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+260,"ysyxSoCFull asic chipMaster hints auto_out_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+261,"ysyxSoCFull asic chipMaster hints auto_out_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+136,"ysyxSoCFull asic chipMaster hints auto_out_c_ready", false,-1);
        tracep->declBit(c+18114,"ysyxSoCFull asic chipMaster hints auto_out_c_valid", false,-1);
        tracep->declBus(c+137,"ysyxSoCFull asic chipMaster hints auto_out_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+138,"ysyxSoCFull asic chipMaster hints auto_out_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+139,"ysyxSoCFull asic chipMaster hints auto_out_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+140,"ysyxSoCFull asic chipMaster hints auto_out_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+141,"ysyxSoCFull asic chipMaster hints auto_out_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+263,"ysyxSoCFull asic chipMaster hints auto_out_d_ready", false,-1);
        tracep->declBit(c+264,"ysyxSoCFull asic chipMaster hints auto_out_d_valid", false,-1);
        tracep->declBus(c+265,"ysyxSoCFull asic chipMaster hints auto_out_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+145,"ysyxSoCFull asic chipMaster hints auto_out_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+146,"ysyxSoCFull asic chipMaster hints auto_out_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+147,"ysyxSoCFull asic chipMaster hints auto_out_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+266,"ysyxSoCFull asic chipMaster hints auto_out_d_bits_denied", false,-1);
        tracep->declQuad(c+267,"ysyxSoCFull asic chipMaster hints auto_out_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+269,"ysyxSoCFull asic chipMaster hints auto_out_d_bits_corrupt", false,-1);
        tracep->declBit(c+150,"ysyxSoCFull asic chipMaster hints auto_out_e_ready", false,-1);
        tracep->declBit(c+18115,"ysyxSoCFull asic chipMaster hints auto_out_e_valid", false,-1);
        tracep->declBit(c+151,"ysyxSoCFull asic chipMaster hints auto_out_e_bits_sink", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster hints monitor_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster hints monitor_reset", false,-1);
        tracep->declBit(c+19153,"ysyxSoCFull asic chipMaster hints monitor_io_in_a_ready", false,-1);
        tracep->declBit(c+19154,"ysyxSoCFull asic chipMaster hints monitor_io_in_a_valid", false,-1);
        tracep->declBus(c+185,"ysyxSoCFull asic chipMaster hints monitor_io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+186,"ysyxSoCFull asic chipMaster hints monitor_io_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+187,"ysyxSoCFull asic chipMaster hints monitor_io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+188,"ysyxSoCFull asic chipMaster hints monitor_io_in_a_bits_source", false,-1, 5,0);
        tracep->declBus(c+189,"ysyxSoCFull asic chipMaster hints monitor_io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+270,"ysyxSoCFull asic chipMaster hints monitor_io_in_a_bits_mask", false,-1, 7,0);
        tracep->declBit(c+136,"ysyxSoCFull asic chipMaster hints monitor_io_in_c_ready", false,-1);
        tracep->declBit(c+18114,"ysyxSoCFull asic chipMaster hints monitor_io_in_c_valid", false,-1);
        tracep->declBus(c+137,"ysyxSoCFull asic chipMaster hints monitor_io_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+138,"ysyxSoCFull asic chipMaster hints monitor_io_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+139,"ysyxSoCFull asic chipMaster hints monitor_io_in_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+193,"ysyxSoCFull asic chipMaster hints monitor_io_in_c_bits_source", false,-1, 5,0);
        tracep->declBus(c+141,"ysyxSoCFull asic chipMaster hints monitor_io_in_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+263,"ysyxSoCFull asic chipMaster hints monitor_io_in_d_ready", false,-1);
        tracep->declBit(c+264,"ysyxSoCFull asic chipMaster hints monitor_io_in_d_valid", false,-1);
        tracep->declBus(c+2734,"ysyxSoCFull asic chipMaster hints monitor_io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+145,"ysyxSoCFull asic chipMaster hints monitor_io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+146,"ysyxSoCFull asic chipMaster hints monitor_io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+272,"ysyxSoCFull asic chipMaster hints monitor_io_in_d_bits_source", false,-1, 5,0);
        tracep->declBit(c+266,"ysyxSoCFull asic chipMaster hints monitor_io_in_d_bits_denied", false,-1);
        tracep->declBit(c+269,"ysyxSoCFull asic chipMaster hints monitor_io_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+150,"ysyxSoCFull asic chipMaster hints monitor_io_in_e_ready", false,-1);
        tracep->declBit(c+18115,"ysyxSoCFull asic chipMaster hints monitor_io_in_e_valid", false,-1);
        tracep->declBit(c+151,"ysyxSoCFull asic chipMaster hints monitor_io_in_e_bits_sink", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster hints a_repeater_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster hints a_repeater_reset", false,-1);
        tracep->declBit(c+2735,"ysyxSoCFull asic chipMaster hints a_repeater_io_repeat", false,-1);
        tracep->declBit(c+2736,"ysyxSoCFull asic chipMaster hints a_repeater_io_full", false,-1);
        tracep->declBit(c+19153,"ysyxSoCFull asic chipMaster hints a_repeater_io_enq_ready", false,-1);
        tracep->declBit(c+19154,"ysyxSoCFull asic chipMaster hints a_repeater_io_enq_valid", false,-1);
        tracep->declBus(c+187,"ysyxSoCFull asic chipMaster hints a_repeater_io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+188,"ysyxSoCFull asic chipMaster hints a_repeater_io_enq_bits_source", false,-1, 5,0);
        tracep->declBus(c+189,"ysyxSoCFull asic chipMaster hints a_repeater_io_enq_bits_address", false,-1, 31,0);
        tracep->declBit(c+19151,"ysyxSoCFull asic chipMaster hints a_repeater_io_deq_ready", false,-1);
        tracep->declBit(c+19152,"ysyxSoCFull asic chipMaster hints a_repeater_io_deq_valid", false,-1);
        tracep->declBus(c+257,"ysyxSoCFull asic chipMaster hints a_repeater_io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+2737,"ysyxSoCFull asic chipMaster hints a_repeater_io_deq_bits_source", false,-1, 5,0);
        tracep->declBus(c+259,"ysyxSoCFull asic chipMaster hints a_repeater_io_deq_bits_address", false,-1, 31,0);
        tracep->declBit(c+2738,"ysyxSoCFull asic chipMaster hints isHint", false,-1);
        tracep->declBit(c+2739,"ysyxSoCFull asic chipMaster hints helpPP", false,-1);
        tracep->declBit(c+19152,"ysyxSoCFull asic chipMaster hints a_valid", false,-1);
        tracep->declBus(c+257,"ysyxSoCFull asic chipMaster hints a_bits_size", false,-1, 2,0);
        tracep->declBus(c+2203,"ysyxSoCFull asic chipMaster hints a_repeater_io_repeat_beats1_decode", false,-1, 2,0);
        tracep->declBit(c+2740,"ysyxSoCFull asic chipMaster hints mapPP", false,-1);
        tracep->declBus(c+2741,"ysyxSoCFull asic chipMaster hints bundleOut_0_a_bits_opcode", false,-1, 2,0);
        tracep->declBit(c+2742,"ysyxSoCFull asic chipMaster hints a_repeater_io_repeat_beats1_opdata", false,-1);
        tracep->declBus(c+2743,"ysyxSoCFull asic chipMaster hints a_repeater_io_repeat_beats1", false,-1, 2,0);
        tracep->declBus(c+2744,"ysyxSoCFull asic chipMaster hints a_repeater_io_repeat_counter", false,-1, 2,0);
        tracep->declBus(c+2745,"ysyxSoCFull asic chipMaster hints a_repeater_io_repeat_counter1", false,-1, 2,0);
        tracep->declBit(c+2746,"ysyxSoCFull asic chipMaster hints a_repeater_io_repeat_first", false,-1);
        tracep->declBit(c+2747,"ysyxSoCFull asic chipMaster hints a_repeater_io_repeat_last", false,-1);
        tracep->declBus(c+2737,"ysyxSoCFull asic chipMaster hints a_bits_source", false,-1, 5,0);
        tracep->declBit(c+2748,"ysyxSoCFull asic chipMaster hints transform", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster hints monitor clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster hints monitor reset", false,-1);
        tracep->declBit(c+19153,"ysyxSoCFull asic chipMaster hints monitor io_in_a_ready", false,-1);
        tracep->declBit(c+19154,"ysyxSoCFull asic chipMaster hints monitor io_in_a_valid", false,-1);
        tracep->declBus(c+185,"ysyxSoCFull asic chipMaster hints monitor io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+186,"ysyxSoCFull asic chipMaster hints monitor io_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+187,"ysyxSoCFull asic chipMaster hints monitor io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+188,"ysyxSoCFull asic chipMaster hints monitor io_in_a_bits_source", false,-1, 5,0);
        tracep->declBus(c+189,"ysyxSoCFull asic chipMaster hints monitor io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+270,"ysyxSoCFull asic chipMaster hints monitor io_in_a_bits_mask", false,-1, 7,0);
        tracep->declBit(c+136,"ysyxSoCFull asic chipMaster hints monitor io_in_c_ready", false,-1);
        tracep->declBit(c+18114,"ysyxSoCFull asic chipMaster hints monitor io_in_c_valid", false,-1);
        tracep->declBus(c+137,"ysyxSoCFull asic chipMaster hints monitor io_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+138,"ysyxSoCFull asic chipMaster hints monitor io_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+139,"ysyxSoCFull asic chipMaster hints monitor io_in_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+193,"ysyxSoCFull asic chipMaster hints monitor io_in_c_bits_source", false,-1, 5,0);
        tracep->declBus(c+141,"ysyxSoCFull asic chipMaster hints monitor io_in_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+263,"ysyxSoCFull asic chipMaster hints monitor io_in_d_ready", false,-1);
        tracep->declBit(c+264,"ysyxSoCFull asic chipMaster hints monitor io_in_d_valid", false,-1);
        tracep->declBus(c+2734,"ysyxSoCFull asic chipMaster hints monitor io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+145,"ysyxSoCFull asic chipMaster hints monitor io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+146,"ysyxSoCFull asic chipMaster hints monitor io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+272,"ysyxSoCFull asic chipMaster hints monitor io_in_d_bits_source", false,-1, 5,0);
        tracep->declBit(c+266,"ysyxSoCFull asic chipMaster hints monitor io_in_d_bits_denied", false,-1);
        tracep->declBit(c+269,"ysyxSoCFull asic chipMaster hints monitor io_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+150,"ysyxSoCFull asic chipMaster hints monitor io_in_e_ready", false,-1);
        tracep->declBit(c+18115,"ysyxSoCFull asic chipMaster hints monitor io_in_e_valid", false,-1);
        tracep->declBit(c+151,"ysyxSoCFull asic chipMaster hints monitor io_in_e_bits_sink", false,-1);
        tracep->declBus(c+14,"ysyxSoCFull asic chipMaster hints monitor plusarg_reader_out", false,-1, 31,0);
        tracep->declBus(c+15,"ysyxSoCFull asic chipMaster hints monitor plusarg_reader_1_out", false,-1, 31,0);
        tracep->declBit(c+2749,"ysyxSoCFull asic chipMaster hints monitor source_ok", false,-1);
        tracep->declBus(c+2750,"ysyxSoCFull asic chipMaster hints monitor is_aligned_mask", false,-1, 5,0);
        tracep->declBit(c+2751,"ysyxSoCFull asic chipMaster hints monitor is_aligned", false,-1);
        tracep->declBus(c+2752,"ysyxSoCFull asic chipMaster hints monitor mask_sizeOH_shiftAmount", false,-1, 1,0);
        tracep->declBus(c+2753,"ysyxSoCFull asic chipMaster hints monitor mask_sizeOH", false,-1, 2,0);
        tracep->declBit(c+2754,"ysyxSoCFull asic chipMaster hints monitor mask_size", false,-1);
        tracep->declBit(c+2755,"ysyxSoCFull asic chipMaster hints monitor mask_bit", false,-1);
        tracep->declBit(c+2756,"ysyxSoCFull asic chipMaster hints monitor mask_nbit", false,-1);
        tracep->declBit(c+2757,"ysyxSoCFull asic chipMaster hints monitor mask_acc", false,-1);
        tracep->declBit(c+2758,"ysyxSoCFull asic chipMaster hints monitor mask_acc_1", false,-1);
        tracep->declBit(c+2759,"ysyxSoCFull asic chipMaster hints monitor mask_size_1", false,-1);
        tracep->declBit(c+2760,"ysyxSoCFull asic chipMaster hints monitor mask_bit_1", false,-1);
        tracep->declBit(c+2761,"ysyxSoCFull asic chipMaster hints monitor mask_nbit_1", false,-1);
        tracep->declBit(c+2762,"ysyxSoCFull asic chipMaster hints monitor mask_eq_2", false,-1);
        tracep->declBit(c+2763,"ysyxSoCFull asic chipMaster hints monitor mask_acc_2", false,-1);
        tracep->declBit(c+2764,"ysyxSoCFull asic chipMaster hints monitor mask_eq_3", false,-1);
        tracep->declBit(c+2765,"ysyxSoCFull asic chipMaster hints monitor mask_acc_3", false,-1);
        tracep->declBit(c+2766,"ysyxSoCFull asic chipMaster hints monitor mask_eq_4", false,-1);
        tracep->declBit(c+2767,"ysyxSoCFull asic chipMaster hints monitor mask_acc_4", false,-1);
        tracep->declBit(c+2768,"ysyxSoCFull asic chipMaster hints monitor mask_eq_5", false,-1);
        tracep->declBit(c+2769,"ysyxSoCFull asic chipMaster hints monitor mask_acc_5", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster hints monitor mask_size_2", false,-1);
        tracep->declBit(c+2770,"ysyxSoCFull asic chipMaster hints monitor mask_bit_2", false,-1);
        tracep->declBit(c+2771,"ysyxSoCFull asic chipMaster hints monitor mask_nbit_2", false,-1);
        tracep->declBit(c+2772,"ysyxSoCFull asic chipMaster hints monitor mask_eq_6", false,-1);
        tracep->declBit(c+2773,"ysyxSoCFull asic chipMaster hints monitor mask_lo_lo_lo", false,-1);
        tracep->declBit(c+2774,"ysyxSoCFull asic chipMaster hints monitor mask_eq_7", false,-1);
        tracep->declBit(c+2775,"ysyxSoCFull asic chipMaster hints monitor mask_lo_lo_hi", false,-1);
        tracep->declBit(c+2776,"ysyxSoCFull asic chipMaster hints monitor mask_eq_8", false,-1);
        tracep->declBit(c+2777,"ysyxSoCFull asic chipMaster hints monitor mask_lo_hi_lo", false,-1);
        tracep->declBit(c+2778,"ysyxSoCFull asic chipMaster hints monitor mask_eq_9", false,-1);
        tracep->declBit(c+2779,"ysyxSoCFull asic chipMaster hints monitor mask_lo_hi_hi", false,-1);
        tracep->declBit(c+2780,"ysyxSoCFull asic chipMaster hints monitor mask_eq_10", false,-1);
        tracep->declBit(c+2781,"ysyxSoCFull asic chipMaster hints monitor mask_hi_lo_lo", false,-1);
        tracep->declBit(c+2782,"ysyxSoCFull asic chipMaster hints monitor mask_eq_11", false,-1);
        tracep->declBit(c+2783,"ysyxSoCFull asic chipMaster hints monitor mask_hi_lo_hi", false,-1);
        tracep->declBit(c+2784,"ysyxSoCFull asic chipMaster hints monitor mask_eq_12", false,-1);
        tracep->declBit(c+2785,"ysyxSoCFull asic chipMaster hints monitor mask_hi_hi_lo", false,-1);
        tracep->declBit(c+2786,"ysyxSoCFull asic chipMaster hints monitor mask_eq_13", false,-1);
        tracep->declBit(c+2787,"ysyxSoCFull asic chipMaster hints monitor mask_hi_hi_hi", false,-1);
        tracep->declBus(c+2788,"ysyxSoCFull asic chipMaster hints monitor mask", false,-1, 7,0);
        tracep->declBit(c+2789,"ysyxSoCFull asic chipMaster hints monitor source_ok_1", false,-1);
        tracep->declBit(c+2790,"ysyxSoCFull asic chipMaster hints monitor source_ok_2", false,-1);
        tracep->declBus(c+308,"ysyxSoCFull asic chipMaster hints monitor is_aligned_mask_2", false,-1, 5,0);
        tracep->declBit(c+309,"ysyxSoCFull asic chipMaster hints monitor is_aligned_2", false,-1);
        tracep->declBit(c+310,"ysyxSoCFull asic chipMaster hints monitor address_ok_1", false,-1);
        tracep->declBit(c+311,"ysyxSoCFull asic chipMaster hints monitor sink_ok_1", false,-1);
        tracep->declBus(c+2791,"ysyxSoCFull asic chipMaster hints monitor a_first_beats1_decode", false,-1, 2,0);
        tracep->declBit(c+2792,"ysyxSoCFull asic chipMaster hints monitor a_first_beats1_opdata", false,-1);
        tracep->declBus(c+2793,"ysyxSoCFull asic chipMaster hints monitor a_first_counter", false,-1, 2,0);
        tracep->declBus(c+2794,"ysyxSoCFull asic chipMaster hints monitor a_first_counter1", false,-1, 2,0);
        tracep->declBit(c+2795,"ysyxSoCFull asic chipMaster hints monitor a_first", false,-1);
        tracep->declBus(c+2796,"ysyxSoCFull asic chipMaster hints monitor opcode", false,-1, 2,0);
        tracep->declBus(c+2797,"ysyxSoCFull asic chipMaster hints monitor param", false,-1, 2,0);
        tracep->declBus(c+2798,"ysyxSoCFull asic chipMaster hints monitor size", false,-1, 2,0);
        tracep->declBus(c+2799,"ysyxSoCFull asic chipMaster hints monitor source", false,-1, 5,0);
        tracep->declBus(c+2800,"ysyxSoCFull asic chipMaster hints monitor address", false,-1, 31,0);
        tracep->declBus(c+2215,"ysyxSoCFull asic chipMaster hints monitor d_first_beats1_decode", false,-1, 2,0);
        tracep->declBit(c+2801,"ysyxSoCFull asic chipMaster hints monitor d_first_beats1_opdata", false,-1);
        tracep->declBus(c+2802,"ysyxSoCFull asic chipMaster hints monitor d_first_counter", false,-1, 2,0);
        tracep->declBus(c+2803,"ysyxSoCFull asic chipMaster hints monitor d_first_counter1", false,-1, 2,0);
        tracep->declBit(c+2804,"ysyxSoCFull asic chipMaster hints monitor d_first", false,-1);
        tracep->declBus(c+2805,"ysyxSoCFull asic chipMaster hints monitor opcode_1", false,-1, 2,0);
        tracep->declBus(c+2806,"ysyxSoCFull asic chipMaster hints monitor param_1", false,-1, 1,0);
        tracep->declBus(c+2807,"ysyxSoCFull asic chipMaster hints monitor size_1", false,-1, 2,0);
        tracep->declBus(c+2808,"ysyxSoCFull asic chipMaster hints monitor source_1", false,-1, 5,0);
        tracep->declBit(c+2809,"ysyxSoCFull asic chipMaster hints monitor denied", false,-1);
        tracep->declBus(c+330,"ysyxSoCFull asic chipMaster hints monitor c_first_beats1_decode", false,-1, 2,0);
        tracep->declBit(c+331,"ysyxSoCFull asic chipMaster hints monitor c_first_beats1_opdata", false,-1);
        tracep->declBus(c+2810,"ysyxSoCFull asic chipMaster hints monitor c_first_counter", false,-1, 2,0);
        tracep->declBus(c+2811,"ysyxSoCFull asic chipMaster hints monitor c_first_counter1", false,-1, 2,0);
        tracep->declBit(c+2812,"ysyxSoCFull asic chipMaster hints monitor c_first", false,-1);
        tracep->declBus(c+2813,"ysyxSoCFull asic chipMaster hints monitor opcode_3", false,-1, 2,0);
        tracep->declBus(c+2814,"ysyxSoCFull asic chipMaster hints monitor param_3", false,-1, 2,0);
        tracep->declBus(c+2815,"ysyxSoCFull asic chipMaster hints monitor size_3", false,-1, 2,0);
        tracep->declBus(c+2816,"ysyxSoCFull asic chipMaster hints monitor source_3", false,-1, 5,0);
        tracep->declBus(c+2817,"ysyxSoCFull asic chipMaster hints monitor address_2", false,-1, 31,0);
        tracep->declQuad(c+2818,"ysyxSoCFull asic chipMaster hints monitor inflight", false,-1, 63,0);
        tracep->declArray(c+2820,"ysyxSoCFull asic chipMaster hints monitor inflight_opcodes", false,-1, 255,0);
        tracep->declArray(c+2828,"ysyxSoCFull asic chipMaster hints monitor inflight_sizes", false,-1, 255,0);
        tracep->declBus(c+2836,"ysyxSoCFull asic chipMaster hints monitor a_first_counter_1", false,-1, 2,0);
        tracep->declBus(c+2837,"ysyxSoCFull asic chipMaster hints monitor a_first_counter1_1", false,-1, 2,0);
        tracep->declBit(c+2838,"ysyxSoCFull asic chipMaster hints monitor a_first_1", false,-1);
        tracep->declBus(c+2839,"ysyxSoCFull asic chipMaster hints monitor d_first_counter_1", false,-1, 2,0);
        tracep->declBus(c+2840,"ysyxSoCFull asic chipMaster hints monitor d_first_counter1_1", false,-1, 2,0);
        tracep->declBit(c+2841,"ysyxSoCFull asic chipMaster hints monitor d_first_1", false,-1);
        tracep->declQuad(c+19315,"ysyxSoCFull asic chipMaster hints monitor a_set_wo_ready", false,-1, 63,0);
        tracep->declBus(c+17086,"ysyxSoCFull asic chipMaster hints monitor a_opcodes_set_interm", false,-1, 3,0);
        tracep->declBus(c+17087,"ysyxSoCFull asic chipMaster hints monitor a_sizes_set_interm", false,-1, 3,0);
        tracep->declQuad(c+17088,"ysyxSoCFull asic chipMaster hints monitor a_set", false,-1, 63,0);
        tracep->declQuad(c+2842,"ysyxSoCFull asic chipMaster hints monitor d_clr_wo_ready", false,-1, 63,0);
        tracep->declQuad(c+2844,"ysyxSoCFull asic chipMaster hints monitor d_clr", false,-1, 63,0);
        tracep->declBit(c+17090,"ysyxSoCFull asic chipMaster hints monitor same_cycle_resp", false,-1);
        tracep->declBus(c+2846,"ysyxSoCFull asic chipMaster hints monitor a_opcode_lookup", false,-1, 3,0);
        tracep->declBus(c+2847,"ysyxSoCFull asic chipMaster hints monitor a_size_lookup", false,-1, 3,0);
        tracep->declArray(c+17091,"ysyxSoCFull asic chipMaster hints monitor a_opcodes_set", false,-1, 255,0);
        tracep->declArray(c+2848,"ysyxSoCFull asic chipMaster hints monitor d_opcodes_clr", false,-1, 255,0);
        tracep->declArray(c+17099,"ysyxSoCFull asic chipMaster hints monitor a_sizes_set", false,-1, 255,0);
        tracep->declBus(c+2856,"ysyxSoCFull asic chipMaster hints monitor watchdog", false,-1, 31,0);
        tracep->declQuad(c+2857,"ysyxSoCFull asic chipMaster hints monitor inflight_1", false,-1, 63,0);
        tracep->declArray(c+2859,"ysyxSoCFull asic chipMaster hints monitor inflight_sizes_1", false,-1, 255,0);
        tracep->declBus(c+2867,"ysyxSoCFull asic chipMaster hints monitor c_first_counter_1", false,-1, 2,0);
        tracep->declBus(c+2868,"ysyxSoCFull asic chipMaster hints monitor c_first_counter1_1", false,-1, 2,0);
        tracep->declBit(c+2869,"ysyxSoCFull asic chipMaster hints monitor c_first_1", false,-1);
        tracep->declBus(c+2870,"ysyxSoCFull asic chipMaster hints monitor d_first_counter_2", false,-1, 2,0);
        tracep->declBus(c+2871,"ysyxSoCFull asic chipMaster hints monitor d_first_counter1_2", false,-1, 2,0);
        tracep->declBit(c+2872,"ysyxSoCFull asic chipMaster hints monitor d_first_2", false,-1);
        tracep->declQuad(c+16451,"ysyxSoCFull asic chipMaster hints monitor c_set_wo_ready", false,-1, 63,0);
        tracep->declBus(c+16453,"ysyxSoCFull asic chipMaster hints monitor c_sizes_set_interm", false,-1, 3,0);
        tracep->declQuad(c+16454,"ysyxSoCFull asic chipMaster hints monitor c_set", false,-1, 63,0);
        tracep->declQuad(c+2873,"ysyxSoCFull asic chipMaster hints monitor d_clr_wo_ready_1", false,-1, 63,0);
        tracep->declQuad(c+2875,"ysyxSoCFull asic chipMaster hints monitor d_clr_1", false,-1, 63,0);
        tracep->declBit(c+16456,"ysyxSoCFull asic chipMaster hints monitor same_cycle_resp_1", false,-1);
        tracep->declBus(c+2877,"ysyxSoCFull asic chipMaster hints monitor c_size_lookup", false,-1, 3,0);
        tracep->declArray(c+2878,"ysyxSoCFull asic chipMaster hints monitor d_opcodes_clr_1", false,-1, 255,0);
        tracep->declArray(c+16457,"ysyxSoCFull asic chipMaster hints monitor c_sizes_set", false,-1, 255,0);
        tracep->declBus(c+2886,"ysyxSoCFull asic chipMaster hints monitor watchdog_1", false,-1, 31,0);
        tracep->declBit(c+2887,"ysyxSoCFull asic chipMaster hints monitor inflight_2", false,-1);
        tracep->declBus(c+2888,"ysyxSoCFull asic chipMaster hints monitor d_first_counter_3", false,-1, 2,0);
        tracep->declBus(c+2889,"ysyxSoCFull asic chipMaster hints monitor d_first_counter1_3", false,-1, 2,0);
        tracep->declBit(c+2890,"ysyxSoCFull asic chipMaster hints monitor d_first_3", false,-1);
        tracep->declBit(c+2891,"ysyxSoCFull asic chipMaster hints monitor d_set", false,-1);
        tracep->declBit(c+16345,"ysyxSoCFull asic chipMaster hints monitor e_clr", false,-1);
        tracep->declArray(c+20822,"ysyxSoCFull asic chipMaster hints monitor plusarg_reader FORMAT", false,-1, 151,0);
        tracep->declBus(c+20827,"ysyxSoCFull asic chipMaster hints monitor plusarg_reader WIDTH", false,-1, 31,0);
        tracep->declBus(c+20828,"ysyxSoCFull asic chipMaster hints monitor plusarg_reader DEFAULT", false,-1, 31,0);
        tracep->declBus(c+14,"ysyxSoCFull asic chipMaster hints monitor plusarg_reader out", false,-1, 31,0);
        tracep->declBus(c+14,"ysyxSoCFull asic chipMaster hints monitor plusarg_reader myplus", false,-1, 31,0);
        tracep->declArray(c+20822,"ysyxSoCFull asic chipMaster hints monitor plusarg_reader_1 FORMAT", false,-1, 151,0);
        tracep->declBus(c+20827,"ysyxSoCFull asic chipMaster hints monitor plusarg_reader_1 WIDTH", false,-1, 31,0);
        tracep->declBus(c+20828,"ysyxSoCFull asic chipMaster hints monitor plusarg_reader_1 DEFAULT", false,-1, 31,0);
        tracep->declBus(c+15,"ysyxSoCFull asic chipMaster hints monitor plusarg_reader_1 out", false,-1, 31,0);
        tracep->declBus(c+15,"ysyxSoCFull asic chipMaster hints monitor plusarg_reader_1 myplus", false,-1, 31,0);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster hints a_repeater clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster hints a_repeater reset", false,-1);
        tracep->declBit(c+2735,"ysyxSoCFull asic chipMaster hints a_repeater io_repeat", false,-1);
        tracep->declBit(c+2736,"ysyxSoCFull asic chipMaster hints a_repeater io_full", false,-1);
        tracep->declBit(c+19153,"ysyxSoCFull asic chipMaster hints a_repeater io_enq_ready", false,-1);
        tracep->declBit(c+19154,"ysyxSoCFull asic chipMaster hints a_repeater io_enq_valid", false,-1);
        tracep->declBus(c+187,"ysyxSoCFull asic chipMaster hints a_repeater io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+188,"ysyxSoCFull asic chipMaster hints a_repeater io_enq_bits_source", false,-1, 5,0);
        tracep->declBus(c+189,"ysyxSoCFull asic chipMaster hints a_repeater io_enq_bits_address", false,-1, 31,0);
        tracep->declBit(c+19151,"ysyxSoCFull asic chipMaster hints a_repeater io_deq_ready", false,-1);
        tracep->declBit(c+19152,"ysyxSoCFull asic chipMaster hints a_repeater io_deq_valid", false,-1);
        tracep->declBus(c+257,"ysyxSoCFull asic chipMaster hints a_repeater io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+2737,"ysyxSoCFull asic chipMaster hints a_repeater io_deq_bits_source", false,-1, 5,0);
        tracep->declBus(c+259,"ysyxSoCFull asic chipMaster hints a_repeater io_deq_bits_address", false,-1, 31,0);
        tracep->declBit(c+2736,"ysyxSoCFull asic chipMaster hints a_repeater full", false,-1);
        tracep->declBus(c+2892,"ysyxSoCFull asic chipMaster hints a_repeater saved_size", false,-1, 2,0);
        tracep->declBus(c+2893,"ysyxSoCFull asic chipMaster hints a_repeater saved_source", false,-1, 5,0);
        tracep->declBus(c+2894,"ysyxSoCFull asic chipMaster hints a_repeater saved_address", false,-1, 31,0);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster widget_1 clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster widget_1 reset", false,-1);
        tracep->declBit(c+19117,"ysyxSoCFull asic chipMaster widget_1 auto_in_a_ready", false,-1);
        tracep->declBit(c+19118,"ysyxSoCFull asic chipMaster widget_1 auto_in_a_valid", false,-1);
        tracep->declBus(c+185,"ysyxSoCFull asic chipMaster widget_1 auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+186,"ysyxSoCFull asic chipMaster widget_1 auto_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+187,"ysyxSoCFull asic chipMaster widget_1 auto_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+188,"ysyxSoCFull asic chipMaster widget_1 auto_in_a_bits_source", false,-1, 5,0);
        tracep->declBus(c+189,"ysyxSoCFull asic chipMaster widget_1 auto_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+190,"ysyxSoCFull asic chipMaster widget_1 auto_in_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+191,"ysyxSoCFull asic chipMaster widget_1 auto_in_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+192,"ysyxSoCFull asic chipMaster widget_1 auto_in_c_ready", false,-1);
        tracep->declBit(c+18117,"ysyxSoCFull asic chipMaster widget_1 auto_in_c_valid", false,-1);
        tracep->declBus(c+137,"ysyxSoCFull asic chipMaster widget_1 auto_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+138,"ysyxSoCFull asic chipMaster widget_1 auto_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+139,"ysyxSoCFull asic chipMaster widget_1 auto_in_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+193,"ysyxSoCFull asic chipMaster widget_1 auto_in_c_bits_source", false,-1, 5,0);
        tracep->declBus(c+141,"ysyxSoCFull asic chipMaster widget_1 auto_in_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+194,"ysyxSoCFull asic chipMaster widget_1 auto_in_d_ready", false,-1);
        tracep->declBit(c+195,"ysyxSoCFull asic chipMaster widget_1 auto_in_d_valid", false,-1);
        tracep->declBus(c+196,"ysyxSoCFull asic chipMaster widget_1 auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+197,"ysyxSoCFull asic chipMaster widget_1 auto_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+198,"ysyxSoCFull asic chipMaster widget_1 auto_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+199,"ysyxSoCFull asic chipMaster widget_1 auto_in_d_bits_source", false,-1, 5,0);
        tracep->declBit(c+200,"ysyxSoCFull asic chipMaster widget_1 auto_in_d_bits_denied", false,-1);
        tracep->declBus(c+201,"ysyxSoCFull asic chipMaster widget_1 auto_in_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+202,"ysyxSoCFull asic chipMaster widget_1 auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+150,"ysyxSoCFull asic chipMaster widget_1 auto_in_e_ready", false,-1);
        tracep->declBit(c+18115,"ysyxSoCFull asic chipMaster widget_1 auto_in_e_valid", false,-1);
        tracep->declBit(c+151,"ysyxSoCFull asic chipMaster widget_1 auto_in_e_bits_sink", false,-1);
        tracep->declBit(c+19153,"ysyxSoCFull asic chipMaster widget_1 auto_out_a_ready", false,-1);
        tracep->declBit(c+19154,"ysyxSoCFull asic chipMaster widget_1 auto_out_a_valid", false,-1);
        tracep->declBus(c+185,"ysyxSoCFull asic chipMaster widget_1 auto_out_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+186,"ysyxSoCFull asic chipMaster widget_1 auto_out_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+187,"ysyxSoCFull asic chipMaster widget_1 auto_out_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+188,"ysyxSoCFull asic chipMaster widget_1 auto_out_a_bits_source", false,-1, 5,0);
        tracep->declBus(c+189,"ysyxSoCFull asic chipMaster widget_1 auto_out_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+270,"ysyxSoCFull asic chipMaster widget_1 auto_out_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+261,"ysyxSoCFull asic chipMaster widget_1 auto_out_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+136,"ysyxSoCFull asic chipMaster widget_1 auto_out_c_ready", false,-1);
        tracep->declBit(c+18114,"ysyxSoCFull asic chipMaster widget_1 auto_out_c_valid", false,-1);
        tracep->declBus(c+137,"ysyxSoCFull asic chipMaster widget_1 auto_out_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+138,"ysyxSoCFull asic chipMaster widget_1 auto_out_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+139,"ysyxSoCFull asic chipMaster widget_1 auto_out_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+193,"ysyxSoCFull asic chipMaster widget_1 auto_out_c_bits_source", false,-1, 5,0);
        tracep->declBus(c+141,"ysyxSoCFull asic chipMaster widget_1 auto_out_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+263,"ysyxSoCFull asic chipMaster widget_1 auto_out_d_ready", false,-1);
        tracep->declBit(c+264,"ysyxSoCFull asic chipMaster widget_1 auto_out_d_valid", false,-1);
        tracep->declBus(c+271,"ysyxSoCFull asic chipMaster widget_1 auto_out_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+145,"ysyxSoCFull asic chipMaster widget_1 auto_out_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+146,"ysyxSoCFull asic chipMaster widget_1 auto_out_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+272,"ysyxSoCFull asic chipMaster widget_1 auto_out_d_bits_source", false,-1, 5,0);
        tracep->declBit(c+266,"ysyxSoCFull asic chipMaster widget_1 auto_out_d_bits_denied", false,-1);
        tracep->declQuad(c+267,"ysyxSoCFull asic chipMaster widget_1 auto_out_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+269,"ysyxSoCFull asic chipMaster widget_1 auto_out_d_bits_corrupt", false,-1);
        tracep->declBit(c+150,"ysyxSoCFull asic chipMaster widget_1 auto_out_e_ready", false,-1);
        tracep->declBit(c+18115,"ysyxSoCFull asic chipMaster widget_1 auto_out_e_valid", false,-1);
        tracep->declBit(c+151,"ysyxSoCFull asic chipMaster widget_1 auto_out_e_bits_sink", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster widget_1 monitor_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster widget_1 monitor_reset", false,-1);
        tracep->declBit(c+19317,"ysyxSoCFull asic chipMaster widget_1 monitor_io_in_a_ready", false,-1);
        tracep->declBit(c+19118,"ysyxSoCFull asic chipMaster widget_1 monitor_io_in_a_valid", false,-1);
        tracep->declBus(c+185,"ysyxSoCFull asic chipMaster widget_1 monitor_io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+186,"ysyxSoCFull asic chipMaster widget_1 monitor_io_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+187,"ysyxSoCFull asic chipMaster widget_1 monitor_io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+188,"ysyxSoCFull asic chipMaster widget_1 monitor_io_in_a_bits_source", false,-1, 5,0);
        tracep->declBus(c+189,"ysyxSoCFull asic chipMaster widget_1 monitor_io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+190,"ysyxSoCFull asic chipMaster widget_1 monitor_io_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+2895,"ysyxSoCFull asic chipMaster widget_1 monitor_io_in_c_ready", false,-1);
        tracep->declBit(c+18117,"ysyxSoCFull asic chipMaster widget_1 monitor_io_in_c_valid", false,-1);
        tracep->declBus(c+137,"ysyxSoCFull asic chipMaster widget_1 monitor_io_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+138,"ysyxSoCFull asic chipMaster widget_1 monitor_io_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+139,"ysyxSoCFull asic chipMaster widget_1 monitor_io_in_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+193,"ysyxSoCFull asic chipMaster widget_1 monitor_io_in_c_bits_source", false,-1, 5,0);
        tracep->declBus(c+141,"ysyxSoCFull asic chipMaster widget_1 monitor_io_in_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+194,"ysyxSoCFull asic chipMaster widget_1 monitor_io_in_d_ready", false,-1);
        tracep->declBit(c+195,"ysyxSoCFull asic chipMaster widget_1 monitor_io_in_d_valid", false,-1);
        tracep->declBus(c+196,"ysyxSoCFull asic chipMaster widget_1 monitor_io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+197,"ysyxSoCFull asic chipMaster widget_1 monitor_io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+198,"ysyxSoCFull asic chipMaster widget_1 monitor_io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+199,"ysyxSoCFull asic chipMaster widget_1 monitor_io_in_d_bits_source", false,-1, 5,0);
        tracep->declBit(c+200,"ysyxSoCFull asic chipMaster widget_1 monitor_io_in_d_bits_denied", false,-1);
        tracep->declBit(c+202,"ysyxSoCFull asic chipMaster widget_1 monitor_io_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+150,"ysyxSoCFull asic chipMaster widget_1 monitor_io_in_e_ready", false,-1);
        tracep->declBit(c+18115,"ysyxSoCFull asic chipMaster widget_1 monitor_io_in_e_valid", false,-1);
        tracep->declBit(c+151,"ysyxSoCFull asic chipMaster widget_1 monitor_io_in_e_bits_sink", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster widget_1 repeated_repeater_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster widget_1 repeated_repeater_reset", false,-1);
        tracep->declBit(c+2896,"ysyxSoCFull asic chipMaster widget_1 repeated_repeater_io_repeat", false,-1);
        tracep->declBit(c+263,"ysyxSoCFull asic chipMaster widget_1 repeated_repeater_io_enq_ready", false,-1);
        tracep->declBit(c+264,"ysyxSoCFull asic chipMaster widget_1 repeated_repeater_io_enq_valid", false,-1);
        tracep->declBus(c+271,"ysyxSoCFull asic chipMaster widget_1 repeated_repeater_io_enq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+145,"ysyxSoCFull asic chipMaster widget_1 repeated_repeater_io_enq_bits_param", false,-1, 1,0);
        tracep->declBus(c+146,"ysyxSoCFull asic chipMaster widget_1 repeated_repeater_io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+272,"ysyxSoCFull asic chipMaster widget_1 repeated_repeater_io_enq_bits_source", false,-1, 5,0);
        tracep->declBit(c+266,"ysyxSoCFull asic chipMaster widget_1 repeated_repeater_io_enq_bits_denied", false,-1);
        tracep->declQuad(c+267,"ysyxSoCFull asic chipMaster widget_1 repeated_repeater_io_enq_bits_data", false,-1, 63,0);
        tracep->declBit(c+269,"ysyxSoCFull asic chipMaster widget_1 repeated_repeater_io_enq_bits_corrupt", false,-1);
        tracep->declBit(c+194,"ysyxSoCFull asic chipMaster widget_1 repeated_repeater_io_deq_ready", false,-1);
        tracep->declBit(c+195,"ysyxSoCFull asic chipMaster widget_1 repeated_repeater_io_deq_valid", false,-1);
        tracep->declBus(c+196,"ysyxSoCFull asic chipMaster widget_1 repeated_repeater_io_deq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+197,"ysyxSoCFull asic chipMaster widget_1 repeated_repeater_io_deq_bits_param", false,-1, 1,0);
        tracep->declBus(c+198,"ysyxSoCFull asic chipMaster widget_1 repeated_repeater_io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+199,"ysyxSoCFull asic chipMaster widget_1 repeated_repeater_io_deq_bits_source", false,-1, 5,0);
        tracep->declBit(c+200,"ysyxSoCFull asic chipMaster widget_1 repeated_repeater_io_deq_bits_denied", false,-1);
        tracep->declQuad(c+2897,"ysyxSoCFull asic chipMaster widget_1 repeated_repeater_io_deq_bits_data", false,-1, 63,0);
        tracep->declBit(c+202,"ysyxSoCFull asic chipMaster widget_1 repeated_repeater_io_deq_bits_corrupt", false,-1);
        tracep->declBit(c+2792,"ysyxSoCFull asic chipMaster widget_1 hasData", false,-1);
        tracep->declBit(c+2899,"ysyxSoCFull asic chipMaster widget_1 limit", false,-1);
        tracep->declBit(c+2900,"ysyxSoCFull asic chipMaster widget_1 count", false,-1);
        tracep->declBit(c+2901,"ysyxSoCFull asic chipMaster widget_1 last", false,-1);
        tracep->declBit(c+2902,"ysyxSoCFull asic chipMaster widget_1 enable_0", false,-1);
        tracep->declBit(c+17107,"ysyxSoCFull asic chipMaster widget_1 bundleIn_0_a_ready", false,-1);
        tracep->declBit(c+2903,"ysyxSoCFull asic chipMaster widget_1 bundleOut_0_a_bits_data_rdata_written_once", false,-1);
        tracep->declBit(c+2904,"ysyxSoCFull asic chipMaster widget_1 bundleOut_0_a_bits_data_masked_enable_0", false,-1);
        tracep->declBus(c+2905,"ysyxSoCFull asic chipMaster widget_1 bundleOut_0_a_bits_data_rdata_0", false,-1, 31,0);
        tracep->declBus(c+2906,"ysyxSoCFull asic chipMaster widget_1 bundleOut_0_a_bits_data_lo", false,-1, 31,0);
        tracep->declBus(c+2752,"ysyxSoCFull asic chipMaster widget_1 bundleOut_0_a_bits_mask_sizeOH_shiftAmount", false,-1, 1,0);
        tracep->declBus(c+2753,"ysyxSoCFull asic chipMaster widget_1 bundleOut_0_a_bits_mask_sizeOH", false,-1, 2,0);
        tracep->declBit(c+2754,"ysyxSoCFull asic chipMaster widget_1 bundleOut_0_a_bits_mask_size", false,-1);
        tracep->declBit(c+2755,"ysyxSoCFull asic chipMaster widget_1 bundleOut_0_a_bits_mask_bit", false,-1);
        tracep->declBit(c+2756,"ysyxSoCFull asic chipMaster widget_1 bundleOut_0_a_bits_mask_nbit", false,-1);
        tracep->declBit(c+2907,"ysyxSoCFull asic chipMaster widget_1 bundleOut_0_a_bits_mask_acc", false,-1);
        tracep->declBit(c+2908,"ysyxSoCFull asic chipMaster widget_1 bundleOut_0_a_bits_mask_acc_1", false,-1);
        tracep->declBit(c+2759,"ysyxSoCFull asic chipMaster widget_1 bundleOut_0_a_bits_mask_size_1", false,-1);
        tracep->declBit(c+2760,"ysyxSoCFull asic chipMaster widget_1 bundleOut_0_a_bits_mask_bit_1", false,-1);
        tracep->declBit(c+2761,"ysyxSoCFull asic chipMaster widget_1 bundleOut_0_a_bits_mask_nbit_1", false,-1);
        tracep->declBit(c+2909,"ysyxSoCFull asic chipMaster widget_1 bundleOut_0_a_bits_mask_eq_2", false,-1);
        tracep->declBit(c+2910,"ysyxSoCFull asic chipMaster widget_1 bundleOut_0_a_bits_mask_acc_2", false,-1);
        tracep->declBit(c+2911,"ysyxSoCFull asic chipMaster widget_1 bundleOut_0_a_bits_mask_eq_3", false,-1);
        tracep->declBit(c+2912,"ysyxSoCFull asic chipMaster widget_1 bundleOut_0_a_bits_mask_acc_3", false,-1);
        tracep->declBit(c+2913,"ysyxSoCFull asic chipMaster widget_1 bundleOut_0_a_bits_mask_eq_4", false,-1);
        tracep->declBit(c+2914,"ysyxSoCFull asic chipMaster widget_1 bundleOut_0_a_bits_mask_acc_4", false,-1);
        tracep->declBit(c+2915,"ysyxSoCFull asic chipMaster widget_1 bundleOut_0_a_bits_mask_eq_5", false,-1);
        tracep->declBit(c+2916,"ysyxSoCFull asic chipMaster widget_1 bundleOut_0_a_bits_mask_acc_5", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster widget_1 bundleOut_0_a_bits_mask_size_2", false,-1);
        tracep->declBit(c+2770,"ysyxSoCFull asic chipMaster widget_1 bundleOut_0_a_bits_mask_bit_2", false,-1);
        tracep->declBit(c+2771,"ysyxSoCFull asic chipMaster widget_1 bundleOut_0_a_bits_mask_nbit_2", false,-1);
        tracep->declBit(c+2917,"ysyxSoCFull asic chipMaster widget_1 bundleOut_0_a_bits_mask_eq_6", false,-1);
        tracep->declBit(c+2918,"ysyxSoCFull asic chipMaster widget_1 bundleOut_0_a_bits_mask_lo_lo_lo", false,-1);
        tracep->declBit(c+2919,"ysyxSoCFull asic chipMaster widget_1 bundleOut_0_a_bits_mask_eq_7", false,-1);
        tracep->declBit(c+2920,"ysyxSoCFull asic chipMaster widget_1 bundleOut_0_a_bits_mask_lo_lo_hi", false,-1);
        tracep->declBit(c+2921,"ysyxSoCFull asic chipMaster widget_1 bundleOut_0_a_bits_mask_eq_8", false,-1);
        tracep->declBit(c+2922,"ysyxSoCFull asic chipMaster widget_1 bundleOut_0_a_bits_mask_lo_hi_lo", false,-1);
        tracep->declBit(c+2923,"ysyxSoCFull asic chipMaster widget_1 bundleOut_0_a_bits_mask_eq_9", false,-1);
        tracep->declBit(c+2924,"ysyxSoCFull asic chipMaster widget_1 bundleOut_0_a_bits_mask_lo_hi_hi", false,-1);
        tracep->declBit(c+2925,"ysyxSoCFull asic chipMaster widget_1 bundleOut_0_a_bits_mask_eq_10", false,-1);
        tracep->declBit(c+2926,"ysyxSoCFull asic chipMaster widget_1 bundleOut_0_a_bits_mask_hi_lo_lo", false,-1);
        tracep->declBit(c+2927,"ysyxSoCFull asic chipMaster widget_1 bundleOut_0_a_bits_mask_eq_11", false,-1);
        tracep->declBit(c+2928,"ysyxSoCFull asic chipMaster widget_1 bundleOut_0_a_bits_mask_hi_lo_hi", false,-1);
        tracep->declBit(c+2929,"ysyxSoCFull asic chipMaster widget_1 bundleOut_0_a_bits_mask_eq_12", false,-1);
        tracep->declBit(c+2930,"ysyxSoCFull asic chipMaster widget_1 bundleOut_0_a_bits_mask_hi_hi_lo", false,-1);
        tracep->declBit(c+2931,"ysyxSoCFull asic chipMaster widget_1 bundleOut_0_a_bits_mask_eq_13", false,-1);
        tracep->declBit(c+2932,"ysyxSoCFull asic chipMaster widget_1 bundleOut_0_a_bits_mask_hi_hi_hi", false,-1);
        tracep->declBit(c+2933,"ysyxSoCFull asic chipMaster widget_1 bundleOut_0_a_bits_mask_rdata_written_once", false,-1);
        tracep->declBit(c+2934,"ysyxSoCFull asic chipMaster widget_1 bundleOut_0_a_bits_mask_masked_enable_0", false,-1);
        tracep->declBus(c+2935,"ysyxSoCFull asic chipMaster widget_1 bundleOut_0_a_bits_mask_rdata_0", false,-1, 3,0);
        tracep->declBus(c+2936,"ysyxSoCFull asic chipMaster widget_1 bundleOut_0_a_bits_mask_lo_1", false,-1, 3,0);
        tracep->declBus(c+2937,"ysyxSoCFull asic chipMaster widget_1 cated_bits_data_hi", false,-1, 31,0);
        tracep->declBus(c+2938,"ysyxSoCFull asic chipMaster widget_1 cated_bits_data_lo", false,-1, 31,0);
        tracep->declQuad(c+2939,"ysyxSoCFull asic chipMaster widget_1 cated_bits_data", false,-1, 63,0);
        tracep->declBus(c+196,"ysyxSoCFull asic chipMaster widget_1 cated_bits_opcode", false,-1, 2,0);
        tracep->declBit(c+593,"ysyxSoCFull asic chipMaster widget_1 repeat_hasData", false,-1);
        tracep->declBus(c+198,"ysyxSoCFull asic chipMaster widget_1 cated_bits_size", false,-1, 2,0);
        tracep->declBit(c+2941,"ysyxSoCFull asic chipMaster widget_1 repeat_limit", false,-1);
        tracep->declBit(c+2942,"ysyxSoCFull asic chipMaster widget_1 repeat_count", false,-1);
        tracep->declBit(c+2943,"ysyxSoCFull asic chipMaster widget_1 repeat_first", false,-1);
        tracep->declBit(c+2944,"ysyxSoCFull asic chipMaster widget_1 repeat_last", false,-1);
        tracep->declBit(c+195,"ysyxSoCFull asic chipMaster widget_1 cated_valid", false,-1);
        tracep->declBit(c+2945,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_0", false,-1);
        tracep->declBit(c+2946,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_1", false,-1);
        tracep->declBit(c+2947,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_2", false,-1);
        tracep->declBit(c+2948,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_3", false,-1);
        tracep->declBit(c+2949,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_4", false,-1);
        tracep->declBit(c+2950,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_5", false,-1);
        tracep->declBit(c+2951,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_6", false,-1);
        tracep->declBit(c+2952,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_7", false,-1);
        tracep->declBit(c+2953,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_8", false,-1);
        tracep->declBit(c+2954,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_9", false,-1);
        tracep->declBit(c+2955,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_10", false,-1);
        tracep->declBit(c+2956,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_11", false,-1);
        tracep->declBit(c+2957,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_12", false,-1);
        tracep->declBit(c+2958,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_13", false,-1);
        tracep->declBit(c+2959,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_14", false,-1);
        tracep->declBit(c+2960,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_15", false,-1);
        tracep->declBit(c+2961,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_16", false,-1);
        tracep->declBit(c+2962,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_17", false,-1);
        tracep->declBit(c+2963,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_18", false,-1);
        tracep->declBit(c+2964,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_19", false,-1);
        tracep->declBit(c+2965,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_20", false,-1);
        tracep->declBit(c+2966,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_21", false,-1);
        tracep->declBit(c+2967,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_22", false,-1);
        tracep->declBit(c+2968,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_23", false,-1);
        tracep->declBit(c+2969,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_24", false,-1);
        tracep->declBit(c+2970,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_25", false,-1);
        tracep->declBit(c+2971,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_26", false,-1);
        tracep->declBit(c+2972,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_27", false,-1);
        tracep->declBit(c+2973,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_28", false,-1);
        tracep->declBit(c+2974,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_29", false,-1);
        tracep->declBit(c+2975,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_30", false,-1);
        tracep->declBit(c+2976,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_31", false,-1);
        tracep->declBit(c+2977,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_32", false,-1);
        tracep->declBit(c+2978,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_33", false,-1);
        tracep->declBit(c+2979,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_34", false,-1);
        tracep->declBit(c+2980,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_35", false,-1);
        tracep->declBit(c+2981,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_36", false,-1);
        tracep->declBit(c+2982,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_37", false,-1);
        tracep->declBit(c+2983,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_38", false,-1);
        tracep->declBit(c+2984,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_39", false,-1);
        tracep->declBit(c+2985,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_40", false,-1);
        tracep->declBit(c+2986,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_41", false,-1);
        tracep->declBit(c+2987,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_42", false,-1);
        tracep->declBit(c+2988,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_43", false,-1);
        tracep->declBit(c+2989,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_44", false,-1);
        tracep->declBit(c+2990,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_45", false,-1);
        tracep->declBit(c+2991,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_46", false,-1);
        tracep->declBit(c+2992,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_47", false,-1);
        tracep->declBit(c+2993,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_48", false,-1);
        tracep->declBit(c+2994,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_49", false,-1);
        tracep->declBit(c+2995,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_50", false,-1);
        tracep->declBit(c+2996,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_51", false,-1);
        tracep->declBit(c+2997,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_52", false,-1);
        tracep->declBit(c+2998,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_53", false,-1);
        tracep->declBit(c+2999,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_54", false,-1);
        tracep->declBit(c+3000,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_55", false,-1);
        tracep->declBit(c+3001,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_56", false,-1);
        tracep->declBit(c+3002,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_57", false,-1);
        tracep->declBit(c+3003,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_58", false,-1);
        tracep->declBit(c+3004,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_59", false,-1);
        tracep->declBit(c+3005,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_60", false,-1);
        tracep->declBit(c+3006,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_61", false,-1);
        tracep->declBit(c+3007,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_62", false,-1);
        tracep->declBit(c+3008,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_63", false,-1);
        tracep->declBus(c+199,"ysyxSoCFull asic chipMaster widget_1 cated_bits_source", false,-1, 5,0);
        tracep->declBit(c+3009,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_hold_r", false,-1);
        tracep->declBit(c+3010,"ysyxSoCFull asic chipMaster widget_1 repeat_sel", false,-1);
        tracep->declBit(c+3011,"ysyxSoCFull asic chipMaster widget_1 repeat_index", false,-1);
        tracep->declBus(c+3012,"ysyxSoCFull asic chipMaster widget_1 repeat_bundleIn_0_d_bits_data_mux_0", false,-1, 31,0);
        tracep->declBus(c+3013,"ysyxSoCFull asic chipMaster widget_1 repeat_bundleIn_0_d_bits_data_mux_1", false,-1, 31,0);
        tracep->declBit(c+331,"ysyxSoCFull asic chipMaster widget_1 hasData_1", false,-1);
        tracep->declBit(c+3014,"ysyxSoCFull asic chipMaster widget_1 limit_1", false,-1);
        tracep->declBit(c+3015,"ysyxSoCFull asic chipMaster widget_1 count_1", false,-1);
        tracep->declBit(c+3016,"ysyxSoCFull asic chipMaster widget_1 last_1", false,-1);
        tracep->declBit(c+3017,"ysyxSoCFull asic chipMaster widget_1 bundleIn_0_c_ready", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster widget_1 monitor clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster widget_1 monitor reset", false,-1);
        tracep->declBit(c+19317,"ysyxSoCFull asic chipMaster widget_1 monitor io_in_a_ready", false,-1);
        tracep->declBit(c+19118,"ysyxSoCFull asic chipMaster widget_1 monitor io_in_a_valid", false,-1);
        tracep->declBus(c+185,"ysyxSoCFull asic chipMaster widget_1 monitor io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+186,"ysyxSoCFull asic chipMaster widget_1 monitor io_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+187,"ysyxSoCFull asic chipMaster widget_1 monitor io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+188,"ysyxSoCFull asic chipMaster widget_1 monitor io_in_a_bits_source", false,-1, 5,0);
        tracep->declBus(c+189,"ysyxSoCFull asic chipMaster widget_1 monitor io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+190,"ysyxSoCFull asic chipMaster widget_1 monitor io_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+2895,"ysyxSoCFull asic chipMaster widget_1 monitor io_in_c_ready", false,-1);
        tracep->declBit(c+18117,"ysyxSoCFull asic chipMaster widget_1 monitor io_in_c_valid", false,-1);
        tracep->declBus(c+137,"ysyxSoCFull asic chipMaster widget_1 monitor io_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+138,"ysyxSoCFull asic chipMaster widget_1 monitor io_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+139,"ysyxSoCFull asic chipMaster widget_1 monitor io_in_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+193,"ysyxSoCFull asic chipMaster widget_1 monitor io_in_c_bits_source", false,-1, 5,0);
        tracep->declBus(c+141,"ysyxSoCFull asic chipMaster widget_1 monitor io_in_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+194,"ysyxSoCFull asic chipMaster widget_1 monitor io_in_d_ready", false,-1);
        tracep->declBit(c+195,"ysyxSoCFull asic chipMaster widget_1 monitor io_in_d_valid", false,-1);
        tracep->declBus(c+196,"ysyxSoCFull asic chipMaster widget_1 monitor io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+197,"ysyxSoCFull asic chipMaster widget_1 monitor io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+198,"ysyxSoCFull asic chipMaster widget_1 monitor io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+199,"ysyxSoCFull asic chipMaster widget_1 monitor io_in_d_bits_source", false,-1, 5,0);
        tracep->declBit(c+200,"ysyxSoCFull asic chipMaster widget_1 monitor io_in_d_bits_denied", false,-1);
        tracep->declBit(c+202,"ysyxSoCFull asic chipMaster widget_1 monitor io_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+150,"ysyxSoCFull asic chipMaster widget_1 monitor io_in_e_ready", false,-1);
        tracep->declBit(c+18115,"ysyxSoCFull asic chipMaster widget_1 monitor io_in_e_valid", false,-1);
        tracep->declBit(c+151,"ysyxSoCFull asic chipMaster widget_1 monitor io_in_e_bits_sink", false,-1);
        tracep->declBus(c+16,"ysyxSoCFull asic chipMaster widget_1 monitor plusarg_reader_out", false,-1, 31,0);
        tracep->declBus(c+17,"ysyxSoCFull asic chipMaster widget_1 monitor plusarg_reader_1_out", false,-1, 31,0);
        tracep->declBit(c+3018,"ysyxSoCFull asic chipMaster widget_1 monitor source_ok", false,-1);
        tracep->declBus(c+2750,"ysyxSoCFull asic chipMaster widget_1 monitor is_aligned_mask", false,-1, 5,0);
        tracep->declBit(c+2751,"ysyxSoCFull asic chipMaster widget_1 monitor is_aligned", false,-1);
        tracep->declBit(c+3019,"ysyxSoCFull asic chipMaster widget_1 monitor mask_sizeOH_shiftAmount", false,-1);
        tracep->declBus(c+3020,"ysyxSoCFull asic chipMaster widget_1 monitor mask_sizeOH", false,-1, 1,0);
        tracep->declBit(c+3021,"ysyxSoCFull asic chipMaster widget_1 monitor mask_size", false,-1);
        tracep->declBit(c+2760,"ysyxSoCFull asic chipMaster widget_1 monitor mask_bit", false,-1);
        tracep->declBit(c+2761,"ysyxSoCFull asic chipMaster widget_1 monitor mask_nbit", false,-1);
        tracep->declBit(c+3022,"ysyxSoCFull asic chipMaster widget_1 monitor mask_acc", false,-1);
        tracep->declBit(c+3023,"ysyxSoCFull asic chipMaster widget_1 monitor mask_acc_1", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster widget_1 monitor mask_size_1", false,-1);
        tracep->declBit(c+2770,"ysyxSoCFull asic chipMaster widget_1 monitor mask_bit_1", false,-1);
        tracep->declBit(c+2771,"ysyxSoCFull asic chipMaster widget_1 monitor mask_nbit_1", false,-1);
        tracep->declBit(c+3024,"ysyxSoCFull asic chipMaster widget_1 monitor mask_eq_2", false,-1);
        tracep->declBit(c+3025,"ysyxSoCFull asic chipMaster widget_1 monitor mask_lo_lo", false,-1);
        tracep->declBit(c+3026,"ysyxSoCFull asic chipMaster widget_1 monitor mask_eq_3", false,-1);
        tracep->declBit(c+3027,"ysyxSoCFull asic chipMaster widget_1 monitor mask_lo_hi", false,-1);
        tracep->declBit(c+3028,"ysyxSoCFull asic chipMaster widget_1 monitor mask_eq_4", false,-1);
        tracep->declBit(c+3029,"ysyxSoCFull asic chipMaster widget_1 monitor mask_hi_lo", false,-1);
        tracep->declBit(c+3030,"ysyxSoCFull asic chipMaster widget_1 monitor mask_eq_5", false,-1);
        tracep->declBit(c+3031,"ysyxSoCFull asic chipMaster widget_1 monitor mask_hi_hi", false,-1);
        tracep->declBus(c+3032,"ysyxSoCFull asic chipMaster widget_1 monitor mask", false,-1, 3,0);
        tracep->declBit(c+653,"ysyxSoCFull asic chipMaster widget_1 monitor source_ok_1", false,-1);
        tracep->declBit(c+2790,"ysyxSoCFull asic chipMaster widget_1 monitor source_ok_2", false,-1);
        tracep->declBus(c+308,"ysyxSoCFull asic chipMaster widget_1 monitor is_aligned_mask_2", false,-1, 5,0);
        tracep->declBit(c+309,"ysyxSoCFull asic chipMaster widget_1 monitor is_aligned_2", false,-1);
        tracep->declBit(c+310,"ysyxSoCFull asic chipMaster widget_1 monitor address_ok_1", false,-1);
        tracep->declBit(c+311,"ysyxSoCFull asic chipMaster widget_1 monitor sink_ok_1", false,-1);
        tracep->declBus(c+3033,"ysyxSoCFull asic chipMaster widget_1 monitor a_first_beats1_decode", false,-1, 3,0);
        tracep->declBit(c+2792,"ysyxSoCFull asic chipMaster widget_1 monitor a_first_beats1_opdata", false,-1);
        tracep->declBus(c+3034,"ysyxSoCFull asic chipMaster widget_1 monitor a_first_counter", false,-1, 3,0);
        tracep->declBus(c+3035,"ysyxSoCFull asic chipMaster widget_1 monitor a_first_counter1", false,-1, 3,0);
        tracep->declBit(c+3036,"ysyxSoCFull asic chipMaster widget_1 monitor a_first", false,-1);
        tracep->declBus(c+3037,"ysyxSoCFull asic chipMaster widget_1 monitor opcode", false,-1, 2,0);
        tracep->declBus(c+3038,"ysyxSoCFull asic chipMaster widget_1 monitor param", false,-1, 2,0);
        tracep->declBus(c+3039,"ysyxSoCFull asic chipMaster widget_1 monitor size", false,-1, 2,0);
        tracep->declBus(c+3040,"ysyxSoCFull asic chipMaster widget_1 monitor source", false,-1, 5,0);
        tracep->declBus(c+3041,"ysyxSoCFull asic chipMaster widget_1 monitor address", false,-1, 31,0);
        tracep->declBus(c+592,"ysyxSoCFull asic chipMaster widget_1 monitor d_first_beats1_decode", false,-1, 3,0);
        tracep->declBit(c+593,"ysyxSoCFull asic chipMaster widget_1 monitor d_first_beats1_opdata", false,-1);
        tracep->declBus(c+3042,"ysyxSoCFull asic chipMaster widget_1 monitor d_first_counter", false,-1, 3,0);
        tracep->declBus(c+3043,"ysyxSoCFull asic chipMaster widget_1 monitor d_first_counter1", false,-1, 3,0);
        tracep->declBit(c+3044,"ysyxSoCFull asic chipMaster widget_1 monitor d_first", false,-1);
        tracep->declBus(c+3045,"ysyxSoCFull asic chipMaster widget_1 monitor opcode_1", false,-1, 2,0);
        tracep->declBus(c+3046,"ysyxSoCFull asic chipMaster widget_1 monitor param_1", false,-1, 1,0);
        tracep->declBus(c+3047,"ysyxSoCFull asic chipMaster widget_1 monitor size_1", false,-1, 2,0);
        tracep->declBus(c+3048,"ysyxSoCFull asic chipMaster widget_1 monitor source_1", false,-1, 5,0);
        tracep->declBit(c+3049,"ysyxSoCFull asic chipMaster widget_1 monitor denied", false,-1);
        tracep->declBus(c+3050,"ysyxSoCFull asic chipMaster widget_1 monitor c_first_beats1_decode", false,-1, 3,0);
        tracep->declBit(c+331,"ysyxSoCFull asic chipMaster widget_1 monitor c_first_beats1_opdata", false,-1);
        tracep->declBus(c+3051,"ysyxSoCFull asic chipMaster widget_1 monitor c_first_counter", false,-1, 3,0);
        tracep->declBus(c+3052,"ysyxSoCFull asic chipMaster widget_1 monitor c_first_counter1", false,-1, 3,0);
        tracep->declBit(c+3053,"ysyxSoCFull asic chipMaster widget_1 monitor c_first", false,-1);
        tracep->declBus(c+3054,"ysyxSoCFull asic chipMaster widget_1 monitor opcode_3", false,-1, 2,0);
        tracep->declBus(c+3055,"ysyxSoCFull asic chipMaster widget_1 monitor param_3", false,-1, 2,0);
        tracep->declBus(c+3056,"ysyxSoCFull asic chipMaster widget_1 monitor size_3", false,-1, 2,0);
        tracep->declBus(c+3057,"ysyxSoCFull asic chipMaster widget_1 monitor source_3", false,-1, 5,0);
        tracep->declBus(c+3058,"ysyxSoCFull asic chipMaster widget_1 monitor address_2", false,-1, 31,0);
        tracep->declQuad(c+3059,"ysyxSoCFull asic chipMaster widget_1 monitor inflight", false,-1, 63,0);
        tracep->declArray(c+3061,"ysyxSoCFull asic chipMaster widget_1 monitor inflight_opcodes", false,-1, 255,0);
        tracep->declArray(c+3069,"ysyxSoCFull asic chipMaster widget_1 monitor inflight_sizes", false,-1, 255,0);
        tracep->declBus(c+3077,"ysyxSoCFull asic chipMaster widget_1 monitor a_first_counter_1", false,-1, 3,0);
        tracep->declBus(c+3078,"ysyxSoCFull asic chipMaster widget_1 monitor a_first_counter1_1", false,-1, 3,0);
        tracep->declBit(c+3079,"ysyxSoCFull asic chipMaster widget_1 monitor a_first_1", false,-1);
        tracep->declBus(c+3080,"ysyxSoCFull asic chipMaster widget_1 monitor d_first_counter_1", false,-1, 3,0);
        tracep->declBus(c+3081,"ysyxSoCFull asic chipMaster widget_1 monitor d_first_counter1_1", false,-1, 3,0);
        tracep->declBit(c+3082,"ysyxSoCFull asic chipMaster widget_1 monitor d_first_1", false,-1);
        tracep->declQuad(c+19318,"ysyxSoCFull asic chipMaster widget_1 monitor a_set_wo_ready", false,-1, 63,0);
        tracep->declBus(c+17108,"ysyxSoCFull asic chipMaster widget_1 monitor a_opcodes_set_interm", false,-1, 3,0);
        tracep->declBus(c+17109,"ysyxSoCFull asic chipMaster widget_1 monitor a_sizes_set_interm", false,-1, 3,0);
        tracep->declQuad(c+17110,"ysyxSoCFull asic chipMaster widget_1 monitor a_set", false,-1, 63,0);
        tracep->declQuad(c+3083,"ysyxSoCFull asic chipMaster widget_1 monitor d_clr_wo_ready", false,-1, 63,0);
        tracep->declQuad(c+3085,"ysyxSoCFull asic chipMaster widget_1 monitor d_clr", false,-1, 63,0);
        tracep->declBit(c+17112,"ysyxSoCFull asic chipMaster widget_1 monitor same_cycle_resp", false,-1);
        tracep->declBus(c+3087,"ysyxSoCFull asic chipMaster widget_1 monitor a_opcode_lookup", false,-1, 3,0);
        tracep->declBus(c+3088,"ysyxSoCFull asic chipMaster widget_1 monitor a_size_lookup", false,-1, 3,0);
        tracep->declArray(c+17113,"ysyxSoCFull asic chipMaster widget_1 monitor a_opcodes_set", false,-1, 255,0);
        tracep->declArray(c+3089,"ysyxSoCFull asic chipMaster widget_1 monitor d_opcodes_clr", false,-1, 255,0);
        tracep->declArray(c+17121,"ysyxSoCFull asic chipMaster widget_1 monitor a_sizes_set", false,-1, 255,0);
        tracep->declBus(c+3097,"ysyxSoCFull asic chipMaster widget_1 monitor watchdog", false,-1, 31,0);
        tracep->declQuad(c+3098,"ysyxSoCFull asic chipMaster widget_1 monitor inflight_1", false,-1, 63,0);
        tracep->declArray(c+3100,"ysyxSoCFull asic chipMaster widget_1 monitor inflight_sizes_1", false,-1, 255,0);
        tracep->declBus(c+3108,"ysyxSoCFull asic chipMaster widget_1 monitor c_first_counter_1", false,-1, 3,0);
        tracep->declBus(c+3109,"ysyxSoCFull asic chipMaster widget_1 monitor c_first_counter1_1", false,-1, 3,0);
        tracep->declBit(c+3110,"ysyxSoCFull asic chipMaster widget_1 monitor c_first_1", false,-1);
        tracep->declBus(c+3111,"ysyxSoCFull asic chipMaster widget_1 monitor d_first_counter_2", false,-1, 3,0);
        tracep->declBus(c+3112,"ysyxSoCFull asic chipMaster widget_1 monitor d_first_counter1_2", false,-1, 3,0);
        tracep->declBit(c+3113,"ysyxSoCFull asic chipMaster widget_1 monitor d_first_2", false,-1);
        tracep->declQuad(c+16465,"ysyxSoCFull asic chipMaster widget_1 monitor c_set_wo_ready", false,-1, 63,0);
        tracep->declBus(c+16467,"ysyxSoCFull asic chipMaster widget_1 monitor c_sizes_set_interm", false,-1, 3,0);
        tracep->declQuad(c+16468,"ysyxSoCFull asic chipMaster widget_1 monitor c_set", false,-1, 63,0);
        tracep->declQuad(c+3114,"ysyxSoCFull asic chipMaster widget_1 monitor d_clr_wo_ready_1", false,-1, 63,0);
        tracep->declQuad(c+3116,"ysyxSoCFull asic chipMaster widget_1 monitor d_clr_1", false,-1, 63,0);
        tracep->declBit(c+16470,"ysyxSoCFull asic chipMaster widget_1 monitor same_cycle_resp_1", false,-1);
        tracep->declBus(c+3118,"ysyxSoCFull asic chipMaster widget_1 monitor c_size_lookup", false,-1, 3,0);
        tracep->declArray(c+3119,"ysyxSoCFull asic chipMaster widget_1 monitor d_opcodes_clr_1", false,-1, 255,0);
        tracep->declArray(c+16471,"ysyxSoCFull asic chipMaster widget_1 monitor c_sizes_set", false,-1, 255,0);
        tracep->declBus(c+3127,"ysyxSoCFull asic chipMaster widget_1 monitor watchdog_1", false,-1, 31,0);
        tracep->declBit(c+3128,"ysyxSoCFull asic chipMaster widget_1 monitor inflight_2", false,-1);
        tracep->declBus(c+3129,"ysyxSoCFull asic chipMaster widget_1 monitor d_first_counter_3", false,-1, 3,0);
        tracep->declBus(c+3130,"ysyxSoCFull asic chipMaster widget_1 monitor d_first_counter1_3", false,-1, 3,0);
        tracep->declBit(c+3131,"ysyxSoCFull asic chipMaster widget_1 monitor d_first_3", false,-1);
        tracep->declBit(c+3132,"ysyxSoCFull asic chipMaster widget_1 monitor d_set", false,-1);
        tracep->declBit(c+16345,"ysyxSoCFull asic chipMaster widget_1 monitor e_clr", false,-1);
        tracep->declArray(c+20822,"ysyxSoCFull asic chipMaster widget_1 monitor plusarg_reader FORMAT", false,-1, 151,0);
        tracep->declBus(c+20827,"ysyxSoCFull asic chipMaster widget_1 monitor plusarg_reader WIDTH", false,-1, 31,0);
        tracep->declBus(c+20828,"ysyxSoCFull asic chipMaster widget_1 monitor plusarg_reader DEFAULT", false,-1, 31,0);
        tracep->declBus(c+16,"ysyxSoCFull asic chipMaster widget_1 monitor plusarg_reader out", false,-1, 31,0);
        tracep->declBus(c+16,"ysyxSoCFull asic chipMaster widget_1 monitor plusarg_reader myplus", false,-1, 31,0);
        tracep->declArray(c+20822,"ysyxSoCFull asic chipMaster widget_1 monitor plusarg_reader_1 FORMAT", false,-1, 151,0);
        tracep->declBus(c+20827,"ysyxSoCFull asic chipMaster widget_1 monitor plusarg_reader_1 WIDTH", false,-1, 31,0);
        tracep->declBus(c+20828,"ysyxSoCFull asic chipMaster widget_1 monitor plusarg_reader_1 DEFAULT", false,-1, 31,0);
        tracep->declBus(c+17,"ysyxSoCFull asic chipMaster widget_1 monitor plusarg_reader_1 out", false,-1, 31,0);
        tracep->declBus(c+17,"ysyxSoCFull asic chipMaster widget_1 monitor plusarg_reader_1 myplus", false,-1, 31,0);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster widget_1 repeated_repeater clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster widget_1 repeated_repeater reset", false,-1);
        tracep->declBit(c+2896,"ysyxSoCFull asic chipMaster widget_1 repeated_repeater io_repeat", false,-1);
        tracep->declBit(c+263,"ysyxSoCFull asic chipMaster widget_1 repeated_repeater io_enq_ready", false,-1);
        tracep->declBit(c+264,"ysyxSoCFull asic chipMaster widget_1 repeated_repeater io_enq_valid", false,-1);
        tracep->declBus(c+271,"ysyxSoCFull asic chipMaster widget_1 repeated_repeater io_enq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+145,"ysyxSoCFull asic chipMaster widget_1 repeated_repeater io_enq_bits_param", false,-1, 1,0);
        tracep->declBus(c+146,"ysyxSoCFull asic chipMaster widget_1 repeated_repeater io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+272,"ysyxSoCFull asic chipMaster widget_1 repeated_repeater io_enq_bits_source", false,-1, 5,0);
        tracep->declBit(c+266,"ysyxSoCFull asic chipMaster widget_1 repeated_repeater io_enq_bits_denied", false,-1);
        tracep->declQuad(c+267,"ysyxSoCFull asic chipMaster widget_1 repeated_repeater io_enq_bits_data", false,-1, 63,0);
        tracep->declBit(c+269,"ysyxSoCFull asic chipMaster widget_1 repeated_repeater io_enq_bits_corrupt", false,-1);
        tracep->declBit(c+194,"ysyxSoCFull asic chipMaster widget_1 repeated_repeater io_deq_ready", false,-1);
        tracep->declBit(c+195,"ysyxSoCFull asic chipMaster widget_1 repeated_repeater io_deq_valid", false,-1);
        tracep->declBus(c+196,"ysyxSoCFull asic chipMaster widget_1 repeated_repeater io_deq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+197,"ysyxSoCFull asic chipMaster widget_1 repeated_repeater io_deq_bits_param", false,-1, 1,0);
        tracep->declBus(c+198,"ysyxSoCFull asic chipMaster widget_1 repeated_repeater io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+199,"ysyxSoCFull asic chipMaster widget_1 repeated_repeater io_deq_bits_source", false,-1, 5,0);
        tracep->declBit(c+200,"ysyxSoCFull asic chipMaster widget_1 repeated_repeater io_deq_bits_denied", false,-1);
        tracep->declQuad(c+2897,"ysyxSoCFull asic chipMaster widget_1 repeated_repeater io_deq_bits_data", false,-1, 63,0);
        tracep->declBit(c+202,"ysyxSoCFull asic chipMaster widget_1 repeated_repeater io_deq_bits_corrupt", false,-1);
        tracep->declBit(c+3133,"ysyxSoCFull asic chipMaster widget_1 repeated_repeater full", false,-1);
        tracep->declBus(c+3134,"ysyxSoCFull asic chipMaster widget_1 repeated_repeater saved_opcode", false,-1, 2,0);
        tracep->declBus(c+3135,"ysyxSoCFull asic chipMaster widget_1 repeated_repeater saved_param", false,-1, 1,0);
        tracep->declBus(c+3136,"ysyxSoCFull asic chipMaster widget_1 repeated_repeater saved_size", false,-1, 2,0);
        tracep->declBus(c+3137,"ysyxSoCFull asic chipMaster widget_1 repeated_repeater saved_source", false,-1, 5,0);
        tracep->declBit(c+3138,"ysyxSoCFull asic chipMaster widget_1 repeated_repeater saved_denied", false,-1);
        tracep->declQuad(c+3139,"ysyxSoCFull asic chipMaster widget_1 repeated_repeater saved_data", false,-1, 63,0);
        tracep->declBit(c+3141,"ysyxSoCFull asic chipMaster widget_1 repeated_repeater saved_corrupt", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster widget_2 clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster widget_2 reset", false,-1);
        tracep->declBit(c+152,"ysyxSoCFull asic chipMaster widget_2 auto_in_a_ready", false,-1);
        tracep->declBit(c+19093,"ysyxSoCFull asic chipMaster widget_2 auto_in_a_valid", false,-1);
        tracep->declBus(c+19085,"ysyxSoCFull asic chipMaster widget_2 auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+19086,"ysyxSoCFull asic chipMaster widget_2 auto_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+19087,"ysyxSoCFull asic chipMaster widget_2 auto_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+19088,"ysyxSoCFull asic chipMaster widget_2 auto_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+19094,"ysyxSoCFull asic chipMaster widget_2 auto_in_a_bits_address", false,-1, 12,0);
        tracep->declBus(c+19090,"ysyxSoCFull asic chipMaster widget_2 auto_in_a_bits_mask", false,-1, 7,0);
        tracep->declBit(c+135,"ysyxSoCFull asic chipMaster widget_2 auto_in_a_bits_corrupt", false,-1);
        tracep->declBit(c+136,"ysyxSoCFull asic chipMaster widget_2 auto_in_c_ready", false,-1);
        tracep->declBit(c+18114,"ysyxSoCFull asic chipMaster widget_2 auto_in_c_valid", false,-1);
        tracep->declBus(c+137,"ysyxSoCFull asic chipMaster widget_2 auto_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+138,"ysyxSoCFull asic chipMaster widget_2 auto_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+139,"ysyxSoCFull asic chipMaster widget_2 auto_in_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+140,"ysyxSoCFull asic chipMaster widget_2 auto_in_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+153,"ysyxSoCFull asic chipMaster widget_2 auto_in_c_bits_address", false,-1, 12,0);
        tracep->declBit(c+154,"ysyxSoCFull asic chipMaster widget_2 auto_in_d_ready", false,-1);
        tracep->declBit(c+155,"ysyxSoCFull asic chipMaster widget_2 auto_in_d_valid", false,-1);
        tracep->declBus(c+156,"ysyxSoCFull asic chipMaster widget_2 auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+157,"ysyxSoCFull asic chipMaster widget_2 auto_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+158,"ysyxSoCFull asic chipMaster widget_2 auto_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+159,"ysyxSoCFull asic chipMaster widget_2 auto_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+160,"ysyxSoCFull asic chipMaster widget_2 auto_in_d_bits_denied", false,-1);
        tracep->declBit(c+161,"ysyxSoCFull asic chipMaster widget_2 auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+18116,"ysyxSoCFull asic chipMaster widget_2 auto_in_e_valid", false,-1);
        tracep->declBit(c+244,"ysyxSoCFull asic chipMaster widget_2 auto_out_a_ready", false,-1);
        tracep->declBit(c+19143,"ysyxSoCFull asic chipMaster widget_2 auto_out_a_valid", false,-1);
        tracep->declBus(c+19144,"ysyxSoCFull asic chipMaster widget_2 auto_out_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+16842,"ysyxSoCFull asic chipMaster widget_2 auto_out_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+19145,"ysyxSoCFull asic chipMaster widget_2 auto_out_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+19146,"ysyxSoCFull asic chipMaster widget_2 auto_out_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+19147,"ysyxSoCFull asic chipMaster widget_2 auto_out_a_bits_address", false,-1, 12,0);
        tracep->declBus(c+19148,"ysyxSoCFull asic chipMaster widget_2 auto_out_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+245,"ysyxSoCFull asic chipMaster widget_2 auto_out_a_bits_corrupt", false,-1);
        tracep->declBit(c+246,"ysyxSoCFull asic chipMaster widget_2 auto_out_c_ready", false,-1);
        tracep->declBit(c+18118,"ysyxSoCFull asic chipMaster widget_2 auto_out_c_valid", false,-1);
        tracep->declBus(c+247,"ysyxSoCFull asic chipMaster widget_2 auto_out_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+248,"ysyxSoCFull asic chipMaster widget_2 auto_out_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+249,"ysyxSoCFull asic chipMaster widget_2 auto_out_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+250,"ysyxSoCFull asic chipMaster widget_2 auto_out_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+251,"ysyxSoCFull asic chipMaster widget_2 auto_out_c_bits_address", false,-1, 12,0);
        tracep->declBit(c+252,"ysyxSoCFull asic chipMaster widget_2 auto_out_d_ready", false,-1);
        tracep->declBit(c+253,"ysyxSoCFull asic chipMaster widget_2 auto_out_d_valid", false,-1);
        tracep->declBus(c+156,"ysyxSoCFull asic chipMaster widget_2 auto_out_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+157,"ysyxSoCFull asic chipMaster widget_2 auto_out_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+158,"ysyxSoCFull asic chipMaster widget_2 auto_out_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+159,"ysyxSoCFull asic chipMaster widget_2 auto_out_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+160,"ysyxSoCFull asic chipMaster widget_2 auto_out_d_bits_denied", false,-1);
        tracep->declBit(c+254,"ysyxSoCFull asic chipMaster widget_2 auto_out_d_bits_corrupt", false,-1);
        tracep->declBit(c+18116,"ysyxSoCFull asic chipMaster widget_2 auto_out_e_valid", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster widget_2 monitor_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster widget_2 monitor_reset", false,-1);
        tracep->declBit(c+152,"ysyxSoCFull asic chipMaster widget_2 monitor_io_in_a_ready", false,-1);
        tracep->declBit(c+19093,"ysyxSoCFull asic chipMaster widget_2 monitor_io_in_a_valid", false,-1);
        tracep->declBus(c+19085,"ysyxSoCFull asic chipMaster widget_2 monitor_io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+19086,"ysyxSoCFull asic chipMaster widget_2 monitor_io_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+19087,"ysyxSoCFull asic chipMaster widget_2 monitor_io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+19088,"ysyxSoCFull asic chipMaster widget_2 monitor_io_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+19094,"ysyxSoCFull asic chipMaster widget_2 monitor_io_in_a_bits_address", false,-1, 12,0);
        tracep->declBus(c+19090,"ysyxSoCFull asic chipMaster widget_2 monitor_io_in_a_bits_mask", false,-1, 7,0);
        tracep->declBit(c+135,"ysyxSoCFull asic chipMaster widget_2 monitor_io_in_a_bits_corrupt", false,-1);
        tracep->declBit(c+136,"ysyxSoCFull asic chipMaster widget_2 monitor_io_in_c_ready", false,-1);
        tracep->declBit(c+18114,"ysyxSoCFull asic chipMaster widget_2 monitor_io_in_c_valid", false,-1);
        tracep->declBus(c+137,"ysyxSoCFull asic chipMaster widget_2 monitor_io_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+138,"ysyxSoCFull asic chipMaster widget_2 monitor_io_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+139,"ysyxSoCFull asic chipMaster widget_2 monitor_io_in_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+140,"ysyxSoCFull asic chipMaster widget_2 monitor_io_in_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+153,"ysyxSoCFull asic chipMaster widget_2 monitor_io_in_c_bits_address", false,-1, 12,0);
        tracep->declBit(c+154,"ysyxSoCFull asic chipMaster widget_2 monitor_io_in_d_ready", false,-1);
        tracep->declBit(c+3142,"ysyxSoCFull asic chipMaster widget_2 monitor_io_in_d_valid", false,-1);
        tracep->declBus(c+156,"ysyxSoCFull asic chipMaster widget_2 monitor_io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+157,"ysyxSoCFull asic chipMaster widget_2 monitor_io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+158,"ysyxSoCFull asic chipMaster widget_2 monitor_io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+159,"ysyxSoCFull asic chipMaster widget_2 monitor_io_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+160,"ysyxSoCFull asic chipMaster widget_2 monitor_io_in_d_bits_denied", false,-1);
        tracep->declBit(c+3143,"ysyxSoCFull asic chipMaster widget_2 monitor_io_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+18116,"ysyxSoCFull asic chipMaster widget_2 monitor_io_in_e_valid", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_reset", false,-1);
        tracep->declBit(c+19320,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_io_repeat", false,-1);
        tracep->declBit(c+152,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_io_enq_ready", false,-1);
        tracep->declBit(c+19093,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_io_enq_valid", false,-1);
        tracep->declBus(c+19085,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_io_enq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+19086,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_io_enq_bits_param", false,-1, 2,0);
        tracep->declBus(c+19087,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+19088,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_io_enq_bits_source", false,-1, 6,0);
        tracep->declBus(c+19094,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_io_enq_bits_address", false,-1, 12,0);
        tracep->declBus(c+19090,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_io_enq_bits_mask", false,-1, 7,0);
        tracep->declBit(c+135,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_io_enq_bits_corrupt", false,-1);
        tracep->declBit(c+244,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_io_deq_ready", false,-1);
        tracep->declBit(c+19143,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_io_deq_valid", false,-1);
        tracep->declBus(c+19144,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_io_deq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+16842,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_io_deq_bits_param", false,-1, 2,0);
        tracep->declBus(c+19145,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+19146,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_io_deq_bits_source", false,-1, 6,0);
        tracep->declBus(c+19147,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_io_deq_bits_address", false,-1, 12,0);
        tracep->declBus(c+19321,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_io_deq_bits_mask", false,-1, 7,0);
        tracep->declBit(c+245,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_io_deq_bits_corrupt", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_1_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_1_reset", false,-1);
        tracep->declBit(c+3144,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_1_io_repeat", false,-1);
        tracep->declBit(c+136,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_1_io_enq_ready", false,-1);
        tracep->declBit(c+18114,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_1_io_enq_valid", false,-1);
        tracep->declBus(c+137,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_1_io_enq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+138,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_1_io_enq_bits_param", false,-1, 2,0);
        tracep->declBus(c+139,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_1_io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+140,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_1_io_enq_bits_source", false,-1, 6,0);
        tracep->declBus(c+153,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_1_io_enq_bits_address", false,-1, 12,0);
        tracep->declBit(c+246,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_1_io_deq_ready", false,-1);
        tracep->declBit(c+18118,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_1_io_deq_valid", false,-1);
        tracep->declBus(c+247,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_1_io_deq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+248,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_1_io_deq_bits_param", false,-1, 2,0);
        tracep->declBus(c+249,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_1_io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+250,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_1_io_deq_bits_source", false,-1, 6,0);
        tracep->declBus(c+251,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_1_io_deq_bits_address", false,-1, 12,0);
        tracep->declBus(c+19144,"ysyxSoCFull asic chipMaster widget_2 cated_bits_opcode", false,-1, 2,0);
        tracep->declBit(c+19294,"ysyxSoCFull asic chipMaster widget_2 repeat_hasData", false,-1);
        tracep->declBus(c+19145,"ysyxSoCFull asic chipMaster widget_2 cated_bits_size", false,-1, 2,0);
        tracep->declBit(c+19322,"ysyxSoCFull asic chipMaster widget_2 repeat_limit", false,-1);
        tracep->declBit(c+3145,"ysyxSoCFull asic chipMaster widget_2 repeat_count", false,-1);
        tracep->declBit(c+19323,"ysyxSoCFull asic chipMaster widget_2 repeat_last", false,-1);
        tracep->declBit(c+19143,"ysyxSoCFull asic chipMaster widget_2 cated_valid", false,-1);
        tracep->declBus(c+19147,"ysyxSoCFull asic chipMaster widget_2 cated_bits_address", false,-1, 12,0);
        tracep->declBit(c+19324,"ysyxSoCFull asic chipMaster widget_2 repeat_sel", false,-1);
        tracep->declBit(c+17129,"ysyxSoCFull asic chipMaster widget_2 repeat_index", false,-1);
        tracep->declBus(c+19321,"ysyxSoCFull asic chipMaster widget_2 cated_bits_mask", false,-1, 7,0);
        tracep->declBus(c+19325,"ysyxSoCFull asic chipMaster widget_2 repeat_bundleOut_0_a_bits_mask_mux_0", false,-1, 3,0);
        tracep->declBus(c+19326,"ysyxSoCFull asic chipMaster widget_2 repeat_bundleOut_0_a_bits_mask_mux_1", false,-1, 3,0);
        tracep->declBit(c+299,"ysyxSoCFull asic chipMaster widget_2 hasData", false,-1);
        tracep->declBit(c+3146,"ysyxSoCFull asic chipMaster widget_2 limit", false,-1);
        tracep->declBit(c+3147,"ysyxSoCFull asic chipMaster widget_2 count", false,-1);
        tracep->declBit(c+3148,"ysyxSoCFull asic chipMaster widget_2 last", false,-1);
        tracep->declBit(c+3149,"ysyxSoCFull asic chipMaster widget_2 corrupt_reg", false,-1);
        tracep->declBit(c+3143,"ysyxSoCFull asic chipMaster widget_2 corrupt_out", false,-1);
        tracep->declBit(c+3150,"ysyxSoCFull asic chipMaster widget_2 bundleOut_0_d_ready", false,-1);
        tracep->declBus(c+247,"ysyxSoCFull asic chipMaster widget_2 cated_1_bits_opcode", false,-1, 2,0);
        tracep->declBit(c+1670,"ysyxSoCFull asic chipMaster widget_2 repeat_hasData_1", false,-1);
        tracep->declBus(c+249,"ysyxSoCFull asic chipMaster widget_2 cated_1_bits_size", false,-1, 2,0);
        tracep->declBit(c+3151,"ysyxSoCFull asic chipMaster widget_2 repeat_limit_1", false,-1);
        tracep->declBit(c+3152,"ysyxSoCFull asic chipMaster widget_2 repeat_count_1", false,-1);
        tracep->declBit(c+3153,"ysyxSoCFull asic chipMaster widget_2 repeat_last_1", false,-1);
        tracep->declBit(c+18118,"ysyxSoCFull asic chipMaster widget_2 cated_1_valid", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster widget_2 monitor clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster widget_2 monitor reset", false,-1);
        tracep->declBit(c+152,"ysyxSoCFull asic chipMaster widget_2 monitor io_in_a_ready", false,-1);
        tracep->declBit(c+19093,"ysyxSoCFull asic chipMaster widget_2 monitor io_in_a_valid", false,-1);
        tracep->declBus(c+19085,"ysyxSoCFull asic chipMaster widget_2 monitor io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+19086,"ysyxSoCFull asic chipMaster widget_2 monitor io_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+19087,"ysyxSoCFull asic chipMaster widget_2 monitor io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+19088,"ysyxSoCFull asic chipMaster widget_2 monitor io_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+19094,"ysyxSoCFull asic chipMaster widget_2 monitor io_in_a_bits_address", false,-1, 12,0);
        tracep->declBus(c+19090,"ysyxSoCFull asic chipMaster widget_2 monitor io_in_a_bits_mask", false,-1, 7,0);
        tracep->declBit(c+135,"ysyxSoCFull asic chipMaster widget_2 monitor io_in_a_bits_corrupt", false,-1);
        tracep->declBit(c+136,"ysyxSoCFull asic chipMaster widget_2 monitor io_in_c_ready", false,-1);
        tracep->declBit(c+18114,"ysyxSoCFull asic chipMaster widget_2 monitor io_in_c_valid", false,-1);
        tracep->declBus(c+137,"ysyxSoCFull asic chipMaster widget_2 monitor io_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+138,"ysyxSoCFull asic chipMaster widget_2 monitor io_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+139,"ysyxSoCFull asic chipMaster widget_2 monitor io_in_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+140,"ysyxSoCFull asic chipMaster widget_2 monitor io_in_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+153,"ysyxSoCFull asic chipMaster widget_2 monitor io_in_c_bits_address", false,-1, 12,0);
        tracep->declBit(c+154,"ysyxSoCFull asic chipMaster widget_2 monitor io_in_d_ready", false,-1);
        tracep->declBit(c+3142,"ysyxSoCFull asic chipMaster widget_2 monitor io_in_d_valid", false,-1);
        tracep->declBus(c+156,"ysyxSoCFull asic chipMaster widget_2 monitor io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+157,"ysyxSoCFull asic chipMaster widget_2 monitor io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+158,"ysyxSoCFull asic chipMaster widget_2 monitor io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+159,"ysyxSoCFull asic chipMaster widget_2 monitor io_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+160,"ysyxSoCFull asic chipMaster widget_2 monitor io_in_d_bits_denied", false,-1);
        tracep->declBit(c+3143,"ysyxSoCFull asic chipMaster widget_2 monitor io_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+18116,"ysyxSoCFull asic chipMaster widget_2 monitor io_in_e_valid", false,-1);
        tracep->declBus(c+18,"ysyxSoCFull asic chipMaster widget_2 monitor plusarg_reader_out", false,-1, 31,0);
        tracep->declBus(c+19,"ysyxSoCFull asic chipMaster widget_2 monitor plusarg_reader_1_out", false,-1, 31,0);
        tracep->declBit(c+19327,"ysyxSoCFull asic chipMaster widget_2 monitor source_ok", false,-1);
        tracep->declBus(c+19159,"ysyxSoCFull asic chipMaster widget_2 monitor is_aligned_mask", false,-1, 5,0);
        tracep->declBit(c+19328,"ysyxSoCFull asic chipMaster widget_2 monitor is_aligned", false,-1);
        tracep->declBus(c+19161,"ysyxSoCFull asic chipMaster widget_2 monitor mask_sizeOH_shiftAmount", false,-1, 1,0);
        tracep->declBus(c+19162,"ysyxSoCFull asic chipMaster widget_2 monitor mask_sizeOH", false,-1, 2,0);
        tracep->declBit(c+19163,"ysyxSoCFull asic chipMaster widget_2 monitor mask_size", false,-1);
        tracep->declBit(c+19329,"ysyxSoCFull asic chipMaster widget_2 monitor mask_bit", false,-1);
        tracep->declBit(c+19330,"ysyxSoCFull asic chipMaster widget_2 monitor mask_nbit", false,-1);
        tracep->declBit(c+19331,"ysyxSoCFull asic chipMaster widget_2 monitor mask_acc", false,-1);
        tracep->declBit(c+19332,"ysyxSoCFull asic chipMaster widget_2 monitor mask_acc_1", false,-1);
        tracep->declBit(c+19168,"ysyxSoCFull asic chipMaster widget_2 monitor mask_size_1", false,-1);
        tracep->declBit(c+19333,"ysyxSoCFull asic chipMaster widget_2 monitor mask_bit_1", false,-1);
        tracep->declBit(c+19334,"ysyxSoCFull asic chipMaster widget_2 monitor mask_nbit_1", false,-1);
        tracep->declBit(c+19335,"ysyxSoCFull asic chipMaster widget_2 monitor mask_eq_2", false,-1);
        tracep->declBit(c+19336,"ysyxSoCFull asic chipMaster widget_2 monitor mask_acc_2", false,-1);
        tracep->declBit(c+19337,"ysyxSoCFull asic chipMaster widget_2 monitor mask_eq_3", false,-1);
        tracep->declBit(c+19338,"ysyxSoCFull asic chipMaster widget_2 monitor mask_acc_3", false,-1);
        tracep->declBit(c+19339,"ysyxSoCFull asic chipMaster widget_2 monitor mask_eq_4", false,-1);
        tracep->declBit(c+19340,"ysyxSoCFull asic chipMaster widget_2 monitor mask_acc_4", false,-1);
        tracep->declBit(c+19341,"ysyxSoCFull asic chipMaster widget_2 monitor mask_eq_5", false,-1);
        tracep->declBit(c+19342,"ysyxSoCFull asic chipMaster widget_2 monitor mask_acc_5", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull asic chipMaster widget_2 monitor mask_size_2", false,-1);
        tracep->declBit(c+19343,"ysyxSoCFull asic chipMaster widget_2 monitor mask_bit_2", false,-1);
        tracep->declBit(c+19344,"ysyxSoCFull asic chipMaster widget_2 monitor mask_nbit_2", false,-1);
        tracep->declBit(c+19345,"ysyxSoCFull asic chipMaster widget_2 monitor mask_eq_6", false,-1);
        tracep->declBit(c+19346,"ysyxSoCFull asic chipMaster widget_2 monitor mask_lo_lo_lo", false,-1);
        tracep->declBit(c+19347,"ysyxSoCFull asic chipMaster widget_2 monitor mask_eq_7", false,-1);
        tracep->declBit(c+19348,"ysyxSoCFull asic chipMaster widget_2 monitor mask_lo_lo_hi", false,-1);
        tracep->declBit(c+19349,"ysyxSoCFull asic chipMaster widget_2 monitor mask_eq_8", false,-1);
        tracep->declBit(c+19350,"ysyxSoCFull asic chipMaster widget_2 monitor mask_lo_hi_lo", false,-1);
        tracep->declBit(c+19351,"ysyxSoCFull asic chipMaster widget_2 monitor mask_eq_9", false,-1);
        tracep->declBit(c+19352,"ysyxSoCFull asic chipMaster widget_2 monitor mask_lo_hi_hi", false,-1);
        tracep->declBit(c+19353,"ysyxSoCFull asic chipMaster widget_2 monitor mask_eq_10", false,-1);
        tracep->declBit(c+19354,"ysyxSoCFull asic chipMaster widget_2 monitor mask_hi_lo_lo", false,-1);
        tracep->declBit(c+19355,"ysyxSoCFull asic chipMaster widget_2 monitor mask_eq_11", false,-1);
        tracep->declBit(c+19356,"ysyxSoCFull asic chipMaster widget_2 monitor mask_hi_lo_hi", false,-1);
        tracep->declBit(c+19357,"ysyxSoCFull asic chipMaster widget_2 monitor mask_eq_12", false,-1);
        tracep->declBit(c+19358,"ysyxSoCFull asic chipMaster widget_2 monitor mask_hi_hi_lo", false,-1);
        tracep->declBit(c+19359,"ysyxSoCFull asic chipMaster widget_2 monitor mask_eq_13", false,-1);
        tracep->declBit(c+19360,"ysyxSoCFull asic chipMaster widget_2 monitor mask_hi_hi_hi", false,-1);
        tracep->declBus(c+19361,"ysyxSoCFull asic chipMaster widget_2 monitor mask", false,-1, 7,0);
        tracep->declBit(c+3154,"ysyxSoCFull asic chipMaster widget_2 monitor source_ok_1", false,-1);
        tracep->declBit(c+307,"ysyxSoCFull asic chipMaster widget_2 monitor source_ok_2", false,-1);
        tracep->declBus(c+308,"ysyxSoCFull asic chipMaster widget_2 monitor is_aligned_mask_2", false,-1, 5,0);
        tracep->declBit(c+3155,"ysyxSoCFull asic chipMaster widget_2 monitor is_aligned_2", false,-1);
        tracep->declBus(c+19198,"ysyxSoCFull asic chipMaster widget_2 monitor a_first_beats1_decode", false,-1, 2,0);
        tracep->declBit(c+19199,"ysyxSoCFull asic chipMaster widget_2 monitor a_first_beats1_opdata", false,-1);
        tracep->declBus(c+3156,"ysyxSoCFull asic chipMaster widget_2 monitor a_first_counter", false,-1, 2,0);
        tracep->declBus(c+3157,"ysyxSoCFull asic chipMaster widget_2 monitor a_first_counter1", false,-1, 2,0);
        tracep->declBit(c+3158,"ysyxSoCFull asic chipMaster widget_2 monitor a_first", false,-1);
        tracep->declBus(c+3159,"ysyxSoCFull asic chipMaster widget_2 monitor opcode", false,-1, 2,0);
        tracep->declBus(c+3160,"ysyxSoCFull asic chipMaster widget_2 monitor param", false,-1, 2,0);
        tracep->declBus(c+3161,"ysyxSoCFull asic chipMaster widget_2 monitor size", false,-1, 2,0);
        tracep->declBus(c+3162,"ysyxSoCFull asic chipMaster widget_2 monitor source", false,-1, 6,0);
        tracep->declBus(c+3163,"ysyxSoCFull asic chipMaster widget_2 monitor address", false,-1, 12,0);
        tracep->declBus(c+298,"ysyxSoCFull asic chipMaster widget_2 monitor d_first_beats1_decode", false,-1, 2,0);
        tracep->declBit(c+299,"ysyxSoCFull asic chipMaster widget_2 monitor d_first_beats1_opdata", false,-1);
        tracep->declBus(c+3164,"ysyxSoCFull asic chipMaster widget_2 monitor d_first_counter", false,-1, 2,0);
        tracep->declBus(c+3165,"ysyxSoCFull asic chipMaster widget_2 monitor d_first_counter1", false,-1, 2,0);
        tracep->declBit(c+3166,"ysyxSoCFull asic chipMaster widget_2 monitor d_first", false,-1);
        tracep->declBus(c+3167,"ysyxSoCFull asic chipMaster widget_2 monitor opcode_1", false,-1, 2,0);
        tracep->declBus(c+3168,"ysyxSoCFull asic chipMaster widget_2 monitor param_1", false,-1, 1,0);
        tracep->declBus(c+3169,"ysyxSoCFull asic chipMaster widget_2 monitor size_1", false,-1, 2,0);
        tracep->declBus(c+3170,"ysyxSoCFull asic chipMaster widget_2 monitor source_1", false,-1, 6,0);
        tracep->declBit(c+3171,"ysyxSoCFull asic chipMaster widget_2 monitor denied", false,-1);
        tracep->declBus(c+330,"ysyxSoCFull asic chipMaster widget_2 monitor c_first_beats1_decode", false,-1, 2,0);
        tracep->declBit(c+331,"ysyxSoCFull asic chipMaster widget_2 monitor c_first_beats1_opdata", false,-1);
        tracep->declBus(c+3172,"ysyxSoCFull asic chipMaster widget_2 monitor c_first_counter", false,-1, 2,0);
        tracep->declBus(c+3173,"ysyxSoCFull asic chipMaster widget_2 monitor c_first_counter1", false,-1, 2,0);
        tracep->declBit(c+3174,"ysyxSoCFull asic chipMaster widget_2 monitor c_first", false,-1);
        tracep->declBus(c+3175,"ysyxSoCFull asic chipMaster widget_2 monitor opcode_3", false,-1, 2,0);
        tracep->declBus(c+3176,"ysyxSoCFull asic chipMaster widget_2 monitor param_3", false,-1, 2,0);
        tracep->declBus(c+3177,"ysyxSoCFull asic chipMaster widget_2 monitor size_3", false,-1, 2,0);
        tracep->declBus(c+3178,"ysyxSoCFull asic chipMaster widget_2 monitor source_3", false,-1, 6,0);
        tracep->declBus(c+3179,"ysyxSoCFull asic chipMaster widget_2 monitor address_2", false,-1, 12,0);
        tracep->declArray(c+3180,"ysyxSoCFull asic chipMaster widget_2 monitor inflight", false,-1, 127,0);
        tracep->declArray(c+3184,"ysyxSoCFull asic chipMaster widget_2 monitor inflight_opcodes", false,-1, 511,0);
        tracep->declArray(c+3200,"ysyxSoCFull asic chipMaster widget_2 monitor inflight_sizes", false,-1, 511,0);
        tracep->declBus(c+3216,"ysyxSoCFull asic chipMaster widget_2 monitor a_first_counter_1", false,-1, 2,0);
        tracep->declBus(c+3217,"ysyxSoCFull asic chipMaster widget_2 monitor a_first_counter1_1", false,-1, 2,0);
        tracep->declBit(c+3218,"ysyxSoCFull asic chipMaster widget_2 monitor a_first_1", false,-1);
        tracep->declBus(c+3219,"ysyxSoCFull asic chipMaster widget_2 monitor d_first_counter_1", false,-1, 2,0);
        tracep->declBus(c+3220,"ysyxSoCFull asic chipMaster widget_2 monitor d_first_counter1_1", false,-1, 2,0);
        tracep->declBit(c+3221,"ysyxSoCFull asic chipMaster widget_2 monitor d_first_1", false,-1);
        tracep->declArray(c+19362,"ysyxSoCFull asic chipMaster widget_2 monitor a_set_wo_ready", false,-1, 127,0);
        tracep->declBus(c+17130,"ysyxSoCFull asic chipMaster widget_2 monitor a_opcodes_set_interm", false,-1, 3,0);
        tracep->declBus(c+17131,"ysyxSoCFull asic chipMaster widget_2 monitor a_sizes_set_interm", false,-1, 3,0);
        tracep->declArray(c+17132,"ysyxSoCFull asic chipMaster widget_2 monitor a_set", false,-1, 127,0);
        tracep->declArray(c+3222,"ysyxSoCFull asic chipMaster widget_2 monitor d_clr_wo_ready", false,-1, 127,0);
        tracep->declArray(c+3226,"ysyxSoCFull asic chipMaster widget_2 monitor d_clr", false,-1, 127,0);
        tracep->declBit(c+17136,"ysyxSoCFull asic chipMaster widget_2 monitor same_cycle_resp", false,-1);
        tracep->declBus(c+3230,"ysyxSoCFull asic chipMaster widget_2 monitor a_opcode_lookup", false,-1, 3,0);
        tracep->declBus(c+3231,"ysyxSoCFull asic chipMaster widget_2 monitor a_size_lookup", false,-1, 3,0);
        tracep->declArray(c+17137,"ysyxSoCFull asic chipMaster widget_2 monitor a_opcodes_set", false,-1, 511,0);
        tracep->declArray(c+3232,"ysyxSoCFull asic chipMaster widget_2 monitor d_opcodes_clr", false,-1, 511,0);
        tracep->declArray(c+17153,"ysyxSoCFull asic chipMaster widget_2 monitor a_sizes_set", false,-1, 511,0);
        tracep->declBus(c+3248,"ysyxSoCFull asic chipMaster widget_2 monitor watchdog", false,-1, 31,0);
        tracep->declArray(c+3249,"ysyxSoCFull asic chipMaster widget_2 monitor inflight_1", false,-1, 127,0);
        tracep->declArray(c+3253,"ysyxSoCFull asic chipMaster widget_2 monitor inflight_sizes_1", false,-1, 511,0);
        tracep->declBus(c+3269,"ysyxSoCFull asic chipMaster widget_2 monitor c_first_counter_1", false,-1, 2,0);
        tracep->declBus(c+3270,"ysyxSoCFull asic chipMaster widget_2 monitor c_first_counter1_1", false,-1, 2,0);
        tracep->declBit(c+3271,"ysyxSoCFull asic chipMaster widget_2 monitor c_first_1", false,-1);
        tracep->declBus(c+3272,"ysyxSoCFull asic chipMaster widget_2 monitor d_first_counter_2", false,-1, 2,0);
        tracep->declBus(c+3273,"ysyxSoCFull asic chipMaster widget_2 monitor d_first_counter1_2", false,-1, 2,0);
        tracep->declBit(c+3274,"ysyxSoCFull asic chipMaster widget_2 monitor d_first_2", false,-1);
        tracep->declArray(c+16479,"ysyxSoCFull asic chipMaster widget_2 monitor c_set_wo_ready", false,-1, 127,0);
        tracep->declBus(c+16483,"ysyxSoCFull asic chipMaster widget_2 monitor c_sizes_set_interm", false,-1, 3,0);
        tracep->declArray(c+16484,"ysyxSoCFull asic chipMaster widget_2 monitor c_set", false,-1, 127,0);
        tracep->declArray(c+3275,"ysyxSoCFull asic chipMaster widget_2 monitor d_clr_wo_ready_1", false,-1, 127,0);
        tracep->declArray(c+3279,"ysyxSoCFull asic chipMaster widget_2 monitor d_clr_1", false,-1, 127,0);
        tracep->declBit(c+16488,"ysyxSoCFull asic chipMaster widget_2 monitor same_cycle_resp_1", false,-1);
        tracep->declBus(c+3283,"ysyxSoCFull asic chipMaster widget_2 monitor c_size_lookup", false,-1, 3,0);
        tracep->declArray(c+3284,"ysyxSoCFull asic chipMaster widget_2 monitor d_opcodes_clr_1", false,-1, 511,0);
        tracep->declArray(c+16489,"ysyxSoCFull asic chipMaster widget_2 monitor c_sizes_set", false,-1, 511,0);
        tracep->declBus(c+3300,"ysyxSoCFull asic chipMaster widget_2 monitor watchdog_1", false,-1, 31,0);
        tracep->declBit(c+3301,"ysyxSoCFull asic chipMaster widget_2 monitor inflight_2", false,-1);
        tracep->declBus(c+3302,"ysyxSoCFull asic chipMaster widget_2 monitor d_first_counter_3", false,-1, 2,0);
        tracep->declBus(c+3303,"ysyxSoCFull asic chipMaster widget_2 monitor d_first_counter1_3", false,-1, 2,0);
        tracep->declBit(c+3304,"ysyxSoCFull asic chipMaster widget_2 monitor d_first_3", false,-1);
        tracep->declBit(c+3305,"ysyxSoCFull asic chipMaster widget_2 monitor d_set", false,-1);
        tracep->declBit(c+18136,"ysyxSoCFull asic chipMaster widget_2 monitor e_clr", false,-1);
        tracep->declArray(c+20822,"ysyxSoCFull asic chipMaster widget_2 monitor plusarg_reader FORMAT", false,-1, 151,0);
        tracep->declBus(c+20827,"ysyxSoCFull asic chipMaster widget_2 monitor plusarg_reader WIDTH", false,-1, 31,0);
        tracep->declBus(c+20828,"ysyxSoCFull asic chipMaster widget_2 monitor plusarg_reader DEFAULT", false,-1, 31,0);
        tracep->declBus(c+18,"ysyxSoCFull asic chipMaster widget_2 monitor plusarg_reader out", false,-1, 31,0);
        tracep->declBus(c+18,"ysyxSoCFull asic chipMaster widget_2 monitor plusarg_reader myplus", false,-1, 31,0);
        tracep->declArray(c+20822,"ysyxSoCFull asic chipMaster widget_2 monitor plusarg_reader_1 FORMAT", false,-1, 151,0);
        tracep->declBus(c+20827,"ysyxSoCFull asic chipMaster widget_2 monitor plusarg_reader_1 WIDTH", false,-1, 31,0);
        tracep->declBus(c+20828,"ysyxSoCFull asic chipMaster widget_2 monitor plusarg_reader_1 DEFAULT", false,-1, 31,0);
        tracep->declBus(c+19,"ysyxSoCFull asic chipMaster widget_2 monitor plusarg_reader_1 out", false,-1, 31,0);
        tracep->declBus(c+19,"ysyxSoCFull asic chipMaster widget_2 monitor plusarg_reader_1 myplus", false,-1, 31,0);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater reset", false,-1);
        tracep->declBit(c+19320,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater io_repeat", false,-1);
        tracep->declBit(c+152,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater io_enq_ready", false,-1);
        tracep->declBit(c+19093,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater io_enq_valid", false,-1);
        tracep->declBus(c+19085,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater io_enq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+19086,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater io_enq_bits_param", false,-1, 2,0);
        tracep->declBus(c+19087,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+19088,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater io_enq_bits_source", false,-1, 6,0);
        tracep->declBus(c+19094,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater io_enq_bits_address", false,-1, 12,0);
        tracep->declBus(c+19090,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater io_enq_bits_mask", false,-1, 7,0);
        tracep->declBit(c+135,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater io_enq_bits_corrupt", false,-1);
        tracep->declBit(c+244,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater io_deq_ready", false,-1);
        tracep->declBit(c+19143,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater io_deq_valid", false,-1);
        tracep->declBus(c+19144,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater io_deq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+16842,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater io_deq_bits_param", false,-1, 2,0);
        tracep->declBus(c+19145,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+19146,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater io_deq_bits_source", false,-1, 6,0);
        tracep->declBus(c+19147,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater io_deq_bits_address", false,-1, 12,0);
        tracep->declBus(c+19321,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater io_deq_bits_mask", false,-1, 7,0);
        tracep->declBit(c+245,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater io_deq_bits_corrupt", false,-1);
        tracep->declBit(c+3306,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater full", false,-1);
        tracep->declBus(c+3307,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater saved_opcode", false,-1, 2,0);
        tracep->declBus(c+3308,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater saved_param", false,-1, 2,0);
        tracep->declBus(c+3309,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater saved_size", false,-1, 2,0);
        tracep->declBus(c+3310,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater saved_source", false,-1, 6,0);
        tracep->declBus(c+3311,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater saved_address", false,-1, 12,0);
        tracep->declBus(c+3312,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater saved_mask", false,-1, 7,0);
        tracep->declBit(c+3313,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater saved_corrupt", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_1 clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_1 reset", false,-1);
        tracep->declBit(c+3144,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_1 io_repeat", false,-1);
        tracep->declBit(c+136,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_1 io_enq_ready", false,-1);
        tracep->declBit(c+18114,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_1 io_enq_valid", false,-1);
        tracep->declBus(c+137,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_1 io_enq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+138,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_1 io_enq_bits_param", false,-1, 2,0);
        tracep->declBus(c+139,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_1 io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+140,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_1 io_enq_bits_source", false,-1, 6,0);
        tracep->declBus(c+153,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_1 io_enq_bits_address", false,-1, 12,0);
        tracep->declBit(c+246,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_1 io_deq_ready", false,-1);
        tracep->declBit(c+18118,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_1 io_deq_valid", false,-1);
        tracep->declBus(c+247,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_1 io_deq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+248,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_1 io_deq_bits_param", false,-1, 2,0);
        tracep->declBus(c+249,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_1 io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+250,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_1 io_deq_bits_source", false,-1, 6,0);
        tracep->declBus(c+251,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_1 io_deq_bits_address", false,-1, 12,0);
        tracep->declBit(c+3314,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_1 full", false,-1);
        tracep->declBus(c+3315,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_1 saved_opcode", false,-1, 2,0);
        tracep->declBus(c+3316,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_1 saved_param", false,-1, 2,0);
        tracep->declBus(c+3317,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_1 saved_size", false,-1, 2,0);
        tracep->declBus(c+3318,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_1 saved_source", false,-1, 6,0);
        tracep->declBus(c+3319,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_1 saved_address", false,-1, 12,0);
        tracep->declBit(c+20784,"ysyxSoCFull asic axi4xbar clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic axi4xbar reset", false,-1);
        tracep->declBit(c+110,"ysyxSoCFull asic axi4xbar auto_in_awready", false,-1);
        tracep->declBit(c+111,"ysyxSoCFull asic axi4xbar auto_in_awvalid", false,-1);
        tracep->declBus(c+20818,"ysyxSoCFull asic axi4xbar auto_in_awid", false,-1, 3,0);
        tracep->declBus(c+94,"ysyxSoCFull asic axi4xbar auto_in_awaddr", false,-1, 31,0);
        tracep->declBus(c+95,"ysyxSoCFull asic axi4xbar auto_in_awlen", false,-1, 7,0);
        tracep->declBus(c+96,"ysyxSoCFull asic axi4xbar auto_in_awsize", false,-1, 2,0);
        tracep->declBus(c+97,"ysyxSoCFull asic axi4xbar auto_in_awburst", false,-1, 1,0);
        tracep->declBit(c+112,"ysyxSoCFull asic axi4xbar auto_in_wready", false,-1);
        tracep->declBit(c+113,"ysyxSoCFull asic axi4xbar auto_in_wvalid", false,-1);
        tracep->declQuad(c+100,"ysyxSoCFull asic axi4xbar auto_in_wdata", false,-1, 63,0);
        tracep->declBus(c+102,"ysyxSoCFull asic axi4xbar auto_in_wstrb", false,-1, 7,0);
        tracep->declBit(c+103,"ysyxSoCFull asic axi4xbar auto_in_wlast", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull asic axi4xbar auto_in_bready", false,-1);
        tracep->declBit(c+19074,"ysyxSoCFull asic axi4xbar auto_in_bvalid", false,-1);
        tracep->declBus(c+19075,"ysyxSoCFull asic axi4xbar auto_in_bid", false,-1, 3,0);
        tracep->declBus(c+19076,"ysyxSoCFull asic axi4xbar auto_in_bresp", false,-1, 1,0);
        tracep->declBit(c+114,"ysyxSoCFull asic axi4xbar auto_in_arready", false,-1);
        tracep->declBit(c+115,"ysyxSoCFull asic axi4xbar auto_in_arvalid", false,-1);
        tracep->declBus(c+20818,"ysyxSoCFull asic axi4xbar auto_in_arid", false,-1, 3,0);
        tracep->declBus(c+106,"ysyxSoCFull asic axi4xbar auto_in_araddr", false,-1, 31,0);
        tracep->declBus(c+107,"ysyxSoCFull asic axi4xbar auto_in_arlen", false,-1, 7,0);
        tracep->declBus(c+108,"ysyxSoCFull asic axi4xbar auto_in_arsize", false,-1, 2,0);
        tracep->declBus(c+109,"ysyxSoCFull asic axi4xbar auto_in_arburst", false,-1, 1,0);
        tracep->declBit(c+116,"ysyxSoCFull asic axi4xbar auto_in_rready", false,-1);
        tracep->declBit(c+19077,"ysyxSoCFull asic axi4xbar auto_in_rvalid", false,-1);
        tracep->declBus(c+19078,"ysyxSoCFull asic axi4xbar auto_in_rid", false,-1, 3,0);
        tracep->declQuad(c+19079,"ysyxSoCFull asic axi4xbar auto_in_rdata", false,-1, 63,0);
        tracep->declBus(c+19081,"ysyxSoCFull asic axi4xbar auto_in_rresp", false,-1, 1,0);
        tracep->declBit(c+19082,"ysyxSoCFull asic axi4xbar auto_in_rlast", false,-1);
        tracep->declBit(c+117,"ysyxSoCFull asic axi4xbar auto_out_1_awready", false,-1);
        tracep->declBit(c+118,"ysyxSoCFull asic axi4xbar auto_out_1_awvalid", false,-1);
        tracep->declBus(c+20818,"ysyxSoCFull asic axi4xbar auto_out_1_awid", false,-1, 3,0);
        tracep->declBus(c+119,"ysyxSoCFull asic axi4xbar auto_out_1_awaddr", false,-1, 29,0);
        tracep->declBus(c+95,"ysyxSoCFull asic axi4xbar auto_out_1_awlen", false,-1, 7,0);
        tracep->declBus(c+96,"ysyxSoCFull asic axi4xbar auto_out_1_awsize", false,-1, 2,0);
        tracep->declBit(c+120,"ysyxSoCFull asic axi4xbar auto_out_1_wready", false,-1);
        tracep->declBit(c+121,"ysyxSoCFull asic axi4xbar auto_out_1_wvalid", false,-1);
        tracep->declQuad(c+100,"ysyxSoCFull asic axi4xbar auto_out_1_wdata", false,-1, 63,0);
        tracep->declBus(c+102,"ysyxSoCFull asic axi4xbar auto_out_1_wstrb", false,-1, 7,0);
        tracep->declBit(c+16822,"ysyxSoCFull asic axi4xbar auto_out_1_bready", false,-1);
        tracep->declBit(c+122,"ysyxSoCFull asic axi4xbar auto_out_1_bvalid", false,-1);
        tracep->declBus(c+123,"ysyxSoCFull asic axi4xbar auto_out_1_bid", false,-1, 3,0);
        tracep->declBus(c+20816,"ysyxSoCFull asic axi4xbar auto_out_1_bresp", false,-1, 1,0);
        tracep->declBit(c+124,"ysyxSoCFull asic axi4xbar auto_out_1_arready", false,-1);
        tracep->declBit(c+125,"ysyxSoCFull asic axi4xbar auto_out_1_arvalid", false,-1);
        tracep->declBus(c+20818,"ysyxSoCFull asic axi4xbar auto_out_1_arid", false,-1, 3,0);
        tracep->declBus(c+126,"ysyxSoCFull asic axi4xbar auto_out_1_araddr", false,-1, 29,0);
        tracep->declBus(c+107,"ysyxSoCFull asic axi4xbar auto_out_1_arlen", false,-1, 7,0);
        tracep->declBus(c+108,"ysyxSoCFull asic axi4xbar auto_out_1_arsize", false,-1, 2,0);
        tracep->declBit(c+16823,"ysyxSoCFull asic axi4xbar auto_out_1_rready", false,-1);
        tracep->declBit(c+19019,"ysyxSoCFull asic axi4xbar auto_out_1_rvalid", false,-1);
        tracep->declBus(c+127,"ysyxSoCFull asic axi4xbar auto_out_1_rid", false,-1, 3,0);
        tracep->declQuad(c+20788,"ysyxSoCFull asic axi4xbar auto_out_1_rdata", false,-1, 63,0);
        tracep->declBus(c+20816,"ysyxSoCFull asic axi4xbar auto_out_1_rresp", false,-1, 1,0);
        tracep->declBit(c+92,"ysyxSoCFull asic axi4xbar auto_out_0_awready", false,-1);
        tracep->declBit(c+93,"ysyxSoCFull asic axi4xbar auto_out_0_awvalid", false,-1);
        tracep->declBus(c+20818,"ysyxSoCFull asic axi4xbar auto_out_0_awid", false,-1, 3,0);
        tracep->declBus(c+94,"ysyxSoCFull asic axi4xbar auto_out_0_awaddr", false,-1, 31,0);
        tracep->declBus(c+95,"ysyxSoCFull asic axi4xbar auto_out_0_awlen", false,-1, 7,0);
        tracep->declBus(c+96,"ysyxSoCFull asic axi4xbar auto_out_0_awsize", false,-1, 2,0);
        tracep->declBus(c+97,"ysyxSoCFull asic axi4xbar auto_out_0_awburst", false,-1, 1,0);
        tracep->declBit(c+98,"ysyxSoCFull asic axi4xbar auto_out_0_wready", false,-1);
        tracep->declBit(c+99,"ysyxSoCFull asic axi4xbar auto_out_0_wvalid", false,-1);
        tracep->declQuad(c+100,"ysyxSoCFull asic axi4xbar auto_out_0_wdata", false,-1, 63,0);
        tracep->declBus(c+102,"ysyxSoCFull asic axi4xbar auto_out_0_wstrb", false,-1, 7,0);
        tracep->declBit(c+103,"ysyxSoCFull asic axi4xbar auto_out_0_wlast", false,-1);
        tracep->declBit(c+19069,"ysyxSoCFull asic axi4xbar auto_out_0_bready", false,-1);
        tracep->declBit(c+19070,"ysyxSoCFull asic axi4xbar auto_out_0_bvalid", false,-1);
        tracep->declBus(c+16816,"ysyxSoCFull asic axi4xbar auto_out_0_bid", false,-1, 3,0);
        tracep->declBus(c+16817,"ysyxSoCFull asic axi4xbar auto_out_0_bresp", false,-1, 1,0);
        tracep->declBit(c+104,"ysyxSoCFull asic axi4xbar auto_out_0_arready", false,-1);
        tracep->declBit(c+105,"ysyxSoCFull asic axi4xbar auto_out_0_arvalid", false,-1);
        tracep->declBus(c+20818,"ysyxSoCFull asic axi4xbar auto_out_0_arid", false,-1, 3,0);
        tracep->declBus(c+106,"ysyxSoCFull asic axi4xbar auto_out_0_araddr", false,-1, 31,0);
        tracep->declBus(c+107,"ysyxSoCFull asic axi4xbar auto_out_0_arlen", false,-1, 7,0);
        tracep->declBus(c+108,"ysyxSoCFull asic axi4xbar auto_out_0_arsize", false,-1, 2,0);
        tracep->declBus(c+109,"ysyxSoCFull asic axi4xbar auto_out_0_arburst", false,-1, 1,0);
        tracep->declBit(c+19071,"ysyxSoCFull asic axi4xbar auto_out_0_rready", false,-1);
        tracep->declBit(c+19072,"ysyxSoCFull asic axi4xbar auto_out_0_rvalid", false,-1);
        tracep->declBus(c+16818,"ysyxSoCFull asic axi4xbar auto_out_0_rid", false,-1, 3,0);
        tracep->declQuad(c+16819,"ysyxSoCFull asic axi4xbar auto_out_0_rdata", false,-1, 63,0);
        tracep->declBus(c+16821,"ysyxSoCFull asic axi4xbar auto_out_0_rresp", false,-1, 1,0);
        tracep->declBit(c+19073,"ysyxSoCFull asic axi4xbar auto_out_0_rlast", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic axi4xbar awIn_0_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic axi4xbar awIn_0_reset", false,-1);
        tracep->declBit(c+3320,"ysyxSoCFull asic axi4xbar awIn_0_io_enq_ready", false,-1);
        tracep->declBit(c+3321,"ysyxSoCFull asic axi4xbar awIn_0_io_enq_valid", false,-1);
        tracep->declBus(c+3322,"ysyxSoCFull asic axi4xbar awIn_0_io_enq_bits", false,-1, 1,0);
        tracep->declBit(c+3323,"ysyxSoCFull asic axi4xbar awIn_0_io_deq_ready", false,-1);
        tracep->declBit(c+3324,"ysyxSoCFull asic axi4xbar awIn_0_io_deq_valid", false,-1);
        tracep->declBus(c+3325,"ysyxSoCFull asic axi4xbar awIn_0_io_deq_bits", false,-1, 1,0);
        tracep->declBit(c+3326,"ysyxSoCFull asic axi4xbar requestARIO_0_0", false,-1);
        tracep->declBit(c+3327,"ysyxSoCFull asic axi4xbar requestARIO_0_1", false,-1);
        tracep->declBit(c+3328,"ysyxSoCFull asic axi4xbar requestAWIO_0_0", false,-1);
        tracep->declBit(c+3329,"ysyxSoCFull asic axi4xbar requestAWIO_0_1", false,-1);
        tracep->declBit(c+3330,"ysyxSoCFull asic axi4xbar requestWIO_0_0", false,-1);
        tracep->declBit(c+3331,"ysyxSoCFull asic axi4xbar requestWIO_0_1", false,-1);
        tracep->declBit(c+3332,"ysyxSoCFull asic axi4xbar idle_2", false,-1);
        tracep->declBus(c+19366,"ysyxSoCFull asic axi4xbar readys_filter_lo", false,-1, 1,0);
        tracep->declBus(c+3333,"ysyxSoCFull asic axi4xbar readys_mask", false,-1, 1,0);
        tracep->declBus(c+17169,"ysyxSoCFull asic axi4xbar readys_filter_hi", false,-1, 1,0);
        tracep->declBus(c+19367,"ysyxSoCFull asic axi4xbar readys_filter", false,-1, 3,0);
        tracep->declBus(c+19368,"ysyxSoCFull asic axi4xbar readys_unready", false,-1, 3,0);
        tracep->declBus(c+19369,"ysyxSoCFull asic axi4xbar readys_readys", false,-1, 1,0);
        tracep->declBit(c+19370,"ysyxSoCFull asic axi4xbar readys_2_0", false,-1);
        tracep->declBit(c+19371,"ysyxSoCFull asic axi4xbar winner_2_0", false,-1);
        tracep->declBit(c+3334,"ysyxSoCFull asic axi4xbar state_2_0", false,-1);
        tracep->declBit(c+19372,"ysyxSoCFull asic axi4xbar muxState_2_0", false,-1);
        tracep->declBit(c+19373,"ysyxSoCFull asic axi4xbar readys_2_1", false,-1);
        tracep->declBit(c+19374,"ysyxSoCFull asic axi4xbar winner_2_1", false,-1);
        tracep->declBit(c+3335,"ysyxSoCFull asic axi4xbar state_2_1", false,-1);
        tracep->declBit(c+19375,"ysyxSoCFull asic axi4xbar muxState_2_1", false,-1);
        tracep->declBus(c+19376,"ysyxSoCFull asic axi4xbar in_0_rid", false,-1, 3,0);
        tracep->declBit(c+3336,"ysyxSoCFull asic axi4xbar idle_3", false,-1);
        tracep->declBus(c+19377,"ysyxSoCFull asic axi4xbar readys_filter_lo_1", false,-1, 1,0);
        tracep->declBus(c+3337,"ysyxSoCFull asic axi4xbar readys_mask_1", false,-1, 1,0);
        tracep->declBus(c+17170,"ysyxSoCFull asic axi4xbar readys_filter_hi_1", false,-1, 1,0);
        tracep->declBus(c+19378,"ysyxSoCFull asic axi4xbar readys_filter_1", false,-1, 3,0);
        tracep->declBus(c+19379,"ysyxSoCFull asic axi4xbar readys_unready_1", false,-1, 3,0);
        tracep->declBus(c+19380,"ysyxSoCFull asic axi4xbar readys_readys_1", false,-1, 1,0);
        tracep->declBit(c+19381,"ysyxSoCFull asic axi4xbar readys_3_0", false,-1);
        tracep->declBit(c+19382,"ysyxSoCFull asic axi4xbar winner_3_0", false,-1);
        tracep->declBit(c+3338,"ysyxSoCFull asic axi4xbar state_3_0", false,-1);
        tracep->declBit(c+19383,"ysyxSoCFull asic axi4xbar muxState_3_0", false,-1);
        tracep->declBit(c+19384,"ysyxSoCFull asic axi4xbar readys_3_1", false,-1);
        tracep->declBit(c+19385,"ysyxSoCFull asic axi4xbar winner_3_1", false,-1);
        tracep->declBit(c+3339,"ysyxSoCFull asic axi4xbar state_3_1", false,-1);
        tracep->declBit(c+19386,"ysyxSoCFull asic axi4xbar muxState_3_1", false,-1);
        tracep->declBus(c+19387,"ysyxSoCFull asic axi4xbar in_0_bid", false,-1, 3,0);
        tracep->declBus(c+20830,"ysyxSoCFull asic axi4xbar arSel", false,-1, 15,0);
        tracep->declBus(c+20830,"ysyxSoCFull asic axi4xbar awSel", false,-1, 15,0);
        tracep->declBus(c+19388,"ysyxSoCFull asic axi4xbar rSel", false,-1, 15,0);
        tracep->declBus(c+19389,"ysyxSoCFull asic axi4xbar bSel", false,-1, 15,0);
        tracep->declBit(c+3340,"ysyxSoCFull asic axi4xbar arTag", false,-1);
        tracep->declBit(c+3341,"ysyxSoCFull asic axi4xbar awTag", false,-1);
        tracep->declBit(c+3342,"ysyxSoCFull asic axi4xbar in_0_arready", false,-1);
        tracep->declBus(c+3343,"ysyxSoCFull asic axi4xbar arFIFOMap_15_count", false,-1, 2,0);
        tracep->declBit(c+3344,"ysyxSoCFull asic axi4xbar arFIFOMap_15_last", false,-1);
        tracep->declBit(c+3345,"ysyxSoCFull asic axi4xbar arFIFOMap_15_portMatch", false,-1);
        tracep->declBit(c+3346,"ysyxSoCFull asic axi4xbar arFIFOMap_15", false,-1);
        tracep->declBus(c+3347,"ysyxSoCFull asic axi4xbar arFIFOMap_14_count", false,-1, 2,0);
        tracep->declBit(c+3348,"ysyxSoCFull asic axi4xbar arFIFOMap_14_last", false,-1);
        tracep->declBit(c+3349,"ysyxSoCFull asic axi4xbar arFIFOMap_14_portMatch", false,-1);
        tracep->declBit(c+3350,"ysyxSoCFull asic axi4xbar arFIFOMap_14", false,-1);
        tracep->declBus(c+3351,"ysyxSoCFull asic axi4xbar arFIFOMap_13_count", false,-1, 2,0);
        tracep->declBit(c+3352,"ysyxSoCFull asic axi4xbar arFIFOMap_13_last", false,-1);
        tracep->declBit(c+3353,"ysyxSoCFull asic axi4xbar arFIFOMap_13_portMatch", false,-1);
        tracep->declBit(c+3354,"ysyxSoCFull asic axi4xbar arFIFOMap_13", false,-1);
        tracep->declBus(c+3355,"ysyxSoCFull asic axi4xbar arFIFOMap_12_count", false,-1, 2,0);
        tracep->declBit(c+3356,"ysyxSoCFull asic axi4xbar arFIFOMap_12_last", false,-1);
        tracep->declBit(c+3357,"ysyxSoCFull asic axi4xbar arFIFOMap_12_portMatch", false,-1);
        tracep->declBit(c+3358,"ysyxSoCFull asic axi4xbar arFIFOMap_12", false,-1);
        tracep->declBus(c+3359,"ysyxSoCFull asic axi4xbar arFIFOMap_11_count", false,-1, 2,0);
        tracep->declBit(c+3360,"ysyxSoCFull asic axi4xbar arFIFOMap_11_last", false,-1);
        tracep->declBit(c+3361,"ysyxSoCFull asic axi4xbar arFIFOMap_11_portMatch", false,-1);
        tracep->declBit(c+3362,"ysyxSoCFull asic axi4xbar arFIFOMap_11", false,-1);
        tracep->declBus(c+3363,"ysyxSoCFull asic axi4xbar arFIFOMap_10_count", false,-1, 2,0);
        tracep->declBit(c+3364,"ysyxSoCFull asic axi4xbar arFIFOMap_10_last", false,-1);
        tracep->declBit(c+3365,"ysyxSoCFull asic axi4xbar arFIFOMap_10_portMatch", false,-1);
        tracep->declBit(c+3366,"ysyxSoCFull asic axi4xbar arFIFOMap_10", false,-1);
        tracep->declBus(c+3367,"ysyxSoCFull asic axi4xbar arFIFOMap_9_count", false,-1, 2,0);
        tracep->declBit(c+3368,"ysyxSoCFull asic axi4xbar arFIFOMap_9_last", false,-1);
        tracep->declBit(c+3369,"ysyxSoCFull asic axi4xbar arFIFOMap_9_portMatch", false,-1);
        tracep->declBit(c+3370,"ysyxSoCFull asic axi4xbar arFIFOMap_9", false,-1);
        tracep->declBus(c+3371,"ysyxSoCFull asic axi4xbar arFIFOMap_8_count", false,-1, 2,0);
        tracep->declBit(c+3372,"ysyxSoCFull asic axi4xbar arFIFOMap_8_last", false,-1);
        tracep->declBit(c+3373,"ysyxSoCFull asic axi4xbar arFIFOMap_8_portMatch", false,-1);
        tracep->declBit(c+3374,"ysyxSoCFull asic axi4xbar arFIFOMap_8", false,-1);
        tracep->declBus(c+3375,"ysyxSoCFull asic axi4xbar arFIFOMap_7_count", false,-1, 2,0);
        tracep->declBit(c+3376,"ysyxSoCFull asic axi4xbar arFIFOMap_7_last", false,-1);
        tracep->declBit(c+3377,"ysyxSoCFull asic axi4xbar arFIFOMap_7_portMatch", false,-1);
        tracep->declBit(c+3378,"ysyxSoCFull asic axi4xbar arFIFOMap_7", false,-1);
        tracep->declBus(c+3379,"ysyxSoCFull asic axi4xbar arFIFOMap_6_count", false,-1, 2,0);
        tracep->declBit(c+3380,"ysyxSoCFull asic axi4xbar arFIFOMap_6_last", false,-1);
        tracep->declBit(c+3381,"ysyxSoCFull asic axi4xbar arFIFOMap_6_portMatch", false,-1);
        tracep->declBit(c+3382,"ysyxSoCFull asic axi4xbar arFIFOMap_6", false,-1);
        tracep->declBus(c+3383,"ysyxSoCFull asic axi4xbar arFIFOMap_5_count", false,-1, 2,0);
        tracep->declBit(c+3384,"ysyxSoCFull asic axi4xbar arFIFOMap_5_last", false,-1);
        tracep->declBit(c+3385,"ysyxSoCFull asic axi4xbar arFIFOMap_5_portMatch", false,-1);
        tracep->declBit(c+3386,"ysyxSoCFull asic axi4xbar arFIFOMap_5", false,-1);
        tracep->declBus(c+3387,"ysyxSoCFull asic axi4xbar arFIFOMap_4_count", false,-1, 2,0);
        tracep->declBit(c+3388,"ysyxSoCFull asic axi4xbar arFIFOMap_4_last", false,-1);
        tracep->declBit(c+3389,"ysyxSoCFull asic axi4xbar arFIFOMap_4_portMatch", false,-1);
        tracep->declBit(c+3390,"ysyxSoCFull asic axi4xbar arFIFOMap_4", false,-1);
        tracep->declBus(c+3391,"ysyxSoCFull asic axi4xbar arFIFOMap_3_count", false,-1, 2,0);
        tracep->declBit(c+3392,"ysyxSoCFull asic axi4xbar arFIFOMap_3_last", false,-1);
        tracep->declBit(c+3393,"ysyxSoCFull asic axi4xbar arFIFOMap_3_portMatch", false,-1);
        tracep->declBit(c+3394,"ysyxSoCFull asic axi4xbar arFIFOMap_3", false,-1);
        tracep->declBus(c+3395,"ysyxSoCFull asic axi4xbar arFIFOMap_2_count", false,-1, 2,0);
        tracep->declBit(c+3396,"ysyxSoCFull asic axi4xbar arFIFOMap_2_last", false,-1);
        tracep->declBit(c+3397,"ysyxSoCFull asic axi4xbar arFIFOMap_2_portMatch", false,-1);
        tracep->declBit(c+3398,"ysyxSoCFull asic axi4xbar arFIFOMap_2", false,-1);
        tracep->declBus(c+3399,"ysyxSoCFull asic axi4xbar arFIFOMap_1_count", false,-1, 2,0);
        tracep->declBit(c+3400,"ysyxSoCFull asic axi4xbar arFIFOMap_1_last", false,-1);
        tracep->declBit(c+3401,"ysyxSoCFull asic axi4xbar arFIFOMap_1_portMatch", false,-1);
        tracep->declBit(c+3402,"ysyxSoCFull asic axi4xbar arFIFOMap_1", false,-1);
        tracep->declBus(c+3403,"ysyxSoCFull asic axi4xbar arFIFOMap_0_count", false,-1, 2,0);
        tracep->declBit(c+3404,"ysyxSoCFull asic axi4xbar arFIFOMap_0_last", false,-1);
        tracep->declBit(c+3405,"ysyxSoCFull asic axi4xbar arFIFOMap_0_portMatch", false,-1);
        tracep->declBit(c+3406,"ysyxSoCFull asic axi4xbar arFIFOMap_0", false,-1);
        tracep->declBit(c+3407,"ysyxSoCFull asic axi4xbar io_in_0_arready", false,-1);
        tracep->declBit(c+19390,"ysyxSoCFull asic axi4xbar anyValid", false,-1);
        tracep->declBit(c+17171,"ysyxSoCFull asic axi4xbar in_0_rvalid", false,-1);
        tracep->declBit(c+19391,"ysyxSoCFull asic axi4xbar in_0_rlast", false,-1);
        tracep->declBit(c+3408,"ysyxSoCFull asic axi4xbar in_0_awready", false,-1);
        tracep->declBit(c+3409,"ysyxSoCFull asic axi4xbar latched", false,-1);
        tracep->declBus(c+3410,"ysyxSoCFull asic axi4xbar awFIFOMap_15_count", false,-1, 2,0);
        tracep->declBit(c+3411,"ysyxSoCFull asic axi4xbar awFIFOMap_15_last", false,-1);
        tracep->declBit(c+3412,"ysyxSoCFull asic axi4xbar awFIFOMap_15_portMatch", false,-1);
        tracep->declBit(c+3413,"ysyxSoCFull asic axi4xbar awFIFOMap_15", false,-1);
        tracep->declBus(c+3414,"ysyxSoCFull asic axi4xbar awFIFOMap_14_count", false,-1, 2,0);
        tracep->declBit(c+3415,"ysyxSoCFull asic axi4xbar awFIFOMap_14_last", false,-1);
        tracep->declBit(c+3416,"ysyxSoCFull asic axi4xbar awFIFOMap_14_portMatch", false,-1);
        tracep->declBit(c+3417,"ysyxSoCFull asic axi4xbar awFIFOMap_14", false,-1);
        tracep->declBus(c+3418,"ysyxSoCFull asic axi4xbar awFIFOMap_13_count", false,-1, 2,0);
        tracep->declBit(c+3419,"ysyxSoCFull asic axi4xbar awFIFOMap_13_last", false,-1);
        tracep->declBit(c+3420,"ysyxSoCFull asic axi4xbar awFIFOMap_13_portMatch", false,-1);
        tracep->declBit(c+3421,"ysyxSoCFull asic axi4xbar awFIFOMap_13", false,-1);
        tracep->declBus(c+3422,"ysyxSoCFull asic axi4xbar awFIFOMap_12_count", false,-1, 2,0);
        tracep->declBit(c+3423,"ysyxSoCFull asic axi4xbar awFIFOMap_12_last", false,-1);
        tracep->declBit(c+3424,"ysyxSoCFull asic axi4xbar awFIFOMap_12_portMatch", false,-1);
        tracep->declBit(c+3425,"ysyxSoCFull asic axi4xbar awFIFOMap_12", false,-1);
        tracep->declBus(c+3426,"ysyxSoCFull asic axi4xbar awFIFOMap_11_count", false,-1, 2,0);
        tracep->declBit(c+3427,"ysyxSoCFull asic axi4xbar awFIFOMap_11_last", false,-1);
        tracep->declBit(c+3428,"ysyxSoCFull asic axi4xbar awFIFOMap_11_portMatch", false,-1);
        tracep->declBit(c+3429,"ysyxSoCFull asic axi4xbar awFIFOMap_11", false,-1);
        tracep->declBus(c+3430,"ysyxSoCFull asic axi4xbar awFIFOMap_10_count", false,-1, 2,0);
        tracep->declBit(c+3431,"ysyxSoCFull asic axi4xbar awFIFOMap_10_last", false,-1);
        tracep->declBit(c+3432,"ysyxSoCFull asic axi4xbar awFIFOMap_10_portMatch", false,-1);
        tracep->declBit(c+3433,"ysyxSoCFull asic axi4xbar awFIFOMap_10", false,-1);
        tracep->declBus(c+3434,"ysyxSoCFull asic axi4xbar awFIFOMap_9_count", false,-1, 2,0);
        tracep->declBit(c+3435,"ysyxSoCFull asic axi4xbar awFIFOMap_9_last", false,-1);
        tracep->declBit(c+3436,"ysyxSoCFull asic axi4xbar awFIFOMap_9_portMatch", false,-1);
        tracep->declBit(c+3437,"ysyxSoCFull asic axi4xbar awFIFOMap_9", false,-1);
        tracep->declBus(c+3438,"ysyxSoCFull asic axi4xbar awFIFOMap_8_count", false,-1, 2,0);
        tracep->declBit(c+3439,"ysyxSoCFull asic axi4xbar awFIFOMap_8_last", false,-1);
        tracep->declBit(c+3440,"ysyxSoCFull asic axi4xbar awFIFOMap_8_portMatch", false,-1);
        tracep->declBit(c+3441,"ysyxSoCFull asic axi4xbar awFIFOMap_8", false,-1);
        tracep->declBus(c+3442,"ysyxSoCFull asic axi4xbar awFIFOMap_7_count", false,-1, 2,0);
        tracep->declBit(c+3443,"ysyxSoCFull asic axi4xbar awFIFOMap_7_last", false,-1);
        tracep->declBit(c+3444,"ysyxSoCFull asic axi4xbar awFIFOMap_7_portMatch", false,-1);
        tracep->declBit(c+3445,"ysyxSoCFull asic axi4xbar awFIFOMap_7", false,-1);
        tracep->declBus(c+3446,"ysyxSoCFull asic axi4xbar awFIFOMap_6_count", false,-1, 2,0);
        tracep->declBit(c+3447,"ysyxSoCFull asic axi4xbar awFIFOMap_6_last", false,-1);
        tracep->declBit(c+3448,"ysyxSoCFull asic axi4xbar awFIFOMap_6_portMatch", false,-1);
        tracep->declBit(c+3449,"ysyxSoCFull asic axi4xbar awFIFOMap_6", false,-1);
        tracep->declBus(c+3450,"ysyxSoCFull asic axi4xbar awFIFOMap_5_count", false,-1, 2,0);
        tracep->declBit(c+3451,"ysyxSoCFull asic axi4xbar awFIFOMap_5_last", false,-1);
        tracep->declBit(c+3452,"ysyxSoCFull asic axi4xbar awFIFOMap_5_portMatch", false,-1);
        tracep->declBit(c+3453,"ysyxSoCFull asic axi4xbar awFIFOMap_5", false,-1);
        tracep->declBus(c+3454,"ysyxSoCFull asic axi4xbar awFIFOMap_4_count", false,-1, 2,0);
        tracep->declBit(c+3455,"ysyxSoCFull asic axi4xbar awFIFOMap_4_last", false,-1);
        tracep->declBit(c+3456,"ysyxSoCFull asic axi4xbar awFIFOMap_4_portMatch", false,-1);
        tracep->declBit(c+3457,"ysyxSoCFull asic axi4xbar awFIFOMap_4", false,-1);
        tracep->declBus(c+3458,"ysyxSoCFull asic axi4xbar awFIFOMap_3_count", false,-1, 2,0);
        tracep->declBit(c+3459,"ysyxSoCFull asic axi4xbar awFIFOMap_3_last", false,-1);
        tracep->declBit(c+3460,"ysyxSoCFull asic axi4xbar awFIFOMap_3_portMatch", false,-1);
        tracep->declBit(c+3461,"ysyxSoCFull asic axi4xbar awFIFOMap_3", false,-1);
        tracep->declBus(c+3462,"ysyxSoCFull asic axi4xbar awFIFOMap_2_count", false,-1, 2,0);
        tracep->declBit(c+3463,"ysyxSoCFull asic axi4xbar awFIFOMap_2_last", false,-1);
        tracep->declBit(c+3464,"ysyxSoCFull asic axi4xbar awFIFOMap_2_portMatch", false,-1);
        tracep->declBit(c+3465,"ysyxSoCFull asic axi4xbar awFIFOMap_2", false,-1);
        tracep->declBus(c+3466,"ysyxSoCFull asic axi4xbar awFIFOMap_1_count", false,-1, 2,0);
        tracep->declBit(c+3467,"ysyxSoCFull asic axi4xbar awFIFOMap_1_last", false,-1);
        tracep->declBit(c+3468,"ysyxSoCFull asic axi4xbar awFIFOMap_1_portMatch", false,-1);
        tracep->declBit(c+3469,"ysyxSoCFull asic axi4xbar awFIFOMap_1", false,-1);
        tracep->declBus(c+3470,"ysyxSoCFull asic axi4xbar awFIFOMap_0_count", false,-1, 2,0);
        tracep->declBit(c+3471,"ysyxSoCFull asic axi4xbar awFIFOMap_0_last", false,-1);
        tracep->declBit(c+3472,"ysyxSoCFull asic axi4xbar awFIFOMap_0_portMatch", false,-1);
        tracep->declBit(c+3473,"ysyxSoCFull asic axi4xbar awFIFOMap_0", false,-1);
        tracep->declBit(c+3474,"ysyxSoCFull asic axi4xbar io_in_0_awready", false,-1);
        tracep->declBit(c+19392,"ysyxSoCFull asic axi4xbar anyValid_1", false,-1);
        tracep->declBit(c+17172,"ysyxSoCFull asic axi4xbar in_0_bvalid", false,-1);
        tracep->declBit(c+3475,"ysyxSoCFull asic axi4xbar in_0_arvalid", false,-1);
        tracep->declBit(c+3476,"ysyxSoCFull asic axi4xbar in_0_awvalid", false,-1);
        tracep->declBit(c+3477,"ysyxSoCFull asic axi4xbar in_0_wvalid", false,-1);
        tracep->declBit(c+3478,"ysyxSoCFull asic axi4xbar in_0_wready", false,-1);
        tracep->declBit(c+3479,"ysyxSoCFull asic axi4xbar portsAROI_filtered_0_valid", false,-1);
        tracep->declBit(c+3480,"ysyxSoCFull asic axi4xbar portsAROI_filtered_1_valid", false,-1);
        tracep->declBit(c+3481,"ysyxSoCFull asic axi4xbar portsAWOI_filtered_0_valid", false,-1);
        tracep->declBit(c+3482,"ysyxSoCFull asic axi4xbar portsAWOI_filtered_1_valid", false,-1);
        tracep->declBit(c+17173,"ysyxSoCFull asic axi4xbar allowed__0", false,-1);
        tracep->declBit(c+17174,"ysyxSoCFull asic axi4xbar allowed__1", false,-1);
        tracep->declBit(c+17175,"ysyxSoCFull asic axi4xbar allowed_1_0", false,-1);
        tracep->declBit(c+16822,"ysyxSoCFull asic axi4xbar allowed_1_1", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic axi4xbar awIn_0 clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic axi4xbar awIn_0 reset", false,-1);
        tracep->declBit(c+3320,"ysyxSoCFull asic axi4xbar awIn_0 io_enq_ready", false,-1);
        tracep->declBit(c+3321,"ysyxSoCFull asic axi4xbar awIn_0 io_enq_valid", false,-1);
        tracep->declBus(c+3322,"ysyxSoCFull asic axi4xbar awIn_0 io_enq_bits", false,-1, 1,0);
        tracep->declBit(c+3323,"ysyxSoCFull asic axi4xbar awIn_0 io_deq_ready", false,-1);
        tracep->declBit(c+3324,"ysyxSoCFull asic axi4xbar awIn_0 io_deq_valid", false,-1);
        tracep->declBus(c+3325,"ysyxSoCFull asic axi4xbar awIn_0 io_deq_bits", false,-1, 1,0);
        {int i; for (i=0; i<2; i++) {
                tracep->declBus(c+3483+i*1,"ysyxSoCFull asic axi4xbar awIn_0 ram", true,(i+0), 1,0);}}
        tracep->declBus(c+3485,"ysyxSoCFull asic axi4xbar awIn_0 ram_io_deq_bits_MPORT_data", false,-1, 1,0);
        tracep->declBit(c+3486,"ysyxSoCFull asic axi4xbar awIn_0 ram_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+3322,"ysyxSoCFull asic axi4xbar awIn_0 ram_MPORT_data", false,-1, 1,0);
        tracep->declBit(c+3487,"ysyxSoCFull asic axi4xbar awIn_0 ram_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull asic axi4xbar awIn_0 ram_MPORT_mask", false,-1);
        tracep->declBit(c+3488,"ysyxSoCFull asic axi4xbar awIn_0 ram_MPORT_en", false,-1);
        tracep->declBit(c+3487,"ysyxSoCFull asic axi4xbar awIn_0 enq_ptr_value", false,-1);
        tracep->declBit(c+3486,"ysyxSoCFull asic axi4xbar awIn_0 deq_ptr_value", false,-1);
        tracep->declBit(c+3489,"ysyxSoCFull asic axi4xbar awIn_0 maybe_full", false,-1);
        tracep->declBit(c+3490,"ysyxSoCFull asic axi4xbar awIn_0 ptr_match", false,-1);
        tracep->declBit(c+3491,"ysyxSoCFull asic axi4xbar awIn_0 empty", false,-1);
        tracep->declBit(c+3492,"ysyxSoCFull asic axi4xbar awIn_0 full", false,-1);
        tracep->declBit(c+3493,"ysyxSoCFull asic axi4xbar awIn_0 do_enq", false,-1);
        tracep->declBit(c+3494,"ysyxSoCFull asic axi4xbar awIn_0 do_deq", false,-1);
        tracep->declBit(c+128,"ysyxSoCFull asic apbxbar auto_in_psel", false,-1);
        tracep->declBit(c+129,"ysyxSoCFull asic apbxbar auto_in_penable", false,-1);
        tracep->declBit(c+130,"ysyxSoCFull asic apbxbar auto_in_pwrite", false,-1);
        tracep->declBus(c+19020,"ysyxSoCFull asic apbxbar auto_in_paddr", false,-1, 29,0);
        tracep->declBus(c+131,"ysyxSoCFull asic apbxbar auto_in_pwdata", false,-1, 31,0);
        tracep->declBus(c+132,"ysyxSoCFull asic apbxbar auto_in_pstrb", false,-1, 3,0);
        tracep->declBit(c+19021,"ysyxSoCFull asic apbxbar auto_in_pready", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic apbxbar auto_in_pslverr", false,-1);
        tracep->declBus(c+20790,"ysyxSoCFull asic apbxbar auto_in_prdata", false,-1, 31,0);
        tracep->declBit(c+19022,"ysyxSoCFull asic apbxbar auto_out_1_psel", false,-1);
        tracep->declBit(c+19023,"ysyxSoCFull asic apbxbar auto_out_1_penable", false,-1);
        tracep->declBit(c+130,"ysyxSoCFull asic apbxbar auto_out_1_pwrite", false,-1);
        tracep->declBus(c+19024,"ysyxSoCFull asic apbxbar auto_out_1_paddr", false,-1, 28,0);
        tracep->declBus(c+131,"ysyxSoCFull asic apbxbar auto_out_1_pwdata", false,-1, 31,0);
        tracep->declBus(c+132,"ysyxSoCFull asic apbxbar auto_out_1_pstrb", false,-1, 3,0);
        tracep->declBit(c+19025,"ysyxSoCFull asic apbxbar auto_out_1_pready", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic apbxbar auto_out_1_pslverr", false,-1);
        tracep->declBus(c+20791,"ysyxSoCFull asic apbxbar auto_out_1_prdata", false,-1, 31,0);
        tracep->declBit(c+19026,"ysyxSoCFull asic apbxbar auto_out_0_psel", false,-1);
        tracep->declBit(c+19027,"ysyxSoCFull asic apbxbar auto_out_0_penable", false,-1);
        tracep->declBit(c+130,"ysyxSoCFull asic apbxbar auto_out_0_pwrite", false,-1);
        tracep->declBus(c+19020,"ysyxSoCFull asic apbxbar auto_out_0_paddr", false,-1, 29,0);
        tracep->declBus(c+131,"ysyxSoCFull asic apbxbar auto_out_0_pwdata", false,-1, 31,0);
        tracep->declBus(c+132,"ysyxSoCFull asic apbxbar auto_out_0_pstrb", false,-1, 3,0);
        tracep->declBit(c+19028,"ysyxSoCFull asic apbxbar auto_out_0_pready", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic apbxbar auto_out_0_pslverr", false,-1);
        tracep->declBus(c+133,"ysyxSoCFull asic apbxbar auto_out_0_prdata", false,-1, 31,0);
        tracep->declBit(c+19029,"ysyxSoCFull asic apbxbar sel_0", false,-1);
        tracep->declBit(c+19030,"ysyxSoCFull asic apbxbar sel_1", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic cpu clock", false,-1);
        tracep->declBit(c+18986,"ysyxSoCFull asic cpu reset", false,-1);
        tracep->declBit(c+110,"ysyxSoCFull asic cpu auto_master_out_awready", false,-1);
        tracep->declBit(c+111,"ysyxSoCFull asic cpu auto_master_out_awvalid", false,-1);
        tracep->declBus(c+20818,"ysyxSoCFull asic cpu auto_master_out_awid", false,-1, 3,0);
        tracep->declBus(c+94,"ysyxSoCFull asic cpu auto_master_out_awaddr", false,-1, 31,0);
        tracep->declBus(c+95,"ysyxSoCFull asic cpu auto_master_out_awlen", false,-1, 7,0);
        tracep->declBus(c+96,"ysyxSoCFull asic cpu auto_master_out_awsize", false,-1, 2,0);
        tracep->declBus(c+97,"ysyxSoCFull asic cpu auto_master_out_awburst", false,-1, 1,0);
        tracep->declBit(c+112,"ysyxSoCFull asic cpu auto_master_out_wready", false,-1);
        tracep->declBit(c+113,"ysyxSoCFull asic cpu auto_master_out_wvalid", false,-1);
        tracep->declQuad(c+100,"ysyxSoCFull asic cpu auto_master_out_wdata", false,-1, 63,0);
        tracep->declBus(c+102,"ysyxSoCFull asic cpu auto_master_out_wstrb", false,-1, 7,0);
        tracep->declBit(c+103,"ysyxSoCFull asic cpu auto_master_out_wlast", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull asic cpu auto_master_out_bready", false,-1);
        tracep->declBit(c+19074,"ysyxSoCFull asic cpu auto_master_out_bvalid", false,-1);
        tracep->declBus(c+19075,"ysyxSoCFull asic cpu auto_master_out_bid", false,-1, 3,0);
        tracep->declBus(c+19076,"ysyxSoCFull asic cpu auto_master_out_bresp", false,-1, 1,0);
        tracep->declBit(c+114,"ysyxSoCFull asic cpu auto_master_out_arready", false,-1);
        tracep->declBit(c+115,"ysyxSoCFull asic cpu auto_master_out_arvalid", false,-1);
        tracep->declBus(c+20818,"ysyxSoCFull asic cpu auto_master_out_arid", false,-1, 3,0);
        tracep->declBus(c+106,"ysyxSoCFull asic cpu auto_master_out_araddr", false,-1, 31,0);
        tracep->declBus(c+107,"ysyxSoCFull asic cpu auto_master_out_arlen", false,-1, 7,0);
        tracep->declBus(c+108,"ysyxSoCFull asic cpu auto_master_out_arsize", false,-1, 2,0);
        tracep->declBus(c+109,"ysyxSoCFull asic cpu auto_master_out_arburst", false,-1, 1,0);
        tracep->declBit(c+116,"ysyxSoCFull asic cpu auto_master_out_rready", false,-1);
        tracep->declBit(c+19077,"ysyxSoCFull asic cpu auto_master_out_rvalid", false,-1);
        tracep->declBus(c+19078,"ysyxSoCFull asic cpu auto_master_out_rid", false,-1, 3,0);
        tracep->declQuad(c+19079,"ysyxSoCFull asic cpu auto_master_out_rdata", false,-1, 63,0);
        tracep->declBus(c+19081,"ysyxSoCFull asic cpu auto_master_out_rresp", false,-1, 1,0);
        tracep->declBit(c+19082,"ysyxSoCFull asic cpu auto_master_out_rlast", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic cpu interrupt", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic cpu cpu_clock", false,-1);
        tracep->declBit(c+18986,"ysyxSoCFull asic cpu cpu_reset", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic cpu cpu_io_interrupt", false,-1);
        tracep->declBit(c+110,"ysyxSoCFull asic cpu cpu_io_master_awready", false,-1);
        tracep->declBit(c+111,"ysyxSoCFull asic cpu cpu_io_master_awvalid", false,-1);
        tracep->declBus(c+20818,"ysyxSoCFull asic cpu cpu_io_master_awid", false,-1, 3,0);
        tracep->declBus(c+94,"ysyxSoCFull asic cpu cpu_io_master_awaddr", false,-1, 31,0);
        tracep->declBus(c+95,"ysyxSoCFull asic cpu cpu_io_master_awlen", false,-1, 7,0);
        tracep->declBus(c+96,"ysyxSoCFull asic cpu cpu_io_master_awsize", false,-1, 2,0);
        tracep->declBus(c+97,"ysyxSoCFull asic cpu cpu_io_master_awburst", false,-1, 1,0);
        tracep->declBit(c+112,"ysyxSoCFull asic cpu cpu_io_master_wready", false,-1);
        tracep->declBit(c+113,"ysyxSoCFull asic cpu cpu_io_master_wvalid", false,-1);
        tracep->declQuad(c+100,"ysyxSoCFull asic cpu cpu_io_master_wdata", false,-1, 63,0);
        tracep->declBus(c+102,"ysyxSoCFull asic cpu cpu_io_master_wstrb", false,-1, 7,0);
        tracep->declBit(c+103,"ysyxSoCFull asic cpu cpu_io_master_wlast", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull asic cpu cpu_io_master_bready", false,-1);
        tracep->declBit(c+19074,"ysyxSoCFull asic cpu cpu_io_master_bvalid", false,-1);
        tracep->declBus(c+19075,"ysyxSoCFull asic cpu cpu_io_master_bid", false,-1, 3,0);
        tracep->declBus(c+19076,"ysyxSoCFull asic cpu cpu_io_master_bresp", false,-1, 1,0);
        tracep->declBit(c+114,"ysyxSoCFull asic cpu cpu_io_master_arready", false,-1);
        tracep->declBit(c+115,"ysyxSoCFull asic cpu cpu_io_master_arvalid", false,-1);
        tracep->declBus(c+20818,"ysyxSoCFull asic cpu cpu_io_master_arid", false,-1, 3,0);
        tracep->declBus(c+106,"ysyxSoCFull asic cpu cpu_io_master_araddr", false,-1, 31,0);
        tracep->declBus(c+107,"ysyxSoCFull asic cpu cpu_io_master_arlen", false,-1, 7,0);
        tracep->declBus(c+108,"ysyxSoCFull asic cpu cpu_io_master_arsize", false,-1, 2,0);
        tracep->declBus(c+109,"ysyxSoCFull asic cpu cpu_io_master_arburst", false,-1, 1,0);
        tracep->declBit(c+116,"ysyxSoCFull asic cpu cpu_io_master_rready", false,-1);
        tracep->declBit(c+19077,"ysyxSoCFull asic cpu cpu_io_master_rvalid", false,-1);
        tracep->declBus(c+19078,"ysyxSoCFull asic cpu cpu_io_master_rid", false,-1, 3,0);
        tracep->declQuad(c+19079,"ysyxSoCFull asic cpu cpu_io_master_rdata", false,-1, 63,0);
        tracep->declBus(c+19081,"ysyxSoCFull asic cpu cpu_io_master_rresp", false,-1, 1,0);
        tracep->declBit(c+19082,"ysyxSoCFull asic cpu cpu_io_master_rlast", false,-1);
        tracep->declBit(c+3495,"ysyxSoCFull asic cpu cpu_io_slave_awready", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic cpu cpu_io_slave_awvalid", false,-1);
        tracep->declBus(c+20818,"ysyxSoCFull asic cpu cpu_io_slave_awid", false,-1, 3,0);
        tracep->declBus(c+20828,"ysyxSoCFull asic cpu cpu_io_slave_awaddr", false,-1, 31,0);
        tracep->declBus(c+20831,"ysyxSoCFull asic cpu cpu_io_slave_awlen", false,-1, 7,0);
        tracep->declBus(c+20821,"ysyxSoCFull asic cpu cpu_io_slave_awsize", false,-1, 2,0);
        tracep->declBus(c+20816,"ysyxSoCFull asic cpu cpu_io_slave_awburst", false,-1, 1,0);
        tracep->declBit(c+3496,"ysyxSoCFull asic cpu cpu_io_slave_wready", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic cpu cpu_io_slave_wvalid", false,-1);
        tracep->declQuad(c+20819,"ysyxSoCFull asic cpu cpu_io_slave_wdata", false,-1, 63,0);
        tracep->declBus(c+20831,"ysyxSoCFull asic cpu cpu_io_slave_wstrb", false,-1, 7,0);
        tracep->declBit(c+20815,"ysyxSoCFull asic cpu cpu_io_slave_wlast", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic cpu cpu_io_slave_bready", false,-1);
        tracep->declBit(c+3497,"ysyxSoCFull asic cpu cpu_io_slave_bvalid", false,-1);
        tracep->declBus(c+3498,"ysyxSoCFull asic cpu cpu_io_slave_bid", false,-1, 3,0);
        tracep->declBus(c+20816,"ysyxSoCFull asic cpu cpu_io_slave_bresp", false,-1, 1,0);
        tracep->declBit(c+3499,"ysyxSoCFull asic cpu cpu_io_slave_arready", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic cpu cpu_io_slave_arvalid", false,-1);
        tracep->declBus(c+20818,"ysyxSoCFull asic cpu cpu_io_slave_arid", false,-1, 3,0);
        tracep->declBus(c+20828,"ysyxSoCFull asic cpu cpu_io_slave_araddr", false,-1, 31,0);
        tracep->declBus(c+20831,"ysyxSoCFull asic cpu cpu_io_slave_arlen", false,-1, 7,0);
        tracep->declBus(c+20821,"ysyxSoCFull asic cpu cpu_io_slave_arsize", false,-1, 2,0);
        tracep->declBus(c+20816,"ysyxSoCFull asic cpu cpu_io_slave_arburst", false,-1, 1,0);
        tracep->declBit(c+20815,"ysyxSoCFull asic cpu cpu_io_slave_rready", false,-1);
        tracep->declBit(c+3500,"ysyxSoCFull asic cpu cpu_io_slave_rvalid", false,-1);
        tracep->declBus(c+3501,"ysyxSoCFull asic cpu cpu_io_slave_rid", false,-1, 3,0);
        tracep->declQuad(c+3502,"ysyxSoCFull asic cpu cpu_io_slave_rdata", false,-1, 63,0);
        tracep->declBus(c+20816,"ysyxSoCFull asic cpu cpu_io_slave_rresp", false,-1, 1,0);
        tracep->declBit(c+3504,"ysyxSoCFull asic cpu cpu_io_slave_rlast", false,-1);
        tracep->declArray(c+3505,"ysyxSoCFull asic cpu data_out0", false,-1, 127,0);
        tracep->declArray(c+19393,"ysyxSoCFull asic cpu data_in0", false,-1, 127,0);
        tracep->declArray(c+20832,"ysyxSoCFull asic cpu data_strb0", false,-1, 127,0);
        tracep->declBus(c+3509,"ysyxSoCFull asic cpu data_addr0", false,-1, 5,0);
        tracep->declBit(c+3510,"ysyxSoCFull asic cpu ce0", false,-1);
        tracep->declBit(c+19397,"ysyxSoCFull asic cpu we0", false,-1);
        tracep->declArray(c+3511,"ysyxSoCFull asic cpu data_out1", false,-1, 127,0);
        tracep->declArray(c+19393,"ysyxSoCFull asic cpu data_in1", false,-1, 127,0);
        tracep->declArray(c+20832,"ysyxSoCFull asic cpu data_strb1", false,-1, 127,0);
        tracep->declBus(c+3509,"ysyxSoCFull asic cpu data_addr1", false,-1, 5,0);
        tracep->declBit(c+3515,"ysyxSoCFull asic cpu ce1", false,-1);
        tracep->declBit(c+19397,"ysyxSoCFull asic cpu we1", false,-1);
        tracep->declArray(c+3516,"ysyxSoCFull asic cpu data_out2", false,-1, 127,0);
        tracep->declArray(c+19393,"ysyxSoCFull asic cpu data_in2", false,-1, 127,0);
        tracep->declArray(c+20832,"ysyxSoCFull asic cpu data_strb2", false,-1, 127,0);
        tracep->declBus(c+3509,"ysyxSoCFull asic cpu data_addr2", false,-1, 5,0);
        tracep->declBit(c+3520,"ysyxSoCFull asic cpu ce2", false,-1);
        tracep->declBit(c+19397,"ysyxSoCFull asic cpu we2", false,-1);
        tracep->declArray(c+3521,"ysyxSoCFull asic cpu data_out3", false,-1, 127,0);
        tracep->declArray(c+19393,"ysyxSoCFull asic cpu data_in3", false,-1, 127,0);
        tracep->declArray(c+20832,"ysyxSoCFull asic cpu data_strb3", false,-1, 127,0);
        tracep->declBus(c+3509,"ysyxSoCFull asic cpu data_addr3", false,-1, 5,0);
        tracep->declBit(c+3525,"ysyxSoCFull asic cpu ce3", false,-1);
        tracep->declBit(c+19397,"ysyxSoCFull asic cpu we3", false,-1);
        tracep->declArray(c+3526,"ysyxSoCFull asic cpu data_out4", false,-1, 127,0);
        tracep->declArray(c+19398,"ysyxSoCFull asic cpu data_in4", false,-1, 127,0);
        tracep->declArray(c+3530,"ysyxSoCFull asic cpu data_strb4", false,-1, 127,0);
        tracep->declBus(c+3534,"ysyxSoCFull asic cpu data_addr4", false,-1, 5,0);
        tracep->declBit(c+3535,"ysyxSoCFull asic cpu ce4", false,-1);
        tracep->declBit(c+19402,"ysyxSoCFull asic cpu we4", false,-1);
        tracep->declArray(c+3536,"ysyxSoCFull asic cpu data_out5", false,-1, 127,0);
        tracep->declArray(c+19398,"ysyxSoCFull asic cpu data_in5", false,-1, 127,0);
        tracep->declArray(c+3530,"ysyxSoCFull asic cpu data_strb5", false,-1, 127,0);
        tracep->declBus(c+3534,"ysyxSoCFull asic cpu data_addr5", false,-1, 5,0);
        tracep->declBit(c+3540,"ysyxSoCFull asic cpu ce5", false,-1);
        tracep->declBit(c+19402,"ysyxSoCFull asic cpu we5", false,-1);
        tracep->declArray(c+3541,"ysyxSoCFull asic cpu data_out6", false,-1, 127,0);
        tracep->declArray(c+19398,"ysyxSoCFull asic cpu data_in6", false,-1, 127,0);
        tracep->declArray(c+3530,"ysyxSoCFull asic cpu data_strb6", false,-1, 127,0);
        tracep->declBus(c+3534,"ysyxSoCFull asic cpu data_addr6", false,-1, 5,0);
        tracep->declBit(c+3545,"ysyxSoCFull asic cpu ce6", false,-1);
        tracep->declBit(c+19402,"ysyxSoCFull asic cpu we6", false,-1);
        tracep->declArray(c+3546,"ysyxSoCFull asic cpu data_out7", false,-1, 127,0);
        tracep->declArray(c+19398,"ysyxSoCFull asic cpu data_in7", false,-1, 127,0);
        tracep->declArray(c+3530,"ysyxSoCFull asic cpu data_strb7", false,-1, 127,0);
        tracep->declBus(c+3534,"ysyxSoCFull asic cpu data_addr7", false,-1, 5,0);
        tracep->declBit(c+3550,"ysyxSoCFull asic cpu ce7", false,-1);
        tracep->declBit(c+19402,"ysyxSoCFull asic cpu we7", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic cpu cpu clock", false,-1);
        tracep->declBit(c+18986,"ysyxSoCFull asic cpu cpu reset", false,-1);
        tracep->declBit(c+110,"ysyxSoCFull asic cpu cpu io_master_awready", false,-1);
        tracep->declBit(c+111,"ysyxSoCFull asic cpu cpu io_master_awvalid", false,-1);
        tracep->declBus(c+94,"ysyxSoCFull asic cpu cpu io_master_awaddr", false,-1, 31,0);
        tracep->declBus(c+20818,"ysyxSoCFull asic cpu cpu io_master_awid", false,-1, 3,0);
        tracep->declBus(c+95,"ysyxSoCFull asic cpu cpu io_master_awlen", false,-1, 7,0);
        tracep->declBus(c+96,"ysyxSoCFull asic cpu cpu io_master_awsize", false,-1, 2,0);
        tracep->declBus(c+97,"ysyxSoCFull asic cpu cpu io_master_awburst", false,-1, 1,0);
        tracep->declBit(c+112,"ysyxSoCFull asic cpu cpu io_master_wready", false,-1);
        tracep->declBit(c+113,"ysyxSoCFull asic cpu cpu io_master_wvalid", false,-1);
        tracep->declQuad(c+100,"ysyxSoCFull asic cpu cpu io_master_wdata", false,-1, 63,0);
        tracep->declBus(c+102,"ysyxSoCFull asic cpu cpu io_master_wstrb", false,-1, 7,0);
        tracep->declBit(c+103,"ysyxSoCFull asic cpu cpu io_master_wlast", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull asic cpu cpu io_master_bready", false,-1);
        tracep->declBit(c+19074,"ysyxSoCFull asic cpu cpu io_master_bvalid", false,-1);
        tracep->declBus(c+19076,"ysyxSoCFull asic cpu cpu io_master_bresp", false,-1, 1,0);
        tracep->declBus(c+19075,"ysyxSoCFull asic cpu cpu io_master_bid", false,-1, 3,0);
        tracep->declBit(c+114,"ysyxSoCFull asic cpu cpu io_master_arready", false,-1);
        tracep->declBit(c+115,"ysyxSoCFull asic cpu cpu io_master_arvalid", false,-1);
        tracep->declBus(c+106,"ysyxSoCFull asic cpu cpu io_master_araddr", false,-1, 31,0);
        tracep->declBus(c+20818,"ysyxSoCFull asic cpu cpu io_master_arid", false,-1, 3,0);
        tracep->declBus(c+107,"ysyxSoCFull asic cpu cpu io_master_arlen", false,-1, 7,0);
        tracep->declBus(c+108,"ysyxSoCFull asic cpu cpu io_master_arsize", false,-1, 2,0);
        tracep->declBus(c+109,"ysyxSoCFull asic cpu cpu io_master_arburst", false,-1, 1,0);
        tracep->declBit(c+116,"ysyxSoCFull asic cpu cpu io_master_rready", false,-1);
        tracep->declBit(c+19077,"ysyxSoCFull asic cpu cpu io_master_rvalid", false,-1);
        tracep->declBus(c+19081,"ysyxSoCFull asic cpu cpu io_master_rresp", false,-1, 1,0);
        tracep->declQuad(c+19079,"ysyxSoCFull asic cpu cpu io_master_rdata", false,-1, 63,0);
        tracep->declBit(c+19082,"ysyxSoCFull asic cpu cpu io_master_rlast", false,-1);
        tracep->declBus(c+19078,"ysyxSoCFull asic cpu cpu io_master_rid", false,-1, 3,0);
        tracep->declBit(c+3495,"ysyxSoCFull asic cpu cpu io_slave_awready", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic cpu cpu io_slave_awvalid", false,-1);
        tracep->declBus(c+20828,"ysyxSoCFull asic cpu cpu io_slave_awaddr", false,-1, 31,0);
        tracep->declBus(c+20818,"ysyxSoCFull asic cpu cpu io_slave_awid", false,-1, 3,0);
        tracep->declBus(c+20831,"ysyxSoCFull asic cpu cpu io_slave_awlen", false,-1, 7,0);
        tracep->declBus(c+20821,"ysyxSoCFull asic cpu cpu io_slave_awsize", false,-1, 2,0);
        tracep->declBus(c+20816,"ysyxSoCFull asic cpu cpu io_slave_awburst", false,-1, 1,0);
        tracep->declBit(c+3496,"ysyxSoCFull asic cpu cpu io_slave_wready", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic cpu cpu io_slave_wvalid", false,-1);
        tracep->declQuad(c+20819,"ysyxSoCFull asic cpu cpu io_slave_wdata", false,-1, 63,0);
        tracep->declBus(c+20831,"ysyxSoCFull asic cpu cpu io_slave_wstrb", false,-1, 7,0);
        tracep->declBit(c+20815,"ysyxSoCFull asic cpu cpu io_slave_wlast", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic cpu cpu io_slave_bready", false,-1);
        tracep->declBit(c+3497,"ysyxSoCFull asic cpu cpu io_slave_bvalid", false,-1);
        tracep->declBus(c+20816,"ysyxSoCFull asic cpu cpu io_slave_bresp", false,-1, 1,0);
        tracep->declBus(c+3498,"ysyxSoCFull asic cpu cpu io_slave_bid", false,-1, 3,0);
        tracep->declBit(c+3499,"ysyxSoCFull asic cpu cpu io_slave_arready", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic cpu cpu io_slave_arvalid", false,-1);
        tracep->declBus(c+20828,"ysyxSoCFull asic cpu cpu io_slave_araddr", false,-1, 31,0);
        tracep->declBus(c+20818,"ysyxSoCFull asic cpu cpu io_slave_arid", false,-1, 3,0);
        tracep->declBus(c+20831,"ysyxSoCFull asic cpu cpu io_slave_arlen", false,-1, 7,0);
        tracep->declBus(c+20821,"ysyxSoCFull asic cpu cpu io_slave_arsize", false,-1, 2,0);
        tracep->declBus(c+20816,"ysyxSoCFull asic cpu cpu io_slave_arburst", false,-1, 1,0);
        tracep->declBit(c+20815,"ysyxSoCFull asic cpu cpu io_slave_rready", false,-1);
        tracep->declBit(c+3500,"ysyxSoCFull asic cpu cpu io_slave_rvalid", false,-1);
        tracep->declBus(c+20816,"ysyxSoCFull asic cpu cpu io_slave_rresp", false,-1, 1,0);
        tracep->declQuad(c+3502,"ysyxSoCFull asic cpu cpu io_slave_rdata", false,-1, 63,0);
        tracep->declBit(c+3504,"ysyxSoCFull asic cpu cpu io_slave_rlast", false,-1);
        tracep->declBus(c+3501,"ysyxSoCFull asic cpu cpu io_slave_rid", false,-1, 3,0);
        tracep->declBus(c+3509,"ysyxSoCFull asic cpu cpu io_sram0_addr", false,-1, 5,0);
        tracep->declBit(c+3510,"ysyxSoCFull asic cpu cpu io_sram0_cen", false,-1);
        tracep->declBit(c+19397,"ysyxSoCFull asic cpu cpu io_sram0_wen", false,-1);
        tracep->declArray(c+20832,"ysyxSoCFull asic cpu cpu io_sram0_wmask", false,-1, 127,0);
        tracep->declArray(c+19393,"ysyxSoCFull asic cpu cpu io_sram0_wdata", false,-1, 127,0);
        tracep->declArray(c+3505,"ysyxSoCFull asic cpu cpu io_sram0_rdata", false,-1, 127,0);
        tracep->declBus(c+3509,"ysyxSoCFull asic cpu cpu io_sram1_addr", false,-1, 5,0);
        tracep->declBit(c+3515,"ysyxSoCFull asic cpu cpu io_sram1_cen", false,-1);
        tracep->declBit(c+19397,"ysyxSoCFull asic cpu cpu io_sram1_wen", false,-1);
        tracep->declArray(c+20832,"ysyxSoCFull asic cpu cpu io_sram1_wmask", false,-1, 127,0);
        tracep->declArray(c+19393,"ysyxSoCFull asic cpu cpu io_sram1_wdata", false,-1, 127,0);
        tracep->declArray(c+3511,"ysyxSoCFull asic cpu cpu io_sram1_rdata", false,-1, 127,0);
        tracep->declBus(c+3509,"ysyxSoCFull asic cpu cpu io_sram2_addr", false,-1, 5,0);
        tracep->declBit(c+3520,"ysyxSoCFull asic cpu cpu io_sram2_cen", false,-1);
        tracep->declBit(c+19397,"ysyxSoCFull asic cpu cpu io_sram2_wen", false,-1);
        tracep->declArray(c+20832,"ysyxSoCFull asic cpu cpu io_sram2_wmask", false,-1, 127,0);
        tracep->declArray(c+19393,"ysyxSoCFull asic cpu cpu io_sram2_wdata", false,-1, 127,0);
        tracep->declArray(c+3516,"ysyxSoCFull asic cpu cpu io_sram2_rdata", false,-1, 127,0);
        tracep->declBus(c+3509,"ysyxSoCFull asic cpu cpu io_sram3_addr", false,-1, 5,0);
        tracep->declBit(c+3525,"ysyxSoCFull asic cpu cpu io_sram3_cen", false,-1);
        tracep->declBit(c+19397,"ysyxSoCFull asic cpu cpu io_sram3_wen", false,-1);
        tracep->declArray(c+20832,"ysyxSoCFull asic cpu cpu io_sram3_wmask", false,-1, 127,0);
        tracep->declArray(c+19393,"ysyxSoCFull asic cpu cpu io_sram3_wdata", false,-1, 127,0);
        tracep->declArray(c+3521,"ysyxSoCFull asic cpu cpu io_sram3_rdata", false,-1, 127,0);
        tracep->declBus(c+3534,"ysyxSoCFull asic cpu cpu io_sram4_addr", false,-1, 5,0);
        tracep->declBit(c+3535,"ysyxSoCFull asic cpu cpu io_sram4_cen", false,-1);
        tracep->declBit(c+19402,"ysyxSoCFull asic cpu cpu io_sram4_wen", false,-1);
        tracep->declArray(c+3530,"ysyxSoCFull asic cpu cpu io_sram4_wmask", false,-1, 127,0);
        tracep->declArray(c+19398,"ysyxSoCFull asic cpu cpu io_sram4_wdata", false,-1, 127,0);
        tracep->declArray(c+3526,"ysyxSoCFull asic cpu cpu io_sram4_rdata", false,-1, 127,0);
        tracep->declBus(c+3534,"ysyxSoCFull asic cpu cpu io_sram5_addr", false,-1, 5,0);
        tracep->declBit(c+3540,"ysyxSoCFull asic cpu cpu io_sram5_cen", false,-1);
        tracep->declBit(c+19402,"ysyxSoCFull asic cpu cpu io_sram5_wen", false,-1);
        tracep->declArray(c+3530,"ysyxSoCFull asic cpu cpu io_sram5_wmask", false,-1, 127,0);
        tracep->declArray(c+19398,"ysyxSoCFull asic cpu cpu io_sram5_wdata", false,-1, 127,0);
        tracep->declArray(c+3536,"ysyxSoCFull asic cpu cpu io_sram5_rdata", false,-1, 127,0);
        tracep->declBus(c+3534,"ysyxSoCFull asic cpu cpu io_sram6_addr", false,-1, 5,0);
        tracep->declBit(c+3545,"ysyxSoCFull asic cpu cpu io_sram6_cen", false,-1);
        tracep->declBit(c+19402,"ysyxSoCFull asic cpu cpu io_sram6_wen", false,-1);
        tracep->declArray(c+3530,"ysyxSoCFull asic cpu cpu io_sram6_wmask", false,-1, 127,0);
        tracep->declArray(c+19398,"ysyxSoCFull asic cpu cpu io_sram6_wdata", false,-1, 127,0);
        tracep->declArray(c+3541,"ysyxSoCFull asic cpu cpu io_sram6_rdata", false,-1, 127,0);
        tracep->declBus(c+3534,"ysyxSoCFull asic cpu cpu io_sram7_addr", false,-1, 5,0);
        tracep->declBit(c+3550,"ysyxSoCFull asic cpu cpu io_sram7_cen", false,-1);
        tracep->declBit(c+19402,"ysyxSoCFull asic cpu cpu io_sram7_wen", false,-1);
        tracep->declArray(c+3530,"ysyxSoCFull asic cpu cpu io_sram7_wmask", false,-1, 127,0);
        tracep->declArray(c+19398,"ysyxSoCFull asic cpu cpu io_sram7_wdata", false,-1, 127,0);
        tracep->declArray(c+3546,"ysyxSoCFull asic cpu cpu io_sram7_rdata", false,-1, 127,0);
        tracep->declBit(c+20815,"ysyxSoCFull asic cpu cpu io_interrupt", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic cpu cpu fetch_clock", false,-1);
        tracep->declBit(c+18986,"ysyxSoCFull asic cpu cpu fetch_reset", false,-1);
        tracep->declBus(c+3551,"ysyxSoCFull asic cpu cpu fetch_io_instRead_addr", false,-1, 31,0);
        tracep->declQuad(c+3552,"ysyxSoCFull asic cpu cpu fetch_io_instRead_inst", false,-1, 63,0);
        tracep->declBit(c+3554,"ysyxSoCFull asic cpu cpu fetch_io_instRead_arvalid", false,-1);
        tracep->declBit(c+3555,"ysyxSoCFull asic cpu cpu fetch_io_instRead_rvalid", false,-1);
        tracep->declQuad(c+3556,"ysyxSoCFull asic cpu cpu fetch_io_va2pa_vaddr", false,-1, 63,0);
        tracep->declBit(c+3558,"ysyxSoCFull asic cpu cpu fetch_io_va2pa_vvalid", false,-1);
        tracep->declBus(c+3559,"ysyxSoCFull asic cpu cpu fetch_io_va2pa_paddr", false,-1, 31,0);
        tracep->declBit(c+3560,"ysyxSoCFull asic cpu cpu fetch_io_va2pa_pvalid", false,-1);
        tracep->declQuad(c+3561,"ysyxSoCFull asic cpu cpu fetch_io_va2pa_tlb_excep_cause", false,-1, 63,0);
        tracep->declQuad(c+3563,"ysyxSoCFull asic cpu cpu fetch_io_va2pa_tlb_excep_tval", false,-1, 63,0);
        tracep->declBit(c+3565,"ysyxSoCFull asic cpu cpu fetch_io_va2pa_tlb_excep_en", false,-1);
        tracep->declQuad(c+3566,"ysyxSoCFull asic cpu cpu fetch_io_reg2if_seq_pc", false,-1, 63,0);
        tracep->declBit(c+3568,"ysyxSoCFull asic cpu cpu fetch_io_reg2if_valid", false,-1);
        tracep->declQuad(c+3569,"ysyxSoCFull asic cpu cpu fetch_io_wb2if_seq_pc", false,-1, 63,0);
        tracep->declBit(c+3571,"ysyxSoCFull asic cpu cpu fetch_io_wb2if_valid", false,-1);
        tracep->declBit(c+3572,"ysyxSoCFull asic cpu cpu fetch_io_recov", false,-1);
        tracep->declBit(c+3573,"ysyxSoCFull asic cpu cpu fetch_io_intr_in_en", false,-1);
        tracep->declQuad(c+3574,"ysyxSoCFull asic cpu cpu fetch_io_intr_in_cause", false,-1, 63,0);
        tracep->declQuad(c+3576,"ysyxSoCFull asic cpu cpu fetch_io_branchFail_seq_pc", false,-1, 63,0);
        tracep->declBit(c+3578,"ysyxSoCFull asic cpu cpu fetch_io_branchFail_valid", false,-1);
        tracep->declBus(c+3579,"ysyxSoCFull asic cpu cpu fetch_io_if2id_inst", false,-1, 31,0);
        tracep->declQuad(c+3580,"ysyxSoCFull asic cpu cpu fetch_io_if2id_pc", false,-1, 63,0);
        tracep->declQuad(c+3582,"ysyxSoCFull asic cpu cpu fetch_io_if2id_excep_cause", false,-1, 63,0);
        tracep->declQuad(c+3584,"ysyxSoCFull asic cpu cpu fetch_io_if2id_excep_tval", false,-1, 63,0);
        tracep->declBit(c+3586,"ysyxSoCFull asic cpu cpu fetch_io_if2id_excep_en", false,-1);
        tracep->declQuad(c+3587,"ysyxSoCFull asic cpu cpu fetch_io_if2id_excep_pc", false,-1, 63,0);
        tracep->declBit(c+3589,"ysyxSoCFull asic cpu cpu fetch_io_if2id_drop", false,-1);
        tracep->declBit(c+3590,"ysyxSoCFull asic cpu cpu fetch_io_if2id_stall", false,-1);
        tracep->declBit(c+3591,"ysyxSoCFull asic cpu cpu fetch_io_if2id_recov", false,-1);
        tracep->declBit(c+3592,"ysyxSoCFull asic cpu cpu fetch_io_if2id_valid", false,-1);
        tracep->declBit(c+3593,"ysyxSoCFull asic cpu cpu fetch_io_if2id_ready", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic cpu cpu decode_clock", false,-1);
        tracep->declBit(c+18986,"ysyxSoCFull asic cpu cpu decode_reset", false,-1);
        tracep->declBus(c+3579,"ysyxSoCFull asic cpu cpu decode_io_if2id_inst", false,-1, 31,0);
        tracep->declQuad(c+3580,"ysyxSoCFull asic cpu cpu decode_io_if2id_pc", false,-1, 63,0);
        tracep->declQuad(c+3582,"ysyxSoCFull asic cpu cpu decode_io_if2id_excep_cause", false,-1, 63,0);
        tracep->declQuad(c+3584,"ysyxSoCFull asic cpu cpu decode_io_if2id_excep_tval", false,-1, 63,0);
        tracep->declBit(c+3586,"ysyxSoCFull asic cpu cpu decode_io_if2id_excep_en", false,-1);
        tracep->declQuad(c+3587,"ysyxSoCFull asic cpu cpu decode_io_if2id_excep_pc", false,-1, 63,0);
        tracep->declBit(c+3589,"ysyxSoCFull asic cpu cpu decode_io_if2id_drop", false,-1);
        tracep->declBit(c+3590,"ysyxSoCFull asic cpu cpu decode_io_if2id_stall", false,-1);
        tracep->declBit(c+3591,"ysyxSoCFull asic cpu cpu decode_io_if2id_recov", false,-1);
        tracep->declBit(c+3592,"ysyxSoCFull asic cpu cpu decode_io_if2id_valid", false,-1);
        tracep->declBit(c+3593,"ysyxSoCFull asic cpu cpu decode_io_if2id_ready", false,-1);
        tracep->declBus(c+3594,"ysyxSoCFull asic cpu cpu decode_io_id2df_inst", false,-1, 31,0);
        tracep->declQuad(c+3595,"ysyxSoCFull asic cpu cpu decode_io_id2df_pc", false,-1, 63,0);
        tracep->declQuad(c+3597,"ysyxSoCFull asic cpu cpu decode_io_id2df_excep_cause", false,-1, 63,0);
        tracep->declQuad(c+3599,"ysyxSoCFull asic cpu cpu decode_io_id2df_excep_tval", false,-1, 63,0);
        tracep->declBit(c+3601,"ysyxSoCFull asic cpu cpu decode_io_id2df_excep_en", false,-1);
        tracep->declQuad(c+3602,"ysyxSoCFull asic cpu cpu decode_io_id2df_excep_pc", false,-1, 63,0);
        tracep->declBus(c+3604,"ysyxSoCFull asic cpu cpu decode_io_id2df_excep_etype", false,-1, 1,0);
        tracep->declBus(c+3605,"ysyxSoCFull asic cpu cpu decode_io_id2df_ctrl_aluOp", false,-1, 4,0);
        tracep->declBit(c+3606,"ysyxSoCFull asic cpu cpu decode_io_id2df_ctrl_aluWidth", false,-1);
        tracep->declBus(c+3607,"ysyxSoCFull asic cpu cpu decode_io_id2df_ctrl_dcMode", false,-1, 4,0);
        tracep->declBit(c+3608,"ysyxSoCFull asic cpu cpu decode_io_id2df_ctrl_writeRegEn", false,-1);
        tracep->declBit(c+3609,"ysyxSoCFull asic cpu cpu decode_io_id2df_ctrl_writeCSREn", false,-1);
        tracep->declBus(c+3610,"ysyxSoCFull asic cpu cpu decode_io_id2df_ctrl_brType", false,-1, 2,0);
        tracep->declBus(c+3611,"ysyxSoCFull asic cpu cpu decode_io_id2df_rs1", false,-1, 4,0);
        tracep->declBit(c+3612,"ysyxSoCFull asic cpu cpu decode_io_id2df_rrs1", false,-1);
        tracep->declQuad(c+3613,"ysyxSoCFull asic cpu cpu decode_io_id2df_rs1_d", false,-1, 63,0);
        tracep->declBus(c+3615,"ysyxSoCFull asic cpu cpu decode_io_id2df_rs2", false,-1, 11,0);
        tracep->declBit(c+3616,"ysyxSoCFull asic cpu cpu decode_io_id2df_rrs2", false,-1);
        tracep->declQuad(c+3617,"ysyxSoCFull asic cpu cpu decode_io_id2df_rs2_d", false,-1, 63,0);
        tracep->declBus(c+3619,"ysyxSoCFull asic cpu cpu decode_io_id2df_dst", false,-1, 4,0);
        tracep->declQuad(c+3620,"ysyxSoCFull asic cpu cpu decode_io_id2df_dst_d", false,-1, 63,0);
        tracep->declBus(c+3622,"ysyxSoCFull asic cpu cpu decode_io_id2df_jmp_type", false,-1, 1,0);
        tracep->declBus(c+3623,"ysyxSoCFull asic cpu cpu decode_io_id2df_special", false,-1, 1,0);
        tracep->declBus(c+3624,"ysyxSoCFull asic cpu cpu decode_io_id2df_swap", false,-1, 5,0);
        tracep->declBus(c+3625,"ysyxSoCFull asic cpu cpu decode_io_id2df_indi", false,-1, 1,0);
        tracep->declBit(c+3626,"ysyxSoCFull asic cpu cpu decode_io_id2df_drop", false,-1);
        tracep->declBit(c+3627,"ysyxSoCFull asic cpu cpu decode_io_id2df_stall", false,-1);
        tracep->declBit(c+3628,"ysyxSoCFull asic cpu cpu decode_io_id2df_recov", false,-1);
        tracep->declBit(c+3629,"ysyxSoCFull asic cpu cpu decode_io_id2df_valid", false,-1);
        tracep->declBit(c+3630,"ysyxSoCFull asic cpu cpu decode_io_id2df_ready", false,-1);
        tracep->declBus(c+3631,"ysyxSoCFull asic cpu cpu decode_io_idState_priv", false,-1, 1,0);
        tracep->declBit(c+20784,"ysyxSoCFull asic cpu cpu forwading_clock", false,-1);
        tracep->declBit(c+18986,"ysyxSoCFull asic cpu cpu forwading_reset", false,-1);
        tracep->declBus(c+3594,"ysyxSoCFull asic cpu cpu forwading_io_id2df_inst", false,-1, 31,0);
        tracep->declQuad(c+3595,"ysyxSoCFull asic cpu cpu forwading_io_id2df_pc", false,-1, 63,0);
        tracep->declQuad(c+3597,"ysyxSoCFull asic cpu cpu forwading_io_id2df_excep_cause", false,-1, 63,0);
        tracep->declQuad(c+3599,"ysyxSoCFull asic cpu cpu forwading_io_id2df_excep_tval", false,-1, 63,0);
        tracep->declBit(c+3601,"ysyxSoCFull asic cpu cpu forwading_io_id2df_excep_en", false,-1);
        tracep->declQuad(c+3602,"ysyxSoCFull asic cpu cpu forwading_io_id2df_excep_pc", false,-1, 63,0);
        tracep->declBus(c+3604,"ysyxSoCFull asic cpu cpu forwading_io_id2df_excep_etype", false,-1, 1,0);
        tracep->declBus(c+3605,"ysyxSoCFull asic cpu cpu forwading_io_id2df_ctrl_aluOp", false,-1, 4,0);
        tracep->declBit(c+3606,"ysyxSoCFull asic cpu cpu forwading_io_id2df_ctrl_aluWidth", false,-1);
        tracep->declBus(c+3607,"ysyxSoCFull asic cpu cpu forwading_io_id2df_ctrl_dcMode", false,-1, 4,0);
        tracep->declBit(c+3608,"ysyxSoCFull asic cpu cpu forwading_io_id2df_ctrl_writeRegEn", false,-1);
        tracep->declBit(c+3609,"ysyxSoCFull asic cpu cpu forwading_io_id2df_ctrl_writeCSREn", false,-1);
        tracep->declBus(c+3610,"ysyxSoCFull asic cpu cpu forwading_io_id2df_ctrl_brType", false,-1, 2,0);
        tracep->declBus(c+3611,"ysyxSoCFull asic cpu cpu forwading_io_id2df_rs1", false,-1, 4,0);
        tracep->declBit(c+3612,"ysyxSoCFull asic cpu cpu forwading_io_id2df_rrs1", false,-1);
        tracep->declQuad(c+3613,"ysyxSoCFull asic cpu cpu forwading_io_id2df_rs1_d", false,-1, 63,0);
        tracep->declBus(c+3615,"ysyxSoCFull asic cpu cpu forwading_io_id2df_rs2", false,-1, 11,0);
        tracep->declBit(c+3616,"ysyxSoCFull asic cpu cpu forwading_io_id2df_rrs2", false,-1);
        tracep->declQuad(c+3617,"ysyxSoCFull asic cpu cpu forwading_io_id2df_rs2_d", false,-1, 63,0);
        tracep->declBus(c+3619,"ysyxSoCFull asic cpu cpu forwading_io_id2df_dst", false,-1, 4,0);
        tracep->declQuad(c+3620,"ysyxSoCFull asic cpu cpu forwading_io_id2df_dst_d", false,-1, 63,0);
        tracep->declBus(c+3622,"ysyxSoCFull asic cpu cpu forwading_io_id2df_jmp_type", false,-1, 1,0);
        tracep->declBus(c+3623,"ysyxSoCFull asic cpu cpu forwading_io_id2df_special", false,-1, 1,0);
        tracep->declBus(c+3624,"ysyxSoCFull asic cpu cpu forwading_io_id2df_swap", false,-1, 5,0);
        tracep->declBus(c+3625,"ysyxSoCFull asic cpu cpu forwading_io_id2df_indi", false,-1, 1,0);
        tracep->declBit(c+3626,"ysyxSoCFull asic cpu cpu forwading_io_id2df_drop", false,-1);
        tracep->declBit(c+3627,"ysyxSoCFull asic cpu cpu forwading_io_id2df_stall", false,-1);
        tracep->declBit(c+3628,"ysyxSoCFull asic cpu cpu forwading_io_id2df_recov", false,-1);
        tracep->declBit(c+3629,"ysyxSoCFull asic cpu cpu forwading_io_id2df_valid", false,-1);
        tracep->declBit(c+3630,"ysyxSoCFull asic cpu cpu forwading_io_id2df_ready", false,-1);
        tracep->declBus(c+3632,"ysyxSoCFull asic cpu cpu forwading_io_df2rr_inst", false,-1, 31,0);
        tracep->declQuad(c+3633,"ysyxSoCFull asic cpu cpu forwading_io_df2rr_pc", false,-1, 63,0);
        tracep->declQuad(c+3635,"ysyxSoCFull asic cpu cpu forwading_io_df2rr_excep_cause", false,-1, 63,0);
        tracep->declQuad(c+3637,"ysyxSoCFull asic cpu cpu forwading_io_df2rr_excep_tval", false,-1, 63,0);
        tracep->declBit(c+3639,"ysyxSoCFull asic cpu cpu forwading_io_df2rr_excep_en", false,-1);
        tracep->declQuad(c+3640,"ysyxSoCFull asic cpu cpu forwading_io_df2rr_excep_pc", false,-1, 63,0);
        tracep->declBus(c+3642,"ysyxSoCFull asic cpu cpu forwading_io_df2rr_excep_etype", false,-1, 1,0);
        tracep->declBus(c+3643,"ysyxSoCFull asic cpu cpu forwading_io_df2rr_ctrl_aluOp", false,-1, 4,0);
        tracep->declBit(c+3644,"ysyxSoCFull asic cpu cpu forwading_io_df2rr_ctrl_aluWidth", false,-1);
        tracep->declBus(c+3645,"ysyxSoCFull asic cpu cpu forwading_io_df2rr_ctrl_dcMode", false,-1, 4,0);
        tracep->declBit(c+3646,"ysyxSoCFull asic cpu cpu forwading_io_df2rr_ctrl_writeRegEn", false,-1);
        tracep->declBit(c+3647,"ysyxSoCFull asic cpu cpu forwading_io_df2rr_ctrl_writeCSREn", false,-1);
        tracep->declBus(c+3648,"ysyxSoCFull asic cpu cpu forwading_io_df2rr_ctrl_brType", false,-1, 2,0);
        tracep->declBus(c+3649,"ysyxSoCFull asic cpu cpu forwading_io_df2rr_rs1", false,-1, 4,0);
        tracep->declBit(c+3650,"ysyxSoCFull asic cpu cpu forwading_io_df2rr_rrs1", false,-1);
        tracep->declQuad(c+3651,"ysyxSoCFull asic cpu cpu forwading_io_df2rr_rs1_d", false,-1, 63,0);
        tracep->declBus(c+3653,"ysyxSoCFull asic cpu cpu forwading_io_df2rr_rs2", false,-1, 11,0);
        tracep->declBit(c+3654,"ysyxSoCFull asic cpu cpu forwading_io_df2rr_rrs2", false,-1);
        tracep->declQuad(c+3655,"ysyxSoCFull asic cpu cpu forwading_io_df2rr_rs2_d", false,-1, 63,0);
        tracep->declBus(c+3657,"ysyxSoCFull asic cpu cpu forwading_io_df2rr_dst", false,-1, 4,0);
        tracep->declQuad(c+3658,"ysyxSoCFull asic cpu cpu forwading_io_df2rr_dst_d", false,-1, 63,0);
        tracep->declBus(c+3660,"ysyxSoCFull asic cpu cpu forwading_io_df2rr_jmp_type", false,-1, 1,0);
        tracep->declBus(c+3661,"ysyxSoCFull asic cpu cpu forwading_io_df2rr_special", false,-1, 1,0);
        tracep->declBus(c+3662,"ysyxSoCFull asic cpu cpu forwading_io_df2rr_swap", false,-1, 5,0);
        tracep->declBus(c+3663,"ysyxSoCFull asic cpu cpu forwading_io_df2rr_indi", false,-1, 1,0);
        tracep->declBit(c+3626,"ysyxSoCFull asic cpu cpu forwading_io_df2rr_drop", false,-1);
        tracep->declBit(c+3627,"ysyxSoCFull asic cpu cpu forwading_io_df2rr_stall", false,-1);
        tracep->declBit(c+3664,"ysyxSoCFull asic cpu cpu forwading_io_df2rr_recov", false,-1);
        tracep->declBit(c+3665,"ysyxSoCFull asic cpu cpu forwading_io_df2rr_valid", false,-1);
        tracep->declBit(c+3666,"ysyxSoCFull asic cpu cpu forwading_io_df2rr_ready", false,-1);
        tracep->declBus(c+3667,"ysyxSoCFull asic cpu cpu forwading_io_d_rr_id", false,-1, 4,0);
        tracep->declQuad(c+3668,"ysyxSoCFull asic cpu cpu forwading_io_d_rr_data", false,-1, 63,0);
        tracep->declBus(c+3670,"ysyxSoCFull asic cpu cpu forwading_io_d_rr_state", false,-1, 1,0);
        tracep->declBus(c+3671,"ysyxSoCFull asic cpu cpu forwading_io_d_ex_id", false,-1, 4,0);
        tracep->declQuad(c+3672,"ysyxSoCFull asic cpu cpu forwading_io_d_ex_data", false,-1, 63,0);
        tracep->declBus(c+3674,"ysyxSoCFull asic cpu cpu forwading_io_d_ex_state", false,-1, 1,0);
        tracep->declBus(c+3675,"ysyxSoCFull asic cpu cpu forwading_io_d_mem1_id", false,-1, 4,0);
        tracep->declQuad(c+3676,"ysyxSoCFull asic cpu cpu forwading_io_d_mem1_data", false,-1, 63,0);
        tracep->declBus(c+3678,"ysyxSoCFull asic cpu cpu forwading_io_d_mem1_state", false,-1, 1,0);
        tracep->declBus(c+3679,"ysyxSoCFull asic cpu cpu forwading_io_d_mem2_id", false,-1, 4,0);
        tracep->declQuad(c+3680,"ysyxSoCFull asic cpu cpu forwading_io_d_mem2_data", false,-1, 63,0);
        tracep->declBus(c+3682,"ysyxSoCFull asic cpu cpu forwading_io_d_mem2_state", false,-1, 1,0);
        tracep->declBus(c+3683,"ysyxSoCFull asic cpu cpu forwading_io_d_mem3_id", false,-1, 4,0);
        tracep->declQuad(c+3684,"ysyxSoCFull asic cpu cpu forwading_io_d_mem3_data", false,-1, 63,0);
        tracep->declBus(c+3686,"ysyxSoCFull asic cpu cpu forwading_io_d_mem3_state", false,-1, 1,0);
        tracep->declBit(c+20784,"ysyxSoCFull asic cpu cpu readregs_clock", false,-1);
        tracep->declBit(c+18986,"ysyxSoCFull asic cpu cpu readregs_reset", false,-1);
        tracep->declBus(c+3632,"ysyxSoCFull asic cpu cpu readregs_io_df2rr_inst", false,-1, 31,0);
        tracep->declQuad(c+3633,"ysyxSoCFull asic cpu cpu readregs_io_df2rr_pc", false,-1, 63,0);
        tracep->declQuad(c+3635,"ysyxSoCFull asic cpu cpu readregs_io_df2rr_excep_cause", false,-1, 63,0);
        tracep->declQuad(c+3637,"ysyxSoCFull asic cpu cpu readregs_io_df2rr_excep_tval", false,-1, 63,0);
        tracep->declBit(c+3639,"ysyxSoCFull asic cpu cpu readregs_io_df2rr_excep_en", false,-1);
        tracep->declQuad(c+3640,"ysyxSoCFull asic cpu cpu readregs_io_df2rr_excep_pc", false,-1, 63,0);
        tracep->declBus(c+3642,"ysyxSoCFull asic cpu cpu readregs_io_df2rr_excep_etype", false,-1, 1,0);
        tracep->declBus(c+3643,"ysyxSoCFull asic cpu cpu readregs_io_df2rr_ctrl_aluOp", false,-1, 4,0);
        tracep->declBit(c+3644,"ysyxSoCFull asic cpu cpu readregs_io_df2rr_ctrl_aluWidth", false,-1);
        tracep->declBus(c+3645,"ysyxSoCFull asic cpu cpu readregs_io_df2rr_ctrl_dcMode", false,-1, 4,0);
        tracep->declBit(c+3646,"ysyxSoCFull asic cpu cpu readregs_io_df2rr_ctrl_writeRegEn", false,-1);
        tracep->declBit(c+3647,"ysyxSoCFull asic cpu cpu readregs_io_df2rr_ctrl_writeCSREn", false,-1);
        tracep->declBus(c+3648,"ysyxSoCFull asic cpu cpu readregs_io_df2rr_ctrl_brType", false,-1, 2,0);
        tracep->declBus(c+3649,"ysyxSoCFull asic cpu cpu readregs_io_df2rr_rs1", false,-1, 4,0);
        tracep->declBit(c+3650,"ysyxSoCFull asic cpu cpu readregs_io_df2rr_rrs1", false,-1);
        tracep->declQuad(c+3651,"ysyxSoCFull asic cpu cpu readregs_io_df2rr_rs1_d", false,-1, 63,0);
        tracep->declBus(c+3653,"ysyxSoCFull asic cpu cpu readregs_io_df2rr_rs2", false,-1, 11,0);
        tracep->declBit(c+3654,"ysyxSoCFull asic cpu cpu readregs_io_df2rr_rrs2", false,-1);
        tracep->declQuad(c+3655,"ysyxSoCFull asic cpu cpu readregs_io_df2rr_rs2_d", false,-1, 63,0);
        tracep->declBus(c+3657,"ysyxSoCFull asic cpu cpu readregs_io_df2rr_dst", false,-1, 4,0);
        tracep->declQuad(c+3658,"ysyxSoCFull asic cpu cpu readregs_io_df2rr_dst_d", false,-1, 63,0);
        tracep->declBus(c+3660,"ysyxSoCFull asic cpu cpu readregs_io_df2rr_jmp_type", false,-1, 1,0);
        tracep->declBus(c+3661,"ysyxSoCFull asic cpu cpu readregs_io_df2rr_special", false,-1, 1,0);
        tracep->declBus(c+3662,"ysyxSoCFull asic cpu cpu readregs_io_df2rr_swap", false,-1, 5,0);
        tracep->declBus(c+3663,"ysyxSoCFull asic cpu cpu readregs_io_df2rr_indi", false,-1, 1,0);
        tracep->declBit(c+3626,"ysyxSoCFull asic cpu cpu readregs_io_df2rr_drop", false,-1);
        tracep->declBit(c+3627,"ysyxSoCFull asic cpu cpu readregs_io_df2rr_stall", false,-1);
        tracep->declBit(c+3664,"ysyxSoCFull asic cpu cpu readregs_io_df2rr_recov", false,-1);
        tracep->declBit(c+3665,"ysyxSoCFull asic cpu cpu readregs_io_df2rr_valid", false,-1);
        tracep->declBit(c+3666,"ysyxSoCFull asic cpu cpu readregs_io_df2rr_ready", false,-1);
        tracep->declBus(c+3687,"ysyxSoCFull asic cpu cpu readregs_io_rr2ex_inst", false,-1, 31,0);
        tracep->declQuad(c+3688,"ysyxSoCFull asic cpu cpu readregs_io_rr2ex_pc", false,-1, 63,0);
        tracep->declQuad(c+3690,"ysyxSoCFull asic cpu cpu readregs_io_rr2ex_excep_cause", false,-1, 63,0);
        tracep->declQuad(c+3692,"ysyxSoCFull asic cpu cpu readregs_io_rr2ex_excep_tval", false,-1, 63,0);
        tracep->declBit(c+3694,"ysyxSoCFull asic cpu cpu readregs_io_rr2ex_excep_en", false,-1);
        tracep->declQuad(c+3695,"ysyxSoCFull asic cpu cpu readregs_io_rr2ex_excep_pc", false,-1, 63,0);
        tracep->declBus(c+3697,"ysyxSoCFull asic cpu cpu readregs_io_rr2ex_excep_etype", false,-1, 1,0);
        tracep->declBus(c+3698,"ysyxSoCFull asic cpu cpu readregs_io_rr2ex_ctrl_aluOp", false,-1, 4,0);
        tracep->declBit(c+3699,"ysyxSoCFull asic cpu cpu readregs_io_rr2ex_ctrl_aluWidth", false,-1);
        tracep->declBus(c+3700,"ysyxSoCFull asic cpu cpu readregs_io_rr2ex_ctrl_dcMode", false,-1, 4,0);
        tracep->declBit(c+3701,"ysyxSoCFull asic cpu cpu readregs_io_rr2ex_ctrl_writeRegEn", false,-1);
        tracep->declBit(c+3702,"ysyxSoCFull asic cpu cpu readregs_io_rr2ex_ctrl_writeCSREn", false,-1);
        tracep->declBus(c+3703,"ysyxSoCFull asic cpu cpu readregs_io_rr2ex_ctrl_brType", false,-1, 2,0);
        tracep->declQuad(c+3704,"ysyxSoCFull asic cpu cpu readregs_io_rr2ex_rs1_d", false,-1, 63,0);
        tracep->declBus(c+3706,"ysyxSoCFull asic cpu cpu readregs_io_rr2ex_rs2", false,-1, 11,0);
        tracep->declQuad(c+3707,"ysyxSoCFull asic cpu cpu readregs_io_rr2ex_rs2_d", false,-1, 63,0);
        tracep->declBus(c+3667,"ysyxSoCFull asic cpu cpu readregs_io_rr2ex_dst", false,-1, 4,0);
        tracep->declQuad(c+3668,"ysyxSoCFull asic cpu cpu readregs_io_rr2ex_dst_d", false,-1, 63,0);
        tracep->declBus(c+3709,"ysyxSoCFull asic cpu cpu readregs_io_rr2ex_rcsr_id", false,-1, 11,0);
        tracep->declBus(c+3710,"ysyxSoCFull asic cpu cpu readregs_io_rr2ex_jmp_type", false,-1, 1,0);
        tracep->declBus(c+3711,"ysyxSoCFull asic cpu cpu readregs_io_rr2ex_special", false,-1, 1,0);
        tracep->declBus(c+3712,"ysyxSoCFull asic cpu cpu readregs_io_rr2ex_indi", false,-1, 1,0);
        tracep->declBit(c+3713,"ysyxSoCFull asic cpu cpu readregs_io_rr2ex_drop", false,-1);
        tracep->declBit(c+3714,"ysyxSoCFull asic cpu cpu readregs_io_rr2ex_stall", false,-1);
        tracep->declBit(c+3715,"ysyxSoCFull asic cpu cpu readregs_io_rr2ex_recov", false,-1);
        tracep->declBit(c+3716,"ysyxSoCFull asic cpu cpu readregs_io_rr2ex_valid", false,-1);
        tracep->declBit(c+3717,"ysyxSoCFull asic cpu cpu readregs_io_rr2ex_ready", false,-1);
        tracep->declBus(c+3649,"ysyxSoCFull asic cpu cpu readregs_io_rs1Read_id", false,-1, 4,0);
        tracep->declQuad(c+3718,"ysyxSoCFull asic cpu cpu readregs_io_rs1Read_data", false,-1, 63,0);
        tracep->declBus(c+3720,"ysyxSoCFull asic cpu cpu readregs_io_rs2Read_id", false,-1, 4,0);
        tracep->declQuad(c+3721,"ysyxSoCFull asic cpu cpu readregs_io_rs2Read_data", false,-1, 63,0);
        tracep->declBus(c+3653,"ysyxSoCFull asic cpu cpu readregs_io_csrRead_id", false,-1, 11,0);
        tracep->declQuad(c+3723,"ysyxSoCFull asic cpu cpu readregs_io_csrRead_data", false,-1, 63,0);
        tracep->declBit(c+3725,"ysyxSoCFull asic cpu cpu readregs_io_csrRead_is_err", false,-1);
        tracep->declBus(c+3667,"ysyxSoCFull asic cpu cpu readregs_io_d_rr_id", false,-1, 4,0);
        tracep->declQuad(c+3668,"ysyxSoCFull asic cpu cpu readregs_io_d_rr_data", false,-1, 63,0);
        tracep->declBus(c+3670,"ysyxSoCFull asic cpu cpu readregs_io_d_rr_state", false,-1, 1,0);
        tracep->declBit(c+20784,"ysyxSoCFull asic cpu cpu execute_clock", false,-1);
        tracep->declBit(c+18986,"ysyxSoCFull asic cpu cpu execute_reset", false,-1);
        tracep->declBus(c+3687,"ysyxSoCFull asic cpu cpu execute_io_rr2ex_inst", false,-1, 31,0);
        tracep->declQuad(c+3688,"ysyxSoCFull asic cpu cpu execute_io_rr2ex_pc", false,-1, 63,0);
        tracep->declQuad(c+3690,"ysyxSoCFull asic cpu cpu execute_io_rr2ex_excep_cause", false,-1, 63,0);
        tracep->declQuad(c+3692,"ysyxSoCFull asic cpu cpu execute_io_rr2ex_excep_tval", false,-1, 63,0);
        tracep->declBit(c+3694,"ysyxSoCFull asic cpu cpu execute_io_rr2ex_excep_en", false,-1);
        tracep->declQuad(c+3695,"ysyxSoCFull asic cpu cpu execute_io_rr2ex_excep_pc", false,-1, 63,0);
        tracep->declBus(c+3697,"ysyxSoCFull asic cpu cpu execute_io_rr2ex_excep_etype", false,-1, 1,0);
        tracep->declBus(c+3698,"ysyxSoCFull asic cpu cpu execute_io_rr2ex_ctrl_aluOp", false,-1, 4,0);
        tracep->declBit(c+3699,"ysyxSoCFull asic cpu cpu execute_io_rr2ex_ctrl_aluWidth", false,-1);
        tracep->declBus(c+3700,"ysyxSoCFull asic cpu cpu execute_io_rr2ex_ctrl_dcMode", false,-1, 4,0);
        tracep->declBit(c+3701,"ysyxSoCFull asic cpu cpu execute_io_rr2ex_ctrl_writeRegEn", false,-1);
        tracep->declBit(c+3702,"ysyxSoCFull asic cpu cpu execute_io_rr2ex_ctrl_writeCSREn", false,-1);
        tracep->declBus(c+3703,"ysyxSoCFull asic cpu cpu execute_io_rr2ex_ctrl_brType", false,-1, 2,0);
        tracep->declQuad(c+3704,"ysyxSoCFull asic cpu cpu execute_io_rr2ex_rs1_d", false,-1, 63,0);
        tracep->declBus(c+3706,"ysyxSoCFull asic cpu cpu execute_io_rr2ex_rs2", false,-1, 11,0);
        tracep->declQuad(c+3707,"ysyxSoCFull asic cpu cpu execute_io_rr2ex_rs2_d", false,-1, 63,0);
        tracep->declBus(c+3667,"ysyxSoCFull asic cpu cpu execute_io_rr2ex_dst", false,-1, 4,0);
        tracep->declQuad(c+3668,"ysyxSoCFull asic cpu cpu execute_io_rr2ex_dst_d", false,-1, 63,0);
        tracep->declBus(c+3709,"ysyxSoCFull asic cpu cpu execute_io_rr2ex_rcsr_id", false,-1, 11,0);
        tracep->declBus(c+3710,"ysyxSoCFull asic cpu cpu execute_io_rr2ex_jmp_type", false,-1, 1,0);
        tracep->declBus(c+3711,"ysyxSoCFull asic cpu cpu execute_io_rr2ex_special", false,-1, 1,0);
        tracep->declBus(c+3712,"ysyxSoCFull asic cpu cpu execute_io_rr2ex_indi", false,-1, 1,0);
        tracep->declBit(c+3713,"ysyxSoCFull asic cpu cpu execute_io_rr2ex_drop", false,-1);
        tracep->declBit(c+3714,"ysyxSoCFull asic cpu cpu execute_io_rr2ex_stall", false,-1);
        tracep->declBit(c+3715,"ysyxSoCFull asic cpu cpu execute_io_rr2ex_recov", false,-1);
        tracep->declBit(c+3716,"ysyxSoCFull asic cpu cpu execute_io_rr2ex_valid", false,-1);
        tracep->declBit(c+3717,"ysyxSoCFull asic cpu cpu execute_io_rr2ex_ready", false,-1);
        tracep->declBus(c+3726,"ysyxSoCFull asic cpu cpu execute_io_ex2mem_inst", false,-1, 31,0);
        tracep->declQuad(c+3727,"ysyxSoCFull asic cpu cpu execute_io_ex2mem_pc", false,-1, 63,0);
        tracep->declQuad(c+3729,"ysyxSoCFull asic cpu cpu execute_io_ex2mem_excep_cause", false,-1, 63,0);
        tracep->declQuad(c+3731,"ysyxSoCFull asic cpu cpu execute_io_ex2mem_excep_tval", false,-1, 63,0);
        tracep->declBit(c+3733,"ysyxSoCFull asic cpu cpu execute_io_ex2mem_excep_en", false,-1);
        tracep->declQuad(c+3734,"ysyxSoCFull asic cpu cpu execute_io_ex2mem_excep_pc", false,-1, 63,0);
        tracep->declBus(c+3736,"ysyxSoCFull asic cpu cpu execute_io_ex2mem_excep_etype", false,-1, 1,0);
        tracep->declBus(c+3737,"ysyxSoCFull asic cpu cpu execute_io_ex2mem_ctrl_dcMode", false,-1, 4,0);
        tracep->declBit(c+3738,"ysyxSoCFull asic cpu cpu execute_io_ex2mem_ctrl_writeRegEn", false,-1);
        tracep->declBit(c+3739,"ysyxSoCFull asic cpu cpu execute_io_ex2mem_ctrl_writeCSREn", false,-1);
        tracep->declQuad(c+3740,"ysyxSoCFull asic cpu cpu execute_io_ex2mem_mem_addr", false,-1, 63,0);
        tracep->declQuad(c+3742,"ysyxSoCFull asic cpu cpu execute_io_ex2mem_mem_data", false,-1, 63,0);
        tracep->declBus(c+3744,"ysyxSoCFull asic cpu cpu execute_io_ex2mem_csr_id", false,-1, 11,0);
        tracep->declQuad(c+3745,"ysyxSoCFull asic cpu cpu execute_io_ex2mem_csr_d", false,-1, 63,0);
        tracep->declBus(c+3671,"ysyxSoCFull asic cpu cpu execute_io_ex2mem_dst", false,-1, 4,0);
        tracep->declQuad(c+3672,"ysyxSoCFull asic cpu cpu execute_io_ex2mem_dst_d", false,-1, 63,0);
        tracep->declBus(c+3747,"ysyxSoCFull asic cpu cpu execute_io_ex2mem_rcsr_id", false,-1, 11,0);
        tracep->declBus(c+3748,"ysyxSoCFull asic cpu cpu execute_io_ex2mem_special", false,-1, 1,0);
        tracep->declBus(c+3749,"ysyxSoCFull asic cpu cpu execute_io_ex2mem_indi", false,-1, 1,0);
        tracep->declBit(c+3750,"ysyxSoCFull asic cpu cpu execute_io_ex2mem_drop", false,-1);
        tracep->declBit(c+3751,"ysyxSoCFull asic cpu cpu execute_io_ex2mem_stall", false,-1);
        tracep->declBit(c+3752,"ysyxSoCFull asic cpu cpu execute_io_ex2mem_recov", false,-1);
        tracep->declBit(c+3753,"ysyxSoCFull asic cpu cpu execute_io_ex2mem_valid", false,-1);
        tracep->declBit(c+3754,"ysyxSoCFull asic cpu cpu execute_io_ex2mem_ready", false,-1);
        tracep->declBus(c+3671,"ysyxSoCFull asic cpu cpu execute_io_d_ex_id", false,-1, 4,0);
        tracep->declQuad(c+3672,"ysyxSoCFull asic cpu cpu execute_io_d_ex_data", false,-1, 63,0);
        tracep->declBus(c+3674,"ysyxSoCFull asic cpu cpu execute_io_d_ex_state", false,-1, 1,0);
        tracep->declQuad(c+3576,"ysyxSoCFull asic cpu cpu execute_io_ex2if_seq_pc", false,-1, 63,0);
        tracep->declBit(c+3578,"ysyxSoCFull asic cpu cpu execute_io_ex2if_valid", false,-1);
        tracep->declQuad(c+3566,"ysyxSoCFull asic cpu cpu execute_io_updateNextPc_seq_pc", false,-1, 63,0);
        tracep->declBit(c+3568,"ysyxSoCFull asic cpu cpu execute_io_updateNextPc_valid", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic cpu cpu memory_clock", false,-1);
        tracep->declBit(c+18986,"ysyxSoCFull asic cpu cpu memory_reset", false,-1);
        tracep->declBus(c+3726,"ysyxSoCFull asic cpu cpu memory_io_ex2mem_inst", false,-1, 31,0);
        tracep->declQuad(c+3727,"ysyxSoCFull asic cpu cpu memory_io_ex2mem_pc", false,-1, 63,0);
        tracep->declQuad(c+3729,"ysyxSoCFull asic cpu cpu memory_io_ex2mem_excep_cause", false,-1, 63,0);
        tracep->declQuad(c+3731,"ysyxSoCFull asic cpu cpu memory_io_ex2mem_excep_tval", false,-1, 63,0);
        tracep->declBit(c+3733,"ysyxSoCFull asic cpu cpu memory_io_ex2mem_excep_en", false,-1);
        tracep->declQuad(c+3734,"ysyxSoCFull asic cpu cpu memory_io_ex2mem_excep_pc", false,-1, 63,0);
        tracep->declBus(c+3736,"ysyxSoCFull asic cpu cpu memory_io_ex2mem_excep_etype", false,-1, 1,0);
        tracep->declBus(c+3737,"ysyxSoCFull asic cpu cpu memory_io_ex2mem_ctrl_dcMode", false,-1, 4,0);
        tracep->declBit(c+3738,"ysyxSoCFull asic cpu cpu memory_io_ex2mem_ctrl_writeRegEn", false,-1);
        tracep->declBit(c+3739,"ysyxSoCFull asic cpu cpu memory_io_ex2mem_ctrl_writeCSREn", false,-1);
        tracep->declQuad(c+3740,"ysyxSoCFull asic cpu cpu memory_io_ex2mem_mem_addr", false,-1, 63,0);
        tracep->declQuad(c+3742,"ysyxSoCFull asic cpu cpu memory_io_ex2mem_mem_data", false,-1, 63,0);
        tracep->declBus(c+3744,"ysyxSoCFull asic cpu cpu memory_io_ex2mem_csr_id", false,-1, 11,0);
        tracep->declQuad(c+3745,"ysyxSoCFull asic cpu cpu memory_io_ex2mem_csr_d", false,-1, 63,0);
        tracep->declBus(c+3671,"ysyxSoCFull asic cpu cpu memory_io_ex2mem_dst", false,-1, 4,0);
        tracep->declQuad(c+3672,"ysyxSoCFull asic cpu cpu memory_io_ex2mem_dst_d", false,-1, 63,0);
        tracep->declBus(c+3747,"ysyxSoCFull asic cpu cpu memory_io_ex2mem_rcsr_id", false,-1, 11,0);
        tracep->declBus(c+3748,"ysyxSoCFull asic cpu cpu memory_io_ex2mem_special", false,-1, 1,0);
        tracep->declBus(c+3749,"ysyxSoCFull asic cpu cpu memory_io_ex2mem_indi", false,-1, 1,0);
        tracep->declBit(c+3750,"ysyxSoCFull asic cpu cpu memory_io_ex2mem_drop", false,-1);
        tracep->declBit(c+3751,"ysyxSoCFull asic cpu cpu memory_io_ex2mem_stall", false,-1);
        tracep->declBit(c+3752,"ysyxSoCFull asic cpu cpu memory_io_ex2mem_recov", false,-1);
        tracep->declBit(c+3753,"ysyxSoCFull asic cpu cpu memory_io_ex2mem_valid", false,-1);
        tracep->declBit(c+3754,"ysyxSoCFull asic cpu cpu memory_io_ex2mem_ready", false,-1);
        tracep->declBus(c+3755,"ysyxSoCFull asic cpu cpu memory_io_mem2rb_inst", false,-1, 31,0);
        tracep->declQuad(c+3756,"ysyxSoCFull asic cpu cpu memory_io_mem2rb_pc", false,-1, 63,0);
        tracep->declQuad(c+3758,"ysyxSoCFull asic cpu cpu memory_io_mem2rb_excep_cause", false,-1, 63,0);
        tracep->declQuad(c+3760,"ysyxSoCFull asic cpu cpu memory_io_mem2rb_excep_tval", false,-1, 63,0);
        tracep->declBit(c+3762,"ysyxSoCFull asic cpu cpu memory_io_mem2rb_excep_en", false,-1);
        tracep->declQuad(c+3763,"ysyxSoCFull asic cpu cpu memory_io_mem2rb_excep_pc", false,-1, 63,0);
        tracep->declBus(c+3765,"ysyxSoCFull asic cpu cpu memory_io_mem2rb_excep_etype", false,-1, 1,0);
        tracep->declBus(c+3766,"ysyxSoCFull asic cpu cpu memory_io_mem2rb_csr_id", false,-1, 11,0);
        tracep->declQuad(c+3767,"ysyxSoCFull asic cpu cpu memory_io_mem2rb_csr_d", false,-1, 63,0);
        tracep->declBit(c+3769,"ysyxSoCFull asic cpu cpu memory_io_mem2rb_csr_en", false,-1);
        tracep->declBus(c+3683,"ysyxSoCFull asic cpu cpu memory_io_mem2rb_dst", false,-1, 4,0);
        tracep->declQuad(c+3684,"ysyxSoCFull asic cpu cpu memory_io_mem2rb_dst_d", false,-1, 63,0);
        tracep->declBit(c+3770,"ysyxSoCFull asic cpu cpu memory_io_mem2rb_dst_en", false,-1);
        tracep->declBus(c+3771,"ysyxSoCFull asic cpu cpu memory_io_mem2rb_rcsr_id", false,-1, 11,0);
        tracep->declBus(c+3772,"ysyxSoCFull asic cpu cpu memory_io_mem2rb_special", false,-1, 1,0);
        tracep->declBit(c+3773,"ysyxSoCFull asic cpu cpu memory_io_mem2rb_is_mmio", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic cpu cpu memory_io_mem2rb_drop", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic cpu cpu memory_io_mem2rb_stall", false,-1);
        tracep->declBit(c+3774,"ysyxSoCFull asic cpu cpu memory_io_mem2rb_recov", false,-1);
        tracep->declBit(c+3775,"ysyxSoCFull asic cpu cpu memory_io_mem2rb_valid", false,-1);
        tracep->declBit(c+3775,"ysyxSoCFull asic cpu cpu memory_io_mem2rb_ready", false,-1);
        tracep->declBus(c+3776,"ysyxSoCFull asic cpu cpu memory_io_dataRW_addr", false,-1, 31,0);
        tracep->declQuad(c+3777,"ysyxSoCFull asic cpu cpu memory_io_dataRW_rdata", false,-1, 63,0);
        tracep->declBit(c+3779,"ysyxSoCFull asic cpu cpu memory_io_dataRW_rvalid", false,-1);
        tracep->declQuad(c+3780,"ysyxSoCFull asic cpu cpu memory_io_dataRW_wdata", false,-1, 63,0);
        tracep->declBus(c+3782,"ysyxSoCFull asic cpu cpu memory_io_dataRW_dc_mode", false,-1, 4,0);
        tracep->declBus(c+3783,"ysyxSoCFull asic cpu cpu memory_io_dataRW_amo", false,-1, 4,0);
        tracep->declBit(c+3784,"ysyxSoCFull asic cpu cpu memory_io_dataRW_ready", false,-1);
        tracep->declQuad(c+3785,"ysyxSoCFull asic cpu cpu memory_io_va2pa_vaddr", false,-1, 63,0);
        tracep->declBit(c+3787,"ysyxSoCFull asic cpu cpu memory_io_va2pa_vvalid", false,-1);
        tracep->declBus(c+3788,"ysyxSoCFull asic cpu cpu memory_io_va2pa_m_type", false,-1, 1,0);
        tracep->declBus(c+3789,"ysyxSoCFull asic cpu cpu memory_io_va2pa_paddr", false,-1, 31,0);
        tracep->declBit(c+3790,"ysyxSoCFull asic cpu cpu memory_io_va2pa_pvalid", false,-1);
        tracep->declQuad(c+3791,"ysyxSoCFull asic cpu cpu memory_io_va2pa_tlb_excep_cause", false,-1, 63,0);
        tracep->declQuad(c+3793,"ysyxSoCFull asic cpu cpu memory_io_va2pa_tlb_excep_tval", false,-1, 63,0);
        tracep->declBit(c+3795,"ysyxSoCFull asic cpu cpu memory_io_va2pa_tlb_excep_en", false,-1);
        tracep->declBus(c+3675,"ysyxSoCFull asic cpu cpu memory_io_d_mem1_id", false,-1, 4,0);
        tracep->declQuad(c+3676,"ysyxSoCFull asic cpu cpu memory_io_d_mem1_data", false,-1, 63,0);
        tracep->declBus(c+3678,"ysyxSoCFull asic cpu cpu memory_io_d_mem1_state", false,-1, 1,0);
        tracep->declBus(c+3679,"ysyxSoCFull asic cpu cpu memory_io_d_mem2_id", false,-1, 4,0);
        tracep->declQuad(c+3680,"ysyxSoCFull asic cpu cpu memory_io_d_mem2_data", false,-1, 63,0);
        tracep->declBus(c+3682,"ysyxSoCFull asic cpu cpu memory_io_d_mem2_state", false,-1, 1,0);
        tracep->declBus(c+3683,"ysyxSoCFull asic cpu cpu memory_io_d_mem3_id", false,-1, 4,0);
        tracep->declQuad(c+3684,"ysyxSoCFull asic cpu cpu memory_io_d_mem3_data", false,-1, 63,0);
        tracep->declBus(c+3686,"ysyxSoCFull asic cpu cpu memory_io_d_mem3_state", false,-1, 1,0);
        tracep->declBit(c+20784,"ysyxSoCFull asic cpu cpu writeback_clock", false,-1);
        tracep->declBit(c+18986,"ysyxSoCFull asic cpu cpu writeback_reset", false,-1);
        tracep->declBus(c+3755,"ysyxSoCFull asic cpu cpu writeback_io_mem2rb_inst", false,-1, 31,0);
        tracep->declQuad(c+3756,"ysyxSoCFull asic cpu cpu writeback_io_mem2rb_pc", false,-1, 63,0);
        tracep->declQuad(c+3758,"ysyxSoCFull asic cpu cpu writeback_io_mem2rb_excep_cause", false,-1, 63,0);
        tracep->declQuad(c+3760,"ysyxSoCFull asic cpu cpu writeback_io_mem2rb_excep_tval", false,-1, 63,0);
        tracep->declBit(c+3762,"ysyxSoCFull asic cpu cpu writeback_io_mem2rb_excep_en", false,-1);
        tracep->declQuad(c+3763,"ysyxSoCFull asic cpu cpu writeback_io_mem2rb_excep_pc", false,-1, 63,0);
        tracep->declBus(c+3765,"ysyxSoCFull asic cpu cpu writeback_io_mem2rb_excep_etype", false,-1, 1,0);
        tracep->declBus(c+3766,"ysyxSoCFull asic cpu cpu writeback_io_mem2rb_csr_id", false,-1, 11,0);
        tracep->declQuad(c+3767,"ysyxSoCFull asic cpu cpu writeback_io_mem2rb_csr_d", false,-1, 63,0);
        tracep->declBit(c+3769,"ysyxSoCFull asic cpu cpu writeback_io_mem2rb_csr_en", false,-1);
        tracep->declBus(c+3683,"ysyxSoCFull asic cpu cpu writeback_io_mem2rb_dst", false,-1, 4,0);
        tracep->declQuad(c+3684,"ysyxSoCFull asic cpu cpu writeback_io_mem2rb_dst_d", false,-1, 63,0);
        tracep->declBit(c+3770,"ysyxSoCFull asic cpu cpu writeback_io_mem2rb_dst_en", false,-1);
        tracep->declBus(c+3771,"ysyxSoCFull asic cpu cpu writeback_io_mem2rb_rcsr_id", false,-1, 11,0);
        tracep->declBus(c+3772,"ysyxSoCFull asic cpu cpu writeback_io_mem2rb_special", false,-1, 1,0);
        tracep->declBit(c+3773,"ysyxSoCFull asic cpu cpu writeback_io_mem2rb_is_mmio", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic cpu cpu writeback_io_mem2rb_drop", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic cpu cpu writeback_io_mem2rb_stall", false,-1);
        tracep->declBit(c+3774,"ysyxSoCFull asic cpu cpu writeback_io_mem2rb_recov", false,-1);
        tracep->declBit(c+3775,"ysyxSoCFull asic cpu cpu writeback_io_mem2rb_valid", false,-1);
        tracep->declBit(c+3775,"ysyxSoCFull asic cpu cpu writeback_io_mem2rb_ready", false,-1);
        tracep->declBus(c+3683,"ysyxSoCFull asic cpu cpu writeback_io_wReg_id", false,-1, 4,0);
        tracep->declQuad(c+3684,"ysyxSoCFull asic cpu cpu writeback_io_wReg_data", false,-1, 63,0);
        tracep->declBit(c+3796,"ysyxSoCFull asic cpu cpu writeback_io_wReg_en", false,-1);
        tracep->declBus(c+3766,"ysyxSoCFull asic cpu cpu writeback_io_wCsr_id", false,-1, 11,0);
        tracep->declQuad(c+3767,"ysyxSoCFull asic cpu cpu writeback_io_wCsr_data", false,-1, 63,0);
        tracep->declBit(c+3797,"ysyxSoCFull asic cpu cpu writeback_io_wCsr_en", false,-1);
        tracep->declQuad(c+3758,"ysyxSoCFull asic cpu cpu writeback_io_excep_cause", false,-1, 63,0);
        tracep->declQuad(c+3760,"ysyxSoCFull asic cpu cpu writeback_io_excep_tval", false,-1, 63,0);
        tracep->declBit(c+3798,"ysyxSoCFull asic cpu cpu writeback_io_excep_en", false,-1);
        tracep->declQuad(c+3763,"ysyxSoCFull asic cpu cpu writeback_io_excep_pc", false,-1, 63,0);
        tracep->declBus(c+3765,"ysyxSoCFull asic cpu cpu writeback_io_excep_etype", false,-1, 1,0);
        tracep->declQuad(c+3569,"ysyxSoCFull asic cpu cpu writeback_io_wb2if_seq_pc", false,-1, 63,0);
        tracep->declBit(c+3571,"ysyxSoCFull asic cpu cpu writeback_io_wb2if_valid", false,-1);
        tracep->declBit(c+3572,"ysyxSoCFull asic cpu cpu writeback_io_recov", false,-1);
        tracep->declBit(c+3799,"ysyxSoCFull asic cpu cpu writeback_io_flush_tlb", false,-1);
        tracep->declBit(c+3800,"ysyxSoCFull asic cpu cpu writeback_io_flush_cache", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic cpu cpu regs_clock", false,-1);
        tracep->declBit(c+18986,"ysyxSoCFull asic cpu cpu regs_reset", false,-1);
        tracep->declBus(c+3649,"ysyxSoCFull asic cpu cpu regs_io_rs1_id", false,-1, 4,0);
        tracep->declQuad(c+3718,"ysyxSoCFull asic cpu cpu regs_io_rs1_data", false,-1, 63,0);
        tracep->declBus(c+3720,"ysyxSoCFull asic cpu cpu regs_io_rs2_id", false,-1, 4,0);
        tracep->declQuad(c+3721,"ysyxSoCFull asic cpu cpu regs_io_rs2_data", false,-1, 63,0);
        tracep->declBus(c+3683,"ysyxSoCFull asic cpu cpu regs_io_dst_id", false,-1, 4,0);
        tracep->declQuad(c+3684,"ysyxSoCFull asic cpu cpu regs_io_dst_data", false,-1, 63,0);
        tracep->declBit(c+3796,"ysyxSoCFull asic cpu cpu regs_io_dst_en", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic cpu cpu csrs_clock", false,-1);
        tracep->declBit(c+18986,"ysyxSoCFull asic cpu cpu csrs_reset", false,-1);
        tracep->declBus(c+3653,"ysyxSoCFull asic cpu cpu csrs_io_rs_id", false,-1, 11,0);
        tracep->declQuad(c+3723,"ysyxSoCFull asic cpu cpu csrs_io_rs_data", false,-1, 63,0);
        tracep->declBit(c+3725,"ysyxSoCFull asic cpu cpu csrs_io_rs_is_err", false,-1);
        tracep->declBus(c+3766,"ysyxSoCFull asic cpu cpu csrs_io_rd_id", false,-1, 11,0);
        tracep->declQuad(c+3767,"ysyxSoCFull asic cpu cpu csrs_io_rd_data", false,-1, 63,0);
        tracep->declBit(c+3797,"ysyxSoCFull asic cpu cpu csrs_io_rd_en", false,-1);
        tracep->declQuad(c+3758,"ysyxSoCFull asic cpu cpu csrs_io_excep_cause", false,-1, 63,0);
        tracep->declQuad(c+3760,"ysyxSoCFull asic cpu cpu csrs_io_excep_tval", false,-1, 63,0);
        tracep->declBit(c+3798,"ysyxSoCFull asic cpu cpu csrs_io_excep_en", false,-1);
        tracep->declQuad(c+3763,"ysyxSoCFull asic cpu cpu csrs_io_excep_pc", false,-1, 63,0);
        tracep->declBus(c+3765,"ysyxSoCFull asic cpu cpu csrs_io_excep_etype", false,-1, 1,0);
        tracep->declBus(c+3631,"ysyxSoCFull asic cpu cpu csrs_io_mmuState_priv", false,-1, 1,0);
        tracep->declQuad(c+3801,"ysyxSoCFull asic cpu cpu csrs_io_mmuState_mstatus", false,-1, 63,0);
        tracep->declQuad(c+3803,"ysyxSoCFull asic cpu cpu csrs_io_mmuState_satp", false,-1, 63,0);
        tracep->declBus(c+3631,"ysyxSoCFull asic cpu cpu csrs_io_idState_priv", false,-1, 1,0);
        tracep->declQuad(c+3566,"ysyxSoCFull asic cpu cpu csrs_io_reg2if_seq_pc", false,-1, 63,0);
        tracep->declBit(c+3568,"ysyxSoCFull asic cpu cpu csrs_io_reg2if_valid", false,-1);
        tracep->declBit(c+3573,"ysyxSoCFull asic cpu cpu csrs_io_intr_out_en", false,-1);
        tracep->declQuad(c+3574,"ysyxSoCFull asic cpu cpu csrs_io_intr_out_cause", false,-1, 63,0);
        tracep->declBit(c+3805,"ysyxSoCFull asic cpu cpu csrs_io_clint_raise", false,-1);
        tracep->declBit(c+3806,"ysyxSoCFull asic cpu cpu csrs_io_clint_clear", false,-1);
        tracep->declBit(c+3807,"ysyxSoCFull asic cpu cpu csrs_io_plic_m_raise", false,-1);
        tracep->declBit(c+3808,"ysyxSoCFull asic cpu cpu csrs_io_plic_m_clear", false,-1);
        tracep->declBit(c+3809,"ysyxSoCFull asic cpu cpu csrs_io_plic_s_raise", false,-1);
        tracep->declBit(c+3808,"ysyxSoCFull asic cpu cpu csrs_io_plic_s_clear", false,-1);
        tracep->declQuad(c+3566,"ysyxSoCFull asic cpu cpu csrs_io_updateNextPc_seq_pc", false,-1, 63,0);
        tracep->declBit(c+3568,"ysyxSoCFull asic cpu cpu csrs_io_updateNextPc_valid", false,-1);
        tracep->declBit(c+3810,"ysyxSoCFull asic cpu cpu csrs_io_intr_msip_raise", false,-1);
        tracep->declBit(c+3811,"ysyxSoCFull asic cpu cpu csrs_io_intr_msip_clear", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic cpu cpu icache_clock", false,-1);
        tracep->declBit(c+18986,"ysyxSoCFull asic cpu cpu icache_reset", false,-1);
        tracep->declBit(c+3812,"ysyxSoCFull asic cpu cpu icache_io_instAxi_ra_ready", false,-1);
        tracep->declBit(c+3813,"ysyxSoCFull asic cpu cpu icache_io_instAxi_ra_valid", false,-1);
        tracep->declBus(c+3814,"ysyxSoCFull asic cpu cpu icache_io_instAxi_ra_bits_addr", false,-1, 31,0);
        tracep->declBit(c+19403,"ysyxSoCFull asic cpu cpu icache_io_instAxi_rd_valid", false,-1);
        tracep->declQuad(c+19404,"ysyxSoCFull asic cpu cpu icache_io_instAxi_rd_bits_data", false,-1, 63,0);
        tracep->declBit(c+19406,"ysyxSoCFull asic cpu cpu icache_io_instAxi_rd_bits_last", false,-1);
        tracep->declBus(c+3551,"ysyxSoCFull asic cpu cpu icache_io_icRead_addr", false,-1, 31,0);
        tracep->declQuad(c+3815,"ysyxSoCFull asic cpu cpu icache_io_icRead_inst", false,-1, 63,0);
        tracep->declBit(c+3817,"ysyxSoCFull asic cpu cpu icache_io_icRead_arvalid", false,-1);
        tracep->declBit(c+3818,"ysyxSoCFull asic cpu cpu icache_io_icRead_ready", false,-1);
        tracep->declBit(c+3819,"ysyxSoCFull asic cpu cpu icache_io_icRead_rvalid", false,-1);
        tracep->declBit(c+3800,"ysyxSoCFull asic cpu cpu icache_io_flush", false,-1);
        tracep->declBus(c+3509,"ysyxSoCFull asic cpu cpu icache_io_ic2sr0_addr", false,-1, 5,0);
        tracep->declBit(c+3510,"ysyxSoCFull asic cpu cpu icache_io_ic2sr0_cen", false,-1);
        tracep->declBit(c+19397,"ysyxSoCFull asic cpu cpu icache_io_ic2sr0_wen", false,-1);
        tracep->declArray(c+20832,"ysyxSoCFull asic cpu cpu icache_io_ic2sr0_wmask", false,-1, 127,0);
        tracep->declArray(c+19393,"ysyxSoCFull asic cpu cpu icache_io_ic2sr0_wdata", false,-1, 127,0);
        tracep->declArray(c+3505,"ysyxSoCFull asic cpu cpu icache_io_ic2sr0_rdata", false,-1, 127,0);
        tracep->declBus(c+3509,"ysyxSoCFull asic cpu cpu icache_io_ic2sr1_addr", false,-1, 5,0);
        tracep->declBit(c+3515,"ysyxSoCFull asic cpu cpu icache_io_ic2sr1_cen", false,-1);
        tracep->declBit(c+19397,"ysyxSoCFull asic cpu cpu icache_io_ic2sr1_wen", false,-1);
        tracep->declArray(c+20832,"ysyxSoCFull asic cpu cpu icache_io_ic2sr1_wmask", false,-1, 127,0);
        tracep->declArray(c+19393,"ysyxSoCFull asic cpu cpu icache_io_ic2sr1_wdata", false,-1, 127,0);
        tracep->declArray(c+3511,"ysyxSoCFull asic cpu cpu icache_io_ic2sr1_rdata", false,-1, 127,0);
        tracep->declBus(c+3509,"ysyxSoCFull asic cpu cpu icache_io_ic2sr2_addr", false,-1, 5,0);
        tracep->declBit(c+3520,"ysyxSoCFull asic cpu cpu icache_io_ic2sr2_cen", false,-1);
        tracep->declBit(c+19397,"ysyxSoCFull asic cpu cpu icache_io_ic2sr2_wen", false,-1);
        tracep->declArray(c+20832,"ysyxSoCFull asic cpu cpu icache_io_ic2sr2_wmask", false,-1, 127,0);
        tracep->declArray(c+19393,"ysyxSoCFull asic cpu cpu icache_io_ic2sr2_wdata", false,-1, 127,0);
        tracep->declArray(c+3516,"ysyxSoCFull asic cpu cpu icache_io_ic2sr2_rdata", false,-1, 127,0);
        tracep->declBus(c+3509,"ysyxSoCFull asic cpu cpu icache_io_ic2sr3_addr", false,-1, 5,0);
        tracep->declBit(c+3525,"ysyxSoCFull asic cpu cpu icache_io_ic2sr3_cen", false,-1);
        tracep->declBit(c+19397,"ysyxSoCFull asic cpu cpu icache_io_ic2sr3_wen", false,-1);
        tracep->declArray(c+20832,"ysyxSoCFull asic cpu cpu icache_io_ic2sr3_wmask", false,-1, 127,0);
        tracep->declArray(c+19393,"ysyxSoCFull asic cpu cpu icache_io_ic2sr3_wdata", false,-1, 127,0);
        tracep->declArray(c+3521,"ysyxSoCFull asic cpu cpu icache_io_ic2sr3_rdata", false,-1, 127,0);
        tracep->declBit(c+20784,"ysyxSoCFull asic cpu cpu dcache_clock", false,-1);
        tracep->declBit(c+18986,"ysyxSoCFull asic cpu cpu dcache_reset", false,-1);
        tracep->declBit(c+3820,"ysyxSoCFull asic cpu cpu dcache_io_dataAxi_wa_ready", false,-1);
        tracep->declBit(c+3821,"ysyxSoCFull asic cpu cpu dcache_io_dataAxi_wa_valid", false,-1);
        tracep->declBus(c+3822,"ysyxSoCFull asic cpu cpu dcache_io_dataAxi_wa_bits_addr", false,-1, 31,0);
        tracep->declBit(c+3823,"ysyxSoCFull asic cpu cpu dcache_io_dataAxi_wd_ready", false,-1);
        tracep->declBit(c+3824,"ysyxSoCFull asic cpu cpu dcache_io_dataAxi_wd_valid", false,-1);
        tracep->declQuad(c+3825,"ysyxSoCFull asic cpu cpu dcache_io_dataAxi_wd_bits_data", false,-1, 63,0);
        tracep->declBit(c+3827,"ysyxSoCFull asic cpu cpu dcache_io_dataAxi_wd_bits_last", false,-1);
        tracep->declBit(c+3828,"ysyxSoCFull asic cpu cpu dcache_io_dataAxi_ra_ready", false,-1);
        tracep->declBit(c+3829,"ysyxSoCFull asic cpu cpu dcache_io_dataAxi_ra_valid", false,-1);
        tracep->declBus(c+3830,"ysyxSoCFull asic cpu cpu dcache_io_dataAxi_ra_bits_addr", false,-1, 31,0);
        tracep->declBit(c+19407,"ysyxSoCFull asic cpu cpu dcache_io_dataAxi_rd_valid", false,-1);
        tracep->declQuad(c+19408,"ysyxSoCFull asic cpu cpu dcache_io_dataAxi_rd_bits_data", false,-1, 63,0);
        tracep->declBit(c+19410,"ysyxSoCFull asic cpu cpu dcache_io_dataAxi_rd_bits_last", false,-1);
        tracep->declBus(c+3831,"ysyxSoCFull asic cpu cpu dcache_io_dcRW_addr", false,-1, 31,0);
        tracep->declQuad(c+3832,"ysyxSoCFull asic cpu cpu dcache_io_dcRW_rdata", false,-1, 63,0);
        tracep->declBit(c+3834,"ysyxSoCFull asic cpu cpu dcache_io_dcRW_rvalid", false,-1);
        tracep->declQuad(c+3835,"ysyxSoCFull asic cpu cpu dcache_io_dcRW_wdata", false,-1, 63,0);
        tracep->declBus(c+3837,"ysyxSoCFull asic cpu cpu dcache_io_dcRW_dc_mode", false,-1, 4,0);
        tracep->declBus(c+3838,"ysyxSoCFull asic cpu cpu dcache_io_dcRW_amo", false,-1, 4,0);
        tracep->declBit(c+3839,"ysyxSoCFull asic cpu cpu dcache_io_dcRW_ready", false,-1);
        tracep->declBit(c+3800,"ysyxSoCFull asic cpu cpu dcache_io_flush", false,-1);
        tracep->declBit(c+3840,"ysyxSoCFull asic cpu cpu dcache_io_flush_out", false,-1);
        tracep->declBus(c+3534,"ysyxSoCFull asic cpu cpu dcache_io_dc2sr0_addr", false,-1, 5,0);
        tracep->declBit(c+3535,"ysyxSoCFull asic cpu cpu dcache_io_dc2sr0_cen", false,-1);
        tracep->declBit(c+19402,"ysyxSoCFull asic cpu cpu dcache_io_dc2sr0_wen", false,-1);
        tracep->declArray(c+3530,"ysyxSoCFull asic cpu cpu dcache_io_dc2sr0_wmask", false,-1, 127,0);
        tracep->declArray(c+19398,"ysyxSoCFull asic cpu cpu dcache_io_dc2sr0_wdata", false,-1, 127,0);
        tracep->declArray(c+3526,"ysyxSoCFull asic cpu cpu dcache_io_dc2sr0_rdata", false,-1, 127,0);
        tracep->declBus(c+3534,"ysyxSoCFull asic cpu cpu dcache_io_dc2sr1_addr", false,-1, 5,0);
        tracep->declBit(c+3540,"ysyxSoCFull asic cpu cpu dcache_io_dc2sr1_cen", false,-1);
        tracep->declBit(c+19402,"ysyxSoCFull asic cpu cpu dcache_io_dc2sr1_wen", false,-1);
        tracep->declArray(c+3530,"ysyxSoCFull asic cpu cpu dcache_io_dc2sr1_wmask", false,-1, 127,0);
        tracep->declArray(c+19398,"ysyxSoCFull asic cpu cpu dcache_io_dc2sr1_wdata", false,-1, 127,0);
        tracep->declArray(c+3536,"ysyxSoCFull asic cpu cpu dcache_io_dc2sr1_rdata", false,-1, 127,0);
        tracep->declBus(c+3534,"ysyxSoCFull asic cpu cpu dcache_io_dc2sr2_addr", false,-1, 5,0);
        tracep->declBit(c+3545,"ysyxSoCFull asic cpu cpu dcache_io_dc2sr2_cen", false,-1);
        tracep->declBit(c+19402,"ysyxSoCFull asic cpu cpu dcache_io_dc2sr2_wen", false,-1);
        tracep->declArray(c+3530,"ysyxSoCFull asic cpu cpu dcache_io_dc2sr2_wmask", false,-1, 127,0);
        tracep->declArray(c+19398,"ysyxSoCFull asic cpu cpu dcache_io_dc2sr2_wdata", false,-1, 127,0);
        tracep->declArray(c+3541,"ysyxSoCFull asic cpu cpu dcache_io_dc2sr2_rdata", false,-1, 127,0);
        tracep->declBus(c+3534,"ysyxSoCFull asic cpu cpu dcache_io_dc2sr3_addr", false,-1, 5,0);
        tracep->declBit(c+3550,"ysyxSoCFull asic cpu cpu dcache_io_dc2sr3_cen", false,-1);
        tracep->declBit(c+19402,"ysyxSoCFull asic cpu cpu dcache_io_dc2sr3_wen", false,-1);
        tracep->declArray(c+3530,"ysyxSoCFull asic cpu cpu dcache_io_dc2sr3_wmask", false,-1, 127,0);
        tracep->declArray(c+19398,"ysyxSoCFull asic cpu cpu dcache_io_dc2sr3_wdata", false,-1, 127,0);
        tracep->declArray(c+3546,"ysyxSoCFull asic cpu cpu dcache_io_dc2sr3_rdata", false,-1, 127,0);
        tracep->declBit(c+20784,"ysyxSoCFull asic cpu cpu mem2Axi_clock", false,-1);
        tracep->declBit(c+18986,"ysyxSoCFull asic cpu cpu mem2Axi_reset", false,-1);
        tracep->declBus(c+3776,"ysyxSoCFull asic cpu cpu mem2Axi_io_dataIO_addr", false,-1, 31,0);
        tracep->declQuad(c+3841,"ysyxSoCFull asic cpu cpu mem2Axi_io_dataIO_rdata", false,-1, 63,0);
        tracep->declBit(c+3843,"ysyxSoCFull asic cpu cpu mem2Axi_io_dataIO_rvalid", false,-1);
        tracep->declQuad(c+3780,"ysyxSoCFull asic cpu cpu mem2Axi_io_dataIO_wdata", false,-1, 63,0);
        tracep->declBus(c+3844,"ysyxSoCFull asic cpu cpu mem2Axi_io_dataIO_dc_mode", false,-1, 4,0);
        tracep->declBit(c+3845,"ysyxSoCFull asic cpu cpu mem2Axi_io_dataIO_ready", false,-1);
        tracep->declBit(c+3846,"ysyxSoCFull asic cpu cpu mem2Axi_io_outAxi_wa_ready", false,-1);
        tracep->declBit(c+3847,"ysyxSoCFull asic cpu cpu mem2Axi_io_outAxi_wa_valid", false,-1);
        tracep->declBus(c+20818,"ysyxSoCFull asic cpu cpu mem2Axi_io_outAxi_wa_bits_id", false,-1, 3,0);
        tracep->declBus(c+3848,"ysyxSoCFull asic cpu cpu mem2Axi_io_outAxi_wa_bits_addr", false,-1, 31,0);
        tracep->declBus(c+20831,"ysyxSoCFull asic cpu cpu mem2Axi_io_outAxi_wa_bits_len", false,-1, 7,0);
        tracep->declBus(c+3849,"ysyxSoCFull asic cpu cpu mem2Axi_io_outAxi_wa_bits_size", false,-1, 2,0);
        tracep->declBus(c+20836,"ysyxSoCFull asic cpu cpu mem2Axi_io_outAxi_wa_bits_burst", false,-1, 1,0);
        tracep->declBit(c+3850,"ysyxSoCFull asic cpu cpu mem2Axi_io_outAxi_wd_ready", false,-1);
        tracep->declBit(c+3851,"ysyxSoCFull asic cpu cpu mem2Axi_io_outAxi_wd_valid", false,-1);
        tracep->declQuad(c+3852,"ysyxSoCFull asic cpu cpu mem2Axi_io_outAxi_wd_bits_data", false,-1, 63,0);
        tracep->declBus(c+3854,"ysyxSoCFull asic cpu cpu mem2Axi_io_outAxi_wd_bits_strb", false,-1, 7,0);
        tracep->declBit(c+20817,"ysyxSoCFull asic cpu cpu mem2Axi_io_outAxi_wd_bits_last", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull asic cpu cpu mem2Axi_io_outAxi_wr_ready", false,-1);
        tracep->declBit(c+17176,"ysyxSoCFull asic cpu cpu mem2Axi_io_outAxi_wr_valid", false,-1);
        tracep->declBus(c+17177,"ysyxSoCFull asic cpu cpu mem2Axi_io_outAxi_wr_bits_id", false,-1, 3,0);
        tracep->declBus(c+17178,"ysyxSoCFull asic cpu cpu mem2Axi_io_outAxi_wr_bits_resp", false,-1, 1,0);
        tracep->declBit(c+3855,"ysyxSoCFull asic cpu cpu mem2Axi_io_outAxi_ra_ready", false,-1);
        tracep->declBit(c+3856,"ysyxSoCFull asic cpu cpu mem2Axi_io_outAxi_ra_valid", false,-1);
        tracep->declBus(c+20818,"ysyxSoCFull asic cpu cpu mem2Axi_io_outAxi_ra_bits_id", false,-1, 3,0);
        tracep->declBus(c+3857,"ysyxSoCFull asic cpu cpu mem2Axi_io_outAxi_ra_bits_addr", false,-1, 31,0);
        tracep->declBus(c+20831,"ysyxSoCFull asic cpu cpu mem2Axi_io_outAxi_ra_bits_len", false,-1, 7,0);
        tracep->declBus(c+3858,"ysyxSoCFull asic cpu cpu mem2Axi_io_outAxi_ra_bits_size", false,-1, 2,0);
        tracep->declBus(c+20836,"ysyxSoCFull asic cpu cpu mem2Axi_io_outAxi_ra_bits_burst", false,-1, 1,0);
        tracep->declBit(c+3859,"ysyxSoCFull asic cpu cpu mem2Axi_io_outAxi_rd_ready", false,-1);
        tracep->declBit(c+19411,"ysyxSoCFull asic cpu cpu mem2Axi_io_outAxi_rd_valid", false,-1);
        tracep->declBus(c+17179,"ysyxSoCFull asic cpu cpu mem2Axi_io_outAxi_rd_bits_id", false,-1, 3,0);
        tracep->declQuad(c+19412,"ysyxSoCFull asic cpu cpu mem2Axi_io_outAxi_rd_bits_data", false,-1, 63,0);
        tracep->declBus(c+17180,"ysyxSoCFull asic cpu cpu mem2Axi_io_outAxi_rd_bits_resp", false,-1, 1,0);
        tracep->declBit(c+17181,"ysyxSoCFull asic cpu cpu mem2Axi_io_outAxi_rd_bits_last", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic cpu cpu flash2Axi_clock", false,-1);
        tracep->declBit(c+18986,"ysyxSoCFull asic cpu cpu flash2Axi_reset", false,-1);
        tracep->declBus(c+3860,"ysyxSoCFull asic cpu cpu flash2Axi_io_dataIO_addr", false,-1, 31,0);
        tracep->declQuad(c+3861,"ysyxSoCFull asic cpu cpu flash2Axi_io_dataIO_rdata", false,-1, 63,0);
        tracep->declBit(c+3863,"ysyxSoCFull asic cpu cpu flash2Axi_io_dataIO_rvalid", false,-1);
        tracep->declQuad(c+20819,"ysyxSoCFull asic cpu cpu flash2Axi_io_dataIO_wdata", false,-1, 63,0);
        tracep->declBus(c+3864,"ysyxSoCFull asic cpu cpu flash2Axi_io_dataIO_dc_mode", false,-1, 4,0);
        tracep->declBit(c+3865,"ysyxSoCFull asic cpu cpu flash2Axi_io_dataIO_ready", false,-1);
        tracep->declBit(c+3866,"ysyxSoCFull asic cpu cpu flash2Axi_io_outAxi_wa_ready", false,-1);
        tracep->declBit(c+3867,"ysyxSoCFull asic cpu cpu flash2Axi_io_outAxi_wa_valid", false,-1);
        tracep->declBus(c+20818,"ysyxSoCFull asic cpu cpu flash2Axi_io_outAxi_wa_bits_id", false,-1, 3,0);
        tracep->declBus(c+3868,"ysyxSoCFull asic cpu cpu flash2Axi_io_outAxi_wa_bits_addr", false,-1, 31,0);
        tracep->declBus(c+20831,"ysyxSoCFull asic cpu cpu flash2Axi_io_outAxi_wa_bits_len", false,-1, 7,0);
        tracep->declBus(c+3869,"ysyxSoCFull asic cpu cpu flash2Axi_io_outAxi_wa_bits_size", false,-1, 2,0);
        tracep->declBus(c+20836,"ysyxSoCFull asic cpu cpu flash2Axi_io_outAxi_wa_bits_burst", false,-1, 1,0);
        tracep->declBit(c+3870,"ysyxSoCFull asic cpu cpu flash2Axi_io_outAxi_wd_ready", false,-1);
        tracep->declBit(c+3871,"ysyxSoCFull asic cpu cpu flash2Axi_io_outAxi_wd_valid", false,-1);
        tracep->declQuad(c+3872,"ysyxSoCFull asic cpu cpu flash2Axi_io_outAxi_wd_bits_data", false,-1, 63,0);
        tracep->declBus(c+3874,"ysyxSoCFull asic cpu cpu flash2Axi_io_outAxi_wd_bits_strb", false,-1, 7,0);
        tracep->declBit(c+20817,"ysyxSoCFull asic cpu cpu flash2Axi_io_outAxi_wd_bits_last", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull asic cpu cpu flash2Axi_io_outAxi_wr_ready", false,-1);
        tracep->declBit(c+17182,"ysyxSoCFull asic cpu cpu flash2Axi_io_outAxi_wr_valid", false,-1);
        tracep->declBus(c+17183,"ysyxSoCFull asic cpu cpu flash2Axi_io_outAxi_wr_bits_id", false,-1, 3,0);
        tracep->declBus(c+17184,"ysyxSoCFull asic cpu cpu flash2Axi_io_outAxi_wr_bits_resp", false,-1, 1,0);
        tracep->declBit(c+3875,"ysyxSoCFull asic cpu cpu flash2Axi_io_outAxi_ra_ready", false,-1);
        tracep->declBit(c+3876,"ysyxSoCFull asic cpu cpu flash2Axi_io_outAxi_ra_valid", false,-1);
        tracep->declBus(c+20818,"ysyxSoCFull asic cpu cpu flash2Axi_io_outAxi_ra_bits_id", false,-1, 3,0);
        tracep->declBus(c+3877,"ysyxSoCFull asic cpu cpu flash2Axi_io_outAxi_ra_bits_addr", false,-1, 31,0);
        tracep->declBus(c+20831,"ysyxSoCFull asic cpu cpu flash2Axi_io_outAxi_ra_bits_len", false,-1, 7,0);
        tracep->declBus(c+3878,"ysyxSoCFull asic cpu cpu flash2Axi_io_outAxi_ra_bits_size", false,-1, 2,0);
        tracep->declBus(c+20836,"ysyxSoCFull asic cpu cpu flash2Axi_io_outAxi_ra_bits_burst", false,-1, 1,0);
        tracep->declBit(c+3879,"ysyxSoCFull asic cpu cpu flash2Axi_io_outAxi_rd_ready", false,-1);
        tracep->declBit(c+19414,"ysyxSoCFull asic cpu cpu flash2Axi_io_outAxi_rd_valid", false,-1);
        tracep->declBus(c+17185,"ysyxSoCFull asic cpu cpu flash2Axi_io_outAxi_rd_bits_id", false,-1, 3,0);
        tracep->declQuad(c+19415,"ysyxSoCFull asic cpu cpu flash2Axi_io_outAxi_rd_bits_data", false,-1, 63,0);
        tracep->declBus(c+17186,"ysyxSoCFull asic cpu cpu flash2Axi_io_outAxi_rd_bits_resp", false,-1, 1,0);
        tracep->declBit(c+17187,"ysyxSoCFull asic cpu cpu flash2Axi_io_outAxi_rd_bits_last", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic cpu cpu crossBar_clock", false,-1);
        tracep->declBit(c+18986,"ysyxSoCFull asic cpu cpu crossBar_reset", false,-1);
        tracep->declBit(c+3812,"ysyxSoCFull asic cpu cpu crossBar_io_icAxi_ra_ready", false,-1);
        tracep->declBit(c+3813,"ysyxSoCFull asic cpu cpu crossBar_io_icAxi_ra_valid", false,-1);
        tracep->declBus(c+3814,"ysyxSoCFull asic cpu cpu crossBar_io_icAxi_ra_bits_addr", false,-1, 31,0);
        tracep->declBit(c+19403,"ysyxSoCFull asic cpu cpu crossBar_io_icAxi_rd_valid", false,-1);
        tracep->declQuad(c+19404,"ysyxSoCFull asic cpu cpu crossBar_io_icAxi_rd_bits_data", false,-1, 63,0);
        tracep->declBit(c+19406,"ysyxSoCFull asic cpu cpu crossBar_io_icAxi_rd_bits_last", false,-1);
        tracep->declBit(c+3866,"ysyxSoCFull asic cpu cpu crossBar_io_flashAxi_wa_ready", false,-1);
        tracep->declBit(c+3867,"ysyxSoCFull asic cpu cpu crossBar_io_flashAxi_wa_valid", false,-1);
        tracep->declBus(c+20818,"ysyxSoCFull asic cpu cpu crossBar_io_flashAxi_wa_bits_id", false,-1, 3,0);
        tracep->declBus(c+3868,"ysyxSoCFull asic cpu cpu crossBar_io_flashAxi_wa_bits_addr", false,-1, 31,0);
        tracep->declBus(c+20831,"ysyxSoCFull asic cpu cpu crossBar_io_flashAxi_wa_bits_len", false,-1, 7,0);
        tracep->declBus(c+3869,"ysyxSoCFull asic cpu cpu crossBar_io_flashAxi_wa_bits_size", false,-1, 2,0);
        tracep->declBus(c+20836,"ysyxSoCFull asic cpu cpu crossBar_io_flashAxi_wa_bits_burst", false,-1, 1,0);
        tracep->declBit(c+3870,"ysyxSoCFull asic cpu cpu crossBar_io_flashAxi_wd_ready", false,-1);
        tracep->declBit(c+3871,"ysyxSoCFull asic cpu cpu crossBar_io_flashAxi_wd_valid", false,-1);
        tracep->declQuad(c+3872,"ysyxSoCFull asic cpu cpu crossBar_io_flashAxi_wd_bits_data", false,-1, 63,0);
        tracep->declBus(c+3874,"ysyxSoCFull asic cpu cpu crossBar_io_flashAxi_wd_bits_strb", false,-1, 7,0);
        tracep->declBit(c+20817,"ysyxSoCFull asic cpu cpu crossBar_io_flashAxi_wd_bits_last", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull asic cpu cpu crossBar_io_flashAxi_wr_ready", false,-1);
        tracep->declBit(c+17182,"ysyxSoCFull asic cpu cpu crossBar_io_flashAxi_wr_valid", false,-1);
        tracep->declBus(c+17183,"ysyxSoCFull asic cpu cpu crossBar_io_flashAxi_wr_bits_id", false,-1, 3,0);
        tracep->declBus(c+17184,"ysyxSoCFull asic cpu cpu crossBar_io_flashAxi_wr_bits_resp", false,-1, 1,0);
        tracep->declBit(c+3875,"ysyxSoCFull asic cpu cpu crossBar_io_flashAxi_ra_ready", false,-1);
        tracep->declBit(c+3876,"ysyxSoCFull asic cpu cpu crossBar_io_flashAxi_ra_valid", false,-1);
        tracep->declBus(c+20818,"ysyxSoCFull asic cpu cpu crossBar_io_flashAxi_ra_bits_id", false,-1, 3,0);
        tracep->declBus(c+3877,"ysyxSoCFull asic cpu cpu crossBar_io_flashAxi_ra_bits_addr", false,-1, 31,0);
        tracep->declBus(c+20831,"ysyxSoCFull asic cpu cpu crossBar_io_flashAxi_ra_bits_len", false,-1, 7,0);
        tracep->declBus(c+3878,"ysyxSoCFull asic cpu cpu crossBar_io_flashAxi_ra_bits_size", false,-1, 2,0);
        tracep->declBus(c+20836,"ysyxSoCFull asic cpu cpu crossBar_io_flashAxi_ra_bits_burst", false,-1, 1,0);
        tracep->declBit(c+3879,"ysyxSoCFull asic cpu cpu crossBar_io_flashAxi_rd_ready", false,-1);
        tracep->declBit(c+19414,"ysyxSoCFull asic cpu cpu crossBar_io_flashAxi_rd_valid", false,-1);
        tracep->declBus(c+17185,"ysyxSoCFull asic cpu cpu crossBar_io_flashAxi_rd_bits_id", false,-1, 3,0);
        tracep->declQuad(c+19415,"ysyxSoCFull asic cpu cpu crossBar_io_flashAxi_rd_bits_data", false,-1, 63,0);
        tracep->declBus(c+17186,"ysyxSoCFull asic cpu cpu crossBar_io_flashAxi_rd_bits_resp", false,-1, 1,0);
        tracep->declBit(c+17187,"ysyxSoCFull asic cpu cpu crossBar_io_flashAxi_rd_bits_last", false,-1);
        tracep->declBit(c+3820,"ysyxSoCFull asic cpu cpu crossBar_io_memAxi_wa_ready", false,-1);
        tracep->declBit(c+3821,"ysyxSoCFull asic cpu cpu crossBar_io_memAxi_wa_valid", false,-1);
        tracep->declBus(c+3822,"ysyxSoCFull asic cpu cpu crossBar_io_memAxi_wa_bits_addr", false,-1, 31,0);
        tracep->declBit(c+3823,"ysyxSoCFull asic cpu cpu crossBar_io_memAxi_wd_ready", false,-1);
        tracep->declBit(c+3824,"ysyxSoCFull asic cpu cpu crossBar_io_memAxi_wd_valid", false,-1);
        tracep->declQuad(c+3825,"ysyxSoCFull asic cpu cpu crossBar_io_memAxi_wd_bits_data", false,-1, 63,0);
        tracep->declBit(c+3827,"ysyxSoCFull asic cpu cpu crossBar_io_memAxi_wd_bits_last", false,-1);
        tracep->declBit(c+3828,"ysyxSoCFull asic cpu cpu crossBar_io_memAxi_ra_ready", false,-1);
        tracep->declBit(c+3829,"ysyxSoCFull asic cpu cpu crossBar_io_memAxi_ra_valid", false,-1);
        tracep->declBus(c+3830,"ysyxSoCFull asic cpu cpu crossBar_io_memAxi_ra_bits_addr", false,-1, 31,0);
        tracep->declBit(c+19407,"ysyxSoCFull asic cpu cpu crossBar_io_memAxi_rd_valid", false,-1);
        tracep->declQuad(c+19408,"ysyxSoCFull asic cpu cpu crossBar_io_memAxi_rd_bits_data", false,-1, 63,0);
        tracep->declBit(c+19410,"ysyxSoCFull asic cpu cpu crossBar_io_memAxi_rd_bits_last", false,-1);
        tracep->declBit(c+3846,"ysyxSoCFull asic cpu cpu crossBar_io_mmioAxi_wa_ready", false,-1);
        tracep->declBit(c+3847,"ysyxSoCFull asic cpu cpu crossBar_io_mmioAxi_wa_valid", false,-1);
        tracep->declBus(c+20818,"ysyxSoCFull asic cpu cpu crossBar_io_mmioAxi_wa_bits_id", false,-1, 3,0);
        tracep->declBus(c+3848,"ysyxSoCFull asic cpu cpu crossBar_io_mmioAxi_wa_bits_addr", false,-1, 31,0);
        tracep->declBus(c+20831,"ysyxSoCFull asic cpu cpu crossBar_io_mmioAxi_wa_bits_len", false,-1, 7,0);
        tracep->declBus(c+3849,"ysyxSoCFull asic cpu cpu crossBar_io_mmioAxi_wa_bits_size", false,-1, 2,0);
        tracep->declBus(c+20836,"ysyxSoCFull asic cpu cpu crossBar_io_mmioAxi_wa_bits_burst", false,-1, 1,0);
        tracep->declBit(c+3850,"ysyxSoCFull asic cpu cpu crossBar_io_mmioAxi_wd_ready", false,-1);
        tracep->declBit(c+3851,"ysyxSoCFull asic cpu cpu crossBar_io_mmioAxi_wd_valid", false,-1);
        tracep->declQuad(c+3852,"ysyxSoCFull asic cpu cpu crossBar_io_mmioAxi_wd_bits_data", false,-1, 63,0);
        tracep->declBus(c+3854,"ysyxSoCFull asic cpu cpu crossBar_io_mmioAxi_wd_bits_strb", false,-1, 7,0);
        tracep->declBit(c+20817,"ysyxSoCFull asic cpu cpu crossBar_io_mmioAxi_wd_bits_last", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull asic cpu cpu crossBar_io_mmioAxi_wr_ready", false,-1);
        tracep->declBit(c+17176,"ysyxSoCFull asic cpu cpu crossBar_io_mmioAxi_wr_valid", false,-1);
        tracep->declBus(c+17177,"ysyxSoCFull asic cpu cpu crossBar_io_mmioAxi_wr_bits_id", false,-1, 3,0);
        tracep->declBus(c+17178,"ysyxSoCFull asic cpu cpu crossBar_io_mmioAxi_wr_bits_resp", false,-1, 1,0);
        tracep->declBit(c+3855,"ysyxSoCFull asic cpu cpu crossBar_io_mmioAxi_ra_ready", false,-1);
        tracep->declBit(c+3856,"ysyxSoCFull asic cpu cpu crossBar_io_mmioAxi_ra_valid", false,-1);
        tracep->declBus(c+20818,"ysyxSoCFull asic cpu cpu crossBar_io_mmioAxi_ra_bits_id", false,-1, 3,0);
        tracep->declBus(c+3857,"ysyxSoCFull asic cpu cpu crossBar_io_mmioAxi_ra_bits_addr", false,-1, 31,0);
        tracep->declBus(c+20831,"ysyxSoCFull asic cpu cpu crossBar_io_mmioAxi_ra_bits_len", false,-1, 7,0);
        tracep->declBus(c+3858,"ysyxSoCFull asic cpu cpu crossBar_io_mmioAxi_ra_bits_size", false,-1, 2,0);
        tracep->declBus(c+20836,"ysyxSoCFull asic cpu cpu crossBar_io_mmioAxi_ra_bits_burst", false,-1, 1,0);
        tracep->declBit(c+3859,"ysyxSoCFull asic cpu cpu crossBar_io_mmioAxi_rd_ready", false,-1);
        tracep->declBit(c+19411,"ysyxSoCFull asic cpu cpu crossBar_io_mmioAxi_rd_valid", false,-1);
        tracep->declBus(c+17179,"ysyxSoCFull asic cpu cpu crossBar_io_mmioAxi_rd_bits_id", false,-1, 3,0);
        tracep->declQuad(c+19412,"ysyxSoCFull asic cpu cpu crossBar_io_mmioAxi_rd_bits_data", false,-1, 63,0);
        tracep->declBus(c+17180,"ysyxSoCFull asic cpu cpu crossBar_io_mmioAxi_rd_bits_resp", false,-1, 1,0);
        tracep->declBit(c+17181,"ysyxSoCFull asic cpu cpu crossBar_io_mmioAxi_rd_bits_last", false,-1);
        tracep->declBit(c+110,"ysyxSoCFull asic cpu cpu crossBar_io_outAxi_wa_ready", false,-1);
        tracep->declBit(c+111,"ysyxSoCFull asic cpu cpu crossBar_io_outAxi_wa_valid", false,-1);
        tracep->declBus(c+20818,"ysyxSoCFull asic cpu cpu crossBar_io_outAxi_wa_bits_id", false,-1, 3,0);
        tracep->declBus(c+94,"ysyxSoCFull asic cpu cpu crossBar_io_outAxi_wa_bits_addr", false,-1, 31,0);
        tracep->declBus(c+95,"ysyxSoCFull asic cpu cpu crossBar_io_outAxi_wa_bits_len", false,-1, 7,0);
        tracep->declBus(c+96,"ysyxSoCFull asic cpu cpu crossBar_io_outAxi_wa_bits_size", false,-1, 2,0);
        tracep->declBus(c+97,"ysyxSoCFull asic cpu cpu crossBar_io_outAxi_wa_bits_burst", false,-1, 1,0);
        tracep->declBit(c+112,"ysyxSoCFull asic cpu cpu crossBar_io_outAxi_wd_ready", false,-1);
        tracep->declBit(c+113,"ysyxSoCFull asic cpu cpu crossBar_io_outAxi_wd_valid", false,-1);
        tracep->declQuad(c+100,"ysyxSoCFull asic cpu cpu crossBar_io_outAxi_wd_bits_data", false,-1, 63,0);
        tracep->declBus(c+102,"ysyxSoCFull asic cpu cpu crossBar_io_outAxi_wd_bits_strb", false,-1, 7,0);
        tracep->declBit(c+103,"ysyxSoCFull asic cpu cpu crossBar_io_outAxi_wd_bits_last", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull asic cpu cpu crossBar_io_outAxi_wr_ready", false,-1);
        tracep->declBit(c+19074,"ysyxSoCFull asic cpu cpu crossBar_io_outAxi_wr_valid", false,-1);
        tracep->declBus(c+19075,"ysyxSoCFull asic cpu cpu crossBar_io_outAxi_wr_bits_id", false,-1, 3,0);
        tracep->declBus(c+19076,"ysyxSoCFull asic cpu cpu crossBar_io_outAxi_wr_bits_resp", false,-1, 1,0);
        tracep->declBit(c+114,"ysyxSoCFull asic cpu cpu crossBar_io_outAxi_ra_ready", false,-1);
        tracep->declBit(c+115,"ysyxSoCFull asic cpu cpu crossBar_io_outAxi_ra_valid", false,-1);
        tracep->declBus(c+20818,"ysyxSoCFull asic cpu cpu crossBar_io_outAxi_ra_bits_id", false,-1, 3,0);
        tracep->declBus(c+106,"ysyxSoCFull asic cpu cpu crossBar_io_outAxi_ra_bits_addr", false,-1, 31,0);
        tracep->declBus(c+107,"ysyxSoCFull asic cpu cpu crossBar_io_outAxi_ra_bits_len", false,-1, 7,0);
        tracep->declBus(c+108,"ysyxSoCFull asic cpu cpu crossBar_io_outAxi_ra_bits_size", false,-1, 2,0);
        tracep->declBus(c+109,"ysyxSoCFull asic cpu cpu crossBar_io_outAxi_ra_bits_burst", false,-1, 1,0);
        tracep->declBit(c+116,"ysyxSoCFull asic cpu cpu crossBar_io_outAxi_rd_ready", false,-1);
        tracep->declBit(c+19077,"ysyxSoCFull asic cpu cpu crossBar_io_outAxi_rd_valid", false,-1);
        tracep->declBus(c+19078,"ysyxSoCFull asic cpu cpu crossBar_io_outAxi_rd_bits_id", false,-1, 3,0);
        tracep->declQuad(c+19079,"ysyxSoCFull asic cpu cpu crossBar_io_outAxi_rd_bits_data", false,-1, 63,0);
        tracep->declBus(c+19081,"ysyxSoCFull asic cpu cpu crossBar_io_outAxi_rd_bits_resp", false,-1, 1,0);
        tracep->declBit(c+19082,"ysyxSoCFull asic cpu cpu crossBar_io_outAxi_rd_bits_last", false,-1);
        tracep->declBit(c+3840,"ysyxSoCFull asic cpu cpu crossBar_io_selectMem", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic cpu cpu fetchCrossbar_clock", false,-1);
        tracep->declBit(c+18986,"ysyxSoCFull asic cpu cpu fetchCrossbar_reset", false,-1);
        tracep->declBus(c+3551,"ysyxSoCFull asic cpu cpu fetchCrossbar_io_instIO_addr", false,-1, 31,0);
        tracep->declQuad(c+3552,"ysyxSoCFull asic cpu cpu fetchCrossbar_io_instIO_inst", false,-1, 63,0);
        tracep->declBit(c+3554,"ysyxSoCFull asic cpu cpu fetchCrossbar_io_instIO_arvalid", false,-1);
        tracep->declBit(c+3555,"ysyxSoCFull asic cpu cpu fetchCrossbar_io_instIO_rvalid", false,-1);
        tracep->declBus(c+3551,"ysyxSoCFull asic cpu cpu fetchCrossbar_io_icRead_addr", false,-1, 31,0);
        tracep->declQuad(c+3815,"ysyxSoCFull asic cpu cpu fetchCrossbar_io_icRead_inst", false,-1, 63,0);
        tracep->declBit(c+3817,"ysyxSoCFull asic cpu cpu fetchCrossbar_io_icRead_arvalid", false,-1);
        tracep->declBit(c+3819,"ysyxSoCFull asic cpu cpu fetchCrossbar_io_icRead_rvalid", false,-1);
        tracep->declBus(c+3551,"ysyxSoCFull asic cpu cpu fetchCrossbar_io_flashRead_addr", false,-1, 31,0);
        tracep->declQuad(c+3880,"ysyxSoCFull asic cpu cpu fetchCrossbar_io_flashRead_rdata", false,-1, 63,0);
        tracep->declBit(c+3882,"ysyxSoCFull asic cpu cpu fetchCrossbar_io_flashRead_rvalid", false,-1);
        tracep->declBus(c+3883,"ysyxSoCFull asic cpu cpu fetchCrossbar_io_flashRead_dc_mode", false,-1, 4,0);
        tracep->declBit(c+20784,"ysyxSoCFull asic cpu cpu split64to32_clock", false,-1);
        tracep->declBit(c+18986,"ysyxSoCFull asic cpu cpu split64to32_reset", false,-1);
        tracep->declBus(c+3551,"ysyxSoCFull asic cpu cpu split64to32_io_data_in_addr", false,-1, 31,0);
        tracep->declQuad(c+3880,"ysyxSoCFull asic cpu cpu split64to32_io_data_in_rdata", false,-1, 63,0);
        tracep->declBit(c+3882,"ysyxSoCFull asic cpu cpu split64to32_io_data_in_rvalid", false,-1);
        tracep->declBus(c+3883,"ysyxSoCFull asic cpu cpu split64to32_io_data_in_dc_mode", false,-1, 4,0);
        tracep->declBus(c+3860,"ysyxSoCFull asic cpu cpu split64to32_io_data_out_addr", false,-1, 31,0);
        tracep->declQuad(c+3861,"ysyxSoCFull asic cpu cpu split64to32_io_data_out_rdata", false,-1, 63,0);
        tracep->declBit(c+3863,"ysyxSoCFull asic cpu cpu split64to32_io_data_out_rvalid", false,-1);
        tracep->declBus(c+3864,"ysyxSoCFull asic cpu cpu split64to32_io_data_out_dc_mode", false,-1, 4,0);
        tracep->declBit(c+3865,"ysyxSoCFull asic cpu cpu split64to32_io_data_out_ready", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic cpu cpu memCrossbar_clock", false,-1);
        tracep->declBit(c+18986,"ysyxSoCFull asic cpu cpu memCrossbar_reset", false,-1);
        tracep->declBus(c+3776,"ysyxSoCFull asic cpu cpu memCrossbar_io_dataRW_addr", false,-1, 31,0);
        tracep->declQuad(c+3777,"ysyxSoCFull asic cpu cpu memCrossbar_io_dataRW_rdata", false,-1, 63,0);
        tracep->declBit(c+3779,"ysyxSoCFull asic cpu cpu memCrossbar_io_dataRW_rvalid", false,-1);
        tracep->declQuad(c+3780,"ysyxSoCFull asic cpu cpu memCrossbar_io_dataRW_wdata", false,-1, 63,0);
        tracep->declBus(c+3782,"ysyxSoCFull asic cpu cpu memCrossbar_io_dataRW_dc_mode", false,-1, 4,0);
        tracep->declBus(c+3783,"ysyxSoCFull asic cpu cpu memCrossbar_io_dataRW_amo", false,-1, 4,0);
        tracep->declBit(c+3784,"ysyxSoCFull asic cpu cpu memCrossbar_io_dataRW_ready", false,-1);
        tracep->declBus(c+3776,"ysyxSoCFull asic cpu cpu memCrossbar_io_mmio_addr", false,-1, 31,0);
        tracep->declQuad(c+3841,"ysyxSoCFull asic cpu cpu memCrossbar_io_mmio_rdata", false,-1, 63,0);
        tracep->declBit(c+3843,"ysyxSoCFull asic cpu cpu memCrossbar_io_mmio_rvalid", false,-1);
        tracep->declQuad(c+3780,"ysyxSoCFull asic cpu cpu memCrossbar_io_mmio_wdata", false,-1, 63,0);
        tracep->declBus(c+3844,"ysyxSoCFull asic cpu cpu memCrossbar_io_mmio_dc_mode", false,-1, 4,0);
        tracep->declBit(c+3845,"ysyxSoCFull asic cpu cpu memCrossbar_io_mmio_ready", false,-1);
        tracep->declBus(c+3776,"ysyxSoCFull asic cpu cpu memCrossbar_io_dcRW_addr", false,-1, 31,0);
        tracep->declQuad(c+3832,"ysyxSoCFull asic cpu cpu memCrossbar_io_dcRW_rdata", false,-1, 63,0);
        tracep->declBit(c+3884,"ysyxSoCFull asic cpu cpu memCrossbar_io_dcRW_rvalid", false,-1);
        tracep->declQuad(c+3780,"ysyxSoCFull asic cpu cpu memCrossbar_io_dcRW_wdata", false,-1, 63,0);
        tracep->declBus(c+3885,"ysyxSoCFull asic cpu cpu memCrossbar_io_dcRW_dc_mode", false,-1, 4,0);
        tracep->declBus(c+3783,"ysyxSoCFull asic cpu cpu memCrossbar_io_dcRW_amo", false,-1, 4,0);
        tracep->declBit(c+3886,"ysyxSoCFull asic cpu cpu memCrossbar_io_dcRW_ready", false,-1);
        tracep->declBus(c+3776,"ysyxSoCFull asic cpu cpu memCrossbar_io_clintIO_addr", false,-1, 31,0);
        tracep->declQuad(c+3887,"ysyxSoCFull asic cpu cpu memCrossbar_io_clintIO_rdata", false,-1, 63,0);
        tracep->declQuad(c+3780,"ysyxSoCFull asic cpu cpu memCrossbar_io_clintIO_wdata", false,-1, 63,0);
        tracep->declBit(c+3889,"ysyxSoCFull asic cpu cpu memCrossbar_io_clintIO_wvalid", false,-1);
        tracep->declBus(c+3776,"ysyxSoCFull asic cpu cpu memCrossbar_io_plicIO_addr", false,-1, 31,0);
        tracep->declQuad(c+3890,"ysyxSoCFull asic cpu cpu memCrossbar_io_plicIO_rdata", false,-1, 63,0);
        tracep->declQuad(c+3780,"ysyxSoCFull asic cpu cpu memCrossbar_io_plicIO_wdata", false,-1, 63,0);
        tracep->declBit(c+3892,"ysyxSoCFull asic cpu cpu memCrossbar_io_plicIO_wvalid", false,-1);
        tracep->declBit(c+3893,"ysyxSoCFull asic cpu cpu memCrossbar_io_plicIO_arvalid", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic cpu cpu tlb_if_clock", false,-1);
        tracep->declBit(c+18986,"ysyxSoCFull asic cpu cpu tlb_if_reset", false,-1);
        tracep->declQuad(c+3556,"ysyxSoCFull asic cpu cpu tlb_if_io_va2pa_vaddr", false,-1, 63,0);
        tracep->declBit(c+3558,"ysyxSoCFull asic cpu cpu tlb_if_io_va2pa_vvalid", false,-1);
        tracep->declBit(c+3894,"ysyxSoCFull asic cpu cpu tlb_if_io_va2pa_ready", false,-1);
        tracep->declBus(c+3559,"ysyxSoCFull asic cpu cpu tlb_if_io_va2pa_paddr", false,-1, 31,0);
        tracep->declBit(c+3560,"ysyxSoCFull asic cpu cpu tlb_if_io_va2pa_pvalid", false,-1);
        tracep->declQuad(c+3561,"ysyxSoCFull asic cpu cpu tlb_if_io_va2pa_tlb_excep_cause", false,-1, 63,0);
        tracep->declQuad(c+3563,"ysyxSoCFull asic cpu cpu tlb_if_io_va2pa_tlb_excep_tval", false,-1, 63,0);
        tracep->declBit(c+3565,"ysyxSoCFull asic cpu cpu tlb_if_io_va2pa_tlb_excep_en", false,-1);
        tracep->declBus(c+3631,"ysyxSoCFull asic cpu cpu tlb_if_io_mmuState_priv", false,-1, 1,0);
        tracep->declQuad(c+3801,"ysyxSoCFull asic cpu cpu tlb_if_io_mmuState_mstatus", false,-1, 63,0);
        tracep->declQuad(c+3803,"ysyxSoCFull asic cpu cpu tlb_if_io_mmuState_satp", false,-1, 63,0);
        tracep->declBit(c+3799,"ysyxSoCFull asic cpu cpu tlb_if_io_flush", false,-1);
        tracep->declBus(c+3895,"ysyxSoCFull asic cpu cpu tlb_if_io_dcacheRW_addr", false,-1, 31,0);
        tracep->declQuad(c+3832,"ysyxSoCFull asic cpu cpu tlb_if_io_dcacheRW_rdata", false,-1, 63,0);
        tracep->declBit(c+3896,"ysyxSoCFull asic cpu cpu tlb_if_io_dcacheRW_rvalid", false,-1);
        tracep->declQuad(c+3897,"ysyxSoCFull asic cpu cpu tlb_if_io_dcacheRW_wdata", false,-1, 63,0);
        tracep->declBus(c+3899,"ysyxSoCFull asic cpu cpu tlb_if_io_dcacheRW_dc_mode", false,-1, 4,0);
        tracep->declBit(c+3900,"ysyxSoCFull asic cpu cpu tlb_if_io_dcacheRW_ready", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic cpu cpu tlb_mem_clock", false,-1);
        tracep->declBit(c+18986,"ysyxSoCFull asic cpu cpu tlb_mem_reset", false,-1);
        tracep->declQuad(c+3785,"ysyxSoCFull asic cpu cpu tlb_mem_io_va2pa_vaddr", false,-1, 63,0);
        tracep->declBit(c+3787,"ysyxSoCFull asic cpu cpu tlb_mem_io_va2pa_vvalid", false,-1);
        tracep->declBus(c+3788,"ysyxSoCFull asic cpu cpu tlb_mem_io_va2pa_m_type", false,-1, 1,0);
        tracep->declBit(c+3901,"ysyxSoCFull asic cpu cpu tlb_mem_io_va2pa_ready", false,-1);
        tracep->declBus(c+3789,"ysyxSoCFull asic cpu cpu tlb_mem_io_va2pa_paddr", false,-1, 31,0);
        tracep->declBit(c+3790,"ysyxSoCFull asic cpu cpu tlb_mem_io_va2pa_pvalid", false,-1);
        tracep->declQuad(c+3791,"ysyxSoCFull asic cpu cpu tlb_mem_io_va2pa_tlb_excep_cause", false,-1, 63,0);
        tracep->declQuad(c+3793,"ysyxSoCFull asic cpu cpu tlb_mem_io_va2pa_tlb_excep_tval", false,-1, 63,0);
        tracep->declBit(c+3795,"ysyxSoCFull asic cpu cpu tlb_mem_io_va2pa_tlb_excep_en", false,-1);
        tracep->declBus(c+3631,"ysyxSoCFull asic cpu cpu tlb_mem_io_mmuState_priv", false,-1, 1,0);
        tracep->declQuad(c+3801,"ysyxSoCFull asic cpu cpu tlb_mem_io_mmuState_mstatus", false,-1, 63,0);
        tracep->declQuad(c+3803,"ysyxSoCFull asic cpu cpu tlb_mem_io_mmuState_satp", false,-1, 63,0);
        tracep->declBit(c+3799,"ysyxSoCFull asic cpu cpu tlb_mem_io_flush", false,-1);
        tracep->declBus(c+3902,"ysyxSoCFull asic cpu cpu tlb_mem_io_dcacheRW_addr", false,-1, 31,0);
        tracep->declQuad(c+3832,"ysyxSoCFull asic cpu cpu tlb_mem_io_dcacheRW_rdata", false,-1, 63,0);
        tracep->declBit(c+3903,"ysyxSoCFull asic cpu cpu tlb_mem_io_dcacheRW_rvalid", false,-1);
        tracep->declQuad(c+3904,"ysyxSoCFull asic cpu cpu tlb_mem_io_dcacheRW_wdata", false,-1, 63,0);
        tracep->declBus(c+3906,"ysyxSoCFull asic cpu cpu tlb_mem_io_dcacheRW_dc_mode", false,-1, 4,0);
        tracep->declBit(c+3907,"ysyxSoCFull asic cpu cpu tlb_mem_io_dcacheRW_ready", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic cpu cpu dcSelector_clock", false,-1);
        tracep->declBit(c+18986,"ysyxSoCFull asic cpu cpu dcSelector_reset", false,-1);
        tracep->declBus(c+3895,"ysyxSoCFull asic cpu cpu dcSelector_io_tlb_if2dc_addr", false,-1, 31,0);
        tracep->declQuad(c+3832,"ysyxSoCFull asic cpu cpu dcSelector_io_tlb_if2dc_rdata", false,-1, 63,0);
        tracep->declBit(c+3896,"ysyxSoCFull asic cpu cpu dcSelector_io_tlb_if2dc_rvalid", false,-1);
        tracep->declQuad(c+3897,"ysyxSoCFull asic cpu cpu dcSelector_io_tlb_if2dc_wdata", false,-1, 63,0);
        tracep->declBus(c+3899,"ysyxSoCFull asic cpu cpu dcSelector_io_tlb_if2dc_dc_mode", false,-1, 4,0);
        tracep->declBit(c+3900,"ysyxSoCFull asic cpu cpu dcSelector_io_tlb_if2dc_ready", false,-1);
        tracep->declBus(c+3902,"ysyxSoCFull asic cpu cpu dcSelector_io_tlb_mem2dc_addr", false,-1, 31,0);
        tracep->declQuad(c+3832,"ysyxSoCFull asic cpu cpu dcSelector_io_tlb_mem2dc_rdata", false,-1, 63,0);
        tracep->declBit(c+3903,"ysyxSoCFull asic cpu cpu dcSelector_io_tlb_mem2dc_rvalid", false,-1);
        tracep->declQuad(c+3904,"ysyxSoCFull asic cpu cpu dcSelector_io_tlb_mem2dc_wdata", false,-1, 63,0);
        tracep->declBus(c+3906,"ysyxSoCFull asic cpu cpu dcSelector_io_tlb_mem2dc_dc_mode", false,-1, 4,0);
        tracep->declBit(c+3907,"ysyxSoCFull asic cpu cpu dcSelector_io_tlb_mem2dc_ready", false,-1);
        tracep->declBus(c+3776,"ysyxSoCFull asic cpu cpu dcSelector_io_mem2dc_addr", false,-1, 31,0);
        tracep->declQuad(c+3832,"ysyxSoCFull asic cpu cpu dcSelector_io_mem2dc_rdata", false,-1, 63,0);
        tracep->declBit(c+3884,"ysyxSoCFull asic cpu cpu dcSelector_io_mem2dc_rvalid", false,-1);
        tracep->declQuad(c+3780,"ysyxSoCFull asic cpu cpu dcSelector_io_mem2dc_wdata", false,-1, 63,0);
        tracep->declBus(c+3885,"ysyxSoCFull asic cpu cpu dcSelector_io_mem2dc_dc_mode", false,-1, 4,0);
        tracep->declBus(c+3783,"ysyxSoCFull asic cpu cpu dcSelector_io_mem2dc_amo", false,-1, 4,0);
        tracep->declBit(c+3886,"ysyxSoCFull asic cpu cpu dcSelector_io_mem2dc_ready", false,-1);
        tracep->declBus(c+3908,"ysyxSoCFull asic cpu cpu dcSelector_io_dma2dc_addr", false,-1, 31,0);
        tracep->declQuad(c+3832,"ysyxSoCFull asic cpu cpu dcSelector_io_dma2dc_rdata", false,-1, 63,0);
        tracep->declBit(c+3909,"ysyxSoCFull asic cpu cpu dcSelector_io_dma2dc_rvalid", false,-1);
        tracep->declQuad(c+3910,"ysyxSoCFull asic cpu cpu dcSelector_io_dma2dc_wdata", false,-1, 63,0);
        tracep->declBus(c+3912,"ysyxSoCFull asic cpu cpu dcSelector_io_dma2dc_dc_mode", false,-1, 4,0);
        tracep->declBit(c+3913,"ysyxSoCFull asic cpu cpu dcSelector_io_dma2dc_ready", false,-1);
        tracep->declBus(c+3831,"ysyxSoCFull asic cpu cpu dcSelector_io_select_addr", false,-1, 31,0);
        tracep->declQuad(c+3832,"ysyxSoCFull asic cpu cpu dcSelector_io_select_rdata", false,-1, 63,0);
        tracep->declBit(c+3834,"ysyxSoCFull asic cpu cpu dcSelector_io_select_rvalid", false,-1);
        tracep->declQuad(c+3835,"ysyxSoCFull asic cpu cpu dcSelector_io_select_wdata", false,-1, 63,0);
        tracep->declBus(c+3837,"ysyxSoCFull asic cpu cpu dcSelector_io_select_dc_mode", false,-1, 4,0);
        tracep->declBus(c+3838,"ysyxSoCFull asic cpu cpu dcSelector_io_select_amo", false,-1, 4,0);
        tracep->declBit(c+3839,"ysyxSoCFull asic cpu cpu dcSelector_io_select_ready", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic cpu cpu clint_clock", false,-1);
        tracep->declBit(c+18986,"ysyxSoCFull asic cpu cpu clint_reset", false,-1);
        tracep->declBus(c+3776,"ysyxSoCFull asic cpu cpu clint_io_rw_addr", false,-1, 31,0);
        tracep->declQuad(c+3887,"ysyxSoCFull asic cpu cpu clint_io_rw_rdata", false,-1, 63,0);
        tracep->declQuad(c+3780,"ysyxSoCFull asic cpu cpu clint_io_rw_wdata", false,-1, 63,0);
        tracep->declBit(c+3889,"ysyxSoCFull asic cpu cpu clint_io_rw_wvalid", false,-1);
        tracep->declBit(c+3805,"ysyxSoCFull asic cpu cpu clint_io_intr_raise", false,-1);
        tracep->declBit(c+3806,"ysyxSoCFull asic cpu cpu clint_io_intr_clear", false,-1);
        tracep->declBit(c+3810,"ysyxSoCFull asic cpu cpu clint_io_intr_msip_raise", false,-1);
        tracep->declBit(c+3811,"ysyxSoCFull asic cpu cpu clint_io_intr_msip_clear", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic cpu cpu plic_clock", false,-1);
        tracep->declBit(c+18986,"ysyxSoCFull asic cpu cpu plic_reset", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic cpu cpu plic_io_intr_in1", false,-1);
        tracep->declBit(c+3807,"ysyxSoCFull asic cpu cpu plic_io_intr_out_m_raise", false,-1);
        tracep->declBit(c+3808,"ysyxSoCFull asic cpu cpu plic_io_intr_out_m_clear", false,-1);
        tracep->declBit(c+3809,"ysyxSoCFull asic cpu cpu plic_io_intr_out_s_raise", false,-1);
        tracep->declBit(c+3808,"ysyxSoCFull asic cpu cpu plic_io_intr_out_s_clear", false,-1);
        tracep->declBus(c+3776,"ysyxSoCFull asic cpu cpu plic_io_rw_addr", false,-1, 31,0);
        tracep->declQuad(c+3890,"ysyxSoCFull asic cpu cpu plic_io_rw_rdata", false,-1, 63,0);
        tracep->declQuad(c+3780,"ysyxSoCFull asic cpu cpu plic_io_rw_wdata", false,-1, 63,0);
        tracep->declBit(c+3892,"ysyxSoCFull asic cpu cpu plic_io_rw_wvalid", false,-1);
        tracep->declBit(c+3893,"ysyxSoCFull asic cpu cpu plic_io_rw_arvalid", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic cpu cpu dmaBridge_clock", false,-1);
        tracep->declBit(c+18986,"ysyxSoCFull asic cpu cpu dmaBridge_reset", false,-1);
        tracep->declBit(c+3495,"ysyxSoCFull asic cpu cpu dmaBridge_io_dmaAxi_awready", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic cpu cpu dmaBridge_io_dmaAxi_awvalid", false,-1);
        tracep->declBus(c+20828,"ysyxSoCFull asic cpu cpu dmaBridge_io_dmaAxi_awaddr", false,-1, 31,0);
        tracep->declBus(c+20818,"ysyxSoCFull asic cpu cpu dmaBridge_io_dmaAxi_awid", false,-1, 3,0);
        tracep->declBus(c+20831,"ysyxSoCFull asic cpu cpu dmaBridge_io_dmaAxi_awlen", false,-1, 7,0);
        tracep->declBus(c+20821,"ysyxSoCFull asic cpu cpu dmaBridge_io_dmaAxi_awsize", false,-1, 2,0);
        tracep->declBit(c+3496,"ysyxSoCFull asic cpu cpu dmaBridge_io_dmaAxi_wready", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic cpu cpu dmaBridge_io_dmaAxi_wvalid", false,-1);
        tracep->declQuad(c+20819,"ysyxSoCFull asic cpu cpu dmaBridge_io_dmaAxi_wdata", false,-1, 63,0);
        tracep->declBus(c+20831,"ysyxSoCFull asic cpu cpu dmaBridge_io_dmaAxi_wstrb", false,-1, 7,0);
        tracep->declBit(c+20815,"ysyxSoCFull asic cpu cpu dmaBridge_io_dmaAxi_bready", false,-1);
        tracep->declBit(c+3497,"ysyxSoCFull asic cpu cpu dmaBridge_io_dmaAxi_bvalid", false,-1);
        tracep->declBus(c+3498,"ysyxSoCFull asic cpu cpu dmaBridge_io_dmaAxi_bid", false,-1, 3,0);
        tracep->declBit(c+3499,"ysyxSoCFull asic cpu cpu dmaBridge_io_dmaAxi_arready", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic cpu cpu dmaBridge_io_dmaAxi_arvalid", false,-1);
        tracep->declBus(c+20828,"ysyxSoCFull asic cpu cpu dmaBridge_io_dmaAxi_araddr", false,-1, 31,0);
        tracep->declBus(c+20818,"ysyxSoCFull asic cpu cpu dmaBridge_io_dmaAxi_arid", false,-1, 3,0);
        tracep->declBus(c+20831,"ysyxSoCFull asic cpu cpu dmaBridge_io_dmaAxi_arlen", false,-1, 7,0);
        tracep->declBus(c+20821,"ysyxSoCFull asic cpu cpu dmaBridge_io_dmaAxi_arsize", false,-1, 2,0);
        tracep->declBit(c+20815,"ysyxSoCFull asic cpu cpu dmaBridge_io_dmaAxi_rready", false,-1);
        tracep->declBit(c+3500,"ysyxSoCFull asic cpu cpu dmaBridge_io_dmaAxi_rvalid", false,-1);
        tracep->declQuad(c+3502,"ysyxSoCFull asic cpu cpu dmaBridge_io_dmaAxi_rdata", false,-1, 63,0);
        tracep->declBit(c+3504,"ysyxSoCFull asic cpu cpu dmaBridge_io_dmaAxi_rlast", false,-1);
        tracep->declBus(c+3501,"ysyxSoCFull asic cpu cpu dmaBridge_io_dmaAxi_rid", false,-1, 3,0);
        tracep->declBus(c+3908,"ysyxSoCFull asic cpu cpu dmaBridge_io_dcRW_addr", false,-1, 31,0);
        tracep->declQuad(c+3832,"ysyxSoCFull asic cpu cpu dmaBridge_io_dcRW_rdata", false,-1, 63,0);
        tracep->declBit(c+3909,"ysyxSoCFull asic cpu cpu dmaBridge_io_dcRW_rvalid", false,-1);
        tracep->declQuad(c+3910,"ysyxSoCFull asic cpu cpu dmaBridge_io_dcRW_wdata", false,-1, 63,0);
        tracep->declBus(c+3912,"ysyxSoCFull asic cpu cpu dmaBridge_io_dcRW_dc_mode", false,-1, 4,0);
        tracep->declBit(c+3913,"ysyxSoCFull asic cpu cpu dmaBridge_io_dcRW_ready", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic cpu cpu fetch clock", false,-1);
        tracep->declBit(c+18986,"ysyxSoCFull asic cpu cpu fetch reset", false,-1);
        tracep->declBus(c+3551,"ysyxSoCFull asic cpu cpu fetch io_instRead_addr", false,-1, 31,0);
        tracep->declQuad(c+3552,"ysyxSoCFull asic cpu cpu fetch io_instRead_inst", false,-1, 63,0);
        tracep->declBit(c+3554,"ysyxSoCFull asic cpu cpu fetch io_instRead_arvalid", false,-1);
        tracep->declBit(c+3555,"ysyxSoCFull asic cpu cpu fetch io_instRead_rvalid", false,-1);
        tracep->declQuad(c+3556,"ysyxSoCFull asic cpu cpu fetch io_va2pa_vaddr", false,-1, 63,0);
        tracep->declBit(c+3558,"ysyxSoCFull asic cpu cpu fetch io_va2pa_vvalid", false,-1);
        tracep->declBus(c+3559,"ysyxSoCFull asic cpu cpu fetch io_va2pa_paddr", false,-1, 31,0);
        tracep->declBit(c+3560,"ysyxSoCFull asic cpu cpu fetch io_va2pa_pvalid", false,-1);
        tracep->declQuad(c+3561,"ysyxSoCFull asic cpu cpu fetch io_va2pa_tlb_excep_cause", false,-1, 63,0);
        tracep->declQuad(c+3563,"ysyxSoCFull asic cpu cpu fetch io_va2pa_tlb_excep_tval", false,-1, 63,0);
        tracep->declBit(c+3565,"ysyxSoCFull asic cpu cpu fetch io_va2pa_tlb_excep_en", false,-1);
        tracep->declQuad(c+3566,"ysyxSoCFull asic cpu cpu fetch io_reg2if_seq_pc", false,-1, 63,0);
        tracep->declBit(c+3568,"ysyxSoCFull asic cpu cpu fetch io_reg2if_valid", false,-1);
        tracep->declQuad(c+3569,"ysyxSoCFull asic cpu cpu fetch io_wb2if_seq_pc", false,-1, 63,0);
        tracep->declBit(c+3571,"ysyxSoCFull asic cpu cpu fetch io_wb2if_valid", false,-1);
        tracep->declBit(c+3572,"ysyxSoCFull asic cpu cpu fetch io_recov", false,-1);
        tracep->declBit(c+3573,"ysyxSoCFull asic cpu cpu fetch io_intr_in_en", false,-1);
        tracep->declQuad(c+3574,"ysyxSoCFull asic cpu cpu fetch io_intr_in_cause", false,-1, 63,0);
        tracep->declQuad(c+3576,"ysyxSoCFull asic cpu cpu fetch io_branchFail_seq_pc", false,-1, 63,0);
        tracep->declBit(c+3578,"ysyxSoCFull asic cpu cpu fetch io_branchFail_valid", false,-1);
        tracep->declBus(c+3579,"ysyxSoCFull asic cpu cpu fetch io_if2id_inst", false,-1, 31,0);
        tracep->declQuad(c+3580,"ysyxSoCFull asic cpu cpu fetch io_if2id_pc", false,-1, 63,0);
        tracep->declQuad(c+3582,"ysyxSoCFull asic cpu cpu fetch io_if2id_excep_cause", false,-1, 63,0);
        tracep->declQuad(c+3584,"ysyxSoCFull asic cpu cpu fetch io_if2id_excep_tval", false,-1, 63,0);
        tracep->declBit(c+3586,"ysyxSoCFull asic cpu cpu fetch io_if2id_excep_en", false,-1);
        tracep->declQuad(c+3587,"ysyxSoCFull asic cpu cpu fetch io_if2id_excep_pc", false,-1, 63,0);
        tracep->declBit(c+3589,"ysyxSoCFull asic cpu cpu fetch io_if2id_drop", false,-1);
        tracep->declBit(c+3590,"ysyxSoCFull asic cpu cpu fetch io_if2id_stall", false,-1);
        tracep->declBit(c+3591,"ysyxSoCFull asic cpu cpu fetch io_if2id_recov", false,-1);
        tracep->declBit(c+3592,"ysyxSoCFull asic cpu cpu fetch io_if2id_valid", false,-1);
        tracep->declBit(c+3593,"ysyxSoCFull asic cpu cpu fetch io_if2id_ready", false,-1);
        tracep->declQuad(c+3914,"ysyxSoCFull asic cpu cpu fetch pc", false,-1, 63,0);
        tracep->declBit(c+3916,"ysyxSoCFull asic cpu cpu fetch drop1_r", false,-1);
        tracep->declBit(c+3917,"ysyxSoCFull asic cpu cpu fetch drop2_r", false,-1);
        tracep->declBit(c+3918,"ysyxSoCFull asic cpu cpu fetch drop3_r", false,-1);
        tracep->declBit(c+3919,"ysyxSoCFull asic cpu cpu fetch stall1_r", false,-1);
        tracep->declBit(c+3920,"ysyxSoCFull asic cpu cpu fetch stall2_r", false,-1);
        tracep->declBit(c+3921,"ysyxSoCFull asic cpu cpu fetch stall3_r", false,-1);
        tracep->declBit(c+3591,"ysyxSoCFull asic cpu cpu fetch recov3_r", false,-1);
        tracep->declBit(c+3922,"ysyxSoCFull asic cpu cpu fetch drop3_in", false,-1);
        tracep->declBit(c+3923,"ysyxSoCFull asic cpu cpu fetch drop2_in", false,-1);
        tracep->declBit(c+3924,"ysyxSoCFull asic cpu cpu fetch drop1_in", false,-1);
        tracep->declBit(c+3925,"ysyxSoCFull asic cpu cpu fetch stall3_in", false,-1);
        tracep->declBit(c+3926,"ysyxSoCFull asic cpu cpu fetch stall2_in", false,-1);
        tracep->declBit(c+3927,"ysyxSoCFull asic cpu cpu fetch stall1_in", false,-1);
        tracep->declBit(c+3928,"ysyxSoCFull asic cpu cpu fetch state", false,-1);
        tracep->declQuad(c+3929,"ysyxSoCFull asic cpu cpu fetch pc1_r", false,-1, 63,0);
        tracep->declQuad(c+3931,"ysyxSoCFull asic cpu cpu fetch excep1_r_cause", false,-1, 63,0);
        tracep->declBit(c+3933,"ysyxSoCFull asic cpu cpu fetch excep1_r_en", false,-1);
        tracep->declBit(c+3934,"ysyxSoCFull asic cpu cpu fetch valid1_r", false,-1);
        tracep->declBit(c+3935,"ysyxSoCFull asic cpu cpu fetch hs_in", false,-1);
        tracep->declBit(c+3936,"ysyxSoCFull asic cpu cpu fetch valid2_r", false,-1);
        tracep->declBus(c+3937,"ysyxSoCFull asic cpu cpu fetch buf_bitmap", false,-1, 1,0);
        tracep->declBit(c+3938,"ysyxSoCFull asic cpu cpu fetch excep_buf_en", false,-1);
        tracep->declBit(c+3939,"ysyxSoCFull asic cpu cpu fetch excep2_r_en", false,-1);
        tracep->declBit(c+3940,"ysyxSoCFull asic cpu cpu fetch reset_ic", false,-1);
        tracep->declBit(c+3941,"ysyxSoCFull asic cpu cpu fetch hs2", false,-1);
        tracep->declBit(c+3942,"ysyxSoCFull asic cpu cpu fetch reset_tlb", false,-1);
        tracep->declBit(c+3943,"ysyxSoCFull asic cpu cpu fetch tlb_inp_valid", false,-1);
        tracep->declBit(c+3944,"ysyxSoCFull asic cpu cpu fetch hs1", false,-1);
        tracep->declQuad(c+3945,"ysyxSoCFull asic cpu cpu fetch cur_pc", false,-1, 63,0);
        tracep->declQuad(c+3947,"ysyxSoCFull asic cpu cpu fetch pc2_r", false,-1, 63,0);
        tracep->declBus(c+3949,"ysyxSoCFull asic cpu cpu fetch paddr2_r", false,-1, 31,0);
        tracep->declQuad(c+3950,"ysyxSoCFull asic cpu cpu fetch excep2_r_cause", false,-1, 63,0);
        tracep->declQuad(c+3952,"ysyxSoCFull asic cpu cpu fetch excep2_r_tval", false,-1, 63,0);
        tracep->declQuad(c+3954,"ysyxSoCFull asic cpu cpu fetch excep2_r_pc", false,-1, 63,0);
        tracep->declBit(c+3956,"ysyxSoCFull asic cpu cpu fetch cur_excep_en", false,-1);
        tracep->declQuad(c+3580,"ysyxSoCFull asic cpu cpu fetch pc3_r", false,-1, 63,0);
        tracep->declBit(c+3592,"ysyxSoCFull asic cpu cpu fetch valid3_r", false,-1);
        tracep->declQuad(c+3582,"ysyxSoCFull asic cpu cpu fetch excep3_r_cause", false,-1, 63,0);
        tracep->declQuad(c+3584,"ysyxSoCFull asic cpu cpu fetch excep3_r_tval", false,-1, 63,0);
        tracep->declBit(c+3586,"ysyxSoCFull asic cpu cpu fetch excep3_r_en", false,-1);
        tracep->declQuad(c+3587,"ysyxSoCFull asic cpu cpu fetch excep3_r_pc", false,-1, 63,0);
        tracep->declQuad(c+3957,"ysyxSoCFull asic cpu cpu fetch next_pc_r", false,-1, 63,0);
        tracep->declBit(c+3959,"ysyxSoCFull asic cpu cpu fetch wait_jmp_pc", false,-1);
        tracep->declArray(c+3960,"ysyxSoCFull asic cpu cpu fetch inst_buf", false,-1, 127,0);
        tracep->declQuad(c+3964,"ysyxSoCFull asic cpu cpu fetch buf_start_pc", false,-1, 63,0);
        tracep->declQuad(c+3966,"ysyxSoCFull asic cpu cpu fetch excep_buf_cause", false,-1, 63,0);
        tracep->declQuad(c+3968,"ysyxSoCFull asic cpu cpu fetch excep_buf_tval", false,-1, 63,0);
        tracep->declQuad(c+3970,"ysyxSoCFull asic cpu cpu fetch excep_buf_pc", false,-1, 63,0);
        tracep->declBus(c+3579,"ysyxSoCFull asic cpu cpu fetch inst_r", false,-1, 31,0);
        tracep->declBit(c+3972,"ysyxSoCFull asic cpu cpu fetch update_excep_pc", false,-1);
        tracep->declQuad(c+3973,"ysyxSoCFull asic cpu cpu fetch buf_offset", false,-1, 63,0);
        tracep->declBit(c+3975,"ysyxSoCFull asic cpu cpu fetch hs_out", false,-1);
        tracep->declQuad(c+3976,"ysyxSoCFull asic cpu cpu fetch next_inst_buf_lo", false,-1, 63,0);
        tracep->declQuad(c+3978,"ysyxSoCFull asic cpu cpu fetch buf_start_pc_hi", false,-1, 60,0);
        tracep->declArray(c+3980,"ysyxSoCFull asic cpu cpu fetch next_inst_buf", false,-1, 127,0);
        tracep->declBus(c+3984,"ysyxSoCFull asic cpu cpu fetch next_buf_bitmap", false,-1, 1,0);
        tracep->declBus(c+3985,"ysyxSoCFull asic cpu cpu fetch top_inst32_hi", false,-1, 2,0);
        tracep->declArray(c+3986,"ysyxSoCFull asic cpu cpu fetch top_inst32", false,-1, 127,0);
        tracep->declBus(c+3990,"ysyxSoCFull asic cpu cpu fetch top_inst_lo", false,-1, 15,0);
        tracep->declBit(c+3991,"ysyxSoCFull asic cpu cpu fetch inst_valid", false,-1);
        tracep->declBit(c+3992,"ysyxSoCFull asic cpu cpu fetch fetch_page_fault_excep", false,-1);
        tracep->declBit(c+3993,"ysyxSoCFull asic cpu cpu fetch cross_page_excep", false,-1);
        tracep->declBus(c+3994,"ysyxSoCFull asic cpu cpu fetch top_inst", false,-1, 31,0);
        tracep->declQuad(c+3995,"ysyxSoCFull asic cpu cpu fetch next_pc_w", false,-1, 63,0);
        tracep->declQuad(c+3997,"ysyxSoCFull asic cpu cpu fetch inst_buf_lo", false,-1, 63,0);
        tracep->declBit(c+3999,"ysyxSoCFull asic cpu cpu fetch buf_bitmap_lo", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic cpu cpu decode clock", false,-1);
        tracep->declBit(c+18986,"ysyxSoCFull asic cpu cpu decode reset", false,-1);
        tracep->declBus(c+3579,"ysyxSoCFull asic cpu cpu decode io_if2id_inst", false,-1, 31,0);
        tracep->declQuad(c+3580,"ysyxSoCFull asic cpu cpu decode io_if2id_pc", false,-1, 63,0);
        tracep->declQuad(c+3582,"ysyxSoCFull asic cpu cpu decode io_if2id_excep_cause", false,-1, 63,0);
        tracep->declQuad(c+3584,"ysyxSoCFull asic cpu cpu decode io_if2id_excep_tval", false,-1, 63,0);
        tracep->declBit(c+3586,"ysyxSoCFull asic cpu cpu decode io_if2id_excep_en", false,-1);
        tracep->declQuad(c+3587,"ysyxSoCFull asic cpu cpu decode io_if2id_excep_pc", false,-1, 63,0);
        tracep->declBit(c+3589,"ysyxSoCFull asic cpu cpu decode io_if2id_drop", false,-1);
        tracep->declBit(c+3590,"ysyxSoCFull asic cpu cpu decode io_if2id_stall", false,-1);
        tracep->declBit(c+3591,"ysyxSoCFull asic cpu cpu decode io_if2id_recov", false,-1);
        tracep->declBit(c+3592,"ysyxSoCFull asic cpu cpu decode io_if2id_valid", false,-1);
        tracep->declBit(c+3593,"ysyxSoCFull asic cpu cpu decode io_if2id_ready", false,-1);
        tracep->declBus(c+3594,"ysyxSoCFull asic cpu cpu decode io_id2df_inst", false,-1, 31,0);
        tracep->declQuad(c+3595,"ysyxSoCFull asic cpu cpu decode io_id2df_pc", false,-1, 63,0);
        tracep->declQuad(c+3597,"ysyxSoCFull asic cpu cpu decode io_id2df_excep_cause", false,-1, 63,0);
        tracep->declQuad(c+3599,"ysyxSoCFull asic cpu cpu decode io_id2df_excep_tval", false,-1, 63,0);
        tracep->declBit(c+3601,"ysyxSoCFull asic cpu cpu decode io_id2df_excep_en", false,-1);
        tracep->declQuad(c+3602,"ysyxSoCFull asic cpu cpu decode io_id2df_excep_pc", false,-1, 63,0);
        tracep->declBus(c+3604,"ysyxSoCFull asic cpu cpu decode io_id2df_excep_etype", false,-1, 1,0);
        tracep->declBus(c+3605,"ysyxSoCFull asic cpu cpu decode io_id2df_ctrl_aluOp", false,-1, 4,0);
        tracep->declBit(c+3606,"ysyxSoCFull asic cpu cpu decode io_id2df_ctrl_aluWidth", false,-1);
        tracep->declBus(c+3607,"ysyxSoCFull asic cpu cpu decode io_id2df_ctrl_dcMode", false,-1, 4,0);
        tracep->declBit(c+3608,"ysyxSoCFull asic cpu cpu decode io_id2df_ctrl_writeRegEn", false,-1);
        tracep->declBit(c+3609,"ysyxSoCFull asic cpu cpu decode io_id2df_ctrl_writeCSREn", false,-1);
        tracep->declBus(c+3610,"ysyxSoCFull asic cpu cpu decode io_id2df_ctrl_brType", false,-1, 2,0);
        tracep->declBus(c+3611,"ysyxSoCFull asic cpu cpu decode io_id2df_rs1", false,-1, 4,0);
        tracep->declBit(c+3612,"ysyxSoCFull asic cpu cpu decode io_id2df_rrs1", false,-1);
        tracep->declQuad(c+3613,"ysyxSoCFull asic cpu cpu decode io_id2df_rs1_d", false,-1, 63,0);
        tracep->declBus(c+3615,"ysyxSoCFull asic cpu cpu decode io_id2df_rs2", false,-1, 11,0);
        tracep->declBit(c+3616,"ysyxSoCFull asic cpu cpu decode io_id2df_rrs2", false,-1);
        tracep->declQuad(c+3617,"ysyxSoCFull asic cpu cpu decode io_id2df_rs2_d", false,-1, 63,0);
        tracep->declBus(c+3619,"ysyxSoCFull asic cpu cpu decode io_id2df_dst", false,-1, 4,0);
        tracep->declQuad(c+3620,"ysyxSoCFull asic cpu cpu decode io_id2df_dst_d", false,-1, 63,0);
        tracep->declBus(c+3622,"ysyxSoCFull asic cpu cpu decode io_id2df_jmp_type", false,-1, 1,0);
        tracep->declBus(c+3623,"ysyxSoCFull asic cpu cpu decode io_id2df_special", false,-1, 1,0);
        tracep->declBus(c+3624,"ysyxSoCFull asic cpu cpu decode io_id2df_swap", false,-1, 5,0);
        tracep->declBus(c+3625,"ysyxSoCFull asic cpu cpu decode io_id2df_indi", false,-1, 1,0);
        tracep->declBit(c+3626,"ysyxSoCFull asic cpu cpu decode io_id2df_drop", false,-1);
        tracep->declBit(c+3627,"ysyxSoCFull asic cpu cpu decode io_id2df_stall", false,-1);
        tracep->declBit(c+3628,"ysyxSoCFull asic cpu cpu decode io_id2df_recov", false,-1);
        tracep->declBit(c+3629,"ysyxSoCFull asic cpu cpu decode io_id2df_valid", false,-1);
        tracep->declBit(c+3630,"ysyxSoCFull asic cpu cpu decode io_id2df_ready", false,-1);
        tracep->declBus(c+3631,"ysyxSoCFull asic cpu cpu decode io_idState_priv", false,-1, 1,0);
        tracep->declBit(c+4000,"ysyxSoCFull asic cpu cpu decode drop_r", false,-1);
        tracep->declBit(c+4001,"ysyxSoCFull asic cpu cpu decode stall_r", false,-1);
        tracep->declBit(c+4002,"ysyxSoCFull asic cpu cpu decode drop_in", false,-1);
        tracep->declBus(c+3594,"ysyxSoCFull asic cpu cpu decode inst_r", false,-1, 31,0);
        tracep->declQuad(c+3595,"ysyxSoCFull asic cpu cpu decode pc_r", false,-1, 63,0);
        tracep->declQuad(c+3597,"ysyxSoCFull asic cpu cpu decode excep_r_cause", false,-1, 63,0);
        tracep->declQuad(c+3599,"ysyxSoCFull asic cpu cpu decode excep_r_tval", false,-1, 63,0);
        tracep->declBit(c+3601,"ysyxSoCFull asic cpu cpu decode excep_r_en", false,-1);
        tracep->declQuad(c+3602,"ysyxSoCFull asic cpu cpu decode excep_r_pc", false,-1, 63,0);
        tracep->declBus(c+3604,"ysyxSoCFull asic cpu cpu decode excep_r_etype", false,-1, 1,0);
        tracep->declBus(c+3605,"ysyxSoCFull asic cpu cpu decode ctrl_r_aluOp", false,-1, 4,0);
        tracep->declBit(c+3606,"ysyxSoCFull asic cpu cpu decode ctrl_r_aluWidth", false,-1);
        tracep->declBus(c+3607,"ysyxSoCFull asic cpu cpu decode ctrl_r_dcMode", false,-1, 4,0);
        tracep->declBit(c+3608,"ysyxSoCFull asic cpu cpu decode ctrl_r_writeRegEn", false,-1);
        tracep->declBit(c+3609,"ysyxSoCFull asic cpu cpu decode ctrl_r_writeCSREn", false,-1);
        tracep->declBus(c+3610,"ysyxSoCFull asic cpu cpu decode ctrl_r_brType", false,-1, 2,0);
        tracep->declBus(c+3611,"ysyxSoCFull asic cpu cpu decode rs1_r", false,-1, 4,0);
        tracep->declBit(c+3612,"ysyxSoCFull asic cpu cpu decode rrs1_r", false,-1);
        tracep->declQuad(c+3613,"ysyxSoCFull asic cpu cpu decode rs1_d_r", false,-1, 63,0);
        tracep->declBus(c+3615,"ysyxSoCFull asic cpu cpu decode rs2_r", false,-1, 11,0);
        tracep->declBit(c+3616,"ysyxSoCFull asic cpu cpu decode rrs2_r", false,-1);
        tracep->declQuad(c+3617,"ysyxSoCFull asic cpu cpu decode rs2_d_r", false,-1, 63,0);
        tracep->declBus(c+3619,"ysyxSoCFull asic cpu cpu decode dst_r", false,-1, 4,0);
        tracep->declQuad(c+3620,"ysyxSoCFull asic cpu cpu decode dst_d_r", false,-1, 63,0);
        tracep->declBus(c+3622,"ysyxSoCFull asic cpu cpu decode jmp_type_r", false,-1, 1,0);
        tracep->declBus(c+3623,"ysyxSoCFull asic cpu cpu decode special_r", false,-1, 1,0);
        tracep->declBus(c+3624,"ysyxSoCFull asic cpu cpu decode swap_r", false,-1, 5,0);
        tracep->declBus(c+3625,"ysyxSoCFull asic cpu cpu decode indi_r", false,-1, 1,0);
        tracep->declBit(c+3628,"ysyxSoCFull asic cpu cpu decode recov_r", false,-1);
        tracep->declBit(c+3629,"ysyxSoCFull asic cpu cpu decode valid_r", false,-1);
        tracep->declBit(c+4003,"ysyxSoCFull asic cpu cpu decode hs_out", false,-1);
        tracep->declBit(c+4004,"ysyxSoCFull asic cpu cpu decode hs_in", false,-1);
        tracep->declBus(c+4005,"ysyxSoCFull asic cpu cpu decode dType", false,-1, 2,0);
        tracep->declBus(c+4006,"ysyxSoCFull asic cpu cpu decode instType_1", false,-1, 4,0);
        tracep->declBit(c+4007,"ysyxSoCFull asic cpu cpu decode instType_2", false,-1);
        tracep->declBus(c+4008,"ysyxSoCFull asic cpu cpu decode instType_3", false,-1, 4,0);
        tracep->declBit(c+4009,"ysyxSoCFull asic cpu cpu decode instType_4", false,-1);
        tracep->declBit(c+4010,"ysyxSoCFull asic cpu cpu decode instType_5", false,-1);
        tracep->declBit(c+4011,"ysyxSoCFull asic cpu cpu decode instType_6", false,-1);
        tracep->declBit(c+4012,"ysyxSoCFull asic cpu cpu decode instType_8", false,-1);
        tracep->declBus(c+4013,"ysyxSoCFull asic cpu cpu decode instType_c_0", false,-1, 3,0);
        tracep->declBus(c+4014,"ysyxSoCFull asic cpu cpu decode instType_c_1", false,-1, 3,0);
        tracep->declBit(c+4015,"ysyxSoCFull asic cpu cpu decode instType_c_5", false,-1);
        tracep->declBit(c+4016,"ysyxSoCFull asic cpu cpu decode is_compress", false,-1);
        tracep->declBus(c+4017,"ysyxSoCFull asic cpu cpu decode imm_hi", false,-1, 6,0);
        tracep->declBus(c+4018,"ysyxSoCFull asic cpu cpu decode imm_lo", false,-1, 4,0);
        tracep->declBit(c+4019,"ysyxSoCFull asic cpu cpu decode imm_hi_hi_hi", false,-1);
        tracep->declBit(c+4020,"ysyxSoCFull asic cpu cpu decode imm_hi_hi_lo", false,-1);
        tracep->declBus(c+4021,"ysyxSoCFull asic cpu cpu decode imm_hi_lo", false,-1, 5,0);
        tracep->declBus(c+4022,"ysyxSoCFull asic cpu cpu decode imm_lo_hi", false,-1, 3,0);
        tracep->declBus(c+4023,"ysyxSoCFull asic cpu cpu decode imm_hi_2", false,-1, 19,0);
        tracep->declBus(c+4024,"ysyxSoCFull asic cpu cpu decode imm_hi_hi_lo_1", false,-1, 7,0);
        tracep->declBit(c+4025,"ysyxSoCFull asic cpu cpu decode imm_hi_lo_1", false,-1);
        tracep->declBus(c+4026,"ysyxSoCFull asic cpu cpu decode imm_lo_hi_1", false,-1, 9,0);
        tracep->declBit(c+4027,"ysyxSoCFull asic cpu cpu decode indi_r_hi", false,-1);
        tracep->declBit(c+4028,"ysyxSoCFull asic cpu cpu decode indi_r_lo", false,-1);
        tracep->declQuad(c+4029,"ysyxSoCFull asic cpu cpu decode imm", false,-1, 63,0);
        tracep->declBus(c+4031,"ysyxSoCFull asic cpu cpu decode imm_c_hi_hi_lo", false,-1, 3,0);
        tracep->declBus(c+4032,"ysyxSoCFull asic cpu cpu decode imm_c_hi_lo", false,-1, 1,0);
        tracep->declBit(c+4033,"ysyxSoCFull asic cpu cpu decode imm_c_lo_hi_hi", false,-1);
        tracep->declBit(c+4034,"ysyxSoCFull asic cpu cpu decode imm_c_lo_hi_lo", false,-1);
        tracep->declBus(c+4035,"ysyxSoCFull asic cpu cpu decode imm_c_hi_lo_1", false,-1, 2,0);
        tracep->declBus(c+4036,"ysyxSoCFull asic cpu cpu decode imm_c_hi_lo_2", false,-1, 1,0);
        tracep->declBit(c+4037,"ysyxSoCFull asic cpu cpu decode imm_c_hi_lo_3", false,-1);
        tracep->declBus(c+4038,"ysyxSoCFull asic cpu cpu decode imm_c_lo_3", false,-1, 4,0);
        tracep->declBus(c+4039,"ysyxSoCFull asic cpu cpu decode imm_c_hi_hi_lo_2", false,-1, 1,0);
        tracep->declBus(c+4040,"ysyxSoCFull asic cpu cpu decode imm_c_lo_hi_3", false,-1, 2,0);
        tracep->declBus(c+4041,"ysyxSoCFull asic cpu cpu decode imm_c_hi_hi_lo_3", false,-1, 2,0);
        tracep->declBus(c+4042,"ysyxSoCFull asic cpu cpu decode imm_c_hi_hi_lo_4", false,-1, 1,0);
        tracep->declBit(c+4043,"ysyxSoCFull asic cpu cpu decode imm_c_lo_hi_hi_1", false,-1);
        tracep->declBit(c+4044,"ysyxSoCFull asic cpu cpu decode imm_c_hi_hi_hi_lo", false,-1);
        tracep->declBus(c+4045,"ysyxSoCFull asic cpu cpu decode imm_c_hi_hi_lo_5", false,-1, 1,0);
        tracep->declBit(c+4020,"ysyxSoCFull asic cpu cpu decode imm_c_hi_lo_lo", false,-1);
        tracep->declBit(c+4046,"ysyxSoCFull asic cpu cpu decode imm_c_lo_hi_lo_2", false,-1);
        tracep->declBus(c+4047,"ysyxSoCFull asic cpu cpu decode imm_c_lo_lo_hi", false,-1, 2,0);
        tracep->declBus(c+4048,"ysyxSoCFull asic cpu cpu decode imm_c_lo_hi_hi_3", false,-1, 1,0);
        tracep->declBus(c+4049,"ysyxSoCFull asic cpu cpu decode imm_c_hi_lo_10", false,-1, 1,0);
        tracep->declBus(c+4050,"ysyxSoCFull asic cpu cpu decode imm_c_lo_hi_8", false,-1, 3,0);
        tracep->declBus(c+4051,"ysyxSoCFull asic cpu cpu decode imm_c_hi_lo_11", false,-1, 2,0);
        tracep->declQuad(c+4052,"ysyxSoCFull asic cpu cpu decode imm_c", false,-1, 63,0);
        tracep->declBit(c+20784,"ysyxSoCFull asic cpu cpu forwading clock", false,-1);
        tracep->declBit(c+18986,"ysyxSoCFull asic cpu cpu forwading reset", false,-1);
        tracep->declBus(c+3594,"ysyxSoCFull asic cpu cpu forwading io_id2df_inst", false,-1, 31,0);
        tracep->declQuad(c+3595,"ysyxSoCFull asic cpu cpu forwading io_id2df_pc", false,-1, 63,0);
        tracep->declQuad(c+3597,"ysyxSoCFull asic cpu cpu forwading io_id2df_excep_cause", false,-1, 63,0);
        tracep->declQuad(c+3599,"ysyxSoCFull asic cpu cpu forwading io_id2df_excep_tval", false,-1, 63,0);
        tracep->declBit(c+3601,"ysyxSoCFull asic cpu cpu forwading io_id2df_excep_en", false,-1);
        tracep->declQuad(c+3602,"ysyxSoCFull asic cpu cpu forwading io_id2df_excep_pc", false,-1, 63,0);
        tracep->declBus(c+3604,"ysyxSoCFull asic cpu cpu forwading io_id2df_excep_etype", false,-1, 1,0);
        tracep->declBus(c+3605,"ysyxSoCFull asic cpu cpu forwading io_id2df_ctrl_aluOp", false,-1, 4,0);
        tracep->declBit(c+3606,"ysyxSoCFull asic cpu cpu forwading io_id2df_ctrl_aluWidth", false,-1);
        tracep->declBus(c+3607,"ysyxSoCFull asic cpu cpu forwading io_id2df_ctrl_dcMode", false,-1, 4,0);
        tracep->declBit(c+3608,"ysyxSoCFull asic cpu cpu forwading io_id2df_ctrl_writeRegEn", false,-1);
        tracep->declBit(c+3609,"ysyxSoCFull asic cpu cpu forwading io_id2df_ctrl_writeCSREn", false,-1);
        tracep->declBus(c+3610,"ysyxSoCFull asic cpu cpu forwading io_id2df_ctrl_brType", false,-1, 2,0);
        tracep->declBus(c+3611,"ysyxSoCFull asic cpu cpu forwading io_id2df_rs1", false,-1, 4,0);
        tracep->declBit(c+3612,"ysyxSoCFull asic cpu cpu forwading io_id2df_rrs1", false,-1);
        tracep->declQuad(c+3613,"ysyxSoCFull asic cpu cpu forwading io_id2df_rs1_d", false,-1, 63,0);
        tracep->declBus(c+3615,"ysyxSoCFull asic cpu cpu forwading io_id2df_rs2", false,-1, 11,0);
        tracep->declBit(c+3616,"ysyxSoCFull asic cpu cpu forwading io_id2df_rrs2", false,-1);
        tracep->declQuad(c+3617,"ysyxSoCFull asic cpu cpu forwading io_id2df_rs2_d", false,-1, 63,0);
        tracep->declBus(c+3619,"ysyxSoCFull asic cpu cpu forwading io_id2df_dst", false,-1, 4,0);
        tracep->declQuad(c+3620,"ysyxSoCFull asic cpu cpu forwading io_id2df_dst_d", false,-1, 63,0);
        tracep->declBus(c+3622,"ysyxSoCFull asic cpu cpu forwading io_id2df_jmp_type", false,-1, 1,0);
        tracep->declBus(c+3623,"ysyxSoCFull asic cpu cpu forwading io_id2df_special", false,-1, 1,0);
        tracep->declBus(c+3624,"ysyxSoCFull asic cpu cpu forwading io_id2df_swap", false,-1, 5,0);
        tracep->declBus(c+3625,"ysyxSoCFull asic cpu cpu forwading io_id2df_indi", false,-1, 1,0);
        tracep->declBit(c+3626,"ysyxSoCFull asic cpu cpu forwading io_id2df_drop", false,-1);
        tracep->declBit(c+3627,"ysyxSoCFull asic cpu cpu forwading io_id2df_stall", false,-1);
        tracep->declBit(c+3628,"ysyxSoCFull asic cpu cpu forwading io_id2df_recov", false,-1);
        tracep->declBit(c+3629,"ysyxSoCFull asic cpu cpu forwading io_id2df_valid", false,-1);
        tracep->declBit(c+3630,"ysyxSoCFull asic cpu cpu forwading io_id2df_ready", false,-1);
        tracep->declBus(c+3632,"ysyxSoCFull asic cpu cpu forwading io_df2rr_inst", false,-1, 31,0);
        tracep->declQuad(c+3633,"ysyxSoCFull asic cpu cpu forwading io_df2rr_pc", false,-1, 63,0);
        tracep->declQuad(c+3635,"ysyxSoCFull asic cpu cpu forwading io_df2rr_excep_cause", false,-1, 63,0);
        tracep->declQuad(c+3637,"ysyxSoCFull asic cpu cpu forwading io_df2rr_excep_tval", false,-1, 63,0);
        tracep->declBit(c+3639,"ysyxSoCFull asic cpu cpu forwading io_df2rr_excep_en", false,-1);
        tracep->declQuad(c+3640,"ysyxSoCFull asic cpu cpu forwading io_df2rr_excep_pc", false,-1, 63,0);
        tracep->declBus(c+3642,"ysyxSoCFull asic cpu cpu forwading io_df2rr_excep_etype", false,-1, 1,0);
        tracep->declBus(c+3643,"ysyxSoCFull asic cpu cpu forwading io_df2rr_ctrl_aluOp", false,-1, 4,0);
        tracep->declBit(c+3644,"ysyxSoCFull asic cpu cpu forwading io_df2rr_ctrl_aluWidth", false,-1);
        tracep->declBus(c+3645,"ysyxSoCFull asic cpu cpu forwading io_df2rr_ctrl_dcMode", false,-1, 4,0);
        tracep->declBit(c+3646,"ysyxSoCFull asic cpu cpu forwading io_df2rr_ctrl_writeRegEn", false,-1);
        tracep->declBit(c+3647,"ysyxSoCFull asic cpu cpu forwading io_df2rr_ctrl_writeCSREn", false,-1);
        tracep->declBus(c+3648,"ysyxSoCFull asic cpu cpu forwading io_df2rr_ctrl_brType", false,-1, 2,0);
        tracep->declBus(c+3649,"ysyxSoCFull asic cpu cpu forwading io_df2rr_rs1", false,-1, 4,0);
        tracep->declBit(c+3650,"ysyxSoCFull asic cpu cpu forwading io_df2rr_rrs1", false,-1);
        tracep->declQuad(c+3651,"ysyxSoCFull asic cpu cpu forwading io_df2rr_rs1_d", false,-1, 63,0);
        tracep->declBus(c+3653,"ysyxSoCFull asic cpu cpu forwading io_df2rr_rs2", false,-1, 11,0);
        tracep->declBit(c+3654,"ysyxSoCFull asic cpu cpu forwading io_df2rr_rrs2", false,-1);
        tracep->declQuad(c+3655,"ysyxSoCFull asic cpu cpu forwading io_df2rr_rs2_d", false,-1, 63,0);
        tracep->declBus(c+3657,"ysyxSoCFull asic cpu cpu forwading io_df2rr_dst", false,-1, 4,0);
        tracep->declQuad(c+3658,"ysyxSoCFull asic cpu cpu forwading io_df2rr_dst_d", false,-1, 63,0);
        tracep->declBus(c+3660,"ysyxSoCFull asic cpu cpu forwading io_df2rr_jmp_type", false,-1, 1,0);
        tracep->declBus(c+3661,"ysyxSoCFull asic cpu cpu forwading io_df2rr_special", false,-1, 1,0);
        tracep->declBus(c+3662,"ysyxSoCFull asic cpu cpu forwading io_df2rr_swap", false,-1, 5,0);
        tracep->declBus(c+3663,"ysyxSoCFull asic cpu cpu forwading io_df2rr_indi", false,-1, 1,0);
        tracep->declBit(c+3626,"ysyxSoCFull asic cpu cpu forwading io_df2rr_drop", false,-1);
        tracep->declBit(c+3627,"ysyxSoCFull asic cpu cpu forwading io_df2rr_stall", false,-1);
        tracep->declBit(c+3664,"ysyxSoCFull asic cpu cpu forwading io_df2rr_recov", false,-1);
        tracep->declBit(c+3665,"ysyxSoCFull asic cpu cpu forwading io_df2rr_valid", false,-1);
        tracep->declBit(c+3666,"ysyxSoCFull asic cpu cpu forwading io_df2rr_ready", false,-1);
        tracep->declBus(c+3667,"ysyxSoCFull asic cpu cpu forwading io_d_rr_id", false,-1, 4,0);
        tracep->declQuad(c+3668,"ysyxSoCFull asic cpu cpu forwading io_d_rr_data", false,-1, 63,0);
        tracep->declBus(c+3670,"ysyxSoCFull asic cpu cpu forwading io_d_rr_state", false,-1, 1,0);
        tracep->declBus(c+3671,"ysyxSoCFull asic cpu cpu forwading io_d_ex_id", false,-1, 4,0);
        tracep->declQuad(c+3672,"ysyxSoCFull asic cpu cpu forwading io_d_ex_data", false,-1, 63,0);
        tracep->declBus(c+3674,"ysyxSoCFull asic cpu cpu forwading io_d_ex_state", false,-1, 1,0);
        tracep->declBus(c+3675,"ysyxSoCFull asic cpu cpu forwading io_d_mem1_id", false,-1, 4,0);
        tracep->declQuad(c+3676,"ysyxSoCFull asic cpu cpu forwading io_d_mem1_data", false,-1, 63,0);
        tracep->declBus(c+3678,"ysyxSoCFull asic cpu cpu forwading io_d_mem1_state", false,-1, 1,0);
        tracep->declBus(c+3679,"ysyxSoCFull asic cpu cpu forwading io_d_mem2_id", false,-1, 4,0);
        tracep->declQuad(c+3680,"ysyxSoCFull asic cpu cpu forwading io_d_mem2_data", false,-1, 63,0);
        tracep->declBus(c+3682,"ysyxSoCFull asic cpu cpu forwading io_d_mem2_state", false,-1, 1,0);
        tracep->declBus(c+3683,"ysyxSoCFull asic cpu cpu forwading io_d_mem3_id", false,-1, 4,0);
        tracep->declQuad(c+3684,"ysyxSoCFull asic cpu cpu forwading io_d_mem3_data", false,-1, 63,0);
        tracep->declBus(c+3686,"ysyxSoCFull asic cpu cpu forwading io_d_mem3_state", false,-1, 1,0);
        tracep->declBus(c+3632,"ysyxSoCFull asic cpu cpu forwading inst_r", false,-1, 31,0);
        tracep->declQuad(c+3633,"ysyxSoCFull asic cpu cpu forwading pc_r", false,-1, 63,0);
        tracep->declQuad(c+3635,"ysyxSoCFull asic cpu cpu forwading excep_r_cause", false,-1, 63,0);
        tracep->declQuad(c+3637,"ysyxSoCFull asic cpu cpu forwading excep_r_tval", false,-1, 63,0);
        tracep->declBit(c+3639,"ysyxSoCFull asic cpu cpu forwading excep_r_en", false,-1);
        tracep->declQuad(c+3640,"ysyxSoCFull asic cpu cpu forwading excep_r_pc", false,-1, 63,0);
        tracep->declBus(c+3642,"ysyxSoCFull asic cpu cpu forwading excep_r_etype", false,-1, 1,0);
        tracep->declBus(c+3643,"ysyxSoCFull asic cpu cpu forwading ctrl_r_aluOp", false,-1, 4,0);
        tracep->declBit(c+3644,"ysyxSoCFull asic cpu cpu forwading ctrl_r_aluWidth", false,-1);
        tracep->declBus(c+3645,"ysyxSoCFull asic cpu cpu forwading ctrl_r_dcMode", false,-1, 4,0);
        tracep->declBit(c+3646,"ysyxSoCFull asic cpu cpu forwading ctrl_r_writeRegEn", false,-1);
        tracep->declBit(c+3647,"ysyxSoCFull asic cpu cpu forwading ctrl_r_writeCSREn", false,-1);
        tracep->declBus(c+3648,"ysyxSoCFull asic cpu cpu forwading ctrl_r_brType", false,-1, 2,0);
        tracep->declBus(c+3649,"ysyxSoCFull asic cpu cpu forwading rs1_r", false,-1, 4,0);
        tracep->declBit(c+3650,"ysyxSoCFull asic cpu cpu forwading rrs1_r", false,-1);
        tracep->declQuad(c+3651,"ysyxSoCFull asic cpu cpu forwading rs1_d_r", false,-1, 63,0);
        tracep->declBus(c+3653,"ysyxSoCFull asic cpu cpu forwading rs2_r", false,-1, 11,0);
        tracep->declBit(c+3654,"ysyxSoCFull asic cpu cpu forwading rrs2_r", false,-1);
        tracep->declQuad(c+3655,"ysyxSoCFull asic cpu cpu forwading rs2_d_r", false,-1, 63,0);
        tracep->declBus(c+3657,"ysyxSoCFull asic cpu cpu forwading dst_r", false,-1, 4,0);
        tracep->declQuad(c+3658,"ysyxSoCFull asic cpu cpu forwading dst_d_r", false,-1, 63,0);
        tracep->declBus(c+3660,"ysyxSoCFull asic cpu cpu forwading jmp_type_r", false,-1, 1,0);
        tracep->declBus(c+3661,"ysyxSoCFull asic cpu cpu forwading special_r", false,-1, 1,0);
        tracep->declBus(c+3663,"ysyxSoCFull asic cpu cpu forwading indi_r", false,-1, 1,0);
        tracep->declBus(c+3662,"ysyxSoCFull asic cpu cpu forwading swap_r", false,-1, 5,0);
        tracep->declBit(c+3664,"ysyxSoCFull asic cpu cpu forwading recov_r", false,-1);
        tracep->declBit(c+3665,"ysyxSoCFull asic cpu cpu forwading valid_r", false,-1);
        tracep->declBus(c+4054,"ysyxSoCFull asic cpu cpu forwading pre_dst", false,-1, 4,0);
        tracep->declBit(c+4055,"ysyxSoCFull asic cpu cpu forwading pre_wr", false,-1);
        tracep->declBit(c+4056,"ysyxSoCFull asic cpu cpu forwading state", false,-1);
        tracep->declBit(c+4057,"ysyxSoCFull asic cpu cpu forwading hs_in", false,-1);
        tracep->declBit(c+4058,"ysyxSoCFull asic cpu cpu forwading hs_out", false,-1);
        tracep->declBus(c+4059,"ysyxSoCFull asic cpu cpu forwading cur_rs1", false,-1, 4,0);
        tracep->declBit(c+4060,"ysyxSoCFull asic cpu cpu forwading cur_rrs1", false,-1);
        tracep->declBus(c+4061,"ysyxSoCFull asic cpu cpu forwading cur_rs2", false,-1, 11,0);
        tracep->declBit(c+4062,"ysyxSoCFull asic cpu cpu forwading cur_rrs2", false,-1);
        tracep->declBit(c+4063,"ysyxSoCFull asic cpu cpu forwading rs1_wait", false,-1);
        tracep->declBit(c+4064,"ysyxSoCFull asic cpu cpu forwading rs1_valid", false,-1);
        tracep->declBit(c+4065,"ysyxSoCFull asic cpu cpu forwading rs2_wait", false,-1);
        tracep->declBit(c+4066,"ysyxSoCFull asic cpu cpu forwading rs2_valid", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic cpu cpu readregs clock", false,-1);
        tracep->declBit(c+18986,"ysyxSoCFull asic cpu cpu readregs reset", false,-1);
        tracep->declBus(c+3632,"ysyxSoCFull asic cpu cpu readregs io_df2rr_inst", false,-1, 31,0);
        tracep->declQuad(c+3633,"ysyxSoCFull asic cpu cpu readregs io_df2rr_pc", false,-1, 63,0);
        tracep->declQuad(c+3635,"ysyxSoCFull asic cpu cpu readregs io_df2rr_excep_cause", false,-1, 63,0);
        tracep->declQuad(c+3637,"ysyxSoCFull asic cpu cpu readregs io_df2rr_excep_tval", false,-1, 63,0);
        tracep->declBit(c+3639,"ysyxSoCFull asic cpu cpu readregs io_df2rr_excep_en", false,-1);
        tracep->declQuad(c+3640,"ysyxSoCFull asic cpu cpu readregs io_df2rr_excep_pc", false,-1, 63,0);
        tracep->declBus(c+3642,"ysyxSoCFull asic cpu cpu readregs io_df2rr_excep_etype", false,-1, 1,0);
        tracep->declBus(c+3643,"ysyxSoCFull asic cpu cpu readregs io_df2rr_ctrl_aluOp", false,-1, 4,0);
        tracep->declBit(c+3644,"ysyxSoCFull asic cpu cpu readregs io_df2rr_ctrl_aluWidth", false,-1);
        tracep->declBus(c+3645,"ysyxSoCFull asic cpu cpu readregs io_df2rr_ctrl_dcMode", false,-1, 4,0);
        tracep->declBit(c+3646,"ysyxSoCFull asic cpu cpu readregs io_df2rr_ctrl_writeRegEn", false,-1);
        tracep->declBit(c+3647,"ysyxSoCFull asic cpu cpu readregs io_df2rr_ctrl_writeCSREn", false,-1);
        tracep->declBus(c+3648,"ysyxSoCFull asic cpu cpu readregs io_df2rr_ctrl_brType", false,-1, 2,0);
        tracep->declBus(c+3649,"ysyxSoCFull asic cpu cpu readregs io_df2rr_rs1", false,-1, 4,0);
        tracep->declBit(c+3650,"ysyxSoCFull asic cpu cpu readregs io_df2rr_rrs1", false,-1);
        tracep->declQuad(c+3651,"ysyxSoCFull asic cpu cpu readregs io_df2rr_rs1_d", false,-1, 63,0);
        tracep->declBus(c+3653,"ysyxSoCFull asic cpu cpu readregs io_df2rr_rs2", false,-1, 11,0);
        tracep->declBit(c+3654,"ysyxSoCFull asic cpu cpu readregs io_df2rr_rrs2", false,-1);
        tracep->declQuad(c+3655,"ysyxSoCFull asic cpu cpu readregs io_df2rr_rs2_d", false,-1, 63,0);
        tracep->declBus(c+3657,"ysyxSoCFull asic cpu cpu readregs io_df2rr_dst", false,-1, 4,0);
        tracep->declQuad(c+3658,"ysyxSoCFull asic cpu cpu readregs io_df2rr_dst_d", false,-1, 63,0);
        tracep->declBus(c+3660,"ysyxSoCFull asic cpu cpu readregs io_df2rr_jmp_type", false,-1, 1,0);
        tracep->declBus(c+3661,"ysyxSoCFull asic cpu cpu readregs io_df2rr_special", false,-1, 1,0);
        tracep->declBus(c+3662,"ysyxSoCFull asic cpu cpu readregs io_df2rr_swap", false,-1, 5,0);
        tracep->declBus(c+3663,"ysyxSoCFull asic cpu cpu readregs io_df2rr_indi", false,-1, 1,0);
        tracep->declBit(c+3626,"ysyxSoCFull asic cpu cpu readregs io_df2rr_drop", false,-1);
        tracep->declBit(c+3627,"ysyxSoCFull asic cpu cpu readregs io_df2rr_stall", false,-1);
        tracep->declBit(c+3664,"ysyxSoCFull asic cpu cpu readregs io_df2rr_recov", false,-1);
        tracep->declBit(c+3665,"ysyxSoCFull asic cpu cpu readregs io_df2rr_valid", false,-1);
        tracep->declBit(c+3666,"ysyxSoCFull asic cpu cpu readregs io_df2rr_ready", false,-1);
        tracep->declBus(c+3687,"ysyxSoCFull asic cpu cpu readregs io_rr2ex_inst", false,-1, 31,0);
        tracep->declQuad(c+3688,"ysyxSoCFull asic cpu cpu readregs io_rr2ex_pc", false,-1, 63,0);
        tracep->declQuad(c+3690,"ysyxSoCFull asic cpu cpu readregs io_rr2ex_excep_cause", false,-1, 63,0);
        tracep->declQuad(c+3692,"ysyxSoCFull asic cpu cpu readregs io_rr2ex_excep_tval", false,-1, 63,0);
        tracep->declBit(c+3694,"ysyxSoCFull asic cpu cpu readregs io_rr2ex_excep_en", false,-1);
        tracep->declQuad(c+3695,"ysyxSoCFull asic cpu cpu readregs io_rr2ex_excep_pc", false,-1, 63,0);
        tracep->declBus(c+3697,"ysyxSoCFull asic cpu cpu readregs io_rr2ex_excep_etype", false,-1, 1,0);
        tracep->declBus(c+3698,"ysyxSoCFull asic cpu cpu readregs io_rr2ex_ctrl_aluOp", false,-1, 4,0);
        tracep->declBit(c+3699,"ysyxSoCFull asic cpu cpu readregs io_rr2ex_ctrl_aluWidth", false,-1);
        tracep->declBus(c+3700,"ysyxSoCFull asic cpu cpu readregs io_rr2ex_ctrl_dcMode", false,-1, 4,0);
        tracep->declBit(c+3701,"ysyxSoCFull asic cpu cpu readregs io_rr2ex_ctrl_writeRegEn", false,-1);
        tracep->declBit(c+3702,"ysyxSoCFull asic cpu cpu readregs io_rr2ex_ctrl_writeCSREn", false,-1);
        tracep->declBus(c+3703,"ysyxSoCFull asic cpu cpu readregs io_rr2ex_ctrl_brType", false,-1, 2,0);
        tracep->declQuad(c+3704,"ysyxSoCFull asic cpu cpu readregs io_rr2ex_rs1_d", false,-1, 63,0);
        tracep->declBus(c+3706,"ysyxSoCFull asic cpu cpu readregs io_rr2ex_rs2", false,-1, 11,0);
        tracep->declQuad(c+3707,"ysyxSoCFull asic cpu cpu readregs io_rr2ex_rs2_d", false,-1, 63,0);
        tracep->declBus(c+3667,"ysyxSoCFull asic cpu cpu readregs io_rr2ex_dst", false,-1, 4,0);
        tracep->declQuad(c+3668,"ysyxSoCFull asic cpu cpu readregs io_rr2ex_dst_d", false,-1, 63,0);
        tracep->declBus(c+3709,"ysyxSoCFull asic cpu cpu readregs io_rr2ex_rcsr_id", false,-1, 11,0);
        tracep->declBus(c+3710,"ysyxSoCFull asic cpu cpu readregs io_rr2ex_jmp_type", false,-1, 1,0);
        tracep->declBus(c+3711,"ysyxSoCFull asic cpu cpu readregs io_rr2ex_special", false,-1, 1,0);
        tracep->declBus(c+3712,"ysyxSoCFull asic cpu cpu readregs io_rr2ex_indi", false,-1, 1,0);
        tracep->declBit(c+3713,"ysyxSoCFull asic cpu cpu readregs io_rr2ex_drop", false,-1);
        tracep->declBit(c+3714,"ysyxSoCFull asic cpu cpu readregs io_rr2ex_stall", false,-1);
        tracep->declBit(c+3715,"ysyxSoCFull asic cpu cpu readregs io_rr2ex_recov", false,-1);
        tracep->declBit(c+3716,"ysyxSoCFull asic cpu cpu readregs io_rr2ex_valid", false,-1);
        tracep->declBit(c+3717,"ysyxSoCFull asic cpu cpu readregs io_rr2ex_ready", false,-1);
        tracep->declBus(c+3649,"ysyxSoCFull asic cpu cpu readregs io_rs1Read_id", false,-1, 4,0);
        tracep->declQuad(c+3718,"ysyxSoCFull asic cpu cpu readregs io_rs1Read_data", false,-1, 63,0);
        tracep->declBus(c+3720,"ysyxSoCFull asic cpu cpu readregs io_rs2Read_id", false,-1, 4,0);
        tracep->declQuad(c+3721,"ysyxSoCFull asic cpu cpu readregs io_rs2Read_data", false,-1, 63,0);
        tracep->declBus(c+3653,"ysyxSoCFull asic cpu cpu readregs io_csrRead_id", false,-1, 11,0);
        tracep->declQuad(c+3723,"ysyxSoCFull asic cpu cpu readregs io_csrRead_data", false,-1, 63,0);
        tracep->declBit(c+3725,"ysyxSoCFull asic cpu cpu readregs io_csrRead_is_err", false,-1);
        tracep->declBus(c+3667,"ysyxSoCFull asic cpu cpu readregs io_d_rr_id", false,-1, 4,0);
        tracep->declQuad(c+3668,"ysyxSoCFull asic cpu cpu readregs io_d_rr_data", false,-1, 63,0);
        tracep->declBus(c+3670,"ysyxSoCFull asic cpu cpu readregs io_d_rr_state", false,-1, 1,0);
        tracep->declBit(c+4067,"ysyxSoCFull asic cpu cpu readregs drop_r", false,-1);
        tracep->declBit(c+4068,"ysyxSoCFull asic cpu cpu readregs stall_r", false,-1);
        tracep->declBit(c+3715,"ysyxSoCFull asic cpu cpu readregs recov_r", false,-1);
        tracep->declBit(c+4069,"ysyxSoCFull asic cpu cpu readregs drop_in", false,-1);
        tracep->declBus(c+3687,"ysyxSoCFull asic cpu cpu readregs inst_r", false,-1, 31,0);
        tracep->declQuad(c+3688,"ysyxSoCFull asic cpu cpu readregs pc_r", false,-1, 63,0);
        tracep->declQuad(c+3690,"ysyxSoCFull asic cpu cpu readregs excep_r_cause", false,-1, 63,0);
        tracep->declQuad(c+3692,"ysyxSoCFull asic cpu cpu readregs excep_r_tval", false,-1, 63,0);
        tracep->declBit(c+3694,"ysyxSoCFull asic cpu cpu readregs excep_r_en", false,-1);
        tracep->declQuad(c+3695,"ysyxSoCFull asic cpu cpu readregs excep_r_pc", false,-1, 63,0);
        tracep->declBus(c+3697,"ysyxSoCFull asic cpu cpu readregs excep_r_etype", false,-1, 1,0);
        tracep->declBus(c+3698,"ysyxSoCFull asic cpu cpu readregs ctrl_r_aluOp", false,-1, 4,0);
        tracep->declBit(c+3699,"ysyxSoCFull asic cpu cpu readregs ctrl_r_aluWidth", false,-1);
        tracep->declBus(c+3700,"ysyxSoCFull asic cpu cpu readregs ctrl_r_dcMode", false,-1, 4,0);
        tracep->declBit(c+3701,"ysyxSoCFull asic cpu cpu readregs ctrl_r_writeRegEn", false,-1);
        tracep->declBit(c+3702,"ysyxSoCFull asic cpu cpu readregs ctrl_r_writeCSREn", false,-1);
        tracep->declBus(c+3703,"ysyxSoCFull asic cpu cpu readregs ctrl_r_brType", false,-1, 2,0);
        tracep->declQuad(c+3704,"ysyxSoCFull asic cpu cpu readregs rs1_d_r", false,-1, 63,0);
        tracep->declBus(c+3706,"ysyxSoCFull asic cpu cpu readregs rs2_r", false,-1, 11,0);
        tracep->declQuad(c+3707,"ysyxSoCFull asic cpu cpu readregs rs2_d_r", false,-1, 63,0);
        tracep->declBus(c+3667,"ysyxSoCFull asic cpu cpu readregs dst_r", false,-1, 4,0);
        tracep->declQuad(c+3668,"ysyxSoCFull asic cpu cpu readregs dst_d_r", false,-1, 63,0);
        tracep->declBus(c+3709,"ysyxSoCFull asic cpu cpu readregs rcsr_id_r", false,-1, 11,0);
        tracep->declBus(c+3710,"ysyxSoCFull asic cpu cpu readregs jmp_type_r", false,-1, 1,0);
        tracep->declBus(c+3711,"ysyxSoCFull asic cpu cpu readregs special_r", false,-1, 1,0);
        tracep->declBus(c+3712,"ysyxSoCFull asic cpu cpu readregs indi_r", false,-1, 1,0);
        tracep->declBit(c+3716,"ysyxSoCFull asic cpu cpu readregs valid_r", false,-1);
        tracep->declBit(c+4070,"ysyxSoCFull asic cpu cpu readregs hs_in", false,-1);
        tracep->declBit(c+4071,"ysyxSoCFull asic cpu cpu readregs hs_out", false,-1);
        tracep->declQuad(c+4072,"ysyxSoCFull asic cpu cpu readregs rs1_bef", false,-1, 63,0);
        tracep->declQuad(c+4074,"ysyxSoCFull asic cpu cpu readregs rs2_bef", false,-1, 63,0);
        tracep->declBit(c+20784,"ysyxSoCFull asic cpu cpu execute clock", false,-1);
        tracep->declBit(c+18986,"ysyxSoCFull asic cpu cpu execute reset", false,-1);
        tracep->declBus(c+3687,"ysyxSoCFull asic cpu cpu execute io_rr2ex_inst", false,-1, 31,0);
        tracep->declQuad(c+3688,"ysyxSoCFull asic cpu cpu execute io_rr2ex_pc", false,-1, 63,0);
        tracep->declQuad(c+3690,"ysyxSoCFull asic cpu cpu execute io_rr2ex_excep_cause", false,-1, 63,0);
        tracep->declQuad(c+3692,"ysyxSoCFull asic cpu cpu execute io_rr2ex_excep_tval", false,-1, 63,0);
        tracep->declBit(c+3694,"ysyxSoCFull asic cpu cpu execute io_rr2ex_excep_en", false,-1);
        tracep->declQuad(c+3695,"ysyxSoCFull asic cpu cpu execute io_rr2ex_excep_pc", false,-1, 63,0);
        tracep->declBus(c+3697,"ysyxSoCFull asic cpu cpu execute io_rr2ex_excep_etype", false,-1, 1,0);
        tracep->declBus(c+3698,"ysyxSoCFull asic cpu cpu execute io_rr2ex_ctrl_aluOp", false,-1, 4,0);
        tracep->declBit(c+3699,"ysyxSoCFull asic cpu cpu execute io_rr2ex_ctrl_aluWidth", false,-1);
        tracep->declBus(c+3700,"ysyxSoCFull asic cpu cpu execute io_rr2ex_ctrl_dcMode", false,-1, 4,0);
        tracep->declBit(c+3701,"ysyxSoCFull asic cpu cpu execute io_rr2ex_ctrl_writeRegEn", false,-1);
        tracep->declBit(c+3702,"ysyxSoCFull asic cpu cpu execute io_rr2ex_ctrl_writeCSREn", false,-1);
        tracep->declBus(c+3703,"ysyxSoCFull asic cpu cpu execute io_rr2ex_ctrl_brType", false,-1, 2,0);
        tracep->declQuad(c+3704,"ysyxSoCFull asic cpu cpu execute io_rr2ex_rs1_d", false,-1, 63,0);
        tracep->declBus(c+3706,"ysyxSoCFull asic cpu cpu execute io_rr2ex_rs2", false,-1, 11,0);
        tracep->declQuad(c+3707,"ysyxSoCFull asic cpu cpu execute io_rr2ex_rs2_d", false,-1, 63,0);
        tracep->declBus(c+3667,"ysyxSoCFull asic cpu cpu execute io_rr2ex_dst", false,-1, 4,0);
        tracep->declQuad(c+3668,"ysyxSoCFull asic cpu cpu execute io_rr2ex_dst_d", false,-1, 63,0);
        tracep->declBus(c+3709,"ysyxSoCFull asic cpu cpu execute io_rr2ex_rcsr_id", false,-1, 11,0);
        tracep->declBus(c+3710,"ysyxSoCFull asic cpu cpu execute io_rr2ex_jmp_type", false,-1, 1,0);
        tracep->declBus(c+3711,"ysyxSoCFull asic cpu cpu execute io_rr2ex_special", false,-1, 1,0);
        tracep->declBus(c+3712,"ysyxSoCFull asic cpu cpu execute io_rr2ex_indi", false,-1, 1,0);
        tracep->declBit(c+3713,"ysyxSoCFull asic cpu cpu execute io_rr2ex_drop", false,-1);
        tracep->declBit(c+3714,"ysyxSoCFull asic cpu cpu execute io_rr2ex_stall", false,-1);
        tracep->declBit(c+3715,"ysyxSoCFull asic cpu cpu execute io_rr2ex_recov", false,-1);
        tracep->declBit(c+3716,"ysyxSoCFull asic cpu cpu execute io_rr2ex_valid", false,-1);
        tracep->declBit(c+3717,"ysyxSoCFull asic cpu cpu execute io_rr2ex_ready", false,-1);
        tracep->declBus(c+3726,"ysyxSoCFull asic cpu cpu execute io_ex2mem_inst", false,-1, 31,0);
        tracep->declQuad(c+3727,"ysyxSoCFull asic cpu cpu execute io_ex2mem_pc", false,-1, 63,0);
        tracep->declQuad(c+3729,"ysyxSoCFull asic cpu cpu execute io_ex2mem_excep_cause", false,-1, 63,0);
        tracep->declQuad(c+3731,"ysyxSoCFull asic cpu cpu execute io_ex2mem_excep_tval", false,-1, 63,0);
        tracep->declBit(c+3733,"ysyxSoCFull asic cpu cpu execute io_ex2mem_excep_en", false,-1);
        tracep->declQuad(c+3734,"ysyxSoCFull asic cpu cpu execute io_ex2mem_excep_pc", false,-1, 63,0);
        tracep->declBus(c+3736,"ysyxSoCFull asic cpu cpu execute io_ex2mem_excep_etype", false,-1, 1,0);
        tracep->declBus(c+3737,"ysyxSoCFull asic cpu cpu execute io_ex2mem_ctrl_dcMode", false,-1, 4,0);
        tracep->declBit(c+3738,"ysyxSoCFull asic cpu cpu execute io_ex2mem_ctrl_writeRegEn", false,-1);
        tracep->declBit(c+3739,"ysyxSoCFull asic cpu cpu execute io_ex2mem_ctrl_writeCSREn", false,-1);
        tracep->declQuad(c+3740,"ysyxSoCFull asic cpu cpu execute io_ex2mem_mem_addr", false,-1, 63,0);
        tracep->declQuad(c+3742,"ysyxSoCFull asic cpu cpu execute io_ex2mem_mem_data", false,-1, 63,0);
        tracep->declBus(c+3744,"ysyxSoCFull asic cpu cpu execute io_ex2mem_csr_id", false,-1, 11,0);
        tracep->declQuad(c+3745,"ysyxSoCFull asic cpu cpu execute io_ex2mem_csr_d", false,-1, 63,0);
        tracep->declBus(c+3671,"ysyxSoCFull asic cpu cpu execute io_ex2mem_dst", false,-1, 4,0);
        tracep->declQuad(c+3672,"ysyxSoCFull asic cpu cpu execute io_ex2mem_dst_d", false,-1, 63,0);
        tracep->declBus(c+3747,"ysyxSoCFull asic cpu cpu execute io_ex2mem_rcsr_id", false,-1, 11,0);
        tracep->declBus(c+3748,"ysyxSoCFull asic cpu cpu execute io_ex2mem_special", false,-1, 1,0);
        tracep->declBus(c+3749,"ysyxSoCFull asic cpu cpu execute io_ex2mem_indi", false,-1, 1,0);
        tracep->declBit(c+3750,"ysyxSoCFull asic cpu cpu execute io_ex2mem_drop", false,-1);
        tracep->declBit(c+3751,"ysyxSoCFull asic cpu cpu execute io_ex2mem_stall", false,-1);
        tracep->declBit(c+3752,"ysyxSoCFull asic cpu cpu execute io_ex2mem_recov", false,-1);
        tracep->declBit(c+3753,"ysyxSoCFull asic cpu cpu execute io_ex2mem_valid", false,-1);
        tracep->declBit(c+3754,"ysyxSoCFull asic cpu cpu execute io_ex2mem_ready", false,-1);
        tracep->declBus(c+3671,"ysyxSoCFull asic cpu cpu execute io_d_ex_id", false,-1, 4,0);
        tracep->declQuad(c+3672,"ysyxSoCFull asic cpu cpu execute io_d_ex_data", false,-1, 63,0);
        tracep->declBus(c+3674,"ysyxSoCFull asic cpu cpu execute io_d_ex_state", false,-1, 1,0);
        tracep->declQuad(c+3576,"ysyxSoCFull asic cpu cpu execute io_ex2if_seq_pc", false,-1, 63,0);
        tracep->declBit(c+3578,"ysyxSoCFull asic cpu cpu execute io_ex2if_valid", false,-1);
        tracep->declQuad(c+3566,"ysyxSoCFull asic cpu cpu execute io_updateNextPc_seq_pc", false,-1, 63,0);
        tracep->declBit(c+3568,"ysyxSoCFull asic cpu cpu execute io_updateNextPc_valid", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic cpu cpu execute alu_clock", false,-1);
        tracep->declBit(c+18986,"ysyxSoCFull asic cpu cpu execute alu_reset", false,-1);
        tracep->declBus(c+3698,"ysyxSoCFull asic cpu cpu execute alu_io_alu_op", false,-1, 4,0);
        tracep->declQuad(c+4076,"ysyxSoCFull asic cpu cpu execute alu_io_val1", false,-1, 63,0);
        tracep->declQuad(c+4078,"ysyxSoCFull asic cpu cpu execute alu_io_val2", false,-1, 63,0);
        tracep->declBit(c+4080,"ysyxSoCFull asic cpu cpu execute alu_io_alu64", false,-1);
        tracep->declBit(c+4081,"ysyxSoCFull asic cpu cpu execute alu_io_en", false,-1);
        tracep->declQuad(c+4082,"ysyxSoCFull asic cpu cpu execute alu_io_out", false,-1, 63,0);
        tracep->declBit(c+4084,"ysyxSoCFull asic cpu cpu execute alu_io_valid", false,-1);
        tracep->declQuad(c+4085,"ysyxSoCFull asic cpu cpu execute branchAlu_io_val1", false,-1, 63,0);
        tracep->declQuad(c+4087,"ysyxSoCFull asic cpu cpu execute branchAlu_io_val2", false,-1, 63,0);
        tracep->declBus(c+3703,"ysyxSoCFull asic cpu cpu execute branchAlu_io_brType", false,-1, 2,0);
        tracep->declBit(c+4089,"ysyxSoCFull asic cpu cpu execute branchAlu_io_is_jmp", false,-1);
        tracep->declBit(c+4090,"ysyxSoCFull asic cpu cpu execute drop_r", false,-1);
        tracep->declBit(c+4091,"ysyxSoCFull asic cpu cpu execute stall_r", false,-1);
        tracep->declBit(c+4092,"ysyxSoCFull asic cpu cpu execute drop_in", false,-1);
        tracep->declBus(c+3726,"ysyxSoCFull asic cpu cpu execute inst_r", false,-1, 31,0);
        tracep->declQuad(c+3727,"ysyxSoCFull asic cpu cpu execute pc_r", false,-1, 63,0);
        tracep->declQuad(c+3729,"ysyxSoCFull asic cpu cpu execute excep_r_cause", false,-1, 63,0);
        tracep->declQuad(c+3731,"ysyxSoCFull asic cpu cpu execute excep_r_tval", false,-1, 63,0);
        tracep->declBit(c+3733,"ysyxSoCFull asic cpu cpu execute excep_r_en", false,-1);
        tracep->declQuad(c+3734,"ysyxSoCFull asic cpu cpu execute excep_r_pc", false,-1, 63,0);
        tracep->declBus(c+3736,"ysyxSoCFull asic cpu cpu execute excep_r_etype", false,-1, 1,0);
        tracep->declBus(c+3737,"ysyxSoCFull asic cpu cpu execute ctrl_r_dcMode", false,-1, 4,0);
        tracep->declBit(c+3738,"ysyxSoCFull asic cpu cpu execute ctrl_r_writeRegEn", false,-1);
        tracep->declBit(c+3739,"ysyxSoCFull asic cpu cpu execute ctrl_r_writeCSREn", false,-1);
        tracep->declQuad(c+3740,"ysyxSoCFull asic cpu cpu execute mem_addr_r", false,-1, 63,0);
        tracep->declQuad(c+3742,"ysyxSoCFull asic cpu cpu execute mem_data_r", false,-1, 63,0);
        tracep->declBus(c+3744,"ysyxSoCFull asic cpu cpu execute csr_id_r", false,-1, 11,0);
        tracep->declQuad(c+3745,"ysyxSoCFull asic cpu cpu execute csr_d_r", false,-1, 63,0);
        tracep->declBus(c+3671,"ysyxSoCFull asic cpu cpu execute dst_r", false,-1, 4,0);
        tracep->declQuad(c+3672,"ysyxSoCFull asic cpu cpu execute dst_d_r", false,-1, 63,0);
        tracep->declBus(c+3747,"ysyxSoCFull asic cpu cpu execute rcsr_id_r", false,-1, 11,0);
        tracep->declBus(c+3748,"ysyxSoCFull asic cpu cpu execute special_r", false,-1, 1,0);
        tracep->declBit(c+4093,"ysyxSoCFull asic cpu cpu execute alu64_r", false,-1);
        tracep->declBus(c+3749,"ysyxSoCFull asic cpu cpu execute indi_r", false,-1, 1,0);
        tracep->declQuad(c+4094,"ysyxSoCFull asic cpu cpu execute next_pc_r", false,-1, 63,0);
        tracep->declBit(c+3752,"ysyxSoCFull asic cpu cpu execute recov_r", false,-1);
        tracep->declBit(c+3753,"ysyxSoCFull asic cpu cpu execute valid_r", false,-1);
        tracep->declBit(c+4096,"ysyxSoCFull asic cpu cpu execute hs_in", false,-1);
        tracep->declBit(c+4097,"ysyxSoCFull asic cpu cpu execute hs_out", false,-1);
        tracep->declBit(c+4080,"ysyxSoCFull asic cpu cpu execute alu64", false,-1);
        tracep->declBit(c+4098,"ysyxSoCFull asic cpu cpu execute signed_dr", false,-1);
        tracep->declBit(c+4099,"ysyxSoCFull asic cpu cpu execute unsigned_dr", false,-1);
        tracep->declBus(c+4100,"ysyxSoCFull asic cpu cpu execute val1_lo", false,-1, 31,0);
        tracep->declBus(c+4101,"ysyxSoCFull asic cpu cpu execute val1_hi", false,-1, 31,0);
        tracep->declBit(c+4102,"ysyxSoCFull asic cpu cpu execute is_shift", false,-1);
        tracep->declBus(c+4103,"ysyxSoCFull asic cpu cpu execute val2_lo", false,-1, 31,0);
        tracep->declBus(c+4104,"ysyxSoCFull asic cpu cpu execute val2_hi", false,-1, 31,0);
        tracep->declBus(c+4105,"ysyxSoCFull asic cpu cpu execute val2_lo_2", false,-1, 4,0);
        tracep->declBit(c+4106,"ysyxSoCFull asic cpu cpu execute cur_alu64", false,-1);
        tracep->declBus(c+4107,"ysyxSoCFull asic cpu cpu execute alu_out_hi", false,-1, 31,0);
        tracep->declBus(c+4108,"ysyxSoCFull asic cpu cpu execute alu_out_lo", false,-1, 31,0);
        tracep->declQuad(c+4109,"ysyxSoCFull asic cpu cpu execute alu_out", false,-1, 63,0);
        tracep->declQuad(c+4111,"ysyxSoCFull asic cpu cpu execute wdata", false,-1, 63,0);
        tracep->declBit(c+4113,"ysyxSoCFull asic cpu cpu execute memAlign_ans", false,-1);
        tracep->declBit(c+4114,"ysyxSoCFull asic cpu cpu execute memAlign", false,-1);
        tracep->declBit(c+4115,"ysyxSoCFull asic cpu cpu execute state", false,-1);
        tracep->declBit(c+4116,"ysyxSoCFull asic cpu cpu execute drop_alu", false,-1);
        tracep->declQuad(c+3576,"ysyxSoCFull asic cpu cpu execute forceJmp_seq_pc", false,-1, 63,0);
        tracep->declBit(c+4117,"ysyxSoCFull asic cpu cpu execute forceJmp_valid", false,-1);
        tracep->declBit(c+4118,"ysyxSoCFull asic cpu cpu execute real_is_target", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic cpu cpu execute alu clock", false,-1);
        tracep->declBit(c+18986,"ysyxSoCFull asic cpu cpu execute alu reset", false,-1);
        tracep->declBus(c+3698,"ysyxSoCFull asic cpu cpu execute alu io_alu_op", false,-1, 4,0);
        tracep->declQuad(c+4076,"ysyxSoCFull asic cpu cpu execute alu io_val1", false,-1, 63,0);
        tracep->declQuad(c+4078,"ysyxSoCFull asic cpu cpu execute alu io_val2", false,-1, 63,0);
        tracep->declBit(c+4080,"ysyxSoCFull asic cpu cpu execute alu io_alu64", false,-1);
        tracep->declBit(c+4081,"ysyxSoCFull asic cpu cpu execute alu io_en", false,-1);
        tracep->declQuad(c+4082,"ysyxSoCFull asic cpu cpu execute alu io_out", false,-1, 63,0);
        tracep->declBit(c+4084,"ysyxSoCFull asic cpu cpu execute alu io_valid", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic cpu cpu execute alu multiplier_clock", false,-1);
        tracep->declBit(c+18986,"ysyxSoCFull asic cpu cpu execute alu multiplier_reset", false,-1);
        tracep->declQuad(c+4076,"ysyxSoCFull asic cpu cpu execute alu multiplier_io_a", false,-1, 63,0);
        tracep->declQuad(c+4078,"ysyxSoCFull asic cpu cpu execute alu multiplier_io_b", false,-1, 63,0);
        tracep->declBus(c+3698,"ysyxSoCFull asic cpu cpu execute alu multiplier_io_aluop", false,-1, 4,0);
        tracep->declBit(c+4119,"ysyxSoCFull asic cpu cpu execute alu multiplier_io_en", false,-1);
        tracep->declQuad(c+4120,"ysyxSoCFull asic cpu cpu execute alu multiplier_io_out", false,-1, 63,0);
        tracep->declBit(c+4122,"ysyxSoCFull asic cpu cpu execute alu multiplier_io_valid", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic cpu cpu execute alu divider_clock", false,-1);
        tracep->declBit(c+18986,"ysyxSoCFull asic cpu cpu execute alu divider_reset", false,-1);
        tracep->declBit(c+4080,"ysyxSoCFull asic cpu cpu execute alu divider_io_alu64", false,-1);
        tracep->declQuad(c+4076,"ysyxSoCFull asic cpu cpu execute alu divider_io_a", false,-1, 63,0);
        tracep->declQuad(c+4078,"ysyxSoCFull asic cpu cpu execute alu divider_io_b", false,-1, 63,0);
        tracep->declBit(c+4123,"ysyxSoCFull asic cpu cpu execute alu divider_io_sign", false,-1);
        tracep->declBit(c+4124,"ysyxSoCFull asic cpu cpu execute alu divider_io_en", false,-1);
        tracep->declQuad(c+4125,"ysyxSoCFull asic cpu cpu execute alu divider_io_qua", false,-1, 63,0);
        tracep->declQuad(c+4127,"ysyxSoCFull asic cpu cpu execute alu divider_io_rem", false,-1, 63,0);
        tracep->declBit(c+4129,"ysyxSoCFull asic cpu cpu execute alu divider_io_valid", false,-1);
        tracep->declBus(c+4130,"ysyxSoCFull asic cpu cpu execute alu pre_aluop", false,-1, 4,0);
        tracep->declBus(c+4131,"ysyxSoCFull asic cpu cpu execute alu state", false,-1, 1,0);
        tracep->declArray(c+4132,"ysyxSoCFull asic cpu cpu execute alu alu_val", false,-1, 126,0);
        tracep->declBit(c+20784,"ysyxSoCFull asic cpu cpu execute alu multiplier clock", false,-1);
        tracep->declBit(c+18986,"ysyxSoCFull asic cpu cpu execute alu multiplier reset", false,-1);
        tracep->declQuad(c+4076,"ysyxSoCFull asic cpu cpu execute alu multiplier io_a", false,-1, 63,0);
        tracep->declQuad(c+4078,"ysyxSoCFull asic cpu cpu execute alu multiplier io_b", false,-1, 63,0);
        tracep->declBus(c+3698,"ysyxSoCFull asic cpu cpu execute alu multiplier io_aluop", false,-1, 4,0);
        tracep->declBit(c+4119,"ysyxSoCFull asic cpu cpu execute alu multiplier io_en", false,-1);
        tracep->declQuad(c+4120,"ysyxSoCFull asic cpu cpu execute alu multiplier io_out", false,-1, 63,0);
        tracep->declBit(c+4122,"ysyxSoCFull asic cpu cpu execute alu multiplier io_valid", false,-1);
        tracep->declQuad(c+4120,"ysyxSoCFull asic cpu cpu execute alu multiplier out_r", false,-1, 63,0);
        tracep->declQuad(c+4136,"ysyxSoCFull asic cpu cpu execute alu multiplier val1", false,-1, 63,0);
        tracep->declQuad(c+4138,"ysyxSoCFull asic cpu cpu execute alu multiplier val2", false,-1, 63,0);
        tracep->declBus(c+4140,"ysyxSoCFull asic cpu cpu execute alu multiplier aluop_r", false,-1, 4,0);
        tracep->declBit(c+4122,"ysyxSoCFull asic cpu cpu execute alu multiplier valid_r", false,-1);
        tracep->declBus(c+4141,"ysyxSoCFull asic cpu cpu execute alu multiplier state", false,-1, 1,0);
        tracep->declBit(c+20784,"ysyxSoCFull asic cpu cpu execute alu divider clock", false,-1);
        tracep->declBit(c+18986,"ysyxSoCFull asic cpu cpu execute alu divider reset", false,-1);
        tracep->declBit(c+4080,"ysyxSoCFull asic cpu cpu execute alu divider io_alu64", false,-1);
        tracep->declQuad(c+4076,"ysyxSoCFull asic cpu cpu execute alu divider io_a", false,-1, 63,0);
        tracep->declQuad(c+4078,"ysyxSoCFull asic cpu cpu execute alu divider io_b", false,-1, 63,0);
        tracep->declBit(c+4123,"ysyxSoCFull asic cpu cpu execute alu divider io_sign", false,-1);
        tracep->declBit(c+4124,"ysyxSoCFull asic cpu cpu execute alu divider io_en", false,-1);
        tracep->declQuad(c+4125,"ysyxSoCFull asic cpu cpu execute alu divider io_qua", false,-1, 63,0);
        tracep->declQuad(c+4127,"ysyxSoCFull asic cpu cpu execute alu divider io_rem", false,-1, 63,0);
        tracep->declBit(c+4129,"ysyxSoCFull asic cpu cpu execute alu divider io_valid", false,-1);
        tracep->declQuad(c+4142,"ysyxSoCFull asic cpu cpu execute alu divider quatient", false,-1, 63,0);
        tracep->declArray(c+4144,"ysyxSoCFull asic cpu cpu execute alu divider val1", false,-1, 127,0);
        tracep->declArray(c+4148,"ysyxSoCFull asic cpu cpu execute alu divider val2", false,-1, 127,0);
        tracep->declBit(c+4152,"ysyxSoCFull asic cpu cpu execute alu divider qua_sign", false,-1);
        tracep->declBit(c+4153,"ysyxSoCFull asic cpu cpu execute alu divider rem_sign", false,-1);
        tracep->declBus(c+4154,"ysyxSoCFull asic cpu cpu execute alu divider iter", false,-1, 6,0);
        tracep->declBit(c+4155,"ysyxSoCFull asic cpu cpu execute alu divider pre_alu64", false,-1);
        tracep->declBus(c+4156,"ysyxSoCFull asic cpu cpu execute alu divider state", false,-1, 1,0);
        tracep->declQuad(c+4157,"ysyxSoCFull asic cpu cpu execute alu divider val1_lo", false,-1, 63,0);
        tracep->declQuad(c+4159,"ysyxSoCFull asic cpu cpu execute alu divider val2_hi", false,-1, 63,0);
        tracep->declQuad(c+4161,"ysyxSoCFull asic cpu cpu execute alu divider quatient_hi", false,-1, 62,0);
        tracep->declQuad(c+4163,"ysyxSoCFull asic cpu cpu execute alu divider sign_qua", false,-1, 63,0);
        tracep->declQuad(c+4165,"ysyxSoCFull asic cpu cpu execute alu divider sign_rem", false,-1, 63,0);
        tracep->declBus(c+4167,"ysyxSoCFull asic cpu cpu execute alu divider io_qua_hi", false,-1, 31,0);
        tracep->declBus(c+4168,"ysyxSoCFull asic cpu cpu execute alu divider io_qua_lo", false,-1, 31,0);
        tracep->declBus(c+4169,"ysyxSoCFull asic cpu cpu execute alu divider io_rem_hi", false,-1, 31,0);
        tracep->declBus(c+4170,"ysyxSoCFull asic cpu cpu execute alu divider io_rem_lo", false,-1, 31,0);
        tracep->declQuad(c+4085,"ysyxSoCFull asic cpu cpu execute branchAlu io_val1", false,-1, 63,0);
        tracep->declQuad(c+4087,"ysyxSoCFull asic cpu cpu execute branchAlu io_val2", false,-1, 63,0);
        tracep->declBus(c+3703,"ysyxSoCFull asic cpu cpu execute branchAlu io_brType", false,-1, 2,0);
        tracep->declBit(c+4089,"ysyxSoCFull asic cpu cpu execute branchAlu io_is_jmp", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic cpu cpu memory clock", false,-1);
        tracep->declBit(c+18986,"ysyxSoCFull asic cpu cpu memory reset", false,-1);
        tracep->declBus(c+3726,"ysyxSoCFull asic cpu cpu memory io_ex2mem_inst", false,-1, 31,0);
        tracep->declQuad(c+3727,"ysyxSoCFull asic cpu cpu memory io_ex2mem_pc", false,-1, 63,0);
        tracep->declQuad(c+3729,"ysyxSoCFull asic cpu cpu memory io_ex2mem_excep_cause", false,-1, 63,0);
        tracep->declQuad(c+3731,"ysyxSoCFull asic cpu cpu memory io_ex2mem_excep_tval", false,-1, 63,0);
        tracep->declBit(c+3733,"ysyxSoCFull asic cpu cpu memory io_ex2mem_excep_en", false,-1);
        tracep->declQuad(c+3734,"ysyxSoCFull asic cpu cpu memory io_ex2mem_excep_pc", false,-1, 63,0);
        tracep->declBus(c+3736,"ysyxSoCFull asic cpu cpu memory io_ex2mem_excep_etype", false,-1, 1,0);
        tracep->declBus(c+3737,"ysyxSoCFull asic cpu cpu memory io_ex2mem_ctrl_dcMode", false,-1, 4,0);
        tracep->declBit(c+3738,"ysyxSoCFull asic cpu cpu memory io_ex2mem_ctrl_writeRegEn", false,-1);
        tracep->declBit(c+3739,"ysyxSoCFull asic cpu cpu memory io_ex2mem_ctrl_writeCSREn", false,-1);
        tracep->declQuad(c+3740,"ysyxSoCFull asic cpu cpu memory io_ex2mem_mem_addr", false,-1, 63,0);
        tracep->declQuad(c+3742,"ysyxSoCFull asic cpu cpu memory io_ex2mem_mem_data", false,-1, 63,0);
        tracep->declBus(c+3744,"ysyxSoCFull asic cpu cpu memory io_ex2mem_csr_id", false,-1, 11,0);
        tracep->declQuad(c+3745,"ysyxSoCFull asic cpu cpu memory io_ex2mem_csr_d", false,-1, 63,0);
        tracep->declBus(c+3671,"ysyxSoCFull asic cpu cpu memory io_ex2mem_dst", false,-1, 4,0);
        tracep->declQuad(c+3672,"ysyxSoCFull asic cpu cpu memory io_ex2mem_dst_d", false,-1, 63,0);
        tracep->declBus(c+3747,"ysyxSoCFull asic cpu cpu memory io_ex2mem_rcsr_id", false,-1, 11,0);
        tracep->declBus(c+3748,"ysyxSoCFull asic cpu cpu memory io_ex2mem_special", false,-1, 1,0);
        tracep->declBus(c+3749,"ysyxSoCFull asic cpu cpu memory io_ex2mem_indi", false,-1, 1,0);
        tracep->declBit(c+3750,"ysyxSoCFull asic cpu cpu memory io_ex2mem_drop", false,-1);
        tracep->declBit(c+3751,"ysyxSoCFull asic cpu cpu memory io_ex2mem_stall", false,-1);
        tracep->declBit(c+3752,"ysyxSoCFull asic cpu cpu memory io_ex2mem_recov", false,-1);
        tracep->declBit(c+3753,"ysyxSoCFull asic cpu cpu memory io_ex2mem_valid", false,-1);
        tracep->declBit(c+3754,"ysyxSoCFull asic cpu cpu memory io_ex2mem_ready", false,-1);
        tracep->declBus(c+3755,"ysyxSoCFull asic cpu cpu memory io_mem2rb_inst", false,-1, 31,0);
        tracep->declQuad(c+3756,"ysyxSoCFull asic cpu cpu memory io_mem2rb_pc", false,-1, 63,0);
        tracep->declQuad(c+3758,"ysyxSoCFull asic cpu cpu memory io_mem2rb_excep_cause", false,-1, 63,0);
        tracep->declQuad(c+3760,"ysyxSoCFull asic cpu cpu memory io_mem2rb_excep_tval", false,-1, 63,0);
        tracep->declBit(c+3762,"ysyxSoCFull asic cpu cpu memory io_mem2rb_excep_en", false,-1);
        tracep->declQuad(c+3763,"ysyxSoCFull asic cpu cpu memory io_mem2rb_excep_pc", false,-1, 63,0);
        tracep->declBus(c+3765,"ysyxSoCFull asic cpu cpu memory io_mem2rb_excep_etype", false,-1, 1,0);
        tracep->declBus(c+3766,"ysyxSoCFull asic cpu cpu memory io_mem2rb_csr_id", false,-1, 11,0);
        tracep->declQuad(c+3767,"ysyxSoCFull asic cpu cpu memory io_mem2rb_csr_d", false,-1, 63,0);
        tracep->declBit(c+3769,"ysyxSoCFull asic cpu cpu memory io_mem2rb_csr_en", false,-1);
        tracep->declBus(c+3683,"ysyxSoCFull asic cpu cpu memory io_mem2rb_dst", false,-1, 4,0);
        tracep->declQuad(c+3684,"ysyxSoCFull asic cpu cpu memory io_mem2rb_dst_d", false,-1, 63,0);
        tracep->declBit(c+3770,"ysyxSoCFull asic cpu cpu memory io_mem2rb_dst_en", false,-1);
        tracep->declBus(c+3771,"ysyxSoCFull asic cpu cpu memory io_mem2rb_rcsr_id", false,-1, 11,0);
        tracep->declBus(c+3772,"ysyxSoCFull asic cpu cpu memory io_mem2rb_special", false,-1, 1,0);
        tracep->declBit(c+3773,"ysyxSoCFull asic cpu cpu memory io_mem2rb_is_mmio", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic cpu cpu memory io_mem2rb_drop", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic cpu cpu memory io_mem2rb_stall", false,-1);
        tracep->declBit(c+3774,"ysyxSoCFull asic cpu cpu memory io_mem2rb_recov", false,-1);
        tracep->declBit(c+3775,"ysyxSoCFull asic cpu cpu memory io_mem2rb_valid", false,-1);
        tracep->declBit(c+3775,"ysyxSoCFull asic cpu cpu memory io_mem2rb_ready", false,-1);
        tracep->declBus(c+3776,"ysyxSoCFull asic cpu cpu memory io_dataRW_addr", false,-1, 31,0);
        tracep->declQuad(c+3777,"ysyxSoCFull asic cpu cpu memory io_dataRW_rdata", false,-1, 63,0);
        tracep->declBit(c+3779,"ysyxSoCFull asic cpu cpu memory io_dataRW_rvalid", false,-1);
        tracep->declQuad(c+3780,"ysyxSoCFull asic cpu cpu memory io_dataRW_wdata", false,-1, 63,0);
        tracep->declBus(c+3782,"ysyxSoCFull asic cpu cpu memory io_dataRW_dc_mode", false,-1, 4,0);
        tracep->declBus(c+3783,"ysyxSoCFull asic cpu cpu memory io_dataRW_amo", false,-1, 4,0);
        tracep->declBit(c+3784,"ysyxSoCFull asic cpu cpu memory io_dataRW_ready", false,-1);
        tracep->declQuad(c+3785,"ysyxSoCFull asic cpu cpu memory io_va2pa_vaddr", false,-1, 63,0);
        tracep->declBit(c+3787,"ysyxSoCFull asic cpu cpu memory io_va2pa_vvalid", false,-1);
        tracep->declBus(c+3788,"ysyxSoCFull asic cpu cpu memory io_va2pa_m_type", false,-1, 1,0);
        tracep->declBus(c+3789,"ysyxSoCFull asic cpu cpu memory io_va2pa_paddr", false,-1, 31,0);
        tracep->declBit(c+3790,"ysyxSoCFull asic cpu cpu memory io_va2pa_pvalid", false,-1);
        tracep->declQuad(c+3791,"ysyxSoCFull asic cpu cpu memory io_va2pa_tlb_excep_cause", false,-1, 63,0);
        tracep->declQuad(c+3793,"ysyxSoCFull asic cpu cpu memory io_va2pa_tlb_excep_tval", false,-1, 63,0);
        tracep->declBit(c+3795,"ysyxSoCFull asic cpu cpu memory io_va2pa_tlb_excep_en", false,-1);
        tracep->declBus(c+3675,"ysyxSoCFull asic cpu cpu memory io_d_mem1_id", false,-1, 4,0);
        tracep->declQuad(c+3676,"ysyxSoCFull asic cpu cpu memory io_d_mem1_data", false,-1, 63,0);
        tracep->declBus(c+3678,"ysyxSoCFull asic cpu cpu memory io_d_mem1_state", false,-1, 1,0);
        tracep->declBus(c+3679,"ysyxSoCFull asic cpu cpu memory io_d_mem2_id", false,-1, 4,0);
        tracep->declQuad(c+3680,"ysyxSoCFull asic cpu cpu memory io_d_mem2_data", false,-1, 63,0);
        tracep->declBus(c+3682,"ysyxSoCFull asic cpu cpu memory io_d_mem2_state", false,-1, 1,0);
        tracep->declBus(c+3683,"ysyxSoCFull asic cpu cpu memory io_d_mem3_id", false,-1, 4,0);
        tracep->declQuad(c+3684,"ysyxSoCFull asic cpu cpu memory io_d_mem3_data", false,-1, 63,0);
        tracep->declBus(c+3686,"ysyxSoCFull asic cpu cpu memory io_d_mem3_state", false,-1, 1,0);
        tracep->declBit(c+3750,"ysyxSoCFull asic cpu cpu memory drop2_r", false,-1);
        tracep->declBit(c+3751,"ysyxSoCFull asic cpu cpu memory stall2_r", false,-1);
        tracep->declBit(c+3750,"ysyxSoCFull asic cpu cpu memory drop2_in", false,-1);
        tracep->declBus(c+4171,"ysyxSoCFull asic cpu cpu memory inst1_r", false,-1, 31,0);
        tracep->declQuad(c+4172,"ysyxSoCFull asic cpu cpu memory pc1_r", false,-1, 63,0);
        tracep->declQuad(c+4174,"ysyxSoCFull asic cpu cpu memory excep1_r_cause", false,-1, 63,0);
        tracep->declQuad(c+4176,"ysyxSoCFull asic cpu cpu memory excep1_r_tval", false,-1, 63,0);
        tracep->declBit(c+4178,"ysyxSoCFull asic cpu cpu memory excep1_r_en", false,-1);
        tracep->declQuad(c+4179,"ysyxSoCFull asic cpu cpu memory excep1_r_pc", false,-1, 63,0);
        tracep->declBus(c+4181,"ysyxSoCFull asic cpu cpu memory excep1_r_etype", false,-1, 1,0);
        tracep->declBus(c+4182,"ysyxSoCFull asic cpu cpu memory ctrl1_r_dcMode", false,-1, 4,0);
        tracep->declQuad(c+4183,"ysyxSoCFull asic cpu cpu memory mem_addr1_r", false,-1, 63,0);
        tracep->declQuad(c+4185,"ysyxSoCFull asic cpu cpu memory mem_data1_r", false,-1, 63,0);
        tracep->declBus(c+3675,"ysyxSoCFull asic cpu cpu memory dst1_r", false,-1, 4,0);
        tracep->declQuad(c+3676,"ysyxSoCFull asic cpu cpu memory dst_d1_r", false,-1, 63,0);
        tracep->declBit(c+4187,"ysyxSoCFull asic cpu cpu memory dst_en1_r", false,-1);
        tracep->declBus(c+4188,"ysyxSoCFull asic cpu cpu memory csr_id1_r", false,-1, 11,0);
        tracep->declQuad(c+4189,"ysyxSoCFull asic cpu cpu memory csr_d1_r", false,-1, 63,0);
        tracep->declBit(c+4191,"ysyxSoCFull asic cpu cpu memory csr_en1_r", false,-1);
        tracep->declBus(c+4192,"ysyxSoCFull asic cpu cpu memory rcsr_id1_r", false,-1, 11,0);
        tracep->declBus(c+4193,"ysyxSoCFull asic cpu cpu memory special1_r", false,-1, 1,0);
        tracep->declBus(c+4194,"ysyxSoCFull asic cpu cpu memory indi1_r", false,-1, 1,0);
        tracep->declBit(c+4195,"ysyxSoCFull asic cpu cpu memory recov1_r", false,-1);
        tracep->declBit(c+4196,"ysyxSoCFull asic cpu cpu memory valid1_r", false,-1);
        tracep->declBit(c+4197,"ysyxSoCFull asic cpu cpu memory is_tlb_r", false,-1);
        tracep->declBit(c+4198,"ysyxSoCFull asic cpu cpu memory drop_tlb", false,-1);
        tracep->declBit(c+4199,"ysyxSoCFull asic cpu cpu memory hs_in", false,-1);
        tracep->declBit(c+4200,"ysyxSoCFull asic cpu cpu memory access_tlb", false,-1);
        tracep->declBit(c+4201,"ysyxSoCFull asic cpu cpu memory valid2_r", false,-1);
        tracep->declBit(c+3775,"ysyxSoCFull asic cpu cpu memory valid3_r", false,-1);
        tracep->declBus(c+4202,"ysyxSoCFull asic cpu cpu memory ctrl2_r_dcMode", false,-1, 4,0);
        tracep->declBit(c+4203,"ysyxSoCFull asic cpu cpu memory is_dc_r", false,-1);
        tracep->declBit(c+4204,"ysyxSoCFull asic cpu cpu memory drop_dc", false,-1);
        tracep->declBit(c+4205,"ysyxSoCFull asic cpu cpu memory dc_valid3", false,-1);
        tracep->declBit(c+4206,"ysyxSoCFull asic cpu cpu memory hs2", false,-1);
        tracep->declBit(c+4207,"ysyxSoCFull asic cpu cpu memory inp_tlb_valid2", false,-1);
        tracep->declBit(c+4208,"ysyxSoCFull asic cpu cpu memory tlb_valid2", false,-1);
        tracep->declBit(c+4209,"ysyxSoCFull asic cpu cpu memory hs1", false,-1);
        tracep->declBus(c+4210,"ysyxSoCFull asic cpu cpu memory inst2_r", false,-1, 31,0);
        tracep->declQuad(c+4211,"ysyxSoCFull asic cpu cpu memory pc2_r", false,-1, 63,0);
        tracep->declQuad(c+4213,"ysyxSoCFull asic cpu cpu memory excep2_r_cause", false,-1, 63,0);
        tracep->declQuad(c+4215,"ysyxSoCFull asic cpu cpu memory excep2_r_tval", false,-1, 63,0);
        tracep->declBit(c+4217,"ysyxSoCFull asic cpu cpu memory excep2_r_en", false,-1);
        tracep->declQuad(c+4218,"ysyxSoCFull asic cpu cpu memory excep2_r_pc", false,-1, 63,0);
        tracep->declBus(c+4220,"ysyxSoCFull asic cpu cpu memory excep2_r_etype", false,-1, 1,0);
        tracep->declQuad(c+4221,"ysyxSoCFull asic cpu cpu memory mem_data2_r", false,-1, 63,0);
        tracep->declBus(c+3679,"ysyxSoCFull asic cpu cpu memory dst2_r", false,-1, 4,0);
        tracep->declQuad(c+3680,"ysyxSoCFull asic cpu cpu memory dst_d2_r", false,-1, 63,0);
        tracep->declBit(c+4223,"ysyxSoCFull asic cpu cpu memory dst_en2_r", false,-1);
        tracep->declBus(c+4224,"ysyxSoCFull asic cpu cpu memory csr_id2_r", false,-1, 11,0);
        tracep->declQuad(c+4225,"ysyxSoCFull asic cpu cpu memory csr_d2_r", false,-1, 63,0);
        tracep->declBit(c+4227,"ysyxSoCFull asic cpu cpu memory csr_en2_r", false,-1);
        tracep->declBus(c+4228,"ysyxSoCFull asic cpu cpu memory rcsr_id2_r", false,-1, 11,0);
        tracep->declBus(c+4229,"ysyxSoCFull asic cpu cpu memory special2_r", false,-1, 1,0);
        tracep->declBus(c+4230,"ysyxSoCFull asic cpu cpu memory paddr2_r", false,-1, 31,0);
        tracep->declBit(c+4231,"ysyxSoCFull asic cpu cpu memory recov2_r", false,-1);
        tracep->declBit(c+4232,"ysyxSoCFull asic cpu cpu memory dc_hs_r", false,-1);
        tracep->declBus(c+4233,"ysyxSoCFull asic cpu cpu memory lr_addr_r", false,-1, 31,0);
        tracep->declBit(c+4234,"ysyxSoCFull asic cpu cpu memory lr_valid_r", false,-1);
        tracep->declBit(c+4235,"ysyxSoCFull asic cpu cpu memory stage2_is_excep", false,-1);
        tracep->declBit(c+4236,"ysyxSoCFull asic cpu cpu memory sc_valid", false,-1);
        tracep->declBit(c+4237,"ysyxSoCFull asic cpu cpu memory dc_hs", false,-1);
        tracep->declBus(c+3755,"ysyxSoCFull asic cpu cpu memory inst3_r", false,-1, 31,0);
        tracep->declQuad(c+3756,"ysyxSoCFull asic cpu cpu memory pc3_r", false,-1, 63,0);
        tracep->declQuad(c+3758,"ysyxSoCFull asic cpu cpu memory excep3_r_cause", false,-1, 63,0);
        tracep->declQuad(c+3760,"ysyxSoCFull asic cpu cpu memory excep3_r_tval", false,-1, 63,0);
        tracep->declBit(c+3762,"ysyxSoCFull asic cpu cpu memory excep3_r_en", false,-1);
        tracep->declQuad(c+3763,"ysyxSoCFull asic cpu cpu memory excep3_r_pc", false,-1, 63,0);
        tracep->declBus(c+3765,"ysyxSoCFull asic cpu cpu memory excep3_r_etype", false,-1, 1,0);
        tracep->declBus(c+3683,"ysyxSoCFull asic cpu cpu memory dst3_r", false,-1, 4,0);
        tracep->declQuad(c+3684,"ysyxSoCFull asic cpu cpu memory dst_d3_r", false,-1, 63,0);
        tracep->declBit(c+3770,"ysyxSoCFull asic cpu cpu memory dst_en3_r", false,-1);
        tracep->declBus(c+3766,"ysyxSoCFull asic cpu cpu memory csr_id3_r", false,-1, 11,0);
        tracep->declQuad(c+3767,"ysyxSoCFull asic cpu cpu memory csr_d3_r", false,-1, 63,0);
        tracep->declBit(c+3769,"ysyxSoCFull asic cpu cpu memory csr_en3_r", false,-1);
        tracep->declBus(c+3771,"ysyxSoCFull asic cpu cpu memory rcsr_id3_r", false,-1, 11,0);
        tracep->declBus(c+3772,"ysyxSoCFull asic cpu cpu memory special3_r", false,-1, 1,0);
        tracep->declBit(c+3773,"ysyxSoCFull asic cpu cpu memory is_mmio_r", false,-1);
        tracep->declBit(c+3774,"ysyxSoCFull asic cpu cpu memory recov3_r", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic cpu cpu writeback clock", false,-1);
        tracep->declBit(c+18986,"ysyxSoCFull asic cpu cpu writeback reset", false,-1);
        tracep->declBus(c+3755,"ysyxSoCFull asic cpu cpu writeback io_mem2rb_inst", false,-1, 31,0);
        tracep->declQuad(c+3756,"ysyxSoCFull asic cpu cpu writeback io_mem2rb_pc", false,-1, 63,0);
        tracep->declQuad(c+3758,"ysyxSoCFull asic cpu cpu writeback io_mem2rb_excep_cause", false,-1, 63,0);
        tracep->declQuad(c+3760,"ysyxSoCFull asic cpu cpu writeback io_mem2rb_excep_tval", false,-1, 63,0);
        tracep->declBit(c+3762,"ysyxSoCFull asic cpu cpu writeback io_mem2rb_excep_en", false,-1);
        tracep->declQuad(c+3763,"ysyxSoCFull asic cpu cpu writeback io_mem2rb_excep_pc", false,-1, 63,0);
        tracep->declBus(c+3765,"ysyxSoCFull asic cpu cpu writeback io_mem2rb_excep_etype", false,-1, 1,0);
        tracep->declBus(c+3766,"ysyxSoCFull asic cpu cpu writeback io_mem2rb_csr_id", false,-1, 11,0);
        tracep->declQuad(c+3767,"ysyxSoCFull asic cpu cpu writeback io_mem2rb_csr_d", false,-1, 63,0);
        tracep->declBit(c+3769,"ysyxSoCFull asic cpu cpu writeback io_mem2rb_csr_en", false,-1);
        tracep->declBus(c+3683,"ysyxSoCFull asic cpu cpu writeback io_mem2rb_dst", false,-1, 4,0);
        tracep->declQuad(c+3684,"ysyxSoCFull asic cpu cpu writeback io_mem2rb_dst_d", false,-1, 63,0);
        tracep->declBit(c+3770,"ysyxSoCFull asic cpu cpu writeback io_mem2rb_dst_en", false,-1);
        tracep->declBus(c+3771,"ysyxSoCFull asic cpu cpu writeback io_mem2rb_rcsr_id", false,-1, 11,0);
        tracep->declBus(c+3772,"ysyxSoCFull asic cpu cpu writeback io_mem2rb_special", false,-1, 1,0);
        tracep->declBit(c+3773,"ysyxSoCFull asic cpu cpu writeback io_mem2rb_is_mmio", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic cpu cpu writeback io_mem2rb_drop", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic cpu cpu writeback io_mem2rb_stall", false,-1);
        tracep->declBit(c+3774,"ysyxSoCFull asic cpu cpu writeback io_mem2rb_recov", false,-1);
        tracep->declBit(c+3775,"ysyxSoCFull asic cpu cpu writeback io_mem2rb_valid", false,-1);
        tracep->declBit(c+3775,"ysyxSoCFull asic cpu cpu writeback io_mem2rb_ready", false,-1);
        tracep->declBus(c+3683,"ysyxSoCFull asic cpu cpu writeback io_wReg_id", false,-1, 4,0);
        tracep->declQuad(c+3684,"ysyxSoCFull asic cpu cpu writeback io_wReg_data", false,-1, 63,0);
        tracep->declBit(c+3796,"ysyxSoCFull asic cpu cpu writeback io_wReg_en", false,-1);
        tracep->declBus(c+3766,"ysyxSoCFull asic cpu cpu writeback io_wCsr_id", false,-1, 11,0);
        tracep->declQuad(c+3767,"ysyxSoCFull asic cpu cpu writeback io_wCsr_data", false,-1, 63,0);
        tracep->declBit(c+3797,"ysyxSoCFull asic cpu cpu writeback io_wCsr_en", false,-1);
        tracep->declQuad(c+3758,"ysyxSoCFull asic cpu cpu writeback io_excep_cause", false,-1, 63,0);
        tracep->declQuad(c+3760,"ysyxSoCFull asic cpu cpu writeback io_excep_tval", false,-1, 63,0);
        tracep->declBit(c+3798,"ysyxSoCFull asic cpu cpu writeback io_excep_en", false,-1);
        tracep->declQuad(c+3763,"ysyxSoCFull asic cpu cpu writeback io_excep_pc", false,-1, 63,0);
        tracep->declBus(c+3765,"ysyxSoCFull asic cpu cpu writeback io_excep_etype", false,-1, 1,0);
        tracep->declQuad(c+3569,"ysyxSoCFull asic cpu cpu writeback io_wb2if_seq_pc", false,-1, 63,0);
        tracep->declBit(c+3571,"ysyxSoCFull asic cpu cpu writeback io_wb2if_valid", false,-1);
        tracep->declBit(c+3572,"ysyxSoCFull asic cpu cpu writeback io_recov", false,-1);
        tracep->declBit(c+3799,"ysyxSoCFull asic cpu cpu writeback io_flush_tlb", false,-1);
        tracep->declBit(c+3800,"ysyxSoCFull asic cpu cpu writeback io_flush_cache", false,-1);
        tracep->declBit(c+3572,"ysyxSoCFull asic cpu cpu writeback recov_r", false,-1);
        tracep->declQuad(c+3569,"ysyxSoCFull asic cpu cpu writeback forceJmp_seq_pc", false,-1, 63,0);
        tracep->declBit(c+3571,"ysyxSoCFull asic cpu cpu writeback forceJmp_valid", false,-1);
        tracep->declBit(c+3799,"ysyxSoCFull asic cpu cpu writeback tlb_r", false,-1);
        tracep->declBit(c+3800,"ysyxSoCFull asic cpu cpu writeback cache_r", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic cpu cpu regs clock", false,-1);
        tracep->declBit(c+18986,"ysyxSoCFull asic cpu cpu regs reset", false,-1);
        tracep->declBus(c+3649,"ysyxSoCFull asic cpu cpu regs io_rs1_id", false,-1, 4,0);
        tracep->declQuad(c+3718,"ysyxSoCFull asic cpu cpu regs io_rs1_data", false,-1, 63,0);
        tracep->declBus(c+3720,"ysyxSoCFull asic cpu cpu regs io_rs2_id", false,-1, 4,0);
        tracep->declQuad(c+3721,"ysyxSoCFull asic cpu cpu regs io_rs2_data", false,-1, 63,0);
        tracep->declBus(c+3683,"ysyxSoCFull asic cpu cpu regs io_dst_id", false,-1, 4,0);
        tracep->declQuad(c+3684,"ysyxSoCFull asic cpu cpu regs io_dst_data", false,-1, 63,0);
        tracep->declBit(c+3796,"ysyxSoCFull asic cpu cpu regs io_dst_en", false,-1);
        tracep->declQuad(c+4238,"ysyxSoCFull asic cpu cpu regs regs_0", false,-1, 63,0);
        tracep->declQuad(c+4240,"ysyxSoCFull asic cpu cpu regs regs_1", false,-1, 63,0);
        tracep->declQuad(c+4242,"ysyxSoCFull asic cpu cpu regs regs_2", false,-1, 63,0);
        tracep->declQuad(c+4244,"ysyxSoCFull asic cpu cpu regs regs_3", false,-1, 63,0);
        tracep->declQuad(c+4246,"ysyxSoCFull asic cpu cpu regs regs_4", false,-1, 63,0);
        tracep->declQuad(c+4248,"ysyxSoCFull asic cpu cpu regs regs_5", false,-1, 63,0);
        tracep->declQuad(c+4250,"ysyxSoCFull asic cpu cpu regs regs_6", false,-1, 63,0);
        tracep->declQuad(c+4252,"ysyxSoCFull asic cpu cpu regs regs_7", false,-1, 63,0);
        tracep->declQuad(c+4254,"ysyxSoCFull asic cpu cpu regs regs_8", false,-1, 63,0);
        tracep->declQuad(c+4256,"ysyxSoCFull asic cpu cpu regs regs_9", false,-1, 63,0);
        tracep->declQuad(c+4258,"ysyxSoCFull asic cpu cpu regs regs_10", false,-1, 63,0);
        tracep->declQuad(c+4260,"ysyxSoCFull asic cpu cpu regs regs_11", false,-1, 63,0);
        tracep->declQuad(c+4262,"ysyxSoCFull asic cpu cpu regs regs_12", false,-1, 63,0);
        tracep->declQuad(c+4264,"ysyxSoCFull asic cpu cpu regs regs_13", false,-1, 63,0);
        tracep->declQuad(c+4266,"ysyxSoCFull asic cpu cpu regs regs_14", false,-1, 63,0);
        tracep->declQuad(c+4268,"ysyxSoCFull asic cpu cpu regs regs_15", false,-1, 63,0);
        tracep->declQuad(c+4270,"ysyxSoCFull asic cpu cpu regs regs_16", false,-1, 63,0);
        tracep->declQuad(c+4272,"ysyxSoCFull asic cpu cpu regs regs_17", false,-1, 63,0);
        tracep->declQuad(c+4274,"ysyxSoCFull asic cpu cpu regs regs_18", false,-1, 63,0);
        tracep->declQuad(c+4276,"ysyxSoCFull asic cpu cpu regs regs_19", false,-1, 63,0);
        tracep->declQuad(c+4278,"ysyxSoCFull asic cpu cpu regs regs_20", false,-1, 63,0);
        tracep->declQuad(c+4280,"ysyxSoCFull asic cpu cpu regs regs_21", false,-1, 63,0);
        tracep->declQuad(c+4282,"ysyxSoCFull asic cpu cpu regs regs_22", false,-1, 63,0);
        tracep->declQuad(c+4284,"ysyxSoCFull asic cpu cpu regs regs_23", false,-1, 63,0);
        tracep->declQuad(c+4286,"ysyxSoCFull asic cpu cpu regs regs_24", false,-1, 63,0);
        tracep->declQuad(c+4288,"ysyxSoCFull asic cpu cpu regs regs_25", false,-1, 63,0);
        tracep->declQuad(c+4290,"ysyxSoCFull asic cpu cpu regs regs_26", false,-1, 63,0);
        tracep->declQuad(c+4292,"ysyxSoCFull asic cpu cpu regs regs_27", false,-1, 63,0);
        tracep->declQuad(c+4294,"ysyxSoCFull asic cpu cpu regs regs_28", false,-1, 63,0);
        tracep->declQuad(c+4296,"ysyxSoCFull asic cpu cpu regs regs_29", false,-1, 63,0);
        tracep->declQuad(c+4298,"ysyxSoCFull asic cpu cpu regs regs_30", false,-1, 63,0);
        tracep->declQuad(c+4300,"ysyxSoCFull asic cpu cpu regs regs_31", false,-1, 63,0);
        tracep->declBit(c+20784,"ysyxSoCFull asic cpu cpu csrs clock", false,-1);
        tracep->declBit(c+18986,"ysyxSoCFull asic cpu cpu csrs reset", false,-1);
        tracep->declBus(c+3653,"ysyxSoCFull asic cpu cpu csrs io_rs_id", false,-1, 11,0);
        tracep->declQuad(c+3723,"ysyxSoCFull asic cpu cpu csrs io_rs_data", false,-1, 63,0);
        tracep->declBit(c+3725,"ysyxSoCFull asic cpu cpu csrs io_rs_is_err", false,-1);
        tracep->declBus(c+3766,"ysyxSoCFull asic cpu cpu csrs io_rd_id", false,-1, 11,0);
        tracep->declQuad(c+3767,"ysyxSoCFull asic cpu cpu csrs io_rd_data", false,-1, 63,0);
        tracep->declBit(c+3797,"ysyxSoCFull asic cpu cpu csrs io_rd_en", false,-1);
        tracep->declQuad(c+3758,"ysyxSoCFull asic cpu cpu csrs io_excep_cause", false,-1, 63,0);
        tracep->declQuad(c+3760,"ysyxSoCFull asic cpu cpu csrs io_excep_tval", false,-1, 63,0);
        tracep->declBit(c+3798,"ysyxSoCFull asic cpu cpu csrs io_excep_en", false,-1);
        tracep->declQuad(c+3763,"ysyxSoCFull asic cpu cpu csrs io_excep_pc", false,-1, 63,0);
        tracep->declBus(c+3765,"ysyxSoCFull asic cpu cpu csrs io_excep_etype", false,-1, 1,0);
        tracep->declBus(c+3631,"ysyxSoCFull asic cpu cpu csrs io_mmuState_priv", false,-1, 1,0);
        tracep->declQuad(c+3801,"ysyxSoCFull asic cpu cpu csrs io_mmuState_mstatus", false,-1, 63,0);
        tracep->declQuad(c+3803,"ysyxSoCFull asic cpu cpu csrs io_mmuState_satp", false,-1, 63,0);
        tracep->declBus(c+3631,"ysyxSoCFull asic cpu cpu csrs io_idState_priv", false,-1, 1,0);
        tracep->declQuad(c+3566,"ysyxSoCFull asic cpu cpu csrs io_reg2if_seq_pc", false,-1, 63,0);
        tracep->declBit(c+3568,"ysyxSoCFull asic cpu cpu csrs io_reg2if_valid", false,-1);
        tracep->declBit(c+3573,"ysyxSoCFull asic cpu cpu csrs io_intr_out_en", false,-1);
        tracep->declQuad(c+3574,"ysyxSoCFull asic cpu cpu csrs io_intr_out_cause", false,-1, 63,0);
        tracep->declBit(c+3805,"ysyxSoCFull asic cpu cpu csrs io_clint_raise", false,-1);
        tracep->declBit(c+3806,"ysyxSoCFull asic cpu cpu csrs io_clint_clear", false,-1);
        tracep->declBit(c+3807,"ysyxSoCFull asic cpu cpu csrs io_plic_m_raise", false,-1);
        tracep->declBit(c+3808,"ysyxSoCFull asic cpu cpu csrs io_plic_m_clear", false,-1);
        tracep->declBit(c+3809,"ysyxSoCFull asic cpu cpu csrs io_plic_s_raise", false,-1);
        tracep->declBit(c+3808,"ysyxSoCFull asic cpu cpu csrs io_plic_s_clear", false,-1);
        tracep->declQuad(c+3566,"ysyxSoCFull asic cpu cpu csrs io_updateNextPc_seq_pc", false,-1, 63,0);
        tracep->declBit(c+3568,"ysyxSoCFull asic cpu cpu csrs io_updateNextPc_valid", false,-1);
        tracep->declBit(c+3810,"ysyxSoCFull asic cpu cpu csrs io_intr_msip_raise", false,-1);
        tracep->declBit(c+3811,"ysyxSoCFull asic cpu cpu csrs io_intr_msip_clear", false,-1);
        tracep->declBus(c+3631,"ysyxSoCFull asic cpu cpu csrs priv", false,-1, 1,0);
        tracep->declQuad(c+4302,"ysyxSoCFull asic cpu cpu csrs misa", false,-1, 63,0);
        tracep->declQuad(c+3801,"ysyxSoCFull asic cpu cpu csrs mstatus", false,-1, 63,0);
        tracep->declQuad(c+4304,"ysyxSoCFull asic cpu cpu csrs mepc", false,-1, 63,0);
        tracep->declQuad(c+4306,"ysyxSoCFull asic cpu cpu csrs mtval", false,-1, 63,0);
        tracep->declQuad(c+4308,"ysyxSoCFull asic cpu cpu csrs mscratch", false,-1, 63,0);
        tracep->declQuad(c+4310,"ysyxSoCFull asic cpu cpu csrs mcause", false,-1, 63,0);
        tracep->declQuad(c+4312,"ysyxSoCFull asic cpu cpu csrs mtvec", false,-1, 63,0);
        tracep->declQuad(c+4314,"ysyxSoCFull asic cpu cpu csrs mie", false,-1, 63,0);
        tracep->declQuad(c+4316,"ysyxSoCFull asic cpu cpu csrs mip", false,-1, 63,0);
        tracep->declQuad(c+4318,"ysyxSoCFull asic cpu cpu csrs medeleg", false,-1, 63,0);
        tracep->declQuad(c+4320,"ysyxSoCFull asic cpu cpu csrs mideleg", false,-1, 63,0);
        tracep->declBus(c+4322,"ysyxSoCFull asic cpu cpu csrs mcounteren", false,-1, 31,0);
        tracep->declBus(c+4323,"ysyxSoCFull asic cpu cpu csrs scounteren", false,-1, 31,0);
        tracep->declQuad(c+4324,"ysyxSoCFull asic cpu cpu csrs sepc", false,-1, 63,0);
        tracep->declQuad(c+4326,"ysyxSoCFull asic cpu cpu csrs stval", false,-1, 63,0);
        tracep->declQuad(c+4328,"ysyxSoCFull asic cpu cpu csrs sscratch", false,-1, 63,0);
        tracep->declQuad(c+4330,"ysyxSoCFull asic cpu cpu csrs stvec", false,-1, 63,0);
        tracep->declQuad(c+3803,"ysyxSoCFull asic cpu cpu csrs satp", false,-1, 63,0);
        tracep->declQuad(c+4332,"ysyxSoCFull asic cpu cpu csrs scause", false,-1, 63,0);
        tracep->declQuad(c+4334,"ysyxSoCFull asic cpu cpu csrs pmpaddr0", false,-1, 63,0);
        tracep->declQuad(c+4336,"ysyxSoCFull asic cpu cpu csrs pmpaddr1", false,-1, 63,0);
        tracep->declQuad(c+4338,"ysyxSoCFull asic cpu cpu csrs pmpaddr2", false,-1, 63,0);
        tracep->declQuad(c+4340,"ysyxSoCFull asic cpu cpu csrs pmpaddr3", false,-1, 63,0);
        tracep->declQuad(c+4342,"ysyxSoCFull asic cpu cpu csrs uscratch", false,-1, 63,0);
        tracep->declQuad(c+4344,"ysyxSoCFull asic cpu cpu csrs mhartid", false,-1, 63,0);
        tracep->declQuad(c+4346,"ysyxSoCFull asic cpu cpu csrs sstatus", false,-1, 63,0);
        tracep->declQuad(c+3566,"ysyxSoCFull asic cpu cpu csrs forceJmp_seq_pc", false,-1, 63,0);
        tracep->declBit(c+3568,"ysyxSoCFull asic cpu cpu csrs forceJmp_valid", false,-1);
        tracep->declBit(c+4348,"ysyxSoCFull asic cpu cpu csrs priv_lo", false,-1);
        tracep->declQuad(c+4349,"ysyxSoCFull asic cpu cpu csrs new_sstatus_hi_hi_hi", false,-1, 54,0);
        tracep->declBus(c+4351,"ysyxSoCFull asic cpu cpu csrs new_sstatus_hi_lo_hi", false,-1, 1,0);
        tracep->declBus(c+4352,"ysyxSoCFull asic cpu cpu csrs new_sstatus_lo_hi_hi", false,-1, 2,0);
        tracep->declBit(c+4353,"ysyxSoCFull asic cpu cpu csrs new_sstatus_lo_hi_lo", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic cpu cpu csrs new_sstatus_lo_lo", false,-1);
        tracep->declQuad(c+4354,"ysyxSoCFull asic cpu cpu csrs new_sstatus", false,-1, 63,0);
        tracep->declQuad(c+4356,"ysyxSoCFull asic cpu cpu csrs new_mstatus_hi_hi_hi", false,-1, 50,0);
        tracep->declBus(c+4358,"ysyxSoCFull asic cpu cpu csrs new_mstatus_hi_lo_hi", false,-1, 2,0);
        tracep->declBus(c+4359,"ysyxSoCFull asic cpu cpu csrs new_mstatus_lo_hi_hi", false,-1, 2,0);
        tracep->declBit(c+4360,"ysyxSoCFull asic cpu cpu csrs new_mstatus_lo_hi_lo", false,-1);
        tracep->declBus(c+4361,"ysyxSoCFull asic cpu cpu csrs new_mstatus_lo_lo", false,-1, 2,0);
        tracep->declQuad(c+4362,"ysyxSoCFull asic cpu cpu csrs new_mstatus", false,-1, 63,0);
        tracep->declQuad(c+4364,"ysyxSoCFull asic cpu cpu csrs deleg", false,-1, 63,0);
        tracep->declArray(c+4366,"ysyxSoCFull asic cpu cpu csrs seq_pc", false,-1, 66,0);
        tracep->declBit(c+4369,"ysyxSoCFull asic cpu cpu csrs new_sstatus_hi_hi_lo", false,-1);
        tracep->declBit(c+4370,"ysyxSoCFull asic cpu cpu csrs new_sstatus_hi_lo_lo", false,-1);
        tracep->declQuad(c+4371,"ysyxSoCFull asic cpu cpu csrs new_sstatus_1", false,-1, 63,0);
        tracep->declArray(c+4373,"ysyxSoCFull asic cpu cpu csrs seq_pc_1", false,-1, 66,0);
        tracep->declBit(c+4376,"ysyxSoCFull asic cpu cpu csrs new_mstatus_hi_lo_lo", false,-1);
        tracep->declQuad(c+4377,"ysyxSoCFull asic cpu cpu csrs new_mstatus_1", false,-1, 63,0);
        tracep->declBit(c+3573,"ysyxSoCFull asic cpu cpu csrs intr_out_r_en", false,-1);
        tracep->declQuad(c+3574,"ysyxSoCFull asic cpu cpu csrs intr_out_r_cause", false,-1, 63,0);
        tracep->declBit(c+4379,"ysyxSoCFull asic cpu cpu csrs intr_seip", false,-1);
        tracep->declQuad(c+4380,"ysyxSoCFull asic cpu cpu csrs pending_int", false,-1, 63,0);
        tracep->declBit(c+4382,"ysyxSoCFull asic cpu cpu csrs m_enable", false,-1);
        tracep->declQuad(c+4383,"ysyxSoCFull asic cpu cpu csrs enable_int_m", false,-1, 63,0);
        tracep->declBit(c+4385,"ysyxSoCFull asic cpu cpu csrs s_enable", false,-1);
        tracep->declQuad(c+4386,"ysyxSoCFull asic cpu cpu csrs enable_int_s", false,-1, 63,0);
        tracep->declQuad(c+4388,"ysyxSoCFull asic cpu cpu csrs enable_int", false,-1, 63,0);
        tracep->declQuad(c+4390,"ysyxSoCFull asic cpu cpu csrs new_mstatus_2", false,-1, 63,0);
        tracep->declQuad(c+4392,"ysyxSoCFull asic cpu cpu csrs sd", false,-1, 63,0);
        tracep->declQuad(c+4394,"ysyxSoCFull asic cpu cpu csrs new_mstatus_3", false,-1, 63,0);
        tracep->declBus(c+4396,"ysyxSoCFull asic cpu cpu csrs mstatus_hi", false,-1, 1,0);
        tracep->declQuad(c+4397,"ysyxSoCFull asic cpu cpu csrs mstatus_lo", false,-1, 61,0);
        tracep->declBit(c+20784,"ysyxSoCFull asic cpu cpu icache clock", false,-1);
        tracep->declBit(c+18986,"ysyxSoCFull asic cpu cpu icache reset", false,-1);
        tracep->declBit(c+3812,"ysyxSoCFull asic cpu cpu icache io_instAxi_ra_ready", false,-1);
        tracep->declBit(c+3813,"ysyxSoCFull asic cpu cpu icache io_instAxi_ra_valid", false,-1);
        tracep->declBus(c+3814,"ysyxSoCFull asic cpu cpu icache io_instAxi_ra_bits_addr", false,-1, 31,0);
        tracep->declBit(c+19403,"ysyxSoCFull asic cpu cpu icache io_instAxi_rd_valid", false,-1);
        tracep->declQuad(c+19404,"ysyxSoCFull asic cpu cpu icache io_instAxi_rd_bits_data", false,-1, 63,0);
        tracep->declBit(c+19406,"ysyxSoCFull asic cpu cpu icache io_instAxi_rd_bits_last", false,-1);
        tracep->declBus(c+3551,"ysyxSoCFull asic cpu cpu icache io_icRead_addr", false,-1, 31,0);
        tracep->declQuad(c+3815,"ysyxSoCFull asic cpu cpu icache io_icRead_inst", false,-1, 63,0);
        tracep->declBit(c+3817,"ysyxSoCFull asic cpu cpu icache io_icRead_arvalid", false,-1);
        tracep->declBit(c+3818,"ysyxSoCFull asic cpu cpu icache io_icRead_ready", false,-1);
        tracep->declBit(c+3819,"ysyxSoCFull asic cpu cpu icache io_icRead_rvalid", false,-1);
        tracep->declBit(c+3800,"ysyxSoCFull asic cpu cpu icache io_flush", false,-1);
        tracep->declBus(c+3509,"ysyxSoCFull asic cpu cpu icache io_ic2sr0_addr", false,-1, 5,0);
        tracep->declBit(c+3510,"ysyxSoCFull asic cpu cpu icache io_ic2sr0_cen", false,-1);
        tracep->declBit(c+19397,"ysyxSoCFull asic cpu cpu icache io_ic2sr0_wen", false,-1);
        tracep->declArray(c+20832,"ysyxSoCFull asic cpu cpu icache io_ic2sr0_wmask", false,-1, 127,0);
        tracep->declArray(c+19393,"ysyxSoCFull asic cpu cpu icache io_ic2sr0_wdata", false,-1, 127,0);
        tracep->declArray(c+3505,"ysyxSoCFull asic cpu cpu icache io_ic2sr0_rdata", false,-1, 127,0);
        tracep->declBus(c+3509,"ysyxSoCFull asic cpu cpu icache io_ic2sr1_addr", false,-1, 5,0);
        tracep->declBit(c+3515,"ysyxSoCFull asic cpu cpu icache io_ic2sr1_cen", false,-1);
        tracep->declBit(c+19397,"ysyxSoCFull asic cpu cpu icache io_ic2sr1_wen", false,-1);
        tracep->declArray(c+20832,"ysyxSoCFull asic cpu cpu icache io_ic2sr1_wmask", false,-1, 127,0);
        tracep->declArray(c+19393,"ysyxSoCFull asic cpu cpu icache io_ic2sr1_wdata", false,-1, 127,0);
        tracep->declArray(c+3511,"ysyxSoCFull asic cpu cpu icache io_ic2sr1_rdata", false,-1, 127,0);
        tracep->declBus(c+3509,"ysyxSoCFull asic cpu cpu icache io_ic2sr2_addr", false,-1, 5,0);
        tracep->declBit(c+3520,"ysyxSoCFull asic cpu cpu icache io_ic2sr2_cen", false,-1);
        tracep->declBit(c+19397,"ysyxSoCFull asic cpu cpu icache io_ic2sr2_wen", false,-1);
        tracep->declArray(c+20832,"ysyxSoCFull asic cpu cpu icache io_ic2sr2_wmask", false,-1, 127,0);
        tracep->declArray(c+19393,"ysyxSoCFull asic cpu cpu icache io_ic2sr2_wdata", false,-1, 127,0);
        tracep->declArray(c+3516,"ysyxSoCFull asic cpu cpu icache io_ic2sr2_rdata", false,-1, 127,0);
        tracep->declBus(c+3509,"ysyxSoCFull asic cpu cpu icache io_ic2sr3_addr", false,-1, 5,0);
        tracep->declBit(c+3525,"ysyxSoCFull asic cpu cpu icache io_ic2sr3_cen", false,-1);
        tracep->declBit(c+19397,"ysyxSoCFull asic cpu cpu icache io_ic2sr3_wen", false,-1);
        tracep->declArray(c+20832,"ysyxSoCFull asic cpu cpu icache io_ic2sr3_wmask", false,-1, 127,0);
        tracep->declArray(c+19393,"ysyxSoCFull asic cpu cpu icache io_ic2sr3_wdata", false,-1, 127,0);
        tracep->declArray(c+3521,"ysyxSoCFull asic cpu cpu icache io_ic2sr3_rdata", false,-1, 127,0);
        tracep->declBit(c+20784,"ysyxSoCFull asic cpu cpu icache matchWay_prng_clock", false,-1);
        tracep->declBit(c+18986,"ysyxSoCFull asic cpu cpu icache matchWay_prng_reset", false,-1);
        tracep->declBit(c+4399,"ysyxSoCFull asic cpu cpu icache matchWay_prng_io_out_0", false,-1);
        tracep->declBit(c+4400,"ysyxSoCFull asic cpu cpu icache matchWay_prng_io_out_1", false,-1);
        tracep->declBit(c+4401,"ysyxSoCFull asic cpu cpu icache matchWay_prng_io_out_2", false,-1);
        tracep->declBus(c+4402,"ysyxSoCFull asic cpu cpu icache tag_0_0", false,-1, 21,0);
        tracep->declBus(c+4403,"ysyxSoCFull asic cpu cpu icache tag_0_1", false,-1, 21,0);
        tracep->declBus(c+4404,"ysyxSoCFull asic cpu cpu icache tag_0_2", false,-1, 21,0);
        tracep->declBus(c+4405,"ysyxSoCFull asic cpu cpu icache tag_0_3", false,-1, 21,0);
        tracep->declBus(c+4406,"ysyxSoCFull asic cpu cpu icache tag_0_4", false,-1, 21,0);
        tracep->declBus(c+4407,"ysyxSoCFull asic cpu cpu icache tag_0_5", false,-1, 21,0);
        tracep->declBus(c+4408,"ysyxSoCFull asic cpu cpu icache tag_0_6", false,-1, 21,0);
        tracep->declBus(c+4409,"ysyxSoCFull asic cpu cpu icache tag_0_7", false,-1, 21,0);
        tracep->declBus(c+4410,"ysyxSoCFull asic cpu cpu icache tag_0_8", false,-1, 21,0);
        tracep->declBus(c+4411,"ysyxSoCFull asic cpu cpu icache tag_0_9", false,-1, 21,0);
        tracep->declBus(c+4412,"ysyxSoCFull asic cpu cpu icache tag_0_10", false,-1, 21,0);
        tracep->declBus(c+4413,"ysyxSoCFull asic cpu cpu icache tag_0_11", false,-1, 21,0);
        tracep->declBus(c+4414,"ysyxSoCFull asic cpu cpu icache tag_0_12", false,-1, 21,0);
        tracep->declBus(c+4415,"ysyxSoCFull asic cpu cpu icache tag_0_13", false,-1, 21,0);
        tracep->declBus(c+4416,"ysyxSoCFull asic cpu cpu icache tag_0_14", false,-1, 21,0);
        tracep->declBus(c+4417,"ysyxSoCFull asic cpu cpu icache tag_0_15", false,-1, 21,0);
        tracep->declBus(c+4418,"ysyxSoCFull asic cpu cpu icache tag_1_0", false,-1, 21,0);
        tracep->declBus(c+4419,"ysyxSoCFull asic cpu cpu icache tag_1_1", false,-1, 21,0);
        tracep->declBus(c+4420,"ysyxSoCFull asic cpu cpu icache tag_1_2", false,-1, 21,0);
        tracep->declBus(c+4421,"ysyxSoCFull asic cpu cpu icache tag_1_3", false,-1, 21,0);
        tracep->declBus(c+4422,"ysyxSoCFull asic cpu cpu icache tag_1_4", false,-1, 21,0);
        tracep->declBus(c+4423,"ysyxSoCFull asic cpu cpu icache tag_1_5", false,-1, 21,0);
        tracep->declBus(c+4424,"ysyxSoCFull asic cpu cpu icache tag_1_6", false,-1, 21,0);
        tracep->declBus(c+4425,"ysyxSoCFull asic cpu cpu icache tag_1_7", false,-1, 21,0);
        tracep->declBus(c+4426,"ysyxSoCFull asic cpu cpu icache tag_1_8", false,-1, 21,0);
        tracep->declBus(c+4427,"ysyxSoCFull asic cpu cpu icache tag_1_9", false,-1, 21,0);
        tracep->declBus(c+4428,"ysyxSoCFull asic cpu cpu icache tag_1_10", false,-1, 21,0);
        tracep->declBus(c+4429,"ysyxSoCFull asic cpu cpu icache tag_1_11", false,-1, 21,0);
        tracep->declBus(c+4430,"ysyxSoCFull asic cpu cpu icache tag_1_12", false,-1, 21,0);
        tracep->declBus(c+4431,"ysyxSoCFull asic cpu cpu icache tag_1_13", false,-1, 21,0);
        tracep->declBus(c+4432,"ysyxSoCFull asic cpu cpu icache tag_1_14", false,-1, 21,0);
        tracep->declBus(c+4433,"ysyxSoCFull asic cpu cpu icache tag_1_15", false,-1, 21,0);
        tracep->declBus(c+4434,"ysyxSoCFull asic cpu cpu icache tag_2_0", false,-1, 21,0);
        tracep->declBus(c+4435,"ysyxSoCFull asic cpu cpu icache tag_2_1", false,-1, 21,0);
        tracep->declBus(c+4436,"ysyxSoCFull asic cpu cpu icache tag_2_2", false,-1, 21,0);
        tracep->declBus(c+4437,"ysyxSoCFull asic cpu cpu icache tag_2_3", false,-1, 21,0);
        tracep->declBus(c+4438,"ysyxSoCFull asic cpu cpu icache tag_2_4", false,-1, 21,0);
        tracep->declBus(c+4439,"ysyxSoCFull asic cpu cpu icache tag_2_5", false,-1, 21,0);
        tracep->declBus(c+4440,"ysyxSoCFull asic cpu cpu icache tag_2_6", false,-1, 21,0);
        tracep->declBus(c+4441,"ysyxSoCFull asic cpu cpu icache tag_2_7", false,-1, 21,0);
        tracep->declBus(c+4442,"ysyxSoCFull asic cpu cpu icache tag_2_8", false,-1, 21,0);
        tracep->declBus(c+4443,"ysyxSoCFull asic cpu cpu icache tag_2_9", false,-1, 21,0);
        tracep->declBus(c+4444,"ysyxSoCFull asic cpu cpu icache tag_2_10", false,-1, 21,0);
        tracep->declBus(c+4445,"ysyxSoCFull asic cpu cpu icache tag_2_11", false,-1, 21,0);
        tracep->declBus(c+4446,"ysyxSoCFull asic cpu cpu icache tag_2_12", false,-1, 21,0);
        tracep->declBus(c+4447,"ysyxSoCFull asic cpu cpu icache tag_2_13", false,-1, 21,0);
        tracep->declBus(c+4448,"ysyxSoCFull asic cpu cpu icache tag_2_14", false,-1, 21,0);
        tracep->declBus(c+4449,"ysyxSoCFull asic cpu cpu icache tag_2_15", false,-1, 21,0);
        tracep->declBus(c+4450,"ysyxSoCFull asic cpu cpu icache tag_3_0", false,-1, 21,0);
        tracep->declBus(c+4451,"ysyxSoCFull asic cpu cpu icache tag_3_1", false,-1, 21,0);
        tracep->declBus(c+4452,"ysyxSoCFull asic cpu cpu icache tag_3_2", false,-1, 21,0);
        tracep->declBus(c+4453,"ysyxSoCFull asic cpu cpu icache tag_3_3", false,-1, 21,0);
        tracep->declBus(c+4454,"ysyxSoCFull asic cpu cpu icache tag_3_4", false,-1, 21,0);
        tracep->declBus(c+4455,"ysyxSoCFull asic cpu cpu icache tag_3_5", false,-1, 21,0);
        tracep->declBus(c+4456,"ysyxSoCFull asic cpu cpu icache tag_3_6", false,-1, 21,0);
        tracep->declBus(c+4457,"ysyxSoCFull asic cpu cpu icache tag_3_7", false,-1, 21,0);
        tracep->declBus(c+4458,"ysyxSoCFull asic cpu cpu icache tag_3_8", false,-1, 21,0);
        tracep->declBus(c+4459,"ysyxSoCFull asic cpu cpu icache tag_3_9", false,-1, 21,0);
        tracep->declBus(c+4460,"ysyxSoCFull asic cpu cpu icache tag_3_10", false,-1, 21,0);
        tracep->declBus(c+4461,"ysyxSoCFull asic cpu cpu icache tag_3_11", false,-1, 21,0);
        tracep->declBus(c+4462,"ysyxSoCFull asic cpu cpu icache tag_3_12", false,-1, 21,0);
        tracep->declBus(c+4463,"ysyxSoCFull asic cpu cpu icache tag_3_13", false,-1, 21,0);
        tracep->declBus(c+4464,"ysyxSoCFull asic cpu cpu icache tag_3_14", false,-1, 21,0);
        tracep->declBus(c+4465,"ysyxSoCFull asic cpu cpu icache tag_3_15", false,-1, 21,0);
        tracep->declBit(c+4466,"ysyxSoCFull asic cpu cpu icache valid_0_0", false,-1);
        tracep->declBit(c+4467,"ysyxSoCFull asic cpu cpu icache valid_0_1", false,-1);
        tracep->declBit(c+4468,"ysyxSoCFull asic cpu cpu icache valid_0_2", false,-1);
        tracep->declBit(c+4469,"ysyxSoCFull asic cpu cpu icache valid_0_3", false,-1);
        tracep->declBit(c+4470,"ysyxSoCFull asic cpu cpu icache valid_0_4", false,-1);
        tracep->declBit(c+4471,"ysyxSoCFull asic cpu cpu icache valid_0_5", false,-1);
        tracep->declBit(c+4472,"ysyxSoCFull asic cpu cpu icache valid_0_6", false,-1);
        tracep->declBit(c+4473,"ysyxSoCFull asic cpu cpu icache valid_0_7", false,-1);
        tracep->declBit(c+4474,"ysyxSoCFull asic cpu cpu icache valid_0_8", false,-1);
        tracep->declBit(c+4475,"ysyxSoCFull asic cpu cpu icache valid_0_9", false,-1);
        tracep->declBit(c+4476,"ysyxSoCFull asic cpu cpu icache valid_0_10", false,-1);
        tracep->declBit(c+4477,"ysyxSoCFull asic cpu cpu icache valid_0_11", false,-1);
        tracep->declBit(c+4478,"ysyxSoCFull asic cpu cpu icache valid_0_12", false,-1);
        tracep->declBit(c+4479,"ysyxSoCFull asic cpu cpu icache valid_0_13", false,-1);
        tracep->declBit(c+4480,"ysyxSoCFull asic cpu cpu icache valid_0_14", false,-1);
        tracep->declBit(c+4481,"ysyxSoCFull asic cpu cpu icache valid_0_15", false,-1);
        tracep->declBit(c+4482,"ysyxSoCFull asic cpu cpu icache valid_1_0", false,-1);
        tracep->declBit(c+4483,"ysyxSoCFull asic cpu cpu icache valid_1_1", false,-1);
        tracep->declBit(c+4484,"ysyxSoCFull asic cpu cpu icache valid_1_2", false,-1);
        tracep->declBit(c+4485,"ysyxSoCFull asic cpu cpu icache valid_1_3", false,-1);
        tracep->declBit(c+4486,"ysyxSoCFull asic cpu cpu icache valid_1_4", false,-1);
        tracep->declBit(c+4487,"ysyxSoCFull asic cpu cpu icache valid_1_5", false,-1);
        tracep->declBit(c+4488,"ysyxSoCFull asic cpu cpu icache valid_1_6", false,-1);
        tracep->declBit(c+4489,"ysyxSoCFull asic cpu cpu icache valid_1_7", false,-1);
        tracep->declBit(c+4490,"ysyxSoCFull asic cpu cpu icache valid_1_8", false,-1);
        tracep->declBit(c+4491,"ysyxSoCFull asic cpu cpu icache valid_1_9", false,-1);
        tracep->declBit(c+4492,"ysyxSoCFull asic cpu cpu icache valid_1_10", false,-1);
        tracep->declBit(c+4493,"ysyxSoCFull asic cpu cpu icache valid_1_11", false,-1);
        tracep->declBit(c+4494,"ysyxSoCFull asic cpu cpu icache valid_1_12", false,-1);
        tracep->declBit(c+4495,"ysyxSoCFull asic cpu cpu icache valid_1_13", false,-1);
        tracep->declBit(c+4496,"ysyxSoCFull asic cpu cpu icache valid_1_14", false,-1);
        tracep->declBit(c+4497,"ysyxSoCFull asic cpu cpu icache valid_1_15", false,-1);
        tracep->declBit(c+4498,"ysyxSoCFull asic cpu cpu icache valid_2_0", false,-1);
        tracep->declBit(c+4499,"ysyxSoCFull asic cpu cpu icache valid_2_1", false,-1);
        tracep->declBit(c+4500,"ysyxSoCFull asic cpu cpu icache valid_2_2", false,-1);
        tracep->declBit(c+4501,"ysyxSoCFull asic cpu cpu icache valid_2_3", false,-1);
        tracep->declBit(c+4502,"ysyxSoCFull asic cpu cpu icache valid_2_4", false,-1);
        tracep->declBit(c+4503,"ysyxSoCFull asic cpu cpu icache valid_2_5", false,-1);
        tracep->declBit(c+4504,"ysyxSoCFull asic cpu cpu icache valid_2_6", false,-1);
        tracep->declBit(c+4505,"ysyxSoCFull asic cpu cpu icache valid_2_7", false,-1);
        tracep->declBit(c+4506,"ysyxSoCFull asic cpu cpu icache valid_2_8", false,-1);
        tracep->declBit(c+4507,"ysyxSoCFull asic cpu cpu icache valid_2_9", false,-1);
        tracep->declBit(c+4508,"ysyxSoCFull asic cpu cpu icache valid_2_10", false,-1);
        tracep->declBit(c+4509,"ysyxSoCFull asic cpu cpu icache valid_2_11", false,-1);
        tracep->declBit(c+4510,"ysyxSoCFull asic cpu cpu icache valid_2_12", false,-1);
        tracep->declBit(c+4511,"ysyxSoCFull asic cpu cpu icache valid_2_13", false,-1);
        tracep->declBit(c+4512,"ysyxSoCFull asic cpu cpu icache valid_2_14", false,-1);
        tracep->declBit(c+4513,"ysyxSoCFull asic cpu cpu icache valid_2_15", false,-1);
        tracep->declBit(c+4514,"ysyxSoCFull asic cpu cpu icache valid_3_0", false,-1);
        tracep->declBit(c+4515,"ysyxSoCFull asic cpu cpu icache valid_3_1", false,-1);
        tracep->declBit(c+4516,"ysyxSoCFull asic cpu cpu icache valid_3_2", false,-1);
        tracep->declBit(c+4517,"ysyxSoCFull asic cpu cpu icache valid_3_3", false,-1);
        tracep->declBit(c+4518,"ysyxSoCFull asic cpu cpu icache valid_3_4", false,-1);
        tracep->declBit(c+4519,"ysyxSoCFull asic cpu cpu icache valid_3_5", false,-1);
        tracep->declBit(c+4520,"ysyxSoCFull asic cpu cpu icache valid_3_6", false,-1);
        tracep->declBit(c+4521,"ysyxSoCFull asic cpu cpu icache valid_3_7", false,-1);
        tracep->declBit(c+4522,"ysyxSoCFull asic cpu cpu icache valid_3_8", false,-1);
        tracep->declBit(c+4523,"ysyxSoCFull asic cpu cpu icache valid_3_9", false,-1);
        tracep->declBit(c+4524,"ysyxSoCFull asic cpu cpu icache valid_3_10", false,-1);
        tracep->declBit(c+4525,"ysyxSoCFull asic cpu cpu icache valid_3_11", false,-1);
        tracep->declBit(c+4526,"ysyxSoCFull asic cpu cpu icache valid_3_12", false,-1);
        tracep->declBit(c+4527,"ysyxSoCFull asic cpu cpu icache valid_3_13", false,-1);
        tracep->declBit(c+4528,"ysyxSoCFull asic cpu cpu icache valid_3_14", false,-1);
        tracep->declBit(c+4529,"ysyxSoCFull asic cpu cpu icache valid_3_15", false,-1);
        tracep->declBit(c+4530,"ysyxSoCFull asic cpu cpu icache wait_r", false,-1);
        tracep->declBit(c+3819,"ysyxSoCFull asic cpu cpu icache valid_r", false,-1);
        tracep->declBit(c+4531,"ysyxSoCFull asic cpu cpu icache valid_in", false,-1);
        tracep->declBit(c+4532,"ysyxSoCFull asic cpu cpu icache hs_in", false,-1);
        tracep->declBus(c+4533,"ysyxSoCFull asic cpu cpu icache addr_r", false,-1, 31,0);
        tracep->declBus(c+4534,"ysyxSoCFull asic cpu cpu icache matchWay_r", false,-1, 31,0);
        tracep->declBus(c+4535,"ysyxSoCFull asic cpu cpu icache axiOffset", false,-1, 2,0);
        tracep->declQuad(c+4536,"ysyxSoCFull asic cpu cpu icache databuf", false,-1, 63,0);
        tracep->declBus(c+4538,"ysyxSoCFull asic cpu cpu icache cur_addr", false,-1, 31,0);
        tracep->declBus(c+4539,"ysyxSoCFull asic cpu cpu icache instTag", false,-1, 21,0);
        tracep->declBus(c+4540,"ysyxSoCFull asic cpu cpu icache blockIdx", false,-1, 3,0);
        tracep->declBus(c+4541,"ysyxSoCFull asic cpu cpu icache cur_ram_addr", false,-1, 5,0);
        tracep->declBus(c+4542,"ysyxSoCFull asic cpu cpu icache cur_raddr_lo", false,-1, 1,0);
        tracep->declBus(c+4543,"ysyxSoCFull asic cpu cpu icache cur_raddr", false,-1, 5,0);
        tracep->declBit(c+4544,"ysyxSoCFull asic cpu cpu icache cache_hit_vec_0", false,-1);
        tracep->declBit(c+4545,"ysyxSoCFull asic cpu cpu icache cache_hit_vec_1", false,-1);
        tracep->declBit(c+4546,"ysyxSoCFull asic cpu cpu icache cache_hit_vec_2", false,-1);
        tracep->declBit(c+4547,"ysyxSoCFull asic cpu cpu icache cache_hit_vec_3", false,-1);
        tracep->declBit(c+4548,"ysyxSoCFull asic cpu cpu icache cacheHit", false,-1);
        tracep->declBus(c+4549,"ysyxSoCFull asic cpu cpu icache matchWay_hi_1", false,-1, 1,0);
        tracep->declBus(c+4550,"ysyxSoCFull asic cpu cpu icache matchWay_lo_1", false,-1, 1,0);
        tracep->declBit(c+4551,"ysyxSoCFull asic cpu cpu icache matchWay_hi_2", false,-1);
        tracep->declBit(c+4552,"ysyxSoCFull asic cpu cpu icache matchWay_lo_2", false,-1);
        tracep->declBus(c+4553,"ysyxSoCFull asic cpu cpu icache matchWay", false,-1, 1,0);
        tracep->declBus(c+4554,"ysyxSoCFull asic cpu cpu icache cur_way", false,-1, 31,0);
        tracep->declBus(c+4555,"ysyxSoCFull asic cpu cpu icache pre_blockIdx", false,-1, 3,0);
        tracep->declBus(c+4556,"ysyxSoCFull asic cpu cpu icache pre_instTag", false,-1, 21,0);
        tracep->declBus(c+4557,"ysyxSoCFull asic cpu cpu icache state", false,-1, 1,0);
        tracep->declArray(c+4558,"ysyxSoCFull asic cpu cpu icache rdata128", false,-1, 127,0);
        tracep->declBit(c+4562,"ysyxSoCFull asic cpu cpu icache rdataEn", false,-1);
        tracep->declBit(c+19417,"ysyxSoCFull asic cpu cpu icache wen", false,-1);
        tracep->declBit(c+3813,"ysyxSoCFull asic cpu cpu icache raddrEn", false,-1);
        tracep->declBus(c+3814,"ysyxSoCFull asic cpu cpu icache raddr", false,-1, 31,0);
        tracep->declBit(c+20784,"ysyxSoCFull asic cpu cpu icache matchWay_prng clock", false,-1);
        tracep->declBit(c+18986,"ysyxSoCFull asic cpu cpu icache matchWay_prng reset", false,-1);
        tracep->declBit(c+4399,"ysyxSoCFull asic cpu cpu icache matchWay_prng io_out_0", false,-1);
        tracep->declBit(c+4400,"ysyxSoCFull asic cpu cpu icache matchWay_prng io_out_1", false,-1);
        tracep->declBit(c+4401,"ysyxSoCFull asic cpu cpu icache matchWay_prng io_out_2", false,-1);
        tracep->declBit(c+4399,"ysyxSoCFull asic cpu cpu icache matchWay_prng state_0", false,-1);
        tracep->declBit(c+4400,"ysyxSoCFull asic cpu cpu icache matchWay_prng state_1", false,-1);
        tracep->declBit(c+4401,"ysyxSoCFull asic cpu cpu icache matchWay_prng state_2", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic cpu cpu dcache clock", false,-1);
        tracep->declBit(c+18986,"ysyxSoCFull asic cpu cpu dcache reset", false,-1);
        tracep->declBit(c+3820,"ysyxSoCFull asic cpu cpu dcache io_dataAxi_wa_ready", false,-1);
        tracep->declBit(c+3821,"ysyxSoCFull asic cpu cpu dcache io_dataAxi_wa_valid", false,-1);
        tracep->declBus(c+3822,"ysyxSoCFull asic cpu cpu dcache io_dataAxi_wa_bits_addr", false,-1, 31,0);
        tracep->declBit(c+3823,"ysyxSoCFull asic cpu cpu dcache io_dataAxi_wd_ready", false,-1);
        tracep->declBit(c+3824,"ysyxSoCFull asic cpu cpu dcache io_dataAxi_wd_valid", false,-1);
        tracep->declQuad(c+3825,"ysyxSoCFull asic cpu cpu dcache io_dataAxi_wd_bits_data", false,-1, 63,0);
        tracep->declBit(c+3827,"ysyxSoCFull asic cpu cpu dcache io_dataAxi_wd_bits_last", false,-1);
        tracep->declBit(c+3828,"ysyxSoCFull asic cpu cpu dcache io_dataAxi_ra_ready", false,-1);
        tracep->declBit(c+3829,"ysyxSoCFull asic cpu cpu dcache io_dataAxi_ra_valid", false,-1);
        tracep->declBus(c+3830,"ysyxSoCFull asic cpu cpu dcache io_dataAxi_ra_bits_addr", false,-1, 31,0);
        tracep->declBit(c+19407,"ysyxSoCFull asic cpu cpu dcache io_dataAxi_rd_valid", false,-1);
        tracep->declQuad(c+19408,"ysyxSoCFull asic cpu cpu dcache io_dataAxi_rd_bits_data", false,-1, 63,0);
        tracep->declBit(c+19410,"ysyxSoCFull asic cpu cpu dcache io_dataAxi_rd_bits_last", false,-1);
        tracep->declBus(c+3831,"ysyxSoCFull asic cpu cpu dcache io_dcRW_addr", false,-1, 31,0);
        tracep->declQuad(c+3832,"ysyxSoCFull asic cpu cpu dcache io_dcRW_rdata", false,-1, 63,0);
        tracep->declBit(c+3834,"ysyxSoCFull asic cpu cpu dcache io_dcRW_rvalid", false,-1);
        tracep->declQuad(c+3835,"ysyxSoCFull asic cpu cpu dcache io_dcRW_wdata", false,-1, 63,0);
        tracep->declBus(c+3837,"ysyxSoCFull asic cpu cpu dcache io_dcRW_dc_mode", false,-1, 4,0);
        tracep->declBus(c+3838,"ysyxSoCFull asic cpu cpu dcache io_dcRW_amo", false,-1, 4,0);
        tracep->declBit(c+3839,"ysyxSoCFull asic cpu cpu dcache io_dcRW_ready", false,-1);
        tracep->declBit(c+3800,"ysyxSoCFull asic cpu cpu dcache io_flush", false,-1);
        tracep->declBit(c+3840,"ysyxSoCFull asic cpu cpu dcache io_flush_out", false,-1);
        tracep->declBus(c+3534,"ysyxSoCFull asic cpu cpu dcache io_dc2sr0_addr", false,-1, 5,0);
        tracep->declBit(c+3535,"ysyxSoCFull asic cpu cpu dcache io_dc2sr0_cen", false,-1);
        tracep->declBit(c+19402,"ysyxSoCFull asic cpu cpu dcache io_dc2sr0_wen", false,-1);
        tracep->declArray(c+3530,"ysyxSoCFull asic cpu cpu dcache io_dc2sr0_wmask", false,-1, 127,0);
        tracep->declArray(c+19398,"ysyxSoCFull asic cpu cpu dcache io_dc2sr0_wdata", false,-1, 127,0);
        tracep->declArray(c+3526,"ysyxSoCFull asic cpu cpu dcache io_dc2sr0_rdata", false,-1, 127,0);
        tracep->declBus(c+3534,"ysyxSoCFull asic cpu cpu dcache io_dc2sr1_addr", false,-1, 5,0);
        tracep->declBit(c+3540,"ysyxSoCFull asic cpu cpu dcache io_dc2sr1_cen", false,-1);
        tracep->declBit(c+19402,"ysyxSoCFull asic cpu cpu dcache io_dc2sr1_wen", false,-1);
        tracep->declArray(c+3530,"ysyxSoCFull asic cpu cpu dcache io_dc2sr1_wmask", false,-1, 127,0);
        tracep->declArray(c+19398,"ysyxSoCFull asic cpu cpu dcache io_dc2sr1_wdata", false,-1, 127,0);
        tracep->declArray(c+3536,"ysyxSoCFull asic cpu cpu dcache io_dc2sr1_rdata", false,-1, 127,0);
        tracep->declBus(c+3534,"ysyxSoCFull asic cpu cpu dcache io_dc2sr2_addr", false,-1, 5,0);
        tracep->declBit(c+3545,"ysyxSoCFull asic cpu cpu dcache io_dc2sr2_cen", false,-1);
        tracep->declBit(c+19402,"ysyxSoCFull asic cpu cpu dcache io_dc2sr2_wen", false,-1);
        tracep->declArray(c+3530,"ysyxSoCFull asic cpu cpu dcache io_dc2sr2_wmask", false,-1, 127,0);
        tracep->declArray(c+19398,"ysyxSoCFull asic cpu cpu dcache io_dc2sr2_wdata", false,-1, 127,0);
        tracep->declArray(c+3541,"ysyxSoCFull asic cpu cpu dcache io_dc2sr2_rdata", false,-1, 127,0);
        tracep->declBus(c+3534,"ysyxSoCFull asic cpu cpu dcache io_dc2sr3_addr", false,-1, 5,0);
        tracep->declBit(c+3550,"ysyxSoCFull asic cpu cpu dcache io_dc2sr3_cen", false,-1);
        tracep->declBit(c+19402,"ysyxSoCFull asic cpu cpu dcache io_dc2sr3_wen", false,-1);
        tracep->declArray(c+3530,"ysyxSoCFull asic cpu cpu dcache io_dc2sr3_wmask", false,-1, 127,0);
        tracep->declArray(c+19398,"ysyxSoCFull asic cpu cpu dcache io_dc2sr3_wdata", false,-1, 127,0);
        tracep->declArray(c+3546,"ysyxSoCFull asic cpu cpu dcache io_dc2sr3_rdata", false,-1, 127,0);
        tracep->declBit(c+20784,"ysyxSoCFull asic cpu cpu dcache matchWay_prng_clock", false,-1);
        tracep->declBit(c+18986,"ysyxSoCFull asic cpu cpu dcache matchWay_prng_reset", false,-1);
        tracep->declBit(c+4563,"ysyxSoCFull asic cpu cpu dcache matchWay_prng_io_out_0", false,-1);
        tracep->declBit(c+4564,"ysyxSoCFull asic cpu cpu dcache matchWay_prng_io_out_1", false,-1);
        tracep->declBit(c+4565,"ysyxSoCFull asic cpu cpu dcache matchWay_prng_io_out_2", false,-1);
        tracep->declBus(c+4566,"ysyxSoCFull asic cpu cpu dcache tag_0_0", false,-1, 21,0);
        tracep->declBus(c+4567,"ysyxSoCFull asic cpu cpu dcache tag_0_1", false,-1, 21,0);
        tracep->declBus(c+4568,"ysyxSoCFull asic cpu cpu dcache tag_0_2", false,-1, 21,0);
        tracep->declBus(c+4569,"ysyxSoCFull asic cpu cpu dcache tag_0_3", false,-1, 21,0);
        tracep->declBus(c+4570,"ysyxSoCFull asic cpu cpu dcache tag_0_4", false,-1, 21,0);
        tracep->declBus(c+4571,"ysyxSoCFull asic cpu cpu dcache tag_0_5", false,-1, 21,0);
        tracep->declBus(c+4572,"ysyxSoCFull asic cpu cpu dcache tag_0_6", false,-1, 21,0);
        tracep->declBus(c+4573,"ysyxSoCFull asic cpu cpu dcache tag_0_7", false,-1, 21,0);
        tracep->declBus(c+4574,"ysyxSoCFull asic cpu cpu dcache tag_0_8", false,-1, 21,0);
        tracep->declBus(c+4575,"ysyxSoCFull asic cpu cpu dcache tag_0_9", false,-1, 21,0);
        tracep->declBus(c+4576,"ysyxSoCFull asic cpu cpu dcache tag_0_10", false,-1, 21,0);
        tracep->declBus(c+4577,"ysyxSoCFull asic cpu cpu dcache tag_0_11", false,-1, 21,0);
        tracep->declBus(c+4578,"ysyxSoCFull asic cpu cpu dcache tag_0_12", false,-1, 21,0);
        tracep->declBus(c+4579,"ysyxSoCFull asic cpu cpu dcache tag_0_13", false,-1, 21,0);
        tracep->declBus(c+4580,"ysyxSoCFull asic cpu cpu dcache tag_0_14", false,-1, 21,0);
        tracep->declBus(c+4581,"ysyxSoCFull asic cpu cpu dcache tag_0_15", false,-1, 21,0);
        tracep->declBus(c+4582,"ysyxSoCFull asic cpu cpu dcache tag_1_0", false,-1, 21,0);
        tracep->declBus(c+4583,"ysyxSoCFull asic cpu cpu dcache tag_1_1", false,-1, 21,0);
        tracep->declBus(c+4584,"ysyxSoCFull asic cpu cpu dcache tag_1_2", false,-1, 21,0);
        tracep->declBus(c+4585,"ysyxSoCFull asic cpu cpu dcache tag_1_3", false,-1, 21,0);
        tracep->declBus(c+4586,"ysyxSoCFull asic cpu cpu dcache tag_1_4", false,-1, 21,0);
        tracep->declBus(c+4587,"ysyxSoCFull asic cpu cpu dcache tag_1_5", false,-1, 21,0);
        tracep->declBus(c+4588,"ysyxSoCFull asic cpu cpu dcache tag_1_6", false,-1, 21,0);
        tracep->declBus(c+4589,"ysyxSoCFull asic cpu cpu dcache tag_1_7", false,-1, 21,0);
        tracep->declBus(c+4590,"ysyxSoCFull asic cpu cpu dcache tag_1_8", false,-1, 21,0);
        tracep->declBus(c+4591,"ysyxSoCFull asic cpu cpu dcache tag_1_9", false,-1, 21,0);
        tracep->declBus(c+4592,"ysyxSoCFull asic cpu cpu dcache tag_1_10", false,-1, 21,0);
        tracep->declBus(c+4593,"ysyxSoCFull asic cpu cpu dcache tag_1_11", false,-1, 21,0);
        tracep->declBus(c+4594,"ysyxSoCFull asic cpu cpu dcache tag_1_12", false,-1, 21,0);
        tracep->declBus(c+4595,"ysyxSoCFull asic cpu cpu dcache tag_1_13", false,-1, 21,0);
        tracep->declBus(c+4596,"ysyxSoCFull asic cpu cpu dcache tag_1_14", false,-1, 21,0);
        tracep->declBus(c+4597,"ysyxSoCFull asic cpu cpu dcache tag_1_15", false,-1, 21,0);
        tracep->declBus(c+4598,"ysyxSoCFull asic cpu cpu dcache tag_2_0", false,-1, 21,0);
        tracep->declBus(c+4599,"ysyxSoCFull asic cpu cpu dcache tag_2_1", false,-1, 21,0);
        tracep->declBus(c+4600,"ysyxSoCFull asic cpu cpu dcache tag_2_2", false,-1, 21,0);
        tracep->declBus(c+4601,"ysyxSoCFull asic cpu cpu dcache tag_2_3", false,-1, 21,0);
        tracep->declBus(c+4602,"ysyxSoCFull asic cpu cpu dcache tag_2_4", false,-1, 21,0);
        tracep->declBus(c+4603,"ysyxSoCFull asic cpu cpu dcache tag_2_5", false,-1, 21,0);
        tracep->declBus(c+4604,"ysyxSoCFull asic cpu cpu dcache tag_2_6", false,-1, 21,0);
        tracep->declBus(c+4605,"ysyxSoCFull asic cpu cpu dcache tag_2_7", false,-1, 21,0);
        tracep->declBus(c+4606,"ysyxSoCFull asic cpu cpu dcache tag_2_8", false,-1, 21,0);
        tracep->declBus(c+4607,"ysyxSoCFull asic cpu cpu dcache tag_2_9", false,-1, 21,0);
        tracep->declBus(c+4608,"ysyxSoCFull asic cpu cpu dcache tag_2_10", false,-1, 21,0);
        tracep->declBus(c+4609,"ysyxSoCFull asic cpu cpu dcache tag_2_11", false,-1, 21,0);
        tracep->declBus(c+4610,"ysyxSoCFull asic cpu cpu dcache tag_2_12", false,-1, 21,0);
        tracep->declBus(c+4611,"ysyxSoCFull asic cpu cpu dcache tag_2_13", false,-1, 21,0);
        tracep->declBus(c+4612,"ysyxSoCFull asic cpu cpu dcache tag_2_14", false,-1, 21,0);
        tracep->declBus(c+4613,"ysyxSoCFull asic cpu cpu dcache tag_2_15", false,-1, 21,0);
        tracep->declBus(c+4614,"ysyxSoCFull asic cpu cpu dcache tag_3_0", false,-1, 21,0);
        tracep->declBus(c+4615,"ysyxSoCFull asic cpu cpu dcache tag_3_1", false,-1, 21,0);
        tracep->declBus(c+4616,"ysyxSoCFull asic cpu cpu dcache tag_3_2", false,-1, 21,0);
        tracep->declBus(c+4617,"ysyxSoCFull asic cpu cpu dcache tag_3_3", false,-1, 21,0);
        tracep->declBus(c+4618,"ysyxSoCFull asic cpu cpu dcache tag_3_4", false,-1, 21,0);
        tracep->declBus(c+4619,"ysyxSoCFull asic cpu cpu dcache tag_3_5", false,-1, 21,0);
        tracep->declBus(c+4620,"ysyxSoCFull asic cpu cpu dcache tag_3_6", false,-1, 21,0);
        tracep->declBus(c+4621,"ysyxSoCFull asic cpu cpu dcache tag_3_7", false,-1, 21,0);
        tracep->declBus(c+4622,"ysyxSoCFull asic cpu cpu dcache tag_3_8", false,-1, 21,0);
        tracep->declBus(c+4623,"ysyxSoCFull asic cpu cpu dcache tag_3_9", false,-1, 21,0);
        tracep->declBus(c+4624,"ysyxSoCFull asic cpu cpu dcache tag_3_10", false,-1, 21,0);
        tracep->declBus(c+4625,"ysyxSoCFull asic cpu cpu dcache tag_3_11", false,-1, 21,0);
        tracep->declBus(c+4626,"ysyxSoCFull asic cpu cpu dcache tag_3_12", false,-1, 21,0);
        tracep->declBus(c+4627,"ysyxSoCFull asic cpu cpu dcache tag_3_13", false,-1, 21,0);
        tracep->declBus(c+4628,"ysyxSoCFull asic cpu cpu dcache tag_3_14", false,-1, 21,0);
        tracep->declBus(c+4629,"ysyxSoCFull asic cpu cpu dcache tag_3_15", false,-1, 21,0);
        tracep->declBit(c+4630,"ysyxSoCFull asic cpu cpu dcache valid_0_0", false,-1);
        tracep->declBit(c+4631,"ysyxSoCFull asic cpu cpu dcache valid_0_1", false,-1);
        tracep->declBit(c+4632,"ysyxSoCFull asic cpu cpu dcache valid_0_2", false,-1);
        tracep->declBit(c+4633,"ysyxSoCFull asic cpu cpu dcache valid_0_3", false,-1);
        tracep->declBit(c+4634,"ysyxSoCFull asic cpu cpu dcache valid_0_4", false,-1);
        tracep->declBit(c+4635,"ysyxSoCFull asic cpu cpu dcache valid_0_5", false,-1);
        tracep->declBit(c+4636,"ysyxSoCFull asic cpu cpu dcache valid_0_6", false,-1);
        tracep->declBit(c+4637,"ysyxSoCFull asic cpu cpu dcache valid_0_7", false,-1);
        tracep->declBit(c+4638,"ysyxSoCFull asic cpu cpu dcache valid_0_8", false,-1);
        tracep->declBit(c+4639,"ysyxSoCFull asic cpu cpu dcache valid_0_9", false,-1);
        tracep->declBit(c+4640,"ysyxSoCFull asic cpu cpu dcache valid_0_10", false,-1);
        tracep->declBit(c+4641,"ysyxSoCFull asic cpu cpu dcache valid_0_11", false,-1);
        tracep->declBit(c+4642,"ysyxSoCFull asic cpu cpu dcache valid_0_12", false,-1);
        tracep->declBit(c+4643,"ysyxSoCFull asic cpu cpu dcache valid_0_13", false,-1);
        tracep->declBit(c+4644,"ysyxSoCFull asic cpu cpu dcache valid_0_14", false,-1);
        tracep->declBit(c+4645,"ysyxSoCFull asic cpu cpu dcache valid_0_15", false,-1);
        tracep->declBit(c+4646,"ysyxSoCFull asic cpu cpu dcache valid_1_0", false,-1);
        tracep->declBit(c+4647,"ysyxSoCFull asic cpu cpu dcache valid_1_1", false,-1);
        tracep->declBit(c+4648,"ysyxSoCFull asic cpu cpu dcache valid_1_2", false,-1);
        tracep->declBit(c+4649,"ysyxSoCFull asic cpu cpu dcache valid_1_3", false,-1);
        tracep->declBit(c+4650,"ysyxSoCFull asic cpu cpu dcache valid_1_4", false,-1);
        tracep->declBit(c+4651,"ysyxSoCFull asic cpu cpu dcache valid_1_5", false,-1);
        tracep->declBit(c+4652,"ysyxSoCFull asic cpu cpu dcache valid_1_6", false,-1);
        tracep->declBit(c+4653,"ysyxSoCFull asic cpu cpu dcache valid_1_7", false,-1);
        tracep->declBit(c+4654,"ysyxSoCFull asic cpu cpu dcache valid_1_8", false,-1);
        tracep->declBit(c+4655,"ysyxSoCFull asic cpu cpu dcache valid_1_9", false,-1);
        tracep->declBit(c+4656,"ysyxSoCFull asic cpu cpu dcache valid_1_10", false,-1);
        tracep->declBit(c+4657,"ysyxSoCFull asic cpu cpu dcache valid_1_11", false,-1);
        tracep->declBit(c+4658,"ysyxSoCFull asic cpu cpu dcache valid_1_12", false,-1);
        tracep->declBit(c+4659,"ysyxSoCFull asic cpu cpu dcache valid_1_13", false,-1);
        tracep->declBit(c+4660,"ysyxSoCFull asic cpu cpu dcache valid_1_14", false,-1);
        tracep->declBit(c+4661,"ysyxSoCFull asic cpu cpu dcache valid_1_15", false,-1);
        tracep->declBit(c+4662,"ysyxSoCFull asic cpu cpu dcache valid_2_0", false,-1);
        tracep->declBit(c+4663,"ysyxSoCFull asic cpu cpu dcache valid_2_1", false,-1);
        tracep->declBit(c+4664,"ysyxSoCFull asic cpu cpu dcache valid_2_2", false,-1);
        tracep->declBit(c+4665,"ysyxSoCFull asic cpu cpu dcache valid_2_3", false,-1);
        tracep->declBit(c+4666,"ysyxSoCFull asic cpu cpu dcache valid_2_4", false,-1);
        tracep->declBit(c+4667,"ysyxSoCFull asic cpu cpu dcache valid_2_5", false,-1);
        tracep->declBit(c+4668,"ysyxSoCFull asic cpu cpu dcache valid_2_6", false,-1);
        tracep->declBit(c+4669,"ysyxSoCFull asic cpu cpu dcache valid_2_7", false,-1);
        tracep->declBit(c+4670,"ysyxSoCFull asic cpu cpu dcache valid_2_8", false,-1);
        tracep->declBit(c+4671,"ysyxSoCFull asic cpu cpu dcache valid_2_9", false,-1);
        tracep->declBit(c+4672,"ysyxSoCFull asic cpu cpu dcache valid_2_10", false,-1);
        tracep->declBit(c+4673,"ysyxSoCFull asic cpu cpu dcache valid_2_11", false,-1);
        tracep->declBit(c+4674,"ysyxSoCFull asic cpu cpu dcache valid_2_12", false,-1);
        tracep->declBit(c+4675,"ysyxSoCFull asic cpu cpu dcache valid_2_13", false,-1);
        tracep->declBit(c+4676,"ysyxSoCFull asic cpu cpu dcache valid_2_14", false,-1);
        tracep->declBit(c+4677,"ysyxSoCFull asic cpu cpu dcache valid_2_15", false,-1);
        tracep->declBit(c+4678,"ysyxSoCFull asic cpu cpu dcache valid_3_0", false,-1);
        tracep->declBit(c+4679,"ysyxSoCFull asic cpu cpu dcache valid_3_1", false,-1);
        tracep->declBit(c+4680,"ysyxSoCFull asic cpu cpu dcache valid_3_2", false,-1);
        tracep->declBit(c+4681,"ysyxSoCFull asic cpu cpu dcache valid_3_3", false,-1);
        tracep->declBit(c+4682,"ysyxSoCFull asic cpu cpu dcache valid_3_4", false,-1);
        tracep->declBit(c+4683,"ysyxSoCFull asic cpu cpu dcache valid_3_5", false,-1);
        tracep->declBit(c+4684,"ysyxSoCFull asic cpu cpu dcache valid_3_6", false,-1);
        tracep->declBit(c+4685,"ysyxSoCFull asic cpu cpu dcache valid_3_7", false,-1);
        tracep->declBit(c+4686,"ysyxSoCFull asic cpu cpu dcache valid_3_8", false,-1);
        tracep->declBit(c+4687,"ysyxSoCFull asic cpu cpu dcache valid_3_9", false,-1);
        tracep->declBit(c+4688,"ysyxSoCFull asic cpu cpu dcache valid_3_10", false,-1);
        tracep->declBit(c+4689,"ysyxSoCFull asic cpu cpu dcache valid_3_11", false,-1);
        tracep->declBit(c+4690,"ysyxSoCFull asic cpu cpu dcache valid_3_12", false,-1);
        tracep->declBit(c+4691,"ysyxSoCFull asic cpu cpu dcache valid_3_13", false,-1);
        tracep->declBit(c+4692,"ysyxSoCFull asic cpu cpu dcache valid_3_14", false,-1);
        tracep->declBit(c+4693,"ysyxSoCFull asic cpu cpu dcache valid_3_15", false,-1);
        tracep->declBit(c+4694,"ysyxSoCFull asic cpu cpu dcache dirty_0_0", false,-1);
        tracep->declBit(c+4695,"ysyxSoCFull asic cpu cpu dcache dirty_0_1", false,-1);
        tracep->declBit(c+4696,"ysyxSoCFull asic cpu cpu dcache dirty_0_2", false,-1);
        tracep->declBit(c+4697,"ysyxSoCFull asic cpu cpu dcache dirty_0_3", false,-1);
        tracep->declBit(c+4698,"ysyxSoCFull asic cpu cpu dcache dirty_0_4", false,-1);
        tracep->declBit(c+4699,"ysyxSoCFull asic cpu cpu dcache dirty_0_5", false,-1);
        tracep->declBit(c+4700,"ysyxSoCFull asic cpu cpu dcache dirty_0_6", false,-1);
        tracep->declBit(c+4701,"ysyxSoCFull asic cpu cpu dcache dirty_0_7", false,-1);
        tracep->declBit(c+4702,"ysyxSoCFull asic cpu cpu dcache dirty_0_8", false,-1);
        tracep->declBit(c+4703,"ysyxSoCFull asic cpu cpu dcache dirty_0_9", false,-1);
        tracep->declBit(c+4704,"ysyxSoCFull asic cpu cpu dcache dirty_0_10", false,-1);
        tracep->declBit(c+4705,"ysyxSoCFull asic cpu cpu dcache dirty_0_11", false,-1);
        tracep->declBit(c+4706,"ysyxSoCFull asic cpu cpu dcache dirty_0_12", false,-1);
        tracep->declBit(c+4707,"ysyxSoCFull asic cpu cpu dcache dirty_0_13", false,-1);
        tracep->declBit(c+4708,"ysyxSoCFull asic cpu cpu dcache dirty_0_14", false,-1);
        tracep->declBit(c+4709,"ysyxSoCFull asic cpu cpu dcache dirty_0_15", false,-1);
        tracep->declBit(c+4710,"ysyxSoCFull asic cpu cpu dcache dirty_1_0", false,-1);
        tracep->declBit(c+4711,"ysyxSoCFull asic cpu cpu dcache dirty_1_1", false,-1);
        tracep->declBit(c+4712,"ysyxSoCFull asic cpu cpu dcache dirty_1_2", false,-1);
        tracep->declBit(c+4713,"ysyxSoCFull asic cpu cpu dcache dirty_1_3", false,-1);
        tracep->declBit(c+4714,"ysyxSoCFull asic cpu cpu dcache dirty_1_4", false,-1);
        tracep->declBit(c+4715,"ysyxSoCFull asic cpu cpu dcache dirty_1_5", false,-1);
        tracep->declBit(c+4716,"ysyxSoCFull asic cpu cpu dcache dirty_1_6", false,-1);
        tracep->declBit(c+4717,"ysyxSoCFull asic cpu cpu dcache dirty_1_7", false,-1);
        tracep->declBit(c+4718,"ysyxSoCFull asic cpu cpu dcache dirty_1_8", false,-1);
        tracep->declBit(c+4719,"ysyxSoCFull asic cpu cpu dcache dirty_1_9", false,-1);
        tracep->declBit(c+4720,"ysyxSoCFull asic cpu cpu dcache dirty_1_10", false,-1);
        tracep->declBit(c+4721,"ysyxSoCFull asic cpu cpu dcache dirty_1_11", false,-1);
        tracep->declBit(c+4722,"ysyxSoCFull asic cpu cpu dcache dirty_1_12", false,-1);
        tracep->declBit(c+4723,"ysyxSoCFull asic cpu cpu dcache dirty_1_13", false,-1);
        tracep->declBit(c+4724,"ysyxSoCFull asic cpu cpu dcache dirty_1_14", false,-1);
        tracep->declBit(c+4725,"ysyxSoCFull asic cpu cpu dcache dirty_1_15", false,-1);
        tracep->declBit(c+4726,"ysyxSoCFull asic cpu cpu dcache dirty_2_0", false,-1);
        tracep->declBit(c+4727,"ysyxSoCFull asic cpu cpu dcache dirty_2_1", false,-1);
        tracep->declBit(c+4728,"ysyxSoCFull asic cpu cpu dcache dirty_2_2", false,-1);
        tracep->declBit(c+4729,"ysyxSoCFull asic cpu cpu dcache dirty_2_3", false,-1);
        tracep->declBit(c+4730,"ysyxSoCFull asic cpu cpu dcache dirty_2_4", false,-1);
        tracep->declBit(c+4731,"ysyxSoCFull asic cpu cpu dcache dirty_2_5", false,-1);
        tracep->declBit(c+4732,"ysyxSoCFull asic cpu cpu dcache dirty_2_6", false,-1);
        tracep->declBit(c+4733,"ysyxSoCFull asic cpu cpu dcache dirty_2_7", false,-1);
        tracep->declBit(c+4734,"ysyxSoCFull asic cpu cpu dcache dirty_2_8", false,-1);
        tracep->declBit(c+4735,"ysyxSoCFull asic cpu cpu dcache dirty_2_9", false,-1);
        tracep->declBit(c+4736,"ysyxSoCFull asic cpu cpu dcache dirty_2_10", false,-1);
        tracep->declBit(c+4737,"ysyxSoCFull asic cpu cpu dcache dirty_2_11", false,-1);
        tracep->declBit(c+4738,"ysyxSoCFull asic cpu cpu dcache dirty_2_12", false,-1);
        tracep->declBit(c+4739,"ysyxSoCFull asic cpu cpu dcache dirty_2_13", false,-1);
        tracep->declBit(c+4740,"ysyxSoCFull asic cpu cpu dcache dirty_2_14", false,-1);
        tracep->declBit(c+4741,"ysyxSoCFull asic cpu cpu dcache dirty_2_15", false,-1);
        tracep->declBit(c+4742,"ysyxSoCFull asic cpu cpu dcache dirty_3_0", false,-1);
        tracep->declBit(c+4743,"ysyxSoCFull asic cpu cpu dcache dirty_3_1", false,-1);
        tracep->declBit(c+4744,"ysyxSoCFull asic cpu cpu dcache dirty_3_2", false,-1);
        tracep->declBit(c+4745,"ysyxSoCFull asic cpu cpu dcache dirty_3_3", false,-1);
        tracep->declBit(c+4746,"ysyxSoCFull asic cpu cpu dcache dirty_3_4", false,-1);
        tracep->declBit(c+4747,"ysyxSoCFull asic cpu cpu dcache dirty_3_5", false,-1);
        tracep->declBit(c+4748,"ysyxSoCFull asic cpu cpu dcache dirty_3_6", false,-1);
        tracep->declBit(c+4749,"ysyxSoCFull asic cpu cpu dcache dirty_3_7", false,-1);
        tracep->declBit(c+4750,"ysyxSoCFull asic cpu cpu dcache dirty_3_8", false,-1);
        tracep->declBit(c+4751,"ysyxSoCFull asic cpu cpu dcache dirty_3_9", false,-1);
        tracep->declBit(c+4752,"ysyxSoCFull asic cpu cpu dcache dirty_3_10", false,-1);
        tracep->declBit(c+4753,"ysyxSoCFull asic cpu cpu dcache dirty_3_11", false,-1);
        tracep->declBit(c+4754,"ysyxSoCFull asic cpu cpu dcache dirty_3_12", false,-1);
        tracep->declBit(c+4755,"ysyxSoCFull asic cpu cpu dcache dirty_3_13", false,-1);
        tracep->declBit(c+4756,"ysyxSoCFull asic cpu cpu dcache dirty_3_14", false,-1);
        tracep->declBit(c+4757,"ysyxSoCFull asic cpu cpu dcache dirty_3_15", false,-1);
        tracep->declBit(c+4758,"ysyxSoCFull asic cpu cpu dcache wait_r", false,-1);
        tracep->declBit(c+3834,"ysyxSoCFull asic cpu cpu dcache valid_r", false,-1);
        tracep->declBit(c+3840,"ysyxSoCFull asic cpu cpu dcache flush_r", false,-1);
        tracep->declBus(c+4759,"ysyxSoCFull asic cpu cpu dcache mode_r", false,-1, 4,0);
        tracep->declQuad(c+4760,"ysyxSoCFull asic cpu cpu dcache wdata_r", false,-1, 63,0);
        tracep->declBus(c+4762,"ysyxSoCFull asic cpu cpu dcache amo_r", false,-1, 4,0);
        tracep->declBit(c+4763,"ysyxSoCFull asic cpu cpu dcache valid_in", false,-1);
        tracep->declBit(c+4764,"ysyxSoCFull asic cpu cpu dcache hs_in", false,-1);
        tracep->declBus(c+4765,"ysyxSoCFull asic cpu cpu dcache addr_r", false,-1, 31,0);
        tracep->declBus(c+4766,"ysyxSoCFull asic cpu cpu dcache cur_addr", false,-1, 31,0);
        tracep->declBus(c+4767,"ysyxSoCFull asic cpu cpu dcache matchWay_r", false,-1, 1,0);
        tracep->declBus(c+4768,"ysyxSoCFull asic cpu cpu dcache offset", false,-1, 2,0);
        tracep->declQuad(c+4769,"ysyxSoCFull asic cpu cpu dcache rdatabuf", false,-1, 63,0);
        tracep->declBus(c+4771,"ysyxSoCFull asic cpu cpu dcache blockIdx", false,-1, 3,0);
        tracep->declBus(c+4772,"ysyxSoCFull asic cpu cpu dcache blockIdx_r", false,-1, 3,0);
        tracep->declBus(c+4773,"ysyxSoCFull asic cpu cpu dcache cur_tag", false,-1, 21,0);
        tracep->declBit(c+4774,"ysyxSoCFull asic cpu cpu dcache cache_hit_vec_0", false,-1);
        tracep->declBit(c+4775,"ysyxSoCFull asic cpu cpu dcache cache_hit_vec_1", false,-1);
        tracep->declBit(c+4776,"ysyxSoCFull asic cpu cpu dcache cache_hit_vec_2", false,-1);
        tracep->declBit(c+4777,"ysyxSoCFull asic cpu cpu dcache cache_hit_vec_3", false,-1);
        tracep->declBit(c+4778,"ysyxSoCFull asic cpu cpu dcache cacheHit", false,-1);
    }
}

void VysyxSoCFull___024root__traceInitSub1(VysyxSoCFull___024root* vlSelf, VerilatedVcd* tracep) {
    if (false && vlSelf) {}  // Prevent unused
    VysyxSoCFull__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    const int c = vlSymsp->__Vm_baseCode;
    if (false && tracep && c) {}  // Prevent unused
    // Body
    {
        tracep->declBus(c+4779,"ysyxSoCFull asic cpu cpu dcache matchWay_hi_1", false,-1, 1,0);
        tracep->declBus(c+4780,"ysyxSoCFull asic cpu cpu dcache matchWay_lo_1", false,-1, 1,0);
        tracep->declBit(c+4781,"ysyxSoCFull asic cpu cpu dcache matchWay_hi_2", false,-1);
        tracep->declBit(c+4782,"ysyxSoCFull asic cpu cpu dcache matchWay_lo_2", false,-1);
        tracep->declBus(c+4783,"ysyxSoCFull asic cpu cpu dcache matchWay", false,-1, 1,0);
        tracep->declBus(c+4784,"ysyxSoCFull asic cpu cpu dcache flush_way", false,-1, 1,0);
        tracep->declBus(c+4785,"ysyxSoCFull asic cpu cpu dcache flush_idx", false,-1, 3,0);
        tracep->declBit(c+4786,"ysyxSoCFull asic cpu cpu dcache flush_done", false,-1);
        tracep->declBus(c+4787,"ysyxSoCFull asic cpu cpu dcache cur_ram_addr", false,-1, 5,0);
        tracep->declBus(c+4788,"ysyxSoCFull asic cpu cpu dcache cur_axi_addr_lo", false,-1, 1,0);
        tracep->declBus(c+4789,"ysyxSoCFull asic cpu cpu dcache cur_axi_addr", false,-1, 5,0);
        tracep->declBus(c+4790,"ysyxSoCFull asic cpu cpu dcache pre_blockIdx", false,-1, 3,0);
        tracep->declBus(c+4791,"ysyxSoCFull asic cpu cpu dcache pre_tag", false,-1, 21,0);
        tracep->declBus(c+4792,"ysyxSoCFull asic cpu cpu dcache state", false,-1, 2,0);
        tracep->declArray(c+4793,"ysyxSoCFull asic cpu cpu dcache rdata128", false,-1, 127,0);
        tracep->declBus(c+4797,"ysyxSoCFull asic cpu cpu dcache rdata64_hi", false,-1, 3,0);
        tracep->declArray(c+4798,"ysyxSoCFull asic cpu cpu dcache rdata64", false,-1, 127,0);
        tracep->declQuad(c+4802,"ysyxSoCFull asic cpu cpu dcache io_dcRW_rdata_hi", false,-1, 55,0);
        tracep->declBus(c+4804,"ysyxSoCFull asic cpu cpu dcache io_dcRW_rdata_lo", false,-1, 7,0);
        tracep->declQuad(c+4805,"ysyxSoCFull asic cpu cpu dcache io_dcRW_rdata_hi_1", false,-1, 47,0);
        tracep->declBus(c+4807,"ysyxSoCFull asic cpu cpu dcache io_dcRW_rdata_lo_1", false,-1, 15,0);
        tracep->declBus(c+4808,"ysyxSoCFull asic cpu cpu dcache io_dcRW_rdata_hi_2", false,-1, 31,0);
        tracep->declBus(c+4809,"ysyxSoCFull asic cpu cpu dcache io_dcRW_rdata_lo_2", false,-1, 31,0);
        tracep->declBus(c+4810,"ysyxSoCFull asic cpu cpu dcache cur_mode_sl", false,-1, 1,0);
        tracep->declBit(c+4811,"ysyxSoCFull asic cpu cpu dcache cur_mode_s", false,-1);
        tracep->declQuad(c+4812,"ysyxSoCFull asic cpu cpu dcache amo_rdata", false,-1, 63,0);
        tracep->declBus(c+4814,"ysyxSoCFull asic cpu cpu dcache amo_imm_ans_hi", false,-1, 31,0);
        tracep->declBus(c+4815,"ysyxSoCFull asic cpu cpu dcache amo_imm_ans_lo", false,-1, 31,0);
        tracep->declQuad(c+4816,"ysyxSoCFull asic cpu cpu dcache amo_imm_ans_hi_1", false,-1, 47,0);
        tracep->declBus(c+4818,"ysyxSoCFull asic cpu cpu dcache amo_imm_ans_lo_1", false,-1, 15,0);
        tracep->declQuad(c+4819,"ysyxSoCFull asic cpu cpu dcache amo_imm_ans_hi_2", false,-1, 55,0);
        tracep->declBus(c+4821,"ysyxSoCFull asic cpu cpu dcache amo_imm_ans_lo_2", false,-1, 7,0);
        tracep->declQuad(c+4822,"ysyxSoCFull asic cpu cpu dcache amo_imm", false,-1, 63,0);
        tracep->declQuad(c+4824,"ysyxSoCFull asic cpu cpu dcache amo_alu", false,-1, 63,0);
        tracep->declBus(c+4826,"ysyxSoCFull asic cpu cpu dcache amo_wdata_ans_lo", false,-1, 31,0);
        tracep->declBus(c+4827,"ysyxSoCFull asic cpu cpu dcache amo_wdata_ans_lo_1", false,-1, 15,0);
        tracep->declBus(c+4828,"ysyxSoCFull asic cpu cpu dcache amo_wdata_ans_lo_2", false,-1, 7,0);
        tracep->declQuad(c+4829,"ysyxSoCFull asic cpu cpu dcache amo_wdata_ans", false,-1, 63,0);
        tracep->declBus(c+4831,"ysyxSoCFull asic cpu cpu dcache amo_wdata_hi", false,-1, 3,0);
        tracep->declArray(c+4832,"ysyxSoCFull asic cpu cpu dcache amo_wdata", false,-1, 190,0);
        tracep->declArray(c+4838,"ysyxSoCFull asic cpu cpu dcache inp_wdata", false,-1, 190,0);
        tracep->declArray(c+4844,"ysyxSoCFull asic cpu cpu dcache inp_mask", false,-1, 254,0);
        tracep->declBit(c+4852,"ysyxSoCFull asic cpu cpu dcache axiRdataEn", false,-1);
        tracep->declBit(c+19418,"ysyxSoCFull asic cpu cpu dcache wen", false,-1);
        tracep->declArray(c+4853,"ysyxSoCFull asic cpu cpu dcache mask", false,-1, 127,0);
        tracep->declBit(c+3829,"ysyxSoCFull asic cpu cpu dcache axiRaddrEn", false,-1);
        tracep->declBit(c+3821,"ysyxSoCFull asic cpu cpu dcache axiWaddrEn", false,-1);
        tracep->declBus(c+4857,"ysyxSoCFull asic cpu cpu dcache axiWaddr_hi", false,-1, 25,0);
        tracep->declBit(c+3824,"ysyxSoCFull asic cpu cpu dcache axiWdataEn", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic cpu cpu dcache matchWay_prng clock", false,-1);
        tracep->declBit(c+18986,"ysyxSoCFull asic cpu cpu dcache matchWay_prng reset", false,-1);
        tracep->declBit(c+4563,"ysyxSoCFull asic cpu cpu dcache matchWay_prng io_out_0", false,-1);
        tracep->declBit(c+4564,"ysyxSoCFull asic cpu cpu dcache matchWay_prng io_out_1", false,-1);
        tracep->declBit(c+4565,"ysyxSoCFull asic cpu cpu dcache matchWay_prng io_out_2", false,-1);
        tracep->declBit(c+4563,"ysyxSoCFull asic cpu cpu dcache matchWay_prng state_0", false,-1);
        tracep->declBit(c+4564,"ysyxSoCFull asic cpu cpu dcache matchWay_prng state_1", false,-1);
        tracep->declBit(c+4565,"ysyxSoCFull asic cpu cpu dcache matchWay_prng state_2", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic cpu cpu mem2Axi clock", false,-1);
        tracep->declBit(c+18986,"ysyxSoCFull asic cpu cpu mem2Axi reset", false,-1);
        tracep->declBus(c+3776,"ysyxSoCFull asic cpu cpu mem2Axi io_dataIO_addr", false,-1, 31,0);
        tracep->declQuad(c+3841,"ysyxSoCFull asic cpu cpu mem2Axi io_dataIO_rdata", false,-1, 63,0);
        tracep->declBit(c+3843,"ysyxSoCFull asic cpu cpu mem2Axi io_dataIO_rvalid", false,-1);
        tracep->declQuad(c+3780,"ysyxSoCFull asic cpu cpu mem2Axi io_dataIO_wdata", false,-1, 63,0);
        tracep->declBus(c+3844,"ysyxSoCFull asic cpu cpu mem2Axi io_dataIO_dc_mode", false,-1, 4,0);
        tracep->declBit(c+3845,"ysyxSoCFull asic cpu cpu mem2Axi io_dataIO_ready", false,-1);
        tracep->declBit(c+3846,"ysyxSoCFull asic cpu cpu mem2Axi io_outAxi_wa_ready", false,-1);
        tracep->declBit(c+3847,"ysyxSoCFull asic cpu cpu mem2Axi io_outAxi_wa_valid", false,-1);
        tracep->declBus(c+20818,"ysyxSoCFull asic cpu cpu mem2Axi io_outAxi_wa_bits_id", false,-1, 3,0);
        tracep->declBus(c+3848,"ysyxSoCFull asic cpu cpu mem2Axi io_outAxi_wa_bits_addr", false,-1, 31,0);
        tracep->declBus(c+20831,"ysyxSoCFull asic cpu cpu mem2Axi io_outAxi_wa_bits_len", false,-1, 7,0);
        tracep->declBus(c+3849,"ysyxSoCFull asic cpu cpu mem2Axi io_outAxi_wa_bits_size", false,-1, 2,0);
        tracep->declBus(c+20836,"ysyxSoCFull asic cpu cpu mem2Axi io_outAxi_wa_bits_burst", false,-1, 1,0);
        tracep->declBit(c+3850,"ysyxSoCFull asic cpu cpu mem2Axi io_outAxi_wd_ready", false,-1);
        tracep->declBit(c+3851,"ysyxSoCFull asic cpu cpu mem2Axi io_outAxi_wd_valid", false,-1);
        tracep->declQuad(c+3852,"ysyxSoCFull asic cpu cpu mem2Axi io_outAxi_wd_bits_data", false,-1, 63,0);
        tracep->declBus(c+3854,"ysyxSoCFull asic cpu cpu mem2Axi io_outAxi_wd_bits_strb", false,-1, 7,0);
        tracep->declBit(c+20817,"ysyxSoCFull asic cpu cpu mem2Axi io_outAxi_wd_bits_last", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull asic cpu cpu mem2Axi io_outAxi_wr_ready", false,-1);
        tracep->declBit(c+17176,"ysyxSoCFull asic cpu cpu mem2Axi io_outAxi_wr_valid", false,-1);
        tracep->declBus(c+17177,"ysyxSoCFull asic cpu cpu mem2Axi io_outAxi_wr_bits_id", false,-1, 3,0);
        tracep->declBus(c+17178,"ysyxSoCFull asic cpu cpu mem2Axi io_outAxi_wr_bits_resp", false,-1, 1,0);
        tracep->declBit(c+3855,"ysyxSoCFull asic cpu cpu mem2Axi io_outAxi_ra_ready", false,-1);
        tracep->declBit(c+3856,"ysyxSoCFull asic cpu cpu mem2Axi io_outAxi_ra_valid", false,-1);
        tracep->declBus(c+20818,"ysyxSoCFull asic cpu cpu mem2Axi io_outAxi_ra_bits_id", false,-1, 3,0);
        tracep->declBus(c+3857,"ysyxSoCFull asic cpu cpu mem2Axi io_outAxi_ra_bits_addr", false,-1, 31,0);
        tracep->declBus(c+20831,"ysyxSoCFull asic cpu cpu mem2Axi io_outAxi_ra_bits_len", false,-1, 7,0);
        tracep->declBus(c+3858,"ysyxSoCFull asic cpu cpu mem2Axi io_outAxi_ra_bits_size", false,-1, 2,0);
        tracep->declBus(c+20836,"ysyxSoCFull asic cpu cpu mem2Axi io_outAxi_ra_bits_burst", false,-1, 1,0);
        tracep->declBit(c+3859,"ysyxSoCFull asic cpu cpu mem2Axi io_outAxi_rd_ready", false,-1);
        tracep->declBit(c+19411,"ysyxSoCFull asic cpu cpu mem2Axi io_outAxi_rd_valid", false,-1);
        tracep->declBus(c+17179,"ysyxSoCFull asic cpu cpu mem2Axi io_outAxi_rd_bits_id", false,-1, 3,0);
        tracep->declQuad(c+19412,"ysyxSoCFull asic cpu cpu mem2Axi io_outAxi_rd_bits_data", false,-1, 63,0);
        tracep->declBus(c+17180,"ysyxSoCFull asic cpu cpu mem2Axi io_outAxi_rd_bits_resp", false,-1, 1,0);
        tracep->declBit(c+17181,"ysyxSoCFull asic cpu cpu mem2Axi io_outAxi_rd_bits_last", false,-1);
        tracep->declBit(c+3847,"ysyxSoCFull asic cpu cpu mem2Axi waddrEn", false,-1);
        tracep->declBus(c+3848,"ysyxSoCFull asic cpu cpu mem2Axi waddr", false,-1, 31,0);
        tracep->declBus(c+3849,"ysyxSoCFull asic cpu cpu mem2Axi wsize", false,-1, 2,0);
        tracep->declBit(c+3851,"ysyxSoCFull asic cpu cpu mem2Axi wdataEn", false,-1);
        tracep->declQuad(c+3852,"ysyxSoCFull asic cpu cpu mem2Axi wdata", false,-1, 63,0);
        tracep->declBus(c+3854,"ysyxSoCFull asic cpu cpu mem2Axi wstrb", false,-1, 7,0);
        tracep->declBus(c+3858,"ysyxSoCFull asic cpu cpu mem2Axi rsize", false,-1, 2,0);
        tracep->declBit(c+3856,"ysyxSoCFull asic cpu cpu mem2Axi raddrEn", false,-1);
        tracep->declBus(c+3857,"ysyxSoCFull asic cpu cpu mem2Axi raddr", false,-1, 31,0);
        tracep->declBit(c+3859,"ysyxSoCFull asic cpu cpu mem2Axi rdataEn", false,-1);
        tracep->declQuad(c+4858,"ysyxSoCFull asic cpu cpu mem2Axi rdata", false,-1, 63,0);
        tracep->declBus(c+4860,"ysyxSoCFull asic cpu cpu mem2Axi pre_addr", false,-1, 31,0);
        tracep->declBus(c+4861,"ysyxSoCFull asic cpu cpu mem2Axi mode", false,-1, 4,0);
        tracep->declBus(c+4862,"ysyxSoCFull asic cpu cpu mem2Axi state", false,-1, 2,0);
        tracep->declBus(c+4863,"ysyxSoCFull asic cpu cpu mem2Axi wtype_1", false,-1, 7,0);
        tracep->declBus(c+4864,"ysyxSoCFull asic cpu cpu mem2Axi strb_offset", false,-1, 2,0);
        tracep->declQuad(c+3841,"ysyxSoCFull asic cpu cpu mem2Axi out_rdata", false,-1, 63,0);
        tracep->declBit(c+3843,"ysyxSoCFull asic cpu cpu mem2Axi out_valid", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic cpu cpu flash2Axi clock", false,-1);
        tracep->declBit(c+18986,"ysyxSoCFull asic cpu cpu flash2Axi reset", false,-1);
        tracep->declBus(c+3860,"ysyxSoCFull asic cpu cpu flash2Axi io_dataIO_addr", false,-1, 31,0);
        tracep->declQuad(c+3861,"ysyxSoCFull asic cpu cpu flash2Axi io_dataIO_rdata", false,-1, 63,0);
        tracep->declBit(c+3863,"ysyxSoCFull asic cpu cpu flash2Axi io_dataIO_rvalid", false,-1);
        tracep->declQuad(c+20819,"ysyxSoCFull asic cpu cpu flash2Axi io_dataIO_wdata", false,-1, 63,0);
        tracep->declBus(c+3864,"ysyxSoCFull asic cpu cpu flash2Axi io_dataIO_dc_mode", false,-1, 4,0);
        tracep->declBit(c+3865,"ysyxSoCFull asic cpu cpu flash2Axi io_dataIO_ready", false,-1);
        tracep->declBit(c+3866,"ysyxSoCFull asic cpu cpu flash2Axi io_outAxi_wa_ready", false,-1);
        tracep->declBit(c+3867,"ysyxSoCFull asic cpu cpu flash2Axi io_outAxi_wa_valid", false,-1);
        tracep->declBus(c+20818,"ysyxSoCFull asic cpu cpu flash2Axi io_outAxi_wa_bits_id", false,-1, 3,0);
        tracep->declBus(c+3868,"ysyxSoCFull asic cpu cpu flash2Axi io_outAxi_wa_bits_addr", false,-1, 31,0);
        tracep->declBus(c+20831,"ysyxSoCFull asic cpu cpu flash2Axi io_outAxi_wa_bits_len", false,-1, 7,0);
        tracep->declBus(c+3869,"ysyxSoCFull asic cpu cpu flash2Axi io_outAxi_wa_bits_size", false,-1, 2,0);
        tracep->declBus(c+20836,"ysyxSoCFull asic cpu cpu flash2Axi io_outAxi_wa_bits_burst", false,-1, 1,0);
        tracep->declBit(c+3870,"ysyxSoCFull asic cpu cpu flash2Axi io_outAxi_wd_ready", false,-1);
        tracep->declBit(c+3871,"ysyxSoCFull asic cpu cpu flash2Axi io_outAxi_wd_valid", false,-1);
        tracep->declQuad(c+3872,"ysyxSoCFull asic cpu cpu flash2Axi io_outAxi_wd_bits_data", false,-1, 63,0);
        tracep->declBus(c+3874,"ysyxSoCFull asic cpu cpu flash2Axi io_outAxi_wd_bits_strb", false,-1, 7,0);
        tracep->declBit(c+20817,"ysyxSoCFull asic cpu cpu flash2Axi io_outAxi_wd_bits_last", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull asic cpu cpu flash2Axi io_outAxi_wr_ready", false,-1);
        tracep->declBit(c+17182,"ysyxSoCFull asic cpu cpu flash2Axi io_outAxi_wr_valid", false,-1);
        tracep->declBus(c+17183,"ysyxSoCFull asic cpu cpu flash2Axi io_outAxi_wr_bits_id", false,-1, 3,0);
        tracep->declBus(c+17184,"ysyxSoCFull asic cpu cpu flash2Axi io_outAxi_wr_bits_resp", false,-1, 1,0);
        tracep->declBit(c+3875,"ysyxSoCFull asic cpu cpu flash2Axi io_outAxi_ra_ready", false,-1);
        tracep->declBit(c+3876,"ysyxSoCFull asic cpu cpu flash2Axi io_outAxi_ra_valid", false,-1);
        tracep->declBus(c+20818,"ysyxSoCFull asic cpu cpu flash2Axi io_outAxi_ra_bits_id", false,-1, 3,0);
        tracep->declBus(c+3877,"ysyxSoCFull asic cpu cpu flash2Axi io_outAxi_ra_bits_addr", false,-1, 31,0);
        tracep->declBus(c+20831,"ysyxSoCFull asic cpu cpu flash2Axi io_outAxi_ra_bits_len", false,-1, 7,0);
        tracep->declBus(c+3878,"ysyxSoCFull asic cpu cpu flash2Axi io_outAxi_ra_bits_size", false,-1, 2,0);
        tracep->declBus(c+20836,"ysyxSoCFull asic cpu cpu flash2Axi io_outAxi_ra_bits_burst", false,-1, 1,0);
        tracep->declBit(c+3879,"ysyxSoCFull asic cpu cpu flash2Axi io_outAxi_rd_ready", false,-1);
        tracep->declBit(c+19414,"ysyxSoCFull asic cpu cpu flash2Axi io_outAxi_rd_valid", false,-1);
        tracep->declBus(c+17185,"ysyxSoCFull asic cpu cpu flash2Axi io_outAxi_rd_bits_id", false,-1, 3,0);
        tracep->declQuad(c+19415,"ysyxSoCFull asic cpu cpu flash2Axi io_outAxi_rd_bits_data", false,-1, 63,0);
        tracep->declBus(c+17186,"ysyxSoCFull asic cpu cpu flash2Axi io_outAxi_rd_bits_resp", false,-1, 1,0);
        tracep->declBit(c+17187,"ysyxSoCFull asic cpu cpu flash2Axi io_outAxi_rd_bits_last", false,-1);
        tracep->declBit(c+3867,"ysyxSoCFull asic cpu cpu flash2Axi waddrEn", false,-1);
        tracep->declBus(c+3868,"ysyxSoCFull asic cpu cpu flash2Axi waddr", false,-1, 31,0);
        tracep->declBus(c+3869,"ysyxSoCFull asic cpu cpu flash2Axi wsize", false,-1, 2,0);
        tracep->declBit(c+3871,"ysyxSoCFull asic cpu cpu flash2Axi wdataEn", false,-1);
        tracep->declQuad(c+3872,"ysyxSoCFull asic cpu cpu flash2Axi wdata", false,-1, 63,0);
        tracep->declBus(c+3874,"ysyxSoCFull asic cpu cpu flash2Axi wstrb", false,-1, 7,0);
        tracep->declBus(c+3878,"ysyxSoCFull asic cpu cpu flash2Axi rsize", false,-1, 2,0);
        tracep->declBit(c+3876,"ysyxSoCFull asic cpu cpu flash2Axi raddrEn", false,-1);
        tracep->declBus(c+3877,"ysyxSoCFull asic cpu cpu flash2Axi raddr", false,-1, 31,0);
        tracep->declBit(c+3879,"ysyxSoCFull asic cpu cpu flash2Axi rdataEn", false,-1);
        tracep->declQuad(c+4865,"ysyxSoCFull asic cpu cpu flash2Axi rdata", false,-1, 63,0);
        tracep->declBus(c+4867,"ysyxSoCFull asic cpu cpu flash2Axi pre_addr", false,-1, 31,0);
        tracep->declBus(c+4868,"ysyxSoCFull asic cpu cpu flash2Axi mode", false,-1, 4,0);
        tracep->declBus(c+4869,"ysyxSoCFull asic cpu cpu flash2Axi state", false,-1, 2,0);
        tracep->declBus(c+4870,"ysyxSoCFull asic cpu cpu flash2Axi wtype_1", false,-1, 7,0);
        tracep->declBus(c+4871,"ysyxSoCFull asic cpu cpu flash2Axi strb_offset", false,-1, 2,0);
        tracep->declQuad(c+3861,"ysyxSoCFull asic cpu cpu flash2Axi out_rdata", false,-1, 63,0);
        tracep->declBit(c+3863,"ysyxSoCFull asic cpu cpu flash2Axi out_valid", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic cpu cpu crossBar clock", false,-1);
        tracep->declBit(c+18986,"ysyxSoCFull asic cpu cpu crossBar reset", false,-1);
        tracep->declBit(c+3812,"ysyxSoCFull asic cpu cpu crossBar io_icAxi_ra_ready", false,-1);
        tracep->declBit(c+3813,"ysyxSoCFull asic cpu cpu crossBar io_icAxi_ra_valid", false,-1);
        tracep->declBus(c+3814,"ysyxSoCFull asic cpu cpu crossBar io_icAxi_ra_bits_addr", false,-1, 31,0);
        tracep->declBit(c+19403,"ysyxSoCFull asic cpu cpu crossBar io_icAxi_rd_valid", false,-1);
        tracep->declQuad(c+19404,"ysyxSoCFull asic cpu cpu crossBar io_icAxi_rd_bits_data", false,-1, 63,0);
        tracep->declBit(c+19406,"ysyxSoCFull asic cpu cpu crossBar io_icAxi_rd_bits_last", false,-1);
        tracep->declBit(c+3866,"ysyxSoCFull asic cpu cpu crossBar io_flashAxi_wa_ready", false,-1);
        tracep->declBit(c+3867,"ysyxSoCFull asic cpu cpu crossBar io_flashAxi_wa_valid", false,-1);
        tracep->declBus(c+20818,"ysyxSoCFull asic cpu cpu crossBar io_flashAxi_wa_bits_id", false,-1, 3,0);
        tracep->declBus(c+3868,"ysyxSoCFull asic cpu cpu crossBar io_flashAxi_wa_bits_addr", false,-1, 31,0);
        tracep->declBus(c+20831,"ysyxSoCFull asic cpu cpu crossBar io_flashAxi_wa_bits_len", false,-1, 7,0);
        tracep->declBus(c+3869,"ysyxSoCFull asic cpu cpu crossBar io_flashAxi_wa_bits_size", false,-1, 2,0);
        tracep->declBus(c+20836,"ysyxSoCFull asic cpu cpu crossBar io_flashAxi_wa_bits_burst", false,-1, 1,0);
        tracep->declBit(c+3870,"ysyxSoCFull asic cpu cpu crossBar io_flashAxi_wd_ready", false,-1);
        tracep->declBit(c+3871,"ysyxSoCFull asic cpu cpu crossBar io_flashAxi_wd_valid", false,-1);
        tracep->declQuad(c+3872,"ysyxSoCFull asic cpu cpu crossBar io_flashAxi_wd_bits_data", false,-1, 63,0);
        tracep->declBus(c+3874,"ysyxSoCFull asic cpu cpu crossBar io_flashAxi_wd_bits_strb", false,-1, 7,0);
        tracep->declBit(c+20817,"ysyxSoCFull asic cpu cpu crossBar io_flashAxi_wd_bits_last", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull asic cpu cpu crossBar io_flashAxi_wr_ready", false,-1);
        tracep->declBit(c+17182,"ysyxSoCFull asic cpu cpu crossBar io_flashAxi_wr_valid", false,-1);
        tracep->declBus(c+17183,"ysyxSoCFull asic cpu cpu crossBar io_flashAxi_wr_bits_id", false,-1, 3,0);
        tracep->declBus(c+17184,"ysyxSoCFull asic cpu cpu crossBar io_flashAxi_wr_bits_resp", false,-1, 1,0);
        tracep->declBit(c+3875,"ysyxSoCFull asic cpu cpu crossBar io_flashAxi_ra_ready", false,-1);
        tracep->declBit(c+3876,"ysyxSoCFull asic cpu cpu crossBar io_flashAxi_ra_valid", false,-1);
        tracep->declBus(c+20818,"ysyxSoCFull asic cpu cpu crossBar io_flashAxi_ra_bits_id", false,-1, 3,0);
        tracep->declBus(c+3877,"ysyxSoCFull asic cpu cpu crossBar io_flashAxi_ra_bits_addr", false,-1, 31,0);
        tracep->declBus(c+20831,"ysyxSoCFull asic cpu cpu crossBar io_flashAxi_ra_bits_len", false,-1, 7,0);
        tracep->declBus(c+3878,"ysyxSoCFull asic cpu cpu crossBar io_flashAxi_ra_bits_size", false,-1, 2,0);
        tracep->declBus(c+20836,"ysyxSoCFull asic cpu cpu crossBar io_flashAxi_ra_bits_burst", false,-1, 1,0);
        tracep->declBit(c+3879,"ysyxSoCFull asic cpu cpu crossBar io_flashAxi_rd_ready", false,-1);
        tracep->declBit(c+19414,"ysyxSoCFull asic cpu cpu crossBar io_flashAxi_rd_valid", false,-1);
        tracep->declBus(c+17185,"ysyxSoCFull asic cpu cpu crossBar io_flashAxi_rd_bits_id", false,-1, 3,0);
        tracep->declQuad(c+19415,"ysyxSoCFull asic cpu cpu crossBar io_flashAxi_rd_bits_data", false,-1, 63,0);
        tracep->declBus(c+17186,"ysyxSoCFull asic cpu cpu crossBar io_flashAxi_rd_bits_resp", false,-1, 1,0);
        tracep->declBit(c+17187,"ysyxSoCFull asic cpu cpu crossBar io_flashAxi_rd_bits_last", false,-1);
        tracep->declBit(c+3820,"ysyxSoCFull asic cpu cpu crossBar io_memAxi_wa_ready", false,-1);
        tracep->declBit(c+3821,"ysyxSoCFull asic cpu cpu crossBar io_memAxi_wa_valid", false,-1);
        tracep->declBus(c+3822,"ysyxSoCFull asic cpu cpu crossBar io_memAxi_wa_bits_addr", false,-1, 31,0);
        tracep->declBit(c+3823,"ysyxSoCFull asic cpu cpu crossBar io_memAxi_wd_ready", false,-1);
        tracep->declBit(c+3824,"ysyxSoCFull asic cpu cpu crossBar io_memAxi_wd_valid", false,-1);
        tracep->declQuad(c+3825,"ysyxSoCFull asic cpu cpu crossBar io_memAxi_wd_bits_data", false,-1, 63,0);
        tracep->declBit(c+3827,"ysyxSoCFull asic cpu cpu crossBar io_memAxi_wd_bits_last", false,-1);
        tracep->declBit(c+3828,"ysyxSoCFull asic cpu cpu crossBar io_memAxi_ra_ready", false,-1);
        tracep->declBit(c+3829,"ysyxSoCFull asic cpu cpu crossBar io_memAxi_ra_valid", false,-1);
        tracep->declBus(c+3830,"ysyxSoCFull asic cpu cpu crossBar io_memAxi_ra_bits_addr", false,-1, 31,0);
        tracep->declBit(c+19407,"ysyxSoCFull asic cpu cpu crossBar io_memAxi_rd_valid", false,-1);
        tracep->declQuad(c+19408,"ysyxSoCFull asic cpu cpu crossBar io_memAxi_rd_bits_data", false,-1, 63,0);
        tracep->declBit(c+19410,"ysyxSoCFull asic cpu cpu crossBar io_memAxi_rd_bits_last", false,-1);
        tracep->declBit(c+3846,"ysyxSoCFull asic cpu cpu crossBar io_mmioAxi_wa_ready", false,-1);
        tracep->declBit(c+3847,"ysyxSoCFull asic cpu cpu crossBar io_mmioAxi_wa_valid", false,-1);
        tracep->declBus(c+20818,"ysyxSoCFull asic cpu cpu crossBar io_mmioAxi_wa_bits_id", false,-1, 3,0);
        tracep->declBus(c+3848,"ysyxSoCFull asic cpu cpu crossBar io_mmioAxi_wa_bits_addr", false,-1, 31,0);
        tracep->declBus(c+20831,"ysyxSoCFull asic cpu cpu crossBar io_mmioAxi_wa_bits_len", false,-1, 7,0);
        tracep->declBus(c+3849,"ysyxSoCFull asic cpu cpu crossBar io_mmioAxi_wa_bits_size", false,-1, 2,0);
        tracep->declBus(c+20836,"ysyxSoCFull asic cpu cpu crossBar io_mmioAxi_wa_bits_burst", false,-1, 1,0);
        tracep->declBit(c+3850,"ysyxSoCFull asic cpu cpu crossBar io_mmioAxi_wd_ready", false,-1);
        tracep->declBit(c+3851,"ysyxSoCFull asic cpu cpu crossBar io_mmioAxi_wd_valid", false,-1);
        tracep->declQuad(c+3852,"ysyxSoCFull asic cpu cpu crossBar io_mmioAxi_wd_bits_data", false,-1, 63,0);
        tracep->declBus(c+3854,"ysyxSoCFull asic cpu cpu crossBar io_mmioAxi_wd_bits_strb", false,-1, 7,0);
        tracep->declBit(c+20817,"ysyxSoCFull asic cpu cpu crossBar io_mmioAxi_wd_bits_last", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull asic cpu cpu crossBar io_mmioAxi_wr_ready", false,-1);
        tracep->declBit(c+17176,"ysyxSoCFull asic cpu cpu crossBar io_mmioAxi_wr_valid", false,-1);
        tracep->declBus(c+17177,"ysyxSoCFull asic cpu cpu crossBar io_mmioAxi_wr_bits_id", false,-1, 3,0);
        tracep->declBus(c+17178,"ysyxSoCFull asic cpu cpu crossBar io_mmioAxi_wr_bits_resp", false,-1, 1,0);
        tracep->declBit(c+3855,"ysyxSoCFull asic cpu cpu crossBar io_mmioAxi_ra_ready", false,-1);
        tracep->declBit(c+3856,"ysyxSoCFull asic cpu cpu crossBar io_mmioAxi_ra_valid", false,-1);
        tracep->declBus(c+20818,"ysyxSoCFull asic cpu cpu crossBar io_mmioAxi_ra_bits_id", false,-1, 3,0);
        tracep->declBus(c+3857,"ysyxSoCFull asic cpu cpu crossBar io_mmioAxi_ra_bits_addr", false,-1, 31,0);
        tracep->declBus(c+20831,"ysyxSoCFull asic cpu cpu crossBar io_mmioAxi_ra_bits_len", false,-1, 7,0);
        tracep->declBus(c+3858,"ysyxSoCFull asic cpu cpu crossBar io_mmioAxi_ra_bits_size", false,-1, 2,0);
        tracep->declBus(c+20836,"ysyxSoCFull asic cpu cpu crossBar io_mmioAxi_ra_bits_burst", false,-1, 1,0);
        tracep->declBit(c+3859,"ysyxSoCFull asic cpu cpu crossBar io_mmioAxi_rd_ready", false,-1);
        tracep->declBit(c+19411,"ysyxSoCFull asic cpu cpu crossBar io_mmioAxi_rd_valid", false,-1);
        tracep->declBus(c+17179,"ysyxSoCFull asic cpu cpu crossBar io_mmioAxi_rd_bits_id", false,-1, 3,0);
        tracep->declQuad(c+19412,"ysyxSoCFull asic cpu cpu crossBar io_mmioAxi_rd_bits_data", false,-1, 63,0);
        tracep->declBus(c+17180,"ysyxSoCFull asic cpu cpu crossBar io_mmioAxi_rd_bits_resp", false,-1, 1,0);
        tracep->declBit(c+17181,"ysyxSoCFull asic cpu cpu crossBar io_mmioAxi_rd_bits_last", false,-1);
        tracep->declBit(c+110,"ysyxSoCFull asic cpu cpu crossBar io_outAxi_wa_ready", false,-1);
        tracep->declBit(c+111,"ysyxSoCFull asic cpu cpu crossBar io_outAxi_wa_valid", false,-1);
        tracep->declBus(c+20818,"ysyxSoCFull asic cpu cpu crossBar io_outAxi_wa_bits_id", false,-1, 3,0);
        tracep->declBus(c+94,"ysyxSoCFull asic cpu cpu crossBar io_outAxi_wa_bits_addr", false,-1, 31,0);
        tracep->declBus(c+95,"ysyxSoCFull asic cpu cpu crossBar io_outAxi_wa_bits_len", false,-1, 7,0);
        tracep->declBus(c+96,"ysyxSoCFull asic cpu cpu crossBar io_outAxi_wa_bits_size", false,-1, 2,0);
        tracep->declBus(c+97,"ysyxSoCFull asic cpu cpu crossBar io_outAxi_wa_bits_burst", false,-1, 1,0);
        tracep->declBit(c+112,"ysyxSoCFull asic cpu cpu crossBar io_outAxi_wd_ready", false,-1);
        tracep->declBit(c+113,"ysyxSoCFull asic cpu cpu crossBar io_outAxi_wd_valid", false,-1);
        tracep->declQuad(c+100,"ysyxSoCFull asic cpu cpu crossBar io_outAxi_wd_bits_data", false,-1, 63,0);
        tracep->declBus(c+102,"ysyxSoCFull asic cpu cpu crossBar io_outAxi_wd_bits_strb", false,-1, 7,0);
        tracep->declBit(c+103,"ysyxSoCFull asic cpu cpu crossBar io_outAxi_wd_bits_last", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull asic cpu cpu crossBar io_outAxi_wr_ready", false,-1);
        tracep->declBit(c+19074,"ysyxSoCFull asic cpu cpu crossBar io_outAxi_wr_valid", false,-1);
        tracep->declBus(c+19075,"ysyxSoCFull asic cpu cpu crossBar io_outAxi_wr_bits_id", false,-1, 3,0);
        tracep->declBus(c+19076,"ysyxSoCFull asic cpu cpu crossBar io_outAxi_wr_bits_resp", false,-1, 1,0);
        tracep->declBit(c+114,"ysyxSoCFull asic cpu cpu crossBar io_outAxi_ra_ready", false,-1);
        tracep->declBit(c+115,"ysyxSoCFull asic cpu cpu crossBar io_outAxi_ra_valid", false,-1);
        tracep->declBus(c+20818,"ysyxSoCFull asic cpu cpu crossBar io_outAxi_ra_bits_id", false,-1, 3,0);
        tracep->declBus(c+106,"ysyxSoCFull asic cpu cpu crossBar io_outAxi_ra_bits_addr", false,-1, 31,0);
        tracep->declBus(c+107,"ysyxSoCFull asic cpu cpu crossBar io_outAxi_ra_bits_len", false,-1, 7,0);
        tracep->declBus(c+108,"ysyxSoCFull asic cpu cpu crossBar io_outAxi_ra_bits_size", false,-1, 2,0);
        tracep->declBus(c+109,"ysyxSoCFull asic cpu cpu crossBar io_outAxi_ra_bits_burst", false,-1, 1,0);
        tracep->declBit(c+116,"ysyxSoCFull asic cpu cpu crossBar io_outAxi_rd_ready", false,-1);
        tracep->declBit(c+19077,"ysyxSoCFull asic cpu cpu crossBar io_outAxi_rd_valid", false,-1);
        tracep->declBus(c+19078,"ysyxSoCFull asic cpu cpu crossBar io_outAxi_rd_bits_id", false,-1, 3,0);
        tracep->declQuad(c+19079,"ysyxSoCFull asic cpu cpu crossBar io_outAxi_rd_bits_data", false,-1, 63,0);
        tracep->declBus(c+19081,"ysyxSoCFull asic cpu cpu crossBar io_outAxi_rd_bits_resp", false,-1, 1,0);
        tracep->declBit(c+19082,"ysyxSoCFull asic cpu cpu crossBar io_outAxi_rd_bits_last", false,-1);
        tracep->declBit(c+3840,"ysyxSoCFull asic cpu cpu crossBar io_selectMem", false,-1);
        tracep->declBus(c+4872,"ysyxSoCFull asic cpu cpu crossBar state", false,-1, 3,0);
        tracep->declBit(c+4873,"ysyxSoCFull asic cpu cpu crossBar selectMem_r", false,-1);
        tracep->declBit(c+4874,"ysyxSoCFull asic cpu cpu crossBar memTrans", false,-1);
        tracep->declBit(c+19419,"ysyxSoCFull asic cpu cpu crossBar memDone", false,-1);
        tracep->declBit(c+4875,"ysyxSoCFull asic cpu cpu crossBar instTrans", false,-1);
        tracep->declBit(c+19420,"ysyxSoCFull asic cpu cpu crossBar instDone", false,-1);
        tracep->declBit(c+4876,"ysyxSoCFull asic cpu cpu crossBar flashTrans", false,-1);
        tracep->declBit(c+17188,"ysyxSoCFull asic cpu cpu crossBar flashDone", false,-1);
        tracep->declBit(c+4877,"ysyxSoCFull asic cpu cpu crossBar mmioTrans", false,-1);
        tracep->declBit(c+17189,"ysyxSoCFull asic cpu cpu crossBar mmioDone", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic cpu cpu fetchCrossbar clock", false,-1);
        tracep->declBit(c+18986,"ysyxSoCFull asic cpu cpu fetchCrossbar reset", false,-1);
        tracep->declBus(c+3551,"ysyxSoCFull asic cpu cpu fetchCrossbar io_instIO_addr", false,-1, 31,0);
        tracep->declQuad(c+3552,"ysyxSoCFull asic cpu cpu fetchCrossbar io_instIO_inst", false,-1, 63,0);
        tracep->declBit(c+3554,"ysyxSoCFull asic cpu cpu fetchCrossbar io_instIO_arvalid", false,-1);
        tracep->declBit(c+3555,"ysyxSoCFull asic cpu cpu fetchCrossbar io_instIO_rvalid", false,-1);
        tracep->declBus(c+3551,"ysyxSoCFull asic cpu cpu fetchCrossbar io_icRead_addr", false,-1, 31,0);
        tracep->declQuad(c+3815,"ysyxSoCFull asic cpu cpu fetchCrossbar io_icRead_inst", false,-1, 63,0);
        tracep->declBit(c+3817,"ysyxSoCFull asic cpu cpu fetchCrossbar io_icRead_arvalid", false,-1);
        tracep->declBit(c+3819,"ysyxSoCFull asic cpu cpu fetchCrossbar io_icRead_rvalid", false,-1);
        tracep->declBus(c+3551,"ysyxSoCFull asic cpu cpu fetchCrossbar io_flashRead_addr", false,-1, 31,0);
        tracep->declQuad(c+3880,"ysyxSoCFull asic cpu cpu fetchCrossbar io_flashRead_rdata", false,-1, 63,0);
        tracep->declBit(c+3882,"ysyxSoCFull asic cpu cpu fetchCrossbar io_flashRead_rvalid", false,-1);
        tracep->declBus(c+3883,"ysyxSoCFull asic cpu cpu fetchCrossbar io_flashRead_dc_mode", false,-1, 4,0);
        tracep->declBit(c+4878,"ysyxSoCFull asic cpu cpu fetchCrossbar pre_mem", false,-1);
        tracep->declBit(c+4879,"ysyxSoCFull asic cpu cpu fetchCrossbar inp_mem", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic cpu cpu split64to32 clock", false,-1);
        tracep->declBit(c+18986,"ysyxSoCFull asic cpu cpu split64to32 reset", false,-1);
        tracep->declBus(c+3551,"ysyxSoCFull asic cpu cpu split64to32 io_data_in_addr", false,-1, 31,0);
        tracep->declQuad(c+3880,"ysyxSoCFull asic cpu cpu split64to32 io_data_in_rdata", false,-1, 63,0);
        tracep->declBit(c+3882,"ysyxSoCFull asic cpu cpu split64to32 io_data_in_rvalid", false,-1);
        tracep->declBus(c+3883,"ysyxSoCFull asic cpu cpu split64to32 io_data_in_dc_mode", false,-1, 4,0);
        tracep->declBus(c+3860,"ysyxSoCFull asic cpu cpu split64to32 io_data_out_addr", false,-1, 31,0);
        tracep->declQuad(c+3861,"ysyxSoCFull asic cpu cpu split64to32 io_data_out_rdata", false,-1, 63,0);
        tracep->declBit(c+3863,"ysyxSoCFull asic cpu cpu split64to32 io_data_out_rvalid", false,-1);
        tracep->declBus(c+3864,"ysyxSoCFull asic cpu cpu split64to32 io_data_out_dc_mode", false,-1, 4,0);
        tracep->declBit(c+3865,"ysyxSoCFull asic cpu cpu split64to32 io_data_out_ready", false,-1);
        tracep->declBus(c+4880,"ysyxSoCFull asic cpu cpu split64to32 data_buf", false,-1, 31,0);
        tracep->declBus(c+4881,"ysyxSoCFull asic cpu cpu split64to32 addr_r", false,-1, 31,0);
        tracep->declBit(c+4882,"ysyxSoCFull asic cpu cpu split64to32 is_64", false,-1);
        tracep->declBit(c+4883,"ysyxSoCFull asic cpu cpu split64to32 busy", false,-1);
        tracep->declBit(c+4884,"ysyxSoCFull asic cpu cpu split64to32 state", false,-1);
        tracep->declBit(c+4885,"ysyxSoCFull asic cpu cpu split64to32 hs_out", false,-1);
        tracep->declBus(c+4886,"ysyxSoCFull asic cpu cpu split64to32 io_data_in_rdata_hi", false,-1, 31,0);
        tracep->declBus(c+4887,"ysyxSoCFull asic cpu cpu split64to32 io_data_out_addr_hi", false,-1, 28,0);
        tracep->declBit(c+20784,"ysyxSoCFull asic cpu cpu memCrossbar clock", false,-1);
        tracep->declBit(c+18986,"ysyxSoCFull asic cpu cpu memCrossbar reset", false,-1);
        tracep->declBus(c+3776,"ysyxSoCFull asic cpu cpu memCrossbar io_dataRW_addr", false,-1, 31,0);
        tracep->declQuad(c+3777,"ysyxSoCFull asic cpu cpu memCrossbar io_dataRW_rdata", false,-1, 63,0);
        tracep->declBit(c+3779,"ysyxSoCFull asic cpu cpu memCrossbar io_dataRW_rvalid", false,-1);
        tracep->declQuad(c+3780,"ysyxSoCFull asic cpu cpu memCrossbar io_dataRW_wdata", false,-1, 63,0);
        tracep->declBus(c+3782,"ysyxSoCFull asic cpu cpu memCrossbar io_dataRW_dc_mode", false,-1, 4,0);
        tracep->declBus(c+3783,"ysyxSoCFull asic cpu cpu memCrossbar io_dataRW_amo", false,-1, 4,0);
        tracep->declBit(c+3784,"ysyxSoCFull asic cpu cpu memCrossbar io_dataRW_ready", false,-1);
        tracep->declBus(c+3776,"ysyxSoCFull asic cpu cpu memCrossbar io_mmio_addr", false,-1, 31,0);
        tracep->declQuad(c+3841,"ysyxSoCFull asic cpu cpu memCrossbar io_mmio_rdata", false,-1, 63,0);
        tracep->declBit(c+3843,"ysyxSoCFull asic cpu cpu memCrossbar io_mmio_rvalid", false,-1);
        tracep->declQuad(c+3780,"ysyxSoCFull asic cpu cpu memCrossbar io_mmio_wdata", false,-1, 63,0);
        tracep->declBus(c+3844,"ysyxSoCFull asic cpu cpu memCrossbar io_mmio_dc_mode", false,-1, 4,0);
        tracep->declBit(c+3845,"ysyxSoCFull asic cpu cpu memCrossbar io_mmio_ready", false,-1);
        tracep->declBus(c+3776,"ysyxSoCFull asic cpu cpu memCrossbar io_dcRW_addr", false,-1, 31,0);
        tracep->declQuad(c+3832,"ysyxSoCFull asic cpu cpu memCrossbar io_dcRW_rdata", false,-1, 63,0);
        tracep->declBit(c+3884,"ysyxSoCFull asic cpu cpu memCrossbar io_dcRW_rvalid", false,-1);
        tracep->declQuad(c+3780,"ysyxSoCFull asic cpu cpu memCrossbar io_dcRW_wdata", false,-1, 63,0);
        tracep->declBus(c+3885,"ysyxSoCFull asic cpu cpu memCrossbar io_dcRW_dc_mode", false,-1, 4,0);
        tracep->declBus(c+3783,"ysyxSoCFull asic cpu cpu memCrossbar io_dcRW_amo", false,-1, 4,0);
        tracep->declBit(c+3886,"ysyxSoCFull asic cpu cpu memCrossbar io_dcRW_ready", false,-1);
        tracep->declBus(c+3776,"ysyxSoCFull asic cpu cpu memCrossbar io_clintIO_addr", false,-1, 31,0);
        tracep->declQuad(c+3887,"ysyxSoCFull asic cpu cpu memCrossbar io_clintIO_rdata", false,-1, 63,0);
        tracep->declQuad(c+3780,"ysyxSoCFull asic cpu cpu memCrossbar io_clintIO_wdata", false,-1, 63,0);
        tracep->declBit(c+3889,"ysyxSoCFull asic cpu cpu memCrossbar io_clintIO_wvalid", false,-1);
        tracep->declBus(c+3776,"ysyxSoCFull asic cpu cpu memCrossbar io_plicIO_addr", false,-1, 31,0);
        tracep->declQuad(c+3890,"ysyxSoCFull asic cpu cpu memCrossbar io_plicIO_rdata", false,-1, 63,0);
        tracep->declQuad(c+3780,"ysyxSoCFull asic cpu cpu memCrossbar io_plicIO_wdata", false,-1, 63,0);
        tracep->declBit(c+3892,"ysyxSoCFull asic cpu cpu memCrossbar io_plicIO_wvalid", false,-1);
        tracep->declBit(c+3893,"ysyxSoCFull asic cpu cpu memCrossbar io_plicIO_arvalid", false,-1);
        tracep->declBus(c+4888,"ysyxSoCFull asic cpu cpu memCrossbar pre_type", false,-1, 1,0);
        tracep->declQuad(c+4889,"ysyxSoCFull asic cpu cpu memCrossbar data_r", false,-1, 63,0);
        tracep->declBit(c+4891,"ysyxSoCFull asic cpu cpu memCrossbar data_valid", false,-1);
        tracep->declBit(c+4892,"ysyxSoCFull asic cpu cpu memCrossbar is_clint", false,-1);
        tracep->declBit(c+4893,"ysyxSoCFull asic cpu cpu memCrossbar is_plic", false,-1);
        tracep->declBit(c+4894,"ysyxSoCFull asic cpu cpu memCrossbar inp_mem", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic cpu cpu tlb_if clock", false,-1);
        tracep->declBit(c+18986,"ysyxSoCFull asic cpu cpu tlb_if reset", false,-1);
        tracep->declQuad(c+3556,"ysyxSoCFull asic cpu cpu tlb_if io_va2pa_vaddr", false,-1, 63,0);
        tracep->declBit(c+3558,"ysyxSoCFull asic cpu cpu tlb_if io_va2pa_vvalid", false,-1);
        tracep->declBit(c+3894,"ysyxSoCFull asic cpu cpu tlb_if io_va2pa_ready", false,-1);
        tracep->declBus(c+3559,"ysyxSoCFull asic cpu cpu tlb_if io_va2pa_paddr", false,-1, 31,0);
        tracep->declBit(c+3560,"ysyxSoCFull asic cpu cpu tlb_if io_va2pa_pvalid", false,-1);
        tracep->declQuad(c+3561,"ysyxSoCFull asic cpu cpu tlb_if io_va2pa_tlb_excep_cause", false,-1, 63,0);
        tracep->declQuad(c+3563,"ysyxSoCFull asic cpu cpu tlb_if io_va2pa_tlb_excep_tval", false,-1, 63,0);
        tracep->declBit(c+3565,"ysyxSoCFull asic cpu cpu tlb_if io_va2pa_tlb_excep_en", false,-1);
        tracep->declBus(c+3631,"ysyxSoCFull asic cpu cpu tlb_if io_mmuState_priv", false,-1, 1,0);
        tracep->declQuad(c+3801,"ysyxSoCFull asic cpu cpu tlb_if io_mmuState_mstatus", false,-1, 63,0);
        tracep->declQuad(c+3803,"ysyxSoCFull asic cpu cpu tlb_if io_mmuState_satp", false,-1, 63,0);
        tracep->declBit(c+3799,"ysyxSoCFull asic cpu cpu tlb_if io_flush", false,-1);
        tracep->declBus(c+3895,"ysyxSoCFull asic cpu cpu tlb_if io_dcacheRW_addr", false,-1, 31,0);
        tracep->declQuad(c+3832,"ysyxSoCFull asic cpu cpu tlb_if io_dcacheRW_rdata", false,-1, 63,0);
        tracep->declBit(c+3896,"ysyxSoCFull asic cpu cpu tlb_if io_dcacheRW_rvalid", false,-1);
        tracep->declQuad(c+3897,"ysyxSoCFull asic cpu cpu tlb_if io_dcacheRW_wdata", false,-1, 63,0);
        tracep->declBus(c+3899,"ysyxSoCFull asic cpu cpu tlb_if io_dcacheRW_dc_mode", false,-1, 4,0);
        tracep->declBit(c+3900,"ysyxSoCFull asic cpu cpu tlb_if io_dcacheRW_ready", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic cpu cpu tlb_if select_prng_clock", false,-1);
        tracep->declBit(c+18986,"ysyxSoCFull asic cpu cpu tlb_if select_prng_reset", false,-1);
        tracep->declBit(c+4895,"ysyxSoCFull asic cpu cpu tlb_if select_prng_io_out_0", false,-1);
        tracep->declBit(c+4896,"ysyxSoCFull asic cpu cpu tlb_if select_prng_io_out_1", false,-1);
        tracep->declBit(c+4897,"ysyxSoCFull asic cpu cpu tlb_if select_prng_io_out_2", false,-1);
        tracep->declBit(c+4898,"ysyxSoCFull asic cpu cpu tlb_if select_prng_io_out_3", false,-1);
        tracep->declQuad(c+4899,"ysyxSoCFull asic cpu cpu tlb_if tag_0", false,-1, 51,0);
        tracep->declQuad(c+4901,"ysyxSoCFull asic cpu cpu tlb_if tag_1", false,-1, 51,0);
        tracep->declQuad(c+4903,"ysyxSoCFull asic cpu cpu tlb_if tag_2", false,-1, 51,0);
        tracep->declQuad(c+4905,"ysyxSoCFull asic cpu cpu tlb_if tag_3", false,-1, 51,0);
        tracep->declQuad(c+4907,"ysyxSoCFull asic cpu cpu tlb_if tag_4", false,-1, 51,0);
        tracep->declQuad(c+4909,"ysyxSoCFull asic cpu cpu tlb_if tag_5", false,-1, 51,0);
        tracep->declQuad(c+4911,"ysyxSoCFull asic cpu cpu tlb_if tag_6", false,-1, 51,0);
        tracep->declQuad(c+4913,"ysyxSoCFull asic cpu cpu tlb_if tag_7", false,-1, 51,0);
        tracep->declQuad(c+4915,"ysyxSoCFull asic cpu cpu tlb_if tag_8", false,-1, 51,0);
        tracep->declQuad(c+4917,"ysyxSoCFull asic cpu cpu tlb_if tag_9", false,-1, 51,0);
        tracep->declQuad(c+4919,"ysyxSoCFull asic cpu cpu tlb_if tag_10", false,-1, 51,0);
        tracep->declQuad(c+4921,"ysyxSoCFull asic cpu cpu tlb_if tag_11", false,-1, 51,0);
        tracep->declQuad(c+4923,"ysyxSoCFull asic cpu cpu tlb_if tag_12", false,-1, 51,0);
        tracep->declQuad(c+4925,"ysyxSoCFull asic cpu cpu tlb_if tag_13", false,-1, 51,0);
        tracep->declQuad(c+4927,"ysyxSoCFull asic cpu cpu tlb_if tag_14", false,-1, 51,0);
        tracep->declQuad(c+4929,"ysyxSoCFull asic cpu cpu tlb_if tag_15", false,-1, 51,0);
        tracep->declBus(c+4931,"ysyxSoCFull asic cpu cpu tlb_if paddr_0", false,-1, 19,0);
        tracep->declBus(c+4932,"ysyxSoCFull asic cpu cpu tlb_if paddr_1", false,-1, 19,0);
        tracep->declBus(c+4933,"ysyxSoCFull asic cpu cpu tlb_if paddr_2", false,-1, 19,0);
        tracep->declBus(c+4934,"ysyxSoCFull asic cpu cpu tlb_if paddr_3", false,-1, 19,0);
        tracep->declBus(c+4935,"ysyxSoCFull asic cpu cpu tlb_if paddr_4", false,-1, 19,0);
        tracep->declBus(c+4936,"ysyxSoCFull asic cpu cpu tlb_if paddr_5", false,-1, 19,0);
        tracep->declBus(c+4937,"ysyxSoCFull asic cpu cpu tlb_if paddr_6", false,-1, 19,0);
        tracep->declBus(c+4938,"ysyxSoCFull asic cpu cpu tlb_if paddr_7", false,-1, 19,0);
        tracep->declBus(c+4939,"ysyxSoCFull asic cpu cpu tlb_if paddr_8", false,-1, 19,0);
        tracep->declBus(c+4940,"ysyxSoCFull asic cpu cpu tlb_if paddr_9", false,-1, 19,0);
        tracep->declBus(c+4941,"ysyxSoCFull asic cpu cpu tlb_if paddr_10", false,-1, 19,0);
        tracep->declBus(c+4942,"ysyxSoCFull asic cpu cpu tlb_if paddr_11", false,-1, 19,0);
        tracep->declBus(c+4943,"ysyxSoCFull asic cpu cpu tlb_if paddr_12", false,-1, 19,0);
        tracep->declBus(c+4944,"ysyxSoCFull asic cpu cpu tlb_if paddr_13", false,-1, 19,0);
        tracep->declBus(c+4945,"ysyxSoCFull asic cpu cpu tlb_if paddr_14", false,-1, 19,0);
        tracep->declBus(c+4946,"ysyxSoCFull asic cpu cpu tlb_if paddr_15", false,-1, 19,0);
        tracep->declBus(c+4947,"ysyxSoCFull asic cpu cpu tlb_if info_0", false,-1, 9,0);
        tracep->declBus(c+4948,"ysyxSoCFull asic cpu cpu tlb_if info_1", false,-1, 9,0);
        tracep->declBus(c+4949,"ysyxSoCFull asic cpu cpu tlb_if info_2", false,-1, 9,0);
        tracep->declBus(c+4950,"ysyxSoCFull asic cpu cpu tlb_if info_3", false,-1, 9,0);
        tracep->declBus(c+4951,"ysyxSoCFull asic cpu cpu tlb_if info_4", false,-1, 9,0);
        tracep->declBus(c+4952,"ysyxSoCFull asic cpu cpu tlb_if info_5", false,-1, 9,0);
        tracep->declBus(c+4953,"ysyxSoCFull asic cpu cpu tlb_if info_6", false,-1, 9,0);
        tracep->declBus(c+4954,"ysyxSoCFull asic cpu cpu tlb_if info_7", false,-1, 9,0);
        tracep->declBus(c+4955,"ysyxSoCFull asic cpu cpu tlb_if info_8", false,-1, 9,0);
        tracep->declBus(c+4956,"ysyxSoCFull asic cpu cpu tlb_if info_9", false,-1, 9,0);
        tracep->declBus(c+4957,"ysyxSoCFull asic cpu cpu tlb_if info_10", false,-1, 9,0);
        tracep->declBus(c+4958,"ysyxSoCFull asic cpu cpu tlb_if info_11", false,-1, 9,0);
        tracep->declBus(c+4959,"ysyxSoCFull asic cpu cpu tlb_if info_12", false,-1, 9,0);
        tracep->declBus(c+4960,"ysyxSoCFull asic cpu cpu tlb_if info_13", false,-1, 9,0);
        tracep->declBus(c+4961,"ysyxSoCFull asic cpu cpu tlb_if info_14", false,-1, 9,0);
        tracep->declBus(c+4962,"ysyxSoCFull asic cpu cpu tlb_if info_15", false,-1, 9,0);
        tracep->declBus(c+4963,"ysyxSoCFull asic cpu cpu tlb_if pte_addr_0", false,-1, 31,0);
        tracep->declBus(c+4964,"ysyxSoCFull asic cpu cpu tlb_if pte_addr_1", false,-1, 31,0);
        tracep->declBus(c+4965,"ysyxSoCFull asic cpu cpu tlb_if pte_addr_2", false,-1, 31,0);
        tracep->declBus(c+4966,"ysyxSoCFull asic cpu cpu tlb_if pte_addr_3", false,-1, 31,0);
        tracep->declBus(c+4967,"ysyxSoCFull asic cpu cpu tlb_if pte_addr_4", false,-1, 31,0);
        tracep->declBus(c+4968,"ysyxSoCFull asic cpu cpu tlb_if pte_addr_5", false,-1, 31,0);
        tracep->declBus(c+4969,"ysyxSoCFull asic cpu cpu tlb_if pte_addr_6", false,-1, 31,0);
        tracep->declBus(c+4970,"ysyxSoCFull asic cpu cpu tlb_if pte_addr_7", false,-1, 31,0);
        tracep->declBus(c+4971,"ysyxSoCFull asic cpu cpu tlb_if pte_addr_8", false,-1, 31,0);
        tracep->declBus(c+4972,"ysyxSoCFull asic cpu cpu tlb_if pte_addr_9", false,-1, 31,0);
        tracep->declBus(c+4973,"ysyxSoCFull asic cpu cpu tlb_if pte_addr_10", false,-1, 31,0);
        tracep->declBus(c+4974,"ysyxSoCFull asic cpu cpu tlb_if pte_addr_11", false,-1, 31,0);
        tracep->declBus(c+4975,"ysyxSoCFull asic cpu cpu tlb_if pte_addr_12", false,-1, 31,0);
        tracep->declBus(c+4976,"ysyxSoCFull asic cpu cpu tlb_if pte_addr_13", false,-1, 31,0);
        tracep->declBus(c+4977,"ysyxSoCFull asic cpu cpu tlb_if pte_addr_14", false,-1, 31,0);
        tracep->declBus(c+4978,"ysyxSoCFull asic cpu cpu tlb_if pte_addr_15", false,-1, 31,0);
        tracep->declBus(c+4979,"ysyxSoCFull asic cpu cpu tlb_if pte_level_0", false,-1, 1,0);
        tracep->declBus(c+4980,"ysyxSoCFull asic cpu cpu tlb_if pte_level_1", false,-1, 1,0);
        tracep->declBus(c+4981,"ysyxSoCFull asic cpu cpu tlb_if pte_level_2", false,-1, 1,0);
        tracep->declBus(c+4982,"ysyxSoCFull asic cpu cpu tlb_if pte_level_3", false,-1, 1,0);
        tracep->declBus(c+4983,"ysyxSoCFull asic cpu cpu tlb_if pte_level_4", false,-1, 1,0);
        tracep->declBus(c+4984,"ysyxSoCFull asic cpu cpu tlb_if pte_level_5", false,-1, 1,0);
        tracep->declBus(c+4985,"ysyxSoCFull asic cpu cpu tlb_if pte_level_6", false,-1, 1,0);
        tracep->declBus(c+4986,"ysyxSoCFull asic cpu cpu tlb_if pte_level_7", false,-1, 1,0);
        tracep->declBus(c+4987,"ysyxSoCFull asic cpu cpu tlb_if pte_level_8", false,-1, 1,0);
        tracep->declBus(c+4988,"ysyxSoCFull asic cpu cpu tlb_if pte_level_9", false,-1, 1,0);
        tracep->declBus(c+4989,"ysyxSoCFull asic cpu cpu tlb_if pte_level_10", false,-1, 1,0);
        tracep->declBus(c+4990,"ysyxSoCFull asic cpu cpu tlb_if pte_level_11", false,-1, 1,0);
        tracep->declBus(c+4991,"ysyxSoCFull asic cpu cpu tlb_if pte_level_12", false,-1, 1,0);
        tracep->declBus(c+4992,"ysyxSoCFull asic cpu cpu tlb_if pte_level_13", false,-1, 1,0);
        tracep->declBus(c+4993,"ysyxSoCFull asic cpu cpu tlb_if pte_level_14", false,-1, 1,0);
        tracep->declBus(c+4994,"ysyxSoCFull asic cpu cpu tlb_if pte_level_15", false,-1, 1,0);
        tracep->declBit(c+4995,"ysyxSoCFull asic cpu cpu tlb_if valid_0", false,-1);
        tracep->declBit(c+4996,"ysyxSoCFull asic cpu cpu tlb_if valid_1", false,-1);
        tracep->declBit(c+4997,"ysyxSoCFull asic cpu cpu tlb_if valid_2", false,-1);
        tracep->declBit(c+4998,"ysyxSoCFull asic cpu cpu tlb_if valid_3", false,-1);
        tracep->declBit(c+4999,"ysyxSoCFull asic cpu cpu tlb_if valid_4", false,-1);
        tracep->declBit(c+5000,"ysyxSoCFull asic cpu cpu tlb_if valid_5", false,-1);
        tracep->declBit(c+5001,"ysyxSoCFull asic cpu cpu tlb_if valid_6", false,-1);
        tracep->declBit(c+5002,"ysyxSoCFull asic cpu cpu tlb_if valid_7", false,-1);
        tracep->declBit(c+5003,"ysyxSoCFull asic cpu cpu tlb_if valid_8", false,-1);
        tracep->declBit(c+5004,"ysyxSoCFull asic cpu cpu tlb_if valid_9", false,-1);
        tracep->declBit(c+5005,"ysyxSoCFull asic cpu cpu tlb_if valid_10", false,-1);
        tracep->declBit(c+5006,"ysyxSoCFull asic cpu cpu tlb_if valid_11", false,-1);
        tracep->declBit(c+5007,"ysyxSoCFull asic cpu cpu tlb_if valid_12", false,-1);
        tracep->declBit(c+5008,"ysyxSoCFull asic cpu cpu tlb_if valid_13", false,-1);
        tracep->declBit(c+5009,"ysyxSoCFull asic cpu cpu tlb_if valid_14", false,-1);
        tracep->declBit(c+5010,"ysyxSoCFull asic cpu cpu tlb_if valid_15", false,-1);
        tracep->declQuad(c+5011,"ysyxSoCFull asic cpu cpu tlb_if pre_addr", false,-1, 63,0);
        tracep->declBus(c+3895,"ysyxSoCFull asic cpu cpu tlb_if pte_addr_r", false,-1, 31,0);
        tracep->declQuad(c+3897,"ysyxSoCFull asic cpu cpu tlb_if wpte_data_r", false,-1, 63,0);
        tracep->declBus(c+3899,"ysyxSoCFull asic cpu cpu tlb_if dc_mode_r", false,-1, 4,0);
        tracep->declBit(c+3560,"ysyxSoCFull asic cpu cpu tlb_if out_valid_r", false,-1);
        tracep->declBus(c+3559,"ysyxSoCFull asic cpu cpu tlb_if out_paddr_r", false,-1, 31,0);
        tracep->declQuad(c+3561,"ysyxSoCFull asic cpu cpu tlb_if out_excep_r_cause", false,-1, 63,0);
        tracep->declQuad(c+3563,"ysyxSoCFull asic cpu cpu tlb_if out_excep_r_tval", false,-1, 63,0);
        tracep->declBit(c+3565,"ysyxSoCFull asic cpu cpu tlb_if out_excep_r_en", false,-1);
        tracep->declQuad(c+5013,"ysyxSoCFull asic cpu cpu tlb_if inp_tag", false,-1, 51,0);
        tracep->declBus(c+5015,"ysyxSoCFull asic cpu cpu tlb_if mmuMode", false,-1, 3,0);
        tracep->declBit(c+5016,"ysyxSoCFull asic cpu cpu tlb_if is_Sv39", false,-1);
        tracep->declQuad(c+5017,"ysyxSoCFull asic cpu cpu tlb_if tlb_tag_mask", false,-1, 51,0);
        tracep->declQuad(c+5019,"ysyxSoCFull asic cpu cpu tlb_if tlb_tag_mask_1", false,-1, 51,0);
        tracep->declQuad(c+5021,"ysyxSoCFull asic cpu cpu tlb_if tlb_tag_mask_2", false,-1, 51,0);
        tracep->declQuad(c+5023,"ysyxSoCFull asic cpu cpu tlb_if tlb_tag_mask_3", false,-1, 51,0);
        tracep->declQuad(c+5025,"ysyxSoCFull asic cpu cpu tlb_if tlb_tag_mask_4", false,-1, 51,0);
        tracep->declQuad(c+5027,"ysyxSoCFull asic cpu cpu tlb_if tlb_tag_mask_5", false,-1, 51,0);
        tracep->declQuad(c+5029,"ysyxSoCFull asic cpu cpu tlb_if tlb_tag_mask_6", false,-1, 51,0);
        tracep->declQuad(c+5031,"ysyxSoCFull asic cpu cpu tlb_if tlb_tag_mask_7", false,-1, 51,0);
        tracep->declQuad(c+5033,"ysyxSoCFull asic cpu cpu tlb_if tlb_tag_mask_8", false,-1, 51,0);
        tracep->declQuad(c+5035,"ysyxSoCFull asic cpu cpu tlb_if tlb_tag_mask_9", false,-1, 51,0);
        tracep->declQuad(c+5037,"ysyxSoCFull asic cpu cpu tlb_if tlb_tag_mask_10", false,-1, 51,0);
        tracep->declQuad(c+5039,"ysyxSoCFull asic cpu cpu tlb_if tlb_tag_mask_11", false,-1, 51,0);
        tracep->declQuad(c+5041,"ysyxSoCFull asic cpu cpu tlb_if tlb_tag_mask_12", false,-1, 51,0);
        tracep->declQuad(c+5043,"ysyxSoCFull asic cpu cpu tlb_if tlb_tag_mask_13", false,-1, 51,0);
        tracep->declQuad(c+5045,"ysyxSoCFull asic cpu cpu tlb_if tlb_tag_mask_14", false,-1, 51,0);
        tracep->declQuad(c+5047,"ysyxSoCFull asic cpu cpu tlb_if tlb_tag_mask_15", false,-1, 51,0);
        tracep->declBit(c+5049,"ysyxSoCFull asic cpu cpu tlb_if tlbMsg_tlbHit", false,-1);
        tracep->declBus(c+5050,"ysyxSoCFull asic cpu cpu tlb_if tlbMsg_tlbPa", false,-1, 19,0);
        tracep->declBus(c+5051,"ysyxSoCFull asic cpu cpu tlb_if tlbMsg_tlbInfo", false,-1, 9,0);
        tracep->declBus(c+5052,"ysyxSoCFull asic cpu cpu tlb_if tlbMsg_tlbPteAddr", false,-1, 31,0);
        tracep->declBus(c+5053,"ysyxSoCFull asic cpu cpu tlb_if tlbMsg_tlbIdx", false,-1, 3,0);
        tracep->declBus(c+5054,"ysyxSoCFull asic cpu cpu tlb_if tlbMsg_tlbLevel", false,-1, 1,0);
        tracep->declBus(c+5055,"ysyxSoCFull asic cpu cpu tlb_if state", false,-1, 1,0);
        tracep->declBit(c+5056,"ysyxSoCFull asic cpu cpu tlb_if flush_r", false,-1);
        tracep->declBit(c+5057,"ysyxSoCFull asic cpu cpu tlb_if handshake", false,-1);
        tracep->declBus(c+5058,"ysyxSoCFull asic cpu cpu tlb_if m_type_r", false,-1, 1,0);
        tracep->declBus(c+5059,"ysyxSoCFull asic cpu cpu tlb_if cur_m_type", false,-1, 1,0);
        tracep->declBus(c+5060,"ysyxSoCFull asic cpu cpu tlb_if ad", false,-1, 9,0);
        tracep->declBit(c+5061,"ysyxSoCFull asic cpu cpu tlb_if dc_hand", false,-1);
        tracep->declBit(c+5062,"ysyxSoCFull asic cpu cpu tlb_if tlb_high_legal", false,-1);
        tracep->declBit(c+5063,"ysyxSoCFull asic cpu cpu tlb_if tlb_access_illegal", false,-1);
        tracep->declBus(c+5064,"ysyxSoCFull asic cpu cpu tlb_if select", false,-1, 3,0);
        tracep->declBus(c+5065,"ysyxSoCFull asic cpu cpu tlb_if select_r", false,-1, 3,0);
        tracep->declBus(c+5066,"ysyxSoCFull asic cpu cpu tlb_if offset", false,-1, 7,0);
        tracep->declBus(c+5067,"ysyxSoCFull asic cpu cpu tlb_if level", false,-1, 1,0);
        tracep->declBit(c+5068,"ysyxSoCFull asic cpu cpu tlb_if wpte_hs_r", false,-1);
        tracep->declQuad(c+5069,"ysyxSoCFull asic cpu cpu tlb_if paddr_mask_hi", false,-1, 51,0);
        tracep->declQuad(c+5071,"ysyxSoCFull asic cpu cpu tlb_if paddr_mask", false,-1, 63,0);
        tracep->declBus(c+5073,"ysyxSoCFull asic cpu cpu tlb_if wpte_data_r_lo", false,-1, 9,0);
        tracep->declQuad(c+5074,"ysyxSoCFull asic cpu cpu tlb_if pte_addr_r_hi_hi", false,-1, 43,0);
        tracep->declBus(c+5076,"ysyxSoCFull asic cpu cpu tlb_if pte_addr_r_hi_lo", false,-1, 8,0);
        tracep->declQuad(c+5077,"ysyxSoCFull asic cpu cpu tlb_if pte_addr_r_hi_hi_1", false,-1, 43,0);
        tracep->declBus(c+5079,"ysyxSoCFull asic cpu cpu tlb_if pte_addr_r_hi_lo_1", false,-1, 8,0);
        tracep->declQuad(c+5080,"ysyxSoCFull asic cpu cpu tlb_if ppn_mask", false,-1, 51,0);
        tracep->declQuad(c+5082,"ysyxSoCFull asic cpu cpu tlb_if update_pa", false,-1, 51,0);
        tracep->declBit(c+20784,"ysyxSoCFull asic cpu cpu tlb_if select_prng clock", false,-1);
        tracep->declBit(c+18986,"ysyxSoCFull asic cpu cpu tlb_if select_prng reset", false,-1);
        tracep->declBit(c+4895,"ysyxSoCFull asic cpu cpu tlb_if select_prng io_out_0", false,-1);
        tracep->declBit(c+4896,"ysyxSoCFull asic cpu cpu tlb_if select_prng io_out_1", false,-1);
        tracep->declBit(c+4897,"ysyxSoCFull asic cpu cpu tlb_if select_prng io_out_2", false,-1);
        tracep->declBit(c+4898,"ysyxSoCFull asic cpu cpu tlb_if select_prng io_out_3", false,-1);
        tracep->declBit(c+4895,"ysyxSoCFull asic cpu cpu tlb_if select_prng state_0", false,-1);
        tracep->declBit(c+4896,"ysyxSoCFull asic cpu cpu tlb_if select_prng state_1", false,-1);
        tracep->declBit(c+4897,"ysyxSoCFull asic cpu cpu tlb_if select_prng state_2", false,-1);
        tracep->declBit(c+4898,"ysyxSoCFull asic cpu cpu tlb_if select_prng state_3", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic cpu cpu tlb_mem clock", false,-1);
        tracep->declBit(c+18986,"ysyxSoCFull asic cpu cpu tlb_mem reset", false,-1);
        tracep->declQuad(c+3785,"ysyxSoCFull asic cpu cpu tlb_mem io_va2pa_vaddr", false,-1, 63,0);
        tracep->declBit(c+3787,"ysyxSoCFull asic cpu cpu tlb_mem io_va2pa_vvalid", false,-1);
        tracep->declBus(c+3788,"ysyxSoCFull asic cpu cpu tlb_mem io_va2pa_m_type", false,-1, 1,0);
        tracep->declBit(c+3901,"ysyxSoCFull asic cpu cpu tlb_mem io_va2pa_ready", false,-1);
        tracep->declBus(c+3789,"ysyxSoCFull asic cpu cpu tlb_mem io_va2pa_paddr", false,-1, 31,0);
        tracep->declBit(c+3790,"ysyxSoCFull asic cpu cpu tlb_mem io_va2pa_pvalid", false,-1);
        tracep->declQuad(c+3791,"ysyxSoCFull asic cpu cpu tlb_mem io_va2pa_tlb_excep_cause", false,-1, 63,0);
        tracep->declQuad(c+3793,"ysyxSoCFull asic cpu cpu tlb_mem io_va2pa_tlb_excep_tval", false,-1, 63,0);
        tracep->declBit(c+3795,"ysyxSoCFull asic cpu cpu tlb_mem io_va2pa_tlb_excep_en", false,-1);
        tracep->declBus(c+3631,"ysyxSoCFull asic cpu cpu tlb_mem io_mmuState_priv", false,-1, 1,0);
        tracep->declQuad(c+3801,"ysyxSoCFull asic cpu cpu tlb_mem io_mmuState_mstatus", false,-1, 63,0);
        tracep->declQuad(c+3803,"ysyxSoCFull asic cpu cpu tlb_mem io_mmuState_satp", false,-1, 63,0);
        tracep->declBit(c+3799,"ysyxSoCFull asic cpu cpu tlb_mem io_flush", false,-1);
        tracep->declBus(c+3902,"ysyxSoCFull asic cpu cpu tlb_mem io_dcacheRW_addr", false,-1, 31,0);
        tracep->declQuad(c+3832,"ysyxSoCFull asic cpu cpu tlb_mem io_dcacheRW_rdata", false,-1, 63,0);
        tracep->declBit(c+3903,"ysyxSoCFull asic cpu cpu tlb_mem io_dcacheRW_rvalid", false,-1);
        tracep->declQuad(c+3904,"ysyxSoCFull asic cpu cpu tlb_mem io_dcacheRW_wdata", false,-1, 63,0);
        tracep->declBus(c+3906,"ysyxSoCFull asic cpu cpu tlb_mem io_dcacheRW_dc_mode", false,-1, 4,0);
        tracep->declBit(c+3907,"ysyxSoCFull asic cpu cpu tlb_mem io_dcacheRW_ready", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic cpu cpu tlb_mem select_prng_clock", false,-1);
        tracep->declBit(c+18986,"ysyxSoCFull asic cpu cpu tlb_mem select_prng_reset", false,-1);
        tracep->declBit(c+5084,"ysyxSoCFull asic cpu cpu tlb_mem select_prng_io_out_0", false,-1);
        tracep->declBit(c+5085,"ysyxSoCFull asic cpu cpu tlb_mem select_prng_io_out_1", false,-1);
        tracep->declBit(c+5086,"ysyxSoCFull asic cpu cpu tlb_mem select_prng_io_out_2", false,-1);
        tracep->declBit(c+5087,"ysyxSoCFull asic cpu cpu tlb_mem select_prng_io_out_3", false,-1);
        tracep->declQuad(c+5088,"ysyxSoCFull asic cpu cpu tlb_mem tag_0", false,-1, 51,0);
        tracep->declQuad(c+5090,"ysyxSoCFull asic cpu cpu tlb_mem tag_1", false,-1, 51,0);
        tracep->declQuad(c+5092,"ysyxSoCFull asic cpu cpu tlb_mem tag_2", false,-1, 51,0);
        tracep->declQuad(c+5094,"ysyxSoCFull asic cpu cpu tlb_mem tag_3", false,-1, 51,0);
        tracep->declQuad(c+5096,"ysyxSoCFull asic cpu cpu tlb_mem tag_4", false,-1, 51,0);
        tracep->declQuad(c+5098,"ysyxSoCFull asic cpu cpu tlb_mem tag_5", false,-1, 51,0);
        tracep->declQuad(c+5100,"ysyxSoCFull asic cpu cpu tlb_mem tag_6", false,-1, 51,0);
        tracep->declQuad(c+5102,"ysyxSoCFull asic cpu cpu tlb_mem tag_7", false,-1, 51,0);
        tracep->declQuad(c+5104,"ysyxSoCFull asic cpu cpu tlb_mem tag_8", false,-1, 51,0);
        tracep->declQuad(c+5106,"ysyxSoCFull asic cpu cpu tlb_mem tag_9", false,-1, 51,0);
        tracep->declQuad(c+5108,"ysyxSoCFull asic cpu cpu tlb_mem tag_10", false,-1, 51,0);
        tracep->declQuad(c+5110,"ysyxSoCFull asic cpu cpu tlb_mem tag_11", false,-1, 51,0);
        tracep->declQuad(c+5112,"ysyxSoCFull asic cpu cpu tlb_mem tag_12", false,-1, 51,0);
        tracep->declQuad(c+5114,"ysyxSoCFull asic cpu cpu tlb_mem tag_13", false,-1, 51,0);
        tracep->declQuad(c+5116,"ysyxSoCFull asic cpu cpu tlb_mem tag_14", false,-1, 51,0);
        tracep->declQuad(c+5118,"ysyxSoCFull asic cpu cpu tlb_mem tag_15", false,-1, 51,0);
        tracep->declBus(c+5120,"ysyxSoCFull asic cpu cpu tlb_mem paddr_0", false,-1, 19,0);
        tracep->declBus(c+5121,"ysyxSoCFull asic cpu cpu tlb_mem paddr_1", false,-1, 19,0);
        tracep->declBus(c+5122,"ysyxSoCFull asic cpu cpu tlb_mem paddr_2", false,-1, 19,0);
        tracep->declBus(c+5123,"ysyxSoCFull asic cpu cpu tlb_mem paddr_3", false,-1, 19,0);
        tracep->declBus(c+5124,"ysyxSoCFull asic cpu cpu tlb_mem paddr_4", false,-1, 19,0);
        tracep->declBus(c+5125,"ysyxSoCFull asic cpu cpu tlb_mem paddr_5", false,-1, 19,0);
        tracep->declBus(c+5126,"ysyxSoCFull asic cpu cpu tlb_mem paddr_6", false,-1, 19,0);
        tracep->declBus(c+5127,"ysyxSoCFull asic cpu cpu tlb_mem paddr_7", false,-1, 19,0);
        tracep->declBus(c+5128,"ysyxSoCFull asic cpu cpu tlb_mem paddr_8", false,-1, 19,0);
        tracep->declBus(c+5129,"ysyxSoCFull asic cpu cpu tlb_mem paddr_9", false,-1, 19,0);
        tracep->declBus(c+5130,"ysyxSoCFull asic cpu cpu tlb_mem paddr_10", false,-1, 19,0);
        tracep->declBus(c+5131,"ysyxSoCFull asic cpu cpu tlb_mem paddr_11", false,-1, 19,0);
        tracep->declBus(c+5132,"ysyxSoCFull asic cpu cpu tlb_mem paddr_12", false,-1, 19,0);
        tracep->declBus(c+5133,"ysyxSoCFull asic cpu cpu tlb_mem paddr_13", false,-1, 19,0);
        tracep->declBus(c+5134,"ysyxSoCFull asic cpu cpu tlb_mem paddr_14", false,-1, 19,0);
        tracep->declBus(c+5135,"ysyxSoCFull asic cpu cpu tlb_mem paddr_15", false,-1, 19,0);
        tracep->declBus(c+5136,"ysyxSoCFull asic cpu cpu tlb_mem info_0", false,-1, 9,0);
        tracep->declBus(c+5137,"ysyxSoCFull asic cpu cpu tlb_mem info_1", false,-1, 9,0);
        tracep->declBus(c+5138,"ysyxSoCFull asic cpu cpu tlb_mem info_2", false,-1, 9,0);
        tracep->declBus(c+5139,"ysyxSoCFull asic cpu cpu tlb_mem info_3", false,-1, 9,0);
        tracep->declBus(c+5140,"ysyxSoCFull asic cpu cpu tlb_mem info_4", false,-1, 9,0);
        tracep->declBus(c+5141,"ysyxSoCFull asic cpu cpu tlb_mem info_5", false,-1, 9,0);
        tracep->declBus(c+5142,"ysyxSoCFull asic cpu cpu tlb_mem info_6", false,-1, 9,0);
        tracep->declBus(c+5143,"ysyxSoCFull asic cpu cpu tlb_mem info_7", false,-1, 9,0);
        tracep->declBus(c+5144,"ysyxSoCFull asic cpu cpu tlb_mem info_8", false,-1, 9,0);
        tracep->declBus(c+5145,"ysyxSoCFull asic cpu cpu tlb_mem info_9", false,-1, 9,0);
        tracep->declBus(c+5146,"ysyxSoCFull asic cpu cpu tlb_mem info_10", false,-1, 9,0);
        tracep->declBus(c+5147,"ysyxSoCFull asic cpu cpu tlb_mem info_11", false,-1, 9,0);
        tracep->declBus(c+5148,"ysyxSoCFull asic cpu cpu tlb_mem info_12", false,-1, 9,0);
        tracep->declBus(c+5149,"ysyxSoCFull asic cpu cpu tlb_mem info_13", false,-1, 9,0);
        tracep->declBus(c+5150,"ysyxSoCFull asic cpu cpu tlb_mem info_14", false,-1, 9,0);
        tracep->declBus(c+5151,"ysyxSoCFull asic cpu cpu tlb_mem info_15", false,-1, 9,0);
        tracep->declBus(c+5152,"ysyxSoCFull asic cpu cpu tlb_mem pte_addr_0", false,-1, 31,0);
        tracep->declBus(c+5153,"ysyxSoCFull asic cpu cpu tlb_mem pte_addr_1", false,-1, 31,0);
        tracep->declBus(c+5154,"ysyxSoCFull asic cpu cpu tlb_mem pte_addr_2", false,-1, 31,0);
        tracep->declBus(c+5155,"ysyxSoCFull asic cpu cpu tlb_mem pte_addr_3", false,-1, 31,0);
        tracep->declBus(c+5156,"ysyxSoCFull asic cpu cpu tlb_mem pte_addr_4", false,-1, 31,0);
        tracep->declBus(c+5157,"ysyxSoCFull asic cpu cpu tlb_mem pte_addr_5", false,-1, 31,0);
        tracep->declBus(c+5158,"ysyxSoCFull asic cpu cpu tlb_mem pte_addr_6", false,-1, 31,0);
        tracep->declBus(c+5159,"ysyxSoCFull asic cpu cpu tlb_mem pte_addr_7", false,-1, 31,0);
        tracep->declBus(c+5160,"ysyxSoCFull asic cpu cpu tlb_mem pte_addr_8", false,-1, 31,0);
        tracep->declBus(c+5161,"ysyxSoCFull asic cpu cpu tlb_mem pte_addr_9", false,-1, 31,0);
        tracep->declBus(c+5162,"ysyxSoCFull asic cpu cpu tlb_mem pte_addr_10", false,-1, 31,0);
        tracep->declBus(c+5163,"ysyxSoCFull asic cpu cpu tlb_mem pte_addr_11", false,-1, 31,0);
        tracep->declBus(c+5164,"ysyxSoCFull asic cpu cpu tlb_mem pte_addr_12", false,-1, 31,0);
        tracep->declBus(c+5165,"ysyxSoCFull asic cpu cpu tlb_mem pte_addr_13", false,-1, 31,0);
        tracep->declBus(c+5166,"ysyxSoCFull asic cpu cpu tlb_mem pte_addr_14", false,-1, 31,0);
        tracep->declBus(c+5167,"ysyxSoCFull asic cpu cpu tlb_mem pte_addr_15", false,-1, 31,0);
        tracep->declBus(c+5168,"ysyxSoCFull asic cpu cpu tlb_mem pte_level_0", false,-1, 1,0);
        tracep->declBus(c+5169,"ysyxSoCFull asic cpu cpu tlb_mem pte_level_1", false,-1, 1,0);
        tracep->declBus(c+5170,"ysyxSoCFull asic cpu cpu tlb_mem pte_level_2", false,-1, 1,0);
        tracep->declBus(c+5171,"ysyxSoCFull asic cpu cpu tlb_mem pte_level_3", false,-1, 1,0);
        tracep->declBus(c+5172,"ysyxSoCFull asic cpu cpu tlb_mem pte_level_4", false,-1, 1,0);
        tracep->declBus(c+5173,"ysyxSoCFull asic cpu cpu tlb_mem pte_level_5", false,-1, 1,0);
        tracep->declBus(c+5174,"ysyxSoCFull asic cpu cpu tlb_mem pte_level_6", false,-1, 1,0);
        tracep->declBus(c+5175,"ysyxSoCFull asic cpu cpu tlb_mem pte_level_7", false,-1, 1,0);
        tracep->declBus(c+5176,"ysyxSoCFull asic cpu cpu tlb_mem pte_level_8", false,-1, 1,0);
        tracep->declBus(c+5177,"ysyxSoCFull asic cpu cpu tlb_mem pte_level_9", false,-1, 1,0);
        tracep->declBus(c+5178,"ysyxSoCFull asic cpu cpu tlb_mem pte_level_10", false,-1, 1,0);
        tracep->declBus(c+5179,"ysyxSoCFull asic cpu cpu tlb_mem pte_level_11", false,-1, 1,0);
        tracep->declBus(c+5180,"ysyxSoCFull asic cpu cpu tlb_mem pte_level_12", false,-1, 1,0);
        tracep->declBus(c+5181,"ysyxSoCFull asic cpu cpu tlb_mem pte_level_13", false,-1, 1,0);
        tracep->declBus(c+5182,"ysyxSoCFull asic cpu cpu tlb_mem pte_level_14", false,-1, 1,0);
        tracep->declBus(c+5183,"ysyxSoCFull asic cpu cpu tlb_mem pte_level_15", false,-1, 1,0);
        tracep->declBit(c+5184,"ysyxSoCFull asic cpu cpu tlb_mem valid_0", false,-1);
        tracep->declBit(c+5185,"ysyxSoCFull asic cpu cpu tlb_mem valid_1", false,-1);
        tracep->declBit(c+5186,"ysyxSoCFull asic cpu cpu tlb_mem valid_2", false,-1);
        tracep->declBit(c+5187,"ysyxSoCFull asic cpu cpu tlb_mem valid_3", false,-1);
        tracep->declBit(c+5188,"ysyxSoCFull asic cpu cpu tlb_mem valid_4", false,-1);
        tracep->declBit(c+5189,"ysyxSoCFull asic cpu cpu tlb_mem valid_5", false,-1);
        tracep->declBit(c+5190,"ysyxSoCFull asic cpu cpu tlb_mem valid_6", false,-1);
        tracep->declBit(c+5191,"ysyxSoCFull asic cpu cpu tlb_mem valid_7", false,-1);
        tracep->declBit(c+5192,"ysyxSoCFull asic cpu cpu tlb_mem valid_8", false,-1);
        tracep->declBit(c+5193,"ysyxSoCFull asic cpu cpu tlb_mem valid_9", false,-1);
        tracep->declBit(c+5194,"ysyxSoCFull asic cpu cpu tlb_mem valid_10", false,-1);
        tracep->declBit(c+5195,"ysyxSoCFull asic cpu cpu tlb_mem valid_11", false,-1);
        tracep->declBit(c+5196,"ysyxSoCFull asic cpu cpu tlb_mem valid_12", false,-1);
        tracep->declBit(c+5197,"ysyxSoCFull asic cpu cpu tlb_mem valid_13", false,-1);
        tracep->declBit(c+5198,"ysyxSoCFull asic cpu cpu tlb_mem valid_14", false,-1);
        tracep->declBit(c+5199,"ysyxSoCFull asic cpu cpu tlb_mem valid_15", false,-1);
        tracep->declQuad(c+5200,"ysyxSoCFull asic cpu cpu tlb_mem pre_addr", false,-1, 63,0);
        tracep->declBus(c+3902,"ysyxSoCFull asic cpu cpu tlb_mem pte_addr_r", false,-1, 31,0);
        tracep->declQuad(c+3904,"ysyxSoCFull asic cpu cpu tlb_mem wpte_data_r", false,-1, 63,0);
        tracep->declBus(c+3906,"ysyxSoCFull asic cpu cpu tlb_mem dc_mode_r", false,-1, 4,0);
        tracep->declBit(c+3790,"ysyxSoCFull asic cpu cpu tlb_mem out_valid_r", false,-1);
        tracep->declBus(c+3789,"ysyxSoCFull asic cpu cpu tlb_mem out_paddr_r", false,-1, 31,0);
        tracep->declQuad(c+3791,"ysyxSoCFull asic cpu cpu tlb_mem out_excep_r_cause", false,-1, 63,0);
        tracep->declQuad(c+3793,"ysyxSoCFull asic cpu cpu tlb_mem out_excep_r_tval", false,-1, 63,0);
        tracep->declBit(c+3795,"ysyxSoCFull asic cpu cpu tlb_mem out_excep_r_en", false,-1);
        tracep->declQuad(c+5202,"ysyxSoCFull asic cpu cpu tlb_mem inp_tag", false,-1, 51,0);
        tracep->declBus(c+5204,"ysyxSoCFull asic cpu cpu tlb_mem mode", false,-1, 1,0);
        tracep->declBus(c+5205,"ysyxSoCFull asic cpu cpu tlb_mem mmuMode", false,-1, 3,0);
        tracep->declBit(c+5206,"ysyxSoCFull asic cpu cpu tlb_mem is_Sv39", false,-1);
        tracep->declQuad(c+5207,"ysyxSoCFull asic cpu cpu tlb_mem tlb_tag_mask", false,-1, 51,0);
        tracep->declQuad(c+5209,"ysyxSoCFull asic cpu cpu tlb_mem tlb_tag_mask_1", false,-1, 51,0);
        tracep->declQuad(c+5211,"ysyxSoCFull asic cpu cpu tlb_mem tlb_tag_mask_2", false,-1, 51,0);
        tracep->declQuad(c+5213,"ysyxSoCFull asic cpu cpu tlb_mem tlb_tag_mask_3", false,-1, 51,0);
        tracep->declQuad(c+5215,"ysyxSoCFull asic cpu cpu tlb_mem tlb_tag_mask_4", false,-1, 51,0);
        tracep->declQuad(c+5217,"ysyxSoCFull asic cpu cpu tlb_mem tlb_tag_mask_5", false,-1, 51,0);
        tracep->declQuad(c+5219,"ysyxSoCFull asic cpu cpu tlb_mem tlb_tag_mask_6", false,-1, 51,0);
        tracep->declQuad(c+5221,"ysyxSoCFull asic cpu cpu tlb_mem tlb_tag_mask_7", false,-1, 51,0);
        tracep->declQuad(c+5223,"ysyxSoCFull asic cpu cpu tlb_mem tlb_tag_mask_8", false,-1, 51,0);
        tracep->declQuad(c+5225,"ysyxSoCFull asic cpu cpu tlb_mem tlb_tag_mask_9", false,-1, 51,0);
        tracep->declQuad(c+5227,"ysyxSoCFull asic cpu cpu tlb_mem tlb_tag_mask_10", false,-1, 51,0);
        tracep->declQuad(c+5229,"ysyxSoCFull asic cpu cpu tlb_mem tlb_tag_mask_11", false,-1, 51,0);
        tracep->declQuad(c+5231,"ysyxSoCFull asic cpu cpu tlb_mem tlb_tag_mask_12", false,-1, 51,0);
        tracep->declQuad(c+5233,"ysyxSoCFull asic cpu cpu tlb_mem tlb_tag_mask_13", false,-1, 51,0);
        tracep->declQuad(c+5235,"ysyxSoCFull asic cpu cpu tlb_mem tlb_tag_mask_14", false,-1, 51,0);
        tracep->declQuad(c+5237,"ysyxSoCFull asic cpu cpu tlb_mem tlb_tag_mask_15", false,-1, 51,0);
        tracep->declBit(c+5239,"ysyxSoCFull asic cpu cpu tlb_mem tlbMsg_tlbHit", false,-1);
        tracep->declBus(c+5240,"ysyxSoCFull asic cpu cpu tlb_mem tlbMsg_tlbPa", false,-1, 19,0);
        tracep->declBus(c+5241,"ysyxSoCFull asic cpu cpu tlb_mem tlbMsg_tlbInfo", false,-1, 9,0);
        tracep->declBus(c+5242,"ysyxSoCFull asic cpu cpu tlb_mem tlbMsg_tlbPteAddr", false,-1, 31,0);
        tracep->declBus(c+5243,"ysyxSoCFull asic cpu cpu tlb_mem tlbMsg_tlbIdx", false,-1, 3,0);
        tracep->declBus(c+5244,"ysyxSoCFull asic cpu cpu tlb_mem tlbMsg_tlbLevel", false,-1, 1,0);
        tracep->declBus(c+5245,"ysyxSoCFull asic cpu cpu tlb_mem state", false,-1, 1,0);
        tracep->declBit(c+5246,"ysyxSoCFull asic cpu cpu tlb_mem flush_r", false,-1);
        tracep->declBit(c+5247,"ysyxSoCFull asic cpu cpu tlb_mem handshake", false,-1);
        tracep->declBus(c+5248,"ysyxSoCFull asic cpu cpu tlb_mem m_type_r", false,-1, 1,0);
        tracep->declBus(c+5249,"ysyxSoCFull asic cpu cpu tlb_mem cur_m_type", false,-1, 1,0);
        tracep->declBus(c+5250,"ysyxSoCFull asic cpu cpu tlb_mem ad", false,-1, 9,0);
        tracep->declBit(c+5251,"ysyxSoCFull asic cpu cpu tlb_mem dc_hand", false,-1);
        tracep->declBit(c+5252,"ysyxSoCFull asic cpu cpu tlb_mem tlb_high_legal", false,-1);
        tracep->declBit(c+5253,"ysyxSoCFull asic cpu cpu tlb_mem tlb_access_illegal", false,-1);
        tracep->declBus(c+5254,"ysyxSoCFull asic cpu cpu tlb_mem select", false,-1, 3,0);
        tracep->declBus(c+5255,"ysyxSoCFull asic cpu cpu tlb_mem select_r", false,-1, 3,0);
        tracep->declBus(c+5256,"ysyxSoCFull asic cpu cpu tlb_mem offset", false,-1, 7,0);
        tracep->declBus(c+5257,"ysyxSoCFull asic cpu cpu tlb_mem level", false,-1, 1,0);
        tracep->declBit(c+5258,"ysyxSoCFull asic cpu cpu tlb_mem wpte_hs_r", false,-1);
        tracep->declQuad(c+5259,"ysyxSoCFull asic cpu cpu tlb_mem paddr_mask_hi", false,-1, 51,0);
        tracep->declQuad(c+5261,"ysyxSoCFull asic cpu cpu tlb_mem paddr_mask", false,-1, 63,0);
        tracep->declBus(c+5263,"ysyxSoCFull asic cpu cpu tlb_mem wpte_data_r_lo", false,-1, 9,0);
        tracep->declQuad(c+5074,"ysyxSoCFull asic cpu cpu tlb_mem pte_addr_r_hi_hi", false,-1, 43,0);
        tracep->declBus(c+5264,"ysyxSoCFull asic cpu cpu tlb_mem pte_addr_r_hi_lo", false,-1, 8,0);
        tracep->declQuad(c+5077,"ysyxSoCFull asic cpu cpu tlb_mem pte_addr_r_hi_hi_1", false,-1, 43,0);
        tracep->declBus(c+5265,"ysyxSoCFull asic cpu cpu tlb_mem pte_addr_r_hi_lo_1", false,-1, 8,0);
        tracep->declQuad(c+5266,"ysyxSoCFull asic cpu cpu tlb_mem ppn_mask", false,-1, 51,0);
        tracep->declQuad(c+5268,"ysyxSoCFull asic cpu cpu tlb_mem update_pa", false,-1, 51,0);
        tracep->declBit(c+20784,"ysyxSoCFull asic cpu cpu tlb_mem select_prng clock", false,-1);
        tracep->declBit(c+18986,"ysyxSoCFull asic cpu cpu tlb_mem select_prng reset", false,-1);
        tracep->declBit(c+5084,"ysyxSoCFull asic cpu cpu tlb_mem select_prng io_out_0", false,-1);
        tracep->declBit(c+5085,"ysyxSoCFull asic cpu cpu tlb_mem select_prng io_out_1", false,-1);
        tracep->declBit(c+5086,"ysyxSoCFull asic cpu cpu tlb_mem select_prng io_out_2", false,-1);
        tracep->declBit(c+5087,"ysyxSoCFull asic cpu cpu tlb_mem select_prng io_out_3", false,-1);
        tracep->declBit(c+5084,"ysyxSoCFull asic cpu cpu tlb_mem select_prng state_0", false,-1);
        tracep->declBit(c+5085,"ysyxSoCFull asic cpu cpu tlb_mem select_prng state_1", false,-1);
        tracep->declBit(c+5086,"ysyxSoCFull asic cpu cpu tlb_mem select_prng state_2", false,-1);
        tracep->declBit(c+5087,"ysyxSoCFull asic cpu cpu tlb_mem select_prng state_3", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic cpu cpu dcSelector clock", false,-1);
        tracep->declBit(c+18986,"ysyxSoCFull asic cpu cpu dcSelector reset", false,-1);
        tracep->declBus(c+3895,"ysyxSoCFull asic cpu cpu dcSelector io_tlb_if2dc_addr", false,-1, 31,0);
        tracep->declQuad(c+3832,"ysyxSoCFull asic cpu cpu dcSelector io_tlb_if2dc_rdata", false,-1, 63,0);
        tracep->declBit(c+3896,"ysyxSoCFull asic cpu cpu dcSelector io_tlb_if2dc_rvalid", false,-1);
        tracep->declQuad(c+3897,"ysyxSoCFull asic cpu cpu dcSelector io_tlb_if2dc_wdata", false,-1, 63,0);
        tracep->declBus(c+3899,"ysyxSoCFull asic cpu cpu dcSelector io_tlb_if2dc_dc_mode", false,-1, 4,0);
        tracep->declBit(c+3900,"ysyxSoCFull asic cpu cpu dcSelector io_tlb_if2dc_ready", false,-1);
        tracep->declBus(c+3902,"ysyxSoCFull asic cpu cpu dcSelector io_tlb_mem2dc_addr", false,-1, 31,0);
        tracep->declQuad(c+3832,"ysyxSoCFull asic cpu cpu dcSelector io_tlb_mem2dc_rdata", false,-1, 63,0);
        tracep->declBit(c+3903,"ysyxSoCFull asic cpu cpu dcSelector io_tlb_mem2dc_rvalid", false,-1);
        tracep->declQuad(c+3904,"ysyxSoCFull asic cpu cpu dcSelector io_tlb_mem2dc_wdata", false,-1, 63,0);
        tracep->declBus(c+3906,"ysyxSoCFull asic cpu cpu dcSelector io_tlb_mem2dc_dc_mode", false,-1, 4,0);
        tracep->declBit(c+3907,"ysyxSoCFull asic cpu cpu dcSelector io_tlb_mem2dc_ready", false,-1);
        tracep->declBus(c+3776,"ysyxSoCFull asic cpu cpu dcSelector io_mem2dc_addr", false,-1, 31,0);
        tracep->declQuad(c+3832,"ysyxSoCFull asic cpu cpu dcSelector io_mem2dc_rdata", false,-1, 63,0);
        tracep->declBit(c+3884,"ysyxSoCFull asic cpu cpu dcSelector io_mem2dc_rvalid", false,-1);
        tracep->declQuad(c+3780,"ysyxSoCFull asic cpu cpu dcSelector io_mem2dc_wdata", false,-1, 63,0);
        tracep->declBus(c+3885,"ysyxSoCFull asic cpu cpu dcSelector io_mem2dc_dc_mode", false,-1, 4,0);
        tracep->declBus(c+3783,"ysyxSoCFull asic cpu cpu dcSelector io_mem2dc_amo", false,-1, 4,0);
        tracep->declBit(c+3886,"ysyxSoCFull asic cpu cpu dcSelector io_mem2dc_ready", false,-1);
        tracep->declBus(c+3908,"ysyxSoCFull asic cpu cpu dcSelector io_dma2dc_addr", false,-1, 31,0);
        tracep->declQuad(c+3832,"ysyxSoCFull asic cpu cpu dcSelector io_dma2dc_rdata", false,-1, 63,0);
        tracep->declBit(c+3909,"ysyxSoCFull asic cpu cpu dcSelector io_dma2dc_rvalid", false,-1);
        tracep->declQuad(c+3910,"ysyxSoCFull asic cpu cpu dcSelector io_dma2dc_wdata", false,-1, 63,0);
        tracep->declBus(c+3912,"ysyxSoCFull asic cpu cpu dcSelector io_dma2dc_dc_mode", false,-1, 4,0);
        tracep->declBit(c+3913,"ysyxSoCFull asic cpu cpu dcSelector io_dma2dc_ready", false,-1);
        tracep->declBus(c+3831,"ysyxSoCFull asic cpu cpu dcSelector io_select_addr", false,-1, 31,0);
        tracep->declQuad(c+3832,"ysyxSoCFull asic cpu cpu dcSelector io_select_rdata", false,-1, 63,0);
        tracep->declBit(c+3834,"ysyxSoCFull asic cpu cpu dcSelector io_select_rvalid", false,-1);
        tracep->declQuad(c+3835,"ysyxSoCFull asic cpu cpu dcSelector io_select_wdata", false,-1, 63,0);
        tracep->declBus(c+3837,"ysyxSoCFull asic cpu cpu dcSelector io_select_dc_mode", false,-1, 4,0);
        tracep->declBus(c+3838,"ysyxSoCFull asic cpu cpu dcSelector io_select_amo", false,-1, 4,0);
        tracep->declBit(c+3839,"ysyxSoCFull asic cpu cpu dcSelector io_select_ready", false,-1);
        tracep->declBus(c+5270,"ysyxSoCFull asic cpu cpu dcSelector pre_idx", false,-1, 1,0);
        tracep->declBit(c+5271,"ysyxSoCFull asic cpu cpu dcSelector busy", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic cpu cpu clint clock", false,-1);
        tracep->declBit(c+18986,"ysyxSoCFull asic cpu cpu clint reset", false,-1);
        tracep->declBus(c+3776,"ysyxSoCFull asic cpu cpu clint io_rw_addr", false,-1, 31,0);
        tracep->declQuad(c+3887,"ysyxSoCFull asic cpu cpu clint io_rw_rdata", false,-1, 63,0);
        tracep->declQuad(c+3780,"ysyxSoCFull asic cpu cpu clint io_rw_wdata", false,-1, 63,0);
        tracep->declBit(c+3889,"ysyxSoCFull asic cpu cpu clint io_rw_wvalid", false,-1);
        tracep->declBit(c+3805,"ysyxSoCFull asic cpu cpu clint io_intr_raise", false,-1);
        tracep->declBit(c+3806,"ysyxSoCFull asic cpu cpu clint io_intr_clear", false,-1);
        tracep->declBit(c+3810,"ysyxSoCFull asic cpu cpu clint io_intr_msip_raise", false,-1);
        tracep->declBit(c+3811,"ysyxSoCFull asic cpu cpu clint io_intr_msip_clear", false,-1);
        tracep->declQuad(c+5272,"ysyxSoCFull asic cpu cpu clint mtime", false,-1, 63,0);
        tracep->declQuad(c+5274,"ysyxSoCFull asic cpu cpu clint mtimecmp", false,-1, 63,0);
        tracep->declQuad(c+5276,"ysyxSoCFull asic cpu cpu clint ipi", false,-1, 63,0);
        tracep->declBus(c+5278,"ysyxSoCFull asic cpu cpu clint count", false,-1, 1,0);
        tracep->declBit(c+3806,"ysyxSoCFull asic cpu cpu clint clear_r", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic cpu cpu plic clock", false,-1);
        tracep->declBit(c+18986,"ysyxSoCFull asic cpu cpu plic reset", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic cpu cpu plic io_intr_in1", false,-1);
        tracep->declBit(c+3807,"ysyxSoCFull asic cpu cpu plic io_intr_out_m_raise", false,-1);
        tracep->declBit(c+3808,"ysyxSoCFull asic cpu cpu plic io_intr_out_m_clear", false,-1);
        tracep->declBit(c+3809,"ysyxSoCFull asic cpu cpu plic io_intr_out_s_raise", false,-1);
        tracep->declBit(c+3808,"ysyxSoCFull asic cpu cpu plic io_intr_out_s_clear", false,-1);
        tracep->declBus(c+3776,"ysyxSoCFull asic cpu cpu plic io_rw_addr", false,-1, 31,0);
        tracep->declQuad(c+3890,"ysyxSoCFull asic cpu cpu plic io_rw_rdata", false,-1, 63,0);
        tracep->declQuad(c+3780,"ysyxSoCFull asic cpu cpu plic io_rw_wdata", false,-1, 63,0);
        tracep->declBit(c+3892,"ysyxSoCFull asic cpu cpu plic io_rw_wvalid", false,-1);
        tracep->declBit(c+3893,"ysyxSoCFull asic cpu cpu plic io_rw_arvalid", false,-1);
        tracep->declBus(c+5279,"ysyxSoCFull asic cpu cpu plic priority_", false,-1, 31,0);
        tracep->declBus(c+5280,"ysyxSoCFull asic cpu cpu plic pending", false,-1, 31,0);
        tracep->declBus(c+5281,"ysyxSoCFull asic cpu cpu plic intr_enable1", false,-1, 31,0);
        tracep->declBus(c+5282,"ysyxSoCFull asic cpu cpu plic intr_enable2", false,-1, 31,0);
        tracep->declBus(c+5283,"ysyxSoCFull asic cpu cpu plic threshold1", false,-1, 31,0);
        tracep->declBus(c+5284,"ysyxSoCFull asic cpu cpu plic threshold2", false,-1, 31,0);
        tracep->declBus(c+5285,"ysyxSoCFull asic cpu cpu plic claim1", false,-1, 31,0);
        tracep->declBus(c+5286,"ysyxSoCFull asic cpu cpu plic claim2", false,-1, 31,0);
        tracep->declBit(c+3808,"ysyxSoCFull asic cpu cpu plic clear_r", false,-1);
        tracep->declBus(c+5287,"ysyxSoCFull asic cpu cpu plic pending_bit_idx", false,-1, 5,0);
        tracep->declQuad(c+5288,"ysyxSoCFull asic cpu cpu plic pending_mask_1", false,-1, 63,0);
        tracep->declBus(c+5290,"ysyxSoCFull asic cpu cpu plic pending_bit_idx_1", false,-1, 5,0);
        tracep->declQuad(c+5291,"ysyxSoCFull asic cpu cpu plic pending_mask_2", false,-1, 63,0);
        tracep->declBit(c+20784,"ysyxSoCFull asic cpu cpu dmaBridge clock", false,-1);
        tracep->declBit(c+18986,"ysyxSoCFull asic cpu cpu dmaBridge reset", false,-1);
        tracep->declBit(c+3495,"ysyxSoCFull asic cpu cpu dmaBridge io_dmaAxi_awready", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic cpu cpu dmaBridge io_dmaAxi_awvalid", false,-1);
        tracep->declBus(c+20828,"ysyxSoCFull asic cpu cpu dmaBridge io_dmaAxi_awaddr", false,-1, 31,0);
        tracep->declBus(c+20818,"ysyxSoCFull asic cpu cpu dmaBridge io_dmaAxi_awid", false,-1, 3,0);
        tracep->declBus(c+20831,"ysyxSoCFull asic cpu cpu dmaBridge io_dmaAxi_awlen", false,-1, 7,0);
        tracep->declBus(c+20821,"ysyxSoCFull asic cpu cpu dmaBridge io_dmaAxi_awsize", false,-1, 2,0);
        tracep->declBit(c+3496,"ysyxSoCFull asic cpu cpu dmaBridge io_dmaAxi_wready", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic cpu cpu dmaBridge io_dmaAxi_wvalid", false,-1);
        tracep->declQuad(c+20819,"ysyxSoCFull asic cpu cpu dmaBridge io_dmaAxi_wdata", false,-1, 63,0);
        tracep->declBus(c+20831,"ysyxSoCFull asic cpu cpu dmaBridge io_dmaAxi_wstrb", false,-1, 7,0);
        tracep->declBit(c+20815,"ysyxSoCFull asic cpu cpu dmaBridge io_dmaAxi_bready", false,-1);
        tracep->declBit(c+3497,"ysyxSoCFull asic cpu cpu dmaBridge io_dmaAxi_bvalid", false,-1);
        tracep->declBus(c+3498,"ysyxSoCFull asic cpu cpu dmaBridge io_dmaAxi_bid", false,-1, 3,0);
        tracep->declBit(c+3499,"ysyxSoCFull asic cpu cpu dmaBridge io_dmaAxi_arready", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic cpu cpu dmaBridge io_dmaAxi_arvalid", false,-1);
        tracep->declBus(c+20828,"ysyxSoCFull asic cpu cpu dmaBridge io_dmaAxi_araddr", false,-1, 31,0);
        tracep->declBus(c+20818,"ysyxSoCFull asic cpu cpu dmaBridge io_dmaAxi_arid", false,-1, 3,0);
        tracep->declBus(c+20831,"ysyxSoCFull asic cpu cpu dmaBridge io_dmaAxi_arlen", false,-1, 7,0);
        tracep->declBus(c+20821,"ysyxSoCFull asic cpu cpu dmaBridge io_dmaAxi_arsize", false,-1, 2,0);
        tracep->declBit(c+20815,"ysyxSoCFull asic cpu cpu dmaBridge io_dmaAxi_rready", false,-1);
        tracep->declBit(c+3500,"ysyxSoCFull asic cpu cpu dmaBridge io_dmaAxi_rvalid", false,-1);
        tracep->declQuad(c+3502,"ysyxSoCFull asic cpu cpu dmaBridge io_dmaAxi_rdata", false,-1, 63,0);
        tracep->declBit(c+3504,"ysyxSoCFull asic cpu cpu dmaBridge io_dmaAxi_rlast", false,-1);
        tracep->declBus(c+3501,"ysyxSoCFull asic cpu cpu dmaBridge io_dmaAxi_rid", false,-1, 3,0);
        tracep->declBus(c+3908,"ysyxSoCFull asic cpu cpu dmaBridge io_dcRW_addr", false,-1, 31,0);
        tracep->declQuad(c+3832,"ysyxSoCFull asic cpu cpu dmaBridge io_dcRW_rdata", false,-1, 63,0);
        tracep->declBit(c+3909,"ysyxSoCFull asic cpu cpu dmaBridge io_dcRW_rvalid", false,-1);
        tracep->declQuad(c+3910,"ysyxSoCFull asic cpu cpu dmaBridge io_dcRW_wdata", false,-1, 63,0);
        tracep->declBus(c+3912,"ysyxSoCFull asic cpu cpu dmaBridge io_dcRW_dc_mode", false,-1, 4,0);
        tracep->declBit(c+3913,"ysyxSoCFull asic cpu cpu dmaBridge io_dcRW_ready", false,-1);
        tracep->declBus(c+5293,"ysyxSoCFull asic cpu cpu dmaBridge state", false,-1, 2,0);
        tracep->declBit(c+3495,"ysyxSoCFull asic cpu cpu dmaBridge awready_r", false,-1);
        tracep->declBit(c+3496,"ysyxSoCFull asic cpu cpu dmaBridge wready_r", false,-1);
        tracep->declBit(c+3497,"ysyxSoCFull asic cpu cpu dmaBridge bvalid_r", false,-1);
        tracep->declBus(c+3498,"ysyxSoCFull asic cpu cpu dmaBridge bid_r", false,-1, 3,0);
        tracep->declBit(c+3499,"ysyxSoCFull asic cpu cpu dmaBridge arready_r", false,-1);
        tracep->declBit(c+3500,"ysyxSoCFull asic cpu cpu dmaBridge rvalid_r", false,-1);
        tracep->declQuad(c+3502,"ysyxSoCFull asic cpu cpu dmaBridge rdata_r", false,-1, 63,0);
        tracep->declBit(c+3504,"ysyxSoCFull asic cpu cpu dmaBridge rlast_r", false,-1);
        tracep->declBus(c+3501,"ysyxSoCFull asic cpu cpu dmaBridge rid_r", false,-1, 3,0);
        tracep->declBus(c+3908,"ysyxSoCFull asic cpu cpu dmaBridge dc_addr_r", false,-1, 31,0);
        tracep->declQuad(c+3910,"ysyxSoCFull asic cpu cpu dmaBridge dc_wdata_r", false,-1, 63,0);
        tracep->declBus(c+3912,"ysyxSoCFull asic cpu cpu dmaBridge dc_mode_r", false,-1, 4,0);
        tracep->declQuad(c+5294,"ysyxSoCFull asic cpu cpu dmaBridge data_buf_r", false,-1, 63,0);
        tracep->declBus(c+5296,"ysyxSoCFull asic cpu cpu dmaBridge data_strb_r", false,-1, 7,0);
        tracep->declBus(c+5297,"ysyxSoCFull asic cpu cpu dmaBridge addr_r", false,-1, 31,0);
        tracep->declBus(c+5298,"ysyxSoCFull asic cpu cpu dmaBridge id_r", false,-1, 3,0);
        tracep->declBus(c+5299,"ysyxSoCFull asic cpu cpu dmaBridge len_r", false,-1, 7,0);
        tracep->declBus(c+5300,"ysyxSoCFull asic cpu cpu dmaBridge size_r", false,-1, 7,0);
        tracep->declBus(c+20837,"ysyxSoCFull asic cpu SRAM0 Bits", false,-1, 31,0);
        tracep->declBus(c+20838,"ysyxSoCFull asic cpu SRAM0 Word_Depth", false,-1, 31,0);
        tracep->declBus(c+20839,"ysyxSoCFull asic cpu SRAM0 Add_Width", false,-1, 31,0);
        tracep->declBus(c+20837,"ysyxSoCFull asic cpu SRAM0 Wen_Width", false,-1, 31,0);
        tracep->declArray(c+3505,"ysyxSoCFull asic cpu SRAM0 Q", false,-1, 127,0);
        tracep->declBit(c+20784,"ysyxSoCFull asic cpu SRAM0 CLK", false,-1);
        tracep->declBit(c+3510,"ysyxSoCFull asic cpu SRAM0 CEN", false,-1);
        tracep->declBit(c+19397,"ysyxSoCFull asic cpu SRAM0 WEN", false,-1);
        tracep->declArray(c+20832,"ysyxSoCFull asic cpu SRAM0 BWEN", false,-1, 127,0);
        tracep->declBus(c+3509,"ysyxSoCFull asic cpu SRAM0 A", false,-1, 5,0);
        tracep->declArray(c+19393,"ysyxSoCFull asic cpu SRAM0 D", false,-1, 127,0);
        tracep->declBit(c+5301,"ysyxSoCFull asic cpu SRAM0 cen", false,-1);
        tracep->declBit(c+19417,"ysyxSoCFull asic cpu SRAM0 wen", false,-1);
        tracep->declArray(c+20840,"ysyxSoCFull asic cpu SRAM0 bwen", false,-1, 127,0);
        tracep->declBus(c+20837,"ysyxSoCFull asic cpu SRAM1 Bits", false,-1, 31,0);
        tracep->declBus(c+20838,"ysyxSoCFull asic cpu SRAM1 Word_Depth", false,-1, 31,0);
        tracep->declBus(c+20839,"ysyxSoCFull asic cpu SRAM1 Add_Width", false,-1, 31,0);
        tracep->declBus(c+20837,"ysyxSoCFull asic cpu SRAM1 Wen_Width", false,-1, 31,0);
        tracep->declArray(c+3511,"ysyxSoCFull asic cpu SRAM1 Q", false,-1, 127,0);
        tracep->declBit(c+20784,"ysyxSoCFull asic cpu SRAM1 CLK", false,-1);
        tracep->declBit(c+3515,"ysyxSoCFull asic cpu SRAM1 CEN", false,-1);
        tracep->declBit(c+19397,"ysyxSoCFull asic cpu SRAM1 WEN", false,-1);
        tracep->declArray(c+20832,"ysyxSoCFull asic cpu SRAM1 BWEN", false,-1, 127,0);
        tracep->declBus(c+3509,"ysyxSoCFull asic cpu SRAM1 A", false,-1, 5,0);
        tracep->declArray(c+19393,"ysyxSoCFull asic cpu SRAM1 D", false,-1, 127,0);
        tracep->declBit(c+5302,"ysyxSoCFull asic cpu SRAM1 cen", false,-1);
        tracep->declBit(c+19417,"ysyxSoCFull asic cpu SRAM1 wen", false,-1);
        tracep->declArray(c+20840,"ysyxSoCFull asic cpu SRAM1 bwen", false,-1, 127,0);
        tracep->declBus(c+20837,"ysyxSoCFull asic cpu SRAM2 Bits", false,-1, 31,0);
        tracep->declBus(c+20838,"ysyxSoCFull asic cpu SRAM2 Word_Depth", false,-1, 31,0);
        tracep->declBus(c+20839,"ysyxSoCFull asic cpu SRAM2 Add_Width", false,-1, 31,0);
        tracep->declBus(c+20837,"ysyxSoCFull asic cpu SRAM2 Wen_Width", false,-1, 31,0);
        tracep->declArray(c+3516,"ysyxSoCFull asic cpu SRAM2 Q", false,-1, 127,0);
        tracep->declBit(c+20784,"ysyxSoCFull asic cpu SRAM2 CLK", false,-1);
        tracep->declBit(c+3520,"ysyxSoCFull asic cpu SRAM2 CEN", false,-1);
        tracep->declBit(c+19397,"ysyxSoCFull asic cpu SRAM2 WEN", false,-1);
        tracep->declArray(c+20832,"ysyxSoCFull asic cpu SRAM2 BWEN", false,-1, 127,0);
        tracep->declBus(c+3509,"ysyxSoCFull asic cpu SRAM2 A", false,-1, 5,0);
        tracep->declArray(c+19393,"ysyxSoCFull asic cpu SRAM2 D", false,-1, 127,0);
        tracep->declBit(c+5303,"ysyxSoCFull asic cpu SRAM2 cen", false,-1);
        tracep->declBit(c+19417,"ysyxSoCFull asic cpu SRAM2 wen", false,-1);
        tracep->declArray(c+20840,"ysyxSoCFull asic cpu SRAM2 bwen", false,-1, 127,0);
        tracep->declBus(c+20837,"ysyxSoCFull asic cpu SRAM3 Bits", false,-1, 31,0);
        tracep->declBus(c+20838,"ysyxSoCFull asic cpu SRAM3 Word_Depth", false,-1, 31,0);
        tracep->declBus(c+20839,"ysyxSoCFull asic cpu SRAM3 Add_Width", false,-1, 31,0);
        tracep->declBus(c+20837,"ysyxSoCFull asic cpu SRAM3 Wen_Width", false,-1, 31,0);
        tracep->declArray(c+3521,"ysyxSoCFull asic cpu SRAM3 Q", false,-1, 127,0);
        tracep->declBit(c+20784,"ysyxSoCFull asic cpu SRAM3 CLK", false,-1);
        tracep->declBit(c+3525,"ysyxSoCFull asic cpu SRAM3 CEN", false,-1);
        tracep->declBit(c+19397,"ysyxSoCFull asic cpu SRAM3 WEN", false,-1);
        tracep->declArray(c+20832,"ysyxSoCFull asic cpu SRAM3 BWEN", false,-1, 127,0);
        tracep->declBus(c+3509,"ysyxSoCFull asic cpu SRAM3 A", false,-1, 5,0);
        tracep->declArray(c+19393,"ysyxSoCFull asic cpu SRAM3 D", false,-1, 127,0);
        tracep->declBit(c+5304,"ysyxSoCFull asic cpu SRAM3 cen", false,-1);
        tracep->declBit(c+19417,"ysyxSoCFull asic cpu SRAM3 wen", false,-1);
        tracep->declArray(c+20840,"ysyxSoCFull asic cpu SRAM3 bwen", false,-1, 127,0);
        tracep->declBus(c+20837,"ysyxSoCFull asic cpu SRAM4 Bits", false,-1, 31,0);
        tracep->declBus(c+20838,"ysyxSoCFull asic cpu SRAM4 Word_Depth", false,-1, 31,0);
        tracep->declBus(c+20839,"ysyxSoCFull asic cpu SRAM4 Add_Width", false,-1, 31,0);
        tracep->declBus(c+20837,"ysyxSoCFull asic cpu SRAM4 Wen_Width", false,-1, 31,0);
        tracep->declArray(c+3526,"ysyxSoCFull asic cpu SRAM4 Q", false,-1, 127,0);
        tracep->declBit(c+20784,"ysyxSoCFull asic cpu SRAM4 CLK", false,-1);
        tracep->declBit(c+3535,"ysyxSoCFull asic cpu SRAM4 CEN", false,-1);
        tracep->declBit(c+19402,"ysyxSoCFull asic cpu SRAM4 WEN", false,-1);
        tracep->declArray(c+3530,"ysyxSoCFull asic cpu SRAM4 BWEN", false,-1, 127,0);
        tracep->declBus(c+3534,"ysyxSoCFull asic cpu SRAM4 A", false,-1, 5,0);
        tracep->declArray(c+19398,"ysyxSoCFull asic cpu SRAM4 D", false,-1, 127,0);
        tracep->declBit(c+5305,"ysyxSoCFull asic cpu SRAM4 cen", false,-1);
        tracep->declBit(c+19418,"ysyxSoCFull asic cpu SRAM4 wen", false,-1);
        tracep->declArray(c+4853,"ysyxSoCFull asic cpu SRAM4 bwen", false,-1, 127,0);
        tracep->declBus(c+20837,"ysyxSoCFull asic cpu SRAM5 Bits", false,-1, 31,0);
        tracep->declBus(c+20838,"ysyxSoCFull asic cpu SRAM5 Word_Depth", false,-1, 31,0);
        tracep->declBus(c+20839,"ysyxSoCFull asic cpu SRAM5 Add_Width", false,-1, 31,0);
        tracep->declBus(c+20837,"ysyxSoCFull asic cpu SRAM5 Wen_Width", false,-1, 31,0);
        tracep->declArray(c+3536,"ysyxSoCFull asic cpu SRAM5 Q", false,-1, 127,0);
        tracep->declBit(c+20784,"ysyxSoCFull asic cpu SRAM5 CLK", false,-1);
        tracep->declBit(c+3540,"ysyxSoCFull asic cpu SRAM5 CEN", false,-1);
        tracep->declBit(c+19402,"ysyxSoCFull asic cpu SRAM5 WEN", false,-1);
        tracep->declArray(c+3530,"ysyxSoCFull asic cpu SRAM5 BWEN", false,-1, 127,0);
        tracep->declBus(c+3534,"ysyxSoCFull asic cpu SRAM5 A", false,-1, 5,0);
        tracep->declArray(c+19398,"ysyxSoCFull asic cpu SRAM5 D", false,-1, 127,0);
        tracep->declBit(c+5306,"ysyxSoCFull asic cpu SRAM5 cen", false,-1);
        tracep->declBit(c+19418,"ysyxSoCFull asic cpu SRAM5 wen", false,-1);
        tracep->declArray(c+4853,"ysyxSoCFull asic cpu SRAM5 bwen", false,-1, 127,0);
        tracep->declBus(c+20837,"ysyxSoCFull asic cpu SRAM6 Bits", false,-1, 31,0);
        tracep->declBus(c+20838,"ysyxSoCFull asic cpu SRAM6 Word_Depth", false,-1, 31,0);
        tracep->declBus(c+20839,"ysyxSoCFull asic cpu SRAM6 Add_Width", false,-1, 31,0);
        tracep->declBus(c+20837,"ysyxSoCFull asic cpu SRAM6 Wen_Width", false,-1, 31,0);
        tracep->declArray(c+3541,"ysyxSoCFull asic cpu SRAM6 Q", false,-1, 127,0);
        tracep->declBit(c+20784,"ysyxSoCFull asic cpu SRAM6 CLK", false,-1);
        tracep->declBit(c+3545,"ysyxSoCFull asic cpu SRAM6 CEN", false,-1);
        tracep->declBit(c+19402,"ysyxSoCFull asic cpu SRAM6 WEN", false,-1);
        tracep->declArray(c+3530,"ysyxSoCFull asic cpu SRAM6 BWEN", false,-1, 127,0);
        tracep->declBus(c+3534,"ysyxSoCFull asic cpu SRAM6 A", false,-1, 5,0);
        tracep->declArray(c+19398,"ysyxSoCFull asic cpu SRAM6 D", false,-1, 127,0);
        tracep->declBit(c+5307,"ysyxSoCFull asic cpu SRAM6 cen", false,-1);
        tracep->declBit(c+19418,"ysyxSoCFull asic cpu SRAM6 wen", false,-1);
        tracep->declArray(c+4853,"ysyxSoCFull asic cpu SRAM6 bwen", false,-1, 127,0);
        tracep->declBus(c+20837,"ysyxSoCFull asic cpu SRAM7 Bits", false,-1, 31,0);
        tracep->declBus(c+20838,"ysyxSoCFull asic cpu SRAM7 Word_Depth", false,-1, 31,0);
        tracep->declBus(c+20839,"ysyxSoCFull asic cpu SRAM7 Add_Width", false,-1, 31,0);
        tracep->declBus(c+20837,"ysyxSoCFull asic cpu SRAM7 Wen_Width", false,-1, 31,0);
        tracep->declArray(c+3546,"ysyxSoCFull asic cpu SRAM7 Q", false,-1, 127,0);
        tracep->declBit(c+20784,"ysyxSoCFull asic cpu SRAM7 CLK", false,-1);
        tracep->declBit(c+3550,"ysyxSoCFull asic cpu SRAM7 CEN", false,-1);
        tracep->declBit(c+19402,"ysyxSoCFull asic cpu SRAM7 WEN", false,-1);
        tracep->declArray(c+3530,"ysyxSoCFull asic cpu SRAM7 BWEN", false,-1, 127,0);
        tracep->declBus(c+3534,"ysyxSoCFull asic cpu SRAM7 A", false,-1, 5,0);
        tracep->declArray(c+19398,"ysyxSoCFull asic cpu SRAM7 D", false,-1, 127,0);
        tracep->declBit(c+5308,"ysyxSoCFull asic cpu SRAM7 cen", false,-1);
        tracep->declBit(c+19418,"ysyxSoCFull asic cpu SRAM7 wen", false,-1);
        tracep->declArray(c+4853,"ysyxSoCFull asic cpu SRAM7 bwen", false,-1, 127,0);
        tracep->declBit(c+20784,"ysyxSoCFull asic luart clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic luart reset", false,-1);
        tracep->declBit(c+19022,"ysyxSoCFull asic luart auto_in_psel", false,-1);
        tracep->declBit(c+19023,"ysyxSoCFull asic luart auto_in_penable", false,-1);
        tracep->declBit(c+130,"ysyxSoCFull asic luart auto_in_pwrite", false,-1);
        tracep->declBus(c+19024,"ysyxSoCFull asic luart auto_in_paddr", false,-1, 28,0);
        tracep->declBus(c+131,"ysyxSoCFull asic luart auto_in_pwdata", false,-1, 31,0);
        tracep->declBus(c+132,"ysyxSoCFull asic luart auto_in_pstrb", false,-1, 3,0);
        tracep->declBit(c+19025,"ysyxSoCFull asic luart auto_in_pready", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic luart auto_in_pslverr", false,-1);
        tracep->declBus(c+20791,"ysyxSoCFull asic luart auto_in_prdata", false,-1, 31,0);
        tracep->declBit(c+20815,"ysyxSoCFull asic luart uart_rx", false,-1);
        tracep->declBit(c+18113,"ysyxSoCFull asic luart uart_tx", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic luart muart_clk", false,-1);
        tracep->declBit(c+20794,"ysyxSoCFull asic luart muart_resetn", false,-1);
        tracep->declBit(c+19022,"ysyxSoCFull asic luart muart_in_psel", false,-1);
        tracep->declBit(c+19023,"ysyxSoCFull asic luart muart_in_penable", false,-1);
        tracep->declBit(c+130,"ysyxSoCFull asic luart muart_in_pwrite", false,-1);
        tracep->declBus(c+19031,"ysyxSoCFull asic luart muart_in_paddr", false,-1, 31,0);
        tracep->declBus(c+20844,"ysyxSoCFull asic luart muart_in_pprot", false,-1, 2,0);
        tracep->declBus(c+131,"ysyxSoCFull asic luart muart_in_pwdata", false,-1, 31,0);
        tracep->declBus(c+132,"ysyxSoCFull asic luart muart_in_pstrb", false,-1, 3,0);
        tracep->declBit(c+19025,"ysyxSoCFull asic luart muart_in_pready", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic luart muart_in_pslverr", false,-1);
        tracep->declBus(c+20791,"ysyxSoCFull asic luart muart_in_prdata", false,-1, 31,0);
        tracep->declBit(c+20815,"ysyxSoCFull asic luart muart_uart_rx", false,-1);
        tracep->declBit(c+18113,"ysyxSoCFull asic luart muart_uart_tx", false,-1);
        tracep->declBit(c+20794,"ysyxSoCFull asic luart muart resetn", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic luart muart clk", false,-1);
        tracep->declBit(c+19022,"ysyxSoCFull asic luart muart in_psel", false,-1);
        tracep->declBit(c+19023,"ysyxSoCFull asic luart muart in_penable", false,-1);
        tracep->declBus(c+20844,"ysyxSoCFull asic luart muart in_pprot", false,-1, 2,0);
        tracep->declBit(c+19025,"ysyxSoCFull asic luart muart in_pready", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic luart muart in_pslverr", false,-1);
        tracep->declBus(c+19031,"ysyxSoCFull asic luart muart in_paddr", false,-1, 31,0);
        tracep->declBit(c+130,"ysyxSoCFull asic luart muart in_pwrite", false,-1);
        tracep->declBus(c+20791,"ysyxSoCFull asic luart muart in_prdata", false,-1, 31,0);
        tracep->declBus(c+131,"ysyxSoCFull asic luart muart in_pwdata", false,-1, 31,0);
        tracep->declBus(c+132,"ysyxSoCFull asic luart muart in_pstrb", false,-1, 3,0);
        tracep->declBit(c+20815,"ysyxSoCFull asic luart muart uart_rx", false,-1);
        tracep->declBit(c+18113,"ysyxSoCFull asic luart muart uart_tx", false,-1);
        tracep->declBit(c+18138,"ysyxSoCFull asic luart muart rtsn", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic luart muart ctsn", false,-1);
        tracep->declBit(c+18139,"ysyxSoCFull asic luart muart dtr_pad_o", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic luart muart dsr_pad_i", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic luart muart ri_pad_i", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic luart muart dcd_pad_i", false,-1);
        tracep->declBit(c+18140,"ysyxSoCFull asic luart muart interrupt", false,-1);
        tracep->declBit(c+18987,"ysyxSoCFull asic luart muart reg_we", false,-1);
        tracep->declBit(c+18988,"ysyxSoCFull asic luart muart reg_re", false,-1);
        tracep->declBus(c+19032,"ysyxSoCFull asic luart muart reg_adr", false,-1, 2,0);
        tracep->declBus(c+19033,"ysyxSoCFull asic luart muart reg_dat8_w", false,-1, 7,0);
        tracep->declBus(c+5309,"ysyxSoCFull asic luart muart reg_dat8_w_reg", false,-1, 7,0);
        tracep->declBus(c+20798,"ysyxSoCFull asic luart muart reg_dat8_r", false,-1, 7,0);
        tracep->declBit(c+18141,"ysyxSoCFull asic luart muart rts_internal", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic luart muart Uregs clk", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic luart muart Uregs wb_rst_i", false,-1);
        tracep->declBus(c+19032,"ysyxSoCFull asic luart muart Uregs wb_addr_i", false,-1, 2,0);
        tracep->declBus(c+19034,"ysyxSoCFull asic luart muart Uregs wb_dat_i", false,-1, 7,0);
        tracep->declBus(c+20798,"ysyxSoCFull asic luart muart Uregs wb_dat_o", false,-1, 7,0);
        tracep->declBit(c+18987,"ysyxSoCFull asic luart muart Uregs wb_we_i", false,-1);
        tracep->declBit(c+18988,"ysyxSoCFull asic luart muart Uregs wb_re_i", false,-1);
        tracep->declBit(c+18113,"ysyxSoCFull asic luart muart Uregs stx_pad_o", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic luart muart Uregs srx_pad_i", false,-1);
        tracep->declBus(c+20845,"ysyxSoCFull asic luart muart Uregs modem_inputs", false,-1, 3,0);
        tracep->declBit(c+18141,"ysyxSoCFull asic luart muart Uregs rts_pad_o", false,-1);
        tracep->declBit(c+18139,"ysyxSoCFull asic luart muart Uregs dtr_pad_o", false,-1);
        tracep->declBit(c+18140,"ysyxSoCFull asic luart muart Uregs int_o", false,-1);
        tracep->declBit(c+18142,"ysyxSoCFull asic luart muart Uregs enable", false,-1);
        tracep->declBit(c+18143,"ysyxSoCFull asic luart muart Uregs srx_pad", false,-1);
        tracep->declBus(c+18144,"ysyxSoCFull asic luart muart Uregs ier", false,-1, 3,0);
        tracep->declBus(c+18145,"ysyxSoCFull asic luart muart Uregs iir", false,-1, 3,0);
        tracep->declBus(c+18146,"ysyxSoCFull asic luart muart Uregs fcr", false,-1, 1,0);
        tracep->declBus(c+18147,"ysyxSoCFull asic luart muart Uregs mcr", false,-1, 4,0);
        tracep->declBus(c+18148,"ysyxSoCFull asic luart muart Uregs lcr", false,-1, 7,0);
        tracep->declBus(c+18149,"ysyxSoCFull asic luart muart Uregs msr", false,-1, 7,0);
        tracep->declBus(c+18150,"ysyxSoCFull asic luart muart Uregs dl", false,-1, 15,0);
        tracep->declBus(c+18151,"ysyxSoCFull asic luart muart Uregs scratch", false,-1, 7,0);
        tracep->declBit(c+18152,"ysyxSoCFull asic luart muart Uregs start_dlc", false,-1);
        tracep->declBit(c+18153,"ysyxSoCFull asic luart muart Uregs lsr_mask_d", false,-1);
        tracep->declBit(c+18154,"ysyxSoCFull asic luart muart Uregs msi_reset", false,-1);
        tracep->declBus(c+18155,"ysyxSoCFull asic luart muart Uregs dlc", false,-1, 15,0);
        tracep->declBus(c+18156,"ysyxSoCFull asic luart muart Uregs trigger_level", false,-1, 3,0);
        tracep->declBit(c+18157,"ysyxSoCFull asic luart muart Uregs rx_reset", false,-1);
        tracep->declBit(c+18158,"ysyxSoCFull asic luart muart Uregs tx_reset", false,-1);
        tracep->declBit(c+18159,"ysyxSoCFull asic luart muart Uregs dlab", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull asic luart muart Uregs cts_pad_i", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic luart muart Uregs dsr_pad_i", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic luart muart Uregs ri_pad_i", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic luart muart Uregs dcd_pad_i", false,-1);
        tracep->declBit(c+18160,"ysyxSoCFull asic luart muart Uregs loopback", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic luart muart Uregs cts", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull asic luart muart Uregs dsr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull asic luart muart Uregs ri", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull asic luart muart Uregs dcd", false,-1);
        tracep->declBit(c+18161,"ysyxSoCFull asic luart muart Uregs cts_c", false,-1);
        tracep->declBit(c+18162,"ysyxSoCFull asic luart muart Uregs dsr_c", false,-1);
        tracep->declBit(c+18163,"ysyxSoCFull asic luart muart Uregs ri_c", false,-1);
        tracep->declBit(c+18164,"ysyxSoCFull asic luart muart Uregs dcd_c", false,-1);
        tracep->declBus(c+18165,"ysyxSoCFull asic luart muart Uregs lsr", false,-1, 7,0);
        tracep->declBit(c+18166,"ysyxSoCFull asic luart muart Uregs lsr0", false,-1);
        tracep->declBit(c+18167,"ysyxSoCFull asic luart muart Uregs lsr1", false,-1);
        tracep->declBit(c+18168,"ysyxSoCFull asic luart muart Uregs lsr2", false,-1);
        tracep->declBit(c+18169,"ysyxSoCFull asic luart muart Uregs lsr3", false,-1);
        tracep->declBit(c+18170,"ysyxSoCFull asic luart muart Uregs lsr4", false,-1);
        tracep->declBit(c+18171,"ysyxSoCFull asic luart muart Uregs lsr5", false,-1);
        tracep->declBit(c+18172,"ysyxSoCFull asic luart muart Uregs lsr6", false,-1);
        tracep->declBit(c+18173,"ysyxSoCFull asic luart muart Uregs lsr7", false,-1);
        tracep->declBit(c+18174,"ysyxSoCFull asic luart muart Uregs lsr0r", false,-1);
        tracep->declBit(c+18175,"ysyxSoCFull asic luart muart Uregs lsr1r", false,-1);
        tracep->declBit(c+18176,"ysyxSoCFull asic luart muart Uregs lsr2r", false,-1);
        tracep->declBit(c+18177,"ysyxSoCFull asic luart muart Uregs lsr3r", false,-1);
        tracep->declBit(c+18178,"ysyxSoCFull asic luart muart Uregs lsr4r", false,-1);
        tracep->declBit(c+18179,"ysyxSoCFull asic luart muart Uregs lsr5r", false,-1);
        tracep->declBit(c+18180,"ysyxSoCFull asic luart muart Uregs lsr6r", false,-1);
        tracep->declBit(c+18181,"ysyxSoCFull asic luart muart Uregs lsr7r", false,-1);
        tracep->declBit(c+18989,"ysyxSoCFull asic luart muart Uregs lsr_mask", false,-1);
        tracep->declBit(c+18182,"ysyxSoCFull asic luart muart Uregs rls_int", false,-1);
        tracep->declBit(c+18183,"ysyxSoCFull asic luart muart Uregs rda_int", false,-1);
        tracep->declBit(c+18184,"ysyxSoCFull asic luart muart Uregs ti_int", false,-1);
        tracep->declBit(c+18185,"ysyxSoCFull asic luart muart Uregs thre_int", false,-1);
        tracep->declBit(c+18186,"ysyxSoCFull asic luart muart Uregs ms_int", false,-1);
        tracep->declBit(c+18187,"ysyxSoCFull asic luart muart Uregs tf_push", false,-1);
        tracep->declBit(c+18188,"ysyxSoCFull asic luart muart Uregs rf_pop", false,-1);
        tracep->declBus(c+18189,"ysyxSoCFull asic luart muart Uregs rf_data_out", false,-1, 10,0);
        tracep->declBit(c+18190,"ysyxSoCFull asic luart muart Uregs rf_error_bit", false,-1);
        tracep->declBit(c+18167,"ysyxSoCFull asic luart muart Uregs rf_overrun", false,-1);
        tracep->declBit(c+18191,"ysyxSoCFull asic luart muart Uregs rf_push_pulse", false,-1);
        tracep->declBus(c+18192,"ysyxSoCFull asic luart muart Uregs rf_count", false,-1, 4,0);
        tracep->declBus(c+18193,"ysyxSoCFull asic luart muart Uregs tf_count", false,-1, 4,0);
        tracep->declBus(c+18194,"ysyxSoCFull asic luart muart Uregs tstate", false,-1, 2,0);
        tracep->declBus(c+18195,"ysyxSoCFull asic luart muart Uregs rstate", false,-1, 3,0);
        tracep->declBus(c+18196,"ysyxSoCFull asic luart muart Uregs counter_t", false,-1, 9,0);
        tracep->declBit(c+18197,"ysyxSoCFull asic luart muart Uregs thre_set_en", false,-1);
        tracep->declBus(c+18198,"ysyxSoCFull asic luart muart Uregs block_cnt", false,-1, 7,0);
        tracep->declBus(c+18199,"ysyxSoCFull asic luart muart Uregs block_value", false,-1, 7,0);
        tracep->declBit(c+18200,"ysyxSoCFull asic luart muart Uregs serial_out", false,-1);
        tracep->declBit(c+18201,"ysyxSoCFull asic luart muart Uregs serial_in", false,-1);
        tracep->declBit(c+18990,"ysyxSoCFull asic luart muart Uregs lsr_mask_condition", false,-1);
        tracep->declBit(c+18991,"ysyxSoCFull asic luart muart Uregs iir_read", false,-1);
        tracep->declBit(c+18992,"ysyxSoCFull asic luart muart Uregs msr_read", false,-1);
        tracep->declBit(c+18993,"ysyxSoCFull asic luart muart Uregs fifo_read", false,-1);
        tracep->declBit(c+18994,"ysyxSoCFull asic luart muart Uregs fifo_write", false,-1);
        tracep->declBus(c+18202,"ysyxSoCFull asic luart muart Uregs delayed_modem_signals", false,-1, 3,0);
        tracep->declBit(c+18203,"ysyxSoCFull asic luart muart Uregs lsr0_d", false,-1);
        tracep->declBit(c+18204,"ysyxSoCFull asic luart muart Uregs lsr1_d", false,-1);
        tracep->declBit(c+18205,"ysyxSoCFull asic luart muart Uregs lsr2_d", false,-1);
        tracep->declBit(c+18206,"ysyxSoCFull asic luart muart Uregs lsr3_d", false,-1);
        tracep->declBit(c+18207,"ysyxSoCFull asic luart muart Uregs lsr4_d", false,-1);
        tracep->declBit(c+18208,"ysyxSoCFull asic luart muart Uregs lsr5_d", false,-1);
        tracep->declBit(c+18209,"ysyxSoCFull asic luart muart Uregs lsr6_d", false,-1);
        tracep->declBit(c+18210,"ysyxSoCFull asic luart muart Uregs lsr7_d", false,-1);
        tracep->declBit(c+18211,"ysyxSoCFull asic luart muart Uregs rls_int_d", false,-1);
        tracep->declBit(c+18212,"ysyxSoCFull asic luart muart Uregs thre_int_d", false,-1);
        tracep->declBit(c+18213,"ysyxSoCFull asic luart muart Uregs ms_int_d", false,-1);
        tracep->declBit(c+18214,"ysyxSoCFull asic luart muart Uregs ti_int_d", false,-1);
        tracep->declBit(c+18215,"ysyxSoCFull asic luart muart Uregs rda_int_d", false,-1);
        tracep->declBit(c+18216,"ysyxSoCFull asic luart muart Uregs rls_int_rise", false,-1);
        tracep->declBit(c+18217,"ysyxSoCFull asic luart muart Uregs thre_int_rise", false,-1);
        tracep->declBit(c+18218,"ysyxSoCFull asic luart muart Uregs ms_int_rise", false,-1);
        tracep->declBit(c+18219,"ysyxSoCFull asic luart muart Uregs ti_int_rise", false,-1);
        tracep->declBit(c+18220,"ysyxSoCFull asic luart muart Uregs rda_int_rise", false,-1);
        tracep->declBit(c+18221,"ysyxSoCFull asic luart muart Uregs rls_int_pnd", false,-1);
        tracep->declBit(c+18222,"ysyxSoCFull asic luart muart Uregs rda_int_pnd", false,-1);
        tracep->declBit(c+18223,"ysyxSoCFull asic luart muart Uregs thre_int_pnd", false,-1);
        tracep->declBit(c+18224,"ysyxSoCFull asic luart muart Uregs ms_int_pnd", false,-1);
        tracep->declBit(c+18225,"ysyxSoCFull asic luart muart Uregs ti_int_pnd", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic luart muart Uregs transmitter clk", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic luart muart Uregs transmitter wb_rst_i", false,-1);
        tracep->declBus(c+18148,"ysyxSoCFull asic luart muart Uregs transmitter lcr", false,-1, 7,0);
        tracep->declBit(c+18187,"ysyxSoCFull asic luart muart Uregs transmitter tf_push", false,-1);
        tracep->declBus(c+19034,"ysyxSoCFull asic luart muart Uregs transmitter wb_dat_i", false,-1, 7,0);
        tracep->declBit(c+18142,"ysyxSoCFull asic luart muart Uregs transmitter enable", false,-1);
        tracep->declBit(c+18158,"ysyxSoCFull asic luart muart Uregs transmitter tx_reset", false,-1);
        tracep->declBit(c+18989,"ysyxSoCFull asic luart muart Uregs transmitter lsr_mask", false,-1);
        tracep->declBit(c+18200,"ysyxSoCFull asic luart muart Uregs transmitter stx_pad_o", false,-1);
        tracep->declBus(c+18194,"ysyxSoCFull asic luart muart Uregs transmitter tstate", false,-1, 2,0);
        tracep->declBus(c+18193,"ysyxSoCFull asic luart muart Uregs transmitter tf_count", false,-1, 4,0);
        tracep->declBus(c+18226,"ysyxSoCFull asic luart muart Uregs transmitter counter", false,-1, 4,0);
        tracep->declBus(c+18227,"ysyxSoCFull asic luart muart Uregs transmitter bit_counter", false,-1, 2,0);
        tracep->declBus(c+18228,"ysyxSoCFull asic luart muart Uregs transmitter shift_out", false,-1, 6,0);
        tracep->declBit(c+18229,"ysyxSoCFull asic luart muart Uregs transmitter stx_o_tmp", false,-1);
        tracep->declBit(c+18230,"ysyxSoCFull asic luart muart Uregs transmitter parity_xor", false,-1);
        tracep->declBit(c+18231,"ysyxSoCFull asic luart muart Uregs transmitter tf_pop", false,-1);
        tracep->declBit(c+18232,"ysyxSoCFull asic luart muart Uregs transmitter bit_out", false,-1);
        tracep->declBus(c+19034,"ysyxSoCFull asic luart muart Uregs transmitter tf_data_in", false,-1, 7,0);
        tracep->declBus(c+18233,"ysyxSoCFull asic luart muart Uregs transmitter tf_data_out", false,-1, 7,0);
        tracep->declBit(c+18234,"ysyxSoCFull asic luart muart Uregs transmitter tf_overrun", false,-1);
        tracep->declBus(c+20821,"ysyxSoCFull asic luart muart Uregs transmitter s_idle", false,-1, 2,0);
        tracep->declBus(c+20844,"ysyxSoCFull asic luart muart Uregs transmitter s_send_start", false,-1, 2,0);
        tracep->declBus(c+20846,"ysyxSoCFull asic luart muart Uregs transmitter s_send_byte", false,-1, 2,0);
        tracep->declBus(c+20847,"ysyxSoCFull asic luart muart Uregs transmitter s_send_parity", false,-1, 2,0);
        tracep->declBus(c+20848,"ysyxSoCFull asic luart muart Uregs transmitter s_send_stop", false,-1, 2,0);
        tracep->declBus(c+20849,"ysyxSoCFull asic luart muart Uregs transmitter s_pop_byte", false,-1, 2,0);
        tracep->declBus(c+20850,"ysyxSoCFull asic luart muart Uregs transmitter fifo_tx fifo_width", false,-1, 31,0);
        tracep->declBus(c+20851,"ysyxSoCFull asic luart muart Uregs transmitter fifo_tx fifo_depth", false,-1, 31,0);
        tracep->declBus(c+20852,"ysyxSoCFull asic luart muart Uregs transmitter fifo_tx fifo_pointer_w", false,-1, 31,0);
        tracep->declBus(c+20853,"ysyxSoCFull asic luart muart Uregs transmitter fifo_tx fifo_counter_w", false,-1, 31,0);
        tracep->declBit(c+20784,"ysyxSoCFull asic luart muart Uregs transmitter fifo_tx clk", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic luart muart Uregs transmitter fifo_tx wb_rst_i", false,-1);
        tracep->declBit(c+18187,"ysyxSoCFull asic luart muart Uregs transmitter fifo_tx push", false,-1);
        tracep->declBit(c+18231,"ysyxSoCFull asic luart muart Uregs transmitter fifo_tx pop", false,-1);
        tracep->declBus(c+19034,"ysyxSoCFull asic luart muart Uregs transmitter fifo_tx data_in", false,-1, 7,0);
        tracep->declBit(c+18158,"ysyxSoCFull asic luart muart Uregs transmitter fifo_tx fifo_reset", false,-1);
        tracep->declBit(c+18989,"ysyxSoCFull asic luart muart Uregs transmitter fifo_tx reset_status", false,-1);
        tracep->declBus(c+18233,"ysyxSoCFull asic luart muart Uregs transmitter fifo_tx data_out", false,-1, 7,0);
        tracep->declBit(c+18234,"ysyxSoCFull asic luart muart Uregs transmitter fifo_tx overrun", false,-1);
        tracep->declBus(c+18193,"ysyxSoCFull asic luart muart Uregs transmitter fifo_tx count", false,-1, 4,0);
        tracep->declBus(c+18235,"ysyxSoCFull asic luart muart Uregs transmitter fifo_tx top", false,-1, 3,0);
        tracep->declBus(c+18236,"ysyxSoCFull asic luart muart Uregs transmitter fifo_tx bottom", false,-1, 3,0);
        tracep->declBus(c+18237,"ysyxSoCFull asic luart muart Uregs transmitter fifo_tx top_plus_1", false,-1, 3,0);
        tracep->declBus(c+20852,"ysyxSoCFull asic luart muart Uregs transmitter fifo_tx tfifo addr_width", false,-1, 31,0);
        tracep->declBus(c+20850,"ysyxSoCFull asic luart muart Uregs transmitter fifo_tx tfifo data_width", false,-1, 31,0);
        tracep->declBus(c+20851,"ysyxSoCFull asic luart muart Uregs transmitter fifo_tx tfifo depth", false,-1, 31,0);
        tracep->declBit(c+20784,"ysyxSoCFull asic luart muart Uregs transmitter fifo_tx tfifo clk", false,-1);
        tracep->declBit(c+18187,"ysyxSoCFull asic luart muart Uregs transmitter fifo_tx tfifo we", false,-1);
        tracep->declBus(c+18235,"ysyxSoCFull asic luart muart Uregs transmitter fifo_tx tfifo a", false,-1, 3,0);
        tracep->declBus(c+18236,"ysyxSoCFull asic luart muart Uregs transmitter fifo_tx tfifo dpra", false,-1, 3,0);
        tracep->declBus(c+19034,"ysyxSoCFull asic luart muart Uregs transmitter fifo_tx tfifo di", false,-1, 7,0);
        tracep->declBus(c+18233,"ysyxSoCFull asic luart muart Uregs transmitter fifo_tx tfifo dpo", false,-1, 7,0);
        {int i; for (i=0; i<16; i++) {
                tracep->declBus(c+5310+i*1,"ysyxSoCFull asic luart muart Uregs transmitter fifo_tx tfifo ram", true,(i+0), 7,0);}}
        tracep->declBus(c+20854,"ysyxSoCFull asic luart muart Uregs i_uart_sync_flops width", false,-1, 31,0);
        tracep->declBus(c+20855,"ysyxSoCFull asic luart muart Uregs i_uart_sync_flops init_value", false,-1, 0,0);
        tracep->declBus(c+20854,"ysyxSoCFull asic luart muart Uregs i_uart_sync_flops Tp", false,-1, 31,0);
        tracep->declBit(c+20785,"ysyxSoCFull asic luart muart Uregs i_uart_sync_flops rst_i", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic luart muart Uregs i_uart_sync_flops clk_i", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic luart muart Uregs i_uart_sync_flops stage1_rst_i", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull asic luart muart Uregs i_uart_sync_flops stage1_clk_en_i", false,-1);
        tracep->declBus(c+20815,"ysyxSoCFull asic luart muart Uregs i_uart_sync_flops async_dat_i", false,-1, 0,0);
        tracep->declBus(c+18143,"ysyxSoCFull asic luart muart Uregs i_uart_sync_flops sync_dat_o", false,-1, 0,0);
        tracep->declBus(c+18238,"ysyxSoCFull asic luart muart Uregs i_uart_sync_flops flop_0", false,-1, 0,0);
        tracep->declBit(c+20784,"ysyxSoCFull asic luart muart Uregs receiver clk", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic luart muart Uregs receiver wb_rst_i", false,-1);
        tracep->declBus(c+18148,"ysyxSoCFull asic luart muart Uregs receiver lcr", false,-1, 7,0);
        tracep->declBit(c+18188,"ysyxSoCFull asic luart muart Uregs receiver rf_pop", false,-1);
        tracep->declBit(c+18201,"ysyxSoCFull asic luart muart Uregs receiver srx_pad_i", false,-1);
        tracep->declBit(c+18142,"ysyxSoCFull asic luart muart Uregs receiver enable", false,-1);
        tracep->declBit(c+18157,"ysyxSoCFull asic luart muart Uregs receiver rx_reset", false,-1);
        tracep->declBit(c+18989,"ysyxSoCFull asic luart muart Uregs receiver lsr_mask", false,-1);
        tracep->declBus(c+18196,"ysyxSoCFull asic luart muart Uregs receiver counter_t", false,-1, 9,0);
        tracep->declBus(c+18192,"ysyxSoCFull asic luart muart Uregs receiver rf_count", false,-1, 4,0);
        tracep->declBus(c+18189,"ysyxSoCFull asic luart muart Uregs receiver rf_data_out", false,-1, 10,0);
        tracep->declBit(c+18167,"ysyxSoCFull asic luart muart Uregs receiver rf_overrun", false,-1);
        tracep->declBit(c+18190,"ysyxSoCFull asic luart muart Uregs receiver rf_error_bit", false,-1);
        tracep->declBus(c+18195,"ysyxSoCFull asic luart muart Uregs receiver rstate", false,-1, 3,0);
        tracep->declBit(c+18191,"ysyxSoCFull asic luart muart Uregs receiver rf_push_pulse", false,-1);
        tracep->declBus(c+18239,"ysyxSoCFull asic luart muart Uregs receiver rcounter16", false,-1, 3,0);
        tracep->declBus(c+18240,"ysyxSoCFull asic luart muart Uregs receiver rbit_counter", false,-1, 2,0);
        tracep->declBus(c+18241,"ysyxSoCFull asic luart muart Uregs receiver rshift", false,-1, 7,0);
        tracep->declBit(c+18242,"ysyxSoCFull asic luart muart Uregs receiver rparity", false,-1);
        tracep->declBit(c+18243,"ysyxSoCFull asic luart muart Uregs receiver rparity_error", false,-1);
        tracep->declBit(c+18244,"ysyxSoCFull asic luart muart Uregs receiver rframing_error", false,-1);
        tracep->declBit(c+18245,"ysyxSoCFull asic luart muart Uregs receiver rbit_in", false,-1);
        tracep->declBit(c+18246,"ysyxSoCFull asic luart muart Uregs receiver rparity_xor", false,-1);
        tracep->declBus(c+18247,"ysyxSoCFull asic luart muart Uregs receiver counter_b", false,-1, 7,0);
        tracep->declBit(c+18248,"ysyxSoCFull asic luart muart Uregs receiver rf_push_q", false,-1);
        tracep->declBus(c+18249,"ysyxSoCFull asic luart muart Uregs receiver rf_data_in", false,-1, 10,0);
        tracep->declBit(c+18250,"ysyxSoCFull asic luart muart Uregs receiver rf_push", false,-1);
        tracep->declBit(c+18251,"ysyxSoCFull asic luart muart Uregs receiver break_error", false,-1);
        tracep->declBit(c+18252,"ysyxSoCFull asic luart muart Uregs receiver rcounter16_eq_7", false,-1);
        tracep->declBit(c+18253,"ysyxSoCFull asic luart muart Uregs receiver rcounter16_eq_0", false,-1);
        tracep->declBit(c+18254,"ysyxSoCFull asic luart muart Uregs receiver rcounter16_eq_1", false,-1);
        tracep->declBus(c+18255,"ysyxSoCFull asic luart muart Uregs receiver rcounter16_minus_1", false,-1, 3,0);
        tracep->declBus(c+20818,"ysyxSoCFull asic luart muart Uregs receiver sr_idle", false,-1, 3,0);
        tracep->declBus(c+20856,"ysyxSoCFull asic luart muart Uregs receiver sr_rec_start", false,-1, 3,0);
        tracep->declBus(c+20857,"ysyxSoCFull asic luart muart Uregs receiver sr_rec_bit", false,-1, 3,0);
        tracep->declBus(c+20858,"ysyxSoCFull asic luart muart Uregs receiver sr_rec_parity", false,-1, 3,0);
        tracep->declBus(c+20859,"ysyxSoCFull asic luart muart Uregs receiver sr_rec_stop", false,-1, 3,0);
        tracep->declBus(c+20860,"ysyxSoCFull asic luart muart Uregs receiver sr_check_parity", false,-1, 3,0);
        tracep->declBus(c+20861,"ysyxSoCFull asic luart muart Uregs receiver sr_rec_prepare", false,-1, 3,0);
        tracep->declBus(c+20862,"ysyxSoCFull asic luart muart Uregs receiver sr_end_bit", false,-1, 3,0);
        tracep->declBus(c+20845,"ysyxSoCFull asic luart muart Uregs receiver sr_ca_lc_parity", false,-1, 3,0);
        tracep->declBus(c+20863,"ysyxSoCFull asic luart muart Uregs receiver sr_wait1", false,-1, 3,0);
        tracep->declBus(c+20864,"ysyxSoCFull asic luart muart Uregs receiver sr_push", false,-1, 3,0);
        tracep->declBus(c+18256,"ysyxSoCFull asic luart muart Uregs receiver toc_value", false,-1, 9,0);
        tracep->declBus(c+18257,"ysyxSoCFull asic luart muart Uregs receiver brc_value", false,-1, 7,0);
        tracep->declBus(c+20865,"ysyxSoCFull asic luart muart Uregs receiver fifo_rx fifo_width", false,-1, 31,0);
        tracep->declBus(c+20851,"ysyxSoCFull asic luart muart Uregs receiver fifo_rx fifo_depth", false,-1, 31,0);
        tracep->declBus(c+20852,"ysyxSoCFull asic luart muart Uregs receiver fifo_rx fifo_pointer_w", false,-1, 31,0);
        tracep->declBus(c+20853,"ysyxSoCFull asic luart muart Uregs receiver fifo_rx fifo_counter_w", false,-1, 31,0);
        tracep->declBit(c+20784,"ysyxSoCFull asic luart muart Uregs receiver fifo_rx clk", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic luart muart Uregs receiver fifo_rx wb_rst_i", false,-1);
        tracep->declBit(c+18191,"ysyxSoCFull asic luart muart Uregs receiver fifo_rx push", false,-1);
        tracep->declBit(c+18188,"ysyxSoCFull asic luart muart Uregs receiver fifo_rx pop", false,-1);
        tracep->declBus(c+18249,"ysyxSoCFull asic luart muart Uregs receiver fifo_rx data_in", false,-1, 10,0);
        tracep->declBit(c+18157,"ysyxSoCFull asic luart muart Uregs receiver fifo_rx fifo_reset", false,-1);
        tracep->declBit(c+18989,"ysyxSoCFull asic luart muart Uregs receiver fifo_rx reset_status", false,-1);
        tracep->declBus(c+18189,"ysyxSoCFull asic luart muart Uregs receiver fifo_rx data_out", false,-1, 10,0);
        tracep->declBit(c+18167,"ysyxSoCFull asic luart muart Uregs receiver fifo_rx overrun", false,-1);
        tracep->declBus(c+18192,"ysyxSoCFull asic luart muart Uregs receiver fifo_rx count", false,-1, 4,0);
        tracep->declBit(c+18190,"ysyxSoCFull asic luart muart Uregs receiver fifo_rx error_bit", false,-1);
        tracep->declBus(c+16505,"ysyxSoCFull asic luart muart Uregs receiver fifo_rx data8_out", false,-1, 7,0);
        {int i; for (i=0; i<16; i++) {
                tracep->declBus(c+18258+i*1,"ysyxSoCFull asic luart muart Uregs receiver fifo_rx fifo", true,(i+0), 2,0);}}
        tracep->declBus(c+18274,"ysyxSoCFull asic luart muart Uregs receiver fifo_rx top", false,-1, 3,0);
        tracep->declBus(c+18275,"ysyxSoCFull asic luart muart Uregs receiver fifo_rx bottom", false,-1, 3,0);
        tracep->declBus(c+18276,"ysyxSoCFull asic luart muart Uregs receiver fifo_rx top_plus_1", false,-1, 3,0);
        tracep->declBus(c+18277,"ysyxSoCFull asic luart muart Uregs receiver fifo_rx word0", false,-1, 2,0);
        tracep->declBus(c+18278,"ysyxSoCFull asic luart muart Uregs receiver fifo_rx word1", false,-1, 2,0);
        tracep->declBus(c+18279,"ysyxSoCFull asic luart muart Uregs receiver fifo_rx word2", false,-1, 2,0);
        tracep->declBus(c+18280,"ysyxSoCFull asic luart muart Uregs receiver fifo_rx word3", false,-1, 2,0);
        tracep->declBus(c+18281,"ysyxSoCFull asic luart muart Uregs receiver fifo_rx word4", false,-1, 2,0);
        tracep->declBus(c+18282,"ysyxSoCFull asic luart muart Uregs receiver fifo_rx word5", false,-1, 2,0);
        tracep->declBus(c+18283,"ysyxSoCFull asic luart muart Uregs receiver fifo_rx word6", false,-1, 2,0);
        tracep->declBus(c+18284,"ysyxSoCFull asic luart muart Uregs receiver fifo_rx word7", false,-1, 2,0);
        tracep->declBus(c+18285,"ysyxSoCFull asic luart muart Uregs receiver fifo_rx word8", false,-1, 2,0);
        tracep->declBus(c+18286,"ysyxSoCFull asic luart muart Uregs receiver fifo_rx word9", false,-1, 2,0);
        tracep->declBus(c+18287,"ysyxSoCFull asic luart muart Uregs receiver fifo_rx word10", false,-1, 2,0);
        tracep->declBus(c+18288,"ysyxSoCFull asic luart muart Uregs receiver fifo_rx word11", false,-1, 2,0);
        tracep->declBus(c+18289,"ysyxSoCFull asic luart muart Uregs receiver fifo_rx word12", false,-1, 2,0);
        tracep->declBus(c+18290,"ysyxSoCFull asic luart muart Uregs receiver fifo_rx word13", false,-1, 2,0);
        tracep->declBus(c+18291,"ysyxSoCFull asic luart muart Uregs receiver fifo_rx word14", false,-1, 2,0);
        tracep->declBus(c+18292,"ysyxSoCFull asic luart muart Uregs receiver fifo_rx word15", false,-1, 2,0);
        tracep->declBus(c+20852,"ysyxSoCFull asic luart muart Uregs receiver fifo_rx rfifo addr_width", false,-1, 31,0);
        tracep->declBus(c+20850,"ysyxSoCFull asic luart muart Uregs receiver fifo_rx rfifo data_width", false,-1, 31,0);
        tracep->declBus(c+20851,"ysyxSoCFull asic luart muart Uregs receiver fifo_rx rfifo depth", false,-1, 31,0);
        tracep->declBit(c+20784,"ysyxSoCFull asic luart muart Uregs receiver fifo_rx rfifo clk", false,-1);
        tracep->declBit(c+18191,"ysyxSoCFull asic luart muart Uregs receiver fifo_rx rfifo we", false,-1);
        tracep->declBus(c+18274,"ysyxSoCFull asic luart muart Uregs receiver fifo_rx rfifo a", false,-1, 3,0);
        tracep->declBus(c+18275,"ysyxSoCFull asic luart muart Uregs receiver fifo_rx rfifo dpra", false,-1, 3,0);
        tracep->declBus(c+18293,"ysyxSoCFull asic luart muart Uregs receiver fifo_rx rfifo di", false,-1, 7,0);
        tracep->declBus(c+16505,"ysyxSoCFull asic luart muart Uregs receiver fifo_rx rfifo dpo", false,-1, 7,0);
        {int i; for (i=0; i<16; i++) {
                tracep->declBus(c+5326+i*1,"ysyxSoCFull asic luart muart Uregs receiver fifo_rx rfifo ram", true,(i+0), 7,0);}}
        tracep->declBit(c+20784,"ysyxSoCFull asic lspi clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic lspi reset", false,-1);
        tracep->declBit(c+19026,"ysyxSoCFull asic lspi auto_in_psel", false,-1);
        tracep->declBit(c+19027,"ysyxSoCFull asic lspi auto_in_penable", false,-1);
        tracep->declBit(c+130,"ysyxSoCFull asic lspi auto_in_pwrite", false,-1);
        tracep->declBus(c+19020,"ysyxSoCFull asic lspi auto_in_paddr", false,-1, 29,0);
        tracep->declBus(c+131,"ysyxSoCFull asic lspi auto_in_pwdata", false,-1, 31,0);
        tracep->declBus(c+132,"ysyxSoCFull asic lspi auto_in_pstrb", false,-1, 3,0);
        tracep->declBit(c+19028,"ysyxSoCFull asic lspi auto_in_pready", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic lspi auto_in_pslverr", false,-1);
        tracep->declBus(c+133,"ysyxSoCFull asic lspi auto_in_prdata", false,-1, 31,0);
        tracep->declBit(c+1,"ysyxSoCFull asic lspi spi_bundle_clk", false,-1);
        tracep->declBus(c+20816,"ysyxSoCFull asic lspi spi_bundle_cs", false,-1, 1,0);
        tracep->declBit(c+20817,"ysyxSoCFull asic lspi spi_bundle_mosi", false,-1);
        tracep->declBit(c+18976,"ysyxSoCFull asic lspi spi_bundle_miso", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic lspi mspi_clk", false,-1);
        tracep->declBit(c+20794,"ysyxSoCFull asic lspi mspi_resetn", false,-1);
        tracep->declBit(c+19026,"ysyxSoCFull asic lspi mspi_in_psel", false,-1);
        tracep->declBit(c+19027,"ysyxSoCFull asic lspi mspi_in_penable", false,-1);
        tracep->declBit(c+130,"ysyxSoCFull asic lspi mspi_in_pwrite", false,-1);
        tracep->declBus(c+19035,"ysyxSoCFull asic lspi mspi_in_paddr", false,-1, 31,0);
        tracep->declBus(c+20844,"ysyxSoCFull asic lspi mspi_in_pprot", false,-1, 2,0);
        tracep->declBus(c+131,"ysyxSoCFull asic lspi mspi_in_pwdata", false,-1, 31,0);
        tracep->declBus(c+132,"ysyxSoCFull asic lspi mspi_in_pstrb", false,-1, 3,0);
        tracep->declBit(c+19028,"ysyxSoCFull asic lspi mspi_in_pready", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic lspi mspi_in_pslverr", false,-1);
        tracep->declBus(c+133,"ysyxSoCFull asic lspi mspi_in_prdata", false,-1, 31,0);
        tracep->declBit(c+1,"ysyxSoCFull asic lspi mspi_spi_clk", false,-1);
        tracep->declBus(c+20816,"ysyxSoCFull asic lspi mspi_spi_cs", false,-1, 1,0);
        tracep->declBit(c+20817,"ysyxSoCFull asic lspi mspi_spi_mosi", false,-1);
        tracep->declBit(c+18976,"ysyxSoCFull asic lspi mspi_spi_miso", false,-1);
        tracep->declBit(c+20866,"ysyxSoCFull asic lspi mspi_spi_irq_out", false,-1);
        tracep->declBus(c+20867,"ysyxSoCFull asic lspi mspi flash_addr_start", false,-1, 31,0);
        tracep->declBus(c+20868,"ysyxSoCFull asic lspi mspi flash_addr_end", false,-1, 31,0);
        tracep->declBus(c+20869,"ysyxSoCFull asic lspi mspi spi_cs_num", false,-1, 31,0);
        tracep->declBit(c+20784,"ysyxSoCFull asic lspi mspi clk", false,-1);
        tracep->declBit(c+20794,"ysyxSoCFull asic lspi mspi resetn", false,-1);
        tracep->declBus(c+19035,"ysyxSoCFull asic lspi mspi in_paddr", false,-1, 31,0);
        tracep->declBit(c+19026,"ysyxSoCFull asic lspi mspi in_psel", false,-1);
        tracep->declBit(c+19027,"ysyxSoCFull asic lspi mspi in_penable", false,-1);
        tracep->declBus(c+20844,"ysyxSoCFull asic lspi mspi in_pprot", false,-1, 2,0);
        tracep->declBit(c+130,"ysyxSoCFull asic lspi mspi in_pwrite", false,-1);
        tracep->declBus(c+131,"ysyxSoCFull asic lspi mspi in_pwdata", false,-1, 31,0);
        tracep->declBus(c+132,"ysyxSoCFull asic lspi mspi in_pstrb", false,-1, 3,0);
        tracep->declBit(c+19028,"ysyxSoCFull asic lspi mspi in_pready", false,-1);
        tracep->declBus(c+133,"ysyxSoCFull asic lspi mspi in_prdata", false,-1, 31,0);
        tracep->declBit(c+20815,"ysyxSoCFull asic lspi mspi in_pslverr", false,-1);
        tracep->declBit(c+1,"ysyxSoCFull asic lspi mspi spi_clk", false,-1);
        tracep->declBus(c+20816,"ysyxSoCFull asic lspi mspi spi_cs", false,-1, 1,0);
        tracep->declBit(c+20817,"ysyxSoCFull asic lspi mspi spi_mosi", false,-1);
        tracep->declBit(c+18976,"ysyxSoCFull asic lspi mspi spi_miso", false,-1);
        tracep->declBit(c+20866,"ysyxSoCFull asic lspi mspi spi_irq_out", false,-1);
        tracep->declQuad(c+5342,"ysyxSoCFull asic lspi mspi data", false,-1, 63,0);
        tracep->declBit(c+19036,"ysyxSoCFull asic lspi mspi ren", false,-1);
        tracep->declBit(c+20799,"ysyxSoCFull asic lspi mspi wen", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic lspi mspi flashRead clock", false,-1);
        tracep->declBit(c+19036,"ysyxSoCFull asic lspi mspi flashRead ren", false,-1);
        tracep->declQuad(c+19037,"ysyxSoCFull asic lspi mspi flashRead addr", false,-1, 63,0);
        tracep->declQuad(c+5342,"ysyxSoCFull asic lspi mspi flashRead data", false,-1, 63,0);
        tracep->declBit(c+20784,"ysyxSoCFull asic axi42apb clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic axi42apb reset", false,-1);
        tracep->declBit(c+117,"ysyxSoCFull asic axi42apb auto_in_awready", false,-1);
        tracep->declBit(c+118,"ysyxSoCFull asic axi42apb auto_in_awvalid", false,-1);
        tracep->declBus(c+20818,"ysyxSoCFull asic axi42apb auto_in_awid", false,-1, 3,0);
        tracep->declBus(c+119,"ysyxSoCFull asic axi42apb auto_in_awaddr", false,-1, 29,0);
        tracep->declBus(c+95,"ysyxSoCFull asic axi42apb auto_in_awlen", false,-1, 7,0);
        tracep->declBus(c+96,"ysyxSoCFull asic axi42apb auto_in_awsize", false,-1, 2,0);
        tracep->declBit(c+120,"ysyxSoCFull asic axi42apb auto_in_wready", false,-1);
        tracep->declBit(c+121,"ysyxSoCFull asic axi42apb auto_in_wvalid", false,-1);
        tracep->declQuad(c+100,"ysyxSoCFull asic axi42apb auto_in_wdata", false,-1, 63,0);
        tracep->declBus(c+102,"ysyxSoCFull asic axi42apb auto_in_wstrb", false,-1, 7,0);
        tracep->declBit(c+16822,"ysyxSoCFull asic axi42apb auto_in_bready", false,-1);
        tracep->declBit(c+122,"ysyxSoCFull asic axi42apb auto_in_bvalid", false,-1);
        tracep->declBus(c+123,"ysyxSoCFull asic axi42apb auto_in_bid", false,-1, 3,0);
        tracep->declBus(c+20816,"ysyxSoCFull asic axi42apb auto_in_bresp", false,-1, 1,0);
        tracep->declBit(c+124,"ysyxSoCFull asic axi42apb auto_in_arready", false,-1);
        tracep->declBit(c+125,"ysyxSoCFull asic axi42apb auto_in_arvalid", false,-1);
        tracep->declBus(c+20818,"ysyxSoCFull asic axi42apb auto_in_arid", false,-1, 3,0);
        tracep->declBus(c+126,"ysyxSoCFull asic axi42apb auto_in_araddr", false,-1, 29,0);
        tracep->declBus(c+107,"ysyxSoCFull asic axi42apb auto_in_arlen", false,-1, 7,0);
        tracep->declBus(c+108,"ysyxSoCFull asic axi42apb auto_in_arsize", false,-1, 2,0);
        tracep->declBit(c+16823,"ysyxSoCFull asic axi42apb auto_in_rready", false,-1);
        tracep->declBit(c+19019,"ysyxSoCFull asic axi42apb auto_in_rvalid", false,-1);
        tracep->declBus(c+127,"ysyxSoCFull asic axi42apb auto_in_rid", false,-1, 3,0);
        tracep->declQuad(c+20788,"ysyxSoCFull asic axi42apb auto_in_rdata", false,-1, 63,0);
        tracep->declBus(c+20816,"ysyxSoCFull asic axi42apb auto_in_rresp", false,-1, 1,0);
        tracep->declBit(c+128,"ysyxSoCFull asic axi42apb auto_out_psel", false,-1);
        tracep->declBit(c+129,"ysyxSoCFull asic axi42apb auto_out_penable", false,-1);
        tracep->declBit(c+130,"ysyxSoCFull asic axi42apb auto_out_pwrite", false,-1);
        tracep->declBus(c+19020,"ysyxSoCFull asic axi42apb auto_out_paddr", false,-1, 29,0);
        tracep->declBus(c+131,"ysyxSoCFull asic axi42apb auto_out_pwdata", false,-1, 31,0);
        tracep->declBus(c+132,"ysyxSoCFull asic axi42apb auto_out_pstrb", false,-1, 3,0);
        tracep->declBit(c+19021,"ysyxSoCFull asic axi42apb auto_out_pready", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull asic axi42apb auto_out_pslverr", false,-1);
        tracep->declBus(c+20790,"ysyxSoCFull asic axi42apb auto_out_prdata", false,-1, 31,0);
        tracep->declBus(c+5344,"ysyxSoCFull asic axi42apb state", false,-1, 2,0);
        tracep->declBit(c+124,"ysyxSoCFull asic axi42apb is_ar", false,-1);
        tracep->declBit(c+5345,"ysyxSoCFull asic axi42apb is_r", false,-1);
        tracep->declBit(c+5346,"ysyxSoCFull asic axi42apb is_aw", false,-1);
        tracep->declBit(c+5347,"ysyxSoCFull asic axi42apb is_w", false,-1);
        tracep->declBit(c+122,"ysyxSoCFull asic axi42apb is_b", false,-1);
        tracep->declBit(c+5348,"ysyxSoCFull asic axi42apb is_write", false,-1);
        tracep->declBus(c+127,"ysyxSoCFull asic axi42apb rid_reg", false,-1, 3,0);
        tracep->declBit(c+5349,"ysyxSoCFull asic axi42apb bundleIn_0_awready_REG", false,-1);
        tracep->declBit(c+117,"ysyxSoCFull asic axi42apb bundleIn_0_awready", false,-1);
        tracep->declBus(c+123,"ysyxSoCFull asic axi42apb bid_reg", false,-1, 3,0);
        tracep->declBus(c+5350,"ysyxSoCFull asic axi42apb araddr_reg", false,-1, 29,0);
        tracep->declBus(c+5351,"ysyxSoCFull asic axi42apb awaddr_reg", false,-1, 29,0);
        tracep->declBit(c+5352,"ysyxSoCFull asic axi42apb bundleIn_0_wready_REG", false,-1);
        tracep->declBit(c+120,"ysyxSoCFull asic axi42apb bundleIn_0_wready", false,-1);
        tracep->declQuad(c+5353,"ysyxSoCFull asic axi42apb wdata_reg", false,-1, 63,0);
        tracep->declBus(c+5355,"ysyxSoCFull asic axi42apb wstrb_reg", false,-1, 7,0);
        tracep->declBit(c+5356,"ysyxSoCFull asic axi42apb bundleOut_0_psel", false,-1);
        tracep->declBit(c+5357,"ysyxSoCFull asic axi42apb bundleOut_0_penable_REG", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic cpu_reset_chain clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic cpu_reset_chain io_d", false,-1);
        tracep->declBit(c+134,"ysyxSoCFull asic cpu_reset_chain io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic cpu_reset_chain output_chain_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic cpu_reset_chain output_chain_io_d", false,-1);
        tracep->declBit(c+134,"ysyxSoCFull asic cpu_reset_chain output_chain_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull asic cpu_reset_chain output_chain clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull asic cpu_reset_chain output_chain io_d", false,-1);
        tracep->declBit(c+134,"ysyxSoCFull asic cpu_reset_chain output_chain io_q", false,-1);
        tracep->declBit(c+134,"ysyxSoCFull asic cpu_reset_chain output_chain sync_0", false,-1);
        tracep->declBit(c+5358,"ysyxSoCFull asic cpu_reset_chain output_chain sync_1", false,-1);
        tracep->declBit(c+5359,"ysyxSoCFull asic cpu_reset_chain output_chain sync_2", false,-1);
        tracep->declBit(c+5360,"ysyxSoCFull asic cpu_reset_chain output_chain sync_3", false,-1);
        tracep->declBit(c+5361,"ysyxSoCFull asic cpu_reset_chain output_chain sync_4", false,-1);
        tracep->declBit(c+5362,"ysyxSoCFull asic cpu_reset_chain output_chain sync_5", false,-1);
        tracep->declBit(c+5363,"ysyxSoCFull asic cpu_reset_chain output_chain sync_6", false,-1);
        tracep->declBit(c+5364,"ysyxSoCFull asic cpu_reset_chain output_chain sync_7", false,-1);
        tracep->declBit(c+5365,"ysyxSoCFull asic cpu_reset_chain output_chain sync_8", false,-1);
        tracep->declBit(c+5366,"ysyxSoCFull asic cpu_reset_chain output_chain sync_9", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga reset", false,-1);
        tracep->declBit(c+77,"ysyxSoCFull fpga master_mem_0_awready", false,-1);
        tracep->declBit(c+19805,"ysyxSoCFull fpga master_mem_0_awvalid", false,-1);
        tracep->declBus(c+19806,"ysyxSoCFull fpga master_mem_0_awid", false,-1, 3,0);
        tracep->declBus(c+19807,"ysyxSoCFull fpga master_mem_0_awaddr", false,-1, 31,0);
        tracep->declBus(c+19808,"ysyxSoCFull fpga master_mem_0_awlen", false,-1, 7,0);
        tracep->declBus(c+19809,"ysyxSoCFull fpga master_mem_0_awsize", false,-1, 2,0);
        tracep->declBus(c+78,"ysyxSoCFull fpga master_mem_0_awburst", false,-1, 1,0);
        tracep->declBit(c+79,"ysyxSoCFull fpga master_mem_0_wready", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga master_mem_0_wvalid", false,-1);
        tracep->declQuad(c+19811,"ysyxSoCFull fpga master_mem_0_wdata", false,-1, 63,0);
        tracep->declBus(c+19813,"ysyxSoCFull fpga master_mem_0_wstrb", false,-1, 7,0);
        tracep->declBit(c+17365,"ysyxSoCFull fpga master_mem_0_wlast", false,-1);
        tracep->declBit(c+80,"ysyxSoCFull fpga master_mem_0_bready", false,-1);
        tracep->declBit(c+81,"ysyxSoCFull fpga master_mem_0_bvalid", false,-1);
        tracep->declBus(c+82,"ysyxSoCFull fpga master_mem_0_bid", false,-1, 3,0);
        tracep->declBus(c+83,"ysyxSoCFull fpga master_mem_0_bresp", false,-1, 1,0);
        tracep->declBit(c+84,"ysyxSoCFull fpga master_mem_0_arready", false,-1);
        tracep->declBit(c+19814,"ysyxSoCFull fpga master_mem_0_arvalid", false,-1);
        tracep->declBus(c+19806,"ysyxSoCFull fpga master_mem_0_arid", false,-1, 3,0);
        tracep->declBus(c+19807,"ysyxSoCFull fpga master_mem_0_araddr", false,-1, 31,0);
        tracep->declBus(c+19808,"ysyxSoCFull fpga master_mem_0_arlen", false,-1, 7,0);
        tracep->declBus(c+19809,"ysyxSoCFull fpga master_mem_0_arsize", false,-1, 2,0);
        tracep->declBus(c+78,"ysyxSoCFull fpga master_mem_0_arburst", false,-1, 1,0);
        tracep->declBit(c+85,"ysyxSoCFull fpga master_mem_0_rready", false,-1);
        tracep->declBit(c+86,"ysyxSoCFull fpga master_mem_0_rvalid", false,-1);
        tracep->declBus(c+87,"ysyxSoCFull fpga master_mem_0_rid", false,-1, 3,0);
        tracep->declQuad(c+88,"ysyxSoCFull fpga master_mem_0_rdata", false,-1, 63,0);
        tracep->declBus(c+90,"ysyxSoCFull fpga master_mem_0_rresp", false,-1, 1,0);
        tracep->declBit(c+91,"ysyxSoCFull fpga master_mem_0_rlast", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga fpga_io_c2b_clk", false,-1);
        tracep->declBit(c+20787,"ysyxSoCFull fpga fpga_io_c2b_rst", false,-1);
        tracep->declBit(c+75,"ysyxSoCFull fpga fpga_io_c2b_send", false,-1);
        tracep->declBus(c+76,"ysyxSoCFull fpga fpga_io_c2b_data", false,-1, 31,0);
        tracep->declBit(c+20784,"ysyxSoCFull fpga fpga_io_b2c_clk", false,-1);
        tracep->declBit(c+20786,"ysyxSoCFull fpga fpga_io_b2c_rst", false,-1);
        tracep->declBit(c+73,"ysyxSoCFull fpga fpga_io_b2c_send", false,-1);
        tracep->declBus(c+74,"ysyxSoCFull fpga fpga_io_b2c_data", false,-1, 31,0);
        tracep->declBit(c+20784,"ysyxSoCFull fpga xbar_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga xbar_reset", false,-1);
        tracep->declBit(c+19815,"ysyxSoCFull fpga xbar_auto_in_a_ready", false,-1);
        tracep->declBit(c+19816,"ysyxSoCFull fpga xbar_auto_in_a_valid", false,-1);
        tracep->declBus(c+19817,"ysyxSoCFull fpga xbar_auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+19818,"ysyxSoCFull fpga xbar_auto_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+19819,"ysyxSoCFull fpga xbar_auto_in_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+19820,"ysyxSoCFull fpga xbar_auto_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+19821,"ysyxSoCFull fpga xbar_auto_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+19822,"ysyxSoCFull fpga xbar_auto_in_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+19823,"ysyxSoCFull fpga xbar_auto_in_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+5367,"ysyxSoCFull fpga xbar_auto_in_a_bits_corrupt", false,-1);
        tracep->declBit(c+5368,"ysyxSoCFull fpga xbar_auto_in_c_ready", false,-1);
        tracep->declBit(c+18294,"ysyxSoCFull fpga xbar_auto_in_c_valid", false,-1);
        tracep->declBus(c+5369,"ysyxSoCFull fpga xbar_auto_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+5370,"ysyxSoCFull fpga xbar_auto_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+5371,"ysyxSoCFull fpga xbar_auto_in_c_bits_size", false,-1, 3,0);
        tracep->declBus(c+5372,"ysyxSoCFull fpga xbar_auto_in_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+5373,"ysyxSoCFull fpga xbar_auto_in_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+5374,"ysyxSoCFull fpga xbar_auto_in_d_ready", false,-1);
        tracep->declBit(c+5375,"ysyxSoCFull fpga xbar_auto_in_d_valid", false,-1);
        tracep->declBus(c+5376,"ysyxSoCFull fpga xbar_auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+5377,"ysyxSoCFull fpga xbar_auto_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+5378,"ysyxSoCFull fpga xbar_auto_in_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+5379,"ysyxSoCFull fpga xbar_auto_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+5380,"ysyxSoCFull fpga xbar_auto_in_d_bits_denied", false,-1);
        tracep->declQuad(c+5381,"ysyxSoCFull fpga xbar_auto_in_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+5383,"ysyxSoCFull fpga xbar_auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+5384,"ysyxSoCFull fpga xbar_auto_in_e_ready", false,-1);
        tracep->declBit(c+18295,"ysyxSoCFull fpga xbar_auto_in_e_valid", false,-1);
        tracep->declBit(c+5385,"ysyxSoCFull fpga xbar_auto_in_e_bits_sink", false,-1);
        tracep->declBit(c+5386,"ysyxSoCFull fpga xbar_auto_out_2_a_ready", false,-1);
        tracep->declBit(c+19825,"ysyxSoCFull fpga xbar_auto_out_2_a_valid", false,-1);
        tracep->declBus(c+19817,"ysyxSoCFull fpga xbar_auto_out_2_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+19818,"ysyxSoCFull fpga xbar_auto_out_2_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+19826,"ysyxSoCFull fpga xbar_auto_out_2_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+19820,"ysyxSoCFull fpga xbar_auto_out_2_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+19827,"ysyxSoCFull fpga xbar_auto_out_2_a_bits_address", false,-1, 12,0);
        tracep->declBus(c+19822,"ysyxSoCFull fpga xbar_auto_out_2_a_bits_mask", false,-1, 7,0);
        tracep->declBit(c+5367,"ysyxSoCFull fpga xbar_auto_out_2_a_bits_corrupt", false,-1);
        tracep->declBit(c+5368,"ysyxSoCFull fpga xbar_auto_out_2_c_ready", false,-1);
        tracep->declBit(c+18294,"ysyxSoCFull fpga xbar_auto_out_2_c_valid", false,-1);
        tracep->declBus(c+5369,"ysyxSoCFull fpga xbar_auto_out_2_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+5370,"ysyxSoCFull fpga xbar_auto_out_2_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+5387,"ysyxSoCFull fpga xbar_auto_out_2_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+5372,"ysyxSoCFull fpga xbar_auto_out_2_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+5388,"ysyxSoCFull fpga xbar_auto_out_2_c_bits_address", false,-1, 12,0);
        tracep->declBit(c+5389,"ysyxSoCFull fpga xbar_auto_out_2_d_ready", false,-1);
        tracep->declBit(c+5390,"ysyxSoCFull fpga xbar_auto_out_2_d_valid", false,-1);
        tracep->declBus(c+5391,"ysyxSoCFull fpga xbar_auto_out_2_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+5392,"ysyxSoCFull fpga xbar_auto_out_2_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+5393,"ysyxSoCFull fpga xbar_auto_out_2_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+5394,"ysyxSoCFull fpga xbar_auto_out_2_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+5395,"ysyxSoCFull fpga xbar_auto_out_2_d_bits_denied", false,-1);
        tracep->declBit(c+5396,"ysyxSoCFull fpga xbar_auto_out_2_d_bits_corrupt", false,-1);
        tracep->declBit(c+18296,"ysyxSoCFull fpga xbar_auto_out_2_e_valid", false,-1);
        tracep->declBit(c+19828,"ysyxSoCFull fpga xbar_auto_out_1_a_ready", false,-1);
        tracep->declBit(c+19829,"ysyxSoCFull fpga xbar_auto_out_1_a_valid", false,-1);
        tracep->declBus(c+19817,"ysyxSoCFull fpga xbar_auto_out_1_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+19818,"ysyxSoCFull fpga xbar_auto_out_1_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+19819,"ysyxSoCFull fpga xbar_auto_out_1_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+19820,"ysyxSoCFull fpga xbar_auto_out_1_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+19830,"ysyxSoCFull fpga xbar_auto_out_1_a_bits_address", false,-1, 30,0);
        tracep->declBus(c+19822,"ysyxSoCFull fpga xbar_auto_out_1_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+19823,"ysyxSoCFull fpga xbar_auto_out_1_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+5367,"ysyxSoCFull fpga xbar_auto_out_1_a_bits_corrupt", false,-1);
        tracep->declBit(c+5397,"ysyxSoCFull fpga xbar_auto_out_1_d_ready", false,-1);
        tracep->declBit(c+5398,"ysyxSoCFull fpga xbar_auto_out_1_d_valid", false,-1);
        tracep->declBus(c+5399,"ysyxSoCFull fpga xbar_auto_out_1_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+5400,"ysyxSoCFull fpga xbar_auto_out_1_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+5401,"ysyxSoCFull fpga xbar_auto_out_1_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+5402,"ysyxSoCFull fpga xbar_auto_out_1_d_bits_denied", false,-1);
        tracep->declQuad(c+5403,"ysyxSoCFull fpga xbar_auto_out_1_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+5405,"ysyxSoCFull fpga xbar_auto_out_1_d_bits_corrupt", false,-1);
        tracep->declBit(c+19831,"ysyxSoCFull fpga xbar_auto_out_0_a_ready", false,-1);
        tracep->declBit(c+19832,"ysyxSoCFull fpga xbar_auto_out_0_a_valid", false,-1);
        tracep->declBus(c+19817,"ysyxSoCFull fpga xbar_auto_out_0_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+19818,"ysyxSoCFull fpga xbar_auto_out_0_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+19826,"ysyxSoCFull fpga xbar_auto_out_0_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+19820,"ysyxSoCFull fpga xbar_auto_out_0_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+19821,"ysyxSoCFull fpga xbar_auto_out_0_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+19822,"ysyxSoCFull fpga xbar_auto_out_0_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+19823,"ysyxSoCFull fpga xbar_auto_out_0_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+5367,"ysyxSoCFull fpga xbar_auto_out_0_a_bits_corrupt", false,-1);
        tracep->declBit(c+5406,"ysyxSoCFull fpga xbar_auto_out_0_d_ready", false,-1);
        tracep->declBit(c+5407,"ysyxSoCFull fpga xbar_auto_out_0_d_valid", false,-1);
        tracep->declBus(c+5408,"ysyxSoCFull fpga xbar_auto_out_0_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+5409,"ysyxSoCFull fpga xbar_auto_out_0_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+5410,"ysyxSoCFull fpga xbar_auto_out_0_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+5411,"ysyxSoCFull fpga xbar_auto_out_0_d_bits_denied", false,-1);
        tracep->declQuad(c+88,"ysyxSoCFull fpga xbar_auto_out_0_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+5412,"ysyxSoCFull fpga xbar_auto_out_0_d_bits_corrupt", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga xbar_1_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga xbar_1_reset", false,-1);
        tracep->declBit(c+19833,"ysyxSoCFull fpga xbar_1_auto_in_a_ready", false,-1);
        tracep->declBit(c+5413,"ysyxSoCFull fpga xbar_1_auto_in_a_valid", false,-1);
        tracep->declBus(c+5414,"ysyxSoCFull fpga xbar_1_auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+5415,"ysyxSoCFull fpga xbar_1_auto_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+5416,"ysyxSoCFull fpga xbar_1_auto_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+5417,"ysyxSoCFull fpga xbar_1_auto_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+5418,"ysyxSoCFull fpga xbar_1_auto_in_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+5419,"ysyxSoCFull fpga xbar_1_auto_in_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+19834,"ysyxSoCFull fpga xbar_1_auto_in_d_ready", false,-1);
        tracep->declBit(c+19835,"ysyxSoCFull fpga xbar_1_auto_in_d_valid", false,-1);
        tracep->declBus(c+19836,"ysyxSoCFull fpga xbar_1_auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+19837,"ysyxSoCFull fpga xbar_1_auto_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+19838,"ysyxSoCFull fpga xbar_1_auto_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+19839,"ysyxSoCFull fpga xbar_1_auto_in_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+19840,"ysyxSoCFull fpga xbar_1_auto_in_d_bits_sink", false,-1, 5,0);
        tracep->declBit(c+19841,"ysyxSoCFull fpga xbar_1_auto_in_d_bits_denied", false,-1);
        tracep->declBus(c+19842,"ysyxSoCFull fpga xbar_1_auto_in_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+19843,"ysyxSoCFull fpga xbar_1_auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+5420,"ysyxSoCFull fpga xbar_1_auto_out_1_a_ready", false,-1);
        tracep->declBit(c+5421,"ysyxSoCFull fpga xbar_1_auto_out_1_a_valid", false,-1);
        tracep->declBus(c+5414,"ysyxSoCFull fpga xbar_1_auto_out_1_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+5415,"ysyxSoCFull fpga xbar_1_auto_out_1_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+5416,"ysyxSoCFull fpga xbar_1_auto_out_1_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+5422,"ysyxSoCFull fpga xbar_1_auto_out_1_a_bits_address", false,-1, 12,0);
        tracep->declBus(c+5418,"ysyxSoCFull fpga xbar_1_auto_out_1_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+19844,"ysyxSoCFull fpga xbar_1_auto_out_1_d_ready", false,-1);
        tracep->declBit(c+5423,"ysyxSoCFull fpga xbar_1_auto_out_1_d_valid", false,-1);
        tracep->declBus(c+5424,"ysyxSoCFull fpga xbar_1_auto_out_1_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+5425,"ysyxSoCFull fpga xbar_1_auto_out_1_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+5426,"ysyxSoCFull fpga xbar_1_auto_out_1_d_bits_source", false,-1, 3,0);
        tracep->declBit(c+5427,"ysyxSoCFull fpga xbar_1_auto_out_1_d_bits_denied", false,-1);
        tracep->declBit(c+5428,"ysyxSoCFull fpga xbar_1_auto_out_1_d_bits_corrupt", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull fpga xbar_1_auto_out_0_a_ready", false,-1);
        tracep->declBit(c+5429,"ysyxSoCFull fpga xbar_1_auto_out_0_a_valid", false,-1);
        tracep->declBus(c+5414,"ysyxSoCFull fpga xbar_1_auto_out_0_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+5415,"ysyxSoCFull fpga xbar_1_auto_out_0_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+5416,"ysyxSoCFull fpga xbar_1_auto_out_0_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+5417,"ysyxSoCFull fpga xbar_1_auto_out_0_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+5418,"ysyxSoCFull fpga xbar_1_auto_out_0_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+5419,"ysyxSoCFull fpga xbar_1_auto_out_0_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+19846,"ysyxSoCFull fpga xbar_1_auto_out_0_d_ready", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull fpga xbar_1_auto_out_0_d_valid", false,-1);
        tracep->declBus(c+19848,"ysyxSoCFull fpga xbar_1_auto_out_0_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+19849,"ysyxSoCFull fpga xbar_1_auto_out_0_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+19850,"ysyxSoCFull fpga xbar_1_auto_out_0_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+17366,"ysyxSoCFull fpga xbar_1_auto_out_0_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+17367,"ysyxSoCFull fpga xbar_1_auto_out_0_d_bits_sink", false,-1, 4,0);
        tracep->declBit(c+19851,"ysyxSoCFull fpga xbar_1_auto_out_0_d_bits_denied", false,-1);
        tracep->declBus(c+17368,"ysyxSoCFull fpga xbar_1_auto_out_0_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+19852,"ysyxSoCFull fpga xbar_1_auto_out_0_d_bits_corrupt", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga ferr_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga ferr_reset", false,-1);
        tracep->declBit(c+5420,"ysyxSoCFull fpga ferr_auto_in_a_ready", false,-1);
        tracep->declBit(c+5421,"ysyxSoCFull fpga ferr_auto_in_a_valid", false,-1);
        tracep->declBus(c+5414,"ysyxSoCFull fpga ferr_auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+5415,"ysyxSoCFull fpga ferr_auto_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+5416,"ysyxSoCFull fpga ferr_auto_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+5422,"ysyxSoCFull fpga ferr_auto_in_a_bits_address", false,-1, 12,0);
        tracep->declBus(c+5418,"ysyxSoCFull fpga ferr_auto_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+19844,"ysyxSoCFull fpga ferr_auto_in_d_ready", false,-1);
        tracep->declBit(c+5423,"ysyxSoCFull fpga ferr_auto_in_d_valid", false,-1);
        tracep->declBus(c+5424,"ysyxSoCFull fpga ferr_auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+5425,"ysyxSoCFull fpga ferr_auto_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+5426,"ysyxSoCFull fpga ferr_auto_in_d_bits_source", false,-1, 3,0);
        tracep->declBit(c+5427,"ysyxSoCFull fpga ferr_auto_in_d_bits_denied", false,-1);
        tracep->declBit(c+5428,"ysyxSoCFull fpga ferr_auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga chiplink_reset", false,-1);
        tracep->declBit(c+19853,"ysyxSoCFull fpga chiplink_auto_mbypass_out_a_ready", false,-1);
        tracep->declBit(c+19854,"ysyxSoCFull fpga chiplink_auto_mbypass_out_a_valid", false,-1);
        tracep->declBus(c+5430,"ysyxSoCFull fpga chiplink_auto_mbypass_out_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+5431,"ysyxSoCFull fpga chiplink_auto_mbypass_out_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+5432,"ysyxSoCFull fpga chiplink_auto_mbypass_out_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+5433,"ysyxSoCFull fpga chiplink_auto_mbypass_out_a_bits_source", false,-1, 5,0);
        tracep->declBus(c+5434,"ysyxSoCFull fpga chiplink_auto_mbypass_out_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+5435,"ysyxSoCFull fpga chiplink_auto_mbypass_out_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+5436,"ysyxSoCFull fpga chiplink_auto_mbypass_out_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+5437,"ysyxSoCFull fpga chiplink_auto_mbypass_out_c_ready", false,-1);
        tracep->declBit(c+18297,"ysyxSoCFull fpga chiplink_auto_mbypass_out_c_valid", false,-1);
        tracep->declBus(c+5369,"ysyxSoCFull fpga chiplink_auto_mbypass_out_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+5370,"ysyxSoCFull fpga chiplink_auto_mbypass_out_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+5371,"ysyxSoCFull fpga chiplink_auto_mbypass_out_c_bits_size", false,-1, 3,0);
        tracep->declBus(c+5438,"ysyxSoCFull fpga chiplink_auto_mbypass_out_c_bits_source", false,-1, 5,0);
        tracep->declBus(c+5373,"ysyxSoCFull fpga chiplink_auto_mbypass_out_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+5439,"ysyxSoCFull fpga chiplink_auto_mbypass_out_d_ready", false,-1);
        tracep->declBit(c+5440,"ysyxSoCFull fpga chiplink_auto_mbypass_out_d_valid", false,-1);
        tracep->declBus(c+5441,"ysyxSoCFull fpga chiplink_auto_mbypass_out_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+5442,"ysyxSoCFull fpga chiplink_auto_mbypass_out_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+5443,"ysyxSoCFull fpga chiplink_auto_mbypass_out_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+5444,"ysyxSoCFull fpga chiplink_auto_mbypass_out_d_bits_source", false,-1, 5,0);
        tracep->declBit(c+5445,"ysyxSoCFull fpga chiplink_auto_mbypass_out_d_bits_denied", false,-1);
        tracep->declBus(c+5446,"ysyxSoCFull fpga chiplink_auto_mbypass_out_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+5447,"ysyxSoCFull fpga chiplink_auto_mbypass_out_d_bits_corrupt", false,-1);
        tracep->declBit(c+5384,"ysyxSoCFull fpga chiplink_auto_mbypass_out_e_ready", false,-1);
        tracep->declBit(c+18295,"ysyxSoCFull fpga chiplink_auto_mbypass_out_e_valid", false,-1);
        tracep->declBit(c+5385,"ysyxSoCFull fpga chiplink_auto_mbypass_out_e_bits_sink", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull fpga chiplink_auto_sbypass_node_in_in_a_ready", false,-1);
        tracep->declBit(c+5429,"ysyxSoCFull fpga chiplink_auto_sbypass_node_in_in_a_valid", false,-1);
        tracep->declBus(c+5414,"ysyxSoCFull fpga chiplink_auto_sbypass_node_in_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+5415,"ysyxSoCFull fpga chiplink_auto_sbypass_node_in_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+5416,"ysyxSoCFull fpga chiplink_auto_sbypass_node_in_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+5417,"ysyxSoCFull fpga chiplink_auto_sbypass_node_in_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+5418,"ysyxSoCFull fpga chiplink_auto_sbypass_node_in_in_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+5419,"ysyxSoCFull fpga chiplink_auto_sbypass_node_in_in_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+19846,"ysyxSoCFull fpga chiplink_auto_sbypass_node_in_in_d_ready", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull fpga chiplink_auto_sbypass_node_in_in_d_valid", false,-1);
        tracep->declBus(c+19848,"ysyxSoCFull fpga chiplink_auto_sbypass_node_in_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+19849,"ysyxSoCFull fpga chiplink_auto_sbypass_node_in_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+19850,"ysyxSoCFull fpga chiplink_auto_sbypass_node_in_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+17366,"ysyxSoCFull fpga chiplink_auto_sbypass_node_in_in_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+17367,"ysyxSoCFull fpga chiplink_auto_sbypass_node_in_in_d_bits_sink", false,-1, 4,0);
        tracep->declBit(c+19851,"ysyxSoCFull fpga chiplink_auto_sbypass_node_in_in_d_bits_denied", false,-1);
        tracep->declBus(c+17368,"ysyxSoCFull fpga chiplink_auto_sbypass_node_in_in_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+19852,"ysyxSoCFull fpga chiplink_auto_sbypass_node_in_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink_auto_io_out_c2b_clk", false,-1);
        tracep->declBit(c+20787,"ysyxSoCFull fpga chiplink_auto_io_out_c2b_rst", false,-1);
        tracep->declBit(c+75,"ysyxSoCFull fpga chiplink_auto_io_out_c2b_send", false,-1);
        tracep->declBus(c+76,"ysyxSoCFull fpga chiplink_auto_io_out_c2b_data", false,-1, 31,0);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink_auto_io_out_b2c_clk", false,-1);
        tracep->declBit(c+20786,"ysyxSoCFull fpga chiplink_auto_io_out_b2c_rst", false,-1);
        tracep->declBit(c+73,"ysyxSoCFull fpga chiplink_auto_io_out_b2c_send", false,-1);
        tracep->declBus(c+74,"ysyxSoCFull fpga chiplink_auto_io_out_b2c_data", false,-1, 31,0);
        tracep->declBit(c+20784,"ysyxSoCFull fpga axi4yank_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga axi4yank_reset", false,-1);
        tracep->declBit(c+17369,"ysyxSoCFull fpga axi4yank_auto_in_awready", false,-1);
        tracep->declBit(c+19855,"ysyxSoCFull fpga axi4yank_auto_in_awvalid", false,-1);
        tracep->declBus(c+19806,"ysyxSoCFull fpga axi4yank_auto_in_awid", false,-1, 3,0);
        tracep->declBus(c+19807,"ysyxSoCFull fpga axi4yank_auto_in_awaddr", false,-1, 31,0);
        tracep->declBus(c+19808,"ysyxSoCFull fpga axi4yank_auto_in_awlen", false,-1, 7,0);
        tracep->declBus(c+19809,"ysyxSoCFull fpga axi4yank_auto_in_awsize", false,-1, 2,0);
        tracep->declBus(c+78,"ysyxSoCFull fpga axi4yank_auto_in_awburst", false,-1, 1,0);
        tracep->declBus(c+19856,"ysyxSoCFull fpga axi4yank_auto_in_awecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19857,"ysyxSoCFull fpga axi4yank_auto_in_awecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank_auto_in_awecho_extra_id", false,-1);
        tracep->declBit(c+79,"ysyxSoCFull fpga axi4yank_auto_in_wready", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga axi4yank_auto_in_wvalid", false,-1);
        tracep->declQuad(c+19811,"ysyxSoCFull fpga axi4yank_auto_in_wdata", false,-1, 63,0);
        tracep->declBus(c+19813,"ysyxSoCFull fpga axi4yank_auto_in_wstrb", false,-1, 7,0);
        tracep->declBit(c+17365,"ysyxSoCFull fpga axi4yank_auto_in_wlast", false,-1);
        tracep->declBit(c+80,"ysyxSoCFull fpga axi4yank_auto_in_bready", false,-1);
        tracep->declBit(c+81,"ysyxSoCFull fpga axi4yank_auto_in_bvalid", false,-1);
        tracep->declBus(c+82,"ysyxSoCFull fpga axi4yank_auto_in_bid", false,-1, 3,0);
        tracep->declBus(c+83,"ysyxSoCFull fpga axi4yank_auto_in_bresp", false,-1, 1,0);
        tracep->declBus(c+5448,"ysyxSoCFull fpga axi4yank_auto_in_becho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+5449,"ysyxSoCFull fpga axi4yank_auto_in_becho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+5450,"ysyxSoCFull fpga axi4yank_auto_in_becho_extra_id", false,-1);
        tracep->declBit(c+17370,"ysyxSoCFull fpga axi4yank_auto_in_arready", false,-1);
        tracep->declBit(c+19859,"ysyxSoCFull fpga axi4yank_auto_in_arvalid", false,-1);
        tracep->declBus(c+19806,"ysyxSoCFull fpga axi4yank_auto_in_arid", false,-1, 3,0);
        tracep->declBus(c+19807,"ysyxSoCFull fpga axi4yank_auto_in_araddr", false,-1, 31,0);
        tracep->declBus(c+19808,"ysyxSoCFull fpga axi4yank_auto_in_arlen", false,-1, 7,0);
        tracep->declBus(c+19809,"ysyxSoCFull fpga axi4yank_auto_in_arsize", false,-1, 2,0);
        tracep->declBus(c+78,"ysyxSoCFull fpga axi4yank_auto_in_arburst", false,-1, 1,0);
        tracep->declBus(c+19856,"ysyxSoCFull fpga axi4yank_auto_in_arecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19857,"ysyxSoCFull fpga axi4yank_auto_in_arecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank_auto_in_arecho_extra_id", false,-1);
        tracep->declBit(c+85,"ysyxSoCFull fpga axi4yank_auto_in_rready", false,-1);
        tracep->declBit(c+86,"ysyxSoCFull fpga axi4yank_auto_in_rvalid", false,-1);
        tracep->declBus(c+87,"ysyxSoCFull fpga axi4yank_auto_in_rid", false,-1, 3,0);
        tracep->declQuad(c+88,"ysyxSoCFull fpga axi4yank_auto_in_rdata", false,-1, 63,0);
        tracep->declBus(c+90,"ysyxSoCFull fpga axi4yank_auto_in_rresp", false,-1, 1,0);
        tracep->declBus(c+5451,"ysyxSoCFull fpga axi4yank_auto_in_recho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+5452,"ysyxSoCFull fpga axi4yank_auto_in_recho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+5453,"ysyxSoCFull fpga axi4yank_auto_in_recho_extra_id", false,-1);
        tracep->declBit(c+91,"ysyxSoCFull fpga axi4yank_auto_in_rlast", false,-1);
        tracep->declBit(c+77,"ysyxSoCFull fpga axi4yank_auto_out_awready", false,-1);
        tracep->declBit(c+19805,"ysyxSoCFull fpga axi4yank_auto_out_awvalid", false,-1);
        tracep->declBus(c+19806,"ysyxSoCFull fpga axi4yank_auto_out_awid", false,-1, 3,0);
        tracep->declBus(c+19807,"ysyxSoCFull fpga axi4yank_auto_out_awaddr", false,-1, 31,0);
        tracep->declBus(c+19808,"ysyxSoCFull fpga axi4yank_auto_out_awlen", false,-1, 7,0);
        tracep->declBus(c+19809,"ysyxSoCFull fpga axi4yank_auto_out_awsize", false,-1, 2,0);
        tracep->declBus(c+78,"ysyxSoCFull fpga axi4yank_auto_out_awburst", false,-1, 1,0);
        tracep->declBit(c+79,"ysyxSoCFull fpga axi4yank_auto_out_wready", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga axi4yank_auto_out_wvalid", false,-1);
        tracep->declQuad(c+19811,"ysyxSoCFull fpga axi4yank_auto_out_wdata", false,-1, 63,0);
        tracep->declBus(c+19813,"ysyxSoCFull fpga axi4yank_auto_out_wstrb", false,-1, 7,0);
        tracep->declBit(c+17365,"ysyxSoCFull fpga axi4yank_auto_out_wlast", false,-1);
        tracep->declBit(c+80,"ysyxSoCFull fpga axi4yank_auto_out_bready", false,-1);
        tracep->declBit(c+81,"ysyxSoCFull fpga axi4yank_auto_out_bvalid", false,-1);
        tracep->declBus(c+82,"ysyxSoCFull fpga axi4yank_auto_out_bid", false,-1, 3,0);
        tracep->declBus(c+83,"ysyxSoCFull fpga axi4yank_auto_out_bresp", false,-1, 1,0);
        tracep->declBit(c+84,"ysyxSoCFull fpga axi4yank_auto_out_arready", false,-1);
        tracep->declBit(c+19814,"ysyxSoCFull fpga axi4yank_auto_out_arvalid", false,-1);
        tracep->declBus(c+19806,"ysyxSoCFull fpga axi4yank_auto_out_arid", false,-1, 3,0);
        tracep->declBus(c+19807,"ysyxSoCFull fpga axi4yank_auto_out_araddr", false,-1, 31,0);
        tracep->declBus(c+19808,"ysyxSoCFull fpga axi4yank_auto_out_arlen", false,-1, 7,0);
        tracep->declBus(c+19809,"ysyxSoCFull fpga axi4yank_auto_out_arsize", false,-1, 2,0);
        tracep->declBus(c+78,"ysyxSoCFull fpga axi4yank_auto_out_arburst", false,-1, 1,0);
        tracep->declBit(c+85,"ysyxSoCFull fpga axi4yank_auto_out_rready", false,-1);
        tracep->declBit(c+86,"ysyxSoCFull fpga axi4yank_auto_out_rvalid", false,-1);
        tracep->declBus(c+87,"ysyxSoCFull fpga axi4yank_auto_out_rid", false,-1, 3,0);
        tracep->declQuad(c+88,"ysyxSoCFull fpga axi4yank_auto_out_rdata", false,-1, 63,0);
        tracep->declBus(c+90,"ysyxSoCFull fpga axi4yank_auto_out_rresp", false,-1, 1,0);
        tracep->declBit(c+91,"ysyxSoCFull fpga axi4yank_auto_out_rlast", false,-1);
        tracep->declBit(c+17369,"ysyxSoCFull fpga axi4index_auto_in_awready", false,-1);
        tracep->declBit(c+19855,"ysyxSoCFull fpga axi4index_auto_in_awvalid", false,-1);
        tracep->declBus(c+19860,"ysyxSoCFull fpga axi4index_auto_in_awid", false,-1, 4,0);
        tracep->declBus(c+19807,"ysyxSoCFull fpga axi4index_auto_in_awaddr", false,-1, 31,0);
        tracep->declBus(c+19808,"ysyxSoCFull fpga axi4index_auto_in_awlen", false,-1, 7,0);
        tracep->declBus(c+19809,"ysyxSoCFull fpga axi4index_auto_in_awsize", false,-1, 2,0);
        tracep->declBus(c+78,"ysyxSoCFull fpga axi4index_auto_in_awburst", false,-1, 1,0);
        tracep->declBus(c+19856,"ysyxSoCFull fpga axi4index_auto_in_awecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19857,"ysyxSoCFull fpga axi4index_auto_in_awecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+79,"ysyxSoCFull fpga axi4index_auto_in_wready", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga axi4index_auto_in_wvalid", false,-1);
        tracep->declQuad(c+19811,"ysyxSoCFull fpga axi4index_auto_in_wdata", false,-1, 63,0);
        tracep->declBus(c+19813,"ysyxSoCFull fpga axi4index_auto_in_wstrb", false,-1, 7,0);
        tracep->declBit(c+17365,"ysyxSoCFull fpga axi4index_auto_in_wlast", false,-1);
        tracep->declBit(c+80,"ysyxSoCFull fpga axi4index_auto_in_bready", false,-1);
        tracep->declBit(c+81,"ysyxSoCFull fpga axi4index_auto_in_bvalid", false,-1);
        tracep->declBus(c+5454,"ysyxSoCFull fpga axi4index_auto_in_bid", false,-1, 4,0);
        tracep->declBus(c+83,"ysyxSoCFull fpga axi4index_auto_in_bresp", false,-1, 1,0);
        tracep->declBus(c+5448,"ysyxSoCFull fpga axi4index_auto_in_becho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+5449,"ysyxSoCFull fpga axi4index_auto_in_becho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+17370,"ysyxSoCFull fpga axi4index_auto_in_arready", false,-1);
        tracep->declBit(c+19859,"ysyxSoCFull fpga axi4index_auto_in_arvalid", false,-1);
        tracep->declBus(c+19860,"ysyxSoCFull fpga axi4index_auto_in_arid", false,-1, 4,0);
        tracep->declBus(c+19807,"ysyxSoCFull fpga axi4index_auto_in_araddr", false,-1, 31,0);
        tracep->declBus(c+19808,"ysyxSoCFull fpga axi4index_auto_in_arlen", false,-1, 7,0);
        tracep->declBus(c+19809,"ysyxSoCFull fpga axi4index_auto_in_arsize", false,-1, 2,0);
        tracep->declBus(c+78,"ysyxSoCFull fpga axi4index_auto_in_arburst", false,-1, 1,0);
        tracep->declBus(c+19856,"ysyxSoCFull fpga axi4index_auto_in_arecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19857,"ysyxSoCFull fpga axi4index_auto_in_arecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+85,"ysyxSoCFull fpga axi4index_auto_in_rready", false,-1);
        tracep->declBit(c+86,"ysyxSoCFull fpga axi4index_auto_in_rvalid", false,-1);
        tracep->declBus(c+5455,"ysyxSoCFull fpga axi4index_auto_in_rid", false,-1, 4,0);
        tracep->declQuad(c+88,"ysyxSoCFull fpga axi4index_auto_in_rdata", false,-1, 63,0);
        tracep->declBus(c+90,"ysyxSoCFull fpga axi4index_auto_in_rresp", false,-1, 1,0);
        tracep->declBus(c+5451,"ysyxSoCFull fpga axi4index_auto_in_recho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+5452,"ysyxSoCFull fpga axi4index_auto_in_recho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+91,"ysyxSoCFull fpga axi4index_auto_in_rlast", false,-1);
        tracep->declBit(c+17369,"ysyxSoCFull fpga axi4index_auto_out_awready", false,-1);
        tracep->declBit(c+19855,"ysyxSoCFull fpga axi4index_auto_out_awvalid", false,-1);
        tracep->declBus(c+19806,"ysyxSoCFull fpga axi4index_auto_out_awid", false,-1, 3,0);
        tracep->declBus(c+19807,"ysyxSoCFull fpga axi4index_auto_out_awaddr", false,-1, 31,0);
        tracep->declBus(c+19808,"ysyxSoCFull fpga axi4index_auto_out_awlen", false,-1, 7,0);
        tracep->declBus(c+19809,"ysyxSoCFull fpga axi4index_auto_out_awsize", false,-1, 2,0);
        tracep->declBus(c+78,"ysyxSoCFull fpga axi4index_auto_out_awburst", false,-1, 1,0);
        tracep->declBus(c+19856,"ysyxSoCFull fpga axi4index_auto_out_awecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19857,"ysyxSoCFull fpga axi4index_auto_out_awecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4index_auto_out_awecho_extra_id", false,-1);
        tracep->declBit(c+79,"ysyxSoCFull fpga axi4index_auto_out_wready", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga axi4index_auto_out_wvalid", false,-1);
        tracep->declQuad(c+19811,"ysyxSoCFull fpga axi4index_auto_out_wdata", false,-1, 63,0);
        tracep->declBus(c+19813,"ysyxSoCFull fpga axi4index_auto_out_wstrb", false,-1, 7,0);
        tracep->declBit(c+17365,"ysyxSoCFull fpga axi4index_auto_out_wlast", false,-1);
        tracep->declBit(c+80,"ysyxSoCFull fpga axi4index_auto_out_bready", false,-1);
        tracep->declBit(c+81,"ysyxSoCFull fpga axi4index_auto_out_bvalid", false,-1);
        tracep->declBus(c+82,"ysyxSoCFull fpga axi4index_auto_out_bid", false,-1, 3,0);
        tracep->declBus(c+83,"ysyxSoCFull fpga axi4index_auto_out_bresp", false,-1, 1,0);
        tracep->declBus(c+5448,"ysyxSoCFull fpga axi4index_auto_out_becho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+5449,"ysyxSoCFull fpga axi4index_auto_out_becho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+5450,"ysyxSoCFull fpga axi4index_auto_out_becho_extra_id", false,-1);
        tracep->declBit(c+17370,"ysyxSoCFull fpga axi4index_auto_out_arready", false,-1);
        tracep->declBit(c+19859,"ysyxSoCFull fpga axi4index_auto_out_arvalid", false,-1);
        tracep->declBus(c+19806,"ysyxSoCFull fpga axi4index_auto_out_arid", false,-1, 3,0);
        tracep->declBus(c+19807,"ysyxSoCFull fpga axi4index_auto_out_araddr", false,-1, 31,0);
        tracep->declBus(c+19808,"ysyxSoCFull fpga axi4index_auto_out_arlen", false,-1, 7,0);
        tracep->declBus(c+19809,"ysyxSoCFull fpga axi4index_auto_out_arsize", false,-1, 2,0);
        tracep->declBus(c+78,"ysyxSoCFull fpga axi4index_auto_out_arburst", false,-1, 1,0);
        tracep->declBus(c+19856,"ysyxSoCFull fpga axi4index_auto_out_arecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19857,"ysyxSoCFull fpga axi4index_auto_out_arecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4index_auto_out_arecho_extra_id", false,-1);
        tracep->declBit(c+85,"ysyxSoCFull fpga axi4index_auto_out_rready", false,-1);
        tracep->declBit(c+86,"ysyxSoCFull fpga axi4index_auto_out_rvalid", false,-1);
        tracep->declBus(c+87,"ysyxSoCFull fpga axi4index_auto_out_rid", false,-1, 3,0);
        tracep->declQuad(c+88,"ysyxSoCFull fpga axi4index_auto_out_rdata", false,-1, 63,0);
        tracep->declBus(c+90,"ysyxSoCFull fpga axi4index_auto_out_rresp", false,-1, 1,0);
        tracep->declBus(c+5451,"ysyxSoCFull fpga axi4index_auto_out_recho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+5452,"ysyxSoCFull fpga axi4index_auto_out_recho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+5453,"ysyxSoCFull fpga axi4index_auto_out_recho_extra_id", false,-1);
        tracep->declBit(c+91,"ysyxSoCFull fpga axi4index_auto_out_rlast", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga tl2axi4_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga tl2axi4_reset", false,-1);
        tracep->declBit(c+19831,"ysyxSoCFull fpga tl2axi4_auto_in_a_ready", false,-1);
        tracep->declBit(c+19832,"ysyxSoCFull fpga tl2axi4_auto_in_a_valid", false,-1);
        tracep->declBus(c+19817,"ysyxSoCFull fpga tl2axi4_auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+19818,"ysyxSoCFull fpga tl2axi4_auto_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+19826,"ysyxSoCFull fpga tl2axi4_auto_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+19820,"ysyxSoCFull fpga tl2axi4_auto_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+19821,"ysyxSoCFull fpga tl2axi4_auto_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+19822,"ysyxSoCFull fpga tl2axi4_auto_in_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+19823,"ysyxSoCFull fpga tl2axi4_auto_in_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+5367,"ysyxSoCFull fpga tl2axi4_auto_in_a_bits_corrupt", false,-1);
        tracep->declBit(c+5406,"ysyxSoCFull fpga tl2axi4_auto_in_d_ready", false,-1);
        tracep->declBit(c+5407,"ysyxSoCFull fpga tl2axi4_auto_in_d_valid", false,-1);
        tracep->declBus(c+5408,"ysyxSoCFull fpga tl2axi4_auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+5409,"ysyxSoCFull fpga tl2axi4_auto_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+5410,"ysyxSoCFull fpga tl2axi4_auto_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+5411,"ysyxSoCFull fpga tl2axi4_auto_in_d_bits_denied", false,-1);
        tracep->declQuad(c+88,"ysyxSoCFull fpga tl2axi4_auto_in_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+5412,"ysyxSoCFull fpga tl2axi4_auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+17369,"ysyxSoCFull fpga tl2axi4_auto_out_awready", false,-1);
        tracep->declBit(c+19855,"ysyxSoCFull fpga tl2axi4_auto_out_awvalid", false,-1);
        tracep->declBus(c+19860,"ysyxSoCFull fpga tl2axi4_auto_out_awid", false,-1, 4,0);
        tracep->declBus(c+19807,"ysyxSoCFull fpga tl2axi4_auto_out_awaddr", false,-1, 31,0);
        tracep->declBus(c+19808,"ysyxSoCFull fpga tl2axi4_auto_out_awlen", false,-1, 7,0);
        tracep->declBus(c+19809,"ysyxSoCFull fpga tl2axi4_auto_out_awsize", false,-1, 2,0);
        tracep->declBus(c+78,"ysyxSoCFull fpga tl2axi4_auto_out_awburst", false,-1, 1,0);
        tracep->declBus(c+19856,"ysyxSoCFull fpga tl2axi4_auto_out_awecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19857,"ysyxSoCFull fpga tl2axi4_auto_out_awecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+79,"ysyxSoCFull fpga tl2axi4_auto_out_wready", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga tl2axi4_auto_out_wvalid", false,-1);
        tracep->declQuad(c+19811,"ysyxSoCFull fpga tl2axi4_auto_out_wdata", false,-1, 63,0);
        tracep->declBus(c+19813,"ysyxSoCFull fpga tl2axi4_auto_out_wstrb", false,-1, 7,0);
        tracep->declBit(c+17365,"ysyxSoCFull fpga tl2axi4_auto_out_wlast", false,-1);
        tracep->declBit(c+80,"ysyxSoCFull fpga tl2axi4_auto_out_bready", false,-1);
        tracep->declBit(c+81,"ysyxSoCFull fpga tl2axi4_auto_out_bvalid", false,-1);
        tracep->declBus(c+5454,"ysyxSoCFull fpga tl2axi4_auto_out_bid", false,-1, 4,0);
        tracep->declBus(c+83,"ysyxSoCFull fpga tl2axi4_auto_out_bresp", false,-1, 1,0);
        tracep->declBus(c+5448,"ysyxSoCFull fpga tl2axi4_auto_out_becho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+5449,"ysyxSoCFull fpga tl2axi4_auto_out_becho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+17370,"ysyxSoCFull fpga tl2axi4_auto_out_arready", false,-1);
        tracep->declBit(c+19859,"ysyxSoCFull fpga tl2axi4_auto_out_arvalid", false,-1);
        tracep->declBus(c+19860,"ysyxSoCFull fpga tl2axi4_auto_out_arid", false,-1, 4,0);
        tracep->declBus(c+19807,"ysyxSoCFull fpga tl2axi4_auto_out_araddr", false,-1, 31,0);
        tracep->declBus(c+19808,"ysyxSoCFull fpga tl2axi4_auto_out_arlen", false,-1, 7,0);
        tracep->declBus(c+19809,"ysyxSoCFull fpga tl2axi4_auto_out_arsize", false,-1, 2,0);
        tracep->declBus(c+78,"ysyxSoCFull fpga tl2axi4_auto_out_arburst", false,-1, 1,0);
        tracep->declBus(c+19856,"ysyxSoCFull fpga tl2axi4_auto_out_arecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19857,"ysyxSoCFull fpga tl2axi4_auto_out_arecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+85,"ysyxSoCFull fpga tl2axi4_auto_out_rready", false,-1);
        tracep->declBit(c+86,"ysyxSoCFull fpga tl2axi4_auto_out_rvalid", false,-1);
        tracep->declBus(c+5455,"ysyxSoCFull fpga tl2axi4_auto_out_rid", false,-1, 4,0);
        tracep->declQuad(c+88,"ysyxSoCFull fpga tl2axi4_auto_out_rdata", false,-1, 63,0);
        tracep->declBus(c+90,"ysyxSoCFull fpga tl2axi4_auto_out_rresp", false,-1, 1,0);
        tracep->declBus(c+5451,"ysyxSoCFull fpga tl2axi4_auto_out_recho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+5452,"ysyxSoCFull fpga tl2axi4_auto_out_recho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+91,"ysyxSoCFull fpga tl2axi4_auto_out_rlast", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga axi4buf_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga axi4buf_reset", false,-1);
        tracep->declBit(c+5456,"ysyxSoCFull fpga axi4buf_auto_in_awready", false,-1);
        tracep->declBit(c+19861,"ysyxSoCFull fpga axi4buf_auto_in_awvalid", false,-1);
        tracep->declBit(c+5457,"ysyxSoCFull fpga axi4buf_auto_in_wready", false,-1);
        tracep->declBit(c+19862,"ysyxSoCFull fpga axi4buf_auto_in_wvalid", false,-1);
        tracep->declQuad(c+17371,"ysyxSoCFull fpga axi4buf_auto_in_wdata", false,-1, 63,0);
        tracep->declBus(c+17373,"ysyxSoCFull fpga axi4buf_auto_in_wstrb", false,-1, 7,0);
        tracep->declBit(c+5458,"ysyxSoCFull fpga axi4buf_auto_in_bready", false,-1);
        tracep->declBit(c+5459,"ysyxSoCFull fpga axi4buf_auto_in_bvalid", false,-1);
        tracep->declBus(c+5460,"ysyxSoCFull fpga axi4buf_auto_in_bid", false,-1, 3,0);
        tracep->declBus(c+5461,"ysyxSoCFull fpga axi4buf_auto_in_bresp", false,-1, 1,0);
        tracep->declBit(c+5462,"ysyxSoCFull fpga axi4buf_auto_in_arready", false,-1);
        tracep->declBit(c+19863,"ysyxSoCFull fpga axi4buf_auto_in_arvalid", false,-1);
        tracep->declBit(c+5463,"ysyxSoCFull fpga axi4buf_auto_in_rready", false,-1);
        tracep->declBit(c+5464,"ysyxSoCFull fpga axi4buf_auto_in_rvalid", false,-1);
        tracep->declBus(c+5465,"ysyxSoCFull fpga axi4buf_auto_in_rid", false,-1, 3,0);
        tracep->declQuad(c+5466,"ysyxSoCFull fpga axi4buf_auto_in_rdata", false,-1, 63,0);
        tracep->declBus(c+5468,"ysyxSoCFull fpga axi4buf_auto_in_rresp", false,-1, 1,0);
        tracep->declBit(c+5469,"ysyxSoCFull fpga axi4buf_auto_in_rlast", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga axi4yank_1_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga axi4yank_1_reset", false,-1);
        tracep->declBit(c+17374,"ysyxSoCFull fpga axi4yank_1_auto_in_awready", false,-1);
        tracep->declBit(c+19864,"ysyxSoCFull fpga axi4yank_1_auto_in_awvalid", false,-1);
        tracep->declBus(c+19865,"ysyxSoCFull fpga axi4yank_1_auto_in_awid", false,-1, 3,0);
        tracep->declBus(c+19866,"ysyxSoCFull fpga axi4yank_1_auto_in_awecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19867,"ysyxSoCFull fpga axi4yank_1_auto_in_awecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19868,"ysyxSoCFull fpga axi4yank_1_auto_in_awecho_extra_id", false,-1);
        tracep->declBit(c+5457,"ysyxSoCFull fpga axi4yank_1_auto_in_wready", false,-1);
        tracep->declBit(c+19862,"ysyxSoCFull fpga axi4yank_1_auto_in_wvalid", false,-1);
        tracep->declQuad(c+17371,"ysyxSoCFull fpga axi4yank_1_auto_in_wdata", false,-1, 63,0);
        tracep->declBus(c+17373,"ysyxSoCFull fpga axi4yank_1_auto_in_wstrb", false,-1, 7,0);
        tracep->declBit(c+5458,"ysyxSoCFull fpga axi4yank_1_auto_in_bready", false,-1);
        tracep->declBit(c+5459,"ysyxSoCFull fpga axi4yank_1_auto_in_bvalid", false,-1);
        tracep->declBus(c+5460,"ysyxSoCFull fpga axi4yank_1_auto_in_bid", false,-1, 3,0);
        tracep->declBus(c+5461,"ysyxSoCFull fpga axi4yank_1_auto_in_bresp", false,-1, 1,0);
        tracep->declBus(c+5470,"ysyxSoCFull fpga axi4yank_1_auto_in_becho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+5471,"ysyxSoCFull fpga axi4yank_1_auto_in_becho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+5472,"ysyxSoCFull fpga axi4yank_1_auto_in_becho_extra_id", false,-1);
        tracep->declBit(c+17375,"ysyxSoCFull fpga axi4yank_1_auto_in_arready", false,-1);
        tracep->declBit(c+19869,"ysyxSoCFull fpga axi4yank_1_auto_in_arvalid", false,-1);
        tracep->declBus(c+19865,"ysyxSoCFull fpga axi4yank_1_auto_in_arid", false,-1, 3,0);
        tracep->declBus(c+19866,"ysyxSoCFull fpga axi4yank_1_auto_in_arecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19867,"ysyxSoCFull fpga axi4yank_1_auto_in_arecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19868,"ysyxSoCFull fpga axi4yank_1_auto_in_arecho_extra_id", false,-1);
        tracep->declBit(c+5463,"ysyxSoCFull fpga axi4yank_1_auto_in_rready", false,-1);
        tracep->declBit(c+5464,"ysyxSoCFull fpga axi4yank_1_auto_in_rvalid", false,-1);
        tracep->declBus(c+5465,"ysyxSoCFull fpga axi4yank_1_auto_in_rid", false,-1, 3,0);
        tracep->declQuad(c+5466,"ysyxSoCFull fpga axi4yank_1_auto_in_rdata", false,-1, 63,0);
        tracep->declBus(c+5468,"ysyxSoCFull fpga axi4yank_1_auto_in_rresp", false,-1, 1,0);
        tracep->declBus(c+5473,"ysyxSoCFull fpga axi4yank_1_auto_in_recho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+5474,"ysyxSoCFull fpga axi4yank_1_auto_in_recho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+5475,"ysyxSoCFull fpga axi4yank_1_auto_in_recho_extra_id", false,-1);
        tracep->declBit(c+5469,"ysyxSoCFull fpga axi4yank_1_auto_in_rlast", false,-1);
        tracep->declBit(c+5456,"ysyxSoCFull fpga axi4yank_1_auto_out_awready", false,-1);
        tracep->declBit(c+19861,"ysyxSoCFull fpga axi4yank_1_auto_out_awvalid", false,-1);
        tracep->declBit(c+5457,"ysyxSoCFull fpga axi4yank_1_auto_out_wready", false,-1);
        tracep->declBit(c+19862,"ysyxSoCFull fpga axi4yank_1_auto_out_wvalid", false,-1);
        tracep->declQuad(c+17371,"ysyxSoCFull fpga axi4yank_1_auto_out_wdata", false,-1, 63,0);
        tracep->declBus(c+17373,"ysyxSoCFull fpga axi4yank_1_auto_out_wstrb", false,-1, 7,0);
        tracep->declBit(c+5458,"ysyxSoCFull fpga axi4yank_1_auto_out_bready", false,-1);
        tracep->declBit(c+5459,"ysyxSoCFull fpga axi4yank_1_auto_out_bvalid", false,-1);
        tracep->declBus(c+5460,"ysyxSoCFull fpga axi4yank_1_auto_out_bid", false,-1, 3,0);
        tracep->declBus(c+5461,"ysyxSoCFull fpga axi4yank_1_auto_out_bresp", false,-1, 1,0);
        tracep->declBit(c+5462,"ysyxSoCFull fpga axi4yank_1_auto_out_arready", false,-1);
        tracep->declBit(c+19863,"ysyxSoCFull fpga axi4yank_1_auto_out_arvalid", false,-1);
        tracep->declBit(c+5463,"ysyxSoCFull fpga axi4yank_1_auto_out_rready", false,-1);
        tracep->declBit(c+5464,"ysyxSoCFull fpga axi4yank_1_auto_out_rvalid", false,-1);
        tracep->declBus(c+5465,"ysyxSoCFull fpga axi4yank_1_auto_out_rid", false,-1, 3,0);
        tracep->declQuad(c+5466,"ysyxSoCFull fpga axi4yank_1_auto_out_rdata", false,-1, 63,0);
        tracep->declBus(c+5468,"ysyxSoCFull fpga axi4yank_1_auto_out_rresp", false,-1, 1,0);
        tracep->declBit(c+5469,"ysyxSoCFull fpga axi4yank_1_auto_out_rlast", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga axi4deint_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga axi4deint_reset", false,-1);
        tracep->declBit(c+17374,"ysyxSoCFull fpga axi4deint_auto_in_awready", false,-1);
        tracep->declBit(c+19864,"ysyxSoCFull fpga axi4deint_auto_in_awvalid", false,-1);
        tracep->declBus(c+19865,"ysyxSoCFull fpga axi4deint_auto_in_awid", false,-1, 3,0);
        tracep->declBus(c+19866,"ysyxSoCFull fpga axi4deint_auto_in_awecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19867,"ysyxSoCFull fpga axi4deint_auto_in_awecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19868,"ysyxSoCFull fpga axi4deint_auto_in_awecho_extra_id", false,-1);
        tracep->declBit(c+5457,"ysyxSoCFull fpga axi4deint_auto_in_wready", false,-1);
        tracep->declBit(c+19862,"ysyxSoCFull fpga axi4deint_auto_in_wvalid", false,-1);
        tracep->declQuad(c+17371,"ysyxSoCFull fpga axi4deint_auto_in_wdata", false,-1, 63,0);
        tracep->declBus(c+17373,"ysyxSoCFull fpga axi4deint_auto_in_wstrb", false,-1, 7,0);
        tracep->declBit(c+5458,"ysyxSoCFull fpga axi4deint_auto_in_bready", false,-1);
        tracep->declBit(c+5459,"ysyxSoCFull fpga axi4deint_auto_in_bvalid", false,-1);
        tracep->declBus(c+5460,"ysyxSoCFull fpga axi4deint_auto_in_bid", false,-1, 3,0);
        tracep->declBus(c+5461,"ysyxSoCFull fpga axi4deint_auto_in_bresp", false,-1, 1,0);
        tracep->declBus(c+5470,"ysyxSoCFull fpga axi4deint_auto_in_becho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+5471,"ysyxSoCFull fpga axi4deint_auto_in_becho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+5472,"ysyxSoCFull fpga axi4deint_auto_in_becho_extra_id", false,-1);
        tracep->declBit(c+17375,"ysyxSoCFull fpga axi4deint_auto_in_arready", false,-1);
        tracep->declBit(c+19869,"ysyxSoCFull fpga axi4deint_auto_in_arvalid", false,-1);
        tracep->declBus(c+19865,"ysyxSoCFull fpga axi4deint_auto_in_arid", false,-1, 3,0);
        tracep->declBus(c+19866,"ysyxSoCFull fpga axi4deint_auto_in_arecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19867,"ysyxSoCFull fpga axi4deint_auto_in_arecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19868,"ysyxSoCFull fpga axi4deint_auto_in_arecho_extra_id", false,-1);
        tracep->declBit(c+5476,"ysyxSoCFull fpga axi4deint_auto_in_rready", false,-1);
        tracep->declBit(c+5477,"ysyxSoCFull fpga axi4deint_auto_in_rvalid", false,-1);
        tracep->declBus(c+5478,"ysyxSoCFull fpga axi4deint_auto_in_rid", false,-1, 3,0);
        tracep->declQuad(c+5403,"ysyxSoCFull fpga axi4deint_auto_in_rdata", false,-1, 63,0);
        tracep->declBus(c+5479,"ysyxSoCFull fpga axi4deint_auto_in_rresp", false,-1, 1,0);
        tracep->declBus(c+5480,"ysyxSoCFull fpga axi4deint_auto_in_recho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+5481,"ysyxSoCFull fpga axi4deint_auto_in_recho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+5482,"ysyxSoCFull fpga axi4deint_auto_in_recho_extra_id", false,-1);
        tracep->declBit(c+5483,"ysyxSoCFull fpga axi4deint_auto_in_rlast", false,-1);
        tracep->declBit(c+17374,"ysyxSoCFull fpga axi4deint_auto_out_awready", false,-1);
        tracep->declBit(c+19864,"ysyxSoCFull fpga axi4deint_auto_out_awvalid", false,-1);
        tracep->declBus(c+19865,"ysyxSoCFull fpga axi4deint_auto_out_awid", false,-1, 3,0);
        tracep->declBus(c+19866,"ysyxSoCFull fpga axi4deint_auto_out_awecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19867,"ysyxSoCFull fpga axi4deint_auto_out_awecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19868,"ysyxSoCFull fpga axi4deint_auto_out_awecho_extra_id", false,-1);
        tracep->declBit(c+5457,"ysyxSoCFull fpga axi4deint_auto_out_wready", false,-1);
        tracep->declBit(c+19862,"ysyxSoCFull fpga axi4deint_auto_out_wvalid", false,-1);
        tracep->declQuad(c+17371,"ysyxSoCFull fpga axi4deint_auto_out_wdata", false,-1, 63,0);
        tracep->declBus(c+17373,"ysyxSoCFull fpga axi4deint_auto_out_wstrb", false,-1, 7,0);
        tracep->declBit(c+5458,"ysyxSoCFull fpga axi4deint_auto_out_bready", false,-1);
        tracep->declBit(c+5459,"ysyxSoCFull fpga axi4deint_auto_out_bvalid", false,-1);
        tracep->declBus(c+5460,"ysyxSoCFull fpga axi4deint_auto_out_bid", false,-1, 3,0);
        tracep->declBus(c+5461,"ysyxSoCFull fpga axi4deint_auto_out_bresp", false,-1, 1,0);
        tracep->declBus(c+5470,"ysyxSoCFull fpga axi4deint_auto_out_becho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+5471,"ysyxSoCFull fpga axi4deint_auto_out_becho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+5472,"ysyxSoCFull fpga axi4deint_auto_out_becho_extra_id", false,-1);
        tracep->declBit(c+17375,"ysyxSoCFull fpga axi4deint_auto_out_arready", false,-1);
        tracep->declBit(c+19869,"ysyxSoCFull fpga axi4deint_auto_out_arvalid", false,-1);
        tracep->declBus(c+19865,"ysyxSoCFull fpga axi4deint_auto_out_arid", false,-1, 3,0);
        tracep->declBus(c+19866,"ysyxSoCFull fpga axi4deint_auto_out_arecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19867,"ysyxSoCFull fpga axi4deint_auto_out_arecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19868,"ysyxSoCFull fpga axi4deint_auto_out_arecho_extra_id", false,-1);
        tracep->declBit(c+5463,"ysyxSoCFull fpga axi4deint_auto_out_rready", false,-1);
        tracep->declBit(c+5464,"ysyxSoCFull fpga axi4deint_auto_out_rvalid", false,-1);
        tracep->declBus(c+5465,"ysyxSoCFull fpga axi4deint_auto_out_rid", false,-1, 3,0);
        tracep->declQuad(c+5466,"ysyxSoCFull fpga axi4deint_auto_out_rdata", false,-1, 63,0);
        tracep->declBus(c+5468,"ysyxSoCFull fpga axi4deint_auto_out_rresp", false,-1, 1,0);
        tracep->declBus(c+5473,"ysyxSoCFull fpga axi4deint_auto_out_recho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+5474,"ysyxSoCFull fpga axi4deint_auto_out_recho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+5475,"ysyxSoCFull fpga axi4deint_auto_out_recho_extra_id", false,-1);
        tracep->declBit(c+5469,"ysyxSoCFull fpga axi4deint_auto_out_rlast", false,-1);
        tracep->declBit(c+17374,"ysyxSoCFull fpga axi4index_1_auto_in_awready", false,-1);
        tracep->declBit(c+19864,"ysyxSoCFull fpga axi4index_1_auto_in_awvalid", false,-1);
        tracep->declBus(c+19870,"ysyxSoCFull fpga axi4index_1_auto_in_awid", false,-1, 4,0);
        tracep->declBus(c+19866,"ysyxSoCFull fpga axi4index_1_auto_in_awecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19867,"ysyxSoCFull fpga axi4index_1_auto_in_awecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+5457,"ysyxSoCFull fpga axi4index_1_auto_in_wready", false,-1);
        tracep->declBit(c+19862,"ysyxSoCFull fpga axi4index_1_auto_in_wvalid", false,-1);
        tracep->declQuad(c+17371,"ysyxSoCFull fpga axi4index_1_auto_in_wdata", false,-1, 63,0);
        tracep->declBus(c+17373,"ysyxSoCFull fpga axi4index_1_auto_in_wstrb", false,-1, 7,0);
        tracep->declBit(c+5458,"ysyxSoCFull fpga axi4index_1_auto_in_bready", false,-1);
        tracep->declBit(c+5459,"ysyxSoCFull fpga axi4index_1_auto_in_bvalid", false,-1);
        tracep->declBus(c+5484,"ysyxSoCFull fpga axi4index_1_auto_in_bid", false,-1, 4,0);
        tracep->declBus(c+5461,"ysyxSoCFull fpga axi4index_1_auto_in_bresp", false,-1, 1,0);
        tracep->declBus(c+5470,"ysyxSoCFull fpga axi4index_1_auto_in_becho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+5471,"ysyxSoCFull fpga axi4index_1_auto_in_becho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+17375,"ysyxSoCFull fpga axi4index_1_auto_in_arready", false,-1);
        tracep->declBit(c+19869,"ysyxSoCFull fpga axi4index_1_auto_in_arvalid", false,-1);
        tracep->declBus(c+19870,"ysyxSoCFull fpga axi4index_1_auto_in_arid", false,-1, 4,0);
        tracep->declBus(c+19866,"ysyxSoCFull fpga axi4index_1_auto_in_arecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19867,"ysyxSoCFull fpga axi4index_1_auto_in_arecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+5476,"ysyxSoCFull fpga axi4index_1_auto_in_rready", false,-1);
        tracep->declBit(c+5477,"ysyxSoCFull fpga axi4index_1_auto_in_rvalid", false,-1);
        tracep->declBus(c+5485,"ysyxSoCFull fpga axi4index_1_auto_in_rid", false,-1, 4,0);
        tracep->declQuad(c+5403,"ysyxSoCFull fpga axi4index_1_auto_in_rdata", false,-1, 63,0);
        tracep->declBus(c+5479,"ysyxSoCFull fpga axi4index_1_auto_in_rresp", false,-1, 1,0);
        tracep->declBus(c+5480,"ysyxSoCFull fpga axi4index_1_auto_in_recho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+5481,"ysyxSoCFull fpga axi4index_1_auto_in_recho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+5483,"ysyxSoCFull fpga axi4index_1_auto_in_rlast", false,-1);
        tracep->declBit(c+17374,"ysyxSoCFull fpga axi4index_1_auto_out_awready", false,-1);
        tracep->declBit(c+19864,"ysyxSoCFull fpga axi4index_1_auto_out_awvalid", false,-1);
        tracep->declBus(c+19865,"ysyxSoCFull fpga axi4index_1_auto_out_awid", false,-1, 3,0);
        tracep->declBus(c+19866,"ysyxSoCFull fpga axi4index_1_auto_out_awecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19867,"ysyxSoCFull fpga axi4index_1_auto_out_awecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19868,"ysyxSoCFull fpga axi4index_1_auto_out_awecho_extra_id", false,-1);
        tracep->declBit(c+5457,"ysyxSoCFull fpga axi4index_1_auto_out_wready", false,-1);
        tracep->declBit(c+19862,"ysyxSoCFull fpga axi4index_1_auto_out_wvalid", false,-1);
        tracep->declQuad(c+17371,"ysyxSoCFull fpga axi4index_1_auto_out_wdata", false,-1, 63,0);
        tracep->declBus(c+17373,"ysyxSoCFull fpga axi4index_1_auto_out_wstrb", false,-1, 7,0);
        tracep->declBit(c+5458,"ysyxSoCFull fpga axi4index_1_auto_out_bready", false,-1);
        tracep->declBit(c+5459,"ysyxSoCFull fpga axi4index_1_auto_out_bvalid", false,-1);
        tracep->declBus(c+5460,"ysyxSoCFull fpga axi4index_1_auto_out_bid", false,-1, 3,0);
        tracep->declBus(c+5461,"ysyxSoCFull fpga axi4index_1_auto_out_bresp", false,-1, 1,0);
        tracep->declBus(c+5470,"ysyxSoCFull fpga axi4index_1_auto_out_becho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+5471,"ysyxSoCFull fpga axi4index_1_auto_out_becho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+5472,"ysyxSoCFull fpga axi4index_1_auto_out_becho_extra_id", false,-1);
        tracep->declBit(c+17375,"ysyxSoCFull fpga axi4index_1_auto_out_arready", false,-1);
        tracep->declBit(c+19869,"ysyxSoCFull fpga axi4index_1_auto_out_arvalid", false,-1);
        tracep->declBus(c+19865,"ysyxSoCFull fpga axi4index_1_auto_out_arid", false,-1, 3,0);
        tracep->declBus(c+19866,"ysyxSoCFull fpga axi4index_1_auto_out_arecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19867,"ysyxSoCFull fpga axi4index_1_auto_out_arecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19868,"ysyxSoCFull fpga axi4index_1_auto_out_arecho_extra_id", false,-1);
        tracep->declBit(c+5476,"ysyxSoCFull fpga axi4index_1_auto_out_rready", false,-1);
        tracep->declBit(c+5477,"ysyxSoCFull fpga axi4index_1_auto_out_rvalid", false,-1);
        tracep->declBus(c+5478,"ysyxSoCFull fpga axi4index_1_auto_out_rid", false,-1, 3,0);
        tracep->declQuad(c+5403,"ysyxSoCFull fpga axi4index_1_auto_out_rdata", false,-1, 63,0);
        tracep->declBus(c+5479,"ysyxSoCFull fpga axi4index_1_auto_out_rresp", false,-1, 1,0);
        tracep->declBus(c+5480,"ysyxSoCFull fpga axi4index_1_auto_out_recho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+5481,"ysyxSoCFull fpga axi4index_1_auto_out_recho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+5482,"ysyxSoCFull fpga axi4index_1_auto_out_recho_extra_id", false,-1);
        tracep->declBit(c+5483,"ysyxSoCFull fpga axi4index_1_auto_out_rlast", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga tl2axi4_1_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga tl2axi4_1_reset", false,-1);
        tracep->declBit(c+19828,"ysyxSoCFull fpga tl2axi4_1_auto_in_a_ready", false,-1);
        tracep->declBit(c+19829,"ysyxSoCFull fpga tl2axi4_1_auto_in_a_valid", false,-1);
        tracep->declBus(c+19817,"ysyxSoCFull fpga tl2axi4_1_auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+19818,"ysyxSoCFull fpga tl2axi4_1_auto_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+19819,"ysyxSoCFull fpga tl2axi4_1_auto_in_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+19820,"ysyxSoCFull fpga tl2axi4_1_auto_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+19830,"ysyxSoCFull fpga tl2axi4_1_auto_in_a_bits_address", false,-1, 30,0);
        tracep->declBus(c+19822,"ysyxSoCFull fpga tl2axi4_1_auto_in_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+19823,"ysyxSoCFull fpga tl2axi4_1_auto_in_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+5367,"ysyxSoCFull fpga tl2axi4_1_auto_in_a_bits_corrupt", false,-1);
        tracep->declBit(c+5397,"ysyxSoCFull fpga tl2axi4_1_auto_in_d_ready", false,-1);
        tracep->declBit(c+5398,"ysyxSoCFull fpga tl2axi4_1_auto_in_d_valid", false,-1);
        tracep->declBus(c+5399,"ysyxSoCFull fpga tl2axi4_1_auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+5400,"ysyxSoCFull fpga tl2axi4_1_auto_in_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+5401,"ysyxSoCFull fpga tl2axi4_1_auto_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+5402,"ysyxSoCFull fpga tl2axi4_1_auto_in_d_bits_denied", false,-1);
        tracep->declQuad(c+5403,"ysyxSoCFull fpga tl2axi4_1_auto_in_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+5405,"ysyxSoCFull fpga tl2axi4_1_auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+17374,"ysyxSoCFull fpga tl2axi4_1_auto_out_awready", false,-1);
        tracep->declBit(c+19864,"ysyxSoCFull fpga tl2axi4_1_auto_out_awvalid", false,-1);
        tracep->declBus(c+19870,"ysyxSoCFull fpga tl2axi4_1_auto_out_awid", false,-1, 4,0);
        tracep->declBus(c+19866,"ysyxSoCFull fpga tl2axi4_1_auto_out_awecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19867,"ysyxSoCFull fpga tl2axi4_1_auto_out_awecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+5457,"ysyxSoCFull fpga tl2axi4_1_auto_out_wready", false,-1);
        tracep->declBit(c+19862,"ysyxSoCFull fpga tl2axi4_1_auto_out_wvalid", false,-1);
        tracep->declQuad(c+17371,"ysyxSoCFull fpga tl2axi4_1_auto_out_wdata", false,-1, 63,0);
        tracep->declBus(c+17373,"ysyxSoCFull fpga tl2axi4_1_auto_out_wstrb", false,-1, 7,0);
        tracep->declBit(c+5458,"ysyxSoCFull fpga tl2axi4_1_auto_out_bready", false,-1);
        tracep->declBit(c+5459,"ysyxSoCFull fpga tl2axi4_1_auto_out_bvalid", false,-1);
        tracep->declBus(c+5484,"ysyxSoCFull fpga tl2axi4_1_auto_out_bid", false,-1, 4,0);
        tracep->declBus(c+5461,"ysyxSoCFull fpga tl2axi4_1_auto_out_bresp", false,-1, 1,0);
        tracep->declBus(c+5470,"ysyxSoCFull fpga tl2axi4_1_auto_out_becho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+5471,"ysyxSoCFull fpga tl2axi4_1_auto_out_becho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+17375,"ysyxSoCFull fpga tl2axi4_1_auto_out_arready", false,-1);
        tracep->declBit(c+19869,"ysyxSoCFull fpga tl2axi4_1_auto_out_arvalid", false,-1);
        tracep->declBus(c+19870,"ysyxSoCFull fpga tl2axi4_1_auto_out_arid", false,-1, 4,0);
        tracep->declBus(c+19866,"ysyxSoCFull fpga tl2axi4_1_auto_out_arecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19867,"ysyxSoCFull fpga tl2axi4_1_auto_out_arecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+5476,"ysyxSoCFull fpga tl2axi4_1_auto_out_rready", false,-1);
        tracep->declBit(c+5477,"ysyxSoCFull fpga tl2axi4_1_auto_out_rvalid", false,-1);
        tracep->declBus(c+5485,"ysyxSoCFull fpga tl2axi4_1_auto_out_rid", false,-1, 4,0);
        tracep->declQuad(c+5403,"ysyxSoCFull fpga tl2axi4_1_auto_out_rdata", false,-1, 63,0);
        tracep->declBus(c+5479,"ysyxSoCFull fpga tl2axi4_1_auto_out_rresp", false,-1, 1,0);
        tracep->declBus(c+5480,"ysyxSoCFull fpga tl2axi4_1_auto_out_recho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+5481,"ysyxSoCFull fpga tl2axi4_1_auto_out_recho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+5483,"ysyxSoCFull fpga tl2axi4_1_auto_out_rlast", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga fixer_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga fixer_reset", false,-1);
        tracep->declBit(c+19871,"ysyxSoCFull fpga fixer_auto_in_a_ready", false,-1);
        tracep->declBit(c+5486,"ysyxSoCFull fpga fixer_auto_in_a_valid", false,-1);
        tracep->declBus(c+5414,"ysyxSoCFull fpga fixer_auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+5415,"ysyxSoCFull fpga fixer_auto_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+5416,"ysyxSoCFull fpga fixer_auto_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+5417,"ysyxSoCFull fpga fixer_auto_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+5418,"ysyxSoCFull fpga fixer_auto_in_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+5419,"ysyxSoCFull fpga fixer_auto_in_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+19834,"ysyxSoCFull fpga fixer_auto_in_d_ready", false,-1);
        tracep->declBit(c+19835,"ysyxSoCFull fpga fixer_auto_in_d_valid", false,-1);
        tracep->declBus(c+19836,"ysyxSoCFull fpga fixer_auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+19837,"ysyxSoCFull fpga fixer_auto_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+19838,"ysyxSoCFull fpga fixer_auto_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+19839,"ysyxSoCFull fpga fixer_auto_in_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+19840,"ysyxSoCFull fpga fixer_auto_in_d_bits_sink", false,-1, 5,0);
        tracep->declBit(c+19841,"ysyxSoCFull fpga fixer_auto_in_d_bits_denied", false,-1);
        tracep->declBus(c+19842,"ysyxSoCFull fpga fixer_auto_in_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+19843,"ysyxSoCFull fpga fixer_auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+19833,"ysyxSoCFull fpga fixer_auto_out_a_ready", false,-1);
        tracep->declBit(c+5413,"ysyxSoCFull fpga fixer_auto_out_a_valid", false,-1);
        tracep->declBus(c+5414,"ysyxSoCFull fpga fixer_auto_out_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+5415,"ysyxSoCFull fpga fixer_auto_out_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+5416,"ysyxSoCFull fpga fixer_auto_out_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+5417,"ysyxSoCFull fpga fixer_auto_out_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+5418,"ysyxSoCFull fpga fixer_auto_out_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+5419,"ysyxSoCFull fpga fixer_auto_out_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+19834,"ysyxSoCFull fpga fixer_auto_out_d_ready", false,-1);
        tracep->declBit(c+19835,"ysyxSoCFull fpga fixer_auto_out_d_valid", false,-1);
        tracep->declBus(c+19836,"ysyxSoCFull fpga fixer_auto_out_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+19837,"ysyxSoCFull fpga fixer_auto_out_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+19838,"ysyxSoCFull fpga fixer_auto_out_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+19839,"ysyxSoCFull fpga fixer_auto_out_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+19840,"ysyxSoCFull fpga fixer_auto_out_d_bits_sink", false,-1, 5,0);
        tracep->declBit(c+19841,"ysyxSoCFull fpga fixer_auto_out_d_bits_denied", false,-1);
        tracep->declBus(c+19842,"ysyxSoCFull fpga fixer_auto_out_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+19843,"ysyxSoCFull fpga fixer_auto_out_d_bits_corrupt", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga widget_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga widget_reset", false,-1);
        tracep->declBit(c+19872,"ysyxSoCFull fpga widget_auto_in_a_ready", false,-1);
        tracep->declBit(c+5487,"ysyxSoCFull fpga widget_auto_in_a_valid", false,-1);
        tracep->declBus(c+5488,"ysyxSoCFull fpga widget_auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+5489,"ysyxSoCFull fpga widget_auto_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+5490,"ysyxSoCFull fpga widget_auto_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+5491,"ysyxSoCFull fpga widget_auto_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+5492,"ysyxSoCFull fpga widget_auto_in_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+5493,"ysyxSoCFull fpga widget_auto_in_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+19873,"ysyxSoCFull fpga widget_auto_in_d_ready", false,-1);
        tracep->declBit(c+19874,"ysyxSoCFull fpga widget_auto_in_d_valid", false,-1);
        tracep->declBus(c+19836,"ysyxSoCFull fpga widget_auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+19838,"ysyxSoCFull fpga widget_auto_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+19839,"ysyxSoCFull fpga widget_auto_in_d_bits_source", false,-1, 3,0);
        tracep->declBit(c+19841,"ysyxSoCFull fpga widget_auto_in_d_bits_denied", false,-1);
        tracep->declQuad(c+19875,"ysyxSoCFull fpga widget_auto_in_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+19877,"ysyxSoCFull fpga widget_auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+19871,"ysyxSoCFull fpga widget_auto_out_a_ready", false,-1);
        tracep->declBit(c+5486,"ysyxSoCFull fpga widget_auto_out_a_valid", false,-1);
        tracep->declBus(c+5414,"ysyxSoCFull fpga widget_auto_out_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+5415,"ysyxSoCFull fpga widget_auto_out_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+5416,"ysyxSoCFull fpga widget_auto_out_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+5417,"ysyxSoCFull fpga widget_auto_out_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+5418,"ysyxSoCFull fpga widget_auto_out_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+5419,"ysyxSoCFull fpga widget_auto_out_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+19834,"ysyxSoCFull fpga widget_auto_out_d_ready", false,-1);
        tracep->declBit(c+19835,"ysyxSoCFull fpga widget_auto_out_d_valid", false,-1);
        tracep->declBus(c+19836,"ysyxSoCFull fpga widget_auto_out_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+19837,"ysyxSoCFull fpga widget_auto_out_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+19838,"ysyxSoCFull fpga widget_auto_out_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+19839,"ysyxSoCFull fpga widget_auto_out_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+19840,"ysyxSoCFull fpga widget_auto_out_d_bits_sink", false,-1, 5,0);
        tracep->declBit(c+19841,"ysyxSoCFull fpga widget_auto_out_d_bits_denied", false,-1);
        tracep->declBus(c+19842,"ysyxSoCFull fpga widget_auto_out_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+19843,"ysyxSoCFull fpga widget_auto_out_d_bits_corrupt", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga axi42tl_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga axi42tl_reset", false,-1);
        tracep->declBit(c+19878,"ysyxSoCFull fpga axi42tl_auto_in_awready", false,-1);
        tracep->declBit(c+5495,"ysyxSoCFull fpga axi42tl_auto_in_awvalid", false,-1);
        tracep->declBit(c+5496,"ysyxSoCFull fpga axi42tl_auto_in_awid", false,-1);
        tracep->declBus(c+5497,"ysyxSoCFull fpga axi42tl_auto_in_awaddr", false,-1, 31,0);
        tracep->declBus(c+5498,"ysyxSoCFull fpga axi42tl_auto_in_awlen", false,-1, 7,0);
        tracep->declBus(c+5499,"ysyxSoCFull fpga axi42tl_auto_in_awsize", false,-1, 2,0);
        tracep->declBit(c+19879,"ysyxSoCFull fpga axi42tl_auto_in_wready", false,-1);
        tracep->declBit(c+5500,"ysyxSoCFull fpga axi42tl_auto_in_wvalid", false,-1);
        tracep->declQuad(c+5501,"ysyxSoCFull fpga axi42tl_auto_in_wdata", false,-1, 63,0);
        tracep->declBus(c+5503,"ysyxSoCFull fpga axi42tl_auto_in_wstrb", false,-1, 7,0);
        tracep->declBit(c+5504,"ysyxSoCFull fpga axi42tl_auto_in_wlast", false,-1);
        tracep->declBit(c+19880,"ysyxSoCFull fpga axi42tl_auto_in_bready", false,-1);
        tracep->declBit(c+19881,"ysyxSoCFull fpga axi42tl_auto_in_bvalid", false,-1);
        tracep->declBit(c+19882,"ysyxSoCFull fpga axi42tl_auto_in_bid", false,-1);
        tracep->declBus(c+19883,"ysyxSoCFull fpga axi42tl_auto_in_bresp", false,-1, 1,0);
        tracep->declBit(c+19884,"ysyxSoCFull fpga axi42tl_auto_in_arready", false,-1);
        tracep->declBit(c+5505,"ysyxSoCFull fpga axi42tl_auto_in_arvalid", false,-1);
        tracep->declBit(c+5506,"ysyxSoCFull fpga axi42tl_auto_in_arid", false,-1);
        tracep->declBus(c+5507,"ysyxSoCFull fpga axi42tl_auto_in_araddr", false,-1, 31,0);
        tracep->declBus(c+5508,"ysyxSoCFull fpga axi42tl_auto_in_arlen", false,-1, 7,0);
        tracep->declBus(c+5509,"ysyxSoCFull fpga axi42tl_auto_in_arsize", false,-1, 2,0);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi42tl_auto_in_rready", false,-1);
        tracep->declBit(c+17376,"ysyxSoCFull fpga axi42tl_auto_in_rvalid", false,-1);
        tracep->declBit(c+19885,"ysyxSoCFull fpga axi42tl_auto_in_rid", false,-1);
        tracep->declQuad(c+17377,"ysyxSoCFull fpga axi42tl_auto_in_rdata", false,-1, 63,0);
        tracep->declBus(c+17379,"ysyxSoCFull fpga axi42tl_auto_in_rresp", false,-1, 1,0);
        tracep->declBit(c+17380,"ysyxSoCFull fpga axi42tl_auto_in_rlast", false,-1);
        tracep->declBit(c+19872,"ysyxSoCFull fpga axi42tl_auto_out_a_ready", false,-1);
        tracep->declBit(c+5487,"ysyxSoCFull fpga axi42tl_auto_out_a_valid", false,-1);
        tracep->declBus(c+5488,"ysyxSoCFull fpga axi42tl_auto_out_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+5489,"ysyxSoCFull fpga axi42tl_auto_out_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+5490,"ysyxSoCFull fpga axi42tl_auto_out_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+5491,"ysyxSoCFull fpga axi42tl_auto_out_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+5492,"ysyxSoCFull fpga axi42tl_auto_out_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+5493,"ysyxSoCFull fpga axi42tl_auto_out_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+19873,"ysyxSoCFull fpga axi42tl_auto_out_d_ready", false,-1);
        tracep->declBit(c+19874,"ysyxSoCFull fpga axi42tl_auto_out_d_valid", false,-1);
        tracep->declBus(c+19836,"ysyxSoCFull fpga axi42tl_auto_out_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+19838,"ysyxSoCFull fpga axi42tl_auto_out_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+19839,"ysyxSoCFull fpga axi42tl_auto_out_d_bits_source", false,-1, 3,0);
        tracep->declBit(c+19841,"ysyxSoCFull fpga axi42tl_auto_out_d_bits_denied", false,-1);
        tracep->declQuad(c+19875,"ysyxSoCFull fpga axi42tl_auto_out_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+19877,"ysyxSoCFull fpga axi42tl_auto_out_d_bits_corrupt", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga axi4yank_2_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga axi4yank_2_reset", false,-1);
        tracep->declBit(c+19886,"ysyxSoCFull fpga axi4yank_2_auto_in_awready", false,-1);
        tracep->declBit(c+5510,"ysyxSoCFull fpga axi4yank_2_auto_in_awvalid", false,-1);
        tracep->declBit(c+5496,"ysyxSoCFull fpga axi4yank_2_auto_in_awid", false,-1);
        tracep->declBus(c+5497,"ysyxSoCFull fpga axi4yank_2_auto_in_awaddr", false,-1, 31,0);
        tracep->declBus(c+5498,"ysyxSoCFull fpga axi4yank_2_auto_in_awlen", false,-1, 7,0);
        tracep->declBus(c+5499,"ysyxSoCFull fpga axi4yank_2_auto_in_awsize", false,-1, 2,0);
        tracep->declBus(c+5511,"ysyxSoCFull fpga axi4yank_2_auto_in_awecho_extra_id", false,-1, 2,0);
        tracep->declBit(c+5512,"ysyxSoCFull fpga axi4yank_2_auto_in_awecho_real_last", false,-1);
        tracep->declBit(c+19879,"ysyxSoCFull fpga axi4yank_2_auto_in_wready", false,-1);
        tracep->declBit(c+5500,"ysyxSoCFull fpga axi4yank_2_auto_in_wvalid", false,-1);
        tracep->declQuad(c+5501,"ysyxSoCFull fpga axi4yank_2_auto_in_wdata", false,-1, 63,0);
        tracep->declBus(c+5503,"ysyxSoCFull fpga axi4yank_2_auto_in_wstrb", false,-1, 7,0);
        tracep->declBit(c+5504,"ysyxSoCFull fpga axi4yank_2_auto_in_wlast", false,-1);
        tracep->declBit(c+19880,"ysyxSoCFull fpga axi4yank_2_auto_in_bready", false,-1);
        tracep->declBit(c+19881,"ysyxSoCFull fpga axi4yank_2_auto_in_bvalid", false,-1);
        tracep->declBit(c+19882,"ysyxSoCFull fpga axi4yank_2_auto_in_bid", false,-1);
        tracep->declBus(c+19883,"ysyxSoCFull fpga axi4yank_2_auto_in_bresp", false,-1, 1,0);
        tracep->declBus(c+17381,"ysyxSoCFull fpga axi4yank_2_auto_in_becho_extra_id", false,-1, 2,0);
        tracep->declBit(c+19887,"ysyxSoCFull fpga axi4yank_2_auto_in_becho_real_last", false,-1);
        tracep->declBit(c+19888,"ysyxSoCFull fpga axi4yank_2_auto_in_arready", false,-1);
        tracep->declBit(c+5513,"ysyxSoCFull fpga axi4yank_2_auto_in_arvalid", false,-1);
        tracep->declBit(c+5506,"ysyxSoCFull fpga axi4yank_2_auto_in_arid", false,-1);
        tracep->declBus(c+5507,"ysyxSoCFull fpga axi4yank_2_auto_in_araddr", false,-1, 31,0);
        tracep->declBus(c+5508,"ysyxSoCFull fpga axi4yank_2_auto_in_arlen", false,-1, 7,0);
        tracep->declBus(c+5509,"ysyxSoCFull fpga axi4yank_2_auto_in_arsize", false,-1, 2,0);
        tracep->declBus(c+5514,"ysyxSoCFull fpga axi4yank_2_auto_in_arecho_extra_id", false,-1, 2,0);
        tracep->declBit(c+5515,"ysyxSoCFull fpga axi4yank_2_auto_in_arecho_real_last", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4yank_2_auto_in_rready", false,-1);
        tracep->declBit(c+17376,"ysyxSoCFull fpga axi4yank_2_auto_in_rvalid", false,-1);
        tracep->declBit(c+19885,"ysyxSoCFull fpga axi4yank_2_auto_in_rid", false,-1);
        tracep->declQuad(c+17377,"ysyxSoCFull fpga axi4yank_2_auto_in_rdata", false,-1, 63,0);
        tracep->declBus(c+17379,"ysyxSoCFull fpga axi4yank_2_auto_in_rresp", false,-1, 1,0);
        tracep->declBus(c+17382,"ysyxSoCFull fpga axi4yank_2_auto_in_recho_extra_id", false,-1, 2,0);
        tracep->declBit(c+17383,"ysyxSoCFull fpga axi4yank_2_auto_in_recho_real_last", false,-1);
        tracep->declBit(c+17380,"ysyxSoCFull fpga axi4yank_2_auto_in_rlast", false,-1);
        tracep->declBit(c+19878,"ysyxSoCFull fpga axi4yank_2_auto_out_awready", false,-1);
        tracep->declBit(c+5495,"ysyxSoCFull fpga axi4yank_2_auto_out_awvalid", false,-1);
        tracep->declBit(c+5496,"ysyxSoCFull fpga axi4yank_2_auto_out_awid", false,-1);
        tracep->declBus(c+5497,"ysyxSoCFull fpga axi4yank_2_auto_out_awaddr", false,-1, 31,0);
        tracep->declBus(c+5498,"ysyxSoCFull fpga axi4yank_2_auto_out_awlen", false,-1, 7,0);
        tracep->declBus(c+5499,"ysyxSoCFull fpga axi4yank_2_auto_out_awsize", false,-1, 2,0);
        tracep->declBit(c+19879,"ysyxSoCFull fpga axi4yank_2_auto_out_wready", false,-1);
        tracep->declBit(c+5500,"ysyxSoCFull fpga axi4yank_2_auto_out_wvalid", false,-1);
        tracep->declQuad(c+5501,"ysyxSoCFull fpga axi4yank_2_auto_out_wdata", false,-1, 63,0);
        tracep->declBus(c+5503,"ysyxSoCFull fpga axi4yank_2_auto_out_wstrb", false,-1, 7,0);
        tracep->declBit(c+5504,"ysyxSoCFull fpga axi4yank_2_auto_out_wlast", false,-1);
        tracep->declBit(c+19880,"ysyxSoCFull fpga axi4yank_2_auto_out_bready", false,-1);
        tracep->declBit(c+19881,"ysyxSoCFull fpga axi4yank_2_auto_out_bvalid", false,-1);
        tracep->declBit(c+19882,"ysyxSoCFull fpga axi4yank_2_auto_out_bid", false,-1);
        tracep->declBus(c+19883,"ysyxSoCFull fpga axi4yank_2_auto_out_bresp", false,-1, 1,0);
        tracep->declBit(c+19884,"ysyxSoCFull fpga axi4yank_2_auto_out_arready", false,-1);
        tracep->declBit(c+5505,"ysyxSoCFull fpga axi4yank_2_auto_out_arvalid", false,-1);
        tracep->declBit(c+5506,"ysyxSoCFull fpga axi4yank_2_auto_out_arid", false,-1);
        tracep->declBus(c+5507,"ysyxSoCFull fpga axi4yank_2_auto_out_araddr", false,-1, 31,0);
        tracep->declBus(c+5508,"ysyxSoCFull fpga axi4yank_2_auto_out_arlen", false,-1, 7,0);
        tracep->declBus(c+5509,"ysyxSoCFull fpga axi4yank_2_auto_out_arsize", false,-1, 2,0);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4yank_2_auto_out_rready", false,-1);
        tracep->declBit(c+17376,"ysyxSoCFull fpga axi4yank_2_auto_out_rvalid", false,-1);
        tracep->declBit(c+19885,"ysyxSoCFull fpga axi4yank_2_auto_out_rid", false,-1);
        tracep->declQuad(c+17377,"ysyxSoCFull fpga axi4yank_2_auto_out_rdata", false,-1, 63,0);
        tracep->declBus(c+17379,"ysyxSoCFull fpga axi4yank_2_auto_out_rresp", false,-1, 1,0);
        tracep->declBit(c+17380,"ysyxSoCFull fpga axi4yank_2_auto_out_rlast", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga axi4frag_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga axi4frag_reset", false,-1);
        tracep->declBit(c+5516,"ysyxSoCFull fpga axi4frag_auto_in_awready", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4frag_auto_in_awvalid", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4frag_auto_in_awid", false,-1);
        tracep->declBus(c+20828,"ysyxSoCFull fpga axi4frag_auto_in_awaddr", false,-1, 31,0);
        tracep->declBus(c+20831,"ysyxSoCFull fpga axi4frag_auto_in_awlen", false,-1, 7,0);
        tracep->declBus(c+20821,"ysyxSoCFull fpga axi4frag_auto_in_awsize", false,-1, 2,0);
        tracep->declBus(c+20816,"ysyxSoCFull fpga axi4frag_auto_in_awburst", false,-1, 1,0);
        tracep->declBus(c+20821,"ysyxSoCFull fpga axi4frag_auto_in_awecho_extra_id", false,-1, 2,0);
        tracep->declBit(c+5517,"ysyxSoCFull fpga axi4frag_auto_in_wready", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4frag_auto_in_wvalid", false,-1);
        tracep->declQuad(c+20819,"ysyxSoCFull fpga axi4frag_auto_in_wdata", false,-1, 63,0);
        tracep->declBus(c+20831,"ysyxSoCFull fpga axi4frag_auto_in_wstrb", false,-1, 7,0);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4frag_auto_in_wlast", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4frag_auto_in_bready", false,-1);
        tracep->declBit(c+19889,"ysyxSoCFull fpga axi4frag_auto_in_bvalid", false,-1);
        tracep->declBit(c+19882,"ysyxSoCFull fpga axi4frag_auto_in_bid", false,-1);
        tracep->declBus(c+17384,"ysyxSoCFull fpga axi4frag_auto_in_bresp", false,-1, 1,0);
        tracep->declBus(c+17381,"ysyxSoCFull fpga axi4frag_auto_in_becho_extra_id", false,-1, 2,0);
        tracep->declBit(c+5518,"ysyxSoCFull fpga axi4frag_auto_in_arready", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4frag_auto_in_arvalid", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4frag_auto_in_arid", false,-1);
        tracep->declBus(c+20828,"ysyxSoCFull fpga axi4frag_auto_in_araddr", false,-1, 31,0);
        tracep->declBus(c+20831,"ysyxSoCFull fpga axi4frag_auto_in_arlen", false,-1, 7,0);
        tracep->declBus(c+20821,"ysyxSoCFull fpga axi4frag_auto_in_arsize", false,-1, 2,0);
        tracep->declBus(c+20816,"ysyxSoCFull fpga axi4frag_auto_in_arburst", false,-1, 1,0);
        tracep->declBus(c+20821,"ysyxSoCFull fpga axi4frag_auto_in_arecho_extra_id", false,-1, 2,0);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4frag_auto_in_rready", false,-1);
        tracep->declBit(c+17376,"ysyxSoCFull fpga axi4frag_auto_in_rvalid", false,-1);
        tracep->declBit(c+19885,"ysyxSoCFull fpga axi4frag_auto_in_rid", false,-1);
        tracep->declQuad(c+17377,"ysyxSoCFull fpga axi4frag_auto_in_rdata", false,-1, 63,0);
        tracep->declBus(c+17379,"ysyxSoCFull fpga axi4frag_auto_in_rresp", false,-1, 1,0);
        tracep->declBus(c+17382,"ysyxSoCFull fpga axi4frag_auto_in_recho_extra_id", false,-1, 2,0);
        tracep->declBit(c+17385,"ysyxSoCFull fpga axi4frag_auto_in_rlast", false,-1);
        tracep->declBit(c+19886,"ysyxSoCFull fpga axi4frag_auto_out_awready", false,-1);
        tracep->declBit(c+5510,"ysyxSoCFull fpga axi4frag_auto_out_awvalid", false,-1);
        tracep->declBit(c+5496,"ysyxSoCFull fpga axi4frag_auto_out_awid", false,-1);
        tracep->declBus(c+5497,"ysyxSoCFull fpga axi4frag_auto_out_awaddr", false,-1, 31,0);
        tracep->declBus(c+5498,"ysyxSoCFull fpga axi4frag_auto_out_awlen", false,-1, 7,0);
        tracep->declBus(c+5499,"ysyxSoCFull fpga axi4frag_auto_out_awsize", false,-1, 2,0);
        tracep->declBus(c+5511,"ysyxSoCFull fpga axi4frag_auto_out_awecho_extra_id", false,-1, 2,0);
        tracep->declBit(c+5512,"ysyxSoCFull fpga axi4frag_auto_out_awecho_real_last", false,-1);
        tracep->declBit(c+19879,"ysyxSoCFull fpga axi4frag_auto_out_wready", false,-1);
        tracep->declBit(c+5500,"ysyxSoCFull fpga axi4frag_auto_out_wvalid", false,-1);
        tracep->declQuad(c+5501,"ysyxSoCFull fpga axi4frag_auto_out_wdata", false,-1, 63,0);
        tracep->declBus(c+5503,"ysyxSoCFull fpga axi4frag_auto_out_wstrb", false,-1, 7,0);
        tracep->declBit(c+5504,"ysyxSoCFull fpga axi4frag_auto_out_wlast", false,-1);
        tracep->declBit(c+19880,"ysyxSoCFull fpga axi4frag_auto_out_bready", false,-1);
        tracep->declBit(c+19881,"ysyxSoCFull fpga axi4frag_auto_out_bvalid", false,-1);
        tracep->declBit(c+19882,"ysyxSoCFull fpga axi4frag_auto_out_bid", false,-1);
        tracep->declBus(c+19883,"ysyxSoCFull fpga axi4frag_auto_out_bresp", false,-1, 1,0);
        tracep->declBus(c+17381,"ysyxSoCFull fpga axi4frag_auto_out_becho_extra_id", false,-1, 2,0);
        tracep->declBit(c+19887,"ysyxSoCFull fpga axi4frag_auto_out_becho_real_last", false,-1);
        tracep->declBit(c+19888,"ysyxSoCFull fpga axi4frag_auto_out_arready", false,-1);
        tracep->declBit(c+5513,"ysyxSoCFull fpga axi4frag_auto_out_arvalid", false,-1);
        tracep->declBit(c+5506,"ysyxSoCFull fpga axi4frag_auto_out_arid", false,-1);
        tracep->declBus(c+5507,"ysyxSoCFull fpga axi4frag_auto_out_araddr", false,-1, 31,0);
        tracep->declBus(c+5508,"ysyxSoCFull fpga axi4frag_auto_out_arlen", false,-1, 7,0);
        tracep->declBus(c+5509,"ysyxSoCFull fpga axi4frag_auto_out_arsize", false,-1, 2,0);
        tracep->declBus(c+5514,"ysyxSoCFull fpga axi4frag_auto_out_arecho_extra_id", false,-1, 2,0);
        tracep->declBit(c+5515,"ysyxSoCFull fpga axi4frag_auto_out_arecho_real_last", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4frag_auto_out_rready", false,-1);
        tracep->declBit(c+17376,"ysyxSoCFull fpga axi4frag_auto_out_rvalid", false,-1);
        tracep->declBit(c+19885,"ysyxSoCFull fpga axi4frag_auto_out_rid", false,-1);
        tracep->declQuad(c+17377,"ysyxSoCFull fpga axi4frag_auto_out_rdata", false,-1, 63,0);
        tracep->declBus(c+17379,"ysyxSoCFull fpga axi4frag_auto_out_rresp", false,-1, 1,0);
        tracep->declBus(c+17382,"ysyxSoCFull fpga axi4frag_auto_out_recho_extra_id", false,-1, 2,0);
        tracep->declBit(c+17383,"ysyxSoCFull fpga axi4frag_auto_out_recho_real_last", false,-1);
        tracep->declBit(c+17380,"ysyxSoCFull fpga axi4frag_auto_out_rlast", false,-1);
        tracep->declBit(c+5516,"ysyxSoCFull fpga axi4index_2_auto_in_awready", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4index_2_auto_in_awvalid", false,-1);
        tracep->declBus(c+20818,"ysyxSoCFull fpga axi4index_2_auto_in_awid", false,-1, 3,0);
        tracep->declBus(c+20828,"ysyxSoCFull fpga axi4index_2_auto_in_awaddr", false,-1, 31,0);
        tracep->declBus(c+20831,"ysyxSoCFull fpga axi4index_2_auto_in_awlen", false,-1, 7,0);
        tracep->declBus(c+20821,"ysyxSoCFull fpga axi4index_2_auto_in_awsize", false,-1, 2,0);
        tracep->declBus(c+20816,"ysyxSoCFull fpga axi4index_2_auto_in_awburst", false,-1, 1,0);
        tracep->declBit(c+5517,"ysyxSoCFull fpga axi4index_2_auto_in_wready", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4index_2_auto_in_wvalid", false,-1);
        tracep->declQuad(c+20819,"ysyxSoCFull fpga axi4index_2_auto_in_wdata", false,-1, 63,0);
        tracep->declBus(c+20831,"ysyxSoCFull fpga axi4index_2_auto_in_wstrb", false,-1, 7,0);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4index_2_auto_in_wlast", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4index_2_auto_in_bready", false,-1);
        tracep->declBit(c+19889,"ysyxSoCFull fpga axi4index_2_auto_in_bvalid", false,-1);
        tracep->declBus(c+17386,"ysyxSoCFull fpga axi4index_2_auto_in_bid", false,-1, 3,0);
        tracep->declBus(c+17384,"ysyxSoCFull fpga axi4index_2_auto_in_bresp", false,-1, 1,0);
        tracep->declBit(c+5518,"ysyxSoCFull fpga axi4index_2_auto_in_arready", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4index_2_auto_in_arvalid", false,-1);
        tracep->declBus(c+20818,"ysyxSoCFull fpga axi4index_2_auto_in_arid", false,-1, 3,0);
        tracep->declBus(c+20828,"ysyxSoCFull fpga axi4index_2_auto_in_araddr", false,-1, 31,0);
        tracep->declBus(c+20831,"ysyxSoCFull fpga axi4index_2_auto_in_arlen", false,-1, 7,0);
        tracep->declBus(c+20821,"ysyxSoCFull fpga axi4index_2_auto_in_arsize", false,-1, 2,0);
        tracep->declBus(c+20816,"ysyxSoCFull fpga axi4index_2_auto_in_arburst", false,-1, 1,0);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4index_2_auto_in_rready", false,-1);
        tracep->declBit(c+17376,"ysyxSoCFull fpga axi4index_2_auto_in_rvalid", false,-1);
        tracep->declBus(c+17387,"ysyxSoCFull fpga axi4index_2_auto_in_rid", false,-1, 3,0);
        tracep->declQuad(c+17377,"ysyxSoCFull fpga axi4index_2_auto_in_rdata", false,-1, 63,0);
        tracep->declBus(c+17379,"ysyxSoCFull fpga axi4index_2_auto_in_rresp", false,-1, 1,0);
        tracep->declBit(c+17385,"ysyxSoCFull fpga axi4index_2_auto_in_rlast", false,-1);
        tracep->declBit(c+5516,"ysyxSoCFull fpga axi4index_2_auto_out_awready", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4index_2_auto_out_awvalid", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4index_2_auto_out_awid", false,-1);
        tracep->declBus(c+20828,"ysyxSoCFull fpga axi4index_2_auto_out_awaddr", false,-1, 31,0);
        tracep->declBus(c+20831,"ysyxSoCFull fpga axi4index_2_auto_out_awlen", false,-1, 7,0);
        tracep->declBus(c+20821,"ysyxSoCFull fpga axi4index_2_auto_out_awsize", false,-1, 2,0);
        tracep->declBus(c+20816,"ysyxSoCFull fpga axi4index_2_auto_out_awburst", false,-1, 1,0);
        tracep->declBus(c+20821,"ysyxSoCFull fpga axi4index_2_auto_out_awecho_extra_id", false,-1, 2,0);
        tracep->declBit(c+5517,"ysyxSoCFull fpga axi4index_2_auto_out_wready", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4index_2_auto_out_wvalid", false,-1);
        tracep->declQuad(c+20819,"ysyxSoCFull fpga axi4index_2_auto_out_wdata", false,-1, 63,0);
        tracep->declBus(c+20831,"ysyxSoCFull fpga axi4index_2_auto_out_wstrb", false,-1, 7,0);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4index_2_auto_out_wlast", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4index_2_auto_out_bready", false,-1);
        tracep->declBit(c+19889,"ysyxSoCFull fpga axi4index_2_auto_out_bvalid", false,-1);
        tracep->declBit(c+19882,"ysyxSoCFull fpga axi4index_2_auto_out_bid", false,-1);
        tracep->declBus(c+17384,"ysyxSoCFull fpga axi4index_2_auto_out_bresp", false,-1, 1,0);
        tracep->declBus(c+17381,"ysyxSoCFull fpga axi4index_2_auto_out_becho_extra_id", false,-1, 2,0);
        tracep->declBit(c+5518,"ysyxSoCFull fpga axi4index_2_auto_out_arready", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4index_2_auto_out_arvalid", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4index_2_auto_out_arid", false,-1);
        tracep->declBus(c+20828,"ysyxSoCFull fpga axi4index_2_auto_out_araddr", false,-1, 31,0);
        tracep->declBus(c+20831,"ysyxSoCFull fpga axi4index_2_auto_out_arlen", false,-1, 7,0);
        tracep->declBus(c+20821,"ysyxSoCFull fpga axi4index_2_auto_out_arsize", false,-1, 2,0);
        tracep->declBus(c+20816,"ysyxSoCFull fpga axi4index_2_auto_out_arburst", false,-1, 1,0);
        tracep->declBus(c+20821,"ysyxSoCFull fpga axi4index_2_auto_out_arecho_extra_id", false,-1, 2,0);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4index_2_auto_out_rready", false,-1);
        tracep->declBit(c+17376,"ysyxSoCFull fpga axi4index_2_auto_out_rvalid", false,-1);
        tracep->declBit(c+19885,"ysyxSoCFull fpga axi4index_2_auto_out_rid", false,-1);
        tracep->declQuad(c+17377,"ysyxSoCFull fpga axi4index_2_auto_out_rdata", false,-1, 63,0);
        tracep->declBus(c+17379,"ysyxSoCFull fpga axi4index_2_auto_out_rresp", false,-1, 1,0);
        tracep->declBus(c+17382,"ysyxSoCFull fpga axi4index_2_auto_out_recho_extra_id", false,-1, 2,0);
        tracep->declBit(c+17385,"ysyxSoCFull fpga axi4index_2_auto_out_rlast", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga err_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga err_reset", false,-1);
        tracep->declBit(c+5519,"ysyxSoCFull fpga err_auto_in_a_ready", false,-1);
        tracep->declBit(c+19890,"ysyxSoCFull fpga err_auto_in_a_valid", false,-1);
        tracep->declBus(c+19891,"ysyxSoCFull fpga err_auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+17388,"ysyxSoCFull fpga err_auto_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+19892,"ysyxSoCFull fpga err_auto_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+19893,"ysyxSoCFull fpga err_auto_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+19894,"ysyxSoCFull fpga err_auto_in_a_bits_address", false,-1, 12,0);
        tracep->declBus(c+19895,"ysyxSoCFull fpga err_auto_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+5520,"ysyxSoCFull fpga err_auto_in_a_bits_corrupt", false,-1);
        tracep->declBit(c+5521,"ysyxSoCFull fpga err_auto_in_c_ready", false,-1);
        tracep->declBit(c+18298,"ysyxSoCFull fpga err_auto_in_c_valid", false,-1);
        tracep->declBus(c+5522,"ysyxSoCFull fpga err_auto_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+5523,"ysyxSoCFull fpga err_auto_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+5524,"ysyxSoCFull fpga err_auto_in_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+5525,"ysyxSoCFull fpga err_auto_in_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+5526,"ysyxSoCFull fpga err_auto_in_c_bits_address", false,-1, 12,0);
        tracep->declBit(c+5527,"ysyxSoCFull fpga err_auto_in_d_ready", false,-1);
        tracep->declBit(c+5528,"ysyxSoCFull fpga err_auto_in_d_valid", false,-1);
        tracep->declBus(c+5391,"ysyxSoCFull fpga err_auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+5392,"ysyxSoCFull fpga err_auto_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+5393,"ysyxSoCFull fpga err_auto_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+5394,"ysyxSoCFull fpga err_auto_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+5395,"ysyxSoCFull fpga err_auto_in_d_bits_denied", false,-1);
        tracep->declBit(c+5529,"ysyxSoCFull fpga err_auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+18296,"ysyxSoCFull fpga err_auto_in_e_valid", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga atomics_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga atomics_reset", false,-1);
        tracep->declBit(c+19896,"ysyxSoCFull fpga atomics_auto_in_a_ready", false,-1);
        tracep->declBit(c+19897,"ysyxSoCFull fpga atomics_auto_in_a_valid", false,-1);
        tracep->declBus(c+5530,"ysyxSoCFull fpga atomics_auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+5531,"ysyxSoCFull fpga atomics_auto_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+5532,"ysyxSoCFull fpga atomics_auto_in_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+5533,"ysyxSoCFull fpga atomics_auto_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+5534,"ysyxSoCFull fpga atomics_auto_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+5535,"ysyxSoCFull fpga atomics_auto_in_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+5536,"ysyxSoCFull fpga atomics_auto_in_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+5368,"ysyxSoCFull fpga atomics_auto_in_c_ready", false,-1);
        tracep->declBit(c+18294,"ysyxSoCFull fpga atomics_auto_in_c_valid", false,-1);
        tracep->declBus(c+5369,"ysyxSoCFull fpga atomics_auto_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+5370,"ysyxSoCFull fpga atomics_auto_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+5371,"ysyxSoCFull fpga atomics_auto_in_c_bits_size", false,-1, 3,0);
        tracep->declBus(c+5372,"ysyxSoCFull fpga atomics_auto_in_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+5373,"ysyxSoCFull fpga atomics_auto_in_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+5538,"ysyxSoCFull fpga atomics_auto_in_d_ready", false,-1);
        tracep->declBit(c+5539,"ysyxSoCFull fpga atomics_auto_in_d_valid", false,-1);
        tracep->declBus(c+5540,"ysyxSoCFull fpga atomics_auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+5377,"ysyxSoCFull fpga atomics_auto_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+5378,"ysyxSoCFull fpga atomics_auto_in_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+5379,"ysyxSoCFull fpga atomics_auto_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+5541,"ysyxSoCFull fpga atomics_auto_in_d_bits_denied", false,-1);
        tracep->declQuad(c+5542,"ysyxSoCFull fpga atomics_auto_in_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+5544,"ysyxSoCFull fpga atomics_auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+5384,"ysyxSoCFull fpga atomics_auto_in_e_ready", false,-1);
        tracep->declBit(c+18295,"ysyxSoCFull fpga atomics_auto_in_e_valid", false,-1);
        tracep->declBit(c+5385,"ysyxSoCFull fpga atomics_auto_in_e_bits_sink", false,-1);
        tracep->declBit(c+19815,"ysyxSoCFull fpga atomics_auto_out_a_ready", false,-1);
        tracep->declBit(c+19816,"ysyxSoCFull fpga atomics_auto_out_a_valid", false,-1);
        tracep->declBus(c+19817,"ysyxSoCFull fpga atomics_auto_out_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+19818,"ysyxSoCFull fpga atomics_auto_out_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+19819,"ysyxSoCFull fpga atomics_auto_out_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+19820,"ysyxSoCFull fpga atomics_auto_out_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+19821,"ysyxSoCFull fpga atomics_auto_out_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+19822,"ysyxSoCFull fpga atomics_auto_out_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+19823,"ysyxSoCFull fpga atomics_auto_out_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+5367,"ysyxSoCFull fpga atomics_auto_out_a_bits_corrupt", false,-1);
        tracep->declBit(c+5368,"ysyxSoCFull fpga atomics_auto_out_c_ready", false,-1);
        tracep->declBit(c+18294,"ysyxSoCFull fpga atomics_auto_out_c_valid", false,-1);
        tracep->declBus(c+5369,"ysyxSoCFull fpga atomics_auto_out_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+5370,"ysyxSoCFull fpga atomics_auto_out_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+5371,"ysyxSoCFull fpga atomics_auto_out_c_bits_size", false,-1, 3,0);
        tracep->declBus(c+5372,"ysyxSoCFull fpga atomics_auto_out_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+5373,"ysyxSoCFull fpga atomics_auto_out_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+5374,"ysyxSoCFull fpga atomics_auto_out_d_ready", false,-1);
        tracep->declBit(c+5375,"ysyxSoCFull fpga atomics_auto_out_d_valid", false,-1);
        tracep->declBus(c+5376,"ysyxSoCFull fpga atomics_auto_out_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+5377,"ysyxSoCFull fpga atomics_auto_out_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+5378,"ysyxSoCFull fpga atomics_auto_out_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+5379,"ysyxSoCFull fpga atomics_auto_out_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+5380,"ysyxSoCFull fpga atomics_auto_out_d_bits_denied", false,-1);
        tracep->declQuad(c+5381,"ysyxSoCFull fpga atomics_auto_out_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+5383,"ysyxSoCFull fpga atomics_auto_out_d_bits_corrupt", false,-1);
        tracep->declBit(c+5384,"ysyxSoCFull fpga atomics_auto_out_e_ready", false,-1);
        tracep->declBit(c+18295,"ysyxSoCFull fpga atomics_auto_out_e_valid", false,-1);
        tracep->declBit(c+5385,"ysyxSoCFull fpga atomics_auto_out_e_bits_sink", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga fixer_1_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga fixer_1_reset", false,-1);
        tracep->declBit(c+19898,"ysyxSoCFull fpga fixer_1_auto_in_a_ready", false,-1);
        tracep->declBit(c+19899,"ysyxSoCFull fpga fixer_1_auto_in_a_valid", false,-1);
        tracep->declBus(c+5530,"ysyxSoCFull fpga fixer_1_auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+5531,"ysyxSoCFull fpga fixer_1_auto_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+5532,"ysyxSoCFull fpga fixer_1_auto_in_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+5533,"ysyxSoCFull fpga fixer_1_auto_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+5534,"ysyxSoCFull fpga fixer_1_auto_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+5535,"ysyxSoCFull fpga fixer_1_auto_in_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+5536,"ysyxSoCFull fpga fixer_1_auto_in_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+5368,"ysyxSoCFull fpga fixer_1_auto_in_c_ready", false,-1);
        tracep->declBit(c+18294,"ysyxSoCFull fpga fixer_1_auto_in_c_valid", false,-1);
        tracep->declBus(c+5369,"ysyxSoCFull fpga fixer_1_auto_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+5370,"ysyxSoCFull fpga fixer_1_auto_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+5371,"ysyxSoCFull fpga fixer_1_auto_in_c_bits_size", false,-1, 3,0);
        tracep->declBus(c+5372,"ysyxSoCFull fpga fixer_1_auto_in_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+5373,"ysyxSoCFull fpga fixer_1_auto_in_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+5538,"ysyxSoCFull fpga fixer_1_auto_in_d_ready", false,-1);
        tracep->declBit(c+5539,"ysyxSoCFull fpga fixer_1_auto_in_d_valid", false,-1);
        tracep->declBus(c+5540,"ysyxSoCFull fpga fixer_1_auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+5377,"ysyxSoCFull fpga fixer_1_auto_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+5378,"ysyxSoCFull fpga fixer_1_auto_in_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+5379,"ysyxSoCFull fpga fixer_1_auto_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+5541,"ysyxSoCFull fpga fixer_1_auto_in_d_bits_denied", false,-1);
        tracep->declQuad(c+5542,"ysyxSoCFull fpga fixer_1_auto_in_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+5544,"ysyxSoCFull fpga fixer_1_auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+5384,"ysyxSoCFull fpga fixer_1_auto_in_e_ready", false,-1);
        tracep->declBit(c+18295,"ysyxSoCFull fpga fixer_1_auto_in_e_valid", false,-1);
        tracep->declBit(c+5385,"ysyxSoCFull fpga fixer_1_auto_in_e_bits_sink", false,-1);
        tracep->declBit(c+19896,"ysyxSoCFull fpga fixer_1_auto_out_a_ready", false,-1);
        tracep->declBit(c+19897,"ysyxSoCFull fpga fixer_1_auto_out_a_valid", false,-1);
        tracep->declBus(c+5530,"ysyxSoCFull fpga fixer_1_auto_out_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+5531,"ysyxSoCFull fpga fixer_1_auto_out_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+5532,"ysyxSoCFull fpga fixer_1_auto_out_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+5533,"ysyxSoCFull fpga fixer_1_auto_out_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+5534,"ysyxSoCFull fpga fixer_1_auto_out_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+5535,"ysyxSoCFull fpga fixer_1_auto_out_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+5536,"ysyxSoCFull fpga fixer_1_auto_out_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+5368,"ysyxSoCFull fpga fixer_1_auto_out_c_ready", false,-1);
        tracep->declBit(c+18294,"ysyxSoCFull fpga fixer_1_auto_out_c_valid", false,-1);
        tracep->declBus(c+5369,"ysyxSoCFull fpga fixer_1_auto_out_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+5370,"ysyxSoCFull fpga fixer_1_auto_out_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+5371,"ysyxSoCFull fpga fixer_1_auto_out_c_bits_size", false,-1, 3,0);
        tracep->declBus(c+5372,"ysyxSoCFull fpga fixer_1_auto_out_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+5373,"ysyxSoCFull fpga fixer_1_auto_out_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+5538,"ysyxSoCFull fpga fixer_1_auto_out_d_ready", false,-1);
        tracep->declBit(c+5539,"ysyxSoCFull fpga fixer_1_auto_out_d_valid", false,-1);
        tracep->declBus(c+5540,"ysyxSoCFull fpga fixer_1_auto_out_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+5377,"ysyxSoCFull fpga fixer_1_auto_out_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+5378,"ysyxSoCFull fpga fixer_1_auto_out_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+5379,"ysyxSoCFull fpga fixer_1_auto_out_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+5541,"ysyxSoCFull fpga fixer_1_auto_out_d_bits_denied", false,-1);
        tracep->declQuad(c+5542,"ysyxSoCFull fpga fixer_1_auto_out_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+5544,"ysyxSoCFull fpga fixer_1_auto_out_d_bits_corrupt", false,-1);
        tracep->declBit(c+5384,"ysyxSoCFull fpga fixer_1_auto_out_e_ready", false,-1);
        tracep->declBit(c+18295,"ysyxSoCFull fpga fixer_1_auto_out_e_valid", false,-1);
        tracep->declBit(c+5385,"ysyxSoCFull fpga fixer_1_auto_out_e_bits_sink", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga hints_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga hints_reset", false,-1);
        tracep->declBit(c+19900,"ysyxSoCFull fpga hints_auto_in_a_ready", false,-1);
        tracep->declBit(c+19901,"ysyxSoCFull fpga hints_auto_in_a_valid", false,-1);
        tracep->declBus(c+5430,"ysyxSoCFull fpga hints_auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+5431,"ysyxSoCFull fpga hints_auto_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+5432,"ysyxSoCFull fpga hints_auto_in_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+5433,"ysyxSoCFull fpga hints_auto_in_a_bits_source", false,-1, 5,0);
        tracep->declBus(c+5434,"ysyxSoCFull fpga hints_auto_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+5545,"ysyxSoCFull fpga hints_auto_in_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+5536,"ysyxSoCFull fpga hints_auto_in_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+5368,"ysyxSoCFull fpga hints_auto_in_c_ready", false,-1);
        tracep->declBit(c+18294,"ysyxSoCFull fpga hints_auto_in_c_valid", false,-1);
        tracep->declBus(c+5369,"ysyxSoCFull fpga hints_auto_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+5370,"ysyxSoCFull fpga hints_auto_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+5371,"ysyxSoCFull fpga hints_auto_in_c_bits_size", false,-1, 3,0);
        tracep->declBus(c+5438,"ysyxSoCFull fpga hints_auto_in_c_bits_source", false,-1, 5,0);
        tracep->declBus(c+5373,"ysyxSoCFull fpga hints_auto_in_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+5538,"ysyxSoCFull fpga hints_auto_in_d_ready", false,-1);
        tracep->declBit(c+5539,"ysyxSoCFull fpga hints_auto_in_d_valid", false,-1);
        tracep->declBus(c+5546,"ysyxSoCFull fpga hints_auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+5377,"ysyxSoCFull fpga hints_auto_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+5378,"ysyxSoCFull fpga hints_auto_in_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+5547,"ysyxSoCFull fpga hints_auto_in_d_bits_source", false,-1, 5,0);
        tracep->declBit(c+5541,"ysyxSoCFull fpga hints_auto_in_d_bits_denied", false,-1);
        tracep->declQuad(c+5542,"ysyxSoCFull fpga hints_auto_in_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+5544,"ysyxSoCFull fpga hints_auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+5384,"ysyxSoCFull fpga hints_auto_in_e_ready", false,-1);
        tracep->declBit(c+18295,"ysyxSoCFull fpga hints_auto_in_e_valid", false,-1);
        tracep->declBit(c+5385,"ysyxSoCFull fpga hints_auto_in_e_bits_sink", false,-1);
        tracep->declBit(c+19898,"ysyxSoCFull fpga hints_auto_out_a_ready", false,-1);
        tracep->declBit(c+19899,"ysyxSoCFull fpga hints_auto_out_a_valid", false,-1);
        tracep->declBus(c+5530,"ysyxSoCFull fpga hints_auto_out_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+5531,"ysyxSoCFull fpga hints_auto_out_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+5532,"ysyxSoCFull fpga hints_auto_out_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+5533,"ysyxSoCFull fpga hints_auto_out_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+5534,"ysyxSoCFull fpga hints_auto_out_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+5535,"ysyxSoCFull fpga hints_auto_out_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+5536,"ysyxSoCFull fpga hints_auto_out_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+5368,"ysyxSoCFull fpga hints_auto_out_c_ready", false,-1);
        tracep->declBit(c+18294,"ysyxSoCFull fpga hints_auto_out_c_valid", false,-1);
        tracep->declBus(c+5369,"ysyxSoCFull fpga hints_auto_out_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+5370,"ysyxSoCFull fpga hints_auto_out_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+5371,"ysyxSoCFull fpga hints_auto_out_c_bits_size", false,-1, 3,0);
        tracep->declBus(c+5372,"ysyxSoCFull fpga hints_auto_out_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+5373,"ysyxSoCFull fpga hints_auto_out_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+5538,"ysyxSoCFull fpga hints_auto_out_d_ready", false,-1);
        tracep->declBit(c+5539,"ysyxSoCFull fpga hints_auto_out_d_valid", false,-1);
        tracep->declBus(c+5540,"ysyxSoCFull fpga hints_auto_out_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+5377,"ysyxSoCFull fpga hints_auto_out_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+5378,"ysyxSoCFull fpga hints_auto_out_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+5379,"ysyxSoCFull fpga hints_auto_out_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+5541,"ysyxSoCFull fpga hints_auto_out_d_bits_denied", false,-1);
        tracep->declQuad(c+5542,"ysyxSoCFull fpga hints_auto_out_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+5544,"ysyxSoCFull fpga hints_auto_out_d_bits_corrupt", false,-1);
        tracep->declBit(c+5384,"ysyxSoCFull fpga hints_auto_out_e_ready", false,-1);
        tracep->declBit(c+18295,"ysyxSoCFull fpga hints_auto_out_e_valid", false,-1);
        tracep->declBit(c+5385,"ysyxSoCFull fpga hints_auto_out_e_bits_sink", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga widget_1_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga widget_1_reset", false,-1);
        tracep->declBit(c+19853,"ysyxSoCFull fpga widget_1_auto_in_a_ready", false,-1);
        tracep->declBit(c+19854,"ysyxSoCFull fpga widget_1_auto_in_a_valid", false,-1);
        tracep->declBus(c+5430,"ysyxSoCFull fpga widget_1_auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+5431,"ysyxSoCFull fpga widget_1_auto_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+5432,"ysyxSoCFull fpga widget_1_auto_in_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+5433,"ysyxSoCFull fpga widget_1_auto_in_a_bits_source", false,-1, 5,0);
        tracep->declBus(c+5434,"ysyxSoCFull fpga widget_1_auto_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+5435,"ysyxSoCFull fpga widget_1_auto_in_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+5436,"ysyxSoCFull fpga widget_1_auto_in_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+5437,"ysyxSoCFull fpga widget_1_auto_in_c_ready", false,-1);
        tracep->declBit(c+18297,"ysyxSoCFull fpga widget_1_auto_in_c_valid", false,-1);
        tracep->declBus(c+5369,"ysyxSoCFull fpga widget_1_auto_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+5370,"ysyxSoCFull fpga widget_1_auto_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+5371,"ysyxSoCFull fpga widget_1_auto_in_c_bits_size", false,-1, 3,0);
        tracep->declBus(c+5438,"ysyxSoCFull fpga widget_1_auto_in_c_bits_source", false,-1, 5,0);
        tracep->declBus(c+5373,"ysyxSoCFull fpga widget_1_auto_in_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+5439,"ysyxSoCFull fpga widget_1_auto_in_d_ready", false,-1);
        tracep->declBit(c+5440,"ysyxSoCFull fpga widget_1_auto_in_d_valid", false,-1);
        tracep->declBus(c+5441,"ysyxSoCFull fpga widget_1_auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+5442,"ysyxSoCFull fpga widget_1_auto_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+5443,"ysyxSoCFull fpga widget_1_auto_in_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+5444,"ysyxSoCFull fpga widget_1_auto_in_d_bits_source", false,-1, 5,0);
        tracep->declBit(c+5445,"ysyxSoCFull fpga widget_1_auto_in_d_bits_denied", false,-1);
        tracep->declBus(c+5446,"ysyxSoCFull fpga widget_1_auto_in_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+5447,"ysyxSoCFull fpga widget_1_auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+5384,"ysyxSoCFull fpga widget_1_auto_in_e_ready", false,-1);
        tracep->declBit(c+18295,"ysyxSoCFull fpga widget_1_auto_in_e_valid", false,-1);
        tracep->declBit(c+5385,"ysyxSoCFull fpga widget_1_auto_in_e_bits_sink", false,-1);
        tracep->declBit(c+19900,"ysyxSoCFull fpga widget_1_auto_out_a_ready", false,-1);
        tracep->declBit(c+19901,"ysyxSoCFull fpga widget_1_auto_out_a_valid", false,-1);
        tracep->declBus(c+5430,"ysyxSoCFull fpga widget_1_auto_out_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+5431,"ysyxSoCFull fpga widget_1_auto_out_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+5432,"ysyxSoCFull fpga widget_1_auto_out_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+5433,"ysyxSoCFull fpga widget_1_auto_out_a_bits_source", false,-1, 5,0);
        tracep->declBus(c+5434,"ysyxSoCFull fpga widget_1_auto_out_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+5545,"ysyxSoCFull fpga widget_1_auto_out_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+5536,"ysyxSoCFull fpga widget_1_auto_out_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+5368,"ysyxSoCFull fpga widget_1_auto_out_c_ready", false,-1);
        tracep->declBit(c+18294,"ysyxSoCFull fpga widget_1_auto_out_c_valid", false,-1);
        tracep->declBus(c+5369,"ysyxSoCFull fpga widget_1_auto_out_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+5370,"ysyxSoCFull fpga widget_1_auto_out_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+5371,"ysyxSoCFull fpga widget_1_auto_out_c_bits_size", false,-1, 3,0);
        tracep->declBus(c+5438,"ysyxSoCFull fpga widget_1_auto_out_c_bits_source", false,-1, 5,0);
        tracep->declBus(c+5373,"ysyxSoCFull fpga widget_1_auto_out_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+5538,"ysyxSoCFull fpga widget_1_auto_out_d_ready", false,-1);
        tracep->declBit(c+5539,"ysyxSoCFull fpga widget_1_auto_out_d_valid", false,-1);
        tracep->declBus(c+5546,"ysyxSoCFull fpga widget_1_auto_out_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+5377,"ysyxSoCFull fpga widget_1_auto_out_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+5378,"ysyxSoCFull fpga widget_1_auto_out_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+5547,"ysyxSoCFull fpga widget_1_auto_out_d_bits_source", false,-1, 5,0);
        tracep->declBit(c+5541,"ysyxSoCFull fpga widget_1_auto_out_d_bits_denied", false,-1);
        tracep->declQuad(c+5542,"ysyxSoCFull fpga widget_1_auto_out_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+5544,"ysyxSoCFull fpga widget_1_auto_out_d_bits_corrupt", false,-1);
        tracep->declBit(c+5384,"ysyxSoCFull fpga widget_1_auto_out_e_ready", false,-1);
        tracep->declBit(c+18295,"ysyxSoCFull fpga widget_1_auto_out_e_valid", false,-1);
        tracep->declBit(c+5385,"ysyxSoCFull fpga widget_1_auto_out_e_bits_sink", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga widget_2_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga widget_2_reset", false,-1);
        tracep->declBit(c+5386,"ysyxSoCFull fpga widget_2_auto_in_a_ready", false,-1);
        tracep->declBit(c+19825,"ysyxSoCFull fpga widget_2_auto_in_a_valid", false,-1);
        tracep->declBus(c+19817,"ysyxSoCFull fpga widget_2_auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+19818,"ysyxSoCFull fpga widget_2_auto_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+19826,"ysyxSoCFull fpga widget_2_auto_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+19820,"ysyxSoCFull fpga widget_2_auto_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+19827,"ysyxSoCFull fpga widget_2_auto_in_a_bits_address", false,-1, 12,0);
        tracep->declBus(c+19822,"ysyxSoCFull fpga widget_2_auto_in_a_bits_mask", false,-1, 7,0);
        tracep->declBit(c+5367,"ysyxSoCFull fpga widget_2_auto_in_a_bits_corrupt", false,-1);
        tracep->declBit(c+5368,"ysyxSoCFull fpga widget_2_auto_in_c_ready", false,-1);
        tracep->declBit(c+18294,"ysyxSoCFull fpga widget_2_auto_in_c_valid", false,-1);
        tracep->declBus(c+5369,"ysyxSoCFull fpga widget_2_auto_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+5370,"ysyxSoCFull fpga widget_2_auto_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+5387,"ysyxSoCFull fpga widget_2_auto_in_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+5372,"ysyxSoCFull fpga widget_2_auto_in_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+5388,"ysyxSoCFull fpga widget_2_auto_in_c_bits_address", false,-1, 12,0);
        tracep->declBit(c+5389,"ysyxSoCFull fpga widget_2_auto_in_d_ready", false,-1);
        tracep->declBit(c+5390,"ysyxSoCFull fpga widget_2_auto_in_d_valid", false,-1);
        tracep->declBus(c+5391,"ysyxSoCFull fpga widget_2_auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+5392,"ysyxSoCFull fpga widget_2_auto_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+5393,"ysyxSoCFull fpga widget_2_auto_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+5394,"ysyxSoCFull fpga widget_2_auto_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+5395,"ysyxSoCFull fpga widget_2_auto_in_d_bits_denied", false,-1);
        tracep->declBit(c+5396,"ysyxSoCFull fpga widget_2_auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+18296,"ysyxSoCFull fpga widget_2_auto_in_e_valid", false,-1);
        tracep->declBit(c+5519,"ysyxSoCFull fpga widget_2_auto_out_a_ready", false,-1);
        tracep->declBit(c+19890,"ysyxSoCFull fpga widget_2_auto_out_a_valid", false,-1);
        tracep->declBus(c+19891,"ysyxSoCFull fpga widget_2_auto_out_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+17388,"ysyxSoCFull fpga widget_2_auto_out_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+19892,"ysyxSoCFull fpga widget_2_auto_out_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+19893,"ysyxSoCFull fpga widget_2_auto_out_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+19894,"ysyxSoCFull fpga widget_2_auto_out_a_bits_address", false,-1, 12,0);
        tracep->declBus(c+19895,"ysyxSoCFull fpga widget_2_auto_out_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+5520,"ysyxSoCFull fpga widget_2_auto_out_a_bits_corrupt", false,-1);
        tracep->declBit(c+5521,"ysyxSoCFull fpga widget_2_auto_out_c_ready", false,-1);
        tracep->declBit(c+18298,"ysyxSoCFull fpga widget_2_auto_out_c_valid", false,-1);
        tracep->declBus(c+5522,"ysyxSoCFull fpga widget_2_auto_out_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+5523,"ysyxSoCFull fpga widget_2_auto_out_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+5524,"ysyxSoCFull fpga widget_2_auto_out_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+5525,"ysyxSoCFull fpga widget_2_auto_out_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+5526,"ysyxSoCFull fpga widget_2_auto_out_c_bits_address", false,-1, 12,0);
        tracep->declBit(c+5527,"ysyxSoCFull fpga widget_2_auto_out_d_ready", false,-1);
        tracep->declBit(c+5528,"ysyxSoCFull fpga widget_2_auto_out_d_valid", false,-1);
        tracep->declBus(c+5391,"ysyxSoCFull fpga widget_2_auto_out_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+5392,"ysyxSoCFull fpga widget_2_auto_out_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+5393,"ysyxSoCFull fpga widget_2_auto_out_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+5394,"ysyxSoCFull fpga widget_2_auto_out_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+5395,"ysyxSoCFull fpga widget_2_auto_out_d_bits_denied", false,-1);
        tracep->declBit(c+5529,"ysyxSoCFull fpga widget_2_auto_out_d_bits_corrupt", false,-1);
        tracep->declBit(c+18296,"ysyxSoCFull fpga widget_2_auto_out_e_valid", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga xbar clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga xbar reset", false,-1);
        tracep->declBit(c+19815,"ysyxSoCFull fpga xbar auto_in_a_ready", false,-1);
        tracep->declBit(c+19816,"ysyxSoCFull fpga xbar auto_in_a_valid", false,-1);
        tracep->declBus(c+19817,"ysyxSoCFull fpga xbar auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+19818,"ysyxSoCFull fpga xbar auto_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+19819,"ysyxSoCFull fpga xbar auto_in_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+19820,"ysyxSoCFull fpga xbar auto_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+19821,"ysyxSoCFull fpga xbar auto_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+19822,"ysyxSoCFull fpga xbar auto_in_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+19823,"ysyxSoCFull fpga xbar auto_in_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+5367,"ysyxSoCFull fpga xbar auto_in_a_bits_corrupt", false,-1);
        tracep->declBit(c+5368,"ysyxSoCFull fpga xbar auto_in_c_ready", false,-1);
        tracep->declBit(c+18294,"ysyxSoCFull fpga xbar auto_in_c_valid", false,-1);
        tracep->declBus(c+5369,"ysyxSoCFull fpga xbar auto_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+5370,"ysyxSoCFull fpga xbar auto_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+5371,"ysyxSoCFull fpga xbar auto_in_c_bits_size", false,-1, 3,0);
        tracep->declBus(c+5372,"ysyxSoCFull fpga xbar auto_in_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+5373,"ysyxSoCFull fpga xbar auto_in_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+5374,"ysyxSoCFull fpga xbar auto_in_d_ready", false,-1);
        tracep->declBit(c+5375,"ysyxSoCFull fpga xbar auto_in_d_valid", false,-1);
        tracep->declBus(c+5376,"ysyxSoCFull fpga xbar auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+5377,"ysyxSoCFull fpga xbar auto_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+5378,"ysyxSoCFull fpga xbar auto_in_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+5379,"ysyxSoCFull fpga xbar auto_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+5380,"ysyxSoCFull fpga xbar auto_in_d_bits_denied", false,-1);
        tracep->declQuad(c+5381,"ysyxSoCFull fpga xbar auto_in_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+5383,"ysyxSoCFull fpga xbar auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+5384,"ysyxSoCFull fpga xbar auto_in_e_ready", false,-1);
        tracep->declBit(c+18295,"ysyxSoCFull fpga xbar auto_in_e_valid", false,-1);
        tracep->declBit(c+5385,"ysyxSoCFull fpga xbar auto_in_e_bits_sink", false,-1);
        tracep->declBit(c+5386,"ysyxSoCFull fpga xbar auto_out_2_a_ready", false,-1);
        tracep->declBit(c+19825,"ysyxSoCFull fpga xbar auto_out_2_a_valid", false,-1);
        tracep->declBus(c+19817,"ysyxSoCFull fpga xbar auto_out_2_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+19818,"ysyxSoCFull fpga xbar auto_out_2_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+19826,"ysyxSoCFull fpga xbar auto_out_2_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+19820,"ysyxSoCFull fpga xbar auto_out_2_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+19827,"ysyxSoCFull fpga xbar auto_out_2_a_bits_address", false,-1, 12,0);
        tracep->declBus(c+19822,"ysyxSoCFull fpga xbar auto_out_2_a_bits_mask", false,-1, 7,0);
        tracep->declBit(c+5367,"ysyxSoCFull fpga xbar auto_out_2_a_bits_corrupt", false,-1);
        tracep->declBit(c+5368,"ysyxSoCFull fpga xbar auto_out_2_c_ready", false,-1);
        tracep->declBit(c+18294,"ysyxSoCFull fpga xbar auto_out_2_c_valid", false,-1);
        tracep->declBus(c+5369,"ysyxSoCFull fpga xbar auto_out_2_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+5370,"ysyxSoCFull fpga xbar auto_out_2_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+5387,"ysyxSoCFull fpga xbar auto_out_2_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+5372,"ysyxSoCFull fpga xbar auto_out_2_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+5388,"ysyxSoCFull fpga xbar auto_out_2_c_bits_address", false,-1, 12,0);
        tracep->declBit(c+5389,"ysyxSoCFull fpga xbar auto_out_2_d_ready", false,-1);
        tracep->declBit(c+5390,"ysyxSoCFull fpga xbar auto_out_2_d_valid", false,-1);
        tracep->declBus(c+5391,"ysyxSoCFull fpga xbar auto_out_2_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+5392,"ysyxSoCFull fpga xbar auto_out_2_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+5393,"ysyxSoCFull fpga xbar auto_out_2_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+5394,"ysyxSoCFull fpga xbar auto_out_2_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+5395,"ysyxSoCFull fpga xbar auto_out_2_d_bits_denied", false,-1);
        tracep->declBit(c+5396,"ysyxSoCFull fpga xbar auto_out_2_d_bits_corrupt", false,-1);
        tracep->declBit(c+18296,"ysyxSoCFull fpga xbar auto_out_2_e_valid", false,-1);
        tracep->declBit(c+19828,"ysyxSoCFull fpga xbar auto_out_1_a_ready", false,-1);
        tracep->declBit(c+19829,"ysyxSoCFull fpga xbar auto_out_1_a_valid", false,-1);
        tracep->declBus(c+19817,"ysyxSoCFull fpga xbar auto_out_1_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+19818,"ysyxSoCFull fpga xbar auto_out_1_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+19819,"ysyxSoCFull fpga xbar auto_out_1_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+19820,"ysyxSoCFull fpga xbar auto_out_1_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+19830,"ysyxSoCFull fpga xbar auto_out_1_a_bits_address", false,-1, 30,0);
        tracep->declBus(c+19822,"ysyxSoCFull fpga xbar auto_out_1_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+19823,"ysyxSoCFull fpga xbar auto_out_1_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+5367,"ysyxSoCFull fpga xbar auto_out_1_a_bits_corrupt", false,-1);
        tracep->declBit(c+5397,"ysyxSoCFull fpga xbar auto_out_1_d_ready", false,-1);
        tracep->declBit(c+5398,"ysyxSoCFull fpga xbar auto_out_1_d_valid", false,-1);
        tracep->declBus(c+5399,"ysyxSoCFull fpga xbar auto_out_1_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+5400,"ysyxSoCFull fpga xbar auto_out_1_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+5401,"ysyxSoCFull fpga xbar auto_out_1_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+5402,"ysyxSoCFull fpga xbar auto_out_1_d_bits_denied", false,-1);
        tracep->declQuad(c+5403,"ysyxSoCFull fpga xbar auto_out_1_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+5405,"ysyxSoCFull fpga xbar auto_out_1_d_bits_corrupt", false,-1);
        tracep->declBit(c+19831,"ysyxSoCFull fpga xbar auto_out_0_a_ready", false,-1);
        tracep->declBit(c+19832,"ysyxSoCFull fpga xbar auto_out_0_a_valid", false,-1);
        tracep->declBus(c+19817,"ysyxSoCFull fpga xbar auto_out_0_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+19818,"ysyxSoCFull fpga xbar auto_out_0_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+19826,"ysyxSoCFull fpga xbar auto_out_0_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+19820,"ysyxSoCFull fpga xbar auto_out_0_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+19821,"ysyxSoCFull fpga xbar auto_out_0_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+19822,"ysyxSoCFull fpga xbar auto_out_0_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+19823,"ysyxSoCFull fpga xbar auto_out_0_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+5367,"ysyxSoCFull fpga xbar auto_out_0_a_bits_corrupt", false,-1);
        tracep->declBit(c+5406,"ysyxSoCFull fpga xbar auto_out_0_d_ready", false,-1);
        tracep->declBit(c+5407,"ysyxSoCFull fpga xbar auto_out_0_d_valid", false,-1);
        tracep->declBus(c+5408,"ysyxSoCFull fpga xbar auto_out_0_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+5409,"ysyxSoCFull fpga xbar auto_out_0_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+5410,"ysyxSoCFull fpga xbar auto_out_0_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+5411,"ysyxSoCFull fpga xbar auto_out_0_d_bits_denied", false,-1);
        tracep->declQuad(c+88,"ysyxSoCFull fpga xbar auto_out_0_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+5412,"ysyxSoCFull fpga xbar auto_out_0_d_bits_corrupt", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga xbar monitor_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga xbar monitor_reset", false,-1);
        tracep->declBit(c+19902,"ysyxSoCFull fpga xbar monitor_io_in_a_ready", false,-1);
        tracep->declBit(c+19816,"ysyxSoCFull fpga xbar monitor_io_in_a_valid", false,-1);
        tracep->declBus(c+19817,"ysyxSoCFull fpga xbar monitor_io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+19818,"ysyxSoCFull fpga xbar monitor_io_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+19819,"ysyxSoCFull fpga xbar monitor_io_in_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+19820,"ysyxSoCFull fpga xbar monitor_io_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+19821,"ysyxSoCFull fpga xbar monitor_io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+19822,"ysyxSoCFull fpga xbar monitor_io_in_a_bits_mask", false,-1, 7,0);
        tracep->declBit(c+5367,"ysyxSoCFull fpga xbar monitor_io_in_a_bits_corrupt", false,-1);
        tracep->declBit(c+5368,"ysyxSoCFull fpga xbar monitor_io_in_c_ready", false,-1);
        tracep->declBit(c+18294,"ysyxSoCFull fpga xbar monitor_io_in_c_valid", false,-1);
        tracep->declBus(c+5369,"ysyxSoCFull fpga xbar monitor_io_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+5370,"ysyxSoCFull fpga xbar monitor_io_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+5371,"ysyxSoCFull fpga xbar monitor_io_in_c_bits_size", false,-1, 3,0);
        tracep->declBus(c+5372,"ysyxSoCFull fpga xbar monitor_io_in_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+5373,"ysyxSoCFull fpga xbar monitor_io_in_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+5374,"ysyxSoCFull fpga xbar monitor_io_in_d_ready", false,-1);
        tracep->declBit(c+5548,"ysyxSoCFull fpga xbar monitor_io_in_d_valid", false,-1);
        tracep->declBus(c+5549,"ysyxSoCFull fpga xbar monitor_io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+5550,"ysyxSoCFull fpga xbar monitor_io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+5551,"ysyxSoCFull fpga xbar monitor_io_in_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+5552,"ysyxSoCFull fpga xbar monitor_io_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+5553,"ysyxSoCFull fpga xbar monitor_io_in_d_bits_denied", false,-1);
        tracep->declBit(c+5554,"ysyxSoCFull fpga xbar monitor_io_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+5384,"ysyxSoCFull fpga xbar monitor_io_in_e_ready", false,-1);
        tracep->declBit(c+18295,"ysyxSoCFull fpga xbar monitor_io_in_e_valid", false,-1);
        tracep->declBit(c+5385,"ysyxSoCFull fpga xbar monitor_io_in_e_bits_sink", false,-1);
        tracep->declBus(c+5555,"ysyxSoCFull fpga xbar beatsLeft", false,-1, 4,0);
        tracep->declBit(c+5556,"ysyxSoCFull fpga xbar idle", false,-1);
        tracep->declBus(c+5557,"ysyxSoCFull fpga xbar readys_filter_lo", false,-1, 2,0);
        tracep->declBus(c+5558,"ysyxSoCFull fpga xbar readys_mask", false,-1, 2,0);
        tracep->declBus(c+5559,"ysyxSoCFull fpga xbar readys_filter_hi", false,-1, 2,0);
        tracep->declBus(c+5560,"ysyxSoCFull fpga xbar readys_filter", false,-1, 5,0);
        tracep->declBus(c+5561,"ysyxSoCFull fpga xbar readys_unready", false,-1, 5,0);
        tracep->declBus(c+5562,"ysyxSoCFull fpga xbar readys_readys", false,-1, 2,0);
        tracep->declBit(c+5563,"ysyxSoCFull fpga xbar readys_0", false,-1);
        tracep->declBit(c+5564,"ysyxSoCFull fpga xbar earlyWinner_0", false,-1);
        tracep->declBit(c+5565,"ysyxSoCFull fpga xbar state_0", false,-1);
        tracep->declBit(c+5566,"ysyxSoCFull fpga xbar muxStateEarly_0", false,-1);
        tracep->declBit(c+5567,"ysyxSoCFull fpga xbar readys_1", false,-1);
        tracep->declBit(c+5568,"ysyxSoCFull fpga xbar earlyWinner_1", false,-1);
        tracep->declBit(c+5569,"ysyxSoCFull fpga xbar state_1", false,-1);
        tracep->declBit(c+5570,"ysyxSoCFull fpga xbar muxStateEarly_1", false,-1);
        tracep->declBit(c+5571,"ysyxSoCFull fpga xbar readys_2", false,-1);
        tracep->declBit(c+5572,"ysyxSoCFull fpga xbar earlyWinner_2", false,-1);
        tracep->declBit(c+5573,"ysyxSoCFull fpga xbar state_2", false,-1);
        tracep->declBit(c+5574,"ysyxSoCFull fpga xbar muxStateEarly_2", false,-1);
        tracep->declBit(c+19903,"ysyxSoCFull fpga xbar requestAIO_0_0", false,-1);
        tracep->declBit(c+19904,"ysyxSoCFull fpga xbar requestAIO_0_1", false,-1);
        tracep->declBit(c+19905,"ysyxSoCFull fpga xbar requestAIO_0_2", false,-1);
        tracep->declBit(c+5384,"ysyxSoCFull fpga xbar requestEIO_0_2", false,-1);
        tracep->declBus(c+5575,"ysyxSoCFull fpga xbar out_1_0_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+5576,"ysyxSoCFull fpga xbar beatsDO_decode", false,-1, 2,0);
        tracep->declBit(c+5577,"ysyxSoCFull fpga xbar beatsDO_opdata", false,-1);
        tracep->declBus(c+5578,"ysyxSoCFull fpga xbar beatsDO_0", false,-1, 2,0);
        tracep->declBus(c+5579,"ysyxSoCFull fpga xbar beatsDO_decode_1", false,-1, 4,0);
        tracep->declBit(c+5580,"ysyxSoCFull fpga xbar beatsDO_opdata_1", false,-1);
        tracep->declBus(c+5581,"ysyxSoCFull fpga xbar beatsDO_1", false,-1, 4,0);
        tracep->declBus(c+5582,"ysyxSoCFull fpga xbar out_1_2_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+5583,"ysyxSoCFull fpga xbar beatsDO_decode_2", false,-1, 2,0);
        tracep->declBit(c+5584,"ysyxSoCFull fpga xbar beatsDO_opdata_2", false,-1);
        tracep->declBus(c+5585,"ysyxSoCFull fpga xbar beatsDO_2", false,-1, 2,0);
        tracep->declBit(c+5586,"ysyxSoCFull fpga xbar latch", false,-1);
        tracep->declBit(c+5587,"ysyxSoCFull fpga xbar prefixOR_2", false,-1);
        tracep->declBus(c+5588,"ysyxSoCFull fpga xbar maskedBeats_0", false,-1, 2,0);
        tracep->declBus(c+5589,"ysyxSoCFull fpga xbar maskedBeats_1", false,-1, 4,0);
        tracep->declBus(c+5590,"ysyxSoCFull fpga xbar maskedBeats_2", false,-1, 2,0);
        tracep->declBus(c+5591,"ysyxSoCFull fpga xbar initBeats", false,-1, 4,0);
        tracep->declBit(c+5592,"ysyxSoCFull fpga xbar sink_ACancel_7_earlyValid", false,-1);
        tracep->declBit(c+5593,"ysyxSoCFull fpga xbar allowed_0", false,-1);
        tracep->declBit(c+5594,"ysyxSoCFull fpga xbar allowed_1", false,-1);
        tracep->declBit(c+5595,"ysyxSoCFull fpga xbar allowed_2", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga xbar monitor clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga xbar monitor reset", false,-1);
        tracep->declBit(c+19902,"ysyxSoCFull fpga xbar monitor io_in_a_ready", false,-1);
        tracep->declBit(c+19816,"ysyxSoCFull fpga xbar monitor io_in_a_valid", false,-1);
        tracep->declBus(c+19817,"ysyxSoCFull fpga xbar monitor io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+19818,"ysyxSoCFull fpga xbar monitor io_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+19819,"ysyxSoCFull fpga xbar monitor io_in_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+19820,"ysyxSoCFull fpga xbar monitor io_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+19821,"ysyxSoCFull fpga xbar monitor io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+19822,"ysyxSoCFull fpga xbar monitor io_in_a_bits_mask", false,-1, 7,0);
        tracep->declBit(c+5367,"ysyxSoCFull fpga xbar monitor io_in_a_bits_corrupt", false,-1);
        tracep->declBit(c+5368,"ysyxSoCFull fpga xbar monitor io_in_c_ready", false,-1);
        tracep->declBit(c+18294,"ysyxSoCFull fpga xbar monitor io_in_c_valid", false,-1);
        tracep->declBus(c+5369,"ysyxSoCFull fpga xbar monitor io_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+5370,"ysyxSoCFull fpga xbar monitor io_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+5371,"ysyxSoCFull fpga xbar monitor io_in_c_bits_size", false,-1, 3,0);
        tracep->declBus(c+5372,"ysyxSoCFull fpga xbar monitor io_in_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+5373,"ysyxSoCFull fpga xbar monitor io_in_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+5374,"ysyxSoCFull fpga xbar monitor io_in_d_ready", false,-1);
        tracep->declBit(c+5548,"ysyxSoCFull fpga xbar monitor io_in_d_valid", false,-1);
        tracep->declBus(c+5549,"ysyxSoCFull fpga xbar monitor io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+5550,"ysyxSoCFull fpga xbar monitor io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+5551,"ysyxSoCFull fpga xbar monitor io_in_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+5552,"ysyxSoCFull fpga xbar monitor io_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+5553,"ysyxSoCFull fpga xbar monitor io_in_d_bits_denied", false,-1);
        tracep->declBit(c+5554,"ysyxSoCFull fpga xbar monitor io_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+5384,"ysyxSoCFull fpga xbar monitor io_in_e_ready", false,-1);
        tracep->declBit(c+18295,"ysyxSoCFull fpga xbar monitor io_in_e_valid", false,-1);
        tracep->declBit(c+5385,"ysyxSoCFull fpga xbar monitor io_in_e_bits_sink", false,-1);
        tracep->declBus(c+20,"ysyxSoCFull fpga xbar monitor plusarg_reader_out", false,-1, 31,0);
        tracep->declBus(c+21,"ysyxSoCFull fpga xbar monitor plusarg_reader_1_out", false,-1, 31,0);
        tracep->declBit(c+19906,"ysyxSoCFull fpga xbar monitor source_ok", false,-1);
        tracep->declBus(c+19907,"ysyxSoCFull fpga xbar monitor is_aligned_mask", false,-1, 7,0);
        tracep->declBit(c+19908,"ysyxSoCFull fpga xbar monitor is_aligned", false,-1);
        tracep->declBus(c+19909,"ysyxSoCFull fpga xbar monitor mask_sizeOH_shiftAmount", false,-1, 1,0);
        tracep->declBus(c+19910,"ysyxSoCFull fpga xbar monitor mask_sizeOH", false,-1, 2,0);
        tracep->declBit(c+19911,"ysyxSoCFull fpga xbar monitor mask_size", false,-1);
        tracep->declBit(c+19912,"ysyxSoCFull fpga xbar monitor mask_bit", false,-1);
        tracep->declBit(c+19913,"ysyxSoCFull fpga xbar monitor mask_nbit", false,-1);
        tracep->declBit(c+19914,"ysyxSoCFull fpga xbar monitor mask_acc", false,-1);
        tracep->declBit(c+19915,"ysyxSoCFull fpga xbar monitor mask_acc_1", false,-1);
        tracep->declBit(c+19916,"ysyxSoCFull fpga xbar monitor mask_size_1", false,-1);
        tracep->declBit(c+19917,"ysyxSoCFull fpga xbar monitor mask_bit_1", false,-1);
        tracep->declBit(c+19918,"ysyxSoCFull fpga xbar monitor mask_nbit_1", false,-1);
        tracep->declBit(c+19919,"ysyxSoCFull fpga xbar monitor mask_eq_2", false,-1);
        tracep->declBit(c+19920,"ysyxSoCFull fpga xbar monitor mask_acc_2", false,-1);
        tracep->declBit(c+19921,"ysyxSoCFull fpga xbar monitor mask_eq_3", false,-1);
        tracep->declBit(c+19922,"ysyxSoCFull fpga xbar monitor mask_acc_3", false,-1);
        tracep->declBit(c+19923,"ysyxSoCFull fpga xbar monitor mask_eq_4", false,-1);
        tracep->declBit(c+19924,"ysyxSoCFull fpga xbar monitor mask_acc_4", false,-1);
        tracep->declBit(c+19925,"ysyxSoCFull fpga xbar monitor mask_eq_5", false,-1);
        tracep->declBit(c+19926,"ysyxSoCFull fpga xbar monitor mask_acc_5", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga xbar monitor mask_size_2", false,-1);
        tracep->declBit(c+19927,"ysyxSoCFull fpga xbar monitor mask_bit_2", false,-1);
        tracep->declBit(c+19928,"ysyxSoCFull fpga xbar monitor mask_nbit_2", false,-1);
        tracep->declBit(c+19929,"ysyxSoCFull fpga xbar monitor mask_eq_6", false,-1);
        tracep->declBit(c+19930,"ysyxSoCFull fpga xbar monitor mask_lo_lo_lo", false,-1);
        tracep->declBit(c+19931,"ysyxSoCFull fpga xbar monitor mask_eq_7", false,-1);
        tracep->declBit(c+19932,"ysyxSoCFull fpga xbar monitor mask_lo_lo_hi", false,-1);
        tracep->declBit(c+19933,"ysyxSoCFull fpga xbar monitor mask_eq_8", false,-1);
        tracep->declBit(c+19934,"ysyxSoCFull fpga xbar monitor mask_lo_hi_lo", false,-1);
        tracep->declBit(c+19935,"ysyxSoCFull fpga xbar monitor mask_eq_9", false,-1);
        tracep->declBit(c+19936,"ysyxSoCFull fpga xbar monitor mask_lo_hi_hi", false,-1);
        tracep->declBit(c+19937,"ysyxSoCFull fpga xbar monitor mask_eq_10", false,-1);
        tracep->declBit(c+19938,"ysyxSoCFull fpga xbar monitor mask_hi_lo_lo", false,-1);
        tracep->declBit(c+19939,"ysyxSoCFull fpga xbar monitor mask_eq_11", false,-1);
        tracep->declBit(c+19940,"ysyxSoCFull fpga xbar monitor mask_hi_lo_hi", false,-1);
        tracep->declBit(c+19941,"ysyxSoCFull fpga xbar monitor mask_eq_12", false,-1);
        tracep->declBit(c+19942,"ysyxSoCFull fpga xbar monitor mask_hi_hi_lo", false,-1);
        tracep->declBit(c+19943,"ysyxSoCFull fpga xbar monitor mask_eq_13", false,-1);
        tracep->declBit(c+19944,"ysyxSoCFull fpga xbar monitor mask_hi_hi_hi", false,-1);
        tracep->declBus(c+19945,"ysyxSoCFull fpga xbar monitor mask", false,-1, 7,0);
        tracep->declBit(c+5596,"ysyxSoCFull fpga xbar monitor source_ok_1", false,-1);
        tracep->declBit(c+5597,"ysyxSoCFull fpga xbar monitor source_ok_2", false,-1);
        tracep->declBus(c+5598,"ysyxSoCFull fpga xbar monitor is_aligned_mask_2", false,-1, 7,0);
        tracep->declBit(c+5599,"ysyxSoCFull fpga xbar monitor is_aligned_2", false,-1);
        tracep->declBit(c+5600,"ysyxSoCFull fpga xbar monitor address_ok_1", false,-1);
        tracep->declBit(c+5601,"ysyxSoCFull fpga xbar monitor sink_ok_1", false,-1);
        tracep->declBus(c+19946,"ysyxSoCFull fpga xbar monitor a_first_beats1_decode", false,-1, 4,0);
        tracep->declBit(c+19947,"ysyxSoCFull fpga xbar monitor a_first_beats1_opdata", false,-1);
        tracep->declBus(c+5602,"ysyxSoCFull fpga xbar monitor a_first_counter", false,-1, 4,0);
        tracep->declBus(c+5603,"ysyxSoCFull fpga xbar monitor a_first_counter1", false,-1, 4,0);
        tracep->declBit(c+5604,"ysyxSoCFull fpga xbar monitor a_first", false,-1);
        tracep->declBus(c+5605,"ysyxSoCFull fpga xbar monitor opcode", false,-1, 2,0);
        tracep->declBus(c+5606,"ysyxSoCFull fpga xbar monitor param", false,-1, 2,0);
        tracep->declBus(c+5607,"ysyxSoCFull fpga xbar monitor size", false,-1, 3,0);
        tracep->declBus(c+5608,"ysyxSoCFull fpga xbar monitor source", false,-1, 6,0);
        tracep->declBus(c+5609,"ysyxSoCFull fpga xbar monitor address", false,-1, 31,0);
        tracep->declBus(c+5610,"ysyxSoCFull fpga xbar monitor d_first_beats1_decode", false,-1, 4,0);
        tracep->declBit(c+5611,"ysyxSoCFull fpga xbar monitor d_first_beats1_opdata", false,-1);
        tracep->declBus(c+5612,"ysyxSoCFull fpga xbar monitor d_first_counter", false,-1, 4,0);
        tracep->declBus(c+5613,"ysyxSoCFull fpga xbar monitor d_first_counter1", false,-1, 4,0);
        tracep->declBit(c+5614,"ysyxSoCFull fpga xbar monitor d_first", false,-1);
        tracep->declBus(c+5615,"ysyxSoCFull fpga xbar monitor opcode_1", false,-1, 2,0);
        tracep->declBus(c+5616,"ysyxSoCFull fpga xbar monitor param_1", false,-1, 1,0);
        tracep->declBus(c+5617,"ysyxSoCFull fpga xbar monitor size_1", false,-1, 3,0);
        tracep->declBus(c+5618,"ysyxSoCFull fpga xbar monitor source_1", false,-1, 6,0);
        tracep->declBit(c+5619,"ysyxSoCFull fpga xbar monitor denied", false,-1);
        tracep->declBus(c+5620,"ysyxSoCFull fpga xbar monitor c_first_beats1_decode", false,-1, 4,0);
        tracep->declBit(c+5621,"ysyxSoCFull fpga xbar monitor c_first_beats1_opdata", false,-1);
        tracep->declBus(c+5622,"ysyxSoCFull fpga xbar monitor c_first_counter", false,-1, 4,0);
        tracep->declBus(c+5623,"ysyxSoCFull fpga xbar monitor c_first_counter1", false,-1, 4,0);
        tracep->declBit(c+5624,"ysyxSoCFull fpga xbar monitor c_first", false,-1);
        tracep->declBus(c+5625,"ysyxSoCFull fpga xbar monitor opcode_3", false,-1, 2,0);
        tracep->declBus(c+5626,"ysyxSoCFull fpga xbar monitor param_3", false,-1, 2,0);
        tracep->declBus(c+5627,"ysyxSoCFull fpga xbar monitor size_3", false,-1, 3,0);
        tracep->declBus(c+5628,"ysyxSoCFull fpga xbar monitor source_3", false,-1, 6,0);
        tracep->declBus(c+5629,"ysyxSoCFull fpga xbar monitor address_2", false,-1, 31,0);
        tracep->declArray(c+5630,"ysyxSoCFull fpga xbar monitor inflight", false,-1, 127,0);
        tracep->declArray(c+5634,"ysyxSoCFull fpga xbar monitor inflight_opcodes", false,-1, 511,0);
        tracep->declArray(c+5650,"ysyxSoCFull fpga xbar monitor inflight_sizes", false,-1, 1023,0);
        tracep->declBus(c+5682,"ysyxSoCFull fpga xbar monitor a_first_counter_1", false,-1, 4,0);
        tracep->declBus(c+5683,"ysyxSoCFull fpga xbar monitor a_first_counter1_1", false,-1, 4,0);
        tracep->declBit(c+5684,"ysyxSoCFull fpga xbar monitor a_first_1", false,-1);
        tracep->declBus(c+5685,"ysyxSoCFull fpga xbar monitor d_first_counter_1", false,-1, 4,0);
        tracep->declBus(c+5686,"ysyxSoCFull fpga xbar monitor d_first_counter1_1", false,-1, 4,0);
        tracep->declBit(c+5687,"ysyxSoCFull fpga xbar monitor d_first_1", false,-1);
        tracep->declArray(c+19948,"ysyxSoCFull fpga xbar monitor a_set_wo_ready", false,-1, 127,0);
        tracep->declBus(c+17389,"ysyxSoCFull fpga xbar monitor a_opcodes_set_interm", false,-1, 3,0);
        tracep->declBus(c+17390,"ysyxSoCFull fpga xbar monitor a_sizes_set_interm", false,-1, 4,0);
        tracep->declArray(c+17391,"ysyxSoCFull fpga xbar monitor a_set", false,-1, 127,0);
        tracep->declArray(c+5688,"ysyxSoCFull fpga xbar monitor d_clr_wo_ready", false,-1, 127,0);
        tracep->declArray(c+5692,"ysyxSoCFull fpga xbar monitor d_clr", false,-1, 127,0);
        tracep->declBit(c+17395,"ysyxSoCFull fpga xbar monitor same_cycle_resp", false,-1);
        tracep->declBus(c+5696,"ysyxSoCFull fpga xbar monitor a_opcode_lookup", false,-1, 3,0);
        tracep->declBus(c+5697,"ysyxSoCFull fpga xbar monitor a_size_lookup", false,-1, 7,0);
        tracep->declArray(c+17396,"ysyxSoCFull fpga xbar monitor a_opcodes_set", false,-1, 511,0);
        tracep->declArray(c+5698,"ysyxSoCFull fpga xbar monitor d_opcodes_clr", false,-1, 511,0);
        tracep->declArray(c+17412,"ysyxSoCFull fpga xbar monitor a_sizes_set", false,-1, 1023,0);
        tracep->declArray(c+5714,"ysyxSoCFull fpga xbar monitor d_sizes_clr", false,-1, 1023,0);
        tracep->declBus(c+5746,"ysyxSoCFull fpga xbar monitor watchdog", false,-1, 31,0);
        tracep->declArray(c+5747,"ysyxSoCFull fpga xbar monitor inflight_1", false,-1, 127,0);
        tracep->declArray(c+5751,"ysyxSoCFull fpga xbar monitor inflight_sizes_1", false,-1, 1023,0);
        tracep->declBus(c+5783,"ysyxSoCFull fpga xbar monitor c_first_counter_1", false,-1, 4,0);
        tracep->declBus(c+5784,"ysyxSoCFull fpga xbar monitor c_first_counter1_1", false,-1, 4,0);
        tracep->declBit(c+5785,"ysyxSoCFull fpga xbar monitor c_first_1", false,-1);
        tracep->declBus(c+5786,"ysyxSoCFull fpga xbar monitor d_first_counter_2", false,-1, 4,0);
        tracep->declBus(c+5787,"ysyxSoCFull fpga xbar monitor d_first_counter1_2", false,-1, 4,0);
        tracep->declBit(c+5788,"ysyxSoCFull fpga xbar monitor d_first_2", false,-1);
        tracep->declArray(c+16506,"ysyxSoCFull fpga xbar monitor c_set_wo_ready", false,-1, 127,0);
        tracep->declBus(c+16510,"ysyxSoCFull fpga xbar monitor c_sizes_set_interm", false,-1, 4,0);
        tracep->declArray(c+16511,"ysyxSoCFull fpga xbar monitor c_set", false,-1, 127,0);
        tracep->declArray(c+5789,"ysyxSoCFull fpga xbar monitor d_clr_wo_ready_1", false,-1, 127,0);
        tracep->declArray(c+5793,"ysyxSoCFull fpga xbar monitor d_clr_1", false,-1, 127,0);
        tracep->declBit(c+16515,"ysyxSoCFull fpga xbar monitor same_cycle_resp_1", false,-1);
        tracep->declBus(c+5797,"ysyxSoCFull fpga xbar monitor c_size_lookup", false,-1, 7,0);
        tracep->declArray(c+16516,"ysyxSoCFull fpga xbar monitor c_sizes_set", false,-1, 1023,0);
        tracep->declArray(c+5798,"ysyxSoCFull fpga xbar monitor d_sizes_clr_1", false,-1, 1023,0);
        tracep->declBus(c+5830,"ysyxSoCFull fpga xbar monitor watchdog_1", false,-1, 31,0);
        tracep->declBit(c+5831,"ysyxSoCFull fpga xbar monitor inflight_2", false,-1);
        tracep->declBus(c+5832,"ysyxSoCFull fpga xbar monitor d_first_counter_3", false,-1, 4,0);
        tracep->declBus(c+5833,"ysyxSoCFull fpga xbar monitor d_first_counter1_3", false,-1, 4,0);
        tracep->declBit(c+5834,"ysyxSoCFull fpga xbar monitor d_first_3", false,-1);
        tracep->declBit(c+5835,"ysyxSoCFull fpga xbar monitor d_set", false,-1);
        tracep->declBit(c+16548,"ysyxSoCFull fpga xbar monitor e_clr", false,-1);
        tracep->declArray(c+20822,"ysyxSoCFull fpga xbar monitor plusarg_reader FORMAT", false,-1, 151,0);
        tracep->declBus(c+20827,"ysyxSoCFull fpga xbar monitor plusarg_reader WIDTH", false,-1, 31,0);
        tracep->declBus(c+20828,"ysyxSoCFull fpga xbar monitor plusarg_reader DEFAULT", false,-1, 31,0);
        tracep->declBus(c+20,"ysyxSoCFull fpga xbar monitor plusarg_reader out", false,-1, 31,0);
        tracep->declBus(c+20,"ysyxSoCFull fpga xbar monitor plusarg_reader myplus", false,-1, 31,0);
        tracep->declArray(c+20822,"ysyxSoCFull fpga xbar monitor plusarg_reader_1 FORMAT", false,-1, 151,0);
        tracep->declBus(c+20827,"ysyxSoCFull fpga xbar monitor plusarg_reader_1 WIDTH", false,-1, 31,0);
        tracep->declBus(c+20828,"ysyxSoCFull fpga xbar monitor plusarg_reader_1 DEFAULT", false,-1, 31,0);
        tracep->declBus(c+21,"ysyxSoCFull fpga xbar monitor plusarg_reader_1 out", false,-1, 31,0);
        tracep->declBus(c+21,"ysyxSoCFull fpga xbar monitor plusarg_reader_1 myplus", false,-1, 31,0);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga chiplink reset", false,-1);
        tracep->declBit(c+19853,"ysyxSoCFull fpga chiplink auto_mbypass_out_a_ready", false,-1);
        tracep->declBit(c+19854,"ysyxSoCFull fpga chiplink auto_mbypass_out_a_valid", false,-1);
        tracep->declBus(c+5430,"ysyxSoCFull fpga chiplink auto_mbypass_out_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+5431,"ysyxSoCFull fpga chiplink auto_mbypass_out_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+5432,"ysyxSoCFull fpga chiplink auto_mbypass_out_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+5433,"ysyxSoCFull fpga chiplink auto_mbypass_out_a_bits_source", false,-1, 5,0);
        tracep->declBus(c+5434,"ysyxSoCFull fpga chiplink auto_mbypass_out_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+5435,"ysyxSoCFull fpga chiplink auto_mbypass_out_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+5436,"ysyxSoCFull fpga chiplink auto_mbypass_out_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+5437,"ysyxSoCFull fpga chiplink auto_mbypass_out_c_ready", false,-1);
        tracep->declBit(c+18297,"ysyxSoCFull fpga chiplink auto_mbypass_out_c_valid", false,-1);
        tracep->declBus(c+5369,"ysyxSoCFull fpga chiplink auto_mbypass_out_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+5370,"ysyxSoCFull fpga chiplink auto_mbypass_out_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+5371,"ysyxSoCFull fpga chiplink auto_mbypass_out_c_bits_size", false,-1, 3,0);
        tracep->declBus(c+5438,"ysyxSoCFull fpga chiplink auto_mbypass_out_c_bits_source", false,-1, 5,0);
        tracep->declBus(c+5373,"ysyxSoCFull fpga chiplink auto_mbypass_out_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+5439,"ysyxSoCFull fpga chiplink auto_mbypass_out_d_ready", false,-1);
        tracep->declBit(c+5440,"ysyxSoCFull fpga chiplink auto_mbypass_out_d_valid", false,-1);
        tracep->declBus(c+5441,"ysyxSoCFull fpga chiplink auto_mbypass_out_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+5442,"ysyxSoCFull fpga chiplink auto_mbypass_out_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+5443,"ysyxSoCFull fpga chiplink auto_mbypass_out_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+5444,"ysyxSoCFull fpga chiplink auto_mbypass_out_d_bits_source", false,-1, 5,0);
        tracep->declBit(c+5445,"ysyxSoCFull fpga chiplink auto_mbypass_out_d_bits_denied", false,-1);
        tracep->declBus(c+5446,"ysyxSoCFull fpga chiplink auto_mbypass_out_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+5447,"ysyxSoCFull fpga chiplink auto_mbypass_out_d_bits_corrupt", false,-1);
        tracep->declBit(c+5384,"ysyxSoCFull fpga chiplink auto_mbypass_out_e_ready", false,-1);
        tracep->declBit(c+18295,"ysyxSoCFull fpga chiplink auto_mbypass_out_e_valid", false,-1);
        tracep->declBit(c+5385,"ysyxSoCFull fpga chiplink auto_mbypass_out_e_bits_sink", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull fpga chiplink auto_sbypass_node_in_in_a_ready", false,-1);
        tracep->declBit(c+5429,"ysyxSoCFull fpga chiplink auto_sbypass_node_in_in_a_valid", false,-1);
        tracep->declBus(c+5414,"ysyxSoCFull fpga chiplink auto_sbypass_node_in_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+5415,"ysyxSoCFull fpga chiplink auto_sbypass_node_in_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+5416,"ysyxSoCFull fpga chiplink auto_sbypass_node_in_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+5417,"ysyxSoCFull fpga chiplink auto_sbypass_node_in_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+5418,"ysyxSoCFull fpga chiplink auto_sbypass_node_in_in_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+5419,"ysyxSoCFull fpga chiplink auto_sbypass_node_in_in_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+19846,"ysyxSoCFull fpga chiplink auto_sbypass_node_in_in_d_ready", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull fpga chiplink auto_sbypass_node_in_in_d_valid", false,-1);
        tracep->declBus(c+19848,"ysyxSoCFull fpga chiplink auto_sbypass_node_in_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+19849,"ysyxSoCFull fpga chiplink auto_sbypass_node_in_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+19850,"ysyxSoCFull fpga chiplink auto_sbypass_node_in_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+17366,"ysyxSoCFull fpga chiplink auto_sbypass_node_in_in_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+17367,"ysyxSoCFull fpga chiplink auto_sbypass_node_in_in_d_bits_sink", false,-1, 4,0);
        tracep->declBit(c+19851,"ysyxSoCFull fpga chiplink auto_sbypass_node_in_in_d_bits_denied", false,-1);
        tracep->declBus(c+17368,"ysyxSoCFull fpga chiplink auto_sbypass_node_in_in_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+19852,"ysyxSoCFull fpga chiplink auto_sbypass_node_in_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink auto_io_out_c2b_clk", false,-1);
        tracep->declBit(c+20787,"ysyxSoCFull fpga chiplink auto_io_out_c2b_rst", false,-1);
        tracep->declBit(c+75,"ysyxSoCFull fpga chiplink auto_io_out_c2b_send", false,-1);
        tracep->declBus(c+76,"ysyxSoCFull fpga chiplink auto_io_out_c2b_data", false,-1, 31,0);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink auto_io_out_b2c_clk", false,-1);
        tracep->declBit(c+20786,"ysyxSoCFull fpga chiplink auto_io_out_b2c_rst", false,-1);
        tracep->declBit(c+73,"ysyxSoCFull fpga chiplink auto_io_out_b2c_send", false,-1);
        tracep->declBus(c+74,"ysyxSoCFull fpga chiplink auto_io_out_b2c_data", false,-1, 31,0);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink sbypass_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga chiplink sbypass_reset", false,-1);
        tracep->declBit(c+5836,"ysyxSoCFull fpga chiplink sbypass_auto_node_out_out_a_ready", false,-1);
        tracep->declBit(c+19952,"ysyxSoCFull fpga chiplink sbypass_auto_node_out_out_a_valid", false,-1);
        tracep->declBus(c+5414,"ysyxSoCFull fpga chiplink sbypass_auto_node_out_out_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+5415,"ysyxSoCFull fpga chiplink sbypass_auto_node_out_out_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+5416,"ysyxSoCFull fpga chiplink sbypass_auto_node_out_out_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+5417,"ysyxSoCFull fpga chiplink sbypass_auto_node_out_out_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+5418,"ysyxSoCFull fpga chiplink sbypass_auto_node_out_out_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+5419,"ysyxSoCFull fpga chiplink sbypass_auto_node_out_out_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+19953,"ysyxSoCFull fpga chiplink sbypass_auto_node_out_out_d_ready", false,-1);
        tracep->declBit(c+18299,"ysyxSoCFull fpga chiplink sbypass_auto_node_out_out_d_valid", false,-1);
        tracep->declBus(c+5837,"ysyxSoCFull fpga chiplink sbypass_auto_node_out_out_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+5838,"ysyxSoCFull fpga chiplink sbypass_auto_node_out_out_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+5839,"ysyxSoCFull fpga chiplink sbypass_auto_node_out_out_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+5840,"ysyxSoCFull fpga chiplink sbypass_auto_node_out_out_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+5841,"ysyxSoCFull fpga chiplink sbypass_auto_node_out_out_d_bits_sink", false,-1, 4,0);
        tracep->declBit(c+5842,"ysyxSoCFull fpga chiplink sbypass_auto_node_out_out_d_bits_denied", false,-1);
        tracep->declBus(c+5843,"ysyxSoCFull fpga chiplink sbypass_auto_node_out_out_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+5844,"ysyxSoCFull fpga chiplink sbypass_auto_node_out_out_d_bits_corrupt", false,-1);
        tracep->declBit(c+19845,"ysyxSoCFull fpga chiplink sbypass_auto_node_in_in_a_ready", false,-1);
        tracep->declBit(c+5429,"ysyxSoCFull fpga chiplink sbypass_auto_node_in_in_a_valid", false,-1);
        tracep->declBus(c+5414,"ysyxSoCFull fpga chiplink sbypass_auto_node_in_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+5415,"ysyxSoCFull fpga chiplink sbypass_auto_node_in_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+5416,"ysyxSoCFull fpga chiplink sbypass_auto_node_in_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+5417,"ysyxSoCFull fpga chiplink sbypass_auto_node_in_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+5418,"ysyxSoCFull fpga chiplink sbypass_auto_node_in_in_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+5419,"ysyxSoCFull fpga chiplink sbypass_auto_node_in_in_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+19846,"ysyxSoCFull fpga chiplink sbypass_auto_node_in_in_d_ready", false,-1);
        tracep->declBit(c+19847,"ysyxSoCFull fpga chiplink sbypass_auto_node_in_in_d_valid", false,-1);
        tracep->declBus(c+19848,"ysyxSoCFull fpga chiplink sbypass_auto_node_in_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+19849,"ysyxSoCFull fpga chiplink sbypass_auto_node_in_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+19850,"ysyxSoCFull fpga chiplink sbypass_auto_node_in_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+17366,"ysyxSoCFull fpga chiplink sbypass_auto_node_in_in_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+17367,"ysyxSoCFull fpga chiplink sbypass_auto_node_in_in_d_bits_sink", false,-1, 4,0);
        tracep->declBit(c+19851,"ysyxSoCFull fpga chiplink sbypass_auto_node_in_in_d_bits_denied", false,-1);
        tracep->declBus(c+17368,"ysyxSoCFull fpga chiplink sbypass_auto_node_in_in_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+19852,"ysyxSoCFull fpga chiplink sbypass_auto_node_in_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+19954,"ysyxSoCFull fpga chiplink sbypass_io_bypass", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink mbypass_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga chiplink mbypass_reset", false,-1);
        tracep->declBit(c+19955,"ysyxSoCFull fpga chiplink mbypass_auto_in_1_a_ready", false,-1);
        tracep->declBit(c+18300,"ysyxSoCFull fpga chiplink mbypass_auto_in_1_a_valid", false,-1);
        tracep->declBus(c+5845,"ysyxSoCFull fpga chiplink mbypass_auto_in_1_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+5846,"ysyxSoCFull fpga chiplink mbypass_auto_in_1_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+5847,"ysyxSoCFull fpga chiplink mbypass_auto_in_1_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+5848,"ysyxSoCFull fpga chiplink mbypass_auto_in_1_a_bits_source", false,-1, 5,0);
        tracep->declBus(c+5849,"ysyxSoCFull fpga chiplink mbypass_auto_in_1_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+5850,"ysyxSoCFull fpga chiplink mbypass_auto_in_1_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+5851,"ysyxSoCFull fpga chiplink mbypass_auto_in_1_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+5852,"ysyxSoCFull fpga chiplink mbypass_auto_in_1_c_ready", false,-1);
        tracep->declBit(c+18301,"ysyxSoCFull fpga chiplink mbypass_auto_in_1_c_valid", false,-1);
        tracep->declBus(c+5853,"ysyxSoCFull fpga chiplink mbypass_auto_in_1_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+5854,"ysyxSoCFull fpga chiplink mbypass_auto_in_1_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+5855,"ysyxSoCFull fpga chiplink mbypass_auto_in_1_c_bits_size", false,-1, 3,0);
        tracep->declBus(c+5856,"ysyxSoCFull fpga chiplink mbypass_auto_in_1_c_bits_source", false,-1, 5,0);
        tracep->declBus(c+5857,"ysyxSoCFull fpga chiplink mbypass_auto_in_1_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+5858,"ysyxSoCFull fpga chiplink mbypass_auto_in_1_d_ready", false,-1);
        tracep->declBit(c+5859,"ysyxSoCFull fpga chiplink mbypass_auto_in_1_d_valid", false,-1);
        tracep->declBus(c+5441,"ysyxSoCFull fpga chiplink mbypass_auto_in_1_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+5442,"ysyxSoCFull fpga chiplink mbypass_auto_in_1_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+5443,"ysyxSoCFull fpga chiplink mbypass_auto_in_1_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+5444,"ysyxSoCFull fpga chiplink mbypass_auto_in_1_d_bits_source", false,-1, 5,0);
        tracep->declBit(c+5445,"ysyxSoCFull fpga chiplink mbypass_auto_in_1_d_bits_denied", false,-1);
        tracep->declBus(c+5446,"ysyxSoCFull fpga chiplink mbypass_auto_in_1_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+5860,"ysyxSoCFull fpga chiplink mbypass_auto_in_1_e_ready", false,-1);
        tracep->declBit(c+18302,"ysyxSoCFull fpga chiplink mbypass_auto_in_1_e_valid", false,-1);
        tracep->declBit(c+5861,"ysyxSoCFull fpga chiplink mbypass_auto_in_1_e_bits_sink", false,-1);
        tracep->declBit(c+19853,"ysyxSoCFull fpga chiplink mbypass_auto_out_a_ready", false,-1);
        tracep->declBit(c+19854,"ysyxSoCFull fpga chiplink mbypass_auto_out_a_valid", false,-1);
        tracep->declBus(c+5430,"ysyxSoCFull fpga chiplink mbypass_auto_out_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+5431,"ysyxSoCFull fpga chiplink mbypass_auto_out_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+5432,"ysyxSoCFull fpga chiplink mbypass_auto_out_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+5433,"ysyxSoCFull fpga chiplink mbypass_auto_out_a_bits_source", false,-1, 5,0);
        tracep->declBus(c+5434,"ysyxSoCFull fpga chiplink mbypass_auto_out_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+5435,"ysyxSoCFull fpga chiplink mbypass_auto_out_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+5436,"ysyxSoCFull fpga chiplink mbypass_auto_out_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+5437,"ysyxSoCFull fpga chiplink mbypass_auto_out_c_ready", false,-1);
        tracep->declBit(c+18297,"ysyxSoCFull fpga chiplink mbypass_auto_out_c_valid", false,-1);
        tracep->declBus(c+5369,"ysyxSoCFull fpga chiplink mbypass_auto_out_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+5370,"ysyxSoCFull fpga chiplink mbypass_auto_out_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+5371,"ysyxSoCFull fpga chiplink mbypass_auto_out_c_bits_size", false,-1, 3,0);
        tracep->declBus(c+5438,"ysyxSoCFull fpga chiplink mbypass_auto_out_c_bits_source", false,-1, 5,0);
        tracep->declBus(c+5373,"ysyxSoCFull fpga chiplink mbypass_auto_out_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+5439,"ysyxSoCFull fpga chiplink mbypass_auto_out_d_ready", false,-1);
        tracep->declBit(c+5440,"ysyxSoCFull fpga chiplink mbypass_auto_out_d_valid", false,-1);
        tracep->declBus(c+5441,"ysyxSoCFull fpga chiplink mbypass_auto_out_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+5442,"ysyxSoCFull fpga chiplink mbypass_auto_out_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+5443,"ysyxSoCFull fpga chiplink mbypass_auto_out_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+5444,"ysyxSoCFull fpga chiplink mbypass_auto_out_d_bits_source", false,-1, 5,0);
        tracep->declBit(c+5445,"ysyxSoCFull fpga chiplink mbypass_auto_out_d_bits_denied", false,-1);
        tracep->declBus(c+5446,"ysyxSoCFull fpga chiplink mbypass_auto_out_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+5447,"ysyxSoCFull fpga chiplink mbypass_auto_out_d_bits_corrupt", false,-1);
        tracep->declBit(c+5384,"ysyxSoCFull fpga chiplink mbypass_auto_out_e_ready", false,-1);
        tracep->declBit(c+18295,"ysyxSoCFull fpga chiplink mbypass_auto_out_e_valid", false,-1);
        tracep->declBit(c+5385,"ysyxSoCFull fpga chiplink mbypass_auto_out_e_bits_sink", false,-1);
        tracep->declBit(c+19956,"ysyxSoCFull fpga chiplink mbypass_io_bypass", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink monitor_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga chiplink monitor_reset", false,-1);
        tracep->declBit(c+5836,"ysyxSoCFull fpga chiplink monitor_io_in_a_ready", false,-1);
        tracep->declBit(c+19952,"ysyxSoCFull fpga chiplink monitor_io_in_a_valid", false,-1);
        tracep->declBus(c+5414,"ysyxSoCFull fpga chiplink monitor_io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+5415,"ysyxSoCFull fpga chiplink monitor_io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+5416,"ysyxSoCFull fpga chiplink monitor_io_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+5417,"ysyxSoCFull fpga chiplink monitor_io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+5418,"ysyxSoCFull fpga chiplink monitor_io_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+19953,"ysyxSoCFull fpga chiplink monitor_io_in_d_ready", false,-1);
        tracep->declBit(c+18299,"ysyxSoCFull fpga chiplink monitor_io_in_d_valid", false,-1);
        tracep->declBus(c+5837,"ysyxSoCFull fpga chiplink monitor_io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+5838,"ysyxSoCFull fpga chiplink monitor_io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+5839,"ysyxSoCFull fpga chiplink monitor_io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+5840,"ysyxSoCFull fpga chiplink monitor_io_in_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+5841,"ysyxSoCFull fpga chiplink monitor_io_in_d_bits_sink", false,-1, 4,0);
        tracep->declBit(c+5842,"ysyxSoCFull fpga chiplink monitor_io_in_d_bits_denied", false,-1);
        tracep->declBit(c+5844,"ysyxSoCFull fpga chiplink monitor_io_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink sinkA_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga chiplink sinkA_reset", false,-1);
        tracep->declBit(c+5836,"ysyxSoCFull fpga chiplink sinkA_io_a_ready", false,-1);
        tracep->declBit(c+19952,"ysyxSoCFull fpga chiplink sinkA_io_a_valid", false,-1);
        tracep->declBus(c+5414,"ysyxSoCFull fpga chiplink sinkA_io_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+5415,"ysyxSoCFull fpga chiplink sinkA_io_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+5416,"ysyxSoCFull fpga chiplink sinkA_io_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+5417,"ysyxSoCFull fpga chiplink sinkA_io_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+5418,"ysyxSoCFull fpga chiplink sinkA_io_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+5419,"ysyxSoCFull fpga chiplink sinkA_io_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+5862,"ysyxSoCFull fpga chiplink sinkA_io_q_ready", false,-1);
        tracep->declBit(c+19957,"ysyxSoCFull fpga chiplink sinkA_io_q_valid", false,-1);
        tracep->declBus(c+5863,"ysyxSoCFull fpga chiplink sinkA_io_q_bits_data", false,-1, 31,0);
        tracep->declBit(c+5864,"ysyxSoCFull fpga chiplink sinkA_io_q_bits_last", false,-1);
        tracep->declBus(c+5865,"ysyxSoCFull fpga chiplink sinkA_io_q_bits_beats", false,-1, 6,0);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink sinkB_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga chiplink sinkB_reset", false,-1);
        tracep->declBit(c+5866,"ysyxSoCFull fpga chiplink sinkB_io_q_ready", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull fpga chiplink sinkB_io_q_valid", false,-1);
        tracep->declBus(c+5867,"ysyxSoCFull fpga chiplink sinkB_io_q_bits_data", false,-1, 31,0);
        tracep->declBit(c+5868,"ysyxSoCFull fpga chiplink sinkB_io_q_bits_last", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink sinkC_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga chiplink sinkC_reset", false,-1);
        tracep->declBit(c+5869,"ysyxSoCFull fpga chiplink sinkC_io_q_ready", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull fpga chiplink sinkC_io_q_valid", false,-1);
        tracep->declBus(c+5870,"ysyxSoCFull fpga chiplink sinkC_io_q_bits_data", false,-1, 31,0);
        tracep->declBit(c+5871,"ysyxSoCFull fpga chiplink sinkC_io_q_bits_last", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink sinkD_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga chiplink sinkD_reset", false,-1);
        tracep->declBit(c+5858,"ysyxSoCFull fpga chiplink sinkD_io_d_ready", false,-1);
        tracep->declBit(c+5859,"ysyxSoCFull fpga chiplink sinkD_io_d_valid", false,-1);
        tracep->declBus(c+5441,"ysyxSoCFull fpga chiplink sinkD_io_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+5442,"ysyxSoCFull fpga chiplink sinkD_io_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+5443,"ysyxSoCFull fpga chiplink sinkD_io_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+5444,"ysyxSoCFull fpga chiplink sinkD_io_d_bits_source", false,-1, 5,0);
        tracep->declBit(c+5445,"ysyxSoCFull fpga chiplink sinkD_io_d_bits_denied", false,-1);
        tracep->declBus(c+5446,"ysyxSoCFull fpga chiplink sinkD_io_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+5872,"ysyxSoCFull fpga chiplink sinkD_io_q_ready", false,-1);
        tracep->declBit(c+5873,"ysyxSoCFull fpga chiplink sinkD_io_q_valid", false,-1);
        tracep->declBus(c+19958,"ysyxSoCFull fpga chiplink sinkD_io_q_bits_data", false,-1, 31,0);
        tracep->declBit(c+5874,"ysyxSoCFull fpga chiplink sinkD_io_q_bits_last", false,-1);
        tracep->declBus(c+5875,"ysyxSoCFull fpga chiplink sinkD_io_q_bits_beats", false,-1, 6,0);
        tracep->declBit(c+5876,"ysyxSoCFull fpga chiplink sinkD_io_a_tlSource_valid", false,-1);
        tracep->declBus(c+5877,"ysyxSoCFull fpga chiplink sinkD_io_a_tlSource_bits", false,-1, 5,0);
        tracep->declBus(c+17444,"ysyxSoCFull fpga chiplink sinkD_io_a_clSource", false,-1, 15,0);
        tracep->declBit(c+5878,"ysyxSoCFull fpga chiplink sinkD_io_c_tlSource_valid", false,-1);
        tracep->declBus(c+5877,"ysyxSoCFull fpga chiplink sinkD_io_c_tlSource_bits", false,-1, 5,0);
        tracep->declBus(c+16549,"ysyxSoCFull fpga chiplink sinkD_io_c_clSource", false,-1, 15,0);
        tracep->declBus(c+17445,"ysyxSoCFull fpga chiplink sinkE_io_q_bits_data", false,-1, 31,0);
        tracep->declBus(c+17446,"ysyxSoCFull fpga chiplink sinkE_io_d_clSink", false,-1, 15,0);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink sourceA_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga chiplink sourceA_reset", false,-1);
        tracep->declBit(c+19955,"ysyxSoCFull fpga chiplink sourceA_io_a_ready", false,-1);
        tracep->declBit(c+18300,"ysyxSoCFull fpga chiplink sourceA_io_a_valid", false,-1);
        tracep->declBus(c+5845,"ysyxSoCFull fpga chiplink sourceA_io_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+5846,"ysyxSoCFull fpga chiplink sourceA_io_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+5847,"ysyxSoCFull fpga chiplink sourceA_io_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+5848,"ysyxSoCFull fpga chiplink sourceA_io_a_bits_source", false,-1, 5,0);
        tracep->declBus(c+5849,"ysyxSoCFull fpga chiplink sourceA_io_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+5850,"ysyxSoCFull fpga chiplink sourceA_io_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+5851,"ysyxSoCFull fpga chiplink sourceA_io_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+19959,"ysyxSoCFull fpga chiplink sourceA_io_q_ready", false,-1);
        tracep->declBit(c+18303,"ysyxSoCFull fpga chiplink sourceA_io_q_valid", false,-1);
        tracep->declBus(c+5879,"ysyxSoCFull fpga chiplink sourceA_io_q_bits", false,-1, 31,0);
        tracep->declBit(c+5876,"ysyxSoCFull fpga chiplink sourceA_io_d_tlSource_valid", false,-1);
        tracep->declBus(c+5877,"ysyxSoCFull fpga chiplink sourceA_io_d_tlSource_bits", false,-1, 5,0);
        tracep->declBus(c+17444,"ysyxSoCFull fpga chiplink sourceA_io_d_clSource", false,-1, 15,0);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink sourceB_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga chiplink sourceB_reset", false,-1);
        tracep->declBit(c+5880,"ysyxSoCFull fpga chiplink sourceB_io_q_ready", false,-1);
        tracep->declBit(c+18304,"ysyxSoCFull fpga chiplink sourceB_io_q_valid", false,-1);
        tracep->declBus(c+5881,"ysyxSoCFull fpga chiplink sourceB_io_q_bits", false,-1, 31,0);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink sourceC_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga chiplink sourceC_reset", false,-1);
        tracep->declBit(c+5852,"ysyxSoCFull fpga chiplink sourceC_io_c_ready", false,-1);
        tracep->declBit(c+18301,"ysyxSoCFull fpga chiplink sourceC_io_c_valid", false,-1);
        tracep->declBus(c+5853,"ysyxSoCFull fpga chiplink sourceC_io_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+5854,"ysyxSoCFull fpga chiplink sourceC_io_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+5855,"ysyxSoCFull fpga chiplink sourceC_io_c_bits_size", false,-1, 3,0);
        tracep->declBus(c+5856,"ysyxSoCFull fpga chiplink sourceC_io_c_bits_source", false,-1, 5,0);
        tracep->declBus(c+5857,"ysyxSoCFull fpga chiplink sourceC_io_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+5882,"ysyxSoCFull fpga chiplink sourceC_io_q_ready", false,-1);
        tracep->declBit(c+18305,"ysyxSoCFull fpga chiplink sourceC_io_q_valid", false,-1);
        tracep->declBus(c+5883,"ysyxSoCFull fpga chiplink sourceC_io_q_bits", false,-1, 31,0);
        tracep->declBit(c+5878,"ysyxSoCFull fpga chiplink sourceC_io_d_tlSource_valid", false,-1);
        tracep->declBus(c+5877,"ysyxSoCFull fpga chiplink sourceC_io_d_tlSource_bits", false,-1, 5,0);
        tracep->declBus(c+16549,"ysyxSoCFull fpga chiplink sourceC_io_d_clSource", false,-1, 15,0);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink sourceD_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga chiplink sourceD_reset", false,-1);
        tracep->declBit(c+19953,"ysyxSoCFull fpga chiplink sourceD_io_d_ready", false,-1);
        tracep->declBit(c+18299,"ysyxSoCFull fpga chiplink sourceD_io_d_valid", false,-1);
        tracep->declBus(c+5837,"ysyxSoCFull fpga chiplink sourceD_io_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+5838,"ysyxSoCFull fpga chiplink sourceD_io_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+5839,"ysyxSoCFull fpga chiplink sourceD_io_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+5840,"ysyxSoCFull fpga chiplink sourceD_io_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+5841,"ysyxSoCFull fpga chiplink sourceD_io_d_bits_sink", false,-1, 4,0);
        tracep->declBit(c+5842,"ysyxSoCFull fpga chiplink sourceD_io_d_bits_denied", false,-1);
        tracep->declBus(c+5843,"ysyxSoCFull fpga chiplink sourceD_io_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+5844,"ysyxSoCFull fpga chiplink sourceD_io_d_bits_corrupt", false,-1);
        tracep->declBit(c+19960,"ysyxSoCFull fpga chiplink sourceD_io_q_ready", false,-1);
        tracep->declBit(c+18306,"ysyxSoCFull fpga chiplink sourceD_io_q_valid", false,-1);
        tracep->declBus(c+5843,"ysyxSoCFull fpga chiplink sourceD_io_q_bits", false,-1, 31,0);
        tracep->declBus(c+17446,"ysyxSoCFull fpga chiplink sourceD_io_e_clSink", false,-1, 15,0);
        tracep->declBit(c+5860,"ysyxSoCFull fpga chiplink sourceE_io_e_ready", false,-1);
        tracep->declBit(c+18302,"ysyxSoCFull fpga chiplink sourceE_io_e_valid", false,-1);
        tracep->declBit(c+5861,"ysyxSoCFull fpga chiplink sourceE_io_e_bits_sink", false,-1);
        tracep->declBit(c+5860,"ysyxSoCFull fpga chiplink sourceE_io_q_ready", false,-1);
        tracep->declBit(c+18302,"ysyxSoCFull fpga chiplink sourceE_io_q_valid", false,-1);
        tracep->declBus(c+5884,"ysyxSoCFull fpga chiplink sourceE_io_q_bits", false,-1, 31,0);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx_clock", false,-1);
        tracep->declBit(c+20800,"ysyxSoCFull fpga chiplink rx_reset", false,-1);
        tracep->declBit(c+73,"ysyxSoCFull fpga chiplink rx_io_b2c_send", false,-1);
        tracep->declBus(c+74,"ysyxSoCFull fpga chiplink rx_io_b2c_data", false,-1, 31,0);
        tracep->declBus(c+5885,"ysyxSoCFull fpga chiplink rx_io_a_mem_0", false,-1, 31,0);
        tracep->declBus(c+5886,"ysyxSoCFull fpga chiplink rx_io_a_mem_1", false,-1, 31,0);
        tracep->declBus(c+5887,"ysyxSoCFull fpga chiplink rx_io_a_mem_2", false,-1, 31,0);
        tracep->declBus(c+5888,"ysyxSoCFull fpga chiplink rx_io_a_mem_3", false,-1, 31,0);
        tracep->declBus(c+5889,"ysyxSoCFull fpga chiplink rx_io_a_mem_4", false,-1, 31,0);
        tracep->declBus(c+5890,"ysyxSoCFull fpga chiplink rx_io_a_mem_5", false,-1, 31,0);
        tracep->declBus(c+5891,"ysyxSoCFull fpga chiplink rx_io_a_mem_6", false,-1, 31,0);
        tracep->declBus(c+5892,"ysyxSoCFull fpga chiplink rx_io_a_mem_7", false,-1, 31,0);
        tracep->declBus(c+19654,"ysyxSoCFull fpga chiplink rx_io_a_ridx", false,-1, 3,0);
        tracep->declBus(c+18760,"ysyxSoCFull fpga chiplink rx_io_a_widx", false,-1, 3,0);
        tracep->declBit(c+20730,"ysyxSoCFull fpga chiplink rx_io_a_safe_ridx_valid", false,-1);
        tracep->declBit(c+20607,"ysyxSoCFull fpga chiplink rx_io_a_safe_widx_valid", false,-1);
        tracep->declBit(c+20801,"ysyxSoCFull fpga chiplink rx_io_a_safe_source_reset_n", false,-1);
        tracep->declBit(c+20794,"ysyxSoCFull fpga chiplink rx_io_a_safe_sink_reset_n", false,-1);
        tracep->declBus(c+5893,"ysyxSoCFull fpga chiplink rx_io_bmem_0", false,-1, 31,0);
        tracep->declBus(c+5894,"ysyxSoCFull fpga chiplink rx_io_bmem_1", false,-1, 31,0);
        tracep->declBus(c+5895,"ysyxSoCFull fpga chiplink rx_io_bmem_2", false,-1, 31,0);
        tracep->declBus(c+5896,"ysyxSoCFull fpga chiplink rx_io_bmem_3", false,-1, 31,0);
        tracep->declBus(c+5897,"ysyxSoCFull fpga chiplink rx_io_bmem_4", false,-1, 31,0);
        tracep->declBus(c+5898,"ysyxSoCFull fpga chiplink rx_io_bmem_5", false,-1, 31,0);
        tracep->declBus(c+5899,"ysyxSoCFull fpga chiplink rx_io_bmem_6", false,-1, 31,0);
        tracep->declBus(c+5900,"ysyxSoCFull fpga chiplink rx_io_bmem_7", false,-1, 31,0);
        tracep->declBus(c+19655,"ysyxSoCFull fpga chiplink rx_io_bridx", false,-1, 3,0);
        tracep->declBus(c+18761,"ysyxSoCFull fpga chiplink rx_io_bwidx", false,-1, 3,0);
        tracep->declBit(c+20736,"ysyxSoCFull fpga chiplink rx_io_bsafe_ridx_valid", false,-1);
        tracep->declBit(c+20616,"ysyxSoCFull fpga chiplink rx_io_bsafe_widx_valid", false,-1);
        tracep->declBit(c+20801,"ysyxSoCFull fpga chiplink rx_io_bsafe_source_reset_n", false,-1);
        tracep->declBit(c+20794,"ysyxSoCFull fpga chiplink rx_io_bsafe_sink_reset_n", false,-1);
        tracep->declBus(c+5901,"ysyxSoCFull fpga chiplink rx_io_c_mem_0", false,-1, 31,0);
        tracep->declBus(c+5902,"ysyxSoCFull fpga chiplink rx_io_c_mem_1", false,-1, 31,0);
        tracep->declBus(c+5903,"ysyxSoCFull fpga chiplink rx_io_c_mem_2", false,-1, 31,0);
        tracep->declBus(c+5904,"ysyxSoCFull fpga chiplink rx_io_c_mem_3", false,-1, 31,0);
        tracep->declBus(c+5905,"ysyxSoCFull fpga chiplink rx_io_c_mem_4", false,-1, 31,0);
        tracep->declBus(c+5906,"ysyxSoCFull fpga chiplink rx_io_c_mem_5", false,-1, 31,0);
        tracep->declBus(c+5907,"ysyxSoCFull fpga chiplink rx_io_c_mem_6", false,-1, 31,0);
        tracep->declBus(c+5908,"ysyxSoCFull fpga chiplink rx_io_c_mem_7", false,-1, 31,0);
        tracep->declBus(c+19656,"ysyxSoCFull fpga chiplink rx_io_c_ridx", false,-1, 3,0);
        tracep->declBus(c+18762,"ysyxSoCFull fpga chiplink rx_io_c_widx", false,-1, 3,0);
        tracep->declBit(c+20742,"ysyxSoCFull fpga chiplink rx_io_c_safe_ridx_valid", false,-1);
        tracep->declBit(c+20625,"ysyxSoCFull fpga chiplink rx_io_c_safe_widx_valid", false,-1);
        tracep->declBit(c+20801,"ysyxSoCFull fpga chiplink rx_io_c_safe_source_reset_n", false,-1);
        tracep->declBit(c+20794,"ysyxSoCFull fpga chiplink rx_io_c_safe_sink_reset_n", false,-1);
        tracep->declBus(c+5909,"ysyxSoCFull fpga chiplink rx_io_d_mem_0", false,-1, 31,0);
        tracep->declBus(c+5910,"ysyxSoCFull fpga chiplink rx_io_d_mem_1", false,-1, 31,0);
        tracep->declBus(c+5911,"ysyxSoCFull fpga chiplink rx_io_d_mem_2", false,-1, 31,0);
        tracep->declBus(c+5912,"ysyxSoCFull fpga chiplink rx_io_d_mem_3", false,-1, 31,0);
        tracep->declBus(c+5913,"ysyxSoCFull fpga chiplink rx_io_d_mem_4", false,-1, 31,0);
        tracep->declBus(c+5914,"ysyxSoCFull fpga chiplink rx_io_d_mem_5", false,-1, 31,0);
        tracep->declBus(c+5915,"ysyxSoCFull fpga chiplink rx_io_d_mem_6", false,-1, 31,0);
        tracep->declBus(c+5916,"ysyxSoCFull fpga chiplink rx_io_d_mem_7", false,-1, 31,0);
        tracep->declBus(c+19657,"ysyxSoCFull fpga chiplink rx_io_d_ridx", false,-1, 3,0);
        tracep->declBus(c+18763,"ysyxSoCFull fpga chiplink rx_io_d_widx", false,-1, 3,0);
        tracep->declBit(c+20748,"ysyxSoCFull fpga chiplink rx_io_d_safe_ridx_valid", false,-1);
        tracep->declBit(c+20634,"ysyxSoCFull fpga chiplink rx_io_d_safe_widx_valid", false,-1);
        tracep->declBit(c+20801,"ysyxSoCFull fpga chiplink rx_io_d_safe_source_reset_n", false,-1);
        tracep->declBit(c+20794,"ysyxSoCFull fpga chiplink rx_io_d_safe_sink_reset_n", false,-1);
        tracep->declBus(c+5917,"ysyxSoCFull fpga chiplink rx_io_e_mem_0", false,-1, 31,0);
        tracep->declBus(c+5918,"ysyxSoCFull fpga chiplink rx_io_e_mem_1", false,-1, 31,0);
        tracep->declBus(c+5919,"ysyxSoCFull fpga chiplink rx_io_e_mem_2", false,-1, 31,0);
        tracep->declBus(c+5920,"ysyxSoCFull fpga chiplink rx_io_e_mem_3", false,-1, 31,0);
        tracep->declBus(c+5921,"ysyxSoCFull fpga chiplink rx_io_e_mem_4", false,-1, 31,0);
        tracep->declBus(c+5922,"ysyxSoCFull fpga chiplink rx_io_e_mem_5", false,-1, 31,0);
        tracep->declBus(c+5923,"ysyxSoCFull fpga chiplink rx_io_e_mem_6", false,-1, 31,0);
        tracep->declBus(c+5924,"ysyxSoCFull fpga chiplink rx_io_e_mem_7", false,-1, 31,0);
        tracep->declBus(c+19658,"ysyxSoCFull fpga chiplink rx_io_e_ridx", false,-1, 3,0);
        tracep->declBus(c+18764,"ysyxSoCFull fpga chiplink rx_io_e_widx", false,-1, 3,0);
        tracep->declBit(c+20754,"ysyxSoCFull fpga chiplink rx_io_e_safe_ridx_valid", false,-1);
        tracep->declBit(c+20643,"ysyxSoCFull fpga chiplink rx_io_e_safe_widx_valid", false,-1);
        tracep->declBit(c+20801,"ysyxSoCFull fpga chiplink rx_io_e_safe_source_reset_n", false,-1);
        tracep->declBit(c+20794,"ysyxSoCFull fpga chiplink rx_io_e_safe_sink_reset_n", false,-1);
        tracep->declBus(c+5925,"ysyxSoCFull fpga chiplink rx_io_rxc_mem_0_a", false,-1, 19,0);
        tracep->declBus(c+5926,"ysyxSoCFull fpga chiplink rx_io_rxc_mem_0_b", false,-1, 19,0);
        tracep->declBus(c+5927,"ysyxSoCFull fpga chiplink rx_io_rxc_mem_0_c", false,-1, 19,0);
        tracep->declBus(c+5928,"ysyxSoCFull fpga chiplink rx_io_rxc_mem_0_d", false,-1, 19,0);
        tracep->declBus(c+5929,"ysyxSoCFull fpga chiplink rx_io_rxc_mem_0_e", false,-1, 19,0);
        tracep->declBit(c+19659,"ysyxSoCFull fpga chiplink rx_io_rxc_ridx", false,-1);
        tracep->declBit(c+18765,"ysyxSoCFull fpga chiplink rx_io_rxc_widx", false,-1);
        tracep->declBit(c+20688,"ysyxSoCFull fpga chiplink rx_io_rxc_safe_ridx_valid", false,-1);
        tracep->declBit(c+20772,"ysyxSoCFull fpga chiplink rx_io_rxc_safe_widx_valid", false,-1);
        tracep->declBit(c+20801,"ysyxSoCFull fpga chiplink rx_io_rxc_safe_source_reset_n", false,-1);
        tracep->declBit(c+20794,"ysyxSoCFull fpga chiplink rx_io_rxc_safe_sink_reset_n", false,-1);
        tracep->declBus(c+5930,"ysyxSoCFull fpga chiplink rx_io_txc_mem_0_a", false,-1, 19,0);
        tracep->declBus(c+5931,"ysyxSoCFull fpga chiplink rx_io_txc_mem_0_b", false,-1, 19,0);
        tracep->declBus(c+5932,"ysyxSoCFull fpga chiplink rx_io_txc_mem_0_c", false,-1, 19,0);
        tracep->declBus(c+5933,"ysyxSoCFull fpga chiplink rx_io_txc_mem_0_d", false,-1, 19,0);
        tracep->declBus(c+5934,"ysyxSoCFull fpga chiplink rx_io_txc_mem_0_e", false,-1, 19,0);
        tracep->declBit(c+19660,"ysyxSoCFull fpga chiplink rx_io_txc_ridx", false,-1);
        tracep->declBit(c+18766,"ysyxSoCFull fpga chiplink rx_io_txc_widx", false,-1);
        tracep->declBit(c+20689,"ysyxSoCFull fpga chiplink rx_io_txc_safe_ridx_valid", false,-1);
        tracep->declBit(c+20773,"ysyxSoCFull fpga chiplink rx_io_txc_safe_widx_valid", false,-1);
        tracep->declBit(c+20801,"ysyxSoCFull fpga chiplink rx_io_txc_safe_source_reset_n", false,-1);
        tracep->declBit(c+20794,"ysyxSoCFull fpga chiplink rx_io_txc_safe_sink_reset_n", false,-1);
        tracep->declBit(c+20800,"ysyxSoCFull fpga chiplink rx_reset_reg_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx_reset_reg_io_clk", false,-1);
        tracep->declBit(c+20786,"ysyxSoCFull fpga chiplink rx_reset_reg_io_rst", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink sourceA_io_q_sink_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga chiplink sourceA_io_q_sink_reset", false,-1);
        tracep->declBit(c+19959,"ysyxSoCFull fpga chiplink sourceA_io_q_sink_io_deq_ready", false,-1);
        tracep->declBit(c+18303,"ysyxSoCFull fpga chiplink sourceA_io_q_sink_io_deq_valid", false,-1);
        tracep->declBus(c+5879,"ysyxSoCFull fpga chiplink sourceA_io_q_sink_io_deq_bits", false,-1, 31,0);
        tracep->declBus(c+5885,"ysyxSoCFull fpga chiplink sourceA_io_q_sink_io_async_mem_0", false,-1, 31,0);
        tracep->declBus(c+5886,"ysyxSoCFull fpga chiplink sourceA_io_q_sink_io_async_mem_1", false,-1, 31,0);
        tracep->declBus(c+5887,"ysyxSoCFull fpga chiplink sourceA_io_q_sink_io_async_mem_2", false,-1, 31,0);
        tracep->declBus(c+5888,"ysyxSoCFull fpga chiplink sourceA_io_q_sink_io_async_mem_3", false,-1, 31,0);
        tracep->declBus(c+5889,"ysyxSoCFull fpga chiplink sourceA_io_q_sink_io_async_mem_4", false,-1, 31,0);
        tracep->declBus(c+5890,"ysyxSoCFull fpga chiplink sourceA_io_q_sink_io_async_mem_5", false,-1, 31,0);
        tracep->declBus(c+5891,"ysyxSoCFull fpga chiplink sourceA_io_q_sink_io_async_mem_6", false,-1, 31,0);
        tracep->declBus(c+5892,"ysyxSoCFull fpga chiplink sourceA_io_q_sink_io_async_mem_7", false,-1, 31,0);
        tracep->declBus(c+19654,"ysyxSoCFull fpga chiplink sourceA_io_q_sink_io_async_ridx", false,-1, 3,0);
        tracep->declBus(c+18760,"ysyxSoCFull fpga chiplink sourceA_io_q_sink_io_async_widx", false,-1, 3,0);
        tracep->declBit(c+20730,"ysyxSoCFull fpga chiplink sourceA_io_q_sink_io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+20607,"ysyxSoCFull fpga chiplink sourceA_io_q_sink_io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+20801,"ysyxSoCFull fpga chiplink sourceA_io_q_sink_io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+20794,"ysyxSoCFull fpga chiplink sourceA_io_q_sink_io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink sourceB_io_q_sink_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga chiplink sourceB_io_q_sink_reset", false,-1);
        tracep->declBit(c+5880,"ysyxSoCFull fpga chiplink sourceB_io_q_sink_io_deq_ready", false,-1);
        tracep->declBit(c+18304,"ysyxSoCFull fpga chiplink sourceB_io_q_sink_io_deq_valid", false,-1);
        tracep->declBus(c+5881,"ysyxSoCFull fpga chiplink sourceB_io_q_sink_io_deq_bits", false,-1, 31,0);
        tracep->declBus(c+5893,"ysyxSoCFull fpga chiplink sourceB_io_q_sink_io_async_mem_0", false,-1, 31,0);
        tracep->declBus(c+5894,"ysyxSoCFull fpga chiplink sourceB_io_q_sink_io_async_mem_1", false,-1, 31,0);
        tracep->declBus(c+5895,"ysyxSoCFull fpga chiplink sourceB_io_q_sink_io_async_mem_2", false,-1, 31,0);
        tracep->declBus(c+5896,"ysyxSoCFull fpga chiplink sourceB_io_q_sink_io_async_mem_3", false,-1, 31,0);
        tracep->declBus(c+5897,"ysyxSoCFull fpga chiplink sourceB_io_q_sink_io_async_mem_4", false,-1, 31,0);
        tracep->declBus(c+5898,"ysyxSoCFull fpga chiplink sourceB_io_q_sink_io_async_mem_5", false,-1, 31,0);
        tracep->declBus(c+5899,"ysyxSoCFull fpga chiplink sourceB_io_q_sink_io_async_mem_6", false,-1, 31,0);
        tracep->declBus(c+5900,"ysyxSoCFull fpga chiplink sourceB_io_q_sink_io_async_mem_7", false,-1, 31,0);
        tracep->declBus(c+19655,"ysyxSoCFull fpga chiplink sourceB_io_q_sink_io_async_ridx", false,-1, 3,0);
        tracep->declBus(c+18761,"ysyxSoCFull fpga chiplink sourceB_io_q_sink_io_async_widx", false,-1, 3,0);
        tracep->declBit(c+20736,"ysyxSoCFull fpga chiplink sourceB_io_q_sink_io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+20616,"ysyxSoCFull fpga chiplink sourceB_io_q_sink_io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+20801,"ysyxSoCFull fpga chiplink sourceB_io_q_sink_io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+20794,"ysyxSoCFull fpga chiplink sourceB_io_q_sink_io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink sourceC_io_q_sink_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga chiplink sourceC_io_q_sink_reset", false,-1);
        tracep->declBit(c+5882,"ysyxSoCFull fpga chiplink sourceC_io_q_sink_io_deq_ready", false,-1);
        tracep->declBit(c+18305,"ysyxSoCFull fpga chiplink sourceC_io_q_sink_io_deq_valid", false,-1);
        tracep->declBus(c+5883,"ysyxSoCFull fpga chiplink sourceC_io_q_sink_io_deq_bits", false,-1, 31,0);
        tracep->declBus(c+5901,"ysyxSoCFull fpga chiplink sourceC_io_q_sink_io_async_mem_0", false,-1, 31,0);
        tracep->declBus(c+5902,"ysyxSoCFull fpga chiplink sourceC_io_q_sink_io_async_mem_1", false,-1, 31,0);
        tracep->declBus(c+5903,"ysyxSoCFull fpga chiplink sourceC_io_q_sink_io_async_mem_2", false,-1, 31,0);
        tracep->declBus(c+5904,"ysyxSoCFull fpga chiplink sourceC_io_q_sink_io_async_mem_3", false,-1, 31,0);
        tracep->declBus(c+5905,"ysyxSoCFull fpga chiplink sourceC_io_q_sink_io_async_mem_4", false,-1, 31,0);
        tracep->declBus(c+5906,"ysyxSoCFull fpga chiplink sourceC_io_q_sink_io_async_mem_5", false,-1, 31,0);
        tracep->declBus(c+5907,"ysyxSoCFull fpga chiplink sourceC_io_q_sink_io_async_mem_6", false,-1, 31,0);
        tracep->declBus(c+5908,"ysyxSoCFull fpga chiplink sourceC_io_q_sink_io_async_mem_7", false,-1, 31,0);
        tracep->declBus(c+19656,"ysyxSoCFull fpga chiplink sourceC_io_q_sink_io_async_ridx", false,-1, 3,0);
        tracep->declBus(c+18762,"ysyxSoCFull fpga chiplink sourceC_io_q_sink_io_async_widx", false,-1, 3,0);
        tracep->declBit(c+20742,"ysyxSoCFull fpga chiplink sourceC_io_q_sink_io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+20625,"ysyxSoCFull fpga chiplink sourceC_io_q_sink_io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+20801,"ysyxSoCFull fpga chiplink sourceC_io_q_sink_io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+20794,"ysyxSoCFull fpga chiplink sourceC_io_q_sink_io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink sourceD_io_q_sink_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga chiplink sourceD_io_q_sink_reset", false,-1);
        tracep->declBit(c+19960,"ysyxSoCFull fpga chiplink sourceD_io_q_sink_io_deq_ready", false,-1);
        tracep->declBit(c+18306,"ysyxSoCFull fpga chiplink sourceD_io_q_sink_io_deq_valid", false,-1);
        tracep->declBus(c+5843,"ysyxSoCFull fpga chiplink sourceD_io_q_sink_io_deq_bits", false,-1, 31,0);
        tracep->declBus(c+5909,"ysyxSoCFull fpga chiplink sourceD_io_q_sink_io_async_mem_0", false,-1, 31,0);
        tracep->declBus(c+5910,"ysyxSoCFull fpga chiplink sourceD_io_q_sink_io_async_mem_1", false,-1, 31,0);
        tracep->declBus(c+5911,"ysyxSoCFull fpga chiplink sourceD_io_q_sink_io_async_mem_2", false,-1, 31,0);
        tracep->declBus(c+5912,"ysyxSoCFull fpga chiplink sourceD_io_q_sink_io_async_mem_3", false,-1, 31,0);
        tracep->declBus(c+5913,"ysyxSoCFull fpga chiplink sourceD_io_q_sink_io_async_mem_4", false,-1, 31,0);
        tracep->declBus(c+5914,"ysyxSoCFull fpga chiplink sourceD_io_q_sink_io_async_mem_5", false,-1, 31,0);
        tracep->declBus(c+5915,"ysyxSoCFull fpga chiplink sourceD_io_q_sink_io_async_mem_6", false,-1, 31,0);
        tracep->declBus(c+5916,"ysyxSoCFull fpga chiplink sourceD_io_q_sink_io_async_mem_7", false,-1, 31,0);
        tracep->declBus(c+19657,"ysyxSoCFull fpga chiplink sourceD_io_q_sink_io_async_ridx", false,-1, 3,0);
        tracep->declBus(c+18763,"ysyxSoCFull fpga chiplink sourceD_io_q_sink_io_async_widx", false,-1, 3,0);
        tracep->declBit(c+20748,"ysyxSoCFull fpga chiplink sourceD_io_q_sink_io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+20634,"ysyxSoCFull fpga chiplink sourceD_io_q_sink_io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+20801,"ysyxSoCFull fpga chiplink sourceD_io_q_sink_io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+20794,"ysyxSoCFull fpga chiplink sourceD_io_q_sink_io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink sourceE_io_q_sink_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga chiplink sourceE_io_q_sink_reset", false,-1);
        tracep->declBit(c+5860,"ysyxSoCFull fpga chiplink sourceE_io_q_sink_io_deq_ready", false,-1);
        tracep->declBit(c+18302,"ysyxSoCFull fpga chiplink sourceE_io_q_sink_io_deq_valid", false,-1);
        tracep->declBus(c+5884,"ysyxSoCFull fpga chiplink sourceE_io_q_sink_io_deq_bits", false,-1, 31,0);
        tracep->declBus(c+5917,"ysyxSoCFull fpga chiplink sourceE_io_q_sink_io_async_mem_0", false,-1, 31,0);
        tracep->declBus(c+5918,"ysyxSoCFull fpga chiplink sourceE_io_q_sink_io_async_mem_1", false,-1, 31,0);
        tracep->declBus(c+5919,"ysyxSoCFull fpga chiplink sourceE_io_q_sink_io_async_mem_2", false,-1, 31,0);
        tracep->declBus(c+5920,"ysyxSoCFull fpga chiplink sourceE_io_q_sink_io_async_mem_3", false,-1, 31,0);
        tracep->declBus(c+5921,"ysyxSoCFull fpga chiplink sourceE_io_q_sink_io_async_mem_4", false,-1, 31,0);
        tracep->declBus(c+5922,"ysyxSoCFull fpga chiplink sourceE_io_q_sink_io_async_mem_5", false,-1, 31,0);
        tracep->declBus(c+5923,"ysyxSoCFull fpga chiplink sourceE_io_q_sink_io_async_mem_6", false,-1, 31,0);
        tracep->declBus(c+5924,"ysyxSoCFull fpga chiplink sourceE_io_q_sink_io_async_mem_7", false,-1, 31,0);
        tracep->declBus(c+19658,"ysyxSoCFull fpga chiplink sourceE_io_q_sink_io_async_ridx", false,-1, 3,0);
        tracep->declBus(c+18764,"ysyxSoCFull fpga chiplink sourceE_io_q_sink_io_async_widx", false,-1, 3,0);
        tracep->declBit(c+20754,"ysyxSoCFull fpga chiplink sourceE_io_q_sink_io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+20643,"ysyxSoCFull fpga chiplink sourceE_io_q_sink_io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+20801,"ysyxSoCFull fpga chiplink sourceE_io_q_sink_io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+20794,"ysyxSoCFull fpga chiplink sourceE_io_q_sink_io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink tx_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga chiplink tx_reset", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink tx_io_c2b_clk", false,-1);
        tracep->declBit(c+20787,"ysyxSoCFull fpga chiplink tx_io_c2b_rst", false,-1);
        tracep->declBit(c+75,"ysyxSoCFull fpga chiplink tx_io_c2b_send", false,-1);
        tracep->declBus(c+76,"ysyxSoCFull fpga chiplink tx_io_c2b_data", false,-1, 31,0);
        tracep->declBit(c+5862,"ysyxSoCFull fpga chiplink tx_io_sa_ready", false,-1);
        tracep->declBit(c+19957,"ysyxSoCFull fpga chiplink tx_io_sa_valid", false,-1);
        tracep->declBus(c+5863,"ysyxSoCFull fpga chiplink tx_io_sa_bits_data", false,-1, 31,0);
        tracep->declBit(c+5864,"ysyxSoCFull fpga chiplink tx_io_sa_bits_last", false,-1);
        tracep->declBus(c+5865,"ysyxSoCFull fpga chiplink tx_io_sa_bits_beats", false,-1, 6,0);
        tracep->declBit(c+5866,"ysyxSoCFull fpga chiplink tx_io_sb_ready", false,-1);
        tracep->declBus(c+5867,"ysyxSoCFull fpga chiplink tx_io_sb_bits_data", false,-1, 31,0);
        tracep->declBit(c+5868,"ysyxSoCFull fpga chiplink tx_io_sb_bits_last", false,-1);
        tracep->declBit(c+5869,"ysyxSoCFull fpga chiplink tx_io_sc_ready", false,-1);
        tracep->declBus(c+5870,"ysyxSoCFull fpga chiplink tx_io_sc_bits_data", false,-1, 31,0);
        tracep->declBit(c+5871,"ysyxSoCFull fpga chiplink tx_io_sc_bits_last", false,-1);
        tracep->declBit(c+5872,"ysyxSoCFull fpga chiplink tx_io_sd_ready", false,-1);
        tracep->declBit(c+5873,"ysyxSoCFull fpga chiplink tx_io_sd_valid", false,-1);
        tracep->declBus(c+19958,"ysyxSoCFull fpga chiplink tx_io_sd_bits_data", false,-1, 31,0);
        tracep->declBit(c+5874,"ysyxSoCFull fpga chiplink tx_io_sd_bits_last", false,-1);
        tracep->declBus(c+5875,"ysyxSoCFull fpga chiplink tx_io_sd_bits_beats", false,-1, 6,0);
        tracep->declBus(c+17445,"ysyxSoCFull fpga chiplink tx_io_se_bits_data", false,-1, 31,0);
        tracep->declBus(c+5925,"ysyxSoCFull fpga chiplink tx_io_rxc_mem_0_a", false,-1, 19,0);
        tracep->declBus(c+5926,"ysyxSoCFull fpga chiplink tx_io_rxc_mem_0_b", false,-1, 19,0);
        tracep->declBus(c+5927,"ysyxSoCFull fpga chiplink tx_io_rxc_mem_0_c", false,-1, 19,0);
        tracep->declBus(c+5928,"ysyxSoCFull fpga chiplink tx_io_rxc_mem_0_d", false,-1, 19,0);
        tracep->declBus(c+5929,"ysyxSoCFull fpga chiplink tx_io_rxc_mem_0_e", false,-1, 19,0);
        tracep->declBit(c+19659,"ysyxSoCFull fpga chiplink tx_io_rxc_ridx", false,-1);
        tracep->declBit(c+18765,"ysyxSoCFull fpga chiplink tx_io_rxc_widx", false,-1);
        tracep->declBit(c+20688,"ysyxSoCFull fpga chiplink tx_io_rxc_safe_ridx_valid", false,-1);
        tracep->declBit(c+20772,"ysyxSoCFull fpga chiplink tx_io_rxc_safe_widx_valid", false,-1);
        tracep->declBit(c+20801,"ysyxSoCFull fpga chiplink tx_io_rxc_safe_source_reset_n", false,-1);
        tracep->declBit(c+20794,"ysyxSoCFull fpga chiplink tx_io_rxc_safe_sink_reset_n", false,-1);
        tracep->declBus(c+5930,"ysyxSoCFull fpga chiplink tx_io_txc_mem_0_a", false,-1, 19,0);
        tracep->declBus(c+5931,"ysyxSoCFull fpga chiplink tx_io_txc_mem_0_b", false,-1, 19,0);
        tracep->declBus(c+5932,"ysyxSoCFull fpga chiplink tx_io_txc_mem_0_c", false,-1, 19,0);
        tracep->declBus(c+5933,"ysyxSoCFull fpga chiplink tx_io_txc_mem_0_d", false,-1, 19,0);
        tracep->declBus(c+5934,"ysyxSoCFull fpga chiplink tx_io_txc_mem_0_e", false,-1, 19,0);
        tracep->declBit(c+19660,"ysyxSoCFull fpga chiplink tx_io_txc_ridx", false,-1);
        tracep->declBit(c+18766,"ysyxSoCFull fpga chiplink tx_io_txc_widx", false,-1);
        tracep->declBit(c+20689,"ysyxSoCFull fpga chiplink tx_io_txc_safe_ridx_valid", false,-1);
        tracep->declBit(c+20773,"ysyxSoCFull fpga chiplink tx_io_txc_safe_widx_valid", false,-1);
        tracep->declBit(c+20801,"ysyxSoCFull fpga chiplink tx_io_txc_safe_source_reset_n", false,-1);
        tracep->declBit(c+20794,"ysyxSoCFull fpga chiplink tx_io_txc_safe_sink_reset_n", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink do_bypass_catcher_clock", false,-1);
        tracep->declBit(c+20800,"ysyxSoCFull fpga chiplink do_bypass_catcher_reset", false,-1);
        tracep->declBit(c+18767,"ysyxSoCFull fpga chiplink do_bypass_catcher_io_sync_reset", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink do_bypass_catcher_1_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga chiplink do_bypass_catcher_1_reset", false,-1);
        tracep->declBit(c+18307,"ysyxSoCFull fpga chiplink do_bypass_catcher_1_io_sync_reset", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink mbypass clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga chiplink mbypass reset", false,-1);
        tracep->declBit(c+19955,"ysyxSoCFull fpga chiplink mbypass auto_in_1_a_ready", false,-1);
        tracep->declBit(c+18300,"ysyxSoCFull fpga chiplink mbypass auto_in_1_a_valid", false,-1);
        tracep->declBus(c+5845,"ysyxSoCFull fpga chiplink mbypass auto_in_1_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+5846,"ysyxSoCFull fpga chiplink mbypass auto_in_1_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+5847,"ysyxSoCFull fpga chiplink mbypass auto_in_1_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+5848,"ysyxSoCFull fpga chiplink mbypass auto_in_1_a_bits_source", false,-1, 5,0);
        tracep->declBus(c+5849,"ysyxSoCFull fpga chiplink mbypass auto_in_1_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+5850,"ysyxSoCFull fpga chiplink mbypass auto_in_1_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+5851,"ysyxSoCFull fpga chiplink mbypass auto_in_1_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+5852,"ysyxSoCFull fpga chiplink mbypass auto_in_1_c_ready", false,-1);
        tracep->declBit(c+18301,"ysyxSoCFull fpga chiplink mbypass auto_in_1_c_valid", false,-1);
        tracep->declBus(c+5853,"ysyxSoCFull fpga chiplink mbypass auto_in_1_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+5854,"ysyxSoCFull fpga chiplink mbypass auto_in_1_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+5855,"ysyxSoCFull fpga chiplink mbypass auto_in_1_c_bits_size", false,-1, 3,0);
        tracep->declBus(c+5856,"ysyxSoCFull fpga chiplink mbypass auto_in_1_c_bits_source", false,-1, 5,0);
        tracep->declBus(c+5857,"ysyxSoCFull fpga chiplink mbypass auto_in_1_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+5858,"ysyxSoCFull fpga chiplink mbypass auto_in_1_d_ready", false,-1);
        tracep->declBit(c+5859,"ysyxSoCFull fpga chiplink mbypass auto_in_1_d_valid", false,-1);
        tracep->declBus(c+5441,"ysyxSoCFull fpga chiplink mbypass auto_in_1_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+5442,"ysyxSoCFull fpga chiplink mbypass auto_in_1_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+5443,"ysyxSoCFull fpga chiplink mbypass auto_in_1_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+5444,"ysyxSoCFull fpga chiplink mbypass auto_in_1_d_bits_source", false,-1, 5,0);
        tracep->declBit(c+5445,"ysyxSoCFull fpga chiplink mbypass auto_in_1_d_bits_denied", false,-1);
        tracep->declBus(c+5446,"ysyxSoCFull fpga chiplink mbypass auto_in_1_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+5860,"ysyxSoCFull fpga chiplink mbypass auto_in_1_e_ready", false,-1);
        tracep->declBit(c+18302,"ysyxSoCFull fpga chiplink mbypass auto_in_1_e_valid", false,-1);
        tracep->declBit(c+5861,"ysyxSoCFull fpga chiplink mbypass auto_in_1_e_bits_sink", false,-1);
        tracep->declBit(c+19853,"ysyxSoCFull fpga chiplink mbypass auto_out_a_ready", false,-1);
        tracep->declBit(c+19854,"ysyxSoCFull fpga chiplink mbypass auto_out_a_valid", false,-1);
        tracep->declBus(c+5430,"ysyxSoCFull fpga chiplink mbypass auto_out_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+5431,"ysyxSoCFull fpga chiplink mbypass auto_out_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+5432,"ysyxSoCFull fpga chiplink mbypass auto_out_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+5433,"ysyxSoCFull fpga chiplink mbypass auto_out_a_bits_source", false,-1, 5,0);
        tracep->declBus(c+5434,"ysyxSoCFull fpga chiplink mbypass auto_out_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+5435,"ysyxSoCFull fpga chiplink mbypass auto_out_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+5436,"ysyxSoCFull fpga chiplink mbypass auto_out_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+5437,"ysyxSoCFull fpga chiplink mbypass auto_out_c_ready", false,-1);
        tracep->declBit(c+18297,"ysyxSoCFull fpga chiplink mbypass auto_out_c_valid", false,-1);
        tracep->declBus(c+5369,"ysyxSoCFull fpga chiplink mbypass auto_out_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+5370,"ysyxSoCFull fpga chiplink mbypass auto_out_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+5371,"ysyxSoCFull fpga chiplink mbypass auto_out_c_bits_size", false,-1, 3,0);
        tracep->declBus(c+5438,"ysyxSoCFull fpga chiplink mbypass auto_out_c_bits_source", false,-1, 5,0);
        tracep->declBus(c+5373,"ysyxSoCFull fpga chiplink mbypass auto_out_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+5439,"ysyxSoCFull fpga chiplink mbypass auto_out_d_ready", false,-1);
        tracep->declBit(c+5440,"ysyxSoCFull fpga chiplink mbypass auto_out_d_valid", false,-1);
        tracep->declBus(c+5441,"ysyxSoCFull fpga chiplink mbypass auto_out_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+5442,"ysyxSoCFull fpga chiplink mbypass auto_out_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+5443,"ysyxSoCFull fpga chiplink mbypass auto_out_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+5444,"ysyxSoCFull fpga chiplink mbypass auto_out_d_bits_source", false,-1, 5,0);
        tracep->declBit(c+5445,"ysyxSoCFull fpga chiplink mbypass auto_out_d_bits_denied", false,-1);
        tracep->declBus(c+5446,"ysyxSoCFull fpga chiplink mbypass auto_out_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+5447,"ysyxSoCFull fpga chiplink mbypass auto_out_d_bits_corrupt", false,-1);
        tracep->declBit(c+5384,"ysyxSoCFull fpga chiplink mbypass auto_out_e_ready", false,-1);
        tracep->declBit(c+18295,"ysyxSoCFull fpga chiplink mbypass auto_out_e_valid", false,-1);
        tracep->declBit(c+5385,"ysyxSoCFull fpga chiplink mbypass auto_out_e_bits_sink", false,-1);
        tracep->declBit(c+19956,"ysyxSoCFull fpga chiplink mbypass io_bypass", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink mbypass monitor_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga chiplink mbypass monitor_reset", false,-1);
        tracep->declBit(c+5935,"ysyxSoCFull fpga chiplink mbypass monitor_io_in_d_valid", false,-1);
        tracep->declBus(c+5441,"ysyxSoCFull fpga chiplink mbypass monitor_io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+5442,"ysyxSoCFull fpga chiplink mbypass monitor_io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+5443,"ysyxSoCFull fpga chiplink mbypass monitor_io_in_d_bits_size", false,-1, 3,0);
        tracep->declBit(c+5936,"ysyxSoCFull fpga chiplink mbypass monitor_io_in_d_bits_source", false,-1);
        tracep->declBit(c+5445,"ysyxSoCFull fpga chiplink mbypass monitor_io_in_d_bits_denied", false,-1);
        tracep->declBit(c+5447,"ysyxSoCFull fpga chiplink mbypass monitor_io_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink mbypass monitor_1_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga chiplink mbypass monitor_1_reset", false,-1);
        tracep->declBit(c+19961,"ysyxSoCFull fpga chiplink mbypass monitor_1_io_in_a_ready", false,-1);
        tracep->declBit(c+18300,"ysyxSoCFull fpga chiplink mbypass monitor_1_io_in_a_valid", false,-1);
        tracep->declBus(c+5845,"ysyxSoCFull fpga chiplink mbypass monitor_1_io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+5846,"ysyxSoCFull fpga chiplink mbypass monitor_1_io_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+5847,"ysyxSoCFull fpga chiplink mbypass monitor_1_io_in_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+5848,"ysyxSoCFull fpga chiplink mbypass monitor_1_io_in_a_bits_source", false,-1, 5,0);
        tracep->declBus(c+5849,"ysyxSoCFull fpga chiplink mbypass monitor_1_io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+5850,"ysyxSoCFull fpga chiplink mbypass monitor_1_io_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+5937,"ysyxSoCFull fpga chiplink mbypass monitor_1_io_in_c_ready", false,-1);
        tracep->declBit(c+18301,"ysyxSoCFull fpga chiplink mbypass monitor_1_io_in_c_valid", false,-1);
        tracep->declBus(c+5853,"ysyxSoCFull fpga chiplink mbypass monitor_1_io_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+5854,"ysyxSoCFull fpga chiplink mbypass monitor_1_io_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+5855,"ysyxSoCFull fpga chiplink mbypass monitor_1_io_in_c_bits_size", false,-1, 3,0);
        tracep->declBus(c+5856,"ysyxSoCFull fpga chiplink mbypass monitor_1_io_in_c_bits_source", false,-1, 5,0);
        tracep->declBus(c+5857,"ysyxSoCFull fpga chiplink mbypass monitor_1_io_in_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+5858,"ysyxSoCFull fpga chiplink mbypass monitor_1_io_in_d_ready", false,-1);
        tracep->declBit(c+5938,"ysyxSoCFull fpga chiplink mbypass monitor_1_io_in_d_valid", false,-1);
        tracep->declBus(c+5441,"ysyxSoCFull fpga chiplink mbypass monitor_1_io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+5442,"ysyxSoCFull fpga chiplink mbypass monitor_1_io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+5443,"ysyxSoCFull fpga chiplink mbypass monitor_1_io_in_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+5444,"ysyxSoCFull fpga chiplink mbypass monitor_1_io_in_d_bits_source", false,-1, 5,0);
        tracep->declBit(c+5445,"ysyxSoCFull fpga chiplink mbypass monitor_1_io_in_d_bits_denied", false,-1);
        tracep->declBit(c+5447,"ysyxSoCFull fpga chiplink mbypass monitor_1_io_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+5860,"ysyxSoCFull fpga chiplink mbypass monitor_1_io_in_e_ready", false,-1);
        tracep->declBit(c+18302,"ysyxSoCFull fpga chiplink mbypass monitor_1_io_in_e_valid", false,-1);
        tracep->declBit(c+5861,"ysyxSoCFull fpga chiplink mbypass monitor_1_io_in_e_bits_sink", false,-1);
        tracep->declBit(c+5939,"ysyxSoCFull fpga chiplink mbypass bypass", false,-1);
        tracep->declBus(c+5940,"ysyxSoCFull fpga chiplink mbypass flight", false,-1, 7,0);
        tracep->declBus(c+5941,"ysyxSoCFull fpga chiplink mbypass stall_counter", false,-1, 5,0);
        tracep->declBit(c+5942,"ysyxSoCFull fpga chiplink mbypass stall_first", false,-1);
        tracep->declBit(c+19962,"ysyxSoCFull fpga chiplink mbypass stall", false,-1);
        tracep->declBit(c+20802,"ysyxSoCFull fpga chiplink mbypass out_a_valid", false,-1);
        tracep->declBus(c+5943,"ysyxSoCFull fpga chiplink mbypass out_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+5944,"ysyxSoCFull fpga chiplink mbypass beats1_decode", false,-1, 5,0);
        tracep->declBus(c+5945,"ysyxSoCFull fpga chiplink mbypass out_a_bits_opcode", false,-1, 2,0);
        tracep->declBit(c+5946,"ysyxSoCFull fpga chiplink mbypass beats1_opdata", false,-1);
        tracep->declBus(c+5947,"ysyxSoCFull fpga chiplink mbypass counter", false,-1, 5,0);
        tracep->declBus(c+5948,"ysyxSoCFull fpga chiplink mbypass counter1", false,-1, 5,0);
        tracep->declBit(c+5949,"ysyxSoCFull fpga chiplink mbypass a_first", false,-1);
        tracep->declBit(c+5950,"ysyxSoCFull fpga chiplink mbypass divertprobes", false,-1);
        tracep->declBit(c+5951,"ysyxSoCFull fpga chiplink mbypass bypass_c", false,-1);
        tracep->declBit(c+16550,"ysyxSoCFull fpga chiplink mbypass out_c_valid", false,-1);
        tracep->declBus(c+5952,"ysyxSoCFull fpga chiplink mbypass out_c_bits_size", false,-1, 3,0);
        tracep->declBus(c+5953,"ysyxSoCFull fpga chiplink mbypass beats1_decode_2", false,-1, 5,0);
        tracep->declBus(c+5954,"ysyxSoCFull fpga chiplink mbypass out_c_bits_opcode", false,-1, 2,0);
        tracep->declBit(c+5955,"ysyxSoCFull fpga chiplink mbypass beats1_opdata_2", false,-1);
        tracep->declBus(c+5956,"ysyxSoCFull fpga chiplink mbypass beats1_2", false,-1, 5,0);
        tracep->declBus(c+5957,"ysyxSoCFull fpga chiplink mbypass counter_2", false,-1, 5,0);
        tracep->declBus(c+5958,"ysyxSoCFull fpga chiplink mbypass counter1_2", false,-1, 5,0);
        tracep->declBit(c+5959,"ysyxSoCFull fpga chiplink mbypass c_first", false,-1);
        tracep->declBit(c+5960,"ysyxSoCFull fpga chiplink mbypass c_last", false,-1);
        tracep->declBit(c+5961,"ysyxSoCFull fpga chiplink mbypass out_d_ready", false,-1);
        tracep->declBus(c+5962,"ysyxSoCFull fpga chiplink mbypass beats1_decode_3", false,-1, 5,0);
        tracep->declBit(c+5963,"ysyxSoCFull fpga chiplink mbypass beats1_opdata_3", false,-1);
        tracep->declBus(c+5964,"ysyxSoCFull fpga chiplink mbypass beats1_3", false,-1, 5,0);
        tracep->declBus(c+5965,"ysyxSoCFull fpga chiplink mbypass counter_3", false,-1, 5,0);
        tracep->declBus(c+5966,"ysyxSoCFull fpga chiplink mbypass counter1_3", false,-1, 5,0);
        tracep->declBit(c+5967,"ysyxSoCFull fpga chiplink mbypass d_first", false,-1);
        tracep->declBit(c+5968,"ysyxSoCFull fpga chiplink mbypass d_last", false,-1);
        tracep->declBit(c+16551,"ysyxSoCFull fpga chiplink mbypass out_e_valid", false,-1);
        tracep->declBit(c+16552,"ysyxSoCFull fpga chiplink mbypass done_4", false,-1);
        tracep->declBit(c+5969,"ysyxSoCFull fpga chiplink mbypass c_request", false,-1);
        tracep->declBit(c+5970,"ysyxSoCFull fpga chiplink mbypass c_response", false,-1);
        tracep->declBit(c+5971,"ysyxSoCFull fpga chiplink mbypass d_request", false,-1);
        tracep->declBit(c+17447,"ysyxSoCFull fpga chiplink mbypass inc_hi_hi_hi", false,-1);
        tracep->declBit(c+16553,"ysyxSoCFull fpga chiplink mbypass inc_lo_hi", false,-1);
        tracep->declBit(c+5972,"ysyxSoCFull fpga chiplink mbypass inc_hi_hi_lo", false,-1);
        tracep->declBus(c+19963,"ysyxSoCFull fpga chiplink mbypass inc", false,-1, 4,0);
        tracep->declBit(c+16554,"ysyxSoCFull fpga chiplink mbypass dec_lo_hi", false,-1);
        tracep->declBit(c+5973,"ysyxSoCFull fpga chiplink mbypass dec_hi_hi_lo", false,-1);
        tracep->declBus(c+18308,"ysyxSoCFull fpga chiplink mbypass dec", false,-1, 4,0);
        tracep->declBus(c+19964,"ysyxSoCFull fpga chiplink mbypass next_flight", false,-1, 7,0);
        tracep->declBus(c+5974,"ysyxSoCFull fpga chiplink mbypass stall_counter1", false,-1, 5,0);
        tracep->declBit(c+17448,"ysyxSoCFull fpga chiplink mbypass in1_a_ready", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink mbypass monitor clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga chiplink mbypass monitor reset", false,-1);
        tracep->declBit(c+5935,"ysyxSoCFull fpga chiplink mbypass monitor io_in_d_valid", false,-1);
        tracep->declBus(c+5441,"ysyxSoCFull fpga chiplink mbypass monitor io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+5442,"ysyxSoCFull fpga chiplink mbypass monitor io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+5443,"ysyxSoCFull fpga chiplink mbypass monitor io_in_d_bits_size", false,-1, 3,0);
        tracep->declBit(c+5936,"ysyxSoCFull fpga chiplink mbypass monitor io_in_d_bits_source", false,-1);
        tracep->declBit(c+5445,"ysyxSoCFull fpga chiplink mbypass monitor io_in_d_bits_denied", false,-1);
        tracep->declBit(c+5447,"ysyxSoCFull fpga chiplink mbypass monitor io_in_d_bits_corrupt", false,-1);
        tracep->declBus(c+22,"ysyxSoCFull fpga chiplink mbypass monitor plusarg_reader_out", false,-1, 31,0);
        tracep->declBus(c+23,"ysyxSoCFull fpga chiplink mbypass monitor plusarg_reader_1_out", false,-1, 31,0);
        tracep->declBus(c+5962,"ysyxSoCFull fpga chiplink mbypass monitor d_first_beats1_decode", false,-1, 5,0);
        tracep->declBit(c+5963,"ysyxSoCFull fpga chiplink mbypass monitor d_first_beats1_opdata", false,-1);
        tracep->declBus(c+5975,"ysyxSoCFull fpga chiplink mbypass monitor d_first_counter", false,-1, 5,0);
        tracep->declBus(c+5976,"ysyxSoCFull fpga chiplink mbypass monitor d_first_counter1", false,-1, 5,0);
        tracep->declBit(c+5977,"ysyxSoCFull fpga chiplink mbypass monitor d_first", false,-1);
        tracep->declBus(c+5978,"ysyxSoCFull fpga chiplink mbypass monitor opcode_1", false,-1, 2,0);
        tracep->declBus(c+5979,"ysyxSoCFull fpga chiplink mbypass monitor param_1", false,-1, 1,0);
        tracep->declBus(c+5980,"ysyxSoCFull fpga chiplink mbypass monitor size_1", false,-1, 3,0);
        tracep->declBit(c+5981,"ysyxSoCFull fpga chiplink mbypass monitor source_1", false,-1);
        tracep->declBit(c+5982,"ysyxSoCFull fpga chiplink mbypass monitor denied", false,-1);
        tracep->declBus(c+5983,"ysyxSoCFull fpga chiplink mbypass monitor inflight_opcodes", false,-1, 3,0);
        tracep->declBus(c+5984,"ysyxSoCFull fpga chiplink mbypass monitor inflight_sizes", false,-1, 7,0);
        tracep->declBus(c+5985,"ysyxSoCFull fpga chiplink mbypass monitor d_first_counter_1", false,-1, 5,0);
        tracep->declBus(c+5986,"ysyxSoCFull fpga chiplink mbypass monitor d_first_counter1_1", false,-1, 5,0);
        tracep->declBit(c+5987,"ysyxSoCFull fpga chiplink mbypass monitor d_first_1", false,-1);
        tracep->declBus(c+5988,"ysyxSoCFull fpga chiplink mbypass monitor a_opcode_lookup", false,-1, 3,0);
        tracep->declBus(c+5989,"ysyxSoCFull fpga chiplink mbypass monitor a_size_lookup", false,-1, 7,0);
        tracep->declBus(c+5990,"ysyxSoCFull fpga chiplink mbypass monitor d_opcodes_clr", false,-1, 3,0);
        tracep->declBus(c+5991,"ysyxSoCFull fpga chiplink mbypass monitor d_sizes_clr", false,-1, 7,0);
        tracep->declBus(c+5992,"ysyxSoCFull fpga chiplink mbypass monitor inflight_sizes_1", false,-1, 7,0);
        tracep->declBus(c+5993,"ysyxSoCFull fpga chiplink mbypass monitor d_first_counter_2", false,-1, 5,0);
        tracep->declBus(c+5994,"ysyxSoCFull fpga chiplink mbypass monitor d_first_counter1_2", false,-1, 5,0);
        tracep->declBit(c+5995,"ysyxSoCFull fpga chiplink mbypass monitor d_first_2", false,-1);
        tracep->declBus(c+5996,"ysyxSoCFull fpga chiplink mbypass monitor c_size_lookup", false,-1, 7,0);
        tracep->declBus(c+5997,"ysyxSoCFull fpga chiplink mbypass monitor d_sizes_clr_1", false,-1, 7,0);
        tracep->declBit(c+5998,"ysyxSoCFull fpga chiplink mbypass monitor inflight_2", false,-1);
        tracep->declBus(c+5999,"ysyxSoCFull fpga chiplink mbypass monitor d_first_counter_3", false,-1, 5,0);
        tracep->declBus(c+6000,"ysyxSoCFull fpga chiplink mbypass monitor d_first_counter1_3", false,-1, 5,0);
        tracep->declBit(c+6001,"ysyxSoCFull fpga chiplink mbypass monitor d_first_3", false,-1);
        tracep->declBit(c+6002,"ysyxSoCFull fpga chiplink mbypass monitor d_set", false,-1);
        tracep->declArray(c+20822,"ysyxSoCFull fpga chiplink mbypass monitor plusarg_reader FORMAT", false,-1, 151,0);
        tracep->declBus(c+20827,"ysyxSoCFull fpga chiplink mbypass monitor plusarg_reader WIDTH", false,-1, 31,0);
        tracep->declBus(c+20828,"ysyxSoCFull fpga chiplink mbypass monitor plusarg_reader DEFAULT", false,-1, 31,0);
        tracep->declBus(c+22,"ysyxSoCFull fpga chiplink mbypass monitor plusarg_reader out", false,-1, 31,0);
        tracep->declBus(c+22,"ysyxSoCFull fpga chiplink mbypass monitor plusarg_reader myplus", false,-1, 31,0);
        tracep->declArray(c+20822,"ysyxSoCFull fpga chiplink mbypass monitor plusarg_reader_1 FORMAT", false,-1, 151,0);
        tracep->declBus(c+20827,"ysyxSoCFull fpga chiplink mbypass monitor plusarg_reader_1 WIDTH", false,-1, 31,0);
        tracep->declBus(c+20828,"ysyxSoCFull fpga chiplink mbypass monitor plusarg_reader_1 DEFAULT", false,-1, 31,0);
        tracep->declBus(c+23,"ysyxSoCFull fpga chiplink mbypass monitor plusarg_reader_1 out", false,-1, 31,0);
        tracep->declBus(c+23,"ysyxSoCFull fpga chiplink mbypass monitor plusarg_reader_1 myplus", false,-1, 31,0);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink mbypass monitor_1 clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga chiplink mbypass monitor_1 reset", false,-1);
        tracep->declBit(c+19961,"ysyxSoCFull fpga chiplink mbypass monitor_1 io_in_a_ready", false,-1);
        tracep->declBit(c+18300,"ysyxSoCFull fpga chiplink mbypass monitor_1 io_in_a_valid", false,-1);
        tracep->declBus(c+5845,"ysyxSoCFull fpga chiplink mbypass monitor_1 io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+5846,"ysyxSoCFull fpga chiplink mbypass monitor_1 io_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+5847,"ysyxSoCFull fpga chiplink mbypass monitor_1 io_in_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+5848,"ysyxSoCFull fpga chiplink mbypass monitor_1 io_in_a_bits_source", false,-1, 5,0);
        tracep->declBus(c+5849,"ysyxSoCFull fpga chiplink mbypass monitor_1 io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+5850,"ysyxSoCFull fpga chiplink mbypass monitor_1 io_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+5937,"ysyxSoCFull fpga chiplink mbypass monitor_1 io_in_c_ready", false,-1);
        tracep->declBit(c+18301,"ysyxSoCFull fpga chiplink mbypass monitor_1 io_in_c_valid", false,-1);
        tracep->declBus(c+5853,"ysyxSoCFull fpga chiplink mbypass monitor_1 io_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+5854,"ysyxSoCFull fpga chiplink mbypass monitor_1 io_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+5855,"ysyxSoCFull fpga chiplink mbypass monitor_1 io_in_c_bits_size", false,-1, 3,0);
        tracep->declBus(c+5856,"ysyxSoCFull fpga chiplink mbypass monitor_1 io_in_c_bits_source", false,-1, 5,0);
        tracep->declBus(c+5857,"ysyxSoCFull fpga chiplink mbypass monitor_1 io_in_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+5858,"ysyxSoCFull fpga chiplink mbypass monitor_1 io_in_d_ready", false,-1);
        tracep->declBit(c+5938,"ysyxSoCFull fpga chiplink mbypass monitor_1 io_in_d_valid", false,-1);
        tracep->declBus(c+5441,"ysyxSoCFull fpga chiplink mbypass monitor_1 io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+5442,"ysyxSoCFull fpga chiplink mbypass monitor_1 io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+5443,"ysyxSoCFull fpga chiplink mbypass monitor_1 io_in_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+5444,"ysyxSoCFull fpga chiplink mbypass monitor_1 io_in_d_bits_source", false,-1, 5,0);
        tracep->declBit(c+5445,"ysyxSoCFull fpga chiplink mbypass monitor_1 io_in_d_bits_denied", false,-1);
        tracep->declBit(c+5447,"ysyxSoCFull fpga chiplink mbypass monitor_1 io_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+5860,"ysyxSoCFull fpga chiplink mbypass monitor_1 io_in_e_ready", false,-1);
        tracep->declBit(c+18302,"ysyxSoCFull fpga chiplink mbypass monitor_1 io_in_e_valid", false,-1);
        tracep->declBit(c+5861,"ysyxSoCFull fpga chiplink mbypass monitor_1 io_in_e_bits_sink", false,-1);
        tracep->declBus(c+24,"ysyxSoCFull fpga chiplink mbypass monitor_1 plusarg_reader_out", false,-1, 31,0);
        tracep->declBus(c+25,"ysyxSoCFull fpga chiplink mbypass monitor_1 plusarg_reader_1_out", false,-1, 31,0);
        tracep->declBit(c+6003,"ysyxSoCFull fpga chiplink mbypass monitor_1 source_ok", false,-1);
        tracep->declBus(c+6004,"ysyxSoCFull fpga chiplink mbypass monitor_1 is_aligned_mask", false,-1, 7,0);
        tracep->declBit(c+6005,"ysyxSoCFull fpga chiplink mbypass monitor_1 is_aligned", false,-1);
        tracep->declBit(c+6006,"ysyxSoCFull fpga chiplink mbypass monitor_1 mask_sizeOH_shiftAmount", false,-1);
        tracep->declBus(c+6007,"ysyxSoCFull fpga chiplink mbypass monitor_1 mask_sizeOH", false,-1, 1,0);
        tracep->declBit(c+6008,"ysyxSoCFull fpga chiplink mbypass monitor_1 mask_size", false,-1);
        tracep->declBit(c+6009,"ysyxSoCFull fpga chiplink mbypass monitor_1 mask_bit", false,-1);
        tracep->declBit(c+6010,"ysyxSoCFull fpga chiplink mbypass monitor_1 mask_nbit", false,-1);
        tracep->declBit(c+6011,"ysyxSoCFull fpga chiplink mbypass monitor_1 mask_acc", false,-1);
        tracep->declBit(c+6012,"ysyxSoCFull fpga chiplink mbypass monitor_1 mask_acc_1", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga chiplink mbypass monitor_1 mask_size_1", false,-1);
        tracep->declBit(c+6013,"ysyxSoCFull fpga chiplink mbypass monitor_1 mask_bit_1", false,-1);
        tracep->declBit(c+6014,"ysyxSoCFull fpga chiplink mbypass monitor_1 mask_nbit_1", false,-1);
        tracep->declBit(c+6015,"ysyxSoCFull fpga chiplink mbypass monitor_1 mask_eq_2", false,-1);
        tracep->declBit(c+6016,"ysyxSoCFull fpga chiplink mbypass monitor_1 mask_lo_lo", false,-1);
        tracep->declBit(c+6017,"ysyxSoCFull fpga chiplink mbypass monitor_1 mask_eq_3", false,-1);
        tracep->declBit(c+6018,"ysyxSoCFull fpga chiplink mbypass monitor_1 mask_lo_hi", false,-1);
        tracep->declBit(c+6019,"ysyxSoCFull fpga chiplink mbypass monitor_1 mask_eq_4", false,-1);
        tracep->declBit(c+6020,"ysyxSoCFull fpga chiplink mbypass monitor_1 mask_hi_lo", false,-1);
        tracep->declBit(c+6021,"ysyxSoCFull fpga chiplink mbypass monitor_1 mask_eq_5", false,-1);
        tracep->declBit(c+6022,"ysyxSoCFull fpga chiplink mbypass monitor_1 mask_hi_hi", false,-1);
        tracep->declBus(c+6023,"ysyxSoCFull fpga chiplink mbypass monitor_1 mask", false,-1, 3,0);
        tracep->declBit(c+6024,"ysyxSoCFull fpga chiplink mbypass monitor_1 source_ok_1", false,-1);
        tracep->declBit(c+6025,"ysyxSoCFull fpga chiplink mbypass monitor_1 source_ok_2", false,-1);
        tracep->declBus(c+6026,"ysyxSoCFull fpga chiplink mbypass monitor_1 is_aligned_mask_2", false,-1, 7,0);
        tracep->declBit(c+6027,"ysyxSoCFull fpga chiplink mbypass monitor_1 is_aligned_2", false,-1);
        tracep->declBit(c+6028,"ysyxSoCFull fpga chiplink mbypass monitor_1 address_ok_1", false,-1);
        tracep->declBit(c+6029,"ysyxSoCFull fpga chiplink mbypass monitor_1 sink_ok_1", false,-1);
        tracep->declBus(c+6030,"ysyxSoCFull fpga chiplink mbypass monitor_1 a_first_beats1_decode", false,-1, 5,0);
        tracep->declBit(c+6031,"ysyxSoCFull fpga chiplink mbypass monitor_1 a_first_beats1_opdata", false,-1);
        tracep->declBus(c+6032,"ysyxSoCFull fpga chiplink mbypass monitor_1 a_first_counter", false,-1, 5,0);
        tracep->declBus(c+6033,"ysyxSoCFull fpga chiplink mbypass monitor_1 a_first_counter1", false,-1, 5,0);
        tracep->declBit(c+6034,"ysyxSoCFull fpga chiplink mbypass monitor_1 a_first", false,-1);
        tracep->declBus(c+6035,"ysyxSoCFull fpga chiplink mbypass monitor_1 opcode", false,-1, 2,0);
        tracep->declBus(c+6036,"ysyxSoCFull fpga chiplink mbypass monitor_1 param", false,-1, 2,0);
        tracep->declBus(c+6037,"ysyxSoCFull fpga chiplink mbypass monitor_1 size", false,-1, 3,0);
        tracep->declBus(c+6038,"ysyxSoCFull fpga chiplink mbypass monitor_1 source", false,-1, 5,0);
        tracep->declBus(c+6039,"ysyxSoCFull fpga chiplink mbypass monitor_1 address", false,-1, 31,0);
        tracep->declBus(c+5962,"ysyxSoCFull fpga chiplink mbypass monitor_1 d_first_beats1_decode", false,-1, 5,0);
        tracep->declBit(c+5963,"ysyxSoCFull fpga chiplink mbypass monitor_1 d_first_beats1_opdata", false,-1);
        tracep->declBus(c+6040,"ysyxSoCFull fpga chiplink mbypass monitor_1 d_first_counter", false,-1, 5,0);
        tracep->declBus(c+6041,"ysyxSoCFull fpga chiplink mbypass monitor_1 d_first_counter1", false,-1, 5,0);
        tracep->declBit(c+6042,"ysyxSoCFull fpga chiplink mbypass monitor_1 d_first", false,-1);
        tracep->declBus(c+6043,"ysyxSoCFull fpga chiplink mbypass monitor_1 opcode_1", false,-1, 2,0);
        tracep->declBus(c+6044,"ysyxSoCFull fpga chiplink mbypass monitor_1 param_1", false,-1, 1,0);
        tracep->declBus(c+6045,"ysyxSoCFull fpga chiplink mbypass monitor_1 size_1", false,-1, 3,0);
        tracep->declBus(c+6046,"ysyxSoCFull fpga chiplink mbypass monitor_1 source_1", false,-1, 5,0);
        tracep->declBit(c+6047,"ysyxSoCFull fpga chiplink mbypass monitor_1 denied", false,-1);
        tracep->declBus(c+6048,"ysyxSoCFull fpga chiplink mbypass monitor_1 c_first_beats1_decode", false,-1, 5,0);
        tracep->declBit(c+6049,"ysyxSoCFull fpga chiplink mbypass monitor_1 c_first_beats1_opdata", false,-1);
        tracep->declBus(c+6050,"ysyxSoCFull fpga chiplink mbypass monitor_1 c_first_counter", false,-1, 5,0);
        tracep->declBus(c+6051,"ysyxSoCFull fpga chiplink mbypass monitor_1 c_first_counter1", false,-1, 5,0);
        tracep->declBit(c+6052,"ysyxSoCFull fpga chiplink mbypass monitor_1 c_first", false,-1);
        tracep->declBus(c+6053,"ysyxSoCFull fpga chiplink mbypass monitor_1 opcode_3", false,-1, 2,0);
        tracep->declBus(c+6054,"ysyxSoCFull fpga chiplink mbypass monitor_1 param_3", false,-1, 2,0);
        tracep->declBus(c+6055,"ysyxSoCFull fpga chiplink mbypass monitor_1 size_3", false,-1, 3,0);
        tracep->declBus(c+6056,"ysyxSoCFull fpga chiplink mbypass monitor_1 source_3", false,-1, 5,0);
        tracep->declBus(c+6057,"ysyxSoCFull fpga chiplink mbypass monitor_1 address_2", false,-1, 31,0);
        tracep->declQuad(c+6058,"ysyxSoCFull fpga chiplink mbypass monitor_1 inflight", false,-1, 63,0);
        tracep->declArray(c+6060,"ysyxSoCFull fpga chiplink mbypass monitor_1 inflight_opcodes", false,-1, 255,0);
        tracep->declArray(c+6068,"ysyxSoCFull fpga chiplink mbypass monitor_1 inflight_sizes", false,-1, 511,0);
        tracep->declBus(c+6084,"ysyxSoCFull fpga chiplink mbypass monitor_1 a_first_counter_1", false,-1, 5,0);
        tracep->declBus(c+6085,"ysyxSoCFull fpga chiplink mbypass monitor_1 a_first_counter1_1", false,-1, 5,0);
        tracep->declBit(c+6086,"ysyxSoCFull fpga chiplink mbypass monitor_1 a_first_1", false,-1);
        tracep->declBus(c+6087,"ysyxSoCFull fpga chiplink mbypass monitor_1 d_first_counter_1", false,-1, 5,0);
        tracep->declBus(c+6088,"ysyxSoCFull fpga chiplink mbypass monitor_1 d_first_counter1_1", false,-1, 5,0);
        tracep->declBit(c+6089,"ysyxSoCFull fpga chiplink mbypass monitor_1 d_first_1", false,-1);
        tracep->declQuad(c+18309,"ysyxSoCFull fpga chiplink mbypass monitor_1 a_set_wo_ready", false,-1, 63,0);
        tracep->declBus(c+17449,"ysyxSoCFull fpga chiplink mbypass monitor_1 a_opcodes_set_interm", false,-1, 3,0);
        tracep->declBus(c+17450,"ysyxSoCFull fpga chiplink mbypass monitor_1 a_sizes_set_interm", false,-1, 4,0);
        tracep->declQuad(c+17451,"ysyxSoCFull fpga chiplink mbypass monitor_1 a_set", false,-1, 63,0);
        tracep->declQuad(c+6090,"ysyxSoCFull fpga chiplink mbypass monitor_1 d_clr_wo_ready", false,-1, 63,0);
        tracep->declQuad(c+6092,"ysyxSoCFull fpga chiplink mbypass monitor_1 d_clr", false,-1, 63,0);
        tracep->declBit(c+16555,"ysyxSoCFull fpga chiplink mbypass monitor_1 same_cycle_resp", false,-1);
        tracep->declBus(c+6094,"ysyxSoCFull fpga chiplink mbypass monitor_1 a_opcode_lookup", false,-1, 3,0);
        tracep->declBus(c+6095,"ysyxSoCFull fpga chiplink mbypass monitor_1 a_size_lookup", false,-1, 7,0);
        tracep->declArray(c+17453,"ysyxSoCFull fpga chiplink mbypass monitor_1 a_opcodes_set", false,-1, 255,0);
        tracep->declArray(c+6096,"ysyxSoCFull fpga chiplink mbypass monitor_1 d_opcodes_clr", false,-1, 255,0);
        tracep->declArray(c+17461,"ysyxSoCFull fpga chiplink mbypass monitor_1 a_sizes_set", false,-1, 511,0);
        tracep->declArray(c+6104,"ysyxSoCFull fpga chiplink mbypass monitor_1 d_sizes_clr", false,-1, 511,0);
        tracep->declBus(c+6120,"ysyxSoCFull fpga chiplink mbypass monitor_1 watchdog", false,-1, 31,0);
        tracep->declQuad(c+6121,"ysyxSoCFull fpga chiplink mbypass monitor_1 inflight_1", false,-1, 63,0);
        tracep->declArray(c+6123,"ysyxSoCFull fpga chiplink mbypass monitor_1 inflight_sizes_1", false,-1, 511,0);
        tracep->declBus(c+6139,"ysyxSoCFull fpga chiplink mbypass monitor_1 c_first_counter_1", false,-1, 5,0);
        tracep->declBus(c+6140,"ysyxSoCFull fpga chiplink mbypass monitor_1 c_first_counter1_1", false,-1, 5,0);
        tracep->declBit(c+6141,"ysyxSoCFull fpga chiplink mbypass monitor_1 c_first_1", false,-1);
        tracep->declBus(c+6142,"ysyxSoCFull fpga chiplink mbypass monitor_1 d_first_counter_2", false,-1, 5,0);
        tracep->declBus(c+6143,"ysyxSoCFull fpga chiplink mbypass monitor_1 d_first_counter1_2", false,-1, 5,0);
        tracep->declBit(c+6144,"ysyxSoCFull fpga chiplink mbypass monitor_1 d_first_2", false,-1);
        tracep->declQuad(c+16556,"ysyxSoCFull fpga chiplink mbypass monitor_1 c_set_wo_ready", false,-1, 63,0);
        tracep->declBus(c+16558,"ysyxSoCFull fpga chiplink mbypass monitor_1 c_sizes_set_interm", false,-1, 4,0);
        tracep->declQuad(c+16559,"ysyxSoCFull fpga chiplink mbypass monitor_1 c_set", false,-1, 63,0);
        tracep->declQuad(c+6145,"ysyxSoCFull fpga chiplink mbypass monitor_1 d_clr_wo_ready_1", false,-1, 63,0);
        tracep->declQuad(c+6147,"ysyxSoCFull fpga chiplink mbypass monitor_1 d_clr_1", false,-1, 63,0);
        tracep->declBit(c+16561,"ysyxSoCFull fpga chiplink mbypass monitor_1 same_cycle_resp_1", false,-1);
        tracep->declBus(c+6149,"ysyxSoCFull fpga chiplink mbypass monitor_1 c_size_lookup", false,-1, 7,0);
        tracep->declArray(c+16562,"ysyxSoCFull fpga chiplink mbypass monitor_1 c_sizes_set", false,-1, 511,0);
        tracep->declArray(c+6150,"ysyxSoCFull fpga chiplink mbypass monitor_1 d_sizes_clr_1", false,-1, 511,0);
        tracep->declBus(c+6166,"ysyxSoCFull fpga chiplink mbypass monitor_1 watchdog_1", false,-1, 31,0);
        tracep->declBit(c+6167,"ysyxSoCFull fpga chiplink mbypass monitor_1 inflight_2", false,-1);
        tracep->declBus(c+6168,"ysyxSoCFull fpga chiplink mbypass monitor_1 d_first_counter_3", false,-1, 5,0);
        tracep->declBus(c+6169,"ysyxSoCFull fpga chiplink mbypass monitor_1 d_first_counter1_3", false,-1, 5,0);
        tracep->declBit(c+6170,"ysyxSoCFull fpga chiplink mbypass monitor_1 d_first_3", false,-1);
        tracep->declBit(c+6171,"ysyxSoCFull fpga chiplink mbypass monitor_1 d_set", false,-1);
        tracep->declBit(c+16578,"ysyxSoCFull fpga chiplink mbypass monitor_1 e_clr", false,-1);
        tracep->declArray(c+20822,"ysyxSoCFull fpga chiplink mbypass monitor_1 plusarg_reader FORMAT", false,-1, 151,0);
        tracep->declBus(c+20827,"ysyxSoCFull fpga chiplink mbypass monitor_1 plusarg_reader WIDTH", false,-1, 31,0);
        tracep->declBus(c+20828,"ysyxSoCFull fpga chiplink mbypass monitor_1 plusarg_reader DEFAULT", false,-1, 31,0);
        tracep->declBus(c+24,"ysyxSoCFull fpga chiplink mbypass monitor_1 plusarg_reader out", false,-1, 31,0);
        tracep->declBus(c+24,"ysyxSoCFull fpga chiplink mbypass monitor_1 plusarg_reader myplus", false,-1, 31,0);
        tracep->declArray(c+20822,"ysyxSoCFull fpga chiplink mbypass monitor_1 plusarg_reader_1 FORMAT", false,-1, 151,0);
        tracep->declBus(c+20827,"ysyxSoCFull fpga chiplink mbypass monitor_1 plusarg_reader_1 WIDTH", false,-1, 31,0);
        tracep->declBus(c+20828,"ysyxSoCFull fpga chiplink mbypass monitor_1 plusarg_reader_1 DEFAULT", false,-1, 31,0);
        tracep->declBus(c+25,"ysyxSoCFull fpga chiplink mbypass monitor_1 plusarg_reader_1 out", false,-1, 31,0);
        tracep->declBus(c+25,"ysyxSoCFull fpga chiplink mbypass monitor_1 plusarg_reader_1 myplus", false,-1, 31,0);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink sinkA clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga chiplink sinkA reset", false,-1);
        tracep->declBit(c+5836,"ysyxSoCFull fpga chiplink sinkA io_a_ready", false,-1);
        tracep->declBit(c+19952,"ysyxSoCFull fpga chiplink sinkA io_a_valid", false,-1);
        tracep->declBus(c+5414,"ysyxSoCFull fpga chiplink sinkA io_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+5415,"ysyxSoCFull fpga chiplink sinkA io_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+5416,"ysyxSoCFull fpga chiplink sinkA io_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+5417,"ysyxSoCFull fpga chiplink sinkA io_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+5418,"ysyxSoCFull fpga chiplink sinkA io_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+5419,"ysyxSoCFull fpga chiplink sinkA io_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+5862,"ysyxSoCFull fpga chiplink sinkA io_q_ready", false,-1);
        tracep->declBit(c+19957,"ysyxSoCFull fpga chiplink sinkA io_q_valid", false,-1);
        tracep->declBus(c+5863,"ysyxSoCFull fpga chiplink sinkA io_q_bits_data", false,-1, 31,0);
        tracep->declBit(c+5864,"ysyxSoCFull fpga chiplink sinkA io_q_bits_last", false,-1);
        tracep->declBus(c+5865,"ysyxSoCFull fpga chiplink sinkA io_q_bits_beats", false,-1, 6,0);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink sinkA inject_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga chiplink sinkA inject_reset", false,-1);
        tracep->declBit(c+6172,"ysyxSoCFull fpga chiplink sinkA inject_io_i_last", false,-1);
        tracep->declBit(c+6173,"ysyxSoCFull fpga chiplink sinkA inject_io_o_last", false,-1);
        tracep->declBit(c+6174,"ysyxSoCFull fpga chiplink sinkA inject_io_i_ready", false,-1);
        tracep->declBit(c+19957,"ysyxSoCFull fpga chiplink sinkA inject_io_i_valid", false,-1);
        tracep->declBus(c+6175,"ysyxSoCFull fpga chiplink sinkA inject_io_i_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+6176,"ysyxSoCFull fpga chiplink sinkA inject_io_i_bits_param", false,-1, 2,0);
        tracep->declBus(c+6177,"ysyxSoCFull fpga chiplink sinkA inject_io_i_bits_size", false,-1, 2,0);
        tracep->declBus(c+6178,"ysyxSoCFull fpga chiplink sinkA inject_io_i_bits_source", false,-1, 3,0);
        tracep->declBus(c+6179,"ysyxSoCFull fpga chiplink sinkA inject_io_i_bits_address", false,-1, 31,0);
        tracep->declBus(c+6180,"ysyxSoCFull fpga chiplink sinkA inject_io_i_bits_mask", false,-1, 3,0);
        tracep->declBus(c+6181,"ysyxSoCFull fpga chiplink sinkA inject_io_i_bits_data", false,-1, 31,0);
        tracep->declBit(c+6182,"ysyxSoCFull fpga chiplink sinkA inject_io_o_ready", false,-1);
        tracep->declBit(c+19957,"ysyxSoCFull fpga chiplink sinkA inject_io_o_valid", false,-1);
        tracep->declBus(c+6175,"ysyxSoCFull fpga chiplink sinkA inject_io_o_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+6176,"ysyxSoCFull fpga chiplink sinkA inject_io_o_bits_param", false,-1, 2,0);
        tracep->declBus(c+6177,"ysyxSoCFull fpga chiplink sinkA inject_io_o_bits_size", false,-1, 2,0);
        tracep->declBus(c+6178,"ysyxSoCFull fpga chiplink sinkA inject_io_o_bits_source", false,-1, 3,0);
        tracep->declBus(c+6179,"ysyxSoCFull fpga chiplink sinkA inject_io_o_bits_address", false,-1, 31,0);
        tracep->declBus(c+6183,"ysyxSoCFull fpga chiplink sinkA inject_io_o_bits_data", false,-1, 31,0);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q_reset", false,-1);
        tracep->declBit(c+5836,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q_io_enq_ready", false,-1);
        tracep->declBit(c+19952,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q_io_enq_valid", false,-1);
        tracep->declBus(c+5414,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q_io_enq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+5415,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q_io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+5416,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q_io_enq_bits_source", false,-1, 3,0);
        tracep->declBus(c+5417,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q_io_enq_bits_address", false,-1, 31,0);
        tracep->declBus(c+5418,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q_io_enq_bits_mask", false,-1, 3,0);
        tracep->declBus(c+5419,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q_io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+6174,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q_io_deq_ready", false,-1);
        tracep->declBit(c+19957,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q_io_deq_valid", false,-1);
        tracep->declBus(c+6175,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q_io_deq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+6176,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q_io_deq_bits_param", false,-1, 2,0);
        tracep->declBus(c+6177,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q_io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+6178,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q_io_deq_bits_source", false,-1, 3,0);
        tracep->declBus(c+6179,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q_io_deq_bits_address", false,-1, 31,0);
        tracep->declBus(c+6180,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q_io_deq_bits_mask", false,-1, 3,0);
        tracep->declBus(c+6181,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q_io_deq_bits_data", false,-1, 31,0);
        tracep->declBus(c+6184,"ysyxSoCFull fpga chiplink sinkA inject_io_i_last_beats1_decode", false,-1, 3,0);
        tracep->declBit(c+6185,"ysyxSoCFull fpga chiplink sinkA inject_io_i_last_beats1_opdata", false,-1);
        tracep->declBus(c+6186,"ysyxSoCFull fpga chiplink sinkA inject_io_i_last_beats1", false,-1, 3,0);
        tracep->declBus(c+6187,"ysyxSoCFull fpga chiplink sinkA inject_io_i_last_counter", false,-1, 3,0);
        tracep->declBus(c+6188,"ysyxSoCFull fpga chiplink sinkA inject_io_i_last_counter1", false,-1, 3,0);
        tracep->declBit(c+6189,"ysyxSoCFull fpga chiplink sinkA inject_io_i_last_first", false,-1);
        tracep->declBit(c+6185,"ysyxSoCFull fpga chiplink sinkA a_hasData", false,-1);
        tracep->declBit(c+6190,"ysyxSoCFull fpga chiplink sinkA a_partial", false,-1);
        tracep->declBus(c+6191,"ysyxSoCFull fpga chiplink sinkA state", false,-1, 1,0);
        tracep->declBus(c+6192,"ysyxSoCFull fpga chiplink sinkA header_hi_hi_hi", false,-1, 15,0);
        tracep->declBus(c+6193,"ysyxSoCFull fpga chiplink sinkA header_hi_hi_lo", false,-1, 2,0);
        tracep->declBus(c+6194,"ysyxSoCFull fpga chiplink sinkA header_hi_lo", false,-1, 3,0);
        tracep->declBus(c+6176,"ysyxSoCFull fpga chiplink sinkA header_lo_hi_hi", false,-1, 2,0);
        tracep->declBus(c+6175,"ysyxSoCFull fpga chiplink sinkA header_lo_hi_lo", false,-1, 2,0);
        tracep->declBus(c+6195,"ysyxSoCFull fpga chiplink sinkA header", false,-1, 31,0);
        tracep->declBit(c+6196,"ysyxSoCFull fpga chiplink sinkA isLastState", false,-1);
        tracep->declBus(c+6177,"ysyxSoCFull fpga chiplink sinkA io_q_bits_beats_shiftAmount", false,-1, 2,0);
        tracep->declBus(c+6197,"ysyxSoCFull fpga chiplink sinkA io_q_bits_beats_hi", false,-1, 3,0);
        tracep->declBit(c+6198,"ysyxSoCFull fpga chiplink sinkA io_q_bits_beats_lo", false,-1);
        tracep->declBit(c+6199,"ysyxSoCFull fpga chiplink sinkA io_q_bits_beats_hi_1", false,-1);
        tracep->declBit(c+6200,"ysyxSoCFull fpga chiplink sinkA io_q_bits_beats_lo_1", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink sinkA inject clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga chiplink sinkA inject reset", false,-1);
        tracep->declBit(c+6172,"ysyxSoCFull fpga chiplink sinkA inject io_i_last", false,-1);
        tracep->declBit(c+6173,"ysyxSoCFull fpga chiplink sinkA inject io_o_last", false,-1);
        tracep->declBit(c+6174,"ysyxSoCFull fpga chiplink sinkA inject io_i_ready", false,-1);
        tracep->declBit(c+19957,"ysyxSoCFull fpga chiplink sinkA inject io_i_valid", false,-1);
        tracep->declBus(c+6175,"ysyxSoCFull fpga chiplink sinkA inject io_i_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+6176,"ysyxSoCFull fpga chiplink sinkA inject io_i_bits_param", false,-1, 2,0);
        tracep->declBus(c+6177,"ysyxSoCFull fpga chiplink sinkA inject io_i_bits_size", false,-1, 2,0);
        tracep->declBus(c+6178,"ysyxSoCFull fpga chiplink sinkA inject io_i_bits_source", false,-1, 3,0);
        tracep->declBus(c+6179,"ysyxSoCFull fpga chiplink sinkA inject io_i_bits_address", false,-1, 31,0);
        tracep->declBus(c+6180,"ysyxSoCFull fpga chiplink sinkA inject io_i_bits_mask", false,-1, 3,0);
        tracep->declBus(c+6181,"ysyxSoCFull fpga chiplink sinkA inject io_i_bits_data", false,-1, 31,0);
        tracep->declBit(c+6182,"ysyxSoCFull fpga chiplink sinkA inject io_o_ready", false,-1);
        tracep->declBit(c+19957,"ysyxSoCFull fpga chiplink sinkA inject io_o_valid", false,-1);
        tracep->declBus(c+6175,"ysyxSoCFull fpga chiplink sinkA inject io_o_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+6176,"ysyxSoCFull fpga chiplink sinkA inject io_o_bits_param", false,-1, 2,0);
        tracep->declBus(c+6177,"ysyxSoCFull fpga chiplink sinkA inject io_o_bits_size", false,-1, 2,0);
        tracep->declBus(c+6178,"ysyxSoCFull fpga chiplink sinkA inject io_o_bits_source", false,-1, 3,0);
        tracep->declBus(c+6179,"ysyxSoCFull fpga chiplink sinkA inject io_o_bits_address", false,-1, 31,0);
        tracep->declBus(c+6183,"ysyxSoCFull fpga chiplink sinkA inject io_o_bits_data", false,-1, 31,0);
        tracep->declBus(c+6201,"ysyxSoCFull fpga chiplink sinkA inject state", false,-1, 3,0);
        tracep->declBus(c+6202,"ysyxSoCFull fpga chiplink sinkA inject shift", false,-1, 31,0);
        tracep->declBit(c+6203,"ysyxSoCFull fpga chiplink sinkA inject full", false,-1);
        tracep->declBit(c+6190,"ysyxSoCFull fpga chiplink sinkA inject partial", false,-1);
        tracep->declBit(c+6204,"ysyxSoCFull fpga chiplink sinkA inject last", false,-1);
        tracep->declBus(c+6205,"ysyxSoCFull fpga chiplink sinkA inject mixed_lo_lo_hi", false,-1, 7,0);
        tracep->declBus(c+6206,"ysyxSoCFull fpga chiplink sinkA inject mixed_lo_hi_hi", false,-1, 7,0);
        tracep->declBus(c+6207,"ysyxSoCFull fpga chiplink sinkA inject mixed_hi_lo_hi", false,-1, 7,0);
        tracep->declBus(c+6208,"ysyxSoCFull fpga chiplink sinkA inject mixed_hi_hi_hi", false,-1, 7,0);
        tracep->declBit(c+6209,"ysyxSoCFull fpga chiplink sinkA inject mixed_lo_lo_lo", false,-1);
        tracep->declBit(c+6210,"ysyxSoCFull fpga chiplink sinkA inject mixed_lo_hi_lo", false,-1);
        tracep->declBit(c+6211,"ysyxSoCFull fpga chiplink sinkA inject mixed_hi_lo_lo", false,-1);
        tracep->declBit(c+6212,"ysyxSoCFull fpga chiplink sinkA inject mixed_hi_hi_lo", false,-1);
        tracep->declQuad(c+6213,"ysyxSoCFull fpga chiplink sinkA inject mixed", false,-1, 35,0);
        tracep->declArray(c+6215,"ysyxSoCFull fpga chiplink sinkA inject wide", false,-1, 98,0);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q reset", false,-1);
        tracep->declBit(c+5836,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q io_enq_ready", false,-1);
        tracep->declBit(c+19952,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q io_enq_valid", false,-1);
        tracep->declBus(c+5414,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q io_enq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+5415,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+5416,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q io_enq_bits_source", false,-1, 3,0);
        tracep->declBus(c+5417,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q io_enq_bits_address", false,-1, 31,0);
        tracep->declBus(c+5418,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q io_enq_bits_mask", false,-1, 3,0);
        tracep->declBus(c+5419,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+6174,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q io_deq_ready", false,-1);
        tracep->declBit(c+19957,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q io_deq_valid", false,-1);
        tracep->declBus(c+6175,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q io_deq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+6176,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q io_deq_bits_param", false,-1, 2,0);
        tracep->declBus(c+6177,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+6178,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q io_deq_bits_source", false,-1, 3,0);
        tracep->declBus(c+6179,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q io_deq_bits_address", false,-1, 31,0);
        tracep->declBus(c+6180,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q io_deq_bits_mask", false,-1, 3,0);
        tracep->declBus(c+6181,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q io_deq_bits_data", false,-1, 31,0);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+6219+i*1,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q ram_opcode", true,(i+0), 2,0);}}
        tracep->declBus(c+6220,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q ram_opcode_io_deq_bits_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+20815,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q ram_opcode_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+5414,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q ram_opcode_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+20815,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q ram_opcode_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q ram_opcode_MPORT_mask", false,-1);
        tracep->declBit(c+17477,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q ram_opcode_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+6221+i*1,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q ram_param", true,(i+0), 2,0);}}
        tracep->declBus(c+6222,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q ram_param_io_deq_bits_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+20815,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q ram_param_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+20821,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q ram_param_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+20815,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q ram_param_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q ram_param_MPORT_mask", false,-1);
        tracep->declBit(c+17477,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q ram_param_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+6223+i*1,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q ram_size", true,(i+0), 2,0);}}
        tracep->declBus(c+6224,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q ram_size_io_deq_bits_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+20815,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q ram_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+5415,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q ram_size_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+20815,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q ram_size_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q ram_size_MPORT_mask", false,-1);
        tracep->declBit(c+17477,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q ram_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+6225+i*1,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q ram_source", true,(i+0), 3,0);}}
        tracep->declBus(c+6226,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q ram_source_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+20815,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q ram_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+5416,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q ram_source_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+20815,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q ram_source_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q ram_source_MPORT_mask", false,-1);
        tracep->declBit(c+17477,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q ram_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+6227+i*1,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q ram_address", true,(i+0), 31,0);}}
        tracep->declBus(c+6228,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q ram_address_io_deq_bits_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+20815,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q ram_address_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+5417,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q ram_address_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+20815,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q ram_address_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q ram_address_MPORT_mask", false,-1);
        tracep->declBit(c+17477,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q ram_address_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+6229+i*1,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q ram_mask", true,(i+0), 3,0);}}
        tracep->declBus(c+6230,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q ram_mask_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+20815,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q ram_mask_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+5418,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q ram_mask_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+20815,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q ram_mask_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q ram_mask_MPORT_mask", false,-1);
        tracep->declBit(c+17477,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q ram_mask_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+6231+i*1,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q ram_data", true,(i+0), 31,0);}}
        tracep->declBus(c+6232,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q ram_data_io_deq_bits_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+20815,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q ram_data_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+5419,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q ram_data_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+20815,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q ram_data_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q ram_data_MPORT_mask", false,-1);
        tracep->declBit(c+17477,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q ram_data_MPORT_en", false,-1);
        tracep->declBit(c+6233,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q maybe_full", false,-1);
        tracep->declBit(c+5836,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q empty", false,-1);
        tracep->declBit(c+17477,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q do_enq", false,-1);
        tracep->declBit(c+17478,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q do_deq", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink sinkB clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga chiplink sinkB reset", false,-1);
        tracep->declBit(c+5866,"ysyxSoCFull fpga chiplink sinkB io_q_ready", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull fpga chiplink sinkB io_q_valid", false,-1);
        tracep->declBus(c+5867,"ysyxSoCFull fpga chiplink sinkB io_q_bits_data", false,-1, 31,0);
        tracep->declBit(c+5868,"ysyxSoCFull fpga chiplink sinkB io_q_bits_last", false,-1);
        tracep->declBus(c+6234,"ysyxSoCFull fpga chiplink sinkB state", false,-1, 1,0);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink sinkC clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga chiplink sinkC reset", false,-1);
        tracep->declBit(c+5869,"ysyxSoCFull fpga chiplink sinkC io_q_ready", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull fpga chiplink sinkC io_q_valid", false,-1);
        tracep->declBus(c+5870,"ysyxSoCFull fpga chiplink sinkC io_q_bits_data", false,-1, 31,0);
        tracep->declBit(c+5871,"ysyxSoCFull fpga chiplink sinkC io_q_bits_last", false,-1);
        tracep->declBus(c+6235,"ysyxSoCFull fpga chiplink sinkC state", false,-1, 1,0);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink sinkD clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga chiplink sinkD reset", false,-1);
        tracep->declBit(c+5858,"ysyxSoCFull fpga chiplink sinkD io_d_ready", false,-1);
        tracep->declBit(c+5859,"ysyxSoCFull fpga chiplink sinkD io_d_valid", false,-1);
        tracep->declBus(c+5441,"ysyxSoCFull fpga chiplink sinkD io_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+5442,"ysyxSoCFull fpga chiplink sinkD io_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+5443,"ysyxSoCFull fpga chiplink sinkD io_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+5444,"ysyxSoCFull fpga chiplink sinkD io_d_bits_source", false,-1, 5,0);
        tracep->declBit(c+5445,"ysyxSoCFull fpga chiplink sinkD io_d_bits_denied", false,-1);
        tracep->declBus(c+5446,"ysyxSoCFull fpga chiplink sinkD io_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+5872,"ysyxSoCFull fpga chiplink sinkD io_q_ready", false,-1);
        tracep->declBit(c+5873,"ysyxSoCFull fpga chiplink sinkD io_q_valid", false,-1);
        tracep->declBus(c+19958,"ysyxSoCFull fpga chiplink sinkD io_q_bits_data", false,-1, 31,0);
        tracep->declBit(c+5874,"ysyxSoCFull fpga chiplink sinkD io_q_bits_last", false,-1);
        tracep->declBus(c+5875,"ysyxSoCFull fpga chiplink sinkD io_q_bits_beats", false,-1, 6,0);
        tracep->declBit(c+5876,"ysyxSoCFull fpga chiplink sinkD io_a_tlSource_valid", false,-1);
        tracep->declBus(c+5877,"ysyxSoCFull fpga chiplink sinkD io_a_tlSource_bits", false,-1, 5,0);
        tracep->declBus(c+17444,"ysyxSoCFull fpga chiplink sinkD io_a_clSource", false,-1, 15,0);
        tracep->declBit(c+5878,"ysyxSoCFull fpga chiplink sinkD io_c_tlSource_valid", false,-1);
        tracep->declBus(c+5877,"ysyxSoCFull fpga chiplink sinkD io_c_tlSource_bits", false,-1, 5,0);
        tracep->declBus(c+16549,"ysyxSoCFull fpga chiplink sinkD io_c_clSource", false,-1, 15,0);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink sinkD d_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga chiplink sinkD d_reset", false,-1);
        tracep->declBit(c+5858,"ysyxSoCFull fpga chiplink sinkD d_io_enq_ready", false,-1);
        tracep->declBit(c+5859,"ysyxSoCFull fpga chiplink sinkD d_io_enq_valid", false,-1);
        tracep->declBus(c+5441,"ysyxSoCFull fpga chiplink sinkD d_io_enq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+5442,"ysyxSoCFull fpga chiplink sinkD d_io_enq_bits_param", false,-1, 1,0);
        tracep->declBus(c+5443,"ysyxSoCFull fpga chiplink sinkD d_io_enq_bits_size", false,-1, 3,0);
        tracep->declBus(c+5444,"ysyxSoCFull fpga chiplink sinkD d_io_enq_bits_source", false,-1, 5,0);
        tracep->declBit(c+5445,"ysyxSoCFull fpga chiplink sinkD d_io_enq_bits_denied", false,-1);
        tracep->declBus(c+5446,"ysyxSoCFull fpga chiplink sinkD d_io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+6236,"ysyxSoCFull fpga chiplink sinkD d_io_deq_ready", false,-1);
        tracep->declBit(c+5873,"ysyxSoCFull fpga chiplink sinkD d_io_deq_valid", false,-1);
        tracep->declBus(c+6237,"ysyxSoCFull fpga chiplink sinkD d_io_deq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+6238,"ysyxSoCFull fpga chiplink sinkD d_io_deq_bits_param", false,-1, 1,0);
        tracep->declBus(c+6239,"ysyxSoCFull fpga chiplink sinkD d_io_deq_bits_size", false,-1, 3,0);
        tracep->declBus(c+5877,"ysyxSoCFull fpga chiplink sinkD d_io_deq_bits_source", false,-1, 5,0);
        tracep->declBit(c+6240,"ysyxSoCFull fpga chiplink sinkD d_io_deq_bits_sink", false,-1);
        tracep->declBit(c+6241,"ysyxSoCFull fpga chiplink sinkD d_io_deq_bits_denied", false,-1);
        tracep->declBus(c+6242,"ysyxSoCFull fpga chiplink sinkD d_io_deq_bits_data", false,-1, 31,0);
        tracep->declBus(c+6243,"ysyxSoCFull fpga chiplink sinkD state", false,-1, 1,0);
        tracep->declBus(c+6244,"ysyxSoCFull fpga chiplink sinkD d_last_beats1_decode", false,-1, 5,0);
        tracep->declBit(c+6245,"ysyxSoCFull fpga chiplink sinkD d_last_beats1_opdata", false,-1);
        tracep->declBus(c+6246,"ysyxSoCFull fpga chiplink sinkD d_last_beats1", false,-1, 5,0);
        tracep->declBus(c+6247,"ysyxSoCFull fpga chiplink sinkD d_last_counter", false,-1, 5,0);
        tracep->declBus(c+6248,"ysyxSoCFull fpga chiplink sinkD d_last_counter1", false,-1, 5,0);
        tracep->declBit(c+6249,"ysyxSoCFull fpga chiplink sinkD d_last_first", false,-1);
        tracep->declBit(c+6250,"ysyxSoCFull fpga chiplink sinkD d_last", false,-1);
        tracep->declBit(c+6251,"ysyxSoCFull fpga chiplink sinkD d_grant", false,-1);
        tracep->declBit(c+6252,"ysyxSoCFull fpga chiplink sinkD relack", false,-1);
        tracep->declBus(c+6253,"ysyxSoCFull fpga chiplink sinkD header_hi_hi_lo", false,-1, 2,0);
        tracep->declBus(c+20803,"ysyxSoCFull fpga chiplink sinkD header_hi_hi_hi", false,-1, 15,0);
        tracep->declBus(c+6239,"ysyxSoCFull fpga chiplink sinkD header_hi_lo", false,-1, 3,0);
        tracep->declBus(c+6237,"ysyxSoCFull fpga chiplink sinkD header_lo_hi_lo", false,-1, 2,0);
        tracep->declBus(c+20804,"ysyxSoCFull fpga chiplink sinkD header", false,-1, 31,0);
        tracep->declBit(c+6254,"ysyxSoCFull fpga chiplink sinkD isLastState", false,-1);
        tracep->declBus(c+6255,"ysyxSoCFull fpga chiplink sinkD io_q_bits_beats_shiftAmount", false,-1, 2,0);
        tracep->declBus(c+6256,"ysyxSoCFull fpga chiplink sinkD io_q_bits_beats_hi", false,-1, 3,0);
        tracep->declBit(c+6257,"ysyxSoCFull fpga chiplink sinkD io_q_bits_beats_lo", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink sinkD d clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga chiplink sinkD d reset", false,-1);
        tracep->declBit(c+5858,"ysyxSoCFull fpga chiplink sinkD d io_enq_ready", false,-1);
        tracep->declBit(c+5859,"ysyxSoCFull fpga chiplink sinkD d io_enq_valid", false,-1);
        tracep->declBus(c+5441,"ysyxSoCFull fpga chiplink sinkD d io_enq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+5442,"ysyxSoCFull fpga chiplink sinkD d io_enq_bits_param", false,-1, 1,0);
        tracep->declBus(c+5443,"ysyxSoCFull fpga chiplink sinkD d io_enq_bits_size", false,-1, 3,0);
        tracep->declBus(c+5444,"ysyxSoCFull fpga chiplink sinkD d io_enq_bits_source", false,-1, 5,0);
        tracep->declBit(c+5445,"ysyxSoCFull fpga chiplink sinkD d io_enq_bits_denied", false,-1);
        tracep->declBus(c+5446,"ysyxSoCFull fpga chiplink sinkD d io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+6236,"ysyxSoCFull fpga chiplink sinkD d io_deq_ready", false,-1);
        tracep->declBit(c+5873,"ysyxSoCFull fpga chiplink sinkD d io_deq_valid", false,-1);
        tracep->declBus(c+6237,"ysyxSoCFull fpga chiplink sinkD d io_deq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+6238,"ysyxSoCFull fpga chiplink sinkD d io_deq_bits_param", false,-1, 1,0);
        tracep->declBus(c+6239,"ysyxSoCFull fpga chiplink sinkD d io_deq_bits_size", false,-1, 3,0);
        tracep->declBus(c+5877,"ysyxSoCFull fpga chiplink sinkD d io_deq_bits_source", false,-1, 5,0);
        tracep->declBit(c+6240,"ysyxSoCFull fpga chiplink sinkD d io_deq_bits_sink", false,-1);
        tracep->declBit(c+6241,"ysyxSoCFull fpga chiplink sinkD d io_deq_bits_denied", false,-1);
        tracep->declBus(c+6242,"ysyxSoCFull fpga chiplink sinkD d io_deq_bits_data", false,-1, 31,0);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+6258+i*1,"ysyxSoCFull fpga chiplink sinkD d ram_opcode", true,(i+0), 2,0);}}
        tracep->declBus(c+6259,"ysyxSoCFull fpga chiplink sinkD d ram_opcode_io_deq_bits_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+20815,"ysyxSoCFull fpga chiplink sinkD d ram_opcode_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+5441,"ysyxSoCFull fpga chiplink sinkD d ram_opcode_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+20815,"ysyxSoCFull fpga chiplink sinkD d ram_opcode_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga chiplink sinkD d ram_opcode_MPORT_mask", false,-1);
        tracep->declBit(c+6260,"ysyxSoCFull fpga chiplink sinkD d ram_opcode_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+6261+i*1,"ysyxSoCFull fpga chiplink sinkD d ram_param", true,(i+0), 1,0);}}
        tracep->declBus(c+6262,"ysyxSoCFull fpga chiplink sinkD d ram_param_io_deq_bits_MPORT_data", false,-1, 1,0);
        tracep->declBit(c+20815,"ysyxSoCFull fpga chiplink sinkD d ram_param_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+5442,"ysyxSoCFull fpga chiplink sinkD d ram_param_MPORT_data", false,-1, 1,0);
        tracep->declBit(c+20815,"ysyxSoCFull fpga chiplink sinkD d ram_param_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga chiplink sinkD d ram_param_MPORT_mask", false,-1);
        tracep->declBit(c+6260,"ysyxSoCFull fpga chiplink sinkD d ram_param_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+6263+i*1,"ysyxSoCFull fpga chiplink sinkD d ram_size", true,(i+0), 3,0);}}
        tracep->declBus(c+6264,"ysyxSoCFull fpga chiplink sinkD d ram_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+20815,"ysyxSoCFull fpga chiplink sinkD d ram_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+5443,"ysyxSoCFull fpga chiplink sinkD d ram_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+20815,"ysyxSoCFull fpga chiplink sinkD d ram_size_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga chiplink sinkD d ram_size_MPORT_mask", false,-1);
        tracep->declBit(c+6260,"ysyxSoCFull fpga chiplink sinkD d ram_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+6265+i*1,"ysyxSoCFull fpga chiplink sinkD d ram_source", true,(i+0), 5,0);}}
        tracep->declBus(c+6266,"ysyxSoCFull fpga chiplink sinkD d ram_source_io_deq_bits_MPORT_data", false,-1, 5,0);
        tracep->declBit(c+20815,"ysyxSoCFull fpga chiplink sinkD d ram_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+5444,"ysyxSoCFull fpga chiplink sinkD d ram_source_MPORT_data", false,-1, 5,0);
        tracep->declBit(c+20815,"ysyxSoCFull fpga chiplink sinkD d ram_source_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga chiplink sinkD d ram_source_MPORT_mask", false,-1);
        tracep->declBit(c+6260,"ysyxSoCFull fpga chiplink sinkD d ram_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+6267+i*1,"ysyxSoCFull fpga chiplink sinkD d ram_sink", true,(i+0));}}
        tracep->declBit(c+6268,"ysyxSoCFull fpga chiplink sinkD d ram_sink_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull fpga chiplink sinkD d ram_sink_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull fpga chiplink sinkD d ram_sink_MPORT_data", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull fpga chiplink sinkD d ram_sink_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga chiplink sinkD d ram_sink_MPORT_mask", false,-1);
        tracep->declBit(c+6260,"ysyxSoCFull fpga chiplink sinkD d ram_sink_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+6269+i*1,"ysyxSoCFull fpga chiplink sinkD d ram_denied", true,(i+0));}}
        tracep->declBit(c+6270,"ysyxSoCFull fpga chiplink sinkD d ram_denied_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull fpga chiplink sinkD d ram_denied_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+5445,"ysyxSoCFull fpga chiplink sinkD d ram_denied_MPORT_data", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull fpga chiplink sinkD d ram_denied_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga chiplink sinkD d ram_denied_MPORT_mask", false,-1);
        tracep->declBit(c+6260,"ysyxSoCFull fpga chiplink sinkD d ram_denied_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+6271+i*1,"ysyxSoCFull fpga chiplink sinkD d ram_data", true,(i+0), 31,0);}}
        tracep->declBus(c+6272,"ysyxSoCFull fpga chiplink sinkD d ram_data_io_deq_bits_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+20815,"ysyxSoCFull fpga chiplink sinkD d ram_data_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+5446,"ysyxSoCFull fpga chiplink sinkD d ram_data_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+20815,"ysyxSoCFull fpga chiplink sinkD d ram_data_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga chiplink sinkD d ram_data_MPORT_mask", false,-1);
        tracep->declBit(c+6260,"ysyxSoCFull fpga chiplink sinkD d ram_data_MPORT_en", false,-1);
        tracep->declBit(c+6273,"ysyxSoCFull fpga chiplink sinkD d maybe_full", false,-1);
        tracep->declBit(c+5858,"ysyxSoCFull fpga chiplink sinkD d empty", false,-1);
        tracep->declBit(c+6260,"ysyxSoCFull fpga chiplink sinkD d do_enq", false,-1);
        tracep->declBit(c+6274,"ysyxSoCFull fpga chiplink sinkD d do_deq", false,-1);
        tracep->declBus(c+17445,"ysyxSoCFull fpga chiplink sinkE io_q_bits_data", false,-1, 31,0);
        tracep->declBus(c+17446,"ysyxSoCFull fpga chiplink sinkE io_d_clSink", false,-1, 15,0);
        tracep->declBus(c+17479,"ysyxSoCFull fpga chiplink sinkE header_hi", false,-1, 22,0);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink sourceA clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga chiplink sourceA reset", false,-1);
        tracep->declBit(c+19955,"ysyxSoCFull fpga chiplink sourceA io_a_ready", false,-1);
        tracep->declBit(c+18300,"ysyxSoCFull fpga chiplink sourceA io_a_valid", false,-1);
        tracep->declBus(c+5845,"ysyxSoCFull fpga chiplink sourceA io_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+5846,"ysyxSoCFull fpga chiplink sourceA io_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+5847,"ysyxSoCFull fpga chiplink sourceA io_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+5848,"ysyxSoCFull fpga chiplink sourceA io_a_bits_source", false,-1, 5,0);
        tracep->declBus(c+5849,"ysyxSoCFull fpga chiplink sourceA io_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+5850,"ysyxSoCFull fpga chiplink sourceA io_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+5851,"ysyxSoCFull fpga chiplink sourceA io_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+19959,"ysyxSoCFull fpga chiplink sourceA io_q_ready", false,-1);
        tracep->declBit(c+18303,"ysyxSoCFull fpga chiplink sourceA io_q_valid", false,-1);
        tracep->declBus(c+5879,"ysyxSoCFull fpga chiplink sourceA io_q_bits", false,-1, 31,0);
        tracep->declBit(c+5876,"ysyxSoCFull fpga chiplink sourceA io_d_tlSource_valid", false,-1);
        tracep->declBus(c+5877,"ysyxSoCFull fpga chiplink sourceA io_d_tlSource_bits", false,-1, 5,0);
        tracep->declBus(c+17444,"ysyxSoCFull fpga chiplink sourceA io_d_clSource", false,-1, 15,0);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink sourceA cams_0_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga chiplink sourceA cams_0_reset", false,-1);
        tracep->declBit(c+6275,"ysyxSoCFull fpga chiplink sourceA cams_0_io_alloc_ready", false,-1);
        tracep->declBit(c+19965,"ysyxSoCFull fpga chiplink sourceA cams_0_io_alloc_valid", false,-1);
        tracep->declBus(c+6276,"ysyxSoCFull fpga chiplink sourceA cams_0_io_alloc_bits", false,-1, 15,0);
        tracep->declBus(c+6277,"ysyxSoCFull fpga chiplink sourceA cams_0_io_key", false,-1, 2,0);
        tracep->declBit(c+6278,"ysyxSoCFull fpga chiplink sourceA cams_0_io_free_valid", false,-1);
        tracep->declBus(c+6279,"ysyxSoCFull fpga chiplink sourceA cams_0_io_free_bits", false,-1, 2,0);
        tracep->declBus(c+17480,"ysyxSoCFull fpga chiplink sourceA cams_0_io_data", false,-1, 15,0);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink sourceA cams_1_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga chiplink sourceA cams_1_reset", false,-1);
        tracep->declBit(c+6280,"ysyxSoCFull fpga chiplink sourceA cams_1_io_alloc_ready", false,-1);
        tracep->declBit(c+19966,"ysyxSoCFull fpga chiplink sourceA cams_1_io_alloc_valid", false,-1);
        tracep->declBus(c+6281,"ysyxSoCFull fpga chiplink sourceA cams_1_io_alloc_bits", false,-1, 15,0);
        tracep->declBus(c+6282,"ysyxSoCFull fpga chiplink sourceA cams_1_io_key", false,-1, 2,0);
        tracep->declBit(c+6283,"ysyxSoCFull fpga chiplink sourceA cams_1_io_free_valid", false,-1);
        tracep->declBus(c+6279,"ysyxSoCFull fpga chiplink sourceA cams_1_io_free_bits", false,-1, 2,0);
        tracep->declBus(c+17481,"ysyxSoCFull fpga chiplink sourceA cams_1_io_data", false,-1, 15,0);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink sourceA cams_2_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga chiplink sourceA cams_2_reset", false,-1);
        tracep->declBit(c+6284,"ysyxSoCFull fpga chiplink sourceA cams_2_io_alloc_ready", false,-1);
        tracep->declBit(c+19967,"ysyxSoCFull fpga chiplink sourceA cams_2_io_alloc_valid", false,-1);
        tracep->declBus(c+6285,"ysyxSoCFull fpga chiplink sourceA cams_2_io_alloc_bits", false,-1, 15,0);
        tracep->declBus(c+6286,"ysyxSoCFull fpga chiplink sourceA cams_2_io_key", false,-1, 2,0);
        tracep->declBit(c+6287,"ysyxSoCFull fpga chiplink sourceA cams_2_io_free_valid", false,-1);
        tracep->declBus(c+6279,"ysyxSoCFull fpga chiplink sourceA cams_2_io_free_bits", false,-1, 2,0);
        tracep->declBus(c+17482,"ysyxSoCFull fpga chiplink sourceA cams_2_io_data", false,-1, 15,0);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink sourceA cams_3_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga chiplink sourceA cams_3_reset", false,-1);
        tracep->declBit(c+6288,"ysyxSoCFull fpga chiplink sourceA cams_3_io_alloc_ready", false,-1);
        tracep->declBit(c+19968,"ysyxSoCFull fpga chiplink sourceA cams_3_io_alloc_valid", false,-1);
        tracep->declBus(c+6289,"ysyxSoCFull fpga chiplink sourceA cams_3_io_alloc_bits", false,-1, 15,0);
        tracep->declBus(c+6290,"ysyxSoCFull fpga chiplink sourceA cams_3_io_key", false,-1, 2,0);
        tracep->declBit(c+6291,"ysyxSoCFull fpga chiplink sourceA cams_3_io_free_valid", false,-1);
        tracep->declBus(c+6279,"ysyxSoCFull fpga chiplink sourceA cams_3_io_free_bits", false,-1, 2,0);
        tracep->declBus(c+17483,"ysyxSoCFull fpga chiplink sourceA cams_3_io_data", false,-1, 15,0);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink sourceA cams_4_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga chiplink sourceA cams_4_reset", false,-1);
        tracep->declBit(c+6292,"ysyxSoCFull fpga chiplink sourceA cams_4_io_alloc_ready", false,-1);
        tracep->declBit(c+19969,"ysyxSoCFull fpga chiplink sourceA cams_4_io_alloc_valid", false,-1);
        tracep->declBus(c+6293,"ysyxSoCFull fpga chiplink sourceA cams_4_io_alloc_bits", false,-1, 15,0);
        tracep->declBus(c+6294,"ysyxSoCFull fpga chiplink sourceA cams_4_io_key", false,-1, 2,0);
        tracep->declBit(c+6295,"ysyxSoCFull fpga chiplink sourceA cams_4_io_free_valid", false,-1);
        tracep->declBus(c+6279,"ysyxSoCFull fpga chiplink sourceA cams_4_io_free_bits", false,-1, 2,0);
        tracep->declBus(c+17484,"ysyxSoCFull fpga chiplink sourceA cams_4_io_data", false,-1, 15,0);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink sourceA cams_5_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga chiplink sourceA cams_5_reset", false,-1);
        tracep->declBit(c+6296,"ysyxSoCFull fpga chiplink sourceA cams_5_io_alloc_ready", false,-1);
        tracep->declBit(c+19970,"ysyxSoCFull fpga chiplink sourceA cams_5_io_alloc_valid", false,-1);
        tracep->declBus(c+6297,"ysyxSoCFull fpga chiplink sourceA cams_5_io_alloc_bits", false,-1, 15,0);
        tracep->declBus(c+6298,"ysyxSoCFull fpga chiplink sourceA cams_5_io_key", false,-1, 2,0);
        tracep->declBit(c+6299,"ysyxSoCFull fpga chiplink sourceA cams_5_io_free_valid", false,-1);
        tracep->declBus(c+6279,"ysyxSoCFull fpga chiplink sourceA cams_5_io_free_bits", false,-1, 2,0);
        tracep->declBus(c+17485,"ysyxSoCFull fpga chiplink sourceA cams_5_io_data", false,-1, 15,0);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink sourceA cams_6_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga chiplink sourceA cams_6_reset", false,-1);
        tracep->declBit(c+6300,"ysyxSoCFull fpga chiplink sourceA cams_6_io_alloc_ready", false,-1);
        tracep->declBit(c+19971,"ysyxSoCFull fpga chiplink sourceA cams_6_io_alloc_valid", false,-1);
        tracep->declBus(c+6301,"ysyxSoCFull fpga chiplink sourceA cams_6_io_alloc_bits", false,-1, 15,0);
        tracep->declBus(c+6302,"ysyxSoCFull fpga chiplink sourceA cams_6_io_key", false,-1, 2,0);
        tracep->declBit(c+6303,"ysyxSoCFull fpga chiplink sourceA cams_6_io_free_valid", false,-1);
        tracep->declBus(c+6279,"ysyxSoCFull fpga chiplink sourceA cams_6_io_free_bits", false,-1, 2,0);
        tracep->declBus(c+17486,"ysyxSoCFull fpga chiplink sourceA cams_6_io_data", false,-1, 15,0);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink sourceA cams_7_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga chiplink sourceA cams_7_reset", false,-1);
        tracep->declBit(c+6304,"ysyxSoCFull fpga chiplink sourceA cams_7_io_alloc_ready", false,-1);
        tracep->declBit(c+19972,"ysyxSoCFull fpga chiplink sourceA cams_7_io_alloc_valid", false,-1);
        tracep->declBus(c+6305,"ysyxSoCFull fpga chiplink sourceA cams_7_io_alloc_bits", false,-1, 15,0);
        tracep->declBus(c+6306,"ysyxSoCFull fpga chiplink sourceA cams_7_io_key", false,-1, 2,0);
        tracep->declBit(c+6307,"ysyxSoCFull fpga chiplink sourceA cams_7_io_free_valid", false,-1);
        tracep->declBus(c+6279,"ysyxSoCFull fpga chiplink sourceA cams_7_io_free_bits", false,-1, 2,0);
        tracep->declBus(c+17487,"ysyxSoCFull fpga chiplink sourceA cams_7_io_data", false,-1, 15,0);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink sourceA extract_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga chiplink sourceA extract_reset", false,-1);
        tracep->declBit(c+6308,"ysyxSoCFull fpga chiplink sourceA extract_io_last", false,-1);
        tracep->declBit(c+19973,"ysyxSoCFull fpga chiplink sourceA extract_io_i_ready", false,-1);
        tracep->declBit(c+18311,"ysyxSoCFull fpga chiplink sourceA extract_io_i_valid", false,-1);
        tracep->declBus(c+5845,"ysyxSoCFull fpga chiplink sourceA extract_io_i_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+5846,"ysyxSoCFull fpga chiplink sourceA extract_io_i_bits_param", false,-1, 2,0);
        tracep->declBus(c+5847,"ysyxSoCFull fpga chiplink sourceA extract_io_i_bits_size", false,-1, 3,0);
        tracep->declBus(c+5848,"ysyxSoCFull fpga chiplink sourceA extract_io_i_bits_source", false,-1, 5,0);
        tracep->declBus(c+5849,"ysyxSoCFull fpga chiplink sourceA extract_io_i_bits_address", false,-1, 31,0);
        tracep->declBus(c+6309,"ysyxSoCFull fpga chiplink sourceA extract_io_i_bits_mask", false,-1, 3,0);
        tracep->declBus(c+5879,"ysyxSoCFull fpga chiplink sourceA extract_io_i_bits_data", false,-1, 31,0);
        tracep->declBit(c+19955,"ysyxSoCFull fpga chiplink sourceA extract_io_o_ready", false,-1);
        tracep->declBit(c+18300,"ysyxSoCFull fpga chiplink sourceA extract_io_o_valid", false,-1);
        tracep->declBus(c+5845,"ysyxSoCFull fpga chiplink sourceA extract_io_o_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+5846,"ysyxSoCFull fpga chiplink sourceA extract_io_o_bits_param", false,-1, 2,0);
        tracep->declBus(c+5847,"ysyxSoCFull fpga chiplink sourceA extract_io_o_bits_size", false,-1, 3,0);
        tracep->declBus(c+5848,"ysyxSoCFull fpga chiplink sourceA extract_io_o_bits_source", false,-1, 5,0);
        tracep->declBus(c+5849,"ysyxSoCFull fpga chiplink sourceA extract_io_o_bits_address", false,-1, 31,0);
        tracep->declBus(c+5850,"ysyxSoCFull fpga chiplink sourceA extract_io_o_bits_mask", false,-1, 3,0);
        tracep->declBus(c+5851,"ysyxSoCFull fpga chiplink sourceA extract_io_o_bits_data", false,-1, 31,0);
        tracep->declBus(c+6310,"ysyxSoCFull fpga chiplink sourceA state", false,-1, 1,0);
        tracep->declBus(c+6311,"ysyxSoCFull fpga chiplink sourceA opcode", false,-1, 2,0);
        tracep->declBus(c+6312,"ysyxSoCFull fpga chiplink sourceA param", false,-1, 2,0);
        tracep->declBus(c+6313,"ysyxSoCFull fpga chiplink sourceA size", false,-1, 3,0);
        tracep->declBus(c+6314,"ysyxSoCFull fpga chiplink sourceA domain", false,-1, 2,0);
        tracep->declBus(c+6315,"ysyxSoCFull fpga chiplink sourceA source", false,-1, 15,0);
        tracep->declBit(c+6316,"ysyxSoCFull fpga chiplink sourceA enable", false,-1);
        tracep->declBus(c+6317,"ysyxSoCFull fpga chiplink sourceA r_1", false,-1, 2,0);
        tracep->declBus(c+6318,"ysyxSoCFull fpga chiplink sourceA r_2", false,-1, 2,0);
        tracep->declBus(c+6319,"ysyxSoCFull fpga chiplink sourceA r_3", false,-1, 3,0);
        tracep->declBus(c+6320,"ysyxSoCFull fpga chiplink sourceA r_4", false,-1, 2,0);
        tracep->declBus(c+6321,"ysyxSoCFull fpga chiplink sourceA r_5", false,-1, 15,0);
        tracep->declBit(c+6322,"ysyxSoCFull fpga chiplink sourceA q_address0_enable", false,-1);
        tracep->declBus(c+6323,"ysyxSoCFull fpga chiplink sourceA q_address0_r", false,-1, 31,0);
        tracep->declBit(c+6324,"ysyxSoCFull fpga chiplink sourceA q_address1_enable", false,-1);
        tracep->declBus(c+6325,"ysyxSoCFull fpga chiplink sourceA q_address1_r", false,-1, 31,0);
        tracep->declBus(c+6326,"ysyxSoCFull fpga chiplink sourceA q_last_count", false,-1, 4,0);
        tracep->declBus(c+6327,"ysyxSoCFull fpga chiplink sourceA q_last_beats_beats_shiftAmount", false,-1, 2,0);
        tracep->declBus(c+6328,"ysyxSoCFull fpga chiplink sourceA q_last_beats_beats_hi", false,-1, 3,0);
        tracep->declBit(c+6329,"ysyxSoCFull fpga chiplink sourceA q_last_beats_beats_lo", false,-1);
        tracep->declBus(c+6330,"ysyxSoCFull fpga chiplink sourceA q_last_beats_beats", false,-1, 4,0);
        tracep->declBit(c+6331,"ysyxSoCFull fpga chiplink sourceA q_last_beats_masks_hi", false,-1);
        tracep->declBit(c+6332,"ysyxSoCFull fpga chiplink sourceA q_last_beats_masks_lo", false,-1);
        tracep->declBus(c+6333,"ysyxSoCFull fpga chiplink sourceA q_last_beats_masks", false,-1, 1,0);
        tracep->declBit(c+6334,"ysyxSoCFull fpga chiplink sourceA q_last_beats_partial", false,-1);
        tracep->declBus(c+6335,"ysyxSoCFull fpga chiplink sourceA q_last_beats_a", false,-1, 4,0);
        tracep->declBit(c+6336,"ysyxSoCFull fpga chiplink sourceA q_last_first", false,-1);
        tracep->declBit(c+6337,"ysyxSoCFull fpga chiplink sourceA q_last", false,-1);
        tracep->declBit(c+6338,"ysyxSoCFull fpga chiplink sourceA q_hasData", false,-1);
        tracep->declBit(c+6339,"ysyxSoCFull fpga chiplink sourceA a_first", false,-1);
        tracep->declQuad(c+6340,"ysyxSoCFull fpga chiplink sourceA q_address", false,-1, 63,0);
        tracep->declBit(c+6342,"ysyxSoCFull fpga chiplink sourceA q_acq", false,-1);
        tracep->declBit(c+6343,"ysyxSoCFull fpga chiplink sourceA exists", false,-1);
        tracep->declBit(c+6344,"ysyxSoCFull fpga chiplink sourceA acquireOk", false,-1);
        tracep->declBit(c+6345,"ysyxSoCFull fpga chiplink sourceA q_legal", false,-1);
        tracep->declBus(c+6346,"ysyxSoCFull fpga chiplink sourceA source_r", false,-1, 2,0);
        tracep->declBus(c+6347,"ysyxSoCFull fpga chiplink sourceA a_sel", false,-1, 7,0);
        tracep->declQuad(c+6348,"ysyxSoCFull fpga chiplink sourceA extract_io_i_bits_address_hi", false,-1, 51,0);
        tracep->declBus(c+6350,"ysyxSoCFull fpga chiplink sourceA extract_io_i_bits_address_lo", false,-1, 11,0);
        tracep->declBit(c+6351,"ysyxSoCFull fpga chiplink sourceA extract_io_i_bits_mask_sizeOH_shiftAmount", false,-1);
        tracep->declBus(c+6352,"ysyxSoCFull fpga chiplink sourceA extract_io_i_bits_mask_sizeOH", false,-1, 1,0);
        tracep->declBit(c+6353,"ysyxSoCFull fpga chiplink sourceA extract_io_i_bits_mask_size", false,-1);
        tracep->declBit(c+6354,"ysyxSoCFull fpga chiplink sourceA extract_io_i_bits_mask_bit", false,-1);
        tracep->declBit(c+6355,"ysyxSoCFull fpga chiplink sourceA extract_io_i_bits_mask_nbit", false,-1);
        tracep->declBit(c+6356,"ysyxSoCFull fpga chiplink sourceA extract_io_i_bits_mask_acc", false,-1);
        tracep->declBit(c+6357,"ysyxSoCFull fpga chiplink sourceA extract_io_i_bits_mask_acc_1", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga chiplink sourceA extract_io_i_bits_mask_size_1", false,-1);
        tracep->declBit(c+6358,"ysyxSoCFull fpga chiplink sourceA extract_io_i_bits_mask_bit_1", false,-1);
        tracep->declBit(c+6359,"ysyxSoCFull fpga chiplink sourceA extract_io_i_bits_mask_nbit_1", false,-1);
        tracep->declBit(c+6360,"ysyxSoCFull fpga chiplink sourceA extract_io_i_bits_mask_eq_2", false,-1);
        tracep->declBit(c+6361,"ysyxSoCFull fpga chiplink sourceA extract_io_i_bits_mask_lo_lo", false,-1);
        tracep->declBit(c+6362,"ysyxSoCFull fpga chiplink sourceA extract_io_i_bits_mask_eq_3", false,-1);
        tracep->declBit(c+6363,"ysyxSoCFull fpga chiplink sourceA extract_io_i_bits_mask_lo_hi", false,-1);
        tracep->declBit(c+6364,"ysyxSoCFull fpga chiplink sourceA extract_io_i_bits_mask_eq_4", false,-1);
        tracep->declBit(c+6365,"ysyxSoCFull fpga chiplink sourceA extract_io_i_bits_mask_hi_lo", false,-1);
        tracep->declBit(c+6366,"ysyxSoCFull fpga chiplink sourceA extract_io_i_bits_mask_eq_5", false,-1);
        tracep->declBit(c+6367,"ysyxSoCFull fpga chiplink sourceA extract_io_i_bits_mask_hi_hi", false,-1);
        tracep->declBus(c+6368,"ysyxSoCFull fpga chiplink sourceA extract_io_i_bits_mask_lo", false,-1, 1,0);
        tracep->declBus(c+6369,"ysyxSoCFull fpga chiplink sourceA extract_io_i_bits_mask_hi", false,-1, 1,0);
        tracep->declBit(c+6370,"ysyxSoCFull fpga chiplink sourceA stall", false,-1);
        tracep->declBit(c+6371,"ysyxSoCFull fpga chiplink sourceA xmit", false,-1);
        tracep->declBus(c+6253,"ysyxSoCFull fpga chiplink sourceA d_clDomain", false,-1, 2,0);
        tracep->declBus(c+6372,"ysyxSoCFull fpga chiplink sourceA d_sel", false,-1, 7,0);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink sourceA cams_0 clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga chiplink sourceA cams_0 reset", false,-1);
        tracep->declBit(c+6275,"ysyxSoCFull fpga chiplink sourceA cams_0 io_alloc_ready", false,-1);
        tracep->declBit(c+19965,"ysyxSoCFull fpga chiplink sourceA cams_0 io_alloc_valid", false,-1);
        tracep->declBus(c+6276,"ysyxSoCFull fpga chiplink sourceA cams_0 io_alloc_bits", false,-1, 15,0);
        tracep->declBus(c+6277,"ysyxSoCFull fpga chiplink sourceA cams_0 io_key", false,-1, 2,0);
        tracep->declBit(c+6278,"ysyxSoCFull fpga chiplink sourceA cams_0 io_free_valid", false,-1);
        tracep->declBus(c+6279,"ysyxSoCFull fpga chiplink sourceA cams_0 io_free_bits", false,-1, 2,0);
        tracep->declBus(c+17480,"ysyxSoCFull fpga chiplink sourceA cams_0 io_data", false,-1, 15,0);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+6373+i*1,"ysyxSoCFull fpga chiplink sourceA cams_0 data", true,(i+0), 15,0);}}
        tracep->declBus(c+6381,"ysyxSoCFull fpga chiplink sourceA cams_0 data_io_data_MPORT_data", false,-1, 15,0);
        tracep->declBus(c+6279,"ysyxSoCFull fpga chiplink sourceA cams_0 data_io_data_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+6276,"ysyxSoCFull fpga chiplink sourceA cams_0 data_MPORT_data", false,-1, 15,0);
        tracep->declBus(c+6277,"ysyxSoCFull fpga chiplink sourceA cams_0 data_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+20817,"ysyxSoCFull fpga chiplink sourceA cams_0 data_MPORT_mask", false,-1);
        tracep->declBit(c+17488,"ysyxSoCFull fpga chiplink sourceA cams_0 data_MPORT_en", false,-1);
        tracep->declBus(c+6382,"ysyxSoCFull fpga chiplink sourceA cams_0 free", false,-1, 7,0);
        tracep->declBus(c+6383,"ysyxSoCFull fpga chiplink sourceA cams_0 free_sel", false,-1, 8,0);
        tracep->declBus(c+6384,"ysyxSoCFull fpga chiplink sourceA cams_0 io_key_hi", false,-1, 3,0);
        tracep->declBus(c+6385,"ysyxSoCFull fpga chiplink sourceA cams_0 io_key_lo", false,-1, 3,0);
        tracep->declBit(c+6386,"ysyxSoCFull fpga chiplink sourceA cams_0 io_key_hi_1", false,-1);
        tracep->declBus(c+6387,"ysyxSoCFull fpga chiplink sourceA cams_0 io_key_hi_2", false,-1, 1,0);
        tracep->declBus(c+6388,"ysyxSoCFull fpga chiplink sourceA cams_0 io_key_lo_1", false,-1, 1,0);
        tracep->declBit(c+6389,"ysyxSoCFull fpga chiplink sourceA cams_0 io_key_hi_3", false,-1);
        tracep->declBit(c+6390,"ysyxSoCFull fpga chiplink sourceA cams_0 io_key_lo_2", false,-1);
        tracep->declBus(c+6391,"ysyxSoCFull fpga chiplink sourceA cams_0 io_key_lo_3", false,-1, 1,0);
        tracep->declBit(c+17489,"ysyxSoCFull fpga chiplink sourceA cams_0 bypass", false,-1);
        tracep->declBus(c+17490,"ysyxSoCFull fpga chiplink sourceA cams_0 clr", false,-1, 8,0);
        tracep->declBus(c+6392,"ysyxSoCFull fpga chiplink sourceA cams_0 set", false,-1, 7,0);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink sourceA cams_1 clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga chiplink sourceA cams_1 reset", false,-1);
        tracep->declBit(c+6280,"ysyxSoCFull fpga chiplink sourceA cams_1 io_alloc_ready", false,-1);
        tracep->declBit(c+19966,"ysyxSoCFull fpga chiplink sourceA cams_1 io_alloc_valid", false,-1);
        tracep->declBus(c+6281,"ysyxSoCFull fpga chiplink sourceA cams_1 io_alloc_bits", false,-1, 15,0);
        tracep->declBus(c+6282,"ysyxSoCFull fpga chiplink sourceA cams_1 io_key", false,-1, 2,0);
        tracep->declBit(c+6283,"ysyxSoCFull fpga chiplink sourceA cams_1 io_free_valid", false,-1);
        tracep->declBus(c+6279,"ysyxSoCFull fpga chiplink sourceA cams_1 io_free_bits", false,-1, 2,0);
        tracep->declBus(c+17481,"ysyxSoCFull fpga chiplink sourceA cams_1 io_data", false,-1, 15,0);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+6393+i*1,"ysyxSoCFull fpga chiplink sourceA cams_1 data", true,(i+0), 15,0);}}
        tracep->declBus(c+6401,"ysyxSoCFull fpga chiplink sourceA cams_1 data_io_data_MPORT_data", false,-1, 15,0);
        tracep->declBus(c+6279,"ysyxSoCFull fpga chiplink sourceA cams_1 data_io_data_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+6281,"ysyxSoCFull fpga chiplink sourceA cams_1 data_MPORT_data", false,-1, 15,0);
        tracep->declBus(c+6282,"ysyxSoCFull fpga chiplink sourceA cams_1 data_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+20817,"ysyxSoCFull fpga chiplink sourceA cams_1 data_MPORT_mask", false,-1);
        tracep->declBit(c+17491,"ysyxSoCFull fpga chiplink sourceA cams_1 data_MPORT_en", false,-1);
        tracep->declBus(c+6402,"ysyxSoCFull fpga chiplink sourceA cams_1 free", false,-1, 7,0);
        tracep->declBus(c+6403,"ysyxSoCFull fpga chiplink sourceA cams_1 free_sel", false,-1, 8,0);
        tracep->declBus(c+6404,"ysyxSoCFull fpga chiplink sourceA cams_1 io_key_hi", false,-1, 3,0);
        tracep->declBus(c+6405,"ysyxSoCFull fpga chiplink sourceA cams_1 io_key_lo", false,-1, 3,0);
        tracep->declBit(c+6406,"ysyxSoCFull fpga chiplink sourceA cams_1 io_key_hi_1", false,-1);
        tracep->declBus(c+6407,"ysyxSoCFull fpga chiplink sourceA cams_1 io_key_hi_2", false,-1, 1,0);
        tracep->declBus(c+6408,"ysyxSoCFull fpga chiplink sourceA cams_1 io_key_lo_1", false,-1, 1,0);
        tracep->declBit(c+6409,"ysyxSoCFull fpga chiplink sourceA cams_1 io_key_hi_3", false,-1);
        tracep->declBit(c+6410,"ysyxSoCFull fpga chiplink sourceA cams_1 io_key_lo_2", false,-1);
        tracep->declBus(c+6411,"ysyxSoCFull fpga chiplink sourceA cams_1 io_key_lo_3", false,-1, 1,0);
        tracep->declBit(c+17492,"ysyxSoCFull fpga chiplink sourceA cams_1 bypass", false,-1);
        tracep->declBus(c+17493,"ysyxSoCFull fpga chiplink sourceA cams_1 clr", false,-1, 8,0);
        tracep->declBus(c+6412,"ysyxSoCFull fpga chiplink sourceA cams_1 set", false,-1, 7,0);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink sourceA cams_2 clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga chiplink sourceA cams_2 reset", false,-1);
        tracep->declBit(c+6284,"ysyxSoCFull fpga chiplink sourceA cams_2 io_alloc_ready", false,-1);
        tracep->declBit(c+19967,"ysyxSoCFull fpga chiplink sourceA cams_2 io_alloc_valid", false,-1);
        tracep->declBus(c+6285,"ysyxSoCFull fpga chiplink sourceA cams_2 io_alloc_bits", false,-1, 15,0);
        tracep->declBus(c+6286,"ysyxSoCFull fpga chiplink sourceA cams_2 io_key", false,-1, 2,0);
        tracep->declBit(c+6287,"ysyxSoCFull fpga chiplink sourceA cams_2 io_free_valid", false,-1);
        tracep->declBus(c+6279,"ysyxSoCFull fpga chiplink sourceA cams_2 io_free_bits", false,-1, 2,0);
        tracep->declBus(c+17482,"ysyxSoCFull fpga chiplink sourceA cams_2 io_data", false,-1, 15,0);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+6413+i*1,"ysyxSoCFull fpga chiplink sourceA cams_2 data", true,(i+0), 15,0);}}
        tracep->declBus(c+6421,"ysyxSoCFull fpga chiplink sourceA cams_2 data_io_data_MPORT_data", false,-1, 15,0);
        tracep->declBus(c+6279,"ysyxSoCFull fpga chiplink sourceA cams_2 data_io_data_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+6285,"ysyxSoCFull fpga chiplink sourceA cams_2 data_MPORT_data", false,-1, 15,0);
        tracep->declBus(c+6286,"ysyxSoCFull fpga chiplink sourceA cams_2 data_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+20817,"ysyxSoCFull fpga chiplink sourceA cams_2 data_MPORT_mask", false,-1);
        tracep->declBit(c+17494,"ysyxSoCFull fpga chiplink sourceA cams_2 data_MPORT_en", false,-1);
        tracep->declBus(c+6422,"ysyxSoCFull fpga chiplink sourceA cams_2 free", false,-1, 7,0);
        tracep->declBus(c+6423,"ysyxSoCFull fpga chiplink sourceA cams_2 free_sel", false,-1, 8,0);
        tracep->declBus(c+6424,"ysyxSoCFull fpga chiplink sourceA cams_2 io_key_hi", false,-1, 3,0);
        tracep->declBus(c+6425,"ysyxSoCFull fpga chiplink sourceA cams_2 io_key_lo", false,-1, 3,0);
        tracep->declBit(c+6426,"ysyxSoCFull fpga chiplink sourceA cams_2 io_key_hi_1", false,-1);
        tracep->declBus(c+6427,"ysyxSoCFull fpga chiplink sourceA cams_2 io_key_hi_2", false,-1, 1,0);
        tracep->declBus(c+6428,"ysyxSoCFull fpga chiplink sourceA cams_2 io_key_lo_1", false,-1, 1,0);
        tracep->declBit(c+6429,"ysyxSoCFull fpga chiplink sourceA cams_2 io_key_hi_3", false,-1);
        tracep->declBit(c+6430,"ysyxSoCFull fpga chiplink sourceA cams_2 io_key_lo_2", false,-1);
        tracep->declBus(c+6431,"ysyxSoCFull fpga chiplink sourceA cams_2 io_key_lo_3", false,-1, 1,0);
        tracep->declBit(c+17495,"ysyxSoCFull fpga chiplink sourceA cams_2 bypass", false,-1);
        tracep->declBus(c+17496,"ysyxSoCFull fpga chiplink sourceA cams_2 clr", false,-1, 8,0);
        tracep->declBus(c+6432,"ysyxSoCFull fpga chiplink sourceA cams_2 set", false,-1, 7,0);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink sourceA cams_3 clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga chiplink sourceA cams_3 reset", false,-1);
        tracep->declBit(c+6288,"ysyxSoCFull fpga chiplink sourceA cams_3 io_alloc_ready", false,-1);
        tracep->declBit(c+19968,"ysyxSoCFull fpga chiplink sourceA cams_3 io_alloc_valid", false,-1);
        tracep->declBus(c+6289,"ysyxSoCFull fpga chiplink sourceA cams_3 io_alloc_bits", false,-1, 15,0);
        tracep->declBus(c+6290,"ysyxSoCFull fpga chiplink sourceA cams_3 io_key", false,-1, 2,0);
        tracep->declBit(c+6291,"ysyxSoCFull fpga chiplink sourceA cams_3 io_free_valid", false,-1);
        tracep->declBus(c+6279,"ysyxSoCFull fpga chiplink sourceA cams_3 io_free_bits", false,-1, 2,0);
        tracep->declBus(c+17483,"ysyxSoCFull fpga chiplink sourceA cams_3 io_data", false,-1, 15,0);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+6433+i*1,"ysyxSoCFull fpga chiplink sourceA cams_3 data", true,(i+0), 15,0);}}
        tracep->declBus(c+6441,"ysyxSoCFull fpga chiplink sourceA cams_3 data_io_data_MPORT_data", false,-1, 15,0);
        tracep->declBus(c+6279,"ysyxSoCFull fpga chiplink sourceA cams_3 data_io_data_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+6289,"ysyxSoCFull fpga chiplink sourceA cams_3 data_MPORT_data", false,-1, 15,0);
        tracep->declBus(c+6290,"ysyxSoCFull fpga chiplink sourceA cams_3 data_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+20817,"ysyxSoCFull fpga chiplink sourceA cams_3 data_MPORT_mask", false,-1);
        tracep->declBit(c+17497,"ysyxSoCFull fpga chiplink sourceA cams_3 data_MPORT_en", false,-1);
        tracep->declBus(c+6442,"ysyxSoCFull fpga chiplink sourceA cams_3 free", false,-1, 7,0);
        tracep->declBus(c+6443,"ysyxSoCFull fpga chiplink sourceA cams_3 free_sel", false,-1, 8,0);
        tracep->declBus(c+6444,"ysyxSoCFull fpga chiplink sourceA cams_3 io_key_hi", false,-1, 3,0);
        tracep->declBus(c+6445,"ysyxSoCFull fpga chiplink sourceA cams_3 io_key_lo", false,-1, 3,0);
        tracep->declBit(c+6446,"ysyxSoCFull fpga chiplink sourceA cams_3 io_key_hi_1", false,-1);
        tracep->declBus(c+6447,"ysyxSoCFull fpga chiplink sourceA cams_3 io_key_hi_2", false,-1, 1,0);
        tracep->declBus(c+6448,"ysyxSoCFull fpga chiplink sourceA cams_3 io_key_lo_1", false,-1, 1,0);
        tracep->declBit(c+6449,"ysyxSoCFull fpga chiplink sourceA cams_3 io_key_hi_3", false,-1);
        tracep->declBit(c+6450,"ysyxSoCFull fpga chiplink sourceA cams_3 io_key_lo_2", false,-1);
        tracep->declBus(c+6451,"ysyxSoCFull fpga chiplink sourceA cams_3 io_key_lo_3", false,-1, 1,0);
        tracep->declBit(c+17498,"ysyxSoCFull fpga chiplink sourceA cams_3 bypass", false,-1);
        tracep->declBus(c+17499,"ysyxSoCFull fpga chiplink sourceA cams_3 clr", false,-1, 8,0);
        tracep->declBus(c+6452,"ysyxSoCFull fpga chiplink sourceA cams_3 set", false,-1, 7,0);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink sourceA cams_4 clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga chiplink sourceA cams_4 reset", false,-1);
        tracep->declBit(c+6292,"ysyxSoCFull fpga chiplink sourceA cams_4 io_alloc_ready", false,-1);
        tracep->declBit(c+19969,"ysyxSoCFull fpga chiplink sourceA cams_4 io_alloc_valid", false,-1);
        tracep->declBus(c+6293,"ysyxSoCFull fpga chiplink sourceA cams_4 io_alloc_bits", false,-1, 15,0);
        tracep->declBus(c+6294,"ysyxSoCFull fpga chiplink sourceA cams_4 io_key", false,-1, 2,0);
        tracep->declBit(c+6295,"ysyxSoCFull fpga chiplink sourceA cams_4 io_free_valid", false,-1);
        tracep->declBus(c+6279,"ysyxSoCFull fpga chiplink sourceA cams_4 io_free_bits", false,-1, 2,0);
        tracep->declBus(c+17484,"ysyxSoCFull fpga chiplink sourceA cams_4 io_data", false,-1, 15,0);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+6453+i*1,"ysyxSoCFull fpga chiplink sourceA cams_4 data", true,(i+0), 15,0);}}
        tracep->declBus(c+6461,"ysyxSoCFull fpga chiplink sourceA cams_4 data_io_data_MPORT_data", false,-1, 15,0);
        tracep->declBus(c+6279,"ysyxSoCFull fpga chiplink sourceA cams_4 data_io_data_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+6293,"ysyxSoCFull fpga chiplink sourceA cams_4 data_MPORT_data", false,-1, 15,0);
        tracep->declBus(c+6294,"ysyxSoCFull fpga chiplink sourceA cams_4 data_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+20817,"ysyxSoCFull fpga chiplink sourceA cams_4 data_MPORT_mask", false,-1);
        tracep->declBit(c+17500,"ysyxSoCFull fpga chiplink sourceA cams_4 data_MPORT_en", false,-1);
        tracep->declBus(c+6462,"ysyxSoCFull fpga chiplink sourceA cams_4 free", false,-1, 7,0);
        tracep->declBus(c+6463,"ysyxSoCFull fpga chiplink sourceA cams_4 free_sel", false,-1, 8,0);
        tracep->declBus(c+6464,"ysyxSoCFull fpga chiplink sourceA cams_4 io_key_hi", false,-1, 3,0);
        tracep->declBus(c+6465,"ysyxSoCFull fpga chiplink sourceA cams_4 io_key_lo", false,-1, 3,0);
        tracep->declBit(c+6466,"ysyxSoCFull fpga chiplink sourceA cams_4 io_key_hi_1", false,-1);
        tracep->declBus(c+6467,"ysyxSoCFull fpga chiplink sourceA cams_4 io_key_hi_2", false,-1, 1,0);
        tracep->declBus(c+6468,"ysyxSoCFull fpga chiplink sourceA cams_4 io_key_lo_1", false,-1, 1,0);
        tracep->declBit(c+6469,"ysyxSoCFull fpga chiplink sourceA cams_4 io_key_hi_3", false,-1);
        tracep->declBit(c+6470,"ysyxSoCFull fpga chiplink sourceA cams_4 io_key_lo_2", false,-1);
        tracep->declBus(c+6471,"ysyxSoCFull fpga chiplink sourceA cams_4 io_key_lo_3", false,-1, 1,0);
        tracep->declBit(c+17501,"ysyxSoCFull fpga chiplink sourceA cams_4 bypass", false,-1);
        tracep->declBus(c+17502,"ysyxSoCFull fpga chiplink sourceA cams_4 clr", false,-1, 8,0);
        tracep->declBus(c+6472,"ysyxSoCFull fpga chiplink sourceA cams_4 set", false,-1, 7,0);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink sourceA cams_5 clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga chiplink sourceA cams_5 reset", false,-1);
        tracep->declBit(c+6296,"ysyxSoCFull fpga chiplink sourceA cams_5 io_alloc_ready", false,-1);
        tracep->declBit(c+19970,"ysyxSoCFull fpga chiplink sourceA cams_5 io_alloc_valid", false,-1);
        tracep->declBus(c+6297,"ysyxSoCFull fpga chiplink sourceA cams_5 io_alloc_bits", false,-1, 15,0);
        tracep->declBus(c+6298,"ysyxSoCFull fpga chiplink sourceA cams_5 io_key", false,-1, 2,0);
        tracep->declBit(c+6299,"ysyxSoCFull fpga chiplink sourceA cams_5 io_free_valid", false,-1);
        tracep->declBus(c+6279,"ysyxSoCFull fpga chiplink sourceA cams_5 io_free_bits", false,-1, 2,0);
        tracep->declBus(c+17485,"ysyxSoCFull fpga chiplink sourceA cams_5 io_data", false,-1, 15,0);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+6473+i*1,"ysyxSoCFull fpga chiplink sourceA cams_5 data", true,(i+0), 15,0);}}
        tracep->declBus(c+6481,"ysyxSoCFull fpga chiplink sourceA cams_5 data_io_data_MPORT_data", false,-1, 15,0);
        tracep->declBus(c+6279,"ysyxSoCFull fpga chiplink sourceA cams_5 data_io_data_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+6297,"ysyxSoCFull fpga chiplink sourceA cams_5 data_MPORT_data", false,-1, 15,0);
        tracep->declBus(c+6298,"ysyxSoCFull fpga chiplink sourceA cams_5 data_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+20817,"ysyxSoCFull fpga chiplink sourceA cams_5 data_MPORT_mask", false,-1);
        tracep->declBit(c+17503,"ysyxSoCFull fpga chiplink sourceA cams_5 data_MPORT_en", false,-1);
        tracep->declBus(c+6482,"ysyxSoCFull fpga chiplink sourceA cams_5 free", false,-1, 7,0);
        tracep->declBus(c+6483,"ysyxSoCFull fpga chiplink sourceA cams_5 free_sel", false,-1, 8,0);
        tracep->declBus(c+6484,"ysyxSoCFull fpga chiplink sourceA cams_5 io_key_hi", false,-1, 3,0);
        tracep->declBus(c+6485,"ysyxSoCFull fpga chiplink sourceA cams_5 io_key_lo", false,-1, 3,0);
        tracep->declBit(c+6486,"ysyxSoCFull fpga chiplink sourceA cams_5 io_key_hi_1", false,-1);
        tracep->declBus(c+6487,"ysyxSoCFull fpga chiplink sourceA cams_5 io_key_hi_2", false,-1, 1,0);
        tracep->declBus(c+6488,"ysyxSoCFull fpga chiplink sourceA cams_5 io_key_lo_1", false,-1, 1,0);
        tracep->declBit(c+6489,"ysyxSoCFull fpga chiplink sourceA cams_5 io_key_hi_3", false,-1);
        tracep->declBit(c+6490,"ysyxSoCFull fpga chiplink sourceA cams_5 io_key_lo_2", false,-1);
        tracep->declBus(c+6491,"ysyxSoCFull fpga chiplink sourceA cams_5 io_key_lo_3", false,-1, 1,0);
        tracep->declBit(c+17504,"ysyxSoCFull fpga chiplink sourceA cams_5 bypass", false,-1);
        tracep->declBus(c+17505,"ysyxSoCFull fpga chiplink sourceA cams_5 clr", false,-1, 8,0);
        tracep->declBus(c+6492,"ysyxSoCFull fpga chiplink sourceA cams_5 set", false,-1, 7,0);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink sourceA cams_6 clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga chiplink sourceA cams_6 reset", false,-1);
        tracep->declBit(c+6300,"ysyxSoCFull fpga chiplink sourceA cams_6 io_alloc_ready", false,-1);
        tracep->declBit(c+19971,"ysyxSoCFull fpga chiplink sourceA cams_6 io_alloc_valid", false,-1);
        tracep->declBus(c+6301,"ysyxSoCFull fpga chiplink sourceA cams_6 io_alloc_bits", false,-1, 15,0);
        tracep->declBus(c+6302,"ysyxSoCFull fpga chiplink sourceA cams_6 io_key", false,-1, 2,0);
        tracep->declBit(c+6303,"ysyxSoCFull fpga chiplink sourceA cams_6 io_free_valid", false,-1);
        tracep->declBus(c+6279,"ysyxSoCFull fpga chiplink sourceA cams_6 io_free_bits", false,-1, 2,0);
        tracep->declBus(c+17486,"ysyxSoCFull fpga chiplink sourceA cams_6 io_data", false,-1, 15,0);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+6493+i*1,"ysyxSoCFull fpga chiplink sourceA cams_6 data", true,(i+0), 15,0);}}
        tracep->declBus(c+6501,"ysyxSoCFull fpga chiplink sourceA cams_6 data_io_data_MPORT_data", false,-1, 15,0);
        tracep->declBus(c+6279,"ysyxSoCFull fpga chiplink sourceA cams_6 data_io_data_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+6301,"ysyxSoCFull fpga chiplink sourceA cams_6 data_MPORT_data", false,-1, 15,0);
        tracep->declBus(c+6302,"ysyxSoCFull fpga chiplink sourceA cams_6 data_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+20817,"ysyxSoCFull fpga chiplink sourceA cams_6 data_MPORT_mask", false,-1);
        tracep->declBit(c+17506,"ysyxSoCFull fpga chiplink sourceA cams_6 data_MPORT_en", false,-1);
        tracep->declBus(c+6502,"ysyxSoCFull fpga chiplink sourceA cams_6 free", false,-1, 7,0);
        tracep->declBus(c+6503,"ysyxSoCFull fpga chiplink sourceA cams_6 free_sel", false,-1, 8,0);
        tracep->declBus(c+6504,"ysyxSoCFull fpga chiplink sourceA cams_6 io_key_hi", false,-1, 3,0);
        tracep->declBus(c+6505,"ysyxSoCFull fpga chiplink sourceA cams_6 io_key_lo", false,-1, 3,0);
        tracep->declBit(c+6506,"ysyxSoCFull fpga chiplink sourceA cams_6 io_key_hi_1", false,-1);
        tracep->declBus(c+6507,"ysyxSoCFull fpga chiplink sourceA cams_6 io_key_hi_2", false,-1, 1,0);
        tracep->declBus(c+6508,"ysyxSoCFull fpga chiplink sourceA cams_6 io_key_lo_1", false,-1, 1,0);
        tracep->declBit(c+6509,"ysyxSoCFull fpga chiplink sourceA cams_6 io_key_hi_3", false,-1);
        tracep->declBit(c+6510,"ysyxSoCFull fpga chiplink sourceA cams_6 io_key_lo_2", false,-1);
        tracep->declBus(c+6511,"ysyxSoCFull fpga chiplink sourceA cams_6 io_key_lo_3", false,-1, 1,0);
        tracep->declBit(c+17507,"ysyxSoCFull fpga chiplink sourceA cams_6 bypass", false,-1);
        tracep->declBus(c+17508,"ysyxSoCFull fpga chiplink sourceA cams_6 clr", false,-1, 8,0);
        tracep->declBus(c+6512,"ysyxSoCFull fpga chiplink sourceA cams_6 set", false,-1, 7,0);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink sourceA cams_7 clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga chiplink sourceA cams_7 reset", false,-1);
        tracep->declBit(c+6304,"ysyxSoCFull fpga chiplink sourceA cams_7 io_alloc_ready", false,-1);
        tracep->declBit(c+19972,"ysyxSoCFull fpga chiplink sourceA cams_7 io_alloc_valid", false,-1);
        tracep->declBus(c+6305,"ysyxSoCFull fpga chiplink sourceA cams_7 io_alloc_bits", false,-1, 15,0);
        tracep->declBus(c+6306,"ysyxSoCFull fpga chiplink sourceA cams_7 io_key", false,-1, 2,0);
        tracep->declBit(c+6307,"ysyxSoCFull fpga chiplink sourceA cams_7 io_free_valid", false,-1);
        tracep->declBus(c+6279,"ysyxSoCFull fpga chiplink sourceA cams_7 io_free_bits", false,-1, 2,0);
        tracep->declBus(c+17487,"ysyxSoCFull fpga chiplink sourceA cams_7 io_data", false,-1, 15,0);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+6513+i*1,"ysyxSoCFull fpga chiplink sourceA cams_7 data", true,(i+0), 15,0);}}
        tracep->declBus(c+6521,"ysyxSoCFull fpga chiplink sourceA cams_7 data_io_data_MPORT_data", false,-1, 15,0);
        tracep->declBus(c+6279,"ysyxSoCFull fpga chiplink sourceA cams_7 data_io_data_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+6305,"ysyxSoCFull fpga chiplink sourceA cams_7 data_MPORT_data", false,-1, 15,0);
        tracep->declBus(c+6306,"ysyxSoCFull fpga chiplink sourceA cams_7 data_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+20817,"ysyxSoCFull fpga chiplink sourceA cams_7 data_MPORT_mask", false,-1);
        tracep->declBit(c+17509,"ysyxSoCFull fpga chiplink sourceA cams_7 data_MPORT_en", false,-1);
        tracep->declBus(c+6522,"ysyxSoCFull fpga chiplink sourceA cams_7 free", false,-1, 7,0);
        tracep->declBus(c+6523,"ysyxSoCFull fpga chiplink sourceA cams_7 free_sel", false,-1, 8,0);
        tracep->declBus(c+6524,"ysyxSoCFull fpga chiplink sourceA cams_7 io_key_hi", false,-1, 3,0);
        tracep->declBus(c+6525,"ysyxSoCFull fpga chiplink sourceA cams_7 io_key_lo", false,-1, 3,0);
        tracep->declBit(c+6526,"ysyxSoCFull fpga chiplink sourceA cams_7 io_key_hi_1", false,-1);
        tracep->declBus(c+6527,"ysyxSoCFull fpga chiplink sourceA cams_7 io_key_hi_2", false,-1, 1,0);
        tracep->declBus(c+6528,"ysyxSoCFull fpga chiplink sourceA cams_7 io_key_lo_1", false,-1, 1,0);
        tracep->declBit(c+6529,"ysyxSoCFull fpga chiplink sourceA cams_7 io_key_hi_3", false,-1);
        tracep->declBit(c+6530,"ysyxSoCFull fpga chiplink sourceA cams_7 io_key_lo_2", false,-1);
        tracep->declBus(c+6531,"ysyxSoCFull fpga chiplink sourceA cams_7 io_key_lo_3", false,-1, 1,0);
        tracep->declBit(c+17510,"ysyxSoCFull fpga chiplink sourceA cams_7 bypass", false,-1);
        tracep->declBus(c+17511,"ysyxSoCFull fpga chiplink sourceA cams_7 clr", false,-1, 8,0);
        tracep->declBus(c+6532,"ysyxSoCFull fpga chiplink sourceA cams_7 set", false,-1, 7,0);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink sourceA extract clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga chiplink sourceA extract reset", false,-1);
        tracep->declBit(c+6308,"ysyxSoCFull fpga chiplink sourceA extract io_last", false,-1);
        tracep->declBit(c+19973,"ysyxSoCFull fpga chiplink sourceA extract io_i_ready", false,-1);
        tracep->declBit(c+18311,"ysyxSoCFull fpga chiplink sourceA extract io_i_valid", false,-1);
        tracep->declBus(c+5845,"ysyxSoCFull fpga chiplink sourceA extract io_i_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+5846,"ysyxSoCFull fpga chiplink sourceA extract io_i_bits_param", false,-1, 2,0);
        tracep->declBus(c+5847,"ysyxSoCFull fpga chiplink sourceA extract io_i_bits_size", false,-1, 3,0);
        tracep->declBus(c+5848,"ysyxSoCFull fpga chiplink sourceA extract io_i_bits_source", false,-1, 5,0);
        tracep->declBus(c+5849,"ysyxSoCFull fpga chiplink sourceA extract io_i_bits_address", false,-1, 31,0);
        tracep->declBus(c+6309,"ysyxSoCFull fpga chiplink sourceA extract io_i_bits_mask", false,-1, 3,0);
        tracep->declBus(c+5879,"ysyxSoCFull fpga chiplink sourceA extract io_i_bits_data", false,-1, 31,0);
        tracep->declBit(c+19955,"ysyxSoCFull fpga chiplink sourceA extract io_o_ready", false,-1);
        tracep->declBit(c+18300,"ysyxSoCFull fpga chiplink sourceA extract io_o_valid", false,-1);
        tracep->declBus(c+5845,"ysyxSoCFull fpga chiplink sourceA extract io_o_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+5846,"ysyxSoCFull fpga chiplink sourceA extract io_o_bits_param", false,-1, 2,0);
        tracep->declBus(c+5847,"ysyxSoCFull fpga chiplink sourceA extract io_o_bits_size", false,-1, 3,0);
        tracep->declBus(c+5848,"ysyxSoCFull fpga chiplink sourceA extract io_o_bits_source", false,-1, 5,0);
        tracep->declBus(c+5849,"ysyxSoCFull fpga chiplink sourceA extract io_o_bits_address", false,-1, 31,0);
        tracep->declBus(c+5850,"ysyxSoCFull fpga chiplink sourceA extract io_o_bits_mask", false,-1, 3,0);
        tracep->declBus(c+5851,"ysyxSoCFull fpga chiplink sourceA extract io_o_bits_data", false,-1, 31,0);
        tracep->declBus(c+6533,"ysyxSoCFull fpga chiplink sourceA extract state", false,-1, 3,0);
        tracep->declBus(c+6534,"ysyxSoCFull fpga chiplink sourceA extract shift", false,-1, 31,0);
        tracep->declBit(c+6535,"ysyxSoCFull fpga chiplink sourceA extract enable", false,-1);
        tracep->declBit(c+6536,"ysyxSoCFull fpga chiplink sourceA extract empty", false,-1);
        tracep->declArray(c+6537,"ysyxSoCFull fpga chiplink sourceA extract wide", false,-1, 94,0);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink sourceB clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga chiplink sourceB reset", false,-1);
        tracep->declBit(c+5880,"ysyxSoCFull fpga chiplink sourceB io_q_ready", false,-1);
        tracep->declBit(c+18304,"ysyxSoCFull fpga chiplink sourceB io_q_valid", false,-1);
        tracep->declBus(c+5881,"ysyxSoCFull fpga chiplink sourceB io_q_bits", false,-1, 31,0);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink sourceB extract_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga chiplink sourceB extract_reset", false,-1);
        tracep->declBit(c+6540,"ysyxSoCFull fpga chiplink sourceB extract_io_last", false,-1);
        tracep->declBit(c+6541,"ysyxSoCFull fpga chiplink sourceB extract_io_i_ready", false,-1);
        tracep->declBit(c+16579,"ysyxSoCFull fpga chiplink sourceB extract_io_i_valid", false,-1);
        tracep->declBus(c+6542,"ysyxSoCFull fpga chiplink sourceB extract_io_i_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+6543,"ysyxSoCFull fpga chiplink sourceB state", false,-1, 1,0);
        tracep->declBus(c+6544,"ysyxSoCFull fpga chiplink sourceB opcode", false,-1, 2,0);
        tracep->declBus(c+6545,"ysyxSoCFull fpga chiplink sourceB size", false,-1, 3,0);
        tracep->declBit(c+6546,"ysyxSoCFull fpga chiplink sourceB enable", false,-1);
        tracep->declBus(c+6547,"ysyxSoCFull fpga chiplink sourceB r_1", false,-1, 2,0);
        tracep->declBus(c+6548,"ysyxSoCFull fpga chiplink sourceB q_last_count", false,-1, 4,0);
        tracep->declBus(c+6549,"ysyxSoCFull fpga chiplink sourceB q_last_beats_beats_shiftAmount", false,-1, 2,0);
        tracep->declBus(c+6550,"ysyxSoCFull fpga chiplink sourceB q_last_beats_beats_hi", false,-1, 3,0);
        tracep->declBit(c+6551,"ysyxSoCFull fpga chiplink sourceB q_last_beats_beats_lo", false,-1);
        tracep->declBus(c+6552,"ysyxSoCFull fpga chiplink sourceB q_last_beats_beats", false,-1, 4,0);
        tracep->declBit(c+6553,"ysyxSoCFull fpga chiplink sourceB q_last_beats_masks_hi", false,-1);
        tracep->declBit(c+6554,"ysyxSoCFull fpga chiplink sourceB q_last_beats_masks_lo", false,-1);
        tracep->declBus(c+6555,"ysyxSoCFull fpga chiplink sourceB q_last_beats_masks", false,-1, 1,0);
        tracep->declBit(c+6556,"ysyxSoCFull fpga chiplink sourceB q_last_beats_partial", false,-1);
        tracep->declBus(c+6557,"ysyxSoCFull fpga chiplink sourceB q_last_beats_a", false,-1, 4,0);
        tracep->declBit(c+6558,"ysyxSoCFull fpga chiplink sourceB q_last_first", false,-1);
        tracep->declBit(c+6559,"ysyxSoCFull fpga chiplink sourceB q_last", false,-1);
        tracep->declBit(c+6560,"ysyxSoCFull fpga chiplink sourceB q_hasData", false,-1);
        tracep->declBit(c+6561,"ysyxSoCFull fpga chiplink sourceB xmit", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink sourceB extract clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga chiplink sourceB extract reset", false,-1);
        tracep->declBit(c+6540,"ysyxSoCFull fpga chiplink sourceB extract io_last", false,-1);
        tracep->declBit(c+6541,"ysyxSoCFull fpga chiplink sourceB extract io_i_ready", false,-1);
        tracep->declBit(c+16579,"ysyxSoCFull fpga chiplink sourceB extract io_i_valid", false,-1);
        tracep->declBus(c+6542,"ysyxSoCFull fpga chiplink sourceB extract io_i_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+6562,"ysyxSoCFull fpga chiplink sourceB extract state", false,-1, 3,0);
        tracep->declBit(c+6563,"ysyxSoCFull fpga chiplink sourceB extract enable", false,-1);
        tracep->declBit(c+6564,"ysyxSoCFull fpga chiplink sourceB extract empty", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink sourceC clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga chiplink sourceC reset", false,-1);
        tracep->declBit(c+5852,"ysyxSoCFull fpga chiplink sourceC io_c_ready", false,-1);
        tracep->declBit(c+18301,"ysyxSoCFull fpga chiplink sourceC io_c_valid", false,-1);
        tracep->declBus(c+5853,"ysyxSoCFull fpga chiplink sourceC io_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+5854,"ysyxSoCFull fpga chiplink sourceC io_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+5855,"ysyxSoCFull fpga chiplink sourceC io_c_bits_size", false,-1, 3,0);
        tracep->declBus(c+5856,"ysyxSoCFull fpga chiplink sourceC io_c_bits_source", false,-1, 5,0);
        tracep->declBus(c+5857,"ysyxSoCFull fpga chiplink sourceC io_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+5882,"ysyxSoCFull fpga chiplink sourceC io_q_ready", false,-1);
        tracep->declBit(c+18305,"ysyxSoCFull fpga chiplink sourceC io_q_valid", false,-1);
        tracep->declBus(c+5883,"ysyxSoCFull fpga chiplink sourceC io_q_bits", false,-1, 31,0);
        tracep->declBit(c+5878,"ysyxSoCFull fpga chiplink sourceC io_d_tlSource_valid", false,-1);
        tracep->declBus(c+5877,"ysyxSoCFull fpga chiplink sourceC io_d_tlSource_bits", false,-1, 5,0);
        tracep->declBus(c+16549,"ysyxSoCFull fpga chiplink sourceC io_d_clSource", false,-1, 15,0);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink sourceC cam_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga chiplink sourceC cam_reset", false,-1);
        tracep->declBit(c+6565,"ysyxSoCFull fpga chiplink sourceC cam_io_alloc_ready", false,-1);
        tracep->declBit(c+18312,"ysyxSoCFull fpga chiplink sourceC cam_io_alloc_valid", false,-1);
        tracep->declBus(c+6566,"ysyxSoCFull fpga chiplink sourceC cam_io_alloc_bits", false,-1, 15,0);
        tracep->declBus(c+6567,"ysyxSoCFull fpga chiplink sourceC cam_io_key", false,-1, 2,0);
        tracep->declBit(c+5878,"ysyxSoCFull fpga chiplink sourceC cam_io_free_valid", false,-1);
        tracep->declBus(c+6279,"ysyxSoCFull fpga chiplink sourceC cam_io_free_bits", false,-1, 2,0);
        tracep->declBus(c+16549,"ysyxSoCFull fpga chiplink sourceC cam_io_data", false,-1, 15,0);
        tracep->declBus(c+6568,"ysyxSoCFull fpga chiplink sourceC state", false,-1, 1,0);
        tracep->declBus(c+6569,"ysyxSoCFull fpga chiplink sourceC opcode", false,-1, 2,0);
        tracep->declBus(c+6570,"ysyxSoCFull fpga chiplink sourceC param", false,-1, 2,0);
        tracep->declBus(c+6571,"ysyxSoCFull fpga chiplink sourceC size", false,-1, 3,0);
        tracep->declBus(c+6572,"ysyxSoCFull fpga chiplink sourceC source", false,-1, 15,0);
        tracep->declBit(c+6573,"ysyxSoCFull fpga chiplink sourceC enable", false,-1);
        tracep->declBus(c+6574,"ysyxSoCFull fpga chiplink sourceC r_1", false,-1, 2,0);
        tracep->declBus(c+6575,"ysyxSoCFull fpga chiplink sourceC r_2", false,-1, 2,0);
        tracep->declBus(c+6576,"ysyxSoCFull fpga chiplink sourceC r_3", false,-1, 3,0);
        tracep->declBus(c+6577,"ysyxSoCFull fpga chiplink sourceC r_5", false,-1, 15,0);
        tracep->declBit(c+6578,"ysyxSoCFull fpga chiplink sourceC q_address0_enable", false,-1);
        tracep->declBus(c+6579,"ysyxSoCFull fpga chiplink sourceC q_address0_r", false,-1, 31,0);
        tracep->declBit(c+6580,"ysyxSoCFull fpga chiplink sourceC q_address1_enable", false,-1);
        tracep->declBus(c+6581,"ysyxSoCFull fpga chiplink sourceC q_address1_r", false,-1, 31,0);
        tracep->declBus(c+6582,"ysyxSoCFull fpga chiplink sourceC q_last_count", false,-1, 4,0);
        tracep->declBus(c+6583,"ysyxSoCFull fpga chiplink sourceC q_last_beats_beats_shiftAmount", false,-1, 2,0);
        tracep->declBus(c+6584,"ysyxSoCFull fpga chiplink sourceC q_last_beats_beats_hi", false,-1, 3,0);
        tracep->declBit(c+6585,"ysyxSoCFull fpga chiplink sourceC q_last_beats_beats_lo", false,-1);
        tracep->declBus(c+6586,"ysyxSoCFull fpga chiplink sourceC q_last_beats_beats", false,-1, 4,0);
        tracep->declBus(c+6587,"ysyxSoCFull fpga chiplink sourceC q_last_beats_c", false,-1, 4,0);
        tracep->declBit(c+6588,"ysyxSoCFull fpga chiplink sourceC q_last_first", false,-1);
        tracep->declBit(c+6589,"ysyxSoCFull fpga chiplink sourceC q_last", false,-1);
        tracep->declBit(c+6590,"ysyxSoCFull fpga chiplink sourceC q_hasData", false,-1);
        tracep->declBit(c+6591,"ysyxSoCFull fpga chiplink sourceC c_first", false,-1);
        tracep->declQuad(c+6592,"ysyxSoCFull fpga chiplink sourceC q_address", false,-1, 63,0);
        tracep->declBit(c+6594,"ysyxSoCFull fpga chiplink sourceC exists", false,-1);
        tracep->declBit(c+6595,"ysyxSoCFull fpga chiplink sourceC acquireOk", false,-1);
        tracep->declBit(c+6596,"ysyxSoCFull fpga chiplink sourceC q_legal", false,-1);
        tracep->declBit(c+6597,"ysyxSoCFull fpga chiplink sourceC q_release", false,-1);
        tracep->declBit(c+6598,"ysyxSoCFull fpga chiplink sourceC source_ok", false,-1);
        tracep->declBus(c+6599,"ysyxSoCFull fpga chiplink sourceC source_r", false,-1, 2,0);
        tracep->declQuad(c+6600,"ysyxSoCFull fpga chiplink sourceC io_c_bits_address_hi", false,-1, 51,0);
        tracep->declBus(c+6602,"ysyxSoCFull fpga chiplink sourceC io_c_bits_address_lo", false,-1, 11,0);
        tracep->declBit(c+6603,"ysyxSoCFull fpga chiplink sourceC stall", false,-1);
        tracep->declBit(c+6604,"ysyxSoCFull fpga chiplink sourceC xmit", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink sourceC cam clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga chiplink sourceC cam reset", false,-1);
        tracep->declBit(c+6565,"ysyxSoCFull fpga chiplink sourceC cam io_alloc_ready", false,-1);
        tracep->declBit(c+18312,"ysyxSoCFull fpga chiplink sourceC cam io_alloc_valid", false,-1);
        tracep->declBus(c+6566,"ysyxSoCFull fpga chiplink sourceC cam io_alloc_bits", false,-1, 15,0);
        tracep->declBus(c+6567,"ysyxSoCFull fpga chiplink sourceC cam io_key", false,-1, 2,0);
        tracep->declBit(c+5878,"ysyxSoCFull fpga chiplink sourceC cam io_free_valid", false,-1);
        tracep->declBus(c+6279,"ysyxSoCFull fpga chiplink sourceC cam io_free_bits", false,-1, 2,0);
        tracep->declBus(c+16549,"ysyxSoCFull fpga chiplink sourceC cam io_data", false,-1, 15,0);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+6605+i*1,"ysyxSoCFull fpga chiplink sourceC cam data", true,(i+0), 15,0);}}
        tracep->declBus(c+6613,"ysyxSoCFull fpga chiplink sourceC cam data_io_data_MPORT_data", false,-1, 15,0);
        tracep->declBus(c+6279,"ysyxSoCFull fpga chiplink sourceC cam data_io_data_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+6566,"ysyxSoCFull fpga chiplink sourceC cam data_MPORT_data", false,-1, 15,0);
        tracep->declBus(c+6567,"ysyxSoCFull fpga chiplink sourceC cam data_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+20817,"ysyxSoCFull fpga chiplink sourceC cam data_MPORT_mask", false,-1);
        tracep->declBit(c+16580,"ysyxSoCFull fpga chiplink sourceC cam data_MPORT_en", false,-1);
        tracep->declBus(c+6614,"ysyxSoCFull fpga chiplink sourceC cam free", false,-1, 7,0);
        tracep->declBus(c+6615,"ysyxSoCFull fpga chiplink sourceC cam free_sel", false,-1, 8,0);
        tracep->declBus(c+6616,"ysyxSoCFull fpga chiplink sourceC cam io_key_hi", false,-1, 3,0);
        tracep->declBus(c+6617,"ysyxSoCFull fpga chiplink sourceC cam io_key_lo", false,-1, 3,0);
        tracep->declBit(c+6618,"ysyxSoCFull fpga chiplink sourceC cam io_key_hi_1", false,-1);
        tracep->declBus(c+6619,"ysyxSoCFull fpga chiplink sourceC cam io_key_hi_2", false,-1, 1,0);
        tracep->declBus(c+6620,"ysyxSoCFull fpga chiplink sourceC cam io_key_lo_1", false,-1, 1,0);
        tracep->declBit(c+6621,"ysyxSoCFull fpga chiplink sourceC cam io_key_hi_3", false,-1);
        tracep->declBit(c+6622,"ysyxSoCFull fpga chiplink sourceC cam io_key_lo_2", false,-1);
        tracep->declBus(c+6623,"ysyxSoCFull fpga chiplink sourceC cam io_key_lo_3", false,-1, 1,0);
        tracep->declBit(c+16581,"ysyxSoCFull fpga chiplink sourceC cam bypass", false,-1);
        tracep->declBus(c+16582,"ysyxSoCFull fpga chiplink sourceC cam clr", false,-1, 8,0);
        tracep->declBus(c+6624,"ysyxSoCFull fpga chiplink sourceC cam set", false,-1, 7,0);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink sourceD clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga chiplink sourceD reset", false,-1);
        tracep->declBit(c+19953,"ysyxSoCFull fpga chiplink sourceD io_d_ready", false,-1);
        tracep->declBit(c+18299,"ysyxSoCFull fpga chiplink sourceD io_d_valid", false,-1);
        tracep->declBus(c+5837,"ysyxSoCFull fpga chiplink sourceD io_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+5838,"ysyxSoCFull fpga chiplink sourceD io_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+5839,"ysyxSoCFull fpga chiplink sourceD io_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+5840,"ysyxSoCFull fpga chiplink sourceD io_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+5841,"ysyxSoCFull fpga chiplink sourceD io_d_bits_sink", false,-1, 4,0);
        tracep->declBit(c+5842,"ysyxSoCFull fpga chiplink sourceD io_d_bits_denied", false,-1);
        tracep->declBus(c+5843,"ysyxSoCFull fpga chiplink sourceD io_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+5844,"ysyxSoCFull fpga chiplink sourceD io_d_bits_corrupt", false,-1);
        tracep->declBit(c+19960,"ysyxSoCFull fpga chiplink sourceD io_q_ready", false,-1);
        tracep->declBit(c+18306,"ysyxSoCFull fpga chiplink sourceD io_q_valid", false,-1);
        tracep->declBus(c+5843,"ysyxSoCFull fpga chiplink sourceD io_q_bits", false,-1, 31,0);
        tracep->declBus(c+17446,"ysyxSoCFull fpga chiplink sourceD io_e_clSink", false,-1, 15,0);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink sourceD cam_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga chiplink sourceD cam_reset", false,-1);
        tracep->declBit(c+6625,"ysyxSoCFull fpga chiplink sourceD cam_io_alloc_ready", false,-1);
        tracep->declBit(c+19974,"ysyxSoCFull fpga chiplink sourceD cam_io_alloc_valid", false,-1);
        tracep->declBus(c+6626,"ysyxSoCFull fpga chiplink sourceD cam_io_alloc_bits", false,-1, 15,0);
        tracep->declBus(c+6627,"ysyxSoCFull fpga chiplink sourceD cam_io_key", false,-1, 4,0);
        tracep->declBus(c+17446,"ysyxSoCFull fpga chiplink sourceD cam_io_data", false,-1, 15,0);
        tracep->declBus(c+6628,"ysyxSoCFull fpga chiplink sourceD state", false,-1, 1,0);
        tracep->declBus(c+6629,"ysyxSoCFull fpga chiplink sourceD opcode", false,-1, 2,0);
        tracep->declBus(c+6630,"ysyxSoCFull fpga chiplink sourceD param", false,-1, 2,0);
        tracep->declBus(c+6631,"ysyxSoCFull fpga chiplink sourceD size", false,-1, 3,0);
        tracep->declBus(c+6632,"ysyxSoCFull fpga chiplink sourceD domain", false,-1, 2,0);
        tracep->declBus(c+6633,"ysyxSoCFull fpga chiplink sourceD source", false,-1, 15,0);
        tracep->declBit(c+6634,"ysyxSoCFull fpga chiplink sourceD enable", false,-1);
        tracep->declBus(c+6635,"ysyxSoCFull fpga chiplink sourceD r_1", false,-1, 2,0);
        tracep->declBus(c+6636,"ysyxSoCFull fpga chiplink sourceD r_2", false,-1, 2,0);
        tracep->declBus(c+6637,"ysyxSoCFull fpga chiplink sourceD r_3", false,-1, 3,0);
        tracep->declBus(c+6638,"ysyxSoCFull fpga chiplink sourceD r_4", false,-1, 2,0);
        tracep->declBus(c+6639,"ysyxSoCFull fpga chiplink sourceD r_5", false,-1, 15,0);
        tracep->declBit(c+6640,"ysyxSoCFull fpga chiplink sourceD q_sink_enable", false,-1);
        tracep->declBus(c+6641,"ysyxSoCFull fpga chiplink sourceD q_sink_r", false,-1, 15,0);
        tracep->declBit(c+6642,"ysyxSoCFull fpga chiplink sourceD q_grant", false,-1);
        tracep->declBus(c+6643,"ysyxSoCFull fpga chiplink sourceD q_last_count", false,-1, 4,0);
        tracep->declBus(c+6644,"ysyxSoCFull fpga chiplink sourceD q_last_beats_beats_shiftAmount", false,-1, 2,0);
        tracep->declBus(c+6645,"ysyxSoCFull fpga chiplink sourceD q_last_beats_beats_hi", false,-1, 3,0);
        tracep->declBit(c+6646,"ysyxSoCFull fpga chiplink sourceD q_last_beats_beats_lo", false,-1);
        tracep->declBus(c+6647,"ysyxSoCFull fpga chiplink sourceD q_last_beats_beats", false,-1, 4,0);
        tracep->declBit(c+6648,"ysyxSoCFull fpga chiplink sourceD q_last_beats_grant", false,-1);
        tracep->declBus(c+6649,"ysyxSoCFull fpga chiplink sourceD q_last_beats_d", false,-1, 4,0);
        tracep->declBit(c+6650,"ysyxSoCFull fpga chiplink sourceD q_last_first", false,-1);
        tracep->declBit(c+6651,"ysyxSoCFull fpga chiplink sourceD q_last", false,-1);
        tracep->declBit(c+6652,"ysyxSoCFull fpga chiplink sourceD d_first", false,-1);
        tracep->declBus(c+6653,"ysyxSoCFull fpga chiplink sourceD s_maybe_data", false,-1, 1,0);
        tracep->declBit(c+6654,"ysyxSoCFull fpga chiplink sourceD sink_ok", false,-1);
        tracep->declBus(c+6655,"ysyxSoCFull fpga chiplink sourceD sink_r", false,-1, 4,0);
        tracep->declBit(c+6656,"ysyxSoCFull fpga chiplink sourceD stall", false,-1);
        tracep->declBit(c+6657,"ysyxSoCFull fpga chiplink sourceD xmit", false,-1);
        tracep->declBit(c+6658,"ysyxSoCFull fpga chiplink sourceD io_d_bits_corrupt_opdata", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink sourceD cam clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga chiplink sourceD cam reset", false,-1);
        tracep->declBit(c+6625,"ysyxSoCFull fpga chiplink sourceD cam io_alloc_ready", false,-1);
        tracep->declBit(c+19974,"ysyxSoCFull fpga chiplink sourceD cam io_alloc_valid", false,-1);
        tracep->declBus(c+6626,"ysyxSoCFull fpga chiplink sourceD cam io_alloc_bits", false,-1, 15,0);
        tracep->declBus(c+6627,"ysyxSoCFull fpga chiplink sourceD cam io_key", false,-1, 4,0);
        tracep->declBus(c+17446,"ysyxSoCFull fpga chiplink sourceD cam io_data", false,-1, 15,0);
        {int i; for (i=0; i<32; i++) {
                tracep->declBus(c+6659+i*1,"ysyxSoCFull fpga chiplink sourceD cam data", true,(i+0), 15,0);}}
        tracep->declBus(c+6691,"ysyxSoCFull fpga chiplink sourceD cam data_io_data_MPORT_data", false,-1, 15,0);
        tracep->declBus(c+20829,"ysyxSoCFull fpga chiplink sourceD cam data_io_data_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+6626,"ysyxSoCFull fpga chiplink sourceD cam data_MPORT_data", false,-1, 15,0);
        tracep->declBus(c+6627,"ysyxSoCFull fpga chiplink sourceD cam data_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+20817,"ysyxSoCFull fpga chiplink sourceD cam data_MPORT_mask", false,-1);
        tracep->declBit(c+17512,"ysyxSoCFull fpga chiplink sourceD cam data_MPORT_en", false,-1);
        tracep->declBus(c+6692,"ysyxSoCFull fpga chiplink sourceD cam free", false,-1, 31,0);
        tracep->declQuad(c+6693,"ysyxSoCFull fpga chiplink sourceD cam free_sel", false,-1, 32,0);
        tracep->declBus(c+6695,"ysyxSoCFull fpga chiplink sourceD cam io_key_hi", false,-1, 15,0);
        tracep->declBus(c+6696,"ysyxSoCFull fpga chiplink sourceD cam io_key_lo", false,-1, 15,0);
        tracep->declBit(c+6697,"ysyxSoCFull fpga chiplink sourceD cam io_key_hi_1", false,-1);
        tracep->declBus(c+6698,"ysyxSoCFull fpga chiplink sourceD cam io_key_hi_2", false,-1, 7,0);
        tracep->declBus(c+6699,"ysyxSoCFull fpga chiplink sourceD cam io_key_lo_1", false,-1, 7,0);
        tracep->declBit(c+6700,"ysyxSoCFull fpga chiplink sourceD cam io_key_hi_3", false,-1);
        tracep->declBus(c+6701,"ysyxSoCFull fpga chiplink sourceD cam io_key_hi_4", false,-1, 3,0);
        tracep->declBus(c+6702,"ysyxSoCFull fpga chiplink sourceD cam io_key_lo_2", false,-1, 3,0);
        tracep->declBit(c+6703,"ysyxSoCFull fpga chiplink sourceD cam io_key_hi_5", false,-1);
        tracep->declBus(c+6704,"ysyxSoCFull fpga chiplink sourceD cam io_key_hi_6", false,-1, 1,0);
        tracep->declBus(c+6705,"ysyxSoCFull fpga chiplink sourceD cam io_key_lo_3", false,-1, 1,0);
        tracep->declBit(c+6706,"ysyxSoCFull fpga chiplink sourceD cam io_key_hi_7", false,-1);
        tracep->declBit(c+6707,"ysyxSoCFull fpga chiplink sourceD cam io_key_lo_4", false,-1);
        tracep->declBus(c+6708,"ysyxSoCFull fpga chiplink sourceD cam io_key_lo_7", false,-1, 3,0);
        tracep->declBit(c+17513,"ysyxSoCFull fpga chiplink sourceD cam bypass", false,-1);
        tracep->declQuad(c+17514,"ysyxSoCFull fpga chiplink sourceD cam clr", false,-1, 32,0);
        tracep->declBit(c+5860,"ysyxSoCFull fpga chiplink sourceE io_e_ready", false,-1);
        tracep->declBit(c+18302,"ysyxSoCFull fpga chiplink sourceE io_e_valid", false,-1);
        tracep->declBit(c+5861,"ysyxSoCFull fpga chiplink sourceE io_e_bits_sink", false,-1);
        tracep->declBit(c+5860,"ysyxSoCFull fpga chiplink sourceE io_q_ready", false,-1);
        tracep->declBit(c+18302,"ysyxSoCFull fpga chiplink sourceE io_q_valid", false,-1);
        tracep->declBus(c+5884,"ysyxSoCFull fpga chiplink sourceE io_q_bits", false,-1, 31,0);
        tracep->declBus(c+6709,"ysyxSoCFull fpga chiplink sourceE q_sink", false,-1, 15,0);
        tracep->declBit(c+20800,"ysyxSoCFull fpga chiplink rx_reset_reg io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink rx_reset_reg io_clk", false,-1);
        tracep->declBit(c+20786,"ysyxSoCFull fpga chiplink rx_reset_reg io_rst", false,-1);
        tracep->declBit(c+20800,"ysyxSoCFull fpga chiplink rx_reset_reg reg_", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink do_bypass_catcher clock", false,-1);
        tracep->declBit(c+20800,"ysyxSoCFull fpga chiplink do_bypass_catcher reset", false,-1);
        tracep->declBit(c+18767,"ysyxSoCFull fpga chiplink do_bypass_catcher io_sync_reset", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink do_bypass_catcher io_sync_reset_chain_clock", false,-1);
        tracep->declBit(c+20800,"ysyxSoCFull fpga chiplink do_bypass_catcher io_sync_reset_chain_reset", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga chiplink do_bypass_catcher io_sync_reset_chain_io_d", false,-1);
        tracep->declBit(c+18768,"ysyxSoCFull fpga chiplink do_bypass_catcher io_sync_reset_chain_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink do_bypass_catcher io_sync_reset_chain clock", false,-1);
        tracep->declBit(c+20800,"ysyxSoCFull fpga chiplink do_bypass_catcher io_sync_reset_chain reset", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga chiplink do_bypass_catcher io_sync_reset_chain io_d", false,-1);
        tracep->declBit(c+18768,"ysyxSoCFull fpga chiplink do_bypass_catcher io_sync_reset_chain io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink do_bypass_catcher io_sync_reset_chain output_chain_clock", false,-1);
        tracep->declBit(c+20800,"ysyxSoCFull fpga chiplink do_bypass_catcher io_sync_reset_chain output_chain_reset", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga chiplink do_bypass_catcher io_sync_reset_chain output_chain_io_d", false,-1);
        tracep->declBit(c+18768,"ysyxSoCFull fpga chiplink do_bypass_catcher io_sync_reset_chain output_chain_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink do_bypass_catcher io_sync_reset_chain output_chain clock", false,-1);
        tracep->declBit(c+20800,"ysyxSoCFull fpga chiplink do_bypass_catcher io_sync_reset_chain output_chain reset", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga chiplink do_bypass_catcher io_sync_reset_chain output_chain io_d", false,-1);
        tracep->declBit(c+18768,"ysyxSoCFull fpga chiplink do_bypass_catcher io_sync_reset_chain output_chain io_q", false,-1);
        tracep->declBit(c+18768,"ysyxSoCFull fpga chiplink do_bypass_catcher io_sync_reset_chain output_chain sync_0", false,-1);
        tracep->declBit(c+18769,"ysyxSoCFull fpga chiplink do_bypass_catcher io_sync_reset_chain output_chain sync_1", false,-1);
        tracep->declBit(c+18770,"ysyxSoCFull fpga chiplink do_bypass_catcher io_sync_reset_chain output_chain sync_2", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink do_bypass_catcher_1 clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga chiplink do_bypass_catcher_1 reset", false,-1);
        tracep->declBit(c+18307,"ysyxSoCFull fpga chiplink do_bypass_catcher_1 io_sync_reset", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink do_bypass_catcher_1 io_sync_reset_chain_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga chiplink do_bypass_catcher_1 io_sync_reset_chain_reset", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga chiplink do_bypass_catcher_1 io_sync_reset_chain_io_d", false,-1);
        tracep->declBit(c+18313,"ysyxSoCFull fpga chiplink do_bypass_catcher_1 io_sync_reset_chain_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink do_bypass_catcher_1 io_sync_reset_chain clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga chiplink do_bypass_catcher_1 io_sync_reset_chain reset", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga chiplink do_bypass_catcher_1 io_sync_reset_chain io_d", false,-1);
        tracep->declBit(c+18313,"ysyxSoCFull fpga chiplink do_bypass_catcher_1 io_sync_reset_chain io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink do_bypass_catcher_1 io_sync_reset_chain output_chain_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga chiplink do_bypass_catcher_1 io_sync_reset_chain output_chain_reset", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga chiplink do_bypass_catcher_1 io_sync_reset_chain output_chain_io_d", false,-1);
        tracep->declBit(c+18313,"ysyxSoCFull fpga chiplink do_bypass_catcher_1 io_sync_reset_chain output_chain_io_q", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga chiplink do_bypass_catcher_1 io_sync_reset_chain output_chain clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga chiplink do_bypass_catcher_1 io_sync_reset_chain output_chain reset", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga chiplink do_bypass_catcher_1 io_sync_reset_chain output_chain io_d", false,-1);
        tracep->declBit(c+18313,"ysyxSoCFull fpga chiplink do_bypass_catcher_1 io_sync_reset_chain output_chain io_q", false,-1);
        tracep->declBit(c+18313,"ysyxSoCFull fpga chiplink do_bypass_catcher_1 io_sync_reset_chain output_chain sync_0", false,-1);
        tracep->declBit(c+18314,"ysyxSoCFull fpga chiplink do_bypass_catcher_1 io_sync_reset_chain output_chain sync_1", false,-1);
        tracep->declBit(c+18315,"ysyxSoCFull fpga chiplink do_bypass_catcher_1 io_sync_reset_chain output_chain sync_2", false,-1);
        tracep->declBit(c+17369,"ysyxSoCFull fpga axi4index auto_in_awready", false,-1);
        tracep->declBit(c+19855,"ysyxSoCFull fpga axi4index auto_in_awvalid", false,-1);
        tracep->declBus(c+19860,"ysyxSoCFull fpga axi4index auto_in_awid", false,-1, 4,0);
        tracep->declBus(c+19807,"ysyxSoCFull fpga axi4index auto_in_awaddr", false,-1, 31,0);
        tracep->declBus(c+19808,"ysyxSoCFull fpga axi4index auto_in_awlen", false,-1, 7,0);
        tracep->declBus(c+19809,"ysyxSoCFull fpga axi4index auto_in_awsize", false,-1, 2,0);
        tracep->declBus(c+78,"ysyxSoCFull fpga axi4index auto_in_awburst", false,-1, 1,0);
        tracep->declBus(c+19856,"ysyxSoCFull fpga axi4index auto_in_awecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19857,"ysyxSoCFull fpga axi4index auto_in_awecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+79,"ysyxSoCFull fpga axi4index auto_in_wready", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga axi4index auto_in_wvalid", false,-1);
        tracep->declQuad(c+19811,"ysyxSoCFull fpga axi4index auto_in_wdata", false,-1, 63,0);
        tracep->declBus(c+19813,"ysyxSoCFull fpga axi4index auto_in_wstrb", false,-1, 7,0);
        tracep->declBit(c+17365,"ysyxSoCFull fpga axi4index auto_in_wlast", false,-1);
        tracep->declBit(c+80,"ysyxSoCFull fpga axi4index auto_in_bready", false,-1);
        tracep->declBit(c+81,"ysyxSoCFull fpga axi4index auto_in_bvalid", false,-1);
        tracep->declBus(c+5454,"ysyxSoCFull fpga axi4index auto_in_bid", false,-1, 4,0);
        tracep->declBus(c+83,"ysyxSoCFull fpga axi4index auto_in_bresp", false,-1, 1,0);
        tracep->declBus(c+5448,"ysyxSoCFull fpga axi4index auto_in_becho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+5449,"ysyxSoCFull fpga axi4index auto_in_becho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+17370,"ysyxSoCFull fpga axi4index auto_in_arready", false,-1);
        tracep->declBit(c+19859,"ysyxSoCFull fpga axi4index auto_in_arvalid", false,-1);
        tracep->declBus(c+19860,"ysyxSoCFull fpga axi4index auto_in_arid", false,-1, 4,0);
        tracep->declBus(c+19807,"ysyxSoCFull fpga axi4index auto_in_araddr", false,-1, 31,0);
        tracep->declBus(c+19808,"ysyxSoCFull fpga axi4index auto_in_arlen", false,-1, 7,0);
        tracep->declBus(c+19809,"ysyxSoCFull fpga axi4index auto_in_arsize", false,-1, 2,0);
        tracep->declBus(c+78,"ysyxSoCFull fpga axi4index auto_in_arburst", false,-1, 1,0);
        tracep->declBus(c+19856,"ysyxSoCFull fpga axi4index auto_in_arecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19857,"ysyxSoCFull fpga axi4index auto_in_arecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+85,"ysyxSoCFull fpga axi4index auto_in_rready", false,-1);
        tracep->declBit(c+86,"ysyxSoCFull fpga axi4index auto_in_rvalid", false,-1);
        tracep->declBus(c+5455,"ysyxSoCFull fpga axi4index auto_in_rid", false,-1, 4,0);
        tracep->declQuad(c+88,"ysyxSoCFull fpga axi4index auto_in_rdata", false,-1, 63,0);
        tracep->declBus(c+90,"ysyxSoCFull fpga axi4index auto_in_rresp", false,-1, 1,0);
        tracep->declBus(c+5451,"ysyxSoCFull fpga axi4index auto_in_recho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+5452,"ysyxSoCFull fpga axi4index auto_in_recho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+91,"ysyxSoCFull fpga axi4index auto_in_rlast", false,-1);
        tracep->declBit(c+17369,"ysyxSoCFull fpga axi4index auto_out_awready", false,-1);
        tracep->declBit(c+19855,"ysyxSoCFull fpga axi4index auto_out_awvalid", false,-1);
        tracep->declBus(c+19806,"ysyxSoCFull fpga axi4index auto_out_awid", false,-1, 3,0);
        tracep->declBus(c+19807,"ysyxSoCFull fpga axi4index auto_out_awaddr", false,-1, 31,0);
        tracep->declBus(c+19808,"ysyxSoCFull fpga axi4index auto_out_awlen", false,-1, 7,0);
        tracep->declBus(c+19809,"ysyxSoCFull fpga axi4index auto_out_awsize", false,-1, 2,0);
        tracep->declBus(c+78,"ysyxSoCFull fpga axi4index auto_out_awburst", false,-1, 1,0);
        tracep->declBus(c+19856,"ysyxSoCFull fpga axi4index auto_out_awecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19857,"ysyxSoCFull fpga axi4index auto_out_awecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4index auto_out_awecho_extra_id", false,-1);
        tracep->declBit(c+79,"ysyxSoCFull fpga axi4index auto_out_wready", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga axi4index auto_out_wvalid", false,-1);
        tracep->declQuad(c+19811,"ysyxSoCFull fpga axi4index auto_out_wdata", false,-1, 63,0);
        tracep->declBus(c+19813,"ysyxSoCFull fpga axi4index auto_out_wstrb", false,-1, 7,0);
        tracep->declBit(c+17365,"ysyxSoCFull fpga axi4index auto_out_wlast", false,-1);
        tracep->declBit(c+80,"ysyxSoCFull fpga axi4index auto_out_bready", false,-1);
        tracep->declBit(c+81,"ysyxSoCFull fpga axi4index auto_out_bvalid", false,-1);
        tracep->declBus(c+82,"ysyxSoCFull fpga axi4index auto_out_bid", false,-1, 3,0);
        tracep->declBus(c+83,"ysyxSoCFull fpga axi4index auto_out_bresp", false,-1, 1,0);
        tracep->declBus(c+5448,"ysyxSoCFull fpga axi4index auto_out_becho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+5449,"ysyxSoCFull fpga axi4index auto_out_becho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+5450,"ysyxSoCFull fpga axi4index auto_out_becho_extra_id", false,-1);
        tracep->declBit(c+17370,"ysyxSoCFull fpga axi4index auto_out_arready", false,-1);
        tracep->declBit(c+19859,"ysyxSoCFull fpga axi4index auto_out_arvalid", false,-1);
        tracep->declBus(c+19806,"ysyxSoCFull fpga axi4index auto_out_arid", false,-1, 3,0);
        tracep->declBus(c+19807,"ysyxSoCFull fpga axi4index auto_out_araddr", false,-1, 31,0);
        tracep->declBus(c+19808,"ysyxSoCFull fpga axi4index auto_out_arlen", false,-1, 7,0);
        tracep->declBus(c+19809,"ysyxSoCFull fpga axi4index auto_out_arsize", false,-1, 2,0);
        tracep->declBus(c+78,"ysyxSoCFull fpga axi4index auto_out_arburst", false,-1, 1,0);
        tracep->declBus(c+19856,"ysyxSoCFull fpga axi4index auto_out_arecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19857,"ysyxSoCFull fpga axi4index auto_out_arecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4index auto_out_arecho_extra_id", false,-1);
        tracep->declBit(c+85,"ysyxSoCFull fpga axi4index auto_out_rready", false,-1);
        tracep->declBit(c+86,"ysyxSoCFull fpga axi4index auto_out_rvalid", false,-1);
        tracep->declBus(c+87,"ysyxSoCFull fpga axi4index auto_out_rid", false,-1, 3,0);
        tracep->declQuad(c+88,"ysyxSoCFull fpga axi4index auto_out_rdata", false,-1, 63,0);
        tracep->declBus(c+90,"ysyxSoCFull fpga axi4index auto_out_rresp", false,-1, 1,0);
        tracep->declBus(c+5451,"ysyxSoCFull fpga axi4index auto_out_recho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+5452,"ysyxSoCFull fpga axi4index auto_out_recho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+5453,"ysyxSoCFull fpga axi4index auto_out_recho_extra_id", false,-1);
        tracep->declBit(c+91,"ysyxSoCFull fpga axi4index auto_out_rlast", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga axi4buf clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga axi4buf reset", false,-1);
        tracep->declBit(c+5456,"ysyxSoCFull fpga axi4buf auto_in_awready", false,-1);
        tracep->declBit(c+19861,"ysyxSoCFull fpga axi4buf auto_in_awvalid", false,-1);
        tracep->declBit(c+5457,"ysyxSoCFull fpga axi4buf auto_in_wready", false,-1);
        tracep->declBit(c+19862,"ysyxSoCFull fpga axi4buf auto_in_wvalid", false,-1);
        tracep->declQuad(c+17371,"ysyxSoCFull fpga axi4buf auto_in_wdata", false,-1, 63,0);
        tracep->declBus(c+17373,"ysyxSoCFull fpga axi4buf auto_in_wstrb", false,-1, 7,0);
        tracep->declBit(c+5458,"ysyxSoCFull fpga axi4buf auto_in_bready", false,-1);
        tracep->declBit(c+5459,"ysyxSoCFull fpga axi4buf auto_in_bvalid", false,-1);
        tracep->declBus(c+5460,"ysyxSoCFull fpga axi4buf auto_in_bid", false,-1, 3,0);
        tracep->declBus(c+5461,"ysyxSoCFull fpga axi4buf auto_in_bresp", false,-1, 1,0);
        tracep->declBit(c+5462,"ysyxSoCFull fpga axi4buf auto_in_arready", false,-1);
        tracep->declBit(c+19863,"ysyxSoCFull fpga axi4buf auto_in_arvalid", false,-1);
        tracep->declBit(c+5463,"ysyxSoCFull fpga axi4buf auto_in_rready", false,-1);
        tracep->declBit(c+5464,"ysyxSoCFull fpga axi4buf auto_in_rvalid", false,-1);
        tracep->declBus(c+5465,"ysyxSoCFull fpga axi4buf auto_in_rid", false,-1, 3,0);
        tracep->declQuad(c+5466,"ysyxSoCFull fpga axi4buf auto_in_rdata", false,-1, 63,0);
        tracep->declBus(c+5468,"ysyxSoCFull fpga axi4buf auto_in_rresp", false,-1, 1,0);
        tracep->declBit(c+5469,"ysyxSoCFull fpga axi4buf auto_in_rlast", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga axi4buf bundleOut_0_awdeq_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga axi4buf bundleOut_0_awdeq_reset", false,-1);
        tracep->declBit(c+5456,"ysyxSoCFull fpga axi4buf bundleOut_0_awdeq_io_enq_ready", false,-1);
        tracep->declBit(c+19861,"ysyxSoCFull fpga axi4buf bundleOut_0_awdeq_io_enq_valid", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga axi4buf bundleOut_0_wdeq_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga axi4buf bundleOut_0_wdeq_reset", false,-1);
        tracep->declBit(c+5457,"ysyxSoCFull fpga axi4buf bundleOut_0_wdeq_io_enq_ready", false,-1);
        tracep->declBit(c+19862,"ysyxSoCFull fpga axi4buf bundleOut_0_wdeq_io_enq_valid", false,-1);
        tracep->declQuad(c+17371,"ysyxSoCFull fpga axi4buf bundleOut_0_wdeq_io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+17373,"ysyxSoCFull fpga axi4buf bundleOut_0_wdeq_io_enq_bits_strb", false,-1, 7,0);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4buf bundleOut_0_wdeq_io_deq_ready", false,-1);
        tracep->declBit(c+6710,"ysyxSoCFull fpga axi4buf bundleOut_0_wdeq_io_deq_valid", false,-1);
        tracep->declQuad(c+6711,"ysyxSoCFull fpga axi4buf bundleOut_0_wdeq_io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+6713,"ysyxSoCFull fpga axi4buf bundleOut_0_wdeq_io_deq_bits_strb", false,-1, 7,0);
        tracep->declBit(c+20784,"ysyxSoCFull fpga axi4buf bundleIn_0_bdeq_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga axi4buf bundleIn_0_bdeq_reset", false,-1);
        tracep->declBit(c+5458,"ysyxSoCFull fpga axi4buf bundleIn_0_bdeq_io_deq_ready", false,-1);
        tracep->declBit(c+5459,"ysyxSoCFull fpga axi4buf bundleIn_0_bdeq_io_deq_valid", false,-1);
        tracep->declBus(c+5460,"ysyxSoCFull fpga axi4buf bundleIn_0_bdeq_io_deq_bits_id", false,-1, 3,0);
        tracep->declBus(c+5461,"ysyxSoCFull fpga axi4buf bundleIn_0_bdeq_io_deq_bits_resp", false,-1, 1,0);
        tracep->declBit(c+20784,"ysyxSoCFull fpga axi4buf bundleOut_0_ardeq_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga axi4buf bundleOut_0_ardeq_reset", false,-1);
        tracep->declBit(c+5462,"ysyxSoCFull fpga axi4buf bundleOut_0_ardeq_io_enq_ready", false,-1);
        tracep->declBit(c+19863,"ysyxSoCFull fpga axi4buf bundleOut_0_ardeq_io_enq_valid", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga axi4buf bundleIn_0_rdeq_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga axi4buf bundleIn_0_rdeq_reset", false,-1);
        tracep->declBit(c+5463,"ysyxSoCFull fpga axi4buf bundleIn_0_rdeq_io_deq_ready", false,-1);
        tracep->declBit(c+5464,"ysyxSoCFull fpga axi4buf bundleIn_0_rdeq_io_deq_valid", false,-1);
        tracep->declBus(c+5465,"ysyxSoCFull fpga axi4buf bundleIn_0_rdeq_io_deq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+5466,"ysyxSoCFull fpga axi4buf bundleIn_0_rdeq_io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+5468,"ysyxSoCFull fpga axi4buf bundleIn_0_rdeq_io_deq_bits_resp", false,-1, 1,0);
        tracep->declBit(c+5469,"ysyxSoCFull fpga axi4buf bundleIn_0_rdeq_io_deq_bits_last", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga axi4buf bundleOut_0_awdeq clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga axi4buf bundleOut_0_awdeq reset", false,-1);
        tracep->declBit(c+5456,"ysyxSoCFull fpga axi4buf bundleOut_0_awdeq io_enq_ready", false,-1);
        tracep->declBit(c+19861,"ysyxSoCFull fpga axi4buf bundleOut_0_awdeq io_enq_valid", false,-1);
        tracep->declBit(c+6714,"ysyxSoCFull fpga axi4buf bundleOut_0_awdeq value", false,-1);
        tracep->declBit(c+6715,"ysyxSoCFull fpga axi4buf bundleOut_0_awdeq maybe_full", false,-1);
        tracep->declBit(c+6716,"ysyxSoCFull fpga axi4buf bundleOut_0_awdeq ptr_match", false,-1);
        tracep->declBit(c+6717,"ysyxSoCFull fpga axi4buf bundleOut_0_awdeq full", false,-1);
        tracep->declBit(c+19975,"ysyxSoCFull fpga axi4buf bundleOut_0_awdeq do_enq", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga axi4buf bundleOut_0_wdeq clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga axi4buf bundleOut_0_wdeq reset", false,-1);
        tracep->declBit(c+5457,"ysyxSoCFull fpga axi4buf bundleOut_0_wdeq io_enq_ready", false,-1);
        tracep->declBit(c+19862,"ysyxSoCFull fpga axi4buf bundleOut_0_wdeq io_enq_valid", false,-1);
        tracep->declQuad(c+17371,"ysyxSoCFull fpga axi4buf bundleOut_0_wdeq io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+17373,"ysyxSoCFull fpga axi4buf bundleOut_0_wdeq io_enq_bits_strb", false,-1, 7,0);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4buf bundleOut_0_wdeq io_deq_ready", false,-1);
        tracep->declBit(c+6710,"ysyxSoCFull fpga axi4buf bundleOut_0_wdeq io_deq_valid", false,-1);
        tracep->declQuad(c+6711,"ysyxSoCFull fpga axi4buf bundleOut_0_wdeq io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+6713,"ysyxSoCFull fpga axi4buf bundleOut_0_wdeq io_deq_bits_strb", false,-1, 7,0);
        {int i; for (i=0; i<2; i++) {
                tracep->declQuad(c+6718+i*2,"ysyxSoCFull fpga axi4buf bundleOut_0_wdeq ram_data", true,(i+0), 63,0);}}
        tracep->declQuad(c+6711,"ysyxSoCFull fpga axi4buf bundleOut_0_wdeq ram_data_io_deq_bits_MPORT_data", false,-1, 63,0);
        tracep->declBit(c+6722,"ysyxSoCFull fpga axi4buf bundleOut_0_wdeq ram_data_io_deq_bits_MPORT_addr", false,-1);
        tracep->declQuad(c+17371,"ysyxSoCFull fpga axi4buf bundleOut_0_wdeq ram_data_MPORT_data", false,-1, 63,0);
        tracep->declBit(c+6723,"ysyxSoCFull fpga axi4buf bundleOut_0_wdeq ram_data_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4buf bundleOut_0_wdeq ram_data_MPORT_mask", false,-1);
        tracep->declBit(c+17516,"ysyxSoCFull fpga axi4buf bundleOut_0_wdeq ram_data_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                tracep->declBus(c+6724+i*1,"ysyxSoCFull fpga axi4buf bundleOut_0_wdeq ram_strb", true,(i+0), 7,0);}}
        tracep->declBus(c+6713,"ysyxSoCFull fpga axi4buf bundleOut_0_wdeq ram_strb_io_deq_bits_MPORT_data", false,-1, 7,0);
        tracep->declBit(c+6722,"ysyxSoCFull fpga axi4buf bundleOut_0_wdeq ram_strb_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+17373,"ysyxSoCFull fpga axi4buf bundleOut_0_wdeq ram_strb_MPORT_data", false,-1, 7,0);
        tracep->declBit(c+6723,"ysyxSoCFull fpga axi4buf bundleOut_0_wdeq ram_strb_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4buf bundleOut_0_wdeq ram_strb_MPORT_mask", false,-1);
        tracep->declBit(c+17516,"ysyxSoCFull fpga axi4buf bundleOut_0_wdeq ram_strb_MPORT_en", false,-1);
        tracep->declBit(c+6723,"ysyxSoCFull fpga axi4buf bundleOut_0_wdeq value", false,-1);
        tracep->declBit(c+6722,"ysyxSoCFull fpga axi4buf bundleOut_0_wdeq value_1", false,-1);
        tracep->declBit(c+6726,"ysyxSoCFull fpga axi4buf bundleOut_0_wdeq maybe_full", false,-1);
        tracep->declBit(c+6727,"ysyxSoCFull fpga axi4buf bundleOut_0_wdeq ptr_match", false,-1);
        tracep->declBit(c+6728,"ysyxSoCFull fpga axi4buf bundleOut_0_wdeq empty", false,-1);
        tracep->declBit(c+6729,"ysyxSoCFull fpga axi4buf bundleOut_0_wdeq full", false,-1);
        tracep->declBit(c+19976,"ysyxSoCFull fpga axi4buf bundleOut_0_wdeq do_enq", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4buf bundleOut_0_wdeq do_deq", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga axi4buf bundleIn_0_bdeq clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga axi4buf bundleIn_0_bdeq reset", false,-1);
        tracep->declBit(c+5458,"ysyxSoCFull fpga axi4buf bundleIn_0_bdeq io_deq_ready", false,-1);
        tracep->declBit(c+5459,"ysyxSoCFull fpga axi4buf bundleIn_0_bdeq io_deq_valid", false,-1);
        tracep->declBus(c+5460,"ysyxSoCFull fpga axi4buf bundleIn_0_bdeq io_deq_bits_id", false,-1, 3,0);
        tracep->declBus(c+5461,"ysyxSoCFull fpga axi4buf bundleIn_0_bdeq io_deq_bits_resp", false,-1, 1,0);
        {int i; for (i=0; i<2; i++) {
                tracep->declBus(c+20870+i*1,"ysyxSoCFull fpga axi4buf bundleIn_0_bdeq ram_id", true,(i+0), 3,0);}}
        tracep->declBus(c+5460,"ysyxSoCFull fpga axi4buf bundleIn_0_bdeq ram_id_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+5459,"ysyxSoCFull fpga axi4buf bundleIn_0_bdeq ram_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+20818,"ysyxSoCFull fpga axi4buf bundleIn_0_bdeq ram_id_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4buf bundleIn_0_bdeq ram_id_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4buf bundleIn_0_bdeq ram_id_MPORT_mask", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4buf bundleIn_0_bdeq ram_id_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                tracep->declBus(c+20872+i*1,"ysyxSoCFull fpga axi4buf bundleIn_0_bdeq ram_resp", true,(i+0), 1,0);}}
        tracep->declBus(c+5461,"ysyxSoCFull fpga axi4buf bundleIn_0_bdeq ram_resp_io_deq_bits_MPORT_data", false,-1, 1,0);
        tracep->declBit(c+5459,"ysyxSoCFull fpga axi4buf bundleIn_0_bdeq ram_resp_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+20816,"ysyxSoCFull fpga axi4buf bundleIn_0_bdeq ram_resp_MPORT_data", false,-1, 1,0);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4buf bundleIn_0_bdeq ram_resp_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4buf bundleIn_0_bdeq ram_resp_MPORT_mask", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4buf bundleIn_0_bdeq ram_resp_MPORT_en", false,-1);
        tracep->declBit(c+5459,"ysyxSoCFull fpga axi4buf bundleIn_0_bdeq value_1", false,-1);
        tracep->declBit(c+6730,"ysyxSoCFull fpga axi4buf bundleIn_0_bdeq ptr_match", false,-1);
        tracep->declBit(c+6731,"ysyxSoCFull fpga axi4buf bundleIn_0_bdeq do_deq", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga axi4buf bundleOut_0_ardeq clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga axi4buf bundleOut_0_ardeq reset", false,-1);
        tracep->declBit(c+5462,"ysyxSoCFull fpga axi4buf bundleOut_0_ardeq io_enq_ready", false,-1);
        tracep->declBit(c+19863,"ysyxSoCFull fpga axi4buf bundleOut_0_ardeq io_enq_valid", false,-1);
        tracep->declBit(c+6732,"ysyxSoCFull fpga axi4buf bundleOut_0_ardeq value", false,-1);
        tracep->declBit(c+6733,"ysyxSoCFull fpga axi4buf bundleOut_0_ardeq maybe_full", false,-1);
        tracep->declBit(c+6734,"ysyxSoCFull fpga axi4buf bundleOut_0_ardeq ptr_match", false,-1);
        tracep->declBit(c+6735,"ysyxSoCFull fpga axi4buf bundleOut_0_ardeq full", false,-1);
        tracep->declBit(c+19977,"ysyxSoCFull fpga axi4buf bundleOut_0_ardeq do_enq", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga axi4buf bundleIn_0_rdeq clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga axi4buf bundleIn_0_rdeq reset", false,-1);
        tracep->declBit(c+5463,"ysyxSoCFull fpga axi4buf bundleIn_0_rdeq io_deq_ready", false,-1);
        tracep->declBit(c+5464,"ysyxSoCFull fpga axi4buf bundleIn_0_rdeq io_deq_valid", false,-1);
        tracep->declBus(c+5465,"ysyxSoCFull fpga axi4buf bundleIn_0_rdeq io_deq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+5466,"ysyxSoCFull fpga axi4buf bundleIn_0_rdeq io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+5468,"ysyxSoCFull fpga axi4buf bundleIn_0_rdeq io_deq_bits_resp", false,-1, 1,0);
        tracep->declBit(c+5469,"ysyxSoCFull fpga axi4buf bundleIn_0_rdeq io_deq_bits_last", false,-1);
        {int i; for (i=0; i<2; i++) {
                tracep->declBus(c+20874+i*1,"ysyxSoCFull fpga axi4buf bundleIn_0_rdeq ram_id", true,(i+0), 3,0);}}
        tracep->declBus(c+5465,"ysyxSoCFull fpga axi4buf bundleIn_0_rdeq ram_id_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+5464,"ysyxSoCFull fpga axi4buf bundleIn_0_rdeq ram_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+20818,"ysyxSoCFull fpga axi4buf bundleIn_0_rdeq ram_id_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4buf bundleIn_0_rdeq ram_id_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4buf bundleIn_0_rdeq ram_id_MPORT_mask", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4buf bundleIn_0_rdeq ram_id_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                tracep->declQuad(c+20876+i*2,"ysyxSoCFull fpga axi4buf bundleIn_0_rdeq ram_data", true,(i+0), 63,0);}}
        tracep->declQuad(c+5466,"ysyxSoCFull fpga axi4buf bundleIn_0_rdeq ram_data_io_deq_bits_MPORT_data", false,-1, 63,0);
        tracep->declBit(c+5464,"ysyxSoCFull fpga axi4buf bundleIn_0_rdeq ram_data_io_deq_bits_MPORT_addr", false,-1);
        tracep->declQuad(c+20819,"ysyxSoCFull fpga axi4buf bundleIn_0_rdeq ram_data_MPORT_data", false,-1, 63,0);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4buf bundleIn_0_rdeq ram_data_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4buf bundleIn_0_rdeq ram_data_MPORT_mask", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4buf bundleIn_0_rdeq ram_data_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                tracep->declBus(c+20880+i*1,"ysyxSoCFull fpga axi4buf bundleIn_0_rdeq ram_resp", true,(i+0), 1,0);}}
        tracep->declBus(c+5468,"ysyxSoCFull fpga axi4buf bundleIn_0_rdeq ram_resp_io_deq_bits_MPORT_data", false,-1, 1,0);
        tracep->declBit(c+5464,"ysyxSoCFull fpga axi4buf bundleIn_0_rdeq ram_resp_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+20816,"ysyxSoCFull fpga axi4buf bundleIn_0_rdeq ram_resp_MPORT_data", false,-1, 1,0);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4buf bundleIn_0_rdeq ram_resp_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4buf bundleIn_0_rdeq ram_resp_MPORT_mask", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4buf bundleIn_0_rdeq ram_resp_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                tracep->declBit(c+20882+i*1,"ysyxSoCFull fpga axi4buf bundleIn_0_rdeq ram_last", true,(i+0));}}
        tracep->declBit(c+5469,"ysyxSoCFull fpga axi4buf bundleIn_0_rdeq ram_last_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+5464,"ysyxSoCFull fpga axi4buf bundleIn_0_rdeq ram_last_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4buf bundleIn_0_rdeq ram_last_MPORT_data", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4buf bundleIn_0_rdeq ram_last_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4buf bundleIn_0_rdeq ram_last_MPORT_mask", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4buf bundleIn_0_rdeq ram_last_MPORT_en", false,-1);
        tracep->declBit(c+5464,"ysyxSoCFull fpga axi4buf bundleIn_0_rdeq value_1", false,-1);
        tracep->declBit(c+6736,"ysyxSoCFull fpga axi4buf bundleIn_0_rdeq ptr_match", false,-1);
        tracep->declBit(c+6737,"ysyxSoCFull fpga axi4buf bundleIn_0_rdeq do_deq", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga axi4yank_1 clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga axi4yank_1 reset", false,-1);
        tracep->declBit(c+17374,"ysyxSoCFull fpga axi4yank_1 auto_in_awready", false,-1);
        tracep->declBit(c+19864,"ysyxSoCFull fpga axi4yank_1 auto_in_awvalid", false,-1);
        tracep->declBus(c+19865,"ysyxSoCFull fpga axi4yank_1 auto_in_awid", false,-1, 3,0);
        tracep->declBus(c+19866,"ysyxSoCFull fpga axi4yank_1 auto_in_awecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19867,"ysyxSoCFull fpga axi4yank_1 auto_in_awecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19868,"ysyxSoCFull fpga axi4yank_1 auto_in_awecho_extra_id", false,-1);
        tracep->declBit(c+5457,"ysyxSoCFull fpga axi4yank_1 auto_in_wready", false,-1);
        tracep->declBit(c+19862,"ysyxSoCFull fpga axi4yank_1 auto_in_wvalid", false,-1);
        tracep->declQuad(c+17371,"ysyxSoCFull fpga axi4yank_1 auto_in_wdata", false,-1, 63,0);
        tracep->declBus(c+17373,"ysyxSoCFull fpga axi4yank_1 auto_in_wstrb", false,-1, 7,0);
        tracep->declBit(c+5458,"ysyxSoCFull fpga axi4yank_1 auto_in_bready", false,-1);
        tracep->declBit(c+5459,"ysyxSoCFull fpga axi4yank_1 auto_in_bvalid", false,-1);
        tracep->declBus(c+5460,"ysyxSoCFull fpga axi4yank_1 auto_in_bid", false,-1, 3,0);
        tracep->declBus(c+5461,"ysyxSoCFull fpga axi4yank_1 auto_in_bresp", false,-1, 1,0);
        tracep->declBus(c+5470,"ysyxSoCFull fpga axi4yank_1 auto_in_becho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+5471,"ysyxSoCFull fpga axi4yank_1 auto_in_becho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+5472,"ysyxSoCFull fpga axi4yank_1 auto_in_becho_extra_id", false,-1);
        tracep->declBit(c+17375,"ysyxSoCFull fpga axi4yank_1 auto_in_arready", false,-1);
        tracep->declBit(c+19869,"ysyxSoCFull fpga axi4yank_1 auto_in_arvalid", false,-1);
        tracep->declBus(c+19865,"ysyxSoCFull fpga axi4yank_1 auto_in_arid", false,-1, 3,0);
        tracep->declBus(c+19866,"ysyxSoCFull fpga axi4yank_1 auto_in_arecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19867,"ysyxSoCFull fpga axi4yank_1 auto_in_arecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19868,"ysyxSoCFull fpga axi4yank_1 auto_in_arecho_extra_id", false,-1);
        tracep->declBit(c+5463,"ysyxSoCFull fpga axi4yank_1 auto_in_rready", false,-1);
        tracep->declBit(c+5464,"ysyxSoCFull fpga axi4yank_1 auto_in_rvalid", false,-1);
        tracep->declBus(c+5465,"ysyxSoCFull fpga axi4yank_1 auto_in_rid", false,-1, 3,0);
        tracep->declQuad(c+5466,"ysyxSoCFull fpga axi4yank_1 auto_in_rdata", false,-1, 63,0);
        tracep->declBus(c+5468,"ysyxSoCFull fpga axi4yank_1 auto_in_rresp", false,-1, 1,0);
        tracep->declBus(c+5473,"ysyxSoCFull fpga axi4yank_1 auto_in_recho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+5474,"ysyxSoCFull fpga axi4yank_1 auto_in_recho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+5475,"ysyxSoCFull fpga axi4yank_1 auto_in_recho_extra_id", false,-1);
        tracep->declBit(c+5469,"ysyxSoCFull fpga axi4yank_1 auto_in_rlast", false,-1);
        tracep->declBit(c+5456,"ysyxSoCFull fpga axi4yank_1 auto_out_awready", false,-1);
        tracep->declBit(c+19861,"ysyxSoCFull fpga axi4yank_1 auto_out_awvalid", false,-1);
        tracep->declBit(c+5457,"ysyxSoCFull fpga axi4yank_1 auto_out_wready", false,-1);
        tracep->declBit(c+19862,"ysyxSoCFull fpga axi4yank_1 auto_out_wvalid", false,-1);
        tracep->declQuad(c+17371,"ysyxSoCFull fpga axi4yank_1 auto_out_wdata", false,-1, 63,0);
        tracep->declBus(c+17373,"ysyxSoCFull fpga axi4yank_1 auto_out_wstrb", false,-1, 7,0);
        tracep->declBit(c+5458,"ysyxSoCFull fpga axi4yank_1 auto_out_bready", false,-1);
        tracep->declBit(c+5459,"ysyxSoCFull fpga axi4yank_1 auto_out_bvalid", false,-1);
        tracep->declBus(c+5460,"ysyxSoCFull fpga axi4yank_1 auto_out_bid", false,-1, 3,0);
        tracep->declBus(c+5461,"ysyxSoCFull fpga axi4yank_1 auto_out_bresp", false,-1, 1,0);
        tracep->declBit(c+5462,"ysyxSoCFull fpga axi4yank_1 auto_out_arready", false,-1);
        tracep->declBit(c+19863,"ysyxSoCFull fpga axi4yank_1 auto_out_arvalid", false,-1);
        tracep->declBit(c+5463,"ysyxSoCFull fpga axi4yank_1 auto_out_rready", false,-1);
        tracep->declBit(c+5464,"ysyxSoCFull fpga axi4yank_1 auto_out_rvalid", false,-1);
        tracep->declBus(c+5465,"ysyxSoCFull fpga axi4yank_1 auto_out_rid", false,-1, 3,0);
        tracep->declQuad(c+5466,"ysyxSoCFull fpga axi4yank_1 auto_out_rdata", false,-1, 63,0);
        tracep->declBus(c+5468,"ysyxSoCFull fpga axi4yank_1 auto_out_rresp", false,-1, 1,0);
        tracep->declBit(c+5469,"ysyxSoCFull fpga axi4yank_1 auto_out_rlast", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_reset", false,-1);
        tracep->declBit(c+6738,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_io_enq_ready", false,-1);
        tracep->declBit(c+19978,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_io_enq_valid", false,-1);
        tracep->declBus(c+19866,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19867,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19868,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+6739,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_io_deq_ready", false,-1);
        tracep->declBit(c+6740,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_io_deq_valid", false,-1);
        tracep->declBus(c+6741,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6742,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+6743,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_1_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_1_reset", false,-1);
        tracep->declBit(c+6744,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_1_io_enq_ready", false,-1);
        tracep->declBit(c+19979,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_1_io_enq_valid", false,-1);
        tracep->declBus(c+19866,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_1_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19867,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_1_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19868,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_1_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+6745,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_1_io_deq_ready", false,-1);
        tracep->declBit(c+6746,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_1_io_deq_valid", false,-1);
        tracep->declBus(c+6747,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_1_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6748,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_1_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+6749,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_1_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_2_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_2_reset", false,-1);
        tracep->declBit(c+6750,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_2_io_enq_ready", false,-1);
        tracep->declBit(c+19980,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_2_io_enq_valid", false,-1);
        tracep->declBus(c+19866,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_2_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19867,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_2_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19868,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_2_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+6751,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_2_io_deq_ready", false,-1);
        tracep->declBit(c+6752,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_2_io_deq_valid", false,-1);
        tracep->declBus(c+6753,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_2_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6754,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_2_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+6755,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_2_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_3_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_3_reset", false,-1);
        tracep->declBit(c+6756,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_3_io_enq_ready", false,-1);
        tracep->declBit(c+19981,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_3_io_enq_valid", false,-1);
        tracep->declBus(c+19866,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_3_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19867,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_3_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19868,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_3_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+6757,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_3_io_deq_ready", false,-1);
        tracep->declBit(c+6758,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_3_io_deq_valid", false,-1);
        tracep->declBus(c+6759,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_3_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6760,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_3_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+6761,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_3_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_4_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_4_reset", false,-1);
        tracep->declBit(c+6762,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_4_io_enq_ready", false,-1);
        tracep->declBit(c+19982,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_4_io_enq_valid", false,-1);
        tracep->declBus(c+19866,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_4_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19867,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_4_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19868,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_4_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+6763,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_4_io_deq_ready", false,-1);
        tracep->declBit(c+6764,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_4_io_deq_valid", false,-1);
        tracep->declBus(c+6765,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_4_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6766,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_4_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+6767,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_4_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_5_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_5_reset", false,-1);
        tracep->declBit(c+6768,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_5_io_enq_ready", false,-1);
        tracep->declBit(c+19983,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_5_io_enq_valid", false,-1);
        tracep->declBus(c+19866,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_5_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19867,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_5_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19868,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_5_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+6769,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_5_io_deq_ready", false,-1);
        tracep->declBit(c+6770,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_5_io_deq_valid", false,-1);
        tracep->declBus(c+6771,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_5_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6772,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_5_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+6773,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_5_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_6_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_6_reset", false,-1);
        tracep->declBit(c+6774,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_6_io_enq_ready", false,-1);
        tracep->declBit(c+19984,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_6_io_enq_valid", false,-1);
        tracep->declBus(c+19866,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_6_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19867,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_6_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19868,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_6_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+6775,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_6_io_deq_ready", false,-1);
        tracep->declBit(c+6776,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_6_io_deq_valid", false,-1);
        tracep->declBus(c+6777,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_6_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6778,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_6_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+6779,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_6_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_7_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_7_reset", false,-1);
        tracep->declBit(c+6780,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_7_io_enq_ready", false,-1);
        tracep->declBit(c+19985,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_7_io_enq_valid", false,-1);
        tracep->declBus(c+19866,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_7_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19867,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_7_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19868,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_7_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+6781,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_7_io_deq_ready", false,-1);
        tracep->declBit(c+6782,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_7_io_deq_valid", false,-1);
        tracep->declBus(c+6783,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_7_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6784,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_7_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+6785,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_7_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_8_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_8_reset", false,-1);
        tracep->declBit(c+6786,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_8_io_enq_ready", false,-1);
        tracep->declBit(c+19986,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_8_io_enq_valid", false,-1);
        tracep->declBus(c+19866,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_8_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19867,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_8_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19868,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_8_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+6787,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_8_io_deq_ready", false,-1);
        tracep->declBit(c+6788,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_8_io_deq_valid", false,-1);
        tracep->declBus(c+6789,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_8_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6790,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_8_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+6791,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_8_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_9_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_9_reset", false,-1);
        tracep->declBit(c+6792,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_9_io_enq_ready", false,-1);
        tracep->declBit(c+19987,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_9_io_enq_valid", false,-1);
        tracep->declBus(c+19866,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_9_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19867,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_9_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19868,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_9_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+6793,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_9_io_deq_ready", false,-1);
        tracep->declBit(c+6794,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_9_io_deq_valid", false,-1);
        tracep->declBus(c+6795,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_9_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6796,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_9_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+6797,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_9_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_10_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_10_reset", false,-1);
        tracep->declBit(c+6798,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_10_io_enq_ready", false,-1);
        tracep->declBit(c+19988,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_10_io_enq_valid", false,-1);
        tracep->declBus(c+19866,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_10_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19867,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_10_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19868,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_10_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+6799,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_10_io_deq_ready", false,-1);
        tracep->declBit(c+6800,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_10_io_deq_valid", false,-1);
        tracep->declBus(c+6801,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_10_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6802,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_10_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+6803,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_10_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_11_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_11_reset", false,-1);
        tracep->declBit(c+6804,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_11_io_enq_ready", false,-1);
        tracep->declBit(c+19989,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_11_io_enq_valid", false,-1);
        tracep->declBus(c+19866,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_11_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19867,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_11_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19868,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_11_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+6805,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_11_io_deq_ready", false,-1);
        tracep->declBit(c+6806,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_11_io_deq_valid", false,-1);
        tracep->declBus(c+6807,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_11_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6808,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_11_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+6809,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_11_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_12_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_12_reset", false,-1);
        tracep->declBit(c+6810,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_12_io_enq_ready", false,-1);
        tracep->declBit(c+19990,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_12_io_enq_valid", false,-1);
        tracep->declBus(c+19866,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_12_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19867,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_12_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19868,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_12_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+6811,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_12_io_deq_ready", false,-1);
        tracep->declBit(c+6812,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_12_io_deq_valid", false,-1);
        tracep->declBus(c+6813,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_12_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6814,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_12_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+6815,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_12_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_13_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_13_reset", false,-1);
        tracep->declBit(c+6816,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_13_io_enq_ready", false,-1);
        tracep->declBit(c+19991,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_13_io_enq_valid", false,-1);
        tracep->declBus(c+19866,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_13_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19867,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_13_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19868,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_13_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+6817,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_13_io_deq_ready", false,-1);
        tracep->declBit(c+6818,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_13_io_deq_valid", false,-1);
        tracep->declBus(c+6819,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_13_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6820,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_13_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+6821,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_13_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_14_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_14_reset", false,-1);
        tracep->declBit(c+6822,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_14_io_enq_ready", false,-1);
        tracep->declBit(c+19992,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_14_io_enq_valid", false,-1);
        tracep->declBus(c+19866,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_14_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19867,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_14_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19868,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_14_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+6823,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_14_io_deq_ready", false,-1);
        tracep->declBit(c+6824,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_14_io_deq_valid", false,-1);
        tracep->declBus(c+6825,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_14_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6826,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_14_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+6827,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_14_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_15_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_15_reset", false,-1);
        tracep->declBit(c+6828,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_15_io_enq_ready", false,-1);
        tracep->declBit(c+19993,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_15_io_enq_valid", false,-1);
        tracep->declBus(c+19866,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_15_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19867,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_15_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19868,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_15_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+6829,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_15_io_deq_ready", false,-1);
        tracep->declBit(c+6830,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_15_io_deq_valid", false,-1);
        tracep->declBus(c+6831,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_15_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6832,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_15_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+6833,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_15_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_16_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_16_reset", false,-1);
        tracep->declBit(c+6834,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_16_io_enq_ready", false,-1);
        tracep->declBit(c+19994,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_16_io_enq_valid", false,-1);
        tracep->declBus(c+19866,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_16_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19867,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_16_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19868,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_16_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+6835,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_16_io_deq_ready", false,-1);
        tracep->declBit(c+6836,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_16_io_deq_valid", false,-1);
        tracep->declBus(c+6837,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_16_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6838,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_16_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+6839,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_16_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_17_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_17_reset", false,-1);
        tracep->declBit(c+6840,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_17_io_enq_ready", false,-1);
        tracep->declBit(c+19995,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_17_io_enq_valid", false,-1);
        tracep->declBus(c+19866,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_17_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19867,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_17_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19868,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_17_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+6841,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_17_io_deq_ready", false,-1);
        tracep->declBit(c+6842,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_17_io_deq_valid", false,-1);
        tracep->declBus(c+6843,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_17_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6844,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_17_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+6845,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_17_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_18_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_18_reset", false,-1);
        tracep->declBit(c+6846,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_18_io_enq_ready", false,-1);
        tracep->declBit(c+19996,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_18_io_enq_valid", false,-1);
        tracep->declBus(c+19866,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_18_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19867,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_18_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19868,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_18_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+6847,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_18_io_deq_ready", false,-1);
        tracep->declBit(c+6848,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_18_io_deq_valid", false,-1);
        tracep->declBus(c+6849,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_18_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6850,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_18_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+6851,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_18_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_19_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_19_reset", false,-1);
        tracep->declBit(c+6852,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_19_io_enq_ready", false,-1);
        tracep->declBit(c+19997,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_19_io_enq_valid", false,-1);
        tracep->declBus(c+19866,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_19_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19867,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_19_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19868,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_19_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+6853,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_19_io_deq_ready", false,-1);
        tracep->declBit(c+6854,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_19_io_deq_valid", false,-1);
        tracep->declBus(c+6855,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_19_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6856,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_19_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+6857,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_19_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_20_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_20_reset", false,-1);
        tracep->declBit(c+6858,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_20_io_enq_ready", false,-1);
        tracep->declBit(c+19998,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_20_io_enq_valid", false,-1);
        tracep->declBus(c+19866,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_20_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19867,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_20_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19868,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_20_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+6859,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_20_io_deq_ready", false,-1);
        tracep->declBit(c+6860,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_20_io_deq_valid", false,-1);
        tracep->declBus(c+6861,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_20_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6862,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_20_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+6863,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_20_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_21_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_21_reset", false,-1);
        tracep->declBit(c+6864,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_21_io_enq_ready", false,-1);
        tracep->declBit(c+19999,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_21_io_enq_valid", false,-1);
        tracep->declBus(c+19866,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_21_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19867,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_21_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19868,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_21_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+6865,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_21_io_deq_ready", false,-1);
        tracep->declBit(c+6866,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_21_io_deq_valid", false,-1);
        tracep->declBus(c+6867,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_21_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6868,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_21_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+6869,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_21_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_22_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_22_reset", false,-1);
        tracep->declBit(c+6870,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_22_io_enq_ready", false,-1);
        tracep->declBit(c+20000,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_22_io_enq_valid", false,-1);
        tracep->declBus(c+19866,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_22_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19867,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_22_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19868,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_22_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+6871,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_22_io_deq_ready", false,-1);
        tracep->declBit(c+6872,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_22_io_deq_valid", false,-1);
        tracep->declBus(c+6873,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_22_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6874,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_22_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+6875,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_22_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_23_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_23_reset", false,-1);
        tracep->declBit(c+6876,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_23_io_enq_ready", false,-1);
        tracep->declBit(c+20001,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_23_io_enq_valid", false,-1);
        tracep->declBus(c+19866,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_23_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19867,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_23_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19868,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_23_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+6877,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_23_io_deq_ready", false,-1);
        tracep->declBit(c+6878,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_23_io_deq_valid", false,-1);
        tracep->declBus(c+6879,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_23_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6880,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_23_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+6881,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_23_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_24_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_24_reset", false,-1);
        tracep->declBit(c+6882,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_24_io_enq_ready", false,-1);
        tracep->declBit(c+20002,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_24_io_enq_valid", false,-1);
        tracep->declBus(c+19866,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_24_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19867,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_24_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19868,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_24_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+6883,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_24_io_deq_ready", false,-1);
        tracep->declBit(c+6884,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_24_io_deq_valid", false,-1);
        tracep->declBus(c+6885,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_24_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6886,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_24_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+6887,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_24_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_25_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_25_reset", false,-1);
        tracep->declBit(c+6888,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_25_io_enq_ready", false,-1);
        tracep->declBit(c+20003,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_25_io_enq_valid", false,-1);
        tracep->declBus(c+19866,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_25_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19867,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_25_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19868,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_25_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+6889,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_25_io_deq_ready", false,-1);
        tracep->declBit(c+6890,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_25_io_deq_valid", false,-1);
        tracep->declBus(c+6891,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_25_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6892,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_25_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+6893,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_25_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_26_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_26_reset", false,-1);
        tracep->declBit(c+6894,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_26_io_enq_ready", false,-1);
        tracep->declBit(c+20004,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_26_io_enq_valid", false,-1);
        tracep->declBus(c+19866,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_26_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19867,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_26_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19868,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_26_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+6895,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_26_io_deq_ready", false,-1);
        tracep->declBit(c+6896,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_26_io_deq_valid", false,-1);
        tracep->declBus(c+6897,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_26_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6898,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_26_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+6899,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_26_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_27_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_27_reset", false,-1);
        tracep->declBit(c+6900,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_27_io_enq_ready", false,-1);
        tracep->declBit(c+20005,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_27_io_enq_valid", false,-1);
        tracep->declBus(c+19866,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_27_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19867,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_27_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19868,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_27_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+6901,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_27_io_deq_ready", false,-1);
        tracep->declBit(c+6902,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_27_io_deq_valid", false,-1);
        tracep->declBus(c+6903,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_27_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6904,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_27_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+6905,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_27_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_28_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_28_reset", false,-1);
        tracep->declBit(c+6906,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_28_io_enq_ready", false,-1);
        tracep->declBit(c+20006,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_28_io_enq_valid", false,-1);
        tracep->declBus(c+19866,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_28_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19867,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_28_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19868,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_28_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+6907,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_28_io_deq_ready", false,-1);
        tracep->declBit(c+6908,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_28_io_deq_valid", false,-1);
        tracep->declBus(c+6909,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_28_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6910,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_28_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+6911,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_28_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_29_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_29_reset", false,-1);
        tracep->declBit(c+6912,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_29_io_enq_ready", false,-1);
        tracep->declBit(c+20007,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_29_io_enq_valid", false,-1);
        tracep->declBus(c+19866,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_29_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19867,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_29_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19868,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_29_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+6913,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_29_io_deq_ready", false,-1);
        tracep->declBit(c+6914,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_29_io_deq_valid", false,-1);
        tracep->declBus(c+6915,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_29_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6916,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_29_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+6917,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_29_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_30_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_30_reset", false,-1);
        tracep->declBit(c+6918,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_30_io_enq_ready", false,-1);
        tracep->declBit(c+20008,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_30_io_enq_valid", false,-1);
        tracep->declBus(c+19866,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_30_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19867,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_30_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19868,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_30_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+6919,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_30_io_deq_ready", false,-1);
        tracep->declBit(c+6920,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_30_io_deq_valid", false,-1);
        tracep->declBus(c+6921,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_30_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6922,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_30_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+6923,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_30_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_31_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_31_reset", false,-1);
        tracep->declBit(c+6924,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_31_io_enq_ready", false,-1);
        tracep->declBit(c+20009,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_31_io_enq_valid", false,-1);
        tracep->declBus(c+19866,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_31_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19867,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_31_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19868,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_31_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+6925,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_31_io_deq_ready", false,-1);
        tracep->declBit(c+6926,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_31_io_deq_valid", false,-1);
        tracep->declBus(c+6927,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_31_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6928,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_31_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+6929,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_31_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+20010,"ysyxSoCFull fpga axi4yank_1 arsel_0", false,-1);
        tracep->declBit(c+20011,"ysyxSoCFull fpga axi4yank_1 arsel_1", false,-1);
        tracep->declBit(c+20012,"ysyxSoCFull fpga axi4yank_1 arsel_2", false,-1);
        tracep->declBit(c+20013,"ysyxSoCFull fpga axi4yank_1 arsel_3", false,-1);
        tracep->declBit(c+20014,"ysyxSoCFull fpga axi4yank_1 arsel_4", false,-1);
        tracep->declBit(c+20015,"ysyxSoCFull fpga axi4yank_1 arsel_5", false,-1);
        tracep->declBit(c+20016,"ysyxSoCFull fpga axi4yank_1 arsel_6", false,-1);
        tracep->declBit(c+20017,"ysyxSoCFull fpga axi4yank_1 arsel_7", false,-1);
        tracep->declBit(c+20018,"ysyxSoCFull fpga axi4yank_1 arsel_8", false,-1);
        tracep->declBit(c+20019,"ysyxSoCFull fpga axi4yank_1 arsel_9", false,-1);
        tracep->declBit(c+20020,"ysyxSoCFull fpga axi4yank_1 arsel_10", false,-1);
        tracep->declBit(c+20021,"ysyxSoCFull fpga axi4yank_1 arsel_11", false,-1);
        tracep->declBit(c+20022,"ysyxSoCFull fpga axi4yank_1 arsel_12", false,-1);
        tracep->declBit(c+20023,"ysyxSoCFull fpga axi4yank_1 arsel_13", false,-1);
        tracep->declBit(c+20024,"ysyxSoCFull fpga axi4yank_1 arsel_14", false,-1);
        tracep->declBit(c+20025,"ysyxSoCFull fpga axi4yank_1 arsel_15", false,-1);
        tracep->declBit(c+6930,"ysyxSoCFull fpga axi4yank_1 rsel_0", false,-1);
        tracep->declBit(c+6931,"ysyxSoCFull fpga axi4yank_1 rsel_1", false,-1);
        tracep->declBit(c+6932,"ysyxSoCFull fpga axi4yank_1 rsel_2", false,-1);
        tracep->declBit(c+6933,"ysyxSoCFull fpga axi4yank_1 rsel_3", false,-1);
        tracep->declBit(c+6934,"ysyxSoCFull fpga axi4yank_1 rsel_4", false,-1);
        tracep->declBit(c+6935,"ysyxSoCFull fpga axi4yank_1 rsel_5", false,-1);
        tracep->declBit(c+6936,"ysyxSoCFull fpga axi4yank_1 rsel_6", false,-1);
        tracep->declBit(c+6937,"ysyxSoCFull fpga axi4yank_1 rsel_7", false,-1);
        tracep->declBit(c+6938,"ysyxSoCFull fpga axi4yank_1 rsel_8", false,-1);
        tracep->declBit(c+6939,"ysyxSoCFull fpga axi4yank_1 rsel_9", false,-1);
        tracep->declBit(c+6940,"ysyxSoCFull fpga axi4yank_1 rsel_10", false,-1);
        tracep->declBit(c+6941,"ysyxSoCFull fpga axi4yank_1 rsel_11", false,-1);
        tracep->declBit(c+6942,"ysyxSoCFull fpga axi4yank_1 rsel_12", false,-1);
        tracep->declBit(c+6943,"ysyxSoCFull fpga axi4yank_1 rsel_13", false,-1);
        tracep->declBit(c+6944,"ysyxSoCFull fpga axi4yank_1 rsel_14", false,-1);
        tracep->declBit(c+6945,"ysyxSoCFull fpga axi4yank_1 rsel_15", false,-1);
        tracep->declBit(c+20010,"ysyxSoCFull fpga axi4yank_1 awsel_0", false,-1);
        tracep->declBit(c+20011,"ysyxSoCFull fpga axi4yank_1 awsel_1", false,-1);
        tracep->declBit(c+20012,"ysyxSoCFull fpga axi4yank_1 awsel_2", false,-1);
        tracep->declBit(c+20013,"ysyxSoCFull fpga axi4yank_1 awsel_3", false,-1);
        tracep->declBit(c+20014,"ysyxSoCFull fpga axi4yank_1 awsel_4", false,-1);
        tracep->declBit(c+20015,"ysyxSoCFull fpga axi4yank_1 awsel_5", false,-1);
        tracep->declBit(c+20016,"ysyxSoCFull fpga axi4yank_1 awsel_6", false,-1);
        tracep->declBit(c+20017,"ysyxSoCFull fpga axi4yank_1 awsel_7", false,-1);
        tracep->declBit(c+20018,"ysyxSoCFull fpga axi4yank_1 awsel_8", false,-1);
        tracep->declBit(c+20019,"ysyxSoCFull fpga axi4yank_1 awsel_9", false,-1);
        tracep->declBit(c+20020,"ysyxSoCFull fpga axi4yank_1 awsel_10", false,-1);
        tracep->declBit(c+20021,"ysyxSoCFull fpga axi4yank_1 awsel_11", false,-1);
        tracep->declBit(c+20022,"ysyxSoCFull fpga axi4yank_1 awsel_12", false,-1);
        tracep->declBit(c+20023,"ysyxSoCFull fpga axi4yank_1 awsel_13", false,-1);
        tracep->declBit(c+20024,"ysyxSoCFull fpga axi4yank_1 awsel_14", false,-1);
        tracep->declBit(c+20025,"ysyxSoCFull fpga axi4yank_1 awsel_15", false,-1);
        tracep->declBit(c+6946,"ysyxSoCFull fpga axi4yank_1 bsel_0", false,-1);
        tracep->declBit(c+6947,"ysyxSoCFull fpga axi4yank_1 bsel_1", false,-1);
        tracep->declBit(c+6948,"ysyxSoCFull fpga axi4yank_1 bsel_2", false,-1);
        tracep->declBit(c+6949,"ysyxSoCFull fpga axi4yank_1 bsel_3", false,-1);
        tracep->declBit(c+6950,"ysyxSoCFull fpga axi4yank_1 bsel_4", false,-1);
        tracep->declBit(c+6951,"ysyxSoCFull fpga axi4yank_1 bsel_5", false,-1);
        tracep->declBit(c+6952,"ysyxSoCFull fpga axi4yank_1 bsel_6", false,-1);
        tracep->declBit(c+6953,"ysyxSoCFull fpga axi4yank_1 bsel_7", false,-1);
        tracep->declBit(c+6954,"ysyxSoCFull fpga axi4yank_1 bsel_8", false,-1);
        tracep->declBit(c+6955,"ysyxSoCFull fpga axi4yank_1 bsel_9", false,-1);
        tracep->declBit(c+6956,"ysyxSoCFull fpga axi4yank_1 bsel_10", false,-1);
        tracep->declBit(c+6957,"ysyxSoCFull fpga axi4yank_1 bsel_11", false,-1);
        tracep->declBit(c+6958,"ysyxSoCFull fpga axi4yank_1 bsel_12", false,-1);
        tracep->declBit(c+6959,"ysyxSoCFull fpga axi4yank_1 bsel_13", false,-1);
        tracep->declBit(c+6960,"ysyxSoCFull fpga axi4yank_1 bsel_14", false,-1);
        tracep->declBit(c+6961,"ysyxSoCFull fpga axi4yank_1 bsel_15", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility reset", false,-1);
        tracep->declBit(c+6738,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility io_enq_ready", false,-1);
        tracep->declBit(c+19978,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility io_enq_valid", false,-1);
        tracep->declBus(c+19866,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19867,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19868,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+6739,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility io_deq_ready", false,-1);
        tracep->declBit(c+6740,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility io_deq_valid", false,-1);
        tracep->declBus(c+6741,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6742,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+6743,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+6962+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+6741,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+6979,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+19866,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+6980,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility ram_tl_state_size_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+17517,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+6981+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+6742,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+6979,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+19867,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+6980,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility ram_tl_state_source_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+17517,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBit(c+6998+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility ram_extra_id", true,(i+0));}}
        tracep->declBit(c+6743,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+6979,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19868,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility ram_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+6980,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility ram_extra_id_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+17517,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility ram_extra_id_MPORT_en", false,-1);
        tracep->declBus(c+6980,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility enq_ptr_value", false,-1, 4,0);
        tracep->declBus(c+6979,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility deq_ptr_value", false,-1, 4,0);
        tracep->declBit(c+7015,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility maybe_full", false,-1);
        tracep->declBit(c+7016,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility ptr_match", false,-1);
        tracep->declBit(c+7017,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility empty", false,-1);
        tracep->declBit(c+7018,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility full", false,-1);
        tracep->declBit(c+20026,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility do_enq", false,-1);
        tracep->declBit(c+7019,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility do_deq", false,-1);
        tracep->declBit(c+7020,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility wrap", false,-1);
        tracep->declBit(c+7021,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility wrap_1", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_1 clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_1 reset", false,-1);
        tracep->declBit(c+6744,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_1 io_enq_ready", false,-1);
        tracep->declBit(c+19979,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_1 io_enq_valid", false,-1);
        tracep->declBus(c+19866,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_1 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19867,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_1 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19868,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_1 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+6745,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_1 io_deq_ready", false,-1);
        tracep->declBit(c+6746,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_1 io_deq_valid", false,-1);
        tracep->declBus(c+6747,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_1 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6748,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_1 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+6749,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_1 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+7022+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_1 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+6747,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_1 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+7039,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_1 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+19866,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_1 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+7040,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_1 ram_tl_state_size_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_1 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+17518,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_1 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+7041+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_1 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+6748,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_1 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+7039,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_1 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+19867,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_1 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+7040,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_1 ram_tl_state_source_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_1 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+17518,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_1 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBit(c+7058+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_1 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+6749,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_1 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+7039,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_1 ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19868,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_1 ram_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+7040,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_1 ram_extra_id_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_1 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+17518,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_1 ram_extra_id_MPORT_en", false,-1);
        tracep->declBus(c+7040,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_1 enq_ptr_value", false,-1, 4,0);
        tracep->declBus(c+7039,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_1 deq_ptr_value", false,-1, 4,0);
        tracep->declBit(c+7075,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_1 maybe_full", false,-1);
        tracep->declBit(c+7076,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_1 ptr_match", false,-1);
        tracep->declBit(c+7077,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_1 empty", false,-1);
        tracep->declBit(c+7078,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_1 full", false,-1);
        tracep->declBit(c+20027,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_1 do_enq", false,-1);
        tracep->declBit(c+7079,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_1 do_deq", false,-1);
        tracep->declBit(c+7080,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_1 wrap", false,-1);
        tracep->declBit(c+7081,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_1 wrap_1", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_2 clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_2 reset", false,-1);
        tracep->declBit(c+6750,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_2 io_enq_ready", false,-1);
        tracep->declBit(c+19980,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_2 io_enq_valid", false,-1);
        tracep->declBus(c+19866,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_2 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19867,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_2 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19868,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_2 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+6751,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_2 io_deq_ready", false,-1);
        tracep->declBit(c+6752,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_2 io_deq_valid", false,-1);
        tracep->declBus(c+6753,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_2 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6754,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_2 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+6755,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_2 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+7082+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_2 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+6753,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_2 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+7099,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_2 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+19866,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_2 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+7100,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_2 ram_tl_state_size_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_2 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+17519,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_2 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+7101+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_2 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+6754,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_2 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+7099,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_2 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+19867,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_2 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+7100,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_2 ram_tl_state_source_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_2 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+17519,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_2 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBit(c+7118+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_2 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+6755,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_2 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+7099,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_2 ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19868,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_2 ram_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+7100,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_2 ram_extra_id_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_2 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+17519,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_2 ram_extra_id_MPORT_en", false,-1);
        tracep->declBus(c+7100,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_2 enq_ptr_value", false,-1, 4,0);
        tracep->declBus(c+7099,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_2 deq_ptr_value", false,-1, 4,0);
        tracep->declBit(c+7135,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_2 maybe_full", false,-1);
        tracep->declBit(c+7136,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_2 ptr_match", false,-1);
        tracep->declBit(c+7137,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_2 empty", false,-1);
        tracep->declBit(c+7138,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_2 full", false,-1);
        tracep->declBit(c+20028,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_2 do_enq", false,-1);
        tracep->declBit(c+7139,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_2 do_deq", false,-1);
        tracep->declBit(c+7140,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_2 wrap", false,-1);
        tracep->declBit(c+7141,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_2 wrap_1", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_3 clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_3 reset", false,-1);
        tracep->declBit(c+6756,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_3 io_enq_ready", false,-1);
        tracep->declBit(c+19981,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_3 io_enq_valid", false,-1);
        tracep->declBus(c+19866,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_3 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19867,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_3 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19868,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_3 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+6757,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_3 io_deq_ready", false,-1);
        tracep->declBit(c+6758,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_3 io_deq_valid", false,-1);
        tracep->declBus(c+6759,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_3 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6760,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_3 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+6761,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_3 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+7142+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_3 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+6759,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_3 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+7159,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_3 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+19866,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_3 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+7160,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_3 ram_tl_state_size_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_3 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+17520,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_3 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+7161+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_3 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+6760,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_3 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+7159,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_3 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+19867,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_3 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+7160,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_3 ram_tl_state_source_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_3 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+17520,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_3 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBit(c+7178+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_3 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+6761,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_3 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+7159,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_3 ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19868,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_3 ram_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+7160,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_3 ram_extra_id_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_3 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+17520,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_3 ram_extra_id_MPORT_en", false,-1);
        tracep->declBus(c+7160,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_3 enq_ptr_value", false,-1, 4,0);
        tracep->declBus(c+7159,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_3 deq_ptr_value", false,-1, 4,0);
        tracep->declBit(c+7195,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_3 maybe_full", false,-1);
        tracep->declBit(c+7196,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_3 ptr_match", false,-1);
        tracep->declBit(c+7197,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_3 empty", false,-1);
        tracep->declBit(c+7198,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_3 full", false,-1);
        tracep->declBit(c+20029,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_3 do_enq", false,-1);
        tracep->declBit(c+7199,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_3 do_deq", false,-1);
        tracep->declBit(c+7200,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_3 wrap", false,-1);
        tracep->declBit(c+7201,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_3 wrap_1", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_4 clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_4 reset", false,-1);
        tracep->declBit(c+6762,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_4 io_enq_ready", false,-1);
        tracep->declBit(c+19982,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_4 io_enq_valid", false,-1);
        tracep->declBus(c+19866,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_4 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19867,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_4 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19868,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_4 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+6763,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_4 io_deq_ready", false,-1);
        tracep->declBit(c+6764,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_4 io_deq_valid", false,-1);
        tracep->declBus(c+6765,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_4 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6766,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_4 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+6767,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_4 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+7202+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_4 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+6765,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_4 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+7219,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_4 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+19866,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_4 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+7220,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_4 ram_tl_state_size_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_4 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+17521,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_4 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+7221+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_4 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+6766,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_4 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+7219,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_4 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+19867,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_4 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+7220,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_4 ram_tl_state_source_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_4 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+17521,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_4 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBit(c+7238+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_4 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+6767,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_4 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+7219,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_4 ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19868,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_4 ram_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+7220,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_4 ram_extra_id_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_4 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+17521,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_4 ram_extra_id_MPORT_en", false,-1);
        tracep->declBus(c+7220,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_4 enq_ptr_value", false,-1, 4,0);
        tracep->declBus(c+7219,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_4 deq_ptr_value", false,-1, 4,0);
        tracep->declBit(c+7255,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_4 maybe_full", false,-1);
        tracep->declBit(c+7256,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_4 ptr_match", false,-1);
        tracep->declBit(c+7257,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_4 empty", false,-1);
        tracep->declBit(c+7258,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_4 full", false,-1);
        tracep->declBit(c+20030,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_4 do_enq", false,-1);
        tracep->declBit(c+7259,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_4 do_deq", false,-1);
        tracep->declBit(c+7260,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_4 wrap", false,-1);
        tracep->declBit(c+7261,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_4 wrap_1", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_5 clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_5 reset", false,-1);
        tracep->declBit(c+6768,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_5 io_enq_ready", false,-1);
        tracep->declBit(c+19983,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_5 io_enq_valid", false,-1);
        tracep->declBus(c+19866,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_5 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19867,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_5 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19868,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_5 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+6769,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_5 io_deq_ready", false,-1);
        tracep->declBit(c+6770,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_5 io_deq_valid", false,-1);
        tracep->declBus(c+6771,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_5 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6772,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_5 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+6773,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_5 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+7262+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_5 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+6771,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_5 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+7279,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_5 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+19866,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_5 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+7280,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_5 ram_tl_state_size_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_5 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+17522,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_5 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+7281+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_5 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+6772,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_5 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+7279,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_5 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+19867,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_5 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+7280,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_5 ram_tl_state_source_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_5 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+17522,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_5 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBit(c+7298+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_5 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+6773,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_5 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+7279,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_5 ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19868,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_5 ram_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+7280,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_5 ram_extra_id_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_5 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+17522,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_5 ram_extra_id_MPORT_en", false,-1);
        tracep->declBus(c+7280,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_5 enq_ptr_value", false,-1, 4,0);
        tracep->declBus(c+7279,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_5 deq_ptr_value", false,-1, 4,0);
        tracep->declBit(c+7315,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_5 maybe_full", false,-1);
        tracep->declBit(c+7316,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_5 ptr_match", false,-1);
        tracep->declBit(c+7317,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_5 empty", false,-1);
        tracep->declBit(c+7318,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_5 full", false,-1);
        tracep->declBit(c+20031,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_5 do_enq", false,-1);
        tracep->declBit(c+7319,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_5 do_deq", false,-1);
        tracep->declBit(c+7320,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_5 wrap", false,-1);
        tracep->declBit(c+7321,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_5 wrap_1", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_6 clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_6 reset", false,-1);
        tracep->declBit(c+6774,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_6 io_enq_ready", false,-1);
        tracep->declBit(c+19984,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_6 io_enq_valid", false,-1);
        tracep->declBus(c+19866,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_6 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19867,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_6 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19868,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_6 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+6775,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_6 io_deq_ready", false,-1);
        tracep->declBit(c+6776,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_6 io_deq_valid", false,-1);
        tracep->declBus(c+6777,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_6 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6778,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_6 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+6779,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_6 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+7322+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_6 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+6777,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_6 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+7339,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_6 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+19866,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_6 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+7340,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_6 ram_tl_state_size_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_6 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+17523,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_6 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+7341+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_6 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+6778,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_6 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+7339,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_6 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+19867,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_6 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+7340,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_6 ram_tl_state_source_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_6 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+17523,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_6 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBit(c+7358+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_6 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+6779,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_6 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+7339,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_6 ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19868,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_6 ram_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+7340,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_6 ram_extra_id_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_6 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+17523,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_6 ram_extra_id_MPORT_en", false,-1);
        tracep->declBus(c+7340,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_6 enq_ptr_value", false,-1, 4,0);
        tracep->declBus(c+7339,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_6 deq_ptr_value", false,-1, 4,0);
        tracep->declBit(c+7375,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_6 maybe_full", false,-1);
        tracep->declBit(c+7376,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_6 ptr_match", false,-1);
        tracep->declBit(c+7377,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_6 empty", false,-1);
        tracep->declBit(c+7378,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_6 full", false,-1);
        tracep->declBit(c+20032,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_6 do_enq", false,-1);
        tracep->declBit(c+7379,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_6 do_deq", false,-1);
        tracep->declBit(c+7380,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_6 wrap", false,-1);
        tracep->declBit(c+7381,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_6 wrap_1", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_7 clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_7 reset", false,-1);
        tracep->declBit(c+6780,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_7 io_enq_ready", false,-1);
        tracep->declBit(c+19985,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_7 io_enq_valid", false,-1);
        tracep->declBus(c+19866,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_7 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19867,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_7 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19868,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_7 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+6781,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_7 io_deq_ready", false,-1);
        tracep->declBit(c+6782,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_7 io_deq_valid", false,-1);
        tracep->declBus(c+6783,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_7 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6784,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_7 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+6785,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_7 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+7382+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_7 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+6783,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_7 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_7 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19866,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_7 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_7 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_7 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+17524,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_7 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+7383+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_7 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+6784,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_7 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_7 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19867,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_7 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_7 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_7 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+17524,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_7 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+7384+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_7 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+6785,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_7 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_7 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+19868,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_7 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_7 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_7 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+17524,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_7 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+6782,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_7 maybe_full", false,-1);
        tracep->declBit(c+6780,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_7 empty", false,-1);
        tracep->declBit(c+20033,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_7 do_enq", false,-1);
        tracep->declBit(c+7385,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_7 do_deq", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_8 clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_8 reset", false,-1);
        tracep->declBit(c+6786,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_8 io_enq_ready", false,-1);
        tracep->declBit(c+19986,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_8 io_enq_valid", false,-1);
        tracep->declBus(c+19866,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_8 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19867,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_8 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19868,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_8 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+6787,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_8 io_deq_ready", false,-1);
        tracep->declBit(c+6788,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_8 io_deq_valid", false,-1);
        tracep->declBus(c+6789,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_8 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6790,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_8 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+6791,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_8 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+7386+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_8 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+6789,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_8 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_8 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19866,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_8 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_8 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_8 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+17525,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_8 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+7387+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_8 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+6790,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_8 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_8 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19867,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_8 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_8 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_8 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+17525,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_8 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+7388+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_8 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+6791,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_8 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_8 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+19868,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_8 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_8 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_8 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+17525,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_8 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+6788,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_8 maybe_full", false,-1);
        tracep->declBit(c+6786,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_8 empty", false,-1);
        tracep->declBit(c+20034,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_8 do_enq", false,-1);
        tracep->declBit(c+7389,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_8 do_deq", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_9 clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_9 reset", false,-1);
        tracep->declBit(c+6792,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_9 io_enq_ready", false,-1);
        tracep->declBit(c+19987,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_9 io_enq_valid", false,-1);
        tracep->declBus(c+19866,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_9 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19867,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_9 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19868,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_9 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+6793,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_9 io_deq_ready", false,-1);
        tracep->declBit(c+6794,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_9 io_deq_valid", false,-1);
        tracep->declBus(c+6795,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_9 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6796,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_9 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+6797,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_9 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+7390+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_9 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+6795,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_9 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_9 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19866,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_9 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_9 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_9 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+17526,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_9 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+7391+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_9 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+6796,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_9 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_9 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19867,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_9 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_9 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_9 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+17526,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_9 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+7392+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_9 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+6797,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_9 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_9 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+19868,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_9 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_9 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_9 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+17526,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_9 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+6794,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_9 maybe_full", false,-1);
        tracep->declBit(c+6792,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_9 empty", false,-1);
        tracep->declBit(c+20035,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_9 do_enq", false,-1);
        tracep->declBit(c+7393,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_9 do_deq", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_10 clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_10 reset", false,-1);
        tracep->declBit(c+6798,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_10 io_enq_ready", false,-1);
        tracep->declBit(c+19988,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_10 io_enq_valid", false,-1);
        tracep->declBus(c+19866,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_10 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19867,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_10 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19868,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_10 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+6799,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_10 io_deq_ready", false,-1);
        tracep->declBit(c+6800,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_10 io_deq_valid", false,-1);
        tracep->declBus(c+6801,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_10 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6802,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_10 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+6803,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_10 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+7394+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_10 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+6801,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_10 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_10 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19866,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_10 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_10 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_10 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+17527,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_10 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+7395+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_10 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+6802,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_10 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_10 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19867,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_10 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_10 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_10 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+17527,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_10 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+7396+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_10 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+6803,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_10 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_10 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+19868,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_10 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_10 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_10 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+17527,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_10 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+6800,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_10 maybe_full", false,-1);
        tracep->declBit(c+6798,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_10 empty", false,-1);
        tracep->declBit(c+20036,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_10 do_enq", false,-1);
        tracep->declBit(c+7397,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_10 do_deq", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_11 clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_11 reset", false,-1);
        tracep->declBit(c+6804,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_11 io_enq_ready", false,-1);
        tracep->declBit(c+19989,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_11 io_enq_valid", false,-1);
        tracep->declBus(c+19866,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_11 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19867,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_11 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19868,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_11 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+6805,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_11 io_deq_ready", false,-1);
        tracep->declBit(c+6806,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_11 io_deq_valid", false,-1);
        tracep->declBus(c+6807,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_11 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6808,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_11 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+6809,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_11 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+7398+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_11 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+6807,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_11 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_11 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19866,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_11 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_11 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_11 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+17528,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_11 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+7399+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_11 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+6808,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_11 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_11 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19867,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_11 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_11 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_11 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+17528,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_11 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+7400+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_11 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+6809,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_11 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_11 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+19868,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_11 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_11 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_11 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+17528,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_11 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+6806,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_11 maybe_full", false,-1);
        tracep->declBit(c+6804,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_11 empty", false,-1);
        tracep->declBit(c+20037,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_11 do_enq", false,-1);
        tracep->declBit(c+7401,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_11 do_deq", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_12 clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_12 reset", false,-1);
        tracep->declBit(c+6810,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_12 io_enq_ready", false,-1);
        tracep->declBit(c+19990,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_12 io_enq_valid", false,-1);
        tracep->declBus(c+19866,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_12 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19867,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_12 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19868,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_12 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+6811,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_12 io_deq_ready", false,-1);
        tracep->declBit(c+6812,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_12 io_deq_valid", false,-1);
        tracep->declBus(c+6813,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_12 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6814,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_12 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+6815,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_12 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+7402+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_12 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+6813,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_12 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_12 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19866,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_12 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_12 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_12 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+17529,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_12 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+7403+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_12 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+6814,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_12 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_12 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19867,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_12 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_12 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_12 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+17529,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_12 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+7404+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_12 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+6815,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_12 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_12 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+19868,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_12 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_12 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_12 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+17529,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_12 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+6812,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_12 maybe_full", false,-1);
        tracep->declBit(c+6810,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_12 empty", false,-1);
        tracep->declBit(c+20038,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_12 do_enq", false,-1);
        tracep->declBit(c+7405,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_12 do_deq", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_13 clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_13 reset", false,-1);
        tracep->declBit(c+6816,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_13 io_enq_ready", false,-1);
        tracep->declBit(c+19991,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_13 io_enq_valid", false,-1);
        tracep->declBus(c+19866,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_13 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19867,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_13 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19868,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_13 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+6817,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_13 io_deq_ready", false,-1);
        tracep->declBit(c+6818,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_13 io_deq_valid", false,-1);
        tracep->declBus(c+6819,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_13 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6820,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_13 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+6821,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_13 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+7406+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_13 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+6819,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_13 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_13 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19866,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_13 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_13 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_13 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+17530,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_13 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+7407+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_13 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+6820,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_13 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_13 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19867,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_13 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_13 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_13 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+17530,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_13 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+7408+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_13 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+6821,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_13 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_13 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+19868,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_13 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_13 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_13 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+17530,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_13 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+6818,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_13 maybe_full", false,-1);
        tracep->declBit(c+6816,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_13 empty", false,-1);
        tracep->declBit(c+20039,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_13 do_enq", false,-1);
        tracep->declBit(c+7409,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_13 do_deq", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_14 clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_14 reset", false,-1);
        tracep->declBit(c+6822,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_14 io_enq_ready", false,-1);
        tracep->declBit(c+19992,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_14 io_enq_valid", false,-1);
        tracep->declBus(c+19866,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_14 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19867,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_14 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19868,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_14 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+6823,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_14 io_deq_ready", false,-1);
        tracep->declBit(c+6824,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_14 io_deq_valid", false,-1);
        tracep->declBus(c+6825,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_14 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6826,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_14 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+6827,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_14 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+7410+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_14 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+6825,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_14 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_14 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19866,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_14 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_14 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_14 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+17531,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_14 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+7411+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_14 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+6826,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_14 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_14 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19867,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_14 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_14 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_14 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+17531,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_14 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+7412+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_14 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+6827,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_14 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_14 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+19868,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_14 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_14 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_14 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+17531,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_14 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+6824,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_14 maybe_full", false,-1);
        tracep->declBit(c+6822,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_14 empty", false,-1);
        tracep->declBit(c+20040,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_14 do_enq", false,-1);
        tracep->declBit(c+7413,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_14 do_deq", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_15 clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_15 reset", false,-1);
        tracep->declBit(c+6828,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_15 io_enq_ready", false,-1);
        tracep->declBit(c+19993,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_15 io_enq_valid", false,-1);
        tracep->declBus(c+19866,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_15 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19867,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_15 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19868,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_15 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+6829,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_15 io_deq_ready", false,-1);
        tracep->declBit(c+6830,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_15 io_deq_valid", false,-1);
        tracep->declBus(c+6831,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_15 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6832,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_15 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+6833,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_15 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+7414+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_15 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+6831,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_15 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_15 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19866,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_15 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_15 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_15 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+17532,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_15 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+7415+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_15 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+6832,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_15 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_15 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19867,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_15 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_15 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_15 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+17532,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_15 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+7416+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_15 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+6833,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_15 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_15 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+19868,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_15 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_15 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_15 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+17532,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_15 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+6830,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_15 maybe_full", false,-1);
        tracep->declBit(c+6828,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_15 empty", false,-1);
        tracep->declBit(c+20041,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_15 do_enq", false,-1);
        tracep->declBit(c+7417,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_15 do_deq", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_16 clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_16 reset", false,-1);
        tracep->declBit(c+6834,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_16 io_enq_ready", false,-1);
        tracep->declBit(c+19994,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_16 io_enq_valid", false,-1);
        tracep->declBus(c+19866,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_16 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19867,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_16 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19868,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_16 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+6835,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_16 io_deq_ready", false,-1);
        tracep->declBit(c+6836,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_16 io_deq_valid", false,-1);
        tracep->declBus(c+6837,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_16 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6838,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_16 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+6839,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_16 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+7418+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_16 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+6837,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_16 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+7435,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_16 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+19866,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_16 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+7436,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_16 ram_tl_state_size_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_16 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+17533,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_16 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+7437+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_16 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+6838,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_16 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+7435,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_16 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+19867,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_16 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+7436,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_16 ram_tl_state_source_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_16 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+17533,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_16 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBit(c+7454+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_16 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+6839,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_16 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+7435,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_16 ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19868,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_16 ram_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+7436,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_16 ram_extra_id_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_16 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+17533,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_16 ram_extra_id_MPORT_en", false,-1);
        tracep->declBus(c+7436,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_16 enq_ptr_value", false,-1, 4,0);
        tracep->declBus(c+7435,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_16 deq_ptr_value", false,-1, 4,0);
        tracep->declBit(c+7471,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_16 maybe_full", false,-1);
        tracep->declBit(c+7472,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_16 ptr_match", false,-1);
        tracep->declBit(c+7473,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_16 empty", false,-1);
        tracep->declBit(c+7474,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_16 full", false,-1);
        tracep->declBit(c+20042,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_16 do_enq", false,-1);
        tracep->declBit(c+7475,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_16 do_deq", false,-1);
        tracep->declBit(c+7476,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_16 wrap", false,-1);
        tracep->declBit(c+7477,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_16 wrap_1", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_17 clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_17 reset", false,-1);
        tracep->declBit(c+6840,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_17 io_enq_ready", false,-1);
        tracep->declBit(c+19995,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_17 io_enq_valid", false,-1);
        tracep->declBus(c+19866,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_17 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19867,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_17 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19868,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_17 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+6841,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_17 io_deq_ready", false,-1);
        tracep->declBit(c+6842,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_17 io_deq_valid", false,-1);
        tracep->declBus(c+6843,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_17 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6844,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_17 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+6845,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_17 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+7478+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_17 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+6843,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_17 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+7495,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_17 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+19866,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_17 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+7496,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_17 ram_tl_state_size_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_17 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+17534,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_17 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+7497+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_17 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+6844,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_17 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+7495,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_17 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+19867,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_17 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+7496,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_17 ram_tl_state_source_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_17 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+17534,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_17 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBit(c+7514+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_17 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+6845,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_17 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+7495,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_17 ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19868,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_17 ram_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+7496,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_17 ram_extra_id_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_17 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+17534,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_17 ram_extra_id_MPORT_en", false,-1);
        tracep->declBus(c+7496,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_17 enq_ptr_value", false,-1, 4,0);
        tracep->declBus(c+7495,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_17 deq_ptr_value", false,-1, 4,0);
        tracep->declBit(c+7531,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_17 maybe_full", false,-1);
        tracep->declBit(c+7532,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_17 ptr_match", false,-1);
        tracep->declBit(c+7533,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_17 empty", false,-1);
        tracep->declBit(c+7534,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_17 full", false,-1);
        tracep->declBit(c+20043,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_17 do_enq", false,-1);
        tracep->declBit(c+7535,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_17 do_deq", false,-1);
        tracep->declBit(c+7536,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_17 wrap", false,-1);
        tracep->declBit(c+7537,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_17 wrap_1", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_18 clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_18 reset", false,-1);
        tracep->declBit(c+6846,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_18 io_enq_ready", false,-1);
        tracep->declBit(c+19996,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_18 io_enq_valid", false,-1);
        tracep->declBus(c+19866,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_18 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19867,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_18 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19868,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_18 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+6847,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_18 io_deq_ready", false,-1);
        tracep->declBit(c+6848,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_18 io_deq_valid", false,-1);
        tracep->declBus(c+6849,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_18 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6850,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_18 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+6851,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_18 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+7538+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_18 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+6849,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_18 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+7555,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_18 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+19866,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_18 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+7556,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_18 ram_tl_state_size_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_18 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+17535,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_18 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+7557+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_18 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+6850,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_18 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+7555,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_18 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+19867,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_18 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+7556,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_18 ram_tl_state_source_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_18 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+17535,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_18 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBit(c+7574+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_18 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+6851,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_18 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+7555,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_18 ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19868,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_18 ram_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+7556,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_18 ram_extra_id_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_18 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+17535,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_18 ram_extra_id_MPORT_en", false,-1);
        tracep->declBus(c+7556,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_18 enq_ptr_value", false,-1, 4,0);
        tracep->declBus(c+7555,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_18 deq_ptr_value", false,-1, 4,0);
        tracep->declBit(c+7591,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_18 maybe_full", false,-1);
        tracep->declBit(c+7592,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_18 ptr_match", false,-1);
        tracep->declBit(c+7593,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_18 empty", false,-1);
        tracep->declBit(c+7594,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_18 full", false,-1);
        tracep->declBit(c+20044,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_18 do_enq", false,-1);
        tracep->declBit(c+7595,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_18 do_deq", false,-1);
        tracep->declBit(c+7596,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_18 wrap", false,-1);
        tracep->declBit(c+7597,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_18 wrap_1", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_19 clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_19 reset", false,-1);
        tracep->declBit(c+6852,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_19 io_enq_ready", false,-1);
        tracep->declBit(c+19997,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_19 io_enq_valid", false,-1);
        tracep->declBus(c+19866,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_19 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19867,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_19 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19868,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_19 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+6853,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_19 io_deq_ready", false,-1);
        tracep->declBit(c+6854,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_19 io_deq_valid", false,-1);
        tracep->declBus(c+6855,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_19 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6856,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_19 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+6857,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_19 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+7598+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_19 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+6855,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_19 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+7615,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_19 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+19866,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_19 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+7616,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_19 ram_tl_state_size_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_19 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+17536,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_19 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+7617+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_19 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+6856,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_19 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+7615,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_19 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+19867,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_19 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+7616,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_19 ram_tl_state_source_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_19 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+17536,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_19 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBit(c+7634+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_19 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+6857,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_19 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+7615,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_19 ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19868,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_19 ram_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+7616,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_19 ram_extra_id_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_19 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+17536,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_19 ram_extra_id_MPORT_en", false,-1);
        tracep->declBus(c+7616,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_19 enq_ptr_value", false,-1, 4,0);
        tracep->declBus(c+7615,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_19 deq_ptr_value", false,-1, 4,0);
        tracep->declBit(c+7651,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_19 maybe_full", false,-1);
        tracep->declBit(c+7652,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_19 ptr_match", false,-1);
        tracep->declBit(c+7653,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_19 empty", false,-1);
        tracep->declBit(c+7654,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_19 full", false,-1);
        tracep->declBit(c+20045,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_19 do_enq", false,-1);
        tracep->declBit(c+7655,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_19 do_deq", false,-1);
        tracep->declBit(c+7656,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_19 wrap", false,-1);
        tracep->declBit(c+7657,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_19 wrap_1", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_20 clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_20 reset", false,-1);
        tracep->declBit(c+6858,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_20 io_enq_ready", false,-1);
        tracep->declBit(c+19998,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_20 io_enq_valid", false,-1);
        tracep->declBus(c+19866,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_20 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19867,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_20 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19868,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_20 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+6859,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_20 io_deq_ready", false,-1);
        tracep->declBit(c+6860,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_20 io_deq_valid", false,-1);
        tracep->declBus(c+6861,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_20 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6862,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_20 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+6863,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_20 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+7658+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_20 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+6861,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_20 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+7675,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_20 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+19866,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_20 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+7676,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_20 ram_tl_state_size_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_20 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+17537,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_20 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+7677+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_20 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+6862,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_20 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+7675,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_20 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+19867,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_20 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+7676,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_20 ram_tl_state_source_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_20 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+17537,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_20 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBit(c+7694+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_20 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+6863,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_20 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+7675,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_20 ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19868,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_20 ram_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+7676,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_20 ram_extra_id_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_20 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+17537,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_20 ram_extra_id_MPORT_en", false,-1);
        tracep->declBus(c+7676,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_20 enq_ptr_value", false,-1, 4,0);
        tracep->declBus(c+7675,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_20 deq_ptr_value", false,-1, 4,0);
        tracep->declBit(c+7711,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_20 maybe_full", false,-1);
        tracep->declBit(c+7712,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_20 ptr_match", false,-1);
        tracep->declBit(c+7713,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_20 empty", false,-1);
        tracep->declBit(c+7714,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_20 full", false,-1);
        tracep->declBit(c+20046,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_20 do_enq", false,-1);
        tracep->declBit(c+7715,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_20 do_deq", false,-1);
        tracep->declBit(c+7716,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_20 wrap", false,-1);
        tracep->declBit(c+7717,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_20 wrap_1", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_21 clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_21 reset", false,-1);
        tracep->declBit(c+6864,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_21 io_enq_ready", false,-1);
        tracep->declBit(c+19999,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_21 io_enq_valid", false,-1);
        tracep->declBus(c+19866,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_21 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19867,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_21 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19868,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_21 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+6865,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_21 io_deq_ready", false,-1);
        tracep->declBit(c+6866,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_21 io_deq_valid", false,-1);
        tracep->declBus(c+6867,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_21 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6868,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_21 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+6869,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_21 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+7718+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_21 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+6867,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_21 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+7735,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_21 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+19866,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_21 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+7736,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_21 ram_tl_state_size_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_21 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+17538,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_21 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+7737+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_21 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+6868,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_21 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+7735,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_21 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+19867,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_21 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+7736,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_21 ram_tl_state_source_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_21 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+17538,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_21 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBit(c+7754+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_21 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+6869,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_21 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+7735,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_21 ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19868,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_21 ram_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+7736,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_21 ram_extra_id_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_21 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+17538,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_21 ram_extra_id_MPORT_en", false,-1);
        tracep->declBus(c+7736,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_21 enq_ptr_value", false,-1, 4,0);
        tracep->declBus(c+7735,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_21 deq_ptr_value", false,-1, 4,0);
        tracep->declBit(c+7771,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_21 maybe_full", false,-1);
        tracep->declBit(c+7772,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_21 ptr_match", false,-1);
        tracep->declBit(c+7773,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_21 empty", false,-1);
        tracep->declBit(c+7774,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_21 full", false,-1);
        tracep->declBit(c+20047,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_21 do_enq", false,-1);
        tracep->declBit(c+7775,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_21 do_deq", false,-1);
        tracep->declBit(c+7776,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_21 wrap", false,-1);
        tracep->declBit(c+7777,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_21 wrap_1", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_22 clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_22 reset", false,-1);
        tracep->declBit(c+6870,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_22 io_enq_ready", false,-1);
        tracep->declBit(c+20000,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_22 io_enq_valid", false,-1);
        tracep->declBus(c+19866,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_22 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19867,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_22 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19868,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_22 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+6871,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_22 io_deq_ready", false,-1);
        tracep->declBit(c+6872,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_22 io_deq_valid", false,-1);
        tracep->declBus(c+6873,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_22 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6874,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_22 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+6875,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_22 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+7778+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_22 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+6873,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_22 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+7795,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_22 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+19866,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_22 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+7796,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_22 ram_tl_state_size_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_22 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+17539,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_22 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+7797+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_22 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+6874,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_22 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+7795,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_22 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+19867,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_22 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+7796,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_22 ram_tl_state_source_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_22 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+17539,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_22 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBit(c+7814+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_22 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+6875,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_22 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+7795,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_22 ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19868,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_22 ram_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+7796,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_22 ram_extra_id_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_22 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+17539,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_22 ram_extra_id_MPORT_en", false,-1);
        tracep->declBus(c+7796,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_22 enq_ptr_value", false,-1, 4,0);
        tracep->declBus(c+7795,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_22 deq_ptr_value", false,-1, 4,0);
        tracep->declBit(c+7831,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_22 maybe_full", false,-1);
        tracep->declBit(c+7832,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_22 ptr_match", false,-1);
        tracep->declBit(c+7833,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_22 empty", false,-1);
        tracep->declBit(c+7834,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_22 full", false,-1);
        tracep->declBit(c+20048,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_22 do_enq", false,-1);
        tracep->declBit(c+7835,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_22 do_deq", false,-1);
        tracep->declBit(c+7836,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_22 wrap", false,-1);
        tracep->declBit(c+7837,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_22 wrap_1", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_23 clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_23 reset", false,-1);
        tracep->declBit(c+6876,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_23 io_enq_ready", false,-1);
        tracep->declBit(c+20001,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_23 io_enq_valid", false,-1);
        tracep->declBus(c+19866,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_23 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19867,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_23 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19868,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_23 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+6877,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_23 io_deq_ready", false,-1);
        tracep->declBit(c+6878,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_23 io_deq_valid", false,-1);
        tracep->declBus(c+6879,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_23 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6880,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_23 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+6881,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_23 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+7838+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_23 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+6879,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_23 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_23 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19866,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_23 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_23 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_23 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+17540,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_23 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+7839+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_23 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+6880,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_23 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_23 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19867,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_23 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_23 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_23 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+17540,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_23 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+7840+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_23 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+6881,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_23 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_23 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+19868,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_23 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_23 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_23 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+17540,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_23 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+6878,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_23 maybe_full", false,-1);
        tracep->declBit(c+6876,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_23 empty", false,-1);
        tracep->declBit(c+20049,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_23 do_enq", false,-1);
        tracep->declBit(c+7841,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_23 do_deq", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_24 clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_24 reset", false,-1);
        tracep->declBit(c+6882,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_24 io_enq_ready", false,-1);
        tracep->declBit(c+20002,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_24 io_enq_valid", false,-1);
        tracep->declBus(c+19866,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_24 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19867,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_24 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19868,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_24 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+6883,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_24 io_deq_ready", false,-1);
        tracep->declBit(c+6884,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_24 io_deq_valid", false,-1);
        tracep->declBus(c+6885,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_24 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6886,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_24 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+6887,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_24 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+7842+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_24 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+6885,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_24 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_24 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19866,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_24 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_24 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_24 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+17541,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_24 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+7843+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_24 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+6886,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_24 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_24 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19867,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_24 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_24 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_24 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+17541,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_24 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+7844+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_24 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+6887,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_24 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_24 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+19868,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_24 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_24 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_24 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+17541,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_24 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+6884,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_24 maybe_full", false,-1);
        tracep->declBit(c+6882,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_24 empty", false,-1);
        tracep->declBit(c+20050,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_24 do_enq", false,-1);
        tracep->declBit(c+7845,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_24 do_deq", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_25 clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_25 reset", false,-1);
        tracep->declBit(c+6888,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_25 io_enq_ready", false,-1);
        tracep->declBit(c+20003,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_25 io_enq_valid", false,-1);
        tracep->declBus(c+19866,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_25 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19867,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_25 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19868,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_25 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+6889,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_25 io_deq_ready", false,-1);
        tracep->declBit(c+6890,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_25 io_deq_valid", false,-1);
        tracep->declBus(c+6891,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_25 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6892,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_25 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+6893,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_25 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+7846+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_25 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+6891,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_25 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_25 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19866,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_25 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_25 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_25 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+17542,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_25 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+7847+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_25 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+6892,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_25 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_25 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19867,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_25 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_25 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_25 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+17542,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_25 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+7848+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_25 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+6893,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_25 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_25 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+19868,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_25 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_25 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_25 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+17542,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_25 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+6890,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_25 maybe_full", false,-1);
        tracep->declBit(c+6888,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_25 empty", false,-1);
        tracep->declBit(c+20051,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_25 do_enq", false,-1);
        tracep->declBit(c+7849,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_25 do_deq", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_26 clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_26 reset", false,-1);
        tracep->declBit(c+6894,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_26 io_enq_ready", false,-1);
        tracep->declBit(c+20004,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_26 io_enq_valid", false,-1);
        tracep->declBus(c+19866,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_26 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19867,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_26 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19868,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_26 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+6895,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_26 io_deq_ready", false,-1);
        tracep->declBit(c+6896,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_26 io_deq_valid", false,-1);
        tracep->declBus(c+6897,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_26 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6898,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_26 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+6899,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_26 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+7850+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_26 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+6897,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_26 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_26 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19866,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_26 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_26 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_26 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+17543,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_26 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+7851+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_26 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+6898,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_26 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_26 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19867,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_26 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_26 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_26 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+17543,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_26 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+7852+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_26 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+6899,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_26 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_26 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+19868,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_26 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_26 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_26 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+17543,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_26 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+6896,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_26 maybe_full", false,-1);
        tracep->declBit(c+6894,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_26 empty", false,-1);
        tracep->declBit(c+20052,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_26 do_enq", false,-1);
        tracep->declBit(c+7853,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_26 do_deq", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_27 clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_27 reset", false,-1);
        tracep->declBit(c+6900,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_27 io_enq_ready", false,-1);
        tracep->declBit(c+20005,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_27 io_enq_valid", false,-1);
        tracep->declBus(c+19866,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_27 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19867,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_27 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19868,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_27 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+6901,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_27 io_deq_ready", false,-1);
        tracep->declBit(c+6902,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_27 io_deq_valid", false,-1);
        tracep->declBus(c+6903,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_27 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6904,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_27 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+6905,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_27 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+7854+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_27 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+6903,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_27 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_27 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19866,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_27 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_27 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_27 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+17544,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_27 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+7855+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_27 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+6904,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_27 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_27 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19867,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_27 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_27 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_27 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+17544,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_27 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+7856+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_27 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+6905,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_27 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_27 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+19868,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_27 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_27 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_27 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+17544,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_27 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+6902,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_27 maybe_full", false,-1);
        tracep->declBit(c+6900,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_27 empty", false,-1);
        tracep->declBit(c+20053,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_27 do_enq", false,-1);
        tracep->declBit(c+7857,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_27 do_deq", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_28 clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_28 reset", false,-1);
        tracep->declBit(c+6906,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_28 io_enq_ready", false,-1);
        tracep->declBit(c+20006,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_28 io_enq_valid", false,-1);
        tracep->declBus(c+19866,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_28 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19867,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_28 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19868,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_28 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+6907,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_28 io_deq_ready", false,-1);
        tracep->declBit(c+6908,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_28 io_deq_valid", false,-1);
        tracep->declBus(c+6909,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_28 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6910,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_28 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+6911,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_28 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+7858+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_28 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+6909,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_28 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_28 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19866,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_28 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_28 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_28 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+17545,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_28 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+7859+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_28 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+6910,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_28 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_28 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19867,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_28 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_28 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_28 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+17545,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_28 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+7860+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_28 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+6911,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_28 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_28 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+19868,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_28 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_28 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_28 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+17545,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_28 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+6908,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_28 maybe_full", false,-1);
        tracep->declBit(c+6906,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_28 empty", false,-1);
        tracep->declBit(c+20054,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_28 do_enq", false,-1);
        tracep->declBit(c+7861,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_28 do_deq", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_29 clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_29 reset", false,-1);
        tracep->declBit(c+6912,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_29 io_enq_ready", false,-1);
        tracep->declBit(c+20007,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_29 io_enq_valid", false,-1);
        tracep->declBus(c+19866,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_29 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19867,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_29 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19868,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_29 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+6913,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_29 io_deq_ready", false,-1);
        tracep->declBit(c+6914,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_29 io_deq_valid", false,-1);
        tracep->declBus(c+6915,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_29 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6916,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_29 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+6917,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_29 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+7862+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_29 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+6915,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_29 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_29 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19866,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_29 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_29 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_29 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+17546,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_29 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+7863+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_29 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+6916,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_29 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_29 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19867,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_29 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_29 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_29 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+17546,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_29 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+7864+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_29 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+6917,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_29 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_29 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+19868,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_29 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_29 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_29 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+17546,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_29 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+6914,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_29 maybe_full", false,-1);
        tracep->declBit(c+6912,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_29 empty", false,-1);
        tracep->declBit(c+20055,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_29 do_enq", false,-1);
        tracep->declBit(c+7865,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_29 do_deq", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_30 clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_30 reset", false,-1);
        tracep->declBit(c+6918,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_30 io_enq_ready", false,-1);
        tracep->declBit(c+20008,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_30 io_enq_valid", false,-1);
        tracep->declBus(c+19866,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_30 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19867,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_30 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19868,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_30 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+6919,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_30 io_deq_ready", false,-1);
        tracep->declBit(c+6920,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_30 io_deq_valid", false,-1);
        tracep->declBus(c+6921,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_30 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6922,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_30 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+6923,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_30 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+7866+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_30 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+6921,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_30 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_30 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19866,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_30 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_30 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_30 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+17547,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_30 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+7867+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_30 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+6922,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_30 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_30 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19867,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_30 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_30 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_30 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+17547,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_30 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+7868+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_30 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+6923,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_30 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_30 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+19868,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_30 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_30 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_30 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+17547,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_30 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+6920,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_30 maybe_full", false,-1);
        tracep->declBit(c+6918,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_30 empty", false,-1);
        tracep->declBit(c+20056,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_30 do_enq", false,-1);
        tracep->declBit(c+7869,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_30 do_deq", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_31 clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_31 reset", false,-1);
        tracep->declBit(c+6924,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_31 io_enq_ready", false,-1);
        tracep->declBit(c+20009,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_31 io_enq_valid", false,-1);
        tracep->declBus(c+19866,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_31 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19867,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_31 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19868,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_31 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+6925,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_31 io_deq_ready", false,-1);
        tracep->declBit(c+6926,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_31 io_deq_valid", false,-1);
        tracep->declBus(c+6927,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_31 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6928,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_31 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+6929,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_31 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+7870+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_31 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+6927,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_31 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_31 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19866,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_31 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_31 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_31 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+17548,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_31 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+7871+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_31 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+6928,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_31 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_31 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19867,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_31 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_31 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_31 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+17548,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_31 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+7872+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_31 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+6929,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_31 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_31 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+19868,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_31 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_31 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_31 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+17548,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_31 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+6926,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_31 maybe_full", false,-1);
        tracep->declBit(c+6924,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_31 empty", false,-1);
        tracep->declBit(c+20057,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_31 do_enq", false,-1);
        tracep->declBit(c+7873,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_31 do_deq", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga axi4deint clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga axi4deint reset", false,-1);
        tracep->declBit(c+17374,"ysyxSoCFull fpga axi4deint auto_in_awready", false,-1);
        tracep->declBit(c+19864,"ysyxSoCFull fpga axi4deint auto_in_awvalid", false,-1);
        tracep->declBus(c+19865,"ysyxSoCFull fpga axi4deint auto_in_awid", false,-1, 3,0);
        tracep->declBus(c+19866,"ysyxSoCFull fpga axi4deint auto_in_awecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19867,"ysyxSoCFull fpga axi4deint auto_in_awecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19868,"ysyxSoCFull fpga axi4deint auto_in_awecho_extra_id", false,-1);
        tracep->declBit(c+5457,"ysyxSoCFull fpga axi4deint auto_in_wready", false,-1);
        tracep->declBit(c+19862,"ysyxSoCFull fpga axi4deint auto_in_wvalid", false,-1);
        tracep->declQuad(c+17371,"ysyxSoCFull fpga axi4deint auto_in_wdata", false,-1, 63,0);
        tracep->declBus(c+17373,"ysyxSoCFull fpga axi4deint auto_in_wstrb", false,-1, 7,0);
        tracep->declBit(c+5458,"ysyxSoCFull fpga axi4deint auto_in_bready", false,-1);
        tracep->declBit(c+5459,"ysyxSoCFull fpga axi4deint auto_in_bvalid", false,-1);
        tracep->declBus(c+5460,"ysyxSoCFull fpga axi4deint auto_in_bid", false,-1, 3,0);
        tracep->declBus(c+5461,"ysyxSoCFull fpga axi4deint auto_in_bresp", false,-1, 1,0);
        tracep->declBus(c+5470,"ysyxSoCFull fpga axi4deint auto_in_becho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+5471,"ysyxSoCFull fpga axi4deint auto_in_becho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+5472,"ysyxSoCFull fpga axi4deint auto_in_becho_extra_id", false,-1);
        tracep->declBit(c+17375,"ysyxSoCFull fpga axi4deint auto_in_arready", false,-1);
        tracep->declBit(c+19869,"ysyxSoCFull fpga axi4deint auto_in_arvalid", false,-1);
        tracep->declBus(c+19865,"ysyxSoCFull fpga axi4deint auto_in_arid", false,-1, 3,0);
        tracep->declBus(c+19866,"ysyxSoCFull fpga axi4deint auto_in_arecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19867,"ysyxSoCFull fpga axi4deint auto_in_arecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19868,"ysyxSoCFull fpga axi4deint auto_in_arecho_extra_id", false,-1);
        tracep->declBit(c+5476,"ysyxSoCFull fpga axi4deint auto_in_rready", false,-1);
        tracep->declBit(c+5477,"ysyxSoCFull fpga axi4deint auto_in_rvalid", false,-1);
        tracep->declBus(c+5478,"ysyxSoCFull fpga axi4deint auto_in_rid", false,-1, 3,0);
        tracep->declQuad(c+5403,"ysyxSoCFull fpga axi4deint auto_in_rdata", false,-1, 63,0);
        tracep->declBus(c+5479,"ysyxSoCFull fpga axi4deint auto_in_rresp", false,-1, 1,0);
        tracep->declBus(c+5480,"ysyxSoCFull fpga axi4deint auto_in_recho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+5481,"ysyxSoCFull fpga axi4deint auto_in_recho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+5482,"ysyxSoCFull fpga axi4deint auto_in_recho_extra_id", false,-1);
        tracep->declBit(c+5483,"ysyxSoCFull fpga axi4deint auto_in_rlast", false,-1);
        tracep->declBit(c+17374,"ysyxSoCFull fpga axi4deint auto_out_awready", false,-1);
        tracep->declBit(c+19864,"ysyxSoCFull fpga axi4deint auto_out_awvalid", false,-1);
        tracep->declBus(c+19865,"ysyxSoCFull fpga axi4deint auto_out_awid", false,-1, 3,0);
        tracep->declBus(c+19866,"ysyxSoCFull fpga axi4deint auto_out_awecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19867,"ysyxSoCFull fpga axi4deint auto_out_awecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19868,"ysyxSoCFull fpga axi4deint auto_out_awecho_extra_id", false,-1);
        tracep->declBit(c+5457,"ysyxSoCFull fpga axi4deint auto_out_wready", false,-1);
        tracep->declBit(c+19862,"ysyxSoCFull fpga axi4deint auto_out_wvalid", false,-1);
        tracep->declQuad(c+17371,"ysyxSoCFull fpga axi4deint auto_out_wdata", false,-1, 63,0);
        tracep->declBus(c+17373,"ysyxSoCFull fpga axi4deint auto_out_wstrb", false,-1, 7,0);
        tracep->declBit(c+5458,"ysyxSoCFull fpga axi4deint auto_out_bready", false,-1);
        tracep->declBit(c+5459,"ysyxSoCFull fpga axi4deint auto_out_bvalid", false,-1);
        tracep->declBus(c+5460,"ysyxSoCFull fpga axi4deint auto_out_bid", false,-1, 3,0);
        tracep->declBus(c+5461,"ysyxSoCFull fpga axi4deint auto_out_bresp", false,-1, 1,0);
        tracep->declBus(c+5470,"ysyxSoCFull fpga axi4deint auto_out_becho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+5471,"ysyxSoCFull fpga axi4deint auto_out_becho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+5472,"ysyxSoCFull fpga axi4deint auto_out_becho_extra_id", false,-1);
        tracep->declBit(c+17375,"ysyxSoCFull fpga axi4deint auto_out_arready", false,-1);
        tracep->declBit(c+19869,"ysyxSoCFull fpga axi4deint auto_out_arvalid", false,-1);
        tracep->declBus(c+19865,"ysyxSoCFull fpga axi4deint auto_out_arid", false,-1, 3,0);
        tracep->declBus(c+19866,"ysyxSoCFull fpga axi4deint auto_out_arecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19867,"ysyxSoCFull fpga axi4deint auto_out_arecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19868,"ysyxSoCFull fpga axi4deint auto_out_arecho_extra_id", false,-1);
        tracep->declBit(c+5463,"ysyxSoCFull fpga axi4deint auto_out_rready", false,-1);
        tracep->declBit(c+5464,"ysyxSoCFull fpga axi4deint auto_out_rvalid", false,-1);
        tracep->declBus(c+5465,"ysyxSoCFull fpga axi4deint auto_out_rid", false,-1, 3,0);
        tracep->declQuad(c+5466,"ysyxSoCFull fpga axi4deint auto_out_rdata", false,-1, 63,0);
        tracep->declBus(c+5468,"ysyxSoCFull fpga axi4deint auto_out_rresp", false,-1, 1,0);
        tracep->declBus(c+5473,"ysyxSoCFull fpga axi4deint auto_out_recho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+5474,"ysyxSoCFull fpga axi4deint auto_out_recho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+5475,"ysyxSoCFull fpga axi4deint auto_out_recho_extra_id", false,-1);
        tracep->declBit(c+5469,"ysyxSoCFull fpga axi4deint auto_out_rlast", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga axi4deint qs_queue_0_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga axi4deint qs_queue_0_reset", false,-1);
        tracep->declBit(c+7874,"ysyxSoCFull fpga axi4deint qs_queue_0_io_enq_ready", false,-1);
        tracep->declBit(c+7875,"ysyxSoCFull fpga axi4deint qs_queue_0_io_enq_valid", false,-1);
        tracep->declBus(c+5465,"ysyxSoCFull fpga axi4deint qs_queue_0_io_enq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+5466,"ysyxSoCFull fpga axi4deint qs_queue_0_io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+5468,"ysyxSoCFull fpga axi4deint qs_queue_0_io_enq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+5473,"ysyxSoCFull fpga axi4deint qs_queue_0_io_enq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+5474,"ysyxSoCFull fpga axi4deint qs_queue_0_io_enq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+5475,"ysyxSoCFull fpga axi4deint qs_queue_0_io_enq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+5469,"ysyxSoCFull fpga axi4deint qs_queue_0_io_enq_bits_last", false,-1);
        tracep->declBit(c+7876,"ysyxSoCFull fpga axi4deint qs_queue_0_io_deq_ready", false,-1);
        tracep->declBit(c+7877,"ysyxSoCFull fpga axi4deint qs_queue_0_io_deq_valid", false,-1);
        tracep->declBus(c+7878,"ysyxSoCFull fpga axi4deint qs_queue_0_io_deq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+7879,"ysyxSoCFull fpga axi4deint qs_queue_0_io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+7881,"ysyxSoCFull fpga axi4deint qs_queue_0_io_deq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+7882,"ysyxSoCFull fpga axi4deint qs_queue_0_io_deq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+7883,"ysyxSoCFull fpga axi4deint qs_queue_0_io_deq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+7884,"ysyxSoCFull fpga axi4deint qs_queue_0_io_deq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+7885,"ysyxSoCFull fpga axi4deint qs_queue_0_io_deq_bits_last", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga axi4deint qs_queue_1_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga axi4deint qs_queue_1_reset", false,-1);
        tracep->declBit(c+7886,"ysyxSoCFull fpga axi4deint qs_queue_1_io_enq_ready", false,-1);
        tracep->declBit(c+7887,"ysyxSoCFull fpga axi4deint qs_queue_1_io_enq_valid", false,-1);
        tracep->declBus(c+5465,"ysyxSoCFull fpga axi4deint qs_queue_1_io_enq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+5466,"ysyxSoCFull fpga axi4deint qs_queue_1_io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+5468,"ysyxSoCFull fpga axi4deint qs_queue_1_io_enq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+5473,"ysyxSoCFull fpga axi4deint qs_queue_1_io_enq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+5474,"ysyxSoCFull fpga axi4deint qs_queue_1_io_enq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+5475,"ysyxSoCFull fpga axi4deint qs_queue_1_io_enq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+5469,"ysyxSoCFull fpga axi4deint qs_queue_1_io_enq_bits_last", false,-1);
        tracep->declBit(c+7888,"ysyxSoCFull fpga axi4deint qs_queue_1_io_deq_ready", false,-1);
        tracep->declBit(c+7889,"ysyxSoCFull fpga axi4deint qs_queue_1_io_deq_valid", false,-1);
        tracep->declBus(c+7890,"ysyxSoCFull fpga axi4deint qs_queue_1_io_deq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+7891,"ysyxSoCFull fpga axi4deint qs_queue_1_io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+7893,"ysyxSoCFull fpga axi4deint qs_queue_1_io_deq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+7894,"ysyxSoCFull fpga axi4deint qs_queue_1_io_deq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+7895,"ysyxSoCFull fpga axi4deint qs_queue_1_io_deq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+7896,"ysyxSoCFull fpga axi4deint qs_queue_1_io_deq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+7897,"ysyxSoCFull fpga axi4deint qs_queue_1_io_deq_bits_last", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga axi4deint qs_queue_2_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga axi4deint qs_queue_2_reset", false,-1);
        tracep->declBit(c+7898,"ysyxSoCFull fpga axi4deint qs_queue_2_io_enq_ready", false,-1);
        tracep->declBit(c+7899,"ysyxSoCFull fpga axi4deint qs_queue_2_io_enq_valid", false,-1);
        tracep->declBus(c+5465,"ysyxSoCFull fpga axi4deint qs_queue_2_io_enq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+5466,"ysyxSoCFull fpga axi4deint qs_queue_2_io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+5468,"ysyxSoCFull fpga axi4deint qs_queue_2_io_enq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+5473,"ysyxSoCFull fpga axi4deint qs_queue_2_io_enq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+5474,"ysyxSoCFull fpga axi4deint qs_queue_2_io_enq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+5475,"ysyxSoCFull fpga axi4deint qs_queue_2_io_enq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+5469,"ysyxSoCFull fpga axi4deint qs_queue_2_io_enq_bits_last", false,-1);
        tracep->declBit(c+7900,"ysyxSoCFull fpga axi4deint qs_queue_2_io_deq_ready", false,-1);
        tracep->declBit(c+7901,"ysyxSoCFull fpga axi4deint qs_queue_2_io_deq_valid", false,-1);
        tracep->declBus(c+7902,"ysyxSoCFull fpga axi4deint qs_queue_2_io_deq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+7903,"ysyxSoCFull fpga axi4deint qs_queue_2_io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+7905,"ysyxSoCFull fpga axi4deint qs_queue_2_io_deq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+7906,"ysyxSoCFull fpga axi4deint qs_queue_2_io_deq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+7907,"ysyxSoCFull fpga axi4deint qs_queue_2_io_deq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+7908,"ysyxSoCFull fpga axi4deint qs_queue_2_io_deq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+7909,"ysyxSoCFull fpga axi4deint qs_queue_2_io_deq_bits_last", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga axi4deint qs_queue_3_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga axi4deint qs_queue_3_reset", false,-1);
        tracep->declBit(c+7910,"ysyxSoCFull fpga axi4deint qs_queue_3_io_enq_ready", false,-1);
        tracep->declBit(c+7911,"ysyxSoCFull fpga axi4deint qs_queue_3_io_enq_valid", false,-1);
        tracep->declBus(c+5465,"ysyxSoCFull fpga axi4deint qs_queue_3_io_enq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+5466,"ysyxSoCFull fpga axi4deint qs_queue_3_io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+5468,"ysyxSoCFull fpga axi4deint qs_queue_3_io_enq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+5473,"ysyxSoCFull fpga axi4deint qs_queue_3_io_enq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+5474,"ysyxSoCFull fpga axi4deint qs_queue_3_io_enq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+5475,"ysyxSoCFull fpga axi4deint qs_queue_3_io_enq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+5469,"ysyxSoCFull fpga axi4deint qs_queue_3_io_enq_bits_last", false,-1);
        tracep->declBit(c+7912,"ysyxSoCFull fpga axi4deint qs_queue_3_io_deq_ready", false,-1);
        tracep->declBit(c+7913,"ysyxSoCFull fpga axi4deint qs_queue_3_io_deq_valid", false,-1);
        tracep->declBus(c+7914,"ysyxSoCFull fpga axi4deint qs_queue_3_io_deq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+7915,"ysyxSoCFull fpga axi4deint qs_queue_3_io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+7917,"ysyxSoCFull fpga axi4deint qs_queue_3_io_deq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+7918,"ysyxSoCFull fpga axi4deint qs_queue_3_io_deq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+7919,"ysyxSoCFull fpga axi4deint qs_queue_3_io_deq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+7920,"ysyxSoCFull fpga axi4deint qs_queue_3_io_deq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+7921,"ysyxSoCFull fpga axi4deint qs_queue_3_io_deq_bits_last", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga axi4deint qs_queue_4_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga axi4deint qs_queue_4_reset", false,-1);
        tracep->declBit(c+7922,"ysyxSoCFull fpga axi4deint qs_queue_4_io_enq_ready", false,-1);
        tracep->declBit(c+7923,"ysyxSoCFull fpga axi4deint qs_queue_4_io_enq_valid", false,-1);
        tracep->declBus(c+5465,"ysyxSoCFull fpga axi4deint qs_queue_4_io_enq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+5466,"ysyxSoCFull fpga axi4deint qs_queue_4_io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+5468,"ysyxSoCFull fpga axi4deint qs_queue_4_io_enq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+5473,"ysyxSoCFull fpga axi4deint qs_queue_4_io_enq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+5474,"ysyxSoCFull fpga axi4deint qs_queue_4_io_enq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+5475,"ysyxSoCFull fpga axi4deint qs_queue_4_io_enq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+5469,"ysyxSoCFull fpga axi4deint qs_queue_4_io_enq_bits_last", false,-1);
        tracep->declBit(c+7924,"ysyxSoCFull fpga axi4deint qs_queue_4_io_deq_ready", false,-1);
        tracep->declBit(c+7925,"ysyxSoCFull fpga axi4deint qs_queue_4_io_deq_valid", false,-1);
        tracep->declBus(c+7926,"ysyxSoCFull fpga axi4deint qs_queue_4_io_deq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+7927,"ysyxSoCFull fpga axi4deint qs_queue_4_io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+7929,"ysyxSoCFull fpga axi4deint qs_queue_4_io_deq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+7930,"ysyxSoCFull fpga axi4deint qs_queue_4_io_deq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+7931,"ysyxSoCFull fpga axi4deint qs_queue_4_io_deq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+7932,"ysyxSoCFull fpga axi4deint qs_queue_4_io_deq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+7933,"ysyxSoCFull fpga axi4deint qs_queue_4_io_deq_bits_last", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga axi4deint qs_queue_5_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga axi4deint qs_queue_5_reset", false,-1);
        tracep->declBit(c+7934,"ysyxSoCFull fpga axi4deint qs_queue_5_io_enq_ready", false,-1);
        tracep->declBit(c+7935,"ysyxSoCFull fpga axi4deint qs_queue_5_io_enq_valid", false,-1);
        tracep->declBus(c+5465,"ysyxSoCFull fpga axi4deint qs_queue_5_io_enq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+5466,"ysyxSoCFull fpga axi4deint qs_queue_5_io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+5468,"ysyxSoCFull fpga axi4deint qs_queue_5_io_enq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+5473,"ysyxSoCFull fpga axi4deint qs_queue_5_io_enq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+5474,"ysyxSoCFull fpga axi4deint qs_queue_5_io_enq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+5475,"ysyxSoCFull fpga axi4deint qs_queue_5_io_enq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+5469,"ysyxSoCFull fpga axi4deint qs_queue_5_io_enq_bits_last", false,-1);
        tracep->declBit(c+7936,"ysyxSoCFull fpga axi4deint qs_queue_5_io_deq_ready", false,-1);
        tracep->declBit(c+7937,"ysyxSoCFull fpga axi4deint qs_queue_5_io_deq_valid", false,-1);
        tracep->declBus(c+7938,"ysyxSoCFull fpga axi4deint qs_queue_5_io_deq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+7939,"ysyxSoCFull fpga axi4deint qs_queue_5_io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+7941,"ysyxSoCFull fpga axi4deint qs_queue_5_io_deq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+7942,"ysyxSoCFull fpga axi4deint qs_queue_5_io_deq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+7943,"ysyxSoCFull fpga axi4deint qs_queue_5_io_deq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+7944,"ysyxSoCFull fpga axi4deint qs_queue_5_io_deq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+7945,"ysyxSoCFull fpga axi4deint qs_queue_5_io_deq_bits_last", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga axi4deint qs_queue_6_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga axi4deint qs_queue_6_reset", false,-1);
        tracep->declBit(c+7946,"ysyxSoCFull fpga axi4deint qs_queue_6_io_enq_ready", false,-1);
        tracep->declBit(c+7947,"ysyxSoCFull fpga axi4deint qs_queue_6_io_enq_valid", false,-1);
        tracep->declBus(c+5465,"ysyxSoCFull fpga axi4deint qs_queue_6_io_enq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+5466,"ysyxSoCFull fpga axi4deint qs_queue_6_io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+5468,"ysyxSoCFull fpga axi4deint qs_queue_6_io_enq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+5473,"ysyxSoCFull fpga axi4deint qs_queue_6_io_enq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+5474,"ysyxSoCFull fpga axi4deint qs_queue_6_io_enq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+5475,"ysyxSoCFull fpga axi4deint qs_queue_6_io_enq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+5469,"ysyxSoCFull fpga axi4deint qs_queue_6_io_enq_bits_last", false,-1);
        tracep->declBit(c+7948,"ysyxSoCFull fpga axi4deint qs_queue_6_io_deq_ready", false,-1);
        tracep->declBit(c+7949,"ysyxSoCFull fpga axi4deint qs_queue_6_io_deq_valid", false,-1);
        tracep->declBus(c+7950,"ysyxSoCFull fpga axi4deint qs_queue_6_io_deq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+7951,"ysyxSoCFull fpga axi4deint qs_queue_6_io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+7953,"ysyxSoCFull fpga axi4deint qs_queue_6_io_deq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+7954,"ysyxSoCFull fpga axi4deint qs_queue_6_io_deq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+7955,"ysyxSoCFull fpga axi4deint qs_queue_6_io_deq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+7956,"ysyxSoCFull fpga axi4deint qs_queue_6_io_deq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+7957,"ysyxSoCFull fpga axi4deint qs_queue_6_io_deq_bits_last", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga axi4deint qs_queue_7_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga axi4deint qs_queue_7_reset", false,-1);
        tracep->declBit(c+7958,"ysyxSoCFull fpga axi4deint qs_queue_7_io_enq_ready", false,-1);
        tracep->declBit(c+7959,"ysyxSoCFull fpga axi4deint qs_queue_7_io_enq_valid", false,-1);
        tracep->declBus(c+5465,"ysyxSoCFull fpga axi4deint qs_queue_7_io_enq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+5466,"ysyxSoCFull fpga axi4deint qs_queue_7_io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+5468,"ysyxSoCFull fpga axi4deint qs_queue_7_io_enq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+5473,"ysyxSoCFull fpga axi4deint qs_queue_7_io_enq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+5474,"ysyxSoCFull fpga axi4deint qs_queue_7_io_enq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+5475,"ysyxSoCFull fpga axi4deint qs_queue_7_io_enq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+5469,"ysyxSoCFull fpga axi4deint qs_queue_7_io_enq_bits_last", false,-1);
        tracep->declBit(c+7960,"ysyxSoCFull fpga axi4deint qs_queue_7_io_deq_ready", false,-1);
        tracep->declBit(c+7961,"ysyxSoCFull fpga axi4deint qs_queue_7_io_deq_valid", false,-1);
        tracep->declBus(c+7962,"ysyxSoCFull fpga axi4deint qs_queue_7_io_deq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+7963,"ysyxSoCFull fpga axi4deint qs_queue_7_io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+7965,"ysyxSoCFull fpga axi4deint qs_queue_7_io_deq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+7966,"ysyxSoCFull fpga axi4deint qs_queue_7_io_deq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+7967,"ysyxSoCFull fpga axi4deint qs_queue_7_io_deq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+7968,"ysyxSoCFull fpga axi4deint qs_queue_7_io_deq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+7969,"ysyxSoCFull fpga axi4deint qs_queue_7_io_deq_bits_last", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga axi4deint qs_queue_8_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga axi4deint qs_queue_8_reset", false,-1);
        tracep->declBit(c+7970,"ysyxSoCFull fpga axi4deint qs_queue_8_io_enq_ready", false,-1);
        tracep->declBit(c+7971,"ysyxSoCFull fpga axi4deint qs_queue_8_io_enq_valid", false,-1);
        tracep->declBus(c+5465,"ysyxSoCFull fpga axi4deint qs_queue_8_io_enq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+5466,"ysyxSoCFull fpga axi4deint qs_queue_8_io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+5468,"ysyxSoCFull fpga axi4deint qs_queue_8_io_enq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+5473,"ysyxSoCFull fpga axi4deint qs_queue_8_io_enq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+5474,"ysyxSoCFull fpga axi4deint qs_queue_8_io_enq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+5475,"ysyxSoCFull fpga axi4deint qs_queue_8_io_enq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+5469,"ysyxSoCFull fpga axi4deint qs_queue_8_io_enq_bits_last", false,-1);
        tracep->declBit(c+7972,"ysyxSoCFull fpga axi4deint qs_queue_8_io_deq_ready", false,-1);
        tracep->declBit(c+7973,"ysyxSoCFull fpga axi4deint qs_queue_8_io_deq_valid", false,-1);
        tracep->declBus(c+7974,"ysyxSoCFull fpga axi4deint qs_queue_8_io_deq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+7975,"ysyxSoCFull fpga axi4deint qs_queue_8_io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+7977,"ysyxSoCFull fpga axi4deint qs_queue_8_io_deq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+7978,"ysyxSoCFull fpga axi4deint qs_queue_8_io_deq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+7979,"ysyxSoCFull fpga axi4deint qs_queue_8_io_deq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+7980,"ysyxSoCFull fpga axi4deint qs_queue_8_io_deq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+7981,"ysyxSoCFull fpga axi4deint qs_queue_8_io_deq_bits_last", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga axi4deint qs_queue_9_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga axi4deint qs_queue_9_reset", false,-1);
        tracep->declBit(c+7982,"ysyxSoCFull fpga axi4deint qs_queue_9_io_enq_ready", false,-1);
        tracep->declBit(c+7983,"ysyxSoCFull fpga axi4deint qs_queue_9_io_enq_valid", false,-1);
        tracep->declBus(c+5465,"ysyxSoCFull fpga axi4deint qs_queue_9_io_enq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+5466,"ysyxSoCFull fpga axi4deint qs_queue_9_io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+5468,"ysyxSoCFull fpga axi4deint qs_queue_9_io_enq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+5473,"ysyxSoCFull fpga axi4deint qs_queue_9_io_enq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+5474,"ysyxSoCFull fpga axi4deint qs_queue_9_io_enq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+5475,"ysyxSoCFull fpga axi4deint qs_queue_9_io_enq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+5469,"ysyxSoCFull fpga axi4deint qs_queue_9_io_enq_bits_last", false,-1);
        tracep->declBit(c+7984,"ysyxSoCFull fpga axi4deint qs_queue_9_io_deq_ready", false,-1);
        tracep->declBit(c+7985,"ysyxSoCFull fpga axi4deint qs_queue_9_io_deq_valid", false,-1);
        tracep->declBus(c+7986,"ysyxSoCFull fpga axi4deint qs_queue_9_io_deq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+7987,"ysyxSoCFull fpga axi4deint qs_queue_9_io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+7989,"ysyxSoCFull fpga axi4deint qs_queue_9_io_deq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+7990,"ysyxSoCFull fpga axi4deint qs_queue_9_io_deq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+7991,"ysyxSoCFull fpga axi4deint qs_queue_9_io_deq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+7992,"ysyxSoCFull fpga axi4deint qs_queue_9_io_deq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+7993,"ysyxSoCFull fpga axi4deint qs_queue_9_io_deq_bits_last", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga axi4deint qs_queue_10_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga axi4deint qs_queue_10_reset", false,-1);
        tracep->declBit(c+7994,"ysyxSoCFull fpga axi4deint qs_queue_10_io_enq_ready", false,-1);
        tracep->declBit(c+7995,"ysyxSoCFull fpga axi4deint qs_queue_10_io_enq_valid", false,-1);
        tracep->declBus(c+5465,"ysyxSoCFull fpga axi4deint qs_queue_10_io_enq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+5466,"ysyxSoCFull fpga axi4deint qs_queue_10_io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+5468,"ysyxSoCFull fpga axi4deint qs_queue_10_io_enq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+5473,"ysyxSoCFull fpga axi4deint qs_queue_10_io_enq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+5474,"ysyxSoCFull fpga axi4deint qs_queue_10_io_enq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+5475,"ysyxSoCFull fpga axi4deint qs_queue_10_io_enq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+5469,"ysyxSoCFull fpga axi4deint qs_queue_10_io_enq_bits_last", false,-1);
        tracep->declBit(c+7996,"ysyxSoCFull fpga axi4deint qs_queue_10_io_deq_ready", false,-1);
        tracep->declBit(c+7997,"ysyxSoCFull fpga axi4deint qs_queue_10_io_deq_valid", false,-1);
        tracep->declBus(c+7998,"ysyxSoCFull fpga axi4deint qs_queue_10_io_deq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+7999,"ysyxSoCFull fpga axi4deint qs_queue_10_io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+8001,"ysyxSoCFull fpga axi4deint qs_queue_10_io_deq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+8002,"ysyxSoCFull fpga axi4deint qs_queue_10_io_deq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+8003,"ysyxSoCFull fpga axi4deint qs_queue_10_io_deq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+8004,"ysyxSoCFull fpga axi4deint qs_queue_10_io_deq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+8005,"ysyxSoCFull fpga axi4deint qs_queue_10_io_deq_bits_last", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga axi4deint qs_queue_11_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga axi4deint qs_queue_11_reset", false,-1);
        tracep->declBit(c+8006,"ysyxSoCFull fpga axi4deint qs_queue_11_io_enq_ready", false,-1);
        tracep->declBit(c+8007,"ysyxSoCFull fpga axi4deint qs_queue_11_io_enq_valid", false,-1);
        tracep->declBus(c+5465,"ysyxSoCFull fpga axi4deint qs_queue_11_io_enq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+5466,"ysyxSoCFull fpga axi4deint qs_queue_11_io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+5468,"ysyxSoCFull fpga axi4deint qs_queue_11_io_enq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+5473,"ysyxSoCFull fpga axi4deint qs_queue_11_io_enq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+5474,"ysyxSoCFull fpga axi4deint qs_queue_11_io_enq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+5475,"ysyxSoCFull fpga axi4deint qs_queue_11_io_enq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+5469,"ysyxSoCFull fpga axi4deint qs_queue_11_io_enq_bits_last", false,-1);
        tracep->declBit(c+8008,"ysyxSoCFull fpga axi4deint qs_queue_11_io_deq_ready", false,-1);
        tracep->declBit(c+8009,"ysyxSoCFull fpga axi4deint qs_queue_11_io_deq_valid", false,-1);
        tracep->declBus(c+8010,"ysyxSoCFull fpga axi4deint qs_queue_11_io_deq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+8011,"ysyxSoCFull fpga axi4deint qs_queue_11_io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+8013,"ysyxSoCFull fpga axi4deint qs_queue_11_io_deq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+8014,"ysyxSoCFull fpga axi4deint qs_queue_11_io_deq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+8015,"ysyxSoCFull fpga axi4deint qs_queue_11_io_deq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+8016,"ysyxSoCFull fpga axi4deint qs_queue_11_io_deq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+8017,"ysyxSoCFull fpga axi4deint qs_queue_11_io_deq_bits_last", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga axi4deint qs_queue_12_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga axi4deint qs_queue_12_reset", false,-1);
        tracep->declBit(c+8018,"ysyxSoCFull fpga axi4deint qs_queue_12_io_enq_ready", false,-1);
        tracep->declBit(c+8019,"ysyxSoCFull fpga axi4deint qs_queue_12_io_enq_valid", false,-1);
        tracep->declBus(c+5465,"ysyxSoCFull fpga axi4deint qs_queue_12_io_enq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+5466,"ysyxSoCFull fpga axi4deint qs_queue_12_io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+5468,"ysyxSoCFull fpga axi4deint qs_queue_12_io_enq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+5473,"ysyxSoCFull fpga axi4deint qs_queue_12_io_enq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+5474,"ysyxSoCFull fpga axi4deint qs_queue_12_io_enq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+5475,"ysyxSoCFull fpga axi4deint qs_queue_12_io_enq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+5469,"ysyxSoCFull fpga axi4deint qs_queue_12_io_enq_bits_last", false,-1);
        tracep->declBit(c+8020,"ysyxSoCFull fpga axi4deint qs_queue_12_io_deq_ready", false,-1);
        tracep->declBit(c+8021,"ysyxSoCFull fpga axi4deint qs_queue_12_io_deq_valid", false,-1);
        tracep->declBus(c+8022,"ysyxSoCFull fpga axi4deint qs_queue_12_io_deq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+8023,"ysyxSoCFull fpga axi4deint qs_queue_12_io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+8025,"ysyxSoCFull fpga axi4deint qs_queue_12_io_deq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+8026,"ysyxSoCFull fpga axi4deint qs_queue_12_io_deq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+8027,"ysyxSoCFull fpga axi4deint qs_queue_12_io_deq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+8028,"ysyxSoCFull fpga axi4deint qs_queue_12_io_deq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+8029,"ysyxSoCFull fpga axi4deint qs_queue_12_io_deq_bits_last", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga axi4deint qs_queue_13_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga axi4deint qs_queue_13_reset", false,-1);
        tracep->declBit(c+8030,"ysyxSoCFull fpga axi4deint qs_queue_13_io_enq_ready", false,-1);
        tracep->declBit(c+8031,"ysyxSoCFull fpga axi4deint qs_queue_13_io_enq_valid", false,-1);
        tracep->declBus(c+5465,"ysyxSoCFull fpga axi4deint qs_queue_13_io_enq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+5466,"ysyxSoCFull fpga axi4deint qs_queue_13_io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+5468,"ysyxSoCFull fpga axi4deint qs_queue_13_io_enq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+5473,"ysyxSoCFull fpga axi4deint qs_queue_13_io_enq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+5474,"ysyxSoCFull fpga axi4deint qs_queue_13_io_enq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+5475,"ysyxSoCFull fpga axi4deint qs_queue_13_io_enq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+5469,"ysyxSoCFull fpga axi4deint qs_queue_13_io_enq_bits_last", false,-1);
        tracep->declBit(c+8032,"ysyxSoCFull fpga axi4deint qs_queue_13_io_deq_ready", false,-1);
        tracep->declBit(c+8033,"ysyxSoCFull fpga axi4deint qs_queue_13_io_deq_valid", false,-1);
        tracep->declBus(c+8034,"ysyxSoCFull fpga axi4deint qs_queue_13_io_deq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+8035,"ysyxSoCFull fpga axi4deint qs_queue_13_io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+8037,"ysyxSoCFull fpga axi4deint qs_queue_13_io_deq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+8038,"ysyxSoCFull fpga axi4deint qs_queue_13_io_deq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+8039,"ysyxSoCFull fpga axi4deint qs_queue_13_io_deq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+8040,"ysyxSoCFull fpga axi4deint qs_queue_13_io_deq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+8041,"ysyxSoCFull fpga axi4deint qs_queue_13_io_deq_bits_last", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga axi4deint qs_queue_14_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga axi4deint qs_queue_14_reset", false,-1);
        tracep->declBit(c+8042,"ysyxSoCFull fpga axi4deint qs_queue_14_io_enq_ready", false,-1);
        tracep->declBit(c+8043,"ysyxSoCFull fpga axi4deint qs_queue_14_io_enq_valid", false,-1);
        tracep->declBus(c+5465,"ysyxSoCFull fpga axi4deint qs_queue_14_io_enq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+5466,"ysyxSoCFull fpga axi4deint qs_queue_14_io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+5468,"ysyxSoCFull fpga axi4deint qs_queue_14_io_enq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+5473,"ysyxSoCFull fpga axi4deint qs_queue_14_io_enq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+5474,"ysyxSoCFull fpga axi4deint qs_queue_14_io_enq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+5475,"ysyxSoCFull fpga axi4deint qs_queue_14_io_enq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+5469,"ysyxSoCFull fpga axi4deint qs_queue_14_io_enq_bits_last", false,-1);
        tracep->declBit(c+8044,"ysyxSoCFull fpga axi4deint qs_queue_14_io_deq_ready", false,-1);
        tracep->declBit(c+8045,"ysyxSoCFull fpga axi4deint qs_queue_14_io_deq_valid", false,-1);
        tracep->declBus(c+8046,"ysyxSoCFull fpga axi4deint qs_queue_14_io_deq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+8047,"ysyxSoCFull fpga axi4deint qs_queue_14_io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+8049,"ysyxSoCFull fpga axi4deint qs_queue_14_io_deq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+8050,"ysyxSoCFull fpga axi4deint qs_queue_14_io_deq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+8051,"ysyxSoCFull fpga axi4deint qs_queue_14_io_deq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+8052,"ysyxSoCFull fpga axi4deint qs_queue_14_io_deq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+8053,"ysyxSoCFull fpga axi4deint qs_queue_14_io_deq_bits_last", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga axi4deint qs_queue_15_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga axi4deint qs_queue_15_reset", false,-1);
        tracep->declBit(c+8054,"ysyxSoCFull fpga axi4deint qs_queue_15_io_enq_ready", false,-1);
        tracep->declBit(c+8055,"ysyxSoCFull fpga axi4deint qs_queue_15_io_enq_valid", false,-1);
        tracep->declBus(c+5465,"ysyxSoCFull fpga axi4deint qs_queue_15_io_enq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+5466,"ysyxSoCFull fpga axi4deint qs_queue_15_io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+5468,"ysyxSoCFull fpga axi4deint qs_queue_15_io_enq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+5473,"ysyxSoCFull fpga axi4deint qs_queue_15_io_enq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+5474,"ysyxSoCFull fpga axi4deint qs_queue_15_io_enq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+5475,"ysyxSoCFull fpga axi4deint qs_queue_15_io_enq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+5469,"ysyxSoCFull fpga axi4deint qs_queue_15_io_enq_bits_last", false,-1);
        tracep->declBit(c+8056,"ysyxSoCFull fpga axi4deint qs_queue_15_io_deq_ready", false,-1);
        tracep->declBit(c+8057,"ysyxSoCFull fpga axi4deint qs_queue_15_io_deq_valid", false,-1);
        tracep->declBus(c+8058,"ysyxSoCFull fpga axi4deint qs_queue_15_io_deq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+8059,"ysyxSoCFull fpga axi4deint qs_queue_15_io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+8061,"ysyxSoCFull fpga axi4deint qs_queue_15_io_deq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+8062,"ysyxSoCFull fpga axi4deint qs_queue_15_io_deq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+8063,"ysyxSoCFull fpga axi4deint qs_queue_15_io_deq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+8064,"ysyxSoCFull fpga axi4deint qs_queue_15_io_deq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+8065,"ysyxSoCFull fpga axi4deint qs_queue_15_io_deq_bits_last", false,-1);
        tracep->declBit(c+5477,"ysyxSoCFull fpga axi4deint locked", false,-1);
        tracep->declBus(c+8066,"ysyxSoCFull fpga axi4deint deq_id", false,-1, 3,0);
        tracep->declBus(c+8067,"ysyxSoCFull fpga axi4deint deq_OH", false,-1, 15,0);
        tracep->declBus(c+8068,"ysyxSoCFull fpga axi4deint enq_OH", false,-1, 15,0);
        tracep->declBus(c+8069,"ysyxSoCFull fpga axi4deint pending_count", false,-1, 3,0);
        tracep->declBit(c+8054,"ysyxSoCFull fpga axi4deint enq_readys_15", false,-1);
        tracep->declBit(c+8042,"ysyxSoCFull fpga axi4deint enq_readys_14", false,-1);
        tracep->declBit(c+8030,"ysyxSoCFull fpga axi4deint enq_readys_13", false,-1);
        tracep->declBit(c+8018,"ysyxSoCFull fpga axi4deint enq_readys_12", false,-1);
        tracep->declBit(c+8006,"ysyxSoCFull fpga axi4deint enq_readys_11", false,-1);
        tracep->declBit(c+7994,"ysyxSoCFull fpga axi4deint enq_readys_10", false,-1);
        tracep->declBit(c+7982,"ysyxSoCFull fpga axi4deint enq_readys_9", false,-1);
        tracep->declBit(c+7970,"ysyxSoCFull fpga axi4deint enq_readys_8", false,-1);
        tracep->declBit(c+7958,"ysyxSoCFull fpga axi4deint enq_readys_7", false,-1);
        tracep->declBit(c+7946,"ysyxSoCFull fpga axi4deint enq_readys_6", false,-1);
        tracep->declBit(c+7934,"ysyxSoCFull fpga axi4deint enq_readys_5", false,-1);
        tracep->declBit(c+7922,"ysyxSoCFull fpga axi4deint enq_readys_4", false,-1);
        tracep->declBit(c+7910,"ysyxSoCFull fpga axi4deint enq_readys_3", false,-1);
        tracep->declBit(c+7898,"ysyxSoCFull fpga axi4deint enq_readys_2", false,-1);
        tracep->declBit(c+7886,"ysyxSoCFull fpga axi4deint enq_readys_1", false,-1);
        tracep->declBit(c+7874,"ysyxSoCFull fpga axi4deint enq_readys_0", false,-1);
        tracep->declBit(c+8070,"ysyxSoCFull fpga axi4deint bundleOut_0_rready", false,-1);
        tracep->declBit(c+8071,"ysyxSoCFull fpga axi4deint pending_inc", false,-1);
        tracep->declBit(c+8065,"ysyxSoCFull fpga axi4deint deq_bits_15_last", false,-1);
        tracep->declBit(c+8053,"ysyxSoCFull fpga axi4deint deq_bits_14_last", false,-1);
        tracep->declBit(c+8041,"ysyxSoCFull fpga axi4deint deq_bits_13_last", false,-1);
        tracep->declBit(c+8029,"ysyxSoCFull fpga axi4deint deq_bits_12_last", false,-1);
        tracep->declBit(c+8017,"ysyxSoCFull fpga axi4deint deq_bits_11_last", false,-1);
        tracep->declBit(c+8005,"ysyxSoCFull fpga axi4deint deq_bits_10_last", false,-1);
        tracep->declBit(c+7993,"ysyxSoCFull fpga axi4deint deq_bits_9_last", false,-1);
        tracep->declBit(c+7981,"ysyxSoCFull fpga axi4deint deq_bits_8_last", false,-1);
        tracep->declBit(c+7969,"ysyxSoCFull fpga axi4deint deq_bits_7_last", false,-1);
        tracep->declBit(c+7957,"ysyxSoCFull fpga axi4deint deq_bits_6_last", false,-1);
        tracep->declBit(c+7945,"ysyxSoCFull fpga axi4deint deq_bits_5_last", false,-1);
        tracep->declBit(c+7933,"ysyxSoCFull fpga axi4deint deq_bits_4_last", false,-1);
        tracep->declBit(c+7921,"ysyxSoCFull fpga axi4deint deq_bits_3_last", false,-1);
        tracep->declBit(c+7909,"ysyxSoCFull fpga axi4deint deq_bits_2_last", false,-1);
        tracep->declBit(c+7897,"ysyxSoCFull fpga axi4deint deq_bits_1_last", false,-1);
        tracep->declBit(c+7885,"ysyxSoCFull fpga axi4deint deq_bits_0_last", false,-1);
        tracep->declBit(c+8072,"ysyxSoCFull fpga axi4deint bundleIn_0_rlast", false,-1);
        tracep->declBit(c+8073,"ysyxSoCFull fpga axi4deint pending_dec", false,-1);
        tracep->declBus(c+8074,"ysyxSoCFull fpga axi4deint pending_next", false,-1, 3,0);
        tracep->declBit(c+8075,"ysyxSoCFull fpga axi4deint pending_lo_lo_lo_lo", false,-1);
        tracep->declBus(c+8076,"ysyxSoCFull fpga axi4deint pending_count_1", false,-1, 3,0);
        tracep->declBit(c+8077,"ysyxSoCFull fpga axi4deint pending_inc_1", false,-1);
        tracep->declBit(c+8078,"ysyxSoCFull fpga axi4deint pending_dec_1", false,-1);
        tracep->declBus(c+8079,"ysyxSoCFull fpga axi4deint pending_next_1", false,-1, 3,0);
        tracep->declBit(c+8080,"ysyxSoCFull fpga axi4deint pending_lo_lo_lo_hi", false,-1);
        tracep->declBus(c+8081,"ysyxSoCFull fpga axi4deint pending_count_2", false,-1, 3,0);
        tracep->declBit(c+8082,"ysyxSoCFull fpga axi4deint pending_inc_2", false,-1);
        tracep->declBit(c+8083,"ysyxSoCFull fpga axi4deint pending_dec_2", false,-1);
        tracep->declBus(c+8084,"ysyxSoCFull fpga axi4deint pending_next_2", false,-1, 3,0);
        tracep->declBit(c+8085,"ysyxSoCFull fpga axi4deint pending_lo_lo_hi_lo", false,-1);
        tracep->declBus(c+8086,"ysyxSoCFull fpga axi4deint pending_count_3", false,-1, 3,0);
        tracep->declBit(c+8087,"ysyxSoCFull fpga axi4deint pending_inc_3", false,-1);
        tracep->declBit(c+8088,"ysyxSoCFull fpga axi4deint pending_dec_3", false,-1);
        tracep->declBus(c+8089,"ysyxSoCFull fpga axi4deint pending_next_3", false,-1, 3,0);
        tracep->declBit(c+8090,"ysyxSoCFull fpga axi4deint pending_lo_lo_hi_hi", false,-1);
        tracep->declBus(c+8091,"ysyxSoCFull fpga axi4deint pending_count_4", false,-1, 3,0);
        tracep->declBit(c+8092,"ysyxSoCFull fpga axi4deint pending_inc_4", false,-1);
        tracep->declBit(c+8093,"ysyxSoCFull fpga axi4deint pending_dec_4", false,-1);
        tracep->declBus(c+8094,"ysyxSoCFull fpga axi4deint pending_next_4", false,-1, 3,0);
        tracep->declBit(c+8095,"ysyxSoCFull fpga axi4deint pending_lo_hi_lo_lo", false,-1);
        tracep->declBus(c+8096,"ysyxSoCFull fpga axi4deint pending_count_5", false,-1, 3,0);
        tracep->declBit(c+8097,"ysyxSoCFull fpga axi4deint pending_inc_5", false,-1);
        tracep->declBit(c+8098,"ysyxSoCFull fpga axi4deint pending_dec_5", false,-1);
        tracep->declBus(c+8099,"ysyxSoCFull fpga axi4deint pending_next_5", false,-1, 3,0);
        tracep->declBit(c+8100,"ysyxSoCFull fpga axi4deint pending_lo_hi_lo_hi", false,-1);
        tracep->declBus(c+8101,"ysyxSoCFull fpga axi4deint pending_count_6", false,-1, 3,0);
        tracep->declBit(c+8102,"ysyxSoCFull fpga axi4deint pending_inc_6", false,-1);
        tracep->declBit(c+8103,"ysyxSoCFull fpga axi4deint pending_dec_6", false,-1);
        tracep->declBus(c+8104,"ysyxSoCFull fpga axi4deint pending_next_6", false,-1, 3,0);
        tracep->declBit(c+8105,"ysyxSoCFull fpga axi4deint pending_lo_hi_hi_lo", false,-1);
        tracep->declBus(c+8106,"ysyxSoCFull fpga axi4deint pending_count_7", false,-1, 3,0);
        tracep->declBit(c+8107,"ysyxSoCFull fpga axi4deint pending_inc_7", false,-1);
        tracep->declBit(c+8108,"ysyxSoCFull fpga axi4deint pending_dec_7", false,-1);
        tracep->declBus(c+8109,"ysyxSoCFull fpga axi4deint pending_next_7", false,-1, 3,0);
        tracep->declBit(c+8110,"ysyxSoCFull fpga axi4deint pending_lo_hi_hi_hi", false,-1);
        tracep->declBus(c+8111,"ysyxSoCFull fpga axi4deint pending_count_8", false,-1, 3,0);
        tracep->declBit(c+8112,"ysyxSoCFull fpga axi4deint pending_inc_8", false,-1);
        tracep->declBit(c+8113,"ysyxSoCFull fpga axi4deint pending_dec_8", false,-1);
        tracep->declBus(c+8114,"ysyxSoCFull fpga axi4deint pending_next_8", false,-1, 3,0);
        tracep->declBit(c+8115,"ysyxSoCFull fpga axi4deint pending_hi_lo_lo_lo", false,-1);
        tracep->declBus(c+8116,"ysyxSoCFull fpga axi4deint pending_count_9", false,-1, 3,0);
        tracep->declBit(c+8117,"ysyxSoCFull fpga axi4deint pending_inc_9", false,-1);
        tracep->declBit(c+8118,"ysyxSoCFull fpga axi4deint pending_dec_9", false,-1);
        tracep->declBus(c+8119,"ysyxSoCFull fpga axi4deint pending_next_9", false,-1, 3,0);
        tracep->declBit(c+8120,"ysyxSoCFull fpga axi4deint pending_hi_lo_lo_hi", false,-1);
        tracep->declBus(c+8121,"ysyxSoCFull fpga axi4deint pending_count_10", false,-1, 3,0);
        tracep->declBit(c+8122,"ysyxSoCFull fpga axi4deint pending_inc_10", false,-1);
        tracep->declBit(c+8123,"ysyxSoCFull fpga axi4deint pending_dec_10", false,-1);
        tracep->declBus(c+8124,"ysyxSoCFull fpga axi4deint pending_next_10", false,-1, 3,0);
        tracep->declBit(c+8125,"ysyxSoCFull fpga axi4deint pending_hi_lo_hi_lo", false,-1);
        tracep->declBus(c+8126,"ysyxSoCFull fpga axi4deint pending_count_11", false,-1, 3,0);
        tracep->declBit(c+8127,"ysyxSoCFull fpga axi4deint pending_inc_11", false,-1);
        tracep->declBit(c+8128,"ysyxSoCFull fpga axi4deint pending_dec_11", false,-1);
        tracep->declBus(c+8129,"ysyxSoCFull fpga axi4deint pending_next_11", false,-1, 3,0);
        tracep->declBit(c+8130,"ysyxSoCFull fpga axi4deint pending_hi_lo_hi_hi", false,-1);
        tracep->declBus(c+8131,"ysyxSoCFull fpga axi4deint pending_count_12", false,-1, 3,0);
        tracep->declBit(c+8132,"ysyxSoCFull fpga axi4deint pending_inc_12", false,-1);
        tracep->declBit(c+8133,"ysyxSoCFull fpga axi4deint pending_dec_12", false,-1);
        tracep->declBus(c+8134,"ysyxSoCFull fpga axi4deint pending_next_12", false,-1, 3,0);
        tracep->declBit(c+8135,"ysyxSoCFull fpga axi4deint pending_hi_hi_lo_lo", false,-1);
        tracep->declBus(c+8136,"ysyxSoCFull fpga axi4deint pending_count_13", false,-1, 3,0);
        tracep->declBit(c+8137,"ysyxSoCFull fpga axi4deint pending_inc_13", false,-1);
        tracep->declBit(c+8138,"ysyxSoCFull fpga axi4deint pending_dec_13", false,-1);
        tracep->declBus(c+8139,"ysyxSoCFull fpga axi4deint pending_next_13", false,-1, 3,0);
        tracep->declBit(c+8140,"ysyxSoCFull fpga axi4deint pending_hi_hi_lo_hi", false,-1);
        tracep->declBus(c+8141,"ysyxSoCFull fpga axi4deint pending_count_14", false,-1, 3,0);
        tracep->declBit(c+8142,"ysyxSoCFull fpga axi4deint pending_inc_14", false,-1);
        tracep->declBit(c+8143,"ysyxSoCFull fpga axi4deint pending_dec_14", false,-1);
        tracep->declBus(c+8144,"ysyxSoCFull fpga axi4deint pending_next_14", false,-1, 3,0);
        tracep->declBit(c+8145,"ysyxSoCFull fpga axi4deint pending_hi_hi_hi_lo", false,-1);
        tracep->declBus(c+8146,"ysyxSoCFull fpga axi4deint pending_count_15", false,-1, 3,0);
        tracep->declBit(c+8147,"ysyxSoCFull fpga axi4deint pending_inc_15", false,-1);
        tracep->declBit(c+8148,"ysyxSoCFull fpga axi4deint pending_dec_15", false,-1);
        tracep->declBus(c+8149,"ysyxSoCFull fpga axi4deint pending_next_15", false,-1, 3,0);
        tracep->declBit(c+8150,"ysyxSoCFull fpga axi4deint pending_hi_hi_hi_hi", false,-1);
        tracep->declBus(c+8151,"ysyxSoCFull fpga axi4deint pending_lo", false,-1, 7,0);
        tracep->declBus(c+8152,"ysyxSoCFull fpga axi4deint pending", false,-1, 15,0);
        tracep->declBus(c+8153,"ysyxSoCFull fpga axi4deint winner", false,-1, 16,0);
        tracep->declBit(c+8154,"ysyxSoCFull fpga axi4deint deq_id_hi", false,-1);
        tracep->declBus(c+8155,"ysyxSoCFull fpga axi4deint deq_id_lo", false,-1, 15,0);
        tracep->declBit(c+8154,"ysyxSoCFull fpga axi4deint deq_id_hi_1", false,-1);
        tracep->declBus(c+8156,"ysyxSoCFull fpga axi4deint deq_id_hi_2", false,-1, 7,0);
        tracep->declBus(c+8157,"ysyxSoCFull fpga axi4deint deq_id_lo_1", false,-1, 7,0);
        tracep->declBit(c+8158,"ysyxSoCFull fpga axi4deint deq_id_hi_3", false,-1);
        tracep->declBus(c+8159,"ysyxSoCFull fpga axi4deint deq_id_hi_4", false,-1, 3,0);
        tracep->declBus(c+8160,"ysyxSoCFull fpga axi4deint deq_id_lo_2", false,-1, 3,0);
        tracep->declBit(c+8161,"ysyxSoCFull fpga axi4deint deq_id_hi_5", false,-1);
        tracep->declBus(c+8162,"ysyxSoCFull fpga axi4deint deq_id_hi_6", false,-1, 1,0);
        tracep->declBus(c+8163,"ysyxSoCFull fpga axi4deint deq_id_lo_3", false,-1, 1,0);
        tracep->declBit(c+8164,"ysyxSoCFull fpga axi4deint deq_id_hi_7", false,-1);
        tracep->declBit(c+8165,"ysyxSoCFull fpga axi4deint deq_id_lo_4", false,-1);
        tracep->declBit(c+7884,"ysyxSoCFull fpga axi4deint deq_bits_0_echo_extra_id", false,-1);
        tracep->declBit(c+7896,"ysyxSoCFull fpga axi4deint deq_bits_1_echo_extra_id", false,-1);
        tracep->declBit(c+7908,"ysyxSoCFull fpga axi4deint deq_bits_2_echo_extra_id", false,-1);
        tracep->declBit(c+7920,"ysyxSoCFull fpga axi4deint deq_bits_3_echo_extra_id", false,-1);
        tracep->declBit(c+7932,"ysyxSoCFull fpga axi4deint deq_bits_4_echo_extra_id", false,-1);
        tracep->declBit(c+7944,"ysyxSoCFull fpga axi4deint deq_bits_5_echo_extra_id", false,-1);
        tracep->declBit(c+7956,"ysyxSoCFull fpga axi4deint deq_bits_6_echo_extra_id", false,-1);
        tracep->declBit(c+7968,"ysyxSoCFull fpga axi4deint deq_bits_7_echo_extra_id", false,-1);
        tracep->declBit(c+7980,"ysyxSoCFull fpga axi4deint deq_bits_8_echo_extra_id", false,-1);
        tracep->declBit(c+7992,"ysyxSoCFull fpga axi4deint deq_bits_9_echo_extra_id", false,-1);
        tracep->declBit(c+8004,"ysyxSoCFull fpga axi4deint deq_bits_10_echo_extra_id", false,-1);
        tracep->declBit(c+8016,"ysyxSoCFull fpga axi4deint deq_bits_11_echo_extra_id", false,-1);
        tracep->declBit(c+8028,"ysyxSoCFull fpga axi4deint deq_bits_12_echo_extra_id", false,-1);
        tracep->declBit(c+8040,"ysyxSoCFull fpga axi4deint deq_bits_13_echo_extra_id", false,-1);
        tracep->declBit(c+8052,"ysyxSoCFull fpga axi4deint deq_bits_14_echo_extra_id", false,-1);
        tracep->declBit(c+8064,"ysyxSoCFull fpga axi4deint deq_bits_15_echo_extra_id", false,-1);
        tracep->declBus(c+7883,"ysyxSoCFull fpga axi4deint deq_bits_0_echo_tl_state_source", false,-1, 6,0);
        tracep->declBus(c+7895,"ysyxSoCFull fpga axi4deint deq_bits_1_echo_tl_state_source", false,-1, 6,0);
        tracep->declBus(c+7907,"ysyxSoCFull fpga axi4deint deq_bits_2_echo_tl_state_source", false,-1, 6,0);
        tracep->declBus(c+7919,"ysyxSoCFull fpga axi4deint deq_bits_3_echo_tl_state_source", false,-1, 6,0);
        tracep->declBus(c+7931,"ysyxSoCFull fpga axi4deint deq_bits_4_echo_tl_state_source", false,-1, 6,0);
        tracep->declBus(c+7943,"ysyxSoCFull fpga axi4deint deq_bits_5_echo_tl_state_source", false,-1, 6,0);
        tracep->declBus(c+7955,"ysyxSoCFull fpga axi4deint deq_bits_6_echo_tl_state_source", false,-1, 6,0);
        tracep->declBus(c+7967,"ysyxSoCFull fpga axi4deint deq_bits_7_echo_tl_state_source", false,-1, 6,0);
        tracep->declBus(c+7979,"ysyxSoCFull fpga axi4deint deq_bits_8_echo_tl_state_source", false,-1, 6,0);
        tracep->declBus(c+7991,"ysyxSoCFull fpga axi4deint deq_bits_9_echo_tl_state_source", false,-1, 6,0);
        tracep->declBus(c+8003,"ysyxSoCFull fpga axi4deint deq_bits_10_echo_tl_state_source", false,-1, 6,0);
        tracep->declBus(c+8015,"ysyxSoCFull fpga axi4deint deq_bits_11_echo_tl_state_source", false,-1, 6,0);
        tracep->declBus(c+8027,"ysyxSoCFull fpga axi4deint deq_bits_12_echo_tl_state_source", false,-1, 6,0);
        tracep->declBus(c+8039,"ysyxSoCFull fpga axi4deint deq_bits_13_echo_tl_state_source", false,-1, 6,0);
        tracep->declBus(c+8051,"ysyxSoCFull fpga axi4deint deq_bits_14_echo_tl_state_source", false,-1, 6,0);
        tracep->declBus(c+8063,"ysyxSoCFull fpga axi4deint deq_bits_15_echo_tl_state_source", false,-1, 6,0);
        tracep->declBus(c+7882,"ysyxSoCFull fpga axi4deint deq_bits_0_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+7894,"ysyxSoCFull fpga axi4deint deq_bits_1_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+7906,"ysyxSoCFull fpga axi4deint deq_bits_2_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+7918,"ysyxSoCFull fpga axi4deint deq_bits_3_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+7930,"ysyxSoCFull fpga axi4deint deq_bits_4_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+7942,"ysyxSoCFull fpga axi4deint deq_bits_5_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+7954,"ysyxSoCFull fpga axi4deint deq_bits_6_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+7966,"ysyxSoCFull fpga axi4deint deq_bits_7_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+7978,"ysyxSoCFull fpga axi4deint deq_bits_8_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+7990,"ysyxSoCFull fpga axi4deint deq_bits_9_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+8002,"ysyxSoCFull fpga axi4deint deq_bits_10_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+8014,"ysyxSoCFull fpga axi4deint deq_bits_11_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+8026,"ysyxSoCFull fpga axi4deint deq_bits_12_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+8038,"ysyxSoCFull fpga axi4deint deq_bits_13_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+8050,"ysyxSoCFull fpga axi4deint deq_bits_14_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+8062,"ysyxSoCFull fpga axi4deint deq_bits_15_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+7881,"ysyxSoCFull fpga axi4deint deq_bits_0_resp", false,-1, 1,0);
        tracep->declBus(c+7893,"ysyxSoCFull fpga axi4deint deq_bits_1_resp", false,-1, 1,0);
        tracep->declBus(c+7905,"ysyxSoCFull fpga axi4deint deq_bits_2_resp", false,-1, 1,0);
        tracep->declBus(c+7917,"ysyxSoCFull fpga axi4deint deq_bits_3_resp", false,-1, 1,0);
        tracep->declBus(c+7929,"ysyxSoCFull fpga axi4deint deq_bits_4_resp", false,-1, 1,0);
        tracep->declBus(c+7941,"ysyxSoCFull fpga axi4deint deq_bits_5_resp", false,-1, 1,0);
        tracep->declBus(c+7953,"ysyxSoCFull fpga axi4deint deq_bits_6_resp", false,-1, 1,0);
        tracep->declBus(c+7965,"ysyxSoCFull fpga axi4deint deq_bits_7_resp", false,-1, 1,0);
        tracep->declBus(c+7977,"ysyxSoCFull fpga axi4deint deq_bits_8_resp", false,-1, 1,0);
        tracep->declBus(c+7989,"ysyxSoCFull fpga axi4deint deq_bits_9_resp", false,-1, 1,0);
        tracep->declBus(c+8001,"ysyxSoCFull fpga axi4deint deq_bits_10_resp", false,-1, 1,0);
        tracep->declBus(c+8013,"ysyxSoCFull fpga axi4deint deq_bits_11_resp", false,-1, 1,0);
        tracep->declBus(c+8025,"ysyxSoCFull fpga axi4deint deq_bits_12_resp", false,-1, 1,0);
        tracep->declBus(c+8037,"ysyxSoCFull fpga axi4deint deq_bits_13_resp", false,-1, 1,0);
        tracep->declBus(c+8049,"ysyxSoCFull fpga axi4deint deq_bits_14_resp", false,-1, 1,0);
        tracep->declBus(c+8061,"ysyxSoCFull fpga axi4deint deq_bits_15_resp", false,-1, 1,0);
        tracep->declQuad(c+7879,"ysyxSoCFull fpga axi4deint deq_bits_0_data", false,-1, 63,0);
        tracep->declQuad(c+7891,"ysyxSoCFull fpga axi4deint deq_bits_1_data", false,-1, 63,0);
        tracep->declQuad(c+7903,"ysyxSoCFull fpga axi4deint deq_bits_2_data", false,-1, 63,0);
        tracep->declQuad(c+7915,"ysyxSoCFull fpga axi4deint deq_bits_3_data", false,-1, 63,0);
        tracep->declQuad(c+7927,"ysyxSoCFull fpga axi4deint deq_bits_4_data", false,-1, 63,0);
        tracep->declQuad(c+7939,"ysyxSoCFull fpga axi4deint deq_bits_5_data", false,-1, 63,0);
        tracep->declQuad(c+7951,"ysyxSoCFull fpga axi4deint deq_bits_6_data", false,-1, 63,0);
        tracep->declQuad(c+7963,"ysyxSoCFull fpga axi4deint deq_bits_7_data", false,-1, 63,0);
        tracep->declQuad(c+7975,"ysyxSoCFull fpga axi4deint deq_bits_8_data", false,-1, 63,0);
        tracep->declQuad(c+7987,"ysyxSoCFull fpga axi4deint deq_bits_9_data", false,-1, 63,0);
        tracep->declQuad(c+7999,"ysyxSoCFull fpga axi4deint deq_bits_10_data", false,-1, 63,0);
        tracep->declQuad(c+8011,"ysyxSoCFull fpga axi4deint deq_bits_11_data", false,-1, 63,0);
        tracep->declQuad(c+8023,"ysyxSoCFull fpga axi4deint deq_bits_12_data", false,-1, 63,0);
        tracep->declQuad(c+8035,"ysyxSoCFull fpga axi4deint deq_bits_13_data", false,-1, 63,0);
        tracep->declQuad(c+8047,"ysyxSoCFull fpga axi4deint deq_bits_14_data", false,-1, 63,0);
        tracep->declQuad(c+8059,"ysyxSoCFull fpga axi4deint deq_bits_15_data", false,-1, 63,0);
        tracep->declBus(c+7878,"ysyxSoCFull fpga axi4deint deq_bits_0_id", false,-1, 3,0);
        tracep->declBus(c+7890,"ysyxSoCFull fpga axi4deint deq_bits_1_id", false,-1, 3,0);
        tracep->declBus(c+7902,"ysyxSoCFull fpga axi4deint deq_bits_2_id", false,-1, 3,0);
        tracep->declBus(c+7914,"ysyxSoCFull fpga axi4deint deq_bits_3_id", false,-1, 3,0);
        tracep->declBus(c+7926,"ysyxSoCFull fpga axi4deint deq_bits_4_id", false,-1, 3,0);
        tracep->declBus(c+7938,"ysyxSoCFull fpga axi4deint deq_bits_5_id", false,-1, 3,0);
        tracep->declBus(c+7950,"ysyxSoCFull fpga axi4deint deq_bits_6_id", false,-1, 3,0);
        tracep->declBus(c+7962,"ysyxSoCFull fpga axi4deint deq_bits_7_id", false,-1, 3,0);
        tracep->declBus(c+7974,"ysyxSoCFull fpga axi4deint deq_bits_8_id", false,-1, 3,0);
        tracep->declBus(c+7986,"ysyxSoCFull fpga axi4deint deq_bits_9_id", false,-1, 3,0);
        tracep->declBus(c+7998,"ysyxSoCFull fpga axi4deint deq_bits_10_id", false,-1, 3,0);
        tracep->declBus(c+8010,"ysyxSoCFull fpga axi4deint deq_bits_11_id", false,-1, 3,0);
        tracep->declBus(c+8022,"ysyxSoCFull fpga axi4deint deq_bits_12_id", false,-1, 3,0);
        tracep->declBus(c+8034,"ysyxSoCFull fpga axi4deint deq_bits_13_id", false,-1, 3,0);
        tracep->declBus(c+8046,"ysyxSoCFull fpga axi4deint deq_bits_14_id", false,-1, 3,0);
        tracep->declBus(c+8058,"ysyxSoCFull fpga axi4deint deq_bits_15_id", false,-1, 3,0);
        tracep->declBit(c+17374,"ysyxSoCFull fpga axi4index_1 auto_in_awready", false,-1);
        tracep->declBit(c+19864,"ysyxSoCFull fpga axi4index_1 auto_in_awvalid", false,-1);
        tracep->declBus(c+19870,"ysyxSoCFull fpga axi4index_1 auto_in_awid", false,-1, 4,0);
        tracep->declBus(c+19866,"ysyxSoCFull fpga axi4index_1 auto_in_awecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19867,"ysyxSoCFull fpga axi4index_1 auto_in_awecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+5457,"ysyxSoCFull fpga axi4index_1 auto_in_wready", false,-1);
        tracep->declBit(c+19862,"ysyxSoCFull fpga axi4index_1 auto_in_wvalid", false,-1);
        tracep->declQuad(c+17371,"ysyxSoCFull fpga axi4index_1 auto_in_wdata", false,-1, 63,0);
        tracep->declBus(c+17373,"ysyxSoCFull fpga axi4index_1 auto_in_wstrb", false,-1, 7,0);
        tracep->declBit(c+5458,"ysyxSoCFull fpga axi4index_1 auto_in_bready", false,-1);
        tracep->declBit(c+5459,"ysyxSoCFull fpga axi4index_1 auto_in_bvalid", false,-1);
        tracep->declBus(c+5484,"ysyxSoCFull fpga axi4index_1 auto_in_bid", false,-1, 4,0);
        tracep->declBus(c+5461,"ysyxSoCFull fpga axi4index_1 auto_in_bresp", false,-1, 1,0);
        tracep->declBus(c+5470,"ysyxSoCFull fpga axi4index_1 auto_in_becho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+5471,"ysyxSoCFull fpga axi4index_1 auto_in_becho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+17375,"ysyxSoCFull fpga axi4index_1 auto_in_arready", false,-1);
        tracep->declBit(c+19869,"ysyxSoCFull fpga axi4index_1 auto_in_arvalid", false,-1);
        tracep->declBus(c+19870,"ysyxSoCFull fpga axi4index_1 auto_in_arid", false,-1, 4,0);
        tracep->declBus(c+19866,"ysyxSoCFull fpga axi4index_1 auto_in_arecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19867,"ysyxSoCFull fpga axi4index_1 auto_in_arecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+5476,"ysyxSoCFull fpga axi4index_1 auto_in_rready", false,-1);
        tracep->declBit(c+5477,"ysyxSoCFull fpga axi4index_1 auto_in_rvalid", false,-1);
        tracep->declBus(c+5485,"ysyxSoCFull fpga axi4index_1 auto_in_rid", false,-1, 4,0);
        tracep->declQuad(c+5403,"ysyxSoCFull fpga axi4index_1 auto_in_rdata", false,-1, 63,0);
        tracep->declBus(c+5479,"ysyxSoCFull fpga axi4index_1 auto_in_rresp", false,-1, 1,0);
        tracep->declBus(c+5480,"ysyxSoCFull fpga axi4index_1 auto_in_recho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+5481,"ysyxSoCFull fpga axi4index_1 auto_in_recho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+5483,"ysyxSoCFull fpga axi4index_1 auto_in_rlast", false,-1);
        tracep->declBit(c+17374,"ysyxSoCFull fpga axi4index_1 auto_out_awready", false,-1);
        tracep->declBit(c+19864,"ysyxSoCFull fpga axi4index_1 auto_out_awvalid", false,-1);
        tracep->declBus(c+19865,"ysyxSoCFull fpga axi4index_1 auto_out_awid", false,-1, 3,0);
        tracep->declBus(c+19866,"ysyxSoCFull fpga axi4index_1 auto_out_awecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19867,"ysyxSoCFull fpga axi4index_1 auto_out_awecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19868,"ysyxSoCFull fpga axi4index_1 auto_out_awecho_extra_id", false,-1);
        tracep->declBit(c+5457,"ysyxSoCFull fpga axi4index_1 auto_out_wready", false,-1);
        tracep->declBit(c+19862,"ysyxSoCFull fpga axi4index_1 auto_out_wvalid", false,-1);
        tracep->declQuad(c+17371,"ysyxSoCFull fpga axi4index_1 auto_out_wdata", false,-1, 63,0);
        tracep->declBus(c+17373,"ysyxSoCFull fpga axi4index_1 auto_out_wstrb", false,-1, 7,0);
        tracep->declBit(c+5458,"ysyxSoCFull fpga axi4index_1 auto_out_bready", false,-1);
        tracep->declBit(c+5459,"ysyxSoCFull fpga axi4index_1 auto_out_bvalid", false,-1);
        tracep->declBus(c+5460,"ysyxSoCFull fpga axi4index_1 auto_out_bid", false,-1, 3,0);
        tracep->declBus(c+5461,"ysyxSoCFull fpga axi4index_1 auto_out_bresp", false,-1, 1,0);
        tracep->declBus(c+5470,"ysyxSoCFull fpga axi4index_1 auto_out_becho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+5471,"ysyxSoCFull fpga axi4index_1 auto_out_becho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+5472,"ysyxSoCFull fpga axi4index_1 auto_out_becho_extra_id", false,-1);
        tracep->declBit(c+17375,"ysyxSoCFull fpga axi4index_1 auto_out_arready", false,-1);
        tracep->declBit(c+19869,"ysyxSoCFull fpga axi4index_1 auto_out_arvalid", false,-1);
        tracep->declBus(c+19865,"ysyxSoCFull fpga axi4index_1 auto_out_arid", false,-1, 3,0);
        tracep->declBus(c+19866,"ysyxSoCFull fpga axi4index_1 auto_out_arecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19867,"ysyxSoCFull fpga axi4index_1 auto_out_arecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19868,"ysyxSoCFull fpga axi4index_1 auto_out_arecho_extra_id", false,-1);
        tracep->declBit(c+5476,"ysyxSoCFull fpga axi4index_1 auto_out_rready", false,-1);
        tracep->declBit(c+5477,"ysyxSoCFull fpga axi4index_1 auto_out_rvalid", false,-1);
        tracep->declBus(c+5478,"ysyxSoCFull fpga axi4index_1 auto_out_rid", false,-1, 3,0);
        tracep->declQuad(c+5403,"ysyxSoCFull fpga axi4index_1 auto_out_rdata", false,-1, 63,0);
        tracep->declBus(c+5479,"ysyxSoCFull fpga axi4index_1 auto_out_rresp", false,-1, 1,0);
        tracep->declBus(c+5480,"ysyxSoCFull fpga axi4index_1 auto_out_recho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+5481,"ysyxSoCFull fpga axi4index_1 auto_out_recho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+5482,"ysyxSoCFull fpga axi4index_1 auto_out_recho_extra_id", false,-1);
        tracep->declBit(c+5483,"ysyxSoCFull fpga axi4index_1 auto_out_rlast", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga tl2axi4_1 clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga tl2axi4_1 reset", false,-1);
        tracep->declBit(c+19828,"ysyxSoCFull fpga tl2axi4_1 auto_in_a_ready", false,-1);
        tracep->declBit(c+19829,"ysyxSoCFull fpga tl2axi4_1 auto_in_a_valid", false,-1);
        tracep->declBus(c+19817,"ysyxSoCFull fpga tl2axi4_1 auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+19818,"ysyxSoCFull fpga tl2axi4_1 auto_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+19819,"ysyxSoCFull fpga tl2axi4_1 auto_in_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+19820,"ysyxSoCFull fpga tl2axi4_1 auto_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+19830,"ysyxSoCFull fpga tl2axi4_1 auto_in_a_bits_address", false,-1, 30,0);
        tracep->declBus(c+19822,"ysyxSoCFull fpga tl2axi4_1 auto_in_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+19823,"ysyxSoCFull fpga tl2axi4_1 auto_in_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+5367,"ysyxSoCFull fpga tl2axi4_1 auto_in_a_bits_corrupt", false,-1);
        tracep->declBit(c+5397,"ysyxSoCFull fpga tl2axi4_1 auto_in_d_ready", false,-1);
        tracep->declBit(c+5398,"ysyxSoCFull fpga tl2axi4_1 auto_in_d_valid", false,-1);
        tracep->declBus(c+5399,"ysyxSoCFull fpga tl2axi4_1 auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+5400,"ysyxSoCFull fpga tl2axi4_1 auto_in_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+5401,"ysyxSoCFull fpga tl2axi4_1 auto_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+5402,"ysyxSoCFull fpga tl2axi4_1 auto_in_d_bits_denied", false,-1);
        tracep->declQuad(c+5403,"ysyxSoCFull fpga tl2axi4_1 auto_in_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+5405,"ysyxSoCFull fpga tl2axi4_1 auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+17374,"ysyxSoCFull fpga tl2axi4_1 auto_out_awready", false,-1);
        tracep->declBit(c+19864,"ysyxSoCFull fpga tl2axi4_1 auto_out_awvalid", false,-1);
        tracep->declBus(c+19870,"ysyxSoCFull fpga tl2axi4_1 auto_out_awid", false,-1, 4,0);
        tracep->declBus(c+19866,"ysyxSoCFull fpga tl2axi4_1 auto_out_awecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19867,"ysyxSoCFull fpga tl2axi4_1 auto_out_awecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+5457,"ysyxSoCFull fpga tl2axi4_1 auto_out_wready", false,-1);
        tracep->declBit(c+19862,"ysyxSoCFull fpga tl2axi4_1 auto_out_wvalid", false,-1);
        tracep->declQuad(c+17371,"ysyxSoCFull fpga tl2axi4_1 auto_out_wdata", false,-1, 63,0);
        tracep->declBus(c+17373,"ysyxSoCFull fpga tl2axi4_1 auto_out_wstrb", false,-1, 7,0);
        tracep->declBit(c+5458,"ysyxSoCFull fpga tl2axi4_1 auto_out_bready", false,-1);
        tracep->declBit(c+5459,"ysyxSoCFull fpga tl2axi4_1 auto_out_bvalid", false,-1);
        tracep->declBus(c+5484,"ysyxSoCFull fpga tl2axi4_1 auto_out_bid", false,-1, 4,0);
        tracep->declBus(c+5461,"ysyxSoCFull fpga tl2axi4_1 auto_out_bresp", false,-1, 1,0);
        tracep->declBus(c+5470,"ysyxSoCFull fpga tl2axi4_1 auto_out_becho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+5471,"ysyxSoCFull fpga tl2axi4_1 auto_out_becho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+17375,"ysyxSoCFull fpga tl2axi4_1 auto_out_arready", false,-1);
        tracep->declBit(c+19869,"ysyxSoCFull fpga tl2axi4_1 auto_out_arvalid", false,-1);
        tracep->declBus(c+19870,"ysyxSoCFull fpga tl2axi4_1 auto_out_arid", false,-1, 4,0);
        tracep->declBus(c+19866,"ysyxSoCFull fpga tl2axi4_1 auto_out_arecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19867,"ysyxSoCFull fpga tl2axi4_1 auto_out_arecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+5476,"ysyxSoCFull fpga tl2axi4_1 auto_out_rready", false,-1);
        tracep->declBit(c+5477,"ysyxSoCFull fpga tl2axi4_1 auto_out_rvalid", false,-1);
        tracep->declBus(c+5485,"ysyxSoCFull fpga tl2axi4_1 auto_out_rid", false,-1, 4,0);
        tracep->declQuad(c+5403,"ysyxSoCFull fpga tl2axi4_1 auto_out_rdata", false,-1, 63,0);
        tracep->declBus(c+5479,"ysyxSoCFull fpga tl2axi4_1 auto_out_rresp", false,-1, 1,0);
        tracep->declBus(c+5480,"ysyxSoCFull fpga tl2axi4_1 auto_out_recho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+5481,"ysyxSoCFull fpga tl2axi4_1 auto_out_recho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+5483,"ysyxSoCFull fpga tl2axi4_1 auto_out_rlast", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga tl2axi4_1 monitor_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga tl2axi4_1 monitor_reset", false,-1);
        tracep->declBit(c+20058,"ysyxSoCFull fpga tl2axi4_1 monitor_io_in_a_ready", false,-1);
        tracep->declBit(c+19829,"ysyxSoCFull fpga tl2axi4_1 monitor_io_in_a_valid", false,-1);
        tracep->declBus(c+19817,"ysyxSoCFull fpga tl2axi4_1 monitor_io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+19818,"ysyxSoCFull fpga tl2axi4_1 monitor_io_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+19819,"ysyxSoCFull fpga tl2axi4_1 monitor_io_in_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+19820,"ysyxSoCFull fpga tl2axi4_1 monitor_io_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+19830,"ysyxSoCFull fpga tl2axi4_1 monitor_io_in_a_bits_address", false,-1, 30,0);
        tracep->declBus(c+19822,"ysyxSoCFull fpga tl2axi4_1 monitor_io_in_a_bits_mask", false,-1, 7,0);
        tracep->declBit(c+5367,"ysyxSoCFull fpga tl2axi4_1 monitor_io_in_a_bits_corrupt", false,-1);
        tracep->declBit(c+5397,"ysyxSoCFull fpga tl2axi4_1 monitor_io_in_d_ready", false,-1);
        tracep->declBit(c+8166,"ysyxSoCFull fpga tl2axi4_1 monitor_io_in_d_valid", false,-1);
        tracep->declBus(c+5399,"ysyxSoCFull fpga tl2axi4_1 monitor_io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+8167,"ysyxSoCFull fpga tl2axi4_1 monitor_io_in_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+8168,"ysyxSoCFull fpga tl2axi4_1 monitor_io_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+8169,"ysyxSoCFull fpga tl2axi4_1 monitor_io_in_d_bits_denied", false,-1);
        tracep->declBit(c+8170,"ysyxSoCFull fpga tl2axi4_1 monitor_io_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga tl2axi4_1 deq_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga tl2axi4_1 deq_reset", false,-1);
        tracep->declBit(c+8171,"ysyxSoCFull fpga tl2axi4_1 deq_io_enq_ready", false,-1);
        tracep->declBit(c+20059,"ysyxSoCFull fpga tl2axi4_1 deq_io_enq_valid", false,-1);
        tracep->declQuad(c+19823,"ysyxSoCFull fpga tl2axi4_1 deq_io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+19822,"ysyxSoCFull fpga tl2axi4_1 deq_io_enq_bits_strb", false,-1, 7,0);
        tracep->declBit(c+20060,"ysyxSoCFull fpga tl2axi4_1 deq_io_enq_bits_last", false,-1);
        tracep->declBit(c+5457,"ysyxSoCFull fpga tl2axi4_1 deq_io_deq_ready", false,-1);
        tracep->declBit(c+19862,"ysyxSoCFull fpga tl2axi4_1 deq_io_deq_valid", false,-1);
        tracep->declQuad(c+17371,"ysyxSoCFull fpga tl2axi4_1 deq_io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+17373,"ysyxSoCFull fpga tl2axi4_1 deq_io_deq_bits_strb", false,-1, 7,0);
        tracep->declBit(c+17549,"ysyxSoCFull fpga tl2axi4_1 deq_io_deq_bits_last", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq_reset", false,-1);
        tracep->declBit(c+8172,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq_io_enq_ready", false,-1);
        tracep->declBit(c+20061,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq_io_enq_valid", false,-1);
        tracep->declBus(c+20062,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq_io_enq_bits_id", false,-1, 4,0);
        tracep->declBus(c+19819,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq_io_enq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19820,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq_io_enq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19947,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq_io_enq_bits_wen", false,-1);
        tracep->declBit(c+20063,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq_io_deq_ready", false,-1);
        tracep->declBit(c+20064,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq_io_deq_valid", false,-1);
        tracep->declBus(c+19870,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq_io_deq_bits_id", false,-1, 4,0);
        tracep->declBus(c+19866,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq_io_deq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19867,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq_io_deq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+20065,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq_io_deq_bits_wen", false,-1);
        tracep->declBit(c+19947,"ysyxSoCFull fpga tl2axi4_1 a_isPut", false,-1);
        tracep->declBus(c+8173,"ysyxSoCFull fpga tl2axi4_1 count_7", false,-1, 4,0);
        tracep->declBit(c+8174,"ysyxSoCFull fpga tl2axi4_1 idle_6", false,-1);
        tracep->declBit(c+8175,"ysyxSoCFull fpga tl2axi4_1 write_6", false,-1);
        tracep->declBit(c+17550,"ysyxSoCFull fpga tl2axi4_1 mismatch_6", false,-1);
        tracep->declBit(c+20066,"ysyxSoCFull fpga tl2axi4_1 idStall_6", false,-1);
        tracep->declBus(c+8176,"ysyxSoCFull fpga tl2axi4_1 count_6", false,-1, 4,0);
        tracep->declBit(c+8177,"ysyxSoCFull fpga tl2axi4_1 idle_5", false,-1);
        tracep->declBit(c+8178,"ysyxSoCFull fpga tl2axi4_1 write_5", false,-1);
        tracep->declBit(c+17551,"ysyxSoCFull fpga tl2axi4_1 mismatch_5", false,-1);
        tracep->declBit(c+20067,"ysyxSoCFull fpga tl2axi4_1 idStall_5", false,-1);
        tracep->declBus(c+8179,"ysyxSoCFull fpga tl2axi4_1 count_5", false,-1, 4,0);
        tracep->declBit(c+8180,"ysyxSoCFull fpga tl2axi4_1 idle_4", false,-1);
        tracep->declBit(c+8181,"ysyxSoCFull fpga tl2axi4_1 write_4", false,-1);
        tracep->declBit(c+17552,"ysyxSoCFull fpga tl2axi4_1 mismatch_4", false,-1);
        tracep->declBit(c+20068,"ysyxSoCFull fpga tl2axi4_1 idStall_4", false,-1);
        tracep->declBus(c+8182,"ysyxSoCFull fpga tl2axi4_1 count_4", false,-1, 4,0);
        tracep->declBit(c+8183,"ysyxSoCFull fpga tl2axi4_1 idle_3", false,-1);
        tracep->declBit(c+8184,"ysyxSoCFull fpga tl2axi4_1 write_3", false,-1);
        tracep->declBit(c+17553,"ysyxSoCFull fpga tl2axi4_1 mismatch_3", false,-1);
        tracep->declBit(c+20069,"ysyxSoCFull fpga tl2axi4_1 idStall_3", false,-1);
        tracep->declBus(c+8185,"ysyxSoCFull fpga tl2axi4_1 count_3", false,-1, 4,0);
        tracep->declBit(c+8186,"ysyxSoCFull fpga tl2axi4_1 idle_2", false,-1);
        tracep->declBit(c+8187,"ysyxSoCFull fpga tl2axi4_1 write_2", false,-1);
        tracep->declBit(c+17554,"ysyxSoCFull fpga tl2axi4_1 mismatch_2", false,-1);
        tracep->declBit(c+20070,"ysyxSoCFull fpga tl2axi4_1 idStall_2", false,-1);
        tracep->declBus(c+8188,"ysyxSoCFull fpga tl2axi4_1 count_2", false,-1, 4,0);
        tracep->declBit(c+8189,"ysyxSoCFull fpga tl2axi4_1 idle_1", false,-1);
        tracep->declBit(c+8190,"ysyxSoCFull fpga tl2axi4_1 write_1", false,-1);
        tracep->declBit(c+17555,"ysyxSoCFull fpga tl2axi4_1 mismatch_1", false,-1);
        tracep->declBit(c+20071,"ysyxSoCFull fpga tl2axi4_1 idStall_1", false,-1);
        tracep->declBus(c+8191,"ysyxSoCFull fpga tl2axi4_1 count_1", false,-1, 4,0);
        tracep->declBit(c+8192,"ysyxSoCFull fpga tl2axi4_1 idle", false,-1);
        tracep->declBit(c+8193,"ysyxSoCFull fpga tl2axi4_1 write", false,-1);
        tracep->declBit(c+17556,"ysyxSoCFull fpga tl2axi4_1 mismatch", false,-1);
        tracep->declBit(c+20072,"ysyxSoCFull fpga tl2axi4_1 idStall_0", false,-1);
        tracep->declBit(c+8194,"ysyxSoCFull fpga tl2axi4_1 count_23", false,-1);
        tracep->declBit(c+8195,"ysyxSoCFull fpga tl2axi4_1 idle_22", false,-1);
        tracep->declBit(c+8196,"ysyxSoCFull fpga tl2axi4_1 count_22", false,-1);
        tracep->declBit(c+8197,"ysyxSoCFull fpga tl2axi4_1 idle_21", false,-1);
        tracep->declBit(c+8198,"ysyxSoCFull fpga tl2axi4_1 count_21", false,-1);
        tracep->declBit(c+8199,"ysyxSoCFull fpga tl2axi4_1 idle_20", false,-1);
        tracep->declBit(c+8200,"ysyxSoCFull fpga tl2axi4_1 count_20", false,-1);
        tracep->declBit(c+8201,"ysyxSoCFull fpga tl2axi4_1 idle_19", false,-1);
        tracep->declBit(c+8202,"ysyxSoCFull fpga tl2axi4_1 count_19", false,-1);
        tracep->declBit(c+8203,"ysyxSoCFull fpga tl2axi4_1 idle_18", false,-1);
        tracep->declBit(c+8204,"ysyxSoCFull fpga tl2axi4_1 count_18", false,-1);
        tracep->declBit(c+8205,"ysyxSoCFull fpga tl2axi4_1 idle_17", false,-1);
        tracep->declBit(c+8206,"ysyxSoCFull fpga tl2axi4_1 count_17", false,-1);
        tracep->declBit(c+8207,"ysyxSoCFull fpga tl2axi4_1 idle_16", false,-1);
        tracep->declBit(c+8208,"ysyxSoCFull fpga tl2axi4_1 count_16", false,-1);
        tracep->declBit(c+8209,"ysyxSoCFull fpga tl2axi4_1 idle_15", false,-1);
        tracep->declBit(c+8210,"ysyxSoCFull fpga tl2axi4_1 count_15", false,-1);
        tracep->declBit(c+8211,"ysyxSoCFull fpga tl2axi4_1 idle_14", false,-1);
        tracep->declBit(c+8212,"ysyxSoCFull fpga tl2axi4_1 count_14", false,-1);
        tracep->declBit(c+8213,"ysyxSoCFull fpga tl2axi4_1 idle_13", false,-1);
        tracep->declBit(c+8214,"ysyxSoCFull fpga tl2axi4_1 count_13", false,-1);
        tracep->declBit(c+8215,"ysyxSoCFull fpga tl2axi4_1 idle_12", false,-1);
        tracep->declBit(c+8216,"ysyxSoCFull fpga tl2axi4_1 count_12", false,-1);
        tracep->declBit(c+8217,"ysyxSoCFull fpga tl2axi4_1 idle_11", false,-1);
        tracep->declBit(c+8218,"ysyxSoCFull fpga tl2axi4_1 count_11", false,-1);
        tracep->declBit(c+8219,"ysyxSoCFull fpga tl2axi4_1 idle_10", false,-1);
        tracep->declBit(c+8220,"ysyxSoCFull fpga tl2axi4_1 count_10", false,-1);
        tracep->declBit(c+8221,"ysyxSoCFull fpga tl2axi4_1 idle_9", false,-1);
        tracep->declBit(c+8222,"ysyxSoCFull fpga tl2axi4_1 count_9", false,-1);
        tracep->declBit(c+8223,"ysyxSoCFull fpga tl2axi4_1 idle_8", false,-1);
        tracep->declBit(c+8224,"ysyxSoCFull fpga tl2axi4_1 count_8", false,-1);
        tracep->declBit(c+8225,"ysyxSoCFull fpga tl2axi4_1 idle_7", false,-1);
        tracep->declBus(c+8226,"ysyxSoCFull fpga tl2axi4_1 counter", false,-1, 4,0);
        tracep->declBit(c+8227,"ysyxSoCFull fpga tl2axi4_1 a_first", false,-1);
        tracep->declBit(c+20073,"ysyxSoCFull fpga tl2axi4_1 stall", false,-1);
        tracep->declBit(c+8228,"ysyxSoCFull fpga tl2axi4_1 doneAW", false,-1);
        tracep->declBit(c+8172,"ysyxSoCFull fpga tl2axi4_1 out_arw_ready", false,-1);
        tracep->declBit(c+8171,"ysyxSoCFull fpga tl2axi4_1 out_wready", false,-1);
        tracep->declBit(c+20074,"ysyxSoCFull fpga tl2axi4_1 bundleIn_0_a_ready", false,-1);
        tracep->declBus(c+19946,"ysyxSoCFull fpga tl2axi4_1 beats1_decode", false,-1, 4,0);
        tracep->declBus(c+20075,"ysyxSoCFull fpga tl2axi4_1 beats1", false,-1, 4,0);
        tracep->declBus(c+8229,"ysyxSoCFull fpga tl2axi4_1 counter1", false,-1, 4,0);
        tracep->declBit(c+17557,"ysyxSoCFull fpga tl2axi4_1 a_last", false,-1);
        tracep->declBit(c+20065,"ysyxSoCFull fpga tl2axi4_1 queue_arw_bits_wen", false,-1);
        tracep->declBit(c+20064,"ysyxSoCFull fpga tl2axi4_1 queue_arw_valid", false,-1);
        tracep->declBus(c+20076,"ysyxSoCFull fpga tl2axi4_1 out_arw_bits_id", false,-1, 4,0);
        tracep->declBit(c+20077,"ysyxSoCFull fpga tl2axi4_1 out_arw_valid", false,-1);
        tracep->declBit(c+8230,"ysyxSoCFull fpga tl2axi4_1 r_holds_d", false,-1);
        tracep->declBus(c+8231,"ysyxSoCFull fpga tl2axi4_1 b_delay", false,-1, 2,0);
        tracep->declBit(c+8232,"ysyxSoCFull fpga tl2axi4_1 r_wins", false,-1);
        tracep->declBit(c+5476,"ysyxSoCFull fpga tl2axi4_1 bundleOut_0_rready", false,-1);
        tracep->declBit(c+8233,"ysyxSoCFull fpga tl2axi4_1 bundleOut_0_bready", false,-1);
        tracep->declBit(c+8234,"ysyxSoCFull fpga tl2axi4_1 bundleIn_0_d_valid", false,-1);
        tracep->declBit(c+8235,"ysyxSoCFull fpga tl2axi4_1 r_first", false,-1);
        tracep->declBit(c+8236,"ysyxSoCFull fpga tl2axi4_1 r_denied_r", false,-1);
        tracep->declBit(c+8237,"ysyxSoCFull fpga tl2axi4_1 r_corrupt", false,-1);
        tracep->declBit(c+8238,"ysyxSoCFull fpga tl2axi4_1 b_denied", false,-1);
        tracep->declBit(c+8239,"ysyxSoCFull fpga tl2axi4_1 r_d_corrupt", false,-1);
        tracep->declBit(c+20078,"ysyxSoCFull fpga tl2axi4_1 a_sel_0", false,-1);
        tracep->declBit(c+20079,"ysyxSoCFull fpga tl2axi4_1 a_sel_1", false,-1);
        tracep->declBit(c+20080,"ysyxSoCFull fpga tl2axi4_1 a_sel_2", false,-1);
        tracep->declBit(c+20081,"ysyxSoCFull fpga tl2axi4_1 a_sel_3", false,-1);
        tracep->declBit(c+20082,"ysyxSoCFull fpga tl2axi4_1 a_sel_4", false,-1);
        tracep->declBit(c+20083,"ysyxSoCFull fpga tl2axi4_1 a_sel_5", false,-1);
        tracep->declBit(c+20084,"ysyxSoCFull fpga tl2axi4_1 a_sel_6", false,-1);
        tracep->declBit(c+20085,"ysyxSoCFull fpga tl2axi4_1 a_sel_7", false,-1);
        tracep->declBit(c+20086,"ysyxSoCFull fpga tl2axi4_1 a_sel_8", false,-1);
        tracep->declBit(c+20087,"ysyxSoCFull fpga tl2axi4_1 a_sel_9", false,-1);
        tracep->declBit(c+20088,"ysyxSoCFull fpga tl2axi4_1 a_sel_10", false,-1);
        tracep->declBit(c+20089,"ysyxSoCFull fpga tl2axi4_1 a_sel_11", false,-1);
        tracep->declBit(c+20090,"ysyxSoCFull fpga tl2axi4_1 a_sel_12", false,-1);
        tracep->declBit(c+20091,"ysyxSoCFull fpga tl2axi4_1 a_sel_13", false,-1);
        tracep->declBit(c+20092,"ysyxSoCFull fpga tl2axi4_1 a_sel_14", false,-1);
        tracep->declBit(c+20093,"ysyxSoCFull fpga tl2axi4_1 a_sel_15", false,-1);
        tracep->declBit(c+20094,"ysyxSoCFull fpga tl2axi4_1 a_sel_16", false,-1);
        tracep->declBit(c+20095,"ysyxSoCFull fpga tl2axi4_1 a_sel_17", false,-1);
        tracep->declBit(c+20096,"ysyxSoCFull fpga tl2axi4_1 a_sel_18", false,-1);
        tracep->declBit(c+20097,"ysyxSoCFull fpga tl2axi4_1 a_sel_19", false,-1);
        tracep->declBit(c+20098,"ysyxSoCFull fpga tl2axi4_1 a_sel_20", false,-1);
        tracep->declBit(c+20099,"ysyxSoCFull fpga tl2axi4_1 a_sel_21", false,-1);
        tracep->declBit(c+20100,"ysyxSoCFull fpga tl2axi4_1 a_sel_22", false,-1);
        tracep->declBus(c+8240,"ysyxSoCFull fpga tl2axi4_1 d_sel_shiftAmount", false,-1, 4,0);
        tracep->declBit(c+8241,"ysyxSoCFull fpga tl2axi4_1 d_sel_0", false,-1);
        tracep->declBit(c+8242,"ysyxSoCFull fpga tl2axi4_1 d_sel_1", false,-1);
        tracep->declBit(c+8243,"ysyxSoCFull fpga tl2axi4_1 d_sel_2", false,-1);
        tracep->declBit(c+8244,"ysyxSoCFull fpga tl2axi4_1 d_sel_3", false,-1);
        tracep->declBit(c+8245,"ysyxSoCFull fpga tl2axi4_1 d_sel_4", false,-1);
        tracep->declBit(c+8246,"ysyxSoCFull fpga tl2axi4_1 d_sel_5", false,-1);
        tracep->declBit(c+8247,"ysyxSoCFull fpga tl2axi4_1 d_sel_6", false,-1);
        tracep->declBit(c+8248,"ysyxSoCFull fpga tl2axi4_1 d_sel_7", false,-1);
        tracep->declBit(c+8249,"ysyxSoCFull fpga tl2axi4_1 d_sel_8", false,-1);
        tracep->declBit(c+8250,"ysyxSoCFull fpga tl2axi4_1 d_sel_9", false,-1);
        tracep->declBit(c+8251,"ysyxSoCFull fpga tl2axi4_1 d_sel_10", false,-1);
        tracep->declBit(c+8252,"ysyxSoCFull fpga tl2axi4_1 d_sel_11", false,-1);
        tracep->declBit(c+8253,"ysyxSoCFull fpga tl2axi4_1 d_sel_12", false,-1);
        tracep->declBit(c+8254,"ysyxSoCFull fpga tl2axi4_1 d_sel_13", false,-1);
        tracep->declBit(c+8255,"ysyxSoCFull fpga tl2axi4_1 d_sel_14", false,-1);
        tracep->declBit(c+8256,"ysyxSoCFull fpga tl2axi4_1 d_sel_15", false,-1);
        tracep->declBit(c+8257,"ysyxSoCFull fpga tl2axi4_1 d_sel_16", false,-1);
        tracep->declBit(c+8258,"ysyxSoCFull fpga tl2axi4_1 d_sel_17", false,-1);
        tracep->declBit(c+8259,"ysyxSoCFull fpga tl2axi4_1 d_sel_18", false,-1);
        tracep->declBit(c+8260,"ysyxSoCFull fpga tl2axi4_1 d_sel_19", false,-1);
        tracep->declBit(c+8261,"ysyxSoCFull fpga tl2axi4_1 d_sel_20", false,-1);
        tracep->declBit(c+8262,"ysyxSoCFull fpga tl2axi4_1 d_sel_21", false,-1);
        tracep->declBit(c+8263,"ysyxSoCFull fpga tl2axi4_1 d_sel_22", false,-1);
        tracep->declBit(c+8264,"ysyxSoCFull fpga tl2axi4_1 d_last", false,-1);
        tracep->declBit(c+20101,"ysyxSoCFull fpga tl2axi4_1 inc", false,-1);
        tracep->declBit(c+8265,"ysyxSoCFull fpga tl2axi4_1 dec", false,-1);
        tracep->declBit(c+20102,"ysyxSoCFull fpga tl2axi4_1 inc_1", false,-1);
        tracep->declBit(c+8266,"ysyxSoCFull fpga tl2axi4_1 dec_1", false,-1);
        tracep->declBit(c+20103,"ysyxSoCFull fpga tl2axi4_1 inc_2", false,-1);
        tracep->declBit(c+8267,"ysyxSoCFull fpga tl2axi4_1 dec_2", false,-1);
        tracep->declBit(c+20104,"ysyxSoCFull fpga tl2axi4_1 inc_3", false,-1);
        tracep->declBit(c+8268,"ysyxSoCFull fpga tl2axi4_1 dec_3", false,-1);
        tracep->declBit(c+20105,"ysyxSoCFull fpga tl2axi4_1 inc_4", false,-1);
        tracep->declBit(c+8269,"ysyxSoCFull fpga tl2axi4_1 dec_4", false,-1);
        tracep->declBit(c+20106,"ysyxSoCFull fpga tl2axi4_1 inc_5", false,-1);
        tracep->declBit(c+8270,"ysyxSoCFull fpga tl2axi4_1 dec_5", false,-1);
        tracep->declBit(c+20107,"ysyxSoCFull fpga tl2axi4_1 inc_6", false,-1);
        tracep->declBit(c+8271,"ysyxSoCFull fpga tl2axi4_1 dec_6", false,-1);
        tracep->declBit(c+20108,"ysyxSoCFull fpga tl2axi4_1 inc_7", false,-1);
        tracep->declBit(c+8272,"ysyxSoCFull fpga tl2axi4_1 dec_7", false,-1);
        tracep->declBit(c+20109,"ysyxSoCFull fpga tl2axi4_1 inc_8", false,-1);
        tracep->declBit(c+8273,"ysyxSoCFull fpga tl2axi4_1 dec_8", false,-1);
        tracep->declBit(c+20110,"ysyxSoCFull fpga tl2axi4_1 inc_9", false,-1);
        tracep->declBit(c+8274,"ysyxSoCFull fpga tl2axi4_1 dec_9", false,-1);
        tracep->declBit(c+20111,"ysyxSoCFull fpga tl2axi4_1 inc_10", false,-1);
        tracep->declBit(c+8275,"ysyxSoCFull fpga tl2axi4_1 dec_10", false,-1);
        tracep->declBit(c+20112,"ysyxSoCFull fpga tl2axi4_1 inc_11", false,-1);
        tracep->declBit(c+8276,"ysyxSoCFull fpga tl2axi4_1 dec_11", false,-1);
        tracep->declBit(c+20113,"ysyxSoCFull fpga tl2axi4_1 inc_12", false,-1);
        tracep->declBit(c+8277,"ysyxSoCFull fpga tl2axi4_1 dec_12", false,-1);
        tracep->declBit(c+20114,"ysyxSoCFull fpga tl2axi4_1 inc_13", false,-1);
        tracep->declBit(c+8278,"ysyxSoCFull fpga tl2axi4_1 dec_13", false,-1);
        tracep->declBit(c+20115,"ysyxSoCFull fpga tl2axi4_1 inc_14", false,-1);
        tracep->declBit(c+8279,"ysyxSoCFull fpga tl2axi4_1 dec_14", false,-1);
        tracep->declBit(c+20116,"ysyxSoCFull fpga tl2axi4_1 inc_15", false,-1);
        tracep->declBit(c+8280,"ysyxSoCFull fpga tl2axi4_1 dec_15", false,-1);
        tracep->declBit(c+20117,"ysyxSoCFull fpga tl2axi4_1 inc_16", false,-1);
        tracep->declBit(c+8281,"ysyxSoCFull fpga tl2axi4_1 dec_16", false,-1);
        tracep->declBit(c+20118,"ysyxSoCFull fpga tl2axi4_1 inc_17", false,-1);
        tracep->declBit(c+8282,"ysyxSoCFull fpga tl2axi4_1 dec_17", false,-1);
        tracep->declBit(c+20119,"ysyxSoCFull fpga tl2axi4_1 inc_18", false,-1);
        tracep->declBit(c+8283,"ysyxSoCFull fpga tl2axi4_1 dec_18", false,-1);
        tracep->declBit(c+20120,"ysyxSoCFull fpga tl2axi4_1 inc_19", false,-1);
        tracep->declBit(c+8284,"ysyxSoCFull fpga tl2axi4_1 dec_19", false,-1);
        tracep->declBit(c+20121,"ysyxSoCFull fpga tl2axi4_1 inc_20", false,-1);
        tracep->declBit(c+8285,"ysyxSoCFull fpga tl2axi4_1 dec_20", false,-1);
        tracep->declBit(c+20122,"ysyxSoCFull fpga tl2axi4_1 inc_21", false,-1);
        tracep->declBit(c+8286,"ysyxSoCFull fpga tl2axi4_1 dec_21", false,-1);
        tracep->declBit(c+20123,"ysyxSoCFull fpga tl2axi4_1 inc_22", false,-1);
        tracep->declBit(c+8287,"ysyxSoCFull fpga tl2axi4_1 dec_22", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga tl2axi4_1 monitor clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga tl2axi4_1 monitor reset", false,-1);
        tracep->declBit(c+20058,"ysyxSoCFull fpga tl2axi4_1 monitor io_in_a_ready", false,-1);
        tracep->declBit(c+19829,"ysyxSoCFull fpga tl2axi4_1 monitor io_in_a_valid", false,-1);
        tracep->declBus(c+19817,"ysyxSoCFull fpga tl2axi4_1 monitor io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+19818,"ysyxSoCFull fpga tl2axi4_1 monitor io_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+19819,"ysyxSoCFull fpga tl2axi4_1 monitor io_in_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+19820,"ysyxSoCFull fpga tl2axi4_1 monitor io_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+19830,"ysyxSoCFull fpga tl2axi4_1 monitor io_in_a_bits_address", false,-1, 30,0);
        tracep->declBus(c+19822,"ysyxSoCFull fpga tl2axi4_1 monitor io_in_a_bits_mask", false,-1, 7,0);
        tracep->declBit(c+5367,"ysyxSoCFull fpga tl2axi4_1 monitor io_in_a_bits_corrupt", false,-1);
        tracep->declBit(c+5397,"ysyxSoCFull fpga tl2axi4_1 monitor io_in_d_ready", false,-1);
        tracep->declBit(c+8166,"ysyxSoCFull fpga tl2axi4_1 monitor io_in_d_valid", false,-1);
        tracep->declBus(c+5399,"ysyxSoCFull fpga tl2axi4_1 monitor io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+8167,"ysyxSoCFull fpga tl2axi4_1 monitor io_in_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+8168,"ysyxSoCFull fpga tl2axi4_1 monitor io_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+8169,"ysyxSoCFull fpga tl2axi4_1 monitor io_in_d_bits_denied", false,-1);
        tracep->declBit(c+8170,"ysyxSoCFull fpga tl2axi4_1 monitor io_in_d_bits_corrupt", false,-1);
        tracep->declBus(c+26,"ysyxSoCFull fpga tl2axi4_1 monitor plusarg_reader_out", false,-1, 31,0);
        tracep->declBus(c+27,"ysyxSoCFull fpga tl2axi4_1 monitor plusarg_reader_1_out", false,-1, 31,0);
        tracep->declBit(c+19906,"ysyxSoCFull fpga tl2axi4_1 monitor source_ok", false,-1);
        tracep->declBus(c+19907,"ysyxSoCFull fpga tl2axi4_1 monitor is_aligned_mask", false,-1, 7,0);
        tracep->declBit(c+20124,"ysyxSoCFull fpga tl2axi4_1 monitor is_aligned", false,-1);
        tracep->declBus(c+19909,"ysyxSoCFull fpga tl2axi4_1 monitor mask_sizeOH_shiftAmount", false,-1, 1,0);
        tracep->declBus(c+19910,"ysyxSoCFull fpga tl2axi4_1 monitor mask_sizeOH", false,-1, 2,0);
        tracep->declBit(c+19911,"ysyxSoCFull fpga tl2axi4_1 monitor mask_size", false,-1);
        tracep->declBit(c+20125,"ysyxSoCFull fpga tl2axi4_1 monitor mask_bit", false,-1);
        tracep->declBit(c+20126,"ysyxSoCFull fpga tl2axi4_1 monitor mask_nbit", false,-1);
        tracep->declBit(c+20127,"ysyxSoCFull fpga tl2axi4_1 monitor mask_acc", false,-1);
        tracep->declBit(c+20128,"ysyxSoCFull fpga tl2axi4_1 monitor mask_acc_1", false,-1);
        tracep->declBit(c+19916,"ysyxSoCFull fpga tl2axi4_1 monitor mask_size_1", false,-1);
        tracep->declBit(c+20129,"ysyxSoCFull fpga tl2axi4_1 monitor mask_bit_1", false,-1);
        tracep->declBit(c+20130,"ysyxSoCFull fpga tl2axi4_1 monitor mask_nbit_1", false,-1);
        tracep->declBit(c+20131,"ysyxSoCFull fpga tl2axi4_1 monitor mask_eq_2", false,-1);
        tracep->declBit(c+20132,"ysyxSoCFull fpga tl2axi4_1 monitor mask_acc_2", false,-1);
        tracep->declBit(c+20133,"ysyxSoCFull fpga tl2axi4_1 monitor mask_eq_3", false,-1);
        tracep->declBit(c+20134,"ysyxSoCFull fpga tl2axi4_1 monitor mask_acc_3", false,-1);
        tracep->declBit(c+20135,"ysyxSoCFull fpga tl2axi4_1 monitor mask_eq_4", false,-1);
        tracep->declBit(c+20136,"ysyxSoCFull fpga tl2axi4_1 monitor mask_acc_4", false,-1);
        tracep->declBit(c+20137,"ysyxSoCFull fpga tl2axi4_1 monitor mask_eq_5", false,-1);
        tracep->declBit(c+20138,"ysyxSoCFull fpga tl2axi4_1 monitor mask_acc_5", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga tl2axi4_1 monitor mask_size_2", false,-1);
        tracep->declBit(c+20139,"ysyxSoCFull fpga tl2axi4_1 monitor mask_bit_2", false,-1);
        tracep->declBit(c+20140,"ysyxSoCFull fpga tl2axi4_1 monitor mask_nbit_2", false,-1);
        tracep->declBit(c+20141,"ysyxSoCFull fpga tl2axi4_1 monitor mask_eq_6", false,-1);
        tracep->declBit(c+20142,"ysyxSoCFull fpga tl2axi4_1 monitor mask_lo_lo_lo", false,-1);
        tracep->declBit(c+20143,"ysyxSoCFull fpga tl2axi4_1 monitor mask_eq_7", false,-1);
        tracep->declBit(c+20144,"ysyxSoCFull fpga tl2axi4_1 monitor mask_lo_lo_hi", false,-1);
        tracep->declBit(c+20145,"ysyxSoCFull fpga tl2axi4_1 monitor mask_eq_8", false,-1);
        tracep->declBit(c+20146,"ysyxSoCFull fpga tl2axi4_1 monitor mask_lo_hi_lo", false,-1);
        tracep->declBit(c+20147,"ysyxSoCFull fpga tl2axi4_1 monitor mask_eq_9", false,-1);
        tracep->declBit(c+20148,"ysyxSoCFull fpga tl2axi4_1 monitor mask_lo_hi_hi", false,-1);
        tracep->declBit(c+20149,"ysyxSoCFull fpga tl2axi4_1 monitor mask_eq_10", false,-1);
        tracep->declBit(c+20150,"ysyxSoCFull fpga tl2axi4_1 monitor mask_hi_lo_lo", false,-1);
        tracep->declBit(c+20151,"ysyxSoCFull fpga tl2axi4_1 monitor mask_eq_11", false,-1);
        tracep->declBit(c+20152,"ysyxSoCFull fpga tl2axi4_1 monitor mask_hi_lo_hi", false,-1);
        tracep->declBit(c+20153,"ysyxSoCFull fpga tl2axi4_1 monitor mask_eq_12", false,-1);
        tracep->declBit(c+20154,"ysyxSoCFull fpga tl2axi4_1 monitor mask_hi_hi_lo", false,-1);
        tracep->declBit(c+20155,"ysyxSoCFull fpga tl2axi4_1 monitor mask_eq_13", false,-1);
        tracep->declBit(c+20156,"ysyxSoCFull fpga tl2axi4_1 monitor mask_hi_hi_hi", false,-1);
        tracep->declBus(c+20157,"ysyxSoCFull fpga tl2axi4_1 monitor mask", false,-1, 7,0);
        tracep->declBit(c+8288,"ysyxSoCFull fpga tl2axi4_1 monitor source_ok_1", false,-1);
        tracep->declBus(c+19946,"ysyxSoCFull fpga tl2axi4_1 monitor a_first_beats1_decode", false,-1, 4,0);
        tracep->declBit(c+19947,"ysyxSoCFull fpga tl2axi4_1 monitor a_first_beats1_opdata", false,-1);
        tracep->declBus(c+8289,"ysyxSoCFull fpga tl2axi4_1 monitor a_first_counter", false,-1, 4,0);
        tracep->declBus(c+8290,"ysyxSoCFull fpga tl2axi4_1 monitor a_first_counter1", false,-1, 4,0);
        tracep->declBit(c+8291,"ysyxSoCFull fpga tl2axi4_1 monitor a_first", false,-1);
        tracep->declBus(c+8292,"ysyxSoCFull fpga tl2axi4_1 monitor opcode", false,-1, 2,0);
        tracep->declBus(c+8293,"ysyxSoCFull fpga tl2axi4_1 monitor param", false,-1, 2,0);
        tracep->declBus(c+8294,"ysyxSoCFull fpga tl2axi4_1 monitor size", false,-1, 3,0);
        tracep->declBus(c+8295,"ysyxSoCFull fpga tl2axi4_1 monitor source", false,-1, 6,0);
        tracep->declBus(c+8296,"ysyxSoCFull fpga tl2axi4_1 monitor address", false,-1, 30,0);
        tracep->declBus(c+8297,"ysyxSoCFull fpga tl2axi4_1 monitor d_first_beats1_decode", false,-1, 4,0);
        tracep->declBit(c+5580,"ysyxSoCFull fpga tl2axi4_1 monitor d_first_beats1_opdata", false,-1);
        tracep->declBus(c+8298,"ysyxSoCFull fpga tl2axi4_1 monitor d_first_counter", false,-1, 4,0);
        tracep->declBus(c+8299,"ysyxSoCFull fpga tl2axi4_1 monitor d_first_counter1", false,-1, 4,0);
        tracep->declBit(c+8300,"ysyxSoCFull fpga tl2axi4_1 monitor d_first", false,-1);
        tracep->declBus(c+8301,"ysyxSoCFull fpga tl2axi4_1 monitor opcode_1", false,-1, 2,0);
        tracep->declBus(c+8302,"ysyxSoCFull fpga tl2axi4_1 monitor size_1", false,-1, 3,0);
        tracep->declBus(c+8303,"ysyxSoCFull fpga tl2axi4_1 monitor source_1", false,-1, 6,0);
        tracep->declBit(c+8304,"ysyxSoCFull fpga tl2axi4_1 monitor denied", false,-1);
        tracep->declArray(c+8305,"ysyxSoCFull fpga tl2axi4_1 monitor inflight", false,-1, 127,0);
        tracep->declArray(c+8309,"ysyxSoCFull fpga tl2axi4_1 monitor inflight_opcodes", false,-1, 511,0);
        tracep->declArray(c+8325,"ysyxSoCFull fpga tl2axi4_1 monitor inflight_sizes", false,-1, 1023,0);
        tracep->declBus(c+8357,"ysyxSoCFull fpga tl2axi4_1 monitor a_first_counter_1", false,-1, 4,0);
        tracep->declBus(c+8358,"ysyxSoCFull fpga tl2axi4_1 monitor a_first_counter1_1", false,-1, 4,0);
        tracep->declBit(c+8359,"ysyxSoCFull fpga tl2axi4_1 monitor a_first_1", false,-1);
        tracep->declBus(c+8360,"ysyxSoCFull fpga tl2axi4_1 monitor d_first_counter_1", false,-1, 4,0);
        tracep->declBus(c+8361,"ysyxSoCFull fpga tl2axi4_1 monitor d_first_counter1_1", false,-1, 4,0);
        tracep->declBit(c+8362,"ysyxSoCFull fpga tl2axi4_1 monitor d_first_1", false,-1);
        tracep->declArray(c+20158,"ysyxSoCFull fpga tl2axi4_1 monitor a_set_wo_ready", false,-1, 127,0);
        tracep->declBus(c+17558,"ysyxSoCFull fpga tl2axi4_1 monitor a_opcodes_set_interm", false,-1, 3,0);
        tracep->declBus(c+17559,"ysyxSoCFull fpga tl2axi4_1 monitor a_sizes_set_interm", false,-1, 4,0);
        tracep->declArray(c+17560,"ysyxSoCFull fpga tl2axi4_1 monitor a_set", false,-1, 127,0);
        tracep->declArray(c+8363,"ysyxSoCFull fpga tl2axi4_1 monitor d_clr_wo_ready", false,-1, 127,0);
        tracep->declArray(c+8367,"ysyxSoCFull fpga tl2axi4_1 monitor d_clr", false,-1, 127,0);
        tracep->declBit(c+17564,"ysyxSoCFull fpga tl2axi4_1 monitor same_cycle_resp", false,-1);
        tracep->declBus(c+8371,"ysyxSoCFull fpga tl2axi4_1 monitor a_opcode_lookup", false,-1, 3,0);
        tracep->declBus(c+8372,"ysyxSoCFull fpga tl2axi4_1 monitor a_size_lookup", false,-1, 7,0);
        tracep->declArray(c+17565,"ysyxSoCFull fpga tl2axi4_1 monitor a_opcodes_set", false,-1, 511,0);
        tracep->declArray(c+8373,"ysyxSoCFull fpga tl2axi4_1 monitor d_opcodes_clr", false,-1, 511,0);
        tracep->declArray(c+17581,"ysyxSoCFull fpga tl2axi4_1 monitor a_sizes_set", false,-1, 1023,0);
        tracep->declArray(c+8389,"ysyxSoCFull fpga tl2axi4_1 monitor d_sizes_clr", false,-1, 1023,0);
        tracep->declBus(c+8421,"ysyxSoCFull fpga tl2axi4_1 monitor watchdog", false,-1, 31,0);
        tracep->declArray(c+8422,"ysyxSoCFull fpga tl2axi4_1 monitor inflight_1", false,-1, 127,0);
        tracep->declArray(c+8426,"ysyxSoCFull fpga tl2axi4_1 monitor inflight_sizes_1", false,-1, 1023,0);
        tracep->declBus(c+8458,"ysyxSoCFull fpga tl2axi4_1 monitor d_first_counter_2", false,-1, 4,0);
        tracep->declBus(c+8459,"ysyxSoCFull fpga tl2axi4_1 monitor d_first_counter1_2", false,-1, 4,0);
        tracep->declBit(c+8460,"ysyxSoCFull fpga tl2axi4_1 monitor d_first_2", false,-1);
        tracep->declArray(c+8461,"ysyxSoCFull fpga tl2axi4_1 monitor d_clr_1", false,-1, 127,0);
        tracep->declBus(c+8465,"ysyxSoCFull fpga tl2axi4_1 monitor c_size_lookup", false,-1, 7,0);
        tracep->declArray(c+8466,"ysyxSoCFull fpga tl2axi4_1 monitor d_sizes_clr_1", false,-1, 1023,0);
        tracep->declBus(c+8498,"ysyxSoCFull fpga tl2axi4_1 monitor watchdog_1", false,-1, 31,0);
        tracep->declArray(c+20822,"ysyxSoCFull fpga tl2axi4_1 monitor plusarg_reader FORMAT", false,-1, 151,0);
        tracep->declBus(c+20827,"ysyxSoCFull fpga tl2axi4_1 monitor plusarg_reader WIDTH", false,-1, 31,0);
        tracep->declBus(c+20828,"ysyxSoCFull fpga tl2axi4_1 monitor plusarg_reader DEFAULT", false,-1, 31,0);
        tracep->declBus(c+26,"ysyxSoCFull fpga tl2axi4_1 monitor plusarg_reader out", false,-1, 31,0);
        tracep->declBus(c+26,"ysyxSoCFull fpga tl2axi4_1 monitor plusarg_reader myplus", false,-1, 31,0);
        tracep->declArray(c+20822,"ysyxSoCFull fpga tl2axi4_1 monitor plusarg_reader_1 FORMAT", false,-1, 151,0);
        tracep->declBus(c+20827,"ysyxSoCFull fpga tl2axi4_1 monitor plusarg_reader_1 WIDTH", false,-1, 31,0);
        tracep->declBus(c+20828,"ysyxSoCFull fpga tl2axi4_1 monitor plusarg_reader_1 DEFAULT", false,-1, 31,0);
        tracep->declBus(c+27,"ysyxSoCFull fpga tl2axi4_1 monitor plusarg_reader_1 out", false,-1, 31,0);
        tracep->declBus(c+27,"ysyxSoCFull fpga tl2axi4_1 monitor plusarg_reader_1 myplus", false,-1, 31,0);
        tracep->declBit(c+20784,"ysyxSoCFull fpga tl2axi4_1 deq clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga tl2axi4_1 deq reset", false,-1);
        tracep->declBit(c+8171,"ysyxSoCFull fpga tl2axi4_1 deq io_enq_ready", false,-1);
        tracep->declBit(c+20059,"ysyxSoCFull fpga tl2axi4_1 deq io_enq_valid", false,-1);
        tracep->declQuad(c+19823,"ysyxSoCFull fpga tl2axi4_1 deq io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+19822,"ysyxSoCFull fpga tl2axi4_1 deq io_enq_bits_strb", false,-1, 7,0);
        tracep->declBit(c+20060,"ysyxSoCFull fpga tl2axi4_1 deq io_enq_bits_last", false,-1);
        tracep->declBit(c+5457,"ysyxSoCFull fpga tl2axi4_1 deq io_deq_ready", false,-1);
        tracep->declBit(c+19862,"ysyxSoCFull fpga tl2axi4_1 deq io_deq_valid", false,-1);
        tracep->declQuad(c+17371,"ysyxSoCFull fpga tl2axi4_1 deq io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+17373,"ysyxSoCFull fpga tl2axi4_1 deq io_deq_bits_strb", false,-1, 7,0);
        tracep->declBit(c+17549,"ysyxSoCFull fpga tl2axi4_1 deq io_deq_bits_last", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declQuad(c+8499+i*2,"ysyxSoCFull fpga tl2axi4_1 deq ram_data", true,(i+0), 63,0);}}
        tracep->declQuad(c+8501,"ysyxSoCFull fpga tl2axi4_1 deq ram_data_io_deq_bits_MPORT_data", false,-1, 63,0);
        tracep->declBit(c+20815,"ysyxSoCFull fpga tl2axi4_1 deq ram_data_io_deq_bits_MPORT_addr", false,-1);
        tracep->declQuad(c+19823,"ysyxSoCFull fpga tl2axi4_1 deq ram_data_MPORT_data", false,-1, 63,0);
        tracep->declBit(c+20815,"ysyxSoCFull fpga tl2axi4_1 deq ram_data_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga tl2axi4_1 deq ram_data_MPORT_mask", false,-1);
        tracep->declBit(c+17613,"ysyxSoCFull fpga tl2axi4_1 deq ram_data_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+8503+i*1,"ysyxSoCFull fpga tl2axi4_1 deq ram_strb", true,(i+0), 7,0);}}
        tracep->declBus(c+8504,"ysyxSoCFull fpga tl2axi4_1 deq ram_strb_io_deq_bits_MPORT_data", false,-1, 7,0);
        tracep->declBit(c+20815,"ysyxSoCFull fpga tl2axi4_1 deq ram_strb_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19822,"ysyxSoCFull fpga tl2axi4_1 deq ram_strb_MPORT_data", false,-1, 7,0);
        tracep->declBit(c+20815,"ysyxSoCFull fpga tl2axi4_1 deq ram_strb_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga tl2axi4_1 deq ram_strb_MPORT_mask", false,-1);
        tracep->declBit(c+17613,"ysyxSoCFull fpga tl2axi4_1 deq ram_strb_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+8505+i*1,"ysyxSoCFull fpga tl2axi4_1 deq ram_last", true,(i+0));}}
        tracep->declBit(c+8506,"ysyxSoCFull fpga tl2axi4_1 deq ram_last_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull fpga tl2axi4_1 deq ram_last_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+20060,"ysyxSoCFull fpga tl2axi4_1 deq ram_last_MPORT_data", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull fpga tl2axi4_1 deq ram_last_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga tl2axi4_1 deq ram_last_MPORT_mask", false,-1);
        tracep->declBit(c+17613,"ysyxSoCFull fpga tl2axi4_1 deq ram_last_MPORT_en", false,-1);
        tracep->declBit(c+8507,"ysyxSoCFull fpga tl2axi4_1 deq maybe_full", false,-1);
        tracep->declBit(c+8171,"ysyxSoCFull fpga tl2axi4_1 deq empty", false,-1);
        tracep->declBit(c+17613,"ysyxSoCFull fpga tl2axi4_1 deq do_enq", false,-1);
        tracep->declBit(c+17614,"ysyxSoCFull fpga tl2axi4_1 deq do_deq", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq reset", false,-1);
        tracep->declBit(c+8172,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq io_enq_ready", false,-1);
        tracep->declBit(c+20061,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq io_enq_valid", false,-1);
        tracep->declBus(c+20062,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq io_enq_bits_id", false,-1, 4,0);
        tracep->declBus(c+19819,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq io_enq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19820,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq io_enq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19947,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq io_enq_bits_wen", false,-1);
        tracep->declBit(c+20063,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq io_deq_ready", false,-1);
        tracep->declBit(c+20064,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq io_deq_valid", false,-1);
        tracep->declBus(c+19870,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq io_deq_bits_id", false,-1, 4,0);
        tracep->declBus(c+19866,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq io_deq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+19867,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq io_deq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+20065,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq io_deq_bits_wen", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+8508+i*1,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq ram_id", true,(i+0), 4,0);}}
        tracep->declBus(c+8509,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq ram_id_io_deq_bits_MPORT_data", false,-1, 4,0);
        tracep->declBit(c+20815,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq ram_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+20062,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq ram_id_MPORT_data", false,-1, 4,0);
        tracep->declBit(c+20815,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq ram_id_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq ram_id_MPORT_mask", false,-1);
        tracep->declBit(c+17615,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq ram_id_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+8510+i*1,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq ram_echo_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+8511,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq ram_echo_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+20815,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq ram_echo_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19819,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq ram_echo_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+20815,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq ram_echo_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq ram_echo_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+17615,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq ram_echo_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+8512+i*1,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq ram_echo_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+8513,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq ram_echo_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+20815,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq ram_echo_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19820,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq ram_echo_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+20815,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq ram_echo_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq ram_echo_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+17615,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq ram_echo_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+8514+i*1,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq ram_wen", true,(i+0));}}
        tracep->declBit(c+8515,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq ram_wen_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq ram_wen_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+19947,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq ram_wen_MPORT_data", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq ram_wen_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq ram_wen_MPORT_mask", false,-1);
        tracep->declBit(c+17615,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq ram_wen_MPORT_en", false,-1);
        tracep->declBit(c+8516,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq maybe_full", false,-1);
        tracep->declBit(c+8172,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq empty", false,-1);
        tracep->declBit(c+17615,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq do_enq", false,-1);
        tracep->declBit(c+17616,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq do_deq", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga axi42tl clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga axi42tl reset", false,-1);
        tracep->declBit(c+19878,"ysyxSoCFull fpga axi42tl auto_in_awready", false,-1);
        tracep->declBit(c+5495,"ysyxSoCFull fpga axi42tl auto_in_awvalid", false,-1);
        tracep->declBit(c+5496,"ysyxSoCFull fpga axi42tl auto_in_awid", false,-1);
        tracep->declBus(c+5497,"ysyxSoCFull fpga axi42tl auto_in_awaddr", false,-1, 31,0);
        tracep->declBus(c+5498,"ysyxSoCFull fpga axi42tl auto_in_awlen", false,-1, 7,0);
        tracep->declBus(c+5499,"ysyxSoCFull fpga axi42tl auto_in_awsize", false,-1, 2,0);
        tracep->declBit(c+19879,"ysyxSoCFull fpga axi42tl auto_in_wready", false,-1);
        tracep->declBit(c+5500,"ysyxSoCFull fpga axi42tl auto_in_wvalid", false,-1);
        tracep->declQuad(c+5501,"ysyxSoCFull fpga axi42tl auto_in_wdata", false,-1, 63,0);
        tracep->declBus(c+5503,"ysyxSoCFull fpga axi42tl auto_in_wstrb", false,-1, 7,0);
        tracep->declBit(c+5504,"ysyxSoCFull fpga axi42tl auto_in_wlast", false,-1);
        tracep->declBit(c+19880,"ysyxSoCFull fpga axi42tl auto_in_bready", false,-1);
        tracep->declBit(c+19881,"ysyxSoCFull fpga axi42tl auto_in_bvalid", false,-1);
        tracep->declBit(c+19882,"ysyxSoCFull fpga axi42tl auto_in_bid", false,-1);
        tracep->declBus(c+19883,"ysyxSoCFull fpga axi42tl auto_in_bresp", false,-1, 1,0);
        tracep->declBit(c+19884,"ysyxSoCFull fpga axi42tl auto_in_arready", false,-1);
        tracep->declBit(c+5505,"ysyxSoCFull fpga axi42tl auto_in_arvalid", false,-1);
        tracep->declBit(c+5506,"ysyxSoCFull fpga axi42tl auto_in_arid", false,-1);
        tracep->declBus(c+5507,"ysyxSoCFull fpga axi42tl auto_in_araddr", false,-1, 31,0);
        tracep->declBus(c+5508,"ysyxSoCFull fpga axi42tl auto_in_arlen", false,-1, 7,0);
        tracep->declBus(c+5509,"ysyxSoCFull fpga axi42tl auto_in_arsize", false,-1, 2,0);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi42tl auto_in_rready", false,-1);
        tracep->declBit(c+17376,"ysyxSoCFull fpga axi42tl auto_in_rvalid", false,-1);
        tracep->declBit(c+19885,"ysyxSoCFull fpga axi42tl auto_in_rid", false,-1);
        tracep->declQuad(c+17377,"ysyxSoCFull fpga axi42tl auto_in_rdata", false,-1, 63,0);
        tracep->declBus(c+17379,"ysyxSoCFull fpga axi42tl auto_in_rresp", false,-1, 1,0);
        tracep->declBit(c+17380,"ysyxSoCFull fpga axi42tl auto_in_rlast", false,-1);
        tracep->declBit(c+19872,"ysyxSoCFull fpga axi42tl auto_out_a_ready", false,-1);
        tracep->declBit(c+5487,"ysyxSoCFull fpga axi42tl auto_out_a_valid", false,-1);
        tracep->declBus(c+5488,"ysyxSoCFull fpga axi42tl auto_out_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+5489,"ysyxSoCFull fpga axi42tl auto_out_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+5490,"ysyxSoCFull fpga axi42tl auto_out_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+5491,"ysyxSoCFull fpga axi42tl auto_out_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+5492,"ysyxSoCFull fpga axi42tl auto_out_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+5493,"ysyxSoCFull fpga axi42tl auto_out_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+19873,"ysyxSoCFull fpga axi42tl auto_out_d_ready", false,-1);
        tracep->declBit(c+19874,"ysyxSoCFull fpga axi42tl auto_out_d_valid", false,-1);
        tracep->declBus(c+19836,"ysyxSoCFull fpga axi42tl auto_out_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+19838,"ysyxSoCFull fpga axi42tl auto_out_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+19839,"ysyxSoCFull fpga axi42tl auto_out_d_bits_source", false,-1, 3,0);
        tracep->declBit(c+19841,"ysyxSoCFull fpga axi42tl auto_out_d_bits_denied", false,-1);
        tracep->declQuad(c+19875,"ysyxSoCFull fpga axi42tl auto_out_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+19877,"ysyxSoCFull fpga axi42tl auto_out_d_bits_corrupt", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga axi42tl deq_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga axi42tl deq_reset", false,-1);
        tracep->declBit(c+8517,"ysyxSoCFull fpga axi42tl deq_io_enq_ready", false,-1);
        tracep->declBit(c+20162,"ysyxSoCFull fpga axi42tl deq_io_enq_valid", false,-1);
        tracep->declBit(c+20163,"ysyxSoCFull fpga axi42tl deq_io_enq_bits_id", false,-1);
        tracep->declQuad(c+19875,"ysyxSoCFull fpga axi42tl deq_io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+20164,"ysyxSoCFull fpga axi42tl deq_io_enq_bits_resp", false,-1, 1,0);
        tracep->declBit(c+17617,"ysyxSoCFull fpga axi42tl deq_io_enq_bits_last", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi42tl deq_io_deq_ready", false,-1);
        tracep->declBit(c+17376,"ysyxSoCFull fpga axi42tl deq_io_deq_valid", false,-1);
        tracep->declBit(c+19885,"ysyxSoCFull fpga axi42tl deq_io_deq_bits_id", false,-1);
        tracep->declQuad(c+17377,"ysyxSoCFull fpga axi42tl deq_io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+17379,"ysyxSoCFull fpga axi42tl deq_io_deq_bits_resp", false,-1, 1,0);
        tracep->declBit(c+17380,"ysyxSoCFull fpga axi42tl deq_io_deq_bits_last", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga axi42tl q_bdeq_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga axi42tl q_bdeq_reset", false,-1);
        tracep->declBit(c+8518,"ysyxSoCFull fpga axi42tl q_bdeq_io_enq_ready", false,-1);
        tracep->declBit(c+20165,"ysyxSoCFull fpga axi42tl q_bdeq_io_enq_valid", false,-1);
        tracep->declBit(c+20163,"ysyxSoCFull fpga axi42tl q_bdeq_io_enq_bits_id", false,-1);
        tracep->declBus(c+20166,"ysyxSoCFull fpga axi42tl q_bdeq_io_enq_bits_resp", false,-1, 1,0);
        tracep->declBit(c+20167,"ysyxSoCFull fpga axi42tl q_bdeq_io_deq_ready", false,-1);
        tracep->declBit(c+20168,"ysyxSoCFull fpga axi42tl q_bdeq_io_deq_valid", false,-1);
        tracep->declBit(c+19882,"ysyxSoCFull fpga axi42tl q_bdeq_io_deq_bits_id", false,-1);
        tracep->declBus(c+19883,"ysyxSoCFull fpga axi42tl q_bdeq_io_deq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+8519,"ysyxSoCFull fpga axi42tl r_size_lo", false,-1, 14,0);
        tracep->declBus(c+8520,"ysyxSoCFull fpga axi42tl r_size_hi", false,-1, 7,0);
        tracep->declBus(c+8521,"ysyxSoCFull fpga axi42tl r_size_lo_1", false,-1, 7,0);
        tracep->declBit(c+8522,"ysyxSoCFull fpga axi42tl r_size_hi_1", false,-1);
        tracep->declBus(c+8523,"ysyxSoCFull fpga axi42tl r_size_hi_2", false,-1, 3,0);
        tracep->declBus(c+8524,"ysyxSoCFull fpga axi42tl r_size_lo_2", false,-1, 3,0);
        tracep->declBit(c+8525,"ysyxSoCFull fpga axi42tl r_size_hi_3", false,-1);
        tracep->declBus(c+8526,"ysyxSoCFull fpga axi42tl r_size_hi_4", false,-1, 1,0);
        tracep->declBus(c+8527,"ysyxSoCFull fpga axi42tl r_size_lo_3", false,-1, 1,0);
        tracep->declBit(c+8528,"ysyxSoCFull fpga axi42tl r_size_hi_5", false,-1);
        tracep->declBit(c+8529,"ysyxSoCFull fpga axi42tl r_size_lo_4", false,-1);
        tracep->declBus(c+8530,"ysyxSoCFull fpga axi42tl r_size", false,-1, 3,0);
        tracep->declBit(c+8531,"ysyxSoCFull fpga axi42tl r_ok", false,-1);
        tracep->declBus(c+8532,"ysyxSoCFull fpga axi42tl r_addr", false,-1, 31,0);
        tracep->declBus(c+8533,"ysyxSoCFull fpga axi42tl r_count_0", false,-1, 2,0);
        tracep->declBus(c+8534,"ysyxSoCFull fpga axi42tl r_count_1", false,-1, 2,0);
        tracep->declBus(c+8535,"ysyxSoCFull fpga axi42tl r_id_hi_lo", false,-1, 1,0);
        tracep->declBus(c+8536,"ysyxSoCFull fpga axi42tl r_id", false,-1, 3,0);
        tracep->declBus(c+8537,"ysyxSoCFull fpga axi42tl a_mask_sizeOH_shiftAmount", false,-1, 1,0);
        tracep->declBus(c+8538,"ysyxSoCFull fpga axi42tl a_mask_sizeOH", false,-1, 2,0);
        tracep->declBit(c+8539,"ysyxSoCFull fpga axi42tl a_mask_size", false,-1);
        tracep->declBit(c+8540,"ysyxSoCFull fpga axi42tl a_mask_bit", false,-1);
        tracep->declBit(c+8541,"ysyxSoCFull fpga axi42tl a_mask_nbit", false,-1);
        tracep->declBit(c+8542,"ysyxSoCFull fpga axi42tl a_mask_acc", false,-1);
        tracep->declBit(c+8543,"ysyxSoCFull fpga axi42tl a_mask_acc_1", false,-1);
        tracep->declBit(c+8544,"ysyxSoCFull fpga axi42tl a_mask_size_1", false,-1);
        tracep->declBit(c+8545,"ysyxSoCFull fpga axi42tl a_mask_bit_1", false,-1);
        tracep->declBit(c+8546,"ysyxSoCFull fpga axi42tl a_mask_nbit_1", false,-1);
        tracep->declBit(c+8547,"ysyxSoCFull fpga axi42tl a_mask_eq_2", false,-1);
        tracep->declBit(c+8548,"ysyxSoCFull fpga axi42tl a_mask_acc_2", false,-1);
        tracep->declBit(c+8549,"ysyxSoCFull fpga axi42tl a_mask_eq_3", false,-1);
        tracep->declBit(c+8550,"ysyxSoCFull fpga axi42tl a_mask_acc_3", false,-1);
        tracep->declBit(c+8551,"ysyxSoCFull fpga axi42tl a_mask_eq_4", false,-1);
        tracep->declBit(c+8552,"ysyxSoCFull fpga axi42tl a_mask_acc_4", false,-1);
        tracep->declBit(c+8553,"ysyxSoCFull fpga axi42tl a_mask_eq_5", false,-1);
        tracep->declBit(c+8554,"ysyxSoCFull fpga axi42tl a_mask_acc_5", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi42tl a_mask_size_2", false,-1);
        tracep->declBit(c+8555,"ysyxSoCFull fpga axi42tl a_mask_bit_2", false,-1);
        tracep->declBit(c+8556,"ysyxSoCFull fpga axi42tl a_mask_nbit_2", false,-1);
        tracep->declBit(c+8557,"ysyxSoCFull fpga axi42tl a_mask_eq_6", false,-1);
        tracep->declBit(c+8558,"ysyxSoCFull fpga axi42tl a_mask_lo_lo_lo", false,-1);
        tracep->declBit(c+8559,"ysyxSoCFull fpga axi42tl a_mask_eq_7", false,-1);
        tracep->declBit(c+8560,"ysyxSoCFull fpga axi42tl a_mask_lo_lo_hi", false,-1);
        tracep->declBit(c+8561,"ysyxSoCFull fpga axi42tl a_mask_eq_8", false,-1);
        tracep->declBit(c+8562,"ysyxSoCFull fpga axi42tl a_mask_lo_hi_lo", false,-1);
        tracep->declBit(c+8563,"ysyxSoCFull fpga axi42tl a_mask_eq_9", false,-1);
        tracep->declBit(c+8564,"ysyxSoCFull fpga axi42tl a_mask_lo_hi_hi", false,-1);
        tracep->declBit(c+8565,"ysyxSoCFull fpga axi42tl a_mask_eq_10", false,-1);
        tracep->declBit(c+8566,"ysyxSoCFull fpga axi42tl a_mask_hi_lo_lo", false,-1);
        tracep->declBit(c+8567,"ysyxSoCFull fpga axi42tl a_mask_eq_11", false,-1);
        tracep->declBit(c+8568,"ysyxSoCFull fpga axi42tl a_mask_hi_lo_hi", false,-1);
        tracep->declBit(c+8569,"ysyxSoCFull fpga axi42tl a_mask_eq_12", false,-1);
        tracep->declBit(c+8570,"ysyxSoCFull fpga axi42tl a_mask_hi_hi_lo", false,-1);
        tracep->declBit(c+8571,"ysyxSoCFull fpga axi42tl a_mask_eq_13", false,-1);
        tracep->declBit(c+8572,"ysyxSoCFull fpga axi42tl a_mask_hi_hi_hi", false,-1);
        tracep->declBus(c+8573,"ysyxSoCFull fpga axi42tl a_mask", false,-1, 7,0);
        tracep->declBus(c+8574,"ysyxSoCFull fpga axi42tl r_sel", false,-1, 1,0);
        tracep->declBus(c+8575,"ysyxSoCFull fpga axi42tl beatsLeft", false,-1, 7,0);
        tracep->declBit(c+8576,"ysyxSoCFull fpga axi42tl idle", false,-1);
        tracep->declBit(c+8577,"ysyxSoCFull fpga axi42tl w_out_valid", false,-1);
        tracep->declBus(c+8578,"ysyxSoCFull fpga axi42tl readys_filter_lo", false,-1, 1,0);
        tracep->declBus(c+8579,"ysyxSoCFull fpga axi42tl readys_mask", false,-1, 1,0);
        tracep->declBus(c+8580,"ysyxSoCFull fpga axi42tl readys_filter_hi", false,-1, 1,0);
        tracep->declBus(c+8581,"ysyxSoCFull fpga axi42tl readys_filter", false,-1, 3,0);
        tracep->declBus(c+8582,"ysyxSoCFull fpga axi42tl readys_unready", false,-1, 3,0);
        tracep->declBus(c+8583,"ysyxSoCFull fpga axi42tl readys_readys", false,-1, 1,0);
        tracep->declBit(c+8584,"ysyxSoCFull fpga axi42tl readys_0", false,-1);
        tracep->declBit(c+8585,"ysyxSoCFull fpga axi42tl state_0", false,-1);
        tracep->declBit(c+8586,"ysyxSoCFull fpga axi42tl allowed_0", false,-1);
        tracep->declBit(c+17618,"ysyxSoCFull fpga axi42tl out_ready", false,-1);
        tracep->declBus(c+8587,"ysyxSoCFull fpga axi42tl w_size_lo", false,-1, 14,0);
        tracep->declBus(c+8588,"ysyxSoCFull fpga axi42tl w_size_hi", false,-1, 7,0);
        tracep->declBus(c+8589,"ysyxSoCFull fpga axi42tl w_size_lo_1", false,-1, 7,0);
        tracep->declBit(c+8590,"ysyxSoCFull fpga axi42tl w_size_hi_1", false,-1);
        tracep->declBus(c+8591,"ysyxSoCFull fpga axi42tl w_size_hi_2", false,-1, 3,0);
        tracep->declBus(c+8592,"ysyxSoCFull fpga axi42tl w_size_lo_2", false,-1, 3,0);
        tracep->declBit(c+8593,"ysyxSoCFull fpga axi42tl w_size_hi_3", false,-1);
        tracep->declBus(c+8594,"ysyxSoCFull fpga axi42tl w_size_hi_4", false,-1, 1,0);
        tracep->declBus(c+8595,"ysyxSoCFull fpga axi42tl w_size_lo_3", false,-1, 1,0);
        tracep->declBit(c+8596,"ysyxSoCFull fpga axi42tl w_size_hi_5", false,-1);
        tracep->declBit(c+8597,"ysyxSoCFull fpga axi42tl w_size_lo_4", false,-1);
        tracep->declBus(c+8598,"ysyxSoCFull fpga axi42tl w_size", false,-1, 3,0);
        tracep->declBit(c+8599,"ysyxSoCFull fpga axi42tl w_ok", false,-1);
        tracep->declBus(c+8600,"ysyxSoCFull fpga axi42tl w_addr", false,-1, 31,0);
        tracep->declBus(c+8601,"ysyxSoCFull fpga axi42tl w_count_0", false,-1, 2,0);
        tracep->declBus(c+8602,"ysyxSoCFull fpga axi42tl w_count_1", false,-1, 2,0);
        tracep->declBus(c+8603,"ysyxSoCFull fpga axi42tl w_id_hi_lo", false,-1, 1,0);
        tracep->declBus(c+8604,"ysyxSoCFull fpga axi42tl w_id", false,-1, 3,0);
        tracep->declBit(c+8605,"ysyxSoCFull fpga axi42tl readys_1", false,-1);
        tracep->declBit(c+8606,"ysyxSoCFull fpga axi42tl state_1", false,-1);
        tracep->declBit(c+8607,"ysyxSoCFull fpga axi42tl allowed_1", false,-1);
        tracep->declBit(c+20169,"ysyxSoCFull fpga axi42tl out_1_ready", false,-1);
        tracep->declBit(c+17619,"ysyxSoCFull fpga axi42tl bundleIn_0_awready", false,-1);
        tracep->declBus(c+8608,"ysyxSoCFull fpga axi42tl w_sel", false,-1, 1,0);
        tracep->declBit(c+20170,"ysyxSoCFull fpga axi42tl latch", false,-1);
        tracep->declBit(c+8609,"ysyxSoCFull fpga axi42tl earlyWinner_0", false,-1);
        tracep->declBit(c+8610,"ysyxSoCFull fpga axi42tl earlyWinner_1", false,-1);
        tracep->declBit(c+8611,"ysyxSoCFull fpga axi42tl muxStateEarly_0", false,-1);
        tracep->declBit(c+8612,"ysyxSoCFull fpga axi42tl muxStateEarly_1", false,-1);
        tracep->declBit(c+8613,"ysyxSoCFull fpga axi42tl sink_ACancel_earlyValid", false,-1);
        tracep->declBus(c+8614,"ysyxSoCFull fpga axi42tl a_size", false,-1, 2,0);
        tracep->declBus(c+8615,"ysyxSoCFull fpga axi42tl a_1_size", false,-1, 2,0);
        tracep->declBit(c+20171,"ysyxSoCFull fpga axi42tl d_hasData", false,-1);
        tracep->declBit(c+8517,"ysyxSoCFull fpga axi42tl ok_rready", false,-1);
        tracep->declBit(c+8518,"ysyxSoCFull fpga axi42tl ok_bready", false,-1);
        tracep->declBit(c+17620,"ysyxSoCFull fpga axi42tl bundleOut_0_d_ready", false,-1);
        tracep->declBus(c+20172,"ysyxSoCFull fpga axi42tl d_last_beats1_decode", false,-1, 2,0);
        tracep->declBus(c+20173,"ysyxSoCFull fpga axi42tl d_last_beats1", false,-1, 2,0);
        tracep->declBus(c+8616,"ysyxSoCFull fpga axi42tl d_last_counter", false,-1, 2,0);
        tracep->declBus(c+8617,"ysyxSoCFull fpga axi42tl d_last_counter1", false,-1, 2,0);
        tracep->declBit(c+8618,"ysyxSoCFull fpga axi42tl d_last_first", false,-1);
        tracep->declBus(c+8619,"ysyxSoCFull fpga axi42tl b_count_0", false,-1, 2,0);
        tracep->declBus(c+8620,"ysyxSoCFull fpga axi42tl b_count_1", false,-1, 2,0);
        tracep->declBit(c+19882,"ysyxSoCFull fpga axi42tl q_bid", false,-1);
        tracep->declBit(c+20174,"ysyxSoCFull fpga axi42tl b_allow", false,-1);
        tracep->declBus(c+20175,"ysyxSoCFull fpga axi42tl b_sel", false,-1, 1,0);
        tracep->declBit(c+20168,"ysyxSoCFull fpga axi42tl q_bvalid", false,-1);
        tracep->declBit(c+20176,"ysyxSoCFull fpga axi42tl bundleIn_0_bvalid", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga axi42tl deq clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga axi42tl deq reset", false,-1);
        tracep->declBit(c+8517,"ysyxSoCFull fpga axi42tl deq io_enq_ready", false,-1);
        tracep->declBit(c+20162,"ysyxSoCFull fpga axi42tl deq io_enq_valid", false,-1);
        tracep->declBit(c+20163,"ysyxSoCFull fpga axi42tl deq io_enq_bits_id", false,-1);
        tracep->declQuad(c+19875,"ysyxSoCFull fpga axi42tl deq io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+20164,"ysyxSoCFull fpga axi42tl deq io_enq_bits_resp", false,-1, 1,0);
        tracep->declBit(c+17617,"ysyxSoCFull fpga axi42tl deq io_enq_bits_last", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi42tl deq io_deq_ready", false,-1);
        tracep->declBit(c+17376,"ysyxSoCFull fpga axi42tl deq io_deq_valid", false,-1);
        tracep->declBit(c+19885,"ysyxSoCFull fpga axi42tl deq io_deq_bits_id", false,-1);
        tracep->declQuad(c+17377,"ysyxSoCFull fpga axi42tl deq io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+17379,"ysyxSoCFull fpga axi42tl deq io_deq_bits_resp", false,-1, 1,0);
        tracep->declBit(c+17380,"ysyxSoCFull fpga axi42tl deq io_deq_bits_last", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+8621+i*1,"ysyxSoCFull fpga axi42tl deq ram_id", true,(i+0));}}
        tracep->declBit(c+8622,"ysyxSoCFull fpga axi42tl deq ram_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi42tl deq ram_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+20163,"ysyxSoCFull fpga axi42tl deq ram_id_MPORT_data", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi42tl deq ram_id_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi42tl deq ram_id_MPORT_mask", false,-1);
        tracep->declBit(c+20177,"ysyxSoCFull fpga axi42tl deq ram_id_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declQuad(c+8623+i*2,"ysyxSoCFull fpga axi42tl deq ram_data", true,(i+0), 63,0);}}
        tracep->declQuad(c+8625,"ysyxSoCFull fpga axi42tl deq ram_data_io_deq_bits_MPORT_data", false,-1, 63,0);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi42tl deq ram_data_io_deq_bits_MPORT_addr", false,-1);
        tracep->declQuad(c+19875,"ysyxSoCFull fpga axi42tl deq ram_data_MPORT_data", false,-1, 63,0);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi42tl deq ram_data_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi42tl deq ram_data_MPORT_mask", false,-1);
        tracep->declBit(c+20177,"ysyxSoCFull fpga axi42tl deq ram_data_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+8627+i*1,"ysyxSoCFull fpga axi42tl deq ram_resp", true,(i+0), 1,0);}}
        tracep->declBus(c+8628,"ysyxSoCFull fpga axi42tl deq ram_resp_io_deq_bits_MPORT_data", false,-1, 1,0);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi42tl deq ram_resp_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+20164,"ysyxSoCFull fpga axi42tl deq ram_resp_MPORT_data", false,-1, 1,0);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi42tl deq ram_resp_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi42tl deq ram_resp_MPORT_mask", false,-1);
        tracep->declBit(c+20177,"ysyxSoCFull fpga axi42tl deq ram_resp_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+8629+i*1,"ysyxSoCFull fpga axi42tl deq ram_last", true,(i+0));}}
        tracep->declBit(c+8630,"ysyxSoCFull fpga axi42tl deq ram_last_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi42tl deq ram_last_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+17617,"ysyxSoCFull fpga axi42tl deq ram_last_MPORT_data", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi42tl deq ram_last_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi42tl deq ram_last_MPORT_mask", false,-1);
        tracep->declBit(c+20177,"ysyxSoCFull fpga axi42tl deq ram_last_MPORT_en", false,-1);
        tracep->declBit(c+8631,"ysyxSoCFull fpga axi42tl deq maybe_full", false,-1);
        tracep->declBit(c+8517,"ysyxSoCFull fpga axi42tl deq empty", false,-1);
        tracep->declBit(c+20177,"ysyxSoCFull fpga axi42tl deq do_enq", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi42tl deq do_deq", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga axi42tl q_bdeq clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga axi42tl q_bdeq reset", false,-1);
        tracep->declBit(c+8518,"ysyxSoCFull fpga axi42tl q_bdeq io_enq_ready", false,-1);
        tracep->declBit(c+20165,"ysyxSoCFull fpga axi42tl q_bdeq io_enq_valid", false,-1);
        tracep->declBit(c+20163,"ysyxSoCFull fpga axi42tl q_bdeq io_enq_bits_id", false,-1);
        tracep->declBus(c+20166,"ysyxSoCFull fpga axi42tl q_bdeq io_enq_bits_resp", false,-1, 1,0);
        tracep->declBit(c+20167,"ysyxSoCFull fpga axi42tl q_bdeq io_deq_ready", false,-1);
        tracep->declBit(c+20168,"ysyxSoCFull fpga axi42tl q_bdeq io_deq_valid", false,-1);
        tracep->declBit(c+19882,"ysyxSoCFull fpga axi42tl q_bdeq io_deq_bits_id", false,-1);
        tracep->declBus(c+19883,"ysyxSoCFull fpga axi42tl q_bdeq io_deq_bits_resp", false,-1, 1,0);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+8632+i*1,"ysyxSoCFull fpga axi42tl q_bdeq ram_id", true,(i+0));}}
        tracep->declBit(c+8633,"ysyxSoCFull fpga axi42tl q_bdeq ram_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi42tl q_bdeq ram_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+20163,"ysyxSoCFull fpga axi42tl q_bdeq ram_id_MPORT_data", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi42tl q_bdeq ram_id_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi42tl q_bdeq ram_id_MPORT_mask", false,-1);
        tracep->declBit(c+17621,"ysyxSoCFull fpga axi42tl q_bdeq ram_id_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+8634+i*1,"ysyxSoCFull fpga axi42tl q_bdeq ram_resp", true,(i+0), 1,0);}}
        tracep->declBus(c+8635,"ysyxSoCFull fpga axi42tl q_bdeq ram_resp_io_deq_bits_MPORT_data", false,-1, 1,0);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi42tl q_bdeq ram_resp_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+20166,"ysyxSoCFull fpga axi42tl q_bdeq ram_resp_MPORT_data", false,-1, 1,0);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi42tl q_bdeq ram_resp_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi42tl q_bdeq ram_resp_MPORT_mask", false,-1);
        tracep->declBit(c+17621,"ysyxSoCFull fpga axi42tl q_bdeq ram_resp_MPORT_en", false,-1);
        tracep->declBit(c+8636,"ysyxSoCFull fpga axi42tl q_bdeq maybe_full", false,-1);
        tracep->declBit(c+8518,"ysyxSoCFull fpga axi42tl q_bdeq empty", false,-1);
        tracep->declBit(c+17621,"ysyxSoCFull fpga axi42tl q_bdeq do_enq", false,-1);
        tracep->declBit(c+17622,"ysyxSoCFull fpga axi42tl q_bdeq do_deq", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga axi4yank_2 clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga axi4yank_2 reset", false,-1);
        tracep->declBit(c+19886,"ysyxSoCFull fpga axi4yank_2 auto_in_awready", false,-1);
        tracep->declBit(c+5510,"ysyxSoCFull fpga axi4yank_2 auto_in_awvalid", false,-1);
        tracep->declBit(c+5496,"ysyxSoCFull fpga axi4yank_2 auto_in_awid", false,-1);
        tracep->declBus(c+5497,"ysyxSoCFull fpga axi4yank_2 auto_in_awaddr", false,-1, 31,0);
        tracep->declBus(c+5498,"ysyxSoCFull fpga axi4yank_2 auto_in_awlen", false,-1, 7,0);
        tracep->declBus(c+5499,"ysyxSoCFull fpga axi4yank_2 auto_in_awsize", false,-1, 2,0);
        tracep->declBus(c+5511,"ysyxSoCFull fpga axi4yank_2 auto_in_awecho_extra_id", false,-1, 2,0);
        tracep->declBit(c+5512,"ysyxSoCFull fpga axi4yank_2 auto_in_awecho_real_last", false,-1);
        tracep->declBit(c+19879,"ysyxSoCFull fpga axi4yank_2 auto_in_wready", false,-1);
        tracep->declBit(c+5500,"ysyxSoCFull fpga axi4yank_2 auto_in_wvalid", false,-1);
        tracep->declQuad(c+5501,"ysyxSoCFull fpga axi4yank_2 auto_in_wdata", false,-1, 63,0);
        tracep->declBus(c+5503,"ysyxSoCFull fpga axi4yank_2 auto_in_wstrb", false,-1, 7,0);
        tracep->declBit(c+5504,"ysyxSoCFull fpga axi4yank_2 auto_in_wlast", false,-1);
        tracep->declBit(c+19880,"ysyxSoCFull fpga axi4yank_2 auto_in_bready", false,-1);
        tracep->declBit(c+19881,"ysyxSoCFull fpga axi4yank_2 auto_in_bvalid", false,-1);
        tracep->declBit(c+19882,"ysyxSoCFull fpga axi4yank_2 auto_in_bid", false,-1);
        tracep->declBus(c+19883,"ysyxSoCFull fpga axi4yank_2 auto_in_bresp", false,-1, 1,0);
        tracep->declBus(c+17381,"ysyxSoCFull fpga axi4yank_2 auto_in_becho_extra_id", false,-1, 2,0);
        tracep->declBit(c+19887,"ysyxSoCFull fpga axi4yank_2 auto_in_becho_real_last", false,-1);
        tracep->declBit(c+19888,"ysyxSoCFull fpga axi4yank_2 auto_in_arready", false,-1);
        tracep->declBit(c+5513,"ysyxSoCFull fpga axi4yank_2 auto_in_arvalid", false,-1);
        tracep->declBit(c+5506,"ysyxSoCFull fpga axi4yank_2 auto_in_arid", false,-1);
        tracep->declBus(c+5507,"ysyxSoCFull fpga axi4yank_2 auto_in_araddr", false,-1, 31,0);
        tracep->declBus(c+5508,"ysyxSoCFull fpga axi4yank_2 auto_in_arlen", false,-1, 7,0);
        tracep->declBus(c+5509,"ysyxSoCFull fpga axi4yank_2 auto_in_arsize", false,-1, 2,0);
        tracep->declBus(c+5514,"ysyxSoCFull fpga axi4yank_2 auto_in_arecho_extra_id", false,-1, 2,0);
        tracep->declBit(c+5515,"ysyxSoCFull fpga axi4yank_2 auto_in_arecho_real_last", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4yank_2 auto_in_rready", false,-1);
        tracep->declBit(c+17376,"ysyxSoCFull fpga axi4yank_2 auto_in_rvalid", false,-1);
        tracep->declBit(c+19885,"ysyxSoCFull fpga axi4yank_2 auto_in_rid", false,-1);
        tracep->declQuad(c+17377,"ysyxSoCFull fpga axi4yank_2 auto_in_rdata", false,-1, 63,0);
        tracep->declBus(c+17379,"ysyxSoCFull fpga axi4yank_2 auto_in_rresp", false,-1, 1,0);
        tracep->declBus(c+17382,"ysyxSoCFull fpga axi4yank_2 auto_in_recho_extra_id", false,-1, 2,0);
        tracep->declBit(c+17383,"ysyxSoCFull fpga axi4yank_2 auto_in_recho_real_last", false,-1);
        tracep->declBit(c+17380,"ysyxSoCFull fpga axi4yank_2 auto_in_rlast", false,-1);
        tracep->declBit(c+19878,"ysyxSoCFull fpga axi4yank_2 auto_out_awready", false,-1);
        tracep->declBit(c+5495,"ysyxSoCFull fpga axi4yank_2 auto_out_awvalid", false,-1);
        tracep->declBit(c+5496,"ysyxSoCFull fpga axi4yank_2 auto_out_awid", false,-1);
        tracep->declBus(c+5497,"ysyxSoCFull fpga axi4yank_2 auto_out_awaddr", false,-1, 31,0);
        tracep->declBus(c+5498,"ysyxSoCFull fpga axi4yank_2 auto_out_awlen", false,-1, 7,0);
        tracep->declBus(c+5499,"ysyxSoCFull fpga axi4yank_2 auto_out_awsize", false,-1, 2,0);
        tracep->declBit(c+19879,"ysyxSoCFull fpga axi4yank_2 auto_out_wready", false,-1);
        tracep->declBit(c+5500,"ysyxSoCFull fpga axi4yank_2 auto_out_wvalid", false,-1);
        tracep->declQuad(c+5501,"ysyxSoCFull fpga axi4yank_2 auto_out_wdata", false,-1, 63,0);
        tracep->declBus(c+5503,"ysyxSoCFull fpga axi4yank_2 auto_out_wstrb", false,-1, 7,0);
        tracep->declBit(c+5504,"ysyxSoCFull fpga axi4yank_2 auto_out_wlast", false,-1);
        tracep->declBit(c+19880,"ysyxSoCFull fpga axi4yank_2 auto_out_bready", false,-1);
        tracep->declBit(c+19881,"ysyxSoCFull fpga axi4yank_2 auto_out_bvalid", false,-1);
        tracep->declBit(c+19882,"ysyxSoCFull fpga axi4yank_2 auto_out_bid", false,-1);
        tracep->declBus(c+19883,"ysyxSoCFull fpga axi4yank_2 auto_out_bresp", false,-1, 1,0);
        tracep->declBit(c+19884,"ysyxSoCFull fpga axi4yank_2 auto_out_arready", false,-1);
        tracep->declBit(c+5505,"ysyxSoCFull fpga axi4yank_2 auto_out_arvalid", false,-1);
        tracep->declBit(c+5506,"ysyxSoCFull fpga axi4yank_2 auto_out_arid", false,-1);
        tracep->declBus(c+5507,"ysyxSoCFull fpga axi4yank_2 auto_out_araddr", false,-1, 31,0);
        tracep->declBus(c+5508,"ysyxSoCFull fpga axi4yank_2 auto_out_arlen", false,-1, 7,0);
        tracep->declBus(c+5509,"ysyxSoCFull fpga axi4yank_2 auto_out_arsize", false,-1, 2,0);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4yank_2 auto_out_rready", false,-1);
        tracep->declBit(c+17376,"ysyxSoCFull fpga axi4yank_2 auto_out_rvalid", false,-1);
        tracep->declBit(c+19885,"ysyxSoCFull fpga axi4yank_2 auto_out_rid", false,-1);
        tracep->declQuad(c+17377,"ysyxSoCFull fpga axi4yank_2 auto_out_rdata", false,-1, 63,0);
        tracep->declBus(c+17379,"ysyxSoCFull fpga axi4yank_2 auto_out_rresp", false,-1, 1,0);
        tracep->declBit(c+17380,"ysyxSoCFull fpga axi4yank_2 auto_out_rlast", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_reset", false,-1);
        tracep->declBit(c+8637,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_io_enq_ready", false,-1);
        tracep->declBit(c+17623,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_io_enq_valid", false,-1);
        tracep->declBus(c+5514,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_io_enq_bits_extra_id", false,-1, 2,0);
        tracep->declBit(c+5515,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_io_enq_bits_real_last", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_io_deq_ready", false,-1);
        tracep->declBit(c+17624,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_io_deq_valid", false,-1);
        tracep->declBus(c+8638,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_io_deq_bits_extra_id", false,-1, 2,0);
        tracep->declBit(c+8639,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_io_deq_bits_real_last", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_1_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_1_reset", false,-1);
        tracep->declBit(c+8640,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_1_io_enq_ready", false,-1);
        tracep->declBit(c+17625,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_1_io_enq_valid", false,-1);
        tracep->declBus(c+5514,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_1_io_enq_bits_extra_id", false,-1, 2,0);
        tracep->declBit(c+5515,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_1_io_enq_bits_real_last", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_1_io_deq_ready", false,-1);
        tracep->declBit(c+17626,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_1_io_deq_valid", false,-1);
        tracep->declBus(c+8641,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_1_io_deq_bits_extra_id", false,-1, 2,0);
        tracep->declBit(c+8642,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_1_io_deq_bits_real_last", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_2_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_2_reset", false,-1);
        tracep->declBit(c+8643,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_2_io_enq_ready", false,-1);
        tracep->declBit(c+20178,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_2_io_enq_valid", false,-1);
        tracep->declBus(c+5511,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_2_io_enq_bits_extra_id", false,-1, 2,0);
        tracep->declBit(c+5512,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_2_io_enq_bits_real_last", false,-1);
        tracep->declBit(c+20179,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_2_io_deq_ready", false,-1);
        tracep->declBit(c+20180,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_2_io_deq_valid", false,-1);
        tracep->declBus(c+8644,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_2_io_deq_bits_extra_id", false,-1, 2,0);
        tracep->declBit(c+8645,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_2_io_deq_bits_real_last", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_3_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_3_reset", false,-1);
        tracep->declBit(c+8646,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_3_io_enq_ready", false,-1);
        tracep->declBit(c+20181,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_3_io_enq_valid", false,-1);
        tracep->declBus(c+5511,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_3_io_enq_bits_extra_id", false,-1, 2,0);
        tracep->declBit(c+5512,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_3_io_enq_bits_real_last", false,-1);
        tracep->declBit(c+20182,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_3_io_deq_ready", false,-1);
        tracep->declBit(c+20183,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_3_io_deq_valid", false,-1);
        tracep->declBus(c+8647,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_3_io_deq_bits_extra_id", false,-1, 2,0);
        tracep->declBit(c+8648,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_3_io_deq_bits_real_last", false,-1);
        tracep->declBit(c+8649,"ysyxSoCFull fpga axi4yank_2 arsel_0", false,-1);
        tracep->declBit(c+8650,"ysyxSoCFull fpga axi4yank_2 arsel_1", false,-1);
        tracep->declBit(c+20184,"ysyxSoCFull fpga axi4yank_2 rsel_0", false,-1);
        tracep->declBit(c+20185,"ysyxSoCFull fpga axi4yank_2 rsel_1", false,-1);
        tracep->declBit(c+8651,"ysyxSoCFull fpga axi4yank_2 awsel_0", false,-1);
        tracep->declBit(c+8652,"ysyxSoCFull fpga axi4yank_2 awsel_1", false,-1);
        tracep->declBit(c+20186,"ysyxSoCFull fpga axi4yank_2 bsel_0", false,-1);
        tracep->declBit(c+20187,"ysyxSoCFull fpga axi4yank_2 bsel_1", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility reset", false,-1);
        tracep->declBit(c+8637,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility io_enq_ready", false,-1);
        tracep->declBit(c+17623,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility io_enq_valid", false,-1);
        tracep->declBus(c+5514,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility io_enq_bits_extra_id", false,-1, 2,0);
        tracep->declBit(c+5515,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility io_enq_bits_real_last", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility io_deq_ready", false,-1);
        tracep->declBit(c+17624,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility io_deq_valid", false,-1);
        tracep->declBus(c+8638,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility io_deq_bits_extra_id", false,-1, 2,0);
        tracep->declBit(c+8639,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility io_deq_bits_real_last", false,-1);
        {int i; for (i=0; i<4; i++) {
                tracep->declBus(c+8653+i*1,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility ram_extra_id", true,(i+0), 2,0);}}
        tracep->declBus(c+8657,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility ram_extra_id_io_deq_bits_MPORT_data", false,-1, 2,0);
        tracep->declBus(c+8658,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 1,0);
        tracep->declBus(c+5514,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility ram_extra_id_MPORT_data", false,-1, 2,0);
        tracep->declBus(c+8659,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility ram_extra_id_MPORT_addr", false,-1, 1,0);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+20188,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility ram_extra_id_MPORT_en", false,-1);
        {int i; for (i=0; i<4; i++) {
                tracep->declBit(c+8660+i*1,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility ram_real_last", true,(i+0));}}
        tracep->declBit(c+8664,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility ram_real_last_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+8658,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility ram_real_last_io_deq_bits_MPORT_addr", false,-1, 1,0);
        tracep->declBit(c+5515,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility ram_real_last_MPORT_data", false,-1);
        tracep->declBus(c+8659,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility ram_real_last_MPORT_addr", false,-1, 1,0);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility ram_real_last_MPORT_mask", false,-1);
        tracep->declBit(c+20188,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility ram_real_last_MPORT_en", false,-1);
        tracep->declBus(c+8659,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility enq_ptr_value", false,-1, 1,0);
        tracep->declBus(c+8658,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility deq_ptr_value", false,-1, 1,0);
        tracep->declBit(c+8665,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility maybe_full", false,-1);
        tracep->declBit(c+8666,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility ptr_match", false,-1);
        tracep->declBit(c+8667,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility empty", false,-1);
        tracep->declBit(c+8668,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility full", false,-1);
        tracep->declBit(c+20188,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility do_enq", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility do_deq", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_1 clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_1 reset", false,-1);
        tracep->declBit(c+8640,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_1 io_enq_ready", false,-1);
        tracep->declBit(c+17625,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_1 io_enq_valid", false,-1);
        tracep->declBus(c+5514,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_1 io_enq_bits_extra_id", false,-1, 2,0);
        tracep->declBit(c+5515,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_1 io_enq_bits_real_last", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_1 io_deq_ready", false,-1);
        tracep->declBit(c+17626,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_1 io_deq_valid", false,-1);
        tracep->declBus(c+8641,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_1 io_deq_bits_extra_id", false,-1, 2,0);
        tracep->declBit(c+8642,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_1 io_deq_bits_real_last", false,-1);
        {int i; for (i=0; i<4; i++) {
                tracep->declBus(c+8669+i*1,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_1 ram_extra_id", true,(i+0), 2,0);}}
        tracep->declBus(c+8673,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_1 ram_extra_id_io_deq_bits_MPORT_data", false,-1, 2,0);
        tracep->declBus(c+8674,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_1 ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 1,0);
        tracep->declBus(c+5514,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_1 ram_extra_id_MPORT_data", false,-1, 2,0);
        tracep->declBus(c+8675,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_1 ram_extra_id_MPORT_addr", false,-1, 1,0);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_1 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+20189,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_1 ram_extra_id_MPORT_en", false,-1);
        {int i; for (i=0; i<4; i++) {
                tracep->declBit(c+8676+i*1,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_1 ram_real_last", true,(i+0));}}
        tracep->declBit(c+8680,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_1 ram_real_last_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+8674,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_1 ram_real_last_io_deq_bits_MPORT_addr", false,-1, 1,0);
        tracep->declBit(c+5515,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_1 ram_real_last_MPORT_data", false,-1);
        tracep->declBus(c+8675,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_1 ram_real_last_MPORT_addr", false,-1, 1,0);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_1 ram_real_last_MPORT_mask", false,-1);
        tracep->declBit(c+20189,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_1 ram_real_last_MPORT_en", false,-1);
        tracep->declBus(c+8675,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_1 enq_ptr_value", false,-1, 1,0);
        tracep->declBus(c+8674,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_1 deq_ptr_value", false,-1, 1,0);
        tracep->declBit(c+8681,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_1 maybe_full", false,-1);
        tracep->declBit(c+8682,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_1 ptr_match", false,-1);
        tracep->declBit(c+8683,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_1 empty", false,-1);
        tracep->declBit(c+8684,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_1 full", false,-1);
        tracep->declBit(c+20189,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_1 do_enq", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_1 do_deq", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_2 clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_2 reset", false,-1);
        tracep->declBit(c+8643,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_2 io_enq_ready", false,-1);
        tracep->declBit(c+20178,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_2 io_enq_valid", false,-1);
        tracep->declBus(c+5511,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_2 io_enq_bits_extra_id", false,-1, 2,0);
        tracep->declBit(c+5512,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_2 io_enq_bits_real_last", false,-1);
        tracep->declBit(c+20179,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_2 io_deq_ready", false,-1);
        tracep->declBit(c+20180,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_2 io_deq_valid", false,-1);
        tracep->declBus(c+8644,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_2 io_deq_bits_extra_id", false,-1, 2,0);
        tracep->declBit(c+8645,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_2 io_deq_bits_real_last", false,-1);
        {int i; for (i=0; i<4; i++) {
                tracep->declBus(c+8685+i*1,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_2 ram_extra_id", true,(i+0), 2,0);}}
        tracep->declBus(c+8689,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_2 ram_extra_id_io_deq_bits_MPORT_data", false,-1, 2,0);
        tracep->declBus(c+8690,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_2 ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 1,0);
        tracep->declBus(c+5511,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_2 ram_extra_id_MPORT_data", false,-1, 2,0);
        tracep->declBus(c+8691,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_2 ram_extra_id_MPORT_addr", false,-1, 1,0);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_2 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+17627,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_2 ram_extra_id_MPORT_en", false,-1);
        {int i; for (i=0; i<4; i++) {
                tracep->declBit(c+8692+i*1,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_2 ram_real_last", true,(i+0));}}
        tracep->declBit(c+8696,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_2 ram_real_last_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+8690,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_2 ram_real_last_io_deq_bits_MPORT_addr", false,-1, 1,0);
        tracep->declBit(c+5512,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_2 ram_real_last_MPORT_data", false,-1);
        tracep->declBus(c+8691,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_2 ram_real_last_MPORT_addr", false,-1, 1,0);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_2 ram_real_last_MPORT_mask", false,-1);
        tracep->declBit(c+17627,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_2 ram_real_last_MPORT_en", false,-1);
        tracep->declBus(c+8691,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_2 enq_ptr_value", false,-1, 1,0);
        tracep->declBus(c+8690,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_2 deq_ptr_value", false,-1, 1,0);
        tracep->declBit(c+8697,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_2 maybe_full", false,-1);
        tracep->declBit(c+8698,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_2 ptr_match", false,-1);
        tracep->declBit(c+8699,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_2 empty", false,-1);
        tracep->declBit(c+8700,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_2 full", false,-1);
        tracep->declBit(c+20190,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_2 do_enq", false,-1);
        tracep->declBit(c+20191,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_2 do_deq", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_3 clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_3 reset", false,-1);
        tracep->declBit(c+8646,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_3 io_enq_ready", false,-1);
        tracep->declBit(c+20181,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_3 io_enq_valid", false,-1);
        tracep->declBus(c+5511,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_3 io_enq_bits_extra_id", false,-1, 2,0);
        tracep->declBit(c+5512,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_3 io_enq_bits_real_last", false,-1);
        tracep->declBit(c+20182,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_3 io_deq_ready", false,-1);
        tracep->declBit(c+20183,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_3 io_deq_valid", false,-1);
        tracep->declBus(c+8647,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_3 io_deq_bits_extra_id", false,-1, 2,0);
        tracep->declBit(c+8648,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_3 io_deq_bits_real_last", false,-1);
        {int i; for (i=0; i<4; i++) {
                tracep->declBus(c+8701+i*1,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_3 ram_extra_id", true,(i+0), 2,0);}}
        tracep->declBus(c+8705,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_3 ram_extra_id_io_deq_bits_MPORT_data", false,-1, 2,0);
        tracep->declBus(c+8706,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_3 ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 1,0);
        tracep->declBus(c+5511,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_3 ram_extra_id_MPORT_data", false,-1, 2,0);
        tracep->declBus(c+8707,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_3 ram_extra_id_MPORT_addr", false,-1, 1,0);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_3 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+17628,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_3 ram_extra_id_MPORT_en", false,-1);
        {int i; for (i=0; i<4; i++) {
                tracep->declBit(c+8708+i*1,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_3 ram_real_last", true,(i+0));}}
        tracep->declBit(c+8712,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_3 ram_real_last_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+8706,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_3 ram_real_last_io_deq_bits_MPORT_addr", false,-1, 1,0);
        tracep->declBit(c+5512,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_3 ram_real_last_MPORT_data", false,-1);
        tracep->declBus(c+8707,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_3 ram_real_last_MPORT_addr", false,-1, 1,0);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_3 ram_real_last_MPORT_mask", false,-1);
        tracep->declBit(c+17628,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_3 ram_real_last_MPORT_en", false,-1);
        tracep->declBus(c+8707,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_3 enq_ptr_value", false,-1, 1,0);
        tracep->declBus(c+8706,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_3 deq_ptr_value", false,-1, 1,0);
        tracep->declBit(c+8713,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_3 maybe_full", false,-1);
        tracep->declBit(c+8714,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_3 ptr_match", false,-1);
        tracep->declBit(c+8715,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_3 empty", false,-1);
        tracep->declBit(c+8716,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_3 full", false,-1);
        tracep->declBit(c+20192,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_3 do_enq", false,-1);
        tracep->declBit(c+20193,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_3 do_deq", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga axi4frag clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga axi4frag reset", false,-1);
        tracep->declBit(c+5516,"ysyxSoCFull fpga axi4frag auto_in_awready", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4frag auto_in_awvalid", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4frag auto_in_awid", false,-1);
        tracep->declBus(c+20828,"ysyxSoCFull fpga axi4frag auto_in_awaddr", false,-1, 31,0);
        tracep->declBus(c+20831,"ysyxSoCFull fpga axi4frag auto_in_awlen", false,-1, 7,0);
        tracep->declBus(c+20821,"ysyxSoCFull fpga axi4frag auto_in_awsize", false,-1, 2,0);
        tracep->declBus(c+20816,"ysyxSoCFull fpga axi4frag auto_in_awburst", false,-1, 1,0);
        tracep->declBus(c+20821,"ysyxSoCFull fpga axi4frag auto_in_awecho_extra_id", false,-1, 2,0);
        tracep->declBit(c+5517,"ysyxSoCFull fpga axi4frag auto_in_wready", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4frag auto_in_wvalid", false,-1);
        tracep->declQuad(c+20819,"ysyxSoCFull fpga axi4frag auto_in_wdata", false,-1, 63,0);
        tracep->declBus(c+20831,"ysyxSoCFull fpga axi4frag auto_in_wstrb", false,-1, 7,0);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4frag auto_in_wlast", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4frag auto_in_bready", false,-1);
        tracep->declBit(c+19889,"ysyxSoCFull fpga axi4frag auto_in_bvalid", false,-1);
        tracep->declBit(c+19882,"ysyxSoCFull fpga axi4frag auto_in_bid", false,-1);
        tracep->declBus(c+17384,"ysyxSoCFull fpga axi4frag auto_in_bresp", false,-1, 1,0);
        tracep->declBus(c+17381,"ysyxSoCFull fpga axi4frag auto_in_becho_extra_id", false,-1, 2,0);
        tracep->declBit(c+5518,"ysyxSoCFull fpga axi4frag auto_in_arready", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4frag auto_in_arvalid", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4frag auto_in_arid", false,-1);
        tracep->declBus(c+20828,"ysyxSoCFull fpga axi4frag auto_in_araddr", false,-1, 31,0);
        tracep->declBus(c+20831,"ysyxSoCFull fpga axi4frag auto_in_arlen", false,-1, 7,0);
        tracep->declBus(c+20821,"ysyxSoCFull fpga axi4frag auto_in_arsize", false,-1, 2,0);
        tracep->declBus(c+20816,"ysyxSoCFull fpga axi4frag auto_in_arburst", false,-1, 1,0);
        tracep->declBus(c+20821,"ysyxSoCFull fpga axi4frag auto_in_arecho_extra_id", false,-1, 2,0);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4frag auto_in_rready", false,-1);
        tracep->declBit(c+17376,"ysyxSoCFull fpga axi4frag auto_in_rvalid", false,-1);
        tracep->declBit(c+19885,"ysyxSoCFull fpga axi4frag auto_in_rid", false,-1);
        tracep->declQuad(c+17377,"ysyxSoCFull fpga axi4frag auto_in_rdata", false,-1, 63,0);
        tracep->declBus(c+17379,"ysyxSoCFull fpga axi4frag auto_in_rresp", false,-1, 1,0);
        tracep->declBus(c+17382,"ysyxSoCFull fpga axi4frag auto_in_recho_extra_id", false,-1, 2,0);
        tracep->declBit(c+17385,"ysyxSoCFull fpga axi4frag auto_in_rlast", false,-1);
        tracep->declBit(c+19886,"ysyxSoCFull fpga axi4frag auto_out_awready", false,-1);
        tracep->declBit(c+5510,"ysyxSoCFull fpga axi4frag auto_out_awvalid", false,-1);
        tracep->declBit(c+5496,"ysyxSoCFull fpga axi4frag auto_out_awid", false,-1);
        tracep->declBus(c+5497,"ysyxSoCFull fpga axi4frag auto_out_awaddr", false,-1, 31,0);
        tracep->declBus(c+5498,"ysyxSoCFull fpga axi4frag auto_out_awlen", false,-1, 7,0);
        tracep->declBus(c+5499,"ysyxSoCFull fpga axi4frag auto_out_awsize", false,-1, 2,0);
        tracep->declBus(c+5511,"ysyxSoCFull fpga axi4frag auto_out_awecho_extra_id", false,-1, 2,0);
        tracep->declBit(c+5512,"ysyxSoCFull fpga axi4frag auto_out_awecho_real_last", false,-1);
        tracep->declBit(c+19879,"ysyxSoCFull fpga axi4frag auto_out_wready", false,-1);
        tracep->declBit(c+5500,"ysyxSoCFull fpga axi4frag auto_out_wvalid", false,-1);
        tracep->declQuad(c+5501,"ysyxSoCFull fpga axi4frag auto_out_wdata", false,-1, 63,0);
        tracep->declBus(c+5503,"ysyxSoCFull fpga axi4frag auto_out_wstrb", false,-1, 7,0);
        tracep->declBit(c+5504,"ysyxSoCFull fpga axi4frag auto_out_wlast", false,-1);
        tracep->declBit(c+19880,"ysyxSoCFull fpga axi4frag auto_out_bready", false,-1);
        tracep->declBit(c+19881,"ysyxSoCFull fpga axi4frag auto_out_bvalid", false,-1);
        tracep->declBit(c+19882,"ysyxSoCFull fpga axi4frag auto_out_bid", false,-1);
        tracep->declBus(c+19883,"ysyxSoCFull fpga axi4frag auto_out_bresp", false,-1, 1,0);
        tracep->declBus(c+17381,"ysyxSoCFull fpga axi4frag auto_out_becho_extra_id", false,-1, 2,0);
        tracep->declBit(c+19887,"ysyxSoCFull fpga axi4frag auto_out_becho_real_last", false,-1);
        tracep->declBit(c+19888,"ysyxSoCFull fpga axi4frag auto_out_arready", false,-1);
        tracep->declBit(c+5513,"ysyxSoCFull fpga axi4frag auto_out_arvalid", false,-1);
        tracep->declBit(c+5506,"ysyxSoCFull fpga axi4frag auto_out_arid", false,-1);
        tracep->declBus(c+5507,"ysyxSoCFull fpga axi4frag auto_out_araddr", false,-1, 31,0);
        tracep->declBus(c+5508,"ysyxSoCFull fpga axi4frag auto_out_arlen", false,-1, 7,0);
        tracep->declBus(c+5509,"ysyxSoCFull fpga axi4frag auto_out_arsize", false,-1, 2,0);
        tracep->declBus(c+5514,"ysyxSoCFull fpga axi4frag auto_out_arecho_extra_id", false,-1, 2,0);
        tracep->declBit(c+5515,"ysyxSoCFull fpga axi4frag auto_out_arecho_real_last", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4frag auto_out_rready", false,-1);
        tracep->declBit(c+17376,"ysyxSoCFull fpga axi4frag auto_out_rvalid", false,-1);
        tracep->declBit(c+19885,"ysyxSoCFull fpga axi4frag auto_out_rid", false,-1);
        tracep->declQuad(c+17377,"ysyxSoCFull fpga axi4frag auto_out_rdata", false,-1, 63,0);
        tracep->declBus(c+17379,"ysyxSoCFull fpga axi4frag auto_out_rresp", false,-1, 1,0);
        tracep->declBus(c+17382,"ysyxSoCFull fpga axi4frag auto_out_recho_extra_id", false,-1, 2,0);
        tracep->declBit(c+17383,"ysyxSoCFull fpga axi4frag auto_out_recho_real_last", false,-1);
        tracep->declBit(c+17380,"ysyxSoCFull fpga axi4frag auto_out_rlast", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga axi4frag deq_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga axi4frag deq_reset", false,-1);
        tracep->declBit(c+5518,"ysyxSoCFull fpga axi4frag deq_io_enq_ready", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4frag deq_io_enq_valid", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4frag deq_io_enq_bits_id", false,-1);
        tracep->declBus(c+20828,"ysyxSoCFull fpga axi4frag deq_io_enq_bits_addr", false,-1, 31,0);
        tracep->declBus(c+20831,"ysyxSoCFull fpga axi4frag deq_io_enq_bits_len", false,-1, 7,0);
        tracep->declBus(c+20821,"ysyxSoCFull fpga axi4frag deq_io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+20816,"ysyxSoCFull fpga axi4frag deq_io_enq_bits_burst", false,-1, 1,0);
        tracep->declBus(c+20821,"ysyxSoCFull fpga axi4frag deq_io_enq_bits_echo_extra_id", false,-1, 2,0);
        tracep->declBit(c+17629,"ysyxSoCFull fpga axi4frag deq_io_deq_ready", false,-1);
        tracep->declBit(c+5513,"ysyxSoCFull fpga axi4frag deq_io_deq_valid", false,-1);
        tracep->declBit(c+5506,"ysyxSoCFull fpga axi4frag deq_io_deq_bits_id", false,-1);
        tracep->declBus(c+8717,"ysyxSoCFull fpga axi4frag deq_io_deq_bits_addr", false,-1, 31,0);
        tracep->declBus(c+8718,"ysyxSoCFull fpga axi4frag deq_io_deq_bits_len", false,-1, 7,0);
        tracep->declBus(c+5509,"ysyxSoCFull fpga axi4frag deq_io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+8719,"ysyxSoCFull fpga axi4frag deq_io_deq_bits_burst", false,-1, 1,0);
        tracep->declBus(c+5514,"ysyxSoCFull fpga axi4frag deq_io_deq_bits_echo_extra_id", false,-1, 2,0);
        tracep->declBit(c+20784,"ysyxSoCFull fpga axi4frag deq_1_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga axi4frag deq_1_reset", false,-1);
        tracep->declBit(c+5516,"ysyxSoCFull fpga axi4frag deq_1_io_enq_ready", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4frag deq_1_io_enq_valid", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4frag deq_1_io_enq_bits_id", false,-1);
        tracep->declBus(c+20828,"ysyxSoCFull fpga axi4frag deq_1_io_enq_bits_addr", false,-1, 31,0);
        tracep->declBus(c+20831,"ysyxSoCFull fpga axi4frag deq_1_io_enq_bits_len", false,-1, 7,0);
        tracep->declBus(c+20821,"ysyxSoCFull fpga axi4frag deq_1_io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+20816,"ysyxSoCFull fpga axi4frag deq_1_io_enq_bits_burst", false,-1, 1,0);
        tracep->declBus(c+20821,"ysyxSoCFull fpga axi4frag deq_1_io_enq_bits_echo_extra_id", false,-1, 2,0);
        tracep->declBit(c+17630,"ysyxSoCFull fpga axi4frag deq_1_io_deq_ready", false,-1);
        tracep->declBit(c+8720,"ysyxSoCFull fpga axi4frag deq_1_io_deq_valid", false,-1);
        tracep->declBit(c+5496,"ysyxSoCFull fpga axi4frag deq_1_io_deq_bits_id", false,-1);
        tracep->declBus(c+8721,"ysyxSoCFull fpga axi4frag deq_1_io_deq_bits_addr", false,-1, 31,0);
        tracep->declBus(c+8722,"ysyxSoCFull fpga axi4frag deq_1_io_deq_bits_len", false,-1, 7,0);
        tracep->declBus(c+5499,"ysyxSoCFull fpga axi4frag deq_1_io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+8723,"ysyxSoCFull fpga axi4frag deq_1_io_deq_bits_burst", false,-1, 1,0);
        tracep->declBus(c+5511,"ysyxSoCFull fpga axi4frag deq_1_io_deq_bits_echo_extra_id", false,-1, 2,0);
        tracep->declBit(c+20784,"ysyxSoCFull fpga axi4frag in_wdeq_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga axi4frag in_wdeq_reset", false,-1);
        tracep->declBit(c+5517,"ysyxSoCFull fpga axi4frag in_wdeq_io_enq_ready", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4frag in_wdeq_io_enq_valid", false,-1);
        tracep->declQuad(c+20819,"ysyxSoCFull fpga axi4frag in_wdeq_io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+20831,"ysyxSoCFull fpga axi4frag in_wdeq_io_enq_bits_strb", false,-1, 7,0);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4frag in_wdeq_io_enq_bits_last", false,-1);
        tracep->declBit(c+17631,"ysyxSoCFull fpga axi4frag in_wdeq_io_deq_ready", false,-1);
        tracep->declBit(c+8724,"ysyxSoCFull fpga axi4frag in_wdeq_io_deq_valid", false,-1);
        tracep->declQuad(c+5501,"ysyxSoCFull fpga axi4frag in_wdeq_io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+5503,"ysyxSoCFull fpga axi4frag in_wdeq_io_deq_bits_strb", false,-1, 7,0);
        tracep->declBit(c+8725,"ysyxSoCFull fpga axi4frag in_wdeq_io_deq_bits_last", false,-1);
        tracep->declBit(c+8726,"ysyxSoCFull fpga axi4frag busy", false,-1);
        tracep->declBus(c+8727,"ysyxSoCFull fpga axi4frag r_addr", false,-1, 31,0);
        tracep->declBus(c+8728,"ysyxSoCFull fpga axi4frag r_len", false,-1, 7,0);
        tracep->declBus(c+8718,"ysyxSoCFull fpga axi4frag irr_bits_len", false,-1, 7,0);
        tracep->declBus(c+8729,"ysyxSoCFull fpga axi4frag len", false,-1, 7,0);
        tracep->declBus(c+8717,"ysyxSoCFull fpga axi4frag irr_bits_addr", false,-1, 31,0);
        tracep->declBus(c+8730,"ysyxSoCFull fpga axi4frag addr", false,-1, 31,0);
        tracep->declBus(c+8731,"ysyxSoCFull fpga axi4frag alignment", false,-1, 7,0);
        tracep->declBus(c+8732,"ysyxSoCFull fpga axi4frag fillLow", false,-1, 6,0);
        tracep->declBus(c+8733,"ysyxSoCFull fpga axi4frag wipeHigh", false,-1, 7,0);
        tracep->declBus(c+8734,"ysyxSoCFull fpga axi4frag remain1", false,-1, 7,0);
        tracep->declBus(c+8735,"ysyxSoCFull fpga axi4frag align1", false,-1, 7,0);
        tracep->declBus(c+8736,"ysyxSoCFull fpga axi4frag maxSupported1", false,-1, 7,0);
        tracep->declBus(c+8719,"ysyxSoCFull fpga axi4frag irr_bits_burst", false,-1, 1,0);
        tracep->declBit(c+8737,"ysyxSoCFull fpga axi4frag fixed", false,-1);
        tracep->declBus(c+5509,"ysyxSoCFull fpga axi4frag irr_bits_size", false,-1, 2,0);
        tracep->declBit(c+8738,"ysyxSoCFull fpga axi4frag narrow", false,-1);
        tracep->declBit(c+8739,"ysyxSoCFull fpga axi4frag bad", false,-1);
        tracep->declBus(c+8740,"ysyxSoCFull fpga axi4frag beats_lo", false,-1, 7,0);
        tracep->declBus(c+8741,"ysyxSoCFull fpga axi4frag beats", false,-1, 8,0);
        tracep->declBus(c+8742,"ysyxSoCFull fpga axi4frag inc_addr", false,-1, 31,0);
        tracep->declBus(c+8743,"ysyxSoCFull fpga axi4frag wrapMask", false,-1, 14,0);
        tracep->declBit(c+8744,"ysyxSoCFull fpga axi4frag ar_last", false,-1);
        tracep->declBit(c+5513,"ysyxSoCFull fpga axi4frag irr_valid", false,-1);
        tracep->declBit(c+8745,"ysyxSoCFull fpga axi4frag busy_1", false,-1);
        tracep->declBus(c+8746,"ysyxSoCFull fpga axi4frag r_addr_1", false,-1, 31,0);
        tracep->declBus(c+8747,"ysyxSoCFull fpga axi4frag r_len_1", false,-1, 7,0);
        tracep->declBus(c+8722,"ysyxSoCFull fpga axi4frag irr_1_bits_len", false,-1, 7,0);
        tracep->declBus(c+8748,"ysyxSoCFull fpga axi4frag len_1", false,-1, 7,0);
        tracep->declBus(c+8721,"ysyxSoCFull fpga axi4frag irr_1_bits_addr", false,-1, 31,0);
        tracep->declBus(c+8749,"ysyxSoCFull fpga axi4frag addr_1", false,-1, 31,0);
        tracep->declBus(c+8750,"ysyxSoCFull fpga axi4frag alignment_1", false,-1, 7,0);
        tracep->declBus(c+8751,"ysyxSoCFull fpga axi4frag fillLow_1", false,-1, 6,0);
        tracep->declBus(c+8752,"ysyxSoCFull fpga axi4frag wipeHigh_1", false,-1, 7,0);
        tracep->declBus(c+8753,"ysyxSoCFull fpga axi4frag remain1_1", false,-1, 7,0);
        tracep->declBus(c+8754,"ysyxSoCFull fpga axi4frag align1_1", false,-1, 7,0);
        tracep->declBus(c+8755,"ysyxSoCFull fpga axi4frag maxSupported1_1", false,-1, 7,0);
        tracep->declBus(c+8723,"ysyxSoCFull fpga axi4frag irr_1_bits_burst", false,-1, 1,0);
        tracep->declBit(c+8756,"ysyxSoCFull fpga axi4frag fixed_1", false,-1);
        tracep->declBus(c+5499,"ysyxSoCFull fpga axi4frag irr_1_bits_size", false,-1, 2,0);
        tracep->declBit(c+8757,"ysyxSoCFull fpga axi4frag narrow_1", false,-1);
        tracep->declBit(c+8758,"ysyxSoCFull fpga axi4frag bad_1", false,-1);
        tracep->declBus(c+8759,"ysyxSoCFull fpga axi4frag beats_lo_1", false,-1, 7,0);
        tracep->declBus(c+8760,"ysyxSoCFull fpga axi4frag w_beats", false,-1, 8,0);
        tracep->declBus(c+8761,"ysyxSoCFull fpga axi4frag inc_addr_1", false,-1, 31,0);
        tracep->declBus(c+8762,"ysyxSoCFull fpga axi4frag wrapMask_1", false,-1, 14,0);
        tracep->declBit(c+8763,"ysyxSoCFull fpga axi4frag aw_last", false,-1);
        tracep->declBus(c+8764,"ysyxSoCFull fpga axi4frag w_counter", false,-1, 8,0);
        tracep->declBit(c+8765,"ysyxSoCFull fpga axi4frag w_idle", false,-1);
        tracep->declBit(c+8766,"ysyxSoCFull fpga axi4frag wbeats_latched", false,-1);
        tracep->declBit(c+20194,"ysyxSoCFull fpga axi4frag in_awready", false,-1);
        tracep->declBit(c+8720,"ysyxSoCFull fpga axi4frag irr_1_valid", false,-1);
        tracep->declBit(c+8767,"ysyxSoCFull fpga axi4frag wbeats_valid", false,-1);
        tracep->declBit(c+8768,"ysyxSoCFull fpga axi4frag bundleOut_0_awvalid", false,-1);
        tracep->declBus(c+8769,"ysyxSoCFull fpga axi4frag w_todo", false,-1, 8,0);
        tracep->declBit(c+5504,"ysyxSoCFull fpga axi4frag w_last", false,-1);
        tracep->declBit(c+8724,"ysyxSoCFull fpga axi4frag in_wvalid", false,-1);
        tracep->declBit(c+8770,"ysyxSoCFull fpga axi4frag bundleOut_0_wvalid", false,-1);
        tracep->declBit(c+8725,"ysyxSoCFull fpga axi4frag in_wlast", false,-1);
        tracep->declBit(c+19880,"ysyxSoCFull fpga axi4frag bundleOut_0_bready", false,-1);
        tracep->declBus(c+8771,"ysyxSoCFull fpga axi4frag error_0", false,-1, 1,0);
        tracep->declBus(c+8772,"ysyxSoCFull fpga axi4frag error_1", false,-1, 1,0);
        tracep->declBit(c+20784,"ysyxSoCFull fpga axi4frag deq clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga axi4frag deq reset", false,-1);
        tracep->declBit(c+5518,"ysyxSoCFull fpga axi4frag deq io_enq_ready", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4frag deq io_enq_valid", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4frag deq io_enq_bits_id", false,-1);
        tracep->declBus(c+20828,"ysyxSoCFull fpga axi4frag deq io_enq_bits_addr", false,-1, 31,0);
        tracep->declBus(c+20831,"ysyxSoCFull fpga axi4frag deq io_enq_bits_len", false,-1, 7,0);
        tracep->declBus(c+20821,"ysyxSoCFull fpga axi4frag deq io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+20816,"ysyxSoCFull fpga axi4frag deq io_enq_bits_burst", false,-1, 1,0);
        tracep->declBus(c+20821,"ysyxSoCFull fpga axi4frag deq io_enq_bits_echo_extra_id", false,-1, 2,0);
        tracep->declBit(c+17629,"ysyxSoCFull fpga axi4frag deq io_deq_ready", false,-1);
        tracep->declBit(c+5513,"ysyxSoCFull fpga axi4frag deq io_deq_valid", false,-1);
        tracep->declBit(c+5506,"ysyxSoCFull fpga axi4frag deq io_deq_bits_id", false,-1);
        tracep->declBus(c+8717,"ysyxSoCFull fpga axi4frag deq io_deq_bits_addr", false,-1, 31,0);
        tracep->declBus(c+8718,"ysyxSoCFull fpga axi4frag deq io_deq_bits_len", false,-1, 7,0);
        tracep->declBus(c+5509,"ysyxSoCFull fpga axi4frag deq io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+8719,"ysyxSoCFull fpga axi4frag deq io_deq_bits_burst", false,-1, 1,0);
        tracep->declBus(c+5514,"ysyxSoCFull fpga axi4frag deq io_deq_bits_echo_extra_id", false,-1, 2,0);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+20884+i*1,"ysyxSoCFull fpga axi4frag deq ram_id", true,(i+0));}}
        tracep->declBit(c+20885,"ysyxSoCFull fpga axi4frag deq ram_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4frag deq ram_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4frag deq ram_id_MPORT_data", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4frag deq ram_id_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4frag deq ram_id_MPORT_mask", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4frag deq ram_id_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+20886+i*1,"ysyxSoCFull fpga axi4frag deq ram_addr", true,(i+0), 31,0);}}
        tracep->declBus(c+20887,"ysyxSoCFull fpga axi4frag deq ram_addr_io_deq_bits_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4frag deq ram_addr_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+20828,"ysyxSoCFull fpga axi4frag deq ram_addr_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4frag deq ram_addr_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4frag deq ram_addr_MPORT_mask", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4frag deq ram_addr_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+20888+i*1,"ysyxSoCFull fpga axi4frag deq ram_len", true,(i+0), 7,0);}}
        tracep->declBus(c+20889,"ysyxSoCFull fpga axi4frag deq ram_len_io_deq_bits_MPORT_data", false,-1, 7,0);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4frag deq ram_len_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+20831,"ysyxSoCFull fpga axi4frag deq ram_len_MPORT_data", false,-1, 7,0);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4frag deq ram_len_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4frag deq ram_len_MPORT_mask", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4frag deq ram_len_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+20890+i*1,"ysyxSoCFull fpga axi4frag deq ram_size", true,(i+0), 2,0);}}
        tracep->declBus(c+20891,"ysyxSoCFull fpga axi4frag deq ram_size_io_deq_bits_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4frag deq ram_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+20821,"ysyxSoCFull fpga axi4frag deq ram_size_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4frag deq ram_size_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4frag deq ram_size_MPORT_mask", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4frag deq ram_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+20892+i*1,"ysyxSoCFull fpga axi4frag deq ram_burst", true,(i+0), 1,0);}}
        tracep->declBus(c+20893,"ysyxSoCFull fpga axi4frag deq ram_burst_io_deq_bits_MPORT_data", false,-1, 1,0);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4frag deq ram_burst_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+20816,"ysyxSoCFull fpga axi4frag deq ram_burst_MPORT_data", false,-1, 1,0);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4frag deq ram_burst_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4frag deq ram_burst_MPORT_mask", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4frag deq ram_burst_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+20894+i*1,"ysyxSoCFull fpga axi4frag deq ram_echo_extra_id", true,(i+0), 2,0);}}
        tracep->declBus(c+20895,"ysyxSoCFull fpga axi4frag deq ram_echo_extra_id_io_deq_bits_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4frag deq ram_echo_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+20821,"ysyxSoCFull fpga axi4frag deq ram_echo_extra_id_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4frag deq ram_echo_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4frag deq ram_echo_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4frag deq ram_echo_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+5513,"ysyxSoCFull fpga axi4frag deq maybe_full", false,-1);
        tracep->declBit(c+5518,"ysyxSoCFull fpga axi4frag deq empty", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4frag deq do_enq", false,-1);
        tracep->declBit(c+17632,"ysyxSoCFull fpga axi4frag deq do_deq", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga axi4frag deq_1 clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga axi4frag deq_1 reset", false,-1);
        tracep->declBit(c+5516,"ysyxSoCFull fpga axi4frag deq_1 io_enq_ready", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4frag deq_1 io_enq_valid", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4frag deq_1 io_enq_bits_id", false,-1);
        tracep->declBus(c+20828,"ysyxSoCFull fpga axi4frag deq_1 io_enq_bits_addr", false,-1, 31,0);
        tracep->declBus(c+20831,"ysyxSoCFull fpga axi4frag deq_1 io_enq_bits_len", false,-1, 7,0);
        tracep->declBus(c+20821,"ysyxSoCFull fpga axi4frag deq_1 io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+20816,"ysyxSoCFull fpga axi4frag deq_1 io_enq_bits_burst", false,-1, 1,0);
        tracep->declBus(c+20821,"ysyxSoCFull fpga axi4frag deq_1 io_enq_bits_echo_extra_id", false,-1, 2,0);
        tracep->declBit(c+17630,"ysyxSoCFull fpga axi4frag deq_1 io_deq_ready", false,-1);
        tracep->declBit(c+8720,"ysyxSoCFull fpga axi4frag deq_1 io_deq_valid", false,-1);
        tracep->declBit(c+5496,"ysyxSoCFull fpga axi4frag deq_1 io_deq_bits_id", false,-1);
        tracep->declBus(c+8721,"ysyxSoCFull fpga axi4frag deq_1 io_deq_bits_addr", false,-1, 31,0);
        tracep->declBus(c+8722,"ysyxSoCFull fpga axi4frag deq_1 io_deq_bits_len", false,-1, 7,0);
        tracep->declBus(c+5499,"ysyxSoCFull fpga axi4frag deq_1 io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+8723,"ysyxSoCFull fpga axi4frag deq_1 io_deq_bits_burst", false,-1, 1,0);
        tracep->declBus(c+5511,"ysyxSoCFull fpga axi4frag deq_1 io_deq_bits_echo_extra_id", false,-1, 2,0);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+20896+i*1,"ysyxSoCFull fpga axi4frag deq_1 ram_id", true,(i+0));}}
        tracep->declBit(c+20897,"ysyxSoCFull fpga axi4frag deq_1 ram_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4frag deq_1 ram_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4frag deq_1 ram_id_MPORT_data", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4frag deq_1 ram_id_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4frag deq_1 ram_id_MPORT_mask", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4frag deq_1 ram_id_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+20898+i*1,"ysyxSoCFull fpga axi4frag deq_1 ram_addr", true,(i+0), 31,0);}}
        tracep->declBus(c+20899,"ysyxSoCFull fpga axi4frag deq_1 ram_addr_io_deq_bits_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4frag deq_1 ram_addr_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+20828,"ysyxSoCFull fpga axi4frag deq_1 ram_addr_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4frag deq_1 ram_addr_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4frag deq_1 ram_addr_MPORT_mask", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4frag deq_1 ram_addr_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+20900+i*1,"ysyxSoCFull fpga axi4frag deq_1 ram_len", true,(i+0), 7,0);}}
        tracep->declBus(c+20901,"ysyxSoCFull fpga axi4frag deq_1 ram_len_io_deq_bits_MPORT_data", false,-1, 7,0);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4frag deq_1 ram_len_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+20831,"ysyxSoCFull fpga axi4frag deq_1 ram_len_MPORT_data", false,-1, 7,0);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4frag deq_1 ram_len_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4frag deq_1 ram_len_MPORT_mask", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4frag deq_1 ram_len_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+20902+i*1,"ysyxSoCFull fpga axi4frag deq_1 ram_size", true,(i+0), 2,0);}}
        tracep->declBus(c+20903,"ysyxSoCFull fpga axi4frag deq_1 ram_size_io_deq_bits_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4frag deq_1 ram_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+20821,"ysyxSoCFull fpga axi4frag deq_1 ram_size_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4frag deq_1 ram_size_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4frag deq_1 ram_size_MPORT_mask", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4frag deq_1 ram_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+20904+i*1,"ysyxSoCFull fpga axi4frag deq_1 ram_burst", true,(i+0), 1,0);}}
        tracep->declBus(c+20905,"ysyxSoCFull fpga axi4frag deq_1 ram_burst_io_deq_bits_MPORT_data", false,-1, 1,0);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4frag deq_1 ram_burst_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+20816,"ysyxSoCFull fpga axi4frag deq_1 ram_burst_MPORT_data", false,-1, 1,0);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4frag deq_1 ram_burst_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4frag deq_1 ram_burst_MPORT_mask", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4frag deq_1 ram_burst_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+20906+i*1,"ysyxSoCFull fpga axi4frag deq_1 ram_echo_extra_id", true,(i+0), 2,0);}}
        tracep->declBus(c+20907,"ysyxSoCFull fpga axi4frag deq_1 ram_echo_extra_id_io_deq_bits_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4frag deq_1 ram_echo_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+20821,"ysyxSoCFull fpga axi4frag deq_1 ram_echo_extra_id_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4frag deq_1 ram_echo_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4frag deq_1 ram_echo_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4frag deq_1 ram_echo_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+8720,"ysyxSoCFull fpga axi4frag deq_1 maybe_full", false,-1);
        tracep->declBit(c+5516,"ysyxSoCFull fpga axi4frag deq_1 empty", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4frag deq_1 do_enq", false,-1);
        tracep->declBit(c+17633,"ysyxSoCFull fpga axi4frag deq_1 do_deq", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga axi4frag in_wdeq clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga axi4frag in_wdeq reset", false,-1);
        tracep->declBit(c+5517,"ysyxSoCFull fpga axi4frag in_wdeq io_enq_ready", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4frag in_wdeq io_enq_valid", false,-1);
        tracep->declQuad(c+20819,"ysyxSoCFull fpga axi4frag in_wdeq io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+20831,"ysyxSoCFull fpga axi4frag in_wdeq io_enq_bits_strb", false,-1, 7,0);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4frag in_wdeq io_enq_bits_last", false,-1);
        tracep->declBit(c+17631,"ysyxSoCFull fpga axi4frag in_wdeq io_deq_ready", false,-1);
        tracep->declBit(c+8724,"ysyxSoCFull fpga axi4frag in_wdeq io_deq_valid", false,-1);
        tracep->declQuad(c+5501,"ysyxSoCFull fpga axi4frag in_wdeq io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+5503,"ysyxSoCFull fpga axi4frag in_wdeq io_deq_bits_strb", false,-1, 7,0);
        tracep->declBit(c+8725,"ysyxSoCFull fpga axi4frag in_wdeq io_deq_bits_last", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declQuad(c+20908+i*2,"ysyxSoCFull fpga axi4frag in_wdeq ram_data", true,(i+0), 63,0);}}
        tracep->declQuad(c+20910,"ysyxSoCFull fpga axi4frag in_wdeq ram_data_io_deq_bits_MPORT_data", false,-1, 63,0);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4frag in_wdeq ram_data_io_deq_bits_MPORT_addr", false,-1);
        tracep->declQuad(c+20819,"ysyxSoCFull fpga axi4frag in_wdeq ram_data_MPORT_data", false,-1, 63,0);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4frag in_wdeq ram_data_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4frag in_wdeq ram_data_MPORT_mask", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4frag in_wdeq ram_data_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+20912+i*1,"ysyxSoCFull fpga axi4frag in_wdeq ram_strb", true,(i+0), 7,0);}}
        tracep->declBus(c+20913,"ysyxSoCFull fpga axi4frag in_wdeq ram_strb_io_deq_bits_MPORT_data", false,-1, 7,0);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4frag in_wdeq ram_strb_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+20831,"ysyxSoCFull fpga axi4frag in_wdeq ram_strb_MPORT_data", false,-1, 7,0);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4frag in_wdeq ram_strb_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4frag in_wdeq ram_strb_MPORT_mask", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4frag in_wdeq ram_strb_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+20914+i*1,"ysyxSoCFull fpga axi4frag in_wdeq ram_last", true,(i+0));}}
        tracep->declBit(c+20915,"ysyxSoCFull fpga axi4frag in_wdeq ram_last_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4frag in_wdeq ram_last_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4frag in_wdeq ram_last_MPORT_data", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4frag in_wdeq ram_last_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga axi4frag in_wdeq ram_last_MPORT_mask", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4frag in_wdeq ram_last_MPORT_en", false,-1);
        tracep->declBit(c+8724,"ysyxSoCFull fpga axi4frag in_wdeq maybe_full", false,-1);
        tracep->declBit(c+5517,"ysyxSoCFull fpga axi4frag in_wdeq empty", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4frag in_wdeq do_enq", false,-1);
        tracep->declBit(c+17634,"ysyxSoCFull fpga axi4frag in_wdeq do_deq", false,-1);
        tracep->declBit(c+5516,"ysyxSoCFull fpga axi4index_2 auto_in_awready", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4index_2 auto_in_awvalid", false,-1);
        tracep->declBus(c+20818,"ysyxSoCFull fpga axi4index_2 auto_in_awid", false,-1, 3,0);
        tracep->declBus(c+20828,"ysyxSoCFull fpga axi4index_2 auto_in_awaddr", false,-1, 31,0);
        tracep->declBus(c+20831,"ysyxSoCFull fpga axi4index_2 auto_in_awlen", false,-1, 7,0);
        tracep->declBus(c+20821,"ysyxSoCFull fpga axi4index_2 auto_in_awsize", false,-1, 2,0);
        tracep->declBus(c+20816,"ysyxSoCFull fpga axi4index_2 auto_in_awburst", false,-1, 1,0);
        tracep->declBit(c+5517,"ysyxSoCFull fpga axi4index_2 auto_in_wready", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4index_2 auto_in_wvalid", false,-1);
        tracep->declQuad(c+20819,"ysyxSoCFull fpga axi4index_2 auto_in_wdata", false,-1, 63,0);
        tracep->declBus(c+20831,"ysyxSoCFull fpga axi4index_2 auto_in_wstrb", false,-1, 7,0);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4index_2 auto_in_wlast", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4index_2 auto_in_bready", false,-1);
        tracep->declBit(c+19889,"ysyxSoCFull fpga axi4index_2 auto_in_bvalid", false,-1);
        tracep->declBus(c+17386,"ysyxSoCFull fpga axi4index_2 auto_in_bid", false,-1, 3,0);
        tracep->declBus(c+17384,"ysyxSoCFull fpga axi4index_2 auto_in_bresp", false,-1, 1,0);
        tracep->declBit(c+5518,"ysyxSoCFull fpga axi4index_2 auto_in_arready", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4index_2 auto_in_arvalid", false,-1);
        tracep->declBus(c+20818,"ysyxSoCFull fpga axi4index_2 auto_in_arid", false,-1, 3,0);
        tracep->declBus(c+20828,"ysyxSoCFull fpga axi4index_2 auto_in_araddr", false,-1, 31,0);
        tracep->declBus(c+20831,"ysyxSoCFull fpga axi4index_2 auto_in_arlen", false,-1, 7,0);
        tracep->declBus(c+20821,"ysyxSoCFull fpga axi4index_2 auto_in_arsize", false,-1, 2,0);
        tracep->declBus(c+20816,"ysyxSoCFull fpga axi4index_2 auto_in_arburst", false,-1, 1,0);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4index_2 auto_in_rready", false,-1);
        tracep->declBit(c+17376,"ysyxSoCFull fpga axi4index_2 auto_in_rvalid", false,-1);
        tracep->declBus(c+17387,"ysyxSoCFull fpga axi4index_2 auto_in_rid", false,-1, 3,0);
        tracep->declQuad(c+17377,"ysyxSoCFull fpga axi4index_2 auto_in_rdata", false,-1, 63,0);
        tracep->declBus(c+17379,"ysyxSoCFull fpga axi4index_2 auto_in_rresp", false,-1, 1,0);
        tracep->declBit(c+17385,"ysyxSoCFull fpga axi4index_2 auto_in_rlast", false,-1);
        tracep->declBit(c+5516,"ysyxSoCFull fpga axi4index_2 auto_out_awready", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4index_2 auto_out_awvalid", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4index_2 auto_out_awid", false,-1);
        tracep->declBus(c+20828,"ysyxSoCFull fpga axi4index_2 auto_out_awaddr", false,-1, 31,0);
        tracep->declBus(c+20831,"ysyxSoCFull fpga axi4index_2 auto_out_awlen", false,-1, 7,0);
        tracep->declBus(c+20821,"ysyxSoCFull fpga axi4index_2 auto_out_awsize", false,-1, 2,0);
        tracep->declBus(c+20816,"ysyxSoCFull fpga axi4index_2 auto_out_awburst", false,-1, 1,0);
        tracep->declBus(c+20821,"ysyxSoCFull fpga axi4index_2 auto_out_awecho_extra_id", false,-1, 2,0);
        tracep->declBit(c+5517,"ysyxSoCFull fpga axi4index_2 auto_out_wready", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4index_2 auto_out_wvalid", false,-1);
        tracep->declQuad(c+20819,"ysyxSoCFull fpga axi4index_2 auto_out_wdata", false,-1, 63,0);
        tracep->declBus(c+20831,"ysyxSoCFull fpga axi4index_2 auto_out_wstrb", false,-1, 7,0);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4index_2 auto_out_wlast", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4index_2 auto_out_bready", false,-1);
        tracep->declBit(c+19889,"ysyxSoCFull fpga axi4index_2 auto_out_bvalid", false,-1);
        tracep->declBit(c+19882,"ysyxSoCFull fpga axi4index_2 auto_out_bid", false,-1);
        tracep->declBus(c+17384,"ysyxSoCFull fpga axi4index_2 auto_out_bresp", false,-1, 1,0);
        tracep->declBus(c+17381,"ysyxSoCFull fpga axi4index_2 auto_out_becho_extra_id", false,-1, 2,0);
        tracep->declBit(c+5518,"ysyxSoCFull fpga axi4index_2 auto_out_arready", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4index_2 auto_out_arvalid", false,-1);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4index_2 auto_out_arid", false,-1);
        tracep->declBus(c+20828,"ysyxSoCFull fpga axi4index_2 auto_out_araddr", false,-1, 31,0);
        tracep->declBus(c+20831,"ysyxSoCFull fpga axi4index_2 auto_out_arlen", false,-1, 7,0);
        tracep->declBus(c+20821,"ysyxSoCFull fpga axi4index_2 auto_out_arsize", false,-1, 2,0);
        tracep->declBus(c+20816,"ysyxSoCFull fpga axi4index_2 auto_out_arburst", false,-1, 1,0);
        tracep->declBus(c+20821,"ysyxSoCFull fpga axi4index_2 auto_out_arecho_extra_id", false,-1, 2,0);
        tracep->declBit(c+20815,"ysyxSoCFull fpga axi4index_2 auto_out_rready", false,-1);
        tracep->declBit(c+17376,"ysyxSoCFull fpga axi4index_2 auto_out_rvalid", false,-1);
        tracep->declBit(c+19885,"ysyxSoCFull fpga axi4index_2 auto_out_rid", false,-1);
        tracep->declQuad(c+17377,"ysyxSoCFull fpga axi4index_2 auto_out_rdata", false,-1, 63,0);
        tracep->declBus(c+17379,"ysyxSoCFull fpga axi4index_2 auto_out_rresp", false,-1, 1,0);
        tracep->declBus(c+17382,"ysyxSoCFull fpga axi4index_2 auto_out_recho_extra_id", false,-1, 2,0);
        tracep->declBit(c+17385,"ysyxSoCFull fpga axi4index_2 auto_out_rlast", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga err clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga err reset", false,-1);
        tracep->declBit(c+5519,"ysyxSoCFull fpga err auto_in_a_ready", false,-1);
        tracep->declBit(c+19890,"ysyxSoCFull fpga err auto_in_a_valid", false,-1);
        tracep->declBus(c+19891,"ysyxSoCFull fpga err auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+17388,"ysyxSoCFull fpga err auto_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+19892,"ysyxSoCFull fpga err auto_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+19893,"ysyxSoCFull fpga err auto_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+19894,"ysyxSoCFull fpga err auto_in_a_bits_address", false,-1, 12,0);
        tracep->declBus(c+19895,"ysyxSoCFull fpga err auto_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+5520,"ysyxSoCFull fpga err auto_in_a_bits_corrupt", false,-1);
        tracep->declBit(c+5521,"ysyxSoCFull fpga err auto_in_c_ready", false,-1);
        tracep->declBit(c+18298,"ysyxSoCFull fpga err auto_in_c_valid", false,-1);
        tracep->declBus(c+5522,"ysyxSoCFull fpga err auto_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+5523,"ysyxSoCFull fpga err auto_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+5524,"ysyxSoCFull fpga err auto_in_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+5525,"ysyxSoCFull fpga err auto_in_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+5526,"ysyxSoCFull fpga err auto_in_c_bits_address", false,-1, 12,0);
        tracep->declBit(c+5527,"ysyxSoCFull fpga err auto_in_d_ready", false,-1);
        tracep->declBit(c+5528,"ysyxSoCFull fpga err auto_in_d_valid", false,-1);
        tracep->declBus(c+5391,"ysyxSoCFull fpga err auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+5392,"ysyxSoCFull fpga err auto_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+5393,"ysyxSoCFull fpga err auto_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+5394,"ysyxSoCFull fpga err auto_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+5395,"ysyxSoCFull fpga err auto_in_d_bits_denied", false,-1);
        tracep->declBit(c+5529,"ysyxSoCFull fpga err auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+18296,"ysyxSoCFull fpga err auto_in_e_valid", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga err monitor_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga err monitor_reset", false,-1);
        tracep->declBit(c+5519,"ysyxSoCFull fpga err monitor_io_in_a_ready", false,-1);
        tracep->declBit(c+19890,"ysyxSoCFull fpga err monitor_io_in_a_valid", false,-1);
        tracep->declBus(c+19891,"ysyxSoCFull fpga err monitor_io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+17388,"ysyxSoCFull fpga err monitor_io_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+19892,"ysyxSoCFull fpga err monitor_io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+19893,"ysyxSoCFull fpga err monitor_io_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+19894,"ysyxSoCFull fpga err monitor_io_in_a_bits_address", false,-1, 12,0);
        tracep->declBus(c+19895,"ysyxSoCFull fpga err monitor_io_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+5520,"ysyxSoCFull fpga err monitor_io_in_a_bits_corrupt", false,-1);
        tracep->declBit(c+5521,"ysyxSoCFull fpga err monitor_io_in_c_ready", false,-1);
        tracep->declBit(c+18298,"ysyxSoCFull fpga err monitor_io_in_c_valid", false,-1);
        tracep->declBus(c+5522,"ysyxSoCFull fpga err monitor_io_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+5523,"ysyxSoCFull fpga err monitor_io_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+5524,"ysyxSoCFull fpga err monitor_io_in_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+5525,"ysyxSoCFull fpga err monitor_io_in_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+5526,"ysyxSoCFull fpga err monitor_io_in_c_bits_address", false,-1, 12,0);
        tracep->declBit(c+5527,"ysyxSoCFull fpga err monitor_io_in_d_ready", false,-1);
        tracep->declBit(c+8773,"ysyxSoCFull fpga err monitor_io_in_d_valid", false,-1);
        tracep->declBus(c+8774,"ysyxSoCFull fpga err monitor_io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+8775,"ysyxSoCFull fpga err monitor_io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+8776,"ysyxSoCFull fpga err monitor_io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+8777,"ysyxSoCFull fpga err monitor_io_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+8778,"ysyxSoCFull fpga err monitor_io_in_d_bits_denied", false,-1);
        tracep->declBit(c+8779,"ysyxSoCFull fpga err monitor_io_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+18296,"ysyxSoCFull fpga err monitor_io_in_e_valid", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga err a_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga err a_reset", false,-1);
        tracep->declBit(c+5519,"ysyxSoCFull fpga err a_io_enq_ready", false,-1);
        tracep->declBit(c+19890,"ysyxSoCFull fpga err a_io_enq_valid", false,-1);
        tracep->declBus(c+19891,"ysyxSoCFull fpga err a_io_enq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+19892,"ysyxSoCFull fpga err a_io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+19893,"ysyxSoCFull fpga err a_io_enq_bits_source", false,-1, 6,0);
        tracep->declBit(c+8780,"ysyxSoCFull fpga err a_io_deq_ready", false,-1);
        tracep->declBit(c+8781,"ysyxSoCFull fpga err a_io_deq_valid", false,-1);
        tracep->declBus(c+8782,"ysyxSoCFull fpga err a_io_deq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+8783,"ysyxSoCFull fpga err a_io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+8784,"ysyxSoCFull fpga err a_io_deq_bits_source", false,-1, 6,0);
        tracep->declBit(c+20784,"ysyxSoCFull fpga err c_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga err c_reset", false,-1);
        tracep->declBit(c+5521,"ysyxSoCFull fpga err c_io_enq_ready", false,-1);
        tracep->declBit(c+18298,"ysyxSoCFull fpga err c_io_enq_valid", false,-1);
        tracep->declBus(c+5522,"ysyxSoCFull fpga err c_io_enq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+5523,"ysyxSoCFull fpga err c_io_enq_bits_param", false,-1, 2,0);
        tracep->declBus(c+5524,"ysyxSoCFull fpga err c_io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+5525,"ysyxSoCFull fpga err c_io_enq_bits_source", false,-1, 6,0);
        tracep->declBit(c+8785,"ysyxSoCFull fpga err c_io_deq_ready", false,-1);
        tracep->declBit(c+8786,"ysyxSoCFull fpga err c_io_deq_valid", false,-1);
        tracep->declBus(c+8787,"ysyxSoCFull fpga err c_io_deq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+8788,"ysyxSoCFull fpga err c_io_deq_bits_param", false,-1, 2,0);
        tracep->declBus(c+8789,"ysyxSoCFull fpga err c_io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+8790,"ysyxSoCFull fpga err c_io_deq_bits_source", false,-1, 6,0);
        tracep->declBit(c+8791,"ysyxSoCFull fpga err idle", false,-1);
        tracep->declBus(c+8792,"ysyxSoCFull fpga err a_last_beats1_decode", false,-1, 3,0);
        tracep->declBit(c+8793,"ysyxSoCFull fpga err a_last_beats1_opdata", false,-1);
        tracep->declBus(c+8794,"ysyxSoCFull fpga err a_last_beats1", false,-1, 3,0);
        tracep->declBus(c+8795,"ysyxSoCFull fpga err a_last_counter", false,-1, 3,0);
        tracep->declBus(c+8796,"ysyxSoCFull fpga err a_last_counter1", false,-1, 3,0);
        tracep->declBit(c+8797,"ysyxSoCFull fpga err a_last_first", false,-1);
        tracep->declBit(c+8798,"ysyxSoCFull fpga err a_last", false,-1);
        tracep->declBus(c+8799,"ysyxSoCFull fpga err beatsLeft", false,-1, 3,0);
        tracep->declBit(c+8800,"ysyxSoCFull fpga err idle_1", false,-1);
        tracep->declBit(c+8801,"ysyxSoCFull fpga err da_valid", false,-1);
        tracep->declBus(c+8802,"ysyxSoCFull fpga err c_last_counter", false,-1, 3,0);
        tracep->declBit(c+8803,"ysyxSoCFull fpga err c_last_beats1_opdata", false,-1);
        tracep->declBus(c+8804,"ysyxSoCFull fpga err c_last_beats1_decode", false,-1, 3,0);
        tracep->declBus(c+8805,"ysyxSoCFull fpga err c_last_beats1", false,-1, 3,0);
        tracep->declBit(c+8806,"ysyxSoCFull fpga err c_last", false,-1);
        tracep->declBit(c+8807,"ysyxSoCFull fpga err dc_valid", false,-1);
        tracep->declBit(c+8808,"ysyxSoCFull fpga err readys_1", false,-1);
        tracep->declBit(c+8809,"ysyxSoCFull fpga err state_1", false,-1);
        tracep->declBit(c+8810,"ysyxSoCFull fpga err allowed_1", false,-1);
        tracep->declBit(c+8811,"ysyxSoCFull fpga err out_1_ready", false,-1);
        tracep->declBus(c+8783,"ysyxSoCFull fpga err da_bits_size", false,-1, 2,0);
        tracep->declBus(c+8792,"ysyxSoCFull fpga err beats1_decode", false,-1, 3,0);
        tracep->declBus(c+8812,"ysyxSoCFull fpga err da_bits_opcode", false,-1, 2,0);
        tracep->declBit(c+8813,"ysyxSoCFull fpga err beats1_opdata", false,-1);
        tracep->declBus(c+8814,"ysyxSoCFull fpga err beats1", false,-1, 3,0);
        tracep->declBus(c+8815,"ysyxSoCFull fpga err counter", false,-1, 3,0);
        tracep->declBus(c+8816,"ysyxSoCFull fpga err counter1", false,-1, 3,0);
        tracep->declBit(c+8817,"ysyxSoCFull fpga err da_first", false,-1);
        tracep->declBit(c+8818,"ysyxSoCFull fpga err da_last", false,-1);
        tracep->declBus(c+8819,"ysyxSoCFull fpga err c_last_counter1", false,-1, 3,0);
        tracep->declBit(c+8820,"ysyxSoCFull fpga err c_last_first", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga err readys_0", false,-1);
        tracep->declBit(c+8821,"ysyxSoCFull fpga err state_0", false,-1);
        tracep->declBit(c+8822,"ysyxSoCFull fpga err allowed_0", false,-1);
        tracep->declBit(c+8823,"ysyxSoCFull fpga err out_ready", false,-1);
        tracep->declBus(c+8789,"ysyxSoCFull fpga err dc_bits_size", false,-1, 2,0);
        tracep->declBus(c+8824,"ysyxSoCFull fpga err dc_bits_param", false,-1, 1,0);
        tracep->declBit(c+8825,"ysyxSoCFull fpga err latch", false,-1);
        tracep->declBit(c+8807,"ysyxSoCFull fpga err earlyWinner_0", false,-1);
        tracep->declBit(c+8826,"ysyxSoCFull fpga err earlyWinner_1", false,-1);
        tracep->declBit(c+8827,"ysyxSoCFull fpga err muxStateEarly_0", false,-1);
        tracep->declBit(c+8828,"ysyxSoCFull fpga err muxStateEarly_1", false,-1);
        tracep->declBit(c+8829,"ysyxSoCFull fpga err sink_ACancel_earlyValid", false,-1);
        tracep->declBus(c+8790,"ysyxSoCFull fpga err dc_bits_source", false,-1, 6,0);
        tracep->declBus(c+8784,"ysyxSoCFull fpga err da_bits_source", false,-1, 6,0);
        tracep->declBit(c+20784,"ysyxSoCFull fpga err monitor clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga err monitor reset", false,-1);
        tracep->declBit(c+5519,"ysyxSoCFull fpga err monitor io_in_a_ready", false,-1);
        tracep->declBit(c+19890,"ysyxSoCFull fpga err monitor io_in_a_valid", false,-1);
        tracep->declBus(c+19891,"ysyxSoCFull fpga err monitor io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+17388,"ysyxSoCFull fpga err monitor io_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+19892,"ysyxSoCFull fpga err monitor io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+19893,"ysyxSoCFull fpga err monitor io_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+19894,"ysyxSoCFull fpga err monitor io_in_a_bits_address", false,-1, 12,0);
        tracep->declBus(c+19895,"ysyxSoCFull fpga err monitor io_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+5520,"ysyxSoCFull fpga err monitor io_in_a_bits_corrupt", false,-1);
        tracep->declBit(c+5521,"ysyxSoCFull fpga err monitor io_in_c_ready", false,-1);
        tracep->declBit(c+18298,"ysyxSoCFull fpga err monitor io_in_c_valid", false,-1);
        tracep->declBus(c+5522,"ysyxSoCFull fpga err monitor io_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+5523,"ysyxSoCFull fpga err monitor io_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+5524,"ysyxSoCFull fpga err monitor io_in_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+5525,"ysyxSoCFull fpga err monitor io_in_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+5526,"ysyxSoCFull fpga err monitor io_in_c_bits_address", false,-1, 12,0);
        tracep->declBit(c+5527,"ysyxSoCFull fpga err monitor io_in_d_ready", false,-1);
        tracep->declBit(c+8773,"ysyxSoCFull fpga err monitor io_in_d_valid", false,-1);
        tracep->declBus(c+8774,"ysyxSoCFull fpga err monitor io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+8775,"ysyxSoCFull fpga err monitor io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+8776,"ysyxSoCFull fpga err monitor io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+8777,"ysyxSoCFull fpga err monitor io_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+8778,"ysyxSoCFull fpga err monitor io_in_d_bits_denied", false,-1);
        tracep->declBit(c+8779,"ysyxSoCFull fpga err monitor io_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+18296,"ysyxSoCFull fpga err monitor io_in_e_valid", false,-1);
        tracep->declBus(c+28,"ysyxSoCFull fpga err monitor plusarg_reader_out", false,-1, 31,0);
        tracep->declBus(c+29,"ysyxSoCFull fpga err monitor plusarg_reader_1_out", false,-1, 31,0);
        tracep->declBit(c+20195,"ysyxSoCFull fpga err monitor source_ok", false,-1);
        tracep->declBus(c+20196,"ysyxSoCFull fpga err monitor is_aligned_mask", false,-1, 5,0);
        tracep->declBit(c+20197,"ysyxSoCFull fpga err monitor is_aligned", false,-1);
        tracep->declBit(c+20198,"ysyxSoCFull fpga err monitor mask_sizeOH_shiftAmount", false,-1);
        tracep->declBus(c+20199,"ysyxSoCFull fpga err monitor mask_sizeOH", false,-1, 1,0);
        tracep->declBit(c+20200,"ysyxSoCFull fpga err monitor mask_size", false,-1);
        tracep->declBit(c+20201,"ysyxSoCFull fpga err monitor mask_bit", false,-1);
        tracep->declBit(c+20202,"ysyxSoCFull fpga err monitor mask_nbit", false,-1);
        tracep->declBit(c+20203,"ysyxSoCFull fpga err monitor mask_acc", false,-1);
        tracep->declBit(c+20204,"ysyxSoCFull fpga err monitor mask_acc_1", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga err monitor mask_size_1", false,-1);
        tracep->declBit(c+20205,"ysyxSoCFull fpga err monitor mask_bit_1", false,-1);
        tracep->declBit(c+20206,"ysyxSoCFull fpga err monitor mask_nbit_1", false,-1);
        tracep->declBit(c+20207,"ysyxSoCFull fpga err monitor mask_eq_2", false,-1);
        tracep->declBit(c+20208,"ysyxSoCFull fpga err monitor mask_lo_lo", false,-1);
        tracep->declBit(c+20209,"ysyxSoCFull fpga err monitor mask_eq_3", false,-1);
        tracep->declBit(c+20210,"ysyxSoCFull fpga err monitor mask_lo_hi", false,-1);
        tracep->declBit(c+20211,"ysyxSoCFull fpga err monitor mask_eq_4", false,-1);
        tracep->declBit(c+20212,"ysyxSoCFull fpga err monitor mask_hi_lo", false,-1);
        tracep->declBit(c+20213,"ysyxSoCFull fpga err monitor mask_eq_5", false,-1);
        tracep->declBit(c+20214,"ysyxSoCFull fpga err monitor mask_hi_hi", false,-1);
        tracep->declBus(c+20215,"ysyxSoCFull fpga err monitor mask", false,-1, 3,0);
        tracep->declBit(c+8830,"ysyxSoCFull fpga err monitor source_ok_1", false,-1);
        tracep->declBit(c+8831,"ysyxSoCFull fpga err monitor source_ok_2", false,-1);
        tracep->declBus(c+8832,"ysyxSoCFull fpga err monitor is_aligned_mask_2", false,-1, 5,0);
        tracep->declBit(c+8833,"ysyxSoCFull fpga err monitor is_aligned_2", false,-1);
        tracep->declBus(c+20216,"ysyxSoCFull fpga err monitor a_first_beats1_decode", false,-1, 3,0);
        tracep->declBit(c+20217,"ysyxSoCFull fpga err monitor a_first_beats1_opdata", false,-1);
        tracep->declBus(c+8834,"ysyxSoCFull fpga err monitor a_first_counter", false,-1, 3,0);
        tracep->declBus(c+8835,"ysyxSoCFull fpga err monitor a_first_counter1", false,-1, 3,0);
        tracep->declBit(c+8836,"ysyxSoCFull fpga err monitor a_first", false,-1);
        tracep->declBus(c+8837,"ysyxSoCFull fpga err monitor opcode", false,-1, 2,0);
        tracep->declBus(c+8838,"ysyxSoCFull fpga err monitor param", false,-1, 2,0);
        tracep->declBus(c+8839,"ysyxSoCFull fpga err monitor size", false,-1, 2,0);
        tracep->declBus(c+8840,"ysyxSoCFull fpga err monitor source", false,-1, 6,0);
        tracep->declBus(c+8841,"ysyxSoCFull fpga err monitor address", false,-1, 12,0);
        tracep->declBus(c+8842,"ysyxSoCFull fpga err monitor d_first_beats1_decode", false,-1, 3,0);
        tracep->declBit(c+8843,"ysyxSoCFull fpga err monitor d_first_beats1_opdata", false,-1);
        tracep->declBus(c+8844,"ysyxSoCFull fpga err monitor d_first_counter", false,-1, 3,0);
        tracep->declBus(c+8845,"ysyxSoCFull fpga err monitor d_first_counter1", false,-1, 3,0);
        tracep->declBit(c+8846,"ysyxSoCFull fpga err monitor d_first", false,-1);
        tracep->declBus(c+8847,"ysyxSoCFull fpga err monitor opcode_1", false,-1, 2,0);
        tracep->declBus(c+8848,"ysyxSoCFull fpga err monitor param_1", false,-1, 1,0);
        tracep->declBus(c+8849,"ysyxSoCFull fpga err monitor size_1", false,-1, 2,0);
        tracep->declBus(c+8850,"ysyxSoCFull fpga err monitor source_1", false,-1, 6,0);
        tracep->declBit(c+8851,"ysyxSoCFull fpga err monitor denied", false,-1);
        tracep->declBus(c+8852,"ysyxSoCFull fpga err monitor c_first_beats1_decode", false,-1, 3,0);
        tracep->declBit(c+8853,"ysyxSoCFull fpga err monitor c_first_beats1_opdata", false,-1);
        tracep->declBus(c+8854,"ysyxSoCFull fpga err monitor c_first_counter", false,-1, 3,0);
        tracep->declBus(c+8855,"ysyxSoCFull fpga err monitor c_first_counter1", false,-1, 3,0);
        tracep->declBit(c+8856,"ysyxSoCFull fpga err monitor c_first", false,-1);
        tracep->declBus(c+8857,"ysyxSoCFull fpga err monitor opcode_3", false,-1, 2,0);
        tracep->declBus(c+8858,"ysyxSoCFull fpga err monitor param_3", false,-1, 2,0);
        tracep->declBus(c+8859,"ysyxSoCFull fpga err monitor size_3", false,-1, 2,0);
        tracep->declBus(c+8860,"ysyxSoCFull fpga err monitor source_3", false,-1, 6,0);
        tracep->declBus(c+8861,"ysyxSoCFull fpga err monitor address_2", false,-1, 12,0);
        tracep->declArray(c+8862,"ysyxSoCFull fpga err monitor inflight", false,-1, 127,0);
        tracep->declArray(c+8866,"ysyxSoCFull fpga err monitor inflight_opcodes", false,-1, 511,0);
        tracep->declArray(c+8882,"ysyxSoCFull fpga err monitor inflight_sizes", false,-1, 511,0);
        tracep->declBus(c+8898,"ysyxSoCFull fpga err monitor a_first_counter_1", false,-1, 3,0);
        tracep->declBus(c+8899,"ysyxSoCFull fpga err monitor a_first_counter1_1", false,-1, 3,0);
        tracep->declBit(c+8900,"ysyxSoCFull fpga err monitor a_first_1", false,-1);
        tracep->declBus(c+8901,"ysyxSoCFull fpga err monitor d_first_counter_1", false,-1, 3,0);
        tracep->declBus(c+8902,"ysyxSoCFull fpga err monitor d_first_counter1_1", false,-1, 3,0);
        tracep->declBit(c+8903,"ysyxSoCFull fpga err monitor d_first_1", false,-1);
        tracep->declArray(c+20218,"ysyxSoCFull fpga err monitor a_set_wo_ready", false,-1, 127,0);
        tracep->declBus(c+17635,"ysyxSoCFull fpga err monitor a_opcodes_set_interm", false,-1, 3,0);
        tracep->declBus(c+17636,"ysyxSoCFull fpga err monitor a_sizes_set_interm", false,-1, 3,0);
        tracep->declArray(c+17637,"ysyxSoCFull fpga err monitor a_set", false,-1, 127,0);
        tracep->declArray(c+8904,"ysyxSoCFull fpga err monitor d_clr_wo_ready", false,-1, 127,0);
        tracep->declArray(c+8908,"ysyxSoCFull fpga err monitor d_clr", false,-1, 127,0);
        tracep->declBit(c+17641,"ysyxSoCFull fpga err monitor same_cycle_resp", false,-1);
        tracep->declBus(c+8912,"ysyxSoCFull fpga err monitor a_opcode_lookup", false,-1, 3,0);
        tracep->declBus(c+8913,"ysyxSoCFull fpga err monitor a_size_lookup", false,-1, 3,0);
        tracep->declArray(c+17642,"ysyxSoCFull fpga err monitor a_opcodes_set", false,-1, 511,0);
        tracep->declArray(c+8914,"ysyxSoCFull fpga err monitor d_opcodes_clr", false,-1, 511,0);
        tracep->declArray(c+17658,"ysyxSoCFull fpga err monitor a_sizes_set", false,-1, 511,0);
        tracep->declBus(c+8930,"ysyxSoCFull fpga err monitor watchdog", false,-1, 31,0);
        tracep->declArray(c+8931,"ysyxSoCFull fpga err monitor inflight_1", false,-1, 127,0);
        tracep->declArray(c+8935,"ysyxSoCFull fpga err monitor inflight_sizes_1", false,-1, 511,0);
        tracep->declBus(c+8951,"ysyxSoCFull fpga err monitor c_first_counter_1", false,-1, 3,0);
        tracep->declBus(c+8952,"ysyxSoCFull fpga err monitor c_first_counter1_1", false,-1, 3,0);
        tracep->declBit(c+8953,"ysyxSoCFull fpga err monitor c_first_1", false,-1);
        tracep->declBus(c+8954,"ysyxSoCFull fpga err monitor d_first_counter_2", false,-1, 3,0);
        tracep->declBus(c+8955,"ysyxSoCFull fpga err monitor d_first_counter1_2", false,-1, 3,0);
        tracep->declBit(c+8956,"ysyxSoCFull fpga err monitor d_first_2", false,-1);
        tracep->declArray(c+16583,"ysyxSoCFull fpga err monitor c_set_wo_ready", false,-1, 127,0);
        tracep->declBus(c+16587,"ysyxSoCFull fpga err monitor c_sizes_set_interm", false,-1, 3,0);
        tracep->declArray(c+16588,"ysyxSoCFull fpga err monitor c_set", false,-1, 127,0);
        tracep->declArray(c+8957,"ysyxSoCFull fpga err monitor d_clr_wo_ready_1", false,-1, 127,0);
        tracep->declArray(c+8961,"ysyxSoCFull fpga err monitor d_clr_1", false,-1, 127,0);
        tracep->declBit(c+16592,"ysyxSoCFull fpga err monitor same_cycle_resp_1", false,-1);
        tracep->declBus(c+8965,"ysyxSoCFull fpga err monitor c_size_lookup", false,-1, 3,0);
        tracep->declArray(c+8966,"ysyxSoCFull fpga err monitor d_opcodes_clr_1", false,-1, 511,0);
        tracep->declArray(c+16593,"ysyxSoCFull fpga err monitor c_sizes_set", false,-1, 511,0);
        tracep->declBus(c+8982,"ysyxSoCFull fpga err monitor watchdog_1", false,-1, 31,0);
        tracep->declBit(c+8983,"ysyxSoCFull fpga err monitor inflight_2", false,-1);
        tracep->declBus(c+8984,"ysyxSoCFull fpga err monitor d_first_counter_3", false,-1, 3,0);
        tracep->declBus(c+8985,"ysyxSoCFull fpga err monitor d_first_counter1_3", false,-1, 3,0);
        tracep->declBit(c+8986,"ysyxSoCFull fpga err monitor d_first_3", false,-1);
        tracep->declBit(c+8987,"ysyxSoCFull fpga err monitor d_set", false,-1);
        tracep->declBit(c+18316,"ysyxSoCFull fpga err monitor e_clr", false,-1);
        tracep->declArray(c+20822,"ysyxSoCFull fpga err monitor plusarg_reader FORMAT", false,-1, 151,0);
        tracep->declBus(c+20827,"ysyxSoCFull fpga err monitor plusarg_reader WIDTH", false,-1, 31,0);
        tracep->declBus(c+20828,"ysyxSoCFull fpga err monitor plusarg_reader DEFAULT", false,-1, 31,0);
        tracep->declBus(c+28,"ysyxSoCFull fpga err monitor plusarg_reader out", false,-1, 31,0);
        tracep->declBus(c+28,"ysyxSoCFull fpga err monitor plusarg_reader myplus", false,-1, 31,0);
        tracep->declArray(c+20822,"ysyxSoCFull fpga err monitor plusarg_reader_1 FORMAT", false,-1, 151,0);
        tracep->declBus(c+20827,"ysyxSoCFull fpga err monitor plusarg_reader_1 WIDTH", false,-1, 31,0);
        tracep->declBus(c+20828,"ysyxSoCFull fpga err monitor plusarg_reader_1 DEFAULT", false,-1, 31,0);
        tracep->declBus(c+29,"ysyxSoCFull fpga err monitor plusarg_reader_1 out", false,-1, 31,0);
        tracep->declBus(c+29,"ysyxSoCFull fpga err monitor plusarg_reader_1 myplus", false,-1, 31,0);
        tracep->declBit(c+20784,"ysyxSoCFull fpga err a clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga err a reset", false,-1);
        tracep->declBit(c+5519,"ysyxSoCFull fpga err a io_enq_ready", false,-1);
        tracep->declBit(c+19890,"ysyxSoCFull fpga err a io_enq_valid", false,-1);
        tracep->declBus(c+19891,"ysyxSoCFull fpga err a io_enq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+19892,"ysyxSoCFull fpga err a io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+19893,"ysyxSoCFull fpga err a io_enq_bits_source", false,-1, 6,0);
        tracep->declBit(c+8780,"ysyxSoCFull fpga err a io_deq_ready", false,-1);
        tracep->declBit(c+8781,"ysyxSoCFull fpga err a io_deq_valid", false,-1);
        tracep->declBus(c+8782,"ysyxSoCFull fpga err a io_deq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+8783,"ysyxSoCFull fpga err a io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+8784,"ysyxSoCFull fpga err a io_deq_bits_source", false,-1, 6,0);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+8988+i*1,"ysyxSoCFull fpga err a ram_opcode", true,(i+0), 2,0);}}
        tracep->declBus(c+8782,"ysyxSoCFull fpga err a ram_opcode_io_deq_bits_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+20815,"ysyxSoCFull fpga err a ram_opcode_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19891,"ysyxSoCFull fpga err a ram_opcode_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+20815,"ysyxSoCFull fpga err a ram_opcode_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga err a ram_opcode_MPORT_mask", false,-1);
        tracep->declBit(c+17674,"ysyxSoCFull fpga err a ram_opcode_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+8989+i*1,"ysyxSoCFull fpga err a ram_size", true,(i+0), 2,0);}}
        tracep->declBus(c+8783,"ysyxSoCFull fpga err a ram_size_io_deq_bits_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+20815,"ysyxSoCFull fpga err a ram_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19892,"ysyxSoCFull fpga err a ram_size_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+20815,"ysyxSoCFull fpga err a ram_size_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga err a ram_size_MPORT_mask", false,-1);
        tracep->declBit(c+17674,"ysyxSoCFull fpga err a ram_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+8990+i*1,"ysyxSoCFull fpga err a ram_source", true,(i+0), 6,0);}}
        tracep->declBus(c+8784,"ysyxSoCFull fpga err a ram_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+20815,"ysyxSoCFull fpga err a ram_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19893,"ysyxSoCFull fpga err a ram_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+20815,"ysyxSoCFull fpga err a ram_source_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga err a ram_source_MPORT_mask", false,-1);
        tracep->declBit(c+17674,"ysyxSoCFull fpga err a ram_source_MPORT_en", false,-1);
        tracep->declBit(c+8781,"ysyxSoCFull fpga err a maybe_full", false,-1);
        tracep->declBit(c+5519,"ysyxSoCFull fpga err a empty", false,-1);
        tracep->declBit(c+20222,"ysyxSoCFull fpga err a do_enq", false,-1);
        tracep->declBit(c+8991,"ysyxSoCFull fpga err a do_deq", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga err c clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga err c reset", false,-1);
        tracep->declBit(c+5521,"ysyxSoCFull fpga err c io_enq_ready", false,-1);
        tracep->declBit(c+18298,"ysyxSoCFull fpga err c io_enq_valid", false,-1);
        tracep->declBus(c+5522,"ysyxSoCFull fpga err c io_enq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+5523,"ysyxSoCFull fpga err c io_enq_bits_param", false,-1, 2,0);
        tracep->declBus(c+5524,"ysyxSoCFull fpga err c io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+5525,"ysyxSoCFull fpga err c io_enq_bits_source", false,-1, 6,0);
        tracep->declBit(c+8785,"ysyxSoCFull fpga err c io_deq_ready", false,-1);
        tracep->declBit(c+8786,"ysyxSoCFull fpga err c io_deq_valid", false,-1);
        tracep->declBus(c+8787,"ysyxSoCFull fpga err c io_deq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+8788,"ysyxSoCFull fpga err c io_deq_bits_param", false,-1, 2,0);
        tracep->declBus(c+8789,"ysyxSoCFull fpga err c io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+8790,"ysyxSoCFull fpga err c io_deq_bits_source", false,-1, 6,0);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+8992+i*1,"ysyxSoCFull fpga err c ram_opcode", true,(i+0), 2,0);}}
        tracep->declBus(c+8787,"ysyxSoCFull fpga err c ram_opcode_io_deq_bits_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+20815,"ysyxSoCFull fpga err c ram_opcode_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+5522,"ysyxSoCFull fpga err c ram_opcode_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+20815,"ysyxSoCFull fpga err c ram_opcode_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga err c ram_opcode_MPORT_mask", false,-1);
        tracep->declBit(c+16609,"ysyxSoCFull fpga err c ram_opcode_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+8993+i*1,"ysyxSoCFull fpga err c ram_param", true,(i+0), 2,0);}}
        tracep->declBus(c+8788,"ysyxSoCFull fpga err c ram_param_io_deq_bits_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+20815,"ysyxSoCFull fpga err c ram_param_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+5523,"ysyxSoCFull fpga err c ram_param_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+20815,"ysyxSoCFull fpga err c ram_param_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga err c ram_param_MPORT_mask", false,-1);
        tracep->declBit(c+16609,"ysyxSoCFull fpga err c ram_param_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+8994+i*1,"ysyxSoCFull fpga err c ram_size", true,(i+0), 2,0);}}
        tracep->declBus(c+8789,"ysyxSoCFull fpga err c ram_size_io_deq_bits_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+20815,"ysyxSoCFull fpga err c ram_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+5524,"ysyxSoCFull fpga err c ram_size_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+20815,"ysyxSoCFull fpga err c ram_size_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga err c ram_size_MPORT_mask", false,-1);
        tracep->declBit(c+16609,"ysyxSoCFull fpga err c ram_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+8995+i*1,"ysyxSoCFull fpga err c ram_source", true,(i+0), 6,0);}}
        tracep->declBus(c+8790,"ysyxSoCFull fpga err c ram_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+20815,"ysyxSoCFull fpga err c ram_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+5525,"ysyxSoCFull fpga err c ram_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+20815,"ysyxSoCFull fpga err c ram_source_MPORT_addr", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga err c ram_source_MPORT_mask", false,-1);
        tracep->declBit(c+16609,"ysyxSoCFull fpga err c ram_source_MPORT_en", false,-1);
        tracep->declBit(c+8786,"ysyxSoCFull fpga err c maybe_full", false,-1);
        tracep->declBit(c+5521,"ysyxSoCFull fpga err c empty", false,-1);
        tracep->declBit(c+18317,"ysyxSoCFull fpga err c do_enq", false,-1);
        tracep->declBit(c+8996,"ysyxSoCFull fpga err c do_deq", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga atomics clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga atomics reset", false,-1);
        tracep->declBit(c+19896,"ysyxSoCFull fpga atomics auto_in_a_ready", false,-1);
        tracep->declBit(c+19897,"ysyxSoCFull fpga atomics auto_in_a_valid", false,-1);
        tracep->declBus(c+5530,"ysyxSoCFull fpga atomics auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+5531,"ysyxSoCFull fpga atomics auto_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+5532,"ysyxSoCFull fpga atomics auto_in_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+5533,"ysyxSoCFull fpga atomics auto_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+5534,"ysyxSoCFull fpga atomics auto_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+5535,"ysyxSoCFull fpga atomics auto_in_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+5536,"ysyxSoCFull fpga atomics auto_in_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+5368,"ysyxSoCFull fpga atomics auto_in_c_ready", false,-1);
        tracep->declBit(c+18294,"ysyxSoCFull fpga atomics auto_in_c_valid", false,-1);
        tracep->declBus(c+5369,"ysyxSoCFull fpga atomics auto_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+5370,"ysyxSoCFull fpga atomics auto_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+5371,"ysyxSoCFull fpga atomics auto_in_c_bits_size", false,-1, 3,0);
        tracep->declBus(c+5372,"ysyxSoCFull fpga atomics auto_in_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+5373,"ysyxSoCFull fpga atomics auto_in_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+5538,"ysyxSoCFull fpga atomics auto_in_d_ready", false,-1);
        tracep->declBit(c+5539,"ysyxSoCFull fpga atomics auto_in_d_valid", false,-1);
        tracep->declBus(c+5540,"ysyxSoCFull fpga atomics auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+5377,"ysyxSoCFull fpga atomics auto_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+5378,"ysyxSoCFull fpga atomics auto_in_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+5379,"ysyxSoCFull fpga atomics auto_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+5541,"ysyxSoCFull fpga atomics auto_in_d_bits_denied", false,-1);
        tracep->declQuad(c+5542,"ysyxSoCFull fpga atomics auto_in_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+5544,"ysyxSoCFull fpga atomics auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+5384,"ysyxSoCFull fpga atomics auto_in_e_ready", false,-1);
        tracep->declBit(c+18295,"ysyxSoCFull fpga atomics auto_in_e_valid", false,-1);
        tracep->declBit(c+5385,"ysyxSoCFull fpga atomics auto_in_e_bits_sink", false,-1);
        tracep->declBit(c+19815,"ysyxSoCFull fpga atomics auto_out_a_ready", false,-1);
        tracep->declBit(c+19816,"ysyxSoCFull fpga atomics auto_out_a_valid", false,-1);
        tracep->declBus(c+19817,"ysyxSoCFull fpga atomics auto_out_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+19818,"ysyxSoCFull fpga atomics auto_out_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+19819,"ysyxSoCFull fpga atomics auto_out_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+19820,"ysyxSoCFull fpga atomics auto_out_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+19821,"ysyxSoCFull fpga atomics auto_out_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+19822,"ysyxSoCFull fpga atomics auto_out_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+19823,"ysyxSoCFull fpga atomics auto_out_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+5367,"ysyxSoCFull fpga atomics auto_out_a_bits_corrupt", false,-1);
        tracep->declBit(c+5368,"ysyxSoCFull fpga atomics auto_out_c_ready", false,-1);
        tracep->declBit(c+18294,"ysyxSoCFull fpga atomics auto_out_c_valid", false,-1);
        tracep->declBus(c+5369,"ysyxSoCFull fpga atomics auto_out_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+5370,"ysyxSoCFull fpga atomics auto_out_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+5371,"ysyxSoCFull fpga atomics auto_out_c_bits_size", false,-1, 3,0);
        tracep->declBus(c+5372,"ysyxSoCFull fpga atomics auto_out_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+5373,"ysyxSoCFull fpga atomics auto_out_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+5374,"ysyxSoCFull fpga atomics auto_out_d_ready", false,-1);
        tracep->declBit(c+5375,"ysyxSoCFull fpga atomics auto_out_d_valid", false,-1);
        tracep->declBus(c+5376,"ysyxSoCFull fpga atomics auto_out_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+5377,"ysyxSoCFull fpga atomics auto_out_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+5378,"ysyxSoCFull fpga atomics auto_out_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+5379,"ysyxSoCFull fpga atomics auto_out_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+5380,"ysyxSoCFull fpga atomics auto_out_d_bits_denied", false,-1);
        tracep->declQuad(c+5381,"ysyxSoCFull fpga atomics auto_out_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+5383,"ysyxSoCFull fpga atomics auto_out_d_bits_corrupt", false,-1);
        tracep->declBit(c+5384,"ysyxSoCFull fpga atomics auto_out_e_ready", false,-1);
        tracep->declBit(c+18295,"ysyxSoCFull fpga atomics auto_out_e_valid", false,-1);
        tracep->declBit(c+5385,"ysyxSoCFull fpga atomics auto_out_e_bits_sink", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga atomics monitor_clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga atomics monitor_reset", false,-1);
        tracep->declBit(c+20223,"ysyxSoCFull fpga atomics monitor_io_in_a_ready", false,-1);
        tracep->declBit(c+19897,"ysyxSoCFull fpga atomics monitor_io_in_a_valid", false,-1);
        tracep->declBus(c+5530,"ysyxSoCFull fpga atomics monitor_io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+5531,"ysyxSoCFull fpga atomics monitor_io_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+5532,"ysyxSoCFull fpga atomics monitor_io_in_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+5533,"ysyxSoCFull fpga atomics monitor_io_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+5534,"ysyxSoCFull fpga atomics monitor_io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+5535,"ysyxSoCFull fpga atomics monitor_io_in_a_bits_mask", false,-1, 7,0);
        tracep->declBit(c+5368,"ysyxSoCFull fpga atomics monitor_io_in_c_ready", false,-1);
        tracep->declBit(c+18294,"ysyxSoCFull fpga atomics monitor_io_in_c_valid", false,-1);
        tracep->declBus(c+5369,"ysyxSoCFull fpga atomics monitor_io_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+5370,"ysyxSoCFull fpga atomics monitor_io_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+5371,"ysyxSoCFull fpga atomics monitor_io_in_c_bits_size", false,-1, 3,0);
        tracep->declBus(c+5372,"ysyxSoCFull fpga atomics monitor_io_in_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+5373,"ysyxSoCFull fpga atomics monitor_io_in_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+5538,"ysyxSoCFull fpga atomics monitor_io_in_d_ready", false,-1);
        tracep->declBit(c+8997,"ysyxSoCFull fpga atomics monitor_io_in_d_valid", false,-1);
        tracep->declBus(c+8998,"ysyxSoCFull fpga atomics monitor_io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+5377,"ysyxSoCFull fpga atomics monitor_io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+5378,"ysyxSoCFull fpga atomics monitor_io_in_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+5379,"ysyxSoCFull fpga atomics monitor_io_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+8999,"ysyxSoCFull fpga atomics monitor_io_in_d_bits_denied", false,-1);
        tracep->declBit(c+9000,"ysyxSoCFull fpga atomics monitor_io_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+5384,"ysyxSoCFull fpga atomics monitor_io_in_e_ready", false,-1);
        tracep->declBit(c+18295,"ysyxSoCFull fpga atomics monitor_io_in_e_valid", false,-1);
        tracep->declBit(c+5385,"ysyxSoCFull fpga atomics monitor_io_in_e_bits_sink", false,-1);
        tracep->declBus(c+9001,"ysyxSoCFull fpga atomics cam_s_0_state", false,-1, 1,0);
        tracep->declBus(c+9002,"ysyxSoCFull fpga atomics cam_a_0_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+9003,"ysyxSoCFull fpga atomics cam_a_0_bits_param", false,-1, 2,0);
        tracep->declBus(c+9004,"ysyxSoCFull fpga atomics cam_a_0_bits_size", false,-1, 3,0);
        tracep->declBus(c+9005,"ysyxSoCFull fpga atomics cam_a_0_bits_source", false,-1, 6,0);
        tracep->declBus(c+9006,"ysyxSoCFull fpga atomics cam_a_0_bits_address", false,-1, 31,0);
        tracep->declBus(c+9007,"ysyxSoCFull fpga atomics cam_a_0_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+9008,"ysyxSoCFull fpga atomics cam_a_0_bits_data", false,-1, 63,0);
        tracep->declBus(c+9010,"ysyxSoCFull fpga atomics cam_a_0_fifoId", false,-1, 1,0);
        tracep->declBus(c+9011,"ysyxSoCFull fpga atomics cam_a_0_lut", false,-1, 3,0);
        tracep->declQuad(c+9012,"ysyxSoCFull fpga atomics cam_d_0_data", false,-1, 63,0);
        tracep->declBit(c+9014,"ysyxSoCFull fpga atomics cam_d_0_denied", false,-1);
        tracep->declBit(c+9015,"ysyxSoCFull fpga atomics cam_d_0_corrupt", false,-1);
        tracep->declBit(c+9016,"ysyxSoCFull fpga atomics cam_free_0", false,-1);
        tracep->declBit(c+9017,"ysyxSoCFull fpga atomics cam_amo_0", false,-1);
        tracep->declBit(c+9018,"ysyxSoCFull fpga atomics cam_abusy_0", false,-1);
        tracep->declBit(c+9019,"ysyxSoCFull fpga atomics cam_dmatch_0", false,-1);
        tracep->declBit(c+9020,"ysyxSoCFull fpga atomics a_isLogical", false,-1);
        tracep->declBit(c+9021,"ysyxSoCFull fpga atomics a_isArithmetic", false,-1);
        tracep->declBit(c+9022,"ysyxSoCFull fpga atomics a_isSupported", false,-1);
        tracep->declBus(c+9023,"ysyxSoCFull fpga atomics a_fifoId", false,-1, 1,0);
        tracep->declBit(c+9024,"ysyxSoCFull fpga atomics a_cam_busy", false,-1);
        tracep->declBit(c+9025,"ysyxSoCFull fpga atomics indexes_hi", false,-1);
        tracep->declBit(c+9026,"ysyxSoCFull fpga atomics indexes_lo", false,-1);
        tracep->declBus(c+9027,"ysyxSoCFull fpga atomics indexes_0", false,-1, 1,0);
        tracep->declBit(c+9028,"ysyxSoCFull fpga atomics indexes_hi_1", false,-1);
        tracep->declBit(c+9029,"ysyxSoCFull fpga atomics indexes_lo_1", false,-1);
        tracep->declBus(c+9030,"ysyxSoCFull fpga atomics indexes_1", false,-1, 1,0);
        tracep->declBit(c+9031,"ysyxSoCFull fpga atomics indexes_hi_2", false,-1);
        tracep->declBit(c+9032,"ysyxSoCFull fpga atomics indexes_lo_2", false,-1);
        tracep->declBus(c+9033,"ysyxSoCFull fpga atomics indexes_2", false,-1, 1,0);
        tracep->declBit(c+9034,"ysyxSoCFull fpga atomics indexes_hi_3", false,-1);
        tracep->declBit(c+9035,"ysyxSoCFull fpga atomics indexes_lo_3", false,-1);
        tracep->declBus(c+9036,"ysyxSoCFull fpga atomics indexes_3", false,-1, 1,0);
        tracep->declBit(c+9037,"ysyxSoCFull fpga atomics indexes_hi_4", false,-1);
        tracep->declBit(c+9038,"ysyxSoCFull fpga atomics indexes_lo_4", false,-1);
        tracep->declBus(c+9039,"ysyxSoCFull fpga atomics indexes_4", false,-1, 1,0);
        tracep->declBit(c+9040,"ysyxSoCFull fpga atomics indexes_hi_5", false,-1);
        tracep->declBit(c+9041,"ysyxSoCFull fpga atomics indexes_lo_5", false,-1);
        tracep->declBus(c+9042,"ysyxSoCFull fpga atomics indexes_5", false,-1, 1,0);
        tracep->declBit(c+9043,"ysyxSoCFull fpga atomics indexes_hi_6", false,-1);
        tracep->declBit(c+9044,"ysyxSoCFull fpga atomics indexes_lo_6", false,-1);
        tracep->declBus(c+9045,"ysyxSoCFull fpga atomics indexes_6", false,-1, 1,0);
        tracep->declBit(c+9046,"ysyxSoCFull fpga atomics indexes_hi_7", false,-1);
        tracep->declBit(c+9047,"ysyxSoCFull fpga atomics indexes_lo_7", false,-1);
        tracep->declBus(c+9048,"ysyxSoCFull fpga atomics indexes_7", false,-1, 1,0);
        tracep->declBit(c+9049,"ysyxSoCFull fpga atomics indexes_hi_8", false,-1);
        tracep->declBit(c+9050,"ysyxSoCFull fpga atomics indexes_lo_8", false,-1);
        tracep->declBus(c+9051,"ysyxSoCFull fpga atomics indexes_8", false,-1, 1,0);
        tracep->declBit(c+9052,"ysyxSoCFull fpga atomics indexes_hi_9", false,-1);
        tracep->declBit(c+9053,"ysyxSoCFull fpga atomics indexes_lo_9", false,-1);
        tracep->declBus(c+9054,"ysyxSoCFull fpga atomics indexes_9", false,-1, 1,0);
        tracep->declBit(c+9055,"ysyxSoCFull fpga atomics indexes_hi_10", false,-1);
        tracep->declBit(c+9056,"ysyxSoCFull fpga atomics indexes_lo_10", false,-1);
        tracep->declBus(c+9057,"ysyxSoCFull fpga atomics indexes_10", false,-1, 1,0);
        tracep->declBit(c+9058,"ysyxSoCFull fpga atomics indexes_hi_11", false,-1);
        tracep->declBit(c+9059,"ysyxSoCFull fpga atomics indexes_lo_11", false,-1);
        tracep->declBus(c+9060,"ysyxSoCFull fpga atomics indexes_11", false,-1, 1,0);
        tracep->declBit(c+9061,"ysyxSoCFull fpga atomics indexes_hi_12", false,-1);
        tracep->declBit(c+9062,"ysyxSoCFull fpga atomics indexes_lo_12", false,-1);
        tracep->declBus(c+9063,"ysyxSoCFull fpga atomics indexes_12", false,-1, 1,0);
        tracep->declBit(c+9064,"ysyxSoCFull fpga atomics indexes_hi_13", false,-1);
        tracep->declBit(c+9065,"ysyxSoCFull fpga atomics indexes_lo_13", false,-1);
        tracep->declBus(c+9066,"ysyxSoCFull fpga atomics indexes_13", false,-1, 1,0);
        tracep->declBit(c+9067,"ysyxSoCFull fpga atomics indexes_hi_14", false,-1);
        tracep->declBit(c+9068,"ysyxSoCFull fpga atomics indexes_lo_14", false,-1);
        tracep->declBus(c+9069,"ysyxSoCFull fpga atomics indexes_14", false,-1, 1,0);
        tracep->declBit(c+9070,"ysyxSoCFull fpga atomics indexes_hi_15", false,-1);
        tracep->declBit(c+9071,"ysyxSoCFull fpga atomics indexes_lo_15", false,-1);
        tracep->declBus(c+9072,"ysyxSoCFull fpga atomics indexes_15", false,-1, 1,0);
        tracep->declBit(c+9073,"ysyxSoCFull fpga atomics indexes_hi_16", false,-1);
        tracep->declBit(c+9074,"ysyxSoCFull fpga atomics indexes_lo_16", false,-1);
        tracep->declBus(c+9075,"ysyxSoCFull fpga atomics indexes_16", false,-1, 1,0);
        tracep->declBit(c+9076,"ysyxSoCFull fpga atomics indexes_hi_17", false,-1);
        tracep->declBit(c+9077,"ysyxSoCFull fpga atomics indexes_lo_17", false,-1);
        tracep->declBus(c+9078,"ysyxSoCFull fpga atomics indexes_17", false,-1, 1,0);
        tracep->declBit(c+9079,"ysyxSoCFull fpga atomics indexes_hi_18", false,-1);
        tracep->declBit(c+9080,"ysyxSoCFull fpga atomics indexes_lo_18", false,-1);
        tracep->declBus(c+9081,"ysyxSoCFull fpga atomics indexes_18", false,-1, 1,0);
        tracep->declBit(c+9082,"ysyxSoCFull fpga atomics indexes_hi_19", false,-1);
        tracep->declBit(c+9083,"ysyxSoCFull fpga atomics indexes_lo_19", false,-1);
        tracep->declBus(c+9084,"ysyxSoCFull fpga atomics indexes_19", false,-1, 1,0);
        tracep->declBit(c+9085,"ysyxSoCFull fpga atomics indexes_hi_20", false,-1);
        tracep->declBit(c+9086,"ysyxSoCFull fpga atomics indexes_lo_20", false,-1);
        tracep->declBus(c+9087,"ysyxSoCFull fpga atomics indexes_20", false,-1, 1,0);
        tracep->declBit(c+9088,"ysyxSoCFull fpga atomics indexes_hi_21", false,-1);
        tracep->declBit(c+9089,"ysyxSoCFull fpga atomics indexes_lo_21", false,-1);
        tracep->declBus(c+9090,"ysyxSoCFull fpga atomics indexes_21", false,-1, 1,0);
        tracep->declBit(c+9091,"ysyxSoCFull fpga atomics indexes_hi_22", false,-1);
        tracep->declBit(c+9092,"ysyxSoCFull fpga atomics indexes_lo_22", false,-1);
        tracep->declBus(c+9093,"ysyxSoCFull fpga atomics indexes_22", false,-1, 1,0);
        tracep->declBit(c+9094,"ysyxSoCFull fpga atomics indexes_hi_23", false,-1);
        tracep->declBit(c+9095,"ysyxSoCFull fpga atomics indexes_lo_23", false,-1);
        tracep->declBus(c+9096,"ysyxSoCFull fpga atomics indexes_23", false,-1, 1,0);
        tracep->declBit(c+9097,"ysyxSoCFull fpga atomics indexes_hi_24", false,-1);
        tracep->declBit(c+9098,"ysyxSoCFull fpga atomics indexes_lo_24", false,-1);
        tracep->declBus(c+9099,"ysyxSoCFull fpga atomics indexes_24", false,-1, 1,0);
        tracep->declBit(c+9100,"ysyxSoCFull fpga atomics indexes_hi_25", false,-1);
        tracep->declBit(c+9101,"ysyxSoCFull fpga atomics indexes_lo_25", false,-1);
        tracep->declBus(c+9102,"ysyxSoCFull fpga atomics indexes_25", false,-1, 1,0);
        tracep->declBit(c+9103,"ysyxSoCFull fpga atomics indexes_hi_26", false,-1);
        tracep->declBit(c+9104,"ysyxSoCFull fpga atomics indexes_lo_26", false,-1);
        tracep->declBus(c+9105,"ysyxSoCFull fpga atomics indexes_26", false,-1, 1,0);
        tracep->declBit(c+9106,"ysyxSoCFull fpga atomics indexes_hi_27", false,-1);
        tracep->declBit(c+9107,"ysyxSoCFull fpga atomics indexes_lo_27", false,-1);
        tracep->declBus(c+9108,"ysyxSoCFull fpga atomics indexes_27", false,-1, 1,0);
        tracep->declBit(c+9109,"ysyxSoCFull fpga atomics indexes_hi_28", false,-1);
        tracep->declBit(c+9110,"ysyxSoCFull fpga atomics indexes_lo_28", false,-1);
        tracep->declBus(c+9111,"ysyxSoCFull fpga atomics indexes_28", false,-1, 1,0);
        tracep->declBit(c+9112,"ysyxSoCFull fpga atomics indexes_hi_29", false,-1);
        tracep->declBit(c+9113,"ysyxSoCFull fpga atomics indexes_lo_29", false,-1);
        tracep->declBus(c+9114,"ysyxSoCFull fpga atomics indexes_29", false,-1, 1,0);
        tracep->declBit(c+9115,"ysyxSoCFull fpga atomics indexes_hi_30", false,-1);
        tracep->declBit(c+9116,"ysyxSoCFull fpga atomics indexes_lo_30", false,-1);
        tracep->declBus(c+9117,"ysyxSoCFull fpga atomics indexes_30", false,-1, 1,0);
        tracep->declBit(c+9118,"ysyxSoCFull fpga atomics indexes_hi_31", false,-1);
        tracep->declBit(c+9119,"ysyxSoCFull fpga atomics indexes_lo_31", false,-1);
        tracep->declBus(c+9120,"ysyxSoCFull fpga atomics indexes_31", false,-1, 1,0);
        tracep->declBit(c+9121,"ysyxSoCFull fpga atomics indexes_hi_32", false,-1);
        tracep->declBit(c+9122,"ysyxSoCFull fpga atomics indexes_lo_32", false,-1);
        tracep->declBus(c+9123,"ysyxSoCFull fpga atomics indexes_32", false,-1, 1,0);
        tracep->declBit(c+9124,"ysyxSoCFull fpga atomics indexes_hi_33", false,-1);
        tracep->declBit(c+9125,"ysyxSoCFull fpga atomics indexes_lo_33", false,-1);
        tracep->declBus(c+9126,"ysyxSoCFull fpga atomics indexes_33", false,-1, 1,0);
        tracep->declBit(c+9127,"ysyxSoCFull fpga atomics indexes_hi_34", false,-1);
        tracep->declBit(c+9128,"ysyxSoCFull fpga atomics indexes_lo_34", false,-1);
        tracep->declBus(c+9129,"ysyxSoCFull fpga atomics indexes_34", false,-1, 1,0);
        tracep->declBit(c+9130,"ysyxSoCFull fpga atomics indexes_hi_35", false,-1);
        tracep->declBit(c+9131,"ysyxSoCFull fpga atomics indexes_lo_35", false,-1);
        tracep->declBus(c+9132,"ysyxSoCFull fpga atomics indexes_35", false,-1, 1,0);
        tracep->declBit(c+9133,"ysyxSoCFull fpga atomics indexes_hi_36", false,-1);
        tracep->declBit(c+9134,"ysyxSoCFull fpga atomics indexes_lo_36", false,-1);
        tracep->declBus(c+9135,"ysyxSoCFull fpga atomics indexes_36", false,-1, 1,0);
        tracep->declBit(c+9136,"ysyxSoCFull fpga atomics indexes_hi_37", false,-1);
        tracep->declBit(c+9137,"ysyxSoCFull fpga atomics indexes_lo_37", false,-1);
        tracep->declBus(c+9138,"ysyxSoCFull fpga atomics indexes_37", false,-1, 1,0);
        tracep->declBit(c+9139,"ysyxSoCFull fpga atomics indexes_hi_38", false,-1);
        tracep->declBit(c+9140,"ysyxSoCFull fpga atomics indexes_lo_38", false,-1);
        tracep->declBus(c+9141,"ysyxSoCFull fpga atomics indexes_38", false,-1, 1,0);
        tracep->declBit(c+9142,"ysyxSoCFull fpga atomics indexes_hi_39", false,-1);
        tracep->declBit(c+9143,"ysyxSoCFull fpga atomics indexes_lo_39", false,-1);
        tracep->declBus(c+9144,"ysyxSoCFull fpga atomics indexes_39", false,-1, 1,0);
        tracep->declBit(c+9145,"ysyxSoCFull fpga atomics indexes_hi_40", false,-1);
        tracep->declBit(c+9146,"ysyxSoCFull fpga atomics indexes_lo_40", false,-1);
        tracep->declBus(c+9147,"ysyxSoCFull fpga atomics indexes_40", false,-1, 1,0);
        tracep->declBit(c+9148,"ysyxSoCFull fpga atomics indexes_hi_41", false,-1);
        tracep->declBit(c+9149,"ysyxSoCFull fpga atomics indexes_lo_41", false,-1);
        tracep->declBus(c+9150,"ysyxSoCFull fpga atomics indexes_41", false,-1, 1,0);
        tracep->declBit(c+9151,"ysyxSoCFull fpga atomics indexes_hi_42", false,-1);
        tracep->declBit(c+9152,"ysyxSoCFull fpga atomics indexes_lo_42", false,-1);
        tracep->declBus(c+9153,"ysyxSoCFull fpga atomics indexes_42", false,-1, 1,0);
        tracep->declBit(c+9154,"ysyxSoCFull fpga atomics indexes_hi_43", false,-1);
        tracep->declBit(c+9155,"ysyxSoCFull fpga atomics indexes_lo_43", false,-1);
        tracep->declBus(c+9156,"ysyxSoCFull fpga atomics indexes_43", false,-1, 1,0);
        tracep->declBit(c+9157,"ysyxSoCFull fpga atomics indexes_hi_44", false,-1);
        tracep->declBit(c+9158,"ysyxSoCFull fpga atomics indexes_lo_44", false,-1);
        tracep->declBus(c+9159,"ysyxSoCFull fpga atomics indexes_44", false,-1, 1,0);
        tracep->declBit(c+9160,"ysyxSoCFull fpga atomics indexes_hi_45", false,-1);
        tracep->declBit(c+9161,"ysyxSoCFull fpga atomics indexes_lo_45", false,-1);
        tracep->declBus(c+9162,"ysyxSoCFull fpga atomics indexes_45", false,-1, 1,0);
        tracep->declBit(c+9163,"ysyxSoCFull fpga atomics indexes_hi_46", false,-1);
        tracep->declBit(c+9164,"ysyxSoCFull fpga atomics indexes_lo_46", false,-1);
        tracep->declBus(c+9165,"ysyxSoCFull fpga atomics indexes_46", false,-1, 1,0);
        tracep->declBit(c+9166,"ysyxSoCFull fpga atomics indexes_hi_47", false,-1);
        tracep->declBit(c+9167,"ysyxSoCFull fpga atomics indexes_lo_47", false,-1);
        tracep->declBus(c+9168,"ysyxSoCFull fpga atomics indexes_47", false,-1, 1,0);
        tracep->declBit(c+9169,"ysyxSoCFull fpga atomics indexes_hi_48", false,-1);
        tracep->declBit(c+9170,"ysyxSoCFull fpga atomics indexes_lo_48", false,-1);
        tracep->declBus(c+9171,"ysyxSoCFull fpga atomics indexes_48", false,-1, 1,0);
        tracep->declBit(c+9172,"ysyxSoCFull fpga atomics indexes_hi_49", false,-1);
        tracep->declBit(c+9173,"ysyxSoCFull fpga atomics indexes_lo_49", false,-1);
        tracep->declBus(c+9174,"ysyxSoCFull fpga atomics indexes_49", false,-1, 1,0);
        tracep->declBit(c+9175,"ysyxSoCFull fpga atomics indexes_hi_50", false,-1);
        tracep->declBit(c+9176,"ysyxSoCFull fpga atomics indexes_lo_50", false,-1);
        tracep->declBus(c+9177,"ysyxSoCFull fpga atomics indexes_50", false,-1, 1,0);
        tracep->declBit(c+9178,"ysyxSoCFull fpga atomics indexes_hi_51", false,-1);
        tracep->declBit(c+9179,"ysyxSoCFull fpga atomics indexes_lo_51", false,-1);
        tracep->declBus(c+9180,"ysyxSoCFull fpga atomics indexes_51", false,-1, 1,0);
        tracep->declBit(c+9181,"ysyxSoCFull fpga atomics indexes_hi_52", false,-1);
        tracep->declBit(c+9182,"ysyxSoCFull fpga atomics indexes_lo_52", false,-1);
        tracep->declBus(c+9183,"ysyxSoCFull fpga atomics indexes_52", false,-1, 1,0);
        tracep->declBit(c+9184,"ysyxSoCFull fpga atomics indexes_hi_53", false,-1);
        tracep->declBit(c+9185,"ysyxSoCFull fpga atomics indexes_lo_53", false,-1);
        tracep->declBus(c+9186,"ysyxSoCFull fpga atomics indexes_53", false,-1, 1,0);
        tracep->declBit(c+9187,"ysyxSoCFull fpga atomics indexes_hi_54", false,-1);
        tracep->declBit(c+9188,"ysyxSoCFull fpga atomics indexes_lo_54", false,-1);
        tracep->declBus(c+9189,"ysyxSoCFull fpga atomics indexes_54", false,-1, 1,0);
        tracep->declBit(c+9190,"ysyxSoCFull fpga atomics indexes_hi_55", false,-1);
        tracep->declBit(c+9191,"ysyxSoCFull fpga atomics indexes_lo_55", false,-1);
        tracep->declBus(c+9192,"ysyxSoCFull fpga atomics indexes_55", false,-1, 1,0);
        tracep->declBit(c+9193,"ysyxSoCFull fpga atomics indexes_hi_56", false,-1);
        tracep->declBit(c+9194,"ysyxSoCFull fpga atomics indexes_lo_56", false,-1);
        tracep->declBus(c+9195,"ysyxSoCFull fpga atomics indexes_56", false,-1, 1,0);
        tracep->declBit(c+9196,"ysyxSoCFull fpga atomics indexes_hi_57", false,-1);
        tracep->declBit(c+9197,"ysyxSoCFull fpga atomics indexes_lo_57", false,-1);
        tracep->declBus(c+9198,"ysyxSoCFull fpga atomics indexes_57", false,-1, 1,0);
        tracep->declBit(c+9199,"ysyxSoCFull fpga atomics indexes_hi_58", false,-1);
        tracep->declBit(c+9200,"ysyxSoCFull fpga atomics indexes_lo_58", false,-1);
        tracep->declBus(c+9201,"ysyxSoCFull fpga atomics indexes_58", false,-1, 1,0);
        tracep->declBit(c+9202,"ysyxSoCFull fpga atomics indexes_hi_59", false,-1);
        tracep->declBit(c+9203,"ysyxSoCFull fpga atomics indexes_lo_59", false,-1);
        tracep->declBus(c+9204,"ysyxSoCFull fpga atomics indexes_59", false,-1, 1,0);
        tracep->declBit(c+9205,"ysyxSoCFull fpga atomics indexes_hi_60", false,-1);
        tracep->declBit(c+9206,"ysyxSoCFull fpga atomics indexes_lo_60", false,-1);
        tracep->declBus(c+9207,"ysyxSoCFull fpga atomics indexes_60", false,-1, 1,0);
        tracep->declBit(c+9208,"ysyxSoCFull fpga atomics indexes_hi_61", false,-1);
        tracep->declBit(c+9209,"ysyxSoCFull fpga atomics indexes_lo_61", false,-1);
        tracep->declBus(c+9210,"ysyxSoCFull fpga atomics indexes_61", false,-1, 1,0);
        tracep->declBit(c+9211,"ysyxSoCFull fpga atomics indexes_hi_62", false,-1);
        tracep->declBit(c+9212,"ysyxSoCFull fpga atomics indexes_lo_62", false,-1);
        tracep->declBus(c+9213,"ysyxSoCFull fpga atomics indexes_62", false,-1, 1,0);
        tracep->declBit(c+9214,"ysyxSoCFull fpga atomics indexes_hi_63", false,-1);
        tracep->declBit(c+9215,"ysyxSoCFull fpga atomics indexes_lo_63", false,-1);
        tracep->declBus(c+9216,"ysyxSoCFull fpga atomics indexes_63", false,-1, 1,0);
        tracep->declBit(c+9217,"ysyxSoCFull fpga atomics logic_out_lo_lo_lo_lo_lo_lo", false,-1);
        tracep->declBit(c+9218,"ysyxSoCFull fpga atomics logic_out_lo_lo_lo_lo_lo_hi", false,-1);
        tracep->declBit(c+9219,"ysyxSoCFull fpga atomics logic_out_lo_lo_lo_lo_hi_lo", false,-1);
        tracep->declBit(c+9220,"ysyxSoCFull fpga atomics logic_out_lo_lo_lo_lo_hi_hi", false,-1);
        tracep->declBit(c+9221,"ysyxSoCFull fpga atomics logic_out_lo_lo_lo_hi_lo_lo", false,-1);
        tracep->declBit(c+9222,"ysyxSoCFull fpga atomics logic_out_lo_lo_lo_hi_lo_hi", false,-1);
        tracep->declBit(c+9223,"ysyxSoCFull fpga atomics logic_out_lo_lo_lo_hi_hi_lo", false,-1);
        tracep->declBit(c+9224,"ysyxSoCFull fpga atomics logic_out_lo_lo_lo_hi_hi_hi", false,-1);
        tracep->declBit(c+9225,"ysyxSoCFull fpga atomics logic_out_lo_lo_hi_lo_lo_lo", false,-1);
        tracep->declBit(c+9226,"ysyxSoCFull fpga atomics logic_out_lo_lo_hi_lo_lo_hi", false,-1);
        tracep->declBit(c+9227,"ysyxSoCFull fpga atomics logic_out_lo_lo_hi_lo_hi_lo", false,-1);
        tracep->declBit(c+9228,"ysyxSoCFull fpga atomics logic_out_lo_lo_hi_lo_hi_hi", false,-1);
        tracep->declBit(c+9229,"ysyxSoCFull fpga atomics logic_out_lo_lo_hi_hi_lo_lo", false,-1);
        tracep->declBit(c+9230,"ysyxSoCFull fpga atomics logic_out_lo_lo_hi_hi_lo_hi", false,-1);
        tracep->declBit(c+9231,"ysyxSoCFull fpga atomics logic_out_lo_lo_hi_hi_hi_lo", false,-1);
        tracep->declBit(c+9232,"ysyxSoCFull fpga atomics logic_out_lo_lo_hi_hi_hi_hi", false,-1);
        tracep->declBit(c+9233,"ysyxSoCFull fpga atomics logic_out_lo_hi_lo_lo_lo_lo", false,-1);
        tracep->declBit(c+9234,"ysyxSoCFull fpga atomics logic_out_lo_hi_lo_lo_lo_hi", false,-1);
        tracep->declBit(c+9235,"ysyxSoCFull fpga atomics logic_out_lo_hi_lo_lo_hi_lo", false,-1);
        tracep->declBit(c+9236,"ysyxSoCFull fpga atomics logic_out_lo_hi_lo_lo_hi_hi", false,-1);
        tracep->declBit(c+9237,"ysyxSoCFull fpga atomics logic_out_lo_hi_lo_hi_lo_lo", false,-1);
        tracep->declBit(c+9238,"ysyxSoCFull fpga atomics logic_out_lo_hi_lo_hi_lo_hi", false,-1);
        tracep->declBit(c+9239,"ysyxSoCFull fpga atomics logic_out_lo_hi_lo_hi_hi_lo", false,-1);
        tracep->declBit(c+9240,"ysyxSoCFull fpga atomics logic_out_lo_hi_lo_hi_hi_hi", false,-1);
        tracep->declBit(c+9241,"ysyxSoCFull fpga atomics logic_out_lo_hi_hi_lo_lo_lo", false,-1);
        tracep->declBit(c+9242,"ysyxSoCFull fpga atomics logic_out_lo_hi_hi_lo_lo_hi", false,-1);
        tracep->declBit(c+9243,"ysyxSoCFull fpga atomics logic_out_lo_hi_hi_lo_hi_lo", false,-1);
        tracep->declBit(c+9244,"ysyxSoCFull fpga atomics logic_out_lo_hi_hi_lo_hi_hi", false,-1);
        tracep->declBit(c+9245,"ysyxSoCFull fpga atomics logic_out_lo_hi_hi_hi_lo_lo", false,-1);
        tracep->declBit(c+9246,"ysyxSoCFull fpga atomics logic_out_lo_hi_hi_hi_lo_hi", false,-1);
        tracep->declBit(c+9247,"ysyxSoCFull fpga atomics logic_out_lo_hi_hi_hi_hi_lo", false,-1);
        tracep->declBit(c+9248,"ysyxSoCFull fpga atomics logic_out_lo_hi_hi_hi_hi_hi", false,-1);
        tracep->declBit(c+9249,"ysyxSoCFull fpga atomics logic_out_hi_lo_lo_lo_lo_lo", false,-1);
        tracep->declBit(c+9250,"ysyxSoCFull fpga atomics logic_out_hi_lo_lo_lo_lo_hi", false,-1);
        tracep->declBit(c+9251,"ysyxSoCFull fpga atomics logic_out_hi_lo_lo_lo_hi_lo", false,-1);
        tracep->declBit(c+9252,"ysyxSoCFull fpga atomics logic_out_hi_lo_lo_lo_hi_hi", false,-1);
        tracep->declBit(c+9253,"ysyxSoCFull fpga atomics logic_out_hi_lo_lo_hi_lo_lo", false,-1);
        tracep->declBit(c+9254,"ysyxSoCFull fpga atomics logic_out_hi_lo_lo_hi_lo_hi", false,-1);
        tracep->declBit(c+9255,"ysyxSoCFull fpga atomics logic_out_hi_lo_lo_hi_hi_lo", false,-1);
        tracep->declBit(c+9256,"ysyxSoCFull fpga atomics logic_out_hi_lo_lo_hi_hi_hi", false,-1);
        tracep->declBit(c+9257,"ysyxSoCFull fpga atomics logic_out_hi_lo_hi_lo_lo_lo", false,-1);
        tracep->declBit(c+9258,"ysyxSoCFull fpga atomics logic_out_hi_lo_hi_lo_lo_hi", false,-1);
        tracep->declBit(c+9259,"ysyxSoCFull fpga atomics logic_out_hi_lo_hi_lo_hi_lo", false,-1);
        tracep->declBit(c+9260,"ysyxSoCFull fpga atomics logic_out_hi_lo_hi_lo_hi_hi", false,-1);
        tracep->declBit(c+9261,"ysyxSoCFull fpga atomics logic_out_hi_lo_hi_hi_lo_lo", false,-1);
        tracep->declBit(c+9262,"ysyxSoCFull fpga atomics logic_out_hi_lo_hi_hi_lo_hi", false,-1);
        tracep->declBit(c+9263,"ysyxSoCFull fpga atomics logic_out_hi_lo_hi_hi_hi_lo", false,-1);
        tracep->declBit(c+9264,"ysyxSoCFull fpga atomics logic_out_hi_lo_hi_hi_hi_hi", false,-1);
        tracep->declBit(c+9265,"ysyxSoCFull fpga atomics logic_out_hi_hi_lo_lo_lo_lo", false,-1);
        tracep->declBit(c+9266,"ysyxSoCFull fpga atomics logic_out_hi_hi_lo_lo_lo_hi", false,-1);
        tracep->declBit(c+9267,"ysyxSoCFull fpga atomics logic_out_hi_hi_lo_lo_hi_lo", false,-1);
        tracep->declBit(c+9268,"ysyxSoCFull fpga atomics logic_out_hi_hi_lo_lo_hi_hi", false,-1);
        tracep->declBit(c+9269,"ysyxSoCFull fpga atomics logic_out_hi_hi_lo_hi_lo_lo", false,-1);
        tracep->declBit(c+9270,"ysyxSoCFull fpga atomics logic_out_hi_hi_lo_hi_lo_hi", false,-1);
        tracep->declBit(c+9271,"ysyxSoCFull fpga atomics logic_out_hi_hi_lo_hi_hi_lo", false,-1);
        tracep->declBit(c+9272,"ysyxSoCFull fpga atomics logic_out_hi_hi_lo_hi_hi_hi", false,-1);
        tracep->declBit(c+9273,"ysyxSoCFull fpga atomics logic_out_hi_hi_hi_lo_lo_lo", false,-1);
        tracep->declBit(c+9274,"ysyxSoCFull fpga atomics logic_out_hi_hi_hi_lo_lo_hi", false,-1);
        tracep->declBit(c+9275,"ysyxSoCFull fpga atomics logic_out_hi_hi_hi_lo_hi_lo", false,-1);
        tracep->declBit(c+9276,"ysyxSoCFull fpga atomics logic_out_hi_hi_hi_lo_hi_hi", false,-1);
        tracep->declBit(c+9277,"ysyxSoCFull fpga atomics logic_out_hi_hi_hi_hi_lo_lo", false,-1);
        tracep->declBit(c+9278,"ysyxSoCFull fpga atomics logic_out_hi_hi_hi_hi_lo_hi", false,-1);
        tracep->declBit(c+9279,"ysyxSoCFull fpga atomics logic_out_hi_hi_hi_hi_hi_lo", false,-1);
        tracep->declBit(c+9280,"ysyxSoCFull fpga atomics logic_out_hi_hi_hi_hi_hi_hi", false,-1);
        tracep->declBus(c+9281,"ysyxSoCFull fpga atomics logic_out_lo_lo_lo", false,-1, 7,0);
        tracep->declBus(c+9282,"ysyxSoCFull fpga atomics logic_out_lo_lo", false,-1, 15,0);
        tracep->declBus(c+9283,"ysyxSoCFull fpga atomics logic_out_lo_hi_lo", false,-1, 7,0);
        tracep->declBus(c+9284,"ysyxSoCFull fpga atomics logic_out_lo", false,-1, 31,0);
        tracep->declBus(c+9285,"ysyxSoCFull fpga atomics logic_out_hi_lo_lo", false,-1, 7,0);
        tracep->declBus(c+9286,"ysyxSoCFull fpga atomics logic_out_hi_lo", false,-1, 15,0);
        tracep->declBus(c+9287,"ysyxSoCFull fpga atomics logic_out_hi_hi_lo", false,-1, 7,0);
        tracep->declBus(c+9288,"ysyxSoCFull fpga atomics logic_out_hi", false,-1, 31,0);
        tracep->declQuad(c+9289,"ysyxSoCFull fpga atomics logic_out", false,-1, 63,0);
        tracep->declBit(c+9291,"ysyxSoCFull fpga atomics unsigned_", false,-1);
        tracep->declBit(c+9292,"ysyxSoCFull fpga atomics take_max", false,-1);
        tracep->declBit(c+9293,"ysyxSoCFull fpga atomics adder", false,-1);
        tracep->declBus(c+9294,"ysyxSoCFull fpga atomics signSel", false,-1, 7,0);
        tracep->declBus(c+9295,"ysyxSoCFull fpga atomics signbits_a", false,-1, 7,0);
        tracep->declBus(c+9296,"ysyxSoCFull fpga atomics signbits_d", false,-1, 7,0);
        tracep->declBus(c+9297,"ysyxSoCFull fpga atomics signbit_a", false,-1, 7,0);
        tracep->declBus(c+9298,"ysyxSoCFull fpga atomics signbit_d", false,-1, 7,0);
        tracep->declBus(c+9299,"ysyxSoCFull fpga atomics signext_a_lo_lo_lo", false,-1, 7,0);
        tracep->declBus(c+9300,"ysyxSoCFull fpga atomics signext_a_lo_lo_hi", false,-1, 7,0);
        tracep->declBus(c+9301,"ysyxSoCFull fpga atomics signext_a_lo_hi_lo", false,-1, 7,0);
        tracep->declBus(c+9302,"ysyxSoCFull fpga atomics signext_a_lo_hi_hi", false,-1, 7,0);
        tracep->declBus(c+9303,"ysyxSoCFull fpga atomics signext_a_hi_lo_lo", false,-1, 7,0);
        tracep->declBus(c+9304,"ysyxSoCFull fpga atomics signext_a_hi_lo_hi", false,-1, 7,0);
        tracep->declBus(c+9305,"ysyxSoCFull fpga atomics signext_a_hi_hi_lo", false,-1, 7,0);
        tracep->declBus(c+9306,"ysyxSoCFull fpga atomics signext_a_hi_hi_hi", false,-1, 7,0);
        tracep->declQuad(c+9307,"ysyxSoCFull fpga atomics signext_a", false,-1, 63,0);
        tracep->declBus(c+9309,"ysyxSoCFull fpga atomics signext_d_lo_lo_lo", false,-1, 7,0);
        tracep->declBus(c+9310,"ysyxSoCFull fpga atomics signext_d_lo_lo_hi", false,-1, 7,0);
        tracep->declBus(c+9311,"ysyxSoCFull fpga atomics signext_d_lo_hi_lo", false,-1, 7,0);
        tracep->declBus(c+9312,"ysyxSoCFull fpga atomics signext_d_lo_hi_hi", false,-1, 7,0);
        tracep->declBus(c+9313,"ysyxSoCFull fpga atomics signext_d_hi_lo_lo", false,-1, 7,0);
        tracep->declBus(c+9314,"ysyxSoCFull fpga atomics signext_d_hi_lo_hi", false,-1, 7,0);
        tracep->declBus(c+9315,"ysyxSoCFull fpga atomics signext_d_hi_hi_lo", false,-1, 7,0);
        tracep->declBus(c+9316,"ysyxSoCFull fpga atomics signext_d_hi_hi_hi", false,-1, 7,0);
        tracep->declQuad(c+9317,"ysyxSoCFull fpga atomics signext_d", false,-1, 63,0);
        tracep->declBus(c+9319,"ysyxSoCFull fpga atomics wide_mask_lo_lo_lo", false,-1, 7,0);
        tracep->declBus(c+9320,"ysyxSoCFull fpga atomics wide_mask_lo_lo_hi", false,-1, 7,0);
        tracep->declBus(c+9321,"ysyxSoCFull fpga atomics wide_mask_lo_hi_lo", false,-1, 7,0);
        tracep->declBus(c+9322,"ysyxSoCFull fpga atomics wide_mask_lo_hi_hi", false,-1, 7,0);
        tracep->declBus(c+9323,"ysyxSoCFull fpga atomics wide_mask_hi_lo_lo", false,-1, 7,0);
        tracep->declBus(c+9324,"ysyxSoCFull fpga atomics wide_mask_hi_lo_hi", false,-1, 7,0);
        tracep->declBus(c+9325,"ysyxSoCFull fpga atomics wide_mask_hi_hi_lo", false,-1, 7,0);
        tracep->declBus(c+9326,"ysyxSoCFull fpga atomics wide_mask_hi_hi_hi", false,-1, 7,0);
        tracep->declQuad(c+9327,"ysyxSoCFull fpga atomics wide_mask", false,-1, 63,0);
        tracep->declQuad(c+9329,"ysyxSoCFull fpga atomics a_a_ext", false,-1, 63,0);
        tracep->declQuad(c+9331,"ysyxSoCFull fpga atomics a_d_ext", false,-1, 63,0);
        tracep->declQuad(c+9333,"ysyxSoCFull fpga atomics a_d_inv", false,-1, 63,0);
        tracep->declQuad(c+9335,"ysyxSoCFull fpga atomics adder_out", false,-1, 63,0);
        tracep->declBit(c+9337,"ysyxSoCFull fpga atomics a_bigger_uneq", false,-1);
        tracep->declBit(c+9338,"ysyxSoCFull fpga atomics a_bigger", false,-1);
        tracep->declBit(c+9339,"ysyxSoCFull fpga atomics pick_a", false,-1);
        tracep->declQuad(c+9340,"ysyxSoCFull fpga atomics arith_out", false,-1, 63,0);
        tracep->declQuad(c+9342,"ysyxSoCFull fpga atomics amo_data", false,-1, 63,0);
        tracep->declBit(c+9344,"ysyxSoCFull fpga atomics a_allow", false,-1);
        tracep->declBus(c+9345,"ysyxSoCFull fpga atomics beatsLeft", false,-1, 4,0);
        tracep->declBit(c+9346,"ysyxSoCFull fpga atomics idle", false,-1);
        tracep->declBit(c+20224,"ysyxSoCFull fpga atomics source_i_valid", false,-1);
        tracep->declBit(c+20225,"ysyxSoCFull fpga atomics readys_1", false,-1);
        tracep->declBit(c+9347,"ysyxSoCFull fpga atomics state_1", false,-1);
        tracep->declBit(c+17675,"ysyxSoCFull fpga atomics allowed_1", false,-1);
        tracep->declBit(c+20226,"ysyxSoCFull fpga atomics out_1_ready", false,-1);
        tracep->declBus(c+9348,"ysyxSoCFull fpga atomics source_i_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+9349,"ysyxSoCFull fpga atomics source_i_bits_param", false,-1, 2,0);
        tracep->declBus(c+9350,"ysyxSoCFull fpga atomics source_c_bits_a_mask_sizeOH_shiftAmount", false,-1, 1,0);
        tracep->declBus(c+9351,"ysyxSoCFull fpga atomics source_c_bits_a_mask_sizeOH", false,-1, 2,0);
        tracep->declBit(c+9352,"ysyxSoCFull fpga atomics source_c_bits_a_mask_size", false,-1);
        tracep->declBit(c+9353,"ysyxSoCFull fpga atomics source_c_bits_a_mask_bit", false,-1);
        tracep->declBit(c+9354,"ysyxSoCFull fpga atomics source_c_bits_a_mask_nbit", false,-1);
        tracep->declBit(c+9355,"ysyxSoCFull fpga atomics source_c_bits_a_mask_acc", false,-1);
        tracep->declBit(c+9356,"ysyxSoCFull fpga atomics source_c_bits_a_mask_acc_1", false,-1);
        tracep->declBit(c+9357,"ysyxSoCFull fpga atomics source_c_bits_a_mask_size_1", false,-1);
        tracep->declBit(c+9358,"ysyxSoCFull fpga atomics source_c_bits_a_mask_bit_1", false,-1);
        tracep->declBit(c+9359,"ysyxSoCFull fpga atomics source_c_bits_a_mask_nbit_1", false,-1);
        tracep->declBit(c+9360,"ysyxSoCFull fpga atomics source_c_bits_a_mask_eq_2", false,-1);
        tracep->declBit(c+9361,"ysyxSoCFull fpga atomics source_c_bits_a_mask_acc_2", false,-1);
        tracep->declBit(c+9362,"ysyxSoCFull fpga atomics source_c_bits_a_mask_eq_3", false,-1);
        tracep->declBit(c+9363,"ysyxSoCFull fpga atomics source_c_bits_a_mask_acc_3", false,-1);
        tracep->declBit(c+9364,"ysyxSoCFull fpga atomics source_c_bits_a_mask_eq_4", false,-1);
        tracep->declBit(c+9365,"ysyxSoCFull fpga atomics source_c_bits_a_mask_acc_4", false,-1);
        tracep->declBit(c+9366,"ysyxSoCFull fpga atomics source_c_bits_a_mask_eq_5", false,-1);
        tracep->declBit(c+9367,"ysyxSoCFull fpga atomics source_c_bits_a_mask_acc_5", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga atomics source_c_bits_a_mask_size_2", false,-1);
        tracep->declBit(c+9368,"ysyxSoCFull fpga atomics source_c_bits_a_mask_bit_2", false,-1);
        tracep->declBit(c+9369,"ysyxSoCFull fpga atomics source_c_bits_a_mask_nbit_2", false,-1);
        tracep->declBit(c+9370,"ysyxSoCFull fpga atomics source_c_bits_a_mask_eq_6", false,-1);
        tracep->declBit(c+9371,"ysyxSoCFull fpga atomics source_c_bits_a_mask_lo_lo_lo", false,-1);
        tracep->declBit(c+9372,"ysyxSoCFull fpga atomics source_c_bits_a_mask_eq_7", false,-1);
        tracep->declBit(c+9373,"ysyxSoCFull fpga atomics source_c_bits_a_mask_lo_lo_hi", false,-1);
        tracep->declBit(c+9374,"ysyxSoCFull fpga atomics source_c_bits_a_mask_eq_8", false,-1);
        tracep->declBit(c+9375,"ysyxSoCFull fpga atomics source_c_bits_a_mask_lo_hi_lo", false,-1);
        tracep->declBit(c+9376,"ysyxSoCFull fpga atomics source_c_bits_a_mask_eq_9", false,-1);
        tracep->declBit(c+9377,"ysyxSoCFull fpga atomics source_c_bits_a_mask_lo_hi_hi", false,-1);
        tracep->declBit(c+9378,"ysyxSoCFull fpga atomics source_c_bits_a_mask_eq_10", false,-1);
        tracep->declBit(c+9379,"ysyxSoCFull fpga atomics source_c_bits_a_mask_hi_lo_lo", false,-1);
        tracep->declBit(c+9380,"ysyxSoCFull fpga atomics source_c_bits_a_mask_eq_11", false,-1);
        tracep->declBit(c+9381,"ysyxSoCFull fpga atomics source_c_bits_a_mask_hi_lo_hi", false,-1);
        tracep->declBit(c+9382,"ysyxSoCFull fpga atomics source_c_bits_a_mask_eq_12", false,-1);
        tracep->declBit(c+9383,"ysyxSoCFull fpga atomics source_c_bits_a_mask_hi_hi_lo", false,-1);
        tracep->declBit(c+9384,"ysyxSoCFull fpga atomics source_c_bits_a_mask_eq_13", false,-1);
        tracep->declBit(c+9385,"ysyxSoCFull fpga atomics source_c_bits_a_mask_hi_hi_hi", false,-1);
        tracep->declBus(c+9386,"ysyxSoCFull fpga atomics source_c_bits_a_mask", false,-1, 7,0);
        tracep->declBus(c+9387,"ysyxSoCFull fpga atomics decode", false,-1, 4,0);
        tracep->declBit(c+9388,"ysyxSoCFull fpga atomics opdata", false,-1);
        tracep->declBit(c+17676,"ysyxSoCFull fpga atomics latch", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga atomics readys_0", false,-1);
        tracep->declBit(c+9017,"ysyxSoCFull fpga atomics earlyWinner_0", false,-1);
        tracep->declBit(c+20227,"ysyxSoCFull fpga atomics earlyWinner_1", false,-1);
        tracep->declBit(c+9389,"ysyxSoCFull fpga atomics state_0", false,-1);
        tracep->declBit(c+9390,"ysyxSoCFull fpga atomics muxStateEarly_0", false,-1);
        tracep->declBit(c+20228,"ysyxSoCFull fpga atomics muxStateEarly_1", false,-1);
        tracep->declBit(c+17677,"ysyxSoCFull fpga atomics sink_ACancel_earlyValid", false,-1);
        tracep->declBit(c+9391,"ysyxSoCFull fpga atomics allowed_0", false,-1);
        tracep->declBit(c+17678,"ysyxSoCFull fpga atomics out_ready", false,-1);
        tracep->declBus(c+9392,"ysyxSoCFull fpga atomics d_first_counter", false,-1, 4,0);
        tracep->declBit(c+9393,"ysyxSoCFull fpga atomics d_first", false,-1);
        tracep->declBit(c+9394,"ysyxSoCFull fpga atomics d_ackd", false,-1);
        tracep->declBit(c+9395,"ysyxSoCFull fpga atomics d_cam_sel_raw_0", false,-1);
        tracep->declBit(c+9396,"ysyxSoCFull fpga atomics d_cam_sel_match_0", false,-1);
        tracep->declBit(c+9397,"ysyxSoCFull fpga atomics d_drop", false,-1);
        tracep->declBit(c+9398,"ysyxSoCFull fpga atomics bundleOut_0_d_ready", false,-1);
        tracep->declBus(c+9399,"ysyxSoCFull fpga atomics d_first_beats1_decode", false,-1, 4,0);
        tracep->declBit(c+9400,"ysyxSoCFull fpga atomics d_first_beats1_opdata", false,-1);
        tracep->declBus(c+9401,"ysyxSoCFull fpga atomics d_first_counter1", false,-1, 4,0);
        tracep->declBit(c+9402,"ysyxSoCFull fpga atomics d_ack", false,-1);
        tracep->declBit(c+9403,"ysyxSoCFull fpga atomics d_replace", false,-1);
        tracep->declBit(c+20784,"ysyxSoCFull fpga atomics monitor clock", false,-1);
        tracep->declBit(c+20785,"ysyxSoCFull fpga atomics monitor reset", false,-1);
        tracep->declBit(c+20223,"ysyxSoCFull fpga atomics monitor io_in_a_ready", false,-1);
        tracep->declBit(c+19897,"ysyxSoCFull fpga atomics monitor io_in_a_valid", false,-1);
        tracep->declBus(c+5530,"ysyxSoCFull fpga atomics monitor io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+5531,"ysyxSoCFull fpga atomics monitor io_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+5532,"ysyxSoCFull fpga atomics monitor io_in_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+5533,"ysyxSoCFull fpga atomics monitor io_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+5534,"ysyxSoCFull fpga atomics monitor io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+5535,"ysyxSoCFull fpga atomics monitor io_in_a_bits_mask", false,-1, 7,0);
        tracep->declBit(c+5368,"ysyxSoCFull fpga atomics monitor io_in_c_ready", false,-1);
        tracep->declBit(c+18294,"ysyxSoCFull fpga atomics monitor io_in_c_valid", false,-1);
        tracep->declBus(c+5369,"ysyxSoCFull fpga atomics monitor io_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+5370,"ysyxSoCFull fpga atomics monitor io_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+5371,"ysyxSoCFull fpga atomics monitor io_in_c_bits_size", false,-1, 3,0);
        tracep->declBus(c+5372,"ysyxSoCFull fpga atomics monitor io_in_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+5373,"ysyxSoCFull fpga atomics monitor io_in_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+5538,"ysyxSoCFull fpga atomics monitor io_in_d_ready", false,-1);
        tracep->declBit(c+8997,"ysyxSoCFull fpga atomics monitor io_in_d_valid", false,-1);
        tracep->declBus(c+8998,"ysyxSoCFull fpga atomics monitor io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+5377,"ysyxSoCFull fpga atomics monitor io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+5378,"ysyxSoCFull fpga atomics monitor io_in_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+5379,"ysyxSoCFull fpga atomics monitor io_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+8999,"ysyxSoCFull fpga atomics monitor io_in_d_bits_denied", false,-1);
        tracep->declBit(c+9000,"ysyxSoCFull fpga atomics monitor io_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+5384,"ysyxSoCFull fpga atomics monitor io_in_e_ready", false,-1);
        tracep->declBit(c+18295,"ysyxSoCFull fpga atomics monitor io_in_e_valid", false,-1);
        tracep->declBit(c+5385,"ysyxSoCFull fpga atomics monitor io_in_e_bits_sink", false,-1);
        tracep->declBus(c+30,"ysyxSoCFull fpga atomics monitor plusarg_reader_out", false,-1, 31,0);
        tracep->declBus(c+31,"ysyxSoCFull fpga atomics monitor plusarg_reader_1_out", false,-1, 31,0);
        tracep->declBit(c+9404,"ysyxSoCFull fpga atomics monitor source_ok", false,-1);
        tracep->declBus(c+9405,"ysyxSoCFull fpga atomics monitor is_aligned_mask", false,-1, 7,0);
        tracep->declBit(c+9406,"ysyxSoCFull fpga atomics monitor is_aligned", false,-1);
        tracep->declBus(c+9407,"ysyxSoCFull fpga atomics monitor mask_sizeOH_shiftAmount", false,-1, 1,0);
        tracep->declBus(c+9408,"ysyxSoCFull fpga atomics monitor mask_sizeOH", false,-1, 2,0);
        tracep->declBit(c+9409,"ysyxSoCFull fpga atomics monitor mask_size", false,-1);
        tracep->declBit(c+9410,"ysyxSoCFull fpga atomics monitor mask_bit", false,-1);
        tracep->declBit(c+9411,"ysyxSoCFull fpga atomics monitor mask_nbit", false,-1);
        tracep->declBit(c+9412,"ysyxSoCFull fpga atomics monitor mask_acc", false,-1);
        tracep->declBit(c+9413,"ysyxSoCFull fpga atomics monitor mask_acc_1", false,-1);
        tracep->declBit(c+9414,"ysyxSoCFull fpga atomics monitor mask_size_1", false,-1);
        tracep->declBit(c+9415,"ysyxSoCFull fpga atomics monitor mask_bit_1", false,-1);
        tracep->declBit(c+9416,"ysyxSoCFull fpga atomics monitor mask_nbit_1", false,-1);
        tracep->declBit(c+9417,"ysyxSoCFull fpga atomics monitor mask_eq_2", false,-1);
        tracep->declBit(c+9418,"ysyxSoCFull fpga atomics monitor mask_acc_2", false,-1);
        tracep->declBit(c+9419,"ysyxSoCFull fpga atomics monitor mask_eq_3", false,-1);
        tracep->declBit(c+9420,"ysyxSoCFull fpga atomics monitor mask_acc_3", false,-1);
        tracep->declBit(c+9421,"ysyxSoCFull fpga atomics monitor mask_eq_4", false,-1);
        tracep->declBit(c+9422,"ysyxSoCFull fpga atomics monitor mask_acc_4", false,-1);
        tracep->declBit(c+9423,"ysyxSoCFull fpga atomics monitor mask_eq_5", false,-1);
        tracep->declBit(c+9424,"ysyxSoCFull fpga atomics monitor mask_acc_5", false,-1);
        tracep->declBit(c+20817,"ysyxSoCFull fpga atomics monitor mask_size_2", false,-1);
        tracep->declBit(c+9425,"ysyxSoCFull fpga atomics monitor mask_bit_2", false,-1);
        tracep->declBit(c+9426,"ysyxSoCFull fpga atomics monitor mask_nbit_2", false,-1);
        tracep->declBit(c+9427,"ysyxSoCFull fpga atomics monitor mask_eq_6", false,-1);
        tracep->declBit(c+9428,"ysyxSoCFull fpga atomics monitor mask_lo_lo_lo", false,-1);
        tracep->declBit(c+9429,"ysyxSoCFull fpga atomics monitor mask_eq_7", false,-1);
        tracep->declBit(c+9430,"ysyxSoCFull fpga atomics monitor mask_lo_lo_hi", false,-1);
        tracep->declBit(c+9431,"ysyxSoCFull fpga atomics monitor mask_eq_8", false,-1);
        tracep->declBit(c+9432,"ysyxSoCFull fpga atomics monitor mask_lo_hi_lo", false,-1);
        tracep->declBit(c+9433,"ysyxSoCFull fpga atomics monitor mask_eq_9", false,-1);
        tracep->declBit(c+9434,"ysyxSoCFull fpga atomics monitor mask_lo_hi_hi", false,-1);
        tracep->declBit(c+9435,"ysyxSoCFull fpga atomics monitor mask_eq_10", false,-1);
        tracep->declBit(c+9436,"ysyxSoCFull fpga atomics monitor mask_hi_lo_lo", false,-1);
        tracep->declBit(c+9437,"ysyxSoCFull fpga atomics monitor mask_eq_11", false,-1);
        tracep->declBit(c+9438,"ysyxSoCFull fpga atomics monitor mask_hi_lo_hi", false,-1);
        tracep->declBit(c+9439,"ysyxSoCFull fpga atomics monitor mask_eq_12", false,-1);
        tracep->declBit(c+9440,"ysyxSoCFull fpga atomics monitor mask_hi_hi_lo", false,-1);
        tracep->declBit(c+9441,"ysyxSoCFull fpga atomics monitor mask_eq_13", false,-1);
        tracep->declBit(c+9442,"ysyxSoCFull fpga atomics monitor mask_hi_hi_hi", false,-1);
        tracep->declBus(c+9443,"ysyxSoCFull fpga atomics monitor mask", false,-1, 7,0);
        tracep->declBit(c+9444,"ysyxSoCFull fpga atomics monitor source_ok_1", false,-1);
        tracep->declBit(c+5597,"ysyxSoCFull fpga atomics monitor source_ok_2", false,-1);
        tracep->declBus(c+5598,"ysyxSoCFull fpga atomics monitor is_aligned_mask_2", false,-1, 7,0);
        tracep->declBit(c+5599,"ysyxSoCFull fpga atomics monitor is_aligned_2", false,-1);
        tracep->declBit(c+5600,"ysyxSoCFull fpga atomics monitor address_ok_1", false,-1);
        tracep->declBit(c+5601,"ysyxSoCFull fpga atomics monitor sink_ok_1", false,-1);
        tracep->declBus(c+9387,"ysyxSoCFull fpga atomics monitor a_first_beats1_decode", false,-1, 4,0);
        tracep->declBit(c+9388,"ysyxSoCFull fpga atomics monitor a_first_beats1_opdata", false,-1);
        tracep->declBus(c+9445,"ysyxSoCFull fpga atomics monitor a_first_counter", false,-1, 4,0);
        tracep->declBus(c+9446,"ysyxSoCFull fpga atomics monitor a_first_counter1", false,-1, 4,0);
        tracep->declBit(c+9447,"ysyxSoCFull fpga atomics monitor a_first", false,-1);
        tracep->declBus(c+9448,"ysyxSoCFull fpga atomics monitor opcode", false,-1, 2,0);
        tracep->declBus(c+9449,"ysyxSoCFull fpga atomics monitor param", false,-1, 2,0);
        tracep->declBus(c+9450,"ysyxSoCFull fpga atomics monitor size", false,-1, 3,0);
        tracep->declBus(c+9451,"ysyxSoCFull fpga atomics monitor source", false,-1, 6,0);
        tracep->declBus(c+9452,"ysyxSoCFull fpga atomics monitor address", false,-1, 31,0);
        tracep->declBus(c+9399,"ysyxSoCFull fpga atomics monitor d_first_beats1_decode", false,-1, 4,0);
    }
}
