

================================================================
== Vitis HLS Report for 'sobel'
================================================================
* Date:           Sat Oct 11 17:25:54 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        sobel_opt
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.665 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval   | Pipeline|
    |   min   |   max   |    min   |    max   | min |   max  |   Type  |
    +---------+---------+----------+----------+-----+--------+---------+
    |       22|   932247|  0.220 us|  9.322 ms|   23|  932248|       no|
    +---------+---------+----------+----------+-----+--------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------+---------------------------------+---------+---------+-----------+-----------+-----+------+------------------------------------------------+
        |                                            |                                 |  Latency (cycles) |   Latency (absolute)  |  Interval  |                    Pipeline                    |
        |                  Instance                  |              Module             |   min   |   max   |    min    |    max    | min |  max |                      Type                      |
        +--------------------------------------------+---------------------------------+---------+---------+-----------+-----------+-----+------+------------------------------------------------+
        |grp_sobel_Pipeline_VITIS_LOOP_88_1_fu_335   |sobel_Pipeline_VITIS_LOOP_88_1   |        3|     1282|  30.000 ns|  12.820 us|    2|  1281|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352  |sobel_Pipeline_VITIS_LOOP_118_3  |        9|     1288|  90.000 ns|  12.880 us|    9|  1288|                                              no|
        +--------------------------------------------+---------------------------------+---------+---------+-----------+-----------+-----+------+------------------------------------------------+

        * Loop: 
        +-------------------+---------+---------+-----------+-----------+-----------+---------+----------+
        |                   |  Latency (cycles) | Iteration |  Initiation Interval  |   Trip  |          |
        |     Loop Name     |   min   |   max   |  Latency  |  achieved |   target  |  Count  | Pipelined|
        +-------------------+---------+---------+-----------+-----------+-----------+---------+----------+
        |- VITIS_LOOP_98_2  |       14|   930960|  14 ~ 1293|          -|          -|  1 ~ 720|        no|
        +-------------------+---------+---------+-----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    155|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|    -|     500|   1011|    -|
|Memory           |        3|    -|       0|      0|    0|
|Multiplexer      |        -|    -|       0|    443|    -|
|Register         |        -|    -|     320|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        3|    0|     820|   1609|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        1|    0|      ~0|      3|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------+---------------------------------+---------+----+-----+-----+-----+
    |                  Instance                  |              Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +--------------------------------------------+---------------------------------+---------+----+-----+-----+-----+
    |CTRL_s_axi_U                                |CTRL_s_axi                       |        0|   0|  112|  168|    0|
    |grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352  |sobel_Pipeline_VITIS_LOOP_118_3  |        0|   0|  358|  714|    0|
    |grp_sobel_Pipeline_VITIS_LOOP_88_1_fu_335   |sobel_Pipeline_VITIS_LOOP_88_1   |        0|   0|   30|  102|    0|
    |sparsemux_5_2_2_1_1_U46                     |sparsemux_5_2_2_1_1              |        0|   0|    0|    9|    0|
    |sparsemux_5_2_2_1_1_U47                     |sparsemux_5_2_2_1_1              |        0|   0|    0|    9|    0|
    |sparsemux_5_2_2_1_1_U48                     |sparsemux_5_2_2_1_1              |        0|   0|    0|    9|    0|
    +--------------------------------------------+---------------------------------+---------+----+-----+-----+-----+
    |Total                                       |                                 |        0|   0|  500| 1011|    0|
    +--------------------------------------------+---------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +----------------+--------------------------+---------+---+----+-----+------+-----+------+-------------+
    |     Memory     |          Module          | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------------+--------------------------+---------+---+----+-----+------+-----+------+-------------+
    |LineBuffer_U    |LineBuffer_RAM_AUTO_1R1W  |        1|  0|   0|    0|  1280|    8|     1|        10240|
    |LineBuffer_1_U  |LineBuffer_RAM_AUTO_1R1W  |        1|  0|   0|    0|  1280|    8|     1|        10240|
    |LineBuffer_2_U  |LineBuffer_RAM_AUTO_1R1W  |        1|  0|   0|    0|  1280|    8|     1|        10240|
    +----------------+--------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total           |                          |        3|  0|   0|    0|  3840|   24|     3|        30720|
    +----------------+--------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------------------------------+----------+----+---+----+------------+------------+
    |                     Variable Name                     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------------------------------+----------+----+---+----+------------+------------+
    |lb_r_i_1_fu_541_p2                                     |         +|   0|  0|  10|           2|           1|
    |row_3_fu_561_p2                                        |         +|   0|  0|  14|          13|           1|
    |sub_fu_444_p2                                          |         +|   0|  0|  39|          32|           2|
    |grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352_dst_TREADY  |       and|   0|  0|   2|           1|           1|
    |cmp_i_i80_fu_537_p2                                    |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln150_fu_547_p2                                   |      icmp|   0|  0|  10|           2|           2|
    |icmp_ln98_fu_484_p2                                    |      icmp|   0|  0|  39|          32|          32|
    |lb_r_i_2_fu_553_p3                                     |    select|   0|  0|   2|           1|           1|
    +-------------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                                  |          |   0|  0| 155|         115|          72|
    +-------------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------------+----+-----------+-----+-----------+
    |                   Name                   | LUT| Input Size| Bits| Total Bits|
    +------------------------------------------+----+-----------+-----+-----------+
    |LineBuffer_1_address0                     |  14|          3|   11|         33|
    |LineBuffer_1_ce0                          |  14|          3|    1|          3|
    |LineBuffer_1_ce1                          |   9|          2|    1|          2|
    |LineBuffer_1_d0                           |  14|          3|    8|         24|
    |LineBuffer_1_we0                          |  14|          3|    1|          3|
    |LineBuffer_address0                       |  14|          3|   11|         33|
    |LineBuffer_ce0                            |  14|          3|    1|          3|
    |LineBuffer_ce1                            |   9|          2|    1|          2|
    |LineBuffer_d0                             |  14|          3|    8|         24|
    |LineBuffer_we0                            |  14|          3|    1|          3|
    |WindowBuffer_12_reg_274                   |   9|          2|    8|         16|
    |WindowBuffer_13_reg_261                   |   9|          2|    8|         16|
    |WindowBuffer_14_reg_248                   |   9|          2|    8|         16|
    |WindowBuffer_15_reg_319                   |   9|          2|    8|         16|
    |WindowBuffer_16_reg_303                   |   9|          2|    8|         16|
    |WindowBuffer_17_reg_287                   |   9|          2|    8|         16|
    |WindowBuffer_1_fu_102                     |   9|          2|    8|         16|
    |WindowBuffer_2_fu_106                     |   9|          2|    8|         16|
    |WindowBuffer_3_fu_110                     |   9|          2|    8|         16|
    |WindowBuffer_4_fu_114                     |   9|          2|    8|         16|
    |WindowBuffer_5_fu_118                     |   9|          2|    8|         16|
    |WindowBuffer_6_reg_190                    |   9|          2|    8|         16|
    |WindowBuffer_7_reg_177                    |   9|          2|    8|         16|
    |WindowBuffer_8_reg_164                    |   9|          2|    8|         16|
    |WindowBuffer_fu_98                        |   9|          2|    8|         16|
    |ap_NS_fsm                                 |  59|         11|    1|         11|
    |ap_phi_mux_WindowBuffer_10_phi_fu_221_p6  |  14|          3|    8|         24|
    |ap_phi_mux_WindowBuffer_11_phi_fu_206_p6  |  14|          3|    8|         24|
    |ap_phi_mux_WindowBuffer_9_phi_fu_236_p6   |  14|          3|    8|         24|
    |data_p_strb_2_reg_154                     |   9|          2|    1|          2|
    |dst_TDATA_int_regslice                    |   9|          2|    8|         16|
    |dst_TKEEP_int_regslice                    |   9|          2|    1|          2|
    |dst_TLAST_int_regslice                    |   9|          2|    1|          2|
    |dst_TSTRB_int_regslice                    |   9|          2|    1|          2|
    |lb_r_i_fu_90                              |   9|          2|    2|          4|
    |row_fu_94                                 |   9|          2|   13|         26|
    |src_TREADY_int_regslice                   |  14|          3|    1|          3|
    +------------------------------------------+----+-----------+-----+-----------+
    |Total                                     | 443|         95|  217|        510|
    +------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------+----+----+-----+-----------+
    |                           Name                          | FF | LUT| Bits| Const Bits|
    +---------------------------------------------------------+----+----+-----+-----------+
    |WindowBuffer_12_reg_274                                  |   8|   0|    8|          0|
    |WindowBuffer_13_reg_261                                  |   8|   0|    8|          0|
    |WindowBuffer_14_reg_248                                  |   8|   0|    8|          0|
    |WindowBuffer_15_reg_319                                  |   8|   0|    8|          0|
    |WindowBuffer_16_reg_303                                  |   8|   0|    8|          0|
    |WindowBuffer_17_reg_287                                  |   8|   0|    8|          0|
    |WindowBuffer_1_fu_102                                    |   8|   0|    8|          0|
    |WindowBuffer_2_fu_106                                    |   8|   0|    8|          0|
    |WindowBuffer_3_fu_110                                    |   8|   0|    8|          0|
    |WindowBuffer_4_fu_114                                    |   8|   0|    8|          0|
    |WindowBuffer_5_fu_118                                    |   8|   0|    8|          0|
    |WindowBuffer_6_reg_190                                   |   8|   0|    8|          0|
    |WindowBuffer_7_reg_177                                   |   8|   0|    8|          0|
    |WindowBuffer_8_reg_164                                   |   8|   0|    8|          0|
    |WindowBuffer_fu_98                                       |   8|   0|    8|          0|
    |ap_CS_fsm                                                |  10|   0|   10|          0|
    |btm_reg_704                                              |   2|   0|    2|          0|
    |cmp_i_i80_reg_719                                        |   1|   0|    1|          0|
    |cols_read_reg_647                                        |  32|   0|   32|          0|
    |data_p_strb_2_reg_154                                    |   1|   0|    1|          0|
    |data_p_strb_4_loc_fu_122                                 |   1|   0|    1|          0|
    |dst_TDATA_reg                                            |   8|   0|    8|          0|
    |dst_TKEEP_reg                                            |   1|   0|    1|          0|
    |dst_TLAST_reg                                            |   1|   0|    1|          0|
    |dst_TSTRB_reg                                            |   1|   0|    1|          0|
    |empty_reg_660                                            |  31|   0|   31|          0|
    |grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352_ap_start_reg  |   1|   0|    1|          0|
    |grp_sobel_Pipeline_VITIS_LOOP_88_1_fu_335_ap_start_reg   |   1|   0|    1|          0|
    |lb_r_i_fu_90                                             |   2|   0|    2|          0|
    |mid_reg_709                                              |   2|   0|    2|          0|
    |row_2_reg_673                                            |  13|   0|   13|          0|
    |row_fu_94                                                |  13|   0|   13|          0|
    |rows_read_reg_654                                        |  32|   0|   32|          0|
    |sub_reg_668                                              |  32|   0|   32|          0|
    |top_reg_714                                              |   2|   0|    2|          0|
    |zext_ln98_reg_696                                        |  13|   0|   32|         19|
    +---------------------------------------------------------+----+----+-----+-----------+
    |Total                                                    | 320|   0|  339|         19|
    +---------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------------+-----+-----+------------+--------------+--------------+
|s_axi_CTRL_AWVALID  |   in|    1|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_AWREADY  |  out|    1|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_AWADDR   |   in|    5|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_WVALID   |   in|    1|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_WREADY   |  out|    1|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_WDATA    |   in|   32|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_WSTRB    |   in|    4|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_ARVALID  |   in|    1|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_ARREADY  |  out|    1|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_ARADDR   |   in|    5|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_RVALID   |  out|    1|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_RREADY   |   in|    1|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_RDATA    |  out|   32|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_RRESP    |  out|    2|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_BVALID   |  out|    1|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_BREADY   |   in|    1|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_BRESP    |  out|    2|       s_axi|          CTRL|        scalar|
|ap_clk              |   in|    1|  ap_ctrl_hs|         sobel|  return value|
|ap_rst_n            |   in|    1|  ap_ctrl_hs|         sobel|  return value|
|interrupt           |  out|    1|  ap_ctrl_hs|         sobel|  return value|
|src_TDATA           |   in|    8|        axis|  src_V_data_V|       pointer|
|src_TVALID          |   in|    1|        axis|  src_V_last_V|       pointer|
|src_TREADY          |  out|    1|        axis|  src_V_last_V|       pointer|
|src_TLAST           |   in|    1|        axis|  src_V_last_V|       pointer|
|src_TKEEP           |   in|    1|        axis|  src_V_keep_V|       pointer|
|src_TSTRB           |   in|    1|        axis|  src_V_strb_V|       pointer|
|dst_TDATA           |  out|    8|        axis|  dst_V_data_V|       pointer|
|dst_TVALID          |  out|    1|        axis|  dst_V_last_V|       pointer|
|dst_TREADY          |   in|    1|        axis|  dst_V_last_V|       pointer|
|dst_TLAST           |  out|    1|        axis|  dst_V_last_V|       pointer|
|dst_TKEEP           |  out|    1|        axis|  dst_V_keep_V|       pointer|
|dst_TSTRB           |  out|    1|        axis|  dst_V_strb_V|       pointer|
+--------------------+-----+-----+------------+--------------+--------------+

