# VSD-SoC Design using opensource tools

## Module 1 -Open source (EDA - OpenLANE - Sky130 PDK)
 > ## Default Configuration - Openlane Execution ##
![lab1](https://github.com/Adivi123/VSD-SoC-Design-Lab/assets/170654484/61b58e86-a2dc-4ec3-91d0-d3a9d4949d29)
 > ## Synthesis ##
![Synthesis](https://github.com/Adivi123/VSD-SoC-Design-Lab/assets/170654484/509075cc-824e-42b0-b664-a43f070da4b4)
 > ## Floorplan ##
![FloorPlan](https://github.com/Adivi123/VSD-SoC-Design-Lab/assets/170654484/dd2c8460-31e2-427a-891c-0664921985a1)
![Floorplann](https://github.com/Adivi123/VSD-SoC-Design-Lab/assets/170654484/37eb889a-9896-4167-bdbb-8a240d890cc1)
 > ## Routing ##
![Routing](https://github.com/Adivi123/VSD-SoC-Design-Lab/assets/170654484/3088fd2b-469b-47f4-8988-5367e7a908da)
![Routingg](https://github.com/Adivi123/VSD-SoC-Design-Lab/assets/170654484/785595d3-e0a7-4864-9902-41932668375c)
 > ## Magic ##
![magic](https://github.com/Adivi123/VSD-SoC-Design-Lab/assets/170654484/9264ff41-6f36-4743-9663-ed66d8647615)
![Magicc](https://github.com/Adivi123/VSD-SoC-Design-Lab/assets/170654484/24e3b997-6358-4303-9f23-08dec99c276a)
![Maggic](https://github.com/Adivi123/VSD-SoC-Design-Lab/assets/170654484/f6bdc6d9-b9d9-4fd4-9309-83319027cbc6)
 > ## lvs ##
![lvs](https://github.com/Adivi123/VSD-SoC-Design-Lab/assets/170654484/9faa5efd-7df7-45ce-a1dc-6f094c4de9b7)
> > ## Magic tool ##
   ![FloorPlan_layout](https://github.com/Adivi123/VSD-SoC-Design-Lab/assets/170654484/3b1b045c-3022-40c2-ae15-3f97ed16927d)
   ![mtool](https://github.com/Adivi123/VSD-SoC-Design-Lab/assets/170654484/a0012d1b-49d4-4625-86ba-8904d62db71c)
> > ## Flop Ratio ##
   ![FlopRatio](https://github.com/Adivi123/VSD-SoC-Design-Lab/assets/170654484/bac02752-3755-4b46-bdb7-4cc6a2033220)
## Module 2- Floorplan
> ## * prep -design picorv32a -> * run synthesis --> * run floorplan --> * run placement ##
![1_select_picorv32a](https://github.com/Adivi123/VSD-SoC-Design-Lab/assets/170654484/cbb3e551-21e0-4998-9b1d-7e8a668c3819)
![2_run_Synth](https://github.com/Adivi123/VSD-SoC-Design-Lab/assets/170654484/e52bafc0-8593-499a-b70b-896f51700550)
![3_run_floor](https://github.com/Adivi123/VSD-SoC-Design-Lab/assets/170654484/a7e4d201-4cae-46fa-be77-d7b58d99be23)
![4_floorplan_def](https://github.com/Adivi123/VSD-SoC-Design-Lab/assets/170654484/aeed9350-dfc1-4aa9-87d5-f02fffcadf87)
![5_floorplan_Def_magic](https://github.com/Adivi123/VSD-SoC-Design-Lab/assets/170654484/f7d1f659-29dd-4814-b835-00d8b2e3ee9c)
![6_placement](https://github.com/Adivi123/VSD-SoC-Design-Lab/assets/170654484/232aa127-d2e1-457b-8a39-f621884477e2)
![7_magic_Placement](https://github.com/Adivi123/VSD-SoC-Design-Lab/assets/170654484/9c90daa4-c591-45a5-acaf-eecda6df53ed)
![8_magic](https://github.com/Adivi123/VSD-SoC-Design-Lab/assets/170654484/42a922fc-7eeb-4faf-8e7b-ce1e0b056678)
## Module 3- Cell Design (Magic Layout and ngspice)
Download - github vsdstdcelldesign -->inverter layout

![3_1_Inverter_Layout_Magic](https://github.com/Adivi123/VSD-SoC-Design-Lab/assets/170654484/42dd0459-97d3-44f6-8e11-7481d006007b)
![3_2_Inverter_Layout_Magic](https://github.com/Adivi123/VSD-SoC-Design-Lab/assets/170654484/ea9b4e99-2c38-4967-942a-49b1babfbf4b)
![3_3 2_Inverter_Layout_Magic](https://github.com/Adivi123/VSD-SoC-Design-Lab/assets/170654484/81e63d32-1b58-4292-986f-1c206e0a44a3)
![3_3 1_Inverter_Layout_Magic](https://github.com/Adivi123/VSD-SoC-Design-Lab/assets/170654484/b9f2c653-a129-44d9-ac28-a190aa02b7a5)
![3_3_Inverter_Layout_Magic](https://github.com/Adivi123/VSD-SoC-Design-Lab/assets/170654484/7aa6f01a-f04b-4245-865c-d50f3f8c7fcf)

SPICE CMOS Inverter Simulation extracted from MAGIC 

![3 4_Spiceextract](https://github.com/Adivi123/VSD-SoC-Design-Lab/assets/170654484/e41eaf85-0ccb-4e7b-a0df-0a5941bd6c5f)
![3 5_Spicecode](https://github.com/Adivi123/VSD-SoC-Design-Lab/assets/170654484/8ead8885-3581-4e1a-b1da-8c4adbad9f31)
![3 7 0_Spicecode](https://github.com/Adivi123/VSD-SoC-Design-Lab/assets/170654484/80dc7ce9-b87f-4aed-8fc7-fa4d3bc4c91d)
![3 7_Spicecode](https://github.com/Adivi123/VSD-SoC-Design-Lab/assets/170654484/8be6d1a0-a4de-44f6-8306-3029ae3ea27b)
![3 7 1_Spicecode](https://github.com/Adivi123/VSD-SoC-Design-Lab/assets/170654484/b45311f8-8cfd-487a-8d64-3592a2f79087)
![3 8](https://github.com/Adivi123/VSD-SoC-Design-Lab/assets/170654484/c2083fe9-0180-4e33-a4ca-7a824d58f6bc)
![3 8 1 11](https://github.com/Adivi123/VSD-SoC-Design-Lab/assets/170654484/7ece0094-c529-419d-8260-9ad25d179358)
![3 9_fall_delay](https://github.com/Adivi123/VSD-SoC-Design-Lab/assets/170654484/6849ccd0-1296-4ab5-9610-13f91d714e2e)

Raise delay = 10.09 ps
Fall dealy = 14.43 ps

DRC Section - sky130A.tech 

![DRC Section](https://github.com/Adivi123/VSD-SoC-Design-Lab/assets/170654484/6a8bda06-bcc4-41a2-9b35-af975885fe59)
![update_path](https://github.com/Adivi123/VSD-SoC-Design-Lab/assets/170654484/0fa6f7e7-8b12-42b5-b67a-5494e870eeec)
![DRC_Error](https://github.com/Adivi123/VSD-SoC-Design-Lab/assets/170654484/f0b354d0-1ca0-41d8-ad6f-cf29ea9349c2)

## Module 4- Timing Analysis

## Module 5- RTL2GDS







