

================================================================
== Vivado HLS Report for 'poly_S3_tobytes'
================================================================
* Date:           Tue Aug 25 19:03:50 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        ntru21
* Solution:       enc
* Product family: artix7
* Target device:  xc7a200tfbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     6.271|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  821|  821|  821|  821|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |  820|  820|         5|          -|          -|   164|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 1
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	2  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.35>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%msg_offset_read = call i10 @_ssdm_op_Read.ap_auto.i10(i10 %msg_offset)" [pack3.c:3]   --->   Operation 7 'read' 'msg_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%tmp_40 = trunc i10 %msg_offset_read to i9" [pack3.c:18]   --->   Operation 8 'trunc' 'tmp_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.35ns)   --->   "br label %1" [pack3.c:11]   --->   Operation 9 'br' <Predicate = true> <Delay = 1.35>

State 2 <SV = 1> <Delay = 6.27>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%i = phi i8 [ 0, %0 ], [ %i_9, %2 ]"   --->   Operation 10 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%i_cast1 = zext i8 %i to i10" [pack3.c:11]   --->   Operation 11 'zext' 'i_cast1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (1.24ns)   --->   "%exitcond = icmp eq i8 %i, -92" [pack3.c:11]   --->   Operation 12 'icmp' 'exitcond' <Predicate = true> <Delay = 1.24> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 164, i64 164, i64 164)"   --->   Operation 13 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (1.71ns)   --->   "%i_9 = add i8 %i, 1" [pack3.c:11]   --->   Operation 14 'add' 'i_9' <Predicate = true> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %3, label %2" [pack3.c:11]   --->   Operation 15 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%p_shl5 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %i, i2 0)" [pack3.c:13]   --->   Operation 16 'bitconcatenate' 'p_shl5' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (1.74ns)   --->   "%tmp = add i10 %p_shl5, %i_cast1" [pack3.c:13]   --->   Operation 17 'add' 'tmp' <Predicate = (!exitcond)> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (1.74ns)   --->   "%tmp_s = add i10 4, %tmp" [pack3.c:13]   --->   Operation 18 'add' 'tmp_s' <Predicate = (!exitcond)> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_33 = zext i10 %tmp_s to i64" [pack3.c:13]   --->   Operation 19 'zext' 'tmp_33' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%a_coeffs_addr = getelementptr [821 x i16]* %a_coeffs, i64 0, i64 %tmp_33" [pack3.c:13]   --->   Operation 20 'getelementptr' 'a_coeffs_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 21 [2/2] (2.77ns)   --->   "%a_coeffs_load = load i16* %a_coeffs_addr, align 2" [pack3.c:13]   --->   Operation 21 'load' 'a_coeffs_load' <Predicate = (!exitcond)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 328> <RAM>
ST_2 : Operation 22 [1/1] (1.74ns)   --->   "%tmp_35 = add i10 3, %tmp" [pack3.c:14]   --->   Operation 22 'add' 'tmp_35' <Predicate = (!exitcond)> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_36 = zext i10 %tmp_35 to i64" [pack3.c:14]   --->   Operation 23 'zext' 'tmp_36' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%a_coeffs_addr_1 = getelementptr [821 x i16]* %a_coeffs, i64 0, i64 %tmp_36" [pack3.c:14]   --->   Operation 24 'getelementptr' 'a_coeffs_addr_1' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 25 [2/2] (2.77ns)   --->   "%a_coeffs_load_1 = load i16* %a_coeffs_addr_1, align 2" [pack3.c:14]   --->   Operation 25 'load' 'a_coeffs_load_1' <Predicate = (!exitcond)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 328> <RAM>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_121_cast = zext i8 %i to i9" [pack3.c:18]   --->   Operation 26 'zext' 'tmp_121_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (1.73ns)   --->   "%sum = add i9 %tmp_121_cast, %tmp_40" [pack3.c:18]   --->   Operation 27 'add' 'sum' <Predicate = (!exitcond)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "ret void" [pack3.c:27]   --->   Operation 28 'ret' <Predicate = (exitcond)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.79>
ST_3 : Operation 29 [1/2] (2.77ns)   --->   "%a_coeffs_load = load i16* %a_coeffs_addr, align 2" [pack3.c:13]   --->   Operation 29 'load' 'a_coeffs_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 328> <RAM>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%c = trunc i16 %a_coeffs_load to i8" [pack3.c:13]   --->   Operation 30 'trunc' 'c' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_48 = trunc i16 %a_coeffs_load to i6" [pack3.c:13]   --->   Operation 31 'trunc' 'tmp_48' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%p_shl4 = call i8 @_ssdm_op_BitConcatenate.i8.i6.i2(i6 %tmp_48, i2 0)" [pack3.c:14]   --->   Operation 32 'bitconcatenate' 'p_shl4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_34 = sub i8 %p_shl4, %c" [pack3.c:14]   --->   Operation 33 'sub' 'tmp_34' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.51> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 34 [1/2] (2.77ns)   --->   "%a_coeffs_load_1 = load i16* %a_coeffs_addr_1, align 2" [pack3.c:14]   --->   Operation 34 'load' 'a_coeffs_load_1' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 328> <RAM>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_51 = trunc i16 %a_coeffs_load_1 to i8" [pack3.c:14]   --->   Operation 35 'trunc' 'tmp_51' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (3.02ns) (root node of TernaryAdder)   --->   "%c_1 = add i8 %tmp_34, %tmp_51" [pack3.c:14]   --->   Operation 36 'add' 'c_1' <Predicate = true> <Delay = 3.02> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.51> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 37 [1/1] (1.74ns)   --->   "%tmp_38 = add i10 2, %tmp" [pack3.c:15]   --->   Operation 37 'add' 'tmp_38' <Predicate = true> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_39 = zext i10 %tmp_38 to i64" [pack3.c:15]   --->   Operation 38 'zext' 'tmp_39' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%a_coeffs_addr_2 = getelementptr [821 x i16]* %a_coeffs, i64 0, i64 %tmp_39" [pack3.c:15]   --->   Operation 39 'getelementptr' 'a_coeffs_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [2/2] (2.77ns)   --->   "%a_coeffs_load_2 = load i16* %a_coeffs_addr_2, align 2" [pack3.c:15]   --->   Operation 40 'load' 'a_coeffs_load_2' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 328> <RAM>

State 4 <SV = 3> <Delay = 5.79>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_52 = shl i8 %c_1, 2" [pack3.c:15]   --->   Operation 41 'shl' 'tmp_52' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_37 = sub i8 %tmp_52, %c_1" [pack3.c:15]   --->   Operation 42 'sub' 'tmp_37' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.51> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 43 [1/2] (2.77ns)   --->   "%a_coeffs_load_2 = load i16* %a_coeffs_addr_2, align 2" [pack3.c:15]   --->   Operation 43 'load' 'a_coeffs_load_2' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 328> <RAM>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_53 = trunc i16 %a_coeffs_load_2 to i8" [pack3.c:15]   --->   Operation 44 'trunc' 'tmp_53' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (3.02ns) (root node of TernaryAdder)   --->   "%c_2 = add i8 %tmp_53, %tmp_37" [pack3.c:15]   --->   Operation 45 'add' 'c_2' <Predicate = true> <Delay = 3.02> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.51> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 46 [1/1] (1.74ns)   --->   "%tmp_42 = add i10 1, %tmp" [pack3.c:16]   --->   Operation 46 'add' 'tmp_42' <Predicate = true> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_43 = zext i10 %tmp_42 to i64" [pack3.c:16]   --->   Operation 47 'zext' 'tmp_43' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%a_coeffs_addr_3 = getelementptr [821 x i16]* %a_coeffs, i64 0, i64 %tmp_43" [pack3.c:16]   --->   Operation 48 'getelementptr' 'a_coeffs_addr_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [2/2] (2.77ns)   --->   "%a_coeffs_load_3 = load i16* %a_coeffs_addr_3, align 2" [pack3.c:16]   --->   Operation 49 'load' 'a_coeffs_load_3' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 328> <RAM>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_45 = zext i10 %tmp to i64" [pack3.c:17]   --->   Operation 50 'zext' 'tmp_45' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%a_coeffs_addr_4 = getelementptr [821 x i16]* %a_coeffs, i64 0, i64 %tmp_45" [pack3.c:17]   --->   Operation 51 'getelementptr' 'a_coeffs_addr_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [2/2] (2.77ns)   --->   "%a_coeffs_load_4 = load i16* %a_coeffs_addr_4, align 2" [pack3.c:17]   --->   Operation 52 'load' 'a_coeffs_load_4' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 328> <RAM>

State 5 <SV = 4> <Delay = 5.79>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_54 = shl i8 %c_2, 2" [pack3.c:16]   --->   Operation 53 'shl' 'tmp_54' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_41 = sub i8 %tmp_54, %c_2" [pack3.c:16]   --->   Operation 54 'sub' 'tmp_41' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.51> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 55 [1/2] (2.77ns)   --->   "%a_coeffs_load_3 = load i16* %a_coeffs_addr_3, align 2" [pack3.c:16]   --->   Operation 55 'load' 'a_coeffs_load_3' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 328> <RAM>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_55 = trunc i16 %a_coeffs_load_3 to i8" [pack3.c:16]   --->   Operation 56 'trunc' 'tmp_55' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (3.02ns) (root node of TernaryAdder)   --->   "%c_3 = add i8 %tmp_55, %tmp_41" [pack3.c:16]   --->   Operation 57 'add' 'c_3' <Predicate = true> <Delay = 3.02> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.51> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 58 [1/2] (2.77ns)   --->   "%a_coeffs_load_4 = load i16* %a_coeffs_addr_4, align 2" [pack3.c:17]   --->   Operation 58 'load' 'a_coeffs_load_4' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 328> <RAM>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_57 = trunc i16 %a_coeffs_load_4 to i8" [pack3.c:17]   --->   Operation 59 'trunc' 'tmp_57' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 5.79>
ST_6 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_56 = shl i8 %c_3, 2" [pack3.c:17]   --->   Operation 60 'shl' 'tmp_56' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 61 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_44 = sub i8 %tmp_56, %c_3" [pack3.c:17]   --->   Operation 61 'sub' 'tmp_44' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.51> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 62 [1/1] (3.02ns) (root node of TernaryAdder)   --->   "%c_4 = add i8 %tmp_57, %tmp_44" [pack3.c:17]   --->   Operation 62 'add' 'c_4' <Predicate = true> <Delay = 3.02> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.51> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 63 [1/1] (0.00ns)   --->   "%sum_cast = zext i9 %sum to i64" [pack3.c:18]   --->   Operation 63 'zext' 'sum_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 64 [1/1] (0.00ns)   --->   "%msg_addr = getelementptr [328 x i8]* %msg, i64 0, i64 %sum_cast" [pack3.c:18]   --->   Operation 64 'getelementptr' 'msg_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 65 [1/1] (2.77ns)   --->   "store i8 %c_4, i8* %msg_addr, align 1" [pack3.c:18]   --->   Operation 65 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 328> <RAM>
ST_6 : Operation 66 [1/1] (0.00ns)   --->   "br label %1" [pack3.c:11]   --->   Operation 66 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.35ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', pack3.c:11) [8]  (1.35 ns)

 <State 2>: 6.27ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', pack3.c:11) [8]  (0 ns)
	'add' operation ('tmp', pack3.c:13) [16]  (1.75 ns)
	'add' operation ('tmp_s', pack3.c:13) [17]  (1.75 ns)
	'getelementptr' operation ('a_coeffs_addr', pack3.c:13) [19]  (0 ns)
	'load' operation ('a_coeffs_load', pack3.c:13) on array 'a_coeffs' [20]  (2.77 ns)

 <State 3>: 5.79ns
The critical path consists of the following:
	'load' operation ('a_coeffs_load', pack3.c:13) on array 'a_coeffs' [20]  (2.77 ns)
	'sub' operation ('tmp_34', pack3.c:14) [24]  (0 ns)
	'add' operation ('c', pack3.c:14) [30]  (3.02 ns)

 <State 4>: 5.79ns
The critical path consists of the following:
	'load' operation ('a_coeffs_load_2', pack3.c:15) on array 'a_coeffs' [36]  (2.77 ns)
	'add' operation ('c', pack3.c:15) [38]  (3.02 ns)

 <State 5>: 5.79ns
The critical path consists of the following:
	'load' operation ('a_coeffs_load_3', pack3.c:16) on array 'a_coeffs' [44]  (2.77 ns)
	'add' operation ('c', pack3.c:16) [46]  (3.02 ns)

 <State 6>: 5.79ns
The critical path consists of the following:
	'shl' operation ('tmp_56', pack3.c:17) [47]  (0 ns)
	'sub' operation ('tmp_44', pack3.c:17) [48]  (0 ns)
	'add' operation ('c', pack3.c:17) [53]  (3.02 ns)
	'store' operation (pack3.c:18) of variable 'c', pack3.c:17 on array 'msg' [58]  (2.77 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
