// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#include "Load_W_ALL.h"
#include "AESL_pkg.h"

using namespace std;

namespace ap_rtl {

const sc_logic Load_W_ALL::ap_const_logic_1 = sc_dt::Log_1;
const sc_logic Load_W_ALL::ap_const_logic_0 = sc_dt::Log_0;
const sc_lv<8> Load_W_ALL::ap_ST_fsm_state1 = "1";
const sc_lv<8> Load_W_ALL::ap_ST_fsm_state2 = "10";
const sc_lv<8> Load_W_ALL::ap_ST_fsm_state3 = "100";
const sc_lv<8> Load_W_ALL::ap_ST_fsm_state4 = "1000";
const sc_lv<8> Load_W_ALL::ap_ST_fsm_state5 = "10000";
const sc_lv<8> Load_W_ALL::ap_ST_fsm_state6 = "100000";
const sc_lv<8> Load_W_ALL::ap_ST_fsm_state7 = "1000000";
const sc_lv<8> Load_W_ALL::ap_ST_fsm_state8 = "10000000";
const sc_lv<32> Load_W_ALL::ap_const_lv32_0 = "00000000000000000000000000000000";
const sc_lv<32> Load_W_ALL::ap_const_lv32_7 = "111";
const sc_lv<2> Load_W_ALL::ap_const_lv2_0 = "00";
const sc_lv<2> Load_W_ALL::ap_const_lv2_1 = "1";
const sc_lv<2> Load_W_ALL::ap_const_lv2_2 = "10";
const sc_lv<2> Load_W_ALL::ap_const_lv2_3 = "11";
const sc_lv<32> Load_W_ALL::ap_const_lv32_1 = "1";
const sc_lv<32> Load_W_ALL::ap_const_lv32_2 = "10";
const sc_lv<1> Load_W_ALL::ap_const_lv1_1 = "1";
const sc_lv<32> Load_W_ALL::ap_const_lv32_3 = "11";
const sc_lv<32> Load_W_ALL::ap_const_lv32_4 = "100";
const sc_lv<1> Load_W_ALL::ap_const_lv1_0 = "0";
const sc_lv<32> Load_W_ALL::ap_const_lv32_5 = "101";
const sc_lv<32> Load_W_ALL::ap_const_lv32_6 = "110";
const sc_lv<31> Load_W_ALL::ap_const_lv31_0 = "0000000000000000000000000000000";
const sc_lv<3> Load_W_ALL::ap_const_lv3_0 = "000";
const sc_lv<31> Load_W_ALL::ap_const_lv31_1 = "1";
const sc_lv<3> Load_W_ALL::ap_const_lv3_4 = "100";
const sc_lv<3> Load_W_ALL::ap_const_lv3_1 = "1";
const bool Load_W_ALL::ap_const_boolean_1 = true;

Load_W_ALL::Load_W_ALL(sc_module_name name) : sc_module(name), mVcdFile(0) {

    SC_METHOD(thread_ap_clk_no_reset_);
    dont_initialize();
    sensitive << ( ap_clk.pos() );

    SC_METHOD(thread_W_buf_address0);
    sensitive << ( ap_CS_fsm_state7 );
    sensitive << ( sext_ln78_fu_350_p1 );

    SC_METHOD(thread_W_buf_ce0);
    sensitive << ( ap_CS_fsm_state7 );

    SC_METHOD(thread_W_next_0_0_V_blk_n);
    sensitive << ( W_next_0_0_V_full_n );
    sensitive << ( ap_CS_fsm_state8 );
    sensitive << ( trunc_ln182_reg_449 );

    SC_METHOD(thread_W_next_0_0_V_din);
    sensitive << ( W_buf_q0 );
    sensitive << ( W_next_0_0_V_full_n );
    sensitive << ( W_next_0_1_V_full_n );
    sensitive << ( W_next_0_2_V_full_n );
    sensitive << ( W_next_0_3_V_full_n );
    sensitive << ( ap_CS_fsm_state8 );
    sensitive << ( trunc_ln182_reg_449 );

    SC_METHOD(thread_W_next_0_0_V_write);
    sensitive << ( W_next_0_0_V_full_n );
    sensitive << ( W_next_0_1_V_full_n );
    sensitive << ( W_next_0_2_V_full_n );
    sensitive << ( W_next_0_3_V_full_n );
    sensitive << ( ap_CS_fsm_state8 );
    sensitive << ( trunc_ln182_reg_449 );

    SC_METHOD(thread_W_next_0_1_V_blk_n);
    sensitive << ( W_next_0_1_V_full_n );
    sensitive << ( ap_CS_fsm_state8 );
    sensitive << ( trunc_ln182_reg_449 );

    SC_METHOD(thread_W_next_0_1_V_din);
    sensitive << ( W_buf_q0 );
    sensitive << ( W_next_0_0_V_full_n );
    sensitive << ( W_next_0_1_V_full_n );
    sensitive << ( W_next_0_2_V_full_n );
    sensitive << ( W_next_0_3_V_full_n );
    sensitive << ( ap_CS_fsm_state8 );
    sensitive << ( trunc_ln182_reg_449 );

    SC_METHOD(thread_W_next_0_1_V_write);
    sensitive << ( W_next_0_0_V_full_n );
    sensitive << ( W_next_0_1_V_full_n );
    sensitive << ( W_next_0_2_V_full_n );
    sensitive << ( W_next_0_3_V_full_n );
    sensitive << ( ap_CS_fsm_state8 );
    sensitive << ( trunc_ln182_reg_449 );

    SC_METHOD(thread_W_next_0_2_V_blk_n);
    sensitive << ( W_next_0_2_V_full_n );
    sensitive << ( ap_CS_fsm_state8 );
    sensitive << ( trunc_ln182_reg_449 );

    SC_METHOD(thread_W_next_0_2_V_din);
    sensitive << ( W_buf_q0 );
    sensitive << ( W_next_0_0_V_full_n );
    sensitive << ( W_next_0_1_V_full_n );
    sensitive << ( W_next_0_2_V_full_n );
    sensitive << ( W_next_0_3_V_full_n );
    sensitive << ( ap_CS_fsm_state8 );
    sensitive << ( trunc_ln182_reg_449 );

    SC_METHOD(thread_W_next_0_2_V_write);
    sensitive << ( W_next_0_0_V_full_n );
    sensitive << ( W_next_0_1_V_full_n );
    sensitive << ( W_next_0_2_V_full_n );
    sensitive << ( W_next_0_3_V_full_n );
    sensitive << ( ap_CS_fsm_state8 );
    sensitive << ( trunc_ln182_reg_449 );

    SC_METHOD(thread_W_next_0_3_V_blk_n);
    sensitive << ( W_next_0_3_V_full_n );
    sensitive << ( ap_CS_fsm_state8 );
    sensitive << ( trunc_ln182_reg_449 );

    SC_METHOD(thread_W_next_0_3_V_din);
    sensitive << ( W_buf_q0 );
    sensitive << ( W_next_0_0_V_full_n );
    sensitive << ( W_next_0_1_V_full_n );
    sensitive << ( W_next_0_2_V_full_n );
    sensitive << ( W_next_0_3_V_full_n );
    sensitive << ( ap_CS_fsm_state8 );
    sensitive << ( trunc_ln182_reg_449 );

    SC_METHOD(thread_W_next_0_3_V_write);
    sensitive << ( W_next_0_0_V_full_n );
    sensitive << ( W_next_0_1_V_full_n );
    sensitive << ( W_next_0_2_V_full_n );
    sensitive << ( W_next_0_3_V_full_n );
    sensitive << ( ap_CS_fsm_state8 );
    sensitive << ( trunc_ln182_reg_449 );

    SC_METHOD(thread_add_ln78_1_fu_297_p2);
    sensitive << ( mul_ln78_2_reg_418 );
    sensitive << ( trunc_ln77_fu_293_p1 );

    SC_METHOD(thread_add_ln78_2_fu_341_p2);
    sensitive << ( trunc_ln78_1_reg_405 );
    sensitive << ( trunc_ln78_3_reg_444 );

    SC_METHOD(thread_add_ln78_3_fu_345_p2);
    sensitive << ( add_ln78_1_reg_431 );
    sensitive << ( add_ln78_2_fu_341_p2 );

    SC_METHOD(thread_add_ln78_fu_318_p2);
    sensitive << ( cho_read_reg_355 );
    sensitive << ( zext_ln77_fu_302_p1 );

    SC_METHOD(thread_ap_CS_fsm_state1);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state2);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state3);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state4);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state5);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state6);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state7);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state8);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_block_state1);
    sensitive << ( real_start );
    sensitive << ( ap_done_reg );
    sensitive << ( cho_empty_n );
    sensitive << ( p_c_s_empty_n );
    sensitive << ( p_chin_s_empty_n );
    sensitive << ( p_k_s_empty_n );

    SC_METHOD(thread_ap_block_state8);
    sensitive << ( W_next_0_0_V_full_n );
    sensitive << ( W_next_0_1_V_full_n );
    sensitive << ( W_next_0_2_V_full_n );
    sensitive << ( W_next_0_3_V_full_n );
    sensitive << ( trunc_ln182_reg_449 );

    SC_METHOD(thread_ap_done);
    sensitive << ( ap_done_reg );
    sensitive << ( ap_CS_fsm_state2 );
    sensitive << ( icmp_ln69_fu_218_p2 );

    SC_METHOD(thread_ap_idle);
    sensitive << ( real_start );
    sensitive << ( ap_CS_fsm_state1 );

    SC_METHOD(thread_ap_ready);
    sensitive << ( internal_ap_ready );

    SC_METHOD(thread_chi_fu_238_p2);
    sensitive << ( chi_0_i_i_reg_160 );

    SC_METHOD(thread_cho_blk_n);
    sensitive << ( real_start );
    sensitive << ( ap_done_reg );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( cho_empty_n );

    SC_METHOD(thread_cho_read);
    sensitive << ( real_start );
    sensitive << ( ap_done_reg );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( cho_empty_n );
    sensitive << ( p_c_s_empty_n );
    sensitive << ( p_chin_s_empty_n );
    sensitive << ( p_k_s_empty_n );

    SC_METHOD(thread_col_fu_223_p2);
    sensitive << ( col_0_i_i_reg_149 );

    SC_METHOD(thread_icmp_ln69_fu_218_p2);
    sensitive << ( p_c_read_reg_360 );
    sensitive << ( ap_CS_fsm_state2 );
    sensitive << ( zext_ln69_fu_214_p1 );

    SC_METHOD(thread_icmp_ln71_fu_233_p2);
    sensitive << ( p_chin_read_reg_365 );
    sensitive << ( ap_CS_fsm_state3 );
    sensitive << ( zext_ln71_fu_229_p1 );

    SC_METHOD(thread_icmp_ln73_fu_262_p2);
    sensitive << ( p_k_read_reg_370 );
    sensitive << ( ap_CS_fsm_state4 );
    sensitive << ( zext_ln73_fu_258_p1 );

    SC_METHOD(thread_icmp_ln75_fu_282_p2);
    sensitive << ( p_k_read_reg_370 );
    sensitive << ( ap_CS_fsm_state5 );
    sensitive << ( kc_0_i_i_reg_182 );

    SC_METHOD(thread_icmp_ln77_fu_306_p2);
    sensitive << ( ap_CS_fsm_state6 );
    sensitive << ( o_0_i_i_reg_193 );

    SC_METHOD(thread_internal_ap_ready);
    sensitive << ( ap_CS_fsm_state2 );
    sensitive << ( icmp_ln69_fu_218_p2 );

    SC_METHOD(thread_kc_fu_287_p2);
    sensitive << ( kc_0_i_i_reg_182 );

    SC_METHOD(thread_kr_fu_267_p2);
    sensitive << ( kr_0_i_i_reg_171 );

    SC_METHOD(thread_mul_ln78_1_fu_249_p2);
    sensitive << ( p_k_read_reg_370 );
    sensitive << ( mul_ln78_fu_244_p2 );

    SC_METHOD(thread_mul_ln78_2_fu_277_p2);
    sensitive << ( trunc_ln78_reg_379 );
    sensitive << ( trunc_ln78_2_fu_273_p1 );

    SC_METHOD(thread_mul_ln78_3_fu_208_p0);
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( p_chin_s_dout );

    SC_METHOD(thread_mul_ln78_3_fu_208_p1);
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( p_k_s_dout );

    SC_METHOD(thread_mul_ln78_3_fu_208_p2);
    sensitive << ( mul_ln78_3_fu_208_p0 );
    sensitive << ( mul_ln78_3_fu_208_p1 );

    SC_METHOD(thread_mul_ln78_4_fu_323_p2);
    sensitive << ( p_k_read_reg_370 );
    sensitive << ( add_ln78_fu_318_p2 );

    SC_METHOD(thread_mul_ln78_5_fu_328_p2);
    sensitive << ( mul_ln78_3_reg_384 );
    sensitive << ( mul_ln78_4_fu_323_p2 );

    SC_METHOD(thread_mul_ln78_fu_244_p1);
    sensitive << ( ap_CS_fsm_state3 );
    sensitive << ( zext_ln71_fu_229_p1 );

    SC_METHOD(thread_mul_ln78_fu_244_p2);
    sensitive << ( p_k_read_reg_370 );
    sensitive << ( mul_ln78_fu_244_p1 );

    SC_METHOD(thread_o_fu_312_p2);
    sensitive << ( o_0_i_i_reg_193 );

    SC_METHOD(thread_p_c_s_blk_n);
    sensitive << ( real_start );
    sensitive << ( ap_done_reg );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( p_c_s_empty_n );

    SC_METHOD(thread_p_c_s_read);
    sensitive << ( real_start );
    sensitive << ( ap_done_reg );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( cho_empty_n );
    sensitive << ( p_c_s_empty_n );
    sensitive << ( p_chin_s_empty_n );
    sensitive << ( p_k_s_empty_n );

    SC_METHOD(thread_p_chin_s_blk_n);
    sensitive << ( real_start );
    sensitive << ( ap_done_reg );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( p_chin_s_empty_n );

    SC_METHOD(thread_p_chin_s_read);
    sensitive << ( real_start );
    sensitive << ( ap_done_reg );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( cho_empty_n );
    sensitive << ( p_c_s_empty_n );
    sensitive << ( p_chin_s_empty_n );
    sensitive << ( p_k_s_empty_n );

    SC_METHOD(thread_p_k_s_blk_n);
    sensitive << ( real_start );
    sensitive << ( ap_done_reg );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( p_k_s_empty_n );

    SC_METHOD(thread_p_k_s_read);
    sensitive << ( real_start );
    sensitive << ( ap_done_reg );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( cho_empty_n );
    sensitive << ( p_c_s_empty_n );
    sensitive << ( p_chin_s_empty_n );
    sensitive << ( p_k_s_empty_n );

    SC_METHOD(thread_real_start);
    sensitive << ( ap_start );
    sensitive << ( start_full_n );
    sensitive << ( start_once_reg );

    SC_METHOD(thread_sext_ln78_fu_350_p1);
    sensitive << ( add_ln78_3_fu_345_p2 );

    SC_METHOD(thread_start_out);
    sensitive << ( real_start );

    SC_METHOD(thread_start_write);
    sensitive << ( real_start );
    sensitive << ( start_once_reg );

    SC_METHOD(thread_trunc_ln182_fu_337_p1);
    sensitive << ( o_0_i_i_reg_193 );

    SC_METHOD(thread_trunc_ln77_fu_293_p1);
    sensitive << ( kc_0_i_i_reg_182 );

    SC_METHOD(thread_trunc_ln78_1_fu_254_p1);
    sensitive << ( mul_ln78_1_fu_249_p2 );

    SC_METHOD(thread_trunc_ln78_2_fu_273_p1);
    sensitive << ( kr_0_i_i_reg_171 );

    SC_METHOD(thread_trunc_ln78_3_fu_333_p1);
    sensitive << ( mul_ln78_5_fu_328_p2 );

    SC_METHOD(thread_trunc_ln78_fu_204_p0);
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( p_k_s_dout );

    SC_METHOD(thread_trunc_ln78_fu_204_p1);
    sensitive << ( trunc_ln78_fu_204_p0 );

    SC_METHOD(thread_zext_ln69_fu_214_p1);
    sensitive << ( col_0_i_i_reg_149 );

    SC_METHOD(thread_zext_ln71_fu_229_p1);
    sensitive << ( chi_0_i_i_reg_160 );

    SC_METHOD(thread_zext_ln73_fu_258_p1);
    sensitive << ( kr_0_i_i_reg_171 );

    SC_METHOD(thread_zext_ln77_fu_302_p1);
    sensitive << ( o_0_i_i_reg_193 );

    SC_METHOD(thread_ap_NS_fsm);
    sensitive << ( real_start );
    sensitive << ( ap_done_reg );
    sensitive << ( ap_CS_fsm );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( cho_empty_n );
    sensitive << ( W_next_0_0_V_full_n );
    sensitive << ( W_next_0_1_V_full_n );
    sensitive << ( W_next_0_2_V_full_n );
    sensitive << ( W_next_0_3_V_full_n );
    sensitive << ( p_c_s_empty_n );
    sensitive << ( p_chin_s_empty_n );
    sensitive << ( p_k_s_empty_n );
    sensitive << ( ap_CS_fsm_state8 );
    sensitive << ( trunc_ln182_reg_449 );
    sensitive << ( ap_CS_fsm_state2 );
    sensitive << ( ap_CS_fsm_state3 );
    sensitive << ( icmp_ln71_fu_233_p2 );
    sensitive << ( ap_CS_fsm_state4 );
    sensitive << ( icmp_ln73_fu_262_p2 );
    sensitive << ( ap_CS_fsm_state5 );
    sensitive << ( icmp_ln75_fu_282_p2 );
    sensitive << ( ap_CS_fsm_state6 );
    sensitive << ( icmp_ln77_fu_306_p2 );
    sensitive << ( icmp_ln69_fu_218_p2 );

    start_once_reg = SC_LOGIC_0;
    ap_done_reg = SC_LOGIC_0;
    ap_CS_fsm = "00000001";
    static int apTFileNum = 0;
    stringstream apTFilenSS;
    apTFilenSS << "Load_W_ALL_sc_trace_" << apTFileNum ++;
    string apTFn = apTFilenSS.str();
    mVcdFile = sc_create_vcd_trace_file(apTFn.c_str());
    mVcdFile->set_time_unit(1, SC_PS);
    if (1) {
#ifdef __HLS_TRACE_LEVEL_PORT_HIER__
    sc_trace(mVcdFile, ap_clk, "(port)ap_clk");
    sc_trace(mVcdFile, ap_rst, "(port)ap_rst");
    sc_trace(mVcdFile, ap_start, "(port)ap_start");
    sc_trace(mVcdFile, start_full_n, "(port)start_full_n");
    sc_trace(mVcdFile, ap_done, "(port)ap_done");
    sc_trace(mVcdFile, ap_continue, "(port)ap_continue");
    sc_trace(mVcdFile, ap_idle, "(port)ap_idle");
    sc_trace(mVcdFile, ap_ready, "(port)ap_ready");
    sc_trace(mVcdFile, start_out, "(port)start_out");
    sc_trace(mVcdFile, start_write, "(port)start_write");
    sc_trace(mVcdFile, cho_dout, "(port)cho_dout");
    sc_trace(mVcdFile, cho_empty_n, "(port)cho_empty_n");
    sc_trace(mVcdFile, cho_read, "(port)cho_read");
    sc_trace(mVcdFile, W_buf_address0, "(port)W_buf_address0");
    sc_trace(mVcdFile, W_buf_ce0, "(port)W_buf_ce0");
    sc_trace(mVcdFile, W_buf_q0, "(port)W_buf_q0");
    sc_trace(mVcdFile, W_next_0_0_V_din, "(port)W_next_0_0_V_din");
    sc_trace(mVcdFile, W_next_0_0_V_full_n, "(port)W_next_0_0_V_full_n");
    sc_trace(mVcdFile, W_next_0_0_V_write, "(port)W_next_0_0_V_write");
    sc_trace(mVcdFile, W_next_0_1_V_din, "(port)W_next_0_1_V_din");
    sc_trace(mVcdFile, W_next_0_1_V_full_n, "(port)W_next_0_1_V_full_n");
    sc_trace(mVcdFile, W_next_0_1_V_write, "(port)W_next_0_1_V_write");
    sc_trace(mVcdFile, W_next_0_2_V_din, "(port)W_next_0_2_V_din");
    sc_trace(mVcdFile, W_next_0_2_V_full_n, "(port)W_next_0_2_V_full_n");
    sc_trace(mVcdFile, W_next_0_2_V_write, "(port)W_next_0_2_V_write");
    sc_trace(mVcdFile, W_next_0_3_V_din, "(port)W_next_0_3_V_din");
    sc_trace(mVcdFile, W_next_0_3_V_full_n, "(port)W_next_0_3_V_full_n");
    sc_trace(mVcdFile, W_next_0_3_V_write, "(port)W_next_0_3_V_write");
    sc_trace(mVcdFile, p_c_s_dout, "(port)p_c_s_dout");
    sc_trace(mVcdFile, p_c_s_empty_n, "(port)p_c_s_empty_n");
    sc_trace(mVcdFile, p_c_s_read, "(port)p_c_s_read");
    sc_trace(mVcdFile, p_chin_s_dout, "(port)p_chin_s_dout");
    sc_trace(mVcdFile, p_chin_s_empty_n, "(port)p_chin_s_empty_n");
    sc_trace(mVcdFile, p_chin_s_read, "(port)p_chin_s_read");
    sc_trace(mVcdFile, p_k_s_dout, "(port)p_k_s_dout");
    sc_trace(mVcdFile, p_k_s_empty_n, "(port)p_k_s_empty_n");
    sc_trace(mVcdFile, p_k_s_read, "(port)p_k_s_read");
#endif
#ifdef __HLS_TRACE_LEVEL_INT__
    sc_trace(mVcdFile, real_start, "real_start");
    sc_trace(mVcdFile, start_once_reg, "start_once_reg");
    sc_trace(mVcdFile, ap_done_reg, "ap_done_reg");
    sc_trace(mVcdFile, ap_CS_fsm, "ap_CS_fsm");
    sc_trace(mVcdFile, ap_CS_fsm_state1, "ap_CS_fsm_state1");
    sc_trace(mVcdFile, internal_ap_ready, "internal_ap_ready");
    sc_trace(mVcdFile, cho_blk_n, "cho_blk_n");
    sc_trace(mVcdFile, W_next_0_0_V_blk_n, "W_next_0_0_V_blk_n");
    sc_trace(mVcdFile, ap_CS_fsm_state8, "ap_CS_fsm_state8");
    sc_trace(mVcdFile, trunc_ln182_reg_449, "trunc_ln182_reg_449");
    sc_trace(mVcdFile, W_next_0_1_V_blk_n, "W_next_0_1_V_blk_n");
    sc_trace(mVcdFile, W_next_0_2_V_blk_n, "W_next_0_2_V_blk_n");
    sc_trace(mVcdFile, W_next_0_3_V_blk_n, "W_next_0_3_V_blk_n");
    sc_trace(mVcdFile, p_c_s_blk_n, "p_c_s_blk_n");
    sc_trace(mVcdFile, p_chin_s_blk_n, "p_chin_s_blk_n");
    sc_trace(mVcdFile, p_k_s_blk_n, "p_k_s_blk_n");
    sc_trace(mVcdFile, cho_read_reg_355, "cho_read_reg_355");
    sc_trace(mVcdFile, ap_block_state1, "ap_block_state1");
    sc_trace(mVcdFile, p_c_read_reg_360, "p_c_read_reg_360");
    sc_trace(mVcdFile, p_chin_read_reg_365, "p_chin_read_reg_365");
    sc_trace(mVcdFile, p_k_read_reg_370, "p_k_read_reg_370");
    sc_trace(mVcdFile, trunc_ln78_fu_204_p1, "trunc_ln78_fu_204_p1");
    sc_trace(mVcdFile, trunc_ln78_reg_379, "trunc_ln78_reg_379");
    sc_trace(mVcdFile, mul_ln78_3_fu_208_p2, "mul_ln78_3_fu_208_p2");
    sc_trace(mVcdFile, mul_ln78_3_reg_384, "mul_ln78_3_reg_384");
    sc_trace(mVcdFile, col_fu_223_p2, "col_fu_223_p2");
    sc_trace(mVcdFile, col_reg_392, "col_reg_392");
    sc_trace(mVcdFile, ap_CS_fsm_state2, "ap_CS_fsm_state2");
    sc_trace(mVcdFile, chi_fu_238_p2, "chi_fu_238_p2");
    sc_trace(mVcdFile, chi_reg_400, "chi_reg_400");
    sc_trace(mVcdFile, ap_CS_fsm_state3, "ap_CS_fsm_state3");
    sc_trace(mVcdFile, trunc_ln78_1_fu_254_p1, "trunc_ln78_1_fu_254_p1");
    sc_trace(mVcdFile, trunc_ln78_1_reg_405, "trunc_ln78_1_reg_405");
    sc_trace(mVcdFile, icmp_ln71_fu_233_p2, "icmp_ln71_fu_233_p2");
    sc_trace(mVcdFile, kr_fu_267_p2, "kr_fu_267_p2");
    sc_trace(mVcdFile, kr_reg_413, "kr_reg_413");
    sc_trace(mVcdFile, ap_CS_fsm_state4, "ap_CS_fsm_state4");
    sc_trace(mVcdFile, mul_ln78_2_fu_277_p2, "mul_ln78_2_fu_277_p2");
    sc_trace(mVcdFile, mul_ln78_2_reg_418, "mul_ln78_2_reg_418");
    sc_trace(mVcdFile, icmp_ln73_fu_262_p2, "icmp_ln73_fu_262_p2");
    sc_trace(mVcdFile, kc_fu_287_p2, "kc_fu_287_p2");
    sc_trace(mVcdFile, kc_reg_426, "kc_reg_426");
    sc_trace(mVcdFile, ap_CS_fsm_state5, "ap_CS_fsm_state5");
    sc_trace(mVcdFile, add_ln78_1_fu_297_p2, "add_ln78_1_fu_297_p2");
    sc_trace(mVcdFile, add_ln78_1_reg_431, "add_ln78_1_reg_431");
    sc_trace(mVcdFile, icmp_ln75_fu_282_p2, "icmp_ln75_fu_282_p2");
    sc_trace(mVcdFile, o_fu_312_p2, "o_fu_312_p2");
    sc_trace(mVcdFile, o_reg_439, "o_reg_439");
    sc_trace(mVcdFile, ap_CS_fsm_state6, "ap_CS_fsm_state6");
    sc_trace(mVcdFile, trunc_ln78_3_fu_333_p1, "trunc_ln78_3_fu_333_p1");
    sc_trace(mVcdFile, trunc_ln78_3_reg_444, "trunc_ln78_3_reg_444");
    sc_trace(mVcdFile, icmp_ln77_fu_306_p2, "icmp_ln77_fu_306_p2");
    sc_trace(mVcdFile, trunc_ln182_fu_337_p1, "trunc_ln182_fu_337_p1");
    sc_trace(mVcdFile, ap_CS_fsm_state7, "ap_CS_fsm_state7");
    sc_trace(mVcdFile, col_0_i_i_reg_149, "col_0_i_i_reg_149");
    sc_trace(mVcdFile, chi_0_i_i_reg_160, "chi_0_i_i_reg_160");
    sc_trace(mVcdFile, icmp_ln69_fu_218_p2, "icmp_ln69_fu_218_p2");
    sc_trace(mVcdFile, kr_0_i_i_reg_171, "kr_0_i_i_reg_171");
    sc_trace(mVcdFile, kc_0_i_i_reg_182, "kc_0_i_i_reg_182");
    sc_trace(mVcdFile, o_0_i_i_reg_193, "o_0_i_i_reg_193");
    sc_trace(mVcdFile, ap_block_state8, "ap_block_state8");
    sc_trace(mVcdFile, sext_ln78_fu_350_p1, "sext_ln78_fu_350_p1");
    sc_trace(mVcdFile, trunc_ln78_fu_204_p0, "trunc_ln78_fu_204_p0");
    sc_trace(mVcdFile, mul_ln78_3_fu_208_p0, "mul_ln78_3_fu_208_p0");
    sc_trace(mVcdFile, mul_ln78_3_fu_208_p1, "mul_ln78_3_fu_208_p1");
    sc_trace(mVcdFile, zext_ln69_fu_214_p1, "zext_ln69_fu_214_p1");
    sc_trace(mVcdFile, zext_ln71_fu_229_p1, "zext_ln71_fu_229_p1");
    sc_trace(mVcdFile, mul_ln78_fu_244_p1, "mul_ln78_fu_244_p1");
    sc_trace(mVcdFile, mul_ln78_fu_244_p2, "mul_ln78_fu_244_p2");
    sc_trace(mVcdFile, mul_ln78_1_fu_249_p2, "mul_ln78_1_fu_249_p2");
    sc_trace(mVcdFile, zext_ln73_fu_258_p1, "zext_ln73_fu_258_p1");
    sc_trace(mVcdFile, trunc_ln78_2_fu_273_p1, "trunc_ln78_2_fu_273_p1");
    sc_trace(mVcdFile, trunc_ln77_fu_293_p1, "trunc_ln77_fu_293_p1");
    sc_trace(mVcdFile, zext_ln77_fu_302_p1, "zext_ln77_fu_302_p1");
    sc_trace(mVcdFile, add_ln78_fu_318_p2, "add_ln78_fu_318_p2");
    sc_trace(mVcdFile, mul_ln78_4_fu_323_p2, "mul_ln78_4_fu_323_p2");
    sc_trace(mVcdFile, mul_ln78_5_fu_328_p2, "mul_ln78_5_fu_328_p2");
    sc_trace(mVcdFile, add_ln78_2_fu_341_p2, "add_ln78_2_fu_341_p2");
    sc_trace(mVcdFile, add_ln78_3_fu_345_p2, "add_ln78_3_fu_345_p2");
    sc_trace(mVcdFile, ap_NS_fsm, "ap_NS_fsm");
#endif

    }
}

Load_W_ALL::~Load_W_ALL() {
    if (mVcdFile) 
        sc_close_vcd_trace_file(mVcdFile);

}

void Load_W_ALL::thread_ap_clk_no_reset_() {
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_CS_fsm = ap_ST_fsm_state1;
    } else {
        ap_CS_fsm = ap_NS_fsm.read();
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_done_reg = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_const_logic_1, ap_continue.read())) {
            ap_done_reg = ap_const_logic_0;
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && 
                    esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln69_fu_218_p2.read()))) {
            ap_done_reg = ap_const_logic_1;
        }
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state4.read()) && 
         esl_seteq<1,1,1>(icmp_ln73_fu_262_p2.read(), ap_const_lv1_0))) {
        chi_0_i_i_reg_160 = chi_reg_400.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && 
                esl_seteq<1,1,1>(ap_const_lv1_1, icmp_ln69_fu_218_p2.read()))) {
        chi_0_i_i_reg_160 = ap_const_lv31_0;
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state3.read()) && 
         esl_seteq<1,1,1>(icmp_ln71_fu_233_p2.read(), ap_const_lv1_0))) {
        col_0_i_i_reg_149 = col_reg_392.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                !(esl_seteq<1,1,1>(ap_const_logic_0, real_start.read()) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1) || esl_seteq<1,1,1>(ap_const_logic_0, cho_empty_n.read()) || esl_seteq<1,1,1>(ap_const_logic_0, p_c_s_empty_n.read()) || esl_seteq<1,1,1>(ap_const_logic_0, p_chin_s_empty_n.read()) || esl_seteq<1,1,1>(ap_const_logic_0, p_k_s_empty_n.read())))) {
        col_0_i_i_reg_149 = ap_const_lv31_0;
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state6.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_1, icmp_ln77_fu_306_p2.read()))) {
        kc_0_i_i_reg_182 = kc_reg_426.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state4.read()) && 
                esl_seteq<1,1,1>(ap_const_lv1_1, icmp_ln73_fu_262_p2.read()))) {
        kc_0_i_i_reg_182 = ap_const_lv32_0;
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state5.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_1, icmp_ln75_fu_282_p2.read()))) {
        kr_0_i_i_reg_171 = kr_reg_413.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state3.read()) && 
                esl_seteq<1,1,1>(icmp_ln71_fu_233_p2.read(), ap_const_lv1_1))) {
        kr_0_i_i_reg_171 = ap_const_lv31_0;
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state8.read()) && 
         !((esl_seteq<1,2,2>(trunc_ln182_reg_449.read(), ap_const_lv2_2) && 
  esl_seteq<1,1,1>(ap_const_logic_0, W_next_0_2_V_full_n.read())) || (esl_seteq<1,2,2>(trunc_ln182_reg_449.read(), ap_const_lv2_1) && 
  esl_seteq<1,1,1>(ap_const_logic_0, W_next_0_1_V_full_n.read())) || (esl_seteq<1,2,2>(trunc_ln182_reg_449.read(), ap_const_lv2_0) && 
  esl_seteq<1,1,1>(ap_const_logic_0, W_next_0_0_V_full_n.read())) || (esl_seteq<1,2,2>(trunc_ln182_reg_449.read(), ap_const_lv2_3) && 
  esl_seteq<1,1,1>(ap_const_logic_0, W_next_0_3_V_full_n.read()))))) {
        o_0_i_i_reg_193 = o_reg_439.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state5.read()) && 
                esl_seteq<1,1,1>(icmp_ln75_fu_282_p2.read(), ap_const_lv1_0))) {
        o_0_i_i_reg_193 = ap_const_lv3_0;
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        start_once_reg = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, real_start.read()) && 
             esl_seteq<1,1,1>(ap_const_logic_0, internal_ap_ready.read()))) {
            start_once_reg = ap_const_logic_1;
        } else if (esl_seteq<1,1,1>(ap_const_logic_1, internal_ap_ready.read())) {
            start_once_reg = ap_const_logic_0;
        }
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state5.read()) && esl_seteq<1,1,1>(icmp_ln75_fu_282_p2.read(), ap_const_lv1_0))) {
        add_ln78_1_reg_431 = add_ln78_1_fu_297_p2.read();
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state3.read())) {
        chi_reg_400 = chi_fu_238_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && !(esl_seteq<1,1,1>(ap_const_logic_0, real_start.read()) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1) || esl_seteq<1,1,1>(ap_const_logic_0, cho_empty_n.read()) || esl_seteq<1,1,1>(ap_const_logic_0, p_c_s_empty_n.read()) || esl_seteq<1,1,1>(ap_const_logic_0, p_chin_s_empty_n.read()) || esl_seteq<1,1,1>(ap_const_logic_0, p_k_s_empty_n.read())))) {
        cho_read_reg_355 = cho_dout.read();
        mul_ln78_3_reg_384 = mul_ln78_3_fu_208_p2.read();
        p_c_read_reg_360 = p_c_s_dout.read();
        p_chin_read_reg_365 = p_chin_s_dout.read();
        p_k_read_reg_370 = p_k_s_dout.read();
        trunc_ln78_reg_379 = trunc_ln78_fu_204_p1.read();
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read())) {
        col_reg_392 = col_fu_223_p2.read();
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state5.read())) {
        kc_reg_426 = kc_fu_287_p2.read();
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state4.read())) {
        kr_reg_413 = kr_fu_267_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state4.read()) && esl_seteq<1,1,1>(ap_const_lv1_1, icmp_ln73_fu_262_p2.read()))) {
        mul_ln78_2_reg_418 = mul_ln78_2_fu_277_p2.read();
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state6.read())) {
        o_reg_439 = o_fu_312_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state6.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln77_fu_306_p2.read()))) {
        trunc_ln182_reg_449 = trunc_ln182_fu_337_p1.read();
        trunc_ln78_3_reg_444 = trunc_ln78_3_fu_333_p1.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state3.read()) && esl_seteq<1,1,1>(icmp_ln71_fu_233_p2.read(), ap_const_lv1_1))) {
        trunc_ln78_1_reg_405 = trunc_ln78_1_fu_254_p1.read();
    }
}

void Load_W_ALL::thread_W_buf_address0() {
    W_buf_address0 =  (sc_lv<9>) (sext_ln78_fu_350_p1.read());
}

void Load_W_ALL::thread_W_buf_ce0() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state7.read())) {
        W_buf_ce0 = ap_const_logic_1;
    } else {
        W_buf_ce0 = ap_const_logic_0;
    }
}

void Load_W_ALL::thread_W_next_0_0_V_blk_n() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state8.read()) && 
         esl_seteq<1,2,2>(trunc_ln182_reg_449.read(), ap_const_lv2_0))) {
        W_next_0_0_V_blk_n = W_next_0_0_V_full_n.read();
    } else {
        W_next_0_0_V_blk_n = ap_const_logic_1;
    }
}

void Load_W_ALL::thread_W_next_0_0_V_din() {
    W_next_0_0_V_din = W_buf_q0.read();
}

void Load_W_ALL::thread_W_next_0_0_V_write() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state8.read()) && 
         esl_seteq<1,2,2>(trunc_ln182_reg_449.read(), ap_const_lv2_0) && 
         !((esl_seteq<1,2,2>(trunc_ln182_reg_449.read(), ap_const_lv2_2) && 
  esl_seteq<1,1,1>(ap_const_logic_0, W_next_0_2_V_full_n.read())) || (esl_seteq<1,2,2>(trunc_ln182_reg_449.read(), ap_const_lv2_1) && 
  esl_seteq<1,1,1>(ap_const_logic_0, W_next_0_1_V_full_n.read())) || (esl_seteq<1,2,2>(trunc_ln182_reg_449.read(), ap_const_lv2_0) && 
  esl_seteq<1,1,1>(ap_const_logic_0, W_next_0_0_V_full_n.read())) || (esl_seteq<1,2,2>(trunc_ln182_reg_449.read(), ap_const_lv2_3) && 
  esl_seteq<1,1,1>(ap_const_logic_0, W_next_0_3_V_full_n.read()))))) {
        W_next_0_0_V_write = ap_const_logic_1;
    } else {
        W_next_0_0_V_write = ap_const_logic_0;
    }
}

void Load_W_ALL::thread_W_next_0_1_V_blk_n() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state8.read()) && 
         esl_seteq<1,2,2>(trunc_ln182_reg_449.read(), ap_const_lv2_1))) {
        W_next_0_1_V_blk_n = W_next_0_1_V_full_n.read();
    } else {
        W_next_0_1_V_blk_n = ap_const_logic_1;
    }
}

void Load_W_ALL::thread_W_next_0_1_V_din() {
    W_next_0_1_V_din = W_buf_q0.read();
}

void Load_W_ALL::thread_W_next_0_1_V_write() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state8.read()) && 
         esl_seteq<1,2,2>(trunc_ln182_reg_449.read(), ap_const_lv2_1) && 
         !((esl_seteq<1,2,2>(trunc_ln182_reg_449.read(), ap_const_lv2_2) && 
  esl_seteq<1,1,1>(ap_const_logic_0, W_next_0_2_V_full_n.read())) || (esl_seteq<1,2,2>(trunc_ln182_reg_449.read(), ap_const_lv2_1) && 
  esl_seteq<1,1,1>(ap_const_logic_0, W_next_0_1_V_full_n.read())) || (esl_seteq<1,2,2>(trunc_ln182_reg_449.read(), ap_const_lv2_0) && 
  esl_seteq<1,1,1>(ap_const_logic_0, W_next_0_0_V_full_n.read())) || (esl_seteq<1,2,2>(trunc_ln182_reg_449.read(), ap_const_lv2_3) && 
  esl_seteq<1,1,1>(ap_const_logic_0, W_next_0_3_V_full_n.read()))))) {
        W_next_0_1_V_write = ap_const_logic_1;
    } else {
        W_next_0_1_V_write = ap_const_logic_0;
    }
}

void Load_W_ALL::thread_W_next_0_2_V_blk_n() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state8.read()) && 
         esl_seteq<1,2,2>(trunc_ln182_reg_449.read(), ap_const_lv2_2))) {
        W_next_0_2_V_blk_n = W_next_0_2_V_full_n.read();
    } else {
        W_next_0_2_V_blk_n = ap_const_logic_1;
    }
}

void Load_W_ALL::thread_W_next_0_2_V_din() {
    W_next_0_2_V_din = W_buf_q0.read();
}

void Load_W_ALL::thread_W_next_0_2_V_write() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state8.read()) && 
         esl_seteq<1,2,2>(trunc_ln182_reg_449.read(), ap_const_lv2_2) && 
         !((esl_seteq<1,2,2>(trunc_ln182_reg_449.read(), ap_const_lv2_2) && 
  esl_seteq<1,1,1>(ap_const_logic_0, W_next_0_2_V_full_n.read())) || (esl_seteq<1,2,2>(trunc_ln182_reg_449.read(), ap_const_lv2_1) && 
  esl_seteq<1,1,1>(ap_const_logic_0, W_next_0_1_V_full_n.read())) || (esl_seteq<1,2,2>(trunc_ln182_reg_449.read(), ap_const_lv2_0) && 
  esl_seteq<1,1,1>(ap_const_logic_0, W_next_0_0_V_full_n.read())) || (esl_seteq<1,2,2>(trunc_ln182_reg_449.read(), ap_const_lv2_3) && 
  esl_seteq<1,1,1>(ap_const_logic_0, W_next_0_3_V_full_n.read()))))) {
        W_next_0_2_V_write = ap_const_logic_1;
    } else {
        W_next_0_2_V_write = ap_const_logic_0;
    }
}

void Load_W_ALL::thread_W_next_0_3_V_blk_n() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state8.read()) && 
         esl_seteq<1,2,2>(trunc_ln182_reg_449.read(), ap_const_lv2_3))) {
        W_next_0_3_V_blk_n = W_next_0_3_V_full_n.read();
    } else {
        W_next_0_3_V_blk_n = ap_const_logic_1;
    }
}

void Load_W_ALL::thread_W_next_0_3_V_din() {
    W_next_0_3_V_din = W_buf_q0.read();
}

void Load_W_ALL::thread_W_next_0_3_V_write() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state8.read()) && 
         esl_seteq<1,2,2>(trunc_ln182_reg_449.read(), ap_const_lv2_3) && 
         !((esl_seteq<1,2,2>(trunc_ln182_reg_449.read(), ap_const_lv2_2) && 
  esl_seteq<1,1,1>(ap_const_logic_0, W_next_0_2_V_full_n.read())) || (esl_seteq<1,2,2>(trunc_ln182_reg_449.read(), ap_const_lv2_1) && 
  esl_seteq<1,1,1>(ap_const_logic_0, W_next_0_1_V_full_n.read())) || (esl_seteq<1,2,2>(trunc_ln182_reg_449.read(), ap_const_lv2_0) && 
  esl_seteq<1,1,1>(ap_const_logic_0, W_next_0_0_V_full_n.read())) || (esl_seteq<1,2,2>(trunc_ln182_reg_449.read(), ap_const_lv2_3) && 
  esl_seteq<1,1,1>(ap_const_logic_0, W_next_0_3_V_full_n.read()))))) {
        W_next_0_3_V_write = ap_const_logic_1;
    } else {
        W_next_0_3_V_write = ap_const_logic_0;
    }
}

void Load_W_ALL::thread_add_ln78_1_fu_297_p2() {
    add_ln78_1_fu_297_p2 = (!trunc_ln77_fu_293_p1.read().is_01() || !mul_ln78_2_reg_418.read().is_01())? sc_lv<10>(): (sc_biguint<10>(trunc_ln77_fu_293_p1.read()) + sc_biguint<10>(mul_ln78_2_reg_418.read()));
}

void Load_W_ALL::thread_add_ln78_2_fu_341_p2() {
    add_ln78_2_fu_341_p2 = (!trunc_ln78_3_reg_444.read().is_01() || !trunc_ln78_1_reg_405.read().is_01())? sc_lv<10>(): (sc_biguint<10>(trunc_ln78_3_reg_444.read()) + sc_biguint<10>(trunc_ln78_1_reg_405.read()));
}

void Load_W_ALL::thread_add_ln78_3_fu_345_p2() {
    add_ln78_3_fu_345_p2 = (!add_ln78_2_fu_341_p2.read().is_01() || !add_ln78_1_reg_431.read().is_01())? sc_lv<10>(): (sc_biguint<10>(add_ln78_2_fu_341_p2.read()) + sc_biguint<10>(add_ln78_1_reg_431.read()));
}

void Load_W_ALL::thread_add_ln78_fu_318_p2() {
    add_ln78_fu_318_p2 = (!cho_read_reg_355.read().is_01() || !zext_ln77_fu_302_p1.read().is_01())? sc_lv<32>(): (sc_biguint<32>(cho_read_reg_355.read()) + sc_biguint<32>(zext_ln77_fu_302_p1.read()));
}

void Load_W_ALL::thread_ap_CS_fsm_state1() {
    ap_CS_fsm_state1 = ap_CS_fsm.read()[0];
}

void Load_W_ALL::thread_ap_CS_fsm_state2() {
    ap_CS_fsm_state2 = ap_CS_fsm.read()[1];
}

void Load_W_ALL::thread_ap_CS_fsm_state3() {
    ap_CS_fsm_state3 = ap_CS_fsm.read()[2];
}

void Load_W_ALL::thread_ap_CS_fsm_state4() {
    ap_CS_fsm_state4 = ap_CS_fsm.read()[3];
}

void Load_W_ALL::thread_ap_CS_fsm_state5() {
    ap_CS_fsm_state5 = ap_CS_fsm.read()[4];
}

void Load_W_ALL::thread_ap_CS_fsm_state6() {
    ap_CS_fsm_state6 = ap_CS_fsm.read()[5];
}

void Load_W_ALL::thread_ap_CS_fsm_state7() {
    ap_CS_fsm_state7 = ap_CS_fsm.read()[6];
}

void Load_W_ALL::thread_ap_CS_fsm_state8() {
    ap_CS_fsm_state8 = ap_CS_fsm.read()[7];
}

void Load_W_ALL::thread_ap_block_state1() {
    ap_block_state1 = (esl_seteq<1,1,1>(ap_const_logic_0, real_start.read()) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1) || esl_seteq<1,1,1>(ap_const_logic_0, cho_empty_n.read()) || esl_seteq<1,1,1>(ap_const_logic_0, p_c_s_empty_n.read()) || esl_seteq<1,1,1>(ap_const_logic_0, p_chin_s_empty_n.read()) || esl_seteq<1,1,1>(ap_const_logic_0, p_k_s_empty_n.read()));
}

void Load_W_ALL::thread_ap_block_state8() {
    ap_block_state8 = ((esl_seteq<1,2,2>(trunc_ln182_reg_449.read(), ap_const_lv2_2) && 
  esl_seteq<1,1,1>(ap_const_logic_0, W_next_0_2_V_full_n.read())) || (esl_seteq<1,2,2>(trunc_ln182_reg_449.read(), ap_const_lv2_1) && 
  esl_seteq<1,1,1>(ap_const_logic_0, W_next_0_1_V_full_n.read())) || (esl_seteq<1,2,2>(trunc_ln182_reg_449.read(), ap_const_lv2_0) && 
  esl_seteq<1,1,1>(ap_const_logic_0, W_next_0_0_V_full_n.read())) || (esl_seteq<1,2,2>(trunc_ln182_reg_449.read(), ap_const_lv2_3) && 
  esl_seteq<1,1,1>(ap_const_logic_0, W_next_0_3_V_full_n.read())));
}

void Load_W_ALL::thread_ap_done() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln69_fu_218_p2.read()))) {
        ap_done = ap_const_logic_1;
    } else {
        ap_done = ap_done_reg.read();
    }
}

void Load_W_ALL::thread_ap_idle() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, real_start.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()))) {
        ap_idle = ap_const_logic_1;
    } else {
        ap_idle = ap_const_logic_0;
    }
}

void Load_W_ALL::thread_ap_ready() {
    ap_ready = internal_ap_ready.read();
}

void Load_W_ALL::thread_chi_fu_238_p2() {
    chi_fu_238_p2 = (!chi_0_i_i_reg_160.read().is_01() || !ap_const_lv31_1.is_01())? sc_lv<31>(): (sc_biguint<31>(chi_0_i_i_reg_160.read()) + sc_biguint<31>(ap_const_lv31_1));
}

void Load_W_ALL::thread_cho_blk_n() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
         !(esl_seteq<1,1,1>(ap_const_logic_0, real_start.read()) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)))) {
        cho_blk_n = cho_empty_n.read();
    } else {
        cho_blk_n = ap_const_logic_1;
    }
}

void Load_W_ALL::thread_cho_read() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
         !(esl_seteq<1,1,1>(ap_const_logic_0, real_start.read()) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1) || esl_seteq<1,1,1>(ap_const_logic_0, cho_empty_n.read()) || esl_seteq<1,1,1>(ap_const_logic_0, p_c_s_empty_n.read()) || esl_seteq<1,1,1>(ap_const_logic_0, p_chin_s_empty_n.read()) || esl_seteq<1,1,1>(ap_const_logic_0, p_k_s_empty_n.read())))) {
        cho_read = ap_const_logic_1;
    } else {
        cho_read = ap_const_logic_0;
    }
}

void Load_W_ALL::thread_col_fu_223_p2() {
    col_fu_223_p2 = (!col_0_i_i_reg_149.read().is_01() || !ap_const_lv31_1.is_01())? sc_lv<31>(): (sc_biguint<31>(col_0_i_i_reg_149.read()) + sc_biguint<31>(ap_const_lv31_1));
}

void Load_W_ALL::thread_icmp_ln69_fu_218_p2() {
    icmp_ln69_fu_218_p2 = (!zext_ln69_fu_214_p1.read().is_01() || !p_c_read_reg_360.read().is_01())? sc_lv<1>(): (sc_bigint<32>(zext_ln69_fu_214_p1.read()) < sc_bigint<32>(p_c_read_reg_360.read()));
}

void Load_W_ALL::thread_icmp_ln71_fu_233_p2() {
    icmp_ln71_fu_233_p2 = (!zext_ln71_fu_229_p1.read().is_01() || !p_chin_read_reg_365.read().is_01())? sc_lv<1>(): (sc_bigint<32>(zext_ln71_fu_229_p1.read()) < sc_bigint<32>(p_chin_read_reg_365.read()));
}

void Load_W_ALL::thread_icmp_ln73_fu_262_p2() {
    icmp_ln73_fu_262_p2 = (!zext_ln73_fu_258_p1.read().is_01() || !p_k_read_reg_370.read().is_01())? sc_lv<1>(): (sc_bigint<32>(zext_ln73_fu_258_p1.read()) < sc_bigint<32>(p_k_read_reg_370.read()));
}

void Load_W_ALL::thread_icmp_ln75_fu_282_p2() {
    icmp_ln75_fu_282_p2 = (!kc_0_i_i_reg_182.read().is_01() || !p_k_read_reg_370.read().is_01())? sc_lv<1>(): sc_lv<1>(kc_0_i_i_reg_182.read() == p_k_read_reg_370.read());
}

void Load_W_ALL::thread_icmp_ln77_fu_306_p2() {
    icmp_ln77_fu_306_p2 = (!o_0_i_i_reg_193.read().is_01() || !ap_const_lv3_4.is_01())? sc_lv<1>(): sc_lv<1>(o_0_i_i_reg_193.read() == ap_const_lv3_4);
}

void Load_W_ALL::thread_internal_ap_ready() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln69_fu_218_p2.read()))) {
        internal_ap_ready = ap_const_logic_1;
    } else {
        internal_ap_ready = ap_const_logic_0;
    }
}

void Load_W_ALL::thread_kc_fu_287_p2() {
    kc_fu_287_p2 = (!kc_0_i_i_reg_182.read().is_01() || !ap_const_lv32_1.is_01())? sc_lv<32>(): (sc_biguint<32>(kc_0_i_i_reg_182.read()) + sc_biguint<32>(ap_const_lv32_1));
}

void Load_W_ALL::thread_kr_fu_267_p2() {
    kr_fu_267_p2 = (!kr_0_i_i_reg_171.read().is_01() || !ap_const_lv31_1.is_01())? sc_lv<31>(): (sc_biguint<31>(kr_0_i_i_reg_171.read()) + sc_biguint<31>(ap_const_lv31_1));
}

void Load_W_ALL::thread_mul_ln78_1_fu_249_p2() {
    mul_ln78_1_fu_249_p2 = (!mul_ln78_fu_244_p2.read().is_01() || !p_k_read_reg_370.read().is_01())? sc_lv<32>(): sc_bigint<32>(mul_ln78_fu_244_p2.read()) * sc_bigint<32>(p_k_read_reg_370.read());
}

void Load_W_ALL::thread_mul_ln78_2_fu_277_p2() {
    mul_ln78_2_fu_277_p2 = (!trunc_ln78_2_fu_273_p1.read().is_01() || !trunc_ln78_reg_379.read().is_01())? sc_lv<10>(): sc_bigint<10>(trunc_ln78_2_fu_273_p1.read()) * sc_bigint<10>(trunc_ln78_reg_379.read());
}

void Load_W_ALL::thread_mul_ln78_3_fu_208_p0() {
    mul_ln78_3_fu_208_p0 = p_chin_s_dout.read();
}

void Load_W_ALL::thread_mul_ln78_3_fu_208_p1() {
    mul_ln78_3_fu_208_p1 = p_k_s_dout.read();
}

void Load_W_ALL::thread_mul_ln78_3_fu_208_p2() {
    mul_ln78_3_fu_208_p2 = (!mul_ln78_3_fu_208_p0.read().is_01() || !mul_ln78_3_fu_208_p1.read().is_01())? sc_lv<32>(): sc_bigint<32>(mul_ln78_3_fu_208_p0.read()) * sc_bigint<32>(mul_ln78_3_fu_208_p1.read());
}

void Load_W_ALL::thread_mul_ln78_4_fu_323_p2() {
    mul_ln78_4_fu_323_p2 = (!p_k_read_reg_370.read().is_01() || !add_ln78_fu_318_p2.read().is_01())? sc_lv<32>(): sc_bigint<32>(p_k_read_reg_370.read()) * sc_bigint<32>(add_ln78_fu_318_p2.read());
}

void Load_W_ALL::thread_mul_ln78_5_fu_328_p2() {
    mul_ln78_5_fu_328_p2 = (!mul_ln78_4_fu_323_p2.read().is_01() || !mul_ln78_3_reg_384.read().is_01())? sc_lv<32>(): sc_bigint<32>(mul_ln78_4_fu_323_p2.read()) * sc_bigint<32>(mul_ln78_3_reg_384.read());
}

void Load_W_ALL::thread_mul_ln78_fu_244_p1() {
    mul_ln78_fu_244_p1 =  (sc_lv<31>) (zext_ln71_fu_229_p1.read());
}

void Load_W_ALL::thread_mul_ln78_fu_244_p2() {
    mul_ln78_fu_244_p2 = (!p_k_read_reg_370.read().is_01() || !mul_ln78_fu_244_p1.read().is_01())? sc_lv<32>(): sc_bigint<32>(p_k_read_reg_370.read()) * sc_biguint<31>(mul_ln78_fu_244_p1.read());
}

void Load_W_ALL::thread_o_fu_312_p2() {
    o_fu_312_p2 = (!o_0_i_i_reg_193.read().is_01() || !ap_const_lv3_1.is_01())? sc_lv<3>(): (sc_biguint<3>(o_0_i_i_reg_193.read()) + sc_biguint<3>(ap_const_lv3_1));
}

void Load_W_ALL::thread_p_c_s_blk_n() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
         !(esl_seteq<1,1,1>(ap_const_logic_0, real_start.read()) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)))) {
        p_c_s_blk_n = p_c_s_empty_n.read();
    } else {
        p_c_s_blk_n = ap_const_logic_1;
    }
}

void Load_W_ALL::thread_p_c_s_read() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
         !(esl_seteq<1,1,1>(ap_const_logic_0, real_start.read()) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1) || esl_seteq<1,1,1>(ap_const_logic_0, cho_empty_n.read()) || esl_seteq<1,1,1>(ap_const_logic_0, p_c_s_empty_n.read()) || esl_seteq<1,1,1>(ap_const_logic_0, p_chin_s_empty_n.read()) || esl_seteq<1,1,1>(ap_const_logic_0, p_k_s_empty_n.read())))) {
        p_c_s_read = ap_const_logic_1;
    } else {
        p_c_s_read = ap_const_logic_0;
    }
}

void Load_W_ALL::thread_p_chin_s_blk_n() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
         !(esl_seteq<1,1,1>(ap_const_logic_0, real_start.read()) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)))) {
        p_chin_s_blk_n = p_chin_s_empty_n.read();
    } else {
        p_chin_s_blk_n = ap_const_logic_1;
    }
}

void Load_W_ALL::thread_p_chin_s_read() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
         !(esl_seteq<1,1,1>(ap_const_logic_0, real_start.read()) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1) || esl_seteq<1,1,1>(ap_const_logic_0, cho_empty_n.read()) || esl_seteq<1,1,1>(ap_const_logic_0, p_c_s_empty_n.read()) || esl_seteq<1,1,1>(ap_const_logic_0, p_chin_s_empty_n.read()) || esl_seteq<1,1,1>(ap_const_logic_0, p_k_s_empty_n.read())))) {
        p_chin_s_read = ap_const_logic_1;
    } else {
        p_chin_s_read = ap_const_logic_0;
    }
}

void Load_W_ALL::thread_p_k_s_blk_n() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
         !(esl_seteq<1,1,1>(ap_const_logic_0, real_start.read()) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)))) {
        p_k_s_blk_n = p_k_s_empty_n.read();
    } else {
        p_k_s_blk_n = ap_const_logic_1;
    }
}

void Load_W_ALL::thread_p_k_s_read() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
         !(esl_seteq<1,1,1>(ap_const_logic_0, real_start.read()) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1) || esl_seteq<1,1,1>(ap_const_logic_0, cho_empty_n.read()) || esl_seteq<1,1,1>(ap_const_logic_0, p_c_s_empty_n.read()) || esl_seteq<1,1,1>(ap_const_logic_0, p_chin_s_empty_n.read()) || esl_seteq<1,1,1>(ap_const_logic_0, p_k_s_empty_n.read())))) {
        p_k_s_read = ap_const_logic_1;
    } else {
        p_k_s_read = ap_const_logic_0;
    }
}

void Load_W_ALL::thread_real_start() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, start_full_n.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, start_once_reg.read()))) {
        real_start = ap_const_logic_0;
    } else {
        real_start = ap_start.read();
    }
}

void Load_W_ALL::thread_sext_ln78_fu_350_p1() {
    sext_ln78_fu_350_p1 = esl_sext<64,10>(add_ln78_3_fu_345_p2.read());
}

void Load_W_ALL::thread_start_out() {
    start_out = real_start.read();
}

void Load_W_ALL::thread_start_write() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, start_once_reg.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, real_start.read()))) {
        start_write = ap_const_logic_1;
    } else {
        start_write = ap_const_logic_0;
    }
}

void Load_W_ALL::thread_trunc_ln182_fu_337_p1() {
    trunc_ln182_fu_337_p1 = o_0_i_i_reg_193.read().range(2-1, 0);
}

void Load_W_ALL::thread_trunc_ln77_fu_293_p1() {
    trunc_ln77_fu_293_p1 = kc_0_i_i_reg_182.read().range(10-1, 0);
}

void Load_W_ALL::thread_trunc_ln78_1_fu_254_p1() {
    trunc_ln78_1_fu_254_p1 = mul_ln78_1_fu_249_p2.read().range(10-1, 0);
}

void Load_W_ALL::thread_trunc_ln78_2_fu_273_p1() {
    trunc_ln78_2_fu_273_p1 = kr_0_i_i_reg_171.read().range(10-1, 0);
}

void Load_W_ALL::thread_trunc_ln78_3_fu_333_p1() {
    trunc_ln78_3_fu_333_p1 = mul_ln78_5_fu_328_p2.read().range(10-1, 0);
}

void Load_W_ALL::thread_trunc_ln78_fu_204_p0() {
    trunc_ln78_fu_204_p0 = p_k_s_dout.read();
}

void Load_W_ALL::thread_trunc_ln78_fu_204_p1() {
    trunc_ln78_fu_204_p1 = trunc_ln78_fu_204_p0.read().range(10-1, 0);
}

void Load_W_ALL::thread_zext_ln69_fu_214_p1() {
    zext_ln69_fu_214_p1 = esl_zext<32,31>(col_0_i_i_reg_149.read());
}

void Load_W_ALL::thread_zext_ln71_fu_229_p1() {
    zext_ln71_fu_229_p1 = esl_zext<32,31>(chi_0_i_i_reg_160.read());
}

void Load_W_ALL::thread_zext_ln73_fu_258_p1() {
    zext_ln73_fu_258_p1 = esl_zext<32,31>(kr_0_i_i_reg_171.read());
}

void Load_W_ALL::thread_zext_ln77_fu_302_p1() {
    zext_ln77_fu_302_p1 = esl_zext<32,3>(o_0_i_i_reg_193.read());
}

void Load_W_ALL::thread_ap_NS_fsm() {
    switch (ap_CS_fsm.read().to_uint64()) {
        case 1 : 
            if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && !(esl_seteq<1,1,1>(ap_const_logic_0, real_start.read()) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1) || esl_seteq<1,1,1>(ap_const_logic_0, cho_empty_n.read()) || esl_seteq<1,1,1>(ap_const_logic_0, p_c_s_empty_n.read()) || esl_seteq<1,1,1>(ap_const_logic_0, p_chin_s_empty_n.read()) || esl_seteq<1,1,1>(ap_const_logic_0, p_k_s_empty_n.read())))) {
                ap_NS_fsm = ap_ST_fsm_state2;
            } else {
                ap_NS_fsm = ap_ST_fsm_state1;
            }
            break;
        case 2 : 
            if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln69_fu_218_p2.read()))) {
                ap_NS_fsm = ap_ST_fsm_state1;
            } else {
                ap_NS_fsm = ap_ST_fsm_state3;
            }
            break;
        case 4 : 
            if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state3.read()) && esl_seteq<1,1,1>(icmp_ln71_fu_233_p2.read(), ap_const_lv1_0))) {
                ap_NS_fsm = ap_ST_fsm_state2;
            } else {
                ap_NS_fsm = ap_ST_fsm_state4;
            }
            break;
        case 8 : 
            if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state4.read()) && esl_seteq<1,1,1>(icmp_ln73_fu_262_p2.read(), ap_const_lv1_0))) {
                ap_NS_fsm = ap_ST_fsm_state3;
            } else {
                ap_NS_fsm = ap_ST_fsm_state5;
            }
            break;
        case 16 : 
            if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state5.read()) && esl_seteq<1,1,1>(ap_const_lv1_1, icmp_ln75_fu_282_p2.read()))) {
                ap_NS_fsm = ap_ST_fsm_state4;
            } else {
                ap_NS_fsm = ap_ST_fsm_state6;
            }
            break;
        case 32 : 
            if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state6.read()) && esl_seteq<1,1,1>(ap_const_lv1_1, icmp_ln77_fu_306_p2.read()))) {
                ap_NS_fsm = ap_ST_fsm_state5;
            } else {
                ap_NS_fsm = ap_ST_fsm_state7;
            }
            break;
        case 64 : 
            ap_NS_fsm = ap_ST_fsm_state8;
            break;
        case 128 : 
            if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state8.read()) && !((esl_seteq<1,2,2>(trunc_ln182_reg_449.read(), ap_const_lv2_2) && 
  esl_seteq<1,1,1>(ap_const_logic_0, W_next_0_2_V_full_n.read())) || (esl_seteq<1,2,2>(trunc_ln182_reg_449.read(), ap_const_lv2_1) && 
  esl_seteq<1,1,1>(ap_const_logic_0, W_next_0_1_V_full_n.read())) || (esl_seteq<1,2,2>(trunc_ln182_reg_449.read(), ap_const_lv2_0) && 
  esl_seteq<1,1,1>(ap_const_logic_0, W_next_0_0_V_full_n.read())) || (esl_seteq<1,2,2>(trunc_ln182_reg_449.read(), ap_const_lv2_3) && 
  esl_seteq<1,1,1>(ap_const_logic_0, W_next_0_3_V_full_n.read()))))) {
                ap_NS_fsm = ap_ST_fsm_state6;
            } else {
                ap_NS_fsm = ap_ST_fsm_state8;
            }
            break;
        default : 
            ap_NS_fsm = "XXXXXXXX";
            break;
    }
}

}

