

================================================================
== Vivado HLS Report for 'dense_large_rf_gt_ni_3'
================================================================
* Date:           Tue Mar  2 23:01:29 2021

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z007sclg225-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     4.231|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  176739|  458979|  176739|  458979|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +--------------------+---------+-----+-----+-----+-----+---------+
        |                    |         |  Latency  |  Interval | Pipeline|
        |      Instance      |  Module | min | max | min | max |   Type  |
        +--------------------+---------+-----+-----+-----+-----+---------+
        |grp_product_fu_263  |product  |    4|    4|    4|    4|   none  |
        +--------------------+---------+-----+-----+-----+-----+---------+

        * Loop: 
        +-------------+--------+--------+----------+-----------+-----------+-------+----------+
        |             |     Latency     | Iteration|  Initiation Interval  |  Trip |          |
        |  Loop Name  |   min  |   max  |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------+--------+--------+----------+-----------+-----------+-------+----------+
        |- InitAccum  |      84|      84|         1|          -|          -|     84|    no    |
        |- ReuseLoop  |  176400|  458640|  35 ~ 91 |          -|          -|   5040|    no    |
        | + MultLoop  |      30|      85|        30|          -|          -| 1 ~ 2 |    no    |
        |- Result     |     252|     252|         3|          -|          -|     84|    no    |
        +-------------+--------+--------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      1|      -|      -|
|Expression       |        -|      -|      0|    399|
|FIFO             |        -|      -|      -|      -|
|Instance         |        -|      1|    233|    252|
|Memory           |       17|      -|      0|      0|
|Multiplexer      |        -|      -|      -|    278|
|Register         |        -|      -|    354|      -|
+-----------------+---------+-------+-------+-------+
|Total            |       17|      2|    587|    929|
+-----------------+---------+-------+-------+-------+
|Available        |      100|     66|  28800|  14400|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |       17|      3|      2|      6|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    +------------------------------------------+--------------------------------------+---------+-------+-----+-----+
    |                 Instance                 |                Module                | BRAM_18K| DSP48E|  FF | LUT |
    +------------------------------------------+--------------------------------------+---------+-------+-----+-----+
    |myproject_urem_14ns_14ns_14_18_seq_1_U55  |myproject_urem_14ns_14ns_14_18_seq_1  |        0|      0|  178|  105|
    |grp_product_fu_263                        |product                               |        0|      1|   55|  147|
    +------------------------------------------+--------------------------------------+---------+-------+-----+-----+
    |Total                                     |                                      |        0|      1|  233|  252|
    +------------------------------------------+--------------------------------------+---------+-------+-----+-----+

    * DSP48: 
    +----------------------------------------+------------------------------------+-----------+
    |                Instance                |               Module               | Expression|
    +----------------------------------------+------------------------------------+-----------+
    |myproject_mul_mul_14ns_16ns_30_3_1_U56  |myproject_mul_mul_14ns_16ns_30_3_1  |  i0 * i1  |
    +----------------------------------------+------------------------------------+-----------+

    * Memory: 
    +-----------+--------------------------------+---------+---+----+------+-----+------+-------------+
    |   Memory  |             Module             | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +-----------+--------------------------------+---------+---+----+------+-----+------+-------------+
    |acc_V_U    |dense_large_rf_gt_ni_3_acc_V    |        1|  0|   0|    84|   14|     1|         1176|
    |outidx4_U  |dense_large_rf_gt_ni_3_outidx4  |        3|  0|   0|  5040|    6|     1|        30240|
    |w14_V_U    |dense_large_rf_gt_ni_3_w14_V    |       13|  0|   0|  5040|   25|     1|       126000|
    +-----------+--------------------------------+---------+---+----+------+-----+------+-------------+
    |Total      |                                |       17|  0|   0| 10164|   45|     3|       157416|
    +-----------+--------------------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |iacc_2_fu_280_p2          |     +    |      0|  0|  15|           7|           1|
    |im_2_fu_332_p2            |     +    |      0|  0|  10|           2|           1|
    |in_index_2_fu_500_p2      |     +    |      0|  0|  39|          32|           1|
    |ir_fu_301_p2              |     +    |      0|  0|  17|          13|           1|
    |ires_2_fu_524_p2          |     +    |      0|  0|  15|           7|           1|
    |out_index_4_fu_494_p2     |     +    |      0|  0|  15|           7|           6|
    |p_Val2_16_fu_435_p2       |     +    |      0|  0|  19|          14|          14|
    |ret_V_fu_421_p2           |     +    |      0|  0|  21|          15|          15|
    |w_index_2_fu_476_p2       |     +    |      0|  0|  21|          15|          13|
    |w_index_4_cast_fu_482_p2  |     +    |      0|  0|  19|          14|          13|
    |tmp_49_fu_387_p2          |     -    |      0|  0|  15|           5|           5|
    |overflow_fu_453_p2        |    and   |      0|  0|   2|           1|           1|
    |underflow_fu_463_p2       |    and   |      0|  0|   2|           1|           1|
    |exitcond7_fu_274_p2       |   icmp   |      0|  0|  11|           7|           7|
    |exitcond_fu_295_p2        |   icmp   |      0|  0|  13|          13|          13|
    |tmp_55_fu_518_p2          |   icmp   |      0|  0|  11|           7|           7|
    |tmp_59_fu_488_p2          |   icmp   |      0|  0|  13|          15|          14|
    |tmp_60_fu_506_p2          |   icmp   |      0|  0|  18|          32|           7|
    |tmp_51_fu_399_p2          |   lshr   |      0|  0|  85|          28|          28|
    |p_s_fu_511_p3             |  select  |      0|  0|  32|           1|           1|
    |brmerge9_fu_468_p2        |    xor   |      0|  0|   2|           1|           1|
    |tmp_21_fu_448_p2          |    xor   |      0|  0|   2|           1|           2|
    |tmp_58_fu_458_p2          |    xor   |      0|  0|   2|           1|           2|
    +--------------------------+----------+-------+---+----+------------+------------+
    |Total                     |          |      0|  0| 399|         239|         155|
    +--------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+-----+-----------+-----+-----------+
    |        Name        | LUT | Input Size| Bits| Total Bits|
    +--------------------+-----+-----------+-----+-----------+
    |acc_V_address0      |   27|          5|    7|         35|
    |acc_V_d0            |   27|          5|   14|         70|
    |ap_NS_fsm           |  161|         36|    1|         36|
    |iacc_reg_187        |    9|          2|    7|         14|
    |im_reg_221          |    9|          2|    2|          4|
    |in_index_reg_209    |    9|          2|   32|         64|
    |ires_reg_252        |    9|          2|    7|         14|
    |out_index7_reg_232  |    9|          2|    7|         14|
    |w_index7_reg_242    |    9|          2|   14|         28|
    |w_index_reg_198     |    9|          2|   13|         26|
    +--------------------+-----+-----------+-----+-----------+
    |Total               |  278|         60|  104|        305|
    +--------------------+-----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |acc_V_addr_4_reg_637             |   7|   0|    7|          0|
    |ap_CS_fsm                        |  35|   0|   35|          0|
    |brmerge9_reg_675                 |   1|   0|    1|          0|
    |extLd_reg_583                    |  13|   0|   14|          1|
    |grp_product_fu_263_ap_start_reg  |   1|   0|    1|          0|
    |iacc_reg_187                     |   7|   0|    7|          0|
    |im_2_reg_592                     |   2|   0|    2|          0|
    |im_reg_221                       |   2|   0|    2|          0|
    |in_index_2_reg_692               |  32|   0|   32|          0|
    |in_index_reg_209                 |  32|   0|   32|          0|
    |ir_reg_558                       |  13|   0|   13|          0|
    |ires_2_reg_706                   |   7|   0|    7|          0|
    |ires_reg_252                     |   7|   0|    7|          0|
    |mul_reg_607                      |  30|   0|   30|          0|
    |out_index7_reg_232               |   7|   0|    7|          0|
    |out_index_reg_568                |   6|   0|    6|          0|
    |overflow_reg_667                 |   1|   0|    1|          0|
    |p_Result_10_reg_660              |   1|   0|    1|          0|
    |p_Result_s_reg_648               |   1|   0|    1|          0|
    |p_Val2_14_reg_642                |  14|   0|   14|          0|
    |p_Val2_16_reg_655                |  14|   0|   14|          0|
    |reg_269                          |  14|   0|   14|          0|
    |tmp_30_reg_602                   |  14|   0|   14|          0|
    |tmp_45_reg_588                   |   1|   0|    1|          0|
    |tmp_46_reg_617                   |   1|   0|    1|          0|
    |tmp_49_reg_627                   |   4|   0|    5|          1|
    |tmp_52_reg_632                   |  14|   0|   14|          0|
    |tmp_56_reg_711                   |   7|   0|   64|         57|
    |underflow_reg_671                |   1|   0|    1|          0|
    |w14_V_load_reg_622               |  25|   0|   25|          0|
    |w_index7_reg_242                 |  14|   0|   14|          0|
    |w_index_cast_reg_550             |  13|   0|   14|          1|
    |w_index_reg_198                  |  13|   0|   13|          0|
    +---------------------------------+----+----+-----+-----------+
    |Total                            | 354|   0|  414|         60|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+------------------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+-----------------+-----+-----+------------+------------------------+--------------+
|ap_clk           |  in |    1| ap_ctrl_hs | dense_large_rf_gt_ni.3 | return value |
|ap_rst           |  in |    1| ap_ctrl_hs | dense_large_rf_gt_ni.3 | return value |
|ap_start         |  in |    1| ap_ctrl_hs | dense_large_rf_gt_ni.3 | return value |
|ap_done          | out |    1| ap_ctrl_hs | dense_large_rf_gt_ni.3 | return value |
|ap_idle          | out |    1| ap_ctrl_hs | dense_large_rf_gt_ni.3 | return value |
|ap_ready         | out |    1| ap_ctrl_hs | dense_large_rf_gt_ni.3 | return value |
|data_V_address0  | out |    7|  ap_memory |         data_V         |     array    |
|data_V_ce0       | out |    1|  ap_memory |         data_V         |     array    |
|data_V_q0        |  in |   13|  ap_memory |         data_V         |     array    |
|res_V_address0   | out |    7|  ap_memory |          res_V         |     array    |
|res_V_ce0        | out |    1|  ap_memory |          res_V         |     array    |
|res_V_we0        | out |    1|  ap_memory |          res_V         |     array    |
|res_V_d0         | out |   14|  ap_memory |          res_V         |     array    |
+-----------------+-----+-----+------------+------------------------+--------------+

