OpenROAD v2.0-8853-g3ec606c02 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
Reading liberty file for fast: /third_party/pdks/skywater/skywater130/libs/sky130hd/v0_0_2/lib/sky130_fd_sc_hd__ff_100C_1v95.lib.gz
Reading liberty file for slow: /third_party/pdks/skywater/skywater130/libs/sky130hd/v0_0_2/lib/sky130_fd_sc_hd__ss_n40C_1v40.lib.gz
Reading liberty file for typical: /third_party/pdks/skywater/skywater130/libs/sky130hd/v0_0_2/lib/sky130_fd_sc_hd__tt_025C_1v80.lib.gz
Reading ODB: inputs/Stack_LIFO.odb
Reading SDC: inputs/Stack_LIFO.sdc
Warning: There are 11 input ports missing set_input_delay.
Warning: There are 10 output ports missing set_output_delay.
Warning: There are 72 unclocked register/latch pins.
Warning: There are 90 unconstrained endpoints.
[INFO ORD-0030] Using 1 thread(s).
[INFO FLW-0001] Setting global routing adjustment for li1 to 100.0%
[INFO FLW-0001] Setting global routing adjustment for met1 to 30.0%
[INFO FLW-0001] Setting global routing adjustment for met2 to 30.0%
[INFO FLW-0001] Setting global routing adjustment for met3 to 30.0%
[INFO FLW-0001] Setting global routing adjustment for met4 to 30.0%
[INFO FLW-0001] Setting global routing adjustment for met5 to 30.0%
# Write LEF
write_abstract_lef "outputs/${sc_design}.lef"
if { [lindex [dict get $sc_cfg tool $sc_tool task $sc_task {var} write_cdl] 0] == "true" } {
  # Write CDL
  set sc_cdl_masters []
  foreach lib "$sc_targetlibs $sc_macrolibs" {
    #CDL files
    if {[dict exists $sc_cfg library $lib output $sc_stackup cdl]} {
      foreach cdl_file [dict get $sc_cfg library $lib output $sc_stackup cdl] {
        lappend sc_cdl_masters $cdl_file
      }
    }
  }
  write_cdl -masters $sc_cdl_masters "outputs/${sc_design}.cdl"
}
# generate SPEF
# just need to define a corner
define_process_corner -ext_model_index 0 X
[INFO RCX-0431] Defined process_corner X with ext_model_index 0
[INFO RCX-0029] Defined extraction corner X
foreach pexcorner $sc_pex_corners {
  set sc_pextool "${sc_tool}-openrcx"
  set pex_model [lindex [dict get $sc_cfg pdk $sc_pdk pexmodel $sc_pextool $sc_stackup $pexcorner] 0]
  puts "Writing SPEF for $pexcorner"
  extract_parasitics -ext_model_file $pex_model
  write_spef "outputs/${sc_design}.${pexcorner}.spef"
}
Writing SPEF for maximum
[INFO RCX-0008] extracting parasitics of Stack_LIFO ...
[INFO RCX-0435] Reading extraction model file /third_party/pdks/skywater/skywater130/pdk/v0_0_2/pex/openroad/maximum.rules ...
[INFO RCX-0436] RC segment generation Stack_LIFO (max_merge_res 50.0) ...
[INFO RCX-0040] Final 1054 rc segments
[INFO RCX-0439] Coupling Cap extraction Stack_LIFO ...
[INFO RCX-0440] Coupling threshhold is 0.1000 fF, coupling capacitance less than 0.1000 fF will be grounded.
[INFO RCX-0043] 2711 wires to be extracted
[INFO RCX-0442] 61% completion -- 1669 wires have been extracted
[INFO RCX-0442] 100% completion -- 2711 wires have been extracted
[INFO RCX-0045] Extract 279 nets, 1326 rsegs, 1326 caps, 1508 ccs
[INFO RCX-0015] Finished extracting Stack_LIFO.
[INFO RCX-0016] Writing SPEF ...
[INFO RCX-0443] 279 nets finished
[INFO RCX-0017] Finished writing SPEF ...
Writing SPEF for typical
[INFO RCX-0008] extracting parasitics of Stack_LIFO ...
[INFO RCX-0435] Reading extraction model file /third_party/pdks/skywater/skywater130/pdk/v0_0_2/pex/openroad/typical.rules ...
[INFO RCX-0436] RC segment generation Stack_LIFO (max_merge_res 50.0) ...
[INFO RCX-0040] Final 1047 rc segments
[INFO RCX-0439] Coupling Cap extraction Stack_LIFO ...
[INFO RCX-0440] Coupling threshhold is 0.1000 fF, coupling capacitance less than 0.1000 fF will be grounded.
[INFO RCX-0043] 2711 wires to be extracted
[INFO RCX-0045] Extract 279 nets, 1319 rsegs, 1319 caps, 1508 ccs
[INFO RCX-0015] Finished extracting Stack_LIFO.
[INFO RCX-0016] Writing SPEF ...
[INFO RCX-0443] 279 nets finished
[INFO RCX-0017] Finished writing SPEF ...
Writing SPEF for minimum
[INFO RCX-0008] extracting parasitics of Stack_LIFO ...
[INFO RCX-0435] Reading extraction model file /third_party/pdks/skywater/skywater130/pdk/v0_0_2/pex/openroad/minimum.rules ...
[INFO RCX-0436] RC segment generation Stack_LIFO (max_merge_res 50.0) ...
[INFO RCX-0040] Final 1043 rc segments
[INFO RCX-0439] Coupling Cap extraction Stack_LIFO ...
[INFO RCX-0440] Coupling threshhold is 0.1000 fF, coupling capacitance less than 0.1000 fF will be grounded.
[INFO RCX-0043] 2711 wires to be extracted
[INFO RCX-0045] Extract 279 nets, 1315 rsegs, 1315 caps, 1506 ccs
[INFO RCX-0015] Finished extracting Stack_LIFO.
[INFO RCX-0016] Writing SPEF ...
[INFO RCX-0443] 279 nets finished
[INFO RCX-0017] Finished writing SPEF ...
set lib_pex [dict create]
foreach scenario $sc_scenarios {
  set libcorner [dict get $sc_cfg constraint timing $scenario libcorner]
  set pexcorner [dict get $sc_cfg constraint timing $scenario pexcorner]
  dict set lib_pex $libcorner $pexcorner
}
# read in spef for timing corners
foreach corner $sc_corners {
  set pexcorner [dict get $lib_pex $corner]
  puts "Reading SPEF for $pexcorner into $corner"
  read_spef -corner $corner \
    "outputs/${sc_design}.${pexcorner}.spef"
}
Reading SPEF for minimum into fast
Reading SPEF for maximum into slow
Reading SPEF for typical into typical
# Write timing models
foreach corner $sc_corners {
  puts "Writing timing model for $corner"
  write_timing_model -library_name "${sc_design}_${corner}" \
    -corner $corner \
    "outputs/${sc_design}.${corner}.lib"
}
Writing timing model for fast
Writing timing model for slow
Writing timing model for typical
SC_METRIC: report_checks -path_delay max
Startpoint: index_$_SDFFE_PN0P__Q_7
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: index_$_SDFFE_PN0P__Q (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: slow

    Cap   Delay    Time   Description
----------------------------------------------------------------
           0.00    0.00   clock clk (rise edge)
           0.00    0.00   clock source latency
   0.01    0.30    0.30 ^ clk (in)
   0.01    0.57    0.87 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_4)
   0.02    0.53    1.39 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_4)
           0.00    1.40 ^ index_$_SDFFE_PN0P__Q_7/CLK (sky130_fd_sc_hd__dfxtp_2)
   0.03    1.74    3.14 ^ index_$_SDFFE_PN0P__Q_7/Q (sky130_fd_sc_hd__dfxtp_2)
   0.03    0.43    3.56 v _207_/Y (sky130_fd_sc_hd__inv_2)
   0.02    0.88    4.45 v next_index_$_MUX__Y_6_B_sky130_fd_sc_hd__ha_1_SUM_A_sky130_fd_sc_hd__ha_1_A_1/COUT (sky130_fd_sc_hd__ha_2)
   0.01    0.58    5.03 v _180_/Y (sky130_fd_sc_hd__nor3b_1)
   0.01    0.54    5.56 v _182_/X (sky130_fd_sc_hd__and2_0)
   0.00    0.80    6.36 v next_index_$_MUX__Y_A_$_XOR__Y_A_sky130_fd_sc_hd__ha_1_COUT/COUT (sky130_fd_sc_hd__ha_1)
   0.00    0.47    6.83 ^ _168_/Y (sky130_fd_sc_hd__mux2i_1)
   0.00    0.28    7.11 v _169_/Y (sky130_fd_sc_hd__nor2_1)
   0.00    0.57    7.69 ^ _170_/Y (sky130_fd_sc_hd__o21ai_0)
   0.00    0.25    7.94 v _171_/Y (sky130_fd_sc_hd__a21oi_1)
           0.00    7.94 v index_$_SDFFE_PN0P__Q/D (sky130_fd_sc_hd__dfxtp_1)
                   7.94   data arrival time

          10.00   10.00   clock clk (rise edge)
           0.00   10.00   clock source latency
   0.01    0.30   10.30 ^ clk (in)
   0.01    0.57   10.87 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_4)
   0.02    0.52   11.39 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_4)
           0.00   11.39 ^ index_$_SDFFE_PN0P__Q/CLK (sky130_fd_sc_hd__dfxtp_1)
           0.00   11.39   clock reconvergence pessimism
          -0.71   10.68   library setup time
                  10.68   data required time
----------------------------------------------------------------
                  10.68   data required time
                  -7.94   data arrival time
----------------------------------------------------------------
                   2.74   slack (MET)

SC_METRIC: report_checks -path_delay min
Startpoint: index_$_SDFFE_PN0P__Q_2
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: index_$_SDFFE_PN0P__Q_2
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Corner: fast

    Cap   Delay    Time   Description
----------------------------------------------------------------
           0.00    0.00   clock clk (rise edge)
           0.00    0.00   clock source latency
   0.01    0.05    0.05 ^ clk (in)
   0.01    0.11    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_4)
   0.03    0.12    0.28 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_4)
           0.00    0.28 ^ index_$_SDFFE_PN0P__Q_2/CLK (sky130_fd_sc_hd__dfxtp_1)
   0.01    0.24    0.52 ^ index_$_SDFFE_PN0P__Q_2/Q (sky130_fd_sc_hd__dfxtp_1)
   0.00    0.05    0.56 v _163_/Y (sky130_fd_sc_hd__a21oi_1)
           0.00    0.56 v index_$_SDFFE_PN0P__Q_2/D (sky130_fd_sc_hd__dfxtp_1)
                   0.56   data arrival time

           0.00    0.00   clock clk (rise edge)
           0.00    0.00   clock source latency
   0.01    0.05    0.05 ^ clk (in)
   0.01    0.11    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_4)
   0.03    0.12    0.28 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_4)
           0.00    0.28 ^ index_$_SDFFE_PN0P__Q_2/CLK (sky130_fd_sc_hd__dfxtp_1)
           0.00    0.28   clock reconvergence pessimism
          -0.02    0.26   library hold time
                   0.26   data required time
----------------------------------------------------------------
                   0.26   data required time
                  -0.56   data arrival time
----------------------------------------------------------------
                   0.31   slack (MET)

SC_METRIC: unconstrained
Startpoint: index_$_SDFFE_PN0P__Q_7
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: index_$_SDFFE_PN0P__Q (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: slow

    Cap   Delay    Time   Description
----------------------------------------------------------------
           0.00    0.00   clock clk (rise edge)
           0.00    0.00   clock source latency
   0.01    0.30    0.30 ^ clk (in)
   0.01    0.57    0.87 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_4)
   0.02    0.53    1.39 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_4)
           0.00    1.40 ^ index_$_SDFFE_PN0P__Q_7/CLK (sky130_fd_sc_hd__dfxtp_2)
   0.03    1.74    3.14 ^ index_$_SDFFE_PN0P__Q_7/Q (sky130_fd_sc_hd__dfxtp_2)
   0.03    0.43    3.56 v _207_/Y (sky130_fd_sc_hd__inv_2)
   0.02    0.88    4.45 v next_index_$_MUX__Y_6_B_sky130_fd_sc_hd__ha_1_SUM_A_sky130_fd_sc_hd__ha_1_A_1/COUT (sky130_fd_sc_hd__ha_2)
   0.01    0.58    5.03 v _180_/Y (sky130_fd_sc_hd__nor3b_1)
   0.01    0.54    5.56 v _182_/X (sky130_fd_sc_hd__and2_0)
   0.00    0.80    6.36 v next_index_$_MUX__Y_A_$_XOR__Y_A_sky130_fd_sc_hd__ha_1_COUT/COUT (sky130_fd_sc_hd__ha_1)
   0.00    0.47    6.83 ^ _168_/Y (sky130_fd_sc_hd__mux2i_1)
   0.00    0.28    7.11 v _169_/Y (sky130_fd_sc_hd__nor2_1)
   0.00    0.57    7.69 ^ _170_/Y (sky130_fd_sc_hd__o21ai_0)
   0.00    0.25    7.94 v _171_/Y (sky130_fd_sc_hd__a21oi_1)
           0.00    7.94 v index_$_SDFFE_PN0P__Q/D (sky130_fd_sc_hd__dfxtp_1)
                   7.94   data arrival time

          10.00   10.00   clock clk (rise edge)
           0.00   10.00   clock source latency
   0.01    0.30   10.30 ^ clk (in)
   0.01    0.57   10.87 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_4)
   0.02    0.52   11.39 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_4)
           0.00   11.39 ^ index_$_SDFFE_PN0P__Q/CLK (sky130_fd_sc_hd__dfxtp_1)
           0.00   11.39   clock reconvergence pessimism
          -0.71   10.68   library setup time
                  10.68   data required time
----------------------------------------------------------------
                  10.68   data required time
                  -7.94   data arrival time
----------------------------------------------------------------
                   2.74   slack (MET)

SC_METRIC: clock_skew
Clock clk
Latency      CRPR       Skew
index_$_SDFFE_PN0P__Q_4/CLK ^
   1.39
index_$_SDFFE_PN0P__Q_2/CLK ^
   1.40      0.00      -0.01

SC_METRIC: DRV violators

SC_METRIC: floating nets
SC_METRIC: tns
tns 0.00

SC_METRIC: setupslack
worst slack 2.74

SC_METRIC: holdslack
worst slack 0.31

SC_METRIC: fmax
137.73927031060293 MHz
SC_METRIC: power
Power for corner: fast
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.53e-04   2.55e-05   2.22e-06   1.80e-04  50.2%
Combinational          8.15e-05   9.66e-05   1.25e-06   1.79e-04  49.8%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.34e-04   1.22e-04   3.47e-06   3.60e-04 100.0%
                          65.1%      33.9%       1.0%

Power for corner: slow
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             5.86e-05   1.20e-05   4.40e-07   7.11e-05  47.3%
Combinational          3.53e-05   4.37e-05   6.62e-11   7.91e-05  52.7%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  9.40e-05   5.57e-05   4.40e-07   1.50e-04 100.0%
                          62.6%      37.1%       0.3%

Power for corner: typical
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.24e-04   2.12e-05   4.40e-07   1.45e-04  50.3%
Combinational          6.39e-05   7.97e-05   5.06e-10   1.44e-04  49.7%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.87e-04   1.01e-04   4.41e-07   2.89e-04 100.0%
                          64.9%      34.9%       0.2%

SC_METRIC: cellarea
Design area 3201 u^2 12% utilization.
