#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fffd9765710 .scope module, "instruction_set_model" "instruction_set_model" 2 1;
 .timescale 0 0;
P_0x7fffd9765890 .param/l "ADDRSIZE" 0 2 4, +C4<00000000000000000000000000001100>;
P_0x7fffd97658d0 .param/l "CYCLE" 0 2 3, +C4<00000000000000000000000000001010>;
P_0x7fffd9765910 .param/l "MAXREGS" 0 2 5, +C4<00000000000000000000000000010000>;
P_0x7fffd9765950 .param/l "MEMSIZE" 0 2 7, +C4<00000000000000000000000000000001000000000000>;
P_0x7fffd9765990 .param/l "SBITS" 0 2 6, +C4<00000000000000000000000000000101>;
P_0x7fffd97659d0 .param/l "WIDTH" 0 2 2, +C4<00000000000000000000000000100000>;
v0x7fffd9787720 .array "MEM", 4095 0, 31 0;
v0x7fffd9787800 .array "RFILE", 15 0, 31 0;
v0x7fffd97878c0_0 .var "dir", 0 0;
v0x7fffd9787960_0 .var/i "i", 31 0;
v0x7fffd9787a40_0 .var "ir", 31 0;
v0x7fffd9787b70_0 .var "pc", 11 0;
v0x7fffd9787c50_0 .var "psr", 4 0;
v0x7fffd9787d30_0 .var "reset", 0 0;
v0x7fffd9787df0_0 .var "result", 32 0;
v0x7fffd9787ed0_0 .var "src1", 31 0;
v0x7fffd9787fb0_0 .var "src2", 31 0;
S_0x7fffd9765c00 .scope task, "apply_reset" "apply_reset" 2 231, 2 231 0, S_0x7fffd9765710;
 .timescale 0 0;
TD_instruction_set_model.apply_reset ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd9787d30_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd9787d30_0, 0, 1;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0x7fffd9787b70_0, 0, 12;
    %end;
S_0x7fffd9765dd0 .scope function, "checkcond" "checkcond" 2 90, 2 90 0, S_0x7fffd9765710;
 .timescale 0 0;
v0x7fffd9765fa0_0 .var "ccode", 3 0;
v0x7fffd9785cc0_0 .var "checkcond", 0 0;
TD_instruction_set_model.checkcond ;
    %load/vec4 v0x7fffd9765fa0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %jmp T_1.6;
T_1.0 ;
    %load/vec4 v0x7fffd9787c50_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0x7fffd9785cc0_0, 0, 1;
    %jmp T_1.6;
T_1.1 ;
    %load/vec4 v0x7fffd9787c50_0;
    %parti/s 1, 1, 2;
    %store/vec4 v0x7fffd9785cc0_0, 0, 1;
    %jmp T_1.6;
T_1.2 ;
    %load/vec4 v0x7fffd9787c50_0;
    %parti/s 1, 2, 3;
    %store/vec4 v0x7fffd9785cc0_0, 0, 1;
    %jmp T_1.6;
T_1.3 ;
    %load/vec4 v0x7fffd9787c50_0;
    %parti/s 1, 3, 3;
    %store/vec4 v0x7fffd9785cc0_0, 0, 1;
    %jmp T_1.6;
T_1.4 ;
    %load/vec4 v0x7fffd9787c50_0;
    %parti/s 1, 4, 4;
    %store/vec4 v0x7fffd9785cc0_0, 0, 1;
    %jmp T_1.6;
T_1.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd9785cc0_0, 0, 1;
    %jmp T_1.6;
T_1.6 ;
    %pop/vec4 1;
    %end;
S_0x7fffd9785d80 .scope task, "clearcondcode" "clearcondcode" 2 104, 2 104 0, S_0x7fffd9765710;
 .timescale 0 0;
TD_instruction_set_model.clearcondcode ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fffd9787c50_0, 0, 5;
    %end;
S_0x7fffd9785f80 .scope task, "disprm" "disprm" 2 241, 2 241 0, S_0x7fffd9765710;
 .timescale 0 0;
v0x7fffd9786150_0 .var "adr1", 11 0;
v0x7fffd9786230_0 .var "adr2", 11 0;
v0x7fffd9786310_0 .var "rm", 0 0;
TD_instruction_set_model.disprm ;
    %load/vec4 v0x7fffd9786310_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.7, 4;
T_3.9 ;
    %load/vec4 v0x7fffd9786150_0;
    %load/vec4 v0x7fffd9786230_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz T_3.10, 5;
    %vpi_call 2 247 "$display", "REGFILE[%d] = %d\012", v0x7fffd9786150_0, &A<v0x7fffd9787800, v0x7fffd9786150_0 > {0 0 0};
    %load/vec4 v0x7fffd9786150_0;
    %addi 1, 0, 12;
    %store/vec4 v0x7fffd9786150_0, 0, 12;
    %jmp T_3.9;
T_3.10 ;
    %jmp T_3.8;
T_3.7 ;
T_3.11 ;
    %load/vec4 v0x7fffd9786150_0;
    %load/vec4 v0x7fffd9786230_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz T_3.12, 5;
    %load/vec4 v0x7fffd9786150_0;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v0x7fffd9787720, 4;
    %vpi_call 2 253 "$display", "MEM[%d] = %d\012", v0x7fffd9786150_0, S<0,vec4,u32> {1 0 0};
    %load/vec4 v0x7fffd9786150_0;
    %addi 1, 0, 12;
    %store/vec4 v0x7fffd9786150_0, 0, 12;
    %jmp T_3.11;
T_3.12 ;
T_3.8 ;
    %end;
S_0x7fffd97863e0 .scope task, "execute" "execute" 2 130, 2 130 0, S_0x7fffd9765710;
 .timescale 0 0;
TD_instruction_set_model.execute ;
    %load/vec4 v0x7fffd9787a40_0;
    %parti/s 4, 28, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_4.13, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_4.14, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_4.15, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_4.16, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_4.17, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_4.18, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_4.19, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_4.20, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_4.21, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_4.22, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_4.23, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_4.24, 6;
    %vpi_call 2 215 "$display", "Error : Illegal Opcode ." {0 0 0};
    %jmp T_4.26;
T_4.13 ;
    %jmp T_4.26;
T_4.14 ;
    %load/vec4 v0x7fffd9787a40_0;
    %parti/s 4, 24, 6;
    %store/vec4 v0x7fffd9765fa0_0, 0, 4;
    %fork TD_instruction_set_model.checkcond, S_0x7fffd9765dd0;
    %join;
    %load/vec4  v0x7fffd9785cc0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.27, 4;
    %load/vec4 v0x7fffd9787a40_0;
    %parti/s 12, 0, 2;
    %store/vec4 v0x7fffd9787b70_0, 0, 12;
T_4.27 ;
    %jmp T_4.26;
T_4.15 ;
    %fork TD_instruction_set_model.clearcondcode, S_0x7fffd9785d80;
    %join;
    %load/vec4 v0x7fffd9787a40_0;
    %parti/s 1, 27, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.29, 8;
    %load/vec4 v0x7fffd9787a40_0;
    %parti/s 12, 12, 5;
    %pad/u 32;
    %load/vec4 v0x7fffd9787a40_0;
    %parti/s 12, 0, 2;
    %ix/vec4 4;
    %store/vec4a v0x7fffd9787800, 4, 0;
    %jmp T_4.30;
T_4.29 ;
    %load/vec4 v0x7fffd9787a40_0;
    %parti/s 12, 12, 5;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v0x7fffd9787720, 4;
    %load/vec4 v0x7fffd9787a40_0;
    %parti/s 12, 0, 2;
    %ix/vec4 4;
    %store/vec4a v0x7fffd9787800, 4, 0;
T_4.30 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x7fffd9787a40_0;
    %parti/s 12, 0, 2;
    %ix/vec4 4;
    %load/vec4a v0x7fffd9787800, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fffd9787450_0, 0, 33;
    %fork TD_instruction_set_model.setcondcode, S_0x7fffd9787280;
    %join;
    %jmp T_4.26;
T_4.16 ;
    %fork TD_instruction_set_model.clearcondcode, S_0x7fffd9785d80;
    %join;
    %load/vec4 v0x7fffd9787a40_0;
    %parti/s 1, 27, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.31, 8;
    %load/vec4 v0x7fffd9787a40_0;
    %parti/s 12, 12, 5;
    %pad/u 32;
    %load/vec4 v0x7fffd9787a40_0;
    %parti/s 12, 0, 2;
    %pad/u 14;
    %ix/vec4 4;
    %store/vec4a v0x7fffd9787720, 4, 0;
    %jmp T_4.32;
T_4.31 ;
    %load/vec4 v0x7fffd9787a40_0;
    %parti/s 12, 12, 5;
    %ix/vec4 4;
    %load/vec4a v0x7fffd9787800, 4;
    %load/vec4 v0x7fffd9787a40_0;
    %parti/s 12, 0, 2;
    %pad/u 14;
    %ix/vec4 4;
    %store/vec4a v0x7fffd9787720, 4, 0;
T_4.32 ;
    %load/vec4 v0x7fffd9787a40_0;
    %parti/s 1, 27, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.33, 8;
    %pushi/vec4 0, 0, 21;
    %load/vec4 v0x7fffd9787a40_0;
    %parti/s 12, 12, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fffd9787450_0, 0, 33;
    %fork TD_instruction_set_model.setcondcode, S_0x7fffd9787280;
    %join;
    %jmp T_4.34;
T_4.33 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x7fffd9787a40_0;
    %parti/s 12, 12, 5;
    %ix/vec4 4;
    %load/vec4a v0x7fffd9787800, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fffd9787450_0, 0, 33;
    %fork TD_instruction_set_model.setcondcode, S_0x7fffd9787280;
    %join;
T_4.34 ;
    %jmp T_4.26;
T_4.17 ;
    %fork TD_instruction_set_model.clearcondcode, S_0x7fffd9785d80;
    %join;
    %load/vec4 v0x7fffd9787a40_0;
    %store/vec4 v0x7fffd9786e50_0, 0, 32;
    %fork TD_instruction_set_model.getsrc, S_0x7fffd9786b80;
    %join;
    %load/vec4  v0x7fffd9786d50_0;
    %store/vec4 v0x7fffd9787ed0_0, 0, 32;
    %load/vec4 v0x7fffd9787a40_0;
    %store/vec4 v0x7fffd9786aa0_0, 0, 32;
    %fork TD_instruction_set_model.getdst, S_0x7fffd97867d0;
    %join;
    %load/vec4  v0x7fffd97869a0_0;
    %store/vec4 v0x7fffd9787fb0_0, 0, 32;
    %load/vec4 v0x7fffd9787ed0_0;
    %pad/u 33;
    %load/vec4 v0x7fffd9787fb0_0;
    %pad/u 33;
    %add;
    %store/vec4 v0x7fffd9787df0_0, 0, 33;
    %load/vec4 v0x7fffd9787df0_0;
    %store/vec4 v0x7fffd9787450_0, 0, 33;
    %fork TD_instruction_set_model.setcondcode, S_0x7fffd9787280;
    %join;
    %jmp T_4.26;
T_4.18 ;
    %fork TD_instruction_set_model.clearcondcode, S_0x7fffd9785d80;
    %join;
    %load/vec4 v0x7fffd9787a40_0;
    %store/vec4 v0x7fffd9786e50_0, 0, 32;
    %fork TD_instruction_set_model.getsrc, S_0x7fffd9786b80;
    %join;
    %load/vec4  v0x7fffd9786d50_0;
    %store/vec4 v0x7fffd9787ed0_0, 0, 32;
    %load/vec4 v0x7fffd9787a40_0;
    %store/vec4 v0x7fffd9786aa0_0, 0, 32;
    %fork TD_instruction_set_model.getdst, S_0x7fffd97867d0;
    %join;
    %load/vec4  v0x7fffd97869a0_0;
    %store/vec4 v0x7fffd9787fb0_0, 0, 32;
    %load/vec4 v0x7fffd9787ed0_0;
    %pad/u 33;
    %load/vec4 v0x7fffd9787fb0_0;
    %pad/u 33;
    %sub;
    %store/vec4 v0x7fffd9787df0_0, 0, 33;
    %load/vec4 v0x7fffd9787df0_0;
    %store/vec4 v0x7fffd9787450_0, 0, 33;
    %fork TD_instruction_set_model.setcondcode, S_0x7fffd9787280;
    %join;
    %jmp T_4.26;
T_4.19 ;
    %fork TD_instruction_set_model.clearcondcode, S_0x7fffd9785d80;
    %join;
    %load/vec4 v0x7fffd9787a40_0;
    %store/vec4 v0x7fffd9786e50_0, 0, 32;
    %fork TD_instruction_set_model.getsrc, S_0x7fffd9786b80;
    %join;
    %load/vec4  v0x7fffd9786d50_0;
    %store/vec4 v0x7fffd9787ed0_0, 0, 32;
    %load/vec4 v0x7fffd9787a40_0;
    %store/vec4 v0x7fffd9786aa0_0, 0, 32;
    %fork TD_instruction_set_model.getdst, S_0x7fffd97867d0;
    %join;
    %load/vec4  v0x7fffd97869a0_0;
    %store/vec4 v0x7fffd9787fb0_0, 0, 32;
    %load/vec4 v0x7fffd9787ed0_0;
    %pad/u 33;
    %load/vec4 v0x7fffd9787fb0_0;
    %pad/u 33;
    %mul;
    %store/vec4 v0x7fffd9787df0_0, 0, 33;
    %load/vec4 v0x7fffd9787df0_0;
    %store/vec4 v0x7fffd9787450_0, 0, 33;
    %fork TD_instruction_set_model.setcondcode, S_0x7fffd9787280;
    %join;
    %jmp T_4.26;
T_4.20 ;
    %fork TD_instruction_set_model.clearcondcode, S_0x7fffd9785d80;
    %join;
    %load/vec4 v0x7fffd9787a40_0;
    %store/vec4 v0x7fffd9786e50_0, 0, 32;
    %fork TD_instruction_set_model.getsrc, S_0x7fffd9786b80;
    %join;
    %load/vec4  v0x7fffd9786d50_0;
    %store/vec4 v0x7fffd9787ed0_0, 0, 32;
    %load/vec4 v0x7fffd9787ed0_0;
    %pad/u 33;
    %inv;
    %store/vec4 v0x7fffd9787df0_0, 0, 33;
    %load/vec4 v0x7fffd9787df0_0;
    %store/vec4 v0x7fffd9787450_0, 0, 33;
    %fork TD_instruction_set_model.setcondcode, S_0x7fffd9787280;
    %join;
    %jmp T_4.26;
T_4.21 ;
    %fork TD_instruction_set_model.clearcondcode, S_0x7fffd9785d80;
    %join;
    %load/vec4 v0x7fffd9787a40_0;
    %store/vec4 v0x7fffd9786e50_0, 0, 32;
    %fork TD_instruction_set_model.getsrc, S_0x7fffd9786b80;
    %join;
    %load/vec4  v0x7fffd9786d50_0;
    %store/vec4 v0x7fffd9787ed0_0, 0, 32;
    %load/vec4 v0x7fffd9787a40_0;
    %store/vec4 v0x7fffd9786aa0_0, 0, 32;
    %fork TD_instruction_set_model.getdst, S_0x7fffd97867d0;
    %join;
    %load/vec4  v0x7fffd97869a0_0;
    %store/vec4 v0x7fffd9787fb0_0, 0, 32;
    %load/vec4 v0x7fffd9787ed0_0;
    %parti/s 12, 0, 2;
    %pad/u 32;
    %store/vec4 v0x7fffd9787960_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x7fffd9787960_0;
    %cmp/s;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_4.35, 8;
    %load/vec4 v0x7fffd9787fb0_0;
    %pad/u 33;
    %load/vec4 v0x7fffd9787960_0;
    %ix/vec4 4;
    %shiftr 4;
    %jmp/1 T_4.36, 8;
T_4.35 ; End of true expr.
    %load/vec4 v0x7fffd9787fb0_0;
    %pad/u 33;
    %load/vec4 v0x7fffd9787960_0;
    %inv;
    %pushi/vec4 1, 0, 32;
    %add;
    %ix/vec4 4;
    %shiftl 4;
    %jmp/0 T_4.36, 8;
 ; End of false expr.
    %blend;
T_4.36;
    %store/vec4 v0x7fffd9787df0_0, 0, 33;
    %load/vec4 v0x7fffd9787df0_0;
    %store/vec4 v0x7fffd9787450_0, 0, 33;
    %fork TD_instruction_set_model.setcondcode, S_0x7fffd9787280;
    %join;
    %jmp T_4.26;
T_4.22 ;
    %fork TD_instruction_set_model.clearcondcode, S_0x7fffd9785d80;
    %join;
    %load/vec4 v0x7fffd9787a40_0;
    %store/vec4 v0x7fffd9786e50_0, 0, 32;
    %fork TD_instruction_set_model.getsrc, S_0x7fffd9786b80;
    %join;
    %load/vec4  v0x7fffd9786d50_0;
    %store/vec4 v0x7fffd9787ed0_0, 0, 32;
    %load/vec4 v0x7fffd9787a40_0;
    %store/vec4 v0x7fffd9786aa0_0, 0, 32;
    %fork TD_instruction_set_model.getdst, S_0x7fffd97867d0;
    %join;
    %load/vec4  v0x7fffd97869a0_0;
    %store/vec4 v0x7fffd9787fb0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x7fffd9787ed0_0;
    %parti/s 1, 11, 5;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_4.37, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_4.38, 8;
T_4.37 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_4.38, 8;
 ; End of false expr.
    %blend;
T_4.38;
    %pad/s 1;
    %store/vec4 v0x7fffd97878c0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x7fffd9787ed0_0;
    %parti/s 1, 11, 5;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_4.39, 8;
    %load/vec4 v0x7fffd9787ed0_0;
    %jmp/1 T_4.40, 8;
T_4.39 ; End of true expr.
    %load/vec4 v0x7fffd9787ed0_0;
    %parti/s 12, 0, 2;
    %pad/u 32;
    %inv;
    %pushi/vec4 1, 0, 32;
    %add;
    %jmp/0 T_4.40, 8;
 ; End of false expr.
    %blend;
T_4.40;
    %store/vec4 v0x7fffd9787960_0, 0, 32;
T_4.41 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x7fffd9787960_0;
    %cmp/s;
    %jmp/0xz T_4.42, 5;
    %load/vec4 v0x7fffd97878c0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.43, 4;
    %load/vec4 v0x7fffd9787fb0_0;
    %pad/u 33;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x7fffd9787df0_0, 0, 33;
    %load/vec4 v0x7fffd9787fb0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fffd9787df0_0, 4, 1;
    %jmp T_4.44;
T_4.43 ;
    %load/vec4 v0x7fffd9787fb0_0;
    %pad/u 33;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x7fffd9787df0_0, 0, 33;
    %load/vec4 v0x7fffd9787fb0_0;
    %parti/s 1, 31, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fffd9787df0_0, 4, 1;
T_4.44 ;
    %load/vec4 v0x7fffd9787960_0;
    %subi 1, 0, 32;
    %store/vec4 v0x7fffd9787960_0, 0, 32;
    %load/vec4 v0x7fffd9787df0_0;
    %pad/u 32;
    %store/vec4 v0x7fffd9787fb0_0, 0, 32;
    %jmp T_4.41;
T_4.42 ;
    %load/vec4 v0x7fffd9787df0_0;
    %store/vec4 v0x7fffd9787450_0, 0, 33;
    %fork TD_instruction_set_model.setcondcode, S_0x7fffd9787280;
    %join;
    %jmp T_4.26;
T_4.23 ;
    %vpi_call 2 206 "$display", "Halt..." {0 0 0};
    %vpi_call 2 207 "$stop" {0 0 0};
    %jmp T_4.26;
T_4.24 ;
    %fork TD_instruction_set_model.clearcondcode, S_0x7fffd9785d80;
    %join;
    %load/vec4 v0x7fffd9787a40_0;
    %parti/s 1, 27, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.45, 8;
    %load/vec4 v0x7fffd9787a40_0;
    %parti/s 12, 12, 5;
    %pad/u 32;
    %load/vec4 v0x7fffd9787a40_0;
    %parti/s 12, 0, 2;
    %ix/vec4 4;
    %store/vec4a v0x7fffd9787800, 4, 0;
    %jmp T_4.46;
T_4.45 ;
    %load/vec4 v0x7fffd9787a40_0;
    %parti/s 12, 12, 5;
    %ix/vec4 4;
    %load/vec4a v0x7fffd9787800, 4;
    %load/vec4 v0x7fffd9787a40_0;
    %parti/s 12, 0, 2;
    %ix/vec4 4;
    %store/vec4a v0x7fffd9787800, 4, 0;
T_4.46 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x7fffd9787a40_0;
    %parti/s 12, 0, 2;
    %ix/vec4 4;
    %load/vec4a v0x7fffd9787800, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fffd9787450_0, 0, 33;
    %fork TD_instruction_set_model.setcondcode, S_0x7fffd9787280;
    %join;
    %jmp T_4.26;
T_4.26 ;
    %pop/vec4 1;
    %end;
S_0x7fffd9786600 .scope task, "fetch" "fetch" 2 122, 2 122 0, S_0x7fffd9765710;
 .timescale 0 0;
TD_instruction_set_model.fetch ;
    %load/vec4 v0x7fffd9787b70_0;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v0x7fffd9787720, 4;
    %store/vec4 v0x7fffd9787a40_0, 0, 32;
    %load/vec4 v0x7fffd9787b70_0;
    %addi 1, 0, 12;
    %store/vec4 v0x7fffd9787b70_0, 0, 12;
    %end;
S_0x7fffd97867d0 .scope function, "getdst" "getdst" 2 79, 2 79 0, S_0x7fffd9765710;
 .timescale 0 0;
v0x7fffd97869a0_0 .var "getdst", 31 0;
v0x7fffd9786aa0_0 .var "in", 31 0;
TD_instruction_set_model.getdst ;
    %load/vec4 v0x7fffd9787a40_0;
    %parti/s 1, 26, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.47, 4;
    %load/vec4 v0x7fffd9787a40_0;
    %parti/s 12, 0, 2;
    %ix/vec4 4;
    %load/vec4a v0x7fffd9787800, 4;
    %store/vec4 v0x7fffd97869a0_0, 0, 32;
    %jmp T_6.48;
T_6.47 ;
    %vpi_call 2 84 "$display", "Error:Immediate data can\342\200\231t be destination." {0 0 0};
T_6.48 ;
    %end;
S_0x7fffd9786b80 .scope function, "getsrc" "getsrc" 2 71, 2 71 0, S_0x7fffd9765710;
 .timescale 0 0;
v0x7fffd9786d50_0 .var "getsrc", 31 0;
v0x7fffd9786e50_0 .var "in", 31 0;
TD_instruction_set_model.getsrc ;
    %load/vec4 v0x7fffd9787a40_0;
    %parti/s 1, 27, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.49, 4;
    %load/vec4 v0x7fffd9787a40_0;
    %parti/s 12, 12, 5;
    %ix/vec4 4;
    %load/vec4a v0x7fffd9787800, 4;
    %store/vec4 v0x7fffd9786d50_0, 0, 32;
    %jmp T_7.50;
T_7.49 ;
    %load/vec4 v0x7fffd9787a40_0;
    %parti/s 12, 12, 5;
    %pad/u 32;
    %store/vec4 v0x7fffd9786d50_0, 0, 32;
T_7.50 ;
    %end;
S_0x7fffd9786f30 .scope begin, "main_process" "main_process" 2 268, 2 268 0, S_0x7fffd9765710;
 .timescale 0 0;
S_0x7fffd9787100 .scope begin, "prog_load" "prog_load" 2 262, 2 262 0, S_0x7fffd9765710;
 .timescale 0 0;
S_0x7fffd9787280 .scope task, "setcondcode" "setcondcode" 2 110, 2 110 0, S_0x7fffd9765710;
 .timescale 0 0;
v0x7fffd9787450_0 .var "res", 32 0;
TD_instruction_set_model.setcondcode ;
    %load/vec4 v0x7fffd9787450_0;
    %parti/s 1, 32, 7;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fffd9787c50_0, 4, 1;
    %load/vec4 v0x7fffd9787450_0;
    %parti/s 1, 0, 2;
    %inv;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fffd9787c50_0, 4, 1;
    %load/vec4 v0x7fffd9787450_0;
    %xor/r;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fffd9787c50_0, 4, 1;
    %load/vec4 v0x7fffd9787450_0;
    %or/r;
    %inv;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fffd9787c50_0, 4, 1;
    %load/vec4 v0x7fffd9787450_0;
    %parti/s 1, 31, 6;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fffd9787c50_0, 4, 1;
    %end;
S_0x7fffd9787550 .scope task, "write_result" "write_result" 2 221, 2 221 0, S_0x7fffd9765710;
 .timescale 0 0;
TD_instruction_set_model.write_result ;
    %pushi/vec4 4, 0, 4;
    %load/vec4 v0x7fffd9787a40_0;
    %parti/s 4, 28, 6;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x7fffd9787a40_0;
    %parti/s 4, 28, 6;
    %cmpi/u 10, 0, 4;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.51, 8;
    %load/vec4 v0x7fffd9787a40_0;
    %parti/s 1, 26, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.53, 4;
    %load/vec4 v0x7fffd9787df0_0;
    %pad/u 32;
    %load/vec4 v0x7fffd9787a40_0;
    %parti/s 12, 0, 2;
    %ix/vec4 4;
    %store/vec4a v0x7fffd9787800, 4, 0;
    %jmp T_9.54;
T_9.53 ;
    %load/vec4 v0x7fffd9787df0_0;
    %pad/u 32;
    %load/vec4 v0x7fffd9787a40_0;
    %parti/s 12, 0, 2;
    %pad/u 14;
    %ix/vec4 4;
    %store/vec4a v0x7fffd9787720, 4, 0;
T_9.54 ;
T_9.51 ;
    %end;
    .scope S_0x7fffd9765710;
T_10 ;
    %fork t_1, S_0x7fffd9787100;
    %jmp t_0;
    .scope S_0x7fffd9787100;
t_1 ;
    %vpi_call 2 263 "$readmemb", "sisc.prog", v0x7fffd9787720 {0 0 0};
    %vpi_call 2 264 "$monitor", "%d %d %d %d %d %d %d %d %d", $time, v0x7fffd9787b70_0, &A<v0x7fffd9787800, 0>, &A<v0x7fffd9787800, 1>, &A<v0x7fffd9787800, 2>, &A<v0x7fffd9787800, 3>, &A<v0x7fffd9787800, 4>, &A<v0x7fffd9787800, 5>, &A<v0x7fffd9787720, 23> {0 0 0};
    %fork TD_instruction_set_model.apply_reset, S_0x7fffd9765c00;
    %join;
    %end;
    .scope S_0x7fffd9765710;
t_0 %join;
    %end;
    .thread T_10;
    .scope S_0x7fffd9765710;
T_11 ;
    %fork t_3, S_0x7fffd9786f30;
    %jmp t_2;
    .scope S_0x7fffd9786f30;
t_3 ;
    %load/vec4 v0x7fffd9787d30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %delay 10, 0;
    %fork TD_instruction_set_model.fetch, S_0x7fffd9786600;
    %join;
    %delay 10, 0;
    %fork TD_instruction_set_model.execute, S_0x7fffd97863e0;
    %join;
    %delay 10, 0;
    %fork TD_instruction_set_model.write_result, S_0x7fffd9787550;
    %join;
    %jmp T_11.1;
T_11.0 ;
    %delay 10, 0;
T_11.1 ;
    %end;
    .scope S_0x7fffd9765710;
t_2 %join;
    %jmp T_11;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "instruction_set_model.v";
