-----------------------------------------------------------------------------
-- File:      aggr01.vhdl
-- Author:    John Doe
-- Date:      January 1, 2024
-- Description: This module does XYZ...
-----------------------------------------------------------------------------


library ieee;
use ieee.std_logic_1164.all;

entity aggr01 is
  port (a : std_logic_vector (7 downto 0);
        b : out std_logic_vector (7 downto 0));
end aggr01;

/*
   This is a multi-line comment in VHDL
*/

architecture behav of aggr01 is
  constant mask : std_logic_vector (7 downto 0) :=
    (0 => '1', others => '0');
begin
  -- Code block commentt
  b <= a and mask;
end behav;
    
