// Seed: 4116060965
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  logic [7:0] id_4;
  assign id_4[1==1] = id_4;
  id_5(
      .id_0(id_4),
      .id_1(id_4),
      .id_2(id_2),
      .id_3(id_6),
      .id_4(1),
      .id_5(id_6),
      .id_6(id_6),
      .id_7("" ^ id_3),
      .id_8(1),
      .id_9(1),
      .id_10(1),
      .id_11(1'b0)
  );
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  always @(posedge id_4 or posedge 1'b0) begin
    id_3 <= id_5[1];
  end
  module_0(
      id_6, id_1
  );
endmodule
