// Seed: 121402835
module module_0 #(
    parameter id_19 = 32'd21
) ();
  id_1 :
  assert property (@(posedge id_1) id_1)
  else $signed(20);
  ;
  wire  id_2  ,  id_3  ,  id_4  ,  id_5  ,  id_6  ,  id_7  ,  id_8  ,  id_9  ,  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  _id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ;
  assign module_1.id_6  = 0;
  assign {id_9, -1 - 1} = 1'h0;
  wire [id_19 : -1] id_27;
endmodule
module module_1 (
    output tri0  id_0,
    output tri   id_1,
    output tri   id_2,
    output tri1  id_3,
    input  tri   id_4,
    input  wor   id_5,
    output uwire id_6
);
  wire id_8, id_9, id_10, id_11, id_12, id_13;
  logic id_14;
  module_0 modCall_1 ();
endmodule
