set ::env(DESIGN_NAME) "fetch"
set ::env(DESIGN_IS_CORE) 0
set ::env(CLOCK_PERIOD) "25"
set ::env(CLOCK_PORT) "clk"
set ::env(ROUTING_CORES) 8
set ::env(FP_SIZING) "absolute"
set ::env(DIE_AREA) "0 0 660 860"
set ::env(PL_TARGET_DENSITY) 0.30
set ::env(GRT_ALLOW_CONGESTION) 0
set script_dir $::env(DESIGN_DIR)
set ::env(VERILOG_FILES) "\
	$::env(DESIGN_DIR)/../params.vh \
    $::env(DESIGN_DIR)/rtl/counter.v \
    $::env(DESIGN_DIR)/rtl/fifo_for_freelist.v \
    $::env(DESIGN_DIR)/rtl/btb.v \
    $::env(DESIGN_DIR)/rtl/gshare.v \
    $::env(DESIGN_DIR)/rtl/ins_buffer.v \
    $::env(DESIGN_DIR)/rtl/fetch.v
	"
set ::env(SDC_FILE) $::env(DESIGN_DIR)/base.sdc
set ::env(LEC_ENABLE) 0
set ::env(RUN_CVC) 0
set ::env(USE_ARC_ANTENNA_CHECK) "0"
set ::env(RT_MAX_LAYER) {met4}
set ::env(QUIT_ON_TIMING_VIOLATIONS) "0"
set ::env(QUIT_ON_MAGIC_DRC) "0"
set ::env(QUIT_ON_LVS_ERROR) "0"
set ::env(QUIT_ON_SLEW_VIOLATIONS) "0"
set ::env(RUN_KLAYOUT_XOR) "0"
set ::env(KLAYOUT_XOR_GDS) "0"
set ::env(KLAYOUT_XOR_XML) "0"
set ::env(RUN_KLAYOUT) "0"
set ::env(RUN_MAGIC_DRC) 0
set ::env(RUN_KLAYOUT_DRC) 0