// HDL top for the RTL UVM testbench. Holds all signal-level content: the
// OpenCores wb_dma_top Verilog RTL DUT, the Wishbone buses, the host register
// initiator transactor, the two combinational 0-wait-state SV RAMs backing the
// DUT's master (data) ports, and the clock/reset substrate. The class-side
// connection (config_db binding, run_test) lives in hvl_top, which reaches these
// instances hierarchically.
//
// Why RAMs (not target transactors) on the master ports: the wb_dma engine is
// designed/proven against a same-cycle memory (cf. wb_dma/bench wb_slv_model.v,
// ack = cyc & stb). A variable-latency FIFO transactor desynchronises the engine's
// chunk/pointer write-back across the test's per-iteration re-programming. The
// host/register port keeps the transactor (it tolerates latency).
//
// The per-channel hardware-handshake bus (dma_req_i/dma_ack_o/dma_nd_i/dma_rest_i)
// is STUBBED here (tied off), so only the non-handshake scenarios run.
//
// NOTE: the OpenCores RTL tags its one-hot state machines with `// synopsys
// parallel_case full_case` -- SYNTHESIS-only directives. Event simulators
// (Icarus/VCS, the RTL's original targets) ignore them; Verilator UNIQUELY
// promotes them to runtime $stop when no case item matches. At t=0 the state
// regs read all-zero (Verilator 2-state init) before the first clocked reset
// load drives them to IDLE, so an unmatched case trips spuriously. The image
// compile passes --no-assert so Verilator matches standard-sim semantics; the
// design still resets functionally on the first clock edge. It also passes
// +1364-2001ext+v, because the RTL uses `int` as a port name (reserved in SV).
// Both flags live in tests/uvm/flow.yaml (sim_args).
module hdl_top;
    logic clk = 1'b0;
    logic rst = 1'b1;
    always #5ns clk = ~clk;

    // Reset release runs CONCURRENTLY (UVM forbids sim time before run_test()); the
    // transactor holds during reset, so the first bus access simply waits it out.
    // That is also why this bench needs no reset agent.
    initial begin
        rst = 1'b1;
        repeat (5) @(posedge clk);
        rst = 1'b0;
    end

    // ---- three Wishbone buses ------------------------------------------------
    wire [31:0] h_dat_w, h_dat_r, h_adr;  wire [3:0] h_sel;
    wire        h_we, h_cyc, h_stb, h_ack, h_err;
    wire [31:0] m0_adr, m0_dat_w, m0_dat_r;  wire [3:0] m0_sel;
    wire        m0_we, m0_cyc, m0_stb, m0_ack, m0_err;
    wire [31:0] m1_adr, m1_dat_w, m1_dat_r;  wire [3:0] m1_sel;
    wire        m1_we, m1_cyc, m1_stb, m1_ack, m1_err;
    wire        inta, intb;
    wire [3:0]  dma_ack;

    // ---- DUT: the OpenCores wb_dma_top RTL -----------------------------------
    // NB: the OpenCores wb_dma SWAPS the s/m data-bus port names relative to the
    // port role. The SLAVE/CPU register port (wb0_addr_i/cyc_i/...) carries its
    // data on wb0m_data_i/wb0m_data_o; the MASTER/memory port (wb0_addr_o/cyc_o
    // /...) carries its data on wb0s_data_i/wb0s_data_o. (The bench confirms it:
    // the CPU model drives wb0m_data_i, the memory model drives wb0s_data_i.)
    //
    // ch_count sets the channel COUNT, but each channel must be individually
    // instantiated via chN_conf[0] (the "EN"/exists bit; chXX_conf = {CBUF,ED,ARS,
    // EN}). The RTL defaults only ch0_conf=4'h1, so enable ch0..ch3 (harmless for
    // sw_copy, which uses channel 0 only; required by the arbitration scenario).
    //
    // ch_count MUST AGREE with `-P NUM_CH=4` on the `ral` export in
    // src/rdl/flow.yaml -- the same device parameter told separately to the RTL
    // and to the register model, with nothing checking that the two agree.
    //
    // pri_sel selects 2 (0) / 4 (1) / 8 (2) priority levels. Programming 4
    // distinct priorities (0..3) in CSR[15:13] needs the full 3-bit field, so
    // use 8 levels (2'h2).
    wb_dma_top #(.ch_count(4), .pri_sel(2'h2),
                 .ch0_conf(4'h1), .ch1_conf(4'h1), .ch2_conf(4'h1), .ch3_conf(4'h1)) dut (
        .clk_i(clk), .rst_i(rst),
        // IF0 slave / CPU register port (data on wb0m_data_*)
        .wb0m_data_i(h_dat_w), .wb0m_data_o(h_dat_r), .wb0_addr_i(h_adr),
        .wb0_sel_i(h_sel), .wb0_we_i(h_we), .wb0_cyc_i(h_cyc), .wb0_stb_i(h_stb),
        .wb0_ack_o(h_ack), .wb0_err_o(h_err), .wb0_rty_o(),
        // IF0 master / memory port to u_ram0 (data on wb0s_data_*)
        .wb0s_data_i(m0_dat_r), .wb0s_data_o(m0_dat_w), .wb0_addr_o(m0_adr),
        .wb0_sel_o(m0_sel), .wb0_we_o(m0_we), .wb0_cyc_o(m0_cyc), .wb0_stb_o(m0_stb),
        .wb0_ack_i(m0_ack), .wb0_err_i(m0_err), .wb0_rty_i(1'b0),
        // IF1 slave tied off (data on wb1m_data_*)
        .wb1m_data_i(32'h0), .wb1m_data_o(), .wb1_addr_i(32'h0),
        .wb1_sel_i(4'h0), .wb1_we_i(1'b0), .wb1_cyc_i(1'b0), .wb1_stb_i(1'b0),
        .wb1_ack_o(), .wb1_err_o(), .wb1_rty_o(),
        // IF1 master / memory port to u_ram1 (data on wb1s_data_*)
        .wb1s_data_i(m1_dat_r), .wb1s_data_o(m1_dat_w), .wb1_addr_o(m1_adr),
        .wb1_sel_o(m1_sel), .wb1_we_o(m1_we), .wb1_cyc_o(m1_cyc), .wb1_stb_o(m1_stb),
        .wb1_ack_i(m1_ack), .wb1_err_i(m1_err), .wb1_rty_i(1'b0),
        // Hardware-handshake bus stubbed (tied off).
        .dma_req_i(4'h0), .dma_ack_o(dma_ack), .dma_nd_i(4'h0), .dma_rest_i(4'h0),
        .inta_o(inta), .intb_o(intb));

    // ---- host register initiator (transactor) --------------------------------
    // The UVM register front door: the RAL's default_map drives this through the
    // fwvip-wb initiator agent, so every register access is a real WB cycle into
    // the DUT's WB0 slave port.
    wb_initiator_xtor u_host (
        .clock(clk), .reset(rst),
        .adr(h_adr), .dat_w(h_dat_w), .dat_r(h_dat_r),
        .cyc(h_cyc), .stb(h_stb), .sel(h_sel), .we(h_we), .ack(h_ack), .err(h_err));

    // ---- data memories: combinational 0-wait-state WB RAMs on the master ports -
    // (m*_err driven by the RAMs' injected-error output, wired to the DUT's
    // wb*_err_i so an error-injection scenario can abort a master access.)
    wb_ram_slv #(.AW(32), .DW(32)) u_ram0 (
        .clock(clk),
        .adr(m0_adr), .dat_w(m0_dat_w), .dat_r(m0_dat_r),
        .sel(m0_sel), .cyc(m0_cyc), .stb(m0_stb), .we(m0_we), .ack(m0_ack), .err(m0_err));
    wb_ram_slv #(.AW(32), .DW(32)) u_ram1 (
        .clock(clk),
        .adr(m1_adr), .dat_w(m1_dat_w), .dat_r(m1_dat_r),
        .sel(m1_sel), .cyc(m1_cyc), .stb(m1_stb), .we(m1_we), .ack(m1_ack), .err(m1_err));

    // inta_o/intb_o are driven by the DUT and observed by nobody: completion is
    // detected by polling INT_SRC_A/B through the RAL, which the register model
    // states is free of read side effects. Tapping the PINS (a fwvip-gpio monitor
    // on {intb, inta}) is the planned next step -- see docs §9 D1 / M5.
endmodule
