(* use_dsp48="no" *) (* use_dsp="no" *) module top  (y, clk, wire3, wire2, wire1, wire0);
  output wire [(32'h2b):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(3'h6):(1'h0)] wire3;
  input wire [(3'h6):(1'h0)] wire2;
  input wire [(2'h2):(1'h0)] wire1;
  input wire signed [(3'h4):(1'h0)] wire0;
  wire [(2'h3):(1'h0)] wire10;
  wire signed [(3'h4):(1'h0)] wire9;
  wire [(4'h9):(1'h0)] wire8;
  wire [(2'h3):(1'h0)] wire7;
  wire signed [(4'hb):(1'h0)] wire6;
  wire signed [(3'h4):(1'h0)] wire5;
  wire signed [(4'h8):(1'h0)] wire4;
  assign y = {wire10, wire9, wire8, wire7, wire6, wire5, wire4, (1'h0)};
  assign wire4 = {$signed($unsigned($signed((8'hae))))};
  assign wire5 = $signed(wire2);
  assign wire6 = $signed((|(wire0[(1'h1):(1'h0)] >> $signed(wire3))));
  assign wire7 = ({wire0} < {wire5});
  assign wire8 = wire6;
  assign wire9 = (8'ha4);
  assign wire10 = ($unsigned($signed($signed(wire9))) ?
                      ($unsigned(wire1) ? $signed({wire6}) : wire3) : (8'hab));
endmodule