$date
	Mon Jun 20 11:46:19 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ms
$end
$scope module tb_Ques_3 $end
$var wire 2 ! o [1:0] $end
$var reg 5 " T [4:0] $end
$var reg 1 # clk $end
$scope module system_mode_1 $end
$var wire 5 $ T [4:0] $end
$var wire 1 # clk $end
$var reg 2 % next_state [1:0] $end
$var reg 2 & o [1:0] $end
$var reg 2 ' state [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 '
b0 &
b0 %
b10000 $
0#
b10000 "
b0 !
$end
#4
b10100 "
b10100 $
#5
b1 %
1#
#10
b1 '
b1 !
b1 &
0#
#14
b1011 "
b1011 $
#15
b0 %
1#
#20
b0 '
b0 !
b0 &
0#
#24
b10010 "
b10010 $
#25
b1 %
1#
#30
b1 '
b1 !
b1 &
0#
#34
b110 "
b110 $
#35
b10 %
1#
#40
b10 '
b10 !
b10 &
0#
#44
b11011 "
b11011 $
#45
b1 %
1#
#50
b1 '
b1 !
b1 &
0#
#54
b1010 "
b1010 $
#55
b0 %
1#
#60
b0 '
b0 !
b0 &
0#
#64
b1110 "
b1110 $
#65
1#
#70
0#
#74
b110 "
b110 $
#75
b10 %
1#
#80
b10 '
b10 !
b10 &
0#
#84
b11100 "
b11100 $
#85
b1 %
1#
#90
b1 '
b1 !
b1 &
0#
#94
b110 "
b110 $
#95
b10 %
1#
#100
b10 '
b10 !
b10 &
0#
#104
b11001 "
b11001 $
#105
b0 %
1#
#110
b0 '
b0 !
b0 &
0#
#115
b1 %
1#
#119
