{
    "Function": "davinci_pll_sysclkbp_clk_register",
    "astEdges": [
        [
            5,
            6
        ],
        [
            11,
            13
        ],
        [
            11,
            12
        ],
        [
            0,
            3
        ],
        [
            0,
            2
        ],
        [
            0,
            4
        ],
        [
            0,
            18
        ],
        [
            0,
            1
        ],
        [
            4,
            5
        ],
        [
            6,
            16
        ],
        [
            6,
            10
        ],
        [
            6,
            7
        ],
        [
            6,
            9
        ],
        [
            6,
            15
        ],
        [
            6,
            11
        ],
        [
            6,
            14
        ],
        [
            6,
            8
        ],
        [
            6,
            17
        ]
    ],
    "candidateNodeList": [
        7,
        8,
        9,
        12,
        13,
        14,
        15,
        16,
        17
    ],
    "cfgEdges": [
        [
            5,
            18
        ],
        [
            11,
            6
        ],
        [
            0,
            11
        ],
        [
            6,
            5
        ]
    ],
    "ddgEdges": [
        [
            5,
            18
        ],
        [
            11,
            18
        ],
        [
            11,
            18
        ],
        [
            0,
            6
        ],
        [
            0,
            11
        ],
        [
            6,
            5
        ],
        [
            6,
            18
        ],
        [
            6,
            18
        ],
        [
            6,
            18
        ],
        [
            6,
            18
        ],
        [
            6,
            18
        ],
        [
            6,
            18
        ],
        [
            6,
            18
        ],
        [
            6,
            18
        ],
        [
            6,
            18
        ]
    ],
    "ncsEdges": [
        [
            1,
            2
        ],
        [
            2,
            3
        ],
        [
            3,
            7
        ],
        [
            7,
            8
        ],
        [
            8,
            9
        ],
        [
            9,
            10
        ],
        [
            10,
            12
        ],
        [
            12,
            13
        ],
        [
            13,
            14
        ],
        [
            14,
            15
        ],
        [
            15,
            16
        ],
        [
            16,
            17
        ]
    ],
    "nodeList": {
        "0": "METHOD",
        "1": "PARAM",
        "2": "PARAM",
        "3": "PARAM",
        "4": "BLOCK",
        "5": "RETURN",
        "6": "clk_register_divider",
        "7": "dev",
        "8": "name",
        "9": "OSCIN_CLK_NAME",
        "10": "LITERAL",
        "11": "<operator>.addition",
        "12": "base",
        "13": "BPDIV",
        "14": "DIV_RATIO_SHIFT",
        "15": "DIV_RATIO_WIDTH",
        "16": "CLK_DIVIDER_READ_ONLY",
        "17": "NULL",
        "18": "METHOD_RETURN"
    }
}