Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_dsp48_wrapper_v3_0_5 -L xbip_utils_v3_0_11 -L xbip_pipe_v3_0_7 -L dsp_macro_v1_0_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot conv_kern_tb_behav xil_defaultlib.conv_kern_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'IFM_WIDTH' [C:/Users/leewo/Documents/GitHub/AIX2024/build/07_SIC/07_SIC.srcs/sim_1/imports/sim/conv_kern_tb.v:166]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'IFM_HEIGHT' [C:/Users/leewo/Documents/GitHub/AIX2024/build/07_SIC/07_SIC.srcs/sim_1/imports/sim/conv_kern_tb.v:167]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'Tr' [C:/Users/leewo/Documents/GitHub/AIX2024/build/07_SIC/07_SIC.srcs/sim_1/imports/sim/conv_kern_tb.v:168]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'Tc' [C:/Users/leewo/Documents/GitHub/AIX2024/build/07_SIC/07_SIC.srcs/sim_1/imports/sim/conv_kern_tb.v:169]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'Ti' [C:/Users/leewo/Documents/GitHub/AIX2024/build/07_SIC/07_SIC.srcs/sim_1/imports/sim/conv_kern_tb.v:170]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'To' [C:/Users/leewo/Documents/GitHub/AIX2024/build/07_SIC/07_SIC.srcs/sim_1/imports/sim/conv_kern_tb.v:171]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'Ni' [C:/Users/leewo/Documents/GitHub/AIX2024/build/07_SIC/07_SIC.srcs/sim_1/imports/sim/conv_kern_tb.v:172]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'No' [C:/Users/leewo/Documents/GitHub/AIX2024/build/07_SIC/07_SIC.srcs/sim_1/imports/sim/conv_kern_tb.v:173]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'SCALE_FACTOR' [C:/Users/leewo/Documents/GitHub/AIX2024/build/07_SIC/07_SIC.srcs/sim_1/imports/sim/conv_kern_tb.v:174]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'NEXT_LAYER_INPUT_M' [C:/Users/leewo/Documents/GitHub/AIX2024/build/07_SIC/07_SIC.srcs/sim_1/imports/sim/conv_kern_tb.v:175]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'is_CONV00' [C:/Users/leewo/Documents/GitHub/AIX2024/build/07_SIC/07_SIC.srcs/sim_1/imports/sim/conv_kern_tb.v:179]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mul_default
Compiling module xil_defaultlib.adder_tree
Compiling module xil_defaultlib.mac
Compiling module xil_defaultlib.mac_array
Compiling module xil_defaultlib.conv3x3_maxpool_module
Compiling module xil_defaultlib.conv_kern_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot conv_kern_tb_behav
