$date
	Thu Mar 10 17:00:39 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module task_3_tb $end
$var event 1 ! testOut1 $end
$var wire 20 " id_numtb [19:0] $end
$var wire 1 # op2tb $end
$var wire 1 $ op1tb $end
$var wire 1 % op0tb $end
$var reg 1 & clear0tb $end
$var reg 1 ' clktb $end
$var reg 16 ( errorCount [15:0] $end
$var reg 1 ) ip0tb $end
$var reg 1 * ip1tb $end
$var reg 1 + ip2tb $end
$var reg 1 , ip3tb $end
$var reg 1 - op0_expected $end
$var reg 1 . op1_expected $end
$var reg 1 / op2_expected $end
$var reg 1 0 preset0tb $end
$scope module task_3_inst0 $end
$var wire 1 & clear0 $end
$var wire 1 ' clk $end
$var wire 1 1 d0 $end
$var wire 1 2 d1 $end
$var wire 20 3 id_num [19:0] $end
$var wire 1 ) ip0 $end
$var wire 1 * ip1 $end
$var wire 1 + ip2 $end
$var wire 1 , ip3 $end
$var wire 1 # op2 $end
$var wire 1 0 preset0 $end
$var reg 1 % op0 $end
$var reg 1 $ op1 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1111111010001110 3
02
11
10
x/
1.
1-
1,
1+
1*
1)
b0 (
1'
1&
1%
x$
x#
b1111111010001110 "
1!
$end
#1000
1#
0$
0%
12
01
1/
0.
0-
0,
0+
0*
0)
0&
#25000
1*
#50000
0'
#51000
1!
#75000
1&
#100000
1$
1.
1'
#110000
02
11
1)
1+
1,
#150000
1!
0'
#200000
0$
1%
0.
1-
1'
#210000
01
0*
0,
#250000
1!
0'
#290000
0)
#300000
0%
0-
1'
#310000
1,
#325000
1*
#350000
0*
1!
0'
#375000
1)
#398000
0)
#400000
1'
#410000
0,
#425000
1*
#450000
1!
0'
#500000
1'
#510000
12
11
1)
0+
#550000
1!
0'
#600000
0#
1$
1%
0/
1.
1-
1'
#610000
02
1+
#625000
00
#650000
10
1!
0'
#700000
1#
0$
1/
0.
0-
1'
#710000
01
0)
#725000
0%
0&
#750000
1&
0*
1!
0'
#800000
