# RISC-V CPU

This repository is an implementation of subset of RISC-V.

Now, I am making RV32I.

## Overview

![CPU design](docs/CPU%20design.png)

## ISA

This repository follows the [unprivileged spec](./docs/riscv-spec-20191213.pdf)

## Emulator

![CI](https://github.com/diohabara/risc-v/workflows/CI/badge.svg)

Written in Rust.

- [ ] RV32I

