

================================================================
== Vitis HLS Report for 'krnl_bp_Pipeline_VITIS_LOOP_636_7'
================================================================
* Date:           Mon Aug 18 15:42:12 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        krnl_bp
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.433 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |       11|        ?|  36.663 ns|         ?|   11|    ?|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_636_7  |        9|        ?|        10|          1|          1|  1 ~ ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       80|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        0|       65|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       45|    -|
|Register             |        -|     -|     1286|      544|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|     1286|      734|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +----------------------------+-----------------------+---------+----+---+----+-----+
    |          Instance          |         Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +----------------------------+-----------------------+---------+----+---+----+-----+
    |sparsemux_33_4_32_1_1_U120  |sparsemux_33_4_32_1_1  |        0|   0|  0|  65|    0|
    +----------------------------+-----------------------+---------+----+---+----+-----+
    |Total                       |                       |        0|   0|  0|  65|    0|
    +----------------------------+-----------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln636_fu_601_p2        |         +|   0|  0|  38|          31|           1|
    |ap_block_pp0_stage0_00001  |       and|   0|  0|   2|           1|           1|
    |icmp_ln636_fu_595_p2       |      icmp|   0|  0|  38|          31|          31|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  80|          64|          35|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i       |   9|          2|   31|         62|
    |gmem1_blk_n_R            |   9|          2|    1|          2|
    |i_4_fu_158               |   9|          2|   31|         62|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  45|         10|   65|        130|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_reg_939                       |  32|   0|   32|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg  |   1|   0|    1|          0|
    |gmem1_addr_read_reg_929           |  32|   0|   32|          0|
    |i_4_fu_158                        |  31|   0|   31|          0|
    |tmp_3_reg_924                     |  32|   0|   32|          0|
    |trunc_ln636_reg_759               |   4|   0|    4|          0|
    |x_10_addr_reg_894                 |   3|   0|    3|          0|
    |x_11_addr_reg_899                 |   3|   0|    3|          0|
    |x_12_addr_reg_904                 |   3|   0|    3|          0|
    |x_13_addr_reg_909                 |   3|   0|    3|          0|
    |x_14_addr_reg_914                 |   3|   0|    3|          0|
    |x_15_addr_reg_919                 |   3|   0|    3|          0|
    |x_1_addr_reg_849                  |   3|   0|    3|          0|
    |x_2_addr_reg_854                  |   3|   0|    3|          0|
    |x_3_addr_reg_859                  |   3|   0|    3|          0|
    |x_4_addr_reg_864                  |   3|   0|    3|          0|
    |x_5_addr_reg_869                  |   3|   0|    3|          0|
    |x_6_addr_reg_874                  |   3|   0|    3|          0|
    |x_7_addr_reg_879                  |   3|   0|    3|          0|
    |x_8_addr_reg_884                  |   3|   0|    3|          0|
    |x_9_addr_reg_889                  |   3|   0|    3|          0|
    |x_addr_reg_844                    |   3|   0|    3|          0|
    |trunc_ln636_reg_759               |  64|  32|    4|          0|
    |x_10_addr_reg_894                 |  64|  32|    3|          0|
    |x_11_addr_reg_899                 |  64|  32|    3|          0|
    |x_12_addr_reg_904                 |  64|  32|    3|          0|
    |x_13_addr_reg_909                 |  64|  32|    3|          0|
    |x_14_addr_reg_914                 |  64|  32|    3|          0|
    |x_15_addr_reg_919                 |  64|  32|    3|          0|
    |x_1_addr_reg_849                  |  64|  32|    3|          0|
    |x_2_addr_reg_854                  |  64|  32|    3|          0|
    |x_3_addr_reg_859                  |  64|  32|    3|          0|
    |x_4_addr_reg_864                  |  64|  32|    3|          0|
    |x_5_addr_reg_869                  |  64|  32|    3|          0|
    |x_6_addr_reg_874                  |  64|  32|    3|          0|
    |x_7_addr_reg_879                  |  64|  32|    3|          0|
    |x_8_addr_reg_884                  |  64|  32|    3|          0|
    |x_9_addr_reg_889                  |  64|  32|    3|          0|
    |x_addr_reg_844                    |  64|  32|    3|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |1286| 544|  250|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+-----------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |           Source Object           |    C Type    |
+----------------------+-----+-----+------------+-----------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  krnl_bp_Pipeline_VITIS_LOOP_636_7|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  krnl_bp_Pipeline_VITIS_LOOP_636_7|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  krnl_bp_Pipeline_VITIS_LOOP_636_7|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  krnl_bp_Pipeline_VITIS_LOOP_636_7|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  krnl_bp_Pipeline_VITIS_LOOP_636_7|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  krnl_bp_Pipeline_VITIS_LOOP_636_7|  return value|
|grp_fu_1657_p_din0    |  out|   32|  ap_ctrl_hs|  krnl_bp_Pipeline_VITIS_LOOP_636_7|  return value|
|grp_fu_1657_p_din1    |  out|   32|  ap_ctrl_hs|  krnl_bp_Pipeline_VITIS_LOOP_636_7|  return value|
|grp_fu_1657_p_opcode  |  out|    1|  ap_ctrl_hs|  krnl_bp_Pipeline_VITIS_LOOP_636_7|  return value|
|grp_fu_1657_p_dout0   |   in|   32|  ap_ctrl_hs|  krnl_bp_Pipeline_VITIS_LOOP_636_7|  return value|
|grp_fu_1657_p_ce      |  out|    1|  ap_ctrl_hs|  krnl_bp_Pipeline_VITIS_LOOP_636_7|  return value|
|m_axi_gmem1_AWVALID   |  out|    1|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_AWREADY   |   in|    1|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_AWADDR    |  out|   64|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_AWID      |  out|    1|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_AWLEN     |  out|   32|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_AWSIZE    |  out|    3|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_AWBURST   |  out|    2|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_AWLOCK    |  out|    2|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_AWCACHE   |  out|    4|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_AWPROT    |  out|    3|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_AWQOS     |  out|    4|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_AWREGION  |  out|    4|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_AWUSER    |  out|    1|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_WVALID    |  out|    1|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_WREADY    |   in|    1|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_WDATA     |  out|   32|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_WSTRB     |  out|    4|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_WLAST     |  out|    1|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_WID       |  out|    1|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_WUSER     |  out|    1|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_ARVALID   |  out|    1|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_ARREADY   |   in|    1|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_ARADDR    |  out|   64|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_ARID      |  out|    1|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_ARLEN     |  out|   32|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_ARSIZE    |  out|    3|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_ARBURST   |  out|    2|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_ARLOCK    |  out|    2|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_ARCACHE   |  out|    4|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_ARPROT    |  out|    3|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_ARQOS     |  out|    4|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_ARREGION  |  out|    4|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_ARUSER    |  out|    1|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_RVALID    |   in|    1|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_RREADY    |  out|    1|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_RDATA     |   in|   32|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_RLAST     |   in|    1|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_RID       |   in|    1|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_RFIFONUM  |   in|   11|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_RUSER     |   in|    1|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_RRESP     |   in|    2|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_BVALID    |   in|    1|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_BREADY    |  out|    1|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_BRESP     |   in|    2|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_BID       |   in|    1|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_BUSER     |   in|    1|       m_axi|                              gmem1|       pointer|
|chunk                 |   in|   31|     ap_none|                              chunk|        scalar|
|sext_ln636            |   in|   62|     ap_none|                         sext_ln636|        scalar|
|x_15_address0         |  out|    3|   ap_memory|                               x_15|         array|
|x_15_ce0              |  out|    1|   ap_memory|                               x_15|         array|
|x_15_we0              |  out|    1|   ap_memory|                               x_15|         array|
|x_15_d0               |  out|   32|   ap_memory|                               x_15|         array|
|x_14_address0         |  out|    3|   ap_memory|                               x_14|         array|
|x_14_ce0              |  out|    1|   ap_memory|                               x_14|         array|
|x_14_we0              |  out|    1|   ap_memory|                               x_14|         array|
|x_14_d0               |  out|   32|   ap_memory|                               x_14|         array|
|x_13_address0         |  out|    3|   ap_memory|                               x_13|         array|
|x_13_ce0              |  out|    1|   ap_memory|                               x_13|         array|
|x_13_we0              |  out|    1|   ap_memory|                               x_13|         array|
|x_13_d0               |  out|   32|   ap_memory|                               x_13|         array|
|x_12_address0         |  out|    3|   ap_memory|                               x_12|         array|
|x_12_ce0              |  out|    1|   ap_memory|                               x_12|         array|
|x_12_we0              |  out|    1|   ap_memory|                               x_12|         array|
|x_12_d0               |  out|   32|   ap_memory|                               x_12|         array|
|x_11_address0         |  out|    3|   ap_memory|                               x_11|         array|
|x_11_ce0              |  out|    1|   ap_memory|                               x_11|         array|
|x_11_we0              |  out|    1|   ap_memory|                               x_11|         array|
|x_11_d0               |  out|   32|   ap_memory|                               x_11|         array|
|x_10_address0         |  out|    3|   ap_memory|                               x_10|         array|
|x_10_ce0              |  out|    1|   ap_memory|                               x_10|         array|
|x_10_we0              |  out|    1|   ap_memory|                               x_10|         array|
|x_10_d0               |  out|   32|   ap_memory|                               x_10|         array|
|x_9_address0          |  out|    3|   ap_memory|                                x_9|         array|
|x_9_ce0               |  out|    1|   ap_memory|                                x_9|         array|
|x_9_we0               |  out|    1|   ap_memory|                                x_9|         array|
|x_9_d0                |  out|   32|   ap_memory|                                x_9|         array|
|x_8_address0          |  out|    3|   ap_memory|                                x_8|         array|
|x_8_ce0               |  out|    1|   ap_memory|                                x_8|         array|
|x_8_we0               |  out|    1|   ap_memory|                                x_8|         array|
|x_8_d0                |  out|   32|   ap_memory|                                x_8|         array|
|x_7_address0          |  out|    3|   ap_memory|                                x_7|         array|
|x_7_ce0               |  out|    1|   ap_memory|                                x_7|         array|
|x_7_we0               |  out|    1|   ap_memory|                                x_7|         array|
|x_7_d0                |  out|   32|   ap_memory|                                x_7|         array|
|x_6_address0          |  out|    3|   ap_memory|                                x_6|         array|
|x_6_ce0               |  out|    1|   ap_memory|                                x_6|         array|
|x_6_we0               |  out|    1|   ap_memory|                                x_6|         array|
|x_6_d0                |  out|   32|   ap_memory|                                x_6|         array|
|x_5_address0          |  out|    3|   ap_memory|                                x_5|         array|
|x_5_ce0               |  out|    1|   ap_memory|                                x_5|         array|
|x_5_we0               |  out|    1|   ap_memory|                                x_5|         array|
|x_5_d0                |  out|   32|   ap_memory|                                x_5|         array|
|x_4_address0          |  out|    3|   ap_memory|                                x_4|         array|
|x_4_ce0               |  out|    1|   ap_memory|                                x_4|         array|
|x_4_we0               |  out|    1|   ap_memory|                                x_4|         array|
|x_4_d0                |  out|   32|   ap_memory|                                x_4|         array|
|x_3_address0          |  out|    3|   ap_memory|                                x_3|         array|
|x_3_ce0               |  out|    1|   ap_memory|                                x_3|         array|
|x_3_we0               |  out|    1|   ap_memory|                                x_3|         array|
|x_3_d0                |  out|   32|   ap_memory|                                x_3|         array|
|x_2_address0          |  out|    3|   ap_memory|                                x_2|         array|
|x_2_ce0               |  out|    1|   ap_memory|                                x_2|         array|
|x_2_we0               |  out|    1|   ap_memory|                                x_2|         array|
|x_2_d0                |  out|   32|   ap_memory|                                x_2|         array|
|x_1_address0          |  out|    3|   ap_memory|                                x_1|         array|
|x_1_ce0               |  out|    1|   ap_memory|                                x_1|         array|
|x_1_we0               |  out|    1|   ap_memory|                                x_1|         array|
|x_1_d0                |  out|   32|   ap_memory|                                x_1|         array|
|x_address0            |  out|    3|   ap_memory|                                  x|         array|
|x_ce0                 |  out|    1|   ap_memory|                                  x|         array|
|x_we0                 |  out|    1|   ap_memory|                                  x|         array|
|x_d0                  |  out|   32|   ap_memory|                                  x|         array|
|mac_res_address0      |  out|    3|   ap_memory|                            mac_res|         array|
|mac_res_ce0           |  out|    1|   ap_memory|                            mac_res|         array|
|mac_res_q0            |   in|   32|   ap_memory|                            mac_res|         array|
|mac_res_1_address0    |  out|    3|   ap_memory|                          mac_res_1|         array|
|mac_res_1_ce0         |  out|    1|   ap_memory|                          mac_res_1|         array|
|mac_res_1_q0          |   in|   32|   ap_memory|                          mac_res_1|         array|
|mac_res_2_address0    |  out|    3|   ap_memory|                          mac_res_2|         array|
|mac_res_2_ce0         |  out|    1|   ap_memory|                          mac_res_2|         array|
|mac_res_2_q0          |   in|   32|   ap_memory|                          mac_res_2|         array|
|mac_res_3_address0    |  out|    3|   ap_memory|                          mac_res_3|         array|
|mac_res_3_ce0         |  out|    1|   ap_memory|                          mac_res_3|         array|
|mac_res_3_q0          |   in|   32|   ap_memory|                          mac_res_3|         array|
|mac_res_4_address0    |  out|    3|   ap_memory|                          mac_res_4|         array|
|mac_res_4_ce0         |  out|    1|   ap_memory|                          mac_res_4|         array|
|mac_res_4_q0          |   in|   32|   ap_memory|                          mac_res_4|         array|
|mac_res_5_address0    |  out|    3|   ap_memory|                          mac_res_5|         array|
|mac_res_5_ce0         |  out|    1|   ap_memory|                          mac_res_5|         array|
|mac_res_5_q0          |   in|   32|   ap_memory|                          mac_res_5|         array|
|mac_res_6_address0    |  out|    3|   ap_memory|                          mac_res_6|         array|
|mac_res_6_ce0         |  out|    1|   ap_memory|                          mac_res_6|         array|
|mac_res_6_q0          |   in|   32|   ap_memory|                          mac_res_6|         array|
|mac_res_7_address0    |  out|    3|   ap_memory|                          mac_res_7|         array|
|mac_res_7_ce0         |  out|    1|   ap_memory|                          mac_res_7|         array|
|mac_res_7_q0          |   in|   32|   ap_memory|                          mac_res_7|         array|
|mac_res_8_address0    |  out|    3|   ap_memory|                          mac_res_8|         array|
|mac_res_8_ce0         |  out|    1|   ap_memory|                          mac_res_8|         array|
|mac_res_8_q0          |   in|   32|   ap_memory|                          mac_res_8|         array|
|mac_res_9_address0    |  out|    3|   ap_memory|                          mac_res_9|         array|
|mac_res_9_ce0         |  out|    1|   ap_memory|                          mac_res_9|         array|
|mac_res_9_q0          |   in|   32|   ap_memory|                          mac_res_9|         array|
|mac_res_10_address0   |  out|    3|   ap_memory|                         mac_res_10|         array|
|mac_res_10_ce0        |  out|    1|   ap_memory|                         mac_res_10|         array|
|mac_res_10_q0         |   in|   32|   ap_memory|                         mac_res_10|         array|
|mac_res_11_address0   |  out|    3|   ap_memory|                         mac_res_11|         array|
|mac_res_11_ce0        |  out|    1|   ap_memory|                         mac_res_11|         array|
|mac_res_11_q0         |   in|   32|   ap_memory|                         mac_res_11|         array|
|mac_res_12_address0   |  out|    3|   ap_memory|                         mac_res_12|         array|
|mac_res_12_ce0        |  out|    1|   ap_memory|                         mac_res_12|         array|
|mac_res_12_q0         |   in|   32|   ap_memory|                         mac_res_12|         array|
|mac_res_13_address0   |  out|    3|   ap_memory|                         mac_res_13|         array|
|mac_res_13_ce0        |  out|    1|   ap_memory|                         mac_res_13|         array|
|mac_res_13_q0         |   in|   32|   ap_memory|                         mac_res_13|         array|
|mac_res_14_address0   |  out|    3|   ap_memory|                         mac_res_14|         array|
|mac_res_14_ce0        |  out|    1|   ap_memory|                         mac_res_14|         array|
|mac_res_14_q0         |   in|   32|   ap_memory|                         mac_res_14|         array|
|mac_res_15_address0   |  out|    3|   ap_memory|                         mac_res_15|         array|
|mac_res_15_ce0        |  out|    1|   ap_memory|                         mac_res_15|         array|
|mac_res_15_q0         |   in|   32|   ap_memory|                         mac_res_15|         array|
+----------------------+-----+-----+------------+-----------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 10


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 1
  Pipeline-0 : II = 1, D = 10, States = { 1 2 3 4 5 6 7 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.64>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%i_4 = alloca i32 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:636]   --->   Operation 13 'alloca' 'i_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%sext_ln636_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln636"   --->   Operation 14 'read' 'sext_ln636_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%chunk_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %chunk"   --->   Operation 15 'read' 'chunk_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%sext_ln636_cast = sext i62 %sext_ln636_read"   --->   Operation 16 'sext' 'sext_ln636_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem1, void @empty_5, i32 0, i32 0, void @empty_31, i32 64, i32 0, void @empty_9, void @empty_23, void @empty_31, i32 16, i32 16, i32 64, i32 16, void @empty_31, void @empty_31, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.38ns)   --->   "%store_ln636 = store i31 0, i31 %i_4" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:636]   --->   Operation 18 'store' 'store_ln636' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc69"   --->   Operation 19 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%i = load i31 %i_4" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:636]   --->   Operation 20 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem1"   --->   Operation 21 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.87ns)   --->   "%icmp_ln636 = icmp_eq  i31 %i, i31 %chunk_read" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:636]   --->   Operation 22 'icmp' 'icmp_ln636' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 23 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.87ns)   --->   "%add_ln636 = add i31 %i, i31 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:636]   --->   Operation 24 'add' 'add_ln636' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln636 = br i1 %icmp_ln636, void %for.inc69.split, void %for.inc81.preheader.exitStub" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:636]   --->   Operation 25 'br' 'br_ln636' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%trunc_ln636 = trunc i31 %i" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:636]   --->   Operation 26 'trunc' 'trunc_ln636' <Predicate = (!icmp_ln636)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%lshr_ln4 = partselect i3 @_ssdm_op_PartSelect.i3.i31.i32.i32, i31 %i, i32 4, i32 6" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:636]   --->   Operation 27 'partselect' 'lshr_ln4' <Predicate = (!icmp_ln636)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln636 = zext i3 %lshr_ln4" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:636]   --->   Operation 28 'zext' 'zext_ln636' <Predicate = (!icmp_ln636)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%mac_res_addr = getelementptr i32 %mac_res, i64 0, i64 %zext_ln636" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:638]   --->   Operation 29 'getelementptr' 'mac_res_addr' <Predicate = (!icmp_ln636)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%mac_res_1_addr = getelementptr i32 %mac_res_1, i64 0, i64 %zext_ln636" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:638]   --->   Operation 30 'getelementptr' 'mac_res_1_addr' <Predicate = (!icmp_ln636)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%mac_res_2_addr = getelementptr i32 %mac_res_2, i64 0, i64 %zext_ln636" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:638]   --->   Operation 31 'getelementptr' 'mac_res_2_addr' <Predicate = (!icmp_ln636)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%mac_res_3_addr = getelementptr i32 %mac_res_3, i64 0, i64 %zext_ln636" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:638]   --->   Operation 32 'getelementptr' 'mac_res_3_addr' <Predicate = (!icmp_ln636)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%mac_res_4_addr = getelementptr i32 %mac_res_4, i64 0, i64 %zext_ln636" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:638]   --->   Operation 33 'getelementptr' 'mac_res_4_addr' <Predicate = (!icmp_ln636)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%mac_res_5_addr = getelementptr i32 %mac_res_5, i64 0, i64 %zext_ln636" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:638]   --->   Operation 34 'getelementptr' 'mac_res_5_addr' <Predicate = (!icmp_ln636)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%mac_res_6_addr = getelementptr i32 %mac_res_6, i64 0, i64 %zext_ln636" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:638]   --->   Operation 35 'getelementptr' 'mac_res_6_addr' <Predicate = (!icmp_ln636)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%mac_res_7_addr = getelementptr i32 %mac_res_7, i64 0, i64 %zext_ln636" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:638]   --->   Operation 36 'getelementptr' 'mac_res_7_addr' <Predicate = (!icmp_ln636)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%mac_res_8_addr = getelementptr i32 %mac_res_8, i64 0, i64 %zext_ln636" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:638]   --->   Operation 37 'getelementptr' 'mac_res_8_addr' <Predicate = (!icmp_ln636)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%mac_res_9_addr = getelementptr i32 %mac_res_9, i64 0, i64 %zext_ln636" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:638]   --->   Operation 38 'getelementptr' 'mac_res_9_addr' <Predicate = (!icmp_ln636)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%mac_res_10_addr = getelementptr i32 %mac_res_10, i64 0, i64 %zext_ln636" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:638]   --->   Operation 39 'getelementptr' 'mac_res_10_addr' <Predicate = (!icmp_ln636)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%mac_res_11_addr = getelementptr i32 %mac_res_11, i64 0, i64 %zext_ln636" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:638]   --->   Operation 40 'getelementptr' 'mac_res_11_addr' <Predicate = (!icmp_ln636)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%mac_res_12_addr = getelementptr i32 %mac_res_12, i64 0, i64 %zext_ln636" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:638]   --->   Operation 41 'getelementptr' 'mac_res_12_addr' <Predicate = (!icmp_ln636)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%mac_res_13_addr = getelementptr i32 %mac_res_13, i64 0, i64 %zext_ln636" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:638]   --->   Operation 42 'getelementptr' 'mac_res_13_addr' <Predicate = (!icmp_ln636)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%mac_res_14_addr = getelementptr i32 %mac_res_14, i64 0, i64 %zext_ln636" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:638]   --->   Operation 43 'getelementptr' 'mac_res_14_addr' <Predicate = (!icmp_ln636)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%mac_res_15_addr = getelementptr i32 %mac_res_15, i64 0, i64 %zext_ln636" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:638]   --->   Operation 44 'getelementptr' 'mac_res_15_addr' <Predicate = (!icmp_ln636)> <Delay = 0.00>
ST_1 : Operation 45 [2/2] (0.69ns)   --->   "%mac_res_load = load i3 %mac_res_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:638]   --->   Operation 45 'load' 'mac_res_load' <Predicate = (!icmp_ln636)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 46 [2/2] (0.69ns)   --->   "%mac_res_1_load = load i3 %mac_res_1_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:638]   --->   Operation 46 'load' 'mac_res_1_load' <Predicate = (!icmp_ln636)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 47 [2/2] (0.69ns)   --->   "%mac_res_2_load = load i3 %mac_res_2_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:638]   --->   Operation 47 'load' 'mac_res_2_load' <Predicate = (!icmp_ln636)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 48 [2/2] (0.69ns)   --->   "%mac_res_3_load = load i3 %mac_res_3_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:638]   --->   Operation 48 'load' 'mac_res_3_load' <Predicate = (!icmp_ln636)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 49 [2/2] (0.69ns)   --->   "%mac_res_4_load = load i3 %mac_res_4_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:638]   --->   Operation 49 'load' 'mac_res_4_load' <Predicate = (!icmp_ln636)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 50 [2/2] (0.69ns)   --->   "%mac_res_5_load = load i3 %mac_res_5_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:638]   --->   Operation 50 'load' 'mac_res_5_load' <Predicate = (!icmp_ln636)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 51 [2/2] (0.69ns)   --->   "%mac_res_6_load = load i3 %mac_res_6_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:638]   --->   Operation 51 'load' 'mac_res_6_load' <Predicate = (!icmp_ln636)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 52 [2/2] (0.69ns)   --->   "%mac_res_7_load = load i3 %mac_res_7_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:638]   --->   Operation 52 'load' 'mac_res_7_load' <Predicate = (!icmp_ln636)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 53 [2/2] (0.69ns)   --->   "%mac_res_8_load = load i3 %mac_res_8_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:638]   --->   Operation 53 'load' 'mac_res_8_load' <Predicate = (!icmp_ln636)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 54 [2/2] (0.69ns)   --->   "%mac_res_9_load = load i3 %mac_res_9_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:638]   --->   Operation 54 'load' 'mac_res_9_load' <Predicate = (!icmp_ln636)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 55 [2/2] (0.69ns)   --->   "%mac_res_10_load = load i3 %mac_res_10_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:638]   --->   Operation 55 'load' 'mac_res_10_load' <Predicate = (!icmp_ln636)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 56 [2/2] (0.69ns)   --->   "%mac_res_11_load = load i3 %mac_res_11_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:638]   --->   Operation 56 'load' 'mac_res_11_load' <Predicate = (!icmp_ln636)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 57 [2/2] (0.69ns)   --->   "%mac_res_12_load = load i3 %mac_res_12_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:638]   --->   Operation 57 'load' 'mac_res_12_load' <Predicate = (!icmp_ln636)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 58 [2/2] (0.69ns)   --->   "%mac_res_13_load = load i3 %mac_res_13_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:638]   --->   Operation 58 'load' 'mac_res_13_load' <Predicate = (!icmp_ln636)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 59 [2/2] (0.69ns)   --->   "%mac_res_14_load = load i3 %mac_res_14_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:638]   --->   Operation 59 'load' 'mac_res_14_load' <Predicate = (!icmp_ln636)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 60 [2/2] (0.69ns)   --->   "%mac_res_15_load = load i3 %mac_res_15_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:638]   --->   Operation 60 'load' 'mac_res_15_load' <Predicate = (!icmp_ln636)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%x_addr = getelementptr i32 %x, i64 0, i64 %zext_ln636" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:638]   --->   Operation 61 'getelementptr' 'x_addr' <Predicate = (!icmp_ln636)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%x_1_addr = getelementptr i32 %x_1, i64 0, i64 %zext_ln636" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:638]   --->   Operation 62 'getelementptr' 'x_1_addr' <Predicate = (!icmp_ln636)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%x_2_addr = getelementptr i32 %x_2, i64 0, i64 %zext_ln636" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:638]   --->   Operation 63 'getelementptr' 'x_2_addr' <Predicate = (!icmp_ln636)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%x_3_addr = getelementptr i32 %x_3, i64 0, i64 %zext_ln636" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:638]   --->   Operation 64 'getelementptr' 'x_3_addr' <Predicate = (!icmp_ln636)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%x_4_addr = getelementptr i32 %x_4, i64 0, i64 %zext_ln636" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:638]   --->   Operation 65 'getelementptr' 'x_4_addr' <Predicate = (!icmp_ln636)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%x_5_addr = getelementptr i32 %x_5, i64 0, i64 %zext_ln636" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:638]   --->   Operation 66 'getelementptr' 'x_5_addr' <Predicate = (!icmp_ln636)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%x_6_addr = getelementptr i32 %x_6, i64 0, i64 %zext_ln636" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:638]   --->   Operation 67 'getelementptr' 'x_6_addr' <Predicate = (!icmp_ln636)> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%x_7_addr = getelementptr i32 %x_7, i64 0, i64 %zext_ln636" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:638]   --->   Operation 68 'getelementptr' 'x_7_addr' <Predicate = (!icmp_ln636)> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%x_8_addr = getelementptr i32 %x_8, i64 0, i64 %zext_ln636" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:638]   --->   Operation 69 'getelementptr' 'x_8_addr' <Predicate = (!icmp_ln636)> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%x_9_addr = getelementptr i32 %x_9, i64 0, i64 %zext_ln636" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:638]   --->   Operation 70 'getelementptr' 'x_9_addr' <Predicate = (!icmp_ln636)> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%x_10_addr = getelementptr i32 %x_10, i64 0, i64 %zext_ln636" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:638]   --->   Operation 71 'getelementptr' 'x_10_addr' <Predicate = (!icmp_ln636)> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%x_11_addr = getelementptr i32 %x_11, i64 0, i64 %zext_ln636" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:638]   --->   Operation 72 'getelementptr' 'x_11_addr' <Predicate = (!icmp_ln636)> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%x_12_addr = getelementptr i32 %x_12, i64 0, i64 %zext_ln636" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:638]   --->   Operation 73 'getelementptr' 'x_12_addr' <Predicate = (!icmp_ln636)> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%x_13_addr = getelementptr i32 %x_13, i64 0, i64 %zext_ln636" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:638]   --->   Operation 74 'getelementptr' 'x_13_addr' <Predicate = (!icmp_ln636)> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%x_14_addr = getelementptr i32 %x_14, i64 0, i64 %zext_ln636" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:638]   --->   Operation 75 'getelementptr' 'x_14_addr' <Predicate = (!icmp_ln636)> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%x_15_addr = getelementptr i32 %x_15, i64 0, i64 %zext_ln636" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:638]   --->   Operation 76 'getelementptr' 'x_15_addr' <Predicate = (!icmp_ln636)> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.67ns)   --->   "%switch_ln638 = switch i4 %trunc_ln636, void %arrayidx68.case.15, i4 0, void %arrayidx68.case.0, i4 1, void %arrayidx68.case.1, i4 2, void %arrayidx68.case.2, i4 3, void %arrayidx68.case.3, i4 4, void %arrayidx68.case.4, i4 5, void %arrayidx68.case.5, i4 6, void %arrayidx68.case.6, i4 7, void %arrayidx68.case.7, i4 8, void %arrayidx68.case.8, i4 9, void %arrayidx68.case.9, i4 10, void %arrayidx68.case.10, i4 11, void %arrayidx68.case.11, i4 12, void %arrayidx68.case.12, i4 13, void %arrayidx68.case.13, i4 14, void %arrayidx68.case.14" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:638]   --->   Operation 77 'switch' 'switch_ln638' <Predicate = (!icmp_ln636)> <Delay = 0.67>
ST_1 : Operation 78 [1/1] (0.38ns)   --->   "%store_ln636 = store i31 %add_ln636, i31 %i_4" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:636]   --->   Operation 78 'store' 'store_ln636' <Predicate = (!icmp_ln636)> <Delay = 0.38>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%br_ln636 = br void %for.inc69" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:636]   --->   Operation 79 'br' 'br_ln636' <Predicate = (!icmp_ln636)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.43>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%gmem1_addr = getelementptr i32 %gmem1, i64 %sext_ln636_cast" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:636]   --->   Operation 80 'getelementptr' 'gmem1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 81 [1/2] (0.69ns)   --->   "%mac_res_load = load i3 %mac_res_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:638]   --->   Operation 81 'load' 'mac_res_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 82 [1/2] (0.69ns)   --->   "%mac_res_1_load = load i3 %mac_res_1_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:638]   --->   Operation 82 'load' 'mac_res_1_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 83 [1/2] (0.69ns)   --->   "%mac_res_2_load = load i3 %mac_res_2_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:638]   --->   Operation 83 'load' 'mac_res_2_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 84 [1/2] (0.69ns)   --->   "%mac_res_3_load = load i3 %mac_res_3_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:638]   --->   Operation 84 'load' 'mac_res_3_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 85 [1/2] (0.69ns)   --->   "%mac_res_4_load = load i3 %mac_res_4_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:638]   --->   Operation 85 'load' 'mac_res_4_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 86 [1/2] (0.69ns)   --->   "%mac_res_5_load = load i3 %mac_res_5_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:638]   --->   Operation 86 'load' 'mac_res_5_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 87 [1/2] (0.69ns)   --->   "%mac_res_6_load = load i3 %mac_res_6_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:638]   --->   Operation 87 'load' 'mac_res_6_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 88 [1/2] (0.69ns)   --->   "%mac_res_7_load = load i3 %mac_res_7_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:638]   --->   Operation 88 'load' 'mac_res_7_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 89 [1/2] (0.69ns)   --->   "%mac_res_8_load = load i3 %mac_res_8_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:638]   --->   Operation 89 'load' 'mac_res_8_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 90 [1/2] (0.69ns)   --->   "%mac_res_9_load = load i3 %mac_res_9_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:638]   --->   Operation 90 'load' 'mac_res_9_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 91 [1/2] (0.69ns)   --->   "%mac_res_10_load = load i3 %mac_res_10_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:638]   --->   Operation 91 'load' 'mac_res_10_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 92 [1/2] (0.69ns)   --->   "%mac_res_11_load = load i3 %mac_res_11_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:638]   --->   Operation 92 'load' 'mac_res_11_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 93 [1/2] (0.69ns)   --->   "%mac_res_12_load = load i3 %mac_res_12_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:638]   --->   Operation 93 'load' 'mac_res_12_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 94 [1/2] (0.69ns)   --->   "%mac_res_13_load = load i3 %mac_res_13_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:638]   --->   Operation 94 'load' 'mac_res_13_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 95 [1/2] (0.69ns)   --->   "%mac_res_14_load = load i3 %mac_res_14_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:638]   --->   Operation 95 'load' 'mac_res_14_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 96 [1/2] (0.69ns)   --->   "%mac_res_15_load = load i3 %mac_res_15_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:638]   --->   Operation 96 'load' 'mac_res_15_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 97 [1/1] (0.49ns)   --->   "%tmp_3 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.16float.float.i4, i4 0, i32 %mac_res_load, i4 1, i32 %mac_res_1_load, i4 2, i32 %mac_res_2_load, i4 3, i32 %mac_res_3_load, i4 4, i32 %mac_res_4_load, i4 5, i32 %mac_res_5_load, i4 6, i32 %mac_res_6_load, i4 7, i32 %mac_res_7_load, i4 8, i32 %mac_res_8_load, i4 9, i32 %mac_res_9_load, i4 10, i32 %mac_res_10_load, i4 11, i32 %mac_res_11_load, i4 12, i32 %mac_res_12_load, i4 13, i32 %mac_res_13_load, i4 14, i32 %mac_res_14_load, i4 15, i32 %mac_res_15_load, i32 <undef>, i4 %trunc_ln636" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:638]   --->   Operation 97 'sparsemux' 'tmp_3' <Predicate = true> <Delay = 0.49> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 98 [1/1] (2.43ns)   --->   "%gmem1_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i64 %gmem1_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:638]   --->   Operation 98 'read' 'gmem1_addr_read' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 2.34>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%bitcast_ln638 = bitcast i32 %gmem1_addr_read" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:638]   --->   Operation 99 'bitcast' 'bitcast_ln638' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 100 [7/7] (2.34ns)   --->   "%add = fadd i32 %tmp_3, i32 %bitcast_ln638" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:638]   --->   Operation 100 'fadd' 'add' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.34>
ST_4 : Operation 101 [6/7] (2.34ns)   --->   "%add = fadd i32 %tmp_3, i32 %bitcast_ln638" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:638]   --->   Operation 101 'fadd' 'add' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.34>
ST_5 : Operation 102 [5/7] (2.34ns)   --->   "%add = fadd i32 %tmp_3, i32 %bitcast_ln638" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:638]   --->   Operation 102 'fadd' 'add' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.34>
ST_6 : Operation 103 [4/7] (2.34ns)   --->   "%add = fadd i32 %tmp_3, i32 %bitcast_ln638" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:638]   --->   Operation 103 'fadd' 'add' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 2.34>
ST_7 : Operation 104 [3/7] (2.34ns)   --->   "%add = fadd i32 %tmp_3, i32 %bitcast_ln638" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:638]   --->   Operation 104 'fadd' 'add' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 2.34>
ST_8 : Operation 105 [2/7] (2.34ns)   --->   "%add = fadd i32 %tmp_3, i32 %bitcast_ln638" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:638]   --->   Operation 105 'fadd' 'add' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 2.34>
ST_9 : Operation 106 [1/1] (0.00ns)   --->   "%specpipeline_ln637 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_31" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:637]   --->   Operation 106 'specpipeline' 'specpipeline_ln637' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 107 [1/1] (0.00ns)   --->   "%specloopname_ln636 = specloopname void @_ssdm_op_SpecLoopName, void @empty_22" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:636]   --->   Operation 107 'specloopname' 'specloopname_ln636' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 108 [1/7] (2.34ns)   --->   "%add = fadd i32 %tmp_3, i32 %bitcast_ln638" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:638]   --->   Operation 108 'fadd' 'add' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 141 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 141 'ret' 'ret_ln0' <Predicate = (icmp_ln636)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 0.69>
ST_10 : Operation 109 [1/1] (0.69ns)   --->   "%store_ln638 = store i32 %add, i3 %x_14_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:638]   --->   Operation 109 'store' 'store_ln638' <Predicate = (trunc_ln636 == 14)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_10 : Operation 110 [1/1] (0.00ns)   --->   "%br_ln638 = br void %arrayidx68.exit" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:638]   --->   Operation 110 'br' 'br_ln638' <Predicate = (trunc_ln636 == 14)> <Delay = 0.00>
ST_10 : Operation 111 [1/1] (0.69ns)   --->   "%store_ln638 = store i32 %add, i3 %x_13_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:638]   --->   Operation 111 'store' 'store_ln638' <Predicate = (trunc_ln636 == 13)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_10 : Operation 112 [1/1] (0.00ns)   --->   "%br_ln638 = br void %arrayidx68.exit" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:638]   --->   Operation 112 'br' 'br_ln638' <Predicate = (trunc_ln636 == 13)> <Delay = 0.00>
ST_10 : Operation 113 [1/1] (0.69ns)   --->   "%store_ln638 = store i32 %add, i3 %x_12_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:638]   --->   Operation 113 'store' 'store_ln638' <Predicate = (trunc_ln636 == 12)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_10 : Operation 114 [1/1] (0.00ns)   --->   "%br_ln638 = br void %arrayidx68.exit" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:638]   --->   Operation 114 'br' 'br_ln638' <Predicate = (trunc_ln636 == 12)> <Delay = 0.00>
ST_10 : Operation 115 [1/1] (0.69ns)   --->   "%store_ln638 = store i32 %add, i3 %x_11_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:638]   --->   Operation 115 'store' 'store_ln638' <Predicate = (trunc_ln636 == 11)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_10 : Operation 116 [1/1] (0.00ns)   --->   "%br_ln638 = br void %arrayidx68.exit" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:638]   --->   Operation 116 'br' 'br_ln638' <Predicate = (trunc_ln636 == 11)> <Delay = 0.00>
ST_10 : Operation 117 [1/1] (0.69ns)   --->   "%store_ln638 = store i32 %add, i3 %x_10_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:638]   --->   Operation 117 'store' 'store_ln638' <Predicate = (trunc_ln636 == 10)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_10 : Operation 118 [1/1] (0.00ns)   --->   "%br_ln638 = br void %arrayidx68.exit" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:638]   --->   Operation 118 'br' 'br_ln638' <Predicate = (trunc_ln636 == 10)> <Delay = 0.00>
ST_10 : Operation 119 [1/1] (0.69ns)   --->   "%store_ln638 = store i32 %add, i3 %x_9_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:638]   --->   Operation 119 'store' 'store_ln638' <Predicate = (trunc_ln636 == 9)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_10 : Operation 120 [1/1] (0.00ns)   --->   "%br_ln638 = br void %arrayidx68.exit" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:638]   --->   Operation 120 'br' 'br_ln638' <Predicate = (trunc_ln636 == 9)> <Delay = 0.00>
ST_10 : Operation 121 [1/1] (0.69ns)   --->   "%store_ln638 = store i32 %add, i3 %x_8_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:638]   --->   Operation 121 'store' 'store_ln638' <Predicate = (trunc_ln636 == 8)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_10 : Operation 122 [1/1] (0.00ns)   --->   "%br_ln638 = br void %arrayidx68.exit" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:638]   --->   Operation 122 'br' 'br_ln638' <Predicate = (trunc_ln636 == 8)> <Delay = 0.00>
ST_10 : Operation 123 [1/1] (0.69ns)   --->   "%store_ln638 = store i32 %add, i3 %x_7_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:638]   --->   Operation 123 'store' 'store_ln638' <Predicate = (trunc_ln636 == 7)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_10 : Operation 124 [1/1] (0.00ns)   --->   "%br_ln638 = br void %arrayidx68.exit" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:638]   --->   Operation 124 'br' 'br_ln638' <Predicate = (trunc_ln636 == 7)> <Delay = 0.00>
ST_10 : Operation 125 [1/1] (0.69ns)   --->   "%store_ln638 = store i32 %add, i3 %x_6_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:638]   --->   Operation 125 'store' 'store_ln638' <Predicate = (trunc_ln636 == 6)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_10 : Operation 126 [1/1] (0.00ns)   --->   "%br_ln638 = br void %arrayidx68.exit" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:638]   --->   Operation 126 'br' 'br_ln638' <Predicate = (trunc_ln636 == 6)> <Delay = 0.00>
ST_10 : Operation 127 [1/1] (0.69ns)   --->   "%store_ln638 = store i32 %add, i3 %x_5_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:638]   --->   Operation 127 'store' 'store_ln638' <Predicate = (trunc_ln636 == 5)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_10 : Operation 128 [1/1] (0.00ns)   --->   "%br_ln638 = br void %arrayidx68.exit" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:638]   --->   Operation 128 'br' 'br_ln638' <Predicate = (trunc_ln636 == 5)> <Delay = 0.00>
ST_10 : Operation 129 [1/1] (0.69ns)   --->   "%store_ln638 = store i32 %add, i3 %x_4_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:638]   --->   Operation 129 'store' 'store_ln638' <Predicate = (trunc_ln636 == 4)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_10 : Operation 130 [1/1] (0.00ns)   --->   "%br_ln638 = br void %arrayidx68.exit" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:638]   --->   Operation 130 'br' 'br_ln638' <Predicate = (trunc_ln636 == 4)> <Delay = 0.00>
ST_10 : Operation 131 [1/1] (0.69ns)   --->   "%store_ln638 = store i32 %add, i3 %x_3_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:638]   --->   Operation 131 'store' 'store_ln638' <Predicate = (trunc_ln636 == 3)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_10 : Operation 132 [1/1] (0.00ns)   --->   "%br_ln638 = br void %arrayidx68.exit" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:638]   --->   Operation 132 'br' 'br_ln638' <Predicate = (trunc_ln636 == 3)> <Delay = 0.00>
ST_10 : Operation 133 [1/1] (0.69ns)   --->   "%store_ln638 = store i32 %add, i3 %x_2_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:638]   --->   Operation 133 'store' 'store_ln638' <Predicate = (trunc_ln636 == 2)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_10 : Operation 134 [1/1] (0.00ns)   --->   "%br_ln638 = br void %arrayidx68.exit" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:638]   --->   Operation 134 'br' 'br_ln638' <Predicate = (trunc_ln636 == 2)> <Delay = 0.00>
ST_10 : Operation 135 [1/1] (0.69ns)   --->   "%store_ln638 = store i32 %add, i3 %x_1_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:638]   --->   Operation 135 'store' 'store_ln638' <Predicate = (trunc_ln636 == 1)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_10 : Operation 136 [1/1] (0.00ns)   --->   "%br_ln638 = br void %arrayidx68.exit" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:638]   --->   Operation 136 'br' 'br_ln638' <Predicate = (trunc_ln636 == 1)> <Delay = 0.00>
ST_10 : Operation 137 [1/1] (0.69ns)   --->   "%store_ln638 = store i32 %add, i3 %x_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:638]   --->   Operation 137 'store' 'store_ln638' <Predicate = (trunc_ln636 == 0)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_10 : Operation 138 [1/1] (0.00ns)   --->   "%br_ln638 = br void %arrayidx68.exit" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:638]   --->   Operation 138 'br' 'br_ln638' <Predicate = (trunc_ln636 == 0)> <Delay = 0.00>
ST_10 : Operation 139 [1/1] (0.69ns)   --->   "%store_ln638 = store i32 %add, i3 %x_15_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:638]   --->   Operation 139 'store' 'store_ln638' <Predicate = (trunc_ln636 == 15)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_10 : Operation 140 [1/1] (0.00ns)   --->   "%br_ln638 = br void %arrayidx68.exit" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:638]   --->   Operation 140 'br' 'br_ln638' <Predicate = (trunc_ln636 == 15)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ chunk]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sext_ln636]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_15]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ x_14]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ x_13]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ x_12]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ x_11]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ x_10]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ x_9]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ x_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ x_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ x_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ x_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ x_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ x_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ x_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ x_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ x]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ mac_res]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ mac_res_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ mac_res_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ mac_res_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ mac_res_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ mac_res_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ mac_res_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ mac_res_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ mac_res_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ mac_res_9]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ mac_res_10]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ mac_res_11]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ mac_res_12]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ mac_res_13]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ mac_res_14]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ mac_res_15]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_4                   (alloca           ) [ 01000000000]
sext_ln636_read       (read             ) [ 00000000000]
chunk_read            (read             ) [ 00000000000]
sext_ln636_cast       (sext             ) [ 01100000000]
specinterface_ln0     (specinterface    ) [ 00000000000]
store_ln636           (store            ) [ 00000000000]
br_ln0                (br               ) [ 00000000000]
i                     (load             ) [ 00000000000]
specbitsmap_ln0       (specbitsmap      ) [ 00000000000]
icmp_ln636            (icmp             ) [ 01111111110]
speclooptripcount_ln0 (speclooptripcount) [ 00000000000]
add_ln636             (add              ) [ 00000000000]
br_ln636              (br               ) [ 00000000000]
trunc_ln636           (trunc            ) [ 01111111111]
lshr_ln4              (partselect       ) [ 00000000000]
zext_ln636            (zext             ) [ 00000000000]
mac_res_addr          (getelementptr    ) [ 01100000000]
mac_res_1_addr        (getelementptr    ) [ 01100000000]
mac_res_2_addr        (getelementptr    ) [ 01100000000]
mac_res_3_addr        (getelementptr    ) [ 01100000000]
mac_res_4_addr        (getelementptr    ) [ 01100000000]
mac_res_5_addr        (getelementptr    ) [ 01100000000]
mac_res_6_addr        (getelementptr    ) [ 01100000000]
mac_res_7_addr        (getelementptr    ) [ 01100000000]
mac_res_8_addr        (getelementptr    ) [ 01100000000]
mac_res_9_addr        (getelementptr    ) [ 01100000000]
mac_res_10_addr       (getelementptr    ) [ 01100000000]
mac_res_11_addr       (getelementptr    ) [ 01100000000]
mac_res_12_addr       (getelementptr    ) [ 01100000000]
mac_res_13_addr       (getelementptr    ) [ 01100000000]
mac_res_14_addr       (getelementptr    ) [ 01100000000]
mac_res_15_addr       (getelementptr    ) [ 01100000000]
x_addr                (getelementptr    ) [ 01111111111]
x_1_addr              (getelementptr    ) [ 01111111111]
x_2_addr              (getelementptr    ) [ 01111111111]
x_3_addr              (getelementptr    ) [ 01111111111]
x_4_addr              (getelementptr    ) [ 01111111111]
x_5_addr              (getelementptr    ) [ 01111111111]
x_6_addr              (getelementptr    ) [ 01111111111]
x_7_addr              (getelementptr    ) [ 01111111111]
x_8_addr              (getelementptr    ) [ 01111111111]
x_9_addr              (getelementptr    ) [ 01111111111]
x_10_addr             (getelementptr    ) [ 01111111111]
x_11_addr             (getelementptr    ) [ 01111111111]
x_12_addr             (getelementptr    ) [ 01111111111]
x_13_addr             (getelementptr    ) [ 01111111111]
x_14_addr             (getelementptr    ) [ 01111111111]
x_15_addr             (getelementptr    ) [ 01111111111]
switch_ln638          (switch           ) [ 00000000000]
store_ln636           (store            ) [ 00000000000]
br_ln636              (br               ) [ 00000000000]
gmem1_addr            (getelementptr    ) [ 00000000000]
mac_res_load          (load             ) [ 00000000000]
mac_res_1_load        (load             ) [ 00000000000]
mac_res_2_load        (load             ) [ 00000000000]
mac_res_3_load        (load             ) [ 00000000000]
mac_res_4_load        (load             ) [ 00000000000]
mac_res_5_load        (load             ) [ 00000000000]
mac_res_6_load        (load             ) [ 00000000000]
mac_res_7_load        (load             ) [ 00000000000]
mac_res_8_load        (load             ) [ 00000000000]
mac_res_9_load        (load             ) [ 00000000000]
mac_res_10_load       (load             ) [ 00000000000]
mac_res_11_load       (load             ) [ 00000000000]
mac_res_12_load       (load             ) [ 00000000000]
mac_res_13_load       (load             ) [ 00000000000]
mac_res_14_load       (load             ) [ 00000000000]
mac_res_15_load       (load             ) [ 00000000000]
tmp_3                 (sparsemux        ) [ 01011111110]
gmem1_addr_read       (read             ) [ 01010000000]
bitcast_ln638         (bitcast          ) [ 01001111110]
specpipeline_ln637    (specpipeline     ) [ 00000000000]
specloopname_ln636    (specloopname     ) [ 00000000000]
add                   (fadd             ) [ 01000000001]
store_ln638           (store            ) [ 00000000000]
br_ln638              (br               ) [ 00000000000]
store_ln638           (store            ) [ 00000000000]
br_ln638              (br               ) [ 00000000000]
store_ln638           (store            ) [ 00000000000]
br_ln638              (br               ) [ 00000000000]
store_ln638           (store            ) [ 00000000000]
br_ln638              (br               ) [ 00000000000]
store_ln638           (store            ) [ 00000000000]
br_ln638              (br               ) [ 00000000000]
store_ln638           (store            ) [ 00000000000]
br_ln638              (br               ) [ 00000000000]
store_ln638           (store            ) [ 00000000000]
br_ln638              (br               ) [ 00000000000]
store_ln638           (store            ) [ 00000000000]
br_ln638              (br               ) [ 00000000000]
store_ln638           (store            ) [ 00000000000]
br_ln638              (br               ) [ 00000000000]
store_ln638           (store            ) [ 00000000000]
br_ln638              (br               ) [ 00000000000]
store_ln638           (store            ) [ 00000000000]
br_ln638              (br               ) [ 00000000000]
store_ln638           (store            ) [ 00000000000]
br_ln638              (br               ) [ 00000000000]
store_ln638           (store            ) [ 00000000000]
br_ln638              (br               ) [ 00000000000]
store_ln638           (store            ) [ 00000000000]
br_ln638              (br               ) [ 00000000000]
store_ln638           (store            ) [ 00000000000]
br_ln638              (br               ) [ 00000000000]
store_ln638           (store            ) [ 00000000000]
br_ln638              (br               ) [ 00000000000]
ret_ln0               (ret              ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="chunk">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="chunk"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="sext_ln636">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln636"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="x_15">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_15"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="x_14">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_14"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="x_13">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_13"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="x_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_12"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="x_11">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_11"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="x_10">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_10"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="x_9">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_9"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="x_8">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_8"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="x_7">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_7"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="x_6">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_6"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="x_5">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_5"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="x_4">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_4"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="x_3">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="x_2">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="x_1">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="x">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="mac_res">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mac_res"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="mac_res_1">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mac_res_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="mac_res_2">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mac_res_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="mac_res_3">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mac_res_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="mac_res_4">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mac_res_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="mac_res_5">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mac_res_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="mac_res_6">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mac_res_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="mac_res_7">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mac_res_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="mac_res_8">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mac_res_8"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="mac_res_9">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mac_res_9"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="mac_res_10">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mac_res_10"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="mac_res_11">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mac_res_11"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="mac_res_12">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mac_res_12"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="mac_res_13">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mac_res_13"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="mac_res_14">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mac_res_14"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="mac_res_15">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mac_res_15"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i62"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i31"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_31"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_23"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i31.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SparseMux.ap_auto.16float.float.i4"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_22"/></StgValue>
</bind>
</comp>

<comp id="158" class="1004" name="i_4_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_4/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="sext_ln636_read_read_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="62" slack="0"/>
<pin id="164" dir="0" index="1" bw="62" slack="0"/>
<pin id="165" dir="1" index="2" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln636_read/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="chunk_read_read_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="31" slack="0"/>
<pin id="170" dir="0" index="1" bw="31" slack="0"/>
<pin id="171" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="chunk_read/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="gmem1_addr_read_read_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="32" slack="0"/>
<pin id="176" dir="0" index="1" bw="32" slack="0"/>
<pin id="177" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem1_addr_read/2 "/>
</bind>
</comp>

<comp id="179" class="1004" name="mac_res_addr_gep_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="32" slack="0"/>
<pin id="181" dir="0" index="1" bw="1" slack="0"/>
<pin id="182" dir="0" index="2" bw="3" slack="0"/>
<pin id="183" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mac_res_addr/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="mac_res_1_addr_gep_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="32" slack="0"/>
<pin id="188" dir="0" index="1" bw="1" slack="0"/>
<pin id="189" dir="0" index="2" bw="3" slack="0"/>
<pin id="190" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mac_res_1_addr/1 "/>
</bind>
</comp>

<comp id="193" class="1004" name="mac_res_2_addr_gep_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="32" slack="0"/>
<pin id="195" dir="0" index="1" bw="1" slack="0"/>
<pin id="196" dir="0" index="2" bw="3" slack="0"/>
<pin id="197" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mac_res_2_addr/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="mac_res_3_addr_gep_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="32" slack="0"/>
<pin id="202" dir="0" index="1" bw="1" slack="0"/>
<pin id="203" dir="0" index="2" bw="3" slack="0"/>
<pin id="204" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mac_res_3_addr/1 "/>
</bind>
</comp>

<comp id="207" class="1004" name="mac_res_4_addr_gep_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="32" slack="0"/>
<pin id="209" dir="0" index="1" bw="1" slack="0"/>
<pin id="210" dir="0" index="2" bw="3" slack="0"/>
<pin id="211" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mac_res_4_addr/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="mac_res_5_addr_gep_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="32" slack="0"/>
<pin id="216" dir="0" index="1" bw="1" slack="0"/>
<pin id="217" dir="0" index="2" bw="3" slack="0"/>
<pin id="218" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mac_res_5_addr/1 "/>
</bind>
</comp>

<comp id="221" class="1004" name="mac_res_6_addr_gep_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="32" slack="0"/>
<pin id="223" dir="0" index="1" bw="1" slack="0"/>
<pin id="224" dir="0" index="2" bw="3" slack="0"/>
<pin id="225" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mac_res_6_addr/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="mac_res_7_addr_gep_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="32" slack="0"/>
<pin id="230" dir="0" index="1" bw="1" slack="0"/>
<pin id="231" dir="0" index="2" bw="3" slack="0"/>
<pin id="232" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mac_res_7_addr/1 "/>
</bind>
</comp>

<comp id="235" class="1004" name="mac_res_8_addr_gep_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="32" slack="0"/>
<pin id="237" dir="0" index="1" bw="1" slack="0"/>
<pin id="238" dir="0" index="2" bw="3" slack="0"/>
<pin id="239" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mac_res_8_addr/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="mac_res_9_addr_gep_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="32" slack="0"/>
<pin id="244" dir="0" index="1" bw="1" slack="0"/>
<pin id="245" dir="0" index="2" bw="3" slack="0"/>
<pin id="246" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mac_res_9_addr/1 "/>
</bind>
</comp>

<comp id="249" class="1004" name="mac_res_10_addr_gep_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="32" slack="0"/>
<pin id="251" dir="0" index="1" bw="1" slack="0"/>
<pin id="252" dir="0" index="2" bw="3" slack="0"/>
<pin id="253" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mac_res_10_addr/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="mac_res_11_addr_gep_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="32" slack="0"/>
<pin id="258" dir="0" index="1" bw="1" slack="0"/>
<pin id="259" dir="0" index="2" bw="3" slack="0"/>
<pin id="260" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mac_res_11_addr/1 "/>
</bind>
</comp>

<comp id="263" class="1004" name="mac_res_12_addr_gep_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="32" slack="0"/>
<pin id="265" dir="0" index="1" bw="1" slack="0"/>
<pin id="266" dir="0" index="2" bw="3" slack="0"/>
<pin id="267" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mac_res_12_addr/1 "/>
</bind>
</comp>

<comp id="270" class="1004" name="mac_res_13_addr_gep_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="32" slack="0"/>
<pin id="272" dir="0" index="1" bw="1" slack="0"/>
<pin id="273" dir="0" index="2" bw="3" slack="0"/>
<pin id="274" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mac_res_13_addr/1 "/>
</bind>
</comp>

<comp id="277" class="1004" name="mac_res_14_addr_gep_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="32" slack="0"/>
<pin id="279" dir="0" index="1" bw="1" slack="0"/>
<pin id="280" dir="0" index="2" bw="3" slack="0"/>
<pin id="281" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mac_res_14_addr/1 "/>
</bind>
</comp>

<comp id="284" class="1004" name="mac_res_15_addr_gep_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="32" slack="0"/>
<pin id="286" dir="0" index="1" bw="1" slack="0"/>
<pin id="287" dir="0" index="2" bw="3" slack="0"/>
<pin id="288" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mac_res_15_addr/1 "/>
</bind>
</comp>

<comp id="291" class="1004" name="grp_access_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="3" slack="0"/>
<pin id="293" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="294" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="295" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mac_res_load/1 "/>
</bind>
</comp>

<comp id="297" class="1004" name="grp_access_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="3" slack="0"/>
<pin id="299" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="300" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="301" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mac_res_1_load/1 "/>
</bind>
</comp>

<comp id="303" class="1004" name="grp_access_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="3" slack="0"/>
<pin id="305" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="306" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="307" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mac_res_2_load/1 "/>
</bind>
</comp>

<comp id="309" class="1004" name="grp_access_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="3" slack="0"/>
<pin id="311" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="312" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="313" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mac_res_3_load/1 "/>
</bind>
</comp>

<comp id="315" class="1004" name="grp_access_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="3" slack="0"/>
<pin id="317" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="318" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="319" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mac_res_4_load/1 "/>
</bind>
</comp>

<comp id="321" class="1004" name="grp_access_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="3" slack="0"/>
<pin id="323" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="324" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="325" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mac_res_5_load/1 "/>
</bind>
</comp>

<comp id="327" class="1004" name="grp_access_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="3" slack="0"/>
<pin id="329" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="330" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="331" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mac_res_6_load/1 "/>
</bind>
</comp>

<comp id="333" class="1004" name="grp_access_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="3" slack="0"/>
<pin id="335" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="336" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="337" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mac_res_7_load/1 "/>
</bind>
</comp>

<comp id="339" class="1004" name="grp_access_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="3" slack="0"/>
<pin id="341" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="342" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="343" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mac_res_8_load/1 "/>
</bind>
</comp>

<comp id="345" class="1004" name="grp_access_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="3" slack="0"/>
<pin id="347" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="348" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="349" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mac_res_9_load/1 "/>
</bind>
</comp>

<comp id="351" class="1004" name="grp_access_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="3" slack="0"/>
<pin id="353" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="354" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="355" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mac_res_10_load/1 "/>
</bind>
</comp>

<comp id="357" class="1004" name="grp_access_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="3" slack="0"/>
<pin id="359" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="360" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="361" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mac_res_11_load/1 "/>
</bind>
</comp>

<comp id="363" class="1004" name="grp_access_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="3" slack="0"/>
<pin id="365" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="366" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="367" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mac_res_12_load/1 "/>
</bind>
</comp>

<comp id="369" class="1004" name="grp_access_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="3" slack="0"/>
<pin id="371" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="372" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="373" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mac_res_13_load/1 "/>
</bind>
</comp>

<comp id="375" class="1004" name="grp_access_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="3" slack="0"/>
<pin id="377" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="378" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="379" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mac_res_14_load/1 "/>
</bind>
</comp>

<comp id="381" class="1004" name="grp_access_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="3" slack="0"/>
<pin id="383" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="384" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="385" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mac_res_15_load/1 "/>
</bind>
</comp>

<comp id="387" class="1004" name="x_addr_gep_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="32" slack="0"/>
<pin id="389" dir="0" index="1" bw="1" slack="0"/>
<pin id="390" dir="0" index="2" bw="3" slack="0"/>
<pin id="391" dir="1" index="3" bw="3" slack="9"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_addr/1 "/>
</bind>
</comp>

<comp id="394" class="1004" name="x_1_addr_gep_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="32" slack="0"/>
<pin id="396" dir="0" index="1" bw="1" slack="0"/>
<pin id="397" dir="0" index="2" bw="3" slack="0"/>
<pin id="398" dir="1" index="3" bw="3" slack="9"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_1_addr/1 "/>
</bind>
</comp>

<comp id="401" class="1004" name="x_2_addr_gep_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="32" slack="0"/>
<pin id="403" dir="0" index="1" bw="1" slack="0"/>
<pin id="404" dir="0" index="2" bw="3" slack="0"/>
<pin id="405" dir="1" index="3" bw="3" slack="9"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_2_addr/1 "/>
</bind>
</comp>

<comp id="408" class="1004" name="x_3_addr_gep_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="32" slack="0"/>
<pin id="410" dir="0" index="1" bw="1" slack="0"/>
<pin id="411" dir="0" index="2" bw="3" slack="0"/>
<pin id="412" dir="1" index="3" bw="3" slack="9"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_3_addr/1 "/>
</bind>
</comp>

<comp id="415" class="1004" name="x_4_addr_gep_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="32" slack="0"/>
<pin id="417" dir="0" index="1" bw="1" slack="0"/>
<pin id="418" dir="0" index="2" bw="3" slack="0"/>
<pin id="419" dir="1" index="3" bw="3" slack="9"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_4_addr/1 "/>
</bind>
</comp>

<comp id="422" class="1004" name="x_5_addr_gep_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="32" slack="0"/>
<pin id="424" dir="0" index="1" bw="1" slack="0"/>
<pin id="425" dir="0" index="2" bw="3" slack="0"/>
<pin id="426" dir="1" index="3" bw="3" slack="9"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_5_addr/1 "/>
</bind>
</comp>

<comp id="429" class="1004" name="x_6_addr_gep_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="32" slack="0"/>
<pin id="431" dir="0" index="1" bw="1" slack="0"/>
<pin id="432" dir="0" index="2" bw="3" slack="0"/>
<pin id="433" dir="1" index="3" bw="3" slack="9"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_6_addr/1 "/>
</bind>
</comp>

<comp id="436" class="1004" name="x_7_addr_gep_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="32" slack="0"/>
<pin id="438" dir="0" index="1" bw="1" slack="0"/>
<pin id="439" dir="0" index="2" bw="3" slack="0"/>
<pin id="440" dir="1" index="3" bw="3" slack="9"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_7_addr/1 "/>
</bind>
</comp>

<comp id="443" class="1004" name="x_8_addr_gep_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="32" slack="0"/>
<pin id="445" dir="0" index="1" bw="1" slack="0"/>
<pin id="446" dir="0" index="2" bw="3" slack="0"/>
<pin id="447" dir="1" index="3" bw="3" slack="9"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_8_addr/1 "/>
</bind>
</comp>

<comp id="450" class="1004" name="x_9_addr_gep_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="32" slack="0"/>
<pin id="452" dir="0" index="1" bw="1" slack="0"/>
<pin id="453" dir="0" index="2" bw="3" slack="0"/>
<pin id="454" dir="1" index="3" bw="3" slack="9"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_9_addr/1 "/>
</bind>
</comp>

<comp id="457" class="1004" name="x_10_addr_gep_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="32" slack="0"/>
<pin id="459" dir="0" index="1" bw="1" slack="0"/>
<pin id="460" dir="0" index="2" bw="3" slack="0"/>
<pin id="461" dir="1" index="3" bw="3" slack="9"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_10_addr/1 "/>
</bind>
</comp>

<comp id="464" class="1004" name="x_11_addr_gep_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="32" slack="0"/>
<pin id="466" dir="0" index="1" bw="1" slack="0"/>
<pin id="467" dir="0" index="2" bw="3" slack="0"/>
<pin id="468" dir="1" index="3" bw="3" slack="9"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_11_addr/1 "/>
</bind>
</comp>

<comp id="471" class="1004" name="x_12_addr_gep_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="32" slack="0"/>
<pin id="473" dir="0" index="1" bw="1" slack="0"/>
<pin id="474" dir="0" index="2" bw="3" slack="0"/>
<pin id="475" dir="1" index="3" bw="3" slack="9"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_12_addr/1 "/>
</bind>
</comp>

<comp id="478" class="1004" name="x_13_addr_gep_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="32" slack="0"/>
<pin id="480" dir="0" index="1" bw="1" slack="0"/>
<pin id="481" dir="0" index="2" bw="3" slack="0"/>
<pin id="482" dir="1" index="3" bw="3" slack="9"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_13_addr/1 "/>
</bind>
</comp>

<comp id="485" class="1004" name="x_14_addr_gep_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="32" slack="0"/>
<pin id="487" dir="0" index="1" bw="1" slack="0"/>
<pin id="488" dir="0" index="2" bw="3" slack="0"/>
<pin id="489" dir="1" index="3" bw="3" slack="9"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_14_addr/1 "/>
</bind>
</comp>

<comp id="492" class="1004" name="x_15_addr_gep_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="32" slack="0"/>
<pin id="494" dir="0" index="1" bw="1" slack="0"/>
<pin id="495" dir="0" index="2" bw="3" slack="0"/>
<pin id="496" dir="1" index="3" bw="3" slack="9"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_15_addr/1 "/>
</bind>
</comp>

<comp id="499" class="1004" name="store_ln638_access_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="3" slack="9"/>
<pin id="501" dir="0" index="1" bw="32" slack="1"/>
<pin id="502" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="503" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln638/10 "/>
</bind>
</comp>

<comp id="504" class="1004" name="store_ln638_access_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="3" slack="9"/>
<pin id="506" dir="0" index="1" bw="32" slack="1"/>
<pin id="507" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="508" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln638/10 "/>
</bind>
</comp>

<comp id="509" class="1004" name="store_ln638_access_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="3" slack="9"/>
<pin id="511" dir="0" index="1" bw="32" slack="1"/>
<pin id="512" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="513" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln638/10 "/>
</bind>
</comp>

<comp id="514" class="1004" name="store_ln638_access_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="3" slack="9"/>
<pin id="516" dir="0" index="1" bw="32" slack="1"/>
<pin id="517" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="518" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln638/10 "/>
</bind>
</comp>

<comp id="519" class="1004" name="store_ln638_access_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="3" slack="9"/>
<pin id="521" dir="0" index="1" bw="32" slack="1"/>
<pin id="522" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="523" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln638/10 "/>
</bind>
</comp>

<comp id="524" class="1004" name="store_ln638_access_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="3" slack="9"/>
<pin id="526" dir="0" index="1" bw="32" slack="1"/>
<pin id="527" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="528" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln638/10 "/>
</bind>
</comp>

<comp id="529" class="1004" name="store_ln638_access_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="3" slack="9"/>
<pin id="531" dir="0" index="1" bw="32" slack="1"/>
<pin id="532" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="533" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln638/10 "/>
</bind>
</comp>

<comp id="534" class="1004" name="store_ln638_access_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="3" slack="9"/>
<pin id="536" dir="0" index="1" bw="32" slack="1"/>
<pin id="537" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="538" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln638/10 "/>
</bind>
</comp>

<comp id="539" class="1004" name="store_ln638_access_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="3" slack="9"/>
<pin id="541" dir="0" index="1" bw="32" slack="1"/>
<pin id="542" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="543" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln638/10 "/>
</bind>
</comp>

<comp id="544" class="1004" name="store_ln638_access_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="3" slack="9"/>
<pin id="546" dir="0" index="1" bw="32" slack="1"/>
<pin id="547" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="548" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln638/10 "/>
</bind>
</comp>

<comp id="549" class="1004" name="store_ln638_access_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="3" slack="9"/>
<pin id="551" dir="0" index="1" bw="32" slack="1"/>
<pin id="552" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="553" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln638/10 "/>
</bind>
</comp>

<comp id="554" class="1004" name="store_ln638_access_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="3" slack="9"/>
<pin id="556" dir="0" index="1" bw="32" slack="1"/>
<pin id="557" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="558" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln638/10 "/>
</bind>
</comp>

<comp id="559" class="1004" name="store_ln638_access_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="3" slack="9"/>
<pin id="561" dir="0" index="1" bw="32" slack="1"/>
<pin id="562" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="563" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln638/10 "/>
</bind>
</comp>

<comp id="564" class="1004" name="store_ln638_access_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="3" slack="9"/>
<pin id="566" dir="0" index="1" bw="32" slack="1"/>
<pin id="567" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="568" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln638/10 "/>
</bind>
</comp>

<comp id="569" class="1004" name="store_ln638_access_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="3" slack="9"/>
<pin id="571" dir="0" index="1" bw="32" slack="1"/>
<pin id="572" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="573" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln638/10 "/>
</bind>
</comp>

<comp id="574" class="1004" name="store_ln638_access_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="3" slack="9"/>
<pin id="576" dir="0" index="1" bw="32" slack="1"/>
<pin id="577" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="578" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln638/10 "/>
</bind>
</comp>

<comp id="579" class="1004" name="grp_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="32" slack="1"/>
<pin id="581" dir="0" index="1" bw="32" slack="0"/>
<pin id="582" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add/3 "/>
</bind>
</comp>

<comp id="583" class="1004" name="sext_ln636_cast_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="62" slack="0"/>
<pin id="585" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln636_cast/1 "/>
</bind>
</comp>

<comp id="587" class="1004" name="store_ln636_store_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="1" slack="0"/>
<pin id="589" dir="0" index="1" bw="31" slack="0"/>
<pin id="590" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln636/1 "/>
</bind>
</comp>

<comp id="592" class="1004" name="i_load_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="31" slack="0"/>
<pin id="594" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="595" class="1004" name="icmp_ln636_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="31" slack="0"/>
<pin id="597" dir="0" index="1" bw="31" slack="0"/>
<pin id="598" dir="1" index="2" bw="1" slack="8"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln636/1 "/>
</bind>
</comp>

<comp id="601" class="1004" name="add_ln636_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="31" slack="0"/>
<pin id="603" dir="0" index="1" bw="1" slack="0"/>
<pin id="604" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln636/1 "/>
</bind>
</comp>

<comp id="607" class="1004" name="trunc_ln636_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="31" slack="0"/>
<pin id="609" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln636/1 "/>
</bind>
</comp>

<comp id="611" class="1004" name="lshr_ln4_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="3" slack="0"/>
<pin id="613" dir="0" index="1" bw="31" slack="0"/>
<pin id="614" dir="0" index="2" bw="4" slack="0"/>
<pin id="615" dir="0" index="3" bw="4" slack="0"/>
<pin id="616" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln4/1 "/>
</bind>
</comp>

<comp id="621" class="1004" name="zext_ln636_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="3" slack="0"/>
<pin id="623" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln636/1 "/>
</bind>
</comp>

<comp id="657" class="1004" name="store_ln636_store_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="31" slack="0"/>
<pin id="659" dir="0" index="1" bw="31" slack="0"/>
<pin id="660" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln636/1 "/>
</bind>
</comp>

<comp id="662" class="1004" name="gmem1_addr_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="64" slack="0"/>
<pin id="664" dir="0" index="1" bw="64" slack="1"/>
<pin id="665" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem1_addr/2 "/>
</bind>
</comp>

<comp id="668" class="1004" name="tmp_3_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="32" slack="0"/>
<pin id="670" dir="0" index="1" bw="1" slack="0"/>
<pin id="671" dir="0" index="2" bw="32" slack="0"/>
<pin id="672" dir="0" index="3" bw="1" slack="0"/>
<pin id="673" dir="0" index="4" bw="32" slack="0"/>
<pin id="674" dir="0" index="5" bw="3" slack="0"/>
<pin id="675" dir="0" index="6" bw="32" slack="0"/>
<pin id="676" dir="0" index="7" bw="3" slack="0"/>
<pin id="677" dir="0" index="8" bw="32" slack="0"/>
<pin id="678" dir="0" index="9" bw="4" slack="0"/>
<pin id="679" dir="0" index="10" bw="32" slack="0"/>
<pin id="680" dir="0" index="11" bw="4" slack="0"/>
<pin id="681" dir="0" index="12" bw="32" slack="0"/>
<pin id="682" dir="0" index="13" bw="4" slack="0"/>
<pin id="683" dir="0" index="14" bw="32" slack="0"/>
<pin id="684" dir="0" index="15" bw="4" slack="0"/>
<pin id="685" dir="0" index="16" bw="32" slack="0"/>
<pin id="686" dir="0" index="17" bw="4" slack="0"/>
<pin id="687" dir="0" index="18" bw="32" slack="0"/>
<pin id="688" dir="0" index="19" bw="4" slack="0"/>
<pin id="689" dir="0" index="20" bw="32" slack="0"/>
<pin id="690" dir="0" index="21" bw="4" slack="0"/>
<pin id="691" dir="0" index="22" bw="32" slack="0"/>
<pin id="692" dir="0" index="23" bw="4" slack="0"/>
<pin id="693" dir="0" index="24" bw="32" slack="0"/>
<pin id="694" dir="0" index="25" bw="3" slack="0"/>
<pin id="695" dir="0" index="26" bw="32" slack="0"/>
<pin id="696" dir="0" index="27" bw="3" slack="0"/>
<pin id="697" dir="0" index="28" bw="32" slack="0"/>
<pin id="698" dir="0" index="29" bw="2" slack="0"/>
<pin id="699" dir="0" index="30" bw="32" slack="0"/>
<pin id="700" dir="0" index="31" bw="1" slack="0"/>
<pin id="701" dir="0" index="32" bw="32" slack="0"/>
<pin id="702" dir="0" index="33" bw="32" slack="0"/>
<pin id="703" dir="0" index="34" bw="4" slack="1"/>
<pin id="704" dir="1" index="35" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="739" class="1004" name="bitcast_ln638_fu_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="32" slack="1"/>
<pin id="741" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln638/3 "/>
</bind>
</comp>

<comp id="743" class="1005" name="i_4_reg_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="31" slack="0"/>
<pin id="745" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="i_4 "/>
</bind>
</comp>

<comp id="750" class="1005" name="sext_ln636_cast_reg_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="64" slack="1"/>
<pin id="752" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln636_cast "/>
</bind>
</comp>

<comp id="755" class="1005" name="icmp_ln636_reg_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="1" slack="8"/>
<pin id="757" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln636 "/>
</bind>
</comp>

<comp id="759" class="1005" name="trunc_ln636_reg_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="4" slack="1"/>
<pin id="761" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln636 "/>
</bind>
</comp>

<comp id="764" class="1005" name="mac_res_addr_reg_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="3" slack="1"/>
<pin id="766" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="mac_res_addr "/>
</bind>
</comp>

<comp id="769" class="1005" name="mac_res_1_addr_reg_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="3" slack="1"/>
<pin id="771" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="mac_res_1_addr "/>
</bind>
</comp>

<comp id="774" class="1005" name="mac_res_2_addr_reg_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="3" slack="1"/>
<pin id="776" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="mac_res_2_addr "/>
</bind>
</comp>

<comp id="779" class="1005" name="mac_res_3_addr_reg_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="3" slack="1"/>
<pin id="781" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="mac_res_3_addr "/>
</bind>
</comp>

<comp id="784" class="1005" name="mac_res_4_addr_reg_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="3" slack="1"/>
<pin id="786" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="mac_res_4_addr "/>
</bind>
</comp>

<comp id="789" class="1005" name="mac_res_5_addr_reg_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="3" slack="1"/>
<pin id="791" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="mac_res_5_addr "/>
</bind>
</comp>

<comp id="794" class="1005" name="mac_res_6_addr_reg_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="3" slack="1"/>
<pin id="796" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="mac_res_6_addr "/>
</bind>
</comp>

<comp id="799" class="1005" name="mac_res_7_addr_reg_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="3" slack="1"/>
<pin id="801" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="mac_res_7_addr "/>
</bind>
</comp>

<comp id="804" class="1005" name="mac_res_8_addr_reg_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="3" slack="1"/>
<pin id="806" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="mac_res_8_addr "/>
</bind>
</comp>

<comp id="809" class="1005" name="mac_res_9_addr_reg_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="3" slack="1"/>
<pin id="811" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="mac_res_9_addr "/>
</bind>
</comp>

<comp id="814" class="1005" name="mac_res_10_addr_reg_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="3" slack="1"/>
<pin id="816" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="mac_res_10_addr "/>
</bind>
</comp>

<comp id="819" class="1005" name="mac_res_11_addr_reg_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="3" slack="1"/>
<pin id="821" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="mac_res_11_addr "/>
</bind>
</comp>

<comp id="824" class="1005" name="mac_res_12_addr_reg_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="3" slack="1"/>
<pin id="826" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="mac_res_12_addr "/>
</bind>
</comp>

<comp id="829" class="1005" name="mac_res_13_addr_reg_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="3" slack="1"/>
<pin id="831" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="mac_res_13_addr "/>
</bind>
</comp>

<comp id="834" class="1005" name="mac_res_14_addr_reg_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="3" slack="1"/>
<pin id="836" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="mac_res_14_addr "/>
</bind>
</comp>

<comp id="839" class="1005" name="mac_res_15_addr_reg_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="3" slack="1"/>
<pin id="841" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="mac_res_15_addr "/>
</bind>
</comp>

<comp id="844" class="1005" name="x_addr_reg_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="3" slack="9"/>
<pin id="846" dir="1" index="1" bw="3" slack="9"/>
</pin_list>
<bind>
<opset="x_addr "/>
</bind>
</comp>

<comp id="849" class="1005" name="x_1_addr_reg_849">
<pin_list>
<pin id="850" dir="0" index="0" bw="3" slack="9"/>
<pin id="851" dir="1" index="1" bw="3" slack="9"/>
</pin_list>
<bind>
<opset="x_1_addr "/>
</bind>
</comp>

<comp id="854" class="1005" name="x_2_addr_reg_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="3" slack="9"/>
<pin id="856" dir="1" index="1" bw="3" slack="9"/>
</pin_list>
<bind>
<opset="x_2_addr "/>
</bind>
</comp>

<comp id="859" class="1005" name="x_3_addr_reg_859">
<pin_list>
<pin id="860" dir="0" index="0" bw="3" slack="9"/>
<pin id="861" dir="1" index="1" bw="3" slack="9"/>
</pin_list>
<bind>
<opset="x_3_addr "/>
</bind>
</comp>

<comp id="864" class="1005" name="x_4_addr_reg_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="3" slack="9"/>
<pin id="866" dir="1" index="1" bw="3" slack="9"/>
</pin_list>
<bind>
<opset="x_4_addr "/>
</bind>
</comp>

<comp id="869" class="1005" name="x_5_addr_reg_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="3" slack="9"/>
<pin id="871" dir="1" index="1" bw="3" slack="9"/>
</pin_list>
<bind>
<opset="x_5_addr "/>
</bind>
</comp>

<comp id="874" class="1005" name="x_6_addr_reg_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="3" slack="9"/>
<pin id="876" dir="1" index="1" bw="3" slack="9"/>
</pin_list>
<bind>
<opset="x_6_addr "/>
</bind>
</comp>

<comp id="879" class="1005" name="x_7_addr_reg_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="3" slack="9"/>
<pin id="881" dir="1" index="1" bw="3" slack="9"/>
</pin_list>
<bind>
<opset="x_7_addr "/>
</bind>
</comp>

<comp id="884" class="1005" name="x_8_addr_reg_884">
<pin_list>
<pin id="885" dir="0" index="0" bw="3" slack="9"/>
<pin id="886" dir="1" index="1" bw="3" slack="9"/>
</pin_list>
<bind>
<opset="x_8_addr "/>
</bind>
</comp>

<comp id="889" class="1005" name="x_9_addr_reg_889">
<pin_list>
<pin id="890" dir="0" index="0" bw="3" slack="9"/>
<pin id="891" dir="1" index="1" bw="3" slack="9"/>
</pin_list>
<bind>
<opset="x_9_addr "/>
</bind>
</comp>

<comp id="894" class="1005" name="x_10_addr_reg_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="3" slack="9"/>
<pin id="896" dir="1" index="1" bw="3" slack="9"/>
</pin_list>
<bind>
<opset="x_10_addr "/>
</bind>
</comp>

<comp id="899" class="1005" name="x_11_addr_reg_899">
<pin_list>
<pin id="900" dir="0" index="0" bw="3" slack="9"/>
<pin id="901" dir="1" index="1" bw="3" slack="9"/>
</pin_list>
<bind>
<opset="x_11_addr "/>
</bind>
</comp>

<comp id="904" class="1005" name="x_12_addr_reg_904">
<pin_list>
<pin id="905" dir="0" index="0" bw="3" slack="9"/>
<pin id="906" dir="1" index="1" bw="3" slack="9"/>
</pin_list>
<bind>
<opset="x_12_addr "/>
</bind>
</comp>

<comp id="909" class="1005" name="x_13_addr_reg_909">
<pin_list>
<pin id="910" dir="0" index="0" bw="3" slack="9"/>
<pin id="911" dir="1" index="1" bw="3" slack="9"/>
</pin_list>
<bind>
<opset="x_13_addr "/>
</bind>
</comp>

<comp id="914" class="1005" name="x_14_addr_reg_914">
<pin_list>
<pin id="915" dir="0" index="0" bw="3" slack="9"/>
<pin id="916" dir="1" index="1" bw="3" slack="9"/>
</pin_list>
<bind>
<opset="x_14_addr "/>
</bind>
</comp>

<comp id="919" class="1005" name="x_15_addr_reg_919">
<pin_list>
<pin id="920" dir="0" index="0" bw="3" slack="9"/>
<pin id="921" dir="1" index="1" bw="3" slack="9"/>
</pin_list>
<bind>
<opset="x_15_addr "/>
</bind>
</comp>

<comp id="924" class="1005" name="tmp_3_reg_924">
<pin_list>
<pin id="925" dir="0" index="0" bw="32" slack="1"/>
<pin id="926" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="929" class="1005" name="gmem1_addr_read_reg_929">
<pin_list>
<pin id="930" dir="0" index="0" bw="32" slack="1"/>
<pin id="931" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem1_addr_read "/>
</bind>
</comp>

<comp id="934" class="1005" name="bitcast_ln638_reg_934">
<pin_list>
<pin id="935" dir="0" index="0" bw="32" slack="1"/>
<pin id="936" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln638 "/>
</bind>
</comp>

<comp id="939" class="1005" name="add_reg_939">
<pin_list>
<pin id="940" dir="0" index="0" bw="32" slack="1"/>
<pin id="941" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="161"><net_src comp="70" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="166"><net_src comp="72" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="4" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="172"><net_src comp="74" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="2" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="178"><net_src comp="150" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="184"><net_src comp="38" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="185"><net_src comp="104" pin="0"/><net_sink comp="179" pin=1"/></net>

<net id="191"><net_src comp="40" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="192"><net_src comp="104" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="198"><net_src comp="42" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="199"><net_src comp="104" pin="0"/><net_sink comp="193" pin=1"/></net>

<net id="205"><net_src comp="44" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="206"><net_src comp="104" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="212"><net_src comp="46" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="213"><net_src comp="104" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="219"><net_src comp="48" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="220"><net_src comp="104" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="226"><net_src comp="50" pin="0"/><net_sink comp="221" pin=0"/></net>

<net id="227"><net_src comp="104" pin="0"/><net_sink comp="221" pin=1"/></net>

<net id="233"><net_src comp="52" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="234"><net_src comp="104" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="240"><net_src comp="54" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="241"><net_src comp="104" pin="0"/><net_sink comp="235" pin=1"/></net>

<net id="247"><net_src comp="56" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="248"><net_src comp="104" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="254"><net_src comp="58" pin="0"/><net_sink comp="249" pin=0"/></net>

<net id="255"><net_src comp="104" pin="0"/><net_sink comp="249" pin=1"/></net>

<net id="261"><net_src comp="60" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="262"><net_src comp="104" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="268"><net_src comp="62" pin="0"/><net_sink comp="263" pin=0"/></net>

<net id="269"><net_src comp="104" pin="0"/><net_sink comp="263" pin=1"/></net>

<net id="275"><net_src comp="64" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="276"><net_src comp="104" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="282"><net_src comp="66" pin="0"/><net_sink comp="277" pin=0"/></net>

<net id="283"><net_src comp="104" pin="0"/><net_sink comp="277" pin=1"/></net>

<net id="289"><net_src comp="68" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="290"><net_src comp="104" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="296"><net_src comp="179" pin="3"/><net_sink comp="291" pin=0"/></net>

<net id="302"><net_src comp="186" pin="3"/><net_sink comp="297" pin=0"/></net>

<net id="308"><net_src comp="193" pin="3"/><net_sink comp="303" pin=0"/></net>

<net id="314"><net_src comp="200" pin="3"/><net_sink comp="309" pin=0"/></net>

<net id="320"><net_src comp="207" pin="3"/><net_sink comp="315" pin=0"/></net>

<net id="326"><net_src comp="214" pin="3"/><net_sink comp="321" pin=0"/></net>

<net id="332"><net_src comp="221" pin="3"/><net_sink comp="327" pin=0"/></net>

<net id="338"><net_src comp="228" pin="3"/><net_sink comp="333" pin=0"/></net>

<net id="344"><net_src comp="235" pin="3"/><net_sink comp="339" pin=0"/></net>

<net id="350"><net_src comp="242" pin="3"/><net_sink comp="345" pin=0"/></net>

<net id="356"><net_src comp="249" pin="3"/><net_sink comp="351" pin=0"/></net>

<net id="362"><net_src comp="256" pin="3"/><net_sink comp="357" pin=0"/></net>

<net id="368"><net_src comp="263" pin="3"/><net_sink comp="363" pin=0"/></net>

<net id="374"><net_src comp="270" pin="3"/><net_sink comp="369" pin=0"/></net>

<net id="380"><net_src comp="277" pin="3"/><net_sink comp="375" pin=0"/></net>

<net id="386"><net_src comp="284" pin="3"/><net_sink comp="381" pin=0"/></net>

<net id="392"><net_src comp="36" pin="0"/><net_sink comp="387" pin=0"/></net>

<net id="393"><net_src comp="104" pin="0"/><net_sink comp="387" pin=1"/></net>

<net id="399"><net_src comp="34" pin="0"/><net_sink comp="394" pin=0"/></net>

<net id="400"><net_src comp="104" pin="0"/><net_sink comp="394" pin=1"/></net>

<net id="406"><net_src comp="32" pin="0"/><net_sink comp="401" pin=0"/></net>

<net id="407"><net_src comp="104" pin="0"/><net_sink comp="401" pin=1"/></net>

<net id="413"><net_src comp="30" pin="0"/><net_sink comp="408" pin=0"/></net>

<net id="414"><net_src comp="104" pin="0"/><net_sink comp="408" pin=1"/></net>

<net id="420"><net_src comp="28" pin="0"/><net_sink comp="415" pin=0"/></net>

<net id="421"><net_src comp="104" pin="0"/><net_sink comp="415" pin=1"/></net>

<net id="427"><net_src comp="26" pin="0"/><net_sink comp="422" pin=0"/></net>

<net id="428"><net_src comp="104" pin="0"/><net_sink comp="422" pin=1"/></net>

<net id="434"><net_src comp="24" pin="0"/><net_sink comp="429" pin=0"/></net>

<net id="435"><net_src comp="104" pin="0"/><net_sink comp="429" pin=1"/></net>

<net id="441"><net_src comp="22" pin="0"/><net_sink comp="436" pin=0"/></net>

<net id="442"><net_src comp="104" pin="0"/><net_sink comp="436" pin=1"/></net>

<net id="448"><net_src comp="20" pin="0"/><net_sink comp="443" pin=0"/></net>

<net id="449"><net_src comp="104" pin="0"/><net_sink comp="443" pin=1"/></net>

<net id="455"><net_src comp="18" pin="0"/><net_sink comp="450" pin=0"/></net>

<net id="456"><net_src comp="104" pin="0"/><net_sink comp="450" pin=1"/></net>

<net id="462"><net_src comp="16" pin="0"/><net_sink comp="457" pin=0"/></net>

<net id="463"><net_src comp="104" pin="0"/><net_sink comp="457" pin=1"/></net>

<net id="469"><net_src comp="14" pin="0"/><net_sink comp="464" pin=0"/></net>

<net id="470"><net_src comp="104" pin="0"/><net_sink comp="464" pin=1"/></net>

<net id="476"><net_src comp="12" pin="0"/><net_sink comp="471" pin=0"/></net>

<net id="477"><net_src comp="104" pin="0"/><net_sink comp="471" pin=1"/></net>

<net id="483"><net_src comp="10" pin="0"/><net_sink comp="478" pin=0"/></net>

<net id="484"><net_src comp="104" pin="0"/><net_sink comp="478" pin=1"/></net>

<net id="490"><net_src comp="8" pin="0"/><net_sink comp="485" pin=0"/></net>

<net id="491"><net_src comp="104" pin="0"/><net_sink comp="485" pin=1"/></net>

<net id="497"><net_src comp="6" pin="0"/><net_sink comp="492" pin=0"/></net>

<net id="498"><net_src comp="104" pin="0"/><net_sink comp="492" pin=1"/></net>

<net id="586"><net_src comp="162" pin="2"/><net_sink comp="583" pin=0"/></net>

<net id="591"><net_src comp="94" pin="0"/><net_sink comp="587" pin=0"/></net>

<net id="599"><net_src comp="592" pin="1"/><net_sink comp="595" pin=0"/></net>

<net id="600"><net_src comp="168" pin="2"/><net_sink comp="595" pin=1"/></net>

<net id="605"><net_src comp="592" pin="1"/><net_sink comp="601" pin=0"/></net>

<net id="606"><net_src comp="106" pin="0"/><net_sink comp="601" pin=1"/></net>

<net id="610"><net_src comp="592" pin="1"/><net_sink comp="607" pin=0"/></net>

<net id="617"><net_src comp="108" pin="0"/><net_sink comp="611" pin=0"/></net>

<net id="618"><net_src comp="592" pin="1"/><net_sink comp="611" pin=1"/></net>

<net id="619"><net_src comp="110" pin="0"/><net_sink comp="611" pin=2"/></net>

<net id="620"><net_src comp="112" pin="0"/><net_sink comp="611" pin=3"/></net>

<net id="624"><net_src comp="611" pin="4"/><net_sink comp="621" pin=0"/></net>

<net id="625"><net_src comp="621" pin="1"/><net_sink comp="179" pin=2"/></net>

<net id="626"><net_src comp="621" pin="1"/><net_sink comp="186" pin=2"/></net>

<net id="627"><net_src comp="621" pin="1"/><net_sink comp="193" pin=2"/></net>

<net id="628"><net_src comp="621" pin="1"/><net_sink comp="200" pin=2"/></net>

<net id="629"><net_src comp="621" pin="1"/><net_sink comp="207" pin=2"/></net>

<net id="630"><net_src comp="621" pin="1"/><net_sink comp="214" pin=2"/></net>

<net id="631"><net_src comp="621" pin="1"/><net_sink comp="221" pin=2"/></net>

<net id="632"><net_src comp="621" pin="1"/><net_sink comp="228" pin=2"/></net>

<net id="633"><net_src comp="621" pin="1"/><net_sink comp="235" pin=2"/></net>

<net id="634"><net_src comp="621" pin="1"/><net_sink comp="242" pin=2"/></net>

<net id="635"><net_src comp="621" pin="1"/><net_sink comp="249" pin=2"/></net>

<net id="636"><net_src comp="621" pin="1"/><net_sink comp="256" pin=2"/></net>

<net id="637"><net_src comp="621" pin="1"/><net_sink comp="263" pin=2"/></net>

<net id="638"><net_src comp="621" pin="1"/><net_sink comp="270" pin=2"/></net>

<net id="639"><net_src comp="621" pin="1"/><net_sink comp="277" pin=2"/></net>

<net id="640"><net_src comp="621" pin="1"/><net_sink comp="284" pin=2"/></net>

<net id="641"><net_src comp="621" pin="1"/><net_sink comp="387" pin=2"/></net>

<net id="642"><net_src comp="621" pin="1"/><net_sink comp="394" pin=2"/></net>

<net id="643"><net_src comp="621" pin="1"/><net_sink comp="401" pin=2"/></net>

<net id="644"><net_src comp="621" pin="1"/><net_sink comp="408" pin=2"/></net>

<net id="645"><net_src comp="621" pin="1"/><net_sink comp="415" pin=2"/></net>

<net id="646"><net_src comp="621" pin="1"/><net_sink comp="422" pin=2"/></net>

<net id="647"><net_src comp="621" pin="1"/><net_sink comp="429" pin=2"/></net>

<net id="648"><net_src comp="621" pin="1"/><net_sink comp="436" pin=2"/></net>

<net id="649"><net_src comp="621" pin="1"/><net_sink comp="443" pin=2"/></net>

<net id="650"><net_src comp="621" pin="1"/><net_sink comp="450" pin=2"/></net>

<net id="651"><net_src comp="621" pin="1"/><net_sink comp="457" pin=2"/></net>

<net id="652"><net_src comp="621" pin="1"/><net_sink comp="464" pin=2"/></net>

<net id="653"><net_src comp="621" pin="1"/><net_sink comp="471" pin=2"/></net>

<net id="654"><net_src comp="621" pin="1"/><net_sink comp="478" pin=2"/></net>

<net id="655"><net_src comp="621" pin="1"/><net_sink comp="485" pin=2"/></net>

<net id="656"><net_src comp="621" pin="1"/><net_sink comp="492" pin=2"/></net>

<net id="661"><net_src comp="601" pin="2"/><net_sink comp="657" pin=0"/></net>

<net id="666"><net_src comp="0" pin="0"/><net_sink comp="662" pin=0"/></net>

<net id="667"><net_src comp="662" pin="2"/><net_sink comp="174" pin=1"/></net>

<net id="705"><net_src comp="144" pin="0"/><net_sink comp="668" pin=0"/></net>

<net id="706"><net_src comp="114" pin="0"/><net_sink comp="668" pin=1"/></net>

<net id="707"><net_src comp="291" pin="3"/><net_sink comp="668" pin=2"/></net>

<net id="708"><net_src comp="116" pin="0"/><net_sink comp="668" pin=3"/></net>

<net id="709"><net_src comp="297" pin="3"/><net_sink comp="668" pin=4"/></net>

<net id="710"><net_src comp="118" pin="0"/><net_sink comp="668" pin=5"/></net>

<net id="711"><net_src comp="303" pin="3"/><net_sink comp="668" pin=6"/></net>

<net id="712"><net_src comp="120" pin="0"/><net_sink comp="668" pin=7"/></net>

<net id="713"><net_src comp="309" pin="3"/><net_sink comp="668" pin=8"/></net>

<net id="714"><net_src comp="122" pin="0"/><net_sink comp="668" pin=9"/></net>

<net id="715"><net_src comp="315" pin="3"/><net_sink comp="668" pin=10"/></net>

<net id="716"><net_src comp="124" pin="0"/><net_sink comp="668" pin=11"/></net>

<net id="717"><net_src comp="321" pin="3"/><net_sink comp="668" pin=12"/></net>

<net id="718"><net_src comp="126" pin="0"/><net_sink comp="668" pin=13"/></net>

<net id="719"><net_src comp="327" pin="3"/><net_sink comp="668" pin=14"/></net>

<net id="720"><net_src comp="128" pin="0"/><net_sink comp="668" pin=15"/></net>

<net id="721"><net_src comp="333" pin="3"/><net_sink comp="668" pin=16"/></net>

<net id="722"><net_src comp="130" pin="0"/><net_sink comp="668" pin=17"/></net>

<net id="723"><net_src comp="339" pin="3"/><net_sink comp="668" pin=18"/></net>

<net id="724"><net_src comp="132" pin="0"/><net_sink comp="668" pin=19"/></net>

<net id="725"><net_src comp="345" pin="3"/><net_sink comp="668" pin=20"/></net>

<net id="726"><net_src comp="134" pin="0"/><net_sink comp="668" pin=21"/></net>

<net id="727"><net_src comp="351" pin="3"/><net_sink comp="668" pin=22"/></net>

<net id="728"><net_src comp="136" pin="0"/><net_sink comp="668" pin=23"/></net>

<net id="729"><net_src comp="357" pin="3"/><net_sink comp="668" pin=24"/></net>

<net id="730"><net_src comp="138" pin="0"/><net_sink comp="668" pin=25"/></net>

<net id="731"><net_src comp="363" pin="3"/><net_sink comp="668" pin=26"/></net>

<net id="732"><net_src comp="140" pin="0"/><net_sink comp="668" pin=27"/></net>

<net id="733"><net_src comp="369" pin="3"/><net_sink comp="668" pin=28"/></net>

<net id="734"><net_src comp="142" pin="0"/><net_sink comp="668" pin=29"/></net>

<net id="735"><net_src comp="375" pin="3"/><net_sink comp="668" pin=30"/></net>

<net id="736"><net_src comp="146" pin="0"/><net_sink comp="668" pin=31"/></net>

<net id="737"><net_src comp="381" pin="3"/><net_sink comp="668" pin=32"/></net>

<net id="738"><net_src comp="148" pin="0"/><net_sink comp="668" pin=33"/></net>

<net id="742"><net_src comp="739" pin="1"/><net_sink comp="579" pin=1"/></net>

<net id="746"><net_src comp="158" pin="1"/><net_sink comp="743" pin=0"/></net>

<net id="747"><net_src comp="743" pin="1"/><net_sink comp="587" pin=1"/></net>

<net id="748"><net_src comp="743" pin="1"/><net_sink comp="592" pin=0"/></net>

<net id="749"><net_src comp="743" pin="1"/><net_sink comp="657" pin=1"/></net>

<net id="753"><net_src comp="583" pin="1"/><net_sink comp="750" pin=0"/></net>

<net id="754"><net_src comp="750" pin="1"/><net_sink comp="662" pin=1"/></net>

<net id="758"><net_src comp="595" pin="2"/><net_sink comp="755" pin=0"/></net>

<net id="762"><net_src comp="607" pin="1"/><net_sink comp="759" pin=0"/></net>

<net id="763"><net_src comp="759" pin="1"/><net_sink comp="668" pin=34"/></net>

<net id="767"><net_src comp="179" pin="3"/><net_sink comp="764" pin=0"/></net>

<net id="768"><net_src comp="764" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="772"><net_src comp="186" pin="3"/><net_sink comp="769" pin=0"/></net>

<net id="773"><net_src comp="769" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="777"><net_src comp="193" pin="3"/><net_sink comp="774" pin=0"/></net>

<net id="778"><net_src comp="774" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="782"><net_src comp="200" pin="3"/><net_sink comp="779" pin=0"/></net>

<net id="783"><net_src comp="779" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="787"><net_src comp="207" pin="3"/><net_sink comp="784" pin=0"/></net>

<net id="788"><net_src comp="784" pin="1"/><net_sink comp="315" pin=0"/></net>

<net id="792"><net_src comp="214" pin="3"/><net_sink comp="789" pin=0"/></net>

<net id="793"><net_src comp="789" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="797"><net_src comp="221" pin="3"/><net_sink comp="794" pin=0"/></net>

<net id="798"><net_src comp="794" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="802"><net_src comp="228" pin="3"/><net_sink comp="799" pin=0"/></net>

<net id="803"><net_src comp="799" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="807"><net_src comp="235" pin="3"/><net_sink comp="804" pin=0"/></net>

<net id="808"><net_src comp="804" pin="1"/><net_sink comp="339" pin=0"/></net>

<net id="812"><net_src comp="242" pin="3"/><net_sink comp="809" pin=0"/></net>

<net id="813"><net_src comp="809" pin="1"/><net_sink comp="345" pin=0"/></net>

<net id="817"><net_src comp="249" pin="3"/><net_sink comp="814" pin=0"/></net>

<net id="818"><net_src comp="814" pin="1"/><net_sink comp="351" pin=0"/></net>

<net id="822"><net_src comp="256" pin="3"/><net_sink comp="819" pin=0"/></net>

<net id="823"><net_src comp="819" pin="1"/><net_sink comp="357" pin=0"/></net>

<net id="827"><net_src comp="263" pin="3"/><net_sink comp="824" pin=0"/></net>

<net id="828"><net_src comp="824" pin="1"/><net_sink comp="363" pin=0"/></net>

<net id="832"><net_src comp="270" pin="3"/><net_sink comp="829" pin=0"/></net>

<net id="833"><net_src comp="829" pin="1"/><net_sink comp="369" pin=0"/></net>

<net id="837"><net_src comp="277" pin="3"/><net_sink comp="834" pin=0"/></net>

<net id="838"><net_src comp="834" pin="1"/><net_sink comp="375" pin=0"/></net>

<net id="842"><net_src comp="284" pin="3"/><net_sink comp="839" pin=0"/></net>

<net id="843"><net_src comp="839" pin="1"/><net_sink comp="381" pin=0"/></net>

<net id="847"><net_src comp="387" pin="3"/><net_sink comp="844" pin=0"/></net>

<net id="848"><net_src comp="844" pin="1"/><net_sink comp="569" pin=0"/></net>

<net id="852"><net_src comp="394" pin="3"/><net_sink comp="849" pin=0"/></net>

<net id="853"><net_src comp="849" pin="1"/><net_sink comp="564" pin=0"/></net>

<net id="857"><net_src comp="401" pin="3"/><net_sink comp="854" pin=0"/></net>

<net id="858"><net_src comp="854" pin="1"/><net_sink comp="559" pin=0"/></net>

<net id="862"><net_src comp="408" pin="3"/><net_sink comp="859" pin=0"/></net>

<net id="863"><net_src comp="859" pin="1"/><net_sink comp="554" pin=0"/></net>

<net id="867"><net_src comp="415" pin="3"/><net_sink comp="864" pin=0"/></net>

<net id="868"><net_src comp="864" pin="1"/><net_sink comp="549" pin=0"/></net>

<net id="872"><net_src comp="422" pin="3"/><net_sink comp="869" pin=0"/></net>

<net id="873"><net_src comp="869" pin="1"/><net_sink comp="544" pin=0"/></net>

<net id="877"><net_src comp="429" pin="3"/><net_sink comp="874" pin=0"/></net>

<net id="878"><net_src comp="874" pin="1"/><net_sink comp="539" pin=0"/></net>

<net id="882"><net_src comp="436" pin="3"/><net_sink comp="879" pin=0"/></net>

<net id="883"><net_src comp="879" pin="1"/><net_sink comp="534" pin=0"/></net>

<net id="887"><net_src comp="443" pin="3"/><net_sink comp="884" pin=0"/></net>

<net id="888"><net_src comp="884" pin="1"/><net_sink comp="529" pin=0"/></net>

<net id="892"><net_src comp="450" pin="3"/><net_sink comp="889" pin=0"/></net>

<net id="893"><net_src comp="889" pin="1"/><net_sink comp="524" pin=0"/></net>

<net id="897"><net_src comp="457" pin="3"/><net_sink comp="894" pin=0"/></net>

<net id="898"><net_src comp="894" pin="1"/><net_sink comp="519" pin=0"/></net>

<net id="902"><net_src comp="464" pin="3"/><net_sink comp="899" pin=0"/></net>

<net id="903"><net_src comp="899" pin="1"/><net_sink comp="514" pin=0"/></net>

<net id="907"><net_src comp="471" pin="3"/><net_sink comp="904" pin=0"/></net>

<net id="908"><net_src comp="904" pin="1"/><net_sink comp="509" pin=0"/></net>

<net id="912"><net_src comp="478" pin="3"/><net_sink comp="909" pin=0"/></net>

<net id="913"><net_src comp="909" pin="1"/><net_sink comp="504" pin=0"/></net>

<net id="917"><net_src comp="485" pin="3"/><net_sink comp="914" pin=0"/></net>

<net id="918"><net_src comp="914" pin="1"/><net_sink comp="499" pin=0"/></net>

<net id="922"><net_src comp="492" pin="3"/><net_sink comp="919" pin=0"/></net>

<net id="923"><net_src comp="919" pin="1"/><net_sink comp="574" pin=0"/></net>

<net id="927"><net_src comp="668" pin="35"/><net_sink comp="924" pin=0"/></net>

<net id="928"><net_src comp="924" pin="1"/><net_sink comp="579" pin=0"/></net>

<net id="932"><net_src comp="174" pin="2"/><net_sink comp="929" pin=0"/></net>

<net id="933"><net_src comp="929" pin="1"/><net_sink comp="739" pin=0"/></net>

<net id="937"><net_src comp="739" pin="1"/><net_sink comp="934" pin=0"/></net>

<net id="938"><net_src comp="934" pin="1"/><net_sink comp="579" pin=1"/></net>

<net id="942"><net_src comp="579" pin="2"/><net_sink comp="939" pin=0"/></net>

<net id="943"><net_src comp="939" pin="1"/><net_sink comp="499" pin=1"/></net>

<net id="944"><net_src comp="939" pin="1"/><net_sink comp="504" pin=1"/></net>

<net id="945"><net_src comp="939" pin="1"/><net_sink comp="509" pin=1"/></net>

<net id="946"><net_src comp="939" pin="1"/><net_sink comp="514" pin=1"/></net>

<net id="947"><net_src comp="939" pin="1"/><net_sink comp="519" pin=1"/></net>

<net id="948"><net_src comp="939" pin="1"/><net_sink comp="524" pin=1"/></net>

<net id="949"><net_src comp="939" pin="1"/><net_sink comp="529" pin=1"/></net>

<net id="950"><net_src comp="939" pin="1"/><net_sink comp="534" pin=1"/></net>

<net id="951"><net_src comp="939" pin="1"/><net_sink comp="539" pin=1"/></net>

<net id="952"><net_src comp="939" pin="1"/><net_sink comp="544" pin=1"/></net>

<net id="953"><net_src comp="939" pin="1"/><net_sink comp="549" pin=1"/></net>

<net id="954"><net_src comp="939" pin="1"/><net_sink comp="554" pin=1"/></net>

<net id="955"><net_src comp="939" pin="1"/><net_sink comp="559" pin=1"/></net>

<net id="956"><net_src comp="939" pin="1"/><net_sink comp="564" pin=1"/></net>

<net id="957"><net_src comp="939" pin="1"/><net_sink comp="569" pin=1"/></net>

<net id="958"><net_src comp="939" pin="1"/><net_sink comp="574" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem1 | {}
	Port: x_15 | {10 }
	Port: x_14 | {10 }
	Port: x_13 | {10 }
	Port: x_12 | {10 }
	Port: x_11 | {10 }
	Port: x_10 | {10 }
	Port: x_9 | {10 }
	Port: x_8 | {10 }
	Port: x_7 | {10 }
	Port: x_6 | {10 }
	Port: x_5 | {10 }
	Port: x_4 | {10 }
	Port: x_3 | {10 }
	Port: x_2 | {10 }
	Port: x_1 | {10 }
	Port: x | {10 }
 - Input state : 
	Port: krnl_bp_Pipeline_VITIS_LOOP_636_7 : gmem1 | {2 }
	Port: krnl_bp_Pipeline_VITIS_LOOP_636_7 : chunk | {1 }
	Port: krnl_bp_Pipeline_VITIS_LOOP_636_7 : sext_ln636 | {1 }
	Port: krnl_bp_Pipeline_VITIS_LOOP_636_7 : mac_res | {1 2 }
	Port: krnl_bp_Pipeline_VITIS_LOOP_636_7 : mac_res_1 | {1 2 }
	Port: krnl_bp_Pipeline_VITIS_LOOP_636_7 : mac_res_2 | {1 2 }
	Port: krnl_bp_Pipeline_VITIS_LOOP_636_7 : mac_res_3 | {1 2 }
	Port: krnl_bp_Pipeline_VITIS_LOOP_636_7 : mac_res_4 | {1 2 }
	Port: krnl_bp_Pipeline_VITIS_LOOP_636_7 : mac_res_5 | {1 2 }
	Port: krnl_bp_Pipeline_VITIS_LOOP_636_7 : mac_res_6 | {1 2 }
	Port: krnl_bp_Pipeline_VITIS_LOOP_636_7 : mac_res_7 | {1 2 }
	Port: krnl_bp_Pipeline_VITIS_LOOP_636_7 : mac_res_8 | {1 2 }
	Port: krnl_bp_Pipeline_VITIS_LOOP_636_7 : mac_res_9 | {1 2 }
	Port: krnl_bp_Pipeline_VITIS_LOOP_636_7 : mac_res_10 | {1 2 }
	Port: krnl_bp_Pipeline_VITIS_LOOP_636_7 : mac_res_11 | {1 2 }
	Port: krnl_bp_Pipeline_VITIS_LOOP_636_7 : mac_res_12 | {1 2 }
	Port: krnl_bp_Pipeline_VITIS_LOOP_636_7 : mac_res_13 | {1 2 }
	Port: krnl_bp_Pipeline_VITIS_LOOP_636_7 : mac_res_14 | {1 2 }
	Port: krnl_bp_Pipeline_VITIS_LOOP_636_7 : mac_res_15 | {1 2 }
  - Chain level:
	State 1
		store_ln636 : 1
		i : 1
		icmp_ln636 : 2
		add_ln636 : 2
		br_ln636 : 3
		trunc_ln636 : 2
		lshr_ln4 : 2
		zext_ln636 : 3
		mac_res_addr : 4
		mac_res_1_addr : 4
		mac_res_2_addr : 4
		mac_res_3_addr : 4
		mac_res_4_addr : 4
		mac_res_5_addr : 4
		mac_res_6_addr : 4
		mac_res_7_addr : 4
		mac_res_8_addr : 4
		mac_res_9_addr : 4
		mac_res_10_addr : 4
		mac_res_11_addr : 4
		mac_res_12_addr : 4
		mac_res_13_addr : 4
		mac_res_14_addr : 4
		mac_res_15_addr : 4
		mac_res_load : 5
		mac_res_1_load : 5
		mac_res_2_load : 5
		mac_res_3_load : 5
		mac_res_4_load : 5
		mac_res_5_load : 5
		mac_res_6_load : 5
		mac_res_7_load : 5
		mac_res_8_load : 5
		mac_res_9_load : 5
		mac_res_10_load : 5
		mac_res_11_load : 5
		mac_res_12_load : 5
		mac_res_13_load : 5
		mac_res_14_load : 5
		mac_res_15_load : 5
		x_addr : 4
		x_1_addr : 4
		x_2_addr : 4
		x_3_addr : 4
		x_4_addr : 4
		x_5_addr : 4
		x_6_addr : 4
		x_7_addr : 4
		x_8_addr : 4
		x_9_addr : 4
		x_10_addr : 4
		x_11_addr : 4
		x_12_addr : 4
		x_13_addr : 4
		x_14_addr : 4
		x_15_addr : 4
		switch_ln638 : 3
		store_ln636 : 3
	State 2
		tmp_3 : 1
		gmem1_addr_read : 1
	State 3
		add : 1
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|
| Operation|       Functional Unit       |   DSP   |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|
|   fadd   |          grp_fu_579         |    2    |   318   |   198   |
|----------|-----------------------------|---------|---------|---------|
| sparsemux|         tmp_3_fu_668        |    0    |    0    |    65   |
|----------|-----------------------------|---------|---------|---------|
|   icmp   |      icmp_ln636_fu_595      |    0    |    0    |    38   |
|----------|-----------------------------|---------|---------|---------|
|    add   |       add_ln636_fu_601      |    0    |    0    |    38   |
|----------|-----------------------------|---------|---------|---------|
|          | sext_ln636_read_read_fu_162 |    0    |    0    |    0    |
|   read   |    chunk_read_read_fu_168   |    0    |    0    |    0    |
|          | gmem1_addr_read_read_fu_174 |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   sext   |    sext_ln636_cast_fu_583   |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   trunc  |      trunc_ln636_fu_607     |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|partselect|       lshr_ln4_fu_611       |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   zext   |      zext_ln636_fu_621      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   Total  |                             |    2    |   318   |   339   |
|----------|-----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|      add_reg_939      |   32   |
| bitcast_ln638_reg_934 |   32   |
|gmem1_addr_read_reg_929|   32   |
|      i_4_reg_743      |   31   |
|   icmp_ln636_reg_755  |    1   |
|mac_res_10_addr_reg_814|    3   |
|mac_res_11_addr_reg_819|    3   |
|mac_res_12_addr_reg_824|    3   |
|mac_res_13_addr_reg_829|    3   |
|mac_res_14_addr_reg_834|    3   |
|mac_res_15_addr_reg_839|    3   |
| mac_res_1_addr_reg_769|    3   |
| mac_res_2_addr_reg_774|    3   |
| mac_res_3_addr_reg_779|    3   |
| mac_res_4_addr_reg_784|    3   |
| mac_res_5_addr_reg_789|    3   |
| mac_res_6_addr_reg_794|    3   |
| mac_res_7_addr_reg_799|    3   |
| mac_res_8_addr_reg_804|    3   |
| mac_res_9_addr_reg_809|    3   |
|  mac_res_addr_reg_764 |    3   |
|sext_ln636_cast_reg_750|   64   |
|     tmp_3_reg_924     |   32   |
|  trunc_ln636_reg_759  |    4   |
|   x_10_addr_reg_894   |    3   |
|   x_11_addr_reg_899   |    3   |
|   x_12_addr_reg_904   |    3   |
|   x_13_addr_reg_909   |    3   |
|   x_14_addr_reg_914   |    3   |
|   x_15_addr_reg_919   |    3   |
|    x_1_addr_reg_849   |    3   |
|    x_2_addr_reg_854   |    3   |
|    x_3_addr_reg_859   |    3   |
|    x_4_addr_reg_864   |    3   |
|    x_5_addr_reg_869   |    3   |
|    x_6_addr_reg_874   |    3   |
|    x_7_addr_reg_879   |    3   |
|    x_8_addr_reg_884   |    3   |
|    x_9_addr_reg_889   |    3   |
|     x_addr_reg_844    |    3   |
+-----------------------+--------+
|         Total         |   324  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_291 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_297 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_303 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_309 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_315 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_321 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_327 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_333 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_339 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_345 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_351 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_357 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_363 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_369 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_375 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_381 |  p0  |   2  |   3  |    6   ||    9    |
|     grp_fu_579    |  p1  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   160  ||  6.579  ||   153   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |    -   |   318  |   339  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    6   |    -   |   153  |
|  Register |    -   |    -   |   324  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |    6   |   642  |   492  |
+-----------+--------+--------+--------+--------+
