Command: vcs -full64 -sverilog -debug_access+all -kdb +incdir+../../ -f filelist.f \
-l com.log
                         Chronologic VCS (TM)
       Version O-2018.09-SP2_Full64 -- Wed Nov 19 13:38:19 2025
               Copyright (c) 1991-2018 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file '../../src/top/tensor_core.v'
Parsing design file '../../sim/top/tb_tensor_core.v'
Parsing design file '../../fp4_to_fp9fp4.v'
Parsing design file '../../fp16_to_fp9.v'
Parsing design file '../../common_cell/pop_cnt.v'
Parsing design file '../../common_cell/rounding.v'
Parsing included file '../../define.v'.
Back to file '../../common_cell/rounding.v'.
Parsing design file '../../common_cell/round_robin_arb.v'
Parsing included file '../../define.v'.
Back to file '../../common_cell/round_robin_arb.v'.
Parsing design file '../../common_cell/shift_right_jam.v'
Parsing design file '../../common_cell/stream_fifo.v'
Parsing design file '../../common_cell/stream_fifo_flow_true.v'
Parsing design file '../../common_cell/stream_fifo_hasflush_true.v'
Parsing design file '../../common_cell/stream_fifo_hasflush_true_no_empty_full.v'
Parsing design file '../../common_cell/stream_fifo_pipe_true.v'
Parsing design file '../../common_cell/stream_fifo_pipe_true_has_flush.v'
Parsing design file '../../common_cell/stream_fifo_pipe_true_with_count.v'
Parsing design file '../../common_cell/stream_fifo_useSRAM.v'
Parsing design file '../../common_cell/stream_fifo_useSRAM_with_count.v'
Parsing design file '../../common_cell/stream_fifo_with_incount_useSRAM.v'
Parsing design file '../../define.v'
Parsing design file '../../fadd_s1.v'
Parsing design file '../../fadd_s2.v'
Parsing included file '../../define.v'.
Back to file '../../fadd_s2.v'.
Parsing design file '../../fmul_s1.v'
Parsing design file '../../fmul_s2.v'
Parsing design file '../../fmul_s3.v'
Parsing included file '../../define.v'.
Back to file '../../fmul_s3.v'.

Error-[SFCOR] Source file cannot be opened
  Source file "../../naivemultiplier.v" cannot be opened for reading due to 
  'No such file or directory'.
  Please fix above issue and compile again.
  
  

1 error
CPU time: .557 seconds to compile
