0.7
2020.2
Nov  8 2024
22:36:57
C:/CSE490/16bitProcessor/cse490/cse490/project_1/project_1.gen/sim_1/bd/design_1/sim/design_1.v,1744202515,verilog,,,,design_1,,,,,,,,
C:/CSE490/16bitProcessor/cse490/cse490/project_1/project_1.sim/sim_1/behav/xsim/glbl.v,1724786425,verilog,,,,glbl,,,,,,,,
C:/CSE490/16bitProcessor/cse490/cse490/project_1/project_1.srcs/sources_1/new/ALUcontrol.v,1743779093,verilog,,C:/CSE490/16bitProcessor/cse490/cse490/project_1/project_1.srcs/sources_1/new/BranchControl.v,,ALUcontrol,,,,,,,,
C:/CSE490/16bitProcessor/cse490/cse490/project_1/project_1.srcs/sources_1/new/BranchControl.v,1744053339,verilog,,C:/CSE490/16bitProcessor/cse490/cse490/project_1/project_1.srcs/sources_1/new/Control_Unit.v,,BranchControl,,,,,,,,
C:/CSE490/16bitProcessor/cse490/cse490/project_1/project_1.srcs/sources_1/new/BranchControl_TB.v,1744053251,verilog,,C:/CSE490/16bitProcessor/cse490/cse490/project_1/project_1.srcs/sources_1/new/PCU_TB.v,,BranchControl_TB,,,,,,,,
C:/CSE490/16bitProcessor/cse490/cse490/project_1/project_1.srcs/sources_1/new/Control_Unit.v,1744660401,verilog,,C:/CSE490/16bitProcessor/cse490/cse490/project_1/project_1.srcs/sources_1/new/PC_Update_Unit.v,,Control_Unit,,,,,,,,
C:/CSE490/16bitProcessor/cse490/cse490/project_1/project_1.srcs/sources_1/new/PCU_TB.v,1744206450,verilog,,C:/CSE490/16bitProcessor/cse490/cse490/project_1/project_1.srcs/sources_1/new/controlUnit_TB.v,,PCU_TB,,,,,,,,
C:/CSE490/16bitProcessor/cse490/cse490/project_1/project_1.srcs/sources_1/new/PC_Update_Unit.v,1744754983,verilog,,C:/CSE490/16bitProcessor/cse490/cse490/project_1/project_1.srcs/sources_1/new/adder2.v,,PC_Update_Unit,,,,,,,,
C:/CSE490/16bitProcessor/cse490/cse490/project_1/project_1.srcs/sources_1/new/adder2.v,1744128965,verilog,,C:/CSE490/16bitProcessor/cse490/cse490/project_1/project_1.srcs/sources_1/new/alu.v,,adder2,,,,,,,,
C:/CSE490/16bitProcessor/cse490/cse490/project_1/project_1.srcs/sources_1/new/adder2_tb.v,1743715299,verilog,,C:/CSE490/16bitProcessor/cse490/cse490/project_1/project_1.srcs/sources_1/new/mux_tb.v,,adder2_tb,,,,,,,,
C:/CSE490/16bitProcessor/cse490/cse490/project_1/project_1.srcs/sources_1/new/alu.v,1744753752,verilog,,C:/CSE490/16bitProcessor/cse490/cse490/project_1/project_1.srcs/sources_1/new/data_mem.v,,alu,,,,,,,,
C:/CSE490/16bitProcessor/cse490/cse490/project_1/project_1.srcs/sources_1/new/alu_tb.v,1743779120,verilog,,C:/CSE490/16bitProcessor/cse490/cse490/project_1/project_1.srcs/sources_1/new/im_tb.v,,alu_tb,,,,,,,,
C:/CSE490/16bitProcessor/cse490/cse490/project_1/project_1.srcs/sources_1/new/controlUnit_TB.v,1744222912,verilog,,C:/CSE490/16bitProcessor/cse490/cse490/project_1/project_1.srcs/sources_1/new/data_path_imple.v,,controlUnit_TB,,,,,,,,
C:/CSE490/16bitProcessor/cse490/cse490/project_1/project_1.srcs/sources_1/new/data_mem.v,1744733968,verilog,,C:/CSE490/16bitProcessor/cse490/cse490/project_1/project_1.srcs/sources_1/new/instruction_memory.v,,data_mem,,,,,,,,
C:/CSE490/16bitProcessor/cse490/cse490/project_1/project_1.srcs/sources_1/new/data_mem_tb.v,1743715299,verilog,,C:/CSE490/16bitProcessor/cse490/cse490/project_1/project_1.srcs/sources_1/new/adder2_tb.v,,data_mem_tb,,,,,,,,
C:/CSE490/16bitProcessor/cse490/cse490/project_1/project_1.srcs/sources_1/new/data_path_imple.v,1744755088,verilog,,C:/CSE490/16bitProcessor/cse490/cse490/project_1/project_1.srcs/sources_1/new/alu_tb.v,,datapath_impl,,,,,,,,
C:/CSE490/16bitProcessor/cse490/cse490/project_1/project_1.srcs/sources_1/new/datapath.v,1744755174,verilog,,C:/CSE490/16bitProcessor/cse490/cse490/project_1/project_1.srcs/sources_1/new/regfile_tb.v,,datapath,,,,,,,,
C:/CSE490/16bitProcessor/cse490/cse490/project_1/project_1.srcs/sources_1/new/datapath_tb.v,1744755132,verilog,,C:/CSE490/16bitProcessor/cse490/cse490/project_1/project_1.srcs/sources_1/new/BranchControl_TB.v,,datapath_tb,,,,,,,,
C:/CSE490/16bitProcessor/cse490/cse490/project_1/project_1.srcs/sources_1/new/im_tb.v,1744226562,verilog,,C:/CSE490/16bitProcessor/cse490/cse490/project_1/project_1.gen/sim_1/bd/design_1/sim/design_1.v,,im_tb,,,,,,,,
C:/CSE490/16bitProcessor/cse490/cse490/project_1/project_1.srcs/sources_1/new/instruction_memory.v,1744733500,verilog,,C:/CSE490/16bitProcessor/cse490/cse490/project_1/project_1.srcs/sources_1/new/mux.v,,instruction_memory,,,,,,,,
C:/CSE490/16bitProcessor/cse490/cse490/project_1/project_1.srcs/sources_1/new/mux.v,1744128317,verilog,,C:/CSE490/16bitProcessor/cse490/cse490/project_1/project_1.srcs/sources_1/new/mux4bit.v,,mux16bit,,,,,,,,
C:/CSE490/16bitProcessor/cse490/cse490/project_1/project_1.srcs/sources_1/new/mux4bit.v,1744138702,verilog,,C:/CSE490/16bitProcessor/cse490/cse490/project_1/project_1.srcs/sources_1/new/offset_adder.v,,mux4bit,,,,,,,,
C:/CSE490/16bitProcessor/cse490/cse490/project_1/project_1.srcs/sources_1/new/mux_tb.v,1744124368,verilog,,C:/CSE490/16bitProcessor/cse490/cse490/project_1/project_1.srcs/sources_1/new/signext_tb.v,,mux_tb,,,,,,,,
C:/CSE490/16bitProcessor/cse490/cse490/project_1/project_1.srcs/sources_1/new/offset_adder.v,1744128013,verilog,,C:/CSE490/16bitProcessor/cse490/cse490/project_1/project_1.srcs/sources_1/new/program_counter.v,,offset_adder,,,,,,,,
C:/CSE490/16bitProcessor/cse490/cse490/project_1/project_1.srcs/sources_1/new/overall_tb.v,1744223836,verilog,,C:/CSE490/16bitProcessor/cse490/cse490/project_1/project_1.srcs/sources_1/new/alu_tb.v,,overall_tb,,,,,,,,
C:/CSE490/16bitProcessor/cse490/cse490/project_1/project_1.srcs/sources_1/new/pc_tb.v,1743709120,verilog,,C:/CSE490/16bitProcessor/cse490/cse490/project_1/project_1.srcs/sources_1/new/data_mem_tb.v,,pc_tb,,,,,,,,
C:/CSE490/16bitProcessor/cse490/cse490/project_1/project_1.srcs/sources_1/new/program_counter.v,1744659355,verilog,,C:/CSE490/16bitProcessor/cse490/cse490/project_1/project_1.srcs/sources_1/new/register_file.v,,program_counter,,,,,,,,
C:/CSE490/16bitProcessor/cse490/cse490/project_1/project_1.srcs/sources_1/new/regfile_tb.v,1744314127,verilog,,C:/CSE490/16bitProcessor/cse490/cse490/project_1/project_1.srcs/sources_1/new/pc_tb.v,,regfile_tb,,,,,,,,
C:/CSE490/16bitProcessor/cse490/cse490/project_1/project_1.srcs/sources_1/new/register_file.v,1744733414,verilog,,C:/CSE490/16bitProcessor/cse490/cse490/project_1/project_1.srcs/sources_1/new/sign_externsion.v,,register_file,,,,,,,,
C:/CSE490/16bitProcessor/cse490/cse490/project_1/project_1.srcs/sources_1/new/sign_externsion.v,1744398943,verilog,,C:/CSE490/16bitProcessor/cse490/cse490/project_1/project_1.srcs/sources_1/new/datapath.v,,sign_extension,,,,,,,,
C:/CSE490/16bitProcessor/cse490/cse490/project_1/project_1.srcs/sources_1/new/signext_tb.v,1743780038,verilog,,C:/CSE490/16bitProcessor/cse490/cse490/project_1/project_1.srcs/sources_1/new/datapath_tb.v,,signext_tb,,,,,,,,
C:/CSE490/16bitProcessor/cse490/cse490/project_1/project_1.srcs/sources_1/new/testbench.v,1744224048,verilog,,C:/CSE490/16bitProcessor/cse490/cse490/project_1/project_1.srcs/sources_1/new/alu_tb.v,,testbench,,,,,,,,
