// Seed: 1809734531
`timescale 1ps / 1ps
module module_0 (
    input reg id_0,
    input reg id_1
);
  logic id_2 (
      1,
      1,
      id_0
  );
  assign id_3[1] = id_1;
  reg   id_4;
  logic id_5;
  type_12(
      id_0, id_4, 1'b0
  );
  logic id_6 = 1 - id_6;
  always @(negedge id_6) begin
    id_4 <= id_1;
  end
  assign id_6 = 1;
endmodule
