
*** Running vivado
    with args -log Factorial_fpga.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Factorial_fpga.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source Factorial_fpga.tcl -notrace
Command: synth_design -top Factorial_fpga -part xc7a35tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t-csg324'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t-csg324'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 327232 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 297.633 ; gain = 74.684
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Factorial_fpga' [C:/Users/Alti/Lab_1_Factorial/Lab_1_Factorial.srcs/sources_1/imports/new/Factorial_fpga.v:4]
INFO: [Synth 8-638] synthesizing module 'Factorial' [C:/Users/Alti/Lab_1_Factorial/Lab_1_Factorial.srcs/sources_1/imports/new/Factorial.v:3]
	Parameter datain_width bound to: 4 - type: integer 
	Parameter dataout_width bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'factorial_DP' [C:/Users/Alti/Lab_1_Factorial/Lab_1_Factorial.srcs/sources_1/imports/new/DP.v:3]
	Parameter datain_width bound to: 4 - type: integer 
	Parameter dataout_width bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'CNT_down' [C:/Users/Alti/Lab_1_Factorial/Lab_1_Factorial.srcs/sources_1/imports/new/CNT_down.v:2]
	Parameter data_width bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'CNT_down' (1#1) [C:/Users/Alti/Lab_1_Factorial/Lab_1_Factorial.srcs/sources_1/imports/new/CNT_down.v:2]
INFO: [Synth 8-638] synthesizing module 'CMP' [C:/Users/Alti/Lab_1_Factorial/Lab_1_Factorial.srcs/sources_1/imports/new/CMP.v:2]
	Parameter data_width bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'CMP' (2#1) [C:/Users/Alti/Lab_1_Factorial/Lab_1_Factorial.srcs/sources_1/imports/new/CMP.v:2]
INFO: [Synth 8-638] synthesizing module 'MUL' [C:/Users/Alti/Lab_1_Factorial/Lab_1_Factorial.srcs/sources_1/imports/new/MUL.v:3]
	Parameter in_width bound to: 32 - type: integer 
	Parameter out_width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'MUL' (3#1) [C:/Users/Alti/Lab_1_Factorial/Lab_1_Factorial.srcs/sources_1/imports/new/MUL.v:3]
INFO: [Synth 8-638] synthesizing module 'mux2to1' [C:/Users/Alti/Lab_1_Factorial/Lab_1_Factorial.srcs/sources_1/imports/new/mux2to1.v:3]
	Parameter data_width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux2to1' (4#1) [C:/Users/Alti/Lab_1_Factorial/Lab_1_Factorial.srcs/sources_1/imports/new/mux2to1.v:3]
INFO: [Synth 8-638] synthesizing module 'REG' [C:/Users/Alti/Lab_1_Factorial/Lab_1_Factorial.srcs/sources_1/imports/new/REG.v:4]
	Parameter data_width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'REG' (5#1) [C:/Users/Alti/Lab_1_Factorial/Lab_1_Factorial.srcs/sources_1/imports/new/REG.v:4]
INFO: [Synth 8-256] done synthesizing module 'factorial_DP' (6#1) [C:/Users/Alti/Lab_1_Factorial/Lab_1_Factorial.srcs/sources_1/imports/new/DP.v:3]
INFO: [Synth 8-638] synthesizing module 'factorial_CU' [C:/Users/Alti/Lab_1_Factorial/Lab_1_Factorial.srcs/sources_1/imports/new/factorial_CU.v:3]
	Parameter S0 bound to: 3'b000 
	Parameter S1 bound to: 3'b001 
	Parameter S2 bound to: 3'b010 
	Parameter S3 bound to: 3'b011 
	Parameter S4 bound to: 3'b100 
WARNING: [Synth 8-6014] Unused sequential element s_out_reg was removed.  [C:/Users/Alti/Lab_1_Factorial/Lab_1_Factorial.srcs/sources_1/imports/new/factorial_CU.v:45]
WARNING: [Synth 8-6014] Unused sequential element en_CNT_reg was removed.  [C:/Users/Alti/Lab_1_Factorial/Lab_1_Factorial.srcs/sources_1/imports/new/factorial_CU.v:45]
WARNING: [Synth 8-6014] Unused sequential element ld_CNT_reg was removed.  [C:/Users/Alti/Lab_1_Factorial/Lab_1_Factorial.srcs/sources_1/imports/new/factorial_CU.v:45]
INFO: [Synth 8-256] done synthesizing module 'factorial_CU' (7#1) [C:/Users/Alti/Lab_1_Factorial/Lab_1_Factorial.srcs/sources_1/imports/new/factorial_CU.v:3]
INFO: [Synth 8-256] done synthesizing module 'Factorial' (8#1) [C:/Users/Alti/Lab_1_Factorial/Lab_1_Factorial.srcs/sources_1/imports/new/Factorial.v:3]
INFO: [Synth 8-638] synthesizing module 'clk_gen' [C:/Users/Alti/Lab_1_Factorial/Lab_1_Factorial.srcs/sources_1/imports/new/clk_gen.v:1]
INFO: [Synth 8-256] done synthesizing module 'clk_gen' (9#1) [C:/Users/Alti/Lab_1_Factorial/Lab_1_Factorial.srcs/sources_1/imports/new/clk_gen.v:1]
INFO: [Synth 8-638] synthesizing module 'button_debouncer' [C:/Users/Alti/Lab_1_Factorial/Lab_1_Factorial.srcs/sources_1/imports/new/button_debouncer.v:1]
	Parameter depth bound to: 8 - type: integer 
	Parameter history_max bound to: 255 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'button_debouncer' (10#1) [C:/Users/Alti/Lab_1_Factorial/Lab_1_Factorial.srcs/sources_1/imports/new/button_debouncer.v:1]
INFO: [Synth 8-638] synthesizing module 'bin2bcd32' [C:/Users/Alti/Lab_1_Factorial/Lab_1_Factorial.srcs/sources_1/imports/new/bin2bcd32.v:1]
INFO: [Synth 8-256] done synthesizing module 'bin2bcd32' (11#1) [C:/Users/Alti/Lab_1_Factorial/Lab_1_Factorial.srcs/sources_1/imports/new/bin2bcd32.v:1]
INFO: [Synth 8-638] synthesizing module 'bcd_to_7seg' [C:/Users/Alti/Lab_1_Factorial/Lab_1_Factorial.srcs/sources_1/imports/new/bcd_to_7seg.v:1]
INFO: [Synth 8-256] done synthesizing module 'bcd_to_7seg' (12#1) [C:/Users/Alti/Lab_1_Factorial/Lab_1_Factorial.srcs/sources_1/imports/new/bcd_to_7seg.v:1]
INFO: [Synth 8-638] synthesizing module 'led_mux' [C:/Users/Alti/Lab_1_Factorial/Lab_1_Factorial.srcs/sources_1/imports/new/led_mux.v:3]
INFO: [Synth 8-226] default block is never used [C:/Users/Alti/Lab_1_Factorial/Lab_1_Factorial.srcs/sources_1/imports/new/led_mux.v:12]
INFO: [Synth 8-256] done synthesizing module 'led_mux' (13#1) [C:/Users/Alti/Lab_1_Factorial/Lab_1_Factorial.srcs/sources_1/imports/new/led_mux.v:3]
INFO: [Synth 8-256] done synthesizing module 'Factorial_fpga' (14#1) [C:/Users/Alti/Lab_1_Factorial/Lab_1_Factorial.srcs/sources_1/imports/new/Factorial_fpga.v:4]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 337.711 ; gain = 114.762
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 337.711 ; gain = 114.762
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Alti/Lab_1_Factorial/Lab_1_Factorial.srcs/constrs_1/imports/new/Factorial.xdc]
Finished Parsing XDC File [C:/Users/Alti/Lab_1_Factorial/Lab_1_Factorial.srcs/constrs_1/imports/new/Factorial.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Alti/Lab_1_Factorial/Lab_1_Factorial.srcs/constrs_1/imports/new/Factorial.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Factorial_fpga_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Factorial_fpga_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 638.672 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 638.672 ; gain = 415.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 638.672 ; gain = 415.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 638.672 ; gain = 415.723
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element out_reg was removed.  [C:/Users/Alti/Lab_1_Factorial/Lab_1_Factorial.srcs/sources_1/imports/new/CNT_down.v:14]
INFO: [Synth 8-802] inferred FSM for state register 'CS_reg' in module 'factorial_CU'
WARNING: [Synth 8-6014] Unused sequential element CS_reg was removed.  [C:/Users/Alti/Lab_1_Factorial/Lab_1_Factorial.srcs/sources_1/imports/new/factorial_CU.v:18]
INFO: [Synth 8-5544] ROM "Done" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ld_Product" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_in" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NS" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "count1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk_4sec" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk_5KHz" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "debounced_button0" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element CS_reg was removed.  [C:/Users/Alti/Lab_1_Factorial/Lab_1_Factorial.srcs/sources_1/imports/new/factorial_CU.v:18]
WARNING: [Synth 8-6014] Unused sequential element CS_reg was removed.  [C:/Users/Alti/Lab_1_Factorial/Lab_1_Factorial.srcs/sources_1/imports/new/factorial_CU.v:18]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                      S0 |                            00001 |                              000
                      S1 |                            00010 |                              001
                      S2 |                            00100 |                              010
                      S3 |                            01000 |                              011
                      S4 |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CS_reg' using encoding 'one-hot' in module 'factorial_CU'
WARNING: [Synth 8-6014] Unused sequential element CS_reg was removed.  [C:/Users/Alti/Lab_1_Factorial/Lab_1_Factorial.srcs/sources_1/imports/new/factorial_CU.v:18]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 638.672 ; gain = 415.723
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   8 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module CNT_down 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module MUL 
Detailed RTL Component Info : 
+---Multipliers : 
	                32x32  Multipliers := 1     
Module mux2to1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module REG 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module factorial_CU 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      5 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
Module clk_gen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module button_debouncer 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module led_mux 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element autoClock/count_reg was removed.  [C:/Users/Alti/Lab_1_Factorial/Lab_1_Factorial.srcs/sources_1/imports/new/clk_gen.v:11]
WARNING: [Synth 8-6014] Unused sequential element autoClock/clk_4sec_reg was removed.  [C:/Users/Alti/Lab_1_Factorial/Lab_1_Factorial.srcs/sources_1/imports/new/clk_gen.v:13]
INFO: [Synth 8-5545] ROM "autoClock/count1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "autoClock/clk_5KHz" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "Debouncer/debounced_button0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Alti/Lab_1_Factorial/Lab_1_Factorial.srcs/sources_1/imports/new/MUL.v:12]
WARNING: [Synth 8-6014] Unused sequential element Fa/DP/Product_reg/out_reg was removed.  [C:/Users/Alti/Lab_1_Factorial/Lab_1_Factorial.srcs/sources_1/imports/new/REG.v:13]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [C:/Users/Alti/Lab_1_Factorial/Lab_1_Factorial.srcs/sources_1/imports/new/MUL.v:12]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [C:/Users/Alti/Lab_1_Factorial/Lab_1_Factorial.srcs/sources_1/imports/new/MUL.v:12]
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [C:/Users/Alti/Lab_1_Factorial/Lab_1_Factorial.srcs/sources_1/imports/new/MUL.v:12]
WARNING: [Synth 8-6014] Unused sequential element Fa/DP/CNT/out_reg was removed.  [C:/Users/Alti/Lab_1_Factorial/Lab_1_Factorial.srcs/sources_1/imports/new/CNT_down.v:14]
DSP Report: Generating DSP Fa/DP/Mult/Product0, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP Fa/DP/Mult/Product0.
DSP Report: register A is absorbed into DSP Fa/DP/Mult/Product0.
DSP Report: operator Fa/DP/Mult/Product0 is absorbed into DSP Fa/DP/Mult/Product0.
DSP Report: operator Fa/DP/Mult/Product0 is absorbed into DSP Fa/DP/Mult/Product0.
DSP Report: Generating DSP Fa/DP/Mult/Product0, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register B is absorbed into DSP Fa/DP/Mult/Product0.
DSP Report: register A is absorbed into DSP Fa/DP/Mult/Product0.
DSP Report: operator Fa/DP/Mult/Product0 is absorbed into DSP Fa/DP/Mult/Product0.
DSP Report: operator Fa/DP/Mult/Product0 is absorbed into DSP Fa/DP/Mult/Product0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:44 ; elapsed = 00:00:56 . Memory (MB): peak = 638.672 ; gain = 415.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+---------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name    | DSP Mapping      | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Factorial_fpga | A2*B2            | 18     | 5      | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|Factorial_fpga | (PCIN>>17)+A2*B2 | 16     | 5      | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
+---------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:04 ; elapsed = 00:01:20 . Memory (MB): peak = 725.246 ; gain = 502.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:04 ; elapsed = 00:01:21 . Memory (MB): peak = 736.391 ; gain = 513.441
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:07 ; elapsed = 00:01:24 . Memory (MB): peak = 814.422 ; gain = 591.473
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:08 ; elapsed = 00:01:25 . Memory (MB): peak = 814.422 ; gain = 591.473
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:08 ; elapsed = 00:01:25 . Memory (MB): peak = 814.422 ; gain = 591.473
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:08 ; elapsed = 00:01:26 . Memory (MB): peak = 814.422 ; gain = 591.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:09 ; elapsed = 00:01:27 . Memory (MB): peak = 814.422 ; gain = 591.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:09 ; elapsed = 00:01:27 . Memory (MB): peak = 814.422 ; gain = 591.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:09 ; elapsed = 00:01:27 . Memory (MB): peak = 814.422 ; gain = 591.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     1|
|2     |CARRY4  |   569|
|3     |DSP48E1 |     2|
|4     |LUT1    |   184|
|5     |LUT2    |   513|
|6     |LUT3    |   843|
|7     |LUT4    |   723|
|8     |LUT5    |   722|
|9     |LUT6    |  1190|
|10    |MUXF7   |     7|
|11    |FDRE    |    54|
|12    |IBUF    |     8|
|13    |OBUF    |    20|
+------+--------+------+

Report Instance Areas: 
+------+-------------+-----------------+------+
|      |Instance     |Module           |Cells |
+------+-------------+-----------------+------+
|1     |top          |                 |  4836|
|2     |  Debouncer  |button_debouncer |    11|
|3     |  Fa         |Factorial        |  2252|
|4     |    CU       |factorial_CU     |   728|
|5     |    DP       |factorial_DP     |  1524|
|6     |      CNT    |CNT_down         |    11|
|7     |      Mult   |MUL              |  1481|
|8     |      in_MUX |mux2to1          |    32|
|9     |  LED_mux    |led_mux          |    28|
|10    |  autoClock  |clk_gen          |    82|
|11    |  convert    |bin2bcd32        |  2032|
+------+-------------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:09 ; elapsed = 00:01:27 . Memory (MB): peak = 814.422 ; gain = 591.473
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 13 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:58 ; elapsed = 00:01:17 . Memory (MB): peak = 814.422 ; gain = 290.512
Synthesis Optimization Complete : Time (s): cpu = 00:01:09 ; elapsed = 00:01:27 . Memory (MB): peak = 814.422 ; gain = 591.473
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 579 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

55 Infos, 16 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:13 ; elapsed = 00:01:32 . Memory (MB): peak = 814.422 ; gain = 594.488
INFO: [Common 17-1381] The checkpoint 'C:/Users/Alti/Lab_1_Factorial/Lab_1_Factorial.runs/synth_1/Factorial_fpga.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.079 . Memory (MB): peak = 814.422 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Sep  6 11:22:11 2018...
