Release 14.2 - xst P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Reading design: vga_display.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "vga_display.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "vga_display"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : vga_display
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "\\ad\eng\users\m\a\mariof\EC311 Project\Given\EndingOneAndDone\vga_controller_640_60.v" into library work
Parsing module <vga_controller_640_60>.
Analyzing Verilog file "\\ad\eng\users\m\a\mariof\EC311 Project\Given\EndingOneAndDone\vga_display.v" into library work
Parsing module <vga_display>.
Parsing module <sevensegmentdisplay>.
Parsing module <clockdivider2>.
Parsing module <debouncer>.
Parsing module <trigmux>.
Parsing module <counter>.
Parsing module <clockdivider>.
Parsing module <seven_alternate>.
Parsing module <binary_to_segment>.
Parsing module <lfsr>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================
WARNING:HDLCompiler:1016 - "\\ad\eng\users\m\a\mariof\EC311 Project\Given\EndingOneAndDone\vga_display.v" Line 475: Port gameover is not connected to this instance

Elaborating module <vga_display>.
WARNING:HDLCompiler:1127 - "\\ad\eng\users\m\a\mariof\EC311 Project\Given\EndingOneAndDone\vga_display.v" Line 95: Assignment to counter_clock ignored, since the identifier is never used

Elaborating module <vga_controller_640_60>.
WARNING:HDLCompiler:413 - "\\ad\eng\users\m\a\mariof\EC311 Project\Given\EndingOneAndDone\vga_display.v" Line 177: Result of 28-bit expression is truncated to fit in 27-bit target.
WARNING:HDLCompiler:413 - "\\ad\eng\users\m\a\mariof\EC311 Project\Given\EndingOneAndDone\vga_display.v" Line 190: Result of 12-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:413 - "\\ad\eng\users\m\a\mariof\EC311 Project\Given\EndingOneAndDone\vga_display.v" Line 194: Result of 12-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:413 - "\\ad\eng\users\m\a\mariof\EC311 Project\Given\EndingOneAndDone\vga_display.v" Line 195: Result of 28-bit expression is truncated to fit in 27-bit target.
WARNING:HDLCompiler:1127 - "\\ad\eng\users\m\a\mariof\EC311 Project\Given\EndingOneAndDone\vga_display.v" Line 215: Assignment to slow_clk ignored, since the identifier is never used

Elaborating module <sevensegmentdisplay>.

Elaborating module <clockdivider2>.

Elaborating module <debouncer>.

Elaborating module <trigmux>.
WARNING:HDLCompiler:91 - "\\ad\eng\users\m\a\mariof\EC311 Project\Given\EndingOneAndDone\vga_display.v" Line 566: Signal <clkdivider> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "\\ad\eng\users\m\a\mariof\EC311 Project\Given\EndingOneAndDone\vga_display.v" Line 570: Signal <debouncer> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.

Elaborating module <counter>.
WARNING:HDLCompiler:413 - "\\ad\eng\users\m\a\mariof\EC311 Project\Given\EndingOneAndDone\vga_display.v" Line 600: Result of 28-bit expression is truncated to fit in 27-bit target.
WARNING:HDLCompiler:413 - "\\ad\eng\users\m\a\mariof\EC311 Project\Given\EndingOneAndDone\vga_display.v" Line 614: Result of 12-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:413 - "\\ad\eng\users\m\a\mariof\EC311 Project\Given\EndingOneAndDone\vga_display.v" Line 618: Result of 12-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:413 - "\\ad\eng\users\m\a\mariof\EC311 Project\Given\EndingOneAndDone\vga_display.v" Line 619: Result of 28-bit expression is truncated to fit in 27-bit target.
WARNING:HDLCompiler:413 - "\\ad\eng\users\m\a\mariof\EC311 Project\Given\EndingOneAndDone\vga_display.v" Line 681: Result of 32-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:413 - "\\ad\eng\users\m\a\mariof\EC311 Project\Given\EndingOneAndDone\vga_display.v" Line 687: Result of 32-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:413 - "\\ad\eng\users\m\a\mariof\EC311 Project\Given\EndingOneAndDone\vga_display.v" Line 692: Result of 32-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:413 - "\\ad\eng\users\m\a\mariof\EC311 Project\Given\EndingOneAndDone\vga_display.v" Line 697: Result of 32-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:189 - "\\ad\eng\users\m\a\mariof\EC311 Project\Given\EndingOneAndDone\vga_display.v" Line 497: Size mismatch in connection of port <gameovercount>. Formal port size is 16-bit while actual signal size is 1-bit.

Elaborating module <clockdivider>.

Elaborating module <seven_alternate>.

Elaborating module <binary_to_segment>.
WARNING:HDLCompiler:552 - "\\ad\eng\users\m\a\mariof\EC311 Project\Given\EndingOneAndDone\vga_display.v" Line 475: Input port gameover is not connected on this instance

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <vga_display>.
    Related source file is "\\ad\eng\users\m\a\mariof\EC311 Project\Given\EndingOneAndDone\vga_display.v".
        N = 2
        S_IDLE = 0
        S_UP = 1
        S_DOWN = 2
        S_LEFT = 4
        S_RIGHT = 8
WARNING:Xst:2898 - Port 'gameover', unconnected in block instance 'seg', is tied to GND.
WARNING:Xst:2935 - Signal 'points1', unconnected in block 'vga_display', is tied to its initial value (0000000000000000).
    Found 1-bit register for signal <clk_25Mhz>.
    Found 2-bit register for signal <count>.
    Found 27-bit register for signal <count2>.
    Found 1-bit register for signal <slow_game_clk>.
    Found 11-bit register for signal <y>.
    Found 27-bit register for signal <count4>.
    Found 3-bit register for signal <R>.
    Found 3-bit register for signal <G>.
    Found 2-bit register for signal <B>.
    Found 2-bit adder for signal <count[1]_GND_1_o_add_4_OUT> created at line 96.
    Found 27-bit adder for signal <count2[26]_GND_1_o_add_9_OUT> created at line 177.
    Found 11-bit adder for signal <y[10]_GND_1_o_add_14_OUT> created at line 190.
    Found 11-bit adder for signal <y[10]_GND_1_o_add_15_OUT> created at line 194.
    Found 27-bit adder for signal <count4[26]_GND_1_o_add_17_OUT> created at line 195.
    Found 32-bit adder for signal <PWR_1_o_GND_1_o_add_25_OUT> created at line 225.
    Found 32-bit adder for signal <PWR_1_o_GND_1_o_add_30_OUT> created at line 226.
    Found 32-bit adder for signal <PWR_1_o_GND_1_o_add_32_OUT> created at line 226.
    Found 32-bit adder for signal <PWR_1_o_GND_1_o_add_36_OUT> created at line 227.
    Found 32-bit adder for signal <PWR_1_o_GND_1_o_add_38_OUT> created at line 227.
    Found 32-bit adder for signal <PWR_1_o_GND_1_o_add_44_OUT> created at line 228.
    Found 32-bit adder for signal <PWR_1_o_GND_1_o_add_48_OUT> created at line 231.
    Found 32-bit adder for signal <PWR_1_o_GND_1_o_add_50_OUT> created at line 231.
    Found 32-bit adder for signal <PWR_1_o_GND_1_o_add_54_OUT> created at line 232.
    Found 32-bit adder for signal <PWR_1_o_GND_1_o_add_56_OUT> created at line 232.
    Found 32-bit adder for signal <PWR_1_o_GND_1_o_add_60_OUT> created at line 233.
    Found 32-bit adder for signal <PWR_1_o_GND_1_o_add_62_OUT> created at line 233.
    Found 32-bit adder for signal <PWR_1_o_GND_1_o_add_66_OUT> created at line 234.
    Found 32-bit adder for signal <PWR_1_o_GND_1_o_add_68_OUT> created at line 234.
    Found 32-bit adder for signal <PWR_1_o_GND_1_o_add_72_OUT> created at line 237.
    Found 32-bit adder for signal <PWR_1_o_GND_1_o_add_74_OUT> created at line 237.
    Found 32-bit adder for signal <PWR_1_o_GND_1_o_add_78_OUT> created at line 238.
    Found 32-bit adder for signal <PWR_1_o_GND_1_o_add_80_OUT> created at line 238.
    Found 32-bit adder for signal <PWR_1_o_GND_1_o_add_84_OUT> created at line 239.
    Found 32-bit adder for signal <PWR_1_o_GND_1_o_add_86_OUT> created at line 239.
    Found 27-bit comparator greater for signal <GND_1_o_count4[26]_LessThan_14_o> created at line 189
    Found 32-bit comparator lessequal for signal <n0019> created at line 225
    Found 11-bit comparator lessequal for signal <n0022> created at line 225
    Found 32-bit comparator lessequal for signal <n0027> created at line 226
    Found 32-bit comparator lessequal for signal <n0031> created at line 226
    Found 32-bit comparator lessequal for signal <n0036> created at line 227
    Found 32-bit comparator lessequal for signal <n0040> created at line 227
    Found 32-bit comparator lessequal for signal <n0044> created at line 228
    Found 32-bit comparator lessequal for signal <n0048> created at line 228
    Found 32-bit comparator lessequal for signal <n0053> created at line 231
    Found 32-bit comparator lessequal for signal <n0057> created at line 231
    Found 32-bit comparator lessequal for signal <n0062> created at line 232
    Found 32-bit comparator lessequal for signal <n0066> created at line 232
    Found 32-bit comparator lessequal for signal <n0071> created at line 233
    Found 32-bit comparator lessequal for signal <n0075> created at line 233
    Found 11-bit comparator lessequal for signal <n0079> created at line 234
    Found 11-bit comparator lessequal for signal <n0081> created at line 234
    Found 32-bit comparator lessequal for signal <n0085> created at line 234
    Found 32-bit comparator lessequal for signal <n0089> created at line 234
    Found 11-bit comparator lessequal for signal <n0093> created at line 237
    Found 11-bit comparator lessequal for signal <n0095> created at line 237
    Found 32-bit comparator lessequal for signal <n0099> created at line 237
    Found 32-bit comparator lessequal for signal <n0103> created at line 237
    Found 11-bit comparator lessequal for signal <n0107> created at line 238
    Found 11-bit comparator lessequal for signal <n0109> created at line 238
    Found 32-bit comparator lessequal for signal <n0113> created at line 238
    Found 32-bit comparator lessequal for signal <n0117> created at line 238
    Found 11-bit comparator lessequal for signal <n0122> created at line 239
    Found 11-bit comparator lessequal for signal <n0124> created at line 239
    Found 32-bit comparator lessequal for signal <n0128> created at line 239
    Found 32-bit comparator lessequal for signal <n0132> created at line 239
    Found 11-bit comparator lessequal for signal <n0139> created at line 245
    Found 11-bit comparator lessequal for signal <n0142> created at line 245
    Summary:
	inferred  24 Adder/Subtractor(s).
	inferred  77 D-type flip-flop(s).
	inferred  33 Comparator(s).
	inferred  27 Multiplexer(s).
Unit <vga_display> synthesized.

Synthesizing Unit <vga_controller_640_60>.
    Related source file is "\\ad\eng\users\m\a\mariof\EC311 Project\Given\EndingOneAndDone\vga_controller_640_60.v".
        HMAX = 800
        VMAX = 525
        HLINES = 640
        HFP = 648
        HSP = 744
        VLINES = 480
        VFP = 482
        VSP = 484
        SPP = 0
    Found 11-bit register for signal <hcounter>.
    Found 11-bit register for signal <vcounter>.
    Found 1-bit register for signal <HS>.
    Found 1-bit register for signal <VS>.
    Found 1-bit register for signal <blank>.
    Found 11-bit adder for signal <hcounter[10]_GND_2_o_add_4_OUT> created at line 50.
    Found 11-bit adder for signal <vcounter[10]_GND_2_o_add_12_OUT> created at line 58.
    Found 11-bit comparator lessequal for signal <n0014> created at line 65
    Found 11-bit comparator greater for signal <hcounter[10]_GND_2_o_LessThan_20_o> created at line 65
    Found 11-bit comparator lessequal for signal <n0020> created at line 72
    Found 11-bit comparator greater for signal <vcounter[10]_GND_2_o_LessThan_23_o> created at line 72
    Found 11-bit comparator greater for signal <hcounter[10]_GND_2_o_LessThan_24_o> created at line 77
    Found 11-bit comparator greater for signal <vcounter[10]_GND_2_o_LessThan_25_o> created at line 77
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  25 D-type flip-flop(s).
	inferred   6 Comparator(s).
Unit <vga_controller_640_60> synthesized.

Synthesizing Unit <sevensegmentdisplay>.
    Related source file is "\\ad\eng\users\m\a\mariof\EC311 Project\Given\EndingOneAndDone\vga_display.v".
WARNING:Xst:647 - Input <gameover> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <sevensegmentdisplay> synthesized.

Synthesizing Unit <clockdivider2>.
    Related source file is "\\ad\eng\users\m\a\mariof\EC311 Project\Given\EndingOneAndDone\vga_display.v".
    Found 1-bit register for signal <out_clk>.
    Found 26-bit register for signal <count>.
    Found 26-bit adder for signal <count[25]_GND_4_o_add_1_OUT> created at line 514.
    Found 26-bit comparator lessequal for signal <n0001> created at line 515
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  27 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <clockdivider2> synthesized.

Synthesizing Unit <debouncer>.
    Related source file is "\\ad\eng\users\m\a\mariof\EC311 Project\Given\EndingOneAndDone\vga_display.v".
    Found 24-bit register for signal <counter>.
    Found 1-bit register for signal <clean>.
    Found 24-bit adder for signal <counter[23]_GND_5_o_add_3_OUT> created at line 538.
    Found 24-bit comparator greater for signal <counter[23]_PWR_5_o_LessThan_3_o> created at line 535
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  25 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <debouncer> synthesized.

Synthesizing Unit <trigmux>.
    Related source file is "\\ad\eng\users\m\a\mariof\EC311 Project\Given\EndingOneAndDone\vga_display.v".
    Summary:
	inferred   1 Multiplexer(s).
Unit <trigmux> synthesized.

Synthesizing Unit <counter>.
    Related source file is "\\ad\eng\users\m\a\mariof\EC311 Project\Given\EndingOneAndDone\vga_display.v".
WARNING:Xst:647 - Input <trigger> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <slow_game_clk>.
    Found 11-bit register for signal <y>.
    Found 27-bit register for signal <count4>.
    Found 16-bit register for signal <points1>.
    Found 16-bit register for signal <gameovercount>.
    Found 27-bit register for signal <count2>.
    Found 27-bit adder for signal <count2[26]_GND_7_o_add_2_OUT> created at line 600.
    Found 11-bit adder for signal <y[10]_GND_7_o_add_7_OUT> created at line 614.
    Found 11-bit adder for signal <y[10]_GND_7_o_add_8_OUT> created at line 618.
    Found 27-bit adder for signal <count4[26]_GND_7_o_add_10_OUT> created at line 619.
    Found 16-bit adder for signal <points1[15]_GND_7_o_add_40_OUT> created at line 675.
    Found 16-bit subtractor for signal <GND_7_o_GND_7_o_sub_69_OUT<15:0>> created at line 697.
    Found 27-bit comparator greater for signal <GND_7_o_count4[26]_LessThan_7_o> created at line 613
    Found 11-bit comparator greater for signal <GND_7_o_y[10]_LessThan_15_o> created at line 658
    Found 11-bit comparator greater for signal <y[10]_GND_7_o_LessThan_16_o> created at line 658
    Found 11-bit comparator greater for signal <PWR_7_o_y[10]_LessThan_17_o> created at line 658
    Found 11-bit comparator greater for signal <y[10]_PWR_7_o_LessThan_18_o> created at line 658
    Found 11-bit comparator greater for signal <PWR_7_o_y[10]_LessThan_19_o> created at line 658
    Found 11-bit comparator greater for signal <GND_7_o_y[10]_LessThan_21_o> created at line 664
    Found 11-bit comparator greater for signal <y[10]_PWR_7_o_LessThan_22_o> created at line 664
    Found 11-bit comparator greater for signal <PWR_7_o_y[10]_LessThan_23_o> created at line 664
    Found 11-bit comparator greater for signal <y[10]_PWR_7_o_LessThan_24_o> created at line 664
    Found 11-bit comparator greater for signal <GND_7_o_y[10]_LessThan_25_o> created at line 664
    Found 11-bit comparator greater for signal <y[10]_GND_7_o_LessThan_26_o> created at line 664
    Found 11-bit comparator greater for signal <PWR_7_o_y[10]_LessThan_28_o> created at line 669
    Found 11-bit comparator greater for signal <y[10]_PWR_7_o_LessThan_29_o> created at line 669
    Found 11-bit comparator greater for signal <PWR_7_o_y[10]_LessThan_30_o> created at line 669
    Found 11-bit comparator greater for signal <y[10]_PWR_7_o_LessThan_31_o> created at line 669
    Found 11-bit comparator greater for signal <GND_7_o_y[10]_LessThan_32_o> created at line 669
    Found 11-bit comparator greater for signal <y[10]_GND_7_o_LessThan_33_o> created at line 669
    Found 11-bit comparator greater for signal <PWR_7_o_y[10]_LessThan_35_o> created at line 674
    Found 11-bit comparator greater for signal <y[10]_PWR_7_o_LessThan_36_o> created at line 674
    Found 11-bit comparator greater for signal <GND_7_o_y[10]_LessThan_37_o> created at line 674
    Found 11-bit comparator greater for signal <y[10]_GND_7_o_LessThan_38_o> created at line 674
    Found 11-bit comparator greater for signal <PWR_7_o_y[10]_LessThan_39_o> created at line 674
    Found 11-bit comparator greater for signal <y[10]_PWR_7_o_LessThan_40_o> created at line 674
    Found 11-bit comparator greater for signal <GND_7_o_y[10]_LessThan_42_o> created at line 680
    Found 11-bit comparator greater for signal <y[10]_GND_7_o_LessThan_43_o> created at line 680
    Found 11-bit comparator greater for signal <PWR_7_o_y[10]_LessThan_46_o> created at line 680
    Found 11-bit comparator greater for signal <y[10]_PWR_7_o_LessThan_47_o> created at line 680
    Found 11-bit comparator greater for signal <y[10]_GND_7_o_LessThan_51_o> created at line 686
    Found 11-bit comparator greater for signal <GND_7_o_y[10]_LessThan_52_o> created at line 686
    Found 11-bit comparator greater for signal <PWR_7_o_y[10]_LessThan_56_o> created at line 691
    Found 11-bit comparator greater for signal <GND_7_o_y[10]_LessThan_58_o> created at line 691
    Found 11-bit comparator greater for signal <y[10]_GND_7_o_LessThan_59_o> created at line 691
    Found 11-bit comparator greater for signal <GND_7_o_y[10]_LessThan_60_o> created at line 691
    Found 11-bit comparator greater for signal <y[10]_GND_7_o_LessThan_61_o> created at line 691
    Found 11-bit comparator greater for signal <PWR_7_o_y[10]_LessThan_63_o> created at line 696
    Found 11-bit comparator greater for signal <GND_7_o_y[10]_LessThan_65_o> created at line 696
    Found 11-bit comparator greater for signal <y[10]_PWR_7_o_LessThan_66_o> created at line 696
    Found 11-bit comparator greater for signal <GND_7_o_y[10]_LessThan_67_o> created at line 696
    Found 11-bit comparator greater for signal <y[10]_GND_7_o_LessThan_68_o> created at line 696
    Summary:
	inferred   5 Adder/Subtractor(s).
	inferred  98 D-type flip-flop(s).
	inferred  40 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <counter> synthesized.

Synthesizing Unit <clockdivider>.
    Related source file is "\\ad\eng\users\m\a\mariof\EC311 Project\Given\EndingOneAndDone\vga_display.v".
    Found 1-bit register for signal <out_clk>.
    Found 16-bit register for signal <count>.
    Found 16-bit adder for signal <count[15]_GND_8_o_add_1_OUT> created at line 727.
    Found 16-bit comparator lessequal for signal <n0001> created at line 728
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  17 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <clockdivider> synthesized.

Synthesizing Unit <seven_alternate>.
    Related source file is "\\ad\eng\users\m\a\mariof\EC311 Project\Given\EndingOneAndDone\vga_display.v".
    Found 4-bit register for signal <small_bin>.
    Found 4-bit register for signal <AN>.
    Found 2-bit register for signal <count>.
    Found 2-bit adder for signal <count[1]_GND_9_o_add_0_OUT> created at line 765.
    Found 4x4-bit Read Only RAM for signal <count[1]_GND_9_o_wide_mux_1_OUT>
    Found 4-bit 4-to-1 multiplexer for signal <count[1]_big_bin[15]_wide_mux_2_OUT> created at line 766.
    Summary:
	inferred   1 RAM(s).
	inferred   1 Adder/Subtractor(s).
	inferred  10 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <seven_alternate> synthesized.

Synthesizing Unit <binary_to_segment>.
    Related source file is "\\ad\eng\users\m\a\mariof\EC311 Project\Given\EndingOneAndDone\vga_display.v".
    Found 16x7-bit Read Only RAM for signal <seven>
    Summary:
	inferred   1 RAM(s).
Unit <binary_to_segment> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 16x7-bit single-port Read Only RAM                    : 1
 4x4-bit single-port Read Only RAM                     : 1
# Adders/Subtractors                                   : 36
 11-bit adder                                          : 4
 16-bit adder                                          : 2
 16-bit subtractor                                     : 1
 2-bit adder                                           : 2
 24-bit adder                                          : 2
 26-bit adder                                          : 1
 27-bit adder                                          : 4
 32-bit adder                                          : 20
# Registers                                            : 31
 1-bit register                                        : 10
 11-bit register                                       : 4
 16-bit register                                       : 3
 2-bit register                                        : 3
 24-bit register                                       : 2
 26-bit register                                       : 1
 27-bit register                                       : 4
 3-bit register                                        : 2
 4-bit register                                        : 2
# Comparators                                          : 83
 11-bit comparator greater                             : 43
 11-bit comparator lessequal                           : 13
 16-bit comparator lessequal                           : 1
 24-bit comparator greater                             : 2
 26-bit comparator lessequal                           : 1
 27-bit comparator greater                             : 2
 32-bit comparator lessequal                           : 21
# Multiplexers                                         : 30
 1-bit 2-to-1 multiplexer                              : 1
 11-bit 2-to-1 multiplexer                             : 2
 2-bit 2-to-1 multiplexer                              : 7
 3-bit 2-to-1 multiplexer                              : 19
 4-bit 4-to-1 multiplexer                              : 1

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1290 - Hierarchical block <clk1> is unconnected in block <seg>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <db1> is unconnected in block <seg>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <db2> is unconnected in block <seg>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <t1> is unconnected in block <seg>.
   It will be removed from the design.

Synthesizing (advanced) Unit <binary_to_segment>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_seven> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <bin>           |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <seven>         |          |
    -----------------------------------------------------------------------
Unit <binary_to_segment> synthesized (advanced).

Synthesizing (advanced) Unit <clockdivider>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <clockdivider> synthesized (advanced).

Synthesizing (advanced) Unit <clockdivider2>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <clockdivider2> synthesized (advanced).

Synthesizing (advanced) Unit <counter>.
The following registers are absorbed into accumulator <y>: 1 register on signal <y>.
The following registers are absorbed into counter <count2>: 1 register on signal <count2>.
The following registers are absorbed into counter <count4>: 1 register on signal <count4>.
The following registers are absorbed into counter <points1>: 1 register on signal <points1>.
The following registers are absorbed into counter <gameovercount>: 1 register on signal <gameovercount>.
Unit <counter> synthesized (advanced).

Synthesizing (advanced) Unit <debouncer>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
Unit <debouncer> synthesized (advanced).

Synthesizing (advanced) Unit <seven_alternate>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
INFO:Xst:3217 - HDL ADVISOR - Register <AN> currently described with an asynchronous reset, could be combined with distributed RAM <Mram_count[1]_GND_9_o_wide_mux_1_OUT> for implementation on block RAM resources if you made this reset synchronous instead.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 4-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <count[1]_GND_9_o_add_0_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <seven_alternate> synthesized (advanced).

Synthesizing (advanced) Unit <vga_controller_640_60>.
The following registers are absorbed into counter <hcounter>: 1 register on signal <hcounter>.
The following registers are absorbed into counter <vcounter>: 1 register on signal <vcounter>.
Unit <vga_controller_640_60> synthesized (advanced).

Synthesizing (advanced) Unit <vga_display>.
The following registers are absorbed into accumulator <y>: 1 register on signal <y>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
The following registers are absorbed into counter <count2>: 1 register on signal <count2>.
The following registers are absorbed into counter <count4>: 1 register on signal <count4>.
Unit <vga_display> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 16x7-bit single-port distributed Read Only RAM        : 1
 4x4-bit single-port distributed Read Only RAM         : 1
# Adders/Subtractors                                   : 21
 2-bit adder                                           : 1
 32-bit adder                                          : 20
# Counters                                             : 14
 11-bit up counter                                     : 2
 16-bit down counter                                   : 1
 16-bit up counter                                     : 2
 2-bit up counter                                      : 2
 24-bit up counter                                     : 2
 26-bit up counter                                     : 1
 27-bit up counter                                     : 4
# Accumulators                                         : 2
 11-bit up accumulator                                 : 2
# Registers                                            : 26
 Flip-Flops                                            : 26
# Comparators                                          : 83
 11-bit comparator greater                             : 43
 11-bit comparator lessequal                           : 13
 16-bit comparator lessequal                           : 1
 24-bit comparator greater                             : 2
 26-bit comparator lessequal                           : 1
 27-bit comparator greater                             : 2
 32-bit comparator lessequal                           : 21
# Multiplexers                                         : 28
 11-bit 2-to-1 multiplexer                             : 1
 2-bit 2-to-1 multiplexer                              : 7
 3-bit 2-to-1 multiplexer                              : 19
 4-bit 4-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <y_0> (without init value) has a constant value of 0 in block <counter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <y_0> has a constant value of 0 in block <vga_display>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <R_2> (without init value) has a constant value of 0 in block <vga_display>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <G_2> (without init value) has a constant value of 0 in block <vga_display>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <vga_display> ...

Optimizing unit <sevensegmentdisplay> ...

Optimizing unit <counter> ...

Optimizing unit <seven_alternate> ...

Optimizing unit <vga_controller_640_60> ...
WARNING:Xst:2677 - Node <seg/db1/counter_23> of sequential type is unconnected in block <vga_display>.
WARNING:Xst:2677 - Node <seg/db1/counter_22> of sequential type is unconnected in block <vga_display>.
WARNING:Xst:2677 - Node <seg/db1/counter_21> of sequential type is unconnected in block <vga_display>.
WARNING:Xst:2677 - Node <seg/db1/counter_20> of sequential type is unconnected in block <vga_display>.
WARNING:Xst:2677 - Node <seg/db1/counter_19> of sequential type is unconnected in block <vga_display>.
WARNING:Xst:2677 - Node <seg/db1/counter_18> of sequential type is unconnected in block <vga_display>.
WARNING:Xst:2677 - Node <seg/db1/counter_17> of sequential type is unconnected in block <vga_display>.
WARNING:Xst:2677 - Node <seg/db1/counter_16> of sequential type is unconnected in block <vga_display>.
WARNING:Xst:2677 - Node <seg/db1/counter_15> of sequential type is unconnected in block <vga_display>.
WARNING:Xst:2677 - Node <seg/db1/counter_14> of sequential type is unconnected in block <vga_display>.
WARNING:Xst:2677 - Node <seg/db1/counter_13> of sequential type is unconnected in block <vga_display>.
WARNING:Xst:2677 - Node <seg/db1/counter_12> of sequential type is unconnected in block <vga_display>.
WARNING:Xst:2677 - Node <seg/db1/counter_11> of sequential type is unconnected in block <vga_display>.
WARNING:Xst:2677 - Node <seg/db1/counter_10> of sequential type is unconnected in block <vga_display>.
WARNING:Xst:2677 - Node <seg/db1/counter_9> of sequential type is unconnected in block <vga_display>.
WARNING:Xst:2677 - Node <seg/db1/counter_8> of sequential type is unconnected in block <vga_display>.
WARNING:Xst:2677 - Node <seg/db1/counter_7> of sequential type is unconnected in block <vga_display>.
WARNING:Xst:2677 - Node <seg/db1/counter_6> of sequential type is unconnected in block <vga_display>.
WARNING:Xst:2677 - Node <seg/db1/counter_5> of sequential type is unconnected in block <vga_display>.
WARNING:Xst:2677 - Node <seg/db1/counter_4> of sequential type is unconnected in block <vga_display>.
WARNING:Xst:2677 - Node <seg/db1/counter_3> of sequential type is unconnected in block <vga_display>.
WARNING:Xst:2677 - Node <seg/db1/counter_2> of sequential type is unconnected in block <vga_display>.
WARNING:Xst:2677 - Node <seg/db1/counter_1> of sequential type is unconnected in block <vga_display>.
WARNING:Xst:2677 - Node <seg/db1/counter_0> of sequential type is unconnected in block <vga_display>.
WARNING:Xst:2677 - Node <seg/db2/counter_23> of sequential type is unconnected in block <vga_display>.
WARNING:Xst:2677 - Node <seg/db2/counter_22> of sequential type is unconnected in block <vga_display>.
WARNING:Xst:2677 - Node <seg/db2/counter_21> of sequential type is unconnected in block <vga_display>.
WARNING:Xst:2677 - Node <seg/db2/counter_20> of sequential type is unconnected in block <vga_display>.
WARNING:Xst:2677 - Node <seg/db2/counter_19> of sequential type is unconnected in block <vga_display>.
WARNING:Xst:2677 - Node <seg/db2/counter_18> of sequential type is unconnected in block <vga_display>.
WARNING:Xst:2677 - Node <seg/db2/counter_17> of sequential type is unconnected in block <vga_display>.
WARNING:Xst:2677 - Node <seg/db2/counter_16> of sequential type is unconnected in block <vga_display>.
WARNING:Xst:2677 - Node <seg/db2/counter_15> of sequential type is unconnected in block <vga_display>.
WARNING:Xst:2677 - Node <seg/db2/counter_14> of sequential type is unconnected in block <vga_display>.
WARNING:Xst:2677 - Node <seg/db2/counter_13> of sequential type is unconnected in block <vga_display>.
WARNING:Xst:2677 - Node <seg/db2/counter_12> of sequential type is unconnected in block <vga_display>.
WARNING:Xst:2677 - Node <seg/db2/counter_11> of sequential type is unconnected in block <vga_display>.
WARNING:Xst:2677 - Node <seg/db2/counter_10> of sequential type is unconnected in block <vga_display>.
WARNING:Xst:2677 - Node <seg/db2/counter_9> of sequential type is unconnected in block <vga_display>.
WARNING:Xst:2677 - Node <seg/db2/counter_8> of sequential type is unconnected in block <vga_display>.
WARNING:Xst:2677 - Node <seg/db2/counter_7> of sequential type is unconnected in block <vga_display>.
WARNING:Xst:2677 - Node <seg/db2/counter_6> of sequential type is unconnected in block <vga_display>.
WARNING:Xst:2677 - Node <seg/db2/counter_5> of sequential type is unconnected in block <vga_display>.
WARNING:Xst:2677 - Node <seg/db2/counter_4> of sequential type is unconnected in block <vga_display>.
WARNING:Xst:2677 - Node <seg/db2/counter_3> of sequential type is unconnected in block <vga_display>.
WARNING:Xst:2677 - Node <seg/db2/counter_2> of sequential type is unconnected in block <vga_display>.
WARNING:Xst:2677 - Node <seg/db2/counter_1> of sequential type is unconnected in block <vga_display>.
WARNING:Xst:2677 - Node <seg/db2/counter_0> of sequential type is unconnected in block <vga_display>.
WARNING:Xst:2677 - Node <seg/clk1/count_25> of sequential type is unconnected in block <vga_display>.
WARNING:Xst:2677 - Node <seg/clk1/count_24> of sequential type is unconnected in block <vga_display>.
WARNING:Xst:2677 - Node <seg/clk1/count_23> of sequential type is unconnected in block <vga_display>.
WARNING:Xst:2677 - Node <seg/clk1/count_22> of sequential type is unconnected in block <vga_display>.
WARNING:Xst:2677 - Node <seg/clk1/count_21> of sequential type is unconnected in block <vga_display>.
WARNING:Xst:2677 - Node <seg/clk1/count_20> of sequential type is unconnected in block <vga_display>.
WARNING:Xst:2677 - Node <seg/clk1/count_19> of sequential type is unconnected in block <vga_display>.
WARNING:Xst:2677 - Node <seg/clk1/count_18> of sequential type is unconnected in block <vga_display>.
WARNING:Xst:2677 - Node <seg/clk1/count_17> of sequential type is unconnected in block <vga_display>.
WARNING:Xst:2677 - Node <seg/clk1/count_16> of sequential type is unconnected in block <vga_display>.
WARNING:Xst:2677 - Node <seg/clk1/count_15> of sequential type is unconnected in block <vga_display>.
WARNING:Xst:2677 - Node <seg/clk1/count_14> of sequential type is unconnected in block <vga_display>.
WARNING:Xst:2677 - Node <seg/clk1/count_13> of sequential type is unconnected in block <vga_display>.
WARNING:Xst:2677 - Node <seg/clk1/count_12> of sequential type is unconnected in block <vga_display>.
WARNING:Xst:2677 - Node <seg/clk1/count_11> of sequential type is unconnected in block <vga_display>.
WARNING:Xst:2677 - Node <seg/clk1/count_10> of sequential type is unconnected in block <vga_display>.
WARNING:Xst:2677 - Node <seg/clk1/count_9> of sequential type is unconnected in block <vga_display>.
WARNING:Xst:2677 - Node <seg/clk1/count_8> of sequential type is unconnected in block <vga_display>.
WARNING:Xst:2677 - Node <seg/clk1/count_7> of sequential type is unconnected in block <vga_display>.
WARNING:Xst:2677 - Node <seg/clk1/count_6> of sequential type is unconnected in block <vga_display>.
WARNING:Xst:2677 - Node <seg/clk1/count_5> of sequential type is unconnected in block <vga_display>.
WARNING:Xst:2677 - Node <seg/clk1/count_4> of sequential type is unconnected in block <vga_display>.
WARNING:Xst:2677 - Node <seg/clk1/count_3> of sequential type is unconnected in block <vga_display>.
WARNING:Xst:2677 - Node <seg/clk1/count_2> of sequential type is unconnected in block <vga_display>.
WARNING:Xst:2677 - Node <seg/clk1/count_1> of sequential type is unconnected in block <vga_display>.
WARNING:Xst:2677 - Node <seg/clk1/count_0> of sequential type is unconnected in block <vga_display>.
WARNING:Xst:2677 - Node <seg/db1/clean> of sequential type is unconnected in block <vga_display>.
WARNING:Xst:2677 - Node <seg/db2/clean> of sequential type is unconnected in block <vga_display>.
WARNING:Xst:2677 - Node <seg/clk1/out_clk> of sequential type is unconnected in block <vga_display>.
WARNING:Xst:2677 - Node <seg/c1/gameovercount_15> of sequential type is unconnected in block <vga_display>.
WARNING:Xst:2677 - Node <seg/c1/gameovercount_14> of sequential type is unconnected in block <vga_display>.
WARNING:Xst:2677 - Node <seg/c1/gameovercount_13> of sequential type is unconnected in block <vga_display>.
WARNING:Xst:2677 - Node <seg/c1/gameovercount_12> of sequential type is unconnected in block <vga_display>.
WARNING:Xst:2677 - Node <seg/c1/gameovercount_11> of sequential type is unconnected in block <vga_display>.
WARNING:Xst:2677 - Node <seg/c1/gameovercount_10> of sequential type is unconnected in block <vga_display>.
WARNING:Xst:2677 - Node <seg/c1/gameovercount_9> of sequential type is unconnected in block <vga_display>.
WARNING:Xst:2677 - Node <seg/c1/gameovercount_8> of sequential type is unconnected in block <vga_display>.
WARNING:Xst:2677 - Node <seg/c1/gameovercount_7> of sequential type is unconnected in block <vga_display>.
WARNING:Xst:2677 - Node <seg/c1/gameovercount_6> of sequential type is unconnected in block <vga_display>.
WARNING:Xst:2677 - Node <seg/c1/gameovercount_5> of sequential type is unconnected in block <vga_display>.
WARNING:Xst:2677 - Node <seg/c1/gameovercount_4> of sequential type is unconnected in block <vga_display>.
WARNING:Xst:2677 - Node <seg/c1/gameovercount_3> of sequential type is unconnected in block <vga_display>.
WARNING:Xst:2677 - Node <seg/c1/gameovercount_2> of sequential type is unconnected in block <vga_display>.
WARNING:Xst:2677 - Node <seg/c1/gameovercount_1> of sequential type is unconnected in block <vga_display>.
WARNING:Xst:2677 - Node <seg/c1/gameovercount_0> of sequential type is unconnected in block <vga_display>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block vga_display, actual ratio is 10.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 207
 Flip-Flops                                            : 207

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : vga_display.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 1203
#      GND                         : 1
#      INV                         : 18
#      LUT1                        : 168
#      LUT2                        : 41
#      LUT3                        : 46
#      LUT4                        : 275
#      LUT5                        : 64
#      LUT6                        : 112
#      MUXCY                       : 294
#      MUXF7                       : 1
#      VCC                         : 1
#      XORCY                       : 182
# FlipFlops/Latches                : 207
#      FD                          : 110
#      FDC                         : 10
#      FDE                         : 2
#      FDR                         : 72
#      FDRE                        : 11
#      FDS                         : 2
# Clock Buffers                    : 4
#      BUFG                        : 3
#      BUFGP                       : 1
# IO Buffers                       : 42
#      IBUF                        : 5
#      OBUF                        : 37

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             201  out of  18224     1%  
 Number of Slice LUTs:                  724  out of   9112     7%  
    Number used as Logic:               724  out of   9112     7%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    728
   Number with an unused Flip Flop:     527  out of    728    72%  
   Number with an unused LUT:             4  out of    728     0%  
   Number of fully used LUT-FF pairs:   197  out of    728    27%  
   Number of unique control sets:        14

IO Utilization: 
 Number of IOs:                          45
 Number of bonded IOBs:                  43  out of    232    18%  
    IOB Flip Flops/Latches:               6

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                4  out of     16    25%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 82    |
slow_game_clk                      | BUFG                   | 37    |
seg/c1/slow_game_clk               | BUFG                   | 53    |
seg/cl1/out_clk                    | NONE(seg/sa1/count_1)  | 10    |
clk_25Mhz                          | BUFG                   | 25    |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 5.887ns (Maximum Frequency: 169.860MHz)
   Minimum input arrival time before clock: 5.530ns
   Maximum output required time after clock: 4.821ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 4.422ns (frequency: 226.120MHz)
  Total number of paths / destination ports: 2422 / 132
-------------------------------------------------------------------------
Delay:               4.422ns (Levels of Logic = 2)
  Source:            count2_10 (FF)
  Destination:       count2_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: count2_10 to count2_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.447   0.981  count2_10 (count2_10)
     LUT6:I0->O            1   0.203   0.924  GND_1_o_GND_1_o_equal_9_o<26>1 (GND_1_o_GND_1_o_equal_9_o<26>)
     LUT5:I0->O           28   0.203   1.234  GND_1_o_GND_1_o_equal_9_o<26>6 (GND_1_o_GND_1_o_equal_9_o)
     FDR:R                     0.430          count2_0
    ----------------------------------------
    Total                      4.422ns (1.283ns logic, 3.139ns route)
                                       (29.0% logic, 71.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'slow_game_clk'
  Clock period: 3.601ns (frequency: 277.716MHz)
  Total number of paths / destination ports: 1755 / 37
-------------------------------------------------------------------------
Delay:               3.601ns (Levels of Logic = 18)
  Source:            count4_4 (FF)
  Destination:       y_10 (FF)
  Source Clock:      slow_game_clk rising
  Destination Clock: slow_game_clk rising

  Data Path: count4_4 to y_10
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.447   0.995  count4_4 (count4_4)
     LUT5:I0->O            1   0.203   0.000  Mcompar_GND_1_o_count4[26]_LessThan_14_o_lut<0> (Mcompar_GND_1_o_count4[26]_LessThan_14_o_lut<0>)
     MUXCY:S->O            1   0.172   0.000  Mcompar_GND_1_o_count4[26]_LessThan_14_o_cy<0> (Mcompar_GND_1_o_count4[26]_LessThan_14_o_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_GND_1_o_count4[26]_LessThan_14_o_cy<1> (Mcompar_GND_1_o_count4[26]_LessThan_14_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_GND_1_o_count4[26]_LessThan_14_o_cy<2> (Mcompar_GND_1_o_count4[26]_LessThan_14_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_GND_1_o_count4[26]_LessThan_14_o_cy<3> (Mcompar_GND_1_o_count4[26]_LessThan_14_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_GND_1_o_count4[26]_LessThan_14_o_cy<4> (Mcompar_GND_1_o_count4[26]_LessThan_14_o_cy<4>)
     MUXCY:CI->O           4   0.213   0.684  Mcompar_GND_1_o_count4[26]_LessThan_14_o_cy<5> (Mcompar_GND_1_o_count4[26]_LessThan_14_o_cy<5>)
     LUT2:I1->O            1   0.205   0.000  Maccum_y_lut<1> (Maccum_y_lut<1>)
     MUXCY:S->O            1   0.172   0.000  Maccum_y_cy<1> (Maccum_y_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_y_cy<2> (Maccum_y_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_y_cy<3> (Maccum_y_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_y_cy<4> (Maccum_y_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_y_cy<5> (Maccum_y_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_y_cy<6> (Maccum_y_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_y_cy<7> (Maccum_y_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_y_cy<8> (Maccum_y_cy<8>)
     MUXCY:CI->O           0   0.019   0.000  Maccum_y_cy<9> (Maccum_y_cy<9>)
     XORCY:CI->O           1   0.180   0.000  Maccum_y_xor<10> (Result<10>2)
     FD:D                      0.102          y_10
    ----------------------------------------
    Total                      3.601ns (1.922ns logic, 1.679ns route)
                                       (53.4% logic, 46.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'seg/c1/slow_game_clk'
  Clock period: 5.887ns (frequency: 169.860MHz)
  Total number of paths / destination ports: 3939 / 53
-------------------------------------------------------------------------
Delay:               5.887ns (Levels of Logic = 5)
  Source:            seg/c1/y_1 (FF)
  Destination:       seg/c1/points1_15 (FF)
  Source Clock:      seg/c1/slow_game_clk rising
  Destination Clock: seg/c1/slow_game_clk rising

  Data Path: seg/c1/y_1 to seg/c1/points1_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              12   0.447   1.013  seg/c1/y_1 (seg/c1/y_1)
     LUT2:I0->O            1   0.203   0.684  seg/c1/PWR_7_o_y[10]_LessThan_17_o1_SW0 (N40)
     LUT6:I4->O            1   0.203   0.808  seg/c1/_n0179_inv13 (seg/c1/_n0179_inv13)
     LUT6:I3->O            1   0.205   0.808  seg/c1/_n0179_inv32_SW0 (N45)
     LUT6:I3->O           16   0.205   1.005  seg/c1/_n0179_inv32 (seg/c1/_n0179_inv)
     LUT3:I2->O            1   0.205   0.000  seg/c1/points1_15_rstpot (seg/c1/points1_15_rstpot)
     FD:D                      0.102          seg/c1/points1_15
    ----------------------------------------
    Total                      5.887ns (1.570ns logic, 4.317ns route)
                                       (26.7% logic, 73.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'seg/cl1/out_clk'
  Clock period: 2.190ns (frequency: 456.663MHz)
  Total number of paths / destination ports: 19 / 10
-------------------------------------------------------------------------
Delay:               2.190ns (Levels of Logic = 1)
  Source:            seg/sa1/count_0 (FF)
  Destination:       seg/sa1/count_0 (FF)
  Source Clock:      seg/cl1/out_clk rising
  Destination Clock: seg/cl1/out_clk rising

  Data Path: seg/sa1/count_0 to seg/sa1/count_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             10   0.447   0.856  seg/sa1/count_0 (seg/sa1/count_0)
     INV:I->O              1   0.206   0.579  seg/sa1/Mcount_count_xor<0>11_INV_0 (seg/sa1/Result<0>)
     FDC:D                     0.102          seg/sa1/count_0
    ----------------------------------------
    Total                      2.190ns (0.755ns logic, 1.435ns route)
                                       (34.5% logic, 65.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_25Mhz'
  Clock period: 5.401ns (frequency: 185.138MHz)
  Total number of paths / destination ports: 644 / 58
-------------------------------------------------------------------------
Delay:               5.401ns (Levels of Logic = 3)
  Source:            vc/vcounter_0 (FF)
  Destination:       vc/vcounter_0 (FF)
  Source Clock:      clk_25Mhz rising
  Destination Clock: clk_25Mhz rising

  Data Path: vc/vcounter_0 to vc/vcounter_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            47   0.447   1.869  vc/vcounter_0 (vc/vcounter_0)
     LUT6:I0->O            1   0.203   0.580  vc/Mcount_vcounter_val1 (vc/Mcount_vcounter_val1)
     LUT6:I5->O            1   0.205   0.580  vc/Mcount_vcounter_val2 (vc/Mcount_vcounter_val2)
     LUT3:I2->O           11   0.205   0.882  vc/Mcount_vcounter_val3 (vc/Mcount_vcounter_val)
     FDRE:R                    0.430          vc/vcounter_0
    ----------------------------------------
    Total                      5.401ns (1.490ns logic, 3.911ns route)
                                       (27.6% logic, 72.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'seg/cl1/out_clk'
  Total number of paths / destination ports: 10 / 10
-------------------------------------------------------------------------
Offset:              2.560ns (Levels of Logic = 1)
  Source:            rst (PAD)
  Destination:       seg/sa1/count_1 (FF)
  Destination Clock: seg/cl1/out_clk rising

  Data Path: rst to seg/sa1/count_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            12   1.222   0.908  rst_IBUF (rst_IBUF)
     FDC:CLR                   0.430          seg/sa1/small_bin_0
    ----------------------------------------
    Total                      2.560ns (1.652ns logic, 0.908ns route)
                                       (64.5% logic, 35.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_25Mhz'
  Total number of paths / destination ports: 22 / 22
-------------------------------------------------------------------------
Offset:              3.876ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       vc/vcounter_0 (FF)
  Destination Clock: clk_25Mhz rising

  Data Path: rst to vc/vcounter_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            12   1.222   1.137  rst_IBUF (rst_IBUF)
     LUT3:I0->O           11   0.205   0.882  vc/Mcount_vcounter_val3 (vc/Mcount_vcounter_val)
     FDRE:R                    0.430          vc/vcounter_0
    ----------------------------------------
    Total                      3.876ns (1.857ns logic, 2.019ns route)
                                       (47.9% logic, 52.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'seg/c1/slow_game_clk'
  Total number of paths / destination ports: 80 / 16
-------------------------------------------------------------------------
Offset:              5.530ns (Levels of Logic = 6)
  Source:            green (PAD)
  Destination:       seg/c1/points1_15 (FF)
  Destination Clock: seg/c1/slow_game_clk rising

  Data Path: green to seg/c1/points1_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.684  green_IBUF (green_IBUF)
     LUT2:I0->O            2   0.203   0.981  seg/c1/_n0179_inv1 (seg/c1/_n0179_inv1)
     LUT6:I0->O            1   0.203   0.000  seg/c1/_n0179_inv10_G (N61)
     MUXF7:I1->O           1   0.140   0.580  seg/c1/_n0179_inv10 (seg/c1/_n0179_inv10)
     LUT6:I5->O           16   0.205   1.005  seg/c1/_n0179_inv32 (seg/c1/_n0179_inv)
     LUT3:I2->O            1   0.205   0.000  seg/c1/points1_15_rstpot (seg/c1/points1_15_rstpot)
     FD:D                      0.102          seg/c1/points1_15
    ----------------------------------------
    Total                      5.530ns (2.280ns logic, 3.250ns route)
                                       (41.2% logic, 58.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'seg/cl1/out_clk'
  Total number of paths / destination ports: 32 / 11
-------------------------------------------------------------------------
Offset:              4.821ns (Levels of Logic = 2)
  Source:            seg/sa1/small_bin_1 (FF)
  Destination:       seven<6> (PAD)
  Source Clock:      seg/cl1/out_clk rising

  Data Path: seg/sa1/small_bin_1 to seven<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              7   0.447   1.021  seg/sa1/small_bin_1 (seg/sa1/small_bin_1)
     LUT4:I0->O            1   0.203   0.579  seg/seven<0>1 (seven_0_OBUF)
     OBUF:I->O                 2.571          seven_0_OBUF (seven<0>)
    ----------------------------------------
    Total                      4.821ns (3.221ns logic, 1.600ns route)
                                       (66.8% logic, 33.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 6 / 6
-------------------------------------------------------------------------
Offset:              3.597ns (Levels of Logic = 1)
  Source:            R_1 (FF)
  Destination:       R<1> (PAD)
  Source Clock:      clk rising

  Data Path: R_1 to R<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              1   0.447   0.579  R_1 (R_1)
     OBUF:I->O                 2.571          R_1_OBUF (R<1>)
    ----------------------------------------
    Total                      3.597ns (3.018ns logic, 0.579ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_25Mhz'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              3.597ns (Levels of Logic = 1)
  Source:            vc/HS (FF)
  Destination:       HS (PAD)
  Source Clock:      clk_25Mhz rising

  Data Path: vc/HS to HS
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              1   0.447   0.579  vc/HS (vc/HS)
     OBUF:I->O                 2.571          HS_OBUF (HS)
    ----------------------------------------
    Total                      3.597ns (3.018ns logic, 0.579ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.422|         |         |         |
clk_25Mhz      |    8.811|         |         |         |
slow_game_clk  |   10.556|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_25Mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_25Mhz      |    5.401|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock seg/c1/slow_game_clk
--------------------+---------+---------+---------+---------+
                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------+---------+---------+---------+---------+
seg/c1/slow_game_clk|    5.887|         |         |         |
--------------------+---------+---------+---------+---------+

Clock to Setup on destination clock seg/cl1/out_clk
--------------------+---------+---------+---------+---------+
                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------+---------+---------+---------+---------+
seg/c1/slow_game_clk|    1.650|         |         |         |
seg/cl1/out_clk     |    2.190|         |         |         |
--------------------+---------+---------+---------+---------+

Clock to Setup on destination clock slow_game_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
slow_game_clk  |    3.601|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 12.00 secs
Total CPU time to Xst completion: 11.72 secs
 
--> 

Total memory usage is 259936 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  125 (   0 filtered)
Number of infos    :    4 (   0 filtered)

