INFO: [VRFC 10-163] Analyzing VHDL file "/home/jon/Desktop/capstone/vhdl_generator/generated_output_vivado_projects/generated_math_vivado_project/generated_math_vivado_project.srcs/sources_1/imports/math_output/generator_resources/add_node.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'add_node'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jon/Desktop/capstone/vhdl_generator/generated_output_vivado_projects/generated_math_vivado_project/generated_math_vivado_project.srcs/sources_1/imports/math_output/generator_resources/axi_fifo.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'axi_fifo'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jon/Desktop/capstone/vhdl_generator/generated_output_vivado_projects/generated_math_vivado_project/generated_math_vivado_project.srcs/sources_1/imports/math_output/generator_resources/div_node.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'div_node'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jon/Desktop/capstone/vhdl_generator/generated_output_vivado_projects/generated_math_vivado_project/generated_math_vivado_project.srcs/sources_1/imports/math_output/generator_resources/input_node.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'input_node'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jon/Desktop/capstone/vhdl_generator/generated_output_vivado_projects/generated_math_vivado_project/generated_math_vivado_project.srcs/sources_1/imports/math_output/math_wrapper.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'math'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jon/Desktop/capstone/vhdl_generator/generated_output_vivado_projects/generated_math_vivado_project/generated_math_vivado_project.srcs/sources_1/imports/math_output/generator_resources/output_node.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'output_node'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jon/Desktop/capstone/vhdl_generator/generated_output_vivado_projects/generated_math_vivado_project/generated_math_vivado_project.srcs/sources_1/imports/math_output/generator_resources/prod_node.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'prod_node'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jon/Desktop/capstone/vhdl_generator/generated_output_vivado_projects/generated_math_vivado_project/generated_math_vivado_project.srcs/sources_1/imports/math_output/math_TB.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'math_testbench'
