// Seed: 100885176
module module_0 (
    input wire id_0,
    input wire id_1,
    output wand id_2,
    output uwire id_3,
    input tri1 id_4,
    input wire id_5,
    output supply1 id_6,
    input tri1 id_7
);
  wire id_9;
endmodule
module module_1 (
    input supply0 id_0,
    output wor id_1,
    output wor id_2,
    input wor id_3,
    input tri0 id_4,
    input uwire id_5,
    input wor id_6,
    output uwire id_7,
    output logic id_8,
    input supply0 id_9,
    inout tri1 id_10,
    output supply0 id_11,
    input uwire id_12,
    input supply0 id_13,
    input tri1 id_14,
    input supply0 id_15,
    input wor id_16,
    input supply0 id_17
);
  assign id_2 = ~id_10;
  always @(posedge id_13, 1'd0) id_8 <= -1 ^ 1;
  module_0 modCall_1 (
      id_4,
      id_16,
      id_10,
      id_2,
      id_13,
      id_13,
      id_7,
      id_10
  );
  wire id_19;
endmodule
