// Seed: 4170060086
module module_0 (
    input  tri id_0,
    output tri id_1
);
  assign id_1 = 1;
  wire  id_3;
  uwire id_4;
  module_2 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_0,
      id_0,
      id_1,
      id_0,
      id_0,
      id_0,
      id_0,
      id_1,
      id_0,
      id_0,
      id_0,
      id_1,
      id_0,
      id_0,
      id_0,
      id_1,
      id_0,
      id_0,
      id_1
  );
  assign module_1.id_3 = 0;
  always @(id_4) begin : LABEL_0
    id_4 = {id_4} & 1;
    id_4 = 1;
  end
endmodule
module module_1 (
    output wor   id_0,
    output wor   id_1,
    input  uwire id_2,
    output tri   id_3
);
  wire id_5;
  module_0 modCall_1 (
      id_2,
      id_3
  );
  wire id_6 = $display(1);
  wire id_7;
endmodule
module module_2 (
    output supply0 id_0,
    output uwire id_1,
    output tri id_2,
    input wor id_3,
    input tri0 id_4,
    output wand id_5,
    input wire id_6,
    input tri id_7,
    input supply1 id_8,
    input wand id_9,
    output wire id_10,
    input uwire id_11,
    input tri1 id_12,
    input tri id_13,
    output wand id_14,
    input tri0 id_15,
    input supply1 id_16,
    input supply0 id_17,
    output supply0 id_18,
    input wire id_19,
    input wire id_20,
    output supply1 id_21
);
  wire id_23, id_24, id_25, id_26, id_27;
endmodule
