#-----------------------------------------------------------
# Vivado v2017.1 (64-bit)
# SW Build 1846317 on Fri Apr 14 18:54:47 MDT 2017
# IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
# Start of session at: Thu Apr  4 17:48:44 2019
# Process ID: 20547
# Current directory: /home/deki/Downloads/hsos/gtwizard_0_ex/gtwizard_0_ex.runs/synth_1
# Command line: vivado -log gtwizard_0_exdes.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source gtwizard_0_exdes.tcl
# Log file: /home/deki/Downloads/hsos/gtwizard_0_ex/gtwizard_0_ex.runs/synth_1/gtwizard_0_exdes.vds
# Journal file: /home/deki/Downloads/hsos/gtwizard_0_ex/gtwizard_0_ex.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source gtwizard_0_exdes.tcl -notrace
Command: synth_design -top gtwizard_0_exdes -part xc7k325tffg900-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k325t-ffg900'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k325t-ffg900'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 20632 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1233.047 ; gain = 68.000 ; free physical = 2906 ; free virtual = 5087
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'gtwizard_0_exdes' [/home/deki/Downloads/hsos/gtwizard_0_ex/gtwizard_0_ex.srcs/sources_1/imports/example_design/gtwizard_0_exdes.v:70]
	Parameter EXAMPLE_CONFIG_INDEPENDENT_LANES bound to: 1 - type: integer 
	Parameter EXAMPLE_LANE_WITH_START_CHAR bound to: 0 - type: integer 
	Parameter EXAMPLE_WORDS_IN_BRAM bound to: 512 - type: integer 
	Parameter EXAMPLE_SIM_GTRESET_SPEEDUP bound to: TRUE - type: string 
	Parameter EXAMPLE_USE_CHIPSCOPE bound to: 0 - type: integer 
	Parameter STABLE_CLOCK_PERIOD bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "TRUE" *) [/home/deki/Downloads/hsos/gtwizard_0_ex/gtwizard_0_ex.srcs/sources_1/imports/example_design/gtwizard_0_exdes.v:92]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/deki/Downloads/hsos/gtwizard_0_ex/gtwizard_0_ex.srcs/sources_1/imports/example_design/gtwizard_0_exdes.v:98]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/deki/Downloads/hsos/gtwizard_0_ex/gtwizard_0_ex.srcs/sources_1/imports/example_design/gtwizard_0_exdes.v:99]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/deki/Downloads/hsos/gtwizard_0_ex/gtwizard_0_ex.srcs/sources_1/imports/example_design/gtwizard_0_exdes.v:102]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/deki/Downloads/hsos/gtwizard_0_ex/gtwizard_0_ex.srcs/sources_1/imports/example_design/gtwizard_0_exdes.v:103]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "TRUE" *) [/home/deki/Downloads/hsos/gtwizard_0_ex/gtwizard_0_ex.srcs/sources_1/imports/example_design/gtwizard_0_exdes.v:209]
INFO: [Synth 8-638] synthesizing module 'gtwizard_0' [/home/deki/Downloads/hsos/gtwizard_0_ex/gtwizard_0_ex.runs/synth_1/.Xil/Vivado-20547-Alberto-PC/realtime/gtwizard_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'gtwizard_0' (1#1) [/home/deki/Downloads/hsos/gtwizard_0_ex/gtwizard_0_ex.runs/synth_1/.Xil/Vivado-20547-Alberto-PC/realtime/gtwizard_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'IBUFDS' [/opt/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:14485]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: FALSE - type: string 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-256] done synthesizing module 'IBUFDS' (2#1) [/opt/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:14485]
INFO: [Synth 8-638] synthesizing module 'BUFG' [/opt/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (3#1) [/opt/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-638] synthesizing module 'gtwizard_0_GT_FRAME_GEN' [/home/deki/Downloads/hsos/gtwizard_0_ex/gtwizard_0_ex.srcs/sources_1/imports/example_design/gtwizard_0_gt_frame_gen.v:69]
	Parameter WORDS_IN_BRAM bound to: 512 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/deki/Downloads/hsos/gtwizard_0_ex/gtwizard_0_ex.srcs/sources_1/imports/example_design/gtwizard_0_gt_frame_gen.v:110]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/deki/Downloads/hsos/gtwizard_0_ex/gtwizard_0_ex.srcs/sources_1/imports/example_design/gtwizard_0_gt_frame_gen.v:110]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/deki/Downloads/hsos/gtwizard_0_ex/gtwizard_0_ex.srcs/sources_1/imports/example_design/gtwizard_0_gt_frame_gen.v:111]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/deki/Downloads/hsos/gtwizard_0_ex/gtwizard_0_ex.srcs/sources_1/imports/example_design/gtwizard_0_gt_frame_gen.v:111]
INFO: [Synth 8-3876] $readmem data file 'gt_rom_init_tx.dat' is read successfully [/home/deki/Downloads/hsos/gtwizard_0_ex/gtwizard_0_ex.srcs/sources_1/imports/example_design/gtwizard_0_gt_frame_gen.v:236]
INFO: [Synth 8-638] synthesizing module 'counter' [/home/deki/Downloads/hsos/gtwizard_0_ex/gtwizard_0_ex.srcs/sources_1/new/counter.v:23]
INFO: [Synth 8-256] done synthesizing module 'counter' (4#1) [/home/deki/Downloads/hsos/gtwizard_0_ex/gtwizard_0_ex.srcs/sources_1/new/counter.v:23]
INFO: [Synth 8-638] synthesizing module 'decoder' [/home/deki/Downloads/hsos/gtwizard_0_ex/gtwizard_0_ex.srcs/sources_1/new/decoder.v:22]
INFO: [Synth 8-256] done synthesizing module 'decoder' (5#1) [/home/deki/Downloads/hsos/gtwizard_0_ex/gtwizard_0_ex.srcs/sources_1/new/decoder.v:22]
INFO: [Synth 8-638] synthesizing module 'mux' [/home/deki/Downloads/hsos/gtwizard_0_ex/gtwizard_0_ex.srcs/sources_1/new/mux.v:22]
INFO: [Synth 8-256] done synthesizing module 'mux' (6#1) [/home/deki/Downloads/hsos/gtwizard_0_ex/gtwizard_0_ex.srcs/sources_1/new/mux.v:22]
WARNING: [Synth 8-6014] Unused sequential element rot_val_reg was removed.  [/home/deki/Downloads/hsos/gtwizard_0_ex/gtwizard_0_ex.srcs/sources_1/imports/example_design/gtwizard_0_gt_frame_gen.v:171]
WARNING: [Synth 8-6014] Unused sequential element rot_val_old_reg was removed.  [/home/deki/Downloads/hsos/gtwizard_0_ex/gtwizard_0_ex.srcs/sources_1/imports/example_design/gtwizard_0_gt_frame_gen.v:172]
INFO: [Synth 8-3936] Found unconnected internal register 'tx_data_ram_r_reg' and it is trimmed from '80' to '16' bits. [/home/deki/Downloads/hsos/gtwizard_0_ex/gtwizard_0_ex.srcs/sources_1/imports/example_design/gtwizard_0_gt_frame_gen.v:231]
INFO: [Synth 8-256] done synthesizing module 'gtwizard_0_GT_FRAME_GEN' (7#1) [/home/deki/Downloads/hsos/gtwizard_0_ex/gtwizard_0_ex.srcs/sources_1/imports/example_design/gtwizard_0_gt_frame_gen.v:69]
INFO: [Synth 8-256] done synthesizing module 'gtwizard_0_exdes' (8#1) [/home/deki/Downloads/hsos/gtwizard_0_ex/gtwizard_0_ex.srcs/sources_1/imports/example_design/gtwizard_0_exdes.v:70]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1274.547 ; gain = 109.500 ; free physical = 2917 ; free virtual = 5098
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1274.547 ; gain = 109.500 ; free physical = 2918 ; free virtual = 5100
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7k325tffg900-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/deki/Downloads/hsos/gtwizard_0_ex/gtwizard_0_ex.runs/synth_1/.Xil/Vivado-20547-Alberto-PC/dcp3/gtwizard_0_in_context.xdc] for cell 'gtwizard_0_support_i'
Finished Parsing XDC File [/home/deki/Downloads/hsos/gtwizard_0_ex/gtwizard_0_ex.runs/synth_1/.Xil/Vivado-20547-Alberto-PC/dcp3/gtwizard_0_in_context.xdc] for cell 'gtwizard_0_support_i'
Parsing XDC File [/home/deki/Downloads/hsos/gtwizard_0_ex/gtwizard_0_ex.srcs/constrs_1/imports/example_design/gtwizard_0_exdes.xdc]
Finished Parsing XDC File [/home/deki/Downloads/hsos/gtwizard_0_ex/gtwizard_0_ex.srcs/constrs_1/imports/example_design/gtwizard_0_exdes.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/deki/Downloads/hsos/gtwizard_0_ex/gtwizard_0_ex.srcs/constrs_1/imports/example_design/gtwizard_0_exdes.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/gtwizard_0_exdes_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/gtwizard_0_exdes_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/deki/Downloads/hsos/gtwizard_0_ex/gtwizard_0_ex.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/deki/Downloads/hsos/gtwizard_0_ex/gtwizard_0_ex.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1675.359 ; gain = 0.000 ; free physical = 2638 ; free virtual = 4819
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1675.359 ; gain = 510.312 ; free physical = 2722 ; free virtual = 4903
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k325tffg900-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1675.359 ; gain = 510.312 ; free physical = 2722 ; free virtual = 4903
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for gtwizard_0_support_i. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1675.359 ; gain = 510.312 ; free physical = 2723 ; free virtual = 4905
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/deki/Downloads/hsos/gtwizard_0_ex/gtwizard_0_ex.srcs/sources_1/imports/example_design/gtwizard_0_gt_frame_gen.v:184]
INFO: [Synth 8-5546] ROM "pwm_input" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rom" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element pwm_input_reg was removed.  [/home/deki/Downloads/hsos/gtwizard_0_ex/gtwizard_0_ex.srcs/sources_1/imports/example_design/gtwizard_0_gt_frame_gen.v:121]
WARNING: [Synth 8-6014] Unused sequential element read_counter_i_reg was removed.  [/home/deki/Downloads/hsos/gtwizard_0_ex/gtwizard_0_ex.srcs/sources_1/imports/example_design/gtwizard_0_gt_frame_gen.v:212]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1675.359 ; gain = 510.312 ; free physical = 2714 ; free virtual = 4894
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 3     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	               80 Bit    Registers := 1     
	               20 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	 513 Input     80 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 7     
	   2 Input     20 Bit        Muxes := 1     
	   3 Input     20 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module gtwizard_0_exdes 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
Module mux 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 7     
Module gtwizard_0_GT_FRAME_GEN 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	               80 Bit    Registers := 1     
	               20 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	 513 Input     80 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 1     
	   3 Input     20 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 840 (col length:140)
BRAMs: 890 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element gt0_frame_gen/TXCTRL_OUT_reg was removed.  [/home/deki/Downloads/hsos/gtwizard_0_ex/gtwizard_0_ex.srcs/sources_1/imports/example_design/gtwizard_0_gt_frame_gen.v:225]
INFO: [Synth 8-5546] ROM "gt0_frame_gen/pwm_input" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element gt0_frame_gen/read_counter_i_reg was removed.  [/home/deki/Downloads/hsos/gtwizard_0_ex/gtwizard_0_ex.srcs/sources_1/imports/example_design/gtwizard_0_gt_frame_gen.v:212]
WARNING: [Synth 8-6014] Unused sequential element gt0_frame_gen/pwm_input_reg was removed.  [/home/deki/Downloads/hsos/gtwizard_0_ex/gtwizard_0_ex.srcs/sources_1/imports/example_design/gtwizard_0_gt_frame_gen.v:121]
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\gt0_frame_gen/state_reg )
INFO: [Synth 8-3332] Sequential element (gt0_frame_gen/read_counter_i_reg_rep[8]) is unused and will be removed from module gtwizard_0_exdes.
INFO: [Synth 8-3332] Sequential element (gt0_frame_gen/read_counter_i_reg_rep[7]) is unused and will be removed from module gtwizard_0_exdes.
INFO: [Synth 8-3332] Sequential element (gt0_frame_gen/read_counter_i_reg_rep[6]) is unused and will be removed from module gtwizard_0_exdes.
INFO: [Synth 8-3332] Sequential element (gt0_frame_gen/read_counter_i_reg_rep[5]) is unused and will be removed from module gtwizard_0_exdes.
INFO: [Synth 8-3332] Sequential element (gt0_frame_gen/read_counter_i_reg_rep[4]) is unused and will be removed from module gtwizard_0_exdes.
INFO: [Synth 8-3332] Sequential element (gt0_frame_gen/read_counter_i_reg_rep[3]) is unused and will be removed from module gtwizard_0_exdes.
INFO: [Synth 8-3332] Sequential element (gt0_frame_gen/read_counter_i_reg_rep[2]) is unused and will be removed from module gtwizard_0_exdes.
INFO: [Synth 8-3332] Sequential element (gt0_frame_gen/read_counter_i_reg_rep[1]) is unused and will be removed from module gtwizard_0_exdes.
INFO: [Synth 8-3332] Sequential element (gt0_frame_gen/read_counter_i_reg_rep[0]) is unused and will be removed from module gtwizard_0_exdes.
INFO: [Synth 8-3332] Sequential element (gt0_frame_gen/tx_data_ram_r_reg[15]) is unused and will be removed from module gtwizard_0_exdes.
INFO: [Synth 8-3332] Sequential element (gt0_frame_gen/tx_data_ram_r_reg[14]) is unused and will be removed from module gtwizard_0_exdes.
INFO: [Synth 8-3332] Sequential element (gt0_frame_gen/tx_data_ram_r_reg[13]) is unused and will be removed from module gtwizard_0_exdes.
INFO: [Synth 8-3332] Sequential element (gt0_frame_gen/tx_data_ram_r_reg[12]) is unused and will be removed from module gtwizard_0_exdes.
INFO: [Synth 8-3332] Sequential element (gt0_frame_gen/tx_data_ram_r_reg[11]) is unused and will be removed from module gtwizard_0_exdes.
INFO: [Synth 8-3332] Sequential element (gt0_frame_gen/tx_data_ram_r_reg[10]) is unused and will be removed from module gtwizard_0_exdes.
INFO: [Synth 8-3332] Sequential element (gt0_frame_gen/tx_data_ram_r_reg[9]) is unused and will be removed from module gtwizard_0_exdes.
INFO: [Synth 8-3332] Sequential element (gt0_frame_gen/tx_data_ram_r_reg[8]) is unused and will be removed from module gtwizard_0_exdes.
INFO: [Synth 8-3332] Sequential element (gt0_frame_gen/tx_data_ram_r_reg[7]) is unused and will be removed from module gtwizard_0_exdes.
INFO: [Synth 8-3332] Sequential element (gt0_frame_gen/tx_data_ram_r_reg[6]) is unused and will be removed from module gtwizard_0_exdes.
INFO: [Synth 8-3332] Sequential element (gt0_frame_gen/tx_data_ram_r_reg[5]) is unused and will be removed from module gtwizard_0_exdes.
INFO: [Synth 8-3332] Sequential element (gt0_frame_gen/tx_data_ram_r_reg[4]) is unused and will be removed from module gtwizard_0_exdes.
INFO: [Synth 8-3332] Sequential element (gt0_frame_gen/tx_data_ram_r_reg[3]) is unused and will be removed from module gtwizard_0_exdes.
INFO: [Synth 8-3332] Sequential element (gt0_frame_gen/tx_data_ram_r_reg[2]) is unused and will be removed from module gtwizard_0_exdes.
INFO: [Synth 8-3332] Sequential element (gt0_frame_gen/tx_data_ram_r_reg[1]) is unused and will be removed from module gtwizard_0_exdes.
INFO: [Synth 8-3332] Sequential element (gt0_frame_gen/tx_data_ram_r_reg[0]) is unused and will be removed from module gtwizard_0_exdes.
INFO: [Synth 8-3332] Sequential element (gt0_frame_gen/TX_DATA_OUT_reg[15]) is unused and will be removed from module gtwizard_0_exdes.
INFO: [Synth 8-3332] Sequential element (gt0_frame_gen/TX_DATA_OUT_reg[14]) is unused and will be removed from module gtwizard_0_exdes.
INFO: [Synth 8-3332] Sequential element (gt0_frame_gen/TX_DATA_OUT_reg[13]) is unused and will be removed from module gtwizard_0_exdes.
INFO: [Synth 8-3332] Sequential element (gt0_frame_gen/TX_DATA_OUT_reg[12]) is unused and will be removed from module gtwizard_0_exdes.
INFO: [Synth 8-3332] Sequential element (gt0_frame_gen/TX_DATA_OUT_reg[11]) is unused and will be removed from module gtwizard_0_exdes.
INFO: [Synth 8-3332] Sequential element (gt0_frame_gen/TX_DATA_OUT_reg[10]) is unused and will be removed from module gtwizard_0_exdes.
INFO: [Synth 8-3332] Sequential element (gt0_frame_gen/TX_DATA_OUT_reg[9]) is unused and will be removed from module gtwizard_0_exdes.
INFO: [Synth 8-3332] Sequential element (gt0_frame_gen/TX_DATA_OUT_reg[8]) is unused and will be removed from module gtwizard_0_exdes.
INFO: [Synth 8-3332] Sequential element (gt0_frame_gen/TX_DATA_OUT_reg[7]) is unused and will be removed from module gtwizard_0_exdes.
INFO: [Synth 8-3332] Sequential element (gt0_frame_gen/TX_DATA_OUT_reg[6]) is unused and will be removed from module gtwizard_0_exdes.
INFO: [Synth 8-3332] Sequential element (gt0_frame_gen/TX_DATA_OUT_reg[5]) is unused and will be removed from module gtwizard_0_exdes.
INFO: [Synth 8-3332] Sequential element (gt0_frame_gen/TX_DATA_OUT_reg[4]) is unused and will be removed from module gtwizard_0_exdes.
INFO: [Synth 8-3332] Sequential element (gt0_frame_gen/TX_DATA_OUT_reg[3]) is unused and will be removed from module gtwizard_0_exdes.
INFO: [Synth 8-3332] Sequential element (gt0_frame_gen/TX_DATA_OUT_reg[2]) is unused and will be removed from module gtwizard_0_exdes.
INFO: [Synth 8-3332] Sequential element (gt0_frame_gen/TX_DATA_OUT_reg[1]) is unused and will be removed from module gtwizard_0_exdes.
INFO: [Synth 8-3332] Sequential element (gt0_frame_gen/TX_DATA_OUT_reg[0]) is unused and will be removed from module gtwizard_0_exdes.
INFO: [Synth 8-3332] Sequential element (gt0_frame_gen/read_counter_i_reg[8]) is unused and will be removed from module gtwizard_0_exdes.
INFO: [Synth 8-3332] Sequential element (gt0_frame_gen/read_counter_i_reg[7]) is unused and will be removed from module gtwizard_0_exdes.
INFO: [Synth 8-3332] Sequential element (gt0_frame_gen/read_counter_i_reg[6]) is unused and will be removed from module gtwizard_0_exdes.
INFO: [Synth 8-3332] Sequential element (gt0_frame_gen/read_counter_i_reg[5]) is unused and will be removed from module gtwizard_0_exdes.
INFO: [Synth 8-3332] Sequential element (gt0_frame_gen/read_counter_i_reg[4]) is unused and will be removed from module gtwizard_0_exdes.
INFO: [Synth 8-3332] Sequential element (gt0_frame_gen/read_counter_i_reg[3]) is unused and will be removed from module gtwizard_0_exdes.
INFO: [Synth 8-3332] Sequential element (gt0_frame_gen/read_counter_i_reg[2]) is unused and will be removed from module gtwizard_0_exdes.
INFO: [Synth 8-3332] Sequential element (gt0_frame_gen/read_counter_i_reg[1]) is unused and will be removed from module gtwizard_0_exdes.
INFO: [Synth 8-3332] Sequential element (gt0_frame_gen/read_counter_i_reg[0]) is unused and will be removed from module gtwizard_0_exdes.
INFO: [Synth 8-3332] Sequential element (gt0_frame_gen/state_reg) is unused and will be removed from module gtwizard_0_exdes.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1675.359 ; gain = 510.312 ; free physical = 2691 ; free virtual = 4872
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'gtwizard_0_support_i/gt0_txoutclkfabric_out' to pin 'gtwizard_0_support_i/bbstub_gt0_txoutclkfabric_out/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'gtwizard_0_support_i/gt0_txusrclk2_out' to pin 'gtwizard_0_support_i/bbstub_gt0_txusrclk2_out/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'gtwizard_0_support_i/gt0_txusrclk_out' to pin 'gtwizard_0_support_i/bbstub_gt0_txusrclk_out/O'
INFO: [Synth 8-5819] Moved 3 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1675.359 ; gain = 510.312 ; free physical = 2565 ; free virtual = 4746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1675.359 ; gain = 510.312 ; free physical = 2550 ; free virtual = 4730
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1675.359 ; gain = 510.312 ; free physical = 2549 ; free virtual = 4730
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-3295] tying undriven pin soft_reset_vio_i_inferred:in0 to constant 0
INFO: [Synth 8-3295] tying undriven pin gt_txfsmresetdone_r_inferred:in0 to constant 0
INFO: [Synth 8-3295] tying undriven pin gt_txfsmresetdone_r2_inferred:in0 to constant 0
INFO: [Synth 8-3295] tying undriven pin rxresetdone_vio_i_inferred:in0 to constant 0
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1675.359 ; gain = 510.312 ; free physical = 2550 ; free virtual = 4731
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1675.359 ; gain = 510.312 ; free physical = 2550 ; free virtual = 4731
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1675.359 ; gain = 510.312 ; free physical = 2550 ; free virtual = 4731
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1675.359 ; gain = 510.312 ; free physical = 2550 ; free virtual = 4731
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1675.359 ; gain = 510.312 ; free physical = 2550 ; free virtual = 4731
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1675.359 ; gain = 510.312 ; free physical = 2550 ; free virtual = 4731
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |gtwizard_0    |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |gtwizard_0 |     1|
|2     |BUFG       |     1|
|3     |CARRY4     |     7|
|4     |LUT1       |    30|
|5     |LUT2       |    30|
|6     |LUT3       |    10|
|7     |LUT4       |   130|
|8     |LUT5       |   256|
|9     |LUT6       |   193|
|10    |MUXF7      |   159|
|11    |FDCE       |     6|
|12    |FDRE       |   101|
|13    |FDSE       |     7|
|14    |IBUF       |     4|
|15    |IBUFDS     |     1|
|16    |OBUF       |     2|
+------+-----------+------+

Report Instance Areas: 
+------+-----------------+------------------------+------+
|      |Instance         |Module                  |Cells |
+------+-----------------+------------------------+------+
|1     |top              |                        |   984|
|2     |  gt0_frame_gen  |gtwizard_0_GT_FRAME_GEN |   922|
|3     |    counter_inst |counter                 |   262|
|4     |    decoder_inst |decoder                 |   484|
+------+-----------------+------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1675.359 ; gain = 510.312 ; free physical = 2550 ; free virtual = 4731
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 5 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1675.359 ; gain = 109.500 ; free physical = 2606 ; free virtual = 4786
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1675.359 ; gain = 510.312 ; free physical = 2606 ; free virtual = 4786
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 12 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

105 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1683.367 ; gain = 580.711 ; free physical = 2582 ; free virtual = 4763
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
INFO: [Common 17-1381] The checkpoint '/home/deki/Downloads/hsos/gtwizard_0_ex/gtwizard_0_ex.runs/synth_1/gtwizard_0_exdes.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.10 . Memory (MB): peak = 1707.379 ; gain = 0.000 ; free physical = 2582 ; free virtual = 4763
INFO: [Common 17-206] Exiting Vivado at Thu Apr  4 17:49:18 2019...
