/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [10:0] _02_;
  wire [8:0] _03_;
  reg [22:0] _04_;
  wire celloutsig_0_0z;
  wire [4:0] celloutsig_0_11z;
  wire [6:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [5:0] celloutsig_0_14z;
  wire [3:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire [17:0] celloutsig_0_20z;
  wire [3:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire [7:0] celloutsig_0_27z;
  wire celloutsig_0_29z;
  wire [9:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire [9:0] celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire [2:0] celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire [4:0] celloutsig_0_39z;
  wire celloutsig_0_40z;
  wire celloutsig_0_41z;
  wire [8:0] celloutsig_0_43z;
  wire celloutsig_0_44z;
  wire celloutsig_0_45z;
  wire [8:0] celloutsig_0_46z;
  wire [6:0] celloutsig_0_47z;
  wire [17:0] celloutsig_0_48z;
  wire [4:0] celloutsig_0_49z;
  wire [4:0] celloutsig_0_4z;
  wire [7:0] celloutsig_0_51z;
  wire celloutsig_0_53z;
  wire celloutsig_0_56z;
  wire celloutsig_0_57z;
  wire [3:0] celloutsig_0_58z;
  wire [16:0] celloutsig_0_5z;
  wire [8:0] celloutsig_0_60z;
  wire [21:0] celloutsig_0_63z;
  wire celloutsig_0_6z;
  wire [2:0] celloutsig_0_74z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_14z;
  wire [4:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [12:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [3:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_44z = !(celloutsig_0_43z[6] ? celloutsig_0_16z : celloutsig_0_34z[0]);
  assign celloutsig_1_3z = !(celloutsig_1_1z[0] ? celloutsig_1_1z[10] : celloutsig_1_0z);
  assign celloutsig_1_6z = !(celloutsig_1_2z ? celloutsig_1_0z : celloutsig_1_4z[1]);
  assign celloutsig_1_9z = !(celloutsig_1_5z ? celloutsig_1_0z : in_data[168]);
  assign celloutsig_0_18z = !(celloutsig_0_12z[3] ? celloutsig_0_11z[3] : _00_);
  assign celloutsig_0_23z = !(celloutsig_0_0z ? celloutsig_0_1z : celloutsig_0_6z);
  assign celloutsig_1_2z = ~((celloutsig_1_1z[12] | celloutsig_1_1z[7]) & (celloutsig_1_0z | celloutsig_1_0z));
  assign celloutsig_0_8z = ~((celloutsig_0_7z | _01_) & (celloutsig_0_1z | celloutsig_0_2z[3]));
  assign celloutsig_0_16z = ~((celloutsig_0_4z[4] | celloutsig_0_15z[1]) & (in_data[53] | celloutsig_0_1z));
  reg [10:0] _14_;
  always_ff @(negedge celloutsig_1_19z, posedge clkin_data[32])
    if (clkin_data[32]) _14_ <= 11'h000;
    else _14_ <= { celloutsig_0_0z, celloutsig_0_2z[9:2], celloutsig_0_2z[2], celloutsig_0_2z[0] };
  assign { _02_[10], _01_, _02_[8:0] } = _14_;
  reg [17:0] _15_;
  always_ff @(negedge celloutsig_1_19z, negedge clkin_data[32])
    if (!clkin_data[32]) _15_ <= 18'h00000;
    else _15_ <= { celloutsig_0_27z[3:2], celloutsig_0_23z, celloutsig_0_41z, celloutsig_0_15z, celloutsig_0_49z[4:2], celloutsig_0_49z[3], celloutsig_0_49z[0], celloutsig_0_39z };
  assign out_data[17:0] = _15_;
  reg [8:0] _16_;
  always_ff @(negedge celloutsig_1_19z, negedge clkin_data[32])
    if (!clkin_data[32]) _16_ <= 9'h000;
    else _16_ <= { _02_[4:0], celloutsig_0_0z, celloutsig_0_9z, celloutsig_0_7z, celloutsig_0_9z };
  assign { _03_[8:3], _00_, _03_[1:0] } = _16_;
  always_ff @(posedge celloutsig_1_19z, negedge clkin_data[0])
    if (!clkin_data[0]) _04_ <= 23'h000000;
    else _04_ <= { in_data[65:45], celloutsig_0_6z, celloutsig_0_9z };
  assign celloutsig_0_39z = { celloutsig_0_15z, celloutsig_0_6z } / { 1'h1, celloutsig_0_20z[14:12], celloutsig_0_32z };
  assign celloutsig_0_47z = _02_[6:0] / { 1'h1, celloutsig_0_2z[7:2] };
  assign celloutsig_0_48z = { _03_[5:3], _00_, celloutsig_0_25z, celloutsig_0_35z, celloutsig_0_25z, celloutsig_0_43z, celloutsig_0_40z, celloutsig_0_9z } / { 1'h1, celloutsig_0_4z[0], celloutsig_0_24z, celloutsig_0_30z, celloutsig_0_14z, celloutsig_0_21z, celloutsig_0_25z, celloutsig_0_13z, celloutsig_0_16z, celloutsig_0_36z };
  assign celloutsig_0_5z = { celloutsig_0_2z[0], _02_[10], _01_, _02_[8:0], celloutsig_0_4z } / { 1'h1, _02_[6:1], celloutsig_0_2z[9:2], celloutsig_0_2z[2], celloutsig_0_2z[0] };
  assign celloutsig_0_63z = { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_12z, _02_[10], _01_, _02_[8:0], celloutsig_0_18z, celloutsig_0_17z } / { 1'h1, celloutsig_0_51z[5:1], celloutsig_0_53z, celloutsig_0_58z, _02_[10], _01_, _02_[8:0] };
  assign celloutsig_0_27z = { celloutsig_0_12z[3:0], celloutsig_0_16z, celloutsig_0_17z, celloutsig_0_17z, celloutsig_0_23z } / { 1'h1, celloutsig_0_2z[7:5], celloutsig_0_24z, celloutsig_0_22z, celloutsig_0_0z, celloutsig_0_16z };
  assign celloutsig_1_0z = in_data[122:118] == in_data[101:97];
  assign celloutsig_1_19z = { celloutsig_1_8z, celloutsig_1_11z, celloutsig_1_4z } == { celloutsig_1_14z, celloutsig_1_18z };
  assign celloutsig_0_9z = celloutsig_0_5z[14:2] == { _02_[4:1], celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_4z };
  assign celloutsig_0_1z = { in_data[8:0], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z } == in_data[74:58];
  assign celloutsig_0_30z = celloutsig_0_13z & ~(_01_);
  assign celloutsig_0_17z = celloutsig_0_0z & ~(celloutsig_0_13z);
  assign celloutsig_0_31z = { celloutsig_0_27z[5:2], celloutsig_0_23z, celloutsig_0_11z } * { in_data[70:67], celloutsig_0_11z, celloutsig_0_0z };
  assign celloutsig_0_12z = { _03_[6], celloutsig_0_11z, celloutsig_0_1z } * { _03_[6:3], _00_, _03_[1:0] };
  assign celloutsig_0_29z = _03_[5:3] != { _03_[1:0], celloutsig_0_0z };
  assign celloutsig_0_24z = { _02_[10], _01_, _02_[8] } != _02_[8:6];
  assign celloutsig_0_56z = { celloutsig_0_37z, celloutsig_0_49z[4:2], celloutsig_0_49z[3], celloutsig_0_49z[0], celloutsig_0_37z } !== celloutsig_0_46z[8:2];
  assign celloutsig_0_58z = ~ { celloutsig_0_2z[5], celloutsig_0_53z, celloutsig_0_57z, celloutsig_0_44z };
  assign celloutsig_0_15z = ~ { _03_[5:3], _00_ };
  assign celloutsig_0_20z = ~ { celloutsig_0_5z[16:10], celloutsig_0_4z, celloutsig_0_8z, celloutsig_0_11z };
  assign celloutsig_0_34z = celloutsig_0_21z[2:0] | { celloutsig_0_9z, celloutsig_0_17z, celloutsig_0_7z };
  assign celloutsig_0_43z = { celloutsig_0_4z[3:0], celloutsig_0_8z, celloutsig_0_18z, celloutsig_0_25z, celloutsig_0_25z, celloutsig_0_6z } | celloutsig_0_5z[15:7];
  assign celloutsig_0_46z = { _02_[6:3], celloutsig_0_45z, celloutsig_0_7z, celloutsig_0_32z, celloutsig_0_16z, celloutsig_0_18z } | _04_[18:10];
  assign celloutsig_0_4z = in_data[9:5] | { in_data[68:65], celloutsig_0_0z };
  assign celloutsig_0_51z = { celloutsig_0_48z[6:0], celloutsig_0_8z } | { celloutsig_0_47z[3], celloutsig_0_47z };
  assign celloutsig_1_1z = in_data[140:128] | in_data[175:163];
  assign celloutsig_1_4z = in_data[160:157] | { celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_1_18z = { in_data[163:162], celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_0z } | { in_data[161:160], celloutsig_1_11z, celloutsig_1_9z, celloutsig_1_3z };
  assign celloutsig_0_14z = { celloutsig_0_11z[2:0], celloutsig_0_9z, celloutsig_0_1z, celloutsig_0_6z } | { celloutsig_0_12z[2:0], celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_9z };
  assign celloutsig_0_21z = { celloutsig_0_4z[1:0], celloutsig_0_8z, celloutsig_0_8z } | celloutsig_0_5z[11:8];
  assign celloutsig_0_6z = & { _01_, celloutsig_0_4z, _02_[10], _02_[8:0], celloutsig_0_2z[9:2], celloutsig_0_0z };
  assign celloutsig_0_25z = & { _00_, _03_[8:3], _03_[1] };
  assign celloutsig_0_32z = celloutsig_0_8z & celloutsig_0_9z;
  assign celloutsig_0_36z = celloutsig_0_15z[0] & celloutsig_0_0z;
  assign celloutsig_0_53z = celloutsig_0_25z & celloutsig_0_8z;
  assign celloutsig_1_7z = celloutsig_1_3z & in_data[179];
  assign celloutsig_0_13z = in_data[93] & in_data[62];
  assign celloutsig_0_35z = ~^ celloutsig_0_27z[6:0];
  assign celloutsig_0_38z = ~^ { celloutsig_0_31z[9:2], celloutsig_0_21z };
  assign celloutsig_0_40z = ~^ { celloutsig_0_18z, celloutsig_0_38z, celloutsig_0_0z };
  assign celloutsig_0_41z = ~^ { celloutsig_0_12z[4:2], celloutsig_0_37z, celloutsig_0_29z, celloutsig_0_34z, celloutsig_0_37z };
  assign celloutsig_0_57z = ~^ { _02_[10], _01_, _02_[8:7] };
  assign celloutsig_0_7z = ~^ { celloutsig_0_4z[2:0], celloutsig_0_4z };
  assign celloutsig_1_5z = ~^ in_data[165:127];
  assign celloutsig_1_11z = ~^ { celloutsig_1_1z[11:2], celloutsig_1_9z, celloutsig_1_10z, celloutsig_1_1z };
  assign celloutsig_1_14z = ~^ { celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_7z, celloutsig_1_0z };
  assign celloutsig_0_60z = celloutsig_0_48z[9:1] - { celloutsig_0_43z[8:6], celloutsig_0_57z, celloutsig_0_15z, celloutsig_0_40z };
  assign celloutsig_0_74z = { celloutsig_0_60z[4:3], celloutsig_0_56z } - celloutsig_0_63z[14:12];
  assign celloutsig_0_11z = celloutsig_0_5z[8:4] - { _02_[5], celloutsig_0_1z, celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_1z };
  assign celloutsig_0_37z = ~((celloutsig_0_11z[2] & celloutsig_0_7z) | celloutsig_0_11z[2]);
  assign celloutsig_0_45z = ~((celloutsig_0_14z[3] & celloutsig_0_21z[3]) | celloutsig_0_5z[16]);
  assign celloutsig_0_0z = ~((in_data[55] & in_data[12]) | (in_data[82] & in_data[86]));
  assign celloutsig_1_8z = ~((celloutsig_1_2z & celloutsig_1_2z) | (in_data[103] & celloutsig_1_1z[9]));
  assign celloutsig_1_10z = ~((celloutsig_1_6z & celloutsig_1_3z) | (celloutsig_1_3z & celloutsig_1_3z));
  assign celloutsig_0_22z = ~((celloutsig_0_16z & celloutsig_0_17z) | (celloutsig_0_9z & celloutsig_0_4z[0]));
  assign { celloutsig_0_2z[0], celloutsig_0_2z[9:2] } = ~ { celloutsig_0_1z, in_data[29:23], celloutsig_0_0z };
  assign { celloutsig_0_49z[3], celloutsig_0_49z[0], celloutsig_0_49z[2], celloutsig_0_49z[4] } = ~ { celloutsig_0_30z, celloutsig_0_24z, celloutsig_0_7z, celloutsig_0_0z };
  assign _02_[9] = _01_;
  assign _03_[2] = _00_;
  assign celloutsig_0_2z[1] = celloutsig_0_2z[2];
  assign celloutsig_0_49z[1] = celloutsig_0_49z[3];
  assign { out_data[132:128], out_data[96], out_data[34:32] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_74z };
endmodule
