
CtrBoard-H7_FDCAN.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000002cc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00013e48  080002d0  080002d0  000012d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000370  08014118  08014118  00015118  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08014488  08014488  00015488  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08014490  08014490  00015490  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  08014494  08014494  00015494  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         000000bc  24000000  08014498  00016000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00005eb8  240000bc  08014554  000160bc  2**2
                  ALLOC
  8 ._user_heap_stack 00000604  24005f74  08014554  00016f74  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  000160bc  2**0
                  CONTENTS, READONLY
 10 .debug_info   000300b5  00000000  00000000  000160ea  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 000063f2  00000000  00000000  0004619f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 000021b0  00000000  00000000  0004c598  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 000019f0  00000000  00000000  0004e748  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  0003ac1f  00000000  00000000  00050138  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   00030bd8  00000000  00000000  0008ad57  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    00167b6b  00000000  00000000  000bb92f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  0022349a  2**0
                  CONTENTS, READONLY
 18 .debug_frame  000091e8  00000000  00000000  002234e0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 00000068  00000000  00000000  0022c6c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002d0 <__do_global_dtors_aux>:
 80002d0:	b510      	push	{r4, lr}
 80002d2:	4c05      	ldr	r4, [pc, #20]	@ (80002e8 <__do_global_dtors_aux+0x18>)
 80002d4:	7823      	ldrb	r3, [r4, #0]
 80002d6:	b933      	cbnz	r3, 80002e6 <__do_global_dtors_aux+0x16>
 80002d8:	4b04      	ldr	r3, [pc, #16]	@ (80002ec <__do_global_dtors_aux+0x1c>)
 80002da:	b113      	cbz	r3, 80002e2 <__do_global_dtors_aux+0x12>
 80002dc:	4804      	ldr	r0, [pc, #16]	@ (80002f0 <__do_global_dtors_aux+0x20>)
 80002de:	f3af 8000 	nop.w
 80002e2:	2301      	movs	r3, #1
 80002e4:	7023      	strb	r3, [r4, #0]
 80002e6:	bd10      	pop	{r4, pc}
 80002e8:	240000bc 	.word	0x240000bc
 80002ec:	00000000 	.word	0x00000000
 80002f0:	08014100 	.word	0x08014100

080002f4 <frame_dummy>:
 80002f4:	b508      	push	{r3, lr}
 80002f6:	4b03      	ldr	r3, [pc, #12]	@ (8000304 <frame_dummy+0x10>)
 80002f8:	b11b      	cbz	r3, 8000302 <frame_dummy+0xe>
 80002fa:	4903      	ldr	r1, [pc, #12]	@ (8000308 <frame_dummy+0x14>)
 80002fc:	4803      	ldr	r0, [pc, #12]	@ (800030c <frame_dummy+0x18>)
 80002fe:	f3af 8000 	nop.w
 8000302:	bd08      	pop	{r3, pc}
 8000304:	00000000 	.word	0x00000000
 8000308:	240000c0 	.word	0x240000c0
 800030c:	08014100 	.word	0x08014100

08000310 <__aeabi_drsub>:
 8000310:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000314:	e002      	b.n	800031c <__adddf3>
 8000316:	bf00      	nop

08000318 <__aeabi_dsub>:
 8000318:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800031c <__adddf3>:
 800031c:	b530      	push	{r4, r5, lr}
 800031e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000322:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000326:	ea94 0f05 	teq	r4, r5
 800032a:	bf08      	it	eq
 800032c:	ea90 0f02 	teqeq	r0, r2
 8000330:	bf1f      	itttt	ne
 8000332:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000336:	ea55 0c02 	orrsne.w	ip, r5, r2
 800033a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800033e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000342:	f000 80e2 	beq.w	800050a <__adddf3+0x1ee>
 8000346:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800034a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800034e:	bfb8      	it	lt
 8000350:	426d      	neglt	r5, r5
 8000352:	dd0c      	ble.n	800036e <__adddf3+0x52>
 8000354:	442c      	add	r4, r5
 8000356:	ea80 0202 	eor.w	r2, r0, r2
 800035a:	ea81 0303 	eor.w	r3, r1, r3
 800035e:	ea82 0000 	eor.w	r0, r2, r0
 8000362:	ea83 0101 	eor.w	r1, r3, r1
 8000366:	ea80 0202 	eor.w	r2, r0, r2
 800036a:	ea81 0303 	eor.w	r3, r1, r3
 800036e:	2d36      	cmp	r5, #54	@ 0x36
 8000370:	bf88      	it	hi
 8000372:	bd30      	pophi	{r4, r5, pc}
 8000374:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000378:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800037c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000380:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000384:	d002      	beq.n	800038c <__adddf3+0x70>
 8000386:	4240      	negs	r0, r0
 8000388:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800038c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000390:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000394:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000398:	d002      	beq.n	80003a0 <__adddf3+0x84>
 800039a:	4252      	negs	r2, r2
 800039c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80003a0:	ea94 0f05 	teq	r4, r5
 80003a4:	f000 80a7 	beq.w	80004f6 <__adddf3+0x1da>
 80003a8:	f1a4 0401 	sub.w	r4, r4, #1
 80003ac:	f1d5 0e20 	rsbs	lr, r5, #32
 80003b0:	db0d      	blt.n	80003ce <__adddf3+0xb2>
 80003b2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80003b6:	fa22 f205 	lsr.w	r2, r2, r5
 80003ba:	1880      	adds	r0, r0, r2
 80003bc:	f141 0100 	adc.w	r1, r1, #0
 80003c0:	fa03 f20e 	lsl.w	r2, r3, lr
 80003c4:	1880      	adds	r0, r0, r2
 80003c6:	fa43 f305 	asr.w	r3, r3, r5
 80003ca:	4159      	adcs	r1, r3
 80003cc:	e00e      	b.n	80003ec <__adddf3+0xd0>
 80003ce:	f1a5 0520 	sub.w	r5, r5, #32
 80003d2:	f10e 0e20 	add.w	lr, lr, #32
 80003d6:	2a01      	cmp	r2, #1
 80003d8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80003dc:	bf28      	it	cs
 80003de:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003e2:	fa43 f305 	asr.w	r3, r3, r5
 80003e6:	18c0      	adds	r0, r0, r3
 80003e8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ec:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003f0:	d507      	bpl.n	8000402 <__adddf3+0xe6>
 80003f2:	f04f 0e00 	mov.w	lr, #0
 80003f6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003fa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003fe:	eb6e 0101 	sbc.w	r1, lr, r1
 8000402:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000406:	d31b      	bcc.n	8000440 <__adddf3+0x124>
 8000408:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800040c:	d30c      	bcc.n	8000428 <__adddf3+0x10c>
 800040e:	0849      	lsrs	r1, r1, #1
 8000410:	ea5f 0030 	movs.w	r0, r0, rrx
 8000414:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000418:	f104 0401 	add.w	r4, r4, #1
 800041c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000420:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000424:	f080 809a 	bcs.w	800055c <__adddf3+0x240>
 8000428:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800042c:	bf08      	it	eq
 800042e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000432:	f150 0000 	adcs.w	r0, r0, #0
 8000436:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800043a:	ea41 0105 	orr.w	r1, r1, r5
 800043e:	bd30      	pop	{r4, r5, pc}
 8000440:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000444:	4140      	adcs	r0, r0
 8000446:	eb41 0101 	adc.w	r1, r1, r1
 800044a:	3c01      	subs	r4, #1
 800044c:	bf28      	it	cs
 800044e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000452:	d2e9      	bcs.n	8000428 <__adddf3+0x10c>
 8000454:	f091 0f00 	teq	r1, #0
 8000458:	bf04      	itt	eq
 800045a:	4601      	moveq	r1, r0
 800045c:	2000      	moveq	r0, #0
 800045e:	fab1 f381 	clz	r3, r1
 8000462:	bf08      	it	eq
 8000464:	3320      	addeq	r3, #32
 8000466:	f1a3 030b 	sub.w	r3, r3, #11
 800046a:	f1b3 0220 	subs.w	r2, r3, #32
 800046e:	da0c      	bge.n	800048a <__adddf3+0x16e>
 8000470:	320c      	adds	r2, #12
 8000472:	dd08      	ble.n	8000486 <__adddf3+0x16a>
 8000474:	f102 0c14 	add.w	ip, r2, #20
 8000478:	f1c2 020c 	rsb	r2, r2, #12
 800047c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000480:	fa21 f102 	lsr.w	r1, r1, r2
 8000484:	e00c      	b.n	80004a0 <__adddf3+0x184>
 8000486:	f102 0214 	add.w	r2, r2, #20
 800048a:	bfd8      	it	le
 800048c:	f1c2 0c20 	rsble	ip, r2, #32
 8000490:	fa01 f102 	lsl.w	r1, r1, r2
 8000494:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000498:	bfdc      	itt	le
 800049a:	ea41 010c 	orrle.w	r1, r1, ip
 800049e:	4090      	lslle	r0, r2
 80004a0:	1ae4      	subs	r4, r4, r3
 80004a2:	bfa2      	ittt	ge
 80004a4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80004a8:	4329      	orrge	r1, r5
 80004aa:	bd30      	popge	{r4, r5, pc}
 80004ac:	ea6f 0404 	mvn.w	r4, r4
 80004b0:	3c1f      	subs	r4, #31
 80004b2:	da1c      	bge.n	80004ee <__adddf3+0x1d2>
 80004b4:	340c      	adds	r4, #12
 80004b6:	dc0e      	bgt.n	80004d6 <__adddf3+0x1ba>
 80004b8:	f104 0414 	add.w	r4, r4, #20
 80004bc:	f1c4 0220 	rsb	r2, r4, #32
 80004c0:	fa20 f004 	lsr.w	r0, r0, r4
 80004c4:	fa01 f302 	lsl.w	r3, r1, r2
 80004c8:	ea40 0003 	orr.w	r0, r0, r3
 80004cc:	fa21 f304 	lsr.w	r3, r1, r4
 80004d0:	ea45 0103 	orr.w	r1, r5, r3
 80004d4:	bd30      	pop	{r4, r5, pc}
 80004d6:	f1c4 040c 	rsb	r4, r4, #12
 80004da:	f1c4 0220 	rsb	r2, r4, #32
 80004de:	fa20 f002 	lsr.w	r0, r0, r2
 80004e2:	fa01 f304 	lsl.w	r3, r1, r4
 80004e6:	ea40 0003 	orr.w	r0, r0, r3
 80004ea:	4629      	mov	r1, r5
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	fa21 f004 	lsr.w	r0, r1, r4
 80004f2:	4629      	mov	r1, r5
 80004f4:	bd30      	pop	{r4, r5, pc}
 80004f6:	f094 0f00 	teq	r4, #0
 80004fa:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004fe:	bf06      	itte	eq
 8000500:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000504:	3401      	addeq	r4, #1
 8000506:	3d01      	subne	r5, #1
 8000508:	e74e      	b.n	80003a8 <__adddf3+0x8c>
 800050a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800050e:	bf18      	it	ne
 8000510:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000514:	d029      	beq.n	800056a <__adddf3+0x24e>
 8000516:	ea94 0f05 	teq	r4, r5
 800051a:	bf08      	it	eq
 800051c:	ea90 0f02 	teqeq	r0, r2
 8000520:	d005      	beq.n	800052e <__adddf3+0x212>
 8000522:	ea54 0c00 	orrs.w	ip, r4, r0
 8000526:	bf04      	itt	eq
 8000528:	4619      	moveq	r1, r3
 800052a:	4610      	moveq	r0, r2
 800052c:	bd30      	pop	{r4, r5, pc}
 800052e:	ea91 0f03 	teq	r1, r3
 8000532:	bf1e      	ittt	ne
 8000534:	2100      	movne	r1, #0
 8000536:	2000      	movne	r0, #0
 8000538:	bd30      	popne	{r4, r5, pc}
 800053a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800053e:	d105      	bne.n	800054c <__adddf3+0x230>
 8000540:	0040      	lsls	r0, r0, #1
 8000542:	4149      	adcs	r1, r1
 8000544:	bf28      	it	cs
 8000546:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800054a:	bd30      	pop	{r4, r5, pc}
 800054c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000550:	bf3c      	itt	cc
 8000552:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000556:	bd30      	popcc	{r4, r5, pc}
 8000558:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800055c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000560:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000564:	f04f 0000 	mov.w	r0, #0
 8000568:	bd30      	pop	{r4, r5, pc}
 800056a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800056e:	bf1a      	itte	ne
 8000570:	4619      	movne	r1, r3
 8000572:	4610      	movne	r0, r2
 8000574:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000578:	bf1c      	itt	ne
 800057a:	460b      	movne	r3, r1
 800057c:	4602      	movne	r2, r0
 800057e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000582:	bf06      	itte	eq
 8000584:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000588:	ea91 0f03 	teqeq	r1, r3
 800058c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000590:	bd30      	pop	{r4, r5, pc}
 8000592:	bf00      	nop

08000594 <__aeabi_ui2d>:
 8000594:	f090 0f00 	teq	r0, #0
 8000598:	bf04      	itt	eq
 800059a:	2100      	moveq	r1, #0
 800059c:	4770      	bxeq	lr
 800059e:	b530      	push	{r4, r5, lr}
 80005a0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005a4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005a8:	f04f 0500 	mov.w	r5, #0
 80005ac:	f04f 0100 	mov.w	r1, #0
 80005b0:	e750      	b.n	8000454 <__adddf3+0x138>
 80005b2:	bf00      	nop

080005b4 <__aeabi_i2d>:
 80005b4:	f090 0f00 	teq	r0, #0
 80005b8:	bf04      	itt	eq
 80005ba:	2100      	moveq	r1, #0
 80005bc:	4770      	bxeq	lr
 80005be:	b530      	push	{r4, r5, lr}
 80005c0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005c4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005c8:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80005cc:	bf48      	it	mi
 80005ce:	4240      	negmi	r0, r0
 80005d0:	f04f 0100 	mov.w	r1, #0
 80005d4:	e73e      	b.n	8000454 <__adddf3+0x138>
 80005d6:	bf00      	nop

080005d8 <__aeabi_f2d>:
 80005d8:	0042      	lsls	r2, r0, #1
 80005da:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80005de:	ea4f 0131 	mov.w	r1, r1, rrx
 80005e2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005e6:	bf1f      	itttt	ne
 80005e8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80005ec:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005f0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005f4:	4770      	bxne	lr
 80005f6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005fa:	bf08      	it	eq
 80005fc:	4770      	bxeq	lr
 80005fe:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000602:	bf04      	itt	eq
 8000604:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000608:	4770      	bxeq	lr
 800060a:	b530      	push	{r4, r5, lr}
 800060c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000610:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000614:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000618:	e71c      	b.n	8000454 <__adddf3+0x138>
 800061a:	bf00      	nop

0800061c <__aeabi_ul2d>:
 800061c:	ea50 0201 	orrs.w	r2, r0, r1
 8000620:	bf08      	it	eq
 8000622:	4770      	bxeq	lr
 8000624:	b530      	push	{r4, r5, lr}
 8000626:	f04f 0500 	mov.w	r5, #0
 800062a:	e00a      	b.n	8000642 <__aeabi_l2d+0x16>

0800062c <__aeabi_l2d>:
 800062c:	ea50 0201 	orrs.w	r2, r0, r1
 8000630:	bf08      	it	eq
 8000632:	4770      	bxeq	lr
 8000634:	b530      	push	{r4, r5, lr}
 8000636:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800063a:	d502      	bpl.n	8000642 <__aeabi_l2d+0x16>
 800063c:	4240      	negs	r0, r0
 800063e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000642:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000646:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800064a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800064e:	f43f aed8 	beq.w	8000402 <__adddf3+0xe6>
 8000652:	f04f 0203 	mov.w	r2, #3
 8000656:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800065a:	bf18      	it	ne
 800065c:	3203      	addne	r2, #3
 800065e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000662:	bf18      	it	ne
 8000664:	3203      	addne	r2, #3
 8000666:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800066a:	f1c2 0320 	rsb	r3, r2, #32
 800066e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000672:	fa20 f002 	lsr.w	r0, r0, r2
 8000676:	fa01 fe03 	lsl.w	lr, r1, r3
 800067a:	ea40 000e 	orr.w	r0, r0, lr
 800067e:	fa21 f102 	lsr.w	r1, r1, r2
 8000682:	4414      	add	r4, r2
 8000684:	e6bd      	b.n	8000402 <__adddf3+0xe6>
 8000686:	bf00      	nop

08000688 <__aeabi_uldivmod>:
 8000688:	b953      	cbnz	r3, 80006a0 <__aeabi_uldivmod+0x18>
 800068a:	b94a      	cbnz	r2, 80006a0 <__aeabi_uldivmod+0x18>
 800068c:	2900      	cmp	r1, #0
 800068e:	bf08      	it	eq
 8000690:	2800      	cmpeq	r0, #0
 8000692:	bf1c      	itt	ne
 8000694:	f04f 31ff 	movne.w	r1, #4294967295
 8000698:	f04f 30ff 	movne.w	r0, #4294967295
 800069c:	f000 b988 	b.w	80009b0 <__aeabi_idiv0>
 80006a0:	f1ad 0c08 	sub.w	ip, sp, #8
 80006a4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80006a8:	f000 f806 	bl	80006b8 <__udivmoddi4>
 80006ac:	f8dd e004 	ldr.w	lr, [sp, #4]
 80006b0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80006b4:	b004      	add	sp, #16
 80006b6:	4770      	bx	lr

080006b8 <__udivmoddi4>:
 80006b8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80006bc:	9d08      	ldr	r5, [sp, #32]
 80006be:	468e      	mov	lr, r1
 80006c0:	4604      	mov	r4, r0
 80006c2:	4688      	mov	r8, r1
 80006c4:	2b00      	cmp	r3, #0
 80006c6:	d14a      	bne.n	800075e <__udivmoddi4+0xa6>
 80006c8:	428a      	cmp	r2, r1
 80006ca:	4617      	mov	r7, r2
 80006cc:	d962      	bls.n	8000794 <__udivmoddi4+0xdc>
 80006ce:	fab2 f682 	clz	r6, r2
 80006d2:	b14e      	cbz	r6, 80006e8 <__udivmoddi4+0x30>
 80006d4:	f1c6 0320 	rsb	r3, r6, #32
 80006d8:	fa01 f806 	lsl.w	r8, r1, r6
 80006dc:	fa20 f303 	lsr.w	r3, r0, r3
 80006e0:	40b7      	lsls	r7, r6
 80006e2:	ea43 0808 	orr.w	r8, r3, r8
 80006e6:	40b4      	lsls	r4, r6
 80006e8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80006ec:	fa1f fc87 	uxth.w	ip, r7
 80006f0:	fbb8 f1fe 	udiv	r1, r8, lr
 80006f4:	0c23      	lsrs	r3, r4, #16
 80006f6:	fb0e 8811 	mls	r8, lr, r1, r8
 80006fa:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80006fe:	fb01 f20c 	mul.w	r2, r1, ip
 8000702:	429a      	cmp	r2, r3
 8000704:	d909      	bls.n	800071a <__udivmoddi4+0x62>
 8000706:	18fb      	adds	r3, r7, r3
 8000708:	f101 30ff 	add.w	r0, r1, #4294967295
 800070c:	f080 80ea 	bcs.w	80008e4 <__udivmoddi4+0x22c>
 8000710:	429a      	cmp	r2, r3
 8000712:	f240 80e7 	bls.w	80008e4 <__udivmoddi4+0x22c>
 8000716:	3902      	subs	r1, #2
 8000718:	443b      	add	r3, r7
 800071a:	1a9a      	subs	r2, r3, r2
 800071c:	b2a3      	uxth	r3, r4
 800071e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000722:	fb0e 2210 	mls	r2, lr, r0, r2
 8000726:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800072a:	fb00 fc0c 	mul.w	ip, r0, ip
 800072e:	459c      	cmp	ip, r3
 8000730:	d909      	bls.n	8000746 <__udivmoddi4+0x8e>
 8000732:	18fb      	adds	r3, r7, r3
 8000734:	f100 32ff 	add.w	r2, r0, #4294967295
 8000738:	f080 80d6 	bcs.w	80008e8 <__udivmoddi4+0x230>
 800073c:	459c      	cmp	ip, r3
 800073e:	f240 80d3 	bls.w	80008e8 <__udivmoddi4+0x230>
 8000742:	443b      	add	r3, r7
 8000744:	3802      	subs	r0, #2
 8000746:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800074a:	eba3 030c 	sub.w	r3, r3, ip
 800074e:	2100      	movs	r1, #0
 8000750:	b11d      	cbz	r5, 800075a <__udivmoddi4+0xa2>
 8000752:	40f3      	lsrs	r3, r6
 8000754:	2200      	movs	r2, #0
 8000756:	e9c5 3200 	strd	r3, r2, [r5]
 800075a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800075e:	428b      	cmp	r3, r1
 8000760:	d905      	bls.n	800076e <__udivmoddi4+0xb6>
 8000762:	b10d      	cbz	r5, 8000768 <__udivmoddi4+0xb0>
 8000764:	e9c5 0100 	strd	r0, r1, [r5]
 8000768:	2100      	movs	r1, #0
 800076a:	4608      	mov	r0, r1
 800076c:	e7f5      	b.n	800075a <__udivmoddi4+0xa2>
 800076e:	fab3 f183 	clz	r1, r3
 8000772:	2900      	cmp	r1, #0
 8000774:	d146      	bne.n	8000804 <__udivmoddi4+0x14c>
 8000776:	4573      	cmp	r3, lr
 8000778:	d302      	bcc.n	8000780 <__udivmoddi4+0xc8>
 800077a:	4282      	cmp	r2, r0
 800077c:	f200 8105 	bhi.w	800098a <__udivmoddi4+0x2d2>
 8000780:	1a84      	subs	r4, r0, r2
 8000782:	eb6e 0203 	sbc.w	r2, lr, r3
 8000786:	2001      	movs	r0, #1
 8000788:	4690      	mov	r8, r2
 800078a:	2d00      	cmp	r5, #0
 800078c:	d0e5      	beq.n	800075a <__udivmoddi4+0xa2>
 800078e:	e9c5 4800 	strd	r4, r8, [r5]
 8000792:	e7e2      	b.n	800075a <__udivmoddi4+0xa2>
 8000794:	2a00      	cmp	r2, #0
 8000796:	f000 8090 	beq.w	80008ba <__udivmoddi4+0x202>
 800079a:	fab2 f682 	clz	r6, r2
 800079e:	2e00      	cmp	r6, #0
 80007a0:	f040 80a4 	bne.w	80008ec <__udivmoddi4+0x234>
 80007a4:	1a8a      	subs	r2, r1, r2
 80007a6:	0c03      	lsrs	r3, r0, #16
 80007a8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80007ac:	b280      	uxth	r0, r0
 80007ae:	b2bc      	uxth	r4, r7
 80007b0:	2101      	movs	r1, #1
 80007b2:	fbb2 fcfe 	udiv	ip, r2, lr
 80007b6:	fb0e 221c 	mls	r2, lr, ip, r2
 80007ba:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80007be:	fb04 f20c 	mul.w	r2, r4, ip
 80007c2:	429a      	cmp	r2, r3
 80007c4:	d907      	bls.n	80007d6 <__udivmoddi4+0x11e>
 80007c6:	18fb      	adds	r3, r7, r3
 80007c8:	f10c 38ff 	add.w	r8, ip, #4294967295
 80007cc:	d202      	bcs.n	80007d4 <__udivmoddi4+0x11c>
 80007ce:	429a      	cmp	r2, r3
 80007d0:	f200 80e0 	bhi.w	8000994 <__udivmoddi4+0x2dc>
 80007d4:	46c4      	mov	ip, r8
 80007d6:	1a9b      	subs	r3, r3, r2
 80007d8:	fbb3 f2fe 	udiv	r2, r3, lr
 80007dc:	fb0e 3312 	mls	r3, lr, r2, r3
 80007e0:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80007e4:	fb02 f404 	mul.w	r4, r2, r4
 80007e8:	429c      	cmp	r4, r3
 80007ea:	d907      	bls.n	80007fc <__udivmoddi4+0x144>
 80007ec:	18fb      	adds	r3, r7, r3
 80007ee:	f102 30ff 	add.w	r0, r2, #4294967295
 80007f2:	d202      	bcs.n	80007fa <__udivmoddi4+0x142>
 80007f4:	429c      	cmp	r4, r3
 80007f6:	f200 80ca 	bhi.w	800098e <__udivmoddi4+0x2d6>
 80007fa:	4602      	mov	r2, r0
 80007fc:	1b1b      	subs	r3, r3, r4
 80007fe:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000802:	e7a5      	b.n	8000750 <__udivmoddi4+0x98>
 8000804:	f1c1 0620 	rsb	r6, r1, #32
 8000808:	408b      	lsls	r3, r1
 800080a:	fa22 f706 	lsr.w	r7, r2, r6
 800080e:	431f      	orrs	r7, r3
 8000810:	fa0e f401 	lsl.w	r4, lr, r1
 8000814:	fa20 f306 	lsr.w	r3, r0, r6
 8000818:	fa2e fe06 	lsr.w	lr, lr, r6
 800081c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000820:	4323      	orrs	r3, r4
 8000822:	fa00 f801 	lsl.w	r8, r0, r1
 8000826:	fa1f fc87 	uxth.w	ip, r7
 800082a:	fbbe f0f9 	udiv	r0, lr, r9
 800082e:	0c1c      	lsrs	r4, r3, #16
 8000830:	fb09 ee10 	mls	lr, r9, r0, lr
 8000834:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000838:	fb00 fe0c 	mul.w	lr, r0, ip
 800083c:	45a6      	cmp	lr, r4
 800083e:	fa02 f201 	lsl.w	r2, r2, r1
 8000842:	d909      	bls.n	8000858 <__udivmoddi4+0x1a0>
 8000844:	193c      	adds	r4, r7, r4
 8000846:	f100 3aff 	add.w	sl, r0, #4294967295
 800084a:	f080 809c 	bcs.w	8000986 <__udivmoddi4+0x2ce>
 800084e:	45a6      	cmp	lr, r4
 8000850:	f240 8099 	bls.w	8000986 <__udivmoddi4+0x2ce>
 8000854:	3802      	subs	r0, #2
 8000856:	443c      	add	r4, r7
 8000858:	eba4 040e 	sub.w	r4, r4, lr
 800085c:	fa1f fe83 	uxth.w	lr, r3
 8000860:	fbb4 f3f9 	udiv	r3, r4, r9
 8000864:	fb09 4413 	mls	r4, r9, r3, r4
 8000868:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 800086c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000870:	45a4      	cmp	ip, r4
 8000872:	d908      	bls.n	8000886 <__udivmoddi4+0x1ce>
 8000874:	193c      	adds	r4, r7, r4
 8000876:	f103 3eff 	add.w	lr, r3, #4294967295
 800087a:	f080 8082 	bcs.w	8000982 <__udivmoddi4+0x2ca>
 800087e:	45a4      	cmp	ip, r4
 8000880:	d97f      	bls.n	8000982 <__udivmoddi4+0x2ca>
 8000882:	3b02      	subs	r3, #2
 8000884:	443c      	add	r4, r7
 8000886:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 800088a:	eba4 040c 	sub.w	r4, r4, ip
 800088e:	fba0 ec02 	umull	lr, ip, r0, r2
 8000892:	4564      	cmp	r4, ip
 8000894:	4673      	mov	r3, lr
 8000896:	46e1      	mov	r9, ip
 8000898:	d362      	bcc.n	8000960 <__udivmoddi4+0x2a8>
 800089a:	d05f      	beq.n	800095c <__udivmoddi4+0x2a4>
 800089c:	b15d      	cbz	r5, 80008b6 <__udivmoddi4+0x1fe>
 800089e:	ebb8 0203 	subs.w	r2, r8, r3
 80008a2:	eb64 0409 	sbc.w	r4, r4, r9
 80008a6:	fa04 f606 	lsl.w	r6, r4, r6
 80008aa:	fa22 f301 	lsr.w	r3, r2, r1
 80008ae:	431e      	orrs	r6, r3
 80008b0:	40cc      	lsrs	r4, r1
 80008b2:	e9c5 6400 	strd	r6, r4, [r5]
 80008b6:	2100      	movs	r1, #0
 80008b8:	e74f      	b.n	800075a <__udivmoddi4+0xa2>
 80008ba:	fbb1 fcf2 	udiv	ip, r1, r2
 80008be:	0c01      	lsrs	r1, r0, #16
 80008c0:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80008c4:	b280      	uxth	r0, r0
 80008c6:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80008ca:	463b      	mov	r3, r7
 80008cc:	4638      	mov	r0, r7
 80008ce:	463c      	mov	r4, r7
 80008d0:	46b8      	mov	r8, r7
 80008d2:	46be      	mov	lr, r7
 80008d4:	2620      	movs	r6, #32
 80008d6:	fbb1 f1f7 	udiv	r1, r1, r7
 80008da:	eba2 0208 	sub.w	r2, r2, r8
 80008de:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80008e2:	e766      	b.n	80007b2 <__udivmoddi4+0xfa>
 80008e4:	4601      	mov	r1, r0
 80008e6:	e718      	b.n	800071a <__udivmoddi4+0x62>
 80008e8:	4610      	mov	r0, r2
 80008ea:	e72c      	b.n	8000746 <__udivmoddi4+0x8e>
 80008ec:	f1c6 0220 	rsb	r2, r6, #32
 80008f0:	fa2e f302 	lsr.w	r3, lr, r2
 80008f4:	40b7      	lsls	r7, r6
 80008f6:	40b1      	lsls	r1, r6
 80008f8:	fa20 f202 	lsr.w	r2, r0, r2
 80008fc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000900:	430a      	orrs	r2, r1
 8000902:	fbb3 f8fe 	udiv	r8, r3, lr
 8000906:	b2bc      	uxth	r4, r7
 8000908:	fb0e 3318 	mls	r3, lr, r8, r3
 800090c:	0c11      	lsrs	r1, r2, #16
 800090e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000912:	fb08 f904 	mul.w	r9, r8, r4
 8000916:	40b0      	lsls	r0, r6
 8000918:	4589      	cmp	r9, r1
 800091a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 800091e:	b280      	uxth	r0, r0
 8000920:	d93e      	bls.n	80009a0 <__udivmoddi4+0x2e8>
 8000922:	1879      	adds	r1, r7, r1
 8000924:	f108 3cff 	add.w	ip, r8, #4294967295
 8000928:	d201      	bcs.n	800092e <__udivmoddi4+0x276>
 800092a:	4589      	cmp	r9, r1
 800092c:	d81f      	bhi.n	800096e <__udivmoddi4+0x2b6>
 800092e:	eba1 0109 	sub.w	r1, r1, r9
 8000932:	fbb1 f9fe 	udiv	r9, r1, lr
 8000936:	fb09 f804 	mul.w	r8, r9, r4
 800093a:	fb0e 1119 	mls	r1, lr, r9, r1
 800093e:	b292      	uxth	r2, r2
 8000940:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000944:	4542      	cmp	r2, r8
 8000946:	d229      	bcs.n	800099c <__udivmoddi4+0x2e4>
 8000948:	18ba      	adds	r2, r7, r2
 800094a:	f109 31ff 	add.w	r1, r9, #4294967295
 800094e:	d2c4      	bcs.n	80008da <__udivmoddi4+0x222>
 8000950:	4542      	cmp	r2, r8
 8000952:	d2c2      	bcs.n	80008da <__udivmoddi4+0x222>
 8000954:	f1a9 0102 	sub.w	r1, r9, #2
 8000958:	443a      	add	r2, r7
 800095a:	e7be      	b.n	80008da <__udivmoddi4+0x222>
 800095c:	45f0      	cmp	r8, lr
 800095e:	d29d      	bcs.n	800089c <__udivmoddi4+0x1e4>
 8000960:	ebbe 0302 	subs.w	r3, lr, r2
 8000964:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000968:	3801      	subs	r0, #1
 800096a:	46e1      	mov	r9, ip
 800096c:	e796      	b.n	800089c <__udivmoddi4+0x1e4>
 800096e:	eba7 0909 	sub.w	r9, r7, r9
 8000972:	4449      	add	r1, r9
 8000974:	f1a8 0c02 	sub.w	ip, r8, #2
 8000978:	fbb1 f9fe 	udiv	r9, r1, lr
 800097c:	fb09 f804 	mul.w	r8, r9, r4
 8000980:	e7db      	b.n	800093a <__udivmoddi4+0x282>
 8000982:	4673      	mov	r3, lr
 8000984:	e77f      	b.n	8000886 <__udivmoddi4+0x1ce>
 8000986:	4650      	mov	r0, sl
 8000988:	e766      	b.n	8000858 <__udivmoddi4+0x1a0>
 800098a:	4608      	mov	r0, r1
 800098c:	e6fd      	b.n	800078a <__udivmoddi4+0xd2>
 800098e:	443b      	add	r3, r7
 8000990:	3a02      	subs	r2, #2
 8000992:	e733      	b.n	80007fc <__udivmoddi4+0x144>
 8000994:	f1ac 0c02 	sub.w	ip, ip, #2
 8000998:	443b      	add	r3, r7
 800099a:	e71c      	b.n	80007d6 <__udivmoddi4+0x11e>
 800099c:	4649      	mov	r1, r9
 800099e:	e79c      	b.n	80008da <__udivmoddi4+0x222>
 80009a0:	eba1 0109 	sub.w	r1, r1, r9
 80009a4:	46c4      	mov	ip, r8
 80009a6:	fbb1 f9fe 	udiv	r9, r1, lr
 80009aa:	fb09 f804 	mul.w	r8, r9, r4
 80009ae:	e7c4      	b.n	800093a <__udivmoddi4+0x282>

080009b0 <__aeabi_idiv0>:
 80009b0:	4770      	bx	lr
 80009b2:	bf00      	nop

080009b4 <MahonyAHRSupdateIMU>:
}

//---------------------------------------------------------------------------------------------------
// IMU algorithm update

void MahonyAHRSupdateIMU(float q[4], float gx, float gy, float gz, float ax, float ay, float az) {
 80009b4:	b580      	push	{r7, lr}
 80009b6:	b092      	sub	sp, #72	@ 0x48
 80009b8:	af00      	add	r7, sp, #0
 80009ba:	61f8      	str	r0, [r7, #28]
 80009bc:	ed87 0a06 	vstr	s0, [r7, #24]
 80009c0:	edc7 0a05 	vstr	s1, [r7, #20]
 80009c4:	ed87 1a04 	vstr	s2, [r7, #16]
 80009c8:	edc7 1a03 	vstr	s3, [r7, #12]
 80009cc:	ed87 2a02 	vstr	s4, [r7, #8]
 80009d0:	edc7 2a01 	vstr	s5, [r7, #4]
	float halfvx, halfvy, halfvz;
	float halfex, halfey, halfez;
	float qa, qb, qc;

	// Compute feedback only if accelerometer measurement valid (avoids NaN in accelerometer normalisation)
	if(!((ax == 0.0f) && (ay == 0.0f) && (az == 0.0f))) {
 80009d4:	edd7 7a03 	vldr	s15, [r7, #12]
 80009d8:	eef5 7a40 	vcmp.f32	s15, #0.0
 80009dc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80009e0:	d10e      	bne.n	8000a00 <MahonyAHRSupdateIMU+0x4c>
 80009e2:	edd7 7a02 	vldr	s15, [r7, #8]
 80009e6:	eef5 7a40 	vcmp.f32	s15, #0.0
 80009ea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80009ee:	d107      	bne.n	8000a00 <MahonyAHRSupdateIMU+0x4c>
 80009f0:	edd7 7a01 	vldr	s15, [r7, #4]
 80009f4:	eef5 7a40 	vcmp.f32	s15, #0.0
 80009f8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80009fc:	f000 8136 	beq.w	8000c6c <MahonyAHRSupdateIMU+0x2b8>

		// Normalise accelerometer measurement
		recipNorm = invSqrt(ax * ax + ay * ay + az * az);
 8000a00:	edd7 7a03 	vldr	s15, [r7, #12]
 8000a04:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8000a08:	edd7 7a02 	vldr	s15, [r7, #8]
 8000a0c:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8000a10:	ee37 7a27 	vadd.f32	s14, s14, s15
 8000a14:	edd7 7a01 	vldr	s15, [r7, #4]
 8000a18:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8000a1c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000a20:	eeb0 0a67 	vmov.f32	s0, s15
 8000a24:	f000 fa3c 	bl	8000ea0 <invSqrt>
 8000a28:	ed87 0a11 	vstr	s0, [r7, #68]	@ 0x44
		ax *= recipNorm;
 8000a2c:	ed97 7a03 	vldr	s14, [r7, #12]
 8000a30:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8000a34:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000a38:	edc7 7a03 	vstr	s15, [r7, #12]
		ay *= recipNorm;
 8000a3c:	ed97 7a02 	vldr	s14, [r7, #8]
 8000a40:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8000a44:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000a48:	edc7 7a02 	vstr	s15, [r7, #8]
		az *= recipNorm;        
 8000a4c:	ed97 7a01 	vldr	s14, [r7, #4]
 8000a50:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8000a54:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000a58:	edc7 7a01 	vstr	s15, [r7, #4]

		// Estimated direction of gravity and vector perpendicular to magnetic flux
		halfvx = q[1] * q[3] - q[0] * q[2];
 8000a5c:	69fb      	ldr	r3, [r7, #28]
 8000a5e:	3304      	adds	r3, #4
 8000a60:	ed93 7a00 	vldr	s14, [r3]
 8000a64:	69fb      	ldr	r3, [r7, #28]
 8000a66:	330c      	adds	r3, #12
 8000a68:	edd3 7a00 	vldr	s15, [r3]
 8000a6c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000a70:	69fb      	ldr	r3, [r7, #28]
 8000a72:	edd3 6a00 	vldr	s13, [r3]
 8000a76:	69fb      	ldr	r3, [r7, #28]
 8000a78:	3308      	adds	r3, #8
 8000a7a:	edd3 7a00 	vldr	s15, [r3]
 8000a7e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000a82:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000a86:	edc7 7a10 	vstr	s15, [r7, #64]	@ 0x40
		halfvy = q[0] * q[1] + q[2] * q[3];
 8000a8a:	69fb      	ldr	r3, [r7, #28]
 8000a8c:	ed93 7a00 	vldr	s14, [r3]
 8000a90:	69fb      	ldr	r3, [r7, #28]
 8000a92:	3304      	adds	r3, #4
 8000a94:	edd3 7a00 	vldr	s15, [r3]
 8000a98:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000a9c:	69fb      	ldr	r3, [r7, #28]
 8000a9e:	3308      	adds	r3, #8
 8000aa0:	edd3 6a00 	vldr	s13, [r3]
 8000aa4:	69fb      	ldr	r3, [r7, #28]
 8000aa6:	330c      	adds	r3, #12
 8000aa8:	edd3 7a00 	vldr	s15, [r3]
 8000aac:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000ab0:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000ab4:	edc7 7a0f 	vstr	s15, [r7, #60]	@ 0x3c
		halfvz = q[0] * q[0] - 0.5f + q[3] * q[3];
 8000ab8:	69fb      	ldr	r3, [r7, #28]
 8000aba:	ed93 7a00 	vldr	s14, [r3]
 8000abe:	69fb      	ldr	r3, [r7, #28]
 8000ac0:	edd3 7a00 	vldr	s15, [r3]
 8000ac4:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000ac8:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8000acc:	ee37 7ac7 	vsub.f32	s14, s15, s14
 8000ad0:	69fb      	ldr	r3, [r7, #28]
 8000ad2:	330c      	adds	r3, #12
 8000ad4:	edd3 6a00 	vldr	s13, [r3]
 8000ad8:	69fb      	ldr	r3, [r7, #28]
 8000ada:	330c      	adds	r3, #12
 8000adc:	edd3 7a00 	vldr	s15, [r3]
 8000ae0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000ae4:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000ae8:	edc7 7a0e 	vstr	s15, [r7, #56]	@ 0x38
	
		// Error is sum of cross product between estimated and measured direction of gravity
		halfex = (ay * halfvz - az * halfvy);
 8000aec:	ed97 7a02 	vldr	s14, [r7, #8]
 8000af0:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 8000af4:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000af8:	edd7 6a01 	vldr	s13, [r7, #4]
 8000afc:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 8000b00:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000b04:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000b08:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34
		halfey = (az * halfvx - ax * halfvz);
 8000b0c:	ed97 7a01 	vldr	s14, [r7, #4]
 8000b10:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 8000b14:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000b18:	edd7 6a03 	vldr	s13, [r7, #12]
 8000b1c:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 8000b20:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000b24:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000b28:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30
		halfez = (ax * halfvy - ay * halfvx);
 8000b2c:	ed97 7a03 	vldr	s14, [r7, #12]
 8000b30:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 8000b34:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000b38:	edd7 6a02 	vldr	s13, [r7, #8]
 8000b3c:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 8000b40:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000b44:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000b48:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c

		// Compute and apply integral feedback if enabled
		if(twoKi > 0.0f) {
 8000b4c:	4bcd      	ldr	r3, [pc, #820]	@ (8000e84 <MahonyAHRSupdateIMU+0x4d0>)
 8000b4e:	edd3 7a00 	vldr	s15, [r3]
 8000b52:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8000b56:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000b5a:	dd54      	ble.n	8000c06 <MahonyAHRSupdateIMU+0x252>
			integralFBx += twoKi * halfex * (1.0f / sampleFreq);	// integral error scaled by Ki
 8000b5c:	4bc9      	ldr	r3, [pc, #804]	@ (8000e84 <MahonyAHRSupdateIMU+0x4d0>)
 8000b5e:	ed93 7a00 	vldr	s14, [r3]
 8000b62:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8000b66:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000b6a:	ed9f 7ac7 	vldr	s14, [pc, #796]	@ 8000e88 <MahonyAHRSupdateIMU+0x4d4>
 8000b6e:	ee27 7a87 	vmul.f32	s14, s15, s14
 8000b72:	4bc6      	ldr	r3, [pc, #792]	@ (8000e8c <MahonyAHRSupdateIMU+0x4d8>)
 8000b74:	edd3 7a00 	vldr	s15, [r3]
 8000b78:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000b7c:	4bc3      	ldr	r3, [pc, #780]	@ (8000e8c <MahonyAHRSupdateIMU+0x4d8>)
 8000b7e:	edc3 7a00 	vstr	s15, [r3]
			integralFBy += twoKi * halfey * (1.0f / sampleFreq);
 8000b82:	4bc0      	ldr	r3, [pc, #768]	@ (8000e84 <MahonyAHRSupdateIMU+0x4d0>)
 8000b84:	ed93 7a00 	vldr	s14, [r3]
 8000b88:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8000b8c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000b90:	ed9f 7abd 	vldr	s14, [pc, #756]	@ 8000e88 <MahonyAHRSupdateIMU+0x4d4>
 8000b94:	ee27 7a87 	vmul.f32	s14, s15, s14
 8000b98:	4bbd      	ldr	r3, [pc, #756]	@ (8000e90 <MahonyAHRSupdateIMU+0x4dc>)
 8000b9a:	edd3 7a00 	vldr	s15, [r3]
 8000b9e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000ba2:	4bbb      	ldr	r3, [pc, #748]	@ (8000e90 <MahonyAHRSupdateIMU+0x4dc>)
 8000ba4:	edc3 7a00 	vstr	s15, [r3]
			integralFBz += twoKi * halfez * (1.0f / sampleFreq);
 8000ba8:	4bb6      	ldr	r3, [pc, #728]	@ (8000e84 <MahonyAHRSupdateIMU+0x4d0>)
 8000baa:	ed93 7a00 	vldr	s14, [r3]
 8000bae:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8000bb2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000bb6:	ed9f 7ab4 	vldr	s14, [pc, #720]	@ 8000e88 <MahonyAHRSupdateIMU+0x4d4>
 8000bba:	ee27 7a87 	vmul.f32	s14, s15, s14
 8000bbe:	4bb5      	ldr	r3, [pc, #724]	@ (8000e94 <MahonyAHRSupdateIMU+0x4e0>)
 8000bc0:	edd3 7a00 	vldr	s15, [r3]
 8000bc4:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000bc8:	4bb2      	ldr	r3, [pc, #712]	@ (8000e94 <MahonyAHRSupdateIMU+0x4e0>)
 8000bca:	edc3 7a00 	vstr	s15, [r3]
			gx += integralFBx;	// apply integral feedback
 8000bce:	4baf      	ldr	r3, [pc, #700]	@ (8000e8c <MahonyAHRSupdateIMU+0x4d8>)
 8000bd0:	edd3 7a00 	vldr	s15, [r3]
 8000bd4:	ed97 7a06 	vldr	s14, [r7, #24]
 8000bd8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000bdc:	edc7 7a06 	vstr	s15, [r7, #24]
			gy += integralFBy;
 8000be0:	4bab      	ldr	r3, [pc, #684]	@ (8000e90 <MahonyAHRSupdateIMU+0x4dc>)
 8000be2:	edd3 7a00 	vldr	s15, [r3]
 8000be6:	ed97 7a05 	vldr	s14, [r7, #20]
 8000bea:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000bee:	edc7 7a05 	vstr	s15, [r7, #20]
			gz += integralFBz;
 8000bf2:	4ba8      	ldr	r3, [pc, #672]	@ (8000e94 <MahonyAHRSupdateIMU+0x4e0>)
 8000bf4:	edd3 7a00 	vldr	s15, [r3]
 8000bf8:	ed97 7a04 	vldr	s14, [r7, #16]
 8000bfc:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000c00:	edc7 7a04 	vstr	s15, [r7, #16]
 8000c04:	e00b      	b.n	8000c1e <MahonyAHRSupdateIMU+0x26a>
		}
		else {
			integralFBx = 0.0f;	// prevent integral windup
 8000c06:	4ba1      	ldr	r3, [pc, #644]	@ (8000e8c <MahonyAHRSupdateIMU+0x4d8>)
 8000c08:	f04f 0200 	mov.w	r2, #0
 8000c0c:	601a      	str	r2, [r3, #0]
			integralFBy = 0.0f;
 8000c0e:	4ba0      	ldr	r3, [pc, #640]	@ (8000e90 <MahonyAHRSupdateIMU+0x4dc>)
 8000c10:	f04f 0200 	mov.w	r2, #0
 8000c14:	601a      	str	r2, [r3, #0]
			integralFBz = 0.0f;
 8000c16:	4b9f      	ldr	r3, [pc, #636]	@ (8000e94 <MahonyAHRSupdateIMU+0x4e0>)
 8000c18:	f04f 0200 	mov.w	r2, #0
 8000c1c:	601a      	str	r2, [r3, #0]
		}

		// Apply proportional feedback
		gx += twoKp * halfex;
 8000c1e:	4b9e      	ldr	r3, [pc, #632]	@ (8000e98 <MahonyAHRSupdateIMU+0x4e4>)
 8000c20:	ed93 7a00 	vldr	s14, [r3]
 8000c24:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8000c28:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000c2c:	ed97 7a06 	vldr	s14, [r7, #24]
 8000c30:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000c34:	edc7 7a06 	vstr	s15, [r7, #24]
		gy += twoKp * halfey;
 8000c38:	4b97      	ldr	r3, [pc, #604]	@ (8000e98 <MahonyAHRSupdateIMU+0x4e4>)
 8000c3a:	ed93 7a00 	vldr	s14, [r3]
 8000c3e:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8000c42:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000c46:	ed97 7a05 	vldr	s14, [r7, #20]
 8000c4a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000c4e:	edc7 7a05 	vstr	s15, [r7, #20]
		gz += twoKp * halfez;
 8000c52:	4b91      	ldr	r3, [pc, #580]	@ (8000e98 <MahonyAHRSupdateIMU+0x4e4>)
 8000c54:	ed93 7a00 	vldr	s14, [r3]
 8000c58:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8000c5c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000c60:	ed97 7a04 	vldr	s14, [r7, #16]
 8000c64:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000c68:	edc7 7a04 	vstr	s15, [r7, #16]
	}
	
	// Integrate rate of change of quaternion
	gx *= (0.5f * (1.0f / sampleFreq));		// pre-multiply common factors
 8000c6c:	edd7 7a06 	vldr	s15, [r7, #24]
 8000c70:	ed9f 7a8a 	vldr	s14, [pc, #552]	@ 8000e9c <MahonyAHRSupdateIMU+0x4e8>
 8000c74:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000c78:	edc7 7a06 	vstr	s15, [r7, #24]
	gy *= (0.5f * (1.0f / sampleFreq));
 8000c7c:	edd7 7a05 	vldr	s15, [r7, #20]
 8000c80:	ed9f 7a86 	vldr	s14, [pc, #536]	@ 8000e9c <MahonyAHRSupdateIMU+0x4e8>
 8000c84:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000c88:	edc7 7a05 	vstr	s15, [r7, #20]
	gz *= (0.5f * (1.0f / sampleFreq));
 8000c8c:	edd7 7a04 	vldr	s15, [r7, #16]
 8000c90:	ed9f 7a82 	vldr	s14, [pc, #520]	@ 8000e9c <MahonyAHRSupdateIMU+0x4e8>
 8000c94:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000c98:	edc7 7a04 	vstr	s15, [r7, #16]
	qa = q[0];
 8000c9c:	69fb      	ldr	r3, [r7, #28]
 8000c9e:	681b      	ldr	r3, [r3, #0]
 8000ca0:	62bb      	str	r3, [r7, #40]	@ 0x28
	qb = q[1];
 8000ca2:	69fb      	ldr	r3, [r7, #28]
 8000ca4:	685b      	ldr	r3, [r3, #4]
 8000ca6:	627b      	str	r3, [r7, #36]	@ 0x24
	qc = q[2];
 8000ca8:	69fb      	ldr	r3, [r7, #28]
 8000caa:	689b      	ldr	r3, [r3, #8]
 8000cac:	623b      	str	r3, [r7, #32]
	q[0] += (-qb * gx - qc * gy - q[3] * gz);
 8000cae:	69fb      	ldr	r3, [r7, #28]
 8000cb0:	ed93 7a00 	vldr	s14, [r3]
 8000cb4:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8000cb8:	eef1 6a67 	vneg.f32	s13, s15
 8000cbc:	edd7 7a06 	vldr	s15, [r7, #24]
 8000cc0:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8000cc4:	ed97 6a08 	vldr	s12, [r7, #32]
 8000cc8:	edd7 7a05 	vldr	s15, [r7, #20]
 8000ccc:	ee66 7a27 	vmul.f32	s15, s12, s15
 8000cd0:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8000cd4:	69fb      	ldr	r3, [r7, #28]
 8000cd6:	330c      	adds	r3, #12
 8000cd8:	ed93 6a00 	vldr	s12, [r3]
 8000cdc:	edd7 7a04 	vldr	s15, [r7, #16]
 8000ce0:	ee66 7a27 	vmul.f32	s15, s12, s15
 8000ce4:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8000ce8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000cec:	69fb      	ldr	r3, [r7, #28]
 8000cee:	edc3 7a00 	vstr	s15, [r3]
	q[1] += (qa * gx + qc * gz - q[3] * gy);
 8000cf2:	69fb      	ldr	r3, [r7, #28]
 8000cf4:	3304      	adds	r3, #4
 8000cf6:	ed93 7a00 	vldr	s14, [r3]
 8000cfa:	edd7 6a0a 	vldr	s13, [r7, #40]	@ 0x28
 8000cfe:	edd7 7a06 	vldr	s15, [r7, #24]
 8000d02:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8000d06:	ed97 6a08 	vldr	s12, [r7, #32]
 8000d0a:	edd7 7a04 	vldr	s15, [r7, #16]
 8000d0e:	ee66 7a27 	vmul.f32	s15, s12, s15
 8000d12:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8000d16:	69fb      	ldr	r3, [r7, #28]
 8000d18:	330c      	adds	r3, #12
 8000d1a:	ed93 6a00 	vldr	s12, [r3]
 8000d1e:	edd7 7a05 	vldr	s15, [r7, #20]
 8000d22:	ee66 7a27 	vmul.f32	s15, s12, s15
 8000d26:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8000d2a:	69fb      	ldr	r3, [r7, #28]
 8000d2c:	3304      	adds	r3, #4
 8000d2e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000d32:	edc3 7a00 	vstr	s15, [r3]
	q[2] += (qa * gy - qb * gz + q[3] * gx);
 8000d36:	69fb      	ldr	r3, [r7, #28]
 8000d38:	3308      	adds	r3, #8
 8000d3a:	ed93 7a00 	vldr	s14, [r3]
 8000d3e:	edd7 6a0a 	vldr	s13, [r7, #40]	@ 0x28
 8000d42:	edd7 7a05 	vldr	s15, [r7, #20]
 8000d46:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8000d4a:	ed97 6a09 	vldr	s12, [r7, #36]	@ 0x24
 8000d4e:	edd7 7a04 	vldr	s15, [r7, #16]
 8000d52:	ee66 7a27 	vmul.f32	s15, s12, s15
 8000d56:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8000d5a:	69fb      	ldr	r3, [r7, #28]
 8000d5c:	330c      	adds	r3, #12
 8000d5e:	ed93 6a00 	vldr	s12, [r3]
 8000d62:	edd7 7a06 	vldr	s15, [r7, #24]
 8000d66:	ee66 7a27 	vmul.f32	s15, s12, s15
 8000d6a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8000d6e:	69fb      	ldr	r3, [r7, #28]
 8000d70:	3308      	adds	r3, #8
 8000d72:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000d76:	edc3 7a00 	vstr	s15, [r3]
	q[3] += (qa * gz + qb * gy - qc * gx); 
 8000d7a:	69fb      	ldr	r3, [r7, #28]
 8000d7c:	330c      	adds	r3, #12
 8000d7e:	ed93 7a00 	vldr	s14, [r3]
 8000d82:	edd7 6a0a 	vldr	s13, [r7, #40]	@ 0x28
 8000d86:	edd7 7a04 	vldr	s15, [r7, #16]
 8000d8a:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8000d8e:	ed97 6a09 	vldr	s12, [r7, #36]	@ 0x24
 8000d92:	edd7 7a05 	vldr	s15, [r7, #20]
 8000d96:	ee66 7a27 	vmul.f32	s15, s12, s15
 8000d9a:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8000d9e:	ed97 6a08 	vldr	s12, [r7, #32]
 8000da2:	edd7 7a06 	vldr	s15, [r7, #24]
 8000da6:	ee66 7a27 	vmul.f32	s15, s12, s15
 8000daa:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8000dae:	69fb      	ldr	r3, [r7, #28]
 8000db0:	330c      	adds	r3, #12
 8000db2:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000db6:	edc3 7a00 	vstr	s15, [r3]
	
	// Normalise quaternion
	recipNorm = invSqrt(q[0] * q[0] + q[1] * q[1] + q[2] * q[2] + q[3] * q[3]);
 8000dba:	69fb      	ldr	r3, [r7, #28]
 8000dbc:	ed93 7a00 	vldr	s14, [r3]
 8000dc0:	69fb      	ldr	r3, [r7, #28]
 8000dc2:	edd3 7a00 	vldr	s15, [r3]
 8000dc6:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000dca:	69fb      	ldr	r3, [r7, #28]
 8000dcc:	3304      	adds	r3, #4
 8000dce:	edd3 6a00 	vldr	s13, [r3]
 8000dd2:	69fb      	ldr	r3, [r7, #28]
 8000dd4:	3304      	adds	r3, #4
 8000dd6:	edd3 7a00 	vldr	s15, [r3]
 8000dda:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000dde:	ee37 7a27 	vadd.f32	s14, s14, s15
 8000de2:	69fb      	ldr	r3, [r7, #28]
 8000de4:	3308      	adds	r3, #8
 8000de6:	edd3 6a00 	vldr	s13, [r3]
 8000dea:	69fb      	ldr	r3, [r7, #28]
 8000dec:	3308      	adds	r3, #8
 8000dee:	edd3 7a00 	vldr	s15, [r3]
 8000df2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000df6:	ee37 7a27 	vadd.f32	s14, s14, s15
 8000dfa:	69fb      	ldr	r3, [r7, #28]
 8000dfc:	330c      	adds	r3, #12
 8000dfe:	edd3 6a00 	vldr	s13, [r3]
 8000e02:	69fb      	ldr	r3, [r7, #28]
 8000e04:	330c      	adds	r3, #12
 8000e06:	edd3 7a00 	vldr	s15, [r3]
 8000e0a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000e0e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000e12:	eeb0 0a67 	vmov.f32	s0, s15
 8000e16:	f000 f843 	bl	8000ea0 <invSqrt>
 8000e1a:	ed87 0a11 	vstr	s0, [r7, #68]	@ 0x44
	q[0] *= recipNorm;
 8000e1e:	69fb      	ldr	r3, [r7, #28]
 8000e20:	ed93 7a00 	vldr	s14, [r3]
 8000e24:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8000e28:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000e2c:	69fb      	ldr	r3, [r7, #28]
 8000e2e:	edc3 7a00 	vstr	s15, [r3]
	q[1] *= recipNorm;
 8000e32:	69fb      	ldr	r3, [r7, #28]
 8000e34:	3304      	adds	r3, #4
 8000e36:	ed93 7a00 	vldr	s14, [r3]
 8000e3a:	69fb      	ldr	r3, [r7, #28]
 8000e3c:	3304      	adds	r3, #4
 8000e3e:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8000e42:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000e46:	edc3 7a00 	vstr	s15, [r3]
	q[2] *= recipNorm;
 8000e4a:	69fb      	ldr	r3, [r7, #28]
 8000e4c:	3308      	adds	r3, #8
 8000e4e:	ed93 7a00 	vldr	s14, [r3]
 8000e52:	69fb      	ldr	r3, [r7, #28]
 8000e54:	3308      	adds	r3, #8
 8000e56:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8000e5a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000e5e:	edc3 7a00 	vstr	s15, [r3]
	q[3] *= recipNorm;
 8000e62:	69fb      	ldr	r3, [r7, #28]
 8000e64:	330c      	adds	r3, #12
 8000e66:	ed93 7a00 	vldr	s14, [r3]
 8000e6a:	69fb      	ldr	r3, [r7, #28]
 8000e6c:	330c      	adds	r3, #12
 8000e6e:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8000e72:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000e76:	edc3 7a00 	vstr	s15, [r3]
}
 8000e7a:	bf00      	nop
 8000e7c:	3748      	adds	r7, #72	@ 0x48
 8000e7e:	46bd      	mov	sp, r7
 8000e80:	bd80      	pop	{r7, pc}
 8000e82:	bf00      	nop
 8000e84:	240000d8 	.word	0x240000d8
 8000e88:	3a83126f 	.word	0x3a83126f
 8000e8c:	240000dc 	.word	0x240000dc
 8000e90:	240000e0 	.word	0x240000e0
 8000e94:	240000e4 	.word	0x240000e4
 8000e98:	24000000 	.word	0x24000000
 8000e9c:	3a03126f 	.word	0x3a03126f

08000ea0 <invSqrt>:

//---------------------------------------------------------------------------------------------------
// Fast inverse square-root
// See: http://en.wikipedia.org/wiki/Fast_inverse_square_root

float invSqrt(float x) {
 8000ea0:	b480      	push	{r7}
 8000ea2:	b087      	sub	sp, #28
 8000ea4:	af00      	add	r7, sp, #0
 8000ea6:	ed87 0a01 	vstr	s0, [r7, #4]
	float halfx = 0.5f * x;
 8000eaa:	edd7 7a01 	vldr	s15, [r7, #4]
 8000eae:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8000eb2:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000eb6:	edc7 7a05 	vstr	s15, [r7, #20]
	float y = x;
 8000eba:	687b      	ldr	r3, [r7, #4]
 8000ebc:	613b      	str	r3, [r7, #16]
	long i = *(long*)&y;
 8000ebe:	f107 0310 	add.w	r3, r7, #16
 8000ec2:	681b      	ldr	r3, [r3, #0]
 8000ec4:	60fb      	str	r3, [r7, #12]
	i = 0x5f3759df - (i>>1);
 8000ec6:	68fb      	ldr	r3, [r7, #12]
 8000ec8:	105a      	asrs	r2, r3, #1
 8000eca:	4b12      	ldr	r3, [pc, #72]	@ (8000f14 <invSqrt+0x74>)
 8000ecc:	1a9b      	subs	r3, r3, r2
 8000ece:	60fb      	str	r3, [r7, #12]
	y = *(float*)&i;
 8000ed0:	f107 030c 	add.w	r3, r7, #12
 8000ed4:	681b      	ldr	r3, [r3, #0]
 8000ed6:	613b      	str	r3, [r7, #16]
	y = y * (1.5f - (halfx * y * y));
 8000ed8:	ed97 7a04 	vldr	s14, [r7, #16]
 8000edc:	edd7 7a05 	vldr	s15, [r7, #20]
 8000ee0:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000ee4:	edd7 7a04 	vldr	s15, [r7, #16]
 8000ee8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000eec:	eeb7 7a08 	vmov.f32	s14, #120	@ 0x3fc00000  1.5
 8000ef0:	ee37 7a67 	vsub.f32	s14, s14, s15
 8000ef4:	edd7 7a04 	vldr	s15, [r7, #16]
 8000ef8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000efc:	edc7 7a04 	vstr	s15, [r7, #16]
	return y;
 8000f00:	693b      	ldr	r3, [r7, #16]
 8000f02:	ee07 3a90 	vmov	s15, r3
}
 8000f06:	eeb0 0a67 	vmov.f32	s0, s15
 8000f0a:	371c      	adds	r7, #28
 8000f0c:	46bd      	mov	sp, r7
 8000f0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f12:	4770      	bx	lr
 8000f14:	5f3759df 	.word	0x5f3759df

08000f18 <BMI088_GPIO_init>:
* @retval:     	void
* @details:    	BMI088传感器GPIO初始化函数
************************************************************************
**/
void BMI088_GPIO_init(void)
{
 8000f18:	b480      	push	{r7}
 8000f1a:	af00      	add	r7, sp, #0

}
 8000f1c:	bf00      	nop
 8000f1e:	46bd      	mov	sp, r7
 8000f20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f24:	4770      	bx	lr

08000f26 <BMI088_com_init>:
* @retval:     	void
* @details:    	BMI088传感器通信初始化函数
************************************************************************
**/
void BMI088_com_init(void)
{
 8000f26:	b480      	push	{r7}
 8000f28:	af00      	add	r7, sp, #0


}
 8000f2a:	bf00      	nop
 8000f2c:	46bd      	mov	sp, r7
 8000f2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f32:	4770      	bx	lr

08000f34 <BMI088_delay_ms>:
* @retval:     	void
* @details:    	延迟指定毫秒数的函数，基于微秒延迟实现
************************************************************************
**/
void BMI088_delay_ms(uint16_t ms)
{
 8000f34:	b580      	push	{r7, lr}
 8000f36:	b082      	sub	sp, #8
 8000f38:	af00      	add	r7, sp, #0
 8000f3a:	4603      	mov	r3, r0
 8000f3c:	80fb      	strh	r3, [r7, #6]
    while(ms--)
 8000f3e:	e003      	b.n	8000f48 <BMI088_delay_ms+0x14>
    {
        BMI088_delay_us(1000);
 8000f40:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000f44:	f000 f80a 	bl	8000f5c <BMI088_delay_us>
    while(ms--)
 8000f48:	88fb      	ldrh	r3, [r7, #6]
 8000f4a:	1e5a      	subs	r2, r3, #1
 8000f4c:	80fa      	strh	r2, [r7, #6]
 8000f4e:	2b00      	cmp	r3, #0
 8000f50:	d1f6      	bne.n	8000f40 <BMI088_delay_ms+0xc>
    }
}
 8000f52:	bf00      	nop
 8000f54:	bf00      	nop
 8000f56:	3708      	adds	r7, #8
 8000f58:	46bd      	mov	sp, r7
 8000f5a:	bd80      	pop	{r7, pc}

08000f5c <BMI088_delay_us>:
* @retval:     	void
* @details:    	微秒级延迟函数，使用SysTick定时器实现
************************************************************************
**/
void BMI088_delay_us(uint16_t us)
{
 8000f5c:	b480      	push	{r7}
 8000f5e:	b089      	sub	sp, #36	@ 0x24
 8000f60:	af00      	add	r7, sp, #0
 8000f62:	4603      	mov	r3, r0
 8000f64:	80fb      	strh	r3, [r7, #6]

    uint32_t ticks = 0;
 8000f66:	2300      	movs	r3, #0
 8000f68:	617b      	str	r3, [r7, #20]
    uint32_t told = 0;
 8000f6a:	2300      	movs	r3, #0
 8000f6c:	61fb      	str	r3, [r7, #28]
    uint32_t tnow = 0;
 8000f6e:	2300      	movs	r3, #0
 8000f70:	613b      	str	r3, [r7, #16]
    uint32_t tcnt = 0;
 8000f72:	2300      	movs	r3, #0
 8000f74:	61bb      	str	r3, [r7, #24]
    uint32_t reload = 0;
 8000f76:	2300      	movs	r3, #0
 8000f78:	60fb      	str	r3, [r7, #12]
    reload = SysTick->LOAD;
 8000f7a:	4b1a      	ldr	r3, [pc, #104]	@ (8000fe4 <BMI088_delay_us+0x88>)
 8000f7c:	685b      	ldr	r3, [r3, #4]
 8000f7e:	60fb      	str	r3, [r7, #12]
    ticks = us * 480;
 8000f80:	88fa      	ldrh	r2, [r7, #6]
 8000f82:	4613      	mov	r3, r2
 8000f84:	011b      	lsls	r3, r3, #4
 8000f86:	1a9b      	subs	r3, r3, r2
 8000f88:	015b      	lsls	r3, r3, #5
 8000f8a:	617b      	str	r3, [r7, #20]
    told = SysTick->VAL;
 8000f8c:	4b15      	ldr	r3, [pc, #84]	@ (8000fe4 <BMI088_delay_us+0x88>)
 8000f8e:	689b      	ldr	r3, [r3, #8]
 8000f90:	61fb      	str	r3, [r7, #28]
    while (1)
    {
        tnow = SysTick->VAL;
 8000f92:	4b14      	ldr	r3, [pc, #80]	@ (8000fe4 <BMI088_delay_us+0x88>)
 8000f94:	689b      	ldr	r3, [r3, #8]
 8000f96:	613b      	str	r3, [r7, #16]
        if (tnow != told)
 8000f98:	693a      	ldr	r2, [r7, #16]
 8000f9a:	69fb      	ldr	r3, [r7, #28]
 8000f9c:	429a      	cmp	r2, r3
 8000f9e:	d0f8      	beq.n	8000f92 <BMI088_delay_us+0x36>
        {
            if (tnow < told)
 8000fa0:	693a      	ldr	r2, [r7, #16]
 8000fa2:	69fb      	ldr	r3, [r7, #28]
 8000fa4:	429a      	cmp	r2, r3
 8000fa6:	d206      	bcs.n	8000fb6 <BMI088_delay_us+0x5a>
            {
                tcnt += told - tnow;
 8000fa8:	69fa      	ldr	r2, [r7, #28]
 8000faa:	693b      	ldr	r3, [r7, #16]
 8000fac:	1ad3      	subs	r3, r2, r3
 8000fae:	69ba      	ldr	r2, [r7, #24]
 8000fb0:	4413      	add	r3, r2
 8000fb2:	61bb      	str	r3, [r7, #24]
 8000fb4:	e007      	b.n	8000fc6 <BMI088_delay_us+0x6a>
            }
            else
            {
                tcnt += reload - tnow + told;
 8000fb6:	68fa      	ldr	r2, [r7, #12]
 8000fb8:	693b      	ldr	r3, [r7, #16]
 8000fba:	1ad2      	subs	r2, r2, r3
 8000fbc:	69fb      	ldr	r3, [r7, #28]
 8000fbe:	4413      	add	r3, r2
 8000fc0:	69ba      	ldr	r2, [r7, #24]
 8000fc2:	4413      	add	r3, r2
 8000fc4:	61bb      	str	r3, [r7, #24]
            }
            told = tnow;
 8000fc6:	693b      	ldr	r3, [r7, #16]
 8000fc8:	61fb      	str	r3, [r7, #28]
            if (tcnt >= ticks)
 8000fca:	69ba      	ldr	r2, [r7, #24]
 8000fcc:	697b      	ldr	r3, [r7, #20]
 8000fce:	429a      	cmp	r2, r3
 8000fd0:	d200      	bcs.n	8000fd4 <BMI088_delay_us+0x78>
        tnow = SysTick->VAL;
 8000fd2:	e7de      	b.n	8000f92 <BMI088_delay_us+0x36>
            {
                break;
 8000fd4:	bf00      	nop
            }
        }
    }
}
 8000fd6:	bf00      	nop
 8000fd8:	3724      	adds	r7, #36	@ 0x24
 8000fda:	46bd      	mov	sp, r7
 8000fdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fe0:	4770      	bx	lr
 8000fe2:	bf00      	nop
 8000fe4:	e000e010 	.word	0xe000e010

08000fe8 <BMI088_ACCEL_NS_L>:
* @retval:     	void
* @details:    	将BMI088加速度计片选信号置低，使其处于选中状态
************************************************************************
**/
void BMI088_ACCEL_NS_L(void)
{
 8000fe8:	b580      	push	{r7, lr}
 8000fea:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(ACC_CS_GPIO_Port, ACC_CS_Pin, GPIO_PIN_RESET);
 8000fec:	2200      	movs	r2, #0
 8000fee:	2101      	movs	r1, #1
 8000ff0:	4802      	ldr	r0, [pc, #8]	@ (8000ffc <BMI088_ACCEL_NS_L+0x14>)
 8000ff2:	f006 fb6b 	bl	80076cc <HAL_GPIO_WritePin>
}
 8000ff6:	bf00      	nop
 8000ff8:	bd80      	pop	{r7, pc}
 8000ffa:	bf00      	nop
 8000ffc:	58020800 	.word	0x58020800

08001000 <BMI088_ACCEL_NS_H>:
* @retval:     	void
* @details:    	将BMI088加速度计片选信号置高，使其处于非选中状态
************************************************************************
**/
void BMI088_ACCEL_NS_H(void)
{
 8001000:	b580      	push	{r7, lr}
 8001002:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(ACC_CS_GPIO_Port, ACC_CS_Pin, GPIO_PIN_SET);
 8001004:	2201      	movs	r2, #1
 8001006:	2101      	movs	r1, #1
 8001008:	4802      	ldr	r0, [pc, #8]	@ (8001014 <BMI088_ACCEL_NS_H+0x14>)
 800100a:	f006 fb5f 	bl	80076cc <HAL_GPIO_WritePin>
}
 800100e:	bf00      	nop
 8001010:	bd80      	pop	{r7, pc}
 8001012:	bf00      	nop
 8001014:	58020800 	.word	0x58020800

08001018 <BMI088_GYRO_NS_L>:
* @retval:     	void
* @details:    	将BMI088陀螺仪片选信号置低，使其处于选中状态
************************************************************************
**/
void BMI088_GYRO_NS_L(void)
{
 8001018:	b580      	push	{r7, lr}
 800101a:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(GYRO_CS_GPIO_Port, GYRO_CS_Pin, GPIO_PIN_RESET);
 800101c:	2200      	movs	r2, #0
 800101e:	2108      	movs	r1, #8
 8001020:	4802      	ldr	r0, [pc, #8]	@ (800102c <BMI088_GYRO_NS_L+0x14>)
 8001022:	f006 fb53 	bl	80076cc <HAL_GPIO_WritePin>
}
 8001026:	bf00      	nop
 8001028:	bd80      	pop	{r7, pc}
 800102a:	bf00      	nop
 800102c:	58020800 	.word	0x58020800

08001030 <BMI088_GYRO_NS_H>:
* @retval:     	void
* @details:    	将BMI088陀螺仪片选信号置高，使其处于非选中状态
************************************************************************
**/
void BMI088_GYRO_NS_H(void)
{
 8001030:	b580      	push	{r7, lr}
 8001032:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(GYRO_CS_GPIO_Port, GYRO_CS_Pin, GPIO_PIN_SET);
 8001034:	2201      	movs	r2, #1
 8001036:	2108      	movs	r1, #8
 8001038:	4802      	ldr	r0, [pc, #8]	@ (8001044 <BMI088_GYRO_NS_H+0x14>)
 800103a:	f006 fb47 	bl	80076cc <HAL_GPIO_WritePin>
}
 800103e:	bf00      	nop
 8001040:	bd80      	pop	{r7, pc}
 8001042:	bf00      	nop
 8001044:	58020800 	.word	0x58020800

08001048 <BMI088_read_write_byte>:
* @retval:     	uint8_t - 接收到的数据
* @details:    	通过BMI088使用的SPI总线进行单字节的读写操作
************************************************************************
**/
uint8_t BMI088_read_write_byte(uint8_t txdata)
{
 8001048:	b580      	push	{r7, lr}
 800104a:	b086      	sub	sp, #24
 800104c:	af02      	add	r7, sp, #8
 800104e:	4603      	mov	r3, r0
 8001050:	71fb      	strb	r3, [r7, #7]
    uint8_t rx_data;
    HAL_SPI_TransmitReceive(&BMI088_USING_SPI_UNIT, &txdata, &rx_data, 1, 1000);
 8001052:	f107 020f 	add.w	r2, r7, #15
 8001056:	1df9      	adds	r1, r7, #7
 8001058:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800105c:	9300      	str	r3, [sp, #0]
 800105e:	2301      	movs	r3, #1
 8001060:	4803      	ldr	r0, [pc, #12]	@ (8001070 <BMI088_read_write_byte+0x28>)
 8001062:	f009 fa15 	bl	800a490 <HAL_SPI_TransmitReceive>
    return rx_data;
 8001066:	7bfb      	ldrb	r3, [r7, #15]
}
 8001068:	4618      	mov	r0, r3
 800106a:	3710      	adds	r7, #16
 800106c:	46bd      	mov	sp, r7
 800106e:	bd80      	pop	{r7, pc}
 8001070:	240017b4 	.word	0x240017b4

08001074 <BMI088_init>:
* @retval:     	uint8_t - 锟斤拷锟斤拷锟斤拷锟
* @details:    	BMI088锟斤拷锟斤拷锟斤拷锟斤拷始锟斤拷锟斤拷锟斤拷锟斤拷锟斤拷锟斤拷GPIO锟斤拷SPI锟斤拷始锟斤拷锟斤拷锟皆硷拷锟斤拷锟劫度猴拷锟斤拷锟斤拷锟角的筹拷始锟斤拷
************************************************************************
**/
uint8_t BMI088_init(void)
{
 8001074:	b580      	push	{r7, lr}
 8001076:	b082      	sub	sp, #8
 8001078:	af00      	add	r7, sp, #0
    uint8_t error = BMI088_NO_ERROR;
 800107a:	2300      	movs	r3, #0
 800107c:	71fb      	strb	r3, [r7, #7]
    // GPIO and SPI  Init .
    BMI088_GPIO_init();
 800107e:	f7ff ff4b 	bl	8000f18 <BMI088_GPIO_init>
    BMI088_com_init();
 8001082:	f7ff ff50 	bl	8000f26 <BMI088_com_init>

    error |= bmi088_accel_init();
 8001086:	f000 f811 	bl	80010ac <bmi088_accel_init>
 800108a:	4603      	mov	r3, r0
 800108c:	461a      	mov	r2, r3
 800108e:	79fb      	ldrb	r3, [r7, #7]
 8001090:	4313      	orrs	r3, r2
 8001092:	71fb      	strb	r3, [r7, #7]
    error |= bmi088_gyro_init();
 8001094:	f000 f8c2 	bl	800121c <bmi088_gyro_init>
 8001098:	4603      	mov	r3, r0
 800109a:	461a      	mov	r2, r3
 800109c:	79fb      	ldrb	r3, [r7, #7]
 800109e:	4313      	orrs	r3, r2
 80010a0:	71fb      	strb	r3, [r7, #7]

    return error;
 80010a2:	79fb      	ldrb	r3, [r7, #7]
}
 80010a4:	4618      	mov	r0, r3
 80010a6:	3708      	adds	r7, #8
 80010a8:	46bd      	mov	sp, r7
 80010aa:	bd80      	pop	{r7, pc}

080010ac <bmi088_accel_init>:
* @retval:     	uint8_t - 锟斤拷锟斤拷锟斤拷锟
* @details:    	BMI088锟斤拷锟劫度达拷锟斤拷锟斤拷锟斤拷始锟斤拷锟斤拷锟斤拷锟斤拷锟斤拷锟斤拷通锟脚硷拷椤锟斤拷锟斤拷锟轿伙拷锟斤拷锟斤拷眉拇锟斤拷锟叫达拷爰帮拷锟斤拷
************************************************************************
**/
uint8_t bmi088_accel_init(void)
{
 80010ac:	b580      	push	{r7, lr}
 80010ae:	b082      	sub	sp, #8
 80010b0:	af00      	add	r7, sp, #0
    uint8_t res = 0;
 80010b2:	2300      	movs	r3, #0
 80010b4:	71bb      	strb	r3, [r7, #6]
    uint8_t write_reg_num = 0;
 80010b6:	2300      	movs	r3, #0
 80010b8:	71fb      	strb	r3, [r7, #7]

    //check commiunication
    BMI088_accel_read_single_reg(BMI088_ACC_CHIP_ID, res);
 80010ba:	f7ff ff95 	bl	8000fe8 <BMI088_ACCEL_NS_L>
 80010be:	2080      	movs	r0, #128	@ 0x80
 80010c0:	f7ff ffc2 	bl	8001048 <BMI088_read_write_byte>
 80010c4:	2055      	movs	r0, #85	@ 0x55
 80010c6:	f7ff ffbf 	bl	8001048 <BMI088_read_write_byte>
 80010ca:	2055      	movs	r0, #85	@ 0x55
 80010cc:	f7ff ffbc 	bl	8001048 <BMI088_read_write_byte>
 80010d0:	4603      	mov	r3, r0
 80010d2:	71bb      	strb	r3, [r7, #6]
 80010d4:	f7ff ff94 	bl	8001000 <BMI088_ACCEL_NS_H>
    BMI088_delay_us(BMI088_COM_WAIT_SENSOR_TIME);
 80010d8:	2096      	movs	r0, #150	@ 0x96
 80010da:	f7ff ff3f 	bl	8000f5c <BMI088_delay_us>
    BMI088_accel_read_single_reg(BMI088_ACC_CHIP_ID, res);
 80010de:	f7ff ff83 	bl	8000fe8 <BMI088_ACCEL_NS_L>
 80010e2:	2080      	movs	r0, #128	@ 0x80
 80010e4:	f7ff ffb0 	bl	8001048 <BMI088_read_write_byte>
 80010e8:	2055      	movs	r0, #85	@ 0x55
 80010ea:	f7ff ffad 	bl	8001048 <BMI088_read_write_byte>
 80010ee:	2055      	movs	r0, #85	@ 0x55
 80010f0:	f7ff ffaa 	bl	8001048 <BMI088_read_write_byte>
 80010f4:	4603      	mov	r3, r0
 80010f6:	71bb      	strb	r3, [r7, #6]
 80010f8:	f7ff ff82 	bl	8001000 <BMI088_ACCEL_NS_H>
    BMI088_delay_us(BMI088_COM_WAIT_SENSOR_TIME);
 80010fc:	2096      	movs	r0, #150	@ 0x96
 80010fe:	f7ff ff2d 	bl	8000f5c <BMI088_delay_us>

    //accel software reset
    BMI088_accel_write_single_reg(BMI088_ACC_SOFTRESET, BMI088_ACC_SOFTRESET_VALUE);
 8001102:	f7ff ff71 	bl	8000fe8 <BMI088_ACCEL_NS_L>
 8001106:	21b6      	movs	r1, #182	@ 0xb6
 8001108:	207e      	movs	r0, #126	@ 0x7e
 800110a:	f000 fa09 	bl	8001520 <BMI088_write_single_reg>
 800110e:	f7ff ff77 	bl	8001000 <BMI088_ACCEL_NS_H>
    BMI088_delay_ms(BMI088_LONG_DELAY_TIME);
 8001112:	2050      	movs	r0, #80	@ 0x50
 8001114:	f7ff ff0e 	bl	8000f34 <BMI088_delay_ms>

    //check commiunication is normal after reset
    BMI088_accel_read_single_reg(BMI088_ACC_CHIP_ID, res);
 8001118:	f7ff ff66 	bl	8000fe8 <BMI088_ACCEL_NS_L>
 800111c:	2080      	movs	r0, #128	@ 0x80
 800111e:	f7ff ff93 	bl	8001048 <BMI088_read_write_byte>
 8001122:	2055      	movs	r0, #85	@ 0x55
 8001124:	f7ff ff90 	bl	8001048 <BMI088_read_write_byte>
 8001128:	2055      	movs	r0, #85	@ 0x55
 800112a:	f7ff ff8d 	bl	8001048 <BMI088_read_write_byte>
 800112e:	4603      	mov	r3, r0
 8001130:	71bb      	strb	r3, [r7, #6]
 8001132:	f7ff ff65 	bl	8001000 <BMI088_ACCEL_NS_H>
    BMI088_delay_us(BMI088_COM_WAIT_SENSOR_TIME);
 8001136:	2096      	movs	r0, #150	@ 0x96
 8001138:	f7ff ff10 	bl	8000f5c <BMI088_delay_us>
    BMI088_accel_read_single_reg(BMI088_ACC_CHIP_ID, res);
 800113c:	f7ff ff54 	bl	8000fe8 <BMI088_ACCEL_NS_L>
 8001140:	2080      	movs	r0, #128	@ 0x80
 8001142:	f7ff ff81 	bl	8001048 <BMI088_read_write_byte>
 8001146:	2055      	movs	r0, #85	@ 0x55
 8001148:	f7ff ff7e 	bl	8001048 <BMI088_read_write_byte>
 800114c:	2055      	movs	r0, #85	@ 0x55
 800114e:	f7ff ff7b 	bl	8001048 <BMI088_read_write_byte>
 8001152:	4603      	mov	r3, r0
 8001154:	71bb      	strb	r3, [r7, #6]
 8001156:	f7ff ff53 	bl	8001000 <BMI088_ACCEL_NS_H>
    BMI088_delay_us(BMI088_COM_WAIT_SENSOR_TIME);
 800115a:	2096      	movs	r0, #150	@ 0x96
 800115c:	f7ff fefe 	bl	8000f5c <BMI088_delay_us>

    // check the "who am I"
    if (res != BMI088_ACC_CHIP_ID_VALUE)
 8001160:	79bb      	ldrb	r3, [r7, #6]
 8001162:	2b1e      	cmp	r3, #30
 8001164:	d001      	beq.n	800116a <bmi088_accel_init+0xbe>
    {
        return BMI088_NO_SENSOR;
 8001166:	23ff      	movs	r3, #255	@ 0xff
 8001168:	e052      	b.n	8001210 <bmi088_accel_init+0x164>
    }

    //set accel sonsor config and check
    for (write_reg_num = 0; write_reg_num < BMI088_WRITE_ACCEL_REG_NUM; write_reg_num++)
 800116a:	2300      	movs	r3, #0
 800116c:	71fb      	strb	r3, [r7, #7]
 800116e:	e04b      	b.n	8001208 <bmi088_accel_init+0x15c>
    {

        BMI088_accel_write_single_reg(write_BMI088_accel_reg_data_error[write_reg_num][0], write_BMI088_accel_reg_data_error[write_reg_num][1]);
 8001170:	f7ff ff3a 	bl	8000fe8 <BMI088_ACCEL_NS_L>
 8001174:	79fa      	ldrb	r2, [r7, #7]
 8001176:	4928      	ldr	r1, [pc, #160]	@ (8001218 <bmi088_accel_init+0x16c>)
 8001178:	4613      	mov	r3, r2
 800117a:	005b      	lsls	r3, r3, #1
 800117c:	4413      	add	r3, r2
 800117e:	440b      	add	r3, r1
 8001180:	7818      	ldrb	r0, [r3, #0]
 8001182:	79fa      	ldrb	r2, [r7, #7]
 8001184:	4924      	ldr	r1, [pc, #144]	@ (8001218 <bmi088_accel_init+0x16c>)
 8001186:	4613      	mov	r3, r2
 8001188:	005b      	lsls	r3, r3, #1
 800118a:	4413      	add	r3, r2
 800118c:	440b      	add	r3, r1
 800118e:	3301      	adds	r3, #1
 8001190:	781b      	ldrb	r3, [r3, #0]
 8001192:	4619      	mov	r1, r3
 8001194:	f000 f9c4 	bl	8001520 <BMI088_write_single_reg>
 8001198:	f7ff ff32 	bl	8001000 <BMI088_ACCEL_NS_H>
        BMI088_delay_us(BMI088_COM_WAIT_SENSOR_TIME);
 800119c:	2096      	movs	r0, #150	@ 0x96
 800119e:	f7ff fedd 	bl	8000f5c <BMI088_delay_us>

        BMI088_accel_read_single_reg(write_BMI088_accel_reg_data_error[write_reg_num][0], res);
 80011a2:	f7ff ff21 	bl	8000fe8 <BMI088_ACCEL_NS_L>
 80011a6:	79fa      	ldrb	r2, [r7, #7]
 80011a8:	491b      	ldr	r1, [pc, #108]	@ (8001218 <bmi088_accel_init+0x16c>)
 80011aa:	4613      	mov	r3, r2
 80011ac:	005b      	lsls	r3, r3, #1
 80011ae:	4413      	add	r3, r2
 80011b0:	440b      	add	r3, r1
 80011b2:	781b      	ldrb	r3, [r3, #0]
 80011b4:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80011b8:	b2db      	uxtb	r3, r3
 80011ba:	4618      	mov	r0, r3
 80011bc:	f7ff ff44 	bl	8001048 <BMI088_read_write_byte>
 80011c0:	2055      	movs	r0, #85	@ 0x55
 80011c2:	f7ff ff41 	bl	8001048 <BMI088_read_write_byte>
 80011c6:	2055      	movs	r0, #85	@ 0x55
 80011c8:	f7ff ff3e 	bl	8001048 <BMI088_read_write_byte>
 80011cc:	4603      	mov	r3, r0
 80011ce:	71bb      	strb	r3, [r7, #6]
 80011d0:	f7ff ff16 	bl	8001000 <BMI088_ACCEL_NS_H>
        BMI088_delay_us(BMI088_COM_WAIT_SENSOR_TIME);
 80011d4:	2096      	movs	r0, #150	@ 0x96
 80011d6:	f7ff fec1 	bl	8000f5c <BMI088_delay_us>

        if (res != write_BMI088_accel_reg_data_error[write_reg_num][1])
 80011da:	79fa      	ldrb	r2, [r7, #7]
 80011dc:	490e      	ldr	r1, [pc, #56]	@ (8001218 <bmi088_accel_init+0x16c>)
 80011de:	4613      	mov	r3, r2
 80011e0:	005b      	lsls	r3, r3, #1
 80011e2:	4413      	add	r3, r2
 80011e4:	440b      	add	r3, r1
 80011e6:	3301      	adds	r3, #1
 80011e8:	781b      	ldrb	r3, [r3, #0]
 80011ea:	79ba      	ldrb	r2, [r7, #6]
 80011ec:	429a      	cmp	r2, r3
 80011ee:	d008      	beq.n	8001202 <bmi088_accel_init+0x156>
        {
            return write_BMI088_accel_reg_data_error[write_reg_num][2];
 80011f0:	79fa      	ldrb	r2, [r7, #7]
 80011f2:	4909      	ldr	r1, [pc, #36]	@ (8001218 <bmi088_accel_init+0x16c>)
 80011f4:	4613      	mov	r3, r2
 80011f6:	005b      	lsls	r3, r3, #1
 80011f8:	4413      	add	r3, r2
 80011fa:	440b      	add	r3, r1
 80011fc:	3302      	adds	r3, #2
 80011fe:	781b      	ldrb	r3, [r3, #0]
 8001200:	e006      	b.n	8001210 <bmi088_accel_init+0x164>
    for (write_reg_num = 0; write_reg_num < BMI088_WRITE_ACCEL_REG_NUM; write_reg_num++)
 8001202:	79fb      	ldrb	r3, [r7, #7]
 8001204:	3301      	adds	r3, #1
 8001206:	71fb      	strb	r3, [r7, #7]
 8001208:	79fb      	ldrb	r3, [r7, #7]
 800120a:	2b05      	cmp	r3, #5
 800120c:	d9b0      	bls.n	8001170 <bmi088_accel_init+0xc4>
        }
    }
    return BMI088_NO_ERROR;
 800120e:	2300      	movs	r3, #0
}
 8001210:	4618      	mov	r0, r3
 8001212:	3708      	adds	r7, #8
 8001214:	46bd      	mov	sp, r7
 8001216:	bd80      	pop	{r7, pc}
 8001218:	2400000c 	.word	0x2400000c

0800121c <bmi088_gyro_init>:
* @retval:     	uint8_t - 锟斤拷锟斤拷锟斤拷锟
* @details:    	BMI088锟斤拷锟斤拷锟角达拷锟斤拷锟斤拷锟斤拷始锟斤拷锟斤拷锟斤拷锟斤拷锟斤拷锟斤拷通锟脚硷拷椤锟斤拷锟斤拷锟轿伙拷锟斤拷锟斤拷眉拇锟斤拷锟叫达拷爰帮拷锟斤拷
************************************************************************
**/
uint8_t bmi088_gyro_init(void)
{
 800121c:	b580      	push	{r7, lr}
 800121e:	b082      	sub	sp, #8
 8001220:	af00      	add	r7, sp, #0
    uint8_t write_reg_num = 0;
 8001222:	2300      	movs	r3, #0
 8001224:	71fb      	strb	r3, [r7, #7]
    uint8_t res = 0;
 8001226:	2300      	movs	r3, #0
 8001228:	71bb      	strb	r3, [r7, #6]

    //check commiunication
    BMI088_gyro_read_single_reg(BMI088_GYRO_CHIP_ID, res);
 800122a:	f7ff fef5 	bl	8001018 <BMI088_GYRO_NS_L>
 800122e:	1dbb      	adds	r3, r7, #6
 8001230:	4619      	mov	r1, r3
 8001232:	2000      	movs	r0, #0
 8001234:	f000 f988 	bl	8001548 <BMI088_read_single_reg>
 8001238:	f7ff fefa 	bl	8001030 <BMI088_GYRO_NS_H>
    BMI088_delay_us(BMI088_COM_WAIT_SENSOR_TIME);
 800123c:	2096      	movs	r0, #150	@ 0x96
 800123e:	f7ff fe8d 	bl	8000f5c <BMI088_delay_us>
    BMI088_gyro_read_single_reg(BMI088_GYRO_CHIP_ID, res);
 8001242:	f7ff fee9 	bl	8001018 <BMI088_GYRO_NS_L>
 8001246:	1dbb      	adds	r3, r7, #6
 8001248:	4619      	mov	r1, r3
 800124a:	2000      	movs	r0, #0
 800124c:	f000 f97c 	bl	8001548 <BMI088_read_single_reg>
 8001250:	f7ff feee 	bl	8001030 <BMI088_GYRO_NS_H>
    BMI088_delay_us(BMI088_COM_WAIT_SENSOR_TIME);
 8001254:	2096      	movs	r0, #150	@ 0x96
 8001256:	f7ff fe81 	bl	8000f5c <BMI088_delay_us>

    //reset the gyro sensor
    BMI088_gyro_write_single_reg(BMI088_GYRO_SOFTRESET, BMI088_GYRO_SOFTRESET_VALUE);
 800125a:	f7ff fedd 	bl	8001018 <BMI088_GYRO_NS_L>
 800125e:	21b6      	movs	r1, #182	@ 0xb6
 8001260:	2014      	movs	r0, #20
 8001262:	f000 f95d 	bl	8001520 <BMI088_write_single_reg>
 8001266:	f7ff fee3 	bl	8001030 <BMI088_GYRO_NS_H>
    BMI088_delay_ms(BMI088_LONG_DELAY_TIME);
 800126a:	2050      	movs	r0, #80	@ 0x50
 800126c:	f7ff fe62 	bl	8000f34 <BMI088_delay_ms>
    //check commiunication is normal after reset
    BMI088_gyro_read_single_reg(BMI088_GYRO_CHIP_ID, res);
 8001270:	f7ff fed2 	bl	8001018 <BMI088_GYRO_NS_L>
 8001274:	1dbb      	adds	r3, r7, #6
 8001276:	4619      	mov	r1, r3
 8001278:	2000      	movs	r0, #0
 800127a:	f000 f965 	bl	8001548 <BMI088_read_single_reg>
 800127e:	f7ff fed7 	bl	8001030 <BMI088_GYRO_NS_H>
    BMI088_delay_us(BMI088_COM_WAIT_SENSOR_TIME);
 8001282:	2096      	movs	r0, #150	@ 0x96
 8001284:	f7ff fe6a 	bl	8000f5c <BMI088_delay_us>
    BMI088_gyro_read_single_reg(BMI088_GYRO_CHIP_ID, res);
 8001288:	f7ff fec6 	bl	8001018 <BMI088_GYRO_NS_L>
 800128c:	1dbb      	adds	r3, r7, #6
 800128e:	4619      	mov	r1, r3
 8001290:	2000      	movs	r0, #0
 8001292:	f000 f959 	bl	8001548 <BMI088_read_single_reg>
 8001296:	f7ff fecb 	bl	8001030 <BMI088_GYRO_NS_H>
    BMI088_delay_us(BMI088_COM_WAIT_SENSOR_TIME);
 800129a:	2096      	movs	r0, #150	@ 0x96
 800129c:	f7ff fe5e 	bl	8000f5c <BMI088_delay_us>

    // check the "who am I"
    if (res != BMI088_GYRO_CHIP_ID_VALUE)
 80012a0:	79bb      	ldrb	r3, [r7, #6]
 80012a2:	2b0f      	cmp	r3, #15
 80012a4:	d001      	beq.n	80012aa <bmi088_gyro_init+0x8e>
    {
        return BMI088_NO_SENSOR;
 80012a6:	23ff      	movs	r3, #255	@ 0xff
 80012a8:	e049      	b.n	800133e <bmi088_gyro_init+0x122>
    }

    //set gyro sonsor config and check
    for (write_reg_num = 0; write_reg_num < BMI088_WRITE_GYRO_REG_NUM; write_reg_num++)
 80012aa:	2300      	movs	r3, #0
 80012ac:	71fb      	strb	r3, [r7, #7]
 80012ae:	e042      	b.n	8001336 <bmi088_gyro_init+0x11a>
    {

        BMI088_gyro_write_single_reg(write_BMI088_gyro_reg_data_error[write_reg_num][0], write_BMI088_gyro_reg_data_error[write_reg_num][1]);
 80012b0:	f7ff feb2 	bl	8001018 <BMI088_GYRO_NS_L>
 80012b4:	79fa      	ldrb	r2, [r7, #7]
 80012b6:	4924      	ldr	r1, [pc, #144]	@ (8001348 <bmi088_gyro_init+0x12c>)
 80012b8:	4613      	mov	r3, r2
 80012ba:	005b      	lsls	r3, r3, #1
 80012bc:	4413      	add	r3, r2
 80012be:	440b      	add	r3, r1
 80012c0:	7818      	ldrb	r0, [r3, #0]
 80012c2:	79fa      	ldrb	r2, [r7, #7]
 80012c4:	4920      	ldr	r1, [pc, #128]	@ (8001348 <bmi088_gyro_init+0x12c>)
 80012c6:	4613      	mov	r3, r2
 80012c8:	005b      	lsls	r3, r3, #1
 80012ca:	4413      	add	r3, r2
 80012cc:	440b      	add	r3, r1
 80012ce:	3301      	adds	r3, #1
 80012d0:	781b      	ldrb	r3, [r3, #0]
 80012d2:	4619      	mov	r1, r3
 80012d4:	f000 f924 	bl	8001520 <BMI088_write_single_reg>
 80012d8:	f7ff feaa 	bl	8001030 <BMI088_GYRO_NS_H>
        BMI088_delay_us(BMI088_COM_WAIT_SENSOR_TIME);
 80012dc:	2096      	movs	r0, #150	@ 0x96
 80012de:	f7ff fe3d 	bl	8000f5c <BMI088_delay_us>

        BMI088_gyro_read_single_reg(write_BMI088_gyro_reg_data_error[write_reg_num][0], res);
 80012e2:	f7ff fe99 	bl	8001018 <BMI088_GYRO_NS_L>
 80012e6:	79fa      	ldrb	r2, [r7, #7]
 80012e8:	4917      	ldr	r1, [pc, #92]	@ (8001348 <bmi088_gyro_init+0x12c>)
 80012ea:	4613      	mov	r3, r2
 80012ec:	005b      	lsls	r3, r3, #1
 80012ee:	4413      	add	r3, r2
 80012f0:	440b      	add	r3, r1
 80012f2:	781b      	ldrb	r3, [r3, #0]
 80012f4:	1dba      	adds	r2, r7, #6
 80012f6:	4611      	mov	r1, r2
 80012f8:	4618      	mov	r0, r3
 80012fa:	f000 f925 	bl	8001548 <BMI088_read_single_reg>
 80012fe:	f7ff fe97 	bl	8001030 <BMI088_GYRO_NS_H>
        BMI088_delay_us(BMI088_COM_WAIT_SENSOR_TIME);
 8001302:	2096      	movs	r0, #150	@ 0x96
 8001304:	f7ff fe2a 	bl	8000f5c <BMI088_delay_us>

        if (res != write_BMI088_gyro_reg_data_error[write_reg_num][1])
 8001308:	79fa      	ldrb	r2, [r7, #7]
 800130a:	490f      	ldr	r1, [pc, #60]	@ (8001348 <bmi088_gyro_init+0x12c>)
 800130c:	4613      	mov	r3, r2
 800130e:	005b      	lsls	r3, r3, #1
 8001310:	4413      	add	r3, r2
 8001312:	440b      	add	r3, r1
 8001314:	3301      	adds	r3, #1
 8001316:	781a      	ldrb	r2, [r3, #0]
 8001318:	79bb      	ldrb	r3, [r7, #6]
 800131a:	429a      	cmp	r2, r3
 800131c:	d008      	beq.n	8001330 <bmi088_gyro_init+0x114>
        {
            return write_BMI088_gyro_reg_data_error[write_reg_num][2];
 800131e:	79fa      	ldrb	r2, [r7, #7]
 8001320:	4909      	ldr	r1, [pc, #36]	@ (8001348 <bmi088_gyro_init+0x12c>)
 8001322:	4613      	mov	r3, r2
 8001324:	005b      	lsls	r3, r3, #1
 8001326:	4413      	add	r3, r2
 8001328:	440b      	add	r3, r1
 800132a:	3302      	adds	r3, #2
 800132c:	781b      	ldrb	r3, [r3, #0]
 800132e:	e006      	b.n	800133e <bmi088_gyro_init+0x122>
    for (write_reg_num = 0; write_reg_num < BMI088_WRITE_GYRO_REG_NUM; write_reg_num++)
 8001330:	79fb      	ldrb	r3, [r7, #7]
 8001332:	3301      	adds	r3, #1
 8001334:	71fb      	strb	r3, [r7, #7]
 8001336:	79fb      	ldrb	r3, [r7, #7]
 8001338:	2b05      	cmp	r3, #5
 800133a:	d9b9      	bls.n	80012b0 <bmi088_gyro_init+0x94>
        }
    }

    return BMI088_NO_ERROR;
 800133c:	2300      	movs	r3, #0
}
 800133e:	4618      	mov	r0, r3
 8001340:	3708      	adds	r7, #8
 8001342:	46bd      	mov	sp, r7
 8001344:	bd80      	pop	{r7, pc}
 8001346:	bf00      	nop
 8001348:	24000020 	.word	0x24000020

0800134c <BMI088_read>:
* @retval:     	void
* @details:    	锟斤拷取BMI088锟斤拷锟斤拷锟斤拷锟斤拷锟捷ｏ拷锟斤拷锟斤拷锟斤拷锟劫度★拷锟斤拷锟斤拷锟角猴拷锟铰讹拷
************************************************************************
**/
void BMI088_read(float gyro[3], float accel[3], float *temperate)
{
 800134c:	b580      	push	{r7, lr}
 800134e:	b088      	sub	sp, #32
 8001350:	af00      	add	r7, sp, #0
 8001352:	60f8      	str	r0, [r7, #12]
 8001354:	60b9      	str	r1, [r7, #8]
 8001356:	607a      	str	r2, [r7, #4]
    uint8_t buf[8] = {0, 0, 0, 0, 0, 0};
 8001358:	f107 0314 	add.w	r3, r7, #20
 800135c:	2200      	movs	r2, #0
 800135e:	601a      	str	r2, [r3, #0]
 8001360:	605a      	str	r2, [r3, #4]
    int16_t bmi088_raw_temp;

    BMI088_accel_read_muli_reg(BMI088_ACCEL_XOUT_L, buf, 6);
 8001362:	f7ff fe41 	bl	8000fe8 <BMI088_ACCEL_NS_L>
 8001366:	2092      	movs	r0, #146	@ 0x92
 8001368:	f7ff fe6e 	bl	8001048 <BMI088_read_write_byte>
 800136c:	f107 0314 	add.w	r3, r7, #20
 8001370:	2206      	movs	r2, #6
 8001372:	4619      	mov	r1, r3
 8001374:	2012      	movs	r0, #18
 8001376:	f000 f8ff 	bl	8001578 <BMI088_read_muli_reg>
 800137a:	f7ff fe41 	bl	8001000 <BMI088_ACCEL_NS_H>

    bmi088_raw_temp = (int16_t)((buf[1]) << 8) | buf[0];
 800137e:	7d7b      	ldrb	r3, [r7, #21]
 8001380:	b21b      	sxth	r3, r3
 8001382:	021b      	lsls	r3, r3, #8
 8001384:	b21a      	sxth	r2, r3
 8001386:	7d3b      	ldrb	r3, [r7, #20]
 8001388:	b21b      	sxth	r3, r3
 800138a:	4313      	orrs	r3, r2
 800138c:	83fb      	strh	r3, [r7, #30]
    accel[0] = bmi088_raw_temp * BMI088_ACCEL_SEN;
 800138e:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8001392:	ee07 3a90 	vmov	s15, r3
 8001396:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800139a:	4b5f      	ldr	r3, [pc, #380]	@ (8001518 <BMI088_read+0x1cc>)
 800139c:	edd3 7a00 	vldr	s15, [r3]
 80013a0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80013a4:	68bb      	ldr	r3, [r7, #8]
 80013a6:	edc3 7a00 	vstr	s15, [r3]
    bmi088_raw_temp = (int16_t)((buf[3]) << 8) | buf[2];
 80013aa:	7dfb      	ldrb	r3, [r7, #23]
 80013ac:	b21b      	sxth	r3, r3
 80013ae:	021b      	lsls	r3, r3, #8
 80013b0:	b21a      	sxth	r2, r3
 80013b2:	7dbb      	ldrb	r3, [r7, #22]
 80013b4:	b21b      	sxth	r3, r3
 80013b6:	4313      	orrs	r3, r2
 80013b8:	83fb      	strh	r3, [r7, #30]
    accel[1] = bmi088_raw_temp * BMI088_ACCEL_SEN;
 80013ba:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 80013be:	ee07 3a90 	vmov	s15, r3
 80013c2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80013c6:	4b54      	ldr	r3, [pc, #336]	@ (8001518 <BMI088_read+0x1cc>)
 80013c8:	edd3 7a00 	vldr	s15, [r3]
 80013cc:	68bb      	ldr	r3, [r7, #8]
 80013ce:	3304      	adds	r3, #4
 80013d0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80013d4:	edc3 7a00 	vstr	s15, [r3]
    bmi088_raw_temp = (int16_t)((buf[5]) << 8) | buf[4];
 80013d8:	7e7b      	ldrb	r3, [r7, #25]
 80013da:	b21b      	sxth	r3, r3
 80013dc:	021b      	lsls	r3, r3, #8
 80013de:	b21a      	sxth	r2, r3
 80013e0:	7e3b      	ldrb	r3, [r7, #24]
 80013e2:	b21b      	sxth	r3, r3
 80013e4:	4313      	orrs	r3, r2
 80013e6:	83fb      	strh	r3, [r7, #30]
    accel[2] = bmi088_raw_temp * BMI088_ACCEL_SEN;
 80013e8:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 80013ec:	ee07 3a90 	vmov	s15, r3
 80013f0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80013f4:	4b48      	ldr	r3, [pc, #288]	@ (8001518 <BMI088_read+0x1cc>)
 80013f6:	edd3 7a00 	vldr	s15, [r3]
 80013fa:	68bb      	ldr	r3, [r7, #8]
 80013fc:	3308      	adds	r3, #8
 80013fe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001402:	edc3 7a00 	vstr	s15, [r3]

    BMI088_gyro_read_muli_reg(BMI088_GYRO_CHIP_ID, buf, 8);
 8001406:	f7ff fe07 	bl	8001018 <BMI088_GYRO_NS_L>
 800140a:	f107 0314 	add.w	r3, r7, #20
 800140e:	2208      	movs	r2, #8
 8001410:	4619      	mov	r1, r3
 8001412:	2000      	movs	r0, #0
 8001414:	f000 f8b0 	bl	8001578 <BMI088_read_muli_reg>
 8001418:	f7ff fe0a 	bl	8001030 <BMI088_GYRO_NS_H>
    if(buf[0] == BMI088_GYRO_CHIP_ID_VALUE)
 800141c:	7d3b      	ldrb	r3, [r7, #20]
 800141e:	2b0f      	cmp	r3, #15
 8001420:	d143      	bne.n	80014aa <BMI088_read+0x15e>
    {
        bmi088_raw_temp = (int16_t)((buf[3]) << 8) | buf[2];
 8001422:	7dfb      	ldrb	r3, [r7, #23]
 8001424:	b21b      	sxth	r3, r3
 8001426:	021b      	lsls	r3, r3, #8
 8001428:	b21a      	sxth	r2, r3
 800142a:	7dbb      	ldrb	r3, [r7, #22]
 800142c:	b21b      	sxth	r3, r3
 800142e:	4313      	orrs	r3, r2
 8001430:	83fb      	strh	r3, [r7, #30]
        gyro[0] = bmi088_raw_temp * BMI088_GYRO_SEN;
 8001432:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8001436:	ee07 3a90 	vmov	s15, r3
 800143a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800143e:	4b37      	ldr	r3, [pc, #220]	@ (800151c <BMI088_read+0x1d0>)
 8001440:	edd3 7a00 	vldr	s15, [r3]
 8001444:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001448:	68fb      	ldr	r3, [r7, #12]
 800144a:	edc3 7a00 	vstr	s15, [r3]
        bmi088_raw_temp = (int16_t)((buf[5]) << 8) | buf[4];
 800144e:	7e7b      	ldrb	r3, [r7, #25]
 8001450:	b21b      	sxth	r3, r3
 8001452:	021b      	lsls	r3, r3, #8
 8001454:	b21a      	sxth	r2, r3
 8001456:	7e3b      	ldrb	r3, [r7, #24]
 8001458:	b21b      	sxth	r3, r3
 800145a:	4313      	orrs	r3, r2
 800145c:	83fb      	strh	r3, [r7, #30]
        gyro[1] = bmi088_raw_temp * BMI088_GYRO_SEN;
 800145e:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8001462:	ee07 3a90 	vmov	s15, r3
 8001466:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800146a:	4b2c      	ldr	r3, [pc, #176]	@ (800151c <BMI088_read+0x1d0>)
 800146c:	edd3 7a00 	vldr	s15, [r3]
 8001470:	68fb      	ldr	r3, [r7, #12]
 8001472:	3304      	adds	r3, #4
 8001474:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001478:	edc3 7a00 	vstr	s15, [r3]
        bmi088_raw_temp = (int16_t)((buf[7]) << 8) | buf[6];
 800147c:	7efb      	ldrb	r3, [r7, #27]
 800147e:	b21b      	sxth	r3, r3
 8001480:	021b      	lsls	r3, r3, #8
 8001482:	b21a      	sxth	r2, r3
 8001484:	7ebb      	ldrb	r3, [r7, #26]
 8001486:	b21b      	sxth	r3, r3
 8001488:	4313      	orrs	r3, r2
 800148a:	83fb      	strh	r3, [r7, #30]
        gyro[2] = bmi088_raw_temp * BMI088_GYRO_SEN;
 800148c:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8001490:	ee07 3a90 	vmov	s15, r3
 8001494:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001498:	4b20      	ldr	r3, [pc, #128]	@ (800151c <BMI088_read+0x1d0>)
 800149a:	edd3 7a00 	vldr	s15, [r3]
 800149e:	68fb      	ldr	r3, [r7, #12]
 80014a0:	3308      	adds	r3, #8
 80014a2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80014a6:	edc3 7a00 	vstr	s15, [r3]
    }
    BMI088_accel_read_muli_reg(BMI088_TEMP_M, buf, 2);
 80014aa:	f7ff fd9d 	bl	8000fe8 <BMI088_ACCEL_NS_L>
 80014ae:	20a2      	movs	r0, #162	@ 0xa2
 80014b0:	f7ff fdca 	bl	8001048 <BMI088_read_write_byte>
 80014b4:	f107 0314 	add.w	r3, r7, #20
 80014b8:	2202      	movs	r2, #2
 80014ba:	4619      	mov	r1, r3
 80014bc:	2022      	movs	r0, #34	@ 0x22
 80014be:	f000 f85b 	bl	8001578 <BMI088_read_muli_reg>
 80014c2:	f7ff fd9d 	bl	8001000 <BMI088_ACCEL_NS_H>

    bmi088_raw_temp = (int16_t)((buf[0] << 3) | (buf[1] >> 5));
 80014c6:	7d3b      	ldrb	r3, [r7, #20]
 80014c8:	b21b      	sxth	r3, r3
 80014ca:	00db      	lsls	r3, r3, #3
 80014cc:	b21a      	sxth	r2, r3
 80014ce:	7d7b      	ldrb	r3, [r7, #21]
 80014d0:	095b      	lsrs	r3, r3, #5
 80014d2:	b2db      	uxtb	r3, r3
 80014d4:	b21b      	sxth	r3, r3
 80014d6:	4313      	orrs	r3, r2
 80014d8:	83fb      	strh	r3, [r7, #30]

    if (bmi088_raw_temp > 1023)
 80014da:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 80014de:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80014e2:	db04      	blt.n	80014ee <BMI088_read+0x1a2>
    {
        bmi088_raw_temp -= 2048;
 80014e4:	8bfb      	ldrh	r3, [r7, #30]
 80014e6:	f5a3 6300 	sub.w	r3, r3, #2048	@ 0x800
 80014ea:	b29b      	uxth	r3, r3
 80014ec:	83fb      	strh	r3, [r7, #30]
    }

    *temperate = bmi088_raw_temp * BMI088_TEMP_FACTOR + BMI088_TEMP_OFFSET;
 80014ee:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 80014f2:	ee07 3a90 	vmov	s15, r3
 80014f6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80014fa:	eeb4 7a00 	vmov.f32	s14, #64	@ 0x3e000000  0.125
 80014fe:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001502:	eeb3 7a07 	vmov.f32	s14, #55	@ 0x41b80000  23.0
 8001506:	ee77 7a87 	vadd.f32	s15, s15, s14
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	edc3 7a00 	vstr	s15, [r3]
}
 8001510:	bf00      	nop
 8001512:	3720      	adds	r7, #32
 8001514:	46bd      	mov	sp, r7
 8001516:	bd80      	pop	{r7, pc}
 8001518:	24000004 	.word	0x24000004
 800151c:	24000008 	.word	0x24000008

08001520 <BMI088_write_single_reg>:
* @retval:     	void
* @details:    	锟斤拷BMI088锟斤拷锟斤拷锟斤拷写锟诫单锟斤拷锟侥达拷锟斤拷锟斤拷锟斤拷锟斤拷
************************************************************************
**/
static void BMI088_write_single_reg(uint8_t reg, uint8_t data)
{
 8001520:	b580      	push	{r7, lr}
 8001522:	b082      	sub	sp, #8
 8001524:	af00      	add	r7, sp, #0
 8001526:	4603      	mov	r3, r0
 8001528:	460a      	mov	r2, r1
 800152a:	71fb      	strb	r3, [r7, #7]
 800152c:	4613      	mov	r3, r2
 800152e:	71bb      	strb	r3, [r7, #6]
    BMI088_read_write_byte(reg);
 8001530:	79fb      	ldrb	r3, [r7, #7]
 8001532:	4618      	mov	r0, r3
 8001534:	f7ff fd88 	bl	8001048 <BMI088_read_write_byte>
    BMI088_read_write_byte(data);
 8001538:	79bb      	ldrb	r3, [r7, #6]
 800153a:	4618      	mov	r0, r3
 800153c:	f7ff fd84 	bl	8001048 <BMI088_read_write_byte>
}
 8001540:	bf00      	nop
 8001542:	3708      	adds	r7, #8
 8001544:	46bd      	mov	sp, r7
 8001546:	bd80      	pop	{r7, pc}

08001548 <BMI088_read_single_reg>:
* @retval:     	void
* @details:    	锟斤拷BMI088锟斤拷锟斤拷锟斤拷锟斤拷取锟斤拷锟斤拷锟侥达拷锟斤拷锟斤拷锟斤拷锟斤拷
************************************************************************
**/
static void BMI088_read_single_reg(uint8_t reg, uint8_t *return_data)
{
 8001548:	b580      	push	{r7, lr}
 800154a:	b082      	sub	sp, #8
 800154c:	af00      	add	r7, sp, #0
 800154e:	4603      	mov	r3, r0
 8001550:	6039      	str	r1, [r7, #0]
 8001552:	71fb      	strb	r3, [r7, #7]
    BMI088_read_write_byte(reg | 0x80);
 8001554:	79fb      	ldrb	r3, [r7, #7]
 8001556:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800155a:	b2db      	uxtb	r3, r3
 800155c:	4618      	mov	r0, r3
 800155e:	f7ff fd73 	bl	8001048 <BMI088_read_write_byte>
    *return_data = BMI088_read_write_byte(0x55);
 8001562:	2055      	movs	r0, #85	@ 0x55
 8001564:	f7ff fd70 	bl	8001048 <BMI088_read_write_byte>
 8001568:	4603      	mov	r3, r0
 800156a:	461a      	mov	r2, r3
 800156c:	683b      	ldr	r3, [r7, #0]
 800156e:	701a      	strb	r2, [r3, #0]
}
 8001570:	bf00      	nop
 8001572:	3708      	adds	r7, #8
 8001574:	46bd      	mov	sp, r7
 8001576:	bd80      	pop	{r7, pc}

08001578 <BMI088_read_muli_reg>:
* @retval:     	void
* @details:    	锟斤拷BMI088锟斤拷锟斤拷锟斤拷锟斤拷锟斤拷锟斤拷取锟斤拷锟斤拷拇锟斤拷锟斤拷锟斤拷锟斤拷锟
************************************************************************
**/
static void BMI088_read_muli_reg(uint8_t reg, uint8_t *buf, uint8_t len)
{
 8001578:	b580      	push	{r7, lr}
 800157a:	b082      	sub	sp, #8
 800157c:	af00      	add	r7, sp, #0
 800157e:	4603      	mov	r3, r0
 8001580:	6039      	str	r1, [r7, #0]
 8001582:	71fb      	strb	r3, [r7, #7]
 8001584:	4613      	mov	r3, r2
 8001586:	71bb      	strb	r3, [r7, #6]
    BMI088_read_write_byte(reg | 0x80);
 8001588:	79fb      	ldrb	r3, [r7, #7]
 800158a:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800158e:	b2db      	uxtb	r3, r3
 8001590:	4618      	mov	r0, r3
 8001592:	f7ff fd59 	bl	8001048 <BMI088_read_write_byte>

    while (len != 0)
 8001596:	e00c      	b.n	80015b2 <BMI088_read_muli_reg+0x3a>
    {

        *buf = BMI088_read_write_byte(0x55);
 8001598:	2055      	movs	r0, #85	@ 0x55
 800159a:	f7ff fd55 	bl	8001048 <BMI088_read_write_byte>
 800159e:	4603      	mov	r3, r0
 80015a0:	461a      	mov	r2, r3
 80015a2:	683b      	ldr	r3, [r7, #0]
 80015a4:	701a      	strb	r2, [r3, #0]
        buf++;
 80015a6:	683b      	ldr	r3, [r7, #0]
 80015a8:	3301      	adds	r3, #1
 80015aa:	603b      	str	r3, [r7, #0]
        len--;
 80015ac:	79bb      	ldrb	r3, [r7, #6]
 80015ae:	3b01      	subs	r3, #1
 80015b0:	71bb      	strb	r3, [r7, #6]
    while (len != 0)
 80015b2:	79bb      	ldrb	r3, [r7, #6]
 80015b4:	2b00      	cmp	r3, #0
 80015b6:	d1ef      	bne.n	8001598 <BMI088_read_muli_reg+0x20>
    }
}
 80015b8:	bf00      	nop
 80015ba:	bf00      	nop
 80015bc:	3708      	adds	r7, #8
 80015be:	46bd      	mov	sp, r7
 80015c0:	bd80      	pop	{r7, pc}
	...

080015c4 <bsp_can_init>:
**/

extern motor_t j60_motor[6];

void bsp_can_init(void)
{
 80015c4:	b580      	push	{r7, lr}
 80015c6:	af00      	add	r7, sp, #0
	can_filter_init();
 80015c8:	f000 f820 	bl	800160c <can_filter_init>
	HAL_FDCAN_Start(&hfdcan1);                               //寮FDCAN
 80015cc:	480c      	ldr	r0, [pc, #48]	@ (8001600 <bsp_can_init+0x3c>)
 80015ce:	f004 ff5a 	bl	8006486 <HAL_FDCAN_Start>
	HAL_FDCAN_Start(&hfdcan2);
 80015d2:	480c      	ldr	r0, [pc, #48]	@ (8001604 <bsp_can_init+0x40>)
 80015d4:	f004 ff57 	bl	8006486 <HAL_FDCAN_Start>
	HAL_FDCAN_Start(&hfdcan3);
 80015d8:	480b      	ldr	r0, [pc, #44]	@ (8001608 <bsp_can_init+0x44>)
 80015da:	f004 ff54 	bl	8006486 <HAL_FDCAN_Start>
	HAL_FDCAN_ActivateNotification(&hfdcan1, FDCAN_IT_RX_FIFO0_NEW_MESSAGE, 0);
 80015de:	2200      	movs	r2, #0
 80015e0:	2101      	movs	r1, #1
 80015e2:	4807      	ldr	r0, [pc, #28]	@ (8001600 <bsp_can_init+0x3c>)
 80015e4:	f005 f942 	bl	800686c <HAL_FDCAN_ActivateNotification>
	HAL_FDCAN_ActivateNotification(&hfdcan2, FDCAN_IT_RX_FIFO0_NEW_MESSAGE, 0);
 80015e8:	2200      	movs	r2, #0
 80015ea:	2101      	movs	r1, #1
 80015ec:	4805      	ldr	r0, [pc, #20]	@ (8001604 <bsp_can_init+0x40>)
 80015ee:	f005 f93d 	bl	800686c <HAL_FDCAN_ActivateNotification>
	HAL_FDCAN_ActivateNotification(&hfdcan3, FDCAN_IT_RX_FIFO0_NEW_MESSAGE, 0);
 80015f2:	2200      	movs	r2, #0
 80015f4:	2101      	movs	r1, #1
 80015f6:	4804      	ldr	r0, [pc, #16]	@ (8001608 <bsp_can_init+0x44>)
 80015f8:	f005 f938 	bl	800686c <HAL_FDCAN_ActivateNotification>
}
 80015fc:	bf00      	nop
 80015fe:	bd80      	pop	{r7, pc}
 8001600:	24000120 	.word	0x24000120
 8001604:	240001c0 	.word	0x240001c0
 8001608:	24000260 	.word	0x24000260

0800160c <can_filter_init>:
* @retval:     	void
* @details:    	CAN婊ゆ尝ㄥ濮
************************************************************************
**/
void can_filter_init(void)
{
 800160c:	b580      	push	{r7, lr}
 800160e:	b08a      	sub	sp, #40	@ 0x28
 8001610:	af02      	add	r7, sp, #8
	FDCAN_FilterTypeDef fdcan_filter;
	
	fdcan_filter.IdType = FDCAN_STANDARD_ID;                       //ID
 8001612:	2300      	movs	r3, #0
 8001614:	603b      	str	r3, [r7, #0]
	fdcan_filter.FilterIndex = 0;                                  //婊ゆ尝ㄧ储寮
 8001616:	2300      	movs	r3, #0
 8001618:	607b      	str	r3, [r7, #4]
	fdcan_filter.FilterType = FDCAN_FILTER_MASK;                   
 800161a:	2302      	movs	r3, #2
 800161c:	60bb      	str	r3, [r7, #8]
	fdcan_filter.FilterConfig = FDCAN_FILTER_TO_RXFIFO0;           //杩婊ゅ0宠FIFO0
 800161e:	2301      	movs	r3, #1
 8001620:	60fb      	str	r3, [r7, #12]
	fdcan_filter.FilterID1 = 0x00;                               
 8001622:	2300      	movs	r3, #0
 8001624:	613b      	str	r3, [r7, #16]
	fdcan_filter.FilterID2 = 0x00;
 8001626:	2300      	movs	r3, #0
 8001628:	617b      	str	r3, [r7, #20]

	HAL_FDCAN_ConfigFilter(&hfdcan1,&fdcan_filter); 		 				  //ユID2
 800162a:	463b      	mov	r3, r7
 800162c:	4619      	mov	r1, r3
 800162e:	480a      	ldr	r0, [pc, #40]	@ (8001658 <can_filter_init+0x4c>)
 8001630:	f004 fe3a 	bl	80062a8 <HAL_FDCAN_ConfigFilter>
	//缁ユ跺归涓ID╁ID,涓ュ杩绋甯
	HAL_FDCAN_ConfigGlobalFilter(&hfdcan1,FDCAN_REJECT,FDCAN_REJECT,FDCAN_REJECT_REMOTE,FDCAN_REJECT_REMOTE);
 8001634:	2301      	movs	r3, #1
 8001636:	9300      	str	r3, [sp, #0]
 8001638:	2301      	movs	r3, #1
 800163a:	2202      	movs	r2, #2
 800163c:	2102      	movs	r1, #2
 800163e:	4806      	ldr	r0, [pc, #24]	@ (8001658 <can_filter_init+0x4c>)
 8001640:	f004 fea8 	bl	8006394 <HAL_FDCAN_ConfigGlobalFilter>
	HAL_FDCAN_ConfigFifoWatermark(&hfdcan1, FDCAN_CFG_RX_FIFO0, 1);
 8001644:	2201      	movs	r2, #1
 8001646:	2101      	movs	r1, #1
 8001648:	4803      	ldr	r0, [pc, #12]	@ (8001658 <can_filter_init+0x4c>)
 800164a:	f004 fed0 	bl	80063ee <HAL_FDCAN_ConfigFifoWatermark>
//	HAL_FDCAN_ConfigFifoWatermark(&hfdcan1, FDCAN_CFG_RX_FIFO1, 1);
//	HAL_FDCAN_ActivateNotification(&hfdcan1, FDCAN_IT_TX_COMPLETE, FDCAN_TX_BUFFER0);
}
 800164e:	bf00      	nop
 8001650:	3720      	adds	r7, #32
 8001652:	46bd      	mov	sp, r7
 8001654:	bd80      	pop	{r7, pc}
 8001656:	bf00      	nop
 8001658:	24000120 	.word	0x24000120

0800165c <fdcanx_send_data>:
* @retval:     	void
* @details:    	版
************************************************************************
**/
uint8_t fdcanx_send_data(hcan_t *hfdcan, uint16_t id, uint8_t *data, uint32_t len)
{	
 800165c:	b580      	push	{r7, lr}
 800165e:	b08e      	sub	sp, #56	@ 0x38
 8001660:	af00      	add	r7, sp, #0
 8001662:	60f8      	str	r0, [r7, #12]
 8001664:	607a      	str	r2, [r7, #4]
 8001666:	603b      	str	r3, [r7, #0]
 8001668:	460b      	mov	r3, r1
 800166a:	817b      	strh	r3, [r7, #10]
    FDCAN_TxHeaderTypeDef pTxHeader;
    pTxHeader.Identifier=id;
 800166c:	897b      	ldrh	r3, [r7, #10]
 800166e:	617b      	str	r3, [r7, #20]
    pTxHeader.IdType=FDCAN_STANDARD_ID;
 8001670:	2300      	movs	r3, #0
 8001672:	61bb      	str	r3, [r7, #24]
    pTxHeader.TxFrameType=FDCAN_DATA_FRAME;
 8001674:	2300      	movs	r3, #0
 8001676:	61fb      	str	r3, [r7, #28]
	
	if(len<=8)
 8001678:	683b      	ldr	r3, [r7, #0]
 800167a:	2b08      	cmp	r3, #8
 800167c:	d801      	bhi.n	8001682 <fdcanx_send_data+0x26>
		pTxHeader.DataLength = len;
 800167e:	683b      	ldr	r3, [r7, #0]
 8001680:	623b      	str	r3, [r7, #32]
	if(len==12)
 8001682:	683b      	ldr	r3, [r7, #0]
 8001684:	2b0c      	cmp	r3, #12
 8001686:	d101      	bne.n	800168c <fdcanx_send_data+0x30>
		pTxHeader.DataLength = FDCAN_DLC_BYTES_12;
 8001688:	2309      	movs	r3, #9
 800168a:	623b      	str	r3, [r7, #32]
	if(len==16)
 800168c:	683b      	ldr	r3, [r7, #0]
 800168e:	2b10      	cmp	r3, #16
 8001690:	d101      	bne.n	8001696 <fdcanx_send_data+0x3a>
		pTxHeader.DataLength = FDCAN_DLC_BYTES_16;
 8001692:	230a      	movs	r3, #10
 8001694:	623b      	str	r3, [r7, #32]
	if(len==20)
 8001696:	683b      	ldr	r3, [r7, #0]
 8001698:	2b14      	cmp	r3, #20
 800169a:	d101      	bne.n	80016a0 <fdcanx_send_data+0x44>
		pTxHeader.DataLength = FDCAN_DLC_BYTES_20;
 800169c:	230b      	movs	r3, #11
 800169e:	623b      	str	r3, [r7, #32]
	if(len==24)
 80016a0:	683b      	ldr	r3, [r7, #0]
 80016a2:	2b18      	cmp	r3, #24
 80016a4:	d101      	bne.n	80016aa <fdcanx_send_data+0x4e>
		pTxHeader.DataLength = FDCAN_DLC_BYTES_24;
 80016a6:	230c      	movs	r3, #12
 80016a8:	623b      	str	r3, [r7, #32]
	if(len==32)
 80016aa:	683b      	ldr	r3, [r7, #0]
 80016ac:	2b20      	cmp	r3, #32
 80016ae:	d101      	bne.n	80016b4 <fdcanx_send_data+0x58>
		pTxHeader.DataLength = FDCAN_DLC_BYTES_32;
 80016b0:	230d      	movs	r3, #13
 80016b2:	623b      	str	r3, [r7, #32]
	if(len==48)
 80016b4:	683b      	ldr	r3, [r7, #0]
 80016b6:	2b30      	cmp	r3, #48	@ 0x30
 80016b8:	d101      	bne.n	80016be <fdcanx_send_data+0x62>
		pTxHeader.DataLength = FDCAN_DLC_BYTES_48;
 80016ba:	230e      	movs	r3, #14
 80016bc:	623b      	str	r3, [r7, #32]
	if(len==64)
 80016be:	683b      	ldr	r3, [r7, #0]
 80016c0:	2b40      	cmp	r3, #64	@ 0x40
 80016c2:	d101      	bne.n	80016c8 <fdcanx_send_data+0x6c>
		pTxHeader.DataLength = FDCAN_DLC_BYTES_64;
 80016c4:	230f      	movs	r3, #15
 80016c6:	623b      	str	r3, [r7, #32]
	
    pTxHeader.ErrorStateIndicator=FDCAN_ESI_ACTIVE;
 80016c8:	2300      	movs	r3, #0
 80016ca:	627b      	str	r3, [r7, #36]	@ 0x24
    pTxHeader.BitRateSwitch=FDCAN_BRS_ON;
 80016cc:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 80016d0:	62bb      	str	r3, [r7, #40]	@ 0x28
    pTxHeader.FDFormat=FDCAN_FD_CAN;
 80016d2:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 80016d6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    pTxHeader.TxEventFifoControl=FDCAN_NO_TX_EVENTS;
 80016d8:	2300      	movs	r3, #0
 80016da:	633b      	str	r3, [r7, #48]	@ 0x30
    pTxHeader.MessageMarker=0;
 80016dc:	2300      	movs	r3, #0
 80016de:	637b      	str	r3, [r7, #52]	@ 0x34
 
	if(HAL_FDCAN_AddMessageToTxFifoQ(hfdcan, &pTxHeader, data)!=HAL_OK) 
 80016e0:	f107 0314 	add.w	r3, r7, #20
 80016e4:	687a      	ldr	r2, [r7, #4]
 80016e6:	4619      	mov	r1, r3
 80016e8:	68f8      	ldr	r0, [r7, #12]
 80016ea:	f004 fef7 	bl	80064dc <HAL_FDCAN_AddMessageToTxFifoQ>
 80016ee:	4603      	mov	r3, r0
 80016f0:	2b00      	cmp	r3, #0
 80016f2:	d001      	beq.n	80016f8 <fdcanx_send_data+0x9c>
		return 1;//
 80016f4:	2301      	movs	r3, #1
 80016f6:	e000      	b.n	80016fa <fdcanx_send_data+0x9e>
	return 0;	
 80016f8:	2300      	movs	r3, #0
}
 80016fa:	4618      	mov	r0, r3
 80016fc:	3738      	adds	r7, #56	@ 0x38
 80016fe:	46bd      	mov	sp, r7
 8001700:	bd80      	pop	{r7, pc}

08001702 <fdcanx_receive>:
* @retval:     	ユ剁版垮害
* @details:    	ユ舵版
************************************************************************
**/
uint8_t fdcanx_receive(hcan_t *hfdcan, uint16_t *rec_id, uint8_t *buf)
{	
 8001702:	b580      	push	{r7, lr}
 8001704:	b090      	sub	sp, #64	@ 0x40
 8001706:	af00      	add	r7, sp, #0
 8001708:	60f8      	str	r0, [r7, #12]
 800170a:	60b9      	str	r1, [r7, #8]
 800170c:	607a      	str	r2, [r7, #4]
	FDCAN_RxHeaderTypeDef pRxHeader;
	uint8_t len;
	
	if(HAL_FDCAN_GetRxMessage(hfdcan,FDCAN_RX_FIFO0, &pRxHeader, buf)==HAL_OK)
 800170e:	f107 0214 	add.w	r2, r7, #20
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	2140      	movs	r1, #64	@ 0x40
 8001716:	68f8      	ldr	r0, [r7, #12]
 8001718:	f004 ff3c 	bl	8006594 <HAL_FDCAN_GetRxMessage>
 800171c:	4603      	mov	r3, r0
 800171e:	2b00      	cmp	r3, #0
 8001720:	d13c      	bne.n	800179c <fdcanx_receive+0x9a>
	{
		*rec_id = pRxHeader.Identifier;
 8001722:	697b      	ldr	r3, [r7, #20]
 8001724:	b29a      	uxth	r2, r3
 8001726:	68bb      	ldr	r3, [r7, #8]
 8001728:	801a      	strh	r2, [r3, #0]
		if(pRxHeader.DataLength<=FDCAN_DLC_BYTES_8)
 800172a:	6a3b      	ldr	r3, [r7, #32]
 800172c:	2b08      	cmp	r3, #8
 800172e:	d802      	bhi.n	8001736 <fdcanx_receive+0x34>
			len = pRxHeader.DataLength;
 8001730:	6a3b      	ldr	r3, [r7, #32]
 8001732:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
		if(pRxHeader.DataLength<=FDCAN_DLC_BYTES_12)
 8001736:	6a3b      	ldr	r3, [r7, #32]
 8001738:	2b09      	cmp	r3, #9
 800173a:	d802      	bhi.n	8001742 <fdcanx_receive+0x40>
			len = 12;
 800173c:	230c      	movs	r3, #12
 800173e:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
		if(pRxHeader.DataLength<=FDCAN_DLC_BYTES_16)
 8001742:	6a3b      	ldr	r3, [r7, #32]
 8001744:	2b0a      	cmp	r3, #10
 8001746:	d802      	bhi.n	800174e <fdcanx_receive+0x4c>
			len = 16;
 8001748:	2310      	movs	r3, #16
 800174a:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
		if(pRxHeader.DataLength<=FDCAN_DLC_BYTES_20)
 800174e:	6a3b      	ldr	r3, [r7, #32]
 8001750:	2b0b      	cmp	r3, #11
 8001752:	d802      	bhi.n	800175a <fdcanx_receive+0x58>
			len = 20;
 8001754:	2314      	movs	r3, #20
 8001756:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
		if(pRxHeader.DataLength<=FDCAN_DLC_BYTES_24)
 800175a:	6a3b      	ldr	r3, [r7, #32]
 800175c:	2b0c      	cmp	r3, #12
 800175e:	d802      	bhi.n	8001766 <fdcanx_receive+0x64>
			len = 24;
 8001760:	2318      	movs	r3, #24
 8001762:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
		if(pRxHeader.DataLength<=FDCAN_DLC_BYTES_32)
 8001766:	6a3b      	ldr	r3, [r7, #32]
 8001768:	2b0d      	cmp	r3, #13
 800176a:	d802      	bhi.n	8001772 <fdcanx_receive+0x70>
			len = 32;
 800176c:	2320      	movs	r3, #32
 800176e:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
		if(pRxHeader.DataLength<=FDCAN_DLC_BYTES_48)
 8001772:	6a3b      	ldr	r3, [r7, #32]
 8001774:	2b0e      	cmp	r3, #14
 8001776:	d802      	bhi.n	800177e <fdcanx_receive+0x7c>
			len = 48;
 8001778:	2330      	movs	r3, #48	@ 0x30
 800177a:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
		if(pRxHeader.DataLength<=FDCAN_DLC_BYTES_64)
 800177e:	6a3b      	ldr	r3, [r7, #32]
 8001780:	2b0f      	cmp	r3, #15
 8001782:	d802      	bhi.n	800178a <fdcanx_receive+0x88>
			len = 64;
 8001784:	2340      	movs	r3, #64	@ 0x40
 8001786:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
		if(pRxHeader.DataLength == 1){ //self added
 800178a:	6a3b      	ldr	r3, [r7, #32]
 800178c:	2b01      	cmp	r3, #1
 800178e:	d102      	bne.n	8001796 <fdcanx_receive+0x94>
			len = 8;
 8001790:	2308      	movs	r3, #8
 8001792:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
		}
		return len;//ユ舵版
 8001796:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800179a:	e000      	b.n	800179e <fdcanx_receive+0x9c>
	}
	return 0;	
 800179c:	2300      	movs	r3, #0
}
 800179e:	4618      	mov	r0, r3
 80017a0:	3740      	adds	r7, #64	@ 0x40
 80017a2:	46bd      	mov	sp, r7
 80017a4:	bd80      	pop	{r7, pc}
	...

080017a8 <fdcan1_rx_callback>:


uint8_t rx_data1[8] = {0};
uint16_t rec_id1;
void fdcan1_rx_callback(void)
{
 80017a8:	b580      	push	{r7, lr}
 80017aa:	b082      	sub	sp, #8
 80017ac:	af00      	add	r7, sp, #0
	uint8_t len = fdcanx_receive(&hfdcan1, &rec_id1, rx_data1);
 80017ae:	4a24      	ldr	r2, [pc, #144]	@ (8001840 <fdcan1_rx_callback+0x98>)
 80017b0:	4924      	ldr	r1, [pc, #144]	@ (8001844 <fdcan1_rx_callback+0x9c>)
 80017b2:	4825      	ldr	r0, [pc, #148]	@ (8001848 <fdcan1_rx_callback+0xa0>)
 80017b4:	f7ff ffa5 	bl	8001702 <fdcanx_receive>
 80017b8:	4603      	mov	r3, r0
 80017ba:	70fb      	strb	r3, [r7, #3]
	
	// Extract motor ID from CAN ID (lower 5 bits)
	uint8_t motor_id = rec_id1 & 0x0F;
 80017bc:	4b21      	ldr	r3, [pc, #132]	@ (8001844 <fdcan1_rx_callback+0x9c>)
 80017be:	881b      	ldrh	r3, [r3, #0]
 80017c0:	b2db      	uxtb	r3, r3
 80017c2:	f003 030f 	and.w	r3, r3, #15
 80017c6:	70bb      	strb	r3, [r7, #2]
	
	// Find the motor with this ID using switch case
	motor_t* motor = NULL;
 80017c8:	2300      	movs	r3, #0
 80017ca:	607b      	str	r3, [r7, #4]
	switch(motor_id) {
 80017cc:	78bb      	ldrb	r3, [r7, #2]
 80017ce:	3b01      	subs	r3, #1
 80017d0:	2b05      	cmp	r3, #5
 80017d2:	d831      	bhi.n	8001838 <fdcan1_rx_callback+0x90>
 80017d4:	a201      	add	r2, pc, #4	@ (adr r2, 80017dc <fdcan1_rx_callback+0x34>)
 80017d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80017da:	bf00      	nop
 80017dc:	080017f5 	.word	0x080017f5
 80017e0:	080017fb 	.word	0x080017fb
 80017e4:	08001801 	.word	0x08001801
 80017e8:	08001807 	.word	0x08001807
 80017ec:	0800180d 	.word	0x0800180d
 80017f0:	08001813 	.word	0x08001813
		case 1:
			motor = &j60_motor[0];
 80017f4:	4b15      	ldr	r3, [pc, #84]	@ (800184c <fdcan1_rx_callback+0xa4>)
 80017f6:	607b      	str	r3, [r7, #4]
			break;
 80017f8:	e00e      	b.n	8001818 <fdcan1_rx_callback+0x70>
		case 2:
			motor = &j60_motor[1];
 80017fa:	4b15      	ldr	r3, [pc, #84]	@ (8001850 <fdcan1_rx_callback+0xa8>)
 80017fc:	607b      	str	r3, [r7, #4]
			break;
 80017fe:	e00b      	b.n	8001818 <fdcan1_rx_callback+0x70>
		case 3:
			motor = &j60_motor[2];
 8001800:	4b14      	ldr	r3, [pc, #80]	@ (8001854 <fdcan1_rx_callback+0xac>)
 8001802:	607b      	str	r3, [r7, #4]
			break;
 8001804:	e008      	b.n	8001818 <fdcan1_rx_callback+0x70>
		case 4:
			motor = &j60_motor[3];
 8001806:	4b14      	ldr	r3, [pc, #80]	@ (8001858 <fdcan1_rx_callback+0xb0>)
 8001808:	607b      	str	r3, [r7, #4]
			break;
 800180a:	e005      	b.n	8001818 <fdcan1_rx_callback+0x70>
		case 5:
			motor = &j60_motor[4];
 800180c:	4b13      	ldr	r3, [pc, #76]	@ (800185c <fdcan1_rx_callback+0xb4>)
 800180e:	607b      	str	r3, [r7, #4]
			break;
 8001810:	e002      	b.n	8001818 <fdcan1_rx_callback+0x70>
		case 6:
			motor = &j60_motor[5];
 8001812:	4b13      	ldr	r3, [pc, #76]	@ (8001860 <fdcan1_rx_callback+0xb8>)
 8001814:	607b      	str	r3, [r7, #4]
			break;
 8001816:	bf00      	nop
			// Invalid motor ID, do nothing
			return;
	}
	
	// Update motor feedback data
	motor->para.id = motor_id;
 8001818:	78ba      	ldrb	r2, [r7, #2]
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	605a      	str	r2, [r3, #4]
	if (len == 8){
 800181e:	78fb      	ldrb	r3, [r7, #3]
 8001820:	2b08      	cmp	r3, #8
 8001822:	d104      	bne.n	800182e <fdcan1_rx_callback+0x86>
		J60_Enable_Feedback(motor, rx_data1);
 8001824:	4906      	ldr	r1, [pc, #24]	@ (8001840 <fdcan1_rx_callback+0x98>)
 8001826:	6878      	ldr	r0, [r7, #4]
 8001828:	f000 fc72 	bl	8002110 <J60_Enable_Feedback>
 800182c:	e005      	b.n	800183a <fdcan1_rx_callback+0x92>
	}else{
		J60_Process_Feedback(motor, rx_data1);
 800182e:	4904      	ldr	r1, [pc, #16]	@ (8001840 <fdcan1_rx_callback+0x98>)
 8001830:	6878      	ldr	r0, [r7, #4]
 8001832:	f000 fb81 	bl	8001f38 <J60_Process_Feedback>
 8001836:	e000      	b.n	800183a <fdcan1_rx_callback+0x92>
			return;
 8001838:	bf00      	nop
	}

}
 800183a:	3708      	adds	r7, #8
 800183c:	46bd      	mov	sp, r7
 800183e:	bd80      	pop	{r7, pc}
 8001840:	240000e8 	.word	0x240000e8
 8001844:	240000f0 	.word	0x240000f0
 8001848:	24000120 	.word	0x24000120
 800184c:	240059bc 	.word	0x240059bc
 8001850:	24005a48 	.word	0x24005a48
 8001854:	24005ad4 	.word	0x24005ad4
 8001858:	24005b60 	.word	0x24005b60
 800185c:	24005bec 	.word	0x24005bec
 8001860:	24005c78 	.word	0x24005c78

08001864 <fdcan2_rx_callback>:
uint8_t rx_data2[8] = {0};
uint16_t rec_id2;
void fdcan2_rx_callback(void)
{
 8001864:	b580      	push	{r7, lr}
 8001866:	af00      	add	r7, sp, #0
	fdcanx_receive(&hfdcan2, &rec_id2, rx_data2);
 8001868:	4a03      	ldr	r2, [pc, #12]	@ (8001878 <fdcan2_rx_callback+0x14>)
 800186a:	4904      	ldr	r1, [pc, #16]	@ (800187c <fdcan2_rx_callback+0x18>)
 800186c:	4804      	ldr	r0, [pc, #16]	@ (8001880 <fdcan2_rx_callback+0x1c>)
 800186e:	f7ff ff48 	bl	8001702 <fdcanx_receive>
	
	// Extract motor ID from CAN ID (lower 5 bits)
//	uint8_t motor_id = rec_id2 & 0x1F;
	
}
 8001872:	bf00      	nop
 8001874:	bd80      	pop	{r7, pc}
 8001876:	bf00      	nop
 8001878:	240000f4 	.word	0x240000f4
 800187c:	240000fc 	.word	0x240000fc
 8001880:	240001c0 	.word	0x240001c0

08001884 <fdcan3_rx_callback>:
uint8_t rx_data3[8] = {0};
uint16_t rec_id3;
void fdcan3_rx_callback(void)
{
 8001884:	b580      	push	{r7, lr}
 8001886:	af00      	add	r7, sp, #0
	fdcanx_receive(&hfdcan3, &rec_id3, rx_data3);
 8001888:	4a03      	ldr	r2, [pc, #12]	@ (8001898 <fdcan3_rx_callback+0x14>)
 800188a:	4904      	ldr	r1, [pc, #16]	@ (800189c <fdcan3_rx_callback+0x18>)
 800188c:	4804      	ldr	r0, [pc, #16]	@ (80018a0 <fdcan3_rx_callback+0x1c>)
 800188e:	f7ff ff38 	bl	8001702 <fdcanx_receive>
	
	// Extract motor ID from CAN ID (lower 5 bits)
//	uint8_t motor_id = rec_id3 & 0x1F;
	
}
 8001892:	bf00      	nop
 8001894:	bd80      	pop	{r7, pc}
 8001896:	bf00      	nop
 8001898:	24000100 	.word	0x24000100
 800189c:	24000108 	.word	0x24000108
 80018a0:	24000260 	.word	0x24000260

080018a4 <HAL_FDCAN_RxFifo0Callback>:


void HAL_FDCAN_RxFifo0Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo0ITs)
{
 80018a4:	b580      	push	{r7, lr}
 80018a6:	b082      	sub	sp, #8
 80018a8:	af00      	add	r7, sp, #0
 80018aa:	6078      	str	r0, [r7, #4]
 80018ac:	6039      	str	r1, [r7, #0]
    if(hfdcan == &hfdcan1)
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	4a0a      	ldr	r2, [pc, #40]	@ (80018dc <HAL_FDCAN_RxFifo0Callback+0x38>)
 80018b2:	4293      	cmp	r3, r2
 80018b4:	d101      	bne.n	80018ba <HAL_FDCAN_RxFifo0Callback+0x16>
	{
		fdcan1_rx_callback();
 80018b6:	f7ff ff77 	bl	80017a8 <fdcan1_rx_callback>
	}
	if(hfdcan == &hfdcan2)
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	4a08      	ldr	r2, [pc, #32]	@ (80018e0 <HAL_FDCAN_RxFifo0Callback+0x3c>)
 80018be:	4293      	cmp	r3, r2
 80018c0:	d101      	bne.n	80018c6 <HAL_FDCAN_RxFifo0Callback+0x22>
	{
		fdcan2_rx_callback();
 80018c2:	f7ff ffcf 	bl	8001864 <fdcan2_rx_callback>
	}
	if(hfdcan == &hfdcan3)
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	4a06      	ldr	r2, [pc, #24]	@ (80018e4 <HAL_FDCAN_RxFifo0Callback+0x40>)
 80018ca:	4293      	cmp	r3, r2
 80018cc:	d101      	bne.n	80018d2 <HAL_FDCAN_RxFifo0Callback+0x2e>
	{
		fdcan3_rx_callback();
 80018ce:	f7ff ffd9 	bl	8001884 <fdcan3_rx_callback>
	}
}
 80018d2:	bf00      	nop
 80018d4:	3708      	adds	r7, #8
 80018d6:	46bd      	mov	sp, r7
 80018d8:	bd80      	pop	{r7, pc}
 80018da:	bf00      	nop
 80018dc:	24000120 	.word	0x24000120
 80018e0:	240001c0 	.word	0x240001c0
 80018e4:	24000260 	.word	0x24000260

080018e8 <Buzzer_Init>:
static void Buzzer_SetDutyCycle(uint8_t duty_percent);

/**
 * @brief Initialize the buzzer
 */
void Buzzer_Init(void) {
 80018e8:	b580      	push	{r7, lr}
 80018ea:	af00      	add	r7, sp, #0
    // Start PWM on TIM12 Channel 2
    HAL_TIM_PWM_Start(&htim12, TIM_CHANNEL_2);
 80018ec:	2104      	movs	r1, #4
 80018ee:	4805      	ldr	r0, [pc, #20]	@ (8001904 <Buzzer_Init+0x1c>)
 80018f0:	f009 fd4a 	bl	800b388 <HAL_TIM_PWM_Start>
    
    // Initially turn off the buzzer
    Buzzer_Stop();
 80018f4:	f000 f840 	bl	8001978 <Buzzer_Stop>
    
    buzzer_state = BUZZER_OFF;
 80018f8:	4b03      	ldr	r3, [pc, #12]	@ (8001908 <Buzzer_Init+0x20>)
 80018fa:	2200      	movs	r2, #0
 80018fc:	701a      	strb	r2, [r3, #0]
}
 80018fe:	bf00      	nop
 8001900:	bd80      	pop	{r7, pc}
 8001902:	bf00      	nop
 8001904:	24001888 	.word	0x24001888
 8001908:	2400010a 	.word	0x2400010a

0800190c <Buzzer_PlayTone>:
/**
 * @brief Play a tone with specified frequency and duration
 * @param frequency Frequency in Hz (20-20000 typical range)
 * @param duration_ms Duration in milliseconds
 */
void Buzzer_PlayTone(uint32_t frequency, uint32_t duration_ms) {
 800190c:	b580      	push	{r7, lr}
 800190e:	b082      	sub	sp, #8
 8001910:	af00      	add	r7, sp, #0
 8001912:	6078      	str	r0, [r7, #4]
 8001914:	6039      	str	r1, [r7, #0]
    if (frequency == 0) {
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	2b00      	cmp	r3, #0
 800191a:	d102      	bne.n	8001922 <Buzzer_PlayTone+0x16>
        Buzzer_Stop();
 800191c:	f000 f82c 	bl	8001978 <Buzzer_Stop>
        return;
 8001920:	e00a      	b.n	8001938 <Buzzer_PlayTone+0x2c>
    }
    
    Buzzer_PlayToneAsync(frequency);
 8001922:	6878      	ldr	r0, [r7, #4]
 8001924:	f000 f80c 	bl	8001940 <Buzzer_PlayToneAsync>
    
    if (duration_ms > 0) {
 8001928:	683b      	ldr	r3, [r7, #0]
 800192a:	2b00      	cmp	r3, #0
 800192c:	d004      	beq.n	8001938 <Buzzer_PlayTone+0x2c>
        osDelay(duration_ms);
 800192e:	6838      	ldr	r0, [r7, #0]
 8001930:	f00d fc21 	bl	800f176 <osDelay>
        Buzzer_Stop();
 8001934:	f000 f820 	bl	8001978 <Buzzer_Stop>
    }
}
 8001938:	3708      	adds	r7, #8
 800193a:	46bd      	mov	sp, r7
 800193c:	bd80      	pop	{r7, pc}
	...

08001940 <Buzzer_PlayToneAsync>:

/**
 * @brief Play a tone asynchronously (non-blocking)
 * @param frequency Frequency in Hz
 */
void Buzzer_PlayToneAsync(uint32_t frequency) {
 8001940:	b580      	push	{r7, lr}
 8001942:	b082      	sub	sp, #8
 8001944:	af00      	add	r7, sp, #0
 8001946:	6078      	str	r0, [r7, #4]
    if (frequency == 0) {
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	2b00      	cmp	r3, #0
 800194c:	d102      	bne.n	8001954 <Buzzer_PlayToneAsync+0x14>
        Buzzer_Stop();
 800194e:	f000 f813 	bl	8001978 <Buzzer_Stop>
        return;
 8001952:	e00a      	b.n	800196a <Buzzer_PlayToneAsync+0x2a>
    }
    
    Buzzer_SetFrequency(frequency);
 8001954:	6878      	ldr	r0, [r7, #4]
 8001956:	f000 f86f 	bl	8001a38 <Buzzer_SetFrequency>
    Buzzer_SetDutyCycle(buzzer_volume);
 800195a:	4b05      	ldr	r3, [pc, #20]	@ (8001970 <Buzzer_PlayToneAsync+0x30>)
 800195c:	781b      	ldrb	r3, [r3, #0]
 800195e:	4618      	mov	r0, r3
 8001960:	f000 f898 	bl	8001a94 <Buzzer_SetDutyCycle>
    buzzer_state = BUZZER_ON;
 8001964:	4b03      	ldr	r3, [pc, #12]	@ (8001974 <Buzzer_PlayToneAsync+0x34>)
 8001966:	2201      	movs	r2, #1
 8001968:	701a      	strb	r2, [r3, #0]
}
 800196a:	3708      	adds	r7, #8
 800196c:	46bd      	mov	sp, r7
 800196e:	bd80      	pop	{r7, pc}
 8001970:	24000032 	.word	0x24000032
 8001974:	2400010a 	.word	0x2400010a

08001978 <Buzzer_Stop>:

/**
 * @brief Stop the buzzer
 */
void Buzzer_Stop(void) {
 8001978:	b480      	push	{r7}
 800197a:	af00      	add	r7, sp, #0
    // Set duty cycle to 0 to stop sound
    TIM12->CCR2 = 0;
 800197c:	4b05      	ldr	r3, [pc, #20]	@ (8001994 <Buzzer_Stop+0x1c>)
 800197e:	2200      	movs	r2, #0
 8001980:	639a      	str	r2, [r3, #56]	@ 0x38
    buzzer_state = BUZZER_OFF;
 8001982:	4b05      	ldr	r3, [pc, #20]	@ (8001998 <Buzzer_Stop+0x20>)
 8001984:	2200      	movs	r2, #0
 8001986:	701a      	strb	r2, [r3, #0]
}
 8001988:	bf00      	nop
 800198a:	46bd      	mov	sp, r7
 800198c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001990:	4770      	bx	lr
 8001992:	bf00      	nop
 8001994:	40001800 	.word	0x40001800
 8001998:	2400010a 	.word	0x2400010a

0800199c <Buzzer_SetVolume>:

/**
 * @brief Set buzzer volume (duty cycle)
 * @param volume_percent Volume from 0-100%
 */
void Buzzer_SetVolume(uint8_t volume_percent) {
 800199c:	b580      	push	{r7, lr}
 800199e:	b082      	sub	sp, #8
 80019a0:	af00      	add	r7, sp, #0
 80019a2:	4603      	mov	r3, r0
 80019a4:	71fb      	strb	r3, [r7, #7]
    if (volume_percent > 100) {
 80019a6:	79fb      	ldrb	r3, [r7, #7]
 80019a8:	2b64      	cmp	r3, #100	@ 0x64
 80019aa:	d901      	bls.n	80019b0 <Buzzer_SetVolume+0x14>
        volume_percent = 100;
 80019ac:	2364      	movs	r3, #100	@ 0x64
 80019ae:	71fb      	strb	r3, [r7, #7]
    }
    
    buzzer_volume = volume_percent;
 80019b0:	4a07      	ldr	r2, [pc, #28]	@ (80019d0 <Buzzer_SetVolume+0x34>)
 80019b2:	79fb      	ldrb	r3, [r7, #7]
 80019b4:	7013      	strb	r3, [r2, #0]
    
    // If buzzer is currently on, update the duty cycle
    if (buzzer_state == BUZZER_ON) {
 80019b6:	4b07      	ldr	r3, [pc, #28]	@ (80019d4 <Buzzer_SetVolume+0x38>)
 80019b8:	781b      	ldrb	r3, [r3, #0]
 80019ba:	2b01      	cmp	r3, #1
 80019bc:	d104      	bne.n	80019c8 <Buzzer_SetVolume+0x2c>
        Buzzer_SetDutyCycle(buzzer_volume);
 80019be:	4b04      	ldr	r3, [pc, #16]	@ (80019d0 <Buzzer_SetVolume+0x34>)
 80019c0:	781b      	ldrb	r3, [r3, #0]
 80019c2:	4618      	mov	r0, r3
 80019c4:	f000 f866 	bl	8001a94 <Buzzer_SetDutyCycle>
    }
}
 80019c8:	bf00      	nop
 80019ca:	3708      	adds	r7, #8
 80019cc:	46bd      	mov	sp, r7
 80019ce:	bd80      	pop	{r7, pc}
 80019d0:	24000032 	.word	0x24000032
 80019d4:	2400010a 	.word	0x2400010a

080019d8 <Buzzer_Alert>:
}

/**
 * @brief Play an alert sound
 */
void Buzzer_Alert(void) {
 80019d8:	b580      	push	{r7, lr}
 80019da:	af00      	add	r7, sp, #0
    Buzzer_PlayTone(NOTE_ALERT, 200); // 200ms alert
 80019dc:	21c8      	movs	r1, #200	@ 0xc8
 80019de:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 80019e2:	f7ff ff93 	bl	800190c <Buzzer_PlayTone>
}
 80019e6:	bf00      	nop
 80019e8:	bd80      	pop	{r7, pc}

080019ea <Buzzer_PlayMelody>:
 * @brief Play a melody
 * @param frequencies Array of frequencies
 * @param durations Array of durations in ms
 * @param length Number of notes
 */
void Buzzer_PlayMelody(const uint32_t* frequencies, const uint32_t* durations, uint8_t length) {
 80019ea:	b580      	push	{r7, lr}
 80019ec:	b086      	sub	sp, #24
 80019ee:	af00      	add	r7, sp, #0
 80019f0:	60f8      	str	r0, [r7, #12]
 80019f2:	60b9      	str	r1, [r7, #8]
 80019f4:	4613      	mov	r3, r2
 80019f6:	71fb      	strb	r3, [r7, #7]
    for (uint8_t i = 0; i < length; i++) {
 80019f8:	2300      	movs	r3, #0
 80019fa:	75fb      	strb	r3, [r7, #23]
 80019fc:	e012      	b.n	8001a24 <Buzzer_PlayMelody+0x3a>
        Buzzer_PlayTone(frequencies[i], durations[i]);
 80019fe:	7dfb      	ldrb	r3, [r7, #23]
 8001a00:	009b      	lsls	r3, r3, #2
 8001a02:	68fa      	ldr	r2, [r7, #12]
 8001a04:	4413      	add	r3, r2
 8001a06:	6818      	ldr	r0, [r3, #0]
 8001a08:	7dfb      	ldrb	r3, [r7, #23]
 8001a0a:	009b      	lsls	r3, r3, #2
 8001a0c:	68ba      	ldr	r2, [r7, #8]
 8001a0e:	4413      	add	r3, r2
 8001a10:	681b      	ldr	r3, [r3, #0]
 8001a12:	4619      	mov	r1, r3
 8001a14:	f7ff ff7a 	bl	800190c <Buzzer_PlayTone>
        osDelay(50); // Small gap between notes
 8001a18:	2032      	movs	r0, #50	@ 0x32
 8001a1a:	f00d fbac 	bl	800f176 <osDelay>
    for (uint8_t i = 0; i < length; i++) {
 8001a1e:	7dfb      	ldrb	r3, [r7, #23]
 8001a20:	3301      	adds	r3, #1
 8001a22:	75fb      	strb	r3, [r7, #23]
 8001a24:	7dfa      	ldrb	r2, [r7, #23]
 8001a26:	79fb      	ldrb	r3, [r7, #7]
 8001a28:	429a      	cmp	r2, r3
 8001a2a:	d3e8      	bcc.n	80019fe <Buzzer_PlayMelody+0x14>
    }
}
 8001a2c:	bf00      	nop
 8001a2e:	bf00      	nop
 8001a30:	3718      	adds	r7, #24
 8001a32:	46bd      	mov	sp, r7
 8001a34:	bd80      	pop	{r7, pc}
	...

08001a38 <Buzzer_SetFrequency>:

/**
 * @brief Set the PWM frequency for the buzzer
 * @param frequency Desired frequency in Hz
 */
static void Buzzer_SetFrequency(uint32_t frequency) {
 8001a38:	b480      	push	{r7}
 8001a3a:	b085      	sub	sp, #20
 8001a3c:	af00      	add	r7, sp, #0
 8001a3e:	6078      	str	r0, [r7, #4]
    if (frequency == 0) return;
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	2b00      	cmp	r3, #0
 8001a44:	d01a      	beq.n	8001a7c <Buzzer_SetFrequency+0x44>
    
    // Calculate ARR value for the given frequency
    // ARR = (Timer Clock / Prescaler) / frequency - 1
    uint32_t arr = (timer_clock_freq / prescaler) / frequency - 1;
 8001a46:	4b10      	ldr	r3, [pc, #64]	@ (8001a88 <Buzzer_SetFrequency+0x50>)
 8001a48:	681a      	ldr	r2, [r3, #0]
 8001a4a:	4b10      	ldr	r3, [pc, #64]	@ (8001a8c <Buzzer_SetFrequency+0x54>)
 8001a4c:	681b      	ldr	r3, [r3, #0]
 8001a4e:	fbb2 f2f3 	udiv	r2, r2, r3
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	fbb2 f3f3 	udiv	r3, r2, r3
 8001a58:	3b01      	subs	r3, #1
 8001a5a:	60fb      	str	r3, [r7, #12]
    
    // Ensure ARR is within valid range
    if (arr < 1) arr = 1;
 8001a5c:	68fb      	ldr	r3, [r7, #12]
 8001a5e:	2b00      	cmp	r3, #0
 8001a60:	d101      	bne.n	8001a66 <Buzzer_SetFrequency+0x2e>
 8001a62:	2301      	movs	r3, #1
 8001a64:	60fb      	str	r3, [r7, #12]
    if (arr > 65535) arr = 65535; // 16-bit timer
 8001a66:	68fb      	ldr	r3, [r7, #12]
 8001a68:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001a6c:	d302      	bcc.n	8001a74 <Buzzer_SetFrequency+0x3c>
 8001a6e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001a72:	60fb      	str	r3, [r7, #12]
    
    TIM12->ARR = arr;
 8001a74:	4a06      	ldr	r2, [pc, #24]	@ (8001a90 <Buzzer_SetFrequency+0x58>)
 8001a76:	68fb      	ldr	r3, [r7, #12]
 8001a78:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8001a7a:	e000      	b.n	8001a7e <Buzzer_SetFrequency+0x46>
    if (frequency == 0) return;
 8001a7c:	bf00      	nop
}
 8001a7e:	3714      	adds	r7, #20
 8001a80:	46bd      	mov	sp, r7
 8001a82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a86:	4770      	bx	lr
 8001a88:	24000034 	.word	0x24000034
 8001a8c:	24000038 	.word	0x24000038
 8001a90:	40001800 	.word	0x40001800

08001a94 <Buzzer_SetDutyCycle>:

/**
 * @brief Set the PWM duty cycle (volume)
 * @param duty_percent Duty cycle percentage (0-100)
 */
static void Buzzer_SetDutyCycle(uint8_t duty_percent) {
 8001a94:	b480      	push	{r7}
 8001a96:	b085      	sub	sp, #20
 8001a98:	af00      	add	r7, sp, #0
 8001a9a:	4603      	mov	r3, r0
 8001a9c:	71fb      	strb	r3, [r7, #7]
    if (duty_percent > 100) duty_percent = 100;
 8001a9e:	79fb      	ldrb	r3, [r7, #7]
 8001aa0:	2b64      	cmp	r3, #100	@ 0x64
 8001aa2:	d901      	bls.n	8001aa8 <Buzzer_SetDutyCycle+0x14>
 8001aa4:	2364      	movs	r3, #100	@ 0x64
 8001aa6:	71fb      	strb	r3, [r7, #7]
    
    uint32_t arr = TIM12->ARR;
 8001aa8:	4b0a      	ldr	r3, [pc, #40]	@ (8001ad4 <Buzzer_SetDutyCycle+0x40>)
 8001aaa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001aac:	60fb      	str	r3, [r7, #12]
    uint32_t ccr = (arr * duty_percent) / 100;
 8001aae:	79fb      	ldrb	r3, [r7, #7]
 8001ab0:	68fa      	ldr	r2, [r7, #12]
 8001ab2:	fb02 f303 	mul.w	r3, r2, r3
 8001ab6:	4a08      	ldr	r2, [pc, #32]	@ (8001ad8 <Buzzer_SetDutyCycle+0x44>)
 8001ab8:	fba2 2303 	umull	r2, r3, r2, r3
 8001abc:	095b      	lsrs	r3, r3, #5
 8001abe:	60bb      	str	r3, [r7, #8]
    
    TIM12->CCR2 = ccr;
 8001ac0:	4a04      	ldr	r2, [pc, #16]	@ (8001ad4 <Buzzer_SetDutyCycle+0x40>)
 8001ac2:	68bb      	ldr	r3, [r7, #8]
 8001ac4:	6393      	str	r3, [r2, #56]	@ 0x38
}
 8001ac6:	bf00      	nop
 8001ac8:	3714      	adds	r7, #20
 8001aca:	46bd      	mov	sp, r7
 8001acc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ad0:	4770      	bx	lr
 8001ad2:	bf00      	nop
 8001ad4:	40001800 	.word	0x40001800
 8001ad8:	51eb851f 	.word	0x51eb851f

08001adc <Buzzer_PlayStartupMelody>:

/**
 * @brief Play startup melody for 2 seconds
 * This function initializes the buzzer and plays a startup melody
 */
void Buzzer_PlayStartupMelody(void) {
 8001adc:	b5b0      	push	{r4, r5, r7, lr}
 8001ade:	b08e      	sub	sp, #56	@ 0x38
 8001ae0:	af00      	add	r7, sp, #0
    // Initialize buzzer system
    Buzzer_Init();
 8001ae2:	f7ff ff01 	bl	80018e8 <Buzzer_Init>
    Buzzer_SetVolume(30); // Set moderate volume (30%)
 8001ae6:	201e      	movs	r0, #30
 8001ae8:	f7ff ff58 	bl	800199c <Buzzer_SetVolume>
    
    // Define startup melody - plays for approximately 2 seconds
    const uint32_t melody_frequencies[] = {NOTE_C4, NOTE_E4, NOTE_G4, NOTE_C5, NOTE_G4, NOTE_E4, NOTE_C4};
 8001aec:	4b10      	ldr	r3, [pc, #64]	@ (8001b30 <Buzzer_PlayStartupMelody+0x54>)
 8001aee:	f107 041c 	add.w	r4, r7, #28
 8001af2:	461d      	mov	r5, r3
 8001af4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001af6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001af8:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001afc:	e884 0007 	stmia.w	r4, {r0, r1, r2}
    const uint32_t melody_durations[] = {250, 250, 250, 300, 250, 250, 400};
 8001b00:	4b0c      	ldr	r3, [pc, #48]	@ (8001b34 <Buzzer_PlayStartupMelody+0x58>)
 8001b02:	463c      	mov	r4, r7
 8001b04:	461d      	mov	r5, r3
 8001b06:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001b08:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001b0a:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001b0e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
    
    // Play melody
    Buzzer_PlayMelody(melody_frequencies, melody_durations, 7);
 8001b12:	4639      	mov	r1, r7
 8001b14:	f107 031c 	add.w	r3, r7, #28
 8001b18:	2207      	movs	r2, #7
 8001b1a:	4618      	mov	r0, r3
 8001b1c:	f7ff ff65 	bl	80019ea <Buzzer_PlayMelody>
    osDelay(500); // Small additional delay for safety
 8001b20:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001b24:	f00d fb27 	bl	800f176 <osDelay>
}
 8001b28:	bf00      	nop
 8001b2a:	3738      	adds	r7, #56	@ 0x38
 8001b2c:	46bd      	mov	sp, r7
 8001b2e:	bdb0      	pop	{r4, r5, r7, pc}
 8001b30:	08014118 	.word	0x08014118
 8001b34:	08014134 	.word	0x08014134

08001b38 <Enable_J60_Motor>:
#include <math.h>



void Enable_J60_Motor(motor_t *motor)
{
 8001b38:	b580      	push	{r7, lr}
 8001b3a:	b084      	sub	sp, #16
 8001b3c:	af00      	add	r7, sp, #0
 8001b3e:	6078      	str	r0, [r7, #4]
    uint32_t can_id = (motor->id & 0x1F) | (2 << 5); // Enable command index = 2
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001b46:	b29b      	uxth	r3, r3
 8001b48:	f003 031f 	and.w	r3, r3, #31
 8001b4c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001b50:	60fb      	str	r3, [r7, #12]
    uint8_t dummy_data[1] = {0}; // In case DLC=0 is not allowed
 8001b52:	2300      	movs	r3, #0
 8001b54:	723b      	strb	r3, [r7, #8]

    // Send with DLC = 0 or 1 depending on FDCAN config
    switch(motor->can_number) {
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	789b      	ldrb	r3, [r3, #2]
 8001b5a:	2b03      	cmp	r3, #3
 8001b5c:	d018      	beq.n	8001b90 <Enable_J60_Motor+0x58>
 8001b5e:	2b03      	cmp	r3, #3
 8001b60:	dc1f      	bgt.n	8001ba2 <Enable_J60_Motor+0x6a>
 8001b62:	2b01      	cmp	r3, #1
 8001b64:	d002      	beq.n	8001b6c <Enable_J60_Motor+0x34>
 8001b66:	2b02      	cmp	r3, #2
 8001b68:	d009      	beq.n	8001b7e <Enable_J60_Motor+0x46>
        case 3:
            fdcanx_send_data(&hfdcan3, can_id, dummy_data, 0);
            break;
        default:
            // Invalid CAN number, do nothing or handle error
            break;
 8001b6a:	e01a      	b.n	8001ba2 <Enable_J60_Motor+0x6a>
            fdcanx_send_data(&hfdcan1, can_id, dummy_data, 0);
 8001b6c:	68fb      	ldr	r3, [r7, #12]
 8001b6e:	b299      	uxth	r1, r3
 8001b70:	f107 0208 	add.w	r2, r7, #8
 8001b74:	2300      	movs	r3, #0
 8001b76:	480d      	ldr	r0, [pc, #52]	@ (8001bac <Enable_J60_Motor+0x74>)
 8001b78:	f7ff fd70 	bl	800165c <fdcanx_send_data>
            break;
 8001b7c:	e012      	b.n	8001ba4 <Enable_J60_Motor+0x6c>
            fdcanx_send_data(&hfdcan2, can_id, dummy_data, 0);
 8001b7e:	68fb      	ldr	r3, [r7, #12]
 8001b80:	b299      	uxth	r1, r3
 8001b82:	f107 0208 	add.w	r2, r7, #8
 8001b86:	2300      	movs	r3, #0
 8001b88:	4809      	ldr	r0, [pc, #36]	@ (8001bb0 <Enable_J60_Motor+0x78>)
 8001b8a:	f7ff fd67 	bl	800165c <fdcanx_send_data>
            break;
 8001b8e:	e009      	b.n	8001ba4 <Enable_J60_Motor+0x6c>
            fdcanx_send_data(&hfdcan3, can_id, dummy_data, 0);
 8001b90:	68fb      	ldr	r3, [r7, #12]
 8001b92:	b299      	uxth	r1, r3
 8001b94:	f107 0208 	add.w	r2, r7, #8
 8001b98:	2300      	movs	r3, #0
 8001b9a:	4806      	ldr	r0, [pc, #24]	@ (8001bb4 <Enable_J60_Motor+0x7c>)
 8001b9c:	f7ff fd5e 	bl	800165c <fdcanx_send_data>
            break;
 8001ba0:	e000      	b.n	8001ba4 <Enable_J60_Motor+0x6c>
            break;
 8001ba2:	bf00      	nop
    }
}
 8001ba4:	bf00      	nop
 8001ba6:	3710      	adds	r7, #16
 8001ba8:	46bd      	mov	sp, r7
 8001baa:	bd80      	pop	{r7, pc}
 8001bac:	24000120 	.word	0x24000120
 8001bb0:	240001c0 	.word	0x240001c0
 8001bb4:	24000260 	.word	0x24000260

08001bb8 <Init_J60_Motor>:

// Initialize a single J60 motor with specified ID and CAN channel
void Init_J60_Motor(motor_t *motor, int16_t motor_id, uint8_t can_channel, float rad_offset, int8_t direction, float pos_limit_min, float pos_limit_max)
{
 8001bb8:	b480      	push	{r7}
 8001bba:	b087      	sub	sp, #28
 8001bbc:	af00      	add	r7, sp, #0
 8001bbe:	6178      	str	r0, [r7, #20]
 8001bc0:	4608      	mov	r0, r1
 8001bc2:	4611      	mov	r1, r2
 8001bc4:	ed87 0a03 	vstr	s0, [r7, #12]
 8001bc8:	461a      	mov	r2, r3
 8001bca:	edc7 0a02 	vstr	s1, [r7, #8]
 8001bce:	ed87 1a01 	vstr	s2, [r7, #4]
 8001bd2:	4603      	mov	r3, r0
 8001bd4:	827b      	strh	r3, [r7, #18]
 8001bd6:	460b      	mov	r3, r1
 8001bd8:	747b      	strb	r3, [r7, #17]
 8001bda:	4613      	mov	r3, r2
 8001bdc:	743b      	strb	r3, [r7, #16]
    // Set motor identification
    motor->id = motor_id;
 8001bde:	697b      	ldr	r3, [r7, #20]
 8001be0:	8a7a      	ldrh	r2, [r7, #18]
 8001be2:	801a      	strh	r2, [r3, #0]
    motor->can_number = can_channel;
 8001be4:	697b      	ldr	r3, [r7, #20]
 8001be6:	7c7a      	ldrb	r2, [r7, #17]
 8001be8:	709a      	strb	r2, [r3, #2]
    
    // Initialize all control commands to zero
    motor->cmd.pos_set = 0.0f;
 8001bea:	697b      	ldr	r3, [r7, #20]
 8001bec:	f04f 0200 	mov.w	r2, #0
 8001bf0:	665a      	str	r2, [r3, #100]	@ 0x64
    motor->cmd.vel_set = 0.0f;
 8001bf2:	697b      	ldr	r3, [r7, #20]
 8001bf4:	f04f 0200 	mov.w	r2, #0
 8001bf8:	669a      	str	r2, [r3, #104]	@ 0x68
    motor->cmd.kp_set = 0.0f;
 8001bfa:	697b      	ldr	r3, [r7, #20]
 8001bfc:	f04f 0200 	mov.w	r2, #0
 8001c00:	66da      	str	r2, [r3, #108]	@ 0x6c
    motor->cmd.kd_set = 0.0f;
 8001c02:	697b      	ldr	r3, [r7, #20]
 8001c04:	f04f 0200 	mov.w	r2, #0
 8001c08:	671a      	str	r2, [r3, #112]	@ 0x70
    motor->cmd.tor_set = 0.0f;
 8001c0a:	697b      	ldr	r3, [r7, #20]
 8001c0c:	f04f 0200 	mov.w	r2, #0
 8001c10:	675a      	str	r2, [r3, #116]	@ 0x74
    
    // Initialize feedback parameters to zero/safe values
    motor->para.id = 0;
 8001c12:	697b      	ldr	r3, [r7, #20]
 8001c14:	2200      	movs	r2, #0
 8001c16:	605a      	str	r2, [r3, #4]
    motor->para.state = 0;
 8001c18:	697b      	ldr	r3, [r7, #20]
 8001c1a:	2200      	movs	r2, #0
 8001c1c:	609a      	str	r2, [r3, #8]
    motor->para.p_int = 0;
 8001c1e:	697b      	ldr	r3, [r7, #20]
 8001c20:	2200      	movs	r2, #0
 8001c22:	60da      	str	r2, [r3, #12]
    motor->para.v_int = 0;
 8001c24:	697b      	ldr	r3, [r7, #20]
 8001c26:	2200      	movs	r2, #0
 8001c28:	611a      	str	r2, [r3, #16]
    motor->para.t_int = 0;
 8001c2a:	697b      	ldr	r3, [r7, #20]
 8001c2c:	2200      	movs	r2, #0
 8001c2e:	615a      	str	r2, [r3, #20]
    motor->para.kp_int = 0;
 8001c30:	697b      	ldr	r3, [r7, #20]
 8001c32:	2200      	movs	r2, #0
 8001c34:	619a      	str	r2, [r3, #24]
    motor->para.kd_int = 0;
 8001c36:	697b      	ldr	r3, [r7, #20]
 8001c38:	2200      	movs	r2, #0
 8001c3a:	61da      	str	r2, [r3, #28]
    motor->para.pos = 0.0f;
 8001c3c:	697b      	ldr	r3, [r7, #20]
 8001c3e:	f04f 0200 	mov.w	r2, #0
 8001c42:	621a      	str	r2, [r3, #32]
    motor->para.vel = 0.0f;
 8001c44:	697b      	ldr	r3, [r7, #20]
 8001c46:	f04f 0200 	mov.w	r2, #0
 8001c4a:	625a      	str	r2, [r3, #36]	@ 0x24
    motor->para.tor = 0.0f;
 8001c4c:	697b      	ldr	r3, [r7, #20]
 8001c4e:	f04f 0200 	mov.w	r2, #0
 8001c52:	629a      	str	r2, [r3, #40]	@ 0x28
    motor->para.Kp = 0.0f;
 8001c54:	697b      	ldr	r3, [r7, #20]
 8001c56:	f04f 0200 	mov.w	r2, #0
 8001c5a:	62da      	str	r2, [r3, #44]	@ 0x2c
    motor->para.Kd = 0.0f;
 8001c5c:	697b      	ldr	r3, [r7, #20]
 8001c5e:	f04f 0200 	mov.w	r2, #0
 8001c62:	631a      	str	r2, [r3, #48]	@ 0x30
    motor->para.Tmos = 0.0f;
 8001c64:	697b      	ldr	r3, [r7, #20]
 8001c66:	f04f 0200 	mov.w	r2, #0
 8001c6a:	635a      	str	r2, [r3, #52]	@ 0x34
    motor->para.Tcoil = 0.0f;
 8001c6c:	697b      	ldr	r3, [r7, #20]
 8001c6e:	f04f 0200 	mov.w	r2, #0
 8001c72:	639a      	str	r2, [r3, #56]	@ 0x38
    motor->para.temperature = 0.0f;
 8001c74:	697b      	ldr	r3, [r7, #20]
 8001c76:	f04f 0200 	mov.w	r2, #0
 8001c7a:	63da      	str	r2, [r3, #60]	@ 0x3c
    motor->para.torque = 0.0f;
 8001c7c:	697b      	ldr	r3, [r7, #20]
 8001c7e:	f04f 0200 	mov.w	r2, #0
 8001c82:	641a      	str	r2, [r3, #64]	@ 0x40
    motor->para.speed = 0.0f;
 8001c84:	697b      	ldr	r3, [r7, #20]
 8001c86:	f04f 0200 	mov.w	r2, #0
 8001c8a:	645a      	str	r2, [r3, #68]	@ 0x44
    motor->para.encoder_angle = 0.0f;
 8001c8c:	697b      	ldr	r3, [r7, #20]
 8001c8e:	f04f 0200 	mov.w	r2, #0
 8001c92:	649a      	str	r2, [r3, #72]	@ 0x48
    motor->para.previous_angle = 0.0f;
 8001c94:	697b      	ldr	r3, [r7, #20]
 8001c96:	f04f 0200 	mov.w	r2, #0
 8001c9a:	64da      	str	r2, [r3, #76]	@ 0x4c
    motor->para.rotations = 0;
 8001c9c:	697b      	ldr	r3, [r7, #20]
 8001c9e:	2200      	movs	r2, #0
 8001ca0:	651a      	str	r2, [r3, #80]	@ 0x50
    motor->para.heartbeat = 0;
 8001ca2:	697b      	ldr	r3, [r7, #20]
 8001ca4:	2200      	movs	r2, #0
 8001ca6:	655a      	str	r2, [r3, #84]	@ 0x54
    motor->para.ping = 0;
 8001ca8:	697b      	ldr	r3, [r7, #20]
 8001caa:	2200      	movs	r2, #0
 8001cac:	659a      	str	r2, [r3, #88]	@ 0x58
    motor->para.online = 1;
 8001cae:	697b      	ldr	r3, [r7, #20]
 8001cb0:	2201      	movs	r2, #1
 8001cb2:	65da      	str	r2, [r3, #92]	@ 0x5c
    motor->para.safety_stop = 0; // Initialize safety stop flag
 8001cb4:	697b      	ldr	r3, [r7, #20]
 8001cb6:	2200      	movs	r2, #0
 8001cb8:	f883 2061 	strb.w	r2, [r3, #97]	@ 0x61

    // Set direction and offset
    motor->rad_offset = rad_offset;
 8001cbc:	697b      	ldr	r3, [r7, #20]
 8001cbe:	68fa      	ldr	r2, [r7, #12]
 8001cc0:	679a      	str	r2, [r3, #120]	@ 0x78
    motor->direction = direction; // Set motor direction (1 = forward, -1 = reverse)
 8001cc2:	697b      	ldr	r3, [r7, #20]
 8001cc4:	7c3a      	ldrb	r2, [r7, #16]
 8001cc6:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
    motor->rad_offset = rad_offset * direction;
 8001cca:	f997 3010 	ldrsb.w	r3, [r7, #16]
 8001cce:	ee07 3a90 	vmov	s15, r3
 8001cd2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001cd6:	edd7 7a03 	vldr	s15, [r7, #12]
 8001cda:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001cde:	697b      	ldr	r3, [r7, #20]
 8001ce0:	edc3 7a1e 	vstr	s15, [r3, #120]	@ 0x78
    
    // Set position limits
    motor->pos_limit_min = pos_limit_min;
 8001ce4:	697b      	ldr	r3, [r7, #20]
 8001ce6:	68ba      	ldr	r2, [r7, #8]
 8001ce8:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    motor->pos_limit_max = pos_limit_max;
 8001cec:	697b      	ldr	r3, [r7, #20]
 8001cee:	687a      	ldr	r2, [r7, #4]
 8001cf0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    motor->limit_enabled = 1; // Enable position limits by default
 8001cf4:	697b      	ldr	r3, [r7, #20]
 8001cf6:	2201      	movs	r2, #1
 8001cf8:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88
}
 8001cfc:	bf00      	nop
 8001cfe:	371c      	adds	r7, #28
 8001d00:	46bd      	mov	sp, r7
 8001d02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d06:	4770      	bx	lr

08001d08 <Send_J60_Motor_Command>:

// Send control command to a single J60 motor
void Send_J60_Motor_Command(motor_t *motor)
{
 8001d08:	b580      	push	{r7, lr}
 8001d0a:	b08e      	sub	sp, #56	@ 0x38
 8001d0c:	af00      	add	r7, sp, #0
 8001d0e:	6078      	str	r0, [r7, #4]
    // Apply position limits first
    float limited_position = Apply_Position_Limits(motor, motor->cmd.pos_set);
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	edd3 7a19 	vldr	s15, [r3, #100]	@ 0x64
 8001d16:	eeb0 0a67 	vmov.f32	s0, s15
 8001d1a:	6878      	ldr	r0, [r7, #4]
 8001d1c:	f000 fa26 	bl	800216c <Apply_Position_Limits>
 8001d20:	ed87 0a0d 	vstr	s0, [r7, #52]	@ 0x34
    
    // Apply direction to motor commands
    float pos_set_with_direction = limited_position * motor->direction;
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	f993 307c 	ldrsb.w	r3, [r3, #124]	@ 0x7c
 8001d2a:	ee07 3a90 	vmov	s15, r3
 8001d2e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001d32:	ed97 7a0d 	vldr	s14, [r7, #52]	@ 0x34
 8001d36:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001d3a:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30
    float vel_set_with_direction = motor->cmd.vel_set * motor->direction;
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	ed93 7a1a 	vldr	s14, [r3, #104]	@ 0x68
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	f993 307c 	ldrsb.w	r3, [r3, #124]	@ 0x7c
 8001d4a:	ee07 3a90 	vmov	s15, r3
 8001d4e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001d52:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001d56:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
    float tor_set_with_direction = motor->cmd.tor_set * motor->direction;
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	ed93 7a1d 	vldr	s14, [r3, #116]	@ 0x74
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	f993 307c 	ldrsb.w	r3, [r3, #124]	@ 0x7c
 8001d66:	ee07 3a90 	vmov	s15, r3
 8001d6a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001d6e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001d72:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28

	float pos_set_after_offset = pos_set_with_direction - motor->rad_offset;
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	edd3 7a1e 	vldr	s15, [r3, #120]	@ 0x78
 8001d7c:	ed97 7a0c 	vldr	s14, [r7, #48]	@ 0x30
 8001d80:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001d84:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
    uint16_t pos_u16 = MAP_F32_TO_U16(pos_set_after_offset, -40.0f, 40.0f);
 8001d88:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8001d8c:	ed9f 7a60 	vldr	s14, [pc, #384]	@ 8001f10 <Send_J60_Motor_Command+0x208>
 8001d90:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001d94:	ed9f 7a5f 	vldr	s14, [pc, #380]	@ 8001f14 <Send_J60_Motor_Command+0x20c>
 8001d98:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001d9c:	eddf 6a5e 	vldr	s13, [pc, #376]	@ 8001f18 <Send_J60_Motor_Command+0x210>
 8001da0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001da4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001da8:	ee17 3a90 	vmov	r3, s15
 8001dac:	847b      	strh	r3, [r7, #34]	@ 0x22
    uint16_t vel_u14 = MAP_F32_TO_U14(vel_set_with_direction, -40.0f, 40.0f);
 8001dae:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8001db2:	ed9f 7a57 	vldr	s14, [pc, #348]	@ 8001f10 <Send_J60_Motor_Command+0x208>
 8001db6:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001dba:	ed9f 7a58 	vldr	s14, [pc, #352]	@ 8001f1c <Send_J60_Motor_Command+0x214>
 8001dbe:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001dc2:	eddf 6a55 	vldr	s13, [pc, #340]	@ 8001f18 <Send_J60_Motor_Command+0x210>
 8001dc6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001dca:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001dce:	ee17 3a90 	vmov	r3, s15
 8001dd2:	843b      	strh	r3, [r7, #32]
    uint16_t kp_u10  = MAP_F32_TO_U10(motor->cmd.kp_set, 0.0f, 1023.0f);
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	edd3 7a1b 	vldr	s15, [r3, #108]	@ 0x6c
 8001dda:	ed9f 7a51 	vldr	s14, [pc, #324]	@ 8001f20 <Send_J60_Motor_Command+0x218>
 8001dde:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001de2:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8001f20 <Send_J60_Motor_Command+0x218>
 8001de6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001dea:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001dee:	ee17 3a90 	vmov	r3, s15
 8001df2:	83fb      	strh	r3, [r7, #30]
    uint8_t  kd_u8   = MAP_F32_TO_U8(motor->cmd.kd_set, 0.0f, 51.0f);
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	edd3 7a1c 	vldr	s15, [r3, #112]	@ 0x70
 8001dfa:	ed9f 7a4a 	vldr	s14, [pc, #296]	@ 8001f24 <Send_J60_Motor_Command+0x21c>
 8001dfe:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001e02:	eddf 6a49 	vldr	s13, [pc, #292]	@ 8001f28 <Send_J60_Motor_Command+0x220>
 8001e06:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001e0a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001e0e:	edc7 7a00 	vstr	s15, [r7]
 8001e12:	783b      	ldrb	r3, [r7, #0]
 8001e14:	777b      	strb	r3, [r7, #29]
    uint16_t torque_u16 = MAP_F32_TO_U16(tor_set_with_direction, -40.0f, 40.0f);
 8001e16:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8001e1a:	ed9f 7a3d 	vldr	s14, [pc, #244]	@ 8001f10 <Send_J60_Motor_Command+0x208>
 8001e1e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001e22:	ed9f 7a3c 	vldr	s14, [pc, #240]	@ 8001f14 <Send_J60_Motor_Command+0x20c>
 8001e26:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001e2a:	eddf 6a3b 	vldr	s13, [pc, #236]	@ 8001f18 <Send_J60_Motor_Command+0x210>
 8001e2e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001e32:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001e36:	ee17 3a90 	vmov	r3, s15
 8001e3a:	837b      	strh	r3, [r7, #26]

    uint8_t cmd_data[8] = {0};
 8001e3c:	f107 030c 	add.w	r3, r7, #12
 8001e40:	2200      	movs	r2, #0
 8001e42:	601a      	str	r2, [r3, #0]
 8001e44:	605a      	str	r2, [r3, #4]
    // Bit30~Bit39: Kp stiffness (10 bits)
    // Bit40~Bit47: Kd damping (8 bits) 
    // Bit48~Bit63: Target torque (16 bits)
    
    // Bit0~Bit15: Target angle (bytes 0-1)
    cmd_data[0] = pos_u16 & 0xFF;           // Lower 8 bits
 8001e46:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8001e48:	b2db      	uxtb	r3, r3
 8001e4a:	733b      	strb	r3, [r7, #12]
    cmd_data[1] = (pos_u16 >> 8) & 0xFF;    // Upper 8 bits
 8001e4c:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8001e4e:	0a1b      	lsrs	r3, r3, #8
 8001e50:	b29b      	uxth	r3, r3
 8001e52:	b2db      	uxtb	r3, r3
 8001e54:	737b      	strb	r3, [r7, #13]
    
    // Bit16~Bit29: Target velocity (14 bits spanning bytes 2-3)
    cmd_data[2] = vel_u14 & 0xFF;           // Lower 8 bits of velocity (bits 16-23)
 8001e56:	8c3b      	ldrh	r3, [r7, #32]
 8001e58:	b2db      	uxtb	r3, r3
 8001e5a:	73bb      	strb	r3, [r7, #14]
    cmd_data[3] = (vel_u14 >> 8) & 0x3F;    // Upper 6 bits of velocity (bits 24-29)
 8001e5c:	8c3b      	ldrh	r3, [r7, #32]
 8001e5e:	0a1b      	lsrs	r3, r3, #8
 8001e60:	b29b      	uxth	r3, r3
 8001e62:	b2db      	uxtb	r3, r3
 8001e64:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001e68:	b2db      	uxtb	r3, r3
 8001e6a:	73fb      	strb	r3, [r7, #15]
    
    // Bit30~Bit39: Kp (10 bits, 2 bits in byte 3, 8 bits in byte 4)
    cmd_data[3] |= ((kp_u10 & 0x03) << 6);  // Lower 2 bits of Kp (bits 30-31)
 8001e6c:	7bfb      	ldrb	r3, [r7, #15]
 8001e6e:	b25a      	sxtb	r2, r3
 8001e70:	8bfb      	ldrh	r3, [r7, #30]
 8001e72:	b25b      	sxtb	r3, r3
 8001e74:	019b      	lsls	r3, r3, #6
 8001e76:	b25b      	sxtb	r3, r3
 8001e78:	4313      	orrs	r3, r2
 8001e7a:	b25b      	sxtb	r3, r3
 8001e7c:	b2db      	uxtb	r3, r3
 8001e7e:	73fb      	strb	r3, [r7, #15]
    cmd_data[4] = (kp_u10 >> 2) & 0xFF;     // Upper 8 bits of Kp (bits 32-39)
 8001e80:	8bfb      	ldrh	r3, [r7, #30]
 8001e82:	089b      	lsrs	r3, r3, #2
 8001e84:	b29b      	uxth	r3, r3
 8001e86:	b2db      	uxtb	r3, r3
 8001e88:	743b      	strb	r3, [r7, #16]
    
    // Bit40~Bit47: Kd (8 bits in byte 5)
    cmd_data[5] = kd_u8 & 0xFF;
 8001e8a:	7f7b      	ldrb	r3, [r7, #29]
 8001e8c:	747b      	strb	r3, [r7, #17]
    
    // Bit48~Bit63: Target torque (16 bits in bytes 6-7)
    cmd_data[6] = torque_u16 & 0xFF;        // Lower 8 bits
 8001e8e:	8b7b      	ldrh	r3, [r7, #26]
 8001e90:	b2db      	uxtb	r3, r3
 8001e92:	74bb      	strb	r3, [r7, #18]
    cmd_data[7] = (torque_u16 >> 8) & 0xFF; // Upper 8 bits
 8001e94:	8b7b      	ldrh	r3, [r7, #26]
 8001e96:	0a1b      	lsrs	r3, r3, #8
 8001e98:	b29b      	uxth	r3, r3
 8001e9a:	b2db      	uxtb	r3, r3
 8001e9c:	74fb      	strb	r3, [r7, #19]

    //ping+1 mean send msg and receive function should set it back to 0
    motor->para.ping += 1;
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001ea2:	1c5a      	adds	r2, r3, #1
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	659a      	str	r2, [r3, #88]	@ 0x58

    // Create CAN ID: motor_id + command index 4 (control command)
    uint32_t motor_ctrl_id = (motor->id & 0x1F) | (4 << 5);
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001eae:	b29b      	uxth	r3, r3
 8001eb0:	f003 031f 	and.w	r3, r3, #31
 8001eb4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001eb8:	617b      	str	r3, [r7, #20]

    // Send via appropriate CAN channel
    switch(motor->can_number) {
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	789b      	ldrb	r3, [r3, #2]
 8001ebe:	2b03      	cmp	r3, #3
 8001ec0:	d018      	beq.n	8001ef4 <Send_J60_Motor_Command+0x1ec>
 8001ec2:	2b03      	cmp	r3, #3
 8001ec4:	dc1f      	bgt.n	8001f06 <Send_J60_Motor_Command+0x1fe>
 8001ec6:	2b01      	cmp	r3, #1
 8001ec8:	d002      	beq.n	8001ed0 <Send_J60_Motor_Command+0x1c8>
 8001eca:	2b02      	cmp	r3, #2
 8001ecc:	d009      	beq.n	8001ee2 <Send_J60_Motor_Command+0x1da>
        case 3:
            fdcanx_send_data(&hfdcan3, motor_ctrl_id, cmd_data, 8);
            break;
        default:
            // Invalid CAN number, do nothing or handle error
            break;
 8001ece:	e01a      	b.n	8001f06 <Send_J60_Motor_Command+0x1fe>
            fdcanx_send_data(&hfdcan1, motor_ctrl_id, cmd_data, 8);
 8001ed0:	697b      	ldr	r3, [r7, #20]
 8001ed2:	b299      	uxth	r1, r3
 8001ed4:	f107 020c 	add.w	r2, r7, #12
 8001ed8:	2308      	movs	r3, #8
 8001eda:	4814      	ldr	r0, [pc, #80]	@ (8001f2c <Send_J60_Motor_Command+0x224>)
 8001edc:	f7ff fbbe 	bl	800165c <fdcanx_send_data>
            break;
 8001ee0:	e012      	b.n	8001f08 <Send_J60_Motor_Command+0x200>
            fdcanx_send_data(&hfdcan2, motor_ctrl_id, cmd_data, 8);
 8001ee2:	697b      	ldr	r3, [r7, #20]
 8001ee4:	b299      	uxth	r1, r3
 8001ee6:	f107 020c 	add.w	r2, r7, #12
 8001eea:	2308      	movs	r3, #8
 8001eec:	4810      	ldr	r0, [pc, #64]	@ (8001f30 <Send_J60_Motor_Command+0x228>)
 8001eee:	f7ff fbb5 	bl	800165c <fdcanx_send_data>
            break;
 8001ef2:	e009      	b.n	8001f08 <Send_J60_Motor_Command+0x200>
            fdcanx_send_data(&hfdcan3, motor_ctrl_id, cmd_data, 8);
 8001ef4:	697b      	ldr	r3, [r7, #20]
 8001ef6:	b299      	uxth	r1, r3
 8001ef8:	f107 020c 	add.w	r2, r7, #12
 8001efc:	2308      	movs	r3, #8
 8001efe:	480d      	ldr	r0, [pc, #52]	@ (8001f34 <Send_J60_Motor_Command+0x22c>)
 8001f00:	f7ff fbac 	bl	800165c <fdcanx_send_data>
            break;
 8001f04:	e000      	b.n	8001f08 <Send_J60_Motor_Command+0x200>
            break;
 8001f06:	bf00      	nop
    }
}
 8001f08:	bf00      	nop
 8001f0a:	3738      	adds	r7, #56	@ 0x38
 8001f0c:	46bd      	mov	sp, r7
 8001f0e:	bd80      	pop	{r7, pc}
 8001f10:	42200000 	.word	0x42200000
 8001f14:	477fff00 	.word	0x477fff00
 8001f18:	42a00000 	.word	0x42a00000
 8001f1c:	467ffc00 	.word	0x467ffc00
 8001f20:	447fc000 	.word	0x447fc000
 8001f24:	437f0000 	.word	0x437f0000
 8001f28:	424c0000 	.word	0x424c0000
 8001f2c:	24000120 	.word	0x24000120
 8001f30:	240001c0 	.word	0x240001c0
 8001f34:	24000260 	.word	0x24000260

08001f38 <J60_Process_Feedback>:

// Process J60 motor feedback data according to protocol documentation
void J60_Process_Feedback(motor_t *motor, uint8_t *rx_data)
{
 8001f38:	b480      	push	{r7}
 8001f3a:	b089      	sub	sp, #36	@ 0x24
 8001f3c:	af00      	add	r7, sp, #0
 8001f3e:	6078      	str	r0, [r7, #4]
 8001f40:	6039      	str	r1, [r7, #0]
    // Bit40~Bit55: 褰 (16 bits)
    // Bit56: 娓╁害蹇浣 (1 bit)
    // Bit57~Bit63: 褰娓╁害 (7 bits)
    
    // Position: 20-bit value (bits 0-19) - little-endian extraction
    uint32_t pos_raw = (uint32_t)rx_data[0] |           // bits 0-7
 8001f42:	683b      	ldr	r3, [r7, #0]
 8001f44:	781b      	ldrb	r3, [r3, #0]
 8001f46:	461a      	mov	r2, r3
                       ((uint32_t)rx_data[1] << 8) |    // bits 8-15  
 8001f48:	683b      	ldr	r3, [r7, #0]
 8001f4a:	3301      	adds	r3, #1
 8001f4c:	781b      	ldrb	r3, [r3, #0]
 8001f4e:	021b      	lsls	r3, r3, #8
    uint32_t pos_raw = (uint32_t)rx_data[0] |           // bits 0-7
 8001f50:	431a      	orrs	r2, r3
                       (((uint32_t)rx_data[2] & 0x0F) << 16); // bits 16-19 (lower 4 bits of byte 2)
 8001f52:	683b      	ldr	r3, [r7, #0]
 8001f54:	3302      	adds	r3, #2
 8001f56:	781b      	ldrb	r3, [r3, #0]
 8001f58:	041b      	lsls	r3, r3, #16
 8001f5a:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
    uint32_t pos_raw = (uint32_t)rx_data[0] |           // bits 0-7
 8001f5e:	4313      	orrs	r3, r2
 8001f60:	61fb      	str	r3, [r7, #28]
    
    // Velocity: 20-bit value (bits 20-39) - spans bytes 2,3,4
    uint32_t vel_raw = (((uint32_t)rx_data[2] & 0xF0) >> 4) |  // bits 20-23 (upper 4 bits of byte 2)
 8001f62:	683b      	ldr	r3, [r7, #0]
 8001f64:	3302      	adds	r3, #2
 8001f66:	781b      	ldrb	r3, [r3, #0]
 8001f68:	091b      	lsrs	r3, r3, #4
 8001f6a:	b2db      	uxtb	r3, r3
 8001f6c:	461a      	mov	r2, r3
                       ((uint32_t)rx_data[3] << 4) |           // bits 24-31
 8001f6e:	683b      	ldr	r3, [r7, #0]
 8001f70:	3303      	adds	r3, #3
 8001f72:	781b      	ldrb	r3, [r3, #0]
 8001f74:	011b      	lsls	r3, r3, #4
    uint32_t vel_raw = (((uint32_t)rx_data[2] & 0xF0) >> 4) |  // bits 20-23 (upper 4 bits of byte 2)
 8001f76:	431a      	orrs	r2, r3
                       ((uint32_t)rx_data[4] << 12);           // bits 32-39
 8001f78:	683b      	ldr	r3, [r7, #0]
 8001f7a:	3304      	adds	r3, #4
 8001f7c:	781b      	ldrb	r3, [r3, #0]
 8001f7e:	031b      	lsls	r3, r3, #12
    uint32_t vel_raw = (((uint32_t)rx_data[2] & 0xF0) >> 4) |  // bits 20-23 (upper 4 bits of byte 2)
 8001f80:	4313      	orrs	r3, r2
 8001f82:	61bb      	str	r3, [r7, #24]
    
    // Torque: 16-bit value (bits 40-55) - little-endian extraction
    uint16_t tor_raw = (uint16_t)rx_data[5] |           // bits 40-47
 8001f84:	683b      	ldr	r3, [r7, #0]
 8001f86:	3305      	adds	r3, #5
 8001f88:	781b      	ldrb	r3, [r3, #0]
 8001f8a:	b21a      	sxth	r2, r3
                       ((uint16_t)rx_data[6] << 8);     // bits 48-55
 8001f8c:	683b      	ldr	r3, [r7, #0]
 8001f8e:	3306      	adds	r3, #6
 8001f90:	781b      	ldrb	r3, [r3, #0]
    uint16_t tor_raw = (uint16_t)rx_data[5] |           // bits 40-47
 8001f92:	b21b      	sxth	r3, r3
 8001f94:	021b      	lsls	r3, r3, #8
 8001f96:	b21b      	sxth	r3, r3
 8001f98:	4313      	orrs	r3, r2
 8001f9a:	b21b      	sxth	r3, r3
 8001f9c:	82fb      	strh	r3, [r7, #22]
    
    // Temperature flag: bit 56 (bit 0 of byte 7)
    uint8_t temp_flag = rx_data[7] & 0x01;
 8001f9e:	683b      	ldr	r3, [r7, #0]
 8001fa0:	3307      	adds	r3, #7
 8001fa2:	781b      	ldrb	r3, [r3, #0]
 8001fa4:	f003 0301 	and.w	r3, r3, #1
 8001fa8:	757b      	strb	r3, [r7, #21]
    
    // Temperature: bits 57-63 (bits 1-7 of byte 7)
    uint8_t temp_raw = (rx_data[7] >> 1) & 0x7F;
 8001faa:	683b      	ldr	r3, [r7, #0]
 8001fac:	3307      	adds	r3, #7
 8001fae:	781b      	ldrb	r3, [r3, #0]
 8001fb0:	085b      	lsrs	r3, r3, #1
 8001fb2:	753b      	strb	r3, [r7, #20]
    
    // Store raw integer values
    motor->para.p_int = pos_raw;
 8001fb4:	69fa      	ldr	r2, [r7, #28]
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	60da      	str	r2, [r3, #12]
    motor->para.v_int = vel_raw;
 8001fba:	69ba      	ldr	r2, [r7, #24]
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	611a      	str	r2, [r3, #16]
    motor->para.t_int = tor_raw;
 8001fc0:	8afa      	ldrh	r2, [r7, #22]
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	615a      	str	r2, [r3, #20]
    
    // Convert to float values using J60 ranges
    float pos_before_offset = MAP_U20_TO_F32(pos_raw, J60_POS_MIN, J60_POS_MAX);
 8001fc6:	69fb      	ldr	r3, [r7, #28]
 8001fc8:	ee07 3a90 	vmov	s15, r3
 8001fcc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001fd0:	ed9f 7a49 	vldr	s14, [pc, #292]	@ 80020f8 <J60_Process_Feedback+0x1c0>
 8001fd4:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001fd8:	eddf 6a48 	vldr	s13, [pc, #288]	@ 80020fc <J60_Process_Feedback+0x1c4>
 8001fdc:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001fe0:	ed9f 7a47 	vldr	s14, [pc, #284]	@ 8002100 <J60_Process_Feedback+0x1c8>
 8001fe4:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001fe8:	edc7 7a04 	vstr	s15, [r7, #16]
    float vel_raw_float = MAP_U20_TO_F32(vel_raw, J60_VEL_MIN, J60_VEL_MAX);
 8001fec:	69bb      	ldr	r3, [r7, #24]
 8001fee:	ee07 3a90 	vmov	s15, r3
 8001ff2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001ff6:	ed9f 7a40 	vldr	s14, [pc, #256]	@ 80020f8 <J60_Process_Feedback+0x1c0>
 8001ffa:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001ffe:	eddf 6a3f 	vldr	s13, [pc, #252]	@ 80020fc <J60_Process_Feedback+0x1c4>
 8002002:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002006:	ed9f 7a3e 	vldr	s14, [pc, #248]	@ 8002100 <J60_Process_Feedback+0x1c8>
 800200a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800200e:	edc7 7a03 	vstr	s15, [r7, #12]
    float tor_raw_float = MAP_U16_TO_F32(tor_raw, J60_TOR_MIN, J60_TOR_MAX);
 8002012:	8afb      	ldrh	r3, [r7, #22]
 8002014:	ee07 3a90 	vmov	s15, r3
 8002018:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800201c:	ed9f 7a36 	vldr	s14, [pc, #216]	@ 80020f8 <J60_Process_Feedback+0x1c0>
 8002020:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002024:	eddf 6a37 	vldr	s13, [pc, #220]	@ 8002104 <J60_Process_Feedback+0x1cc>
 8002028:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800202c:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 8002100 <J60_Process_Feedback+0x1c8>
 8002030:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8002034:	edc7 7a02 	vstr	s15, [r7, #8]
    
    // Apply direction to feedback data
    motor->para.pos = (pos_before_offset + motor->rad_offset) * motor->direction;  // Apply direction to position
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	ed93 7a1e 	vldr	s14, [r3, #120]	@ 0x78
 800203e:	edd7 7a04 	vldr	s15, [r7, #16]
 8002042:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	f993 307c 	ldrsb.w	r3, [r3, #124]	@ 0x7c
 800204c:	ee07 3a90 	vmov	s15, r3
 8002050:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002054:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	edc3 7a08 	vstr	s15, [r3, #32]
    motor->para.vel = vel_raw_float * motor->direction;  // Apply direction to velocity  
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	f993 307c 	ldrsb.w	r3, [r3, #124]	@ 0x7c
 8002064:	ee07 3a90 	vmov	s15, r3
 8002068:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800206c:	edd7 7a03 	vldr	s15, [r7, #12]
 8002070:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	edc3 7a09 	vstr	s15, [r3, #36]	@ 0x24
    motor->para.tor = tor_raw_float * motor->direction;  // Apply direction to torque
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	f993 307c 	ldrsb.w	r3, [r3, #124]	@ 0x7c
 8002080:	ee07 3a90 	vmov	s15, r3
 8002084:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002088:	edd7 7a02 	vldr	s15, [r7, #8]
 800208c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	edc3 7a0a 	vstr	s15, [r3, #40]	@ 0x28
    
    // Process temperature
    motor->para.temperature = MAP_U7_TO_F32(temp_raw, J60_TEMP_MIN, J60_TEMP_MAX);  // [-20, +200] 掳C
 8002096:	7d3b      	ldrb	r3, [r7, #20]
 8002098:	ee07 3a90 	vmov	s15, r3
 800209c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80020a0:	ed9f 7a19 	vldr	s14, [pc, #100]	@ 8002108 <J60_Process_Feedback+0x1d0>
 80020a4:	ee27 7a87 	vmul.f32	s14, s15, s14
 80020a8:	eddf 6a18 	vldr	s13, [pc, #96]	@ 800210c <J60_Process_Feedback+0x1d4>
 80020ac:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80020b0:	eeb3 7a04 	vmov.f32	s14, #52	@ 0x41a00000  20.0
 80020b4:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	edc3 7a0f 	vstr	s15, [r3, #60]	@ 0x3c
    
    // Set temperature type based on flag
    if (temp_flag == 0) {
 80020be:	7d7b      	ldrb	r3, [r7, #21]
 80020c0:	2b00      	cmp	r3, #0
 80020c2:	d108      	bne.n	80020d6 <J60_Process_Feedback+0x19e>
        motor->para.Tmos = motor->para.temperature;   // MOSFET temperature
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	635a      	str	r2, [r3, #52]	@ 0x34
        motor->para.Tcoil = 0.0f;                     // Motor temperature not available
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	f04f 0200 	mov.w	r2, #0
 80020d2:	639a      	str	r2, [r3, #56]	@ 0x38
 80020d4:	e007      	b.n	80020e6 <J60_Process_Feedback+0x1ae>
    } else {
        motor->para.Tmos = 0.0f;                      // MOSFET temperature not available
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	f04f 0200 	mov.w	r2, #0
 80020dc:	635a      	str	r2, [r3, #52]	@ 0x34
        motor->para.Tcoil = motor->para.temperature;  // Motor temperature
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	639a      	str	r2, [r3, #56]	@ 0x38
    }
    
    motor->para.ping = 0;
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	2200      	movs	r2, #0
 80020ea:	659a      	str	r2, [r3, #88]	@ 0x58
}
 80020ec:	bf00      	nop
 80020ee:	3724      	adds	r7, #36	@ 0x24
 80020f0:	46bd      	mov	sp, r7
 80020f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020f6:	4770      	bx	lr
 80020f8:	42a00000 	.word	0x42a00000
 80020fc:	497ffff0 	.word	0x497ffff0
 8002100:	42200000 	.word	0x42200000
 8002104:	477fff00 	.word	0x477fff00
 8002108:	435c0000 	.word	0x435c0000
 800210c:	42fe0000 	.word	0x42fe0000

08002110 <J60_Enable_Feedback>:

void J60_Enable_Feedback(motor_t *motor, uint8_t *rx_data)
{
 8002110:	b480      	push	{r7}
 8002112:	b083      	sub	sp, #12
 8002114:	af00      	add	r7, sp, #0
 8002116:	6078      	str	r0, [r7, #4]
 8002118:	6039      	str	r1, [r7, #0]
    motor->para.enable_failed = rx_data[0];
 800211a:	683b      	ldr	r3, [r7, #0]
 800211c:	781a      	ldrb	r2, [r3, #0]
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	f883 2060 	strb.w	r2, [r3, #96]	@ 0x60
}
 8002124:	bf00      	nop
 8002126:	370c      	adds	r7, #12
 8002128:	46bd      	mov	sp, r7
 800212a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800212e:	4770      	bx	lr

08002130 <J60_Cmd_Clear>:

void J60_Cmd_Clear(motor_t *motor){
 8002130:	b480      	push	{r7}
 8002132:	b083      	sub	sp, #12
 8002134:	af00      	add	r7, sp, #0
 8002136:	6078      	str	r0, [r7, #4]
	motor->cmd.pos_set = 0.0f;
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	f04f 0200 	mov.w	r2, #0
 800213e:	665a      	str	r2, [r3, #100]	@ 0x64
	motor->cmd.vel_set = 0.0f;
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	f04f 0200 	mov.w	r2, #0
 8002146:	669a      	str	r2, [r3, #104]	@ 0x68
	motor->cmd.kp_set = 0.0f;
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	f04f 0200 	mov.w	r2, #0
 800214e:	66da      	str	r2, [r3, #108]	@ 0x6c
	motor->cmd.kd_set = 0.0f;
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	f04f 0200 	mov.w	r2, #0
 8002156:	671a      	str	r2, [r3, #112]	@ 0x70
	motor->cmd.tor_set = 0.0f;
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	f04f 0200 	mov.w	r2, #0
 800215e:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8002160:	bf00      	nop
 8002162:	370c      	adds	r7, #12
 8002164:	46bd      	mov	sp, r7
 8002166:	f85d 7b04 	ldr.w	r7, [sp], #4
 800216a:	4770      	bx	lr

0800216c <Apply_Position_Limits>:
 * @param motor Pointer to motor structure
 * @param position Desired position in radians
 * @return Limited position value in radians
 */
float Apply_Position_Limits(motor_t *motor, float position)
{
 800216c:	b480      	push	{r7}
 800216e:	b083      	sub	sp, #12
 8002170:	af00      	add	r7, sp, #0
 8002172:	6078      	str	r0, [r7, #4]
 8002174:	ed87 0a00 	vstr	s0, [r7]
    // If limits are not enabled, return the original position
    if (!motor->limit_enabled) {
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	f893 3088 	ldrb.w	r3, [r3, #136]	@ 0x88
 800217e:	2b00      	cmp	r3, #0
 8002180:	d101      	bne.n	8002186 <Apply_Position_Limits+0x1a>
        return position;
 8002182:	683b      	ldr	r3, [r7, #0]
 8002184:	e01c      	b.n	80021c0 <Apply_Position_Limits+0x54>
    }
    
    // Apply limits
    if (position > motor->pos_limit_max) {
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	edd3 7a21 	vldr	s15, [r3, #132]	@ 0x84
 800218c:	ed97 7a00 	vldr	s14, [r7]
 8002190:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002194:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002198:	dd03      	ble.n	80021a2 <Apply_Position_Limits+0x36>
        return motor->pos_limit_max;
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80021a0:	e00e      	b.n	80021c0 <Apply_Position_Limits+0x54>
    } else if (position < motor->pos_limit_min) {
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	edd3 7a20 	vldr	s15, [r3, #128]	@ 0x80
 80021a8:	ed97 7a00 	vldr	s14, [r7]
 80021ac:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80021b0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80021b4:	d503      	bpl.n	80021be <Apply_Position_Limits+0x52>
        return motor->pos_limit_min;
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80021bc:	e000      	b.n	80021c0 <Apply_Position_Limits+0x54>
    }
    
    // Position is within limits, return unchanged
    return position;
 80021be:	683b      	ldr	r3, [r7, #0]
}
 80021c0:	ee07 3a90 	vmov	s15, r3
 80021c4:	eeb0 0a67 	vmov.f32	s0, s15
 80021c8:	370c      	adds	r7, #12
 80021ca:	46bd      	mov	sp, r7
 80021cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021d0:	4770      	bx	lr

080021d2 <J60_Safety_Check>:
 * @param motor Pointer to motor structure
 * @param torque_limit Maximum allowed torque (absolute value)
 * @return 1 if motor is in safety stop, 0 if motor is safe to operate
 */
uint8_t J60_Safety_Check(motor_t *motor, float torque_limit)
{
 80021d2:	b580      	push	{r7, lr}
 80021d4:	b082      	sub	sp, #8
 80021d6:	af00      	add	r7, sp, #0
 80021d8:	6078      	str	r0, [r7, #4]
 80021da:	ed87 0a00 	vstr	s0, [r7]
    // Check if absolute torque exceeds limit
    if (fabsf(motor->para.tor) > torque_limit) {
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
 80021e4:	eef0 7ae7 	vabs.f32	s15, s15
 80021e8:	ed97 7a00 	vldr	s14, [r7]
 80021ec:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80021f0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80021f4:	d508      	bpl.n	8002208 <J60_Safety_Check+0x36>
        // Set safety stop flag
        motor->para.safety_stop = 1;
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	2201      	movs	r2, #1
 80021fa:	f883 2061 	strb.w	r2, [r3, #97]	@ 0x61
        
        // Clear all motor commands for safety
        J60_Cmd_Clear(motor);
 80021fe:	6878      	ldr	r0, [r7, #4]
 8002200:	f7ff ff96 	bl	8002130 <J60_Cmd_Clear>
        
        return 1; // Motor is in safety stop
 8002204:	2301      	movs	r3, #1
 8002206:	e000      	b.n	800220a <J60_Safety_Check+0x38>
    }
    
    // Motor is safe to operate
    return 0;
 8002208:	2300      	movs	r3, #0
}
 800220a:	4618      	mov	r0, r3
 800220c:	3708      	adds	r7, #8
 800220e:	46bd      	mov	sp, r7
 8002210:	bd80      	pop	{r7, pc}
	...

08002214 <HAL_UARTEx_RxEventCallback>:
////    remoter->rc.ch[8] = ((buf[12] | buf[13] << 8) & 0x07FF);
////    remoter->rc.ch[9] = ((buf[13] >> 3 | buf[14] << 5) & 0x07FF);
//}

void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef * huart, uint16_t Size)
{
 8002214:	b580      	push	{r7, lr}
 8002216:	b082      	sub	sp, #8
 8002218:	af00      	add	r7, sp, #0
 800221a:	6078      	str	r0, [r7, #4]
 800221c:	460b      	mov	r3, r1
 800221e:	807b      	strh	r3, [r7, #2]
	if(huart->Instance == UART5)
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	4a09      	ldr	r2, [pc, #36]	@ (800224c <HAL_UARTEx_RxEventCallback+0x38>)
 8002226:	4293      	cmp	r3, r2
 8002228:	d10c      	bne.n	8002244 <HAL_UARTEx_RxEventCallback+0x30>
	{
		if (Size <= BUFF_SIZE)
 800222a:	887b      	ldrh	r3, [r7, #2]
 800222c:	2b12      	cmp	r3, #18
 800222e:	d804      	bhi.n	800223a <HAL_UARTEx_RxEventCallback+0x26>
		{
//			sbus_frame_parse(&remoter, uart5_rx_buff);
			DJI_NDJ_REMOTE_PROCESS(&dji_remote, uart5_rx_buff);
 8002230:	4907      	ldr	r1, [pc, #28]	@ (8002250 <HAL_UARTEx_RxEventCallback+0x3c>)
 8002232:	4808      	ldr	r0, [pc, #32]	@ (8002254 <HAL_UARTEx_RxEventCallback+0x40>)
 8002234:	f00f fcd0 	bl	8011bd8 <DJI_NDJ_REMOTE_PROCESS>
			memset(uart5_rx_buff, 0, BUFF_SIZE);
		}
		// Always restart UART reception after processing data
//		HAL_UARTEx_ReceiveToIdle_DMA(&huart5, uart5_rx_buff, BUFF_SIZE*2);
	}
}
 8002238:	e004      	b.n	8002244 <HAL_UARTEx_RxEventCallback+0x30>
			memset(uart5_rx_buff, 0, BUFF_SIZE);
 800223a:	2212      	movs	r2, #18
 800223c:	2100      	movs	r1, #0
 800223e:	4804      	ldr	r0, [pc, #16]	@ (8002250 <HAL_UARTEx_RxEventCallback+0x3c>)
 8002240:	f011 fa24 	bl	801368c <memset>
}
 8002244:	bf00      	nop
 8002246:	3708      	adds	r7, #8
 8002248:	46bd      	mov	sp, r7
 800224a:	bd80      	pop	{r7, pc}
 800224c:	40005000 	.word	0x40005000
 8002250:	2400010c 	.word	0x2400010c
 8002254:	24005914 	.word	0x24005914

08002258 <HAL_UART_ErrorCallback>:

void HAL_UART_ErrorCallback(UART_HandleTypeDef * huart)
{
 8002258:	b580      	push	{r7, lr}
 800225a:	b082      	sub	sp, #8
 800225c:	af00      	add	r7, sp, #0
 800225e:	6078      	str	r0, [r7, #4]
	if(huart->Instance == UART5)
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	4a0d      	ldr	r2, [pc, #52]	@ (800229c <HAL_UART_ErrorCallback+0x44>)
 8002266:	4293      	cmp	r3, r2
 8002268:	d105      	bne.n	8002276 <HAL_UART_ErrorCallback+0x1e>
	{
		memset(uart5_rx_buff, 0, BUFF_SIZE);							   // Clear buffer
 800226a:	2212      	movs	r2, #18
 800226c:	2100      	movs	r1, #0
 800226e:	480c      	ldr	r0, [pc, #48]	@ (80022a0 <HAL_UART_ErrorCallback+0x48>)
 8002270:	f011 fa0c 	bl	801368c <memset>
		__HAL_UART_CLEAR_FLAG(huart, UART_FLAG_ORE | UART_FLAG_FE | UART_FLAG_NE | UART_FLAG_PE);
		
		// Re-arm the UART receive
		HAL_UART_Receive_IT(&huart10, rx_buffer, PC_TO_MCU_MSG_SIZE);
	}
}
 8002274:	e00d      	b.n	8002292 <HAL_UART_ErrorCallback+0x3a>
	else if(huart->Instance == USART10)
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	681b      	ldr	r3, [r3, #0]
 800227a:	4a0a      	ldr	r2, [pc, #40]	@ (80022a4 <HAL_UART_ErrorCallback+0x4c>)
 800227c:	4293      	cmp	r3, r2
 800227e:	d108      	bne.n	8002292 <HAL_UART_ErrorCallback+0x3a>
		__HAL_UART_CLEAR_FLAG(huart, UART_FLAG_ORE | UART_FLAG_FE | UART_FLAG_NE | UART_FLAG_PE);
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	681b      	ldr	r3, [r3, #0]
 8002284:	220f      	movs	r2, #15
 8002286:	621a      	str	r2, [r3, #32]
		HAL_UART_Receive_IT(&huart10, rx_buffer, PC_TO_MCU_MSG_SIZE);
 8002288:	221e      	movs	r2, #30
 800228a:	4907      	ldr	r1, [pc, #28]	@ (80022a8 <HAL_UART_ErrorCallback+0x50>)
 800228c:	4807      	ldr	r0, [pc, #28]	@ (80022ac <HAL_UART_ErrorCallback+0x54>)
 800228e:	f00a f927 	bl	800c4e0 <HAL_UART_Receive_IT>
}
 8002292:	bf00      	nop
 8002294:	3708      	adds	r7, #8
 8002296:	46bd      	mov	sp, r7
 8002298:	bd80      	pop	{r7, pc}
 800229a:	bf00      	nop
 800229c:	40005000 	.word	0x40005000
 80022a0:	2400010c 	.word	0x2400010c
 80022a4:	40011c00 	.word	0x40011c00
 80022a8:	24005df4 	.word	0x24005df4
 80022ac:	24001968 	.word	0x24001968

080022b0 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80022b0:	b580      	push	{r7, lr}
 80022b2:	b082      	sub	sp, #8
 80022b4:	af00      	add	r7, sp, #0
 80022b6:	6078      	str	r0, [r7, #4]
    if(huart->Instance == UART5)
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	681b      	ldr	r3, [r3, #0]
 80022bc:	4a0b      	ldr	r2, [pc, #44]	@ (80022ec <HAL_UART_RxCpltCallback+0x3c>)
 80022be:	4293      	cmp	r3, r2
 80022c0:	d109      	bne.n	80022d6 <HAL_UART_RxCpltCallback+0x26>
    {
        // Process the received data for UART5
        DJI_NDJ_REMOTE_PROCESS(&dji_remote, uart5_rx_buff);
 80022c2:	490b      	ldr	r1, [pc, #44]	@ (80022f0 <HAL_UART_RxCpltCallback+0x40>)
 80022c4:	480b      	ldr	r0, [pc, #44]	@ (80022f4 <HAL_UART_RxCpltCallback+0x44>)
 80022c6:	f00f fc87 	bl	8011bd8 <DJI_NDJ_REMOTE_PROCESS>

        // Clear the buffer
//        memset(uart5_rx_buff, 0, BUFF_SIZE);

        // Restart reception for UART5
        HAL_UART_Receive_IT(&huart5, uart5_rx_buff, BUFF_SIZE);
 80022ca:	2212      	movs	r2, #18
 80022cc:	4908      	ldr	r1, [pc, #32]	@ (80022f0 <HAL_UART_RxCpltCallback+0x40>)
 80022ce:	480a      	ldr	r0, [pc, #40]	@ (80022f8 <HAL_UART_RxCpltCallback+0x48>)
 80022d0:	f00a f906 	bl	800c4e0 <HAL_UART_Receive_IT>
    else if(huart->Instance == USART10)
    {
        // PC sent 25 floats to MCU - process the received data
        PC_MCU_UART_Process_Received_Data();
    }
}
 80022d4:	e006      	b.n	80022e4 <HAL_UART_RxCpltCallback+0x34>
    else if(huart->Instance == USART10)
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	4a08      	ldr	r2, [pc, #32]	@ (80022fc <HAL_UART_RxCpltCallback+0x4c>)
 80022dc:	4293      	cmp	r3, r2
 80022de:	d101      	bne.n	80022e4 <HAL_UART_RxCpltCallback+0x34>
        PC_MCU_UART_Process_Received_Data();
 80022e0:	f011 f8f8 	bl	80134d4 <PC_MCU_UART_Process_Received_Data>
}
 80022e4:	bf00      	nop
 80022e6:	3708      	adds	r7, #8
 80022e8:	46bd      	mov	sp, r7
 80022ea:	bd80      	pop	{r7, pc}
 80022ec:	40005000 	.word	0x40005000
 80022f0:	2400010c 	.word	0x2400010c
 80022f4:	24005914 	.word	0x24005914
 80022f8:	240018d4 	.word	0x240018d4
 80022fc:	40011c00 	.word	0x40011c00

08002300 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8002300:	b580      	push	{r7, lr}
 8002302:	b082      	sub	sp, #8
 8002304:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002306:	4b0d      	ldr	r3, [pc, #52]	@ (800233c <MX_DMA_Init+0x3c>)
 8002308:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800230c:	4a0b      	ldr	r2, [pc, #44]	@ (800233c <MX_DMA_Init+0x3c>)
 800230e:	f043 0301 	orr.w	r3, r3, #1
 8002312:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8002316:	4b09      	ldr	r3, [pc, #36]	@ (800233c <MX_DMA_Init+0x3c>)
 8002318:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800231c:	f003 0301 	and.w	r3, r3, #1
 8002320:	607b      	str	r3, [r7, #4]
 8002322:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 5, 0);
 8002324:	2200      	movs	r2, #0
 8002326:	2105      	movs	r1, #5
 8002328:	200b      	movs	r0, #11
 800232a:	f001 fb95 	bl	8003a58 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 800232e:	200b      	movs	r0, #11
 8002330:	f001 fbac 	bl	8003a8c <HAL_NVIC_EnableIRQ>

}
 8002334:	bf00      	nop
 8002336:	3708      	adds	r7, #8
 8002338:	46bd      	mov	sp, r7
 800233a:	bd80      	pop	{r7, pc}
 800233c:	58024400 	.word	0x58024400

08002340 <MX_FDCAN1_Init>:
FDCAN_HandleTypeDef hfdcan2;
FDCAN_HandleTypeDef hfdcan3;

/* FDCAN1 init function */
void MX_FDCAN1_Init(void)
{
 8002340:	b580      	push	{r7, lr}
 8002342:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN1_Init 0 */

  /* USER CODE BEGIN FDCAN1_Init 1 */

  /* USER CODE END FDCAN1_Init 1 */
  hfdcan1.Instance = FDCAN1;
 8002344:	4b2e      	ldr	r3, [pc, #184]	@ (8002400 <MX_FDCAN1_Init+0xc0>)
 8002346:	4a2f      	ldr	r2, [pc, #188]	@ (8002404 <MX_FDCAN1_Init+0xc4>)
 8002348:	601a      	str	r2, [r3, #0]
  hfdcan1.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 800234a:	4b2d      	ldr	r3, [pc, #180]	@ (8002400 <MX_FDCAN1_Init+0xc0>)
 800234c:	2200      	movs	r2, #0
 800234e:	609a      	str	r2, [r3, #8]
  hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 8002350:	4b2b      	ldr	r3, [pc, #172]	@ (8002400 <MX_FDCAN1_Init+0xc0>)
 8002352:	2200      	movs	r2, #0
 8002354:	60da      	str	r2, [r3, #12]
  hfdcan1.Init.AutoRetransmission = ENABLE;
 8002356:	4b2a      	ldr	r3, [pc, #168]	@ (8002400 <MX_FDCAN1_Init+0xc0>)
 8002358:	2201      	movs	r2, #1
 800235a:	741a      	strb	r2, [r3, #16]
  hfdcan1.Init.TransmitPause = DISABLE;
 800235c:	4b28      	ldr	r3, [pc, #160]	@ (8002400 <MX_FDCAN1_Init+0xc0>)
 800235e:	2200      	movs	r2, #0
 8002360:	745a      	strb	r2, [r3, #17]
  hfdcan1.Init.ProtocolException = ENABLE;
 8002362:	4b27      	ldr	r3, [pc, #156]	@ (8002400 <MX_FDCAN1_Init+0xc0>)
 8002364:	2201      	movs	r2, #1
 8002366:	749a      	strb	r2, [r3, #18]
  hfdcan1.Init.NominalPrescaler = 1;
 8002368:	4b25      	ldr	r3, [pc, #148]	@ (8002400 <MX_FDCAN1_Init+0xc0>)
 800236a:	2201      	movs	r2, #1
 800236c:	615a      	str	r2, [r3, #20]
  hfdcan1.Init.NominalSyncJumpWidth = 20;
 800236e:	4b24      	ldr	r3, [pc, #144]	@ (8002400 <MX_FDCAN1_Init+0xc0>)
 8002370:	2214      	movs	r2, #20
 8002372:	619a      	str	r2, [r3, #24]
  hfdcan1.Init.NominalTimeSeg1 = 59;
 8002374:	4b22      	ldr	r3, [pc, #136]	@ (8002400 <MX_FDCAN1_Init+0xc0>)
 8002376:	223b      	movs	r2, #59	@ 0x3b
 8002378:	61da      	str	r2, [r3, #28]
  hfdcan1.Init.NominalTimeSeg2 = 20;
 800237a:	4b21      	ldr	r3, [pc, #132]	@ (8002400 <MX_FDCAN1_Init+0xc0>)
 800237c:	2214      	movs	r2, #20
 800237e:	621a      	str	r2, [r3, #32]
  hfdcan1.Init.DataPrescaler = 1;
 8002380:	4b1f      	ldr	r3, [pc, #124]	@ (8002400 <MX_FDCAN1_Init+0xc0>)
 8002382:	2201      	movs	r2, #1
 8002384:	625a      	str	r2, [r3, #36]	@ 0x24
  hfdcan1.Init.DataSyncJumpWidth = 2;
 8002386:	4b1e      	ldr	r3, [pc, #120]	@ (8002400 <MX_FDCAN1_Init+0xc0>)
 8002388:	2202      	movs	r2, #2
 800238a:	629a      	str	r2, [r3, #40]	@ 0x28
  hfdcan1.Init.DataTimeSeg1 = 13;
 800238c:	4b1c      	ldr	r3, [pc, #112]	@ (8002400 <MX_FDCAN1_Init+0xc0>)
 800238e:	220d      	movs	r2, #13
 8002390:	62da      	str	r2, [r3, #44]	@ 0x2c
  hfdcan1.Init.DataTimeSeg2 = 2;
 8002392:	4b1b      	ldr	r3, [pc, #108]	@ (8002400 <MX_FDCAN1_Init+0xc0>)
 8002394:	2202      	movs	r2, #2
 8002396:	631a      	str	r2, [r3, #48]	@ 0x30
  hfdcan1.Init.MessageRAMOffset = 0;
 8002398:	4b19      	ldr	r3, [pc, #100]	@ (8002400 <MX_FDCAN1_Init+0xc0>)
 800239a:	2200      	movs	r2, #0
 800239c:	635a      	str	r2, [r3, #52]	@ 0x34
  hfdcan1.Init.StdFiltersNbr = 4;
 800239e:	4b18      	ldr	r3, [pc, #96]	@ (8002400 <MX_FDCAN1_Init+0xc0>)
 80023a0:	2204      	movs	r2, #4
 80023a2:	639a      	str	r2, [r3, #56]	@ 0x38
  hfdcan1.Init.ExtFiltersNbr = 4;
 80023a4:	4b16      	ldr	r3, [pc, #88]	@ (8002400 <MX_FDCAN1_Init+0xc0>)
 80023a6:	2204      	movs	r2, #4
 80023a8:	63da      	str	r2, [r3, #60]	@ 0x3c
  hfdcan1.Init.RxFifo0ElmtsNbr = 8;
 80023aa:	4b15      	ldr	r3, [pc, #84]	@ (8002400 <MX_FDCAN1_Init+0xc0>)
 80023ac:	2208      	movs	r2, #8
 80023ae:	641a      	str	r2, [r3, #64]	@ 0x40
  hfdcan1.Init.RxFifo0ElmtSize = FDCAN_DATA_BYTES_8;
 80023b0:	4b13      	ldr	r3, [pc, #76]	@ (8002400 <MX_FDCAN1_Init+0xc0>)
 80023b2:	2204      	movs	r2, #4
 80023b4:	645a      	str	r2, [r3, #68]	@ 0x44
  hfdcan1.Init.RxFifo1ElmtsNbr = 8;
 80023b6:	4b12      	ldr	r3, [pc, #72]	@ (8002400 <MX_FDCAN1_Init+0xc0>)
 80023b8:	2208      	movs	r2, #8
 80023ba:	649a      	str	r2, [r3, #72]	@ 0x48
  hfdcan1.Init.RxFifo1ElmtSize = FDCAN_DATA_BYTES_8;
 80023bc:	4b10      	ldr	r3, [pc, #64]	@ (8002400 <MX_FDCAN1_Init+0xc0>)
 80023be:	2204      	movs	r2, #4
 80023c0:	64da      	str	r2, [r3, #76]	@ 0x4c
  hfdcan1.Init.RxBuffersNbr = 2;
 80023c2:	4b0f      	ldr	r3, [pc, #60]	@ (8002400 <MX_FDCAN1_Init+0xc0>)
 80023c4:	2202      	movs	r2, #2
 80023c6:	651a      	str	r2, [r3, #80]	@ 0x50
  hfdcan1.Init.RxBufferSize = FDCAN_DATA_BYTES_8;
 80023c8:	4b0d      	ldr	r3, [pc, #52]	@ (8002400 <MX_FDCAN1_Init+0xc0>)
 80023ca:	2204      	movs	r2, #4
 80023cc:	655a      	str	r2, [r3, #84]	@ 0x54
  hfdcan1.Init.TxEventsNbr = 8;
 80023ce:	4b0c      	ldr	r3, [pc, #48]	@ (8002400 <MX_FDCAN1_Init+0xc0>)
 80023d0:	2208      	movs	r2, #8
 80023d2:	659a      	str	r2, [r3, #88]	@ 0x58
  hfdcan1.Init.TxBuffersNbr = 8;
 80023d4:	4b0a      	ldr	r3, [pc, #40]	@ (8002400 <MX_FDCAN1_Init+0xc0>)
 80023d6:	2208      	movs	r2, #8
 80023d8:	65da      	str	r2, [r3, #92]	@ 0x5c
  hfdcan1.Init.TxFifoQueueElmtsNbr = 8;
 80023da:	4b09      	ldr	r3, [pc, #36]	@ (8002400 <MX_FDCAN1_Init+0xc0>)
 80023dc:	2208      	movs	r2, #8
 80023de:	661a      	str	r2, [r3, #96]	@ 0x60
  hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 80023e0:	4b07      	ldr	r3, [pc, #28]	@ (8002400 <MX_FDCAN1_Init+0xc0>)
 80023e2:	2200      	movs	r2, #0
 80023e4:	665a      	str	r2, [r3, #100]	@ 0x64
  hfdcan1.Init.TxElmtSize = FDCAN_DATA_BYTES_8;
 80023e6:	4b06      	ldr	r3, [pc, #24]	@ (8002400 <MX_FDCAN1_Init+0xc0>)
 80023e8:	2204      	movs	r2, #4
 80023ea:	669a      	str	r2, [r3, #104]	@ 0x68
  if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 80023ec:	4804      	ldr	r0, [pc, #16]	@ (8002400 <MX_FDCAN1_Init+0xc0>)
 80023ee:	f003 fd7d 	bl	8005eec <HAL_FDCAN_Init>
 80023f2:	4603      	mov	r3, r0
 80023f4:	2b00      	cmp	r3, #0
 80023f6:	d001      	beq.n	80023fc <MX_FDCAN1_Init+0xbc>
  {
    Error_Handler();
 80023f8:	f000 fcec 	bl	8002dd4 <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN1_Init 2 */

  /* USER CODE END FDCAN1_Init 2 */

}
 80023fc:	bf00      	nop
 80023fe:	bd80      	pop	{r7, pc}
 8002400:	24000120 	.word	0x24000120
 8002404:	4000a000 	.word	0x4000a000

08002408 <MX_FDCAN2_Init>:
/* FDCAN2 init function */
void MX_FDCAN2_Init(void)
{
 8002408:	b580      	push	{r7, lr}
 800240a:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN2_Init 0 */

  /* USER CODE BEGIN FDCAN2_Init 1 */

  /* USER CODE END FDCAN2_Init 1 */
  hfdcan2.Instance = FDCAN2;
 800240c:	4b2f      	ldr	r3, [pc, #188]	@ (80024cc <MX_FDCAN2_Init+0xc4>)
 800240e:	4a30      	ldr	r2, [pc, #192]	@ (80024d0 <MX_FDCAN2_Init+0xc8>)
 8002410:	601a      	str	r2, [r3, #0]
  hfdcan2.Init.FrameFormat = FDCAN_FRAME_FD_BRS;
 8002412:	4b2e      	ldr	r3, [pc, #184]	@ (80024cc <MX_FDCAN2_Init+0xc4>)
 8002414:	f44f 7240 	mov.w	r2, #768	@ 0x300
 8002418:	609a      	str	r2, [r3, #8]
  hfdcan2.Init.Mode = FDCAN_MODE_NORMAL;
 800241a:	4b2c      	ldr	r3, [pc, #176]	@ (80024cc <MX_FDCAN2_Init+0xc4>)
 800241c:	2200      	movs	r2, #0
 800241e:	60da      	str	r2, [r3, #12]
  hfdcan2.Init.AutoRetransmission = ENABLE;
 8002420:	4b2a      	ldr	r3, [pc, #168]	@ (80024cc <MX_FDCAN2_Init+0xc4>)
 8002422:	2201      	movs	r2, #1
 8002424:	741a      	strb	r2, [r3, #16]
  hfdcan2.Init.TransmitPause = DISABLE;
 8002426:	4b29      	ldr	r3, [pc, #164]	@ (80024cc <MX_FDCAN2_Init+0xc4>)
 8002428:	2200      	movs	r2, #0
 800242a:	745a      	strb	r2, [r3, #17]
  hfdcan2.Init.ProtocolException = ENABLE;
 800242c:	4b27      	ldr	r3, [pc, #156]	@ (80024cc <MX_FDCAN2_Init+0xc4>)
 800242e:	2201      	movs	r2, #1
 8002430:	749a      	strb	r2, [r3, #18]
  hfdcan2.Init.NominalPrescaler = 1;
 8002432:	4b26      	ldr	r3, [pc, #152]	@ (80024cc <MX_FDCAN2_Init+0xc4>)
 8002434:	2201      	movs	r2, #1
 8002436:	615a      	str	r2, [r3, #20]
  hfdcan2.Init.NominalSyncJumpWidth = 20;
 8002438:	4b24      	ldr	r3, [pc, #144]	@ (80024cc <MX_FDCAN2_Init+0xc4>)
 800243a:	2214      	movs	r2, #20
 800243c:	619a      	str	r2, [r3, #24]
  hfdcan2.Init.NominalTimeSeg1 = 59;
 800243e:	4b23      	ldr	r3, [pc, #140]	@ (80024cc <MX_FDCAN2_Init+0xc4>)
 8002440:	223b      	movs	r2, #59	@ 0x3b
 8002442:	61da      	str	r2, [r3, #28]
  hfdcan2.Init.NominalTimeSeg2 = 20;
 8002444:	4b21      	ldr	r3, [pc, #132]	@ (80024cc <MX_FDCAN2_Init+0xc4>)
 8002446:	2214      	movs	r2, #20
 8002448:	621a      	str	r2, [r3, #32]
  hfdcan2.Init.DataPrescaler = 1;
 800244a:	4b20      	ldr	r3, [pc, #128]	@ (80024cc <MX_FDCAN2_Init+0xc4>)
 800244c:	2201      	movs	r2, #1
 800244e:	625a      	str	r2, [r3, #36]	@ 0x24
  hfdcan2.Init.DataSyncJumpWidth = 2;
 8002450:	4b1e      	ldr	r3, [pc, #120]	@ (80024cc <MX_FDCAN2_Init+0xc4>)
 8002452:	2202      	movs	r2, #2
 8002454:	629a      	str	r2, [r3, #40]	@ 0x28
  hfdcan2.Init.DataTimeSeg1 = 13;
 8002456:	4b1d      	ldr	r3, [pc, #116]	@ (80024cc <MX_FDCAN2_Init+0xc4>)
 8002458:	220d      	movs	r2, #13
 800245a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hfdcan2.Init.DataTimeSeg2 = 1;
 800245c:	4b1b      	ldr	r3, [pc, #108]	@ (80024cc <MX_FDCAN2_Init+0xc4>)
 800245e:	2201      	movs	r2, #1
 8002460:	631a      	str	r2, [r3, #48]	@ 0x30
  hfdcan2.Init.MessageRAMOffset = 0x406;
 8002462:	4b1a      	ldr	r3, [pc, #104]	@ (80024cc <MX_FDCAN2_Init+0xc4>)
 8002464:	f240 4206 	movw	r2, #1030	@ 0x406
 8002468:	635a      	str	r2, [r3, #52]	@ 0x34
  hfdcan2.Init.StdFiltersNbr = 4;
 800246a:	4b18      	ldr	r3, [pc, #96]	@ (80024cc <MX_FDCAN2_Init+0xc4>)
 800246c:	2204      	movs	r2, #4
 800246e:	639a      	str	r2, [r3, #56]	@ 0x38
  hfdcan2.Init.ExtFiltersNbr = 4;
 8002470:	4b16      	ldr	r3, [pc, #88]	@ (80024cc <MX_FDCAN2_Init+0xc4>)
 8002472:	2204      	movs	r2, #4
 8002474:	63da      	str	r2, [r3, #60]	@ 0x3c
  hfdcan2.Init.RxFifo0ElmtsNbr = 8;
 8002476:	4b15      	ldr	r3, [pc, #84]	@ (80024cc <MX_FDCAN2_Init+0xc4>)
 8002478:	2208      	movs	r2, #8
 800247a:	641a      	str	r2, [r3, #64]	@ 0x40
  hfdcan2.Init.RxFifo0ElmtSize = FDCAN_DATA_BYTES_8;
 800247c:	4b13      	ldr	r3, [pc, #76]	@ (80024cc <MX_FDCAN2_Init+0xc4>)
 800247e:	2204      	movs	r2, #4
 8002480:	645a      	str	r2, [r3, #68]	@ 0x44
  hfdcan2.Init.RxFifo1ElmtsNbr = 8;
 8002482:	4b12      	ldr	r3, [pc, #72]	@ (80024cc <MX_FDCAN2_Init+0xc4>)
 8002484:	2208      	movs	r2, #8
 8002486:	649a      	str	r2, [r3, #72]	@ 0x48
  hfdcan2.Init.RxFifo1ElmtSize = FDCAN_DATA_BYTES_8;
 8002488:	4b10      	ldr	r3, [pc, #64]	@ (80024cc <MX_FDCAN2_Init+0xc4>)
 800248a:	2204      	movs	r2, #4
 800248c:	64da      	str	r2, [r3, #76]	@ 0x4c
  hfdcan2.Init.RxBuffersNbr = 3;
 800248e:	4b0f      	ldr	r3, [pc, #60]	@ (80024cc <MX_FDCAN2_Init+0xc4>)
 8002490:	2203      	movs	r2, #3
 8002492:	651a      	str	r2, [r3, #80]	@ 0x50
  hfdcan2.Init.RxBufferSize = FDCAN_DATA_BYTES_8;
 8002494:	4b0d      	ldr	r3, [pc, #52]	@ (80024cc <MX_FDCAN2_Init+0xc4>)
 8002496:	2204      	movs	r2, #4
 8002498:	655a      	str	r2, [r3, #84]	@ 0x54
  hfdcan2.Init.TxEventsNbr = 8;
 800249a:	4b0c      	ldr	r3, [pc, #48]	@ (80024cc <MX_FDCAN2_Init+0xc4>)
 800249c:	2208      	movs	r2, #8
 800249e:	659a      	str	r2, [r3, #88]	@ 0x58
  hfdcan2.Init.TxBuffersNbr = 8;
 80024a0:	4b0a      	ldr	r3, [pc, #40]	@ (80024cc <MX_FDCAN2_Init+0xc4>)
 80024a2:	2208      	movs	r2, #8
 80024a4:	65da      	str	r2, [r3, #92]	@ 0x5c
  hfdcan2.Init.TxFifoQueueElmtsNbr = 8;
 80024a6:	4b09      	ldr	r3, [pc, #36]	@ (80024cc <MX_FDCAN2_Init+0xc4>)
 80024a8:	2208      	movs	r2, #8
 80024aa:	661a      	str	r2, [r3, #96]	@ 0x60
  hfdcan2.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 80024ac:	4b07      	ldr	r3, [pc, #28]	@ (80024cc <MX_FDCAN2_Init+0xc4>)
 80024ae:	2200      	movs	r2, #0
 80024b0:	665a      	str	r2, [r3, #100]	@ 0x64
  hfdcan2.Init.TxElmtSize = FDCAN_DATA_BYTES_8;
 80024b2:	4b06      	ldr	r3, [pc, #24]	@ (80024cc <MX_FDCAN2_Init+0xc4>)
 80024b4:	2204      	movs	r2, #4
 80024b6:	669a      	str	r2, [r3, #104]	@ 0x68
  if (HAL_FDCAN_Init(&hfdcan2) != HAL_OK)
 80024b8:	4804      	ldr	r0, [pc, #16]	@ (80024cc <MX_FDCAN2_Init+0xc4>)
 80024ba:	f003 fd17 	bl	8005eec <HAL_FDCAN_Init>
 80024be:	4603      	mov	r3, r0
 80024c0:	2b00      	cmp	r3, #0
 80024c2:	d001      	beq.n	80024c8 <MX_FDCAN2_Init+0xc0>
  {
    Error_Handler();
 80024c4:	f000 fc86 	bl	8002dd4 <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN2_Init 2 */

  /* USER CODE END FDCAN2_Init 2 */

}
 80024c8:	bf00      	nop
 80024ca:	bd80      	pop	{r7, pc}
 80024cc:	240001c0 	.word	0x240001c0
 80024d0:	4000a400 	.word	0x4000a400

080024d4 <MX_FDCAN3_Init>:
/* FDCAN3 init function */
void MX_FDCAN3_Init(void)
{
 80024d4:	b580      	push	{r7, lr}
 80024d6:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN3_Init 0 */

  /* USER CODE BEGIN FDCAN3_Init 1 */

  /* USER CODE END FDCAN3_Init 1 */
  hfdcan3.Instance = FDCAN3;
 80024d8:	4b2f      	ldr	r3, [pc, #188]	@ (8002598 <MX_FDCAN3_Init+0xc4>)
 80024da:	4a30      	ldr	r2, [pc, #192]	@ (800259c <MX_FDCAN3_Init+0xc8>)
 80024dc:	601a      	str	r2, [r3, #0]
  hfdcan3.Init.FrameFormat = FDCAN_FRAME_FD_BRS;
 80024de:	4b2e      	ldr	r3, [pc, #184]	@ (8002598 <MX_FDCAN3_Init+0xc4>)
 80024e0:	f44f 7240 	mov.w	r2, #768	@ 0x300
 80024e4:	609a      	str	r2, [r3, #8]
  hfdcan3.Init.Mode = FDCAN_MODE_NORMAL;
 80024e6:	4b2c      	ldr	r3, [pc, #176]	@ (8002598 <MX_FDCAN3_Init+0xc4>)
 80024e8:	2200      	movs	r2, #0
 80024ea:	60da      	str	r2, [r3, #12]
  hfdcan3.Init.AutoRetransmission = DISABLE;
 80024ec:	4b2a      	ldr	r3, [pc, #168]	@ (8002598 <MX_FDCAN3_Init+0xc4>)
 80024ee:	2200      	movs	r2, #0
 80024f0:	741a      	strb	r2, [r3, #16]
  hfdcan3.Init.TransmitPause = DISABLE;
 80024f2:	4b29      	ldr	r3, [pc, #164]	@ (8002598 <MX_FDCAN3_Init+0xc4>)
 80024f4:	2200      	movs	r2, #0
 80024f6:	745a      	strb	r2, [r3, #17]
  hfdcan3.Init.ProtocolException = DISABLE;
 80024f8:	4b27      	ldr	r3, [pc, #156]	@ (8002598 <MX_FDCAN3_Init+0xc4>)
 80024fa:	2200      	movs	r2, #0
 80024fc:	749a      	strb	r2, [r3, #18]
  hfdcan3.Init.NominalPrescaler = 1;
 80024fe:	4b26      	ldr	r3, [pc, #152]	@ (8002598 <MX_FDCAN3_Init+0xc4>)
 8002500:	2201      	movs	r2, #1
 8002502:	615a      	str	r2, [r3, #20]
  hfdcan3.Init.NominalSyncJumpWidth = 20;
 8002504:	4b24      	ldr	r3, [pc, #144]	@ (8002598 <MX_FDCAN3_Init+0xc4>)
 8002506:	2214      	movs	r2, #20
 8002508:	619a      	str	r2, [r3, #24]
  hfdcan3.Init.NominalTimeSeg1 = 59;
 800250a:	4b23      	ldr	r3, [pc, #140]	@ (8002598 <MX_FDCAN3_Init+0xc4>)
 800250c:	223b      	movs	r2, #59	@ 0x3b
 800250e:	61da      	str	r2, [r3, #28]
  hfdcan3.Init.NominalTimeSeg2 = 20;
 8002510:	4b21      	ldr	r3, [pc, #132]	@ (8002598 <MX_FDCAN3_Init+0xc4>)
 8002512:	2214      	movs	r2, #20
 8002514:	621a      	str	r2, [r3, #32]
  hfdcan3.Init.DataPrescaler = 1;
 8002516:	4b20      	ldr	r3, [pc, #128]	@ (8002598 <MX_FDCAN3_Init+0xc4>)
 8002518:	2201      	movs	r2, #1
 800251a:	625a      	str	r2, [r3, #36]	@ 0x24
  hfdcan3.Init.DataSyncJumpWidth = 2;
 800251c:	4b1e      	ldr	r3, [pc, #120]	@ (8002598 <MX_FDCAN3_Init+0xc4>)
 800251e:	2202      	movs	r2, #2
 8002520:	629a      	str	r2, [r3, #40]	@ 0x28
  hfdcan3.Init.DataTimeSeg1 = 13;
 8002522:	4b1d      	ldr	r3, [pc, #116]	@ (8002598 <MX_FDCAN3_Init+0xc4>)
 8002524:	220d      	movs	r2, #13
 8002526:	62da      	str	r2, [r3, #44]	@ 0x2c
  hfdcan3.Init.DataTimeSeg2 = 2;
 8002528:	4b1b      	ldr	r3, [pc, #108]	@ (8002598 <MX_FDCAN3_Init+0xc4>)
 800252a:	2202      	movs	r2, #2
 800252c:	631a      	str	r2, [r3, #48]	@ 0x30
  hfdcan3.Init.MessageRAMOffset = 0x812;
 800252e:	4b1a      	ldr	r3, [pc, #104]	@ (8002598 <MX_FDCAN3_Init+0xc4>)
 8002530:	f640 0212 	movw	r2, #2066	@ 0x812
 8002534:	635a      	str	r2, [r3, #52]	@ 0x34
  hfdcan3.Init.StdFiltersNbr = 4;
 8002536:	4b18      	ldr	r3, [pc, #96]	@ (8002598 <MX_FDCAN3_Init+0xc4>)
 8002538:	2204      	movs	r2, #4
 800253a:	639a      	str	r2, [r3, #56]	@ 0x38
  hfdcan3.Init.ExtFiltersNbr = 4;
 800253c:	4b16      	ldr	r3, [pc, #88]	@ (8002598 <MX_FDCAN3_Init+0xc4>)
 800253e:	2204      	movs	r2, #4
 8002540:	63da      	str	r2, [r3, #60]	@ 0x3c
  hfdcan3.Init.RxFifo0ElmtsNbr = 8;
 8002542:	4b15      	ldr	r3, [pc, #84]	@ (8002598 <MX_FDCAN3_Init+0xc4>)
 8002544:	2208      	movs	r2, #8
 8002546:	641a      	str	r2, [r3, #64]	@ 0x40
  hfdcan3.Init.RxFifo0ElmtSize = FDCAN_DATA_BYTES_8;
 8002548:	4b13      	ldr	r3, [pc, #76]	@ (8002598 <MX_FDCAN3_Init+0xc4>)
 800254a:	2204      	movs	r2, #4
 800254c:	645a      	str	r2, [r3, #68]	@ 0x44
  hfdcan3.Init.RxFifo1ElmtsNbr = 8;
 800254e:	4b12      	ldr	r3, [pc, #72]	@ (8002598 <MX_FDCAN3_Init+0xc4>)
 8002550:	2208      	movs	r2, #8
 8002552:	649a      	str	r2, [r3, #72]	@ 0x48
  hfdcan3.Init.RxFifo1ElmtSize = FDCAN_DATA_BYTES_8;
 8002554:	4b10      	ldr	r3, [pc, #64]	@ (8002598 <MX_FDCAN3_Init+0xc4>)
 8002556:	2204      	movs	r2, #4
 8002558:	64da      	str	r2, [r3, #76]	@ 0x4c
  hfdcan3.Init.RxBuffersNbr = 2;
 800255a:	4b0f      	ldr	r3, [pc, #60]	@ (8002598 <MX_FDCAN3_Init+0xc4>)
 800255c:	2202      	movs	r2, #2
 800255e:	651a      	str	r2, [r3, #80]	@ 0x50
  hfdcan3.Init.RxBufferSize = FDCAN_DATA_BYTES_8;
 8002560:	4b0d      	ldr	r3, [pc, #52]	@ (8002598 <MX_FDCAN3_Init+0xc4>)
 8002562:	2204      	movs	r2, #4
 8002564:	655a      	str	r2, [r3, #84]	@ 0x54
  hfdcan3.Init.TxEventsNbr = 8;
 8002566:	4b0c      	ldr	r3, [pc, #48]	@ (8002598 <MX_FDCAN3_Init+0xc4>)
 8002568:	2208      	movs	r2, #8
 800256a:	659a      	str	r2, [r3, #88]	@ 0x58
  hfdcan3.Init.TxBuffersNbr = 8;
 800256c:	4b0a      	ldr	r3, [pc, #40]	@ (8002598 <MX_FDCAN3_Init+0xc4>)
 800256e:	2208      	movs	r2, #8
 8002570:	65da      	str	r2, [r3, #92]	@ 0x5c
  hfdcan3.Init.TxFifoQueueElmtsNbr = 8;
 8002572:	4b09      	ldr	r3, [pc, #36]	@ (8002598 <MX_FDCAN3_Init+0xc4>)
 8002574:	2208      	movs	r2, #8
 8002576:	661a      	str	r2, [r3, #96]	@ 0x60
  hfdcan3.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 8002578:	4b07      	ldr	r3, [pc, #28]	@ (8002598 <MX_FDCAN3_Init+0xc4>)
 800257a:	2200      	movs	r2, #0
 800257c:	665a      	str	r2, [r3, #100]	@ 0x64
  hfdcan3.Init.TxElmtSize = FDCAN_DATA_BYTES_8;
 800257e:	4b06      	ldr	r3, [pc, #24]	@ (8002598 <MX_FDCAN3_Init+0xc4>)
 8002580:	2204      	movs	r2, #4
 8002582:	669a      	str	r2, [r3, #104]	@ 0x68
  if (HAL_FDCAN_Init(&hfdcan3) != HAL_OK)
 8002584:	4804      	ldr	r0, [pc, #16]	@ (8002598 <MX_FDCAN3_Init+0xc4>)
 8002586:	f003 fcb1 	bl	8005eec <HAL_FDCAN_Init>
 800258a:	4603      	mov	r3, r0
 800258c:	2b00      	cmp	r3, #0
 800258e:	d001      	beq.n	8002594 <MX_FDCAN3_Init+0xc0>
  {
    Error_Handler();
 8002590:	f000 fc20 	bl	8002dd4 <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN3_Init 2 */

  /* USER CODE END FDCAN3_Init 2 */

}
 8002594:	bf00      	nop
 8002596:	bd80      	pop	{r7, pc}
 8002598:	24000260 	.word	0x24000260
 800259c:	4000d400 	.word	0x4000d400

080025a0 <HAL_FDCAN_MspInit>:

static uint32_t HAL_RCC_FDCAN_CLK_ENABLED=0;

void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* fdcanHandle)
{
 80025a0:	b580      	push	{r7, lr}
 80025a2:	b0bc      	sub	sp, #240	@ 0xf0
 80025a4:	af00      	add	r7, sp, #0
 80025a6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80025a8:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 80025ac:	2200      	movs	r2, #0
 80025ae:	601a      	str	r2, [r3, #0]
 80025b0:	605a      	str	r2, [r3, #4]
 80025b2:	609a      	str	r2, [r3, #8]
 80025b4:	60da      	str	r2, [r3, #12]
 80025b6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80025b8:	f107 0320 	add.w	r3, r7, #32
 80025bc:	22b8      	movs	r2, #184	@ 0xb8
 80025be:	2100      	movs	r1, #0
 80025c0:	4618      	mov	r0, r3
 80025c2:	f011 f863 	bl	801368c <memset>
  if(fdcanHandle->Instance==FDCAN1)
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	4a9a      	ldr	r2, [pc, #616]	@ (8002834 <HAL_FDCAN_MspInit+0x294>)
 80025cc:	4293      	cmp	r3, r2
 80025ce:	d160      	bne.n	8002692 <HAL_FDCAN_MspInit+0xf2>

  /* USER CODE END FDCAN1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 80025d0:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 80025d4:	f04f 0300 	mov.w	r3, #0
 80025d8:	e9c7 2308 	strd	r2, r3, [r7, #32]
    PeriphClkInitStruct.FdcanClockSelection = RCC_FDCANCLKSOURCE_PLL;
 80025dc:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 80025e0:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80025e4:	f107 0320 	add.w	r3, r7, #32
 80025e8:	4618      	mov	r0, r3
 80025ea:	f006 f86b 	bl	80086c4 <HAL_RCCEx_PeriphCLKConfig>
 80025ee:	4603      	mov	r3, r0
 80025f0:	2b00      	cmp	r3, #0
 80025f2:	d001      	beq.n	80025f8 <HAL_FDCAN_MspInit+0x58>
    {
      Error_Handler();
 80025f4:	f000 fbee 	bl	8002dd4 <Error_Handler>
    }

    /* FDCAN1 clock enable */
    HAL_RCC_FDCAN_CLK_ENABLED++;
 80025f8:	4b8f      	ldr	r3, [pc, #572]	@ (8002838 <HAL_FDCAN_MspInit+0x298>)
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	3301      	adds	r3, #1
 80025fe:	4a8e      	ldr	r2, [pc, #568]	@ (8002838 <HAL_FDCAN_MspInit+0x298>)
 8002600:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_FDCAN_CLK_ENABLED==1){
 8002602:	4b8d      	ldr	r3, [pc, #564]	@ (8002838 <HAL_FDCAN_MspInit+0x298>)
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	2b01      	cmp	r3, #1
 8002608:	d10e      	bne.n	8002628 <HAL_FDCAN_MspInit+0x88>
      __HAL_RCC_FDCAN_CLK_ENABLE();
 800260a:	4b8c      	ldr	r3, [pc, #560]	@ (800283c <HAL_FDCAN_MspInit+0x29c>)
 800260c:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8002610:	4a8a      	ldr	r2, [pc, #552]	@ (800283c <HAL_FDCAN_MspInit+0x29c>)
 8002612:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002616:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
 800261a:	4b88      	ldr	r3, [pc, #544]	@ (800283c <HAL_FDCAN_MspInit+0x29c>)
 800261c:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8002620:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002624:	61fb      	str	r3, [r7, #28]
 8002626:	69fb      	ldr	r3, [r7, #28]
    }

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002628:	4b84      	ldr	r3, [pc, #528]	@ (800283c <HAL_FDCAN_MspInit+0x29c>)
 800262a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800262e:	4a83      	ldr	r2, [pc, #524]	@ (800283c <HAL_FDCAN_MspInit+0x29c>)
 8002630:	f043 0308 	orr.w	r3, r3, #8
 8002634:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002638:	4b80      	ldr	r3, [pc, #512]	@ (800283c <HAL_FDCAN_MspInit+0x29c>)
 800263a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800263e:	f003 0308 	and.w	r3, r3, #8
 8002642:	61bb      	str	r3, [r7, #24]
 8002644:	69bb      	ldr	r3, [r7, #24]
    /**FDCAN1 GPIO Configuration
    PD0     ------> FDCAN1_RX
    PD1     ------> FDCAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8002646:	2303      	movs	r3, #3
 8002648:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800264c:	2302      	movs	r3, #2
 800264e:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002652:	2300      	movs	r3, #0
 8002654:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002658:	2300      	movs	r3, #0
 800265a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 800265e:	2309      	movs	r3, #9
 8002660:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002664:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8002668:	4619      	mov	r1, r3
 800266a:	4875      	ldr	r0, [pc, #468]	@ (8002840 <HAL_FDCAN_MspInit+0x2a0>)
 800266c:	f004 fe86 	bl	800737c <HAL_GPIO_Init>

    /* FDCAN1 interrupt Init */
    HAL_NVIC_SetPriority(FDCAN1_IT0_IRQn, 5, 0);
 8002670:	2200      	movs	r2, #0
 8002672:	2105      	movs	r1, #5
 8002674:	2013      	movs	r0, #19
 8002676:	f001 f9ef 	bl	8003a58 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN1_IT0_IRQn);
 800267a:	2013      	movs	r0, #19
 800267c:	f001 fa06 	bl	8003a8c <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(FDCAN1_IT1_IRQn, 5, 0);
 8002680:	2200      	movs	r2, #0
 8002682:	2105      	movs	r1, #5
 8002684:	2015      	movs	r0, #21
 8002686:	f001 f9e7 	bl	8003a58 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN1_IT1_IRQn);
 800268a:	2015      	movs	r0, #21
 800268c:	f001 f9fe 	bl	8003a8c <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(FDCAN3_IT1_IRQn);
  /* USER CODE BEGIN FDCAN3_MspInit 1 */

  /* USER CODE END FDCAN3_MspInit 1 */
  }
}
 8002690:	e0cb      	b.n	800282a <HAL_FDCAN_MspInit+0x28a>
  else if(fdcanHandle->Instance==FDCAN2)
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	4a6b      	ldr	r2, [pc, #428]	@ (8002844 <HAL_FDCAN_MspInit+0x2a4>)
 8002698:	4293      	cmp	r3, r2
 800269a:	d160      	bne.n	800275e <HAL_FDCAN_MspInit+0x1be>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 800269c:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 80026a0:	f04f 0300 	mov.w	r3, #0
 80026a4:	e9c7 2308 	strd	r2, r3, [r7, #32]
    PeriphClkInitStruct.FdcanClockSelection = RCC_FDCANCLKSOURCE_PLL;
 80026a8:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 80026ac:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80026b0:	f107 0320 	add.w	r3, r7, #32
 80026b4:	4618      	mov	r0, r3
 80026b6:	f006 f805 	bl	80086c4 <HAL_RCCEx_PeriphCLKConfig>
 80026ba:	4603      	mov	r3, r0
 80026bc:	2b00      	cmp	r3, #0
 80026be:	d001      	beq.n	80026c4 <HAL_FDCAN_MspInit+0x124>
      Error_Handler();
 80026c0:	f000 fb88 	bl	8002dd4 <Error_Handler>
    HAL_RCC_FDCAN_CLK_ENABLED++;
 80026c4:	4b5c      	ldr	r3, [pc, #368]	@ (8002838 <HAL_FDCAN_MspInit+0x298>)
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	3301      	adds	r3, #1
 80026ca:	4a5b      	ldr	r2, [pc, #364]	@ (8002838 <HAL_FDCAN_MspInit+0x298>)
 80026cc:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_FDCAN_CLK_ENABLED==1){
 80026ce:	4b5a      	ldr	r3, [pc, #360]	@ (8002838 <HAL_FDCAN_MspInit+0x298>)
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	2b01      	cmp	r3, #1
 80026d4:	d10e      	bne.n	80026f4 <HAL_FDCAN_MspInit+0x154>
      __HAL_RCC_FDCAN_CLK_ENABLE();
 80026d6:	4b59      	ldr	r3, [pc, #356]	@ (800283c <HAL_FDCAN_MspInit+0x29c>)
 80026d8:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 80026dc:	4a57      	ldr	r2, [pc, #348]	@ (800283c <HAL_FDCAN_MspInit+0x29c>)
 80026de:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80026e2:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
 80026e6:	4b55      	ldr	r3, [pc, #340]	@ (800283c <HAL_FDCAN_MspInit+0x29c>)
 80026e8:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 80026ec:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80026f0:	617b      	str	r3, [r7, #20]
 80026f2:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80026f4:	4b51      	ldr	r3, [pc, #324]	@ (800283c <HAL_FDCAN_MspInit+0x29c>)
 80026f6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80026fa:	4a50      	ldr	r2, [pc, #320]	@ (800283c <HAL_FDCAN_MspInit+0x29c>)
 80026fc:	f043 0302 	orr.w	r3, r3, #2
 8002700:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002704:	4b4d      	ldr	r3, [pc, #308]	@ (800283c <HAL_FDCAN_MspInit+0x29c>)
 8002706:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800270a:	f003 0302 	and.w	r3, r3, #2
 800270e:	613b      	str	r3, [r7, #16]
 8002710:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 8002712:	2360      	movs	r3, #96	@ 0x60
 8002714:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002718:	2302      	movs	r3, #2
 800271a:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800271e:	2300      	movs	r3, #0
 8002720:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002724:	2300      	movs	r3, #0
 8002726:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN2;
 800272a:	2309      	movs	r3, #9
 800272c:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002730:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8002734:	4619      	mov	r1, r3
 8002736:	4844      	ldr	r0, [pc, #272]	@ (8002848 <HAL_FDCAN_MspInit+0x2a8>)
 8002738:	f004 fe20 	bl	800737c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(FDCAN2_IT0_IRQn, 5, 0);
 800273c:	2200      	movs	r2, #0
 800273e:	2105      	movs	r1, #5
 8002740:	2014      	movs	r0, #20
 8002742:	f001 f989 	bl	8003a58 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN2_IT0_IRQn);
 8002746:	2014      	movs	r0, #20
 8002748:	f001 f9a0 	bl	8003a8c <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(FDCAN2_IT1_IRQn, 5, 0);
 800274c:	2200      	movs	r2, #0
 800274e:	2105      	movs	r1, #5
 8002750:	2016      	movs	r0, #22
 8002752:	f001 f981 	bl	8003a58 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN2_IT1_IRQn);
 8002756:	2016      	movs	r0, #22
 8002758:	f001 f998 	bl	8003a8c <HAL_NVIC_EnableIRQ>
}
 800275c:	e065      	b.n	800282a <HAL_FDCAN_MspInit+0x28a>
  else if(fdcanHandle->Instance==FDCAN3)
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	4a3a      	ldr	r2, [pc, #232]	@ (800284c <HAL_FDCAN_MspInit+0x2ac>)
 8002764:	4293      	cmp	r3, r2
 8002766:	d160      	bne.n	800282a <HAL_FDCAN_MspInit+0x28a>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 8002768:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 800276c:	f04f 0300 	mov.w	r3, #0
 8002770:	e9c7 2308 	strd	r2, r3, [r7, #32]
    PeriphClkInitStruct.FdcanClockSelection = RCC_FDCANCLKSOURCE_PLL;
 8002774:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8002778:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800277c:	f107 0320 	add.w	r3, r7, #32
 8002780:	4618      	mov	r0, r3
 8002782:	f005 ff9f 	bl	80086c4 <HAL_RCCEx_PeriphCLKConfig>
 8002786:	4603      	mov	r3, r0
 8002788:	2b00      	cmp	r3, #0
 800278a:	d001      	beq.n	8002790 <HAL_FDCAN_MspInit+0x1f0>
      Error_Handler();
 800278c:	f000 fb22 	bl	8002dd4 <Error_Handler>
    HAL_RCC_FDCAN_CLK_ENABLED++;
 8002790:	4b29      	ldr	r3, [pc, #164]	@ (8002838 <HAL_FDCAN_MspInit+0x298>)
 8002792:	681b      	ldr	r3, [r3, #0]
 8002794:	3301      	adds	r3, #1
 8002796:	4a28      	ldr	r2, [pc, #160]	@ (8002838 <HAL_FDCAN_MspInit+0x298>)
 8002798:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_FDCAN_CLK_ENABLED==1){
 800279a:	4b27      	ldr	r3, [pc, #156]	@ (8002838 <HAL_FDCAN_MspInit+0x298>)
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	2b01      	cmp	r3, #1
 80027a0:	d10e      	bne.n	80027c0 <HAL_FDCAN_MspInit+0x220>
      __HAL_RCC_FDCAN_CLK_ENABLE();
 80027a2:	4b26      	ldr	r3, [pc, #152]	@ (800283c <HAL_FDCAN_MspInit+0x29c>)
 80027a4:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 80027a8:	4a24      	ldr	r2, [pc, #144]	@ (800283c <HAL_FDCAN_MspInit+0x29c>)
 80027aa:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80027ae:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
 80027b2:	4b22      	ldr	r3, [pc, #136]	@ (800283c <HAL_FDCAN_MspInit+0x29c>)
 80027b4:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 80027b8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80027bc:	60fb      	str	r3, [r7, #12]
 80027be:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80027c0:	4b1e      	ldr	r3, [pc, #120]	@ (800283c <HAL_FDCAN_MspInit+0x29c>)
 80027c2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80027c6:	4a1d      	ldr	r2, [pc, #116]	@ (800283c <HAL_FDCAN_MspInit+0x29c>)
 80027c8:	f043 0308 	orr.w	r3, r3, #8
 80027cc:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80027d0:	4b1a      	ldr	r3, [pc, #104]	@ (800283c <HAL_FDCAN_MspInit+0x29c>)
 80027d2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80027d6:	f003 0308 	and.w	r3, r3, #8
 80027da:	60bb      	str	r3, [r7, #8]
 80027dc:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 80027de:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 80027e2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80027e6:	2302      	movs	r3, #2
 80027e8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027ec:	2300      	movs	r3, #0
 80027ee:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80027f2:	2300      	movs	r3, #0
 80027f4:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF5_FDCAN3;
 80027f8:	2305      	movs	r3, #5
 80027fa:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80027fe:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8002802:	4619      	mov	r1, r3
 8002804:	480e      	ldr	r0, [pc, #56]	@ (8002840 <HAL_FDCAN_MspInit+0x2a0>)
 8002806:	f004 fdb9 	bl	800737c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(FDCAN3_IT0_IRQn, 5, 0);
 800280a:	2200      	movs	r2, #0
 800280c:	2105      	movs	r1, #5
 800280e:	209f      	movs	r0, #159	@ 0x9f
 8002810:	f001 f922 	bl	8003a58 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN3_IT0_IRQn);
 8002814:	209f      	movs	r0, #159	@ 0x9f
 8002816:	f001 f939 	bl	8003a8c <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(FDCAN3_IT1_IRQn, 5, 0);
 800281a:	2200      	movs	r2, #0
 800281c:	2105      	movs	r1, #5
 800281e:	20a0      	movs	r0, #160	@ 0xa0
 8002820:	f001 f91a 	bl	8003a58 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN3_IT1_IRQn);
 8002824:	20a0      	movs	r0, #160	@ 0xa0
 8002826:	f001 f931 	bl	8003a8c <HAL_NVIC_EnableIRQ>
}
 800282a:	bf00      	nop
 800282c:	37f0      	adds	r7, #240	@ 0xf0
 800282e:	46bd      	mov	sp, r7
 8002830:	bd80      	pop	{r7, pc}
 8002832:	bf00      	nop
 8002834:	4000a000 	.word	0x4000a000
 8002838:	24000300 	.word	0x24000300
 800283c:	58024400 	.word	0x58024400
 8002840:	58020c00 	.word	0x58020c00
 8002844:	4000a400 	.word	0x4000a400
 8002848:	58020400 	.word	0x58020400
 800284c:	4000d400 	.word	0x4000d400

08002850 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8002850:	b480      	push	{r7}
 8002852:	b085      	sub	sp, #20
 8002854:	af00      	add	r7, sp, #0
 8002856:	60f8      	str	r0, [r7, #12]
 8002858:	60b9      	str	r1, [r7, #8]
 800285a:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 800285c:	68fb      	ldr	r3, [r7, #12]
 800285e:	4a07      	ldr	r2, [pc, #28]	@ (800287c <vApplicationGetIdleTaskMemory+0x2c>)
 8002860:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8002862:	68bb      	ldr	r3, [r7, #8]
 8002864:	4a06      	ldr	r2, [pc, #24]	@ (8002880 <vApplicationGetIdleTaskMemory+0x30>)
 8002866:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	2280      	movs	r2, #128	@ 0x80
 800286c:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 800286e:	bf00      	nop
 8002870:	3714      	adds	r7, #20
 8002872:	46bd      	mov	sp, r7
 8002874:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002878:	4770      	bx	lr
 800287a:	bf00      	nop
 800287c:	24001064 	.word	0x24001064
 8002880:	2400110c 	.word	0x2400110c

08002884 <vApplicationGetTimerTaskMemory>:
/* USER CODE BEGIN GET_TIMER_TASK_MEMORY */
static StaticTask_t xTimerTaskTCBBuffer;
static StackType_t xTimerStack[configTIMER_TASK_STACK_DEPTH];

void vApplicationGetTimerTaskMemory( StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize )
{
 8002884:	b480      	push	{r7}
 8002886:	b085      	sub	sp, #20
 8002888:	af00      	add	r7, sp, #0
 800288a:	60f8      	str	r0, [r7, #12]
 800288c:	60b9      	str	r1, [r7, #8]
 800288e:	607a      	str	r2, [r7, #4]
  *ppxTimerTaskTCBBuffer = &xTimerTaskTCBBuffer;
 8002890:	68fb      	ldr	r3, [r7, #12]
 8002892:	4a07      	ldr	r2, [pc, #28]	@ (80028b0 <vApplicationGetTimerTaskMemory+0x2c>)
 8002894:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &xTimerStack[0];
 8002896:	68bb      	ldr	r3, [r7, #8]
 8002898:	4a06      	ldr	r2, [pc, #24]	@ (80028b4 <vApplicationGetTimerTaskMemory+0x30>)
 800289a:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize = configTIMER_TASK_STACK_DEPTH;
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80028a2:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 80028a4:	bf00      	nop
 80028a6:	3714      	adds	r7, #20
 80028a8:	46bd      	mov	sp, r7
 80028aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028ae:	4770      	bx	lr
 80028b0:	2400130c 	.word	0x2400130c
 80028b4:	240013b4 	.word	0x240013b4

080028b8 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 80028b8:	b5b0      	push	{r4, r5, r7, lr}
 80028ba:	b0aa      	sub	sp, #168	@ 0xa8
 80028bc:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 80028be:	4b3a      	ldr	r3, [pc, #232]	@ (80029a8 <MX_FREERTOS_Init+0xf0>)
 80028c0:	f107 048c 	add.w	r4, r7, #140	@ 0x8c
 80028c4:	461d      	mov	r5, r3
 80028c6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80028c8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80028ca:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80028ce:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 80028d2:	f107 038c 	add.w	r3, r7, #140	@ 0x8c
 80028d6:	2100      	movs	r1, #0
 80028d8:	4618      	mov	r0, r3
 80028da:	f00c fc00 	bl	800f0de <osThreadCreate>
 80028de:	4603      	mov	r3, r0
 80028e0:	4a32      	ldr	r2, [pc, #200]	@ (80029ac <MX_FREERTOS_Init+0xf4>)
 80028e2:	6013      	str	r3, [r2, #0]

  /* definition and creation of PC_MCU_TASK */
  osThreadStaticDef(PC_MCU_TASK, PC_MCU_ENTRY, osPriorityNormal, 0, 128, PC_MCU_TASKBuffer, &PC_MCU_TASKControlBlock);
 80028e4:	4b32      	ldr	r3, [pc, #200]	@ (80029b0 <MX_FREERTOS_Init+0xf8>)
 80028e6:	f107 0470 	add.w	r4, r7, #112	@ 0x70
 80028ea:	461d      	mov	r5, r3
 80028ec:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80028ee:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80028f0:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80028f4:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  PC_MCU_TASKHandle = osThreadCreate(osThread(PC_MCU_TASK), NULL);
 80028f8:	f107 0370 	add.w	r3, r7, #112	@ 0x70
 80028fc:	2100      	movs	r1, #0
 80028fe:	4618      	mov	r0, r3
 8002900:	f00c fbed 	bl	800f0de <osThreadCreate>
 8002904:	4603      	mov	r3, r0
 8002906:	4a2b      	ldr	r2, [pc, #172]	@ (80029b4 <MX_FREERTOS_Init+0xfc>)
 8002908:	6013      	str	r3, [r2, #0]

  /* definition and creation of imuTask */
  osThreadStaticDef(imuTask, ImuTask_Entry, osPriorityAboveNormal, 0, 128, imuTaskBuffer, &imuTaskControlBlock);
 800290a:	4b2b      	ldr	r3, [pc, #172]	@ (80029b8 <MX_FREERTOS_Init+0x100>)
 800290c:	f107 0454 	add.w	r4, r7, #84	@ 0x54
 8002910:	461d      	mov	r5, r3
 8002912:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002914:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002916:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800291a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  imuTaskHandle = osThreadCreate(osThread(imuTask), NULL);
 800291e:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8002922:	2100      	movs	r1, #0
 8002924:	4618      	mov	r0, r3
 8002926:	f00c fbda 	bl	800f0de <osThreadCreate>
 800292a:	4603      	mov	r3, r0
 800292c:	4a23      	ldr	r2, [pc, #140]	@ (80029bc <MX_FREERTOS_Init+0x104>)
 800292e:	6013      	str	r3, [r2, #0]

  /* definition and creation of buzzerTask */
  osThreadStaticDef(buzzerTask, buzzerEntry, osPriorityBelowNormal, 0, 128, buzzerTaskBuffer, &buzzerTaskControlBlock);
 8002930:	4b23      	ldr	r3, [pc, #140]	@ (80029c0 <MX_FREERTOS_Init+0x108>)
 8002932:	f107 0438 	add.w	r4, r7, #56	@ 0x38
 8002936:	461d      	mov	r5, r3
 8002938:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800293a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800293c:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8002940:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  buzzerTaskHandle = osThreadCreate(osThread(buzzerTask), NULL);
 8002944:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8002948:	2100      	movs	r1, #0
 800294a:	4618      	mov	r0, r3
 800294c:	f00c fbc7 	bl	800f0de <osThreadCreate>
 8002950:	4603      	mov	r3, r0
 8002952:	4a1c      	ldr	r2, [pc, #112]	@ (80029c4 <MX_FREERTOS_Init+0x10c>)
 8002954:	6013      	str	r3, [r2, #0]

  /* definition and creation of J60_10Task */
  osThreadStaticDef(J60_10Task, J60_10Entry, osPriorityNormal, 0, 128, J60_10TaskBuffer, &J60_10TaskControlBlock);
 8002956:	4b1c      	ldr	r3, [pc, #112]	@ (80029c8 <MX_FREERTOS_Init+0x110>)
 8002958:	f107 041c 	add.w	r4, r7, #28
 800295c:	461d      	mov	r5, r3
 800295e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002960:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002962:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8002966:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  J60_10TaskHandle = osThreadCreate(osThread(J60_10Task), NULL);
 800296a:	f107 031c 	add.w	r3, r7, #28
 800296e:	2100      	movs	r1, #0
 8002970:	4618      	mov	r0, r3
 8002972:	f00c fbb4 	bl	800f0de <osThreadCreate>
 8002976:	4603      	mov	r3, r0
 8002978:	4a14      	ldr	r2, [pc, #80]	@ (80029cc <MX_FREERTOS_Init+0x114>)
 800297a:	6013      	str	r3, [r2, #0]

  /* definition and creation of DJI_NDJ_TASK */
  osThreadStaticDef(DJI_NDJ_TASK, DJI_NDJ_Entry, osPriorityBelowNormal, 0, 128, DJI_NDJ_TASKBuffer, &DJI_NDJ_TASKControlBlock);
 800297c:	4b14      	ldr	r3, [pc, #80]	@ (80029d0 <MX_FREERTOS_Init+0x118>)
 800297e:	463c      	mov	r4, r7
 8002980:	461d      	mov	r5, r3
 8002982:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002984:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002986:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800298a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  DJI_NDJ_TASKHandle = osThreadCreate(osThread(DJI_NDJ_TASK), NULL);
 800298e:	463b      	mov	r3, r7
 8002990:	2100      	movs	r1, #0
 8002992:	4618      	mov	r0, r3
 8002994:	f00c fba3 	bl	800f0de <osThreadCreate>
 8002998:	4603      	mov	r3, r0
 800299a:	4a0e      	ldr	r2, [pc, #56]	@ (80029d4 <MX_FREERTOS_Init+0x11c>)
 800299c:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

}
 800299e:	bf00      	nop
 80029a0:	37a8      	adds	r7, #168	@ 0xa8
 80029a2:	46bd      	mov	sp, r7
 80029a4:	bdb0      	pop	{r4, r5, r7, pc}
 80029a6:	bf00      	nop
 80029a8:	0801415c 	.word	0x0801415c
 80029ac:	24000304 	.word	0x24000304
 80029b0:	08014184 	.word	0x08014184
 80029b4:	24000308 	.word	0x24000308
 80029b8:	080141a8 	.word	0x080141a8
 80029bc:	240005b4 	.word	0x240005b4
 80029c0:	080141d0 	.word	0x080141d0
 80029c4:	24000860 	.word	0x24000860
 80029c8:	080141f8 	.word	0x080141f8
 80029cc:	24000b0c 	.word	0x24000b0c
 80029d0:	08014224 	.word	0x08014224
 80029d4:	24000db8 	.word	0x24000db8

080029d8 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 80029d8:	b580      	push	{r7, lr}
 80029da:	b082      	sub	sp, #8
 80029dc:	af00      	add	r7, sp, #0
 80029de:	6078      	str	r0, [r7, #4]
//	  uint32_t can_id = (0x01 & 0x1F) | (2 << 5); // CAN_CMD_MOTOR_ENABLE = 2
//	  uint8_t dummy_data[1] = {0}; // FDCAN requires non-null data pointer
//
//	  fdcanx_send_data(&hfdcan1, can_id, dummy_data, 0);
//	  fdcanx_send_data(&hfdcan1, 0x1FF, tx_data, 8);
    osDelay(1);
 80029e0:	2001      	movs	r0, #1
 80029e2:	f00c fbc8 	bl	800f176 <osDelay>
 80029e6:	e7fb      	b.n	80029e0 <StartDefaultTask+0x8>

080029e8 <PC_MCU_ENTRY>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_PC_MCU_ENTRY */
void PC_MCU_ENTRY(void const * argument)
{
 80029e8:	b580      	push	{r7, lr}
 80029ea:	b082      	sub	sp, #8
 80029ec:	af00      	add	r7, sp, #0
 80029ee:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN PC_MCU_ENTRY */
  /* Infinite loop */
  for(;;)
  {
	PC_MCU_UART_TASK();
 80029f0:	f010 fdd0 	bl	8013594 <PC_MCU_UART_TASK>
    osDelay(1);
 80029f4:	2001      	movs	r0, #1
 80029f6:	f00c fbbe 	bl	800f176 <osDelay>
	PC_MCU_UART_TASK();
 80029fa:	bf00      	nop
 80029fc:	e7f8      	b.n	80029f0 <PC_MCU_ENTRY+0x8>

080029fe <buzzerEntry>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_buzzerEntry */
void buzzerEntry(void const * argument)
{
 80029fe:	b580      	push	{r7, lr}
 8002a00:	b082      	sub	sp, #8
 8002a02:	af00      	add	r7, sp, #0
 8002a04:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN buzzerEntry */
  /* Infinite loop */
  for(;;)
  {
    BUZZER_TASK();
 8002a06:	f00f f8b1 	bl	8011b6c <BUZZER_TASK>
    osDelay(1);
 8002a0a:	2001      	movs	r0, #1
 8002a0c:	f00c fbb3 	bl	800f176 <osDelay>
    BUZZER_TASK();
 8002a10:	bf00      	nop
 8002a12:	e7f8      	b.n	8002a06 <buzzerEntry+0x8>

08002a14 <J60_10Entry>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_J60_10Entry */
void J60_10Entry(void const * argument)
{
 8002a14:	b580      	push	{r7, lr}
 8002a16:	b082      	sub	sp, #8
 8002a18:	af00      	add	r7, sp, #0
 8002a1a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN J60_10Entry */
  /* Infinite loop */
  for(;;)
  {
	j60_10_TASK();
 8002a1c:	f00f fed2 	bl	80127c4 <j60_10_TASK>
    osDelay(1);
 8002a20:	2001      	movs	r0, #1
 8002a22:	f00c fba8 	bl	800f176 <osDelay>
	j60_10_TASK();
 8002a26:	bf00      	nop
 8002a28:	e7f8      	b.n	8002a1c <J60_10Entry+0x8>
	...

08002a2c <DJI_NDJ_Entry>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_DJI_NDJ_Entry */
void DJI_NDJ_Entry(void const * argument)
{
 8002a2c:	b580      	push	{r7, lr}
 8002a2e:	b082      	sub	sp, #8
 8002a30:	af00      	add	r7, sp, #0
 8002a32:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN DJI_NDJ_Entry */
  /* Infinite loop */
  for(;;)
  {
    // Start non-blocking UART reception
    if(HAL_UART_Receive_IT(&huart5, uart5_rx_buff, BUFF_SIZE) != HAL_OK)
 8002a34:	2212      	movs	r2, #18
 8002a36:	4908      	ldr	r1, [pc, #32]	@ (8002a58 <DJI_NDJ_Entry+0x2c>)
 8002a38:	4808      	ldr	r0, [pc, #32]	@ (8002a5c <DJI_NDJ_Entry+0x30>)
 8002a3a:	f009 fd51 	bl	800c4e0 <HAL_UART_Receive_IT>
 8002a3e:	4603      	mov	r3, r0
 8002a40:	2b00      	cmp	r3, #0
 8002a42:	d002      	beq.n	8002a4a <DJI_NDJ_Entry+0x1e>
    {
      // If reception failed, try again after a short delay
      osDelay(1);
 8002a44:	2001      	movs	r0, #1
 8002a46:	f00c fb96 	bl	800f176 <osDelay>
    }

    DJI_NDJ_REMOTE_CHECK_ONLINE();
 8002a4a:	f00f fa29 	bl	8011ea0 <DJI_NDJ_REMOTE_CHECK_ONLINE>
    osDelay(10);  // Small delay to prevent CPU hogging
 8002a4e:	200a      	movs	r0, #10
 8002a50:	f00c fb91 	bl	800f176 <osDelay>
    if(HAL_UART_Receive_IT(&huart5, uart5_rx_buff, BUFF_SIZE) != HAL_OK)
 8002a54:	e7ee      	b.n	8002a34 <DJI_NDJ_Entry+0x8>
 8002a56:	bf00      	nop
 8002a58:	2400010c 	.word	0x2400010c
 8002a5c:	240018d4 	.word	0x240018d4

08002a60 <MX_GPIO_Init>:
        * EXTI
     PD7   ------> SPI1_MOSI
     PB3(JTDO/TRACESWO)   ------> SPI1_SCK
*/
void MX_GPIO_Init(void)
{
 8002a60:	b580      	push	{r7, lr}
 8002a62:	b08c      	sub	sp, #48	@ 0x30
 8002a64:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002a66:	f107 031c 	add.w	r3, r7, #28
 8002a6a:	2200      	movs	r2, #0
 8002a6c:	601a      	str	r2, [r3, #0]
 8002a6e:	605a      	str	r2, [r3, #4]
 8002a70:	609a      	str	r2, [r3, #8]
 8002a72:	60da      	str	r2, [r3, #12]
 8002a74:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8002a76:	4b4f      	ldr	r3, [pc, #316]	@ (8002bb4 <MX_GPIO_Init+0x154>)
 8002a78:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002a7c:	4a4d      	ldr	r2, [pc, #308]	@ (8002bb4 <MX_GPIO_Init+0x154>)
 8002a7e:	f043 0310 	orr.w	r3, r3, #16
 8002a82:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002a86:	4b4b      	ldr	r3, [pc, #300]	@ (8002bb4 <MX_GPIO_Init+0x154>)
 8002a88:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002a8c:	f003 0310 	and.w	r3, r3, #16
 8002a90:	61bb      	str	r3, [r7, #24]
 8002a92:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002a94:	4b47      	ldr	r3, [pc, #284]	@ (8002bb4 <MX_GPIO_Init+0x154>)
 8002a96:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002a9a:	4a46      	ldr	r2, [pc, #280]	@ (8002bb4 <MX_GPIO_Init+0x154>)
 8002a9c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002aa0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002aa4:	4b43      	ldr	r3, [pc, #268]	@ (8002bb4 <MX_GPIO_Init+0x154>)
 8002aa6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002aaa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002aae:	617b      	str	r3, [r7, #20]
 8002ab0:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002ab2:	4b40      	ldr	r3, [pc, #256]	@ (8002bb4 <MX_GPIO_Init+0x154>)
 8002ab4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002ab8:	4a3e      	ldr	r2, [pc, #248]	@ (8002bb4 <MX_GPIO_Init+0x154>)
 8002aba:	f043 0304 	orr.w	r3, r3, #4
 8002abe:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002ac2:	4b3c      	ldr	r3, [pc, #240]	@ (8002bb4 <MX_GPIO_Init+0x154>)
 8002ac4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002ac8:	f003 0304 	and.w	r3, r3, #4
 8002acc:	613b      	str	r3, [r7, #16]
 8002ace:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002ad0:	4b38      	ldr	r3, [pc, #224]	@ (8002bb4 <MX_GPIO_Init+0x154>)
 8002ad2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002ad6:	4a37      	ldr	r2, [pc, #220]	@ (8002bb4 <MX_GPIO_Init+0x154>)
 8002ad8:	f043 0302 	orr.w	r3, r3, #2
 8002adc:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002ae0:	4b34      	ldr	r3, [pc, #208]	@ (8002bb4 <MX_GPIO_Init+0x154>)
 8002ae2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002ae6:	f003 0302 	and.w	r3, r3, #2
 8002aea:	60fb      	str	r3, [r7, #12]
 8002aec:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002aee:	4b31      	ldr	r3, [pc, #196]	@ (8002bb4 <MX_GPIO_Init+0x154>)
 8002af0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002af4:	4a2f      	ldr	r2, [pc, #188]	@ (8002bb4 <MX_GPIO_Init+0x154>)
 8002af6:	f043 0308 	orr.w	r3, r3, #8
 8002afa:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002afe:	4b2d      	ldr	r3, [pc, #180]	@ (8002bb4 <MX_GPIO_Init+0x154>)
 8002b00:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002b04:	f003 0308 	and.w	r3, r3, #8
 8002b08:	60bb      	str	r3, [r7, #8]
 8002b0a:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002b0c:	4b29      	ldr	r3, [pc, #164]	@ (8002bb4 <MX_GPIO_Init+0x154>)
 8002b0e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002b12:	4a28      	ldr	r2, [pc, #160]	@ (8002bb4 <MX_GPIO_Init+0x154>)
 8002b14:	f043 0301 	orr.w	r3, r3, #1
 8002b18:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002b1c:	4b25      	ldr	r3, [pc, #148]	@ (8002bb4 <MX_GPIO_Init+0x154>)
 8002b1e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002b22:	f003 0301 	and.w	r3, r3, #1
 8002b26:	607b      	str	r3, [r7, #4]
 8002b28:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, ACC_CS_Pin|GYRO_CS_Pin, GPIO_PIN_SET);
 8002b2a:	2201      	movs	r2, #1
 8002b2c:	2109      	movs	r1, #9
 8002b2e:	4822      	ldr	r0, [pc, #136]	@ (8002bb8 <MX_GPIO_Init+0x158>)
 8002b30:	f004 fdcc 	bl	80076cc <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = ACC_CS_Pin|GYRO_CS_Pin;
 8002b34:	2309      	movs	r3, #9
 8002b36:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002b38:	2301      	movs	r3, #1
 8002b3a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b3c:	2300      	movs	r3, #0
 8002b3e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002b40:	2303      	movs	r3, #3
 8002b42:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002b44:	f107 031c 	add.w	r3, r7, #28
 8002b48:	4619      	mov	r1, r3
 8002b4a:	481b      	ldr	r0, [pc, #108]	@ (8002bb8 <MX_GPIO_Init+0x158>)
 8002b4c:	f004 fc16 	bl	800737c <HAL_GPIO_Init>

  /*Configure GPIO pins : PEPin PEPin */
  GPIO_InitStruct.Pin = ACC_INT_Pin|GYRO_INT_Pin;
 8002b50:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8002b54:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002b56:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8002b5a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b5c:	2300      	movs	r3, #0
 8002b5e:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002b60:	f107 031c 	add.w	r3, r7, #28
 8002b64:	4619      	mov	r1, r3
 8002b66:	4815      	ldr	r0, [pc, #84]	@ (8002bbc <MX_GPIO_Init+0x15c>)
 8002b68:	f004 fc08 	bl	800737c <HAL_GPIO_Init>

  /*Configure GPIO pin : PD7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 8002b6c:	2380      	movs	r3, #128	@ 0x80
 8002b6e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b70:	2302      	movs	r3, #2
 8002b72:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b74:	2300      	movs	r3, #0
 8002b76:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002b78:	2300      	movs	r3, #0
 8002b7a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002b7c:	2305      	movs	r3, #5
 8002b7e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002b80:	f107 031c 	add.w	r3, r7, #28
 8002b84:	4619      	mov	r1, r3
 8002b86:	480e      	ldr	r0, [pc, #56]	@ (8002bc0 <MX_GPIO_Init+0x160>)
 8002b88:	f004 fbf8 	bl	800737c <HAL_GPIO_Init>

  /*Configure GPIO pin : PB3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 8002b8c:	2308      	movs	r3, #8
 8002b8e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b90:	2302      	movs	r3, #2
 8002b92:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b94:	2300      	movs	r3, #0
 8002b96:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002b98:	2300      	movs	r3, #0
 8002b9a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002b9c:	2305      	movs	r3, #5
 8002b9e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002ba0:	f107 031c 	add.w	r3, r7, #28
 8002ba4:	4619      	mov	r1, r3
 8002ba6:	4807      	ldr	r0, [pc, #28]	@ (8002bc4 <MX_GPIO_Init+0x164>)
 8002ba8:	f004 fbe8 	bl	800737c <HAL_GPIO_Init>

}
 8002bac:	bf00      	nop
 8002bae:	3730      	adds	r7, #48	@ 0x30
 8002bb0:	46bd      	mov	sp, r7
 8002bb2:	bd80      	pop	{r7, pc}
 8002bb4:	58024400 	.word	0x58024400
 8002bb8:	58020800 	.word	0x58020800
 8002bbc:	58021000 	.word	0x58021000
 8002bc0:	58020c00 	.word	0x58020c00
 8002bc4:	58020400 	.word	0x58020400

08002bc8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002bc8:	b580      	push	{r7, lr}
 8002bca:	b084      	sub	sp, #16
 8002bcc:	af00      	add	r7, sp, #0
  \details Turns on I-Cache
  */
__STATIC_FORCEINLINE void SCB_EnableICache (void)
{
  #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 8002bce:	4b40      	ldr	r3, [pc, #256]	@ (8002cd0 <main+0x108>)
 8002bd0:	695b      	ldr	r3, [r3, #20]
 8002bd2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002bd6:	2b00      	cmp	r3, #0
 8002bd8:	d11b      	bne.n	8002c12 <main+0x4a>
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8002bda:	f3bf 8f4f 	dsb	sy
}
 8002bde:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8002be0:	f3bf 8f6f 	isb	sy
}
 8002be4:	bf00      	nop

    __DSB();
    __ISB();
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 8002be6:	4b3a      	ldr	r3, [pc, #232]	@ (8002cd0 <main+0x108>)
 8002be8:	2200      	movs	r2, #0
 8002bea:	f8c3 2250 	str.w	r2, [r3, #592]	@ 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 8002bee:	f3bf 8f4f 	dsb	sy
}
 8002bf2:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8002bf4:	f3bf 8f6f 	isb	sy
}
 8002bf8:	bf00      	nop
    __DSB();
    __ISB();
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 8002bfa:	4b35      	ldr	r3, [pc, #212]	@ (8002cd0 <main+0x108>)
 8002bfc:	695b      	ldr	r3, [r3, #20]
 8002bfe:	4a34      	ldr	r2, [pc, #208]	@ (8002cd0 <main+0x108>)
 8002c00:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002c04:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 8002c06:	f3bf 8f4f 	dsb	sy
}
 8002c0a:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8002c0c:	f3bf 8f6f 	isb	sy
}
 8002c10:	e000      	b.n	8002c14 <main+0x4c>
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 8002c12:	bf00      	nop
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    uint32_t ccsidr;
    uint32_t sets;
    uint32_t ways;

    if (SCB->CCR & SCB_CCR_DC_Msk) return;  /* return if DCache is already enabled */
 8002c14:	4b2e      	ldr	r3, [pc, #184]	@ (8002cd0 <main+0x108>)
 8002c16:	695b      	ldr	r3, [r3, #20]
 8002c18:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002c1c:	2b00      	cmp	r3, #0
 8002c1e:	d138      	bne.n	8002c92 <main+0xca>

    SCB->CSSELR = 0U;                       /* select Level 1 data cache */
 8002c20:	4b2b      	ldr	r3, [pc, #172]	@ (8002cd0 <main+0x108>)
 8002c22:	2200      	movs	r2, #0
 8002c24:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 8002c28:	f3bf 8f4f 	dsb	sy
}
 8002c2c:	bf00      	nop
    __DSB();

    ccsidr = SCB->CCSIDR;
 8002c2e:	4b28      	ldr	r3, [pc, #160]	@ (8002cd0 <main+0x108>)
 8002c30:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002c34:	60fb      	str	r3, [r7, #12]

                                            /* invalidate D-Cache */
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 8002c36:	68fb      	ldr	r3, [r7, #12]
 8002c38:	0b5b      	lsrs	r3, r3, #13
 8002c3a:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8002c3e:	60bb      	str	r3, [r7, #8]
    do {
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 8002c40:	68fb      	ldr	r3, [r7, #12]
 8002c42:	08db      	lsrs	r3, r3, #3
 8002c44:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002c48:	607b      	str	r3, [r7, #4]
      do {
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8002c4a:	68bb      	ldr	r3, [r7, #8]
 8002c4c:	015a      	lsls	r2, r3, #5
 8002c4e:	f643 73e0 	movw	r3, #16352	@ 0x3fe0
 8002c52:	4013      	ands	r3, r2
                      ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
 8002c54:	687a      	ldr	r2, [r7, #4]
 8002c56:	0792      	lsls	r2, r2, #30
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8002c58:	491d      	ldr	r1, [pc, #116]	@ (8002cd0 <main+0x108>)
 8002c5a:	4313      	orrs	r3, r2
 8002c5c:	f8c1 3260 	str.w	r3, [r1, #608]	@ 0x260
        #if defined ( __CC_ARM )
          __schedule_barrier();
        #endif
      } while (ways-- != 0U);
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	1e5a      	subs	r2, r3, #1
 8002c64:	607a      	str	r2, [r7, #4]
 8002c66:	2b00      	cmp	r3, #0
 8002c68:	d1ef      	bne.n	8002c4a <main+0x82>
    } while(sets-- != 0U);
 8002c6a:	68bb      	ldr	r3, [r7, #8]
 8002c6c:	1e5a      	subs	r2, r3, #1
 8002c6e:	60ba      	str	r2, [r7, #8]
 8002c70:	2b00      	cmp	r3, #0
 8002c72:	d1e5      	bne.n	8002c40 <main+0x78>
  __ASM volatile ("dsb 0xF":::"memory");
 8002c74:	f3bf 8f4f 	dsb	sy
}
 8002c78:	bf00      	nop
    __DSB();

    SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
 8002c7a:	4b15      	ldr	r3, [pc, #84]	@ (8002cd0 <main+0x108>)
 8002c7c:	695b      	ldr	r3, [r3, #20]
 8002c7e:	4a14      	ldr	r2, [pc, #80]	@ (8002cd0 <main+0x108>)
 8002c80:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002c84:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 8002c86:	f3bf 8f4f 	dsb	sy
}
 8002c8a:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8002c8c:	f3bf 8f6f 	isb	sy
}
 8002c90:	e000      	b.n	8002c94 <main+0xcc>
    if (SCB->CCR & SCB_CCR_DC_Msk) return;  /* return if DCache is already enabled */
 8002c92:	bf00      	nop
  SCB_EnableDCache();

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002c94:	f000 fdcc 	bl	8003830 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002c98:	f000 f81c 	bl	8002cd4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002c9c:	f7ff fee0 	bl	8002a60 <MX_GPIO_Init>
  MX_DMA_Init();
 8002ca0:	f7ff fb2e 	bl	8002300 <MX_DMA_Init>
  MX_FDCAN2_Init();
 8002ca4:	f7ff fbb0 	bl	8002408 <MX_FDCAN2_Init>
  MX_FDCAN3_Init();
 8002ca8:	f7ff fc14 	bl	80024d4 <MX_FDCAN3_Init>
  MX_USART10_UART_Init();
 8002cac:	f000 fc12 	bl	80034d4 <MX_USART10_UART_Init>
  MX_SPI2_Init();
 8002cb0:	f000 f896 	bl	8002de0 <MX_SPI2_Init>
  MX_FDCAN1_Init();
 8002cb4:	f7ff fb44 	bl	8002340 <MX_FDCAN1_Init>
  MX_TIM12_Init();
 8002cb8:	f000 fb02 	bl	80032c0 <MX_TIM12_Init>
  MX_UART5_Init();
 8002cbc:	f000 fbba 	bl	8003434 <MX_UART5_Init>
  /* USER CODE BEGIN 2 */
  bsp_can_init();
 8002cc0:	f7fe fc80 	bl	80015c4 <bsp_can_init>
  /* USER CODE END 2 */

  /* Call init function for freertos objects (in cmsis_os2.c) */
  MX_FREERTOS_Init();
 8002cc4:	f7ff fdf8 	bl	80028b8 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 8002cc8:	f00c fa02 	bl	800f0d0 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8002ccc:	bf00      	nop
 8002cce:	e7fd      	b.n	8002ccc <main+0x104>
 8002cd0:	e000ed00 	.word	0xe000ed00

08002cd4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002cd4:	b580      	push	{r7, lr}
 8002cd6:	b09c      	sub	sp, #112	@ 0x70
 8002cd8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002cda:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002cde:	224c      	movs	r2, #76	@ 0x4c
 8002ce0:	2100      	movs	r1, #0
 8002ce2:	4618      	mov	r0, r3
 8002ce4:	f010 fcd2 	bl	801368c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002ce8:	1d3b      	adds	r3, r7, #4
 8002cea:	2220      	movs	r2, #32
 8002cec:	2100      	movs	r1, #0
 8002cee:	4618      	mov	r0, r3
 8002cf0:	f010 fccc 	bl	801368c <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8002cf4:	2002      	movs	r0, #2
 8002cf6:	f004 fd03 	bl	8007700 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 8002cfa:	2300      	movs	r3, #0
 8002cfc:	603b      	str	r3, [r7, #0]
 8002cfe:	4b2b      	ldr	r3, [pc, #172]	@ (8002dac <SystemClock_Config+0xd8>)
 8002d00:	699b      	ldr	r3, [r3, #24]
 8002d02:	4a2a      	ldr	r2, [pc, #168]	@ (8002dac <SystemClock_Config+0xd8>)
 8002d04:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8002d08:	6193      	str	r3, [r2, #24]
 8002d0a:	4b28      	ldr	r3, [pc, #160]	@ (8002dac <SystemClock_Config+0xd8>)
 8002d0c:	699b      	ldr	r3, [r3, #24]
 8002d0e:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8002d12:	603b      	str	r3, [r7, #0]
 8002d14:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8002d16:	bf00      	nop
 8002d18:	4b24      	ldr	r3, [pc, #144]	@ (8002dac <SystemClock_Config+0xd8>)
 8002d1a:	699b      	ldr	r3, [r3, #24]
 8002d1c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002d20:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002d24:	d1f8      	bne.n	8002d18 <SystemClock_Config+0x44>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002d26:	2301      	movs	r3, #1
 8002d28:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002d2a:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002d2e:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002d30:	2302      	movs	r3, #2
 8002d32:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002d34:	2302      	movs	r3, #2
 8002d36:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 2;
 8002d38:	2302      	movs	r3, #2
 8002d3a:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 40;
 8002d3c:	2328      	movs	r3, #40	@ 0x28
 8002d3e:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 1;
 8002d40:	2301      	movs	r3, #1
 8002d42:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 6;
 8002d44:	2306      	movs	r3, #6
 8002d46:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8002d48:	2302      	movs	r3, #2
 8002d4a:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 8002d4c:	230c      	movs	r3, #12
 8002d4e:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8002d50:	2300      	movs	r3, #0
 8002d52:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8002d54:	2300      	movs	r3, #0
 8002d56:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002d58:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002d5c:	4618      	mov	r0, r3
 8002d5e:	f004 fd09 	bl	8007774 <HAL_RCC_OscConfig>
 8002d62:	4603      	mov	r3, r0
 8002d64:	2b00      	cmp	r3, #0
 8002d66:	d001      	beq.n	8002d6c <SystemClock_Config+0x98>
  {
    Error_Handler();
 8002d68:	f000 f834 	bl	8002dd4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002d6c:	233f      	movs	r3, #63	@ 0x3f
 8002d6e:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002d70:	2303      	movs	r3, #3
 8002d72:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8002d74:	2300      	movs	r3, #0
 8002d76:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 8002d78:	2308      	movs	r3, #8
 8002d7a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 8002d7c:	2340      	movs	r3, #64	@ 0x40
 8002d7e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8002d80:	2340      	movs	r3, #64	@ 0x40
 8002d82:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8002d84:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002d88:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 8002d8a:	2340      	movs	r3, #64	@ 0x40
 8002d8c:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8002d8e:	1d3b      	adds	r3, r7, #4
 8002d90:	2103      	movs	r1, #3
 8002d92:	4618      	mov	r0, r3
 8002d94:	f005 f8c8 	bl	8007f28 <HAL_RCC_ClockConfig>
 8002d98:	4603      	mov	r3, r0
 8002d9a:	2b00      	cmp	r3, #0
 8002d9c:	d001      	beq.n	8002da2 <SystemClock_Config+0xce>
  {
    Error_Handler();
 8002d9e:	f000 f819 	bl	8002dd4 <Error_Handler>
  }
}
 8002da2:	bf00      	nop
 8002da4:	3770      	adds	r7, #112	@ 0x70
 8002da6:	46bd      	mov	sp, r7
 8002da8:	bd80      	pop	{r7, pc}
 8002daa:	bf00      	nop
 8002dac:	58024800 	.word	0x58024800

08002db0 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002db0:	b580      	push	{r7, lr}
 8002db2:	b082      	sub	sp, #8
 8002db4:	af00      	add	r7, sp, #0
 8002db6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM23) {
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	4a04      	ldr	r2, [pc, #16]	@ (8002dd0 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8002dbe:	4293      	cmp	r3, r2
 8002dc0:	d101      	bne.n	8002dc6 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8002dc2:	f000 fd71 	bl	80038a8 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8002dc6:	bf00      	nop
 8002dc8:	3708      	adds	r7, #8
 8002dca:	46bd      	mov	sp, r7
 8002dcc:	bd80      	pop	{r7, pc}
 8002dce:	bf00      	nop
 8002dd0:	4000e000 	.word	0x4000e000

08002dd4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002dd4:	b480      	push	{r7}
 8002dd6:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8002dd8:	b672      	cpsid	i
}
 8002dda:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002ddc:	bf00      	nop
 8002dde:	e7fd      	b.n	8002ddc <Error_Handler+0x8>

08002de0 <MX_SPI2_Init>:

SPI_HandleTypeDef hspi2;

/* SPI2 init function */
void MX_SPI2_Init(void)
{
 8002de0:	b580      	push	{r7, lr}
 8002de2:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 8002de4:	4b28      	ldr	r3, [pc, #160]	@ (8002e88 <MX_SPI2_Init+0xa8>)
 8002de6:	4a29      	ldr	r2, [pc, #164]	@ (8002e8c <MX_SPI2_Init+0xac>)
 8002de8:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8002dea:	4b27      	ldr	r3, [pc, #156]	@ (8002e88 <MX_SPI2_Init+0xa8>)
 8002dec:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8002df0:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8002df2:	4b25      	ldr	r3, [pc, #148]	@ (8002e88 <MX_SPI2_Init+0xa8>)
 8002df4:	2200      	movs	r2, #0
 8002df6:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8002df8:	4b23      	ldr	r3, [pc, #140]	@ (8002e88 <MX_SPI2_Init+0xa8>)
 8002dfa:	2207      	movs	r2, #7
 8002dfc:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8002dfe:	4b22      	ldr	r3, [pc, #136]	@ (8002e88 <MX_SPI2_Init+0xa8>)
 8002e00:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002e04:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_2EDGE;
 8002e06:	4b20      	ldr	r3, [pc, #128]	@ (8002e88 <MX_SPI2_Init+0xa8>)
 8002e08:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8002e0c:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8002e0e:	4b1e      	ldr	r3, [pc, #120]	@ (8002e88 <MX_SPI2_Init+0xa8>)
 8002e10:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8002e14:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8002e16:	4b1c      	ldr	r3, [pc, #112]	@ (8002e88 <MX_SPI2_Init+0xa8>)
 8002e18:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8002e1c:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002e1e:	4b1a      	ldr	r3, [pc, #104]	@ (8002e88 <MX_SPI2_Init+0xa8>)
 8002e20:	2200      	movs	r2, #0
 8002e22:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8002e24:	4b18      	ldr	r3, [pc, #96]	@ (8002e88 <MX_SPI2_Init+0xa8>)
 8002e26:	2200      	movs	r2, #0
 8002e28:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002e2a:	4b17      	ldr	r3, [pc, #92]	@ (8002e88 <MX_SPI2_Init+0xa8>)
 8002e2c:	2200      	movs	r2, #0
 8002e2e:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 0x0;
 8002e30:	4b15      	ldr	r3, [pc, #84]	@ (8002e88 <MX_SPI2_Init+0xa8>)
 8002e32:	2200      	movs	r2, #0
 8002e34:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8002e36:	4b14      	ldr	r3, [pc, #80]	@ (8002e88 <MX_SPI2_Init+0xa8>)
 8002e38:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8002e3c:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi2.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 8002e3e:	4b12      	ldr	r3, [pc, #72]	@ (8002e88 <MX_SPI2_Init+0xa8>)
 8002e40:	2200      	movs	r2, #0
 8002e42:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi2.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8002e44:	4b10      	ldr	r3, [pc, #64]	@ (8002e88 <MX_SPI2_Init+0xa8>)
 8002e46:	2200      	movs	r2, #0
 8002e48:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi2.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8002e4a:	4b0f      	ldr	r3, [pc, #60]	@ (8002e88 <MX_SPI2_Init+0xa8>)
 8002e4c:	2200      	movs	r2, #0
 8002e4e:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi2.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8002e50:	4b0d      	ldr	r3, [pc, #52]	@ (8002e88 <MX_SPI2_Init+0xa8>)
 8002e52:	2200      	movs	r2, #0
 8002e54:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi2.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8002e56:	4b0c      	ldr	r3, [pc, #48]	@ (8002e88 <MX_SPI2_Init+0xa8>)
 8002e58:	2200      	movs	r2, #0
 8002e5a:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi2.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 8002e5c:	4b0a      	ldr	r3, [pc, #40]	@ (8002e88 <MX_SPI2_Init+0xa8>)
 8002e5e:	2200      	movs	r2, #0
 8002e60:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi2.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8002e62:	4b09      	ldr	r3, [pc, #36]	@ (8002e88 <MX_SPI2_Init+0xa8>)
 8002e64:	2200      	movs	r2, #0
 8002e66:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi2.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 8002e68:	4b07      	ldr	r3, [pc, #28]	@ (8002e88 <MX_SPI2_Init+0xa8>)
 8002e6a:	2200      	movs	r2, #0
 8002e6c:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi2.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8002e6e:	4b06      	ldr	r3, [pc, #24]	@ (8002e88 <MX_SPI2_Init+0xa8>)
 8002e70:	2200      	movs	r2, #0
 8002e72:	659a      	str	r2, [r3, #88]	@ 0x58
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8002e74:	4804      	ldr	r0, [pc, #16]	@ (8002e88 <MX_SPI2_Init+0xa8>)
 8002e76:	f007 f9e7 	bl	800a248 <HAL_SPI_Init>
 8002e7a:	4603      	mov	r3, r0
 8002e7c:	2b00      	cmp	r3, #0
 8002e7e:	d001      	beq.n	8002e84 <MX_SPI2_Init+0xa4>
  {
    Error_Handler();
 8002e80:	f7ff ffa8 	bl	8002dd4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8002e84:	bf00      	nop
 8002e86:	bd80      	pop	{r7, pc}
 8002e88:	240017b4 	.word	0x240017b4
 8002e8c:	40003800 	.word	0x40003800

08002e90 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8002e90:	b580      	push	{r7, lr}
 8002e92:	b0ba      	sub	sp, #232	@ 0xe8
 8002e94:	af00      	add	r7, sp, #0
 8002e96:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002e98:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8002e9c:	2200      	movs	r2, #0
 8002e9e:	601a      	str	r2, [r3, #0]
 8002ea0:	605a      	str	r2, [r3, #4]
 8002ea2:	609a      	str	r2, [r3, #8]
 8002ea4:	60da      	str	r2, [r3, #12]
 8002ea6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002ea8:	f107 0318 	add.w	r3, r7, #24
 8002eac:	22b8      	movs	r2, #184	@ 0xb8
 8002eae:	2100      	movs	r1, #0
 8002eb0:	4618      	mov	r0, r3
 8002eb2:	f010 fbeb 	bl	801368c <memset>
  if(spiHandle->Instance==SPI2)
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	4a3c      	ldr	r2, [pc, #240]	@ (8002fac <HAL_SPI_MspInit+0x11c>)
 8002ebc:	4293      	cmp	r3, r2
 8002ebe:	d171      	bne.n	8002fa4 <HAL_SPI_MspInit+0x114>

  /* USER CODE END SPI2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI2;
 8002ec0:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8002ec4:	f04f 0300 	mov.w	r3, #0
 8002ec8:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL;
 8002ecc:	2300      	movs	r3, #0
 8002ece:	677b      	str	r3, [r7, #116]	@ 0x74
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002ed0:	f107 0318 	add.w	r3, r7, #24
 8002ed4:	4618      	mov	r0, r3
 8002ed6:	f005 fbf5 	bl	80086c4 <HAL_RCCEx_PeriphCLKConfig>
 8002eda:	4603      	mov	r3, r0
 8002edc:	2b00      	cmp	r3, #0
 8002ede:	d001      	beq.n	8002ee4 <HAL_SPI_MspInit+0x54>
    {
      Error_Handler();
 8002ee0:	f7ff ff78 	bl	8002dd4 <Error_Handler>
    }

    /* SPI2 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8002ee4:	4b32      	ldr	r3, [pc, #200]	@ (8002fb0 <HAL_SPI_MspInit+0x120>)
 8002ee6:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8002eea:	4a31      	ldr	r2, [pc, #196]	@ (8002fb0 <HAL_SPI_MspInit+0x120>)
 8002eec:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002ef0:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8002ef4:	4b2e      	ldr	r3, [pc, #184]	@ (8002fb0 <HAL_SPI_MspInit+0x120>)
 8002ef6:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8002efa:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002efe:	617b      	str	r3, [r7, #20]
 8002f00:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002f02:	4b2b      	ldr	r3, [pc, #172]	@ (8002fb0 <HAL_SPI_MspInit+0x120>)
 8002f04:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002f08:	4a29      	ldr	r2, [pc, #164]	@ (8002fb0 <HAL_SPI_MspInit+0x120>)
 8002f0a:	f043 0304 	orr.w	r3, r3, #4
 8002f0e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002f12:	4b27      	ldr	r3, [pc, #156]	@ (8002fb0 <HAL_SPI_MspInit+0x120>)
 8002f14:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002f18:	f003 0304 	and.w	r3, r3, #4
 8002f1c:	613b      	str	r3, [r7, #16]
 8002f1e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002f20:	4b23      	ldr	r3, [pc, #140]	@ (8002fb0 <HAL_SPI_MspInit+0x120>)
 8002f22:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002f26:	4a22      	ldr	r2, [pc, #136]	@ (8002fb0 <HAL_SPI_MspInit+0x120>)
 8002f28:	f043 0302 	orr.w	r3, r3, #2
 8002f2c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002f30:	4b1f      	ldr	r3, [pc, #124]	@ (8002fb0 <HAL_SPI_MspInit+0x120>)
 8002f32:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002f36:	f003 0302 	and.w	r3, r3, #2
 8002f3a:	60fb      	str	r3, [r7, #12]
 8002f3c:	68fb      	ldr	r3, [r7, #12]
    /**SPI2 GPIO Configuration
    PC1     ------> SPI2_MOSI
    PC2_C     ------> SPI2_MISO
    PB13     ------> SPI2_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2;
 8002f3e:	2306      	movs	r3, #6
 8002f40:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002f44:	2302      	movs	r3, #2
 8002f46:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f4a:	2300      	movs	r3, #0
 8002f4c:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002f50:	2300      	movs	r3, #0
 8002f52:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8002f56:	2305      	movs	r3, #5
 8002f58:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002f5c:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8002f60:	4619      	mov	r1, r3
 8002f62:	4814      	ldr	r0, [pc, #80]	@ (8002fb4 <HAL_SPI_MspInit+0x124>)
 8002f64:	f004 fa0a 	bl	800737c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_13;
 8002f68:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002f6c:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002f70:	2302      	movs	r3, #2
 8002f72:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f76:	2300      	movs	r3, #0
 8002f78:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002f7c:	2300      	movs	r3, #0
 8002f7e:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8002f82:	2305      	movs	r3, #5
 8002f84:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002f88:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8002f8c:	4619      	mov	r1, r3
 8002f8e:	480a      	ldr	r0, [pc, #40]	@ (8002fb8 <HAL_SPI_MspInit+0x128>)
 8002f90:	f004 f9f4 	bl	800737c <HAL_GPIO_Init>

    /* SPI2 interrupt Init */
    HAL_NVIC_SetPriority(SPI2_IRQn, 5, 0);
 8002f94:	2200      	movs	r2, #0
 8002f96:	2105      	movs	r1, #5
 8002f98:	2024      	movs	r0, #36	@ 0x24
 8002f9a:	f000 fd5d 	bl	8003a58 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
 8002f9e:	2024      	movs	r0, #36	@ 0x24
 8002fa0:	f000 fd74 	bl	8003a8c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 8002fa4:	bf00      	nop
 8002fa6:	37e8      	adds	r7, #232	@ 0xe8
 8002fa8:	46bd      	mov	sp, r7
 8002faa:	bd80      	pop	{r7, pc}
 8002fac:	40003800 	.word	0x40003800
 8002fb0:	58024400 	.word	0x58024400
 8002fb4:	58020800 	.word	0x58020800
 8002fb8:	58020400 	.word	0x58020400

08002fbc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002fbc:	b580      	push	{r7, lr}
 8002fbe:	b082      	sub	sp, #8
 8002fc0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002fc2:	4b0c      	ldr	r3, [pc, #48]	@ (8002ff4 <HAL_MspInit+0x38>)
 8002fc4:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8002fc8:	4a0a      	ldr	r2, [pc, #40]	@ (8002ff4 <HAL_MspInit+0x38>)
 8002fca:	f043 0302 	orr.w	r3, r3, #2
 8002fce:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8002fd2:	4b08      	ldr	r3, [pc, #32]	@ (8002ff4 <HAL_MspInit+0x38>)
 8002fd4:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8002fd8:	f003 0302 	and.w	r3, r3, #2
 8002fdc:	607b      	str	r3, [r7, #4]
 8002fde:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8002fe0:	2200      	movs	r2, #0
 8002fe2:	210f      	movs	r1, #15
 8002fe4:	f06f 0001 	mvn.w	r0, #1
 8002fe8:	f000 fd36 	bl	8003a58 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002fec:	bf00      	nop
 8002fee:	3708      	adds	r7, #8
 8002ff0:	46bd      	mov	sp, r7
 8002ff2:	bd80      	pop	{r7, pc}
 8002ff4:	58024400 	.word	0x58024400

08002ff8 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002ff8:	b580      	push	{r7, lr}
 8002ffa:	b08e      	sub	sp, #56	@ 0x38
 8002ffc:	af00      	add	r7, sp, #0
 8002ffe:	6078      	str	r0, [r7, #4]
  uint32_t              uwTimclock;

  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;
/*Configure the TIM23 IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	2b0f      	cmp	r3, #15
 8003004:	d844      	bhi.n	8003090 <HAL_InitTick+0x98>
  {
  HAL_NVIC_SetPriority(TIM23_IRQn, TickPriority ,0U);
 8003006:	2200      	movs	r2, #0
 8003008:	6879      	ldr	r1, [r7, #4]
 800300a:	20a1      	movs	r0, #161	@ 0xa1
 800300c:	f000 fd24 	bl	8003a58 <HAL_NVIC_SetPriority>

  /* Enable the TIM23 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM23_IRQn);
 8003010:	20a1      	movs	r0, #161	@ 0xa1
 8003012:	f000 fd3b 	bl	8003a8c <HAL_NVIC_EnableIRQ>
    uwTickPrio = TickPriority;
 8003016:	4a24      	ldr	r2, [pc, #144]	@ (80030a8 <HAL_InitTick+0xb0>)
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Enable TIM23 clock */
  __HAL_RCC_TIM23_CLK_ENABLE();
 800301c:	4b23      	ldr	r3, [pc, #140]	@ (80030ac <HAL_InitTick+0xb4>)
 800301e:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8003022:	4a22      	ldr	r2, [pc, #136]	@ (80030ac <HAL_InitTick+0xb4>)
 8003024:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003028:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
 800302c:	4b1f      	ldr	r3, [pc, #124]	@ (80030ac <HAL_InitTick+0xb4>)
 800302e:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8003032:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003036:	60bb      	str	r3, [r7, #8]
 8003038:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 800303a:	f107 020c 	add.w	r2, r7, #12
 800303e:	f107 0310 	add.w	r3, r7, #16
 8003042:	4611      	mov	r1, r2
 8003044:	4618      	mov	r0, r3
 8003046:	f005 fafb 	bl	8008640 <HAL_RCC_GetClockConfig>

  /* Compute TIM23 clock */
      uwTimclock = 2*HAL_RCC_GetPCLK2Freq();
 800304a:	f005 fae3 	bl	8008614 <HAL_RCC_GetPCLK2Freq>
 800304e:	4603      	mov	r3, r0
 8003050:	005b      	lsls	r3, r3, #1
 8003052:	637b      	str	r3, [r7, #52]	@ 0x34

  /* Compute the prescaler value to have TIM23 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8003054:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003056:	4a16      	ldr	r2, [pc, #88]	@ (80030b0 <HAL_InitTick+0xb8>)
 8003058:	fba2 2303 	umull	r2, r3, r2, r3
 800305c:	0c9b      	lsrs	r3, r3, #18
 800305e:	3b01      	subs	r3, #1
 8003060:	633b      	str	r3, [r7, #48]	@ 0x30

  /* Initialize TIM23 */
  htim23.Instance = TIM23;
 8003062:	4b14      	ldr	r3, [pc, #80]	@ (80030b4 <HAL_InitTick+0xbc>)
 8003064:	4a14      	ldr	r2, [pc, #80]	@ (80030b8 <HAL_InitTick+0xc0>)
 8003066:	601a      	str	r2, [r3, #0]
  + Period = [(TIM23CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim23.Init.Period = (1000000U / 1000U) - 1U;
 8003068:	4b12      	ldr	r3, [pc, #72]	@ (80030b4 <HAL_InitTick+0xbc>)
 800306a:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800306e:	60da      	str	r2, [r3, #12]
  htim23.Init.Prescaler = uwPrescalerValue;
 8003070:	4a10      	ldr	r2, [pc, #64]	@ (80030b4 <HAL_InitTick+0xbc>)
 8003072:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003074:	6053      	str	r3, [r2, #4]
  htim23.Init.ClockDivision = 0;
 8003076:	4b0f      	ldr	r3, [pc, #60]	@ (80030b4 <HAL_InitTick+0xbc>)
 8003078:	2200      	movs	r2, #0
 800307a:	611a      	str	r2, [r3, #16]
  htim23.Init.CounterMode = TIM_COUNTERMODE_UP;
 800307c:	4b0d      	ldr	r3, [pc, #52]	@ (80030b4 <HAL_InitTick+0xbc>)
 800307e:	2200      	movs	r2, #0
 8003080:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim23) == HAL_OK)
 8003082:	480c      	ldr	r0, [pc, #48]	@ (80030b4 <HAL_InitTick+0xbc>)
 8003084:	f008 f841 	bl	800b10a <HAL_TIM_Base_Init>
 8003088:	4603      	mov	r3, r0
 800308a:	2b00      	cmp	r3, #0
 800308c:	d107      	bne.n	800309e <HAL_InitTick+0xa6>
 800308e:	e001      	b.n	8003094 <HAL_InitTick+0x9c>
    return HAL_ERROR;
 8003090:	2301      	movs	r3, #1
 8003092:	e005      	b.n	80030a0 <HAL_InitTick+0xa8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim23);
 8003094:	4807      	ldr	r0, [pc, #28]	@ (80030b4 <HAL_InitTick+0xbc>)
 8003096:	f008 f899 	bl	800b1cc <HAL_TIM_Base_Start_IT>
 800309a:	4603      	mov	r3, r0
 800309c:	e000      	b.n	80030a0 <HAL_InitTick+0xa8>
  }

  /* Return function status */
  return HAL_ERROR;
 800309e:	2301      	movs	r3, #1
}
 80030a0:	4618      	mov	r0, r3
 80030a2:	3738      	adds	r7, #56	@ 0x38
 80030a4:	46bd      	mov	sp, r7
 80030a6:	bd80      	pop	{r7, pc}
 80030a8:	24000044 	.word	0x24000044
 80030ac:	58024400 	.word	0x58024400
 80030b0:	431bde83 	.word	0x431bde83
 80030b4:	2400183c 	.word	0x2400183c
 80030b8:	4000e000 	.word	0x4000e000

080030bc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80030bc:	b480      	push	{r7}
 80030be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80030c0:	bf00      	nop
 80030c2:	e7fd      	b.n	80030c0 <NMI_Handler+0x4>

080030c4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80030c4:	b480      	push	{r7}
 80030c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80030c8:	bf00      	nop
 80030ca:	e7fd      	b.n	80030c8 <HardFault_Handler+0x4>

080030cc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80030cc:	b480      	push	{r7}
 80030ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80030d0:	bf00      	nop
 80030d2:	e7fd      	b.n	80030d0 <MemManage_Handler+0x4>

080030d4 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80030d4:	b480      	push	{r7}
 80030d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80030d8:	bf00      	nop
 80030da:	e7fd      	b.n	80030d8 <BusFault_Handler+0x4>

080030dc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80030dc:	b480      	push	{r7}
 80030de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80030e0:	bf00      	nop
 80030e2:	e7fd      	b.n	80030e0 <UsageFault_Handler+0x4>

080030e4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80030e4:	b480      	push	{r7}
 80030e6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80030e8:	bf00      	nop
 80030ea:	46bd      	mov	sp, r7
 80030ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030f0:	4770      	bx	lr
	...

080030f4 <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 80030f4:	b580      	push	{r7, lr}
 80030f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart5_rx);
 80030f8:	4802      	ldr	r0, [pc, #8]	@ (8003104 <DMA1_Stream0_IRQHandler+0x10>)
 80030fa:	f001 fd91 	bl	8004c20 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 80030fe:	bf00      	nop
 8003100:	bd80      	pop	{r7, pc}
 8003102:	bf00      	nop
 8003104:	240019fc 	.word	0x240019fc

08003108 <FDCAN1_IT0_IRQHandler>:

/**
  * @brief This function handles FDCAN1 interrupt 0.
  */
void FDCAN1_IT0_IRQHandler(void)
{
 8003108:	b580      	push	{r7, lr}
 800310a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FDCAN1_IT0_IRQn 0 */

  /* USER CODE END FDCAN1_IT0_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan1);
 800310c:	4802      	ldr	r0, [pc, #8]	@ (8003118 <FDCAN1_IT0_IRQHandler+0x10>)
 800310e:	f003 fc27 	bl	8006960 <HAL_FDCAN_IRQHandler>
  /* USER CODE BEGIN FDCAN1_IT0_IRQn 1 */

  /* USER CODE END FDCAN1_IT0_IRQn 1 */
}
 8003112:	bf00      	nop
 8003114:	bd80      	pop	{r7, pc}
 8003116:	bf00      	nop
 8003118:	24000120 	.word	0x24000120

0800311c <FDCAN2_IT0_IRQHandler>:

/**
  * @brief This function handles FDCAN2 interrupt 0.
  */
void FDCAN2_IT0_IRQHandler(void)
{
 800311c:	b580      	push	{r7, lr}
 800311e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FDCAN2_IT0_IRQn 0 */

  /* USER CODE END FDCAN2_IT0_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan2);
 8003120:	4802      	ldr	r0, [pc, #8]	@ (800312c <FDCAN2_IT0_IRQHandler+0x10>)
 8003122:	f003 fc1d 	bl	8006960 <HAL_FDCAN_IRQHandler>
  /* USER CODE BEGIN FDCAN2_IT0_IRQn 1 */

  /* USER CODE END FDCAN2_IT0_IRQn 1 */
}
 8003126:	bf00      	nop
 8003128:	bd80      	pop	{r7, pc}
 800312a:	bf00      	nop
 800312c:	240001c0 	.word	0x240001c0

08003130 <FDCAN1_IT1_IRQHandler>:

/**
  * @brief This function handles FDCAN1 interrupt 1.
  */
void FDCAN1_IT1_IRQHandler(void)
{
 8003130:	b580      	push	{r7, lr}
 8003132:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FDCAN1_IT1_IRQn 0 */

  /* USER CODE END FDCAN1_IT1_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan1);
 8003134:	4802      	ldr	r0, [pc, #8]	@ (8003140 <FDCAN1_IT1_IRQHandler+0x10>)
 8003136:	f003 fc13 	bl	8006960 <HAL_FDCAN_IRQHandler>
  /* USER CODE BEGIN FDCAN1_IT1_IRQn 1 */

  /* USER CODE END FDCAN1_IT1_IRQn 1 */
}
 800313a:	bf00      	nop
 800313c:	bd80      	pop	{r7, pc}
 800313e:	bf00      	nop
 8003140:	24000120 	.word	0x24000120

08003144 <FDCAN2_IT1_IRQHandler>:

/**
  * @brief This function handles FDCAN2 interrupt 1.
  */
void FDCAN2_IT1_IRQHandler(void)
{
 8003144:	b580      	push	{r7, lr}
 8003146:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FDCAN2_IT1_IRQn 0 */

  /* USER CODE END FDCAN2_IT1_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan2);
 8003148:	4802      	ldr	r0, [pc, #8]	@ (8003154 <FDCAN2_IT1_IRQHandler+0x10>)
 800314a:	f003 fc09 	bl	8006960 <HAL_FDCAN_IRQHandler>
  /* USER CODE BEGIN FDCAN2_IT1_IRQn 1 */

  /* USER CODE END FDCAN2_IT1_IRQn 1 */
}
 800314e:	bf00      	nop
 8003150:	bd80      	pop	{r7, pc}
 8003152:	bf00      	nop
 8003154:	240001c0 	.word	0x240001c0

08003158 <SPI2_IRQHandler>:

/**
  * @brief This function handles SPI2 global interrupt.
  */
void SPI2_IRQHandler(void)
{
 8003158:	b580      	push	{r7, lr}
 800315a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI2_IRQn 0 */

  /* USER CODE END SPI2_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi2);
 800315c:	4802      	ldr	r0, [pc, #8]	@ (8003168 <SPI2_IRQHandler+0x10>)
 800315e:	f007 fcd1 	bl	800ab04 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI2_IRQn 1 */

  /* USER CODE END SPI2_IRQn 1 */
}
 8003162:	bf00      	nop
 8003164:	bd80      	pop	{r7, pc}
 8003166:	bf00      	nop
 8003168:	240017b4 	.word	0x240017b4

0800316c <UART5_IRQHandler>:

/**
  * @brief This function handles UART5 global interrupt.
  */
void UART5_IRQHandler(void)
{
 800316c:	b580      	push	{r7, lr}
 800316e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART5_IRQn 0 */

  /* USER CODE END UART5_IRQn 0 */
  HAL_UART_IRQHandler(&huart5);
 8003170:	4802      	ldr	r0, [pc, #8]	@ (800317c <UART5_IRQHandler+0x10>)
 8003172:	f009 fa01 	bl	800c578 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART5_IRQn 1 */

  /* USER CODE END UART5_IRQn 1 */
}
 8003176:	bf00      	nop
 8003178:	bd80      	pop	{r7, pc}
 800317a:	bf00      	nop
 800317c:	240018d4 	.word	0x240018d4

08003180 <USART10_IRQHandler>:

/**
  * @brief This function handles USART10 global interrupt.
  */
void USART10_IRQHandler(void)
{
 8003180:	b580      	push	{r7, lr}
 8003182:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART10_IRQn 0 */

  /* USER CODE END USART10_IRQn 0 */
  HAL_UART_IRQHandler(&huart10);
 8003184:	4802      	ldr	r0, [pc, #8]	@ (8003190 <USART10_IRQHandler+0x10>)
 8003186:	f009 f9f7 	bl	800c578 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART10_IRQn 1 */

  /* USER CODE END USART10_IRQn 1 */
}
 800318a:	bf00      	nop
 800318c:	bd80      	pop	{r7, pc}
 800318e:	bf00      	nop
 8003190:	24001968 	.word	0x24001968

08003194 <FDCAN3_IT0_IRQHandler>:

/**
  * @brief This function handles FDCAN3 interrupt 0.
  */
void FDCAN3_IT0_IRQHandler(void)
{
 8003194:	b580      	push	{r7, lr}
 8003196:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FDCAN3_IT0_IRQn 0 */

  /* USER CODE END FDCAN3_IT0_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan3);
 8003198:	4802      	ldr	r0, [pc, #8]	@ (80031a4 <FDCAN3_IT0_IRQHandler+0x10>)
 800319a:	f003 fbe1 	bl	8006960 <HAL_FDCAN_IRQHandler>
  /* USER CODE BEGIN FDCAN3_IT0_IRQn 1 */

  /* USER CODE END FDCAN3_IT0_IRQn 1 */
}
 800319e:	bf00      	nop
 80031a0:	bd80      	pop	{r7, pc}
 80031a2:	bf00      	nop
 80031a4:	24000260 	.word	0x24000260

080031a8 <FDCAN3_IT1_IRQHandler>:

/**
  * @brief This function handles FDCAN3 interrupt 1.
  */
void FDCAN3_IT1_IRQHandler(void)
{
 80031a8:	b580      	push	{r7, lr}
 80031aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FDCAN3_IT1_IRQn 0 */

  /* USER CODE END FDCAN3_IT1_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan3);
 80031ac:	4802      	ldr	r0, [pc, #8]	@ (80031b8 <FDCAN3_IT1_IRQHandler+0x10>)
 80031ae:	f003 fbd7 	bl	8006960 <HAL_FDCAN_IRQHandler>
  /* USER CODE BEGIN FDCAN3_IT1_IRQn 1 */

  /* USER CODE END FDCAN3_IT1_IRQn 1 */
}
 80031b2:	bf00      	nop
 80031b4:	bd80      	pop	{r7, pc}
 80031b6:	bf00      	nop
 80031b8:	24000260 	.word	0x24000260

080031bc <TIM23_IRQHandler>:

/**
  * @brief This function handles TIM23 global interrupt.
  */
void TIM23_IRQHandler(void)
{
 80031bc:	b580      	push	{r7, lr}
 80031be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM23_IRQn 0 */

  /* USER CODE END TIM23_IRQn 0 */
  HAL_TIM_IRQHandler(&htim23);
 80031c0:	4802      	ldr	r0, [pc, #8]	@ (80031cc <TIM23_IRQHandler+0x10>)
 80031c2:	f008 f9fd 	bl	800b5c0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM23_IRQn 1 */

  /* USER CODE END TIM23_IRQn 1 */
}
 80031c6:	bf00      	nop
 80031c8:	bd80      	pop	{r7, pc}
 80031ca:	bf00      	nop
 80031cc:	2400183c 	.word	0x2400183c

080031d0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80031d0:	b480      	push	{r7}
 80031d2:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80031d4:	4b32      	ldr	r3, [pc, #200]	@ (80032a0 <SystemInit+0xd0>)
 80031d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80031da:	4a31      	ldr	r2, [pc, #196]	@ (80032a0 <SystemInit+0xd0>)
 80031dc:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80031e0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80031e4:	4b2f      	ldr	r3, [pc, #188]	@ (80032a4 <SystemInit+0xd4>)
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	f003 030f 	and.w	r3, r3, #15
 80031ec:	2b06      	cmp	r3, #6
 80031ee:	d807      	bhi.n	8003200 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80031f0:	4b2c      	ldr	r3, [pc, #176]	@ (80032a4 <SystemInit+0xd4>)
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	f023 030f 	bic.w	r3, r3, #15
 80031f8:	4a2a      	ldr	r2, [pc, #168]	@ (80032a4 <SystemInit+0xd4>)
 80031fa:	f043 0307 	orr.w	r3, r3, #7
 80031fe:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8003200:	4b29      	ldr	r3, [pc, #164]	@ (80032a8 <SystemInit+0xd8>)
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	4a28      	ldr	r2, [pc, #160]	@ (80032a8 <SystemInit+0xd8>)
 8003206:	f043 0301 	orr.w	r3, r3, #1
 800320a:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 800320c:	4b26      	ldr	r3, [pc, #152]	@ (80032a8 <SystemInit+0xd8>)
 800320e:	2200      	movs	r2, #0
 8003210:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8003212:	4b25      	ldr	r3, [pc, #148]	@ (80032a8 <SystemInit+0xd8>)
 8003214:	681a      	ldr	r2, [r3, #0]
 8003216:	4924      	ldr	r1, [pc, #144]	@ (80032a8 <SystemInit+0xd8>)
 8003218:	4b24      	ldr	r3, [pc, #144]	@ (80032ac <SystemInit+0xdc>)
 800321a:	4013      	ands	r3, r2
 800321c:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 800321e:	4b21      	ldr	r3, [pc, #132]	@ (80032a4 <SystemInit+0xd4>)
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	f003 0308 	and.w	r3, r3, #8
 8003226:	2b00      	cmp	r3, #0
 8003228:	d007      	beq.n	800323a <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 800322a:	4b1e      	ldr	r3, [pc, #120]	@ (80032a4 <SystemInit+0xd4>)
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	f023 030f 	bic.w	r3, r3, #15
 8003232:	4a1c      	ldr	r2, [pc, #112]	@ (80032a4 <SystemInit+0xd4>)
 8003234:	f043 0307 	orr.w	r3, r3, #7
 8003238:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 800323a:	4b1b      	ldr	r3, [pc, #108]	@ (80032a8 <SystemInit+0xd8>)
 800323c:	2200      	movs	r2, #0
 800323e:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8003240:	4b19      	ldr	r3, [pc, #100]	@ (80032a8 <SystemInit+0xd8>)
 8003242:	2200      	movs	r2, #0
 8003244:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8003246:	4b18      	ldr	r3, [pc, #96]	@ (80032a8 <SystemInit+0xd8>)
 8003248:	2200      	movs	r2, #0
 800324a:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 800324c:	4b16      	ldr	r3, [pc, #88]	@ (80032a8 <SystemInit+0xd8>)
 800324e:	4a18      	ldr	r2, [pc, #96]	@ (80032b0 <SystemInit+0xe0>)
 8003250:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8003252:	4b15      	ldr	r3, [pc, #84]	@ (80032a8 <SystemInit+0xd8>)
 8003254:	4a17      	ldr	r2, [pc, #92]	@ (80032b4 <SystemInit+0xe4>)
 8003256:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8003258:	4b13      	ldr	r3, [pc, #76]	@ (80032a8 <SystemInit+0xd8>)
 800325a:	4a17      	ldr	r2, [pc, #92]	@ (80032b8 <SystemInit+0xe8>)
 800325c:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 800325e:	4b12      	ldr	r3, [pc, #72]	@ (80032a8 <SystemInit+0xd8>)
 8003260:	2200      	movs	r2, #0
 8003262:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8003264:	4b10      	ldr	r3, [pc, #64]	@ (80032a8 <SystemInit+0xd8>)
 8003266:	4a14      	ldr	r2, [pc, #80]	@ (80032b8 <SystemInit+0xe8>)
 8003268:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 800326a:	4b0f      	ldr	r3, [pc, #60]	@ (80032a8 <SystemInit+0xd8>)
 800326c:	2200      	movs	r2, #0
 800326e:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8003270:	4b0d      	ldr	r3, [pc, #52]	@ (80032a8 <SystemInit+0xd8>)
 8003272:	4a11      	ldr	r2, [pc, #68]	@ (80032b8 <SystemInit+0xe8>)
 8003274:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8003276:	4b0c      	ldr	r3, [pc, #48]	@ (80032a8 <SystemInit+0xd8>)
 8003278:	2200      	movs	r2, #0
 800327a:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 800327c:	4b0a      	ldr	r3, [pc, #40]	@ (80032a8 <SystemInit+0xd8>)
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	4a09      	ldr	r2, [pc, #36]	@ (80032a8 <SystemInit+0xd8>)
 8003282:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003286:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8003288:	4b07      	ldr	r3, [pc, #28]	@ (80032a8 <SystemInit+0xd8>)
 800328a:	2200      	movs	r2, #0
 800328c:	661a      	str	r2, [r3, #96]	@ 0x60
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 800328e:	4b0b      	ldr	r3, [pc, #44]	@ (80032bc <SystemInit+0xec>)
 8003290:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 8003294:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 8003296:	bf00      	nop
 8003298:	46bd      	mov	sp, r7
 800329a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800329e:	4770      	bx	lr
 80032a0:	e000ed00 	.word	0xe000ed00
 80032a4:	52002000 	.word	0x52002000
 80032a8:	58024400 	.word	0x58024400
 80032ac:	eaf6ed7f 	.word	0xeaf6ed7f
 80032b0:	02020200 	.word	0x02020200
 80032b4:	01ff0000 	.word	0x01ff0000
 80032b8:	01010280 	.word	0x01010280
 80032bc:	52004000 	.word	0x52004000

080032c0 <MX_TIM12_Init>:

TIM_HandleTypeDef htim12;

/* TIM12 init function */
void MX_TIM12_Init(void)
{
 80032c0:	b580      	push	{r7, lr}
 80032c2:	b08a      	sub	sp, #40	@ 0x28
 80032c4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM12_Init 0 */

  /* USER CODE END TIM12_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80032c6:	f107 031c 	add.w	r3, r7, #28
 80032ca:	2200      	movs	r2, #0
 80032cc:	601a      	str	r2, [r3, #0]
 80032ce:	605a      	str	r2, [r3, #4]
 80032d0:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80032d2:	463b      	mov	r3, r7
 80032d4:	2200      	movs	r2, #0
 80032d6:	601a      	str	r2, [r3, #0]
 80032d8:	605a      	str	r2, [r3, #4]
 80032da:	609a      	str	r2, [r3, #8]
 80032dc:	60da      	str	r2, [r3, #12]
 80032de:	611a      	str	r2, [r3, #16]
 80032e0:	615a      	str	r2, [r3, #20]
 80032e2:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM12_Init 1 */

  /* USER CODE END TIM12_Init 1 */
  htim12.Instance = TIM12;
 80032e4:	4b22      	ldr	r3, [pc, #136]	@ (8003370 <MX_TIM12_Init+0xb0>)
 80032e6:	4a23      	ldr	r2, [pc, #140]	@ (8003374 <MX_TIM12_Init+0xb4>)
 80032e8:	601a      	str	r2, [r3, #0]
  htim12.Init.Prescaler = 24-1;
 80032ea:	4b21      	ldr	r3, [pc, #132]	@ (8003370 <MX_TIM12_Init+0xb0>)
 80032ec:	2217      	movs	r2, #23
 80032ee:	605a      	str	r2, [r3, #4]
  htim12.Init.CounterMode = TIM_COUNTERMODE_UP;
 80032f0:	4b1f      	ldr	r3, [pc, #124]	@ (8003370 <MX_TIM12_Init+0xb0>)
 80032f2:	2200      	movs	r2, #0
 80032f4:	609a      	str	r2, [r3, #8]
  htim12.Init.Period = 2000-1;
 80032f6:	4b1e      	ldr	r3, [pc, #120]	@ (8003370 <MX_TIM12_Init+0xb0>)
 80032f8:	f240 72cf 	movw	r2, #1999	@ 0x7cf
 80032fc:	60da      	str	r2, [r3, #12]
  htim12.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80032fe:	4b1c      	ldr	r3, [pc, #112]	@ (8003370 <MX_TIM12_Init+0xb0>)
 8003300:	2200      	movs	r2, #0
 8003302:	611a      	str	r2, [r3, #16]
  htim12.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003304:	4b1a      	ldr	r3, [pc, #104]	@ (8003370 <MX_TIM12_Init+0xb0>)
 8003306:	2200      	movs	r2, #0
 8003308:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim12) != HAL_OK)
 800330a:	4819      	ldr	r0, [pc, #100]	@ (8003370 <MX_TIM12_Init+0xb0>)
 800330c:	f007 ffe4 	bl	800b2d8 <HAL_TIM_PWM_Init>
 8003310:	4603      	mov	r3, r0
 8003312:	2b00      	cmp	r3, #0
 8003314:	d001      	beq.n	800331a <MX_TIM12_Init+0x5a>
  {
    Error_Handler();
 8003316:	f7ff fd5d 	bl	8002dd4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800331a:	2300      	movs	r3, #0
 800331c:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800331e:	2300      	movs	r3, #0
 8003320:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim12, &sMasterConfig) != HAL_OK)
 8003322:	f107 031c 	add.w	r3, r7, #28
 8003326:	4619      	mov	r1, r3
 8003328:	4811      	ldr	r0, [pc, #68]	@ (8003370 <MX_TIM12_Init+0xb0>)
 800332a:	f008 ff3b 	bl	800c1a4 <HAL_TIMEx_MasterConfigSynchronization>
 800332e:	4603      	mov	r3, r0
 8003330:	2b00      	cmp	r3, #0
 8003332:	d001      	beq.n	8003338 <MX_TIM12_Init+0x78>
  {
    Error_Handler();
 8003334:	f7ff fd4e 	bl	8002dd4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003338:	2360      	movs	r3, #96	@ 0x60
 800333a:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 1000;
 800333c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003340:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003342:	2300      	movs	r3, #0
 8003344:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003346:	2300      	movs	r3, #0
 8003348:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim12, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800334a:	463b      	mov	r3, r7
 800334c:	2204      	movs	r2, #4
 800334e:	4619      	mov	r1, r3
 8003350:	4807      	ldr	r0, [pc, #28]	@ (8003370 <MX_TIM12_Init+0xb0>)
 8003352:	f008 fa3d 	bl	800b7d0 <HAL_TIM_PWM_ConfigChannel>
 8003356:	4603      	mov	r3, r0
 8003358:	2b00      	cmp	r3, #0
 800335a:	d001      	beq.n	8003360 <MX_TIM12_Init+0xa0>
  {
    Error_Handler();
 800335c:	f7ff fd3a 	bl	8002dd4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM12_Init 2 */

  /* USER CODE END TIM12_Init 2 */
  HAL_TIM_MspPostInit(&htim12);
 8003360:	4803      	ldr	r0, [pc, #12]	@ (8003370 <MX_TIM12_Init+0xb0>)
 8003362:	f000 f82b 	bl	80033bc <HAL_TIM_MspPostInit>

}
 8003366:	bf00      	nop
 8003368:	3728      	adds	r7, #40	@ 0x28
 800336a:	46bd      	mov	sp, r7
 800336c:	bd80      	pop	{r7, pc}
 800336e:	bf00      	nop
 8003370:	24001888 	.word	0x24001888
 8003374:	40001800 	.word	0x40001800

08003378 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8003378:	b480      	push	{r7}
 800337a:	b085      	sub	sp, #20
 800337c:	af00      	add	r7, sp, #0
 800337e:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM12)
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	4a0b      	ldr	r2, [pc, #44]	@ (80033b4 <HAL_TIM_PWM_MspInit+0x3c>)
 8003386:	4293      	cmp	r3, r2
 8003388:	d10e      	bne.n	80033a8 <HAL_TIM_PWM_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM12_MspInit 0 */

  /* USER CODE END TIM12_MspInit 0 */
    /* TIM12 clock enable */
    __HAL_RCC_TIM12_CLK_ENABLE();
 800338a:	4b0b      	ldr	r3, [pc, #44]	@ (80033b8 <HAL_TIM_PWM_MspInit+0x40>)
 800338c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8003390:	4a09      	ldr	r2, [pc, #36]	@ (80033b8 <HAL_TIM_PWM_MspInit+0x40>)
 8003392:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003396:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 800339a:	4b07      	ldr	r3, [pc, #28]	@ (80033b8 <HAL_TIM_PWM_MspInit+0x40>)
 800339c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80033a0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80033a4:	60fb      	str	r3, [r7, #12]
 80033a6:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM12_MspInit 1 */

  /* USER CODE END TIM12_MspInit 1 */
  }
}
 80033a8:	bf00      	nop
 80033aa:	3714      	adds	r7, #20
 80033ac:	46bd      	mov	sp, r7
 80033ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033b2:	4770      	bx	lr
 80033b4:	40001800 	.word	0x40001800
 80033b8:	58024400 	.word	0x58024400

080033bc <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 80033bc:	b580      	push	{r7, lr}
 80033be:	b088      	sub	sp, #32
 80033c0:	af00      	add	r7, sp, #0
 80033c2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80033c4:	f107 030c 	add.w	r3, r7, #12
 80033c8:	2200      	movs	r2, #0
 80033ca:	601a      	str	r2, [r3, #0]
 80033cc:	605a      	str	r2, [r3, #4]
 80033ce:	609a      	str	r2, [r3, #8]
 80033d0:	60da      	str	r2, [r3, #12]
 80033d2:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM12)
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	4a13      	ldr	r2, [pc, #76]	@ (8003428 <HAL_TIM_MspPostInit+0x6c>)
 80033da:	4293      	cmp	r3, r2
 80033dc:	d11f      	bne.n	800341e <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM12_MspPostInit 0 */

  /* USER CODE END TIM12_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80033de:	4b13      	ldr	r3, [pc, #76]	@ (800342c <HAL_TIM_MspPostInit+0x70>)
 80033e0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80033e4:	4a11      	ldr	r2, [pc, #68]	@ (800342c <HAL_TIM_MspPostInit+0x70>)
 80033e6:	f043 0302 	orr.w	r3, r3, #2
 80033ea:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80033ee:	4b0f      	ldr	r3, [pc, #60]	@ (800342c <HAL_TIM_MspPostInit+0x70>)
 80033f0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80033f4:	f003 0302 	and.w	r3, r3, #2
 80033f8:	60bb      	str	r3, [r7, #8]
 80033fa:	68bb      	ldr	r3, [r7, #8]
    /**TIM12 GPIO Configuration
    PB15     ------> TIM12_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 80033fc:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003400:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003402:	2302      	movs	r3, #2
 8003404:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003406:	2300      	movs	r3, #0
 8003408:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800340a:	2300      	movs	r3, #0
 800340c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM12;
 800340e:	2302      	movs	r3, #2
 8003410:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003412:	f107 030c 	add.w	r3, r7, #12
 8003416:	4619      	mov	r1, r3
 8003418:	4805      	ldr	r0, [pc, #20]	@ (8003430 <HAL_TIM_MspPostInit+0x74>)
 800341a:	f003 ffaf 	bl	800737c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM12_MspPostInit 1 */

  /* USER CODE END TIM12_MspPostInit 1 */
  }

}
 800341e:	bf00      	nop
 8003420:	3720      	adds	r7, #32
 8003422:	46bd      	mov	sp, r7
 8003424:	bd80      	pop	{r7, pc}
 8003426:	bf00      	nop
 8003428:	40001800 	.word	0x40001800
 800342c:	58024400 	.word	0x58024400
 8003430:	58020400 	.word	0x58020400

08003434 <MX_UART5_Init>:
UART_HandleTypeDef huart10;
DMA_HandleTypeDef hdma_uart5_rx;

/* UART5 init function */
void MX_UART5_Init(void)
{
 8003434:	b580      	push	{r7, lr}
 8003436:	af00      	add	r7, sp, #0
  /* USER CODE END UART5_Init 0 */

  /* USER CODE BEGIN UART5_Init 1 */

  /* USER CODE END UART5_Init 1 */
  huart5.Instance = UART5;
 8003438:	4b23      	ldr	r3, [pc, #140]	@ (80034c8 <MX_UART5_Init+0x94>)
 800343a:	4a24      	ldr	r2, [pc, #144]	@ (80034cc <MX_UART5_Init+0x98>)
 800343c:	601a      	str	r2, [r3, #0]
  huart5.Init.BaudRate = 100000;
 800343e:	4b22      	ldr	r3, [pc, #136]	@ (80034c8 <MX_UART5_Init+0x94>)
 8003440:	4a23      	ldr	r2, [pc, #140]	@ (80034d0 <MX_UART5_Init+0x9c>)
 8003442:	605a      	str	r2, [r3, #4]
  huart5.Init.WordLength = UART_WORDLENGTH_9B;
 8003444:	4b20      	ldr	r3, [pc, #128]	@ (80034c8 <MX_UART5_Init+0x94>)
 8003446:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800344a:	609a      	str	r2, [r3, #8]
  huart5.Init.StopBits = UART_STOPBITS_1;
 800344c:	4b1e      	ldr	r3, [pc, #120]	@ (80034c8 <MX_UART5_Init+0x94>)
 800344e:	2200      	movs	r2, #0
 8003450:	60da      	str	r2, [r3, #12]
  huart5.Init.Parity = UART_PARITY_EVEN;
 8003452:	4b1d      	ldr	r3, [pc, #116]	@ (80034c8 <MX_UART5_Init+0x94>)
 8003454:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003458:	611a      	str	r2, [r3, #16]
  huart5.Init.Mode = UART_MODE_TX_RX;
 800345a:	4b1b      	ldr	r3, [pc, #108]	@ (80034c8 <MX_UART5_Init+0x94>)
 800345c:	220c      	movs	r2, #12
 800345e:	615a      	str	r2, [r3, #20]
  huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003460:	4b19      	ldr	r3, [pc, #100]	@ (80034c8 <MX_UART5_Init+0x94>)
 8003462:	2200      	movs	r2, #0
 8003464:	619a      	str	r2, [r3, #24]
  huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 8003466:	4b18      	ldr	r3, [pc, #96]	@ (80034c8 <MX_UART5_Init+0x94>)
 8003468:	2200      	movs	r2, #0
 800346a:	61da      	str	r2, [r3, #28]
  huart5.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800346c:	4b16      	ldr	r3, [pc, #88]	@ (80034c8 <MX_UART5_Init+0x94>)
 800346e:	2200      	movs	r2, #0
 8003470:	621a      	str	r2, [r3, #32]
  huart5.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8003472:	4b15      	ldr	r3, [pc, #84]	@ (80034c8 <MX_UART5_Init+0x94>)
 8003474:	2200      	movs	r2, #0
 8003476:	625a      	str	r2, [r3, #36]	@ 0x24
  huart5.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8003478:	4b13      	ldr	r3, [pc, #76]	@ (80034c8 <MX_UART5_Init+0x94>)
 800347a:	2200      	movs	r2, #0
 800347c:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart5) != HAL_OK)
 800347e:	4812      	ldr	r0, [pc, #72]	@ (80034c8 <MX_UART5_Init+0x94>)
 8003480:	f008 ff4a 	bl	800c318 <HAL_UART_Init>
 8003484:	4603      	mov	r3, r0
 8003486:	2b00      	cmp	r3, #0
 8003488:	d001      	beq.n	800348e <MX_UART5_Init+0x5a>
  {
    Error_Handler();
 800348a:	f7ff fca3 	bl	8002dd4 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart5, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800348e:	2100      	movs	r1, #0
 8003490:	480d      	ldr	r0, [pc, #52]	@ (80034c8 <MX_UART5_Init+0x94>)
 8003492:	f00b fd3a 	bl	800ef0a <HAL_UARTEx_SetTxFifoThreshold>
 8003496:	4603      	mov	r3, r0
 8003498:	2b00      	cmp	r3, #0
 800349a:	d001      	beq.n	80034a0 <MX_UART5_Init+0x6c>
  {
    Error_Handler();
 800349c:	f7ff fc9a 	bl	8002dd4 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart5, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80034a0:	2100      	movs	r1, #0
 80034a2:	4809      	ldr	r0, [pc, #36]	@ (80034c8 <MX_UART5_Init+0x94>)
 80034a4:	f00b fd6f 	bl	800ef86 <HAL_UARTEx_SetRxFifoThreshold>
 80034a8:	4603      	mov	r3, r0
 80034aa:	2b00      	cmp	r3, #0
 80034ac:	d001      	beq.n	80034b2 <MX_UART5_Init+0x7e>
  {
    Error_Handler();
 80034ae:	f7ff fc91 	bl	8002dd4 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart5) != HAL_OK)
 80034b2:	4805      	ldr	r0, [pc, #20]	@ (80034c8 <MX_UART5_Init+0x94>)
 80034b4:	f00b fcf0 	bl	800ee98 <HAL_UARTEx_DisableFifoMode>
 80034b8:	4603      	mov	r3, r0
 80034ba:	2b00      	cmp	r3, #0
 80034bc:	d001      	beq.n	80034c2 <MX_UART5_Init+0x8e>
  {
    Error_Handler();
 80034be:	f7ff fc89 	bl	8002dd4 <Error_Handler>
  }
  /* USER CODE BEGIN UART5_Init 2 */

  /* USER CODE END UART5_Init 2 */

}
 80034c2:	bf00      	nop
 80034c4:	bd80      	pop	{r7, pc}
 80034c6:	bf00      	nop
 80034c8:	240018d4 	.word	0x240018d4
 80034cc:	40005000 	.word	0x40005000
 80034d0:	000186a0 	.word	0x000186a0

080034d4 <MX_USART10_UART_Init>:
/* USART10 init function */

void MX_USART10_UART_Init(void)
{
 80034d4:	b580      	push	{r7, lr}
 80034d6:	af00      	add	r7, sp, #0
  /* USER CODE END USART10_Init 0 */

  /* USER CODE BEGIN USART10_Init 1 */

  /* USER CODE END USART10_Init 1 */
  huart10.Instance = USART10;
 80034d8:	4b22      	ldr	r3, [pc, #136]	@ (8003564 <MX_USART10_UART_Init+0x90>)
 80034da:	4a23      	ldr	r2, [pc, #140]	@ (8003568 <MX_USART10_UART_Init+0x94>)
 80034dc:	601a      	str	r2, [r3, #0]
  huart10.Init.BaudRate = 921600;
 80034de:	4b21      	ldr	r3, [pc, #132]	@ (8003564 <MX_USART10_UART_Init+0x90>)
 80034e0:	f44f 2261 	mov.w	r2, #921600	@ 0xe1000
 80034e4:	605a      	str	r2, [r3, #4]
  huart10.Init.WordLength = UART_WORDLENGTH_8B;
 80034e6:	4b1f      	ldr	r3, [pc, #124]	@ (8003564 <MX_USART10_UART_Init+0x90>)
 80034e8:	2200      	movs	r2, #0
 80034ea:	609a      	str	r2, [r3, #8]
  huart10.Init.StopBits = UART_STOPBITS_1;
 80034ec:	4b1d      	ldr	r3, [pc, #116]	@ (8003564 <MX_USART10_UART_Init+0x90>)
 80034ee:	2200      	movs	r2, #0
 80034f0:	60da      	str	r2, [r3, #12]
  huart10.Init.Parity = UART_PARITY_NONE;
 80034f2:	4b1c      	ldr	r3, [pc, #112]	@ (8003564 <MX_USART10_UART_Init+0x90>)
 80034f4:	2200      	movs	r2, #0
 80034f6:	611a      	str	r2, [r3, #16]
  huart10.Init.Mode = UART_MODE_TX_RX;
 80034f8:	4b1a      	ldr	r3, [pc, #104]	@ (8003564 <MX_USART10_UART_Init+0x90>)
 80034fa:	220c      	movs	r2, #12
 80034fc:	615a      	str	r2, [r3, #20]
  huart10.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80034fe:	4b19      	ldr	r3, [pc, #100]	@ (8003564 <MX_USART10_UART_Init+0x90>)
 8003500:	2200      	movs	r2, #0
 8003502:	619a      	str	r2, [r3, #24]
  huart10.Init.OverSampling = UART_OVERSAMPLING_16;
 8003504:	4b17      	ldr	r3, [pc, #92]	@ (8003564 <MX_USART10_UART_Init+0x90>)
 8003506:	2200      	movs	r2, #0
 8003508:	61da      	str	r2, [r3, #28]
  huart10.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800350a:	4b16      	ldr	r3, [pc, #88]	@ (8003564 <MX_USART10_UART_Init+0x90>)
 800350c:	2200      	movs	r2, #0
 800350e:	621a      	str	r2, [r3, #32]
  huart10.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8003510:	4b14      	ldr	r3, [pc, #80]	@ (8003564 <MX_USART10_UART_Init+0x90>)
 8003512:	2200      	movs	r2, #0
 8003514:	625a      	str	r2, [r3, #36]	@ 0x24
  huart10.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8003516:	4b13      	ldr	r3, [pc, #76]	@ (8003564 <MX_USART10_UART_Init+0x90>)
 8003518:	2200      	movs	r2, #0
 800351a:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart10) != HAL_OK)
 800351c:	4811      	ldr	r0, [pc, #68]	@ (8003564 <MX_USART10_UART_Init+0x90>)
 800351e:	f008 fefb 	bl	800c318 <HAL_UART_Init>
 8003522:	4603      	mov	r3, r0
 8003524:	2b00      	cmp	r3, #0
 8003526:	d001      	beq.n	800352c <MX_USART10_UART_Init+0x58>
  {
    Error_Handler();
 8003528:	f7ff fc54 	bl	8002dd4 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart10, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800352c:	2100      	movs	r1, #0
 800352e:	480d      	ldr	r0, [pc, #52]	@ (8003564 <MX_USART10_UART_Init+0x90>)
 8003530:	f00b fceb 	bl	800ef0a <HAL_UARTEx_SetTxFifoThreshold>
 8003534:	4603      	mov	r3, r0
 8003536:	2b00      	cmp	r3, #0
 8003538:	d001      	beq.n	800353e <MX_USART10_UART_Init+0x6a>
  {
    Error_Handler();
 800353a:	f7ff fc4b 	bl	8002dd4 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart10, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800353e:	2100      	movs	r1, #0
 8003540:	4808      	ldr	r0, [pc, #32]	@ (8003564 <MX_USART10_UART_Init+0x90>)
 8003542:	f00b fd20 	bl	800ef86 <HAL_UARTEx_SetRxFifoThreshold>
 8003546:	4603      	mov	r3, r0
 8003548:	2b00      	cmp	r3, #0
 800354a:	d001      	beq.n	8003550 <MX_USART10_UART_Init+0x7c>
  {
    Error_Handler();
 800354c:	f7ff fc42 	bl	8002dd4 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart10) != HAL_OK)
 8003550:	4804      	ldr	r0, [pc, #16]	@ (8003564 <MX_USART10_UART_Init+0x90>)
 8003552:	f00b fca1 	bl	800ee98 <HAL_UARTEx_DisableFifoMode>
 8003556:	4603      	mov	r3, r0
 8003558:	2b00      	cmp	r3, #0
 800355a:	d001      	beq.n	8003560 <MX_USART10_UART_Init+0x8c>
  {
    Error_Handler();
 800355c:	f7ff fc3a 	bl	8002dd4 <Error_Handler>
  }
  /* USER CODE BEGIN USART10_Init 2 */

  /* USER CODE END USART10_Init 2 */

}
 8003560:	bf00      	nop
 8003562:	bd80      	pop	{r7, pc}
 8003564:	24001968 	.word	0x24001968
 8003568:	40011c00 	.word	0x40011c00

0800356c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800356c:	b580      	push	{r7, lr}
 800356e:	b0bc      	sub	sp, #240	@ 0xf0
 8003570:	af00      	add	r7, sp, #0
 8003572:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003574:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8003578:	2200      	movs	r2, #0
 800357a:	601a      	str	r2, [r3, #0]
 800357c:	605a      	str	r2, [r3, #4]
 800357e:	609a      	str	r2, [r3, #8]
 8003580:	60da      	str	r2, [r3, #12]
 8003582:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8003584:	f107 0320 	add.w	r3, r7, #32
 8003588:	22b8      	movs	r2, #184	@ 0xb8
 800358a:	2100      	movs	r1, #0
 800358c:	4618      	mov	r0, r3
 800358e:	f010 f87d 	bl	801368c <memset>
  if(uartHandle->Instance==UART5)
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	4a89      	ldr	r2, [pc, #548]	@ (80037bc <HAL_UART_MspInit+0x250>)
 8003598:	4293      	cmp	r3, r2
 800359a:	f040 80a2 	bne.w	80036e2 <HAL_UART_MspInit+0x176>

  /* USER CODE END UART5_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_UART5;
 800359e:	f04f 0202 	mov.w	r2, #2
 80035a2:	f04f 0300 	mov.w	r3, #0
 80035a6:	e9c7 2308 	strd	r2, r3, [r7, #32]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 80035aa:	2300      	movs	r3, #0
 80035ac:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80035b0:	f107 0320 	add.w	r3, r7, #32
 80035b4:	4618      	mov	r0, r3
 80035b6:	f005 f885 	bl	80086c4 <HAL_RCCEx_PeriphCLKConfig>
 80035ba:	4603      	mov	r3, r0
 80035bc:	2b00      	cmp	r3, #0
 80035be:	d001      	beq.n	80035c4 <HAL_UART_MspInit+0x58>
    {
      Error_Handler();
 80035c0:	f7ff fc08 	bl	8002dd4 <Error_Handler>
    }

    /* UART5 clock enable */
    __HAL_RCC_UART5_CLK_ENABLE();
 80035c4:	4b7e      	ldr	r3, [pc, #504]	@ (80037c0 <HAL_UART_MspInit+0x254>)
 80035c6:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80035ca:	4a7d      	ldr	r2, [pc, #500]	@ (80037c0 <HAL_UART_MspInit+0x254>)
 80035cc:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80035d0:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80035d4:	4b7a      	ldr	r3, [pc, #488]	@ (80037c0 <HAL_UART_MspInit+0x254>)
 80035d6:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80035da:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80035de:	61fb      	str	r3, [r7, #28]
 80035e0:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80035e2:	4b77      	ldr	r3, [pc, #476]	@ (80037c0 <HAL_UART_MspInit+0x254>)
 80035e4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80035e8:	4a75      	ldr	r2, [pc, #468]	@ (80037c0 <HAL_UART_MspInit+0x254>)
 80035ea:	f043 0304 	orr.w	r3, r3, #4
 80035ee:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80035f2:	4b73      	ldr	r3, [pc, #460]	@ (80037c0 <HAL_UART_MspInit+0x254>)
 80035f4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80035f8:	f003 0304 	and.w	r3, r3, #4
 80035fc:	61bb      	str	r3, [r7, #24]
 80035fe:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8003600:	4b6f      	ldr	r3, [pc, #444]	@ (80037c0 <HAL_UART_MspInit+0x254>)
 8003602:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003606:	4a6e      	ldr	r2, [pc, #440]	@ (80037c0 <HAL_UART_MspInit+0x254>)
 8003608:	f043 0308 	orr.w	r3, r3, #8
 800360c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8003610:	4b6b      	ldr	r3, [pc, #428]	@ (80037c0 <HAL_UART_MspInit+0x254>)
 8003612:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003616:	f003 0308 	and.w	r3, r3, #8
 800361a:	617b      	str	r3, [r7, #20]
 800361c:	697b      	ldr	r3, [r7, #20]
    /**UART5 GPIO Configuration
    PC12     ------> UART5_TX
    PD2     ------> UART5_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 800361e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003622:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003626:	2302      	movs	r3, #2
 8003628:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800362c:	2300      	movs	r3, #0
 800362e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003632:	2300      	movs	r3, #0
 8003634:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 8003638:	2308      	movs	r3, #8
 800363a:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800363e:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8003642:	4619      	mov	r1, r3
 8003644:	485f      	ldr	r0, [pc, #380]	@ (80037c4 <HAL_UART_MspInit+0x258>)
 8003646:	f003 fe99 	bl	800737c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 800364a:	2304      	movs	r3, #4
 800364c:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003650:	2302      	movs	r3, #2
 8003652:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003656:	2300      	movs	r3, #0
 8003658:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800365c:	2300      	movs	r3, #0
 800365e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 8003662:	2308      	movs	r3, #8
 8003664:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003668:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 800366c:	4619      	mov	r1, r3
 800366e:	4856      	ldr	r0, [pc, #344]	@ (80037c8 <HAL_UART_MspInit+0x25c>)
 8003670:	f003 fe84 	bl	800737c <HAL_GPIO_Init>

    /* UART5 DMA Init */
    /* UART5_RX Init */
    hdma_uart5_rx.Instance = DMA1_Stream0;
 8003674:	4b55      	ldr	r3, [pc, #340]	@ (80037cc <HAL_UART_MspInit+0x260>)
 8003676:	4a56      	ldr	r2, [pc, #344]	@ (80037d0 <HAL_UART_MspInit+0x264>)
 8003678:	601a      	str	r2, [r3, #0]
    hdma_uart5_rx.Init.Request = DMA_REQUEST_UART5_RX;
 800367a:	4b54      	ldr	r3, [pc, #336]	@ (80037cc <HAL_UART_MspInit+0x260>)
 800367c:	2241      	movs	r2, #65	@ 0x41
 800367e:	605a      	str	r2, [r3, #4]
    hdma_uart5_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003680:	4b52      	ldr	r3, [pc, #328]	@ (80037cc <HAL_UART_MspInit+0x260>)
 8003682:	2200      	movs	r2, #0
 8003684:	609a      	str	r2, [r3, #8]
    hdma_uart5_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003686:	4b51      	ldr	r3, [pc, #324]	@ (80037cc <HAL_UART_MspInit+0x260>)
 8003688:	2200      	movs	r2, #0
 800368a:	60da      	str	r2, [r3, #12]
    hdma_uart5_rx.Init.MemInc = DMA_MINC_ENABLE;
 800368c:	4b4f      	ldr	r3, [pc, #316]	@ (80037cc <HAL_UART_MspInit+0x260>)
 800368e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003692:	611a      	str	r2, [r3, #16]
    hdma_uart5_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003694:	4b4d      	ldr	r3, [pc, #308]	@ (80037cc <HAL_UART_MspInit+0x260>)
 8003696:	2200      	movs	r2, #0
 8003698:	615a      	str	r2, [r3, #20]
    hdma_uart5_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800369a:	4b4c      	ldr	r3, [pc, #304]	@ (80037cc <HAL_UART_MspInit+0x260>)
 800369c:	2200      	movs	r2, #0
 800369e:	619a      	str	r2, [r3, #24]
    hdma_uart5_rx.Init.Mode = DMA_NORMAL;
 80036a0:	4b4a      	ldr	r3, [pc, #296]	@ (80037cc <HAL_UART_MspInit+0x260>)
 80036a2:	2200      	movs	r2, #0
 80036a4:	61da      	str	r2, [r3, #28]
    hdma_uart5_rx.Init.Priority = DMA_PRIORITY_LOW;
 80036a6:	4b49      	ldr	r3, [pc, #292]	@ (80037cc <HAL_UART_MspInit+0x260>)
 80036a8:	2200      	movs	r2, #0
 80036aa:	621a      	str	r2, [r3, #32]
    hdma_uart5_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80036ac:	4b47      	ldr	r3, [pc, #284]	@ (80037cc <HAL_UART_MspInit+0x260>)
 80036ae:	2200      	movs	r2, #0
 80036b0:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_uart5_rx) != HAL_OK)
 80036b2:	4846      	ldr	r0, [pc, #280]	@ (80037cc <HAL_UART_MspInit+0x260>)
 80036b4:	f000 f9f8 	bl	8003aa8 <HAL_DMA_Init>
 80036b8:	4603      	mov	r3, r0
 80036ba:	2b00      	cmp	r3, #0
 80036bc:	d001      	beq.n	80036c2 <HAL_UART_MspInit+0x156>
    {
      Error_Handler();
 80036be:	f7ff fb89 	bl	8002dd4 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_uart5_rx);
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	4a41      	ldr	r2, [pc, #260]	@ (80037cc <HAL_UART_MspInit+0x260>)
 80036c6:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 80036ca:	4a40      	ldr	r2, [pc, #256]	@ (80037cc <HAL_UART_MspInit+0x260>)
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	6393      	str	r3, [r2, #56]	@ 0x38

    /* UART5 interrupt Init */
    HAL_NVIC_SetPriority(UART5_IRQn, 5, 0);
 80036d0:	2200      	movs	r2, #0
 80036d2:	2105      	movs	r1, #5
 80036d4:	2035      	movs	r0, #53	@ 0x35
 80036d6:	f000 f9bf 	bl	8003a58 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART5_IRQn);
 80036da:	2035      	movs	r0, #53	@ 0x35
 80036dc:	f000 f9d6 	bl	8003a8c <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART10_IRQn);
  /* USER CODE BEGIN USART10_MspInit 1 */

  /* USER CODE END USART10_MspInit 1 */
  }
}
 80036e0:	e067      	b.n	80037b2 <HAL_UART_MspInit+0x246>
  else if(uartHandle->Instance==USART10)
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	4a3b      	ldr	r2, [pc, #236]	@ (80037d4 <HAL_UART_MspInit+0x268>)
 80036e8:	4293      	cmp	r3, r2
 80036ea:	d162      	bne.n	80037b2 <HAL_UART_MspInit+0x246>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART10;
 80036ec:	f04f 0201 	mov.w	r2, #1
 80036f0:	f04f 0300 	mov.w	r3, #0
 80036f4:	e9c7 2308 	strd	r2, r3, [r7, #32]
    PeriphClkInitStruct.Usart16ClockSelection = RCC_USART16910CLKSOURCE_D2PCLK2;
 80036f8:	2300      	movs	r3, #0
 80036fa:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80036fe:	f107 0320 	add.w	r3, r7, #32
 8003702:	4618      	mov	r0, r3
 8003704:	f004 ffde 	bl	80086c4 <HAL_RCCEx_PeriphCLKConfig>
 8003708:	4603      	mov	r3, r0
 800370a:	2b00      	cmp	r3, #0
 800370c:	d001      	beq.n	8003712 <HAL_UART_MspInit+0x1a6>
      Error_Handler();
 800370e:	f7ff fb61 	bl	8002dd4 <Error_Handler>
    __HAL_RCC_USART10_CLK_ENABLE();
 8003712:	4b2b      	ldr	r3, [pc, #172]	@ (80037c0 <HAL_UART_MspInit+0x254>)
 8003714:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003718:	4a29      	ldr	r2, [pc, #164]	@ (80037c0 <HAL_UART_MspInit+0x254>)
 800371a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800371e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8003722:	4b27      	ldr	r3, [pc, #156]	@ (80037c0 <HAL_UART_MspInit+0x254>)
 8003724:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003728:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800372c:	613b      	str	r3, [r7, #16]
 800372e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8003730:	4b23      	ldr	r3, [pc, #140]	@ (80037c0 <HAL_UART_MspInit+0x254>)
 8003732:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003736:	4a22      	ldr	r2, [pc, #136]	@ (80037c0 <HAL_UART_MspInit+0x254>)
 8003738:	f043 0310 	orr.w	r3, r3, #16
 800373c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8003740:	4b1f      	ldr	r3, [pc, #124]	@ (80037c0 <HAL_UART_MspInit+0x254>)
 8003742:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003746:	f003 0310 	and.w	r3, r3, #16
 800374a:	60fb      	str	r3, [r7, #12]
 800374c:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 800374e:	2304      	movs	r3, #4
 8003750:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003754:	2302      	movs	r3, #2
 8003756:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800375a:	2300      	movs	r3, #0
 800375c:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003760:	2303      	movs	r3, #3
 8003762:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF4_USART10;
 8003766:	2304      	movs	r3, #4
 8003768:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800376c:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8003770:	4619      	mov	r1, r3
 8003772:	4819      	ldr	r0, [pc, #100]	@ (80037d8 <HAL_UART_MspInit+0x26c>)
 8003774:	f003 fe02 	bl	800737c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8003778:	2308      	movs	r3, #8
 800377a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800377e:	2302      	movs	r3, #2
 8003780:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003784:	2300      	movs	r3, #0
 8003786:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800378a:	2303      	movs	r3, #3
 800378c:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF11_USART10;
 8003790:	230b      	movs	r3, #11
 8003792:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003796:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 800379a:	4619      	mov	r1, r3
 800379c:	480e      	ldr	r0, [pc, #56]	@ (80037d8 <HAL_UART_MspInit+0x26c>)
 800379e:	f003 fded 	bl	800737c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART10_IRQn, 5, 0);
 80037a2:	2200      	movs	r2, #0
 80037a4:	2105      	movs	r1, #5
 80037a6:	209c      	movs	r0, #156	@ 0x9c
 80037a8:	f000 f956 	bl	8003a58 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART10_IRQn);
 80037ac:	209c      	movs	r0, #156	@ 0x9c
 80037ae:	f000 f96d 	bl	8003a8c <HAL_NVIC_EnableIRQ>
}
 80037b2:	bf00      	nop
 80037b4:	37f0      	adds	r7, #240	@ 0xf0
 80037b6:	46bd      	mov	sp, r7
 80037b8:	bd80      	pop	{r7, pc}
 80037ba:	bf00      	nop
 80037bc:	40005000 	.word	0x40005000
 80037c0:	58024400 	.word	0x58024400
 80037c4:	58020800 	.word	0x58020800
 80037c8:	58020c00 	.word	0x58020c00
 80037cc:	240019fc 	.word	0x240019fc
 80037d0:	40020010 	.word	0x40020010
 80037d4:	40011c00 	.word	0x40011c00
 80037d8:	58021000 	.word	0x58021000

080037dc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 80037dc:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8003814 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 80037e0:	f7ff fcf6 	bl	80031d0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80037e4:	480c      	ldr	r0, [pc, #48]	@ (8003818 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80037e6:	490d      	ldr	r1, [pc, #52]	@ (800381c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80037e8:	4a0d      	ldr	r2, [pc, #52]	@ (8003820 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80037ea:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80037ec:	e002      	b.n	80037f4 <LoopCopyDataInit>

080037ee <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80037ee:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80037f0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80037f2:	3304      	adds	r3, #4

080037f4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80037f4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80037f6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80037f8:	d3f9      	bcc.n	80037ee <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80037fa:	4a0a      	ldr	r2, [pc, #40]	@ (8003824 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80037fc:	4c0a      	ldr	r4, [pc, #40]	@ (8003828 <LoopFillZerobss+0x22>)
  movs r3, #0
 80037fe:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003800:	e001      	b.n	8003806 <LoopFillZerobss>

08003802 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003802:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003804:	3204      	adds	r2, #4

08003806 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003806:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003808:	d3fb      	bcc.n	8003802 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800380a:	f00f ffab 	bl	8013764 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800380e:	f7ff f9db 	bl	8002bc8 <main>
  bx  lr
 8003812:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8003814:	24050000 	.word	0x24050000
  ldr r0, =_sdata
 8003818:	24000000 	.word	0x24000000
  ldr r1, =_edata
 800381c:	240000bc 	.word	0x240000bc
  ldr r2, =_sidata
 8003820:	08014498 	.word	0x08014498
  ldr r2, =_sbss
 8003824:	240000bc 	.word	0x240000bc
  ldr r4, =_ebss
 8003828:	24005f74 	.word	0x24005f74

0800382c <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800382c:	e7fe      	b.n	800382c <ADC3_IRQHandler>
	...

08003830 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003830:	b580      	push	{r7, lr}
 8003832:	b082      	sub	sp, #8
 8003834:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003836:	2003      	movs	r0, #3
 8003838:	f000 f903 	bl	8003a42 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 800383c:	f004 fd2a 	bl	8008294 <HAL_RCC_GetSysClockFreq>
 8003840:	4602      	mov	r2, r0
 8003842:	4b15      	ldr	r3, [pc, #84]	@ (8003898 <HAL_Init+0x68>)
 8003844:	699b      	ldr	r3, [r3, #24]
 8003846:	0a1b      	lsrs	r3, r3, #8
 8003848:	f003 030f 	and.w	r3, r3, #15
 800384c:	4913      	ldr	r1, [pc, #76]	@ (800389c <HAL_Init+0x6c>)
 800384e:	5ccb      	ldrb	r3, [r1, r3]
 8003850:	f003 031f 	and.w	r3, r3, #31
 8003854:	fa22 f303 	lsr.w	r3, r2, r3
 8003858:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800385a:	4b0f      	ldr	r3, [pc, #60]	@ (8003898 <HAL_Init+0x68>)
 800385c:	699b      	ldr	r3, [r3, #24]
 800385e:	f003 030f 	and.w	r3, r3, #15
 8003862:	4a0e      	ldr	r2, [pc, #56]	@ (800389c <HAL_Init+0x6c>)
 8003864:	5cd3      	ldrb	r3, [r2, r3]
 8003866:	f003 031f 	and.w	r3, r3, #31
 800386a:	687a      	ldr	r2, [r7, #4]
 800386c:	fa22 f303 	lsr.w	r3, r2, r3
 8003870:	4a0b      	ldr	r2, [pc, #44]	@ (80038a0 <HAL_Init+0x70>)
 8003872:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8003874:	4a0b      	ldr	r2, [pc, #44]	@ (80038a4 <HAL_Init+0x74>)
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800387a:	200f      	movs	r0, #15
 800387c:	f7ff fbbc 	bl	8002ff8 <HAL_InitTick>
 8003880:	4603      	mov	r3, r0
 8003882:	2b00      	cmp	r3, #0
 8003884:	d001      	beq.n	800388a <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8003886:	2301      	movs	r3, #1
 8003888:	e002      	b.n	8003890 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 800388a:	f7ff fb97 	bl	8002fbc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800388e:	2300      	movs	r3, #0
}
 8003890:	4618      	mov	r0, r3
 8003892:	3708      	adds	r7, #8
 8003894:	46bd      	mov	sp, r7
 8003896:	bd80      	pop	{r7, pc}
 8003898:	58024400 	.word	0x58024400
 800389c:	080142bc 	.word	0x080142bc
 80038a0:	24000040 	.word	0x24000040
 80038a4:	2400003c 	.word	0x2400003c

080038a8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80038a8:	b480      	push	{r7}
 80038aa:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80038ac:	4b06      	ldr	r3, [pc, #24]	@ (80038c8 <HAL_IncTick+0x20>)
 80038ae:	781b      	ldrb	r3, [r3, #0]
 80038b0:	461a      	mov	r2, r3
 80038b2:	4b06      	ldr	r3, [pc, #24]	@ (80038cc <HAL_IncTick+0x24>)
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	4413      	add	r3, r2
 80038b8:	4a04      	ldr	r2, [pc, #16]	@ (80038cc <HAL_IncTick+0x24>)
 80038ba:	6013      	str	r3, [r2, #0]
}
 80038bc:	bf00      	nop
 80038be:	46bd      	mov	sp, r7
 80038c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038c4:	4770      	bx	lr
 80038c6:	bf00      	nop
 80038c8:	24000048 	.word	0x24000048
 80038cc:	24001a74 	.word	0x24001a74

080038d0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80038d0:	b480      	push	{r7}
 80038d2:	af00      	add	r7, sp, #0
  return uwTick;
 80038d4:	4b03      	ldr	r3, [pc, #12]	@ (80038e4 <HAL_GetTick+0x14>)
 80038d6:	681b      	ldr	r3, [r3, #0]
}
 80038d8:	4618      	mov	r0, r3
 80038da:	46bd      	mov	sp, r7
 80038dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038e0:	4770      	bx	lr
 80038e2:	bf00      	nop
 80038e4:	24001a74 	.word	0x24001a74

080038e8 <__NVIC_SetPriorityGrouping>:
{
 80038e8:	b480      	push	{r7}
 80038ea:	b085      	sub	sp, #20
 80038ec:	af00      	add	r7, sp, #0
 80038ee:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	f003 0307 	and.w	r3, r3, #7
 80038f6:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80038f8:	4b0b      	ldr	r3, [pc, #44]	@ (8003928 <__NVIC_SetPriorityGrouping+0x40>)
 80038fa:	68db      	ldr	r3, [r3, #12]
 80038fc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80038fe:	68ba      	ldr	r2, [r7, #8]
 8003900:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003904:	4013      	ands	r3, r2
 8003906:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003908:	68fb      	ldr	r3, [r7, #12]
 800390a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800390c:	68bb      	ldr	r3, [r7, #8]
 800390e:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8003910:	4b06      	ldr	r3, [pc, #24]	@ (800392c <__NVIC_SetPriorityGrouping+0x44>)
 8003912:	4313      	orrs	r3, r2
 8003914:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003916:	4a04      	ldr	r2, [pc, #16]	@ (8003928 <__NVIC_SetPriorityGrouping+0x40>)
 8003918:	68bb      	ldr	r3, [r7, #8]
 800391a:	60d3      	str	r3, [r2, #12]
}
 800391c:	bf00      	nop
 800391e:	3714      	adds	r7, #20
 8003920:	46bd      	mov	sp, r7
 8003922:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003926:	4770      	bx	lr
 8003928:	e000ed00 	.word	0xe000ed00
 800392c:	05fa0000 	.word	0x05fa0000

08003930 <__NVIC_GetPriorityGrouping>:
{
 8003930:	b480      	push	{r7}
 8003932:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003934:	4b04      	ldr	r3, [pc, #16]	@ (8003948 <__NVIC_GetPriorityGrouping+0x18>)
 8003936:	68db      	ldr	r3, [r3, #12]
 8003938:	0a1b      	lsrs	r3, r3, #8
 800393a:	f003 0307 	and.w	r3, r3, #7
}
 800393e:	4618      	mov	r0, r3
 8003940:	46bd      	mov	sp, r7
 8003942:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003946:	4770      	bx	lr
 8003948:	e000ed00 	.word	0xe000ed00

0800394c <__NVIC_EnableIRQ>:
{
 800394c:	b480      	push	{r7}
 800394e:	b083      	sub	sp, #12
 8003950:	af00      	add	r7, sp, #0
 8003952:	4603      	mov	r3, r0
 8003954:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8003956:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800395a:	2b00      	cmp	r3, #0
 800395c:	db0b      	blt.n	8003976 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800395e:	88fb      	ldrh	r3, [r7, #6]
 8003960:	f003 021f 	and.w	r2, r3, #31
 8003964:	4907      	ldr	r1, [pc, #28]	@ (8003984 <__NVIC_EnableIRQ+0x38>)
 8003966:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800396a:	095b      	lsrs	r3, r3, #5
 800396c:	2001      	movs	r0, #1
 800396e:	fa00 f202 	lsl.w	r2, r0, r2
 8003972:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8003976:	bf00      	nop
 8003978:	370c      	adds	r7, #12
 800397a:	46bd      	mov	sp, r7
 800397c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003980:	4770      	bx	lr
 8003982:	bf00      	nop
 8003984:	e000e100 	.word	0xe000e100

08003988 <__NVIC_SetPriority>:
{
 8003988:	b480      	push	{r7}
 800398a:	b083      	sub	sp, #12
 800398c:	af00      	add	r7, sp, #0
 800398e:	4603      	mov	r3, r0
 8003990:	6039      	str	r1, [r7, #0]
 8003992:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8003994:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003998:	2b00      	cmp	r3, #0
 800399a:	db0a      	blt.n	80039b2 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800399c:	683b      	ldr	r3, [r7, #0]
 800399e:	b2da      	uxtb	r2, r3
 80039a0:	490c      	ldr	r1, [pc, #48]	@ (80039d4 <__NVIC_SetPriority+0x4c>)
 80039a2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80039a6:	0112      	lsls	r2, r2, #4
 80039a8:	b2d2      	uxtb	r2, r2
 80039aa:	440b      	add	r3, r1
 80039ac:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 80039b0:	e00a      	b.n	80039c8 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80039b2:	683b      	ldr	r3, [r7, #0]
 80039b4:	b2da      	uxtb	r2, r3
 80039b6:	4908      	ldr	r1, [pc, #32]	@ (80039d8 <__NVIC_SetPriority+0x50>)
 80039b8:	88fb      	ldrh	r3, [r7, #6]
 80039ba:	f003 030f 	and.w	r3, r3, #15
 80039be:	3b04      	subs	r3, #4
 80039c0:	0112      	lsls	r2, r2, #4
 80039c2:	b2d2      	uxtb	r2, r2
 80039c4:	440b      	add	r3, r1
 80039c6:	761a      	strb	r2, [r3, #24]
}
 80039c8:	bf00      	nop
 80039ca:	370c      	adds	r7, #12
 80039cc:	46bd      	mov	sp, r7
 80039ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039d2:	4770      	bx	lr
 80039d4:	e000e100 	.word	0xe000e100
 80039d8:	e000ed00 	.word	0xe000ed00

080039dc <NVIC_EncodePriority>:
{
 80039dc:	b480      	push	{r7}
 80039de:	b089      	sub	sp, #36	@ 0x24
 80039e0:	af00      	add	r7, sp, #0
 80039e2:	60f8      	str	r0, [r7, #12]
 80039e4:	60b9      	str	r1, [r7, #8]
 80039e6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80039e8:	68fb      	ldr	r3, [r7, #12]
 80039ea:	f003 0307 	and.w	r3, r3, #7
 80039ee:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80039f0:	69fb      	ldr	r3, [r7, #28]
 80039f2:	f1c3 0307 	rsb	r3, r3, #7
 80039f6:	2b04      	cmp	r3, #4
 80039f8:	bf28      	it	cs
 80039fa:	2304      	movcs	r3, #4
 80039fc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80039fe:	69fb      	ldr	r3, [r7, #28]
 8003a00:	3304      	adds	r3, #4
 8003a02:	2b06      	cmp	r3, #6
 8003a04:	d902      	bls.n	8003a0c <NVIC_EncodePriority+0x30>
 8003a06:	69fb      	ldr	r3, [r7, #28]
 8003a08:	3b03      	subs	r3, #3
 8003a0a:	e000      	b.n	8003a0e <NVIC_EncodePriority+0x32>
 8003a0c:	2300      	movs	r3, #0
 8003a0e:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003a10:	f04f 32ff 	mov.w	r2, #4294967295
 8003a14:	69bb      	ldr	r3, [r7, #24]
 8003a16:	fa02 f303 	lsl.w	r3, r2, r3
 8003a1a:	43da      	mvns	r2, r3
 8003a1c:	68bb      	ldr	r3, [r7, #8]
 8003a1e:	401a      	ands	r2, r3
 8003a20:	697b      	ldr	r3, [r7, #20]
 8003a22:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003a24:	f04f 31ff 	mov.w	r1, #4294967295
 8003a28:	697b      	ldr	r3, [r7, #20]
 8003a2a:	fa01 f303 	lsl.w	r3, r1, r3
 8003a2e:	43d9      	mvns	r1, r3
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003a34:	4313      	orrs	r3, r2
}
 8003a36:	4618      	mov	r0, r3
 8003a38:	3724      	adds	r7, #36	@ 0x24
 8003a3a:	46bd      	mov	sp, r7
 8003a3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a40:	4770      	bx	lr

08003a42 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003a42:	b580      	push	{r7, lr}
 8003a44:	b082      	sub	sp, #8
 8003a46:	af00      	add	r7, sp, #0
 8003a48:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003a4a:	6878      	ldr	r0, [r7, #4]
 8003a4c:	f7ff ff4c 	bl	80038e8 <__NVIC_SetPriorityGrouping>
}
 8003a50:	bf00      	nop
 8003a52:	3708      	adds	r7, #8
 8003a54:	46bd      	mov	sp, r7
 8003a56:	bd80      	pop	{r7, pc}

08003a58 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003a58:	b580      	push	{r7, lr}
 8003a5a:	b086      	sub	sp, #24
 8003a5c:	af00      	add	r7, sp, #0
 8003a5e:	4603      	mov	r3, r0
 8003a60:	60b9      	str	r1, [r7, #8]
 8003a62:	607a      	str	r2, [r7, #4]
 8003a64:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8003a66:	f7ff ff63 	bl	8003930 <__NVIC_GetPriorityGrouping>
 8003a6a:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003a6c:	687a      	ldr	r2, [r7, #4]
 8003a6e:	68b9      	ldr	r1, [r7, #8]
 8003a70:	6978      	ldr	r0, [r7, #20]
 8003a72:	f7ff ffb3 	bl	80039dc <NVIC_EncodePriority>
 8003a76:	4602      	mov	r2, r0
 8003a78:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8003a7c:	4611      	mov	r1, r2
 8003a7e:	4618      	mov	r0, r3
 8003a80:	f7ff ff82 	bl	8003988 <__NVIC_SetPriority>
}
 8003a84:	bf00      	nop
 8003a86:	3718      	adds	r7, #24
 8003a88:	46bd      	mov	sp, r7
 8003a8a:	bd80      	pop	{r7, pc}

08003a8c <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003a8c:	b580      	push	{r7, lr}
 8003a8e:	b082      	sub	sp, #8
 8003a90:	af00      	add	r7, sp, #0
 8003a92:	4603      	mov	r3, r0
 8003a94:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003a96:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003a9a:	4618      	mov	r0, r3
 8003a9c:	f7ff ff56 	bl	800394c <__NVIC_EnableIRQ>
}
 8003aa0:	bf00      	nop
 8003aa2:	3708      	adds	r7, #8
 8003aa4:	46bd      	mov	sp, r7
 8003aa6:	bd80      	pop	{r7, pc}

08003aa8 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003aa8:	b580      	push	{r7, lr}
 8003aaa:	b086      	sub	sp, #24
 8003aac:	af00      	add	r7, sp, #0
 8003aae:	6078      	str	r0, [r7, #4]
  uint32_t registerValue;
  uint32_t tickstart = HAL_GetTick();
 8003ab0:	f7ff ff0e 	bl	80038d0 <HAL_GetTick>
 8003ab4:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	2b00      	cmp	r3, #0
 8003aba:	d101      	bne.n	8003ac0 <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
 8003abc:	2301      	movs	r3, #1
 8003abe:	e312      	b.n	80040e6 <HAL_DMA_Init+0x63e>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	4a66      	ldr	r2, [pc, #408]	@ (8003c60 <HAL_DMA_Init+0x1b8>)
 8003ac6:	4293      	cmp	r3, r2
 8003ac8:	d04a      	beq.n	8003b60 <HAL_DMA_Init+0xb8>
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	4a65      	ldr	r2, [pc, #404]	@ (8003c64 <HAL_DMA_Init+0x1bc>)
 8003ad0:	4293      	cmp	r3, r2
 8003ad2:	d045      	beq.n	8003b60 <HAL_DMA_Init+0xb8>
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	4a63      	ldr	r2, [pc, #396]	@ (8003c68 <HAL_DMA_Init+0x1c0>)
 8003ada:	4293      	cmp	r3, r2
 8003adc:	d040      	beq.n	8003b60 <HAL_DMA_Init+0xb8>
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	4a62      	ldr	r2, [pc, #392]	@ (8003c6c <HAL_DMA_Init+0x1c4>)
 8003ae4:	4293      	cmp	r3, r2
 8003ae6:	d03b      	beq.n	8003b60 <HAL_DMA_Init+0xb8>
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	4a60      	ldr	r2, [pc, #384]	@ (8003c70 <HAL_DMA_Init+0x1c8>)
 8003aee:	4293      	cmp	r3, r2
 8003af0:	d036      	beq.n	8003b60 <HAL_DMA_Init+0xb8>
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	4a5f      	ldr	r2, [pc, #380]	@ (8003c74 <HAL_DMA_Init+0x1cc>)
 8003af8:	4293      	cmp	r3, r2
 8003afa:	d031      	beq.n	8003b60 <HAL_DMA_Init+0xb8>
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	4a5d      	ldr	r2, [pc, #372]	@ (8003c78 <HAL_DMA_Init+0x1d0>)
 8003b02:	4293      	cmp	r3, r2
 8003b04:	d02c      	beq.n	8003b60 <HAL_DMA_Init+0xb8>
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	4a5c      	ldr	r2, [pc, #368]	@ (8003c7c <HAL_DMA_Init+0x1d4>)
 8003b0c:	4293      	cmp	r3, r2
 8003b0e:	d027      	beq.n	8003b60 <HAL_DMA_Init+0xb8>
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	4a5a      	ldr	r2, [pc, #360]	@ (8003c80 <HAL_DMA_Init+0x1d8>)
 8003b16:	4293      	cmp	r3, r2
 8003b18:	d022      	beq.n	8003b60 <HAL_DMA_Init+0xb8>
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	4a59      	ldr	r2, [pc, #356]	@ (8003c84 <HAL_DMA_Init+0x1dc>)
 8003b20:	4293      	cmp	r3, r2
 8003b22:	d01d      	beq.n	8003b60 <HAL_DMA_Init+0xb8>
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	4a57      	ldr	r2, [pc, #348]	@ (8003c88 <HAL_DMA_Init+0x1e0>)
 8003b2a:	4293      	cmp	r3, r2
 8003b2c:	d018      	beq.n	8003b60 <HAL_DMA_Init+0xb8>
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	4a56      	ldr	r2, [pc, #344]	@ (8003c8c <HAL_DMA_Init+0x1e4>)
 8003b34:	4293      	cmp	r3, r2
 8003b36:	d013      	beq.n	8003b60 <HAL_DMA_Init+0xb8>
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	4a54      	ldr	r2, [pc, #336]	@ (8003c90 <HAL_DMA_Init+0x1e8>)
 8003b3e:	4293      	cmp	r3, r2
 8003b40:	d00e      	beq.n	8003b60 <HAL_DMA_Init+0xb8>
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	4a53      	ldr	r2, [pc, #332]	@ (8003c94 <HAL_DMA_Init+0x1ec>)
 8003b48:	4293      	cmp	r3, r2
 8003b4a:	d009      	beq.n	8003b60 <HAL_DMA_Init+0xb8>
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	4a51      	ldr	r2, [pc, #324]	@ (8003c98 <HAL_DMA_Init+0x1f0>)
 8003b52:	4293      	cmp	r3, r2
 8003b54:	d004      	beq.n	8003b60 <HAL_DMA_Init+0xb8>
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	4a50      	ldr	r2, [pc, #320]	@ (8003c9c <HAL_DMA_Init+0x1f4>)
 8003b5c:	4293      	cmp	r3, r2
 8003b5e:	d101      	bne.n	8003b64 <HAL_DMA_Init+0xbc>
 8003b60:	2301      	movs	r3, #1
 8003b62:	e000      	b.n	8003b66 <HAL_DMA_Init+0xbe>
 8003b64:	2300      	movs	r3, #0
 8003b66:	2b00      	cmp	r3, #0
 8003b68:	f000 813c 	beq.w	8003de4 <HAL_DMA_Init+0x33c>
      assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
      assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	2202      	movs	r2, #2
 8003b70:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	2200      	movs	r2, #0
 8003b78:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	4a37      	ldr	r2, [pc, #220]	@ (8003c60 <HAL_DMA_Init+0x1b8>)
 8003b82:	4293      	cmp	r3, r2
 8003b84:	d04a      	beq.n	8003c1c <HAL_DMA_Init+0x174>
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	4a36      	ldr	r2, [pc, #216]	@ (8003c64 <HAL_DMA_Init+0x1bc>)
 8003b8c:	4293      	cmp	r3, r2
 8003b8e:	d045      	beq.n	8003c1c <HAL_DMA_Init+0x174>
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	4a34      	ldr	r2, [pc, #208]	@ (8003c68 <HAL_DMA_Init+0x1c0>)
 8003b96:	4293      	cmp	r3, r2
 8003b98:	d040      	beq.n	8003c1c <HAL_DMA_Init+0x174>
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	4a33      	ldr	r2, [pc, #204]	@ (8003c6c <HAL_DMA_Init+0x1c4>)
 8003ba0:	4293      	cmp	r3, r2
 8003ba2:	d03b      	beq.n	8003c1c <HAL_DMA_Init+0x174>
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	4a31      	ldr	r2, [pc, #196]	@ (8003c70 <HAL_DMA_Init+0x1c8>)
 8003baa:	4293      	cmp	r3, r2
 8003bac:	d036      	beq.n	8003c1c <HAL_DMA_Init+0x174>
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	4a30      	ldr	r2, [pc, #192]	@ (8003c74 <HAL_DMA_Init+0x1cc>)
 8003bb4:	4293      	cmp	r3, r2
 8003bb6:	d031      	beq.n	8003c1c <HAL_DMA_Init+0x174>
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	4a2e      	ldr	r2, [pc, #184]	@ (8003c78 <HAL_DMA_Init+0x1d0>)
 8003bbe:	4293      	cmp	r3, r2
 8003bc0:	d02c      	beq.n	8003c1c <HAL_DMA_Init+0x174>
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	681b      	ldr	r3, [r3, #0]
 8003bc6:	4a2d      	ldr	r2, [pc, #180]	@ (8003c7c <HAL_DMA_Init+0x1d4>)
 8003bc8:	4293      	cmp	r3, r2
 8003bca:	d027      	beq.n	8003c1c <HAL_DMA_Init+0x174>
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	681b      	ldr	r3, [r3, #0]
 8003bd0:	4a2b      	ldr	r2, [pc, #172]	@ (8003c80 <HAL_DMA_Init+0x1d8>)
 8003bd2:	4293      	cmp	r3, r2
 8003bd4:	d022      	beq.n	8003c1c <HAL_DMA_Init+0x174>
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	4a2a      	ldr	r2, [pc, #168]	@ (8003c84 <HAL_DMA_Init+0x1dc>)
 8003bdc:	4293      	cmp	r3, r2
 8003bde:	d01d      	beq.n	8003c1c <HAL_DMA_Init+0x174>
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	4a28      	ldr	r2, [pc, #160]	@ (8003c88 <HAL_DMA_Init+0x1e0>)
 8003be6:	4293      	cmp	r3, r2
 8003be8:	d018      	beq.n	8003c1c <HAL_DMA_Init+0x174>
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	681b      	ldr	r3, [r3, #0]
 8003bee:	4a27      	ldr	r2, [pc, #156]	@ (8003c8c <HAL_DMA_Init+0x1e4>)
 8003bf0:	4293      	cmp	r3, r2
 8003bf2:	d013      	beq.n	8003c1c <HAL_DMA_Init+0x174>
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	4a25      	ldr	r2, [pc, #148]	@ (8003c90 <HAL_DMA_Init+0x1e8>)
 8003bfa:	4293      	cmp	r3, r2
 8003bfc:	d00e      	beq.n	8003c1c <HAL_DMA_Init+0x174>
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	4a24      	ldr	r2, [pc, #144]	@ (8003c94 <HAL_DMA_Init+0x1ec>)
 8003c04:	4293      	cmp	r3, r2
 8003c06:	d009      	beq.n	8003c1c <HAL_DMA_Init+0x174>
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	4a22      	ldr	r2, [pc, #136]	@ (8003c98 <HAL_DMA_Init+0x1f0>)
 8003c0e:	4293      	cmp	r3, r2
 8003c10:	d004      	beq.n	8003c1c <HAL_DMA_Init+0x174>
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	4a21      	ldr	r2, [pc, #132]	@ (8003c9c <HAL_DMA_Init+0x1f4>)
 8003c18:	4293      	cmp	r3, r2
 8003c1a:	d108      	bne.n	8003c2e <HAL_DMA_Init+0x186>
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	681b      	ldr	r3, [r3, #0]
 8003c20:	681a      	ldr	r2, [r3, #0]
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	f022 0201 	bic.w	r2, r2, #1
 8003c2a:	601a      	str	r2, [r3, #0]
 8003c2c:	e007      	b.n	8003c3e <HAL_DMA_Init+0x196>
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	681a      	ldr	r2, [r3, #0]
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	f022 0201 	bic.w	r2, r2, #1
 8003c3c:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8003c3e:	e02f      	b.n	8003ca0 <HAL_DMA_Init+0x1f8>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003c40:	f7ff fe46 	bl	80038d0 <HAL_GetTick>
 8003c44:	4602      	mov	r2, r0
 8003c46:	693b      	ldr	r3, [r7, #16]
 8003c48:	1ad3      	subs	r3, r2, r3
 8003c4a:	2b05      	cmp	r3, #5
 8003c4c:	d928      	bls.n	8003ca0 <HAL_DMA_Init+0x1f8>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	2220      	movs	r2, #32
 8003c52:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	2203      	movs	r2, #3
 8003c58:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        return HAL_ERROR;
 8003c5c:	2301      	movs	r3, #1
 8003c5e:	e242      	b.n	80040e6 <HAL_DMA_Init+0x63e>
 8003c60:	40020010 	.word	0x40020010
 8003c64:	40020028 	.word	0x40020028
 8003c68:	40020040 	.word	0x40020040
 8003c6c:	40020058 	.word	0x40020058
 8003c70:	40020070 	.word	0x40020070
 8003c74:	40020088 	.word	0x40020088
 8003c78:	400200a0 	.word	0x400200a0
 8003c7c:	400200b8 	.word	0x400200b8
 8003c80:	40020410 	.word	0x40020410
 8003c84:	40020428 	.word	0x40020428
 8003c88:	40020440 	.word	0x40020440
 8003c8c:	40020458 	.word	0x40020458
 8003c90:	40020470 	.word	0x40020470
 8003c94:	40020488 	.word	0x40020488
 8003c98:	400204a0 	.word	0x400204a0
 8003c9c:	400204b8 	.word	0x400204b8
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	681b      	ldr	r3, [r3, #0]
 8003ca6:	f003 0301 	and.w	r3, r3, #1
 8003caa:	2b00      	cmp	r3, #0
 8003cac:	d1c8      	bne.n	8003c40 <HAL_DMA_Init+0x198>
      }
    }

    /* Get the CR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	617b      	str	r3, [r7, #20]

    /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003cb6:	697a      	ldr	r2, [r7, #20]
 8003cb8:	4b83      	ldr	r3, [pc, #524]	@ (8003ec8 <HAL_DMA_Init+0x420>)
 8003cba:	4013      	ands	r3, r2
 8003cbc:	617b      	str	r3, [r7, #20]
                        DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                        DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                        DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

    /* Prepare the DMA Stream configuration */
    registerValue |=  hdma->Init.Direction           |
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	689a      	ldr	r2, [r3, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	68db      	ldr	r3, [r3, #12]
    registerValue |=  hdma->Init.Direction           |
 8003cc6:	431a      	orrs	r2, r3
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	691b      	ldr	r3, [r3, #16]
 8003ccc:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	695b      	ldr	r3, [r3, #20]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003cd2:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	699b      	ldr	r3, [r3, #24]
 8003cd8:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	69db      	ldr	r3, [r3, #28]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003cde:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	6a1b      	ldr	r3, [r3, #32]
 8003ce4:	4313      	orrs	r3, r2
    registerValue |=  hdma->Init.Direction           |
 8003ce6:	697a      	ldr	r2, [r7, #20]
 8003ce8:	4313      	orrs	r3, r2
 8003cea:	617b      	str	r3, [r7, #20]

    /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003cf0:	2b04      	cmp	r3, #4
 8003cf2:	d107      	bne.n	8003d04 <HAL_DMA_Init+0x25c>
    {
      /* Get memory burst and peripheral burst */
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003cfc:	4313      	orrs	r3, r2
 8003cfe:	697a      	ldr	r2, [r7, #20]
 8003d00:	4313      	orrs	r3, r2
 8003d02:	617b      	str	r3, [r7, #20]
                                    lock when transferring data to/from USART/UART */
#if (STM32H7_DEV_ID == 0x450UL)
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
    {
#endif /* STM32H7_DEV_ID == 0x450UL */
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	685b      	ldr	r3, [r3, #4]
 8003d08:	2b28      	cmp	r3, #40	@ 0x28
 8003d0a:	d903      	bls.n	8003d14 <HAL_DMA_Init+0x26c>
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	685b      	ldr	r3, [r3, #4]
 8003d10:	2b2e      	cmp	r3, #46	@ 0x2e
 8003d12:	d91f      	bls.n	8003d54 <HAL_DMA_Init+0x2ac>
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	685b      	ldr	r3, [r3, #4]
 8003d18:	2b3e      	cmp	r3, #62	@ 0x3e
 8003d1a:	d903      	bls.n	8003d24 <HAL_DMA_Init+0x27c>
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	685b      	ldr	r3, [r3, #4]
 8003d20:	2b42      	cmp	r3, #66	@ 0x42
 8003d22:	d917      	bls.n	8003d54 <HAL_DMA_Init+0x2ac>
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	685b      	ldr	r3, [r3, #4]
 8003d28:	2b46      	cmp	r3, #70	@ 0x46
 8003d2a:	d903      	bls.n	8003d34 <HAL_DMA_Init+0x28c>
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	685b      	ldr	r3, [r3, #4]
 8003d30:	2b48      	cmp	r3, #72	@ 0x48
 8003d32:	d90f      	bls.n	8003d54 <HAL_DMA_Init+0x2ac>
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	685b      	ldr	r3, [r3, #4]
 8003d38:	2b4e      	cmp	r3, #78	@ 0x4e
 8003d3a:	d903      	bls.n	8003d44 <HAL_DMA_Init+0x29c>
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	685b      	ldr	r3, [r3, #4]
 8003d40:	2b52      	cmp	r3, #82	@ 0x52
 8003d42:	d907      	bls.n	8003d54 <HAL_DMA_Init+0x2ac>
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	685b      	ldr	r3, [r3, #4]
 8003d48:	2b73      	cmp	r3, #115	@ 0x73
 8003d4a:	d905      	bls.n	8003d58 <HAL_DMA_Init+0x2b0>
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	685b      	ldr	r3, [r3, #4]
 8003d50:	2b77      	cmp	r3, #119	@ 0x77
 8003d52:	d801      	bhi.n	8003d58 <HAL_DMA_Init+0x2b0>
 8003d54:	2301      	movs	r3, #1
 8003d56:	e000      	b.n	8003d5a <HAL_DMA_Init+0x2b2>
 8003d58:	2300      	movs	r3, #0
 8003d5a:	2b00      	cmp	r3, #0
 8003d5c:	d003      	beq.n	8003d66 <HAL_DMA_Init+0x2be>
      {
        registerValue |= DMA_SxCR_TRBUFF;
 8003d5e:	697b      	ldr	r3, [r7, #20]
 8003d60:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003d64:	617b      	str	r3, [r7, #20]
#if (STM32H7_DEV_ID == 0x450UL)
    }
#endif /* STM32H7_DEV_ID == 0x450UL */

    /* Write to DMA Stream CR register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	697a      	ldr	r2, [r7, #20]
 8003d6c:	601a      	str	r2, [r3, #0]

    /* Get the FCR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	695b      	ldr	r3, [r3, #20]
 8003d74:	617b      	str	r3, [r7, #20]

    /* Clear Direct mode and FIFO threshold bits */
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003d76:	697b      	ldr	r3, [r7, #20]
 8003d78:	f023 0307 	bic.w	r3, r3, #7
 8003d7c:	617b      	str	r3, [r7, #20]

    /* Prepare the DMA Stream FIFO configuration */
    registerValue |= hdma->Init.FIFOMode;
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d82:	697a      	ldr	r2, [r7, #20]
 8003d84:	4313      	orrs	r3, r2
 8003d86:	617b      	str	r3, [r7, #20]

    /* the FIFO threshold is not used when the FIFO mode is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d8c:	2b04      	cmp	r3, #4
 8003d8e:	d117      	bne.n	8003dc0 <HAL_DMA_Init+0x318>
    {
      /* Get the FIFO threshold */
      registerValue |= hdma->Init.FIFOThreshold;
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003d94:	697a      	ldr	r2, [r7, #20]
 8003d96:	4313      	orrs	r3, r2
 8003d98:	617b      	str	r3, [r7, #20]

      /* Check compatibility between FIFO threshold level and size of the memory burst */
      /* for INCR4, INCR8, INCR16 */
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d9e:	2b00      	cmp	r3, #0
 8003da0:	d00e      	beq.n	8003dc0 <HAL_DMA_Init+0x318>
      {
        if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003da2:	6878      	ldr	r0, [r7, #4]
 8003da4:	f001 ff18 	bl	8005bd8 <DMA_CheckFifoParam>
 8003da8:	4603      	mov	r3, r0
 8003daa:	2b00      	cmp	r3, #0
 8003dac:	d008      	beq.n	8003dc0 <HAL_DMA_Init+0x318>
        {
          /* Update error code */
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	2240      	movs	r2, #64	@ 0x40
 8003db2:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	2201      	movs	r2, #1
 8003db8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          return HAL_ERROR;
 8003dbc:	2301      	movs	r3, #1
 8003dbe:	e192      	b.n	80040e6 <HAL_DMA_Init+0x63e>
        }
      }
    }

    /* Write to DMA Stream FCR */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	697a      	ldr	r2, [r7, #20]
 8003dc6:	615a      	str	r2, [r3, #20]

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
       DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003dc8:	6878      	ldr	r0, [r7, #4]
 8003dca:	f001 fe53 	bl	8005a74 <DMA_CalcBaseAndBitshift>
 8003dce:	4603      	mov	r3, r0
 8003dd0:	60bb      	str	r3, [r7, #8]

    /* Clear all interrupt flags */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003dd6:	f003 031f 	and.w	r3, r3, #31
 8003dda:	223f      	movs	r2, #63	@ 0x3f
 8003ddc:	409a      	lsls	r2, r3
 8003dde:	68bb      	ldr	r3, [r7, #8]
 8003de0:	609a      	str	r2, [r3, #8]
 8003de2:	e0c8      	b.n	8003f76 <HAL_DMA_Init+0x4ce>
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	4a38      	ldr	r2, [pc, #224]	@ (8003ecc <HAL_DMA_Init+0x424>)
 8003dea:	4293      	cmp	r3, r2
 8003dec:	d022      	beq.n	8003e34 <HAL_DMA_Init+0x38c>
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	4a37      	ldr	r2, [pc, #220]	@ (8003ed0 <HAL_DMA_Init+0x428>)
 8003df4:	4293      	cmp	r3, r2
 8003df6:	d01d      	beq.n	8003e34 <HAL_DMA_Init+0x38c>
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	4a35      	ldr	r2, [pc, #212]	@ (8003ed4 <HAL_DMA_Init+0x42c>)
 8003dfe:	4293      	cmp	r3, r2
 8003e00:	d018      	beq.n	8003e34 <HAL_DMA_Init+0x38c>
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	4a34      	ldr	r2, [pc, #208]	@ (8003ed8 <HAL_DMA_Init+0x430>)
 8003e08:	4293      	cmp	r3, r2
 8003e0a:	d013      	beq.n	8003e34 <HAL_DMA_Init+0x38c>
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	4a32      	ldr	r2, [pc, #200]	@ (8003edc <HAL_DMA_Init+0x434>)
 8003e12:	4293      	cmp	r3, r2
 8003e14:	d00e      	beq.n	8003e34 <HAL_DMA_Init+0x38c>
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	4a31      	ldr	r2, [pc, #196]	@ (8003ee0 <HAL_DMA_Init+0x438>)
 8003e1c:	4293      	cmp	r3, r2
 8003e1e:	d009      	beq.n	8003e34 <HAL_DMA_Init+0x38c>
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	4a2f      	ldr	r2, [pc, #188]	@ (8003ee4 <HAL_DMA_Init+0x43c>)
 8003e26:	4293      	cmp	r3, r2
 8003e28:	d004      	beq.n	8003e34 <HAL_DMA_Init+0x38c>
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	4a2e      	ldr	r2, [pc, #184]	@ (8003ee8 <HAL_DMA_Init+0x440>)
 8003e30:	4293      	cmp	r3, r2
 8003e32:	d101      	bne.n	8003e38 <HAL_DMA_Init+0x390>
 8003e34:	2301      	movs	r3, #1
 8003e36:	e000      	b.n	8003e3a <HAL_DMA_Init+0x392>
 8003e38:	2300      	movs	r3, #0
 8003e3a:	2b00      	cmp	r3, #0
 8003e3c:	f000 8092 	beq.w	8003f64 <HAL_DMA_Init+0x4bc>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	4a21      	ldr	r2, [pc, #132]	@ (8003ecc <HAL_DMA_Init+0x424>)
 8003e46:	4293      	cmp	r3, r2
 8003e48:	d021      	beq.n	8003e8e <HAL_DMA_Init+0x3e6>
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	4a20      	ldr	r2, [pc, #128]	@ (8003ed0 <HAL_DMA_Init+0x428>)
 8003e50:	4293      	cmp	r3, r2
 8003e52:	d01c      	beq.n	8003e8e <HAL_DMA_Init+0x3e6>
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	4a1e      	ldr	r2, [pc, #120]	@ (8003ed4 <HAL_DMA_Init+0x42c>)
 8003e5a:	4293      	cmp	r3, r2
 8003e5c:	d017      	beq.n	8003e8e <HAL_DMA_Init+0x3e6>
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	4a1d      	ldr	r2, [pc, #116]	@ (8003ed8 <HAL_DMA_Init+0x430>)
 8003e64:	4293      	cmp	r3, r2
 8003e66:	d012      	beq.n	8003e8e <HAL_DMA_Init+0x3e6>
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	4a1b      	ldr	r2, [pc, #108]	@ (8003edc <HAL_DMA_Init+0x434>)
 8003e6e:	4293      	cmp	r3, r2
 8003e70:	d00d      	beq.n	8003e8e <HAL_DMA_Init+0x3e6>
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	4a1a      	ldr	r2, [pc, #104]	@ (8003ee0 <HAL_DMA_Init+0x438>)
 8003e78:	4293      	cmp	r3, r2
 8003e7a:	d008      	beq.n	8003e8e <HAL_DMA_Init+0x3e6>
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	4a18      	ldr	r2, [pc, #96]	@ (8003ee4 <HAL_DMA_Init+0x43c>)
 8003e82:	4293      	cmp	r3, r2
 8003e84:	d003      	beq.n	8003e8e <HAL_DMA_Init+0x3e6>
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	681b      	ldr	r3, [r3, #0]
 8003e8a:	4a17      	ldr	r2, [pc, #92]	@ (8003ee8 <HAL_DMA_Init+0x440>)
 8003e8c:	4293      	cmp	r3, r2
      /* Check the request parameter */
      assert_param(IS_BDMA_REQUEST(hdma->Init.Request));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	2202      	movs	r2, #2
 8003e92:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	2200      	movs	r2, #0
 8003e9a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Get the CR register value */
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	681b      	ldr	r3, [r3, #0]
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	617b      	str	r3, [r7, #20]

    /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, MEM2MEM, DBM and CT bits */
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 8003ea6:	697a      	ldr	r2, [r7, #20]
 8003ea8:	4b10      	ldr	r3, [pc, #64]	@ (8003eec <HAL_DMA_Init+0x444>)
 8003eaa:	4013      	ands	r3, r2
 8003eac:	617b      	str	r3, [r7, #20]
                                  BDMA_CCR_MINC  | BDMA_CCR_PINC    | BDMA_CCR_CIRC   | \
                                  BDMA_CCR_DIR   | BDMA_CCR_MEM2MEM | BDMA_CCR_DBM    | \
                                  BDMA_CCR_CT));

    /* Prepare the DMA Channel configuration */
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	689b      	ldr	r3, [r3, #8]
 8003eb2:	2b40      	cmp	r3, #64	@ 0x40
 8003eb4:	d01c      	beq.n	8003ef0 <HAL_DMA_Init+0x448>
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	689b      	ldr	r3, [r3, #8]
 8003eba:	2b80      	cmp	r3, #128	@ 0x80
 8003ebc:	d102      	bne.n	8003ec4 <HAL_DMA_Init+0x41c>
 8003ebe:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8003ec2:	e016      	b.n	8003ef2 <HAL_DMA_Init+0x44a>
 8003ec4:	2300      	movs	r3, #0
 8003ec6:	e014      	b.n	8003ef2 <HAL_DMA_Init+0x44a>
 8003ec8:	fe10803f 	.word	0xfe10803f
 8003ecc:	58025408 	.word	0x58025408
 8003ed0:	5802541c 	.word	0x5802541c
 8003ed4:	58025430 	.word	0x58025430
 8003ed8:	58025444 	.word	0x58025444
 8003edc:	58025458 	.word	0x58025458
 8003ee0:	5802546c 	.word	0x5802546c
 8003ee4:	58025480 	.word	0x58025480
 8003ee8:	58025494 	.word	0x58025494
 8003eec:	fffe000f 	.word	0xfffe000f
 8003ef0:	2310      	movs	r3, #16
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8003ef2:	687a      	ldr	r2, [r7, #4]
 8003ef4:	68d2      	ldr	r2, [r2, #12]
 8003ef6:	08d2      	lsrs	r2, r2, #3
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8003ef8:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	691b      	ldr	r3, [r3, #16]
 8003efe:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8003f00:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	695b      	ldr	r3, [r3, #20]
 8003f06:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8003f08:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	699b      	ldr	r3, [r3, #24]
 8003f0e:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8003f10:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	69db      	ldr	r3, [r3, #28]
 8003f16:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8003f18:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	6a1b      	ldr	r3, [r3, #32]
 8003f1e:	091b      	lsrs	r3, r3, #4
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8003f20:	4313      	orrs	r3, r2
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8003f22:	697a      	ldr	r2, [r7, #20]
 8003f24:	4313      	orrs	r3, r2
 8003f26:	617b      	str	r3, [r7, #20]

    /* Write to DMA Channel CR register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	681b      	ldr	r3, [r3, #0]
 8003f2c:	697a      	ldr	r2, [r7, #20]
 8003f2e:	601a      	str	r2, [r3, #0]

    /* calculation of the channel index */
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	461a      	mov	r2, r3
 8003f36:	4b6e      	ldr	r3, [pc, #440]	@ (80040f0 <HAL_DMA_Init+0x648>)
 8003f38:	4413      	add	r3, r2
 8003f3a:	4a6e      	ldr	r2, [pc, #440]	@ (80040f4 <HAL_DMA_Init+0x64c>)
 8003f3c:	fba2 2303 	umull	r2, r3, r2, r3
 8003f40:	091b      	lsrs	r3, r3, #4
 8003f42:	009a      	lsls	r2, r3, #2
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
    DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003f48:	6878      	ldr	r0, [r7, #4]
 8003f4a:	f001 fd93 	bl	8005a74 <DMA_CalcBaseAndBitshift>
 8003f4e:	4603      	mov	r3, r0
 8003f50:	60fb      	str	r3, [r7, #12]

    /* Clear all interrupt flags */
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003f56:	f003 031f 	and.w	r3, r3, #31
 8003f5a:	2201      	movs	r2, #1
 8003f5c:	409a      	lsls	r2, r3
 8003f5e:	68fb      	ldr	r3, [r7, #12]
 8003f60:	605a      	str	r2, [r3, #4]
 8003f62:	e008      	b.n	8003f76 <HAL_DMA_Init+0x4ce>
  }
  else
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	2240      	movs	r2, #64	@ 0x40
 8003f68:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	2203      	movs	r2, #3
 8003f6e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    return HAL_ERROR;
 8003f72:	2301      	movs	r3, #1
 8003f74:	e0b7      	b.n	80040e6 <HAL_DMA_Init+0x63e>
  }

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	681b      	ldr	r3, [r3, #0]
 8003f7a:	4a5f      	ldr	r2, [pc, #380]	@ (80040f8 <HAL_DMA_Init+0x650>)
 8003f7c:	4293      	cmp	r3, r2
 8003f7e:	d072      	beq.n	8004066 <HAL_DMA_Init+0x5be>
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	4a5d      	ldr	r2, [pc, #372]	@ (80040fc <HAL_DMA_Init+0x654>)
 8003f86:	4293      	cmp	r3, r2
 8003f88:	d06d      	beq.n	8004066 <HAL_DMA_Init+0x5be>
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	681b      	ldr	r3, [r3, #0]
 8003f8e:	4a5c      	ldr	r2, [pc, #368]	@ (8004100 <HAL_DMA_Init+0x658>)
 8003f90:	4293      	cmp	r3, r2
 8003f92:	d068      	beq.n	8004066 <HAL_DMA_Init+0x5be>
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	4a5a      	ldr	r2, [pc, #360]	@ (8004104 <HAL_DMA_Init+0x65c>)
 8003f9a:	4293      	cmp	r3, r2
 8003f9c:	d063      	beq.n	8004066 <HAL_DMA_Init+0x5be>
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	4a59      	ldr	r2, [pc, #356]	@ (8004108 <HAL_DMA_Init+0x660>)
 8003fa4:	4293      	cmp	r3, r2
 8003fa6:	d05e      	beq.n	8004066 <HAL_DMA_Init+0x5be>
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	4a57      	ldr	r2, [pc, #348]	@ (800410c <HAL_DMA_Init+0x664>)
 8003fae:	4293      	cmp	r3, r2
 8003fb0:	d059      	beq.n	8004066 <HAL_DMA_Init+0x5be>
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	4a56      	ldr	r2, [pc, #344]	@ (8004110 <HAL_DMA_Init+0x668>)
 8003fb8:	4293      	cmp	r3, r2
 8003fba:	d054      	beq.n	8004066 <HAL_DMA_Init+0x5be>
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	4a54      	ldr	r2, [pc, #336]	@ (8004114 <HAL_DMA_Init+0x66c>)
 8003fc2:	4293      	cmp	r3, r2
 8003fc4:	d04f      	beq.n	8004066 <HAL_DMA_Init+0x5be>
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	4a53      	ldr	r2, [pc, #332]	@ (8004118 <HAL_DMA_Init+0x670>)
 8003fcc:	4293      	cmp	r3, r2
 8003fce:	d04a      	beq.n	8004066 <HAL_DMA_Init+0x5be>
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	4a51      	ldr	r2, [pc, #324]	@ (800411c <HAL_DMA_Init+0x674>)
 8003fd6:	4293      	cmp	r3, r2
 8003fd8:	d045      	beq.n	8004066 <HAL_DMA_Init+0x5be>
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	4a50      	ldr	r2, [pc, #320]	@ (8004120 <HAL_DMA_Init+0x678>)
 8003fe0:	4293      	cmp	r3, r2
 8003fe2:	d040      	beq.n	8004066 <HAL_DMA_Init+0x5be>
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	4a4e      	ldr	r2, [pc, #312]	@ (8004124 <HAL_DMA_Init+0x67c>)
 8003fea:	4293      	cmp	r3, r2
 8003fec:	d03b      	beq.n	8004066 <HAL_DMA_Init+0x5be>
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	4a4d      	ldr	r2, [pc, #308]	@ (8004128 <HAL_DMA_Init+0x680>)
 8003ff4:	4293      	cmp	r3, r2
 8003ff6:	d036      	beq.n	8004066 <HAL_DMA_Init+0x5be>
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	4a4b      	ldr	r2, [pc, #300]	@ (800412c <HAL_DMA_Init+0x684>)
 8003ffe:	4293      	cmp	r3, r2
 8004000:	d031      	beq.n	8004066 <HAL_DMA_Init+0x5be>
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	4a4a      	ldr	r2, [pc, #296]	@ (8004130 <HAL_DMA_Init+0x688>)
 8004008:	4293      	cmp	r3, r2
 800400a:	d02c      	beq.n	8004066 <HAL_DMA_Init+0x5be>
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	4a48      	ldr	r2, [pc, #288]	@ (8004134 <HAL_DMA_Init+0x68c>)
 8004012:	4293      	cmp	r3, r2
 8004014:	d027      	beq.n	8004066 <HAL_DMA_Init+0x5be>
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	4a47      	ldr	r2, [pc, #284]	@ (8004138 <HAL_DMA_Init+0x690>)
 800401c:	4293      	cmp	r3, r2
 800401e:	d022      	beq.n	8004066 <HAL_DMA_Init+0x5be>
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	4a45      	ldr	r2, [pc, #276]	@ (800413c <HAL_DMA_Init+0x694>)
 8004026:	4293      	cmp	r3, r2
 8004028:	d01d      	beq.n	8004066 <HAL_DMA_Init+0x5be>
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	681b      	ldr	r3, [r3, #0]
 800402e:	4a44      	ldr	r2, [pc, #272]	@ (8004140 <HAL_DMA_Init+0x698>)
 8004030:	4293      	cmp	r3, r2
 8004032:	d018      	beq.n	8004066 <HAL_DMA_Init+0x5be>
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	4a42      	ldr	r2, [pc, #264]	@ (8004144 <HAL_DMA_Init+0x69c>)
 800403a:	4293      	cmp	r3, r2
 800403c:	d013      	beq.n	8004066 <HAL_DMA_Init+0x5be>
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	4a41      	ldr	r2, [pc, #260]	@ (8004148 <HAL_DMA_Init+0x6a0>)
 8004044:	4293      	cmp	r3, r2
 8004046:	d00e      	beq.n	8004066 <HAL_DMA_Init+0x5be>
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	4a3f      	ldr	r2, [pc, #252]	@ (800414c <HAL_DMA_Init+0x6a4>)
 800404e:	4293      	cmp	r3, r2
 8004050:	d009      	beq.n	8004066 <HAL_DMA_Init+0x5be>
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	681b      	ldr	r3, [r3, #0]
 8004056:	4a3e      	ldr	r2, [pc, #248]	@ (8004150 <HAL_DMA_Init+0x6a8>)
 8004058:	4293      	cmp	r3, r2
 800405a:	d004      	beq.n	8004066 <HAL_DMA_Init+0x5be>
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	4a3c      	ldr	r2, [pc, #240]	@ (8004154 <HAL_DMA_Init+0x6ac>)
 8004062:	4293      	cmp	r3, r2
 8004064:	d101      	bne.n	800406a <HAL_DMA_Init+0x5c2>
 8004066:	2301      	movs	r3, #1
 8004068:	e000      	b.n	800406c <HAL_DMA_Init+0x5c4>
 800406a:	2300      	movs	r3, #0
 800406c:	2b00      	cmp	r3, #0
 800406e:	d032      	beq.n	80040d6 <HAL_DMA_Init+0x62e>
  {
    /* Initialize parameters for DMAMUX channel :
    DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
    */
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8004070:	6878      	ldr	r0, [r7, #4]
 8004072:	f001 fe2d 	bl	8005cd0 <DMA_CalcDMAMUXChannelBaseAndMask>

    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	689b      	ldr	r3, [r3, #8]
 800407a:	2b80      	cmp	r3, #128	@ 0x80
 800407c:	d102      	bne.n	8004084 <HAL_DMA_Init+0x5dc>
    {
      /* if memory to memory force the request to 0*/
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	2200      	movs	r2, #0
 8004082:	605a      	str	r2, [r3, #4]
    }

    /* Set peripheral request  to DMAMUX channel */
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	685a      	ldr	r2, [r3, #4]
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800408c:	b2d2      	uxtb	r2, r2
 800408e:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004094:	687a      	ldr	r2, [r7, #4]
 8004096:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8004098:	605a      	str	r2, [r3, #4]

    /* Initialize parameters for DMAMUX request generator :
    if the DMA request is DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR7
    */
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	685b      	ldr	r3, [r3, #4]
 800409e:	2b00      	cmp	r3, #0
 80040a0:	d010      	beq.n	80040c4 <HAL_DMA_Init+0x61c>
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	685b      	ldr	r3, [r3, #4]
 80040a6:	2b08      	cmp	r3, #8
 80040a8:	d80c      	bhi.n	80040c4 <HAL_DMA_Init+0x61c>
    {
      /* Initialize parameters for DMAMUX request generator :
      DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask */
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 80040aa:	6878      	ldr	r0, [r7, #4]
 80040ac:	f001 feaa 	bl	8005e04 <DMA_CalcDMAMUXRequestGenBaseAndMask>

      /* Reset the DMAMUX request generator register */
      hdma->DMAmuxRequestGen->RGCR = 0U;
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80040b4:	2200      	movs	r2, #0
 80040b6:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80040bc:	687a      	ldr	r2, [r7, #4]
 80040be:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 80040c0:	605a      	str	r2, [r3, #4]
 80040c2:	e008      	b.n	80040d6 <HAL_DMA_Init+0x62e>
    }
    else
    {
      hdma->DMAmuxRequestGen = 0U;
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	2200      	movs	r2, #0
 80040c8:	66da      	str	r2, [r3, #108]	@ 0x6c
      hdma->DMAmuxRequestGenStatus = 0U;
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	2200      	movs	r2, #0
 80040ce:	671a      	str	r2, [r3, #112]	@ 0x70
      hdma->DMAmuxRequestGenStatusMask = 0U;
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	2200      	movs	r2, #0
 80040d4:	675a      	str	r2, [r3, #116]	@ 0x74
    }
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	2200      	movs	r2, #0
 80040da:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	2201      	movs	r2, #1
 80040e0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 80040e4:	2300      	movs	r3, #0
}
 80040e6:	4618      	mov	r0, r3
 80040e8:	3718      	adds	r7, #24
 80040ea:	46bd      	mov	sp, r7
 80040ec:	bd80      	pop	{r7, pc}
 80040ee:	bf00      	nop
 80040f0:	a7fdabf8 	.word	0xa7fdabf8
 80040f4:	cccccccd 	.word	0xcccccccd
 80040f8:	40020010 	.word	0x40020010
 80040fc:	40020028 	.word	0x40020028
 8004100:	40020040 	.word	0x40020040
 8004104:	40020058 	.word	0x40020058
 8004108:	40020070 	.word	0x40020070
 800410c:	40020088 	.word	0x40020088
 8004110:	400200a0 	.word	0x400200a0
 8004114:	400200b8 	.word	0x400200b8
 8004118:	40020410 	.word	0x40020410
 800411c:	40020428 	.word	0x40020428
 8004120:	40020440 	.word	0x40020440
 8004124:	40020458 	.word	0x40020458
 8004128:	40020470 	.word	0x40020470
 800412c:	40020488 	.word	0x40020488
 8004130:	400204a0 	.word	0x400204a0
 8004134:	400204b8 	.word	0x400204b8
 8004138:	58025408 	.word	0x58025408
 800413c:	5802541c 	.word	0x5802541c
 8004140:	58025430 	.word	0x58025430
 8004144:	58025444 	.word	0x58025444
 8004148:	58025458 	.word	0x58025458
 800414c:	5802546c 	.word	0x5802546c
 8004150:	58025480 	.word	0x58025480
 8004154:	58025494 	.word	0x58025494

08004158 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8004158:	b580      	push	{r7, lr}
 800415a:	b086      	sub	sp, #24
 800415c:	af00      	add	r7, sp, #0
 800415e:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;
  const __IO uint32_t *enableRegister;

  uint32_t tickstart = HAL_GetTick();
 8004160:	f7ff fbb6 	bl	80038d0 <HAL_GetTick>
 8004164:	6138      	str	r0, [r7, #16]

 /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	2b00      	cmp	r3, #0
 800416a:	d101      	bne.n	8004170 <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 800416c:	2301      	movs	r3, #1
 800416e:	e2dc      	b.n	800472a <HAL_DMA_Abort+0x5d2>
  }

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8004176:	b2db      	uxtb	r3, r3
 8004178:	2b02      	cmp	r3, #2
 800417a:	d008      	beq.n	800418e <HAL_DMA_Abort+0x36>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	2280      	movs	r2, #128	@ 0x80
 8004180:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	2200      	movs	r2, #0
 8004186:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    return HAL_ERROR;
 800418a:	2301      	movs	r3, #1
 800418c:	e2cd      	b.n	800472a <HAL_DMA_Abort+0x5d2>
  }
  else
  {
    /* Disable all the transfer interrupts */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	4a76      	ldr	r2, [pc, #472]	@ (800436c <HAL_DMA_Abort+0x214>)
 8004194:	4293      	cmp	r3, r2
 8004196:	d04a      	beq.n	800422e <HAL_DMA_Abort+0xd6>
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	4a74      	ldr	r2, [pc, #464]	@ (8004370 <HAL_DMA_Abort+0x218>)
 800419e:	4293      	cmp	r3, r2
 80041a0:	d045      	beq.n	800422e <HAL_DMA_Abort+0xd6>
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	4a73      	ldr	r2, [pc, #460]	@ (8004374 <HAL_DMA_Abort+0x21c>)
 80041a8:	4293      	cmp	r3, r2
 80041aa:	d040      	beq.n	800422e <HAL_DMA_Abort+0xd6>
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	4a71      	ldr	r2, [pc, #452]	@ (8004378 <HAL_DMA_Abort+0x220>)
 80041b2:	4293      	cmp	r3, r2
 80041b4:	d03b      	beq.n	800422e <HAL_DMA_Abort+0xd6>
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	681b      	ldr	r3, [r3, #0]
 80041ba:	4a70      	ldr	r2, [pc, #448]	@ (800437c <HAL_DMA_Abort+0x224>)
 80041bc:	4293      	cmp	r3, r2
 80041be:	d036      	beq.n	800422e <HAL_DMA_Abort+0xd6>
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	681b      	ldr	r3, [r3, #0]
 80041c4:	4a6e      	ldr	r2, [pc, #440]	@ (8004380 <HAL_DMA_Abort+0x228>)
 80041c6:	4293      	cmp	r3, r2
 80041c8:	d031      	beq.n	800422e <HAL_DMA_Abort+0xd6>
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	4a6d      	ldr	r2, [pc, #436]	@ (8004384 <HAL_DMA_Abort+0x22c>)
 80041d0:	4293      	cmp	r3, r2
 80041d2:	d02c      	beq.n	800422e <HAL_DMA_Abort+0xd6>
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	681b      	ldr	r3, [r3, #0]
 80041d8:	4a6b      	ldr	r2, [pc, #428]	@ (8004388 <HAL_DMA_Abort+0x230>)
 80041da:	4293      	cmp	r3, r2
 80041dc:	d027      	beq.n	800422e <HAL_DMA_Abort+0xd6>
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	4a6a      	ldr	r2, [pc, #424]	@ (800438c <HAL_DMA_Abort+0x234>)
 80041e4:	4293      	cmp	r3, r2
 80041e6:	d022      	beq.n	800422e <HAL_DMA_Abort+0xd6>
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	4a68      	ldr	r2, [pc, #416]	@ (8004390 <HAL_DMA_Abort+0x238>)
 80041ee:	4293      	cmp	r3, r2
 80041f0:	d01d      	beq.n	800422e <HAL_DMA_Abort+0xd6>
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	4a67      	ldr	r2, [pc, #412]	@ (8004394 <HAL_DMA_Abort+0x23c>)
 80041f8:	4293      	cmp	r3, r2
 80041fa:	d018      	beq.n	800422e <HAL_DMA_Abort+0xd6>
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	681b      	ldr	r3, [r3, #0]
 8004200:	4a65      	ldr	r2, [pc, #404]	@ (8004398 <HAL_DMA_Abort+0x240>)
 8004202:	4293      	cmp	r3, r2
 8004204:	d013      	beq.n	800422e <HAL_DMA_Abort+0xd6>
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	4a64      	ldr	r2, [pc, #400]	@ (800439c <HAL_DMA_Abort+0x244>)
 800420c:	4293      	cmp	r3, r2
 800420e:	d00e      	beq.n	800422e <HAL_DMA_Abort+0xd6>
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	681b      	ldr	r3, [r3, #0]
 8004214:	4a62      	ldr	r2, [pc, #392]	@ (80043a0 <HAL_DMA_Abort+0x248>)
 8004216:	4293      	cmp	r3, r2
 8004218:	d009      	beq.n	800422e <HAL_DMA_Abort+0xd6>
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	681b      	ldr	r3, [r3, #0]
 800421e:	4a61      	ldr	r2, [pc, #388]	@ (80043a4 <HAL_DMA_Abort+0x24c>)
 8004220:	4293      	cmp	r3, r2
 8004222:	d004      	beq.n	800422e <HAL_DMA_Abort+0xd6>
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	681b      	ldr	r3, [r3, #0]
 8004228:	4a5f      	ldr	r2, [pc, #380]	@ (80043a8 <HAL_DMA_Abort+0x250>)
 800422a:	4293      	cmp	r3, r2
 800422c:	d101      	bne.n	8004232 <HAL_DMA_Abort+0xda>
 800422e:	2301      	movs	r3, #1
 8004230:	e000      	b.n	8004234 <HAL_DMA_Abort+0xdc>
 8004232:	2300      	movs	r3, #0
 8004234:	2b00      	cmp	r3, #0
 8004236:	d013      	beq.n	8004260 <HAL_DMA_Abort+0x108>
    {
       /* Disable DMA All Interrupts  */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	681a      	ldr	r2, [r3, #0]
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	f022 021e 	bic.w	r2, r2, #30
 8004246:	601a      	str	r2, [r3, #0]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	695a      	ldr	r2, [r3, #20]
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8004256:	615a      	str	r2, [r3, #20]

      enableRegister = (__IO uint32_t *)(&(((DMA_Stream_TypeDef   *)hdma->Instance)->CR));
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	617b      	str	r3, [r7, #20]
 800425e:	e00a      	b.n	8004276 <HAL_DMA_Abort+0x11e>
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	681a      	ldr	r2, [r3, #0]
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	f022 020e 	bic.w	r2, r2, #14
 800426e:	601a      	str	r2, [r3, #0]

      enableRegister = (__IO uint32_t *)(&(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR));
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	617b      	str	r3, [r7, #20]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	4a3c      	ldr	r2, [pc, #240]	@ (800436c <HAL_DMA_Abort+0x214>)
 800427c:	4293      	cmp	r3, r2
 800427e:	d072      	beq.n	8004366 <HAL_DMA_Abort+0x20e>
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	4a3a      	ldr	r2, [pc, #232]	@ (8004370 <HAL_DMA_Abort+0x218>)
 8004286:	4293      	cmp	r3, r2
 8004288:	d06d      	beq.n	8004366 <HAL_DMA_Abort+0x20e>
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	681b      	ldr	r3, [r3, #0]
 800428e:	4a39      	ldr	r2, [pc, #228]	@ (8004374 <HAL_DMA_Abort+0x21c>)
 8004290:	4293      	cmp	r3, r2
 8004292:	d068      	beq.n	8004366 <HAL_DMA_Abort+0x20e>
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	4a37      	ldr	r2, [pc, #220]	@ (8004378 <HAL_DMA_Abort+0x220>)
 800429a:	4293      	cmp	r3, r2
 800429c:	d063      	beq.n	8004366 <HAL_DMA_Abort+0x20e>
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	681b      	ldr	r3, [r3, #0]
 80042a2:	4a36      	ldr	r2, [pc, #216]	@ (800437c <HAL_DMA_Abort+0x224>)
 80042a4:	4293      	cmp	r3, r2
 80042a6:	d05e      	beq.n	8004366 <HAL_DMA_Abort+0x20e>
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	681b      	ldr	r3, [r3, #0]
 80042ac:	4a34      	ldr	r2, [pc, #208]	@ (8004380 <HAL_DMA_Abort+0x228>)
 80042ae:	4293      	cmp	r3, r2
 80042b0:	d059      	beq.n	8004366 <HAL_DMA_Abort+0x20e>
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	681b      	ldr	r3, [r3, #0]
 80042b6:	4a33      	ldr	r2, [pc, #204]	@ (8004384 <HAL_DMA_Abort+0x22c>)
 80042b8:	4293      	cmp	r3, r2
 80042ba:	d054      	beq.n	8004366 <HAL_DMA_Abort+0x20e>
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	4a31      	ldr	r2, [pc, #196]	@ (8004388 <HAL_DMA_Abort+0x230>)
 80042c2:	4293      	cmp	r3, r2
 80042c4:	d04f      	beq.n	8004366 <HAL_DMA_Abort+0x20e>
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	4a30      	ldr	r2, [pc, #192]	@ (800438c <HAL_DMA_Abort+0x234>)
 80042cc:	4293      	cmp	r3, r2
 80042ce:	d04a      	beq.n	8004366 <HAL_DMA_Abort+0x20e>
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	4a2e      	ldr	r2, [pc, #184]	@ (8004390 <HAL_DMA_Abort+0x238>)
 80042d6:	4293      	cmp	r3, r2
 80042d8:	d045      	beq.n	8004366 <HAL_DMA_Abort+0x20e>
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	681b      	ldr	r3, [r3, #0]
 80042de:	4a2d      	ldr	r2, [pc, #180]	@ (8004394 <HAL_DMA_Abort+0x23c>)
 80042e0:	4293      	cmp	r3, r2
 80042e2:	d040      	beq.n	8004366 <HAL_DMA_Abort+0x20e>
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	4a2b      	ldr	r2, [pc, #172]	@ (8004398 <HAL_DMA_Abort+0x240>)
 80042ea:	4293      	cmp	r3, r2
 80042ec:	d03b      	beq.n	8004366 <HAL_DMA_Abort+0x20e>
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	4a2a      	ldr	r2, [pc, #168]	@ (800439c <HAL_DMA_Abort+0x244>)
 80042f4:	4293      	cmp	r3, r2
 80042f6:	d036      	beq.n	8004366 <HAL_DMA_Abort+0x20e>
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	4a28      	ldr	r2, [pc, #160]	@ (80043a0 <HAL_DMA_Abort+0x248>)
 80042fe:	4293      	cmp	r3, r2
 8004300:	d031      	beq.n	8004366 <HAL_DMA_Abort+0x20e>
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	4a27      	ldr	r2, [pc, #156]	@ (80043a4 <HAL_DMA_Abort+0x24c>)
 8004308:	4293      	cmp	r3, r2
 800430a:	d02c      	beq.n	8004366 <HAL_DMA_Abort+0x20e>
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	4a25      	ldr	r2, [pc, #148]	@ (80043a8 <HAL_DMA_Abort+0x250>)
 8004312:	4293      	cmp	r3, r2
 8004314:	d027      	beq.n	8004366 <HAL_DMA_Abort+0x20e>
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	4a24      	ldr	r2, [pc, #144]	@ (80043ac <HAL_DMA_Abort+0x254>)
 800431c:	4293      	cmp	r3, r2
 800431e:	d022      	beq.n	8004366 <HAL_DMA_Abort+0x20e>
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	681b      	ldr	r3, [r3, #0]
 8004324:	4a22      	ldr	r2, [pc, #136]	@ (80043b0 <HAL_DMA_Abort+0x258>)
 8004326:	4293      	cmp	r3, r2
 8004328:	d01d      	beq.n	8004366 <HAL_DMA_Abort+0x20e>
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	4a21      	ldr	r2, [pc, #132]	@ (80043b4 <HAL_DMA_Abort+0x25c>)
 8004330:	4293      	cmp	r3, r2
 8004332:	d018      	beq.n	8004366 <HAL_DMA_Abort+0x20e>
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	4a1f      	ldr	r2, [pc, #124]	@ (80043b8 <HAL_DMA_Abort+0x260>)
 800433a:	4293      	cmp	r3, r2
 800433c:	d013      	beq.n	8004366 <HAL_DMA_Abort+0x20e>
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	4a1e      	ldr	r2, [pc, #120]	@ (80043bc <HAL_DMA_Abort+0x264>)
 8004344:	4293      	cmp	r3, r2
 8004346:	d00e      	beq.n	8004366 <HAL_DMA_Abort+0x20e>
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	4a1c      	ldr	r2, [pc, #112]	@ (80043c0 <HAL_DMA_Abort+0x268>)
 800434e:	4293      	cmp	r3, r2
 8004350:	d009      	beq.n	8004366 <HAL_DMA_Abort+0x20e>
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	4a1b      	ldr	r2, [pc, #108]	@ (80043c4 <HAL_DMA_Abort+0x26c>)
 8004358:	4293      	cmp	r3, r2
 800435a:	d004      	beq.n	8004366 <HAL_DMA_Abort+0x20e>
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	681b      	ldr	r3, [r3, #0]
 8004360:	4a19      	ldr	r2, [pc, #100]	@ (80043c8 <HAL_DMA_Abort+0x270>)
 8004362:	4293      	cmp	r3, r2
 8004364:	d132      	bne.n	80043cc <HAL_DMA_Abort+0x274>
 8004366:	2301      	movs	r3, #1
 8004368:	e031      	b.n	80043ce <HAL_DMA_Abort+0x276>
 800436a:	bf00      	nop
 800436c:	40020010 	.word	0x40020010
 8004370:	40020028 	.word	0x40020028
 8004374:	40020040 	.word	0x40020040
 8004378:	40020058 	.word	0x40020058
 800437c:	40020070 	.word	0x40020070
 8004380:	40020088 	.word	0x40020088
 8004384:	400200a0 	.word	0x400200a0
 8004388:	400200b8 	.word	0x400200b8
 800438c:	40020410 	.word	0x40020410
 8004390:	40020428 	.word	0x40020428
 8004394:	40020440 	.word	0x40020440
 8004398:	40020458 	.word	0x40020458
 800439c:	40020470 	.word	0x40020470
 80043a0:	40020488 	.word	0x40020488
 80043a4:	400204a0 	.word	0x400204a0
 80043a8:	400204b8 	.word	0x400204b8
 80043ac:	58025408 	.word	0x58025408
 80043b0:	5802541c 	.word	0x5802541c
 80043b4:	58025430 	.word	0x58025430
 80043b8:	58025444 	.word	0x58025444
 80043bc:	58025458 	.word	0x58025458
 80043c0:	5802546c 	.word	0x5802546c
 80043c4:	58025480 	.word	0x58025480
 80043c8:	58025494 	.word	0x58025494
 80043cc:	2300      	movs	r3, #0
 80043ce:	2b00      	cmp	r3, #0
 80043d0:	d007      	beq.n	80043e2 <HAL_DMA_Abort+0x28a>
    {
      /* disable the DMAMUX sync overrun IT */
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80043d6:	681a      	ldr	r2, [r3, #0]
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80043dc:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80043e0:	601a      	str	r2, [r3, #0]
    }

    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	4a6d      	ldr	r2, [pc, #436]	@ (800459c <HAL_DMA_Abort+0x444>)
 80043e8:	4293      	cmp	r3, r2
 80043ea:	d04a      	beq.n	8004482 <HAL_DMA_Abort+0x32a>
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	4a6b      	ldr	r2, [pc, #428]	@ (80045a0 <HAL_DMA_Abort+0x448>)
 80043f2:	4293      	cmp	r3, r2
 80043f4:	d045      	beq.n	8004482 <HAL_DMA_Abort+0x32a>
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	681b      	ldr	r3, [r3, #0]
 80043fa:	4a6a      	ldr	r2, [pc, #424]	@ (80045a4 <HAL_DMA_Abort+0x44c>)
 80043fc:	4293      	cmp	r3, r2
 80043fe:	d040      	beq.n	8004482 <HAL_DMA_Abort+0x32a>
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	681b      	ldr	r3, [r3, #0]
 8004404:	4a68      	ldr	r2, [pc, #416]	@ (80045a8 <HAL_DMA_Abort+0x450>)
 8004406:	4293      	cmp	r3, r2
 8004408:	d03b      	beq.n	8004482 <HAL_DMA_Abort+0x32a>
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	4a67      	ldr	r2, [pc, #412]	@ (80045ac <HAL_DMA_Abort+0x454>)
 8004410:	4293      	cmp	r3, r2
 8004412:	d036      	beq.n	8004482 <HAL_DMA_Abort+0x32a>
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	681b      	ldr	r3, [r3, #0]
 8004418:	4a65      	ldr	r2, [pc, #404]	@ (80045b0 <HAL_DMA_Abort+0x458>)
 800441a:	4293      	cmp	r3, r2
 800441c:	d031      	beq.n	8004482 <HAL_DMA_Abort+0x32a>
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	4a64      	ldr	r2, [pc, #400]	@ (80045b4 <HAL_DMA_Abort+0x45c>)
 8004424:	4293      	cmp	r3, r2
 8004426:	d02c      	beq.n	8004482 <HAL_DMA_Abort+0x32a>
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	4a62      	ldr	r2, [pc, #392]	@ (80045b8 <HAL_DMA_Abort+0x460>)
 800442e:	4293      	cmp	r3, r2
 8004430:	d027      	beq.n	8004482 <HAL_DMA_Abort+0x32a>
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	4a61      	ldr	r2, [pc, #388]	@ (80045bc <HAL_DMA_Abort+0x464>)
 8004438:	4293      	cmp	r3, r2
 800443a:	d022      	beq.n	8004482 <HAL_DMA_Abort+0x32a>
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	4a5f      	ldr	r2, [pc, #380]	@ (80045c0 <HAL_DMA_Abort+0x468>)
 8004442:	4293      	cmp	r3, r2
 8004444:	d01d      	beq.n	8004482 <HAL_DMA_Abort+0x32a>
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	681b      	ldr	r3, [r3, #0]
 800444a:	4a5e      	ldr	r2, [pc, #376]	@ (80045c4 <HAL_DMA_Abort+0x46c>)
 800444c:	4293      	cmp	r3, r2
 800444e:	d018      	beq.n	8004482 <HAL_DMA_Abort+0x32a>
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	681b      	ldr	r3, [r3, #0]
 8004454:	4a5c      	ldr	r2, [pc, #368]	@ (80045c8 <HAL_DMA_Abort+0x470>)
 8004456:	4293      	cmp	r3, r2
 8004458:	d013      	beq.n	8004482 <HAL_DMA_Abort+0x32a>
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	4a5b      	ldr	r2, [pc, #364]	@ (80045cc <HAL_DMA_Abort+0x474>)
 8004460:	4293      	cmp	r3, r2
 8004462:	d00e      	beq.n	8004482 <HAL_DMA_Abort+0x32a>
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	4a59      	ldr	r2, [pc, #356]	@ (80045d0 <HAL_DMA_Abort+0x478>)
 800446a:	4293      	cmp	r3, r2
 800446c:	d009      	beq.n	8004482 <HAL_DMA_Abort+0x32a>
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	681b      	ldr	r3, [r3, #0]
 8004472:	4a58      	ldr	r2, [pc, #352]	@ (80045d4 <HAL_DMA_Abort+0x47c>)
 8004474:	4293      	cmp	r3, r2
 8004476:	d004      	beq.n	8004482 <HAL_DMA_Abort+0x32a>
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	681b      	ldr	r3, [r3, #0]
 800447c:	4a56      	ldr	r2, [pc, #344]	@ (80045d8 <HAL_DMA_Abort+0x480>)
 800447e:	4293      	cmp	r3, r2
 8004480:	d108      	bne.n	8004494 <HAL_DMA_Abort+0x33c>
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	681b      	ldr	r3, [r3, #0]
 8004486:	681a      	ldr	r2, [r3, #0]
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	681b      	ldr	r3, [r3, #0]
 800448c:	f022 0201 	bic.w	r2, r2, #1
 8004490:	601a      	str	r2, [r3, #0]
 8004492:	e007      	b.n	80044a4 <HAL_DMA_Abort+0x34c>
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	681b      	ldr	r3, [r3, #0]
 8004498:	681a      	ldr	r2, [r3, #0]
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	f022 0201 	bic.w	r2, r2, #1
 80044a2:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 80044a4:	e013      	b.n	80044ce <HAL_DMA_Abort+0x376>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80044a6:	f7ff fa13 	bl	80038d0 <HAL_GetTick>
 80044aa:	4602      	mov	r2, r0
 80044ac:	693b      	ldr	r3, [r7, #16]
 80044ae:	1ad3      	subs	r3, r2, r3
 80044b0:	2b05      	cmp	r3, #5
 80044b2:	d90c      	bls.n	80044ce <HAL_DMA_Abort+0x376>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	2220      	movs	r2, #32
 80044b8:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	2203      	movs	r2, #3
 80044be:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	2200      	movs	r2, #0
 80044c6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        return HAL_ERROR;
 80044ca:	2301      	movs	r3, #1
 80044cc:	e12d      	b.n	800472a <HAL_DMA_Abort+0x5d2>
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 80044ce:	697b      	ldr	r3, [r7, #20]
 80044d0:	681b      	ldr	r3, [r3, #0]
 80044d2:	f003 0301 	and.w	r3, r3, #1
 80044d6:	2b00      	cmp	r3, #0
 80044d8:	d1e5      	bne.n	80044a6 <HAL_DMA_Abort+0x34e>
      }
    }

    /* Clear all interrupt flags at correct offset within the register */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	4a2f      	ldr	r2, [pc, #188]	@ (800459c <HAL_DMA_Abort+0x444>)
 80044e0:	4293      	cmp	r3, r2
 80044e2:	d04a      	beq.n	800457a <HAL_DMA_Abort+0x422>
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	4a2d      	ldr	r2, [pc, #180]	@ (80045a0 <HAL_DMA_Abort+0x448>)
 80044ea:	4293      	cmp	r3, r2
 80044ec:	d045      	beq.n	800457a <HAL_DMA_Abort+0x422>
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	681b      	ldr	r3, [r3, #0]
 80044f2:	4a2c      	ldr	r2, [pc, #176]	@ (80045a4 <HAL_DMA_Abort+0x44c>)
 80044f4:	4293      	cmp	r3, r2
 80044f6:	d040      	beq.n	800457a <HAL_DMA_Abort+0x422>
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	4a2a      	ldr	r2, [pc, #168]	@ (80045a8 <HAL_DMA_Abort+0x450>)
 80044fe:	4293      	cmp	r3, r2
 8004500:	d03b      	beq.n	800457a <HAL_DMA_Abort+0x422>
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	681b      	ldr	r3, [r3, #0]
 8004506:	4a29      	ldr	r2, [pc, #164]	@ (80045ac <HAL_DMA_Abort+0x454>)
 8004508:	4293      	cmp	r3, r2
 800450a:	d036      	beq.n	800457a <HAL_DMA_Abort+0x422>
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	4a27      	ldr	r2, [pc, #156]	@ (80045b0 <HAL_DMA_Abort+0x458>)
 8004512:	4293      	cmp	r3, r2
 8004514:	d031      	beq.n	800457a <HAL_DMA_Abort+0x422>
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	4a26      	ldr	r2, [pc, #152]	@ (80045b4 <HAL_DMA_Abort+0x45c>)
 800451c:	4293      	cmp	r3, r2
 800451e:	d02c      	beq.n	800457a <HAL_DMA_Abort+0x422>
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	681b      	ldr	r3, [r3, #0]
 8004524:	4a24      	ldr	r2, [pc, #144]	@ (80045b8 <HAL_DMA_Abort+0x460>)
 8004526:	4293      	cmp	r3, r2
 8004528:	d027      	beq.n	800457a <HAL_DMA_Abort+0x422>
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	681b      	ldr	r3, [r3, #0]
 800452e:	4a23      	ldr	r2, [pc, #140]	@ (80045bc <HAL_DMA_Abort+0x464>)
 8004530:	4293      	cmp	r3, r2
 8004532:	d022      	beq.n	800457a <HAL_DMA_Abort+0x422>
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	4a21      	ldr	r2, [pc, #132]	@ (80045c0 <HAL_DMA_Abort+0x468>)
 800453a:	4293      	cmp	r3, r2
 800453c:	d01d      	beq.n	800457a <HAL_DMA_Abort+0x422>
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	681b      	ldr	r3, [r3, #0]
 8004542:	4a20      	ldr	r2, [pc, #128]	@ (80045c4 <HAL_DMA_Abort+0x46c>)
 8004544:	4293      	cmp	r3, r2
 8004546:	d018      	beq.n	800457a <HAL_DMA_Abort+0x422>
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	4a1e      	ldr	r2, [pc, #120]	@ (80045c8 <HAL_DMA_Abort+0x470>)
 800454e:	4293      	cmp	r3, r2
 8004550:	d013      	beq.n	800457a <HAL_DMA_Abort+0x422>
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	4a1d      	ldr	r2, [pc, #116]	@ (80045cc <HAL_DMA_Abort+0x474>)
 8004558:	4293      	cmp	r3, r2
 800455a:	d00e      	beq.n	800457a <HAL_DMA_Abort+0x422>
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	681b      	ldr	r3, [r3, #0]
 8004560:	4a1b      	ldr	r2, [pc, #108]	@ (80045d0 <HAL_DMA_Abort+0x478>)
 8004562:	4293      	cmp	r3, r2
 8004564:	d009      	beq.n	800457a <HAL_DMA_Abort+0x422>
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	681b      	ldr	r3, [r3, #0]
 800456a:	4a1a      	ldr	r2, [pc, #104]	@ (80045d4 <HAL_DMA_Abort+0x47c>)
 800456c:	4293      	cmp	r3, r2
 800456e:	d004      	beq.n	800457a <HAL_DMA_Abort+0x422>
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	4a18      	ldr	r2, [pc, #96]	@ (80045d8 <HAL_DMA_Abort+0x480>)
 8004576:	4293      	cmp	r3, r2
 8004578:	d101      	bne.n	800457e <HAL_DMA_Abort+0x426>
 800457a:	2301      	movs	r3, #1
 800457c:	e000      	b.n	8004580 <HAL_DMA_Abort+0x428>
 800457e:	2300      	movs	r3, #0
 8004580:	2b00      	cmp	r3, #0
 8004582:	d02b      	beq.n	80045dc <HAL_DMA_Abort+0x484>
    {
      regs_dma = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004588:	60bb      	str	r3, [r7, #8]
      regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800458e:	f003 031f 	and.w	r3, r3, #31
 8004592:	223f      	movs	r2, #63	@ 0x3f
 8004594:	409a      	lsls	r2, r3
 8004596:	68bb      	ldr	r3, [r7, #8]
 8004598:	609a      	str	r2, [r3, #8]
 800459a:	e02a      	b.n	80045f2 <HAL_DMA_Abort+0x49a>
 800459c:	40020010 	.word	0x40020010
 80045a0:	40020028 	.word	0x40020028
 80045a4:	40020040 	.word	0x40020040
 80045a8:	40020058 	.word	0x40020058
 80045ac:	40020070 	.word	0x40020070
 80045b0:	40020088 	.word	0x40020088
 80045b4:	400200a0 	.word	0x400200a0
 80045b8:	400200b8 	.word	0x400200b8
 80045bc:	40020410 	.word	0x40020410
 80045c0:	40020428 	.word	0x40020428
 80045c4:	40020440 	.word	0x40020440
 80045c8:	40020458 	.word	0x40020458
 80045cc:	40020470 	.word	0x40020470
 80045d0:	40020488 	.word	0x40020488
 80045d4:	400204a0 	.word	0x400204a0
 80045d8:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80045e0:	60fb      	str	r3, [r7, #12]
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80045e6:	f003 031f 	and.w	r3, r3, #31
 80045ea:	2201      	movs	r2, #1
 80045ec:	409a      	lsls	r2, r3
 80045ee:	68fb      	ldr	r3, [r7, #12]
 80045f0:	605a      	str	r2, [r3, #4]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	681b      	ldr	r3, [r3, #0]
 80045f6:	4a4f      	ldr	r2, [pc, #316]	@ (8004734 <HAL_DMA_Abort+0x5dc>)
 80045f8:	4293      	cmp	r3, r2
 80045fa:	d072      	beq.n	80046e2 <HAL_DMA_Abort+0x58a>
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	681b      	ldr	r3, [r3, #0]
 8004600:	4a4d      	ldr	r2, [pc, #308]	@ (8004738 <HAL_DMA_Abort+0x5e0>)
 8004602:	4293      	cmp	r3, r2
 8004604:	d06d      	beq.n	80046e2 <HAL_DMA_Abort+0x58a>
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	681b      	ldr	r3, [r3, #0]
 800460a:	4a4c      	ldr	r2, [pc, #304]	@ (800473c <HAL_DMA_Abort+0x5e4>)
 800460c:	4293      	cmp	r3, r2
 800460e:	d068      	beq.n	80046e2 <HAL_DMA_Abort+0x58a>
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	681b      	ldr	r3, [r3, #0]
 8004614:	4a4a      	ldr	r2, [pc, #296]	@ (8004740 <HAL_DMA_Abort+0x5e8>)
 8004616:	4293      	cmp	r3, r2
 8004618:	d063      	beq.n	80046e2 <HAL_DMA_Abort+0x58a>
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	681b      	ldr	r3, [r3, #0]
 800461e:	4a49      	ldr	r2, [pc, #292]	@ (8004744 <HAL_DMA_Abort+0x5ec>)
 8004620:	4293      	cmp	r3, r2
 8004622:	d05e      	beq.n	80046e2 <HAL_DMA_Abort+0x58a>
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	4a47      	ldr	r2, [pc, #284]	@ (8004748 <HAL_DMA_Abort+0x5f0>)
 800462a:	4293      	cmp	r3, r2
 800462c:	d059      	beq.n	80046e2 <HAL_DMA_Abort+0x58a>
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	681b      	ldr	r3, [r3, #0]
 8004632:	4a46      	ldr	r2, [pc, #280]	@ (800474c <HAL_DMA_Abort+0x5f4>)
 8004634:	4293      	cmp	r3, r2
 8004636:	d054      	beq.n	80046e2 <HAL_DMA_Abort+0x58a>
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	681b      	ldr	r3, [r3, #0]
 800463c:	4a44      	ldr	r2, [pc, #272]	@ (8004750 <HAL_DMA_Abort+0x5f8>)
 800463e:	4293      	cmp	r3, r2
 8004640:	d04f      	beq.n	80046e2 <HAL_DMA_Abort+0x58a>
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	4a43      	ldr	r2, [pc, #268]	@ (8004754 <HAL_DMA_Abort+0x5fc>)
 8004648:	4293      	cmp	r3, r2
 800464a:	d04a      	beq.n	80046e2 <HAL_DMA_Abort+0x58a>
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	681b      	ldr	r3, [r3, #0]
 8004650:	4a41      	ldr	r2, [pc, #260]	@ (8004758 <HAL_DMA_Abort+0x600>)
 8004652:	4293      	cmp	r3, r2
 8004654:	d045      	beq.n	80046e2 <HAL_DMA_Abort+0x58a>
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	681b      	ldr	r3, [r3, #0]
 800465a:	4a40      	ldr	r2, [pc, #256]	@ (800475c <HAL_DMA_Abort+0x604>)
 800465c:	4293      	cmp	r3, r2
 800465e:	d040      	beq.n	80046e2 <HAL_DMA_Abort+0x58a>
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	4a3e      	ldr	r2, [pc, #248]	@ (8004760 <HAL_DMA_Abort+0x608>)
 8004666:	4293      	cmp	r3, r2
 8004668:	d03b      	beq.n	80046e2 <HAL_DMA_Abort+0x58a>
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	4a3d      	ldr	r2, [pc, #244]	@ (8004764 <HAL_DMA_Abort+0x60c>)
 8004670:	4293      	cmp	r3, r2
 8004672:	d036      	beq.n	80046e2 <HAL_DMA_Abort+0x58a>
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	681b      	ldr	r3, [r3, #0]
 8004678:	4a3b      	ldr	r2, [pc, #236]	@ (8004768 <HAL_DMA_Abort+0x610>)
 800467a:	4293      	cmp	r3, r2
 800467c:	d031      	beq.n	80046e2 <HAL_DMA_Abort+0x58a>
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	681b      	ldr	r3, [r3, #0]
 8004682:	4a3a      	ldr	r2, [pc, #232]	@ (800476c <HAL_DMA_Abort+0x614>)
 8004684:	4293      	cmp	r3, r2
 8004686:	d02c      	beq.n	80046e2 <HAL_DMA_Abort+0x58a>
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	681b      	ldr	r3, [r3, #0]
 800468c:	4a38      	ldr	r2, [pc, #224]	@ (8004770 <HAL_DMA_Abort+0x618>)
 800468e:	4293      	cmp	r3, r2
 8004690:	d027      	beq.n	80046e2 <HAL_DMA_Abort+0x58a>
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	4a37      	ldr	r2, [pc, #220]	@ (8004774 <HAL_DMA_Abort+0x61c>)
 8004698:	4293      	cmp	r3, r2
 800469a:	d022      	beq.n	80046e2 <HAL_DMA_Abort+0x58a>
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	4a35      	ldr	r2, [pc, #212]	@ (8004778 <HAL_DMA_Abort+0x620>)
 80046a2:	4293      	cmp	r3, r2
 80046a4:	d01d      	beq.n	80046e2 <HAL_DMA_Abort+0x58a>
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	681b      	ldr	r3, [r3, #0]
 80046aa:	4a34      	ldr	r2, [pc, #208]	@ (800477c <HAL_DMA_Abort+0x624>)
 80046ac:	4293      	cmp	r3, r2
 80046ae:	d018      	beq.n	80046e2 <HAL_DMA_Abort+0x58a>
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	681b      	ldr	r3, [r3, #0]
 80046b4:	4a32      	ldr	r2, [pc, #200]	@ (8004780 <HAL_DMA_Abort+0x628>)
 80046b6:	4293      	cmp	r3, r2
 80046b8:	d013      	beq.n	80046e2 <HAL_DMA_Abort+0x58a>
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	4a31      	ldr	r2, [pc, #196]	@ (8004784 <HAL_DMA_Abort+0x62c>)
 80046c0:	4293      	cmp	r3, r2
 80046c2:	d00e      	beq.n	80046e2 <HAL_DMA_Abort+0x58a>
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	681b      	ldr	r3, [r3, #0]
 80046c8:	4a2f      	ldr	r2, [pc, #188]	@ (8004788 <HAL_DMA_Abort+0x630>)
 80046ca:	4293      	cmp	r3, r2
 80046cc:	d009      	beq.n	80046e2 <HAL_DMA_Abort+0x58a>
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	681b      	ldr	r3, [r3, #0]
 80046d2:	4a2e      	ldr	r2, [pc, #184]	@ (800478c <HAL_DMA_Abort+0x634>)
 80046d4:	4293      	cmp	r3, r2
 80046d6:	d004      	beq.n	80046e2 <HAL_DMA_Abort+0x58a>
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	4a2c      	ldr	r2, [pc, #176]	@ (8004790 <HAL_DMA_Abort+0x638>)
 80046de:	4293      	cmp	r3, r2
 80046e0:	d101      	bne.n	80046e6 <HAL_DMA_Abort+0x58e>
 80046e2:	2301      	movs	r3, #1
 80046e4:	e000      	b.n	80046e8 <HAL_DMA_Abort+0x590>
 80046e6:	2300      	movs	r3, #0
 80046e8:	2b00      	cmp	r3, #0
 80046ea:	d015      	beq.n	8004718 <HAL_DMA_Abort+0x5c0>
    {
      /* Clear the DMAMUX synchro overrun flag */
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80046f0:	687a      	ldr	r2, [r7, #4]
 80046f2:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 80046f4:	605a      	str	r2, [r3, #4]

      if(hdma->DMAmuxRequestGen != 0U)
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80046fa:	2b00      	cmp	r3, #0
 80046fc:	d00c      	beq.n	8004718 <HAL_DMA_Abort+0x5c0>
      {
        /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT */
        /* disable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004702:	681a      	ldr	r2, [r3, #0]
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004708:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800470c:	601a      	str	r2, [r3, #0]

        /* Clear the DMAMUX request generator overrun flag */
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004712:	687a      	ldr	r2, [r7, #4]
 8004714:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8004716:	605a      	str	r2, [r3, #4]
      }
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	2201      	movs	r2, #1
 800471c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	2200      	movs	r2, #0
 8004724:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }

  return HAL_OK;
 8004728:	2300      	movs	r3, #0
}
 800472a:	4618      	mov	r0, r3
 800472c:	3718      	adds	r7, #24
 800472e:	46bd      	mov	sp, r7
 8004730:	bd80      	pop	{r7, pc}
 8004732:	bf00      	nop
 8004734:	40020010 	.word	0x40020010
 8004738:	40020028 	.word	0x40020028
 800473c:	40020040 	.word	0x40020040
 8004740:	40020058 	.word	0x40020058
 8004744:	40020070 	.word	0x40020070
 8004748:	40020088 	.word	0x40020088
 800474c:	400200a0 	.word	0x400200a0
 8004750:	400200b8 	.word	0x400200b8
 8004754:	40020410 	.word	0x40020410
 8004758:	40020428 	.word	0x40020428
 800475c:	40020440 	.word	0x40020440
 8004760:	40020458 	.word	0x40020458
 8004764:	40020470 	.word	0x40020470
 8004768:	40020488 	.word	0x40020488
 800476c:	400204a0 	.word	0x400204a0
 8004770:	400204b8 	.word	0x400204b8
 8004774:	58025408 	.word	0x58025408
 8004778:	5802541c 	.word	0x5802541c
 800477c:	58025430 	.word	0x58025430
 8004780:	58025444 	.word	0x58025444
 8004784:	58025458 	.word	0x58025458
 8004788:	5802546c 	.word	0x5802546c
 800478c:	58025480 	.word	0x58025480
 8004790:	58025494 	.word	0x58025494

08004794 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8004794:	b580      	push	{r7, lr}
 8004796:	b084      	sub	sp, #16
 8004798:	af00      	add	r7, sp, #0
 800479a:	6078      	str	r0, [r7, #4]
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	2b00      	cmp	r3, #0
 80047a0:	d101      	bne.n	80047a6 <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 80047a2:	2301      	movs	r3, #1
 80047a4:	e237      	b.n	8004c16 <HAL_DMA_Abort_IT+0x482>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80047ac:	b2db      	uxtb	r3, r3
 80047ae:	2b02      	cmp	r3, #2
 80047b0:	d004      	beq.n	80047bc <HAL_DMA_Abort_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	2280      	movs	r2, #128	@ 0x80
 80047b6:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 80047b8:	2301      	movs	r3, #1
 80047ba:	e22c      	b.n	8004c16 <HAL_DMA_Abort_IT+0x482>
  }
  else
  {
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	4a5c      	ldr	r2, [pc, #368]	@ (8004934 <HAL_DMA_Abort_IT+0x1a0>)
 80047c2:	4293      	cmp	r3, r2
 80047c4:	d04a      	beq.n	800485c <HAL_DMA_Abort_IT+0xc8>
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	681b      	ldr	r3, [r3, #0]
 80047ca:	4a5b      	ldr	r2, [pc, #364]	@ (8004938 <HAL_DMA_Abort_IT+0x1a4>)
 80047cc:	4293      	cmp	r3, r2
 80047ce:	d045      	beq.n	800485c <HAL_DMA_Abort_IT+0xc8>
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	681b      	ldr	r3, [r3, #0]
 80047d4:	4a59      	ldr	r2, [pc, #356]	@ (800493c <HAL_DMA_Abort_IT+0x1a8>)
 80047d6:	4293      	cmp	r3, r2
 80047d8:	d040      	beq.n	800485c <HAL_DMA_Abort_IT+0xc8>
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	681b      	ldr	r3, [r3, #0]
 80047de:	4a58      	ldr	r2, [pc, #352]	@ (8004940 <HAL_DMA_Abort_IT+0x1ac>)
 80047e0:	4293      	cmp	r3, r2
 80047e2:	d03b      	beq.n	800485c <HAL_DMA_Abort_IT+0xc8>
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	681b      	ldr	r3, [r3, #0]
 80047e8:	4a56      	ldr	r2, [pc, #344]	@ (8004944 <HAL_DMA_Abort_IT+0x1b0>)
 80047ea:	4293      	cmp	r3, r2
 80047ec:	d036      	beq.n	800485c <HAL_DMA_Abort_IT+0xc8>
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	4a55      	ldr	r2, [pc, #340]	@ (8004948 <HAL_DMA_Abort_IT+0x1b4>)
 80047f4:	4293      	cmp	r3, r2
 80047f6:	d031      	beq.n	800485c <HAL_DMA_Abort_IT+0xc8>
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	4a53      	ldr	r2, [pc, #332]	@ (800494c <HAL_DMA_Abort_IT+0x1b8>)
 80047fe:	4293      	cmp	r3, r2
 8004800:	d02c      	beq.n	800485c <HAL_DMA_Abort_IT+0xc8>
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	681b      	ldr	r3, [r3, #0]
 8004806:	4a52      	ldr	r2, [pc, #328]	@ (8004950 <HAL_DMA_Abort_IT+0x1bc>)
 8004808:	4293      	cmp	r3, r2
 800480a:	d027      	beq.n	800485c <HAL_DMA_Abort_IT+0xc8>
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	4a50      	ldr	r2, [pc, #320]	@ (8004954 <HAL_DMA_Abort_IT+0x1c0>)
 8004812:	4293      	cmp	r3, r2
 8004814:	d022      	beq.n	800485c <HAL_DMA_Abort_IT+0xc8>
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	681b      	ldr	r3, [r3, #0]
 800481a:	4a4f      	ldr	r2, [pc, #316]	@ (8004958 <HAL_DMA_Abort_IT+0x1c4>)
 800481c:	4293      	cmp	r3, r2
 800481e:	d01d      	beq.n	800485c <HAL_DMA_Abort_IT+0xc8>
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	681b      	ldr	r3, [r3, #0]
 8004824:	4a4d      	ldr	r2, [pc, #308]	@ (800495c <HAL_DMA_Abort_IT+0x1c8>)
 8004826:	4293      	cmp	r3, r2
 8004828:	d018      	beq.n	800485c <HAL_DMA_Abort_IT+0xc8>
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	4a4c      	ldr	r2, [pc, #304]	@ (8004960 <HAL_DMA_Abort_IT+0x1cc>)
 8004830:	4293      	cmp	r3, r2
 8004832:	d013      	beq.n	800485c <HAL_DMA_Abort_IT+0xc8>
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	4a4a      	ldr	r2, [pc, #296]	@ (8004964 <HAL_DMA_Abort_IT+0x1d0>)
 800483a:	4293      	cmp	r3, r2
 800483c:	d00e      	beq.n	800485c <HAL_DMA_Abort_IT+0xc8>
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	4a49      	ldr	r2, [pc, #292]	@ (8004968 <HAL_DMA_Abort_IT+0x1d4>)
 8004844:	4293      	cmp	r3, r2
 8004846:	d009      	beq.n	800485c <HAL_DMA_Abort_IT+0xc8>
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	4a47      	ldr	r2, [pc, #284]	@ (800496c <HAL_DMA_Abort_IT+0x1d8>)
 800484e:	4293      	cmp	r3, r2
 8004850:	d004      	beq.n	800485c <HAL_DMA_Abort_IT+0xc8>
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	681b      	ldr	r3, [r3, #0]
 8004856:	4a46      	ldr	r2, [pc, #280]	@ (8004970 <HAL_DMA_Abort_IT+0x1dc>)
 8004858:	4293      	cmp	r3, r2
 800485a:	d101      	bne.n	8004860 <HAL_DMA_Abort_IT+0xcc>
 800485c:	2301      	movs	r3, #1
 800485e:	e000      	b.n	8004862 <HAL_DMA_Abort_IT+0xce>
 8004860:	2300      	movs	r3, #0
 8004862:	2b00      	cmp	r3, #0
 8004864:	f000 8086 	beq.w	8004974 <HAL_DMA_Abort_IT+0x1e0>
    {
      /* Set Abort State  */
      hdma->State = HAL_DMA_STATE_ABORT;
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	2204      	movs	r2, #4
 800486c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	681b      	ldr	r3, [r3, #0]
 8004874:	4a2f      	ldr	r2, [pc, #188]	@ (8004934 <HAL_DMA_Abort_IT+0x1a0>)
 8004876:	4293      	cmp	r3, r2
 8004878:	d04a      	beq.n	8004910 <HAL_DMA_Abort_IT+0x17c>
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	4a2e      	ldr	r2, [pc, #184]	@ (8004938 <HAL_DMA_Abort_IT+0x1a4>)
 8004880:	4293      	cmp	r3, r2
 8004882:	d045      	beq.n	8004910 <HAL_DMA_Abort_IT+0x17c>
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	681b      	ldr	r3, [r3, #0]
 8004888:	4a2c      	ldr	r2, [pc, #176]	@ (800493c <HAL_DMA_Abort_IT+0x1a8>)
 800488a:	4293      	cmp	r3, r2
 800488c:	d040      	beq.n	8004910 <HAL_DMA_Abort_IT+0x17c>
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	4a2b      	ldr	r2, [pc, #172]	@ (8004940 <HAL_DMA_Abort_IT+0x1ac>)
 8004894:	4293      	cmp	r3, r2
 8004896:	d03b      	beq.n	8004910 <HAL_DMA_Abort_IT+0x17c>
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	4a29      	ldr	r2, [pc, #164]	@ (8004944 <HAL_DMA_Abort_IT+0x1b0>)
 800489e:	4293      	cmp	r3, r2
 80048a0:	d036      	beq.n	8004910 <HAL_DMA_Abort_IT+0x17c>
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	681b      	ldr	r3, [r3, #0]
 80048a6:	4a28      	ldr	r2, [pc, #160]	@ (8004948 <HAL_DMA_Abort_IT+0x1b4>)
 80048a8:	4293      	cmp	r3, r2
 80048aa:	d031      	beq.n	8004910 <HAL_DMA_Abort_IT+0x17c>
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	4a26      	ldr	r2, [pc, #152]	@ (800494c <HAL_DMA_Abort_IT+0x1b8>)
 80048b2:	4293      	cmp	r3, r2
 80048b4:	d02c      	beq.n	8004910 <HAL_DMA_Abort_IT+0x17c>
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	4a25      	ldr	r2, [pc, #148]	@ (8004950 <HAL_DMA_Abort_IT+0x1bc>)
 80048bc:	4293      	cmp	r3, r2
 80048be:	d027      	beq.n	8004910 <HAL_DMA_Abort_IT+0x17c>
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	4a23      	ldr	r2, [pc, #140]	@ (8004954 <HAL_DMA_Abort_IT+0x1c0>)
 80048c6:	4293      	cmp	r3, r2
 80048c8:	d022      	beq.n	8004910 <HAL_DMA_Abort_IT+0x17c>
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	681b      	ldr	r3, [r3, #0]
 80048ce:	4a22      	ldr	r2, [pc, #136]	@ (8004958 <HAL_DMA_Abort_IT+0x1c4>)
 80048d0:	4293      	cmp	r3, r2
 80048d2:	d01d      	beq.n	8004910 <HAL_DMA_Abort_IT+0x17c>
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	4a20      	ldr	r2, [pc, #128]	@ (800495c <HAL_DMA_Abort_IT+0x1c8>)
 80048da:	4293      	cmp	r3, r2
 80048dc:	d018      	beq.n	8004910 <HAL_DMA_Abort_IT+0x17c>
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	681b      	ldr	r3, [r3, #0]
 80048e2:	4a1f      	ldr	r2, [pc, #124]	@ (8004960 <HAL_DMA_Abort_IT+0x1cc>)
 80048e4:	4293      	cmp	r3, r2
 80048e6:	d013      	beq.n	8004910 <HAL_DMA_Abort_IT+0x17c>
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	681b      	ldr	r3, [r3, #0]
 80048ec:	4a1d      	ldr	r2, [pc, #116]	@ (8004964 <HAL_DMA_Abort_IT+0x1d0>)
 80048ee:	4293      	cmp	r3, r2
 80048f0:	d00e      	beq.n	8004910 <HAL_DMA_Abort_IT+0x17c>
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	681b      	ldr	r3, [r3, #0]
 80048f6:	4a1c      	ldr	r2, [pc, #112]	@ (8004968 <HAL_DMA_Abort_IT+0x1d4>)
 80048f8:	4293      	cmp	r3, r2
 80048fa:	d009      	beq.n	8004910 <HAL_DMA_Abort_IT+0x17c>
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	4a1a      	ldr	r2, [pc, #104]	@ (800496c <HAL_DMA_Abort_IT+0x1d8>)
 8004902:	4293      	cmp	r3, r2
 8004904:	d004      	beq.n	8004910 <HAL_DMA_Abort_IT+0x17c>
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	4a19      	ldr	r2, [pc, #100]	@ (8004970 <HAL_DMA_Abort_IT+0x1dc>)
 800490c:	4293      	cmp	r3, r2
 800490e:	d108      	bne.n	8004922 <HAL_DMA_Abort_IT+0x18e>
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	681a      	ldr	r2, [r3, #0]
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	f022 0201 	bic.w	r2, r2, #1
 800491e:	601a      	str	r2, [r3, #0]
 8004920:	e178      	b.n	8004c14 <HAL_DMA_Abort_IT+0x480>
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	681b      	ldr	r3, [r3, #0]
 8004926:	681a      	ldr	r2, [r3, #0]
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	f022 0201 	bic.w	r2, r2, #1
 8004930:	601a      	str	r2, [r3, #0]
 8004932:	e16f      	b.n	8004c14 <HAL_DMA_Abort_IT+0x480>
 8004934:	40020010 	.word	0x40020010
 8004938:	40020028 	.word	0x40020028
 800493c:	40020040 	.word	0x40020040
 8004940:	40020058 	.word	0x40020058
 8004944:	40020070 	.word	0x40020070
 8004948:	40020088 	.word	0x40020088
 800494c:	400200a0 	.word	0x400200a0
 8004950:	400200b8 	.word	0x400200b8
 8004954:	40020410 	.word	0x40020410
 8004958:	40020428 	.word	0x40020428
 800495c:	40020440 	.word	0x40020440
 8004960:	40020458 	.word	0x40020458
 8004964:	40020470 	.word	0x40020470
 8004968:	40020488 	.word	0x40020488
 800496c:	400204a0 	.word	0x400204a0
 8004970:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts  */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	681b      	ldr	r3, [r3, #0]
 8004978:	681a      	ldr	r2, [r3, #0]
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	681b      	ldr	r3, [r3, #0]
 800497e:	f022 020e 	bic.w	r2, r2, #14
 8004982:	601a      	str	r2, [r3, #0]

      /* Disable the channel */
      __HAL_DMA_DISABLE(hdma);
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	681b      	ldr	r3, [r3, #0]
 8004988:	4a6c      	ldr	r2, [pc, #432]	@ (8004b3c <HAL_DMA_Abort_IT+0x3a8>)
 800498a:	4293      	cmp	r3, r2
 800498c:	d04a      	beq.n	8004a24 <HAL_DMA_Abort_IT+0x290>
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	681b      	ldr	r3, [r3, #0]
 8004992:	4a6b      	ldr	r2, [pc, #428]	@ (8004b40 <HAL_DMA_Abort_IT+0x3ac>)
 8004994:	4293      	cmp	r3, r2
 8004996:	d045      	beq.n	8004a24 <HAL_DMA_Abort_IT+0x290>
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	681b      	ldr	r3, [r3, #0]
 800499c:	4a69      	ldr	r2, [pc, #420]	@ (8004b44 <HAL_DMA_Abort_IT+0x3b0>)
 800499e:	4293      	cmp	r3, r2
 80049a0:	d040      	beq.n	8004a24 <HAL_DMA_Abort_IT+0x290>
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	681b      	ldr	r3, [r3, #0]
 80049a6:	4a68      	ldr	r2, [pc, #416]	@ (8004b48 <HAL_DMA_Abort_IT+0x3b4>)
 80049a8:	4293      	cmp	r3, r2
 80049aa:	d03b      	beq.n	8004a24 <HAL_DMA_Abort_IT+0x290>
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	4a66      	ldr	r2, [pc, #408]	@ (8004b4c <HAL_DMA_Abort_IT+0x3b8>)
 80049b2:	4293      	cmp	r3, r2
 80049b4:	d036      	beq.n	8004a24 <HAL_DMA_Abort_IT+0x290>
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	4a65      	ldr	r2, [pc, #404]	@ (8004b50 <HAL_DMA_Abort_IT+0x3bc>)
 80049bc:	4293      	cmp	r3, r2
 80049be:	d031      	beq.n	8004a24 <HAL_DMA_Abort_IT+0x290>
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	4a63      	ldr	r2, [pc, #396]	@ (8004b54 <HAL_DMA_Abort_IT+0x3c0>)
 80049c6:	4293      	cmp	r3, r2
 80049c8:	d02c      	beq.n	8004a24 <HAL_DMA_Abort_IT+0x290>
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	681b      	ldr	r3, [r3, #0]
 80049ce:	4a62      	ldr	r2, [pc, #392]	@ (8004b58 <HAL_DMA_Abort_IT+0x3c4>)
 80049d0:	4293      	cmp	r3, r2
 80049d2:	d027      	beq.n	8004a24 <HAL_DMA_Abort_IT+0x290>
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	4a60      	ldr	r2, [pc, #384]	@ (8004b5c <HAL_DMA_Abort_IT+0x3c8>)
 80049da:	4293      	cmp	r3, r2
 80049dc:	d022      	beq.n	8004a24 <HAL_DMA_Abort_IT+0x290>
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	4a5f      	ldr	r2, [pc, #380]	@ (8004b60 <HAL_DMA_Abort_IT+0x3cc>)
 80049e4:	4293      	cmp	r3, r2
 80049e6:	d01d      	beq.n	8004a24 <HAL_DMA_Abort_IT+0x290>
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	4a5d      	ldr	r2, [pc, #372]	@ (8004b64 <HAL_DMA_Abort_IT+0x3d0>)
 80049ee:	4293      	cmp	r3, r2
 80049f0:	d018      	beq.n	8004a24 <HAL_DMA_Abort_IT+0x290>
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	681b      	ldr	r3, [r3, #0]
 80049f6:	4a5c      	ldr	r2, [pc, #368]	@ (8004b68 <HAL_DMA_Abort_IT+0x3d4>)
 80049f8:	4293      	cmp	r3, r2
 80049fa:	d013      	beq.n	8004a24 <HAL_DMA_Abort_IT+0x290>
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	4a5a      	ldr	r2, [pc, #360]	@ (8004b6c <HAL_DMA_Abort_IT+0x3d8>)
 8004a02:	4293      	cmp	r3, r2
 8004a04:	d00e      	beq.n	8004a24 <HAL_DMA_Abort_IT+0x290>
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	681b      	ldr	r3, [r3, #0]
 8004a0a:	4a59      	ldr	r2, [pc, #356]	@ (8004b70 <HAL_DMA_Abort_IT+0x3dc>)
 8004a0c:	4293      	cmp	r3, r2
 8004a0e:	d009      	beq.n	8004a24 <HAL_DMA_Abort_IT+0x290>
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	681b      	ldr	r3, [r3, #0]
 8004a14:	4a57      	ldr	r2, [pc, #348]	@ (8004b74 <HAL_DMA_Abort_IT+0x3e0>)
 8004a16:	4293      	cmp	r3, r2
 8004a18:	d004      	beq.n	8004a24 <HAL_DMA_Abort_IT+0x290>
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	4a56      	ldr	r2, [pc, #344]	@ (8004b78 <HAL_DMA_Abort_IT+0x3e4>)
 8004a20:	4293      	cmp	r3, r2
 8004a22:	d108      	bne.n	8004a36 <HAL_DMA_Abort_IT+0x2a2>
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	681a      	ldr	r2, [r3, #0]
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	681b      	ldr	r3, [r3, #0]
 8004a2e:	f022 0201 	bic.w	r2, r2, #1
 8004a32:	601a      	str	r2, [r3, #0]
 8004a34:	e007      	b.n	8004a46 <HAL_DMA_Abort_IT+0x2b2>
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	681b      	ldr	r3, [r3, #0]
 8004a3a:	681a      	ldr	r2, [r3, #0]
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	f022 0201 	bic.w	r2, r2, #1
 8004a44:	601a      	str	r2, [r3, #0]

      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	681b      	ldr	r3, [r3, #0]
 8004a4a:	4a3c      	ldr	r2, [pc, #240]	@ (8004b3c <HAL_DMA_Abort_IT+0x3a8>)
 8004a4c:	4293      	cmp	r3, r2
 8004a4e:	d072      	beq.n	8004b36 <HAL_DMA_Abort_IT+0x3a2>
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	681b      	ldr	r3, [r3, #0]
 8004a54:	4a3a      	ldr	r2, [pc, #232]	@ (8004b40 <HAL_DMA_Abort_IT+0x3ac>)
 8004a56:	4293      	cmp	r3, r2
 8004a58:	d06d      	beq.n	8004b36 <HAL_DMA_Abort_IT+0x3a2>
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	4a39      	ldr	r2, [pc, #228]	@ (8004b44 <HAL_DMA_Abort_IT+0x3b0>)
 8004a60:	4293      	cmp	r3, r2
 8004a62:	d068      	beq.n	8004b36 <HAL_DMA_Abort_IT+0x3a2>
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	681b      	ldr	r3, [r3, #0]
 8004a68:	4a37      	ldr	r2, [pc, #220]	@ (8004b48 <HAL_DMA_Abort_IT+0x3b4>)
 8004a6a:	4293      	cmp	r3, r2
 8004a6c:	d063      	beq.n	8004b36 <HAL_DMA_Abort_IT+0x3a2>
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	681b      	ldr	r3, [r3, #0]
 8004a72:	4a36      	ldr	r2, [pc, #216]	@ (8004b4c <HAL_DMA_Abort_IT+0x3b8>)
 8004a74:	4293      	cmp	r3, r2
 8004a76:	d05e      	beq.n	8004b36 <HAL_DMA_Abort_IT+0x3a2>
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	4a34      	ldr	r2, [pc, #208]	@ (8004b50 <HAL_DMA_Abort_IT+0x3bc>)
 8004a7e:	4293      	cmp	r3, r2
 8004a80:	d059      	beq.n	8004b36 <HAL_DMA_Abort_IT+0x3a2>
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	681b      	ldr	r3, [r3, #0]
 8004a86:	4a33      	ldr	r2, [pc, #204]	@ (8004b54 <HAL_DMA_Abort_IT+0x3c0>)
 8004a88:	4293      	cmp	r3, r2
 8004a8a:	d054      	beq.n	8004b36 <HAL_DMA_Abort_IT+0x3a2>
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	681b      	ldr	r3, [r3, #0]
 8004a90:	4a31      	ldr	r2, [pc, #196]	@ (8004b58 <HAL_DMA_Abort_IT+0x3c4>)
 8004a92:	4293      	cmp	r3, r2
 8004a94:	d04f      	beq.n	8004b36 <HAL_DMA_Abort_IT+0x3a2>
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	4a30      	ldr	r2, [pc, #192]	@ (8004b5c <HAL_DMA_Abort_IT+0x3c8>)
 8004a9c:	4293      	cmp	r3, r2
 8004a9e:	d04a      	beq.n	8004b36 <HAL_DMA_Abort_IT+0x3a2>
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	4a2e      	ldr	r2, [pc, #184]	@ (8004b60 <HAL_DMA_Abort_IT+0x3cc>)
 8004aa6:	4293      	cmp	r3, r2
 8004aa8:	d045      	beq.n	8004b36 <HAL_DMA_Abort_IT+0x3a2>
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	681b      	ldr	r3, [r3, #0]
 8004aae:	4a2d      	ldr	r2, [pc, #180]	@ (8004b64 <HAL_DMA_Abort_IT+0x3d0>)
 8004ab0:	4293      	cmp	r3, r2
 8004ab2:	d040      	beq.n	8004b36 <HAL_DMA_Abort_IT+0x3a2>
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	681b      	ldr	r3, [r3, #0]
 8004ab8:	4a2b      	ldr	r2, [pc, #172]	@ (8004b68 <HAL_DMA_Abort_IT+0x3d4>)
 8004aba:	4293      	cmp	r3, r2
 8004abc:	d03b      	beq.n	8004b36 <HAL_DMA_Abort_IT+0x3a2>
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	681b      	ldr	r3, [r3, #0]
 8004ac2:	4a2a      	ldr	r2, [pc, #168]	@ (8004b6c <HAL_DMA_Abort_IT+0x3d8>)
 8004ac4:	4293      	cmp	r3, r2
 8004ac6:	d036      	beq.n	8004b36 <HAL_DMA_Abort_IT+0x3a2>
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	681b      	ldr	r3, [r3, #0]
 8004acc:	4a28      	ldr	r2, [pc, #160]	@ (8004b70 <HAL_DMA_Abort_IT+0x3dc>)
 8004ace:	4293      	cmp	r3, r2
 8004ad0:	d031      	beq.n	8004b36 <HAL_DMA_Abort_IT+0x3a2>
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	681b      	ldr	r3, [r3, #0]
 8004ad6:	4a27      	ldr	r2, [pc, #156]	@ (8004b74 <HAL_DMA_Abort_IT+0x3e0>)
 8004ad8:	4293      	cmp	r3, r2
 8004ada:	d02c      	beq.n	8004b36 <HAL_DMA_Abort_IT+0x3a2>
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	4a25      	ldr	r2, [pc, #148]	@ (8004b78 <HAL_DMA_Abort_IT+0x3e4>)
 8004ae2:	4293      	cmp	r3, r2
 8004ae4:	d027      	beq.n	8004b36 <HAL_DMA_Abort_IT+0x3a2>
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	681b      	ldr	r3, [r3, #0]
 8004aea:	4a24      	ldr	r2, [pc, #144]	@ (8004b7c <HAL_DMA_Abort_IT+0x3e8>)
 8004aec:	4293      	cmp	r3, r2
 8004aee:	d022      	beq.n	8004b36 <HAL_DMA_Abort_IT+0x3a2>
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	681b      	ldr	r3, [r3, #0]
 8004af4:	4a22      	ldr	r2, [pc, #136]	@ (8004b80 <HAL_DMA_Abort_IT+0x3ec>)
 8004af6:	4293      	cmp	r3, r2
 8004af8:	d01d      	beq.n	8004b36 <HAL_DMA_Abort_IT+0x3a2>
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	681b      	ldr	r3, [r3, #0]
 8004afe:	4a21      	ldr	r2, [pc, #132]	@ (8004b84 <HAL_DMA_Abort_IT+0x3f0>)
 8004b00:	4293      	cmp	r3, r2
 8004b02:	d018      	beq.n	8004b36 <HAL_DMA_Abort_IT+0x3a2>
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	4a1f      	ldr	r2, [pc, #124]	@ (8004b88 <HAL_DMA_Abort_IT+0x3f4>)
 8004b0a:	4293      	cmp	r3, r2
 8004b0c:	d013      	beq.n	8004b36 <HAL_DMA_Abort_IT+0x3a2>
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	681b      	ldr	r3, [r3, #0]
 8004b12:	4a1e      	ldr	r2, [pc, #120]	@ (8004b8c <HAL_DMA_Abort_IT+0x3f8>)
 8004b14:	4293      	cmp	r3, r2
 8004b16:	d00e      	beq.n	8004b36 <HAL_DMA_Abort_IT+0x3a2>
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	4a1c      	ldr	r2, [pc, #112]	@ (8004b90 <HAL_DMA_Abort_IT+0x3fc>)
 8004b1e:	4293      	cmp	r3, r2
 8004b20:	d009      	beq.n	8004b36 <HAL_DMA_Abort_IT+0x3a2>
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	681b      	ldr	r3, [r3, #0]
 8004b26:	4a1b      	ldr	r2, [pc, #108]	@ (8004b94 <HAL_DMA_Abort_IT+0x400>)
 8004b28:	4293      	cmp	r3, r2
 8004b2a:	d004      	beq.n	8004b36 <HAL_DMA_Abort_IT+0x3a2>
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	681b      	ldr	r3, [r3, #0]
 8004b30:	4a19      	ldr	r2, [pc, #100]	@ (8004b98 <HAL_DMA_Abort_IT+0x404>)
 8004b32:	4293      	cmp	r3, r2
 8004b34:	d132      	bne.n	8004b9c <HAL_DMA_Abort_IT+0x408>
 8004b36:	2301      	movs	r3, #1
 8004b38:	e031      	b.n	8004b9e <HAL_DMA_Abort_IT+0x40a>
 8004b3a:	bf00      	nop
 8004b3c:	40020010 	.word	0x40020010
 8004b40:	40020028 	.word	0x40020028
 8004b44:	40020040 	.word	0x40020040
 8004b48:	40020058 	.word	0x40020058
 8004b4c:	40020070 	.word	0x40020070
 8004b50:	40020088 	.word	0x40020088
 8004b54:	400200a0 	.word	0x400200a0
 8004b58:	400200b8 	.word	0x400200b8
 8004b5c:	40020410 	.word	0x40020410
 8004b60:	40020428 	.word	0x40020428
 8004b64:	40020440 	.word	0x40020440
 8004b68:	40020458 	.word	0x40020458
 8004b6c:	40020470 	.word	0x40020470
 8004b70:	40020488 	.word	0x40020488
 8004b74:	400204a0 	.word	0x400204a0
 8004b78:	400204b8 	.word	0x400204b8
 8004b7c:	58025408 	.word	0x58025408
 8004b80:	5802541c 	.word	0x5802541c
 8004b84:	58025430 	.word	0x58025430
 8004b88:	58025444 	.word	0x58025444
 8004b8c:	58025458 	.word	0x58025458
 8004b90:	5802546c 	.word	0x5802546c
 8004b94:	58025480 	.word	0x58025480
 8004b98:	58025494 	.word	0x58025494
 8004b9c:	2300      	movs	r3, #0
 8004b9e:	2b00      	cmp	r3, #0
 8004ba0:	d028      	beq.n	8004bf4 <HAL_DMA_Abort_IT+0x460>
      {
        /* disable the DMAMUX sync overrun IT */
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004ba6:	681a      	ldr	r2, [r3, #0]
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004bac:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004bb0:	601a      	str	r2, [r3, #0]

        /* Clear all flags */
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004bb6:	60fb      	str	r3, [r7, #12]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004bbc:	f003 031f 	and.w	r3, r3, #31
 8004bc0:	2201      	movs	r2, #1
 8004bc2:	409a      	lsls	r2, r3
 8004bc4:	68fb      	ldr	r3, [r7, #12]
 8004bc6:	605a      	str	r2, [r3, #4]

        /* Clear the DMAMUX synchro overrun flag */
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004bcc:	687a      	ldr	r2, [r7, #4]
 8004bce:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8004bd0:	605a      	str	r2, [r3, #4]

        if(hdma->DMAmuxRequestGen != 0U)
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004bd6:	2b00      	cmp	r3, #0
 8004bd8:	d00c      	beq.n	8004bf4 <HAL_DMA_Abort_IT+0x460>
        {
          /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
          /* disable the request gen overrun IT */
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004bde:	681a      	ldr	r2, [r3, #0]
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004be4:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004be8:	601a      	str	r2, [r3, #0]

          /* Clear the DMAMUX request generator overrun flag */
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004bee:	687a      	ldr	r2, [r7, #4]
 8004bf0:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8004bf2:	605a      	str	r2, [r3, #4]
        }
      }

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	2201      	movs	r2, #1
 8004bf8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	2200      	movs	r2, #0
 8004c00:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      /* Call User Abort callback */
      if(hdma->XferAbortCallback != NULL)
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004c08:	2b00      	cmp	r3, #0
 8004c0a:	d003      	beq.n	8004c14 <HAL_DMA_Abort_IT+0x480>
      {
        hdma->XferAbortCallback(hdma);
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004c10:	6878      	ldr	r0, [r7, #4]
 8004c12:	4798      	blx	r3
      }
    }
  }

  return HAL_OK;
 8004c14:	2300      	movs	r3, #0
}
 8004c16:	4618      	mov	r0, r3
 8004c18:	3710      	adds	r7, #16
 8004c1a:	46bd      	mov	sp, r7
 8004c1c:	bd80      	pop	{r7, pc}
 8004c1e:	bf00      	nop

08004c20 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004c20:	b580      	push	{r7, lr}
 8004c22:	b08a      	sub	sp, #40	@ 0x28
 8004c24:	af00      	add	r7, sp, #0
 8004c26:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr_dma, tmpisr_bdma;
  uint32_t ccr_reg;
  __IO uint32_t count = 0U;
 8004c28:	2300      	movs	r3, #0
 8004c2a:	60fb      	str	r3, [r7, #12]
  uint32_t timeout = SystemCoreClock / 9600U;
 8004c2c:	4b67      	ldr	r3, [pc, #412]	@ (8004dcc <HAL_DMA_IRQHandler+0x1ac>)
 8004c2e:	681b      	ldr	r3, [r3, #0]
 8004c30:	4a67      	ldr	r2, [pc, #412]	@ (8004dd0 <HAL_DMA_IRQHandler+0x1b0>)
 8004c32:	fba2 2303 	umull	r2, r3, r2, r3
 8004c36:	0a9b      	lsrs	r3, r3, #10
 8004c38:	627b      	str	r3, [r7, #36]	@ 0x24

  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004c3e:	623b      	str	r3, [r7, #32]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004c44:	61fb      	str	r3, [r7, #28]

  tmpisr_dma  = regs_dma->ISR;
 8004c46:	6a3b      	ldr	r3, [r7, #32]
 8004c48:	681b      	ldr	r3, [r3, #0]
 8004c4a:	61bb      	str	r3, [r7, #24]
  tmpisr_bdma = regs_bdma->ISR;
 8004c4c:	69fb      	ldr	r3, [r7, #28]
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	617b      	str	r3, [r7, #20]

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	681b      	ldr	r3, [r3, #0]
 8004c56:	4a5f      	ldr	r2, [pc, #380]	@ (8004dd4 <HAL_DMA_IRQHandler+0x1b4>)
 8004c58:	4293      	cmp	r3, r2
 8004c5a:	d04a      	beq.n	8004cf2 <HAL_DMA_IRQHandler+0xd2>
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	681b      	ldr	r3, [r3, #0]
 8004c60:	4a5d      	ldr	r2, [pc, #372]	@ (8004dd8 <HAL_DMA_IRQHandler+0x1b8>)
 8004c62:	4293      	cmp	r3, r2
 8004c64:	d045      	beq.n	8004cf2 <HAL_DMA_IRQHandler+0xd2>
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	681b      	ldr	r3, [r3, #0]
 8004c6a:	4a5c      	ldr	r2, [pc, #368]	@ (8004ddc <HAL_DMA_IRQHandler+0x1bc>)
 8004c6c:	4293      	cmp	r3, r2
 8004c6e:	d040      	beq.n	8004cf2 <HAL_DMA_IRQHandler+0xd2>
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	4a5a      	ldr	r2, [pc, #360]	@ (8004de0 <HAL_DMA_IRQHandler+0x1c0>)
 8004c76:	4293      	cmp	r3, r2
 8004c78:	d03b      	beq.n	8004cf2 <HAL_DMA_IRQHandler+0xd2>
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	4a59      	ldr	r2, [pc, #356]	@ (8004de4 <HAL_DMA_IRQHandler+0x1c4>)
 8004c80:	4293      	cmp	r3, r2
 8004c82:	d036      	beq.n	8004cf2 <HAL_DMA_IRQHandler+0xd2>
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	681b      	ldr	r3, [r3, #0]
 8004c88:	4a57      	ldr	r2, [pc, #348]	@ (8004de8 <HAL_DMA_IRQHandler+0x1c8>)
 8004c8a:	4293      	cmp	r3, r2
 8004c8c:	d031      	beq.n	8004cf2 <HAL_DMA_IRQHandler+0xd2>
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	681b      	ldr	r3, [r3, #0]
 8004c92:	4a56      	ldr	r2, [pc, #344]	@ (8004dec <HAL_DMA_IRQHandler+0x1cc>)
 8004c94:	4293      	cmp	r3, r2
 8004c96:	d02c      	beq.n	8004cf2 <HAL_DMA_IRQHandler+0xd2>
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	681b      	ldr	r3, [r3, #0]
 8004c9c:	4a54      	ldr	r2, [pc, #336]	@ (8004df0 <HAL_DMA_IRQHandler+0x1d0>)
 8004c9e:	4293      	cmp	r3, r2
 8004ca0:	d027      	beq.n	8004cf2 <HAL_DMA_IRQHandler+0xd2>
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	681b      	ldr	r3, [r3, #0]
 8004ca6:	4a53      	ldr	r2, [pc, #332]	@ (8004df4 <HAL_DMA_IRQHandler+0x1d4>)
 8004ca8:	4293      	cmp	r3, r2
 8004caa:	d022      	beq.n	8004cf2 <HAL_DMA_IRQHandler+0xd2>
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	681b      	ldr	r3, [r3, #0]
 8004cb0:	4a51      	ldr	r2, [pc, #324]	@ (8004df8 <HAL_DMA_IRQHandler+0x1d8>)
 8004cb2:	4293      	cmp	r3, r2
 8004cb4:	d01d      	beq.n	8004cf2 <HAL_DMA_IRQHandler+0xd2>
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	681b      	ldr	r3, [r3, #0]
 8004cba:	4a50      	ldr	r2, [pc, #320]	@ (8004dfc <HAL_DMA_IRQHandler+0x1dc>)
 8004cbc:	4293      	cmp	r3, r2
 8004cbe:	d018      	beq.n	8004cf2 <HAL_DMA_IRQHandler+0xd2>
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	4a4e      	ldr	r2, [pc, #312]	@ (8004e00 <HAL_DMA_IRQHandler+0x1e0>)
 8004cc6:	4293      	cmp	r3, r2
 8004cc8:	d013      	beq.n	8004cf2 <HAL_DMA_IRQHandler+0xd2>
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	681b      	ldr	r3, [r3, #0]
 8004cce:	4a4d      	ldr	r2, [pc, #308]	@ (8004e04 <HAL_DMA_IRQHandler+0x1e4>)
 8004cd0:	4293      	cmp	r3, r2
 8004cd2:	d00e      	beq.n	8004cf2 <HAL_DMA_IRQHandler+0xd2>
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	4a4b      	ldr	r2, [pc, #300]	@ (8004e08 <HAL_DMA_IRQHandler+0x1e8>)
 8004cda:	4293      	cmp	r3, r2
 8004cdc:	d009      	beq.n	8004cf2 <HAL_DMA_IRQHandler+0xd2>
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	681b      	ldr	r3, [r3, #0]
 8004ce2:	4a4a      	ldr	r2, [pc, #296]	@ (8004e0c <HAL_DMA_IRQHandler+0x1ec>)
 8004ce4:	4293      	cmp	r3, r2
 8004ce6:	d004      	beq.n	8004cf2 <HAL_DMA_IRQHandler+0xd2>
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	4a48      	ldr	r2, [pc, #288]	@ (8004e10 <HAL_DMA_IRQHandler+0x1f0>)
 8004cee:	4293      	cmp	r3, r2
 8004cf0:	d101      	bne.n	8004cf6 <HAL_DMA_IRQHandler+0xd6>
 8004cf2:	2301      	movs	r3, #1
 8004cf4:	e000      	b.n	8004cf8 <HAL_DMA_IRQHandler+0xd8>
 8004cf6:	2300      	movs	r3, #0
 8004cf8:	2b00      	cmp	r3, #0
 8004cfa:	f000 842b 	beq.w	8005554 <HAL_DMA_IRQHandler+0x934>
  {
    /* Transfer Error Interrupt management ***************************************/
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004d02:	f003 031f 	and.w	r3, r3, #31
 8004d06:	2208      	movs	r2, #8
 8004d08:	409a      	lsls	r2, r3
 8004d0a:	69bb      	ldr	r3, [r7, #24]
 8004d0c:	4013      	ands	r3, r2
 8004d0e:	2b00      	cmp	r3, #0
 8004d10:	f000 80a2 	beq.w	8004e58 <HAL_DMA_IRQHandler+0x238>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	681b      	ldr	r3, [r3, #0]
 8004d18:	4a2e      	ldr	r2, [pc, #184]	@ (8004dd4 <HAL_DMA_IRQHandler+0x1b4>)
 8004d1a:	4293      	cmp	r3, r2
 8004d1c:	d04a      	beq.n	8004db4 <HAL_DMA_IRQHandler+0x194>
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	681b      	ldr	r3, [r3, #0]
 8004d22:	4a2d      	ldr	r2, [pc, #180]	@ (8004dd8 <HAL_DMA_IRQHandler+0x1b8>)
 8004d24:	4293      	cmp	r3, r2
 8004d26:	d045      	beq.n	8004db4 <HAL_DMA_IRQHandler+0x194>
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	4a2b      	ldr	r2, [pc, #172]	@ (8004ddc <HAL_DMA_IRQHandler+0x1bc>)
 8004d2e:	4293      	cmp	r3, r2
 8004d30:	d040      	beq.n	8004db4 <HAL_DMA_IRQHandler+0x194>
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	681b      	ldr	r3, [r3, #0]
 8004d36:	4a2a      	ldr	r2, [pc, #168]	@ (8004de0 <HAL_DMA_IRQHandler+0x1c0>)
 8004d38:	4293      	cmp	r3, r2
 8004d3a:	d03b      	beq.n	8004db4 <HAL_DMA_IRQHandler+0x194>
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	681b      	ldr	r3, [r3, #0]
 8004d40:	4a28      	ldr	r2, [pc, #160]	@ (8004de4 <HAL_DMA_IRQHandler+0x1c4>)
 8004d42:	4293      	cmp	r3, r2
 8004d44:	d036      	beq.n	8004db4 <HAL_DMA_IRQHandler+0x194>
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	681b      	ldr	r3, [r3, #0]
 8004d4a:	4a27      	ldr	r2, [pc, #156]	@ (8004de8 <HAL_DMA_IRQHandler+0x1c8>)
 8004d4c:	4293      	cmp	r3, r2
 8004d4e:	d031      	beq.n	8004db4 <HAL_DMA_IRQHandler+0x194>
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	4a25      	ldr	r2, [pc, #148]	@ (8004dec <HAL_DMA_IRQHandler+0x1cc>)
 8004d56:	4293      	cmp	r3, r2
 8004d58:	d02c      	beq.n	8004db4 <HAL_DMA_IRQHandler+0x194>
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	681b      	ldr	r3, [r3, #0]
 8004d5e:	4a24      	ldr	r2, [pc, #144]	@ (8004df0 <HAL_DMA_IRQHandler+0x1d0>)
 8004d60:	4293      	cmp	r3, r2
 8004d62:	d027      	beq.n	8004db4 <HAL_DMA_IRQHandler+0x194>
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	681b      	ldr	r3, [r3, #0]
 8004d68:	4a22      	ldr	r2, [pc, #136]	@ (8004df4 <HAL_DMA_IRQHandler+0x1d4>)
 8004d6a:	4293      	cmp	r3, r2
 8004d6c:	d022      	beq.n	8004db4 <HAL_DMA_IRQHandler+0x194>
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	4a21      	ldr	r2, [pc, #132]	@ (8004df8 <HAL_DMA_IRQHandler+0x1d8>)
 8004d74:	4293      	cmp	r3, r2
 8004d76:	d01d      	beq.n	8004db4 <HAL_DMA_IRQHandler+0x194>
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	681b      	ldr	r3, [r3, #0]
 8004d7c:	4a1f      	ldr	r2, [pc, #124]	@ (8004dfc <HAL_DMA_IRQHandler+0x1dc>)
 8004d7e:	4293      	cmp	r3, r2
 8004d80:	d018      	beq.n	8004db4 <HAL_DMA_IRQHandler+0x194>
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	4a1e      	ldr	r2, [pc, #120]	@ (8004e00 <HAL_DMA_IRQHandler+0x1e0>)
 8004d88:	4293      	cmp	r3, r2
 8004d8a:	d013      	beq.n	8004db4 <HAL_DMA_IRQHandler+0x194>
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	4a1c      	ldr	r2, [pc, #112]	@ (8004e04 <HAL_DMA_IRQHandler+0x1e4>)
 8004d92:	4293      	cmp	r3, r2
 8004d94:	d00e      	beq.n	8004db4 <HAL_DMA_IRQHandler+0x194>
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	681b      	ldr	r3, [r3, #0]
 8004d9a:	4a1b      	ldr	r2, [pc, #108]	@ (8004e08 <HAL_DMA_IRQHandler+0x1e8>)
 8004d9c:	4293      	cmp	r3, r2
 8004d9e:	d009      	beq.n	8004db4 <HAL_DMA_IRQHandler+0x194>
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	681b      	ldr	r3, [r3, #0]
 8004da4:	4a19      	ldr	r2, [pc, #100]	@ (8004e0c <HAL_DMA_IRQHandler+0x1ec>)
 8004da6:	4293      	cmp	r3, r2
 8004da8:	d004      	beq.n	8004db4 <HAL_DMA_IRQHandler+0x194>
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	681b      	ldr	r3, [r3, #0]
 8004dae:	4a18      	ldr	r2, [pc, #96]	@ (8004e10 <HAL_DMA_IRQHandler+0x1f0>)
 8004db0:	4293      	cmp	r3, r2
 8004db2:	d12f      	bne.n	8004e14 <HAL_DMA_IRQHandler+0x1f4>
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	681b      	ldr	r3, [r3, #0]
 8004dba:	f003 0304 	and.w	r3, r3, #4
 8004dbe:	2b00      	cmp	r3, #0
 8004dc0:	bf14      	ite	ne
 8004dc2:	2301      	movne	r3, #1
 8004dc4:	2300      	moveq	r3, #0
 8004dc6:	b2db      	uxtb	r3, r3
 8004dc8:	e02e      	b.n	8004e28 <HAL_DMA_IRQHandler+0x208>
 8004dca:	bf00      	nop
 8004dcc:	2400003c 	.word	0x2400003c
 8004dd0:	1b4e81b5 	.word	0x1b4e81b5
 8004dd4:	40020010 	.word	0x40020010
 8004dd8:	40020028 	.word	0x40020028
 8004ddc:	40020040 	.word	0x40020040
 8004de0:	40020058 	.word	0x40020058
 8004de4:	40020070 	.word	0x40020070
 8004de8:	40020088 	.word	0x40020088
 8004dec:	400200a0 	.word	0x400200a0
 8004df0:	400200b8 	.word	0x400200b8
 8004df4:	40020410 	.word	0x40020410
 8004df8:	40020428 	.word	0x40020428
 8004dfc:	40020440 	.word	0x40020440
 8004e00:	40020458 	.word	0x40020458
 8004e04:	40020470 	.word	0x40020470
 8004e08:	40020488 	.word	0x40020488
 8004e0c:	400204a0 	.word	0x400204a0
 8004e10:	400204b8 	.word	0x400204b8
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	681b      	ldr	r3, [r3, #0]
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	f003 0308 	and.w	r3, r3, #8
 8004e1e:	2b00      	cmp	r3, #0
 8004e20:	bf14      	ite	ne
 8004e22:	2301      	movne	r3, #1
 8004e24:	2300      	moveq	r3, #0
 8004e26:	b2db      	uxtb	r3, r3
 8004e28:	2b00      	cmp	r3, #0
 8004e2a:	d015      	beq.n	8004e58 <HAL_DMA_IRQHandler+0x238>
      {
        /* Disable the transfer error interrupt */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	681a      	ldr	r2, [r3, #0]
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	681b      	ldr	r3, [r3, #0]
 8004e36:	f022 0204 	bic.w	r2, r2, #4
 8004e3a:	601a      	str	r2, [r3, #0]

        /* Clear the transfer error flag */
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004e40:	f003 031f 	and.w	r3, r3, #31
 8004e44:	2208      	movs	r2, #8
 8004e46:	409a      	lsls	r2, r3
 8004e48:	6a3b      	ldr	r3, [r7, #32]
 8004e4a:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004e50:	f043 0201 	orr.w	r2, r3, #1
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* FIFO Error Interrupt management ******************************************/
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004e5c:	f003 031f 	and.w	r3, r3, #31
 8004e60:	69ba      	ldr	r2, [r7, #24]
 8004e62:	fa22 f303 	lsr.w	r3, r2, r3
 8004e66:	f003 0301 	and.w	r3, r3, #1
 8004e6a:	2b00      	cmp	r3, #0
 8004e6c:	d06e      	beq.n	8004f4c <HAL_DMA_IRQHandler+0x32c>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	681b      	ldr	r3, [r3, #0]
 8004e72:	4a69      	ldr	r2, [pc, #420]	@ (8005018 <HAL_DMA_IRQHandler+0x3f8>)
 8004e74:	4293      	cmp	r3, r2
 8004e76:	d04a      	beq.n	8004f0e <HAL_DMA_IRQHandler+0x2ee>
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	4a67      	ldr	r2, [pc, #412]	@ (800501c <HAL_DMA_IRQHandler+0x3fc>)
 8004e7e:	4293      	cmp	r3, r2
 8004e80:	d045      	beq.n	8004f0e <HAL_DMA_IRQHandler+0x2ee>
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	681b      	ldr	r3, [r3, #0]
 8004e86:	4a66      	ldr	r2, [pc, #408]	@ (8005020 <HAL_DMA_IRQHandler+0x400>)
 8004e88:	4293      	cmp	r3, r2
 8004e8a:	d040      	beq.n	8004f0e <HAL_DMA_IRQHandler+0x2ee>
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	4a64      	ldr	r2, [pc, #400]	@ (8005024 <HAL_DMA_IRQHandler+0x404>)
 8004e92:	4293      	cmp	r3, r2
 8004e94:	d03b      	beq.n	8004f0e <HAL_DMA_IRQHandler+0x2ee>
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	681b      	ldr	r3, [r3, #0]
 8004e9a:	4a63      	ldr	r2, [pc, #396]	@ (8005028 <HAL_DMA_IRQHandler+0x408>)
 8004e9c:	4293      	cmp	r3, r2
 8004e9e:	d036      	beq.n	8004f0e <HAL_DMA_IRQHandler+0x2ee>
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	681b      	ldr	r3, [r3, #0]
 8004ea4:	4a61      	ldr	r2, [pc, #388]	@ (800502c <HAL_DMA_IRQHandler+0x40c>)
 8004ea6:	4293      	cmp	r3, r2
 8004ea8:	d031      	beq.n	8004f0e <HAL_DMA_IRQHandler+0x2ee>
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	681b      	ldr	r3, [r3, #0]
 8004eae:	4a60      	ldr	r2, [pc, #384]	@ (8005030 <HAL_DMA_IRQHandler+0x410>)
 8004eb0:	4293      	cmp	r3, r2
 8004eb2:	d02c      	beq.n	8004f0e <HAL_DMA_IRQHandler+0x2ee>
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	681b      	ldr	r3, [r3, #0]
 8004eb8:	4a5e      	ldr	r2, [pc, #376]	@ (8005034 <HAL_DMA_IRQHandler+0x414>)
 8004eba:	4293      	cmp	r3, r2
 8004ebc:	d027      	beq.n	8004f0e <HAL_DMA_IRQHandler+0x2ee>
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	681b      	ldr	r3, [r3, #0]
 8004ec2:	4a5d      	ldr	r2, [pc, #372]	@ (8005038 <HAL_DMA_IRQHandler+0x418>)
 8004ec4:	4293      	cmp	r3, r2
 8004ec6:	d022      	beq.n	8004f0e <HAL_DMA_IRQHandler+0x2ee>
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	681b      	ldr	r3, [r3, #0]
 8004ecc:	4a5b      	ldr	r2, [pc, #364]	@ (800503c <HAL_DMA_IRQHandler+0x41c>)
 8004ece:	4293      	cmp	r3, r2
 8004ed0:	d01d      	beq.n	8004f0e <HAL_DMA_IRQHandler+0x2ee>
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	4a5a      	ldr	r2, [pc, #360]	@ (8005040 <HAL_DMA_IRQHandler+0x420>)
 8004ed8:	4293      	cmp	r3, r2
 8004eda:	d018      	beq.n	8004f0e <HAL_DMA_IRQHandler+0x2ee>
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	4a58      	ldr	r2, [pc, #352]	@ (8005044 <HAL_DMA_IRQHandler+0x424>)
 8004ee2:	4293      	cmp	r3, r2
 8004ee4:	d013      	beq.n	8004f0e <HAL_DMA_IRQHandler+0x2ee>
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	681b      	ldr	r3, [r3, #0]
 8004eea:	4a57      	ldr	r2, [pc, #348]	@ (8005048 <HAL_DMA_IRQHandler+0x428>)
 8004eec:	4293      	cmp	r3, r2
 8004eee:	d00e      	beq.n	8004f0e <HAL_DMA_IRQHandler+0x2ee>
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	681b      	ldr	r3, [r3, #0]
 8004ef4:	4a55      	ldr	r2, [pc, #340]	@ (800504c <HAL_DMA_IRQHandler+0x42c>)
 8004ef6:	4293      	cmp	r3, r2
 8004ef8:	d009      	beq.n	8004f0e <HAL_DMA_IRQHandler+0x2ee>
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	681b      	ldr	r3, [r3, #0]
 8004efe:	4a54      	ldr	r2, [pc, #336]	@ (8005050 <HAL_DMA_IRQHandler+0x430>)
 8004f00:	4293      	cmp	r3, r2
 8004f02:	d004      	beq.n	8004f0e <HAL_DMA_IRQHandler+0x2ee>
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	4a52      	ldr	r2, [pc, #328]	@ (8005054 <HAL_DMA_IRQHandler+0x434>)
 8004f0a:	4293      	cmp	r3, r2
 8004f0c:	d10a      	bne.n	8004f24 <HAL_DMA_IRQHandler+0x304>
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	681b      	ldr	r3, [r3, #0]
 8004f12:	695b      	ldr	r3, [r3, #20]
 8004f14:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004f18:	2b00      	cmp	r3, #0
 8004f1a:	bf14      	ite	ne
 8004f1c:	2301      	movne	r3, #1
 8004f1e:	2300      	moveq	r3, #0
 8004f20:	b2db      	uxtb	r3, r3
 8004f22:	e003      	b.n	8004f2c <HAL_DMA_IRQHandler+0x30c>
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	681b      	ldr	r3, [r3, #0]
 8004f28:	681b      	ldr	r3, [r3, #0]
 8004f2a:	2300      	movs	r3, #0
 8004f2c:	2b00      	cmp	r3, #0
 8004f2e:	d00d      	beq.n	8004f4c <HAL_DMA_IRQHandler+0x32c>
      {
        /* Clear the FIFO error flag */
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004f34:	f003 031f 	and.w	r3, r3, #31
 8004f38:	2201      	movs	r2, #1
 8004f3a:	409a      	lsls	r2, r3
 8004f3c:	6a3b      	ldr	r3, [r7, #32]
 8004f3e:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004f44:	f043 0202 	orr.w	r2, r3, #2
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Direct Mode Error Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004f50:	f003 031f 	and.w	r3, r3, #31
 8004f54:	2204      	movs	r2, #4
 8004f56:	409a      	lsls	r2, r3
 8004f58:	69bb      	ldr	r3, [r7, #24]
 8004f5a:	4013      	ands	r3, r2
 8004f5c:	2b00      	cmp	r3, #0
 8004f5e:	f000 808f 	beq.w	8005080 <HAL_DMA_IRQHandler+0x460>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	681b      	ldr	r3, [r3, #0]
 8004f66:	4a2c      	ldr	r2, [pc, #176]	@ (8005018 <HAL_DMA_IRQHandler+0x3f8>)
 8004f68:	4293      	cmp	r3, r2
 8004f6a:	d04a      	beq.n	8005002 <HAL_DMA_IRQHandler+0x3e2>
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	681b      	ldr	r3, [r3, #0]
 8004f70:	4a2a      	ldr	r2, [pc, #168]	@ (800501c <HAL_DMA_IRQHandler+0x3fc>)
 8004f72:	4293      	cmp	r3, r2
 8004f74:	d045      	beq.n	8005002 <HAL_DMA_IRQHandler+0x3e2>
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	681b      	ldr	r3, [r3, #0]
 8004f7a:	4a29      	ldr	r2, [pc, #164]	@ (8005020 <HAL_DMA_IRQHandler+0x400>)
 8004f7c:	4293      	cmp	r3, r2
 8004f7e:	d040      	beq.n	8005002 <HAL_DMA_IRQHandler+0x3e2>
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	4a27      	ldr	r2, [pc, #156]	@ (8005024 <HAL_DMA_IRQHandler+0x404>)
 8004f86:	4293      	cmp	r3, r2
 8004f88:	d03b      	beq.n	8005002 <HAL_DMA_IRQHandler+0x3e2>
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	681b      	ldr	r3, [r3, #0]
 8004f8e:	4a26      	ldr	r2, [pc, #152]	@ (8005028 <HAL_DMA_IRQHandler+0x408>)
 8004f90:	4293      	cmp	r3, r2
 8004f92:	d036      	beq.n	8005002 <HAL_DMA_IRQHandler+0x3e2>
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	681b      	ldr	r3, [r3, #0]
 8004f98:	4a24      	ldr	r2, [pc, #144]	@ (800502c <HAL_DMA_IRQHandler+0x40c>)
 8004f9a:	4293      	cmp	r3, r2
 8004f9c:	d031      	beq.n	8005002 <HAL_DMA_IRQHandler+0x3e2>
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	681b      	ldr	r3, [r3, #0]
 8004fa2:	4a23      	ldr	r2, [pc, #140]	@ (8005030 <HAL_DMA_IRQHandler+0x410>)
 8004fa4:	4293      	cmp	r3, r2
 8004fa6:	d02c      	beq.n	8005002 <HAL_DMA_IRQHandler+0x3e2>
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	681b      	ldr	r3, [r3, #0]
 8004fac:	4a21      	ldr	r2, [pc, #132]	@ (8005034 <HAL_DMA_IRQHandler+0x414>)
 8004fae:	4293      	cmp	r3, r2
 8004fb0:	d027      	beq.n	8005002 <HAL_DMA_IRQHandler+0x3e2>
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	681b      	ldr	r3, [r3, #0]
 8004fb6:	4a20      	ldr	r2, [pc, #128]	@ (8005038 <HAL_DMA_IRQHandler+0x418>)
 8004fb8:	4293      	cmp	r3, r2
 8004fba:	d022      	beq.n	8005002 <HAL_DMA_IRQHandler+0x3e2>
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	681b      	ldr	r3, [r3, #0]
 8004fc0:	4a1e      	ldr	r2, [pc, #120]	@ (800503c <HAL_DMA_IRQHandler+0x41c>)
 8004fc2:	4293      	cmp	r3, r2
 8004fc4:	d01d      	beq.n	8005002 <HAL_DMA_IRQHandler+0x3e2>
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	681b      	ldr	r3, [r3, #0]
 8004fca:	4a1d      	ldr	r2, [pc, #116]	@ (8005040 <HAL_DMA_IRQHandler+0x420>)
 8004fcc:	4293      	cmp	r3, r2
 8004fce:	d018      	beq.n	8005002 <HAL_DMA_IRQHandler+0x3e2>
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	681b      	ldr	r3, [r3, #0]
 8004fd4:	4a1b      	ldr	r2, [pc, #108]	@ (8005044 <HAL_DMA_IRQHandler+0x424>)
 8004fd6:	4293      	cmp	r3, r2
 8004fd8:	d013      	beq.n	8005002 <HAL_DMA_IRQHandler+0x3e2>
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	681b      	ldr	r3, [r3, #0]
 8004fde:	4a1a      	ldr	r2, [pc, #104]	@ (8005048 <HAL_DMA_IRQHandler+0x428>)
 8004fe0:	4293      	cmp	r3, r2
 8004fe2:	d00e      	beq.n	8005002 <HAL_DMA_IRQHandler+0x3e2>
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	681b      	ldr	r3, [r3, #0]
 8004fe8:	4a18      	ldr	r2, [pc, #96]	@ (800504c <HAL_DMA_IRQHandler+0x42c>)
 8004fea:	4293      	cmp	r3, r2
 8004fec:	d009      	beq.n	8005002 <HAL_DMA_IRQHandler+0x3e2>
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	681b      	ldr	r3, [r3, #0]
 8004ff2:	4a17      	ldr	r2, [pc, #92]	@ (8005050 <HAL_DMA_IRQHandler+0x430>)
 8004ff4:	4293      	cmp	r3, r2
 8004ff6:	d004      	beq.n	8005002 <HAL_DMA_IRQHandler+0x3e2>
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	681b      	ldr	r3, [r3, #0]
 8004ffc:	4a15      	ldr	r2, [pc, #84]	@ (8005054 <HAL_DMA_IRQHandler+0x434>)
 8004ffe:	4293      	cmp	r3, r2
 8005000:	d12a      	bne.n	8005058 <HAL_DMA_IRQHandler+0x438>
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	681b      	ldr	r3, [r3, #0]
 8005006:	681b      	ldr	r3, [r3, #0]
 8005008:	f003 0302 	and.w	r3, r3, #2
 800500c:	2b00      	cmp	r3, #0
 800500e:	bf14      	ite	ne
 8005010:	2301      	movne	r3, #1
 8005012:	2300      	moveq	r3, #0
 8005014:	b2db      	uxtb	r3, r3
 8005016:	e023      	b.n	8005060 <HAL_DMA_IRQHandler+0x440>
 8005018:	40020010 	.word	0x40020010
 800501c:	40020028 	.word	0x40020028
 8005020:	40020040 	.word	0x40020040
 8005024:	40020058 	.word	0x40020058
 8005028:	40020070 	.word	0x40020070
 800502c:	40020088 	.word	0x40020088
 8005030:	400200a0 	.word	0x400200a0
 8005034:	400200b8 	.word	0x400200b8
 8005038:	40020410 	.word	0x40020410
 800503c:	40020428 	.word	0x40020428
 8005040:	40020440 	.word	0x40020440
 8005044:	40020458 	.word	0x40020458
 8005048:	40020470 	.word	0x40020470
 800504c:	40020488 	.word	0x40020488
 8005050:	400204a0 	.word	0x400204a0
 8005054:	400204b8 	.word	0x400204b8
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	681b      	ldr	r3, [r3, #0]
 800505c:	681b      	ldr	r3, [r3, #0]
 800505e:	2300      	movs	r3, #0
 8005060:	2b00      	cmp	r3, #0
 8005062:	d00d      	beq.n	8005080 <HAL_DMA_IRQHandler+0x460>
      {
        /* Clear the direct mode error flag */
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005068:	f003 031f 	and.w	r3, r3, #31
 800506c:	2204      	movs	r2, #4
 800506e:	409a      	lsls	r2, r3
 8005070:	6a3b      	ldr	r3, [r7, #32]
 8005072:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005078:	f043 0204 	orr.w	r2, r3, #4
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Half Transfer Complete Interrupt management ******************************/
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005084:	f003 031f 	and.w	r3, r3, #31
 8005088:	2210      	movs	r2, #16
 800508a:	409a      	lsls	r2, r3
 800508c:	69bb      	ldr	r3, [r7, #24]
 800508e:	4013      	ands	r3, r2
 8005090:	2b00      	cmp	r3, #0
 8005092:	f000 80a6 	beq.w	80051e2 <HAL_DMA_IRQHandler+0x5c2>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	681b      	ldr	r3, [r3, #0]
 800509a:	4a85      	ldr	r2, [pc, #532]	@ (80052b0 <HAL_DMA_IRQHandler+0x690>)
 800509c:	4293      	cmp	r3, r2
 800509e:	d04a      	beq.n	8005136 <HAL_DMA_IRQHandler+0x516>
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	681b      	ldr	r3, [r3, #0]
 80050a4:	4a83      	ldr	r2, [pc, #524]	@ (80052b4 <HAL_DMA_IRQHandler+0x694>)
 80050a6:	4293      	cmp	r3, r2
 80050a8:	d045      	beq.n	8005136 <HAL_DMA_IRQHandler+0x516>
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	681b      	ldr	r3, [r3, #0]
 80050ae:	4a82      	ldr	r2, [pc, #520]	@ (80052b8 <HAL_DMA_IRQHandler+0x698>)
 80050b0:	4293      	cmp	r3, r2
 80050b2:	d040      	beq.n	8005136 <HAL_DMA_IRQHandler+0x516>
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	681b      	ldr	r3, [r3, #0]
 80050b8:	4a80      	ldr	r2, [pc, #512]	@ (80052bc <HAL_DMA_IRQHandler+0x69c>)
 80050ba:	4293      	cmp	r3, r2
 80050bc:	d03b      	beq.n	8005136 <HAL_DMA_IRQHandler+0x516>
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	681b      	ldr	r3, [r3, #0]
 80050c2:	4a7f      	ldr	r2, [pc, #508]	@ (80052c0 <HAL_DMA_IRQHandler+0x6a0>)
 80050c4:	4293      	cmp	r3, r2
 80050c6:	d036      	beq.n	8005136 <HAL_DMA_IRQHandler+0x516>
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	681b      	ldr	r3, [r3, #0]
 80050cc:	4a7d      	ldr	r2, [pc, #500]	@ (80052c4 <HAL_DMA_IRQHandler+0x6a4>)
 80050ce:	4293      	cmp	r3, r2
 80050d0:	d031      	beq.n	8005136 <HAL_DMA_IRQHandler+0x516>
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	681b      	ldr	r3, [r3, #0]
 80050d6:	4a7c      	ldr	r2, [pc, #496]	@ (80052c8 <HAL_DMA_IRQHandler+0x6a8>)
 80050d8:	4293      	cmp	r3, r2
 80050da:	d02c      	beq.n	8005136 <HAL_DMA_IRQHandler+0x516>
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	681b      	ldr	r3, [r3, #0]
 80050e0:	4a7a      	ldr	r2, [pc, #488]	@ (80052cc <HAL_DMA_IRQHandler+0x6ac>)
 80050e2:	4293      	cmp	r3, r2
 80050e4:	d027      	beq.n	8005136 <HAL_DMA_IRQHandler+0x516>
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	681b      	ldr	r3, [r3, #0]
 80050ea:	4a79      	ldr	r2, [pc, #484]	@ (80052d0 <HAL_DMA_IRQHandler+0x6b0>)
 80050ec:	4293      	cmp	r3, r2
 80050ee:	d022      	beq.n	8005136 <HAL_DMA_IRQHandler+0x516>
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	681b      	ldr	r3, [r3, #0]
 80050f4:	4a77      	ldr	r2, [pc, #476]	@ (80052d4 <HAL_DMA_IRQHandler+0x6b4>)
 80050f6:	4293      	cmp	r3, r2
 80050f8:	d01d      	beq.n	8005136 <HAL_DMA_IRQHandler+0x516>
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	681b      	ldr	r3, [r3, #0]
 80050fe:	4a76      	ldr	r2, [pc, #472]	@ (80052d8 <HAL_DMA_IRQHandler+0x6b8>)
 8005100:	4293      	cmp	r3, r2
 8005102:	d018      	beq.n	8005136 <HAL_DMA_IRQHandler+0x516>
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	681b      	ldr	r3, [r3, #0]
 8005108:	4a74      	ldr	r2, [pc, #464]	@ (80052dc <HAL_DMA_IRQHandler+0x6bc>)
 800510a:	4293      	cmp	r3, r2
 800510c:	d013      	beq.n	8005136 <HAL_DMA_IRQHandler+0x516>
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	681b      	ldr	r3, [r3, #0]
 8005112:	4a73      	ldr	r2, [pc, #460]	@ (80052e0 <HAL_DMA_IRQHandler+0x6c0>)
 8005114:	4293      	cmp	r3, r2
 8005116:	d00e      	beq.n	8005136 <HAL_DMA_IRQHandler+0x516>
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	681b      	ldr	r3, [r3, #0]
 800511c:	4a71      	ldr	r2, [pc, #452]	@ (80052e4 <HAL_DMA_IRQHandler+0x6c4>)
 800511e:	4293      	cmp	r3, r2
 8005120:	d009      	beq.n	8005136 <HAL_DMA_IRQHandler+0x516>
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	681b      	ldr	r3, [r3, #0]
 8005126:	4a70      	ldr	r2, [pc, #448]	@ (80052e8 <HAL_DMA_IRQHandler+0x6c8>)
 8005128:	4293      	cmp	r3, r2
 800512a:	d004      	beq.n	8005136 <HAL_DMA_IRQHandler+0x516>
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	4a6e      	ldr	r2, [pc, #440]	@ (80052ec <HAL_DMA_IRQHandler+0x6cc>)
 8005132:	4293      	cmp	r3, r2
 8005134:	d10a      	bne.n	800514c <HAL_DMA_IRQHandler+0x52c>
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	681b      	ldr	r3, [r3, #0]
 800513a:	681b      	ldr	r3, [r3, #0]
 800513c:	f003 0308 	and.w	r3, r3, #8
 8005140:	2b00      	cmp	r3, #0
 8005142:	bf14      	ite	ne
 8005144:	2301      	movne	r3, #1
 8005146:	2300      	moveq	r3, #0
 8005148:	b2db      	uxtb	r3, r3
 800514a:	e009      	b.n	8005160 <HAL_DMA_IRQHandler+0x540>
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	681b      	ldr	r3, [r3, #0]
 8005150:	681b      	ldr	r3, [r3, #0]
 8005152:	f003 0304 	and.w	r3, r3, #4
 8005156:	2b00      	cmp	r3, #0
 8005158:	bf14      	ite	ne
 800515a:	2301      	movne	r3, #1
 800515c:	2300      	moveq	r3, #0
 800515e:	b2db      	uxtb	r3, r3
 8005160:	2b00      	cmp	r3, #0
 8005162:	d03e      	beq.n	80051e2 <HAL_DMA_IRQHandler+0x5c2>
      {
        /* Clear the half transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005168:	f003 031f 	and.w	r3, r3, #31
 800516c:	2210      	movs	r2, #16
 800516e:	409a      	lsls	r2, r3
 8005170:	6a3b      	ldr	r3, [r7, #32]
 8005172:	609a      	str	r2, [r3, #8]

        /* Multi_Buffering mode enabled */
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	681b      	ldr	r3, [r3, #0]
 8005178:	681b      	ldr	r3, [r3, #0]
 800517a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800517e:	2b00      	cmp	r3, #0
 8005180:	d018      	beq.n	80051b4 <HAL_DMA_IRQHandler+0x594>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	681b      	ldr	r3, [r3, #0]
 8005186:	681b      	ldr	r3, [r3, #0]
 8005188:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800518c:	2b00      	cmp	r3, #0
 800518e:	d108      	bne.n	80051a2 <HAL_DMA_IRQHandler+0x582>
          {
            if(hdma->XferHalfCpltCallback != NULL)
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005194:	2b00      	cmp	r3, #0
 8005196:	d024      	beq.n	80051e2 <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferHalfCpltCallback(hdma);
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800519c:	6878      	ldr	r0, [r7, #4]
 800519e:	4798      	blx	r3
 80051a0:	e01f      	b.n	80051e2 <HAL_DMA_IRQHandler+0x5c2>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferM1HalfCpltCallback != NULL)
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80051a6:	2b00      	cmp	r3, #0
 80051a8:	d01b      	beq.n	80051e2 <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferM1HalfCpltCallback(hdma);
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80051ae:	6878      	ldr	r0, [r7, #4]
 80051b0:	4798      	blx	r3
 80051b2:	e016      	b.n	80051e2 <HAL_DMA_IRQHandler+0x5c2>
          }
        }
        else
        {
          /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	681b      	ldr	r3, [r3, #0]
 80051b8:	681b      	ldr	r3, [r3, #0]
 80051ba:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80051be:	2b00      	cmp	r3, #0
 80051c0:	d107      	bne.n	80051d2 <HAL_DMA_IRQHandler+0x5b2>
          {
            /* Disable the half transfer interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	681b      	ldr	r3, [r3, #0]
 80051c6:	681a      	ldr	r2, [r3, #0]
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	681b      	ldr	r3, [r3, #0]
 80051cc:	f022 0208 	bic.w	r2, r2, #8
 80051d0:	601a      	str	r2, [r3, #0]
          }

          if(hdma->XferHalfCpltCallback != NULL)
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80051d6:	2b00      	cmp	r3, #0
 80051d8:	d003      	beq.n	80051e2 <HAL_DMA_IRQHandler+0x5c2>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80051de:	6878      	ldr	r0, [r7, #4]
 80051e0:	4798      	blx	r3
          }
        }
      }
    }
    /* Transfer Complete Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80051e6:	f003 031f 	and.w	r3, r3, #31
 80051ea:	2220      	movs	r2, #32
 80051ec:	409a      	lsls	r2, r3
 80051ee:	69bb      	ldr	r3, [r7, #24]
 80051f0:	4013      	ands	r3, r2
 80051f2:	2b00      	cmp	r3, #0
 80051f4:	f000 8110 	beq.w	8005418 <HAL_DMA_IRQHandler+0x7f8>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	681b      	ldr	r3, [r3, #0]
 80051fc:	4a2c      	ldr	r2, [pc, #176]	@ (80052b0 <HAL_DMA_IRQHandler+0x690>)
 80051fe:	4293      	cmp	r3, r2
 8005200:	d04a      	beq.n	8005298 <HAL_DMA_IRQHandler+0x678>
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	681b      	ldr	r3, [r3, #0]
 8005206:	4a2b      	ldr	r2, [pc, #172]	@ (80052b4 <HAL_DMA_IRQHandler+0x694>)
 8005208:	4293      	cmp	r3, r2
 800520a:	d045      	beq.n	8005298 <HAL_DMA_IRQHandler+0x678>
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	4a29      	ldr	r2, [pc, #164]	@ (80052b8 <HAL_DMA_IRQHandler+0x698>)
 8005212:	4293      	cmp	r3, r2
 8005214:	d040      	beq.n	8005298 <HAL_DMA_IRQHandler+0x678>
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	681b      	ldr	r3, [r3, #0]
 800521a:	4a28      	ldr	r2, [pc, #160]	@ (80052bc <HAL_DMA_IRQHandler+0x69c>)
 800521c:	4293      	cmp	r3, r2
 800521e:	d03b      	beq.n	8005298 <HAL_DMA_IRQHandler+0x678>
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	681b      	ldr	r3, [r3, #0]
 8005224:	4a26      	ldr	r2, [pc, #152]	@ (80052c0 <HAL_DMA_IRQHandler+0x6a0>)
 8005226:	4293      	cmp	r3, r2
 8005228:	d036      	beq.n	8005298 <HAL_DMA_IRQHandler+0x678>
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	681b      	ldr	r3, [r3, #0]
 800522e:	4a25      	ldr	r2, [pc, #148]	@ (80052c4 <HAL_DMA_IRQHandler+0x6a4>)
 8005230:	4293      	cmp	r3, r2
 8005232:	d031      	beq.n	8005298 <HAL_DMA_IRQHandler+0x678>
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	681b      	ldr	r3, [r3, #0]
 8005238:	4a23      	ldr	r2, [pc, #140]	@ (80052c8 <HAL_DMA_IRQHandler+0x6a8>)
 800523a:	4293      	cmp	r3, r2
 800523c:	d02c      	beq.n	8005298 <HAL_DMA_IRQHandler+0x678>
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	681b      	ldr	r3, [r3, #0]
 8005242:	4a22      	ldr	r2, [pc, #136]	@ (80052cc <HAL_DMA_IRQHandler+0x6ac>)
 8005244:	4293      	cmp	r3, r2
 8005246:	d027      	beq.n	8005298 <HAL_DMA_IRQHandler+0x678>
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	681b      	ldr	r3, [r3, #0]
 800524c:	4a20      	ldr	r2, [pc, #128]	@ (80052d0 <HAL_DMA_IRQHandler+0x6b0>)
 800524e:	4293      	cmp	r3, r2
 8005250:	d022      	beq.n	8005298 <HAL_DMA_IRQHandler+0x678>
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	681b      	ldr	r3, [r3, #0]
 8005256:	4a1f      	ldr	r2, [pc, #124]	@ (80052d4 <HAL_DMA_IRQHandler+0x6b4>)
 8005258:	4293      	cmp	r3, r2
 800525a:	d01d      	beq.n	8005298 <HAL_DMA_IRQHandler+0x678>
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	681b      	ldr	r3, [r3, #0]
 8005260:	4a1d      	ldr	r2, [pc, #116]	@ (80052d8 <HAL_DMA_IRQHandler+0x6b8>)
 8005262:	4293      	cmp	r3, r2
 8005264:	d018      	beq.n	8005298 <HAL_DMA_IRQHandler+0x678>
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	681b      	ldr	r3, [r3, #0]
 800526a:	4a1c      	ldr	r2, [pc, #112]	@ (80052dc <HAL_DMA_IRQHandler+0x6bc>)
 800526c:	4293      	cmp	r3, r2
 800526e:	d013      	beq.n	8005298 <HAL_DMA_IRQHandler+0x678>
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	681b      	ldr	r3, [r3, #0]
 8005274:	4a1a      	ldr	r2, [pc, #104]	@ (80052e0 <HAL_DMA_IRQHandler+0x6c0>)
 8005276:	4293      	cmp	r3, r2
 8005278:	d00e      	beq.n	8005298 <HAL_DMA_IRQHandler+0x678>
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	681b      	ldr	r3, [r3, #0]
 800527e:	4a19      	ldr	r2, [pc, #100]	@ (80052e4 <HAL_DMA_IRQHandler+0x6c4>)
 8005280:	4293      	cmp	r3, r2
 8005282:	d009      	beq.n	8005298 <HAL_DMA_IRQHandler+0x678>
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	681b      	ldr	r3, [r3, #0]
 8005288:	4a17      	ldr	r2, [pc, #92]	@ (80052e8 <HAL_DMA_IRQHandler+0x6c8>)
 800528a:	4293      	cmp	r3, r2
 800528c:	d004      	beq.n	8005298 <HAL_DMA_IRQHandler+0x678>
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	681b      	ldr	r3, [r3, #0]
 8005292:	4a16      	ldr	r2, [pc, #88]	@ (80052ec <HAL_DMA_IRQHandler+0x6cc>)
 8005294:	4293      	cmp	r3, r2
 8005296:	d12b      	bne.n	80052f0 <HAL_DMA_IRQHandler+0x6d0>
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	681b      	ldr	r3, [r3, #0]
 800529c:	681b      	ldr	r3, [r3, #0]
 800529e:	f003 0310 	and.w	r3, r3, #16
 80052a2:	2b00      	cmp	r3, #0
 80052a4:	bf14      	ite	ne
 80052a6:	2301      	movne	r3, #1
 80052a8:	2300      	moveq	r3, #0
 80052aa:	b2db      	uxtb	r3, r3
 80052ac:	e02a      	b.n	8005304 <HAL_DMA_IRQHandler+0x6e4>
 80052ae:	bf00      	nop
 80052b0:	40020010 	.word	0x40020010
 80052b4:	40020028 	.word	0x40020028
 80052b8:	40020040 	.word	0x40020040
 80052bc:	40020058 	.word	0x40020058
 80052c0:	40020070 	.word	0x40020070
 80052c4:	40020088 	.word	0x40020088
 80052c8:	400200a0 	.word	0x400200a0
 80052cc:	400200b8 	.word	0x400200b8
 80052d0:	40020410 	.word	0x40020410
 80052d4:	40020428 	.word	0x40020428
 80052d8:	40020440 	.word	0x40020440
 80052dc:	40020458 	.word	0x40020458
 80052e0:	40020470 	.word	0x40020470
 80052e4:	40020488 	.word	0x40020488
 80052e8:	400204a0 	.word	0x400204a0
 80052ec:	400204b8 	.word	0x400204b8
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	681b      	ldr	r3, [r3, #0]
 80052f4:	681b      	ldr	r3, [r3, #0]
 80052f6:	f003 0302 	and.w	r3, r3, #2
 80052fa:	2b00      	cmp	r3, #0
 80052fc:	bf14      	ite	ne
 80052fe:	2301      	movne	r3, #1
 8005300:	2300      	moveq	r3, #0
 8005302:	b2db      	uxtb	r3, r3
 8005304:	2b00      	cmp	r3, #0
 8005306:	f000 8087 	beq.w	8005418 <HAL_DMA_IRQHandler+0x7f8>
      {
        /* Clear the transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800530e:	f003 031f 	and.w	r3, r3, #31
 8005312:	2220      	movs	r2, #32
 8005314:	409a      	lsls	r2, r3
 8005316:	6a3b      	ldr	r3, [r7, #32]
 8005318:	609a      	str	r2, [r3, #8]

        if(HAL_DMA_STATE_ABORT == hdma->State)
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8005320:	b2db      	uxtb	r3, r3
 8005322:	2b04      	cmp	r3, #4
 8005324:	d139      	bne.n	800539a <HAL_DMA_IRQHandler+0x77a>
        {
          /* Disable all the transfer interrupts */
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	681b      	ldr	r3, [r3, #0]
 800532a:	681a      	ldr	r2, [r3, #0]
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	681b      	ldr	r3, [r3, #0]
 8005330:	f022 0216 	bic.w	r2, r2, #22
 8005334:	601a      	str	r2, [r3, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	681b      	ldr	r3, [r3, #0]
 800533a:	695a      	ldr	r2, [r3, #20]
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	681b      	ldr	r3, [r3, #0]
 8005340:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8005344:	615a      	str	r2, [r3, #20]

          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800534a:	2b00      	cmp	r3, #0
 800534c:	d103      	bne.n	8005356 <HAL_DMA_IRQHandler+0x736>
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005352:	2b00      	cmp	r3, #0
 8005354:	d007      	beq.n	8005366 <HAL_DMA_IRQHandler+0x746>
          {
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	681b      	ldr	r3, [r3, #0]
 800535a:	681a      	ldr	r2, [r3, #0]
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	681b      	ldr	r3, [r3, #0]
 8005360:	f022 0208 	bic.w	r2, r2, #8
 8005364:	601a      	str	r2, [r3, #0]
          }

          /* Clear all interrupt flags at correct offset within the register */
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800536a:	f003 031f 	and.w	r3, r3, #31
 800536e:	223f      	movs	r2, #63	@ 0x3f
 8005370:	409a      	lsls	r2, r3
 8005372:	6a3b      	ldr	r3, [r7, #32]
 8005374:	609a      	str	r2, [r3, #8]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	2201      	movs	r2, #1
 800537a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	2200      	movs	r2, #0
 8005382:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

          if(hdma->XferAbortCallback != NULL)
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800538a:	2b00      	cmp	r3, #0
 800538c:	f000 834a 	beq.w	8005a24 <HAL_DMA_IRQHandler+0xe04>
          {
            hdma->XferAbortCallback(hdma);
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005394:	6878      	ldr	r0, [r7, #4]
 8005396:	4798      	blx	r3
          }
          return;
 8005398:	e344      	b.n	8005a24 <HAL_DMA_IRQHandler+0xe04>
        }

        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	681b      	ldr	r3, [r3, #0]
 800539e:	681b      	ldr	r3, [r3, #0]
 80053a0:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80053a4:	2b00      	cmp	r3, #0
 80053a6:	d018      	beq.n	80053da <HAL_DMA_IRQHandler+0x7ba>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	681b      	ldr	r3, [r3, #0]
 80053ac:	681b      	ldr	r3, [r3, #0]
 80053ae:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80053b2:	2b00      	cmp	r3, #0
 80053b4:	d108      	bne.n	80053c8 <HAL_DMA_IRQHandler+0x7a8>
          {
            if(hdma->XferM1CpltCallback != NULL)
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80053ba:	2b00      	cmp	r3, #0
 80053bc:	d02c      	beq.n	8005418 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory1 */
              hdma->XferM1CpltCallback(hdma);
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80053c2:	6878      	ldr	r0, [r7, #4]
 80053c4:	4798      	blx	r3
 80053c6:	e027      	b.n	8005418 <HAL_DMA_IRQHandler+0x7f8>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferCpltCallback != NULL)
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80053cc:	2b00      	cmp	r3, #0
 80053ce:	d023      	beq.n	8005418 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory0 */
              hdma->XferCpltCallback(hdma);
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80053d4:	6878      	ldr	r0, [r7, #4]
 80053d6:	4798      	blx	r3
 80053d8:	e01e      	b.n	8005418 <HAL_DMA_IRQHandler+0x7f8>
          }
        }
        /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
        else
        {
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	681b      	ldr	r3, [r3, #0]
 80053de:	681b      	ldr	r3, [r3, #0]
 80053e0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80053e4:	2b00      	cmp	r3, #0
 80053e6:	d10f      	bne.n	8005408 <HAL_DMA_IRQHandler+0x7e8>
          {
            /* Disable the transfer complete interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	681b      	ldr	r3, [r3, #0]
 80053ec:	681a      	ldr	r2, [r3, #0]
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	681b      	ldr	r3, [r3, #0]
 80053f2:	f022 0210 	bic.w	r2, r2, #16
 80053f6:	601a      	str	r2, [r3, #0]

            /* Change the DMA state */
            hdma->State = HAL_DMA_STATE_READY;
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	2201      	movs	r2, #1
 80053fc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

            /* Process Unlocked */
            __HAL_UNLOCK(hdma);
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	2200      	movs	r2, #0
 8005404:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
          }

          if(hdma->XferCpltCallback != NULL)
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800540c:	2b00      	cmp	r3, #0
 800540e:	d003      	beq.n	8005418 <HAL_DMA_IRQHandler+0x7f8>
          {
            /* Transfer complete callback */
            hdma->XferCpltCallback(hdma);
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005414:	6878      	ldr	r0, [r7, #4]
 8005416:	4798      	blx	r3
        }
      }
    }

    /* manage error case */
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800541c:	2b00      	cmp	r3, #0
 800541e:	f000 8306 	beq.w	8005a2e <HAL_DMA_IRQHandler+0xe0e>
    {
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005426:	f003 0301 	and.w	r3, r3, #1
 800542a:	2b00      	cmp	r3, #0
 800542c:	f000 8088 	beq.w	8005540 <HAL_DMA_IRQHandler+0x920>
      {
        hdma->State = HAL_DMA_STATE_ABORT;
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	2204      	movs	r2, #4
 8005434:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Disable the stream */
        __HAL_DMA_DISABLE(hdma);
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	681b      	ldr	r3, [r3, #0]
 800543c:	4a7a      	ldr	r2, [pc, #488]	@ (8005628 <HAL_DMA_IRQHandler+0xa08>)
 800543e:	4293      	cmp	r3, r2
 8005440:	d04a      	beq.n	80054d8 <HAL_DMA_IRQHandler+0x8b8>
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	681b      	ldr	r3, [r3, #0]
 8005446:	4a79      	ldr	r2, [pc, #484]	@ (800562c <HAL_DMA_IRQHandler+0xa0c>)
 8005448:	4293      	cmp	r3, r2
 800544a:	d045      	beq.n	80054d8 <HAL_DMA_IRQHandler+0x8b8>
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	681b      	ldr	r3, [r3, #0]
 8005450:	4a77      	ldr	r2, [pc, #476]	@ (8005630 <HAL_DMA_IRQHandler+0xa10>)
 8005452:	4293      	cmp	r3, r2
 8005454:	d040      	beq.n	80054d8 <HAL_DMA_IRQHandler+0x8b8>
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	681b      	ldr	r3, [r3, #0]
 800545a:	4a76      	ldr	r2, [pc, #472]	@ (8005634 <HAL_DMA_IRQHandler+0xa14>)
 800545c:	4293      	cmp	r3, r2
 800545e:	d03b      	beq.n	80054d8 <HAL_DMA_IRQHandler+0x8b8>
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	681b      	ldr	r3, [r3, #0]
 8005464:	4a74      	ldr	r2, [pc, #464]	@ (8005638 <HAL_DMA_IRQHandler+0xa18>)
 8005466:	4293      	cmp	r3, r2
 8005468:	d036      	beq.n	80054d8 <HAL_DMA_IRQHandler+0x8b8>
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	681b      	ldr	r3, [r3, #0]
 800546e:	4a73      	ldr	r2, [pc, #460]	@ (800563c <HAL_DMA_IRQHandler+0xa1c>)
 8005470:	4293      	cmp	r3, r2
 8005472:	d031      	beq.n	80054d8 <HAL_DMA_IRQHandler+0x8b8>
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	681b      	ldr	r3, [r3, #0]
 8005478:	4a71      	ldr	r2, [pc, #452]	@ (8005640 <HAL_DMA_IRQHandler+0xa20>)
 800547a:	4293      	cmp	r3, r2
 800547c:	d02c      	beq.n	80054d8 <HAL_DMA_IRQHandler+0x8b8>
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	681b      	ldr	r3, [r3, #0]
 8005482:	4a70      	ldr	r2, [pc, #448]	@ (8005644 <HAL_DMA_IRQHandler+0xa24>)
 8005484:	4293      	cmp	r3, r2
 8005486:	d027      	beq.n	80054d8 <HAL_DMA_IRQHandler+0x8b8>
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	4a6e      	ldr	r2, [pc, #440]	@ (8005648 <HAL_DMA_IRQHandler+0xa28>)
 800548e:	4293      	cmp	r3, r2
 8005490:	d022      	beq.n	80054d8 <HAL_DMA_IRQHandler+0x8b8>
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	681b      	ldr	r3, [r3, #0]
 8005496:	4a6d      	ldr	r2, [pc, #436]	@ (800564c <HAL_DMA_IRQHandler+0xa2c>)
 8005498:	4293      	cmp	r3, r2
 800549a:	d01d      	beq.n	80054d8 <HAL_DMA_IRQHandler+0x8b8>
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	681b      	ldr	r3, [r3, #0]
 80054a0:	4a6b      	ldr	r2, [pc, #428]	@ (8005650 <HAL_DMA_IRQHandler+0xa30>)
 80054a2:	4293      	cmp	r3, r2
 80054a4:	d018      	beq.n	80054d8 <HAL_DMA_IRQHandler+0x8b8>
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	681b      	ldr	r3, [r3, #0]
 80054aa:	4a6a      	ldr	r2, [pc, #424]	@ (8005654 <HAL_DMA_IRQHandler+0xa34>)
 80054ac:	4293      	cmp	r3, r2
 80054ae:	d013      	beq.n	80054d8 <HAL_DMA_IRQHandler+0x8b8>
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	681b      	ldr	r3, [r3, #0]
 80054b4:	4a68      	ldr	r2, [pc, #416]	@ (8005658 <HAL_DMA_IRQHandler+0xa38>)
 80054b6:	4293      	cmp	r3, r2
 80054b8:	d00e      	beq.n	80054d8 <HAL_DMA_IRQHandler+0x8b8>
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	681b      	ldr	r3, [r3, #0]
 80054be:	4a67      	ldr	r2, [pc, #412]	@ (800565c <HAL_DMA_IRQHandler+0xa3c>)
 80054c0:	4293      	cmp	r3, r2
 80054c2:	d009      	beq.n	80054d8 <HAL_DMA_IRQHandler+0x8b8>
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	681b      	ldr	r3, [r3, #0]
 80054c8:	4a65      	ldr	r2, [pc, #404]	@ (8005660 <HAL_DMA_IRQHandler+0xa40>)
 80054ca:	4293      	cmp	r3, r2
 80054cc:	d004      	beq.n	80054d8 <HAL_DMA_IRQHandler+0x8b8>
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	681b      	ldr	r3, [r3, #0]
 80054d2:	4a64      	ldr	r2, [pc, #400]	@ (8005664 <HAL_DMA_IRQHandler+0xa44>)
 80054d4:	4293      	cmp	r3, r2
 80054d6:	d108      	bne.n	80054ea <HAL_DMA_IRQHandler+0x8ca>
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	681b      	ldr	r3, [r3, #0]
 80054dc:	681a      	ldr	r2, [r3, #0]
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	681b      	ldr	r3, [r3, #0]
 80054e2:	f022 0201 	bic.w	r2, r2, #1
 80054e6:	601a      	str	r2, [r3, #0]
 80054e8:	e007      	b.n	80054fa <HAL_DMA_IRQHandler+0x8da>
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	681b      	ldr	r3, [r3, #0]
 80054ee:	681a      	ldr	r2, [r3, #0]
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	681b      	ldr	r3, [r3, #0]
 80054f4:	f022 0201 	bic.w	r2, r2, #1
 80054f8:	601a      	str	r2, [r3, #0]

        do
        {
          if (++count > timeout)
 80054fa:	68fb      	ldr	r3, [r7, #12]
 80054fc:	3301      	adds	r3, #1
 80054fe:	60fb      	str	r3, [r7, #12]
 8005500:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005502:	429a      	cmp	r2, r3
 8005504:	d307      	bcc.n	8005516 <HAL_DMA_IRQHandler+0x8f6>
          {
            break;
          }
        }
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	681b      	ldr	r3, [r3, #0]
 800550a:	681b      	ldr	r3, [r3, #0]
 800550c:	f003 0301 	and.w	r3, r3, #1
 8005510:	2b00      	cmp	r3, #0
 8005512:	d1f2      	bne.n	80054fa <HAL_DMA_IRQHandler+0x8da>
 8005514:	e000      	b.n	8005518 <HAL_DMA_IRQHandler+0x8f8>
            break;
 8005516:	bf00      	nop

        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	681b      	ldr	r3, [r3, #0]
 800551c:	681b      	ldr	r3, [r3, #0]
 800551e:	f003 0301 	and.w	r3, r3, #1
 8005522:	2b00      	cmp	r3, #0
 8005524:	d004      	beq.n	8005530 <HAL_DMA_IRQHandler+0x910>
        {
          /* Change the DMA state to error if DMA disable fails */
          hdma->State = HAL_DMA_STATE_ERROR;
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	2203      	movs	r2, #3
 800552a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
 800552e:	e003      	b.n	8005538 <HAL_DMA_IRQHandler+0x918>
        }
        else
        {
          /* Change the DMA state to Ready if DMA disable success */
          hdma->State = HAL_DMA_STATE_READY;
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	2201      	movs	r2, #1
 8005534:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	2200      	movs	r2, #0
 800553c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      }

      if(hdma->XferErrorCallback != NULL)
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005544:	2b00      	cmp	r3, #0
 8005546:	f000 8272 	beq.w	8005a2e <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800554e:	6878      	ldr	r0, [r7, #4]
 8005550:	4798      	blx	r3
 8005552:	e26c      	b.n	8005a2e <HAL_DMA_IRQHandler+0xe0e>
      }
    }
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	681b      	ldr	r3, [r3, #0]
 8005558:	4a43      	ldr	r2, [pc, #268]	@ (8005668 <HAL_DMA_IRQHandler+0xa48>)
 800555a:	4293      	cmp	r3, r2
 800555c:	d022      	beq.n	80055a4 <HAL_DMA_IRQHandler+0x984>
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	681b      	ldr	r3, [r3, #0]
 8005562:	4a42      	ldr	r2, [pc, #264]	@ (800566c <HAL_DMA_IRQHandler+0xa4c>)
 8005564:	4293      	cmp	r3, r2
 8005566:	d01d      	beq.n	80055a4 <HAL_DMA_IRQHandler+0x984>
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	681b      	ldr	r3, [r3, #0]
 800556c:	4a40      	ldr	r2, [pc, #256]	@ (8005670 <HAL_DMA_IRQHandler+0xa50>)
 800556e:	4293      	cmp	r3, r2
 8005570:	d018      	beq.n	80055a4 <HAL_DMA_IRQHandler+0x984>
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	681b      	ldr	r3, [r3, #0]
 8005576:	4a3f      	ldr	r2, [pc, #252]	@ (8005674 <HAL_DMA_IRQHandler+0xa54>)
 8005578:	4293      	cmp	r3, r2
 800557a:	d013      	beq.n	80055a4 <HAL_DMA_IRQHandler+0x984>
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	681b      	ldr	r3, [r3, #0]
 8005580:	4a3d      	ldr	r2, [pc, #244]	@ (8005678 <HAL_DMA_IRQHandler+0xa58>)
 8005582:	4293      	cmp	r3, r2
 8005584:	d00e      	beq.n	80055a4 <HAL_DMA_IRQHandler+0x984>
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	681b      	ldr	r3, [r3, #0]
 800558a:	4a3c      	ldr	r2, [pc, #240]	@ (800567c <HAL_DMA_IRQHandler+0xa5c>)
 800558c:	4293      	cmp	r3, r2
 800558e:	d009      	beq.n	80055a4 <HAL_DMA_IRQHandler+0x984>
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	681b      	ldr	r3, [r3, #0]
 8005594:	4a3a      	ldr	r2, [pc, #232]	@ (8005680 <HAL_DMA_IRQHandler+0xa60>)
 8005596:	4293      	cmp	r3, r2
 8005598:	d004      	beq.n	80055a4 <HAL_DMA_IRQHandler+0x984>
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	681b      	ldr	r3, [r3, #0]
 800559e:	4a39      	ldr	r2, [pc, #228]	@ (8005684 <HAL_DMA_IRQHandler+0xa64>)
 80055a0:	4293      	cmp	r3, r2
 80055a2:	d101      	bne.n	80055a8 <HAL_DMA_IRQHandler+0x988>
 80055a4:	2301      	movs	r3, #1
 80055a6:	e000      	b.n	80055aa <HAL_DMA_IRQHandler+0x98a>
 80055a8:	2300      	movs	r3, #0
 80055aa:	2b00      	cmp	r3, #0
 80055ac:	f000 823f 	beq.w	8005a2e <HAL_DMA_IRQHandler+0xe0e>
  {
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	681b      	ldr	r3, [r3, #0]
 80055b4:	681b      	ldr	r3, [r3, #0]
 80055b6:	613b      	str	r3, [r7, #16]

    /* Half Transfer Complete Interrupt management ******************************/
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80055bc:	f003 031f 	and.w	r3, r3, #31
 80055c0:	2204      	movs	r2, #4
 80055c2:	409a      	lsls	r2, r3
 80055c4:	697b      	ldr	r3, [r7, #20]
 80055c6:	4013      	ands	r3, r2
 80055c8:	2b00      	cmp	r3, #0
 80055ca:	f000 80cd 	beq.w	8005768 <HAL_DMA_IRQHandler+0xb48>
 80055ce:	693b      	ldr	r3, [r7, #16]
 80055d0:	f003 0304 	and.w	r3, r3, #4
 80055d4:	2b00      	cmp	r3, #0
 80055d6:	f000 80c7 	beq.w	8005768 <HAL_DMA_IRQHandler+0xb48>
    {
      /* Clear the half transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80055de:	f003 031f 	and.w	r3, r3, #31
 80055e2:	2204      	movs	r2, #4
 80055e4:	409a      	lsls	r2, r3
 80055e6:	69fb      	ldr	r3, [r7, #28]
 80055e8:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80055ea:	693b      	ldr	r3, [r7, #16]
 80055ec:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80055f0:	2b00      	cmp	r3, #0
 80055f2:	d049      	beq.n	8005688 <HAL_DMA_IRQHandler+0xa68>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 80055f4:	693b      	ldr	r3, [r7, #16]
 80055f6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80055fa:	2b00      	cmp	r3, #0
 80055fc:	d109      	bne.n	8005612 <HAL_DMA_IRQHandler+0x9f2>
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005602:	2b00      	cmp	r3, #0
 8005604:	f000 8210 	beq.w	8005a28 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 1 */
            hdma->XferM1HalfCpltCallback(hdma);
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800560c:	6878      	ldr	r0, [r7, #4]
 800560e:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8005610:	e20a      	b.n	8005a28 <HAL_DMA_IRQHandler+0xe08>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005616:	2b00      	cmp	r3, #0
 8005618:	f000 8206 	beq.w	8005a28 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 0 */
            hdma->XferHalfCpltCallback(hdma);
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005620:	6878      	ldr	r0, [r7, #4]
 8005622:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8005624:	e200      	b.n	8005a28 <HAL_DMA_IRQHandler+0xe08>
 8005626:	bf00      	nop
 8005628:	40020010 	.word	0x40020010
 800562c:	40020028 	.word	0x40020028
 8005630:	40020040 	.word	0x40020040
 8005634:	40020058 	.word	0x40020058
 8005638:	40020070 	.word	0x40020070
 800563c:	40020088 	.word	0x40020088
 8005640:	400200a0 	.word	0x400200a0
 8005644:	400200b8 	.word	0x400200b8
 8005648:	40020410 	.word	0x40020410
 800564c:	40020428 	.word	0x40020428
 8005650:	40020440 	.word	0x40020440
 8005654:	40020458 	.word	0x40020458
 8005658:	40020470 	.word	0x40020470
 800565c:	40020488 	.word	0x40020488
 8005660:	400204a0 	.word	0x400204a0
 8005664:	400204b8 	.word	0x400204b8
 8005668:	58025408 	.word	0x58025408
 800566c:	5802541c 	.word	0x5802541c
 8005670:	58025430 	.word	0x58025430
 8005674:	58025444 	.word	0x58025444
 8005678:	58025458 	.word	0x58025458
 800567c:	5802546c 	.word	0x5802546c
 8005680:	58025480 	.word	0x58025480
 8005684:	58025494 	.word	0x58025494
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8005688:	693b      	ldr	r3, [r7, #16]
 800568a:	f003 0320 	and.w	r3, r3, #32
 800568e:	2b00      	cmp	r3, #0
 8005690:	d160      	bne.n	8005754 <HAL_DMA_IRQHandler+0xb34>
        {
          /* Disable the half transfer interrupt */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	681b      	ldr	r3, [r3, #0]
 8005696:	4a7f      	ldr	r2, [pc, #508]	@ (8005894 <HAL_DMA_IRQHandler+0xc74>)
 8005698:	4293      	cmp	r3, r2
 800569a:	d04a      	beq.n	8005732 <HAL_DMA_IRQHandler+0xb12>
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	681b      	ldr	r3, [r3, #0]
 80056a0:	4a7d      	ldr	r2, [pc, #500]	@ (8005898 <HAL_DMA_IRQHandler+0xc78>)
 80056a2:	4293      	cmp	r3, r2
 80056a4:	d045      	beq.n	8005732 <HAL_DMA_IRQHandler+0xb12>
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	681b      	ldr	r3, [r3, #0]
 80056aa:	4a7c      	ldr	r2, [pc, #496]	@ (800589c <HAL_DMA_IRQHandler+0xc7c>)
 80056ac:	4293      	cmp	r3, r2
 80056ae:	d040      	beq.n	8005732 <HAL_DMA_IRQHandler+0xb12>
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	681b      	ldr	r3, [r3, #0]
 80056b4:	4a7a      	ldr	r2, [pc, #488]	@ (80058a0 <HAL_DMA_IRQHandler+0xc80>)
 80056b6:	4293      	cmp	r3, r2
 80056b8:	d03b      	beq.n	8005732 <HAL_DMA_IRQHandler+0xb12>
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	681b      	ldr	r3, [r3, #0]
 80056be:	4a79      	ldr	r2, [pc, #484]	@ (80058a4 <HAL_DMA_IRQHandler+0xc84>)
 80056c0:	4293      	cmp	r3, r2
 80056c2:	d036      	beq.n	8005732 <HAL_DMA_IRQHandler+0xb12>
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	681b      	ldr	r3, [r3, #0]
 80056c8:	4a77      	ldr	r2, [pc, #476]	@ (80058a8 <HAL_DMA_IRQHandler+0xc88>)
 80056ca:	4293      	cmp	r3, r2
 80056cc:	d031      	beq.n	8005732 <HAL_DMA_IRQHandler+0xb12>
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	681b      	ldr	r3, [r3, #0]
 80056d2:	4a76      	ldr	r2, [pc, #472]	@ (80058ac <HAL_DMA_IRQHandler+0xc8c>)
 80056d4:	4293      	cmp	r3, r2
 80056d6:	d02c      	beq.n	8005732 <HAL_DMA_IRQHandler+0xb12>
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	681b      	ldr	r3, [r3, #0]
 80056dc:	4a74      	ldr	r2, [pc, #464]	@ (80058b0 <HAL_DMA_IRQHandler+0xc90>)
 80056de:	4293      	cmp	r3, r2
 80056e0:	d027      	beq.n	8005732 <HAL_DMA_IRQHandler+0xb12>
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	681b      	ldr	r3, [r3, #0]
 80056e6:	4a73      	ldr	r2, [pc, #460]	@ (80058b4 <HAL_DMA_IRQHandler+0xc94>)
 80056e8:	4293      	cmp	r3, r2
 80056ea:	d022      	beq.n	8005732 <HAL_DMA_IRQHandler+0xb12>
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	681b      	ldr	r3, [r3, #0]
 80056f0:	4a71      	ldr	r2, [pc, #452]	@ (80058b8 <HAL_DMA_IRQHandler+0xc98>)
 80056f2:	4293      	cmp	r3, r2
 80056f4:	d01d      	beq.n	8005732 <HAL_DMA_IRQHandler+0xb12>
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	681b      	ldr	r3, [r3, #0]
 80056fa:	4a70      	ldr	r2, [pc, #448]	@ (80058bc <HAL_DMA_IRQHandler+0xc9c>)
 80056fc:	4293      	cmp	r3, r2
 80056fe:	d018      	beq.n	8005732 <HAL_DMA_IRQHandler+0xb12>
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	681b      	ldr	r3, [r3, #0]
 8005704:	4a6e      	ldr	r2, [pc, #440]	@ (80058c0 <HAL_DMA_IRQHandler+0xca0>)
 8005706:	4293      	cmp	r3, r2
 8005708:	d013      	beq.n	8005732 <HAL_DMA_IRQHandler+0xb12>
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	681b      	ldr	r3, [r3, #0]
 800570e:	4a6d      	ldr	r2, [pc, #436]	@ (80058c4 <HAL_DMA_IRQHandler+0xca4>)
 8005710:	4293      	cmp	r3, r2
 8005712:	d00e      	beq.n	8005732 <HAL_DMA_IRQHandler+0xb12>
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	681b      	ldr	r3, [r3, #0]
 8005718:	4a6b      	ldr	r2, [pc, #428]	@ (80058c8 <HAL_DMA_IRQHandler+0xca8>)
 800571a:	4293      	cmp	r3, r2
 800571c:	d009      	beq.n	8005732 <HAL_DMA_IRQHandler+0xb12>
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	681b      	ldr	r3, [r3, #0]
 8005722:	4a6a      	ldr	r2, [pc, #424]	@ (80058cc <HAL_DMA_IRQHandler+0xcac>)
 8005724:	4293      	cmp	r3, r2
 8005726:	d004      	beq.n	8005732 <HAL_DMA_IRQHandler+0xb12>
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	681b      	ldr	r3, [r3, #0]
 800572c:	4a68      	ldr	r2, [pc, #416]	@ (80058d0 <HAL_DMA_IRQHandler+0xcb0>)
 800572e:	4293      	cmp	r3, r2
 8005730:	d108      	bne.n	8005744 <HAL_DMA_IRQHandler+0xb24>
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	681b      	ldr	r3, [r3, #0]
 8005736:	681a      	ldr	r2, [r3, #0]
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	681b      	ldr	r3, [r3, #0]
 800573c:	f022 0208 	bic.w	r2, r2, #8
 8005740:	601a      	str	r2, [r3, #0]
 8005742:	e007      	b.n	8005754 <HAL_DMA_IRQHandler+0xb34>
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	681b      	ldr	r3, [r3, #0]
 8005748:	681a      	ldr	r2, [r3, #0]
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	681b      	ldr	r3, [r3, #0]
 800574e:	f022 0204 	bic.w	r2, r2, #4
 8005752:	601a      	str	r2, [r3, #0]
        }

        /* DMA peripheral state is not updated in Half Transfer */
        /* but in Transfer Complete case */

       if(hdma->XferHalfCpltCallback != NULL)
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005758:	2b00      	cmp	r3, #0
 800575a:	f000 8165 	beq.w	8005a28 <HAL_DMA_IRQHandler+0xe08>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005762:	6878      	ldr	r0, [r7, #4]
 8005764:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8005766:	e15f      	b.n	8005a28 <HAL_DMA_IRQHandler+0xe08>
        }
      }
    }

    /* Transfer Complete Interrupt management ***********************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800576c:	f003 031f 	and.w	r3, r3, #31
 8005770:	2202      	movs	r2, #2
 8005772:	409a      	lsls	r2, r3
 8005774:	697b      	ldr	r3, [r7, #20]
 8005776:	4013      	ands	r3, r2
 8005778:	2b00      	cmp	r3, #0
 800577a:	f000 80c5 	beq.w	8005908 <HAL_DMA_IRQHandler+0xce8>
 800577e:	693b      	ldr	r3, [r7, #16]
 8005780:	f003 0302 	and.w	r3, r3, #2
 8005784:	2b00      	cmp	r3, #0
 8005786:	f000 80bf 	beq.w	8005908 <HAL_DMA_IRQHandler+0xce8>
    {
      /* Clear the transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800578e:	f003 031f 	and.w	r3, r3, #31
 8005792:	2202      	movs	r2, #2
 8005794:	409a      	lsls	r2, r3
 8005796:	69fb      	ldr	r3, [r7, #28]
 8005798:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800579a:	693b      	ldr	r3, [r7, #16]
 800579c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80057a0:	2b00      	cmp	r3, #0
 80057a2:	d018      	beq.n	80057d6 <HAL_DMA_IRQHandler+0xbb6>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 80057a4:	693b      	ldr	r3, [r7, #16]
 80057a6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80057aa:	2b00      	cmp	r3, #0
 80057ac:	d109      	bne.n	80057c2 <HAL_DMA_IRQHandler+0xba2>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80057b2:	2b00      	cmp	r3, #0
 80057b4:	f000 813a 	beq.w	8005a2c <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 1 */
            hdma->XferM1CpltCallback(hdma);
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80057bc:	6878      	ldr	r0, [r7, #4]
 80057be:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80057c0:	e134      	b.n	8005a2c <HAL_DMA_IRQHandler+0xe0c>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80057c6:	2b00      	cmp	r3, #0
 80057c8:	f000 8130 	beq.w	8005a2c <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 0 */
            hdma->XferCpltCallback(hdma);
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80057d0:	6878      	ldr	r0, [r7, #4]
 80057d2:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80057d4:	e12a      	b.n	8005a2c <HAL_DMA_IRQHandler+0xe0c>
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 80057d6:	693b      	ldr	r3, [r7, #16]
 80057d8:	f003 0320 	and.w	r3, r3, #32
 80057dc:	2b00      	cmp	r3, #0
 80057de:	f040 8089 	bne.w	80058f4 <HAL_DMA_IRQHandler+0xcd4>
        {
          /* Disable the transfer complete and error interrupt, if the DMA mode is not CIRCULAR */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	681b      	ldr	r3, [r3, #0]
 80057e6:	4a2b      	ldr	r2, [pc, #172]	@ (8005894 <HAL_DMA_IRQHandler+0xc74>)
 80057e8:	4293      	cmp	r3, r2
 80057ea:	d04a      	beq.n	8005882 <HAL_DMA_IRQHandler+0xc62>
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	681b      	ldr	r3, [r3, #0]
 80057f0:	4a29      	ldr	r2, [pc, #164]	@ (8005898 <HAL_DMA_IRQHandler+0xc78>)
 80057f2:	4293      	cmp	r3, r2
 80057f4:	d045      	beq.n	8005882 <HAL_DMA_IRQHandler+0xc62>
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	681b      	ldr	r3, [r3, #0]
 80057fa:	4a28      	ldr	r2, [pc, #160]	@ (800589c <HAL_DMA_IRQHandler+0xc7c>)
 80057fc:	4293      	cmp	r3, r2
 80057fe:	d040      	beq.n	8005882 <HAL_DMA_IRQHandler+0xc62>
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	681b      	ldr	r3, [r3, #0]
 8005804:	4a26      	ldr	r2, [pc, #152]	@ (80058a0 <HAL_DMA_IRQHandler+0xc80>)
 8005806:	4293      	cmp	r3, r2
 8005808:	d03b      	beq.n	8005882 <HAL_DMA_IRQHandler+0xc62>
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	681b      	ldr	r3, [r3, #0]
 800580e:	4a25      	ldr	r2, [pc, #148]	@ (80058a4 <HAL_DMA_IRQHandler+0xc84>)
 8005810:	4293      	cmp	r3, r2
 8005812:	d036      	beq.n	8005882 <HAL_DMA_IRQHandler+0xc62>
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	681b      	ldr	r3, [r3, #0]
 8005818:	4a23      	ldr	r2, [pc, #140]	@ (80058a8 <HAL_DMA_IRQHandler+0xc88>)
 800581a:	4293      	cmp	r3, r2
 800581c:	d031      	beq.n	8005882 <HAL_DMA_IRQHandler+0xc62>
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	681b      	ldr	r3, [r3, #0]
 8005822:	4a22      	ldr	r2, [pc, #136]	@ (80058ac <HAL_DMA_IRQHandler+0xc8c>)
 8005824:	4293      	cmp	r3, r2
 8005826:	d02c      	beq.n	8005882 <HAL_DMA_IRQHandler+0xc62>
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	681b      	ldr	r3, [r3, #0]
 800582c:	4a20      	ldr	r2, [pc, #128]	@ (80058b0 <HAL_DMA_IRQHandler+0xc90>)
 800582e:	4293      	cmp	r3, r2
 8005830:	d027      	beq.n	8005882 <HAL_DMA_IRQHandler+0xc62>
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	681b      	ldr	r3, [r3, #0]
 8005836:	4a1f      	ldr	r2, [pc, #124]	@ (80058b4 <HAL_DMA_IRQHandler+0xc94>)
 8005838:	4293      	cmp	r3, r2
 800583a:	d022      	beq.n	8005882 <HAL_DMA_IRQHandler+0xc62>
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	681b      	ldr	r3, [r3, #0]
 8005840:	4a1d      	ldr	r2, [pc, #116]	@ (80058b8 <HAL_DMA_IRQHandler+0xc98>)
 8005842:	4293      	cmp	r3, r2
 8005844:	d01d      	beq.n	8005882 <HAL_DMA_IRQHandler+0xc62>
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	681b      	ldr	r3, [r3, #0]
 800584a:	4a1c      	ldr	r2, [pc, #112]	@ (80058bc <HAL_DMA_IRQHandler+0xc9c>)
 800584c:	4293      	cmp	r3, r2
 800584e:	d018      	beq.n	8005882 <HAL_DMA_IRQHandler+0xc62>
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	681b      	ldr	r3, [r3, #0]
 8005854:	4a1a      	ldr	r2, [pc, #104]	@ (80058c0 <HAL_DMA_IRQHandler+0xca0>)
 8005856:	4293      	cmp	r3, r2
 8005858:	d013      	beq.n	8005882 <HAL_DMA_IRQHandler+0xc62>
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	681b      	ldr	r3, [r3, #0]
 800585e:	4a19      	ldr	r2, [pc, #100]	@ (80058c4 <HAL_DMA_IRQHandler+0xca4>)
 8005860:	4293      	cmp	r3, r2
 8005862:	d00e      	beq.n	8005882 <HAL_DMA_IRQHandler+0xc62>
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	681b      	ldr	r3, [r3, #0]
 8005868:	4a17      	ldr	r2, [pc, #92]	@ (80058c8 <HAL_DMA_IRQHandler+0xca8>)
 800586a:	4293      	cmp	r3, r2
 800586c:	d009      	beq.n	8005882 <HAL_DMA_IRQHandler+0xc62>
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	681b      	ldr	r3, [r3, #0]
 8005872:	4a16      	ldr	r2, [pc, #88]	@ (80058cc <HAL_DMA_IRQHandler+0xcac>)
 8005874:	4293      	cmp	r3, r2
 8005876:	d004      	beq.n	8005882 <HAL_DMA_IRQHandler+0xc62>
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	681b      	ldr	r3, [r3, #0]
 800587c:	4a14      	ldr	r2, [pc, #80]	@ (80058d0 <HAL_DMA_IRQHandler+0xcb0>)
 800587e:	4293      	cmp	r3, r2
 8005880:	d128      	bne.n	80058d4 <HAL_DMA_IRQHandler+0xcb4>
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	681b      	ldr	r3, [r3, #0]
 8005886:	681a      	ldr	r2, [r3, #0]
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	681b      	ldr	r3, [r3, #0]
 800588c:	f022 0214 	bic.w	r2, r2, #20
 8005890:	601a      	str	r2, [r3, #0]
 8005892:	e027      	b.n	80058e4 <HAL_DMA_IRQHandler+0xcc4>
 8005894:	40020010 	.word	0x40020010
 8005898:	40020028 	.word	0x40020028
 800589c:	40020040 	.word	0x40020040
 80058a0:	40020058 	.word	0x40020058
 80058a4:	40020070 	.word	0x40020070
 80058a8:	40020088 	.word	0x40020088
 80058ac:	400200a0 	.word	0x400200a0
 80058b0:	400200b8 	.word	0x400200b8
 80058b4:	40020410 	.word	0x40020410
 80058b8:	40020428 	.word	0x40020428
 80058bc:	40020440 	.word	0x40020440
 80058c0:	40020458 	.word	0x40020458
 80058c4:	40020470 	.word	0x40020470
 80058c8:	40020488 	.word	0x40020488
 80058cc:	400204a0 	.word	0x400204a0
 80058d0:	400204b8 	.word	0x400204b8
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	681b      	ldr	r3, [r3, #0]
 80058d8:	681a      	ldr	r2, [r3, #0]
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	681b      	ldr	r3, [r3, #0]
 80058de:	f022 020a 	bic.w	r2, r2, #10
 80058e2:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	2201      	movs	r2, #1
 80058e8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	2200      	movs	r2, #0
 80058f0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80058f8:	2b00      	cmp	r3, #0
 80058fa:	f000 8097 	beq.w	8005a2c <HAL_DMA_IRQHandler+0xe0c>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005902:	6878      	ldr	r0, [r7, #4]
 8005904:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8005906:	e091      	b.n	8005a2c <HAL_DMA_IRQHandler+0xe0c>
        }
      }
    }
    /* Transfer Error Interrupt management **************************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800590c:	f003 031f 	and.w	r3, r3, #31
 8005910:	2208      	movs	r2, #8
 8005912:	409a      	lsls	r2, r3
 8005914:	697b      	ldr	r3, [r7, #20]
 8005916:	4013      	ands	r3, r2
 8005918:	2b00      	cmp	r3, #0
 800591a:	f000 8088 	beq.w	8005a2e <HAL_DMA_IRQHandler+0xe0e>
 800591e:	693b      	ldr	r3, [r7, #16]
 8005920:	f003 0308 	and.w	r3, r3, #8
 8005924:	2b00      	cmp	r3, #0
 8005926:	f000 8082 	beq.w	8005a2e <HAL_DMA_IRQHandler+0xe0e>
    {
      /* When a DMA transfer error occurs */
      /* A hardware clear of its EN bits is performed */
      /* Disable ALL DMA IT */
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	681b      	ldr	r3, [r3, #0]
 800592e:	4a41      	ldr	r2, [pc, #260]	@ (8005a34 <HAL_DMA_IRQHandler+0xe14>)
 8005930:	4293      	cmp	r3, r2
 8005932:	d04a      	beq.n	80059ca <HAL_DMA_IRQHandler+0xdaa>
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	681b      	ldr	r3, [r3, #0]
 8005938:	4a3f      	ldr	r2, [pc, #252]	@ (8005a38 <HAL_DMA_IRQHandler+0xe18>)
 800593a:	4293      	cmp	r3, r2
 800593c:	d045      	beq.n	80059ca <HAL_DMA_IRQHandler+0xdaa>
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	681b      	ldr	r3, [r3, #0]
 8005942:	4a3e      	ldr	r2, [pc, #248]	@ (8005a3c <HAL_DMA_IRQHandler+0xe1c>)
 8005944:	4293      	cmp	r3, r2
 8005946:	d040      	beq.n	80059ca <HAL_DMA_IRQHandler+0xdaa>
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	681b      	ldr	r3, [r3, #0]
 800594c:	4a3c      	ldr	r2, [pc, #240]	@ (8005a40 <HAL_DMA_IRQHandler+0xe20>)
 800594e:	4293      	cmp	r3, r2
 8005950:	d03b      	beq.n	80059ca <HAL_DMA_IRQHandler+0xdaa>
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	681b      	ldr	r3, [r3, #0]
 8005956:	4a3b      	ldr	r2, [pc, #236]	@ (8005a44 <HAL_DMA_IRQHandler+0xe24>)
 8005958:	4293      	cmp	r3, r2
 800595a:	d036      	beq.n	80059ca <HAL_DMA_IRQHandler+0xdaa>
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	681b      	ldr	r3, [r3, #0]
 8005960:	4a39      	ldr	r2, [pc, #228]	@ (8005a48 <HAL_DMA_IRQHandler+0xe28>)
 8005962:	4293      	cmp	r3, r2
 8005964:	d031      	beq.n	80059ca <HAL_DMA_IRQHandler+0xdaa>
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	681b      	ldr	r3, [r3, #0]
 800596a:	4a38      	ldr	r2, [pc, #224]	@ (8005a4c <HAL_DMA_IRQHandler+0xe2c>)
 800596c:	4293      	cmp	r3, r2
 800596e:	d02c      	beq.n	80059ca <HAL_DMA_IRQHandler+0xdaa>
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	681b      	ldr	r3, [r3, #0]
 8005974:	4a36      	ldr	r2, [pc, #216]	@ (8005a50 <HAL_DMA_IRQHandler+0xe30>)
 8005976:	4293      	cmp	r3, r2
 8005978:	d027      	beq.n	80059ca <HAL_DMA_IRQHandler+0xdaa>
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	681b      	ldr	r3, [r3, #0]
 800597e:	4a35      	ldr	r2, [pc, #212]	@ (8005a54 <HAL_DMA_IRQHandler+0xe34>)
 8005980:	4293      	cmp	r3, r2
 8005982:	d022      	beq.n	80059ca <HAL_DMA_IRQHandler+0xdaa>
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	681b      	ldr	r3, [r3, #0]
 8005988:	4a33      	ldr	r2, [pc, #204]	@ (8005a58 <HAL_DMA_IRQHandler+0xe38>)
 800598a:	4293      	cmp	r3, r2
 800598c:	d01d      	beq.n	80059ca <HAL_DMA_IRQHandler+0xdaa>
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	681b      	ldr	r3, [r3, #0]
 8005992:	4a32      	ldr	r2, [pc, #200]	@ (8005a5c <HAL_DMA_IRQHandler+0xe3c>)
 8005994:	4293      	cmp	r3, r2
 8005996:	d018      	beq.n	80059ca <HAL_DMA_IRQHandler+0xdaa>
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	681b      	ldr	r3, [r3, #0]
 800599c:	4a30      	ldr	r2, [pc, #192]	@ (8005a60 <HAL_DMA_IRQHandler+0xe40>)
 800599e:	4293      	cmp	r3, r2
 80059a0:	d013      	beq.n	80059ca <HAL_DMA_IRQHandler+0xdaa>
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	681b      	ldr	r3, [r3, #0]
 80059a6:	4a2f      	ldr	r2, [pc, #188]	@ (8005a64 <HAL_DMA_IRQHandler+0xe44>)
 80059a8:	4293      	cmp	r3, r2
 80059aa:	d00e      	beq.n	80059ca <HAL_DMA_IRQHandler+0xdaa>
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	681b      	ldr	r3, [r3, #0]
 80059b0:	4a2d      	ldr	r2, [pc, #180]	@ (8005a68 <HAL_DMA_IRQHandler+0xe48>)
 80059b2:	4293      	cmp	r3, r2
 80059b4:	d009      	beq.n	80059ca <HAL_DMA_IRQHandler+0xdaa>
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	681b      	ldr	r3, [r3, #0]
 80059ba:	4a2c      	ldr	r2, [pc, #176]	@ (8005a6c <HAL_DMA_IRQHandler+0xe4c>)
 80059bc:	4293      	cmp	r3, r2
 80059be:	d004      	beq.n	80059ca <HAL_DMA_IRQHandler+0xdaa>
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	681b      	ldr	r3, [r3, #0]
 80059c4:	4a2a      	ldr	r2, [pc, #168]	@ (8005a70 <HAL_DMA_IRQHandler+0xe50>)
 80059c6:	4293      	cmp	r3, r2
 80059c8:	d108      	bne.n	80059dc <HAL_DMA_IRQHandler+0xdbc>
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	681b      	ldr	r3, [r3, #0]
 80059ce:	681a      	ldr	r2, [r3, #0]
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	681b      	ldr	r3, [r3, #0]
 80059d4:	f022 021c 	bic.w	r2, r2, #28
 80059d8:	601a      	str	r2, [r3, #0]
 80059da:	e007      	b.n	80059ec <HAL_DMA_IRQHandler+0xdcc>
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	681b      	ldr	r3, [r3, #0]
 80059e0:	681a      	ldr	r2, [r3, #0]
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	681b      	ldr	r3, [r3, #0]
 80059e6:	f022 020e 	bic.w	r2, r2, #14
 80059ea:	601a      	str	r2, [r3, #0]

      /* Clear all flags */
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80059f0:	f003 031f 	and.w	r3, r3, #31
 80059f4:	2201      	movs	r2, #1
 80059f6:	409a      	lsls	r2, r3
 80059f8:	69fb      	ldr	r3, [r7, #28]
 80059fa:	605a      	str	r2, [r3, #4]

      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	2201      	movs	r2, #1
 8005a00:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	2201      	movs	r2, #1
 8005a06:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	2200      	movs	r2, #0
 8005a0e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      if (hdma->XferErrorCallback != NULL)
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005a16:	2b00      	cmp	r3, #0
 8005a18:	d009      	beq.n	8005a2e <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005a1e:	6878      	ldr	r0, [r7, #4]
 8005a20:	4798      	blx	r3
 8005a22:	e004      	b.n	8005a2e <HAL_DMA_IRQHandler+0xe0e>
          return;
 8005a24:	bf00      	nop
 8005a26:	e002      	b.n	8005a2e <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8005a28:	bf00      	nop
 8005a2a:	e000      	b.n	8005a2e <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8005a2c:	bf00      	nop
  }
  else
  {
    /* Nothing To Do */
  }
}
 8005a2e:	3728      	adds	r7, #40	@ 0x28
 8005a30:	46bd      	mov	sp, r7
 8005a32:	bd80      	pop	{r7, pc}
 8005a34:	40020010 	.word	0x40020010
 8005a38:	40020028 	.word	0x40020028
 8005a3c:	40020040 	.word	0x40020040
 8005a40:	40020058 	.word	0x40020058
 8005a44:	40020070 	.word	0x40020070
 8005a48:	40020088 	.word	0x40020088
 8005a4c:	400200a0 	.word	0x400200a0
 8005a50:	400200b8 	.word	0x400200b8
 8005a54:	40020410 	.word	0x40020410
 8005a58:	40020428 	.word	0x40020428
 8005a5c:	40020440 	.word	0x40020440
 8005a60:	40020458 	.word	0x40020458
 8005a64:	40020470 	.word	0x40020470
 8005a68:	40020488 	.word	0x40020488
 8005a6c:	400204a0 	.word	0x400204a0
 8005a70:	400204b8 	.word	0x400204b8

08005a74 <DMA_CalcBaseAndBitshift>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8005a74:	b480      	push	{r7}
 8005a76:	b085      	sub	sp, #20
 8005a78:	af00      	add	r7, sp, #0
 8005a7a:	6078      	str	r0, [r7, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	681b      	ldr	r3, [r3, #0]
 8005a80:	4a42      	ldr	r2, [pc, #264]	@ (8005b8c <DMA_CalcBaseAndBitshift+0x118>)
 8005a82:	4293      	cmp	r3, r2
 8005a84:	d04a      	beq.n	8005b1c <DMA_CalcBaseAndBitshift+0xa8>
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	681b      	ldr	r3, [r3, #0]
 8005a8a:	4a41      	ldr	r2, [pc, #260]	@ (8005b90 <DMA_CalcBaseAndBitshift+0x11c>)
 8005a8c:	4293      	cmp	r3, r2
 8005a8e:	d045      	beq.n	8005b1c <DMA_CalcBaseAndBitshift+0xa8>
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	681b      	ldr	r3, [r3, #0]
 8005a94:	4a3f      	ldr	r2, [pc, #252]	@ (8005b94 <DMA_CalcBaseAndBitshift+0x120>)
 8005a96:	4293      	cmp	r3, r2
 8005a98:	d040      	beq.n	8005b1c <DMA_CalcBaseAndBitshift+0xa8>
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	681b      	ldr	r3, [r3, #0]
 8005a9e:	4a3e      	ldr	r2, [pc, #248]	@ (8005b98 <DMA_CalcBaseAndBitshift+0x124>)
 8005aa0:	4293      	cmp	r3, r2
 8005aa2:	d03b      	beq.n	8005b1c <DMA_CalcBaseAndBitshift+0xa8>
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	681b      	ldr	r3, [r3, #0]
 8005aa8:	4a3c      	ldr	r2, [pc, #240]	@ (8005b9c <DMA_CalcBaseAndBitshift+0x128>)
 8005aaa:	4293      	cmp	r3, r2
 8005aac:	d036      	beq.n	8005b1c <DMA_CalcBaseAndBitshift+0xa8>
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	681b      	ldr	r3, [r3, #0]
 8005ab2:	4a3b      	ldr	r2, [pc, #236]	@ (8005ba0 <DMA_CalcBaseAndBitshift+0x12c>)
 8005ab4:	4293      	cmp	r3, r2
 8005ab6:	d031      	beq.n	8005b1c <DMA_CalcBaseAndBitshift+0xa8>
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	681b      	ldr	r3, [r3, #0]
 8005abc:	4a39      	ldr	r2, [pc, #228]	@ (8005ba4 <DMA_CalcBaseAndBitshift+0x130>)
 8005abe:	4293      	cmp	r3, r2
 8005ac0:	d02c      	beq.n	8005b1c <DMA_CalcBaseAndBitshift+0xa8>
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	681b      	ldr	r3, [r3, #0]
 8005ac6:	4a38      	ldr	r2, [pc, #224]	@ (8005ba8 <DMA_CalcBaseAndBitshift+0x134>)
 8005ac8:	4293      	cmp	r3, r2
 8005aca:	d027      	beq.n	8005b1c <DMA_CalcBaseAndBitshift+0xa8>
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	681b      	ldr	r3, [r3, #0]
 8005ad0:	4a36      	ldr	r2, [pc, #216]	@ (8005bac <DMA_CalcBaseAndBitshift+0x138>)
 8005ad2:	4293      	cmp	r3, r2
 8005ad4:	d022      	beq.n	8005b1c <DMA_CalcBaseAndBitshift+0xa8>
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	681b      	ldr	r3, [r3, #0]
 8005ada:	4a35      	ldr	r2, [pc, #212]	@ (8005bb0 <DMA_CalcBaseAndBitshift+0x13c>)
 8005adc:	4293      	cmp	r3, r2
 8005ade:	d01d      	beq.n	8005b1c <DMA_CalcBaseAndBitshift+0xa8>
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	681b      	ldr	r3, [r3, #0]
 8005ae4:	4a33      	ldr	r2, [pc, #204]	@ (8005bb4 <DMA_CalcBaseAndBitshift+0x140>)
 8005ae6:	4293      	cmp	r3, r2
 8005ae8:	d018      	beq.n	8005b1c <DMA_CalcBaseAndBitshift+0xa8>
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	681b      	ldr	r3, [r3, #0]
 8005aee:	4a32      	ldr	r2, [pc, #200]	@ (8005bb8 <DMA_CalcBaseAndBitshift+0x144>)
 8005af0:	4293      	cmp	r3, r2
 8005af2:	d013      	beq.n	8005b1c <DMA_CalcBaseAndBitshift+0xa8>
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	681b      	ldr	r3, [r3, #0]
 8005af8:	4a30      	ldr	r2, [pc, #192]	@ (8005bbc <DMA_CalcBaseAndBitshift+0x148>)
 8005afa:	4293      	cmp	r3, r2
 8005afc:	d00e      	beq.n	8005b1c <DMA_CalcBaseAndBitshift+0xa8>
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	681b      	ldr	r3, [r3, #0]
 8005b02:	4a2f      	ldr	r2, [pc, #188]	@ (8005bc0 <DMA_CalcBaseAndBitshift+0x14c>)
 8005b04:	4293      	cmp	r3, r2
 8005b06:	d009      	beq.n	8005b1c <DMA_CalcBaseAndBitshift+0xa8>
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	681b      	ldr	r3, [r3, #0]
 8005b0c:	4a2d      	ldr	r2, [pc, #180]	@ (8005bc4 <DMA_CalcBaseAndBitshift+0x150>)
 8005b0e:	4293      	cmp	r3, r2
 8005b10:	d004      	beq.n	8005b1c <DMA_CalcBaseAndBitshift+0xa8>
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	681b      	ldr	r3, [r3, #0]
 8005b16:	4a2c      	ldr	r2, [pc, #176]	@ (8005bc8 <DMA_CalcBaseAndBitshift+0x154>)
 8005b18:	4293      	cmp	r3, r2
 8005b1a:	d101      	bne.n	8005b20 <DMA_CalcBaseAndBitshift+0xac>
 8005b1c:	2301      	movs	r3, #1
 8005b1e:	e000      	b.n	8005b22 <DMA_CalcBaseAndBitshift+0xae>
 8005b20:	2300      	movs	r3, #0
 8005b22:	2b00      	cmp	r3, #0
 8005b24:	d024      	beq.n	8005b70 <DMA_CalcBaseAndBitshift+0xfc>
  {
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	681b      	ldr	r3, [r3, #0]
 8005b2a:	b2db      	uxtb	r3, r3
 8005b2c:	3b10      	subs	r3, #16
 8005b2e:	4a27      	ldr	r2, [pc, #156]	@ (8005bcc <DMA_CalcBaseAndBitshift+0x158>)
 8005b30:	fba2 2303 	umull	r2, r3, r2, r3
 8005b34:	091b      	lsrs	r3, r3, #4
 8005b36:	60fb      	str	r3, [r7, #12]

    /* lookup table for necessary bitshift of flags within status registers */
    static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 8005b38:	68fb      	ldr	r3, [r7, #12]
 8005b3a:	f003 0307 	and.w	r3, r3, #7
 8005b3e:	4a24      	ldr	r2, [pc, #144]	@ (8005bd0 <DMA_CalcBaseAndBitshift+0x15c>)
 8005b40:	5cd3      	ldrb	r3, [r2, r3]
 8005b42:	461a      	mov	r2, r3
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	65da      	str	r2, [r3, #92]	@ 0x5c

    if (stream_number > 3U)
 8005b48:	68fb      	ldr	r3, [r7, #12]
 8005b4a:	2b03      	cmp	r3, #3
 8005b4c:	d908      	bls.n	8005b60 <DMA_CalcBaseAndBitshift+0xec>
    {
      /* return pointer to HISR and HIFCR */
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	681b      	ldr	r3, [r3, #0]
 8005b52:	461a      	mov	r2, r3
 8005b54:	4b1f      	ldr	r3, [pc, #124]	@ (8005bd4 <DMA_CalcBaseAndBitshift+0x160>)
 8005b56:	4013      	ands	r3, r2
 8005b58:	1d1a      	adds	r2, r3, #4
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	659a      	str	r2, [r3, #88]	@ 0x58
 8005b5e:	e00d      	b.n	8005b7c <DMA_CalcBaseAndBitshift+0x108>
    }
    else
    {
      /* return pointer to LISR and LIFCR */
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	681b      	ldr	r3, [r3, #0]
 8005b64:	461a      	mov	r2, r3
 8005b66:	4b1b      	ldr	r3, [pc, #108]	@ (8005bd4 <DMA_CalcBaseAndBitshift+0x160>)
 8005b68:	4013      	ands	r3, r2
 8005b6a:	687a      	ldr	r2, [r7, #4]
 8005b6c:	6593      	str	r3, [r2, #88]	@ 0x58
 8005b6e:	e005      	b.n	8005b7c <DMA_CalcBaseAndBitshift+0x108>
    }
  }
  else /* BDMA instance(s) */
  {
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	681b      	ldr	r3, [r3, #0]
 8005b74:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  return hdma->StreamBaseAddress;
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8005b80:	4618      	mov	r0, r3
 8005b82:	3714      	adds	r7, #20
 8005b84:	46bd      	mov	sp, r7
 8005b86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b8a:	4770      	bx	lr
 8005b8c:	40020010 	.word	0x40020010
 8005b90:	40020028 	.word	0x40020028
 8005b94:	40020040 	.word	0x40020040
 8005b98:	40020058 	.word	0x40020058
 8005b9c:	40020070 	.word	0x40020070
 8005ba0:	40020088 	.word	0x40020088
 8005ba4:	400200a0 	.word	0x400200a0
 8005ba8:	400200b8 	.word	0x400200b8
 8005bac:	40020410 	.word	0x40020410
 8005bb0:	40020428 	.word	0x40020428
 8005bb4:	40020440 	.word	0x40020440
 8005bb8:	40020458 	.word	0x40020458
 8005bbc:	40020470 	.word	0x40020470
 8005bc0:	40020488 	.word	0x40020488
 8005bc4:	400204a0 	.word	0x400204a0
 8005bc8:	400204b8 	.word	0x400204b8
 8005bcc:	aaaaaaab 	.word	0xaaaaaaab
 8005bd0:	080142cc 	.word	0x080142cc
 8005bd4:	fffffc00 	.word	0xfffffc00

08005bd8 <DMA_CheckFifoParam>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8005bd8:	b480      	push	{r7}
 8005bda:	b085      	sub	sp, #20
 8005bdc:	af00      	add	r7, sp, #0
 8005bde:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005be0:	2300      	movs	r3, #0
 8005be2:	73fb      	strb	r3, [r7, #15]

  /* Memory Data size equal to Byte */
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	699b      	ldr	r3, [r3, #24]
 8005be8:	2b00      	cmp	r3, #0
 8005bea:	d120      	bne.n	8005c2e <DMA_CheckFifoParam+0x56>
  {
    switch (hdma->Init.FIFOThreshold)
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005bf0:	2b03      	cmp	r3, #3
 8005bf2:	d858      	bhi.n	8005ca6 <DMA_CheckFifoParam+0xce>
 8005bf4:	a201      	add	r2, pc, #4	@ (adr r2, 8005bfc <DMA_CheckFifoParam+0x24>)
 8005bf6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005bfa:	bf00      	nop
 8005bfc:	08005c0d 	.word	0x08005c0d
 8005c00:	08005c1f 	.word	0x08005c1f
 8005c04:	08005c0d 	.word	0x08005c0d
 8005c08:	08005ca7 	.word	0x08005ca7
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:

        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005c10:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005c14:	2b00      	cmp	r3, #0
 8005c16:	d048      	beq.n	8005caa <DMA_CheckFifoParam+0xd2>
        {
          status = HAL_ERROR;
 8005c18:	2301      	movs	r3, #1
 8005c1a:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8005c1c:	e045      	b.n	8005caa <DMA_CheckFifoParam+0xd2>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005c22:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8005c26:	d142      	bne.n	8005cae <DMA_CheckFifoParam+0xd6>
        {
          status = HAL_ERROR;
 8005c28:	2301      	movs	r3, #1
 8005c2a:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8005c2c:	e03f      	b.n	8005cae <DMA_CheckFifoParam+0xd6>
        break;
    }
  }

  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	699b      	ldr	r3, [r3, #24]
 8005c32:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005c36:	d123      	bne.n	8005c80 <DMA_CheckFifoParam+0xa8>
  {
    switch (hdma->Init.FIFOThreshold)
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005c3c:	2b03      	cmp	r3, #3
 8005c3e:	d838      	bhi.n	8005cb2 <DMA_CheckFifoParam+0xda>
 8005c40:	a201      	add	r2, pc, #4	@ (adr r2, 8005c48 <DMA_CheckFifoParam+0x70>)
 8005c42:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005c46:	bf00      	nop
 8005c48:	08005c59 	.word	0x08005c59
 8005c4c:	08005c5f 	.word	0x08005c5f
 8005c50:	08005c59 	.word	0x08005c59
 8005c54:	08005c71 	.word	0x08005c71
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
 8005c58:	2301      	movs	r3, #1
 8005c5a:	73fb      	strb	r3, [r7, #15]
        break;
 8005c5c:	e030      	b.n	8005cc0 <DMA_CheckFifoParam+0xe8>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005c62:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005c66:	2b00      	cmp	r3, #0
 8005c68:	d025      	beq.n	8005cb6 <DMA_CheckFifoParam+0xde>
        {
          status = HAL_ERROR;
 8005c6a:	2301      	movs	r3, #1
 8005c6c:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8005c6e:	e022      	b.n	8005cb6 <DMA_CheckFifoParam+0xde>

      case DMA_FIFO_THRESHOLD_FULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005c74:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8005c78:	d11f      	bne.n	8005cba <DMA_CheckFifoParam+0xe2>
        {
          status = HAL_ERROR;
 8005c7a:	2301      	movs	r3, #1
 8005c7c:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8005c7e:	e01c      	b.n	8005cba <DMA_CheckFifoParam+0xe2>
  }

  /* Memory Data size equal to Word */
  else
  {
    switch (hdma->Init.FIFOThreshold)
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005c84:	2b02      	cmp	r3, #2
 8005c86:	d902      	bls.n	8005c8e <DMA_CheckFifoParam+0xb6>
 8005c88:	2b03      	cmp	r3, #3
 8005c8a:	d003      	beq.n	8005c94 <DMA_CheckFifoParam+0xbc>
          status = HAL_ERROR;
        }
    break;

      default:
        break;
 8005c8c:	e018      	b.n	8005cc0 <DMA_CheckFifoParam+0xe8>
        status = HAL_ERROR;
 8005c8e:	2301      	movs	r3, #1
 8005c90:	73fb      	strb	r3, [r7, #15]
        break;
 8005c92:	e015      	b.n	8005cc0 <DMA_CheckFifoParam+0xe8>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005c98:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005c9c:	2b00      	cmp	r3, #0
 8005c9e:	d00e      	beq.n	8005cbe <DMA_CheckFifoParam+0xe6>
          status = HAL_ERROR;
 8005ca0:	2301      	movs	r3, #1
 8005ca2:	73fb      	strb	r3, [r7, #15]
    break;
 8005ca4:	e00b      	b.n	8005cbe <DMA_CheckFifoParam+0xe6>
        break;
 8005ca6:	bf00      	nop
 8005ca8:	e00a      	b.n	8005cc0 <DMA_CheckFifoParam+0xe8>
        break;
 8005caa:	bf00      	nop
 8005cac:	e008      	b.n	8005cc0 <DMA_CheckFifoParam+0xe8>
        break;
 8005cae:	bf00      	nop
 8005cb0:	e006      	b.n	8005cc0 <DMA_CheckFifoParam+0xe8>
        break;
 8005cb2:	bf00      	nop
 8005cb4:	e004      	b.n	8005cc0 <DMA_CheckFifoParam+0xe8>
        break;
 8005cb6:	bf00      	nop
 8005cb8:	e002      	b.n	8005cc0 <DMA_CheckFifoParam+0xe8>
        break;
 8005cba:	bf00      	nop
 8005cbc:	e000      	b.n	8005cc0 <DMA_CheckFifoParam+0xe8>
    break;
 8005cbe:	bf00      	nop
    }
  }

  return status;
 8005cc0:	7bfb      	ldrb	r3, [r7, #15]
}
 8005cc2:	4618      	mov	r0, r3
 8005cc4:	3714      	adds	r7, #20
 8005cc6:	46bd      	mov	sp, r7
 8005cc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ccc:	4770      	bx	lr
 8005cce:	bf00      	nop

08005cd0 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8005cd0:	b480      	push	{r7}
 8005cd2:	b085      	sub	sp, #20
 8005cd4:	af00      	add	r7, sp, #0
 8005cd6:	6078      	str	r0, [r7, #4]
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	681b      	ldr	r3, [r3, #0]
 8005cdc:	60bb      	str	r3, [r7, #8]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	681b      	ldr	r3, [r3, #0]
 8005ce2:	4a38      	ldr	r2, [pc, #224]	@ (8005dc4 <DMA_CalcDMAMUXChannelBaseAndMask+0xf4>)
 8005ce4:	4293      	cmp	r3, r2
 8005ce6:	d022      	beq.n	8005d2e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	681b      	ldr	r3, [r3, #0]
 8005cec:	4a36      	ldr	r2, [pc, #216]	@ (8005dc8 <DMA_CalcDMAMUXChannelBaseAndMask+0xf8>)
 8005cee:	4293      	cmp	r3, r2
 8005cf0:	d01d      	beq.n	8005d2e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	681b      	ldr	r3, [r3, #0]
 8005cf6:	4a35      	ldr	r2, [pc, #212]	@ (8005dcc <DMA_CalcDMAMUXChannelBaseAndMask+0xfc>)
 8005cf8:	4293      	cmp	r3, r2
 8005cfa:	d018      	beq.n	8005d2e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	681b      	ldr	r3, [r3, #0]
 8005d00:	4a33      	ldr	r2, [pc, #204]	@ (8005dd0 <DMA_CalcDMAMUXChannelBaseAndMask+0x100>)
 8005d02:	4293      	cmp	r3, r2
 8005d04:	d013      	beq.n	8005d2e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	681b      	ldr	r3, [r3, #0]
 8005d0a:	4a32      	ldr	r2, [pc, #200]	@ (8005dd4 <DMA_CalcDMAMUXChannelBaseAndMask+0x104>)
 8005d0c:	4293      	cmp	r3, r2
 8005d0e:	d00e      	beq.n	8005d2e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	681b      	ldr	r3, [r3, #0]
 8005d14:	4a30      	ldr	r2, [pc, #192]	@ (8005dd8 <DMA_CalcDMAMUXChannelBaseAndMask+0x108>)
 8005d16:	4293      	cmp	r3, r2
 8005d18:	d009      	beq.n	8005d2e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	681b      	ldr	r3, [r3, #0]
 8005d1e:	4a2f      	ldr	r2, [pc, #188]	@ (8005ddc <DMA_CalcDMAMUXChannelBaseAndMask+0x10c>)
 8005d20:	4293      	cmp	r3, r2
 8005d22:	d004      	beq.n	8005d2e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	681b      	ldr	r3, [r3, #0]
 8005d28:	4a2d      	ldr	r2, [pc, #180]	@ (8005de0 <DMA_CalcDMAMUXChannelBaseAndMask+0x110>)
 8005d2a:	4293      	cmp	r3, r2
 8005d2c:	d101      	bne.n	8005d32 <DMA_CalcDMAMUXChannelBaseAndMask+0x62>
 8005d2e:	2301      	movs	r3, #1
 8005d30:	e000      	b.n	8005d34 <DMA_CalcDMAMUXChannelBaseAndMask+0x64>
 8005d32:	2300      	movs	r3, #0
 8005d34:	2b00      	cmp	r3, #0
 8005d36:	d01a      	beq.n	8005d6e <DMA_CalcDMAMUXChannelBaseAndMask+0x9e>
  {
    /* BDMA Channels are connected to DMAMUX2 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	681b      	ldr	r3, [r3, #0]
 8005d3c:	b2db      	uxtb	r3, r3
 8005d3e:	3b08      	subs	r3, #8
 8005d40:	4a28      	ldr	r2, [pc, #160]	@ (8005de4 <DMA_CalcDMAMUXChannelBaseAndMask+0x114>)
 8005d42:	fba2 2303 	umull	r2, r3, r2, r3
 8005d46:	091b      	lsrs	r3, r3, #4
 8005d48:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 8005d4a:	68fa      	ldr	r2, [r7, #12]
 8005d4c:	4b26      	ldr	r3, [pc, #152]	@ (8005de8 <DMA_CalcDMAMUXChannelBaseAndMask+0x118>)
 8005d4e:	4413      	add	r3, r2
 8005d50:	009b      	lsls	r3, r3, #2
 8005d52:	461a      	mov	r2, r3
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	4a24      	ldr	r2, [pc, #144]	@ (8005dec <DMA_CalcDMAMUXChannelBaseAndMask+0x11c>)
 8005d5c:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8005d5e:	68fb      	ldr	r3, [r7, #12]
 8005d60:	f003 031f 	and.w	r3, r3, #31
 8005d64:	2201      	movs	r2, #1
 8005d66:	409a      	lsls	r2, r3
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	669a      	str	r2, [r3, #104]	@ 0x68
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 8005d6c:	e024      	b.n	8005db8 <DMA_CalcDMAMUXChannelBaseAndMask+0xe8>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	681b      	ldr	r3, [r3, #0]
 8005d72:	b2db      	uxtb	r3, r3
 8005d74:	3b10      	subs	r3, #16
 8005d76:	4a1e      	ldr	r2, [pc, #120]	@ (8005df0 <DMA_CalcDMAMUXChannelBaseAndMask+0x120>)
 8005d78:	fba2 2303 	umull	r2, r3, r2, r3
 8005d7c:	091b      	lsrs	r3, r3, #4
 8005d7e:	60fb      	str	r3, [r7, #12]
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 8005d80:	68bb      	ldr	r3, [r7, #8]
 8005d82:	4a1c      	ldr	r2, [pc, #112]	@ (8005df4 <DMA_CalcDMAMUXChannelBaseAndMask+0x124>)
 8005d84:	4293      	cmp	r3, r2
 8005d86:	d806      	bhi.n	8005d96 <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
 8005d88:	68bb      	ldr	r3, [r7, #8]
 8005d8a:	4a1b      	ldr	r2, [pc, #108]	@ (8005df8 <DMA_CalcDMAMUXChannelBaseAndMask+0x128>)
 8005d8c:	4293      	cmp	r3, r2
 8005d8e:	d902      	bls.n	8005d96 <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
      stream_number += 8U;
 8005d90:	68fb      	ldr	r3, [r7, #12]
 8005d92:	3308      	adds	r3, #8
 8005d94:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 8005d96:	68fa      	ldr	r2, [r7, #12]
 8005d98:	4b18      	ldr	r3, [pc, #96]	@ (8005dfc <DMA_CalcDMAMUXChannelBaseAndMask+0x12c>)
 8005d9a:	4413      	add	r3, r2
 8005d9c:	009b      	lsls	r3, r3, #2
 8005d9e:	461a      	mov	r2, r3
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	4a16      	ldr	r2, [pc, #88]	@ (8005e00 <DMA_CalcDMAMUXChannelBaseAndMask+0x130>)
 8005da8:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8005daa:	68fb      	ldr	r3, [r7, #12]
 8005dac:	f003 031f 	and.w	r3, r3, #31
 8005db0:	2201      	movs	r2, #1
 8005db2:	409a      	lsls	r2, r3
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8005db8:	bf00      	nop
 8005dba:	3714      	adds	r7, #20
 8005dbc:	46bd      	mov	sp, r7
 8005dbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dc2:	4770      	bx	lr
 8005dc4:	58025408 	.word	0x58025408
 8005dc8:	5802541c 	.word	0x5802541c
 8005dcc:	58025430 	.word	0x58025430
 8005dd0:	58025444 	.word	0x58025444
 8005dd4:	58025458 	.word	0x58025458
 8005dd8:	5802546c 	.word	0x5802546c
 8005ddc:	58025480 	.word	0x58025480
 8005de0:	58025494 	.word	0x58025494
 8005de4:	cccccccd 	.word	0xcccccccd
 8005de8:	16009600 	.word	0x16009600
 8005dec:	58025880 	.word	0x58025880
 8005df0:	aaaaaaab 	.word	0xaaaaaaab
 8005df4:	400204b8 	.word	0x400204b8
 8005df8:	4002040f 	.word	0x4002040f
 8005dfc:	10008200 	.word	0x10008200
 8005e00:	40020880 	.word	0x40020880

08005e04 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8005e04:	b480      	push	{r7}
 8005e06:	b085      	sub	sp, #20
 8005e08:	af00      	add	r7, sp, #0
 8005e0a:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	685b      	ldr	r3, [r3, #4]
 8005e10:	b2db      	uxtb	r3, r3
 8005e12:	60fb      	str	r3, [r7, #12]

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 8005e14:	68fb      	ldr	r3, [r7, #12]
 8005e16:	2b00      	cmp	r3, #0
 8005e18:	d04a      	beq.n	8005eb0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
 8005e1a:	68fb      	ldr	r3, [r7, #12]
 8005e1c:	2b08      	cmp	r3, #8
 8005e1e:	d847      	bhi.n	8005eb0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	681b      	ldr	r3, [r3, #0]
 8005e24:	4a25      	ldr	r2, [pc, #148]	@ (8005ebc <DMA_CalcDMAMUXRequestGenBaseAndMask+0xb8>)
 8005e26:	4293      	cmp	r3, r2
 8005e28:	d022      	beq.n	8005e70 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	681b      	ldr	r3, [r3, #0]
 8005e2e:	4a24      	ldr	r2, [pc, #144]	@ (8005ec0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xbc>)
 8005e30:	4293      	cmp	r3, r2
 8005e32:	d01d      	beq.n	8005e70 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	681b      	ldr	r3, [r3, #0]
 8005e38:	4a22      	ldr	r2, [pc, #136]	@ (8005ec4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc0>)
 8005e3a:	4293      	cmp	r3, r2
 8005e3c:	d018      	beq.n	8005e70 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	681b      	ldr	r3, [r3, #0]
 8005e42:	4a21      	ldr	r2, [pc, #132]	@ (8005ec8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc4>)
 8005e44:	4293      	cmp	r3, r2
 8005e46:	d013      	beq.n	8005e70 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	681b      	ldr	r3, [r3, #0]
 8005e4c:	4a1f      	ldr	r2, [pc, #124]	@ (8005ecc <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc8>)
 8005e4e:	4293      	cmp	r3, r2
 8005e50:	d00e      	beq.n	8005e70 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	681b      	ldr	r3, [r3, #0]
 8005e56:	4a1e      	ldr	r2, [pc, #120]	@ (8005ed0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xcc>)
 8005e58:	4293      	cmp	r3, r2
 8005e5a:	d009      	beq.n	8005e70 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	681b      	ldr	r3, [r3, #0]
 8005e60:	4a1c      	ldr	r2, [pc, #112]	@ (8005ed4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd0>)
 8005e62:	4293      	cmp	r3, r2
 8005e64:	d004      	beq.n	8005e70 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	681b      	ldr	r3, [r3, #0]
 8005e6a:	4a1b      	ldr	r2, [pc, #108]	@ (8005ed8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd4>)
 8005e6c:	4293      	cmp	r3, r2
 8005e6e:	d101      	bne.n	8005e74 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x70>
 8005e70:	2301      	movs	r3, #1
 8005e72:	e000      	b.n	8005e76 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x72>
 8005e74:	2300      	movs	r3, #0
 8005e76:	2b00      	cmp	r3, #0
 8005e78:	d00a      	beq.n	8005e90 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x8c>
    {
      /* BDMA Channels are connected to DMAMUX2 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 8005e7a:	68fa      	ldr	r2, [r7, #12]
 8005e7c:	4b17      	ldr	r3, [pc, #92]	@ (8005edc <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd8>)
 8005e7e:	4413      	add	r3, r2
 8005e80:	009b      	lsls	r3, r3, #2
 8005e82:	461a      	mov	r2, r3
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	4a15      	ldr	r2, [pc, #84]	@ (8005ee0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xdc>)
 8005e8c:	671a      	str	r2, [r3, #112]	@ 0x70
 8005e8e:	e009      	b.n	8005ea4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xa0>
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8005e90:	68fa      	ldr	r2, [r7, #12]
 8005e92:	4b14      	ldr	r3, [pc, #80]	@ (8005ee4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe0>)
 8005e94:	4413      	add	r3, r2
 8005e96:	009b      	lsls	r3, r3, #2
 8005e98:	461a      	mov	r2, r3
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	4a11      	ldr	r2, [pc, #68]	@ (8005ee8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe4>)
 8005ea2:	671a      	str	r2, [r3, #112]	@ 0x70
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 8005ea4:	68fb      	ldr	r3, [r7, #12]
 8005ea6:	3b01      	subs	r3, #1
 8005ea8:	2201      	movs	r2, #1
 8005eaa:	409a      	lsls	r2, r3
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	675a      	str	r2, [r3, #116]	@ 0x74
  }
}
 8005eb0:	bf00      	nop
 8005eb2:	3714      	adds	r7, #20
 8005eb4:	46bd      	mov	sp, r7
 8005eb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005eba:	4770      	bx	lr
 8005ebc:	58025408 	.word	0x58025408
 8005ec0:	5802541c 	.word	0x5802541c
 8005ec4:	58025430 	.word	0x58025430
 8005ec8:	58025444 	.word	0x58025444
 8005ecc:	58025458 	.word	0x58025458
 8005ed0:	5802546c 	.word	0x5802546c
 8005ed4:	58025480 	.word	0x58025480
 8005ed8:	58025494 	.word	0x58025494
 8005edc:	1600963f 	.word	0x1600963f
 8005ee0:	58025940 	.word	0x58025940
 8005ee4:	1000823f 	.word	0x1000823f
 8005ee8:	40020940 	.word	0x40020940

08005eec <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 8005eec:	b580      	push	{r7, lr}
 8005eee:	b098      	sub	sp, #96	@ 0x60
 8005ef0:	af00      	add	r7, sp, #0
 8005ef2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  const uint32_t CvtEltSize[] = {0, 0, 0, 0, 0, 1, 2, 3, 4, 0, 5, 0, 0, 0, 6, 0, 0, 0, 7};
 8005ef4:	4a84      	ldr	r2, [pc, #528]	@ (8006108 <HAL_FDCAN_Init+0x21c>)
 8005ef6:	f107 030c 	add.w	r3, r7, #12
 8005efa:	4611      	mov	r1, r2
 8005efc:	224c      	movs	r2, #76	@ 0x4c
 8005efe:	4618      	mov	r0, r3
 8005f00:	f00d fc56 	bl	80137b0 <memcpy>

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	2b00      	cmp	r3, #0
 8005f08:	d101      	bne.n	8005f0e <HAL_FDCAN_Init+0x22>
  {
    return HAL_ERROR;
 8005f0a:	2301      	movs	r3, #1
 8005f0c:	e1c6      	b.n	800629c <HAL_FDCAN_Init+0x3b0>
  }

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	681b      	ldr	r3, [r3, #0]
 8005f12:	4a7e      	ldr	r2, [pc, #504]	@ (800610c <HAL_FDCAN_Init+0x220>)
 8005f14:	4293      	cmp	r3, r2
 8005f16:	d106      	bne.n	8005f26 <HAL_FDCAN_Init+0x3a>
  {
    hfdcan->ttcan = (TTCAN_TypeDef *)((uint32_t)hfdcan->Instance + 0x100U);
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	681b      	ldr	r3, [r3, #0]
 8005f1c:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8005f20:	461a      	mov	r2, r3
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	605a      	str	r2, [r3, #4]

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8005f2c:	b2db      	uxtb	r3, r3
 8005f2e:	2b00      	cmp	r3, #0
 8005f30:	d106      	bne.n	8005f40 <HAL_FDCAN_Init+0x54>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	2200      	movs	r2, #0
 8005f36:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 8005f3a:	6878      	ldr	r0, [r7, #4]
 8005f3c:	f7fc fb30 	bl	80025a0 <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	681b      	ldr	r3, [r3, #0]
 8005f44:	699a      	ldr	r2, [r3, #24]
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	681b      	ldr	r3, [r3, #0]
 8005f4a:	f022 0210 	bic.w	r2, r2, #16
 8005f4e:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8005f50:	f7fd fcbe 	bl	80038d0 <HAL_GetTick>
 8005f54:	65f8      	str	r0, [r7, #92]	@ 0x5c

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8005f56:	e014      	b.n	8005f82 <HAL_FDCAN_Init+0x96>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8005f58:	f7fd fcba 	bl	80038d0 <HAL_GetTick>
 8005f5c:	4602      	mov	r2, r0
 8005f5e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005f60:	1ad3      	subs	r3, r2, r3
 8005f62:	2b0a      	cmp	r3, #10
 8005f64:	d90d      	bls.n	8005f82 <HAL_FDCAN_Init+0x96>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005f6c:	f043 0201 	orr.w	r2, r3, #1
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	2203      	movs	r2, #3
 8005f7a:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

      return HAL_ERROR;
 8005f7e:	2301      	movs	r3, #1
 8005f80:	e18c      	b.n	800629c <HAL_FDCAN_Init+0x3b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	681b      	ldr	r3, [r3, #0]
 8005f86:	699b      	ldr	r3, [r3, #24]
 8005f88:	f003 0308 	and.w	r3, r3, #8
 8005f8c:	2b08      	cmp	r3, #8
 8005f8e:	d0e3      	beq.n	8005f58 <HAL_FDCAN_Init+0x6c>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	681b      	ldr	r3, [r3, #0]
 8005f94:	699a      	ldr	r2, [r3, #24]
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	681b      	ldr	r3, [r3, #0]
 8005f9a:	f042 0201 	orr.w	r2, r2, #1
 8005f9e:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8005fa0:	f7fd fc96 	bl	80038d0 <HAL_GetTick>
 8005fa4:	65f8      	str	r0, [r7, #92]	@ 0x5c

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8005fa6:	e014      	b.n	8005fd2 <HAL_FDCAN_Init+0xe6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8005fa8:	f7fd fc92 	bl	80038d0 <HAL_GetTick>
 8005fac:	4602      	mov	r2, r0
 8005fae:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005fb0:	1ad3      	subs	r3, r2, r3
 8005fb2:	2b0a      	cmp	r3, #10
 8005fb4:	d90d      	bls.n	8005fd2 <HAL_FDCAN_Init+0xe6>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005fbc:	f043 0201 	orr.w	r2, r3, #1
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	2203      	movs	r2, #3
 8005fca:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

      return HAL_ERROR;
 8005fce:	2301      	movs	r3, #1
 8005fd0:	e164      	b.n	800629c <HAL_FDCAN_Init+0x3b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	681b      	ldr	r3, [r3, #0]
 8005fd6:	699b      	ldr	r3, [r3, #24]
 8005fd8:	f003 0301 	and.w	r3, r3, #1
 8005fdc:	2b00      	cmp	r3, #0
 8005fde:	d0e3      	beq.n	8005fa8 <HAL_FDCAN_Init+0xbc>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	681b      	ldr	r3, [r3, #0]
 8005fe4:	699a      	ldr	r2, [r3, #24]
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	681b      	ldr	r3, [r3, #0]
 8005fea:	f042 0202 	orr.w	r2, r2, #2
 8005fee:	619a      	str	r2, [r3, #24]

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	7c1b      	ldrb	r3, [r3, #16]
 8005ff4:	2b01      	cmp	r3, #1
 8005ff6:	d108      	bne.n	800600a <HAL_FDCAN_Init+0x11e>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	681b      	ldr	r3, [r3, #0]
 8005ffc:	699a      	ldr	r2, [r3, #24]
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	681b      	ldr	r3, [r3, #0]
 8006002:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006006:	619a      	str	r2, [r3, #24]
 8006008:	e007      	b.n	800601a <HAL_FDCAN_Init+0x12e>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	681b      	ldr	r3, [r3, #0]
 800600e:	699a      	ldr	r2, [r3, #24]
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	681b      	ldr	r3, [r3, #0]
 8006014:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006018:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	7c5b      	ldrb	r3, [r3, #17]
 800601e:	2b01      	cmp	r3, #1
 8006020:	d108      	bne.n	8006034 <HAL_FDCAN_Init+0x148>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	681b      	ldr	r3, [r3, #0]
 8006026:	699a      	ldr	r2, [r3, #24]
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	681b      	ldr	r3, [r3, #0]
 800602c:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8006030:	619a      	str	r2, [r3, #24]
 8006032:	e007      	b.n	8006044 <HAL_FDCAN_Init+0x158>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	681b      	ldr	r3, [r3, #0]
 8006038:	699a      	ldr	r2, [r3, #24]
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	681b      	ldr	r3, [r3, #0]
 800603e:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8006042:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	7c9b      	ldrb	r3, [r3, #18]
 8006048:	2b01      	cmp	r3, #1
 800604a:	d108      	bne.n	800605e <HAL_FDCAN_Init+0x172>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	681b      	ldr	r3, [r3, #0]
 8006050:	699a      	ldr	r2, [r3, #24]
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	681b      	ldr	r3, [r3, #0]
 8006056:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800605a:	619a      	str	r2, [r3, #24]
 800605c:	e007      	b.n	800606e <HAL_FDCAN_Init+0x182>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	681b      	ldr	r3, [r3, #0]
 8006062:	699a      	ldr	r2, [r3, #24]
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	681b      	ldr	r3, [r3, #0]
 8006068:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800606c:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	681b      	ldr	r3, [r3, #0]
 8006072:	699b      	ldr	r3, [r3, #24]
 8006074:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	689a      	ldr	r2, [r3, #8]
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	681b      	ldr	r3, [r3, #0]
 8006080:	430a      	orrs	r2, r1
 8006082:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	681b      	ldr	r3, [r3, #0]
 8006088:	699a      	ldr	r2, [r3, #24]
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	681b      	ldr	r3, [r3, #0]
 800608e:	f022 02a4 	bic.w	r2, r2, #164	@ 0xa4
 8006092:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	681b      	ldr	r3, [r3, #0]
 8006098:	691a      	ldr	r2, [r3, #16]
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	681b      	ldr	r3, [r3, #0]
 800609e:	f022 0210 	bic.w	r2, r2, #16
 80060a2:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	68db      	ldr	r3, [r3, #12]
 80060a8:	2b01      	cmp	r3, #1
 80060aa:	d108      	bne.n	80060be <HAL_FDCAN_Init+0x1d2>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	681b      	ldr	r3, [r3, #0]
 80060b0:	699a      	ldr	r2, [r3, #24]
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	681b      	ldr	r3, [r3, #0]
 80060b6:	f042 0204 	orr.w	r2, r2, #4
 80060ba:	619a      	str	r2, [r3, #24]
 80060bc:	e030      	b.n	8006120 <HAL_FDCAN_Init+0x234>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	68db      	ldr	r3, [r3, #12]
 80060c2:	2b00      	cmp	r3, #0
 80060c4:	d02c      	beq.n	8006120 <HAL_FDCAN_Init+0x234>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	68db      	ldr	r3, [r3, #12]
 80060ca:	2b02      	cmp	r3, #2
 80060cc:	d020      	beq.n	8006110 <HAL_FDCAN_Init+0x224>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	681b      	ldr	r3, [r3, #0]
 80060d2:	699a      	ldr	r2, [r3, #24]
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	681b      	ldr	r3, [r3, #0]
 80060d8:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80060dc:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	681b      	ldr	r3, [r3, #0]
 80060e2:	691a      	ldr	r2, [r3, #16]
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	681b      	ldr	r3, [r3, #0]
 80060e8:	f042 0210 	orr.w	r2, r2, #16
 80060ec:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	68db      	ldr	r3, [r3, #12]
 80060f2:	2b03      	cmp	r3, #3
 80060f4:	d114      	bne.n	8006120 <HAL_FDCAN_Init+0x234>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	681b      	ldr	r3, [r3, #0]
 80060fa:	699a      	ldr	r2, [r3, #24]
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	681b      	ldr	r3, [r3, #0]
 8006100:	f042 0220 	orr.w	r2, r2, #32
 8006104:	619a      	str	r2, [r3, #24]
 8006106:	e00b      	b.n	8006120 <HAL_FDCAN_Init+0x234>
 8006108:	08014240 	.word	0x08014240
 800610c:	4000a000 	.word	0x4000a000
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	681b      	ldr	r3, [r3, #0]
 8006114:	699a      	ldr	r2, [r3, #24]
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	681b      	ldr	r3, [r3, #0]
 800611a:	f042 0220 	orr.w	r2, r2, #32
 800611e:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	699b      	ldr	r3, [r3, #24]
 8006124:	3b01      	subs	r3, #1
 8006126:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	69db      	ldr	r3, [r3, #28]
 800612c:	3b01      	subs	r3, #1
 800612e:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8006130:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	6a1b      	ldr	r3, [r3, #32]
 8006136:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8006138:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	695b      	ldr	r3, [r3, #20]
 8006140:	3b01      	subs	r3, #1
 8006142:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8006148:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 800614a:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	689b      	ldr	r3, [r3, #8]
 8006150:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006154:	d115      	bne.n	8006182 <HAL_FDCAN_Init+0x296>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800615a:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006160:	3b01      	subs	r3, #1
 8006162:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8006164:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800616a:	3b01      	subs	r3, #1
 800616c:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 800616e:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006176:	3b01      	subs	r3, #1
 8006178:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 800617e:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8006180:	60da      	str	r2, [r3, #12]
  }

  if (hfdcan->Init.TxFifoQueueElmtsNbr > 0U)
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006186:	2b00      	cmp	r3, #0
 8006188:	d00a      	beq.n	80061a0 <HAL_FDCAN_Init+0x2b4>
  {
    /* Select between Tx FIFO and Tx Queue operation modes */
    SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	681b      	ldr	r3, [r3, #0]
 800618e:	f8d3 10c0 	ldr.w	r1, [r3, #192]	@ 0xc0
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	681b      	ldr	r3, [r3, #0]
 800619a:	430a      	orrs	r2, r1
 800619c:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
  }

  /* Configure Tx element size */
  if ((hfdcan->Init.TxBuffersNbr + hfdcan->Init.TxFifoQueueElmtsNbr) > 0U)
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80061a8:	4413      	add	r3, r2
 80061aa:	2b00      	cmp	r3, #0
 80061ac:	d011      	beq.n	80061d2 <HAL_FDCAN_Init+0x2e6>
  {
    MODIFY_REG(hfdcan->Instance->TXESC, FDCAN_TXESC_TBDS, CvtEltSize[hfdcan->Init.TxElmtSize]);
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	681b      	ldr	r3, [r3, #0]
 80061b2:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 80061b6:	f023 0107 	bic.w	r1, r3, #7
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80061be:	009b      	lsls	r3, r3, #2
 80061c0:	3360      	adds	r3, #96	@ 0x60
 80061c2:	443b      	add	r3, r7
 80061c4:	f853 2c54 	ldr.w	r2, [r3, #-84]
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	681b      	ldr	r3, [r3, #0]
 80061cc:	430a      	orrs	r2, r1
 80061ce:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
  }

  /* Configure Rx FIFO 0 element size */
  if (hfdcan->Init.RxFifo0ElmtsNbr > 0U)
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80061d6:	2b00      	cmp	r3, #0
 80061d8:	d011      	beq.n	80061fe <HAL_FDCAN_Init+0x312>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F0DS,
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	681b      	ldr	r3, [r3, #0]
 80061de:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 80061e2:	f023 0107 	bic.w	r1, r3, #7
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80061ea:	009b      	lsls	r3, r3, #2
 80061ec:	3360      	adds	r3, #96	@ 0x60
 80061ee:	443b      	add	r3, r7
 80061f0:	f853 2c54 	ldr.w	r2, [r3, #-84]
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	681b      	ldr	r3, [r3, #0]
 80061f8:	430a      	orrs	r2, r1
 80061fa:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
               (CvtEltSize[hfdcan->Init.RxFifo0ElmtSize] << FDCAN_RXESC_F0DS_Pos));
  }

  /* Configure Rx FIFO 1 element size */
  if (hfdcan->Init.RxFifo1ElmtsNbr > 0U)
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006202:	2b00      	cmp	r3, #0
 8006204:	d012      	beq.n	800622c <HAL_FDCAN_Init+0x340>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F1DS,
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	681b      	ldr	r3, [r3, #0]
 800620a:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 800620e:	f023 0170 	bic.w	r1, r3, #112	@ 0x70
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006216:	009b      	lsls	r3, r3, #2
 8006218:	3360      	adds	r3, #96	@ 0x60
 800621a:	443b      	add	r3, r7
 800621c:	f853 3c54 	ldr.w	r3, [r3, #-84]
 8006220:	011a      	lsls	r2, r3, #4
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	681b      	ldr	r3, [r3, #0]
 8006226:	430a      	orrs	r2, r1
 8006228:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
               (CvtEltSize[hfdcan->Init.RxFifo1ElmtSize] << FDCAN_RXESC_F1DS_Pos));
  }

  /* Configure Rx buffer element size */
  if (hfdcan->Init.RxBuffersNbr > 0U)
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006230:	2b00      	cmp	r3, #0
 8006232:	d012      	beq.n	800625a <HAL_FDCAN_Init+0x36e>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_RBDS,
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	681b      	ldr	r3, [r3, #0]
 8006238:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 800623c:	f423 61e0 	bic.w	r1, r3, #1792	@ 0x700
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006244:	009b      	lsls	r3, r3, #2
 8006246:	3360      	adds	r3, #96	@ 0x60
 8006248:	443b      	add	r3, r7
 800624a:	f853 3c54 	ldr.w	r3, [r3, #-84]
 800624e:	021a      	lsls	r2, r3, #8
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	681b      	ldr	r3, [r3, #0]
 8006254:	430a      	orrs	r2, r1
 8006256:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
  }

  /* By default operation mode is set to Event-driven communication.
     If Time-triggered communication is needed, user should call the
     HAL_FDCAN_TT_ConfigOperation function just after the HAL_FDCAN_Init */
  if (hfdcan->Instance == FDCAN1)
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	681b      	ldr	r3, [r3, #0]
 800625e:	4a11      	ldr	r2, [pc, #68]	@ (80062a4 <HAL_FDCAN_Init+0x3b8>)
 8006260:	4293      	cmp	r3, r2
 8006262:	d107      	bne.n	8006274 <HAL_FDCAN_Init+0x388>
  {
    CLEAR_BIT(hfdcan->ttcan->TTOCF, FDCAN_TTOCF_OM);
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	685b      	ldr	r3, [r3, #4]
 8006268:	689a      	ldr	r2, [r3, #8]
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	685b      	ldr	r3, [r3, #4]
 800626e:	f022 0203 	bic.w	r2, r2, #3
 8006272:	609a      	str	r2, [r3, #8]
  }

  /* Initialize the Latest Tx FIFO/Queue request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	2200      	movs	r2, #0
 8006278:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	2200      	movs	r2, #0
 8006280:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	2201      	movs	r2, #1
 8006288:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

  /* Calculate each RAM block address */
  status = FDCAN_CalcultateRamBlockAddresses(hfdcan);
 800628c:	6878      	ldr	r0, [r7, #4]
 800628e:	f000 fe71 	bl	8006f74 <FDCAN_CalcultateRamBlockAddresses>
 8006292:	4603      	mov	r3, r0
 8006294:	f887 305b 	strb.w	r3, [r7, #91]	@ 0x5b

  /* Return function status */
  return status;
 8006298:	f897 305b 	ldrb.w	r3, [r7, #91]	@ 0x5b
}
 800629c:	4618      	mov	r0, r3
 800629e:	3760      	adds	r7, #96	@ 0x60
 80062a0:	46bd      	mov	sp, r7
 80062a2:	bd80      	pop	{r7, pc}
 80062a4:	4000a000 	.word	0x4000a000

080062a8 <HAL_FDCAN_ConfigFilter>:
  * @param  sFilterConfig pointer to an FDCAN_FilterTypeDef structure that
  *         contains the filter configuration information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ConfigFilter(FDCAN_HandleTypeDef *hfdcan, const FDCAN_FilterTypeDef *sFilterConfig)
{
 80062a8:	b480      	push	{r7}
 80062aa:	b087      	sub	sp, #28
 80062ac:	af00      	add	r7, sp, #0
 80062ae:	6078      	str	r0, [r7, #4]
 80062b0:	6039      	str	r1, [r7, #0]
  uint32_t FilterElementW1;
  uint32_t FilterElementW2;
  uint32_t *FilterAddress;
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 80062b8:	73fb      	strb	r3, [r7, #15]

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 80062ba:	7bfb      	ldrb	r3, [r7, #15]
 80062bc:	2b01      	cmp	r3, #1
 80062be:	d002      	beq.n	80062c6 <HAL_FDCAN_ConfigFilter+0x1e>
 80062c0:	7bfb      	ldrb	r3, [r7, #15]
 80062c2:	2b02      	cmp	r3, #2
 80062c4:	d157      	bne.n	8006376 <HAL_FDCAN_ConfigFilter+0xce>
    {
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->RxBufferIndex, 63U));
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->IsCalibrationMsg, 1U));
    }

    if (sFilterConfig->IdType == FDCAN_STANDARD_ID)
 80062c6:	683b      	ldr	r3, [r7, #0]
 80062c8:	681b      	ldr	r3, [r3, #0]
 80062ca:	2b00      	cmp	r3, #0
 80062cc:	d12b      	bne.n	8006326 <HAL_FDCAN_ConfigFilter+0x7e>
        assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x7FFU));
        assert_param(IS_FDCAN_STD_FILTER_TYPE(sFilterConfig->FilterType));
      }

      /* Build filter element */
      if (sFilterConfig->FilterConfig == FDCAN_FILTER_TO_RXBUFFER)
 80062ce:	683b      	ldr	r3, [r7, #0]
 80062d0:	68db      	ldr	r3, [r3, #12]
 80062d2:	2b07      	cmp	r3, #7
 80062d4:	d10d      	bne.n	80062f2 <HAL_FDCAN_ConfigFilter+0x4a>
      {
        FilterElementW1 = ((FDCAN_FILTER_TO_RXBUFFER << 27U)       |
                           (sFilterConfig->FilterID1 << 16U)       |
 80062d6:	683b      	ldr	r3, [r7, #0]
 80062d8:	691b      	ldr	r3, [r3, #16]
 80062da:	041a      	lsls	r2, r3, #16
                           (sFilterConfig->IsCalibrationMsg << 8U) |
 80062dc:	683b      	ldr	r3, [r7, #0]
 80062de:	69db      	ldr	r3, [r3, #28]
 80062e0:	021b      	lsls	r3, r3, #8
                           (sFilterConfig->FilterID1 << 16U)       |
 80062e2:	431a      	orrs	r2, r3
                           sFilterConfig->RxBufferIndex);
 80062e4:	683b      	ldr	r3, [r7, #0]
 80062e6:	699b      	ldr	r3, [r3, #24]
                           (sFilterConfig->IsCalibrationMsg << 8U) |
 80062e8:	4313      	orrs	r3, r2
        FilterElementW1 = ((FDCAN_FILTER_TO_RXBUFFER << 27U)       |
 80062ea:	f043 5360 	orr.w	r3, r3, #939524096	@ 0x38000000
 80062ee:	617b      	str	r3, [r7, #20]
 80062f0:	e00e      	b.n	8006310 <HAL_FDCAN_ConfigFilter+0x68>
      }
      else
      {
        FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 80062f2:	683b      	ldr	r3, [r7, #0]
 80062f4:	689b      	ldr	r3, [r3, #8]
 80062f6:	079a      	lsls	r2, r3, #30
                           (sFilterConfig->FilterConfig << 27U) |
 80062f8:	683b      	ldr	r3, [r7, #0]
 80062fa:	68db      	ldr	r3, [r3, #12]
 80062fc:	06db      	lsls	r3, r3, #27
        FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 80062fe:	431a      	orrs	r2, r3
                           (sFilterConfig->FilterID1 << 16U)    |
 8006300:	683b      	ldr	r3, [r7, #0]
 8006302:	691b      	ldr	r3, [r3, #16]
 8006304:	041b      	lsls	r3, r3, #16
                           (sFilterConfig->FilterConfig << 27U) |
 8006306:	431a      	orrs	r2, r3
                           sFilterConfig->FilterID2);
 8006308:	683b      	ldr	r3, [r7, #0]
 800630a:	695b      	ldr	r3, [r3, #20]
        FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 800630c:	4313      	orrs	r3, r2
 800630e:	617b      	str	r3, [r7, #20]
      }

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.StandardFilterSA + (sFilterConfig->FilterIndex * 4U));
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8006314:	683b      	ldr	r3, [r7, #0]
 8006316:	685b      	ldr	r3, [r3, #4]
 8006318:	009b      	lsls	r3, r3, #2
 800631a:	4413      	add	r3, r2
 800631c:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 800631e:	68bb      	ldr	r3, [r7, #8]
 8006320:	697a      	ldr	r2, [r7, #20]
 8006322:	601a      	str	r2, [r3, #0]
 8006324:	e025      	b.n	8006372 <HAL_FDCAN_ConfigFilter+0xca>
        assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x1FFFFFFFU));
        assert_param(IS_FDCAN_EXT_FILTER_TYPE(sFilterConfig->FilterType));
      }

      /* Build first word of filter element */
      FilterElementW1 = ((sFilterConfig->FilterConfig << 29U) | sFilterConfig->FilterID1);
 8006326:	683b      	ldr	r3, [r7, #0]
 8006328:	68db      	ldr	r3, [r3, #12]
 800632a:	075a      	lsls	r2, r3, #29
 800632c:	683b      	ldr	r3, [r7, #0]
 800632e:	691b      	ldr	r3, [r3, #16]
 8006330:	4313      	orrs	r3, r2
 8006332:	617b      	str	r3, [r7, #20]

      /* Build second word of filter element */
      if (sFilterConfig->FilterConfig == FDCAN_FILTER_TO_RXBUFFER)
 8006334:	683b      	ldr	r3, [r7, #0]
 8006336:	68db      	ldr	r3, [r3, #12]
 8006338:	2b07      	cmp	r3, #7
 800633a:	d103      	bne.n	8006344 <HAL_FDCAN_ConfigFilter+0x9c>
      {
        FilterElementW2 = sFilterConfig->RxBufferIndex;
 800633c:	683b      	ldr	r3, [r7, #0]
 800633e:	699b      	ldr	r3, [r3, #24]
 8006340:	613b      	str	r3, [r7, #16]
 8006342:	e006      	b.n	8006352 <HAL_FDCAN_ConfigFilter+0xaa>
      }
      else
      {
        FilterElementW2 = ((sFilterConfig->FilterType << 30U) | sFilterConfig->FilterID2);
 8006344:	683b      	ldr	r3, [r7, #0]
 8006346:	689b      	ldr	r3, [r3, #8]
 8006348:	079a      	lsls	r2, r3, #30
 800634a:	683b      	ldr	r3, [r7, #0]
 800634c:	695b      	ldr	r3, [r3, #20]
 800634e:	4313      	orrs	r3, r2
 8006350:	613b      	str	r3, [r7, #16]
      }

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.ExtendedFilterSA + (sFilterConfig->FilterIndex * 4U * 2U));
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8006356:	683b      	ldr	r3, [r7, #0]
 8006358:	685b      	ldr	r3, [r3, #4]
 800635a:	00db      	lsls	r3, r3, #3
 800635c:	4413      	add	r3, r2
 800635e:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 8006360:	68bb      	ldr	r3, [r7, #8]
 8006362:	697a      	ldr	r2, [r7, #20]
 8006364:	601a      	str	r2, [r3, #0]
      FilterAddress++;
 8006366:	68bb      	ldr	r3, [r7, #8]
 8006368:	3304      	adds	r3, #4
 800636a:	60bb      	str	r3, [r7, #8]
      *FilterAddress = FilterElementW2;
 800636c:	68bb      	ldr	r3, [r7, #8]
 800636e:	693a      	ldr	r2, [r7, #16]
 8006370:	601a      	str	r2, [r3, #0]
    }

    /* Return function status */
    return HAL_OK;
 8006372:	2300      	movs	r3, #0
 8006374:	e008      	b.n	8006388 <HAL_FDCAN_ConfigFilter+0xe0>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 8006376:	687b      	ldr	r3, [r7, #4]
 8006378:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800637c:	f043 0202 	orr.w	r2, r3, #2
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 8006386:	2301      	movs	r3, #1
  }
}
 8006388:	4618      	mov	r0, r3
 800638a:	371c      	adds	r7, #28
 800638c:	46bd      	mov	sp, r7
 800638e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006392:	4770      	bx	lr

08006394 <HAL_FDCAN_ConfigGlobalFilter>:
HAL_StatusTypeDef HAL_FDCAN_ConfigGlobalFilter(FDCAN_HandleTypeDef *hfdcan,
                                               uint32_t NonMatchingStd,
                                               uint32_t NonMatchingExt,
                                               uint32_t RejectRemoteStd,
                                               uint32_t RejectRemoteExt)
{
 8006394:	b480      	push	{r7}
 8006396:	b085      	sub	sp, #20
 8006398:	af00      	add	r7, sp, #0
 800639a:	60f8      	str	r0, [r7, #12]
 800639c:	60b9      	str	r1, [r7, #8]
 800639e:	607a      	str	r2, [r7, #4]
 80063a0:	603b      	str	r3, [r7, #0]
  assert_param(IS_FDCAN_NON_MATCHING(NonMatchingStd));
  assert_param(IS_FDCAN_NON_MATCHING(NonMatchingExt));
  assert_param(IS_FDCAN_REJECT_REMOTE(RejectRemoteStd));
  assert_param(IS_FDCAN_REJECT_REMOTE(RejectRemoteExt));

  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 80063a2:	68fb      	ldr	r3, [r7, #12]
 80063a4:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 80063a8:	b2db      	uxtb	r3, r3
 80063aa:	2b01      	cmp	r3, #1
 80063ac:	d110      	bne.n	80063d0 <HAL_FDCAN_ConfigGlobalFilter+0x3c>
  {
    /* Configure global filter */
    hfdcan->Instance->GFC = ((NonMatchingStd << FDCAN_GFC_ANFS_Pos)  |
 80063ae:	68bb      	ldr	r3, [r7, #8]
 80063b0:	011a      	lsls	r2, r3, #4
                             (NonMatchingExt << FDCAN_GFC_ANFE_Pos)  |
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	009b      	lsls	r3, r3, #2
    hfdcan->Instance->GFC = ((NonMatchingStd << FDCAN_GFC_ANFS_Pos)  |
 80063b6:	431a      	orrs	r2, r3
                             (RejectRemoteStd << FDCAN_GFC_RRFS_Pos) |
 80063b8:	683b      	ldr	r3, [r7, #0]
 80063ba:	005b      	lsls	r3, r3, #1
                             (NonMatchingExt << FDCAN_GFC_ANFE_Pos)  |
 80063bc:	ea42 0103 	orr.w	r1, r2, r3
    hfdcan->Instance->GFC = ((NonMatchingStd << FDCAN_GFC_ANFS_Pos)  |
 80063c0:	68fb      	ldr	r3, [r7, #12]
 80063c2:	681b      	ldr	r3, [r3, #0]
                             (RejectRemoteStd << FDCAN_GFC_RRFS_Pos) |
 80063c4:	69ba      	ldr	r2, [r7, #24]
 80063c6:	430a      	orrs	r2, r1
    hfdcan->Instance->GFC = ((NonMatchingStd << FDCAN_GFC_ANFS_Pos)  |
 80063c8:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
                             (RejectRemoteExt << FDCAN_GFC_RRFE_Pos));

    /* Return function status */
    return HAL_OK;
 80063cc:	2300      	movs	r3, #0
 80063ce:	e008      	b.n	80063e2 <HAL_FDCAN_ConfigGlobalFilter+0x4e>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 80063d0:	68fb      	ldr	r3, [r7, #12]
 80063d2:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80063d6:	f043 0204 	orr.w	r2, r3, #4
 80063da:	68fb      	ldr	r3, [r7, #12]
 80063dc:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 80063e0:	2301      	movs	r3, #1
  }
}
 80063e2:	4618      	mov	r0, r3
 80063e4:	3714      	adds	r7, #20
 80063e6:	46bd      	mov	sp, r7
 80063e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063ec:	4770      	bx	lr

080063ee <HAL_FDCAN_ConfigFifoWatermark>:
  *           - 0 and 32, if FIFO is FDCAN_CFG_TX_EVENT_FIFO
  *           - 0 and 64, if FIFO is FDCAN_CFG_RX_FIFO0 or FDCAN_CFG_RX_FIFO1
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ConfigFifoWatermark(FDCAN_HandleTypeDef *hfdcan, uint32_t FIFO, uint32_t Watermark)
{
 80063ee:	b480      	push	{r7}
 80063f0:	b085      	sub	sp, #20
 80063f2:	af00      	add	r7, sp, #0
 80063f4:	60f8      	str	r0, [r7, #12]
 80063f6:	60b9      	str	r1, [r7, #8]
 80063f8:	607a      	str	r2, [r7, #4]
  else /* (FIFO == FDCAN_CFG_RX_FIFO0) || (FIFO == FDCAN_CFG_RX_FIFO1) */
  {
    assert_param(IS_FDCAN_MAX_VALUE(Watermark, 64U));
  }

  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 80063fa:	68fb      	ldr	r3, [r7, #12]
 80063fc:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8006400:	b2db      	uxtb	r3, r3
 8006402:	2b01      	cmp	r3, #1
 8006404:	d130      	bne.n	8006468 <HAL_FDCAN_ConfigFifoWatermark+0x7a>
  {
    /* Set the level for FIFO watermark interrupt */
    if (FIFO == FDCAN_CFG_TX_EVENT_FIFO)
 8006406:	68bb      	ldr	r3, [r7, #8]
 8006408:	2b00      	cmp	r3, #0
 800640a:	d10d      	bne.n	8006428 <HAL_FDCAN_ConfigFifoWatermark+0x3a>
    {
      MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFWM, (Watermark << FDCAN_TXEFC_EFWM_Pos));
 800640c:	68fb      	ldr	r3, [r7, #12]
 800640e:	681b      	ldr	r3, [r3, #0]
 8006410:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006414:	f023 517c 	bic.w	r1, r3, #1056964608	@ 0x3f000000
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	061a      	lsls	r2, r3, #24
 800641c:	68fb      	ldr	r3, [r7, #12]
 800641e:	681b      	ldr	r3, [r3, #0]
 8006420:	430a      	orrs	r2, r1
 8006422:	f8c3 20f0 	str.w	r2, [r3, #240]	@ 0xf0
 8006426:	e01d      	b.n	8006464 <HAL_FDCAN_ConfigFifoWatermark+0x76>
    }
    else if (FIFO == FDCAN_CFG_RX_FIFO0)
 8006428:	68bb      	ldr	r3, [r7, #8]
 800642a:	2b01      	cmp	r3, #1
 800642c:	d10d      	bne.n	800644a <HAL_FDCAN_ConfigFifoWatermark+0x5c>
    {
      MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0WM, (Watermark << FDCAN_RXF0C_F0WM_Pos));
 800642e:	68fb      	ldr	r3, [r7, #12]
 8006430:	681b      	ldr	r3, [r3, #0]
 8006432:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8006436:	f023 41fe 	bic.w	r1, r3, #2130706432	@ 0x7f000000
 800643a:	687b      	ldr	r3, [r7, #4]
 800643c:	061a      	lsls	r2, r3, #24
 800643e:	68fb      	ldr	r3, [r7, #12]
 8006440:	681b      	ldr	r3, [r3, #0]
 8006442:	430a      	orrs	r2, r1
 8006444:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
 8006448:	e00c      	b.n	8006464 <HAL_FDCAN_ConfigFifoWatermark+0x76>
    }
    else /* FIFO == FDCAN_CFG_RX_FIFO1 */
    {
      MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1WM, (Watermark << FDCAN_RXF1C_F1WM_Pos));
 800644a:	68fb      	ldr	r3, [r7, #12]
 800644c:	681b      	ldr	r3, [r3, #0]
 800644e:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8006452:	f023 41fe 	bic.w	r1, r3, #2130706432	@ 0x7f000000
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	061a      	lsls	r2, r3, #24
 800645a:	68fb      	ldr	r3, [r7, #12]
 800645c:	681b      	ldr	r3, [r3, #0]
 800645e:	430a      	orrs	r2, r1
 8006460:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
    }

    /* Return function status */
    return HAL_OK;
 8006464:	2300      	movs	r3, #0
 8006466:	e008      	b.n	800647a <HAL_FDCAN_ConfigFifoWatermark+0x8c>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 8006468:	68fb      	ldr	r3, [r7, #12]
 800646a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800646e:	f043 0204 	orr.w	r2, r3, #4
 8006472:	68fb      	ldr	r3, [r7, #12]
 8006474:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 8006478:	2301      	movs	r3, #1
  }
}
 800647a:	4618      	mov	r0, r3
 800647c:	3714      	adds	r7, #20
 800647e:	46bd      	mov	sp, r7
 8006480:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006484:	4770      	bx	lr

08006486 <HAL_FDCAN_Start>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Start(FDCAN_HandleTypeDef *hfdcan)
{
 8006486:	b480      	push	{r7}
 8006488:	b083      	sub	sp, #12
 800648a:	af00      	add	r7, sp, #0
 800648c:	6078      	str	r0, [r7, #4]
  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 800648e:	687b      	ldr	r3, [r7, #4]
 8006490:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8006494:	b2db      	uxtb	r3, r3
 8006496:	2b01      	cmp	r3, #1
 8006498:	d111      	bne.n	80064be <HAL_FDCAN_Start+0x38>
  {
    /* Change FDCAN peripheral state */
    hfdcan->State = HAL_FDCAN_STATE_BUSY;
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	2202      	movs	r2, #2
 800649e:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

    /* Request leave initialisation */
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	681b      	ldr	r3, [r3, #0]
 80064a6:	699a      	ldr	r2, [r3, #24]
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	681b      	ldr	r3, [r3, #0]
 80064ac:	f022 0201 	bic.w	r2, r2, #1
 80064b0:	619a      	str	r2, [r3, #24]

    /* Reset the FDCAN ErrorCode */
    hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	2200      	movs	r2, #0
 80064b6:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    /* Return function status */
    return HAL_OK;
 80064ba:	2300      	movs	r3, #0
 80064bc:	e008      	b.n	80064d0 <HAL_FDCAN_Start+0x4a>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80064c4:	f043 0204 	orr.w	r2, r3, #4
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 80064ce:	2301      	movs	r3, #1
  }
}
 80064d0:	4618      	mov	r0, r3
 80064d2:	370c      	adds	r7, #12
 80064d4:	46bd      	mov	sp, r7
 80064d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064da:	4770      	bx	lr

080064dc <HAL_FDCAN_AddMessageToTxFifoQ>:
  * @param  pTxData pointer to a buffer containing the payload of the Tx frame.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_AddMessageToTxFifoQ(FDCAN_HandleTypeDef *hfdcan, const FDCAN_TxHeaderTypeDef *pTxHeader,
                                                const uint8_t *pTxData)
{
 80064dc:	b580      	push	{r7, lr}
 80064de:	b086      	sub	sp, #24
 80064e0:	af00      	add	r7, sp, #0
 80064e2:	60f8      	str	r0, [r7, #12]
 80064e4:	60b9      	str	r1, [r7, #8]
 80064e6:	607a      	str	r2, [r7, #4]
  assert_param(IS_FDCAN_BRS(pTxHeader->BitRateSwitch));
  assert_param(IS_FDCAN_FDF(pTxHeader->FDFormat));
  assert_param(IS_FDCAN_EFC(pTxHeader->TxEventFifoControl));
  assert_param(IS_FDCAN_MAX_VALUE(pTxHeader->MessageMarker, 0xFFU));

  if (hfdcan->State == HAL_FDCAN_STATE_BUSY)
 80064e8:	68fb      	ldr	r3, [r7, #12]
 80064ea:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 80064ee:	b2db      	uxtb	r3, r3
 80064f0:	2b02      	cmp	r3, #2
 80064f2:	d141      	bne.n	8006578 <HAL_FDCAN_AddMessageToTxFifoQ+0x9c>
  {
    /* Check that the Tx FIFO/Queue has an allocated area into the RAM */
    if ((hfdcan->Instance->TXBC & FDCAN_TXBC_TFQS) == 0U)
 80064f4:	68fb      	ldr	r3, [r7, #12]
 80064f6:	681b      	ldr	r3, [r3, #0]
 80064f8:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 80064fc:	f003 537c 	and.w	r3, r3, #1056964608	@ 0x3f000000
 8006500:	2b00      	cmp	r3, #0
 8006502:	d109      	bne.n	8006518 <HAL_FDCAN_AddMessageToTxFifoQ+0x3c>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 8006504:	68fb      	ldr	r3, [r7, #12]
 8006506:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800650a:	f043 0220 	orr.w	r2, r3, #32
 800650e:	68fb      	ldr	r3, [r7, #12]
 8006510:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      return HAL_ERROR;
 8006514:	2301      	movs	r3, #1
 8006516:	e038      	b.n	800658a <HAL_FDCAN_AddMessageToTxFifoQ+0xae>
    }

    /* Check that the Tx FIFO/Queue is not full */
    if ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQF) != 0U)
 8006518:	68fb      	ldr	r3, [r7, #12]
 800651a:	681b      	ldr	r3, [r3, #0]
 800651c:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 8006520:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8006524:	2b00      	cmp	r3, #0
 8006526:	d009      	beq.n	800653c <HAL_FDCAN_AddMessageToTxFifoQ+0x60>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_FULL;
 8006528:	68fb      	ldr	r3, [r7, #12]
 800652a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800652e:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8006532:	68fb      	ldr	r3, [r7, #12]
 8006534:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      return HAL_ERROR;
 8006538:	2301      	movs	r3, #1
 800653a:	e026      	b.n	800658a <HAL_FDCAN_AddMessageToTxFifoQ+0xae>
    }
    else
    {
      /* Retrieve the Tx FIFO PutIndex */
      PutIndex = ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQPI) >> FDCAN_TXFQS_TFQPI_Pos);
 800653c:	68fb      	ldr	r3, [r7, #12]
 800653e:	681b      	ldr	r3, [r3, #0]
 8006540:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 8006544:	0c1b      	lsrs	r3, r3, #16
 8006546:	f003 031f 	and.w	r3, r3, #31
 800654a:	617b      	str	r3, [r7, #20]

      /* Add the message to the Tx FIFO/Queue */
      FDCAN_CopyMessageToRAM(hfdcan, pTxHeader, pTxData, PutIndex);
 800654c:	697b      	ldr	r3, [r7, #20]
 800654e:	687a      	ldr	r2, [r7, #4]
 8006550:	68b9      	ldr	r1, [r7, #8]
 8006552:	68f8      	ldr	r0, [r7, #12]
 8006554:	f000 fe94 	bl	8007280 <FDCAN_CopyMessageToRAM>

      /* Activate the corresponding transmission request */
      hfdcan->Instance->TXBAR = ((uint32_t)1 << PutIndex);
 8006558:	68fb      	ldr	r3, [r7, #12]
 800655a:	681b      	ldr	r3, [r3, #0]
 800655c:	2101      	movs	r1, #1
 800655e:	697a      	ldr	r2, [r7, #20]
 8006560:	fa01 f202 	lsl.w	r2, r1, r2
 8006564:	f8c3 20d0 	str.w	r2, [r3, #208]	@ 0xd0

      /* Store the Latest Tx FIFO/Queue Request Buffer Index */
      hfdcan->LatestTxFifoQRequest = ((uint32_t)1 << PutIndex);
 8006568:	2201      	movs	r2, #1
 800656a:	697b      	ldr	r3, [r7, #20]
 800656c:	409a      	lsls	r2, r3
 800656e:	68fb      	ldr	r3, [r7, #12]
 8006570:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
    }

    /* Return function status */
    return HAL_OK;
 8006574:	2300      	movs	r3, #0
 8006576:	e008      	b.n	800658a <HAL_FDCAN_AddMessageToTxFifoQ+0xae>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 8006578:	68fb      	ldr	r3, [r7, #12]
 800657a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800657e:	f043 0208 	orr.w	r2, r3, #8
 8006582:	68fb      	ldr	r3, [r7, #12]
 8006584:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 8006588:	2301      	movs	r3, #1
  }
}
 800658a:	4618      	mov	r0, r3
 800658c:	3718      	adds	r7, #24
 800658e:	46bd      	mov	sp, r7
 8006590:	bd80      	pop	{r7, pc}
	...

08006594 <HAL_FDCAN_GetRxMessage>:
  * @param  pRxData pointer to a buffer where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_GetRxMessage(FDCAN_HandleTypeDef *hfdcan, uint32_t RxLocation,
                                         FDCAN_RxHeaderTypeDef *pRxHeader, uint8_t *pRxData)
{
 8006594:	b480      	push	{r7}
 8006596:	b08b      	sub	sp, #44	@ 0x2c
 8006598:	af00      	add	r7, sp, #0
 800659a:	60f8      	str	r0, [r7, #12]
 800659c:	60b9      	str	r1, [r7, #8]
 800659e:	607a      	str	r2, [r7, #4]
 80065a0:	603b      	str	r3, [r7, #0]
  uint32_t *RxAddress;
  uint8_t  *pData;
  uint32_t ByteCounter;
  uint32_t GetIndex = 0;
 80065a2:	2300      	movs	r3, #0
 80065a4:	61fb      	str	r3, [r7, #28]
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 80065a6:	68fb      	ldr	r3, [r7, #12]
 80065a8:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 80065ac:	76fb      	strb	r3, [r7, #27]

  if (state == HAL_FDCAN_STATE_BUSY)
 80065ae:	7efb      	ldrb	r3, [r7, #27]
 80065b0:	2b02      	cmp	r3, #2
 80065b2:	f040 8149 	bne.w	8006848 <HAL_FDCAN_GetRxMessage+0x2b4>
  {
    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 80065b6:	68bb      	ldr	r3, [r7, #8]
 80065b8:	2b40      	cmp	r3, #64	@ 0x40
 80065ba:	d14c      	bne.n	8006656 <HAL_FDCAN_GetRxMessage+0xc2>
    {
      /* Check that the Rx FIFO 0 has an allocated area into the RAM */
      if ((hfdcan->Instance->RXF0C & FDCAN_RXF0C_F0S) == 0U)
 80065bc:	68fb      	ldr	r3, [r7, #12]
 80065be:	681b      	ldr	r3, [r3, #0]
 80065c0:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80065c4:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80065c8:	2b00      	cmp	r3, #0
 80065ca:	d109      	bne.n	80065e0 <HAL_FDCAN_GetRxMessage+0x4c>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 80065cc:	68fb      	ldr	r3, [r7, #12]
 80065ce:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80065d2:	f043 0220 	orr.w	r2, r3, #32
 80065d6:	68fb      	ldr	r3, [r7, #12]
 80065d8:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 80065dc:	2301      	movs	r3, #1
 80065de:	e13c      	b.n	800685a <HAL_FDCAN_GetRxMessage+0x2c6>
      }

      /* Check that the Rx FIFO 0 is not empty */
      if ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0FL) == 0U)
 80065e0:	68fb      	ldr	r3, [r7, #12]
 80065e2:	681b      	ldr	r3, [r3, #0]
 80065e4:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80065e8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80065ec:	2b00      	cmp	r3, #0
 80065ee:	d109      	bne.n	8006604 <HAL_FDCAN_GetRxMessage+0x70>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 80065f0:	68fb      	ldr	r3, [r7, #12]
 80065f2:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80065f6:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80065fa:	68fb      	ldr	r3, [r7, #12]
 80065fc:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 8006600:	2301      	movs	r3, #1
 8006602:	e12a      	b.n	800685a <HAL_FDCAN_GetRxMessage+0x2c6>
      }
      else
      {
        /* Check that the Rx FIFO 0 is full & overwrite mode is on */
        if (((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0F) >> FDCAN_RXF0S_F0F_Pos) == 1U)
 8006604:	68fb      	ldr	r3, [r7, #12]
 8006606:	681b      	ldr	r3, [r3, #0]
 8006608:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800660c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8006610:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006614:	d10a      	bne.n	800662c <HAL_FDCAN_GetRxMessage+0x98>
        {
          if (((hfdcan->Instance->RXF0C & FDCAN_RXF0C_F0OM) >> FDCAN_RXF0C_F0OM_Pos) == FDCAN_RX_FIFO_OVERWRITE)
 8006616:	68fb      	ldr	r3, [r7, #12]
 8006618:	681b      	ldr	r3, [r3, #0]
 800661a:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800661e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006622:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006626:	d101      	bne.n	800662c <HAL_FDCAN_GetRxMessage+0x98>
          {
            /* When overwrite status is on discard first message in FIFO */
            GetIndex = 1U;
 8006628:	2301      	movs	r3, #1
 800662a:	61fb      	str	r3, [r7, #28]
          }
        }

        /* Calculate Rx FIFO 0 element index */
        GetIndex += ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0GI) >> FDCAN_RXF0S_F0GI_Pos);
 800662c:	68fb      	ldr	r3, [r7, #12]
 800662e:	681b      	ldr	r3, [r3, #0]
 8006630:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8006634:	0a1b      	lsrs	r3, r3, #8
 8006636:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800663a:	69fa      	ldr	r2, [r7, #28]
 800663c:	4413      	add	r3, r2
 800663e:	61fb      	str	r3, [r7, #28]

        /* Calculate Rx FIFO 0 element address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO0SA + (GetIndex * hfdcan->Init.RxFifo0ElmtSize * 4U));
 8006640:	68fb      	ldr	r3, [r7, #12]
 8006642:	6f5a      	ldr	r2, [r3, #116]	@ 0x74
 8006644:	68fb      	ldr	r3, [r7, #12]
 8006646:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006648:	69f9      	ldr	r1, [r7, #28]
 800664a:	fb01 f303 	mul.w	r3, r1, r3
 800664e:	009b      	lsls	r3, r3, #2
 8006650:	4413      	add	r3, r2
 8006652:	627b      	str	r3, [r7, #36]	@ 0x24
 8006654:	e068      	b.n	8006728 <HAL_FDCAN_GetRxMessage+0x194>
      }
    }
    else if (RxLocation == FDCAN_RX_FIFO1) /* Rx element is assigned to the Rx FIFO 1 */
 8006656:	68bb      	ldr	r3, [r7, #8]
 8006658:	2b41      	cmp	r3, #65	@ 0x41
 800665a:	d14c      	bne.n	80066f6 <HAL_FDCAN_GetRxMessage+0x162>
    {
      /* Check that the Rx FIFO 1 has an allocated area into the RAM */
      if ((hfdcan->Instance->RXF1C & FDCAN_RXF1C_F1S) == 0U)
 800665c:	68fb      	ldr	r3, [r7, #12]
 800665e:	681b      	ldr	r3, [r3, #0]
 8006660:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8006664:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8006668:	2b00      	cmp	r3, #0
 800666a:	d109      	bne.n	8006680 <HAL_FDCAN_GetRxMessage+0xec>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 800666c:	68fb      	ldr	r3, [r7, #12]
 800666e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8006672:	f043 0220 	orr.w	r2, r3, #32
 8006676:	68fb      	ldr	r3, [r7, #12]
 8006678:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 800667c:	2301      	movs	r3, #1
 800667e:	e0ec      	b.n	800685a <HAL_FDCAN_GetRxMessage+0x2c6>
      }

      /* Check that the Rx FIFO 1 is not empty */
      if ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1FL) == 0U)
 8006680:	68fb      	ldr	r3, [r7, #12]
 8006682:	681b      	ldr	r3, [r3, #0]
 8006684:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8006688:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800668c:	2b00      	cmp	r3, #0
 800668e:	d109      	bne.n	80066a4 <HAL_FDCAN_GetRxMessage+0x110>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 8006690:	68fb      	ldr	r3, [r7, #12]
 8006692:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8006696:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800669a:	68fb      	ldr	r3, [r7, #12]
 800669c:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 80066a0:	2301      	movs	r3, #1
 80066a2:	e0da      	b.n	800685a <HAL_FDCAN_GetRxMessage+0x2c6>
      }
      else
      {
        /* Check that the Rx FIFO 1 is full & overwrite mode is on */
        if (((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1F) >> FDCAN_RXF1S_F1F_Pos) == 1U)
 80066a4:	68fb      	ldr	r3, [r7, #12]
 80066a6:	681b      	ldr	r3, [r3, #0]
 80066a8:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80066ac:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80066b0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80066b4:	d10a      	bne.n	80066cc <HAL_FDCAN_GetRxMessage+0x138>
        {
          if (((hfdcan->Instance->RXF1C & FDCAN_RXF1C_F1OM) >> FDCAN_RXF1C_F1OM_Pos) == FDCAN_RX_FIFO_OVERWRITE)
 80066b6:	68fb      	ldr	r3, [r7, #12]
 80066b8:	681b      	ldr	r3, [r3, #0]
 80066ba:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80066be:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80066c2:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80066c6:	d101      	bne.n	80066cc <HAL_FDCAN_GetRxMessage+0x138>
          {
            /* When overwrite status is on discard first message in FIFO */
            GetIndex = 1U;
 80066c8:	2301      	movs	r3, #1
 80066ca:	61fb      	str	r3, [r7, #28]
          }
        }

        /* Calculate Rx FIFO 1 element index */
        GetIndex += ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1GI) >> FDCAN_RXF1S_F1GI_Pos);
 80066cc:	68fb      	ldr	r3, [r7, #12]
 80066ce:	681b      	ldr	r3, [r3, #0]
 80066d0:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80066d4:	0a1b      	lsrs	r3, r3, #8
 80066d6:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80066da:	69fa      	ldr	r2, [r7, #28]
 80066dc:	4413      	add	r3, r2
 80066de:	61fb      	str	r3, [r7, #28]

        /* Calculate Rx FIFO 1 element address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO1SA + (GetIndex * hfdcan->Init.RxFifo1ElmtSize * 4U));
 80066e0:	68fb      	ldr	r3, [r7, #12]
 80066e2:	6f9a      	ldr	r2, [r3, #120]	@ 0x78
 80066e4:	68fb      	ldr	r3, [r7, #12]
 80066e6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80066e8:	69f9      	ldr	r1, [r7, #28]
 80066ea:	fb01 f303 	mul.w	r3, r1, r3
 80066ee:	009b      	lsls	r3, r3, #2
 80066f0:	4413      	add	r3, r2
 80066f2:	627b      	str	r3, [r7, #36]	@ 0x24
 80066f4:	e018      	b.n	8006728 <HAL_FDCAN_GetRxMessage+0x194>
      }
    }
    else /* Rx element is assigned to a dedicated Rx buffer */
    {
      /* Check that the selected buffer has an allocated area into the RAM */
      if (RxLocation >= hfdcan->Init.RxBuffersNbr)
 80066f6:	68fb      	ldr	r3, [r7, #12]
 80066f8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80066fa:	68ba      	ldr	r2, [r7, #8]
 80066fc:	429a      	cmp	r2, r3
 80066fe:	d309      	bcc.n	8006714 <HAL_FDCAN_GetRxMessage+0x180>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 8006700:	68fb      	ldr	r3, [r7, #12]
 8006702:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8006706:	f043 0220 	orr.w	r2, r3, #32
 800670a:	68fb      	ldr	r3, [r7, #12]
 800670c:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 8006710:	2301      	movs	r3, #1
 8006712:	e0a2      	b.n	800685a <HAL_FDCAN_GetRxMessage+0x2c6>
      }
      else
      {
        /* Calculate Rx buffer address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxBufferSA + (RxLocation * hfdcan->Init.RxBufferSize * 4U));
 8006714:	68fb      	ldr	r3, [r7, #12]
 8006716:	6fda      	ldr	r2, [r3, #124]	@ 0x7c
 8006718:	68fb      	ldr	r3, [r7, #12]
 800671a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800671c:	68b9      	ldr	r1, [r7, #8]
 800671e:	fb01 f303 	mul.w	r3, r1, r3
 8006722:	009b      	lsls	r3, r3, #2
 8006724:	4413      	add	r3, r2
 8006726:	627b      	str	r3, [r7, #36]	@ 0x24
      }
    }

    /* Retrieve IdType */
    pRxHeader->IdType = *RxAddress & FDCAN_ELEMENT_MASK_XTD;
 8006728:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800672a:	681b      	ldr	r3, [r3, #0]
 800672c:	f003 4280 	and.w	r2, r3, #1073741824	@ 0x40000000
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	605a      	str	r2, [r3, #4]

    /* Retrieve Identifier */
    if (pRxHeader->IdType == FDCAN_STANDARD_ID) /* Standard ID element */
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	685b      	ldr	r3, [r3, #4]
 8006738:	2b00      	cmp	r3, #0
 800673a:	d107      	bne.n	800674c <HAL_FDCAN_GetRxMessage+0x1b8>
    {
      pRxHeader->Identifier = ((*RxAddress & FDCAN_ELEMENT_MASK_STDID) >> 18U);
 800673c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800673e:	681b      	ldr	r3, [r3, #0]
 8006740:	0c9b      	lsrs	r3, r3, #18
 8006742:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	601a      	str	r2, [r3, #0]
 800674a:	e005      	b.n	8006758 <HAL_FDCAN_GetRxMessage+0x1c4>
    }
    else /* Extended ID element */
    {
      pRxHeader->Identifier = (*RxAddress & FDCAN_ELEMENT_MASK_EXTID);
 800674c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800674e:	681b      	ldr	r3, [r3, #0]
 8006750:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	601a      	str	r2, [r3, #0]
    }

    /* Retrieve RxFrameType */
    pRxHeader->RxFrameType = (*RxAddress & FDCAN_ELEMENT_MASK_RTR);
 8006758:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800675a:	681b      	ldr	r3, [r3, #0]
 800675c:	f003 5200 	and.w	r2, r3, #536870912	@ 0x20000000
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	609a      	str	r2, [r3, #8]

    /* Retrieve ErrorStateIndicator */
    pRxHeader->ErrorStateIndicator = (*RxAddress & FDCAN_ELEMENT_MASK_ESI);
 8006764:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006766:	681b      	ldr	r3, [r3, #0]
 8006768:	f003 4200 	and.w	r2, r3, #2147483648	@ 0x80000000
 800676c:	687b      	ldr	r3, [r7, #4]
 800676e:	611a      	str	r2, [r3, #16]

    /* Increment RxAddress pointer to second word of Rx FIFO element */
    RxAddress++;
 8006770:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006772:	3304      	adds	r3, #4
 8006774:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Retrieve RxTimestamp */
    pRxHeader->RxTimestamp = (*RxAddress & FDCAN_ELEMENT_MASK_TS);
 8006776:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006778:	681b      	ldr	r3, [r3, #0]
 800677a:	b29a      	uxth	r2, r3
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	61da      	str	r2, [r3, #28]

    /* Retrieve DataLength */
    pRxHeader->DataLength = ((*RxAddress & FDCAN_ELEMENT_MASK_DLC) >> 16U);
 8006780:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006782:	681b      	ldr	r3, [r3, #0]
 8006784:	0c1b      	lsrs	r3, r3, #16
 8006786:	f003 020f 	and.w	r2, r3, #15
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	60da      	str	r2, [r3, #12]

    /* Retrieve BitRateSwitch */
    pRxHeader->BitRateSwitch = (*RxAddress & FDCAN_ELEMENT_MASK_BRS);
 800678e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006790:	681b      	ldr	r3, [r3, #0]
 8006792:	f403 1280 	and.w	r2, r3, #1048576	@ 0x100000
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	615a      	str	r2, [r3, #20]

    /* Retrieve FDFormat */
    pRxHeader->FDFormat = (*RxAddress & FDCAN_ELEMENT_MASK_FDF);
 800679a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800679c:	681b      	ldr	r3, [r3, #0]
 800679e:	f403 1200 	and.w	r2, r3, #2097152	@ 0x200000
 80067a2:	687b      	ldr	r3, [r7, #4]
 80067a4:	619a      	str	r2, [r3, #24]

    /* Retrieve FilterIndex */
    pRxHeader->FilterIndex = ((*RxAddress & FDCAN_ELEMENT_MASK_FIDX) >> 24U);
 80067a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80067a8:	681b      	ldr	r3, [r3, #0]
 80067aa:	0e1b      	lsrs	r3, r3, #24
 80067ac:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	621a      	str	r2, [r3, #32]

    /* Retrieve NonMatchingFrame */
    pRxHeader->IsFilterMatchingFrame = ((*RxAddress & FDCAN_ELEMENT_MASK_ANMF) >> 31U);
 80067b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80067b6:	681b      	ldr	r3, [r3, #0]
 80067b8:	0fda      	lsrs	r2, r3, #31
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Increment RxAddress pointer to payload of Rx FIFO element */
    RxAddress++;
 80067be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80067c0:	3304      	adds	r3, #4
 80067c2:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Retrieve Rx payload */
    pData = (uint8_t *)RxAddress;
 80067c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80067c6:	617b      	str	r3, [r7, #20]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength]; ByteCounter++)
 80067c8:	2300      	movs	r3, #0
 80067ca:	623b      	str	r3, [r7, #32]
 80067cc:	e00a      	b.n	80067e4 <HAL_FDCAN_GetRxMessage+0x250>
    {
      pRxData[ByteCounter] = pData[ByteCounter];
 80067ce:	697a      	ldr	r2, [r7, #20]
 80067d0:	6a3b      	ldr	r3, [r7, #32]
 80067d2:	441a      	add	r2, r3
 80067d4:	6839      	ldr	r1, [r7, #0]
 80067d6:	6a3b      	ldr	r3, [r7, #32]
 80067d8:	440b      	add	r3, r1
 80067da:	7812      	ldrb	r2, [r2, #0]
 80067dc:	701a      	strb	r2, [r3, #0]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength]; ByteCounter++)
 80067de:	6a3b      	ldr	r3, [r7, #32]
 80067e0:	3301      	adds	r3, #1
 80067e2:	623b      	str	r3, [r7, #32]
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	68db      	ldr	r3, [r3, #12]
 80067e8:	4a1f      	ldr	r2, [pc, #124]	@ (8006868 <HAL_FDCAN_GetRxMessage+0x2d4>)
 80067ea:	5cd3      	ldrb	r3, [r2, r3]
 80067ec:	461a      	mov	r2, r3
 80067ee:	6a3b      	ldr	r3, [r7, #32]
 80067f0:	4293      	cmp	r3, r2
 80067f2:	d3ec      	bcc.n	80067ce <HAL_FDCAN_GetRxMessage+0x23a>
    }

    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 80067f4:	68bb      	ldr	r3, [r7, #8]
 80067f6:	2b40      	cmp	r3, #64	@ 0x40
 80067f8:	d105      	bne.n	8006806 <HAL_FDCAN_GetRxMessage+0x272>
    {
      /* Acknowledge the Rx FIFO 0 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF0A = GetIndex;
 80067fa:	68fb      	ldr	r3, [r7, #12]
 80067fc:	681b      	ldr	r3, [r3, #0]
 80067fe:	69fa      	ldr	r2, [r7, #28]
 8006800:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
 8006804:	e01e      	b.n	8006844 <HAL_FDCAN_GetRxMessage+0x2b0>
    }
    else if (RxLocation == FDCAN_RX_FIFO1) /* Rx element is assigned to the Rx FIFO 1 */
 8006806:	68bb      	ldr	r3, [r7, #8]
 8006808:	2b41      	cmp	r3, #65	@ 0x41
 800680a:	d105      	bne.n	8006818 <HAL_FDCAN_GetRxMessage+0x284>
    {
      /* Acknowledge the Rx FIFO 1 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF1A = GetIndex;
 800680c:	68fb      	ldr	r3, [r7, #12]
 800680e:	681b      	ldr	r3, [r3, #0]
 8006810:	69fa      	ldr	r2, [r7, #28]
 8006812:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
 8006816:	e015      	b.n	8006844 <HAL_FDCAN_GetRxMessage+0x2b0>
    }
    else /* Rx element is assigned to a dedicated Rx buffer */
    {
      /* Clear the New Data flag of the current Rx buffer */
      if (RxLocation < FDCAN_RX_BUFFER32)
 8006818:	68bb      	ldr	r3, [r7, #8]
 800681a:	2b1f      	cmp	r3, #31
 800681c:	d808      	bhi.n	8006830 <HAL_FDCAN_GetRxMessage+0x29c>
      {
        hfdcan->Instance->NDAT1 = ((uint32_t)1U << RxLocation);
 800681e:	68fb      	ldr	r3, [r7, #12]
 8006820:	681b      	ldr	r3, [r3, #0]
 8006822:	2101      	movs	r1, #1
 8006824:	68ba      	ldr	r2, [r7, #8]
 8006826:	fa01 f202 	lsl.w	r2, r1, r2
 800682a:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
 800682e:	e009      	b.n	8006844 <HAL_FDCAN_GetRxMessage+0x2b0>
      }
      else /* FDCAN_RX_BUFFER32 <= RxLocation <= FDCAN_RX_BUFFER63 */
      {
        hfdcan->Instance->NDAT2 = ((uint32_t)1U << (RxLocation & 0x1FU));
 8006830:	68bb      	ldr	r3, [r7, #8]
 8006832:	f003 021f 	and.w	r2, r3, #31
 8006836:	68fb      	ldr	r3, [r7, #12]
 8006838:	681b      	ldr	r3, [r3, #0]
 800683a:	2101      	movs	r1, #1
 800683c:	fa01 f202 	lsl.w	r2, r1, r2
 8006840:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
      }
    }

    /* Return function status */
    return HAL_OK;
 8006844:	2300      	movs	r3, #0
 8006846:	e008      	b.n	800685a <HAL_FDCAN_GetRxMessage+0x2c6>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 8006848:	68fb      	ldr	r3, [r7, #12]
 800684a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800684e:	f043 0208 	orr.w	r2, r3, #8
 8006852:	68fb      	ldr	r3, [r7, #12]
 8006854:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 8006858:	2301      	movs	r3, #1
  }
}
 800685a:	4618      	mov	r0, r3
 800685c:	372c      	adds	r7, #44	@ 0x2c
 800685e:	46bd      	mov	sp, r7
 8006860:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006864:	4770      	bx	lr
 8006866:	bf00      	nop
 8006868:	080142d4 	.word	0x080142d4

0800686c <HAL_FDCAN_ActivateNotification>:
  *           - FDCAN_IT_TX_ABORT_COMPLETE
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ActivateNotification(FDCAN_HandleTypeDef *hfdcan, uint32_t ActiveITs,
                                                 uint32_t BufferIndexes)
{
 800686c:	b480      	push	{r7}
 800686e:	b087      	sub	sp, #28
 8006870:	af00      	add	r7, sp, #0
 8006872:	60f8      	str	r0, [r7, #12]
 8006874:	60b9      	str	r1, [r7, #8]
 8006876:	607a      	str	r2, [r7, #4]
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 8006878:	68fb      	ldr	r3, [r7, #12]
 800687a:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 800687e:	75fb      	strb	r3, [r7, #23]

  /* Check function parameters */
  assert_param(IS_FDCAN_IT(ActiveITs));

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 8006880:	7dfb      	ldrb	r3, [r7, #23]
 8006882:	2b01      	cmp	r3, #1
 8006884:	d002      	beq.n	800688c <HAL_FDCAN_ActivateNotification+0x20>
 8006886:	7dfb      	ldrb	r3, [r7, #23]
 8006888:	2b02      	cmp	r3, #2
 800688a:	d155      	bne.n	8006938 <HAL_FDCAN_ActivateNotification+0xcc>
  {
    /* Enable Interrupt lines */
    if ((ActiveITs & hfdcan->Instance->ILS) == 0U)
 800688c:	68fb      	ldr	r3, [r7, #12]
 800688e:	681b      	ldr	r3, [r3, #0]
 8006890:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8006892:	68bb      	ldr	r3, [r7, #8]
 8006894:	4013      	ands	r3, r2
 8006896:	2b00      	cmp	r3, #0
 8006898:	d108      	bne.n	80068ac <HAL_FDCAN_ActivateNotification+0x40>
    {
      /* Enable Interrupt line 0 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE0);
 800689a:	68fb      	ldr	r3, [r7, #12]
 800689c:	681b      	ldr	r3, [r3, #0]
 800689e:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80068a0:	68fb      	ldr	r3, [r7, #12]
 80068a2:	681b      	ldr	r3, [r3, #0]
 80068a4:	f042 0201 	orr.w	r2, r2, #1
 80068a8:	65da      	str	r2, [r3, #92]	@ 0x5c
 80068aa:	e014      	b.n	80068d6 <HAL_FDCAN_ActivateNotification+0x6a>
    }
    else if ((ActiveITs & hfdcan->Instance->ILS) == ActiveITs)
 80068ac:	68fb      	ldr	r3, [r7, #12]
 80068ae:	681b      	ldr	r3, [r3, #0]
 80068b0:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80068b2:	68bb      	ldr	r3, [r7, #8]
 80068b4:	4013      	ands	r3, r2
 80068b6:	68ba      	ldr	r2, [r7, #8]
 80068b8:	429a      	cmp	r2, r3
 80068ba:	d108      	bne.n	80068ce <HAL_FDCAN_ActivateNotification+0x62>
    {
      /* Enable Interrupt line 1 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE1);
 80068bc:	68fb      	ldr	r3, [r7, #12]
 80068be:	681b      	ldr	r3, [r3, #0]
 80068c0:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80068c2:	68fb      	ldr	r3, [r7, #12]
 80068c4:	681b      	ldr	r3, [r3, #0]
 80068c6:	f042 0202 	orr.w	r2, r2, #2
 80068ca:	65da      	str	r2, [r3, #92]	@ 0x5c
 80068cc:	e003      	b.n	80068d6 <HAL_FDCAN_ActivateNotification+0x6a>
    }
    else
    {
      /* Enable Interrupt lines 0 and 1 */
      hfdcan->Instance->ILE = (FDCAN_INTERRUPT_LINE0 | FDCAN_INTERRUPT_LINE1);
 80068ce:	68fb      	ldr	r3, [r7, #12]
 80068d0:	681b      	ldr	r3, [r3, #0]
 80068d2:	2203      	movs	r2, #3
 80068d4:	65da      	str	r2, [r3, #92]	@ 0x5c
    }

    if ((ActiveITs & FDCAN_IT_TX_COMPLETE) != 0U)
 80068d6:	68bb      	ldr	r3, [r7, #8]
 80068d8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80068dc:	2b00      	cmp	r3, #0
 80068de:	d009      	beq.n	80068f4 <HAL_FDCAN_ActivateNotification+0x88>
    {
      /* Enable Tx Buffer Transmission Interrupt to set TC flag in IR register,
         but interrupt will only occur if TC is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBTIE, BufferIndexes);
 80068e0:	68fb      	ldr	r3, [r7, #12]
 80068e2:	681b      	ldr	r3, [r3, #0]
 80068e4:	f8d3 10e0 	ldr.w	r1, [r3, #224]	@ 0xe0
 80068e8:	68fb      	ldr	r3, [r7, #12]
 80068ea:	681b      	ldr	r3, [r3, #0]
 80068ec:	687a      	ldr	r2, [r7, #4]
 80068ee:	430a      	orrs	r2, r1
 80068f0:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
    }

    if ((ActiveITs & FDCAN_IT_TX_ABORT_COMPLETE) != 0U)
 80068f4:	68bb      	ldr	r3, [r7, #8]
 80068f6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80068fa:	2b00      	cmp	r3, #0
 80068fc:	d009      	beq.n	8006912 <HAL_FDCAN_ActivateNotification+0xa6>
    {
      /* Enable Tx Buffer Cancellation Finished Interrupt to set TCF flag in IR register,
         but interrupt will only occur if TCF is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBCIE, BufferIndexes);
 80068fe:	68fb      	ldr	r3, [r7, #12]
 8006900:	681b      	ldr	r3, [r3, #0]
 8006902:	f8d3 10e4 	ldr.w	r1, [r3, #228]	@ 0xe4
 8006906:	68fb      	ldr	r3, [r7, #12]
 8006908:	681b      	ldr	r3, [r3, #0]
 800690a:	687a      	ldr	r2, [r7, #4]
 800690c:	430a      	orrs	r2, r1
 800690e:	f8c3 20e4 	str.w	r2, [r3, #228]	@ 0xe4
    }

    /* Enable the selected interrupts */
    __HAL_FDCAN_ENABLE_IT(hfdcan, ActiveITs);
 8006912:	68fb      	ldr	r3, [r7, #12]
 8006914:	681b      	ldr	r3, [r3, #0]
 8006916:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8006918:	68ba      	ldr	r2, [r7, #8]
 800691a:	4b0f      	ldr	r3, [pc, #60]	@ (8006958 <HAL_FDCAN_ActivateNotification+0xec>)
 800691c:	4013      	ands	r3, r2
 800691e:	68fa      	ldr	r2, [r7, #12]
 8006920:	6812      	ldr	r2, [r2, #0]
 8006922:	430b      	orrs	r3, r1
 8006924:	6553      	str	r3, [r2, #84]	@ 0x54
 8006926:	4b0d      	ldr	r3, [pc, #52]	@ (800695c <HAL_FDCAN_ActivateNotification+0xf0>)
 8006928:	695a      	ldr	r2, [r3, #20]
 800692a:	68bb      	ldr	r3, [r7, #8]
 800692c:	0f9b      	lsrs	r3, r3, #30
 800692e:	490b      	ldr	r1, [pc, #44]	@ (800695c <HAL_FDCAN_ActivateNotification+0xf0>)
 8006930:	4313      	orrs	r3, r2
 8006932:	614b      	str	r3, [r1, #20]

    /* Return function status */
    return HAL_OK;
 8006934:	2300      	movs	r3, #0
 8006936:	e008      	b.n	800694a <HAL_FDCAN_ActivateNotification+0xde>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 8006938:	68fb      	ldr	r3, [r7, #12]
 800693a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800693e:	f043 0202 	orr.w	r2, r3, #2
 8006942:	68fb      	ldr	r3, [r7, #12]
 8006944:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 8006948:	2301      	movs	r3, #1
  }
}
 800694a:	4618      	mov	r0, r3
 800694c:	371c      	adds	r7, #28
 800694e:	46bd      	mov	sp, r7
 8006950:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006954:	4770      	bx	lr
 8006956:	bf00      	nop
 8006958:	3fcfffff 	.word	0x3fcfffff
 800695c:	4000a800 	.word	0x4000a800

08006960 <HAL_FDCAN_IRQHandler>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
void HAL_FDCAN_IRQHandler(FDCAN_HandleTypeDef *hfdcan)
{
 8006960:	b580      	push	{r7, lr}
 8006962:	b096      	sub	sp, #88	@ 0x58
 8006964:	af00      	add	r7, sp, #0
 8006966:	6078      	str	r0, [r7, #4]
  uint32_t itsourceIE;
  uint32_t itsourceTTIE;
  uint32_t itflagIR;
  uint32_t itflagTTIR;

  ClkCalibrationITs = (FDCAN_CCU->IR << 30);
 8006968:	4b9a      	ldr	r3, [pc, #616]	@ (8006bd4 <HAL_FDCAN_IRQHandler+0x274>)
 800696a:	691b      	ldr	r3, [r3, #16]
 800696c:	079b      	lsls	r3, r3, #30
 800696e:	657b      	str	r3, [r7, #84]	@ 0x54
  ClkCalibrationITs &= (FDCAN_CCU->IE << 30);
 8006970:	4b98      	ldr	r3, [pc, #608]	@ (8006bd4 <HAL_FDCAN_IRQHandler+0x274>)
 8006972:	695b      	ldr	r3, [r3, #20]
 8006974:	079b      	lsls	r3, r3, #30
 8006976:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8006978:	4013      	ands	r3, r2
 800697a:	657b      	str	r3, [r7, #84]	@ 0x54
  TxEventFifoITs = hfdcan->Instance->IR & FDCAN_TX_EVENT_FIFO_MASK;
 800697c:	687b      	ldr	r3, [r7, #4]
 800697e:	681b      	ldr	r3, [r3, #0]
 8006980:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006982:	f403 4370 	and.w	r3, r3, #61440	@ 0xf000
 8006986:	653b      	str	r3, [r7, #80]	@ 0x50
  TxEventFifoITs &= hfdcan->Instance->IE;
 8006988:	687b      	ldr	r3, [r7, #4]
 800698a:	681b      	ldr	r3, [r3, #0]
 800698c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800698e:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8006990:	4013      	ands	r3, r2
 8006992:	653b      	str	r3, [r7, #80]	@ 0x50
  RxFifo0ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO0_MASK;
 8006994:	687b      	ldr	r3, [r7, #4]
 8006996:	681b      	ldr	r3, [r3, #0]
 8006998:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800699a:	f003 030f 	and.w	r3, r3, #15
 800699e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RxFifo0ITs &= hfdcan->Instance->IE;
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	681b      	ldr	r3, [r3, #0]
 80069a4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80069a6:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80069a8:	4013      	ands	r3, r2
 80069aa:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RxFifo1ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO1_MASK;
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	681b      	ldr	r3, [r3, #0]
 80069b0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80069b2:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80069b6:	64bb      	str	r3, [r7, #72]	@ 0x48
  RxFifo1ITs &= hfdcan->Instance->IE;
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	681b      	ldr	r3, [r3, #0]
 80069bc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80069be:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80069c0:	4013      	ands	r3, r2
 80069c2:	64bb      	str	r3, [r7, #72]	@ 0x48
  Errors = hfdcan->Instance->IR & FDCAN_ERROR_MASK;
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	681b      	ldr	r3, [r3, #0]
 80069c8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80069ca:	f003 5371 	and.w	r3, r3, #1010827264	@ 0x3c400000
 80069ce:	647b      	str	r3, [r7, #68]	@ 0x44
  Errors &= hfdcan->Instance->IE;
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	681b      	ldr	r3, [r3, #0]
 80069d4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80069d6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80069d8:	4013      	ands	r3, r2
 80069da:	647b      	str	r3, [r7, #68]	@ 0x44
  ErrorStatusITs = hfdcan->Instance->IR & FDCAN_ERROR_STATUS_MASK;
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	681b      	ldr	r3, [r3, #0]
 80069e0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80069e2:	f003 7360 	and.w	r3, r3, #58720256	@ 0x3800000
 80069e6:	643b      	str	r3, [r7, #64]	@ 0x40
  ErrorStatusITs &= hfdcan->Instance->IE;
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	681b      	ldr	r3, [r3, #0]
 80069ec:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80069ee:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80069f0:	4013      	ands	r3, r2
 80069f2:	643b      	str	r3, [r7, #64]	@ 0x40
  itsourceIE = hfdcan->Instance->IE;
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	681b      	ldr	r3, [r3, #0]
 80069f8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80069fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
  itflagIR = hfdcan->Instance->IR;
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	681b      	ldr	r3, [r3, #0]
 8006a00:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006a02:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* High Priority Message interrupt management *******************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_RX_HIGH_PRIORITY_MSG) != RESET)
 8006a04:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006a06:	0a1b      	lsrs	r3, r3, #8
 8006a08:	f003 0301 	and.w	r3, r3, #1
 8006a0c:	2b00      	cmp	r3, #0
 8006a0e:	d010      	beq.n	8006a32 <HAL_FDCAN_IRQHandler+0xd2>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG) != RESET)
 8006a10:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006a12:	0a1b      	lsrs	r3, r3, #8
 8006a14:	f003 0301 	and.w	r3, r3, #1
 8006a18:	2b00      	cmp	r3, #0
 8006a1a:	d00a      	beq.n	8006a32 <HAL_FDCAN_IRQHandler+0xd2>
    {
      /* Clear the High Priority Message flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG);
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	681b      	ldr	r3, [r3, #0]
 8006a20:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8006a24:	651a      	str	r2, [r3, #80]	@ 0x50
 8006a26:	4b6b      	ldr	r3, [pc, #428]	@ (8006bd4 <HAL_FDCAN_IRQHandler+0x274>)
 8006a28:	2200      	movs	r2, #0
 8006a2a:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->HighPriorityMessageCallback(hfdcan);
#else
      /* High Priority Message Callback */
      HAL_FDCAN_HighPriorityMessageCallback(hfdcan);
 8006a2c:	6878      	ldr	r0, [r7, #4]
 8006a2e:	f000 fa54 	bl	8006eda <HAL_FDCAN_HighPriorityMessageCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Abort interrupt management **********************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TX_ABORT_COMPLETE) != RESET)
 8006a32:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006a34:	0a9b      	lsrs	r3, r3, #10
 8006a36:	f003 0301 	and.w	r3, r3, #1
 8006a3a:	2b00      	cmp	r3, #0
 8006a3c:	d01d      	beq.n	8006a7a <HAL_FDCAN_IRQHandler+0x11a>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TX_ABORT_COMPLETE) != RESET)
 8006a3e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006a40:	0a9b      	lsrs	r3, r3, #10
 8006a42:	f003 0301 	and.w	r3, r3, #1
 8006a46:	2b00      	cmp	r3, #0
 8006a48:	d017      	beq.n	8006a7a <HAL_FDCAN_IRQHandler+0x11a>
    {
      /* List of aborted monitored buffers */
      AbortedBuffers = hfdcan->Instance->TXBCF;
 8006a4a:	687b      	ldr	r3, [r7, #4]
 8006a4c:	681b      	ldr	r3, [r3, #0]
 8006a4e:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8006a52:	637b      	str	r3, [r7, #52]	@ 0x34
      AbortedBuffers &= hfdcan->Instance->TXBCIE;
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	681b      	ldr	r3, [r3, #0]
 8006a58:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8006a5c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8006a5e:	4013      	ands	r3, r2
 8006a60:	637b      	str	r3, [r7, #52]	@ 0x34

      /* Clear the Transmission Cancellation flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_ABORT_COMPLETE);
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	681b      	ldr	r3, [r3, #0]
 8006a66:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8006a6a:	651a      	str	r2, [r3, #80]	@ 0x50
 8006a6c:	4b59      	ldr	r3, [pc, #356]	@ (8006bd4 <HAL_FDCAN_IRQHandler+0x274>)
 8006a6e:	2200      	movs	r2, #0
 8006a70:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferAbortCallback(hfdcan, AbortedBuffers);
#else
      /* Transmission Cancellation Callback */
      HAL_FDCAN_TxBufferAbortCallback(hfdcan, AbortedBuffers);
 8006a72:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8006a74:	6878      	ldr	r0, [r7, #4]
 8006a76:	f000 fa07 	bl	8006e88 <HAL_FDCAN_TxBufferAbortCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Clock calibration unit interrupts management *****************************/
  if (ClkCalibrationITs != 0U)
 8006a7a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006a7c:	2b00      	cmp	r3, #0
 8006a7e:	d00d      	beq.n	8006a9c <HAL_FDCAN_IRQHandler+0x13c>
  {
    /* Clear the Clock Calibration flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, ClkCalibrationITs);
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	681a      	ldr	r2, [r3, #0]
 8006a84:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8006a86:	4b54      	ldr	r3, [pc, #336]	@ (8006bd8 <HAL_FDCAN_IRQHandler+0x278>)
 8006a88:	400b      	ands	r3, r1
 8006a8a:	6513      	str	r3, [r2, #80]	@ 0x50
 8006a8c:	4a51      	ldr	r2, [pc, #324]	@ (8006bd4 <HAL_FDCAN_IRQHandler+0x274>)
 8006a8e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006a90:	0f9b      	lsrs	r3, r3, #30
 8006a92:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ClockCalibrationCallback(hfdcan, ClkCalibrationITs);
#else
    /* Clock Calibration Callback */
    HAL_FDCAN_ClockCalibrationCallback(hfdcan, ClkCalibrationITs);
 8006a94:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8006a96:	6878      	ldr	r0, [r7, #4]
 8006a98:	f000 f9c0 	bl	8006e1c <HAL_FDCAN_ClockCalibrationCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Tx event FIFO interrupts management **************************************/
  if (TxEventFifoITs != 0U)
 8006a9c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006a9e:	2b00      	cmp	r3, #0
 8006aa0:	d00d      	beq.n	8006abe <HAL_FDCAN_IRQHandler+0x15e>
  {
    /* Clear the Tx Event FIFO flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, TxEventFifoITs);
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	681a      	ldr	r2, [r3, #0]
 8006aa6:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8006aa8:	4b4b      	ldr	r3, [pc, #300]	@ (8006bd8 <HAL_FDCAN_IRQHandler+0x278>)
 8006aaa:	400b      	ands	r3, r1
 8006aac:	6513      	str	r3, [r2, #80]	@ 0x50
 8006aae:	4a49      	ldr	r2, [pc, #292]	@ (8006bd4 <HAL_FDCAN_IRQHandler+0x274>)
 8006ab0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006ab2:	0f9b      	lsrs	r3, r3, #30
 8006ab4:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->TxEventFifoCallback(hfdcan, TxEventFifoITs);
#else
    /* Tx Event FIFO Callback */
    HAL_FDCAN_TxEventFifoCallback(hfdcan, TxEventFifoITs);
 8006ab6:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8006ab8:	6878      	ldr	r0, [r7, #4]
 8006aba:	f000 f9ba 	bl	8006e32 <HAL_FDCAN_TxEventFifoCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 0 interrupts management ******************************************/
  if (RxFifo0ITs != 0U)
 8006abe:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006ac0:	2b00      	cmp	r3, #0
 8006ac2:	d00d      	beq.n	8006ae0 <HAL_FDCAN_IRQHandler+0x180>
  {
    /* Clear the Rx FIFO 0 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo0ITs);
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	681a      	ldr	r2, [r3, #0]
 8006ac8:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 8006aca:	4b43      	ldr	r3, [pc, #268]	@ (8006bd8 <HAL_FDCAN_IRQHandler+0x278>)
 8006acc:	400b      	ands	r3, r1
 8006ace:	6513      	str	r3, [r2, #80]	@ 0x50
 8006ad0:	4a40      	ldr	r2, [pc, #256]	@ (8006bd4 <HAL_FDCAN_IRQHandler+0x274>)
 8006ad2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006ad4:	0f9b      	lsrs	r3, r3, #30
 8006ad6:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo0Callback(hfdcan, RxFifo0ITs);
#else
    /* Rx FIFO 0 Callback */
    HAL_FDCAN_RxFifo0Callback(hfdcan, RxFifo0ITs);
 8006ad8:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 8006ada:	6878      	ldr	r0, [r7, #4]
 8006adc:	f7fa fee2 	bl	80018a4 <HAL_FDCAN_RxFifo0Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 1 interrupts management ******************************************/
  if (RxFifo1ITs != 0U)
 8006ae0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006ae2:	2b00      	cmp	r3, #0
 8006ae4:	d00d      	beq.n	8006b02 <HAL_FDCAN_IRQHandler+0x1a2>
  {
    /* Clear the Rx FIFO 1 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo1ITs);
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	681a      	ldr	r2, [r3, #0]
 8006aea:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8006aec:	4b3a      	ldr	r3, [pc, #232]	@ (8006bd8 <HAL_FDCAN_IRQHandler+0x278>)
 8006aee:	400b      	ands	r3, r1
 8006af0:	6513      	str	r3, [r2, #80]	@ 0x50
 8006af2:	4a38      	ldr	r2, [pc, #224]	@ (8006bd4 <HAL_FDCAN_IRQHandler+0x274>)
 8006af4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006af6:	0f9b      	lsrs	r3, r3, #30
 8006af8:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo1Callback(hfdcan, RxFifo1ITs);
#else
    /* Rx FIFO 1 Callback */
    HAL_FDCAN_RxFifo1Callback(hfdcan, RxFifo1ITs);
 8006afa:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8006afc:	6878      	ldr	r0, [r7, #4]
 8006afe:	f000 f9a3 	bl	8006e48 <HAL_FDCAN_RxFifo1Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Tx FIFO empty interrupt management ***************************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TX_FIFO_EMPTY) != RESET)
 8006b02:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006b04:	0adb      	lsrs	r3, r3, #11
 8006b06:	f003 0301 	and.w	r3, r3, #1
 8006b0a:	2b00      	cmp	r3, #0
 8006b0c:	d010      	beq.n	8006b30 <HAL_FDCAN_IRQHandler+0x1d0>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TX_FIFO_EMPTY) != RESET)
 8006b0e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006b10:	0adb      	lsrs	r3, r3, #11
 8006b12:	f003 0301 	and.w	r3, r3, #1
 8006b16:	2b00      	cmp	r3, #0
 8006b18:	d00a      	beq.n	8006b30 <HAL_FDCAN_IRQHandler+0x1d0>
    {
      /* Clear the Tx FIFO empty flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_FIFO_EMPTY);
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	681b      	ldr	r3, [r3, #0]
 8006b1e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8006b22:	651a      	str	r2, [r3, #80]	@ 0x50
 8006b24:	4b2b      	ldr	r3, [pc, #172]	@ (8006bd4 <HAL_FDCAN_IRQHandler+0x274>)
 8006b26:	2200      	movs	r2, #0
 8006b28:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxFifoEmptyCallback(hfdcan);
#else
      /* Tx FIFO empty Callback */
      HAL_FDCAN_TxFifoEmptyCallback(hfdcan);
 8006b2a:	6878      	ldr	r0, [r7, #4]
 8006b2c:	f000 f997 	bl	8006e5e <HAL_FDCAN_TxFifoEmptyCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Complete interrupt management *******************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TX_COMPLETE) != RESET)
 8006b30:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006b32:	0a5b      	lsrs	r3, r3, #9
 8006b34:	f003 0301 	and.w	r3, r3, #1
 8006b38:	2b00      	cmp	r3, #0
 8006b3a:	d01d      	beq.n	8006b78 <HAL_FDCAN_IRQHandler+0x218>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TX_COMPLETE) != RESET)
 8006b3c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006b3e:	0a5b      	lsrs	r3, r3, #9
 8006b40:	f003 0301 	and.w	r3, r3, #1
 8006b44:	2b00      	cmp	r3, #0
 8006b46:	d017      	beq.n	8006b78 <HAL_FDCAN_IRQHandler+0x218>
    {
      /* List of transmitted monitored buffers */
      TransmittedBuffers = hfdcan->Instance->TXBTO;
 8006b48:	687b      	ldr	r3, [r7, #4]
 8006b4a:	681b      	ldr	r3, [r3, #0]
 8006b4c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8006b50:	633b      	str	r3, [r7, #48]	@ 0x30
      TransmittedBuffers &= hfdcan->Instance->TXBTIE;
 8006b52:	687b      	ldr	r3, [r7, #4]
 8006b54:	681b      	ldr	r3, [r3, #0]
 8006b56:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8006b5a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006b5c:	4013      	ands	r3, r2
 8006b5e:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Clear the Transmission Complete flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_COMPLETE);
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	681b      	ldr	r3, [r3, #0]
 8006b64:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006b68:	651a      	str	r2, [r3, #80]	@ 0x50
 8006b6a:	4b1a      	ldr	r3, [pc, #104]	@ (8006bd4 <HAL_FDCAN_IRQHandler+0x274>)
 8006b6c:	2200      	movs	r2, #0
 8006b6e:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
#else
      /* Transmission Complete Callback */
      HAL_FDCAN_TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
 8006b70:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8006b72:	6878      	ldr	r0, [r7, #4]
 8006b74:	f000 f97d 	bl	8006e72 <HAL_FDCAN_TxBufferCompleteCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Rx Buffer New Message interrupt management *******************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_RX_BUFFER_NEW_MESSAGE) != RESET)
 8006b78:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006b7a:	0cdb      	lsrs	r3, r3, #19
 8006b7c:	f003 0301 	and.w	r3, r3, #1
 8006b80:	2b00      	cmp	r3, #0
 8006b82:	d010      	beq.n	8006ba6 <HAL_FDCAN_IRQHandler+0x246>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_RX_BUFFER_NEW_MESSAGE) != RESET)
 8006b84:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006b86:	0cdb      	lsrs	r3, r3, #19
 8006b88:	f003 0301 	and.w	r3, r3, #1
 8006b8c:	2b00      	cmp	r3, #0
 8006b8e:	d00a      	beq.n	8006ba6 <HAL_FDCAN_IRQHandler+0x246>
    {
      /* Clear the Rx Buffer New Message flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RX_BUFFER_NEW_MESSAGE);
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	681b      	ldr	r3, [r3, #0]
 8006b94:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8006b98:	651a      	str	r2, [r3, #80]	@ 0x50
 8006b9a:	4b0e      	ldr	r3, [pc, #56]	@ (8006bd4 <HAL_FDCAN_IRQHandler+0x274>)
 8006b9c:	2200      	movs	r2, #0
 8006b9e:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->RxBufferNewMessageCallback(hfdcan);
#else
      /* Rx Buffer New Message Callback */
      HAL_FDCAN_RxBufferNewMessageCallback(hfdcan);
 8006ba0:	6878      	ldr	r0, [r7, #4]
 8006ba2:	f000 f97c 	bl	8006e9e <HAL_FDCAN_RxBufferNewMessageCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timestamp Wraparound interrupt management ********************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TIMESTAMP_WRAPAROUND) != RESET)
 8006ba6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006ba8:	0c1b      	lsrs	r3, r3, #16
 8006baa:	f003 0301 	and.w	r3, r3, #1
 8006bae:	2b00      	cmp	r3, #0
 8006bb0:	d016      	beq.n	8006be0 <HAL_FDCAN_IRQHandler+0x280>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TIMESTAMP_WRAPAROUND) != RESET)
 8006bb2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006bb4:	0c1b      	lsrs	r3, r3, #16
 8006bb6:	f003 0301 	and.w	r3, r3, #1
 8006bba:	2b00      	cmp	r3, #0
 8006bbc:	d010      	beq.n	8006be0 <HAL_FDCAN_IRQHandler+0x280>
    {
      /* Clear the Timestamp Wraparound flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMESTAMP_WRAPAROUND);
 8006bbe:	687b      	ldr	r3, [r7, #4]
 8006bc0:	681b      	ldr	r3, [r3, #0]
 8006bc2:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8006bc6:	651a      	str	r2, [r3, #80]	@ 0x50
 8006bc8:	4b02      	ldr	r3, [pc, #8]	@ (8006bd4 <HAL_FDCAN_IRQHandler+0x274>)
 8006bca:	2200      	movs	r2, #0
 8006bcc:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimestampWraparoundCallback(hfdcan);
#else
      /* Timestamp Wraparound Callback */
      HAL_FDCAN_TimestampWraparoundCallback(hfdcan);
 8006bce:	6878      	ldr	r0, [r7, #4]
 8006bd0:	e004      	b.n	8006bdc <HAL_FDCAN_IRQHandler+0x27c>
 8006bd2:	bf00      	nop
 8006bd4:	4000a800 	.word	0x4000a800
 8006bd8:	3fcfffff 	.word	0x3fcfffff
 8006bdc:	f000 f969 	bl	8006eb2 <HAL_FDCAN_TimestampWraparoundCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timeout Occurred interrupt management ************************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TIMEOUT_OCCURRED) != RESET)
 8006be0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006be2:	0c9b      	lsrs	r3, r3, #18
 8006be4:	f003 0301 	and.w	r3, r3, #1
 8006be8:	2b00      	cmp	r3, #0
 8006bea:	d010      	beq.n	8006c0e <HAL_FDCAN_IRQHandler+0x2ae>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TIMEOUT_OCCURRED) != RESET)
 8006bec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006bee:	0c9b      	lsrs	r3, r3, #18
 8006bf0:	f003 0301 	and.w	r3, r3, #1
 8006bf4:	2b00      	cmp	r3, #0
 8006bf6:	d00a      	beq.n	8006c0e <HAL_FDCAN_IRQHandler+0x2ae>
    {
      /* Clear the Timeout Occurred flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMEOUT_OCCURRED);
 8006bf8:	687b      	ldr	r3, [r7, #4]
 8006bfa:	681b      	ldr	r3, [r3, #0]
 8006bfc:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8006c00:	651a      	str	r2, [r3, #80]	@ 0x50
 8006c02:	4b83      	ldr	r3, [pc, #524]	@ (8006e10 <HAL_FDCAN_IRQHandler+0x4b0>)
 8006c04:	2200      	movs	r2, #0
 8006c06:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimeoutOccurredCallback(hfdcan);
#else
      /* Timeout Occurred Callback */
      HAL_FDCAN_TimeoutOccurredCallback(hfdcan);
 8006c08:	6878      	ldr	r0, [r7, #4]
 8006c0a:	f000 f95c 	bl	8006ec6 <HAL_FDCAN_TimeoutOccurredCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Message RAM access failure interrupt management **************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_RAM_ACCESS_FAILURE) != RESET)
 8006c0e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006c10:	0c5b      	lsrs	r3, r3, #17
 8006c12:	f003 0301 	and.w	r3, r3, #1
 8006c16:	2b00      	cmp	r3, #0
 8006c18:	d015      	beq.n	8006c46 <HAL_FDCAN_IRQHandler+0x2e6>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_RAM_ACCESS_FAILURE) != RESET)
 8006c1a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006c1c:	0c5b      	lsrs	r3, r3, #17
 8006c1e:	f003 0301 	and.w	r3, r3, #1
 8006c22:	2b00      	cmp	r3, #0
 8006c24:	d00f      	beq.n	8006c46 <HAL_FDCAN_IRQHandler+0x2e6>
    {
      /* Clear the Message RAM access failure flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RAM_ACCESS_FAILURE);
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	681b      	ldr	r3, [r3, #0]
 8006c2a:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8006c2e:	651a      	str	r2, [r3, #80]	@ 0x50
 8006c30:	4b77      	ldr	r3, [pc, #476]	@ (8006e10 <HAL_FDCAN_IRQHandler+0x4b0>)
 8006c32:	2200      	movs	r2, #0
 8006c34:	611a      	str	r2, [r3, #16]

      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_RAM_ACCESS;
 8006c36:	687b      	ldr	r3, [r7, #4]
 8006c38:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8006c3c:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
    }
  }

  /* Error Status interrupts management ***************************************/
  if (ErrorStatusITs != 0U)
 8006c46:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006c48:	2b00      	cmp	r3, #0
 8006c4a:	d00d      	beq.n	8006c68 <HAL_FDCAN_IRQHandler+0x308>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, ErrorStatusITs);
 8006c4c:	687b      	ldr	r3, [r7, #4]
 8006c4e:	681a      	ldr	r2, [r3, #0]
 8006c50:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006c52:	4b70      	ldr	r3, [pc, #448]	@ (8006e14 <HAL_FDCAN_IRQHandler+0x4b4>)
 8006c54:	400b      	ands	r3, r1
 8006c56:	6513      	str	r3, [r2, #80]	@ 0x50
 8006c58:	4a6d      	ldr	r2, [pc, #436]	@ (8006e10 <HAL_FDCAN_IRQHandler+0x4b0>)
 8006c5a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006c5c:	0f9b      	lsrs	r3, r3, #30
 8006c5e:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorStatusCallback(hfdcan, ErrorStatusITs);
#else
    /* Error Status Callback */
    HAL_FDCAN_ErrorStatusCallback(hfdcan, ErrorStatusITs);
 8006c60:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006c62:	6878      	ldr	r0, [r7, #4]
 8006c64:	f000 f94d 	bl	8006f02 <HAL_FDCAN_ErrorStatusCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Error interrupts management **********************************************/
  if (Errors != 0U)
 8006c68:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006c6a:	2b00      	cmp	r3, #0
 8006c6c:	d011      	beq.n	8006c92 <HAL_FDCAN_IRQHandler+0x332>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, Errors);
 8006c6e:	687b      	ldr	r3, [r7, #4]
 8006c70:	681a      	ldr	r2, [r3, #0]
 8006c72:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8006c74:	4b67      	ldr	r3, [pc, #412]	@ (8006e14 <HAL_FDCAN_IRQHandler+0x4b4>)
 8006c76:	400b      	ands	r3, r1
 8006c78:	6513      	str	r3, [r2, #80]	@ 0x50
 8006c7a:	4a65      	ldr	r2, [pc, #404]	@ (8006e10 <HAL_FDCAN_IRQHandler+0x4b0>)
 8006c7c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006c7e:	0f9b      	lsrs	r3, r3, #30
 8006c80:	6113      	str	r3, [r2, #16]

    /* Update error code */
    hfdcan->ErrorCode |= Errors;
 8006c82:	687b      	ldr	r3, [r7, #4]
 8006c84:	f8d3 209c 	ldr.w	r2, [r3, #156]	@ 0x9c
 8006c88:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006c8a:	431a      	orrs	r2, r3
 8006c8c:	687b      	ldr	r3, [r7, #4]
 8006c8e:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
  }

  if (hfdcan->Instance == FDCAN1)
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	681b      	ldr	r3, [r3, #0]
 8006c96:	4a60      	ldr	r2, [pc, #384]	@ (8006e18 <HAL_FDCAN_IRQHandler+0x4b8>)
 8006c98:	4293      	cmp	r3, r2
 8006c9a:	f040 80ac 	bne.w	8006df6 <HAL_FDCAN_IRQHandler+0x496>
  {
    if ((hfdcan->ttcan->TTOCF & FDCAN_TTOCF_OM) != 0U)
 8006c9e:	687b      	ldr	r3, [r7, #4]
 8006ca0:	685b      	ldr	r3, [r3, #4]
 8006ca2:	689b      	ldr	r3, [r3, #8]
 8006ca4:	f003 0303 	and.w	r3, r3, #3
 8006ca8:	2b00      	cmp	r3, #0
 8006caa:	f000 80a4 	beq.w	8006df6 <HAL_FDCAN_IRQHandler+0x496>
    {
      TTSchedSyncITs = hfdcan->ttcan->TTIR & FDCAN_TT_SCHEDULE_SYNC_MASK;
 8006cae:	687b      	ldr	r3, [r7, #4]
 8006cb0:	685b      	ldr	r3, [r3, #4]
 8006cb2:	6a1b      	ldr	r3, [r3, #32]
 8006cb4:	f003 030f 	and.w	r3, r3, #15
 8006cb8:	62fb      	str	r3, [r7, #44]	@ 0x2c
      TTSchedSyncITs &= hfdcan->ttcan->TTIE;
 8006cba:	687b      	ldr	r3, [r7, #4]
 8006cbc:	685b      	ldr	r3, [r3, #4]
 8006cbe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006cc0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006cc2:	4013      	ands	r3, r2
 8006cc4:	62fb      	str	r3, [r7, #44]	@ 0x2c
      TTTimeMarkITs = hfdcan->ttcan->TTIR & FDCAN_TT_TIME_MARK_MASK;
 8006cc6:	687b      	ldr	r3, [r7, #4]
 8006cc8:	685b      	ldr	r3, [r3, #4]
 8006cca:	6a1b      	ldr	r3, [r3, #32]
 8006ccc:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8006cd0:	62bb      	str	r3, [r7, #40]	@ 0x28
      TTTimeMarkITs &= hfdcan->ttcan->TTIE;
 8006cd2:	687b      	ldr	r3, [r7, #4]
 8006cd4:	685b      	ldr	r3, [r3, #4]
 8006cd6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006cd8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006cda:	4013      	ands	r3, r2
 8006cdc:	62bb      	str	r3, [r7, #40]	@ 0x28
      TTGlobTimeITs = hfdcan->ttcan->TTIR & FDCAN_TT_GLOBAL_TIME_MASK;
 8006cde:	687b      	ldr	r3, [r7, #4]
 8006ce0:	685b      	ldr	r3, [r3, #4]
 8006ce2:	6a1b      	ldr	r3, [r3, #32]
 8006ce4:	f403 73c0 	and.w	r3, r3, #384	@ 0x180
 8006ce8:	627b      	str	r3, [r7, #36]	@ 0x24
      TTGlobTimeITs &= hfdcan->ttcan->TTIE;
 8006cea:	687b      	ldr	r3, [r7, #4]
 8006cec:	685b      	ldr	r3, [r3, #4]
 8006cee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006cf0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006cf2:	4013      	ands	r3, r2
 8006cf4:	627b      	str	r3, [r7, #36]	@ 0x24
      TTDistErrors = hfdcan->ttcan->TTIR & FDCAN_TT_DISTURBING_ERROR_MASK;
 8006cf6:	687b      	ldr	r3, [r7, #4]
 8006cf8:	685b      	ldr	r3, [r3, #4]
 8006cfa:	6a1b      	ldr	r3, [r3, #32]
 8006cfc:	f403 43fc 	and.w	r3, r3, #32256	@ 0x7e00
 8006d00:	623b      	str	r3, [r7, #32]
      TTDistErrors &= hfdcan->ttcan->TTIE;
 8006d02:	687b      	ldr	r3, [r7, #4]
 8006d04:	685b      	ldr	r3, [r3, #4]
 8006d06:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006d08:	6a3a      	ldr	r2, [r7, #32]
 8006d0a:	4013      	ands	r3, r2
 8006d0c:	623b      	str	r3, [r7, #32]
      TTFatalErrors = hfdcan->ttcan->TTIR & FDCAN_TT_FATAL_ERROR_MASK;
 8006d0e:	687b      	ldr	r3, [r7, #4]
 8006d10:	685b      	ldr	r3, [r3, #4]
 8006d12:	6a1b      	ldr	r3, [r3, #32]
 8006d14:	f403 23f0 	and.w	r3, r3, #491520	@ 0x78000
 8006d18:	61fb      	str	r3, [r7, #28]
      TTFatalErrors &= hfdcan->ttcan->TTIE;
 8006d1a:	687b      	ldr	r3, [r7, #4]
 8006d1c:	685b      	ldr	r3, [r3, #4]
 8006d1e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006d20:	69fa      	ldr	r2, [r7, #28]
 8006d22:	4013      	ands	r3, r2
 8006d24:	61fb      	str	r3, [r7, #28]
      itsourceTTIE = hfdcan->ttcan->TTIE;
 8006d26:	687b      	ldr	r3, [r7, #4]
 8006d28:	685b      	ldr	r3, [r3, #4]
 8006d2a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006d2c:	61bb      	str	r3, [r7, #24]
      itflagTTIR = hfdcan->ttcan->TTIR;
 8006d2e:	687b      	ldr	r3, [r7, #4]
 8006d30:	685b      	ldr	r3, [r3, #4]
 8006d32:	6a1b      	ldr	r3, [r3, #32]
 8006d34:	617b      	str	r3, [r7, #20]

      /* TT Schedule Synchronization interrupts management **********************/
      if (TTSchedSyncITs != 0U)
 8006d36:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006d38:	2b00      	cmp	r3, #0
 8006d3a:	d007      	beq.n	8006d4c <HAL_FDCAN_IRQHandler+0x3ec>
      {
        /* Clear the TT Schedule Synchronization flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTSchedSyncITs);
 8006d3c:	687b      	ldr	r3, [r7, #4]
 8006d3e:	685b      	ldr	r3, [r3, #4]
 8006d40:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006d42:	621a      	str	r2, [r3, #32]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hfdcan->TT_ScheduleSyncCallback(hfdcan, TTSchedSyncITs);
#else
        /* TT Schedule Synchronization Callback */
        HAL_FDCAN_TT_ScheduleSyncCallback(hfdcan, TTSchedSyncITs);
 8006d44:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006d46:	6878      	ldr	r0, [r7, #4]
 8006d48:	f000 f8e6 	bl	8006f18 <HAL_FDCAN_TT_ScheduleSyncCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
      }

      /* TT Time Mark interrupts management *************************************/
      if (TTTimeMarkITs != 0U)
 8006d4c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006d4e:	2b00      	cmp	r3, #0
 8006d50:	d007      	beq.n	8006d62 <HAL_FDCAN_IRQHandler+0x402>
      {
        /* Clear the TT Time Mark flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTTimeMarkITs);
 8006d52:	687b      	ldr	r3, [r7, #4]
 8006d54:	685b      	ldr	r3, [r3, #4]
 8006d56:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006d58:	621a      	str	r2, [r3, #32]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hfdcan->TT_TimeMarkCallback(hfdcan, TTTimeMarkITs);
#else
        /* TT Time Mark Callback */
        HAL_FDCAN_TT_TimeMarkCallback(hfdcan, TTTimeMarkITs);
 8006d5a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006d5c:	6878      	ldr	r0, [r7, #4]
 8006d5e:	f000 f8e6 	bl	8006f2e <HAL_FDCAN_TT_TimeMarkCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
      }

      /* TT Stop Watch interrupt management *************************************/
      if (FDCAN_CHECK_IT_SOURCE(itsourceTTIE, FDCAN_TT_IT_STOP_WATCH) != RESET)
 8006d62:	69bb      	ldr	r3, [r7, #24]
 8006d64:	099b      	lsrs	r3, r3, #6
 8006d66:	f003 0301 	and.w	r3, r3, #1
 8006d6a:	2b00      	cmp	r3, #0
 8006d6c:	d01a      	beq.n	8006da4 <HAL_FDCAN_IRQHandler+0x444>
      {
        if (FDCAN_CHECK_FLAG(itflagTTIR, FDCAN_TT_FLAG_STOP_WATCH) != RESET)
 8006d6e:	697b      	ldr	r3, [r7, #20]
 8006d70:	099b      	lsrs	r3, r3, #6
 8006d72:	f003 0301 	and.w	r3, r3, #1
 8006d76:	2b00      	cmp	r3, #0
 8006d78:	d014      	beq.n	8006da4 <HAL_FDCAN_IRQHandler+0x444>
        {
          /* Retrieve Stop watch Time and Cycle count */
          SWTime = ((hfdcan->ttcan->TTCPT & FDCAN_TTCPT_SWV) >> FDCAN_TTCPT_SWV_Pos);
 8006d7a:	687b      	ldr	r3, [r7, #4]
 8006d7c:	685b      	ldr	r3, [r3, #4]
 8006d7e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006d80:	0c1b      	lsrs	r3, r3, #16
 8006d82:	b29b      	uxth	r3, r3
 8006d84:	613b      	str	r3, [r7, #16]
          SWCycleCount = ((hfdcan->ttcan->TTCPT & FDCAN_TTCPT_CCV) >> FDCAN_TTCPT_CCV_Pos);
 8006d86:	687b      	ldr	r3, [r7, #4]
 8006d88:	685b      	ldr	r3, [r3, #4]
 8006d8a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006d8c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006d90:	60fb      	str	r3, [r7, #12]

          /* Clear the TT Stop Watch flag */
          __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, FDCAN_TT_FLAG_STOP_WATCH);
 8006d92:	687b      	ldr	r3, [r7, #4]
 8006d94:	685b      	ldr	r3, [r3, #4]
 8006d96:	2240      	movs	r2, #64	@ 0x40
 8006d98:	621a      	str	r2, [r3, #32]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hfdcan->TT_StopWatchCallback(hfdcan, SWTime, SWCycleCount);
#else
          /* TT Stop Watch Callback */
          HAL_FDCAN_TT_StopWatchCallback(hfdcan, SWTime, SWCycleCount);
 8006d9a:	68fa      	ldr	r2, [r7, #12]
 8006d9c:	6939      	ldr	r1, [r7, #16]
 8006d9e:	6878      	ldr	r0, [r7, #4]
 8006da0:	f000 f8d0 	bl	8006f44 <HAL_FDCAN_TT_StopWatchCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
        }
      }

      /* TT Global Time interrupts management ***********************************/
      if (TTGlobTimeITs != 0U)
 8006da4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006da6:	2b00      	cmp	r3, #0
 8006da8:	d007      	beq.n	8006dba <HAL_FDCAN_IRQHandler+0x45a>
      {
        /* Clear the TT Global Time flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTGlobTimeITs);
 8006daa:	687b      	ldr	r3, [r7, #4]
 8006dac:	685b      	ldr	r3, [r3, #4]
 8006dae:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006db0:	621a      	str	r2, [r3, #32]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hfdcan->TT_GlobalTimeCallback(hfdcan, TTGlobTimeITs);
#else
        /* TT Global Time Callback */
        HAL_FDCAN_TT_GlobalTimeCallback(hfdcan, TTGlobTimeITs);
 8006db2:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8006db4:	6878      	ldr	r0, [r7, #4]
 8006db6:	f000 f8d1 	bl	8006f5c <HAL_FDCAN_TT_GlobalTimeCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
      }

      /* TT Disturbing Error interrupts management ******************************/
      if (TTDistErrors != 0U)
 8006dba:	6a3b      	ldr	r3, [r7, #32]
 8006dbc:	2b00      	cmp	r3, #0
 8006dbe:	d00b      	beq.n	8006dd8 <HAL_FDCAN_IRQHandler+0x478>
      {
        /* Clear the TT Disturbing Error flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTDistErrors);
 8006dc0:	687b      	ldr	r3, [r7, #4]
 8006dc2:	685b      	ldr	r3, [r3, #4]
 8006dc4:	6a3a      	ldr	r2, [r7, #32]
 8006dc6:	621a      	str	r2, [r3, #32]

        /* Update error code */
        hfdcan->ErrorCode |= TTDistErrors;
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	f8d3 209c 	ldr.w	r2, [r3, #156]	@ 0x9c
 8006dce:	6a3b      	ldr	r3, [r7, #32]
 8006dd0:	431a      	orrs	r2, r3
 8006dd2:	687b      	ldr	r3, [r7, #4]
 8006dd4:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
      }

      /* TT Fatal Error interrupts management ***********************************/
      if (TTFatalErrors != 0U)
 8006dd8:	69fb      	ldr	r3, [r7, #28]
 8006dda:	2b00      	cmp	r3, #0
 8006ddc:	d00b      	beq.n	8006df6 <HAL_FDCAN_IRQHandler+0x496>
      {
        /* Clear the TT Fatal Error flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTFatalErrors);
 8006dde:	687b      	ldr	r3, [r7, #4]
 8006de0:	685b      	ldr	r3, [r3, #4]
 8006de2:	69fa      	ldr	r2, [r7, #28]
 8006de4:	621a      	str	r2, [r3, #32]

        /* Update error code */
        hfdcan->ErrorCode |= TTFatalErrors;
 8006de6:	687b      	ldr	r3, [r7, #4]
 8006de8:	f8d3 209c 	ldr.w	r2, [r3, #156]	@ 0x9c
 8006dec:	69fb      	ldr	r3, [r7, #28]
 8006dee:	431a      	orrs	r2, r3
 8006df0:	687b      	ldr	r3, [r7, #4]
 8006df2:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
      }
    }
  }

  if (hfdcan->ErrorCode != HAL_FDCAN_ERROR_NONE)
 8006df6:	687b      	ldr	r3, [r7, #4]
 8006df8:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8006dfc:	2b00      	cmp	r3, #0
 8006dfe:	d002      	beq.n	8006e06 <HAL_FDCAN_IRQHandler+0x4a6>
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorCallback(hfdcan);
#else
    /* Error Callback */
    HAL_FDCAN_ErrorCallback(hfdcan);
 8006e00:	6878      	ldr	r0, [r7, #4]
 8006e02:	f000 f874 	bl	8006eee <HAL_FDCAN_ErrorCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }
}
 8006e06:	bf00      	nop
 8006e08:	3758      	adds	r7, #88	@ 0x58
 8006e0a:	46bd      	mov	sp, r7
 8006e0c:	bd80      	pop	{r7, pc}
 8006e0e:	bf00      	nop
 8006e10:	4000a800 	.word	0x4000a800
 8006e14:	3fcfffff 	.word	0x3fcfffff
 8006e18:	4000a000 	.word	0x4000a000

08006e1c <HAL_FDCAN_ClockCalibrationCallback>:
  * @param  ClkCalibrationITs indicates which Clock Calibration interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Clock_Calibration_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_ClockCalibrationCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t ClkCalibrationITs)
{
 8006e1c:	b480      	push	{r7}
 8006e1e:	b083      	sub	sp, #12
 8006e20:	af00      	add	r7, sp, #0
 8006e22:	6078      	str	r0, [r7, #4]
 8006e24:	6039      	str	r1, [r7, #0]
  UNUSED(ClkCalibrationITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ClockCalibrationCallback could be implemented in the user file
   */
}
 8006e26:	bf00      	nop
 8006e28:	370c      	adds	r7, #12
 8006e2a:	46bd      	mov	sp, r7
 8006e2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e30:	4770      	bx	lr

08006e32 <HAL_FDCAN_TxEventFifoCallback>:
  * @param  TxEventFifoITs indicates which Tx Event FIFO interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Tx_Event_Fifo_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TxEventFifoCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TxEventFifoITs)
{
 8006e32:	b480      	push	{r7}
 8006e34:	b083      	sub	sp, #12
 8006e36:	af00      	add	r7, sp, #0
 8006e38:	6078      	str	r0, [r7, #4]
 8006e3a:	6039      	str	r1, [r7, #0]
  UNUSED(TxEventFifoITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxEventFifoCallback could be implemented in the user file
   */
}
 8006e3c:	bf00      	nop
 8006e3e:	370c      	adds	r7, #12
 8006e40:	46bd      	mov	sp, r7
 8006e42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e46:	4770      	bx	lr

08006e48 <HAL_FDCAN_RxFifo1Callback>:
  * @param  RxFifo1ITs indicates which Rx FIFO 1 interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Rx_Fifo1_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_RxFifo1Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo1ITs)
{
 8006e48:	b480      	push	{r7}
 8006e4a:	b083      	sub	sp, #12
 8006e4c:	af00      	add	r7, sp, #0
 8006e4e:	6078      	str	r0, [r7, #4]
 8006e50:	6039      	str	r1, [r7, #0]
  UNUSED(RxFifo1ITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_RxFifo1Callback could be implemented in the user file
   */
}
 8006e52:	bf00      	nop
 8006e54:	370c      	adds	r7, #12
 8006e56:	46bd      	mov	sp, r7
 8006e58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e5c:	4770      	bx	lr

08006e5e <HAL_FDCAN_TxFifoEmptyCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TxFifoEmptyCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8006e5e:	b480      	push	{r7}
 8006e60:	b083      	sub	sp, #12
 8006e62:	af00      	add	r7, sp, #0
 8006e64:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxFifoEmptyCallback could be implemented in the user file
   */
}
 8006e66:	bf00      	nop
 8006e68:	370c      	adds	r7, #12
 8006e6a:	46bd      	mov	sp, r7
 8006e6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e70:	4770      	bx	lr

08006e72 <HAL_FDCAN_TxBufferCompleteCallback>:
  * @param  BufferIndexes Indexes of the transmitted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferCompleteCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 8006e72:	b480      	push	{r7}
 8006e74:	b083      	sub	sp, #12
 8006e76:	af00      	add	r7, sp, #0
 8006e78:	6078      	str	r0, [r7, #4]
 8006e7a:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferCompleteCallback could be implemented in the user file
   */
}
 8006e7c:	bf00      	nop
 8006e7e:	370c      	adds	r7, #12
 8006e80:	46bd      	mov	sp, r7
 8006e82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e86:	4770      	bx	lr

08006e88 <HAL_FDCAN_TxBufferAbortCallback>:
  * @param  BufferIndexes Indexes of the aborted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferAbortCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 8006e88:	b480      	push	{r7}
 8006e8a:	b083      	sub	sp, #12
 8006e8c:	af00      	add	r7, sp, #0
 8006e8e:	6078      	str	r0, [r7, #4]
 8006e90:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferAbortCallback could be implemented in the user file
   */
}
 8006e92:	bf00      	nop
 8006e94:	370c      	adds	r7, #12
 8006e96:	46bd      	mov	sp, r7
 8006e98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e9c:	4770      	bx	lr

08006e9e <HAL_FDCAN_RxBufferNewMessageCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_RxBufferNewMessageCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8006e9e:	b480      	push	{r7}
 8006ea0:	b083      	sub	sp, #12
 8006ea2:	af00      	add	r7, sp, #0
 8006ea4:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_RxBufferNewMessageCallback could be implemented in the user file
   */
}
 8006ea6:	bf00      	nop
 8006ea8:	370c      	adds	r7, #12
 8006eaa:	46bd      	mov	sp, r7
 8006eac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006eb0:	4770      	bx	lr

08006eb2 <HAL_FDCAN_TimestampWraparoundCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimestampWraparoundCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8006eb2:	b480      	push	{r7}
 8006eb4:	b083      	sub	sp, #12
 8006eb6:	af00      	add	r7, sp, #0
 8006eb8:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimestampWraparoundCallback could be implemented in the user file
   */
}
 8006eba:	bf00      	nop
 8006ebc:	370c      	adds	r7, #12
 8006ebe:	46bd      	mov	sp, r7
 8006ec0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ec4:	4770      	bx	lr

08006ec6 <HAL_FDCAN_TimeoutOccurredCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimeoutOccurredCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8006ec6:	b480      	push	{r7}
 8006ec8:	b083      	sub	sp, #12
 8006eca:	af00      	add	r7, sp, #0
 8006ecc:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimeoutOccurredCallback could be implemented in the user file
   */
}
 8006ece:	bf00      	nop
 8006ed0:	370c      	adds	r7, #12
 8006ed2:	46bd      	mov	sp, r7
 8006ed4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ed8:	4770      	bx	lr

08006eda <HAL_FDCAN_HighPriorityMessageCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_HighPriorityMessageCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8006eda:	b480      	push	{r7}
 8006edc:	b083      	sub	sp, #12
 8006ede:	af00      	add	r7, sp, #0
 8006ee0:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_HighPriorityMessageCallback could be implemented in the user file
   */
}
 8006ee2:	bf00      	nop
 8006ee4:	370c      	adds	r7, #12
 8006ee6:	46bd      	mov	sp, r7
 8006ee8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006eec:	4770      	bx	lr

08006eee <HAL_FDCAN_ErrorCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8006eee:	b480      	push	{r7}
 8006ef0:	b083      	sub	sp, #12
 8006ef2:	af00      	add	r7, sp, #0
 8006ef4:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorCallback could be implemented in the user file
   */
}
 8006ef6:	bf00      	nop
 8006ef8:	370c      	adds	r7, #12
 8006efa:	46bd      	mov	sp, r7
 8006efc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f00:	4770      	bx	lr

08006f02 <HAL_FDCAN_ErrorStatusCallback>:
  * @param  ErrorStatusITs indicates which Error Status interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Error_Status_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorStatusCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t ErrorStatusITs)
{
 8006f02:	b480      	push	{r7}
 8006f04:	b083      	sub	sp, #12
 8006f06:	af00      	add	r7, sp, #0
 8006f08:	6078      	str	r0, [r7, #4]
 8006f0a:	6039      	str	r1, [r7, #0]
  UNUSED(ErrorStatusITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorStatusCallback could be implemented in the user file
   */
}
 8006f0c:	bf00      	nop
 8006f0e:	370c      	adds	r7, #12
 8006f10:	46bd      	mov	sp, r7
 8006f12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f16:	4770      	bx	lr

08006f18 <HAL_FDCAN_TT_ScheduleSyncCallback>:
  * @param  TTSchedSyncITs indicates which TT Schedule Synchronization interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_TTScheduleSynchronization_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TT_ScheduleSyncCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TTSchedSyncITs)
{
 8006f18:	b480      	push	{r7}
 8006f1a:	b083      	sub	sp, #12
 8006f1c:	af00      	add	r7, sp, #0
 8006f1e:	6078      	str	r0, [r7, #4]
 8006f20:	6039      	str	r1, [r7, #0]
  UNUSED(TTSchedSyncITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TT_ScheduleSyncCallback could be implemented in the user file
   */
}
 8006f22:	bf00      	nop
 8006f24:	370c      	adds	r7, #12
 8006f26:	46bd      	mov	sp, r7
 8006f28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f2c:	4770      	bx	lr

08006f2e <HAL_FDCAN_TT_TimeMarkCallback>:
  * @param  TTTimeMarkITs indicates which TT Schedule Synchronization interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_TTTimeMark_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TT_TimeMarkCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TTTimeMarkITs)
{
 8006f2e:	b480      	push	{r7}
 8006f30:	b083      	sub	sp, #12
 8006f32:	af00      	add	r7, sp, #0
 8006f34:	6078      	str	r0, [r7, #4]
 8006f36:	6039      	str	r1, [r7, #0]
  UNUSED(TTTimeMarkITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TT_TimeMarkCallback could be implemented in the user file
   */
}
 8006f38:	bf00      	nop
 8006f3a:	370c      	adds	r7, #12
 8006f3c:	46bd      	mov	sp, r7
 8006f3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f42:	4770      	bx	lr

08006f44 <HAL_FDCAN_TT_StopWatchCallback>:
  * @param  SWCycleCount Cycle count value captured together with SWTime.
  *         This parameter is a number between 0 and 0x3F.
  * @retval None
  */
__weak void HAL_FDCAN_TT_StopWatchCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t SWTime, uint32_t SWCycleCount)
{
 8006f44:	b480      	push	{r7}
 8006f46:	b085      	sub	sp, #20
 8006f48:	af00      	add	r7, sp, #0
 8006f4a:	60f8      	str	r0, [r7, #12]
 8006f4c:	60b9      	str	r1, [r7, #8]
 8006f4e:	607a      	str	r2, [r7, #4]
  UNUSED(SWCycleCount);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TT_StopWatchCallback could be implemented in the user file
   */
}
 8006f50:	bf00      	nop
 8006f52:	3714      	adds	r7, #20
 8006f54:	46bd      	mov	sp, r7
 8006f56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f5a:	4770      	bx	lr

08006f5c <HAL_FDCAN_TT_GlobalTimeCallback>:
  * @param  TTGlobTimeITs indicates which TT Global Time interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_TTGlobalTime_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TT_GlobalTimeCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TTGlobTimeITs)
{
 8006f5c:	b480      	push	{r7}
 8006f5e:	b083      	sub	sp, #12
 8006f60:	af00      	add	r7, sp, #0
 8006f62:	6078      	str	r0, [r7, #4]
 8006f64:	6039      	str	r1, [r7, #0]
  UNUSED(TTGlobTimeITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TT_GlobalTimeCallback could be implemented in the user file
   */
}
 8006f66:	bf00      	nop
 8006f68:	370c      	adds	r7, #12
 8006f6a:	46bd      	mov	sp, r7
 8006f6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f70:	4770      	bx	lr
	...

08006f74 <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
 */
static HAL_StatusTypeDef FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 8006f74:	b480      	push	{r7}
 8006f76:	b085      	sub	sp, #20
 8006f78:	af00      	add	r7, sp, #0
 8006f7a:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t StartAddress;

  StartAddress = hfdcan->Init.MessageRAMOffset;
 8006f7c:	687b      	ldr	r3, [r7, #4]
 8006f7e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006f80:	60bb      	str	r3, [r7, #8]

  /* Standard filter list start address */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_FLSSA, (StartAddress << FDCAN_SIDFC_FLSSA_Pos));
 8006f82:	687b      	ldr	r3, [r7, #4]
 8006f84:	681b      	ldr	r3, [r3, #0]
 8006f86:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 8006f8a:	4ba7      	ldr	r3, [pc, #668]	@ (8007228 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8006f8c:	4013      	ands	r3, r2
 8006f8e:	68ba      	ldr	r2, [r7, #8]
 8006f90:	0091      	lsls	r1, r2, #2
 8006f92:	687a      	ldr	r2, [r7, #4]
 8006f94:	6812      	ldr	r2, [r2, #0]
 8006f96:	430b      	orrs	r3, r1
 8006f98:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_SIDFC_LSS_Pos));
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	681b      	ldr	r3, [r3, #0]
 8006fa0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006fa4:	f423 017f 	bic.w	r1, r3, #16711680	@ 0xff0000
 8006fa8:	687b      	ldr	r3, [r7, #4]
 8006faa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006fac:	041a      	lsls	r2, r3, #16
 8006fae:	687b      	ldr	r3, [r7, #4]
 8006fb0:	681b      	ldr	r3, [r3, #0]
 8006fb2:	430a      	orrs	r2, r1
 8006fb4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Extended filter list start address */
  StartAddress += hfdcan->Init.StdFiltersNbr;
 8006fb8:	687b      	ldr	r3, [r7, #4]
 8006fba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006fbc:	68ba      	ldr	r2, [r7, #8]
 8006fbe:	4413      	add	r3, r2
 8006fc0:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_FLESA, (StartAddress << FDCAN_XIDFC_FLESA_Pos));
 8006fc2:	687b      	ldr	r3, [r7, #4]
 8006fc4:	681b      	ldr	r3, [r3, #0]
 8006fc6:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8006fca:	4b97      	ldr	r3, [pc, #604]	@ (8007228 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8006fcc:	4013      	ands	r3, r2
 8006fce:	68ba      	ldr	r2, [r7, #8]
 8006fd0:	0091      	lsls	r1, r2, #2
 8006fd2:	687a      	ldr	r2, [r7, #4]
 8006fd4:	6812      	ldr	r2, [r2, #0]
 8006fd6:	430b      	orrs	r3, r1
 8006fd8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_XIDFC_LSE_Pos));
 8006fdc:	687b      	ldr	r3, [r7, #4]
 8006fde:	681b      	ldr	r3, [r3, #0]
 8006fe0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006fe4:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 8006fe8:	687b      	ldr	r3, [r7, #4]
 8006fea:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006fec:	041a      	lsls	r2, r3, #16
 8006fee:	687b      	ldr	r3, [r7, #4]
 8006ff0:	681b      	ldr	r3, [r3, #0]
 8006ff2:	430a      	orrs	r2, r1
 8006ff4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Rx FIFO 0 start address */
  StartAddress += (hfdcan->Init.ExtFiltersNbr * 2U);
 8006ff8:	687b      	ldr	r3, [r7, #4]
 8006ffa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006ffc:	005b      	lsls	r3, r3, #1
 8006ffe:	68ba      	ldr	r2, [r7, #8]
 8007000:	4413      	add	r3, r2
 8007002:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0SA, (StartAddress << FDCAN_RXF0C_F0SA_Pos));
 8007004:	687b      	ldr	r3, [r7, #4]
 8007006:	681b      	ldr	r3, [r3, #0]
 8007008:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 800700c:	4b86      	ldr	r3, [pc, #536]	@ (8007228 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 800700e:	4013      	ands	r3, r2
 8007010:	68ba      	ldr	r2, [r7, #8]
 8007012:	0091      	lsls	r1, r2, #2
 8007014:	687a      	ldr	r2, [r7, #4]
 8007016:	6812      	ldr	r2, [r2, #0]
 8007018:	430b      	orrs	r3, r1
 800701a:	f8c2 30a0 	str.w	r3, [r2, #160]	@ 0xa0

  /* Rx FIFO 0 elements number */
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0S, (hfdcan->Init.RxFifo0ElmtsNbr << FDCAN_RXF0C_F0S_Pos));
 800701e:	687b      	ldr	r3, [r7, #4]
 8007020:	681b      	ldr	r3, [r3, #0]
 8007022:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8007026:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 800702a:	687b      	ldr	r3, [r7, #4]
 800702c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800702e:	041a      	lsls	r2, r3, #16
 8007030:	687b      	ldr	r3, [r7, #4]
 8007032:	681b      	ldr	r3, [r3, #0]
 8007034:	430a      	orrs	r2, r1
 8007036:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0

  /* Rx FIFO 1 start address */
  StartAddress += (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize);
 800703a:	687b      	ldr	r3, [r7, #4]
 800703c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800703e:	687a      	ldr	r2, [r7, #4]
 8007040:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8007042:	fb02 f303 	mul.w	r3, r2, r3
 8007046:	68ba      	ldr	r2, [r7, #8]
 8007048:	4413      	add	r3, r2
 800704a:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1SA, (StartAddress << FDCAN_RXF1C_F1SA_Pos));
 800704c:	687b      	ldr	r3, [r7, #4]
 800704e:	681b      	ldr	r3, [r3, #0]
 8007050:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8007054:	4b74      	ldr	r3, [pc, #464]	@ (8007228 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8007056:	4013      	ands	r3, r2
 8007058:	68ba      	ldr	r2, [r7, #8]
 800705a:	0091      	lsls	r1, r2, #2
 800705c:	687a      	ldr	r2, [r7, #4]
 800705e:	6812      	ldr	r2, [r2, #0]
 8007060:	430b      	orrs	r3, r1
 8007062:	f8c2 30b0 	str.w	r3, [r2, #176]	@ 0xb0

  /* Rx FIFO 1 elements number */
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1S, (hfdcan->Init.RxFifo1ElmtsNbr << FDCAN_RXF1C_F1S_Pos));
 8007066:	687b      	ldr	r3, [r7, #4]
 8007068:	681b      	ldr	r3, [r3, #0]
 800706a:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800706e:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 8007072:	687b      	ldr	r3, [r7, #4]
 8007074:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007076:	041a      	lsls	r2, r3, #16
 8007078:	687b      	ldr	r3, [r7, #4]
 800707a:	681b      	ldr	r3, [r3, #0]
 800707c:	430a      	orrs	r2, r1
 800707e:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0

  /* Rx buffer list start address */
  StartAddress += (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize);
 8007082:	687b      	ldr	r3, [r7, #4]
 8007084:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007086:	687a      	ldr	r2, [r7, #4]
 8007088:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 800708a:	fb02 f303 	mul.w	r3, r2, r3
 800708e:	68ba      	ldr	r2, [r7, #8]
 8007090:	4413      	add	r3, r2
 8007092:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXBC, FDCAN_RXBC_RBSA, (StartAddress << FDCAN_RXBC_RBSA_Pos));
 8007094:	687b      	ldr	r3, [r7, #4]
 8007096:	681b      	ldr	r3, [r3, #0]
 8007098:	f8d3 20ac 	ldr.w	r2, [r3, #172]	@ 0xac
 800709c:	4b62      	ldr	r3, [pc, #392]	@ (8007228 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 800709e:	4013      	ands	r3, r2
 80070a0:	68ba      	ldr	r2, [r7, #8]
 80070a2:	0091      	lsls	r1, r2, #2
 80070a4:	687a      	ldr	r2, [r7, #4]
 80070a6:	6812      	ldr	r2, [r2, #0]
 80070a8:	430b      	orrs	r3, r1
 80070aa:	f8c2 30ac 	str.w	r3, [r2, #172]	@ 0xac

  /* Tx event FIFO start address */
  StartAddress += (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize);
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80070b2:	687a      	ldr	r2, [r7, #4]
 80070b4:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 80070b6:	fb02 f303 	mul.w	r3, r2, r3
 80070ba:	68ba      	ldr	r2, [r7, #8]
 80070bc:	4413      	add	r3, r2
 80070be:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFSA, (StartAddress << FDCAN_TXEFC_EFSA_Pos));
 80070c0:	687b      	ldr	r3, [r7, #4]
 80070c2:	681b      	ldr	r3, [r3, #0]
 80070c4:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
 80070c8:	4b57      	ldr	r3, [pc, #348]	@ (8007228 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 80070ca:	4013      	ands	r3, r2
 80070cc:	68ba      	ldr	r2, [r7, #8]
 80070ce:	0091      	lsls	r1, r2, #2
 80070d0:	687a      	ldr	r2, [r7, #4]
 80070d2:	6812      	ldr	r2, [r2, #0]
 80070d4:	430b      	orrs	r3, r1
 80070d6:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

  /* Tx event FIFO elements number */
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFS, (hfdcan->Init.TxEventsNbr << FDCAN_TXEFC_EFS_Pos));
 80070da:	687b      	ldr	r3, [r7, #4]
 80070dc:	681b      	ldr	r3, [r3, #0]
 80070de:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80070e2:	f423 117c 	bic.w	r1, r3, #4128768	@ 0x3f0000
 80070e6:	687b      	ldr	r3, [r7, #4]
 80070e8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80070ea:	041a      	lsls	r2, r3, #16
 80070ec:	687b      	ldr	r3, [r7, #4]
 80070ee:	681b      	ldr	r3, [r3, #0]
 80070f0:	430a      	orrs	r2, r1
 80070f2:	f8c3 20f0 	str.w	r2, [r3, #240]	@ 0xf0

  /* Tx buffer list start address */
  StartAddress += (hfdcan->Init.TxEventsNbr * 2U);
 80070f6:	687b      	ldr	r3, [r7, #4]
 80070f8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80070fa:	005b      	lsls	r3, r3, #1
 80070fc:	68ba      	ldr	r2, [r7, #8]
 80070fe:	4413      	add	r3, r2
 8007100:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TBSA, (StartAddress << FDCAN_TXBC_TBSA_Pos));
 8007102:	687b      	ldr	r3, [r7, #4]
 8007104:	681b      	ldr	r3, [r3, #0]
 8007106:	f8d3 20c0 	ldr.w	r2, [r3, #192]	@ 0xc0
 800710a:	4b47      	ldr	r3, [pc, #284]	@ (8007228 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 800710c:	4013      	ands	r3, r2
 800710e:	68ba      	ldr	r2, [r7, #8]
 8007110:	0091      	lsls	r1, r2, #2
 8007112:	687a      	ldr	r2, [r7, #4]
 8007114:	6812      	ldr	r2, [r2, #0]
 8007116:	430b      	orrs	r3, r1
 8007118:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0

  /* Dedicated Tx buffers number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_NDTB, (hfdcan->Init.TxBuffersNbr << FDCAN_TXBC_NDTB_Pos));
 800711c:	687b      	ldr	r3, [r7, #4]
 800711e:	681b      	ldr	r3, [r3, #0]
 8007120:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8007124:	f423 117c 	bic.w	r1, r3, #4128768	@ 0x3f0000
 8007128:	687b      	ldr	r3, [r7, #4]
 800712a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800712c:	041a      	lsls	r2, r3, #16
 800712e:	687b      	ldr	r3, [r7, #4]
 8007130:	681b      	ldr	r3, [r3, #0]
 8007132:	430a      	orrs	r2, r1
 8007134:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  /* Tx FIFO/queue elements number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TFQS, (hfdcan->Init.TxFifoQueueElmtsNbr << FDCAN_TXBC_TFQS_Pos));
 8007138:	687b      	ldr	r3, [r7, #4]
 800713a:	681b      	ldr	r3, [r3, #0]
 800713c:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8007140:	f023 517c 	bic.w	r1, r3, #1056964608	@ 0x3f000000
 8007144:	687b      	ldr	r3, [r7, #4]
 8007146:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007148:	061a      	lsls	r2, r3, #24
 800714a:	687b      	ldr	r3, [r7, #4]
 800714c:	681b      	ldr	r3, [r3, #0]
 800714e:	430a      	orrs	r2, r1
 8007150:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  hfdcan->msgRam.StandardFilterSA = SRAMCAN_BASE + (hfdcan->Init.MessageRAMOffset * 4U);
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007158:	4b34      	ldr	r3, [pc, #208]	@ (800722c <FDCAN_CalcultateRamBlockAddresses+0x2b8>)
 800715a:	4413      	add	r3, r2
 800715c:	009a      	lsls	r2, r3, #2
 800715e:	687b      	ldr	r3, [r7, #4]
 8007160:	66da      	str	r2, [r3, #108]	@ 0x6c
  hfdcan->msgRam.ExtendedFilterSA = hfdcan->msgRam.StandardFilterSA + (hfdcan->Init.StdFiltersNbr * 4U);
 8007162:	687b      	ldr	r3, [r7, #4]
 8007164:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8007166:	687b      	ldr	r3, [r7, #4]
 8007168:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800716a:	009b      	lsls	r3, r3, #2
 800716c:	441a      	add	r2, r3
 800716e:	687b      	ldr	r3, [r7, #4]
 8007170:	671a      	str	r2, [r3, #112]	@ 0x70
  hfdcan->msgRam.RxFIFO0SA = hfdcan->msgRam.ExtendedFilterSA + (hfdcan->Init.ExtFiltersNbr * 2U * 4U);
 8007172:	687b      	ldr	r3, [r7, #4]
 8007174:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8007176:	687b      	ldr	r3, [r7, #4]
 8007178:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800717a:	00db      	lsls	r3, r3, #3
 800717c:	441a      	add	r2, r3
 800717e:	687b      	ldr	r3, [r7, #4]
 8007180:	675a      	str	r2, [r3, #116]	@ 0x74
  hfdcan->msgRam.RxFIFO1SA = hfdcan->msgRam.RxFIFO0SA +
 8007182:	687b      	ldr	r3, [r7, #4]
 8007184:	6f5a      	ldr	r2, [r3, #116]	@ 0x74
                             (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize * 4U);
 8007186:	687b      	ldr	r3, [r7, #4]
 8007188:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800718a:	6879      	ldr	r1, [r7, #4]
 800718c:	6c49      	ldr	r1, [r1, #68]	@ 0x44
 800718e:	fb01 f303 	mul.w	r3, r1, r3
 8007192:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.RxFIFO1SA = hfdcan->msgRam.RxFIFO0SA +
 8007194:	441a      	add	r2, r3
 8007196:	687b      	ldr	r3, [r7, #4]
 8007198:	679a      	str	r2, [r3, #120]	@ 0x78
  hfdcan->msgRam.RxBufferSA = hfdcan->msgRam.RxFIFO1SA +
 800719a:	687b      	ldr	r3, [r7, #4]
 800719c:	6f9a      	ldr	r2, [r3, #120]	@ 0x78
                              (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize * 4U);
 800719e:	687b      	ldr	r3, [r7, #4]
 80071a0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80071a2:	6879      	ldr	r1, [r7, #4]
 80071a4:	6cc9      	ldr	r1, [r1, #76]	@ 0x4c
 80071a6:	fb01 f303 	mul.w	r3, r1, r3
 80071aa:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.RxBufferSA = hfdcan->msgRam.RxFIFO1SA +
 80071ac:	441a      	add	r2, r3
 80071ae:	687b      	ldr	r3, [r7, #4]
 80071b0:	67da      	str	r2, [r3, #124]	@ 0x7c
  hfdcan->msgRam.TxEventFIFOSA = hfdcan->msgRam.RxBufferSA +
 80071b2:	687b      	ldr	r3, [r7, #4]
 80071b4:	6fda      	ldr	r2, [r3, #124]	@ 0x7c
                                 (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize * 4U);
 80071b6:	687b      	ldr	r3, [r7, #4]
 80071b8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80071ba:	6879      	ldr	r1, [r7, #4]
 80071bc:	6d49      	ldr	r1, [r1, #84]	@ 0x54
 80071be:	fb01 f303 	mul.w	r3, r1, r3
 80071c2:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.TxEventFIFOSA = hfdcan->msgRam.RxBufferSA +
 80071c4:	441a      	add	r2, r3
 80071c6:	687b      	ldr	r3, [r7, #4]
 80071c8:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  hfdcan->msgRam.TxBufferSA = hfdcan->msgRam.TxEventFIFOSA + (hfdcan->Init.TxEventsNbr * 2U * 4U);
 80071cc:	687b      	ldr	r3, [r7, #4]
 80071ce:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 80071d2:	687b      	ldr	r3, [r7, #4]
 80071d4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80071d6:	00db      	lsls	r3, r3, #3
 80071d8:	441a      	add	r2, r3
 80071da:	687b      	ldr	r3, [r7, #4]
 80071dc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hfdcan->msgRam.TxFIFOQSA = hfdcan->msgRam.TxBufferSA + (hfdcan->Init.TxBuffersNbr * hfdcan->Init.TxElmtSize * 4U);
 80071e0:	687b      	ldr	r3, [r7, #4]
 80071e2:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 80071e6:	687b      	ldr	r3, [r7, #4]
 80071e8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80071ea:	6879      	ldr	r1, [r7, #4]
 80071ec:	6e89      	ldr	r1, [r1, #104]	@ 0x68
 80071ee:	fb01 f303 	mul.w	r3, r1, r3
 80071f2:	009b      	lsls	r3, r3, #2
 80071f4:	441a      	add	r2, r3
 80071f6:	687b      	ldr	r3, [r7, #4]
 80071f8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  hfdcan->msgRam.EndAddress = hfdcan->msgRam.TxFIFOQSA +
 80071fc:	687b      	ldr	r3, [r7, #4]
 80071fe:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
                              (hfdcan->Init.TxFifoQueueElmtsNbr * hfdcan->Init.TxElmtSize * 4U);
 8007202:	687b      	ldr	r3, [r7, #4]
 8007204:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007206:	6879      	ldr	r1, [r7, #4]
 8007208:	6e89      	ldr	r1, [r1, #104]	@ 0x68
 800720a:	fb01 f303 	mul.w	r3, r1, r3
 800720e:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.EndAddress = hfdcan->msgRam.TxFIFOQSA +
 8007210:	441a      	add	r2, r3
 8007212:	687b      	ldr	r3, [r7, #4]
 8007214:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  if (hfdcan->msgRam.EndAddress > FDCAN_MESSAGE_RAM_END_ADDRESS) /* Last address of the Message RAM */
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800721e:	4a04      	ldr	r2, [pc, #16]	@ (8007230 <FDCAN_CalcultateRamBlockAddresses+0x2bc>)
 8007220:	4293      	cmp	r3, r2
 8007222:	d915      	bls.n	8007250 <FDCAN_CalcultateRamBlockAddresses+0x2dc>
 8007224:	e006      	b.n	8007234 <FDCAN_CalcultateRamBlockAddresses+0x2c0>
 8007226:	bf00      	nop
 8007228:	ffff0003 	.word	0xffff0003
 800722c:	10002b00 	.word	0x10002b00
 8007230:	4000d3fc 	.word	0x4000d3fc
  {
    /* Update error code.
       Message RAM overflow */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 8007234:	687b      	ldr	r3, [r7, #4]
 8007236:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800723a:	f043 0220 	orr.w	r2, r3, #32
 800723e:	687b      	ldr	r3, [r7, #4]
 8007240:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    /* Change FDCAN state */
    hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8007244:	687b      	ldr	r3, [r7, #4]
 8007246:	2203      	movs	r2, #3
 8007248:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

    return HAL_ERROR;
 800724c:	2301      	movs	r3, #1
 800724e:	e010      	b.n	8007272 <FDCAN_CalcultateRamBlockAddresses+0x2fe>
  }
  else
  {
    /* Flush the allocated Message RAM area */
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 8007250:	687b      	ldr	r3, [r7, #4]
 8007252:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007254:	60fb      	str	r3, [r7, #12]
 8007256:	e005      	b.n	8007264 <FDCAN_CalcultateRamBlockAddresses+0x2f0>
    {
      *(uint32_t *)(RAMcounter) = 0x00000000;
 8007258:	68fb      	ldr	r3, [r7, #12]
 800725a:	2200      	movs	r2, #0
 800725c:	601a      	str	r2, [r3, #0]
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 800725e:	68fb      	ldr	r3, [r7, #12]
 8007260:	3304      	adds	r3, #4
 8007262:	60fb      	str	r3, [r7, #12]
 8007264:	687b      	ldr	r3, [r7, #4]
 8007266:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800726a:	68fa      	ldr	r2, [r7, #12]
 800726c:	429a      	cmp	r2, r3
 800726e:	d3f3      	bcc.n	8007258 <FDCAN_CalcultateRamBlockAddresses+0x2e4>
    }
  }

  /* Return function status */
  return HAL_OK;
 8007270:	2300      	movs	r3, #0
}
 8007272:	4618      	mov	r0, r3
 8007274:	3714      	adds	r7, #20
 8007276:	46bd      	mov	sp, r7
 8007278:	f85d 7b04 	ldr.w	r7, [sp], #4
 800727c:	4770      	bx	lr
 800727e:	bf00      	nop

08007280 <FDCAN_CopyMessageToRAM>:
  * @param  BufferIndex index of the buffer to be configured.
  * @retval none
 */
static void FDCAN_CopyMessageToRAM(const FDCAN_HandleTypeDef *hfdcan, const FDCAN_TxHeaderTypeDef *pTxHeader,
                                   const uint8_t *pTxData, uint32_t BufferIndex)
{
 8007280:	b480      	push	{r7}
 8007282:	b089      	sub	sp, #36	@ 0x24
 8007284:	af00      	add	r7, sp, #0
 8007286:	60f8      	str	r0, [r7, #12]
 8007288:	60b9      	str	r1, [r7, #8]
 800728a:	607a      	str	r2, [r7, #4]
 800728c:	603b      	str	r3, [r7, #0]
  uint32_t TxElementW2;
  uint32_t *TxAddress;
  uint32_t ByteCounter;

  /* Build first word of Tx header element */
  if (pTxHeader->IdType == FDCAN_STANDARD_ID)
 800728e:	68bb      	ldr	r3, [r7, #8]
 8007290:	685b      	ldr	r3, [r3, #4]
 8007292:	2b00      	cmp	r3, #0
 8007294:	d10a      	bne.n	80072ac <FDCAN_CopyMessageToRAM+0x2c>
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8007296:	68bb      	ldr	r3, [r7, #8]
 8007298:	691a      	ldr	r2, [r3, #16]
                   FDCAN_STANDARD_ID |
                   pTxHeader->TxFrameType |
 800729a:	68bb      	ldr	r3, [r7, #8]
 800729c:	689b      	ldr	r3, [r3, #8]
                   FDCAN_STANDARD_ID |
 800729e:	431a      	orrs	r2, r3
                   (pTxHeader->Identifier << 18U));
 80072a0:	68bb      	ldr	r3, [r7, #8]
 80072a2:	681b      	ldr	r3, [r3, #0]
 80072a4:	049b      	lsls	r3, r3, #18
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 80072a6:	4313      	orrs	r3, r2
 80072a8:	61fb      	str	r3, [r7, #28]
 80072aa:	e00a      	b.n	80072c2 <FDCAN_CopyMessageToRAM+0x42>
  }
  else /* pTxHeader->IdType == FDCAN_EXTENDED_ID */
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 80072ac:	68bb      	ldr	r3, [r7, #8]
 80072ae:	691a      	ldr	r2, [r3, #16]
                   FDCAN_EXTENDED_ID |
                   pTxHeader->TxFrameType |
 80072b0:	68bb      	ldr	r3, [r7, #8]
 80072b2:	689b      	ldr	r3, [r3, #8]
                   FDCAN_EXTENDED_ID |
 80072b4:	431a      	orrs	r2, r3
                   pTxHeader->Identifier);
 80072b6:	68bb      	ldr	r3, [r7, #8]
 80072b8:	681b      	ldr	r3, [r3, #0]
                   pTxHeader->TxFrameType |
 80072ba:	4313      	orrs	r3, r2
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 80072bc:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80072c0:	61fb      	str	r3, [r7, #28]
  }

  /* Build second word of Tx header element */
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 80072c2:	68bb      	ldr	r3, [r7, #8]
 80072c4:	6a1b      	ldr	r3, [r3, #32]
 80072c6:	061a      	lsls	r2, r3, #24
                 pTxHeader->TxEventFifoControl |
 80072c8:	68bb      	ldr	r3, [r7, #8]
 80072ca:	69db      	ldr	r3, [r3, #28]
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 80072cc:	431a      	orrs	r2, r3
                 pTxHeader->FDFormat |
 80072ce:	68bb      	ldr	r3, [r7, #8]
 80072d0:	699b      	ldr	r3, [r3, #24]
                 pTxHeader->TxEventFifoControl |
 80072d2:	431a      	orrs	r2, r3
                 pTxHeader->BitRateSwitch |
 80072d4:	68bb      	ldr	r3, [r7, #8]
 80072d6:	695b      	ldr	r3, [r3, #20]
                 pTxHeader->FDFormat |
 80072d8:	431a      	orrs	r2, r3
                 (pTxHeader->DataLength << 16U));
 80072da:	68bb      	ldr	r3, [r7, #8]
 80072dc:	68db      	ldr	r3, [r3, #12]
 80072de:	041b      	lsls	r3, r3, #16
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 80072e0:	4313      	orrs	r3, r2
 80072e2:	613b      	str	r3, [r7, #16]

  /* Calculate Tx element address */
  TxAddress = (uint32_t *)(hfdcan->msgRam.TxBufferSA + (BufferIndex * hfdcan->Init.TxElmtSize * 4U));
 80072e4:	68fb      	ldr	r3, [r7, #12]
 80072e6:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 80072ea:	68fb      	ldr	r3, [r7, #12]
 80072ec:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80072ee:	6839      	ldr	r1, [r7, #0]
 80072f0:	fb01 f303 	mul.w	r3, r1, r3
 80072f4:	009b      	lsls	r3, r3, #2
 80072f6:	4413      	add	r3, r2
 80072f8:	61bb      	str	r3, [r7, #24]

  /* Write Tx element header to the message RAM */
  *TxAddress = TxElementW1;
 80072fa:	69bb      	ldr	r3, [r7, #24]
 80072fc:	69fa      	ldr	r2, [r7, #28]
 80072fe:	601a      	str	r2, [r3, #0]
  TxAddress++;
 8007300:	69bb      	ldr	r3, [r7, #24]
 8007302:	3304      	adds	r3, #4
 8007304:	61bb      	str	r3, [r7, #24]
  *TxAddress = TxElementW2;
 8007306:	69bb      	ldr	r3, [r7, #24]
 8007308:	693a      	ldr	r2, [r7, #16]
 800730a:	601a      	str	r2, [r3, #0]
  TxAddress++;
 800730c:	69bb      	ldr	r3, [r7, #24]
 800730e:	3304      	adds	r3, #4
 8007310:	61bb      	str	r3, [r7, #24]

  /* Write Tx payload to the message RAM */
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength]; ByteCounter += 4U)
 8007312:	2300      	movs	r3, #0
 8007314:	617b      	str	r3, [r7, #20]
 8007316:	e020      	b.n	800735a <FDCAN_CopyMessageToRAM+0xda>
  {
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8007318:	697b      	ldr	r3, [r7, #20]
 800731a:	3303      	adds	r3, #3
 800731c:	687a      	ldr	r2, [r7, #4]
 800731e:	4413      	add	r3, r2
 8007320:	781b      	ldrb	r3, [r3, #0]
 8007322:	061a      	lsls	r2, r3, #24
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 8007324:	697b      	ldr	r3, [r7, #20]
 8007326:	3302      	adds	r3, #2
 8007328:	6879      	ldr	r1, [r7, #4]
 800732a:	440b      	add	r3, r1
 800732c:	781b      	ldrb	r3, [r3, #0]
 800732e:	041b      	lsls	r3, r3, #16
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8007330:	431a      	orrs	r2, r3
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 8007332:	697b      	ldr	r3, [r7, #20]
 8007334:	3301      	adds	r3, #1
 8007336:	6879      	ldr	r1, [r7, #4]
 8007338:	440b      	add	r3, r1
 800733a:	781b      	ldrb	r3, [r3, #0]
 800733c:	021b      	lsls	r3, r3, #8
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 800733e:	4313      	orrs	r3, r2
                  (uint32_t)pTxData[ByteCounter]);
 8007340:	6879      	ldr	r1, [r7, #4]
 8007342:	697a      	ldr	r2, [r7, #20]
 8007344:	440a      	add	r2, r1
 8007346:	7812      	ldrb	r2, [r2, #0]
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 8007348:	431a      	orrs	r2, r3
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 800734a:	69bb      	ldr	r3, [r7, #24]
 800734c:	601a      	str	r2, [r3, #0]
    TxAddress++;
 800734e:	69bb      	ldr	r3, [r7, #24]
 8007350:	3304      	adds	r3, #4
 8007352:	61bb      	str	r3, [r7, #24]
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength]; ByteCounter += 4U)
 8007354:	697b      	ldr	r3, [r7, #20]
 8007356:	3304      	adds	r3, #4
 8007358:	617b      	str	r3, [r7, #20]
 800735a:	68bb      	ldr	r3, [r7, #8]
 800735c:	68db      	ldr	r3, [r3, #12]
 800735e:	4a06      	ldr	r2, [pc, #24]	@ (8007378 <FDCAN_CopyMessageToRAM+0xf8>)
 8007360:	5cd3      	ldrb	r3, [r2, r3]
 8007362:	461a      	mov	r2, r3
 8007364:	697b      	ldr	r3, [r7, #20]
 8007366:	4293      	cmp	r3, r2
 8007368:	d3d6      	bcc.n	8007318 <FDCAN_CopyMessageToRAM+0x98>
  }
}
 800736a:	bf00      	nop
 800736c:	bf00      	nop
 800736e:	3724      	adds	r7, #36	@ 0x24
 8007370:	46bd      	mov	sp, r7
 8007372:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007376:	4770      	bx	lr
 8007378:	080142d4 	.word	0x080142d4

0800737c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800737c:	b480      	push	{r7}
 800737e:	b089      	sub	sp, #36	@ 0x24
 8007380:	af00      	add	r7, sp, #0
 8007382:	6078      	str	r0, [r7, #4]
 8007384:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8007386:	2300      	movs	r3, #0
 8007388:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 800738a:	4b86      	ldr	r3, [pc, #536]	@ (80075a4 <HAL_GPIO_Init+0x228>)
 800738c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800738e:	e18c      	b.n	80076aa <HAL_GPIO_Init+0x32e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8007390:	683b      	ldr	r3, [r7, #0]
 8007392:	681a      	ldr	r2, [r3, #0]
 8007394:	2101      	movs	r1, #1
 8007396:	69fb      	ldr	r3, [r7, #28]
 8007398:	fa01 f303 	lsl.w	r3, r1, r3
 800739c:	4013      	ands	r3, r2
 800739e:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 80073a0:	693b      	ldr	r3, [r7, #16]
 80073a2:	2b00      	cmp	r3, #0
 80073a4:	f000 817e 	beq.w	80076a4 <HAL_GPIO_Init+0x328>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80073a8:	683b      	ldr	r3, [r7, #0]
 80073aa:	685b      	ldr	r3, [r3, #4]
 80073ac:	f003 0303 	and.w	r3, r3, #3
 80073b0:	2b01      	cmp	r3, #1
 80073b2:	d005      	beq.n	80073c0 <HAL_GPIO_Init+0x44>
 80073b4:	683b      	ldr	r3, [r7, #0]
 80073b6:	685b      	ldr	r3, [r3, #4]
 80073b8:	f003 0303 	and.w	r3, r3, #3
 80073bc:	2b02      	cmp	r3, #2
 80073be:	d130      	bne.n	8007422 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80073c0:	687b      	ldr	r3, [r7, #4]
 80073c2:	689b      	ldr	r3, [r3, #8]
 80073c4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80073c6:	69fb      	ldr	r3, [r7, #28]
 80073c8:	005b      	lsls	r3, r3, #1
 80073ca:	2203      	movs	r2, #3
 80073cc:	fa02 f303 	lsl.w	r3, r2, r3
 80073d0:	43db      	mvns	r3, r3
 80073d2:	69ba      	ldr	r2, [r7, #24]
 80073d4:	4013      	ands	r3, r2
 80073d6:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80073d8:	683b      	ldr	r3, [r7, #0]
 80073da:	68da      	ldr	r2, [r3, #12]
 80073dc:	69fb      	ldr	r3, [r7, #28]
 80073de:	005b      	lsls	r3, r3, #1
 80073e0:	fa02 f303 	lsl.w	r3, r2, r3
 80073e4:	69ba      	ldr	r2, [r7, #24]
 80073e6:	4313      	orrs	r3, r2
 80073e8:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80073ea:	687b      	ldr	r3, [r7, #4]
 80073ec:	69ba      	ldr	r2, [r7, #24]
 80073ee:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80073f0:	687b      	ldr	r3, [r7, #4]
 80073f2:	685b      	ldr	r3, [r3, #4]
 80073f4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80073f6:	2201      	movs	r2, #1
 80073f8:	69fb      	ldr	r3, [r7, #28]
 80073fa:	fa02 f303 	lsl.w	r3, r2, r3
 80073fe:	43db      	mvns	r3, r3
 8007400:	69ba      	ldr	r2, [r7, #24]
 8007402:	4013      	ands	r3, r2
 8007404:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8007406:	683b      	ldr	r3, [r7, #0]
 8007408:	685b      	ldr	r3, [r3, #4]
 800740a:	091b      	lsrs	r3, r3, #4
 800740c:	f003 0201 	and.w	r2, r3, #1
 8007410:	69fb      	ldr	r3, [r7, #28]
 8007412:	fa02 f303 	lsl.w	r3, r2, r3
 8007416:	69ba      	ldr	r2, [r7, #24]
 8007418:	4313      	orrs	r3, r2
 800741a:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800741c:	687b      	ldr	r3, [r7, #4]
 800741e:	69ba      	ldr	r2, [r7, #24]
 8007420:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8007422:	683b      	ldr	r3, [r7, #0]
 8007424:	685b      	ldr	r3, [r3, #4]
 8007426:	f003 0303 	and.w	r3, r3, #3
 800742a:	2b03      	cmp	r3, #3
 800742c:	d017      	beq.n	800745e <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800742e:	687b      	ldr	r3, [r7, #4]
 8007430:	68db      	ldr	r3, [r3, #12]
 8007432:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8007434:	69fb      	ldr	r3, [r7, #28]
 8007436:	005b      	lsls	r3, r3, #1
 8007438:	2203      	movs	r2, #3
 800743a:	fa02 f303 	lsl.w	r3, r2, r3
 800743e:	43db      	mvns	r3, r3
 8007440:	69ba      	ldr	r2, [r7, #24]
 8007442:	4013      	ands	r3, r2
 8007444:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8007446:	683b      	ldr	r3, [r7, #0]
 8007448:	689a      	ldr	r2, [r3, #8]
 800744a:	69fb      	ldr	r3, [r7, #28]
 800744c:	005b      	lsls	r3, r3, #1
 800744e:	fa02 f303 	lsl.w	r3, r2, r3
 8007452:	69ba      	ldr	r2, [r7, #24]
 8007454:	4313      	orrs	r3, r2
 8007456:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8007458:	687b      	ldr	r3, [r7, #4]
 800745a:	69ba      	ldr	r2, [r7, #24]
 800745c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800745e:	683b      	ldr	r3, [r7, #0]
 8007460:	685b      	ldr	r3, [r3, #4]
 8007462:	f003 0303 	and.w	r3, r3, #3
 8007466:	2b02      	cmp	r3, #2
 8007468:	d123      	bne.n	80074b2 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800746a:	69fb      	ldr	r3, [r7, #28]
 800746c:	08da      	lsrs	r2, r3, #3
 800746e:	687b      	ldr	r3, [r7, #4]
 8007470:	3208      	adds	r2, #8
 8007472:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007476:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8007478:	69fb      	ldr	r3, [r7, #28]
 800747a:	f003 0307 	and.w	r3, r3, #7
 800747e:	009b      	lsls	r3, r3, #2
 8007480:	220f      	movs	r2, #15
 8007482:	fa02 f303 	lsl.w	r3, r2, r3
 8007486:	43db      	mvns	r3, r3
 8007488:	69ba      	ldr	r2, [r7, #24]
 800748a:	4013      	ands	r3, r2
 800748c:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800748e:	683b      	ldr	r3, [r7, #0]
 8007490:	691a      	ldr	r2, [r3, #16]
 8007492:	69fb      	ldr	r3, [r7, #28]
 8007494:	f003 0307 	and.w	r3, r3, #7
 8007498:	009b      	lsls	r3, r3, #2
 800749a:	fa02 f303 	lsl.w	r3, r2, r3
 800749e:	69ba      	ldr	r2, [r7, #24]
 80074a0:	4313      	orrs	r3, r2
 80074a2:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80074a4:	69fb      	ldr	r3, [r7, #28]
 80074a6:	08da      	lsrs	r2, r3, #3
 80074a8:	687b      	ldr	r3, [r7, #4]
 80074aa:	3208      	adds	r2, #8
 80074ac:	69b9      	ldr	r1, [r7, #24]
 80074ae:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80074b2:	687b      	ldr	r3, [r7, #4]
 80074b4:	681b      	ldr	r3, [r3, #0]
 80074b6:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80074b8:	69fb      	ldr	r3, [r7, #28]
 80074ba:	005b      	lsls	r3, r3, #1
 80074bc:	2203      	movs	r2, #3
 80074be:	fa02 f303 	lsl.w	r3, r2, r3
 80074c2:	43db      	mvns	r3, r3
 80074c4:	69ba      	ldr	r2, [r7, #24]
 80074c6:	4013      	ands	r3, r2
 80074c8:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80074ca:	683b      	ldr	r3, [r7, #0]
 80074cc:	685b      	ldr	r3, [r3, #4]
 80074ce:	f003 0203 	and.w	r2, r3, #3
 80074d2:	69fb      	ldr	r3, [r7, #28]
 80074d4:	005b      	lsls	r3, r3, #1
 80074d6:	fa02 f303 	lsl.w	r3, r2, r3
 80074da:	69ba      	ldr	r2, [r7, #24]
 80074dc:	4313      	orrs	r3, r2
 80074de:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80074e0:	687b      	ldr	r3, [r7, #4]
 80074e2:	69ba      	ldr	r2, [r7, #24]
 80074e4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80074e6:	683b      	ldr	r3, [r7, #0]
 80074e8:	685b      	ldr	r3, [r3, #4]
 80074ea:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80074ee:	2b00      	cmp	r3, #0
 80074f0:	f000 80d8 	beq.w	80076a4 <HAL_GPIO_Init+0x328>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80074f4:	4b2c      	ldr	r3, [pc, #176]	@ (80075a8 <HAL_GPIO_Init+0x22c>)
 80074f6:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80074fa:	4a2b      	ldr	r2, [pc, #172]	@ (80075a8 <HAL_GPIO_Init+0x22c>)
 80074fc:	f043 0302 	orr.w	r3, r3, #2
 8007500:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8007504:	4b28      	ldr	r3, [pc, #160]	@ (80075a8 <HAL_GPIO_Init+0x22c>)
 8007506:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800750a:	f003 0302 	and.w	r3, r3, #2
 800750e:	60fb      	str	r3, [r7, #12]
 8007510:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8007512:	4a26      	ldr	r2, [pc, #152]	@ (80075ac <HAL_GPIO_Init+0x230>)
 8007514:	69fb      	ldr	r3, [r7, #28]
 8007516:	089b      	lsrs	r3, r3, #2
 8007518:	3302      	adds	r3, #2
 800751a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800751e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8007520:	69fb      	ldr	r3, [r7, #28]
 8007522:	f003 0303 	and.w	r3, r3, #3
 8007526:	009b      	lsls	r3, r3, #2
 8007528:	220f      	movs	r2, #15
 800752a:	fa02 f303 	lsl.w	r3, r2, r3
 800752e:	43db      	mvns	r3, r3
 8007530:	69ba      	ldr	r2, [r7, #24]
 8007532:	4013      	ands	r3, r2
 8007534:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8007536:	687b      	ldr	r3, [r7, #4]
 8007538:	4a1d      	ldr	r2, [pc, #116]	@ (80075b0 <HAL_GPIO_Init+0x234>)
 800753a:	4293      	cmp	r3, r2
 800753c:	d04a      	beq.n	80075d4 <HAL_GPIO_Init+0x258>
 800753e:	687b      	ldr	r3, [r7, #4]
 8007540:	4a1c      	ldr	r2, [pc, #112]	@ (80075b4 <HAL_GPIO_Init+0x238>)
 8007542:	4293      	cmp	r3, r2
 8007544:	d02b      	beq.n	800759e <HAL_GPIO_Init+0x222>
 8007546:	687b      	ldr	r3, [r7, #4]
 8007548:	4a1b      	ldr	r2, [pc, #108]	@ (80075b8 <HAL_GPIO_Init+0x23c>)
 800754a:	4293      	cmp	r3, r2
 800754c:	d025      	beq.n	800759a <HAL_GPIO_Init+0x21e>
 800754e:	687b      	ldr	r3, [r7, #4]
 8007550:	4a1a      	ldr	r2, [pc, #104]	@ (80075bc <HAL_GPIO_Init+0x240>)
 8007552:	4293      	cmp	r3, r2
 8007554:	d01f      	beq.n	8007596 <HAL_GPIO_Init+0x21a>
 8007556:	687b      	ldr	r3, [r7, #4]
 8007558:	4a19      	ldr	r2, [pc, #100]	@ (80075c0 <HAL_GPIO_Init+0x244>)
 800755a:	4293      	cmp	r3, r2
 800755c:	d019      	beq.n	8007592 <HAL_GPIO_Init+0x216>
 800755e:	687b      	ldr	r3, [r7, #4]
 8007560:	4a18      	ldr	r2, [pc, #96]	@ (80075c4 <HAL_GPIO_Init+0x248>)
 8007562:	4293      	cmp	r3, r2
 8007564:	d013      	beq.n	800758e <HAL_GPIO_Init+0x212>
 8007566:	687b      	ldr	r3, [r7, #4]
 8007568:	4a17      	ldr	r2, [pc, #92]	@ (80075c8 <HAL_GPIO_Init+0x24c>)
 800756a:	4293      	cmp	r3, r2
 800756c:	d00d      	beq.n	800758a <HAL_GPIO_Init+0x20e>
 800756e:	687b      	ldr	r3, [r7, #4]
 8007570:	4a16      	ldr	r2, [pc, #88]	@ (80075cc <HAL_GPIO_Init+0x250>)
 8007572:	4293      	cmp	r3, r2
 8007574:	d007      	beq.n	8007586 <HAL_GPIO_Init+0x20a>
 8007576:	687b      	ldr	r3, [r7, #4]
 8007578:	4a15      	ldr	r2, [pc, #84]	@ (80075d0 <HAL_GPIO_Init+0x254>)
 800757a:	4293      	cmp	r3, r2
 800757c:	d101      	bne.n	8007582 <HAL_GPIO_Init+0x206>
 800757e:	2309      	movs	r3, #9
 8007580:	e029      	b.n	80075d6 <HAL_GPIO_Init+0x25a>
 8007582:	230a      	movs	r3, #10
 8007584:	e027      	b.n	80075d6 <HAL_GPIO_Init+0x25a>
 8007586:	2307      	movs	r3, #7
 8007588:	e025      	b.n	80075d6 <HAL_GPIO_Init+0x25a>
 800758a:	2306      	movs	r3, #6
 800758c:	e023      	b.n	80075d6 <HAL_GPIO_Init+0x25a>
 800758e:	2305      	movs	r3, #5
 8007590:	e021      	b.n	80075d6 <HAL_GPIO_Init+0x25a>
 8007592:	2304      	movs	r3, #4
 8007594:	e01f      	b.n	80075d6 <HAL_GPIO_Init+0x25a>
 8007596:	2303      	movs	r3, #3
 8007598:	e01d      	b.n	80075d6 <HAL_GPIO_Init+0x25a>
 800759a:	2302      	movs	r3, #2
 800759c:	e01b      	b.n	80075d6 <HAL_GPIO_Init+0x25a>
 800759e:	2301      	movs	r3, #1
 80075a0:	e019      	b.n	80075d6 <HAL_GPIO_Init+0x25a>
 80075a2:	bf00      	nop
 80075a4:	58000080 	.word	0x58000080
 80075a8:	58024400 	.word	0x58024400
 80075ac:	58000400 	.word	0x58000400
 80075b0:	58020000 	.word	0x58020000
 80075b4:	58020400 	.word	0x58020400
 80075b8:	58020800 	.word	0x58020800
 80075bc:	58020c00 	.word	0x58020c00
 80075c0:	58021000 	.word	0x58021000
 80075c4:	58021400 	.word	0x58021400
 80075c8:	58021800 	.word	0x58021800
 80075cc:	58021c00 	.word	0x58021c00
 80075d0:	58022400 	.word	0x58022400
 80075d4:	2300      	movs	r3, #0
 80075d6:	69fa      	ldr	r2, [r7, #28]
 80075d8:	f002 0203 	and.w	r2, r2, #3
 80075dc:	0092      	lsls	r2, r2, #2
 80075de:	4093      	lsls	r3, r2
 80075e0:	69ba      	ldr	r2, [r7, #24]
 80075e2:	4313      	orrs	r3, r2
 80075e4:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80075e6:	4938      	ldr	r1, [pc, #224]	@ (80076c8 <HAL_GPIO_Init+0x34c>)
 80075e8:	69fb      	ldr	r3, [r7, #28]
 80075ea:	089b      	lsrs	r3, r3, #2
 80075ec:	3302      	adds	r3, #2
 80075ee:	69ba      	ldr	r2, [r7, #24]
 80075f0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80075f4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80075f8:	681b      	ldr	r3, [r3, #0]
 80075fa:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80075fc:	693b      	ldr	r3, [r7, #16]
 80075fe:	43db      	mvns	r3, r3
 8007600:	69ba      	ldr	r2, [r7, #24]
 8007602:	4013      	ands	r3, r2
 8007604:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8007606:	683b      	ldr	r3, [r7, #0]
 8007608:	685b      	ldr	r3, [r3, #4]
 800760a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800760e:	2b00      	cmp	r3, #0
 8007610:	d003      	beq.n	800761a <HAL_GPIO_Init+0x29e>
        {
          temp |= iocurrent;
 8007612:	69ba      	ldr	r2, [r7, #24]
 8007614:	693b      	ldr	r3, [r7, #16]
 8007616:	4313      	orrs	r3, r2
 8007618:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 800761a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800761e:	69bb      	ldr	r3, [r7, #24]
 8007620:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8007622:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007626:	685b      	ldr	r3, [r3, #4]
 8007628:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800762a:	693b      	ldr	r3, [r7, #16]
 800762c:	43db      	mvns	r3, r3
 800762e:	69ba      	ldr	r2, [r7, #24]
 8007630:	4013      	ands	r3, r2
 8007632:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8007634:	683b      	ldr	r3, [r7, #0]
 8007636:	685b      	ldr	r3, [r3, #4]
 8007638:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800763c:	2b00      	cmp	r3, #0
 800763e:	d003      	beq.n	8007648 <HAL_GPIO_Init+0x2cc>
        {
          temp |= iocurrent;
 8007640:	69ba      	ldr	r2, [r7, #24]
 8007642:	693b      	ldr	r3, [r7, #16]
 8007644:	4313      	orrs	r3, r2
 8007646:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8007648:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800764c:	69bb      	ldr	r3, [r7, #24]
 800764e:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8007650:	697b      	ldr	r3, [r7, #20]
 8007652:	685b      	ldr	r3, [r3, #4]
 8007654:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8007656:	693b      	ldr	r3, [r7, #16]
 8007658:	43db      	mvns	r3, r3
 800765a:	69ba      	ldr	r2, [r7, #24]
 800765c:	4013      	ands	r3, r2
 800765e:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8007660:	683b      	ldr	r3, [r7, #0]
 8007662:	685b      	ldr	r3, [r3, #4]
 8007664:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007668:	2b00      	cmp	r3, #0
 800766a:	d003      	beq.n	8007674 <HAL_GPIO_Init+0x2f8>
        {
          temp |= iocurrent;
 800766c:	69ba      	ldr	r2, [r7, #24]
 800766e:	693b      	ldr	r3, [r7, #16]
 8007670:	4313      	orrs	r3, r2
 8007672:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8007674:	697b      	ldr	r3, [r7, #20]
 8007676:	69ba      	ldr	r2, [r7, #24]
 8007678:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 800767a:	697b      	ldr	r3, [r7, #20]
 800767c:	681b      	ldr	r3, [r3, #0]
 800767e:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8007680:	693b      	ldr	r3, [r7, #16]
 8007682:	43db      	mvns	r3, r3
 8007684:	69ba      	ldr	r2, [r7, #24]
 8007686:	4013      	ands	r3, r2
 8007688:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800768a:	683b      	ldr	r3, [r7, #0]
 800768c:	685b      	ldr	r3, [r3, #4]
 800768e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007692:	2b00      	cmp	r3, #0
 8007694:	d003      	beq.n	800769e <HAL_GPIO_Init+0x322>
        {
          temp |= iocurrent;
 8007696:	69ba      	ldr	r2, [r7, #24]
 8007698:	693b      	ldr	r3, [r7, #16]
 800769a:	4313      	orrs	r3, r2
 800769c:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 800769e:	697b      	ldr	r3, [r7, #20]
 80076a0:	69ba      	ldr	r2, [r7, #24]
 80076a2:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 80076a4:	69fb      	ldr	r3, [r7, #28]
 80076a6:	3301      	adds	r3, #1
 80076a8:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80076aa:	683b      	ldr	r3, [r7, #0]
 80076ac:	681a      	ldr	r2, [r3, #0]
 80076ae:	69fb      	ldr	r3, [r7, #28]
 80076b0:	fa22 f303 	lsr.w	r3, r2, r3
 80076b4:	2b00      	cmp	r3, #0
 80076b6:	f47f ae6b 	bne.w	8007390 <HAL_GPIO_Init+0x14>
  }
}
 80076ba:	bf00      	nop
 80076bc:	bf00      	nop
 80076be:	3724      	adds	r7, #36	@ 0x24
 80076c0:	46bd      	mov	sp, r7
 80076c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076c6:	4770      	bx	lr
 80076c8:	58000400 	.word	0x58000400

080076cc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80076cc:	b480      	push	{r7}
 80076ce:	b083      	sub	sp, #12
 80076d0:	af00      	add	r7, sp, #0
 80076d2:	6078      	str	r0, [r7, #4]
 80076d4:	460b      	mov	r3, r1
 80076d6:	807b      	strh	r3, [r7, #2]
 80076d8:	4613      	mov	r3, r2
 80076da:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80076dc:	787b      	ldrb	r3, [r7, #1]
 80076de:	2b00      	cmp	r3, #0
 80076e0:	d003      	beq.n	80076ea <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80076e2:	887a      	ldrh	r2, [r7, #2]
 80076e4:	687b      	ldr	r3, [r7, #4]
 80076e6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 80076e8:	e003      	b.n	80076f2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 80076ea:	887b      	ldrh	r3, [r7, #2]
 80076ec:	041a      	lsls	r2, r3, #16
 80076ee:	687b      	ldr	r3, [r7, #4]
 80076f0:	619a      	str	r2, [r3, #24]
}
 80076f2:	bf00      	nop
 80076f4:	370c      	adds	r7, #12
 80076f6:	46bd      	mov	sp, r7
 80076f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076fc:	4770      	bx	lr
	...

08007700 <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8007700:	b580      	push	{r7, lr}
 8007702:	b084      	sub	sp, #16
 8007704:	af00      	add	r7, sp, #0
 8007706:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8007708:	4b19      	ldr	r3, [pc, #100]	@ (8007770 <HAL_PWREx_ConfigSupply+0x70>)
 800770a:	68db      	ldr	r3, [r3, #12]
 800770c:	f003 0304 	and.w	r3, r3, #4
 8007710:	2b04      	cmp	r3, #4
 8007712:	d00a      	beq.n	800772a <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8007714:	4b16      	ldr	r3, [pc, #88]	@ (8007770 <HAL_PWREx_ConfigSupply+0x70>)
 8007716:	68db      	ldr	r3, [r3, #12]
 8007718:	f003 0307 	and.w	r3, r3, #7
 800771c:	687a      	ldr	r2, [r7, #4]
 800771e:	429a      	cmp	r2, r3
 8007720:	d001      	beq.n	8007726 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8007722:	2301      	movs	r3, #1
 8007724:	e01f      	b.n	8007766 <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8007726:	2300      	movs	r3, #0
 8007728:	e01d      	b.n	8007766 <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 800772a:	4b11      	ldr	r3, [pc, #68]	@ (8007770 <HAL_PWREx_ConfigSupply+0x70>)
 800772c:	68db      	ldr	r3, [r3, #12]
 800772e:	f023 0207 	bic.w	r2, r3, #7
 8007732:	490f      	ldr	r1, [pc, #60]	@ (8007770 <HAL_PWREx_ConfigSupply+0x70>)
 8007734:	687b      	ldr	r3, [r7, #4]
 8007736:	4313      	orrs	r3, r2
 8007738:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 800773a:	f7fc f8c9 	bl	80038d0 <HAL_GetTick>
 800773e:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8007740:	e009      	b.n	8007756 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8007742:	f7fc f8c5 	bl	80038d0 <HAL_GetTick>
 8007746:	4602      	mov	r2, r0
 8007748:	68fb      	ldr	r3, [r7, #12]
 800774a:	1ad3      	subs	r3, r2, r3
 800774c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8007750:	d901      	bls.n	8007756 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8007752:	2301      	movs	r3, #1
 8007754:	e007      	b.n	8007766 <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8007756:	4b06      	ldr	r3, [pc, #24]	@ (8007770 <HAL_PWREx_ConfigSupply+0x70>)
 8007758:	685b      	ldr	r3, [r3, #4]
 800775a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800775e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007762:	d1ee      	bne.n	8007742 <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8007764:	2300      	movs	r3, #0
}
 8007766:	4618      	mov	r0, r3
 8007768:	3710      	adds	r7, #16
 800776a:	46bd      	mov	sp, r7
 800776c:	bd80      	pop	{r7, pc}
 800776e:	bf00      	nop
 8007770:	58024800 	.word	0x58024800

08007774 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8007774:	b580      	push	{r7, lr}
 8007776:	b08c      	sub	sp, #48	@ 0x30
 8007778:	af00      	add	r7, sp, #0
 800777a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800777c:	687b      	ldr	r3, [r7, #4]
 800777e:	2b00      	cmp	r3, #0
 8007780:	d101      	bne.n	8007786 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8007782:	2301      	movs	r3, #1
 8007784:	e3c8      	b.n	8007f18 <HAL_RCC_OscConfig+0x7a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8007786:	687b      	ldr	r3, [r7, #4]
 8007788:	681b      	ldr	r3, [r3, #0]
 800778a:	f003 0301 	and.w	r3, r3, #1
 800778e:	2b00      	cmp	r3, #0
 8007790:	f000 8087 	beq.w	80078a2 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8007794:	4b88      	ldr	r3, [pc, #544]	@ (80079b8 <HAL_RCC_OscConfig+0x244>)
 8007796:	691b      	ldr	r3, [r3, #16]
 8007798:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800779c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800779e:	4b86      	ldr	r3, [pc, #536]	@ (80079b8 <HAL_RCC_OscConfig+0x244>)
 80077a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80077a2:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 80077a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80077a6:	2b10      	cmp	r3, #16
 80077a8:	d007      	beq.n	80077ba <HAL_RCC_OscConfig+0x46>
 80077aa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80077ac:	2b18      	cmp	r3, #24
 80077ae:	d110      	bne.n	80077d2 <HAL_RCC_OscConfig+0x5e>
 80077b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80077b2:	f003 0303 	and.w	r3, r3, #3
 80077b6:	2b02      	cmp	r3, #2
 80077b8:	d10b      	bne.n	80077d2 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80077ba:	4b7f      	ldr	r3, [pc, #508]	@ (80079b8 <HAL_RCC_OscConfig+0x244>)
 80077bc:	681b      	ldr	r3, [r3, #0]
 80077be:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80077c2:	2b00      	cmp	r3, #0
 80077c4:	d06c      	beq.n	80078a0 <HAL_RCC_OscConfig+0x12c>
 80077c6:	687b      	ldr	r3, [r7, #4]
 80077c8:	685b      	ldr	r3, [r3, #4]
 80077ca:	2b00      	cmp	r3, #0
 80077cc:	d168      	bne.n	80078a0 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80077ce:	2301      	movs	r3, #1
 80077d0:	e3a2      	b.n	8007f18 <HAL_RCC_OscConfig+0x7a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80077d2:	687b      	ldr	r3, [r7, #4]
 80077d4:	685b      	ldr	r3, [r3, #4]
 80077d6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80077da:	d106      	bne.n	80077ea <HAL_RCC_OscConfig+0x76>
 80077dc:	4b76      	ldr	r3, [pc, #472]	@ (80079b8 <HAL_RCC_OscConfig+0x244>)
 80077de:	681b      	ldr	r3, [r3, #0]
 80077e0:	4a75      	ldr	r2, [pc, #468]	@ (80079b8 <HAL_RCC_OscConfig+0x244>)
 80077e2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80077e6:	6013      	str	r3, [r2, #0]
 80077e8:	e02e      	b.n	8007848 <HAL_RCC_OscConfig+0xd4>
 80077ea:	687b      	ldr	r3, [r7, #4]
 80077ec:	685b      	ldr	r3, [r3, #4]
 80077ee:	2b00      	cmp	r3, #0
 80077f0:	d10c      	bne.n	800780c <HAL_RCC_OscConfig+0x98>
 80077f2:	4b71      	ldr	r3, [pc, #452]	@ (80079b8 <HAL_RCC_OscConfig+0x244>)
 80077f4:	681b      	ldr	r3, [r3, #0]
 80077f6:	4a70      	ldr	r2, [pc, #448]	@ (80079b8 <HAL_RCC_OscConfig+0x244>)
 80077f8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80077fc:	6013      	str	r3, [r2, #0]
 80077fe:	4b6e      	ldr	r3, [pc, #440]	@ (80079b8 <HAL_RCC_OscConfig+0x244>)
 8007800:	681b      	ldr	r3, [r3, #0]
 8007802:	4a6d      	ldr	r2, [pc, #436]	@ (80079b8 <HAL_RCC_OscConfig+0x244>)
 8007804:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8007808:	6013      	str	r3, [r2, #0]
 800780a:	e01d      	b.n	8007848 <HAL_RCC_OscConfig+0xd4>
 800780c:	687b      	ldr	r3, [r7, #4]
 800780e:	685b      	ldr	r3, [r3, #4]
 8007810:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8007814:	d10c      	bne.n	8007830 <HAL_RCC_OscConfig+0xbc>
 8007816:	4b68      	ldr	r3, [pc, #416]	@ (80079b8 <HAL_RCC_OscConfig+0x244>)
 8007818:	681b      	ldr	r3, [r3, #0]
 800781a:	4a67      	ldr	r2, [pc, #412]	@ (80079b8 <HAL_RCC_OscConfig+0x244>)
 800781c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8007820:	6013      	str	r3, [r2, #0]
 8007822:	4b65      	ldr	r3, [pc, #404]	@ (80079b8 <HAL_RCC_OscConfig+0x244>)
 8007824:	681b      	ldr	r3, [r3, #0]
 8007826:	4a64      	ldr	r2, [pc, #400]	@ (80079b8 <HAL_RCC_OscConfig+0x244>)
 8007828:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800782c:	6013      	str	r3, [r2, #0]
 800782e:	e00b      	b.n	8007848 <HAL_RCC_OscConfig+0xd4>
 8007830:	4b61      	ldr	r3, [pc, #388]	@ (80079b8 <HAL_RCC_OscConfig+0x244>)
 8007832:	681b      	ldr	r3, [r3, #0]
 8007834:	4a60      	ldr	r2, [pc, #384]	@ (80079b8 <HAL_RCC_OscConfig+0x244>)
 8007836:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800783a:	6013      	str	r3, [r2, #0]
 800783c:	4b5e      	ldr	r3, [pc, #376]	@ (80079b8 <HAL_RCC_OscConfig+0x244>)
 800783e:	681b      	ldr	r3, [r3, #0]
 8007840:	4a5d      	ldr	r2, [pc, #372]	@ (80079b8 <HAL_RCC_OscConfig+0x244>)
 8007842:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8007846:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8007848:	687b      	ldr	r3, [r7, #4]
 800784a:	685b      	ldr	r3, [r3, #4]
 800784c:	2b00      	cmp	r3, #0
 800784e:	d013      	beq.n	8007878 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007850:	f7fc f83e 	bl	80038d0 <HAL_GetTick>
 8007854:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8007856:	e008      	b.n	800786a <HAL_RCC_OscConfig+0xf6>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007858:	f7fc f83a 	bl	80038d0 <HAL_GetTick>
 800785c:	4602      	mov	r2, r0
 800785e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007860:	1ad3      	subs	r3, r2, r3
 8007862:	2b64      	cmp	r3, #100	@ 0x64
 8007864:	d901      	bls.n	800786a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8007866:	2303      	movs	r3, #3
 8007868:	e356      	b.n	8007f18 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800786a:	4b53      	ldr	r3, [pc, #332]	@ (80079b8 <HAL_RCC_OscConfig+0x244>)
 800786c:	681b      	ldr	r3, [r3, #0]
 800786e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007872:	2b00      	cmp	r3, #0
 8007874:	d0f0      	beq.n	8007858 <HAL_RCC_OscConfig+0xe4>
 8007876:	e014      	b.n	80078a2 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007878:	f7fc f82a 	bl	80038d0 <HAL_GetTick>
 800787c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800787e:	e008      	b.n	8007892 <HAL_RCC_OscConfig+0x11e>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007880:	f7fc f826 	bl	80038d0 <HAL_GetTick>
 8007884:	4602      	mov	r2, r0
 8007886:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007888:	1ad3      	subs	r3, r2, r3
 800788a:	2b64      	cmp	r3, #100	@ 0x64
 800788c:	d901      	bls.n	8007892 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800788e:	2303      	movs	r3, #3
 8007890:	e342      	b.n	8007f18 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8007892:	4b49      	ldr	r3, [pc, #292]	@ (80079b8 <HAL_RCC_OscConfig+0x244>)
 8007894:	681b      	ldr	r3, [r3, #0]
 8007896:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800789a:	2b00      	cmp	r3, #0
 800789c:	d1f0      	bne.n	8007880 <HAL_RCC_OscConfig+0x10c>
 800789e:	e000      	b.n	80078a2 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80078a0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80078a2:	687b      	ldr	r3, [r7, #4]
 80078a4:	681b      	ldr	r3, [r3, #0]
 80078a6:	f003 0302 	and.w	r3, r3, #2
 80078aa:	2b00      	cmp	r3, #0
 80078ac:	f000 808c 	beq.w	80079c8 <HAL_RCC_OscConfig+0x254>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80078b0:	4b41      	ldr	r3, [pc, #260]	@ (80079b8 <HAL_RCC_OscConfig+0x244>)
 80078b2:	691b      	ldr	r3, [r3, #16]
 80078b4:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80078b8:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80078ba:	4b3f      	ldr	r3, [pc, #252]	@ (80079b8 <HAL_RCC_OscConfig+0x244>)
 80078bc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80078be:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 80078c0:	6a3b      	ldr	r3, [r7, #32]
 80078c2:	2b00      	cmp	r3, #0
 80078c4:	d007      	beq.n	80078d6 <HAL_RCC_OscConfig+0x162>
 80078c6:	6a3b      	ldr	r3, [r7, #32]
 80078c8:	2b18      	cmp	r3, #24
 80078ca:	d137      	bne.n	800793c <HAL_RCC_OscConfig+0x1c8>
 80078cc:	69fb      	ldr	r3, [r7, #28]
 80078ce:	f003 0303 	and.w	r3, r3, #3
 80078d2:	2b00      	cmp	r3, #0
 80078d4:	d132      	bne.n	800793c <HAL_RCC_OscConfig+0x1c8>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80078d6:	4b38      	ldr	r3, [pc, #224]	@ (80079b8 <HAL_RCC_OscConfig+0x244>)
 80078d8:	681b      	ldr	r3, [r3, #0]
 80078da:	f003 0304 	and.w	r3, r3, #4
 80078de:	2b00      	cmp	r3, #0
 80078e0:	d005      	beq.n	80078ee <HAL_RCC_OscConfig+0x17a>
 80078e2:	687b      	ldr	r3, [r7, #4]
 80078e4:	68db      	ldr	r3, [r3, #12]
 80078e6:	2b00      	cmp	r3, #0
 80078e8:	d101      	bne.n	80078ee <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 80078ea:	2301      	movs	r3, #1
 80078ec:	e314      	b.n	8007f18 <HAL_RCC_OscConfig+0x7a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 80078ee:	4b32      	ldr	r3, [pc, #200]	@ (80079b8 <HAL_RCC_OscConfig+0x244>)
 80078f0:	681b      	ldr	r3, [r3, #0]
 80078f2:	f023 0219 	bic.w	r2, r3, #25
 80078f6:	687b      	ldr	r3, [r7, #4]
 80078f8:	68db      	ldr	r3, [r3, #12]
 80078fa:	492f      	ldr	r1, [pc, #188]	@ (80079b8 <HAL_RCC_OscConfig+0x244>)
 80078fc:	4313      	orrs	r3, r2
 80078fe:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007900:	f7fb ffe6 	bl	80038d0 <HAL_GetTick>
 8007904:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8007906:	e008      	b.n	800791a <HAL_RCC_OscConfig+0x1a6>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007908:	f7fb ffe2 	bl	80038d0 <HAL_GetTick>
 800790c:	4602      	mov	r2, r0
 800790e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007910:	1ad3      	subs	r3, r2, r3
 8007912:	2b02      	cmp	r3, #2
 8007914:	d901      	bls.n	800791a <HAL_RCC_OscConfig+0x1a6>
          {
            return HAL_TIMEOUT;
 8007916:	2303      	movs	r3, #3
 8007918:	e2fe      	b.n	8007f18 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800791a:	4b27      	ldr	r3, [pc, #156]	@ (80079b8 <HAL_RCC_OscConfig+0x244>)
 800791c:	681b      	ldr	r3, [r3, #0]
 800791e:	f003 0304 	and.w	r3, r3, #4
 8007922:	2b00      	cmp	r3, #0
 8007924:	d0f0      	beq.n	8007908 <HAL_RCC_OscConfig+0x194>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007926:	4b24      	ldr	r3, [pc, #144]	@ (80079b8 <HAL_RCC_OscConfig+0x244>)
 8007928:	685b      	ldr	r3, [r3, #4]
 800792a:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800792e:	687b      	ldr	r3, [r7, #4]
 8007930:	691b      	ldr	r3, [r3, #16]
 8007932:	061b      	lsls	r3, r3, #24
 8007934:	4920      	ldr	r1, [pc, #128]	@ (80079b8 <HAL_RCC_OscConfig+0x244>)
 8007936:	4313      	orrs	r3, r2
 8007938:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800793a:	e045      	b.n	80079c8 <HAL_RCC_OscConfig+0x254>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800793c:	687b      	ldr	r3, [r7, #4]
 800793e:	68db      	ldr	r3, [r3, #12]
 8007940:	2b00      	cmp	r3, #0
 8007942:	d026      	beq.n	8007992 <HAL_RCC_OscConfig+0x21e>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8007944:	4b1c      	ldr	r3, [pc, #112]	@ (80079b8 <HAL_RCC_OscConfig+0x244>)
 8007946:	681b      	ldr	r3, [r3, #0]
 8007948:	f023 0219 	bic.w	r2, r3, #25
 800794c:	687b      	ldr	r3, [r7, #4]
 800794e:	68db      	ldr	r3, [r3, #12]
 8007950:	4919      	ldr	r1, [pc, #100]	@ (80079b8 <HAL_RCC_OscConfig+0x244>)
 8007952:	4313      	orrs	r3, r2
 8007954:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007956:	f7fb ffbb 	bl	80038d0 <HAL_GetTick>
 800795a:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800795c:	e008      	b.n	8007970 <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800795e:	f7fb ffb7 	bl	80038d0 <HAL_GetTick>
 8007962:	4602      	mov	r2, r0
 8007964:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007966:	1ad3      	subs	r3, r2, r3
 8007968:	2b02      	cmp	r3, #2
 800796a:	d901      	bls.n	8007970 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 800796c:	2303      	movs	r3, #3
 800796e:	e2d3      	b.n	8007f18 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8007970:	4b11      	ldr	r3, [pc, #68]	@ (80079b8 <HAL_RCC_OscConfig+0x244>)
 8007972:	681b      	ldr	r3, [r3, #0]
 8007974:	f003 0304 	and.w	r3, r3, #4
 8007978:	2b00      	cmp	r3, #0
 800797a:	d0f0      	beq.n	800795e <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800797c:	4b0e      	ldr	r3, [pc, #56]	@ (80079b8 <HAL_RCC_OscConfig+0x244>)
 800797e:	685b      	ldr	r3, [r3, #4]
 8007980:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8007984:	687b      	ldr	r3, [r7, #4]
 8007986:	691b      	ldr	r3, [r3, #16]
 8007988:	061b      	lsls	r3, r3, #24
 800798a:	490b      	ldr	r1, [pc, #44]	@ (80079b8 <HAL_RCC_OscConfig+0x244>)
 800798c:	4313      	orrs	r3, r2
 800798e:	604b      	str	r3, [r1, #4]
 8007990:	e01a      	b.n	80079c8 <HAL_RCC_OscConfig+0x254>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8007992:	4b09      	ldr	r3, [pc, #36]	@ (80079b8 <HAL_RCC_OscConfig+0x244>)
 8007994:	681b      	ldr	r3, [r3, #0]
 8007996:	4a08      	ldr	r2, [pc, #32]	@ (80079b8 <HAL_RCC_OscConfig+0x244>)
 8007998:	f023 0301 	bic.w	r3, r3, #1
 800799c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800799e:	f7fb ff97 	bl	80038d0 <HAL_GetTick>
 80079a2:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80079a4:	e00a      	b.n	80079bc <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80079a6:	f7fb ff93 	bl	80038d0 <HAL_GetTick>
 80079aa:	4602      	mov	r2, r0
 80079ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80079ae:	1ad3      	subs	r3, r2, r3
 80079b0:	2b02      	cmp	r3, #2
 80079b2:	d903      	bls.n	80079bc <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 80079b4:	2303      	movs	r3, #3
 80079b6:	e2af      	b.n	8007f18 <HAL_RCC_OscConfig+0x7a4>
 80079b8:	58024400 	.word	0x58024400
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80079bc:	4b96      	ldr	r3, [pc, #600]	@ (8007c18 <HAL_RCC_OscConfig+0x4a4>)
 80079be:	681b      	ldr	r3, [r3, #0]
 80079c0:	f003 0304 	and.w	r3, r3, #4
 80079c4:	2b00      	cmp	r3, #0
 80079c6:	d1ee      	bne.n	80079a6 <HAL_RCC_OscConfig+0x232>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 80079c8:	687b      	ldr	r3, [r7, #4]
 80079ca:	681b      	ldr	r3, [r3, #0]
 80079cc:	f003 0310 	and.w	r3, r3, #16
 80079d0:	2b00      	cmp	r3, #0
 80079d2:	d06a      	beq.n	8007aaa <HAL_RCC_OscConfig+0x336>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80079d4:	4b90      	ldr	r3, [pc, #576]	@ (8007c18 <HAL_RCC_OscConfig+0x4a4>)
 80079d6:	691b      	ldr	r3, [r3, #16]
 80079d8:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80079dc:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80079de:	4b8e      	ldr	r3, [pc, #568]	@ (8007c18 <HAL_RCC_OscConfig+0x4a4>)
 80079e0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80079e2:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 80079e4:	69bb      	ldr	r3, [r7, #24]
 80079e6:	2b08      	cmp	r3, #8
 80079e8:	d007      	beq.n	80079fa <HAL_RCC_OscConfig+0x286>
 80079ea:	69bb      	ldr	r3, [r7, #24]
 80079ec:	2b18      	cmp	r3, #24
 80079ee:	d11b      	bne.n	8007a28 <HAL_RCC_OscConfig+0x2b4>
 80079f0:	697b      	ldr	r3, [r7, #20]
 80079f2:	f003 0303 	and.w	r3, r3, #3
 80079f6:	2b01      	cmp	r3, #1
 80079f8:	d116      	bne.n	8007a28 <HAL_RCC_OscConfig+0x2b4>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80079fa:	4b87      	ldr	r3, [pc, #540]	@ (8007c18 <HAL_RCC_OscConfig+0x4a4>)
 80079fc:	681b      	ldr	r3, [r3, #0]
 80079fe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007a02:	2b00      	cmp	r3, #0
 8007a04:	d005      	beq.n	8007a12 <HAL_RCC_OscConfig+0x29e>
 8007a06:	687b      	ldr	r3, [r7, #4]
 8007a08:	69db      	ldr	r3, [r3, #28]
 8007a0a:	2b80      	cmp	r3, #128	@ 0x80
 8007a0c:	d001      	beq.n	8007a12 <HAL_RCC_OscConfig+0x29e>
      {
        return HAL_ERROR;
 8007a0e:	2301      	movs	r3, #1
 8007a10:	e282      	b.n	8007f18 <HAL_RCC_OscConfig+0x7a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8007a12:	4b81      	ldr	r3, [pc, #516]	@ (8007c18 <HAL_RCC_OscConfig+0x4a4>)
 8007a14:	68db      	ldr	r3, [r3, #12]
 8007a16:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8007a1a:	687b      	ldr	r3, [r7, #4]
 8007a1c:	6a1b      	ldr	r3, [r3, #32]
 8007a1e:	061b      	lsls	r3, r3, #24
 8007a20:	497d      	ldr	r1, [pc, #500]	@ (8007c18 <HAL_RCC_OscConfig+0x4a4>)
 8007a22:	4313      	orrs	r3, r2
 8007a24:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8007a26:	e040      	b.n	8007aaa <HAL_RCC_OscConfig+0x336>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8007a28:	687b      	ldr	r3, [r7, #4]
 8007a2a:	69db      	ldr	r3, [r3, #28]
 8007a2c:	2b00      	cmp	r3, #0
 8007a2e:	d023      	beq.n	8007a78 <HAL_RCC_OscConfig+0x304>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8007a30:	4b79      	ldr	r3, [pc, #484]	@ (8007c18 <HAL_RCC_OscConfig+0x4a4>)
 8007a32:	681b      	ldr	r3, [r3, #0]
 8007a34:	4a78      	ldr	r2, [pc, #480]	@ (8007c18 <HAL_RCC_OscConfig+0x4a4>)
 8007a36:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007a3a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007a3c:	f7fb ff48 	bl	80038d0 <HAL_GetTick>
 8007a40:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8007a42:	e008      	b.n	8007a56 <HAL_RCC_OscConfig+0x2e2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8007a44:	f7fb ff44 	bl	80038d0 <HAL_GetTick>
 8007a48:	4602      	mov	r2, r0
 8007a4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007a4c:	1ad3      	subs	r3, r2, r3
 8007a4e:	2b02      	cmp	r3, #2
 8007a50:	d901      	bls.n	8007a56 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8007a52:	2303      	movs	r3, #3
 8007a54:	e260      	b.n	8007f18 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8007a56:	4b70      	ldr	r3, [pc, #448]	@ (8007c18 <HAL_RCC_OscConfig+0x4a4>)
 8007a58:	681b      	ldr	r3, [r3, #0]
 8007a5a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007a5e:	2b00      	cmp	r3, #0
 8007a60:	d0f0      	beq.n	8007a44 <HAL_RCC_OscConfig+0x2d0>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8007a62:	4b6d      	ldr	r3, [pc, #436]	@ (8007c18 <HAL_RCC_OscConfig+0x4a4>)
 8007a64:	68db      	ldr	r3, [r3, #12]
 8007a66:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8007a6a:	687b      	ldr	r3, [r7, #4]
 8007a6c:	6a1b      	ldr	r3, [r3, #32]
 8007a6e:	061b      	lsls	r3, r3, #24
 8007a70:	4969      	ldr	r1, [pc, #420]	@ (8007c18 <HAL_RCC_OscConfig+0x4a4>)
 8007a72:	4313      	orrs	r3, r2
 8007a74:	60cb      	str	r3, [r1, #12]
 8007a76:	e018      	b.n	8007aaa <HAL_RCC_OscConfig+0x336>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8007a78:	4b67      	ldr	r3, [pc, #412]	@ (8007c18 <HAL_RCC_OscConfig+0x4a4>)
 8007a7a:	681b      	ldr	r3, [r3, #0]
 8007a7c:	4a66      	ldr	r2, [pc, #408]	@ (8007c18 <HAL_RCC_OscConfig+0x4a4>)
 8007a7e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007a82:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007a84:	f7fb ff24 	bl	80038d0 <HAL_GetTick>
 8007a88:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8007a8a:	e008      	b.n	8007a9e <HAL_RCC_OscConfig+0x32a>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8007a8c:	f7fb ff20 	bl	80038d0 <HAL_GetTick>
 8007a90:	4602      	mov	r2, r0
 8007a92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007a94:	1ad3      	subs	r3, r2, r3
 8007a96:	2b02      	cmp	r3, #2
 8007a98:	d901      	bls.n	8007a9e <HAL_RCC_OscConfig+0x32a>
          {
            return HAL_TIMEOUT;
 8007a9a:	2303      	movs	r3, #3
 8007a9c:	e23c      	b.n	8007f18 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8007a9e:	4b5e      	ldr	r3, [pc, #376]	@ (8007c18 <HAL_RCC_OscConfig+0x4a4>)
 8007aa0:	681b      	ldr	r3, [r3, #0]
 8007aa2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007aa6:	2b00      	cmp	r3, #0
 8007aa8:	d1f0      	bne.n	8007a8c <HAL_RCC_OscConfig+0x318>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8007aaa:	687b      	ldr	r3, [r7, #4]
 8007aac:	681b      	ldr	r3, [r3, #0]
 8007aae:	f003 0308 	and.w	r3, r3, #8
 8007ab2:	2b00      	cmp	r3, #0
 8007ab4:	d036      	beq.n	8007b24 <HAL_RCC_OscConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8007ab6:	687b      	ldr	r3, [r7, #4]
 8007ab8:	695b      	ldr	r3, [r3, #20]
 8007aba:	2b00      	cmp	r3, #0
 8007abc:	d019      	beq.n	8007af2 <HAL_RCC_OscConfig+0x37e>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8007abe:	4b56      	ldr	r3, [pc, #344]	@ (8007c18 <HAL_RCC_OscConfig+0x4a4>)
 8007ac0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007ac2:	4a55      	ldr	r2, [pc, #340]	@ (8007c18 <HAL_RCC_OscConfig+0x4a4>)
 8007ac4:	f043 0301 	orr.w	r3, r3, #1
 8007ac8:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007aca:	f7fb ff01 	bl	80038d0 <HAL_GetTick>
 8007ace:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8007ad0:	e008      	b.n	8007ae4 <HAL_RCC_OscConfig+0x370>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007ad2:	f7fb fefd 	bl	80038d0 <HAL_GetTick>
 8007ad6:	4602      	mov	r2, r0
 8007ad8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007ada:	1ad3      	subs	r3, r2, r3
 8007adc:	2b02      	cmp	r3, #2
 8007ade:	d901      	bls.n	8007ae4 <HAL_RCC_OscConfig+0x370>
        {
          return HAL_TIMEOUT;
 8007ae0:	2303      	movs	r3, #3
 8007ae2:	e219      	b.n	8007f18 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8007ae4:	4b4c      	ldr	r3, [pc, #304]	@ (8007c18 <HAL_RCC_OscConfig+0x4a4>)
 8007ae6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007ae8:	f003 0302 	and.w	r3, r3, #2
 8007aec:	2b00      	cmp	r3, #0
 8007aee:	d0f0      	beq.n	8007ad2 <HAL_RCC_OscConfig+0x35e>
 8007af0:	e018      	b.n	8007b24 <HAL_RCC_OscConfig+0x3b0>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8007af2:	4b49      	ldr	r3, [pc, #292]	@ (8007c18 <HAL_RCC_OscConfig+0x4a4>)
 8007af4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007af6:	4a48      	ldr	r2, [pc, #288]	@ (8007c18 <HAL_RCC_OscConfig+0x4a4>)
 8007af8:	f023 0301 	bic.w	r3, r3, #1
 8007afc:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007afe:	f7fb fee7 	bl	80038d0 <HAL_GetTick>
 8007b02:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8007b04:	e008      	b.n	8007b18 <HAL_RCC_OscConfig+0x3a4>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007b06:	f7fb fee3 	bl	80038d0 <HAL_GetTick>
 8007b0a:	4602      	mov	r2, r0
 8007b0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007b0e:	1ad3      	subs	r3, r2, r3
 8007b10:	2b02      	cmp	r3, #2
 8007b12:	d901      	bls.n	8007b18 <HAL_RCC_OscConfig+0x3a4>
        {
          return HAL_TIMEOUT;
 8007b14:	2303      	movs	r3, #3
 8007b16:	e1ff      	b.n	8007f18 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8007b18:	4b3f      	ldr	r3, [pc, #252]	@ (8007c18 <HAL_RCC_OscConfig+0x4a4>)
 8007b1a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007b1c:	f003 0302 	and.w	r3, r3, #2
 8007b20:	2b00      	cmp	r3, #0
 8007b22:	d1f0      	bne.n	8007b06 <HAL_RCC_OscConfig+0x392>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8007b24:	687b      	ldr	r3, [r7, #4]
 8007b26:	681b      	ldr	r3, [r3, #0]
 8007b28:	f003 0320 	and.w	r3, r3, #32
 8007b2c:	2b00      	cmp	r3, #0
 8007b2e:	d036      	beq.n	8007b9e <HAL_RCC_OscConfig+0x42a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 8007b30:	687b      	ldr	r3, [r7, #4]
 8007b32:	699b      	ldr	r3, [r3, #24]
 8007b34:	2b00      	cmp	r3, #0
 8007b36:	d019      	beq.n	8007b6c <HAL_RCC_OscConfig+0x3f8>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8007b38:	4b37      	ldr	r3, [pc, #220]	@ (8007c18 <HAL_RCC_OscConfig+0x4a4>)
 8007b3a:	681b      	ldr	r3, [r3, #0]
 8007b3c:	4a36      	ldr	r2, [pc, #216]	@ (8007c18 <HAL_RCC_OscConfig+0x4a4>)
 8007b3e:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8007b42:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8007b44:	f7fb fec4 	bl	80038d0 <HAL_GetTick>
 8007b48:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8007b4a:	e008      	b.n	8007b5e <HAL_RCC_OscConfig+0x3ea>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8007b4c:	f7fb fec0 	bl	80038d0 <HAL_GetTick>
 8007b50:	4602      	mov	r2, r0
 8007b52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007b54:	1ad3      	subs	r3, r2, r3
 8007b56:	2b02      	cmp	r3, #2
 8007b58:	d901      	bls.n	8007b5e <HAL_RCC_OscConfig+0x3ea>
        {
          return HAL_TIMEOUT;
 8007b5a:	2303      	movs	r3, #3
 8007b5c:	e1dc      	b.n	8007f18 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8007b5e:	4b2e      	ldr	r3, [pc, #184]	@ (8007c18 <HAL_RCC_OscConfig+0x4a4>)
 8007b60:	681b      	ldr	r3, [r3, #0]
 8007b62:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8007b66:	2b00      	cmp	r3, #0
 8007b68:	d0f0      	beq.n	8007b4c <HAL_RCC_OscConfig+0x3d8>
 8007b6a:	e018      	b.n	8007b9e <HAL_RCC_OscConfig+0x42a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8007b6c:	4b2a      	ldr	r3, [pc, #168]	@ (8007c18 <HAL_RCC_OscConfig+0x4a4>)
 8007b6e:	681b      	ldr	r3, [r3, #0]
 8007b70:	4a29      	ldr	r2, [pc, #164]	@ (8007c18 <HAL_RCC_OscConfig+0x4a4>)
 8007b72:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007b76:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8007b78:	f7fb feaa 	bl	80038d0 <HAL_GetTick>
 8007b7c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8007b7e:	e008      	b.n	8007b92 <HAL_RCC_OscConfig+0x41e>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8007b80:	f7fb fea6 	bl	80038d0 <HAL_GetTick>
 8007b84:	4602      	mov	r2, r0
 8007b86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007b88:	1ad3      	subs	r3, r2, r3
 8007b8a:	2b02      	cmp	r3, #2
 8007b8c:	d901      	bls.n	8007b92 <HAL_RCC_OscConfig+0x41e>
        {
          return HAL_TIMEOUT;
 8007b8e:	2303      	movs	r3, #3
 8007b90:	e1c2      	b.n	8007f18 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8007b92:	4b21      	ldr	r3, [pc, #132]	@ (8007c18 <HAL_RCC_OscConfig+0x4a4>)
 8007b94:	681b      	ldr	r3, [r3, #0]
 8007b96:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8007b9a:	2b00      	cmp	r3, #0
 8007b9c:	d1f0      	bne.n	8007b80 <HAL_RCC_OscConfig+0x40c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8007b9e:	687b      	ldr	r3, [r7, #4]
 8007ba0:	681b      	ldr	r3, [r3, #0]
 8007ba2:	f003 0304 	and.w	r3, r3, #4
 8007ba6:	2b00      	cmp	r3, #0
 8007ba8:	f000 8086 	beq.w	8007cb8 <HAL_RCC_OscConfig+0x544>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8007bac:	4b1b      	ldr	r3, [pc, #108]	@ (8007c1c <HAL_RCC_OscConfig+0x4a8>)
 8007bae:	681b      	ldr	r3, [r3, #0]
 8007bb0:	4a1a      	ldr	r2, [pc, #104]	@ (8007c1c <HAL_RCC_OscConfig+0x4a8>)
 8007bb2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007bb6:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8007bb8:	f7fb fe8a 	bl	80038d0 <HAL_GetTick>
 8007bbc:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8007bbe:	e008      	b.n	8007bd2 <HAL_RCC_OscConfig+0x45e>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007bc0:	f7fb fe86 	bl	80038d0 <HAL_GetTick>
 8007bc4:	4602      	mov	r2, r0
 8007bc6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007bc8:	1ad3      	subs	r3, r2, r3
 8007bca:	2b64      	cmp	r3, #100	@ 0x64
 8007bcc:	d901      	bls.n	8007bd2 <HAL_RCC_OscConfig+0x45e>
      {
        return HAL_TIMEOUT;
 8007bce:	2303      	movs	r3, #3
 8007bd0:	e1a2      	b.n	8007f18 <HAL_RCC_OscConfig+0x7a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8007bd2:	4b12      	ldr	r3, [pc, #72]	@ (8007c1c <HAL_RCC_OscConfig+0x4a8>)
 8007bd4:	681b      	ldr	r3, [r3, #0]
 8007bd6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007bda:	2b00      	cmp	r3, #0
 8007bdc:	d0f0      	beq.n	8007bc0 <HAL_RCC_OscConfig+0x44c>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007bde:	687b      	ldr	r3, [r7, #4]
 8007be0:	689b      	ldr	r3, [r3, #8]
 8007be2:	2b01      	cmp	r3, #1
 8007be4:	d106      	bne.n	8007bf4 <HAL_RCC_OscConfig+0x480>
 8007be6:	4b0c      	ldr	r3, [pc, #48]	@ (8007c18 <HAL_RCC_OscConfig+0x4a4>)
 8007be8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007bea:	4a0b      	ldr	r2, [pc, #44]	@ (8007c18 <HAL_RCC_OscConfig+0x4a4>)
 8007bec:	f043 0301 	orr.w	r3, r3, #1
 8007bf0:	6713      	str	r3, [r2, #112]	@ 0x70
 8007bf2:	e032      	b.n	8007c5a <HAL_RCC_OscConfig+0x4e6>
 8007bf4:	687b      	ldr	r3, [r7, #4]
 8007bf6:	689b      	ldr	r3, [r3, #8]
 8007bf8:	2b00      	cmp	r3, #0
 8007bfa:	d111      	bne.n	8007c20 <HAL_RCC_OscConfig+0x4ac>
 8007bfc:	4b06      	ldr	r3, [pc, #24]	@ (8007c18 <HAL_RCC_OscConfig+0x4a4>)
 8007bfe:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007c00:	4a05      	ldr	r2, [pc, #20]	@ (8007c18 <HAL_RCC_OscConfig+0x4a4>)
 8007c02:	f023 0301 	bic.w	r3, r3, #1
 8007c06:	6713      	str	r3, [r2, #112]	@ 0x70
 8007c08:	4b03      	ldr	r3, [pc, #12]	@ (8007c18 <HAL_RCC_OscConfig+0x4a4>)
 8007c0a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007c0c:	4a02      	ldr	r2, [pc, #8]	@ (8007c18 <HAL_RCC_OscConfig+0x4a4>)
 8007c0e:	f023 0304 	bic.w	r3, r3, #4
 8007c12:	6713      	str	r3, [r2, #112]	@ 0x70
 8007c14:	e021      	b.n	8007c5a <HAL_RCC_OscConfig+0x4e6>
 8007c16:	bf00      	nop
 8007c18:	58024400 	.word	0x58024400
 8007c1c:	58024800 	.word	0x58024800
 8007c20:	687b      	ldr	r3, [r7, #4]
 8007c22:	689b      	ldr	r3, [r3, #8]
 8007c24:	2b05      	cmp	r3, #5
 8007c26:	d10c      	bne.n	8007c42 <HAL_RCC_OscConfig+0x4ce>
 8007c28:	4b83      	ldr	r3, [pc, #524]	@ (8007e38 <HAL_RCC_OscConfig+0x6c4>)
 8007c2a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007c2c:	4a82      	ldr	r2, [pc, #520]	@ (8007e38 <HAL_RCC_OscConfig+0x6c4>)
 8007c2e:	f043 0304 	orr.w	r3, r3, #4
 8007c32:	6713      	str	r3, [r2, #112]	@ 0x70
 8007c34:	4b80      	ldr	r3, [pc, #512]	@ (8007e38 <HAL_RCC_OscConfig+0x6c4>)
 8007c36:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007c38:	4a7f      	ldr	r2, [pc, #508]	@ (8007e38 <HAL_RCC_OscConfig+0x6c4>)
 8007c3a:	f043 0301 	orr.w	r3, r3, #1
 8007c3e:	6713      	str	r3, [r2, #112]	@ 0x70
 8007c40:	e00b      	b.n	8007c5a <HAL_RCC_OscConfig+0x4e6>
 8007c42:	4b7d      	ldr	r3, [pc, #500]	@ (8007e38 <HAL_RCC_OscConfig+0x6c4>)
 8007c44:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007c46:	4a7c      	ldr	r2, [pc, #496]	@ (8007e38 <HAL_RCC_OscConfig+0x6c4>)
 8007c48:	f023 0301 	bic.w	r3, r3, #1
 8007c4c:	6713      	str	r3, [r2, #112]	@ 0x70
 8007c4e:	4b7a      	ldr	r3, [pc, #488]	@ (8007e38 <HAL_RCC_OscConfig+0x6c4>)
 8007c50:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007c52:	4a79      	ldr	r2, [pc, #484]	@ (8007e38 <HAL_RCC_OscConfig+0x6c4>)
 8007c54:	f023 0304 	bic.w	r3, r3, #4
 8007c58:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8007c5a:	687b      	ldr	r3, [r7, #4]
 8007c5c:	689b      	ldr	r3, [r3, #8]
 8007c5e:	2b00      	cmp	r3, #0
 8007c60:	d015      	beq.n	8007c8e <HAL_RCC_OscConfig+0x51a>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007c62:	f7fb fe35 	bl	80038d0 <HAL_GetTick>
 8007c66:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8007c68:	e00a      	b.n	8007c80 <HAL_RCC_OscConfig+0x50c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007c6a:	f7fb fe31 	bl	80038d0 <HAL_GetTick>
 8007c6e:	4602      	mov	r2, r0
 8007c70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c72:	1ad3      	subs	r3, r2, r3
 8007c74:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007c78:	4293      	cmp	r3, r2
 8007c7a:	d901      	bls.n	8007c80 <HAL_RCC_OscConfig+0x50c>
        {
          return HAL_TIMEOUT;
 8007c7c:	2303      	movs	r3, #3
 8007c7e:	e14b      	b.n	8007f18 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8007c80:	4b6d      	ldr	r3, [pc, #436]	@ (8007e38 <HAL_RCC_OscConfig+0x6c4>)
 8007c82:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007c84:	f003 0302 	and.w	r3, r3, #2
 8007c88:	2b00      	cmp	r3, #0
 8007c8a:	d0ee      	beq.n	8007c6a <HAL_RCC_OscConfig+0x4f6>
 8007c8c:	e014      	b.n	8007cb8 <HAL_RCC_OscConfig+0x544>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007c8e:	f7fb fe1f 	bl	80038d0 <HAL_GetTick>
 8007c92:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8007c94:	e00a      	b.n	8007cac <HAL_RCC_OscConfig+0x538>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007c96:	f7fb fe1b 	bl	80038d0 <HAL_GetTick>
 8007c9a:	4602      	mov	r2, r0
 8007c9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c9e:	1ad3      	subs	r3, r2, r3
 8007ca0:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007ca4:	4293      	cmp	r3, r2
 8007ca6:	d901      	bls.n	8007cac <HAL_RCC_OscConfig+0x538>
        {
          return HAL_TIMEOUT;
 8007ca8:	2303      	movs	r3, #3
 8007caa:	e135      	b.n	8007f18 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8007cac:	4b62      	ldr	r3, [pc, #392]	@ (8007e38 <HAL_RCC_OscConfig+0x6c4>)
 8007cae:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007cb0:	f003 0302 	and.w	r3, r3, #2
 8007cb4:	2b00      	cmp	r3, #0
 8007cb6:	d1ee      	bne.n	8007c96 <HAL_RCC_OscConfig+0x522>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8007cb8:	687b      	ldr	r3, [r7, #4]
 8007cba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007cbc:	2b00      	cmp	r3, #0
 8007cbe:	f000 812a 	beq.w	8007f16 <HAL_RCC_OscConfig+0x7a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8007cc2:	4b5d      	ldr	r3, [pc, #372]	@ (8007e38 <HAL_RCC_OscConfig+0x6c4>)
 8007cc4:	691b      	ldr	r3, [r3, #16]
 8007cc6:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8007cca:	2b18      	cmp	r3, #24
 8007ccc:	f000 80ba 	beq.w	8007e44 <HAL_RCC_OscConfig+0x6d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8007cd0:	687b      	ldr	r3, [r7, #4]
 8007cd2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007cd4:	2b02      	cmp	r3, #2
 8007cd6:	f040 8095 	bne.w	8007e04 <HAL_RCC_OscConfig+0x690>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007cda:	4b57      	ldr	r3, [pc, #348]	@ (8007e38 <HAL_RCC_OscConfig+0x6c4>)
 8007cdc:	681b      	ldr	r3, [r3, #0]
 8007cde:	4a56      	ldr	r2, [pc, #344]	@ (8007e38 <HAL_RCC_OscConfig+0x6c4>)
 8007ce0:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8007ce4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007ce6:	f7fb fdf3 	bl	80038d0 <HAL_GetTick>
 8007cea:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8007cec:	e008      	b.n	8007d00 <HAL_RCC_OscConfig+0x58c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007cee:	f7fb fdef 	bl	80038d0 <HAL_GetTick>
 8007cf2:	4602      	mov	r2, r0
 8007cf4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007cf6:	1ad3      	subs	r3, r2, r3
 8007cf8:	2b02      	cmp	r3, #2
 8007cfa:	d901      	bls.n	8007d00 <HAL_RCC_OscConfig+0x58c>
          {
            return HAL_TIMEOUT;
 8007cfc:	2303      	movs	r3, #3
 8007cfe:	e10b      	b.n	8007f18 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8007d00:	4b4d      	ldr	r3, [pc, #308]	@ (8007e38 <HAL_RCC_OscConfig+0x6c4>)
 8007d02:	681b      	ldr	r3, [r3, #0]
 8007d04:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007d08:	2b00      	cmp	r3, #0
 8007d0a:	d1f0      	bne.n	8007cee <HAL_RCC_OscConfig+0x57a>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8007d0c:	4b4a      	ldr	r3, [pc, #296]	@ (8007e38 <HAL_RCC_OscConfig+0x6c4>)
 8007d0e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8007d10:	4b4a      	ldr	r3, [pc, #296]	@ (8007e3c <HAL_RCC_OscConfig+0x6c8>)
 8007d12:	4013      	ands	r3, r2
 8007d14:	687a      	ldr	r2, [r7, #4]
 8007d16:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 8007d18:	687a      	ldr	r2, [r7, #4]
 8007d1a:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8007d1c:	0112      	lsls	r2, r2, #4
 8007d1e:	430a      	orrs	r2, r1
 8007d20:	4945      	ldr	r1, [pc, #276]	@ (8007e38 <HAL_RCC_OscConfig+0x6c4>)
 8007d22:	4313      	orrs	r3, r2
 8007d24:	628b      	str	r3, [r1, #40]	@ 0x28
 8007d26:	687b      	ldr	r3, [r7, #4]
 8007d28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007d2a:	3b01      	subs	r3, #1
 8007d2c:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8007d30:	687b      	ldr	r3, [r7, #4]
 8007d32:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007d34:	3b01      	subs	r3, #1
 8007d36:	025b      	lsls	r3, r3, #9
 8007d38:	b29b      	uxth	r3, r3
 8007d3a:	431a      	orrs	r2, r3
 8007d3c:	687b      	ldr	r3, [r7, #4]
 8007d3e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007d40:	3b01      	subs	r3, #1
 8007d42:	041b      	lsls	r3, r3, #16
 8007d44:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8007d48:	431a      	orrs	r2, r3
 8007d4a:	687b      	ldr	r3, [r7, #4]
 8007d4c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007d4e:	3b01      	subs	r3, #1
 8007d50:	061b      	lsls	r3, r3, #24
 8007d52:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8007d56:	4938      	ldr	r1, [pc, #224]	@ (8007e38 <HAL_RCC_OscConfig+0x6c4>)
 8007d58:	4313      	orrs	r3, r2
 8007d5a:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 8007d5c:	4b36      	ldr	r3, [pc, #216]	@ (8007e38 <HAL_RCC_OscConfig+0x6c4>)
 8007d5e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007d60:	4a35      	ldr	r2, [pc, #212]	@ (8007e38 <HAL_RCC_OscConfig+0x6c4>)
 8007d62:	f023 0301 	bic.w	r3, r3, #1
 8007d66:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8007d68:	4b33      	ldr	r3, [pc, #204]	@ (8007e38 <HAL_RCC_OscConfig+0x6c4>)
 8007d6a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007d6c:	4b34      	ldr	r3, [pc, #208]	@ (8007e40 <HAL_RCC_OscConfig+0x6cc>)
 8007d6e:	4013      	ands	r3, r2
 8007d70:	687a      	ldr	r2, [r7, #4]
 8007d72:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8007d74:	00d2      	lsls	r2, r2, #3
 8007d76:	4930      	ldr	r1, [pc, #192]	@ (8007e38 <HAL_RCC_OscConfig+0x6c4>)
 8007d78:	4313      	orrs	r3, r2
 8007d7a:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8007d7c:	4b2e      	ldr	r3, [pc, #184]	@ (8007e38 <HAL_RCC_OscConfig+0x6c4>)
 8007d7e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007d80:	f023 020c 	bic.w	r2, r3, #12
 8007d84:	687b      	ldr	r3, [r7, #4]
 8007d86:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007d88:	492b      	ldr	r1, [pc, #172]	@ (8007e38 <HAL_RCC_OscConfig+0x6c4>)
 8007d8a:	4313      	orrs	r3, r2
 8007d8c:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8007d8e:	4b2a      	ldr	r3, [pc, #168]	@ (8007e38 <HAL_RCC_OscConfig+0x6c4>)
 8007d90:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007d92:	f023 0202 	bic.w	r2, r3, #2
 8007d96:	687b      	ldr	r3, [r7, #4]
 8007d98:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007d9a:	4927      	ldr	r1, [pc, #156]	@ (8007e38 <HAL_RCC_OscConfig+0x6c4>)
 8007d9c:	4313      	orrs	r3, r2
 8007d9e:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8007da0:	4b25      	ldr	r3, [pc, #148]	@ (8007e38 <HAL_RCC_OscConfig+0x6c4>)
 8007da2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007da4:	4a24      	ldr	r2, [pc, #144]	@ (8007e38 <HAL_RCC_OscConfig+0x6c4>)
 8007da6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007daa:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007dac:	4b22      	ldr	r3, [pc, #136]	@ (8007e38 <HAL_RCC_OscConfig+0x6c4>)
 8007dae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007db0:	4a21      	ldr	r2, [pc, #132]	@ (8007e38 <HAL_RCC_OscConfig+0x6c4>)
 8007db2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007db6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8007db8:	4b1f      	ldr	r3, [pc, #124]	@ (8007e38 <HAL_RCC_OscConfig+0x6c4>)
 8007dba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007dbc:	4a1e      	ldr	r2, [pc, #120]	@ (8007e38 <HAL_RCC_OscConfig+0x6c4>)
 8007dbe:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8007dc2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 8007dc4:	4b1c      	ldr	r3, [pc, #112]	@ (8007e38 <HAL_RCC_OscConfig+0x6c4>)
 8007dc6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007dc8:	4a1b      	ldr	r2, [pc, #108]	@ (8007e38 <HAL_RCC_OscConfig+0x6c4>)
 8007dca:	f043 0301 	orr.w	r3, r3, #1
 8007dce:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8007dd0:	4b19      	ldr	r3, [pc, #100]	@ (8007e38 <HAL_RCC_OscConfig+0x6c4>)
 8007dd2:	681b      	ldr	r3, [r3, #0]
 8007dd4:	4a18      	ldr	r2, [pc, #96]	@ (8007e38 <HAL_RCC_OscConfig+0x6c4>)
 8007dd6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8007dda:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007ddc:	f7fb fd78 	bl	80038d0 <HAL_GetTick>
 8007de0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8007de2:	e008      	b.n	8007df6 <HAL_RCC_OscConfig+0x682>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007de4:	f7fb fd74 	bl	80038d0 <HAL_GetTick>
 8007de8:	4602      	mov	r2, r0
 8007dea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007dec:	1ad3      	subs	r3, r2, r3
 8007dee:	2b02      	cmp	r3, #2
 8007df0:	d901      	bls.n	8007df6 <HAL_RCC_OscConfig+0x682>
          {
            return HAL_TIMEOUT;
 8007df2:	2303      	movs	r3, #3
 8007df4:	e090      	b.n	8007f18 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8007df6:	4b10      	ldr	r3, [pc, #64]	@ (8007e38 <HAL_RCC_OscConfig+0x6c4>)
 8007df8:	681b      	ldr	r3, [r3, #0]
 8007dfa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007dfe:	2b00      	cmp	r3, #0
 8007e00:	d0f0      	beq.n	8007de4 <HAL_RCC_OscConfig+0x670>
 8007e02:	e088      	b.n	8007f16 <HAL_RCC_OscConfig+0x7a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007e04:	4b0c      	ldr	r3, [pc, #48]	@ (8007e38 <HAL_RCC_OscConfig+0x6c4>)
 8007e06:	681b      	ldr	r3, [r3, #0]
 8007e08:	4a0b      	ldr	r2, [pc, #44]	@ (8007e38 <HAL_RCC_OscConfig+0x6c4>)
 8007e0a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8007e0e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007e10:	f7fb fd5e 	bl	80038d0 <HAL_GetTick>
 8007e14:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8007e16:	e008      	b.n	8007e2a <HAL_RCC_OscConfig+0x6b6>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007e18:	f7fb fd5a 	bl	80038d0 <HAL_GetTick>
 8007e1c:	4602      	mov	r2, r0
 8007e1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007e20:	1ad3      	subs	r3, r2, r3
 8007e22:	2b02      	cmp	r3, #2
 8007e24:	d901      	bls.n	8007e2a <HAL_RCC_OscConfig+0x6b6>
          {
            return HAL_TIMEOUT;
 8007e26:	2303      	movs	r3, #3
 8007e28:	e076      	b.n	8007f18 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8007e2a:	4b03      	ldr	r3, [pc, #12]	@ (8007e38 <HAL_RCC_OscConfig+0x6c4>)
 8007e2c:	681b      	ldr	r3, [r3, #0]
 8007e2e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007e32:	2b00      	cmp	r3, #0
 8007e34:	d1f0      	bne.n	8007e18 <HAL_RCC_OscConfig+0x6a4>
 8007e36:	e06e      	b.n	8007f16 <HAL_RCC_OscConfig+0x7a2>
 8007e38:	58024400 	.word	0x58024400
 8007e3c:	fffffc0c 	.word	0xfffffc0c
 8007e40:	ffff0007 	.word	0xffff0007
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8007e44:	4b36      	ldr	r3, [pc, #216]	@ (8007f20 <HAL_RCC_OscConfig+0x7ac>)
 8007e46:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007e48:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8007e4a:	4b35      	ldr	r3, [pc, #212]	@ (8007f20 <HAL_RCC_OscConfig+0x7ac>)
 8007e4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007e4e:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007e50:	687b      	ldr	r3, [r7, #4]
 8007e52:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007e54:	2b01      	cmp	r3, #1
 8007e56:	d031      	beq.n	8007ebc <HAL_RCC_OscConfig+0x748>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007e58:	693b      	ldr	r3, [r7, #16]
 8007e5a:	f003 0203 	and.w	r2, r3, #3
 8007e5e:	687b      	ldr	r3, [r7, #4]
 8007e60:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007e62:	429a      	cmp	r2, r3
 8007e64:	d12a      	bne.n	8007ebc <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8007e66:	693b      	ldr	r3, [r7, #16]
 8007e68:	091b      	lsrs	r3, r3, #4
 8007e6a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8007e6e:	687b      	ldr	r3, [r7, #4]
 8007e70:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007e72:	429a      	cmp	r2, r3
 8007e74:	d122      	bne.n	8007ebc <HAL_RCC_OscConfig+0x748>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8007e76:	68fb      	ldr	r3, [r7, #12]
 8007e78:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8007e7c:	687b      	ldr	r3, [r7, #4]
 8007e7e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007e80:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8007e82:	429a      	cmp	r2, r3
 8007e84:	d11a      	bne.n	8007ebc <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8007e86:	68fb      	ldr	r3, [r7, #12]
 8007e88:	0a5b      	lsrs	r3, r3, #9
 8007e8a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8007e8e:	687b      	ldr	r3, [r7, #4]
 8007e90:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007e92:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8007e94:	429a      	cmp	r2, r3
 8007e96:	d111      	bne.n	8007ebc <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8007e98:	68fb      	ldr	r3, [r7, #12]
 8007e9a:	0c1b      	lsrs	r3, r3, #16
 8007e9c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8007ea0:	687b      	ldr	r3, [r7, #4]
 8007ea2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007ea4:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8007ea6:	429a      	cmp	r2, r3
 8007ea8:	d108      	bne.n	8007ebc <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8007eaa:	68fb      	ldr	r3, [r7, #12]
 8007eac:	0e1b      	lsrs	r3, r3, #24
 8007eae:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8007eb2:	687b      	ldr	r3, [r7, #4]
 8007eb4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007eb6:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8007eb8:	429a      	cmp	r2, r3
 8007eba:	d001      	beq.n	8007ec0 <HAL_RCC_OscConfig+0x74c>
      {
        return HAL_ERROR;
 8007ebc:	2301      	movs	r3, #1
 8007ebe:	e02b      	b.n	8007f18 <HAL_RCC_OscConfig+0x7a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8007ec0:	4b17      	ldr	r3, [pc, #92]	@ (8007f20 <HAL_RCC_OscConfig+0x7ac>)
 8007ec2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007ec4:	08db      	lsrs	r3, r3, #3
 8007ec6:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8007eca:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8007ecc:	687b      	ldr	r3, [r7, #4]
 8007ece:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007ed0:	693a      	ldr	r2, [r7, #16]
 8007ed2:	429a      	cmp	r2, r3
 8007ed4:	d01f      	beq.n	8007f16 <HAL_RCC_OscConfig+0x7a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 8007ed6:	4b12      	ldr	r3, [pc, #72]	@ (8007f20 <HAL_RCC_OscConfig+0x7ac>)
 8007ed8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007eda:	4a11      	ldr	r2, [pc, #68]	@ (8007f20 <HAL_RCC_OscConfig+0x7ac>)
 8007edc:	f023 0301 	bic.w	r3, r3, #1
 8007ee0:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8007ee2:	f7fb fcf5 	bl	80038d0 <HAL_GetTick>
 8007ee6:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8007ee8:	bf00      	nop
 8007eea:	f7fb fcf1 	bl	80038d0 <HAL_GetTick>
 8007eee:	4602      	mov	r2, r0
 8007ef0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007ef2:	4293      	cmp	r3, r2
 8007ef4:	d0f9      	beq.n	8007eea <HAL_RCC_OscConfig+0x776>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8007ef6:	4b0a      	ldr	r3, [pc, #40]	@ (8007f20 <HAL_RCC_OscConfig+0x7ac>)
 8007ef8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007efa:	4b0a      	ldr	r3, [pc, #40]	@ (8007f24 <HAL_RCC_OscConfig+0x7b0>)
 8007efc:	4013      	ands	r3, r2
 8007efe:	687a      	ldr	r2, [r7, #4]
 8007f00:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8007f02:	00d2      	lsls	r2, r2, #3
 8007f04:	4906      	ldr	r1, [pc, #24]	@ (8007f20 <HAL_RCC_OscConfig+0x7ac>)
 8007f06:	4313      	orrs	r3, r2
 8007f08:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 8007f0a:	4b05      	ldr	r3, [pc, #20]	@ (8007f20 <HAL_RCC_OscConfig+0x7ac>)
 8007f0c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007f0e:	4a04      	ldr	r2, [pc, #16]	@ (8007f20 <HAL_RCC_OscConfig+0x7ac>)
 8007f10:	f043 0301 	orr.w	r3, r3, #1
 8007f14:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 8007f16:	2300      	movs	r3, #0
}
 8007f18:	4618      	mov	r0, r3
 8007f1a:	3730      	adds	r7, #48	@ 0x30
 8007f1c:	46bd      	mov	sp, r7
 8007f1e:	bd80      	pop	{r7, pc}
 8007f20:	58024400 	.word	0x58024400
 8007f24:	ffff0007 	.word	0xffff0007

08007f28 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8007f28:	b580      	push	{r7, lr}
 8007f2a:	b086      	sub	sp, #24
 8007f2c:	af00      	add	r7, sp, #0
 8007f2e:	6078      	str	r0, [r7, #4]
 8007f30:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8007f32:	687b      	ldr	r3, [r7, #4]
 8007f34:	2b00      	cmp	r3, #0
 8007f36:	d101      	bne.n	8007f3c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8007f38:	2301      	movs	r3, #1
 8007f3a:	e19c      	b.n	8008276 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8007f3c:	4b8a      	ldr	r3, [pc, #552]	@ (8008168 <HAL_RCC_ClockConfig+0x240>)
 8007f3e:	681b      	ldr	r3, [r3, #0]
 8007f40:	f003 030f 	and.w	r3, r3, #15
 8007f44:	683a      	ldr	r2, [r7, #0]
 8007f46:	429a      	cmp	r2, r3
 8007f48:	d910      	bls.n	8007f6c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007f4a:	4b87      	ldr	r3, [pc, #540]	@ (8008168 <HAL_RCC_ClockConfig+0x240>)
 8007f4c:	681b      	ldr	r3, [r3, #0]
 8007f4e:	f023 020f 	bic.w	r2, r3, #15
 8007f52:	4985      	ldr	r1, [pc, #532]	@ (8008168 <HAL_RCC_ClockConfig+0x240>)
 8007f54:	683b      	ldr	r3, [r7, #0]
 8007f56:	4313      	orrs	r3, r2
 8007f58:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007f5a:	4b83      	ldr	r3, [pc, #524]	@ (8008168 <HAL_RCC_ClockConfig+0x240>)
 8007f5c:	681b      	ldr	r3, [r3, #0]
 8007f5e:	f003 030f 	and.w	r3, r3, #15
 8007f62:	683a      	ldr	r2, [r7, #0]
 8007f64:	429a      	cmp	r2, r3
 8007f66:	d001      	beq.n	8007f6c <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8007f68:	2301      	movs	r3, #1
 8007f6a:	e184      	b.n	8008276 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8007f6c:	687b      	ldr	r3, [r7, #4]
 8007f6e:	681b      	ldr	r3, [r3, #0]
 8007f70:	f003 0304 	and.w	r3, r3, #4
 8007f74:	2b00      	cmp	r3, #0
 8007f76:	d010      	beq.n	8007f9a <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8007f78:	687b      	ldr	r3, [r7, #4]
 8007f7a:	691a      	ldr	r2, [r3, #16]
 8007f7c:	4b7b      	ldr	r3, [pc, #492]	@ (800816c <HAL_RCC_ClockConfig+0x244>)
 8007f7e:	699b      	ldr	r3, [r3, #24]
 8007f80:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8007f84:	429a      	cmp	r2, r3
 8007f86:	d908      	bls.n	8007f9a <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8007f88:	4b78      	ldr	r3, [pc, #480]	@ (800816c <HAL_RCC_ClockConfig+0x244>)
 8007f8a:	699b      	ldr	r3, [r3, #24]
 8007f8c:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8007f90:	687b      	ldr	r3, [r7, #4]
 8007f92:	691b      	ldr	r3, [r3, #16]
 8007f94:	4975      	ldr	r1, [pc, #468]	@ (800816c <HAL_RCC_ClockConfig+0x244>)
 8007f96:	4313      	orrs	r3, r2
 8007f98:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007f9a:	687b      	ldr	r3, [r7, #4]
 8007f9c:	681b      	ldr	r3, [r3, #0]
 8007f9e:	f003 0308 	and.w	r3, r3, #8
 8007fa2:	2b00      	cmp	r3, #0
 8007fa4:	d010      	beq.n	8007fc8 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8007fa6:	687b      	ldr	r3, [r7, #4]
 8007fa8:	695a      	ldr	r2, [r3, #20]
 8007faa:	4b70      	ldr	r3, [pc, #448]	@ (800816c <HAL_RCC_ClockConfig+0x244>)
 8007fac:	69db      	ldr	r3, [r3, #28]
 8007fae:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8007fb2:	429a      	cmp	r2, r3
 8007fb4:	d908      	bls.n	8007fc8 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8007fb6:	4b6d      	ldr	r3, [pc, #436]	@ (800816c <HAL_RCC_ClockConfig+0x244>)
 8007fb8:	69db      	ldr	r3, [r3, #28]
 8007fba:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8007fbe:	687b      	ldr	r3, [r7, #4]
 8007fc0:	695b      	ldr	r3, [r3, #20]
 8007fc2:	496a      	ldr	r1, [pc, #424]	@ (800816c <HAL_RCC_ClockConfig+0x244>)
 8007fc4:	4313      	orrs	r3, r2
 8007fc6:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007fc8:	687b      	ldr	r3, [r7, #4]
 8007fca:	681b      	ldr	r3, [r3, #0]
 8007fcc:	f003 0310 	and.w	r3, r3, #16
 8007fd0:	2b00      	cmp	r3, #0
 8007fd2:	d010      	beq.n	8007ff6 <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8007fd4:	687b      	ldr	r3, [r7, #4]
 8007fd6:	699a      	ldr	r2, [r3, #24]
 8007fd8:	4b64      	ldr	r3, [pc, #400]	@ (800816c <HAL_RCC_ClockConfig+0x244>)
 8007fda:	69db      	ldr	r3, [r3, #28]
 8007fdc:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8007fe0:	429a      	cmp	r2, r3
 8007fe2:	d908      	bls.n	8007ff6 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8007fe4:	4b61      	ldr	r3, [pc, #388]	@ (800816c <HAL_RCC_ClockConfig+0x244>)
 8007fe6:	69db      	ldr	r3, [r3, #28]
 8007fe8:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8007fec:	687b      	ldr	r3, [r7, #4]
 8007fee:	699b      	ldr	r3, [r3, #24]
 8007ff0:	495e      	ldr	r1, [pc, #376]	@ (800816c <HAL_RCC_ClockConfig+0x244>)
 8007ff2:	4313      	orrs	r3, r2
 8007ff4:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8007ff6:	687b      	ldr	r3, [r7, #4]
 8007ff8:	681b      	ldr	r3, [r3, #0]
 8007ffa:	f003 0320 	and.w	r3, r3, #32
 8007ffe:	2b00      	cmp	r3, #0
 8008000:	d010      	beq.n	8008024 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8008002:	687b      	ldr	r3, [r7, #4]
 8008004:	69da      	ldr	r2, [r3, #28]
 8008006:	4b59      	ldr	r3, [pc, #356]	@ (800816c <HAL_RCC_ClockConfig+0x244>)
 8008008:	6a1b      	ldr	r3, [r3, #32]
 800800a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800800e:	429a      	cmp	r2, r3
 8008010:	d908      	bls.n	8008024 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8008012:	4b56      	ldr	r3, [pc, #344]	@ (800816c <HAL_RCC_ClockConfig+0x244>)
 8008014:	6a1b      	ldr	r3, [r3, #32]
 8008016:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800801a:	687b      	ldr	r3, [r7, #4]
 800801c:	69db      	ldr	r3, [r3, #28]
 800801e:	4953      	ldr	r1, [pc, #332]	@ (800816c <HAL_RCC_ClockConfig+0x244>)
 8008020:	4313      	orrs	r3, r2
 8008022:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8008024:	687b      	ldr	r3, [r7, #4]
 8008026:	681b      	ldr	r3, [r3, #0]
 8008028:	f003 0302 	and.w	r3, r3, #2
 800802c:	2b00      	cmp	r3, #0
 800802e:	d010      	beq.n	8008052 <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8008030:	687b      	ldr	r3, [r7, #4]
 8008032:	68da      	ldr	r2, [r3, #12]
 8008034:	4b4d      	ldr	r3, [pc, #308]	@ (800816c <HAL_RCC_ClockConfig+0x244>)
 8008036:	699b      	ldr	r3, [r3, #24]
 8008038:	f003 030f 	and.w	r3, r3, #15
 800803c:	429a      	cmp	r2, r3
 800803e:	d908      	bls.n	8008052 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8008040:	4b4a      	ldr	r3, [pc, #296]	@ (800816c <HAL_RCC_ClockConfig+0x244>)
 8008042:	699b      	ldr	r3, [r3, #24]
 8008044:	f023 020f 	bic.w	r2, r3, #15
 8008048:	687b      	ldr	r3, [r7, #4]
 800804a:	68db      	ldr	r3, [r3, #12]
 800804c:	4947      	ldr	r1, [pc, #284]	@ (800816c <HAL_RCC_ClockConfig+0x244>)
 800804e:	4313      	orrs	r3, r2
 8008050:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8008052:	687b      	ldr	r3, [r7, #4]
 8008054:	681b      	ldr	r3, [r3, #0]
 8008056:	f003 0301 	and.w	r3, r3, #1
 800805a:	2b00      	cmp	r3, #0
 800805c:	d055      	beq.n	800810a <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 800805e:	4b43      	ldr	r3, [pc, #268]	@ (800816c <HAL_RCC_ClockConfig+0x244>)
 8008060:	699b      	ldr	r3, [r3, #24]
 8008062:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 8008066:	687b      	ldr	r3, [r7, #4]
 8008068:	689b      	ldr	r3, [r3, #8]
 800806a:	4940      	ldr	r1, [pc, #256]	@ (800816c <HAL_RCC_ClockConfig+0x244>)
 800806c:	4313      	orrs	r3, r2
 800806e:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8008070:	687b      	ldr	r3, [r7, #4]
 8008072:	685b      	ldr	r3, [r3, #4]
 8008074:	2b02      	cmp	r3, #2
 8008076:	d107      	bne.n	8008088 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8008078:	4b3c      	ldr	r3, [pc, #240]	@ (800816c <HAL_RCC_ClockConfig+0x244>)
 800807a:	681b      	ldr	r3, [r3, #0]
 800807c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008080:	2b00      	cmp	r3, #0
 8008082:	d121      	bne.n	80080c8 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8008084:	2301      	movs	r3, #1
 8008086:	e0f6      	b.n	8008276 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8008088:	687b      	ldr	r3, [r7, #4]
 800808a:	685b      	ldr	r3, [r3, #4]
 800808c:	2b03      	cmp	r3, #3
 800808e:	d107      	bne.n	80080a0 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8008090:	4b36      	ldr	r3, [pc, #216]	@ (800816c <HAL_RCC_ClockConfig+0x244>)
 8008092:	681b      	ldr	r3, [r3, #0]
 8008094:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008098:	2b00      	cmp	r3, #0
 800809a:	d115      	bne.n	80080c8 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800809c:	2301      	movs	r3, #1
 800809e:	e0ea      	b.n	8008276 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 80080a0:	687b      	ldr	r3, [r7, #4]
 80080a2:	685b      	ldr	r3, [r3, #4]
 80080a4:	2b01      	cmp	r3, #1
 80080a6:	d107      	bne.n	80080b8 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80080a8:	4b30      	ldr	r3, [pc, #192]	@ (800816c <HAL_RCC_ClockConfig+0x244>)
 80080aa:	681b      	ldr	r3, [r3, #0]
 80080ac:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80080b0:	2b00      	cmp	r3, #0
 80080b2:	d109      	bne.n	80080c8 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80080b4:	2301      	movs	r3, #1
 80080b6:	e0de      	b.n	8008276 <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80080b8:	4b2c      	ldr	r3, [pc, #176]	@ (800816c <HAL_RCC_ClockConfig+0x244>)
 80080ba:	681b      	ldr	r3, [r3, #0]
 80080bc:	f003 0304 	and.w	r3, r3, #4
 80080c0:	2b00      	cmp	r3, #0
 80080c2:	d101      	bne.n	80080c8 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80080c4:	2301      	movs	r3, #1
 80080c6:	e0d6      	b.n	8008276 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80080c8:	4b28      	ldr	r3, [pc, #160]	@ (800816c <HAL_RCC_ClockConfig+0x244>)
 80080ca:	691b      	ldr	r3, [r3, #16]
 80080cc:	f023 0207 	bic.w	r2, r3, #7
 80080d0:	687b      	ldr	r3, [r7, #4]
 80080d2:	685b      	ldr	r3, [r3, #4]
 80080d4:	4925      	ldr	r1, [pc, #148]	@ (800816c <HAL_RCC_ClockConfig+0x244>)
 80080d6:	4313      	orrs	r3, r2
 80080d8:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80080da:	f7fb fbf9 	bl	80038d0 <HAL_GetTick>
 80080de:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80080e0:	e00a      	b.n	80080f8 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80080e2:	f7fb fbf5 	bl	80038d0 <HAL_GetTick>
 80080e6:	4602      	mov	r2, r0
 80080e8:	697b      	ldr	r3, [r7, #20]
 80080ea:	1ad3      	subs	r3, r2, r3
 80080ec:	f241 3288 	movw	r2, #5000	@ 0x1388
 80080f0:	4293      	cmp	r3, r2
 80080f2:	d901      	bls.n	80080f8 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 80080f4:	2303      	movs	r3, #3
 80080f6:	e0be      	b.n	8008276 <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80080f8:	4b1c      	ldr	r3, [pc, #112]	@ (800816c <HAL_RCC_ClockConfig+0x244>)
 80080fa:	691b      	ldr	r3, [r3, #16]
 80080fc:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 8008100:	687b      	ldr	r3, [r7, #4]
 8008102:	685b      	ldr	r3, [r3, #4]
 8008104:	00db      	lsls	r3, r3, #3
 8008106:	429a      	cmp	r2, r3
 8008108:	d1eb      	bne.n	80080e2 <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800810a:	687b      	ldr	r3, [r7, #4]
 800810c:	681b      	ldr	r3, [r3, #0]
 800810e:	f003 0302 	and.w	r3, r3, #2
 8008112:	2b00      	cmp	r3, #0
 8008114:	d010      	beq.n	8008138 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8008116:	687b      	ldr	r3, [r7, #4]
 8008118:	68da      	ldr	r2, [r3, #12]
 800811a:	4b14      	ldr	r3, [pc, #80]	@ (800816c <HAL_RCC_ClockConfig+0x244>)
 800811c:	699b      	ldr	r3, [r3, #24]
 800811e:	f003 030f 	and.w	r3, r3, #15
 8008122:	429a      	cmp	r2, r3
 8008124:	d208      	bcs.n	8008138 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8008126:	4b11      	ldr	r3, [pc, #68]	@ (800816c <HAL_RCC_ClockConfig+0x244>)
 8008128:	699b      	ldr	r3, [r3, #24]
 800812a:	f023 020f 	bic.w	r2, r3, #15
 800812e:	687b      	ldr	r3, [r7, #4]
 8008130:	68db      	ldr	r3, [r3, #12]
 8008132:	490e      	ldr	r1, [pc, #56]	@ (800816c <HAL_RCC_ClockConfig+0x244>)
 8008134:	4313      	orrs	r3, r2
 8008136:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8008138:	4b0b      	ldr	r3, [pc, #44]	@ (8008168 <HAL_RCC_ClockConfig+0x240>)
 800813a:	681b      	ldr	r3, [r3, #0]
 800813c:	f003 030f 	and.w	r3, r3, #15
 8008140:	683a      	ldr	r2, [r7, #0]
 8008142:	429a      	cmp	r2, r3
 8008144:	d214      	bcs.n	8008170 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008146:	4b08      	ldr	r3, [pc, #32]	@ (8008168 <HAL_RCC_ClockConfig+0x240>)
 8008148:	681b      	ldr	r3, [r3, #0]
 800814a:	f023 020f 	bic.w	r2, r3, #15
 800814e:	4906      	ldr	r1, [pc, #24]	@ (8008168 <HAL_RCC_ClockConfig+0x240>)
 8008150:	683b      	ldr	r3, [r7, #0]
 8008152:	4313      	orrs	r3, r2
 8008154:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8008156:	4b04      	ldr	r3, [pc, #16]	@ (8008168 <HAL_RCC_ClockConfig+0x240>)
 8008158:	681b      	ldr	r3, [r3, #0]
 800815a:	f003 030f 	and.w	r3, r3, #15
 800815e:	683a      	ldr	r2, [r7, #0]
 8008160:	429a      	cmp	r2, r3
 8008162:	d005      	beq.n	8008170 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8008164:	2301      	movs	r3, #1
 8008166:	e086      	b.n	8008276 <HAL_RCC_ClockConfig+0x34e>
 8008168:	52002000 	.word	0x52002000
 800816c:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8008170:	687b      	ldr	r3, [r7, #4]
 8008172:	681b      	ldr	r3, [r3, #0]
 8008174:	f003 0304 	and.w	r3, r3, #4
 8008178:	2b00      	cmp	r3, #0
 800817a:	d010      	beq.n	800819e <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800817c:	687b      	ldr	r3, [r7, #4]
 800817e:	691a      	ldr	r2, [r3, #16]
 8008180:	4b3f      	ldr	r3, [pc, #252]	@ (8008280 <HAL_RCC_ClockConfig+0x358>)
 8008182:	699b      	ldr	r3, [r3, #24]
 8008184:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8008188:	429a      	cmp	r2, r3
 800818a:	d208      	bcs.n	800819e <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800818c:	4b3c      	ldr	r3, [pc, #240]	@ (8008280 <HAL_RCC_ClockConfig+0x358>)
 800818e:	699b      	ldr	r3, [r3, #24]
 8008190:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8008194:	687b      	ldr	r3, [r7, #4]
 8008196:	691b      	ldr	r3, [r3, #16]
 8008198:	4939      	ldr	r1, [pc, #228]	@ (8008280 <HAL_RCC_ClockConfig+0x358>)
 800819a:	4313      	orrs	r3, r2
 800819c:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800819e:	687b      	ldr	r3, [r7, #4]
 80081a0:	681b      	ldr	r3, [r3, #0]
 80081a2:	f003 0308 	and.w	r3, r3, #8
 80081a6:	2b00      	cmp	r3, #0
 80081a8:	d010      	beq.n	80081cc <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 80081aa:	687b      	ldr	r3, [r7, #4]
 80081ac:	695a      	ldr	r2, [r3, #20]
 80081ae:	4b34      	ldr	r3, [pc, #208]	@ (8008280 <HAL_RCC_ClockConfig+0x358>)
 80081b0:	69db      	ldr	r3, [r3, #28]
 80081b2:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80081b6:	429a      	cmp	r2, r3
 80081b8:	d208      	bcs.n	80081cc <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 80081ba:	4b31      	ldr	r3, [pc, #196]	@ (8008280 <HAL_RCC_ClockConfig+0x358>)
 80081bc:	69db      	ldr	r3, [r3, #28]
 80081be:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80081c2:	687b      	ldr	r3, [r7, #4]
 80081c4:	695b      	ldr	r3, [r3, #20]
 80081c6:	492e      	ldr	r1, [pc, #184]	@ (8008280 <HAL_RCC_ClockConfig+0x358>)
 80081c8:	4313      	orrs	r3, r2
 80081ca:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80081cc:	687b      	ldr	r3, [r7, #4]
 80081ce:	681b      	ldr	r3, [r3, #0]
 80081d0:	f003 0310 	and.w	r3, r3, #16
 80081d4:	2b00      	cmp	r3, #0
 80081d6:	d010      	beq.n	80081fa <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 80081d8:	687b      	ldr	r3, [r7, #4]
 80081da:	699a      	ldr	r2, [r3, #24]
 80081dc:	4b28      	ldr	r3, [pc, #160]	@ (8008280 <HAL_RCC_ClockConfig+0x358>)
 80081de:	69db      	ldr	r3, [r3, #28]
 80081e0:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80081e4:	429a      	cmp	r2, r3
 80081e6:	d208      	bcs.n	80081fa <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80081e8:	4b25      	ldr	r3, [pc, #148]	@ (8008280 <HAL_RCC_ClockConfig+0x358>)
 80081ea:	69db      	ldr	r3, [r3, #28]
 80081ec:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80081f0:	687b      	ldr	r3, [r7, #4]
 80081f2:	699b      	ldr	r3, [r3, #24]
 80081f4:	4922      	ldr	r1, [pc, #136]	@ (8008280 <HAL_RCC_ClockConfig+0x358>)
 80081f6:	4313      	orrs	r3, r2
 80081f8:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80081fa:	687b      	ldr	r3, [r7, #4]
 80081fc:	681b      	ldr	r3, [r3, #0]
 80081fe:	f003 0320 	and.w	r3, r3, #32
 8008202:	2b00      	cmp	r3, #0
 8008204:	d010      	beq.n	8008228 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8008206:	687b      	ldr	r3, [r7, #4]
 8008208:	69da      	ldr	r2, [r3, #28]
 800820a:	4b1d      	ldr	r3, [pc, #116]	@ (8008280 <HAL_RCC_ClockConfig+0x358>)
 800820c:	6a1b      	ldr	r3, [r3, #32]
 800820e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8008212:	429a      	cmp	r2, r3
 8008214:	d208      	bcs.n	8008228 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8008216:	4b1a      	ldr	r3, [pc, #104]	@ (8008280 <HAL_RCC_ClockConfig+0x358>)
 8008218:	6a1b      	ldr	r3, [r3, #32]
 800821a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800821e:	687b      	ldr	r3, [r7, #4]
 8008220:	69db      	ldr	r3, [r3, #28]
 8008222:	4917      	ldr	r1, [pc, #92]	@ (8008280 <HAL_RCC_ClockConfig+0x358>)
 8008224:	4313      	orrs	r3, r2
 8008226:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8008228:	f000 f834 	bl	8008294 <HAL_RCC_GetSysClockFreq>
 800822c:	4602      	mov	r2, r0
 800822e:	4b14      	ldr	r3, [pc, #80]	@ (8008280 <HAL_RCC_ClockConfig+0x358>)
 8008230:	699b      	ldr	r3, [r3, #24]
 8008232:	0a1b      	lsrs	r3, r3, #8
 8008234:	f003 030f 	and.w	r3, r3, #15
 8008238:	4912      	ldr	r1, [pc, #72]	@ (8008284 <HAL_RCC_ClockConfig+0x35c>)
 800823a:	5ccb      	ldrb	r3, [r1, r3]
 800823c:	f003 031f 	and.w	r3, r3, #31
 8008240:	fa22 f303 	lsr.w	r3, r2, r3
 8008244:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8008246:	4b0e      	ldr	r3, [pc, #56]	@ (8008280 <HAL_RCC_ClockConfig+0x358>)
 8008248:	699b      	ldr	r3, [r3, #24]
 800824a:	f003 030f 	and.w	r3, r3, #15
 800824e:	4a0d      	ldr	r2, [pc, #52]	@ (8008284 <HAL_RCC_ClockConfig+0x35c>)
 8008250:	5cd3      	ldrb	r3, [r2, r3]
 8008252:	f003 031f 	and.w	r3, r3, #31
 8008256:	693a      	ldr	r2, [r7, #16]
 8008258:	fa22 f303 	lsr.w	r3, r2, r3
 800825c:	4a0a      	ldr	r2, [pc, #40]	@ (8008288 <HAL_RCC_ClockConfig+0x360>)
 800825e:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8008260:	4a0a      	ldr	r2, [pc, #40]	@ (800828c <HAL_RCC_ClockConfig+0x364>)
 8008262:	693b      	ldr	r3, [r7, #16]
 8008264:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 8008266:	4b0a      	ldr	r3, [pc, #40]	@ (8008290 <HAL_RCC_ClockConfig+0x368>)
 8008268:	681b      	ldr	r3, [r3, #0]
 800826a:	4618      	mov	r0, r3
 800826c:	f7fa fec4 	bl	8002ff8 <HAL_InitTick>
 8008270:	4603      	mov	r3, r0
 8008272:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8008274:	7bfb      	ldrb	r3, [r7, #15]
}
 8008276:	4618      	mov	r0, r3
 8008278:	3718      	adds	r7, #24
 800827a:	46bd      	mov	sp, r7
 800827c:	bd80      	pop	{r7, pc}
 800827e:	bf00      	nop
 8008280:	58024400 	.word	0x58024400
 8008284:	080142bc 	.word	0x080142bc
 8008288:	24000040 	.word	0x24000040
 800828c:	2400003c 	.word	0x2400003c
 8008290:	24000044 	.word	0x24000044

08008294 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8008294:	b480      	push	{r7}
 8008296:	b089      	sub	sp, #36	@ 0x24
 8008298:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 800829a:	4bb3      	ldr	r3, [pc, #716]	@ (8008568 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800829c:	691b      	ldr	r3, [r3, #16]
 800829e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80082a2:	2b18      	cmp	r3, #24
 80082a4:	f200 8155 	bhi.w	8008552 <HAL_RCC_GetSysClockFreq+0x2be>
 80082a8:	a201      	add	r2, pc, #4	@ (adr r2, 80082b0 <HAL_RCC_GetSysClockFreq+0x1c>)
 80082aa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80082ae:	bf00      	nop
 80082b0:	08008315 	.word	0x08008315
 80082b4:	08008553 	.word	0x08008553
 80082b8:	08008553 	.word	0x08008553
 80082bc:	08008553 	.word	0x08008553
 80082c0:	08008553 	.word	0x08008553
 80082c4:	08008553 	.word	0x08008553
 80082c8:	08008553 	.word	0x08008553
 80082cc:	08008553 	.word	0x08008553
 80082d0:	0800833b 	.word	0x0800833b
 80082d4:	08008553 	.word	0x08008553
 80082d8:	08008553 	.word	0x08008553
 80082dc:	08008553 	.word	0x08008553
 80082e0:	08008553 	.word	0x08008553
 80082e4:	08008553 	.word	0x08008553
 80082e8:	08008553 	.word	0x08008553
 80082ec:	08008553 	.word	0x08008553
 80082f0:	08008341 	.word	0x08008341
 80082f4:	08008553 	.word	0x08008553
 80082f8:	08008553 	.word	0x08008553
 80082fc:	08008553 	.word	0x08008553
 8008300:	08008553 	.word	0x08008553
 8008304:	08008553 	.word	0x08008553
 8008308:	08008553 	.word	0x08008553
 800830c:	08008553 	.word	0x08008553
 8008310:	08008347 	.word	0x08008347
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8008314:	4b94      	ldr	r3, [pc, #592]	@ (8008568 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008316:	681b      	ldr	r3, [r3, #0]
 8008318:	f003 0320 	and.w	r3, r3, #32
 800831c:	2b00      	cmp	r3, #0
 800831e:	d009      	beq.n	8008334 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8008320:	4b91      	ldr	r3, [pc, #580]	@ (8008568 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008322:	681b      	ldr	r3, [r3, #0]
 8008324:	08db      	lsrs	r3, r3, #3
 8008326:	f003 0303 	and.w	r3, r3, #3
 800832a:	4a90      	ldr	r2, [pc, #576]	@ (800856c <HAL_RCC_GetSysClockFreq+0x2d8>)
 800832c:	fa22 f303 	lsr.w	r3, r2, r3
 8008330:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 8008332:	e111      	b.n	8008558 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8008334:	4b8d      	ldr	r3, [pc, #564]	@ (800856c <HAL_RCC_GetSysClockFreq+0x2d8>)
 8008336:	61bb      	str	r3, [r7, #24]
      break;
 8008338:	e10e      	b.n	8008558 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 800833a:	4b8d      	ldr	r3, [pc, #564]	@ (8008570 <HAL_RCC_GetSysClockFreq+0x2dc>)
 800833c:	61bb      	str	r3, [r7, #24]
      break;
 800833e:	e10b      	b.n	8008558 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8008340:	4b8c      	ldr	r3, [pc, #560]	@ (8008574 <HAL_RCC_GetSysClockFreq+0x2e0>)
 8008342:	61bb      	str	r3, [r7, #24]
      break;
 8008344:	e108      	b.n	8008558 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8008346:	4b88      	ldr	r3, [pc, #544]	@ (8008568 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008348:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800834a:	f003 0303 	and.w	r3, r3, #3
 800834e:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8008350:	4b85      	ldr	r3, [pc, #532]	@ (8008568 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008352:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008354:	091b      	lsrs	r3, r3, #4
 8008356:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800835a:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 800835c:	4b82      	ldr	r3, [pc, #520]	@ (8008568 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800835e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008360:	f003 0301 	and.w	r3, r3, #1
 8008364:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8008366:	4b80      	ldr	r3, [pc, #512]	@ (8008568 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008368:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800836a:	08db      	lsrs	r3, r3, #3
 800836c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8008370:	68fa      	ldr	r2, [r7, #12]
 8008372:	fb02 f303 	mul.w	r3, r2, r3
 8008376:	ee07 3a90 	vmov	s15, r3
 800837a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800837e:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 8008382:	693b      	ldr	r3, [r7, #16]
 8008384:	2b00      	cmp	r3, #0
 8008386:	f000 80e1 	beq.w	800854c <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 800838a:	697b      	ldr	r3, [r7, #20]
 800838c:	2b02      	cmp	r3, #2
 800838e:	f000 8083 	beq.w	8008498 <HAL_RCC_GetSysClockFreq+0x204>
 8008392:	697b      	ldr	r3, [r7, #20]
 8008394:	2b02      	cmp	r3, #2
 8008396:	f200 80a1 	bhi.w	80084dc <HAL_RCC_GetSysClockFreq+0x248>
 800839a:	697b      	ldr	r3, [r7, #20]
 800839c:	2b00      	cmp	r3, #0
 800839e:	d003      	beq.n	80083a8 <HAL_RCC_GetSysClockFreq+0x114>
 80083a0:	697b      	ldr	r3, [r7, #20]
 80083a2:	2b01      	cmp	r3, #1
 80083a4:	d056      	beq.n	8008454 <HAL_RCC_GetSysClockFreq+0x1c0>
 80083a6:	e099      	b.n	80084dc <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80083a8:	4b6f      	ldr	r3, [pc, #444]	@ (8008568 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80083aa:	681b      	ldr	r3, [r3, #0]
 80083ac:	f003 0320 	and.w	r3, r3, #32
 80083b0:	2b00      	cmp	r3, #0
 80083b2:	d02d      	beq.n	8008410 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80083b4:	4b6c      	ldr	r3, [pc, #432]	@ (8008568 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80083b6:	681b      	ldr	r3, [r3, #0]
 80083b8:	08db      	lsrs	r3, r3, #3
 80083ba:	f003 0303 	and.w	r3, r3, #3
 80083be:	4a6b      	ldr	r2, [pc, #428]	@ (800856c <HAL_RCC_GetSysClockFreq+0x2d8>)
 80083c0:	fa22 f303 	lsr.w	r3, r2, r3
 80083c4:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80083c6:	687b      	ldr	r3, [r7, #4]
 80083c8:	ee07 3a90 	vmov	s15, r3
 80083cc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80083d0:	693b      	ldr	r3, [r7, #16]
 80083d2:	ee07 3a90 	vmov	s15, r3
 80083d6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80083da:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80083de:	4b62      	ldr	r3, [pc, #392]	@ (8008568 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80083e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80083e2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80083e6:	ee07 3a90 	vmov	s15, r3
 80083ea:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80083ee:	ed97 6a02 	vldr	s12, [r7, #8]
 80083f2:	eddf 5a61 	vldr	s11, [pc, #388]	@ 8008578 <HAL_RCC_GetSysClockFreq+0x2e4>
 80083f6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80083fa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80083fe:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008402:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008406:	ee67 7a27 	vmul.f32	s15, s14, s15
 800840a:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 800840e:	e087      	b.n	8008520 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8008410:	693b      	ldr	r3, [r7, #16]
 8008412:	ee07 3a90 	vmov	s15, r3
 8008416:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800841a:	eddf 6a58 	vldr	s13, [pc, #352]	@ 800857c <HAL_RCC_GetSysClockFreq+0x2e8>
 800841e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008422:	4b51      	ldr	r3, [pc, #324]	@ (8008568 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008424:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008426:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800842a:	ee07 3a90 	vmov	s15, r3
 800842e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008432:	ed97 6a02 	vldr	s12, [r7, #8]
 8008436:	eddf 5a50 	vldr	s11, [pc, #320]	@ 8008578 <HAL_RCC_GetSysClockFreq+0x2e4>
 800843a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800843e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008442:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008446:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800844a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800844e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8008452:	e065      	b.n	8008520 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8008454:	693b      	ldr	r3, [r7, #16]
 8008456:	ee07 3a90 	vmov	s15, r3
 800845a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800845e:	eddf 6a48 	vldr	s13, [pc, #288]	@ 8008580 <HAL_RCC_GetSysClockFreq+0x2ec>
 8008462:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008466:	4b40      	ldr	r3, [pc, #256]	@ (8008568 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008468:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800846a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800846e:	ee07 3a90 	vmov	s15, r3
 8008472:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008476:	ed97 6a02 	vldr	s12, [r7, #8]
 800847a:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8008578 <HAL_RCC_GetSysClockFreq+0x2e4>
 800847e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008482:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008486:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800848a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800848e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008492:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8008496:	e043      	b.n	8008520 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8008498:	693b      	ldr	r3, [r7, #16]
 800849a:	ee07 3a90 	vmov	s15, r3
 800849e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80084a2:	eddf 6a38 	vldr	s13, [pc, #224]	@ 8008584 <HAL_RCC_GetSysClockFreq+0x2f0>
 80084a6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80084aa:	4b2f      	ldr	r3, [pc, #188]	@ (8008568 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80084ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80084ae:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80084b2:	ee07 3a90 	vmov	s15, r3
 80084b6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80084ba:	ed97 6a02 	vldr	s12, [r7, #8]
 80084be:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 8008578 <HAL_RCC_GetSysClockFreq+0x2e4>
 80084c2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80084c6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80084ca:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80084ce:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80084d2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80084d6:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80084da:	e021      	b.n	8008520 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80084dc:	693b      	ldr	r3, [r7, #16]
 80084de:	ee07 3a90 	vmov	s15, r3
 80084e2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80084e6:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8008580 <HAL_RCC_GetSysClockFreq+0x2ec>
 80084ea:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80084ee:	4b1e      	ldr	r3, [pc, #120]	@ (8008568 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80084f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80084f2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80084f6:	ee07 3a90 	vmov	s15, r3
 80084fa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80084fe:	ed97 6a02 	vldr	s12, [r7, #8]
 8008502:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 8008578 <HAL_RCC_GetSysClockFreq+0x2e4>
 8008506:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800850a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800850e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008512:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008516:	ee67 7a27 	vmul.f32	s15, s14, s15
 800851a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800851e:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8008520:	4b11      	ldr	r3, [pc, #68]	@ (8008568 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008522:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008524:	0a5b      	lsrs	r3, r3, #9
 8008526:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800852a:	3301      	adds	r3, #1
 800852c:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 800852e:	683b      	ldr	r3, [r7, #0]
 8008530:	ee07 3a90 	vmov	s15, r3
 8008534:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8008538:	edd7 6a07 	vldr	s13, [r7, #28]
 800853c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008540:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008544:	ee17 3a90 	vmov	r3, s15
 8008548:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 800854a:	e005      	b.n	8008558 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 800854c:	2300      	movs	r3, #0
 800854e:	61bb      	str	r3, [r7, #24]
      break;
 8008550:	e002      	b.n	8008558 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 8008552:	4b07      	ldr	r3, [pc, #28]	@ (8008570 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8008554:	61bb      	str	r3, [r7, #24]
      break;
 8008556:	bf00      	nop
  }

  return sysclockfreq;
 8008558:	69bb      	ldr	r3, [r7, #24]
}
 800855a:	4618      	mov	r0, r3
 800855c:	3724      	adds	r7, #36	@ 0x24
 800855e:	46bd      	mov	sp, r7
 8008560:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008564:	4770      	bx	lr
 8008566:	bf00      	nop
 8008568:	58024400 	.word	0x58024400
 800856c:	03d09000 	.word	0x03d09000
 8008570:	003d0900 	.word	0x003d0900
 8008574:	016e3600 	.word	0x016e3600
 8008578:	46000000 	.word	0x46000000
 800857c:	4c742400 	.word	0x4c742400
 8008580:	4a742400 	.word	0x4a742400
 8008584:	4bb71b00 	.word	0x4bb71b00

08008588 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8008588:	b580      	push	{r7, lr}
 800858a:	b082      	sub	sp, #8
 800858c:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800858e:	f7ff fe81 	bl	8008294 <HAL_RCC_GetSysClockFreq>
 8008592:	4602      	mov	r2, r0
 8008594:	4b10      	ldr	r3, [pc, #64]	@ (80085d8 <HAL_RCC_GetHCLKFreq+0x50>)
 8008596:	699b      	ldr	r3, [r3, #24]
 8008598:	0a1b      	lsrs	r3, r3, #8
 800859a:	f003 030f 	and.w	r3, r3, #15
 800859e:	490f      	ldr	r1, [pc, #60]	@ (80085dc <HAL_RCC_GetHCLKFreq+0x54>)
 80085a0:	5ccb      	ldrb	r3, [r1, r3]
 80085a2:	f003 031f 	and.w	r3, r3, #31
 80085a6:	fa22 f303 	lsr.w	r3, r2, r3
 80085aa:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80085ac:	4b0a      	ldr	r3, [pc, #40]	@ (80085d8 <HAL_RCC_GetHCLKFreq+0x50>)
 80085ae:	699b      	ldr	r3, [r3, #24]
 80085b0:	f003 030f 	and.w	r3, r3, #15
 80085b4:	4a09      	ldr	r2, [pc, #36]	@ (80085dc <HAL_RCC_GetHCLKFreq+0x54>)
 80085b6:	5cd3      	ldrb	r3, [r2, r3]
 80085b8:	f003 031f 	and.w	r3, r3, #31
 80085bc:	687a      	ldr	r2, [r7, #4]
 80085be:	fa22 f303 	lsr.w	r3, r2, r3
 80085c2:	4a07      	ldr	r2, [pc, #28]	@ (80085e0 <HAL_RCC_GetHCLKFreq+0x58>)
 80085c4:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80085c6:	4a07      	ldr	r2, [pc, #28]	@ (80085e4 <HAL_RCC_GetHCLKFreq+0x5c>)
 80085c8:	687b      	ldr	r3, [r7, #4]
 80085ca:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 80085cc:	4b04      	ldr	r3, [pc, #16]	@ (80085e0 <HAL_RCC_GetHCLKFreq+0x58>)
 80085ce:	681b      	ldr	r3, [r3, #0]
}
 80085d0:	4618      	mov	r0, r3
 80085d2:	3708      	adds	r7, #8
 80085d4:	46bd      	mov	sp, r7
 80085d6:	bd80      	pop	{r7, pc}
 80085d8:	58024400 	.word	0x58024400
 80085dc:	080142bc 	.word	0x080142bc
 80085e0:	24000040 	.word	0x24000040
 80085e4:	2400003c 	.word	0x2400003c

080085e8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80085e8:	b580      	push	{r7, lr}
 80085ea:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 80085ec:	f7ff ffcc 	bl	8008588 <HAL_RCC_GetHCLKFreq>
 80085f0:	4602      	mov	r2, r0
 80085f2:	4b06      	ldr	r3, [pc, #24]	@ (800860c <HAL_RCC_GetPCLK1Freq+0x24>)
 80085f4:	69db      	ldr	r3, [r3, #28]
 80085f6:	091b      	lsrs	r3, r3, #4
 80085f8:	f003 0307 	and.w	r3, r3, #7
 80085fc:	4904      	ldr	r1, [pc, #16]	@ (8008610 <HAL_RCC_GetPCLK1Freq+0x28>)
 80085fe:	5ccb      	ldrb	r3, [r1, r3]
 8008600:	f003 031f 	and.w	r3, r3, #31
 8008604:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8008608:	4618      	mov	r0, r3
 800860a:	bd80      	pop	{r7, pc}
 800860c:	58024400 	.word	0x58024400
 8008610:	080142bc 	.word	0x080142bc

08008614 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8008614:	b580      	push	{r7, lr}
 8008616:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 8008618:	f7ff ffb6 	bl	8008588 <HAL_RCC_GetHCLKFreq>
 800861c:	4602      	mov	r2, r0
 800861e:	4b06      	ldr	r3, [pc, #24]	@ (8008638 <HAL_RCC_GetPCLK2Freq+0x24>)
 8008620:	69db      	ldr	r3, [r3, #28]
 8008622:	0a1b      	lsrs	r3, r3, #8
 8008624:	f003 0307 	and.w	r3, r3, #7
 8008628:	4904      	ldr	r1, [pc, #16]	@ (800863c <HAL_RCC_GetPCLK2Freq+0x28>)
 800862a:	5ccb      	ldrb	r3, [r1, r3]
 800862c:	f003 031f 	and.w	r3, r3, #31
 8008630:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 8008634:	4618      	mov	r0, r3
 8008636:	bd80      	pop	{r7, pc}
 8008638:	58024400 	.word	0x58024400
 800863c:	080142bc 	.word	0x080142bc

08008640 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency: Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8008640:	b480      	push	{r7}
 8008642:	b083      	sub	sp, #12
 8008644:	af00      	add	r7, sp, #0
 8008646:	6078      	str	r0, [r7, #4]
 8008648:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_D1PCLK1 | RCC_CLOCKTYPE_PCLK1 |
 800864a:	687b      	ldr	r3, [r7, #4]
 800864c:	223f      	movs	r2, #63	@ 0x3f
 800864e:	601a      	str	r2, [r3, #0]
                                 RCC_CLOCKTYPE_PCLK2 |  RCC_CLOCKTYPE_D3PCLK1  ;

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8008650:	4b1a      	ldr	r3, [pc, #104]	@ (80086bc <HAL_RCC_GetClockConfig+0x7c>)
 8008652:	691b      	ldr	r3, [r3, #16]
 8008654:	f003 0207 	and.w	r2, r3, #7
 8008658:	687b      	ldr	r3, [r7, #4]
 800865a:	605a      	str	r2, [r3, #4]

#if defined(RCC_D1CFGR_D1CPRE)
  /* Get the SYSCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1CPRE);
 800865c:	4b17      	ldr	r3, [pc, #92]	@ (80086bc <HAL_RCC_GetClockConfig+0x7c>)
 800865e:	699b      	ldr	r3, [r3, #24]
 8008660:	f403 6270 	and.w	r2, r3, #3840	@ 0xf00
 8008664:	687b      	ldr	r3, [r7, #4]
 8008666:	609a      	str	r2, [r3, #8]

  /* Get the D1HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_HPRE);
 8008668:	4b14      	ldr	r3, [pc, #80]	@ (80086bc <HAL_RCC_GetClockConfig+0x7c>)
 800866a:	699b      	ldr	r3, [r3, #24]
 800866c:	f003 020f 	and.w	r2, r3, #15
 8008670:	687b      	ldr	r3, [r7, #4]
 8008672:	60da      	str	r2, [r3, #12]

  /* Get the APB3 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB3CLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1PPRE);
 8008674:	4b11      	ldr	r3, [pc, #68]	@ (80086bc <HAL_RCC_GetClockConfig+0x7c>)
 8008676:	699b      	ldr	r3, [r3, #24]
 8008678:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 800867c:	687b      	ldr	r3, [r7, #4]
 800867e:	611a      	str	r2, [r3, #16]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1);
 8008680:	4b0e      	ldr	r3, [pc, #56]	@ (80086bc <HAL_RCC_GetClockConfig+0x7c>)
 8008682:	69db      	ldr	r3, [r3, #28]
 8008684:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8008688:	687b      	ldr	r3, [r7, #4]
 800868a:	615a      	str	r2, [r3, #20]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2);
 800868c:	4b0b      	ldr	r3, [pc, #44]	@ (80086bc <HAL_RCC_GetClockConfig+0x7c>)
 800868e:	69db      	ldr	r3, [r3, #28]
 8008690:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8008694:	687b      	ldr	r3, [r7, #4]
 8008696:	619a      	str	r2, [r3, #24]

  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->D3CFGR & RCC_D3CFGR_D3PPRE);
 8008698:	4b08      	ldr	r3, [pc, #32]	@ (80086bc <HAL_RCC_GetClockConfig+0x7c>)
 800869a:	6a1b      	ldr	r3, [r3, #32]
 800869c:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 80086a0:	687b      	ldr	r3, [r7, #4]
 80086a2:	61da      	str	r2, [r3, #28]
  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE);
#endif

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 80086a4:	4b06      	ldr	r3, [pc, #24]	@ (80086c0 <HAL_RCC_GetClockConfig+0x80>)
 80086a6:	681b      	ldr	r3, [r3, #0]
 80086a8:	f003 020f 	and.w	r2, r3, #15
 80086ac:	683b      	ldr	r3, [r7, #0]
 80086ae:	601a      	str	r2, [r3, #0]
}
 80086b0:	bf00      	nop
 80086b2:	370c      	adds	r7, #12
 80086b4:	46bd      	mov	sp, r7
 80086b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086ba:	4770      	bx	lr
 80086bc:	58024400 	.word	0x58024400
 80086c0:	52002000 	.word	0x52002000

080086c4 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80086c4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80086c8:	b0c6      	sub	sp, #280	@ 0x118
 80086ca:	af00      	add	r7, sp, #0
 80086cc:	f8c7 0104 	str.w	r0, [r7, #260]	@ 0x104
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80086d0:	2300      	movs	r3, #0
 80086d2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80086d6:	2300      	movs	r3, #0
 80086d8:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80086dc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80086e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80086e4:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 80086e8:	2500      	movs	r5, #0
 80086ea:	ea54 0305 	orrs.w	r3, r4, r5
 80086ee:	d049      	beq.n	8008784 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 80086f0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80086f4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80086f6:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80086fa:	d02f      	beq.n	800875c <HAL_RCCEx_PeriphCLKConfig+0x98>
 80086fc:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8008700:	d828      	bhi.n	8008754 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8008702:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8008706:	d01a      	beq.n	800873e <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8008708:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800870c:	d822      	bhi.n	8008754 <HAL_RCCEx_PeriphCLKConfig+0x90>
 800870e:	2b00      	cmp	r3, #0
 8008710:	d003      	beq.n	800871a <HAL_RCCEx_PeriphCLKConfig+0x56>
 8008712:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008716:	d007      	beq.n	8008728 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8008718:	e01c      	b.n	8008754 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800871a:	4bab      	ldr	r3, [pc, #684]	@ (80089c8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800871c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800871e:	4aaa      	ldr	r2, [pc, #680]	@ (80089c8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8008720:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008724:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8008726:	e01a      	b.n	800875e <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8008728:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800872c:	3308      	adds	r3, #8
 800872e:	2102      	movs	r1, #2
 8008730:	4618      	mov	r0, r3
 8008732:	f001 fc25 	bl	8009f80 <RCCEx_PLL2_Config>
 8008736:	4603      	mov	r3, r0
 8008738:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800873c:	e00f      	b.n	800875e <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800873e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008742:	3328      	adds	r3, #40	@ 0x28
 8008744:	2102      	movs	r1, #2
 8008746:	4618      	mov	r0, r3
 8008748:	f001 fccc 	bl	800a0e4 <RCCEx_PLL3_Config>
 800874c:	4603      	mov	r3, r0
 800874e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8008752:	e004      	b.n	800875e <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008754:	2301      	movs	r3, #1
 8008756:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800875a:	e000      	b.n	800875e <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 800875c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800875e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008762:	2b00      	cmp	r3, #0
 8008764:	d10a      	bne.n	800877c <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8008766:	4b98      	ldr	r3, [pc, #608]	@ (80089c8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8008768:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800876a:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800876e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008772:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008774:	4a94      	ldr	r2, [pc, #592]	@ (80089c8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8008776:	430b      	orrs	r3, r1
 8008778:	6513      	str	r3, [r2, #80]	@ 0x50
 800877a:	e003      	b.n	8008784 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800877c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008780:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8008784:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008788:	e9d3 2300 	ldrd	r2, r3, [r3]
 800878c:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 8008790:	f04f 0900 	mov.w	r9, #0
 8008794:	ea58 0309 	orrs.w	r3, r8, r9
 8008798:	d047      	beq.n	800882a <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 800879a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800879e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80087a0:	2b04      	cmp	r3, #4
 80087a2:	d82a      	bhi.n	80087fa <HAL_RCCEx_PeriphCLKConfig+0x136>
 80087a4:	a201      	add	r2, pc, #4	@ (adr r2, 80087ac <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 80087a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80087aa:	bf00      	nop
 80087ac:	080087c1 	.word	0x080087c1
 80087b0:	080087cf 	.word	0x080087cf
 80087b4:	080087e5 	.word	0x080087e5
 80087b8:	08008803 	.word	0x08008803
 80087bc:	08008803 	.word	0x08008803
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80087c0:	4b81      	ldr	r3, [pc, #516]	@ (80089c8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80087c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80087c4:	4a80      	ldr	r2, [pc, #512]	@ (80089c8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80087c6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80087ca:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80087cc:	e01a      	b.n	8008804 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80087ce:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80087d2:	3308      	adds	r3, #8
 80087d4:	2100      	movs	r1, #0
 80087d6:	4618      	mov	r0, r3
 80087d8:	f001 fbd2 	bl	8009f80 <RCCEx_PLL2_Config>
 80087dc:	4603      	mov	r3, r0
 80087de:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80087e2:	e00f      	b.n	8008804 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80087e4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80087e8:	3328      	adds	r3, #40	@ 0x28
 80087ea:	2100      	movs	r1, #0
 80087ec:	4618      	mov	r0, r3
 80087ee:	f001 fc79 	bl	800a0e4 <RCCEx_PLL3_Config>
 80087f2:	4603      	mov	r3, r0
 80087f4:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80087f8:	e004      	b.n	8008804 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80087fa:	2301      	movs	r3, #1
 80087fc:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8008800:	e000      	b.n	8008804 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 8008802:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008804:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008808:	2b00      	cmp	r3, #0
 800880a:	d10a      	bne.n	8008822 <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800880c:	4b6e      	ldr	r3, [pc, #440]	@ (80089c8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800880e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008810:	f023 0107 	bic.w	r1, r3, #7
 8008814:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008818:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800881a:	4a6b      	ldr	r2, [pc, #428]	@ (80089c8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800881c:	430b      	orrs	r3, r1
 800881e:	6513      	str	r3, [r2, #80]	@ 0x50
 8008820:	e003      	b.n	800882a <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008822:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008826:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 800882a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800882e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008832:	f402 6a80 	and.w	sl, r2, #1024	@ 0x400
 8008836:	f04f 0b00 	mov.w	fp, #0
 800883a:	ea5a 030b 	orrs.w	r3, sl, fp
 800883e:	d05b      	beq.n	80088f8 <HAL_RCCEx_PeriphCLKConfig+0x234>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 8008840:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008844:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8008848:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 800884c:	d03b      	beq.n	80088c6 <HAL_RCCEx_PeriphCLKConfig+0x202>
 800884e:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 8008852:	d834      	bhi.n	80088be <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8008854:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8008858:	d037      	beq.n	80088ca <HAL_RCCEx_PeriphCLKConfig+0x206>
 800885a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800885e:	d82e      	bhi.n	80088be <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8008860:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8008864:	d033      	beq.n	80088ce <HAL_RCCEx_PeriphCLKConfig+0x20a>
 8008866:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800886a:	d828      	bhi.n	80088be <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 800886c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8008870:	d01a      	beq.n	80088a8 <HAL_RCCEx_PeriphCLKConfig+0x1e4>
 8008872:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8008876:	d822      	bhi.n	80088be <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8008878:	2b00      	cmp	r3, #0
 800887a:	d003      	beq.n	8008884 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
 800887c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8008880:	d007      	beq.n	8008892 <HAL_RCCEx_PeriphCLKConfig+0x1ce>
 8008882:	e01c      	b.n	80088be <HAL_RCCEx_PeriphCLKConfig+0x1fa>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008884:	4b50      	ldr	r3, [pc, #320]	@ (80089c8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8008886:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008888:	4a4f      	ldr	r2, [pc, #316]	@ (80089c8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800888a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800888e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8008890:	e01e      	b.n	80088d0 <HAL_RCCEx_PeriphCLKConfig+0x20c>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8008892:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008896:	3308      	adds	r3, #8
 8008898:	2100      	movs	r1, #0
 800889a:	4618      	mov	r0, r3
 800889c:	f001 fb70 	bl	8009f80 <RCCEx_PLL2_Config>
 80088a0:	4603      	mov	r3, r0
 80088a2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 80088a6:	e013      	b.n	80088d0 <HAL_RCCEx_PeriphCLKConfig+0x20c>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80088a8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80088ac:	3328      	adds	r3, #40	@ 0x28
 80088ae:	2100      	movs	r1, #0
 80088b0:	4618      	mov	r0, r3
 80088b2:	f001 fc17 	bl	800a0e4 <RCCEx_PLL3_Config>
 80088b6:	4603      	mov	r3, r0
 80088b8:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80088bc:	e008      	b.n	80088d0 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 80088be:	2301      	movs	r3, #1
 80088c0:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80088c4:	e004      	b.n	80088d0 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 80088c6:	bf00      	nop
 80088c8:	e002      	b.n	80088d0 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 80088ca:	bf00      	nop
 80088cc:	e000      	b.n	80088d0 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 80088ce:	bf00      	nop
    }

    if (ret == HAL_OK)
 80088d0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80088d4:	2b00      	cmp	r3, #0
 80088d6:	d10b      	bne.n	80088f0 <HAL_RCCEx_PeriphCLKConfig+0x22c>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 80088d8:	4b3b      	ldr	r3, [pc, #236]	@ (80089c8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80088da:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80088dc:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 80088e0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80088e4:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80088e8:	4a37      	ldr	r2, [pc, #220]	@ (80089c8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80088ea:	430b      	orrs	r3, r1
 80088ec:	6593      	str	r3, [r2, #88]	@ 0x58
 80088ee:	e003      	b.n	80088f8 <HAL_RCCEx_PeriphCLKConfig+0x234>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80088f0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80088f4:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 80088f8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80088fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008900:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 8008904:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8008908:	2300      	movs	r3, #0
 800890a:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 800890e:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 8008912:	460b      	mov	r3, r1
 8008914:	4313      	orrs	r3, r2
 8008916:	d05d      	beq.n	80089d4 <HAL_RCCEx_PeriphCLKConfig+0x310>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 8008918:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800891c:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8008920:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8008924:	d03b      	beq.n	800899e <HAL_RCCEx_PeriphCLKConfig+0x2da>
 8008926:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 800892a:	d834      	bhi.n	8008996 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 800892c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8008930:	d037      	beq.n	80089a2 <HAL_RCCEx_PeriphCLKConfig+0x2de>
 8008932:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8008936:	d82e      	bhi.n	8008996 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 8008938:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800893c:	d033      	beq.n	80089a6 <HAL_RCCEx_PeriphCLKConfig+0x2e2>
 800893e:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8008942:	d828      	bhi.n	8008996 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 8008944:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8008948:	d01a      	beq.n	8008980 <HAL_RCCEx_PeriphCLKConfig+0x2bc>
 800894a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800894e:	d822      	bhi.n	8008996 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 8008950:	2b00      	cmp	r3, #0
 8008952:	d003      	beq.n	800895c <HAL_RCCEx_PeriphCLKConfig+0x298>
 8008954:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8008958:	d007      	beq.n	800896a <HAL_RCCEx_PeriphCLKConfig+0x2a6>
 800895a:	e01c      	b.n	8008996 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800895c:	4b1a      	ldr	r3, [pc, #104]	@ (80089c8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800895e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008960:	4a19      	ldr	r2, [pc, #100]	@ (80089c8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8008962:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008966:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8008968:	e01e      	b.n	80089a8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800896a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800896e:	3308      	adds	r3, #8
 8008970:	2100      	movs	r1, #0
 8008972:	4618      	mov	r0, r3
 8008974:	f001 fb04 	bl	8009f80 <RCCEx_PLL2_Config>
 8008978:	4603      	mov	r3, r0
 800897a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 800897e:	e013      	b.n	80089a8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8008980:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008984:	3328      	adds	r3, #40	@ 0x28
 8008986:	2100      	movs	r1, #0
 8008988:	4618      	mov	r0, r3
 800898a:	f001 fbab 	bl	800a0e4 <RCCEx_PLL3_Config>
 800898e:	4603      	mov	r3, r0
 8008990:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8008994:	e008      	b.n	80089a8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8008996:	2301      	movs	r3, #1
 8008998:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800899c:	e004      	b.n	80089a8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 800899e:	bf00      	nop
 80089a0:	e002      	b.n	80089a8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 80089a2:	bf00      	nop
 80089a4:	e000      	b.n	80089a8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 80089a6:	bf00      	nop
    }

    if (ret == HAL_OK)
 80089a8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80089ac:	2b00      	cmp	r3, #0
 80089ae:	d10d      	bne.n	80089cc <HAL_RCCEx_PeriphCLKConfig+0x308>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 80089b0:	4b05      	ldr	r3, [pc, #20]	@ (80089c8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80089b2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80089b4:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 80089b8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80089bc:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 80089c0:	4a01      	ldr	r2, [pc, #4]	@ (80089c8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80089c2:	430b      	orrs	r3, r1
 80089c4:	6593      	str	r3, [r2, #88]	@ 0x58
 80089c6:	e005      	b.n	80089d4 <HAL_RCCEx_PeriphCLKConfig+0x310>
 80089c8:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80089cc:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80089d0:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif  /*QUADSPI*/

#if defined(OCTOSPI1) || defined(OCTOSPI2)
  /*---------------------------- OCTOSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 80089d4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80089d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80089dc:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 80089e0:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 80089e4:	2300      	movs	r3, #0
 80089e6:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 80089ea:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 80089ee:	460b      	mov	r3, r1
 80089f0:	4313      	orrs	r3, r2
 80089f2:	d03a      	beq.n	8008a6a <HAL_RCCEx_PeriphCLKConfig+0x3a6>
  {
    switch (PeriphClkInit->OspiClockSelection)
 80089f4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80089f8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80089fa:	2b30      	cmp	r3, #48	@ 0x30
 80089fc:	d01f      	beq.n	8008a3e <HAL_RCCEx_PeriphCLKConfig+0x37a>
 80089fe:	2b30      	cmp	r3, #48	@ 0x30
 8008a00:	d819      	bhi.n	8008a36 <HAL_RCCEx_PeriphCLKConfig+0x372>
 8008a02:	2b20      	cmp	r3, #32
 8008a04:	d00c      	beq.n	8008a20 <HAL_RCCEx_PeriphCLKConfig+0x35c>
 8008a06:	2b20      	cmp	r3, #32
 8008a08:	d815      	bhi.n	8008a36 <HAL_RCCEx_PeriphCLKConfig+0x372>
 8008a0a:	2b00      	cmp	r3, #0
 8008a0c:	d019      	beq.n	8008a42 <HAL_RCCEx_PeriphCLKConfig+0x37e>
 8008a0e:	2b10      	cmp	r3, #16
 8008a10:	d111      	bne.n	8008a36 <HAL_RCCEx_PeriphCLKConfig+0x372>
    {
      case RCC_OSPICLKSOURCE_PLL:      /* PLL is used as clock source for OSPI*/
        /* Enable OSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008a12:	4baa      	ldr	r3, [pc, #680]	@ (8008cbc <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8008a14:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008a16:	4aa9      	ldr	r2, [pc, #676]	@ (8008cbc <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8008a18:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008a1c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* OSPI clock source configuration done later after clock selection check */
        break;
 8008a1e:	e011      	b.n	8008a44 <HAL_RCCEx_PeriphCLKConfig+0x380>

      case RCC_OSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for OSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8008a20:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008a24:	3308      	adds	r3, #8
 8008a26:	2102      	movs	r1, #2
 8008a28:	4618      	mov	r0, r3
 8008a2a:	f001 faa9 	bl	8009f80 <RCCEx_PLL2_Config>
 8008a2e:	4603      	mov	r3, r0
 8008a30:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* OSPI clock source configuration done later after clock selection check */
        break;
 8008a34:	e006      	b.n	8008a44 <HAL_RCCEx_PeriphCLKConfig+0x380>
      case RCC_OSPICLKSOURCE_HCLK:
        /* HCLK clock selected as OSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8008a36:	2301      	movs	r3, #1
 8008a38:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8008a3c:	e002      	b.n	8008a44 <HAL_RCCEx_PeriphCLKConfig+0x380>
        break;
 8008a3e:	bf00      	nop
 8008a40:	e000      	b.n	8008a44 <HAL_RCCEx_PeriphCLKConfig+0x380>
        break;
 8008a42:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008a44:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008a48:	2b00      	cmp	r3, #0
 8008a4a:	d10a      	bne.n	8008a62 <HAL_RCCEx_PeriphCLKConfig+0x39e>
    {
      /* Set the source of OSPI clock*/
      __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 8008a4c:	4b9b      	ldr	r3, [pc, #620]	@ (8008cbc <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8008a4e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008a50:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8008a54:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008a58:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008a5a:	4a98      	ldr	r2, [pc, #608]	@ (8008cbc <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8008a5c:	430b      	orrs	r3, r1
 8008a5e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8008a60:	e003      	b.n	8008a6a <HAL_RCCEx_PeriphCLKConfig+0x3a6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008a62:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008a66:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8008a6a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008a6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008a72:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 8008a76:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8008a7a:	2300      	movs	r3, #0
 8008a7c:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8008a80:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 8008a84:	460b      	mov	r3, r1
 8008a86:	4313      	orrs	r3, r2
 8008a88:	d051      	beq.n	8008b2e <HAL_RCCEx_PeriphCLKConfig+0x46a>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 8008a8a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008a8e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008a90:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8008a94:	d035      	beq.n	8008b02 <HAL_RCCEx_PeriphCLKConfig+0x43e>
 8008a96:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8008a9a:	d82e      	bhi.n	8008afa <HAL_RCCEx_PeriphCLKConfig+0x436>
 8008a9c:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8008aa0:	d031      	beq.n	8008b06 <HAL_RCCEx_PeriphCLKConfig+0x442>
 8008aa2:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8008aa6:	d828      	bhi.n	8008afa <HAL_RCCEx_PeriphCLKConfig+0x436>
 8008aa8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008aac:	d01a      	beq.n	8008ae4 <HAL_RCCEx_PeriphCLKConfig+0x420>
 8008aae:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008ab2:	d822      	bhi.n	8008afa <HAL_RCCEx_PeriphCLKConfig+0x436>
 8008ab4:	2b00      	cmp	r3, #0
 8008ab6:	d003      	beq.n	8008ac0 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
 8008ab8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008abc:	d007      	beq.n	8008ace <HAL_RCCEx_PeriphCLKConfig+0x40a>
 8008abe:	e01c      	b.n	8008afa <HAL_RCCEx_PeriphCLKConfig+0x436>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008ac0:	4b7e      	ldr	r3, [pc, #504]	@ (8008cbc <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8008ac2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008ac4:	4a7d      	ldr	r2, [pc, #500]	@ (8008cbc <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8008ac6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008aca:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8008acc:	e01c      	b.n	8008b08 <HAL_RCCEx_PeriphCLKConfig+0x444>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8008ace:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008ad2:	3308      	adds	r3, #8
 8008ad4:	2100      	movs	r1, #0
 8008ad6:	4618      	mov	r0, r3
 8008ad8:	f001 fa52 	bl	8009f80 <RCCEx_PLL2_Config>
 8008adc:	4603      	mov	r3, r0
 8008ade:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8008ae2:	e011      	b.n	8008b08 <HAL_RCCEx_PeriphCLKConfig+0x444>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8008ae4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008ae8:	3328      	adds	r3, #40	@ 0x28
 8008aea:	2100      	movs	r1, #0
 8008aec:	4618      	mov	r0, r3
 8008aee:	f001 faf9 	bl	800a0e4 <RCCEx_PLL3_Config>
 8008af2:	4603      	mov	r3, r0
 8008af4:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8008af8:	e006      	b.n	8008b08 <HAL_RCCEx_PeriphCLKConfig+0x444>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008afa:	2301      	movs	r3, #1
 8008afc:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8008b00:	e002      	b.n	8008b08 <HAL_RCCEx_PeriphCLKConfig+0x444>
        break;
 8008b02:	bf00      	nop
 8008b04:	e000      	b.n	8008b08 <HAL_RCCEx_PeriphCLKConfig+0x444>
        break;
 8008b06:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008b08:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008b0c:	2b00      	cmp	r3, #0
 8008b0e:	d10a      	bne.n	8008b26 <HAL_RCCEx_PeriphCLKConfig+0x462>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8008b10:	4b6a      	ldr	r3, [pc, #424]	@ (8008cbc <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8008b12:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008b14:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8008b18:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008b1c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008b1e:	4a67      	ldr	r2, [pc, #412]	@ (8008cbc <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8008b20:	430b      	orrs	r3, r1
 8008b22:	6513      	str	r3, [r2, #80]	@ 0x50
 8008b24:	e003      	b.n	8008b2e <HAL_RCCEx_PeriphCLKConfig+0x46a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008b26:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008b2a:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8008b2e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008b32:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008b36:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 8008b3a:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8008b3e:	2300      	movs	r3, #0
 8008b40:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8008b44:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 8008b48:	460b      	mov	r3, r1
 8008b4a:	4313      	orrs	r3, r2
 8008b4c:	d053      	beq.n	8008bf6 <HAL_RCCEx_PeriphCLKConfig+0x532>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 8008b4e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008b52:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008b54:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8008b58:	d033      	beq.n	8008bc2 <HAL_RCCEx_PeriphCLKConfig+0x4fe>
 8008b5a:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8008b5e:	d82c      	bhi.n	8008bba <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 8008b60:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8008b64:	d02f      	beq.n	8008bc6 <HAL_RCCEx_PeriphCLKConfig+0x502>
 8008b66:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8008b6a:	d826      	bhi.n	8008bba <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 8008b6c:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8008b70:	d02b      	beq.n	8008bca <HAL_RCCEx_PeriphCLKConfig+0x506>
 8008b72:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8008b76:	d820      	bhi.n	8008bba <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 8008b78:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008b7c:	d012      	beq.n	8008ba4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
 8008b7e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008b82:	d81a      	bhi.n	8008bba <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 8008b84:	2b00      	cmp	r3, #0
 8008b86:	d022      	beq.n	8008bce <HAL_RCCEx_PeriphCLKConfig+0x50a>
 8008b88:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008b8c:	d115      	bne.n	8008bba <HAL_RCCEx_PeriphCLKConfig+0x4f6>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8008b8e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008b92:	3308      	adds	r3, #8
 8008b94:	2101      	movs	r1, #1
 8008b96:	4618      	mov	r0, r3
 8008b98:	f001 f9f2 	bl	8009f80 <RCCEx_PLL2_Config>
 8008b9c:	4603      	mov	r3, r0
 8008b9e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8008ba2:	e015      	b.n	8008bd0 <HAL_RCCEx_PeriphCLKConfig+0x50c>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8008ba4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008ba8:	3328      	adds	r3, #40	@ 0x28
 8008baa:	2101      	movs	r1, #1
 8008bac:	4618      	mov	r0, r3
 8008bae:	f001 fa99 	bl	800a0e4 <RCCEx_PLL3_Config>
 8008bb2:	4603      	mov	r3, r0
 8008bb4:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8008bb8:	e00a      	b.n	8008bd0 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008bba:	2301      	movs	r3, #1
 8008bbc:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8008bc0:	e006      	b.n	8008bd0 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 8008bc2:	bf00      	nop
 8008bc4:	e004      	b.n	8008bd0 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 8008bc6:	bf00      	nop
 8008bc8:	e002      	b.n	8008bd0 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 8008bca:	bf00      	nop
 8008bcc:	e000      	b.n	8008bd0 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 8008bce:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008bd0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008bd4:	2b00      	cmp	r3, #0
 8008bd6:	d10a      	bne.n	8008bee <HAL_RCCEx_PeriphCLKConfig+0x52a>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8008bd8:	4b38      	ldr	r3, [pc, #224]	@ (8008cbc <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8008bda:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008bdc:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8008be0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008be4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008be6:	4a35      	ldr	r2, [pc, #212]	@ (8008cbc <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8008be8:	430b      	orrs	r3, r1
 8008bea:	6513      	str	r3, [r2, #80]	@ 0x50
 8008bec:	e003      	b.n	8008bf6 <HAL_RCCEx_PeriphCLKConfig+0x532>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008bee:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008bf2:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8008bf6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008bfa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008bfe:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 8008c02:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8008c06:	2300      	movs	r3, #0
 8008c08:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8008c0c:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8008c10:	460b      	mov	r3, r1
 8008c12:	4313      	orrs	r3, r2
 8008c14:	d058      	beq.n	8008cc8 <HAL_RCCEx_PeriphCLKConfig+0x604>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 8008c16:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008c1a:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8008c1e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8008c22:	d033      	beq.n	8008c8c <HAL_RCCEx_PeriphCLKConfig+0x5c8>
 8008c24:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8008c28:	d82c      	bhi.n	8008c84 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 8008c2a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008c2e:	d02f      	beq.n	8008c90 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
 8008c30:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008c34:	d826      	bhi.n	8008c84 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 8008c36:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8008c3a:	d02b      	beq.n	8008c94 <HAL_RCCEx_PeriphCLKConfig+0x5d0>
 8008c3c:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8008c40:	d820      	bhi.n	8008c84 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 8008c42:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008c46:	d012      	beq.n	8008c6e <HAL_RCCEx_PeriphCLKConfig+0x5aa>
 8008c48:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008c4c:	d81a      	bhi.n	8008c84 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 8008c4e:	2b00      	cmp	r3, #0
 8008c50:	d022      	beq.n	8008c98 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 8008c52:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008c56:	d115      	bne.n	8008c84 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8008c58:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008c5c:	3308      	adds	r3, #8
 8008c5e:	2101      	movs	r1, #1
 8008c60:	4618      	mov	r0, r3
 8008c62:	f001 f98d 	bl	8009f80 <RCCEx_PLL2_Config>
 8008c66:	4603      	mov	r3, r0
 8008c68:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8008c6c:	e015      	b.n	8008c9a <HAL_RCCEx_PeriphCLKConfig+0x5d6>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8008c6e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008c72:	3328      	adds	r3, #40	@ 0x28
 8008c74:	2101      	movs	r1, #1
 8008c76:	4618      	mov	r0, r3
 8008c78:	f001 fa34 	bl	800a0e4 <RCCEx_PLL3_Config>
 8008c7c:	4603      	mov	r3, r0
 8008c7e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8008c82:	e00a      	b.n	8008c9a <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 8008c84:	2301      	movs	r3, #1
 8008c86:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8008c8a:	e006      	b.n	8008c9a <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8008c8c:	bf00      	nop
 8008c8e:	e004      	b.n	8008c9a <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8008c90:	bf00      	nop
 8008c92:	e002      	b.n	8008c9a <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8008c94:	bf00      	nop
 8008c96:	e000      	b.n	8008c9a <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8008c98:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008c9a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008c9e:	2b00      	cmp	r3, #0
 8008ca0:	d10e      	bne.n	8008cc0 <HAL_RCCEx_PeriphCLKConfig+0x5fc>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8008ca2:	4b06      	ldr	r3, [pc, #24]	@ (8008cbc <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8008ca4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008ca6:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8008caa:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008cae:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8008cb2:	4a02      	ldr	r2, [pc, #8]	@ (8008cbc <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8008cb4:	430b      	orrs	r3, r1
 8008cb6:	6593      	str	r3, [r2, #88]	@ 0x58
 8008cb8:	e006      	b.n	8008cc8 <HAL_RCCEx_PeriphCLKConfig+0x604>
 8008cba:	bf00      	nop
 8008cbc:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008cc0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008cc4:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8008cc8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008ccc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008cd0:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 8008cd4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8008cd8:	2300      	movs	r3, #0
 8008cda:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8008cde:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 8008ce2:	460b      	mov	r3, r1
 8008ce4:	4313      	orrs	r3, r2
 8008ce6:	d037      	beq.n	8008d58 <HAL_RCCEx_PeriphCLKConfig+0x694>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 8008ce8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008cec:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008cee:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008cf2:	d00e      	beq.n	8008d12 <HAL_RCCEx_PeriphCLKConfig+0x64e>
 8008cf4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008cf8:	d816      	bhi.n	8008d28 <HAL_RCCEx_PeriphCLKConfig+0x664>
 8008cfa:	2b00      	cmp	r3, #0
 8008cfc:	d018      	beq.n	8008d30 <HAL_RCCEx_PeriphCLKConfig+0x66c>
 8008cfe:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008d02:	d111      	bne.n	8008d28 <HAL_RCCEx_PeriphCLKConfig+0x664>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008d04:	4bc4      	ldr	r3, [pc, #784]	@ (8009018 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8008d06:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008d08:	4ac3      	ldr	r2, [pc, #780]	@ (8009018 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8008d0a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008d0e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8008d10:	e00f      	b.n	8008d32 <HAL_RCCEx_PeriphCLKConfig+0x66e>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8008d12:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008d16:	3308      	adds	r3, #8
 8008d18:	2101      	movs	r1, #1
 8008d1a:	4618      	mov	r0, r3
 8008d1c:	f001 f930 	bl	8009f80 <RCCEx_PLL2_Config>
 8008d20:	4603      	mov	r3, r0
 8008d22:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8008d26:	e004      	b.n	8008d32 <HAL_RCCEx_PeriphCLKConfig+0x66e>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008d28:	2301      	movs	r3, #1
 8008d2a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8008d2e:	e000      	b.n	8008d32 <HAL_RCCEx_PeriphCLKConfig+0x66e>
        break;
 8008d30:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008d32:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008d36:	2b00      	cmp	r3, #0
 8008d38:	d10a      	bne.n	8008d50 <HAL_RCCEx_PeriphCLKConfig+0x68c>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8008d3a:	4bb7      	ldr	r3, [pc, #732]	@ (8009018 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8008d3c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008d3e:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8008d42:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008d46:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008d48:	4ab3      	ldr	r2, [pc, #716]	@ (8009018 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8008d4a:	430b      	orrs	r3, r1
 8008d4c:	6513      	str	r3, [r2, #80]	@ 0x50
 8008d4e:	e003      	b.n	8008d58 <HAL_RCCEx_PeriphCLKConfig+0x694>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008d50:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008d54:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8008d58:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008d5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008d60:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 8008d64:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8008d68:	2300      	movs	r3, #0
 8008d6a:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8008d6e:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 8008d72:	460b      	mov	r3, r1
 8008d74:	4313      	orrs	r3, r2
 8008d76:	d039      	beq.n	8008dec <HAL_RCCEx_PeriphCLKConfig+0x728>
  {
    switch (PeriphClkInit->FmcClockSelection)
 8008d78:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008d7c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008d7e:	2b03      	cmp	r3, #3
 8008d80:	d81c      	bhi.n	8008dbc <HAL_RCCEx_PeriphCLKConfig+0x6f8>
 8008d82:	a201      	add	r2, pc, #4	@ (adr r2, 8008d88 <HAL_RCCEx_PeriphCLKConfig+0x6c4>)
 8008d84:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008d88:	08008dc5 	.word	0x08008dc5
 8008d8c:	08008d99 	.word	0x08008d99
 8008d90:	08008da7 	.word	0x08008da7
 8008d94:	08008dc5 	.word	0x08008dc5
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008d98:	4b9f      	ldr	r3, [pc, #636]	@ (8009018 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8008d9a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008d9c:	4a9e      	ldr	r2, [pc, #632]	@ (8009018 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8008d9e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008da2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 8008da4:	e00f      	b.n	8008dc6 <HAL_RCCEx_PeriphCLKConfig+0x702>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8008da6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008daa:	3308      	adds	r3, #8
 8008dac:	2102      	movs	r1, #2
 8008dae:	4618      	mov	r0, r3
 8008db0:	f001 f8e6 	bl	8009f80 <RCCEx_PLL2_Config>
 8008db4:	4603      	mov	r3, r0
 8008db6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* FMC clock source configuration done later after clock selection check */
        break;
 8008dba:	e004      	b.n	8008dc6 <HAL_RCCEx_PeriphCLKConfig+0x702>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8008dbc:	2301      	movs	r3, #1
 8008dbe:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8008dc2:	e000      	b.n	8008dc6 <HAL_RCCEx_PeriphCLKConfig+0x702>
        break;
 8008dc4:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008dc6:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008dca:	2b00      	cmp	r3, #0
 8008dcc:	d10a      	bne.n	8008de4 <HAL_RCCEx_PeriphCLKConfig+0x720>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8008dce:	4b92      	ldr	r3, [pc, #584]	@ (8009018 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8008dd0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008dd2:	f023 0103 	bic.w	r1, r3, #3
 8008dd6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008dda:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008ddc:	4a8e      	ldr	r2, [pc, #568]	@ (8009018 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8008dde:	430b      	orrs	r3, r1
 8008de0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8008de2:	e003      	b.n	8008dec <HAL_RCCEx_PeriphCLKConfig+0x728>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008de4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008de8:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8008dec:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008df0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008df4:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 8008df8:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8008dfc:	2300      	movs	r3, #0
 8008dfe:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8008e02:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8008e06:	460b      	mov	r3, r1
 8008e08:	4313      	orrs	r3, r2
 8008e0a:	f000 8099 	beq.w	8008f40 <HAL_RCCEx_PeriphCLKConfig+0x87c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8008e0e:	4b83      	ldr	r3, [pc, #524]	@ (800901c <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8008e10:	681b      	ldr	r3, [r3, #0]
 8008e12:	4a82      	ldr	r2, [pc, #520]	@ (800901c <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8008e14:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008e18:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8008e1a:	f7fa fd59 	bl	80038d0 <HAL_GetTick>
 8008e1e:	f8c7 0110 	str.w	r0, [r7, #272]	@ 0x110

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8008e22:	e00b      	b.n	8008e3c <HAL_RCCEx_PeriphCLKConfig+0x778>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8008e24:	f7fa fd54 	bl	80038d0 <HAL_GetTick>
 8008e28:	4602      	mov	r2, r0
 8008e2a:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8008e2e:	1ad3      	subs	r3, r2, r3
 8008e30:	2b64      	cmp	r3, #100	@ 0x64
 8008e32:	d903      	bls.n	8008e3c <HAL_RCCEx_PeriphCLKConfig+0x778>
      {
        ret = HAL_TIMEOUT;
 8008e34:	2303      	movs	r3, #3
 8008e36:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8008e3a:	e005      	b.n	8008e48 <HAL_RCCEx_PeriphCLKConfig+0x784>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8008e3c:	4b77      	ldr	r3, [pc, #476]	@ (800901c <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8008e3e:	681b      	ldr	r3, [r3, #0]
 8008e40:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008e44:	2b00      	cmp	r3, #0
 8008e46:	d0ed      	beq.n	8008e24 <HAL_RCCEx_PeriphCLKConfig+0x760>
      }
    }

    if (ret == HAL_OK)
 8008e48:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008e4c:	2b00      	cmp	r3, #0
 8008e4e:	d173      	bne.n	8008f38 <HAL_RCCEx_PeriphCLKConfig+0x874>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8008e50:	4b71      	ldr	r3, [pc, #452]	@ (8009018 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8008e52:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8008e54:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008e58:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8008e5c:	4053      	eors	r3, r2
 8008e5e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008e62:	2b00      	cmp	r3, #0
 8008e64:	d015      	beq.n	8008e92 <HAL_RCCEx_PeriphCLKConfig+0x7ce>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8008e66:	4b6c      	ldr	r3, [pc, #432]	@ (8009018 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8008e68:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008e6a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008e6e:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8008e72:	4b69      	ldr	r3, [pc, #420]	@ (8009018 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8008e74:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008e76:	4a68      	ldr	r2, [pc, #416]	@ (8009018 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8008e78:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008e7c:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8008e7e:	4b66      	ldr	r3, [pc, #408]	@ (8009018 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8008e80:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008e82:	4a65      	ldr	r2, [pc, #404]	@ (8009018 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8008e84:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008e88:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8008e8a:	4a63      	ldr	r2, [pc, #396]	@ (8009018 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8008e8c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8008e90:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8008e92:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008e96:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8008e9a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008e9e:	d118      	bne.n	8008ed2 <HAL_RCCEx_PeriphCLKConfig+0x80e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008ea0:	f7fa fd16 	bl	80038d0 <HAL_GetTick>
 8008ea4:	f8c7 0110 	str.w	r0, [r7, #272]	@ 0x110

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8008ea8:	e00d      	b.n	8008ec6 <HAL_RCCEx_PeriphCLKConfig+0x802>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008eaa:	f7fa fd11 	bl	80038d0 <HAL_GetTick>
 8008eae:	4602      	mov	r2, r0
 8008eb0:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8008eb4:	1ad2      	subs	r2, r2, r3
 8008eb6:	f241 3388 	movw	r3, #5000	@ 0x1388
 8008eba:	429a      	cmp	r2, r3
 8008ebc:	d903      	bls.n	8008ec6 <HAL_RCCEx_PeriphCLKConfig+0x802>
          {
            ret = HAL_TIMEOUT;
 8008ebe:	2303      	movs	r3, #3
 8008ec0:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
            break;
 8008ec4:	e005      	b.n	8008ed2 <HAL_RCCEx_PeriphCLKConfig+0x80e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8008ec6:	4b54      	ldr	r3, [pc, #336]	@ (8009018 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8008ec8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008eca:	f003 0302 	and.w	r3, r3, #2
 8008ece:	2b00      	cmp	r3, #0
 8008ed0:	d0eb      	beq.n	8008eaa <HAL_RCCEx_PeriphCLKConfig+0x7e6>
          }
        }
      }

      if (ret == HAL_OK)
 8008ed2:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008ed6:	2b00      	cmp	r3, #0
 8008ed8:	d129      	bne.n	8008f2e <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8008eda:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008ede:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8008ee2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008ee6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8008eea:	d10e      	bne.n	8008f0a <HAL_RCCEx_PeriphCLKConfig+0x846>
 8008eec:	4b4a      	ldr	r3, [pc, #296]	@ (8009018 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8008eee:	691b      	ldr	r3, [r3, #16]
 8008ef0:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 8008ef4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008ef8:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8008efc:	091a      	lsrs	r2, r3, #4
 8008efe:	4b48      	ldr	r3, [pc, #288]	@ (8009020 <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 8008f00:	4013      	ands	r3, r2
 8008f02:	4a45      	ldr	r2, [pc, #276]	@ (8009018 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8008f04:	430b      	orrs	r3, r1
 8008f06:	6113      	str	r3, [r2, #16]
 8008f08:	e005      	b.n	8008f16 <HAL_RCCEx_PeriphCLKConfig+0x852>
 8008f0a:	4b43      	ldr	r3, [pc, #268]	@ (8009018 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8008f0c:	691b      	ldr	r3, [r3, #16]
 8008f0e:	4a42      	ldr	r2, [pc, #264]	@ (8009018 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8008f10:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8008f14:	6113      	str	r3, [r2, #16]
 8008f16:	4b40      	ldr	r3, [pc, #256]	@ (8009018 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8008f18:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 8008f1a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008f1e:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8008f22:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8008f26:	4a3c      	ldr	r2, [pc, #240]	@ (8009018 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8008f28:	430b      	orrs	r3, r1
 8008f2a:	6713      	str	r3, [r2, #112]	@ 0x70
 8008f2c:	e008      	b.n	8008f40 <HAL_RCCEx_PeriphCLKConfig+0x87c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8008f2e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008f32:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
 8008f36:	e003      	b.n	8008f40 <HAL_RCCEx_PeriphCLKConfig+0x87c>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008f38:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008f3c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8008f40:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008f44:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008f48:	f002 0301 	and.w	r3, r2, #1
 8008f4c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8008f50:	2300      	movs	r3, #0
 8008f52:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8008f56:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 8008f5a:	460b      	mov	r3, r1
 8008f5c:	4313      	orrs	r3, r2
 8008f5e:	f000 808f 	beq.w	8009080 <HAL_RCCEx_PeriphCLKConfig+0x9bc>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 8008f62:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008f66:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8008f68:	2b28      	cmp	r3, #40	@ 0x28
 8008f6a:	d871      	bhi.n	8009050 <HAL_RCCEx_PeriphCLKConfig+0x98c>
 8008f6c:	a201      	add	r2, pc, #4	@ (adr r2, 8008f74 <HAL_RCCEx_PeriphCLKConfig+0x8b0>)
 8008f6e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008f72:	bf00      	nop
 8008f74:	08009059 	.word	0x08009059
 8008f78:	08009051 	.word	0x08009051
 8008f7c:	08009051 	.word	0x08009051
 8008f80:	08009051 	.word	0x08009051
 8008f84:	08009051 	.word	0x08009051
 8008f88:	08009051 	.word	0x08009051
 8008f8c:	08009051 	.word	0x08009051
 8008f90:	08009051 	.word	0x08009051
 8008f94:	08009025 	.word	0x08009025
 8008f98:	08009051 	.word	0x08009051
 8008f9c:	08009051 	.word	0x08009051
 8008fa0:	08009051 	.word	0x08009051
 8008fa4:	08009051 	.word	0x08009051
 8008fa8:	08009051 	.word	0x08009051
 8008fac:	08009051 	.word	0x08009051
 8008fb0:	08009051 	.word	0x08009051
 8008fb4:	0800903b 	.word	0x0800903b
 8008fb8:	08009051 	.word	0x08009051
 8008fbc:	08009051 	.word	0x08009051
 8008fc0:	08009051 	.word	0x08009051
 8008fc4:	08009051 	.word	0x08009051
 8008fc8:	08009051 	.word	0x08009051
 8008fcc:	08009051 	.word	0x08009051
 8008fd0:	08009051 	.word	0x08009051
 8008fd4:	08009059 	.word	0x08009059
 8008fd8:	08009051 	.word	0x08009051
 8008fdc:	08009051 	.word	0x08009051
 8008fe0:	08009051 	.word	0x08009051
 8008fe4:	08009051 	.word	0x08009051
 8008fe8:	08009051 	.word	0x08009051
 8008fec:	08009051 	.word	0x08009051
 8008ff0:	08009051 	.word	0x08009051
 8008ff4:	08009059 	.word	0x08009059
 8008ff8:	08009051 	.word	0x08009051
 8008ffc:	08009051 	.word	0x08009051
 8009000:	08009051 	.word	0x08009051
 8009004:	08009051 	.word	0x08009051
 8009008:	08009051 	.word	0x08009051
 800900c:	08009051 	.word	0x08009051
 8009010:	08009051 	.word	0x08009051
 8009014:	08009059 	.word	0x08009059
 8009018:	58024400 	.word	0x58024400
 800901c:	58024800 	.word	0x58024800
 8009020:	00ffffcf 	.word	0x00ffffcf
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8009024:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009028:	3308      	adds	r3, #8
 800902a:	2101      	movs	r1, #1
 800902c:	4618      	mov	r0, r3
 800902e:	f000 ffa7 	bl	8009f80 <RCCEx_PLL2_Config>
 8009032:	4603      	mov	r3, r0
 8009034:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8009038:	e00f      	b.n	800905a <HAL_RCCEx_PeriphCLKConfig+0x996>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800903a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800903e:	3328      	adds	r3, #40	@ 0x28
 8009040:	2101      	movs	r1, #1
 8009042:	4618      	mov	r0, r3
 8009044:	f001 f84e 	bl	800a0e4 <RCCEx_PLL3_Config>
 8009048:	4603      	mov	r3, r0
 800904a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 800904e:	e004      	b.n	800905a <HAL_RCCEx_PeriphCLKConfig+0x996>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8009050:	2301      	movs	r3, #1
 8009052:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8009056:	e000      	b.n	800905a <HAL_RCCEx_PeriphCLKConfig+0x996>
        break;
 8009058:	bf00      	nop
    }

    if (ret == HAL_OK)
 800905a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800905e:	2b00      	cmp	r3, #0
 8009060:	d10a      	bne.n	8009078 <HAL_RCCEx_PeriphCLKConfig+0x9b4>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8009062:	4bbf      	ldr	r3, [pc, #764]	@ (8009360 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8009064:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009066:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 800906a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800906e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8009070:	4abb      	ldr	r2, [pc, #748]	@ (8009360 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8009072:	430b      	orrs	r3, r1
 8009074:	6553      	str	r3, [r2, #84]	@ 0x54
 8009076:	e003      	b.n	8009080 <HAL_RCCEx_PeriphCLKConfig+0x9bc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009078:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800907c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8009080:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009084:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009088:	f002 0302 	and.w	r3, r2, #2
 800908c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8009090:	2300      	movs	r3, #0
 8009092:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8009096:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 800909a:	460b      	mov	r3, r1
 800909c:	4313      	orrs	r3, r2
 800909e:	d041      	beq.n	8009124 <HAL_RCCEx_PeriphCLKConfig+0xa60>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 80090a0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80090a4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80090a6:	2b05      	cmp	r3, #5
 80090a8:	d824      	bhi.n	80090f4 <HAL_RCCEx_PeriphCLKConfig+0xa30>
 80090aa:	a201      	add	r2, pc, #4	@ (adr r2, 80090b0 <HAL_RCCEx_PeriphCLKConfig+0x9ec>)
 80090ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80090b0:	080090fd 	.word	0x080090fd
 80090b4:	080090c9 	.word	0x080090c9
 80090b8:	080090df 	.word	0x080090df
 80090bc:	080090fd 	.word	0x080090fd
 80090c0:	080090fd 	.word	0x080090fd
 80090c4:	080090fd 	.word	0x080090fd
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80090c8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80090cc:	3308      	adds	r3, #8
 80090ce:	2101      	movs	r1, #1
 80090d0:	4618      	mov	r0, r3
 80090d2:	f000 ff55 	bl	8009f80 <RCCEx_PLL2_Config>
 80090d6:	4603      	mov	r3, r0
 80090d8:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 80090dc:	e00f      	b.n	80090fe <HAL_RCCEx_PeriphCLKConfig+0xa3a>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80090de:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80090e2:	3328      	adds	r3, #40	@ 0x28
 80090e4:	2101      	movs	r1, #1
 80090e6:	4618      	mov	r0, r3
 80090e8:	f000 fffc 	bl	800a0e4 <RCCEx_PLL3_Config>
 80090ec:	4603      	mov	r3, r0
 80090ee:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 80090f2:	e004      	b.n	80090fe <HAL_RCCEx_PeriphCLKConfig+0xa3a>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80090f4:	2301      	movs	r3, #1
 80090f6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80090fa:	e000      	b.n	80090fe <HAL_RCCEx_PeriphCLKConfig+0xa3a>
        break;
 80090fc:	bf00      	nop
    }

    if (ret == HAL_OK)
 80090fe:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8009102:	2b00      	cmp	r3, #0
 8009104:	d10a      	bne.n	800911c <HAL_RCCEx_PeriphCLKConfig+0xa58>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8009106:	4b96      	ldr	r3, [pc, #600]	@ (8009360 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8009108:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800910a:	f023 0107 	bic.w	r1, r3, #7
 800910e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009112:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009114:	4a92      	ldr	r2, [pc, #584]	@ (8009360 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8009116:	430b      	orrs	r3, r1
 8009118:	6553      	str	r3, [r2, #84]	@ 0x54
 800911a:	e003      	b.n	8009124 <HAL_RCCEx_PeriphCLKConfig+0xa60>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800911c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8009120:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8009124:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009128:	e9d3 2300 	ldrd	r2, r3, [r3]
 800912c:	f002 0304 	and.w	r3, r2, #4
 8009130:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8009134:	2300      	movs	r3, #0
 8009136:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800913a:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800913e:	460b      	mov	r3, r1
 8009140:	4313      	orrs	r3, r2
 8009142:	d044      	beq.n	80091ce <HAL_RCCEx_PeriphCLKConfig+0xb0a>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8009144:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009148:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800914c:	2b05      	cmp	r3, #5
 800914e:	d825      	bhi.n	800919c <HAL_RCCEx_PeriphCLKConfig+0xad8>
 8009150:	a201      	add	r2, pc, #4	@ (adr r2, 8009158 <HAL_RCCEx_PeriphCLKConfig+0xa94>)
 8009152:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009156:	bf00      	nop
 8009158:	080091a5 	.word	0x080091a5
 800915c:	08009171 	.word	0x08009171
 8009160:	08009187 	.word	0x08009187
 8009164:	080091a5 	.word	0x080091a5
 8009168:	080091a5 	.word	0x080091a5
 800916c:	080091a5 	.word	0x080091a5
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8009170:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009174:	3308      	adds	r3, #8
 8009176:	2101      	movs	r1, #1
 8009178:	4618      	mov	r0, r3
 800917a:	f000 ff01 	bl	8009f80 <RCCEx_PLL2_Config>
 800917e:	4603      	mov	r3, r0
 8009180:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8009184:	e00f      	b.n	80091a6 <HAL_RCCEx_PeriphCLKConfig+0xae2>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8009186:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800918a:	3328      	adds	r3, #40	@ 0x28
 800918c:	2101      	movs	r1, #1
 800918e:	4618      	mov	r0, r3
 8009190:	f000 ffa8 	bl	800a0e4 <RCCEx_PLL3_Config>
 8009194:	4603      	mov	r3, r0
 8009196:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 800919a:	e004      	b.n	80091a6 <HAL_RCCEx_PeriphCLKConfig+0xae2>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800919c:	2301      	movs	r3, #1
 800919e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80091a2:	e000      	b.n	80091a6 <HAL_RCCEx_PeriphCLKConfig+0xae2>
        break;
 80091a4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80091a6:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80091aa:	2b00      	cmp	r3, #0
 80091ac:	d10b      	bne.n	80091c6 <HAL_RCCEx_PeriphCLKConfig+0xb02>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80091ae:	4b6c      	ldr	r3, [pc, #432]	@ (8009360 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 80091b0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80091b2:	f023 0107 	bic.w	r1, r3, #7
 80091b6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80091ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80091be:	4a68      	ldr	r2, [pc, #416]	@ (8009360 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 80091c0:	430b      	orrs	r3, r1
 80091c2:	6593      	str	r3, [r2, #88]	@ 0x58
 80091c4:	e003      	b.n	80091ce <HAL_RCCEx_PeriphCLKConfig+0xb0a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80091c6:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80091ca:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80091ce:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80091d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80091d6:	f002 0320 	and.w	r3, r2, #32
 80091da:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80091de:	2300      	movs	r3, #0
 80091e0:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 80091e4:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 80091e8:	460b      	mov	r3, r1
 80091ea:	4313      	orrs	r3, r2
 80091ec:	d055      	beq.n	800929a <HAL_RCCEx_PeriphCLKConfig+0xbd6>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 80091ee:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80091f2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80091f6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80091fa:	d033      	beq.n	8009264 <HAL_RCCEx_PeriphCLKConfig+0xba0>
 80091fc:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8009200:	d82c      	bhi.n	800925c <HAL_RCCEx_PeriphCLKConfig+0xb98>
 8009202:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009206:	d02f      	beq.n	8009268 <HAL_RCCEx_PeriphCLKConfig+0xba4>
 8009208:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800920c:	d826      	bhi.n	800925c <HAL_RCCEx_PeriphCLKConfig+0xb98>
 800920e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8009212:	d02b      	beq.n	800926c <HAL_RCCEx_PeriphCLKConfig+0xba8>
 8009214:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8009218:	d820      	bhi.n	800925c <HAL_RCCEx_PeriphCLKConfig+0xb98>
 800921a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800921e:	d012      	beq.n	8009246 <HAL_RCCEx_PeriphCLKConfig+0xb82>
 8009220:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009224:	d81a      	bhi.n	800925c <HAL_RCCEx_PeriphCLKConfig+0xb98>
 8009226:	2b00      	cmp	r3, #0
 8009228:	d022      	beq.n	8009270 <HAL_RCCEx_PeriphCLKConfig+0xbac>
 800922a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800922e:	d115      	bne.n	800925c <HAL_RCCEx_PeriphCLKConfig+0xb98>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8009230:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009234:	3308      	adds	r3, #8
 8009236:	2100      	movs	r1, #0
 8009238:	4618      	mov	r0, r3
 800923a:	f000 fea1 	bl	8009f80 <RCCEx_PLL2_Config>
 800923e:	4603      	mov	r3, r0
 8009240:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8009244:	e015      	b.n	8009272 <HAL_RCCEx_PeriphCLKConfig+0xbae>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8009246:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800924a:	3328      	adds	r3, #40	@ 0x28
 800924c:	2102      	movs	r1, #2
 800924e:	4618      	mov	r0, r3
 8009250:	f000 ff48 	bl	800a0e4 <RCCEx_PLL3_Config>
 8009254:	4603      	mov	r3, r0
 8009256:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 800925a:	e00a      	b.n	8009272 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800925c:	2301      	movs	r3, #1
 800925e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8009262:	e006      	b.n	8009272 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 8009264:	bf00      	nop
 8009266:	e004      	b.n	8009272 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 8009268:	bf00      	nop
 800926a:	e002      	b.n	8009272 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 800926c:	bf00      	nop
 800926e:	e000      	b.n	8009272 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 8009270:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009272:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8009276:	2b00      	cmp	r3, #0
 8009278:	d10b      	bne.n	8009292 <HAL_RCCEx_PeriphCLKConfig+0xbce>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800927a:	4b39      	ldr	r3, [pc, #228]	@ (8009360 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800927c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800927e:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8009282:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009286:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800928a:	4a35      	ldr	r2, [pc, #212]	@ (8009360 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800928c:	430b      	orrs	r3, r1
 800928e:	6553      	str	r3, [r2, #84]	@ 0x54
 8009290:	e003      	b.n	800929a <HAL_RCCEx_PeriphCLKConfig+0xbd6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009292:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8009296:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 800929a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800929e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80092a2:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 80092a6:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80092aa:	2300      	movs	r3, #0
 80092ac:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80092b0:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 80092b4:	460b      	mov	r3, r1
 80092b6:	4313      	orrs	r3, r2
 80092b8:	d058      	beq.n	800936c <HAL_RCCEx_PeriphCLKConfig+0xca8>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 80092ba:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80092be:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80092c2:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 80092c6:	d033      	beq.n	8009330 <HAL_RCCEx_PeriphCLKConfig+0xc6c>
 80092c8:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 80092cc:	d82c      	bhi.n	8009328 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 80092ce:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80092d2:	d02f      	beq.n	8009334 <HAL_RCCEx_PeriphCLKConfig+0xc70>
 80092d4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80092d8:	d826      	bhi.n	8009328 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 80092da:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80092de:	d02b      	beq.n	8009338 <HAL_RCCEx_PeriphCLKConfig+0xc74>
 80092e0:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80092e4:	d820      	bhi.n	8009328 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 80092e6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80092ea:	d012      	beq.n	8009312 <HAL_RCCEx_PeriphCLKConfig+0xc4e>
 80092ec:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80092f0:	d81a      	bhi.n	8009328 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 80092f2:	2b00      	cmp	r3, #0
 80092f4:	d022      	beq.n	800933c <HAL_RCCEx_PeriphCLKConfig+0xc78>
 80092f6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80092fa:	d115      	bne.n	8009328 <HAL_RCCEx_PeriphCLKConfig+0xc64>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80092fc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009300:	3308      	adds	r3, #8
 8009302:	2100      	movs	r1, #0
 8009304:	4618      	mov	r0, r3
 8009306:	f000 fe3b 	bl	8009f80 <RCCEx_PLL2_Config>
 800930a:	4603      	mov	r3, r0
 800930c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8009310:	e015      	b.n	800933e <HAL_RCCEx_PeriphCLKConfig+0xc7a>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8009312:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009316:	3328      	adds	r3, #40	@ 0x28
 8009318:	2102      	movs	r1, #2
 800931a:	4618      	mov	r0, r3
 800931c:	f000 fee2 	bl	800a0e4 <RCCEx_PLL3_Config>
 8009320:	4603      	mov	r3, r0
 8009322:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8009326:	e00a      	b.n	800933e <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8009328:	2301      	movs	r3, #1
 800932a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800932e:	e006      	b.n	800933e <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 8009330:	bf00      	nop
 8009332:	e004      	b.n	800933e <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 8009334:	bf00      	nop
 8009336:	e002      	b.n	800933e <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 8009338:	bf00      	nop
 800933a:	e000      	b.n	800933e <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 800933c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800933e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8009342:	2b00      	cmp	r3, #0
 8009344:	d10e      	bne.n	8009364 <HAL_RCCEx_PeriphCLKConfig+0xca0>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8009346:	4b06      	ldr	r3, [pc, #24]	@ (8009360 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8009348:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800934a:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 800934e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009352:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8009356:	4a02      	ldr	r2, [pc, #8]	@ (8009360 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8009358:	430b      	orrs	r3, r1
 800935a:	6593      	str	r3, [r2, #88]	@ 0x58
 800935c:	e006      	b.n	800936c <HAL_RCCEx_PeriphCLKConfig+0xca8>
 800935e:	bf00      	nop
 8009360:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009364:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8009368:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 800936c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009370:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009374:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 8009378:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800937c:	2300      	movs	r3, #0
 800937e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8009382:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 8009386:	460b      	mov	r3, r1
 8009388:	4313      	orrs	r3, r2
 800938a:	d055      	beq.n	8009438 <HAL_RCCEx_PeriphCLKConfig+0xd74>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 800938c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009390:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8009394:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8009398:	d033      	beq.n	8009402 <HAL_RCCEx_PeriphCLKConfig+0xd3e>
 800939a:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 800939e:	d82c      	bhi.n	80093fa <HAL_RCCEx_PeriphCLKConfig+0xd36>
 80093a0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80093a4:	d02f      	beq.n	8009406 <HAL_RCCEx_PeriphCLKConfig+0xd42>
 80093a6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80093aa:	d826      	bhi.n	80093fa <HAL_RCCEx_PeriphCLKConfig+0xd36>
 80093ac:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 80093b0:	d02b      	beq.n	800940a <HAL_RCCEx_PeriphCLKConfig+0xd46>
 80093b2:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 80093b6:	d820      	bhi.n	80093fa <HAL_RCCEx_PeriphCLKConfig+0xd36>
 80093b8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80093bc:	d012      	beq.n	80093e4 <HAL_RCCEx_PeriphCLKConfig+0xd20>
 80093be:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80093c2:	d81a      	bhi.n	80093fa <HAL_RCCEx_PeriphCLKConfig+0xd36>
 80093c4:	2b00      	cmp	r3, #0
 80093c6:	d022      	beq.n	800940e <HAL_RCCEx_PeriphCLKConfig+0xd4a>
 80093c8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80093cc:	d115      	bne.n	80093fa <HAL_RCCEx_PeriphCLKConfig+0xd36>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80093ce:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80093d2:	3308      	adds	r3, #8
 80093d4:	2100      	movs	r1, #0
 80093d6:	4618      	mov	r0, r3
 80093d8:	f000 fdd2 	bl	8009f80 <RCCEx_PLL2_Config>
 80093dc:	4603      	mov	r3, r0
 80093de:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 80093e2:	e015      	b.n	8009410 <HAL_RCCEx_PeriphCLKConfig+0xd4c>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80093e4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80093e8:	3328      	adds	r3, #40	@ 0x28
 80093ea:	2102      	movs	r1, #2
 80093ec:	4618      	mov	r0, r3
 80093ee:	f000 fe79 	bl	800a0e4 <RCCEx_PLL3_Config>
 80093f2:	4603      	mov	r3, r0
 80093f4:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 80093f8:	e00a      	b.n	8009410 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80093fa:	2301      	movs	r3, #1
 80093fc:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8009400:	e006      	b.n	8009410 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 8009402:	bf00      	nop
 8009404:	e004      	b.n	8009410 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 8009406:	bf00      	nop
 8009408:	e002      	b.n	8009410 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 800940a:	bf00      	nop
 800940c:	e000      	b.n	8009410 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 800940e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009410:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8009414:	2b00      	cmp	r3, #0
 8009416:	d10b      	bne.n	8009430 <HAL_RCCEx_PeriphCLKConfig+0xd6c>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8009418:	4ba0      	ldr	r3, [pc, #640]	@ (800969c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800941a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800941c:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 8009420:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009424:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8009428:	4a9c      	ldr	r2, [pc, #624]	@ (800969c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800942a:	430b      	orrs	r3, r1
 800942c:	6593      	str	r3, [r2, #88]	@ 0x58
 800942e:	e003      	b.n	8009438 <HAL_RCCEx_PeriphCLKConfig+0xd74>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009430:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8009434:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*------------------------------ I2C1/2/3/5* Configuration ------------------------*/
#if defined(I2C5)
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1235) == RCC_PERIPHCLK_I2C1235)
 8009438:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800943c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009440:	f002 0308 	and.w	r3, r2, #8
 8009444:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8009448:	2300      	movs	r3, #0
 800944a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800944e:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 8009452:	460b      	mov	r3, r1
 8009454:	4313      	orrs	r3, r2
 8009456:	d01e      	beq.n	8009496 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1235CLKSOURCE(PeriphClkInit->I2c1235ClockSelection));

    if ((PeriphClkInit->I2c1235ClockSelection) == RCC_I2C1235CLKSOURCE_PLL3)
 8009458:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800945c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009460:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009464:	d10c      	bne.n	8009480 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8009466:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800946a:	3328      	adds	r3, #40	@ 0x28
 800946c:	2102      	movs	r1, #2
 800946e:	4618      	mov	r0, r3
 8009470:	f000 fe38 	bl	800a0e4 <RCCEx_PLL3_Config>
 8009474:	4603      	mov	r3, r0
 8009476:	2b00      	cmp	r3, #0
 8009478:	d002      	beq.n	8009480 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
      {
        status = HAL_ERROR;
 800947a:	2301      	movs	r3, #1
 800947c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
      }
    }

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);
 8009480:	4b86      	ldr	r3, [pc, #536]	@ (800969c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8009482:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009484:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8009488:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800948c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009490:	4a82      	ldr	r2, [pc, #520]	@ (800969c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8009492:	430b      	orrs	r3, r1
 8009494:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8009496:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800949a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800949e:	f002 0310 	and.w	r3, r2, #16
 80094a2:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80094a6:	2300      	movs	r3, #0
 80094a8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80094ac:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 80094b0:	460b      	mov	r3, r1
 80094b2:	4313      	orrs	r3, r2
 80094b4:	d01e      	beq.n	80094f4 <HAL_RCCEx_PeriphCLKConfig+0xe30>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 80094b6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80094ba:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80094be:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80094c2:	d10c      	bne.n	80094de <HAL_RCCEx_PeriphCLKConfig+0xe1a>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80094c4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80094c8:	3328      	adds	r3, #40	@ 0x28
 80094ca:	2102      	movs	r1, #2
 80094cc:	4618      	mov	r0, r3
 80094ce:	f000 fe09 	bl	800a0e4 <RCCEx_PLL3_Config>
 80094d2:	4603      	mov	r3, r0
 80094d4:	2b00      	cmp	r3, #0
 80094d6:	d002      	beq.n	80094de <HAL_RCCEx_PeriphCLKConfig+0xe1a>
      {
        status = HAL_ERROR;
 80094d8:	2301      	movs	r3, #1
 80094da:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80094de:	4b6f      	ldr	r3, [pc, #444]	@ (800969c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80094e0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80094e2:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80094e6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80094ea:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80094ee:	4a6b      	ldr	r2, [pc, #428]	@ (800969c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80094f0:	430b      	orrs	r3, r1
 80094f2:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80094f4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80094f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80094fc:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8009500:	67bb      	str	r3, [r7, #120]	@ 0x78
 8009502:	2300      	movs	r3, #0
 8009504:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8009506:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 800950a:	460b      	mov	r3, r1
 800950c:	4313      	orrs	r3, r2
 800950e:	d03e      	beq.n	800958e <HAL_RCCEx_PeriphCLKConfig+0xeca>
  {
    switch (PeriphClkInit->AdcClockSelection)
 8009510:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009514:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8009518:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800951c:	d022      	beq.n	8009564 <HAL_RCCEx_PeriphCLKConfig+0xea0>
 800951e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009522:	d81b      	bhi.n	800955c <HAL_RCCEx_PeriphCLKConfig+0xe98>
 8009524:	2b00      	cmp	r3, #0
 8009526:	d003      	beq.n	8009530 <HAL_RCCEx_PeriphCLKConfig+0xe6c>
 8009528:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800952c:	d00b      	beq.n	8009546 <HAL_RCCEx_PeriphCLKConfig+0xe82>
 800952e:	e015      	b.n	800955c <HAL_RCCEx_PeriphCLKConfig+0xe98>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8009530:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009534:	3308      	adds	r3, #8
 8009536:	2100      	movs	r1, #0
 8009538:	4618      	mov	r0, r3
 800953a:	f000 fd21 	bl	8009f80 <RCCEx_PLL2_Config>
 800953e:	4603      	mov	r3, r0
 8009540:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* ADC clock source configuration done later after clock selection check */
        break;
 8009544:	e00f      	b.n	8009566 <HAL_RCCEx_PeriphCLKConfig+0xea2>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8009546:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800954a:	3328      	adds	r3, #40	@ 0x28
 800954c:	2102      	movs	r1, #2
 800954e:	4618      	mov	r0, r3
 8009550:	f000 fdc8 	bl	800a0e4 <RCCEx_PLL3_Config>
 8009554:	4603      	mov	r3, r0
 8009556:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* ADC clock source configuration done later after clock selection check */
        break;
 800955a:	e004      	b.n	8009566 <HAL_RCCEx_PeriphCLKConfig+0xea2>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800955c:	2301      	movs	r3, #1
 800955e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8009562:	e000      	b.n	8009566 <HAL_RCCEx_PeriphCLKConfig+0xea2>
        break;
 8009564:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009566:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800956a:	2b00      	cmp	r3, #0
 800956c:	d10b      	bne.n	8009586 <HAL_RCCEx_PeriphCLKConfig+0xec2>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800956e:	4b4b      	ldr	r3, [pc, #300]	@ (800969c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8009570:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009572:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 8009576:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800957a:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800957e:	4a47      	ldr	r2, [pc, #284]	@ (800969c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8009580:	430b      	orrs	r3, r1
 8009582:	6593      	str	r3, [r2, #88]	@ 0x58
 8009584:	e003      	b.n	800958e <HAL_RCCEx_PeriphCLKConfig+0xeca>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009586:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800958a:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800958e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009592:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009596:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 800959a:	673b      	str	r3, [r7, #112]	@ 0x70
 800959c:	2300      	movs	r3, #0
 800959e:	677b      	str	r3, [r7, #116]	@ 0x74
 80095a0:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 80095a4:	460b      	mov	r3, r1
 80095a6:	4313      	orrs	r3, r2
 80095a8:	d03b      	beq.n	8009622 <HAL_RCCEx_PeriphCLKConfig+0xf5e>
  {

    switch (PeriphClkInit->UsbClockSelection)
 80095aa:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80095ae:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80095b2:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80095b6:	d01f      	beq.n	80095f8 <HAL_RCCEx_PeriphCLKConfig+0xf34>
 80095b8:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80095bc:	d818      	bhi.n	80095f0 <HAL_RCCEx_PeriphCLKConfig+0xf2c>
 80095be:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80095c2:	d003      	beq.n	80095cc <HAL_RCCEx_PeriphCLKConfig+0xf08>
 80095c4:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80095c8:	d007      	beq.n	80095da <HAL_RCCEx_PeriphCLKConfig+0xf16>
 80095ca:	e011      	b.n	80095f0 <HAL_RCCEx_PeriphCLKConfig+0xf2c>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80095cc:	4b33      	ldr	r3, [pc, #204]	@ (800969c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80095ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80095d0:	4a32      	ldr	r2, [pc, #200]	@ (800969c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80095d2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80095d6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 80095d8:	e00f      	b.n	80095fa <HAL_RCCEx_PeriphCLKConfig+0xf36>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80095da:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80095de:	3328      	adds	r3, #40	@ 0x28
 80095e0:	2101      	movs	r1, #1
 80095e2:	4618      	mov	r0, r3
 80095e4:	f000 fd7e 	bl	800a0e4 <RCCEx_PLL3_Config>
 80095e8:	4603      	mov	r3, r0
 80095ea:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* USB clock source configuration done later after clock selection check */
        break;
 80095ee:	e004      	b.n	80095fa <HAL_RCCEx_PeriphCLKConfig+0xf36>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80095f0:	2301      	movs	r3, #1
 80095f2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80095f6:	e000      	b.n	80095fa <HAL_RCCEx_PeriphCLKConfig+0xf36>
        break;
 80095f8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80095fa:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80095fe:	2b00      	cmp	r3, #0
 8009600:	d10b      	bne.n	800961a <HAL_RCCEx_PeriphCLKConfig+0xf56>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8009602:	4b26      	ldr	r3, [pc, #152]	@ (800969c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8009604:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009606:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800960a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800960e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8009612:	4a22      	ldr	r2, [pc, #136]	@ (800969c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8009614:	430b      	orrs	r3, r1
 8009616:	6553      	str	r3, [r2, #84]	@ 0x54
 8009618:	e003      	b.n	8009622 <HAL_RCCEx_PeriphCLKConfig+0xf5e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800961a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800961e:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8009622:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009626:	e9d3 2300 	ldrd	r2, r3, [r3]
 800962a:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 800962e:	66bb      	str	r3, [r7, #104]	@ 0x68
 8009630:	2300      	movs	r3, #0
 8009632:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8009634:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8009638:	460b      	mov	r3, r1
 800963a:	4313      	orrs	r3, r2
 800963c:	d034      	beq.n	80096a8 <HAL_RCCEx_PeriphCLKConfig+0xfe4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 800963e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009642:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009644:	2b00      	cmp	r3, #0
 8009646:	d003      	beq.n	8009650 <HAL_RCCEx_PeriphCLKConfig+0xf8c>
 8009648:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800964c:	d007      	beq.n	800965e <HAL_RCCEx_PeriphCLKConfig+0xf9a>
 800964e:	e011      	b.n	8009674 <HAL_RCCEx_PeriphCLKConfig+0xfb0>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009650:	4b12      	ldr	r3, [pc, #72]	@ (800969c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8009652:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009654:	4a11      	ldr	r2, [pc, #68]	@ (800969c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8009656:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800965a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800965c:	e00e      	b.n	800967c <HAL_RCCEx_PeriphCLKConfig+0xfb8>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800965e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009662:	3308      	adds	r3, #8
 8009664:	2102      	movs	r1, #2
 8009666:	4618      	mov	r0, r3
 8009668:	f000 fc8a 	bl	8009f80 <RCCEx_PLL2_Config>
 800966c:	4603      	mov	r3, r0
 800966e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8009672:	e003      	b.n	800967c <HAL_RCCEx_PeriphCLKConfig+0xfb8>

      default:
        ret = HAL_ERROR;
 8009674:	2301      	movs	r3, #1
 8009676:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800967a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800967c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8009680:	2b00      	cmp	r3, #0
 8009682:	d10d      	bne.n	80096a0 <HAL_RCCEx_PeriphCLKConfig+0xfdc>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8009684:	4b05      	ldr	r3, [pc, #20]	@ (800969c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8009686:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009688:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800968c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009690:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009692:	4a02      	ldr	r2, [pc, #8]	@ (800969c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8009694:	430b      	orrs	r3, r1
 8009696:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8009698:	e006      	b.n	80096a8 <HAL_RCCEx_PeriphCLKConfig+0xfe4>
 800969a:	bf00      	nop
 800969c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80096a0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80096a4:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 80096a8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80096ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80096b0:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 80096b4:	663b      	str	r3, [r7, #96]	@ 0x60
 80096b6:	2300      	movs	r3, #0
 80096b8:	667b      	str	r3, [r7, #100]	@ 0x64
 80096ba:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 80096be:	460b      	mov	r3, r1
 80096c0:	4313      	orrs	r3, r2
 80096c2:	d00c      	beq.n	80096de <HAL_RCCEx_PeriphCLKConfig+0x101a>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80096c4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80096c8:	3328      	adds	r3, #40	@ 0x28
 80096ca:	2102      	movs	r1, #2
 80096cc:	4618      	mov	r0, r3
 80096ce:	f000 fd09 	bl	800a0e4 <RCCEx_PLL3_Config>
 80096d2:	4603      	mov	r3, r0
 80096d4:	2b00      	cmp	r3, #0
 80096d6:	d002      	beq.n	80096de <HAL_RCCEx_PeriphCLKConfig+0x101a>
    {
      status = HAL_ERROR;
 80096d8:	2301      	movs	r3, #1
 80096da:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 80096de:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80096e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80096e6:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 80096ea:	65bb      	str	r3, [r7, #88]	@ 0x58
 80096ec:	2300      	movs	r3, #0
 80096ee:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80096f0:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 80096f4:	460b      	mov	r3, r1
 80096f6:	4313      	orrs	r3, r2
 80096f8:	d036      	beq.n	8009768 <HAL_RCCEx_PeriphCLKConfig+0x10a4>
  {

    switch (PeriphClkInit->RngClockSelection)
 80096fa:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80096fe:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8009700:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8009704:	d018      	beq.n	8009738 <HAL_RCCEx_PeriphCLKConfig+0x1074>
 8009706:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800970a:	d811      	bhi.n	8009730 <HAL_RCCEx_PeriphCLKConfig+0x106c>
 800970c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009710:	d014      	beq.n	800973c <HAL_RCCEx_PeriphCLKConfig+0x1078>
 8009712:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009716:	d80b      	bhi.n	8009730 <HAL_RCCEx_PeriphCLKConfig+0x106c>
 8009718:	2b00      	cmp	r3, #0
 800971a:	d011      	beq.n	8009740 <HAL_RCCEx_PeriphCLKConfig+0x107c>
 800971c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009720:	d106      	bne.n	8009730 <HAL_RCCEx_PeriphCLKConfig+0x106c>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009722:	4bb7      	ldr	r3, [pc, #732]	@ (8009a00 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8009724:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009726:	4ab6      	ldr	r2, [pc, #728]	@ (8009a00 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8009728:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800972c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 800972e:	e008      	b.n	8009742 <HAL_RCCEx_PeriphCLKConfig+0x107e>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8009730:	2301      	movs	r3, #1
 8009732:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8009736:	e004      	b.n	8009742 <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 8009738:	bf00      	nop
 800973a:	e002      	b.n	8009742 <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 800973c:	bf00      	nop
 800973e:	e000      	b.n	8009742 <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 8009740:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009742:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8009746:	2b00      	cmp	r3, #0
 8009748:	d10a      	bne.n	8009760 <HAL_RCCEx_PeriphCLKConfig+0x109c>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800974a:	4bad      	ldr	r3, [pc, #692]	@ (8009a00 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800974c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800974e:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8009752:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009756:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8009758:	4aa9      	ldr	r2, [pc, #676]	@ (8009a00 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800975a:	430b      	orrs	r3, r1
 800975c:	6553      	str	r3, [r2, #84]	@ 0x54
 800975e:	e003      	b.n	8009768 <HAL_RCCEx_PeriphCLKConfig+0x10a4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009760:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8009764:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8009768:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800976c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009770:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 8009774:	653b      	str	r3, [r7, #80]	@ 0x50
 8009776:	2300      	movs	r3, #0
 8009778:	657b      	str	r3, [r7, #84]	@ 0x54
 800977a:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 800977e:	460b      	mov	r3, r1
 8009780:	4313      	orrs	r3, r2
 8009782:	d009      	beq.n	8009798 <HAL_RCCEx_PeriphCLKConfig+0x10d4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8009784:	4b9e      	ldr	r3, [pc, #632]	@ (8009a00 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8009786:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009788:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800978c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009790:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009792:	4a9b      	ldr	r2, [pc, #620]	@ (8009a00 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8009794:	430b      	orrs	r3, r1
 8009796:	6513      	str	r3, [r2, #80]	@ 0x50
    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8009798:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800979c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80097a0:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 80097a4:	64bb      	str	r3, [r7, #72]	@ 0x48
 80097a6:	2300      	movs	r3, #0
 80097a8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80097aa:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 80097ae:	460b      	mov	r3, r1
 80097b0:	4313      	orrs	r3, r2
 80097b2:	d009      	beq.n	80097c8 <HAL_RCCEx_PeriphCLKConfig+0x1104>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80097b4:	4b92      	ldr	r3, [pc, #584]	@ (8009a00 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80097b6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80097b8:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 80097bc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80097c0:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80097c2:	4a8f      	ldr	r2, [pc, #572]	@ (8009a00 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80097c4:	430b      	orrs	r3, r1
 80097c6:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 80097c8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80097cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80097d0:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 80097d4:	643b      	str	r3, [r7, #64]	@ 0x40
 80097d6:	2300      	movs	r3, #0
 80097d8:	647b      	str	r3, [r7, #68]	@ 0x44
 80097da:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 80097de:	460b      	mov	r3, r1
 80097e0:	4313      	orrs	r3, r2
 80097e2:	d00e      	beq.n	8009802 <HAL_RCCEx_PeriphCLKConfig+0x113e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80097e4:	4b86      	ldr	r3, [pc, #536]	@ (8009a00 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80097e6:	691b      	ldr	r3, [r3, #16]
 80097e8:	4a85      	ldr	r2, [pc, #532]	@ (8009a00 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80097ea:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80097ee:	6113      	str	r3, [r2, #16]
 80097f0:	4b83      	ldr	r3, [pc, #524]	@ (8009a00 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80097f2:	6919      	ldr	r1, [r3, #16]
 80097f4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80097f8:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80097fc:	4a80      	ldr	r2, [pc, #512]	@ (8009a00 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80097fe:	430b      	orrs	r3, r1
 8009800:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8009802:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009806:	e9d3 2300 	ldrd	r2, r3, [r3]
 800980a:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 800980e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8009810:	2300      	movs	r3, #0
 8009812:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009814:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8009818:	460b      	mov	r3, r1
 800981a:	4313      	orrs	r3, r2
 800981c:	d009      	beq.n	8009832 <HAL_RCCEx_PeriphCLKConfig+0x116e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 800981e:	4b78      	ldr	r3, [pc, #480]	@ (8009a00 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8009820:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009822:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8009826:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800982a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800982c:	4a74      	ldr	r2, [pc, #464]	@ (8009a00 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800982e:	430b      	orrs	r3, r1
 8009830:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8009832:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009836:	e9d3 2300 	ldrd	r2, r3, [r3]
 800983a:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 800983e:	633b      	str	r3, [r7, #48]	@ 0x30
 8009840:	2300      	movs	r3, #0
 8009842:	637b      	str	r3, [r7, #52]	@ 0x34
 8009844:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 8009848:	460b      	mov	r3, r1
 800984a:	4313      	orrs	r3, r2
 800984c:	d00a      	beq.n	8009864 <HAL_RCCEx_PeriphCLKConfig+0x11a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800984e:	4b6c      	ldr	r3, [pc, #432]	@ (8009a00 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8009850:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009852:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 8009856:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800985a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800985e:	4a68      	ldr	r2, [pc, #416]	@ (8009a00 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8009860:	430b      	orrs	r3, r1
 8009862:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 8009864:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009868:	e9d3 2300 	ldrd	r2, r3, [r3]
 800986c:	2100      	movs	r1, #0
 800986e:	62b9      	str	r1, [r7, #40]	@ 0x28
 8009870:	f003 0301 	and.w	r3, r3, #1
 8009874:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009876:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 800987a:	460b      	mov	r3, r1
 800987c:	4313      	orrs	r3, r2
 800987e:	d011      	beq.n	80098a4 <HAL_RCCEx_PeriphCLKConfig+0x11e0>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8009880:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009884:	3308      	adds	r3, #8
 8009886:	2100      	movs	r1, #0
 8009888:	4618      	mov	r0, r3
 800988a:	f000 fb79 	bl	8009f80 <RCCEx_PLL2_Config>
 800988e:	4603      	mov	r3, r0
 8009890:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 8009894:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8009898:	2b00      	cmp	r3, #0
 800989a:	d003      	beq.n	80098a4 <HAL_RCCEx_PeriphCLKConfig+0x11e0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800989c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80098a0:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 80098a4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80098a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80098ac:	2100      	movs	r1, #0
 80098ae:	6239      	str	r1, [r7, #32]
 80098b0:	f003 0302 	and.w	r3, r3, #2
 80098b4:	627b      	str	r3, [r7, #36]	@ 0x24
 80098b6:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 80098ba:	460b      	mov	r3, r1
 80098bc:	4313      	orrs	r3, r2
 80098be:	d011      	beq.n	80098e4 <HAL_RCCEx_PeriphCLKConfig+0x1220>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80098c0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80098c4:	3308      	adds	r3, #8
 80098c6:	2101      	movs	r1, #1
 80098c8:	4618      	mov	r0, r3
 80098ca:	f000 fb59 	bl	8009f80 <RCCEx_PLL2_Config>
 80098ce:	4603      	mov	r3, r0
 80098d0:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 80098d4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80098d8:	2b00      	cmp	r3, #0
 80098da:	d003      	beq.n	80098e4 <HAL_RCCEx_PeriphCLKConfig+0x1220>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80098dc:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80098e0:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 80098e4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80098e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80098ec:	2100      	movs	r1, #0
 80098ee:	61b9      	str	r1, [r7, #24]
 80098f0:	f003 0304 	and.w	r3, r3, #4
 80098f4:	61fb      	str	r3, [r7, #28]
 80098f6:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 80098fa:	460b      	mov	r3, r1
 80098fc:	4313      	orrs	r3, r2
 80098fe:	d011      	beq.n	8009924 <HAL_RCCEx_PeriphCLKConfig+0x1260>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8009900:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009904:	3308      	adds	r3, #8
 8009906:	2102      	movs	r1, #2
 8009908:	4618      	mov	r0, r3
 800990a:	f000 fb39 	bl	8009f80 <RCCEx_PLL2_Config>
 800990e:	4603      	mov	r3, r0
 8009910:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 8009914:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8009918:	2b00      	cmp	r3, #0
 800991a:	d003      	beq.n	8009924 <HAL_RCCEx_PeriphCLKConfig+0x1260>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800991c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8009920:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 8009924:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009928:	e9d3 2300 	ldrd	r2, r3, [r3]
 800992c:	2100      	movs	r1, #0
 800992e:	6139      	str	r1, [r7, #16]
 8009930:	f003 0308 	and.w	r3, r3, #8
 8009934:	617b      	str	r3, [r7, #20]
 8009936:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 800993a:	460b      	mov	r3, r1
 800993c:	4313      	orrs	r3, r2
 800993e:	d011      	beq.n	8009964 <HAL_RCCEx_PeriphCLKConfig+0x12a0>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8009940:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009944:	3328      	adds	r3, #40	@ 0x28
 8009946:	2100      	movs	r1, #0
 8009948:	4618      	mov	r0, r3
 800994a:	f000 fbcb 	bl	800a0e4 <RCCEx_PLL3_Config>
 800994e:	4603      	mov	r3, r0
 8009950:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
  
    if (ret == HAL_OK)
 8009954:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8009958:	2b00      	cmp	r3, #0
 800995a:	d003      	beq.n	8009964 <HAL_RCCEx_PeriphCLKConfig+0x12a0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800995c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8009960:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 8009964:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009968:	e9d3 2300 	ldrd	r2, r3, [r3]
 800996c:	2100      	movs	r1, #0
 800996e:	60b9      	str	r1, [r7, #8]
 8009970:	f003 0310 	and.w	r3, r3, #16
 8009974:	60fb      	str	r3, [r7, #12]
 8009976:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 800997a:	460b      	mov	r3, r1
 800997c:	4313      	orrs	r3, r2
 800997e:	d011      	beq.n	80099a4 <HAL_RCCEx_PeriphCLKConfig+0x12e0>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8009980:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009984:	3328      	adds	r3, #40	@ 0x28
 8009986:	2101      	movs	r1, #1
 8009988:	4618      	mov	r0, r3
 800998a:	f000 fbab 	bl	800a0e4 <RCCEx_PLL3_Config>
 800998e:	4603      	mov	r3, r0
 8009990:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 8009994:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8009998:	2b00      	cmp	r3, #0
 800999a:	d003      	beq.n	80099a4 <HAL_RCCEx_PeriphCLKConfig+0x12e0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800999c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80099a0:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 80099a4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80099a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80099ac:	2100      	movs	r1, #0
 80099ae:	6039      	str	r1, [r7, #0]
 80099b0:	f003 0320 	and.w	r3, r3, #32
 80099b4:	607b      	str	r3, [r7, #4]
 80099b6:	e9d7 1200 	ldrd	r1, r2, [r7]
 80099ba:	460b      	mov	r3, r1
 80099bc:	4313      	orrs	r3, r2
 80099be:	d011      	beq.n	80099e4 <HAL_RCCEx_PeriphCLKConfig+0x1320>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80099c0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80099c4:	3328      	adds	r3, #40	@ 0x28
 80099c6:	2102      	movs	r1, #2
 80099c8:	4618      	mov	r0, r3
 80099ca:	f000 fb8b 	bl	800a0e4 <RCCEx_PLL3_Config>
 80099ce:	4603      	mov	r3, r0
 80099d0:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 80099d4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80099d8:	2b00      	cmp	r3, #0
 80099da:	d003      	beq.n	80099e4 <HAL_RCCEx_PeriphCLKConfig+0x1320>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80099dc:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80099e0:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    } 
  }

  if (status == HAL_OK)
 80099e4:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 80099e8:	2b00      	cmp	r3, #0
 80099ea:	d101      	bne.n	80099f0 <HAL_RCCEx_PeriphCLKConfig+0x132c>
  {
    return HAL_OK;
 80099ec:	2300      	movs	r3, #0
 80099ee:	e000      	b.n	80099f2 <HAL_RCCEx_PeriphCLKConfig+0x132e>
  }
  return HAL_ERROR;
 80099f0:	2301      	movs	r3, #1
}
 80099f2:	4618      	mov	r0, r3
 80099f4:	f507 778c 	add.w	r7, r7, #280	@ 0x118
 80099f8:	46bd      	mov	sp, r7
 80099fa:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80099fe:	bf00      	nop
 8009a00:	58024400 	.word	0x58024400

08009a04 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8009a04:	b580      	push	{r7, lr}
 8009a06:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8009a08:	f7fe fdbe 	bl	8008588 <HAL_RCC_GetHCLKFreq>
 8009a0c:	4602      	mov	r2, r0
 8009a0e:	4b06      	ldr	r3, [pc, #24]	@ (8009a28 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8009a10:	6a1b      	ldr	r3, [r3, #32]
 8009a12:	091b      	lsrs	r3, r3, #4
 8009a14:	f003 0307 	and.w	r3, r3, #7
 8009a18:	4904      	ldr	r1, [pc, #16]	@ (8009a2c <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 8009a1a:	5ccb      	ldrb	r3, [r1, r3]
 8009a1c:	f003 031f 	and.w	r3, r3, #31
 8009a20:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8009a24:	4618      	mov	r0, r3
 8009a26:	bd80      	pop	{r7, pc}
 8009a28:	58024400 	.word	0x58024400
 8009a2c:	080142bc 	.word	0x080142bc

08009a30 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 8009a30:	b480      	push	{r7}
 8009a32:	b089      	sub	sp, #36	@ 0x24
 8009a34:	af00      	add	r7, sp, #0
 8009a36:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8009a38:	4ba1      	ldr	r3, [pc, #644]	@ (8009cc0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009a3a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009a3c:	f003 0303 	and.w	r3, r3, #3
 8009a40:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 8009a42:	4b9f      	ldr	r3, [pc, #636]	@ (8009cc0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009a44:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009a46:	0b1b      	lsrs	r3, r3, #12
 8009a48:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8009a4c:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8009a4e:	4b9c      	ldr	r3, [pc, #624]	@ (8009cc0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009a50:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009a52:	091b      	lsrs	r3, r3, #4
 8009a54:	f003 0301 	and.w	r3, r3, #1
 8009a58:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 8009a5a:	4b99      	ldr	r3, [pc, #612]	@ (8009cc0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009a5c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009a5e:	08db      	lsrs	r3, r3, #3
 8009a60:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8009a64:	693a      	ldr	r2, [r7, #16]
 8009a66:	fb02 f303 	mul.w	r3, r2, r3
 8009a6a:	ee07 3a90 	vmov	s15, r3
 8009a6e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009a72:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 8009a76:	697b      	ldr	r3, [r7, #20]
 8009a78:	2b00      	cmp	r3, #0
 8009a7a:	f000 8111 	beq.w	8009ca0 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 8009a7e:	69bb      	ldr	r3, [r7, #24]
 8009a80:	2b02      	cmp	r3, #2
 8009a82:	f000 8083 	beq.w	8009b8c <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 8009a86:	69bb      	ldr	r3, [r7, #24]
 8009a88:	2b02      	cmp	r3, #2
 8009a8a:	f200 80a1 	bhi.w	8009bd0 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 8009a8e:	69bb      	ldr	r3, [r7, #24]
 8009a90:	2b00      	cmp	r3, #0
 8009a92:	d003      	beq.n	8009a9c <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 8009a94:	69bb      	ldr	r3, [r7, #24]
 8009a96:	2b01      	cmp	r3, #1
 8009a98:	d056      	beq.n	8009b48 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 8009a9a:	e099      	b.n	8009bd0 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8009a9c:	4b88      	ldr	r3, [pc, #544]	@ (8009cc0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009a9e:	681b      	ldr	r3, [r3, #0]
 8009aa0:	f003 0320 	and.w	r3, r3, #32
 8009aa4:	2b00      	cmp	r3, #0
 8009aa6:	d02d      	beq.n	8009b04 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8009aa8:	4b85      	ldr	r3, [pc, #532]	@ (8009cc0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009aaa:	681b      	ldr	r3, [r3, #0]
 8009aac:	08db      	lsrs	r3, r3, #3
 8009aae:	f003 0303 	and.w	r3, r3, #3
 8009ab2:	4a84      	ldr	r2, [pc, #528]	@ (8009cc4 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 8009ab4:	fa22 f303 	lsr.w	r3, r2, r3
 8009ab8:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8009aba:	68bb      	ldr	r3, [r7, #8]
 8009abc:	ee07 3a90 	vmov	s15, r3
 8009ac0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009ac4:	697b      	ldr	r3, [r7, #20]
 8009ac6:	ee07 3a90 	vmov	s15, r3
 8009aca:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009ace:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009ad2:	4b7b      	ldr	r3, [pc, #492]	@ (8009cc0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009ad4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009ad6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009ada:	ee07 3a90 	vmov	s15, r3
 8009ade:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009ae2:	ed97 6a03 	vldr	s12, [r7, #12]
 8009ae6:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8009cc8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8009aea:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009aee:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009af2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009af6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009afa:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009afe:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8009b02:	e087      	b.n	8009c14 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8009b04:	697b      	ldr	r3, [r7, #20]
 8009b06:	ee07 3a90 	vmov	s15, r3
 8009b0a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009b0e:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8009ccc <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 8009b12:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009b16:	4b6a      	ldr	r3, [pc, #424]	@ (8009cc0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009b18:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009b1a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009b1e:	ee07 3a90 	vmov	s15, r3
 8009b22:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009b26:	ed97 6a03 	vldr	s12, [r7, #12]
 8009b2a:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8009cc8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8009b2e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009b32:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009b36:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009b3a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009b3e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009b42:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8009b46:	e065      	b.n	8009c14 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8009b48:	697b      	ldr	r3, [r7, #20]
 8009b4a:	ee07 3a90 	vmov	s15, r3
 8009b4e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009b52:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8009cd0 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8009b56:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009b5a:	4b59      	ldr	r3, [pc, #356]	@ (8009cc0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009b5c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009b5e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009b62:	ee07 3a90 	vmov	s15, r3
 8009b66:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009b6a:	ed97 6a03 	vldr	s12, [r7, #12]
 8009b6e:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8009cc8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8009b72:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009b76:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009b7a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009b7e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009b82:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009b86:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8009b8a:	e043      	b.n	8009c14 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8009b8c:	697b      	ldr	r3, [r7, #20]
 8009b8e:	ee07 3a90 	vmov	s15, r3
 8009b92:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009b96:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8009cd4 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 8009b9a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009b9e:	4b48      	ldr	r3, [pc, #288]	@ (8009cc0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009ba0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009ba2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009ba6:	ee07 3a90 	vmov	s15, r3
 8009baa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009bae:	ed97 6a03 	vldr	s12, [r7, #12]
 8009bb2:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8009cc8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8009bb6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009bba:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009bbe:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009bc2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009bc6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009bca:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8009bce:	e021      	b.n	8009c14 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8009bd0:	697b      	ldr	r3, [r7, #20]
 8009bd2:	ee07 3a90 	vmov	s15, r3
 8009bd6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009bda:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8009cd0 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8009bde:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009be2:	4b37      	ldr	r3, [pc, #220]	@ (8009cc0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009be4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009be6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009bea:	ee07 3a90 	vmov	s15, r3
 8009bee:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009bf2:	ed97 6a03 	vldr	s12, [r7, #12]
 8009bf6:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8009cc8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8009bfa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009bfe:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009c02:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009c06:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009c0a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009c0e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8009c12:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 8009c14:	4b2a      	ldr	r3, [pc, #168]	@ (8009cc0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009c16:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009c18:	0a5b      	lsrs	r3, r3, #9
 8009c1a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009c1e:	ee07 3a90 	vmov	s15, r3
 8009c22:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009c26:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8009c2a:	ee37 7a87 	vadd.f32	s14, s15, s14
 8009c2e:	edd7 6a07 	vldr	s13, [r7, #28]
 8009c32:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009c36:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8009c3a:	ee17 2a90 	vmov	r2, s15
 8009c3e:	687b      	ldr	r3, [r7, #4]
 8009c40:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 8009c42:	4b1f      	ldr	r3, [pc, #124]	@ (8009cc0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009c44:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009c46:	0c1b      	lsrs	r3, r3, #16
 8009c48:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009c4c:	ee07 3a90 	vmov	s15, r3
 8009c50:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009c54:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8009c58:	ee37 7a87 	vadd.f32	s14, s15, s14
 8009c5c:	edd7 6a07 	vldr	s13, [r7, #28]
 8009c60:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009c64:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8009c68:	ee17 2a90 	vmov	r2, s15
 8009c6c:	687b      	ldr	r3, [r7, #4]
 8009c6e:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 8009c70:	4b13      	ldr	r3, [pc, #76]	@ (8009cc0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009c72:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009c74:	0e1b      	lsrs	r3, r3, #24
 8009c76:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009c7a:	ee07 3a90 	vmov	s15, r3
 8009c7e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009c82:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8009c86:	ee37 7a87 	vadd.f32	s14, s15, s14
 8009c8a:	edd7 6a07 	vldr	s13, [r7, #28]
 8009c8e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009c92:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8009c96:	ee17 2a90 	vmov	r2, s15
 8009c9a:	687b      	ldr	r3, [r7, #4]
 8009c9c:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8009c9e:	e008      	b.n	8009cb2 <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8009ca0:	687b      	ldr	r3, [r7, #4]
 8009ca2:	2200      	movs	r2, #0
 8009ca4:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8009ca6:	687b      	ldr	r3, [r7, #4]
 8009ca8:	2200      	movs	r2, #0
 8009caa:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8009cac:	687b      	ldr	r3, [r7, #4]
 8009cae:	2200      	movs	r2, #0
 8009cb0:	609a      	str	r2, [r3, #8]
}
 8009cb2:	bf00      	nop
 8009cb4:	3724      	adds	r7, #36	@ 0x24
 8009cb6:	46bd      	mov	sp, r7
 8009cb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cbc:	4770      	bx	lr
 8009cbe:	bf00      	nop
 8009cc0:	58024400 	.word	0x58024400
 8009cc4:	03d09000 	.word	0x03d09000
 8009cc8:	46000000 	.word	0x46000000
 8009ccc:	4c742400 	.word	0x4c742400
 8009cd0:	4a742400 	.word	0x4a742400
 8009cd4:	4bb71b00 	.word	0x4bb71b00

08009cd8 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 8009cd8:	b480      	push	{r7}
 8009cda:	b089      	sub	sp, #36	@ 0x24
 8009cdc:	af00      	add	r7, sp, #0
 8009cde:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8009ce0:	4ba1      	ldr	r3, [pc, #644]	@ (8009f68 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009ce2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009ce4:	f003 0303 	and.w	r3, r3, #3
 8009ce8:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 8009cea:	4b9f      	ldr	r3, [pc, #636]	@ (8009f68 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009cec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009cee:	0d1b      	lsrs	r3, r3, #20
 8009cf0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8009cf4:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8009cf6:	4b9c      	ldr	r3, [pc, #624]	@ (8009f68 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009cf8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009cfa:	0a1b      	lsrs	r3, r3, #8
 8009cfc:	f003 0301 	and.w	r3, r3, #1
 8009d00:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 8009d02:	4b99      	ldr	r3, [pc, #612]	@ (8009f68 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009d04:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009d06:	08db      	lsrs	r3, r3, #3
 8009d08:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8009d0c:	693a      	ldr	r2, [r7, #16]
 8009d0e:	fb02 f303 	mul.w	r3, r2, r3
 8009d12:	ee07 3a90 	vmov	s15, r3
 8009d16:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009d1a:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 8009d1e:	697b      	ldr	r3, [r7, #20]
 8009d20:	2b00      	cmp	r3, #0
 8009d22:	f000 8111 	beq.w	8009f48 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 8009d26:	69bb      	ldr	r3, [r7, #24]
 8009d28:	2b02      	cmp	r3, #2
 8009d2a:	f000 8083 	beq.w	8009e34 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 8009d2e:	69bb      	ldr	r3, [r7, #24]
 8009d30:	2b02      	cmp	r3, #2
 8009d32:	f200 80a1 	bhi.w	8009e78 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 8009d36:	69bb      	ldr	r3, [r7, #24]
 8009d38:	2b00      	cmp	r3, #0
 8009d3a:	d003      	beq.n	8009d44 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 8009d3c:	69bb      	ldr	r3, [r7, #24]
 8009d3e:	2b01      	cmp	r3, #1
 8009d40:	d056      	beq.n	8009df0 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 8009d42:	e099      	b.n	8009e78 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8009d44:	4b88      	ldr	r3, [pc, #544]	@ (8009f68 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009d46:	681b      	ldr	r3, [r3, #0]
 8009d48:	f003 0320 	and.w	r3, r3, #32
 8009d4c:	2b00      	cmp	r3, #0
 8009d4e:	d02d      	beq.n	8009dac <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8009d50:	4b85      	ldr	r3, [pc, #532]	@ (8009f68 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009d52:	681b      	ldr	r3, [r3, #0]
 8009d54:	08db      	lsrs	r3, r3, #3
 8009d56:	f003 0303 	and.w	r3, r3, #3
 8009d5a:	4a84      	ldr	r2, [pc, #528]	@ (8009f6c <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8009d5c:	fa22 f303 	lsr.w	r3, r2, r3
 8009d60:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8009d62:	68bb      	ldr	r3, [r7, #8]
 8009d64:	ee07 3a90 	vmov	s15, r3
 8009d68:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009d6c:	697b      	ldr	r3, [r7, #20]
 8009d6e:	ee07 3a90 	vmov	s15, r3
 8009d72:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009d76:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009d7a:	4b7b      	ldr	r3, [pc, #492]	@ (8009f68 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009d7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009d7e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009d82:	ee07 3a90 	vmov	s15, r3
 8009d86:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009d8a:	ed97 6a03 	vldr	s12, [r7, #12]
 8009d8e:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8009f70 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8009d92:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009d96:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009d9a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009d9e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009da2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009da6:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8009daa:	e087      	b.n	8009ebc <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8009dac:	697b      	ldr	r3, [r7, #20]
 8009dae:	ee07 3a90 	vmov	s15, r3
 8009db2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009db6:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8009f74 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 8009dba:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009dbe:	4b6a      	ldr	r3, [pc, #424]	@ (8009f68 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009dc0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009dc2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009dc6:	ee07 3a90 	vmov	s15, r3
 8009dca:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009dce:	ed97 6a03 	vldr	s12, [r7, #12]
 8009dd2:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8009f70 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8009dd6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009dda:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009dde:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009de2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009de6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009dea:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8009dee:	e065      	b.n	8009ebc <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8009df0:	697b      	ldr	r3, [r7, #20]
 8009df2:	ee07 3a90 	vmov	s15, r3
 8009df6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009dfa:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8009f78 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8009dfe:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009e02:	4b59      	ldr	r3, [pc, #356]	@ (8009f68 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009e04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009e06:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009e0a:	ee07 3a90 	vmov	s15, r3
 8009e0e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009e12:	ed97 6a03 	vldr	s12, [r7, #12]
 8009e16:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8009f70 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8009e1a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009e1e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009e22:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009e26:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009e2a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009e2e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8009e32:	e043      	b.n	8009ebc <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8009e34:	697b      	ldr	r3, [r7, #20]
 8009e36:	ee07 3a90 	vmov	s15, r3
 8009e3a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009e3e:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8009f7c <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 8009e42:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009e46:	4b48      	ldr	r3, [pc, #288]	@ (8009f68 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009e48:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009e4a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009e4e:	ee07 3a90 	vmov	s15, r3
 8009e52:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009e56:	ed97 6a03 	vldr	s12, [r7, #12]
 8009e5a:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8009f70 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8009e5e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009e62:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009e66:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009e6a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009e6e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009e72:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8009e76:	e021      	b.n	8009ebc <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8009e78:	697b      	ldr	r3, [r7, #20]
 8009e7a:	ee07 3a90 	vmov	s15, r3
 8009e7e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009e82:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8009f78 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8009e86:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009e8a:	4b37      	ldr	r3, [pc, #220]	@ (8009f68 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009e8c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009e8e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009e92:	ee07 3a90 	vmov	s15, r3
 8009e96:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009e9a:	ed97 6a03 	vldr	s12, [r7, #12]
 8009e9e:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8009f70 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8009ea2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009ea6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009eaa:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009eae:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009eb2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009eb6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8009eba:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 8009ebc:	4b2a      	ldr	r3, [pc, #168]	@ (8009f68 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009ebe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009ec0:	0a5b      	lsrs	r3, r3, #9
 8009ec2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009ec6:	ee07 3a90 	vmov	s15, r3
 8009eca:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009ece:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8009ed2:	ee37 7a87 	vadd.f32	s14, s15, s14
 8009ed6:	edd7 6a07 	vldr	s13, [r7, #28]
 8009eda:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009ede:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8009ee2:	ee17 2a90 	vmov	r2, s15
 8009ee6:	687b      	ldr	r3, [r7, #4]
 8009ee8:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 8009eea:	4b1f      	ldr	r3, [pc, #124]	@ (8009f68 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009eec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009eee:	0c1b      	lsrs	r3, r3, #16
 8009ef0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009ef4:	ee07 3a90 	vmov	s15, r3
 8009ef8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009efc:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8009f00:	ee37 7a87 	vadd.f32	s14, s15, s14
 8009f04:	edd7 6a07 	vldr	s13, [r7, #28]
 8009f08:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009f0c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8009f10:	ee17 2a90 	vmov	r2, s15
 8009f14:	687b      	ldr	r3, [r7, #4]
 8009f16:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 8009f18:	4b13      	ldr	r3, [pc, #76]	@ (8009f68 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009f1a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009f1c:	0e1b      	lsrs	r3, r3, #24
 8009f1e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009f22:	ee07 3a90 	vmov	s15, r3
 8009f26:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009f2a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8009f2e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8009f32:	edd7 6a07 	vldr	s13, [r7, #28]
 8009f36:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009f3a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8009f3e:	ee17 2a90 	vmov	r2, s15
 8009f42:	687b      	ldr	r3, [r7, #4]
 8009f44:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8009f46:	e008      	b.n	8009f5a <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8009f48:	687b      	ldr	r3, [r7, #4]
 8009f4a:	2200      	movs	r2, #0
 8009f4c:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8009f4e:	687b      	ldr	r3, [r7, #4]
 8009f50:	2200      	movs	r2, #0
 8009f52:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8009f54:	687b      	ldr	r3, [r7, #4]
 8009f56:	2200      	movs	r2, #0
 8009f58:	609a      	str	r2, [r3, #8]
}
 8009f5a:	bf00      	nop
 8009f5c:	3724      	adds	r7, #36	@ 0x24
 8009f5e:	46bd      	mov	sp, r7
 8009f60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f64:	4770      	bx	lr
 8009f66:	bf00      	nop
 8009f68:	58024400 	.word	0x58024400
 8009f6c:	03d09000 	.word	0x03d09000
 8009f70:	46000000 	.word	0x46000000
 8009f74:	4c742400 	.word	0x4c742400
 8009f78:	4a742400 	.word	0x4a742400
 8009f7c:	4bb71b00 	.word	0x4bb71b00

08009f80 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8009f80:	b580      	push	{r7, lr}
 8009f82:	b084      	sub	sp, #16
 8009f84:	af00      	add	r7, sp, #0
 8009f86:	6078      	str	r0, [r7, #4]
 8009f88:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8009f8a:	2300      	movs	r3, #0
 8009f8c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8009f8e:	4b53      	ldr	r3, [pc, #332]	@ (800a0dc <RCCEx_PLL2_Config+0x15c>)
 8009f90:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009f92:	f003 0303 	and.w	r3, r3, #3
 8009f96:	2b03      	cmp	r3, #3
 8009f98:	d101      	bne.n	8009f9e <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 8009f9a:	2301      	movs	r3, #1
 8009f9c:	e099      	b.n	800a0d2 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8009f9e:	4b4f      	ldr	r3, [pc, #316]	@ (800a0dc <RCCEx_PLL2_Config+0x15c>)
 8009fa0:	681b      	ldr	r3, [r3, #0]
 8009fa2:	4a4e      	ldr	r2, [pc, #312]	@ (800a0dc <RCCEx_PLL2_Config+0x15c>)
 8009fa4:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8009fa8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8009faa:	f7f9 fc91 	bl	80038d0 <HAL_GetTick>
 8009fae:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8009fb0:	e008      	b.n	8009fc4 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8009fb2:	f7f9 fc8d 	bl	80038d0 <HAL_GetTick>
 8009fb6:	4602      	mov	r2, r0
 8009fb8:	68bb      	ldr	r3, [r7, #8]
 8009fba:	1ad3      	subs	r3, r2, r3
 8009fbc:	2b02      	cmp	r3, #2
 8009fbe:	d901      	bls.n	8009fc4 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8009fc0:	2303      	movs	r3, #3
 8009fc2:	e086      	b.n	800a0d2 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8009fc4:	4b45      	ldr	r3, [pc, #276]	@ (800a0dc <RCCEx_PLL2_Config+0x15c>)
 8009fc6:	681b      	ldr	r3, [r3, #0]
 8009fc8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8009fcc:	2b00      	cmp	r3, #0
 8009fce:	d1f0      	bne.n	8009fb2 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8009fd0:	4b42      	ldr	r3, [pc, #264]	@ (800a0dc <RCCEx_PLL2_Config+0x15c>)
 8009fd2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009fd4:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8009fd8:	687b      	ldr	r3, [r7, #4]
 8009fda:	681b      	ldr	r3, [r3, #0]
 8009fdc:	031b      	lsls	r3, r3, #12
 8009fde:	493f      	ldr	r1, [pc, #252]	@ (800a0dc <RCCEx_PLL2_Config+0x15c>)
 8009fe0:	4313      	orrs	r3, r2
 8009fe2:	628b      	str	r3, [r1, #40]	@ 0x28
 8009fe4:	687b      	ldr	r3, [r7, #4]
 8009fe6:	685b      	ldr	r3, [r3, #4]
 8009fe8:	3b01      	subs	r3, #1
 8009fea:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8009fee:	687b      	ldr	r3, [r7, #4]
 8009ff0:	689b      	ldr	r3, [r3, #8]
 8009ff2:	3b01      	subs	r3, #1
 8009ff4:	025b      	lsls	r3, r3, #9
 8009ff6:	b29b      	uxth	r3, r3
 8009ff8:	431a      	orrs	r2, r3
 8009ffa:	687b      	ldr	r3, [r7, #4]
 8009ffc:	68db      	ldr	r3, [r3, #12]
 8009ffe:	3b01      	subs	r3, #1
 800a000:	041b      	lsls	r3, r3, #16
 800a002:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800a006:	431a      	orrs	r2, r3
 800a008:	687b      	ldr	r3, [r7, #4]
 800a00a:	691b      	ldr	r3, [r3, #16]
 800a00c:	3b01      	subs	r3, #1
 800a00e:	061b      	lsls	r3, r3, #24
 800a010:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800a014:	4931      	ldr	r1, [pc, #196]	@ (800a0dc <RCCEx_PLL2_Config+0x15c>)
 800a016:	4313      	orrs	r3, r2
 800a018:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 800a01a:	4b30      	ldr	r3, [pc, #192]	@ (800a0dc <RCCEx_PLL2_Config+0x15c>)
 800a01c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a01e:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800a022:	687b      	ldr	r3, [r7, #4]
 800a024:	695b      	ldr	r3, [r3, #20]
 800a026:	492d      	ldr	r1, [pc, #180]	@ (800a0dc <RCCEx_PLL2_Config+0x15c>)
 800a028:	4313      	orrs	r3, r2
 800a02a:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 800a02c:	4b2b      	ldr	r3, [pc, #172]	@ (800a0dc <RCCEx_PLL2_Config+0x15c>)
 800a02e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a030:	f023 0220 	bic.w	r2, r3, #32
 800a034:	687b      	ldr	r3, [r7, #4]
 800a036:	699b      	ldr	r3, [r3, #24]
 800a038:	4928      	ldr	r1, [pc, #160]	@ (800a0dc <RCCEx_PLL2_Config+0x15c>)
 800a03a:	4313      	orrs	r3, r2
 800a03c:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 800a03e:	4b27      	ldr	r3, [pc, #156]	@ (800a0dc <RCCEx_PLL2_Config+0x15c>)
 800a040:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a042:	4a26      	ldr	r2, [pc, #152]	@ (800a0dc <RCCEx_PLL2_Config+0x15c>)
 800a044:	f023 0310 	bic.w	r3, r3, #16
 800a048:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 800a04a:	4b24      	ldr	r3, [pc, #144]	@ (800a0dc <RCCEx_PLL2_Config+0x15c>)
 800a04c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800a04e:	4b24      	ldr	r3, [pc, #144]	@ (800a0e0 <RCCEx_PLL2_Config+0x160>)
 800a050:	4013      	ands	r3, r2
 800a052:	687a      	ldr	r2, [r7, #4]
 800a054:	69d2      	ldr	r2, [r2, #28]
 800a056:	00d2      	lsls	r2, r2, #3
 800a058:	4920      	ldr	r1, [pc, #128]	@ (800a0dc <RCCEx_PLL2_Config+0x15c>)
 800a05a:	4313      	orrs	r3, r2
 800a05c:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 800a05e:	4b1f      	ldr	r3, [pc, #124]	@ (800a0dc <RCCEx_PLL2_Config+0x15c>)
 800a060:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a062:	4a1e      	ldr	r2, [pc, #120]	@ (800a0dc <RCCEx_PLL2_Config+0x15c>)
 800a064:	f043 0310 	orr.w	r3, r3, #16
 800a068:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800a06a:	683b      	ldr	r3, [r7, #0]
 800a06c:	2b00      	cmp	r3, #0
 800a06e:	d106      	bne.n	800a07e <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 800a070:	4b1a      	ldr	r3, [pc, #104]	@ (800a0dc <RCCEx_PLL2_Config+0x15c>)
 800a072:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a074:	4a19      	ldr	r2, [pc, #100]	@ (800a0dc <RCCEx_PLL2_Config+0x15c>)
 800a076:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800a07a:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800a07c:	e00f      	b.n	800a09e <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800a07e:	683b      	ldr	r3, [r7, #0]
 800a080:	2b01      	cmp	r3, #1
 800a082:	d106      	bne.n	800a092 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 800a084:	4b15      	ldr	r3, [pc, #84]	@ (800a0dc <RCCEx_PLL2_Config+0x15c>)
 800a086:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a088:	4a14      	ldr	r2, [pc, #80]	@ (800a0dc <RCCEx_PLL2_Config+0x15c>)
 800a08a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800a08e:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800a090:	e005      	b.n	800a09e <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 800a092:	4b12      	ldr	r3, [pc, #72]	@ (800a0dc <RCCEx_PLL2_Config+0x15c>)
 800a094:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a096:	4a11      	ldr	r2, [pc, #68]	@ (800a0dc <RCCEx_PLL2_Config+0x15c>)
 800a098:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800a09c:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 800a09e:	4b0f      	ldr	r3, [pc, #60]	@ (800a0dc <RCCEx_PLL2_Config+0x15c>)
 800a0a0:	681b      	ldr	r3, [r3, #0]
 800a0a2:	4a0e      	ldr	r2, [pc, #56]	@ (800a0dc <RCCEx_PLL2_Config+0x15c>)
 800a0a4:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800a0a8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800a0aa:	f7f9 fc11 	bl	80038d0 <HAL_GetTick>
 800a0ae:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800a0b0:	e008      	b.n	800a0c4 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800a0b2:	f7f9 fc0d 	bl	80038d0 <HAL_GetTick>
 800a0b6:	4602      	mov	r2, r0
 800a0b8:	68bb      	ldr	r3, [r7, #8]
 800a0ba:	1ad3      	subs	r3, r2, r3
 800a0bc:	2b02      	cmp	r3, #2
 800a0be:	d901      	bls.n	800a0c4 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 800a0c0:	2303      	movs	r3, #3
 800a0c2:	e006      	b.n	800a0d2 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800a0c4:	4b05      	ldr	r3, [pc, #20]	@ (800a0dc <RCCEx_PLL2_Config+0x15c>)
 800a0c6:	681b      	ldr	r3, [r3, #0]
 800a0c8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800a0cc:	2b00      	cmp	r3, #0
 800a0ce:	d0f0      	beq.n	800a0b2 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 800a0d0:	7bfb      	ldrb	r3, [r7, #15]
}
 800a0d2:	4618      	mov	r0, r3
 800a0d4:	3710      	adds	r7, #16
 800a0d6:	46bd      	mov	sp, r7
 800a0d8:	bd80      	pop	{r7, pc}
 800a0da:	bf00      	nop
 800a0dc:	58024400 	.word	0x58024400
 800a0e0:	ffff0007 	.word	0xffff0007

0800a0e4 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 800a0e4:	b580      	push	{r7, lr}
 800a0e6:	b084      	sub	sp, #16
 800a0e8:	af00      	add	r7, sp, #0
 800a0ea:	6078      	str	r0, [r7, #4]
 800a0ec:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800a0ee:	2300      	movs	r3, #0
 800a0f0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800a0f2:	4b53      	ldr	r3, [pc, #332]	@ (800a240 <RCCEx_PLL3_Config+0x15c>)
 800a0f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a0f6:	f003 0303 	and.w	r3, r3, #3
 800a0fa:	2b03      	cmp	r3, #3
 800a0fc:	d101      	bne.n	800a102 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 800a0fe:	2301      	movs	r3, #1
 800a100:	e099      	b.n	800a236 <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 800a102:	4b4f      	ldr	r3, [pc, #316]	@ (800a240 <RCCEx_PLL3_Config+0x15c>)
 800a104:	681b      	ldr	r3, [r3, #0]
 800a106:	4a4e      	ldr	r2, [pc, #312]	@ (800a240 <RCCEx_PLL3_Config+0x15c>)
 800a108:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800a10c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800a10e:	f7f9 fbdf 	bl	80038d0 <HAL_GetTick>
 800a112:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800a114:	e008      	b.n	800a128 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800a116:	f7f9 fbdb 	bl	80038d0 <HAL_GetTick>
 800a11a:	4602      	mov	r2, r0
 800a11c:	68bb      	ldr	r3, [r7, #8]
 800a11e:	1ad3      	subs	r3, r2, r3
 800a120:	2b02      	cmp	r3, #2
 800a122:	d901      	bls.n	800a128 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 800a124:	2303      	movs	r3, #3
 800a126:	e086      	b.n	800a236 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800a128:	4b45      	ldr	r3, [pc, #276]	@ (800a240 <RCCEx_PLL3_Config+0x15c>)
 800a12a:	681b      	ldr	r3, [r3, #0]
 800a12c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800a130:	2b00      	cmp	r3, #0
 800a132:	d1f0      	bne.n	800a116 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 800a134:	4b42      	ldr	r3, [pc, #264]	@ (800a240 <RCCEx_PLL3_Config+0x15c>)
 800a136:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a138:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 800a13c:	687b      	ldr	r3, [r7, #4]
 800a13e:	681b      	ldr	r3, [r3, #0]
 800a140:	051b      	lsls	r3, r3, #20
 800a142:	493f      	ldr	r1, [pc, #252]	@ (800a240 <RCCEx_PLL3_Config+0x15c>)
 800a144:	4313      	orrs	r3, r2
 800a146:	628b      	str	r3, [r1, #40]	@ 0x28
 800a148:	687b      	ldr	r3, [r7, #4]
 800a14a:	685b      	ldr	r3, [r3, #4]
 800a14c:	3b01      	subs	r3, #1
 800a14e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800a152:	687b      	ldr	r3, [r7, #4]
 800a154:	689b      	ldr	r3, [r3, #8]
 800a156:	3b01      	subs	r3, #1
 800a158:	025b      	lsls	r3, r3, #9
 800a15a:	b29b      	uxth	r3, r3
 800a15c:	431a      	orrs	r2, r3
 800a15e:	687b      	ldr	r3, [r7, #4]
 800a160:	68db      	ldr	r3, [r3, #12]
 800a162:	3b01      	subs	r3, #1
 800a164:	041b      	lsls	r3, r3, #16
 800a166:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800a16a:	431a      	orrs	r2, r3
 800a16c:	687b      	ldr	r3, [r7, #4]
 800a16e:	691b      	ldr	r3, [r3, #16]
 800a170:	3b01      	subs	r3, #1
 800a172:	061b      	lsls	r3, r3, #24
 800a174:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800a178:	4931      	ldr	r1, [pc, #196]	@ (800a240 <RCCEx_PLL3_Config+0x15c>)
 800a17a:	4313      	orrs	r3, r2
 800a17c:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 800a17e:	4b30      	ldr	r3, [pc, #192]	@ (800a240 <RCCEx_PLL3_Config+0x15c>)
 800a180:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a182:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800a186:	687b      	ldr	r3, [r7, #4]
 800a188:	695b      	ldr	r3, [r3, #20]
 800a18a:	492d      	ldr	r1, [pc, #180]	@ (800a240 <RCCEx_PLL3_Config+0x15c>)
 800a18c:	4313      	orrs	r3, r2
 800a18e:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 800a190:	4b2b      	ldr	r3, [pc, #172]	@ (800a240 <RCCEx_PLL3_Config+0x15c>)
 800a192:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a194:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 800a198:	687b      	ldr	r3, [r7, #4]
 800a19a:	699b      	ldr	r3, [r3, #24]
 800a19c:	4928      	ldr	r1, [pc, #160]	@ (800a240 <RCCEx_PLL3_Config+0x15c>)
 800a19e:	4313      	orrs	r3, r2
 800a1a0:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 800a1a2:	4b27      	ldr	r3, [pc, #156]	@ (800a240 <RCCEx_PLL3_Config+0x15c>)
 800a1a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a1a6:	4a26      	ldr	r2, [pc, #152]	@ (800a240 <RCCEx_PLL3_Config+0x15c>)
 800a1a8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800a1ac:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 800a1ae:	4b24      	ldr	r3, [pc, #144]	@ (800a240 <RCCEx_PLL3_Config+0x15c>)
 800a1b0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800a1b2:	4b24      	ldr	r3, [pc, #144]	@ (800a244 <RCCEx_PLL3_Config+0x160>)
 800a1b4:	4013      	ands	r3, r2
 800a1b6:	687a      	ldr	r2, [r7, #4]
 800a1b8:	69d2      	ldr	r2, [r2, #28]
 800a1ba:	00d2      	lsls	r2, r2, #3
 800a1bc:	4920      	ldr	r1, [pc, #128]	@ (800a240 <RCCEx_PLL3_Config+0x15c>)
 800a1be:	4313      	orrs	r3, r2
 800a1c0:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 800a1c2:	4b1f      	ldr	r3, [pc, #124]	@ (800a240 <RCCEx_PLL3_Config+0x15c>)
 800a1c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a1c6:	4a1e      	ldr	r2, [pc, #120]	@ (800a240 <RCCEx_PLL3_Config+0x15c>)
 800a1c8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800a1cc:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800a1ce:	683b      	ldr	r3, [r7, #0]
 800a1d0:	2b00      	cmp	r3, #0
 800a1d2:	d106      	bne.n	800a1e2 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 800a1d4:	4b1a      	ldr	r3, [pc, #104]	@ (800a240 <RCCEx_PLL3_Config+0x15c>)
 800a1d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a1d8:	4a19      	ldr	r2, [pc, #100]	@ (800a240 <RCCEx_PLL3_Config+0x15c>)
 800a1da:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800a1de:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800a1e0:	e00f      	b.n	800a202 <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800a1e2:	683b      	ldr	r3, [r7, #0]
 800a1e4:	2b01      	cmp	r3, #1
 800a1e6:	d106      	bne.n	800a1f6 <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 800a1e8:	4b15      	ldr	r3, [pc, #84]	@ (800a240 <RCCEx_PLL3_Config+0x15c>)
 800a1ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a1ec:	4a14      	ldr	r2, [pc, #80]	@ (800a240 <RCCEx_PLL3_Config+0x15c>)
 800a1ee:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800a1f2:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800a1f4:	e005      	b.n	800a202 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 800a1f6:	4b12      	ldr	r3, [pc, #72]	@ (800a240 <RCCEx_PLL3_Config+0x15c>)
 800a1f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a1fa:	4a11      	ldr	r2, [pc, #68]	@ (800a240 <RCCEx_PLL3_Config+0x15c>)
 800a1fc:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800a200:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 800a202:	4b0f      	ldr	r3, [pc, #60]	@ (800a240 <RCCEx_PLL3_Config+0x15c>)
 800a204:	681b      	ldr	r3, [r3, #0]
 800a206:	4a0e      	ldr	r2, [pc, #56]	@ (800a240 <RCCEx_PLL3_Config+0x15c>)
 800a208:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800a20c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800a20e:	f7f9 fb5f 	bl	80038d0 <HAL_GetTick>
 800a212:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800a214:	e008      	b.n	800a228 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800a216:	f7f9 fb5b 	bl	80038d0 <HAL_GetTick>
 800a21a:	4602      	mov	r2, r0
 800a21c:	68bb      	ldr	r3, [r7, #8]
 800a21e:	1ad3      	subs	r3, r2, r3
 800a220:	2b02      	cmp	r3, #2
 800a222:	d901      	bls.n	800a228 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 800a224:	2303      	movs	r3, #3
 800a226:	e006      	b.n	800a236 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800a228:	4b05      	ldr	r3, [pc, #20]	@ (800a240 <RCCEx_PLL3_Config+0x15c>)
 800a22a:	681b      	ldr	r3, [r3, #0]
 800a22c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800a230:	2b00      	cmp	r3, #0
 800a232:	d0f0      	beq.n	800a216 <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 800a234:	7bfb      	ldrb	r3, [r7, #15]
}
 800a236:	4618      	mov	r0, r3
 800a238:	3710      	adds	r7, #16
 800a23a:	46bd      	mov	sp, r7
 800a23c:	bd80      	pop	{r7, pc}
 800a23e:	bf00      	nop
 800a240:	58024400 	.word	0x58024400
 800a244:	ffff0007 	.word	0xffff0007

0800a248 <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800a248:	b580      	push	{r7, lr}
 800a24a:	b084      	sub	sp, #16
 800a24c:	af00      	add	r7, sp, #0
 800a24e:	6078      	str	r0, [r7, #4]
#if (USE_SPI_CRC != 0UL)
  uint32_t crc_poly_msb_mask;
#endif /* USE_SPI_CRC */

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800a250:	687b      	ldr	r3, [r7, #4]
 800a252:	2b00      	cmp	r3, #0
 800a254:	d101      	bne.n	800a25a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800a256:	2301      	movs	r3, #1
 800a258:	e10f      	b.n	800a47a <HAL_SPI_Init+0x232>
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.TxCRCInitializationPattern));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.RxCRCInitializationPattern));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800a25a:	687b      	ldr	r3, [r7, #4]
 800a25c:	2200      	movs	r2, #0
 800a25e:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  /* Verify that the SPI instance supports Data Size higher than 16bits */
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 800a260:	687b      	ldr	r3, [r7, #4]
 800a262:	681b      	ldr	r3, [r3, #0]
 800a264:	4a87      	ldr	r2, [pc, #540]	@ (800a484 <HAL_SPI_Init+0x23c>)
 800a266:	4293      	cmp	r3, r2
 800a268:	d00f      	beq.n	800a28a <HAL_SPI_Init+0x42>
 800a26a:	687b      	ldr	r3, [r7, #4]
 800a26c:	681b      	ldr	r3, [r3, #0]
 800a26e:	4a86      	ldr	r2, [pc, #536]	@ (800a488 <HAL_SPI_Init+0x240>)
 800a270:	4293      	cmp	r3, r2
 800a272:	d00a      	beq.n	800a28a <HAL_SPI_Init+0x42>
 800a274:	687b      	ldr	r3, [r7, #4]
 800a276:	681b      	ldr	r3, [r3, #0]
 800a278:	4a84      	ldr	r2, [pc, #528]	@ (800a48c <HAL_SPI_Init+0x244>)
 800a27a:	4293      	cmp	r3, r2
 800a27c:	d005      	beq.n	800a28a <HAL_SPI_Init+0x42>
 800a27e:	687b      	ldr	r3, [r7, #4]
 800a280:	68db      	ldr	r3, [r3, #12]
 800a282:	2b0f      	cmp	r3, #15
 800a284:	d901      	bls.n	800a28a <HAL_SPI_Init+0x42>
  {
    return HAL_ERROR;
 800a286:	2301      	movs	r3, #1
 800a288:	e0f7      	b.n	800a47a <HAL_SPI_Init+0x232>
  }

  /* Verify that the SPI instance supports requested data packing */
  packet_length = SPI_GetPacketSize(hspi);
 800a28a:	6878      	ldr	r0, [r7, #4]
 800a28c:	f000 ff22 	bl	800b0d4 <SPI_GetPacketSize>
 800a290:	60f8      	str	r0, [r7, #12]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 800a292:	687b      	ldr	r3, [r7, #4]
 800a294:	681b      	ldr	r3, [r3, #0]
 800a296:	4a7b      	ldr	r2, [pc, #492]	@ (800a484 <HAL_SPI_Init+0x23c>)
 800a298:	4293      	cmp	r3, r2
 800a29a:	d00c      	beq.n	800a2b6 <HAL_SPI_Init+0x6e>
 800a29c:	687b      	ldr	r3, [r7, #4]
 800a29e:	681b      	ldr	r3, [r3, #0]
 800a2a0:	4a79      	ldr	r2, [pc, #484]	@ (800a488 <HAL_SPI_Init+0x240>)
 800a2a2:	4293      	cmp	r3, r2
 800a2a4:	d007      	beq.n	800a2b6 <HAL_SPI_Init+0x6e>
 800a2a6:	687b      	ldr	r3, [r7, #4]
 800a2a8:	681b      	ldr	r3, [r3, #0]
 800a2aa:	4a78      	ldr	r2, [pc, #480]	@ (800a48c <HAL_SPI_Init+0x244>)
 800a2ac:	4293      	cmp	r3, r2
 800a2ae:	d002      	beq.n	800a2b6 <HAL_SPI_Init+0x6e>
 800a2b0:	68fb      	ldr	r3, [r7, #12]
 800a2b2:	2b08      	cmp	r3, #8
 800a2b4:	d811      	bhi.n	800a2da <HAL_SPI_Init+0x92>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 800a2b6:	687b      	ldr	r3, [r7, #4]
 800a2b8:	681b      	ldr	r3, [r3, #0]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 800a2ba:	4a72      	ldr	r2, [pc, #456]	@ (800a484 <HAL_SPI_Init+0x23c>)
 800a2bc:	4293      	cmp	r3, r2
 800a2be:	d009      	beq.n	800a2d4 <HAL_SPI_Init+0x8c>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 800a2c0:	687b      	ldr	r3, [r7, #4]
 800a2c2:	681b      	ldr	r3, [r3, #0]
 800a2c4:	4a70      	ldr	r2, [pc, #448]	@ (800a488 <HAL_SPI_Init+0x240>)
 800a2c6:	4293      	cmp	r3, r2
 800a2c8:	d004      	beq.n	800a2d4 <HAL_SPI_Init+0x8c>
 800a2ca:	687b      	ldr	r3, [r7, #4]
 800a2cc:	681b      	ldr	r3, [r3, #0]
 800a2ce:	4a6f      	ldr	r2, [pc, #444]	@ (800a48c <HAL_SPI_Init+0x244>)
 800a2d0:	4293      	cmp	r3, r2
 800a2d2:	d104      	bne.n	800a2de <HAL_SPI_Init+0x96>
 800a2d4:	68fb      	ldr	r3, [r7, #12]
 800a2d6:	2b10      	cmp	r3, #16
 800a2d8:	d901      	bls.n	800a2de <HAL_SPI_Init+0x96>
  {
    return HAL_ERROR;
 800a2da:	2301      	movs	r3, #1
 800a2dc:	e0cd      	b.n	800a47a <HAL_SPI_Init+0x232>
  {
    crc_length = hspi->Init.DataSize << SPI_CFG1_CRCSIZE_Pos;
  }
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800a2de:	687b      	ldr	r3, [r7, #4]
 800a2e0:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 800a2e4:	b2db      	uxtb	r3, r3
 800a2e6:	2b00      	cmp	r3, #0
 800a2e8:	d106      	bne.n	800a2f8 <HAL_SPI_Init+0xb0>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800a2ea:	687b      	ldr	r3, [r7, #4]
 800a2ec:	2200      	movs	r2, #0
 800a2ee:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800a2f2:	6878      	ldr	r0, [r7, #4]
 800a2f4:	f7f8 fdcc 	bl	8002e90 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800a2f8:	687b      	ldr	r3, [r7, #4]
 800a2fa:	2202      	movs	r2, #2
 800a2fc:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800a300:	687b      	ldr	r3, [r7, #4]
 800a302:	681b      	ldr	r3, [r3, #0]
 800a304:	681a      	ldr	r2, [r3, #0]
 800a306:	687b      	ldr	r3, [r7, #4]
 800a308:	681b      	ldr	r3, [r3, #0]
 800a30a:	f022 0201 	bic.w	r2, r2, #1
 800a30e:	601a      	str	r2, [r3, #0]

#if (USE_SPI_CRC == 0)
  /* Keep the default value of CRCSIZE in case of CRC is not used */
  crc_length = hspi->Instance->CFG1 & SPI_CFG1_CRCSIZE;
 800a310:	687b      	ldr	r3, [r7, #4]
 800a312:	681b      	ldr	r3, [r3, #0]
 800a314:	689b      	ldr	r3, [r3, #8]
 800a316:	f403 13f8 	and.w	r3, r3, #2031616	@ 0x1f0000
 800a31a:	60bb      	str	r3, [r7, #8]
  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */

  /* SPIx NSS Software Management Configuration */
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 800a31c:	687b      	ldr	r3, [r7, #4]
 800a31e:	699b      	ldr	r3, [r3, #24]
 800a320:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800a324:	d119      	bne.n	800a35a <HAL_SPI_Init+0x112>
 800a326:	687b      	ldr	r3, [r7, #4]
 800a328:	685b      	ldr	r3, [r3, #4]
 800a32a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800a32e:	d103      	bne.n	800a338 <HAL_SPI_Init+0xf0>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 800a330:	687b      	ldr	r3, [r7, #4]
 800a332:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 800a334:	2b00      	cmp	r3, #0
 800a336:	d008      	beq.n	800a34a <HAL_SPI_Init+0x102>
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 800a338:	687b      	ldr	r3, [r7, #4]
 800a33a:	685b      	ldr	r3, [r3, #4]
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 800a33c:	2b00      	cmp	r3, #0
 800a33e:	d10c      	bne.n	800a35a <HAL_SPI_Init+0x112>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 800a340:	687b      	ldr	r3, [r7, #4]
 800a342:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 800a344:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800a348:	d107      	bne.n	800a35a <HAL_SPI_Init+0x112>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 800a34a:	687b      	ldr	r3, [r7, #4]
 800a34c:	681b      	ldr	r3, [r3, #0]
 800a34e:	681a      	ldr	r2, [r3, #0]
 800a350:	687b      	ldr	r3, [r7, #4]
 800a352:	681b      	ldr	r3, [r3, #0]
 800a354:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800a358:	601a      	str	r2, [r3, #0]
  }

  /* SPIx Master Rx Auto Suspend Configuration */
  if (((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER) && (hspi->Init.DataSize >= SPI_DATASIZE_8BIT))
 800a35a:	687b      	ldr	r3, [r7, #4]
 800a35c:	685b      	ldr	r3, [r3, #4]
 800a35e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800a362:	2b00      	cmp	r3, #0
 800a364:	d00f      	beq.n	800a386 <HAL_SPI_Init+0x13e>
 800a366:	687b      	ldr	r3, [r7, #4]
 800a368:	68db      	ldr	r3, [r3, #12]
 800a36a:	2b06      	cmp	r3, #6
 800a36c:	d90b      	bls.n	800a386 <HAL_SPI_Init+0x13e>
  {
    MODIFY_REG(hspi->Instance->CR1, SPI_CR1_MASRX, hspi->Init.MasterReceiverAutoSusp);
 800a36e:	687b      	ldr	r3, [r7, #4]
 800a370:	681b      	ldr	r3, [r3, #0]
 800a372:	681b      	ldr	r3, [r3, #0]
 800a374:	f423 7180 	bic.w	r1, r3, #256	@ 0x100
 800a378:	687b      	ldr	r3, [r7, #4]
 800a37a:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800a37c:	687b      	ldr	r3, [r7, #4]
 800a37e:	681b      	ldr	r3, [r3, #0]
 800a380:	430a      	orrs	r2, r1
 800a382:	601a      	str	r2, [r3, #0]
 800a384:	e007      	b.n	800a396 <HAL_SPI_Init+0x14e>
  }
  else
  {
    CLEAR_BIT(hspi->Instance->CR1, SPI_CR1_MASRX);
 800a386:	687b      	ldr	r3, [r7, #4]
 800a388:	681b      	ldr	r3, [r3, #0]
 800a38a:	681a      	ldr	r2, [r3, #0]
 800a38c:	687b      	ldr	r3, [r7, #4]
 800a38e:	681b      	ldr	r3, [r3, #0]
 800a390:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800a394:	601a      	str	r2, [r3, #0]
  }

  /* SPIx CFG1 Configuration */
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 800a396:	687b      	ldr	r3, [r7, #4]
 800a398:	69da      	ldr	r2, [r3, #28]
 800a39a:	687b      	ldr	r3, [r7, #4]
 800a39c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a39e:	431a      	orrs	r2, r3
 800a3a0:	68bb      	ldr	r3, [r7, #8]
 800a3a2:	431a      	orrs	r2, r3
 800a3a4:	687b      	ldr	r3, [r7, #4]
 800a3a6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a3a8:	ea42 0103 	orr.w	r1, r2, r3
 800a3ac:	687b      	ldr	r3, [r7, #4]
 800a3ae:	68da      	ldr	r2, [r3, #12]
 800a3b0:	687b      	ldr	r3, [r7, #4]
 800a3b2:	681b      	ldr	r3, [r3, #0]
 800a3b4:	430a      	orrs	r2, r1
 800a3b6:	609a      	str	r2, [r3, #8]
                                   hspi->Init.FifoThreshold     | hspi->Init.DataSize));

  /* SPIx CFG2 Configuration */
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 800a3b8:	687b      	ldr	r3, [r7, #4]
 800a3ba:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800a3bc:	687b      	ldr	r3, [r7, #4]
 800a3be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a3c0:	431a      	orrs	r2, r3
 800a3c2:	687b      	ldr	r3, [r7, #4]
 800a3c4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a3c6:	431a      	orrs	r2, r3
 800a3c8:	687b      	ldr	r3, [r7, #4]
 800a3ca:	699b      	ldr	r3, [r3, #24]
 800a3cc:	431a      	orrs	r2, r3
 800a3ce:	687b      	ldr	r3, [r7, #4]
 800a3d0:	691b      	ldr	r3, [r3, #16]
 800a3d2:	431a      	orrs	r2, r3
 800a3d4:	687b      	ldr	r3, [r7, #4]
 800a3d6:	695b      	ldr	r3, [r3, #20]
 800a3d8:	431a      	orrs	r2, r3
 800a3da:	687b      	ldr	r3, [r7, #4]
 800a3dc:	6a1b      	ldr	r3, [r3, #32]
 800a3de:	431a      	orrs	r2, r3
 800a3e0:	687b      	ldr	r3, [r7, #4]
 800a3e2:	685b      	ldr	r3, [r3, #4]
 800a3e4:	431a      	orrs	r2, r3
 800a3e6:	687b      	ldr	r3, [r7, #4]
 800a3e8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a3ea:	431a      	orrs	r2, r3
 800a3ec:	687b      	ldr	r3, [r7, #4]
 800a3ee:	689b      	ldr	r3, [r3, #8]
 800a3f0:	431a      	orrs	r2, r3
 800a3f2:	687b      	ldr	r3, [r7, #4]
 800a3f4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a3f6:	ea42 0103 	orr.w	r1, r2, r3
 800a3fa:	687b      	ldr	r3, [r7, #4]
 800a3fc:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800a3fe:	687b      	ldr	r3, [r7, #4]
 800a400:	681b      	ldr	r3, [r3, #0]
 800a402:	430a      	orrs	r2, r1
 800a404:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* USE_SPI_CRC */

  /* Insure that Underrun configuration is managed only by Salve */
  if (hspi->Init.Mode == SPI_MODE_SLAVE)
 800a406:	687b      	ldr	r3, [r7, #4]
 800a408:	685b      	ldr	r3, [r3, #4]
 800a40a:	2b00      	cmp	r3, #0
 800a40c:	d113      	bne.n	800a436 <HAL_SPI_Init+0x1ee>
    /* Set Default Underrun configuration */
#if (USE_SPI_CRC != 0UL)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_DISABLE)
#endif /* USE_SPI_CRC */
    {
      MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRDET, SPI_CFG1_UDRDET_0);
 800a40e:	687b      	ldr	r3, [r7, #4]
 800a410:	681b      	ldr	r3, [r3, #0]
 800a412:	689b      	ldr	r3, [r3, #8]
 800a414:	f423 52c0 	bic.w	r2, r3, #6144	@ 0x1800
 800a418:	687b      	ldr	r3, [r7, #4]
 800a41a:	681b      	ldr	r3, [r3, #0]
 800a41c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800a420:	609a      	str	r2, [r3, #8]
    }
    MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRCFG, SPI_CFG1_UDRCFG_1);
 800a422:	687b      	ldr	r3, [r7, #4]
 800a424:	681b      	ldr	r3, [r3, #0]
 800a426:	689b      	ldr	r3, [r3, #8]
 800a428:	f423 62c0 	bic.w	r2, r3, #1536	@ 0x600
 800a42c:	687b      	ldr	r3, [r7, #4]
 800a42e:	681b      	ldr	r3, [r3, #0]
 800a430:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800a434:	609a      	str	r2, [r3, #8]
  }

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800a436:	687b      	ldr	r3, [r7, #4]
 800a438:	681b      	ldr	r3, [r3, #0]
 800a43a:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800a43c:	687b      	ldr	r3, [r7, #4]
 800a43e:	681b      	ldr	r3, [r3, #0]
 800a440:	f022 0201 	bic.w	r2, r2, #1
 800a444:	651a      	str	r2, [r3, #80]	@ 0x50
#endif /* SPI_I2SCFGR_I2SMOD */

  /* Insure that AFCNTR is managed only by Master */
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 800a446:	687b      	ldr	r3, [r7, #4]
 800a448:	685b      	ldr	r3, [r3, #4]
 800a44a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800a44e:	2b00      	cmp	r3, #0
 800a450:	d00a      	beq.n	800a468 <HAL_SPI_Init+0x220>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 800a452:	687b      	ldr	r3, [r7, #4]
 800a454:	681b      	ldr	r3, [r3, #0]
 800a456:	68db      	ldr	r3, [r3, #12]
 800a458:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800a45c:	687b      	ldr	r3, [r7, #4]
 800a45e:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800a460:	687b      	ldr	r3, [r7, #4]
 800a462:	681b      	ldr	r3, [r3, #0]
 800a464:	430a      	orrs	r2, r1
 800a466:	60da      	str	r2, [r3, #12]
  }

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800a468:	687b      	ldr	r3, [r7, #4]
 800a46a:	2200      	movs	r2, #0
 800a46c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->State     = HAL_SPI_STATE_READY;
 800a470:	687b      	ldr	r3, [r7, #4]
 800a472:	2201      	movs	r2, #1
 800a474:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  return HAL_OK;
 800a478:	2300      	movs	r3, #0
}
 800a47a:	4618      	mov	r0, r3
 800a47c:	3710      	adds	r7, #16
 800a47e:	46bd      	mov	sp, r7
 800a480:	bd80      	pop	{r7, pc}
 800a482:	bf00      	nop
 800a484:	40013000 	.word	0x40013000
 800a488:	40003800 	.word	0x40003800
 800a48c:	40003c00 	.word	0x40003c00

0800a490 <HAL_SPI_TransmitReceive>:
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 800a490:	b580      	push	{r7, lr}
 800a492:	b08e      	sub	sp, #56	@ 0x38
 800a494:	af02      	add	r7, sp, #8
 800a496:	60f8      	str	r0, [r7, #12]
 800a498:	60b9      	str	r1, [r7, #8]
 800a49a:	607a      	str	r2, [r7, #4]
 800a49c:	807b      	strh	r3, [r7, #2]
#if defined (__GNUC__)
  __IO uint16_t *ptxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->TXDR));
 800a49e:	68fb      	ldr	r3, [r7, #12]
 800a4a0:	681b      	ldr	r3, [r3, #0]
 800a4a2:	3320      	adds	r3, #32
 800a4a4:	627b      	str	r3, [r7, #36]	@ 0x24
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 800a4a6:	68fb      	ldr	r3, [r7, #12]
 800a4a8:	681b      	ldr	r3, [r3, #0]
 800a4aa:	3330      	adds	r3, #48	@ 0x30
 800a4ac:	623b      	str	r3, [r7, #32]
  uint32_t   fifo_length;
  uint32_t   temp_sr_reg;
  uint16_t   initial_TxXferCount;
  uint16_t   initial_RxXferCount;
  uint16_t   init_max_data_in_fifo;
  init_max_data_in_fifo = (((uint16_t)(hspi->Init.FifoThreshold >> 5U) + 1U));
 800a4ae:	68fb      	ldr	r3, [r7, #12]
 800a4b0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a4b2:	095b      	lsrs	r3, r3, #5
 800a4b4:	b29b      	uxth	r3, r3
 800a4b6:	3301      	adds	r3, #1
 800a4b8:	83fb      	strh	r3, [r7, #30]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800a4ba:	f7f9 fa09 	bl	80038d0 <HAL_GetTick>
 800a4be:	61b8      	str	r0, [r7, #24]

  initial_TxXferCount = Size;
 800a4c0:	887b      	ldrh	r3, [r7, #2]
 800a4c2:	857b      	strh	r3, [r7, #42]	@ 0x2a
  initial_RxXferCount = Size;
 800a4c4:	887b      	ldrh	r3, [r7, #2]
 800a4c6:	853b      	strh	r3, [r7, #40]	@ 0x28

  if (hspi->State != HAL_SPI_STATE_READY)
 800a4c8:	68fb      	ldr	r3, [r7, #12]
 800a4ca:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 800a4ce:	b2db      	uxtb	r3, r3
 800a4d0:	2b01      	cmp	r3, #1
 800a4d2:	d001      	beq.n	800a4d8 <HAL_SPI_TransmitReceive+0x48>
  {
    return HAL_BUSY;
 800a4d4:	2302      	movs	r3, #2
 800a4d6:	e310      	b.n	800aafa <HAL_SPI_TransmitReceive+0x66a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0UL))
 800a4d8:	68bb      	ldr	r3, [r7, #8]
 800a4da:	2b00      	cmp	r3, #0
 800a4dc:	d005      	beq.n	800a4ea <HAL_SPI_TransmitReceive+0x5a>
 800a4de:	687b      	ldr	r3, [r7, #4]
 800a4e0:	2b00      	cmp	r3, #0
 800a4e2:	d002      	beq.n	800a4ea <HAL_SPI_TransmitReceive+0x5a>
 800a4e4:	887b      	ldrh	r3, [r7, #2]
 800a4e6:	2b00      	cmp	r3, #0
 800a4e8:	d101      	bne.n	800a4ee <HAL_SPI_TransmitReceive+0x5e>
  {
    return HAL_ERROR;
 800a4ea:	2301      	movs	r3, #1
 800a4ec:	e305      	b.n	800aafa <HAL_SPI_TransmitReceive+0x66a>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 800a4ee:	68fb      	ldr	r3, [r7, #12]
 800a4f0:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 800a4f4:	2b01      	cmp	r3, #1
 800a4f6:	d101      	bne.n	800a4fc <HAL_SPI_TransmitReceive+0x6c>
 800a4f8:	2302      	movs	r3, #2
 800a4fa:	e2fe      	b.n	800aafa <HAL_SPI_TransmitReceive+0x66a>
 800a4fc:	68fb      	ldr	r3, [r7, #12]
 800a4fe:	2201      	movs	r2, #1
 800a500:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX_RX;
 800a504:	68fb      	ldr	r3, [r7, #12]
 800a506:	2205      	movs	r2, #5
 800a508:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800a50c:	68fb      	ldr	r3, [r7, #12]
 800a50e:	2200      	movs	r2, #0
 800a510:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800a514:	68fb      	ldr	r3, [r7, #12]
 800a516:	687a      	ldr	r2, [r7, #4]
 800a518:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->RxXferCount = Size;
 800a51a:	68fb      	ldr	r3, [r7, #12]
 800a51c:	887a      	ldrh	r2, [r7, #2]
 800a51e:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  hspi->RxXferSize  = Size;
 800a522:	68fb      	ldr	r3, [r7, #12]
 800a524:	887a      	ldrh	r2, [r7, #2]
 800a526:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 800a52a:	68fb      	ldr	r3, [r7, #12]
 800a52c:	68ba      	ldr	r2, [r7, #8]
 800a52e:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi->TxXferCount = Size;
 800a530:	68fb      	ldr	r3, [r7, #12]
 800a532:	887a      	ldrh	r2, [r7, #2]
 800a534:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
  hspi->TxXferSize  = Size;
 800a538:	68fb      	ldr	r3, [r7, #12]
 800a53a:	887a      	ldrh	r2, [r7, #2]
 800a53c:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800a540:	68fb      	ldr	r3, [r7, #12]
 800a542:	2200      	movs	r2, #0
 800a544:	671a      	str	r2, [r3, #112]	@ 0x70
  hspi->TxISR       = NULL;
 800a546:	68fb      	ldr	r3, [r7, #12]
 800a548:	2200      	movs	r2, #0
 800a54a:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Set Full-Duplex mode */
  SPI_2LINES(hspi);
 800a54c:	68fb      	ldr	r3, [r7, #12]
 800a54e:	681b      	ldr	r3, [r3, #0]
 800a550:	68da      	ldr	r2, [r3, #12]
 800a552:	68fb      	ldr	r3, [r7, #12]
 800a554:	681b      	ldr	r3, [r3, #0]
 800a556:	f422 22c0 	bic.w	r2, r2, #393216	@ 0x60000
 800a55a:	60da      	str	r2, [r3, #12]

  /* Initialize FIFO length */
  if (IS_SPI_HIGHEND_INSTANCE(hspi->Instance))
 800a55c:	68fb      	ldr	r3, [r7, #12]
 800a55e:	681b      	ldr	r3, [r3, #0]
 800a560:	4a70      	ldr	r2, [pc, #448]	@ (800a724 <HAL_SPI_TransmitReceive+0x294>)
 800a562:	4293      	cmp	r3, r2
 800a564:	d009      	beq.n	800a57a <HAL_SPI_TransmitReceive+0xea>
 800a566:	68fb      	ldr	r3, [r7, #12]
 800a568:	681b      	ldr	r3, [r3, #0]
 800a56a:	4a6f      	ldr	r2, [pc, #444]	@ (800a728 <HAL_SPI_TransmitReceive+0x298>)
 800a56c:	4293      	cmp	r3, r2
 800a56e:	d004      	beq.n	800a57a <HAL_SPI_TransmitReceive+0xea>
 800a570:	68fb      	ldr	r3, [r7, #12]
 800a572:	681b      	ldr	r3, [r3, #0]
 800a574:	4a6d      	ldr	r2, [pc, #436]	@ (800a72c <HAL_SPI_TransmitReceive+0x29c>)
 800a576:	4293      	cmp	r3, r2
 800a578:	d102      	bne.n	800a580 <HAL_SPI_TransmitReceive+0xf0>
  {
    fifo_length = SPI_HIGHEND_FIFO_SIZE;
 800a57a:	2310      	movs	r3, #16
 800a57c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800a57e:	e001      	b.n	800a584 <HAL_SPI_TransmitReceive+0xf4>
  }
  else
  {
    fifo_length = SPI_LOWEND_FIFO_SIZE;
 800a580:	2308      	movs	r3, #8
 800a582:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 800a584:	68fb      	ldr	r3, [r7, #12]
 800a586:	681b      	ldr	r3, [r3, #0]
 800a588:	685a      	ldr	r2, [r3, #4]
 800a58a:	4b69      	ldr	r3, [pc, #420]	@ (800a730 <HAL_SPI_TransmitReceive+0x2a0>)
 800a58c:	4013      	ands	r3, r2
 800a58e:	8879      	ldrh	r1, [r7, #2]
 800a590:	68fa      	ldr	r2, [r7, #12]
 800a592:	6812      	ldr	r2, [r2, #0]
 800a594:	430b      	orrs	r3, r1
 800a596:	6053      	str	r3, [r2, #4]

  __HAL_SPI_ENABLE(hspi);
 800a598:	68fb      	ldr	r3, [r7, #12]
 800a59a:	681b      	ldr	r3, [r3, #0]
 800a59c:	681a      	ldr	r2, [r3, #0]
 800a59e:	68fb      	ldr	r3, [r7, #12]
 800a5a0:	681b      	ldr	r3, [r3, #0]
 800a5a2:	f042 0201 	orr.w	r2, r2, #1
 800a5a6:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800a5a8:	68fb      	ldr	r3, [r7, #12]
 800a5aa:	685b      	ldr	r3, [r3, #4]
 800a5ac:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800a5b0:	d107      	bne.n	800a5c2 <HAL_SPI_TransmitReceive+0x132>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 800a5b2:	68fb      	ldr	r3, [r7, #12]
 800a5b4:	681b      	ldr	r3, [r3, #0]
 800a5b6:	681a      	ldr	r2, [r3, #0]
 800a5b8:	68fb      	ldr	r3, [r7, #12]
 800a5ba:	681b      	ldr	r3, [r3, #0]
 800a5bc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800a5c0:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 32 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 800a5c2:	68fb      	ldr	r3, [r7, #12]
 800a5c4:	68db      	ldr	r3, [r3, #12]
 800a5c6:	2b0f      	cmp	r3, #15
 800a5c8:	f240 80a2 	bls.w	800a710 <HAL_SPI_TransmitReceive+0x280>
  {
    /* Adapt fifo length to 32bits data width */
    fifo_length = (fifo_length / 4UL);
 800a5cc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a5ce:	089b      	lsrs	r3, r3, #2
 800a5d0:	62fb      	str	r3, [r7, #44]	@ 0x2c

    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 800a5d2:	e094      	b.n	800a6fe <HAL_SPI_TransmitReceive+0x26e>
    {
      /* Check TXP flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 800a5d4:	68fb      	ldr	r3, [r7, #12]
 800a5d6:	681b      	ldr	r3, [r3, #0]
 800a5d8:	695b      	ldr	r3, [r3, #20]
 800a5da:	f003 0302 	and.w	r3, r3, #2
 800a5de:	2b02      	cmp	r3, #2
 800a5e0:	d120      	bne.n	800a624 <HAL_SPI_TransmitReceive+0x194>
 800a5e2:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800a5e4:	2b00      	cmp	r3, #0
 800a5e6:	d01d      	beq.n	800a624 <HAL_SPI_TransmitReceive+0x194>
          (initial_RxXferCount  < (initial_TxXferCount + fifo_length)))
 800a5e8:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 800a5ea:	8d79      	ldrh	r1, [r7, #42]	@ 0x2a
 800a5ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a5ee:	440b      	add	r3, r1
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 800a5f0:	429a      	cmp	r2, r3
 800a5f2:	d217      	bcs.n	800a624 <HAL_SPI_TransmitReceive+0x194>
      {
        *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 800a5f4:	68fb      	ldr	r3, [r7, #12]
 800a5f6:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800a5f8:	68fb      	ldr	r3, [r7, #12]
 800a5fa:	681b      	ldr	r3, [r3, #0]
 800a5fc:	6812      	ldr	r2, [r2, #0]
 800a5fe:	621a      	str	r2, [r3, #32]
        hspi->pTxBuffPtr += sizeof(uint32_t);
 800a600:	68fb      	ldr	r3, [r7, #12]
 800a602:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a604:	1d1a      	adds	r2, r3, #4
 800a606:	68fb      	ldr	r3, [r7, #12]
 800a608:	65da      	str	r2, [r3, #92]	@ 0x5c
        hspi->TxXferCount --;
 800a60a:	68fb      	ldr	r3, [r7, #12]
 800a60c:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800a610:	b29b      	uxth	r3, r3
 800a612:	3b01      	subs	r3, #1
 800a614:	b29a      	uxth	r2, r3
 800a616:	68fb      	ldr	r3, [r7, #12]
 800a618:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
        initial_TxXferCount = hspi->TxXferCount;
 800a61c:	68fb      	ldr	r3, [r7, #12]
 800a61e:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800a622:	857b      	strh	r3, [r7, #42]	@ 0x2a
      }

      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 800a624:	68fb      	ldr	r3, [r7, #12]
 800a626:	681b      	ldr	r3, [r3, #0]
 800a628:	695b      	ldr	r3, [r3, #20]
 800a62a:	617b      	str	r3, [r7, #20]

      if (initial_RxXferCount > 0UL)
 800a62c:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800a62e:	2b00      	cmp	r3, #0
 800a630:	d065      	beq.n	800a6fe <HAL_SPI_TransmitReceive+0x26e>
      {
        /* Check the RXP flag */
        if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 800a632:	68fb      	ldr	r3, [r7, #12]
 800a634:	681b      	ldr	r3, [r3, #0]
 800a636:	695b      	ldr	r3, [r3, #20]
 800a638:	f003 0301 	and.w	r3, r3, #1
 800a63c:	2b01      	cmp	r3, #1
 800a63e:	d118      	bne.n	800a672 <HAL_SPI_TransmitReceive+0x1e2>
        {
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 800a640:	68fb      	ldr	r3, [r7, #12]
 800a642:	681a      	ldr	r2, [r3, #0]
 800a644:	68fb      	ldr	r3, [r7, #12]
 800a646:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a648:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800a64a:	601a      	str	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint32_t);
 800a64c:	68fb      	ldr	r3, [r7, #12]
 800a64e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a650:	1d1a      	adds	r2, r3, #4
 800a652:	68fb      	ldr	r3, [r7, #12]
 800a654:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 800a656:	68fb      	ldr	r3, [r7, #12]
 800a658:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800a65c:	b29b      	uxth	r3, r3
 800a65e:	3b01      	subs	r3, #1
 800a660:	b29a      	uxth	r2, r3
 800a662:	68fb      	ldr	r3, [r7, #12]
 800a664:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 800a668:	68fb      	ldr	r3, [r7, #12]
 800a66a:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800a66e:	853b      	strh	r3, [r7, #40]	@ 0x28
 800a670:	e045      	b.n	800a6fe <HAL_SPI_TransmitReceive+0x26e>
        }
        /* Check RXWNE flag if RXP cannot be reached */
        else if ((initial_RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 800a672:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 800a674:	8bfb      	ldrh	r3, [r7, #30]
 800a676:	429a      	cmp	r2, r3
 800a678:	d21d      	bcs.n	800a6b6 <HAL_SPI_TransmitReceive+0x226>
 800a67a:	697b      	ldr	r3, [r7, #20]
 800a67c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800a680:	2b00      	cmp	r3, #0
 800a682:	d018      	beq.n	800a6b6 <HAL_SPI_TransmitReceive+0x226>
        {
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 800a684:	68fb      	ldr	r3, [r7, #12]
 800a686:	681a      	ldr	r2, [r3, #0]
 800a688:	68fb      	ldr	r3, [r7, #12]
 800a68a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a68c:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800a68e:	601a      	str	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint32_t);
 800a690:	68fb      	ldr	r3, [r7, #12]
 800a692:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a694:	1d1a      	adds	r2, r3, #4
 800a696:	68fb      	ldr	r3, [r7, #12]
 800a698:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 800a69a:	68fb      	ldr	r3, [r7, #12]
 800a69c:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800a6a0:	b29b      	uxth	r3, r3
 800a6a2:	3b01      	subs	r3, #1
 800a6a4:	b29a      	uxth	r2, r3
 800a6a6:	68fb      	ldr	r3, [r7, #12]
 800a6a8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 800a6ac:	68fb      	ldr	r3, [r7, #12]
 800a6ae:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800a6b2:	853b      	strh	r3, [r7, #40]	@ 0x28
 800a6b4:	e023      	b.n	800a6fe <HAL_SPI_TransmitReceive+0x26e>
        }
        else
        {
          /* Timeout management */
          if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800a6b6:	f7f9 f90b 	bl	80038d0 <HAL_GetTick>
 800a6ba:	4602      	mov	r2, r0
 800a6bc:	69bb      	ldr	r3, [r7, #24]
 800a6be:	1ad3      	subs	r3, r2, r3
 800a6c0:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800a6c2:	429a      	cmp	r2, r3
 800a6c4:	d803      	bhi.n	800a6ce <HAL_SPI_TransmitReceive+0x23e>
 800a6c6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a6c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a6cc:	d102      	bne.n	800a6d4 <HAL_SPI_TransmitReceive+0x244>
 800a6ce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a6d0:	2b00      	cmp	r3, #0
 800a6d2:	d114      	bne.n	800a6fe <HAL_SPI_TransmitReceive+0x26e>
          {
            /* Call standard close procedure with error check */
            SPI_CloseTransfer(hspi);
 800a6d4:	68f8      	ldr	r0, [r7, #12]
 800a6d6:	f000 fc2f 	bl	800af38 <SPI_CloseTransfer>

            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800a6da:	68fb      	ldr	r3, [r7, #12]
 800a6dc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800a6e0:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800a6e4:	68fb      	ldr	r3, [r7, #12]
 800a6e6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
            hspi->State = HAL_SPI_STATE_READY;
 800a6ea:	68fb      	ldr	r3, [r7, #12]
 800a6ec:	2201      	movs	r2, #1
 800a6ee:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

            /* Unlock the process */
            __HAL_UNLOCK(hspi);
 800a6f2:	68fb      	ldr	r3, [r7, #12]
 800a6f4:	2200      	movs	r2, #0
 800a6f6:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

            return HAL_TIMEOUT;
 800a6fa:	2303      	movs	r3, #3
 800a6fc:	e1fd      	b.n	800aafa <HAL_SPI_TransmitReceive+0x66a>
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 800a6fe:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800a700:	2b00      	cmp	r3, #0
 800a702:	f47f af67 	bne.w	800a5d4 <HAL_SPI_TransmitReceive+0x144>
 800a706:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800a708:	2b00      	cmp	r3, #0
 800a70a:	f47f af63 	bne.w	800a5d4 <HAL_SPI_TransmitReceive+0x144>
 800a70e:	e1ce      	b.n	800aaae <HAL_SPI_TransmitReceive+0x61e>
        }
      }
    }
  }
  /* Transmit and Receive data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800a710:	68fb      	ldr	r3, [r7, #12]
 800a712:	68db      	ldr	r3, [r3, #12]
 800a714:	2b07      	cmp	r3, #7
 800a716:	f240 81c2 	bls.w	800aa9e <HAL_SPI_TransmitReceive+0x60e>
  {
    /* Adapt fifo length to 16bits data width */
    fifo_length = (fifo_length / 2UL);
 800a71a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a71c:	085b      	lsrs	r3, r3, #1
 800a71e:	62fb      	str	r3, [r7, #44]	@ 0x2c

    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 800a720:	e0c9      	b.n	800a8b6 <HAL_SPI_TransmitReceive+0x426>
 800a722:	bf00      	nop
 800a724:	40013000 	.word	0x40013000
 800a728:	40003800 	.word	0x40003800
 800a72c:	40003c00 	.word	0x40003c00
 800a730:	ffff0000 	.word	0xffff0000
    {
      /* Check the TXP flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 800a734:	68fb      	ldr	r3, [r7, #12]
 800a736:	681b      	ldr	r3, [r3, #0]
 800a738:	695b      	ldr	r3, [r3, #20]
 800a73a:	f003 0302 	and.w	r3, r3, #2
 800a73e:	2b02      	cmp	r3, #2
 800a740:	d11f      	bne.n	800a782 <HAL_SPI_TransmitReceive+0x2f2>
 800a742:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800a744:	2b00      	cmp	r3, #0
 800a746:	d01c      	beq.n	800a782 <HAL_SPI_TransmitReceive+0x2f2>
          (initial_RxXferCount  < (initial_TxXferCount + fifo_length)))
 800a748:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 800a74a:	8d79      	ldrh	r1, [r7, #42]	@ 0x2a
 800a74c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a74e:	440b      	add	r3, r1
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 800a750:	429a      	cmp	r2, r3
 800a752:	d216      	bcs.n	800a782 <HAL_SPI_TransmitReceive+0x2f2>
      {
#if defined (__GNUC__)
        *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 800a754:	68fb      	ldr	r3, [r7, #12]
 800a756:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a758:	881a      	ldrh	r2, [r3, #0]
 800a75a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a75c:	801a      	strh	r2, [r3, #0]
#else
        *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800a75e:	68fb      	ldr	r3, [r7, #12]
 800a760:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a762:	1c9a      	adds	r2, r3, #2
 800a764:	68fb      	ldr	r3, [r7, #12]
 800a766:	65da      	str	r2, [r3, #92]	@ 0x5c
        hspi->TxXferCount--;
 800a768:	68fb      	ldr	r3, [r7, #12]
 800a76a:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800a76e:	b29b      	uxth	r3, r3
 800a770:	3b01      	subs	r3, #1
 800a772:	b29a      	uxth	r2, r3
 800a774:	68fb      	ldr	r3, [r7, #12]
 800a776:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
        initial_TxXferCount = hspi->TxXferCount;
 800a77a:	68fb      	ldr	r3, [r7, #12]
 800a77c:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800a780:	857b      	strh	r3, [r7, #42]	@ 0x2a
      }

      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 800a782:	68fb      	ldr	r3, [r7, #12]
 800a784:	681b      	ldr	r3, [r3, #0]
 800a786:	695b      	ldr	r3, [r3, #20]
 800a788:	617b      	str	r3, [r7, #20]

      if (initial_RxXferCount > 0UL)
 800a78a:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800a78c:	2b00      	cmp	r3, #0
 800a78e:	f000 8092 	beq.w	800a8b6 <HAL_SPI_TransmitReceive+0x426>
      {
        /* Check the RXP flag */
        if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 800a792:	68fb      	ldr	r3, [r7, #12]
 800a794:	681b      	ldr	r3, [r3, #0]
 800a796:	695b      	ldr	r3, [r3, #20]
 800a798:	f003 0301 	and.w	r3, r3, #1
 800a79c:	2b01      	cmp	r3, #1
 800a79e:	d118      	bne.n	800a7d2 <HAL_SPI_TransmitReceive+0x342>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 800a7a0:	68fb      	ldr	r3, [r7, #12]
 800a7a2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a7a4:	6a3a      	ldr	r2, [r7, #32]
 800a7a6:	8812      	ldrh	r2, [r2, #0]
 800a7a8:	b292      	uxth	r2, r2
 800a7aa:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800a7ac:	68fb      	ldr	r3, [r7, #12]
 800a7ae:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a7b0:	1c9a      	adds	r2, r3, #2
 800a7b2:	68fb      	ldr	r3, [r7, #12]
 800a7b4:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 800a7b6:	68fb      	ldr	r3, [r7, #12]
 800a7b8:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800a7bc:	b29b      	uxth	r3, r3
 800a7be:	3b01      	subs	r3, #1
 800a7c0:	b29a      	uxth	r2, r3
 800a7c2:	68fb      	ldr	r3, [r7, #12]
 800a7c4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 800a7c8:	68fb      	ldr	r3, [r7, #12]
 800a7ca:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800a7ce:	853b      	strh	r3, [r7, #40]	@ 0x28
 800a7d0:	e071      	b.n	800a8b6 <HAL_SPI_TransmitReceive+0x426>
        }
        /* Check RXWNE flag if RXP cannot be reached */
        else if ((initial_RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 800a7d2:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 800a7d4:	8bfb      	ldrh	r3, [r7, #30]
 800a7d6:	429a      	cmp	r2, r3
 800a7d8:	d228      	bcs.n	800a82c <HAL_SPI_TransmitReceive+0x39c>
 800a7da:	697b      	ldr	r3, [r7, #20]
 800a7dc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800a7e0:	2b00      	cmp	r3, #0
 800a7e2:	d023      	beq.n	800a82c <HAL_SPI_TransmitReceive+0x39c>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 800a7e4:	68fb      	ldr	r3, [r7, #12]
 800a7e6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a7e8:	6a3a      	ldr	r2, [r7, #32]
 800a7ea:	8812      	ldrh	r2, [r2, #0]
 800a7ec:	b292      	uxth	r2, r2
 800a7ee:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800a7f0:	68fb      	ldr	r3, [r7, #12]
 800a7f2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a7f4:	1c9a      	adds	r2, r3, #2
 800a7f6:	68fb      	ldr	r3, [r7, #12]
 800a7f8:	665a      	str	r2, [r3, #100]	@ 0x64
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 800a7fa:	68fb      	ldr	r3, [r7, #12]
 800a7fc:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a7fe:	6a3a      	ldr	r2, [r7, #32]
 800a800:	8812      	ldrh	r2, [r2, #0]
 800a802:	b292      	uxth	r2, r2
 800a804:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800a806:	68fb      	ldr	r3, [r7, #12]
 800a808:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a80a:	1c9a      	adds	r2, r3, #2
 800a80c:	68fb      	ldr	r3, [r7, #12]
 800a80e:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount -= (uint16_t)2UL;
 800a810:	68fb      	ldr	r3, [r7, #12]
 800a812:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800a816:	b29b      	uxth	r3, r3
 800a818:	3b02      	subs	r3, #2
 800a81a:	b29a      	uxth	r2, r3
 800a81c:	68fb      	ldr	r3, [r7, #12]
 800a81e:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 800a822:	68fb      	ldr	r3, [r7, #12]
 800a824:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800a828:	853b      	strh	r3, [r7, #40]	@ 0x28
 800a82a:	e044      	b.n	800a8b6 <HAL_SPI_TransmitReceive+0x426>
        }
        /* Check RXPLVL flags when RXWNE cannot be reached */
        else if ((initial_RxXferCount == 1UL) && ((temp_sr_reg & SPI_SR_RXPLVL_0) != 0UL))
 800a82c:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800a82e:	2b01      	cmp	r3, #1
 800a830:	d11d      	bne.n	800a86e <HAL_SPI_TransmitReceive+0x3de>
 800a832:	697b      	ldr	r3, [r7, #20]
 800a834:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800a838:	2b00      	cmp	r3, #0
 800a83a:	d018      	beq.n	800a86e <HAL_SPI_TransmitReceive+0x3de>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 800a83c:	68fb      	ldr	r3, [r7, #12]
 800a83e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a840:	6a3a      	ldr	r2, [r7, #32]
 800a842:	8812      	ldrh	r2, [r2, #0]
 800a844:	b292      	uxth	r2, r2
 800a846:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800a848:	68fb      	ldr	r3, [r7, #12]
 800a84a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a84c:	1c9a      	adds	r2, r3, #2
 800a84e:	68fb      	ldr	r3, [r7, #12]
 800a850:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 800a852:	68fb      	ldr	r3, [r7, #12]
 800a854:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800a858:	b29b      	uxth	r3, r3
 800a85a:	3b01      	subs	r3, #1
 800a85c:	b29a      	uxth	r2, r3
 800a85e:	68fb      	ldr	r3, [r7, #12]
 800a860:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 800a864:	68fb      	ldr	r3, [r7, #12]
 800a866:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800a86a:	853b      	strh	r3, [r7, #40]	@ 0x28
 800a86c:	e023      	b.n	800a8b6 <HAL_SPI_TransmitReceive+0x426>
        }
        else
        {
          /* Timeout management */
          if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800a86e:	f7f9 f82f 	bl	80038d0 <HAL_GetTick>
 800a872:	4602      	mov	r2, r0
 800a874:	69bb      	ldr	r3, [r7, #24]
 800a876:	1ad3      	subs	r3, r2, r3
 800a878:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800a87a:	429a      	cmp	r2, r3
 800a87c:	d803      	bhi.n	800a886 <HAL_SPI_TransmitReceive+0x3f6>
 800a87e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a880:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a884:	d102      	bne.n	800a88c <HAL_SPI_TransmitReceive+0x3fc>
 800a886:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a888:	2b00      	cmp	r3, #0
 800a88a:	d114      	bne.n	800a8b6 <HAL_SPI_TransmitReceive+0x426>
          {
            /* Call standard close procedure with error check */
            SPI_CloseTransfer(hspi);
 800a88c:	68f8      	ldr	r0, [r7, #12]
 800a88e:	f000 fb53 	bl	800af38 <SPI_CloseTransfer>

            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800a892:	68fb      	ldr	r3, [r7, #12]
 800a894:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800a898:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800a89c:	68fb      	ldr	r3, [r7, #12]
 800a89e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
            hspi->State = HAL_SPI_STATE_READY;
 800a8a2:	68fb      	ldr	r3, [r7, #12]
 800a8a4:	2201      	movs	r2, #1
 800a8a6:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

            /* Unlock the process */
            __HAL_UNLOCK(hspi);
 800a8aa:	68fb      	ldr	r3, [r7, #12]
 800a8ac:	2200      	movs	r2, #0
 800a8ae:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

            return HAL_TIMEOUT;
 800a8b2:	2303      	movs	r3, #3
 800a8b4:	e121      	b.n	800aafa <HAL_SPI_TransmitReceive+0x66a>
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 800a8b6:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800a8b8:	2b00      	cmp	r3, #0
 800a8ba:	f47f af3b 	bne.w	800a734 <HAL_SPI_TransmitReceive+0x2a4>
 800a8be:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800a8c0:	2b00      	cmp	r3, #0
 800a8c2:	f47f af37 	bne.w	800a734 <HAL_SPI_TransmitReceive+0x2a4>
 800a8c6:	e0f2      	b.n	800aaae <HAL_SPI_TransmitReceive+0x61e>
  else
  {
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
    {
      /* Check the TXP flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 800a8c8:	68fb      	ldr	r3, [r7, #12]
 800a8ca:	681b      	ldr	r3, [r3, #0]
 800a8cc:	695b      	ldr	r3, [r3, #20]
 800a8ce:	f003 0302 	and.w	r3, r3, #2
 800a8d2:	2b02      	cmp	r3, #2
 800a8d4:	d121      	bne.n	800a91a <HAL_SPI_TransmitReceive+0x48a>
 800a8d6:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800a8d8:	2b00      	cmp	r3, #0
 800a8da:	d01e      	beq.n	800a91a <HAL_SPI_TransmitReceive+0x48a>
          (initial_RxXferCount  < (initial_TxXferCount + fifo_length)))
 800a8dc:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 800a8de:	8d79      	ldrh	r1, [r7, #42]	@ 0x2a
 800a8e0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a8e2:	440b      	add	r3, r1
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 800a8e4:	429a      	cmp	r2, r3
 800a8e6:	d218      	bcs.n	800a91a <HAL_SPI_TransmitReceive+0x48a>
      {
        *((__IO uint8_t *)&hspi->Instance->TXDR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800a8e8:	68fb      	ldr	r3, [r7, #12]
 800a8ea:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800a8ec:	68fb      	ldr	r3, [r7, #12]
 800a8ee:	681b      	ldr	r3, [r3, #0]
 800a8f0:	3320      	adds	r3, #32
 800a8f2:	7812      	ldrb	r2, [r2, #0]
 800a8f4:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800a8f6:	68fb      	ldr	r3, [r7, #12]
 800a8f8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a8fa:	1c5a      	adds	r2, r3, #1
 800a8fc:	68fb      	ldr	r3, [r7, #12]
 800a8fe:	65da      	str	r2, [r3, #92]	@ 0x5c
        hspi->TxXferCount--;
 800a900:	68fb      	ldr	r3, [r7, #12]
 800a902:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800a906:	b29b      	uxth	r3, r3
 800a908:	3b01      	subs	r3, #1
 800a90a:	b29a      	uxth	r2, r3
 800a90c:	68fb      	ldr	r3, [r7, #12]
 800a90e:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
        initial_TxXferCount = hspi->TxXferCount;
 800a912:	68fb      	ldr	r3, [r7, #12]
 800a914:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800a918:	857b      	strh	r3, [r7, #42]	@ 0x2a
      }

      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 800a91a:	68fb      	ldr	r3, [r7, #12]
 800a91c:	681b      	ldr	r3, [r3, #0]
 800a91e:	695b      	ldr	r3, [r3, #20]
 800a920:	617b      	str	r3, [r7, #20]

      if (initial_RxXferCount > 0UL)
 800a922:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800a924:	2b00      	cmp	r3, #0
 800a926:	f000 80ba 	beq.w	800aa9e <HAL_SPI_TransmitReceive+0x60e>
      {
        /* Check the RXP flag */
        if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 800a92a:	68fb      	ldr	r3, [r7, #12]
 800a92c:	681b      	ldr	r3, [r3, #0]
 800a92e:	695b      	ldr	r3, [r3, #20]
 800a930:	f003 0301 	and.w	r3, r3, #1
 800a934:	2b01      	cmp	r3, #1
 800a936:	d11b      	bne.n	800a970 <HAL_SPI_TransmitReceive+0x4e0>
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800a938:	68fb      	ldr	r3, [r7, #12]
 800a93a:	681b      	ldr	r3, [r3, #0]
 800a93c:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800a940:	68fb      	ldr	r3, [r7, #12]
 800a942:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a944:	7812      	ldrb	r2, [r2, #0]
 800a946:	b2d2      	uxtb	r2, r2
 800a948:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 800a94a:	68fb      	ldr	r3, [r7, #12]
 800a94c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a94e:	1c5a      	adds	r2, r3, #1
 800a950:	68fb      	ldr	r3, [r7, #12]
 800a952:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 800a954:	68fb      	ldr	r3, [r7, #12]
 800a956:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800a95a:	b29b      	uxth	r3, r3
 800a95c:	3b01      	subs	r3, #1
 800a95e:	b29a      	uxth	r2, r3
 800a960:	68fb      	ldr	r3, [r7, #12]
 800a962:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 800a966:	68fb      	ldr	r3, [r7, #12]
 800a968:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800a96c:	853b      	strh	r3, [r7, #40]	@ 0x28
 800a96e:	e096      	b.n	800aa9e <HAL_SPI_TransmitReceive+0x60e>
        }
        /* Check RXWNE flag if RXP cannot be reached */
        else if ((initial_RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 800a970:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 800a972:	8bfb      	ldrh	r3, [r7, #30]
 800a974:	429a      	cmp	r2, r3
 800a976:	d24a      	bcs.n	800aa0e <HAL_SPI_TransmitReceive+0x57e>
 800a978:	697b      	ldr	r3, [r7, #20]
 800a97a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800a97e:	2b00      	cmp	r3, #0
 800a980:	d045      	beq.n	800aa0e <HAL_SPI_TransmitReceive+0x57e>
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800a982:	68fb      	ldr	r3, [r7, #12]
 800a984:	681b      	ldr	r3, [r3, #0]
 800a986:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800a98a:	68fb      	ldr	r3, [r7, #12]
 800a98c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a98e:	7812      	ldrb	r2, [r2, #0]
 800a990:	b2d2      	uxtb	r2, r2
 800a992:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 800a994:	68fb      	ldr	r3, [r7, #12]
 800a996:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a998:	1c5a      	adds	r2, r3, #1
 800a99a:	68fb      	ldr	r3, [r7, #12]
 800a99c:	665a      	str	r2, [r3, #100]	@ 0x64
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800a99e:	68fb      	ldr	r3, [r7, #12]
 800a9a0:	681b      	ldr	r3, [r3, #0]
 800a9a2:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800a9a6:	68fb      	ldr	r3, [r7, #12]
 800a9a8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a9aa:	7812      	ldrb	r2, [r2, #0]
 800a9ac:	b2d2      	uxtb	r2, r2
 800a9ae:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 800a9b0:	68fb      	ldr	r3, [r7, #12]
 800a9b2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a9b4:	1c5a      	adds	r2, r3, #1
 800a9b6:	68fb      	ldr	r3, [r7, #12]
 800a9b8:	665a      	str	r2, [r3, #100]	@ 0x64
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800a9ba:	68fb      	ldr	r3, [r7, #12]
 800a9bc:	681b      	ldr	r3, [r3, #0]
 800a9be:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800a9c2:	68fb      	ldr	r3, [r7, #12]
 800a9c4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a9c6:	7812      	ldrb	r2, [r2, #0]
 800a9c8:	b2d2      	uxtb	r2, r2
 800a9ca:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 800a9cc:	68fb      	ldr	r3, [r7, #12]
 800a9ce:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a9d0:	1c5a      	adds	r2, r3, #1
 800a9d2:	68fb      	ldr	r3, [r7, #12]
 800a9d4:	665a      	str	r2, [r3, #100]	@ 0x64
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800a9d6:	68fb      	ldr	r3, [r7, #12]
 800a9d8:	681b      	ldr	r3, [r3, #0]
 800a9da:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800a9de:	68fb      	ldr	r3, [r7, #12]
 800a9e0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a9e2:	7812      	ldrb	r2, [r2, #0]
 800a9e4:	b2d2      	uxtb	r2, r2
 800a9e6:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 800a9e8:	68fb      	ldr	r3, [r7, #12]
 800a9ea:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a9ec:	1c5a      	adds	r2, r3, #1
 800a9ee:	68fb      	ldr	r3, [r7, #12]
 800a9f0:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount -= (uint16_t)4UL;
 800a9f2:	68fb      	ldr	r3, [r7, #12]
 800a9f4:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800a9f8:	b29b      	uxth	r3, r3
 800a9fa:	3b04      	subs	r3, #4
 800a9fc:	b29a      	uxth	r2, r3
 800a9fe:	68fb      	ldr	r3, [r7, #12]
 800aa00:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 800aa04:	68fb      	ldr	r3, [r7, #12]
 800aa06:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800aa0a:	853b      	strh	r3, [r7, #40]	@ 0x28
 800aa0c:	e047      	b.n	800aa9e <HAL_SPI_TransmitReceive+0x60e>
        }
        /* Check RXPLVL flags when RXWNE cannot be reached */
        else if ((initial_RxXferCount < 4UL) && ((temp_sr_reg & SPI_SR_RXPLVL_Msk) != 0UL))
 800aa0e:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800aa10:	2b03      	cmp	r3, #3
 800aa12:	d820      	bhi.n	800aa56 <HAL_SPI_TransmitReceive+0x5c6>
 800aa14:	697b      	ldr	r3, [r7, #20]
 800aa16:	f403 43c0 	and.w	r3, r3, #24576	@ 0x6000
 800aa1a:	2b00      	cmp	r3, #0
 800aa1c:	d01b      	beq.n	800aa56 <HAL_SPI_TransmitReceive+0x5c6>
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800aa1e:	68fb      	ldr	r3, [r7, #12]
 800aa20:	681b      	ldr	r3, [r3, #0]
 800aa22:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800aa26:	68fb      	ldr	r3, [r7, #12]
 800aa28:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800aa2a:	7812      	ldrb	r2, [r2, #0]
 800aa2c:	b2d2      	uxtb	r2, r2
 800aa2e:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 800aa30:	68fb      	ldr	r3, [r7, #12]
 800aa32:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800aa34:	1c5a      	adds	r2, r3, #1
 800aa36:	68fb      	ldr	r3, [r7, #12]
 800aa38:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 800aa3a:	68fb      	ldr	r3, [r7, #12]
 800aa3c:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800aa40:	b29b      	uxth	r3, r3
 800aa42:	3b01      	subs	r3, #1
 800aa44:	b29a      	uxth	r2, r3
 800aa46:	68fb      	ldr	r3, [r7, #12]
 800aa48:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 800aa4c:	68fb      	ldr	r3, [r7, #12]
 800aa4e:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800aa52:	853b      	strh	r3, [r7, #40]	@ 0x28
 800aa54:	e023      	b.n	800aa9e <HAL_SPI_TransmitReceive+0x60e>
        }
        else
        {
          /* Timeout management */
          if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800aa56:	f7f8 ff3b 	bl	80038d0 <HAL_GetTick>
 800aa5a:	4602      	mov	r2, r0
 800aa5c:	69bb      	ldr	r3, [r7, #24]
 800aa5e:	1ad3      	subs	r3, r2, r3
 800aa60:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800aa62:	429a      	cmp	r2, r3
 800aa64:	d803      	bhi.n	800aa6e <HAL_SPI_TransmitReceive+0x5de>
 800aa66:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800aa68:	f1b3 3fff 	cmp.w	r3, #4294967295
 800aa6c:	d102      	bne.n	800aa74 <HAL_SPI_TransmitReceive+0x5e4>
 800aa6e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800aa70:	2b00      	cmp	r3, #0
 800aa72:	d114      	bne.n	800aa9e <HAL_SPI_TransmitReceive+0x60e>
          {
            /* Call standard close procedure with error check */
            SPI_CloseTransfer(hspi);
 800aa74:	68f8      	ldr	r0, [r7, #12]
 800aa76:	f000 fa5f 	bl	800af38 <SPI_CloseTransfer>

            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800aa7a:	68fb      	ldr	r3, [r7, #12]
 800aa7c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800aa80:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800aa84:	68fb      	ldr	r3, [r7, #12]
 800aa86:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
            hspi->State = HAL_SPI_STATE_READY;
 800aa8a:	68fb      	ldr	r3, [r7, #12]
 800aa8c:	2201      	movs	r2, #1
 800aa8e:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

            /* Unlock the process */
            __HAL_UNLOCK(hspi);
 800aa92:	68fb      	ldr	r3, [r7, #12]
 800aa94:	2200      	movs	r2, #0
 800aa96:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

            return HAL_TIMEOUT;
 800aa9a:	2303      	movs	r3, #3
 800aa9c:	e02d      	b.n	800aafa <HAL_SPI_TransmitReceive+0x66a>
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 800aa9e:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800aaa0:	2b00      	cmp	r3, #0
 800aaa2:	f47f af11 	bne.w	800a8c8 <HAL_SPI_TransmitReceive+0x438>
 800aaa6:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800aaa8:	2b00      	cmp	r3, #0
 800aaaa:	f47f af0d 	bne.w	800a8c8 <HAL_SPI_TransmitReceive+0x438>
      }
    }
  }

  /* Wait for Tx/Rx (and CRC) data to be sent/received */
  if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_EOT, RESET, Timeout, tickstart) != HAL_OK)
 800aaae:	69bb      	ldr	r3, [r7, #24]
 800aab0:	9300      	str	r3, [sp, #0]
 800aab2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800aab4:	2200      	movs	r2, #0
 800aab6:	2108      	movs	r1, #8
 800aab8:	68f8      	ldr	r0, [r7, #12]
 800aaba:	f000 fadd 	bl	800b078 <SPI_WaitOnFlagUntilTimeout>
 800aabe:	4603      	mov	r3, r0
 800aac0:	2b00      	cmp	r3, #0
 800aac2:	d007      	beq.n	800aad4 <HAL_SPI_TransmitReceive+0x644>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800aac4:	68fb      	ldr	r3, [r7, #12]
 800aac6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800aaca:	f043 0220 	orr.w	r2, r3, #32
 800aace:	68fb      	ldr	r3, [r7, #12]
 800aad0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  }

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 800aad4:	68f8      	ldr	r0, [r7, #12]
 800aad6:	f000 fa2f 	bl	800af38 <SPI_CloseTransfer>

  hspi->State = HAL_SPI_STATE_READY;
 800aada:	68fb      	ldr	r3, [r7, #12]
 800aadc:	2201      	movs	r2, #1
 800aade:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800aae2:	68fb      	ldr	r3, [r7, #12]
 800aae4:	2200      	movs	r2, #0
 800aae6:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800aaea:	68fb      	ldr	r3, [r7, #12]
 800aaec:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800aaf0:	2b00      	cmp	r3, #0
 800aaf2:	d001      	beq.n	800aaf8 <HAL_SPI_TransmitReceive+0x668>
  {
    return HAL_ERROR;
 800aaf4:	2301      	movs	r3, #1
 800aaf6:	e000      	b.n	800aafa <HAL_SPI_TransmitReceive+0x66a>
  }
  else
  {
    return HAL_OK;
 800aaf8:	2300      	movs	r3, #0
  }
}
 800aafa:	4618      	mov	r0, r3
 800aafc:	3730      	adds	r7, #48	@ 0x30
 800aafe:	46bd      	mov	sp, r7
 800ab00:	bd80      	pop	{r7, pc}
 800ab02:	bf00      	nop

0800ab04 <HAL_SPI_IRQHandler>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 800ab04:	b580      	push	{r7, lr}
 800ab06:	b08a      	sub	sp, #40	@ 0x28
 800ab08:	af00      	add	r7, sp, #0
 800ab0a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->IER;
 800ab0c:	687b      	ldr	r3, [r7, #4]
 800ab0e:	681b      	ldr	r3, [r3, #0]
 800ab10:	691b      	ldr	r3, [r3, #16]
 800ab12:	623b      	str	r3, [r7, #32]
  uint32_t itflag   = hspi->Instance->SR;
 800ab14:	687b      	ldr	r3, [r7, #4]
 800ab16:	681b      	ldr	r3, [r3, #0]
 800ab18:	695b      	ldr	r3, [r3, #20]
 800ab1a:	61fb      	str	r3, [r7, #28]
  uint32_t trigger  = itsource & itflag;
 800ab1c:	6a3a      	ldr	r2, [r7, #32]
 800ab1e:	69fb      	ldr	r3, [r7, #28]
 800ab20:	4013      	ands	r3, r2
 800ab22:	61bb      	str	r3, [r7, #24]
  uint32_t cfg1     = hspi->Instance->CFG1;
 800ab24:	687b      	ldr	r3, [r7, #4]
 800ab26:	681b      	ldr	r3, [r3, #0]
 800ab28:	689b      	ldr	r3, [r3, #8]
 800ab2a:	617b      	str	r3, [r7, #20]
  uint32_t handled  = 0UL;
 800ab2c:	2300      	movs	r3, #0
 800ab2e:	627b      	str	r3, [r7, #36]	@ 0x24

  HAL_SPI_StateTypeDef State = hspi->State;
 800ab30:	687b      	ldr	r3, [r7, #4]
 800ab32:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 800ab36:	74fb      	strb	r3, [r7, #19]
#if defined (__GNUC__)
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 800ab38:	687b      	ldr	r3, [r7, #4]
 800ab3a:	681b      	ldr	r3, [r3, #0]
 800ab3c:	3330      	adds	r3, #48	@ 0x30
 800ab3e:	60fb      	str	r3, [r7, #12]
#endif /* __GNUC__ */

  /* SPI in SUSPEND mode  ----------------------------------------------------*/
  if (HAL_IS_BIT_SET(itflag, SPI_FLAG_SUSP) && HAL_IS_BIT_SET(itsource, SPI_FLAG_EOT))
 800ab40:	69fb      	ldr	r3, [r7, #28]
 800ab42:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800ab46:	2b00      	cmp	r3, #0
 800ab48:	d010      	beq.n	800ab6c <HAL_SPI_IRQHandler+0x68>
 800ab4a:	6a3b      	ldr	r3, [r7, #32]
 800ab4c:	f003 0308 	and.w	r3, r3, #8
 800ab50:	2b00      	cmp	r3, #0
 800ab52:	d00b      	beq.n	800ab6c <HAL_SPI_IRQHandler+0x68>
  {
    /* Clear the Suspend flag */
    __HAL_SPI_CLEAR_SUSPFLAG(hspi);
 800ab54:	687b      	ldr	r3, [r7, #4]
 800ab56:	681b      	ldr	r3, [r3, #0]
 800ab58:	699a      	ldr	r2, [r3, #24]
 800ab5a:	687b      	ldr	r3, [r7, #4]
 800ab5c:	681b      	ldr	r3, [r3, #0]
 800ab5e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800ab62:	619a      	str	r2, [r3, #24]

    /* Suspend on going, Call the Suspend callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
    hspi->SuspendCallback(hspi);
#else
    HAL_SPI_SuspendCallback(hspi);
 800ab64:	6878      	ldr	r0, [r7, #4]
 800ab66:	f000 f9c3 	bl	800aef0 <HAL_SPI_SuspendCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
    return;
 800ab6a:	e192      	b.n	800ae92 <HAL_SPI_IRQHandler+0x38e>
  }

  /* SPI in mode Transmitter and Receiver ------------------------------------*/
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && \
 800ab6c:	69bb      	ldr	r3, [r7, #24]
 800ab6e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ab72:	2b00      	cmp	r3, #0
 800ab74:	d113      	bne.n	800ab9e <HAL_SPI_IRQHandler+0x9a>
 800ab76:	69bb      	ldr	r3, [r7, #24]
 800ab78:	f003 0320 	and.w	r3, r3, #32
 800ab7c:	2b00      	cmp	r3, #0
 800ab7e:	d10e      	bne.n	800ab9e <HAL_SPI_IRQHandler+0x9a>
      HAL_IS_BIT_SET(trigger, SPI_FLAG_DXP))
 800ab80:	69bb      	ldr	r3, [r7, #24]
 800ab82:	f003 0304 	and.w	r3, r3, #4
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && \
 800ab86:	2b00      	cmp	r3, #0
 800ab88:	d009      	beq.n	800ab9e <HAL_SPI_IRQHandler+0x9a>
  {
    hspi->TxISR(hspi);
 800ab8a:	687b      	ldr	r3, [r7, #4]
 800ab8c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800ab8e:	6878      	ldr	r0, [r7, #4]
 800ab90:	4798      	blx	r3
    hspi->RxISR(hspi);
 800ab92:	687b      	ldr	r3, [r7, #4]
 800ab94:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800ab96:	6878      	ldr	r0, [r7, #4]
 800ab98:	4798      	blx	r3
    handled = 1UL;
 800ab9a:	2301      	movs	r3, #1
 800ab9c:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  /* SPI in mode Receiver ----------------------------------------------------*/
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_RXP) && \
 800ab9e:	69bb      	ldr	r3, [r7, #24]
 800aba0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800aba4:	2b00      	cmp	r3, #0
 800aba6:	d10f      	bne.n	800abc8 <HAL_SPI_IRQHandler+0xc4>
 800aba8:	69bb      	ldr	r3, [r7, #24]
 800abaa:	f003 0301 	and.w	r3, r3, #1
 800abae:	2b00      	cmp	r3, #0
 800abb0:	d00a      	beq.n	800abc8 <HAL_SPI_IRQHandler+0xc4>
      HAL_IS_BIT_CLR(trigger, SPI_FLAG_DXP))
 800abb2:	69bb      	ldr	r3, [r7, #24]
 800abb4:	f003 0304 	and.w	r3, r3, #4
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_RXP) && \
 800abb8:	2b00      	cmp	r3, #0
 800abba:	d105      	bne.n	800abc8 <HAL_SPI_IRQHandler+0xc4>
  {
    hspi->RxISR(hspi);
 800abbc:	687b      	ldr	r3, [r7, #4]
 800abbe:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800abc0:	6878      	ldr	r0, [r7, #4]
 800abc2:	4798      	blx	r3
    handled = 1UL;
 800abc4:	2301      	movs	r3, #1
 800abc6:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_TXP) && \
 800abc8:	69bb      	ldr	r3, [r7, #24]
 800abca:	f003 0320 	and.w	r3, r3, #32
 800abce:	2b00      	cmp	r3, #0
 800abd0:	d10f      	bne.n	800abf2 <HAL_SPI_IRQHandler+0xee>
 800abd2:	69bb      	ldr	r3, [r7, #24]
 800abd4:	f003 0302 	and.w	r3, r3, #2
 800abd8:	2b00      	cmp	r3, #0
 800abda:	d00a      	beq.n	800abf2 <HAL_SPI_IRQHandler+0xee>
      HAL_IS_BIT_CLR(trigger, SPI_FLAG_DXP))
 800abdc:	69bb      	ldr	r3, [r7, #24]
 800abde:	f003 0304 	and.w	r3, r3, #4
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_TXP) && \
 800abe2:	2b00      	cmp	r3, #0
 800abe4:	d105      	bne.n	800abf2 <HAL_SPI_IRQHandler+0xee>
  {
    hspi->TxISR(hspi);
 800abe6:	687b      	ldr	r3, [r7, #4]
 800abe8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800abea:	6878      	ldr	r0, [r7, #4]
 800abec:	4798      	blx	r3
    handled = 1UL;
 800abee:	2301      	movs	r3, #1
 800abf0:	627b      	str	r3, [r7, #36]	@ 0x24
  {
    __HAL_SPI_CLEAR_TSERFFLAG(hspi);
  }
#endif /* USE_SPI_RELOAD_TRANSFER */

  if (handled != 0UL)
 800abf2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800abf4:	2b00      	cmp	r3, #0
 800abf6:	f040 8147 	bne.w	800ae88 <HAL_SPI_IRQHandler+0x384>
  {
    return;
  }

  /* SPI End Of Transfer: DMA or IT based transfer */
  if (HAL_IS_BIT_SET(trigger, SPI_FLAG_EOT))
 800abfa:	69bb      	ldr	r3, [r7, #24]
 800abfc:	f003 0308 	and.w	r3, r3, #8
 800ac00:	2b00      	cmp	r3, #0
 800ac02:	f000 808b 	beq.w	800ad1c <HAL_SPI_IRQHandler+0x218>
  {
    /* Clear EOT/TXTF/SUSP flag */
    __HAL_SPI_CLEAR_EOTFLAG(hspi);
 800ac06:	687b      	ldr	r3, [r7, #4]
 800ac08:	681b      	ldr	r3, [r3, #0]
 800ac0a:	699a      	ldr	r2, [r3, #24]
 800ac0c:	687b      	ldr	r3, [r7, #4]
 800ac0e:	681b      	ldr	r3, [r3, #0]
 800ac10:	f042 0208 	orr.w	r2, r2, #8
 800ac14:	619a      	str	r2, [r3, #24]
    __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 800ac16:	687b      	ldr	r3, [r7, #4]
 800ac18:	681b      	ldr	r3, [r3, #0]
 800ac1a:	699a      	ldr	r2, [r3, #24]
 800ac1c:	687b      	ldr	r3, [r7, #4]
 800ac1e:	681b      	ldr	r3, [r3, #0]
 800ac20:	f042 0210 	orr.w	r2, r2, #16
 800ac24:	619a      	str	r2, [r3, #24]
    __HAL_SPI_CLEAR_SUSPFLAG(hspi);
 800ac26:	687b      	ldr	r3, [r7, #4]
 800ac28:	681b      	ldr	r3, [r3, #0]
 800ac2a:	699a      	ldr	r2, [r3, #24]
 800ac2c:	687b      	ldr	r3, [r7, #4]
 800ac2e:	681b      	ldr	r3, [r3, #0]
 800ac30:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800ac34:	619a      	str	r2, [r3, #24]

    /* Disable EOT interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_EOT);
 800ac36:	687b      	ldr	r3, [r7, #4]
 800ac38:	681b      	ldr	r3, [r3, #0]
 800ac3a:	691a      	ldr	r2, [r3, #16]
 800ac3c:	687b      	ldr	r3, [r7, #4]
 800ac3e:	681b      	ldr	r3, [r3, #0]
 800ac40:	f022 0208 	bic.w	r2, r2, #8
 800ac44:	611a      	str	r2, [r3, #16]

    /* For the IT based receive extra polling maybe required for last packet */
    if (HAL_IS_BIT_CLR(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN))
 800ac46:	687b      	ldr	r3, [r7, #4]
 800ac48:	681b      	ldr	r3, [r3, #0]
 800ac4a:	689b      	ldr	r3, [r3, #8]
 800ac4c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800ac50:	2b00      	cmp	r3, #0
 800ac52:	d13d      	bne.n	800acd0 <HAL_SPI_IRQHandler+0x1cc>
    {
      /* Pooling remaining data */
      while (hspi->RxXferCount != 0UL)
 800ac54:	e036      	b.n	800acc4 <HAL_SPI_IRQHandler+0x1c0>
      {
        /* Receive data in 32 Bit mode */
        if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 800ac56:	687b      	ldr	r3, [r7, #4]
 800ac58:	68db      	ldr	r3, [r3, #12]
 800ac5a:	2b0f      	cmp	r3, #15
 800ac5c:	d90b      	bls.n	800ac76 <HAL_SPI_IRQHandler+0x172>
        {
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 800ac5e:	687b      	ldr	r3, [r7, #4]
 800ac60:	681a      	ldr	r2, [r3, #0]
 800ac62:	687b      	ldr	r3, [r7, #4]
 800ac64:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800ac66:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800ac68:	601a      	str	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint32_t);
 800ac6a:	687b      	ldr	r3, [r7, #4]
 800ac6c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800ac6e:	1d1a      	adds	r2, r3, #4
 800ac70:	687b      	ldr	r3, [r7, #4]
 800ac72:	665a      	str	r2, [r3, #100]	@ 0x64
 800ac74:	e01d      	b.n	800acb2 <HAL_SPI_IRQHandler+0x1ae>
        }
        /* Receive data in 16 Bit mode */
        else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800ac76:	687b      	ldr	r3, [r7, #4]
 800ac78:	68db      	ldr	r3, [r3, #12]
 800ac7a:	2b07      	cmp	r3, #7
 800ac7c:	d90b      	bls.n	800ac96 <HAL_SPI_IRQHandler+0x192>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 800ac7e:	687b      	ldr	r3, [r7, #4]
 800ac80:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800ac82:	68fa      	ldr	r2, [r7, #12]
 800ac84:	8812      	ldrh	r2, [r2, #0]
 800ac86:	b292      	uxth	r2, r2
 800ac88:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800ac8a:	687b      	ldr	r3, [r7, #4]
 800ac8c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800ac8e:	1c9a      	adds	r2, r3, #2
 800ac90:	687b      	ldr	r3, [r7, #4]
 800ac92:	665a      	str	r2, [r3, #100]	@ 0x64
 800ac94:	e00d      	b.n	800acb2 <HAL_SPI_IRQHandler+0x1ae>
        }
        /* Receive data in 8 Bit mode */
        else
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800ac96:	687b      	ldr	r3, [r7, #4]
 800ac98:	681b      	ldr	r3, [r3, #0]
 800ac9a:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800ac9e:	687b      	ldr	r3, [r7, #4]
 800aca0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800aca2:	7812      	ldrb	r2, [r2, #0]
 800aca4:	b2d2      	uxtb	r2, r2
 800aca6:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 800aca8:	687b      	ldr	r3, [r7, #4]
 800acaa:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800acac:	1c5a      	adds	r2, r3, #1
 800acae:	687b      	ldr	r3, [r7, #4]
 800acb0:	665a      	str	r2, [r3, #100]	@ 0x64
        }

        hspi->RxXferCount--;
 800acb2:	687b      	ldr	r3, [r7, #4]
 800acb4:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800acb8:	b29b      	uxth	r3, r3
 800acba:	3b01      	subs	r3, #1
 800acbc:	b29a      	uxth	r2, r3
 800acbe:	687b      	ldr	r3, [r7, #4]
 800acc0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
      while (hspi->RxXferCount != 0UL)
 800acc4:	687b      	ldr	r3, [r7, #4]
 800acc6:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800acca:	b29b      	uxth	r3, r3
 800accc:	2b00      	cmp	r3, #0
 800acce:	d1c2      	bne.n	800ac56 <HAL_SPI_IRQHandler+0x152>
      }
    }

    /* Call SPI Standard close procedure */
    SPI_CloseTransfer(hspi);
 800acd0:	6878      	ldr	r0, [r7, #4]
 800acd2:	f000 f931 	bl	800af38 <SPI_CloseTransfer>

    hspi->State = HAL_SPI_STATE_READY;
 800acd6:	687b      	ldr	r3, [r7, #4]
 800acd8:	2201      	movs	r2, #1
 800acda:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800acde:	687b      	ldr	r3, [r7, #4]
 800ace0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800ace4:	2b00      	cmp	r3, #0
 800ace6:	d003      	beq.n	800acf0 <HAL_SPI_IRQHandler+0x1ec>
    {
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 800ace8:	6878      	ldr	r0, [r7, #4]
 800acea:	f000 f8f7 	bl	800aedc <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 800acee:	e0d0      	b.n	800ae92 <HAL_SPI_IRQHandler+0x38e>
    {
      hspi->TxCpltCallback(hspi);
    }
#else
    /* Call appropriate user callback */
    if (State == HAL_SPI_STATE_BUSY_TX_RX)
 800acf0:	7cfb      	ldrb	r3, [r7, #19]
 800acf2:	2b05      	cmp	r3, #5
 800acf4:	d103      	bne.n	800acfe <HAL_SPI_IRQHandler+0x1fa>
    {
      HAL_SPI_TxRxCpltCallback(hspi);
 800acf6:	6878      	ldr	r0, [r7, #4]
 800acf8:	f000 f8e6 	bl	800aec8 <HAL_SPI_TxRxCpltCallback>
    else
    {
      /* End of the appropriate call */
    }

    return;
 800acfc:	e0c6      	b.n	800ae8c <HAL_SPI_IRQHandler+0x388>
    else if (State == HAL_SPI_STATE_BUSY_RX)
 800acfe:	7cfb      	ldrb	r3, [r7, #19]
 800ad00:	2b04      	cmp	r3, #4
 800ad02:	d103      	bne.n	800ad0c <HAL_SPI_IRQHandler+0x208>
      HAL_SPI_RxCpltCallback(hspi);
 800ad04:	6878      	ldr	r0, [r7, #4]
 800ad06:	f000 f8d5 	bl	800aeb4 <HAL_SPI_RxCpltCallback>
    return;
 800ad0a:	e0bf      	b.n	800ae8c <HAL_SPI_IRQHandler+0x388>
    else if (State == HAL_SPI_STATE_BUSY_TX)
 800ad0c:	7cfb      	ldrb	r3, [r7, #19]
 800ad0e:	2b03      	cmp	r3, #3
 800ad10:	f040 80bc 	bne.w	800ae8c <HAL_SPI_IRQHandler+0x388>
      HAL_SPI_TxCpltCallback(hspi);
 800ad14:	6878      	ldr	r0, [r7, #4]
 800ad16:	f000 f8c3 	bl	800aea0 <HAL_SPI_TxCpltCallback>
    return;
 800ad1a:	e0b7      	b.n	800ae8c <HAL_SPI_IRQHandler+0x388>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if ((trigger & (SPI_FLAG_MODF | SPI_FLAG_OVR | SPI_FLAG_FRE | SPI_FLAG_UDR)) != 0UL)
 800ad1c:	69bb      	ldr	r3, [r7, #24]
 800ad1e:	f403 7358 	and.w	r3, r3, #864	@ 0x360
 800ad22:	2b00      	cmp	r3, #0
 800ad24:	f000 80b5 	beq.w	800ae92 <HAL_SPI_IRQHandler+0x38e>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if ((trigger & SPI_FLAG_OVR) != 0UL)
 800ad28:	69bb      	ldr	r3, [r7, #24]
 800ad2a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ad2e:	2b00      	cmp	r3, #0
 800ad30:	d00f      	beq.n	800ad52 <HAL_SPI_IRQHandler+0x24e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800ad32:	687b      	ldr	r3, [r7, #4]
 800ad34:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800ad38:	f043 0204 	orr.w	r2, r3, #4
 800ad3c:	687b      	ldr	r3, [r7, #4]
 800ad3e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800ad42:	687b      	ldr	r3, [r7, #4]
 800ad44:	681b      	ldr	r3, [r3, #0]
 800ad46:	699a      	ldr	r2, [r3, #24]
 800ad48:	687b      	ldr	r3, [r7, #4]
 800ad4a:	681b      	ldr	r3, [r3, #0]
 800ad4c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800ad50:	619a      	str	r2, [r3, #24]
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if ((trigger & SPI_FLAG_MODF) != 0UL)
 800ad52:	69bb      	ldr	r3, [r7, #24]
 800ad54:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800ad58:	2b00      	cmp	r3, #0
 800ad5a:	d00f      	beq.n	800ad7c <HAL_SPI_IRQHandler+0x278>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800ad5c:	687b      	ldr	r3, [r7, #4]
 800ad5e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800ad62:	f043 0201 	orr.w	r2, r3, #1
 800ad66:	687b      	ldr	r3, [r7, #4]
 800ad68:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800ad6c:	687b      	ldr	r3, [r7, #4]
 800ad6e:	681b      	ldr	r3, [r3, #0]
 800ad70:	699a      	ldr	r2, [r3, #24]
 800ad72:	687b      	ldr	r3, [r7, #4]
 800ad74:	681b      	ldr	r3, [r3, #0]
 800ad76:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800ad7a:	619a      	str	r2, [r3, #24]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if ((trigger & SPI_FLAG_FRE) != 0UL)
 800ad7c:	69bb      	ldr	r3, [r7, #24]
 800ad7e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800ad82:	2b00      	cmp	r3, #0
 800ad84:	d00f      	beq.n	800ada6 <HAL_SPI_IRQHandler+0x2a2>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 800ad86:	687b      	ldr	r3, [r7, #4]
 800ad88:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800ad8c:	f043 0208 	orr.w	r2, r3, #8
 800ad90:	687b      	ldr	r3, [r7, #4]
 800ad92:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 800ad96:	687b      	ldr	r3, [r7, #4]
 800ad98:	681b      	ldr	r3, [r3, #0]
 800ad9a:	699a      	ldr	r2, [r3, #24]
 800ad9c:	687b      	ldr	r3, [r7, #4]
 800ad9e:	681b      	ldr	r3, [r3, #0]
 800ada0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800ada4:	619a      	str	r2, [r3, #24]
    }

    /* SPI Underrun error interrupt occurred ------------------------------------*/
    if ((trigger & SPI_FLAG_UDR) != 0UL)
 800ada6:	69bb      	ldr	r3, [r7, #24]
 800ada8:	f003 0320 	and.w	r3, r3, #32
 800adac:	2b00      	cmp	r3, #0
 800adae:	d00f      	beq.n	800add0 <HAL_SPI_IRQHandler+0x2cc>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 800adb0:	687b      	ldr	r3, [r7, #4]
 800adb2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800adb6:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800adba:	687b      	ldr	r3, [r7, #4]
 800adbc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 800adc0:	687b      	ldr	r3, [r7, #4]
 800adc2:	681b      	ldr	r3, [r3, #0]
 800adc4:	699a      	ldr	r2, [r3, #24]
 800adc6:	687b      	ldr	r3, [r7, #4]
 800adc8:	681b      	ldr	r3, [r3, #0]
 800adca:	f042 0220 	orr.w	r2, r2, #32
 800adce:	619a      	str	r2, [r3, #24]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800add0:	687b      	ldr	r3, [r7, #4]
 800add2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800add6:	2b00      	cmp	r3, #0
 800add8:	d05a      	beq.n	800ae90 <HAL_SPI_IRQHandler+0x38c>
    {
      /* Disable SPI peripheral */
      __HAL_SPI_DISABLE(hspi);
 800adda:	687b      	ldr	r3, [r7, #4]
 800addc:	681b      	ldr	r3, [r3, #0]
 800adde:	681a      	ldr	r2, [r3, #0]
 800ade0:	687b      	ldr	r3, [r7, #4]
 800ade2:	681b      	ldr	r3, [r3, #0]
 800ade4:	f022 0201 	bic.w	r2, r2, #1
 800ade8:	601a      	str	r2, [r3, #0]

      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_RXP | SPI_IT_TXP | SPI_IT_MODF |
 800adea:	687b      	ldr	r3, [r7, #4]
 800adec:	681b      	ldr	r3, [r3, #0]
 800adee:	6919      	ldr	r1, [r3, #16]
 800adf0:	687b      	ldr	r3, [r7, #4]
 800adf2:	681a      	ldr	r2, [r3, #0]
 800adf4:	4b28      	ldr	r3, [pc, #160]	@ (800ae98 <HAL_SPI_IRQHandler+0x394>)
 800adf6:	400b      	ands	r3, r1
 800adf8:	6113      	str	r3, [r2, #16]
                                  SPI_IT_OVR | SPI_IT_FRE | SPI_IT_UDR));

      /* Disable the SPI DMA requests if enabled */
      if (HAL_IS_BIT_SET(cfg1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN))
 800adfa:	697b      	ldr	r3, [r7, #20]
 800adfc:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800ae00:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 800ae04:	d138      	bne.n	800ae78 <HAL_SPI_IRQHandler+0x374>
      {
        /* Disable the SPI DMA requests */
        CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 800ae06:	687b      	ldr	r3, [r7, #4]
 800ae08:	681b      	ldr	r3, [r3, #0]
 800ae0a:	689a      	ldr	r2, [r3, #8]
 800ae0c:	687b      	ldr	r3, [r7, #4]
 800ae0e:	681b      	ldr	r3, [r3, #0]
 800ae10:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 800ae14:	609a      	str	r2, [r3, #8]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 800ae16:	687b      	ldr	r3, [r7, #4]
 800ae18:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800ae1a:	2b00      	cmp	r3, #0
 800ae1c:	d013      	beq.n	800ae46 <HAL_SPI_IRQHandler+0x342>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 800ae1e:	687b      	ldr	r3, [r7, #4]
 800ae20:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800ae22:	4a1e      	ldr	r2, [pc, #120]	@ (800ae9c <HAL_SPI_IRQHandler+0x398>)
 800ae24:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 800ae26:	687b      	ldr	r3, [r7, #4]
 800ae28:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800ae2a:	4618      	mov	r0, r3
 800ae2c:	f7f9 fcb2 	bl	8004794 <HAL_DMA_Abort_IT>
 800ae30:	4603      	mov	r3, r0
 800ae32:	2b00      	cmp	r3, #0
 800ae34:	d007      	beq.n	800ae46 <HAL_SPI_IRQHandler+0x342>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800ae36:	687b      	ldr	r3, [r7, #4]
 800ae38:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800ae3c:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800ae40:	687b      	ldr	r3, [r7, #4]
 800ae42:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 800ae46:	687b      	ldr	r3, [r7, #4]
 800ae48:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800ae4a:	2b00      	cmp	r3, #0
 800ae4c:	d020      	beq.n	800ae90 <HAL_SPI_IRQHandler+0x38c>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 800ae4e:	687b      	ldr	r3, [r7, #4]
 800ae50:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800ae52:	4a12      	ldr	r2, [pc, #72]	@ (800ae9c <HAL_SPI_IRQHandler+0x398>)
 800ae54:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 800ae56:	687b      	ldr	r3, [r7, #4]
 800ae58:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800ae5a:	4618      	mov	r0, r3
 800ae5c:	f7f9 fc9a 	bl	8004794 <HAL_DMA_Abort_IT>
 800ae60:	4603      	mov	r3, r0
 800ae62:	2b00      	cmp	r3, #0
 800ae64:	d014      	beq.n	800ae90 <HAL_SPI_IRQHandler+0x38c>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800ae66:	687b      	ldr	r3, [r7, #4]
 800ae68:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800ae6c:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800ae70:	687b      	ldr	r3, [r7, #4]
 800ae72:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#else
        HAL_SPI_ErrorCallback(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 800ae76:	e00b      	b.n	800ae90 <HAL_SPI_IRQHandler+0x38c>
        hspi->State = HAL_SPI_STATE_READY;
 800ae78:	687b      	ldr	r3, [r7, #4]
 800ae7a:	2201      	movs	r2, #1
 800ae7c:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
        HAL_SPI_ErrorCallback(hspi);
 800ae80:	6878      	ldr	r0, [r7, #4]
 800ae82:	f000 f82b 	bl	800aedc <HAL_SPI_ErrorCallback>
    return;
 800ae86:	e003      	b.n	800ae90 <HAL_SPI_IRQHandler+0x38c>
    return;
 800ae88:	bf00      	nop
 800ae8a:	e002      	b.n	800ae92 <HAL_SPI_IRQHandler+0x38e>
    return;
 800ae8c:	bf00      	nop
 800ae8e:	e000      	b.n	800ae92 <HAL_SPI_IRQHandler+0x38e>
    return;
 800ae90:	bf00      	nop
  }
}
 800ae92:	3728      	adds	r7, #40	@ 0x28
 800ae94:	46bd      	mov	sp, r7
 800ae96:	bd80      	pop	{r7, pc}
 800ae98:	fffffc94 	.word	0xfffffc94
 800ae9c:	0800af05 	.word	0x0800af05

0800aea0 <HAL_SPI_TxCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 800aea0:	b480      	push	{r7}
 800aea2:	b083      	sub	sp, #12
 800aea4:	af00      	add	r7, sp, #0
 800aea6:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxCpltCallback should be implemented in the user file
   */
}
 800aea8:	bf00      	nop
 800aeaa:	370c      	adds	r7, #12
 800aeac:	46bd      	mov	sp, r7
 800aeae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aeb2:	4770      	bx	lr

0800aeb4 <HAL_SPI_RxCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 800aeb4:	b480      	push	{r7}
 800aeb6:	b083      	sub	sp, #12
 800aeb8:	af00      	add	r7, sp, #0
 800aeba:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxCpltCallback should be implemented in the user file
   */
}
 800aebc:	bf00      	nop
 800aebe:	370c      	adds	r7, #12
 800aec0:	46bd      	mov	sp, r7
 800aec2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aec6:	4770      	bx	lr

0800aec8 <HAL_SPI_TxRxCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 800aec8:	b480      	push	{r7}
 800aeca:	b083      	sub	sp, #12
 800aecc:	af00      	add	r7, sp, #0
 800aece:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxCpltCallback should be implemented in the user file
   */
}
 800aed0:	bf00      	nop
 800aed2:	370c      	adds	r7, #12
 800aed4:	46bd      	mov	sp, r7
 800aed6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aeda:	4770      	bx	lr

0800aedc <HAL_SPI_ErrorCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 800aedc:	b480      	push	{r7}
 800aede:	b083      	sub	sp, #12
 800aee0:	af00      	add	r7, sp, #0
 800aee2:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 800aee4:	bf00      	nop
 800aee6:	370c      	adds	r7, #12
 800aee8:	46bd      	mov	sp, r7
 800aeea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aeee:	4770      	bx	lr

0800aef0 <HAL_SPI_SuspendCallback>:
  * @brief  SPI Suspend callback.
  * @param  hspi SPI handle.
  * @retval None
  */
__weak void HAL_SPI_SuspendCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 800aef0:	b480      	push	{r7}
 800aef2:	b083      	sub	sp, #12
 800aef4:	af00      	add	r7, sp, #0
 800aef6:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_SuspendCallback can be implemented in the user file.
   */
}
 800aef8:	bf00      	nop
 800aefa:	370c      	adds	r7, #12
 800aefc:	46bd      	mov	sp, r7
 800aefe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af02:	4770      	bx	lr

0800af04 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800af04:	b580      	push	{r7, lr}
 800af06:	b084      	sub	sp, #16
 800af08:	af00      	add	r7, sp, #0
 800af0a:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800af0c:	687b      	ldr	r3, [r7, #4]
 800af0e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800af10:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = (uint16_t) 0UL;
 800af12:	68fb      	ldr	r3, [r7, #12]
 800af14:	2200      	movs	r2, #0
 800af16:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  hspi->TxXferCount = (uint16_t) 0UL;
 800af1a:	68fb      	ldr	r3, [r7, #12]
 800af1c:	2200      	movs	r2, #0
 800af1e:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62

  /* Restore hspi->State to Ready */
  hspi->State = HAL_SPI_STATE_READY;
 800af22:	68fb      	ldr	r3, [r7, #12]
 800af24:	2201      	movs	r2, #1
 800af26:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 800af2a:	68f8      	ldr	r0, [r7, #12]
 800af2c:	f7ff ffd6 	bl	800aedc <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800af30:	bf00      	nop
 800af32:	3710      	adds	r7, #16
 800af34:	46bd      	mov	sp, r7
 800af36:	bd80      	pop	{r7, pc}

0800af38 <SPI_CloseTransfer>:
  *               the configuration information for SPI module.
  * @retval HAL_ERROR: if any error detected
  *         HAL_OK: if nothing detected
  */
static void SPI_CloseTransfer(SPI_HandleTypeDef *hspi)
{
 800af38:	b480      	push	{r7}
 800af3a:	b085      	sub	sp, #20
 800af3c:	af00      	add	r7, sp, #0
 800af3e:	6078      	str	r0, [r7, #4]
  uint32_t itflag = hspi->Instance->SR;
 800af40:	687b      	ldr	r3, [r7, #4]
 800af42:	681b      	ldr	r3, [r3, #0]
 800af44:	695b      	ldr	r3, [r3, #20]
 800af46:	60fb      	str	r3, [r7, #12]

  __HAL_SPI_CLEAR_EOTFLAG(hspi);
 800af48:	687b      	ldr	r3, [r7, #4]
 800af4a:	681b      	ldr	r3, [r3, #0]
 800af4c:	699a      	ldr	r2, [r3, #24]
 800af4e:	687b      	ldr	r3, [r7, #4]
 800af50:	681b      	ldr	r3, [r3, #0]
 800af52:	f042 0208 	orr.w	r2, r2, #8
 800af56:	619a      	str	r2, [r3, #24]
  __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 800af58:	687b      	ldr	r3, [r7, #4]
 800af5a:	681b      	ldr	r3, [r3, #0]
 800af5c:	699a      	ldr	r2, [r3, #24]
 800af5e:	687b      	ldr	r3, [r7, #4]
 800af60:	681b      	ldr	r3, [r3, #0]
 800af62:	f042 0210 	orr.w	r2, r2, #16
 800af66:	619a      	str	r2, [r3, #24]

  /* Disable SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800af68:	687b      	ldr	r3, [r7, #4]
 800af6a:	681b      	ldr	r3, [r3, #0]
 800af6c:	681a      	ldr	r2, [r3, #0]
 800af6e:	687b      	ldr	r3, [r7, #4]
 800af70:	681b      	ldr	r3, [r3, #0]
 800af72:	f022 0201 	bic.w	r2, r2, #1
 800af76:	601a      	str	r2, [r3, #0]

  /* Disable ITs */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXP | SPI_IT_RXP | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR | \
 800af78:	687b      	ldr	r3, [r7, #4]
 800af7a:	681b      	ldr	r3, [r3, #0]
 800af7c:	6919      	ldr	r1, [r3, #16]
 800af7e:	687b      	ldr	r3, [r7, #4]
 800af80:	681a      	ldr	r2, [r3, #0]
 800af82:	4b3c      	ldr	r3, [pc, #240]	@ (800b074 <SPI_CloseTransfer+0x13c>)
 800af84:	400b      	ands	r3, r1
 800af86:	6113      	str	r3, [r2, #16]
                              SPI_IT_FRE | SPI_IT_MODF));

  /* Disable Tx DMA Request */
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 800af88:	687b      	ldr	r3, [r7, #4]
 800af8a:	681b      	ldr	r3, [r3, #0]
 800af8c:	689a      	ldr	r2, [r3, #8]
 800af8e:	687b      	ldr	r3, [r7, #4]
 800af90:	681b      	ldr	r3, [r3, #0]
 800af92:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 800af96:	609a      	str	r2, [r3, #8]

  /* Report UnderRun error for non RX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800af98:	687b      	ldr	r3, [r7, #4]
 800af9a:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 800af9e:	b2db      	uxtb	r3, r3
 800afa0:	2b04      	cmp	r3, #4
 800afa2:	d014      	beq.n	800afce <SPI_CloseTransfer+0x96>
  {
    if ((itflag & SPI_FLAG_UDR) != 0UL)
 800afa4:	68fb      	ldr	r3, [r7, #12]
 800afa6:	f003 0320 	and.w	r3, r3, #32
 800afaa:	2b00      	cmp	r3, #0
 800afac:	d00f      	beq.n	800afce <SPI_CloseTransfer+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 800afae:	687b      	ldr	r3, [r7, #4]
 800afb0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800afb4:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800afb8:	687b      	ldr	r3, [r7, #4]
 800afba:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 800afbe:	687b      	ldr	r3, [r7, #4]
 800afc0:	681b      	ldr	r3, [r3, #0]
 800afc2:	699a      	ldr	r2, [r3, #24]
 800afc4:	687b      	ldr	r3, [r7, #4]
 800afc6:	681b      	ldr	r3, [r3, #0]
 800afc8:	f042 0220 	orr.w	r2, r2, #32
 800afcc:	619a      	str	r2, [r3, #24]
    }
  }

  /* Report OverRun error for non TX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 800afce:	687b      	ldr	r3, [r7, #4]
 800afd0:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 800afd4:	b2db      	uxtb	r3, r3
 800afd6:	2b03      	cmp	r3, #3
 800afd8:	d014      	beq.n	800b004 <SPI_CloseTransfer+0xcc>
  {
    if ((itflag & SPI_FLAG_OVR) != 0UL)
 800afda:	68fb      	ldr	r3, [r7, #12]
 800afdc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800afe0:	2b00      	cmp	r3, #0
 800afe2:	d00f      	beq.n	800b004 <SPI_CloseTransfer+0xcc>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800afe4:	687b      	ldr	r3, [r7, #4]
 800afe6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800afea:	f043 0204 	orr.w	r2, r3, #4
 800afee:	687b      	ldr	r3, [r7, #4]
 800aff0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800aff4:	687b      	ldr	r3, [r7, #4]
 800aff6:	681b      	ldr	r3, [r3, #0]
 800aff8:	699a      	ldr	r2, [r3, #24]
 800affa:	687b      	ldr	r3, [r7, #4]
 800affc:	681b      	ldr	r3, [r3, #0]
 800affe:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800b002:	619a      	str	r2, [r3, #24]
    }
#endif /* USE_SPI_CRC */
  }

  /* SPI Mode Fault error interrupt occurred -------------------------------*/
  if ((itflag & SPI_FLAG_MODF) != 0UL)
 800b004:	68fb      	ldr	r3, [r7, #12]
 800b006:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800b00a:	2b00      	cmp	r3, #0
 800b00c:	d00f      	beq.n	800b02e <SPI_CloseTransfer+0xf6>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800b00e:	687b      	ldr	r3, [r7, #4]
 800b010:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800b014:	f043 0201 	orr.w	r2, r3, #1
 800b018:	687b      	ldr	r3, [r7, #4]
 800b01a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800b01e:	687b      	ldr	r3, [r7, #4]
 800b020:	681b      	ldr	r3, [r3, #0]
 800b022:	699a      	ldr	r2, [r3, #24]
 800b024:	687b      	ldr	r3, [r7, #4]
 800b026:	681b      	ldr	r3, [r3, #0]
 800b028:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800b02c:	619a      	str	r2, [r3, #24]
  }

  /* SPI Frame error interrupt occurred ------------------------------------*/
  if ((itflag & SPI_FLAG_FRE) != 0UL)
 800b02e:	68fb      	ldr	r3, [r7, #12]
 800b030:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b034:	2b00      	cmp	r3, #0
 800b036:	d00f      	beq.n	800b058 <SPI_CloseTransfer+0x120>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 800b038:	687b      	ldr	r3, [r7, #4]
 800b03a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800b03e:	f043 0208 	orr.w	r2, r3, #8
 800b042:	687b      	ldr	r3, [r7, #4]
 800b044:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    __HAL_SPI_CLEAR_FREFLAG(hspi);
 800b048:	687b      	ldr	r3, [r7, #4]
 800b04a:	681b      	ldr	r3, [r3, #0]
 800b04c:	699a      	ldr	r2, [r3, #24]
 800b04e:	687b      	ldr	r3, [r7, #4]
 800b050:	681b      	ldr	r3, [r3, #0]
 800b052:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800b056:	619a      	str	r2, [r3, #24]
  }

  hspi->TxXferCount = (uint16_t)0UL;
 800b058:	687b      	ldr	r3, [r7, #4]
 800b05a:	2200      	movs	r2, #0
 800b05c:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
  hspi->RxXferCount = (uint16_t)0UL;
 800b060:	687b      	ldr	r3, [r7, #4]
 800b062:	2200      	movs	r2, #0
 800b064:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
}
 800b068:	bf00      	nop
 800b06a:	3714      	adds	r7, #20
 800b06c:	46bd      	mov	sp, r7
 800b06e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b072:	4770      	bx	lr
 800b074:	fffffc90 	.word	0xfffffc90

0800b078 <SPI_WaitOnFlagUntilTimeout>:
  * @param Tickstart: Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitOnFlagUntilTimeout(const SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 800b078:	b580      	push	{r7, lr}
 800b07a:	b084      	sub	sp, #16
 800b07c:	af00      	add	r7, sp, #0
 800b07e:	60f8      	str	r0, [r7, #12]
 800b080:	60b9      	str	r1, [r7, #8]
 800b082:	603b      	str	r3, [r7, #0]
 800b084:	4613      	mov	r3, r2
 800b086:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 800b088:	e010      	b.n	800b0ac <SPI_WaitOnFlagUntilTimeout+0x34>
  {
    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800b08a:	f7f8 fc21 	bl	80038d0 <HAL_GetTick>
 800b08e:	4602      	mov	r2, r0
 800b090:	69bb      	ldr	r3, [r7, #24]
 800b092:	1ad3      	subs	r3, r2, r3
 800b094:	683a      	ldr	r2, [r7, #0]
 800b096:	429a      	cmp	r2, r3
 800b098:	d803      	bhi.n	800b0a2 <SPI_WaitOnFlagUntilTimeout+0x2a>
 800b09a:	683b      	ldr	r3, [r7, #0]
 800b09c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b0a0:	d102      	bne.n	800b0a8 <SPI_WaitOnFlagUntilTimeout+0x30>
 800b0a2:	683b      	ldr	r3, [r7, #0]
 800b0a4:	2b00      	cmp	r3, #0
 800b0a6:	d101      	bne.n	800b0ac <SPI_WaitOnFlagUntilTimeout+0x34>
    {
      return HAL_TIMEOUT;
 800b0a8:	2303      	movs	r3, #3
 800b0aa:	e00f      	b.n	800b0cc <SPI_WaitOnFlagUntilTimeout+0x54>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 800b0ac:	68fb      	ldr	r3, [r7, #12]
 800b0ae:	681b      	ldr	r3, [r3, #0]
 800b0b0:	695a      	ldr	r2, [r3, #20]
 800b0b2:	68bb      	ldr	r3, [r7, #8]
 800b0b4:	4013      	ands	r3, r2
 800b0b6:	68ba      	ldr	r2, [r7, #8]
 800b0b8:	429a      	cmp	r2, r3
 800b0ba:	bf0c      	ite	eq
 800b0bc:	2301      	moveq	r3, #1
 800b0be:	2300      	movne	r3, #0
 800b0c0:	b2db      	uxtb	r3, r3
 800b0c2:	461a      	mov	r2, r3
 800b0c4:	79fb      	ldrb	r3, [r7, #7]
 800b0c6:	429a      	cmp	r2, r3
 800b0c8:	d0df      	beq.n	800b08a <SPI_WaitOnFlagUntilTimeout+0x12>
    }
  }
  return HAL_OK;
 800b0ca:	2300      	movs	r3, #0
}
 800b0cc:	4618      	mov	r0, r3
 800b0ce:	3710      	adds	r7, #16
 800b0d0:	46bd      	mov	sp, r7
 800b0d2:	bd80      	pop	{r7, pc}

0800b0d4 <SPI_GetPacketSize>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(const SPI_HandleTypeDef *hspi)
{
 800b0d4:	b480      	push	{r7}
 800b0d6:	b085      	sub	sp, #20
 800b0d8:	af00      	add	r7, sp, #0
 800b0da:	6078      	str	r0, [r7, #4]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 800b0dc:	687b      	ldr	r3, [r7, #4]
 800b0de:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b0e0:	095b      	lsrs	r3, r3, #5
 800b0e2:	3301      	adds	r3, #1
 800b0e4:	60fb      	str	r3, [r7, #12]
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 800b0e6:	687b      	ldr	r3, [r7, #4]
 800b0e8:	68db      	ldr	r3, [r3, #12]
 800b0ea:	3301      	adds	r3, #1
 800b0ec:	60bb      	str	r3, [r7, #8]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 800b0ee:	68bb      	ldr	r3, [r7, #8]
 800b0f0:	3307      	adds	r3, #7
 800b0f2:	08db      	lsrs	r3, r3, #3
 800b0f4:	60bb      	str	r3, [r7, #8]

  return data_size * fifo_threashold;
 800b0f6:	68bb      	ldr	r3, [r7, #8]
 800b0f8:	68fa      	ldr	r2, [r7, #12]
 800b0fa:	fb02 f303 	mul.w	r3, r2, r3
}
 800b0fe:	4618      	mov	r0, r3
 800b100:	3714      	adds	r7, #20
 800b102:	46bd      	mov	sp, r7
 800b104:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b108:	4770      	bx	lr

0800b10a <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800b10a:	b580      	push	{r7, lr}
 800b10c:	b082      	sub	sp, #8
 800b10e:	af00      	add	r7, sp, #0
 800b110:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800b112:	687b      	ldr	r3, [r7, #4]
 800b114:	2b00      	cmp	r3, #0
 800b116:	d101      	bne.n	800b11c <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800b118:	2301      	movs	r3, #1
 800b11a:	e049      	b.n	800b1b0 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800b11c:	687b      	ldr	r3, [r7, #4]
 800b11e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800b122:	b2db      	uxtb	r3, r3
 800b124:	2b00      	cmp	r3, #0
 800b126:	d106      	bne.n	800b136 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800b128:	687b      	ldr	r3, [r7, #4]
 800b12a:	2200      	movs	r2, #0
 800b12c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800b130:	6878      	ldr	r0, [r7, #4]
 800b132:	f000 f841 	bl	800b1b8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b136:	687b      	ldr	r3, [r7, #4]
 800b138:	2202      	movs	r2, #2
 800b13a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800b13e:	687b      	ldr	r3, [r7, #4]
 800b140:	681a      	ldr	r2, [r3, #0]
 800b142:	687b      	ldr	r3, [r7, #4]
 800b144:	3304      	adds	r3, #4
 800b146:	4619      	mov	r1, r3
 800b148:	4610      	mov	r0, r2
 800b14a:	f000 fc7d 	bl	800ba48 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800b14e:	687b      	ldr	r3, [r7, #4]
 800b150:	2201      	movs	r2, #1
 800b152:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800b156:	687b      	ldr	r3, [r7, #4]
 800b158:	2201      	movs	r2, #1
 800b15a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800b15e:	687b      	ldr	r3, [r7, #4]
 800b160:	2201      	movs	r2, #1
 800b162:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800b166:	687b      	ldr	r3, [r7, #4]
 800b168:	2201      	movs	r2, #1
 800b16a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800b16e:	687b      	ldr	r3, [r7, #4]
 800b170:	2201      	movs	r2, #1
 800b172:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800b176:	687b      	ldr	r3, [r7, #4]
 800b178:	2201      	movs	r2, #1
 800b17a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800b17e:	687b      	ldr	r3, [r7, #4]
 800b180:	2201      	movs	r2, #1
 800b182:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800b186:	687b      	ldr	r3, [r7, #4]
 800b188:	2201      	movs	r2, #1
 800b18a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800b18e:	687b      	ldr	r3, [r7, #4]
 800b190:	2201      	movs	r2, #1
 800b192:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800b196:	687b      	ldr	r3, [r7, #4]
 800b198:	2201      	movs	r2, #1
 800b19a:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800b19e:	687b      	ldr	r3, [r7, #4]
 800b1a0:	2201      	movs	r2, #1
 800b1a2:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800b1a6:	687b      	ldr	r3, [r7, #4]
 800b1a8:	2201      	movs	r2, #1
 800b1aa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800b1ae:	2300      	movs	r3, #0
}
 800b1b0:	4618      	mov	r0, r3
 800b1b2:	3708      	adds	r7, #8
 800b1b4:	46bd      	mov	sp, r7
 800b1b6:	bd80      	pop	{r7, pc}

0800b1b8 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 800b1b8:	b480      	push	{r7}
 800b1ba:	b083      	sub	sp, #12
 800b1bc:	af00      	add	r7, sp, #0
 800b1be:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 800b1c0:	bf00      	nop
 800b1c2:	370c      	adds	r7, #12
 800b1c4:	46bd      	mov	sp, r7
 800b1c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1ca:	4770      	bx	lr

0800b1cc <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800b1cc:	b480      	push	{r7}
 800b1ce:	b085      	sub	sp, #20
 800b1d0:	af00      	add	r7, sp, #0
 800b1d2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800b1d4:	687b      	ldr	r3, [r7, #4]
 800b1d6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800b1da:	b2db      	uxtb	r3, r3
 800b1dc:	2b01      	cmp	r3, #1
 800b1de:	d001      	beq.n	800b1e4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800b1e0:	2301      	movs	r3, #1
 800b1e2:	e05e      	b.n	800b2a2 <HAL_TIM_Base_Start_IT+0xd6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b1e4:	687b      	ldr	r3, [r7, #4]
 800b1e6:	2202      	movs	r2, #2
 800b1e8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800b1ec:	687b      	ldr	r3, [r7, #4]
 800b1ee:	681b      	ldr	r3, [r3, #0]
 800b1f0:	68da      	ldr	r2, [r3, #12]
 800b1f2:	687b      	ldr	r3, [r7, #4]
 800b1f4:	681b      	ldr	r3, [r3, #0]
 800b1f6:	f042 0201 	orr.w	r2, r2, #1
 800b1fa:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800b1fc:	687b      	ldr	r3, [r7, #4]
 800b1fe:	681b      	ldr	r3, [r3, #0]
 800b200:	4a2b      	ldr	r2, [pc, #172]	@ (800b2b0 <HAL_TIM_Base_Start_IT+0xe4>)
 800b202:	4293      	cmp	r3, r2
 800b204:	d02c      	beq.n	800b260 <HAL_TIM_Base_Start_IT+0x94>
 800b206:	687b      	ldr	r3, [r7, #4]
 800b208:	681b      	ldr	r3, [r3, #0]
 800b20a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b20e:	d027      	beq.n	800b260 <HAL_TIM_Base_Start_IT+0x94>
 800b210:	687b      	ldr	r3, [r7, #4]
 800b212:	681b      	ldr	r3, [r3, #0]
 800b214:	4a27      	ldr	r2, [pc, #156]	@ (800b2b4 <HAL_TIM_Base_Start_IT+0xe8>)
 800b216:	4293      	cmp	r3, r2
 800b218:	d022      	beq.n	800b260 <HAL_TIM_Base_Start_IT+0x94>
 800b21a:	687b      	ldr	r3, [r7, #4]
 800b21c:	681b      	ldr	r3, [r3, #0]
 800b21e:	4a26      	ldr	r2, [pc, #152]	@ (800b2b8 <HAL_TIM_Base_Start_IT+0xec>)
 800b220:	4293      	cmp	r3, r2
 800b222:	d01d      	beq.n	800b260 <HAL_TIM_Base_Start_IT+0x94>
 800b224:	687b      	ldr	r3, [r7, #4]
 800b226:	681b      	ldr	r3, [r3, #0]
 800b228:	4a24      	ldr	r2, [pc, #144]	@ (800b2bc <HAL_TIM_Base_Start_IT+0xf0>)
 800b22a:	4293      	cmp	r3, r2
 800b22c:	d018      	beq.n	800b260 <HAL_TIM_Base_Start_IT+0x94>
 800b22e:	687b      	ldr	r3, [r7, #4]
 800b230:	681b      	ldr	r3, [r3, #0]
 800b232:	4a23      	ldr	r2, [pc, #140]	@ (800b2c0 <HAL_TIM_Base_Start_IT+0xf4>)
 800b234:	4293      	cmp	r3, r2
 800b236:	d013      	beq.n	800b260 <HAL_TIM_Base_Start_IT+0x94>
 800b238:	687b      	ldr	r3, [r7, #4]
 800b23a:	681b      	ldr	r3, [r3, #0]
 800b23c:	4a21      	ldr	r2, [pc, #132]	@ (800b2c4 <HAL_TIM_Base_Start_IT+0xf8>)
 800b23e:	4293      	cmp	r3, r2
 800b240:	d00e      	beq.n	800b260 <HAL_TIM_Base_Start_IT+0x94>
 800b242:	687b      	ldr	r3, [r7, #4]
 800b244:	681b      	ldr	r3, [r3, #0]
 800b246:	4a20      	ldr	r2, [pc, #128]	@ (800b2c8 <HAL_TIM_Base_Start_IT+0xfc>)
 800b248:	4293      	cmp	r3, r2
 800b24a:	d009      	beq.n	800b260 <HAL_TIM_Base_Start_IT+0x94>
 800b24c:	687b      	ldr	r3, [r7, #4]
 800b24e:	681b      	ldr	r3, [r3, #0]
 800b250:	4a1e      	ldr	r2, [pc, #120]	@ (800b2cc <HAL_TIM_Base_Start_IT+0x100>)
 800b252:	4293      	cmp	r3, r2
 800b254:	d004      	beq.n	800b260 <HAL_TIM_Base_Start_IT+0x94>
 800b256:	687b      	ldr	r3, [r7, #4]
 800b258:	681b      	ldr	r3, [r3, #0]
 800b25a:	4a1d      	ldr	r2, [pc, #116]	@ (800b2d0 <HAL_TIM_Base_Start_IT+0x104>)
 800b25c:	4293      	cmp	r3, r2
 800b25e:	d115      	bne.n	800b28c <HAL_TIM_Base_Start_IT+0xc0>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800b260:	687b      	ldr	r3, [r7, #4]
 800b262:	681b      	ldr	r3, [r3, #0]
 800b264:	689a      	ldr	r2, [r3, #8]
 800b266:	4b1b      	ldr	r3, [pc, #108]	@ (800b2d4 <HAL_TIM_Base_Start_IT+0x108>)
 800b268:	4013      	ands	r3, r2
 800b26a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b26c:	68fb      	ldr	r3, [r7, #12]
 800b26e:	2b06      	cmp	r3, #6
 800b270:	d015      	beq.n	800b29e <HAL_TIM_Base_Start_IT+0xd2>
 800b272:	68fb      	ldr	r3, [r7, #12]
 800b274:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800b278:	d011      	beq.n	800b29e <HAL_TIM_Base_Start_IT+0xd2>
    {
      __HAL_TIM_ENABLE(htim);
 800b27a:	687b      	ldr	r3, [r7, #4]
 800b27c:	681b      	ldr	r3, [r3, #0]
 800b27e:	681a      	ldr	r2, [r3, #0]
 800b280:	687b      	ldr	r3, [r7, #4]
 800b282:	681b      	ldr	r3, [r3, #0]
 800b284:	f042 0201 	orr.w	r2, r2, #1
 800b288:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b28a:	e008      	b.n	800b29e <HAL_TIM_Base_Start_IT+0xd2>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800b28c:	687b      	ldr	r3, [r7, #4]
 800b28e:	681b      	ldr	r3, [r3, #0]
 800b290:	681a      	ldr	r2, [r3, #0]
 800b292:	687b      	ldr	r3, [r7, #4]
 800b294:	681b      	ldr	r3, [r3, #0]
 800b296:	f042 0201 	orr.w	r2, r2, #1
 800b29a:	601a      	str	r2, [r3, #0]
 800b29c:	e000      	b.n	800b2a0 <HAL_TIM_Base_Start_IT+0xd4>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b29e:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800b2a0:	2300      	movs	r3, #0
}
 800b2a2:	4618      	mov	r0, r3
 800b2a4:	3714      	adds	r7, #20
 800b2a6:	46bd      	mov	sp, r7
 800b2a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2ac:	4770      	bx	lr
 800b2ae:	bf00      	nop
 800b2b0:	40010000 	.word	0x40010000
 800b2b4:	40000400 	.word	0x40000400
 800b2b8:	40000800 	.word	0x40000800
 800b2bc:	40000c00 	.word	0x40000c00
 800b2c0:	40010400 	.word	0x40010400
 800b2c4:	40001800 	.word	0x40001800
 800b2c8:	40014000 	.word	0x40014000
 800b2cc:	4000e000 	.word	0x4000e000
 800b2d0:	4000e400 	.word	0x4000e400
 800b2d4:	00010007 	.word	0x00010007

0800b2d8 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800b2d8:	b580      	push	{r7, lr}
 800b2da:	b082      	sub	sp, #8
 800b2dc:	af00      	add	r7, sp, #0
 800b2de:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800b2e0:	687b      	ldr	r3, [r7, #4]
 800b2e2:	2b00      	cmp	r3, #0
 800b2e4:	d101      	bne.n	800b2ea <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800b2e6:	2301      	movs	r3, #1
 800b2e8:	e049      	b.n	800b37e <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800b2ea:	687b      	ldr	r3, [r7, #4]
 800b2ec:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800b2f0:	b2db      	uxtb	r3, r3
 800b2f2:	2b00      	cmp	r3, #0
 800b2f4:	d106      	bne.n	800b304 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800b2f6:	687b      	ldr	r3, [r7, #4]
 800b2f8:	2200      	movs	r2, #0
 800b2fa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800b2fe:	6878      	ldr	r0, [r7, #4]
 800b300:	f7f8 f83a 	bl	8003378 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b304:	687b      	ldr	r3, [r7, #4]
 800b306:	2202      	movs	r2, #2
 800b308:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800b30c:	687b      	ldr	r3, [r7, #4]
 800b30e:	681a      	ldr	r2, [r3, #0]
 800b310:	687b      	ldr	r3, [r7, #4]
 800b312:	3304      	adds	r3, #4
 800b314:	4619      	mov	r1, r3
 800b316:	4610      	mov	r0, r2
 800b318:	f000 fb96 	bl	800ba48 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800b31c:	687b      	ldr	r3, [r7, #4]
 800b31e:	2201      	movs	r2, #1
 800b320:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800b324:	687b      	ldr	r3, [r7, #4]
 800b326:	2201      	movs	r2, #1
 800b328:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800b32c:	687b      	ldr	r3, [r7, #4]
 800b32e:	2201      	movs	r2, #1
 800b330:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800b334:	687b      	ldr	r3, [r7, #4]
 800b336:	2201      	movs	r2, #1
 800b338:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800b33c:	687b      	ldr	r3, [r7, #4]
 800b33e:	2201      	movs	r2, #1
 800b340:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800b344:	687b      	ldr	r3, [r7, #4]
 800b346:	2201      	movs	r2, #1
 800b348:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800b34c:	687b      	ldr	r3, [r7, #4]
 800b34e:	2201      	movs	r2, #1
 800b350:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800b354:	687b      	ldr	r3, [r7, #4]
 800b356:	2201      	movs	r2, #1
 800b358:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800b35c:	687b      	ldr	r3, [r7, #4]
 800b35e:	2201      	movs	r2, #1
 800b360:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800b364:	687b      	ldr	r3, [r7, #4]
 800b366:	2201      	movs	r2, #1
 800b368:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800b36c:	687b      	ldr	r3, [r7, #4]
 800b36e:	2201      	movs	r2, #1
 800b370:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800b374:	687b      	ldr	r3, [r7, #4]
 800b376:	2201      	movs	r2, #1
 800b378:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800b37c:	2300      	movs	r3, #0
}
 800b37e:	4618      	mov	r0, r3
 800b380:	3708      	adds	r7, #8
 800b382:	46bd      	mov	sp, r7
 800b384:	bd80      	pop	{r7, pc}
	...

0800b388 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800b388:	b580      	push	{r7, lr}
 800b38a:	b084      	sub	sp, #16
 800b38c:	af00      	add	r7, sp, #0
 800b38e:	6078      	str	r0, [r7, #4]
 800b390:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800b392:	683b      	ldr	r3, [r7, #0]
 800b394:	2b00      	cmp	r3, #0
 800b396:	d109      	bne.n	800b3ac <HAL_TIM_PWM_Start+0x24>
 800b398:	687b      	ldr	r3, [r7, #4]
 800b39a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800b39e:	b2db      	uxtb	r3, r3
 800b3a0:	2b01      	cmp	r3, #1
 800b3a2:	bf14      	ite	ne
 800b3a4:	2301      	movne	r3, #1
 800b3a6:	2300      	moveq	r3, #0
 800b3a8:	b2db      	uxtb	r3, r3
 800b3aa:	e03c      	b.n	800b426 <HAL_TIM_PWM_Start+0x9e>
 800b3ac:	683b      	ldr	r3, [r7, #0]
 800b3ae:	2b04      	cmp	r3, #4
 800b3b0:	d109      	bne.n	800b3c6 <HAL_TIM_PWM_Start+0x3e>
 800b3b2:	687b      	ldr	r3, [r7, #4]
 800b3b4:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800b3b8:	b2db      	uxtb	r3, r3
 800b3ba:	2b01      	cmp	r3, #1
 800b3bc:	bf14      	ite	ne
 800b3be:	2301      	movne	r3, #1
 800b3c0:	2300      	moveq	r3, #0
 800b3c2:	b2db      	uxtb	r3, r3
 800b3c4:	e02f      	b.n	800b426 <HAL_TIM_PWM_Start+0x9e>
 800b3c6:	683b      	ldr	r3, [r7, #0]
 800b3c8:	2b08      	cmp	r3, #8
 800b3ca:	d109      	bne.n	800b3e0 <HAL_TIM_PWM_Start+0x58>
 800b3cc:	687b      	ldr	r3, [r7, #4]
 800b3ce:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800b3d2:	b2db      	uxtb	r3, r3
 800b3d4:	2b01      	cmp	r3, #1
 800b3d6:	bf14      	ite	ne
 800b3d8:	2301      	movne	r3, #1
 800b3da:	2300      	moveq	r3, #0
 800b3dc:	b2db      	uxtb	r3, r3
 800b3de:	e022      	b.n	800b426 <HAL_TIM_PWM_Start+0x9e>
 800b3e0:	683b      	ldr	r3, [r7, #0]
 800b3e2:	2b0c      	cmp	r3, #12
 800b3e4:	d109      	bne.n	800b3fa <HAL_TIM_PWM_Start+0x72>
 800b3e6:	687b      	ldr	r3, [r7, #4]
 800b3e8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800b3ec:	b2db      	uxtb	r3, r3
 800b3ee:	2b01      	cmp	r3, #1
 800b3f0:	bf14      	ite	ne
 800b3f2:	2301      	movne	r3, #1
 800b3f4:	2300      	moveq	r3, #0
 800b3f6:	b2db      	uxtb	r3, r3
 800b3f8:	e015      	b.n	800b426 <HAL_TIM_PWM_Start+0x9e>
 800b3fa:	683b      	ldr	r3, [r7, #0]
 800b3fc:	2b10      	cmp	r3, #16
 800b3fe:	d109      	bne.n	800b414 <HAL_TIM_PWM_Start+0x8c>
 800b400:	687b      	ldr	r3, [r7, #4]
 800b402:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800b406:	b2db      	uxtb	r3, r3
 800b408:	2b01      	cmp	r3, #1
 800b40a:	bf14      	ite	ne
 800b40c:	2301      	movne	r3, #1
 800b40e:	2300      	moveq	r3, #0
 800b410:	b2db      	uxtb	r3, r3
 800b412:	e008      	b.n	800b426 <HAL_TIM_PWM_Start+0x9e>
 800b414:	687b      	ldr	r3, [r7, #4]
 800b416:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800b41a:	b2db      	uxtb	r3, r3
 800b41c:	2b01      	cmp	r3, #1
 800b41e:	bf14      	ite	ne
 800b420:	2301      	movne	r3, #1
 800b422:	2300      	moveq	r3, #0
 800b424:	b2db      	uxtb	r3, r3
 800b426:	2b00      	cmp	r3, #0
 800b428:	d001      	beq.n	800b42e <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 800b42a:	2301      	movs	r3, #1
 800b42c:	e0ab      	b.n	800b586 <HAL_TIM_PWM_Start+0x1fe>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800b42e:	683b      	ldr	r3, [r7, #0]
 800b430:	2b00      	cmp	r3, #0
 800b432:	d104      	bne.n	800b43e <HAL_TIM_PWM_Start+0xb6>
 800b434:	687b      	ldr	r3, [r7, #4]
 800b436:	2202      	movs	r2, #2
 800b438:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800b43c:	e023      	b.n	800b486 <HAL_TIM_PWM_Start+0xfe>
 800b43e:	683b      	ldr	r3, [r7, #0]
 800b440:	2b04      	cmp	r3, #4
 800b442:	d104      	bne.n	800b44e <HAL_TIM_PWM_Start+0xc6>
 800b444:	687b      	ldr	r3, [r7, #4]
 800b446:	2202      	movs	r2, #2
 800b448:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800b44c:	e01b      	b.n	800b486 <HAL_TIM_PWM_Start+0xfe>
 800b44e:	683b      	ldr	r3, [r7, #0]
 800b450:	2b08      	cmp	r3, #8
 800b452:	d104      	bne.n	800b45e <HAL_TIM_PWM_Start+0xd6>
 800b454:	687b      	ldr	r3, [r7, #4]
 800b456:	2202      	movs	r2, #2
 800b458:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800b45c:	e013      	b.n	800b486 <HAL_TIM_PWM_Start+0xfe>
 800b45e:	683b      	ldr	r3, [r7, #0]
 800b460:	2b0c      	cmp	r3, #12
 800b462:	d104      	bne.n	800b46e <HAL_TIM_PWM_Start+0xe6>
 800b464:	687b      	ldr	r3, [r7, #4]
 800b466:	2202      	movs	r2, #2
 800b468:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800b46c:	e00b      	b.n	800b486 <HAL_TIM_PWM_Start+0xfe>
 800b46e:	683b      	ldr	r3, [r7, #0]
 800b470:	2b10      	cmp	r3, #16
 800b472:	d104      	bne.n	800b47e <HAL_TIM_PWM_Start+0xf6>
 800b474:	687b      	ldr	r3, [r7, #4]
 800b476:	2202      	movs	r2, #2
 800b478:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800b47c:	e003      	b.n	800b486 <HAL_TIM_PWM_Start+0xfe>
 800b47e:	687b      	ldr	r3, [r7, #4]
 800b480:	2202      	movs	r2, #2
 800b482:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800b486:	687b      	ldr	r3, [r7, #4]
 800b488:	681b      	ldr	r3, [r3, #0]
 800b48a:	2201      	movs	r2, #1
 800b48c:	6839      	ldr	r1, [r7, #0]
 800b48e:	4618      	mov	r0, r3
 800b490:	f000 fe62 	bl	800c158 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800b494:	687b      	ldr	r3, [r7, #4]
 800b496:	681b      	ldr	r3, [r3, #0]
 800b498:	4a3d      	ldr	r2, [pc, #244]	@ (800b590 <HAL_TIM_PWM_Start+0x208>)
 800b49a:	4293      	cmp	r3, r2
 800b49c:	d013      	beq.n	800b4c6 <HAL_TIM_PWM_Start+0x13e>
 800b49e:	687b      	ldr	r3, [r7, #4]
 800b4a0:	681b      	ldr	r3, [r3, #0]
 800b4a2:	4a3c      	ldr	r2, [pc, #240]	@ (800b594 <HAL_TIM_PWM_Start+0x20c>)
 800b4a4:	4293      	cmp	r3, r2
 800b4a6:	d00e      	beq.n	800b4c6 <HAL_TIM_PWM_Start+0x13e>
 800b4a8:	687b      	ldr	r3, [r7, #4]
 800b4aa:	681b      	ldr	r3, [r3, #0]
 800b4ac:	4a3a      	ldr	r2, [pc, #232]	@ (800b598 <HAL_TIM_PWM_Start+0x210>)
 800b4ae:	4293      	cmp	r3, r2
 800b4b0:	d009      	beq.n	800b4c6 <HAL_TIM_PWM_Start+0x13e>
 800b4b2:	687b      	ldr	r3, [r7, #4]
 800b4b4:	681b      	ldr	r3, [r3, #0]
 800b4b6:	4a39      	ldr	r2, [pc, #228]	@ (800b59c <HAL_TIM_PWM_Start+0x214>)
 800b4b8:	4293      	cmp	r3, r2
 800b4ba:	d004      	beq.n	800b4c6 <HAL_TIM_PWM_Start+0x13e>
 800b4bc:	687b      	ldr	r3, [r7, #4]
 800b4be:	681b      	ldr	r3, [r3, #0]
 800b4c0:	4a37      	ldr	r2, [pc, #220]	@ (800b5a0 <HAL_TIM_PWM_Start+0x218>)
 800b4c2:	4293      	cmp	r3, r2
 800b4c4:	d101      	bne.n	800b4ca <HAL_TIM_PWM_Start+0x142>
 800b4c6:	2301      	movs	r3, #1
 800b4c8:	e000      	b.n	800b4cc <HAL_TIM_PWM_Start+0x144>
 800b4ca:	2300      	movs	r3, #0
 800b4cc:	2b00      	cmp	r3, #0
 800b4ce:	d007      	beq.n	800b4e0 <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800b4d0:	687b      	ldr	r3, [r7, #4]
 800b4d2:	681b      	ldr	r3, [r3, #0]
 800b4d4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800b4d6:	687b      	ldr	r3, [r7, #4]
 800b4d8:	681b      	ldr	r3, [r3, #0]
 800b4da:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800b4de:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800b4e0:	687b      	ldr	r3, [r7, #4]
 800b4e2:	681b      	ldr	r3, [r3, #0]
 800b4e4:	4a2a      	ldr	r2, [pc, #168]	@ (800b590 <HAL_TIM_PWM_Start+0x208>)
 800b4e6:	4293      	cmp	r3, r2
 800b4e8:	d02c      	beq.n	800b544 <HAL_TIM_PWM_Start+0x1bc>
 800b4ea:	687b      	ldr	r3, [r7, #4]
 800b4ec:	681b      	ldr	r3, [r3, #0]
 800b4ee:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b4f2:	d027      	beq.n	800b544 <HAL_TIM_PWM_Start+0x1bc>
 800b4f4:	687b      	ldr	r3, [r7, #4]
 800b4f6:	681b      	ldr	r3, [r3, #0]
 800b4f8:	4a2a      	ldr	r2, [pc, #168]	@ (800b5a4 <HAL_TIM_PWM_Start+0x21c>)
 800b4fa:	4293      	cmp	r3, r2
 800b4fc:	d022      	beq.n	800b544 <HAL_TIM_PWM_Start+0x1bc>
 800b4fe:	687b      	ldr	r3, [r7, #4]
 800b500:	681b      	ldr	r3, [r3, #0]
 800b502:	4a29      	ldr	r2, [pc, #164]	@ (800b5a8 <HAL_TIM_PWM_Start+0x220>)
 800b504:	4293      	cmp	r3, r2
 800b506:	d01d      	beq.n	800b544 <HAL_TIM_PWM_Start+0x1bc>
 800b508:	687b      	ldr	r3, [r7, #4]
 800b50a:	681b      	ldr	r3, [r3, #0]
 800b50c:	4a27      	ldr	r2, [pc, #156]	@ (800b5ac <HAL_TIM_PWM_Start+0x224>)
 800b50e:	4293      	cmp	r3, r2
 800b510:	d018      	beq.n	800b544 <HAL_TIM_PWM_Start+0x1bc>
 800b512:	687b      	ldr	r3, [r7, #4]
 800b514:	681b      	ldr	r3, [r3, #0]
 800b516:	4a1f      	ldr	r2, [pc, #124]	@ (800b594 <HAL_TIM_PWM_Start+0x20c>)
 800b518:	4293      	cmp	r3, r2
 800b51a:	d013      	beq.n	800b544 <HAL_TIM_PWM_Start+0x1bc>
 800b51c:	687b      	ldr	r3, [r7, #4]
 800b51e:	681b      	ldr	r3, [r3, #0]
 800b520:	4a23      	ldr	r2, [pc, #140]	@ (800b5b0 <HAL_TIM_PWM_Start+0x228>)
 800b522:	4293      	cmp	r3, r2
 800b524:	d00e      	beq.n	800b544 <HAL_TIM_PWM_Start+0x1bc>
 800b526:	687b      	ldr	r3, [r7, #4]
 800b528:	681b      	ldr	r3, [r3, #0]
 800b52a:	4a1b      	ldr	r2, [pc, #108]	@ (800b598 <HAL_TIM_PWM_Start+0x210>)
 800b52c:	4293      	cmp	r3, r2
 800b52e:	d009      	beq.n	800b544 <HAL_TIM_PWM_Start+0x1bc>
 800b530:	687b      	ldr	r3, [r7, #4]
 800b532:	681b      	ldr	r3, [r3, #0]
 800b534:	4a1f      	ldr	r2, [pc, #124]	@ (800b5b4 <HAL_TIM_PWM_Start+0x22c>)
 800b536:	4293      	cmp	r3, r2
 800b538:	d004      	beq.n	800b544 <HAL_TIM_PWM_Start+0x1bc>
 800b53a:	687b      	ldr	r3, [r7, #4]
 800b53c:	681b      	ldr	r3, [r3, #0]
 800b53e:	4a1e      	ldr	r2, [pc, #120]	@ (800b5b8 <HAL_TIM_PWM_Start+0x230>)
 800b540:	4293      	cmp	r3, r2
 800b542:	d115      	bne.n	800b570 <HAL_TIM_PWM_Start+0x1e8>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800b544:	687b      	ldr	r3, [r7, #4]
 800b546:	681b      	ldr	r3, [r3, #0]
 800b548:	689a      	ldr	r2, [r3, #8]
 800b54a:	4b1c      	ldr	r3, [pc, #112]	@ (800b5bc <HAL_TIM_PWM_Start+0x234>)
 800b54c:	4013      	ands	r3, r2
 800b54e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b550:	68fb      	ldr	r3, [r7, #12]
 800b552:	2b06      	cmp	r3, #6
 800b554:	d015      	beq.n	800b582 <HAL_TIM_PWM_Start+0x1fa>
 800b556:	68fb      	ldr	r3, [r7, #12]
 800b558:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800b55c:	d011      	beq.n	800b582 <HAL_TIM_PWM_Start+0x1fa>
    {
      __HAL_TIM_ENABLE(htim);
 800b55e:	687b      	ldr	r3, [r7, #4]
 800b560:	681b      	ldr	r3, [r3, #0]
 800b562:	681a      	ldr	r2, [r3, #0]
 800b564:	687b      	ldr	r3, [r7, #4]
 800b566:	681b      	ldr	r3, [r3, #0]
 800b568:	f042 0201 	orr.w	r2, r2, #1
 800b56c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b56e:	e008      	b.n	800b582 <HAL_TIM_PWM_Start+0x1fa>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800b570:	687b      	ldr	r3, [r7, #4]
 800b572:	681b      	ldr	r3, [r3, #0]
 800b574:	681a      	ldr	r2, [r3, #0]
 800b576:	687b      	ldr	r3, [r7, #4]
 800b578:	681b      	ldr	r3, [r3, #0]
 800b57a:	f042 0201 	orr.w	r2, r2, #1
 800b57e:	601a      	str	r2, [r3, #0]
 800b580:	e000      	b.n	800b584 <HAL_TIM_PWM_Start+0x1fc>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b582:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800b584:	2300      	movs	r3, #0
}
 800b586:	4618      	mov	r0, r3
 800b588:	3710      	adds	r7, #16
 800b58a:	46bd      	mov	sp, r7
 800b58c:	bd80      	pop	{r7, pc}
 800b58e:	bf00      	nop
 800b590:	40010000 	.word	0x40010000
 800b594:	40010400 	.word	0x40010400
 800b598:	40014000 	.word	0x40014000
 800b59c:	40014400 	.word	0x40014400
 800b5a0:	40014800 	.word	0x40014800
 800b5a4:	40000400 	.word	0x40000400
 800b5a8:	40000800 	.word	0x40000800
 800b5ac:	40000c00 	.word	0x40000c00
 800b5b0:	40001800 	.word	0x40001800
 800b5b4:	4000e000 	.word	0x4000e000
 800b5b8:	4000e400 	.word	0x4000e400
 800b5bc:	00010007 	.word	0x00010007

0800b5c0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800b5c0:	b580      	push	{r7, lr}
 800b5c2:	b084      	sub	sp, #16
 800b5c4:	af00      	add	r7, sp, #0
 800b5c6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800b5c8:	687b      	ldr	r3, [r7, #4]
 800b5ca:	681b      	ldr	r3, [r3, #0]
 800b5cc:	68db      	ldr	r3, [r3, #12]
 800b5ce:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800b5d0:	687b      	ldr	r3, [r7, #4]
 800b5d2:	681b      	ldr	r3, [r3, #0]
 800b5d4:	691b      	ldr	r3, [r3, #16]
 800b5d6:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800b5d8:	68bb      	ldr	r3, [r7, #8]
 800b5da:	f003 0302 	and.w	r3, r3, #2
 800b5de:	2b00      	cmp	r3, #0
 800b5e0:	d020      	beq.n	800b624 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800b5e2:	68fb      	ldr	r3, [r7, #12]
 800b5e4:	f003 0302 	and.w	r3, r3, #2
 800b5e8:	2b00      	cmp	r3, #0
 800b5ea:	d01b      	beq.n	800b624 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800b5ec:	687b      	ldr	r3, [r7, #4]
 800b5ee:	681b      	ldr	r3, [r3, #0]
 800b5f0:	f06f 0202 	mvn.w	r2, #2
 800b5f4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800b5f6:	687b      	ldr	r3, [r7, #4]
 800b5f8:	2201      	movs	r2, #1
 800b5fa:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800b5fc:	687b      	ldr	r3, [r7, #4]
 800b5fe:	681b      	ldr	r3, [r3, #0]
 800b600:	699b      	ldr	r3, [r3, #24]
 800b602:	f003 0303 	and.w	r3, r3, #3
 800b606:	2b00      	cmp	r3, #0
 800b608:	d003      	beq.n	800b612 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800b60a:	6878      	ldr	r0, [r7, #4]
 800b60c:	f000 f9fe 	bl	800ba0c <HAL_TIM_IC_CaptureCallback>
 800b610:	e005      	b.n	800b61e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800b612:	6878      	ldr	r0, [r7, #4]
 800b614:	f000 f9f0 	bl	800b9f8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800b618:	6878      	ldr	r0, [r7, #4]
 800b61a:	f000 fa01 	bl	800ba20 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b61e:	687b      	ldr	r3, [r7, #4]
 800b620:	2200      	movs	r2, #0
 800b622:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800b624:	68bb      	ldr	r3, [r7, #8]
 800b626:	f003 0304 	and.w	r3, r3, #4
 800b62a:	2b00      	cmp	r3, #0
 800b62c:	d020      	beq.n	800b670 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800b62e:	68fb      	ldr	r3, [r7, #12]
 800b630:	f003 0304 	and.w	r3, r3, #4
 800b634:	2b00      	cmp	r3, #0
 800b636:	d01b      	beq.n	800b670 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800b638:	687b      	ldr	r3, [r7, #4]
 800b63a:	681b      	ldr	r3, [r3, #0]
 800b63c:	f06f 0204 	mvn.w	r2, #4
 800b640:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800b642:	687b      	ldr	r3, [r7, #4]
 800b644:	2202      	movs	r2, #2
 800b646:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800b648:	687b      	ldr	r3, [r7, #4]
 800b64a:	681b      	ldr	r3, [r3, #0]
 800b64c:	699b      	ldr	r3, [r3, #24]
 800b64e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800b652:	2b00      	cmp	r3, #0
 800b654:	d003      	beq.n	800b65e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800b656:	6878      	ldr	r0, [r7, #4]
 800b658:	f000 f9d8 	bl	800ba0c <HAL_TIM_IC_CaptureCallback>
 800b65c:	e005      	b.n	800b66a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800b65e:	6878      	ldr	r0, [r7, #4]
 800b660:	f000 f9ca 	bl	800b9f8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800b664:	6878      	ldr	r0, [r7, #4]
 800b666:	f000 f9db 	bl	800ba20 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b66a:	687b      	ldr	r3, [r7, #4]
 800b66c:	2200      	movs	r2, #0
 800b66e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800b670:	68bb      	ldr	r3, [r7, #8]
 800b672:	f003 0308 	and.w	r3, r3, #8
 800b676:	2b00      	cmp	r3, #0
 800b678:	d020      	beq.n	800b6bc <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800b67a:	68fb      	ldr	r3, [r7, #12]
 800b67c:	f003 0308 	and.w	r3, r3, #8
 800b680:	2b00      	cmp	r3, #0
 800b682:	d01b      	beq.n	800b6bc <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800b684:	687b      	ldr	r3, [r7, #4]
 800b686:	681b      	ldr	r3, [r3, #0]
 800b688:	f06f 0208 	mvn.w	r2, #8
 800b68c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800b68e:	687b      	ldr	r3, [r7, #4]
 800b690:	2204      	movs	r2, #4
 800b692:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800b694:	687b      	ldr	r3, [r7, #4]
 800b696:	681b      	ldr	r3, [r3, #0]
 800b698:	69db      	ldr	r3, [r3, #28]
 800b69a:	f003 0303 	and.w	r3, r3, #3
 800b69e:	2b00      	cmp	r3, #0
 800b6a0:	d003      	beq.n	800b6aa <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800b6a2:	6878      	ldr	r0, [r7, #4]
 800b6a4:	f000 f9b2 	bl	800ba0c <HAL_TIM_IC_CaptureCallback>
 800b6a8:	e005      	b.n	800b6b6 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800b6aa:	6878      	ldr	r0, [r7, #4]
 800b6ac:	f000 f9a4 	bl	800b9f8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800b6b0:	6878      	ldr	r0, [r7, #4]
 800b6b2:	f000 f9b5 	bl	800ba20 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b6b6:	687b      	ldr	r3, [r7, #4]
 800b6b8:	2200      	movs	r2, #0
 800b6ba:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800b6bc:	68bb      	ldr	r3, [r7, #8]
 800b6be:	f003 0310 	and.w	r3, r3, #16
 800b6c2:	2b00      	cmp	r3, #0
 800b6c4:	d020      	beq.n	800b708 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800b6c6:	68fb      	ldr	r3, [r7, #12]
 800b6c8:	f003 0310 	and.w	r3, r3, #16
 800b6cc:	2b00      	cmp	r3, #0
 800b6ce:	d01b      	beq.n	800b708 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800b6d0:	687b      	ldr	r3, [r7, #4]
 800b6d2:	681b      	ldr	r3, [r3, #0]
 800b6d4:	f06f 0210 	mvn.w	r2, #16
 800b6d8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800b6da:	687b      	ldr	r3, [r7, #4]
 800b6dc:	2208      	movs	r2, #8
 800b6de:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800b6e0:	687b      	ldr	r3, [r7, #4]
 800b6e2:	681b      	ldr	r3, [r3, #0]
 800b6e4:	69db      	ldr	r3, [r3, #28]
 800b6e6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800b6ea:	2b00      	cmp	r3, #0
 800b6ec:	d003      	beq.n	800b6f6 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800b6ee:	6878      	ldr	r0, [r7, #4]
 800b6f0:	f000 f98c 	bl	800ba0c <HAL_TIM_IC_CaptureCallback>
 800b6f4:	e005      	b.n	800b702 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800b6f6:	6878      	ldr	r0, [r7, #4]
 800b6f8:	f000 f97e 	bl	800b9f8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800b6fc:	6878      	ldr	r0, [r7, #4]
 800b6fe:	f000 f98f 	bl	800ba20 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b702:	687b      	ldr	r3, [r7, #4]
 800b704:	2200      	movs	r2, #0
 800b706:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800b708:	68bb      	ldr	r3, [r7, #8]
 800b70a:	f003 0301 	and.w	r3, r3, #1
 800b70e:	2b00      	cmp	r3, #0
 800b710:	d00c      	beq.n	800b72c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800b712:	68fb      	ldr	r3, [r7, #12]
 800b714:	f003 0301 	and.w	r3, r3, #1
 800b718:	2b00      	cmp	r3, #0
 800b71a:	d007      	beq.n	800b72c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800b71c:	687b      	ldr	r3, [r7, #4]
 800b71e:	681b      	ldr	r3, [r3, #0]
 800b720:	f06f 0201 	mvn.w	r2, #1
 800b724:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800b726:	6878      	ldr	r0, [r7, #4]
 800b728:	f7f7 fb42 	bl	8002db0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800b72c:	68bb      	ldr	r3, [r7, #8]
 800b72e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b732:	2b00      	cmp	r3, #0
 800b734:	d104      	bne.n	800b740 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800b736:	68bb      	ldr	r3, [r7, #8]
 800b738:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800b73c:	2b00      	cmp	r3, #0
 800b73e:	d00c      	beq.n	800b75a <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800b740:	68fb      	ldr	r3, [r7, #12]
 800b742:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b746:	2b00      	cmp	r3, #0
 800b748:	d007      	beq.n	800b75a <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800b74a:	687b      	ldr	r3, [r7, #4]
 800b74c:	681b      	ldr	r3, [r3, #0]
 800b74e:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800b752:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800b754:	6878      	ldr	r0, [r7, #4]
 800b756:	f000 fdcb 	bl	800c2f0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800b75a:	68bb      	ldr	r3, [r7, #8]
 800b75c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b760:	2b00      	cmp	r3, #0
 800b762:	d00c      	beq.n	800b77e <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800b764:	68fb      	ldr	r3, [r7, #12]
 800b766:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b76a:	2b00      	cmp	r3, #0
 800b76c:	d007      	beq.n	800b77e <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800b76e:	687b      	ldr	r3, [r7, #4]
 800b770:	681b      	ldr	r3, [r3, #0]
 800b772:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800b776:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800b778:	6878      	ldr	r0, [r7, #4]
 800b77a:	f000 fdc3 	bl	800c304 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800b77e:	68bb      	ldr	r3, [r7, #8]
 800b780:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b784:	2b00      	cmp	r3, #0
 800b786:	d00c      	beq.n	800b7a2 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800b788:	68fb      	ldr	r3, [r7, #12]
 800b78a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b78e:	2b00      	cmp	r3, #0
 800b790:	d007      	beq.n	800b7a2 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800b792:	687b      	ldr	r3, [r7, #4]
 800b794:	681b      	ldr	r3, [r3, #0]
 800b796:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800b79a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800b79c:	6878      	ldr	r0, [r7, #4]
 800b79e:	f000 f949 	bl	800ba34 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800b7a2:	68bb      	ldr	r3, [r7, #8]
 800b7a4:	f003 0320 	and.w	r3, r3, #32
 800b7a8:	2b00      	cmp	r3, #0
 800b7aa:	d00c      	beq.n	800b7c6 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800b7ac:	68fb      	ldr	r3, [r7, #12]
 800b7ae:	f003 0320 	and.w	r3, r3, #32
 800b7b2:	2b00      	cmp	r3, #0
 800b7b4:	d007      	beq.n	800b7c6 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800b7b6:	687b      	ldr	r3, [r7, #4]
 800b7b8:	681b      	ldr	r3, [r3, #0]
 800b7ba:	f06f 0220 	mvn.w	r2, #32
 800b7be:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800b7c0:	6878      	ldr	r0, [r7, #4]
 800b7c2:	f000 fd8b 	bl	800c2dc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800b7c6:	bf00      	nop
 800b7c8:	3710      	adds	r7, #16
 800b7ca:	46bd      	mov	sp, r7
 800b7cc:	bd80      	pop	{r7, pc}
	...

0800b7d0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800b7d0:	b580      	push	{r7, lr}
 800b7d2:	b086      	sub	sp, #24
 800b7d4:	af00      	add	r7, sp, #0
 800b7d6:	60f8      	str	r0, [r7, #12]
 800b7d8:	60b9      	str	r1, [r7, #8]
 800b7da:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800b7dc:	2300      	movs	r3, #0
 800b7de:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800b7e0:	68fb      	ldr	r3, [r7, #12]
 800b7e2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800b7e6:	2b01      	cmp	r3, #1
 800b7e8:	d101      	bne.n	800b7ee <HAL_TIM_PWM_ConfigChannel+0x1e>
 800b7ea:	2302      	movs	r3, #2
 800b7ec:	e0ff      	b.n	800b9ee <HAL_TIM_PWM_ConfigChannel+0x21e>
 800b7ee:	68fb      	ldr	r3, [r7, #12]
 800b7f0:	2201      	movs	r2, #1
 800b7f2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800b7f6:	687b      	ldr	r3, [r7, #4]
 800b7f8:	2b14      	cmp	r3, #20
 800b7fa:	f200 80f0 	bhi.w	800b9de <HAL_TIM_PWM_ConfigChannel+0x20e>
 800b7fe:	a201      	add	r2, pc, #4	@ (adr r2, 800b804 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800b800:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b804:	0800b859 	.word	0x0800b859
 800b808:	0800b9df 	.word	0x0800b9df
 800b80c:	0800b9df 	.word	0x0800b9df
 800b810:	0800b9df 	.word	0x0800b9df
 800b814:	0800b899 	.word	0x0800b899
 800b818:	0800b9df 	.word	0x0800b9df
 800b81c:	0800b9df 	.word	0x0800b9df
 800b820:	0800b9df 	.word	0x0800b9df
 800b824:	0800b8db 	.word	0x0800b8db
 800b828:	0800b9df 	.word	0x0800b9df
 800b82c:	0800b9df 	.word	0x0800b9df
 800b830:	0800b9df 	.word	0x0800b9df
 800b834:	0800b91b 	.word	0x0800b91b
 800b838:	0800b9df 	.word	0x0800b9df
 800b83c:	0800b9df 	.word	0x0800b9df
 800b840:	0800b9df 	.word	0x0800b9df
 800b844:	0800b95d 	.word	0x0800b95d
 800b848:	0800b9df 	.word	0x0800b9df
 800b84c:	0800b9df 	.word	0x0800b9df
 800b850:	0800b9df 	.word	0x0800b9df
 800b854:	0800b99d 	.word	0x0800b99d
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800b858:	68fb      	ldr	r3, [r7, #12]
 800b85a:	681b      	ldr	r3, [r3, #0]
 800b85c:	68b9      	ldr	r1, [r7, #8]
 800b85e:	4618      	mov	r0, r3
 800b860:	f000 f9a4 	bl	800bbac <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800b864:	68fb      	ldr	r3, [r7, #12]
 800b866:	681b      	ldr	r3, [r3, #0]
 800b868:	699a      	ldr	r2, [r3, #24]
 800b86a:	68fb      	ldr	r3, [r7, #12]
 800b86c:	681b      	ldr	r3, [r3, #0]
 800b86e:	f042 0208 	orr.w	r2, r2, #8
 800b872:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800b874:	68fb      	ldr	r3, [r7, #12]
 800b876:	681b      	ldr	r3, [r3, #0]
 800b878:	699a      	ldr	r2, [r3, #24]
 800b87a:	68fb      	ldr	r3, [r7, #12]
 800b87c:	681b      	ldr	r3, [r3, #0]
 800b87e:	f022 0204 	bic.w	r2, r2, #4
 800b882:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800b884:	68fb      	ldr	r3, [r7, #12]
 800b886:	681b      	ldr	r3, [r3, #0]
 800b888:	6999      	ldr	r1, [r3, #24]
 800b88a:	68bb      	ldr	r3, [r7, #8]
 800b88c:	691a      	ldr	r2, [r3, #16]
 800b88e:	68fb      	ldr	r3, [r7, #12]
 800b890:	681b      	ldr	r3, [r3, #0]
 800b892:	430a      	orrs	r2, r1
 800b894:	619a      	str	r2, [r3, #24]
      break;
 800b896:	e0a5      	b.n	800b9e4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800b898:	68fb      	ldr	r3, [r7, #12]
 800b89a:	681b      	ldr	r3, [r3, #0]
 800b89c:	68b9      	ldr	r1, [r7, #8]
 800b89e:	4618      	mov	r0, r3
 800b8a0:	f000 fa14 	bl	800bccc <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800b8a4:	68fb      	ldr	r3, [r7, #12]
 800b8a6:	681b      	ldr	r3, [r3, #0]
 800b8a8:	699a      	ldr	r2, [r3, #24]
 800b8aa:	68fb      	ldr	r3, [r7, #12]
 800b8ac:	681b      	ldr	r3, [r3, #0]
 800b8ae:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800b8b2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800b8b4:	68fb      	ldr	r3, [r7, #12]
 800b8b6:	681b      	ldr	r3, [r3, #0]
 800b8b8:	699a      	ldr	r2, [r3, #24]
 800b8ba:	68fb      	ldr	r3, [r7, #12]
 800b8bc:	681b      	ldr	r3, [r3, #0]
 800b8be:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800b8c2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800b8c4:	68fb      	ldr	r3, [r7, #12]
 800b8c6:	681b      	ldr	r3, [r3, #0]
 800b8c8:	6999      	ldr	r1, [r3, #24]
 800b8ca:	68bb      	ldr	r3, [r7, #8]
 800b8cc:	691b      	ldr	r3, [r3, #16]
 800b8ce:	021a      	lsls	r2, r3, #8
 800b8d0:	68fb      	ldr	r3, [r7, #12]
 800b8d2:	681b      	ldr	r3, [r3, #0]
 800b8d4:	430a      	orrs	r2, r1
 800b8d6:	619a      	str	r2, [r3, #24]
      break;
 800b8d8:	e084      	b.n	800b9e4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800b8da:	68fb      	ldr	r3, [r7, #12]
 800b8dc:	681b      	ldr	r3, [r3, #0]
 800b8de:	68b9      	ldr	r1, [r7, #8]
 800b8e0:	4618      	mov	r0, r3
 800b8e2:	f000 fa7d 	bl	800bde0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800b8e6:	68fb      	ldr	r3, [r7, #12]
 800b8e8:	681b      	ldr	r3, [r3, #0]
 800b8ea:	69da      	ldr	r2, [r3, #28]
 800b8ec:	68fb      	ldr	r3, [r7, #12]
 800b8ee:	681b      	ldr	r3, [r3, #0]
 800b8f0:	f042 0208 	orr.w	r2, r2, #8
 800b8f4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800b8f6:	68fb      	ldr	r3, [r7, #12]
 800b8f8:	681b      	ldr	r3, [r3, #0]
 800b8fa:	69da      	ldr	r2, [r3, #28]
 800b8fc:	68fb      	ldr	r3, [r7, #12]
 800b8fe:	681b      	ldr	r3, [r3, #0]
 800b900:	f022 0204 	bic.w	r2, r2, #4
 800b904:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800b906:	68fb      	ldr	r3, [r7, #12]
 800b908:	681b      	ldr	r3, [r3, #0]
 800b90a:	69d9      	ldr	r1, [r3, #28]
 800b90c:	68bb      	ldr	r3, [r7, #8]
 800b90e:	691a      	ldr	r2, [r3, #16]
 800b910:	68fb      	ldr	r3, [r7, #12]
 800b912:	681b      	ldr	r3, [r3, #0]
 800b914:	430a      	orrs	r2, r1
 800b916:	61da      	str	r2, [r3, #28]
      break;
 800b918:	e064      	b.n	800b9e4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800b91a:	68fb      	ldr	r3, [r7, #12]
 800b91c:	681b      	ldr	r3, [r3, #0]
 800b91e:	68b9      	ldr	r1, [r7, #8]
 800b920:	4618      	mov	r0, r3
 800b922:	f000 fae5 	bl	800bef0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800b926:	68fb      	ldr	r3, [r7, #12]
 800b928:	681b      	ldr	r3, [r3, #0]
 800b92a:	69da      	ldr	r2, [r3, #28]
 800b92c:	68fb      	ldr	r3, [r7, #12]
 800b92e:	681b      	ldr	r3, [r3, #0]
 800b930:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800b934:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800b936:	68fb      	ldr	r3, [r7, #12]
 800b938:	681b      	ldr	r3, [r3, #0]
 800b93a:	69da      	ldr	r2, [r3, #28]
 800b93c:	68fb      	ldr	r3, [r7, #12]
 800b93e:	681b      	ldr	r3, [r3, #0]
 800b940:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800b944:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800b946:	68fb      	ldr	r3, [r7, #12]
 800b948:	681b      	ldr	r3, [r3, #0]
 800b94a:	69d9      	ldr	r1, [r3, #28]
 800b94c:	68bb      	ldr	r3, [r7, #8]
 800b94e:	691b      	ldr	r3, [r3, #16]
 800b950:	021a      	lsls	r2, r3, #8
 800b952:	68fb      	ldr	r3, [r7, #12]
 800b954:	681b      	ldr	r3, [r3, #0]
 800b956:	430a      	orrs	r2, r1
 800b958:	61da      	str	r2, [r3, #28]
      break;
 800b95a:	e043      	b.n	800b9e4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800b95c:	68fb      	ldr	r3, [r7, #12]
 800b95e:	681b      	ldr	r3, [r3, #0]
 800b960:	68b9      	ldr	r1, [r7, #8]
 800b962:	4618      	mov	r0, r3
 800b964:	f000 fb2e 	bl	800bfc4 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800b968:	68fb      	ldr	r3, [r7, #12]
 800b96a:	681b      	ldr	r3, [r3, #0]
 800b96c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800b96e:	68fb      	ldr	r3, [r7, #12]
 800b970:	681b      	ldr	r3, [r3, #0]
 800b972:	f042 0208 	orr.w	r2, r2, #8
 800b976:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800b978:	68fb      	ldr	r3, [r7, #12]
 800b97a:	681b      	ldr	r3, [r3, #0]
 800b97c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800b97e:	68fb      	ldr	r3, [r7, #12]
 800b980:	681b      	ldr	r3, [r3, #0]
 800b982:	f022 0204 	bic.w	r2, r2, #4
 800b986:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800b988:	68fb      	ldr	r3, [r7, #12]
 800b98a:	681b      	ldr	r3, [r3, #0]
 800b98c:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800b98e:	68bb      	ldr	r3, [r7, #8]
 800b990:	691a      	ldr	r2, [r3, #16]
 800b992:	68fb      	ldr	r3, [r7, #12]
 800b994:	681b      	ldr	r3, [r3, #0]
 800b996:	430a      	orrs	r2, r1
 800b998:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800b99a:	e023      	b.n	800b9e4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800b99c:	68fb      	ldr	r3, [r7, #12]
 800b99e:	681b      	ldr	r3, [r3, #0]
 800b9a0:	68b9      	ldr	r1, [r7, #8]
 800b9a2:	4618      	mov	r0, r3
 800b9a4:	f000 fb72 	bl	800c08c <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800b9a8:	68fb      	ldr	r3, [r7, #12]
 800b9aa:	681b      	ldr	r3, [r3, #0]
 800b9ac:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800b9ae:	68fb      	ldr	r3, [r7, #12]
 800b9b0:	681b      	ldr	r3, [r3, #0]
 800b9b2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800b9b6:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800b9b8:	68fb      	ldr	r3, [r7, #12]
 800b9ba:	681b      	ldr	r3, [r3, #0]
 800b9bc:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800b9be:	68fb      	ldr	r3, [r7, #12]
 800b9c0:	681b      	ldr	r3, [r3, #0]
 800b9c2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800b9c6:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800b9c8:	68fb      	ldr	r3, [r7, #12]
 800b9ca:	681b      	ldr	r3, [r3, #0]
 800b9cc:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800b9ce:	68bb      	ldr	r3, [r7, #8]
 800b9d0:	691b      	ldr	r3, [r3, #16]
 800b9d2:	021a      	lsls	r2, r3, #8
 800b9d4:	68fb      	ldr	r3, [r7, #12]
 800b9d6:	681b      	ldr	r3, [r3, #0]
 800b9d8:	430a      	orrs	r2, r1
 800b9da:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800b9dc:	e002      	b.n	800b9e4 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800b9de:	2301      	movs	r3, #1
 800b9e0:	75fb      	strb	r3, [r7, #23]
      break;
 800b9e2:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800b9e4:	68fb      	ldr	r3, [r7, #12]
 800b9e6:	2200      	movs	r2, #0
 800b9e8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800b9ec:	7dfb      	ldrb	r3, [r7, #23]
}
 800b9ee:	4618      	mov	r0, r3
 800b9f0:	3718      	adds	r7, #24
 800b9f2:	46bd      	mov	sp, r7
 800b9f4:	bd80      	pop	{r7, pc}
 800b9f6:	bf00      	nop

0800b9f8 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800b9f8:	b480      	push	{r7}
 800b9fa:	b083      	sub	sp, #12
 800b9fc:	af00      	add	r7, sp, #0
 800b9fe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800ba00:	bf00      	nop
 800ba02:	370c      	adds	r7, #12
 800ba04:	46bd      	mov	sp, r7
 800ba06:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba0a:	4770      	bx	lr

0800ba0c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800ba0c:	b480      	push	{r7}
 800ba0e:	b083      	sub	sp, #12
 800ba10:	af00      	add	r7, sp, #0
 800ba12:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800ba14:	bf00      	nop
 800ba16:	370c      	adds	r7, #12
 800ba18:	46bd      	mov	sp, r7
 800ba1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba1e:	4770      	bx	lr

0800ba20 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800ba20:	b480      	push	{r7}
 800ba22:	b083      	sub	sp, #12
 800ba24:	af00      	add	r7, sp, #0
 800ba26:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800ba28:	bf00      	nop
 800ba2a:	370c      	adds	r7, #12
 800ba2c:	46bd      	mov	sp, r7
 800ba2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba32:	4770      	bx	lr

0800ba34 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800ba34:	b480      	push	{r7}
 800ba36:	b083      	sub	sp, #12
 800ba38:	af00      	add	r7, sp, #0
 800ba3a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800ba3c:	bf00      	nop
 800ba3e:	370c      	adds	r7, #12
 800ba40:	46bd      	mov	sp, r7
 800ba42:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba46:	4770      	bx	lr

0800ba48 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800ba48:	b480      	push	{r7}
 800ba4a:	b085      	sub	sp, #20
 800ba4c:	af00      	add	r7, sp, #0
 800ba4e:	6078      	str	r0, [r7, #4]
 800ba50:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800ba52:	687b      	ldr	r3, [r7, #4]
 800ba54:	681b      	ldr	r3, [r3, #0]
 800ba56:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800ba58:	687b      	ldr	r3, [r7, #4]
 800ba5a:	4a4a      	ldr	r2, [pc, #296]	@ (800bb84 <TIM_Base_SetConfig+0x13c>)
 800ba5c:	4293      	cmp	r3, r2
 800ba5e:	d013      	beq.n	800ba88 <TIM_Base_SetConfig+0x40>
 800ba60:	687b      	ldr	r3, [r7, #4]
 800ba62:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ba66:	d00f      	beq.n	800ba88 <TIM_Base_SetConfig+0x40>
 800ba68:	687b      	ldr	r3, [r7, #4]
 800ba6a:	4a47      	ldr	r2, [pc, #284]	@ (800bb88 <TIM_Base_SetConfig+0x140>)
 800ba6c:	4293      	cmp	r3, r2
 800ba6e:	d00b      	beq.n	800ba88 <TIM_Base_SetConfig+0x40>
 800ba70:	687b      	ldr	r3, [r7, #4]
 800ba72:	4a46      	ldr	r2, [pc, #280]	@ (800bb8c <TIM_Base_SetConfig+0x144>)
 800ba74:	4293      	cmp	r3, r2
 800ba76:	d007      	beq.n	800ba88 <TIM_Base_SetConfig+0x40>
 800ba78:	687b      	ldr	r3, [r7, #4]
 800ba7a:	4a45      	ldr	r2, [pc, #276]	@ (800bb90 <TIM_Base_SetConfig+0x148>)
 800ba7c:	4293      	cmp	r3, r2
 800ba7e:	d003      	beq.n	800ba88 <TIM_Base_SetConfig+0x40>
 800ba80:	687b      	ldr	r3, [r7, #4]
 800ba82:	4a44      	ldr	r2, [pc, #272]	@ (800bb94 <TIM_Base_SetConfig+0x14c>)
 800ba84:	4293      	cmp	r3, r2
 800ba86:	d108      	bne.n	800ba9a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800ba88:	68fb      	ldr	r3, [r7, #12]
 800ba8a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ba8e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800ba90:	683b      	ldr	r3, [r7, #0]
 800ba92:	685b      	ldr	r3, [r3, #4]
 800ba94:	68fa      	ldr	r2, [r7, #12]
 800ba96:	4313      	orrs	r3, r2
 800ba98:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800ba9a:	687b      	ldr	r3, [r7, #4]
 800ba9c:	4a39      	ldr	r2, [pc, #228]	@ (800bb84 <TIM_Base_SetConfig+0x13c>)
 800ba9e:	4293      	cmp	r3, r2
 800baa0:	d027      	beq.n	800baf2 <TIM_Base_SetConfig+0xaa>
 800baa2:	687b      	ldr	r3, [r7, #4]
 800baa4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800baa8:	d023      	beq.n	800baf2 <TIM_Base_SetConfig+0xaa>
 800baaa:	687b      	ldr	r3, [r7, #4]
 800baac:	4a36      	ldr	r2, [pc, #216]	@ (800bb88 <TIM_Base_SetConfig+0x140>)
 800baae:	4293      	cmp	r3, r2
 800bab0:	d01f      	beq.n	800baf2 <TIM_Base_SetConfig+0xaa>
 800bab2:	687b      	ldr	r3, [r7, #4]
 800bab4:	4a35      	ldr	r2, [pc, #212]	@ (800bb8c <TIM_Base_SetConfig+0x144>)
 800bab6:	4293      	cmp	r3, r2
 800bab8:	d01b      	beq.n	800baf2 <TIM_Base_SetConfig+0xaa>
 800baba:	687b      	ldr	r3, [r7, #4]
 800babc:	4a34      	ldr	r2, [pc, #208]	@ (800bb90 <TIM_Base_SetConfig+0x148>)
 800babe:	4293      	cmp	r3, r2
 800bac0:	d017      	beq.n	800baf2 <TIM_Base_SetConfig+0xaa>
 800bac2:	687b      	ldr	r3, [r7, #4]
 800bac4:	4a33      	ldr	r2, [pc, #204]	@ (800bb94 <TIM_Base_SetConfig+0x14c>)
 800bac6:	4293      	cmp	r3, r2
 800bac8:	d013      	beq.n	800baf2 <TIM_Base_SetConfig+0xaa>
 800baca:	687b      	ldr	r3, [r7, #4]
 800bacc:	4a32      	ldr	r2, [pc, #200]	@ (800bb98 <TIM_Base_SetConfig+0x150>)
 800bace:	4293      	cmp	r3, r2
 800bad0:	d00f      	beq.n	800baf2 <TIM_Base_SetConfig+0xaa>
 800bad2:	687b      	ldr	r3, [r7, #4]
 800bad4:	4a31      	ldr	r2, [pc, #196]	@ (800bb9c <TIM_Base_SetConfig+0x154>)
 800bad6:	4293      	cmp	r3, r2
 800bad8:	d00b      	beq.n	800baf2 <TIM_Base_SetConfig+0xaa>
 800bada:	687b      	ldr	r3, [r7, #4]
 800badc:	4a30      	ldr	r2, [pc, #192]	@ (800bba0 <TIM_Base_SetConfig+0x158>)
 800bade:	4293      	cmp	r3, r2
 800bae0:	d007      	beq.n	800baf2 <TIM_Base_SetConfig+0xaa>
 800bae2:	687b      	ldr	r3, [r7, #4]
 800bae4:	4a2f      	ldr	r2, [pc, #188]	@ (800bba4 <TIM_Base_SetConfig+0x15c>)
 800bae6:	4293      	cmp	r3, r2
 800bae8:	d003      	beq.n	800baf2 <TIM_Base_SetConfig+0xaa>
 800baea:	687b      	ldr	r3, [r7, #4]
 800baec:	4a2e      	ldr	r2, [pc, #184]	@ (800bba8 <TIM_Base_SetConfig+0x160>)
 800baee:	4293      	cmp	r3, r2
 800baf0:	d108      	bne.n	800bb04 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800baf2:	68fb      	ldr	r3, [r7, #12]
 800baf4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800baf8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800bafa:	683b      	ldr	r3, [r7, #0]
 800bafc:	68db      	ldr	r3, [r3, #12]
 800bafe:	68fa      	ldr	r2, [r7, #12]
 800bb00:	4313      	orrs	r3, r2
 800bb02:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800bb04:	68fb      	ldr	r3, [r7, #12]
 800bb06:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800bb0a:	683b      	ldr	r3, [r7, #0]
 800bb0c:	695b      	ldr	r3, [r3, #20]
 800bb0e:	4313      	orrs	r3, r2
 800bb10:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800bb12:	687b      	ldr	r3, [r7, #4]
 800bb14:	68fa      	ldr	r2, [r7, #12]
 800bb16:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800bb18:	683b      	ldr	r3, [r7, #0]
 800bb1a:	689a      	ldr	r2, [r3, #8]
 800bb1c:	687b      	ldr	r3, [r7, #4]
 800bb1e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800bb20:	683b      	ldr	r3, [r7, #0]
 800bb22:	681a      	ldr	r2, [r3, #0]
 800bb24:	687b      	ldr	r3, [r7, #4]
 800bb26:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800bb28:	687b      	ldr	r3, [r7, #4]
 800bb2a:	4a16      	ldr	r2, [pc, #88]	@ (800bb84 <TIM_Base_SetConfig+0x13c>)
 800bb2c:	4293      	cmp	r3, r2
 800bb2e:	d00f      	beq.n	800bb50 <TIM_Base_SetConfig+0x108>
 800bb30:	687b      	ldr	r3, [r7, #4]
 800bb32:	4a18      	ldr	r2, [pc, #96]	@ (800bb94 <TIM_Base_SetConfig+0x14c>)
 800bb34:	4293      	cmp	r3, r2
 800bb36:	d00b      	beq.n	800bb50 <TIM_Base_SetConfig+0x108>
 800bb38:	687b      	ldr	r3, [r7, #4]
 800bb3a:	4a17      	ldr	r2, [pc, #92]	@ (800bb98 <TIM_Base_SetConfig+0x150>)
 800bb3c:	4293      	cmp	r3, r2
 800bb3e:	d007      	beq.n	800bb50 <TIM_Base_SetConfig+0x108>
 800bb40:	687b      	ldr	r3, [r7, #4]
 800bb42:	4a16      	ldr	r2, [pc, #88]	@ (800bb9c <TIM_Base_SetConfig+0x154>)
 800bb44:	4293      	cmp	r3, r2
 800bb46:	d003      	beq.n	800bb50 <TIM_Base_SetConfig+0x108>
 800bb48:	687b      	ldr	r3, [r7, #4]
 800bb4a:	4a15      	ldr	r2, [pc, #84]	@ (800bba0 <TIM_Base_SetConfig+0x158>)
 800bb4c:	4293      	cmp	r3, r2
 800bb4e:	d103      	bne.n	800bb58 <TIM_Base_SetConfig+0x110>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800bb50:	683b      	ldr	r3, [r7, #0]
 800bb52:	691a      	ldr	r2, [r3, #16]
 800bb54:	687b      	ldr	r3, [r7, #4]
 800bb56:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800bb58:	687b      	ldr	r3, [r7, #4]
 800bb5a:	2201      	movs	r2, #1
 800bb5c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800bb5e:	687b      	ldr	r3, [r7, #4]
 800bb60:	691b      	ldr	r3, [r3, #16]
 800bb62:	f003 0301 	and.w	r3, r3, #1
 800bb66:	2b01      	cmp	r3, #1
 800bb68:	d105      	bne.n	800bb76 <TIM_Base_SetConfig+0x12e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800bb6a:	687b      	ldr	r3, [r7, #4]
 800bb6c:	691b      	ldr	r3, [r3, #16]
 800bb6e:	f023 0201 	bic.w	r2, r3, #1
 800bb72:	687b      	ldr	r3, [r7, #4]
 800bb74:	611a      	str	r2, [r3, #16]
  }
}
 800bb76:	bf00      	nop
 800bb78:	3714      	adds	r7, #20
 800bb7a:	46bd      	mov	sp, r7
 800bb7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb80:	4770      	bx	lr
 800bb82:	bf00      	nop
 800bb84:	40010000 	.word	0x40010000
 800bb88:	40000400 	.word	0x40000400
 800bb8c:	40000800 	.word	0x40000800
 800bb90:	40000c00 	.word	0x40000c00
 800bb94:	40010400 	.word	0x40010400
 800bb98:	40014000 	.word	0x40014000
 800bb9c:	40014400 	.word	0x40014400
 800bba0:	40014800 	.word	0x40014800
 800bba4:	4000e000 	.word	0x4000e000
 800bba8:	4000e400 	.word	0x4000e400

0800bbac <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800bbac:	b480      	push	{r7}
 800bbae:	b087      	sub	sp, #28
 800bbb0:	af00      	add	r7, sp, #0
 800bbb2:	6078      	str	r0, [r7, #4]
 800bbb4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800bbb6:	687b      	ldr	r3, [r7, #4]
 800bbb8:	6a1b      	ldr	r3, [r3, #32]
 800bbba:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800bbbc:	687b      	ldr	r3, [r7, #4]
 800bbbe:	6a1b      	ldr	r3, [r3, #32]
 800bbc0:	f023 0201 	bic.w	r2, r3, #1
 800bbc4:	687b      	ldr	r3, [r7, #4]
 800bbc6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800bbc8:	687b      	ldr	r3, [r7, #4]
 800bbca:	685b      	ldr	r3, [r3, #4]
 800bbcc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800bbce:	687b      	ldr	r3, [r7, #4]
 800bbd0:	699b      	ldr	r3, [r3, #24]
 800bbd2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800bbd4:	68fa      	ldr	r2, [r7, #12]
 800bbd6:	4b37      	ldr	r3, [pc, #220]	@ (800bcb4 <TIM_OC1_SetConfig+0x108>)
 800bbd8:	4013      	ands	r3, r2
 800bbda:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800bbdc:	68fb      	ldr	r3, [r7, #12]
 800bbde:	f023 0303 	bic.w	r3, r3, #3
 800bbe2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800bbe4:	683b      	ldr	r3, [r7, #0]
 800bbe6:	681b      	ldr	r3, [r3, #0]
 800bbe8:	68fa      	ldr	r2, [r7, #12]
 800bbea:	4313      	orrs	r3, r2
 800bbec:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800bbee:	697b      	ldr	r3, [r7, #20]
 800bbf0:	f023 0302 	bic.w	r3, r3, #2
 800bbf4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800bbf6:	683b      	ldr	r3, [r7, #0]
 800bbf8:	689b      	ldr	r3, [r3, #8]
 800bbfa:	697a      	ldr	r2, [r7, #20]
 800bbfc:	4313      	orrs	r3, r2
 800bbfe:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800bc00:	687b      	ldr	r3, [r7, #4]
 800bc02:	4a2d      	ldr	r2, [pc, #180]	@ (800bcb8 <TIM_OC1_SetConfig+0x10c>)
 800bc04:	4293      	cmp	r3, r2
 800bc06:	d00f      	beq.n	800bc28 <TIM_OC1_SetConfig+0x7c>
 800bc08:	687b      	ldr	r3, [r7, #4]
 800bc0a:	4a2c      	ldr	r2, [pc, #176]	@ (800bcbc <TIM_OC1_SetConfig+0x110>)
 800bc0c:	4293      	cmp	r3, r2
 800bc0e:	d00b      	beq.n	800bc28 <TIM_OC1_SetConfig+0x7c>
 800bc10:	687b      	ldr	r3, [r7, #4]
 800bc12:	4a2b      	ldr	r2, [pc, #172]	@ (800bcc0 <TIM_OC1_SetConfig+0x114>)
 800bc14:	4293      	cmp	r3, r2
 800bc16:	d007      	beq.n	800bc28 <TIM_OC1_SetConfig+0x7c>
 800bc18:	687b      	ldr	r3, [r7, #4]
 800bc1a:	4a2a      	ldr	r2, [pc, #168]	@ (800bcc4 <TIM_OC1_SetConfig+0x118>)
 800bc1c:	4293      	cmp	r3, r2
 800bc1e:	d003      	beq.n	800bc28 <TIM_OC1_SetConfig+0x7c>
 800bc20:	687b      	ldr	r3, [r7, #4]
 800bc22:	4a29      	ldr	r2, [pc, #164]	@ (800bcc8 <TIM_OC1_SetConfig+0x11c>)
 800bc24:	4293      	cmp	r3, r2
 800bc26:	d10c      	bne.n	800bc42 <TIM_OC1_SetConfig+0x96>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800bc28:	697b      	ldr	r3, [r7, #20]
 800bc2a:	f023 0308 	bic.w	r3, r3, #8
 800bc2e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800bc30:	683b      	ldr	r3, [r7, #0]
 800bc32:	68db      	ldr	r3, [r3, #12]
 800bc34:	697a      	ldr	r2, [r7, #20]
 800bc36:	4313      	orrs	r3, r2
 800bc38:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800bc3a:	697b      	ldr	r3, [r7, #20]
 800bc3c:	f023 0304 	bic.w	r3, r3, #4
 800bc40:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800bc42:	687b      	ldr	r3, [r7, #4]
 800bc44:	4a1c      	ldr	r2, [pc, #112]	@ (800bcb8 <TIM_OC1_SetConfig+0x10c>)
 800bc46:	4293      	cmp	r3, r2
 800bc48:	d00f      	beq.n	800bc6a <TIM_OC1_SetConfig+0xbe>
 800bc4a:	687b      	ldr	r3, [r7, #4]
 800bc4c:	4a1b      	ldr	r2, [pc, #108]	@ (800bcbc <TIM_OC1_SetConfig+0x110>)
 800bc4e:	4293      	cmp	r3, r2
 800bc50:	d00b      	beq.n	800bc6a <TIM_OC1_SetConfig+0xbe>
 800bc52:	687b      	ldr	r3, [r7, #4]
 800bc54:	4a1a      	ldr	r2, [pc, #104]	@ (800bcc0 <TIM_OC1_SetConfig+0x114>)
 800bc56:	4293      	cmp	r3, r2
 800bc58:	d007      	beq.n	800bc6a <TIM_OC1_SetConfig+0xbe>
 800bc5a:	687b      	ldr	r3, [r7, #4]
 800bc5c:	4a19      	ldr	r2, [pc, #100]	@ (800bcc4 <TIM_OC1_SetConfig+0x118>)
 800bc5e:	4293      	cmp	r3, r2
 800bc60:	d003      	beq.n	800bc6a <TIM_OC1_SetConfig+0xbe>
 800bc62:	687b      	ldr	r3, [r7, #4]
 800bc64:	4a18      	ldr	r2, [pc, #96]	@ (800bcc8 <TIM_OC1_SetConfig+0x11c>)
 800bc66:	4293      	cmp	r3, r2
 800bc68:	d111      	bne.n	800bc8e <TIM_OC1_SetConfig+0xe2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800bc6a:	693b      	ldr	r3, [r7, #16]
 800bc6c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800bc70:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800bc72:	693b      	ldr	r3, [r7, #16]
 800bc74:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800bc78:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800bc7a:	683b      	ldr	r3, [r7, #0]
 800bc7c:	695b      	ldr	r3, [r3, #20]
 800bc7e:	693a      	ldr	r2, [r7, #16]
 800bc80:	4313      	orrs	r3, r2
 800bc82:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800bc84:	683b      	ldr	r3, [r7, #0]
 800bc86:	699b      	ldr	r3, [r3, #24]
 800bc88:	693a      	ldr	r2, [r7, #16]
 800bc8a:	4313      	orrs	r3, r2
 800bc8c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800bc8e:	687b      	ldr	r3, [r7, #4]
 800bc90:	693a      	ldr	r2, [r7, #16]
 800bc92:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800bc94:	687b      	ldr	r3, [r7, #4]
 800bc96:	68fa      	ldr	r2, [r7, #12]
 800bc98:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800bc9a:	683b      	ldr	r3, [r7, #0]
 800bc9c:	685a      	ldr	r2, [r3, #4]
 800bc9e:	687b      	ldr	r3, [r7, #4]
 800bca0:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800bca2:	687b      	ldr	r3, [r7, #4]
 800bca4:	697a      	ldr	r2, [r7, #20]
 800bca6:	621a      	str	r2, [r3, #32]
}
 800bca8:	bf00      	nop
 800bcaa:	371c      	adds	r7, #28
 800bcac:	46bd      	mov	sp, r7
 800bcae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bcb2:	4770      	bx	lr
 800bcb4:	fffeff8f 	.word	0xfffeff8f
 800bcb8:	40010000 	.word	0x40010000
 800bcbc:	40010400 	.word	0x40010400
 800bcc0:	40014000 	.word	0x40014000
 800bcc4:	40014400 	.word	0x40014400
 800bcc8:	40014800 	.word	0x40014800

0800bccc <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800bccc:	b480      	push	{r7}
 800bcce:	b087      	sub	sp, #28
 800bcd0:	af00      	add	r7, sp, #0
 800bcd2:	6078      	str	r0, [r7, #4]
 800bcd4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800bcd6:	687b      	ldr	r3, [r7, #4]
 800bcd8:	6a1b      	ldr	r3, [r3, #32]
 800bcda:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800bcdc:	687b      	ldr	r3, [r7, #4]
 800bcde:	6a1b      	ldr	r3, [r3, #32]
 800bce0:	f023 0210 	bic.w	r2, r3, #16
 800bce4:	687b      	ldr	r3, [r7, #4]
 800bce6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800bce8:	687b      	ldr	r3, [r7, #4]
 800bcea:	685b      	ldr	r3, [r3, #4]
 800bcec:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800bcee:	687b      	ldr	r3, [r7, #4]
 800bcf0:	699b      	ldr	r3, [r3, #24]
 800bcf2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800bcf4:	68fa      	ldr	r2, [r7, #12]
 800bcf6:	4b34      	ldr	r3, [pc, #208]	@ (800bdc8 <TIM_OC2_SetConfig+0xfc>)
 800bcf8:	4013      	ands	r3, r2
 800bcfa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800bcfc:	68fb      	ldr	r3, [r7, #12]
 800bcfe:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800bd02:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800bd04:	683b      	ldr	r3, [r7, #0]
 800bd06:	681b      	ldr	r3, [r3, #0]
 800bd08:	021b      	lsls	r3, r3, #8
 800bd0a:	68fa      	ldr	r2, [r7, #12]
 800bd0c:	4313      	orrs	r3, r2
 800bd0e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800bd10:	697b      	ldr	r3, [r7, #20]
 800bd12:	f023 0320 	bic.w	r3, r3, #32
 800bd16:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800bd18:	683b      	ldr	r3, [r7, #0]
 800bd1a:	689b      	ldr	r3, [r3, #8]
 800bd1c:	011b      	lsls	r3, r3, #4
 800bd1e:	697a      	ldr	r2, [r7, #20]
 800bd20:	4313      	orrs	r3, r2
 800bd22:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800bd24:	687b      	ldr	r3, [r7, #4]
 800bd26:	4a29      	ldr	r2, [pc, #164]	@ (800bdcc <TIM_OC2_SetConfig+0x100>)
 800bd28:	4293      	cmp	r3, r2
 800bd2a:	d003      	beq.n	800bd34 <TIM_OC2_SetConfig+0x68>
 800bd2c:	687b      	ldr	r3, [r7, #4]
 800bd2e:	4a28      	ldr	r2, [pc, #160]	@ (800bdd0 <TIM_OC2_SetConfig+0x104>)
 800bd30:	4293      	cmp	r3, r2
 800bd32:	d10d      	bne.n	800bd50 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800bd34:	697b      	ldr	r3, [r7, #20]
 800bd36:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800bd3a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800bd3c:	683b      	ldr	r3, [r7, #0]
 800bd3e:	68db      	ldr	r3, [r3, #12]
 800bd40:	011b      	lsls	r3, r3, #4
 800bd42:	697a      	ldr	r2, [r7, #20]
 800bd44:	4313      	orrs	r3, r2
 800bd46:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800bd48:	697b      	ldr	r3, [r7, #20]
 800bd4a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800bd4e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800bd50:	687b      	ldr	r3, [r7, #4]
 800bd52:	4a1e      	ldr	r2, [pc, #120]	@ (800bdcc <TIM_OC2_SetConfig+0x100>)
 800bd54:	4293      	cmp	r3, r2
 800bd56:	d00f      	beq.n	800bd78 <TIM_OC2_SetConfig+0xac>
 800bd58:	687b      	ldr	r3, [r7, #4]
 800bd5a:	4a1d      	ldr	r2, [pc, #116]	@ (800bdd0 <TIM_OC2_SetConfig+0x104>)
 800bd5c:	4293      	cmp	r3, r2
 800bd5e:	d00b      	beq.n	800bd78 <TIM_OC2_SetConfig+0xac>
 800bd60:	687b      	ldr	r3, [r7, #4]
 800bd62:	4a1c      	ldr	r2, [pc, #112]	@ (800bdd4 <TIM_OC2_SetConfig+0x108>)
 800bd64:	4293      	cmp	r3, r2
 800bd66:	d007      	beq.n	800bd78 <TIM_OC2_SetConfig+0xac>
 800bd68:	687b      	ldr	r3, [r7, #4]
 800bd6a:	4a1b      	ldr	r2, [pc, #108]	@ (800bdd8 <TIM_OC2_SetConfig+0x10c>)
 800bd6c:	4293      	cmp	r3, r2
 800bd6e:	d003      	beq.n	800bd78 <TIM_OC2_SetConfig+0xac>
 800bd70:	687b      	ldr	r3, [r7, #4]
 800bd72:	4a1a      	ldr	r2, [pc, #104]	@ (800bddc <TIM_OC2_SetConfig+0x110>)
 800bd74:	4293      	cmp	r3, r2
 800bd76:	d113      	bne.n	800bda0 <TIM_OC2_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800bd78:	693b      	ldr	r3, [r7, #16]
 800bd7a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800bd7e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800bd80:	693b      	ldr	r3, [r7, #16]
 800bd82:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800bd86:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800bd88:	683b      	ldr	r3, [r7, #0]
 800bd8a:	695b      	ldr	r3, [r3, #20]
 800bd8c:	009b      	lsls	r3, r3, #2
 800bd8e:	693a      	ldr	r2, [r7, #16]
 800bd90:	4313      	orrs	r3, r2
 800bd92:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800bd94:	683b      	ldr	r3, [r7, #0]
 800bd96:	699b      	ldr	r3, [r3, #24]
 800bd98:	009b      	lsls	r3, r3, #2
 800bd9a:	693a      	ldr	r2, [r7, #16]
 800bd9c:	4313      	orrs	r3, r2
 800bd9e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800bda0:	687b      	ldr	r3, [r7, #4]
 800bda2:	693a      	ldr	r2, [r7, #16]
 800bda4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800bda6:	687b      	ldr	r3, [r7, #4]
 800bda8:	68fa      	ldr	r2, [r7, #12]
 800bdaa:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800bdac:	683b      	ldr	r3, [r7, #0]
 800bdae:	685a      	ldr	r2, [r3, #4]
 800bdb0:	687b      	ldr	r3, [r7, #4]
 800bdb2:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800bdb4:	687b      	ldr	r3, [r7, #4]
 800bdb6:	697a      	ldr	r2, [r7, #20]
 800bdb8:	621a      	str	r2, [r3, #32]
}
 800bdba:	bf00      	nop
 800bdbc:	371c      	adds	r7, #28
 800bdbe:	46bd      	mov	sp, r7
 800bdc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bdc4:	4770      	bx	lr
 800bdc6:	bf00      	nop
 800bdc8:	feff8fff 	.word	0xfeff8fff
 800bdcc:	40010000 	.word	0x40010000
 800bdd0:	40010400 	.word	0x40010400
 800bdd4:	40014000 	.word	0x40014000
 800bdd8:	40014400 	.word	0x40014400
 800bddc:	40014800 	.word	0x40014800

0800bde0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800bde0:	b480      	push	{r7}
 800bde2:	b087      	sub	sp, #28
 800bde4:	af00      	add	r7, sp, #0
 800bde6:	6078      	str	r0, [r7, #4]
 800bde8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800bdea:	687b      	ldr	r3, [r7, #4]
 800bdec:	6a1b      	ldr	r3, [r3, #32]
 800bdee:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800bdf0:	687b      	ldr	r3, [r7, #4]
 800bdf2:	6a1b      	ldr	r3, [r3, #32]
 800bdf4:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800bdf8:	687b      	ldr	r3, [r7, #4]
 800bdfa:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800bdfc:	687b      	ldr	r3, [r7, #4]
 800bdfe:	685b      	ldr	r3, [r3, #4]
 800be00:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800be02:	687b      	ldr	r3, [r7, #4]
 800be04:	69db      	ldr	r3, [r3, #28]
 800be06:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800be08:	68fa      	ldr	r2, [r7, #12]
 800be0a:	4b33      	ldr	r3, [pc, #204]	@ (800bed8 <TIM_OC3_SetConfig+0xf8>)
 800be0c:	4013      	ands	r3, r2
 800be0e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800be10:	68fb      	ldr	r3, [r7, #12]
 800be12:	f023 0303 	bic.w	r3, r3, #3
 800be16:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800be18:	683b      	ldr	r3, [r7, #0]
 800be1a:	681b      	ldr	r3, [r3, #0]
 800be1c:	68fa      	ldr	r2, [r7, #12]
 800be1e:	4313      	orrs	r3, r2
 800be20:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800be22:	697b      	ldr	r3, [r7, #20]
 800be24:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800be28:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800be2a:	683b      	ldr	r3, [r7, #0]
 800be2c:	689b      	ldr	r3, [r3, #8]
 800be2e:	021b      	lsls	r3, r3, #8
 800be30:	697a      	ldr	r2, [r7, #20]
 800be32:	4313      	orrs	r3, r2
 800be34:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800be36:	687b      	ldr	r3, [r7, #4]
 800be38:	4a28      	ldr	r2, [pc, #160]	@ (800bedc <TIM_OC3_SetConfig+0xfc>)
 800be3a:	4293      	cmp	r3, r2
 800be3c:	d003      	beq.n	800be46 <TIM_OC3_SetConfig+0x66>
 800be3e:	687b      	ldr	r3, [r7, #4]
 800be40:	4a27      	ldr	r2, [pc, #156]	@ (800bee0 <TIM_OC3_SetConfig+0x100>)
 800be42:	4293      	cmp	r3, r2
 800be44:	d10d      	bne.n	800be62 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800be46:	697b      	ldr	r3, [r7, #20]
 800be48:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800be4c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800be4e:	683b      	ldr	r3, [r7, #0]
 800be50:	68db      	ldr	r3, [r3, #12]
 800be52:	021b      	lsls	r3, r3, #8
 800be54:	697a      	ldr	r2, [r7, #20]
 800be56:	4313      	orrs	r3, r2
 800be58:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800be5a:	697b      	ldr	r3, [r7, #20]
 800be5c:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800be60:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800be62:	687b      	ldr	r3, [r7, #4]
 800be64:	4a1d      	ldr	r2, [pc, #116]	@ (800bedc <TIM_OC3_SetConfig+0xfc>)
 800be66:	4293      	cmp	r3, r2
 800be68:	d00f      	beq.n	800be8a <TIM_OC3_SetConfig+0xaa>
 800be6a:	687b      	ldr	r3, [r7, #4]
 800be6c:	4a1c      	ldr	r2, [pc, #112]	@ (800bee0 <TIM_OC3_SetConfig+0x100>)
 800be6e:	4293      	cmp	r3, r2
 800be70:	d00b      	beq.n	800be8a <TIM_OC3_SetConfig+0xaa>
 800be72:	687b      	ldr	r3, [r7, #4]
 800be74:	4a1b      	ldr	r2, [pc, #108]	@ (800bee4 <TIM_OC3_SetConfig+0x104>)
 800be76:	4293      	cmp	r3, r2
 800be78:	d007      	beq.n	800be8a <TIM_OC3_SetConfig+0xaa>
 800be7a:	687b      	ldr	r3, [r7, #4]
 800be7c:	4a1a      	ldr	r2, [pc, #104]	@ (800bee8 <TIM_OC3_SetConfig+0x108>)
 800be7e:	4293      	cmp	r3, r2
 800be80:	d003      	beq.n	800be8a <TIM_OC3_SetConfig+0xaa>
 800be82:	687b      	ldr	r3, [r7, #4]
 800be84:	4a19      	ldr	r2, [pc, #100]	@ (800beec <TIM_OC3_SetConfig+0x10c>)
 800be86:	4293      	cmp	r3, r2
 800be88:	d113      	bne.n	800beb2 <TIM_OC3_SetConfig+0xd2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800be8a:	693b      	ldr	r3, [r7, #16]
 800be8c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800be90:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800be92:	693b      	ldr	r3, [r7, #16]
 800be94:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800be98:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800be9a:	683b      	ldr	r3, [r7, #0]
 800be9c:	695b      	ldr	r3, [r3, #20]
 800be9e:	011b      	lsls	r3, r3, #4
 800bea0:	693a      	ldr	r2, [r7, #16]
 800bea2:	4313      	orrs	r3, r2
 800bea4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800bea6:	683b      	ldr	r3, [r7, #0]
 800bea8:	699b      	ldr	r3, [r3, #24]
 800beaa:	011b      	lsls	r3, r3, #4
 800beac:	693a      	ldr	r2, [r7, #16]
 800beae:	4313      	orrs	r3, r2
 800beb0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800beb2:	687b      	ldr	r3, [r7, #4]
 800beb4:	693a      	ldr	r2, [r7, #16]
 800beb6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800beb8:	687b      	ldr	r3, [r7, #4]
 800beba:	68fa      	ldr	r2, [r7, #12]
 800bebc:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800bebe:	683b      	ldr	r3, [r7, #0]
 800bec0:	685a      	ldr	r2, [r3, #4]
 800bec2:	687b      	ldr	r3, [r7, #4]
 800bec4:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800bec6:	687b      	ldr	r3, [r7, #4]
 800bec8:	697a      	ldr	r2, [r7, #20]
 800beca:	621a      	str	r2, [r3, #32]
}
 800becc:	bf00      	nop
 800bece:	371c      	adds	r7, #28
 800bed0:	46bd      	mov	sp, r7
 800bed2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bed6:	4770      	bx	lr
 800bed8:	fffeff8f 	.word	0xfffeff8f
 800bedc:	40010000 	.word	0x40010000
 800bee0:	40010400 	.word	0x40010400
 800bee4:	40014000 	.word	0x40014000
 800bee8:	40014400 	.word	0x40014400
 800beec:	40014800 	.word	0x40014800

0800bef0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800bef0:	b480      	push	{r7}
 800bef2:	b087      	sub	sp, #28
 800bef4:	af00      	add	r7, sp, #0
 800bef6:	6078      	str	r0, [r7, #4]
 800bef8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800befa:	687b      	ldr	r3, [r7, #4]
 800befc:	6a1b      	ldr	r3, [r3, #32]
 800befe:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800bf00:	687b      	ldr	r3, [r7, #4]
 800bf02:	6a1b      	ldr	r3, [r3, #32]
 800bf04:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800bf08:	687b      	ldr	r3, [r7, #4]
 800bf0a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800bf0c:	687b      	ldr	r3, [r7, #4]
 800bf0e:	685b      	ldr	r3, [r3, #4]
 800bf10:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800bf12:	687b      	ldr	r3, [r7, #4]
 800bf14:	69db      	ldr	r3, [r3, #28]
 800bf16:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800bf18:	68fa      	ldr	r2, [r7, #12]
 800bf1a:	4b24      	ldr	r3, [pc, #144]	@ (800bfac <TIM_OC4_SetConfig+0xbc>)
 800bf1c:	4013      	ands	r3, r2
 800bf1e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800bf20:	68fb      	ldr	r3, [r7, #12]
 800bf22:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800bf26:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800bf28:	683b      	ldr	r3, [r7, #0]
 800bf2a:	681b      	ldr	r3, [r3, #0]
 800bf2c:	021b      	lsls	r3, r3, #8
 800bf2e:	68fa      	ldr	r2, [r7, #12]
 800bf30:	4313      	orrs	r3, r2
 800bf32:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800bf34:	693b      	ldr	r3, [r7, #16]
 800bf36:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800bf3a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800bf3c:	683b      	ldr	r3, [r7, #0]
 800bf3e:	689b      	ldr	r3, [r3, #8]
 800bf40:	031b      	lsls	r3, r3, #12
 800bf42:	693a      	ldr	r2, [r7, #16]
 800bf44:	4313      	orrs	r3, r2
 800bf46:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800bf48:	687b      	ldr	r3, [r7, #4]
 800bf4a:	4a19      	ldr	r2, [pc, #100]	@ (800bfb0 <TIM_OC4_SetConfig+0xc0>)
 800bf4c:	4293      	cmp	r3, r2
 800bf4e:	d00f      	beq.n	800bf70 <TIM_OC4_SetConfig+0x80>
 800bf50:	687b      	ldr	r3, [r7, #4]
 800bf52:	4a18      	ldr	r2, [pc, #96]	@ (800bfb4 <TIM_OC4_SetConfig+0xc4>)
 800bf54:	4293      	cmp	r3, r2
 800bf56:	d00b      	beq.n	800bf70 <TIM_OC4_SetConfig+0x80>
 800bf58:	687b      	ldr	r3, [r7, #4]
 800bf5a:	4a17      	ldr	r2, [pc, #92]	@ (800bfb8 <TIM_OC4_SetConfig+0xc8>)
 800bf5c:	4293      	cmp	r3, r2
 800bf5e:	d007      	beq.n	800bf70 <TIM_OC4_SetConfig+0x80>
 800bf60:	687b      	ldr	r3, [r7, #4]
 800bf62:	4a16      	ldr	r2, [pc, #88]	@ (800bfbc <TIM_OC4_SetConfig+0xcc>)
 800bf64:	4293      	cmp	r3, r2
 800bf66:	d003      	beq.n	800bf70 <TIM_OC4_SetConfig+0x80>
 800bf68:	687b      	ldr	r3, [r7, #4]
 800bf6a:	4a15      	ldr	r2, [pc, #84]	@ (800bfc0 <TIM_OC4_SetConfig+0xd0>)
 800bf6c:	4293      	cmp	r3, r2
 800bf6e:	d109      	bne.n	800bf84 <TIM_OC4_SetConfig+0x94>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800bf70:	697b      	ldr	r3, [r7, #20]
 800bf72:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800bf76:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800bf78:	683b      	ldr	r3, [r7, #0]
 800bf7a:	695b      	ldr	r3, [r3, #20]
 800bf7c:	019b      	lsls	r3, r3, #6
 800bf7e:	697a      	ldr	r2, [r7, #20]
 800bf80:	4313      	orrs	r3, r2
 800bf82:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800bf84:	687b      	ldr	r3, [r7, #4]
 800bf86:	697a      	ldr	r2, [r7, #20]
 800bf88:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800bf8a:	687b      	ldr	r3, [r7, #4]
 800bf8c:	68fa      	ldr	r2, [r7, #12]
 800bf8e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800bf90:	683b      	ldr	r3, [r7, #0]
 800bf92:	685a      	ldr	r2, [r3, #4]
 800bf94:	687b      	ldr	r3, [r7, #4]
 800bf96:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800bf98:	687b      	ldr	r3, [r7, #4]
 800bf9a:	693a      	ldr	r2, [r7, #16]
 800bf9c:	621a      	str	r2, [r3, #32]
}
 800bf9e:	bf00      	nop
 800bfa0:	371c      	adds	r7, #28
 800bfa2:	46bd      	mov	sp, r7
 800bfa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bfa8:	4770      	bx	lr
 800bfaa:	bf00      	nop
 800bfac:	feff8fff 	.word	0xfeff8fff
 800bfb0:	40010000 	.word	0x40010000
 800bfb4:	40010400 	.word	0x40010400
 800bfb8:	40014000 	.word	0x40014000
 800bfbc:	40014400 	.word	0x40014400
 800bfc0:	40014800 	.word	0x40014800

0800bfc4 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800bfc4:	b480      	push	{r7}
 800bfc6:	b087      	sub	sp, #28
 800bfc8:	af00      	add	r7, sp, #0
 800bfca:	6078      	str	r0, [r7, #4]
 800bfcc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800bfce:	687b      	ldr	r3, [r7, #4]
 800bfd0:	6a1b      	ldr	r3, [r3, #32]
 800bfd2:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800bfd4:	687b      	ldr	r3, [r7, #4]
 800bfd6:	6a1b      	ldr	r3, [r3, #32]
 800bfd8:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800bfdc:	687b      	ldr	r3, [r7, #4]
 800bfde:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800bfe0:	687b      	ldr	r3, [r7, #4]
 800bfe2:	685b      	ldr	r3, [r3, #4]
 800bfe4:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800bfe6:	687b      	ldr	r3, [r7, #4]
 800bfe8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800bfea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800bfec:	68fa      	ldr	r2, [r7, #12]
 800bfee:	4b21      	ldr	r3, [pc, #132]	@ (800c074 <TIM_OC5_SetConfig+0xb0>)
 800bff0:	4013      	ands	r3, r2
 800bff2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800bff4:	683b      	ldr	r3, [r7, #0]
 800bff6:	681b      	ldr	r3, [r3, #0]
 800bff8:	68fa      	ldr	r2, [r7, #12]
 800bffa:	4313      	orrs	r3, r2
 800bffc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800bffe:	693b      	ldr	r3, [r7, #16]
 800c000:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 800c004:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800c006:	683b      	ldr	r3, [r7, #0]
 800c008:	689b      	ldr	r3, [r3, #8]
 800c00a:	041b      	lsls	r3, r3, #16
 800c00c:	693a      	ldr	r2, [r7, #16]
 800c00e:	4313      	orrs	r3, r2
 800c010:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800c012:	687b      	ldr	r3, [r7, #4]
 800c014:	4a18      	ldr	r2, [pc, #96]	@ (800c078 <TIM_OC5_SetConfig+0xb4>)
 800c016:	4293      	cmp	r3, r2
 800c018:	d00f      	beq.n	800c03a <TIM_OC5_SetConfig+0x76>
 800c01a:	687b      	ldr	r3, [r7, #4]
 800c01c:	4a17      	ldr	r2, [pc, #92]	@ (800c07c <TIM_OC5_SetConfig+0xb8>)
 800c01e:	4293      	cmp	r3, r2
 800c020:	d00b      	beq.n	800c03a <TIM_OC5_SetConfig+0x76>
 800c022:	687b      	ldr	r3, [r7, #4]
 800c024:	4a16      	ldr	r2, [pc, #88]	@ (800c080 <TIM_OC5_SetConfig+0xbc>)
 800c026:	4293      	cmp	r3, r2
 800c028:	d007      	beq.n	800c03a <TIM_OC5_SetConfig+0x76>
 800c02a:	687b      	ldr	r3, [r7, #4]
 800c02c:	4a15      	ldr	r2, [pc, #84]	@ (800c084 <TIM_OC5_SetConfig+0xc0>)
 800c02e:	4293      	cmp	r3, r2
 800c030:	d003      	beq.n	800c03a <TIM_OC5_SetConfig+0x76>
 800c032:	687b      	ldr	r3, [r7, #4]
 800c034:	4a14      	ldr	r2, [pc, #80]	@ (800c088 <TIM_OC5_SetConfig+0xc4>)
 800c036:	4293      	cmp	r3, r2
 800c038:	d109      	bne.n	800c04e <TIM_OC5_SetConfig+0x8a>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800c03a:	697b      	ldr	r3, [r7, #20]
 800c03c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800c040:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800c042:	683b      	ldr	r3, [r7, #0]
 800c044:	695b      	ldr	r3, [r3, #20]
 800c046:	021b      	lsls	r3, r3, #8
 800c048:	697a      	ldr	r2, [r7, #20]
 800c04a:	4313      	orrs	r3, r2
 800c04c:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800c04e:	687b      	ldr	r3, [r7, #4]
 800c050:	697a      	ldr	r2, [r7, #20]
 800c052:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800c054:	687b      	ldr	r3, [r7, #4]
 800c056:	68fa      	ldr	r2, [r7, #12]
 800c058:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800c05a:	683b      	ldr	r3, [r7, #0]
 800c05c:	685a      	ldr	r2, [r3, #4]
 800c05e:	687b      	ldr	r3, [r7, #4]
 800c060:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800c062:	687b      	ldr	r3, [r7, #4]
 800c064:	693a      	ldr	r2, [r7, #16]
 800c066:	621a      	str	r2, [r3, #32]
}
 800c068:	bf00      	nop
 800c06a:	371c      	adds	r7, #28
 800c06c:	46bd      	mov	sp, r7
 800c06e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c072:	4770      	bx	lr
 800c074:	fffeff8f 	.word	0xfffeff8f
 800c078:	40010000 	.word	0x40010000
 800c07c:	40010400 	.word	0x40010400
 800c080:	40014000 	.word	0x40014000
 800c084:	40014400 	.word	0x40014400
 800c088:	40014800 	.word	0x40014800

0800c08c <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800c08c:	b480      	push	{r7}
 800c08e:	b087      	sub	sp, #28
 800c090:	af00      	add	r7, sp, #0
 800c092:	6078      	str	r0, [r7, #4]
 800c094:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800c096:	687b      	ldr	r3, [r7, #4]
 800c098:	6a1b      	ldr	r3, [r3, #32]
 800c09a:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800c09c:	687b      	ldr	r3, [r7, #4]
 800c09e:	6a1b      	ldr	r3, [r3, #32]
 800c0a0:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800c0a4:	687b      	ldr	r3, [r7, #4]
 800c0a6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800c0a8:	687b      	ldr	r3, [r7, #4]
 800c0aa:	685b      	ldr	r3, [r3, #4]
 800c0ac:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800c0ae:	687b      	ldr	r3, [r7, #4]
 800c0b0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c0b2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800c0b4:	68fa      	ldr	r2, [r7, #12]
 800c0b6:	4b22      	ldr	r3, [pc, #136]	@ (800c140 <TIM_OC6_SetConfig+0xb4>)
 800c0b8:	4013      	ands	r3, r2
 800c0ba:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800c0bc:	683b      	ldr	r3, [r7, #0]
 800c0be:	681b      	ldr	r3, [r3, #0]
 800c0c0:	021b      	lsls	r3, r3, #8
 800c0c2:	68fa      	ldr	r2, [r7, #12]
 800c0c4:	4313      	orrs	r3, r2
 800c0c6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800c0c8:	693b      	ldr	r3, [r7, #16]
 800c0ca:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800c0ce:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800c0d0:	683b      	ldr	r3, [r7, #0]
 800c0d2:	689b      	ldr	r3, [r3, #8]
 800c0d4:	051b      	lsls	r3, r3, #20
 800c0d6:	693a      	ldr	r2, [r7, #16]
 800c0d8:	4313      	orrs	r3, r2
 800c0da:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800c0dc:	687b      	ldr	r3, [r7, #4]
 800c0de:	4a19      	ldr	r2, [pc, #100]	@ (800c144 <TIM_OC6_SetConfig+0xb8>)
 800c0e0:	4293      	cmp	r3, r2
 800c0e2:	d00f      	beq.n	800c104 <TIM_OC6_SetConfig+0x78>
 800c0e4:	687b      	ldr	r3, [r7, #4]
 800c0e6:	4a18      	ldr	r2, [pc, #96]	@ (800c148 <TIM_OC6_SetConfig+0xbc>)
 800c0e8:	4293      	cmp	r3, r2
 800c0ea:	d00b      	beq.n	800c104 <TIM_OC6_SetConfig+0x78>
 800c0ec:	687b      	ldr	r3, [r7, #4]
 800c0ee:	4a17      	ldr	r2, [pc, #92]	@ (800c14c <TIM_OC6_SetConfig+0xc0>)
 800c0f0:	4293      	cmp	r3, r2
 800c0f2:	d007      	beq.n	800c104 <TIM_OC6_SetConfig+0x78>
 800c0f4:	687b      	ldr	r3, [r7, #4]
 800c0f6:	4a16      	ldr	r2, [pc, #88]	@ (800c150 <TIM_OC6_SetConfig+0xc4>)
 800c0f8:	4293      	cmp	r3, r2
 800c0fa:	d003      	beq.n	800c104 <TIM_OC6_SetConfig+0x78>
 800c0fc:	687b      	ldr	r3, [r7, #4]
 800c0fe:	4a15      	ldr	r2, [pc, #84]	@ (800c154 <TIM_OC6_SetConfig+0xc8>)
 800c100:	4293      	cmp	r3, r2
 800c102:	d109      	bne.n	800c118 <TIM_OC6_SetConfig+0x8c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800c104:	697b      	ldr	r3, [r7, #20]
 800c106:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800c10a:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800c10c:	683b      	ldr	r3, [r7, #0]
 800c10e:	695b      	ldr	r3, [r3, #20]
 800c110:	029b      	lsls	r3, r3, #10
 800c112:	697a      	ldr	r2, [r7, #20]
 800c114:	4313      	orrs	r3, r2
 800c116:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800c118:	687b      	ldr	r3, [r7, #4]
 800c11a:	697a      	ldr	r2, [r7, #20]
 800c11c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800c11e:	687b      	ldr	r3, [r7, #4]
 800c120:	68fa      	ldr	r2, [r7, #12]
 800c122:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800c124:	683b      	ldr	r3, [r7, #0]
 800c126:	685a      	ldr	r2, [r3, #4]
 800c128:	687b      	ldr	r3, [r7, #4]
 800c12a:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800c12c:	687b      	ldr	r3, [r7, #4]
 800c12e:	693a      	ldr	r2, [r7, #16]
 800c130:	621a      	str	r2, [r3, #32]
}
 800c132:	bf00      	nop
 800c134:	371c      	adds	r7, #28
 800c136:	46bd      	mov	sp, r7
 800c138:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c13c:	4770      	bx	lr
 800c13e:	bf00      	nop
 800c140:	feff8fff 	.word	0xfeff8fff
 800c144:	40010000 	.word	0x40010000
 800c148:	40010400 	.word	0x40010400
 800c14c:	40014000 	.word	0x40014000
 800c150:	40014400 	.word	0x40014400
 800c154:	40014800 	.word	0x40014800

0800c158 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800c158:	b480      	push	{r7}
 800c15a:	b087      	sub	sp, #28
 800c15c:	af00      	add	r7, sp, #0
 800c15e:	60f8      	str	r0, [r7, #12]
 800c160:	60b9      	str	r1, [r7, #8]
 800c162:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800c164:	68bb      	ldr	r3, [r7, #8]
 800c166:	f003 031f 	and.w	r3, r3, #31
 800c16a:	2201      	movs	r2, #1
 800c16c:	fa02 f303 	lsl.w	r3, r2, r3
 800c170:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800c172:	68fb      	ldr	r3, [r7, #12]
 800c174:	6a1a      	ldr	r2, [r3, #32]
 800c176:	697b      	ldr	r3, [r7, #20]
 800c178:	43db      	mvns	r3, r3
 800c17a:	401a      	ands	r2, r3
 800c17c:	68fb      	ldr	r3, [r7, #12]
 800c17e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800c180:	68fb      	ldr	r3, [r7, #12]
 800c182:	6a1a      	ldr	r2, [r3, #32]
 800c184:	68bb      	ldr	r3, [r7, #8]
 800c186:	f003 031f 	and.w	r3, r3, #31
 800c18a:	6879      	ldr	r1, [r7, #4]
 800c18c:	fa01 f303 	lsl.w	r3, r1, r3
 800c190:	431a      	orrs	r2, r3
 800c192:	68fb      	ldr	r3, [r7, #12]
 800c194:	621a      	str	r2, [r3, #32]
}
 800c196:	bf00      	nop
 800c198:	371c      	adds	r7, #28
 800c19a:	46bd      	mov	sp, r7
 800c19c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c1a0:	4770      	bx	lr
	...

0800c1a4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800c1a4:	b480      	push	{r7}
 800c1a6:	b085      	sub	sp, #20
 800c1a8:	af00      	add	r7, sp, #0
 800c1aa:	6078      	str	r0, [r7, #4]
 800c1ac:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800c1ae:	687b      	ldr	r3, [r7, #4]
 800c1b0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800c1b4:	2b01      	cmp	r3, #1
 800c1b6:	d101      	bne.n	800c1bc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800c1b8:	2302      	movs	r3, #2
 800c1ba:	e077      	b.n	800c2ac <HAL_TIMEx_MasterConfigSynchronization+0x108>
 800c1bc:	687b      	ldr	r3, [r7, #4]
 800c1be:	2201      	movs	r2, #1
 800c1c0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800c1c4:	687b      	ldr	r3, [r7, #4]
 800c1c6:	2202      	movs	r2, #2
 800c1c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800c1cc:	687b      	ldr	r3, [r7, #4]
 800c1ce:	681b      	ldr	r3, [r3, #0]
 800c1d0:	685b      	ldr	r3, [r3, #4]
 800c1d2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800c1d4:	687b      	ldr	r3, [r7, #4]
 800c1d6:	681b      	ldr	r3, [r3, #0]
 800c1d8:	689b      	ldr	r3, [r3, #8]
 800c1da:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800c1dc:	687b      	ldr	r3, [r7, #4]
 800c1de:	681b      	ldr	r3, [r3, #0]
 800c1e0:	4a35      	ldr	r2, [pc, #212]	@ (800c2b8 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800c1e2:	4293      	cmp	r3, r2
 800c1e4:	d004      	beq.n	800c1f0 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800c1e6:	687b      	ldr	r3, [r7, #4]
 800c1e8:	681b      	ldr	r3, [r3, #0]
 800c1ea:	4a34      	ldr	r2, [pc, #208]	@ (800c2bc <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800c1ec:	4293      	cmp	r3, r2
 800c1ee:	d108      	bne.n	800c202 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800c1f0:	68fb      	ldr	r3, [r7, #12]
 800c1f2:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800c1f6:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800c1f8:	683b      	ldr	r3, [r7, #0]
 800c1fa:	685b      	ldr	r3, [r3, #4]
 800c1fc:	68fa      	ldr	r2, [r7, #12]
 800c1fe:	4313      	orrs	r3, r2
 800c200:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800c202:	68fb      	ldr	r3, [r7, #12]
 800c204:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c208:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800c20a:	683b      	ldr	r3, [r7, #0]
 800c20c:	681b      	ldr	r3, [r3, #0]
 800c20e:	68fa      	ldr	r2, [r7, #12]
 800c210:	4313      	orrs	r3, r2
 800c212:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800c214:	687b      	ldr	r3, [r7, #4]
 800c216:	681b      	ldr	r3, [r3, #0]
 800c218:	68fa      	ldr	r2, [r7, #12]
 800c21a:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800c21c:	687b      	ldr	r3, [r7, #4]
 800c21e:	681b      	ldr	r3, [r3, #0]
 800c220:	4a25      	ldr	r2, [pc, #148]	@ (800c2b8 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800c222:	4293      	cmp	r3, r2
 800c224:	d02c      	beq.n	800c280 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800c226:	687b      	ldr	r3, [r7, #4]
 800c228:	681b      	ldr	r3, [r3, #0]
 800c22a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c22e:	d027      	beq.n	800c280 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800c230:	687b      	ldr	r3, [r7, #4]
 800c232:	681b      	ldr	r3, [r3, #0]
 800c234:	4a22      	ldr	r2, [pc, #136]	@ (800c2c0 <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 800c236:	4293      	cmp	r3, r2
 800c238:	d022      	beq.n	800c280 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800c23a:	687b      	ldr	r3, [r7, #4]
 800c23c:	681b      	ldr	r3, [r3, #0]
 800c23e:	4a21      	ldr	r2, [pc, #132]	@ (800c2c4 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 800c240:	4293      	cmp	r3, r2
 800c242:	d01d      	beq.n	800c280 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800c244:	687b      	ldr	r3, [r7, #4]
 800c246:	681b      	ldr	r3, [r3, #0]
 800c248:	4a1f      	ldr	r2, [pc, #124]	@ (800c2c8 <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 800c24a:	4293      	cmp	r3, r2
 800c24c:	d018      	beq.n	800c280 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800c24e:	687b      	ldr	r3, [r7, #4]
 800c250:	681b      	ldr	r3, [r3, #0]
 800c252:	4a1a      	ldr	r2, [pc, #104]	@ (800c2bc <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800c254:	4293      	cmp	r3, r2
 800c256:	d013      	beq.n	800c280 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800c258:	687b      	ldr	r3, [r7, #4]
 800c25a:	681b      	ldr	r3, [r3, #0]
 800c25c:	4a1b      	ldr	r2, [pc, #108]	@ (800c2cc <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 800c25e:	4293      	cmp	r3, r2
 800c260:	d00e      	beq.n	800c280 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800c262:	687b      	ldr	r3, [r7, #4]
 800c264:	681b      	ldr	r3, [r3, #0]
 800c266:	4a1a      	ldr	r2, [pc, #104]	@ (800c2d0 <HAL_TIMEx_MasterConfigSynchronization+0x12c>)
 800c268:	4293      	cmp	r3, r2
 800c26a:	d009      	beq.n	800c280 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800c26c:	687b      	ldr	r3, [r7, #4]
 800c26e:	681b      	ldr	r3, [r3, #0]
 800c270:	4a18      	ldr	r2, [pc, #96]	@ (800c2d4 <HAL_TIMEx_MasterConfigSynchronization+0x130>)
 800c272:	4293      	cmp	r3, r2
 800c274:	d004      	beq.n	800c280 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800c276:	687b      	ldr	r3, [r7, #4]
 800c278:	681b      	ldr	r3, [r3, #0]
 800c27a:	4a17      	ldr	r2, [pc, #92]	@ (800c2d8 <HAL_TIMEx_MasterConfigSynchronization+0x134>)
 800c27c:	4293      	cmp	r3, r2
 800c27e:	d10c      	bne.n	800c29a <HAL_TIMEx_MasterConfigSynchronization+0xf6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800c280:	68bb      	ldr	r3, [r7, #8]
 800c282:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800c286:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800c288:	683b      	ldr	r3, [r7, #0]
 800c28a:	689b      	ldr	r3, [r3, #8]
 800c28c:	68ba      	ldr	r2, [r7, #8]
 800c28e:	4313      	orrs	r3, r2
 800c290:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800c292:	687b      	ldr	r3, [r7, #4]
 800c294:	681b      	ldr	r3, [r3, #0]
 800c296:	68ba      	ldr	r2, [r7, #8]
 800c298:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800c29a:	687b      	ldr	r3, [r7, #4]
 800c29c:	2201      	movs	r2, #1
 800c29e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800c2a2:	687b      	ldr	r3, [r7, #4]
 800c2a4:	2200      	movs	r2, #0
 800c2a6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800c2aa:	2300      	movs	r3, #0
}
 800c2ac:	4618      	mov	r0, r3
 800c2ae:	3714      	adds	r7, #20
 800c2b0:	46bd      	mov	sp, r7
 800c2b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c2b6:	4770      	bx	lr
 800c2b8:	40010000 	.word	0x40010000
 800c2bc:	40010400 	.word	0x40010400
 800c2c0:	40000400 	.word	0x40000400
 800c2c4:	40000800 	.word	0x40000800
 800c2c8:	40000c00 	.word	0x40000c00
 800c2cc:	40001800 	.word	0x40001800
 800c2d0:	40014000 	.word	0x40014000
 800c2d4:	4000e000 	.word	0x4000e000
 800c2d8:	4000e400 	.word	0x4000e400

0800c2dc <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800c2dc:	b480      	push	{r7}
 800c2de:	b083      	sub	sp, #12
 800c2e0:	af00      	add	r7, sp, #0
 800c2e2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800c2e4:	bf00      	nop
 800c2e6:	370c      	adds	r7, #12
 800c2e8:	46bd      	mov	sp, r7
 800c2ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c2ee:	4770      	bx	lr

0800c2f0 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800c2f0:	b480      	push	{r7}
 800c2f2:	b083      	sub	sp, #12
 800c2f4:	af00      	add	r7, sp, #0
 800c2f6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800c2f8:	bf00      	nop
 800c2fa:	370c      	adds	r7, #12
 800c2fc:	46bd      	mov	sp, r7
 800c2fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c302:	4770      	bx	lr

0800c304 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800c304:	b480      	push	{r7}
 800c306:	b083      	sub	sp, #12
 800c308:	af00      	add	r7, sp, #0
 800c30a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800c30c:	bf00      	nop
 800c30e:	370c      	adds	r7, #12
 800c310:	46bd      	mov	sp, r7
 800c312:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c316:	4770      	bx	lr

0800c318 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800c318:	b580      	push	{r7, lr}
 800c31a:	b082      	sub	sp, #8
 800c31c:	af00      	add	r7, sp, #0
 800c31e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800c320:	687b      	ldr	r3, [r7, #4]
 800c322:	2b00      	cmp	r3, #0
 800c324:	d101      	bne.n	800c32a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800c326:	2301      	movs	r3, #1
 800c328:	e042      	b.n	800c3b0 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800c32a:	687b      	ldr	r3, [r7, #4]
 800c32c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c330:	2b00      	cmp	r3, #0
 800c332:	d106      	bne.n	800c342 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800c334:	687b      	ldr	r3, [r7, #4]
 800c336:	2200      	movs	r2, #0
 800c338:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800c33c:	6878      	ldr	r0, [r7, #4]
 800c33e:	f7f7 f915 	bl	800356c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800c342:	687b      	ldr	r3, [r7, #4]
 800c344:	2224      	movs	r2, #36	@ 0x24
 800c346:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800c34a:	687b      	ldr	r3, [r7, #4]
 800c34c:	681b      	ldr	r3, [r3, #0]
 800c34e:	681a      	ldr	r2, [r3, #0]
 800c350:	687b      	ldr	r3, [r7, #4]
 800c352:	681b      	ldr	r3, [r3, #0]
 800c354:	f022 0201 	bic.w	r2, r2, #1
 800c358:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800c35a:	687b      	ldr	r3, [r7, #4]
 800c35c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c35e:	2b00      	cmp	r3, #0
 800c360:	d002      	beq.n	800c368 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800c362:	6878      	ldr	r0, [r7, #4]
 800c364:	f001 fb38 	bl	800d9d8 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800c368:	6878      	ldr	r0, [r7, #4]
 800c36a:	f000 fcc9 	bl	800cd00 <UART_SetConfig>
 800c36e:	4603      	mov	r3, r0
 800c370:	2b01      	cmp	r3, #1
 800c372:	d101      	bne.n	800c378 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800c374:	2301      	movs	r3, #1
 800c376:	e01b      	b.n	800c3b0 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800c378:	687b      	ldr	r3, [r7, #4]
 800c37a:	681b      	ldr	r3, [r3, #0]
 800c37c:	685a      	ldr	r2, [r3, #4]
 800c37e:	687b      	ldr	r3, [r7, #4]
 800c380:	681b      	ldr	r3, [r3, #0]
 800c382:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800c386:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800c388:	687b      	ldr	r3, [r7, #4]
 800c38a:	681b      	ldr	r3, [r3, #0]
 800c38c:	689a      	ldr	r2, [r3, #8]
 800c38e:	687b      	ldr	r3, [r7, #4]
 800c390:	681b      	ldr	r3, [r3, #0]
 800c392:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800c396:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800c398:	687b      	ldr	r3, [r7, #4]
 800c39a:	681b      	ldr	r3, [r3, #0]
 800c39c:	681a      	ldr	r2, [r3, #0]
 800c39e:	687b      	ldr	r3, [r7, #4]
 800c3a0:	681b      	ldr	r3, [r3, #0]
 800c3a2:	f042 0201 	orr.w	r2, r2, #1
 800c3a6:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800c3a8:	6878      	ldr	r0, [r7, #4]
 800c3aa:	f001 fbb7 	bl	800db1c <UART_CheckIdleState>
 800c3ae:	4603      	mov	r3, r0
}
 800c3b0:	4618      	mov	r0, r3
 800c3b2:	3708      	adds	r7, #8
 800c3b4:	46bd      	mov	sp, r7
 800c3b6:	bd80      	pop	{r7, pc}

0800c3b8 <HAL_UART_Transmit_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 800c3b8:	b480      	push	{r7}
 800c3ba:	b091      	sub	sp, #68	@ 0x44
 800c3bc:	af00      	add	r7, sp, #0
 800c3be:	60f8      	str	r0, [r7, #12]
 800c3c0:	60b9      	str	r1, [r7, #8]
 800c3c2:	4613      	mov	r3, r2
 800c3c4:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800c3c6:	68fb      	ldr	r3, [r7, #12]
 800c3c8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c3cc:	2b20      	cmp	r3, #32
 800c3ce:	d178      	bne.n	800c4c2 <HAL_UART_Transmit_IT+0x10a>
  {
    if ((pData == NULL) || (Size == 0U))
 800c3d0:	68bb      	ldr	r3, [r7, #8]
 800c3d2:	2b00      	cmp	r3, #0
 800c3d4:	d002      	beq.n	800c3dc <HAL_UART_Transmit_IT+0x24>
 800c3d6:	88fb      	ldrh	r3, [r7, #6]
 800c3d8:	2b00      	cmp	r3, #0
 800c3da:	d101      	bne.n	800c3e0 <HAL_UART_Transmit_IT+0x28>
    {
      return HAL_ERROR;
 800c3dc:	2301      	movs	r3, #1
 800c3de:	e071      	b.n	800c4c4 <HAL_UART_Transmit_IT+0x10c>
    }

    huart->pTxBuffPtr  = pData;
 800c3e0:	68fb      	ldr	r3, [r7, #12]
 800c3e2:	68ba      	ldr	r2, [r7, #8]
 800c3e4:	651a      	str	r2, [r3, #80]	@ 0x50
    huart->TxXferSize  = Size;
 800c3e6:	68fb      	ldr	r3, [r7, #12]
 800c3e8:	88fa      	ldrh	r2, [r7, #6]
 800c3ea:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800c3ee:	68fb      	ldr	r3, [r7, #12]
 800c3f0:	88fa      	ldrh	r2, [r7, #6]
 800c3f2:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    huart->TxISR       = NULL;
 800c3f6:	68fb      	ldr	r3, [r7, #12]
 800c3f8:	2200      	movs	r2, #0
 800c3fa:	679a      	str	r2, [r3, #120]	@ 0x78

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c3fc:	68fb      	ldr	r3, [r7, #12]
 800c3fe:	2200      	movs	r2, #0
 800c400:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800c404:	68fb      	ldr	r3, [r7, #12]
 800c406:	2221      	movs	r2, #33	@ 0x21
 800c408:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Configure Tx interrupt processing */
    if (huart->FifoMode == UART_FIFOMODE_ENABLE)
 800c40c:	68fb      	ldr	r3, [r7, #12]
 800c40e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800c410:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800c414:	d12a      	bne.n	800c46c <HAL_UART_Transmit_IT+0xb4>
    {
      /* Set the Tx ISR function pointer according to the data word length */
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800c416:	68fb      	ldr	r3, [r7, #12]
 800c418:	689b      	ldr	r3, [r3, #8]
 800c41a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800c41e:	d107      	bne.n	800c430 <HAL_UART_Transmit_IT+0x78>
 800c420:	68fb      	ldr	r3, [r7, #12]
 800c422:	691b      	ldr	r3, [r3, #16]
 800c424:	2b00      	cmp	r3, #0
 800c426:	d103      	bne.n	800c430 <HAL_UART_Transmit_IT+0x78>
      {
        huart->TxISR = UART_TxISR_16BIT_FIFOEN;
 800c428:	68fb      	ldr	r3, [r7, #12]
 800c42a:	4a29      	ldr	r2, [pc, #164]	@ (800c4d0 <HAL_UART_Transmit_IT+0x118>)
 800c42c:	679a      	str	r2, [r3, #120]	@ 0x78
 800c42e:	e002      	b.n	800c436 <HAL_UART_Transmit_IT+0x7e>
      }
      else
      {
        huart->TxISR = UART_TxISR_8BIT_FIFOEN;
 800c430:	68fb      	ldr	r3, [r7, #12]
 800c432:	4a28      	ldr	r2, [pc, #160]	@ (800c4d4 <HAL_UART_Transmit_IT+0x11c>)
 800c434:	679a      	str	r2, [r3, #120]	@ 0x78
      }

      /* Enable the TX FIFO threshold interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 800c436:	68fb      	ldr	r3, [r7, #12]
 800c438:	681b      	ldr	r3, [r3, #0]
 800c43a:	3308      	adds	r3, #8
 800c43c:	62bb      	str	r3, [r7, #40]	@ 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c43e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c440:	e853 3f00 	ldrex	r3, [r3]
 800c444:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800c446:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c448:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800c44c:	63bb      	str	r3, [r7, #56]	@ 0x38
 800c44e:	68fb      	ldr	r3, [r7, #12]
 800c450:	681b      	ldr	r3, [r3, #0]
 800c452:	3308      	adds	r3, #8
 800c454:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800c456:	637a      	str	r2, [r7, #52]	@ 0x34
 800c458:	633b      	str	r3, [r7, #48]	@ 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c45a:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800c45c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800c45e:	e841 2300 	strex	r3, r2, [r1]
 800c462:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800c464:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c466:	2b00      	cmp	r3, #0
 800c468:	d1e5      	bne.n	800c436 <HAL_UART_Transmit_IT+0x7e>
 800c46a:	e028      	b.n	800c4be <HAL_UART_Transmit_IT+0x106>
    }
    else
    {
      /* Set the Tx ISR function pointer according to the data word length */
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800c46c:	68fb      	ldr	r3, [r7, #12]
 800c46e:	689b      	ldr	r3, [r3, #8]
 800c470:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800c474:	d107      	bne.n	800c486 <HAL_UART_Transmit_IT+0xce>
 800c476:	68fb      	ldr	r3, [r7, #12]
 800c478:	691b      	ldr	r3, [r3, #16]
 800c47a:	2b00      	cmp	r3, #0
 800c47c:	d103      	bne.n	800c486 <HAL_UART_Transmit_IT+0xce>
      {
        huart->TxISR = UART_TxISR_16BIT;
 800c47e:	68fb      	ldr	r3, [r7, #12]
 800c480:	4a15      	ldr	r2, [pc, #84]	@ (800c4d8 <HAL_UART_Transmit_IT+0x120>)
 800c482:	679a      	str	r2, [r3, #120]	@ 0x78
 800c484:	e002      	b.n	800c48c <HAL_UART_Transmit_IT+0xd4>
      }
      else
      {
        huart->TxISR = UART_TxISR_8BIT;
 800c486:	68fb      	ldr	r3, [r7, #12]
 800c488:	4a14      	ldr	r2, [pc, #80]	@ (800c4dc <HAL_UART_Transmit_IT+0x124>)
 800c48a:	679a      	str	r2, [r3, #120]	@ 0x78
      }

      /* Enable the Transmit Data Register Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 800c48c:	68fb      	ldr	r3, [r7, #12]
 800c48e:	681b      	ldr	r3, [r3, #0]
 800c490:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c492:	697b      	ldr	r3, [r7, #20]
 800c494:	e853 3f00 	ldrex	r3, [r3]
 800c498:	613b      	str	r3, [r7, #16]
   return(result);
 800c49a:	693b      	ldr	r3, [r7, #16]
 800c49c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c4a0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800c4a2:	68fb      	ldr	r3, [r7, #12]
 800c4a4:	681b      	ldr	r3, [r3, #0]
 800c4a6:	461a      	mov	r2, r3
 800c4a8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c4aa:	623b      	str	r3, [r7, #32]
 800c4ac:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c4ae:	69f9      	ldr	r1, [r7, #28]
 800c4b0:	6a3a      	ldr	r2, [r7, #32]
 800c4b2:	e841 2300 	strex	r3, r2, [r1]
 800c4b6:	61bb      	str	r3, [r7, #24]
   return(result);
 800c4b8:	69bb      	ldr	r3, [r7, #24]
 800c4ba:	2b00      	cmp	r3, #0
 800c4bc:	d1e6      	bne.n	800c48c <HAL_UART_Transmit_IT+0xd4>
    }

    return HAL_OK;
 800c4be:	2300      	movs	r3, #0
 800c4c0:	e000      	b.n	800c4c4 <HAL_UART_Transmit_IT+0x10c>
  }
  else
  {
    return HAL_BUSY;
 800c4c2:	2302      	movs	r3, #2
  }
}
 800c4c4:	4618      	mov	r0, r3
 800c4c6:	3744      	adds	r7, #68	@ 0x44
 800c4c8:	46bd      	mov	sp, r7
 800c4ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c4ce:	4770      	bx	lr
 800c4d0:	0800e2e3 	.word	0x0800e2e3
 800c4d4:	0800e203 	.word	0x0800e203
 800c4d8:	0800e141 	.word	0x0800e141
 800c4dc:	0800e089 	.word	0x0800e089

0800c4e0 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800c4e0:	b580      	push	{r7, lr}
 800c4e2:	b08a      	sub	sp, #40	@ 0x28
 800c4e4:	af00      	add	r7, sp, #0
 800c4e6:	60f8      	str	r0, [r7, #12]
 800c4e8:	60b9      	str	r1, [r7, #8]
 800c4ea:	4613      	mov	r3, r2
 800c4ec:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800c4ee:	68fb      	ldr	r3, [r7, #12]
 800c4f0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800c4f4:	2b20      	cmp	r3, #32
 800c4f6:	d137      	bne.n	800c568 <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 800c4f8:	68bb      	ldr	r3, [r7, #8]
 800c4fa:	2b00      	cmp	r3, #0
 800c4fc:	d002      	beq.n	800c504 <HAL_UART_Receive_IT+0x24>
 800c4fe:	88fb      	ldrh	r3, [r7, #6]
 800c500:	2b00      	cmp	r3, #0
 800c502:	d101      	bne.n	800c508 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 800c504:	2301      	movs	r3, #1
 800c506:	e030      	b.n	800c56a <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c508:	68fb      	ldr	r3, [r7, #12]
 800c50a:	2200      	movs	r2, #0
 800c50c:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800c50e:	68fb      	ldr	r3, [r7, #12]
 800c510:	681b      	ldr	r3, [r3, #0]
 800c512:	4a18      	ldr	r2, [pc, #96]	@ (800c574 <HAL_UART_Receive_IT+0x94>)
 800c514:	4293      	cmp	r3, r2
 800c516:	d01f      	beq.n	800c558 <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800c518:	68fb      	ldr	r3, [r7, #12]
 800c51a:	681b      	ldr	r3, [r3, #0]
 800c51c:	685b      	ldr	r3, [r3, #4]
 800c51e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800c522:	2b00      	cmp	r3, #0
 800c524:	d018      	beq.n	800c558 <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800c526:	68fb      	ldr	r3, [r7, #12]
 800c528:	681b      	ldr	r3, [r3, #0]
 800c52a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c52c:	697b      	ldr	r3, [r7, #20]
 800c52e:	e853 3f00 	ldrex	r3, [r3]
 800c532:	613b      	str	r3, [r7, #16]
   return(result);
 800c534:	693b      	ldr	r3, [r7, #16]
 800c536:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800c53a:	627b      	str	r3, [r7, #36]	@ 0x24
 800c53c:	68fb      	ldr	r3, [r7, #12]
 800c53e:	681b      	ldr	r3, [r3, #0]
 800c540:	461a      	mov	r2, r3
 800c542:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c544:	623b      	str	r3, [r7, #32]
 800c546:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c548:	69f9      	ldr	r1, [r7, #28]
 800c54a:	6a3a      	ldr	r2, [r7, #32]
 800c54c:	e841 2300 	strex	r3, r2, [r1]
 800c550:	61bb      	str	r3, [r7, #24]
   return(result);
 800c552:	69bb      	ldr	r3, [r7, #24]
 800c554:	2b00      	cmp	r3, #0
 800c556:	d1e6      	bne.n	800c526 <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 800c558:	88fb      	ldrh	r3, [r7, #6]
 800c55a:	461a      	mov	r2, r3
 800c55c:	68b9      	ldr	r1, [r7, #8]
 800c55e:	68f8      	ldr	r0, [r7, #12]
 800c560:	f001 fbf4 	bl	800dd4c <UART_Start_Receive_IT>
 800c564:	4603      	mov	r3, r0
 800c566:	e000      	b.n	800c56a <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800c568:	2302      	movs	r3, #2
  }
}
 800c56a:	4618      	mov	r0, r3
 800c56c:	3728      	adds	r7, #40	@ 0x28
 800c56e:	46bd      	mov	sp, r7
 800c570:	bd80      	pop	{r7, pc}
 800c572:	bf00      	nop
 800c574:	58000c00 	.word	0x58000c00

0800c578 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800c578:	b580      	push	{r7, lr}
 800c57a:	b0ba      	sub	sp, #232	@ 0xe8
 800c57c:	af00      	add	r7, sp, #0
 800c57e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800c580:	687b      	ldr	r3, [r7, #4]
 800c582:	681b      	ldr	r3, [r3, #0]
 800c584:	69db      	ldr	r3, [r3, #28]
 800c586:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800c58a:	687b      	ldr	r3, [r7, #4]
 800c58c:	681b      	ldr	r3, [r3, #0]
 800c58e:	681b      	ldr	r3, [r3, #0]
 800c590:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800c594:	687b      	ldr	r3, [r7, #4]
 800c596:	681b      	ldr	r3, [r3, #0]
 800c598:	689b      	ldr	r3, [r3, #8]
 800c59a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800c59e:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800c5a2:	f640 030f 	movw	r3, #2063	@ 0x80f
 800c5a6:	4013      	ands	r3, r2
 800c5a8:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 800c5ac:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800c5b0:	2b00      	cmp	r3, #0
 800c5b2:	d11b      	bne.n	800c5ec <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800c5b4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c5b8:	f003 0320 	and.w	r3, r3, #32
 800c5bc:	2b00      	cmp	r3, #0
 800c5be:	d015      	beq.n	800c5ec <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800c5c0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800c5c4:	f003 0320 	and.w	r3, r3, #32
 800c5c8:	2b00      	cmp	r3, #0
 800c5ca:	d105      	bne.n	800c5d8 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800c5cc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800c5d0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800c5d4:	2b00      	cmp	r3, #0
 800c5d6:	d009      	beq.n	800c5ec <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 800c5d8:	687b      	ldr	r3, [r7, #4]
 800c5da:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800c5dc:	2b00      	cmp	r3, #0
 800c5de:	f000 8377 	beq.w	800ccd0 <HAL_UART_IRQHandler+0x758>
      {
        huart->RxISR(huart);
 800c5e2:	687b      	ldr	r3, [r7, #4]
 800c5e4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800c5e6:	6878      	ldr	r0, [r7, #4]
 800c5e8:	4798      	blx	r3
      }
      return;
 800c5ea:	e371      	b.n	800ccd0 <HAL_UART_IRQHandler+0x758>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800c5ec:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800c5f0:	2b00      	cmp	r3, #0
 800c5f2:	f000 8123 	beq.w	800c83c <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800c5f6:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800c5fa:	4b8d      	ldr	r3, [pc, #564]	@ (800c830 <HAL_UART_IRQHandler+0x2b8>)
 800c5fc:	4013      	ands	r3, r2
 800c5fe:	2b00      	cmp	r3, #0
 800c600:	d106      	bne.n	800c610 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800c602:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 800c606:	4b8b      	ldr	r3, [pc, #556]	@ (800c834 <HAL_UART_IRQHandler+0x2bc>)
 800c608:	4013      	ands	r3, r2
 800c60a:	2b00      	cmp	r3, #0
 800c60c:	f000 8116 	beq.w	800c83c <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800c610:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c614:	f003 0301 	and.w	r3, r3, #1
 800c618:	2b00      	cmp	r3, #0
 800c61a:	d011      	beq.n	800c640 <HAL_UART_IRQHandler+0xc8>
 800c61c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800c620:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800c624:	2b00      	cmp	r3, #0
 800c626:	d00b      	beq.n	800c640 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800c628:	687b      	ldr	r3, [r7, #4]
 800c62a:	681b      	ldr	r3, [r3, #0]
 800c62c:	2201      	movs	r2, #1
 800c62e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800c630:	687b      	ldr	r3, [r7, #4]
 800c632:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c636:	f043 0201 	orr.w	r2, r3, #1
 800c63a:	687b      	ldr	r3, [r7, #4]
 800c63c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800c640:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c644:	f003 0302 	and.w	r3, r3, #2
 800c648:	2b00      	cmp	r3, #0
 800c64a:	d011      	beq.n	800c670 <HAL_UART_IRQHandler+0xf8>
 800c64c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800c650:	f003 0301 	and.w	r3, r3, #1
 800c654:	2b00      	cmp	r3, #0
 800c656:	d00b      	beq.n	800c670 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800c658:	687b      	ldr	r3, [r7, #4]
 800c65a:	681b      	ldr	r3, [r3, #0]
 800c65c:	2202      	movs	r2, #2
 800c65e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800c660:	687b      	ldr	r3, [r7, #4]
 800c662:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c666:	f043 0204 	orr.w	r2, r3, #4
 800c66a:	687b      	ldr	r3, [r7, #4]
 800c66c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800c670:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c674:	f003 0304 	and.w	r3, r3, #4
 800c678:	2b00      	cmp	r3, #0
 800c67a:	d011      	beq.n	800c6a0 <HAL_UART_IRQHandler+0x128>
 800c67c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800c680:	f003 0301 	and.w	r3, r3, #1
 800c684:	2b00      	cmp	r3, #0
 800c686:	d00b      	beq.n	800c6a0 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800c688:	687b      	ldr	r3, [r7, #4]
 800c68a:	681b      	ldr	r3, [r3, #0]
 800c68c:	2204      	movs	r2, #4
 800c68e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800c690:	687b      	ldr	r3, [r7, #4]
 800c692:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c696:	f043 0202 	orr.w	r2, r3, #2
 800c69a:	687b      	ldr	r3, [r7, #4]
 800c69c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800c6a0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c6a4:	f003 0308 	and.w	r3, r3, #8
 800c6a8:	2b00      	cmp	r3, #0
 800c6aa:	d017      	beq.n	800c6dc <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800c6ac:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800c6b0:	f003 0320 	and.w	r3, r3, #32
 800c6b4:	2b00      	cmp	r3, #0
 800c6b6:	d105      	bne.n	800c6c4 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800c6b8:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800c6bc:	4b5c      	ldr	r3, [pc, #368]	@ (800c830 <HAL_UART_IRQHandler+0x2b8>)
 800c6be:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800c6c0:	2b00      	cmp	r3, #0
 800c6c2:	d00b      	beq.n	800c6dc <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800c6c4:	687b      	ldr	r3, [r7, #4]
 800c6c6:	681b      	ldr	r3, [r3, #0]
 800c6c8:	2208      	movs	r2, #8
 800c6ca:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800c6cc:	687b      	ldr	r3, [r7, #4]
 800c6ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c6d2:	f043 0208 	orr.w	r2, r3, #8
 800c6d6:	687b      	ldr	r3, [r7, #4]
 800c6d8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800c6dc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c6e0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800c6e4:	2b00      	cmp	r3, #0
 800c6e6:	d012      	beq.n	800c70e <HAL_UART_IRQHandler+0x196>
 800c6e8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800c6ec:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800c6f0:	2b00      	cmp	r3, #0
 800c6f2:	d00c      	beq.n	800c70e <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800c6f4:	687b      	ldr	r3, [r7, #4]
 800c6f6:	681b      	ldr	r3, [r3, #0]
 800c6f8:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800c6fc:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800c6fe:	687b      	ldr	r3, [r7, #4]
 800c700:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c704:	f043 0220 	orr.w	r2, r3, #32
 800c708:	687b      	ldr	r3, [r7, #4]
 800c70a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800c70e:	687b      	ldr	r3, [r7, #4]
 800c710:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c714:	2b00      	cmp	r3, #0
 800c716:	f000 82dd 	beq.w	800ccd4 <HAL_UART_IRQHandler+0x75c>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800c71a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c71e:	f003 0320 	and.w	r3, r3, #32
 800c722:	2b00      	cmp	r3, #0
 800c724:	d013      	beq.n	800c74e <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800c726:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800c72a:	f003 0320 	and.w	r3, r3, #32
 800c72e:	2b00      	cmp	r3, #0
 800c730:	d105      	bne.n	800c73e <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800c732:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800c736:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800c73a:	2b00      	cmp	r3, #0
 800c73c:	d007      	beq.n	800c74e <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 800c73e:	687b      	ldr	r3, [r7, #4]
 800c740:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800c742:	2b00      	cmp	r3, #0
 800c744:	d003      	beq.n	800c74e <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 800c746:	687b      	ldr	r3, [r7, #4]
 800c748:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800c74a:	6878      	ldr	r0, [r7, #4]
 800c74c:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800c74e:	687b      	ldr	r3, [r7, #4]
 800c750:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c754:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800c758:	687b      	ldr	r3, [r7, #4]
 800c75a:	681b      	ldr	r3, [r3, #0]
 800c75c:	689b      	ldr	r3, [r3, #8]
 800c75e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c762:	2b40      	cmp	r3, #64	@ 0x40
 800c764:	d005      	beq.n	800c772 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800c766:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800c76a:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800c76e:	2b00      	cmp	r3, #0
 800c770:	d054      	beq.n	800c81c <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800c772:	6878      	ldr	r0, [r7, #4]
 800c774:	f001 fc0c 	bl	800df90 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c778:	687b      	ldr	r3, [r7, #4]
 800c77a:	681b      	ldr	r3, [r3, #0]
 800c77c:	689b      	ldr	r3, [r3, #8]
 800c77e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c782:	2b40      	cmp	r3, #64	@ 0x40
 800c784:	d146      	bne.n	800c814 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800c786:	687b      	ldr	r3, [r7, #4]
 800c788:	681b      	ldr	r3, [r3, #0]
 800c78a:	3308      	adds	r3, #8
 800c78c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c790:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800c794:	e853 3f00 	ldrex	r3, [r3]
 800c798:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800c79c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800c7a0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800c7a4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800c7a8:	687b      	ldr	r3, [r7, #4]
 800c7aa:	681b      	ldr	r3, [r3, #0]
 800c7ac:	3308      	adds	r3, #8
 800c7ae:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800c7b2:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800c7b6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c7ba:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800c7be:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800c7c2:	e841 2300 	strex	r3, r2, [r1]
 800c7c6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800c7ca:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800c7ce:	2b00      	cmp	r3, #0
 800c7d0:	d1d9      	bne.n	800c786 <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800c7d2:	687b      	ldr	r3, [r7, #4]
 800c7d4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c7d8:	2b00      	cmp	r3, #0
 800c7da:	d017      	beq.n	800c80c <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800c7dc:	687b      	ldr	r3, [r7, #4]
 800c7de:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c7e2:	4a15      	ldr	r2, [pc, #84]	@ (800c838 <HAL_UART_IRQHandler+0x2c0>)
 800c7e4:	651a      	str	r2, [r3, #80]	@ 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800c7e6:	687b      	ldr	r3, [r7, #4]
 800c7e8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c7ec:	4618      	mov	r0, r3
 800c7ee:	f7f7 ffd1 	bl	8004794 <HAL_DMA_Abort_IT>
 800c7f2:	4603      	mov	r3, r0
 800c7f4:	2b00      	cmp	r3, #0
 800c7f6:	d019      	beq.n	800c82c <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800c7f8:	687b      	ldr	r3, [r7, #4]
 800c7fa:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c7fe:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c800:	687a      	ldr	r2, [r7, #4]
 800c802:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 800c806:	4610      	mov	r0, r2
 800c808:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c80a:	e00f      	b.n	800c82c <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800c80c:	6878      	ldr	r0, [r7, #4]
 800c80e:	f7f5 fd23 	bl	8002258 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c812:	e00b      	b.n	800c82c <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800c814:	6878      	ldr	r0, [r7, #4]
 800c816:	f7f5 fd1f 	bl	8002258 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c81a:	e007      	b.n	800c82c <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800c81c:	6878      	ldr	r0, [r7, #4]
 800c81e:	f7f5 fd1b 	bl	8002258 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c822:	687b      	ldr	r3, [r7, #4]
 800c824:	2200      	movs	r2, #0
 800c826:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 800c82a:	e253      	b.n	800ccd4 <HAL_UART_IRQHandler+0x75c>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c82c:	bf00      	nop
    return;
 800c82e:	e251      	b.n	800ccd4 <HAL_UART_IRQHandler+0x75c>
 800c830:	10000001 	.word	0x10000001
 800c834:	04000120 	.word	0x04000120
 800c838:	0800e05d 	.word	0x0800e05d

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800c83c:	687b      	ldr	r3, [r7, #4]
 800c83e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800c840:	2b01      	cmp	r3, #1
 800c842:	f040 81e7 	bne.w	800cc14 <HAL_UART_IRQHandler+0x69c>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800c846:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c84a:	f003 0310 	and.w	r3, r3, #16
 800c84e:	2b00      	cmp	r3, #0
 800c850:	f000 81e0 	beq.w	800cc14 <HAL_UART_IRQHandler+0x69c>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800c854:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800c858:	f003 0310 	and.w	r3, r3, #16
 800c85c:	2b00      	cmp	r3, #0
 800c85e:	f000 81d9 	beq.w	800cc14 <HAL_UART_IRQHandler+0x69c>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800c862:	687b      	ldr	r3, [r7, #4]
 800c864:	681b      	ldr	r3, [r3, #0]
 800c866:	2210      	movs	r2, #16
 800c868:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c86a:	687b      	ldr	r3, [r7, #4]
 800c86c:	681b      	ldr	r3, [r3, #0]
 800c86e:	689b      	ldr	r3, [r3, #8]
 800c870:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c874:	2b40      	cmp	r3, #64	@ 0x40
 800c876:	f040 8151 	bne.w	800cb1c <HAL_UART_IRQHandler+0x5a4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800c87a:	687b      	ldr	r3, [r7, #4]
 800c87c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c880:	681b      	ldr	r3, [r3, #0]
 800c882:	4a96      	ldr	r2, [pc, #600]	@ (800cadc <HAL_UART_IRQHandler+0x564>)
 800c884:	4293      	cmp	r3, r2
 800c886:	d068      	beq.n	800c95a <HAL_UART_IRQHandler+0x3e2>
 800c888:	687b      	ldr	r3, [r7, #4]
 800c88a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c88e:	681b      	ldr	r3, [r3, #0]
 800c890:	4a93      	ldr	r2, [pc, #588]	@ (800cae0 <HAL_UART_IRQHandler+0x568>)
 800c892:	4293      	cmp	r3, r2
 800c894:	d061      	beq.n	800c95a <HAL_UART_IRQHandler+0x3e2>
 800c896:	687b      	ldr	r3, [r7, #4]
 800c898:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c89c:	681b      	ldr	r3, [r3, #0]
 800c89e:	4a91      	ldr	r2, [pc, #580]	@ (800cae4 <HAL_UART_IRQHandler+0x56c>)
 800c8a0:	4293      	cmp	r3, r2
 800c8a2:	d05a      	beq.n	800c95a <HAL_UART_IRQHandler+0x3e2>
 800c8a4:	687b      	ldr	r3, [r7, #4]
 800c8a6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c8aa:	681b      	ldr	r3, [r3, #0]
 800c8ac:	4a8e      	ldr	r2, [pc, #568]	@ (800cae8 <HAL_UART_IRQHandler+0x570>)
 800c8ae:	4293      	cmp	r3, r2
 800c8b0:	d053      	beq.n	800c95a <HAL_UART_IRQHandler+0x3e2>
 800c8b2:	687b      	ldr	r3, [r7, #4]
 800c8b4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c8b8:	681b      	ldr	r3, [r3, #0]
 800c8ba:	4a8c      	ldr	r2, [pc, #560]	@ (800caec <HAL_UART_IRQHandler+0x574>)
 800c8bc:	4293      	cmp	r3, r2
 800c8be:	d04c      	beq.n	800c95a <HAL_UART_IRQHandler+0x3e2>
 800c8c0:	687b      	ldr	r3, [r7, #4]
 800c8c2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c8c6:	681b      	ldr	r3, [r3, #0]
 800c8c8:	4a89      	ldr	r2, [pc, #548]	@ (800caf0 <HAL_UART_IRQHandler+0x578>)
 800c8ca:	4293      	cmp	r3, r2
 800c8cc:	d045      	beq.n	800c95a <HAL_UART_IRQHandler+0x3e2>
 800c8ce:	687b      	ldr	r3, [r7, #4]
 800c8d0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c8d4:	681b      	ldr	r3, [r3, #0]
 800c8d6:	4a87      	ldr	r2, [pc, #540]	@ (800caf4 <HAL_UART_IRQHandler+0x57c>)
 800c8d8:	4293      	cmp	r3, r2
 800c8da:	d03e      	beq.n	800c95a <HAL_UART_IRQHandler+0x3e2>
 800c8dc:	687b      	ldr	r3, [r7, #4]
 800c8de:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c8e2:	681b      	ldr	r3, [r3, #0]
 800c8e4:	4a84      	ldr	r2, [pc, #528]	@ (800caf8 <HAL_UART_IRQHandler+0x580>)
 800c8e6:	4293      	cmp	r3, r2
 800c8e8:	d037      	beq.n	800c95a <HAL_UART_IRQHandler+0x3e2>
 800c8ea:	687b      	ldr	r3, [r7, #4]
 800c8ec:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c8f0:	681b      	ldr	r3, [r3, #0]
 800c8f2:	4a82      	ldr	r2, [pc, #520]	@ (800cafc <HAL_UART_IRQHandler+0x584>)
 800c8f4:	4293      	cmp	r3, r2
 800c8f6:	d030      	beq.n	800c95a <HAL_UART_IRQHandler+0x3e2>
 800c8f8:	687b      	ldr	r3, [r7, #4]
 800c8fa:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c8fe:	681b      	ldr	r3, [r3, #0]
 800c900:	4a7f      	ldr	r2, [pc, #508]	@ (800cb00 <HAL_UART_IRQHandler+0x588>)
 800c902:	4293      	cmp	r3, r2
 800c904:	d029      	beq.n	800c95a <HAL_UART_IRQHandler+0x3e2>
 800c906:	687b      	ldr	r3, [r7, #4]
 800c908:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c90c:	681b      	ldr	r3, [r3, #0]
 800c90e:	4a7d      	ldr	r2, [pc, #500]	@ (800cb04 <HAL_UART_IRQHandler+0x58c>)
 800c910:	4293      	cmp	r3, r2
 800c912:	d022      	beq.n	800c95a <HAL_UART_IRQHandler+0x3e2>
 800c914:	687b      	ldr	r3, [r7, #4]
 800c916:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c91a:	681b      	ldr	r3, [r3, #0]
 800c91c:	4a7a      	ldr	r2, [pc, #488]	@ (800cb08 <HAL_UART_IRQHandler+0x590>)
 800c91e:	4293      	cmp	r3, r2
 800c920:	d01b      	beq.n	800c95a <HAL_UART_IRQHandler+0x3e2>
 800c922:	687b      	ldr	r3, [r7, #4]
 800c924:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c928:	681b      	ldr	r3, [r3, #0]
 800c92a:	4a78      	ldr	r2, [pc, #480]	@ (800cb0c <HAL_UART_IRQHandler+0x594>)
 800c92c:	4293      	cmp	r3, r2
 800c92e:	d014      	beq.n	800c95a <HAL_UART_IRQHandler+0x3e2>
 800c930:	687b      	ldr	r3, [r7, #4]
 800c932:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c936:	681b      	ldr	r3, [r3, #0]
 800c938:	4a75      	ldr	r2, [pc, #468]	@ (800cb10 <HAL_UART_IRQHandler+0x598>)
 800c93a:	4293      	cmp	r3, r2
 800c93c:	d00d      	beq.n	800c95a <HAL_UART_IRQHandler+0x3e2>
 800c93e:	687b      	ldr	r3, [r7, #4]
 800c940:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c944:	681b      	ldr	r3, [r3, #0]
 800c946:	4a73      	ldr	r2, [pc, #460]	@ (800cb14 <HAL_UART_IRQHandler+0x59c>)
 800c948:	4293      	cmp	r3, r2
 800c94a:	d006      	beq.n	800c95a <HAL_UART_IRQHandler+0x3e2>
 800c94c:	687b      	ldr	r3, [r7, #4]
 800c94e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c952:	681b      	ldr	r3, [r3, #0]
 800c954:	4a70      	ldr	r2, [pc, #448]	@ (800cb18 <HAL_UART_IRQHandler+0x5a0>)
 800c956:	4293      	cmp	r3, r2
 800c958:	d106      	bne.n	800c968 <HAL_UART_IRQHandler+0x3f0>
 800c95a:	687b      	ldr	r3, [r7, #4]
 800c95c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c960:	681b      	ldr	r3, [r3, #0]
 800c962:	685b      	ldr	r3, [r3, #4]
 800c964:	b29b      	uxth	r3, r3
 800c966:	e005      	b.n	800c974 <HAL_UART_IRQHandler+0x3fc>
 800c968:	687b      	ldr	r3, [r7, #4]
 800c96a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c96e:	681b      	ldr	r3, [r3, #0]
 800c970:	685b      	ldr	r3, [r3, #4]
 800c972:	b29b      	uxth	r3, r3
 800c974:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800c978:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800c97c:	2b00      	cmp	r3, #0
 800c97e:	f000 81ab 	beq.w	800ccd8 <HAL_UART_IRQHandler+0x760>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800c982:	687b      	ldr	r3, [r7, #4]
 800c984:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800c988:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800c98c:	429a      	cmp	r2, r3
 800c98e:	f080 81a3 	bcs.w	800ccd8 <HAL_UART_IRQHandler+0x760>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800c992:	687b      	ldr	r3, [r7, #4]
 800c994:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800c998:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800c99c:	687b      	ldr	r3, [r7, #4]
 800c99e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c9a2:	69db      	ldr	r3, [r3, #28]
 800c9a4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800c9a8:	f000 8087 	beq.w	800caba <HAL_UART_IRQHandler+0x542>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800c9ac:	687b      	ldr	r3, [r7, #4]
 800c9ae:	681b      	ldr	r3, [r3, #0]
 800c9b0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c9b4:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800c9b8:	e853 3f00 	ldrex	r3, [r3]
 800c9bc:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800c9c0:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800c9c4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800c9c8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800c9cc:	687b      	ldr	r3, [r7, #4]
 800c9ce:	681b      	ldr	r3, [r3, #0]
 800c9d0:	461a      	mov	r2, r3
 800c9d2:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800c9d6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800c9da:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c9de:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800c9e2:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800c9e6:	e841 2300 	strex	r3, r2, [r1]
 800c9ea:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800c9ee:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800c9f2:	2b00      	cmp	r3, #0
 800c9f4:	d1da      	bne.n	800c9ac <HAL_UART_IRQHandler+0x434>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800c9f6:	687b      	ldr	r3, [r7, #4]
 800c9f8:	681b      	ldr	r3, [r3, #0]
 800c9fa:	3308      	adds	r3, #8
 800c9fc:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c9fe:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800ca00:	e853 3f00 	ldrex	r3, [r3]
 800ca04:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800ca06:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800ca08:	f023 0301 	bic.w	r3, r3, #1
 800ca0c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800ca10:	687b      	ldr	r3, [r7, #4]
 800ca12:	681b      	ldr	r3, [r3, #0]
 800ca14:	3308      	adds	r3, #8
 800ca16:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800ca1a:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800ca1e:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ca20:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800ca22:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800ca26:	e841 2300 	strex	r3, r2, [r1]
 800ca2a:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800ca2c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800ca2e:	2b00      	cmp	r3, #0
 800ca30:	d1e1      	bne.n	800c9f6 <HAL_UART_IRQHandler+0x47e>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800ca32:	687b      	ldr	r3, [r7, #4]
 800ca34:	681b      	ldr	r3, [r3, #0]
 800ca36:	3308      	adds	r3, #8
 800ca38:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ca3a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800ca3c:	e853 3f00 	ldrex	r3, [r3]
 800ca40:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800ca42:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800ca44:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800ca48:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800ca4c:	687b      	ldr	r3, [r7, #4]
 800ca4e:	681b      	ldr	r3, [r3, #0]
 800ca50:	3308      	adds	r3, #8
 800ca52:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800ca56:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800ca58:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ca5a:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800ca5c:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800ca5e:	e841 2300 	strex	r3, r2, [r1]
 800ca62:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800ca64:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800ca66:	2b00      	cmp	r3, #0
 800ca68:	d1e3      	bne.n	800ca32 <HAL_UART_IRQHandler+0x4ba>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800ca6a:	687b      	ldr	r3, [r7, #4]
 800ca6c:	2220      	movs	r2, #32
 800ca6e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ca72:	687b      	ldr	r3, [r7, #4]
 800ca74:	2200      	movs	r2, #0
 800ca76:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800ca78:	687b      	ldr	r3, [r7, #4]
 800ca7a:	681b      	ldr	r3, [r3, #0]
 800ca7c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ca7e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ca80:	e853 3f00 	ldrex	r3, [r3]
 800ca84:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800ca86:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800ca88:	f023 0310 	bic.w	r3, r3, #16
 800ca8c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800ca90:	687b      	ldr	r3, [r7, #4]
 800ca92:	681b      	ldr	r3, [r3, #0]
 800ca94:	461a      	mov	r2, r3
 800ca96:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ca9a:	65bb      	str	r3, [r7, #88]	@ 0x58
 800ca9c:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ca9e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800caa0:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800caa2:	e841 2300 	strex	r3, r2, [r1]
 800caa6:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800caa8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800caaa:	2b00      	cmp	r3, #0
 800caac:	d1e4      	bne.n	800ca78 <HAL_UART_IRQHandler+0x500>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800caae:	687b      	ldr	r3, [r7, #4]
 800cab0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800cab4:	4618      	mov	r0, r3
 800cab6:	f7f7 fb4f 	bl	8004158 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800caba:	687b      	ldr	r3, [r7, #4]
 800cabc:	2202      	movs	r2, #2
 800cabe:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800cac0:	687b      	ldr	r3, [r7, #4]
 800cac2:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800cac6:	687b      	ldr	r3, [r7, #4]
 800cac8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800cacc:	b29b      	uxth	r3, r3
 800cace:	1ad3      	subs	r3, r2, r3
 800cad0:	b29b      	uxth	r3, r3
 800cad2:	4619      	mov	r1, r3
 800cad4:	6878      	ldr	r0, [r7, #4]
 800cad6:	f7f5 fb9d 	bl	8002214 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800cada:	e0fd      	b.n	800ccd8 <HAL_UART_IRQHandler+0x760>
 800cadc:	40020010 	.word	0x40020010
 800cae0:	40020028 	.word	0x40020028
 800cae4:	40020040 	.word	0x40020040
 800cae8:	40020058 	.word	0x40020058
 800caec:	40020070 	.word	0x40020070
 800caf0:	40020088 	.word	0x40020088
 800caf4:	400200a0 	.word	0x400200a0
 800caf8:	400200b8 	.word	0x400200b8
 800cafc:	40020410 	.word	0x40020410
 800cb00:	40020428 	.word	0x40020428
 800cb04:	40020440 	.word	0x40020440
 800cb08:	40020458 	.word	0x40020458
 800cb0c:	40020470 	.word	0x40020470
 800cb10:	40020488 	.word	0x40020488
 800cb14:	400204a0 	.word	0x400204a0
 800cb18:	400204b8 	.word	0x400204b8
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800cb1c:	687b      	ldr	r3, [r7, #4]
 800cb1e:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800cb22:	687b      	ldr	r3, [r7, #4]
 800cb24:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800cb28:	b29b      	uxth	r3, r3
 800cb2a:	1ad3      	subs	r3, r2, r3
 800cb2c:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800cb30:	687b      	ldr	r3, [r7, #4]
 800cb32:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800cb36:	b29b      	uxth	r3, r3
 800cb38:	2b00      	cmp	r3, #0
 800cb3a:	f000 80cf 	beq.w	800ccdc <HAL_UART_IRQHandler+0x764>
          && (nb_rx_data > 0U))
 800cb3e:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800cb42:	2b00      	cmp	r3, #0
 800cb44:	f000 80ca 	beq.w	800ccdc <HAL_UART_IRQHandler+0x764>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800cb48:	687b      	ldr	r3, [r7, #4]
 800cb4a:	681b      	ldr	r3, [r3, #0]
 800cb4c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cb4e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cb50:	e853 3f00 	ldrex	r3, [r3]
 800cb54:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800cb56:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cb58:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800cb5c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800cb60:	687b      	ldr	r3, [r7, #4]
 800cb62:	681b      	ldr	r3, [r3, #0]
 800cb64:	461a      	mov	r2, r3
 800cb66:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800cb6a:	647b      	str	r3, [r7, #68]	@ 0x44
 800cb6c:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cb6e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800cb70:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800cb72:	e841 2300 	strex	r3, r2, [r1]
 800cb76:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800cb78:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800cb7a:	2b00      	cmp	r3, #0
 800cb7c:	d1e4      	bne.n	800cb48 <HAL_UART_IRQHandler+0x5d0>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800cb7e:	687b      	ldr	r3, [r7, #4]
 800cb80:	681b      	ldr	r3, [r3, #0]
 800cb82:	3308      	adds	r3, #8
 800cb84:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cb86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cb88:	e853 3f00 	ldrex	r3, [r3]
 800cb8c:	623b      	str	r3, [r7, #32]
   return(result);
 800cb8e:	6a3a      	ldr	r2, [r7, #32]
 800cb90:	4b55      	ldr	r3, [pc, #340]	@ (800cce8 <HAL_UART_IRQHandler+0x770>)
 800cb92:	4013      	ands	r3, r2
 800cb94:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800cb98:	687b      	ldr	r3, [r7, #4]
 800cb9a:	681b      	ldr	r3, [r3, #0]
 800cb9c:	3308      	adds	r3, #8
 800cb9e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800cba2:	633a      	str	r2, [r7, #48]	@ 0x30
 800cba4:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cba6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800cba8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800cbaa:	e841 2300 	strex	r3, r2, [r1]
 800cbae:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800cbb0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cbb2:	2b00      	cmp	r3, #0
 800cbb4:	d1e3      	bne.n	800cb7e <HAL_UART_IRQHandler+0x606>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800cbb6:	687b      	ldr	r3, [r7, #4]
 800cbb8:	2220      	movs	r2, #32
 800cbba:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800cbbe:	687b      	ldr	r3, [r7, #4]
 800cbc0:	2200      	movs	r2, #0
 800cbc2:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800cbc4:	687b      	ldr	r3, [r7, #4]
 800cbc6:	2200      	movs	r2, #0
 800cbc8:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800cbca:	687b      	ldr	r3, [r7, #4]
 800cbcc:	681b      	ldr	r3, [r3, #0]
 800cbce:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cbd0:	693b      	ldr	r3, [r7, #16]
 800cbd2:	e853 3f00 	ldrex	r3, [r3]
 800cbd6:	60fb      	str	r3, [r7, #12]
   return(result);
 800cbd8:	68fb      	ldr	r3, [r7, #12]
 800cbda:	f023 0310 	bic.w	r3, r3, #16
 800cbde:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800cbe2:	687b      	ldr	r3, [r7, #4]
 800cbe4:	681b      	ldr	r3, [r3, #0]
 800cbe6:	461a      	mov	r2, r3
 800cbe8:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800cbec:	61fb      	str	r3, [r7, #28]
 800cbee:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cbf0:	69b9      	ldr	r1, [r7, #24]
 800cbf2:	69fa      	ldr	r2, [r7, #28]
 800cbf4:	e841 2300 	strex	r3, r2, [r1]
 800cbf8:	617b      	str	r3, [r7, #20]
   return(result);
 800cbfa:	697b      	ldr	r3, [r7, #20]
 800cbfc:	2b00      	cmp	r3, #0
 800cbfe:	d1e4      	bne.n	800cbca <HAL_UART_IRQHandler+0x652>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800cc00:	687b      	ldr	r3, [r7, #4]
 800cc02:	2202      	movs	r2, #2
 800cc04:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800cc06:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800cc0a:	4619      	mov	r1, r3
 800cc0c:	6878      	ldr	r0, [r7, #4]
 800cc0e:	f7f5 fb01 	bl	8002214 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800cc12:	e063      	b.n	800ccdc <HAL_UART_IRQHandler+0x764>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800cc14:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800cc18:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800cc1c:	2b00      	cmp	r3, #0
 800cc1e:	d00e      	beq.n	800cc3e <HAL_UART_IRQHandler+0x6c6>
 800cc20:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800cc24:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800cc28:	2b00      	cmp	r3, #0
 800cc2a:	d008      	beq.n	800cc3e <HAL_UART_IRQHandler+0x6c6>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800cc2c:	687b      	ldr	r3, [r7, #4]
 800cc2e:	681b      	ldr	r3, [r3, #0]
 800cc30:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800cc34:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800cc36:	6878      	ldr	r0, [r7, #4]
 800cc38:	f002 f910 	bl	800ee5c <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800cc3c:	e051      	b.n	800cce2 <HAL_UART_IRQHandler+0x76a>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800cc3e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800cc42:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800cc46:	2b00      	cmp	r3, #0
 800cc48:	d014      	beq.n	800cc74 <HAL_UART_IRQHandler+0x6fc>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800cc4a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800cc4e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800cc52:	2b00      	cmp	r3, #0
 800cc54:	d105      	bne.n	800cc62 <HAL_UART_IRQHandler+0x6ea>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800cc56:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800cc5a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800cc5e:	2b00      	cmp	r3, #0
 800cc60:	d008      	beq.n	800cc74 <HAL_UART_IRQHandler+0x6fc>
  {
    if (huart->TxISR != NULL)
 800cc62:	687b      	ldr	r3, [r7, #4]
 800cc64:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800cc66:	2b00      	cmp	r3, #0
 800cc68:	d03a      	beq.n	800cce0 <HAL_UART_IRQHandler+0x768>
    {
      huart->TxISR(huart);
 800cc6a:	687b      	ldr	r3, [r7, #4]
 800cc6c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800cc6e:	6878      	ldr	r0, [r7, #4]
 800cc70:	4798      	blx	r3
    }
    return;
 800cc72:	e035      	b.n	800cce0 <HAL_UART_IRQHandler+0x768>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800cc74:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800cc78:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800cc7c:	2b00      	cmp	r3, #0
 800cc7e:	d009      	beq.n	800cc94 <HAL_UART_IRQHandler+0x71c>
 800cc80:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800cc84:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800cc88:	2b00      	cmp	r3, #0
 800cc8a:	d003      	beq.n	800cc94 <HAL_UART_IRQHandler+0x71c>
  {
    UART_EndTransmit_IT(huart);
 800cc8c:	6878      	ldr	r0, [r7, #4]
 800cc8e:	f001 fb9d 	bl	800e3cc <UART_EndTransmit_IT>
    return;
 800cc92:	e026      	b.n	800cce2 <HAL_UART_IRQHandler+0x76a>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800cc94:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800cc98:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800cc9c:	2b00      	cmp	r3, #0
 800cc9e:	d009      	beq.n	800ccb4 <HAL_UART_IRQHandler+0x73c>
 800cca0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800cca4:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800cca8:	2b00      	cmp	r3, #0
 800ccaa:	d003      	beq.n	800ccb4 <HAL_UART_IRQHandler+0x73c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800ccac:	6878      	ldr	r0, [r7, #4]
 800ccae:	f002 f8e9 	bl	800ee84 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800ccb2:	e016      	b.n	800cce2 <HAL_UART_IRQHandler+0x76a>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800ccb4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ccb8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800ccbc:	2b00      	cmp	r3, #0
 800ccbe:	d010      	beq.n	800cce2 <HAL_UART_IRQHandler+0x76a>
 800ccc0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800ccc4:	2b00      	cmp	r3, #0
 800ccc6:	da0c      	bge.n	800cce2 <HAL_UART_IRQHandler+0x76a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 800ccc8:	6878      	ldr	r0, [r7, #4]
 800ccca:	f002 f8d1 	bl	800ee70 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800ccce:	e008      	b.n	800cce2 <HAL_UART_IRQHandler+0x76a>
      return;
 800ccd0:	bf00      	nop
 800ccd2:	e006      	b.n	800cce2 <HAL_UART_IRQHandler+0x76a>
    return;
 800ccd4:	bf00      	nop
 800ccd6:	e004      	b.n	800cce2 <HAL_UART_IRQHandler+0x76a>
      return;
 800ccd8:	bf00      	nop
 800ccda:	e002      	b.n	800cce2 <HAL_UART_IRQHandler+0x76a>
      return;
 800ccdc:	bf00      	nop
 800ccde:	e000      	b.n	800cce2 <HAL_UART_IRQHandler+0x76a>
    return;
 800cce0:	bf00      	nop
  }
}
 800cce2:	37e8      	adds	r7, #232	@ 0xe8
 800cce4:	46bd      	mov	sp, r7
 800cce6:	bd80      	pop	{r7, pc}
 800cce8:	effffffe 	.word	0xeffffffe

0800ccec <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800ccec:	b480      	push	{r7}
 800ccee:	b083      	sub	sp, #12
 800ccf0:	af00      	add	r7, sp, #0
 800ccf2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800ccf4:	bf00      	nop
 800ccf6:	370c      	adds	r7, #12
 800ccf8:	46bd      	mov	sp, r7
 800ccfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ccfe:	4770      	bx	lr

0800cd00 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800cd00:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800cd04:	b092      	sub	sp, #72	@ 0x48
 800cd06:	af00      	add	r7, sp, #0
 800cd08:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800cd0a:	2300      	movs	r3, #0
 800cd0c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800cd10:	697b      	ldr	r3, [r7, #20]
 800cd12:	689a      	ldr	r2, [r3, #8]
 800cd14:	697b      	ldr	r3, [r7, #20]
 800cd16:	691b      	ldr	r3, [r3, #16]
 800cd18:	431a      	orrs	r2, r3
 800cd1a:	697b      	ldr	r3, [r7, #20]
 800cd1c:	695b      	ldr	r3, [r3, #20]
 800cd1e:	431a      	orrs	r2, r3
 800cd20:	697b      	ldr	r3, [r7, #20]
 800cd22:	69db      	ldr	r3, [r3, #28]
 800cd24:	4313      	orrs	r3, r2
 800cd26:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800cd28:	697b      	ldr	r3, [r7, #20]
 800cd2a:	681b      	ldr	r3, [r3, #0]
 800cd2c:	681a      	ldr	r2, [r3, #0]
 800cd2e:	4bbe      	ldr	r3, [pc, #760]	@ (800d028 <UART_SetConfig+0x328>)
 800cd30:	4013      	ands	r3, r2
 800cd32:	697a      	ldr	r2, [r7, #20]
 800cd34:	6812      	ldr	r2, [r2, #0]
 800cd36:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800cd38:	430b      	orrs	r3, r1
 800cd3a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800cd3c:	697b      	ldr	r3, [r7, #20]
 800cd3e:	681b      	ldr	r3, [r3, #0]
 800cd40:	685b      	ldr	r3, [r3, #4]
 800cd42:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800cd46:	697b      	ldr	r3, [r7, #20]
 800cd48:	68da      	ldr	r2, [r3, #12]
 800cd4a:	697b      	ldr	r3, [r7, #20]
 800cd4c:	681b      	ldr	r3, [r3, #0]
 800cd4e:	430a      	orrs	r2, r1
 800cd50:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800cd52:	697b      	ldr	r3, [r7, #20]
 800cd54:	699b      	ldr	r3, [r3, #24]
 800cd56:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800cd58:	697b      	ldr	r3, [r7, #20]
 800cd5a:	681b      	ldr	r3, [r3, #0]
 800cd5c:	4ab3      	ldr	r2, [pc, #716]	@ (800d02c <UART_SetConfig+0x32c>)
 800cd5e:	4293      	cmp	r3, r2
 800cd60:	d004      	beq.n	800cd6c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800cd62:	697b      	ldr	r3, [r7, #20]
 800cd64:	6a1b      	ldr	r3, [r3, #32]
 800cd66:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800cd68:	4313      	orrs	r3, r2
 800cd6a:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800cd6c:	697b      	ldr	r3, [r7, #20]
 800cd6e:	681b      	ldr	r3, [r3, #0]
 800cd70:	689a      	ldr	r2, [r3, #8]
 800cd72:	4baf      	ldr	r3, [pc, #700]	@ (800d030 <UART_SetConfig+0x330>)
 800cd74:	4013      	ands	r3, r2
 800cd76:	697a      	ldr	r2, [r7, #20]
 800cd78:	6812      	ldr	r2, [r2, #0]
 800cd7a:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800cd7c:	430b      	orrs	r3, r1
 800cd7e:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800cd80:	697b      	ldr	r3, [r7, #20]
 800cd82:	681b      	ldr	r3, [r3, #0]
 800cd84:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cd86:	f023 010f 	bic.w	r1, r3, #15
 800cd8a:	697b      	ldr	r3, [r7, #20]
 800cd8c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800cd8e:	697b      	ldr	r3, [r7, #20]
 800cd90:	681b      	ldr	r3, [r3, #0]
 800cd92:	430a      	orrs	r2, r1
 800cd94:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800cd96:	697b      	ldr	r3, [r7, #20]
 800cd98:	681b      	ldr	r3, [r3, #0]
 800cd9a:	4aa6      	ldr	r2, [pc, #664]	@ (800d034 <UART_SetConfig+0x334>)
 800cd9c:	4293      	cmp	r3, r2
 800cd9e:	d177      	bne.n	800ce90 <UART_SetConfig+0x190>
 800cda0:	4ba5      	ldr	r3, [pc, #660]	@ (800d038 <UART_SetConfig+0x338>)
 800cda2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800cda4:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800cda8:	2b28      	cmp	r3, #40	@ 0x28
 800cdaa:	d86d      	bhi.n	800ce88 <UART_SetConfig+0x188>
 800cdac:	a201      	add	r2, pc, #4	@ (adr r2, 800cdb4 <UART_SetConfig+0xb4>)
 800cdae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cdb2:	bf00      	nop
 800cdb4:	0800ce59 	.word	0x0800ce59
 800cdb8:	0800ce89 	.word	0x0800ce89
 800cdbc:	0800ce89 	.word	0x0800ce89
 800cdc0:	0800ce89 	.word	0x0800ce89
 800cdc4:	0800ce89 	.word	0x0800ce89
 800cdc8:	0800ce89 	.word	0x0800ce89
 800cdcc:	0800ce89 	.word	0x0800ce89
 800cdd0:	0800ce89 	.word	0x0800ce89
 800cdd4:	0800ce61 	.word	0x0800ce61
 800cdd8:	0800ce89 	.word	0x0800ce89
 800cddc:	0800ce89 	.word	0x0800ce89
 800cde0:	0800ce89 	.word	0x0800ce89
 800cde4:	0800ce89 	.word	0x0800ce89
 800cde8:	0800ce89 	.word	0x0800ce89
 800cdec:	0800ce89 	.word	0x0800ce89
 800cdf0:	0800ce89 	.word	0x0800ce89
 800cdf4:	0800ce69 	.word	0x0800ce69
 800cdf8:	0800ce89 	.word	0x0800ce89
 800cdfc:	0800ce89 	.word	0x0800ce89
 800ce00:	0800ce89 	.word	0x0800ce89
 800ce04:	0800ce89 	.word	0x0800ce89
 800ce08:	0800ce89 	.word	0x0800ce89
 800ce0c:	0800ce89 	.word	0x0800ce89
 800ce10:	0800ce89 	.word	0x0800ce89
 800ce14:	0800ce71 	.word	0x0800ce71
 800ce18:	0800ce89 	.word	0x0800ce89
 800ce1c:	0800ce89 	.word	0x0800ce89
 800ce20:	0800ce89 	.word	0x0800ce89
 800ce24:	0800ce89 	.word	0x0800ce89
 800ce28:	0800ce89 	.word	0x0800ce89
 800ce2c:	0800ce89 	.word	0x0800ce89
 800ce30:	0800ce89 	.word	0x0800ce89
 800ce34:	0800ce79 	.word	0x0800ce79
 800ce38:	0800ce89 	.word	0x0800ce89
 800ce3c:	0800ce89 	.word	0x0800ce89
 800ce40:	0800ce89 	.word	0x0800ce89
 800ce44:	0800ce89 	.word	0x0800ce89
 800ce48:	0800ce89 	.word	0x0800ce89
 800ce4c:	0800ce89 	.word	0x0800ce89
 800ce50:	0800ce89 	.word	0x0800ce89
 800ce54:	0800ce81 	.word	0x0800ce81
 800ce58:	2301      	movs	r3, #1
 800ce5a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ce5e:	e326      	b.n	800d4ae <UART_SetConfig+0x7ae>
 800ce60:	2304      	movs	r3, #4
 800ce62:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ce66:	e322      	b.n	800d4ae <UART_SetConfig+0x7ae>
 800ce68:	2308      	movs	r3, #8
 800ce6a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ce6e:	e31e      	b.n	800d4ae <UART_SetConfig+0x7ae>
 800ce70:	2310      	movs	r3, #16
 800ce72:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ce76:	e31a      	b.n	800d4ae <UART_SetConfig+0x7ae>
 800ce78:	2320      	movs	r3, #32
 800ce7a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ce7e:	e316      	b.n	800d4ae <UART_SetConfig+0x7ae>
 800ce80:	2340      	movs	r3, #64	@ 0x40
 800ce82:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ce86:	e312      	b.n	800d4ae <UART_SetConfig+0x7ae>
 800ce88:	2380      	movs	r3, #128	@ 0x80
 800ce8a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ce8e:	e30e      	b.n	800d4ae <UART_SetConfig+0x7ae>
 800ce90:	697b      	ldr	r3, [r7, #20]
 800ce92:	681b      	ldr	r3, [r3, #0]
 800ce94:	4a69      	ldr	r2, [pc, #420]	@ (800d03c <UART_SetConfig+0x33c>)
 800ce96:	4293      	cmp	r3, r2
 800ce98:	d130      	bne.n	800cefc <UART_SetConfig+0x1fc>
 800ce9a:	4b67      	ldr	r3, [pc, #412]	@ (800d038 <UART_SetConfig+0x338>)
 800ce9c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ce9e:	f003 0307 	and.w	r3, r3, #7
 800cea2:	2b05      	cmp	r3, #5
 800cea4:	d826      	bhi.n	800cef4 <UART_SetConfig+0x1f4>
 800cea6:	a201      	add	r2, pc, #4	@ (adr r2, 800ceac <UART_SetConfig+0x1ac>)
 800cea8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ceac:	0800cec5 	.word	0x0800cec5
 800ceb0:	0800cecd 	.word	0x0800cecd
 800ceb4:	0800ced5 	.word	0x0800ced5
 800ceb8:	0800cedd 	.word	0x0800cedd
 800cebc:	0800cee5 	.word	0x0800cee5
 800cec0:	0800ceed 	.word	0x0800ceed
 800cec4:	2300      	movs	r3, #0
 800cec6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ceca:	e2f0      	b.n	800d4ae <UART_SetConfig+0x7ae>
 800cecc:	2304      	movs	r3, #4
 800cece:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ced2:	e2ec      	b.n	800d4ae <UART_SetConfig+0x7ae>
 800ced4:	2308      	movs	r3, #8
 800ced6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ceda:	e2e8      	b.n	800d4ae <UART_SetConfig+0x7ae>
 800cedc:	2310      	movs	r3, #16
 800cede:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cee2:	e2e4      	b.n	800d4ae <UART_SetConfig+0x7ae>
 800cee4:	2320      	movs	r3, #32
 800cee6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ceea:	e2e0      	b.n	800d4ae <UART_SetConfig+0x7ae>
 800ceec:	2340      	movs	r3, #64	@ 0x40
 800ceee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cef2:	e2dc      	b.n	800d4ae <UART_SetConfig+0x7ae>
 800cef4:	2380      	movs	r3, #128	@ 0x80
 800cef6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cefa:	e2d8      	b.n	800d4ae <UART_SetConfig+0x7ae>
 800cefc:	697b      	ldr	r3, [r7, #20]
 800cefe:	681b      	ldr	r3, [r3, #0]
 800cf00:	4a4f      	ldr	r2, [pc, #316]	@ (800d040 <UART_SetConfig+0x340>)
 800cf02:	4293      	cmp	r3, r2
 800cf04:	d130      	bne.n	800cf68 <UART_SetConfig+0x268>
 800cf06:	4b4c      	ldr	r3, [pc, #304]	@ (800d038 <UART_SetConfig+0x338>)
 800cf08:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800cf0a:	f003 0307 	and.w	r3, r3, #7
 800cf0e:	2b05      	cmp	r3, #5
 800cf10:	d826      	bhi.n	800cf60 <UART_SetConfig+0x260>
 800cf12:	a201      	add	r2, pc, #4	@ (adr r2, 800cf18 <UART_SetConfig+0x218>)
 800cf14:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cf18:	0800cf31 	.word	0x0800cf31
 800cf1c:	0800cf39 	.word	0x0800cf39
 800cf20:	0800cf41 	.word	0x0800cf41
 800cf24:	0800cf49 	.word	0x0800cf49
 800cf28:	0800cf51 	.word	0x0800cf51
 800cf2c:	0800cf59 	.word	0x0800cf59
 800cf30:	2300      	movs	r3, #0
 800cf32:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cf36:	e2ba      	b.n	800d4ae <UART_SetConfig+0x7ae>
 800cf38:	2304      	movs	r3, #4
 800cf3a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cf3e:	e2b6      	b.n	800d4ae <UART_SetConfig+0x7ae>
 800cf40:	2308      	movs	r3, #8
 800cf42:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cf46:	e2b2      	b.n	800d4ae <UART_SetConfig+0x7ae>
 800cf48:	2310      	movs	r3, #16
 800cf4a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cf4e:	e2ae      	b.n	800d4ae <UART_SetConfig+0x7ae>
 800cf50:	2320      	movs	r3, #32
 800cf52:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cf56:	e2aa      	b.n	800d4ae <UART_SetConfig+0x7ae>
 800cf58:	2340      	movs	r3, #64	@ 0x40
 800cf5a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cf5e:	e2a6      	b.n	800d4ae <UART_SetConfig+0x7ae>
 800cf60:	2380      	movs	r3, #128	@ 0x80
 800cf62:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cf66:	e2a2      	b.n	800d4ae <UART_SetConfig+0x7ae>
 800cf68:	697b      	ldr	r3, [r7, #20]
 800cf6a:	681b      	ldr	r3, [r3, #0]
 800cf6c:	4a35      	ldr	r2, [pc, #212]	@ (800d044 <UART_SetConfig+0x344>)
 800cf6e:	4293      	cmp	r3, r2
 800cf70:	d130      	bne.n	800cfd4 <UART_SetConfig+0x2d4>
 800cf72:	4b31      	ldr	r3, [pc, #196]	@ (800d038 <UART_SetConfig+0x338>)
 800cf74:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800cf76:	f003 0307 	and.w	r3, r3, #7
 800cf7a:	2b05      	cmp	r3, #5
 800cf7c:	d826      	bhi.n	800cfcc <UART_SetConfig+0x2cc>
 800cf7e:	a201      	add	r2, pc, #4	@ (adr r2, 800cf84 <UART_SetConfig+0x284>)
 800cf80:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cf84:	0800cf9d 	.word	0x0800cf9d
 800cf88:	0800cfa5 	.word	0x0800cfa5
 800cf8c:	0800cfad 	.word	0x0800cfad
 800cf90:	0800cfb5 	.word	0x0800cfb5
 800cf94:	0800cfbd 	.word	0x0800cfbd
 800cf98:	0800cfc5 	.word	0x0800cfc5
 800cf9c:	2300      	movs	r3, #0
 800cf9e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cfa2:	e284      	b.n	800d4ae <UART_SetConfig+0x7ae>
 800cfa4:	2304      	movs	r3, #4
 800cfa6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cfaa:	e280      	b.n	800d4ae <UART_SetConfig+0x7ae>
 800cfac:	2308      	movs	r3, #8
 800cfae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cfb2:	e27c      	b.n	800d4ae <UART_SetConfig+0x7ae>
 800cfb4:	2310      	movs	r3, #16
 800cfb6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cfba:	e278      	b.n	800d4ae <UART_SetConfig+0x7ae>
 800cfbc:	2320      	movs	r3, #32
 800cfbe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cfc2:	e274      	b.n	800d4ae <UART_SetConfig+0x7ae>
 800cfc4:	2340      	movs	r3, #64	@ 0x40
 800cfc6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cfca:	e270      	b.n	800d4ae <UART_SetConfig+0x7ae>
 800cfcc:	2380      	movs	r3, #128	@ 0x80
 800cfce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cfd2:	e26c      	b.n	800d4ae <UART_SetConfig+0x7ae>
 800cfd4:	697b      	ldr	r3, [r7, #20]
 800cfd6:	681b      	ldr	r3, [r3, #0]
 800cfd8:	4a1b      	ldr	r2, [pc, #108]	@ (800d048 <UART_SetConfig+0x348>)
 800cfda:	4293      	cmp	r3, r2
 800cfdc:	d142      	bne.n	800d064 <UART_SetConfig+0x364>
 800cfde:	4b16      	ldr	r3, [pc, #88]	@ (800d038 <UART_SetConfig+0x338>)
 800cfe0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800cfe2:	f003 0307 	and.w	r3, r3, #7
 800cfe6:	2b05      	cmp	r3, #5
 800cfe8:	d838      	bhi.n	800d05c <UART_SetConfig+0x35c>
 800cfea:	a201      	add	r2, pc, #4	@ (adr r2, 800cff0 <UART_SetConfig+0x2f0>)
 800cfec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cff0:	0800d009 	.word	0x0800d009
 800cff4:	0800d011 	.word	0x0800d011
 800cff8:	0800d019 	.word	0x0800d019
 800cffc:	0800d021 	.word	0x0800d021
 800d000:	0800d04d 	.word	0x0800d04d
 800d004:	0800d055 	.word	0x0800d055
 800d008:	2300      	movs	r3, #0
 800d00a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d00e:	e24e      	b.n	800d4ae <UART_SetConfig+0x7ae>
 800d010:	2304      	movs	r3, #4
 800d012:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d016:	e24a      	b.n	800d4ae <UART_SetConfig+0x7ae>
 800d018:	2308      	movs	r3, #8
 800d01a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d01e:	e246      	b.n	800d4ae <UART_SetConfig+0x7ae>
 800d020:	2310      	movs	r3, #16
 800d022:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d026:	e242      	b.n	800d4ae <UART_SetConfig+0x7ae>
 800d028:	cfff69f3 	.word	0xcfff69f3
 800d02c:	58000c00 	.word	0x58000c00
 800d030:	11fff4ff 	.word	0x11fff4ff
 800d034:	40011000 	.word	0x40011000
 800d038:	58024400 	.word	0x58024400
 800d03c:	40004400 	.word	0x40004400
 800d040:	40004800 	.word	0x40004800
 800d044:	40004c00 	.word	0x40004c00
 800d048:	40005000 	.word	0x40005000
 800d04c:	2320      	movs	r3, #32
 800d04e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d052:	e22c      	b.n	800d4ae <UART_SetConfig+0x7ae>
 800d054:	2340      	movs	r3, #64	@ 0x40
 800d056:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d05a:	e228      	b.n	800d4ae <UART_SetConfig+0x7ae>
 800d05c:	2380      	movs	r3, #128	@ 0x80
 800d05e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d062:	e224      	b.n	800d4ae <UART_SetConfig+0x7ae>
 800d064:	697b      	ldr	r3, [r7, #20]
 800d066:	681b      	ldr	r3, [r3, #0]
 800d068:	4ab1      	ldr	r2, [pc, #708]	@ (800d330 <UART_SetConfig+0x630>)
 800d06a:	4293      	cmp	r3, r2
 800d06c:	d176      	bne.n	800d15c <UART_SetConfig+0x45c>
 800d06e:	4bb1      	ldr	r3, [pc, #708]	@ (800d334 <UART_SetConfig+0x634>)
 800d070:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800d072:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800d076:	2b28      	cmp	r3, #40	@ 0x28
 800d078:	d86c      	bhi.n	800d154 <UART_SetConfig+0x454>
 800d07a:	a201      	add	r2, pc, #4	@ (adr r2, 800d080 <UART_SetConfig+0x380>)
 800d07c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d080:	0800d125 	.word	0x0800d125
 800d084:	0800d155 	.word	0x0800d155
 800d088:	0800d155 	.word	0x0800d155
 800d08c:	0800d155 	.word	0x0800d155
 800d090:	0800d155 	.word	0x0800d155
 800d094:	0800d155 	.word	0x0800d155
 800d098:	0800d155 	.word	0x0800d155
 800d09c:	0800d155 	.word	0x0800d155
 800d0a0:	0800d12d 	.word	0x0800d12d
 800d0a4:	0800d155 	.word	0x0800d155
 800d0a8:	0800d155 	.word	0x0800d155
 800d0ac:	0800d155 	.word	0x0800d155
 800d0b0:	0800d155 	.word	0x0800d155
 800d0b4:	0800d155 	.word	0x0800d155
 800d0b8:	0800d155 	.word	0x0800d155
 800d0bc:	0800d155 	.word	0x0800d155
 800d0c0:	0800d135 	.word	0x0800d135
 800d0c4:	0800d155 	.word	0x0800d155
 800d0c8:	0800d155 	.word	0x0800d155
 800d0cc:	0800d155 	.word	0x0800d155
 800d0d0:	0800d155 	.word	0x0800d155
 800d0d4:	0800d155 	.word	0x0800d155
 800d0d8:	0800d155 	.word	0x0800d155
 800d0dc:	0800d155 	.word	0x0800d155
 800d0e0:	0800d13d 	.word	0x0800d13d
 800d0e4:	0800d155 	.word	0x0800d155
 800d0e8:	0800d155 	.word	0x0800d155
 800d0ec:	0800d155 	.word	0x0800d155
 800d0f0:	0800d155 	.word	0x0800d155
 800d0f4:	0800d155 	.word	0x0800d155
 800d0f8:	0800d155 	.word	0x0800d155
 800d0fc:	0800d155 	.word	0x0800d155
 800d100:	0800d145 	.word	0x0800d145
 800d104:	0800d155 	.word	0x0800d155
 800d108:	0800d155 	.word	0x0800d155
 800d10c:	0800d155 	.word	0x0800d155
 800d110:	0800d155 	.word	0x0800d155
 800d114:	0800d155 	.word	0x0800d155
 800d118:	0800d155 	.word	0x0800d155
 800d11c:	0800d155 	.word	0x0800d155
 800d120:	0800d14d 	.word	0x0800d14d
 800d124:	2301      	movs	r3, #1
 800d126:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d12a:	e1c0      	b.n	800d4ae <UART_SetConfig+0x7ae>
 800d12c:	2304      	movs	r3, #4
 800d12e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d132:	e1bc      	b.n	800d4ae <UART_SetConfig+0x7ae>
 800d134:	2308      	movs	r3, #8
 800d136:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d13a:	e1b8      	b.n	800d4ae <UART_SetConfig+0x7ae>
 800d13c:	2310      	movs	r3, #16
 800d13e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d142:	e1b4      	b.n	800d4ae <UART_SetConfig+0x7ae>
 800d144:	2320      	movs	r3, #32
 800d146:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d14a:	e1b0      	b.n	800d4ae <UART_SetConfig+0x7ae>
 800d14c:	2340      	movs	r3, #64	@ 0x40
 800d14e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d152:	e1ac      	b.n	800d4ae <UART_SetConfig+0x7ae>
 800d154:	2380      	movs	r3, #128	@ 0x80
 800d156:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d15a:	e1a8      	b.n	800d4ae <UART_SetConfig+0x7ae>
 800d15c:	697b      	ldr	r3, [r7, #20]
 800d15e:	681b      	ldr	r3, [r3, #0]
 800d160:	4a75      	ldr	r2, [pc, #468]	@ (800d338 <UART_SetConfig+0x638>)
 800d162:	4293      	cmp	r3, r2
 800d164:	d130      	bne.n	800d1c8 <UART_SetConfig+0x4c8>
 800d166:	4b73      	ldr	r3, [pc, #460]	@ (800d334 <UART_SetConfig+0x634>)
 800d168:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800d16a:	f003 0307 	and.w	r3, r3, #7
 800d16e:	2b05      	cmp	r3, #5
 800d170:	d826      	bhi.n	800d1c0 <UART_SetConfig+0x4c0>
 800d172:	a201      	add	r2, pc, #4	@ (adr r2, 800d178 <UART_SetConfig+0x478>)
 800d174:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d178:	0800d191 	.word	0x0800d191
 800d17c:	0800d199 	.word	0x0800d199
 800d180:	0800d1a1 	.word	0x0800d1a1
 800d184:	0800d1a9 	.word	0x0800d1a9
 800d188:	0800d1b1 	.word	0x0800d1b1
 800d18c:	0800d1b9 	.word	0x0800d1b9
 800d190:	2300      	movs	r3, #0
 800d192:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d196:	e18a      	b.n	800d4ae <UART_SetConfig+0x7ae>
 800d198:	2304      	movs	r3, #4
 800d19a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d19e:	e186      	b.n	800d4ae <UART_SetConfig+0x7ae>
 800d1a0:	2308      	movs	r3, #8
 800d1a2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d1a6:	e182      	b.n	800d4ae <UART_SetConfig+0x7ae>
 800d1a8:	2310      	movs	r3, #16
 800d1aa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d1ae:	e17e      	b.n	800d4ae <UART_SetConfig+0x7ae>
 800d1b0:	2320      	movs	r3, #32
 800d1b2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d1b6:	e17a      	b.n	800d4ae <UART_SetConfig+0x7ae>
 800d1b8:	2340      	movs	r3, #64	@ 0x40
 800d1ba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d1be:	e176      	b.n	800d4ae <UART_SetConfig+0x7ae>
 800d1c0:	2380      	movs	r3, #128	@ 0x80
 800d1c2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d1c6:	e172      	b.n	800d4ae <UART_SetConfig+0x7ae>
 800d1c8:	697b      	ldr	r3, [r7, #20]
 800d1ca:	681b      	ldr	r3, [r3, #0]
 800d1cc:	4a5b      	ldr	r2, [pc, #364]	@ (800d33c <UART_SetConfig+0x63c>)
 800d1ce:	4293      	cmp	r3, r2
 800d1d0:	d130      	bne.n	800d234 <UART_SetConfig+0x534>
 800d1d2:	4b58      	ldr	r3, [pc, #352]	@ (800d334 <UART_SetConfig+0x634>)
 800d1d4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800d1d6:	f003 0307 	and.w	r3, r3, #7
 800d1da:	2b05      	cmp	r3, #5
 800d1dc:	d826      	bhi.n	800d22c <UART_SetConfig+0x52c>
 800d1de:	a201      	add	r2, pc, #4	@ (adr r2, 800d1e4 <UART_SetConfig+0x4e4>)
 800d1e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d1e4:	0800d1fd 	.word	0x0800d1fd
 800d1e8:	0800d205 	.word	0x0800d205
 800d1ec:	0800d20d 	.word	0x0800d20d
 800d1f0:	0800d215 	.word	0x0800d215
 800d1f4:	0800d21d 	.word	0x0800d21d
 800d1f8:	0800d225 	.word	0x0800d225
 800d1fc:	2300      	movs	r3, #0
 800d1fe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d202:	e154      	b.n	800d4ae <UART_SetConfig+0x7ae>
 800d204:	2304      	movs	r3, #4
 800d206:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d20a:	e150      	b.n	800d4ae <UART_SetConfig+0x7ae>
 800d20c:	2308      	movs	r3, #8
 800d20e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d212:	e14c      	b.n	800d4ae <UART_SetConfig+0x7ae>
 800d214:	2310      	movs	r3, #16
 800d216:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d21a:	e148      	b.n	800d4ae <UART_SetConfig+0x7ae>
 800d21c:	2320      	movs	r3, #32
 800d21e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d222:	e144      	b.n	800d4ae <UART_SetConfig+0x7ae>
 800d224:	2340      	movs	r3, #64	@ 0x40
 800d226:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d22a:	e140      	b.n	800d4ae <UART_SetConfig+0x7ae>
 800d22c:	2380      	movs	r3, #128	@ 0x80
 800d22e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d232:	e13c      	b.n	800d4ae <UART_SetConfig+0x7ae>
 800d234:	697b      	ldr	r3, [r7, #20]
 800d236:	681b      	ldr	r3, [r3, #0]
 800d238:	4a41      	ldr	r2, [pc, #260]	@ (800d340 <UART_SetConfig+0x640>)
 800d23a:	4293      	cmp	r3, r2
 800d23c:	f040 8082 	bne.w	800d344 <UART_SetConfig+0x644>
 800d240:	4b3c      	ldr	r3, [pc, #240]	@ (800d334 <UART_SetConfig+0x634>)
 800d242:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800d244:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800d248:	2b28      	cmp	r3, #40	@ 0x28
 800d24a:	d86d      	bhi.n	800d328 <UART_SetConfig+0x628>
 800d24c:	a201      	add	r2, pc, #4	@ (adr r2, 800d254 <UART_SetConfig+0x554>)
 800d24e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d252:	bf00      	nop
 800d254:	0800d2f9 	.word	0x0800d2f9
 800d258:	0800d329 	.word	0x0800d329
 800d25c:	0800d329 	.word	0x0800d329
 800d260:	0800d329 	.word	0x0800d329
 800d264:	0800d329 	.word	0x0800d329
 800d268:	0800d329 	.word	0x0800d329
 800d26c:	0800d329 	.word	0x0800d329
 800d270:	0800d329 	.word	0x0800d329
 800d274:	0800d301 	.word	0x0800d301
 800d278:	0800d329 	.word	0x0800d329
 800d27c:	0800d329 	.word	0x0800d329
 800d280:	0800d329 	.word	0x0800d329
 800d284:	0800d329 	.word	0x0800d329
 800d288:	0800d329 	.word	0x0800d329
 800d28c:	0800d329 	.word	0x0800d329
 800d290:	0800d329 	.word	0x0800d329
 800d294:	0800d309 	.word	0x0800d309
 800d298:	0800d329 	.word	0x0800d329
 800d29c:	0800d329 	.word	0x0800d329
 800d2a0:	0800d329 	.word	0x0800d329
 800d2a4:	0800d329 	.word	0x0800d329
 800d2a8:	0800d329 	.word	0x0800d329
 800d2ac:	0800d329 	.word	0x0800d329
 800d2b0:	0800d329 	.word	0x0800d329
 800d2b4:	0800d311 	.word	0x0800d311
 800d2b8:	0800d329 	.word	0x0800d329
 800d2bc:	0800d329 	.word	0x0800d329
 800d2c0:	0800d329 	.word	0x0800d329
 800d2c4:	0800d329 	.word	0x0800d329
 800d2c8:	0800d329 	.word	0x0800d329
 800d2cc:	0800d329 	.word	0x0800d329
 800d2d0:	0800d329 	.word	0x0800d329
 800d2d4:	0800d319 	.word	0x0800d319
 800d2d8:	0800d329 	.word	0x0800d329
 800d2dc:	0800d329 	.word	0x0800d329
 800d2e0:	0800d329 	.word	0x0800d329
 800d2e4:	0800d329 	.word	0x0800d329
 800d2e8:	0800d329 	.word	0x0800d329
 800d2ec:	0800d329 	.word	0x0800d329
 800d2f0:	0800d329 	.word	0x0800d329
 800d2f4:	0800d321 	.word	0x0800d321
 800d2f8:	2301      	movs	r3, #1
 800d2fa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d2fe:	e0d6      	b.n	800d4ae <UART_SetConfig+0x7ae>
 800d300:	2304      	movs	r3, #4
 800d302:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d306:	e0d2      	b.n	800d4ae <UART_SetConfig+0x7ae>
 800d308:	2308      	movs	r3, #8
 800d30a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d30e:	e0ce      	b.n	800d4ae <UART_SetConfig+0x7ae>
 800d310:	2310      	movs	r3, #16
 800d312:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d316:	e0ca      	b.n	800d4ae <UART_SetConfig+0x7ae>
 800d318:	2320      	movs	r3, #32
 800d31a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d31e:	e0c6      	b.n	800d4ae <UART_SetConfig+0x7ae>
 800d320:	2340      	movs	r3, #64	@ 0x40
 800d322:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d326:	e0c2      	b.n	800d4ae <UART_SetConfig+0x7ae>
 800d328:	2380      	movs	r3, #128	@ 0x80
 800d32a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d32e:	e0be      	b.n	800d4ae <UART_SetConfig+0x7ae>
 800d330:	40011400 	.word	0x40011400
 800d334:	58024400 	.word	0x58024400
 800d338:	40007800 	.word	0x40007800
 800d33c:	40007c00 	.word	0x40007c00
 800d340:	40011800 	.word	0x40011800
 800d344:	697b      	ldr	r3, [r7, #20]
 800d346:	681b      	ldr	r3, [r3, #0]
 800d348:	4aad      	ldr	r2, [pc, #692]	@ (800d600 <UART_SetConfig+0x900>)
 800d34a:	4293      	cmp	r3, r2
 800d34c:	d176      	bne.n	800d43c <UART_SetConfig+0x73c>
 800d34e:	4bad      	ldr	r3, [pc, #692]	@ (800d604 <UART_SetConfig+0x904>)
 800d350:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800d352:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800d356:	2b28      	cmp	r3, #40	@ 0x28
 800d358:	d86c      	bhi.n	800d434 <UART_SetConfig+0x734>
 800d35a:	a201      	add	r2, pc, #4	@ (adr r2, 800d360 <UART_SetConfig+0x660>)
 800d35c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d360:	0800d405 	.word	0x0800d405
 800d364:	0800d435 	.word	0x0800d435
 800d368:	0800d435 	.word	0x0800d435
 800d36c:	0800d435 	.word	0x0800d435
 800d370:	0800d435 	.word	0x0800d435
 800d374:	0800d435 	.word	0x0800d435
 800d378:	0800d435 	.word	0x0800d435
 800d37c:	0800d435 	.word	0x0800d435
 800d380:	0800d40d 	.word	0x0800d40d
 800d384:	0800d435 	.word	0x0800d435
 800d388:	0800d435 	.word	0x0800d435
 800d38c:	0800d435 	.word	0x0800d435
 800d390:	0800d435 	.word	0x0800d435
 800d394:	0800d435 	.word	0x0800d435
 800d398:	0800d435 	.word	0x0800d435
 800d39c:	0800d435 	.word	0x0800d435
 800d3a0:	0800d415 	.word	0x0800d415
 800d3a4:	0800d435 	.word	0x0800d435
 800d3a8:	0800d435 	.word	0x0800d435
 800d3ac:	0800d435 	.word	0x0800d435
 800d3b0:	0800d435 	.word	0x0800d435
 800d3b4:	0800d435 	.word	0x0800d435
 800d3b8:	0800d435 	.word	0x0800d435
 800d3bc:	0800d435 	.word	0x0800d435
 800d3c0:	0800d41d 	.word	0x0800d41d
 800d3c4:	0800d435 	.word	0x0800d435
 800d3c8:	0800d435 	.word	0x0800d435
 800d3cc:	0800d435 	.word	0x0800d435
 800d3d0:	0800d435 	.word	0x0800d435
 800d3d4:	0800d435 	.word	0x0800d435
 800d3d8:	0800d435 	.word	0x0800d435
 800d3dc:	0800d435 	.word	0x0800d435
 800d3e0:	0800d425 	.word	0x0800d425
 800d3e4:	0800d435 	.word	0x0800d435
 800d3e8:	0800d435 	.word	0x0800d435
 800d3ec:	0800d435 	.word	0x0800d435
 800d3f0:	0800d435 	.word	0x0800d435
 800d3f4:	0800d435 	.word	0x0800d435
 800d3f8:	0800d435 	.word	0x0800d435
 800d3fc:	0800d435 	.word	0x0800d435
 800d400:	0800d42d 	.word	0x0800d42d
 800d404:	2301      	movs	r3, #1
 800d406:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d40a:	e050      	b.n	800d4ae <UART_SetConfig+0x7ae>
 800d40c:	2304      	movs	r3, #4
 800d40e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d412:	e04c      	b.n	800d4ae <UART_SetConfig+0x7ae>
 800d414:	2308      	movs	r3, #8
 800d416:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d41a:	e048      	b.n	800d4ae <UART_SetConfig+0x7ae>
 800d41c:	2310      	movs	r3, #16
 800d41e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d422:	e044      	b.n	800d4ae <UART_SetConfig+0x7ae>
 800d424:	2320      	movs	r3, #32
 800d426:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d42a:	e040      	b.n	800d4ae <UART_SetConfig+0x7ae>
 800d42c:	2340      	movs	r3, #64	@ 0x40
 800d42e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d432:	e03c      	b.n	800d4ae <UART_SetConfig+0x7ae>
 800d434:	2380      	movs	r3, #128	@ 0x80
 800d436:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d43a:	e038      	b.n	800d4ae <UART_SetConfig+0x7ae>
 800d43c:	697b      	ldr	r3, [r7, #20]
 800d43e:	681b      	ldr	r3, [r3, #0]
 800d440:	4a71      	ldr	r2, [pc, #452]	@ (800d608 <UART_SetConfig+0x908>)
 800d442:	4293      	cmp	r3, r2
 800d444:	d130      	bne.n	800d4a8 <UART_SetConfig+0x7a8>
 800d446:	4b6f      	ldr	r3, [pc, #444]	@ (800d604 <UART_SetConfig+0x904>)
 800d448:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d44a:	f003 0307 	and.w	r3, r3, #7
 800d44e:	2b05      	cmp	r3, #5
 800d450:	d826      	bhi.n	800d4a0 <UART_SetConfig+0x7a0>
 800d452:	a201      	add	r2, pc, #4	@ (adr r2, 800d458 <UART_SetConfig+0x758>)
 800d454:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d458:	0800d471 	.word	0x0800d471
 800d45c:	0800d479 	.word	0x0800d479
 800d460:	0800d481 	.word	0x0800d481
 800d464:	0800d489 	.word	0x0800d489
 800d468:	0800d491 	.word	0x0800d491
 800d46c:	0800d499 	.word	0x0800d499
 800d470:	2302      	movs	r3, #2
 800d472:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d476:	e01a      	b.n	800d4ae <UART_SetConfig+0x7ae>
 800d478:	2304      	movs	r3, #4
 800d47a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d47e:	e016      	b.n	800d4ae <UART_SetConfig+0x7ae>
 800d480:	2308      	movs	r3, #8
 800d482:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d486:	e012      	b.n	800d4ae <UART_SetConfig+0x7ae>
 800d488:	2310      	movs	r3, #16
 800d48a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d48e:	e00e      	b.n	800d4ae <UART_SetConfig+0x7ae>
 800d490:	2320      	movs	r3, #32
 800d492:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d496:	e00a      	b.n	800d4ae <UART_SetConfig+0x7ae>
 800d498:	2340      	movs	r3, #64	@ 0x40
 800d49a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d49e:	e006      	b.n	800d4ae <UART_SetConfig+0x7ae>
 800d4a0:	2380      	movs	r3, #128	@ 0x80
 800d4a2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d4a6:	e002      	b.n	800d4ae <UART_SetConfig+0x7ae>
 800d4a8:	2380      	movs	r3, #128	@ 0x80
 800d4aa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800d4ae:	697b      	ldr	r3, [r7, #20]
 800d4b0:	681b      	ldr	r3, [r3, #0]
 800d4b2:	4a55      	ldr	r2, [pc, #340]	@ (800d608 <UART_SetConfig+0x908>)
 800d4b4:	4293      	cmp	r3, r2
 800d4b6:	f040 80f8 	bne.w	800d6aa <UART_SetConfig+0x9aa>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800d4ba:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800d4be:	2b20      	cmp	r3, #32
 800d4c0:	dc46      	bgt.n	800d550 <UART_SetConfig+0x850>
 800d4c2:	2b02      	cmp	r3, #2
 800d4c4:	db75      	blt.n	800d5b2 <UART_SetConfig+0x8b2>
 800d4c6:	3b02      	subs	r3, #2
 800d4c8:	2b1e      	cmp	r3, #30
 800d4ca:	d872      	bhi.n	800d5b2 <UART_SetConfig+0x8b2>
 800d4cc:	a201      	add	r2, pc, #4	@ (adr r2, 800d4d4 <UART_SetConfig+0x7d4>)
 800d4ce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d4d2:	bf00      	nop
 800d4d4:	0800d557 	.word	0x0800d557
 800d4d8:	0800d5b3 	.word	0x0800d5b3
 800d4dc:	0800d55f 	.word	0x0800d55f
 800d4e0:	0800d5b3 	.word	0x0800d5b3
 800d4e4:	0800d5b3 	.word	0x0800d5b3
 800d4e8:	0800d5b3 	.word	0x0800d5b3
 800d4ec:	0800d56f 	.word	0x0800d56f
 800d4f0:	0800d5b3 	.word	0x0800d5b3
 800d4f4:	0800d5b3 	.word	0x0800d5b3
 800d4f8:	0800d5b3 	.word	0x0800d5b3
 800d4fc:	0800d5b3 	.word	0x0800d5b3
 800d500:	0800d5b3 	.word	0x0800d5b3
 800d504:	0800d5b3 	.word	0x0800d5b3
 800d508:	0800d5b3 	.word	0x0800d5b3
 800d50c:	0800d57f 	.word	0x0800d57f
 800d510:	0800d5b3 	.word	0x0800d5b3
 800d514:	0800d5b3 	.word	0x0800d5b3
 800d518:	0800d5b3 	.word	0x0800d5b3
 800d51c:	0800d5b3 	.word	0x0800d5b3
 800d520:	0800d5b3 	.word	0x0800d5b3
 800d524:	0800d5b3 	.word	0x0800d5b3
 800d528:	0800d5b3 	.word	0x0800d5b3
 800d52c:	0800d5b3 	.word	0x0800d5b3
 800d530:	0800d5b3 	.word	0x0800d5b3
 800d534:	0800d5b3 	.word	0x0800d5b3
 800d538:	0800d5b3 	.word	0x0800d5b3
 800d53c:	0800d5b3 	.word	0x0800d5b3
 800d540:	0800d5b3 	.word	0x0800d5b3
 800d544:	0800d5b3 	.word	0x0800d5b3
 800d548:	0800d5b3 	.word	0x0800d5b3
 800d54c:	0800d5a5 	.word	0x0800d5a5
 800d550:	2b40      	cmp	r3, #64	@ 0x40
 800d552:	d02a      	beq.n	800d5aa <UART_SetConfig+0x8aa>
 800d554:	e02d      	b.n	800d5b2 <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 800d556:	f7fc fa55 	bl	8009a04 <HAL_RCCEx_GetD3PCLK1Freq>
 800d55a:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800d55c:	e02f      	b.n	800d5be <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800d55e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800d562:	4618      	mov	r0, r3
 800d564:	f7fc fa64 	bl	8009a30 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800d568:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d56a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d56c:	e027      	b.n	800d5be <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800d56e:	f107 0318 	add.w	r3, r7, #24
 800d572:	4618      	mov	r0, r3
 800d574:	f7fc fbb0 	bl	8009cd8 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800d578:	69fb      	ldr	r3, [r7, #28]
 800d57a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d57c:	e01f      	b.n	800d5be <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800d57e:	4b21      	ldr	r3, [pc, #132]	@ (800d604 <UART_SetConfig+0x904>)
 800d580:	681b      	ldr	r3, [r3, #0]
 800d582:	f003 0320 	and.w	r3, r3, #32
 800d586:	2b00      	cmp	r3, #0
 800d588:	d009      	beq.n	800d59e <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800d58a:	4b1e      	ldr	r3, [pc, #120]	@ (800d604 <UART_SetConfig+0x904>)
 800d58c:	681b      	ldr	r3, [r3, #0]
 800d58e:	08db      	lsrs	r3, r3, #3
 800d590:	f003 0303 	and.w	r3, r3, #3
 800d594:	4a1d      	ldr	r2, [pc, #116]	@ (800d60c <UART_SetConfig+0x90c>)
 800d596:	fa22 f303 	lsr.w	r3, r2, r3
 800d59a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800d59c:	e00f      	b.n	800d5be <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 800d59e:	4b1b      	ldr	r3, [pc, #108]	@ (800d60c <UART_SetConfig+0x90c>)
 800d5a0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d5a2:	e00c      	b.n	800d5be <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800d5a4:	4b1a      	ldr	r3, [pc, #104]	@ (800d610 <UART_SetConfig+0x910>)
 800d5a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d5a8:	e009      	b.n	800d5be <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800d5aa:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800d5ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d5b0:	e005      	b.n	800d5be <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 800d5b2:	2300      	movs	r3, #0
 800d5b4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800d5b6:	2301      	movs	r3, #1
 800d5b8:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800d5bc:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800d5be:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d5c0:	2b00      	cmp	r3, #0
 800d5c2:	f000 81ee 	beq.w	800d9a2 <UART_SetConfig+0xca2>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800d5c6:	697b      	ldr	r3, [r7, #20]
 800d5c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d5ca:	4a12      	ldr	r2, [pc, #72]	@ (800d614 <UART_SetConfig+0x914>)
 800d5cc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800d5d0:	461a      	mov	r2, r3
 800d5d2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d5d4:	fbb3 f3f2 	udiv	r3, r3, r2
 800d5d8:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800d5da:	697b      	ldr	r3, [r7, #20]
 800d5dc:	685a      	ldr	r2, [r3, #4]
 800d5de:	4613      	mov	r3, r2
 800d5e0:	005b      	lsls	r3, r3, #1
 800d5e2:	4413      	add	r3, r2
 800d5e4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d5e6:	429a      	cmp	r2, r3
 800d5e8:	d305      	bcc.n	800d5f6 <UART_SetConfig+0x8f6>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800d5ea:	697b      	ldr	r3, [r7, #20]
 800d5ec:	685b      	ldr	r3, [r3, #4]
 800d5ee:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800d5f0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d5f2:	429a      	cmp	r2, r3
 800d5f4:	d910      	bls.n	800d618 <UART_SetConfig+0x918>
      {
        ret = HAL_ERROR;
 800d5f6:	2301      	movs	r3, #1
 800d5f8:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800d5fc:	e1d1      	b.n	800d9a2 <UART_SetConfig+0xca2>
 800d5fe:	bf00      	nop
 800d600:	40011c00 	.word	0x40011c00
 800d604:	58024400 	.word	0x58024400
 800d608:	58000c00 	.word	0x58000c00
 800d60c:	03d09000 	.word	0x03d09000
 800d610:	003d0900 	.word	0x003d0900
 800d614:	080142e4 	.word	0x080142e4
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800d618:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d61a:	2200      	movs	r2, #0
 800d61c:	60bb      	str	r3, [r7, #8]
 800d61e:	60fa      	str	r2, [r7, #12]
 800d620:	697b      	ldr	r3, [r7, #20]
 800d622:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d624:	4ac0      	ldr	r2, [pc, #768]	@ (800d928 <UART_SetConfig+0xc28>)
 800d626:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800d62a:	b29b      	uxth	r3, r3
 800d62c:	2200      	movs	r2, #0
 800d62e:	603b      	str	r3, [r7, #0]
 800d630:	607a      	str	r2, [r7, #4]
 800d632:	e9d7 2300 	ldrd	r2, r3, [r7]
 800d636:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800d63a:	f7f3 f825 	bl	8000688 <__aeabi_uldivmod>
 800d63e:	4602      	mov	r2, r0
 800d640:	460b      	mov	r3, r1
 800d642:	4610      	mov	r0, r2
 800d644:	4619      	mov	r1, r3
 800d646:	f04f 0200 	mov.w	r2, #0
 800d64a:	f04f 0300 	mov.w	r3, #0
 800d64e:	020b      	lsls	r3, r1, #8
 800d650:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800d654:	0202      	lsls	r2, r0, #8
 800d656:	6979      	ldr	r1, [r7, #20]
 800d658:	6849      	ldr	r1, [r1, #4]
 800d65a:	0849      	lsrs	r1, r1, #1
 800d65c:	2000      	movs	r0, #0
 800d65e:	460c      	mov	r4, r1
 800d660:	4605      	mov	r5, r0
 800d662:	eb12 0804 	adds.w	r8, r2, r4
 800d666:	eb43 0905 	adc.w	r9, r3, r5
 800d66a:	697b      	ldr	r3, [r7, #20]
 800d66c:	685b      	ldr	r3, [r3, #4]
 800d66e:	2200      	movs	r2, #0
 800d670:	469a      	mov	sl, r3
 800d672:	4693      	mov	fp, r2
 800d674:	4652      	mov	r2, sl
 800d676:	465b      	mov	r3, fp
 800d678:	4640      	mov	r0, r8
 800d67a:	4649      	mov	r1, r9
 800d67c:	f7f3 f804 	bl	8000688 <__aeabi_uldivmod>
 800d680:	4602      	mov	r2, r0
 800d682:	460b      	mov	r3, r1
 800d684:	4613      	mov	r3, r2
 800d686:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800d688:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d68a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800d68e:	d308      	bcc.n	800d6a2 <UART_SetConfig+0x9a2>
 800d690:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d692:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800d696:	d204      	bcs.n	800d6a2 <UART_SetConfig+0x9a2>
        {
          huart->Instance->BRR = usartdiv;
 800d698:	697b      	ldr	r3, [r7, #20]
 800d69a:	681b      	ldr	r3, [r3, #0]
 800d69c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800d69e:	60da      	str	r2, [r3, #12]
 800d6a0:	e17f      	b.n	800d9a2 <UART_SetConfig+0xca2>
        }
        else
        {
          ret = HAL_ERROR;
 800d6a2:	2301      	movs	r3, #1
 800d6a4:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800d6a8:	e17b      	b.n	800d9a2 <UART_SetConfig+0xca2>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800d6aa:	697b      	ldr	r3, [r7, #20]
 800d6ac:	69db      	ldr	r3, [r3, #28]
 800d6ae:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800d6b2:	f040 80bd 	bne.w	800d830 <UART_SetConfig+0xb30>
  {
    switch (clocksource)
 800d6b6:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800d6ba:	2b20      	cmp	r3, #32
 800d6bc:	dc48      	bgt.n	800d750 <UART_SetConfig+0xa50>
 800d6be:	2b00      	cmp	r3, #0
 800d6c0:	db7b      	blt.n	800d7ba <UART_SetConfig+0xaba>
 800d6c2:	2b20      	cmp	r3, #32
 800d6c4:	d879      	bhi.n	800d7ba <UART_SetConfig+0xaba>
 800d6c6:	a201      	add	r2, pc, #4	@ (adr r2, 800d6cc <UART_SetConfig+0x9cc>)
 800d6c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d6cc:	0800d757 	.word	0x0800d757
 800d6d0:	0800d75f 	.word	0x0800d75f
 800d6d4:	0800d7bb 	.word	0x0800d7bb
 800d6d8:	0800d7bb 	.word	0x0800d7bb
 800d6dc:	0800d767 	.word	0x0800d767
 800d6e0:	0800d7bb 	.word	0x0800d7bb
 800d6e4:	0800d7bb 	.word	0x0800d7bb
 800d6e8:	0800d7bb 	.word	0x0800d7bb
 800d6ec:	0800d777 	.word	0x0800d777
 800d6f0:	0800d7bb 	.word	0x0800d7bb
 800d6f4:	0800d7bb 	.word	0x0800d7bb
 800d6f8:	0800d7bb 	.word	0x0800d7bb
 800d6fc:	0800d7bb 	.word	0x0800d7bb
 800d700:	0800d7bb 	.word	0x0800d7bb
 800d704:	0800d7bb 	.word	0x0800d7bb
 800d708:	0800d7bb 	.word	0x0800d7bb
 800d70c:	0800d787 	.word	0x0800d787
 800d710:	0800d7bb 	.word	0x0800d7bb
 800d714:	0800d7bb 	.word	0x0800d7bb
 800d718:	0800d7bb 	.word	0x0800d7bb
 800d71c:	0800d7bb 	.word	0x0800d7bb
 800d720:	0800d7bb 	.word	0x0800d7bb
 800d724:	0800d7bb 	.word	0x0800d7bb
 800d728:	0800d7bb 	.word	0x0800d7bb
 800d72c:	0800d7bb 	.word	0x0800d7bb
 800d730:	0800d7bb 	.word	0x0800d7bb
 800d734:	0800d7bb 	.word	0x0800d7bb
 800d738:	0800d7bb 	.word	0x0800d7bb
 800d73c:	0800d7bb 	.word	0x0800d7bb
 800d740:	0800d7bb 	.word	0x0800d7bb
 800d744:	0800d7bb 	.word	0x0800d7bb
 800d748:	0800d7bb 	.word	0x0800d7bb
 800d74c:	0800d7ad 	.word	0x0800d7ad
 800d750:	2b40      	cmp	r3, #64	@ 0x40
 800d752:	d02e      	beq.n	800d7b2 <UART_SetConfig+0xab2>
 800d754:	e031      	b.n	800d7ba <UART_SetConfig+0xaba>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800d756:	f7fa ff47 	bl	80085e8 <HAL_RCC_GetPCLK1Freq>
 800d75a:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800d75c:	e033      	b.n	800d7c6 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800d75e:	f7fa ff59 	bl	8008614 <HAL_RCC_GetPCLK2Freq>
 800d762:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800d764:	e02f      	b.n	800d7c6 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800d766:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800d76a:	4618      	mov	r0, r3
 800d76c:	f7fc f960 	bl	8009a30 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800d770:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d772:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d774:	e027      	b.n	800d7c6 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800d776:	f107 0318 	add.w	r3, r7, #24
 800d77a:	4618      	mov	r0, r3
 800d77c:	f7fc faac 	bl	8009cd8 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800d780:	69fb      	ldr	r3, [r7, #28]
 800d782:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d784:	e01f      	b.n	800d7c6 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800d786:	4b69      	ldr	r3, [pc, #420]	@ (800d92c <UART_SetConfig+0xc2c>)
 800d788:	681b      	ldr	r3, [r3, #0]
 800d78a:	f003 0320 	and.w	r3, r3, #32
 800d78e:	2b00      	cmp	r3, #0
 800d790:	d009      	beq.n	800d7a6 <UART_SetConfig+0xaa6>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800d792:	4b66      	ldr	r3, [pc, #408]	@ (800d92c <UART_SetConfig+0xc2c>)
 800d794:	681b      	ldr	r3, [r3, #0]
 800d796:	08db      	lsrs	r3, r3, #3
 800d798:	f003 0303 	and.w	r3, r3, #3
 800d79c:	4a64      	ldr	r2, [pc, #400]	@ (800d930 <UART_SetConfig+0xc30>)
 800d79e:	fa22 f303 	lsr.w	r3, r2, r3
 800d7a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800d7a4:	e00f      	b.n	800d7c6 <UART_SetConfig+0xac6>
          pclk = (uint32_t) HSI_VALUE;
 800d7a6:	4b62      	ldr	r3, [pc, #392]	@ (800d930 <UART_SetConfig+0xc30>)
 800d7a8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d7aa:	e00c      	b.n	800d7c6 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800d7ac:	4b61      	ldr	r3, [pc, #388]	@ (800d934 <UART_SetConfig+0xc34>)
 800d7ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d7b0:	e009      	b.n	800d7c6 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800d7b2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800d7b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d7b8:	e005      	b.n	800d7c6 <UART_SetConfig+0xac6>
      default:
        pclk = 0U;
 800d7ba:	2300      	movs	r3, #0
 800d7bc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800d7be:	2301      	movs	r3, #1
 800d7c0:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800d7c4:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800d7c6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d7c8:	2b00      	cmp	r3, #0
 800d7ca:	f000 80ea 	beq.w	800d9a2 <UART_SetConfig+0xca2>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800d7ce:	697b      	ldr	r3, [r7, #20]
 800d7d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d7d2:	4a55      	ldr	r2, [pc, #340]	@ (800d928 <UART_SetConfig+0xc28>)
 800d7d4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800d7d8:	461a      	mov	r2, r3
 800d7da:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d7dc:	fbb3 f3f2 	udiv	r3, r3, r2
 800d7e0:	005a      	lsls	r2, r3, #1
 800d7e2:	697b      	ldr	r3, [r7, #20]
 800d7e4:	685b      	ldr	r3, [r3, #4]
 800d7e6:	085b      	lsrs	r3, r3, #1
 800d7e8:	441a      	add	r2, r3
 800d7ea:	697b      	ldr	r3, [r7, #20]
 800d7ec:	685b      	ldr	r3, [r3, #4]
 800d7ee:	fbb2 f3f3 	udiv	r3, r2, r3
 800d7f2:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800d7f4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d7f6:	2b0f      	cmp	r3, #15
 800d7f8:	d916      	bls.n	800d828 <UART_SetConfig+0xb28>
 800d7fa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d7fc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800d800:	d212      	bcs.n	800d828 <UART_SetConfig+0xb28>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800d802:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d804:	b29b      	uxth	r3, r3
 800d806:	f023 030f 	bic.w	r3, r3, #15
 800d80a:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800d80c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d80e:	085b      	lsrs	r3, r3, #1
 800d810:	b29b      	uxth	r3, r3
 800d812:	f003 0307 	and.w	r3, r3, #7
 800d816:	b29a      	uxth	r2, r3
 800d818:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800d81a:	4313      	orrs	r3, r2
 800d81c:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 800d81e:	697b      	ldr	r3, [r7, #20]
 800d820:	681b      	ldr	r3, [r3, #0]
 800d822:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 800d824:	60da      	str	r2, [r3, #12]
 800d826:	e0bc      	b.n	800d9a2 <UART_SetConfig+0xca2>
      }
      else
      {
        ret = HAL_ERROR;
 800d828:	2301      	movs	r3, #1
 800d82a:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800d82e:	e0b8      	b.n	800d9a2 <UART_SetConfig+0xca2>
      }
    }
  }
  else
  {
    switch (clocksource)
 800d830:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800d834:	2b20      	cmp	r3, #32
 800d836:	dc4b      	bgt.n	800d8d0 <UART_SetConfig+0xbd0>
 800d838:	2b00      	cmp	r3, #0
 800d83a:	f2c0 8087 	blt.w	800d94c <UART_SetConfig+0xc4c>
 800d83e:	2b20      	cmp	r3, #32
 800d840:	f200 8084 	bhi.w	800d94c <UART_SetConfig+0xc4c>
 800d844:	a201      	add	r2, pc, #4	@ (adr r2, 800d84c <UART_SetConfig+0xb4c>)
 800d846:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d84a:	bf00      	nop
 800d84c:	0800d8d7 	.word	0x0800d8d7
 800d850:	0800d8df 	.word	0x0800d8df
 800d854:	0800d94d 	.word	0x0800d94d
 800d858:	0800d94d 	.word	0x0800d94d
 800d85c:	0800d8e7 	.word	0x0800d8e7
 800d860:	0800d94d 	.word	0x0800d94d
 800d864:	0800d94d 	.word	0x0800d94d
 800d868:	0800d94d 	.word	0x0800d94d
 800d86c:	0800d8f7 	.word	0x0800d8f7
 800d870:	0800d94d 	.word	0x0800d94d
 800d874:	0800d94d 	.word	0x0800d94d
 800d878:	0800d94d 	.word	0x0800d94d
 800d87c:	0800d94d 	.word	0x0800d94d
 800d880:	0800d94d 	.word	0x0800d94d
 800d884:	0800d94d 	.word	0x0800d94d
 800d888:	0800d94d 	.word	0x0800d94d
 800d88c:	0800d907 	.word	0x0800d907
 800d890:	0800d94d 	.word	0x0800d94d
 800d894:	0800d94d 	.word	0x0800d94d
 800d898:	0800d94d 	.word	0x0800d94d
 800d89c:	0800d94d 	.word	0x0800d94d
 800d8a0:	0800d94d 	.word	0x0800d94d
 800d8a4:	0800d94d 	.word	0x0800d94d
 800d8a8:	0800d94d 	.word	0x0800d94d
 800d8ac:	0800d94d 	.word	0x0800d94d
 800d8b0:	0800d94d 	.word	0x0800d94d
 800d8b4:	0800d94d 	.word	0x0800d94d
 800d8b8:	0800d94d 	.word	0x0800d94d
 800d8bc:	0800d94d 	.word	0x0800d94d
 800d8c0:	0800d94d 	.word	0x0800d94d
 800d8c4:	0800d94d 	.word	0x0800d94d
 800d8c8:	0800d94d 	.word	0x0800d94d
 800d8cc:	0800d93f 	.word	0x0800d93f
 800d8d0:	2b40      	cmp	r3, #64	@ 0x40
 800d8d2:	d037      	beq.n	800d944 <UART_SetConfig+0xc44>
 800d8d4:	e03a      	b.n	800d94c <UART_SetConfig+0xc4c>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800d8d6:	f7fa fe87 	bl	80085e8 <HAL_RCC_GetPCLK1Freq>
 800d8da:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800d8dc:	e03c      	b.n	800d958 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800d8de:	f7fa fe99 	bl	8008614 <HAL_RCC_GetPCLK2Freq>
 800d8e2:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800d8e4:	e038      	b.n	800d958 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800d8e6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800d8ea:	4618      	mov	r0, r3
 800d8ec:	f7fc f8a0 	bl	8009a30 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800d8f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d8f2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d8f4:	e030      	b.n	800d958 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800d8f6:	f107 0318 	add.w	r3, r7, #24
 800d8fa:	4618      	mov	r0, r3
 800d8fc:	f7fc f9ec 	bl	8009cd8 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800d900:	69fb      	ldr	r3, [r7, #28]
 800d902:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d904:	e028      	b.n	800d958 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800d906:	4b09      	ldr	r3, [pc, #36]	@ (800d92c <UART_SetConfig+0xc2c>)
 800d908:	681b      	ldr	r3, [r3, #0]
 800d90a:	f003 0320 	and.w	r3, r3, #32
 800d90e:	2b00      	cmp	r3, #0
 800d910:	d012      	beq.n	800d938 <UART_SetConfig+0xc38>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800d912:	4b06      	ldr	r3, [pc, #24]	@ (800d92c <UART_SetConfig+0xc2c>)
 800d914:	681b      	ldr	r3, [r3, #0]
 800d916:	08db      	lsrs	r3, r3, #3
 800d918:	f003 0303 	and.w	r3, r3, #3
 800d91c:	4a04      	ldr	r2, [pc, #16]	@ (800d930 <UART_SetConfig+0xc30>)
 800d91e:	fa22 f303 	lsr.w	r3, r2, r3
 800d922:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800d924:	e018      	b.n	800d958 <UART_SetConfig+0xc58>
 800d926:	bf00      	nop
 800d928:	080142e4 	.word	0x080142e4
 800d92c:	58024400 	.word	0x58024400
 800d930:	03d09000 	.word	0x03d09000
 800d934:	003d0900 	.word	0x003d0900
          pclk = (uint32_t) HSI_VALUE;
 800d938:	4b24      	ldr	r3, [pc, #144]	@ (800d9cc <UART_SetConfig+0xccc>)
 800d93a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d93c:	e00c      	b.n	800d958 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800d93e:	4b24      	ldr	r3, [pc, #144]	@ (800d9d0 <UART_SetConfig+0xcd0>)
 800d940:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d942:	e009      	b.n	800d958 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800d944:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800d948:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d94a:	e005      	b.n	800d958 <UART_SetConfig+0xc58>
      default:
        pclk = 0U;
 800d94c:	2300      	movs	r3, #0
 800d94e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800d950:	2301      	movs	r3, #1
 800d952:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800d956:	bf00      	nop
    }

    if (pclk != 0U)
 800d958:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d95a:	2b00      	cmp	r3, #0
 800d95c:	d021      	beq.n	800d9a2 <UART_SetConfig+0xca2>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800d95e:	697b      	ldr	r3, [r7, #20]
 800d960:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d962:	4a1c      	ldr	r2, [pc, #112]	@ (800d9d4 <UART_SetConfig+0xcd4>)
 800d964:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800d968:	461a      	mov	r2, r3
 800d96a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d96c:	fbb3 f2f2 	udiv	r2, r3, r2
 800d970:	697b      	ldr	r3, [r7, #20]
 800d972:	685b      	ldr	r3, [r3, #4]
 800d974:	085b      	lsrs	r3, r3, #1
 800d976:	441a      	add	r2, r3
 800d978:	697b      	ldr	r3, [r7, #20]
 800d97a:	685b      	ldr	r3, [r3, #4]
 800d97c:	fbb2 f3f3 	udiv	r3, r2, r3
 800d980:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800d982:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d984:	2b0f      	cmp	r3, #15
 800d986:	d909      	bls.n	800d99c <UART_SetConfig+0xc9c>
 800d988:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d98a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800d98e:	d205      	bcs.n	800d99c <UART_SetConfig+0xc9c>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800d990:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d992:	b29a      	uxth	r2, r3
 800d994:	697b      	ldr	r3, [r7, #20]
 800d996:	681b      	ldr	r3, [r3, #0]
 800d998:	60da      	str	r2, [r3, #12]
 800d99a:	e002      	b.n	800d9a2 <UART_SetConfig+0xca2>
      }
      else
      {
        ret = HAL_ERROR;
 800d99c:	2301      	movs	r3, #1
 800d99e:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800d9a2:	697b      	ldr	r3, [r7, #20]
 800d9a4:	2201      	movs	r2, #1
 800d9a6:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800d9aa:	697b      	ldr	r3, [r7, #20]
 800d9ac:	2201      	movs	r2, #1
 800d9ae:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800d9b2:	697b      	ldr	r3, [r7, #20]
 800d9b4:	2200      	movs	r2, #0
 800d9b6:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800d9b8:	697b      	ldr	r3, [r7, #20]
 800d9ba:	2200      	movs	r2, #0
 800d9bc:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800d9be:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 800d9c2:	4618      	mov	r0, r3
 800d9c4:	3748      	adds	r7, #72	@ 0x48
 800d9c6:	46bd      	mov	sp, r7
 800d9c8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800d9cc:	03d09000 	.word	0x03d09000
 800d9d0:	003d0900 	.word	0x003d0900
 800d9d4:	080142e4 	.word	0x080142e4

0800d9d8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800d9d8:	b480      	push	{r7}
 800d9da:	b083      	sub	sp, #12
 800d9dc:	af00      	add	r7, sp, #0
 800d9de:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800d9e0:	687b      	ldr	r3, [r7, #4]
 800d9e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d9e4:	f003 0308 	and.w	r3, r3, #8
 800d9e8:	2b00      	cmp	r3, #0
 800d9ea:	d00a      	beq.n	800da02 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800d9ec:	687b      	ldr	r3, [r7, #4]
 800d9ee:	681b      	ldr	r3, [r3, #0]
 800d9f0:	685b      	ldr	r3, [r3, #4]
 800d9f2:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800d9f6:	687b      	ldr	r3, [r7, #4]
 800d9f8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800d9fa:	687b      	ldr	r3, [r7, #4]
 800d9fc:	681b      	ldr	r3, [r3, #0]
 800d9fe:	430a      	orrs	r2, r1
 800da00:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800da02:	687b      	ldr	r3, [r7, #4]
 800da04:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800da06:	f003 0301 	and.w	r3, r3, #1
 800da0a:	2b00      	cmp	r3, #0
 800da0c:	d00a      	beq.n	800da24 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800da0e:	687b      	ldr	r3, [r7, #4]
 800da10:	681b      	ldr	r3, [r3, #0]
 800da12:	685b      	ldr	r3, [r3, #4]
 800da14:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800da18:	687b      	ldr	r3, [r7, #4]
 800da1a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800da1c:	687b      	ldr	r3, [r7, #4]
 800da1e:	681b      	ldr	r3, [r3, #0]
 800da20:	430a      	orrs	r2, r1
 800da22:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800da24:	687b      	ldr	r3, [r7, #4]
 800da26:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800da28:	f003 0302 	and.w	r3, r3, #2
 800da2c:	2b00      	cmp	r3, #0
 800da2e:	d00a      	beq.n	800da46 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800da30:	687b      	ldr	r3, [r7, #4]
 800da32:	681b      	ldr	r3, [r3, #0]
 800da34:	685b      	ldr	r3, [r3, #4]
 800da36:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800da3a:	687b      	ldr	r3, [r7, #4]
 800da3c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800da3e:	687b      	ldr	r3, [r7, #4]
 800da40:	681b      	ldr	r3, [r3, #0]
 800da42:	430a      	orrs	r2, r1
 800da44:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800da46:	687b      	ldr	r3, [r7, #4]
 800da48:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800da4a:	f003 0304 	and.w	r3, r3, #4
 800da4e:	2b00      	cmp	r3, #0
 800da50:	d00a      	beq.n	800da68 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800da52:	687b      	ldr	r3, [r7, #4]
 800da54:	681b      	ldr	r3, [r3, #0]
 800da56:	685b      	ldr	r3, [r3, #4]
 800da58:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800da5c:	687b      	ldr	r3, [r7, #4]
 800da5e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800da60:	687b      	ldr	r3, [r7, #4]
 800da62:	681b      	ldr	r3, [r3, #0]
 800da64:	430a      	orrs	r2, r1
 800da66:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800da68:	687b      	ldr	r3, [r7, #4]
 800da6a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800da6c:	f003 0310 	and.w	r3, r3, #16
 800da70:	2b00      	cmp	r3, #0
 800da72:	d00a      	beq.n	800da8a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800da74:	687b      	ldr	r3, [r7, #4]
 800da76:	681b      	ldr	r3, [r3, #0]
 800da78:	689b      	ldr	r3, [r3, #8]
 800da7a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800da7e:	687b      	ldr	r3, [r7, #4]
 800da80:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800da82:	687b      	ldr	r3, [r7, #4]
 800da84:	681b      	ldr	r3, [r3, #0]
 800da86:	430a      	orrs	r2, r1
 800da88:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800da8a:	687b      	ldr	r3, [r7, #4]
 800da8c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800da8e:	f003 0320 	and.w	r3, r3, #32
 800da92:	2b00      	cmp	r3, #0
 800da94:	d00a      	beq.n	800daac <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800da96:	687b      	ldr	r3, [r7, #4]
 800da98:	681b      	ldr	r3, [r3, #0]
 800da9a:	689b      	ldr	r3, [r3, #8]
 800da9c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800daa0:	687b      	ldr	r3, [r7, #4]
 800daa2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800daa4:	687b      	ldr	r3, [r7, #4]
 800daa6:	681b      	ldr	r3, [r3, #0]
 800daa8:	430a      	orrs	r2, r1
 800daaa:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800daac:	687b      	ldr	r3, [r7, #4]
 800daae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800dab0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800dab4:	2b00      	cmp	r3, #0
 800dab6:	d01a      	beq.n	800daee <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800dab8:	687b      	ldr	r3, [r7, #4]
 800daba:	681b      	ldr	r3, [r3, #0]
 800dabc:	685b      	ldr	r3, [r3, #4]
 800dabe:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800dac2:	687b      	ldr	r3, [r7, #4]
 800dac4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800dac6:	687b      	ldr	r3, [r7, #4]
 800dac8:	681b      	ldr	r3, [r3, #0]
 800daca:	430a      	orrs	r2, r1
 800dacc:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800dace:	687b      	ldr	r3, [r7, #4]
 800dad0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800dad2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800dad6:	d10a      	bne.n	800daee <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800dad8:	687b      	ldr	r3, [r7, #4]
 800dada:	681b      	ldr	r3, [r3, #0]
 800dadc:	685b      	ldr	r3, [r3, #4]
 800dade:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800dae2:	687b      	ldr	r3, [r7, #4]
 800dae4:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800dae6:	687b      	ldr	r3, [r7, #4]
 800dae8:	681b      	ldr	r3, [r3, #0]
 800daea:	430a      	orrs	r2, r1
 800daec:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800daee:	687b      	ldr	r3, [r7, #4]
 800daf0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800daf2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800daf6:	2b00      	cmp	r3, #0
 800daf8:	d00a      	beq.n	800db10 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800dafa:	687b      	ldr	r3, [r7, #4]
 800dafc:	681b      	ldr	r3, [r3, #0]
 800dafe:	685b      	ldr	r3, [r3, #4]
 800db00:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800db04:	687b      	ldr	r3, [r7, #4]
 800db06:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800db08:	687b      	ldr	r3, [r7, #4]
 800db0a:	681b      	ldr	r3, [r3, #0]
 800db0c:	430a      	orrs	r2, r1
 800db0e:	605a      	str	r2, [r3, #4]
  }
}
 800db10:	bf00      	nop
 800db12:	370c      	adds	r7, #12
 800db14:	46bd      	mov	sp, r7
 800db16:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db1a:	4770      	bx	lr

0800db1c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800db1c:	b580      	push	{r7, lr}
 800db1e:	b098      	sub	sp, #96	@ 0x60
 800db20:	af02      	add	r7, sp, #8
 800db22:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800db24:	687b      	ldr	r3, [r7, #4]
 800db26:	2200      	movs	r2, #0
 800db28:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800db2c:	f7f5 fed0 	bl	80038d0 <HAL_GetTick>
 800db30:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800db32:	687b      	ldr	r3, [r7, #4]
 800db34:	681b      	ldr	r3, [r3, #0]
 800db36:	681b      	ldr	r3, [r3, #0]
 800db38:	f003 0308 	and.w	r3, r3, #8
 800db3c:	2b08      	cmp	r3, #8
 800db3e:	d12f      	bne.n	800dba0 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800db40:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800db44:	9300      	str	r3, [sp, #0]
 800db46:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800db48:	2200      	movs	r2, #0
 800db4a:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800db4e:	6878      	ldr	r0, [r7, #4]
 800db50:	f000 f88e 	bl	800dc70 <UART_WaitOnFlagUntilTimeout>
 800db54:	4603      	mov	r3, r0
 800db56:	2b00      	cmp	r3, #0
 800db58:	d022      	beq.n	800dba0 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800db5a:	687b      	ldr	r3, [r7, #4]
 800db5c:	681b      	ldr	r3, [r3, #0]
 800db5e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800db60:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800db62:	e853 3f00 	ldrex	r3, [r3]
 800db66:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800db68:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800db6a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800db6e:	653b      	str	r3, [r7, #80]	@ 0x50
 800db70:	687b      	ldr	r3, [r7, #4]
 800db72:	681b      	ldr	r3, [r3, #0]
 800db74:	461a      	mov	r2, r3
 800db76:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800db78:	647b      	str	r3, [r7, #68]	@ 0x44
 800db7a:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800db7c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800db7e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800db80:	e841 2300 	strex	r3, r2, [r1]
 800db84:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800db86:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800db88:	2b00      	cmp	r3, #0
 800db8a:	d1e6      	bne.n	800db5a <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800db8c:	687b      	ldr	r3, [r7, #4]
 800db8e:	2220      	movs	r2, #32
 800db90:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800db94:	687b      	ldr	r3, [r7, #4]
 800db96:	2200      	movs	r2, #0
 800db98:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800db9c:	2303      	movs	r3, #3
 800db9e:	e063      	b.n	800dc68 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800dba0:	687b      	ldr	r3, [r7, #4]
 800dba2:	681b      	ldr	r3, [r3, #0]
 800dba4:	681b      	ldr	r3, [r3, #0]
 800dba6:	f003 0304 	and.w	r3, r3, #4
 800dbaa:	2b04      	cmp	r3, #4
 800dbac:	d149      	bne.n	800dc42 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800dbae:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800dbb2:	9300      	str	r3, [sp, #0]
 800dbb4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800dbb6:	2200      	movs	r2, #0
 800dbb8:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800dbbc:	6878      	ldr	r0, [r7, #4]
 800dbbe:	f000 f857 	bl	800dc70 <UART_WaitOnFlagUntilTimeout>
 800dbc2:	4603      	mov	r3, r0
 800dbc4:	2b00      	cmp	r3, #0
 800dbc6:	d03c      	beq.n	800dc42 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800dbc8:	687b      	ldr	r3, [r7, #4]
 800dbca:	681b      	ldr	r3, [r3, #0]
 800dbcc:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dbce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dbd0:	e853 3f00 	ldrex	r3, [r3]
 800dbd4:	623b      	str	r3, [r7, #32]
   return(result);
 800dbd6:	6a3b      	ldr	r3, [r7, #32]
 800dbd8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800dbdc:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800dbde:	687b      	ldr	r3, [r7, #4]
 800dbe0:	681b      	ldr	r3, [r3, #0]
 800dbe2:	461a      	mov	r2, r3
 800dbe4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800dbe6:	633b      	str	r3, [r7, #48]	@ 0x30
 800dbe8:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dbea:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800dbec:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800dbee:	e841 2300 	strex	r3, r2, [r1]
 800dbf2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800dbf4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dbf6:	2b00      	cmp	r3, #0
 800dbf8:	d1e6      	bne.n	800dbc8 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800dbfa:	687b      	ldr	r3, [r7, #4]
 800dbfc:	681b      	ldr	r3, [r3, #0]
 800dbfe:	3308      	adds	r3, #8
 800dc00:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dc02:	693b      	ldr	r3, [r7, #16]
 800dc04:	e853 3f00 	ldrex	r3, [r3]
 800dc08:	60fb      	str	r3, [r7, #12]
   return(result);
 800dc0a:	68fb      	ldr	r3, [r7, #12]
 800dc0c:	f023 0301 	bic.w	r3, r3, #1
 800dc10:	64bb      	str	r3, [r7, #72]	@ 0x48
 800dc12:	687b      	ldr	r3, [r7, #4]
 800dc14:	681b      	ldr	r3, [r3, #0]
 800dc16:	3308      	adds	r3, #8
 800dc18:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800dc1a:	61fa      	str	r2, [r7, #28]
 800dc1c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dc1e:	69b9      	ldr	r1, [r7, #24]
 800dc20:	69fa      	ldr	r2, [r7, #28]
 800dc22:	e841 2300 	strex	r3, r2, [r1]
 800dc26:	617b      	str	r3, [r7, #20]
   return(result);
 800dc28:	697b      	ldr	r3, [r7, #20]
 800dc2a:	2b00      	cmp	r3, #0
 800dc2c:	d1e5      	bne.n	800dbfa <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800dc2e:	687b      	ldr	r3, [r7, #4]
 800dc30:	2220      	movs	r2, #32
 800dc32:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800dc36:	687b      	ldr	r3, [r7, #4]
 800dc38:	2200      	movs	r2, #0
 800dc3a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800dc3e:	2303      	movs	r3, #3
 800dc40:	e012      	b.n	800dc68 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800dc42:	687b      	ldr	r3, [r7, #4]
 800dc44:	2220      	movs	r2, #32
 800dc46:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800dc4a:	687b      	ldr	r3, [r7, #4]
 800dc4c:	2220      	movs	r2, #32
 800dc4e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800dc52:	687b      	ldr	r3, [r7, #4]
 800dc54:	2200      	movs	r2, #0
 800dc56:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800dc58:	687b      	ldr	r3, [r7, #4]
 800dc5a:	2200      	movs	r2, #0
 800dc5c:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800dc5e:	687b      	ldr	r3, [r7, #4]
 800dc60:	2200      	movs	r2, #0
 800dc62:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800dc66:	2300      	movs	r3, #0
}
 800dc68:	4618      	mov	r0, r3
 800dc6a:	3758      	adds	r7, #88	@ 0x58
 800dc6c:	46bd      	mov	sp, r7
 800dc6e:	bd80      	pop	{r7, pc}

0800dc70 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800dc70:	b580      	push	{r7, lr}
 800dc72:	b084      	sub	sp, #16
 800dc74:	af00      	add	r7, sp, #0
 800dc76:	60f8      	str	r0, [r7, #12]
 800dc78:	60b9      	str	r1, [r7, #8]
 800dc7a:	603b      	str	r3, [r7, #0]
 800dc7c:	4613      	mov	r3, r2
 800dc7e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800dc80:	e04f      	b.n	800dd22 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800dc82:	69bb      	ldr	r3, [r7, #24]
 800dc84:	f1b3 3fff 	cmp.w	r3, #4294967295
 800dc88:	d04b      	beq.n	800dd22 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800dc8a:	f7f5 fe21 	bl	80038d0 <HAL_GetTick>
 800dc8e:	4602      	mov	r2, r0
 800dc90:	683b      	ldr	r3, [r7, #0]
 800dc92:	1ad3      	subs	r3, r2, r3
 800dc94:	69ba      	ldr	r2, [r7, #24]
 800dc96:	429a      	cmp	r2, r3
 800dc98:	d302      	bcc.n	800dca0 <UART_WaitOnFlagUntilTimeout+0x30>
 800dc9a:	69bb      	ldr	r3, [r7, #24]
 800dc9c:	2b00      	cmp	r3, #0
 800dc9e:	d101      	bne.n	800dca4 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800dca0:	2303      	movs	r3, #3
 800dca2:	e04e      	b.n	800dd42 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800dca4:	68fb      	ldr	r3, [r7, #12]
 800dca6:	681b      	ldr	r3, [r3, #0]
 800dca8:	681b      	ldr	r3, [r3, #0]
 800dcaa:	f003 0304 	and.w	r3, r3, #4
 800dcae:	2b00      	cmp	r3, #0
 800dcb0:	d037      	beq.n	800dd22 <UART_WaitOnFlagUntilTimeout+0xb2>
 800dcb2:	68bb      	ldr	r3, [r7, #8]
 800dcb4:	2b80      	cmp	r3, #128	@ 0x80
 800dcb6:	d034      	beq.n	800dd22 <UART_WaitOnFlagUntilTimeout+0xb2>
 800dcb8:	68bb      	ldr	r3, [r7, #8]
 800dcba:	2b40      	cmp	r3, #64	@ 0x40
 800dcbc:	d031      	beq.n	800dd22 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800dcbe:	68fb      	ldr	r3, [r7, #12]
 800dcc0:	681b      	ldr	r3, [r3, #0]
 800dcc2:	69db      	ldr	r3, [r3, #28]
 800dcc4:	f003 0308 	and.w	r3, r3, #8
 800dcc8:	2b08      	cmp	r3, #8
 800dcca:	d110      	bne.n	800dcee <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800dccc:	68fb      	ldr	r3, [r7, #12]
 800dcce:	681b      	ldr	r3, [r3, #0]
 800dcd0:	2208      	movs	r2, #8
 800dcd2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800dcd4:	68f8      	ldr	r0, [r7, #12]
 800dcd6:	f000 f95b 	bl	800df90 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800dcda:	68fb      	ldr	r3, [r7, #12]
 800dcdc:	2208      	movs	r2, #8
 800dcde:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800dce2:	68fb      	ldr	r3, [r7, #12]
 800dce4:	2200      	movs	r2, #0
 800dce6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800dcea:	2301      	movs	r3, #1
 800dcec:	e029      	b.n	800dd42 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800dcee:	68fb      	ldr	r3, [r7, #12]
 800dcf0:	681b      	ldr	r3, [r3, #0]
 800dcf2:	69db      	ldr	r3, [r3, #28]
 800dcf4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800dcf8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800dcfc:	d111      	bne.n	800dd22 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800dcfe:	68fb      	ldr	r3, [r7, #12]
 800dd00:	681b      	ldr	r3, [r3, #0]
 800dd02:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800dd06:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800dd08:	68f8      	ldr	r0, [r7, #12]
 800dd0a:	f000 f941 	bl	800df90 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800dd0e:	68fb      	ldr	r3, [r7, #12]
 800dd10:	2220      	movs	r2, #32
 800dd12:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800dd16:	68fb      	ldr	r3, [r7, #12]
 800dd18:	2200      	movs	r2, #0
 800dd1a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800dd1e:	2303      	movs	r3, #3
 800dd20:	e00f      	b.n	800dd42 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800dd22:	68fb      	ldr	r3, [r7, #12]
 800dd24:	681b      	ldr	r3, [r3, #0]
 800dd26:	69da      	ldr	r2, [r3, #28]
 800dd28:	68bb      	ldr	r3, [r7, #8]
 800dd2a:	4013      	ands	r3, r2
 800dd2c:	68ba      	ldr	r2, [r7, #8]
 800dd2e:	429a      	cmp	r2, r3
 800dd30:	bf0c      	ite	eq
 800dd32:	2301      	moveq	r3, #1
 800dd34:	2300      	movne	r3, #0
 800dd36:	b2db      	uxtb	r3, r3
 800dd38:	461a      	mov	r2, r3
 800dd3a:	79fb      	ldrb	r3, [r7, #7]
 800dd3c:	429a      	cmp	r2, r3
 800dd3e:	d0a0      	beq.n	800dc82 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800dd40:	2300      	movs	r3, #0
}
 800dd42:	4618      	mov	r0, r3
 800dd44:	3710      	adds	r7, #16
 800dd46:	46bd      	mov	sp, r7
 800dd48:	bd80      	pop	{r7, pc}
	...

0800dd4c <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800dd4c:	b480      	push	{r7}
 800dd4e:	b0a3      	sub	sp, #140	@ 0x8c
 800dd50:	af00      	add	r7, sp, #0
 800dd52:	60f8      	str	r0, [r7, #12]
 800dd54:	60b9      	str	r1, [r7, #8]
 800dd56:	4613      	mov	r3, r2
 800dd58:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 800dd5a:	68fb      	ldr	r3, [r7, #12]
 800dd5c:	68ba      	ldr	r2, [r7, #8]
 800dd5e:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize  = Size;
 800dd60:	68fb      	ldr	r3, [r7, #12]
 800dd62:	88fa      	ldrh	r2, [r7, #6]
 800dd64:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
  huart->RxXferCount = Size;
 800dd68:	68fb      	ldr	r3, [r7, #12]
 800dd6a:	88fa      	ldrh	r2, [r7, #6]
 800dd6c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->RxISR       = NULL;
 800dd70:	68fb      	ldr	r3, [r7, #12]
 800dd72:	2200      	movs	r2, #0
 800dd74:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 800dd76:	68fb      	ldr	r3, [r7, #12]
 800dd78:	689b      	ldr	r3, [r3, #8]
 800dd7a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800dd7e:	d10e      	bne.n	800dd9e <UART_Start_Receive_IT+0x52>
 800dd80:	68fb      	ldr	r3, [r7, #12]
 800dd82:	691b      	ldr	r3, [r3, #16]
 800dd84:	2b00      	cmp	r3, #0
 800dd86:	d105      	bne.n	800dd94 <UART_Start_Receive_IT+0x48>
 800dd88:	68fb      	ldr	r3, [r7, #12]
 800dd8a:	f240 12ff 	movw	r2, #511	@ 0x1ff
 800dd8e:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800dd92:	e02d      	b.n	800ddf0 <UART_Start_Receive_IT+0xa4>
 800dd94:	68fb      	ldr	r3, [r7, #12]
 800dd96:	22ff      	movs	r2, #255	@ 0xff
 800dd98:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800dd9c:	e028      	b.n	800ddf0 <UART_Start_Receive_IT+0xa4>
 800dd9e:	68fb      	ldr	r3, [r7, #12]
 800dda0:	689b      	ldr	r3, [r3, #8]
 800dda2:	2b00      	cmp	r3, #0
 800dda4:	d10d      	bne.n	800ddc2 <UART_Start_Receive_IT+0x76>
 800dda6:	68fb      	ldr	r3, [r7, #12]
 800dda8:	691b      	ldr	r3, [r3, #16]
 800ddaa:	2b00      	cmp	r3, #0
 800ddac:	d104      	bne.n	800ddb8 <UART_Start_Receive_IT+0x6c>
 800ddae:	68fb      	ldr	r3, [r7, #12]
 800ddb0:	22ff      	movs	r2, #255	@ 0xff
 800ddb2:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800ddb6:	e01b      	b.n	800ddf0 <UART_Start_Receive_IT+0xa4>
 800ddb8:	68fb      	ldr	r3, [r7, #12]
 800ddba:	227f      	movs	r2, #127	@ 0x7f
 800ddbc:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800ddc0:	e016      	b.n	800ddf0 <UART_Start_Receive_IT+0xa4>
 800ddc2:	68fb      	ldr	r3, [r7, #12]
 800ddc4:	689b      	ldr	r3, [r3, #8]
 800ddc6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800ddca:	d10d      	bne.n	800dde8 <UART_Start_Receive_IT+0x9c>
 800ddcc:	68fb      	ldr	r3, [r7, #12]
 800ddce:	691b      	ldr	r3, [r3, #16]
 800ddd0:	2b00      	cmp	r3, #0
 800ddd2:	d104      	bne.n	800ddde <UART_Start_Receive_IT+0x92>
 800ddd4:	68fb      	ldr	r3, [r7, #12]
 800ddd6:	227f      	movs	r2, #127	@ 0x7f
 800ddd8:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800dddc:	e008      	b.n	800ddf0 <UART_Start_Receive_IT+0xa4>
 800ddde:	68fb      	ldr	r3, [r7, #12]
 800dde0:	223f      	movs	r2, #63	@ 0x3f
 800dde2:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800dde6:	e003      	b.n	800ddf0 <UART_Start_Receive_IT+0xa4>
 800dde8:	68fb      	ldr	r3, [r7, #12]
 800ddea:	2200      	movs	r2, #0
 800ddec:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ddf0:	68fb      	ldr	r3, [r7, #12]
 800ddf2:	2200      	movs	r2, #0
 800ddf4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800ddf8:	68fb      	ldr	r3, [r7, #12]
 800ddfa:	2222      	movs	r2, #34	@ 0x22
 800ddfc:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800de00:	68fb      	ldr	r3, [r7, #12]
 800de02:	681b      	ldr	r3, [r3, #0]
 800de04:	3308      	adds	r3, #8
 800de06:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800de08:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800de0a:	e853 3f00 	ldrex	r3, [r3]
 800de0e:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 800de10:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800de12:	f043 0301 	orr.w	r3, r3, #1
 800de16:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800de1a:	68fb      	ldr	r3, [r7, #12]
 800de1c:	681b      	ldr	r3, [r3, #0]
 800de1e:	3308      	adds	r3, #8
 800de20:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 800de24:	673a      	str	r2, [r7, #112]	@ 0x70
 800de26:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800de28:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 800de2a:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 800de2c:	e841 2300 	strex	r3, r2, [r1]
 800de30:	66bb      	str	r3, [r7, #104]	@ 0x68
   return(result);
 800de32:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800de34:	2b00      	cmp	r3, #0
 800de36:	d1e3      	bne.n	800de00 <UART_Start_Receive_IT+0xb4>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 800de38:	68fb      	ldr	r3, [r7, #12]
 800de3a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800de3c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800de40:	d14f      	bne.n	800dee2 <UART_Start_Receive_IT+0x196>
 800de42:	68fb      	ldr	r3, [r7, #12]
 800de44:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800de48:	88fa      	ldrh	r2, [r7, #6]
 800de4a:	429a      	cmp	r2, r3
 800de4c:	d349      	bcc.n	800dee2 <UART_Start_Receive_IT+0x196>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800de4e:	68fb      	ldr	r3, [r7, #12]
 800de50:	689b      	ldr	r3, [r3, #8]
 800de52:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800de56:	d107      	bne.n	800de68 <UART_Start_Receive_IT+0x11c>
 800de58:	68fb      	ldr	r3, [r7, #12]
 800de5a:	691b      	ldr	r3, [r3, #16]
 800de5c:	2b00      	cmp	r3, #0
 800de5e:	d103      	bne.n	800de68 <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 800de60:	68fb      	ldr	r3, [r7, #12]
 800de62:	4a47      	ldr	r2, [pc, #284]	@ (800df80 <UART_Start_Receive_IT+0x234>)
 800de64:	675a      	str	r2, [r3, #116]	@ 0x74
 800de66:	e002      	b.n	800de6e <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 800de68:	68fb      	ldr	r3, [r7, #12]
 800de6a:	4a46      	ldr	r2, [pc, #280]	@ (800df84 <UART_Start_Receive_IT+0x238>)
 800de6c:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 800de6e:	68fb      	ldr	r3, [r7, #12]
 800de70:	691b      	ldr	r3, [r3, #16]
 800de72:	2b00      	cmp	r3, #0
 800de74:	d01a      	beq.n	800deac <UART_Start_Receive_IT+0x160>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800de76:	68fb      	ldr	r3, [r7, #12]
 800de78:	681b      	ldr	r3, [r3, #0]
 800de7a:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800de7c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800de7e:	e853 3f00 	ldrex	r3, [r3]
 800de82:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800de84:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800de86:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800de8a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800de8e:	68fb      	ldr	r3, [r7, #12]
 800de90:	681b      	ldr	r3, [r3, #0]
 800de92:	461a      	mov	r2, r3
 800de94:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800de98:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800de9a:	65ba      	str	r2, [r7, #88]	@ 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800de9c:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 800de9e:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800dea0:	e841 2300 	strex	r3, r2, [r1]
 800dea4:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 800dea6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800dea8:	2b00      	cmp	r3, #0
 800deaa:	d1e4      	bne.n	800de76 <UART_Start_Receive_IT+0x12a>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800deac:	68fb      	ldr	r3, [r7, #12]
 800deae:	681b      	ldr	r3, [r3, #0]
 800deb0:	3308      	adds	r3, #8
 800deb2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800deb4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800deb6:	e853 3f00 	ldrex	r3, [r3]
 800deba:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800debc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800debe:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800dec2:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800dec4:	68fb      	ldr	r3, [r7, #12]
 800dec6:	681b      	ldr	r3, [r3, #0]
 800dec8:	3308      	adds	r3, #8
 800deca:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800decc:	64ba      	str	r2, [r7, #72]	@ 0x48
 800dece:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ded0:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800ded2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800ded4:	e841 2300 	strex	r3, r2, [r1]
 800ded8:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 800deda:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800dedc:	2b00      	cmp	r3, #0
 800dede:	d1e5      	bne.n	800deac <UART_Start_Receive_IT+0x160>
 800dee0:	e046      	b.n	800df70 <UART_Start_Receive_IT+0x224>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800dee2:	68fb      	ldr	r3, [r7, #12]
 800dee4:	689b      	ldr	r3, [r3, #8]
 800dee6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800deea:	d107      	bne.n	800defc <UART_Start_Receive_IT+0x1b0>
 800deec:	68fb      	ldr	r3, [r7, #12]
 800deee:	691b      	ldr	r3, [r3, #16]
 800def0:	2b00      	cmp	r3, #0
 800def2:	d103      	bne.n	800defc <UART_Start_Receive_IT+0x1b0>
    {
      huart->RxISR = UART_RxISR_16BIT;
 800def4:	68fb      	ldr	r3, [r7, #12]
 800def6:	4a24      	ldr	r2, [pc, #144]	@ (800df88 <UART_Start_Receive_IT+0x23c>)
 800def8:	675a      	str	r2, [r3, #116]	@ 0x74
 800defa:	e002      	b.n	800df02 <UART_Start_Receive_IT+0x1b6>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 800defc:	68fb      	ldr	r3, [r7, #12]
 800defe:	4a23      	ldr	r2, [pc, #140]	@ (800df8c <UART_Start_Receive_IT+0x240>)
 800df00:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 800df02:	68fb      	ldr	r3, [r7, #12]
 800df04:	691b      	ldr	r3, [r3, #16]
 800df06:	2b00      	cmp	r3, #0
 800df08:	d019      	beq.n	800df3e <UART_Start_Receive_IT+0x1f2>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 800df0a:	68fb      	ldr	r3, [r7, #12]
 800df0c:	681b      	ldr	r3, [r3, #0]
 800df0e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800df10:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800df12:	e853 3f00 	ldrex	r3, [r3]
 800df16:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800df18:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800df1a:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 800df1e:	677b      	str	r3, [r7, #116]	@ 0x74
 800df20:	68fb      	ldr	r3, [r7, #12]
 800df22:	681b      	ldr	r3, [r3, #0]
 800df24:	461a      	mov	r2, r3
 800df26:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800df28:	637b      	str	r3, [r7, #52]	@ 0x34
 800df2a:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800df2c:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800df2e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800df30:	e841 2300 	strex	r3, r2, [r1]
 800df34:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800df36:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800df38:	2b00      	cmp	r3, #0
 800df3a:	d1e6      	bne.n	800df0a <UART_Start_Receive_IT+0x1be>
 800df3c:	e018      	b.n	800df70 <UART_Start_Receive_IT+0x224>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800df3e:	68fb      	ldr	r3, [r7, #12]
 800df40:	681b      	ldr	r3, [r3, #0]
 800df42:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800df44:	697b      	ldr	r3, [r7, #20]
 800df46:	e853 3f00 	ldrex	r3, [r3]
 800df4a:	613b      	str	r3, [r7, #16]
   return(result);
 800df4c:	693b      	ldr	r3, [r7, #16]
 800df4e:	f043 0320 	orr.w	r3, r3, #32
 800df52:	67bb      	str	r3, [r7, #120]	@ 0x78
 800df54:	68fb      	ldr	r3, [r7, #12]
 800df56:	681b      	ldr	r3, [r3, #0]
 800df58:	461a      	mov	r2, r3
 800df5a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800df5c:	623b      	str	r3, [r7, #32]
 800df5e:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800df60:	69f9      	ldr	r1, [r7, #28]
 800df62:	6a3a      	ldr	r2, [r7, #32]
 800df64:	e841 2300 	strex	r3, r2, [r1]
 800df68:	61bb      	str	r3, [r7, #24]
   return(result);
 800df6a:	69bb      	ldr	r3, [r7, #24]
 800df6c:	2b00      	cmp	r3, #0
 800df6e:	d1e6      	bne.n	800df3e <UART_Start_Receive_IT+0x1f2>
    }
  }
  return HAL_OK;
 800df70:	2300      	movs	r3, #0
}
 800df72:	4618      	mov	r0, r3
 800df74:	378c      	adds	r7, #140	@ 0x8c
 800df76:	46bd      	mov	sp, r7
 800df78:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df7c:	4770      	bx	lr
 800df7e:	bf00      	nop
 800df80:	0800eaf5 	.word	0x0800eaf5
 800df84:	0800e795 	.word	0x0800e795
 800df88:	0800e5dd 	.word	0x0800e5dd
 800df8c:	0800e425 	.word	0x0800e425

0800df90 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800df90:	b480      	push	{r7}
 800df92:	b095      	sub	sp, #84	@ 0x54
 800df94:	af00      	add	r7, sp, #0
 800df96:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800df98:	687b      	ldr	r3, [r7, #4]
 800df9a:	681b      	ldr	r3, [r3, #0]
 800df9c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800df9e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800dfa0:	e853 3f00 	ldrex	r3, [r3]
 800dfa4:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800dfa6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dfa8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800dfac:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800dfae:	687b      	ldr	r3, [r7, #4]
 800dfb0:	681b      	ldr	r3, [r3, #0]
 800dfb2:	461a      	mov	r2, r3
 800dfb4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800dfb6:	643b      	str	r3, [r7, #64]	@ 0x40
 800dfb8:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dfba:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800dfbc:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800dfbe:	e841 2300 	strex	r3, r2, [r1]
 800dfc2:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800dfc4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dfc6:	2b00      	cmp	r3, #0
 800dfc8:	d1e6      	bne.n	800df98 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800dfca:	687b      	ldr	r3, [r7, #4]
 800dfcc:	681b      	ldr	r3, [r3, #0]
 800dfce:	3308      	adds	r3, #8
 800dfd0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dfd2:	6a3b      	ldr	r3, [r7, #32]
 800dfd4:	e853 3f00 	ldrex	r3, [r3]
 800dfd8:	61fb      	str	r3, [r7, #28]
   return(result);
 800dfda:	69fa      	ldr	r2, [r7, #28]
 800dfdc:	4b1e      	ldr	r3, [pc, #120]	@ (800e058 <UART_EndRxTransfer+0xc8>)
 800dfde:	4013      	ands	r3, r2
 800dfe0:	64bb      	str	r3, [r7, #72]	@ 0x48
 800dfe2:	687b      	ldr	r3, [r7, #4]
 800dfe4:	681b      	ldr	r3, [r3, #0]
 800dfe6:	3308      	adds	r3, #8
 800dfe8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800dfea:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800dfec:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dfee:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800dff0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800dff2:	e841 2300 	strex	r3, r2, [r1]
 800dff6:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800dff8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dffa:	2b00      	cmp	r3, #0
 800dffc:	d1e5      	bne.n	800dfca <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800dffe:	687b      	ldr	r3, [r7, #4]
 800e000:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800e002:	2b01      	cmp	r3, #1
 800e004:	d118      	bne.n	800e038 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800e006:	687b      	ldr	r3, [r7, #4]
 800e008:	681b      	ldr	r3, [r3, #0]
 800e00a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e00c:	68fb      	ldr	r3, [r7, #12]
 800e00e:	e853 3f00 	ldrex	r3, [r3]
 800e012:	60bb      	str	r3, [r7, #8]
   return(result);
 800e014:	68bb      	ldr	r3, [r7, #8]
 800e016:	f023 0310 	bic.w	r3, r3, #16
 800e01a:	647b      	str	r3, [r7, #68]	@ 0x44
 800e01c:	687b      	ldr	r3, [r7, #4]
 800e01e:	681b      	ldr	r3, [r3, #0]
 800e020:	461a      	mov	r2, r3
 800e022:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e024:	61bb      	str	r3, [r7, #24]
 800e026:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e028:	6979      	ldr	r1, [r7, #20]
 800e02a:	69ba      	ldr	r2, [r7, #24]
 800e02c:	e841 2300 	strex	r3, r2, [r1]
 800e030:	613b      	str	r3, [r7, #16]
   return(result);
 800e032:	693b      	ldr	r3, [r7, #16]
 800e034:	2b00      	cmp	r3, #0
 800e036:	d1e6      	bne.n	800e006 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800e038:	687b      	ldr	r3, [r7, #4]
 800e03a:	2220      	movs	r2, #32
 800e03c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800e040:	687b      	ldr	r3, [r7, #4]
 800e042:	2200      	movs	r2, #0
 800e044:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800e046:	687b      	ldr	r3, [r7, #4]
 800e048:	2200      	movs	r2, #0
 800e04a:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800e04c:	bf00      	nop
 800e04e:	3754      	adds	r7, #84	@ 0x54
 800e050:	46bd      	mov	sp, r7
 800e052:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e056:	4770      	bx	lr
 800e058:	effffffe 	.word	0xeffffffe

0800e05c <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800e05c:	b580      	push	{r7, lr}
 800e05e:	b084      	sub	sp, #16
 800e060:	af00      	add	r7, sp, #0
 800e062:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800e064:	687b      	ldr	r3, [r7, #4]
 800e066:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e068:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800e06a:	68fb      	ldr	r3, [r7, #12]
 800e06c:	2200      	movs	r2, #0
 800e06e:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->TxXferCount = 0U;
 800e072:	68fb      	ldr	r3, [r7, #12]
 800e074:	2200      	movs	r2, #0
 800e076:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800e07a:	68f8      	ldr	r0, [r7, #12]
 800e07c:	f7f4 f8ec 	bl	8002258 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800e080:	bf00      	nop
 800e082:	3710      	adds	r7, #16
 800e084:	46bd      	mov	sp, r7
 800e086:	bd80      	pop	{r7, pc}

0800e088 <UART_TxISR_8BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT(UART_HandleTypeDef *huart)
{
 800e088:	b480      	push	{r7}
 800e08a:	b08f      	sub	sp, #60	@ 0x3c
 800e08c:	af00      	add	r7, sp, #0
 800e08e:	6078      	str	r0, [r7, #4]
  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800e090:	687b      	ldr	r3, [r7, #4]
 800e092:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e096:	2b21      	cmp	r3, #33	@ 0x21
 800e098:	d14c      	bne.n	800e134 <UART_TxISR_8BIT+0xac>
  {
    if (huart->TxXferCount == 0U)
 800e09a:	687b      	ldr	r3, [r7, #4]
 800e09c:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800e0a0:	b29b      	uxth	r3, r3
 800e0a2:	2b00      	cmp	r3, #0
 800e0a4:	d132      	bne.n	800e10c <UART_TxISR_8BIT+0x84>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 800e0a6:	687b      	ldr	r3, [r7, #4]
 800e0a8:	681b      	ldr	r3, [r3, #0]
 800e0aa:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e0ac:	6a3b      	ldr	r3, [r7, #32]
 800e0ae:	e853 3f00 	ldrex	r3, [r3]
 800e0b2:	61fb      	str	r3, [r7, #28]
   return(result);
 800e0b4:	69fb      	ldr	r3, [r7, #28]
 800e0b6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800e0ba:	637b      	str	r3, [r7, #52]	@ 0x34
 800e0bc:	687b      	ldr	r3, [r7, #4]
 800e0be:	681b      	ldr	r3, [r3, #0]
 800e0c0:	461a      	mov	r2, r3
 800e0c2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e0c4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800e0c6:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e0c8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800e0ca:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800e0cc:	e841 2300 	strex	r3, r2, [r1]
 800e0d0:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800e0d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e0d4:	2b00      	cmp	r3, #0
 800e0d6:	d1e6      	bne.n	800e0a6 <UART_TxISR_8BIT+0x1e>

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800e0d8:	687b      	ldr	r3, [r7, #4]
 800e0da:	681b      	ldr	r3, [r3, #0]
 800e0dc:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e0de:	68fb      	ldr	r3, [r7, #12]
 800e0e0:	e853 3f00 	ldrex	r3, [r3]
 800e0e4:	60bb      	str	r3, [r7, #8]
   return(result);
 800e0e6:	68bb      	ldr	r3, [r7, #8]
 800e0e8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e0ec:	633b      	str	r3, [r7, #48]	@ 0x30
 800e0ee:	687b      	ldr	r3, [r7, #4]
 800e0f0:	681b      	ldr	r3, [r3, #0]
 800e0f2:	461a      	mov	r2, r3
 800e0f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e0f6:	61bb      	str	r3, [r7, #24]
 800e0f8:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e0fa:	6979      	ldr	r1, [r7, #20]
 800e0fc:	69ba      	ldr	r2, [r7, #24]
 800e0fe:	e841 2300 	strex	r3, r2, [r1]
 800e102:	613b      	str	r3, [r7, #16]
   return(result);
 800e104:	693b      	ldr	r3, [r7, #16]
 800e106:	2b00      	cmp	r3, #0
 800e108:	d1e6      	bne.n	800e0d8 <UART_TxISR_8BIT+0x50>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
      huart->pTxBuffPtr++;
      huart->TxXferCount--;
    }
  }
}
 800e10a:	e013      	b.n	800e134 <UART_TxISR_8BIT+0xac>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 800e10c:	687b      	ldr	r3, [r7, #4]
 800e10e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800e110:	781a      	ldrb	r2, [r3, #0]
 800e112:	687b      	ldr	r3, [r7, #4]
 800e114:	681b      	ldr	r3, [r3, #0]
 800e116:	629a      	str	r2, [r3, #40]	@ 0x28
      huart->pTxBuffPtr++;
 800e118:	687b      	ldr	r3, [r7, #4]
 800e11a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800e11c:	1c5a      	adds	r2, r3, #1
 800e11e:	687b      	ldr	r3, [r7, #4]
 800e120:	651a      	str	r2, [r3, #80]	@ 0x50
      huart->TxXferCount--;
 800e122:	687b      	ldr	r3, [r7, #4]
 800e124:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800e128:	b29b      	uxth	r3, r3
 800e12a:	3b01      	subs	r3, #1
 800e12c:	b29a      	uxth	r2, r3
 800e12e:	687b      	ldr	r3, [r7, #4]
 800e130:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
}
 800e134:	bf00      	nop
 800e136:	373c      	adds	r7, #60	@ 0x3c
 800e138:	46bd      	mov	sp, r7
 800e13a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e13e:	4770      	bx	lr

0800e140 <UART_TxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT(UART_HandleTypeDef *huart)
{
 800e140:	b480      	push	{r7}
 800e142:	b091      	sub	sp, #68	@ 0x44
 800e144:	af00      	add	r7, sp, #0
 800e146:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800e148:	687b      	ldr	r3, [r7, #4]
 800e14a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e14e:	2b21      	cmp	r3, #33	@ 0x21
 800e150:	d151      	bne.n	800e1f6 <UART_TxISR_16BIT+0xb6>
  {
    if (huart->TxXferCount == 0U)
 800e152:	687b      	ldr	r3, [r7, #4]
 800e154:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800e158:	b29b      	uxth	r3, r3
 800e15a:	2b00      	cmp	r3, #0
 800e15c:	d132      	bne.n	800e1c4 <UART_TxISR_16BIT+0x84>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 800e15e:	687b      	ldr	r3, [r7, #4]
 800e160:	681b      	ldr	r3, [r3, #0]
 800e162:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e164:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e166:	e853 3f00 	ldrex	r3, [r3]
 800e16a:	623b      	str	r3, [r7, #32]
   return(result);
 800e16c:	6a3b      	ldr	r3, [r7, #32]
 800e16e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800e172:	63bb      	str	r3, [r7, #56]	@ 0x38
 800e174:	687b      	ldr	r3, [r7, #4]
 800e176:	681b      	ldr	r3, [r3, #0]
 800e178:	461a      	mov	r2, r3
 800e17a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e17c:	633b      	str	r3, [r7, #48]	@ 0x30
 800e17e:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e180:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800e182:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800e184:	e841 2300 	strex	r3, r2, [r1]
 800e188:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800e18a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e18c:	2b00      	cmp	r3, #0
 800e18e:	d1e6      	bne.n	800e15e <UART_TxISR_16BIT+0x1e>

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800e190:	687b      	ldr	r3, [r7, #4]
 800e192:	681b      	ldr	r3, [r3, #0]
 800e194:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e196:	693b      	ldr	r3, [r7, #16]
 800e198:	e853 3f00 	ldrex	r3, [r3]
 800e19c:	60fb      	str	r3, [r7, #12]
   return(result);
 800e19e:	68fb      	ldr	r3, [r7, #12]
 800e1a0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e1a4:	637b      	str	r3, [r7, #52]	@ 0x34
 800e1a6:	687b      	ldr	r3, [r7, #4]
 800e1a8:	681b      	ldr	r3, [r3, #0]
 800e1aa:	461a      	mov	r2, r3
 800e1ac:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e1ae:	61fb      	str	r3, [r7, #28]
 800e1b0:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e1b2:	69b9      	ldr	r1, [r7, #24]
 800e1b4:	69fa      	ldr	r2, [r7, #28]
 800e1b6:	e841 2300 	strex	r3, r2, [r1]
 800e1ba:	617b      	str	r3, [r7, #20]
   return(result);
 800e1bc:	697b      	ldr	r3, [r7, #20]
 800e1be:	2b00      	cmp	r3, #0
 800e1c0:	d1e6      	bne.n	800e190 <UART_TxISR_16BIT+0x50>
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
      huart->pTxBuffPtr += 2U;
      huart->TxXferCount--;
    }
  }
}
 800e1c2:	e018      	b.n	800e1f6 <UART_TxISR_16BIT+0xb6>
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800e1c4:	687b      	ldr	r3, [r7, #4]
 800e1c6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800e1c8:	63fb      	str	r3, [r7, #60]	@ 0x3c
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 800e1ca:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e1cc:	881b      	ldrh	r3, [r3, #0]
 800e1ce:	461a      	mov	r2, r3
 800e1d0:	687b      	ldr	r3, [r7, #4]
 800e1d2:	681b      	ldr	r3, [r3, #0]
 800e1d4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800e1d8:	629a      	str	r2, [r3, #40]	@ 0x28
      huart->pTxBuffPtr += 2U;
 800e1da:	687b      	ldr	r3, [r7, #4]
 800e1dc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800e1de:	1c9a      	adds	r2, r3, #2
 800e1e0:	687b      	ldr	r3, [r7, #4]
 800e1e2:	651a      	str	r2, [r3, #80]	@ 0x50
      huart->TxXferCount--;
 800e1e4:	687b      	ldr	r3, [r7, #4]
 800e1e6:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800e1ea:	b29b      	uxth	r3, r3
 800e1ec:	3b01      	subs	r3, #1
 800e1ee:	b29a      	uxth	r2, r3
 800e1f0:	687b      	ldr	r3, [r7, #4]
 800e1f2:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
}
 800e1f6:	bf00      	nop
 800e1f8:	3744      	adds	r7, #68	@ 0x44
 800e1fa:	46bd      	mov	sp, r7
 800e1fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e200:	4770      	bx	lr

0800e202 <UART_TxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800e202:	b480      	push	{r7}
 800e204:	b091      	sub	sp, #68	@ 0x44
 800e206:	af00      	add	r7, sp, #0
 800e208:	6078      	str	r0, [r7, #4]
  uint16_t  nb_tx_data;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800e20a:	687b      	ldr	r3, [r7, #4]
 800e20c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e210:	2b21      	cmp	r3, #33	@ 0x21
 800e212:	d160      	bne.n	800e2d6 <UART_TxISR_8BIT_FIFOEN+0xd4>
  {
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 800e214:	687b      	ldr	r3, [r7, #4]
 800e216:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800e21a:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 800e21c:	e057      	b.n	800e2ce <UART_TxISR_8BIT_FIFOEN+0xcc>
    {
      if (huart->TxXferCount == 0U)
 800e21e:	687b      	ldr	r3, [r7, #4]
 800e220:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800e224:	b29b      	uxth	r3, r3
 800e226:	2b00      	cmp	r3, #0
 800e228:	d133      	bne.n	800e292 <UART_TxISR_8BIT_FIFOEN+0x90>
      {
        /* Disable the TX FIFO threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 800e22a:	687b      	ldr	r3, [r7, #4]
 800e22c:	681b      	ldr	r3, [r3, #0]
 800e22e:	3308      	adds	r3, #8
 800e230:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e232:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e234:	e853 3f00 	ldrex	r3, [r3]
 800e238:	623b      	str	r3, [r7, #32]
   return(result);
 800e23a:	6a3b      	ldr	r3, [r7, #32]
 800e23c:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 800e240:	63bb      	str	r3, [r7, #56]	@ 0x38
 800e242:	687b      	ldr	r3, [r7, #4]
 800e244:	681b      	ldr	r3, [r3, #0]
 800e246:	3308      	adds	r3, #8
 800e248:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800e24a:	633a      	str	r2, [r7, #48]	@ 0x30
 800e24c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e24e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800e250:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800e252:	e841 2300 	strex	r3, r2, [r1]
 800e256:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800e258:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e25a:	2b00      	cmp	r3, #0
 800e25c:	d1e5      	bne.n	800e22a <UART_TxISR_8BIT_FIFOEN+0x28>

        /* Enable the UART Transmit Complete Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800e25e:	687b      	ldr	r3, [r7, #4]
 800e260:	681b      	ldr	r3, [r3, #0]
 800e262:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e264:	693b      	ldr	r3, [r7, #16]
 800e266:	e853 3f00 	ldrex	r3, [r3]
 800e26a:	60fb      	str	r3, [r7, #12]
   return(result);
 800e26c:	68fb      	ldr	r3, [r7, #12]
 800e26e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e272:	637b      	str	r3, [r7, #52]	@ 0x34
 800e274:	687b      	ldr	r3, [r7, #4]
 800e276:	681b      	ldr	r3, [r3, #0]
 800e278:	461a      	mov	r2, r3
 800e27a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e27c:	61fb      	str	r3, [r7, #28]
 800e27e:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e280:	69b9      	ldr	r1, [r7, #24]
 800e282:	69fa      	ldr	r2, [r7, #28]
 800e284:	e841 2300 	strex	r3, r2, [r1]
 800e288:	617b      	str	r3, [r7, #20]
   return(result);
 800e28a:	697b      	ldr	r3, [r7, #20]
 800e28c:	2b00      	cmp	r3, #0
 800e28e:	d1e6      	bne.n	800e25e <UART_TxISR_8BIT_FIFOEN+0x5c>

        break; /* force exit loop */
 800e290:	e021      	b.n	800e2d6 <UART_TxISR_8BIT_FIFOEN+0xd4>
      }
      else if (READ_BIT(huart->Instance->ISR, USART_ISR_TXE_TXFNF) != 0U)
 800e292:	687b      	ldr	r3, [r7, #4]
 800e294:	681b      	ldr	r3, [r3, #0]
 800e296:	69db      	ldr	r3, [r3, #28]
 800e298:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800e29c:	2b00      	cmp	r3, #0
 800e29e:	d013      	beq.n	800e2c8 <UART_TxISR_8BIT_FIFOEN+0xc6>
      {
        huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 800e2a0:	687b      	ldr	r3, [r7, #4]
 800e2a2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800e2a4:	781a      	ldrb	r2, [r3, #0]
 800e2a6:	687b      	ldr	r3, [r7, #4]
 800e2a8:	681b      	ldr	r3, [r3, #0]
 800e2aa:	629a      	str	r2, [r3, #40]	@ 0x28
        huart->pTxBuffPtr++;
 800e2ac:	687b      	ldr	r3, [r7, #4]
 800e2ae:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800e2b0:	1c5a      	adds	r2, r3, #1
 800e2b2:	687b      	ldr	r3, [r7, #4]
 800e2b4:	651a      	str	r2, [r3, #80]	@ 0x50
        huart->TxXferCount--;
 800e2b6:	687b      	ldr	r3, [r7, #4]
 800e2b8:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800e2bc:	b29b      	uxth	r3, r3
 800e2be:	3b01      	subs	r3, #1
 800e2c0:	b29a      	uxth	r2, r3
 800e2c2:	687b      	ldr	r3, [r7, #4]
 800e2c4:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 800e2c8:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800e2ca:	3b01      	subs	r3, #1
 800e2cc:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 800e2ce:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800e2d0:	2b00      	cmp	r3, #0
 800e2d2:	d1a4      	bne.n	800e21e <UART_TxISR_8BIT_FIFOEN+0x1c>
      {
        /* Nothing to do */
      }
    }
  }
}
 800e2d4:	e7ff      	b.n	800e2d6 <UART_TxISR_8BIT_FIFOEN+0xd4>
 800e2d6:	bf00      	nop
 800e2d8:	3744      	adds	r7, #68	@ 0x44
 800e2da:	46bd      	mov	sp, r7
 800e2dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e2e0:	4770      	bx	lr

0800e2e2 <UART_TxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800e2e2:	b480      	push	{r7}
 800e2e4:	b091      	sub	sp, #68	@ 0x44
 800e2e6:	af00      	add	r7, sp, #0
 800e2e8:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;
  uint16_t  nb_tx_data;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800e2ea:	687b      	ldr	r3, [r7, #4]
 800e2ec:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e2f0:	2b21      	cmp	r3, #33	@ 0x21
 800e2f2:	d165      	bne.n	800e3c0 <UART_TxISR_16BIT_FIFOEN+0xde>
  {
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 800e2f4:	687b      	ldr	r3, [r7, #4]
 800e2f6:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800e2fa:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 800e2fc:	e05c      	b.n	800e3b8 <UART_TxISR_16BIT_FIFOEN+0xd6>
    {
      if (huart->TxXferCount == 0U)
 800e2fe:	687b      	ldr	r3, [r7, #4]
 800e300:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800e304:	b29b      	uxth	r3, r3
 800e306:	2b00      	cmp	r3, #0
 800e308:	d133      	bne.n	800e372 <UART_TxISR_16BIT_FIFOEN+0x90>
      {
        /* Disable the TX FIFO threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 800e30a:	687b      	ldr	r3, [r7, #4]
 800e30c:	681b      	ldr	r3, [r3, #0]
 800e30e:	3308      	adds	r3, #8
 800e310:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e312:	6a3b      	ldr	r3, [r7, #32]
 800e314:	e853 3f00 	ldrex	r3, [r3]
 800e318:	61fb      	str	r3, [r7, #28]
   return(result);
 800e31a:	69fb      	ldr	r3, [r7, #28]
 800e31c:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 800e320:	637b      	str	r3, [r7, #52]	@ 0x34
 800e322:	687b      	ldr	r3, [r7, #4]
 800e324:	681b      	ldr	r3, [r3, #0]
 800e326:	3308      	adds	r3, #8
 800e328:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800e32a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800e32c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e32e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800e330:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800e332:	e841 2300 	strex	r3, r2, [r1]
 800e336:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800e338:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e33a:	2b00      	cmp	r3, #0
 800e33c:	d1e5      	bne.n	800e30a <UART_TxISR_16BIT_FIFOEN+0x28>

        /* Enable the UART Transmit Complete Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800e33e:	687b      	ldr	r3, [r7, #4]
 800e340:	681b      	ldr	r3, [r3, #0]
 800e342:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e344:	68fb      	ldr	r3, [r7, #12]
 800e346:	e853 3f00 	ldrex	r3, [r3]
 800e34a:	60bb      	str	r3, [r7, #8]
   return(result);
 800e34c:	68bb      	ldr	r3, [r7, #8]
 800e34e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e352:	633b      	str	r3, [r7, #48]	@ 0x30
 800e354:	687b      	ldr	r3, [r7, #4]
 800e356:	681b      	ldr	r3, [r3, #0]
 800e358:	461a      	mov	r2, r3
 800e35a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e35c:	61bb      	str	r3, [r7, #24]
 800e35e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e360:	6979      	ldr	r1, [r7, #20]
 800e362:	69ba      	ldr	r2, [r7, #24]
 800e364:	e841 2300 	strex	r3, r2, [r1]
 800e368:	613b      	str	r3, [r7, #16]
   return(result);
 800e36a:	693b      	ldr	r3, [r7, #16]
 800e36c:	2b00      	cmp	r3, #0
 800e36e:	d1e6      	bne.n	800e33e <UART_TxISR_16BIT_FIFOEN+0x5c>

        break; /* force exit loop */
 800e370:	e026      	b.n	800e3c0 <UART_TxISR_16BIT_FIFOEN+0xde>
      }
      else if (READ_BIT(huart->Instance->ISR, USART_ISR_TXE_TXFNF) != 0U)
 800e372:	687b      	ldr	r3, [r7, #4]
 800e374:	681b      	ldr	r3, [r3, #0]
 800e376:	69db      	ldr	r3, [r3, #28]
 800e378:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800e37c:	2b00      	cmp	r3, #0
 800e37e:	d018      	beq.n	800e3b2 <UART_TxISR_16BIT_FIFOEN+0xd0>
      {
        tmp = (const uint16_t *) huart->pTxBuffPtr;
 800e380:	687b      	ldr	r3, [r7, #4]
 800e382:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800e384:	63bb      	str	r3, [r7, #56]	@ 0x38
        huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 800e386:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e388:	881b      	ldrh	r3, [r3, #0]
 800e38a:	461a      	mov	r2, r3
 800e38c:	687b      	ldr	r3, [r7, #4]
 800e38e:	681b      	ldr	r3, [r3, #0]
 800e390:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800e394:	629a      	str	r2, [r3, #40]	@ 0x28
        huart->pTxBuffPtr += 2U;
 800e396:	687b      	ldr	r3, [r7, #4]
 800e398:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800e39a:	1c9a      	adds	r2, r3, #2
 800e39c:	687b      	ldr	r3, [r7, #4]
 800e39e:	651a      	str	r2, [r3, #80]	@ 0x50
        huart->TxXferCount--;
 800e3a0:	687b      	ldr	r3, [r7, #4]
 800e3a2:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800e3a6:	b29b      	uxth	r3, r3
 800e3a8:	3b01      	subs	r3, #1
 800e3aa:	b29a      	uxth	r2, r3
 800e3ac:	687b      	ldr	r3, [r7, #4]
 800e3ae:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 800e3b2:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800e3b4:	3b01      	subs	r3, #1
 800e3b6:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 800e3b8:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800e3ba:	2b00      	cmp	r3, #0
 800e3bc:	d19f      	bne.n	800e2fe <UART_TxISR_16BIT_FIFOEN+0x1c>
      {
        /* Nothing to do */
      }
    }
  }
}
 800e3be:	e7ff      	b.n	800e3c0 <UART_TxISR_16BIT_FIFOEN+0xde>
 800e3c0:	bf00      	nop
 800e3c2:	3744      	adds	r7, #68	@ 0x44
 800e3c4:	46bd      	mov	sp, r7
 800e3c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e3ca:	4770      	bx	lr

0800e3cc <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800e3cc:	b580      	push	{r7, lr}
 800e3ce:	b088      	sub	sp, #32
 800e3d0:	af00      	add	r7, sp, #0
 800e3d2:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800e3d4:	687b      	ldr	r3, [r7, #4]
 800e3d6:	681b      	ldr	r3, [r3, #0]
 800e3d8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e3da:	68fb      	ldr	r3, [r7, #12]
 800e3dc:	e853 3f00 	ldrex	r3, [r3]
 800e3e0:	60bb      	str	r3, [r7, #8]
   return(result);
 800e3e2:	68bb      	ldr	r3, [r7, #8]
 800e3e4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800e3e8:	61fb      	str	r3, [r7, #28]
 800e3ea:	687b      	ldr	r3, [r7, #4]
 800e3ec:	681b      	ldr	r3, [r3, #0]
 800e3ee:	461a      	mov	r2, r3
 800e3f0:	69fb      	ldr	r3, [r7, #28]
 800e3f2:	61bb      	str	r3, [r7, #24]
 800e3f4:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e3f6:	6979      	ldr	r1, [r7, #20]
 800e3f8:	69ba      	ldr	r2, [r7, #24]
 800e3fa:	e841 2300 	strex	r3, r2, [r1]
 800e3fe:	613b      	str	r3, [r7, #16]
   return(result);
 800e400:	693b      	ldr	r3, [r7, #16]
 800e402:	2b00      	cmp	r3, #0
 800e404:	d1e6      	bne.n	800e3d4 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800e406:	687b      	ldr	r3, [r7, #4]
 800e408:	2220      	movs	r2, #32
 800e40a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800e40e:	687b      	ldr	r3, [r7, #4]
 800e410:	2200      	movs	r2, #0
 800e412:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800e414:	6878      	ldr	r0, [r7, #4]
 800e416:	f7fe fc69 	bl	800ccec <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800e41a:	bf00      	nop
 800e41c:	3720      	adds	r7, #32
 800e41e:	46bd      	mov	sp, r7
 800e420:	bd80      	pop	{r7, pc}
	...

0800e424 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 800e424:	b580      	push	{r7, lr}
 800e426:	b09c      	sub	sp, #112	@ 0x70
 800e428:	af00      	add	r7, sp, #0
 800e42a:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 800e42c:	687b      	ldr	r3, [r7, #4]
 800e42e:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800e432:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800e436:	687b      	ldr	r3, [r7, #4]
 800e438:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800e43c:	2b22      	cmp	r3, #34	@ 0x22
 800e43e:	f040 80be 	bne.w	800e5be <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800e442:	687b      	ldr	r3, [r7, #4]
 800e444:	681b      	ldr	r3, [r3, #0]
 800e446:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e448:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800e44c:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 800e450:	b2d9      	uxtb	r1, r3
 800e452:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800e456:	b2da      	uxtb	r2, r3
 800e458:	687b      	ldr	r3, [r7, #4]
 800e45a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e45c:	400a      	ands	r2, r1
 800e45e:	b2d2      	uxtb	r2, r2
 800e460:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 800e462:	687b      	ldr	r3, [r7, #4]
 800e464:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e466:	1c5a      	adds	r2, r3, #1
 800e468:	687b      	ldr	r3, [r7, #4]
 800e46a:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 800e46c:	687b      	ldr	r3, [r7, #4]
 800e46e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800e472:	b29b      	uxth	r3, r3
 800e474:	3b01      	subs	r3, #1
 800e476:	b29a      	uxth	r2, r3
 800e478:	687b      	ldr	r3, [r7, #4]
 800e47a:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 800e47e:	687b      	ldr	r3, [r7, #4]
 800e480:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800e484:	b29b      	uxth	r3, r3
 800e486:	2b00      	cmp	r3, #0
 800e488:	f040 80a1 	bne.w	800e5ce <UART_RxISR_8BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800e48c:	687b      	ldr	r3, [r7, #4]
 800e48e:	681b      	ldr	r3, [r3, #0]
 800e490:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e492:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e494:	e853 3f00 	ldrex	r3, [r3]
 800e498:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800e49a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800e49c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800e4a0:	66bb      	str	r3, [r7, #104]	@ 0x68
 800e4a2:	687b      	ldr	r3, [r7, #4]
 800e4a4:	681b      	ldr	r3, [r3, #0]
 800e4a6:	461a      	mov	r2, r3
 800e4a8:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800e4aa:	65bb      	str	r3, [r7, #88]	@ 0x58
 800e4ac:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e4ae:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800e4b0:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800e4b2:	e841 2300 	strex	r3, r2, [r1]
 800e4b6:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800e4b8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800e4ba:	2b00      	cmp	r3, #0
 800e4bc:	d1e6      	bne.n	800e48c <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800e4be:	687b      	ldr	r3, [r7, #4]
 800e4c0:	681b      	ldr	r3, [r3, #0]
 800e4c2:	3308      	adds	r3, #8
 800e4c4:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e4c6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e4c8:	e853 3f00 	ldrex	r3, [r3]
 800e4cc:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800e4ce:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e4d0:	f023 0301 	bic.w	r3, r3, #1
 800e4d4:	667b      	str	r3, [r7, #100]	@ 0x64
 800e4d6:	687b      	ldr	r3, [r7, #4]
 800e4d8:	681b      	ldr	r3, [r3, #0]
 800e4da:	3308      	adds	r3, #8
 800e4dc:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800e4de:	647a      	str	r2, [r7, #68]	@ 0x44
 800e4e0:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e4e2:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800e4e4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800e4e6:	e841 2300 	strex	r3, r2, [r1]
 800e4ea:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800e4ec:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e4ee:	2b00      	cmp	r3, #0
 800e4f0:	d1e5      	bne.n	800e4be <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800e4f2:	687b      	ldr	r3, [r7, #4]
 800e4f4:	2220      	movs	r2, #32
 800e4f6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800e4fa:	687b      	ldr	r3, [r7, #4]
 800e4fc:	2200      	movs	r2, #0
 800e4fe:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800e500:	687b      	ldr	r3, [r7, #4]
 800e502:	2200      	movs	r2, #0
 800e504:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800e506:	687b      	ldr	r3, [r7, #4]
 800e508:	681b      	ldr	r3, [r3, #0]
 800e50a:	4a33      	ldr	r2, [pc, #204]	@ (800e5d8 <UART_RxISR_8BIT+0x1b4>)
 800e50c:	4293      	cmp	r3, r2
 800e50e:	d01f      	beq.n	800e550 <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800e510:	687b      	ldr	r3, [r7, #4]
 800e512:	681b      	ldr	r3, [r3, #0]
 800e514:	685b      	ldr	r3, [r3, #4]
 800e516:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800e51a:	2b00      	cmp	r3, #0
 800e51c:	d018      	beq.n	800e550 <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800e51e:	687b      	ldr	r3, [r7, #4]
 800e520:	681b      	ldr	r3, [r3, #0]
 800e522:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e524:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e526:	e853 3f00 	ldrex	r3, [r3]
 800e52a:	623b      	str	r3, [r7, #32]
   return(result);
 800e52c:	6a3b      	ldr	r3, [r7, #32]
 800e52e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800e532:	663b      	str	r3, [r7, #96]	@ 0x60
 800e534:	687b      	ldr	r3, [r7, #4]
 800e536:	681b      	ldr	r3, [r3, #0]
 800e538:	461a      	mov	r2, r3
 800e53a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800e53c:	633b      	str	r3, [r7, #48]	@ 0x30
 800e53e:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e540:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800e542:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800e544:	e841 2300 	strex	r3, r2, [r1]
 800e548:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800e54a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e54c:	2b00      	cmp	r3, #0
 800e54e:	d1e6      	bne.n	800e51e <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800e550:	687b      	ldr	r3, [r7, #4]
 800e552:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800e554:	2b01      	cmp	r3, #1
 800e556:	d12e      	bne.n	800e5b6 <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800e558:	687b      	ldr	r3, [r7, #4]
 800e55a:	2200      	movs	r2, #0
 800e55c:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800e55e:	687b      	ldr	r3, [r7, #4]
 800e560:	681b      	ldr	r3, [r3, #0]
 800e562:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e564:	693b      	ldr	r3, [r7, #16]
 800e566:	e853 3f00 	ldrex	r3, [r3]
 800e56a:	60fb      	str	r3, [r7, #12]
   return(result);
 800e56c:	68fb      	ldr	r3, [r7, #12]
 800e56e:	f023 0310 	bic.w	r3, r3, #16
 800e572:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800e574:	687b      	ldr	r3, [r7, #4]
 800e576:	681b      	ldr	r3, [r3, #0]
 800e578:	461a      	mov	r2, r3
 800e57a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800e57c:	61fb      	str	r3, [r7, #28]
 800e57e:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e580:	69b9      	ldr	r1, [r7, #24]
 800e582:	69fa      	ldr	r2, [r7, #28]
 800e584:	e841 2300 	strex	r3, r2, [r1]
 800e588:	617b      	str	r3, [r7, #20]
   return(result);
 800e58a:	697b      	ldr	r3, [r7, #20]
 800e58c:	2b00      	cmp	r3, #0
 800e58e:	d1e6      	bne.n	800e55e <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800e590:	687b      	ldr	r3, [r7, #4]
 800e592:	681b      	ldr	r3, [r3, #0]
 800e594:	69db      	ldr	r3, [r3, #28]
 800e596:	f003 0310 	and.w	r3, r3, #16
 800e59a:	2b10      	cmp	r3, #16
 800e59c:	d103      	bne.n	800e5a6 <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800e59e:	687b      	ldr	r3, [r7, #4]
 800e5a0:	681b      	ldr	r3, [r3, #0]
 800e5a2:	2210      	movs	r2, #16
 800e5a4:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800e5a6:	687b      	ldr	r3, [r7, #4]
 800e5a8:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800e5ac:	4619      	mov	r1, r3
 800e5ae:	6878      	ldr	r0, [r7, #4]
 800e5b0:	f7f3 fe30 	bl	8002214 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800e5b4:	e00b      	b.n	800e5ce <UART_RxISR_8BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 800e5b6:	6878      	ldr	r0, [r7, #4]
 800e5b8:	f7f3 fe7a 	bl	80022b0 <HAL_UART_RxCpltCallback>
}
 800e5bc:	e007      	b.n	800e5ce <UART_RxISR_8BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800e5be:	687b      	ldr	r3, [r7, #4]
 800e5c0:	681b      	ldr	r3, [r3, #0]
 800e5c2:	699a      	ldr	r2, [r3, #24]
 800e5c4:	687b      	ldr	r3, [r7, #4]
 800e5c6:	681b      	ldr	r3, [r3, #0]
 800e5c8:	f042 0208 	orr.w	r2, r2, #8
 800e5cc:	619a      	str	r2, [r3, #24]
}
 800e5ce:	bf00      	nop
 800e5d0:	3770      	adds	r7, #112	@ 0x70
 800e5d2:	46bd      	mov	sp, r7
 800e5d4:	bd80      	pop	{r7, pc}
 800e5d6:	bf00      	nop
 800e5d8:	58000c00 	.word	0x58000c00

0800e5dc <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 800e5dc:	b580      	push	{r7, lr}
 800e5de:	b09c      	sub	sp, #112	@ 0x70
 800e5e0:	af00      	add	r7, sp, #0
 800e5e2:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 800e5e4:	687b      	ldr	r3, [r7, #4]
 800e5e6:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800e5ea:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800e5ee:	687b      	ldr	r3, [r7, #4]
 800e5f0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800e5f4:	2b22      	cmp	r3, #34	@ 0x22
 800e5f6:	f040 80be 	bne.w	800e776 <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800e5fa:	687b      	ldr	r3, [r7, #4]
 800e5fc:	681b      	ldr	r3, [r3, #0]
 800e5fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e600:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 800e604:	687b      	ldr	r3, [r7, #4]
 800e606:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e608:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 800e60a:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 800e60e:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800e612:	4013      	ands	r3, r2
 800e614:	b29a      	uxth	r2, r3
 800e616:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800e618:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 800e61a:	687b      	ldr	r3, [r7, #4]
 800e61c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e61e:	1c9a      	adds	r2, r3, #2
 800e620:	687b      	ldr	r3, [r7, #4]
 800e622:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 800e624:	687b      	ldr	r3, [r7, #4]
 800e626:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800e62a:	b29b      	uxth	r3, r3
 800e62c:	3b01      	subs	r3, #1
 800e62e:	b29a      	uxth	r2, r3
 800e630:	687b      	ldr	r3, [r7, #4]
 800e632:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 800e636:	687b      	ldr	r3, [r7, #4]
 800e638:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800e63c:	b29b      	uxth	r3, r3
 800e63e:	2b00      	cmp	r3, #0
 800e640:	f040 80a1 	bne.w	800e786 <UART_RxISR_16BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800e644:	687b      	ldr	r3, [r7, #4]
 800e646:	681b      	ldr	r3, [r3, #0]
 800e648:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e64a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800e64c:	e853 3f00 	ldrex	r3, [r3]
 800e650:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800e652:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e654:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800e658:	667b      	str	r3, [r7, #100]	@ 0x64
 800e65a:	687b      	ldr	r3, [r7, #4]
 800e65c:	681b      	ldr	r3, [r3, #0]
 800e65e:	461a      	mov	r2, r3
 800e660:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800e662:	657b      	str	r3, [r7, #84]	@ 0x54
 800e664:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e666:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800e668:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800e66a:	e841 2300 	strex	r3, r2, [r1]
 800e66e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800e670:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e672:	2b00      	cmp	r3, #0
 800e674:	d1e6      	bne.n	800e644 <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800e676:	687b      	ldr	r3, [r7, #4]
 800e678:	681b      	ldr	r3, [r3, #0]
 800e67a:	3308      	adds	r3, #8
 800e67c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e67e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e680:	e853 3f00 	ldrex	r3, [r3]
 800e684:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800e686:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e688:	f023 0301 	bic.w	r3, r3, #1
 800e68c:	663b      	str	r3, [r7, #96]	@ 0x60
 800e68e:	687b      	ldr	r3, [r7, #4]
 800e690:	681b      	ldr	r3, [r3, #0]
 800e692:	3308      	adds	r3, #8
 800e694:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800e696:	643a      	str	r2, [r7, #64]	@ 0x40
 800e698:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e69a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800e69c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800e69e:	e841 2300 	strex	r3, r2, [r1]
 800e6a2:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800e6a4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e6a6:	2b00      	cmp	r3, #0
 800e6a8:	d1e5      	bne.n	800e676 <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800e6aa:	687b      	ldr	r3, [r7, #4]
 800e6ac:	2220      	movs	r2, #32
 800e6ae:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800e6b2:	687b      	ldr	r3, [r7, #4]
 800e6b4:	2200      	movs	r2, #0
 800e6b6:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800e6b8:	687b      	ldr	r3, [r7, #4]
 800e6ba:	2200      	movs	r2, #0
 800e6bc:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800e6be:	687b      	ldr	r3, [r7, #4]
 800e6c0:	681b      	ldr	r3, [r3, #0]
 800e6c2:	4a33      	ldr	r2, [pc, #204]	@ (800e790 <UART_RxISR_16BIT+0x1b4>)
 800e6c4:	4293      	cmp	r3, r2
 800e6c6:	d01f      	beq.n	800e708 <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800e6c8:	687b      	ldr	r3, [r7, #4]
 800e6ca:	681b      	ldr	r3, [r3, #0]
 800e6cc:	685b      	ldr	r3, [r3, #4]
 800e6ce:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800e6d2:	2b00      	cmp	r3, #0
 800e6d4:	d018      	beq.n	800e708 <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800e6d6:	687b      	ldr	r3, [r7, #4]
 800e6d8:	681b      	ldr	r3, [r3, #0]
 800e6da:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e6dc:	6a3b      	ldr	r3, [r7, #32]
 800e6de:	e853 3f00 	ldrex	r3, [r3]
 800e6e2:	61fb      	str	r3, [r7, #28]
   return(result);
 800e6e4:	69fb      	ldr	r3, [r7, #28]
 800e6e6:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800e6ea:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800e6ec:	687b      	ldr	r3, [r7, #4]
 800e6ee:	681b      	ldr	r3, [r3, #0]
 800e6f0:	461a      	mov	r2, r3
 800e6f2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800e6f4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800e6f6:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e6f8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800e6fa:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800e6fc:	e841 2300 	strex	r3, r2, [r1]
 800e700:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800e702:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e704:	2b00      	cmp	r3, #0
 800e706:	d1e6      	bne.n	800e6d6 <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800e708:	687b      	ldr	r3, [r7, #4]
 800e70a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800e70c:	2b01      	cmp	r3, #1
 800e70e:	d12e      	bne.n	800e76e <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800e710:	687b      	ldr	r3, [r7, #4]
 800e712:	2200      	movs	r2, #0
 800e714:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800e716:	687b      	ldr	r3, [r7, #4]
 800e718:	681b      	ldr	r3, [r3, #0]
 800e71a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e71c:	68fb      	ldr	r3, [r7, #12]
 800e71e:	e853 3f00 	ldrex	r3, [r3]
 800e722:	60bb      	str	r3, [r7, #8]
   return(result);
 800e724:	68bb      	ldr	r3, [r7, #8]
 800e726:	f023 0310 	bic.w	r3, r3, #16
 800e72a:	65bb      	str	r3, [r7, #88]	@ 0x58
 800e72c:	687b      	ldr	r3, [r7, #4]
 800e72e:	681b      	ldr	r3, [r3, #0]
 800e730:	461a      	mov	r2, r3
 800e732:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800e734:	61bb      	str	r3, [r7, #24]
 800e736:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e738:	6979      	ldr	r1, [r7, #20]
 800e73a:	69ba      	ldr	r2, [r7, #24]
 800e73c:	e841 2300 	strex	r3, r2, [r1]
 800e740:	613b      	str	r3, [r7, #16]
   return(result);
 800e742:	693b      	ldr	r3, [r7, #16]
 800e744:	2b00      	cmp	r3, #0
 800e746:	d1e6      	bne.n	800e716 <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800e748:	687b      	ldr	r3, [r7, #4]
 800e74a:	681b      	ldr	r3, [r3, #0]
 800e74c:	69db      	ldr	r3, [r3, #28]
 800e74e:	f003 0310 	and.w	r3, r3, #16
 800e752:	2b10      	cmp	r3, #16
 800e754:	d103      	bne.n	800e75e <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800e756:	687b      	ldr	r3, [r7, #4]
 800e758:	681b      	ldr	r3, [r3, #0]
 800e75a:	2210      	movs	r2, #16
 800e75c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800e75e:	687b      	ldr	r3, [r7, #4]
 800e760:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800e764:	4619      	mov	r1, r3
 800e766:	6878      	ldr	r0, [r7, #4]
 800e768:	f7f3 fd54 	bl	8002214 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800e76c:	e00b      	b.n	800e786 <UART_RxISR_16BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 800e76e:	6878      	ldr	r0, [r7, #4]
 800e770:	f7f3 fd9e 	bl	80022b0 <HAL_UART_RxCpltCallback>
}
 800e774:	e007      	b.n	800e786 <UART_RxISR_16BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800e776:	687b      	ldr	r3, [r7, #4]
 800e778:	681b      	ldr	r3, [r3, #0]
 800e77a:	699a      	ldr	r2, [r3, #24]
 800e77c:	687b      	ldr	r3, [r7, #4]
 800e77e:	681b      	ldr	r3, [r3, #0]
 800e780:	f042 0208 	orr.w	r2, r2, #8
 800e784:	619a      	str	r2, [r3, #24]
}
 800e786:	bf00      	nop
 800e788:	3770      	adds	r7, #112	@ 0x70
 800e78a:	46bd      	mov	sp, r7
 800e78c:	bd80      	pop	{r7, pc}
 800e78e:	bf00      	nop
 800e790:	58000c00 	.word	0x58000c00

0800e794 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800e794:	b580      	push	{r7, lr}
 800e796:	b0ac      	sub	sp, #176	@ 0xb0
 800e798:	af00      	add	r7, sp, #0
 800e79a:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 800e79c:	687b      	ldr	r3, [r7, #4]
 800e79e:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800e7a2:	f8a7 30aa 	strh.w	r3, [r7, #170]	@ 0xaa
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800e7a6:	687b      	ldr	r3, [r7, #4]
 800e7a8:	681b      	ldr	r3, [r3, #0]
 800e7aa:	69db      	ldr	r3, [r3, #28]
 800e7ac:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 800e7b0:	687b      	ldr	r3, [r7, #4]
 800e7b2:	681b      	ldr	r3, [r3, #0]
 800e7b4:	681b      	ldr	r3, [r3, #0]
 800e7b6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800e7ba:	687b      	ldr	r3, [r7, #4]
 800e7bc:	681b      	ldr	r3, [r3, #0]
 800e7be:	689b      	ldr	r3, [r3, #8]
 800e7c0:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800e7c4:	687b      	ldr	r3, [r7, #4]
 800e7c6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800e7ca:	2b22      	cmp	r3, #34	@ 0x22
 800e7cc:	f040 8180 	bne.w	800ead0 <UART_RxISR_8BIT_FIFOEN+0x33c>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 800e7d0:	687b      	ldr	r3, [r7, #4]
 800e7d2:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800e7d6:	f8a7 309e 	strh.w	r3, [r7, #158]	@ 0x9e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800e7da:	e123      	b.n	800ea24 <UART_RxISR_8BIT_FIFOEN+0x290>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800e7dc:	687b      	ldr	r3, [r7, #4]
 800e7de:	681b      	ldr	r3, [r3, #0]
 800e7e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e7e2:	f8a7 309c 	strh.w	r3, [r7, #156]	@ 0x9c
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800e7e6:	f8b7 309c 	ldrh.w	r3, [r7, #156]	@ 0x9c
 800e7ea:	b2d9      	uxtb	r1, r3
 800e7ec:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	@ 0xaa
 800e7f0:	b2da      	uxtb	r2, r3
 800e7f2:	687b      	ldr	r3, [r7, #4]
 800e7f4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e7f6:	400a      	ands	r2, r1
 800e7f8:	b2d2      	uxtb	r2, r2
 800e7fa:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 800e7fc:	687b      	ldr	r3, [r7, #4]
 800e7fe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e800:	1c5a      	adds	r2, r3, #1
 800e802:	687b      	ldr	r3, [r7, #4]
 800e804:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 800e806:	687b      	ldr	r3, [r7, #4]
 800e808:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800e80c:	b29b      	uxth	r3, r3
 800e80e:	3b01      	subs	r3, #1
 800e810:	b29a      	uxth	r2, r3
 800e812:	687b      	ldr	r3, [r7, #4]
 800e814:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 800e818:	687b      	ldr	r3, [r7, #4]
 800e81a:	681b      	ldr	r3, [r3, #0]
 800e81c:	69db      	ldr	r3, [r3, #28]
 800e81e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800e822:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e826:	f003 0307 	and.w	r3, r3, #7
 800e82a:	2b00      	cmp	r3, #0
 800e82c:	d053      	beq.n	800e8d6 <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800e82e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e832:	f003 0301 	and.w	r3, r3, #1
 800e836:	2b00      	cmp	r3, #0
 800e838:	d011      	beq.n	800e85e <UART_RxISR_8BIT_FIFOEN+0xca>
 800e83a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800e83e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800e842:	2b00      	cmp	r3, #0
 800e844:	d00b      	beq.n	800e85e <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800e846:	687b      	ldr	r3, [r7, #4]
 800e848:	681b      	ldr	r3, [r3, #0]
 800e84a:	2201      	movs	r2, #1
 800e84c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800e84e:	687b      	ldr	r3, [r7, #4]
 800e850:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e854:	f043 0201 	orr.w	r2, r3, #1
 800e858:	687b      	ldr	r3, [r7, #4]
 800e85a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800e85e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e862:	f003 0302 	and.w	r3, r3, #2
 800e866:	2b00      	cmp	r3, #0
 800e868:	d011      	beq.n	800e88e <UART_RxISR_8BIT_FIFOEN+0xfa>
 800e86a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800e86e:	f003 0301 	and.w	r3, r3, #1
 800e872:	2b00      	cmp	r3, #0
 800e874:	d00b      	beq.n	800e88e <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800e876:	687b      	ldr	r3, [r7, #4]
 800e878:	681b      	ldr	r3, [r3, #0]
 800e87a:	2202      	movs	r2, #2
 800e87c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800e87e:	687b      	ldr	r3, [r7, #4]
 800e880:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e884:	f043 0204 	orr.w	r2, r3, #4
 800e888:	687b      	ldr	r3, [r7, #4]
 800e88a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800e88e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e892:	f003 0304 	and.w	r3, r3, #4
 800e896:	2b00      	cmp	r3, #0
 800e898:	d011      	beq.n	800e8be <UART_RxISR_8BIT_FIFOEN+0x12a>
 800e89a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800e89e:	f003 0301 	and.w	r3, r3, #1
 800e8a2:	2b00      	cmp	r3, #0
 800e8a4:	d00b      	beq.n	800e8be <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800e8a6:	687b      	ldr	r3, [r7, #4]
 800e8a8:	681b      	ldr	r3, [r3, #0]
 800e8aa:	2204      	movs	r2, #4
 800e8ac:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800e8ae:	687b      	ldr	r3, [r7, #4]
 800e8b0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e8b4:	f043 0202 	orr.w	r2, r3, #2
 800e8b8:	687b      	ldr	r3, [r7, #4]
 800e8ba:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800e8be:	687b      	ldr	r3, [r7, #4]
 800e8c0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e8c4:	2b00      	cmp	r3, #0
 800e8c6:	d006      	beq.n	800e8d6 <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800e8c8:	6878      	ldr	r0, [r7, #4]
 800e8ca:	f7f3 fcc5 	bl	8002258 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800e8ce:	687b      	ldr	r3, [r7, #4]
 800e8d0:	2200      	movs	r2, #0
 800e8d2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 800e8d6:	687b      	ldr	r3, [r7, #4]
 800e8d8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800e8dc:	b29b      	uxth	r3, r3
 800e8de:	2b00      	cmp	r3, #0
 800e8e0:	f040 80a0 	bne.w	800ea24 <UART_RxISR_8BIT_FIFOEN+0x290>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800e8e4:	687b      	ldr	r3, [r7, #4]
 800e8e6:	681b      	ldr	r3, [r3, #0]
 800e8e8:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e8ea:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800e8ec:	e853 3f00 	ldrex	r3, [r3]
 800e8f0:	66fb      	str	r3, [r7, #108]	@ 0x6c
   return(result);
 800e8f2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800e8f4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800e8f8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800e8fc:	687b      	ldr	r3, [r7, #4]
 800e8fe:	681b      	ldr	r3, [r3, #0]
 800e900:	461a      	mov	r2, r3
 800e902:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800e906:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800e908:	67ba      	str	r2, [r7, #120]	@ 0x78
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e90a:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 800e90c:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800e90e:	e841 2300 	strex	r3, r2, [r1]
 800e912:	677b      	str	r3, [r7, #116]	@ 0x74
   return(result);
 800e914:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800e916:	2b00      	cmp	r3, #0
 800e918:	d1e4      	bne.n	800e8e4 <UART_RxISR_8BIT_FIFOEN+0x150>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800e91a:	687b      	ldr	r3, [r7, #4]
 800e91c:	681b      	ldr	r3, [r3, #0]
 800e91e:	3308      	adds	r3, #8
 800e920:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e922:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800e924:	e853 3f00 	ldrex	r3, [r3]
 800e928:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 800e92a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800e92c:	4b6e      	ldr	r3, [pc, #440]	@ (800eae8 <UART_RxISR_8BIT_FIFOEN+0x354>)
 800e92e:	4013      	ands	r3, r2
 800e930:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800e934:	687b      	ldr	r3, [r7, #4]
 800e936:	681b      	ldr	r3, [r3, #0]
 800e938:	3308      	adds	r3, #8
 800e93a:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800e93e:	66ba      	str	r2, [r7, #104]	@ 0x68
 800e940:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e942:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 800e944:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800e946:	e841 2300 	strex	r3, r2, [r1]
 800e94a:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 800e94c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800e94e:	2b00      	cmp	r3, #0
 800e950:	d1e3      	bne.n	800e91a <UART_RxISR_8BIT_FIFOEN+0x186>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800e952:	687b      	ldr	r3, [r7, #4]
 800e954:	2220      	movs	r2, #32
 800e956:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800e95a:	687b      	ldr	r3, [r7, #4]
 800e95c:	2200      	movs	r2, #0
 800e95e:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 800e960:	687b      	ldr	r3, [r7, #4]
 800e962:	2200      	movs	r2, #0
 800e964:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800e966:	687b      	ldr	r3, [r7, #4]
 800e968:	681b      	ldr	r3, [r3, #0]
 800e96a:	4a60      	ldr	r2, [pc, #384]	@ (800eaec <UART_RxISR_8BIT_FIFOEN+0x358>)
 800e96c:	4293      	cmp	r3, r2
 800e96e:	d021      	beq.n	800e9b4 <UART_RxISR_8BIT_FIFOEN+0x220>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800e970:	687b      	ldr	r3, [r7, #4]
 800e972:	681b      	ldr	r3, [r3, #0]
 800e974:	685b      	ldr	r3, [r3, #4]
 800e976:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800e97a:	2b00      	cmp	r3, #0
 800e97c:	d01a      	beq.n	800e9b4 <UART_RxISR_8BIT_FIFOEN+0x220>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800e97e:	687b      	ldr	r3, [r7, #4]
 800e980:	681b      	ldr	r3, [r3, #0]
 800e982:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e984:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800e986:	e853 3f00 	ldrex	r3, [r3]
 800e98a:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800e98c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e98e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800e992:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800e996:	687b      	ldr	r3, [r7, #4]
 800e998:	681b      	ldr	r3, [r3, #0]
 800e99a:	461a      	mov	r2, r3
 800e99c:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800e9a0:	657b      	str	r3, [r7, #84]	@ 0x54
 800e9a2:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e9a4:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800e9a6:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800e9a8:	e841 2300 	strex	r3, r2, [r1]
 800e9ac:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800e9ae:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e9b0:	2b00      	cmp	r3, #0
 800e9b2:	d1e4      	bne.n	800e97e <UART_RxISR_8BIT_FIFOEN+0x1ea>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800e9b4:	687b      	ldr	r3, [r7, #4]
 800e9b6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800e9b8:	2b01      	cmp	r3, #1
 800e9ba:	d130      	bne.n	800ea1e <UART_RxISR_8BIT_FIFOEN+0x28a>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800e9bc:	687b      	ldr	r3, [r7, #4]
 800e9be:	2200      	movs	r2, #0
 800e9c0:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800e9c2:	687b      	ldr	r3, [r7, #4]
 800e9c4:	681b      	ldr	r3, [r3, #0]
 800e9c6:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e9c8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e9ca:	e853 3f00 	ldrex	r3, [r3]
 800e9ce:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800e9d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e9d2:	f023 0310 	bic.w	r3, r3, #16
 800e9d6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800e9da:	687b      	ldr	r3, [r7, #4]
 800e9dc:	681b      	ldr	r3, [r3, #0]
 800e9de:	461a      	mov	r2, r3
 800e9e0:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800e9e4:	643b      	str	r3, [r7, #64]	@ 0x40
 800e9e6:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e9e8:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800e9ea:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800e9ec:	e841 2300 	strex	r3, r2, [r1]
 800e9f0:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800e9f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e9f4:	2b00      	cmp	r3, #0
 800e9f6:	d1e4      	bne.n	800e9c2 <UART_RxISR_8BIT_FIFOEN+0x22e>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800e9f8:	687b      	ldr	r3, [r7, #4]
 800e9fa:	681b      	ldr	r3, [r3, #0]
 800e9fc:	69db      	ldr	r3, [r3, #28]
 800e9fe:	f003 0310 	and.w	r3, r3, #16
 800ea02:	2b10      	cmp	r3, #16
 800ea04:	d103      	bne.n	800ea0e <UART_RxISR_8BIT_FIFOEN+0x27a>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800ea06:	687b      	ldr	r3, [r7, #4]
 800ea08:	681b      	ldr	r3, [r3, #0]
 800ea0a:	2210      	movs	r2, #16
 800ea0c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800ea0e:	687b      	ldr	r3, [r7, #4]
 800ea10:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800ea14:	4619      	mov	r1, r3
 800ea16:	6878      	ldr	r0, [r7, #4]
 800ea18:	f7f3 fbfc 	bl	8002214 <HAL_UARTEx_RxEventCallback>
 800ea1c:	e002      	b.n	800ea24 <UART_RxISR_8BIT_FIFOEN+0x290>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 800ea1e:	6878      	ldr	r0, [r7, #4]
 800ea20:	f7f3 fc46 	bl	80022b0 <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800ea24:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
 800ea28:	2b00      	cmp	r3, #0
 800ea2a:	d006      	beq.n	800ea3a <UART_RxISR_8BIT_FIFOEN+0x2a6>
 800ea2c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ea30:	f003 0320 	and.w	r3, r3, #32
 800ea34:	2b00      	cmp	r3, #0
 800ea36:	f47f aed1 	bne.w	800e7dc <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 800ea3a:	687b      	ldr	r3, [r7, #4]
 800ea3c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800ea40:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800ea44:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800ea48:	2b00      	cmp	r3, #0
 800ea4a:	d049      	beq.n	800eae0 <UART_RxISR_8BIT_FIFOEN+0x34c>
 800ea4c:	687b      	ldr	r3, [r7, #4]
 800ea4e:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800ea52:	f8b7 208a 	ldrh.w	r2, [r7, #138]	@ 0x8a
 800ea56:	429a      	cmp	r2, r3
 800ea58:	d242      	bcs.n	800eae0 <UART_RxISR_8BIT_FIFOEN+0x34c>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800ea5a:	687b      	ldr	r3, [r7, #4]
 800ea5c:	681b      	ldr	r3, [r3, #0]
 800ea5e:	3308      	adds	r3, #8
 800ea60:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ea62:	6a3b      	ldr	r3, [r7, #32]
 800ea64:	e853 3f00 	ldrex	r3, [r3]
 800ea68:	61fb      	str	r3, [r7, #28]
   return(result);
 800ea6a:	69fb      	ldr	r3, [r7, #28]
 800ea6c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800ea70:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800ea74:	687b      	ldr	r3, [r7, #4]
 800ea76:	681b      	ldr	r3, [r3, #0]
 800ea78:	3308      	adds	r3, #8
 800ea7a:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 800ea7e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800ea80:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ea82:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800ea84:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800ea86:	e841 2300 	strex	r3, r2, [r1]
 800ea8a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800ea8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ea8e:	2b00      	cmp	r3, #0
 800ea90:	d1e3      	bne.n	800ea5a <UART_RxISR_8BIT_FIFOEN+0x2c6>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 800ea92:	687b      	ldr	r3, [r7, #4]
 800ea94:	4a16      	ldr	r2, [pc, #88]	@ (800eaf0 <UART_RxISR_8BIT_FIFOEN+0x35c>)
 800ea96:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800ea98:	687b      	ldr	r3, [r7, #4]
 800ea9a:	681b      	ldr	r3, [r3, #0]
 800ea9c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ea9e:	68fb      	ldr	r3, [r7, #12]
 800eaa0:	e853 3f00 	ldrex	r3, [r3]
 800eaa4:	60bb      	str	r3, [r7, #8]
   return(result);
 800eaa6:	68bb      	ldr	r3, [r7, #8]
 800eaa8:	f043 0320 	orr.w	r3, r3, #32
 800eaac:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800eab0:	687b      	ldr	r3, [r7, #4]
 800eab2:	681b      	ldr	r3, [r3, #0]
 800eab4:	461a      	mov	r2, r3
 800eab6:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800eaba:	61bb      	str	r3, [r7, #24]
 800eabc:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800eabe:	6979      	ldr	r1, [r7, #20]
 800eac0:	69ba      	ldr	r2, [r7, #24]
 800eac2:	e841 2300 	strex	r3, r2, [r1]
 800eac6:	613b      	str	r3, [r7, #16]
   return(result);
 800eac8:	693b      	ldr	r3, [r7, #16]
 800eaca:	2b00      	cmp	r3, #0
 800eacc:	d1e4      	bne.n	800ea98 <UART_RxISR_8BIT_FIFOEN+0x304>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800eace:	e007      	b.n	800eae0 <UART_RxISR_8BIT_FIFOEN+0x34c>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800ead0:	687b      	ldr	r3, [r7, #4]
 800ead2:	681b      	ldr	r3, [r3, #0]
 800ead4:	699a      	ldr	r2, [r3, #24]
 800ead6:	687b      	ldr	r3, [r7, #4]
 800ead8:	681b      	ldr	r3, [r3, #0]
 800eada:	f042 0208 	orr.w	r2, r2, #8
 800eade:	619a      	str	r2, [r3, #24]
}
 800eae0:	bf00      	nop
 800eae2:	37b0      	adds	r7, #176	@ 0xb0
 800eae4:	46bd      	mov	sp, r7
 800eae6:	bd80      	pop	{r7, pc}
 800eae8:	effffffe 	.word	0xeffffffe
 800eaec:	58000c00 	.word	0x58000c00
 800eaf0:	0800e425 	.word	0x0800e425

0800eaf4 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800eaf4:	b580      	push	{r7, lr}
 800eaf6:	b0ae      	sub	sp, #184	@ 0xb8
 800eaf8:	af00      	add	r7, sp, #0
 800eafa:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 800eafc:	687b      	ldr	r3, [r7, #4]
 800eafe:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800eb02:	f8a7 30b2 	strh.w	r3, [r7, #178]	@ 0xb2
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800eb06:	687b      	ldr	r3, [r7, #4]
 800eb08:	681b      	ldr	r3, [r3, #0]
 800eb0a:	69db      	ldr	r3, [r3, #28]
 800eb0c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 800eb10:	687b      	ldr	r3, [r7, #4]
 800eb12:	681b      	ldr	r3, [r3, #0]
 800eb14:	681b      	ldr	r3, [r3, #0]
 800eb16:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800eb1a:	687b      	ldr	r3, [r7, #4]
 800eb1c:	681b      	ldr	r3, [r3, #0]
 800eb1e:	689b      	ldr	r3, [r3, #8]
 800eb20:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800eb24:	687b      	ldr	r3, [r7, #4]
 800eb26:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800eb2a:	2b22      	cmp	r3, #34	@ 0x22
 800eb2c:	f040 8184 	bne.w	800ee38 <UART_RxISR_16BIT_FIFOEN+0x344>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 800eb30:	687b      	ldr	r3, [r7, #4]
 800eb32:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800eb36:	f8a7 30a6 	strh.w	r3, [r7, #166]	@ 0xa6
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800eb3a:	e127      	b.n	800ed8c <UART_RxISR_16BIT_FIFOEN+0x298>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800eb3c:	687b      	ldr	r3, [r7, #4]
 800eb3e:	681b      	ldr	r3, [r3, #0]
 800eb40:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800eb42:	f8a7 30a4 	strh.w	r3, [r7, #164]	@ 0xa4
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 800eb46:	687b      	ldr	r3, [r7, #4]
 800eb48:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800eb4a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
      *tmp = (uint16_t)(uhdata & uhMask);
 800eb4e:	f8b7 20a4 	ldrh.w	r2, [r7, #164]	@ 0xa4
 800eb52:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	@ 0xb2
 800eb56:	4013      	ands	r3, r2
 800eb58:	b29a      	uxth	r2, r3
 800eb5a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800eb5e:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800eb60:	687b      	ldr	r3, [r7, #4]
 800eb62:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800eb64:	1c9a      	adds	r2, r3, #2
 800eb66:	687b      	ldr	r3, [r7, #4]
 800eb68:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 800eb6a:	687b      	ldr	r3, [r7, #4]
 800eb6c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800eb70:	b29b      	uxth	r3, r3
 800eb72:	3b01      	subs	r3, #1
 800eb74:	b29a      	uxth	r2, r3
 800eb76:	687b      	ldr	r3, [r7, #4]
 800eb78:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 800eb7c:	687b      	ldr	r3, [r7, #4]
 800eb7e:	681b      	ldr	r3, [r3, #0]
 800eb80:	69db      	ldr	r3, [r3, #28]
 800eb82:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800eb86:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800eb8a:	f003 0307 	and.w	r3, r3, #7
 800eb8e:	2b00      	cmp	r3, #0
 800eb90:	d053      	beq.n	800ec3a <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800eb92:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800eb96:	f003 0301 	and.w	r3, r3, #1
 800eb9a:	2b00      	cmp	r3, #0
 800eb9c:	d011      	beq.n	800ebc2 <UART_RxISR_16BIT_FIFOEN+0xce>
 800eb9e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800eba2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800eba6:	2b00      	cmp	r3, #0
 800eba8:	d00b      	beq.n	800ebc2 <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800ebaa:	687b      	ldr	r3, [r7, #4]
 800ebac:	681b      	ldr	r3, [r3, #0]
 800ebae:	2201      	movs	r2, #1
 800ebb0:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800ebb2:	687b      	ldr	r3, [r7, #4]
 800ebb4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ebb8:	f043 0201 	orr.w	r2, r3, #1
 800ebbc:	687b      	ldr	r3, [r7, #4]
 800ebbe:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800ebc2:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800ebc6:	f003 0302 	and.w	r3, r3, #2
 800ebca:	2b00      	cmp	r3, #0
 800ebcc:	d011      	beq.n	800ebf2 <UART_RxISR_16BIT_FIFOEN+0xfe>
 800ebce:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800ebd2:	f003 0301 	and.w	r3, r3, #1
 800ebd6:	2b00      	cmp	r3, #0
 800ebd8:	d00b      	beq.n	800ebf2 <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800ebda:	687b      	ldr	r3, [r7, #4]
 800ebdc:	681b      	ldr	r3, [r3, #0]
 800ebde:	2202      	movs	r2, #2
 800ebe0:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800ebe2:	687b      	ldr	r3, [r7, #4]
 800ebe4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ebe8:	f043 0204 	orr.w	r2, r3, #4
 800ebec:	687b      	ldr	r3, [r7, #4]
 800ebee:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800ebf2:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800ebf6:	f003 0304 	and.w	r3, r3, #4
 800ebfa:	2b00      	cmp	r3, #0
 800ebfc:	d011      	beq.n	800ec22 <UART_RxISR_16BIT_FIFOEN+0x12e>
 800ebfe:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800ec02:	f003 0301 	and.w	r3, r3, #1
 800ec06:	2b00      	cmp	r3, #0
 800ec08:	d00b      	beq.n	800ec22 <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800ec0a:	687b      	ldr	r3, [r7, #4]
 800ec0c:	681b      	ldr	r3, [r3, #0]
 800ec0e:	2204      	movs	r2, #4
 800ec10:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800ec12:	687b      	ldr	r3, [r7, #4]
 800ec14:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ec18:	f043 0202 	orr.w	r2, r3, #2
 800ec1c:	687b      	ldr	r3, [r7, #4]
 800ec1e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800ec22:	687b      	ldr	r3, [r7, #4]
 800ec24:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ec28:	2b00      	cmp	r3, #0
 800ec2a:	d006      	beq.n	800ec3a <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800ec2c:	6878      	ldr	r0, [r7, #4]
 800ec2e:	f7f3 fb13 	bl	8002258 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ec32:	687b      	ldr	r3, [r7, #4]
 800ec34:	2200      	movs	r2, #0
 800ec36:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 800ec3a:	687b      	ldr	r3, [r7, #4]
 800ec3c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800ec40:	b29b      	uxth	r3, r3
 800ec42:	2b00      	cmp	r3, #0
 800ec44:	f040 80a2 	bne.w	800ed8c <UART_RxISR_16BIT_FIFOEN+0x298>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800ec48:	687b      	ldr	r3, [r7, #4]
 800ec4a:	681b      	ldr	r3, [r3, #0]
 800ec4c:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ec4e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800ec50:	e853 3f00 	ldrex	r3, [r3]
 800ec54:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800ec56:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800ec58:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800ec5c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800ec60:	687b      	ldr	r3, [r7, #4]
 800ec62:	681b      	ldr	r3, [r3, #0]
 800ec64:	461a      	mov	r2, r3
 800ec66:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800ec6a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800ec6e:	67fa      	str	r2, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ec70:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800ec72:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800ec76:	e841 2300 	strex	r3, r2, [r1]
 800ec7a:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800ec7c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800ec7e:	2b00      	cmp	r3, #0
 800ec80:	d1e2      	bne.n	800ec48 <UART_RxISR_16BIT_FIFOEN+0x154>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800ec82:	687b      	ldr	r3, [r7, #4]
 800ec84:	681b      	ldr	r3, [r3, #0]
 800ec86:	3308      	adds	r3, #8
 800ec88:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ec8a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800ec8c:	e853 3f00 	ldrex	r3, [r3]
 800ec90:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800ec92:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800ec94:	4b6e      	ldr	r3, [pc, #440]	@ (800ee50 <UART_RxISR_16BIT_FIFOEN+0x35c>)
 800ec96:	4013      	ands	r3, r2
 800ec98:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800ec9c:	687b      	ldr	r3, [r7, #4]
 800ec9e:	681b      	ldr	r3, [r3, #0]
 800eca0:	3308      	adds	r3, #8
 800eca2:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 800eca6:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800eca8:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ecaa:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800ecac:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800ecae:	e841 2300 	strex	r3, r2, [r1]
 800ecb2:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800ecb4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800ecb6:	2b00      	cmp	r3, #0
 800ecb8:	d1e3      	bne.n	800ec82 <UART_RxISR_16BIT_FIFOEN+0x18e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800ecba:	687b      	ldr	r3, [r7, #4]
 800ecbc:	2220      	movs	r2, #32
 800ecbe:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800ecc2:	687b      	ldr	r3, [r7, #4]
 800ecc4:	2200      	movs	r2, #0
 800ecc6:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 800ecc8:	687b      	ldr	r3, [r7, #4]
 800ecca:	2200      	movs	r2, #0
 800eccc:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800ecce:	687b      	ldr	r3, [r7, #4]
 800ecd0:	681b      	ldr	r3, [r3, #0]
 800ecd2:	4a60      	ldr	r2, [pc, #384]	@ (800ee54 <UART_RxISR_16BIT_FIFOEN+0x360>)
 800ecd4:	4293      	cmp	r3, r2
 800ecd6:	d021      	beq.n	800ed1c <UART_RxISR_16BIT_FIFOEN+0x228>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800ecd8:	687b      	ldr	r3, [r7, #4]
 800ecda:	681b      	ldr	r3, [r3, #0]
 800ecdc:	685b      	ldr	r3, [r3, #4]
 800ecde:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800ece2:	2b00      	cmp	r3, #0
 800ece4:	d01a      	beq.n	800ed1c <UART_RxISR_16BIT_FIFOEN+0x228>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800ece6:	687b      	ldr	r3, [r7, #4]
 800ece8:	681b      	ldr	r3, [r3, #0]
 800ecea:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ecec:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ecee:	e853 3f00 	ldrex	r3, [r3]
 800ecf2:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800ecf4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800ecf6:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800ecfa:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800ecfe:	687b      	ldr	r3, [r7, #4]
 800ed00:	681b      	ldr	r3, [r3, #0]
 800ed02:	461a      	mov	r2, r3
 800ed04:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800ed08:	65bb      	str	r3, [r7, #88]	@ 0x58
 800ed0a:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ed0c:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800ed0e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800ed10:	e841 2300 	strex	r3, r2, [r1]
 800ed14:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800ed16:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800ed18:	2b00      	cmp	r3, #0
 800ed1a:	d1e4      	bne.n	800ece6 <UART_RxISR_16BIT_FIFOEN+0x1f2>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800ed1c:	687b      	ldr	r3, [r7, #4]
 800ed1e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800ed20:	2b01      	cmp	r3, #1
 800ed22:	d130      	bne.n	800ed86 <UART_RxISR_16BIT_FIFOEN+0x292>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ed24:	687b      	ldr	r3, [r7, #4]
 800ed26:	2200      	movs	r2, #0
 800ed28:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800ed2a:	687b      	ldr	r3, [r7, #4]
 800ed2c:	681b      	ldr	r3, [r3, #0]
 800ed2e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ed30:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ed32:	e853 3f00 	ldrex	r3, [r3]
 800ed36:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800ed38:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ed3a:	f023 0310 	bic.w	r3, r3, #16
 800ed3e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800ed42:	687b      	ldr	r3, [r7, #4]
 800ed44:	681b      	ldr	r3, [r3, #0]
 800ed46:	461a      	mov	r2, r3
 800ed48:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800ed4c:	647b      	str	r3, [r7, #68]	@ 0x44
 800ed4e:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ed50:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800ed52:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800ed54:	e841 2300 	strex	r3, r2, [r1]
 800ed58:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800ed5a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ed5c:	2b00      	cmp	r3, #0
 800ed5e:	d1e4      	bne.n	800ed2a <UART_RxISR_16BIT_FIFOEN+0x236>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800ed60:	687b      	ldr	r3, [r7, #4]
 800ed62:	681b      	ldr	r3, [r3, #0]
 800ed64:	69db      	ldr	r3, [r3, #28]
 800ed66:	f003 0310 	and.w	r3, r3, #16
 800ed6a:	2b10      	cmp	r3, #16
 800ed6c:	d103      	bne.n	800ed76 <UART_RxISR_16BIT_FIFOEN+0x282>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800ed6e:	687b      	ldr	r3, [r7, #4]
 800ed70:	681b      	ldr	r3, [r3, #0]
 800ed72:	2210      	movs	r2, #16
 800ed74:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800ed76:	687b      	ldr	r3, [r7, #4]
 800ed78:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800ed7c:	4619      	mov	r1, r3
 800ed7e:	6878      	ldr	r0, [r7, #4]
 800ed80:	f7f3 fa48 	bl	8002214 <HAL_UARTEx_RxEventCallback>
 800ed84:	e002      	b.n	800ed8c <UART_RxISR_16BIT_FIFOEN+0x298>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 800ed86:	6878      	ldr	r0, [r7, #4]
 800ed88:	f7f3 fa92 	bl	80022b0 <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800ed8c:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	@ 0xa6
 800ed90:	2b00      	cmp	r3, #0
 800ed92:	d006      	beq.n	800eda2 <UART_RxISR_16BIT_FIFOEN+0x2ae>
 800ed94:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800ed98:	f003 0320 	and.w	r3, r3, #32
 800ed9c:	2b00      	cmp	r3, #0
 800ed9e:	f47f aecd 	bne.w	800eb3c <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 800eda2:	687b      	ldr	r3, [r7, #4]
 800eda4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800eda8:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800edac:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 800edb0:	2b00      	cmp	r3, #0
 800edb2:	d049      	beq.n	800ee48 <UART_RxISR_16BIT_FIFOEN+0x354>
 800edb4:	687b      	ldr	r3, [r7, #4]
 800edb6:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800edba:	f8b7 208e 	ldrh.w	r2, [r7, #142]	@ 0x8e
 800edbe:	429a      	cmp	r2, r3
 800edc0:	d242      	bcs.n	800ee48 <UART_RxISR_16BIT_FIFOEN+0x354>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800edc2:	687b      	ldr	r3, [r7, #4]
 800edc4:	681b      	ldr	r3, [r3, #0]
 800edc6:	3308      	adds	r3, #8
 800edc8:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800edca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800edcc:	e853 3f00 	ldrex	r3, [r3]
 800edd0:	623b      	str	r3, [r7, #32]
   return(result);
 800edd2:	6a3b      	ldr	r3, [r7, #32]
 800edd4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800edd8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800eddc:	687b      	ldr	r3, [r7, #4]
 800edde:	681b      	ldr	r3, [r3, #0]
 800ede0:	3308      	adds	r3, #8
 800ede2:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 800ede6:	633a      	str	r2, [r7, #48]	@ 0x30
 800ede8:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800edea:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800edec:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800edee:	e841 2300 	strex	r3, r2, [r1]
 800edf2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800edf4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800edf6:	2b00      	cmp	r3, #0
 800edf8:	d1e3      	bne.n	800edc2 <UART_RxISR_16BIT_FIFOEN+0x2ce>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 800edfa:	687b      	ldr	r3, [r7, #4]
 800edfc:	4a16      	ldr	r2, [pc, #88]	@ (800ee58 <UART_RxISR_16BIT_FIFOEN+0x364>)
 800edfe:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800ee00:	687b      	ldr	r3, [r7, #4]
 800ee02:	681b      	ldr	r3, [r3, #0]
 800ee04:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ee06:	693b      	ldr	r3, [r7, #16]
 800ee08:	e853 3f00 	ldrex	r3, [r3]
 800ee0c:	60fb      	str	r3, [r7, #12]
   return(result);
 800ee0e:	68fb      	ldr	r3, [r7, #12]
 800ee10:	f043 0320 	orr.w	r3, r3, #32
 800ee14:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800ee18:	687b      	ldr	r3, [r7, #4]
 800ee1a:	681b      	ldr	r3, [r3, #0]
 800ee1c:	461a      	mov	r2, r3
 800ee1e:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800ee22:	61fb      	str	r3, [r7, #28]
 800ee24:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ee26:	69b9      	ldr	r1, [r7, #24]
 800ee28:	69fa      	ldr	r2, [r7, #28]
 800ee2a:	e841 2300 	strex	r3, r2, [r1]
 800ee2e:	617b      	str	r3, [r7, #20]
   return(result);
 800ee30:	697b      	ldr	r3, [r7, #20]
 800ee32:	2b00      	cmp	r3, #0
 800ee34:	d1e4      	bne.n	800ee00 <UART_RxISR_16BIT_FIFOEN+0x30c>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800ee36:	e007      	b.n	800ee48 <UART_RxISR_16BIT_FIFOEN+0x354>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800ee38:	687b      	ldr	r3, [r7, #4]
 800ee3a:	681b      	ldr	r3, [r3, #0]
 800ee3c:	699a      	ldr	r2, [r3, #24]
 800ee3e:	687b      	ldr	r3, [r7, #4]
 800ee40:	681b      	ldr	r3, [r3, #0]
 800ee42:	f042 0208 	orr.w	r2, r2, #8
 800ee46:	619a      	str	r2, [r3, #24]
}
 800ee48:	bf00      	nop
 800ee4a:	37b8      	adds	r7, #184	@ 0xb8
 800ee4c:	46bd      	mov	sp, r7
 800ee4e:	bd80      	pop	{r7, pc}
 800ee50:	effffffe 	.word	0xeffffffe
 800ee54:	58000c00 	.word	0x58000c00
 800ee58:	0800e5dd 	.word	0x0800e5dd

0800ee5c <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800ee5c:	b480      	push	{r7}
 800ee5e:	b083      	sub	sp, #12
 800ee60:	af00      	add	r7, sp, #0
 800ee62:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800ee64:	bf00      	nop
 800ee66:	370c      	adds	r7, #12
 800ee68:	46bd      	mov	sp, r7
 800ee6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ee6e:	4770      	bx	lr

0800ee70 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800ee70:	b480      	push	{r7}
 800ee72:	b083      	sub	sp, #12
 800ee74:	af00      	add	r7, sp, #0
 800ee76:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800ee78:	bf00      	nop
 800ee7a:	370c      	adds	r7, #12
 800ee7c:	46bd      	mov	sp, r7
 800ee7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ee82:	4770      	bx	lr

0800ee84 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800ee84:	b480      	push	{r7}
 800ee86:	b083      	sub	sp, #12
 800ee88:	af00      	add	r7, sp, #0
 800ee8a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800ee8c:	bf00      	nop
 800ee8e:	370c      	adds	r7, #12
 800ee90:	46bd      	mov	sp, r7
 800ee92:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ee96:	4770      	bx	lr

0800ee98 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800ee98:	b480      	push	{r7}
 800ee9a:	b085      	sub	sp, #20
 800ee9c:	af00      	add	r7, sp, #0
 800ee9e:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800eea0:	687b      	ldr	r3, [r7, #4]
 800eea2:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800eea6:	2b01      	cmp	r3, #1
 800eea8:	d101      	bne.n	800eeae <HAL_UARTEx_DisableFifoMode+0x16>
 800eeaa:	2302      	movs	r3, #2
 800eeac:	e027      	b.n	800eefe <HAL_UARTEx_DisableFifoMode+0x66>
 800eeae:	687b      	ldr	r3, [r7, #4]
 800eeb0:	2201      	movs	r2, #1
 800eeb2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800eeb6:	687b      	ldr	r3, [r7, #4]
 800eeb8:	2224      	movs	r2, #36	@ 0x24
 800eeba:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800eebe:	687b      	ldr	r3, [r7, #4]
 800eec0:	681b      	ldr	r3, [r3, #0]
 800eec2:	681b      	ldr	r3, [r3, #0]
 800eec4:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800eec6:	687b      	ldr	r3, [r7, #4]
 800eec8:	681b      	ldr	r3, [r3, #0]
 800eeca:	681a      	ldr	r2, [r3, #0]
 800eecc:	687b      	ldr	r3, [r7, #4]
 800eece:	681b      	ldr	r3, [r3, #0]
 800eed0:	f022 0201 	bic.w	r2, r2, #1
 800eed4:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800eed6:	68fb      	ldr	r3, [r7, #12]
 800eed8:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800eedc:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800eede:	687b      	ldr	r3, [r7, #4]
 800eee0:	2200      	movs	r2, #0
 800eee2:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800eee4:	687b      	ldr	r3, [r7, #4]
 800eee6:	681b      	ldr	r3, [r3, #0]
 800eee8:	68fa      	ldr	r2, [r7, #12]
 800eeea:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800eeec:	687b      	ldr	r3, [r7, #4]
 800eeee:	2220      	movs	r2, #32
 800eef0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800eef4:	687b      	ldr	r3, [r7, #4]
 800eef6:	2200      	movs	r2, #0
 800eef8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800eefc:	2300      	movs	r3, #0
}
 800eefe:	4618      	mov	r0, r3
 800ef00:	3714      	adds	r7, #20
 800ef02:	46bd      	mov	sp, r7
 800ef04:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ef08:	4770      	bx	lr

0800ef0a <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800ef0a:	b580      	push	{r7, lr}
 800ef0c:	b084      	sub	sp, #16
 800ef0e:	af00      	add	r7, sp, #0
 800ef10:	6078      	str	r0, [r7, #4]
 800ef12:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800ef14:	687b      	ldr	r3, [r7, #4]
 800ef16:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800ef1a:	2b01      	cmp	r3, #1
 800ef1c:	d101      	bne.n	800ef22 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800ef1e:	2302      	movs	r3, #2
 800ef20:	e02d      	b.n	800ef7e <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800ef22:	687b      	ldr	r3, [r7, #4]
 800ef24:	2201      	movs	r2, #1
 800ef26:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800ef2a:	687b      	ldr	r3, [r7, #4]
 800ef2c:	2224      	movs	r2, #36	@ 0x24
 800ef2e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800ef32:	687b      	ldr	r3, [r7, #4]
 800ef34:	681b      	ldr	r3, [r3, #0]
 800ef36:	681b      	ldr	r3, [r3, #0]
 800ef38:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800ef3a:	687b      	ldr	r3, [r7, #4]
 800ef3c:	681b      	ldr	r3, [r3, #0]
 800ef3e:	681a      	ldr	r2, [r3, #0]
 800ef40:	687b      	ldr	r3, [r7, #4]
 800ef42:	681b      	ldr	r3, [r3, #0]
 800ef44:	f022 0201 	bic.w	r2, r2, #1
 800ef48:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800ef4a:	687b      	ldr	r3, [r7, #4]
 800ef4c:	681b      	ldr	r3, [r3, #0]
 800ef4e:	689b      	ldr	r3, [r3, #8]
 800ef50:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800ef54:	687b      	ldr	r3, [r7, #4]
 800ef56:	681b      	ldr	r3, [r3, #0]
 800ef58:	683a      	ldr	r2, [r7, #0]
 800ef5a:	430a      	orrs	r2, r1
 800ef5c:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800ef5e:	6878      	ldr	r0, [r7, #4]
 800ef60:	f000 f850 	bl	800f004 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800ef64:	687b      	ldr	r3, [r7, #4]
 800ef66:	681b      	ldr	r3, [r3, #0]
 800ef68:	68fa      	ldr	r2, [r7, #12]
 800ef6a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800ef6c:	687b      	ldr	r3, [r7, #4]
 800ef6e:	2220      	movs	r2, #32
 800ef70:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800ef74:	687b      	ldr	r3, [r7, #4]
 800ef76:	2200      	movs	r2, #0
 800ef78:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800ef7c:	2300      	movs	r3, #0
}
 800ef7e:	4618      	mov	r0, r3
 800ef80:	3710      	adds	r7, #16
 800ef82:	46bd      	mov	sp, r7
 800ef84:	bd80      	pop	{r7, pc}

0800ef86 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800ef86:	b580      	push	{r7, lr}
 800ef88:	b084      	sub	sp, #16
 800ef8a:	af00      	add	r7, sp, #0
 800ef8c:	6078      	str	r0, [r7, #4]
 800ef8e:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800ef90:	687b      	ldr	r3, [r7, #4]
 800ef92:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800ef96:	2b01      	cmp	r3, #1
 800ef98:	d101      	bne.n	800ef9e <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800ef9a:	2302      	movs	r3, #2
 800ef9c:	e02d      	b.n	800effa <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800ef9e:	687b      	ldr	r3, [r7, #4]
 800efa0:	2201      	movs	r2, #1
 800efa2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800efa6:	687b      	ldr	r3, [r7, #4]
 800efa8:	2224      	movs	r2, #36	@ 0x24
 800efaa:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800efae:	687b      	ldr	r3, [r7, #4]
 800efb0:	681b      	ldr	r3, [r3, #0]
 800efb2:	681b      	ldr	r3, [r3, #0]
 800efb4:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800efb6:	687b      	ldr	r3, [r7, #4]
 800efb8:	681b      	ldr	r3, [r3, #0]
 800efba:	681a      	ldr	r2, [r3, #0]
 800efbc:	687b      	ldr	r3, [r7, #4]
 800efbe:	681b      	ldr	r3, [r3, #0]
 800efc0:	f022 0201 	bic.w	r2, r2, #1
 800efc4:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800efc6:	687b      	ldr	r3, [r7, #4]
 800efc8:	681b      	ldr	r3, [r3, #0]
 800efca:	689b      	ldr	r3, [r3, #8]
 800efcc:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800efd0:	687b      	ldr	r3, [r7, #4]
 800efd2:	681b      	ldr	r3, [r3, #0]
 800efd4:	683a      	ldr	r2, [r7, #0]
 800efd6:	430a      	orrs	r2, r1
 800efd8:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800efda:	6878      	ldr	r0, [r7, #4]
 800efdc:	f000 f812 	bl	800f004 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800efe0:	687b      	ldr	r3, [r7, #4]
 800efe2:	681b      	ldr	r3, [r3, #0]
 800efe4:	68fa      	ldr	r2, [r7, #12]
 800efe6:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800efe8:	687b      	ldr	r3, [r7, #4]
 800efea:	2220      	movs	r2, #32
 800efec:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800eff0:	687b      	ldr	r3, [r7, #4]
 800eff2:	2200      	movs	r2, #0
 800eff4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800eff8:	2300      	movs	r3, #0
}
 800effa:	4618      	mov	r0, r3
 800effc:	3710      	adds	r7, #16
 800effe:	46bd      	mov	sp, r7
 800f000:	bd80      	pop	{r7, pc}
	...

0800f004 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800f004:	b480      	push	{r7}
 800f006:	b085      	sub	sp, #20
 800f008:	af00      	add	r7, sp, #0
 800f00a:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800f00c:	687b      	ldr	r3, [r7, #4]
 800f00e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800f010:	2b00      	cmp	r3, #0
 800f012:	d108      	bne.n	800f026 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800f014:	687b      	ldr	r3, [r7, #4]
 800f016:	2201      	movs	r2, #1
 800f018:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800f01c:	687b      	ldr	r3, [r7, #4]
 800f01e:	2201      	movs	r2, #1
 800f020:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800f024:	e031      	b.n	800f08a <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800f026:	2310      	movs	r3, #16
 800f028:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800f02a:	2310      	movs	r3, #16
 800f02c:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800f02e:	687b      	ldr	r3, [r7, #4]
 800f030:	681b      	ldr	r3, [r3, #0]
 800f032:	689b      	ldr	r3, [r3, #8]
 800f034:	0e5b      	lsrs	r3, r3, #25
 800f036:	b2db      	uxtb	r3, r3
 800f038:	f003 0307 	and.w	r3, r3, #7
 800f03c:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800f03e:	687b      	ldr	r3, [r7, #4]
 800f040:	681b      	ldr	r3, [r3, #0]
 800f042:	689b      	ldr	r3, [r3, #8]
 800f044:	0f5b      	lsrs	r3, r3, #29
 800f046:	b2db      	uxtb	r3, r3
 800f048:	f003 0307 	and.w	r3, r3, #7
 800f04c:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800f04e:	7bbb      	ldrb	r3, [r7, #14]
 800f050:	7b3a      	ldrb	r2, [r7, #12]
 800f052:	4911      	ldr	r1, [pc, #68]	@ (800f098 <UARTEx_SetNbDataToProcess+0x94>)
 800f054:	5c8a      	ldrb	r2, [r1, r2]
 800f056:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800f05a:	7b3a      	ldrb	r2, [r7, #12]
 800f05c:	490f      	ldr	r1, [pc, #60]	@ (800f09c <UARTEx_SetNbDataToProcess+0x98>)
 800f05e:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800f060:	fb93 f3f2 	sdiv	r3, r3, r2
 800f064:	b29a      	uxth	r2, r3
 800f066:	687b      	ldr	r3, [r7, #4]
 800f068:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800f06c:	7bfb      	ldrb	r3, [r7, #15]
 800f06e:	7b7a      	ldrb	r2, [r7, #13]
 800f070:	4909      	ldr	r1, [pc, #36]	@ (800f098 <UARTEx_SetNbDataToProcess+0x94>)
 800f072:	5c8a      	ldrb	r2, [r1, r2]
 800f074:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800f078:	7b7a      	ldrb	r2, [r7, #13]
 800f07a:	4908      	ldr	r1, [pc, #32]	@ (800f09c <UARTEx_SetNbDataToProcess+0x98>)
 800f07c:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800f07e:	fb93 f3f2 	sdiv	r3, r3, r2
 800f082:	b29a      	uxth	r2, r3
 800f084:	687b      	ldr	r3, [r7, #4]
 800f086:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800f08a:	bf00      	nop
 800f08c:	3714      	adds	r7, #20
 800f08e:	46bd      	mov	sp, r7
 800f090:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f094:	4770      	bx	lr
 800f096:	bf00      	nop
 800f098:	080142fc 	.word	0x080142fc
 800f09c:	08014304 	.word	0x08014304

0800f0a0 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 800f0a0:	b480      	push	{r7}
 800f0a2:	b085      	sub	sp, #20
 800f0a4:	af00      	add	r7, sp, #0
 800f0a6:	4603      	mov	r3, r0
 800f0a8:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 800f0aa:	2300      	movs	r3, #0
 800f0ac:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 800f0ae:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800f0b2:	2b84      	cmp	r3, #132	@ 0x84
 800f0b4:	d005      	beq.n	800f0c2 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 800f0b6:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800f0ba:	68fb      	ldr	r3, [r7, #12]
 800f0bc:	4413      	add	r3, r2
 800f0be:	3303      	adds	r3, #3
 800f0c0:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 800f0c2:	68fb      	ldr	r3, [r7, #12]
}
 800f0c4:	4618      	mov	r0, r3
 800f0c6:	3714      	adds	r7, #20
 800f0c8:	46bd      	mov	sp, r7
 800f0ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f0ce:	4770      	bx	lr

0800f0d0 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 800f0d0:	b580      	push	{r7, lr}
 800f0d2:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 800f0d4:	f001 f804 	bl	80100e0 <vTaskStartScheduler>
  
  return osOK;
 800f0d8:	2300      	movs	r3, #0
}
 800f0da:	4618      	mov	r0, r3
 800f0dc:	bd80      	pop	{r7, pc}

0800f0de <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 800f0de:	b5f0      	push	{r4, r5, r6, r7, lr}
 800f0e0:	b089      	sub	sp, #36	@ 0x24
 800f0e2:	af04      	add	r7, sp, #16
 800f0e4:	6078      	str	r0, [r7, #4]
 800f0e6:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 800f0e8:	687b      	ldr	r3, [r7, #4]
 800f0ea:	695b      	ldr	r3, [r3, #20]
 800f0ec:	2b00      	cmp	r3, #0
 800f0ee:	d020      	beq.n	800f132 <osThreadCreate+0x54>
 800f0f0:	687b      	ldr	r3, [r7, #4]
 800f0f2:	699b      	ldr	r3, [r3, #24]
 800f0f4:	2b00      	cmp	r3, #0
 800f0f6:	d01c      	beq.n	800f132 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800f0f8:	687b      	ldr	r3, [r7, #4]
 800f0fa:	685c      	ldr	r4, [r3, #4]
 800f0fc:	687b      	ldr	r3, [r7, #4]
 800f0fe:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800f100:	687b      	ldr	r3, [r7, #4]
 800f102:	691e      	ldr	r6, [r3, #16]
 800f104:	687b      	ldr	r3, [r7, #4]
 800f106:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800f10a:	4618      	mov	r0, r3
 800f10c:	f7ff ffc8 	bl	800f0a0 <makeFreeRtosPriority>
 800f110:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 800f112:	687b      	ldr	r3, [r7, #4]
 800f114:	695b      	ldr	r3, [r3, #20]
 800f116:	687a      	ldr	r2, [r7, #4]
 800f118:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800f11a:	9202      	str	r2, [sp, #8]
 800f11c:	9301      	str	r3, [sp, #4]
 800f11e:	9100      	str	r1, [sp, #0]
 800f120:	683b      	ldr	r3, [r7, #0]
 800f122:	4632      	mov	r2, r6
 800f124:	4629      	mov	r1, r5
 800f126:	4620      	mov	r0, r4
 800f128:	f000 fde8 	bl	800fcfc <xTaskCreateStatic>
 800f12c:	4603      	mov	r3, r0
 800f12e:	60fb      	str	r3, [r7, #12]
 800f130:	e01c      	b.n	800f16c <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800f132:	687b      	ldr	r3, [r7, #4]
 800f134:	685c      	ldr	r4, [r3, #4]
 800f136:	687b      	ldr	r3, [r7, #4]
 800f138:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800f13a:	687b      	ldr	r3, [r7, #4]
 800f13c:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800f13e:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800f140:	687b      	ldr	r3, [r7, #4]
 800f142:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800f146:	4618      	mov	r0, r3
 800f148:	f7ff ffaa 	bl	800f0a0 <makeFreeRtosPriority>
 800f14c:	4602      	mov	r2, r0
 800f14e:	f107 030c 	add.w	r3, r7, #12
 800f152:	9301      	str	r3, [sp, #4]
 800f154:	9200      	str	r2, [sp, #0]
 800f156:	683b      	ldr	r3, [r7, #0]
 800f158:	4632      	mov	r2, r6
 800f15a:	4629      	mov	r1, r5
 800f15c:	4620      	mov	r0, r4
 800f15e:	f000 fe2d 	bl	800fdbc <xTaskCreate>
 800f162:	4603      	mov	r3, r0
 800f164:	2b01      	cmp	r3, #1
 800f166:	d001      	beq.n	800f16c <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 800f168:	2300      	movs	r3, #0
 800f16a:	e000      	b.n	800f16e <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 800f16c:	68fb      	ldr	r3, [r7, #12]
}
 800f16e:	4618      	mov	r0, r3
 800f170:	3714      	adds	r7, #20
 800f172:	46bd      	mov	sp, r7
 800f174:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800f176 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 800f176:	b580      	push	{r7, lr}
 800f178:	b084      	sub	sp, #16
 800f17a:	af00      	add	r7, sp, #0
 800f17c:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 800f17e:	687b      	ldr	r3, [r7, #4]
 800f180:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 800f182:	68fb      	ldr	r3, [r7, #12]
 800f184:	2b00      	cmp	r3, #0
 800f186:	d001      	beq.n	800f18c <osDelay+0x16>
 800f188:	68fb      	ldr	r3, [r7, #12]
 800f18a:	e000      	b.n	800f18e <osDelay+0x18>
 800f18c:	2301      	movs	r3, #1
 800f18e:	4618      	mov	r0, r3
 800f190:	f000 ff70 	bl	8010074 <vTaskDelay>
  
  return osOK;
 800f194:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 800f196:	4618      	mov	r0, r3
 800f198:	3710      	adds	r7, #16
 800f19a:	46bd      	mov	sp, r7
 800f19c:	bd80      	pop	{r7, pc}

0800f19e <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800f19e:	b480      	push	{r7}
 800f1a0:	b083      	sub	sp, #12
 800f1a2:	af00      	add	r7, sp, #0
 800f1a4:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800f1a6:	687b      	ldr	r3, [r7, #4]
 800f1a8:	f103 0208 	add.w	r2, r3, #8
 800f1ac:	687b      	ldr	r3, [r7, #4]
 800f1ae:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800f1b0:	687b      	ldr	r3, [r7, #4]
 800f1b2:	f04f 32ff 	mov.w	r2, #4294967295
 800f1b6:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800f1b8:	687b      	ldr	r3, [r7, #4]
 800f1ba:	f103 0208 	add.w	r2, r3, #8
 800f1be:	687b      	ldr	r3, [r7, #4]
 800f1c0:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800f1c2:	687b      	ldr	r3, [r7, #4]
 800f1c4:	f103 0208 	add.w	r2, r3, #8
 800f1c8:	687b      	ldr	r3, [r7, #4]
 800f1ca:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800f1cc:	687b      	ldr	r3, [r7, #4]
 800f1ce:	2200      	movs	r2, #0
 800f1d0:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800f1d2:	bf00      	nop
 800f1d4:	370c      	adds	r7, #12
 800f1d6:	46bd      	mov	sp, r7
 800f1d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f1dc:	4770      	bx	lr

0800f1de <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800f1de:	b480      	push	{r7}
 800f1e0:	b083      	sub	sp, #12
 800f1e2:	af00      	add	r7, sp, #0
 800f1e4:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800f1e6:	687b      	ldr	r3, [r7, #4]
 800f1e8:	2200      	movs	r2, #0
 800f1ea:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800f1ec:	bf00      	nop
 800f1ee:	370c      	adds	r7, #12
 800f1f0:	46bd      	mov	sp, r7
 800f1f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f1f6:	4770      	bx	lr

0800f1f8 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800f1f8:	b480      	push	{r7}
 800f1fa:	b085      	sub	sp, #20
 800f1fc:	af00      	add	r7, sp, #0
 800f1fe:	6078      	str	r0, [r7, #4]
 800f200:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800f202:	687b      	ldr	r3, [r7, #4]
 800f204:	685b      	ldr	r3, [r3, #4]
 800f206:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800f208:	683b      	ldr	r3, [r7, #0]
 800f20a:	68fa      	ldr	r2, [r7, #12]
 800f20c:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800f20e:	68fb      	ldr	r3, [r7, #12]
 800f210:	689a      	ldr	r2, [r3, #8]
 800f212:	683b      	ldr	r3, [r7, #0]
 800f214:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800f216:	68fb      	ldr	r3, [r7, #12]
 800f218:	689b      	ldr	r3, [r3, #8]
 800f21a:	683a      	ldr	r2, [r7, #0]
 800f21c:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800f21e:	68fb      	ldr	r3, [r7, #12]
 800f220:	683a      	ldr	r2, [r7, #0]
 800f222:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800f224:	683b      	ldr	r3, [r7, #0]
 800f226:	687a      	ldr	r2, [r7, #4]
 800f228:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800f22a:	687b      	ldr	r3, [r7, #4]
 800f22c:	681b      	ldr	r3, [r3, #0]
 800f22e:	1c5a      	adds	r2, r3, #1
 800f230:	687b      	ldr	r3, [r7, #4]
 800f232:	601a      	str	r2, [r3, #0]
}
 800f234:	bf00      	nop
 800f236:	3714      	adds	r7, #20
 800f238:	46bd      	mov	sp, r7
 800f23a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f23e:	4770      	bx	lr

0800f240 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800f240:	b480      	push	{r7}
 800f242:	b085      	sub	sp, #20
 800f244:	af00      	add	r7, sp, #0
 800f246:	6078      	str	r0, [r7, #4]
 800f248:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800f24a:	683b      	ldr	r3, [r7, #0]
 800f24c:	681b      	ldr	r3, [r3, #0]
 800f24e:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800f250:	68bb      	ldr	r3, [r7, #8]
 800f252:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f256:	d103      	bne.n	800f260 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800f258:	687b      	ldr	r3, [r7, #4]
 800f25a:	691b      	ldr	r3, [r3, #16]
 800f25c:	60fb      	str	r3, [r7, #12]
 800f25e:	e00c      	b.n	800f27a <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800f260:	687b      	ldr	r3, [r7, #4]
 800f262:	3308      	adds	r3, #8
 800f264:	60fb      	str	r3, [r7, #12]
 800f266:	e002      	b.n	800f26e <vListInsert+0x2e>
 800f268:	68fb      	ldr	r3, [r7, #12]
 800f26a:	685b      	ldr	r3, [r3, #4]
 800f26c:	60fb      	str	r3, [r7, #12]
 800f26e:	68fb      	ldr	r3, [r7, #12]
 800f270:	685b      	ldr	r3, [r3, #4]
 800f272:	681b      	ldr	r3, [r3, #0]
 800f274:	68ba      	ldr	r2, [r7, #8]
 800f276:	429a      	cmp	r2, r3
 800f278:	d2f6      	bcs.n	800f268 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800f27a:	68fb      	ldr	r3, [r7, #12]
 800f27c:	685a      	ldr	r2, [r3, #4]
 800f27e:	683b      	ldr	r3, [r7, #0]
 800f280:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800f282:	683b      	ldr	r3, [r7, #0]
 800f284:	685b      	ldr	r3, [r3, #4]
 800f286:	683a      	ldr	r2, [r7, #0]
 800f288:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800f28a:	683b      	ldr	r3, [r7, #0]
 800f28c:	68fa      	ldr	r2, [r7, #12]
 800f28e:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800f290:	68fb      	ldr	r3, [r7, #12]
 800f292:	683a      	ldr	r2, [r7, #0]
 800f294:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800f296:	683b      	ldr	r3, [r7, #0]
 800f298:	687a      	ldr	r2, [r7, #4]
 800f29a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800f29c:	687b      	ldr	r3, [r7, #4]
 800f29e:	681b      	ldr	r3, [r3, #0]
 800f2a0:	1c5a      	adds	r2, r3, #1
 800f2a2:	687b      	ldr	r3, [r7, #4]
 800f2a4:	601a      	str	r2, [r3, #0]
}
 800f2a6:	bf00      	nop
 800f2a8:	3714      	adds	r7, #20
 800f2aa:	46bd      	mov	sp, r7
 800f2ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f2b0:	4770      	bx	lr

0800f2b2 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800f2b2:	b480      	push	{r7}
 800f2b4:	b085      	sub	sp, #20
 800f2b6:	af00      	add	r7, sp, #0
 800f2b8:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800f2ba:	687b      	ldr	r3, [r7, #4]
 800f2bc:	691b      	ldr	r3, [r3, #16]
 800f2be:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800f2c0:	687b      	ldr	r3, [r7, #4]
 800f2c2:	685b      	ldr	r3, [r3, #4]
 800f2c4:	687a      	ldr	r2, [r7, #4]
 800f2c6:	6892      	ldr	r2, [r2, #8]
 800f2c8:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800f2ca:	687b      	ldr	r3, [r7, #4]
 800f2cc:	689b      	ldr	r3, [r3, #8]
 800f2ce:	687a      	ldr	r2, [r7, #4]
 800f2d0:	6852      	ldr	r2, [r2, #4]
 800f2d2:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800f2d4:	68fb      	ldr	r3, [r7, #12]
 800f2d6:	685b      	ldr	r3, [r3, #4]
 800f2d8:	687a      	ldr	r2, [r7, #4]
 800f2da:	429a      	cmp	r2, r3
 800f2dc:	d103      	bne.n	800f2e6 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800f2de:	687b      	ldr	r3, [r7, #4]
 800f2e0:	689a      	ldr	r2, [r3, #8]
 800f2e2:	68fb      	ldr	r3, [r7, #12]
 800f2e4:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800f2e6:	687b      	ldr	r3, [r7, #4]
 800f2e8:	2200      	movs	r2, #0
 800f2ea:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800f2ec:	68fb      	ldr	r3, [r7, #12]
 800f2ee:	681b      	ldr	r3, [r3, #0]
 800f2f0:	1e5a      	subs	r2, r3, #1
 800f2f2:	68fb      	ldr	r3, [r7, #12]
 800f2f4:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800f2f6:	68fb      	ldr	r3, [r7, #12]
 800f2f8:	681b      	ldr	r3, [r3, #0]
}
 800f2fa:	4618      	mov	r0, r3
 800f2fc:	3714      	adds	r7, #20
 800f2fe:	46bd      	mov	sp, r7
 800f300:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f304:	4770      	bx	lr
	...

0800f308 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800f308:	b580      	push	{r7, lr}
 800f30a:	b084      	sub	sp, #16
 800f30c:	af00      	add	r7, sp, #0
 800f30e:	6078      	str	r0, [r7, #4]
 800f310:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800f312:	687b      	ldr	r3, [r7, #4]
 800f314:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800f316:	68fb      	ldr	r3, [r7, #12]
 800f318:	2b00      	cmp	r3, #0
 800f31a:	d10b      	bne.n	800f334 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800f31c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f320:	f383 8811 	msr	BASEPRI, r3
 800f324:	f3bf 8f6f 	isb	sy
 800f328:	f3bf 8f4f 	dsb	sy
 800f32c:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800f32e:	bf00      	nop
 800f330:	bf00      	nop
 800f332:	e7fd      	b.n	800f330 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800f334:	f002 f8b0 	bl	8011498 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800f338:	68fb      	ldr	r3, [r7, #12]
 800f33a:	681a      	ldr	r2, [r3, #0]
 800f33c:	68fb      	ldr	r3, [r7, #12]
 800f33e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800f340:	68f9      	ldr	r1, [r7, #12]
 800f342:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800f344:	fb01 f303 	mul.w	r3, r1, r3
 800f348:	441a      	add	r2, r3
 800f34a:	68fb      	ldr	r3, [r7, #12]
 800f34c:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800f34e:	68fb      	ldr	r3, [r7, #12]
 800f350:	2200      	movs	r2, #0
 800f352:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800f354:	68fb      	ldr	r3, [r7, #12]
 800f356:	681a      	ldr	r2, [r3, #0]
 800f358:	68fb      	ldr	r3, [r7, #12]
 800f35a:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800f35c:	68fb      	ldr	r3, [r7, #12]
 800f35e:	681a      	ldr	r2, [r3, #0]
 800f360:	68fb      	ldr	r3, [r7, #12]
 800f362:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800f364:	3b01      	subs	r3, #1
 800f366:	68f9      	ldr	r1, [r7, #12]
 800f368:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800f36a:	fb01 f303 	mul.w	r3, r1, r3
 800f36e:	441a      	add	r2, r3
 800f370:	68fb      	ldr	r3, [r7, #12]
 800f372:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800f374:	68fb      	ldr	r3, [r7, #12]
 800f376:	22ff      	movs	r2, #255	@ 0xff
 800f378:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800f37c:	68fb      	ldr	r3, [r7, #12]
 800f37e:	22ff      	movs	r2, #255	@ 0xff
 800f380:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 800f384:	683b      	ldr	r3, [r7, #0]
 800f386:	2b00      	cmp	r3, #0
 800f388:	d114      	bne.n	800f3b4 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800f38a:	68fb      	ldr	r3, [r7, #12]
 800f38c:	691b      	ldr	r3, [r3, #16]
 800f38e:	2b00      	cmp	r3, #0
 800f390:	d01a      	beq.n	800f3c8 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800f392:	68fb      	ldr	r3, [r7, #12]
 800f394:	3310      	adds	r3, #16
 800f396:	4618      	mov	r0, r3
 800f398:	f001 f93e 	bl	8010618 <xTaskRemoveFromEventList>
 800f39c:	4603      	mov	r3, r0
 800f39e:	2b00      	cmp	r3, #0
 800f3a0:	d012      	beq.n	800f3c8 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800f3a2:	4b0d      	ldr	r3, [pc, #52]	@ (800f3d8 <xQueueGenericReset+0xd0>)
 800f3a4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800f3a8:	601a      	str	r2, [r3, #0]
 800f3aa:	f3bf 8f4f 	dsb	sy
 800f3ae:	f3bf 8f6f 	isb	sy
 800f3b2:	e009      	b.n	800f3c8 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800f3b4:	68fb      	ldr	r3, [r7, #12]
 800f3b6:	3310      	adds	r3, #16
 800f3b8:	4618      	mov	r0, r3
 800f3ba:	f7ff fef0 	bl	800f19e <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800f3be:	68fb      	ldr	r3, [r7, #12]
 800f3c0:	3324      	adds	r3, #36	@ 0x24
 800f3c2:	4618      	mov	r0, r3
 800f3c4:	f7ff feeb 	bl	800f19e <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800f3c8:	f002 f898 	bl	80114fc <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800f3cc:	2301      	movs	r3, #1
}
 800f3ce:	4618      	mov	r0, r3
 800f3d0:	3710      	adds	r7, #16
 800f3d2:	46bd      	mov	sp, r7
 800f3d4:	bd80      	pop	{r7, pc}
 800f3d6:	bf00      	nop
 800f3d8:	e000ed04 	.word	0xe000ed04

0800f3dc <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800f3dc:	b580      	push	{r7, lr}
 800f3de:	b08e      	sub	sp, #56	@ 0x38
 800f3e0:	af02      	add	r7, sp, #8
 800f3e2:	60f8      	str	r0, [r7, #12]
 800f3e4:	60b9      	str	r1, [r7, #8]
 800f3e6:	607a      	str	r2, [r7, #4]
 800f3e8:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800f3ea:	68fb      	ldr	r3, [r7, #12]
 800f3ec:	2b00      	cmp	r3, #0
 800f3ee:	d10b      	bne.n	800f408 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 800f3f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f3f4:	f383 8811 	msr	BASEPRI, r3
 800f3f8:	f3bf 8f6f 	isb	sy
 800f3fc:	f3bf 8f4f 	dsb	sy
 800f400:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800f402:	bf00      	nop
 800f404:	bf00      	nop
 800f406:	e7fd      	b.n	800f404 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800f408:	683b      	ldr	r3, [r7, #0]
 800f40a:	2b00      	cmp	r3, #0
 800f40c:	d10b      	bne.n	800f426 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 800f40e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f412:	f383 8811 	msr	BASEPRI, r3
 800f416:	f3bf 8f6f 	isb	sy
 800f41a:	f3bf 8f4f 	dsb	sy
 800f41e:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800f420:	bf00      	nop
 800f422:	bf00      	nop
 800f424:	e7fd      	b.n	800f422 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800f426:	687b      	ldr	r3, [r7, #4]
 800f428:	2b00      	cmp	r3, #0
 800f42a:	d002      	beq.n	800f432 <xQueueGenericCreateStatic+0x56>
 800f42c:	68bb      	ldr	r3, [r7, #8]
 800f42e:	2b00      	cmp	r3, #0
 800f430:	d001      	beq.n	800f436 <xQueueGenericCreateStatic+0x5a>
 800f432:	2301      	movs	r3, #1
 800f434:	e000      	b.n	800f438 <xQueueGenericCreateStatic+0x5c>
 800f436:	2300      	movs	r3, #0
 800f438:	2b00      	cmp	r3, #0
 800f43a:	d10b      	bne.n	800f454 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 800f43c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f440:	f383 8811 	msr	BASEPRI, r3
 800f444:	f3bf 8f6f 	isb	sy
 800f448:	f3bf 8f4f 	dsb	sy
 800f44c:	623b      	str	r3, [r7, #32]
}
 800f44e:	bf00      	nop
 800f450:	bf00      	nop
 800f452:	e7fd      	b.n	800f450 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800f454:	687b      	ldr	r3, [r7, #4]
 800f456:	2b00      	cmp	r3, #0
 800f458:	d102      	bne.n	800f460 <xQueueGenericCreateStatic+0x84>
 800f45a:	68bb      	ldr	r3, [r7, #8]
 800f45c:	2b00      	cmp	r3, #0
 800f45e:	d101      	bne.n	800f464 <xQueueGenericCreateStatic+0x88>
 800f460:	2301      	movs	r3, #1
 800f462:	e000      	b.n	800f466 <xQueueGenericCreateStatic+0x8a>
 800f464:	2300      	movs	r3, #0
 800f466:	2b00      	cmp	r3, #0
 800f468:	d10b      	bne.n	800f482 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 800f46a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f46e:	f383 8811 	msr	BASEPRI, r3
 800f472:	f3bf 8f6f 	isb	sy
 800f476:	f3bf 8f4f 	dsb	sy
 800f47a:	61fb      	str	r3, [r7, #28]
}
 800f47c:	bf00      	nop
 800f47e:	bf00      	nop
 800f480:	e7fd      	b.n	800f47e <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800f482:	2350      	movs	r3, #80	@ 0x50
 800f484:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800f486:	697b      	ldr	r3, [r7, #20]
 800f488:	2b50      	cmp	r3, #80	@ 0x50
 800f48a:	d00b      	beq.n	800f4a4 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 800f48c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f490:	f383 8811 	msr	BASEPRI, r3
 800f494:	f3bf 8f6f 	isb	sy
 800f498:	f3bf 8f4f 	dsb	sy
 800f49c:	61bb      	str	r3, [r7, #24]
}
 800f49e:	bf00      	nop
 800f4a0:	bf00      	nop
 800f4a2:	e7fd      	b.n	800f4a0 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800f4a4:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800f4a6:	683b      	ldr	r3, [r7, #0]
 800f4a8:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 800f4aa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f4ac:	2b00      	cmp	r3, #0
 800f4ae:	d00d      	beq.n	800f4cc <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800f4b0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f4b2:	2201      	movs	r2, #1
 800f4b4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800f4b8:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 800f4bc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f4be:	9300      	str	r3, [sp, #0]
 800f4c0:	4613      	mov	r3, r2
 800f4c2:	687a      	ldr	r2, [r7, #4]
 800f4c4:	68b9      	ldr	r1, [r7, #8]
 800f4c6:	68f8      	ldr	r0, [r7, #12]
 800f4c8:	f000 f805 	bl	800f4d6 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800f4cc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 800f4ce:	4618      	mov	r0, r3
 800f4d0:	3730      	adds	r7, #48	@ 0x30
 800f4d2:	46bd      	mov	sp, r7
 800f4d4:	bd80      	pop	{r7, pc}

0800f4d6 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800f4d6:	b580      	push	{r7, lr}
 800f4d8:	b084      	sub	sp, #16
 800f4da:	af00      	add	r7, sp, #0
 800f4dc:	60f8      	str	r0, [r7, #12]
 800f4de:	60b9      	str	r1, [r7, #8]
 800f4e0:	607a      	str	r2, [r7, #4]
 800f4e2:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800f4e4:	68bb      	ldr	r3, [r7, #8]
 800f4e6:	2b00      	cmp	r3, #0
 800f4e8:	d103      	bne.n	800f4f2 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800f4ea:	69bb      	ldr	r3, [r7, #24]
 800f4ec:	69ba      	ldr	r2, [r7, #24]
 800f4ee:	601a      	str	r2, [r3, #0]
 800f4f0:	e002      	b.n	800f4f8 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800f4f2:	69bb      	ldr	r3, [r7, #24]
 800f4f4:	687a      	ldr	r2, [r7, #4]
 800f4f6:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800f4f8:	69bb      	ldr	r3, [r7, #24]
 800f4fa:	68fa      	ldr	r2, [r7, #12]
 800f4fc:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800f4fe:	69bb      	ldr	r3, [r7, #24]
 800f500:	68ba      	ldr	r2, [r7, #8]
 800f502:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800f504:	2101      	movs	r1, #1
 800f506:	69b8      	ldr	r0, [r7, #24]
 800f508:	f7ff fefe 	bl	800f308 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800f50c:	69bb      	ldr	r3, [r7, #24]
 800f50e:	78fa      	ldrb	r2, [r7, #3]
 800f510:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800f514:	bf00      	nop
 800f516:	3710      	adds	r7, #16
 800f518:	46bd      	mov	sp, r7
 800f51a:	bd80      	pop	{r7, pc}

0800f51c <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800f51c:	b580      	push	{r7, lr}
 800f51e:	b08e      	sub	sp, #56	@ 0x38
 800f520:	af00      	add	r7, sp, #0
 800f522:	60f8      	str	r0, [r7, #12]
 800f524:	60b9      	str	r1, [r7, #8]
 800f526:	607a      	str	r2, [r7, #4]
 800f528:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800f52a:	2300      	movs	r3, #0
 800f52c:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800f52e:	68fb      	ldr	r3, [r7, #12]
 800f530:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800f532:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f534:	2b00      	cmp	r3, #0
 800f536:	d10b      	bne.n	800f550 <xQueueGenericSend+0x34>
	__asm volatile
 800f538:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f53c:	f383 8811 	msr	BASEPRI, r3
 800f540:	f3bf 8f6f 	isb	sy
 800f544:	f3bf 8f4f 	dsb	sy
 800f548:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800f54a:	bf00      	nop
 800f54c:	bf00      	nop
 800f54e:	e7fd      	b.n	800f54c <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800f550:	68bb      	ldr	r3, [r7, #8]
 800f552:	2b00      	cmp	r3, #0
 800f554:	d103      	bne.n	800f55e <xQueueGenericSend+0x42>
 800f556:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f558:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f55a:	2b00      	cmp	r3, #0
 800f55c:	d101      	bne.n	800f562 <xQueueGenericSend+0x46>
 800f55e:	2301      	movs	r3, #1
 800f560:	e000      	b.n	800f564 <xQueueGenericSend+0x48>
 800f562:	2300      	movs	r3, #0
 800f564:	2b00      	cmp	r3, #0
 800f566:	d10b      	bne.n	800f580 <xQueueGenericSend+0x64>
	__asm volatile
 800f568:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f56c:	f383 8811 	msr	BASEPRI, r3
 800f570:	f3bf 8f6f 	isb	sy
 800f574:	f3bf 8f4f 	dsb	sy
 800f578:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800f57a:	bf00      	nop
 800f57c:	bf00      	nop
 800f57e:	e7fd      	b.n	800f57c <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800f580:	683b      	ldr	r3, [r7, #0]
 800f582:	2b02      	cmp	r3, #2
 800f584:	d103      	bne.n	800f58e <xQueueGenericSend+0x72>
 800f586:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f588:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800f58a:	2b01      	cmp	r3, #1
 800f58c:	d101      	bne.n	800f592 <xQueueGenericSend+0x76>
 800f58e:	2301      	movs	r3, #1
 800f590:	e000      	b.n	800f594 <xQueueGenericSend+0x78>
 800f592:	2300      	movs	r3, #0
 800f594:	2b00      	cmp	r3, #0
 800f596:	d10b      	bne.n	800f5b0 <xQueueGenericSend+0x94>
	__asm volatile
 800f598:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f59c:	f383 8811 	msr	BASEPRI, r3
 800f5a0:	f3bf 8f6f 	isb	sy
 800f5a4:	f3bf 8f4f 	dsb	sy
 800f5a8:	623b      	str	r3, [r7, #32]
}
 800f5aa:	bf00      	nop
 800f5ac:	bf00      	nop
 800f5ae:	e7fd      	b.n	800f5ac <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800f5b0:	f001 f9f8 	bl	80109a4 <xTaskGetSchedulerState>
 800f5b4:	4603      	mov	r3, r0
 800f5b6:	2b00      	cmp	r3, #0
 800f5b8:	d102      	bne.n	800f5c0 <xQueueGenericSend+0xa4>
 800f5ba:	687b      	ldr	r3, [r7, #4]
 800f5bc:	2b00      	cmp	r3, #0
 800f5be:	d101      	bne.n	800f5c4 <xQueueGenericSend+0xa8>
 800f5c0:	2301      	movs	r3, #1
 800f5c2:	e000      	b.n	800f5c6 <xQueueGenericSend+0xaa>
 800f5c4:	2300      	movs	r3, #0
 800f5c6:	2b00      	cmp	r3, #0
 800f5c8:	d10b      	bne.n	800f5e2 <xQueueGenericSend+0xc6>
	__asm volatile
 800f5ca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f5ce:	f383 8811 	msr	BASEPRI, r3
 800f5d2:	f3bf 8f6f 	isb	sy
 800f5d6:	f3bf 8f4f 	dsb	sy
 800f5da:	61fb      	str	r3, [r7, #28]
}
 800f5dc:	bf00      	nop
 800f5de:	bf00      	nop
 800f5e0:	e7fd      	b.n	800f5de <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800f5e2:	f001 ff59 	bl	8011498 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800f5e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f5e8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800f5ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f5ec:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800f5ee:	429a      	cmp	r2, r3
 800f5f0:	d302      	bcc.n	800f5f8 <xQueueGenericSend+0xdc>
 800f5f2:	683b      	ldr	r3, [r7, #0]
 800f5f4:	2b02      	cmp	r3, #2
 800f5f6:	d129      	bne.n	800f64c <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800f5f8:	683a      	ldr	r2, [r7, #0]
 800f5fa:	68b9      	ldr	r1, [r7, #8]
 800f5fc:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800f5fe:	f000 fa0f 	bl	800fa20 <prvCopyDataToQueue>
 800f602:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800f604:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f606:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f608:	2b00      	cmp	r3, #0
 800f60a:	d010      	beq.n	800f62e <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800f60c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f60e:	3324      	adds	r3, #36	@ 0x24
 800f610:	4618      	mov	r0, r3
 800f612:	f001 f801 	bl	8010618 <xTaskRemoveFromEventList>
 800f616:	4603      	mov	r3, r0
 800f618:	2b00      	cmp	r3, #0
 800f61a:	d013      	beq.n	800f644 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800f61c:	4b3f      	ldr	r3, [pc, #252]	@ (800f71c <xQueueGenericSend+0x200>)
 800f61e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800f622:	601a      	str	r2, [r3, #0]
 800f624:	f3bf 8f4f 	dsb	sy
 800f628:	f3bf 8f6f 	isb	sy
 800f62c:	e00a      	b.n	800f644 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800f62e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f630:	2b00      	cmp	r3, #0
 800f632:	d007      	beq.n	800f644 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800f634:	4b39      	ldr	r3, [pc, #228]	@ (800f71c <xQueueGenericSend+0x200>)
 800f636:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800f63a:	601a      	str	r2, [r3, #0]
 800f63c:	f3bf 8f4f 	dsb	sy
 800f640:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800f644:	f001 ff5a 	bl	80114fc <vPortExitCritical>
				return pdPASS;
 800f648:	2301      	movs	r3, #1
 800f64a:	e063      	b.n	800f714 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800f64c:	687b      	ldr	r3, [r7, #4]
 800f64e:	2b00      	cmp	r3, #0
 800f650:	d103      	bne.n	800f65a <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800f652:	f001 ff53 	bl	80114fc <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800f656:	2300      	movs	r3, #0
 800f658:	e05c      	b.n	800f714 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800f65a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f65c:	2b00      	cmp	r3, #0
 800f65e:	d106      	bne.n	800f66e <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800f660:	f107 0314 	add.w	r3, r7, #20
 800f664:	4618      	mov	r0, r3
 800f666:	f001 f83b 	bl	80106e0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800f66a:	2301      	movs	r3, #1
 800f66c:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800f66e:	f001 ff45 	bl	80114fc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800f672:	f000 fda5 	bl	80101c0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800f676:	f001 ff0f 	bl	8011498 <vPortEnterCritical>
 800f67a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f67c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800f680:	b25b      	sxtb	r3, r3
 800f682:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f686:	d103      	bne.n	800f690 <xQueueGenericSend+0x174>
 800f688:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f68a:	2200      	movs	r2, #0
 800f68c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800f690:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f692:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800f696:	b25b      	sxtb	r3, r3
 800f698:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f69c:	d103      	bne.n	800f6a6 <xQueueGenericSend+0x18a>
 800f69e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f6a0:	2200      	movs	r2, #0
 800f6a2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800f6a6:	f001 ff29 	bl	80114fc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800f6aa:	1d3a      	adds	r2, r7, #4
 800f6ac:	f107 0314 	add.w	r3, r7, #20
 800f6b0:	4611      	mov	r1, r2
 800f6b2:	4618      	mov	r0, r3
 800f6b4:	f001 f82a 	bl	801070c <xTaskCheckForTimeOut>
 800f6b8:	4603      	mov	r3, r0
 800f6ba:	2b00      	cmp	r3, #0
 800f6bc:	d124      	bne.n	800f708 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800f6be:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800f6c0:	f000 faa6 	bl	800fc10 <prvIsQueueFull>
 800f6c4:	4603      	mov	r3, r0
 800f6c6:	2b00      	cmp	r3, #0
 800f6c8:	d018      	beq.n	800f6fc <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800f6ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f6cc:	3310      	adds	r3, #16
 800f6ce:	687a      	ldr	r2, [r7, #4]
 800f6d0:	4611      	mov	r1, r2
 800f6d2:	4618      	mov	r0, r3
 800f6d4:	f000 ff4e 	bl	8010574 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800f6d8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800f6da:	f000 fa31 	bl	800fb40 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800f6de:	f000 fd7d 	bl	80101dc <xTaskResumeAll>
 800f6e2:	4603      	mov	r3, r0
 800f6e4:	2b00      	cmp	r3, #0
 800f6e6:	f47f af7c 	bne.w	800f5e2 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 800f6ea:	4b0c      	ldr	r3, [pc, #48]	@ (800f71c <xQueueGenericSend+0x200>)
 800f6ec:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800f6f0:	601a      	str	r2, [r3, #0]
 800f6f2:	f3bf 8f4f 	dsb	sy
 800f6f6:	f3bf 8f6f 	isb	sy
 800f6fa:	e772      	b.n	800f5e2 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800f6fc:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800f6fe:	f000 fa1f 	bl	800fb40 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800f702:	f000 fd6b 	bl	80101dc <xTaskResumeAll>
 800f706:	e76c      	b.n	800f5e2 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800f708:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800f70a:	f000 fa19 	bl	800fb40 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800f70e:	f000 fd65 	bl	80101dc <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800f712:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800f714:	4618      	mov	r0, r3
 800f716:	3738      	adds	r7, #56	@ 0x38
 800f718:	46bd      	mov	sp, r7
 800f71a:	bd80      	pop	{r7, pc}
 800f71c:	e000ed04 	.word	0xe000ed04

0800f720 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800f720:	b580      	push	{r7, lr}
 800f722:	b090      	sub	sp, #64	@ 0x40
 800f724:	af00      	add	r7, sp, #0
 800f726:	60f8      	str	r0, [r7, #12]
 800f728:	60b9      	str	r1, [r7, #8]
 800f72a:	607a      	str	r2, [r7, #4]
 800f72c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800f72e:	68fb      	ldr	r3, [r7, #12]
 800f730:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 800f732:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f734:	2b00      	cmp	r3, #0
 800f736:	d10b      	bne.n	800f750 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 800f738:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f73c:	f383 8811 	msr	BASEPRI, r3
 800f740:	f3bf 8f6f 	isb	sy
 800f744:	f3bf 8f4f 	dsb	sy
 800f748:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800f74a:	bf00      	nop
 800f74c:	bf00      	nop
 800f74e:	e7fd      	b.n	800f74c <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800f750:	68bb      	ldr	r3, [r7, #8]
 800f752:	2b00      	cmp	r3, #0
 800f754:	d103      	bne.n	800f75e <xQueueGenericSendFromISR+0x3e>
 800f756:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f758:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f75a:	2b00      	cmp	r3, #0
 800f75c:	d101      	bne.n	800f762 <xQueueGenericSendFromISR+0x42>
 800f75e:	2301      	movs	r3, #1
 800f760:	e000      	b.n	800f764 <xQueueGenericSendFromISR+0x44>
 800f762:	2300      	movs	r3, #0
 800f764:	2b00      	cmp	r3, #0
 800f766:	d10b      	bne.n	800f780 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 800f768:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f76c:	f383 8811 	msr	BASEPRI, r3
 800f770:	f3bf 8f6f 	isb	sy
 800f774:	f3bf 8f4f 	dsb	sy
 800f778:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800f77a:	bf00      	nop
 800f77c:	bf00      	nop
 800f77e:	e7fd      	b.n	800f77c <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800f780:	683b      	ldr	r3, [r7, #0]
 800f782:	2b02      	cmp	r3, #2
 800f784:	d103      	bne.n	800f78e <xQueueGenericSendFromISR+0x6e>
 800f786:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f788:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800f78a:	2b01      	cmp	r3, #1
 800f78c:	d101      	bne.n	800f792 <xQueueGenericSendFromISR+0x72>
 800f78e:	2301      	movs	r3, #1
 800f790:	e000      	b.n	800f794 <xQueueGenericSendFromISR+0x74>
 800f792:	2300      	movs	r3, #0
 800f794:	2b00      	cmp	r3, #0
 800f796:	d10b      	bne.n	800f7b0 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 800f798:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f79c:	f383 8811 	msr	BASEPRI, r3
 800f7a0:	f3bf 8f6f 	isb	sy
 800f7a4:	f3bf 8f4f 	dsb	sy
 800f7a8:	623b      	str	r3, [r7, #32]
}
 800f7aa:	bf00      	nop
 800f7ac:	bf00      	nop
 800f7ae:	e7fd      	b.n	800f7ac <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800f7b0:	f001 ff52 	bl	8011658 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800f7b4:	f3ef 8211 	mrs	r2, BASEPRI
 800f7b8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f7bc:	f383 8811 	msr	BASEPRI, r3
 800f7c0:	f3bf 8f6f 	isb	sy
 800f7c4:	f3bf 8f4f 	dsb	sy
 800f7c8:	61fa      	str	r2, [r7, #28]
 800f7ca:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800f7cc:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800f7ce:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800f7d0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f7d2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800f7d4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f7d6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800f7d8:	429a      	cmp	r2, r3
 800f7da:	d302      	bcc.n	800f7e2 <xQueueGenericSendFromISR+0xc2>
 800f7dc:	683b      	ldr	r3, [r7, #0]
 800f7de:	2b02      	cmp	r3, #2
 800f7e0:	d12f      	bne.n	800f842 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800f7e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f7e4:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800f7e8:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800f7ec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f7ee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f7f0:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800f7f2:	683a      	ldr	r2, [r7, #0]
 800f7f4:	68b9      	ldr	r1, [r7, #8]
 800f7f6:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800f7f8:	f000 f912 	bl	800fa20 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800f7fc:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 800f800:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f804:	d112      	bne.n	800f82c <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800f806:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f808:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f80a:	2b00      	cmp	r3, #0
 800f80c:	d016      	beq.n	800f83c <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800f80e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f810:	3324      	adds	r3, #36	@ 0x24
 800f812:	4618      	mov	r0, r3
 800f814:	f000 ff00 	bl	8010618 <xTaskRemoveFromEventList>
 800f818:	4603      	mov	r3, r0
 800f81a:	2b00      	cmp	r3, #0
 800f81c:	d00e      	beq.n	800f83c <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800f81e:	687b      	ldr	r3, [r7, #4]
 800f820:	2b00      	cmp	r3, #0
 800f822:	d00b      	beq.n	800f83c <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800f824:	687b      	ldr	r3, [r7, #4]
 800f826:	2201      	movs	r2, #1
 800f828:	601a      	str	r2, [r3, #0]
 800f82a:	e007      	b.n	800f83c <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800f82c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800f830:	3301      	adds	r3, #1
 800f832:	b2db      	uxtb	r3, r3
 800f834:	b25a      	sxtb	r2, r3
 800f836:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f838:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 800f83c:	2301      	movs	r3, #1
 800f83e:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 800f840:	e001      	b.n	800f846 <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800f842:	2300      	movs	r3, #0
 800f844:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800f846:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f848:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800f84a:	697b      	ldr	r3, [r7, #20]
 800f84c:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800f850:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800f852:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 800f854:	4618      	mov	r0, r3
 800f856:	3740      	adds	r7, #64	@ 0x40
 800f858:	46bd      	mov	sp, r7
 800f85a:	bd80      	pop	{r7, pc}

0800f85c <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800f85c:	b580      	push	{r7, lr}
 800f85e:	b08c      	sub	sp, #48	@ 0x30
 800f860:	af00      	add	r7, sp, #0
 800f862:	60f8      	str	r0, [r7, #12]
 800f864:	60b9      	str	r1, [r7, #8]
 800f866:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800f868:	2300      	movs	r3, #0
 800f86a:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800f86c:	68fb      	ldr	r3, [r7, #12]
 800f86e:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800f870:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f872:	2b00      	cmp	r3, #0
 800f874:	d10b      	bne.n	800f88e <xQueueReceive+0x32>
	__asm volatile
 800f876:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f87a:	f383 8811 	msr	BASEPRI, r3
 800f87e:	f3bf 8f6f 	isb	sy
 800f882:	f3bf 8f4f 	dsb	sy
 800f886:	623b      	str	r3, [r7, #32]
}
 800f888:	bf00      	nop
 800f88a:	bf00      	nop
 800f88c:	e7fd      	b.n	800f88a <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800f88e:	68bb      	ldr	r3, [r7, #8]
 800f890:	2b00      	cmp	r3, #0
 800f892:	d103      	bne.n	800f89c <xQueueReceive+0x40>
 800f894:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f896:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f898:	2b00      	cmp	r3, #0
 800f89a:	d101      	bne.n	800f8a0 <xQueueReceive+0x44>
 800f89c:	2301      	movs	r3, #1
 800f89e:	e000      	b.n	800f8a2 <xQueueReceive+0x46>
 800f8a0:	2300      	movs	r3, #0
 800f8a2:	2b00      	cmp	r3, #0
 800f8a4:	d10b      	bne.n	800f8be <xQueueReceive+0x62>
	__asm volatile
 800f8a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f8aa:	f383 8811 	msr	BASEPRI, r3
 800f8ae:	f3bf 8f6f 	isb	sy
 800f8b2:	f3bf 8f4f 	dsb	sy
 800f8b6:	61fb      	str	r3, [r7, #28]
}
 800f8b8:	bf00      	nop
 800f8ba:	bf00      	nop
 800f8bc:	e7fd      	b.n	800f8ba <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800f8be:	f001 f871 	bl	80109a4 <xTaskGetSchedulerState>
 800f8c2:	4603      	mov	r3, r0
 800f8c4:	2b00      	cmp	r3, #0
 800f8c6:	d102      	bne.n	800f8ce <xQueueReceive+0x72>
 800f8c8:	687b      	ldr	r3, [r7, #4]
 800f8ca:	2b00      	cmp	r3, #0
 800f8cc:	d101      	bne.n	800f8d2 <xQueueReceive+0x76>
 800f8ce:	2301      	movs	r3, #1
 800f8d0:	e000      	b.n	800f8d4 <xQueueReceive+0x78>
 800f8d2:	2300      	movs	r3, #0
 800f8d4:	2b00      	cmp	r3, #0
 800f8d6:	d10b      	bne.n	800f8f0 <xQueueReceive+0x94>
	__asm volatile
 800f8d8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f8dc:	f383 8811 	msr	BASEPRI, r3
 800f8e0:	f3bf 8f6f 	isb	sy
 800f8e4:	f3bf 8f4f 	dsb	sy
 800f8e8:	61bb      	str	r3, [r7, #24]
}
 800f8ea:	bf00      	nop
 800f8ec:	bf00      	nop
 800f8ee:	e7fd      	b.n	800f8ec <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800f8f0:	f001 fdd2 	bl	8011498 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800f8f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f8f6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f8f8:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800f8fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f8fc:	2b00      	cmp	r3, #0
 800f8fe:	d01f      	beq.n	800f940 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800f900:	68b9      	ldr	r1, [r7, #8]
 800f902:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800f904:	f000 f8f6 	bl	800faf4 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800f908:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f90a:	1e5a      	subs	r2, r3, #1
 800f90c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f90e:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800f910:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f912:	691b      	ldr	r3, [r3, #16]
 800f914:	2b00      	cmp	r3, #0
 800f916:	d00f      	beq.n	800f938 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800f918:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f91a:	3310      	adds	r3, #16
 800f91c:	4618      	mov	r0, r3
 800f91e:	f000 fe7b 	bl	8010618 <xTaskRemoveFromEventList>
 800f922:	4603      	mov	r3, r0
 800f924:	2b00      	cmp	r3, #0
 800f926:	d007      	beq.n	800f938 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800f928:	4b3c      	ldr	r3, [pc, #240]	@ (800fa1c <xQueueReceive+0x1c0>)
 800f92a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800f92e:	601a      	str	r2, [r3, #0]
 800f930:	f3bf 8f4f 	dsb	sy
 800f934:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800f938:	f001 fde0 	bl	80114fc <vPortExitCritical>
				return pdPASS;
 800f93c:	2301      	movs	r3, #1
 800f93e:	e069      	b.n	800fa14 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800f940:	687b      	ldr	r3, [r7, #4]
 800f942:	2b00      	cmp	r3, #0
 800f944:	d103      	bne.n	800f94e <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800f946:	f001 fdd9 	bl	80114fc <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800f94a:	2300      	movs	r3, #0
 800f94c:	e062      	b.n	800fa14 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800f94e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f950:	2b00      	cmp	r3, #0
 800f952:	d106      	bne.n	800f962 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800f954:	f107 0310 	add.w	r3, r7, #16
 800f958:	4618      	mov	r0, r3
 800f95a:	f000 fec1 	bl	80106e0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800f95e:	2301      	movs	r3, #1
 800f960:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800f962:	f001 fdcb 	bl	80114fc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800f966:	f000 fc2b 	bl	80101c0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800f96a:	f001 fd95 	bl	8011498 <vPortEnterCritical>
 800f96e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f970:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800f974:	b25b      	sxtb	r3, r3
 800f976:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f97a:	d103      	bne.n	800f984 <xQueueReceive+0x128>
 800f97c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f97e:	2200      	movs	r2, #0
 800f980:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800f984:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f986:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800f98a:	b25b      	sxtb	r3, r3
 800f98c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f990:	d103      	bne.n	800f99a <xQueueReceive+0x13e>
 800f992:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f994:	2200      	movs	r2, #0
 800f996:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800f99a:	f001 fdaf 	bl	80114fc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800f99e:	1d3a      	adds	r2, r7, #4
 800f9a0:	f107 0310 	add.w	r3, r7, #16
 800f9a4:	4611      	mov	r1, r2
 800f9a6:	4618      	mov	r0, r3
 800f9a8:	f000 feb0 	bl	801070c <xTaskCheckForTimeOut>
 800f9ac:	4603      	mov	r3, r0
 800f9ae:	2b00      	cmp	r3, #0
 800f9b0:	d123      	bne.n	800f9fa <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800f9b2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800f9b4:	f000 f916 	bl	800fbe4 <prvIsQueueEmpty>
 800f9b8:	4603      	mov	r3, r0
 800f9ba:	2b00      	cmp	r3, #0
 800f9bc:	d017      	beq.n	800f9ee <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800f9be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f9c0:	3324      	adds	r3, #36	@ 0x24
 800f9c2:	687a      	ldr	r2, [r7, #4]
 800f9c4:	4611      	mov	r1, r2
 800f9c6:	4618      	mov	r0, r3
 800f9c8:	f000 fdd4 	bl	8010574 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800f9cc:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800f9ce:	f000 f8b7 	bl	800fb40 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800f9d2:	f000 fc03 	bl	80101dc <xTaskResumeAll>
 800f9d6:	4603      	mov	r3, r0
 800f9d8:	2b00      	cmp	r3, #0
 800f9da:	d189      	bne.n	800f8f0 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 800f9dc:	4b0f      	ldr	r3, [pc, #60]	@ (800fa1c <xQueueReceive+0x1c0>)
 800f9de:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800f9e2:	601a      	str	r2, [r3, #0]
 800f9e4:	f3bf 8f4f 	dsb	sy
 800f9e8:	f3bf 8f6f 	isb	sy
 800f9ec:	e780      	b.n	800f8f0 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800f9ee:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800f9f0:	f000 f8a6 	bl	800fb40 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800f9f4:	f000 fbf2 	bl	80101dc <xTaskResumeAll>
 800f9f8:	e77a      	b.n	800f8f0 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800f9fa:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800f9fc:	f000 f8a0 	bl	800fb40 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800fa00:	f000 fbec 	bl	80101dc <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800fa04:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800fa06:	f000 f8ed 	bl	800fbe4 <prvIsQueueEmpty>
 800fa0a:	4603      	mov	r3, r0
 800fa0c:	2b00      	cmp	r3, #0
 800fa0e:	f43f af6f 	beq.w	800f8f0 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800fa12:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800fa14:	4618      	mov	r0, r3
 800fa16:	3730      	adds	r7, #48	@ 0x30
 800fa18:	46bd      	mov	sp, r7
 800fa1a:	bd80      	pop	{r7, pc}
 800fa1c:	e000ed04 	.word	0xe000ed04

0800fa20 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800fa20:	b580      	push	{r7, lr}
 800fa22:	b086      	sub	sp, #24
 800fa24:	af00      	add	r7, sp, #0
 800fa26:	60f8      	str	r0, [r7, #12]
 800fa28:	60b9      	str	r1, [r7, #8]
 800fa2a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800fa2c:	2300      	movs	r3, #0
 800fa2e:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800fa30:	68fb      	ldr	r3, [r7, #12]
 800fa32:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800fa34:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800fa36:	68fb      	ldr	r3, [r7, #12]
 800fa38:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800fa3a:	2b00      	cmp	r3, #0
 800fa3c:	d10d      	bne.n	800fa5a <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800fa3e:	68fb      	ldr	r3, [r7, #12]
 800fa40:	681b      	ldr	r3, [r3, #0]
 800fa42:	2b00      	cmp	r3, #0
 800fa44:	d14d      	bne.n	800fae2 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800fa46:	68fb      	ldr	r3, [r7, #12]
 800fa48:	689b      	ldr	r3, [r3, #8]
 800fa4a:	4618      	mov	r0, r3
 800fa4c:	f000 ffc8 	bl	80109e0 <xTaskPriorityDisinherit>
 800fa50:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800fa52:	68fb      	ldr	r3, [r7, #12]
 800fa54:	2200      	movs	r2, #0
 800fa56:	609a      	str	r2, [r3, #8]
 800fa58:	e043      	b.n	800fae2 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800fa5a:	687b      	ldr	r3, [r7, #4]
 800fa5c:	2b00      	cmp	r3, #0
 800fa5e:	d119      	bne.n	800fa94 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800fa60:	68fb      	ldr	r3, [r7, #12]
 800fa62:	6858      	ldr	r0, [r3, #4]
 800fa64:	68fb      	ldr	r3, [r7, #12]
 800fa66:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800fa68:	461a      	mov	r2, r3
 800fa6a:	68b9      	ldr	r1, [r7, #8]
 800fa6c:	f003 fea0 	bl	80137b0 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800fa70:	68fb      	ldr	r3, [r7, #12]
 800fa72:	685a      	ldr	r2, [r3, #4]
 800fa74:	68fb      	ldr	r3, [r7, #12]
 800fa76:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800fa78:	441a      	add	r2, r3
 800fa7a:	68fb      	ldr	r3, [r7, #12]
 800fa7c:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800fa7e:	68fb      	ldr	r3, [r7, #12]
 800fa80:	685a      	ldr	r2, [r3, #4]
 800fa82:	68fb      	ldr	r3, [r7, #12]
 800fa84:	689b      	ldr	r3, [r3, #8]
 800fa86:	429a      	cmp	r2, r3
 800fa88:	d32b      	bcc.n	800fae2 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800fa8a:	68fb      	ldr	r3, [r7, #12]
 800fa8c:	681a      	ldr	r2, [r3, #0]
 800fa8e:	68fb      	ldr	r3, [r7, #12]
 800fa90:	605a      	str	r2, [r3, #4]
 800fa92:	e026      	b.n	800fae2 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800fa94:	68fb      	ldr	r3, [r7, #12]
 800fa96:	68d8      	ldr	r0, [r3, #12]
 800fa98:	68fb      	ldr	r3, [r7, #12]
 800fa9a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800fa9c:	461a      	mov	r2, r3
 800fa9e:	68b9      	ldr	r1, [r7, #8]
 800faa0:	f003 fe86 	bl	80137b0 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800faa4:	68fb      	ldr	r3, [r7, #12]
 800faa6:	68da      	ldr	r2, [r3, #12]
 800faa8:	68fb      	ldr	r3, [r7, #12]
 800faaa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800faac:	425b      	negs	r3, r3
 800faae:	441a      	add	r2, r3
 800fab0:	68fb      	ldr	r3, [r7, #12]
 800fab2:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800fab4:	68fb      	ldr	r3, [r7, #12]
 800fab6:	68da      	ldr	r2, [r3, #12]
 800fab8:	68fb      	ldr	r3, [r7, #12]
 800faba:	681b      	ldr	r3, [r3, #0]
 800fabc:	429a      	cmp	r2, r3
 800fabe:	d207      	bcs.n	800fad0 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800fac0:	68fb      	ldr	r3, [r7, #12]
 800fac2:	689a      	ldr	r2, [r3, #8]
 800fac4:	68fb      	ldr	r3, [r7, #12]
 800fac6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800fac8:	425b      	negs	r3, r3
 800faca:	441a      	add	r2, r3
 800facc:	68fb      	ldr	r3, [r7, #12]
 800face:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800fad0:	687b      	ldr	r3, [r7, #4]
 800fad2:	2b02      	cmp	r3, #2
 800fad4:	d105      	bne.n	800fae2 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800fad6:	693b      	ldr	r3, [r7, #16]
 800fad8:	2b00      	cmp	r3, #0
 800fada:	d002      	beq.n	800fae2 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800fadc:	693b      	ldr	r3, [r7, #16]
 800fade:	3b01      	subs	r3, #1
 800fae0:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800fae2:	693b      	ldr	r3, [r7, #16]
 800fae4:	1c5a      	adds	r2, r3, #1
 800fae6:	68fb      	ldr	r3, [r7, #12]
 800fae8:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 800faea:	697b      	ldr	r3, [r7, #20]
}
 800faec:	4618      	mov	r0, r3
 800faee:	3718      	adds	r7, #24
 800faf0:	46bd      	mov	sp, r7
 800faf2:	bd80      	pop	{r7, pc}

0800faf4 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800faf4:	b580      	push	{r7, lr}
 800faf6:	b082      	sub	sp, #8
 800faf8:	af00      	add	r7, sp, #0
 800fafa:	6078      	str	r0, [r7, #4]
 800fafc:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800fafe:	687b      	ldr	r3, [r7, #4]
 800fb00:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800fb02:	2b00      	cmp	r3, #0
 800fb04:	d018      	beq.n	800fb38 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800fb06:	687b      	ldr	r3, [r7, #4]
 800fb08:	68da      	ldr	r2, [r3, #12]
 800fb0a:	687b      	ldr	r3, [r7, #4]
 800fb0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800fb0e:	441a      	add	r2, r3
 800fb10:	687b      	ldr	r3, [r7, #4]
 800fb12:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800fb14:	687b      	ldr	r3, [r7, #4]
 800fb16:	68da      	ldr	r2, [r3, #12]
 800fb18:	687b      	ldr	r3, [r7, #4]
 800fb1a:	689b      	ldr	r3, [r3, #8]
 800fb1c:	429a      	cmp	r2, r3
 800fb1e:	d303      	bcc.n	800fb28 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800fb20:	687b      	ldr	r3, [r7, #4]
 800fb22:	681a      	ldr	r2, [r3, #0]
 800fb24:	687b      	ldr	r3, [r7, #4]
 800fb26:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800fb28:	687b      	ldr	r3, [r7, #4]
 800fb2a:	68d9      	ldr	r1, [r3, #12]
 800fb2c:	687b      	ldr	r3, [r7, #4]
 800fb2e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800fb30:	461a      	mov	r2, r3
 800fb32:	6838      	ldr	r0, [r7, #0]
 800fb34:	f003 fe3c 	bl	80137b0 <memcpy>
	}
}
 800fb38:	bf00      	nop
 800fb3a:	3708      	adds	r7, #8
 800fb3c:	46bd      	mov	sp, r7
 800fb3e:	bd80      	pop	{r7, pc}

0800fb40 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800fb40:	b580      	push	{r7, lr}
 800fb42:	b084      	sub	sp, #16
 800fb44:	af00      	add	r7, sp, #0
 800fb46:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800fb48:	f001 fca6 	bl	8011498 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800fb4c:	687b      	ldr	r3, [r7, #4]
 800fb4e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800fb52:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800fb54:	e011      	b.n	800fb7a <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800fb56:	687b      	ldr	r3, [r7, #4]
 800fb58:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800fb5a:	2b00      	cmp	r3, #0
 800fb5c:	d012      	beq.n	800fb84 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800fb5e:	687b      	ldr	r3, [r7, #4]
 800fb60:	3324      	adds	r3, #36	@ 0x24
 800fb62:	4618      	mov	r0, r3
 800fb64:	f000 fd58 	bl	8010618 <xTaskRemoveFromEventList>
 800fb68:	4603      	mov	r3, r0
 800fb6a:	2b00      	cmp	r3, #0
 800fb6c:	d001      	beq.n	800fb72 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800fb6e:	f000 fe31 	bl	80107d4 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800fb72:	7bfb      	ldrb	r3, [r7, #15]
 800fb74:	3b01      	subs	r3, #1
 800fb76:	b2db      	uxtb	r3, r3
 800fb78:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800fb7a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800fb7e:	2b00      	cmp	r3, #0
 800fb80:	dce9      	bgt.n	800fb56 <prvUnlockQueue+0x16>
 800fb82:	e000      	b.n	800fb86 <prvUnlockQueue+0x46>
					break;
 800fb84:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800fb86:	687b      	ldr	r3, [r7, #4]
 800fb88:	22ff      	movs	r2, #255	@ 0xff
 800fb8a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 800fb8e:	f001 fcb5 	bl	80114fc <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800fb92:	f001 fc81 	bl	8011498 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800fb96:	687b      	ldr	r3, [r7, #4]
 800fb98:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800fb9c:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800fb9e:	e011      	b.n	800fbc4 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800fba0:	687b      	ldr	r3, [r7, #4]
 800fba2:	691b      	ldr	r3, [r3, #16]
 800fba4:	2b00      	cmp	r3, #0
 800fba6:	d012      	beq.n	800fbce <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800fba8:	687b      	ldr	r3, [r7, #4]
 800fbaa:	3310      	adds	r3, #16
 800fbac:	4618      	mov	r0, r3
 800fbae:	f000 fd33 	bl	8010618 <xTaskRemoveFromEventList>
 800fbb2:	4603      	mov	r3, r0
 800fbb4:	2b00      	cmp	r3, #0
 800fbb6:	d001      	beq.n	800fbbc <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800fbb8:	f000 fe0c 	bl	80107d4 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800fbbc:	7bbb      	ldrb	r3, [r7, #14]
 800fbbe:	3b01      	subs	r3, #1
 800fbc0:	b2db      	uxtb	r3, r3
 800fbc2:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800fbc4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800fbc8:	2b00      	cmp	r3, #0
 800fbca:	dce9      	bgt.n	800fba0 <prvUnlockQueue+0x60>
 800fbcc:	e000      	b.n	800fbd0 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800fbce:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800fbd0:	687b      	ldr	r3, [r7, #4]
 800fbd2:	22ff      	movs	r2, #255	@ 0xff
 800fbd4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 800fbd8:	f001 fc90 	bl	80114fc <vPortExitCritical>
}
 800fbdc:	bf00      	nop
 800fbde:	3710      	adds	r7, #16
 800fbe0:	46bd      	mov	sp, r7
 800fbe2:	bd80      	pop	{r7, pc}

0800fbe4 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800fbe4:	b580      	push	{r7, lr}
 800fbe6:	b084      	sub	sp, #16
 800fbe8:	af00      	add	r7, sp, #0
 800fbea:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800fbec:	f001 fc54 	bl	8011498 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800fbf0:	687b      	ldr	r3, [r7, #4]
 800fbf2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800fbf4:	2b00      	cmp	r3, #0
 800fbf6:	d102      	bne.n	800fbfe <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800fbf8:	2301      	movs	r3, #1
 800fbfa:	60fb      	str	r3, [r7, #12]
 800fbfc:	e001      	b.n	800fc02 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800fbfe:	2300      	movs	r3, #0
 800fc00:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800fc02:	f001 fc7b 	bl	80114fc <vPortExitCritical>

	return xReturn;
 800fc06:	68fb      	ldr	r3, [r7, #12]
}
 800fc08:	4618      	mov	r0, r3
 800fc0a:	3710      	adds	r7, #16
 800fc0c:	46bd      	mov	sp, r7
 800fc0e:	bd80      	pop	{r7, pc}

0800fc10 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800fc10:	b580      	push	{r7, lr}
 800fc12:	b084      	sub	sp, #16
 800fc14:	af00      	add	r7, sp, #0
 800fc16:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800fc18:	f001 fc3e 	bl	8011498 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800fc1c:	687b      	ldr	r3, [r7, #4]
 800fc1e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800fc20:	687b      	ldr	r3, [r7, #4]
 800fc22:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800fc24:	429a      	cmp	r2, r3
 800fc26:	d102      	bne.n	800fc2e <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800fc28:	2301      	movs	r3, #1
 800fc2a:	60fb      	str	r3, [r7, #12]
 800fc2c:	e001      	b.n	800fc32 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800fc2e:	2300      	movs	r3, #0
 800fc30:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800fc32:	f001 fc63 	bl	80114fc <vPortExitCritical>

	return xReturn;
 800fc36:	68fb      	ldr	r3, [r7, #12]
}
 800fc38:	4618      	mov	r0, r3
 800fc3a:	3710      	adds	r7, #16
 800fc3c:	46bd      	mov	sp, r7
 800fc3e:	bd80      	pop	{r7, pc}

0800fc40 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800fc40:	b480      	push	{r7}
 800fc42:	b085      	sub	sp, #20
 800fc44:	af00      	add	r7, sp, #0
 800fc46:	6078      	str	r0, [r7, #4]
 800fc48:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800fc4a:	2300      	movs	r3, #0
 800fc4c:	60fb      	str	r3, [r7, #12]
 800fc4e:	e014      	b.n	800fc7a <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800fc50:	4a0f      	ldr	r2, [pc, #60]	@ (800fc90 <vQueueAddToRegistry+0x50>)
 800fc52:	68fb      	ldr	r3, [r7, #12]
 800fc54:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800fc58:	2b00      	cmp	r3, #0
 800fc5a:	d10b      	bne.n	800fc74 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800fc5c:	490c      	ldr	r1, [pc, #48]	@ (800fc90 <vQueueAddToRegistry+0x50>)
 800fc5e:	68fb      	ldr	r3, [r7, #12]
 800fc60:	683a      	ldr	r2, [r7, #0]
 800fc62:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800fc66:	4a0a      	ldr	r2, [pc, #40]	@ (800fc90 <vQueueAddToRegistry+0x50>)
 800fc68:	68fb      	ldr	r3, [r7, #12]
 800fc6a:	00db      	lsls	r3, r3, #3
 800fc6c:	4413      	add	r3, r2
 800fc6e:	687a      	ldr	r2, [r7, #4]
 800fc70:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800fc72:	e006      	b.n	800fc82 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800fc74:	68fb      	ldr	r3, [r7, #12]
 800fc76:	3301      	adds	r3, #1
 800fc78:	60fb      	str	r3, [r7, #12]
 800fc7a:	68fb      	ldr	r3, [r7, #12]
 800fc7c:	2b07      	cmp	r3, #7
 800fc7e:	d9e7      	bls.n	800fc50 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800fc80:	bf00      	nop
 800fc82:	bf00      	nop
 800fc84:	3714      	adds	r7, #20
 800fc86:	46bd      	mov	sp, r7
 800fc88:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fc8c:	4770      	bx	lr
 800fc8e:	bf00      	nop
 800fc90:	24001a78 	.word	0x24001a78

0800fc94 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800fc94:	b580      	push	{r7, lr}
 800fc96:	b086      	sub	sp, #24
 800fc98:	af00      	add	r7, sp, #0
 800fc9a:	60f8      	str	r0, [r7, #12]
 800fc9c:	60b9      	str	r1, [r7, #8]
 800fc9e:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800fca0:	68fb      	ldr	r3, [r7, #12]
 800fca2:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800fca4:	f001 fbf8 	bl	8011498 <vPortEnterCritical>
 800fca8:	697b      	ldr	r3, [r7, #20]
 800fcaa:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800fcae:	b25b      	sxtb	r3, r3
 800fcb0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800fcb4:	d103      	bne.n	800fcbe <vQueueWaitForMessageRestricted+0x2a>
 800fcb6:	697b      	ldr	r3, [r7, #20]
 800fcb8:	2200      	movs	r2, #0
 800fcba:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800fcbe:	697b      	ldr	r3, [r7, #20]
 800fcc0:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800fcc4:	b25b      	sxtb	r3, r3
 800fcc6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800fcca:	d103      	bne.n	800fcd4 <vQueueWaitForMessageRestricted+0x40>
 800fccc:	697b      	ldr	r3, [r7, #20]
 800fcce:	2200      	movs	r2, #0
 800fcd0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800fcd4:	f001 fc12 	bl	80114fc <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800fcd8:	697b      	ldr	r3, [r7, #20]
 800fcda:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800fcdc:	2b00      	cmp	r3, #0
 800fcde:	d106      	bne.n	800fcee <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800fce0:	697b      	ldr	r3, [r7, #20]
 800fce2:	3324      	adds	r3, #36	@ 0x24
 800fce4:	687a      	ldr	r2, [r7, #4]
 800fce6:	68b9      	ldr	r1, [r7, #8]
 800fce8:	4618      	mov	r0, r3
 800fcea:	f000 fc69 	bl	80105c0 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800fcee:	6978      	ldr	r0, [r7, #20]
 800fcf0:	f7ff ff26 	bl	800fb40 <prvUnlockQueue>
	}
 800fcf4:	bf00      	nop
 800fcf6:	3718      	adds	r7, #24
 800fcf8:	46bd      	mov	sp, r7
 800fcfa:	bd80      	pop	{r7, pc}

0800fcfc <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800fcfc:	b580      	push	{r7, lr}
 800fcfe:	b08e      	sub	sp, #56	@ 0x38
 800fd00:	af04      	add	r7, sp, #16
 800fd02:	60f8      	str	r0, [r7, #12]
 800fd04:	60b9      	str	r1, [r7, #8]
 800fd06:	607a      	str	r2, [r7, #4]
 800fd08:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800fd0a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800fd0c:	2b00      	cmp	r3, #0
 800fd0e:	d10b      	bne.n	800fd28 <xTaskCreateStatic+0x2c>
	__asm volatile
 800fd10:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fd14:	f383 8811 	msr	BASEPRI, r3
 800fd18:	f3bf 8f6f 	isb	sy
 800fd1c:	f3bf 8f4f 	dsb	sy
 800fd20:	623b      	str	r3, [r7, #32]
}
 800fd22:	bf00      	nop
 800fd24:	bf00      	nop
 800fd26:	e7fd      	b.n	800fd24 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800fd28:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fd2a:	2b00      	cmp	r3, #0
 800fd2c:	d10b      	bne.n	800fd46 <xTaskCreateStatic+0x4a>
	__asm volatile
 800fd2e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fd32:	f383 8811 	msr	BASEPRI, r3
 800fd36:	f3bf 8f6f 	isb	sy
 800fd3a:	f3bf 8f4f 	dsb	sy
 800fd3e:	61fb      	str	r3, [r7, #28]
}
 800fd40:	bf00      	nop
 800fd42:	bf00      	nop
 800fd44:	e7fd      	b.n	800fd42 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800fd46:	23a8      	movs	r3, #168	@ 0xa8
 800fd48:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800fd4a:	693b      	ldr	r3, [r7, #16]
 800fd4c:	2ba8      	cmp	r3, #168	@ 0xa8
 800fd4e:	d00b      	beq.n	800fd68 <xTaskCreateStatic+0x6c>
	__asm volatile
 800fd50:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fd54:	f383 8811 	msr	BASEPRI, r3
 800fd58:	f3bf 8f6f 	isb	sy
 800fd5c:	f3bf 8f4f 	dsb	sy
 800fd60:	61bb      	str	r3, [r7, #24]
}
 800fd62:	bf00      	nop
 800fd64:	bf00      	nop
 800fd66:	e7fd      	b.n	800fd64 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800fd68:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800fd6a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fd6c:	2b00      	cmp	r3, #0
 800fd6e:	d01e      	beq.n	800fdae <xTaskCreateStatic+0xb2>
 800fd70:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800fd72:	2b00      	cmp	r3, #0
 800fd74:	d01b      	beq.n	800fdae <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800fd76:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fd78:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800fd7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fd7c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800fd7e:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800fd80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fd82:	2202      	movs	r2, #2
 800fd84:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800fd88:	2300      	movs	r3, #0
 800fd8a:	9303      	str	r3, [sp, #12]
 800fd8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fd8e:	9302      	str	r3, [sp, #8]
 800fd90:	f107 0314 	add.w	r3, r7, #20
 800fd94:	9301      	str	r3, [sp, #4]
 800fd96:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fd98:	9300      	str	r3, [sp, #0]
 800fd9a:	683b      	ldr	r3, [r7, #0]
 800fd9c:	687a      	ldr	r2, [r7, #4]
 800fd9e:	68b9      	ldr	r1, [r7, #8]
 800fda0:	68f8      	ldr	r0, [r7, #12]
 800fda2:	f000 f851 	bl	800fe48 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800fda6:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800fda8:	f000 f8f6 	bl	800ff98 <prvAddNewTaskToReadyList>
 800fdac:	e001      	b.n	800fdb2 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 800fdae:	2300      	movs	r3, #0
 800fdb0:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800fdb2:	697b      	ldr	r3, [r7, #20]
	}
 800fdb4:	4618      	mov	r0, r3
 800fdb6:	3728      	adds	r7, #40	@ 0x28
 800fdb8:	46bd      	mov	sp, r7
 800fdba:	bd80      	pop	{r7, pc}

0800fdbc <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800fdbc:	b580      	push	{r7, lr}
 800fdbe:	b08c      	sub	sp, #48	@ 0x30
 800fdc0:	af04      	add	r7, sp, #16
 800fdc2:	60f8      	str	r0, [r7, #12]
 800fdc4:	60b9      	str	r1, [r7, #8]
 800fdc6:	603b      	str	r3, [r7, #0]
 800fdc8:	4613      	mov	r3, r2
 800fdca:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800fdcc:	88fb      	ldrh	r3, [r7, #6]
 800fdce:	009b      	lsls	r3, r3, #2
 800fdd0:	4618      	mov	r0, r3
 800fdd2:	f001 fc83 	bl	80116dc <pvPortMalloc>
 800fdd6:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800fdd8:	697b      	ldr	r3, [r7, #20]
 800fdda:	2b00      	cmp	r3, #0
 800fddc:	d00e      	beq.n	800fdfc <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800fdde:	20a8      	movs	r0, #168	@ 0xa8
 800fde0:	f001 fc7c 	bl	80116dc <pvPortMalloc>
 800fde4:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800fde6:	69fb      	ldr	r3, [r7, #28]
 800fde8:	2b00      	cmp	r3, #0
 800fdea:	d003      	beq.n	800fdf4 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800fdec:	69fb      	ldr	r3, [r7, #28]
 800fdee:	697a      	ldr	r2, [r7, #20]
 800fdf0:	631a      	str	r2, [r3, #48]	@ 0x30
 800fdf2:	e005      	b.n	800fe00 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800fdf4:	6978      	ldr	r0, [r7, #20]
 800fdf6:	f001 fd3f 	bl	8011878 <vPortFree>
 800fdfa:	e001      	b.n	800fe00 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800fdfc:	2300      	movs	r3, #0
 800fdfe:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800fe00:	69fb      	ldr	r3, [r7, #28]
 800fe02:	2b00      	cmp	r3, #0
 800fe04:	d017      	beq.n	800fe36 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800fe06:	69fb      	ldr	r3, [r7, #28]
 800fe08:	2200      	movs	r2, #0
 800fe0a:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800fe0e:	88fa      	ldrh	r2, [r7, #6]
 800fe10:	2300      	movs	r3, #0
 800fe12:	9303      	str	r3, [sp, #12]
 800fe14:	69fb      	ldr	r3, [r7, #28]
 800fe16:	9302      	str	r3, [sp, #8]
 800fe18:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800fe1a:	9301      	str	r3, [sp, #4]
 800fe1c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fe1e:	9300      	str	r3, [sp, #0]
 800fe20:	683b      	ldr	r3, [r7, #0]
 800fe22:	68b9      	ldr	r1, [r7, #8]
 800fe24:	68f8      	ldr	r0, [r7, #12]
 800fe26:	f000 f80f 	bl	800fe48 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800fe2a:	69f8      	ldr	r0, [r7, #28]
 800fe2c:	f000 f8b4 	bl	800ff98 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800fe30:	2301      	movs	r3, #1
 800fe32:	61bb      	str	r3, [r7, #24]
 800fe34:	e002      	b.n	800fe3c <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800fe36:	f04f 33ff 	mov.w	r3, #4294967295
 800fe3a:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800fe3c:	69bb      	ldr	r3, [r7, #24]
	}
 800fe3e:	4618      	mov	r0, r3
 800fe40:	3720      	adds	r7, #32
 800fe42:	46bd      	mov	sp, r7
 800fe44:	bd80      	pop	{r7, pc}
	...

0800fe48 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800fe48:	b580      	push	{r7, lr}
 800fe4a:	b088      	sub	sp, #32
 800fe4c:	af00      	add	r7, sp, #0
 800fe4e:	60f8      	str	r0, [r7, #12]
 800fe50:	60b9      	str	r1, [r7, #8]
 800fe52:	607a      	str	r2, [r7, #4]
 800fe54:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800fe56:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fe58:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800fe5a:	687b      	ldr	r3, [r7, #4]
 800fe5c:	009b      	lsls	r3, r3, #2
 800fe5e:	461a      	mov	r2, r3
 800fe60:	21a5      	movs	r1, #165	@ 0xa5
 800fe62:	f003 fc13 	bl	801368c <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800fe66:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fe68:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800fe6a:	6879      	ldr	r1, [r7, #4]
 800fe6c:	f06f 4340 	mvn.w	r3, #3221225472	@ 0xc0000000
 800fe70:	440b      	add	r3, r1
 800fe72:	009b      	lsls	r3, r3, #2
 800fe74:	4413      	add	r3, r2
 800fe76:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800fe78:	69bb      	ldr	r3, [r7, #24]
 800fe7a:	f023 0307 	bic.w	r3, r3, #7
 800fe7e:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800fe80:	69bb      	ldr	r3, [r7, #24]
 800fe82:	f003 0307 	and.w	r3, r3, #7
 800fe86:	2b00      	cmp	r3, #0
 800fe88:	d00b      	beq.n	800fea2 <prvInitialiseNewTask+0x5a>
	__asm volatile
 800fe8a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fe8e:	f383 8811 	msr	BASEPRI, r3
 800fe92:	f3bf 8f6f 	isb	sy
 800fe96:	f3bf 8f4f 	dsb	sy
 800fe9a:	617b      	str	r3, [r7, #20]
}
 800fe9c:	bf00      	nop
 800fe9e:	bf00      	nop
 800fea0:	e7fd      	b.n	800fe9e <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800fea2:	68bb      	ldr	r3, [r7, #8]
 800fea4:	2b00      	cmp	r3, #0
 800fea6:	d01f      	beq.n	800fee8 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800fea8:	2300      	movs	r3, #0
 800feaa:	61fb      	str	r3, [r7, #28]
 800feac:	e012      	b.n	800fed4 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800feae:	68ba      	ldr	r2, [r7, #8]
 800feb0:	69fb      	ldr	r3, [r7, #28]
 800feb2:	4413      	add	r3, r2
 800feb4:	7819      	ldrb	r1, [r3, #0]
 800feb6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800feb8:	69fb      	ldr	r3, [r7, #28]
 800feba:	4413      	add	r3, r2
 800febc:	3334      	adds	r3, #52	@ 0x34
 800febe:	460a      	mov	r2, r1
 800fec0:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800fec2:	68ba      	ldr	r2, [r7, #8]
 800fec4:	69fb      	ldr	r3, [r7, #28]
 800fec6:	4413      	add	r3, r2
 800fec8:	781b      	ldrb	r3, [r3, #0]
 800feca:	2b00      	cmp	r3, #0
 800fecc:	d006      	beq.n	800fedc <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800fece:	69fb      	ldr	r3, [r7, #28]
 800fed0:	3301      	adds	r3, #1
 800fed2:	61fb      	str	r3, [r7, #28]
 800fed4:	69fb      	ldr	r3, [r7, #28]
 800fed6:	2b0f      	cmp	r3, #15
 800fed8:	d9e9      	bls.n	800feae <prvInitialiseNewTask+0x66>
 800feda:	e000      	b.n	800fede <prvInitialiseNewTask+0x96>
			{
				break;
 800fedc:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800fede:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fee0:	2200      	movs	r2, #0
 800fee2:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800fee6:	e003      	b.n	800fef0 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800fee8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800feea:	2200      	movs	r2, #0
 800feec:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800fef0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fef2:	2b06      	cmp	r3, #6
 800fef4:	d901      	bls.n	800fefa <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800fef6:	2306      	movs	r3, #6
 800fef8:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800fefa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fefc:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800fefe:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800ff00:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ff02:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800ff04:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800ff06:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ff08:	2200      	movs	r2, #0
 800ff0a:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800ff0c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ff0e:	3304      	adds	r3, #4
 800ff10:	4618      	mov	r0, r3
 800ff12:	f7ff f964 	bl	800f1de <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800ff16:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ff18:	3318      	adds	r3, #24
 800ff1a:	4618      	mov	r0, r3
 800ff1c:	f7ff f95f 	bl	800f1de <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800ff20:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ff22:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ff24:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800ff26:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ff28:	f1c3 0207 	rsb	r2, r3, #7
 800ff2c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ff2e:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800ff30:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ff32:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ff34:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800ff36:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ff38:	2200      	movs	r2, #0
 800ff3a:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800ff3e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ff40:	2200      	movs	r2, #0
 800ff42:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800ff46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ff48:	3354      	adds	r3, #84	@ 0x54
 800ff4a:	224c      	movs	r2, #76	@ 0x4c
 800ff4c:	2100      	movs	r1, #0
 800ff4e:	4618      	mov	r0, r3
 800ff50:	f003 fb9c 	bl	801368c <memset>
 800ff54:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ff56:	4a0d      	ldr	r2, [pc, #52]	@ (800ff8c <prvInitialiseNewTask+0x144>)
 800ff58:	659a      	str	r2, [r3, #88]	@ 0x58
 800ff5a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ff5c:	4a0c      	ldr	r2, [pc, #48]	@ (800ff90 <prvInitialiseNewTask+0x148>)
 800ff5e:	65da      	str	r2, [r3, #92]	@ 0x5c
 800ff60:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ff62:	4a0c      	ldr	r2, [pc, #48]	@ (800ff94 <prvInitialiseNewTask+0x14c>)
 800ff64:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800ff66:	683a      	ldr	r2, [r7, #0]
 800ff68:	68f9      	ldr	r1, [r7, #12]
 800ff6a:	69b8      	ldr	r0, [r7, #24]
 800ff6c:	f001 f964 	bl	8011238 <pxPortInitialiseStack>
 800ff70:	4602      	mov	r2, r0
 800ff72:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ff74:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800ff76:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ff78:	2b00      	cmp	r3, #0
 800ff7a:	d002      	beq.n	800ff82 <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800ff7c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ff7e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ff80:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800ff82:	bf00      	nop
 800ff84:	3720      	adds	r7, #32
 800ff86:	46bd      	mov	sp, r7
 800ff88:	bd80      	pop	{r7, pc}
 800ff8a:	bf00      	nop
 800ff8c:	24005e34 	.word	0x24005e34
 800ff90:	24005e9c 	.word	0x24005e9c
 800ff94:	24005f04 	.word	0x24005f04

0800ff98 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800ff98:	b580      	push	{r7, lr}
 800ff9a:	b082      	sub	sp, #8
 800ff9c:	af00      	add	r7, sp, #0
 800ff9e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800ffa0:	f001 fa7a 	bl	8011498 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800ffa4:	4b2c      	ldr	r3, [pc, #176]	@ (8010058 <prvAddNewTaskToReadyList+0xc0>)
 800ffa6:	681b      	ldr	r3, [r3, #0]
 800ffa8:	3301      	adds	r3, #1
 800ffaa:	4a2b      	ldr	r2, [pc, #172]	@ (8010058 <prvAddNewTaskToReadyList+0xc0>)
 800ffac:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800ffae:	4b2b      	ldr	r3, [pc, #172]	@ (801005c <prvAddNewTaskToReadyList+0xc4>)
 800ffb0:	681b      	ldr	r3, [r3, #0]
 800ffb2:	2b00      	cmp	r3, #0
 800ffb4:	d109      	bne.n	800ffca <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800ffb6:	4a29      	ldr	r2, [pc, #164]	@ (801005c <prvAddNewTaskToReadyList+0xc4>)
 800ffb8:	687b      	ldr	r3, [r7, #4]
 800ffba:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800ffbc:	4b26      	ldr	r3, [pc, #152]	@ (8010058 <prvAddNewTaskToReadyList+0xc0>)
 800ffbe:	681b      	ldr	r3, [r3, #0]
 800ffc0:	2b01      	cmp	r3, #1
 800ffc2:	d110      	bne.n	800ffe6 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800ffc4:	f000 fc2a 	bl	801081c <prvInitialiseTaskLists>
 800ffc8:	e00d      	b.n	800ffe6 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800ffca:	4b25      	ldr	r3, [pc, #148]	@ (8010060 <prvAddNewTaskToReadyList+0xc8>)
 800ffcc:	681b      	ldr	r3, [r3, #0]
 800ffce:	2b00      	cmp	r3, #0
 800ffd0:	d109      	bne.n	800ffe6 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800ffd2:	4b22      	ldr	r3, [pc, #136]	@ (801005c <prvAddNewTaskToReadyList+0xc4>)
 800ffd4:	681b      	ldr	r3, [r3, #0]
 800ffd6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ffd8:	687b      	ldr	r3, [r7, #4]
 800ffda:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ffdc:	429a      	cmp	r2, r3
 800ffde:	d802      	bhi.n	800ffe6 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800ffe0:	4a1e      	ldr	r2, [pc, #120]	@ (801005c <prvAddNewTaskToReadyList+0xc4>)
 800ffe2:	687b      	ldr	r3, [r7, #4]
 800ffe4:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800ffe6:	4b1f      	ldr	r3, [pc, #124]	@ (8010064 <prvAddNewTaskToReadyList+0xcc>)
 800ffe8:	681b      	ldr	r3, [r3, #0]
 800ffea:	3301      	adds	r3, #1
 800ffec:	4a1d      	ldr	r2, [pc, #116]	@ (8010064 <prvAddNewTaskToReadyList+0xcc>)
 800ffee:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800fff0:	4b1c      	ldr	r3, [pc, #112]	@ (8010064 <prvAddNewTaskToReadyList+0xcc>)
 800fff2:	681a      	ldr	r2, [r3, #0]
 800fff4:	687b      	ldr	r3, [r7, #4]
 800fff6:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800fff8:	687b      	ldr	r3, [r7, #4]
 800fffa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800fffc:	2201      	movs	r2, #1
 800fffe:	409a      	lsls	r2, r3
 8010000:	4b19      	ldr	r3, [pc, #100]	@ (8010068 <prvAddNewTaskToReadyList+0xd0>)
 8010002:	681b      	ldr	r3, [r3, #0]
 8010004:	4313      	orrs	r3, r2
 8010006:	4a18      	ldr	r2, [pc, #96]	@ (8010068 <prvAddNewTaskToReadyList+0xd0>)
 8010008:	6013      	str	r3, [r2, #0]
 801000a:	687b      	ldr	r3, [r7, #4]
 801000c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801000e:	4613      	mov	r3, r2
 8010010:	009b      	lsls	r3, r3, #2
 8010012:	4413      	add	r3, r2
 8010014:	009b      	lsls	r3, r3, #2
 8010016:	4a15      	ldr	r2, [pc, #84]	@ (801006c <prvAddNewTaskToReadyList+0xd4>)
 8010018:	441a      	add	r2, r3
 801001a:	687b      	ldr	r3, [r7, #4]
 801001c:	3304      	adds	r3, #4
 801001e:	4619      	mov	r1, r3
 8010020:	4610      	mov	r0, r2
 8010022:	f7ff f8e9 	bl	800f1f8 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8010026:	f001 fa69 	bl	80114fc <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 801002a:	4b0d      	ldr	r3, [pc, #52]	@ (8010060 <prvAddNewTaskToReadyList+0xc8>)
 801002c:	681b      	ldr	r3, [r3, #0]
 801002e:	2b00      	cmp	r3, #0
 8010030:	d00e      	beq.n	8010050 <prvAddNewTaskToReadyList+0xb8>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8010032:	4b0a      	ldr	r3, [pc, #40]	@ (801005c <prvAddNewTaskToReadyList+0xc4>)
 8010034:	681b      	ldr	r3, [r3, #0]
 8010036:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010038:	687b      	ldr	r3, [r7, #4]
 801003a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801003c:	429a      	cmp	r2, r3
 801003e:	d207      	bcs.n	8010050 <prvAddNewTaskToReadyList+0xb8>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8010040:	4b0b      	ldr	r3, [pc, #44]	@ (8010070 <prvAddNewTaskToReadyList+0xd8>)
 8010042:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8010046:	601a      	str	r2, [r3, #0]
 8010048:	f3bf 8f4f 	dsb	sy
 801004c:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8010050:	bf00      	nop
 8010052:	3708      	adds	r7, #8
 8010054:	46bd      	mov	sp, r7
 8010056:	bd80      	pop	{r7, pc}
 8010058:	24001bb8 	.word	0x24001bb8
 801005c:	24001ab8 	.word	0x24001ab8
 8010060:	24001bc4 	.word	0x24001bc4
 8010064:	24001bd4 	.word	0x24001bd4
 8010068:	24001bc0 	.word	0x24001bc0
 801006c:	24001abc 	.word	0x24001abc
 8010070:	e000ed04 	.word	0xe000ed04

08010074 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8010074:	b580      	push	{r7, lr}
 8010076:	b084      	sub	sp, #16
 8010078:	af00      	add	r7, sp, #0
 801007a:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 801007c:	2300      	movs	r3, #0
 801007e:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8010080:	687b      	ldr	r3, [r7, #4]
 8010082:	2b00      	cmp	r3, #0
 8010084:	d018      	beq.n	80100b8 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8010086:	4b14      	ldr	r3, [pc, #80]	@ (80100d8 <vTaskDelay+0x64>)
 8010088:	681b      	ldr	r3, [r3, #0]
 801008a:	2b00      	cmp	r3, #0
 801008c:	d00b      	beq.n	80100a6 <vTaskDelay+0x32>
	__asm volatile
 801008e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010092:	f383 8811 	msr	BASEPRI, r3
 8010096:	f3bf 8f6f 	isb	sy
 801009a:	f3bf 8f4f 	dsb	sy
 801009e:	60bb      	str	r3, [r7, #8]
}
 80100a0:	bf00      	nop
 80100a2:	bf00      	nop
 80100a4:	e7fd      	b.n	80100a2 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 80100a6:	f000 f88b 	bl	80101c0 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80100aa:	2100      	movs	r1, #0
 80100ac:	6878      	ldr	r0, [r7, #4]
 80100ae:	f000 fd1f 	bl	8010af0 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 80100b2:	f000 f893 	bl	80101dc <xTaskResumeAll>
 80100b6:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80100b8:	68fb      	ldr	r3, [r7, #12]
 80100ba:	2b00      	cmp	r3, #0
 80100bc:	d107      	bne.n	80100ce <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 80100be:	4b07      	ldr	r3, [pc, #28]	@ (80100dc <vTaskDelay+0x68>)
 80100c0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80100c4:	601a      	str	r2, [r3, #0]
 80100c6:	f3bf 8f4f 	dsb	sy
 80100ca:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80100ce:	bf00      	nop
 80100d0:	3710      	adds	r7, #16
 80100d2:	46bd      	mov	sp, r7
 80100d4:	bd80      	pop	{r7, pc}
 80100d6:	bf00      	nop
 80100d8:	24001be0 	.word	0x24001be0
 80100dc:	e000ed04 	.word	0xe000ed04

080100e0 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80100e0:	b580      	push	{r7, lr}
 80100e2:	b08a      	sub	sp, #40	@ 0x28
 80100e4:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80100e6:	2300      	movs	r3, #0
 80100e8:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80100ea:	2300      	movs	r3, #0
 80100ec:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80100ee:	463a      	mov	r2, r7
 80100f0:	1d39      	adds	r1, r7, #4
 80100f2:	f107 0308 	add.w	r3, r7, #8
 80100f6:	4618      	mov	r0, r3
 80100f8:	f7f2 fbaa 	bl	8002850 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80100fc:	6839      	ldr	r1, [r7, #0]
 80100fe:	687b      	ldr	r3, [r7, #4]
 8010100:	68ba      	ldr	r2, [r7, #8]
 8010102:	9202      	str	r2, [sp, #8]
 8010104:	9301      	str	r3, [sp, #4]
 8010106:	2300      	movs	r3, #0
 8010108:	9300      	str	r3, [sp, #0]
 801010a:	2300      	movs	r3, #0
 801010c:	460a      	mov	r2, r1
 801010e:	4924      	ldr	r1, [pc, #144]	@ (80101a0 <vTaskStartScheduler+0xc0>)
 8010110:	4824      	ldr	r0, [pc, #144]	@ (80101a4 <vTaskStartScheduler+0xc4>)
 8010112:	f7ff fdf3 	bl	800fcfc <xTaskCreateStatic>
 8010116:	4603      	mov	r3, r0
 8010118:	4a23      	ldr	r2, [pc, #140]	@ (80101a8 <vTaskStartScheduler+0xc8>)
 801011a:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 801011c:	4b22      	ldr	r3, [pc, #136]	@ (80101a8 <vTaskStartScheduler+0xc8>)
 801011e:	681b      	ldr	r3, [r3, #0]
 8010120:	2b00      	cmp	r3, #0
 8010122:	d002      	beq.n	801012a <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8010124:	2301      	movs	r3, #1
 8010126:	617b      	str	r3, [r7, #20]
 8010128:	e001      	b.n	801012e <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 801012a:	2300      	movs	r3, #0
 801012c:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 801012e:	697b      	ldr	r3, [r7, #20]
 8010130:	2b01      	cmp	r3, #1
 8010132:	d102      	bne.n	801013a <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8010134:	f000 fd42 	bl	8010bbc <xTimerCreateTimerTask>
 8010138:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 801013a:	697b      	ldr	r3, [r7, #20]
 801013c:	2b01      	cmp	r3, #1
 801013e:	d11b      	bne.n	8010178 <vTaskStartScheduler+0x98>
	__asm volatile
 8010140:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010144:	f383 8811 	msr	BASEPRI, r3
 8010148:	f3bf 8f6f 	isb	sy
 801014c:	f3bf 8f4f 	dsb	sy
 8010150:	613b      	str	r3, [r7, #16]
}
 8010152:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8010154:	4b15      	ldr	r3, [pc, #84]	@ (80101ac <vTaskStartScheduler+0xcc>)
 8010156:	681b      	ldr	r3, [r3, #0]
 8010158:	3354      	adds	r3, #84	@ 0x54
 801015a:	4a15      	ldr	r2, [pc, #84]	@ (80101b0 <vTaskStartScheduler+0xd0>)
 801015c:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 801015e:	4b15      	ldr	r3, [pc, #84]	@ (80101b4 <vTaskStartScheduler+0xd4>)
 8010160:	f04f 32ff 	mov.w	r2, #4294967295
 8010164:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8010166:	4b14      	ldr	r3, [pc, #80]	@ (80101b8 <vTaskStartScheduler+0xd8>)
 8010168:	2201      	movs	r2, #1
 801016a:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 801016c:	4b13      	ldr	r3, [pc, #76]	@ (80101bc <vTaskStartScheduler+0xdc>)
 801016e:	2200      	movs	r2, #0
 8010170:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8010172:	f001 f8ed 	bl	8011350 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8010176:	e00f      	b.n	8010198 <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8010178:	697b      	ldr	r3, [r7, #20]
 801017a:	f1b3 3fff 	cmp.w	r3, #4294967295
 801017e:	d10b      	bne.n	8010198 <vTaskStartScheduler+0xb8>
	__asm volatile
 8010180:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010184:	f383 8811 	msr	BASEPRI, r3
 8010188:	f3bf 8f6f 	isb	sy
 801018c:	f3bf 8f4f 	dsb	sy
 8010190:	60fb      	str	r3, [r7, #12]
}
 8010192:	bf00      	nop
 8010194:	bf00      	nop
 8010196:	e7fd      	b.n	8010194 <vTaskStartScheduler+0xb4>
}
 8010198:	bf00      	nop
 801019a:	3718      	adds	r7, #24
 801019c:	46bd      	mov	sp, r7
 801019e:	bd80      	pop	{r7, pc}
 80101a0:	0801428c 	.word	0x0801428c
 80101a4:	080107ed 	.word	0x080107ed
 80101a8:	24001bdc 	.word	0x24001bdc
 80101ac:	24001ab8 	.word	0x24001ab8
 80101b0:	2400006c 	.word	0x2400006c
 80101b4:	24001bd8 	.word	0x24001bd8
 80101b8:	24001bc4 	.word	0x24001bc4
 80101bc:	24001bbc 	.word	0x24001bbc

080101c0 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80101c0:	b480      	push	{r7}
 80101c2:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 80101c4:	4b04      	ldr	r3, [pc, #16]	@ (80101d8 <vTaskSuspendAll+0x18>)
 80101c6:	681b      	ldr	r3, [r3, #0]
 80101c8:	3301      	adds	r3, #1
 80101ca:	4a03      	ldr	r2, [pc, #12]	@ (80101d8 <vTaskSuspendAll+0x18>)
 80101cc:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 80101ce:	bf00      	nop
 80101d0:	46bd      	mov	sp, r7
 80101d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80101d6:	4770      	bx	lr
 80101d8:	24001be0 	.word	0x24001be0

080101dc <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80101dc:	b580      	push	{r7, lr}
 80101de:	b084      	sub	sp, #16
 80101e0:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80101e2:	2300      	movs	r3, #0
 80101e4:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80101e6:	2300      	movs	r3, #0
 80101e8:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80101ea:	4b42      	ldr	r3, [pc, #264]	@ (80102f4 <xTaskResumeAll+0x118>)
 80101ec:	681b      	ldr	r3, [r3, #0]
 80101ee:	2b00      	cmp	r3, #0
 80101f0:	d10b      	bne.n	801020a <xTaskResumeAll+0x2e>
	__asm volatile
 80101f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80101f6:	f383 8811 	msr	BASEPRI, r3
 80101fa:	f3bf 8f6f 	isb	sy
 80101fe:	f3bf 8f4f 	dsb	sy
 8010202:	603b      	str	r3, [r7, #0]
}
 8010204:	bf00      	nop
 8010206:	bf00      	nop
 8010208:	e7fd      	b.n	8010206 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 801020a:	f001 f945 	bl	8011498 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 801020e:	4b39      	ldr	r3, [pc, #228]	@ (80102f4 <xTaskResumeAll+0x118>)
 8010210:	681b      	ldr	r3, [r3, #0]
 8010212:	3b01      	subs	r3, #1
 8010214:	4a37      	ldr	r2, [pc, #220]	@ (80102f4 <xTaskResumeAll+0x118>)
 8010216:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8010218:	4b36      	ldr	r3, [pc, #216]	@ (80102f4 <xTaskResumeAll+0x118>)
 801021a:	681b      	ldr	r3, [r3, #0]
 801021c:	2b00      	cmp	r3, #0
 801021e:	d161      	bne.n	80102e4 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8010220:	4b35      	ldr	r3, [pc, #212]	@ (80102f8 <xTaskResumeAll+0x11c>)
 8010222:	681b      	ldr	r3, [r3, #0]
 8010224:	2b00      	cmp	r3, #0
 8010226:	d05d      	beq.n	80102e4 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8010228:	e02e      	b.n	8010288 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 801022a:	4b34      	ldr	r3, [pc, #208]	@ (80102fc <xTaskResumeAll+0x120>)
 801022c:	68db      	ldr	r3, [r3, #12]
 801022e:	68db      	ldr	r3, [r3, #12]
 8010230:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8010232:	68fb      	ldr	r3, [r7, #12]
 8010234:	3318      	adds	r3, #24
 8010236:	4618      	mov	r0, r3
 8010238:	f7ff f83b 	bl	800f2b2 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 801023c:	68fb      	ldr	r3, [r7, #12]
 801023e:	3304      	adds	r3, #4
 8010240:	4618      	mov	r0, r3
 8010242:	f7ff f836 	bl	800f2b2 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8010246:	68fb      	ldr	r3, [r7, #12]
 8010248:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801024a:	2201      	movs	r2, #1
 801024c:	409a      	lsls	r2, r3
 801024e:	4b2c      	ldr	r3, [pc, #176]	@ (8010300 <xTaskResumeAll+0x124>)
 8010250:	681b      	ldr	r3, [r3, #0]
 8010252:	4313      	orrs	r3, r2
 8010254:	4a2a      	ldr	r2, [pc, #168]	@ (8010300 <xTaskResumeAll+0x124>)
 8010256:	6013      	str	r3, [r2, #0]
 8010258:	68fb      	ldr	r3, [r7, #12]
 801025a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801025c:	4613      	mov	r3, r2
 801025e:	009b      	lsls	r3, r3, #2
 8010260:	4413      	add	r3, r2
 8010262:	009b      	lsls	r3, r3, #2
 8010264:	4a27      	ldr	r2, [pc, #156]	@ (8010304 <xTaskResumeAll+0x128>)
 8010266:	441a      	add	r2, r3
 8010268:	68fb      	ldr	r3, [r7, #12]
 801026a:	3304      	adds	r3, #4
 801026c:	4619      	mov	r1, r3
 801026e:	4610      	mov	r0, r2
 8010270:	f7fe ffc2 	bl	800f1f8 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8010274:	68fb      	ldr	r3, [r7, #12]
 8010276:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010278:	4b23      	ldr	r3, [pc, #140]	@ (8010308 <xTaskResumeAll+0x12c>)
 801027a:	681b      	ldr	r3, [r3, #0]
 801027c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801027e:	429a      	cmp	r2, r3
 8010280:	d302      	bcc.n	8010288 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8010282:	4b22      	ldr	r3, [pc, #136]	@ (801030c <xTaskResumeAll+0x130>)
 8010284:	2201      	movs	r2, #1
 8010286:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8010288:	4b1c      	ldr	r3, [pc, #112]	@ (80102fc <xTaskResumeAll+0x120>)
 801028a:	681b      	ldr	r3, [r3, #0]
 801028c:	2b00      	cmp	r3, #0
 801028e:	d1cc      	bne.n	801022a <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8010290:	68fb      	ldr	r3, [r7, #12]
 8010292:	2b00      	cmp	r3, #0
 8010294:	d001      	beq.n	801029a <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8010296:	f000 fb65 	bl	8010964 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 801029a:	4b1d      	ldr	r3, [pc, #116]	@ (8010310 <xTaskResumeAll+0x134>)
 801029c:	681b      	ldr	r3, [r3, #0]
 801029e:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 80102a0:	687b      	ldr	r3, [r7, #4]
 80102a2:	2b00      	cmp	r3, #0
 80102a4:	d010      	beq.n	80102c8 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80102a6:	f000 f847 	bl	8010338 <xTaskIncrementTick>
 80102aa:	4603      	mov	r3, r0
 80102ac:	2b00      	cmp	r3, #0
 80102ae:	d002      	beq.n	80102b6 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 80102b0:	4b16      	ldr	r3, [pc, #88]	@ (801030c <xTaskResumeAll+0x130>)
 80102b2:	2201      	movs	r2, #1
 80102b4:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 80102b6:	687b      	ldr	r3, [r7, #4]
 80102b8:	3b01      	subs	r3, #1
 80102ba:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 80102bc:	687b      	ldr	r3, [r7, #4]
 80102be:	2b00      	cmp	r3, #0
 80102c0:	d1f1      	bne.n	80102a6 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 80102c2:	4b13      	ldr	r3, [pc, #76]	@ (8010310 <xTaskResumeAll+0x134>)
 80102c4:	2200      	movs	r2, #0
 80102c6:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80102c8:	4b10      	ldr	r3, [pc, #64]	@ (801030c <xTaskResumeAll+0x130>)
 80102ca:	681b      	ldr	r3, [r3, #0]
 80102cc:	2b00      	cmp	r3, #0
 80102ce:	d009      	beq.n	80102e4 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80102d0:	2301      	movs	r3, #1
 80102d2:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80102d4:	4b0f      	ldr	r3, [pc, #60]	@ (8010314 <xTaskResumeAll+0x138>)
 80102d6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80102da:	601a      	str	r2, [r3, #0]
 80102dc:	f3bf 8f4f 	dsb	sy
 80102e0:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80102e4:	f001 f90a 	bl	80114fc <vPortExitCritical>

	return xAlreadyYielded;
 80102e8:	68bb      	ldr	r3, [r7, #8]
}
 80102ea:	4618      	mov	r0, r3
 80102ec:	3710      	adds	r7, #16
 80102ee:	46bd      	mov	sp, r7
 80102f0:	bd80      	pop	{r7, pc}
 80102f2:	bf00      	nop
 80102f4:	24001be0 	.word	0x24001be0
 80102f8:	24001bb8 	.word	0x24001bb8
 80102fc:	24001b78 	.word	0x24001b78
 8010300:	24001bc0 	.word	0x24001bc0
 8010304:	24001abc 	.word	0x24001abc
 8010308:	24001ab8 	.word	0x24001ab8
 801030c:	24001bcc 	.word	0x24001bcc
 8010310:	24001bc8 	.word	0x24001bc8
 8010314:	e000ed04 	.word	0xe000ed04

08010318 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8010318:	b480      	push	{r7}
 801031a:	b083      	sub	sp, #12
 801031c:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 801031e:	4b05      	ldr	r3, [pc, #20]	@ (8010334 <xTaskGetTickCount+0x1c>)
 8010320:	681b      	ldr	r3, [r3, #0]
 8010322:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8010324:	687b      	ldr	r3, [r7, #4]
}
 8010326:	4618      	mov	r0, r3
 8010328:	370c      	adds	r7, #12
 801032a:	46bd      	mov	sp, r7
 801032c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010330:	4770      	bx	lr
 8010332:	bf00      	nop
 8010334:	24001bbc 	.word	0x24001bbc

08010338 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8010338:	b580      	push	{r7, lr}
 801033a:	b086      	sub	sp, #24
 801033c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 801033e:	2300      	movs	r3, #0
 8010340:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8010342:	4b4f      	ldr	r3, [pc, #316]	@ (8010480 <xTaskIncrementTick+0x148>)
 8010344:	681b      	ldr	r3, [r3, #0]
 8010346:	2b00      	cmp	r3, #0
 8010348:	f040 808f 	bne.w	801046a <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 801034c:	4b4d      	ldr	r3, [pc, #308]	@ (8010484 <xTaskIncrementTick+0x14c>)
 801034e:	681b      	ldr	r3, [r3, #0]
 8010350:	3301      	adds	r3, #1
 8010352:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8010354:	4a4b      	ldr	r2, [pc, #300]	@ (8010484 <xTaskIncrementTick+0x14c>)
 8010356:	693b      	ldr	r3, [r7, #16]
 8010358:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 801035a:	693b      	ldr	r3, [r7, #16]
 801035c:	2b00      	cmp	r3, #0
 801035e:	d121      	bne.n	80103a4 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8010360:	4b49      	ldr	r3, [pc, #292]	@ (8010488 <xTaskIncrementTick+0x150>)
 8010362:	681b      	ldr	r3, [r3, #0]
 8010364:	681b      	ldr	r3, [r3, #0]
 8010366:	2b00      	cmp	r3, #0
 8010368:	d00b      	beq.n	8010382 <xTaskIncrementTick+0x4a>
	__asm volatile
 801036a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801036e:	f383 8811 	msr	BASEPRI, r3
 8010372:	f3bf 8f6f 	isb	sy
 8010376:	f3bf 8f4f 	dsb	sy
 801037a:	603b      	str	r3, [r7, #0]
}
 801037c:	bf00      	nop
 801037e:	bf00      	nop
 8010380:	e7fd      	b.n	801037e <xTaskIncrementTick+0x46>
 8010382:	4b41      	ldr	r3, [pc, #260]	@ (8010488 <xTaskIncrementTick+0x150>)
 8010384:	681b      	ldr	r3, [r3, #0]
 8010386:	60fb      	str	r3, [r7, #12]
 8010388:	4b40      	ldr	r3, [pc, #256]	@ (801048c <xTaskIncrementTick+0x154>)
 801038a:	681b      	ldr	r3, [r3, #0]
 801038c:	4a3e      	ldr	r2, [pc, #248]	@ (8010488 <xTaskIncrementTick+0x150>)
 801038e:	6013      	str	r3, [r2, #0]
 8010390:	4a3e      	ldr	r2, [pc, #248]	@ (801048c <xTaskIncrementTick+0x154>)
 8010392:	68fb      	ldr	r3, [r7, #12]
 8010394:	6013      	str	r3, [r2, #0]
 8010396:	4b3e      	ldr	r3, [pc, #248]	@ (8010490 <xTaskIncrementTick+0x158>)
 8010398:	681b      	ldr	r3, [r3, #0]
 801039a:	3301      	adds	r3, #1
 801039c:	4a3c      	ldr	r2, [pc, #240]	@ (8010490 <xTaskIncrementTick+0x158>)
 801039e:	6013      	str	r3, [r2, #0]
 80103a0:	f000 fae0 	bl	8010964 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80103a4:	4b3b      	ldr	r3, [pc, #236]	@ (8010494 <xTaskIncrementTick+0x15c>)
 80103a6:	681b      	ldr	r3, [r3, #0]
 80103a8:	693a      	ldr	r2, [r7, #16]
 80103aa:	429a      	cmp	r2, r3
 80103ac:	d348      	bcc.n	8010440 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80103ae:	4b36      	ldr	r3, [pc, #216]	@ (8010488 <xTaskIncrementTick+0x150>)
 80103b0:	681b      	ldr	r3, [r3, #0]
 80103b2:	681b      	ldr	r3, [r3, #0]
 80103b4:	2b00      	cmp	r3, #0
 80103b6:	d104      	bne.n	80103c2 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80103b8:	4b36      	ldr	r3, [pc, #216]	@ (8010494 <xTaskIncrementTick+0x15c>)
 80103ba:	f04f 32ff 	mov.w	r2, #4294967295
 80103be:	601a      	str	r2, [r3, #0]
					break;
 80103c0:	e03e      	b.n	8010440 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80103c2:	4b31      	ldr	r3, [pc, #196]	@ (8010488 <xTaskIncrementTick+0x150>)
 80103c4:	681b      	ldr	r3, [r3, #0]
 80103c6:	68db      	ldr	r3, [r3, #12]
 80103c8:	68db      	ldr	r3, [r3, #12]
 80103ca:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80103cc:	68bb      	ldr	r3, [r7, #8]
 80103ce:	685b      	ldr	r3, [r3, #4]
 80103d0:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80103d2:	693a      	ldr	r2, [r7, #16]
 80103d4:	687b      	ldr	r3, [r7, #4]
 80103d6:	429a      	cmp	r2, r3
 80103d8:	d203      	bcs.n	80103e2 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80103da:	4a2e      	ldr	r2, [pc, #184]	@ (8010494 <xTaskIncrementTick+0x15c>)
 80103dc:	687b      	ldr	r3, [r7, #4]
 80103de:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80103e0:	e02e      	b.n	8010440 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80103e2:	68bb      	ldr	r3, [r7, #8]
 80103e4:	3304      	adds	r3, #4
 80103e6:	4618      	mov	r0, r3
 80103e8:	f7fe ff63 	bl	800f2b2 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80103ec:	68bb      	ldr	r3, [r7, #8]
 80103ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80103f0:	2b00      	cmp	r3, #0
 80103f2:	d004      	beq.n	80103fe <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80103f4:	68bb      	ldr	r3, [r7, #8]
 80103f6:	3318      	adds	r3, #24
 80103f8:	4618      	mov	r0, r3
 80103fa:	f7fe ff5a 	bl	800f2b2 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80103fe:	68bb      	ldr	r3, [r7, #8]
 8010400:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010402:	2201      	movs	r2, #1
 8010404:	409a      	lsls	r2, r3
 8010406:	4b24      	ldr	r3, [pc, #144]	@ (8010498 <xTaskIncrementTick+0x160>)
 8010408:	681b      	ldr	r3, [r3, #0]
 801040a:	4313      	orrs	r3, r2
 801040c:	4a22      	ldr	r2, [pc, #136]	@ (8010498 <xTaskIncrementTick+0x160>)
 801040e:	6013      	str	r3, [r2, #0]
 8010410:	68bb      	ldr	r3, [r7, #8]
 8010412:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010414:	4613      	mov	r3, r2
 8010416:	009b      	lsls	r3, r3, #2
 8010418:	4413      	add	r3, r2
 801041a:	009b      	lsls	r3, r3, #2
 801041c:	4a1f      	ldr	r2, [pc, #124]	@ (801049c <xTaskIncrementTick+0x164>)
 801041e:	441a      	add	r2, r3
 8010420:	68bb      	ldr	r3, [r7, #8]
 8010422:	3304      	adds	r3, #4
 8010424:	4619      	mov	r1, r3
 8010426:	4610      	mov	r0, r2
 8010428:	f7fe fee6 	bl	800f1f8 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 801042c:	68bb      	ldr	r3, [r7, #8]
 801042e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010430:	4b1b      	ldr	r3, [pc, #108]	@ (80104a0 <xTaskIncrementTick+0x168>)
 8010432:	681b      	ldr	r3, [r3, #0]
 8010434:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010436:	429a      	cmp	r2, r3
 8010438:	d3b9      	bcc.n	80103ae <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 801043a:	2301      	movs	r3, #1
 801043c:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 801043e:	e7b6      	b.n	80103ae <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8010440:	4b17      	ldr	r3, [pc, #92]	@ (80104a0 <xTaskIncrementTick+0x168>)
 8010442:	681b      	ldr	r3, [r3, #0]
 8010444:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010446:	4915      	ldr	r1, [pc, #84]	@ (801049c <xTaskIncrementTick+0x164>)
 8010448:	4613      	mov	r3, r2
 801044a:	009b      	lsls	r3, r3, #2
 801044c:	4413      	add	r3, r2
 801044e:	009b      	lsls	r3, r3, #2
 8010450:	440b      	add	r3, r1
 8010452:	681b      	ldr	r3, [r3, #0]
 8010454:	2b01      	cmp	r3, #1
 8010456:	d901      	bls.n	801045c <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8010458:	2301      	movs	r3, #1
 801045a:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 801045c:	4b11      	ldr	r3, [pc, #68]	@ (80104a4 <xTaskIncrementTick+0x16c>)
 801045e:	681b      	ldr	r3, [r3, #0]
 8010460:	2b00      	cmp	r3, #0
 8010462:	d007      	beq.n	8010474 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8010464:	2301      	movs	r3, #1
 8010466:	617b      	str	r3, [r7, #20]
 8010468:	e004      	b.n	8010474 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 801046a:	4b0f      	ldr	r3, [pc, #60]	@ (80104a8 <xTaskIncrementTick+0x170>)
 801046c:	681b      	ldr	r3, [r3, #0]
 801046e:	3301      	adds	r3, #1
 8010470:	4a0d      	ldr	r2, [pc, #52]	@ (80104a8 <xTaskIncrementTick+0x170>)
 8010472:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8010474:	697b      	ldr	r3, [r7, #20]
}
 8010476:	4618      	mov	r0, r3
 8010478:	3718      	adds	r7, #24
 801047a:	46bd      	mov	sp, r7
 801047c:	bd80      	pop	{r7, pc}
 801047e:	bf00      	nop
 8010480:	24001be0 	.word	0x24001be0
 8010484:	24001bbc 	.word	0x24001bbc
 8010488:	24001b70 	.word	0x24001b70
 801048c:	24001b74 	.word	0x24001b74
 8010490:	24001bd0 	.word	0x24001bd0
 8010494:	24001bd8 	.word	0x24001bd8
 8010498:	24001bc0 	.word	0x24001bc0
 801049c:	24001abc 	.word	0x24001abc
 80104a0:	24001ab8 	.word	0x24001ab8
 80104a4:	24001bcc 	.word	0x24001bcc
 80104a8:	24001bc8 	.word	0x24001bc8

080104ac <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80104ac:	b480      	push	{r7}
 80104ae:	b087      	sub	sp, #28
 80104b0:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80104b2:	4b2a      	ldr	r3, [pc, #168]	@ (801055c <vTaskSwitchContext+0xb0>)
 80104b4:	681b      	ldr	r3, [r3, #0]
 80104b6:	2b00      	cmp	r3, #0
 80104b8:	d003      	beq.n	80104c2 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80104ba:	4b29      	ldr	r3, [pc, #164]	@ (8010560 <vTaskSwitchContext+0xb4>)
 80104bc:	2201      	movs	r2, #1
 80104be:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80104c0:	e045      	b.n	801054e <vTaskSwitchContext+0xa2>
		xYieldPending = pdFALSE;
 80104c2:	4b27      	ldr	r3, [pc, #156]	@ (8010560 <vTaskSwitchContext+0xb4>)
 80104c4:	2200      	movs	r2, #0
 80104c6:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80104c8:	4b26      	ldr	r3, [pc, #152]	@ (8010564 <vTaskSwitchContext+0xb8>)
 80104ca:	681b      	ldr	r3, [r3, #0]
 80104cc:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 80104ce:	68fb      	ldr	r3, [r7, #12]
 80104d0:	fab3 f383 	clz	r3, r3
 80104d4:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 80104d6:	7afb      	ldrb	r3, [r7, #11]
 80104d8:	f1c3 031f 	rsb	r3, r3, #31
 80104dc:	617b      	str	r3, [r7, #20]
 80104de:	4922      	ldr	r1, [pc, #136]	@ (8010568 <vTaskSwitchContext+0xbc>)
 80104e0:	697a      	ldr	r2, [r7, #20]
 80104e2:	4613      	mov	r3, r2
 80104e4:	009b      	lsls	r3, r3, #2
 80104e6:	4413      	add	r3, r2
 80104e8:	009b      	lsls	r3, r3, #2
 80104ea:	440b      	add	r3, r1
 80104ec:	681b      	ldr	r3, [r3, #0]
 80104ee:	2b00      	cmp	r3, #0
 80104f0:	d10b      	bne.n	801050a <vTaskSwitchContext+0x5e>
	__asm volatile
 80104f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80104f6:	f383 8811 	msr	BASEPRI, r3
 80104fa:	f3bf 8f6f 	isb	sy
 80104fe:	f3bf 8f4f 	dsb	sy
 8010502:	607b      	str	r3, [r7, #4]
}
 8010504:	bf00      	nop
 8010506:	bf00      	nop
 8010508:	e7fd      	b.n	8010506 <vTaskSwitchContext+0x5a>
 801050a:	697a      	ldr	r2, [r7, #20]
 801050c:	4613      	mov	r3, r2
 801050e:	009b      	lsls	r3, r3, #2
 8010510:	4413      	add	r3, r2
 8010512:	009b      	lsls	r3, r3, #2
 8010514:	4a14      	ldr	r2, [pc, #80]	@ (8010568 <vTaskSwitchContext+0xbc>)
 8010516:	4413      	add	r3, r2
 8010518:	613b      	str	r3, [r7, #16]
 801051a:	693b      	ldr	r3, [r7, #16]
 801051c:	685b      	ldr	r3, [r3, #4]
 801051e:	685a      	ldr	r2, [r3, #4]
 8010520:	693b      	ldr	r3, [r7, #16]
 8010522:	605a      	str	r2, [r3, #4]
 8010524:	693b      	ldr	r3, [r7, #16]
 8010526:	685a      	ldr	r2, [r3, #4]
 8010528:	693b      	ldr	r3, [r7, #16]
 801052a:	3308      	adds	r3, #8
 801052c:	429a      	cmp	r2, r3
 801052e:	d104      	bne.n	801053a <vTaskSwitchContext+0x8e>
 8010530:	693b      	ldr	r3, [r7, #16]
 8010532:	685b      	ldr	r3, [r3, #4]
 8010534:	685a      	ldr	r2, [r3, #4]
 8010536:	693b      	ldr	r3, [r7, #16]
 8010538:	605a      	str	r2, [r3, #4]
 801053a:	693b      	ldr	r3, [r7, #16]
 801053c:	685b      	ldr	r3, [r3, #4]
 801053e:	68db      	ldr	r3, [r3, #12]
 8010540:	4a0a      	ldr	r2, [pc, #40]	@ (801056c <vTaskSwitchContext+0xc0>)
 8010542:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8010544:	4b09      	ldr	r3, [pc, #36]	@ (801056c <vTaskSwitchContext+0xc0>)
 8010546:	681b      	ldr	r3, [r3, #0]
 8010548:	3354      	adds	r3, #84	@ 0x54
 801054a:	4a09      	ldr	r2, [pc, #36]	@ (8010570 <vTaskSwitchContext+0xc4>)
 801054c:	6013      	str	r3, [r2, #0]
}
 801054e:	bf00      	nop
 8010550:	371c      	adds	r7, #28
 8010552:	46bd      	mov	sp, r7
 8010554:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010558:	4770      	bx	lr
 801055a:	bf00      	nop
 801055c:	24001be0 	.word	0x24001be0
 8010560:	24001bcc 	.word	0x24001bcc
 8010564:	24001bc0 	.word	0x24001bc0
 8010568:	24001abc 	.word	0x24001abc
 801056c:	24001ab8 	.word	0x24001ab8
 8010570:	2400006c 	.word	0x2400006c

08010574 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8010574:	b580      	push	{r7, lr}
 8010576:	b084      	sub	sp, #16
 8010578:	af00      	add	r7, sp, #0
 801057a:	6078      	str	r0, [r7, #4]
 801057c:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 801057e:	687b      	ldr	r3, [r7, #4]
 8010580:	2b00      	cmp	r3, #0
 8010582:	d10b      	bne.n	801059c <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8010584:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010588:	f383 8811 	msr	BASEPRI, r3
 801058c:	f3bf 8f6f 	isb	sy
 8010590:	f3bf 8f4f 	dsb	sy
 8010594:	60fb      	str	r3, [r7, #12]
}
 8010596:	bf00      	nop
 8010598:	bf00      	nop
 801059a:	e7fd      	b.n	8010598 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 801059c:	4b07      	ldr	r3, [pc, #28]	@ (80105bc <vTaskPlaceOnEventList+0x48>)
 801059e:	681b      	ldr	r3, [r3, #0]
 80105a0:	3318      	adds	r3, #24
 80105a2:	4619      	mov	r1, r3
 80105a4:	6878      	ldr	r0, [r7, #4]
 80105a6:	f7fe fe4b 	bl	800f240 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80105aa:	2101      	movs	r1, #1
 80105ac:	6838      	ldr	r0, [r7, #0]
 80105ae:	f000 fa9f 	bl	8010af0 <prvAddCurrentTaskToDelayedList>
}
 80105b2:	bf00      	nop
 80105b4:	3710      	adds	r7, #16
 80105b6:	46bd      	mov	sp, r7
 80105b8:	bd80      	pop	{r7, pc}
 80105ba:	bf00      	nop
 80105bc:	24001ab8 	.word	0x24001ab8

080105c0 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80105c0:	b580      	push	{r7, lr}
 80105c2:	b086      	sub	sp, #24
 80105c4:	af00      	add	r7, sp, #0
 80105c6:	60f8      	str	r0, [r7, #12]
 80105c8:	60b9      	str	r1, [r7, #8]
 80105ca:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 80105cc:	68fb      	ldr	r3, [r7, #12]
 80105ce:	2b00      	cmp	r3, #0
 80105d0:	d10b      	bne.n	80105ea <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 80105d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80105d6:	f383 8811 	msr	BASEPRI, r3
 80105da:	f3bf 8f6f 	isb	sy
 80105de:	f3bf 8f4f 	dsb	sy
 80105e2:	617b      	str	r3, [r7, #20]
}
 80105e4:	bf00      	nop
 80105e6:	bf00      	nop
 80105e8:	e7fd      	b.n	80105e6 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80105ea:	4b0a      	ldr	r3, [pc, #40]	@ (8010614 <vTaskPlaceOnEventListRestricted+0x54>)
 80105ec:	681b      	ldr	r3, [r3, #0]
 80105ee:	3318      	adds	r3, #24
 80105f0:	4619      	mov	r1, r3
 80105f2:	68f8      	ldr	r0, [r7, #12]
 80105f4:	f7fe fe00 	bl	800f1f8 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 80105f8:	687b      	ldr	r3, [r7, #4]
 80105fa:	2b00      	cmp	r3, #0
 80105fc:	d002      	beq.n	8010604 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 80105fe:	f04f 33ff 	mov.w	r3, #4294967295
 8010602:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8010604:	6879      	ldr	r1, [r7, #4]
 8010606:	68b8      	ldr	r0, [r7, #8]
 8010608:	f000 fa72 	bl	8010af0 <prvAddCurrentTaskToDelayedList>
	}
 801060c:	bf00      	nop
 801060e:	3718      	adds	r7, #24
 8010610:	46bd      	mov	sp, r7
 8010612:	bd80      	pop	{r7, pc}
 8010614:	24001ab8 	.word	0x24001ab8

08010618 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8010618:	b580      	push	{r7, lr}
 801061a:	b086      	sub	sp, #24
 801061c:	af00      	add	r7, sp, #0
 801061e:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8010620:	687b      	ldr	r3, [r7, #4]
 8010622:	68db      	ldr	r3, [r3, #12]
 8010624:	68db      	ldr	r3, [r3, #12]
 8010626:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8010628:	693b      	ldr	r3, [r7, #16]
 801062a:	2b00      	cmp	r3, #0
 801062c:	d10b      	bne.n	8010646 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 801062e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010632:	f383 8811 	msr	BASEPRI, r3
 8010636:	f3bf 8f6f 	isb	sy
 801063a:	f3bf 8f4f 	dsb	sy
 801063e:	60fb      	str	r3, [r7, #12]
}
 8010640:	bf00      	nop
 8010642:	bf00      	nop
 8010644:	e7fd      	b.n	8010642 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8010646:	693b      	ldr	r3, [r7, #16]
 8010648:	3318      	adds	r3, #24
 801064a:	4618      	mov	r0, r3
 801064c:	f7fe fe31 	bl	800f2b2 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8010650:	4b1d      	ldr	r3, [pc, #116]	@ (80106c8 <xTaskRemoveFromEventList+0xb0>)
 8010652:	681b      	ldr	r3, [r3, #0]
 8010654:	2b00      	cmp	r3, #0
 8010656:	d11c      	bne.n	8010692 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8010658:	693b      	ldr	r3, [r7, #16]
 801065a:	3304      	adds	r3, #4
 801065c:	4618      	mov	r0, r3
 801065e:	f7fe fe28 	bl	800f2b2 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8010662:	693b      	ldr	r3, [r7, #16]
 8010664:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010666:	2201      	movs	r2, #1
 8010668:	409a      	lsls	r2, r3
 801066a:	4b18      	ldr	r3, [pc, #96]	@ (80106cc <xTaskRemoveFromEventList+0xb4>)
 801066c:	681b      	ldr	r3, [r3, #0]
 801066e:	4313      	orrs	r3, r2
 8010670:	4a16      	ldr	r2, [pc, #88]	@ (80106cc <xTaskRemoveFromEventList+0xb4>)
 8010672:	6013      	str	r3, [r2, #0]
 8010674:	693b      	ldr	r3, [r7, #16]
 8010676:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010678:	4613      	mov	r3, r2
 801067a:	009b      	lsls	r3, r3, #2
 801067c:	4413      	add	r3, r2
 801067e:	009b      	lsls	r3, r3, #2
 8010680:	4a13      	ldr	r2, [pc, #76]	@ (80106d0 <xTaskRemoveFromEventList+0xb8>)
 8010682:	441a      	add	r2, r3
 8010684:	693b      	ldr	r3, [r7, #16]
 8010686:	3304      	adds	r3, #4
 8010688:	4619      	mov	r1, r3
 801068a:	4610      	mov	r0, r2
 801068c:	f7fe fdb4 	bl	800f1f8 <vListInsertEnd>
 8010690:	e005      	b.n	801069e <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8010692:	693b      	ldr	r3, [r7, #16]
 8010694:	3318      	adds	r3, #24
 8010696:	4619      	mov	r1, r3
 8010698:	480e      	ldr	r0, [pc, #56]	@ (80106d4 <xTaskRemoveFromEventList+0xbc>)
 801069a:	f7fe fdad 	bl	800f1f8 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 801069e:	693b      	ldr	r3, [r7, #16]
 80106a0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80106a2:	4b0d      	ldr	r3, [pc, #52]	@ (80106d8 <xTaskRemoveFromEventList+0xc0>)
 80106a4:	681b      	ldr	r3, [r3, #0]
 80106a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80106a8:	429a      	cmp	r2, r3
 80106aa:	d905      	bls.n	80106b8 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80106ac:	2301      	movs	r3, #1
 80106ae:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80106b0:	4b0a      	ldr	r3, [pc, #40]	@ (80106dc <xTaskRemoveFromEventList+0xc4>)
 80106b2:	2201      	movs	r2, #1
 80106b4:	601a      	str	r2, [r3, #0]
 80106b6:	e001      	b.n	80106bc <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 80106b8:	2300      	movs	r3, #0
 80106ba:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 80106bc:	697b      	ldr	r3, [r7, #20]
}
 80106be:	4618      	mov	r0, r3
 80106c0:	3718      	adds	r7, #24
 80106c2:	46bd      	mov	sp, r7
 80106c4:	bd80      	pop	{r7, pc}
 80106c6:	bf00      	nop
 80106c8:	24001be0 	.word	0x24001be0
 80106cc:	24001bc0 	.word	0x24001bc0
 80106d0:	24001abc 	.word	0x24001abc
 80106d4:	24001b78 	.word	0x24001b78
 80106d8:	24001ab8 	.word	0x24001ab8
 80106dc:	24001bcc 	.word	0x24001bcc

080106e0 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80106e0:	b480      	push	{r7}
 80106e2:	b083      	sub	sp, #12
 80106e4:	af00      	add	r7, sp, #0
 80106e6:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80106e8:	4b06      	ldr	r3, [pc, #24]	@ (8010704 <vTaskInternalSetTimeOutState+0x24>)
 80106ea:	681a      	ldr	r2, [r3, #0]
 80106ec:	687b      	ldr	r3, [r7, #4]
 80106ee:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80106f0:	4b05      	ldr	r3, [pc, #20]	@ (8010708 <vTaskInternalSetTimeOutState+0x28>)
 80106f2:	681a      	ldr	r2, [r3, #0]
 80106f4:	687b      	ldr	r3, [r7, #4]
 80106f6:	605a      	str	r2, [r3, #4]
}
 80106f8:	bf00      	nop
 80106fa:	370c      	adds	r7, #12
 80106fc:	46bd      	mov	sp, r7
 80106fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010702:	4770      	bx	lr
 8010704:	24001bd0 	.word	0x24001bd0
 8010708:	24001bbc 	.word	0x24001bbc

0801070c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 801070c:	b580      	push	{r7, lr}
 801070e:	b088      	sub	sp, #32
 8010710:	af00      	add	r7, sp, #0
 8010712:	6078      	str	r0, [r7, #4]
 8010714:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8010716:	687b      	ldr	r3, [r7, #4]
 8010718:	2b00      	cmp	r3, #0
 801071a:	d10b      	bne.n	8010734 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 801071c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010720:	f383 8811 	msr	BASEPRI, r3
 8010724:	f3bf 8f6f 	isb	sy
 8010728:	f3bf 8f4f 	dsb	sy
 801072c:	613b      	str	r3, [r7, #16]
}
 801072e:	bf00      	nop
 8010730:	bf00      	nop
 8010732:	e7fd      	b.n	8010730 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8010734:	683b      	ldr	r3, [r7, #0]
 8010736:	2b00      	cmp	r3, #0
 8010738:	d10b      	bne.n	8010752 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 801073a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801073e:	f383 8811 	msr	BASEPRI, r3
 8010742:	f3bf 8f6f 	isb	sy
 8010746:	f3bf 8f4f 	dsb	sy
 801074a:	60fb      	str	r3, [r7, #12]
}
 801074c:	bf00      	nop
 801074e:	bf00      	nop
 8010750:	e7fd      	b.n	801074e <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8010752:	f000 fea1 	bl	8011498 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8010756:	4b1d      	ldr	r3, [pc, #116]	@ (80107cc <xTaskCheckForTimeOut+0xc0>)
 8010758:	681b      	ldr	r3, [r3, #0]
 801075a:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 801075c:	687b      	ldr	r3, [r7, #4]
 801075e:	685b      	ldr	r3, [r3, #4]
 8010760:	69ba      	ldr	r2, [r7, #24]
 8010762:	1ad3      	subs	r3, r2, r3
 8010764:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8010766:	683b      	ldr	r3, [r7, #0]
 8010768:	681b      	ldr	r3, [r3, #0]
 801076a:	f1b3 3fff 	cmp.w	r3, #4294967295
 801076e:	d102      	bne.n	8010776 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8010770:	2300      	movs	r3, #0
 8010772:	61fb      	str	r3, [r7, #28]
 8010774:	e023      	b.n	80107be <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8010776:	687b      	ldr	r3, [r7, #4]
 8010778:	681a      	ldr	r2, [r3, #0]
 801077a:	4b15      	ldr	r3, [pc, #84]	@ (80107d0 <xTaskCheckForTimeOut+0xc4>)
 801077c:	681b      	ldr	r3, [r3, #0]
 801077e:	429a      	cmp	r2, r3
 8010780:	d007      	beq.n	8010792 <xTaskCheckForTimeOut+0x86>
 8010782:	687b      	ldr	r3, [r7, #4]
 8010784:	685b      	ldr	r3, [r3, #4]
 8010786:	69ba      	ldr	r2, [r7, #24]
 8010788:	429a      	cmp	r2, r3
 801078a:	d302      	bcc.n	8010792 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 801078c:	2301      	movs	r3, #1
 801078e:	61fb      	str	r3, [r7, #28]
 8010790:	e015      	b.n	80107be <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8010792:	683b      	ldr	r3, [r7, #0]
 8010794:	681b      	ldr	r3, [r3, #0]
 8010796:	697a      	ldr	r2, [r7, #20]
 8010798:	429a      	cmp	r2, r3
 801079a:	d20b      	bcs.n	80107b4 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 801079c:	683b      	ldr	r3, [r7, #0]
 801079e:	681a      	ldr	r2, [r3, #0]
 80107a0:	697b      	ldr	r3, [r7, #20]
 80107a2:	1ad2      	subs	r2, r2, r3
 80107a4:	683b      	ldr	r3, [r7, #0]
 80107a6:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80107a8:	6878      	ldr	r0, [r7, #4]
 80107aa:	f7ff ff99 	bl	80106e0 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 80107ae:	2300      	movs	r3, #0
 80107b0:	61fb      	str	r3, [r7, #28]
 80107b2:	e004      	b.n	80107be <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 80107b4:	683b      	ldr	r3, [r7, #0]
 80107b6:	2200      	movs	r2, #0
 80107b8:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 80107ba:	2301      	movs	r3, #1
 80107bc:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 80107be:	f000 fe9d 	bl	80114fc <vPortExitCritical>

	return xReturn;
 80107c2:	69fb      	ldr	r3, [r7, #28]
}
 80107c4:	4618      	mov	r0, r3
 80107c6:	3720      	adds	r7, #32
 80107c8:	46bd      	mov	sp, r7
 80107ca:	bd80      	pop	{r7, pc}
 80107cc:	24001bbc 	.word	0x24001bbc
 80107d0:	24001bd0 	.word	0x24001bd0

080107d4 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80107d4:	b480      	push	{r7}
 80107d6:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 80107d8:	4b03      	ldr	r3, [pc, #12]	@ (80107e8 <vTaskMissedYield+0x14>)
 80107da:	2201      	movs	r2, #1
 80107dc:	601a      	str	r2, [r3, #0]
}
 80107de:	bf00      	nop
 80107e0:	46bd      	mov	sp, r7
 80107e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80107e6:	4770      	bx	lr
 80107e8:	24001bcc 	.word	0x24001bcc

080107ec <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80107ec:	b580      	push	{r7, lr}
 80107ee:	b082      	sub	sp, #8
 80107f0:	af00      	add	r7, sp, #0
 80107f2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80107f4:	f000 f852 	bl	801089c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80107f8:	4b06      	ldr	r3, [pc, #24]	@ (8010814 <prvIdleTask+0x28>)
 80107fa:	681b      	ldr	r3, [r3, #0]
 80107fc:	2b01      	cmp	r3, #1
 80107fe:	d9f9      	bls.n	80107f4 <prvIdleTask+0x8>
			{
				taskYIELD();
 8010800:	4b05      	ldr	r3, [pc, #20]	@ (8010818 <prvIdleTask+0x2c>)
 8010802:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8010806:	601a      	str	r2, [r3, #0]
 8010808:	f3bf 8f4f 	dsb	sy
 801080c:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8010810:	e7f0      	b.n	80107f4 <prvIdleTask+0x8>
 8010812:	bf00      	nop
 8010814:	24001abc 	.word	0x24001abc
 8010818:	e000ed04 	.word	0xe000ed04

0801081c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 801081c:	b580      	push	{r7, lr}
 801081e:	b082      	sub	sp, #8
 8010820:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8010822:	2300      	movs	r3, #0
 8010824:	607b      	str	r3, [r7, #4]
 8010826:	e00c      	b.n	8010842 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8010828:	687a      	ldr	r2, [r7, #4]
 801082a:	4613      	mov	r3, r2
 801082c:	009b      	lsls	r3, r3, #2
 801082e:	4413      	add	r3, r2
 8010830:	009b      	lsls	r3, r3, #2
 8010832:	4a12      	ldr	r2, [pc, #72]	@ (801087c <prvInitialiseTaskLists+0x60>)
 8010834:	4413      	add	r3, r2
 8010836:	4618      	mov	r0, r3
 8010838:	f7fe fcb1 	bl	800f19e <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 801083c:	687b      	ldr	r3, [r7, #4]
 801083e:	3301      	adds	r3, #1
 8010840:	607b      	str	r3, [r7, #4]
 8010842:	687b      	ldr	r3, [r7, #4]
 8010844:	2b06      	cmp	r3, #6
 8010846:	d9ef      	bls.n	8010828 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8010848:	480d      	ldr	r0, [pc, #52]	@ (8010880 <prvInitialiseTaskLists+0x64>)
 801084a:	f7fe fca8 	bl	800f19e <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 801084e:	480d      	ldr	r0, [pc, #52]	@ (8010884 <prvInitialiseTaskLists+0x68>)
 8010850:	f7fe fca5 	bl	800f19e <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8010854:	480c      	ldr	r0, [pc, #48]	@ (8010888 <prvInitialiseTaskLists+0x6c>)
 8010856:	f7fe fca2 	bl	800f19e <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 801085a:	480c      	ldr	r0, [pc, #48]	@ (801088c <prvInitialiseTaskLists+0x70>)
 801085c:	f7fe fc9f 	bl	800f19e <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8010860:	480b      	ldr	r0, [pc, #44]	@ (8010890 <prvInitialiseTaskLists+0x74>)
 8010862:	f7fe fc9c 	bl	800f19e <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8010866:	4b0b      	ldr	r3, [pc, #44]	@ (8010894 <prvInitialiseTaskLists+0x78>)
 8010868:	4a05      	ldr	r2, [pc, #20]	@ (8010880 <prvInitialiseTaskLists+0x64>)
 801086a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 801086c:	4b0a      	ldr	r3, [pc, #40]	@ (8010898 <prvInitialiseTaskLists+0x7c>)
 801086e:	4a05      	ldr	r2, [pc, #20]	@ (8010884 <prvInitialiseTaskLists+0x68>)
 8010870:	601a      	str	r2, [r3, #0]
}
 8010872:	bf00      	nop
 8010874:	3708      	adds	r7, #8
 8010876:	46bd      	mov	sp, r7
 8010878:	bd80      	pop	{r7, pc}
 801087a:	bf00      	nop
 801087c:	24001abc 	.word	0x24001abc
 8010880:	24001b48 	.word	0x24001b48
 8010884:	24001b5c 	.word	0x24001b5c
 8010888:	24001b78 	.word	0x24001b78
 801088c:	24001b8c 	.word	0x24001b8c
 8010890:	24001ba4 	.word	0x24001ba4
 8010894:	24001b70 	.word	0x24001b70
 8010898:	24001b74 	.word	0x24001b74

0801089c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 801089c:	b580      	push	{r7, lr}
 801089e:	b082      	sub	sp, #8
 80108a0:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80108a2:	e019      	b.n	80108d8 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80108a4:	f000 fdf8 	bl	8011498 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80108a8:	4b10      	ldr	r3, [pc, #64]	@ (80108ec <prvCheckTasksWaitingTermination+0x50>)
 80108aa:	68db      	ldr	r3, [r3, #12]
 80108ac:	68db      	ldr	r3, [r3, #12]
 80108ae:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80108b0:	687b      	ldr	r3, [r7, #4]
 80108b2:	3304      	adds	r3, #4
 80108b4:	4618      	mov	r0, r3
 80108b6:	f7fe fcfc 	bl	800f2b2 <uxListRemove>
				--uxCurrentNumberOfTasks;
 80108ba:	4b0d      	ldr	r3, [pc, #52]	@ (80108f0 <prvCheckTasksWaitingTermination+0x54>)
 80108bc:	681b      	ldr	r3, [r3, #0]
 80108be:	3b01      	subs	r3, #1
 80108c0:	4a0b      	ldr	r2, [pc, #44]	@ (80108f0 <prvCheckTasksWaitingTermination+0x54>)
 80108c2:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80108c4:	4b0b      	ldr	r3, [pc, #44]	@ (80108f4 <prvCheckTasksWaitingTermination+0x58>)
 80108c6:	681b      	ldr	r3, [r3, #0]
 80108c8:	3b01      	subs	r3, #1
 80108ca:	4a0a      	ldr	r2, [pc, #40]	@ (80108f4 <prvCheckTasksWaitingTermination+0x58>)
 80108cc:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80108ce:	f000 fe15 	bl	80114fc <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80108d2:	6878      	ldr	r0, [r7, #4]
 80108d4:	f000 f810 	bl	80108f8 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80108d8:	4b06      	ldr	r3, [pc, #24]	@ (80108f4 <prvCheckTasksWaitingTermination+0x58>)
 80108da:	681b      	ldr	r3, [r3, #0]
 80108dc:	2b00      	cmp	r3, #0
 80108de:	d1e1      	bne.n	80108a4 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80108e0:	bf00      	nop
 80108e2:	bf00      	nop
 80108e4:	3708      	adds	r7, #8
 80108e6:	46bd      	mov	sp, r7
 80108e8:	bd80      	pop	{r7, pc}
 80108ea:	bf00      	nop
 80108ec:	24001b8c 	.word	0x24001b8c
 80108f0:	24001bb8 	.word	0x24001bb8
 80108f4:	24001ba0 	.word	0x24001ba0

080108f8 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80108f8:	b580      	push	{r7, lr}
 80108fa:	b084      	sub	sp, #16
 80108fc:	af00      	add	r7, sp, #0
 80108fe:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8010900:	687b      	ldr	r3, [r7, #4]
 8010902:	3354      	adds	r3, #84	@ 0x54
 8010904:	4618      	mov	r0, r3
 8010906:	f002 fec9 	bl	801369c <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 801090a:	687b      	ldr	r3, [r7, #4]
 801090c:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8010910:	2b00      	cmp	r3, #0
 8010912:	d108      	bne.n	8010926 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8010914:	687b      	ldr	r3, [r7, #4]
 8010916:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8010918:	4618      	mov	r0, r3
 801091a:	f000 ffad 	bl	8011878 <vPortFree>
				vPortFree( pxTCB );
 801091e:	6878      	ldr	r0, [r7, #4]
 8010920:	f000 ffaa 	bl	8011878 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8010924:	e019      	b.n	801095a <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8010926:	687b      	ldr	r3, [r7, #4]
 8010928:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 801092c:	2b01      	cmp	r3, #1
 801092e:	d103      	bne.n	8010938 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8010930:	6878      	ldr	r0, [r7, #4]
 8010932:	f000 ffa1 	bl	8011878 <vPortFree>
	}
 8010936:	e010      	b.n	801095a <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8010938:	687b      	ldr	r3, [r7, #4]
 801093a:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 801093e:	2b02      	cmp	r3, #2
 8010940:	d00b      	beq.n	801095a <prvDeleteTCB+0x62>
	__asm volatile
 8010942:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010946:	f383 8811 	msr	BASEPRI, r3
 801094a:	f3bf 8f6f 	isb	sy
 801094e:	f3bf 8f4f 	dsb	sy
 8010952:	60fb      	str	r3, [r7, #12]
}
 8010954:	bf00      	nop
 8010956:	bf00      	nop
 8010958:	e7fd      	b.n	8010956 <prvDeleteTCB+0x5e>
	}
 801095a:	bf00      	nop
 801095c:	3710      	adds	r7, #16
 801095e:	46bd      	mov	sp, r7
 8010960:	bd80      	pop	{r7, pc}
	...

08010964 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8010964:	b480      	push	{r7}
 8010966:	b083      	sub	sp, #12
 8010968:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 801096a:	4b0c      	ldr	r3, [pc, #48]	@ (801099c <prvResetNextTaskUnblockTime+0x38>)
 801096c:	681b      	ldr	r3, [r3, #0]
 801096e:	681b      	ldr	r3, [r3, #0]
 8010970:	2b00      	cmp	r3, #0
 8010972:	d104      	bne.n	801097e <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8010974:	4b0a      	ldr	r3, [pc, #40]	@ (80109a0 <prvResetNextTaskUnblockTime+0x3c>)
 8010976:	f04f 32ff 	mov.w	r2, #4294967295
 801097a:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 801097c:	e008      	b.n	8010990 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 801097e:	4b07      	ldr	r3, [pc, #28]	@ (801099c <prvResetNextTaskUnblockTime+0x38>)
 8010980:	681b      	ldr	r3, [r3, #0]
 8010982:	68db      	ldr	r3, [r3, #12]
 8010984:	68db      	ldr	r3, [r3, #12]
 8010986:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8010988:	687b      	ldr	r3, [r7, #4]
 801098a:	685b      	ldr	r3, [r3, #4]
 801098c:	4a04      	ldr	r2, [pc, #16]	@ (80109a0 <prvResetNextTaskUnblockTime+0x3c>)
 801098e:	6013      	str	r3, [r2, #0]
}
 8010990:	bf00      	nop
 8010992:	370c      	adds	r7, #12
 8010994:	46bd      	mov	sp, r7
 8010996:	f85d 7b04 	ldr.w	r7, [sp], #4
 801099a:	4770      	bx	lr
 801099c:	24001b70 	.word	0x24001b70
 80109a0:	24001bd8 	.word	0x24001bd8

080109a4 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80109a4:	b480      	push	{r7}
 80109a6:	b083      	sub	sp, #12
 80109a8:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80109aa:	4b0b      	ldr	r3, [pc, #44]	@ (80109d8 <xTaskGetSchedulerState+0x34>)
 80109ac:	681b      	ldr	r3, [r3, #0]
 80109ae:	2b00      	cmp	r3, #0
 80109b0:	d102      	bne.n	80109b8 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80109b2:	2301      	movs	r3, #1
 80109b4:	607b      	str	r3, [r7, #4]
 80109b6:	e008      	b.n	80109ca <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80109b8:	4b08      	ldr	r3, [pc, #32]	@ (80109dc <xTaskGetSchedulerState+0x38>)
 80109ba:	681b      	ldr	r3, [r3, #0]
 80109bc:	2b00      	cmp	r3, #0
 80109be:	d102      	bne.n	80109c6 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80109c0:	2302      	movs	r3, #2
 80109c2:	607b      	str	r3, [r7, #4]
 80109c4:	e001      	b.n	80109ca <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80109c6:	2300      	movs	r3, #0
 80109c8:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80109ca:	687b      	ldr	r3, [r7, #4]
	}
 80109cc:	4618      	mov	r0, r3
 80109ce:	370c      	adds	r7, #12
 80109d0:	46bd      	mov	sp, r7
 80109d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80109d6:	4770      	bx	lr
 80109d8:	24001bc4 	.word	0x24001bc4
 80109dc:	24001be0 	.word	0x24001be0

080109e0 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80109e0:	b580      	push	{r7, lr}
 80109e2:	b086      	sub	sp, #24
 80109e4:	af00      	add	r7, sp, #0
 80109e6:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 80109e8:	687b      	ldr	r3, [r7, #4]
 80109ea:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 80109ec:	2300      	movs	r3, #0
 80109ee:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80109f0:	687b      	ldr	r3, [r7, #4]
 80109f2:	2b00      	cmp	r3, #0
 80109f4:	d070      	beq.n	8010ad8 <xTaskPriorityDisinherit+0xf8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 80109f6:	4b3b      	ldr	r3, [pc, #236]	@ (8010ae4 <xTaskPriorityDisinherit+0x104>)
 80109f8:	681b      	ldr	r3, [r3, #0]
 80109fa:	693a      	ldr	r2, [r7, #16]
 80109fc:	429a      	cmp	r2, r3
 80109fe:	d00b      	beq.n	8010a18 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8010a00:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010a04:	f383 8811 	msr	BASEPRI, r3
 8010a08:	f3bf 8f6f 	isb	sy
 8010a0c:	f3bf 8f4f 	dsb	sy
 8010a10:	60fb      	str	r3, [r7, #12]
}
 8010a12:	bf00      	nop
 8010a14:	bf00      	nop
 8010a16:	e7fd      	b.n	8010a14 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8010a18:	693b      	ldr	r3, [r7, #16]
 8010a1a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8010a1c:	2b00      	cmp	r3, #0
 8010a1e:	d10b      	bne.n	8010a38 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8010a20:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010a24:	f383 8811 	msr	BASEPRI, r3
 8010a28:	f3bf 8f6f 	isb	sy
 8010a2c:	f3bf 8f4f 	dsb	sy
 8010a30:	60bb      	str	r3, [r7, #8]
}
 8010a32:	bf00      	nop
 8010a34:	bf00      	nop
 8010a36:	e7fd      	b.n	8010a34 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8010a38:	693b      	ldr	r3, [r7, #16]
 8010a3a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8010a3c:	1e5a      	subs	r2, r3, #1
 8010a3e:	693b      	ldr	r3, [r7, #16]
 8010a40:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8010a42:	693b      	ldr	r3, [r7, #16]
 8010a44:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010a46:	693b      	ldr	r3, [r7, #16]
 8010a48:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8010a4a:	429a      	cmp	r2, r3
 8010a4c:	d044      	beq.n	8010ad8 <xTaskPriorityDisinherit+0xf8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8010a4e:	693b      	ldr	r3, [r7, #16]
 8010a50:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8010a52:	2b00      	cmp	r3, #0
 8010a54:	d140      	bne.n	8010ad8 <xTaskPriorityDisinherit+0xf8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8010a56:	693b      	ldr	r3, [r7, #16]
 8010a58:	3304      	adds	r3, #4
 8010a5a:	4618      	mov	r0, r3
 8010a5c:	f7fe fc29 	bl	800f2b2 <uxListRemove>
 8010a60:	4603      	mov	r3, r0
 8010a62:	2b00      	cmp	r3, #0
 8010a64:	d115      	bne.n	8010a92 <xTaskPriorityDisinherit+0xb2>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8010a66:	693b      	ldr	r3, [r7, #16]
 8010a68:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010a6a:	491f      	ldr	r1, [pc, #124]	@ (8010ae8 <xTaskPriorityDisinherit+0x108>)
 8010a6c:	4613      	mov	r3, r2
 8010a6e:	009b      	lsls	r3, r3, #2
 8010a70:	4413      	add	r3, r2
 8010a72:	009b      	lsls	r3, r3, #2
 8010a74:	440b      	add	r3, r1
 8010a76:	681b      	ldr	r3, [r3, #0]
 8010a78:	2b00      	cmp	r3, #0
 8010a7a:	d10a      	bne.n	8010a92 <xTaskPriorityDisinherit+0xb2>
 8010a7c:	693b      	ldr	r3, [r7, #16]
 8010a7e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010a80:	2201      	movs	r2, #1
 8010a82:	fa02 f303 	lsl.w	r3, r2, r3
 8010a86:	43da      	mvns	r2, r3
 8010a88:	4b18      	ldr	r3, [pc, #96]	@ (8010aec <xTaskPriorityDisinherit+0x10c>)
 8010a8a:	681b      	ldr	r3, [r3, #0]
 8010a8c:	4013      	ands	r3, r2
 8010a8e:	4a17      	ldr	r2, [pc, #92]	@ (8010aec <xTaskPriorityDisinherit+0x10c>)
 8010a90:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8010a92:	693b      	ldr	r3, [r7, #16]
 8010a94:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8010a96:	693b      	ldr	r3, [r7, #16]
 8010a98:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8010a9a:	693b      	ldr	r3, [r7, #16]
 8010a9c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010a9e:	f1c3 0207 	rsb	r2, r3, #7
 8010aa2:	693b      	ldr	r3, [r7, #16]
 8010aa4:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8010aa6:	693b      	ldr	r3, [r7, #16]
 8010aa8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010aaa:	2201      	movs	r2, #1
 8010aac:	409a      	lsls	r2, r3
 8010aae:	4b0f      	ldr	r3, [pc, #60]	@ (8010aec <xTaskPriorityDisinherit+0x10c>)
 8010ab0:	681b      	ldr	r3, [r3, #0]
 8010ab2:	4313      	orrs	r3, r2
 8010ab4:	4a0d      	ldr	r2, [pc, #52]	@ (8010aec <xTaskPriorityDisinherit+0x10c>)
 8010ab6:	6013      	str	r3, [r2, #0]
 8010ab8:	693b      	ldr	r3, [r7, #16]
 8010aba:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010abc:	4613      	mov	r3, r2
 8010abe:	009b      	lsls	r3, r3, #2
 8010ac0:	4413      	add	r3, r2
 8010ac2:	009b      	lsls	r3, r3, #2
 8010ac4:	4a08      	ldr	r2, [pc, #32]	@ (8010ae8 <xTaskPriorityDisinherit+0x108>)
 8010ac6:	441a      	add	r2, r3
 8010ac8:	693b      	ldr	r3, [r7, #16]
 8010aca:	3304      	adds	r3, #4
 8010acc:	4619      	mov	r1, r3
 8010ace:	4610      	mov	r0, r2
 8010ad0:	f7fe fb92 	bl	800f1f8 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8010ad4:	2301      	movs	r3, #1
 8010ad6:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8010ad8:	697b      	ldr	r3, [r7, #20]
	}
 8010ada:	4618      	mov	r0, r3
 8010adc:	3718      	adds	r7, #24
 8010ade:	46bd      	mov	sp, r7
 8010ae0:	bd80      	pop	{r7, pc}
 8010ae2:	bf00      	nop
 8010ae4:	24001ab8 	.word	0x24001ab8
 8010ae8:	24001abc 	.word	0x24001abc
 8010aec:	24001bc0 	.word	0x24001bc0

08010af0 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8010af0:	b580      	push	{r7, lr}
 8010af2:	b084      	sub	sp, #16
 8010af4:	af00      	add	r7, sp, #0
 8010af6:	6078      	str	r0, [r7, #4]
 8010af8:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8010afa:	4b29      	ldr	r3, [pc, #164]	@ (8010ba0 <prvAddCurrentTaskToDelayedList+0xb0>)
 8010afc:	681b      	ldr	r3, [r3, #0]
 8010afe:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8010b00:	4b28      	ldr	r3, [pc, #160]	@ (8010ba4 <prvAddCurrentTaskToDelayedList+0xb4>)
 8010b02:	681b      	ldr	r3, [r3, #0]
 8010b04:	3304      	adds	r3, #4
 8010b06:	4618      	mov	r0, r3
 8010b08:	f7fe fbd3 	bl	800f2b2 <uxListRemove>
 8010b0c:	4603      	mov	r3, r0
 8010b0e:	2b00      	cmp	r3, #0
 8010b10:	d10b      	bne.n	8010b2a <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8010b12:	4b24      	ldr	r3, [pc, #144]	@ (8010ba4 <prvAddCurrentTaskToDelayedList+0xb4>)
 8010b14:	681b      	ldr	r3, [r3, #0]
 8010b16:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010b18:	2201      	movs	r2, #1
 8010b1a:	fa02 f303 	lsl.w	r3, r2, r3
 8010b1e:	43da      	mvns	r2, r3
 8010b20:	4b21      	ldr	r3, [pc, #132]	@ (8010ba8 <prvAddCurrentTaskToDelayedList+0xb8>)
 8010b22:	681b      	ldr	r3, [r3, #0]
 8010b24:	4013      	ands	r3, r2
 8010b26:	4a20      	ldr	r2, [pc, #128]	@ (8010ba8 <prvAddCurrentTaskToDelayedList+0xb8>)
 8010b28:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8010b2a:	687b      	ldr	r3, [r7, #4]
 8010b2c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010b30:	d10a      	bne.n	8010b48 <prvAddCurrentTaskToDelayedList+0x58>
 8010b32:	683b      	ldr	r3, [r7, #0]
 8010b34:	2b00      	cmp	r3, #0
 8010b36:	d007      	beq.n	8010b48 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8010b38:	4b1a      	ldr	r3, [pc, #104]	@ (8010ba4 <prvAddCurrentTaskToDelayedList+0xb4>)
 8010b3a:	681b      	ldr	r3, [r3, #0]
 8010b3c:	3304      	adds	r3, #4
 8010b3e:	4619      	mov	r1, r3
 8010b40:	481a      	ldr	r0, [pc, #104]	@ (8010bac <prvAddCurrentTaskToDelayedList+0xbc>)
 8010b42:	f7fe fb59 	bl	800f1f8 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8010b46:	e026      	b.n	8010b96 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8010b48:	68fa      	ldr	r2, [r7, #12]
 8010b4a:	687b      	ldr	r3, [r7, #4]
 8010b4c:	4413      	add	r3, r2
 8010b4e:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8010b50:	4b14      	ldr	r3, [pc, #80]	@ (8010ba4 <prvAddCurrentTaskToDelayedList+0xb4>)
 8010b52:	681b      	ldr	r3, [r3, #0]
 8010b54:	68ba      	ldr	r2, [r7, #8]
 8010b56:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8010b58:	68ba      	ldr	r2, [r7, #8]
 8010b5a:	68fb      	ldr	r3, [r7, #12]
 8010b5c:	429a      	cmp	r2, r3
 8010b5e:	d209      	bcs.n	8010b74 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8010b60:	4b13      	ldr	r3, [pc, #76]	@ (8010bb0 <prvAddCurrentTaskToDelayedList+0xc0>)
 8010b62:	681a      	ldr	r2, [r3, #0]
 8010b64:	4b0f      	ldr	r3, [pc, #60]	@ (8010ba4 <prvAddCurrentTaskToDelayedList+0xb4>)
 8010b66:	681b      	ldr	r3, [r3, #0]
 8010b68:	3304      	adds	r3, #4
 8010b6a:	4619      	mov	r1, r3
 8010b6c:	4610      	mov	r0, r2
 8010b6e:	f7fe fb67 	bl	800f240 <vListInsert>
}
 8010b72:	e010      	b.n	8010b96 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8010b74:	4b0f      	ldr	r3, [pc, #60]	@ (8010bb4 <prvAddCurrentTaskToDelayedList+0xc4>)
 8010b76:	681a      	ldr	r2, [r3, #0]
 8010b78:	4b0a      	ldr	r3, [pc, #40]	@ (8010ba4 <prvAddCurrentTaskToDelayedList+0xb4>)
 8010b7a:	681b      	ldr	r3, [r3, #0]
 8010b7c:	3304      	adds	r3, #4
 8010b7e:	4619      	mov	r1, r3
 8010b80:	4610      	mov	r0, r2
 8010b82:	f7fe fb5d 	bl	800f240 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8010b86:	4b0c      	ldr	r3, [pc, #48]	@ (8010bb8 <prvAddCurrentTaskToDelayedList+0xc8>)
 8010b88:	681b      	ldr	r3, [r3, #0]
 8010b8a:	68ba      	ldr	r2, [r7, #8]
 8010b8c:	429a      	cmp	r2, r3
 8010b8e:	d202      	bcs.n	8010b96 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8010b90:	4a09      	ldr	r2, [pc, #36]	@ (8010bb8 <prvAddCurrentTaskToDelayedList+0xc8>)
 8010b92:	68bb      	ldr	r3, [r7, #8]
 8010b94:	6013      	str	r3, [r2, #0]
}
 8010b96:	bf00      	nop
 8010b98:	3710      	adds	r7, #16
 8010b9a:	46bd      	mov	sp, r7
 8010b9c:	bd80      	pop	{r7, pc}
 8010b9e:	bf00      	nop
 8010ba0:	24001bbc 	.word	0x24001bbc
 8010ba4:	24001ab8 	.word	0x24001ab8
 8010ba8:	24001bc0 	.word	0x24001bc0
 8010bac:	24001ba4 	.word	0x24001ba4
 8010bb0:	24001b74 	.word	0x24001b74
 8010bb4:	24001b70 	.word	0x24001b70
 8010bb8:	24001bd8 	.word	0x24001bd8

08010bbc <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8010bbc:	b580      	push	{r7, lr}
 8010bbe:	b08a      	sub	sp, #40	@ 0x28
 8010bc0:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8010bc2:	2300      	movs	r3, #0
 8010bc4:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8010bc6:	f000 faf7 	bl	80111b8 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8010bca:	4b1d      	ldr	r3, [pc, #116]	@ (8010c40 <xTimerCreateTimerTask+0x84>)
 8010bcc:	681b      	ldr	r3, [r3, #0]
 8010bce:	2b00      	cmp	r3, #0
 8010bd0:	d021      	beq.n	8010c16 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8010bd2:	2300      	movs	r3, #0
 8010bd4:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8010bd6:	2300      	movs	r3, #0
 8010bd8:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8010bda:	1d3a      	adds	r2, r7, #4
 8010bdc:	f107 0108 	add.w	r1, r7, #8
 8010be0:	f107 030c 	add.w	r3, r7, #12
 8010be4:	4618      	mov	r0, r3
 8010be6:	f7f1 fe4d 	bl	8002884 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8010bea:	6879      	ldr	r1, [r7, #4]
 8010bec:	68bb      	ldr	r3, [r7, #8]
 8010bee:	68fa      	ldr	r2, [r7, #12]
 8010bf0:	9202      	str	r2, [sp, #8]
 8010bf2:	9301      	str	r3, [sp, #4]
 8010bf4:	2302      	movs	r3, #2
 8010bf6:	9300      	str	r3, [sp, #0]
 8010bf8:	2300      	movs	r3, #0
 8010bfa:	460a      	mov	r2, r1
 8010bfc:	4911      	ldr	r1, [pc, #68]	@ (8010c44 <xTimerCreateTimerTask+0x88>)
 8010bfe:	4812      	ldr	r0, [pc, #72]	@ (8010c48 <xTimerCreateTimerTask+0x8c>)
 8010c00:	f7ff f87c 	bl	800fcfc <xTaskCreateStatic>
 8010c04:	4603      	mov	r3, r0
 8010c06:	4a11      	ldr	r2, [pc, #68]	@ (8010c4c <xTimerCreateTimerTask+0x90>)
 8010c08:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8010c0a:	4b10      	ldr	r3, [pc, #64]	@ (8010c4c <xTimerCreateTimerTask+0x90>)
 8010c0c:	681b      	ldr	r3, [r3, #0]
 8010c0e:	2b00      	cmp	r3, #0
 8010c10:	d001      	beq.n	8010c16 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8010c12:	2301      	movs	r3, #1
 8010c14:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8010c16:	697b      	ldr	r3, [r7, #20]
 8010c18:	2b00      	cmp	r3, #0
 8010c1a:	d10b      	bne.n	8010c34 <xTimerCreateTimerTask+0x78>
	__asm volatile
 8010c1c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010c20:	f383 8811 	msr	BASEPRI, r3
 8010c24:	f3bf 8f6f 	isb	sy
 8010c28:	f3bf 8f4f 	dsb	sy
 8010c2c:	613b      	str	r3, [r7, #16]
}
 8010c2e:	bf00      	nop
 8010c30:	bf00      	nop
 8010c32:	e7fd      	b.n	8010c30 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8010c34:	697b      	ldr	r3, [r7, #20]
}
 8010c36:	4618      	mov	r0, r3
 8010c38:	3718      	adds	r7, #24
 8010c3a:	46bd      	mov	sp, r7
 8010c3c:	bd80      	pop	{r7, pc}
 8010c3e:	bf00      	nop
 8010c40:	24001c14 	.word	0x24001c14
 8010c44:	08014294 	.word	0x08014294
 8010c48:	08010d89 	.word	0x08010d89
 8010c4c:	24001c18 	.word	0x24001c18

08010c50 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8010c50:	b580      	push	{r7, lr}
 8010c52:	b08a      	sub	sp, #40	@ 0x28
 8010c54:	af00      	add	r7, sp, #0
 8010c56:	60f8      	str	r0, [r7, #12]
 8010c58:	60b9      	str	r1, [r7, #8]
 8010c5a:	607a      	str	r2, [r7, #4]
 8010c5c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8010c5e:	2300      	movs	r3, #0
 8010c60:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8010c62:	68fb      	ldr	r3, [r7, #12]
 8010c64:	2b00      	cmp	r3, #0
 8010c66:	d10b      	bne.n	8010c80 <xTimerGenericCommand+0x30>
	__asm volatile
 8010c68:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010c6c:	f383 8811 	msr	BASEPRI, r3
 8010c70:	f3bf 8f6f 	isb	sy
 8010c74:	f3bf 8f4f 	dsb	sy
 8010c78:	623b      	str	r3, [r7, #32]
}
 8010c7a:	bf00      	nop
 8010c7c:	bf00      	nop
 8010c7e:	e7fd      	b.n	8010c7c <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8010c80:	4b19      	ldr	r3, [pc, #100]	@ (8010ce8 <xTimerGenericCommand+0x98>)
 8010c82:	681b      	ldr	r3, [r3, #0]
 8010c84:	2b00      	cmp	r3, #0
 8010c86:	d02a      	beq.n	8010cde <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8010c88:	68bb      	ldr	r3, [r7, #8]
 8010c8a:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8010c8c:	687b      	ldr	r3, [r7, #4]
 8010c8e:	61bb      	str	r3, [r7, #24]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8010c90:	68fb      	ldr	r3, [r7, #12]
 8010c92:	61fb      	str	r3, [r7, #28]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8010c94:	68bb      	ldr	r3, [r7, #8]
 8010c96:	2b05      	cmp	r3, #5
 8010c98:	dc18      	bgt.n	8010ccc <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8010c9a:	f7ff fe83 	bl	80109a4 <xTaskGetSchedulerState>
 8010c9e:	4603      	mov	r3, r0
 8010ca0:	2b02      	cmp	r3, #2
 8010ca2:	d109      	bne.n	8010cb8 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8010ca4:	4b10      	ldr	r3, [pc, #64]	@ (8010ce8 <xTimerGenericCommand+0x98>)
 8010ca6:	6818      	ldr	r0, [r3, #0]
 8010ca8:	f107 0114 	add.w	r1, r7, #20
 8010cac:	2300      	movs	r3, #0
 8010cae:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8010cb0:	f7fe fc34 	bl	800f51c <xQueueGenericSend>
 8010cb4:	6278      	str	r0, [r7, #36]	@ 0x24
 8010cb6:	e012      	b.n	8010cde <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8010cb8:	4b0b      	ldr	r3, [pc, #44]	@ (8010ce8 <xTimerGenericCommand+0x98>)
 8010cba:	6818      	ldr	r0, [r3, #0]
 8010cbc:	f107 0114 	add.w	r1, r7, #20
 8010cc0:	2300      	movs	r3, #0
 8010cc2:	2200      	movs	r2, #0
 8010cc4:	f7fe fc2a 	bl	800f51c <xQueueGenericSend>
 8010cc8:	6278      	str	r0, [r7, #36]	@ 0x24
 8010cca:	e008      	b.n	8010cde <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8010ccc:	4b06      	ldr	r3, [pc, #24]	@ (8010ce8 <xTimerGenericCommand+0x98>)
 8010cce:	6818      	ldr	r0, [r3, #0]
 8010cd0:	f107 0114 	add.w	r1, r7, #20
 8010cd4:	2300      	movs	r3, #0
 8010cd6:	683a      	ldr	r2, [r7, #0]
 8010cd8:	f7fe fd22 	bl	800f720 <xQueueGenericSendFromISR>
 8010cdc:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8010cde:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8010ce0:	4618      	mov	r0, r3
 8010ce2:	3728      	adds	r7, #40	@ 0x28
 8010ce4:	46bd      	mov	sp, r7
 8010ce6:	bd80      	pop	{r7, pc}
 8010ce8:	24001c14 	.word	0x24001c14

08010cec <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8010cec:	b580      	push	{r7, lr}
 8010cee:	b088      	sub	sp, #32
 8010cf0:	af02      	add	r7, sp, #8
 8010cf2:	6078      	str	r0, [r7, #4]
 8010cf4:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8010cf6:	4b23      	ldr	r3, [pc, #140]	@ (8010d84 <prvProcessExpiredTimer+0x98>)
 8010cf8:	681b      	ldr	r3, [r3, #0]
 8010cfa:	68db      	ldr	r3, [r3, #12]
 8010cfc:	68db      	ldr	r3, [r3, #12]
 8010cfe:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8010d00:	697b      	ldr	r3, [r7, #20]
 8010d02:	3304      	adds	r3, #4
 8010d04:	4618      	mov	r0, r3
 8010d06:	f7fe fad4 	bl	800f2b2 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8010d0a:	697b      	ldr	r3, [r7, #20]
 8010d0c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8010d10:	f003 0304 	and.w	r3, r3, #4
 8010d14:	2b00      	cmp	r3, #0
 8010d16:	d023      	beq.n	8010d60 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8010d18:	697b      	ldr	r3, [r7, #20]
 8010d1a:	699a      	ldr	r2, [r3, #24]
 8010d1c:	687b      	ldr	r3, [r7, #4]
 8010d1e:	18d1      	adds	r1, r2, r3
 8010d20:	687b      	ldr	r3, [r7, #4]
 8010d22:	683a      	ldr	r2, [r7, #0]
 8010d24:	6978      	ldr	r0, [r7, #20]
 8010d26:	f000 f8d5 	bl	8010ed4 <prvInsertTimerInActiveList>
 8010d2a:	4603      	mov	r3, r0
 8010d2c:	2b00      	cmp	r3, #0
 8010d2e:	d020      	beq.n	8010d72 <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8010d30:	2300      	movs	r3, #0
 8010d32:	9300      	str	r3, [sp, #0]
 8010d34:	2300      	movs	r3, #0
 8010d36:	687a      	ldr	r2, [r7, #4]
 8010d38:	2100      	movs	r1, #0
 8010d3a:	6978      	ldr	r0, [r7, #20]
 8010d3c:	f7ff ff88 	bl	8010c50 <xTimerGenericCommand>
 8010d40:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8010d42:	693b      	ldr	r3, [r7, #16]
 8010d44:	2b00      	cmp	r3, #0
 8010d46:	d114      	bne.n	8010d72 <prvProcessExpiredTimer+0x86>
	__asm volatile
 8010d48:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010d4c:	f383 8811 	msr	BASEPRI, r3
 8010d50:	f3bf 8f6f 	isb	sy
 8010d54:	f3bf 8f4f 	dsb	sy
 8010d58:	60fb      	str	r3, [r7, #12]
}
 8010d5a:	bf00      	nop
 8010d5c:	bf00      	nop
 8010d5e:	e7fd      	b.n	8010d5c <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8010d60:	697b      	ldr	r3, [r7, #20]
 8010d62:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8010d66:	f023 0301 	bic.w	r3, r3, #1
 8010d6a:	b2da      	uxtb	r2, r3
 8010d6c:	697b      	ldr	r3, [r7, #20]
 8010d6e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8010d72:	697b      	ldr	r3, [r7, #20]
 8010d74:	6a1b      	ldr	r3, [r3, #32]
 8010d76:	6978      	ldr	r0, [r7, #20]
 8010d78:	4798      	blx	r3
}
 8010d7a:	bf00      	nop
 8010d7c:	3718      	adds	r7, #24
 8010d7e:	46bd      	mov	sp, r7
 8010d80:	bd80      	pop	{r7, pc}
 8010d82:	bf00      	nop
 8010d84:	24001c0c 	.word	0x24001c0c

08010d88 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8010d88:	b580      	push	{r7, lr}
 8010d8a:	b084      	sub	sp, #16
 8010d8c:	af00      	add	r7, sp, #0
 8010d8e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8010d90:	f107 0308 	add.w	r3, r7, #8
 8010d94:	4618      	mov	r0, r3
 8010d96:	f000 f859 	bl	8010e4c <prvGetNextExpireTime>
 8010d9a:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8010d9c:	68bb      	ldr	r3, [r7, #8]
 8010d9e:	4619      	mov	r1, r3
 8010da0:	68f8      	ldr	r0, [r7, #12]
 8010da2:	f000 f805 	bl	8010db0 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8010da6:	f000 f8d7 	bl	8010f58 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8010daa:	bf00      	nop
 8010dac:	e7f0      	b.n	8010d90 <prvTimerTask+0x8>
	...

08010db0 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8010db0:	b580      	push	{r7, lr}
 8010db2:	b084      	sub	sp, #16
 8010db4:	af00      	add	r7, sp, #0
 8010db6:	6078      	str	r0, [r7, #4]
 8010db8:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8010dba:	f7ff fa01 	bl	80101c0 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8010dbe:	f107 0308 	add.w	r3, r7, #8
 8010dc2:	4618      	mov	r0, r3
 8010dc4:	f000 f866 	bl	8010e94 <prvSampleTimeNow>
 8010dc8:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8010dca:	68bb      	ldr	r3, [r7, #8]
 8010dcc:	2b00      	cmp	r3, #0
 8010dce:	d130      	bne.n	8010e32 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8010dd0:	683b      	ldr	r3, [r7, #0]
 8010dd2:	2b00      	cmp	r3, #0
 8010dd4:	d10a      	bne.n	8010dec <prvProcessTimerOrBlockTask+0x3c>
 8010dd6:	687a      	ldr	r2, [r7, #4]
 8010dd8:	68fb      	ldr	r3, [r7, #12]
 8010dda:	429a      	cmp	r2, r3
 8010ddc:	d806      	bhi.n	8010dec <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8010dde:	f7ff f9fd 	bl	80101dc <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8010de2:	68f9      	ldr	r1, [r7, #12]
 8010de4:	6878      	ldr	r0, [r7, #4]
 8010de6:	f7ff ff81 	bl	8010cec <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8010dea:	e024      	b.n	8010e36 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8010dec:	683b      	ldr	r3, [r7, #0]
 8010dee:	2b00      	cmp	r3, #0
 8010df0:	d008      	beq.n	8010e04 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8010df2:	4b13      	ldr	r3, [pc, #76]	@ (8010e40 <prvProcessTimerOrBlockTask+0x90>)
 8010df4:	681b      	ldr	r3, [r3, #0]
 8010df6:	681b      	ldr	r3, [r3, #0]
 8010df8:	2b00      	cmp	r3, #0
 8010dfa:	d101      	bne.n	8010e00 <prvProcessTimerOrBlockTask+0x50>
 8010dfc:	2301      	movs	r3, #1
 8010dfe:	e000      	b.n	8010e02 <prvProcessTimerOrBlockTask+0x52>
 8010e00:	2300      	movs	r3, #0
 8010e02:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8010e04:	4b0f      	ldr	r3, [pc, #60]	@ (8010e44 <prvProcessTimerOrBlockTask+0x94>)
 8010e06:	6818      	ldr	r0, [r3, #0]
 8010e08:	687a      	ldr	r2, [r7, #4]
 8010e0a:	68fb      	ldr	r3, [r7, #12]
 8010e0c:	1ad3      	subs	r3, r2, r3
 8010e0e:	683a      	ldr	r2, [r7, #0]
 8010e10:	4619      	mov	r1, r3
 8010e12:	f7fe ff3f 	bl	800fc94 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8010e16:	f7ff f9e1 	bl	80101dc <xTaskResumeAll>
 8010e1a:	4603      	mov	r3, r0
 8010e1c:	2b00      	cmp	r3, #0
 8010e1e:	d10a      	bne.n	8010e36 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8010e20:	4b09      	ldr	r3, [pc, #36]	@ (8010e48 <prvProcessTimerOrBlockTask+0x98>)
 8010e22:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8010e26:	601a      	str	r2, [r3, #0]
 8010e28:	f3bf 8f4f 	dsb	sy
 8010e2c:	f3bf 8f6f 	isb	sy
}
 8010e30:	e001      	b.n	8010e36 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8010e32:	f7ff f9d3 	bl	80101dc <xTaskResumeAll>
}
 8010e36:	bf00      	nop
 8010e38:	3710      	adds	r7, #16
 8010e3a:	46bd      	mov	sp, r7
 8010e3c:	bd80      	pop	{r7, pc}
 8010e3e:	bf00      	nop
 8010e40:	24001c10 	.word	0x24001c10
 8010e44:	24001c14 	.word	0x24001c14
 8010e48:	e000ed04 	.word	0xe000ed04

08010e4c <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8010e4c:	b480      	push	{r7}
 8010e4e:	b085      	sub	sp, #20
 8010e50:	af00      	add	r7, sp, #0
 8010e52:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8010e54:	4b0e      	ldr	r3, [pc, #56]	@ (8010e90 <prvGetNextExpireTime+0x44>)
 8010e56:	681b      	ldr	r3, [r3, #0]
 8010e58:	681b      	ldr	r3, [r3, #0]
 8010e5a:	2b00      	cmp	r3, #0
 8010e5c:	d101      	bne.n	8010e62 <prvGetNextExpireTime+0x16>
 8010e5e:	2201      	movs	r2, #1
 8010e60:	e000      	b.n	8010e64 <prvGetNextExpireTime+0x18>
 8010e62:	2200      	movs	r2, #0
 8010e64:	687b      	ldr	r3, [r7, #4]
 8010e66:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8010e68:	687b      	ldr	r3, [r7, #4]
 8010e6a:	681b      	ldr	r3, [r3, #0]
 8010e6c:	2b00      	cmp	r3, #0
 8010e6e:	d105      	bne.n	8010e7c <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8010e70:	4b07      	ldr	r3, [pc, #28]	@ (8010e90 <prvGetNextExpireTime+0x44>)
 8010e72:	681b      	ldr	r3, [r3, #0]
 8010e74:	68db      	ldr	r3, [r3, #12]
 8010e76:	681b      	ldr	r3, [r3, #0]
 8010e78:	60fb      	str	r3, [r7, #12]
 8010e7a:	e001      	b.n	8010e80 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8010e7c:	2300      	movs	r3, #0
 8010e7e:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8010e80:	68fb      	ldr	r3, [r7, #12]
}
 8010e82:	4618      	mov	r0, r3
 8010e84:	3714      	adds	r7, #20
 8010e86:	46bd      	mov	sp, r7
 8010e88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010e8c:	4770      	bx	lr
 8010e8e:	bf00      	nop
 8010e90:	24001c0c 	.word	0x24001c0c

08010e94 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8010e94:	b580      	push	{r7, lr}
 8010e96:	b084      	sub	sp, #16
 8010e98:	af00      	add	r7, sp, #0
 8010e9a:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8010e9c:	f7ff fa3c 	bl	8010318 <xTaskGetTickCount>
 8010ea0:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8010ea2:	4b0b      	ldr	r3, [pc, #44]	@ (8010ed0 <prvSampleTimeNow+0x3c>)
 8010ea4:	681b      	ldr	r3, [r3, #0]
 8010ea6:	68fa      	ldr	r2, [r7, #12]
 8010ea8:	429a      	cmp	r2, r3
 8010eaa:	d205      	bcs.n	8010eb8 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8010eac:	f000 f91e 	bl	80110ec <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8010eb0:	687b      	ldr	r3, [r7, #4]
 8010eb2:	2201      	movs	r2, #1
 8010eb4:	601a      	str	r2, [r3, #0]
 8010eb6:	e002      	b.n	8010ebe <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8010eb8:	687b      	ldr	r3, [r7, #4]
 8010eba:	2200      	movs	r2, #0
 8010ebc:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8010ebe:	4a04      	ldr	r2, [pc, #16]	@ (8010ed0 <prvSampleTimeNow+0x3c>)
 8010ec0:	68fb      	ldr	r3, [r7, #12]
 8010ec2:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8010ec4:	68fb      	ldr	r3, [r7, #12]
}
 8010ec6:	4618      	mov	r0, r3
 8010ec8:	3710      	adds	r7, #16
 8010eca:	46bd      	mov	sp, r7
 8010ecc:	bd80      	pop	{r7, pc}
 8010ece:	bf00      	nop
 8010ed0:	24001c1c 	.word	0x24001c1c

08010ed4 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8010ed4:	b580      	push	{r7, lr}
 8010ed6:	b086      	sub	sp, #24
 8010ed8:	af00      	add	r7, sp, #0
 8010eda:	60f8      	str	r0, [r7, #12]
 8010edc:	60b9      	str	r1, [r7, #8]
 8010ede:	607a      	str	r2, [r7, #4]
 8010ee0:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8010ee2:	2300      	movs	r3, #0
 8010ee4:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8010ee6:	68fb      	ldr	r3, [r7, #12]
 8010ee8:	68ba      	ldr	r2, [r7, #8]
 8010eea:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8010eec:	68fb      	ldr	r3, [r7, #12]
 8010eee:	68fa      	ldr	r2, [r7, #12]
 8010ef0:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8010ef2:	68ba      	ldr	r2, [r7, #8]
 8010ef4:	687b      	ldr	r3, [r7, #4]
 8010ef6:	429a      	cmp	r2, r3
 8010ef8:	d812      	bhi.n	8010f20 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8010efa:	687a      	ldr	r2, [r7, #4]
 8010efc:	683b      	ldr	r3, [r7, #0]
 8010efe:	1ad2      	subs	r2, r2, r3
 8010f00:	68fb      	ldr	r3, [r7, #12]
 8010f02:	699b      	ldr	r3, [r3, #24]
 8010f04:	429a      	cmp	r2, r3
 8010f06:	d302      	bcc.n	8010f0e <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8010f08:	2301      	movs	r3, #1
 8010f0a:	617b      	str	r3, [r7, #20]
 8010f0c:	e01b      	b.n	8010f46 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8010f0e:	4b10      	ldr	r3, [pc, #64]	@ (8010f50 <prvInsertTimerInActiveList+0x7c>)
 8010f10:	681a      	ldr	r2, [r3, #0]
 8010f12:	68fb      	ldr	r3, [r7, #12]
 8010f14:	3304      	adds	r3, #4
 8010f16:	4619      	mov	r1, r3
 8010f18:	4610      	mov	r0, r2
 8010f1a:	f7fe f991 	bl	800f240 <vListInsert>
 8010f1e:	e012      	b.n	8010f46 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8010f20:	687a      	ldr	r2, [r7, #4]
 8010f22:	683b      	ldr	r3, [r7, #0]
 8010f24:	429a      	cmp	r2, r3
 8010f26:	d206      	bcs.n	8010f36 <prvInsertTimerInActiveList+0x62>
 8010f28:	68ba      	ldr	r2, [r7, #8]
 8010f2a:	683b      	ldr	r3, [r7, #0]
 8010f2c:	429a      	cmp	r2, r3
 8010f2e:	d302      	bcc.n	8010f36 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8010f30:	2301      	movs	r3, #1
 8010f32:	617b      	str	r3, [r7, #20]
 8010f34:	e007      	b.n	8010f46 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8010f36:	4b07      	ldr	r3, [pc, #28]	@ (8010f54 <prvInsertTimerInActiveList+0x80>)
 8010f38:	681a      	ldr	r2, [r3, #0]
 8010f3a:	68fb      	ldr	r3, [r7, #12]
 8010f3c:	3304      	adds	r3, #4
 8010f3e:	4619      	mov	r1, r3
 8010f40:	4610      	mov	r0, r2
 8010f42:	f7fe f97d 	bl	800f240 <vListInsert>
		}
	}

	return xProcessTimerNow;
 8010f46:	697b      	ldr	r3, [r7, #20]
}
 8010f48:	4618      	mov	r0, r3
 8010f4a:	3718      	adds	r7, #24
 8010f4c:	46bd      	mov	sp, r7
 8010f4e:	bd80      	pop	{r7, pc}
 8010f50:	24001c10 	.word	0x24001c10
 8010f54:	24001c0c 	.word	0x24001c0c

08010f58 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8010f58:	b580      	push	{r7, lr}
 8010f5a:	b08c      	sub	sp, #48	@ 0x30
 8010f5c:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8010f5e:	e0b2      	b.n	80110c6 <prvProcessReceivedCommands+0x16e>
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8010f60:	68bb      	ldr	r3, [r7, #8]
 8010f62:	2b00      	cmp	r3, #0
 8010f64:	f2c0 80af 	blt.w	80110c6 <prvProcessReceivedCommands+0x16e>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8010f68:	693b      	ldr	r3, [r7, #16]
 8010f6a:	627b      	str	r3, [r7, #36]	@ 0x24

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8010f6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010f6e:	695b      	ldr	r3, [r3, #20]
 8010f70:	2b00      	cmp	r3, #0
 8010f72:	d004      	beq.n	8010f7e <prvProcessReceivedCommands+0x26>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8010f74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010f76:	3304      	adds	r3, #4
 8010f78:	4618      	mov	r0, r3
 8010f7a:	f7fe f99a 	bl	800f2b2 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8010f7e:	1d3b      	adds	r3, r7, #4
 8010f80:	4618      	mov	r0, r3
 8010f82:	f7ff ff87 	bl	8010e94 <prvSampleTimeNow>
 8010f86:	6238      	str	r0, [r7, #32]

			switch( xMessage.xMessageID )
 8010f88:	68bb      	ldr	r3, [r7, #8]
 8010f8a:	2b09      	cmp	r3, #9
 8010f8c:	f200 8098 	bhi.w	80110c0 <prvProcessReceivedCommands+0x168>
 8010f90:	a201      	add	r2, pc, #4	@ (adr r2, 8010f98 <prvProcessReceivedCommands+0x40>)
 8010f92:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010f96:	bf00      	nop
 8010f98:	08010fc1 	.word	0x08010fc1
 8010f9c:	08010fc1 	.word	0x08010fc1
 8010fa0:	08010fc1 	.word	0x08010fc1
 8010fa4:	08011037 	.word	0x08011037
 8010fa8:	0801104b 	.word	0x0801104b
 8010fac:	08011097 	.word	0x08011097
 8010fb0:	08010fc1 	.word	0x08010fc1
 8010fb4:	08010fc1 	.word	0x08010fc1
 8010fb8:	08011037 	.word	0x08011037
 8010fbc:	0801104b 	.word	0x0801104b
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8010fc0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010fc2:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8010fc6:	f043 0301 	orr.w	r3, r3, #1
 8010fca:	b2da      	uxtb	r2, r3
 8010fcc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010fce:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8010fd2:	68fa      	ldr	r2, [r7, #12]
 8010fd4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010fd6:	699b      	ldr	r3, [r3, #24]
 8010fd8:	18d1      	adds	r1, r2, r3
 8010fda:	68fb      	ldr	r3, [r7, #12]
 8010fdc:	6a3a      	ldr	r2, [r7, #32]
 8010fde:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8010fe0:	f7ff ff78 	bl	8010ed4 <prvInsertTimerInActiveList>
 8010fe4:	4603      	mov	r3, r0
 8010fe6:	2b00      	cmp	r3, #0
 8010fe8:	d06c      	beq.n	80110c4 <prvProcessReceivedCommands+0x16c>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8010fea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010fec:	6a1b      	ldr	r3, [r3, #32]
 8010fee:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8010ff0:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8010ff2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010ff4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8010ff8:	f003 0304 	and.w	r3, r3, #4
 8010ffc:	2b00      	cmp	r3, #0
 8010ffe:	d061      	beq.n	80110c4 <prvProcessReceivedCommands+0x16c>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8011000:	68fa      	ldr	r2, [r7, #12]
 8011002:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011004:	699b      	ldr	r3, [r3, #24]
 8011006:	441a      	add	r2, r3
 8011008:	2300      	movs	r3, #0
 801100a:	9300      	str	r3, [sp, #0]
 801100c:	2300      	movs	r3, #0
 801100e:	2100      	movs	r1, #0
 8011010:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8011012:	f7ff fe1d 	bl	8010c50 <xTimerGenericCommand>
 8011016:	61f8      	str	r0, [r7, #28]
							configASSERT( xResult );
 8011018:	69fb      	ldr	r3, [r7, #28]
 801101a:	2b00      	cmp	r3, #0
 801101c:	d152      	bne.n	80110c4 <prvProcessReceivedCommands+0x16c>
	__asm volatile
 801101e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011022:	f383 8811 	msr	BASEPRI, r3
 8011026:	f3bf 8f6f 	isb	sy
 801102a:	f3bf 8f4f 	dsb	sy
 801102e:	61bb      	str	r3, [r7, #24]
}
 8011030:	bf00      	nop
 8011032:	bf00      	nop
 8011034:	e7fd      	b.n	8011032 <prvProcessReceivedCommands+0xda>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8011036:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011038:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 801103c:	f023 0301 	bic.w	r3, r3, #1
 8011040:	b2da      	uxtb	r2, r3
 8011042:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011044:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8011048:	e03d      	b.n	80110c6 <prvProcessReceivedCommands+0x16e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 801104a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801104c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8011050:	f043 0301 	orr.w	r3, r3, #1
 8011054:	b2da      	uxtb	r2, r3
 8011056:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011058:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 801105c:	68fa      	ldr	r2, [r7, #12]
 801105e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011060:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8011062:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011064:	699b      	ldr	r3, [r3, #24]
 8011066:	2b00      	cmp	r3, #0
 8011068:	d10b      	bne.n	8011082 <prvProcessReceivedCommands+0x12a>
	__asm volatile
 801106a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801106e:	f383 8811 	msr	BASEPRI, r3
 8011072:	f3bf 8f6f 	isb	sy
 8011076:	f3bf 8f4f 	dsb	sy
 801107a:	617b      	str	r3, [r7, #20]
}
 801107c:	bf00      	nop
 801107e:	bf00      	nop
 8011080:	e7fd      	b.n	801107e <prvProcessReceivedCommands+0x126>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8011082:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011084:	699a      	ldr	r2, [r3, #24]
 8011086:	6a3b      	ldr	r3, [r7, #32]
 8011088:	18d1      	adds	r1, r2, r3
 801108a:	6a3b      	ldr	r3, [r7, #32]
 801108c:	6a3a      	ldr	r2, [r7, #32]
 801108e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8011090:	f7ff ff20 	bl	8010ed4 <prvInsertTimerInActiveList>
					break;
 8011094:	e017      	b.n	80110c6 <prvProcessReceivedCommands+0x16e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8011096:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011098:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 801109c:	f003 0302 	and.w	r3, r3, #2
 80110a0:	2b00      	cmp	r3, #0
 80110a2:	d103      	bne.n	80110ac <prvProcessReceivedCommands+0x154>
						{
							vPortFree( pxTimer );
 80110a4:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80110a6:	f000 fbe7 	bl	8011878 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 80110aa:	e00c      	b.n	80110c6 <prvProcessReceivedCommands+0x16e>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80110ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80110ae:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80110b2:	f023 0301 	bic.w	r3, r3, #1
 80110b6:	b2da      	uxtb	r2, r3
 80110b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80110ba:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 80110be:	e002      	b.n	80110c6 <prvProcessReceivedCommands+0x16e>

				default	:
					/* Don't expect to get here. */
					break;
 80110c0:	bf00      	nop
 80110c2:	e000      	b.n	80110c6 <prvProcessReceivedCommands+0x16e>
					break;
 80110c4:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80110c6:	4b08      	ldr	r3, [pc, #32]	@ (80110e8 <prvProcessReceivedCommands+0x190>)
 80110c8:	681b      	ldr	r3, [r3, #0]
 80110ca:	f107 0108 	add.w	r1, r7, #8
 80110ce:	2200      	movs	r2, #0
 80110d0:	4618      	mov	r0, r3
 80110d2:	f7fe fbc3 	bl	800f85c <xQueueReceive>
 80110d6:	4603      	mov	r3, r0
 80110d8:	2b00      	cmp	r3, #0
 80110da:	f47f af41 	bne.w	8010f60 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 80110de:	bf00      	nop
 80110e0:	bf00      	nop
 80110e2:	3728      	adds	r7, #40	@ 0x28
 80110e4:	46bd      	mov	sp, r7
 80110e6:	bd80      	pop	{r7, pc}
 80110e8:	24001c14 	.word	0x24001c14

080110ec <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 80110ec:	b580      	push	{r7, lr}
 80110ee:	b088      	sub	sp, #32
 80110f0:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80110f2:	e049      	b.n	8011188 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80110f4:	4b2e      	ldr	r3, [pc, #184]	@ (80111b0 <prvSwitchTimerLists+0xc4>)
 80110f6:	681b      	ldr	r3, [r3, #0]
 80110f8:	68db      	ldr	r3, [r3, #12]
 80110fa:	681b      	ldr	r3, [r3, #0]
 80110fc:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80110fe:	4b2c      	ldr	r3, [pc, #176]	@ (80111b0 <prvSwitchTimerLists+0xc4>)
 8011100:	681b      	ldr	r3, [r3, #0]
 8011102:	68db      	ldr	r3, [r3, #12]
 8011104:	68db      	ldr	r3, [r3, #12]
 8011106:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8011108:	68fb      	ldr	r3, [r7, #12]
 801110a:	3304      	adds	r3, #4
 801110c:	4618      	mov	r0, r3
 801110e:	f7fe f8d0 	bl	800f2b2 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8011112:	68fb      	ldr	r3, [r7, #12]
 8011114:	6a1b      	ldr	r3, [r3, #32]
 8011116:	68f8      	ldr	r0, [r7, #12]
 8011118:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 801111a:	68fb      	ldr	r3, [r7, #12]
 801111c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8011120:	f003 0304 	and.w	r3, r3, #4
 8011124:	2b00      	cmp	r3, #0
 8011126:	d02f      	beq.n	8011188 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8011128:	68fb      	ldr	r3, [r7, #12]
 801112a:	699b      	ldr	r3, [r3, #24]
 801112c:	693a      	ldr	r2, [r7, #16]
 801112e:	4413      	add	r3, r2
 8011130:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8011132:	68ba      	ldr	r2, [r7, #8]
 8011134:	693b      	ldr	r3, [r7, #16]
 8011136:	429a      	cmp	r2, r3
 8011138:	d90e      	bls.n	8011158 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 801113a:	68fb      	ldr	r3, [r7, #12]
 801113c:	68ba      	ldr	r2, [r7, #8]
 801113e:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8011140:	68fb      	ldr	r3, [r7, #12]
 8011142:	68fa      	ldr	r2, [r7, #12]
 8011144:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8011146:	4b1a      	ldr	r3, [pc, #104]	@ (80111b0 <prvSwitchTimerLists+0xc4>)
 8011148:	681a      	ldr	r2, [r3, #0]
 801114a:	68fb      	ldr	r3, [r7, #12]
 801114c:	3304      	adds	r3, #4
 801114e:	4619      	mov	r1, r3
 8011150:	4610      	mov	r0, r2
 8011152:	f7fe f875 	bl	800f240 <vListInsert>
 8011156:	e017      	b.n	8011188 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8011158:	2300      	movs	r3, #0
 801115a:	9300      	str	r3, [sp, #0]
 801115c:	2300      	movs	r3, #0
 801115e:	693a      	ldr	r2, [r7, #16]
 8011160:	2100      	movs	r1, #0
 8011162:	68f8      	ldr	r0, [r7, #12]
 8011164:	f7ff fd74 	bl	8010c50 <xTimerGenericCommand>
 8011168:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 801116a:	687b      	ldr	r3, [r7, #4]
 801116c:	2b00      	cmp	r3, #0
 801116e:	d10b      	bne.n	8011188 <prvSwitchTimerLists+0x9c>
	__asm volatile
 8011170:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011174:	f383 8811 	msr	BASEPRI, r3
 8011178:	f3bf 8f6f 	isb	sy
 801117c:	f3bf 8f4f 	dsb	sy
 8011180:	603b      	str	r3, [r7, #0]
}
 8011182:	bf00      	nop
 8011184:	bf00      	nop
 8011186:	e7fd      	b.n	8011184 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8011188:	4b09      	ldr	r3, [pc, #36]	@ (80111b0 <prvSwitchTimerLists+0xc4>)
 801118a:	681b      	ldr	r3, [r3, #0]
 801118c:	681b      	ldr	r3, [r3, #0]
 801118e:	2b00      	cmp	r3, #0
 8011190:	d1b0      	bne.n	80110f4 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8011192:	4b07      	ldr	r3, [pc, #28]	@ (80111b0 <prvSwitchTimerLists+0xc4>)
 8011194:	681b      	ldr	r3, [r3, #0]
 8011196:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8011198:	4b06      	ldr	r3, [pc, #24]	@ (80111b4 <prvSwitchTimerLists+0xc8>)
 801119a:	681b      	ldr	r3, [r3, #0]
 801119c:	4a04      	ldr	r2, [pc, #16]	@ (80111b0 <prvSwitchTimerLists+0xc4>)
 801119e:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 80111a0:	4a04      	ldr	r2, [pc, #16]	@ (80111b4 <prvSwitchTimerLists+0xc8>)
 80111a2:	697b      	ldr	r3, [r7, #20]
 80111a4:	6013      	str	r3, [r2, #0]
}
 80111a6:	bf00      	nop
 80111a8:	3718      	adds	r7, #24
 80111aa:	46bd      	mov	sp, r7
 80111ac:	bd80      	pop	{r7, pc}
 80111ae:	bf00      	nop
 80111b0:	24001c0c 	.word	0x24001c0c
 80111b4:	24001c10 	.word	0x24001c10

080111b8 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 80111b8:	b580      	push	{r7, lr}
 80111ba:	b082      	sub	sp, #8
 80111bc:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 80111be:	f000 f96b 	bl	8011498 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 80111c2:	4b15      	ldr	r3, [pc, #84]	@ (8011218 <prvCheckForValidListAndQueue+0x60>)
 80111c4:	681b      	ldr	r3, [r3, #0]
 80111c6:	2b00      	cmp	r3, #0
 80111c8:	d120      	bne.n	801120c <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 80111ca:	4814      	ldr	r0, [pc, #80]	@ (801121c <prvCheckForValidListAndQueue+0x64>)
 80111cc:	f7fd ffe7 	bl	800f19e <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 80111d0:	4813      	ldr	r0, [pc, #76]	@ (8011220 <prvCheckForValidListAndQueue+0x68>)
 80111d2:	f7fd ffe4 	bl	800f19e <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 80111d6:	4b13      	ldr	r3, [pc, #76]	@ (8011224 <prvCheckForValidListAndQueue+0x6c>)
 80111d8:	4a10      	ldr	r2, [pc, #64]	@ (801121c <prvCheckForValidListAndQueue+0x64>)
 80111da:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 80111dc:	4b12      	ldr	r3, [pc, #72]	@ (8011228 <prvCheckForValidListAndQueue+0x70>)
 80111de:	4a10      	ldr	r2, [pc, #64]	@ (8011220 <prvCheckForValidListAndQueue+0x68>)
 80111e0:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 80111e2:	2300      	movs	r3, #0
 80111e4:	9300      	str	r3, [sp, #0]
 80111e6:	4b11      	ldr	r3, [pc, #68]	@ (801122c <prvCheckForValidListAndQueue+0x74>)
 80111e8:	4a11      	ldr	r2, [pc, #68]	@ (8011230 <prvCheckForValidListAndQueue+0x78>)
 80111ea:	210c      	movs	r1, #12
 80111ec:	200a      	movs	r0, #10
 80111ee:	f7fe f8f5 	bl	800f3dc <xQueueGenericCreateStatic>
 80111f2:	4603      	mov	r3, r0
 80111f4:	4a08      	ldr	r2, [pc, #32]	@ (8011218 <prvCheckForValidListAndQueue+0x60>)
 80111f6:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 80111f8:	4b07      	ldr	r3, [pc, #28]	@ (8011218 <prvCheckForValidListAndQueue+0x60>)
 80111fa:	681b      	ldr	r3, [r3, #0]
 80111fc:	2b00      	cmp	r3, #0
 80111fe:	d005      	beq.n	801120c <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8011200:	4b05      	ldr	r3, [pc, #20]	@ (8011218 <prvCheckForValidListAndQueue+0x60>)
 8011202:	681b      	ldr	r3, [r3, #0]
 8011204:	490b      	ldr	r1, [pc, #44]	@ (8011234 <prvCheckForValidListAndQueue+0x7c>)
 8011206:	4618      	mov	r0, r3
 8011208:	f7fe fd1a 	bl	800fc40 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 801120c:	f000 f976 	bl	80114fc <vPortExitCritical>
}
 8011210:	bf00      	nop
 8011212:	46bd      	mov	sp, r7
 8011214:	bd80      	pop	{r7, pc}
 8011216:	bf00      	nop
 8011218:	24001c14 	.word	0x24001c14
 801121c:	24001be4 	.word	0x24001be4
 8011220:	24001bf8 	.word	0x24001bf8
 8011224:	24001c0c 	.word	0x24001c0c
 8011228:	24001c10 	.word	0x24001c10
 801122c:	24001c98 	.word	0x24001c98
 8011230:	24001c20 	.word	0x24001c20
 8011234:	0801429c 	.word	0x0801429c

08011238 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8011238:	b480      	push	{r7}
 801123a:	b085      	sub	sp, #20
 801123c:	af00      	add	r7, sp, #0
 801123e:	60f8      	str	r0, [r7, #12]
 8011240:	60b9      	str	r1, [r7, #8]
 8011242:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8011244:	68fb      	ldr	r3, [r7, #12]
 8011246:	3b04      	subs	r3, #4
 8011248:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 801124a:	68fb      	ldr	r3, [r7, #12]
 801124c:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8011250:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8011252:	68fb      	ldr	r3, [r7, #12]
 8011254:	3b04      	subs	r3, #4
 8011256:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8011258:	68bb      	ldr	r3, [r7, #8]
 801125a:	f023 0201 	bic.w	r2, r3, #1
 801125e:	68fb      	ldr	r3, [r7, #12]
 8011260:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8011262:	68fb      	ldr	r3, [r7, #12]
 8011264:	3b04      	subs	r3, #4
 8011266:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8011268:	4a0c      	ldr	r2, [pc, #48]	@ (801129c <pxPortInitialiseStack+0x64>)
 801126a:	68fb      	ldr	r3, [r7, #12]
 801126c:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 801126e:	68fb      	ldr	r3, [r7, #12]
 8011270:	3b14      	subs	r3, #20
 8011272:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8011274:	687a      	ldr	r2, [r7, #4]
 8011276:	68fb      	ldr	r3, [r7, #12]
 8011278:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 801127a:	68fb      	ldr	r3, [r7, #12]
 801127c:	3b04      	subs	r3, #4
 801127e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8011280:	68fb      	ldr	r3, [r7, #12]
 8011282:	f06f 0202 	mvn.w	r2, #2
 8011286:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8011288:	68fb      	ldr	r3, [r7, #12]
 801128a:	3b20      	subs	r3, #32
 801128c:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 801128e:	68fb      	ldr	r3, [r7, #12]
}
 8011290:	4618      	mov	r0, r3
 8011292:	3714      	adds	r7, #20
 8011294:	46bd      	mov	sp, r7
 8011296:	f85d 7b04 	ldr.w	r7, [sp], #4
 801129a:	4770      	bx	lr
 801129c:	080112a1 	.word	0x080112a1

080112a0 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80112a0:	b480      	push	{r7}
 80112a2:	b085      	sub	sp, #20
 80112a4:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 80112a6:	2300      	movs	r3, #0
 80112a8:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80112aa:	4b13      	ldr	r3, [pc, #76]	@ (80112f8 <prvTaskExitError+0x58>)
 80112ac:	681b      	ldr	r3, [r3, #0]
 80112ae:	f1b3 3fff 	cmp.w	r3, #4294967295
 80112b2:	d00b      	beq.n	80112cc <prvTaskExitError+0x2c>
	__asm volatile
 80112b4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80112b8:	f383 8811 	msr	BASEPRI, r3
 80112bc:	f3bf 8f6f 	isb	sy
 80112c0:	f3bf 8f4f 	dsb	sy
 80112c4:	60fb      	str	r3, [r7, #12]
}
 80112c6:	bf00      	nop
 80112c8:	bf00      	nop
 80112ca:	e7fd      	b.n	80112c8 <prvTaskExitError+0x28>
	__asm volatile
 80112cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80112d0:	f383 8811 	msr	BASEPRI, r3
 80112d4:	f3bf 8f6f 	isb	sy
 80112d8:	f3bf 8f4f 	dsb	sy
 80112dc:	60bb      	str	r3, [r7, #8]
}
 80112de:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80112e0:	bf00      	nop
 80112e2:	687b      	ldr	r3, [r7, #4]
 80112e4:	2b00      	cmp	r3, #0
 80112e6:	d0fc      	beq.n	80112e2 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80112e8:	bf00      	nop
 80112ea:	bf00      	nop
 80112ec:	3714      	adds	r7, #20
 80112ee:	46bd      	mov	sp, r7
 80112f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80112f4:	4770      	bx	lr
 80112f6:	bf00      	nop
 80112f8:	2400004c 	.word	0x2400004c
 80112fc:	00000000 	.word	0x00000000

08011300 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8011300:	4b07      	ldr	r3, [pc, #28]	@ (8011320 <pxCurrentTCBConst2>)
 8011302:	6819      	ldr	r1, [r3, #0]
 8011304:	6808      	ldr	r0, [r1, #0]
 8011306:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801130a:	f380 8809 	msr	PSP, r0
 801130e:	f3bf 8f6f 	isb	sy
 8011312:	f04f 0000 	mov.w	r0, #0
 8011316:	f380 8811 	msr	BASEPRI, r0
 801131a:	4770      	bx	lr
 801131c:	f3af 8000 	nop.w

08011320 <pxCurrentTCBConst2>:
 8011320:	24001ab8 	.word	0x24001ab8
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8011324:	bf00      	nop
 8011326:	bf00      	nop

08011328 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8011328:	4808      	ldr	r0, [pc, #32]	@ (801134c <prvPortStartFirstTask+0x24>)
 801132a:	6800      	ldr	r0, [r0, #0]
 801132c:	6800      	ldr	r0, [r0, #0]
 801132e:	f380 8808 	msr	MSP, r0
 8011332:	f04f 0000 	mov.w	r0, #0
 8011336:	f380 8814 	msr	CONTROL, r0
 801133a:	b662      	cpsie	i
 801133c:	b661      	cpsie	f
 801133e:	f3bf 8f4f 	dsb	sy
 8011342:	f3bf 8f6f 	isb	sy
 8011346:	df00      	svc	0
 8011348:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 801134a:	bf00      	nop
 801134c:	e000ed08 	.word	0xe000ed08

08011350 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8011350:	b580      	push	{r7, lr}
 8011352:	b086      	sub	sp, #24
 8011354:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8011356:	4b47      	ldr	r3, [pc, #284]	@ (8011474 <xPortStartScheduler+0x124>)
 8011358:	681b      	ldr	r3, [r3, #0]
 801135a:	4a47      	ldr	r2, [pc, #284]	@ (8011478 <xPortStartScheduler+0x128>)
 801135c:	4293      	cmp	r3, r2
 801135e:	d10b      	bne.n	8011378 <xPortStartScheduler+0x28>
	__asm volatile
 8011360:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011364:	f383 8811 	msr	BASEPRI, r3
 8011368:	f3bf 8f6f 	isb	sy
 801136c:	f3bf 8f4f 	dsb	sy
 8011370:	60fb      	str	r3, [r7, #12]
}
 8011372:	bf00      	nop
 8011374:	bf00      	nop
 8011376:	e7fd      	b.n	8011374 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8011378:	4b3e      	ldr	r3, [pc, #248]	@ (8011474 <xPortStartScheduler+0x124>)
 801137a:	681b      	ldr	r3, [r3, #0]
 801137c:	4a3f      	ldr	r2, [pc, #252]	@ (801147c <xPortStartScheduler+0x12c>)
 801137e:	4293      	cmp	r3, r2
 8011380:	d10b      	bne.n	801139a <xPortStartScheduler+0x4a>
	__asm volatile
 8011382:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011386:	f383 8811 	msr	BASEPRI, r3
 801138a:	f3bf 8f6f 	isb	sy
 801138e:	f3bf 8f4f 	dsb	sy
 8011392:	613b      	str	r3, [r7, #16]
}
 8011394:	bf00      	nop
 8011396:	bf00      	nop
 8011398:	e7fd      	b.n	8011396 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 801139a:	4b39      	ldr	r3, [pc, #228]	@ (8011480 <xPortStartScheduler+0x130>)
 801139c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 801139e:	697b      	ldr	r3, [r7, #20]
 80113a0:	781b      	ldrb	r3, [r3, #0]
 80113a2:	b2db      	uxtb	r3, r3
 80113a4:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80113a6:	697b      	ldr	r3, [r7, #20]
 80113a8:	22ff      	movs	r2, #255	@ 0xff
 80113aa:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80113ac:	697b      	ldr	r3, [r7, #20]
 80113ae:	781b      	ldrb	r3, [r3, #0]
 80113b0:	b2db      	uxtb	r3, r3
 80113b2:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80113b4:	78fb      	ldrb	r3, [r7, #3]
 80113b6:	b2db      	uxtb	r3, r3
 80113b8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80113bc:	b2da      	uxtb	r2, r3
 80113be:	4b31      	ldr	r3, [pc, #196]	@ (8011484 <xPortStartScheduler+0x134>)
 80113c0:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80113c2:	4b31      	ldr	r3, [pc, #196]	@ (8011488 <xPortStartScheduler+0x138>)
 80113c4:	2207      	movs	r2, #7
 80113c6:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80113c8:	e009      	b.n	80113de <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 80113ca:	4b2f      	ldr	r3, [pc, #188]	@ (8011488 <xPortStartScheduler+0x138>)
 80113cc:	681b      	ldr	r3, [r3, #0]
 80113ce:	3b01      	subs	r3, #1
 80113d0:	4a2d      	ldr	r2, [pc, #180]	@ (8011488 <xPortStartScheduler+0x138>)
 80113d2:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80113d4:	78fb      	ldrb	r3, [r7, #3]
 80113d6:	b2db      	uxtb	r3, r3
 80113d8:	005b      	lsls	r3, r3, #1
 80113da:	b2db      	uxtb	r3, r3
 80113dc:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80113de:	78fb      	ldrb	r3, [r7, #3]
 80113e0:	b2db      	uxtb	r3, r3
 80113e2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80113e6:	2b80      	cmp	r3, #128	@ 0x80
 80113e8:	d0ef      	beq.n	80113ca <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80113ea:	4b27      	ldr	r3, [pc, #156]	@ (8011488 <xPortStartScheduler+0x138>)
 80113ec:	681b      	ldr	r3, [r3, #0]
 80113ee:	f1c3 0307 	rsb	r3, r3, #7
 80113f2:	2b04      	cmp	r3, #4
 80113f4:	d00b      	beq.n	801140e <xPortStartScheduler+0xbe>
	__asm volatile
 80113f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80113fa:	f383 8811 	msr	BASEPRI, r3
 80113fe:	f3bf 8f6f 	isb	sy
 8011402:	f3bf 8f4f 	dsb	sy
 8011406:	60bb      	str	r3, [r7, #8]
}
 8011408:	bf00      	nop
 801140a:	bf00      	nop
 801140c:	e7fd      	b.n	801140a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 801140e:	4b1e      	ldr	r3, [pc, #120]	@ (8011488 <xPortStartScheduler+0x138>)
 8011410:	681b      	ldr	r3, [r3, #0]
 8011412:	021b      	lsls	r3, r3, #8
 8011414:	4a1c      	ldr	r2, [pc, #112]	@ (8011488 <xPortStartScheduler+0x138>)
 8011416:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8011418:	4b1b      	ldr	r3, [pc, #108]	@ (8011488 <xPortStartScheduler+0x138>)
 801141a:	681b      	ldr	r3, [r3, #0]
 801141c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8011420:	4a19      	ldr	r2, [pc, #100]	@ (8011488 <xPortStartScheduler+0x138>)
 8011422:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8011424:	687b      	ldr	r3, [r7, #4]
 8011426:	b2da      	uxtb	r2, r3
 8011428:	697b      	ldr	r3, [r7, #20]
 801142a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 801142c:	4b17      	ldr	r3, [pc, #92]	@ (801148c <xPortStartScheduler+0x13c>)
 801142e:	681b      	ldr	r3, [r3, #0]
 8011430:	4a16      	ldr	r2, [pc, #88]	@ (801148c <xPortStartScheduler+0x13c>)
 8011432:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8011436:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8011438:	4b14      	ldr	r3, [pc, #80]	@ (801148c <xPortStartScheduler+0x13c>)
 801143a:	681b      	ldr	r3, [r3, #0]
 801143c:	4a13      	ldr	r2, [pc, #76]	@ (801148c <xPortStartScheduler+0x13c>)
 801143e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8011442:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8011444:	f000 f8da 	bl	80115fc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8011448:	4b11      	ldr	r3, [pc, #68]	@ (8011490 <xPortStartScheduler+0x140>)
 801144a:	2200      	movs	r2, #0
 801144c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 801144e:	f000 f8f9 	bl	8011644 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8011452:	4b10      	ldr	r3, [pc, #64]	@ (8011494 <xPortStartScheduler+0x144>)
 8011454:	681b      	ldr	r3, [r3, #0]
 8011456:	4a0f      	ldr	r2, [pc, #60]	@ (8011494 <xPortStartScheduler+0x144>)
 8011458:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 801145c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 801145e:	f7ff ff63 	bl	8011328 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8011462:	f7ff f823 	bl	80104ac <vTaskSwitchContext>
	prvTaskExitError();
 8011466:	f7ff ff1b 	bl	80112a0 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 801146a:	2300      	movs	r3, #0
}
 801146c:	4618      	mov	r0, r3
 801146e:	3718      	adds	r7, #24
 8011470:	46bd      	mov	sp, r7
 8011472:	bd80      	pop	{r7, pc}
 8011474:	e000ed00 	.word	0xe000ed00
 8011478:	410fc271 	.word	0x410fc271
 801147c:	410fc270 	.word	0x410fc270
 8011480:	e000e400 	.word	0xe000e400
 8011484:	24001ce8 	.word	0x24001ce8
 8011488:	24001cec 	.word	0x24001cec
 801148c:	e000ed20 	.word	0xe000ed20
 8011490:	2400004c 	.word	0x2400004c
 8011494:	e000ef34 	.word	0xe000ef34

08011498 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8011498:	b480      	push	{r7}
 801149a:	b083      	sub	sp, #12
 801149c:	af00      	add	r7, sp, #0
	__asm volatile
 801149e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80114a2:	f383 8811 	msr	BASEPRI, r3
 80114a6:	f3bf 8f6f 	isb	sy
 80114aa:	f3bf 8f4f 	dsb	sy
 80114ae:	607b      	str	r3, [r7, #4]
}
 80114b0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80114b2:	4b10      	ldr	r3, [pc, #64]	@ (80114f4 <vPortEnterCritical+0x5c>)
 80114b4:	681b      	ldr	r3, [r3, #0]
 80114b6:	3301      	adds	r3, #1
 80114b8:	4a0e      	ldr	r2, [pc, #56]	@ (80114f4 <vPortEnterCritical+0x5c>)
 80114ba:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80114bc:	4b0d      	ldr	r3, [pc, #52]	@ (80114f4 <vPortEnterCritical+0x5c>)
 80114be:	681b      	ldr	r3, [r3, #0]
 80114c0:	2b01      	cmp	r3, #1
 80114c2:	d110      	bne.n	80114e6 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80114c4:	4b0c      	ldr	r3, [pc, #48]	@ (80114f8 <vPortEnterCritical+0x60>)
 80114c6:	681b      	ldr	r3, [r3, #0]
 80114c8:	b2db      	uxtb	r3, r3
 80114ca:	2b00      	cmp	r3, #0
 80114cc:	d00b      	beq.n	80114e6 <vPortEnterCritical+0x4e>
	__asm volatile
 80114ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80114d2:	f383 8811 	msr	BASEPRI, r3
 80114d6:	f3bf 8f6f 	isb	sy
 80114da:	f3bf 8f4f 	dsb	sy
 80114de:	603b      	str	r3, [r7, #0]
}
 80114e0:	bf00      	nop
 80114e2:	bf00      	nop
 80114e4:	e7fd      	b.n	80114e2 <vPortEnterCritical+0x4a>
	}
}
 80114e6:	bf00      	nop
 80114e8:	370c      	adds	r7, #12
 80114ea:	46bd      	mov	sp, r7
 80114ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80114f0:	4770      	bx	lr
 80114f2:	bf00      	nop
 80114f4:	2400004c 	.word	0x2400004c
 80114f8:	e000ed04 	.word	0xe000ed04

080114fc <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80114fc:	b480      	push	{r7}
 80114fe:	b083      	sub	sp, #12
 8011500:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8011502:	4b12      	ldr	r3, [pc, #72]	@ (801154c <vPortExitCritical+0x50>)
 8011504:	681b      	ldr	r3, [r3, #0]
 8011506:	2b00      	cmp	r3, #0
 8011508:	d10b      	bne.n	8011522 <vPortExitCritical+0x26>
	__asm volatile
 801150a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801150e:	f383 8811 	msr	BASEPRI, r3
 8011512:	f3bf 8f6f 	isb	sy
 8011516:	f3bf 8f4f 	dsb	sy
 801151a:	607b      	str	r3, [r7, #4]
}
 801151c:	bf00      	nop
 801151e:	bf00      	nop
 8011520:	e7fd      	b.n	801151e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8011522:	4b0a      	ldr	r3, [pc, #40]	@ (801154c <vPortExitCritical+0x50>)
 8011524:	681b      	ldr	r3, [r3, #0]
 8011526:	3b01      	subs	r3, #1
 8011528:	4a08      	ldr	r2, [pc, #32]	@ (801154c <vPortExitCritical+0x50>)
 801152a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 801152c:	4b07      	ldr	r3, [pc, #28]	@ (801154c <vPortExitCritical+0x50>)
 801152e:	681b      	ldr	r3, [r3, #0]
 8011530:	2b00      	cmp	r3, #0
 8011532:	d105      	bne.n	8011540 <vPortExitCritical+0x44>
 8011534:	2300      	movs	r3, #0
 8011536:	603b      	str	r3, [r7, #0]
	__asm volatile
 8011538:	683b      	ldr	r3, [r7, #0]
 801153a:	f383 8811 	msr	BASEPRI, r3
}
 801153e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8011540:	bf00      	nop
 8011542:	370c      	adds	r7, #12
 8011544:	46bd      	mov	sp, r7
 8011546:	f85d 7b04 	ldr.w	r7, [sp], #4
 801154a:	4770      	bx	lr
 801154c:	2400004c 	.word	0x2400004c

08011550 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8011550:	f3ef 8009 	mrs	r0, PSP
 8011554:	f3bf 8f6f 	isb	sy
 8011558:	4b15      	ldr	r3, [pc, #84]	@ (80115b0 <pxCurrentTCBConst>)
 801155a:	681a      	ldr	r2, [r3, #0]
 801155c:	f01e 0f10 	tst.w	lr, #16
 8011560:	bf08      	it	eq
 8011562:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8011566:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801156a:	6010      	str	r0, [r2, #0]
 801156c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8011570:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8011574:	f380 8811 	msr	BASEPRI, r0
 8011578:	f3bf 8f4f 	dsb	sy
 801157c:	f3bf 8f6f 	isb	sy
 8011580:	f7fe ff94 	bl	80104ac <vTaskSwitchContext>
 8011584:	f04f 0000 	mov.w	r0, #0
 8011588:	f380 8811 	msr	BASEPRI, r0
 801158c:	bc09      	pop	{r0, r3}
 801158e:	6819      	ldr	r1, [r3, #0]
 8011590:	6808      	ldr	r0, [r1, #0]
 8011592:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011596:	f01e 0f10 	tst.w	lr, #16
 801159a:	bf08      	it	eq
 801159c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80115a0:	f380 8809 	msr	PSP, r0
 80115a4:	f3bf 8f6f 	isb	sy
 80115a8:	4770      	bx	lr
 80115aa:	bf00      	nop
 80115ac:	f3af 8000 	nop.w

080115b0 <pxCurrentTCBConst>:
 80115b0:	24001ab8 	.word	0x24001ab8
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80115b4:	bf00      	nop
 80115b6:	bf00      	nop

080115b8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80115b8:	b580      	push	{r7, lr}
 80115ba:	b082      	sub	sp, #8
 80115bc:	af00      	add	r7, sp, #0
	__asm volatile
 80115be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80115c2:	f383 8811 	msr	BASEPRI, r3
 80115c6:	f3bf 8f6f 	isb	sy
 80115ca:	f3bf 8f4f 	dsb	sy
 80115ce:	607b      	str	r3, [r7, #4]
}
 80115d0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80115d2:	f7fe feb1 	bl	8010338 <xTaskIncrementTick>
 80115d6:	4603      	mov	r3, r0
 80115d8:	2b00      	cmp	r3, #0
 80115da:	d003      	beq.n	80115e4 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80115dc:	4b06      	ldr	r3, [pc, #24]	@ (80115f8 <SysTick_Handler+0x40>)
 80115de:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80115e2:	601a      	str	r2, [r3, #0]
 80115e4:	2300      	movs	r3, #0
 80115e6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80115e8:	683b      	ldr	r3, [r7, #0]
 80115ea:	f383 8811 	msr	BASEPRI, r3
}
 80115ee:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 80115f0:	bf00      	nop
 80115f2:	3708      	adds	r7, #8
 80115f4:	46bd      	mov	sp, r7
 80115f6:	bd80      	pop	{r7, pc}
 80115f8:	e000ed04 	.word	0xe000ed04

080115fc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80115fc:	b480      	push	{r7}
 80115fe:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8011600:	4b0b      	ldr	r3, [pc, #44]	@ (8011630 <vPortSetupTimerInterrupt+0x34>)
 8011602:	2200      	movs	r2, #0
 8011604:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8011606:	4b0b      	ldr	r3, [pc, #44]	@ (8011634 <vPortSetupTimerInterrupt+0x38>)
 8011608:	2200      	movs	r2, #0
 801160a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 801160c:	4b0a      	ldr	r3, [pc, #40]	@ (8011638 <vPortSetupTimerInterrupt+0x3c>)
 801160e:	681b      	ldr	r3, [r3, #0]
 8011610:	4a0a      	ldr	r2, [pc, #40]	@ (801163c <vPortSetupTimerInterrupt+0x40>)
 8011612:	fba2 2303 	umull	r2, r3, r2, r3
 8011616:	099b      	lsrs	r3, r3, #6
 8011618:	4a09      	ldr	r2, [pc, #36]	@ (8011640 <vPortSetupTimerInterrupt+0x44>)
 801161a:	3b01      	subs	r3, #1
 801161c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 801161e:	4b04      	ldr	r3, [pc, #16]	@ (8011630 <vPortSetupTimerInterrupt+0x34>)
 8011620:	2207      	movs	r2, #7
 8011622:	601a      	str	r2, [r3, #0]
}
 8011624:	bf00      	nop
 8011626:	46bd      	mov	sp, r7
 8011628:	f85d 7b04 	ldr.w	r7, [sp], #4
 801162c:	4770      	bx	lr
 801162e:	bf00      	nop
 8011630:	e000e010 	.word	0xe000e010
 8011634:	e000e018 	.word	0xe000e018
 8011638:	2400003c 	.word	0x2400003c
 801163c:	10624dd3 	.word	0x10624dd3
 8011640:	e000e014 	.word	0xe000e014

08011644 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8011644:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8011654 <vPortEnableVFP+0x10>
 8011648:	6801      	ldr	r1, [r0, #0]
 801164a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 801164e:	6001      	str	r1, [r0, #0]
 8011650:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8011652:	bf00      	nop
 8011654:	e000ed88 	.word	0xe000ed88

08011658 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8011658:	b480      	push	{r7}
 801165a:	b085      	sub	sp, #20
 801165c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 801165e:	f3ef 8305 	mrs	r3, IPSR
 8011662:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8011664:	68fb      	ldr	r3, [r7, #12]
 8011666:	2b0f      	cmp	r3, #15
 8011668:	d915      	bls.n	8011696 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 801166a:	4a18      	ldr	r2, [pc, #96]	@ (80116cc <vPortValidateInterruptPriority+0x74>)
 801166c:	68fb      	ldr	r3, [r7, #12]
 801166e:	4413      	add	r3, r2
 8011670:	781b      	ldrb	r3, [r3, #0]
 8011672:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8011674:	4b16      	ldr	r3, [pc, #88]	@ (80116d0 <vPortValidateInterruptPriority+0x78>)
 8011676:	781b      	ldrb	r3, [r3, #0]
 8011678:	7afa      	ldrb	r2, [r7, #11]
 801167a:	429a      	cmp	r2, r3
 801167c:	d20b      	bcs.n	8011696 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 801167e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011682:	f383 8811 	msr	BASEPRI, r3
 8011686:	f3bf 8f6f 	isb	sy
 801168a:	f3bf 8f4f 	dsb	sy
 801168e:	607b      	str	r3, [r7, #4]
}
 8011690:	bf00      	nop
 8011692:	bf00      	nop
 8011694:	e7fd      	b.n	8011692 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8011696:	4b0f      	ldr	r3, [pc, #60]	@ (80116d4 <vPortValidateInterruptPriority+0x7c>)
 8011698:	681b      	ldr	r3, [r3, #0]
 801169a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 801169e:	4b0e      	ldr	r3, [pc, #56]	@ (80116d8 <vPortValidateInterruptPriority+0x80>)
 80116a0:	681b      	ldr	r3, [r3, #0]
 80116a2:	429a      	cmp	r2, r3
 80116a4:	d90b      	bls.n	80116be <vPortValidateInterruptPriority+0x66>
	__asm volatile
 80116a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80116aa:	f383 8811 	msr	BASEPRI, r3
 80116ae:	f3bf 8f6f 	isb	sy
 80116b2:	f3bf 8f4f 	dsb	sy
 80116b6:	603b      	str	r3, [r7, #0]
}
 80116b8:	bf00      	nop
 80116ba:	bf00      	nop
 80116bc:	e7fd      	b.n	80116ba <vPortValidateInterruptPriority+0x62>
	}
 80116be:	bf00      	nop
 80116c0:	3714      	adds	r7, #20
 80116c2:	46bd      	mov	sp, r7
 80116c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80116c8:	4770      	bx	lr
 80116ca:	bf00      	nop
 80116cc:	e000e3f0 	.word	0xe000e3f0
 80116d0:	24001ce8 	.word	0x24001ce8
 80116d4:	e000ed0c 	.word	0xe000ed0c
 80116d8:	24001cec 	.word	0x24001cec

080116dc <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80116dc:	b580      	push	{r7, lr}
 80116de:	b08a      	sub	sp, #40	@ 0x28
 80116e0:	af00      	add	r7, sp, #0
 80116e2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80116e4:	2300      	movs	r3, #0
 80116e6:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 80116e8:	f7fe fd6a 	bl	80101c0 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80116ec:	4b5c      	ldr	r3, [pc, #368]	@ (8011860 <pvPortMalloc+0x184>)
 80116ee:	681b      	ldr	r3, [r3, #0]
 80116f0:	2b00      	cmp	r3, #0
 80116f2:	d101      	bne.n	80116f8 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80116f4:	f000 f924 	bl	8011940 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80116f8:	4b5a      	ldr	r3, [pc, #360]	@ (8011864 <pvPortMalloc+0x188>)
 80116fa:	681a      	ldr	r2, [r3, #0]
 80116fc:	687b      	ldr	r3, [r7, #4]
 80116fe:	4013      	ands	r3, r2
 8011700:	2b00      	cmp	r3, #0
 8011702:	f040 8095 	bne.w	8011830 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8011706:	687b      	ldr	r3, [r7, #4]
 8011708:	2b00      	cmp	r3, #0
 801170a:	d01e      	beq.n	801174a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 801170c:	2208      	movs	r2, #8
 801170e:	687b      	ldr	r3, [r7, #4]
 8011710:	4413      	add	r3, r2
 8011712:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8011714:	687b      	ldr	r3, [r7, #4]
 8011716:	f003 0307 	and.w	r3, r3, #7
 801171a:	2b00      	cmp	r3, #0
 801171c:	d015      	beq.n	801174a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 801171e:	687b      	ldr	r3, [r7, #4]
 8011720:	f023 0307 	bic.w	r3, r3, #7
 8011724:	3308      	adds	r3, #8
 8011726:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8011728:	687b      	ldr	r3, [r7, #4]
 801172a:	f003 0307 	and.w	r3, r3, #7
 801172e:	2b00      	cmp	r3, #0
 8011730:	d00b      	beq.n	801174a <pvPortMalloc+0x6e>
	__asm volatile
 8011732:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011736:	f383 8811 	msr	BASEPRI, r3
 801173a:	f3bf 8f6f 	isb	sy
 801173e:	f3bf 8f4f 	dsb	sy
 8011742:	617b      	str	r3, [r7, #20]
}
 8011744:	bf00      	nop
 8011746:	bf00      	nop
 8011748:	e7fd      	b.n	8011746 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 801174a:	687b      	ldr	r3, [r7, #4]
 801174c:	2b00      	cmp	r3, #0
 801174e:	d06f      	beq.n	8011830 <pvPortMalloc+0x154>
 8011750:	4b45      	ldr	r3, [pc, #276]	@ (8011868 <pvPortMalloc+0x18c>)
 8011752:	681b      	ldr	r3, [r3, #0]
 8011754:	687a      	ldr	r2, [r7, #4]
 8011756:	429a      	cmp	r2, r3
 8011758:	d86a      	bhi.n	8011830 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 801175a:	4b44      	ldr	r3, [pc, #272]	@ (801186c <pvPortMalloc+0x190>)
 801175c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 801175e:	4b43      	ldr	r3, [pc, #268]	@ (801186c <pvPortMalloc+0x190>)
 8011760:	681b      	ldr	r3, [r3, #0]
 8011762:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8011764:	e004      	b.n	8011770 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8011766:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011768:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 801176a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801176c:	681b      	ldr	r3, [r3, #0]
 801176e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8011770:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011772:	685b      	ldr	r3, [r3, #4]
 8011774:	687a      	ldr	r2, [r7, #4]
 8011776:	429a      	cmp	r2, r3
 8011778:	d903      	bls.n	8011782 <pvPortMalloc+0xa6>
 801177a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801177c:	681b      	ldr	r3, [r3, #0]
 801177e:	2b00      	cmp	r3, #0
 8011780:	d1f1      	bne.n	8011766 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8011782:	4b37      	ldr	r3, [pc, #220]	@ (8011860 <pvPortMalloc+0x184>)
 8011784:	681b      	ldr	r3, [r3, #0]
 8011786:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8011788:	429a      	cmp	r2, r3
 801178a:	d051      	beq.n	8011830 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 801178c:	6a3b      	ldr	r3, [r7, #32]
 801178e:	681b      	ldr	r3, [r3, #0]
 8011790:	2208      	movs	r2, #8
 8011792:	4413      	add	r3, r2
 8011794:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8011796:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011798:	681a      	ldr	r2, [r3, #0]
 801179a:	6a3b      	ldr	r3, [r7, #32]
 801179c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 801179e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80117a0:	685a      	ldr	r2, [r3, #4]
 80117a2:	687b      	ldr	r3, [r7, #4]
 80117a4:	1ad2      	subs	r2, r2, r3
 80117a6:	2308      	movs	r3, #8
 80117a8:	005b      	lsls	r3, r3, #1
 80117aa:	429a      	cmp	r2, r3
 80117ac:	d920      	bls.n	80117f0 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80117ae:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80117b0:	687b      	ldr	r3, [r7, #4]
 80117b2:	4413      	add	r3, r2
 80117b4:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80117b6:	69bb      	ldr	r3, [r7, #24]
 80117b8:	f003 0307 	and.w	r3, r3, #7
 80117bc:	2b00      	cmp	r3, #0
 80117be:	d00b      	beq.n	80117d8 <pvPortMalloc+0xfc>
	__asm volatile
 80117c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80117c4:	f383 8811 	msr	BASEPRI, r3
 80117c8:	f3bf 8f6f 	isb	sy
 80117cc:	f3bf 8f4f 	dsb	sy
 80117d0:	613b      	str	r3, [r7, #16]
}
 80117d2:	bf00      	nop
 80117d4:	bf00      	nop
 80117d6:	e7fd      	b.n	80117d4 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80117d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80117da:	685a      	ldr	r2, [r3, #4]
 80117dc:	687b      	ldr	r3, [r7, #4]
 80117de:	1ad2      	subs	r2, r2, r3
 80117e0:	69bb      	ldr	r3, [r7, #24]
 80117e2:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80117e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80117e6:	687a      	ldr	r2, [r7, #4]
 80117e8:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80117ea:	69b8      	ldr	r0, [r7, #24]
 80117ec:	f000 f90a 	bl	8011a04 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80117f0:	4b1d      	ldr	r3, [pc, #116]	@ (8011868 <pvPortMalloc+0x18c>)
 80117f2:	681a      	ldr	r2, [r3, #0]
 80117f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80117f6:	685b      	ldr	r3, [r3, #4]
 80117f8:	1ad3      	subs	r3, r2, r3
 80117fa:	4a1b      	ldr	r2, [pc, #108]	@ (8011868 <pvPortMalloc+0x18c>)
 80117fc:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80117fe:	4b1a      	ldr	r3, [pc, #104]	@ (8011868 <pvPortMalloc+0x18c>)
 8011800:	681a      	ldr	r2, [r3, #0]
 8011802:	4b1b      	ldr	r3, [pc, #108]	@ (8011870 <pvPortMalloc+0x194>)
 8011804:	681b      	ldr	r3, [r3, #0]
 8011806:	429a      	cmp	r2, r3
 8011808:	d203      	bcs.n	8011812 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 801180a:	4b17      	ldr	r3, [pc, #92]	@ (8011868 <pvPortMalloc+0x18c>)
 801180c:	681b      	ldr	r3, [r3, #0]
 801180e:	4a18      	ldr	r2, [pc, #96]	@ (8011870 <pvPortMalloc+0x194>)
 8011810:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8011812:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011814:	685a      	ldr	r2, [r3, #4]
 8011816:	4b13      	ldr	r3, [pc, #76]	@ (8011864 <pvPortMalloc+0x188>)
 8011818:	681b      	ldr	r3, [r3, #0]
 801181a:	431a      	orrs	r2, r3
 801181c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801181e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8011820:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011822:	2200      	movs	r2, #0
 8011824:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8011826:	4b13      	ldr	r3, [pc, #76]	@ (8011874 <pvPortMalloc+0x198>)
 8011828:	681b      	ldr	r3, [r3, #0]
 801182a:	3301      	adds	r3, #1
 801182c:	4a11      	ldr	r2, [pc, #68]	@ (8011874 <pvPortMalloc+0x198>)
 801182e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8011830:	f7fe fcd4 	bl	80101dc <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8011834:	69fb      	ldr	r3, [r7, #28]
 8011836:	f003 0307 	and.w	r3, r3, #7
 801183a:	2b00      	cmp	r3, #0
 801183c:	d00b      	beq.n	8011856 <pvPortMalloc+0x17a>
	__asm volatile
 801183e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011842:	f383 8811 	msr	BASEPRI, r3
 8011846:	f3bf 8f6f 	isb	sy
 801184a:	f3bf 8f4f 	dsb	sy
 801184e:	60fb      	str	r3, [r7, #12]
}
 8011850:	bf00      	nop
 8011852:	bf00      	nop
 8011854:	e7fd      	b.n	8011852 <pvPortMalloc+0x176>
	return pvReturn;
 8011856:	69fb      	ldr	r3, [r7, #28]
}
 8011858:	4618      	mov	r0, r3
 801185a:	3728      	adds	r7, #40	@ 0x28
 801185c:	46bd      	mov	sp, r7
 801185e:	bd80      	pop	{r7, pc}
 8011860:	240058f8 	.word	0x240058f8
 8011864:	2400590c 	.word	0x2400590c
 8011868:	240058fc 	.word	0x240058fc
 801186c:	240058f0 	.word	0x240058f0
 8011870:	24005900 	.word	0x24005900
 8011874:	24005904 	.word	0x24005904

08011878 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8011878:	b580      	push	{r7, lr}
 801187a:	b086      	sub	sp, #24
 801187c:	af00      	add	r7, sp, #0
 801187e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8011880:	687b      	ldr	r3, [r7, #4]
 8011882:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8011884:	687b      	ldr	r3, [r7, #4]
 8011886:	2b00      	cmp	r3, #0
 8011888:	d04f      	beq.n	801192a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 801188a:	2308      	movs	r3, #8
 801188c:	425b      	negs	r3, r3
 801188e:	697a      	ldr	r2, [r7, #20]
 8011890:	4413      	add	r3, r2
 8011892:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8011894:	697b      	ldr	r3, [r7, #20]
 8011896:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8011898:	693b      	ldr	r3, [r7, #16]
 801189a:	685a      	ldr	r2, [r3, #4]
 801189c:	4b25      	ldr	r3, [pc, #148]	@ (8011934 <vPortFree+0xbc>)
 801189e:	681b      	ldr	r3, [r3, #0]
 80118a0:	4013      	ands	r3, r2
 80118a2:	2b00      	cmp	r3, #0
 80118a4:	d10b      	bne.n	80118be <vPortFree+0x46>
	__asm volatile
 80118a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80118aa:	f383 8811 	msr	BASEPRI, r3
 80118ae:	f3bf 8f6f 	isb	sy
 80118b2:	f3bf 8f4f 	dsb	sy
 80118b6:	60fb      	str	r3, [r7, #12]
}
 80118b8:	bf00      	nop
 80118ba:	bf00      	nop
 80118bc:	e7fd      	b.n	80118ba <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80118be:	693b      	ldr	r3, [r7, #16]
 80118c0:	681b      	ldr	r3, [r3, #0]
 80118c2:	2b00      	cmp	r3, #0
 80118c4:	d00b      	beq.n	80118de <vPortFree+0x66>
	__asm volatile
 80118c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80118ca:	f383 8811 	msr	BASEPRI, r3
 80118ce:	f3bf 8f6f 	isb	sy
 80118d2:	f3bf 8f4f 	dsb	sy
 80118d6:	60bb      	str	r3, [r7, #8]
}
 80118d8:	bf00      	nop
 80118da:	bf00      	nop
 80118dc:	e7fd      	b.n	80118da <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80118de:	693b      	ldr	r3, [r7, #16]
 80118e0:	685a      	ldr	r2, [r3, #4]
 80118e2:	4b14      	ldr	r3, [pc, #80]	@ (8011934 <vPortFree+0xbc>)
 80118e4:	681b      	ldr	r3, [r3, #0]
 80118e6:	4013      	ands	r3, r2
 80118e8:	2b00      	cmp	r3, #0
 80118ea:	d01e      	beq.n	801192a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80118ec:	693b      	ldr	r3, [r7, #16]
 80118ee:	681b      	ldr	r3, [r3, #0]
 80118f0:	2b00      	cmp	r3, #0
 80118f2:	d11a      	bne.n	801192a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80118f4:	693b      	ldr	r3, [r7, #16]
 80118f6:	685a      	ldr	r2, [r3, #4]
 80118f8:	4b0e      	ldr	r3, [pc, #56]	@ (8011934 <vPortFree+0xbc>)
 80118fa:	681b      	ldr	r3, [r3, #0]
 80118fc:	43db      	mvns	r3, r3
 80118fe:	401a      	ands	r2, r3
 8011900:	693b      	ldr	r3, [r7, #16]
 8011902:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8011904:	f7fe fc5c 	bl	80101c0 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8011908:	693b      	ldr	r3, [r7, #16]
 801190a:	685a      	ldr	r2, [r3, #4]
 801190c:	4b0a      	ldr	r3, [pc, #40]	@ (8011938 <vPortFree+0xc0>)
 801190e:	681b      	ldr	r3, [r3, #0]
 8011910:	4413      	add	r3, r2
 8011912:	4a09      	ldr	r2, [pc, #36]	@ (8011938 <vPortFree+0xc0>)
 8011914:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8011916:	6938      	ldr	r0, [r7, #16]
 8011918:	f000 f874 	bl	8011a04 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 801191c:	4b07      	ldr	r3, [pc, #28]	@ (801193c <vPortFree+0xc4>)
 801191e:	681b      	ldr	r3, [r3, #0]
 8011920:	3301      	adds	r3, #1
 8011922:	4a06      	ldr	r2, [pc, #24]	@ (801193c <vPortFree+0xc4>)
 8011924:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8011926:	f7fe fc59 	bl	80101dc <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 801192a:	bf00      	nop
 801192c:	3718      	adds	r7, #24
 801192e:	46bd      	mov	sp, r7
 8011930:	bd80      	pop	{r7, pc}
 8011932:	bf00      	nop
 8011934:	2400590c 	.word	0x2400590c
 8011938:	240058fc 	.word	0x240058fc
 801193c:	24005908 	.word	0x24005908

08011940 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8011940:	b480      	push	{r7}
 8011942:	b085      	sub	sp, #20
 8011944:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8011946:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 801194a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 801194c:	4b27      	ldr	r3, [pc, #156]	@ (80119ec <prvHeapInit+0xac>)
 801194e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8011950:	68fb      	ldr	r3, [r7, #12]
 8011952:	f003 0307 	and.w	r3, r3, #7
 8011956:	2b00      	cmp	r3, #0
 8011958:	d00c      	beq.n	8011974 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 801195a:	68fb      	ldr	r3, [r7, #12]
 801195c:	3307      	adds	r3, #7
 801195e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8011960:	68fb      	ldr	r3, [r7, #12]
 8011962:	f023 0307 	bic.w	r3, r3, #7
 8011966:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8011968:	68ba      	ldr	r2, [r7, #8]
 801196a:	68fb      	ldr	r3, [r7, #12]
 801196c:	1ad3      	subs	r3, r2, r3
 801196e:	4a1f      	ldr	r2, [pc, #124]	@ (80119ec <prvHeapInit+0xac>)
 8011970:	4413      	add	r3, r2
 8011972:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8011974:	68fb      	ldr	r3, [r7, #12]
 8011976:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8011978:	4a1d      	ldr	r2, [pc, #116]	@ (80119f0 <prvHeapInit+0xb0>)
 801197a:	687b      	ldr	r3, [r7, #4]
 801197c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 801197e:	4b1c      	ldr	r3, [pc, #112]	@ (80119f0 <prvHeapInit+0xb0>)
 8011980:	2200      	movs	r2, #0
 8011982:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8011984:	687b      	ldr	r3, [r7, #4]
 8011986:	68ba      	ldr	r2, [r7, #8]
 8011988:	4413      	add	r3, r2
 801198a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 801198c:	2208      	movs	r2, #8
 801198e:	68fb      	ldr	r3, [r7, #12]
 8011990:	1a9b      	subs	r3, r3, r2
 8011992:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8011994:	68fb      	ldr	r3, [r7, #12]
 8011996:	f023 0307 	bic.w	r3, r3, #7
 801199a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 801199c:	68fb      	ldr	r3, [r7, #12]
 801199e:	4a15      	ldr	r2, [pc, #84]	@ (80119f4 <prvHeapInit+0xb4>)
 80119a0:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80119a2:	4b14      	ldr	r3, [pc, #80]	@ (80119f4 <prvHeapInit+0xb4>)
 80119a4:	681b      	ldr	r3, [r3, #0]
 80119a6:	2200      	movs	r2, #0
 80119a8:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80119aa:	4b12      	ldr	r3, [pc, #72]	@ (80119f4 <prvHeapInit+0xb4>)
 80119ac:	681b      	ldr	r3, [r3, #0]
 80119ae:	2200      	movs	r2, #0
 80119b0:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80119b2:	687b      	ldr	r3, [r7, #4]
 80119b4:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80119b6:	683b      	ldr	r3, [r7, #0]
 80119b8:	68fa      	ldr	r2, [r7, #12]
 80119ba:	1ad2      	subs	r2, r2, r3
 80119bc:	683b      	ldr	r3, [r7, #0]
 80119be:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80119c0:	4b0c      	ldr	r3, [pc, #48]	@ (80119f4 <prvHeapInit+0xb4>)
 80119c2:	681a      	ldr	r2, [r3, #0]
 80119c4:	683b      	ldr	r3, [r7, #0]
 80119c6:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80119c8:	683b      	ldr	r3, [r7, #0]
 80119ca:	685b      	ldr	r3, [r3, #4]
 80119cc:	4a0a      	ldr	r2, [pc, #40]	@ (80119f8 <prvHeapInit+0xb8>)
 80119ce:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80119d0:	683b      	ldr	r3, [r7, #0]
 80119d2:	685b      	ldr	r3, [r3, #4]
 80119d4:	4a09      	ldr	r2, [pc, #36]	@ (80119fc <prvHeapInit+0xbc>)
 80119d6:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80119d8:	4b09      	ldr	r3, [pc, #36]	@ (8011a00 <prvHeapInit+0xc0>)
 80119da:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 80119de:	601a      	str	r2, [r3, #0]
}
 80119e0:	bf00      	nop
 80119e2:	3714      	adds	r7, #20
 80119e4:	46bd      	mov	sp, r7
 80119e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80119ea:	4770      	bx	lr
 80119ec:	24001cf0 	.word	0x24001cf0
 80119f0:	240058f0 	.word	0x240058f0
 80119f4:	240058f8 	.word	0x240058f8
 80119f8:	24005900 	.word	0x24005900
 80119fc:	240058fc 	.word	0x240058fc
 8011a00:	2400590c 	.word	0x2400590c

08011a04 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8011a04:	b480      	push	{r7}
 8011a06:	b085      	sub	sp, #20
 8011a08:	af00      	add	r7, sp, #0
 8011a0a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8011a0c:	4b28      	ldr	r3, [pc, #160]	@ (8011ab0 <prvInsertBlockIntoFreeList+0xac>)
 8011a0e:	60fb      	str	r3, [r7, #12]
 8011a10:	e002      	b.n	8011a18 <prvInsertBlockIntoFreeList+0x14>
 8011a12:	68fb      	ldr	r3, [r7, #12]
 8011a14:	681b      	ldr	r3, [r3, #0]
 8011a16:	60fb      	str	r3, [r7, #12]
 8011a18:	68fb      	ldr	r3, [r7, #12]
 8011a1a:	681b      	ldr	r3, [r3, #0]
 8011a1c:	687a      	ldr	r2, [r7, #4]
 8011a1e:	429a      	cmp	r2, r3
 8011a20:	d8f7      	bhi.n	8011a12 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8011a22:	68fb      	ldr	r3, [r7, #12]
 8011a24:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8011a26:	68fb      	ldr	r3, [r7, #12]
 8011a28:	685b      	ldr	r3, [r3, #4]
 8011a2a:	68ba      	ldr	r2, [r7, #8]
 8011a2c:	4413      	add	r3, r2
 8011a2e:	687a      	ldr	r2, [r7, #4]
 8011a30:	429a      	cmp	r2, r3
 8011a32:	d108      	bne.n	8011a46 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8011a34:	68fb      	ldr	r3, [r7, #12]
 8011a36:	685a      	ldr	r2, [r3, #4]
 8011a38:	687b      	ldr	r3, [r7, #4]
 8011a3a:	685b      	ldr	r3, [r3, #4]
 8011a3c:	441a      	add	r2, r3
 8011a3e:	68fb      	ldr	r3, [r7, #12]
 8011a40:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8011a42:	68fb      	ldr	r3, [r7, #12]
 8011a44:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8011a46:	687b      	ldr	r3, [r7, #4]
 8011a48:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8011a4a:	687b      	ldr	r3, [r7, #4]
 8011a4c:	685b      	ldr	r3, [r3, #4]
 8011a4e:	68ba      	ldr	r2, [r7, #8]
 8011a50:	441a      	add	r2, r3
 8011a52:	68fb      	ldr	r3, [r7, #12]
 8011a54:	681b      	ldr	r3, [r3, #0]
 8011a56:	429a      	cmp	r2, r3
 8011a58:	d118      	bne.n	8011a8c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8011a5a:	68fb      	ldr	r3, [r7, #12]
 8011a5c:	681a      	ldr	r2, [r3, #0]
 8011a5e:	4b15      	ldr	r3, [pc, #84]	@ (8011ab4 <prvInsertBlockIntoFreeList+0xb0>)
 8011a60:	681b      	ldr	r3, [r3, #0]
 8011a62:	429a      	cmp	r2, r3
 8011a64:	d00d      	beq.n	8011a82 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8011a66:	687b      	ldr	r3, [r7, #4]
 8011a68:	685a      	ldr	r2, [r3, #4]
 8011a6a:	68fb      	ldr	r3, [r7, #12]
 8011a6c:	681b      	ldr	r3, [r3, #0]
 8011a6e:	685b      	ldr	r3, [r3, #4]
 8011a70:	441a      	add	r2, r3
 8011a72:	687b      	ldr	r3, [r7, #4]
 8011a74:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8011a76:	68fb      	ldr	r3, [r7, #12]
 8011a78:	681b      	ldr	r3, [r3, #0]
 8011a7a:	681a      	ldr	r2, [r3, #0]
 8011a7c:	687b      	ldr	r3, [r7, #4]
 8011a7e:	601a      	str	r2, [r3, #0]
 8011a80:	e008      	b.n	8011a94 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8011a82:	4b0c      	ldr	r3, [pc, #48]	@ (8011ab4 <prvInsertBlockIntoFreeList+0xb0>)
 8011a84:	681a      	ldr	r2, [r3, #0]
 8011a86:	687b      	ldr	r3, [r7, #4]
 8011a88:	601a      	str	r2, [r3, #0]
 8011a8a:	e003      	b.n	8011a94 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8011a8c:	68fb      	ldr	r3, [r7, #12]
 8011a8e:	681a      	ldr	r2, [r3, #0]
 8011a90:	687b      	ldr	r3, [r7, #4]
 8011a92:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8011a94:	68fa      	ldr	r2, [r7, #12]
 8011a96:	687b      	ldr	r3, [r7, #4]
 8011a98:	429a      	cmp	r2, r3
 8011a9a:	d002      	beq.n	8011aa2 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8011a9c:	68fb      	ldr	r3, [r7, #12]
 8011a9e:	687a      	ldr	r2, [r7, #4]
 8011aa0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8011aa2:	bf00      	nop
 8011aa4:	3714      	adds	r7, #20
 8011aa6:	46bd      	mov	sp, r7
 8011aa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011aac:	4770      	bx	lr
 8011aae:	bf00      	nop
 8011ab0:	240058f0 	.word	0x240058f0
 8011ab4:	240058f8 	.word	0x240058f8

08011ab8 <BuzzerTask_HeartbeatBeep>:

/**
 * @brief Buzzer heartbeat beep function - plays a beep every 1 second
 * This function provides audible confirmation that the controller is alive
 */
void BuzzerTask_HeartbeatBeep(void) {
 8011ab8:	b580      	push	{r7, lr}
 8011aba:	af00      	add	r7, sp, #0
    // Simple heartbeat beep pattern
    Buzzer_PlayTone(NOTE_BEEP, 20);  // Short 50ms beep
 8011abc:	2114      	movs	r1, #20
 8011abe:	f44f 7083 	mov.w	r0, #262	@ 0x106
 8011ac2:	f7ef ff23 	bl	800190c <Buzzer_PlayTone>
    osDelay(100);                     // Wait for beep to finish
 8011ac6:	2064      	movs	r0, #100	@ 0x64
 8011ac8:	f7fd fb55 	bl	800f176 <osDelay>
}
 8011acc:	bf00      	nop
 8011ace:	bd80      	pop	{r7, pc}

08011ad0 <J60_Motor_Offline_Beep>:

void J60_Motor_Offline_Beep(void) {
 8011ad0:	b580      	push	{r7, lr}
 8011ad2:	af00      	add	r7, sp, #0
    // Check if any motor is offline and alert
	if (j60_motor[0].para.online == 0 || j60_motor[1].para.online == 0 || j60_motor[2].para.online == 0 ||
 8011ad4:	4b13      	ldr	r3, [pc, #76]	@ (8011b24 <J60_Motor_Offline_Beep+0x54>)
 8011ad6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8011ad8:	2b00      	cmp	r3, #0
 8011ada:	d018      	beq.n	8011b0e <J60_Motor_Offline_Beep+0x3e>
 8011adc:	4b11      	ldr	r3, [pc, #68]	@ (8011b24 <J60_Motor_Offline_Beep+0x54>)
 8011ade:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8011ae2:	2b00      	cmp	r3, #0
 8011ae4:	d013      	beq.n	8011b0e <J60_Motor_Offline_Beep+0x3e>
 8011ae6:	4b0f      	ldr	r3, [pc, #60]	@ (8011b24 <J60_Motor_Offline_Beep+0x54>)
 8011ae8:	f8d3 3174 	ldr.w	r3, [r3, #372]	@ 0x174
 8011aec:	2b00      	cmp	r3, #0
 8011aee:	d00e      	beq.n	8011b0e <J60_Motor_Offline_Beep+0x3e>
		j60_motor[3].para.online == 0 || j60_motor[4].para.online == 0 || j60_motor[5].para.online == 0){
 8011af0:	4b0c      	ldr	r3, [pc, #48]	@ (8011b24 <J60_Motor_Offline_Beep+0x54>)
 8011af2:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
	if (j60_motor[0].para.online == 0 || j60_motor[1].para.online == 0 || j60_motor[2].para.online == 0 ||
 8011af6:	2b00      	cmp	r3, #0
 8011af8:	d009      	beq.n	8011b0e <J60_Motor_Offline_Beep+0x3e>
		j60_motor[3].para.online == 0 || j60_motor[4].para.online == 0 || j60_motor[5].para.online == 0){
 8011afa:	4b0a      	ldr	r3, [pc, #40]	@ (8011b24 <J60_Motor_Offline_Beep+0x54>)
 8011afc:	f8d3 328c 	ldr.w	r3, [r3, #652]	@ 0x28c
 8011b00:	2b00      	cmp	r3, #0
 8011b02:	d004      	beq.n	8011b0e <J60_Motor_Offline_Beep+0x3e>
 8011b04:	4b07      	ldr	r3, [pc, #28]	@ (8011b24 <J60_Motor_Offline_Beep+0x54>)
 8011b06:	f8d3 3318 	ldr.w	r3, [r3, #792]	@ 0x318
 8011b0a:	2b00      	cmp	r3, #0
 8011b0c:	d104      	bne.n	8011b18 <J60_Motor_Offline_Beep+0x48>
		Buzzer_PlayTone(NOTE_ALERT, 30);  // Alert if any motor is offline
 8011b0e:	211e      	movs	r1, #30
 8011b10:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8011b14:	f7ef fefa 	bl	800190c <Buzzer_PlayTone>
	}
    osDelay(500);                     // Wait for beep to finish
 8011b18:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8011b1c:	f7fd fb2b 	bl	800f176 <osDelay>
}
 8011b20:	bf00      	nop
 8011b22:	bd80      	pop	{r7, pc}
 8011b24:	240059bc 	.word	0x240059bc

08011b28 <BuzzerTask_UART_Disconnected_Beep>:

/**
 * @brief UART communication disconnected beep function
 * Plays a distinctive alert pattern when UART communication is lost
 */
void BuzzerTask_UART_Disconnected_Beep(void) {
 8011b28:	b580      	push	{r7, lr}
 8011b2a:	b082      	sub	sp, #8
 8011b2c:	af00      	add	r7, sp, #0
    // Check if UART is connected
    if (!PC_MCU_UART_Is_Connected()) {
 8011b2e:	f001 fd79 	bl	8013624 <PC_MCU_UART_Is_Connected>
 8011b32:	4603      	mov	r3, r0
 8011b34:	2b00      	cmp	r3, #0
 8011b36:	d114      	bne.n	8011b62 <BuzzerTask_UART_Disconnected_Beep+0x3a>
        // Play distinctive disconnection alert pattern
        // Three quick high-pitched beeps
        for (int i = 0; i < 3; i++) {
 8011b38:	2300      	movs	r3, #0
 8011b3a:	607b      	str	r3, [r7, #4]
 8011b3c:	e00a      	b.n	8011b54 <BuzzerTask_UART_Disconnected_Beep+0x2c>
            Buzzer_PlayTone(NOTE_ALERT, 150);  // 150ms high alert tone
 8011b3e:	2196      	movs	r1, #150	@ 0x96
 8011b40:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8011b44:	f7ef fee2 	bl	800190c <Buzzer_PlayTone>
            osDelay(200);                      // 200ms gap between beeps
 8011b48:	20c8      	movs	r0, #200	@ 0xc8
 8011b4a:	f7fd fb14 	bl	800f176 <osDelay>
        for (int i = 0; i < 3; i++) {
 8011b4e:	687b      	ldr	r3, [r7, #4]
 8011b50:	3301      	adds	r3, #1
 8011b52:	607b      	str	r3, [r7, #4]
 8011b54:	687b      	ldr	r3, [r7, #4]
 8011b56:	2b02      	cmp	r3, #2
 8011b58:	ddf1      	ble.n	8011b3e <BuzzerTask_UART_Disconnected_Beep+0x16>
        }
        osDelay(300); // Extra pause after alert sequence
 8011b5a:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 8011b5e:	f7fd fb0a 	bl	800f176 <osDelay>
    }
}
 8011b62:	bf00      	nop
 8011b64:	3708      	adds	r7, #8
 8011b66:	46bd      	mov	sp, r7
 8011b68:	bd80      	pop	{r7, pc}
	...

08011b6c <BUZZER_TASK>:

/**
 * @brief Main buzzer task function (follows PC_MCU_UART_TASK pattern)
 * This function runs the buzzer task loop with 1Hz heartbeat
 */
void BUZZER_TASK(void) {
 8011b6c:	b580      	push	{r7, lr}
 8011b6e:	b086      	sub	sp, #24
 8011b70:	af00      	add	r7, sp, #0
    // Initialize the buzzer
    Buzzer_Init();
 8011b72:	f7ef feb9 	bl	80018e8 <Buzzer_Init>
    
    // Set a moderate volume
    Buzzer_SetVolume(30); // 30% volume to avoid being too loud
 8011b76:	201e      	movs	r0, #30
 8011b78:	f7ef ff10 	bl	800199c <Buzzer_SetVolume>
    
    // Startup sound - quick melody to indicate system start
    const uint32_t startup_freq[] = {NOTE_C4, NOTE_E4, NOTE_G4};
 8011b7c:	4a13      	ldr	r2, [pc, #76]	@ (8011bcc <BUZZER_TASK+0x60>)
 8011b7e:	f107 030c 	add.w	r3, r7, #12
 8011b82:	ca07      	ldmia	r2, {r0, r1, r2}
 8011b84:	e883 0007 	stmia.w	r3, {r0, r1, r2}
    const uint32_t startup_dur[] = {100, 100, 150};
 8011b88:	4a11      	ldr	r2, [pc, #68]	@ (8011bd0 <BUZZER_TASK+0x64>)
 8011b8a:	463b      	mov	r3, r7
 8011b8c:	ca07      	ldmia	r2, {r0, r1, r2}
 8011b8e:	e883 0007 	stmia.w	r3, {r0, r1, r2}
    Buzzer_PlayMelody(startup_freq, startup_dur, 3);
 8011b92:	4639      	mov	r1, r7
 8011b94:	f107 030c 	add.w	r3, r7, #12
 8011b98:	2203      	movs	r2, #3
 8011b9a:	4618      	mov	r0, r3
 8011b9c:	f7ef ff25 	bl	80019ea <Buzzer_PlayMelody>
    
    osDelay(500); // Wait before starting heartbeat
 8011ba0:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8011ba4:	f7fd fae7 	bl	800f176 <osDelay>
    
    // Infinite loop for heartbeat beep
    for (;;) {
        // Play heartbeat beep every 1 second
        BuzzerTask_HeartbeatBeep();
 8011ba8:	f7ff ff86 	bl	8011ab8 <BuzzerTask_HeartbeatBeep>
        J60_Motor_Offline_Beep();
 8011bac:	f7ff ff90 	bl	8011ad0 <J60_Motor_Offline_Beep>
        BuzzerTask_UART_Disconnected_Beep(); // Check UART connection
 8011bb0:	f7ff ffba 	bl	8011b28 <BuzzerTask_UART_Disconnected_Beep>
        
        // Increment heartbeat counter
        heartbeat_counter++;
 8011bb4:	4b07      	ldr	r3, [pc, #28]	@ (8011bd4 <BUZZER_TASK+0x68>)
 8011bb6:	681b      	ldr	r3, [r3, #0]
 8011bb8:	3301      	adds	r3, #1
 8011bba:	4a06      	ldr	r2, [pc, #24]	@ (8011bd4 <BUZZER_TASK+0x68>)
 8011bbc:	6013      	str	r3, [r2, #0]
        
        // Wait 1 second before next heartbeat
        osDelay(2000);
 8011bbe:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8011bc2:	f7fd fad8 	bl	800f176 <osDelay>
        BuzzerTask_HeartbeatBeep();
 8011bc6:	bf00      	nop
 8011bc8:	e7ee      	b.n	8011ba8 <BUZZER_TASK+0x3c>
 8011bca:	bf00      	nop
 8011bcc:	080142a4 	.word	0x080142a4
 8011bd0:	080142b0 	.word	0x080142b0
 8011bd4:	24005910 	.word	0x24005910

08011bd8 <DJI_NDJ_REMOTE_PROCESS>:
#define JOYSTICK_OFFSET 1024

dji_ndj6 dji_remote;

void DJI_NDJ_REMOTE_PROCESS(dji_ndj6 *remoter, uint8_t *buf)
{
 8011bd8:	b480      	push	{r7}
 8011bda:	b083      	sub	sp, #12
 8011bdc:	af00      	add	r7, sp, #0
 8011bde:	6078      	str	r0, [r7, #4]
 8011be0:	6039      	str	r1, [r7, #0]
	remoter->right_x = (buf[0] | buf[1] << 8) & 0x07FF;
 8011be2:	683b      	ldr	r3, [r7, #0]
 8011be4:	781b      	ldrb	r3, [r3, #0]
 8011be6:	b21a      	sxth	r2, r3
 8011be8:	683b      	ldr	r3, [r7, #0]
 8011bea:	3301      	adds	r3, #1
 8011bec:	781b      	ldrb	r3, [r3, #0]
 8011bee:	b21b      	sxth	r3, r3
 8011bf0:	021b      	lsls	r3, r3, #8
 8011bf2:	b21b      	sxth	r3, r3
 8011bf4:	4313      	orrs	r3, r2
 8011bf6:	b21b      	sxth	r3, r3
 8011bf8:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8011bfc:	b21a      	sxth	r2, r3
 8011bfe:	687b      	ldr	r3, [r7, #4]
 8011c00:	801a      	strh	r2, [r3, #0]
	remoter->right_x -= JOYSTICK_OFFSET;
 8011c02:	687b      	ldr	r3, [r7, #4]
 8011c04:	f9b3 3000 	ldrsh.w	r3, [r3]
 8011c08:	b29b      	uxth	r3, r3
 8011c0a:	f5a3 6380 	sub.w	r3, r3, #1024	@ 0x400
 8011c0e:	b29b      	uxth	r3, r3
 8011c10:	b21a      	sxth	r2, r3
 8011c12:	687b      	ldr	r3, [r7, #4]
 8011c14:	801a      	strh	r2, [r3, #0]
	remoter->right_y = (buf[1] >> 3 | buf[2] << 5) & 0x07FF;
 8011c16:	683b      	ldr	r3, [r7, #0]
 8011c18:	3301      	adds	r3, #1
 8011c1a:	781b      	ldrb	r3, [r3, #0]
 8011c1c:	08db      	lsrs	r3, r3, #3
 8011c1e:	b2db      	uxtb	r3, r3
 8011c20:	b21a      	sxth	r2, r3
 8011c22:	683b      	ldr	r3, [r7, #0]
 8011c24:	3302      	adds	r3, #2
 8011c26:	781b      	ldrb	r3, [r3, #0]
 8011c28:	b21b      	sxth	r3, r3
 8011c2a:	015b      	lsls	r3, r3, #5
 8011c2c:	b21b      	sxth	r3, r3
 8011c2e:	4313      	orrs	r3, r2
 8011c30:	b21b      	sxth	r3, r3
 8011c32:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8011c36:	b21a      	sxth	r2, r3
 8011c38:	687b      	ldr	r3, [r7, #4]
 8011c3a:	805a      	strh	r2, [r3, #2]
	remoter->right_y -= JOYSTICK_OFFSET;
 8011c3c:	687b      	ldr	r3, [r7, #4]
 8011c3e:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8011c42:	b29b      	uxth	r3, r3
 8011c44:	f5a3 6380 	sub.w	r3, r3, #1024	@ 0x400
 8011c48:	b29b      	uxth	r3, r3
 8011c4a:	b21a      	sxth	r2, r3
 8011c4c:	687b      	ldr	r3, [r7, #4]
 8011c4e:	805a      	strh	r2, [r3, #2]
	remoter->left_x = (buf[2] >> 6 | buf[3] << 2
 8011c50:	683b      	ldr	r3, [r7, #0]
 8011c52:	3302      	adds	r3, #2
 8011c54:	781b      	ldrb	r3, [r3, #0]
 8011c56:	099b      	lsrs	r3, r3, #6
 8011c58:	b2db      	uxtb	r3, r3
 8011c5a:	b21a      	sxth	r2, r3
 8011c5c:	683b      	ldr	r3, [r7, #0]
 8011c5e:	3303      	adds	r3, #3
 8011c60:	781b      	ldrb	r3, [r3, #0]
 8011c62:	b21b      	sxth	r3, r3
 8011c64:	009b      	lsls	r3, r3, #2
 8011c66:	b21b      	sxth	r3, r3
 8011c68:	4313      	orrs	r3, r2
 8011c6a:	b21a      	sxth	r2, r3
			| buf[4] << 10) & 0x07FF;
 8011c6c:	683b      	ldr	r3, [r7, #0]
 8011c6e:	3304      	adds	r3, #4
 8011c70:	781b      	ldrb	r3, [r3, #0]
 8011c72:	b21b      	sxth	r3, r3
 8011c74:	029b      	lsls	r3, r3, #10
 8011c76:	b21b      	sxth	r3, r3
 8011c78:	4313      	orrs	r3, r2
 8011c7a:	b21b      	sxth	r3, r3
 8011c7c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8011c80:	b21a      	sxth	r2, r3
	remoter->left_x = (buf[2] >> 6 | buf[3] << 2
 8011c82:	687b      	ldr	r3, [r7, #4]
 8011c84:	809a      	strh	r2, [r3, #4]
	remoter->left_x -= JOYSTICK_OFFSET;
 8011c86:	687b      	ldr	r3, [r7, #4]
 8011c88:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8011c8c:	b29b      	uxth	r3, r3
 8011c8e:	f5a3 6380 	sub.w	r3, r3, #1024	@ 0x400
 8011c92:	b29b      	uxth	r3, r3
 8011c94:	b21a      	sxth	r2, r3
 8011c96:	687b      	ldr	r3, [r7, #4]
 8011c98:	809a      	strh	r2, [r3, #4]
	remoter->left_y = (buf[4] >> 1 | buf[5] << 7) & 0x07FF;
 8011c9a:	683b      	ldr	r3, [r7, #0]
 8011c9c:	3304      	adds	r3, #4
 8011c9e:	781b      	ldrb	r3, [r3, #0]
 8011ca0:	085b      	lsrs	r3, r3, #1
 8011ca2:	b2db      	uxtb	r3, r3
 8011ca4:	b21a      	sxth	r2, r3
 8011ca6:	683b      	ldr	r3, [r7, #0]
 8011ca8:	3305      	adds	r3, #5
 8011caa:	781b      	ldrb	r3, [r3, #0]
 8011cac:	b21b      	sxth	r3, r3
 8011cae:	01db      	lsls	r3, r3, #7
 8011cb0:	b21b      	sxth	r3, r3
 8011cb2:	4313      	orrs	r3, r2
 8011cb4:	b21b      	sxth	r3, r3
 8011cb6:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8011cba:	b21a      	sxth	r2, r3
 8011cbc:	687b      	ldr	r3, [r7, #4]
 8011cbe:	80da      	strh	r2, [r3, #6]
	remoter->left_y -= JOYSTICK_OFFSET;
 8011cc0:	687b      	ldr	r3, [r7, #4]
 8011cc2:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 8011cc6:	b29b      	uxth	r3, r3
 8011cc8:	f5a3 6380 	sub.w	r3, r3, #1024	@ 0x400
 8011ccc:	b29b      	uxth	r3, r3
 8011cce:	b21a      	sxth	r2, r3
 8011cd0:	687b      	ldr	r3, [r7, #4]
 8011cd2:	80da      	strh	r2, [r3, #6]
	//Left switch position
	remoter->left_switch = ((buf[5] >> 4) & 0x000C) >> 2;
 8011cd4:	683b      	ldr	r3, [r7, #0]
 8011cd6:	3305      	adds	r3, #5
 8011cd8:	781b      	ldrb	r3, [r3, #0]
 8011cda:	091b      	lsrs	r3, r3, #4
 8011cdc:	b2db      	uxtb	r3, r3
 8011cde:	109b      	asrs	r3, r3, #2
 8011ce0:	b25b      	sxtb	r3, r3
 8011ce2:	f003 0303 	and.w	r3, r3, #3
 8011ce6:	b25a      	sxtb	r2, r3
 8011ce8:	687b      	ldr	r3, [r7, #4]
 8011cea:	721a      	strb	r2, [r3, #8]
	remoter->right_switch = (buf[5] >> 4) & 0x0003;
 8011cec:	683b      	ldr	r3, [r7, #0]
 8011cee:	3305      	adds	r3, #5
 8011cf0:	781b      	ldrb	r3, [r3, #0]
 8011cf2:	091b      	lsrs	r3, r3, #4
 8011cf4:	b2db      	uxtb	r3, r3
 8011cf6:	b25b      	sxtb	r3, r3
 8011cf8:	f003 0303 	and.w	r3, r3, #3
 8011cfc:	b25a      	sxtb	r2, r3
 8011cfe:	687b      	ldr	r3, [r7, #4]
 8011d00:	725a      	strb	r2, [r3, #9]
	remoter->mouse_x = ((int16_t) buf[6] | ((int16_t) buf[7] << 8));
 8011d02:	683b      	ldr	r3, [r7, #0]
 8011d04:	3306      	adds	r3, #6
 8011d06:	781b      	ldrb	r3, [r3, #0]
 8011d08:	b21a      	sxth	r2, r3
 8011d0a:	683b      	ldr	r3, [r7, #0]
 8011d0c:	3307      	adds	r3, #7
 8011d0e:	781b      	ldrb	r3, [r3, #0]
 8011d10:	b21b      	sxth	r3, r3
 8011d12:	021b      	lsls	r3, r3, #8
 8011d14:	b21b      	sxth	r3, r3
 8011d16:	4313      	orrs	r3, r2
 8011d18:	b21a      	sxth	r2, r3
 8011d1a:	687b      	ldr	r3, [r7, #4]
 8011d1c:	815a      	strh	r2, [r3, #10]
	remoter->mouse_y = ((int16_t) buf[8] | ((int16_t) buf[9] << 8));
 8011d1e:	683b      	ldr	r3, [r7, #0]
 8011d20:	3308      	adds	r3, #8
 8011d22:	781b      	ldrb	r3, [r3, #0]
 8011d24:	b21a      	sxth	r2, r3
 8011d26:	683b      	ldr	r3, [r7, #0]
 8011d28:	3309      	adds	r3, #9
 8011d2a:	781b      	ldrb	r3, [r3, #0]
 8011d2c:	b21b      	sxth	r3, r3
 8011d2e:	021b      	lsls	r3, r3, #8
 8011d30:	b21b      	sxth	r3, r3
 8011d32:	4313      	orrs	r3, r2
 8011d34:	b21a      	sxth	r2, r3
 8011d36:	687b      	ldr	r3, [r7, #4]
 8011d38:	819a      	strh	r2, [r3, #12]
	remoter->mouse_z = ((int16_t) buf[10] | ((int16_t) buf[11] << 8));
 8011d3a:	683b      	ldr	r3, [r7, #0]
 8011d3c:	330a      	adds	r3, #10
 8011d3e:	781b      	ldrb	r3, [r3, #0]
 8011d40:	b21a      	sxth	r2, r3
 8011d42:	683b      	ldr	r3, [r7, #0]
 8011d44:	330b      	adds	r3, #11
 8011d46:	781b      	ldrb	r3, [r3, #0]
 8011d48:	b21b      	sxth	r3, r3
 8011d4a:	021b      	lsls	r3, r3, #8
 8011d4c:	b21b      	sxth	r3, r3
 8011d4e:	4313      	orrs	r3, r2
 8011d50:	b21a      	sxth	r2, r3
 8011d52:	687b      	ldr	r3, [r7, #4]
 8011d54:	81da      	strh	r2, [r3, #14]
	remoter->mouse_hori += remoter->mouse_x;
 8011d56:	687b      	ldr	r3, [r7, #4]
 8011d58:	691b      	ldr	r3, [r3, #16]
 8011d5a:	687a      	ldr	r2, [r7, #4]
 8011d5c:	f9b2 200a 	ldrsh.w	r2, [r2, #10]
 8011d60:	441a      	add	r2, r3
 8011d62:	687b      	ldr	r3, [r7, #4]
 8011d64:	611a      	str	r2, [r3, #16]
	remoter->mouse_vert += remoter->mouse_y;
 8011d66:	687b      	ldr	r3, [r7, #4]
 8011d68:	695b      	ldr	r3, [r3, #20]
 8011d6a:	687a      	ldr	r2, [r7, #4]
 8011d6c:	f9b2 200c 	ldrsh.w	r2, [r2, #12]
 8011d70:	441a      	add	r2, r3
 8011d72:	687b      	ldr	r3, [r7, #4]
 8011d74:	615a      	str	r2, [r3, #20]
	remoter->mouse_left = (buf[12]);
 8011d76:	683b      	ldr	r3, [r7, #0]
 8011d78:	330c      	adds	r3, #12
 8011d7a:	781b      	ldrb	r3, [r3, #0]
 8011d7c:	b25a      	sxtb	r2, r3
 8011d7e:	687b      	ldr	r3, [r7, #4]
 8011d80:	761a      	strb	r2, [r3, #24]
	remoter->mouse_right = (buf[13]);
 8011d82:	683b      	ldr	r3, [r7, #0]
 8011d84:	330d      	adds	r3, #13
 8011d86:	781b      	ldrb	r3, [r3, #0]
 8011d88:	b25a      	sxtb	r2, r3
 8011d8a:	687b      	ldr	r3, [r7, #4]
 8011d8c:	765a      	strb	r2, [r3, #25]
	remoter->keyboard_keys = (buf[14]);
 8011d8e:	683b      	ldr	r3, [r7, #0]
 8011d90:	330e      	adds	r3, #14
 8011d92:	781b      	ldrb	r3, [r3, #0]
 8011d94:	461a      	mov	r2, r3
 8011d96:	687b      	ldr	r3, [r7, #4]
 8011d98:	845a      	strh	r2, [r3, #34]	@ 0x22
	remoter->side_dial = ((int16_t) buf[16]) | ((int16_t) buf[17] << 8);
 8011d9a:	683b      	ldr	r3, [r7, #0]
 8011d9c:	3310      	adds	r3, #16
 8011d9e:	781b      	ldrb	r3, [r3, #0]
 8011da0:	b21a      	sxth	r2, r3
 8011da2:	683b      	ldr	r3, [r7, #0]
 8011da4:	3311      	adds	r3, #17
 8011da6:	781b      	ldrb	r3, [r3, #0]
 8011da8:	b21b      	sxth	r3, r3
 8011daa:	021b      	lsls	r3, r3, #8
 8011dac:	b21b      	sxth	r3, r3
 8011dae:	4313      	orrs	r3, r2
 8011db0:	b21a      	sxth	r2, r3
 8011db2:	687b      	ldr	r3, [r7, #4]
 8011db4:	849a      	strh	r2, [r3, #36]	@ 0x24
	remoter->side_dial -= JOYSTICK_OFFSET;
 8011db6:	687b      	ldr	r3, [r7, #4]
 8011db8:	f9b3 3024 	ldrsh.w	r3, [r3, #36]	@ 0x24
 8011dbc:	b29b      	uxth	r3, r3
 8011dbe:	f5a3 6380 	sub.w	r3, r3, #1024	@ 0x400
 8011dc2:	b29b      	uxth	r3, r3
 8011dc4:	b21a      	sxth	r2, r3
 8011dc6:	687b      	ldr	r3, [r7, #4]
 8011dc8:	849a      	strh	r2, [r3, #36]	@ 0x24
	remoter->last_time = 0;
 8011dca:	687b      	ldr	r3, [r7, #4]
 8011dcc:	2200      	movs	r2, #0
 8011dce:	629a      	str	r2, [r3, #40]	@ 0x28

	// Map individual keyboard keys
	remoter->W = !!(remoter->keyboard_keys & KEY_OFFSET_W);
 8011dd0:	687b      	ldr	r3, [r7, #4]
 8011dd2:	8c5b      	ldrh	r3, [r3, #34]	@ 0x22
 8011dd4:	f003 0301 	and.w	r3, r3, #1
 8011dd8:	2b00      	cmp	r3, #0
 8011dda:	bf14      	ite	ne
 8011ddc:	2301      	movne	r3, #1
 8011dde:	2300      	moveq	r3, #0
 8011de0:	b2db      	uxtb	r3, r3
 8011de2:	461a      	mov	r2, r3
 8011de4:	687b      	ldr	r3, [r7, #4]
 8011de6:	769a      	strb	r2, [r3, #26]
	remoter->S = !!(remoter->keyboard_keys & KEY_OFFSET_S);
 8011de8:	687b      	ldr	r3, [r7, #4]
 8011dea:	8c5b      	ldrh	r3, [r3, #34]	@ 0x22
 8011dec:	f003 0302 	and.w	r3, r3, #2
 8011df0:	2b00      	cmp	r3, #0
 8011df2:	bf14      	ite	ne
 8011df4:	2301      	movne	r3, #1
 8011df6:	2300      	moveq	r3, #0
 8011df8:	b2db      	uxtb	r3, r3
 8011dfa:	461a      	mov	r2, r3
 8011dfc:	687b      	ldr	r3, [r7, #4]
 8011dfe:	76da      	strb	r2, [r3, #27]
	remoter->A = !!(remoter->keyboard_keys & KEY_OFFSET_A);
 8011e00:	687b      	ldr	r3, [r7, #4]
 8011e02:	8c5b      	ldrh	r3, [r3, #34]	@ 0x22
 8011e04:	f003 0304 	and.w	r3, r3, #4
 8011e08:	2b00      	cmp	r3, #0
 8011e0a:	bf14      	ite	ne
 8011e0c:	2301      	movne	r3, #1
 8011e0e:	2300      	moveq	r3, #0
 8011e10:	b2db      	uxtb	r3, r3
 8011e12:	461a      	mov	r2, r3
 8011e14:	687b      	ldr	r3, [r7, #4]
 8011e16:	771a      	strb	r2, [r3, #28]
	remoter->D = !!(remoter->keyboard_keys & KEY_OFFSET_D);
 8011e18:	687b      	ldr	r3, [r7, #4]
 8011e1a:	8c5b      	ldrh	r3, [r3, #34]	@ 0x22
 8011e1c:	f003 0308 	and.w	r3, r3, #8
 8011e20:	2b00      	cmp	r3, #0
 8011e22:	bf14      	ite	ne
 8011e24:	2301      	movne	r3, #1
 8011e26:	2300      	moveq	r3, #0
 8011e28:	b2db      	uxtb	r3, r3
 8011e2a:	461a      	mov	r2, r3
 8011e2c:	687b      	ldr	r3, [r7, #4]
 8011e2e:	775a      	strb	r2, [r3, #29]
	remoter->Q = !!(remoter->keyboard_keys & KEY_OFFSET_Q);
 8011e30:	687b      	ldr	r3, [r7, #4]
 8011e32:	8c5b      	ldrh	r3, [r3, #34]	@ 0x22
 8011e34:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8011e38:	2b00      	cmp	r3, #0
 8011e3a:	bf14      	ite	ne
 8011e3c:	2301      	movne	r3, #1
 8011e3e:	2300      	moveq	r3, #0
 8011e40:	b2db      	uxtb	r3, r3
 8011e42:	461a      	mov	r2, r3
 8011e44:	687b      	ldr	r3, [r7, #4]
 8011e46:	779a      	strb	r2, [r3, #30]
	remoter->E = !!(remoter->keyboard_keys & KEY_OFFSET_E);
 8011e48:	687b      	ldr	r3, [r7, #4]
 8011e4a:	8c5b      	ldrh	r3, [r3, #34]	@ 0x22
 8011e4c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8011e50:	2b00      	cmp	r3, #0
 8011e52:	bf14      	ite	ne
 8011e54:	2301      	movne	r3, #1
 8011e56:	2300      	moveq	r3, #0
 8011e58:	b2db      	uxtb	r3, r3
 8011e5a:	461a      	mov	r2, r3
 8011e5c:	687b      	ldr	r3, [r7, #4]
 8011e5e:	77da      	strb	r2, [r3, #31]
	remoter->Shift = !!(remoter->keyboard_keys & KEY_OFFSET_SHIFT);
 8011e60:	687b      	ldr	r3, [r7, #4]
 8011e62:	8c5b      	ldrh	r3, [r3, #34]	@ 0x22
 8011e64:	f003 0310 	and.w	r3, r3, #16
 8011e68:	2b00      	cmp	r3, #0
 8011e6a:	bf14      	ite	ne
 8011e6c:	2301      	movne	r3, #1
 8011e6e:	2300      	moveq	r3, #0
 8011e70:	b2db      	uxtb	r3, r3
 8011e72:	461a      	mov	r2, r3
 8011e74:	687b      	ldr	r3, [r7, #4]
 8011e76:	f883 2020 	strb.w	r2, [r3, #32]
	remoter->Ctrl = !!(remoter->keyboard_keys & KEY_OFFSET_CTRL);
 8011e7a:	687b      	ldr	r3, [r7, #4]
 8011e7c:	8c5b      	ldrh	r3, [r3, #34]	@ 0x22
 8011e7e:	f003 0320 	and.w	r3, r3, #32
 8011e82:	2b00      	cmp	r3, #0
 8011e84:	bf14      	ite	ne
 8011e86:	2301      	movne	r3, #1
 8011e88:	2300      	moveq	r3, #0
 8011e8a:	b2db      	uxtb	r3, r3
 8011e8c:	461a      	mov	r2, r3
 8011e8e:	687b      	ldr	r3, [r7, #4]
 8011e90:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
//	if (remoter->keyboard_keys & KEY_OFFSET_T){
//			remoter->T = 1;
//		}else{
//			remoter->T = 0;
//		}
}
 8011e94:	bf00      	nop
 8011e96:	370c      	adds	r7, #12
 8011e98:	46bd      	mov	sp, r7
 8011e9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011e9e:	4770      	bx	lr

08011ea0 <DJI_NDJ_REMOTE_CHECK_ONLINE>:

void DJI_NDJ_REMOTE_CHECK_ONLINE(){
 8011ea0:	b580      	push	{r7, lr}
 8011ea2:	af00      	add	r7, sp, #0
	dji_remote.last_time += 1;
 8011ea4:	4b0b      	ldr	r3, [pc, #44]	@ (8011ed4 <DJI_NDJ_REMOTE_CHECK_ONLINE+0x34>)
 8011ea6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011ea8:	3301      	adds	r3, #1
 8011eaa:	4a0a      	ldr	r2, [pc, #40]	@ (8011ed4 <DJI_NDJ_REMOTE_CHECK_ONLINE+0x34>)
 8011eac:	6293      	str	r3, [r2, #40]	@ 0x28

	if (dji_remote.last_time < 3){
 8011eae:	4b09      	ldr	r3, [pc, #36]	@ (8011ed4 <DJI_NDJ_REMOTE_CHECK_ONLINE+0x34>)
 8011eb0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011eb2:	2b02      	cmp	r3, #2
 8011eb4:	d804      	bhi.n	8011ec0 <DJI_NDJ_REMOTE_CHECK_ONLINE+0x20>
		dji_remote.online = 1;
 8011eb6:	4b07      	ldr	r3, [pc, #28]	@ (8011ed4 <DJI_NDJ_REMOTE_CHECK_ONLINE+0x34>)
 8011eb8:	2201      	movs	r2, #1
 8011eba:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
	}else{
		dji_remote.online = 0;
		DJI_NDJ_REMOTE_RESET(&dji_remote);
	}
}
 8011ebe:	e006      	b.n	8011ece <DJI_NDJ_REMOTE_CHECK_ONLINE+0x2e>
		dji_remote.online = 0;
 8011ec0:	4b04      	ldr	r3, [pc, #16]	@ (8011ed4 <DJI_NDJ_REMOTE_CHECK_ONLINE+0x34>)
 8011ec2:	2200      	movs	r2, #0
 8011ec4:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
		DJI_NDJ_REMOTE_RESET(&dji_remote);
 8011ec8:	4802      	ldr	r0, [pc, #8]	@ (8011ed4 <DJI_NDJ_REMOTE_CHECK_ONLINE+0x34>)
 8011eca:	f000 f805 	bl	8011ed8 <DJI_NDJ_REMOTE_RESET>
}
 8011ece:	bf00      	nop
 8011ed0:	bd80      	pop	{r7, pc}
 8011ed2:	bf00      	nop
 8011ed4:	24005914 	.word	0x24005914

08011ed8 <DJI_NDJ_REMOTE_RESET>:

void DJI_NDJ_REMOTE_RESET(dji_ndj6 *remoter){
 8011ed8:	b480      	push	{r7}
 8011eda:	b083      	sub	sp, #12
 8011edc:	af00      	add	r7, sp, #0
 8011ede:	6078      	str	r0, [r7, #4]
	remoter->right_x = 0;
 8011ee0:	687b      	ldr	r3, [r7, #4]
 8011ee2:	2200      	movs	r2, #0
 8011ee4:	801a      	strh	r2, [r3, #0]
	remoter->right_y = 0;
 8011ee6:	687b      	ldr	r3, [r7, #4]
 8011ee8:	2200      	movs	r2, #0
 8011eea:	805a      	strh	r2, [r3, #2]
	remoter->left_x = 0;
 8011eec:	687b      	ldr	r3, [r7, #4]
 8011eee:	2200      	movs	r2, #0
 8011ef0:	809a      	strh	r2, [r3, #4]
	remoter->left_y = 0;
 8011ef2:	687b      	ldr	r3, [r7, #4]
 8011ef4:	2200      	movs	r2, #0
 8011ef6:	80da      	strh	r2, [r3, #6]
	remoter->left_switch = 0;
 8011ef8:	687b      	ldr	r3, [r7, #4]
 8011efa:	2200      	movs	r2, #0
 8011efc:	721a      	strb	r2, [r3, #8]
	remoter->right_switch = 0;
 8011efe:	687b      	ldr	r3, [r7, #4]
 8011f00:	2200      	movs	r2, #0
 8011f02:	725a      	strb	r2, [r3, #9]
	remoter->mouse_x = 0;
 8011f04:	687b      	ldr	r3, [r7, #4]
 8011f06:	2200      	movs	r2, #0
 8011f08:	815a      	strh	r2, [r3, #10]
	remoter->mouse_y = 0;
 8011f0a:	687b      	ldr	r3, [r7, #4]
 8011f0c:	2200      	movs	r2, #0
 8011f0e:	819a      	strh	r2, [r3, #12]
	remoter->mouse_z = 0;
 8011f10:	687b      	ldr	r3, [r7, #4]
 8011f12:	2200      	movs	r2, #0
 8011f14:	81da      	strh	r2, [r3, #14]
	remoter->mouse_hori = 0;
 8011f16:	687b      	ldr	r3, [r7, #4]
 8011f18:	2200      	movs	r2, #0
 8011f1a:	611a      	str	r2, [r3, #16]
	remoter->mouse_vert = 0;
 8011f1c:	687b      	ldr	r3, [r7, #4]
 8011f1e:	2200      	movs	r2, #0
 8011f20:	615a      	str	r2, [r3, #20]
	remoter->mouse_left = 0;
 8011f22:	687b      	ldr	r3, [r7, #4]
 8011f24:	2200      	movs	r2, #0
 8011f26:	761a      	strb	r2, [r3, #24]
	remoter->mouse_right = 0;
 8011f28:	687b      	ldr	r3, [r7, #4]
 8011f2a:	2200      	movs	r2, #0
 8011f2c:	765a      	strb	r2, [r3, #25]
	remoter->keyboard_keys = 0;
 8011f2e:	687b      	ldr	r3, [r7, #4]
 8011f30:	2200      	movs	r2, #0
 8011f32:	845a      	strh	r2, [r3, #34]	@ 0x22
	remoter->side_dial = 0;
 8011f34:	687b      	ldr	r3, [r7, #4]
 8011f36:	2200      	movs	r2, #0
 8011f38:	849a      	strh	r2, [r3, #36]	@ 0x24
	remoter->W = 0;
 8011f3a:	687b      	ldr	r3, [r7, #4]
 8011f3c:	2200      	movs	r2, #0
 8011f3e:	769a      	strb	r2, [r3, #26]
	remoter->S = 0;
 8011f40:	687b      	ldr	r3, [r7, #4]
 8011f42:	2200      	movs	r2, #0
 8011f44:	76da      	strb	r2, [r3, #27]
	remoter->A = 0;
 8011f46:	687b      	ldr	r3, [r7, #4]
 8011f48:	2200      	movs	r2, #0
 8011f4a:	771a      	strb	r2, [r3, #28]
	remoter->D = 0;
 8011f4c:	687b      	ldr	r3, [r7, #4]
 8011f4e:	2200      	movs	r2, #0
 8011f50:	775a      	strb	r2, [r3, #29]
	remoter->Q = 0;
 8011f52:	687b      	ldr	r3, [r7, #4]
 8011f54:	2200      	movs	r2, #0
 8011f56:	779a      	strb	r2, [r3, #30]
	remoter->E = 0;
 8011f58:	687b      	ldr	r3, [r7, #4]
 8011f5a:	2200      	movs	r2, #0
 8011f5c:	77da      	strb	r2, [r3, #31]
	remoter->Shift = 0;
 8011f5e:	687b      	ldr	r3, [r7, #4]
 8011f60:	2200      	movs	r2, #0
 8011f62:	f883 2020 	strb.w	r2, [r3, #32]
	remoter->Ctrl = 0;
 8011f66:	687b      	ldr	r3, [r7, #4]
 8011f68:	2200      	movs	r2, #0
 8011f6a:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
}
 8011f6e:	bf00      	nop
 8011f70:	370c      	adds	r7, #12
 8011f72:	46bd      	mov	sp, r7
 8011f74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011f78:	4770      	bx	lr

08011f7a <AHRS_init>:
static float accel_world[3] = {0.0f};  // Acceleration in world frame
static float accel_world_filtered[3] = {0.0f};  // Low-pass filtered acceleration
static const float filter_alpha = 0.1f;  // Low-pass filter coefficient

void AHRS_init(float quat[4])
{
 8011f7a:	b480      	push	{r7}
 8011f7c:	b083      	sub	sp, #12
 8011f7e:	af00      	add	r7, sp, #0
 8011f80:	6078      	str	r0, [r7, #4]
    quat[0] = 1.0f;
 8011f82:	687b      	ldr	r3, [r7, #4]
 8011f84:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8011f88:	601a      	str	r2, [r3, #0]
    quat[1] = 0.0f;
 8011f8a:	687b      	ldr	r3, [r7, #4]
 8011f8c:	3304      	adds	r3, #4
 8011f8e:	f04f 0200 	mov.w	r2, #0
 8011f92:	601a      	str	r2, [r3, #0]
    quat[2] = 0.0f;
 8011f94:	687b      	ldr	r3, [r7, #4]
 8011f96:	3308      	adds	r3, #8
 8011f98:	f04f 0200 	mov.w	r2, #0
 8011f9c:	601a      	str	r2, [r3, #0]
    quat[3] = 0.0f;
 8011f9e:	687b      	ldr	r3, [r7, #4]
 8011fa0:	330c      	adds	r3, #12
 8011fa2:	f04f 0200 	mov.w	r2, #0
 8011fa6:	601a      	str	r2, [r3, #0]
}
 8011fa8:	bf00      	nop
 8011faa:	370c      	adds	r7, #12
 8011fac:	46bd      	mov	sp, r7
 8011fae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011fb2:	4770      	bx	lr

08011fb4 <AHRS_update>:

void AHRS_update(float quat[4], float gyro[3], float accel[3])
{
 8011fb4:	b580      	push	{r7, lr}
 8011fb6:	b084      	sub	sp, #16
 8011fb8:	af00      	add	r7, sp, #0
 8011fba:	60f8      	str	r0, [r7, #12]
 8011fbc:	60b9      	str	r1, [r7, #8]
 8011fbe:	607a      	str	r2, [r7, #4]
    MahonyAHRSupdateIMU(quat, gyro[0], gyro[1], gyro[2], accel[0], accel[1], accel[2]);
 8011fc0:	68bb      	ldr	r3, [r7, #8]
 8011fc2:	edd3 7a00 	vldr	s15, [r3]
 8011fc6:	68bb      	ldr	r3, [r7, #8]
 8011fc8:	3304      	adds	r3, #4
 8011fca:	ed93 7a00 	vldr	s14, [r3]
 8011fce:	68bb      	ldr	r3, [r7, #8]
 8011fd0:	3308      	adds	r3, #8
 8011fd2:	edd3 6a00 	vldr	s13, [r3]
 8011fd6:	687b      	ldr	r3, [r7, #4]
 8011fd8:	ed93 6a00 	vldr	s12, [r3]
 8011fdc:	687b      	ldr	r3, [r7, #4]
 8011fde:	3304      	adds	r3, #4
 8011fe0:	edd3 5a00 	vldr	s11, [r3]
 8011fe4:	687b      	ldr	r3, [r7, #4]
 8011fe6:	3308      	adds	r3, #8
 8011fe8:	ed93 5a00 	vldr	s10, [r3]
 8011fec:	eef0 2a45 	vmov.f32	s5, s10
 8011ff0:	eeb0 2a65 	vmov.f32	s4, s11
 8011ff4:	eef0 1a46 	vmov.f32	s3, s12
 8011ff8:	eeb0 1a66 	vmov.f32	s2, s13
 8011ffc:	eef0 0a47 	vmov.f32	s1, s14
 8012000:	eeb0 0a67 	vmov.f32	s0, s15
 8012004:	68f8      	ldr	r0, [r7, #12]
 8012006:	f7ee fcd5 	bl	80009b4 <MahonyAHRSupdateIMU>
}
 801200a:	bf00      	nop
 801200c:	3710      	adds	r7, #16
 801200e:	46bd      	mov	sp, r7
 8012010:	bd80      	pop	{r7, pc}

08012012 <GetAngle>:

void GetAngle(float q[4], float *yaw, float *pitch, float *roll)
{
 8012012:	b580      	push	{r7, lr}
 8012014:	b084      	sub	sp, #16
 8012016:	af00      	add	r7, sp, #0
 8012018:	60f8      	str	r0, [r7, #12]
 801201a:	60b9      	str	r1, [r7, #8]
 801201c:	607a      	str	r2, [r7, #4]
 801201e:	603b      	str	r3, [r7, #0]
    *yaw = atan2f(2.0f*(q[0]*q[3]+q[1]*q[2]), 2.0f*(q[0]*q[0]+q[1]*q[1])-1.0f);
 8012020:	68fb      	ldr	r3, [r7, #12]
 8012022:	ed93 7a00 	vldr	s14, [r3]
 8012026:	68fb      	ldr	r3, [r7, #12]
 8012028:	330c      	adds	r3, #12
 801202a:	edd3 7a00 	vldr	s15, [r3]
 801202e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8012032:	68fb      	ldr	r3, [r7, #12]
 8012034:	3304      	adds	r3, #4
 8012036:	edd3 6a00 	vldr	s13, [r3]
 801203a:	68fb      	ldr	r3, [r7, #12]
 801203c:	3308      	adds	r3, #8
 801203e:	edd3 7a00 	vldr	s15, [r3]
 8012042:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8012046:	ee77 7a27 	vadd.f32	s15, s14, s15
 801204a:	ee37 6aa7 	vadd.f32	s12, s15, s15
 801204e:	68fb      	ldr	r3, [r7, #12]
 8012050:	ed93 7a00 	vldr	s14, [r3]
 8012054:	68fb      	ldr	r3, [r7, #12]
 8012056:	edd3 7a00 	vldr	s15, [r3]
 801205a:	ee27 7a27 	vmul.f32	s14, s14, s15
 801205e:	68fb      	ldr	r3, [r7, #12]
 8012060:	3304      	adds	r3, #4
 8012062:	edd3 6a00 	vldr	s13, [r3]
 8012066:	68fb      	ldr	r3, [r7, #12]
 8012068:	3304      	adds	r3, #4
 801206a:	edd3 7a00 	vldr	s15, [r3]
 801206e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8012072:	ee77 7a27 	vadd.f32	s15, s14, s15
 8012076:	ee77 7aa7 	vadd.f32	s15, s15, s15
 801207a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 801207e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8012082:	eef0 0a67 	vmov.f32	s1, s15
 8012086:	eeb0 0a46 	vmov.f32	s0, s12
 801208a:	f001 fc21 	bl	80138d0 <atan2f>
 801208e:	eef0 7a40 	vmov.f32	s15, s0
 8012092:	68bb      	ldr	r3, [r7, #8]
 8012094:	edc3 7a00 	vstr	s15, [r3]
    *pitch = asinf(-2.0f*(q[1]*q[3]-q[0]*q[2]));
 8012098:	68fb      	ldr	r3, [r7, #12]
 801209a:	3304      	adds	r3, #4
 801209c:	ed93 7a00 	vldr	s14, [r3]
 80120a0:	68fb      	ldr	r3, [r7, #12]
 80120a2:	330c      	adds	r3, #12
 80120a4:	edd3 7a00 	vldr	s15, [r3]
 80120a8:	ee27 7a27 	vmul.f32	s14, s14, s15
 80120ac:	68fb      	ldr	r3, [r7, #12]
 80120ae:	edd3 6a00 	vldr	s13, [r3]
 80120b2:	68fb      	ldr	r3, [r7, #12]
 80120b4:	3308      	adds	r3, #8
 80120b6:	edd3 7a00 	vldr	s15, [r3]
 80120ba:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80120be:	ee77 7a67 	vsub.f32	s15, s14, s15
 80120c2:	eeb8 7a00 	vmov.f32	s14, #128	@ 0xc0000000 -2.0
 80120c6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80120ca:	eeb0 0a67 	vmov.f32	s0, s15
 80120ce:	f001 fbd3 	bl	8013878 <asinf>
 80120d2:	eef0 7a40 	vmov.f32	s15, s0
 80120d6:	687b      	ldr	r3, [r7, #4]
 80120d8:	edc3 7a00 	vstr	s15, [r3]
    *roll = atan2f(2.0f*(q[0]*q[1]+q[2]*q[3]),2.0f*(q[0]*q[0]+q[3]*q[3])-1.0f);
 80120dc:	68fb      	ldr	r3, [r7, #12]
 80120de:	ed93 7a00 	vldr	s14, [r3]
 80120e2:	68fb      	ldr	r3, [r7, #12]
 80120e4:	3304      	adds	r3, #4
 80120e6:	edd3 7a00 	vldr	s15, [r3]
 80120ea:	ee27 7a27 	vmul.f32	s14, s14, s15
 80120ee:	68fb      	ldr	r3, [r7, #12]
 80120f0:	3308      	adds	r3, #8
 80120f2:	edd3 6a00 	vldr	s13, [r3]
 80120f6:	68fb      	ldr	r3, [r7, #12]
 80120f8:	330c      	adds	r3, #12
 80120fa:	edd3 7a00 	vldr	s15, [r3]
 80120fe:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8012102:	ee77 7a27 	vadd.f32	s15, s14, s15
 8012106:	ee37 6aa7 	vadd.f32	s12, s15, s15
 801210a:	68fb      	ldr	r3, [r7, #12]
 801210c:	ed93 7a00 	vldr	s14, [r3]
 8012110:	68fb      	ldr	r3, [r7, #12]
 8012112:	edd3 7a00 	vldr	s15, [r3]
 8012116:	ee27 7a27 	vmul.f32	s14, s14, s15
 801211a:	68fb      	ldr	r3, [r7, #12]
 801211c:	330c      	adds	r3, #12
 801211e:	edd3 6a00 	vldr	s13, [r3]
 8012122:	68fb      	ldr	r3, [r7, #12]
 8012124:	330c      	adds	r3, #12
 8012126:	edd3 7a00 	vldr	s15, [r3]
 801212a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 801212e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8012132:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8012136:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 801213a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 801213e:	eef0 0a67 	vmov.f32	s1, s15
 8012142:	eeb0 0a46 	vmov.f32	s0, s12
 8012146:	f001 fbc3 	bl	80138d0 <atan2f>
 801214a:	eef0 7a40 	vmov.f32	s15, s0
 801214e:	683b      	ldr	r3, [r7, #0]
 8012150:	edc3 7a00 	vstr	s15, [r3]
}
 8012154:	bf00      	nop
 8012156:	3710      	adds	r7, #16
 8012158:	46bd      	mov	sp, r7
 801215a:	bd80      	pop	{r7, pc}

0801215c <TransformAccelToWorldFrame>:
 * @param quat: Quaternion [w, x, y, z]
 * @param accel_body: Acceleration in body frame [x, y, z]
 * @param accel_world: Output acceleration in world frame [x, y, z]
 */
void TransformAccelToWorldFrame(float quat[4], float accel_body[3], float accel_world[3])
{
 801215c:	b480      	push	{r7}
 801215e:	b093      	sub	sp, #76	@ 0x4c
 8012160:	af00      	add	r7, sp, #0
 8012162:	60f8      	str	r0, [r7, #12]
 8012164:	60b9      	str	r1, [r7, #8]
 8012166:	607a      	str	r2, [r7, #4]
    float q0 = quat[0], q1 = quat[1], q2 = quat[2], q3 = quat[3];
 8012168:	68fb      	ldr	r3, [r7, #12]
 801216a:	681b      	ldr	r3, [r3, #0]
 801216c:	647b      	str	r3, [r7, #68]	@ 0x44
 801216e:	68fb      	ldr	r3, [r7, #12]
 8012170:	685b      	ldr	r3, [r3, #4]
 8012172:	643b      	str	r3, [r7, #64]	@ 0x40
 8012174:	68fb      	ldr	r3, [r7, #12]
 8012176:	689b      	ldr	r3, [r3, #8]
 8012178:	63fb      	str	r3, [r7, #60]	@ 0x3c
 801217a:	68fb      	ldr	r3, [r7, #12]
 801217c:	68db      	ldr	r3, [r3, #12]
 801217e:	63bb      	str	r3, [r7, #56]	@ 0x38
    
    // Rotation matrix elements (quaternion to rotation matrix)
    float r11 = 1 - 2*(q2*q2 + q3*q3);
 8012180:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 8012184:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8012188:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 801218c:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8012190:	ee77 7a27 	vadd.f32	s15, s14, s15
 8012194:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8012198:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 801219c:	ee77 7a67 	vsub.f32	s15, s14, s15
 80121a0:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34
    float r12 = 2*(q1*q2 - q0*q3);
 80121a4:	ed97 7a10 	vldr	s14, [r7, #64]	@ 0x40
 80121a8:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 80121ac:	ee27 7a27 	vmul.f32	s14, s14, s15
 80121b0:	edd7 6a11 	vldr	s13, [r7, #68]	@ 0x44
 80121b4:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 80121b8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80121bc:	ee77 7a67 	vsub.f32	s15, s14, s15
 80121c0:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80121c4:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30
    float r13 = 2*(q1*q3 + q0*q2);
 80121c8:	ed97 7a10 	vldr	s14, [r7, #64]	@ 0x40
 80121cc:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 80121d0:	ee27 7a27 	vmul.f32	s14, s14, s15
 80121d4:	edd7 6a11 	vldr	s13, [r7, #68]	@ 0x44
 80121d8:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 80121dc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80121e0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80121e4:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80121e8:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
    
    float r21 = 2*(q1*q2 + q0*q3);
 80121ec:	ed97 7a10 	vldr	s14, [r7, #64]	@ 0x40
 80121f0:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 80121f4:	ee27 7a27 	vmul.f32	s14, s14, s15
 80121f8:	edd7 6a11 	vldr	s13, [r7, #68]	@ 0x44
 80121fc:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 8012200:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8012204:	ee77 7a27 	vadd.f32	s15, s14, s15
 8012208:	ee77 7aa7 	vadd.f32	s15, s15, s15
 801220c:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28
    float r22 = 1 - 2*(q1*q1 + q3*q3);
 8012210:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 8012214:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8012218:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 801221c:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8012220:	ee77 7a27 	vadd.f32	s15, s14, s15
 8012224:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8012228:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 801222c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8012230:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
    float r23 = 2*(q2*q3 - q0*q1);
 8012234:	ed97 7a0f 	vldr	s14, [r7, #60]	@ 0x3c
 8012238:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 801223c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8012240:	edd7 6a11 	vldr	s13, [r7, #68]	@ 0x44
 8012244:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 8012248:	ee66 7aa7 	vmul.f32	s15, s13, s15
 801224c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8012250:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8012254:	edc7 7a08 	vstr	s15, [r7, #32]
    
    float r31 = 2*(q1*q3 - q0*q2);
 8012258:	ed97 7a10 	vldr	s14, [r7, #64]	@ 0x40
 801225c:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 8012260:	ee27 7a27 	vmul.f32	s14, s14, s15
 8012264:	edd7 6a11 	vldr	s13, [r7, #68]	@ 0x44
 8012268:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 801226c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8012270:	ee77 7a67 	vsub.f32	s15, s14, s15
 8012274:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8012278:	edc7 7a07 	vstr	s15, [r7, #28]
    float r32 = 2*(q2*q3 + q0*q1);
 801227c:	ed97 7a0f 	vldr	s14, [r7, #60]	@ 0x3c
 8012280:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 8012284:	ee27 7a27 	vmul.f32	s14, s14, s15
 8012288:	edd7 6a11 	vldr	s13, [r7, #68]	@ 0x44
 801228c:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 8012290:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8012294:	ee77 7a27 	vadd.f32	s15, s14, s15
 8012298:	ee77 7aa7 	vadd.f32	s15, s15, s15
 801229c:	edc7 7a06 	vstr	s15, [r7, #24]
    float r33 = 1 - 2*(q1*q1 + q2*q2);
 80122a0:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 80122a4:	ee27 7aa7 	vmul.f32	s14, s15, s15
 80122a8:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 80122ac:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80122b0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80122b4:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80122b8:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80122bc:	ee77 7a67 	vsub.f32	s15, s14, s15
 80122c0:	edc7 7a05 	vstr	s15, [r7, #20]
    
    // Transform acceleration from body frame to world frame
    accel_world[0] = r11*accel_body[0] + r12*accel_body[1] + r13*accel_body[2];
 80122c4:	68bb      	ldr	r3, [r7, #8]
 80122c6:	ed93 7a00 	vldr	s14, [r3]
 80122ca:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 80122ce:	ee27 7a27 	vmul.f32	s14, s14, s15
 80122d2:	68bb      	ldr	r3, [r7, #8]
 80122d4:	3304      	adds	r3, #4
 80122d6:	edd3 6a00 	vldr	s13, [r3]
 80122da:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 80122de:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80122e2:	ee37 7a27 	vadd.f32	s14, s14, s15
 80122e6:	68bb      	ldr	r3, [r7, #8]
 80122e8:	3308      	adds	r3, #8
 80122ea:	edd3 6a00 	vldr	s13, [r3]
 80122ee:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 80122f2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80122f6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80122fa:	687b      	ldr	r3, [r7, #4]
 80122fc:	edc3 7a00 	vstr	s15, [r3]
    accel_world[1] = r21*accel_body[0] + r22*accel_body[1] + r23*accel_body[2];
 8012300:	68bb      	ldr	r3, [r7, #8]
 8012302:	ed93 7a00 	vldr	s14, [r3]
 8012306:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 801230a:	ee27 7a27 	vmul.f32	s14, s14, s15
 801230e:	68bb      	ldr	r3, [r7, #8]
 8012310:	3304      	adds	r3, #4
 8012312:	edd3 6a00 	vldr	s13, [r3]
 8012316:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 801231a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 801231e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8012322:	68bb      	ldr	r3, [r7, #8]
 8012324:	3308      	adds	r3, #8
 8012326:	edd3 6a00 	vldr	s13, [r3]
 801232a:	edd7 7a08 	vldr	s15, [r7, #32]
 801232e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8012332:	687b      	ldr	r3, [r7, #4]
 8012334:	3304      	adds	r3, #4
 8012336:	ee77 7a27 	vadd.f32	s15, s14, s15
 801233a:	edc3 7a00 	vstr	s15, [r3]
    accel_world[2] = r31*accel_body[0] + r32*accel_body[1] + r33*accel_body[2];
 801233e:	68bb      	ldr	r3, [r7, #8]
 8012340:	ed93 7a00 	vldr	s14, [r3]
 8012344:	edd7 7a07 	vldr	s15, [r7, #28]
 8012348:	ee27 7a27 	vmul.f32	s14, s14, s15
 801234c:	68bb      	ldr	r3, [r7, #8]
 801234e:	3304      	adds	r3, #4
 8012350:	edd3 6a00 	vldr	s13, [r3]
 8012354:	edd7 7a06 	vldr	s15, [r7, #24]
 8012358:	ee66 7aa7 	vmul.f32	s15, s13, s15
 801235c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8012360:	68bb      	ldr	r3, [r7, #8]
 8012362:	3308      	adds	r3, #8
 8012364:	edd3 6a00 	vldr	s13, [r3]
 8012368:	edd7 7a05 	vldr	s15, [r7, #20]
 801236c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8012370:	687b      	ldr	r3, [r7, #4]
 8012372:	3308      	adds	r3, #8
 8012374:	ee77 7a27 	vadd.f32	s15, s14, s15
 8012378:	edc3 7a00 	vstr	s15, [r3]
    
    // Remove gravity (assuming z-axis points up in world frame)
    accel_world[2] -= GRAVITY_CONSTANT;
 801237c:	687b      	ldr	r3, [r7, #4]
 801237e:	3308      	adds	r3, #8
 8012380:	edd3 7a00 	vldr	s15, [r3]
 8012384:	687b      	ldr	r3, [r7, #4]
 8012386:	3308      	adds	r3, #8
 8012388:	ed9f 7a05 	vldr	s14, [pc, #20]	@ 80123a0 <TransformAccelToWorldFrame+0x244>
 801238c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8012390:	edc3 7a00 	vstr	s15, [r3]
}
 8012394:	bf00      	nop
 8012396:	374c      	adds	r7, #76	@ 0x4c
 8012398:	46bd      	mov	sp, r7
 801239a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801239e:	4770      	bx	lr
 80123a0:	411cf5c3 	.word	0x411cf5c3

080123a4 <CalculateVelocity>:
 * @brief Calculate velocity by integrating acceleration
 * @param accel_world: Acceleration in world frame [x, y, z]
 * @param velocity: Output velocity [x, y, z]
 */
void CalculateVelocity(float accel_world[3], float velocity[3])
{
 80123a4:	b480      	push	{r7}
 80123a6:	b085      	sub	sp, #20
 80123a8:	af00      	add	r7, sp, #0
 80123aa:	6078      	str	r0, [r7, #4]
 80123ac:	6039      	str	r1, [r7, #0]
    // Apply low-pass filter to reduce noise
    accel_world_filtered[0] = filter_alpha * accel_world[0] + (1.0f - filter_alpha) * accel_world_filtered[0];
 80123ae:	687b      	ldr	r3, [r7, #4]
 80123b0:	edd3 7a00 	vldr	s15, [r3]
 80123b4:	ed9f 7a4f 	vldr	s14, [pc, #316]	@ 80124f4 <CalculateVelocity+0x150>
 80123b8:	ee27 7a87 	vmul.f32	s14, s15, s14
 80123bc:	eddf 7a4d 	vldr	s15, [pc, #308]	@ 80124f4 <CalculateVelocity+0x150>
 80123c0:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80123c4:	ee76 6ae7 	vsub.f32	s13, s13, s15
 80123c8:	4b4b      	ldr	r3, [pc, #300]	@ (80124f8 <CalculateVelocity+0x154>)
 80123ca:	edd3 7a00 	vldr	s15, [r3]
 80123ce:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80123d2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80123d6:	4b48      	ldr	r3, [pc, #288]	@ (80124f8 <CalculateVelocity+0x154>)
 80123d8:	edc3 7a00 	vstr	s15, [r3]
    accel_world_filtered[1] = filter_alpha * accel_world[1] + (1.0f - filter_alpha) * accel_world_filtered[1];
 80123dc:	687b      	ldr	r3, [r7, #4]
 80123de:	3304      	adds	r3, #4
 80123e0:	edd3 7a00 	vldr	s15, [r3]
 80123e4:	ed9f 7a43 	vldr	s14, [pc, #268]	@ 80124f4 <CalculateVelocity+0x150>
 80123e8:	ee27 7a87 	vmul.f32	s14, s15, s14
 80123ec:	eddf 7a41 	vldr	s15, [pc, #260]	@ 80124f4 <CalculateVelocity+0x150>
 80123f0:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80123f4:	ee76 6ae7 	vsub.f32	s13, s13, s15
 80123f8:	4b3f      	ldr	r3, [pc, #252]	@ (80124f8 <CalculateVelocity+0x154>)
 80123fa:	edd3 7a01 	vldr	s15, [r3, #4]
 80123fe:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8012402:	ee77 7a27 	vadd.f32	s15, s14, s15
 8012406:	4b3c      	ldr	r3, [pc, #240]	@ (80124f8 <CalculateVelocity+0x154>)
 8012408:	edc3 7a01 	vstr	s15, [r3, #4]
    accel_world_filtered[2] = filter_alpha * accel_world[2] + (1.0f - filter_alpha) * accel_world_filtered[2];
 801240c:	687b      	ldr	r3, [r7, #4]
 801240e:	3308      	adds	r3, #8
 8012410:	edd3 7a00 	vldr	s15, [r3]
 8012414:	ed9f 7a37 	vldr	s14, [pc, #220]	@ 80124f4 <CalculateVelocity+0x150>
 8012418:	ee27 7a87 	vmul.f32	s14, s15, s14
 801241c:	eddf 7a35 	vldr	s15, [pc, #212]	@ 80124f4 <CalculateVelocity+0x150>
 8012420:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8012424:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8012428:	4b33      	ldr	r3, [pc, #204]	@ (80124f8 <CalculateVelocity+0x154>)
 801242a:	edd3 7a02 	vldr	s15, [r3, #8]
 801242e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8012432:	ee77 7a27 	vadd.f32	s15, s14, s15
 8012436:	4b30      	ldr	r3, [pc, #192]	@ (80124f8 <CalculateVelocity+0x154>)
 8012438:	edc3 7a02 	vstr	s15, [r3, #8]
    
    // Integrate acceleration to get velocity (v = v0 + a*dt)
    velocity[0] += accel_world_filtered[0] * SAMPLE_TIME;
 801243c:	683b      	ldr	r3, [r7, #0]
 801243e:	ed93 7a00 	vldr	s14, [r3]
 8012442:	4b2d      	ldr	r3, [pc, #180]	@ (80124f8 <CalculateVelocity+0x154>)
 8012444:	edd3 7a00 	vldr	s15, [r3]
 8012448:	eddf 6a2c 	vldr	s13, [pc, #176]	@ 80124fc <CalculateVelocity+0x158>
 801244c:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8012450:	ee77 7a27 	vadd.f32	s15, s14, s15
 8012454:	683b      	ldr	r3, [r7, #0]
 8012456:	edc3 7a00 	vstr	s15, [r3]
    velocity[1] += accel_world_filtered[1] * SAMPLE_TIME;
 801245a:	683b      	ldr	r3, [r7, #0]
 801245c:	3304      	adds	r3, #4
 801245e:	ed93 7a00 	vldr	s14, [r3]
 8012462:	4b25      	ldr	r3, [pc, #148]	@ (80124f8 <CalculateVelocity+0x154>)
 8012464:	edd3 7a01 	vldr	s15, [r3, #4]
 8012468:	eddf 6a24 	vldr	s13, [pc, #144]	@ 80124fc <CalculateVelocity+0x158>
 801246c:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8012470:	683b      	ldr	r3, [r7, #0]
 8012472:	3304      	adds	r3, #4
 8012474:	ee77 7a27 	vadd.f32	s15, s14, s15
 8012478:	edc3 7a00 	vstr	s15, [r3]
    velocity[2] += accel_world_filtered[2] * SAMPLE_TIME;
 801247c:	683b      	ldr	r3, [r7, #0]
 801247e:	3308      	adds	r3, #8
 8012480:	ed93 7a00 	vldr	s14, [r3]
 8012484:	4b1c      	ldr	r3, [pc, #112]	@ (80124f8 <CalculateVelocity+0x154>)
 8012486:	edd3 7a02 	vldr	s15, [r3, #8]
 801248a:	eddf 6a1c 	vldr	s13, [pc, #112]	@ 80124fc <CalculateVelocity+0x158>
 801248e:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8012492:	683b      	ldr	r3, [r7, #0]
 8012494:	3308      	adds	r3, #8
 8012496:	ee77 7a27 	vadd.f32	s15, s14, s15
 801249a:	edc3 7a00 	vstr	s15, [r3]
    
    // Apply velocity decay to reduce drift (optional, adjust factor as needed)
    const float velocity_decay = 0.999f;
 801249e:	4b18      	ldr	r3, [pc, #96]	@ (8012500 <CalculateVelocity+0x15c>)
 80124a0:	60fb      	str	r3, [r7, #12]
    velocity[0] *= velocity_decay;
 80124a2:	683b      	ldr	r3, [r7, #0]
 80124a4:	ed93 7a00 	vldr	s14, [r3]
 80124a8:	edd7 7a03 	vldr	s15, [r7, #12]
 80124ac:	ee67 7a27 	vmul.f32	s15, s14, s15
 80124b0:	683b      	ldr	r3, [r7, #0]
 80124b2:	edc3 7a00 	vstr	s15, [r3]
    velocity[1] *= velocity_decay;
 80124b6:	683b      	ldr	r3, [r7, #0]
 80124b8:	3304      	adds	r3, #4
 80124ba:	ed93 7a00 	vldr	s14, [r3]
 80124be:	683b      	ldr	r3, [r7, #0]
 80124c0:	3304      	adds	r3, #4
 80124c2:	edd7 7a03 	vldr	s15, [r7, #12]
 80124c6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80124ca:	edc3 7a00 	vstr	s15, [r3]
    velocity[2] *= velocity_decay;
 80124ce:	683b      	ldr	r3, [r7, #0]
 80124d0:	3308      	adds	r3, #8
 80124d2:	ed93 7a00 	vldr	s14, [r3]
 80124d6:	683b      	ldr	r3, [r7, #0]
 80124d8:	3308      	adds	r3, #8
 80124da:	edd7 7a03 	vldr	s15, [r7, #12]
 80124de:	ee67 7a27 	vmul.f32	s15, s14, s15
 80124e2:	edc3 7a00 	vstr	s15, [r3]
}
 80124e6:	bf00      	nop
 80124e8:	3714      	adds	r7, #20
 80124ea:	46bd      	mov	sp, r7
 80124ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80124f0:	4770      	bx	lr
 80124f2:	bf00      	nop
 80124f4:	3dcccccd 	.word	0x3dcccccd
 80124f8:	240059b0 	.word	0x240059b0
 80124fc:	3a83126f 	.word	0x3a83126f
 8012500:	3f7fbe77 	.word	0x3f7fbe77

08012504 <CalculateProjectedGravity>:
 * @param quat: Quaternion [w, x, y, z] representing current orientation
 * @param gravity_projected: Output projected gravity [x, y, z] in robot frame
 * @note This gives gravity direction in robot frame, unaffected by yaw rotation
 */
void CalculateProjectedGravity(float quat[4], float gravity_projected[3])
{
 8012504:	b580      	push	{r7, lr}
 8012506:	ed2d 8b02 	vpush	{d8}
 801250a:	b084      	sub	sp, #16
 801250c:	af00      	add	r7, sp, #0
 801250e:	6078      	str	r0, [r7, #4]
 8012510:	6039      	str	r1, [r7, #0]
    // Extract pitch and roll angles from quaternion, ignoring yaw
    float pitch = asinf(-2.0f*(quat[1]*quat[3] - quat[0]*quat[2]));
 8012512:	687b      	ldr	r3, [r7, #4]
 8012514:	3304      	adds	r3, #4
 8012516:	ed93 7a00 	vldr	s14, [r3]
 801251a:	687b      	ldr	r3, [r7, #4]
 801251c:	330c      	adds	r3, #12
 801251e:	edd3 7a00 	vldr	s15, [r3]
 8012522:	ee27 7a27 	vmul.f32	s14, s14, s15
 8012526:	687b      	ldr	r3, [r7, #4]
 8012528:	edd3 6a00 	vldr	s13, [r3]
 801252c:	687b      	ldr	r3, [r7, #4]
 801252e:	3308      	adds	r3, #8
 8012530:	edd3 7a00 	vldr	s15, [r3]
 8012534:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8012538:	ee77 7a67 	vsub.f32	s15, s14, s15
 801253c:	eeb8 7a00 	vmov.f32	s14, #128	@ 0xc0000000 -2.0
 8012540:	ee67 7a87 	vmul.f32	s15, s15, s14
 8012544:	eeb0 0a67 	vmov.f32	s0, s15
 8012548:	f001 f996 	bl	8013878 <asinf>
 801254c:	ed87 0a03 	vstr	s0, [r7, #12]
    float roll = atan2f(2.0f*(quat[0]*quat[1] + quat[2]*quat[3]), 2.0f*(quat[0]*quat[0] + quat[3]*quat[3]) - 1.0f);
 8012550:	687b      	ldr	r3, [r7, #4]
 8012552:	ed93 7a00 	vldr	s14, [r3]
 8012556:	687b      	ldr	r3, [r7, #4]
 8012558:	3304      	adds	r3, #4
 801255a:	edd3 7a00 	vldr	s15, [r3]
 801255e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8012562:	687b      	ldr	r3, [r7, #4]
 8012564:	3308      	adds	r3, #8
 8012566:	edd3 6a00 	vldr	s13, [r3]
 801256a:	687b      	ldr	r3, [r7, #4]
 801256c:	330c      	adds	r3, #12
 801256e:	edd3 7a00 	vldr	s15, [r3]
 8012572:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8012576:	ee77 7a27 	vadd.f32	s15, s14, s15
 801257a:	ee37 6aa7 	vadd.f32	s12, s15, s15
 801257e:	687b      	ldr	r3, [r7, #4]
 8012580:	ed93 7a00 	vldr	s14, [r3]
 8012584:	687b      	ldr	r3, [r7, #4]
 8012586:	edd3 7a00 	vldr	s15, [r3]
 801258a:	ee27 7a27 	vmul.f32	s14, s14, s15
 801258e:	687b      	ldr	r3, [r7, #4]
 8012590:	330c      	adds	r3, #12
 8012592:	edd3 6a00 	vldr	s13, [r3]
 8012596:	687b      	ldr	r3, [r7, #4]
 8012598:	330c      	adds	r3, #12
 801259a:	edd3 7a00 	vldr	s15, [r3]
 801259e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80125a2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80125a6:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80125aa:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80125ae:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80125b2:	eef0 0a67 	vmov.f32	s1, s15
 80125b6:	eeb0 0a46 	vmov.f32	s0, s12
 80125ba:	f001 f989 	bl	80138d0 <atan2f>
 80125be:	ed87 0a02 	vstr	s0, [r7, #8]
    
    // Calculate gravity vector in robot frame using only pitch and roll
    // When robot is level: gravity = [0, 0, -1]
    // When robot tilts: gravity components change based on tilt angles
    gravity_projected[0] = sinf(pitch);           // X component (forward/backward tilt)
 80125c2:	ed97 0a03 	vldr	s0, [r7, #12]
 80125c6:	f001 f9bf 	bl	8013948 <sinf>
 80125ca:	eef0 7a40 	vmov.f32	s15, s0
 80125ce:	683b      	ldr	r3, [r7, #0]
 80125d0:	edc3 7a00 	vstr	s15, [r3]
    gravity_projected[1] = -sinf(roll) * cosf(pitch);  // Y component (left/right tilt)  
 80125d4:	ed97 0a02 	vldr	s0, [r7, #8]
 80125d8:	f001 f9b6 	bl	8013948 <sinf>
 80125dc:	eef0 7a40 	vmov.f32	s15, s0
 80125e0:	eeb1 8a67 	vneg.f32	s16, s15
 80125e4:	ed97 0a03 	vldr	s0, [r7, #12]
 80125e8:	f001 fa72 	bl	8013ad0 <cosf>
 80125ec:	eef0 7a40 	vmov.f32	s15, s0
 80125f0:	683b      	ldr	r3, [r7, #0]
 80125f2:	3304      	adds	r3, #4
 80125f4:	ee68 7a27 	vmul.f32	s15, s16, s15
 80125f8:	edc3 7a00 	vstr	s15, [r3]
    gravity_projected[2] = -cosf(pitch) * cosf(roll);  // Z component (up/down)
 80125fc:	ed97 0a03 	vldr	s0, [r7, #12]
 8012600:	f001 fa66 	bl	8013ad0 <cosf>
 8012604:	eef0 7a40 	vmov.f32	s15, s0
 8012608:	eeb1 8a67 	vneg.f32	s16, s15
 801260c:	ed97 0a02 	vldr	s0, [r7, #8]
 8012610:	f001 fa5e 	bl	8013ad0 <cosf>
 8012614:	eef0 7a40 	vmov.f32	s15, s0
 8012618:	683b      	ldr	r3, [r7, #0]
 801261a:	3308      	adds	r3, #8
 801261c:	ee68 7a27 	vmul.f32	s15, s16, s15
 8012620:	edc3 7a00 	vstr	s15, [r3]
}
 8012624:	bf00      	nop
 8012626:	3710      	adds	r7, #16
 8012628:	46bd      	mov	sp, r7
 801262a:	ecbd 8b02 	vpop	{d8}
 801262e:	bd80      	pop	{r7, pc}

08012630 <ImuTask_Entry>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_ImuTask_Entry */
void ImuTask_Entry(void const * argument)
{
 8012630:	b580      	push	{r7, lr}
 8012632:	b082      	sub	sp, #8
 8012634:	af00      	add	r7, sp, #0
 8012636:	6078      	str	r0, [r7, #4]
    /* USER CODE BEGIN ImuTask_Entry */
    osDelay(10);
 8012638:	200a      	movs	r0, #10
 801263a:	f7fc fd9c 	bl	800f176 <osDelay>
//    HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_4);
    while(BMI088_init())
 801263e:	e002      	b.n	8012646 <ImuTask_Entry+0x16>
    {
        osDelay(100);
 8012640:	2064      	movs	r0, #100	@ 0x64
 8012642:	f7fc fd98 	bl	800f176 <osDelay>
    while(BMI088_init())
 8012646:	f7ee fd15 	bl	8001074 <BMI088_init>
 801264a:	4603      	mov	r3, r0
 801264c:	2b00      	cmp	r3, #0
 801264e:	d1f7      	bne.n	8012640 <ImuTask_Entry+0x10>
    }
    
    AHRS_init(imuQuat);
 8012650:	4848      	ldr	r0, [pc, #288]	@ (8012774 <ImuTask_Entry+0x144>)
 8012652:	f7ff fc92 	bl	8011f7a <AHRS_init>
    
    // Initialize velocity and gravity projection to zero
    imuVelocity[0] = 0.0f;
 8012656:	4b48      	ldr	r3, [pc, #288]	@ (8012778 <ImuTask_Entry+0x148>)
 8012658:	f04f 0200 	mov.w	r2, #0
 801265c:	601a      	str	r2, [r3, #0]
    imuVelocity[1] = 0.0f;
 801265e:	4b46      	ldr	r3, [pc, #280]	@ (8012778 <ImuTask_Entry+0x148>)
 8012660:	f04f 0200 	mov.w	r2, #0
 8012664:	605a      	str	r2, [r3, #4]
    imuVelocity[2] = 0.0f;
 8012666:	4b44      	ldr	r3, [pc, #272]	@ (8012778 <ImuTask_Entry+0x148>)
 8012668:	f04f 0200 	mov.w	r2, #0
 801266c:	609a      	str	r2, [r3, #8]
    
    imuGravityProjected[0] = 0.0f;
 801266e:	4b43      	ldr	r3, [pc, #268]	@ (801277c <ImuTask_Entry+0x14c>)
 8012670:	f04f 0200 	mov.w	r2, #0
 8012674:	601a      	str	r2, [r3, #0]
    imuGravityProjected[1] = 0.0f;
 8012676:	4b41      	ldr	r3, [pc, #260]	@ (801277c <ImuTask_Entry+0x14c>)
 8012678:	f04f 0200 	mov.w	r2, #0
 801267c:	605a      	str	r2, [r3, #4]
    imuGravityProjected[2] = -1.0f;  // Start assuming upright position
 801267e:	4b3f      	ldr	r3, [pc, #252]	@ (801277c <ImuTask_Entry+0x14c>)
 8012680:	4a3f      	ldr	r2, [pc, #252]	@ (8012780 <ImuTask_Entry+0x150>)
 8012682:	609a      	str	r2, [r3, #8]
    
    /* Infinite loop */
    for(;;)
    {
        BMI088_read(gyro, acc, &temp);
 8012684:	4a3f      	ldr	r2, [pc, #252]	@ (8012784 <ImuTask_Entry+0x154>)
 8012686:	4940      	ldr	r1, [pc, #256]	@ (8012788 <ImuTask_Entry+0x158>)
 8012688:	4840      	ldr	r0, [pc, #256]	@ (801278c <ImuTask_Entry+0x15c>)
 801268a:	f7ee fe5f 	bl	800134c <BMI088_read>
        
        AHRS_update(imuQuat, gyro, acc);
 801268e:	4a3e      	ldr	r2, [pc, #248]	@ (8012788 <ImuTask_Entry+0x158>)
 8012690:	493e      	ldr	r1, [pc, #248]	@ (801278c <ImuTask_Entry+0x15c>)
 8012692:	4838      	ldr	r0, [pc, #224]	@ (8012774 <ImuTask_Entry+0x144>)
 8012694:	f7ff fc8e 	bl	8011fb4 <AHRS_update>
        GetAngle(imuQuat, imuAngle + INS_YAW_ADDRESS_OFFSET, imuAngle + INS_PITCH_ADDRESS_OFFSET, imuAngle + INS_ROLL_ADDRESS_OFFSET);
 8012698:	4a3d      	ldr	r2, [pc, #244]	@ (8012790 <ImuTask_Entry+0x160>)
 801269a:	4b3e      	ldr	r3, [pc, #248]	@ (8012794 <ImuTask_Entry+0x164>)
 801269c:	493e      	ldr	r1, [pc, #248]	@ (8012798 <ImuTask_Entry+0x168>)
 801269e:	4835      	ldr	r0, [pc, #212]	@ (8012774 <ImuTask_Entry+0x144>)
 80126a0:	f7ff fcb7 	bl	8012012 <GetAngle>
        
        // Calculate velocity from acceleration
        TransformAccelToWorldFrame(imuQuat, acc, accel_world);
 80126a4:	4a3d      	ldr	r2, [pc, #244]	@ (801279c <ImuTask_Entry+0x16c>)
 80126a6:	4938      	ldr	r1, [pc, #224]	@ (8012788 <ImuTask_Entry+0x158>)
 80126a8:	4832      	ldr	r0, [pc, #200]	@ (8012774 <ImuTask_Entry+0x144>)
 80126aa:	f7ff fd57 	bl	801215c <TransformAccelToWorldFrame>
        CalculateVelocity(accel_world, imuVelocity);
 80126ae:	4932      	ldr	r1, [pc, #200]	@ (8012778 <ImuTask_Entry+0x148>)
 80126b0:	483a      	ldr	r0, [pc, #232]	@ (801279c <ImuTask_Entry+0x16c>)
 80126b2:	f7ff fe77 	bl	80123a4 <CalculateVelocity>
        
        // Calculate projected gravity components
        CalculateProjectedGravity(imuQuat, imuGravityProjected);
 80126b6:	4931      	ldr	r1, [pc, #196]	@ (801277c <ImuTask_Entry+0x14c>)
 80126b8:	482e      	ldr	r0, [pc, #184]	@ (8012774 <ImuTask_Entry+0x144>)
 80126ba:	f7ff ff23 	bl	8012504 <CalculateProjectedGravity>
        
        err_ll = err_l;
 80126be:	4b38      	ldr	r3, [pc, #224]	@ (80127a0 <ImuTask_Entry+0x170>)
 80126c0:	681b      	ldr	r3, [r3, #0]
 80126c2:	4a38      	ldr	r2, [pc, #224]	@ (80127a4 <ImuTask_Entry+0x174>)
 80126c4:	6013      	str	r3, [r2, #0]
        err_l = err;
 80126c6:	4b38      	ldr	r3, [pc, #224]	@ (80127a8 <ImuTask_Entry+0x178>)
 80126c8:	681b      	ldr	r3, [r3, #0]
 80126ca:	4a35      	ldr	r2, [pc, #212]	@ (80127a0 <ImuTask_Entry+0x170>)
 80126cc:	6013      	str	r3, [r2, #0]
        err = DES_TEMP - temp;
 80126ce:	4b2d      	ldr	r3, [pc, #180]	@ (8012784 <ImuTask_Entry+0x154>)
 80126d0:	edd3 7a00 	vldr	s15, [r3]
 80126d4:	ed9f 7a35 	vldr	s14, [pc, #212]	@ 80127ac <ImuTask_Entry+0x17c>
 80126d8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80126dc:	4b32      	ldr	r3, [pc, #200]	@ (80127a8 <ImuTask_Entry+0x178>)
 80126de:	edc3 7a00 	vstr	s15, [r3]
        out = KP*err + KI*(err + err_l + err_ll) + KD*(err - err_l);
 80126e2:	4b31      	ldr	r3, [pc, #196]	@ (80127a8 <ImuTask_Entry+0x178>)
 80126e4:	edd3 7a00 	vldr	s15, [r3]
 80126e8:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 80127b0 <ImuTask_Entry+0x180>
 80126ec:	ee27 7a87 	vmul.f32	s14, s15, s14
 80126f0:	4b2d      	ldr	r3, [pc, #180]	@ (80127a8 <ImuTask_Entry+0x178>)
 80126f2:	edd3 6a00 	vldr	s13, [r3]
 80126f6:	4b2a      	ldr	r3, [pc, #168]	@ (80127a0 <ImuTask_Entry+0x170>)
 80126f8:	edd3 7a00 	vldr	s15, [r3]
 80126fc:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8012700:	4b28      	ldr	r3, [pc, #160]	@ (80127a4 <ImuTask_Entry+0x174>)
 8012702:	edd3 7a00 	vldr	s15, [r3]
 8012706:	ee76 7aa7 	vadd.f32	s15, s13, s15
 801270a:	eddf 6a2a 	vldr	s13, [pc, #168]	@ 80127b4 <ImuTask_Entry+0x184>
 801270e:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8012712:	ee37 7a27 	vadd.f32	s14, s14, s15
 8012716:	4b24      	ldr	r3, [pc, #144]	@ (80127a8 <ImuTask_Entry+0x178>)
 8012718:	edd3 6a00 	vldr	s13, [r3]
 801271c:	4b20      	ldr	r3, [pc, #128]	@ (80127a0 <ImuTask_Entry+0x170>)
 801271e:	edd3 7a00 	vldr	s15, [r3]
 8012722:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8012726:	eef2 6a04 	vmov.f32	s13, #36	@ 0x41200000  10.0
 801272a:	ee67 7aa6 	vmul.f32	s15, s15, s13
 801272e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8012732:	4b21      	ldr	r3, [pc, #132]	@ (80127b8 <ImuTask_Entry+0x188>)
 8012734:	edc3 7a00 	vstr	s15, [r3]
        if (out > MAX_OUT) out = MAX_OUT;
 8012738:	4b1f      	ldr	r3, [pc, #124]	@ (80127b8 <ImuTask_Entry+0x188>)
 801273a:	edd3 7a00 	vldr	s15, [r3]
 801273e:	ed9f 7a1f 	vldr	s14, [pc, #124]	@ 80127bc <ImuTask_Entry+0x18c>
 8012742:	eef4 7ac7 	vcmpe.f32	s15, s14
 8012746:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801274a:	dd02      	ble.n	8012752 <ImuTask_Entry+0x122>
 801274c:	4b1a      	ldr	r3, [pc, #104]	@ (80127b8 <ImuTask_Entry+0x188>)
 801274e:	4a1c      	ldr	r2, [pc, #112]	@ (80127c0 <ImuTask_Entry+0x190>)
 8012750:	601a      	str	r2, [r3, #0]
        if (out < 0) out = 0.f;
 8012752:	4b19      	ldr	r3, [pc, #100]	@ (80127b8 <ImuTask_Entry+0x188>)
 8012754:	edd3 7a00 	vldr	s15, [r3]
 8012758:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 801275c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012760:	d503      	bpl.n	801276a <ImuTask_Entry+0x13a>
 8012762:	4b15      	ldr	r3, [pc, #84]	@ (80127b8 <ImuTask_Entry+0x188>)
 8012764:	f04f 0200 	mov.w	r2, #0
 8012768:	601a      	str	r2, [r3, #0]
//        vofa_send_data(6, imuGravityProjected[0]);
//        vofa_send_data(7, imuGravityProjected[1]);
//        vofa_send_data(8, imuGravityProjected[2]);
//        vofa_sendframetail();
        
        osDelay(1);
 801276a:	2001      	movs	r0, #1
 801276c:	f7fc fd03 	bl	800f176 <osDelay>
        BMI088_read(gyro, acc, &temp);
 8012770:	e788      	b.n	8012684 <ImuTask_Entry+0x54>
 8012772:	bf00      	nop
 8012774:	24005960 	.word	0x24005960
 8012778:	2400597c 	.word	0x2400597c
 801277c:	24005988 	.word	0x24005988
 8012780:	bf800000 	.word	0xbf800000
 8012784:	2400595c 	.word	0x2400595c
 8012788:	24005950 	.word	0x24005950
 801278c:	24005944 	.word	0x24005944
 8012790:	24005974 	.word	0x24005974
 8012794:	24005978 	.word	0x24005978
 8012798:	24005970 	.word	0x24005970
 801279c:	240059a4 	.word	0x240059a4
 80127a0:	2400599c 	.word	0x2400599c
 80127a4:	240059a0 	.word	0x240059a0
 80127a8:	24005998 	.word	0x24005998
 80127ac:	42200000 	.word	0x42200000
 80127b0:	42c80000 	.word	0x42c80000
 80127b4:	42480000 	.word	0x42480000
 80127b8:	24005994 	.word	0x24005994
 80127bc:	43fa0000 	.word	0x43fa0000
 80127c0:	43fa0000 	.word	0x43fa0000

080127c4 <j60_10_TASK>:
// Function prototypes
uint8_t Check_All_Motors_Enabled(void);
uint8_t Check_Motors_At_Position(void);
void Set_Motors_To_Desired_Position(void);

void j60_10_TASK(void) {
 80127c4:	b580      	push	{r7, lr}
 80127c6:	b096      	sub	sp, #88	@ 0x58
 80127c8:	af00      	add	r7, sp, #0
	// Initialize motors: (motor, id, can_channel, rad_offset, direction, pos_limit_min, pos_limit_max)
	// direction: 1 = forward, -1 = reverse (flips all commands and feedback)
	Init_J60_Motor(&j60_motor[0], 1, 1, MOTOR0_INIT_POS, -1, -0.32f, MOTOR0_INIT_POS);  // Motor 0: ID=1, CAN1
 80127ca:	eddf 7ab8 	vldr	s15, [pc, #736]	@ 8012aac <j60_10_TASK+0x2e8>
 80127ce:	ed9f 7ab7 	vldr	s14, [pc, #732]	@ 8012aac <j60_10_TASK+0x2e8>
 80127d2:	eeb0 1a47 	vmov.f32	s2, s14
 80127d6:	eddf 0ab6 	vldr	s1, [pc, #728]	@ 8012ab0 <j60_10_TASK+0x2ec>
 80127da:	f04f 33ff 	mov.w	r3, #4294967295
 80127de:	eeb0 0a67 	vmov.f32	s0, s15
 80127e2:	2201      	movs	r2, #1
 80127e4:	2101      	movs	r1, #1
 80127e6:	48b3      	ldr	r0, [pc, #716]	@ (8012ab4 <j60_10_TASK+0x2f0>)
 80127e8:	f7ef f9e6 	bl	8001bb8 <Init_J60_Motor>
	Init_J60_Motor(&j60_motor[1], 2, 1, MOTOR1_INIT_POS, -1, -1.1f, MOTOR1_INIT_POS);    // Motor 1: ID=2, CAN1
 80127ec:	eddf 7ab2 	vldr	s15, [pc, #712]	@ 8012ab8 <j60_10_TASK+0x2f4>
 80127f0:	ed9f 7ab1 	vldr	s14, [pc, #708]	@ 8012ab8 <j60_10_TASK+0x2f4>
 80127f4:	eeb0 1a47 	vmov.f32	s2, s14
 80127f8:	eddf 0ab0 	vldr	s1, [pc, #704]	@ 8012abc <j60_10_TASK+0x2f8>
 80127fc:	f04f 33ff 	mov.w	r3, #4294967295
 8012800:	eeb0 0a67 	vmov.f32	s0, s15
 8012804:	2201      	movs	r2, #1
 8012806:	2102      	movs	r1, #2
 8012808:	48ad      	ldr	r0, [pc, #692]	@ (8012ac0 <j60_10_TASK+0x2fc>)
 801280a:	f7ef f9d5 	bl	8001bb8 <Init_J60_Motor>
	Init_J60_Motor(&j60_motor[2], 3, 1, MOTOR2_INIT_POS, -1, MOTOR2_INIT_POS, 0.785f);  // Motor 2: ID=3, CAN1
 801280e:	eddf 7aad 	vldr	s15, [pc, #692]	@ 8012ac4 <j60_10_TASK+0x300>
 8012812:	ed9f 7aac 	vldr	s14, [pc, #688]	@ 8012ac4 <j60_10_TASK+0x300>
 8012816:	ed9f 1aac 	vldr	s2, [pc, #688]	@ 8012ac8 <j60_10_TASK+0x304>
 801281a:	eef0 0a47 	vmov.f32	s1, s14
 801281e:	f04f 33ff 	mov.w	r3, #4294967295
 8012822:	eeb0 0a67 	vmov.f32	s0, s15
 8012826:	2201      	movs	r2, #1
 8012828:	2103      	movs	r1, #3
 801282a:	48a8      	ldr	r0, [pc, #672]	@ (8012acc <j60_10_TASK+0x308>)
 801282c:	f7ef f9c4 	bl	8001bb8 <Init_J60_Motor>
	Init_J60_Motor(&j60_motor[3], 4, 1, MOTOR3_INIT_POS, -1, MOTOR3_INIT_POS, 0.32f);  // Motor 3: ID=4, CAN1
 8012830:	eddf 7aa7 	vldr	s15, [pc, #668]	@ 8012ad0 <j60_10_TASK+0x30c>
 8012834:	ed9f 7aa6 	vldr	s14, [pc, #664]	@ 8012ad0 <j60_10_TASK+0x30c>
 8012838:	ed9f 1aa6 	vldr	s2, [pc, #664]	@ 8012ad4 <j60_10_TASK+0x310>
 801283c:	eef0 0a47 	vmov.f32	s1, s14
 8012840:	f04f 33ff 	mov.w	r3, #4294967295
 8012844:	eeb0 0a67 	vmov.f32	s0, s15
 8012848:	2201      	movs	r2, #1
 801284a:	2104      	movs	r1, #4
 801284c:	48a2      	ldr	r0, [pc, #648]	@ (8012ad8 <j60_10_TASK+0x314>)
 801284e:	f7ef f9b3 	bl	8001bb8 <Init_J60_Motor>
	Init_J60_Motor(&j60_motor[4], 5, 1, MOTOR4_INIT_POS, -1, MOTOR4_INIT_POS, 1.1f);  // Motor 4: ID=5, CAN1
 8012852:	eddf 7aa2 	vldr	s15, [pc, #648]	@ 8012adc <j60_10_TASK+0x318>
 8012856:	ed9f 7aa1 	vldr	s14, [pc, #644]	@ 8012adc <j60_10_TASK+0x318>
 801285a:	ed9f 1aa1 	vldr	s2, [pc, #644]	@ 8012ae0 <j60_10_TASK+0x31c>
 801285e:	eef0 0a47 	vmov.f32	s1, s14
 8012862:	f04f 33ff 	mov.w	r3, #4294967295
 8012866:	eeb0 0a67 	vmov.f32	s0, s15
 801286a:	2201      	movs	r2, #1
 801286c:	2105      	movs	r1, #5
 801286e:	489d      	ldr	r0, [pc, #628]	@ (8012ae4 <j60_10_TASK+0x320>)
 8012870:	f7ef f9a2 	bl	8001bb8 <Init_J60_Motor>
	Init_J60_Motor(&j60_motor[5], 6, 1, MOTOR5_INIT_POS, -1, -0.785f, MOTOR5_INIT_POS);  // Motor 5: ID=6, CAN1
 8012874:	eddf 7a94 	vldr	s15, [pc, #592]	@ 8012ac8 <j60_10_TASK+0x304>
 8012878:	ed9f 7a93 	vldr	s14, [pc, #588]	@ 8012ac8 <j60_10_TASK+0x304>
 801287c:	eeb0 1a47 	vmov.f32	s2, s14
 8012880:	eddf 0a90 	vldr	s1, [pc, #576]	@ 8012ac4 <j60_10_TASK+0x300>
 8012884:	f04f 33ff 	mov.w	r3, #4294967295
 8012888:	eeb0 0a67 	vmov.f32	s0, s15
 801288c:	2201      	movs	r2, #1
 801288e:	2106      	movs	r1, #6
 8012890:	4895      	ldr	r0, [pc, #596]	@ (8012ae8 <j60_10_TASK+0x324>)
 8012892:	f7ef f991 	bl	8001bb8 <Init_J60_Motor>
	
	// Initialize current positions to motor initial positions
	current_positions[0] = MOTOR0_INIT_POS;
 8012896:	4a95      	ldr	r2, [pc, #596]	@ (8012aec <j60_10_TASK+0x328>)
 8012898:	4b95      	ldr	r3, [pc, #596]	@ (8012af0 <j60_10_TASK+0x32c>)
 801289a:	601a      	str	r2, [r3, #0]
	current_positions[1] = MOTOR1_INIT_POS;
 801289c:	4a95      	ldr	r2, [pc, #596]	@ (8012af4 <j60_10_TASK+0x330>)
 801289e:	4b94      	ldr	r3, [pc, #592]	@ (8012af0 <j60_10_TASK+0x32c>)
 80128a0:	605a      	str	r2, [r3, #4]
	current_positions[2] = MOTOR2_INIT_POS;
 80128a2:	4a95      	ldr	r2, [pc, #596]	@ (8012af8 <j60_10_TASK+0x334>)
 80128a4:	4b92      	ldr	r3, [pc, #584]	@ (8012af0 <j60_10_TASK+0x32c>)
 80128a6:	609a      	str	r2, [r3, #8]
	current_positions[3] = MOTOR3_INIT_POS;
 80128a8:	4a94      	ldr	r2, [pc, #592]	@ (8012afc <j60_10_TASK+0x338>)
 80128aa:	4b91      	ldr	r3, [pc, #580]	@ (8012af0 <j60_10_TASK+0x32c>)
 80128ac:	60da      	str	r2, [r3, #12]
	current_positions[4] = MOTOR4_INIT_POS;
 80128ae:	4a94      	ldr	r2, [pc, #592]	@ (8012b00 <j60_10_TASK+0x33c>)
 80128b0:	4b8f      	ldr	r3, [pc, #572]	@ (8012af0 <j60_10_TASK+0x32c>)
 80128b2:	611a      	str	r2, [r3, #16]
	current_positions[5] = MOTOR5_INIT_POS;
 80128b4:	4a93      	ldr	r2, [pc, #588]	@ (8012b04 <j60_10_TASK+0x340>)
 80128b6:	4b8e      	ldr	r3, [pc, #568]	@ (8012af0 <j60_10_TASK+0x32c>)
 80128b8:	615a      	str	r2, [r3, #20]
	
	Enable_J60_Motor(&j60_motor[0]);
 80128ba:	487e      	ldr	r0, [pc, #504]	@ (8012ab4 <j60_10_TASK+0x2f0>)
 80128bc:	f7ef f93c 	bl	8001b38 <Enable_J60_Motor>
	osDelay(20);
 80128c0:	2014      	movs	r0, #20
 80128c2:	f7fc fc58 	bl	800f176 <osDelay>
	Enable_J60_Motor(&j60_motor[1]);
 80128c6:	487e      	ldr	r0, [pc, #504]	@ (8012ac0 <j60_10_TASK+0x2fc>)
 80128c8:	f7ef f936 	bl	8001b38 <Enable_J60_Motor>
	osDelay(20);
 80128cc:	2014      	movs	r0, #20
 80128ce:	f7fc fc52 	bl	800f176 <osDelay>
	Enable_J60_Motor(&j60_motor[2]);
 80128d2:	487e      	ldr	r0, [pc, #504]	@ (8012acc <j60_10_TASK+0x308>)
 80128d4:	f7ef f930 	bl	8001b38 <Enable_J60_Motor>
	osDelay(20);
 80128d8:	2014      	movs	r0, #20
 80128da:	f7fc fc4c 	bl	800f176 <osDelay>
	Enable_J60_Motor(&j60_motor[3]);
 80128de:	487e      	ldr	r0, [pc, #504]	@ (8012ad8 <j60_10_TASK+0x314>)
 80128e0:	f7ef f92a 	bl	8001b38 <Enable_J60_Motor>
	osDelay(20);
 80128e4:	2014      	movs	r0, #20
 80128e6:	f7fc fc46 	bl	800f176 <osDelay>
	Enable_J60_Motor(&j60_motor[4]);
 80128ea:	487e      	ldr	r0, [pc, #504]	@ (8012ae4 <j60_10_TASK+0x320>)
 80128ec:	f7ef f924 	bl	8001b38 <Enable_J60_Motor>
	osDelay(20);
 80128f0:	2014      	movs	r0, #20
 80128f2:	f7fc fc40 	bl	800f176 <osDelay>
	Enable_J60_Motor(&j60_motor[5]);
 80128f6:	487c      	ldr	r0, [pc, #496]	@ (8012ae8 <j60_10_TASK+0x324>)
 80128f8:	f7ef f91e 	bl	8001b38 <Enable_J60_Motor>
	osDelay(20);
 80128fc:	2014      	movs	r0, #20
 80128fe:	f7fc fc3a 	bl	800f176 <osDelay>
//	pc_mcu_rx_data[3] = {0.2164, 0.83, -0.785, 0, 0, 0, 0};
//	pc_mcu_rx_data[4] = {0.2164, 0.83, -0.785, 0, 0, 0, 0};
//	pc_mcu_rx_data[5] = {0.2164, 0.83, -0.785, 0, 0, 0, 0};
    
    // Play startup melody for 2 seconds before starting motor control
    Buzzer_PlayStartupMelody();
 8012902:	f7ef f8eb 	bl	8001adc <Buzzer_PlayStartupMelody>

    for (;;) {
        // Check if remote is online and right switch is valid (not 1)
        if (dji_remote.online == 0 || dji_remote.right_switch == 1) {
 8012906:	4b80      	ldr	r3, [pc, #512]	@ (8012b08 <j60_10_TASK+0x344>)
 8012908:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 801290c:	2b00      	cmp	r3, #0
 801290e:	d005      	beq.n	801291c <j60_10_TASK+0x158>
 8012910:	4b7d      	ldr	r3, [pc, #500]	@ (8012b08 <j60_10_TASK+0x344>)
 8012912:	f993 3009 	ldrsb.w	r3, [r3, #9]
 8012916:	2b01      	cmp	r3, #1
 8012918:	f040 808e 	bne.w	8012a38 <j60_10_TASK+0x274>
            // Remote is offline or right switch is in position 1 (invalid)
            // Reset to initialization phase
            robot_state = INIT_PHASE;
 801291c:	4b7b      	ldr	r3, [pc, #492]	@ (8012b0c <j60_10_TASK+0x348>)
 801291e:	2200      	movs	r2, #0
 8012920:	701a      	strb	r2, [r3, #0]
            state_timer = 0;
 8012922:	4b7b      	ldr	r3, [pc, #492]	@ (8012b10 <j60_10_TASK+0x34c>)
 8012924:	2200      	movs	r2, #0
 8012926:	601a      	str	r2, [r3, #0]
            
            // Reset current positions to actual motor positions
            int start_motor, end_motor;
            if (MOTOR_CONFIG == USE_MOTORS_123) {
 8012928:	2300      	movs	r3, #0
 801292a:	2b00      	cmp	r3, #0
 801292c:	d104      	bne.n	8012938 <j60_10_TASK+0x174>
                start_motor = 0;
 801292e:	2300      	movs	r3, #0
 8012930:	657b      	str	r3, [r7, #84]	@ 0x54
                end_motor = 3;
 8012932:	2303      	movs	r3, #3
 8012934:	653b      	str	r3, [r7, #80]	@ 0x50
 8012936:	e00b      	b.n	8012950 <j60_10_TASK+0x18c>
            } else if (MOTOR_CONFIG == USE_MOTORS_456) {
 8012938:	2300      	movs	r3, #0
 801293a:	2b01      	cmp	r3, #1
 801293c:	d104      	bne.n	8012948 <j60_10_TASK+0x184>
                start_motor = 3;
 801293e:	2303      	movs	r3, #3
 8012940:	657b      	str	r3, [r7, #84]	@ 0x54
                end_motor = 6;
 8012942:	2306      	movs	r3, #6
 8012944:	653b      	str	r3, [r7, #80]	@ 0x50
 8012946:	e003      	b.n	8012950 <j60_10_TASK+0x18c>
            } else { // USE_ALL_MOTORS
                start_motor = 0;
 8012948:	2300      	movs	r3, #0
 801294a:	657b      	str	r3, [r7, #84]	@ 0x54
                end_motor = 6;
 801294c:	2306      	movs	r3, #6
 801294e:	653b      	str	r3, [r7, #80]	@ 0x50
            }
            
            for (int i = start_motor; i < end_motor; i++) {
 8012950:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8012952:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8012954:	e00f      	b.n	8012976 <j60_10_TASK+0x1b2>
                current_positions[i] = j60_motor[i].para.pos;
 8012956:	4a57      	ldr	r2, [pc, #348]	@ (8012ab4 <j60_10_TASK+0x2f0>)
 8012958:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801295a:	218c      	movs	r1, #140	@ 0x8c
 801295c:	fb01 f303 	mul.w	r3, r1, r3
 8012960:	4413      	add	r3, r2
 8012962:	3320      	adds	r3, #32
 8012964:	681a      	ldr	r2, [r3, #0]
 8012966:	4962      	ldr	r1, [pc, #392]	@ (8012af0 <j60_10_TASK+0x32c>)
 8012968:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801296a:	009b      	lsls	r3, r3, #2
 801296c:	440b      	add	r3, r1
 801296e:	601a      	str	r2, [r3, #0]
            for (int i = start_motor; i < end_motor; i++) {
 8012970:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8012972:	3301      	adds	r3, #1
 8012974:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8012976:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8012978:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801297a:	429a      	cmp	r2, r3
 801297c:	dbeb      	blt.n	8012956 <j60_10_TASK+0x192>
            }
            
            // Clear commands for active motors only
            start_motor = (MOTOR_CONFIG == USE_MOTORS_123) ? 0 : 3;
 801297e:	2300      	movs	r3, #0
 8012980:	2b00      	cmp	r3, #0
 8012982:	d101      	bne.n	8012988 <j60_10_TASK+0x1c4>
 8012984:	2300      	movs	r3, #0
 8012986:	e000      	b.n	801298a <j60_10_TASK+0x1c6>
 8012988:	2303      	movs	r3, #3
 801298a:	657b      	str	r3, [r7, #84]	@ 0x54
            end_motor = (MOTOR_CONFIG == USE_MOTORS_123) ? 3 : 6;
 801298c:	2300      	movs	r3, #0
 801298e:	2b00      	cmp	r3, #0
 8012990:	d101      	bne.n	8012996 <j60_10_TASK+0x1d2>
 8012992:	2303      	movs	r3, #3
 8012994:	e000      	b.n	8012998 <j60_10_TASK+0x1d4>
 8012996:	2306      	movs	r3, #6
 8012998:	653b      	str	r3, [r7, #80]	@ 0x50
            for (int i = start_motor; i < end_motor; i++) {
 801299a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801299c:	64bb      	str	r3, [r7, #72]	@ 0x48
 801299e:	e00b      	b.n	80129b8 <j60_10_TASK+0x1f4>
                J60_Cmd_Clear(&j60_motor[i]);
 80129a0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80129a2:	228c      	movs	r2, #140	@ 0x8c
 80129a4:	fb02 f303 	mul.w	r3, r2, r3
 80129a8:	4a42      	ldr	r2, [pc, #264]	@ (8012ab4 <j60_10_TASK+0x2f0>)
 80129aa:	4413      	add	r3, r2
 80129ac:	4618      	mov	r0, r3
 80129ae:	f7ef fbbf 	bl	8002130 <J60_Cmd_Clear>
            for (int i = start_motor; i < end_motor; i++) {
 80129b2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80129b4:	3301      	adds	r3, #1
 80129b6:	64bb      	str	r3, [r7, #72]	@ 0x48
 80129b8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80129ba:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80129bc:	429a      	cmp	r2, r3
 80129be:	dbef      	blt.n	80129a0 <j60_10_TASK+0x1dc>
            // pc_mcu_rx_data[3] = MOTOR3_INIT_POS;
            // pc_mcu_rx_data[4] = MOTOR4_INIT_POS;
            // pc_mcu_rx_data[5] = MOTOR5_INIT_POS;
            
            // Send commands for active motors only
            if (MOTOR_CONFIG == USE_MOTORS_123) {
 80129c0:	2300      	movs	r3, #0
 80129c2:	2b00      	cmp	r3, #0
 80129c4:	d10c      	bne.n	80129e0 <j60_10_TASK+0x21c>
                Send_J60_Motor_Command(&j60_motor[0]);
 80129c6:	483b      	ldr	r0, [pc, #236]	@ (8012ab4 <j60_10_TASK+0x2f0>)
 80129c8:	f7ef f99e 	bl	8001d08 <Send_J60_Motor_Command>
                Send_J60_Motor_Command(&j60_motor[1]);
 80129cc:	483c      	ldr	r0, [pc, #240]	@ (8012ac0 <j60_10_TASK+0x2fc>)
 80129ce:	f7ef f99b 	bl	8001d08 <Send_J60_Motor_Command>
                osDelay(1);
 80129d2:	2001      	movs	r0, #1
 80129d4:	f7fc fbcf 	bl	800f176 <osDelay>
                Send_J60_Motor_Command(&j60_motor[2]);
 80129d8:	483c      	ldr	r0, [pc, #240]	@ (8012acc <j60_10_TASK+0x308>)
 80129da:	f7ef f995 	bl	8001d08 <Send_J60_Motor_Command>
 80129de:	e027      	b.n	8012a30 <j60_10_TASK+0x26c>
            } else if (MOTOR_CONFIG == USE_MOTORS_456) {
 80129e0:	2300      	movs	r3, #0
 80129e2:	2b01      	cmp	r3, #1
 80129e4:	d10c      	bne.n	8012a00 <j60_10_TASK+0x23c>
                Send_J60_Motor_Command(&j60_motor[3]);
 80129e6:	483c      	ldr	r0, [pc, #240]	@ (8012ad8 <j60_10_TASK+0x314>)
 80129e8:	f7ef f98e 	bl	8001d08 <Send_J60_Motor_Command>
                Send_J60_Motor_Command(&j60_motor[4]);
 80129ec:	483d      	ldr	r0, [pc, #244]	@ (8012ae4 <j60_10_TASK+0x320>)
 80129ee:	f7ef f98b 	bl	8001d08 <Send_J60_Motor_Command>
                osDelay(1);
 80129f2:	2001      	movs	r0, #1
 80129f4:	f7fc fbbf 	bl	800f176 <osDelay>
                Send_J60_Motor_Command(&j60_motor[5]);
 80129f8:	483b      	ldr	r0, [pc, #236]	@ (8012ae8 <j60_10_TASK+0x324>)
 80129fa:	f7ef f985 	bl	8001d08 <Send_J60_Motor_Command>
 80129fe:	e017      	b.n	8012a30 <j60_10_TASK+0x26c>
            } else { // USE_ALL_MOTORS
                Send_J60_Motor_Command(&j60_motor[0]);
 8012a00:	482c      	ldr	r0, [pc, #176]	@ (8012ab4 <j60_10_TASK+0x2f0>)
 8012a02:	f7ef f981 	bl	8001d08 <Send_J60_Motor_Command>
                Send_J60_Motor_Command(&j60_motor[1]);
 8012a06:	482e      	ldr	r0, [pc, #184]	@ (8012ac0 <j60_10_TASK+0x2fc>)
 8012a08:	f7ef f97e 	bl	8001d08 <Send_J60_Motor_Command>
                osDelay(1);
 8012a0c:	2001      	movs	r0, #1
 8012a0e:	f7fc fbb2 	bl	800f176 <osDelay>
                Send_J60_Motor_Command(&j60_motor[2]);
 8012a12:	482e      	ldr	r0, [pc, #184]	@ (8012acc <j60_10_TASK+0x308>)
 8012a14:	f7ef f978 	bl	8001d08 <Send_J60_Motor_Command>
                Send_J60_Motor_Command(&j60_motor[3]);
 8012a18:	482f      	ldr	r0, [pc, #188]	@ (8012ad8 <j60_10_TASK+0x314>)
 8012a1a:	f7ef f975 	bl	8001d08 <Send_J60_Motor_Command>
                osDelay(1);
 8012a1e:	2001      	movs	r0, #1
 8012a20:	f7fc fba9 	bl	800f176 <osDelay>
                Send_J60_Motor_Command(&j60_motor[4]);
 8012a24:	482f      	ldr	r0, [pc, #188]	@ (8012ae4 <j60_10_TASK+0x320>)
 8012a26:	f7ef f96f 	bl	8001d08 <Send_J60_Motor_Command>
                Send_J60_Motor_Command(&j60_motor[5]);
 8012a2a:	482f      	ldr	r0, [pc, #188]	@ (8012ae8 <j60_10_TASK+0x324>)
 8012a2c:	f7ef f96c 	bl	8001d08 <Send_J60_Motor_Command>
            }
            osDelay(10);
 8012a30:	200a      	movs	r0, #10
 8012a32:	f7fc fba0 	bl	800f176 <osDelay>
            continue;
 8012a36:	e20b      	b.n	8012e50 <j60_10_TASK+0x68c>
        }
        
        // State machine for robot initialization and operation
        switch (robot_state) {
 8012a38:	4b34      	ldr	r3, [pc, #208]	@ (8012b0c <j60_10_TASK+0x348>)
 8012a3a:	781b      	ldrb	r3, [r3, #0]
 8012a3c:	2b63      	cmp	r3, #99	@ 0x63
 8012a3e:	f000 8188 	beq.w	8012d52 <j60_10_TASK+0x58e>
 8012a42:	2b63      	cmp	r3, #99	@ 0x63
 8012a44:	f300 81bd 	bgt.w	8012dc2 <j60_10_TASK+0x5fe>
 8012a48:	2b02      	cmp	r3, #2
 8012a4a:	f000 80b1 	beq.w	8012bb0 <j60_10_TASK+0x3ec>
 8012a4e:	2b02      	cmp	r3, #2
 8012a50:	f300 81b7 	bgt.w	8012dc2 <j60_10_TASK+0x5fe>
 8012a54:	2b00      	cmp	r3, #0
 8012a56:	d003      	beq.n	8012a60 <j60_10_TASK+0x29c>
 8012a58:	2b01      	cmp	r3, #1
 8012a5a:	f000 8086 	beq.w	8012b6a <j60_10_TASK+0x3a6>
 8012a5e:	e1b0      	b.n	8012dc2 <j60_10_TASK+0x5fe>
            case INIT_PHASE:  // Case 0: Check if all motors are enabled
                if (Check_All_Motors_Enabled() && (dji_remote.right_switch == 2 || dji_remote.right_switch == 3)) {
 8012a60:	f000 fa6c 	bl	8012f3c <Check_All_Motors_Enabled>
 8012a64:	4603      	mov	r3, r0
 8012a66:	2b00      	cmp	r3, #0
 8012a68:	d070      	beq.n	8012b4c <j60_10_TASK+0x388>
 8012a6a:	4b27      	ldr	r3, [pc, #156]	@ (8012b08 <j60_10_TASK+0x344>)
 8012a6c:	f993 3009 	ldrsb.w	r3, [r3, #9]
 8012a70:	2b02      	cmp	r3, #2
 8012a72:	d004      	beq.n	8012a7e <j60_10_TASK+0x2ba>
 8012a74:	4b24      	ldr	r3, [pc, #144]	@ (8012b08 <j60_10_TASK+0x344>)
 8012a76:	f993 3009 	ldrsb.w	r3, [r3, #9]
 8012a7a:	2b03      	cmp	r3, #3
 8012a7c:	d166      	bne.n	8012b4c <j60_10_TASK+0x388>
                    // Reset current positions to actual motor positions before entering positioning phase
                    int start_motor, end_motor;
                    if (MOTOR_CONFIG == USE_MOTORS_123) {
 8012a7e:	2300      	movs	r3, #0
 8012a80:	2b00      	cmp	r3, #0
 8012a82:	d104      	bne.n	8012a8e <j60_10_TASK+0x2ca>
                        start_motor = 0;
 8012a84:	2300      	movs	r3, #0
 8012a86:	647b      	str	r3, [r7, #68]	@ 0x44
                        end_motor = 3;
 8012a88:	2303      	movs	r3, #3
 8012a8a:	643b      	str	r3, [r7, #64]	@ 0x40
 8012a8c:	e00b      	b.n	8012aa6 <j60_10_TASK+0x2e2>
                    } else if (MOTOR_CONFIG == USE_MOTORS_456) {
 8012a8e:	2300      	movs	r3, #0
 8012a90:	2b01      	cmp	r3, #1
 8012a92:	d104      	bne.n	8012a9e <j60_10_TASK+0x2da>
                        start_motor = 3;
 8012a94:	2303      	movs	r3, #3
 8012a96:	647b      	str	r3, [r7, #68]	@ 0x44
                        end_motor = 6;
 8012a98:	2306      	movs	r3, #6
 8012a9a:	643b      	str	r3, [r7, #64]	@ 0x40
 8012a9c:	e003      	b.n	8012aa6 <j60_10_TASK+0x2e2>
                    } else { // USE_ALL_MOTORS
                        start_motor = 0;
 8012a9e:	2300      	movs	r3, #0
 8012aa0:	647b      	str	r3, [r7, #68]	@ 0x44
                        end_motor = 6;
 8012aa2:	2306      	movs	r3, #6
 8012aa4:	643b      	str	r3, [r7, #64]	@ 0x40
                    }
                    
                    // Reset current positions to actual motor positions
                    for (int i = start_motor; i < end_motor; i++) {
 8012aa6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8012aa8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8012aaa:	e043      	b.n	8012b34 <j60_10_TASK+0x370>
 8012aac:	3e75c28f 	.word	0x3e75c28f
 8012ab0:	bea3d70a 	.word	0xbea3d70a
 8012ab4:	240059bc 	.word	0x240059bc
 8012ab8:	3f5c28f6 	.word	0x3f5c28f6
 8012abc:	bf8ccccd 	.word	0xbf8ccccd
 8012ac0:	24005a48 	.word	0x24005a48
 8012ac4:	bf48f5c3 	.word	0xbf48f5c3
 8012ac8:	3f48f5c3 	.word	0x3f48f5c3
 8012acc:	24005ad4 	.word	0x24005ad4
 8012ad0:	be75c28f 	.word	0xbe75c28f
 8012ad4:	3ea3d70a 	.word	0x3ea3d70a
 8012ad8:	24005b60 	.word	0x24005b60
 8012adc:	bf5c28f6 	.word	0xbf5c28f6
 8012ae0:	3f8ccccd 	.word	0x3f8ccccd
 8012ae4:	24005bec 	.word	0x24005bec
 8012ae8:	24005c78 	.word	0x24005c78
 8012aec:	3e75c28f 	.word	0x3e75c28f
 8012af0:	24005d08 	.word	0x24005d08
 8012af4:	3f5c28f6 	.word	0x3f5c28f6
 8012af8:	bf48f5c3 	.word	0xbf48f5c3
 8012afc:	be75c28f 	.word	0xbe75c28f
 8012b00:	bf5c28f6 	.word	0xbf5c28f6
 8012b04:	3f48f5c3 	.word	0x3f48f5c3
 8012b08:	24005914 	.word	0x24005914
 8012b0c:	24005d20 	.word	0x24005d20
 8012b10:	24005d24 	.word	0x24005d24
                        current_positions[i] = j60_motor[i].para.pos;
 8012b14:	4aa2      	ldr	r2, [pc, #648]	@ (8012da0 <j60_10_TASK+0x5dc>)
 8012b16:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8012b18:	218c      	movs	r1, #140	@ 0x8c
 8012b1a:	fb01 f303 	mul.w	r3, r1, r3
 8012b1e:	4413      	add	r3, r2
 8012b20:	3320      	adds	r3, #32
 8012b22:	681a      	ldr	r2, [r3, #0]
 8012b24:	499f      	ldr	r1, [pc, #636]	@ (8012da4 <j60_10_TASK+0x5e0>)
 8012b26:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8012b28:	009b      	lsls	r3, r3, #2
 8012b2a:	440b      	add	r3, r1
 8012b2c:	601a      	str	r2, [r3, #0]
                    for (int i = start_motor; i < end_motor; i++) {
 8012b2e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8012b30:	3301      	adds	r3, #1
 8012b32:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8012b34:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8012b36:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8012b38:	429a      	cmp	r2, r3
 8012b3a:	dbeb      	blt.n	8012b14 <j60_10_TASK+0x350>
                    }
                    
                    robot_state = POSITIONING_PHASE;
 8012b3c:	4b9a      	ldr	r3, [pc, #616]	@ (8012da8 <j60_10_TASK+0x5e4>)
 8012b3e:	2201      	movs	r2, #1
 8012b40:	701a      	strb	r2, [r3, #0]
                    state_timer = 0;
 8012b42:	4b9a      	ldr	r3, [pc, #616]	@ (8012dac <j60_10_TASK+0x5e8>)
 8012b44:	2200      	movs	r2, #0
 8012b46:	601a      	str	r2, [r3, #0]
                if (Check_All_Motors_Enabled() && (dji_remote.right_switch == 2 || dji_remote.right_switch == 3)) {
 8012b48:	bf00      	nop
                    state_timer++;
                    if (state_timer > 500) {  // 5 seconds timeout
                        robot_state = ERROR_PHASE;
                    }
                }
                break;
 8012b4a:	e126      	b.n	8012d9a <j60_10_TASK+0x5d6>
                    state_timer++;
 8012b4c:	4b97      	ldr	r3, [pc, #604]	@ (8012dac <j60_10_TASK+0x5e8>)
 8012b4e:	681b      	ldr	r3, [r3, #0]
 8012b50:	3301      	adds	r3, #1
 8012b52:	4a96      	ldr	r2, [pc, #600]	@ (8012dac <j60_10_TASK+0x5e8>)
 8012b54:	6013      	str	r3, [r2, #0]
                    if (state_timer > 500) {  // 5 seconds timeout
 8012b56:	4b95      	ldr	r3, [pc, #596]	@ (8012dac <j60_10_TASK+0x5e8>)
 8012b58:	681b      	ldr	r3, [r3, #0]
 8012b5a:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8012b5e:	f240 811c 	bls.w	8012d9a <j60_10_TASK+0x5d6>
                        robot_state = ERROR_PHASE;
 8012b62:	4b91      	ldr	r3, [pc, #580]	@ (8012da8 <j60_10_TASK+0x5e4>)
 8012b64:	2263      	movs	r2, #99	@ 0x63
 8012b66:	701a      	strb	r2, [r3, #0]
                break;
 8012b68:	e117      	b.n	8012d9a <j60_10_TASK+0x5d6>
                
            case POSITIONING_PHASE:  // Case 1: Move motors to desired position and check feedback
                Set_Motors_To_Desired_Position();
 8012b6a:	f000 faad 	bl	80130c8 <Set_Motors_To_Desired_Position>
                state_timer++;
 8012b6e:	4b8f      	ldr	r3, [pc, #572]	@ (8012dac <j60_10_TASK+0x5e8>)
 8012b70:	681b      	ldr	r3, [r3, #0]
 8012b72:	3301      	adds	r3, #1
 8012b74:	4a8d      	ldr	r2, [pc, #564]	@ (8012dac <j60_10_TASK+0x5e8>)
 8012b76:	6013      	str	r3, [r2, #0]
                
                // Allow 3 seconds for positioning
                if (state_timer > 300) {
 8012b78:	4b8c      	ldr	r3, [pc, #560]	@ (8012dac <j60_10_TASK+0x5e8>)
 8012b7a:	681b      	ldr	r3, [r3, #0]
 8012b7c:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 8012b80:	f240 811e 	bls.w	8012dc0 <j60_10_TASK+0x5fc>
                    if (Check_Motors_At_Position()) {
 8012b84:	f000 fa1a 	bl	8012fbc <Check_Motors_At_Position>
 8012b88:	4603      	mov	r3, r0
 8012b8a:	2b00      	cmp	r3, #0
 8012b8c:	d00c      	beq.n	8012ba8 <j60_10_TASK+0x3e4>
                    	if(dji_remote.right_switch == 2){
 8012b8e:	4b88      	ldr	r3, [pc, #544]	@ (8012db0 <j60_10_TASK+0x5ec>)
 8012b90:	f993 3009 	ldrsb.w	r3, [r3, #9]
 8012b94:	2b02      	cmp	r3, #2
 8012b96:	f040 8113 	bne.w	8012dc0 <j60_10_TASK+0x5fc>
                    		robot_state = NORMAL_OPERATION;
 8012b9a:	4b83      	ldr	r3, [pc, #524]	@ (8012da8 <j60_10_TASK+0x5e4>)
 8012b9c:	2202      	movs	r2, #2
 8012b9e:	701a      	strb	r2, [r3, #0]
                    		state_timer = 0;
 8012ba0:	4b82      	ldr	r3, [pc, #520]	@ (8012dac <j60_10_TASK+0x5e8>)
 8012ba2:	2200      	movs	r2, #0
 8012ba4:	601a      	str	r2, [r3, #0]

                    } else {
                        robot_state = ERROR_PHASE;  // Go to error if not at position or right switch not 2
                    }
                }
                break;
 8012ba6:	e10b      	b.n	8012dc0 <j60_10_TASK+0x5fc>
                        robot_state = ERROR_PHASE;  // Go to error if not at position or right switch not 2
 8012ba8:	4b7f      	ldr	r3, [pc, #508]	@ (8012da8 <j60_10_TASK+0x5e4>)
 8012baa:	2263      	movs	r2, #99	@ 0x63
 8012bac:	701a      	strb	r2, [r3, #0]
                break;
 8012bae:	e107      	b.n	8012dc0 <j60_10_TASK+0x5fc>
                
            case NORMAL_OPERATION:  // Case 2: Normal operation
                // Check if any active motor is offline or enable failed
                {
                    uint8_t motor_error = 0;
 8012bb0:	2300      	movs	r3, #0
 8012bb2:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
                    int start_motor = (MOTOR_CONFIG == USE_MOTORS_123) ? 0 : 3;
 8012bb6:	2300      	movs	r3, #0
 8012bb8:	2b00      	cmp	r3, #0
 8012bba:	d101      	bne.n	8012bc0 <j60_10_TASK+0x3fc>
 8012bbc:	2300      	movs	r3, #0
 8012bbe:	e000      	b.n	8012bc2 <j60_10_TASK+0x3fe>
 8012bc0:	2303      	movs	r3, #3
 8012bc2:	617b      	str	r3, [r7, #20]
                    int end_motor = (MOTOR_CONFIG == USE_MOTORS_123) ? 3 : 6;
 8012bc4:	2300      	movs	r3, #0
 8012bc6:	2b00      	cmp	r3, #0
 8012bc8:	d101      	bne.n	8012bce <j60_10_TASK+0x40a>
 8012bca:	2303      	movs	r3, #3
 8012bcc:	e000      	b.n	8012bd0 <j60_10_TASK+0x40c>
 8012bce:	2306      	movs	r3, #6
 8012bd0:	613b      	str	r3, [r7, #16]
                    
                    for (int i = start_motor; i < end_motor; i++) {
 8012bd2:	697b      	ldr	r3, [r7, #20]
 8012bd4:	637b      	str	r3, [r7, #52]	@ 0x34
 8012bd6:	e01a      	b.n	8012c0e <j60_10_TASK+0x44a>
                        if (j60_motor[i].para.enable_failed == 1 || j60_motor[i].para.online == 0) {
 8012bd8:	4a71      	ldr	r2, [pc, #452]	@ (8012da0 <j60_10_TASK+0x5dc>)
 8012bda:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8012bdc:	218c      	movs	r1, #140	@ 0x8c
 8012bde:	fb01 f303 	mul.w	r3, r1, r3
 8012be2:	4413      	add	r3, r2
 8012be4:	3360      	adds	r3, #96	@ 0x60
 8012be6:	781b      	ldrb	r3, [r3, #0]
 8012be8:	2b01      	cmp	r3, #1
 8012bea:	d009      	beq.n	8012c00 <j60_10_TASK+0x43c>
 8012bec:	4a6c      	ldr	r2, [pc, #432]	@ (8012da0 <j60_10_TASK+0x5dc>)
 8012bee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8012bf0:	218c      	movs	r1, #140	@ 0x8c
 8012bf2:	fb01 f303 	mul.w	r3, r1, r3
 8012bf6:	4413      	add	r3, r2
 8012bf8:	335c      	adds	r3, #92	@ 0x5c
 8012bfa:	681b      	ldr	r3, [r3, #0]
 8012bfc:	2b00      	cmp	r3, #0
 8012bfe:	d103      	bne.n	8012c08 <j60_10_TASK+0x444>
                            motor_error = 1;
 8012c00:	2301      	movs	r3, #1
 8012c02:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
                            break;
 8012c06:	e006      	b.n	8012c16 <j60_10_TASK+0x452>
                    for (int i = start_motor; i < end_motor; i++) {
 8012c08:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8012c0a:	3301      	adds	r3, #1
 8012c0c:	637b      	str	r3, [r7, #52]	@ 0x34
 8012c0e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8012c10:	693b      	ldr	r3, [r7, #16]
 8012c12:	429a      	cmp	r2, r3
 8012c14:	dbe0      	blt.n	8012bd8 <j60_10_TASK+0x414>
                        }
                    }
                    
                    if (motor_error) {
 8012c16:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 8012c1a:	2b00      	cmp	r3, #0
 8012c1c:	d016      	beq.n	8012c4c <j60_10_TASK+0x488>
                        // Clear commands for active motors
                        for (int i = start_motor; i < end_motor; i++) {
 8012c1e:	697b      	ldr	r3, [r7, #20]
 8012c20:	633b      	str	r3, [r7, #48]	@ 0x30
 8012c22:	e00b      	b.n	8012c3c <j60_10_TASK+0x478>
                            J60_Cmd_Clear(&j60_motor[i]);
 8012c24:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012c26:	228c      	movs	r2, #140	@ 0x8c
 8012c28:	fb02 f303 	mul.w	r3, r2, r3
 8012c2c:	4a5c      	ldr	r2, [pc, #368]	@ (8012da0 <j60_10_TASK+0x5dc>)
 8012c2e:	4413      	add	r3, r2
 8012c30:	4618      	mov	r0, r3
 8012c32:	f7ef fa7d 	bl	8002130 <J60_Cmd_Clear>
                        for (int i = start_motor; i < end_motor; i++) {
 8012c36:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012c38:	3301      	adds	r3, #1
 8012c3a:	633b      	str	r3, [r7, #48]	@ 0x30
 8012c3c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8012c3e:	693b      	ldr	r3, [r7, #16]
 8012c40:	429a      	cmp	r2, r3
 8012c42:	dbef      	blt.n	8012c24 <j60_10_TASK+0x460>
                         // pc_mcu_rx_data[2] = MOTOR2_INIT_POS;
                         // pc_mcu_rx_data[3] = MOTOR3_INIT_POS;
                         // pc_mcu_rx_data[4] = MOTOR4_INIT_POS;
                         // pc_mcu_rx_data[5] = MOTOR5_INIT_POS;
                         
                         osDelay(10);
 8012c44:	200a      	movs	r0, #10
 8012c46:	f7fc fa96 	bl	800f176 <osDelay>
                         continue;
 8012c4a:	e101      	b.n	8012e50 <j60_10_TASK+0x68c>
                     }
                 }
                 
                 // Safety check for active motors: Stop motor if torque exceeds 8.0 N路m
                 {
                     uint8_t safety_error = 0;
 8012c4c:	2300      	movs	r3, #0
 8012c4e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
                     int start_motor = (MOTOR_CONFIG == USE_MOTORS_123) ? 0 : 3;
 8012c52:	2300      	movs	r3, #0
 8012c54:	2b00      	cmp	r3, #0
 8012c56:	d101      	bne.n	8012c5c <j60_10_TASK+0x498>
 8012c58:	2300      	movs	r3, #0
 8012c5a:	e000      	b.n	8012c5e <j60_10_TASK+0x49a>
 8012c5c:	2303      	movs	r3, #3
 8012c5e:	60fb      	str	r3, [r7, #12]
                     int end_motor = (MOTOR_CONFIG == USE_MOTORS_123) ? 3 : 6;
 8012c60:	2300      	movs	r3, #0
 8012c62:	2b00      	cmp	r3, #0
 8012c64:	d101      	bne.n	8012c6a <j60_10_TASK+0x4a6>
 8012c66:	2303      	movs	r3, #3
 8012c68:	e000      	b.n	8012c6c <j60_10_TASK+0x4a8>
 8012c6a:	2306      	movs	r3, #6
 8012c6c:	60bb      	str	r3, [r7, #8]
                     
                     for (int i = start_motor; i < end_motor; i++) {
 8012c6e:	68fb      	ldr	r3, [r7, #12]
 8012c70:	62bb      	str	r3, [r7, #40]	@ 0x28
 8012c72:	e014      	b.n	8012c9e <j60_10_TASK+0x4da>
                         if (J60_Safety_Check(&j60_motor[i], 8.0f) == 1) {
 8012c74:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012c76:	228c      	movs	r2, #140	@ 0x8c
 8012c78:	fb02 f303 	mul.w	r3, r2, r3
 8012c7c:	4a48      	ldr	r2, [pc, #288]	@ (8012da0 <j60_10_TASK+0x5dc>)
 8012c7e:	4413      	add	r3, r2
 8012c80:	eeb2 0a00 	vmov.f32	s0, #32	@ 0x41000000  8.0
 8012c84:	4618      	mov	r0, r3
 8012c86:	f7ef faa4 	bl	80021d2 <J60_Safety_Check>
 8012c8a:	4603      	mov	r3, r0
 8012c8c:	2b01      	cmp	r3, #1
 8012c8e:	d103      	bne.n	8012c98 <j60_10_TASK+0x4d4>
                             safety_error = 1;
 8012c90:	2301      	movs	r3, #1
 8012c92:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
                             break;
 8012c96:	e006      	b.n	8012ca6 <j60_10_TASK+0x4e2>
                     for (int i = start_motor; i < end_motor; i++) {
 8012c98:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012c9a:	3301      	adds	r3, #1
 8012c9c:	62bb      	str	r3, [r7, #40]	@ 0x28
 8012c9e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8012ca0:	68bb      	ldr	r3, [r7, #8]
 8012ca2:	429a      	cmp	r2, r3
 8012ca4:	dbe6      	blt.n	8012c74 <j60_10_TASK+0x4b0>
                         }
                     }
                     
                     if (safety_error) {
 8012ca6:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8012caa:	2b00      	cmp	r3, #0
 8012cac:	d005      	beq.n	8012cba <j60_10_TASK+0x4f6>
                         // One or more motors in safety stop - alert
                         Buzzer_Alert();
 8012cae:	f7ee fe93 	bl	80019d8 <Buzzer_Alert>
                         osDelay(10);
 8012cb2:	200a      	movs	r0, #10
 8012cb4:	f7fc fa5f 	bl	800f176 <osDelay>
                         continue;
 8012cb8:	e0ca      	b.n	8012e50 <j60_10_TASK+0x68c>
                                 // Generate sine wave: amplitude = 1 rad, period = 2 seconds (frequency  0.16 Hz)
                 // target_position = (3.142f/2.0f) * sinf(time_counter);
                 
                 // Set motor commands for active motors only
                 {
                     int start_motor = (MOTOR_CONFIG == USE_MOTORS_123) ? 0 : 3;
 8012cba:	2300      	movs	r3, #0
 8012cbc:	2b00      	cmp	r3, #0
 8012cbe:	d101      	bne.n	8012cc4 <j60_10_TASK+0x500>
 8012cc0:	2300      	movs	r3, #0
 8012cc2:	e000      	b.n	8012cc6 <j60_10_TASK+0x502>
 8012cc4:	2303      	movs	r3, #3
 8012cc6:	607b      	str	r3, [r7, #4]
                     int end_motor = (MOTOR_CONFIG == USE_MOTORS_123) ? 3 : 6;
 8012cc8:	2300      	movs	r3, #0
 8012cca:	2b00      	cmp	r3, #0
 8012ccc:	d101      	bne.n	8012cd2 <j60_10_TASK+0x50e>
 8012cce:	2303      	movs	r3, #3
 8012cd0:	e000      	b.n	8012cd4 <j60_10_TASK+0x510>
 8012cd2:	2306      	movs	r3, #6
 8012cd4:	603b      	str	r3, [r7, #0]
                     
                     for (int i = start_motor; i < end_motor; i++) {
 8012cd6:	687b      	ldr	r3, [r7, #4]
 8012cd8:	627b      	str	r3, [r7, #36]	@ 0x24
 8012cda:	e035      	b.n	8012d48 <j60_10_TASK+0x584>
                         j60_motor[i].cmd.pos_set = pc_mcu_rx_data[i];  // Position from PC
 8012cdc:	4a35      	ldr	r2, [pc, #212]	@ (8012db4 <j60_10_TASK+0x5f0>)
 8012cde:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012ce0:	009b      	lsls	r3, r3, #2
 8012ce2:	4413      	add	r3, r2
 8012ce4:	681a      	ldr	r2, [r3, #0]
 8012ce6:	492e      	ldr	r1, [pc, #184]	@ (8012da0 <j60_10_TASK+0x5dc>)
 8012ce8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012cea:	208c      	movs	r0, #140	@ 0x8c
 8012cec:	fb00 f303 	mul.w	r3, r0, r3
 8012cf0:	440b      	add	r3, r1
 8012cf2:	3364      	adds	r3, #100	@ 0x64
 8012cf4:	601a      	str	r2, [r3, #0]
                         j60_motor[i].cmd.vel_set = 0.0f;    // No velocity
 8012cf6:	4a2a      	ldr	r2, [pc, #168]	@ (8012da0 <j60_10_TASK+0x5dc>)
 8012cf8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012cfa:	218c      	movs	r1, #140	@ 0x8c
 8012cfc:	fb01 f303 	mul.w	r3, r1, r3
 8012d00:	4413      	add	r3, r2
 8012d02:	3368      	adds	r3, #104	@ 0x68
 8012d04:	f04f 0200 	mov.w	r2, #0
 8012d08:	601a      	str	r2, [r3, #0]
                         j60_motor[i].cmd.kp_set = 45.0f;   // Position gain
 8012d0a:	4a25      	ldr	r2, [pc, #148]	@ (8012da0 <j60_10_TASK+0x5dc>)
 8012d0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012d0e:	218c      	movs	r1, #140	@ 0x8c
 8012d10:	fb01 f303 	mul.w	r3, r1, r3
 8012d14:	4413      	add	r3, r2
 8012d16:	336c      	adds	r3, #108	@ 0x6c
 8012d18:	4a27      	ldr	r2, [pc, #156]	@ (8012db8 <j60_10_TASK+0x5f4>)
 8012d1a:	601a      	str	r2, [r3, #0]
                         j60_motor[i].cmd.kd_set = 4.5f;     // Damping gain
 8012d1c:	4a20      	ldr	r2, [pc, #128]	@ (8012da0 <j60_10_TASK+0x5dc>)
 8012d1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012d20:	218c      	movs	r1, #140	@ 0x8c
 8012d22:	fb01 f303 	mul.w	r3, r1, r3
 8012d26:	4413      	add	r3, r2
 8012d28:	3370      	adds	r3, #112	@ 0x70
 8012d2a:	4a24      	ldr	r2, [pc, #144]	@ (8012dbc <j60_10_TASK+0x5f8>)
 8012d2c:	601a      	str	r2, [r3, #0]
                         j60_motor[i].cmd.tor_set = 0.0f;    // No torque
 8012d2e:	4a1c      	ldr	r2, [pc, #112]	@ (8012da0 <j60_10_TASK+0x5dc>)
 8012d30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012d32:	218c      	movs	r1, #140	@ 0x8c
 8012d34:	fb01 f303 	mul.w	r3, r1, r3
 8012d38:	4413      	add	r3, r2
 8012d3a:	3374      	adds	r3, #116	@ 0x74
 8012d3c:	f04f 0200 	mov.w	r2, #0
 8012d40:	601a      	str	r2, [r3, #0]
                     for (int i = start_motor; i < end_motor; i++) {
 8012d42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012d44:	3301      	adds	r3, #1
 8012d46:	627b      	str	r3, [r7, #36]	@ 0x24
 8012d48:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8012d4a:	683b      	ldr	r3, [r7, #0]
 8012d4c:	429a      	cmp	r2, r3
 8012d4e:	dbc5      	blt.n	8012cdc <j60_10_TASK+0x518>
                     }
                 }
                 break;
 8012d50:	e037      	b.n	8012dc2 <j60_10_TASK+0x5fe>
                
            case ERROR_PHASE:  // Case 99: Error handling
                // Clear commands for active motors
                {
                    int start_motor = (MOTOR_CONFIG == USE_MOTORS_123) ? 0 : 3;
 8012d52:	2300      	movs	r3, #0
 8012d54:	2b00      	cmp	r3, #0
 8012d56:	d101      	bne.n	8012d5c <j60_10_TASK+0x598>
 8012d58:	2300      	movs	r3, #0
 8012d5a:	e000      	b.n	8012d5e <j60_10_TASK+0x59a>
 8012d5c:	2303      	movs	r3, #3
 8012d5e:	61fb      	str	r3, [r7, #28]
                    int end_motor = (MOTOR_CONFIG == USE_MOTORS_123) ? 3 : 6;
 8012d60:	2300      	movs	r3, #0
 8012d62:	2b00      	cmp	r3, #0
 8012d64:	d101      	bne.n	8012d6a <j60_10_TASK+0x5a6>
 8012d66:	2303      	movs	r3, #3
 8012d68:	e000      	b.n	8012d6c <j60_10_TASK+0x5a8>
 8012d6a:	2306      	movs	r3, #6
 8012d6c:	61bb      	str	r3, [r7, #24]
                    for (int i = start_motor; i < end_motor; i++) {
 8012d6e:	69fb      	ldr	r3, [r7, #28]
 8012d70:	623b      	str	r3, [r7, #32]
 8012d72:	e00b      	b.n	8012d8c <j60_10_TASK+0x5c8>
                        J60_Cmd_Clear(&j60_motor[i]);
 8012d74:	6a3b      	ldr	r3, [r7, #32]
 8012d76:	228c      	movs	r2, #140	@ 0x8c
 8012d78:	fb02 f303 	mul.w	r3, r2, r3
 8012d7c:	4a08      	ldr	r2, [pc, #32]	@ (8012da0 <j60_10_TASK+0x5dc>)
 8012d7e:	4413      	add	r3, r2
 8012d80:	4618      	mov	r0, r3
 8012d82:	f7ef f9d5 	bl	8002130 <J60_Cmd_Clear>
                    for (int i = start_motor; i < end_motor; i++) {
 8012d86:	6a3b      	ldr	r3, [r7, #32]
 8012d88:	3301      	adds	r3, #1
 8012d8a:	623b      	str	r3, [r7, #32]
 8012d8c:	6a3a      	ldr	r2, [r7, #32]
 8012d8e:	69bb      	ldr	r3, [r7, #24]
 8012d90:	429a      	cmp	r2, r3
 8012d92:	dbef      	blt.n	8012d74 <j60_10_TASK+0x5b0>
                    }
                }
                
                // Start beeping
                Buzzer_Alert();
 8012d94:	f7ee fe20 	bl	80019d8 <Buzzer_Alert>
                
                // Stay in error state until remote is cycled
                break;
 8012d98:	e013      	b.n	8012dc2 <j60_10_TASK+0x5fe>
                break;
 8012d9a:	bf00      	nop
 8012d9c:	e011      	b.n	8012dc2 <j60_10_TASK+0x5fe>
 8012d9e:	bf00      	nop
 8012da0:	240059bc 	.word	0x240059bc
 8012da4:	24005d08 	.word	0x24005d08
 8012da8:	24005d20 	.word	0x24005d20
 8012dac:	24005d24 	.word	0x24005d24
 8012db0:	24005914 	.word	0x24005914
 8012db4:	24000050 	.word	0x24000050
 8012db8:	42340000 	.word	0x42340000
 8012dbc:	40900000 	.word	0x40900000
                break;
 8012dc0:	bf00      	nop
        }
        
        // Send commands to active motors only
        if (MOTOR_CONFIG == USE_MOTORS_123) {
 8012dc2:	2300      	movs	r3, #0
 8012dc4:	2b00      	cmp	r3, #0
 8012dc6:	d10c      	bne.n	8012de2 <j60_10_TASK+0x61e>
            Send_J60_Motor_Command(&j60_motor[0]);
 8012dc8:	4822      	ldr	r0, [pc, #136]	@ (8012e54 <j60_10_TASK+0x690>)
 8012dca:	f7ee ff9d 	bl	8001d08 <Send_J60_Motor_Command>
            Send_J60_Motor_Command(&j60_motor[1]);
 8012dce:	4822      	ldr	r0, [pc, #136]	@ (8012e58 <j60_10_TASK+0x694>)
 8012dd0:	f7ee ff9a 	bl	8001d08 <Send_J60_Motor_Command>
            osDelay(1);
 8012dd4:	2001      	movs	r0, #1
 8012dd6:	f7fc f9ce 	bl	800f176 <osDelay>
            Send_J60_Motor_Command(&j60_motor[2]);
 8012dda:	4820      	ldr	r0, [pc, #128]	@ (8012e5c <j60_10_TASK+0x698>)
 8012ddc:	f7ee ff94 	bl	8001d08 <Send_J60_Motor_Command>
 8012de0:	e027      	b.n	8012e32 <j60_10_TASK+0x66e>
        } else if (MOTOR_CONFIG == USE_MOTORS_456) {
 8012de2:	2300      	movs	r3, #0
 8012de4:	2b01      	cmp	r3, #1
 8012de6:	d10c      	bne.n	8012e02 <j60_10_TASK+0x63e>
            Send_J60_Motor_Command(&j60_motor[3]);
 8012de8:	481d      	ldr	r0, [pc, #116]	@ (8012e60 <j60_10_TASK+0x69c>)
 8012dea:	f7ee ff8d 	bl	8001d08 <Send_J60_Motor_Command>
            Send_J60_Motor_Command(&j60_motor[4]);
 8012dee:	481d      	ldr	r0, [pc, #116]	@ (8012e64 <j60_10_TASK+0x6a0>)
 8012df0:	f7ee ff8a 	bl	8001d08 <Send_J60_Motor_Command>
            osDelay(1);
 8012df4:	2001      	movs	r0, #1
 8012df6:	f7fc f9be 	bl	800f176 <osDelay>
            Send_J60_Motor_Command(&j60_motor[5]);
 8012dfa:	481b      	ldr	r0, [pc, #108]	@ (8012e68 <j60_10_TASK+0x6a4>)
 8012dfc:	f7ee ff84 	bl	8001d08 <Send_J60_Motor_Command>
 8012e00:	e017      	b.n	8012e32 <j60_10_TASK+0x66e>
        } else { // USE_ALL_MOTORS
            Send_J60_Motor_Command(&j60_motor[0]);
 8012e02:	4814      	ldr	r0, [pc, #80]	@ (8012e54 <j60_10_TASK+0x690>)
 8012e04:	f7ee ff80 	bl	8001d08 <Send_J60_Motor_Command>
            Send_J60_Motor_Command(&j60_motor[1]);
 8012e08:	4813      	ldr	r0, [pc, #76]	@ (8012e58 <j60_10_TASK+0x694>)
 8012e0a:	f7ee ff7d 	bl	8001d08 <Send_J60_Motor_Command>
            osDelay(1);
 8012e0e:	2001      	movs	r0, #1
 8012e10:	f7fc f9b1 	bl	800f176 <osDelay>
            Send_J60_Motor_Command(&j60_motor[2]);
 8012e14:	4811      	ldr	r0, [pc, #68]	@ (8012e5c <j60_10_TASK+0x698>)
 8012e16:	f7ee ff77 	bl	8001d08 <Send_J60_Motor_Command>
            Send_J60_Motor_Command(&j60_motor[3]);
 8012e1a:	4811      	ldr	r0, [pc, #68]	@ (8012e60 <j60_10_TASK+0x69c>)
 8012e1c:	f7ee ff74 	bl	8001d08 <Send_J60_Motor_Command>
            osDelay(1);
 8012e20:	2001      	movs	r0, #1
 8012e22:	f7fc f9a8 	bl	800f176 <osDelay>
            Send_J60_Motor_Command(&j60_motor[4]);
 8012e26:	480f      	ldr	r0, [pc, #60]	@ (8012e64 <j60_10_TASK+0x6a0>)
 8012e28:	f7ee ff6e 	bl	8001d08 <Send_J60_Motor_Command>
            Send_J60_Motor_Command(&j60_motor[5]);
 8012e2c:	480e      	ldr	r0, [pc, #56]	@ (8012e68 <j60_10_TASK+0x6a4>)
 8012e2e:	f7ee ff6b 	bl	8001d08 <Send_J60_Motor_Command>
        }
        
        // Increment time (10ms per loop = 0.01 seconds)
        time_counter += 0.01f;
 8012e32:	4b0e      	ldr	r3, [pc, #56]	@ (8012e6c <j60_10_TASK+0x6a8>)
 8012e34:	edd3 7a00 	vldr	s15, [r3]
 8012e38:	ed9f 7a0d 	vldr	s14, [pc, #52]	@ 8012e70 <j60_10_TASK+0x6ac>
 8012e3c:	ee77 7a87 	vadd.f32	s15, s15, s14
 8012e40:	4b0a      	ldr	r3, [pc, #40]	@ (8012e6c <j60_10_TASK+0x6a8>)
 8012e42:	edc3 7a00 	vstr	s15, [r3]
        J60_10_MOTOR_ONLINE_CHECK();
 8012e46:	f000 f815 	bl	8012e74 <J60_10_MOTOR_ONLINE_CHECK>
        // DJI_NDJ_REMOTE_CHECK_ONLINE(); // Check remote online status
        osDelay(10);  // Wait 10ms for reasonable CAN bus timing
 8012e4a:	200a      	movs	r0, #10
 8012e4c:	f7fc f993 	bl	800f176 <osDelay>
        if (dji_remote.online == 0 || dji_remote.right_switch == 1) {
 8012e50:	e559      	b.n	8012906 <j60_10_TASK+0x142>
 8012e52:	bf00      	nop
 8012e54:	240059bc 	.word	0x240059bc
 8012e58:	24005a48 	.word	0x24005a48
 8012e5c:	24005ad4 	.word	0x24005ad4
 8012e60:	24005b60 	.word	0x24005b60
 8012e64:	24005bec 	.word	0x24005bec
 8012e68:	24005c78 	.word	0x24005c78
 8012e6c:	24005d04 	.word	0x24005d04
 8012e70:	3c23d70a 	.word	0x3c23d70a

08012e74 <J60_10_MOTOR_ONLINE_CHECK>:
    }
}

void J60_10_MOTOR_ONLINE_CHECK(void){
 8012e74:	b480      	push	{r7}
 8012e76:	b085      	sub	sp, #20
 8012e78:	af00      	add	r7, sp, #0
    int start_motor, end_motor;
    
    if (MOTOR_CONFIG == USE_MOTORS_123) {
 8012e7a:	2300      	movs	r3, #0
 8012e7c:	2b00      	cmp	r3, #0
 8012e7e:	d104      	bne.n	8012e8a <J60_10_MOTOR_ONLINE_CHECK+0x16>
        start_motor = 0;
 8012e80:	2300      	movs	r3, #0
 8012e82:	60fb      	str	r3, [r7, #12]
        end_motor = 3;
 8012e84:	2303      	movs	r3, #3
 8012e86:	60bb      	str	r3, [r7, #8]
 8012e88:	e00b      	b.n	8012ea2 <J60_10_MOTOR_ONLINE_CHECK+0x2e>
    } else if (MOTOR_CONFIG == USE_MOTORS_456) {
 8012e8a:	2300      	movs	r3, #0
 8012e8c:	2b01      	cmp	r3, #1
 8012e8e:	d104      	bne.n	8012e9a <J60_10_MOTOR_ONLINE_CHECK+0x26>
        start_motor = 3;
 8012e90:	2303      	movs	r3, #3
 8012e92:	60fb      	str	r3, [r7, #12]
        end_motor = 6;
 8012e94:	2306      	movs	r3, #6
 8012e96:	60bb      	str	r3, [r7, #8]
 8012e98:	e003      	b.n	8012ea2 <J60_10_MOTOR_ONLINE_CHECK+0x2e>
    } else { // USE_ALL_MOTORS
        start_motor = 0;
 8012e9a:	2300      	movs	r3, #0
 8012e9c:	60fb      	str	r3, [r7, #12]
        end_motor = 6;
 8012e9e:	2306      	movs	r3, #6
 8012ea0:	60bb      	str	r3, [r7, #8]
    }
    
    // Check online status for active motors only
    for (int i = start_motor; i < end_motor; i++) {
 8012ea2:	68fb      	ldr	r3, [r7, #12]
 8012ea4:	607b      	str	r3, [r7, #4]
 8012ea6:	e01f      	b.n	8012ee8 <J60_10_MOTOR_ONLINE_CHECK+0x74>
        if (j60_motor[i].para.ping > 5){
 8012ea8:	4a23      	ldr	r2, [pc, #140]	@ (8012f38 <J60_10_MOTOR_ONLINE_CHECK+0xc4>)
 8012eaa:	687b      	ldr	r3, [r7, #4]
 8012eac:	218c      	movs	r1, #140	@ 0x8c
 8012eae:	fb01 f303 	mul.w	r3, r1, r3
 8012eb2:	4413      	add	r3, r2
 8012eb4:	3358      	adds	r3, #88	@ 0x58
 8012eb6:	681b      	ldr	r3, [r3, #0]
 8012eb8:	2b05      	cmp	r3, #5
 8012eba:	dd09      	ble.n	8012ed0 <J60_10_MOTOR_ONLINE_CHECK+0x5c>
            j60_motor[i].para.online = 0;
 8012ebc:	4a1e      	ldr	r2, [pc, #120]	@ (8012f38 <J60_10_MOTOR_ONLINE_CHECK+0xc4>)
 8012ebe:	687b      	ldr	r3, [r7, #4]
 8012ec0:	218c      	movs	r1, #140	@ 0x8c
 8012ec2:	fb01 f303 	mul.w	r3, r1, r3
 8012ec6:	4413      	add	r3, r2
 8012ec8:	335c      	adds	r3, #92	@ 0x5c
 8012eca:	2200      	movs	r2, #0
 8012ecc:	601a      	str	r2, [r3, #0]
 8012ece:	e008      	b.n	8012ee2 <J60_10_MOTOR_ONLINE_CHECK+0x6e>
        }else{
            j60_motor[i].para.online = 1;
 8012ed0:	4a19      	ldr	r2, [pc, #100]	@ (8012f38 <J60_10_MOTOR_ONLINE_CHECK+0xc4>)
 8012ed2:	687b      	ldr	r3, [r7, #4]
 8012ed4:	218c      	movs	r1, #140	@ 0x8c
 8012ed6:	fb01 f303 	mul.w	r3, r1, r3
 8012eda:	4413      	add	r3, r2
 8012edc:	335c      	adds	r3, #92	@ 0x5c
 8012ede:	2201      	movs	r2, #1
 8012ee0:	601a      	str	r2, [r3, #0]
    for (int i = start_motor; i < end_motor; i++) {
 8012ee2:	687b      	ldr	r3, [r7, #4]
 8012ee4:	3301      	adds	r3, #1
 8012ee6:	607b      	str	r3, [r7, #4]
 8012ee8:	687a      	ldr	r2, [r7, #4]
 8012eea:	68bb      	ldr	r3, [r7, #8]
 8012eec:	429a      	cmp	r2, r3
 8012eee:	dbdb      	blt.n	8012ea8 <J60_10_MOTOR_ONLINE_CHECK+0x34>
        }
    }
    
    // Set inactive motors as offline to avoid interference (only if not using all motors)
    if (MOTOR_CONFIG == USE_MOTORS_123) {
 8012ef0:	2300      	movs	r3, #0
 8012ef2:	2b00      	cmp	r3, #0
 8012ef4:	d10c      	bne.n	8012f10 <J60_10_MOTOR_ONLINE_CHECK+0x9c>
        // Motors 3,4,5 are inactive
        j60_motor[3].para.online = 0;
 8012ef6:	4b10      	ldr	r3, [pc, #64]	@ (8012f38 <J60_10_MOTOR_ONLINE_CHECK+0xc4>)
 8012ef8:	2200      	movs	r2, #0
 8012efa:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
        j60_motor[4].para.online = 0;
 8012efe:	4b0e      	ldr	r3, [pc, #56]	@ (8012f38 <J60_10_MOTOR_ONLINE_CHECK+0xc4>)
 8012f00:	2200      	movs	r2, #0
 8012f02:	f8c3 228c 	str.w	r2, [r3, #652]	@ 0x28c
        j60_motor[5].para.online = 0;
 8012f06:	4b0c      	ldr	r3, [pc, #48]	@ (8012f38 <J60_10_MOTOR_ONLINE_CHECK+0xc4>)
 8012f08:	2200      	movs	r2, #0
 8012f0a:	f8c3 2318 	str.w	r2, [r3, #792]	@ 0x318
        j60_motor[0].para.online = 0;
        j60_motor[1].para.online = 0;
        j60_motor[2].para.online = 0;
    }
    // If USE_ALL_MOTORS, no motors need to be set offline
}
 8012f0e:	e00d      	b.n	8012f2c <J60_10_MOTOR_ONLINE_CHECK+0xb8>
    } else if (MOTOR_CONFIG == USE_MOTORS_456) {
 8012f10:	2300      	movs	r3, #0
 8012f12:	2b01      	cmp	r3, #1
 8012f14:	d10a      	bne.n	8012f2c <J60_10_MOTOR_ONLINE_CHECK+0xb8>
        j60_motor[0].para.online = 0;
 8012f16:	4b08      	ldr	r3, [pc, #32]	@ (8012f38 <J60_10_MOTOR_ONLINE_CHECK+0xc4>)
 8012f18:	2200      	movs	r2, #0
 8012f1a:	65da      	str	r2, [r3, #92]	@ 0x5c
        j60_motor[1].para.online = 0;
 8012f1c:	4b06      	ldr	r3, [pc, #24]	@ (8012f38 <J60_10_MOTOR_ONLINE_CHECK+0xc4>)
 8012f1e:	2200      	movs	r2, #0
 8012f20:	f8c3 20e8 	str.w	r2, [r3, #232]	@ 0xe8
        j60_motor[2].para.online = 0;
 8012f24:	4b04      	ldr	r3, [pc, #16]	@ (8012f38 <J60_10_MOTOR_ONLINE_CHECK+0xc4>)
 8012f26:	2200      	movs	r2, #0
 8012f28:	f8c3 2174 	str.w	r2, [r3, #372]	@ 0x174
}
 8012f2c:	bf00      	nop
 8012f2e:	3714      	adds	r7, #20
 8012f30:	46bd      	mov	sp, r7
 8012f32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012f36:	4770      	bx	lr
 8012f38:	240059bc 	.word	0x240059bc

08012f3c <Check_All_Motors_Enabled>:

uint8_t Check_All_Motors_Enabled(void) {
 8012f3c:	b480      	push	{r7}
 8012f3e:	b085      	sub	sp, #20
 8012f40:	af00      	add	r7, sp, #0
    int start_motor, end_motor;
    
    if (MOTOR_CONFIG == USE_MOTORS_123) {
 8012f42:	2300      	movs	r3, #0
 8012f44:	2b00      	cmp	r3, #0
 8012f46:	d104      	bne.n	8012f52 <Check_All_Motors_Enabled+0x16>
        start_motor = 0;
 8012f48:	2300      	movs	r3, #0
 8012f4a:	60fb      	str	r3, [r7, #12]
        end_motor = 3;
 8012f4c:	2303      	movs	r3, #3
 8012f4e:	60bb      	str	r3, [r7, #8]
 8012f50:	e00b      	b.n	8012f6a <Check_All_Motors_Enabled+0x2e>
    } else if (MOTOR_CONFIG == USE_MOTORS_456) {
 8012f52:	2300      	movs	r3, #0
 8012f54:	2b01      	cmp	r3, #1
 8012f56:	d104      	bne.n	8012f62 <Check_All_Motors_Enabled+0x26>
        start_motor = 3;
 8012f58:	2303      	movs	r3, #3
 8012f5a:	60fb      	str	r3, [r7, #12]
        end_motor = 6;
 8012f5c:	2306      	movs	r3, #6
 8012f5e:	60bb      	str	r3, [r7, #8]
 8012f60:	e003      	b.n	8012f6a <Check_All_Motors_Enabled+0x2e>
    } else { // USE_ALL_MOTORS
        start_motor = 0;
 8012f62:	2300      	movs	r3, #0
 8012f64:	60fb      	str	r3, [r7, #12]
        end_motor = 6;
 8012f66:	2306      	movs	r3, #6
 8012f68:	60bb      	str	r3, [r7, #8]
    }
    
    for (int i = start_motor; i < end_motor; i++) {
 8012f6a:	68fb      	ldr	r3, [r7, #12]
 8012f6c:	607b      	str	r3, [r7, #4]
 8012f6e:	e018      	b.n	8012fa2 <Check_All_Motors_Enabled+0x66>
        if (j60_motor[i].para.enable_failed == 1 || j60_motor[i].para.online == 0) {
 8012f70:	4a11      	ldr	r2, [pc, #68]	@ (8012fb8 <Check_All_Motors_Enabled+0x7c>)
 8012f72:	687b      	ldr	r3, [r7, #4]
 8012f74:	218c      	movs	r1, #140	@ 0x8c
 8012f76:	fb01 f303 	mul.w	r3, r1, r3
 8012f7a:	4413      	add	r3, r2
 8012f7c:	3360      	adds	r3, #96	@ 0x60
 8012f7e:	781b      	ldrb	r3, [r3, #0]
 8012f80:	2b01      	cmp	r3, #1
 8012f82:	d009      	beq.n	8012f98 <Check_All_Motors_Enabled+0x5c>
 8012f84:	4a0c      	ldr	r2, [pc, #48]	@ (8012fb8 <Check_All_Motors_Enabled+0x7c>)
 8012f86:	687b      	ldr	r3, [r7, #4]
 8012f88:	218c      	movs	r1, #140	@ 0x8c
 8012f8a:	fb01 f303 	mul.w	r3, r1, r3
 8012f8e:	4413      	add	r3, r2
 8012f90:	335c      	adds	r3, #92	@ 0x5c
 8012f92:	681b      	ldr	r3, [r3, #0]
 8012f94:	2b00      	cmp	r3, #0
 8012f96:	d101      	bne.n	8012f9c <Check_All_Motors_Enabled+0x60>
            return 0; // Not all motors enabled or online
 8012f98:	2300      	movs	r3, #0
 8012f9a:	e007      	b.n	8012fac <Check_All_Motors_Enabled+0x70>
    for (int i = start_motor; i < end_motor; i++) {
 8012f9c:	687b      	ldr	r3, [r7, #4]
 8012f9e:	3301      	adds	r3, #1
 8012fa0:	607b      	str	r3, [r7, #4]
 8012fa2:	687a      	ldr	r2, [r7, #4]
 8012fa4:	68bb      	ldr	r3, [r7, #8]
 8012fa6:	429a      	cmp	r2, r3
 8012fa8:	dbe2      	blt.n	8012f70 <Check_All_Motors_Enabled+0x34>
        }
    }
    return 1; // All motors enabled and online
 8012faa:	2301      	movs	r3, #1
}
 8012fac:	4618      	mov	r0, r3
 8012fae:	3714      	adds	r7, #20
 8012fb0:	46bd      	mov	sp, r7
 8012fb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012fb6:	4770      	bx	lr
 8012fb8:	240059bc 	.word	0x240059bc

08012fbc <Check_Motors_At_Position>:

uint8_t Check_Motors_At_Position(void) {
 8012fbc:	b480      	push	{r7}
 8012fbe:	b08b      	sub	sp, #44	@ 0x2c
 8012fc0:	af00      	add	r7, sp, #0
    float desired_positions[6] = {MOTOR0_DESIRED_POS, MOTOR1_DESIRED_POS, MOTOR2_DESIRED_POS, 
 8012fc2:	f04f 0300 	mov.w	r3, #0
 8012fc6:	603b      	str	r3, [r7, #0]
 8012fc8:	f04f 0300 	mov.w	r3, #0
 8012fcc:	607b      	str	r3, [r7, #4]
 8012fce:	4b38      	ldr	r3, [pc, #224]	@ (80130b0 <Check_Motors_At_Position+0xf4>)
 8012fd0:	60bb      	str	r3, [r7, #8]
 8012fd2:	f04f 0300 	mov.w	r3, #0
 8012fd6:	60fb      	str	r3, [r7, #12]
 8012fd8:	f04f 0300 	mov.w	r3, #0
 8012fdc:	613b      	str	r3, [r7, #16]
 8012fde:	4b35      	ldr	r3, [pc, #212]	@ (80130b4 <Check_Motors_At_Position+0xf8>)
 8012fe0:	617b      	str	r3, [r7, #20]
                                  MOTOR3_DESIRED_POS, MOTOR4_DESIRED_POS, MOTOR5_DESIRED_POS};
    
    int start_motor, end_motor;
    
    if (MOTOR_CONFIG == USE_MOTORS_123) {
 8012fe2:	2300      	movs	r3, #0
 8012fe4:	2b00      	cmp	r3, #0
 8012fe6:	d104      	bne.n	8012ff2 <Check_Motors_At_Position+0x36>
        start_motor = 0;
 8012fe8:	2300      	movs	r3, #0
 8012fea:	627b      	str	r3, [r7, #36]	@ 0x24
        end_motor = 3;
 8012fec:	2303      	movs	r3, #3
 8012fee:	623b      	str	r3, [r7, #32]
 8012ff0:	e00b      	b.n	801300a <Check_Motors_At_Position+0x4e>
    } else if (MOTOR_CONFIG == USE_MOTORS_456) {
 8012ff2:	2300      	movs	r3, #0
 8012ff4:	2b01      	cmp	r3, #1
 8012ff6:	d104      	bne.n	8013002 <Check_Motors_At_Position+0x46>
        start_motor = 3;
 8012ff8:	2303      	movs	r3, #3
 8012ffa:	627b      	str	r3, [r7, #36]	@ 0x24
        end_motor = 6;
 8012ffc:	2306      	movs	r3, #6
 8012ffe:	623b      	str	r3, [r7, #32]
 8013000:	e003      	b.n	801300a <Check_Motors_At_Position+0x4e>
    } else { // USE_ALL_MOTORS
        start_motor = 0;
 8013002:	2300      	movs	r3, #0
 8013004:	627b      	str	r3, [r7, #36]	@ 0x24
        end_motor = 6;
 8013006:	2306      	movs	r3, #6
 8013008:	623b      	str	r3, [r7, #32]
    }
    
    // First check if all current_positions have reached desired positions
    for (int i = start_motor; i < end_motor; i++) {
 801300a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801300c:	61fb      	str	r3, [r7, #28]
 801300e:	e01c      	b.n	801304a <Check_Motors_At_Position+0x8e>
        if (fabs(current_positions[i] - desired_positions[i]) > 0.001f) {
 8013010:	4a29      	ldr	r2, [pc, #164]	@ (80130b8 <Check_Motors_At_Position+0xfc>)
 8013012:	69fb      	ldr	r3, [r7, #28]
 8013014:	009b      	lsls	r3, r3, #2
 8013016:	4413      	add	r3, r2
 8013018:	ed93 7a00 	vldr	s14, [r3]
 801301c:	69fb      	ldr	r3, [r7, #28]
 801301e:	009b      	lsls	r3, r3, #2
 8013020:	3328      	adds	r3, #40	@ 0x28
 8013022:	443b      	add	r3, r7
 8013024:	3b28      	subs	r3, #40	@ 0x28
 8013026:	edd3 7a00 	vldr	s15, [r3]
 801302a:	ee77 7a67 	vsub.f32	s15, s14, s15
 801302e:	eef0 7ae7 	vabs.f32	s15, s15
 8013032:	ed9f 7a22 	vldr	s14, [pc, #136]	@ 80130bc <Check_Motors_At_Position+0x100>
 8013036:	eef4 7ac7 	vcmpe.f32	s15, s14
 801303a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801303e:	dd01      	ble.n	8013044 <Check_Motors_At_Position+0x88>
            return 0; // Not all target positions have been reached
 8013040:	2300      	movs	r3, #0
 8013042:	e02e      	b.n	80130a2 <Check_Motors_At_Position+0xe6>
    for (int i = start_motor; i < end_motor; i++) {
 8013044:	69fb      	ldr	r3, [r7, #28]
 8013046:	3301      	adds	r3, #1
 8013048:	61fb      	str	r3, [r7, #28]
 801304a:	69fa      	ldr	r2, [r7, #28]
 801304c:	6a3b      	ldr	r3, [r7, #32]
 801304e:	429a      	cmp	r2, r3
 8013050:	dbde      	blt.n	8013010 <Check_Motors_At_Position+0x54>
        }
    }
    
    // Then check if the actual motor positions match the target positions
    for (int i = start_motor; i < end_motor; i++) {
 8013052:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013054:	61bb      	str	r3, [r7, #24]
 8013056:	e01f      	b.n	8013098 <Check_Motors_At_Position+0xdc>
        // Check if the motor's current position is within the tolerance of its desired position
        if (fabs(j60_motor[i].para.pos - desired_positions[i]) > POSITION_TOLERANCE) {
 8013058:	4a19      	ldr	r2, [pc, #100]	@ (80130c0 <Check_Motors_At_Position+0x104>)
 801305a:	69bb      	ldr	r3, [r7, #24]
 801305c:	218c      	movs	r1, #140	@ 0x8c
 801305e:	fb01 f303 	mul.w	r3, r1, r3
 8013062:	4413      	add	r3, r2
 8013064:	3320      	adds	r3, #32
 8013066:	ed93 7a00 	vldr	s14, [r3]
 801306a:	69bb      	ldr	r3, [r7, #24]
 801306c:	009b      	lsls	r3, r3, #2
 801306e:	3328      	adds	r3, #40	@ 0x28
 8013070:	443b      	add	r3, r7
 8013072:	3b28      	subs	r3, #40	@ 0x28
 8013074:	edd3 7a00 	vldr	s15, [r3]
 8013078:	ee77 7a67 	vsub.f32	s15, s14, s15
 801307c:	eef0 7ae7 	vabs.f32	s15, s15
 8013080:	ed9f 7a10 	vldr	s14, [pc, #64]	@ 80130c4 <Check_Motors_At_Position+0x108>
 8013084:	eef4 7ac7 	vcmpe.f32	s15, s14
 8013088:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801308c:	dd01      	ble.n	8013092 <Check_Motors_At_Position+0xd6>
            return 0; // Not all motors at desired position
 801308e:	2300      	movs	r3, #0
 8013090:	e007      	b.n	80130a2 <Check_Motors_At_Position+0xe6>
    for (int i = start_motor; i < end_motor; i++) {
 8013092:	69bb      	ldr	r3, [r7, #24]
 8013094:	3301      	adds	r3, #1
 8013096:	61bb      	str	r3, [r7, #24]
 8013098:	69ba      	ldr	r2, [r7, #24]
 801309a:	6a3b      	ldr	r3, [r7, #32]
 801309c:	429a      	cmp	r2, r3
 801309e:	dbdb      	blt.n	8013058 <Check_Motors_At_Position+0x9c>
        }
    }
    return 1; // All motors at desired position
 80130a0:	2301      	movs	r3, #1
}
 80130a2:	4618      	mov	r0, r3
 80130a4:	372c      	adds	r7, #44	@ 0x2c
 80130a6:	46bd      	mov	sp, r7
 80130a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80130ac:	4770      	bx	lr
 80130ae:	bf00      	nop
 80130b0:	bf48f5c3 	.word	0xbf48f5c3
 80130b4:	3f48f5c3 	.word	0x3f48f5c3
 80130b8:	24005d08 	.word	0x24005d08
 80130bc:	3a83126f 	.word	0x3a83126f
 80130c0:	240059bc 	.word	0x240059bc
 80130c4:	3d4ccccd 	.word	0x3d4ccccd

080130c8 <Set_Motors_To_Desired_Position>:

void Set_Motors_To_Desired_Position(void) {
 80130c8:	b480      	push	{r7}
 80130ca:	b08b      	sub	sp, #44	@ 0x2c
 80130cc:	af00      	add	r7, sp, #0
    float desired_positions[6] = {MOTOR0_DESIRED_POS, MOTOR1_DESIRED_POS, MOTOR2_DESIRED_POS, 
 80130ce:	f04f 0300 	mov.w	r3, #0
 80130d2:	603b      	str	r3, [r7, #0]
 80130d4:	f04f 0300 	mov.w	r3, #0
 80130d8:	607b      	str	r3, [r7, #4]
 80130da:	4b59      	ldr	r3, [pc, #356]	@ (8013240 <Set_Motors_To_Desired_Position+0x178>)
 80130dc:	60bb      	str	r3, [r7, #8]
 80130de:	f04f 0300 	mov.w	r3, #0
 80130e2:	60fb      	str	r3, [r7, #12]
 80130e4:	f04f 0300 	mov.w	r3, #0
 80130e8:	613b      	str	r3, [r7, #16]
 80130ea:	4b56      	ldr	r3, [pc, #344]	@ (8013244 <Set_Motors_To_Desired_Position+0x17c>)
 80130ec:	617b      	str	r3, [r7, #20]
                                  MOTOR3_DESIRED_POS, MOTOR4_DESIRED_POS, MOTOR5_DESIRED_POS};
    
    int start_motor, end_motor;
    
    if (MOTOR_CONFIG == USE_MOTORS_123) {
 80130ee:	2300      	movs	r3, #0
 80130f0:	2b00      	cmp	r3, #0
 80130f2:	d104      	bne.n	80130fe <Set_Motors_To_Desired_Position+0x36>
        start_motor = 0;
 80130f4:	2300      	movs	r3, #0
 80130f6:	627b      	str	r3, [r7, #36]	@ 0x24
        end_motor = 3;
 80130f8:	2303      	movs	r3, #3
 80130fa:	623b      	str	r3, [r7, #32]
 80130fc:	e00b      	b.n	8013116 <Set_Motors_To_Desired_Position+0x4e>
    } else if (MOTOR_CONFIG == USE_MOTORS_456) {
 80130fe:	2300      	movs	r3, #0
 8013100:	2b01      	cmp	r3, #1
 8013102:	d104      	bne.n	801310e <Set_Motors_To_Desired_Position+0x46>
        start_motor = 3;
 8013104:	2303      	movs	r3, #3
 8013106:	627b      	str	r3, [r7, #36]	@ 0x24
        end_motor = 6;
 8013108:	2306      	movs	r3, #6
 801310a:	623b      	str	r3, [r7, #32]
 801310c:	e003      	b.n	8013116 <Set_Motors_To_Desired_Position+0x4e>
    } else { // USE_ALL_MOTORS
        start_motor = 0;
 801310e:	2300      	movs	r3, #0
 8013110:	627b      	str	r3, [r7, #36]	@ 0x24
        end_motor = 6;
 8013112:	2306      	movs	r3, #6
 8013114:	623b      	str	r3, [r7, #32]
    }
    
    // Gradually move each motor's position toward the desired position
    for (int i = start_motor; i < end_motor; i++) {
 8013116:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013118:	61fb      	str	r3, [r7, #28]
 801311a:	e085      	b.n	8013228 <Set_Motors_To_Desired_Position+0x160>
        // Calculate position difference
        float pos_diff = desired_positions[i] - current_positions[i];
 801311c:	69fb      	ldr	r3, [r7, #28]
 801311e:	009b      	lsls	r3, r3, #2
 8013120:	3328      	adds	r3, #40	@ 0x28
 8013122:	443b      	add	r3, r7
 8013124:	3b28      	subs	r3, #40	@ 0x28
 8013126:	ed93 7a00 	vldr	s14, [r3]
 801312a:	4a47      	ldr	r2, [pc, #284]	@ (8013248 <Set_Motors_To_Desired_Position+0x180>)
 801312c:	69fb      	ldr	r3, [r7, #28]
 801312e:	009b      	lsls	r3, r3, #2
 8013130:	4413      	add	r3, r2
 8013132:	edd3 7a00 	vldr	s15, [r3]
 8013136:	ee77 7a67 	vsub.f32	s15, s14, s15
 801313a:	edc7 7a06 	vstr	s15, [r7, #24]
        
        // Increment position by a small amount toward the desired position
        if (fabs(pos_diff) < POSITION_INCREMENT) {
 801313e:	edd7 7a06 	vldr	s15, [r7, #24]
 8013142:	eef0 7ae7 	vabs.f32	s15, s15
 8013146:	ed9f 7a41 	vldr	s14, [pc, #260]	@ 801324c <Set_Motors_To_Desired_Position+0x184>
 801314a:	eef4 7ac7 	vcmpe.f32	s15, s14
 801314e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013152:	d50b      	bpl.n	801316c <Set_Motors_To_Desired_Position+0xa4>
            // If close enough, just set to the desired position
            current_positions[i] = desired_positions[i];
 8013154:	69fb      	ldr	r3, [r7, #28]
 8013156:	009b      	lsls	r3, r3, #2
 8013158:	3328      	adds	r3, #40	@ 0x28
 801315a:	443b      	add	r3, r7
 801315c:	3b28      	subs	r3, #40	@ 0x28
 801315e:	681a      	ldr	r2, [r3, #0]
 8013160:	4939      	ldr	r1, [pc, #228]	@ (8013248 <Set_Motors_To_Desired_Position+0x180>)
 8013162:	69fb      	ldr	r3, [r7, #28]
 8013164:	009b      	lsls	r3, r3, #2
 8013166:	440b      	add	r3, r1
 8013168:	601a      	str	r2, [r3, #0]
 801316a:	e027      	b.n	80131bc <Set_Motors_To_Desired_Position+0xf4>
        } else if (pos_diff > 0) {
 801316c:	edd7 7a06 	vldr	s15, [r7, #24]
 8013170:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8013174:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013178:	dd10      	ble.n	801319c <Set_Motors_To_Desired_Position+0xd4>
            // Move toward positive direction
            current_positions[i] += POSITION_INCREMENT;
 801317a:	4a33      	ldr	r2, [pc, #204]	@ (8013248 <Set_Motors_To_Desired_Position+0x180>)
 801317c:	69fb      	ldr	r3, [r7, #28]
 801317e:	009b      	lsls	r3, r3, #2
 8013180:	4413      	add	r3, r2
 8013182:	edd3 7a00 	vldr	s15, [r3]
 8013186:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 801324c <Set_Motors_To_Desired_Position+0x184>
 801318a:	ee77 7a87 	vadd.f32	s15, s15, s14
 801318e:	4a2e      	ldr	r2, [pc, #184]	@ (8013248 <Set_Motors_To_Desired_Position+0x180>)
 8013190:	69fb      	ldr	r3, [r7, #28]
 8013192:	009b      	lsls	r3, r3, #2
 8013194:	4413      	add	r3, r2
 8013196:	edc3 7a00 	vstr	s15, [r3]
 801319a:	e00f      	b.n	80131bc <Set_Motors_To_Desired_Position+0xf4>
        } else {
            // Move toward negative direction
            current_positions[i] -= POSITION_INCREMENT;
 801319c:	4a2a      	ldr	r2, [pc, #168]	@ (8013248 <Set_Motors_To_Desired_Position+0x180>)
 801319e:	69fb      	ldr	r3, [r7, #28]
 80131a0:	009b      	lsls	r3, r3, #2
 80131a2:	4413      	add	r3, r2
 80131a4:	edd3 7a00 	vldr	s15, [r3]
 80131a8:	ed9f 7a28 	vldr	s14, [pc, #160]	@ 801324c <Set_Motors_To_Desired_Position+0x184>
 80131ac:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80131b0:	4a25      	ldr	r2, [pc, #148]	@ (8013248 <Set_Motors_To_Desired_Position+0x180>)
 80131b2:	69fb      	ldr	r3, [r7, #28]
 80131b4:	009b      	lsls	r3, r3, #2
 80131b6:	4413      	add	r3, r2
 80131b8:	edc3 7a00 	vstr	s15, [r3]
        }
        
        // Set the incremented position
        j60_motor[i].cmd.pos_set = current_positions[i];
 80131bc:	4a22      	ldr	r2, [pc, #136]	@ (8013248 <Set_Motors_To_Desired_Position+0x180>)
 80131be:	69fb      	ldr	r3, [r7, #28]
 80131c0:	009b      	lsls	r3, r3, #2
 80131c2:	4413      	add	r3, r2
 80131c4:	681a      	ldr	r2, [r3, #0]
 80131c6:	4922      	ldr	r1, [pc, #136]	@ (8013250 <Set_Motors_To_Desired_Position+0x188>)
 80131c8:	69fb      	ldr	r3, [r7, #28]
 80131ca:	208c      	movs	r0, #140	@ 0x8c
 80131cc:	fb00 f303 	mul.w	r3, r0, r3
 80131d0:	440b      	add	r3, r1
 80131d2:	3364      	adds	r3, #100	@ 0x64
 80131d4:	601a      	str	r2, [r3, #0]
        j60_motor[i].cmd.vel_set = 0.0f;
 80131d6:	4a1e      	ldr	r2, [pc, #120]	@ (8013250 <Set_Motors_To_Desired_Position+0x188>)
 80131d8:	69fb      	ldr	r3, [r7, #28]
 80131da:	218c      	movs	r1, #140	@ 0x8c
 80131dc:	fb01 f303 	mul.w	r3, r1, r3
 80131e0:	4413      	add	r3, r2
 80131e2:	3368      	adds	r3, #104	@ 0x68
 80131e4:	f04f 0200 	mov.w	r2, #0
 80131e8:	601a      	str	r2, [r3, #0]
        j60_motor[i].cmd.kp_set = 45.0f;  // Normal gain for accurate positioning
 80131ea:	4a19      	ldr	r2, [pc, #100]	@ (8013250 <Set_Motors_To_Desired_Position+0x188>)
 80131ec:	69fb      	ldr	r3, [r7, #28]
 80131ee:	218c      	movs	r1, #140	@ 0x8c
 80131f0:	fb01 f303 	mul.w	r3, r1, r3
 80131f4:	4413      	add	r3, r2
 80131f6:	336c      	adds	r3, #108	@ 0x6c
 80131f8:	4a16      	ldr	r2, [pc, #88]	@ (8013254 <Set_Motors_To_Desired_Position+0x18c>)
 80131fa:	601a      	str	r2, [r3, #0]
        j60_motor[i].cmd.kd_set = 4.5f;   // Normal damping for stability
 80131fc:	4a14      	ldr	r2, [pc, #80]	@ (8013250 <Set_Motors_To_Desired_Position+0x188>)
 80131fe:	69fb      	ldr	r3, [r7, #28]
 8013200:	218c      	movs	r1, #140	@ 0x8c
 8013202:	fb01 f303 	mul.w	r3, r1, r3
 8013206:	4413      	add	r3, r2
 8013208:	3370      	adds	r3, #112	@ 0x70
 801320a:	4a13      	ldr	r2, [pc, #76]	@ (8013258 <Set_Motors_To_Desired_Position+0x190>)
 801320c:	601a      	str	r2, [r3, #0]
        j60_motor[i].cmd.tor_set = 0.0f;
 801320e:	4a10      	ldr	r2, [pc, #64]	@ (8013250 <Set_Motors_To_Desired_Position+0x188>)
 8013210:	69fb      	ldr	r3, [r7, #28]
 8013212:	218c      	movs	r1, #140	@ 0x8c
 8013214:	fb01 f303 	mul.w	r3, r1, r3
 8013218:	4413      	add	r3, r2
 801321a:	3374      	adds	r3, #116	@ 0x74
 801321c:	f04f 0200 	mov.w	r2, #0
 8013220:	601a      	str	r2, [r3, #0]
    for (int i = start_motor; i < end_motor; i++) {
 8013222:	69fb      	ldr	r3, [r7, #28]
 8013224:	3301      	adds	r3, #1
 8013226:	61fb      	str	r3, [r7, #28]
 8013228:	69fa      	ldr	r2, [r7, #28]
 801322a:	6a3b      	ldr	r3, [r7, #32]
 801322c:	429a      	cmp	r2, r3
 801322e:	f6ff af75 	blt.w	801311c <Set_Motors_To_Desired_Position+0x54>
    }
}
 8013232:	bf00      	nop
 8013234:	bf00      	nop
 8013236:	372c      	adds	r7, #44	@ 0x2c
 8013238:	46bd      	mov	sp, r7
 801323a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801323e:	4770      	bx	lr
 8013240:	bf48f5c3 	.word	0xbf48f5c3
 8013244:	3f48f5c3 	.word	0x3f48f5c3
 8013248:	24005d08 	.word	0x24005d08
 801324c:	3bc49ba6 	.word	0x3bc49ba6
 8013250:	240059bc 	.word	0x240059bc
 8013254:	42340000 	.word	0x42340000
 8013258:	40900000 	.word	0x40900000

0801325c <MCU_TO_PC_DATA_ASSIGN>:
// Error handling configuration
#define MAX_CONSECUTIVE_ERRORS  5      // Max consecutive errors before recovery
#define RECEIVE_TIMEOUT_MS      2000   // 2 second timeout
#define RECOVERY_DELAY_MS       10    // Delay during recovery

void MCU_TO_PC_DATA_ASSIGN(){
 801325c:	b580      	push	{r7, lr}
 801325e:	af00      	add	r7, sp, #0
	// Add some specific test values to MCU transmission
	pc_mcu_tx_data[0] = imuVelocity[0];
 8013260:	4b4c      	ldr	r3, [pc, #304]	@ (8013394 <MCU_TO_PC_DATA_ASSIGN+0x138>)
 8013262:	681b      	ldr	r3, [r3, #0]
 8013264:	4a4c      	ldr	r2, [pc, #304]	@ (8013398 <MCU_TO_PC_DATA_ASSIGN+0x13c>)
 8013266:	6013      	str	r3, [r2, #0]
	pc_mcu_tx_data[1] = imuVelocity[1];
 8013268:	4b4a      	ldr	r3, [pc, #296]	@ (8013394 <MCU_TO_PC_DATA_ASSIGN+0x138>)
 801326a:	685b      	ldr	r3, [r3, #4]
 801326c:	4a4a      	ldr	r2, [pc, #296]	@ (8013398 <MCU_TO_PC_DATA_ASSIGN+0x13c>)
 801326e:	6053      	str	r3, [r2, #4]
	pc_mcu_tx_data[2] = imuVelocity[2];
 8013270:	4b48      	ldr	r3, [pc, #288]	@ (8013394 <MCU_TO_PC_DATA_ASSIGN+0x138>)
 8013272:	689b      	ldr	r3, [r3, #8]
 8013274:	4a48      	ldr	r2, [pc, #288]	@ (8013398 <MCU_TO_PC_DATA_ASSIGN+0x13c>)
 8013276:	6093      	str	r3, [r2, #8]
	pc_mcu_tx_data[3] = gyro[0];
 8013278:	4b48      	ldr	r3, [pc, #288]	@ (801339c <MCU_TO_PC_DATA_ASSIGN+0x140>)
 801327a:	681b      	ldr	r3, [r3, #0]
 801327c:	4a46      	ldr	r2, [pc, #280]	@ (8013398 <MCU_TO_PC_DATA_ASSIGN+0x13c>)
 801327e:	60d3      	str	r3, [r2, #12]
	pc_mcu_tx_data[4] = gyro[1];
 8013280:	4b46      	ldr	r3, [pc, #280]	@ (801339c <MCU_TO_PC_DATA_ASSIGN+0x140>)
 8013282:	685b      	ldr	r3, [r3, #4]
 8013284:	4a44      	ldr	r2, [pc, #272]	@ (8013398 <MCU_TO_PC_DATA_ASSIGN+0x13c>)
 8013286:	6113      	str	r3, [r2, #16]
	pc_mcu_tx_data[5] = gyro[2];
 8013288:	4b44      	ldr	r3, [pc, #272]	@ (801339c <MCU_TO_PC_DATA_ASSIGN+0x140>)
 801328a:	689b      	ldr	r3, [r3, #8]
 801328c:	4a42      	ldr	r2, [pc, #264]	@ (8013398 <MCU_TO_PC_DATA_ASSIGN+0x13c>)
 801328e:	6153      	str	r3, [r2, #20]
	pc_mcu_tx_data[6] = imuGravityProjected[0];
 8013290:	4b43      	ldr	r3, [pc, #268]	@ (80133a0 <MCU_TO_PC_DATA_ASSIGN+0x144>)
 8013292:	681b      	ldr	r3, [r3, #0]
 8013294:	4a40      	ldr	r2, [pc, #256]	@ (8013398 <MCU_TO_PC_DATA_ASSIGN+0x13c>)
 8013296:	6193      	str	r3, [r2, #24]
    pc_mcu_tx_data[7] = imuGravityProjected[1];
 8013298:	4b41      	ldr	r3, [pc, #260]	@ (80133a0 <MCU_TO_PC_DATA_ASSIGN+0x144>)
 801329a:	685b      	ldr	r3, [r3, #4]
 801329c:	4a3e      	ldr	r2, [pc, #248]	@ (8013398 <MCU_TO_PC_DATA_ASSIGN+0x13c>)
 801329e:	61d3      	str	r3, [r2, #28]
    pc_mcu_tx_data[8] = imuGravityProjected[2];
 80132a0:	4b3f      	ldr	r3, [pc, #252]	@ (80133a0 <MCU_TO_PC_DATA_ASSIGN+0x144>)
 80132a2:	689b      	ldr	r3, [r3, #8]
 80132a4:	4a3c      	ldr	r2, [pc, #240]	@ (8013398 <MCU_TO_PC_DATA_ASSIGN+0x13c>)
 80132a6:	6213      	str	r3, [r2, #32]
    pc_mcu_tx_data[9] += 0.001f;
 80132a8:	4b3b      	ldr	r3, [pc, #236]	@ (8013398 <MCU_TO_PC_DATA_ASSIGN+0x13c>)
 80132aa:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 80132ae:	ed9f 7a3d 	vldr	s14, [pc, #244]	@ 80133a4 <MCU_TO_PC_DATA_ASSIGN+0x148>
 80132b2:	ee77 7a87 	vadd.f32	s15, s15, s14
 80132b6:	4b38      	ldr	r3, [pc, #224]	@ (8013398 <MCU_TO_PC_DATA_ASSIGN+0x13c>)
 80132b8:	edc3 7a09 	vstr	s15, [r3, #36]	@ 0x24
    pc_mcu_tx_data[10] = 7.2f;
 80132bc:	4b36      	ldr	r3, [pc, #216]	@ (8013398 <MCU_TO_PC_DATA_ASSIGN+0x13c>)
 80132be:	4a3a      	ldr	r2, [pc, #232]	@ (80133a8 <MCU_TO_PC_DATA_ASSIGN+0x14c>)
 80132c0:	629a      	str	r2, [r3, #40]	@ 0x28
    pc_mcu_tx_data[11] += 0.001f;
 80132c2:	4b35      	ldr	r3, [pc, #212]	@ (8013398 <MCU_TO_PC_DATA_ASSIGN+0x13c>)
 80132c4:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 80132c8:	ed9f 7a36 	vldr	s14, [pc, #216]	@ 80133a4 <MCU_TO_PC_DATA_ASSIGN+0x148>
 80132cc:	ee77 7a87 	vadd.f32	s15, s15, s14
 80132d0:	4b31      	ldr	r3, [pc, #196]	@ (8013398 <MCU_TO_PC_DATA_ASSIGN+0x13c>)
 80132d2:	edc3 7a0b 	vstr	s15, [r3, #44]	@ 0x2c
    pc_mcu_tx_data[12] = 8.2f;
 80132d6:	4b30      	ldr	r3, [pc, #192]	@ (8013398 <MCU_TO_PC_DATA_ASSIGN+0x13c>)
 80132d8:	4a34      	ldr	r2, [pc, #208]	@ (80133ac <MCU_TO_PC_DATA_ASSIGN+0x150>)
 80132da:	631a      	str	r2, [r3, #48]	@ 0x30
    pc_mcu_tx_data[13] += 0.001f;
 80132dc:	4b2e      	ldr	r3, [pc, #184]	@ (8013398 <MCU_TO_PC_DATA_ASSIGN+0x13c>)
 80132de:	edd3 7a0d 	vldr	s15, [r3, #52]	@ 0x34
 80132e2:	ed9f 7a30 	vldr	s14, [pc, #192]	@ 80133a4 <MCU_TO_PC_DATA_ASSIGN+0x148>
 80132e6:	ee77 7a87 	vadd.f32	s15, s15, s14
 80132ea:	4b2b      	ldr	r3, [pc, #172]	@ (8013398 <MCU_TO_PC_DATA_ASSIGN+0x13c>)
 80132ec:	edc3 7a0d 	vstr	s15, [r3, #52]	@ 0x34
    pc_mcu_tx_data[14] = 9.2f;
 80132f0:	4b29      	ldr	r3, [pc, #164]	@ (8013398 <MCU_TO_PC_DATA_ASSIGN+0x13c>)
 80132f2:	4a2f      	ldr	r2, [pc, #188]	@ (80133b0 <MCU_TO_PC_DATA_ASSIGN+0x154>)
 80132f4:	639a      	str	r2, [r3, #56]	@ 0x38
    pc_mcu_tx_data[15] += 0.001f;
 80132f6:	4b28      	ldr	r3, [pc, #160]	@ (8013398 <MCU_TO_PC_DATA_ASSIGN+0x13c>)
 80132f8:	edd3 7a0f 	vldr	s15, [r3, #60]	@ 0x3c
 80132fc:	ed9f 7a29 	vldr	s14, [pc, #164]	@ 80133a4 <MCU_TO_PC_DATA_ASSIGN+0x148>
 8013300:	ee77 7a87 	vadd.f32	s15, s15, s14
 8013304:	4b24      	ldr	r3, [pc, #144]	@ (8013398 <MCU_TO_PC_DATA_ASSIGN+0x13c>)
 8013306:	edc3 7a0f 	vstr	s15, [r3, #60]	@ 0x3c
    pc_mcu_tx_data[16] = 10.2f;
 801330a:	4b23      	ldr	r3, [pc, #140]	@ (8013398 <MCU_TO_PC_DATA_ASSIGN+0x13c>)
 801330c:	4a29      	ldr	r2, [pc, #164]	@ (80133b4 <MCU_TO_PC_DATA_ASSIGN+0x158>)
 801330e:	641a      	str	r2, [r3, #64]	@ 0x40
    pc_mcu_tx_data[17] += 0.001f;
 8013310:	4b21      	ldr	r3, [pc, #132]	@ (8013398 <MCU_TO_PC_DATA_ASSIGN+0x13c>)
 8013312:	edd3 7a11 	vldr	s15, [r3, #68]	@ 0x44
 8013316:	ed9f 7a23 	vldr	s14, [pc, #140]	@ 80133a4 <MCU_TO_PC_DATA_ASSIGN+0x148>
 801331a:	ee77 7a87 	vadd.f32	s15, s15, s14
 801331e:	4b1e      	ldr	r3, [pc, #120]	@ (8013398 <MCU_TO_PC_DATA_ASSIGN+0x13c>)
 8013320:	edc3 7a11 	vstr	s15, [r3, #68]	@ 0x44
    pc_mcu_tx_data[18] = 11.2f;
 8013324:	4b1c      	ldr	r3, [pc, #112]	@ (8013398 <MCU_TO_PC_DATA_ASSIGN+0x13c>)
 8013326:	4a24      	ldr	r2, [pc, #144]	@ (80133b8 <MCU_TO_PC_DATA_ASSIGN+0x15c>)
 8013328:	649a      	str	r2, [r3, #72]	@ 0x48
    pc_mcu_tx_data[19] += 0.001f;
 801332a:	4b1b      	ldr	r3, [pc, #108]	@ (8013398 <MCU_TO_PC_DATA_ASSIGN+0x13c>)
 801332c:	edd3 7a13 	vldr	s15, [r3, #76]	@ 0x4c
 8013330:	ed9f 7a1c 	vldr	s14, [pc, #112]	@ 80133a4 <MCU_TO_PC_DATA_ASSIGN+0x148>
 8013334:	ee77 7a87 	vadd.f32	s15, s15, s14
 8013338:	4b17      	ldr	r3, [pc, #92]	@ (8013398 <MCU_TO_PC_DATA_ASSIGN+0x13c>)
 801333a:	edc3 7a13 	vstr	s15, [r3, #76]	@ 0x4c
    pc_mcu_tx_data[20] = 12.2f;
 801333e:	4b16      	ldr	r3, [pc, #88]	@ (8013398 <MCU_TO_PC_DATA_ASSIGN+0x13c>)
 8013340:	4a1e      	ldr	r2, [pc, #120]	@ (80133bc <MCU_TO_PC_DATA_ASSIGN+0x160>)
 8013342:	651a      	str	r2, [r3, #80]	@ 0x50
    pc_mcu_tx_data[21] += 0.001f;
 8013344:	4b14      	ldr	r3, [pc, #80]	@ (8013398 <MCU_TO_PC_DATA_ASSIGN+0x13c>)
 8013346:	edd3 7a15 	vldr	s15, [r3, #84]	@ 0x54
 801334a:	ed9f 7a16 	vldr	s14, [pc, #88]	@ 80133a4 <MCU_TO_PC_DATA_ASSIGN+0x148>
 801334e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8013352:	4b11      	ldr	r3, [pc, #68]	@ (8013398 <MCU_TO_PC_DATA_ASSIGN+0x13c>)
 8013354:	edc3 7a15 	vstr	s15, [r3, #84]	@ 0x54
    
    // Add UART connection status and error statistics for debugging
    pc_mcu_tx_data[22] = (float)PC_MCU_UART_Is_Connected();                    // 1.0 = connected, 0.0 = disconnected
 8013358:	f000 f964 	bl	8013624 <PC_MCU_UART_Is_Connected>
 801335c:	4603      	mov	r3, r0
 801335e:	ee07 3a90 	vmov	s15, r3
 8013362:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8013366:	4b0c      	ldr	r3, [pc, #48]	@ (8013398 <MCU_TO_PC_DATA_ASSIGN+0x13c>)
 8013368:	edc3 7a16 	vstr	s15, [r3, #88]	@ 0x58
    pc_mcu_tx_data[23] = (float)PC_MCU_UART_Get_Time_Since_Last_Receive();   // Time since last receive (ms)
 801336c:	f000 f976 	bl	801365c <PC_MCU_UART_Get_Time_Since_Last_Receive>
 8013370:	ee07 0a90 	vmov	s15, r0
 8013374:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8013378:	4b07      	ldr	r3, [pc, #28]	@ (8013398 <MCU_TO_PC_DATA_ASSIGN+0x13c>)
 801337a:	edc3 7a17 	vstr	s15, [r3, #92]	@ 0x5c
    pc_mcu_tx_data[24] = (float)error_handler.crc_errors;                     // Total CRC errors
 801337e:	4b10      	ldr	r3, [pc, #64]	@ (80133c0 <MCU_TO_PC_DATA_ASSIGN+0x164>)
 8013380:	685b      	ldr	r3, [r3, #4]
 8013382:	ee07 3a90 	vmov	s15, r3
 8013386:	eef8 7a67 	vcvt.f32.u32	s15, s15
 801338a:	4b03      	ldr	r3, [pc, #12]	@ (8013398 <MCU_TO_PC_DATA_ASSIGN+0x13c>)
 801338c:	edc3 7a18 	vstr	s15, [r3, #96]	@ 0x60
}
 8013390:	bf00      	nop
 8013392:	bd80      	pop	{r7, pc}
 8013394:	2400597c 	.word	0x2400597c
 8013398:	24005d28 	.word	0x24005d28
 801339c:	24005944 	.word	0x24005944
 80133a0:	24005988 	.word	0x24005988
 80133a4:	3a83126f 	.word	0x3a83126f
 80133a8:	40e66666 	.word	0x40e66666
 80133ac:	41033333 	.word	0x41033333
 80133b0:	41133333 	.word	0x41133333
 80133b4:	41233333 	.word	0x41233333
 80133b8:	41333333 	.word	0x41333333
 80133bc:	41433333 	.word	0x41433333
 80133c0:	24005e14 	.word	0x24005e14

080133c4 <crc16_ccitt>:

uint16_t crc16_ccitt(const uint8_t *data, uint16_t len) {
 80133c4:	b480      	push	{r7}
 80133c6:	b085      	sub	sp, #20
 80133c8:	af00      	add	r7, sp, #0
 80133ca:	6078      	str	r0, [r7, #4]
 80133cc:	460b      	mov	r3, r1
 80133ce:	807b      	strh	r3, [r7, #2]
    uint16_t crc = 0xFFFF;
 80133d0:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80133d4:	81fb      	strh	r3, [r7, #14]
    for (uint16_t i = 0; i < len; i++) {
 80133d6:	2300      	movs	r3, #0
 80133d8:	81bb      	strh	r3, [r7, #12]
 80133da:	e028      	b.n	801342e <crc16_ccitt+0x6a>
        crc ^= (uint16_t)data[i] << 8;
 80133dc:	89bb      	ldrh	r3, [r7, #12]
 80133de:	687a      	ldr	r2, [r7, #4]
 80133e0:	4413      	add	r3, r2
 80133e2:	781b      	ldrb	r3, [r3, #0]
 80133e4:	b21b      	sxth	r3, r3
 80133e6:	021b      	lsls	r3, r3, #8
 80133e8:	b21a      	sxth	r2, r3
 80133ea:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80133ee:	4053      	eors	r3, r2
 80133f0:	b21b      	sxth	r3, r3
 80133f2:	81fb      	strh	r3, [r7, #14]
        for (uint8_t j = 0; j < 8; j++) {
 80133f4:	2300      	movs	r3, #0
 80133f6:	72fb      	strb	r3, [r7, #11]
 80133f8:	e013      	b.n	8013422 <crc16_ccitt+0x5e>
            if (crc & 0x8000)
 80133fa:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80133fe:	2b00      	cmp	r3, #0
 8013400:	da09      	bge.n	8013416 <crc16_ccitt+0x52>
                crc = (crc << 1) ^ 0x1021;
 8013402:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8013406:	005b      	lsls	r3, r3, #1
 8013408:	b21a      	sxth	r2, r3
 801340a:	f241 0321 	movw	r3, #4129	@ 0x1021
 801340e:	4053      	eors	r3, r2
 8013410:	b21b      	sxth	r3, r3
 8013412:	81fb      	strh	r3, [r7, #14]
 8013414:	e002      	b.n	801341c <crc16_ccitt+0x58>
            else
                crc <<= 1;
 8013416:	89fb      	ldrh	r3, [r7, #14]
 8013418:	005b      	lsls	r3, r3, #1
 801341a:	81fb      	strh	r3, [r7, #14]
        for (uint8_t j = 0; j < 8; j++) {
 801341c:	7afb      	ldrb	r3, [r7, #11]
 801341e:	3301      	adds	r3, #1
 8013420:	72fb      	strb	r3, [r7, #11]
 8013422:	7afb      	ldrb	r3, [r7, #11]
 8013424:	2b07      	cmp	r3, #7
 8013426:	d9e8      	bls.n	80133fa <crc16_ccitt+0x36>
    for (uint16_t i = 0; i < len; i++) {
 8013428:	89bb      	ldrh	r3, [r7, #12]
 801342a:	3301      	adds	r3, #1
 801342c:	81bb      	strh	r3, [r7, #12]
 801342e:	89ba      	ldrh	r2, [r7, #12]
 8013430:	887b      	ldrh	r3, [r7, #2]
 8013432:	429a      	cmp	r2, r3
 8013434:	d3d2      	bcc.n	80133dc <crc16_ccitt+0x18>
        }
        crc &= 0xFFFF;
    }
    return crc;
 8013436:	89fb      	ldrh	r3, [r7, #14]
}
 8013438:	4618      	mov	r0, r3
 801343a:	3714      	adds	r7, #20
 801343c:	46bd      	mov	sp, r7
 801343e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013442:	4770      	bx	lr

08013444 <UART_Error_Recovery>:

void UART_Error_Recovery(void) {
 8013444:	b580      	push	{r7, lr}
 8013446:	b082      	sub	sp, #8
 8013448:	af00      	add	r7, sp, #0
    // Perform UART error recovery
    error_handler.recovery_count++;
 801344a:	4b12      	ldr	r3, [pc, #72]	@ (8013494 <UART_Error_Recovery+0x50>)
 801344c:	68db      	ldr	r3, [r3, #12]
 801344e:	3301      	adds	r3, #1
 8013450:	4a10      	ldr	r2, [pc, #64]	@ (8013494 <UART_Error_Recovery+0x50>)
 8013452:	60d3      	str	r3, [r2, #12]
    error_handler.consecutive_errors = 0;
 8013454:	4b0f      	ldr	r3, [pc, #60]	@ (8013494 <UART_Error_Recovery+0x50>)
 8013456:	2200      	movs	r2, #0
 8013458:	609a      	str	r2, [r3, #8]
    error_handler.error_state = 1;
 801345a:	4b0e      	ldr	r3, [pc, #56]	@ (8013494 <UART_Error_Recovery+0x50>)
 801345c:	2201      	movs	r2, #1
 801345e:	751a      	strb	r2, [r3, #20]
    
    // 2. Clear UART error flags
//    __HAL_UART_CLEAR_FLAG(&huart10, UART_FLAG_ORE | UART_FLAG_FE | UART_FLAG_NE | UART_FLAG_PE);
    
    // 3. Clear receive buffer
    memset(rx_buffer, 0, PC_TO_MCU_MSG_SIZE);
 8013460:	221e      	movs	r2, #30
 8013462:	2100      	movs	r1, #0
 8013464:	480c      	ldr	r0, [pc, #48]	@ (8013498 <UART_Error_Recovery+0x54>)
 8013466:	f000 f911 	bl	801368c <memset>
    
    // 4. Small delay to let line stabilize
    osDelay(RECOVERY_DELAY_MS);
 801346a:	200a      	movs	r0, #10
 801346c:	f7fb fe83 	bl	800f176 <osDelay>
    
    // 5. Restart UART receive
    HAL_StatusTypeDef status = HAL_UART_Receive_IT(&huart10, rx_buffer, PC_TO_MCU_MSG_SIZE);
 8013470:	221e      	movs	r2, #30
 8013472:	4909      	ldr	r1, [pc, #36]	@ (8013498 <UART_Error_Recovery+0x54>)
 8013474:	4809      	ldr	r0, [pc, #36]	@ (801349c <UART_Error_Recovery+0x58>)
 8013476:	f7f9 f833 	bl	800c4e0 <HAL_UART_Receive_IT>
 801347a:	4603      	mov	r3, r0
 801347c:	71fb      	strb	r3, [r7, #7]
    
    if (status == HAL_OK) {
 801347e:	79fb      	ldrb	r3, [r7, #7]
 8013480:	2b00      	cmp	r3, #0
 8013482:	d102      	bne.n	801348a <UART_Error_Recovery+0x46>
        error_handler.error_state = 0;  // Recovery successful
 8013484:	4b03      	ldr	r3, [pc, #12]	@ (8013494 <UART_Error_Recovery+0x50>)
 8013486:	2200      	movs	r2, #0
 8013488:	751a      	strb	r2, [r3, #20]
    }
}
 801348a:	bf00      	nop
 801348c:	3708      	adds	r7, #8
 801348e:	46bd      	mov	sp, r7
 8013490:	bd80      	pop	{r7, pc}
 8013492:	bf00      	nop
 8013494:	24005e14 	.word	0x24005e14
 8013498:	24005df4 	.word	0x24005df4
 801349c:	24001968 	.word	0x24001968

080134a0 <Check_Receive_Timeout>:

void Check_Receive_Timeout(void) {
 80134a0:	b580      	push	{r7, lr}
 80134a2:	b082      	sub	sp, #8
 80134a4:	af00      	add	r7, sp, #0
    uint32_t current_time = HAL_GetTick();
 80134a6:	f7f0 fa13 	bl	80038d0 <HAL_GetTick>
 80134aa:	6078      	str	r0, [r7, #4]
    
    // Check if too much time has passed since last successful receive
    if (error_handler.last_receive_time > 0 && 
 80134ac:	4b08      	ldr	r3, [pc, #32]	@ (80134d0 <Check_Receive_Timeout+0x30>)
 80134ae:	691b      	ldr	r3, [r3, #16]
 80134b0:	2b00      	cmp	r3, #0
 80134b2:	d008      	beq.n	80134c6 <Check_Receive_Timeout+0x26>
        (current_time - error_handler.last_receive_time) > RECEIVE_TIMEOUT_MS) {
 80134b4:	4b06      	ldr	r3, [pc, #24]	@ (80134d0 <Check_Receive_Timeout+0x30>)
 80134b6:	691b      	ldr	r3, [r3, #16]
 80134b8:	687a      	ldr	r2, [r7, #4]
 80134ba:	1ad3      	subs	r3, r2, r3
    if (error_handler.last_receive_time > 0 && 
 80134bc:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 80134c0:	d901      	bls.n	80134c6 <Check_Receive_Timeout+0x26>
        
        // Timeout occurred - perform recovery
        UART_Error_Recovery();
 80134c2:	f7ff ffbf 	bl	8013444 <UART_Error_Recovery>
//        error_handler.last_receive_time = current_time;  // Reset timeout
    }
}
 80134c6:	bf00      	nop
 80134c8:	3708      	adds	r7, #8
 80134ca:	46bd      	mov	sp, r7
 80134cc:	bd80      	pop	{r7, pc}
 80134ce:	bf00      	nop
 80134d0:	24005e14 	.word	0x24005e14

080134d4 <PC_MCU_UART_Process_Received_Data>:

void PC_MCU_UART_Process_Received_Data(void) {
 80134d4:	b5b0      	push	{r4, r5, r7, lr}
 80134d6:	b082      	sub	sp, #8
 80134d8:	af00      	add	r7, sp, #0
    // Process data that MCU RECEIVED from PC (7 floats)
    uint16_t received_crc = (uint16_t)rx_buffer[PC_TO_MCU_FLOATS * 4] | 
 80134da:	4b2a      	ldr	r3, [pc, #168]	@ (8013584 <PC_MCU_UART_Process_Received_Data+0xb0>)
 80134dc:	7f1b      	ldrb	r3, [r3, #28]
 80134de:	b21a      	sxth	r2, r3
                           ((uint16_t)rx_buffer[PC_TO_MCU_FLOATS * 4 + 1] << 8);
 80134e0:	4b28      	ldr	r3, [pc, #160]	@ (8013584 <PC_MCU_UART_Process_Received_Data+0xb0>)
 80134e2:	7f5b      	ldrb	r3, [r3, #29]
    uint16_t received_crc = (uint16_t)rx_buffer[PC_TO_MCU_FLOATS * 4] | 
 80134e4:	b21b      	sxth	r3, r3
 80134e6:	021b      	lsls	r3, r3, #8
 80134e8:	b21b      	sxth	r3, r3
 80134ea:	4313      	orrs	r3, r2
 80134ec:	b21b      	sxth	r3, r3
 80134ee:	80fb      	strh	r3, [r7, #6]
    uint16_t calculated_crc = crc16_ccitt(rx_buffer, PC_TO_MCU_FLOATS * 4);
 80134f0:	211c      	movs	r1, #28
 80134f2:	4824      	ldr	r0, [pc, #144]	@ (8013584 <PC_MCU_UART_Process_Received_Data+0xb0>)
 80134f4:	f7ff ff66 	bl	80133c4 <crc16_ccitt>
 80134f8:	4603      	mov	r3, r0
 80134fa:	80bb      	strh	r3, [r7, #4]
    
    error_handler.total_received++;
 80134fc:	4b22      	ldr	r3, [pc, #136]	@ (8013588 <PC_MCU_UART_Process_Received_Data+0xb4>)
 80134fe:	681b      	ldr	r3, [r3, #0]
 8013500:	3301      	adds	r3, #1
 8013502:	4a21      	ldr	r2, [pc, #132]	@ (8013588 <PC_MCU_UART_Process_Received_Data+0xb4>)
 8013504:	6013      	str	r3, [r2, #0]
    
    if (received_crc == calculated_crc) {
 8013506:	88fa      	ldrh	r2, [r7, #6]
 8013508:	88bb      	ldrh	r3, [r7, #4]
 801350a:	429a      	cmp	r2, r3
 801350c:	d11a      	bne.n	8013544 <PC_MCU_UART_Process_Received_Data+0x70>
        // *** CRC SUCCESS ***
        // Copy received floats to pc_mcu_rx_data[] (MCU received data)
        memcpy(pc_mcu_rx_data, rx_buffer, PC_TO_MCU_FLOATS * 4);
 801350e:	4a1f      	ldr	r2, [pc, #124]	@ (801358c <PC_MCU_UART_Process_Received_Data+0xb8>)
 8013510:	4b1c      	ldr	r3, [pc, #112]	@ (8013584 <PC_MCU_UART_Process_Received_Data+0xb0>)
 8013512:	4614      	mov	r4, r2
 8013514:	461d      	mov	r5, r3
 8013516:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8013518:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 801351a:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 801351e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
        
        // Reset error tracking on successful receive
        error_handler.consecutive_errors = 0;
 8013522:	4b19      	ldr	r3, [pc, #100]	@ (8013588 <PC_MCU_UART_Process_Received_Data+0xb4>)
 8013524:	2200      	movs	r2, #0
 8013526:	609a      	str	r2, [r3, #8]
        error_handler.last_receive_time = HAL_GetTick();
 8013528:	f7f0 f9d2 	bl	80038d0 <HAL_GetTick>
 801352c:	4603      	mov	r3, r0
 801352e:	4a16      	ldr	r2, [pc, #88]	@ (8013588 <PC_MCU_UART_Process_Received_Data+0xb4>)
 8013530:	6113      	str	r3, [r2, #16]
        error_handler.error_state = 0;
 8013532:	4b15      	ldr	r3, [pc, #84]	@ (8013588 <PC_MCU_UART_Process_Received_Data+0xb4>)
 8013534:	2200      	movs	r2, #0
 8013536:	751a      	strb	r2, [r3, #20]
        
        // Re-arm UART receive for next message from PC
        HAL_UART_Receive_IT(&huart10, rx_buffer, PC_TO_MCU_MSG_SIZE);
 8013538:	221e      	movs	r2, #30
 801353a:	4912      	ldr	r1, [pc, #72]	@ (8013584 <PC_MCU_UART_Process_Received_Data+0xb0>)
 801353c:	4814      	ldr	r0, [pc, #80]	@ (8013590 <PC_MCU_UART_Process_Received_Data+0xbc>)
 801353e:	f7f8 ffcf 	bl	800c4e0 <HAL_UART_Receive_IT>
            // Simple recovery - clear buffer and restart receive
            memset(rx_buffer, 0, PC_TO_MCU_MSG_SIZE);
            HAL_UART_Receive_IT(&huart10, rx_buffer, PC_TO_MCU_MSG_SIZE);
        }
    }
}
 8013542:	e01a      	b.n	801357a <PC_MCU_UART_Process_Received_Data+0xa6>
        error_handler.crc_errors++;
 8013544:	4b10      	ldr	r3, [pc, #64]	@ (8013588 <PC_MCU_UART_Process_Received_Data+0xb4>)
 8013546:	685b      	ldr	r3, [r3, #4]
 8013548:	3301      	adds	r3, #1
 801354a:	4a0f      	ldr	r2, [pc, #60]	@ (8013588 <PC_MCU_UART_Process_Received_Data+0xb4>)
 801354c:	6053      	str	r3, [r2, #4]
        error_handler.consecutive_errors++;
 801354e:	4b0e      	ldr	r3, [pc, #56]	@ (8013588 <PC_MCU_UART_Process_Received_Data+0xb4>)
 8013550:	689b      	ldr	r3, [r3, #8]
 8013552:	3301      	adds	r3, #1
 8013554:	4a0c      	ldr	r2, [pc, #48]	@ (8013588 <PC_MCU_UART_Process_Received_Data+0xb4>)
 8013556:	6093      	str	r3, [r2, #8]
        if (error_handler.consecutive_errors >= MAX_CONSECUTIVE_ERRORS) {
 8013558:	4b0b      	ldr	r3, [pc, #44]	@ (8013588 <PC_MCU_UART_Process_Received_Data+0xb4>)
 801355a:	689b      	ldr	r3, [r3, #8]
 801355c:	2b04      	cmp	r3, #4
 801355e:	d902      	bls.n	8013566 <PC_MCU_UART_Process_Received_Data+0x92>
            UART_Error_Recovery();
 8013560:	f7ff ff70 	bl	8013444 <UART_Error_Recovery>
}
 8013564:	e009      	b.n	801357a <PC_MCU_UART_Process_Received_Data+0xa6>
            memset(rx_buffer, 0, PC_TO_MCU_MSG_SIZE);
 8013566:	221e      	movs	r2, #30
 8013568:	2100      	movs	r1, #0
 801356a:	4806      	ldr	r0, [pc, #24]	@ (8013584 <PC_MCU_UART_Process_Received_Data+0xb0>)
 801356c:	f000 f88e 	bl	801368c <memset>
            HAL_UART_Receive_IT(&huart10, rx_buffer, PC_TO_MCU_MSG_SIZE);
 8013570:	221e      	movs	r2, #30
 8013572:	4904      	ldr	r1, [pc, #16]	@ (8013584 <PC_MCU_UART_Process_Received_Data+0xb0>)
 8013574:	4806      	ldr	r0, [pc, #24]	@ (8013590 <PC_MCU_UART_Process_Received_Data+0xbc>)
 8013576:	f7f8 ffb3 	bl	800c4e0 <HAL_UART_Receive_IT>
}
 801357a:	bf00      	nop
 801357c:	3708      	adds	r7, #8
 801357e:	46bd      	mov	sp, r7
 8013580:	bdb0      	pop	{r4, r5, r7, pc}
 8013582:	bf00      	nop
 8013584:	24005df4 	.word	0x24005df4
 8013588:	24005e14 	.word	0x24005e14
 801358c:	24000050 	.word	0x24000050
 8013590:	24001968 	.word	0x24001968

08013594 <PC_MCU_UART_TASK>:

void PC_MCU_UART_TASK(void) {
 8013594:	b580      	push	{r7, lr}
 8013596:	b082      	sub	sp, #8
 8013598:	af00      	add	r7, sp, #0
    // Initialize error handler
    error_handler.last_receive_time = HAL_GetTick();
 801359a:	f7f0 f999 	bl	80038d0 <HAL_GetTick>
 801359e:	4603      	mov	r3, r0
 80135a0:	4a1b      	ldr	r2, [pc, #108]	@ (8013610 <PC_MCU_UART_TASK+0x7c>)
 80135a2:	6113      	str	r3, [r2, #16]
    
    // Start first receive (expecting 7 floats from PC)
    HAL_UART_Receive_IT(&huart10, rx_buffer, PC_TO_MCU_MSG_SIZE);
 80135a4:	221e      	movs	r2, #30
 80135a6:	491b      	ldr	r1, [pc, #108]	@ (8013614 <PC_MCU_UART_TASK+0x80>)
 80135a8:	481b      	ldr	r0, [pc, #108]	@ (8013618 <PC_MCU_UART_TASK+0x84>)
 80135aa:	f7f8 ff99 	bl	800c4e0 <HAL_UART_Receive_IT>

    for (;;) {
        // Check for receive timeout
        Check_Receive_Timeout();
 80135ae:	f7ff ff77 	bl	80134a0 <Check_Receive_Timeout>
        
        // Prepare data that MCU will TRANSMIT to PC (25 floats)
        MCU_TO_PC_DATA_ASSIGN();
 80135b2:	f7ff fe53 	bl	801325c <MCU_TO_PC_DATA_ASSIGN>
        memcpy(tx_buffer, pc_mcu_tx_data, MCU_TO_PC_FLOATS * 4);
 80135b6:	4a19      	ldr	r2, [pc, #100]	@ (801361c <PC_MCU_UART_TASK+0x88>)
 80135b8:	4b19      	ldr	r3, [pc, #100]	@ (8013620 <PC_MCU_UART_TASK+0x8c>)
 80135ba:	4610      	mov	r0, r2
 80135bc:	4619      	mov	r1, r3
 80135be:	2364      	movs	r3, #100	@ 0x64
 80135c0:	461a      	mov	r2, r3
 80135c2:	f000 f8f5 	bl	80137b0 <memcpy>
        uint16_t crc = crc16_ccitt(tx_buffer, MCU_TO_PC_FLOATS * 4);
 80135c6:	2164      	movs	r1, #100	@ 0x64
 80135c8:	4814      	ldr	r0, [pc, #80]	@ (801361c <PC_MCU_UART_TASK+0x88>)
 80135ca:	f7ff fefb 	bl	80133c4 <crc16_ccitt>
 80135ce:	4603      	mov	r3, r0
 80135d0:	80fb      	strh	r3, [r7, #6]
        tx_buffer[MCU_TO_PC_FLOATS * 4] = crc & 0xFF;
 80135d2:	88fb      	ldrh	r3, [r7, #6]
 80135d4:	b2da      	uxtb	r2, r3
 80135d6:	4b11      	ldr	r3, [pc, #68]	@ (801361c <PC_MCU_UART_TASK+0x88>)
 80135d8:	f883 2064 	strb.w	r2, [r3, #100]	@ 0x64
        tx_buffer[MCU_TO_PC_FLOATS * 4 + 1] = (crc >> 8) & 0xFF;
 80135dc:	88fb      	ldrh	r3, [r7, #6]
 80135de:	0a1b      	lsrs	r3, r3, #8
 80135e0:	b29b      	uxth	r3, r3
 80135e2:	b2da      	uxtb	r2, r3
 80135e4:	4b0d      	ldr	r3, [pc, #52]	@ (801361c <PC_MCU_UART_TASK+0x88>)
 80135e6:	f883 2065 	strb.w	r2, [r3, #101]	@ 0x65

        // MCU TRANSMITS message to PC (25 floats)
        HAL_UART_Transmit_IT(&huart10, tx_buffer, MCU_TO_PC_MSG_SIZE);
 80135ea:	2266      	movs	r2, #102	@ 0x66
 80135ec:	490b      	ldr	r1, [pc, #44]	@ (801361c <PC_MCU_UART_TASK+0x88>)
 80135ee:	480a      	ldr	r0, [pc, #40]	@ (8013618 <PC_MCU_UART_TASK+0x84>)
 80135f0:	f7f8 fee2 	bl	800c3b8 <HAL_UART_Transmit_IT>

        // Re-arm UART receive periodically to ensure it's always active
        // Only if not in error state
        if (!error_handler.error_state) {
 80135f4:	4b06      	ldr	r3, [pc, #24]	@ (8013610 <PC_MCU_UART_TASK+0x7c>)
 80135f6:	7d1b      	ldrb	r3, [r3, #20]
 80135f8:	2b00      	cmp	r3, #0
 80135fa:	d104      	bne.n	8013606 <PC_MCU_UART_TASK+0x72>
            HAL_UART_Receive_IT(&huart10, rx_buffer, PC_TO_MCU_MSG_SIZE);
 80135fc:	221e      	movs	r2, #30
 80135fe:	4905      	ldr	r1, [pc, #20]	@ (8013614 <PC_MCU_UART_TASK+0x80>)
 8013600:	4805      	ldr	r0, [pc, #20]	@ (8013618 <PC_MCU_UART_TASK+0x84>)
 8013602:	f7f8 ff6d 	bl	800c4e0 <HAL_UART_Receive_IT>
        }

        osDelay(5); // Send every 5ms
 8013606:	2005      	movs	r0, #5
 8013608:	f7fb fdb5 	bl	800f176 <osDelay>
    for (;;) {
 801360c:	e7cf      	b.n	80135ae <PC_MCU_UART_TASK+0x1a>
 801360e:	bf00      	nop
 8013610:	24005e14 	.word	0x24005e14
 8013614:	24005df4 	.word	0x24005df4
 8013618:	24001968 	.word	0x24001968
 801361c:	24005d8c 	.word	0x24005d8c
 8013620:	24005d28 	.word	0x24005d28

08013624 <PC_MCU_UART_Is_Connected>:

/**
 * @brief Check if UART communication is connected/active
 * @return 1 if connected, 0 if disconnected
 */
uint8_t PC_MCU_UART_Is_Connected(void) {
 8013624:	b580      	push	{r7, lr}
 8013626:	b082      	sub	sp, #8
 8013628:	af00      	add	r7, sp, #0
    uint32_t current_time = HAL_GetTick();
 801362a:	f7f0 f951 	bl	80038d0 <HAL_GetTick>
 801362e:	6078      	str	r0, [r7, #4]
    
    // If we never received anything, consider disconnected
    if (error_handler.last_receive_time == 0) {
 8013630:	4b09      	ldr	r3, [pc, #36]	@ (8013658 <PC_MCU_UART_Is_Connected+0x34>)
 8013632:	691b      	ldr	r3, [r3, #16]
 8013634:	2b00      	cmp	r3, #0
 8013636:	d101      	bne.n	801363c <PC_MCU_UART_Is_Connected+0x18>
        return 0;
 8013638:	2300      	movs	r3, #0
 801363a:	e009      	b.n	8013650 <PC_MCU_UART_Is_Connected+0x2c>
    }
    
    // Check if time since last receive exceeds timeout threshold
    if ((current_time - error_handler.last_receive_time) > UART_CONNECTION_TIMEOUT_MS) {
 801363c:	4b06      	ldr	r3, [pc, #24]	@ (8013658 <PC_MCU_UART_Is_Connected+0x34>)
 801363e:	691b      	ldr	r3, [r3, #16]
 8013640:	687a      	ldr	r2, [r7, #4]
 8013642:	1ad3      	subs	r3, r2, r3
 8013644:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8013648:	d901      	bls.n	801364e <PC_MCU_UART_Is_Connected+0x2a>
        return 0; // Disconnected
 801364a:	2300      	movs	r3, #0
 801364c:	e000      	b.n	8013650 <PC_MCU_UART_Is_Connected+0x2c>
    }
    
    return 1; // Connected
 801364e:	2301      	movs	r3, #1
}
 8013650:	4618      	mov	r0, r3
 8013652:	3708      	adds	r7, #8
 8013654:	46bd      	mov	sp, r7
 8013656:	bd80      	pop	{r7, pc}
 8013658:	24005e14 	.word	0x24005e14

0801365c <PC_MCU_UART_Get_Time_Since_Last_Receive>:

/**
 * @brief Get time elapsed since last successful UART receive
 * @return Time in milliseconds since last receive (0 if never received)
 */
uint32_t PC_MCU_UART_Get_Time_Since_Last_Receive(void) {
 801365c:	b580      	push	{r7, lr}
 801365e:	b082      	sub	sp, #8
 8013660:	af00      	add	r7, sp, #0
    uint32_t current_time = HAL_GetTick();
 8013662:	f7f0 f935 	bl	80038d0 <HAL_GetTick>
 8013666:	6078      	str	r0, [r7, #4]
    
    if (error_handler.last_receive_time == 0) {
 8013668:	4b07      	ldr	r3, [pc, #28]	@ (8013688 <PC_MCU_UART_Get_Time_Since_Last_Receive+0x2c>)
 801366a:	691b      	ldr	r3, [r3, #16]
 801366c:	2b00      	cmp	r3, #0
 801366e:	d102      	bne.n	8013676 <PC_MCU_UART_Get_Time_Since_Last_Receive+0x1a>
        return 0xFFFFFFFF; // Never received - return max value
 8013670:	f04f 33ff 	mov.w	r3, #4294967295
 8013674:	e003      	b.n	801367e <PC_MCU_UART_Get_Time_Since_Last_Receive+0x22>
    }
    
    return (current_time - error_handler.last_receive_time);
 8013676:	4b04      	ldr	r3, [pc, #16]	@ (8013688 <PC_MCU_UART_Get_Time_Since_Last_Receive+0x2c>)
 8013678:	691b      	ldr	r3, [r3, #16]
 801367a:	687a      	ldr	r2, [r7, #4]
 801367c:	1ad3      	subs	r3, r2, r3
}
 801367e:	4618      	mov	r0, r3
 8013680:	3708      	adds	r7, #8
 8013682:	46bd      	mov	sp, r7
 8013684:	bd80      	pop	{r7, pc}
 8013686:	bf00      	nop
 8013688:	24005e14 	.word	0x24005e14

0801368c <memset>:
 801368c:	4402      	add	r2, r0
 801368e:	4603      	mov	r3, r0
 8013690:	4293      	cmp	r3, r2
 8013692:	d100      	bne.n	8013696 <memset+0xa>
 8013694:	4770      	bx	lr
 8013696:	f803 1b01 	strb.w	r1, [r3], #1
 801369a:	e7f9      	b.n	8013690 <memset+0x4>

0801369c <_reclaim_reent>:
 801369c:	4b2d      	ldr	r3, [pc, #180]	@ (8013754 <_reclaim_reent+0xb8>)
 801369e:	681b      	ldr	r3, [r3, #0]
 80136a0:	4283      	cmp	r3, r0
 80136a2:	b570      	push	{r4, r5, r6, lr}
 80136a4:	4604      	mov	r4, r0
 80136a6:	d053      	beq.n	8013750 <_reclaim_reent+0xb4>
 80136a8:	69c3      	ldr	r3, [r0, #28]
 80136aa:	b31b      	cbz	r3, 80136f4 <_reclaim_reent+0x58>
 80136ac:	68db      	ldr	r3, [r3, #12]
 80136ae:	b163      	cbz	r3, 80136ca <_reclaim_reent+0x2e>
 80136b0:	2500      	movs	r5, #0
 80136b2:	69e3      	ldr	r3, [r4, #28]
 80136b4:	68db      	ldr	r3, [r3, #12]
 80136b6:	5959      	ldr	r1, [r3, r5]
 80136b8:	b9b1      	cbnz	r1, 80136e8 <_reclaim_reent+0x4c>
 80136ba:	3504      	adds	r5, #4
 80136bc:	2d80      	cmp	r5, #128	@ 0x80
 80136be:	d1f8      	bne.n	80136b2 <_reclaim_reent+0x16>
 80136c0:	69e3      	ldr	r3, [r4, #28]
 80136c2:	4620      	mov	r0, r4
 80136c4:	68d9      	ldr	r1, [r3, #12]
 80136c6:	f000 f881 	bl	80137cc <_free_r>
 80136ca:	69e3      	ldr	r3, [r4, #28]
 80136cc:	6819      	ldr	r1, [r3, #0]
 80136ce:	b111      	cbz	r1, 80136d6 <_reclaim_reent+0x3a>
 80136d0:	4620      	mov	r0, r4
 80136d2:	f000 f87b 	bl	80137cc <_free_r>
 80136d6:	69e3      	ldr	r3, [r4, #28]
 80136d8:	689d      	ldr	r5, [r3, #8]
 80136da:	b15d      	cbz	r5, 80136f4 <_reclaim_reent+0x58>
 80136dc:	4629      	mov	r1, r5
 80136de:	4620      	mov	r0, r4
 80136e0:	682d      	ldr	r5, [r5, #0]
 80136e2:	f000 f873 	bl	80137cc <_free_r>
 80136e6:	e7f8      	b.n	80136da <_reclaim_reent+0x3e>
 80136e8:	680e      	ldr	r6, [r1, #0]
 80136ea:	4620      	mov	r0, r4
 80136ec:	f000 f86e 	bl	80137cc <_free_r>
 80136f0:	4631      	mov	r1, r6
 80136f2:	e7e1      	b.n	80136b8 <_reclaim_reent+0x1c>
 80136f4:	6961      	ldr	r1, [r4, #20]
 80136f6:	b111      	cbz	r1, 80136fe <_reclaim_reent+0x62>
 80136f8:	4620      	mov	r0, r4
 80136fa:	f000 f867 	bl	80137cc <_free_r>
 80136fe:	69e1      	ldr	r1, [r4, #28]
 8013700:	b111      	cbz	r1, 8013708 <_reclaim_reent+0x6c>
 8013702:	4620      	mov	r0, r4
 8013704:	f000 f862 	bl	80137cc <_free_r>
 8013708:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 801370a:	b111      	cbz	r1, 8013712 <_reclaim_reent+0x76>
 801370c:	4620      	mov	r0, r4
 801370e:	f000 f85d 	bl	80137cc <_free_r>
 8013712:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8013714:	b111      	cbz	r1, 801371c <_reclaim_reent+0x80>
 8013716:	4620      	mov	r0, r4
 8013718:	f000 f858 	bl	80137cc <_free_r>
 801371c:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 801371e:	b111      	cbz	r1, 8013726 <_reclaim_reent+0x8a>
 8013720:	4620      	mov	r0, r4
 8013722:	f000 f853 	bl	80137cc <_free_r>
 8013726:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8013728:	b111      	cbz	r1, 8013730 <_reclaim_reent+0x94>
 801372a:	4620      	mov	r0, r4
 801372c:	f000 f84e 	bl	80137cc <_free_r>
 8013730:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8013732:	b111      	cbz	r1, 801373a <_reclaim_reent+0x9e>
 8013734:	4620      	mov	r0, r4
 8013736:	f000 f849 	bl	80137cc <_free_r>
 801373a:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 801373c:	b111      	cbz	r1, 8013744 <_reclaim_reent+0xa8>
 801373e:	4620      	mov	r0, r4
 8013740:	f000 f844 	bl	80137cc <_free_r>
 8013744:	6a23      	ldr	r3, [r4, #32]
 8013746:	b11b      	cbz	r3, 8013750 <_reclaim_reent+0xb4>
 8013748:	4620      	mov	r0, r4
 801374a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 801374e:	4718      	bx	r3
 8013750:	bd70      	pop	{r4, r5, r6, pc}
 8013752:	bf00      	nop
 8013754:	2400006c 	.word	0x2400006c

08013758 <__errno>:
 8013758:	4b01      	ldr	r3, [pc, #4]	@ (8013760 <__errno+0x8>)
 801375a:	6818      	ldr	r0, [r3, #0]
 801375c:	4770      	bx	lr
 801375e:	bf00      	nop
 8013760:	2400006c 	.word	0x2400006c

08013764 <__libc_init_array>:
 8013764:	b570      	push	{r4, r5, r6, lr}
 8013766:	4d0d      	ldr	r5, [pc, #52]	@ (801379c <__libc_init_array+0x38>)
 8013768:	4c0d      	ldr	r4, [pc, #52]	@ (80137a0 <__libc_init_array+0x3c>)
 801376a:	1b64      	subs	r4, r4, r5
 801376c:	10a4      	asrs	r4, r4, #2
 801376e:	2600      	movs	r6, #0
 8013770:	42a6      	cmp	r6, r4
 8013772:	d109      	bne.n	8013788 <__libc_init_array+0x24>
 8013774:	4d0b      	ldr	r5, [pc, #44]	@ (80137a4 <__libc_init_array+0x40>)
 8013776:	4c0c      	ldr	r4, [pc, #48]	@ (80137a8 <__libc_init_array+0x44>)
 8013778:	f000 fcc2 	bl	8014100 <_init>
 801377c:	1b64      	subs	r4, r4, r5
 801377e:	10a4      	asrs	r4, r4, #2
 8013780:	2600      	movs	r6, #0
 8013782:	42a6      	cmp	r6, r4
 8013784:	d105      	bne.n	8013792 <__libc_init_array+0x2e>
 8013786:	bd70      	pop	{r4, r5, r6, pc}
 8013788:	f855 3b04 	ldr.w	r3, [r5], #4
 801378c:	4798      	blx	r3
 801378e:	3601      	adds	r6, #1
 8013790:	e7ee      	b.n	8013770 <__libc_init_array+0xc>
 8013792:	f855 3b04 	ldr.w	r3, [r5], #4
 8013796:	4798      	blx	r3
 8013798:	3601      	adds	r6, #1
 801379a:	e7f2      	b.n	8013782 <__libc_init_array+0x1e>
 801379c:	08014490 	.word	0x08014490
 80137a0:	08014490 	.word	0x08014490
 80137a4:	08014490 	.word	0x08014490
 80137a8:	08014494 	.word	0x08014494

080137ac <__retarget_lock_acquire_recursive>:
 80137ac:	4770      	bx	lr

080137ae <__retarget_lock_release_recursive>:
 80137ae:	4770      	bx	lr

080137b0 <memcpy>:
 80137b0:	440a      	add	r2, r1
 80137b2:	4291      	cmp	r1, r2
 80137b4:	f100 33ff 	add.w	r3, r0, #4294967295
 80137b8:	d100      	bne.n	80137bc <memcpy+0xc>
 80137ba:	4770      	bx	lr
 80137bc:	b510      	push	{r4, lr}
 80137be:	f811 4b01 	ldrb.w	r4, [r1], #1
 80137c2:	f803 4f01 	strb.w	r4, [r3, #1]!
 80137c6:	4291      	cmp	r1, r2
 80137c8:	d1f9      	bne.n	80137be <memcpy+0xe>
 80137ca:	bd10      	pop	{r4, pc}

080137cc <_free_r>:
 80137cc:	b538      	push	{r3, r4, r5, lr}
 80137ce:	4605      	mov	r5, r0
 80137d0:	2900      	cmp	r1, #0
 80137d2:	d041      	beq.n	8013858 <_free_r+0x8c>
 80137d4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80137d8:	1f0c      	subs	r4, r1, #4
 80137da:	2b00      	cmp	r3, #0
 80137dc:	bfb8      	it	lt
 80137de:	18e4      	addlt	r4, r4, r3
 80137e0:	f000 f83e 	bl	8013860 <__malloc_lock>
 80137e4:	4a1d      	ldr	r2, [pc, #116]	@ (801385c <_free_r+0x90>)
 80137e6:	6813      	ldr	r3, [r2, #0]
 80137e8:	b933      	cbnz	r3, 80137f8 <_free_r+0x2c>
 80137ea:	6063      	str	r3, [r4, #4]
 80137ec:	6014      	str	r4, [r2, #0]
 80137ee:	4628      	mov	r0, r5
 80137f0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80137f4:	f000 b83a 	b.w	801386c <__malloc_unlock>
 80137f8:	42a3      	cmp	r3, r4
 80137fa:	d908      	bls.n	801380e <_free_r+0x42>
 80137fc:	6820      	ldr	r0, [r4, #0]
 80137fe:	1821      	adds	r1, r4, r0
 8013800:	428b      	cmp	r3, r1
 8013802:	bf01      	itttt	eq
 8013804:	6819      	ldreq	r1, [r3, #0]
 8013806:	685b      	ldreq	r3, [r3, #4]
 8013808:	1809      	addeq	r1, r1, r0
 801380a:	6021      	streq	r1, [r4, #0]
 801380c:	e7ed      	b.n	80137ea <_free_r+0x1e>
 801380e:	461a      	mov	r2, r3
 8013810:	685b      	ldr	r3, [r3, #4]
 8013812:	b10b      	cbz	r3, 8013818 <_free_r+0x4c>
 8013814:	42a3      	cmp	r3, r4
 8013816:	d9fa      	bls.n	801380e <_free_r+0x42>
 8013818:	6811      	ldr	r1, [r2, #0]
 801381a:	1850      	adds	r0, r2, r1
 801381c:	42a0      	cmp	r0, r4
 801381e:	d10b      	bne.n	8013838 <_free_r+0x6c>
 8013820:	6820      	ldr	r0, [r4, #0]
 8013822:	4401      	add	r1, r0
 8013824:	1850      	adds	r0, r2, r1
 8013826:	4283      	cmp	r3, r0
 8013828:	6011      	str	r1, [r2, #0]
 801382a:	d1e0      	bne.n	80137ee <_free_r+0x22>
 801382c:	6818      	ldr	r0, [r3, #0]
 801382e:	685b      	ldr	r3, [r3, #4]
 8013830:	6053      	str	r3, [r2, #4]
 8013832:	4408      	add	r0, r1
 8013834:	6010      	str	r0, [r2, #0]
 8013836:	e7da      	b.n	80137ee <_free_r+0x22>
 8013838:	d902      	bls.n	8013840 <_free_r+0x74>
 801383a:	230c      	movs	r3, #12
 801383c:	602b      	str	r3, [r5, #0]
 801383e:	e7d6      	b.n	80137ee <_free_r+0x22>
 8013840:	6820      	ldr	r0, [r4, #0]
 8013842:	1821      	adds	r1, r4, r0
 8013844:	428b      	cmp	r3, r1
 8013846:	bf04      	itt	eq
 8013848:	6819      	ldreq	r1, [r3, #0]
 801384a:	685b      	ldreq	r3, [r3, #4]
 801384c:	6063      	str	r3, [r4, #4]
 801384e:	bf04      	itt	eq
 8013850:	1809      	addeq	r1, r1, r0
 8013852:	6021      	streq	r1, [r4, #0]
 8013854:	6054      	str	r4, [r2, #4]
 8013856:	e7ca      	b.n	80137ee <_free_r+0x22>
 8013858:	bd38      	pop	{r3, r4, r5, pc}
 801385a:	bf00      	nop
 801385c:	24005f70 	.word	0x24005f70

08013860 <__malloc_lock>:
 8013860:	4801      	ldr	r0, [pc, #4]	@ (8013868 <__malloc_lock+0x8>)
 8013862:	f7ff bfa3 	b.w	80137ac <__retarget_lock_acquire_recursive>
 8013866:	bf00      	nop
 8013868:	24005f6c 	.word	0x24005f6c

0801386c <__malloc_unlock>:
 801386c:	4801      	ldr	r0, [pc, #4]	@ (8013874 <__malloc_unlock+0x8>)
 801386e:	f7ff bf9e 	b.w	80137ae <__retarget_lock_release_recursive>
 8013872:	bf00      	nop
 8013874:	24005f6c 	.word	0x24005f6c

08013878 <asinf>:
 8013878:	b508      	push	{r3, lr}
 801387a:	ed2d 8b02 	vpush	{d8}
 801387e:	eeb0 8a40 	vmov.f32	s16, s0
 8013882:	f000 f9e3 	bl	8013c4c <__ieee754_asinf>
 8013886:	eeb4 8a48 	vcmp.f32	s16, s16
 801388a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801388e:	eef0 8a40 	vmov.f32	s17, s0
 8013892:	d615      	bvs.n	80138c0 <asinf+0x48>
 8013894:	eeb0 0a48 	vmov.f32	s0, s16
 8013898:	f000 f81c 	bl	80138d4 <fabsf>
 801389c:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 80138a0:	eeb4 0ae7 	vcmpe.f32	s0, s15
 80138a4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80138a8:	dd0a      	ble.n	80138c0 <asinf+0x48>
 80138aa:	f7ff ff55 	bl	8013758 <__errno>
 80138ae:	ecbd 8b02 	vpop	{d8}
 80138b2:	2321      	movs	r3, #33	@ 0x21
 80138b4:	6003      	str	r3, [r0, #0]
 80138b6:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 80138ba:	4804      	ldr	r0, [pc, #16]	@ (80138cc <asinf+0x54>)
 80138bc:	f000 b812 	b.w	80138e4 <nanf>
 80138c0:	eeb0 0a68 	vmov.f32	s0, s17
 80138c4:	ecbd 8b02 	vpop	{d8}
 80138c8:	bd08      	pop	{r3, pc}
 80138ca:	bf00      	nop
 80138cc:	0801430c 	.word	0x0801430c

080138d0 <atan2f>:
 80138d0:	f000 baa0 	b.w	8013e14 <__ieee754_atan2f>

080138d4 <fabsf>:
 80138d4:	ee10 3a10 	vmov	r3, s0
 80138d8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80138dc:	ee00 3a10 	vmov	s0, r3
 80138e0:	4770      	bx	lr
	...

080138e4 <nanf>:
 80138e4:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 80138ec <nanf+0x8>
 80138e8:	4770      	bx	lr
 80138ea:	bf00      	nop
 80138ec:	7fc00000 	.word	0x7fc00000

080138f0 <sinf_poly>:
 80138f0:	07cb      	lsls	r3, r1, #31
 80138f2:	d412      	bmi.n	801391a <sinf_poly+0x2a>
 80138f4:	ee21 5b00 	vmul.f64	d5, d1, d0
 80138f8:	ed90 6b1a 	vldr	d6, [r0, #104]	@ 0x68
 80138fc:	ed90 7b18 	vldr	d7, [r0, #96]	@ 0x60
 8013900:	eea6 7b01 	vfma.f64	d7, d6, d1
 8013904:	ed90 6b16 	vldr	d6, [r0, #88]	@ 0x58
 8013908:	ee21 1b05 	vmul.f64	d1, d1, d5
 801390c:	eea6 0b05 	vfma.f64	d0, d6, d5
 8013910:	eea7 0b01 	vfma.f64	d0, d7, d1
 8013914:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 8013918:	4770      	bx	lr
 801391a:	ed90 6b14 	vldr	d6, [r0, #80]	@ 0x50
 801391e:	ee21 5b01 	vmul.f64	d5, d1, d1
 8013922:	ed90 7b12 	vldr	d7, [r0, #72]	@ 0x48
 8013926:	ed90 0b0c 	vldr	d0, [r0, #48]	@ 0x30
 801392a:	eea1 7b06 	vfma.f64	d7, d1, d6
 801392e:	ed90 6b0e 	vldr	d6, [r0, #56]	@ 0x38
 8013932:	eea1 0b06 	vfma.f64	d0, d1, d6
 8013936:	ed90 6b10 	vldr	d6, [r0, #64]	@ 0x40
 801393a:	ee21 1b05 	vmul.f64	d1, d1, d5
 801393e:	eea5 0b06 	vfma.f64	d0, d5, d6
 8013942:	e7e5      	b.n	8013910 <sinf_poly+0x20>
 8013944:	0000      	movs	r0, r0
	...

08013948 <sinf>:
 8013948:	b537      	push	{r0, r1, r2, r4, r5, lr}
 801394a:	ee10 4a10 	vmov	r4, s0
 801394e:	f3c4 530a 	ubfx	r3, r4, #20, #11
 8013952:	f5b3 7f7d 	cmp.w	r3, #1012	@ 0x3f4
 8013956:	eeb7 6ac0 	vcvt.f64.f32	d6, s0
 801395a:	eef0 7a40 	vmov.f32	s15, s0
 801395e:	d218      	bcs.n	8013992 <sinf+0x4a>
 8013960:	ee26 1b06 	vmul.f64	d1, d6, d6
 8013964:	f5b3 7f66 	cmp.w	r3, #920	@ 0x398
 8013968:	d20a      	bcs.n	8013980 <sinf+0x38>
 801396a:	f014 4fff 	tst.w	r4, #2139095040	@ 0x7f800000
 801396e:	d103      	bne.n	8013978 <sinf+0x30>
 8013970:	eeb7 1bc1 	vcvt.f32.f64	s2, d1
 8013974:	ed8d 1a01 	vstr	s2, [sp, #4]
 8013978:	eeb0 0a67 	vmov.f32	s0, s15
 801397c:	b003      	add	sp, #12
 801397e:	bd30      	pop	{r4, r5, pc}
 8013980:	483b      	ldr	r0, [pc, #236]	@ (8013a70 <sinf+0x128>)
 8013982:	eeb0 0b46 	vmov.f64	d0, d6
 8013986:	2100      	movs	r1, #0
 8013988:	b003      	add	sp, #12
 801398a:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 801398e:	f7ff bfaf 	b.w	80138f0 <sinf_poly>
 8013992:	f240 422e 	movw	r2, #1070	@ 0x42e
 8013996:	4293      	cmp	r3, r2
 8013998:	d824      	bhi.n	80139e4 <sinf+0x9c>
 801399a:	4b35      	ldr	r3, [pc, #212]	@ (8013a70 <sinf+0x128>)
 801399c:	ed93 7b08 	vldr	d7, [r3, #32]
 80139a0:	ee26 7b07 	vmul.f64	d7, d6, d7
 80139a4:	eefd 7bc7 	vcvt.s32.f64	s15, d7
 80139a8:	f103 0070 	add.w	r0, r3, #112	@ 0x70
 80139ac:	ee17 1a90 	vmov	r1, s15
 80139b0:	f501 0100 	add.w	r1, r1, #8388608	@ 0x800000
 80139b4:	1609      	asrs	r1, r1, #24
 80139b6:	ee07 1a90 	vmov	s15, r1
 80139ba:	f001 0203 	and.w	r2, r1, #3
 80139be:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
 80139c2:	eeb8 5be7 	vcvt.f64.s32	d5, s15
 80139c6:	ed92 0b00 	vldr	d0, [r2]
 80139ca:	ed93 7b0a 	vldr	d7, [r3, #40]	@ 0x28
 80139ce:	f011 0f02 	tst.w	r1, #2
 80139d2:	eea5 6b47 	vfms.f64	d6, d5, d7
 80139d6:	bf08      	it	eq
 80139d8:	4618      	moveq	r0, r3
 80139da:	ee26 1b06 	vmul.f64	d1, d6, d6
 80139de:	ee20 0b06 	vmul.f64	d0, d0, d6
 80139e2:	e7d1      	b.n	8013988 <sinf+0x40>
 80139e4:	f5b3 6fff 	cmp.w	r3, #2040	@ 0x7f8
 80139e8:	d237      	bcs.n	8013a5a <sinf+0x112>
 80139ea:	4922      	ldr	r1, [pc, #136]	@ (8013a74 <sinf+0x12c>)
 80139ec:	f3c4 6083 	ubfx	r0, r4, #26, #4
 80139f0:	eb01 0280 	add.w	r2, r1, r0, lsl #2
 80139f4:	f3c4 0316 	ubfx	r3, r4, #0, #23
 80139f8:	f3c4 55c2 	ubfx	r5, r4, #23, #3
 80139fc:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 8013a00:	6a10      	ldr	r0, [r2, #32]
 8013a02:	6912      	ldr	r2, [r2, #16]
 8013a04:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8013a08:	40ab      	lsls	r3, r5
 8013a0a:	fba0 5003 	umull	r5, r0, r0, r3
 8013a0e:	4359      	muls	r1, r3
 8013a10:	fbe3 0102 	umlal	r0, r1, r3, r2
 8013a14:	f101 5300 	add.w	r3, r1, #536870912	@ 0x20000000
 8013a18:	0f9d      	lsrs	r5, r3, #30
 8013a1a:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8013a1e:	1ac9      	subs	r1, r1, r3
 8013a20:	f7ec fe04 	bl	800062c <__aeabi_l2d>
 8013a24:	eb05 74d4 	add.w	r4, r5, r4, lsr #31
 8013a28:	4b11      	ldr	r3, [pc, #68]	@ (8013a70 <sinf+0x128>)
 8013a2a:	f004 0203 	and.w	r2, r4, #3
 8013a2e:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
 8013a32:	ed9f 6b0d 	vldr	d6, [pc, #52]	@ 8013a68 <sinf+0x120>
 8013a36:	ed92 0b00 	vldr	d0, [r2]
 8013a3a:	ec41 0b17 	vmov	d7, r0, r1
 8013a3e:	f014 0f02 	tst.w	r4, #2
 8013a42:	ee27 7b06 	vmul.f64	d7, d7, d6
 8013a46:	f103 0070 	add.w	r0, r3, #112	@ 0x70
 8013a4a:	4629      	mov	r1, r5
 8013a4c:	bf08      	it	eq
 8013a4e:	4618      	moveq	r0, r3
 8013a50:	ee27 1b07 	vmul.f64	d1, d7, d7
 8013a54:	ee20 0b07 	vmul.f64	d0, d0, d7
 8013a58:	e796      	b.n	8013988 <sinf+0x40>
 8013a5a:	b003      	add	sp, #12
 8013a5c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8013a60:	f000 b8e4 	b.w	8013c2c <__math_invalidf>
 8013a64:	f3af 8000 	nop.w
 8013a68:	54442d18 	.word	0x54442d18
 8013a6c:	3c1921fb 	.word	0x3c1921fb
 8013a70:	08014370 	.word	0x08014370
 8013a74:	08014310 	.word	0x08014310

08013a78 <sinf_poly>:
 8013a78:	07cb      	lsls	r3, r1, #31
 8013a7a:	d412      	bmi.n	8013aa2 <sinf_poly+0x2a>
 8013a7c:	ee21 5b00 	vmul.f64	d5, d1, d0
 8013a80:	ed90 6b1a 	vldr	d6, [r0, #104]	@ 0x68
 8013a84:	ed90 7b18 	vldr	d7, [r0, #96]	@ 0x60
 8013a88:	eea6 7b01 	vfma.f64	d7, d6, d1
 8013a8c:	ed90 6b16 	vldr	d6, [r0, #88]	@ 0x58
 8013a90:	ee21 1b05 	vmul.f64	d1, d1, d5
 8013a94:	eea6 0b05 	vfma.f64	d0, d6, d5
 8013a98:	eea7 0b01 	vfma.f64	d0, d7, d1
 8013a9c:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 8013aa0:	4770      	bx	lr
 8013aa2:	ed90 6b14 	vldr	d6, [r0, #80]	@ 0x50
 8013aa6:	ee21 5b01 	vmul.f64	d5, d1, d1
 8013aaa:	ed90 7b12 	vldr	d7, [r0, #72]	@ 0x48
 8013aae:	ed90 0b0c 	vldr	d0, [r0, #48]	@ 0x30
 8013ab2:	eea1 7b06 	vfma.f64	d7, d1, d6
 8013ab6:	ed90 6b0e 	vldr	d6, [r0, #56]	@ 0x38
 8013aba:	eea1 0b06 	vfma.f64	d0, d1, d6
 8013abe:	ed90 6b10 	vldr	d6, [r0, #64]	@ 0x40
 8013ac2:	ee21 1b05 	vmul.f64	d1, d1, d5
 8013ac6:	eea5 0b06 	vfma.f64	d0, d5, d6
 8013aca:	e7e5      	b.n	8013a98 <sinf_poly+0x20>
 8013acc:	0000      	movs	r0, r0
	...

08013ad0 <cosf>:
 8013ad0:	b538      	push	{r3, r4, r5, lr}
 8013ad2:	ee10 4a10 	vmov	r4, s0
 8013ad6:	f3c4 530a 	ubfx	r3, r4, #20, #11
 8013ada:	f5b3 7f7d 	cmp.w	r3, #1012	@ 0x3f4
 8013ade:	eeb7 7ac0 	vcvt.f64.f32	d7, s0
 8013ae2:	d21f      	bcs.n	8013b24 <cosf+0x54>
 8013ae4:	ee27 7b07 	vmul.f64	d7, d7, d7
 8013ae8:	f5b3 7f66 	cmp.w	r3, #920	@ 0x398
 8013aec:	f0c0 8082 	bcc.w	8013bf4 <cosf+0x124>
 8013af0:	ee27 4b07 	vmul.f64	d4, d7, d7
 8013af4:	4b44      	ldr	r3, [pc, #272]	@ (8013c08 <cosf+0x138>)
 8013af6:	ed93 5b14 	vldr	d5, [r3, #80]	@ 0x50
 8013afa:	ed93 6b12 	vldr	d6, [r3, #72]	@ 0x48
 8013afe:	ed93 0b0c 	vldr	d0, [r3, #48]	@ 0x30
 8013b02:	eea7 6b05 	vfma.f64	d6, d7, d5
 8013b06:	ed93 5b0e 	vldr	d5, [r3, #56]	@ 0x38
 8013b0a:	eea7 0b05 	vfma.f64	d0, d7, d5
 8013b0e:	ed93 5b10 	vldr	d5, [r3, #64]	@ 0x40
 8013b12:	ee27 7b04 	vmul.f64	d7, d7, d4
 8013b16:	eea4 0b05 	vfma.f64	d0, d4, d5
 8013b1a:	eea6 0b07 	vfma.f64	d0, d6, d7
 8013b1e:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 8013b22:	bd38      	pop	{r3, r4, r5, pc}
 8013b24:	f240 422e 	movw	r2, #1070	@ 0x42e
 8013b28:	4293      	cmp	r3, r2
 8013b2a:	d829      	bhi.n	8013b80 <cosf+0xb0>
 8013b2c:	4b36      	ldr	r3, [pc, #216]	@ (8013c08 <cosf+0x138>)
 8013b2e:	ed93 6b08 	vldr	d6, [r3, #32]
 8013b32:	ee27 6b06 	vmul.f64	d6, d7, d6
 8013b36:	eefd 6bc6 	vcvt.s32.f64	s13, d6
 8013b3a:	f103 0070 	add.w	r0, r3, #112	@ 0x70
 8013b3e:	ee16 1a90 	vmov	r1, s13
 8013b42:	f501 0100 	add.w	r1, r1, #8388608	@ 0x800000
 8013b46:	1609      	asrs	r1, r1, #24
 8013b48:	ee06 1a90 	vmov	s13, r1
 8013b4c:	f001 0203 	and.w	r2, r1, #3
 8013b50:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
 8013b54:	eeb8 5be6 	vcvt.f64.s32	d5, s13
 8013b58:	ed92 0b00 	vldr	d0, [r2]
 8013b5c:	ed93 6b0a 	vldr	d6, [r3, #40]	@ 0x28
 8013b60:	f011 0f02 	tst.w	r1, #2
 8013b64:	f081 0101 	eor.w	r1, r1, #1
 8013b68:	eea5 7b46 	vfms.f64	d7, d5, d6
 8013b6c:	bf08      	it	eq
 8013b6e:	4618      	moveq	r0, r3
 8013b70:	ee27 1b07 	vmul.f64	d1, d7, d7
 8013b74:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8013b78:	ee20 0b07 	vmul.f64	d0, d0, d7
 8013b7c:	f7ff bf7c 	b.w	8013a78 <sinf_poly>
 8013b80:	f5b3 6fff 	cmp.w	r3, #2040	@ 0x7f8
 8013b84:	d232      	bcs.n	8013bec <cosf+0x11c>
 8013b86:	4921      	ldr	r1, [pc, #132]	@ (8013c0c <cosf+0x13c>)
 8013b88:	f3c4 6083 	ubfx	r0, r4, #26, #4
 8013b8c:	eb01 0280 	add.w	r2, r1, r0, lsl #2
 8013b90:	f3c4 0316 	ubfx	r3, r4, #0, #23
 8013b94:	f3c4 55c2 	ubfx	r5, r4, #23, #3
 8013b98:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 8013b9c:	6a10      	ldr	r0, [r2, #32]
 8013b9e:	6912      	ldr	r2, [r2, #16]
 8013ba0:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8013ba4:	40ab      	lsls	r3, r5
 8013ba6:	fba0 5003 	umull	r5, r0, r0, r3
 8013baa:	4359      	muls	r1, r3
 8013bac:	fbe3 0102 	umlal	r0, r1, r3, r2
 8013bb0:	f101 5300 	add.w	r3, r1, #536870912	@ 0x20000000
 8013bb4:	0f9d      	lsrs	r5, r3, #30
 8013bb6:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8013bba:	1ac9      	subs	r1, r1, r3
 8013bbc:	f7ec fd36 	bl	800062c <__aeabi_l2d>
 8013bc0:	eb05 74d4 	add.w	r4, r5, r4, lsr #31
 8013bc4:	4b10      	ldr	r3, [pc, #64]	@ (8013c08 <cosf+0x138>)
 8013bc6:	ed9f 6b0e 	vldr	d6, [pc, #56]	@ 8013c00 <cosf+0x130>
 8013bca:	ec41 0b17 	vmov	d7, r0, r1
 8013bce:	f004 0203 	and.w	r2, r4, #3
 8013bd2:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
 8013bd6:	ed92 0b00 	vldr	d0, [r2]
 8013bda:	ee27 7b06 	vmul.f64	d7, d7, d6
 8013bde:	f103 0070 	add.w	r0, r3, #112	@ 0x70
 8013be2:	f014 0f02 	tst.w	r4, #2
 8013be6:	f085 0101 	eor.w	r1, r5, #1
 8013bea:	e7bf      	b.n	8013b6c <cosf+0x9c>
 8013bec:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8013bf0:	f000 b81c 	b.w	8013c2c <__math_invalidf>
 8013bf4:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8013bf8:	e793      	b.n	8013b22 <cosf+0x52>
 8013bfa:	bf00      	nop
 8013bfc:	f3af 8000 	nop.w
 8013c00:	54442d18 	.word	0x54442d18
 8013c04:	3c1921fb 	.word	0x3c1921fb
 8013c08:	08014370 	.word	0x08014370
 8013c0c:	08014310 	.word	0x08014310

08013c10 <with_errnof>:
 8013c10:	b510      	push	{r4, lr}
 8013c12:	ed2d 8b02 	vpush	{d8}
 8013c16:	eeb0 8a40 	vmov.f32	s16, s0
 8013c1a:	4604      	mov	r4, r0
 8013c1c:	f7ff fd9c 	bl	8013758 <__errno>
 8013c20:	eeb0 0a48 	vmov.f32	s0, s16
 8013c24:	ecbd 8b02 	vpop	{d8}
 8013c28:	6004      	str	r4, [r0, #0]
 8013c2a:	bd10      	pop	{r4, pc}

08013c2c <__math_invalidf>:
 8013c2c:	eef0 7a40 	vmov.f32	s15, s0
 8013c30:	ee30 7a40 	vsub.f32	s14, s0, s0
 8013c34:	eef4 7a67 	vcmp.f32	s15, s15
 8013c38:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013c3c:	ee87 0a07 	vdiv.f32	s0, s14, s14
 8013c40:	d602      	bvs.n	8013c48 <__math_invalidf+0x1c>
 8013c42:	2021      	movs	r0, #33	@ 0x21
 8013c44:	f7ff bfe4 	b.w	8013c10 <with_errnof>
 8013c48:	4770      	bx	lr
	...

08013c4c <__ieee754_asinf>:
 8013c4c:	b538      	push	{r3, r4, r5, lr}
 8013c4e:	ee10 5a10 	vmov	r5, s0
 8013c52:	f025 4400 	bic.w	r4, r5, #2147483648	@ 0x80000000
 8013c56:	f1b4 5f7e 	cmp.w	r4, #1065353216	@ 0x3f800000
 8013c5a:	ed2d 8b04 	vpush	{d8-d9}
 8013c5e:	d10c      	bne.n	8013c7a <__ieee754_asinf+0x2e>
 8013c60:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 8013dd4 <__ieee754_asinf+0x188>
 8013c64:	ed9f 7a5c 	vldr	s14, [pc, #368]	@ 8013dd8 <__ieee754_asinf+0x18c>
 8013c68:	ee60 7a27 	vmul.f32	s15, s0, s15
 8013c6c:	eee0 7a07 	vfma.f32	s15, s0, s14
 8013c70:	eeb0 0a67 	vmov.f32	s0, s15
 8013c74:	ecbd 8b04 	vpop	{d8-d9}
 8013c78:	bd38      	pop	{r3, r4, r5, pc}
 8013c7a:	d904      	bls.n	8013c86 <__ieee754_asinf+0x3a>
 8013c7c:	ee70 7a40 	vsub.f32	s15, s0, s0
 8013c80:	ee87 0aa7 	vdiv.f32	s0, s15, s15
 8013c84:	e7f6      	b.n	8013c74 <__ieee754_asinf+0x28>
 8013c86:	f1b4 5f7c 	cmp.w	r4, #1056964608	@ 0x3f000000
 8013c8a:	eef7 8a00 	vmov.f32	s17, #112	@ 0x3f800000  1.0
 8013c8e:	d20b      	bcs.n	8013ca8 <__ieee754_asinf+0x5c>
 8013c90:	f1b4 5f48 	cmp.w	r4, #838860800	@ 0x32000000
 8013c94:	d252      	bcs.n	8013d3c <__ieee754_asinf+0xf0>
 8013c96:	eddf 7a51 	vldr	s15, [pc, #324]	@ 8013ddc <__ieee754_asinf+0x190>
 8013c9a:	ee70 7a27 	vadd.f32	s15, s0, s15
 8013c9e:	eef4 7ae8 	vcmpe.f32	s15, s17
 8013ca2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013ca6:	dce5      	bgt.n	8013c74 <__ieee754_asinf+0x28>
 8013ca8:	f7ff fe14 	bl	80138d4 <fabsf>
 8013cac:	ee38 8ac0 	vsub.f32	s16, s17, s0
 8013cb0:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 8013cb4:	ee28 8a27 	vmul.f32	s16, s16, s15
 8013cb8:	ed9f 7a49 	vldr	s14, [pc, #292]	@ 8013de0 <__ieee754_asinf+0x194>
 8013cbc:	eddf 7a49 	vldr	s15, [pc, #292]	@ 8013de4 <__ieee754_asinf+0x198>
 8013cc0:	ed9f 9a49 	vldr	s18, [pc, #292]	@ 8013de8 <__ieee754_asinf+0x19c>
 8013cc4:	eea8 7a27 	vfma.f32	s14, s16, s15
 8013cc8:	eddf 7a48 	vldr	s15, [pc, #288]	@ 8013dec <__ieee754_asinf+0x1a0>
 8013ccc:	eee7 7a08 	vfma.f32	s15, s14, s16
 8013cd0:	ed9f 7a47 	vldr	s14, [pc, #284]	@ 8013df0 <__ieee754_asinf+0x1a4>
 8013cd4:	eea7 7a88 	vfma.f32	s14, s15, s16
 8013cd8:	eddf 7a46 	vldr	s15, [pc, #280]	@ 8013df4 <__ieee754_asinf+0x1a8>
 8013cdc:	eee7 7a08 	vfma.f32	s15, s14, s16
 8013ce0:	ed9f 7a45 	vldr	s14, [pc, #276]	@ 8013df8 <__ieee754_asinf+0x1ac>
 8013ce4:	eea7 9a88 	vfma.f32	s18, s15, s16
 8013ce8:	eddf 7a44 	vldr	s15, [pc, #272]	@ 8013dfc <__ieee754_asinf+0x1b0>
 8013cec:	eee8 7a07 	vfma.f32	s15, s16, s14
 8013cf0:	ed9f 7a43 	vldr	s14, [pc, #268]	@ 8013e00 <__ieee754_asinf+0x1b4>
 8013cf4:	eea7 7a88 	vfma.f32	s14, s15, s16
 8013cf8:	eddf 7a42 	vldr	s15, [pc, #264]	@ 8013e04 <__ieee754_asinf+0x1b8>
 8013cfc:	eee7 7a08 	vfma.f32	s15, s14, s16
 8013d00:	eeb0 0a48 	vmov.f32	s0, s16
 8013d04:	eee7 8a88 	vfma.f32	s17, s15, s16
 8013d08:	f000 f9f6 	bl	80140f8 <__ieee754_sqrtf>
 8013d0c:	4b3e      	ldr	r3, [pc, #248]	@ (8013e08 <__ieee754_asinf+0x1bc>)
 8013d0e:	ee29 9a08 	vmul.f32	s18, s18, s16
 8013d12:	429c      	cmp	r4, r3
 8013d14:	ee89 6a28 	vdiv.f32	s12, s18, s17
 8013d18:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8013d1c:	d93d      	bls.n	8013d9a <__ieee754_asinf+0x14e>
 8013d1e:	eea0 0a06 	vfma.f32	s0, s0, s12
 8013d22:	eddf 7a3a 	vldr	s15, [pc, #232]	@ 8013e0c <__ieee754_asinf+0x1c0>
 8013d26:	eee0 7a26 	vfma.f32	s15, s0, s13
 8013d2a:	ed9f 0a2b 	vldr	s0, [pc, #172]	@ 8013dd8 <__ieee754_asinf+0x18c>
 8013d2e:	ee30 0a67 	vsub.f32	s0, s0, s15
 8013d32:	2d00      	cmp	r5, #0
 8013d34:	bfd8      	it	le
 8013d36:	eeb1 0a40 	vnegle.f32	s0, s0
 8013d3a:	e79b      	b.n	8013c74 <__ieee754_asinf+0x28>
 8013d3c:	ee60 7a00 	vmul.f32	s15, s0, s0
 8013d40:	eddf 6a28 	vldr	s13, [pc, #160]	@ 8013de4 <__ieee754_asinf+0x198>
 8013d44:	ed9f 7a26 	vldr	s14, [pc, #152]	@ 8013de0 <__ieee754_asinf+0x194>
 8013d48:	ed9f 6a2b 	vldr	s12, [pc, #172]	@ 8013df8 <__ieee754_asinf+0x1ac>
 8013d4c:	eea7 7aa6 	vfma.f32	s14, s15, s13
 8013d50:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8013dec <__ieee754_asinf+0x1a0>
 8013d54:	eee7 6a27 	vfma.f32	s13, s14, s15
 8013d58:	ed9f 7a25 	vldr	s14, [pc, #148]	@ 8013df0 <__ieee754_asinf+0x1a4>
 8013d5c:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8013d60:	eddf 6a24 	vldr	s13, [pc, #144]	@ 8013df4 <__ieee754_asinf+0x1a8>
 8013d64:	eee7 6a27 	vfma.f32	s13, s14, s15
 8013d68:	ed9f 7a1f 	vldr	s14, [pc, #124]	@ 8013de8 <__ieee754_asinf+0x19c>
 8013d6c:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8013d70:	eddf 6a22 	vldr	s13, [pc, #136]	@ 8013dfc <__ieee754_asinf+0x1b0>
 8013d74:	eee7 6a86 	vfma.f32	s13, s15, s12
 8013d78:	ed9f 6a21 	vldr	s12, [pc, #132]	@ 8013e00 <__ieee754_asinf+0x1b4>
 8013d7c:	eea6 6aa7 	vfma.f32	s12, s13, s15
 8013d80:	eddf 6a20 	vldr	s13, [pc, #128]	@ 8013e04 <__ieee754_asinf+0x1b8>
 8013d84:	eee6 6a27 	vfma.f32	s13, s12, s15
 8013d88:	ee27 7a27 	vmul.f32	s14, s14, s15
 8013d8c:	eee6 8aa7 	vfma.f32	s17, s13, s15
 8013d90:	eec7 7a28 	vdiv.f32	s15, s14, s17
 8013d94:	eea0 0a27 	vfma.f32	s0, s0, s15
 8013d98:	e76c      	b.n	8013c74 <__ieee754_asinf+0x28>
 8013d9a:	ee10 3a10 	vmov	r3, s0
 8013d9e:	f36f 030b 	bfc	r3, #0, #12
 8013da2:	ee07 3a10 	vmov	s14, r3
 8013da6:	eea7 8a47 	vfms.f32	s16, s14, s14
 8013daa:	ee70 5a00 	vadd.f32	s11, s0, s0
 8013dae:	ee30 0a07 	vadd.f32	s0, s0, s14
 8013db2:	eddf 7a08 	vldr	s15, [pc, #32]	@ 8013dd4 <__ieee754_asinf+0x188>
 8013db6:	ee88 5a00 	vdiv.f32	s10, s16, s0
 8013dba:	ed9f 0a15 	vldr	s0, [pc, #84]	@ 8013e10 <__ieee754_asinf+0x1c4>
 8013dbe:	eee5 7a66 	vfms.f32	s15, s10, s13
 8013dc2:	eed5 7a86 	vfnms.f32	s15, s11, s12
 8013dc6:	eeb0 6a40 	vmov.f32	s12, s0
 8013dca:	eea7 6a66 	vfms.f32	s12, s14, s13
 8013dce:	ee77 7ac6 	vsub.f32	s15, s15, s12
 8013dd2:	e7ac      	b.n	8013d2e <__ieee754_asinf+0xe2>
 8013dd4:	b33bbd2e 	.word	0xb33bbd2e
 8013dd8:	3fc90fdb 	.word	0x3fc90fdb
 8013ddc:	7149f2ca 	.word	0x7149f2ca
 8013de0:	3a4f7f04 	.word	0x3a4f7f04
 8013de4:	3811ef08 	.word	0x3811ef08
 8013de8:	3e2aaaab 	.word	0x3e2aaaab
 8013dec:	bd241146 	.word	0xbd241146
 8013df0:	3e4e0aa8 	.word	0x3e4e0aa8
 8013df4:	bea6b090 	.word	0xbea6b090
 8013df8:	3d9dc62e 	.word	0x3d9dc62e
 8013dfc:	bf303361 	.word	0xbf303361
 8013e00:	4001572d 	.word	0x4001572d
 8013e04:	c019d139 	.word	0xc019d139
 8013e08:	3f799999 	.word	0x3f799999
 8013e0c:	333bbd2e 	.word	0x333bbd2e
 8013e10:	3f490fdb 	.word	0x3f490fdb

08013e14 <__ieee754_atan2f>:
 8013e14:	ee10 2a90 	vmov	r2, s1
 8013e18:	f022 4100 	bic.w	r1, r2, #2147483648	@ 0x80000000
 8013e1c:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 8013e20:	b510      	push	{r4, lr}
 8013e22:	eef0 7a40 	vmov.f32	s15, s0
 8013e26:	d806      	bhi.n	8013e36 <__ieee754_atan2f+0x22>
 8013e28:	ee10 0a10 	vmov	r0, s0
 8013e2c:	f020 4300 	bic.w	r3, r0, #2147483648	@ 0x80000000
 8013e30:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8013e34:	d904      	bls.n	8013e40 <__ieee754_atan2f+0x2c>
 8013e36:	ee77 7aa0 	vadd.f32	s15, s15, s1
 8013e3a:	eeb0 0a67 	vmov.f32	s0, s15
 8013e3e:	bd10      	pop	{r4, pc}
 8013e40:	f1b2 5f7e 	cmp.w	r2, #1065353216	@ 0x3f800000
 8013e44:	d103      	bne.n	8013e4e <__ieee754_atan2f+0x3a>
 8013e46:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8013e4a:	f000 b881 	b.w	8013f50 <atanf>
 8013e4e:	1794      	asrs	r4, r2, #30
 8013e50:	f004 0402 	and.w	r4, r4, #2
 8013e54:	ea44 74d0 	orr.w	r4, r4, r0, lsr #31
 8013e58:	b93b      	cbnz	r3, 8013e6a <__ieee754_atan2f+0x56>
 8013e5a:	2c02      	cmp	r4, #2
 8013e5c:	d05c      	beq.n	8013f18 <__ieee754_atan2f+0x104>
 8013e5e:	ed9f 7a33 	vldr	s14, [pc, #204]	@ 8013f2c <__ieee754_atan2f+0x118>
 8013e62:	2c03      	cmp	r4, #3
 8013e64:	fe47 7a00 	vseleq.f32	s15, s14, s0
 8013e68:	e7e7      	b.n	8013e3a <__ieee754_atan2f+0x26>
 8013e6a:	b939      	cbnz	r1, 8013e7c <__ieee754_atan2f+0x68>
 8013e6c:	eddf 7a30 	vldr	s15, [pc, #192]	@ 8013f30 <__ieee754_atan2f+0x11c>
 8013e70:	ed9f 7a30 	vldr	s14, [pc, #192]	@ 8013f34 <__ieee754_atan2f+0x120>
 8013e74:	2800      	cmp	r0, #0
 8013e76:	fe67 7a27 	vselge.f32	s15, s14, s15
 8013e7a:	e7de      	b.n	8013e3a <__ieee754_atan2f+0x26>
 8013e7c:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 8013e80:	d110      	bne.n	8013ea4 <__ieee754_atan2f+0x90>
 8013e82:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8013e86:	f104 34ff 	add.w	r4, r4, #4294967295
 8013e8a:	d107      	bne.n	8013e9c <__ieee754_atan2f+0x88>
 8013e8c:	2c02      	cmp	r4, #2
 8013e8e:	d846      	bhi.n	8013f1e <__ieee754_atan2f+0x10a>
 8013e90:	4b29      	ldr	r3, [pc, #164]	@ (8013f38 <__ieee754_atan2f+0x124>)
 8013e92:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 8013e96:	edd3 7a00 	vldr	s15, [r3]
 8013e9a:	e7ce      	b.n	8013e3a <__ieee754_atan2f+0x26>
 8013e9c:	2c02      	cmp	r4, #2
 8013e9e:	d841      	bhi.n	8013f24 <__ieee754_atan2f+0x110>
 8013ea0:	4b26      	ldr	r3, [pc, #152]	@ (8013f3c <__ieee754_atan2f+0x128>)
 8013ea2:	e7f6      	b.n	8013e92 <__ieee754_atan2f+0x7e>
 8013ea4:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8013ea8:	d0e0      	beq.n	8013e6c <__ieee754_atan2f+0x58>
 8013eaa:	1a5b      	subs	r3, r3, r1
 8013eac:	f1b3 5ff4 	cmp.w	r3, #511705088	@ 0x1e800000
 8013eb0:	ea4f 51e3 	mov.w	r1, r3, asr #23
 8013eb4:	da1a      	bge.n	8013eec <__ieee754_atan2f+0xd8>
 8013eb6:	2a00      	cmp	r2, #0
 8013eb8:	da01      	bge.n	8013ebe <__ieee754_atan2f+0xaa>
 8013eba:	313c      	adds	r1, #60	@ 0x3c
 8013ebc:	db19      	blt.n	8013ef2 <__ieee754_atan2f+0xde>
 8013ebe:	ee87 0aa0 	vdiv.f32	s0, s15, s1
 8013ec2:	f7ff fd07 	bl	80138d4 <fabsf>
 8013ec6:	f000 f843 	bl	8013f50 <atanf>
 8013eca:	eef0 7a40 	vmov.f32	s15, s0
 8013ece:	2c01      	cmp	r4, #1
 8013ed0:	d012      	beq.n	8013ef8 <__ieee754_atan2f+0xe4>
 8013ed2:	2c02      	cmp	r4, #2
 8013ed4:	d017      	beq.n	8013f06 <__ieee754_atan2f+0xf2>
 8013ed6:	2c00      	cmp	r4, #0
 8013ed8:	d0af      	beq.n	8013e3a <__ieee754_atan2f+0x26>
 8013eda:	ed9f 7a19 	vldr	s14, [pc, #100]	@ 8013f40 <__ieee754_atan2f+0x12c>
 8013ede:	ee77 7a87 	vadd.f32	s15, s15, s14
 8013ee2:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 8013f44 <__ieee754_atan2f+0x130>
 8013ee6:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8013eea:	e7a6      	b.n	8013e3a <__ieee754_atan2f+0x26>
 8013eec:	eddf 7a11 	vldr	s15, [pc, #68]	@ 8013f34 <__ieee754_atan2f+0x120>
 8013ef0:	e7ed      	b.n	8013ece <__ieee754_atan2f+0xba>
 8013ef2:	eddf 7a15 	vldr	s15, [pc, #84]	@ 8013f48 <__ieee754_atan2f+0x134>
 8013ef6:	e7ea      	b.n	8013ece <__ieee754_atan2f+0xba>
 8013ef8:	ee17 3a90 	vmov	r3, s15
 8013efc:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 8013f00:	ee07 3a90 	vmov	s15, r3
 8013f04:	e799      	b.n	8013e3a <__ieee754_atan2f+0x26>
 8013f06:	ed9f 7a0e 	vldr	s14, [pc, #56]	@ 8013f40 <__ieee754_atan2f+0x12c>
 8013f0a:	ee77 7a87 	vadd.f32	s15, s15, s14
 8013f0e:	ed9f 7a0d 	vldr	s14, [pc, #52]	@ 8013f44 <__ieee754_atan2f+0x130>
 8013f12:	ee77 7a67 	vsub.f32	s15, s14, s15
 8013f16:	e790      	b.n	8013e3a <__ieee754_atan2f+0x26>
 8013f18:	eddf 7a0a 	vldr	s15, [pc, #40]	@ 8013f44 <__ieee754_atan2f+0x130>
 8013f1c:	e78d      	b.n	8013e3a <__ieee754_atan2f+0x26>
 8013f1e:	eddf 7a0b 	vldr	s15, [pc, #44]	@ 8013f4c <__ieee754_atan2f+0x138>
 8013f22:	e78a      	b.n	8013e3a <__ieee754_atan2f+0x26>
 8013f24:	eddf 7a08 	vldr	s15, [pc, #32]	@ 8013f48 <__ieee754_atan2f+0x134>
 8013f28:	e787      	b.n	8013e3a <__ieee754_atan2f+0x26>
 8013f2a:	bf00      	nop
 8013f2c:	c0490fdb 	.word	0xc0490fdb
 8013f30:	bfc90fdb 	.word	0xbfc90fdb
 8013f34:	3fc90fdb 	.word	0x3fc90fdb
 8013f38:	0801445c 	.word	0x0801445c
 8013f3c:	08014450 	.word	0x08014450
 8013f40:	33bbbd2e 	.word	0x33bbbd2e
 8013f44:	40490fdb 	.word	0x40490fdb
 8013f48:	00000000 	.word	0x00000000
 8013f4c:	3f490fdb 	.word	0x3f490fdb

08013f50 <atanf>:
 8013f50:	b538      	push	{r3, r4, r5, lr}
 8013f52:	ee10 5a10 	vmov	r5, s0
 8013f56:	f025 4400 	bic.w	r4, r5, #2147483648	@ 0x80000000
 8013f5a:	f1b4 4fa1 	cmp.w	r4, #1350565888	@ 0x50800000
 8013f5e:	eef0 7a40 	vmov.f32	s15, s0
 8013f62:	d30f      	bcc.n	8013f84 <atanf+0x34>
 8013f64:	f1b4 4fff 	cmp.w	r4, #2139095040	@ 0x7f800000
 8013f68:	d904      	bls.n	8013f74 <atanf+0x24>
 8013f6a:	ee70 7a00 	vadd.f32	s15, s0, s0
 8013f6e:	eeb0 0a67 	vmov.f32	s0, s15
 8013f72:	bd38      	pop	{r3, r4, r5, pc}
 8013f74:	eddf 7a4d 	vldr	s15, [pc, #308]	@ 80140ac <atanf+0x15c>
 8013f78:	ed9f 7a4d 	vldr	s14, [pc, #308]	@ 80140b0 <atanf+0x160>
 8013f7c:	2d00      	cmp	r5, #0
 8013f7e:	fe77 7a27 	vselgt.f32	s15, s14, s15
 8013f82:	e7f4      	b.n	8013f6e <atanf+0x1e>
 8013f84:	4b4b      	ldr	r3, [pc, #300]	@ (80140b4 <atanf+0x164>)
 8013f86:	429c      	cmp	r4, r3
 8013f88:	d810      	bhi.n	8013fac <atanf+0x5c>
 8013f8a:	f1b4 5f44 	cmp.w	r4, #822083584	@ 0x31000000
 8013f8e:	d20a      	bcs.n	8013fa6 <atanf+0x56>
 8013f90:	ed9f 7a49 	vldr	s14, [pc, #292]	@ 80140b8 <atanf+0x168>
 8013f94:	ee30 7a07 	vadd.f32	s14, s0, s14
 8013f98:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8013f9c:	eeb4 7ae6 	vcmpe.f32	s14, s13
 8013fa0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013fa4:	dce3      	bgt.n	8013f6e <atanf+0x1e>
 8013fa6:	f04f 33ff 	mov.w	r3, #4294967295
 8013faa:	e013      	b.n	8013fd4 <atanf+0x84>
 8013fac:	f7ff fc92 	bl	80138d4 <fabsf>
 8013fb0:	4b42      	ldr	r3, [pc, #264]	@ (80140bc <atanf+0x16c>)
 8013fb2:	429c      	cmp	r4, r3
 8013fb4:	d84f      	bhi.n	8014056 <atanf+0x106>
 8013fb6:	f5a3 03d0 	sub.w	r3, r3, #6815744	@ 0x680000
 8013fba:	429c      	cmp	r4, r3
 8013fbc:	d841      	bhi.n	8014042 <atanf+0xf2>
 8013fbe:	eef0 7a00 	vmov.f32	s15, #0	@ 0x40000000  2.0
 8013fc2:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 8013fc6:	eea0 7a27 	vfma.f32	s14, s0, s15
 8013fca:	2300      	movs	r3, #0
 8013fcc:	ee30 0a27 	vadd.f32	s0, s0, s15
 8013fd0:	eec7 7a00 	vdiv.f32	s15, s14, s0
 8013fd4:	1c5a      	adds	r2, r3, #1
 8013fd6:	ee27 6aa7 	vmul.f32	s12, s15, s15
 8013fda:	ed9f 7a39 	vldr	s14, [pc, #228]	@ 80140c0 <atanf+0x170>
 8013fde:	eddf 5a39 	vldr	s11, [pc, #228]	@ 80140c4 <atanf+0x174>
 8013fe2:	ed9f 5a39 	vldr	s10, [pc, #228]	@ 80140c8 <atanf+0x178>
 8013fe6:	ee66 6a06 	vmul.f32	s13, s12, s12
 8013fea:	eee6 5a87 	vfma.f32	s11, s13, s14
 8013fee:	ed9f 7a37 	vldr	s14, [pc, #220]	@ 80140cc <atanf+0x17c>
 8013ff2:	eea5 7aa6 	vfma.f32	s14, s11, s13
 8013ff6:	eddf 5a36 	vldr	s11, [pc, #216]	@ 80140d0 <atanf+0x180>
 8013ffa:	eee7 5a26 	vfma.f32	s11, s14, s13
 8013ffe:	ed9f 7a35 	vldr	s14, [pc, #212]	@ 80140d4 <atanf+0x184>
 8014002:	eea5 7aa6 	vfma.f32	s14, s11, s13
 8014006:	eddf 5a34 	vldr	s11, [pc, #208]	@ 80140d8 <atanf+0x188>
 801400a:	eee7 5a26 	vfma.f32	s11, s14, s13
 801400e:	ed9f 7a33 	vldr	s14, [pc, #204]	@ 80140dc <atanf+0x18c>
 8014012:	eea6 5a87 	vfma.f32	s10, s13, s14
 8014016:	ed9f 7a32 	vldr	s14, [pc, #200]	@ 80140e0 <atanf+0x190>
 801401a:	eea5 7a26 	vfma.f32	s14, s10, s13
 801401e:	ed9f 5a31 	vldr	s10, [pc, #196]	@ 80140e4 <atanf+0x194>
 8014022:	eea7 5a26 	vfma.f32	s10, s14, s13
 8014026:	ed9f 7a30 	vldr	s14, [pc, #192]	@ 80140e8 <atanf+0x198>
 801402a:	eea5 7a26 	vfma.f32	s14, s10, s13
 801402e:	ee27 7a26 	vmul.f32	s14, s14, s13
 8014032:	eea5 7a86 	vfma.f32	s14, s11, s12
 8014036:	ee27 7a87 	vmul.f32	s14, s15, s14
 801403a:	d121      	bne.n	8014080 <atanf+0x130>
 801403c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8014040:	e795      	b.n	8013f6e <atanf+0x1e>
 8014042:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8014046:	ee30 7a67 	vsub.f32	s14, s0, s15
 801404a:	ee30 0a27 	vadd.f32	s0, s0, s15
 801404e:	2301      	movs	r3, #1
 8014050:	eec7 7a00 	vdiv.f32	s15, s14, s0
 8014054:	e7be      	b.n	8013fd4 <atanf+0x84>
 8014056:	4b25      	ldr	r3, [pc, #148]	@ (80140ec <atanf+0x19c>)
 8014058:	429c      	cmp	r4, r3
 801405a:	d80b      	bhi.n	8014074 <atanf+0x124>
 801405c:	eef7 7a08 	vmov.f32	s15, #120	@ 0x3fc00000  1.5
 8014060:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8014064:	eea0 7a27 	vfma.f32	s14, s0, s15
 8014068:	2302      	movs	r3, #2
 801406a:	ee70 6a67 	vsub.f32	s13, s0, s15
 801406e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8014072:	e7af      	b.n	8013fd4 <atanf+0x84>
 8014074:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 8014078:	eec7 7a00 	vdiv.f32	s15, s14, s0
 801407c:	2303      	movs	r3, #3
 801407e:	e7a9      	b.n	8013fd4 <atanf+0x84>
 8014080:	4a1b      	ldr	r2, [pc, #108]	@ (80140f0 <atanf+0x1a0>)
 8014082:	491c      	ldr	r1, [pc, #112]	@ (80140f4 <atanf+0x1a4>)
 8014084:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 8014088:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 801408c:	edd3 6a00 	vldr	s13, [r3]
 8014090:	ee37 7a66 	vsub.f32	s14, s14, s13
 8014094:	2d00      	cmp	r5, #0
 8014096:	ee37 7a67 	vsub.f32	s14, s14, s15
 801409a:	edd2 7a00 	vldr	s15, [r2]
 801409e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80140a2:	bfb8      	it	lt
 80140a4:	eef1 7a67 	vneglt.f32	s15, s15
 80140a8:	e761      	b.n	8013f6e <atanf+0x1e>
 80140aa:	bf00      	nop
 80140ac:	bfc90fdb 	.word	0xbfc90fdb
 80140b0:	3fc90fdb 	.word	0x3fc90fdb
 80140b4:	3edfffff 	.word	0x3edfffff
 80140b8:	7149f2ca 	.word	0x7149f2ca
 80140bc:	3f97ffff 	.word	0x3f97ffff
 80140c0:	3c8569d7 	.word	0x3c8569d7
 80140c4:	3d4bda59 	.word	0x3d4bda59
 80140c8:	bd6ef16b 	.word	0xbd6ef16b
 80140cc:	3d886b35 	.word	0x3d886b35
 80140d0:	3dba2e6e 	.word	0x3dba2e6e
 80140d4:	3e124925 	.word	0x3e124925
 80140d8:	3eaaaaab 	.word	0x3eaaaaab
 80140dc:	bd15a221 	.word	0xbd15a221
 80140e0:	bd9d8795 	.word	0xbd9d8795
 80140e4:	bde38e38 	.word	0xbde38e38
 80140e8:	be4ccccd 	.word	0xbe4ccccd
 80140ec:	401bffff 	.word	0x401bffff
 80140f0:	08014478 	.word	0x08014478
 80140f4:	08014468 	.word	0x08014468

080140f8 <__ieee754_sqrtf>:
 80140f8:	eeb1 0ac0 	vsqrt.f32	s0, s0
 80140fc:	4770      	bx	lr
	...

08014100 <_init>:
 8014100:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014102:	bf00      	nop
 8014104:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8014106:	bc08      	pop	{r3}
 8014108:	469e      	mov	lr, r3
 801410a:	4770      	bx	lr

0801410c <_fini>:
 801410c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801410e:	bf00      	nop
 8014110:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8014112:	bc08      	pop	{r3}
 8014114:	469e      	mov	lr, r3
 8014116:	4770      	bx	lr
