============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = D:/Chang/software/TD/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     Admin
   Run Date =   Sat Sep 14 11:27:54 2024

   Run on =     DZ-CHANGRENWEI
============================================================
RUN-1002 : start command "open_project biss_test.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../01_src/03_ip/mypll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../01_src/03_ip/mypll.v(78)
HDL-1007 : analyze verilog file ../../01_src/01_rtl/biss_test.v
HDL-1007 : analyze verilog file ../../01_src/01_rtl/biss_control.v
HDL-1007 : analyze verilog file ../../01_src/01_rtl/led.v
RUN-1001 : Project manager successfully analyzed 4 source files.
RUN-1002 : start command "import_device eagle_20.db -package EG4X20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/M14  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/biss_test_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1002 : start command "read_sdc ../../01_src/04_pin/biss_test.sdc"
RUN-1002 : start command "get_ports sys_clk"
RUN-1002 : start command "create_clock -name clk_50MHz -period 20 -waveform 10 20 "
RUN-1102 : create_clock: clock name: clk_50MHz, type: 0, period: 20000, rise: 10000, fall: 0.
RUN-1002 : start command "derive_pll_clocks"
USR-1002 : Gen clock cmd:  create_generated_clock -name {U1_pll/pll_inst.clkc[0]} -source [get_ports {sys_clk}] -master_clock {clk_50MHz} -multiply_by 4.0000 [get_pins {U1_pll/pll_inst.clkc[0]}]
RUN-1002 : start command "get_ports sys_clk"
RUN-1002 : start command "get_pins U1_pll/pll_inst.clkc[0]"
RUN-1002 : start command "create_generated_clock -name U1_pll/pll_inst.clkc[0] -source  -master_clock clk_50MHz -multiply_by 4.0000 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {U1_pll/pll_inst.clkc[1]} -source [get_ports {sys_clk}] -master_clock {clk_50MHz} -divide_by 10.0000 [get_pins {U1_pll/pll_inst.clkc[1]}]
RUN-1002 : start command "get_ports sys_clk"
RUN-1002 : start command "get_pins U1_pll/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name U1_pll/pll_inst.clkc[1] -source  -master_clock clk_50MHz -divide_by 10.0000 "
RUN-1002 : start command "config_chipwatcher ../../01_src/05_boot/biss_test.cwc -dir "
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model biss_test
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 13 view nodes, 79 trigger nets, 79 data nets.
KIT-1004 : Chipwatcher code = 0001001111011011
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir D:/Chang/software/TD/cw/ -file biss_test_watcherInst.sv -lib cw -top CW_TOP_WRAPPER"
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\bus_det.v
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\bus_top.sv
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\cfg_int.v
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\cwc_cfg_int.v
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\cwc_top.sv
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\detect_bus.v
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\detect_non_bus.v
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\emb_ctrl.v
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\register.v
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\tap.v
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\trigger.sv
HDL-1007 : analyze verilog file biss_test_watcherInst.sv
HDL-1007 : elaborate module CW_TOP_WRAPPER in biss_test_watcherInst.sv(1)
HDL-1007 : elaborate module cwc_top(BUS_NUM=13,BUS_DIN_NUM=79,BUS_CTRL_NUM=210,BUS_WIDTH='{32'sb01,32'sb01,32'sb01,32'sb01,32'sb0100,32'sb01,32'sb01,32'sb01,32'sb01,32'sb011010,32'sb01000,32'sb01,32'sb0100000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011,32'sb0100,32'sb01000,32'sb01001,32'sb01010,32'sb01011,32'sb01100,32'sb0100110,32'sb0101110,32'sb0101111},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb010010,32'sb011000,32'sb0100100,32'sb0101010,32'sb0110000,32'sb0110110,32'sb0111100,32'sb01110100,32'sb010001000,32'sb010001110}) in D:/Chang/software/TD/cw\cwc_top.sv(21)
HDL-1007 : elaborate module cwc_cfg_int(CTRL_REG_LEN=232) in D:/Chang/software/TD/cw\cwc_cfg_int.v(21)
HDL-1007 : elaborate module register(CTRL_REG_LEN=232) in D:/Chang/software/TD/cw\register.v(21)
HDL-1007 : elaborate module tap in D:/Chang/software/TD/cw\tap.v(21)
HDL-1007 : elaborate module trigger(BUS_NUM=13,BUS_DIN_NUM=79,BUS_CTRL_NUM=210,BUS_WIDTH='{32'sb01,32'sb01,32'sb01,32'sb01,32'sb0100,32'sb01,32'sb01,32'sb01,32'sb01,32'sb011010,32'sb01000,32'sb01,32'sb0100000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011,32'sb0100,32'sb01000,32'sb01001,32'sb01010,32'sb01011,32'sb01100,32'sb0100110,32'sb0101110,32'sb0101111},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb010010,32'sb011000,32'sb0100100,32'sb0101010,32'sb0110000,32'sb0110110,32'sb0111100,32'sb01110100,32'sb010001000,32'sb010001110}) in D:/Chang/software/TD/cw\trigger.sv(21)
HDL-1007 : elaborate module bus_top(BUS_NODE_NUM=13,BUS_DIN_NUM=79,BUS_CTRL_NUM=210,BUS_WIDTH='{32'sb01,32'sb01,32'sb01,32'sb01,32'sb0100,32'sb01,32'sb01,32'sb01,32'sb01,32'sb011010,32'sb01000,32'sb01,32'sb0100000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011,32'sb0100,32'sb01000,32'sb01001,32'sb01010,32'sb01011,32'sb01100,32'sb0100110,32'sb0101110,32'sb0101111},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb010010,32'sb011000,32'sb0100100,32'sb0101010,32'sb0110000,32'sb0110110,32'sb0111100,32'sb01110100,32'sb010001000,32'sb010001110}) in D:/Chang/software/TD/cw\bus_top.sv(22)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01) in D:/Chang/software/TD/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb0100) in D:/Chang/software/TD/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb011010) in D:/Chang/software/TD/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01000) in D:/Chang/software/TD/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb0100000) in D:/Chang/software/TD/cw\bus_det.v(21)
HDL-1007 : elaborate module emb_ctrl in D:/Chang/software/TD/cw\emb_ctrl.v(21)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file D:/Chang/software/TD/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
SYN-1012 : SanityCheck: Model "biss_test"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(BUS_NUM=13,BUS_DIN_NUM=79,BUS_CTRL_NUM=210,BUS_WIDTH='{32'sb01,32'sb01,32'sb01,32'sb01,32'sb0100,32'sb01,32'sb01,32'sb01,32'sb01,32'sb011010,32'sb01000,32'sb01,32'sb0100000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011,32'sb0100,32'sb01000,32'sb01001,32'sb01010,32'sb01011,32'sb01100,32'sb0100110,32'sb0101110,32'sb0101111},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb010010,32'sb011000,32'sb0100100,32'sb0101010,32'sb0110000,32'sb0110110,32'sb0111100,32'sb01110100,32'sb010001000,32'sb010001110})"
SYN-1012 : SanityCheck: Model "cwc_cfg_int(CTRL_REG_LEN=232)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=232)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(BUS_NUM=13,BUS_DIN_NUM=79,BUS_CTRL_NUM=210,BUS_WIDTH='{32'sb01,32'sb01,32'sb01,32'sb01,32'sb0100,32'sb01,32'sb01,32'sb01,32'sb01,32'sb011010,32'sb01000,32'sb01,32'sb0100000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011,32'sb0100,32'sb01000,32'sb01001,32'sb01010,32'sb01011,32'sb01100,32'sb0100110,32'sb0101110,32'sb0101111},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb010010,32'sb011000,32'sb0100100,32'sb0101010,32'sb0110000,32'sb0110110,32'sb0111100,32'sb01110100,32'sb010001000,32'sb010001110})"
SYN-1012 : SanityCheck: Model "bus_top(BUS_NODE_NUM=13,BUS_DIN_NUM=79,BUS_CTRL_NUM=210,BUS_WIDTH='{32'sb01,32'sb01,32'sb01,32'sb01,32'sb0100,32'sb01,32'sb01,32'sb01,32'sb01,32'sb011010,32'sb01000,32'sb01,32'sb0100000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011,32'sb0100,32'sb01000,32'sb01001,32'sb01010,32'sb01011,32'sb01100,32'sb0100110,32'sb0101110,32'sb0101111},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb010010,32'sb011000,32'sb0100100,32'sb0101010,32'sb0110000,32'sb0110110,32'sb0111100,32'sb01110100,32'sb010001000,32'sb010001110})"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01000)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb0100000)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb0100)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb011010)"
SYN-1012 : SanityCheck: Model "emb_ctrl"
SYN-1011 : Flatten model biss_test
SYN-1032 : 3043/49 useful/useless nets, 1611/35 useful/useless insts
SYN-1016 : Merged 60 instances.
SYN-1032 : 2484/18 useful/useless nets, 2267/18 useful/useless insts
SYN-1014 : Optimize round 1
SYN-1032 : 2468/16 useful/useless nets, 2255/12 useful/useless insts
SYN-1021 : Optimized 4 onehot mux instances.
SYN-1020 : Optimized 1 distributor mux.
SYN-1019 : Optimized 4 mux instances.
SYN-1015 : Optimize round 1, 685 better
SYN-1014 : Optimize round 2
SYN-1032 : 1926/60 useful/useless nets, 1713/64 useful/useless insts
SYN-1015 : Optimize round 2, 128 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
RUN-1003 : finish command "optimize_rtl -no_sch" in  2.021059s wall, 1.031250s user + 0.984375s system = 2.015625s CPU (99.7%)

RUN-1004 : used memory is 117 MB, reserved memory is 87 MB, peak memory is 119 MB
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file D:/Chang/software/TD/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Gate Property
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  |  Note  
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :         cascade_dsp         |    off     |       off        |        
RUN-1001 :         cascade_eram        |    off     |       off        |        
RUN-1001 :        gate_sim_model       |    off     |       off        |        
RUN-1001 :        map_sim_model        |    off     |       off        |        
RUN-1001 :         map_strategy        |     1      |        1         |        
RUN-1001 :           opt_area          |   medium   |      medium      |        
RUN-1001 :          opt_timing         |    auto    |       auto       |        
RUN-1001 :         pack_effort         |   medium   |      medium      |        
RUN-1001 :      pack_lslice_ripple     |     on     |        on        |        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        |        
RUN-1001 :        pack_seq_in_io       |    auto    |       auto       |        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        |        
RUN-1001 :            report           |  standard  |     standard     |        
RUN-1001 :           retiming          |    off     |       off        |        
RUN-1001 : ------------------------------------------------------------------
SYN-2001 : Map 11 IOs to PADs
RUN-1002 : start command "update_pll_param -module biss_test"
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 1958/299 useful/useless nets, 1780/83 useful/useless insts
SYN-1016 : Merged 30 instances.
SYN-2571 : Optimize after map_dsp, round 1, 412 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-1001 : Throwback 3 control mux instances
SYN-2501 : Optimize round 1
SYN-1016 : Merged 70 instances.
SYN-2501 : Optimize round 1, 142 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 18 macro adder
SYN-1019 : Optimized 17 mux instances.
SYN-1016 : Merged 12 instances.
SYN-1032 : 2623/4 useful/useless nets, 2445/3 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model biss_test.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 10501, tnet num: 2623, tinst num: 2444, tnode num: 13146, tedge num: 15709.
TMR-2508 : Levelizing timing graph completed, there are 85 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 2623 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 411 (3.35), #lev = 7 (1.50)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 380 (3.42), #lev = 7 (1.45)
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 876 instances into 380 LUTs, name keeping = 72%.
SYN-1001 : Packing model "biss_test" ...
SYN-4010 : Pack lib has 58 rtl pack models with 25 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 649 DFF/LATCH to SEQ ...
SYN-4009 : Pack 8 carry chain into lslice
SYN-4007 : Packing 192 adder to BLE ...
SYN-4008 : Packed 192 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -no_sch" in  1.142785s wall, 0.953125s user + 0.187500s system = 1.140625s CPU (99.8%)

RUN-1004 : used memory is 124 MB, reserved memory is 95 MB, peak memory is 148 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model biss_test
KIT-1004 : Compile Chipwatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  3.279924s wall, 2.078125s user + 1.203125s system = 3.281250s CPU (100.0%)

RUN-1004 : used memory is 124 MB, reserved memory is 95 MB, peak memory is 148 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Chang/software/TD/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model biss_test
SYN-5055 WARNING: The kept net U2_control/error[1] will be merged to another kept net U2_control/crc_data[7]
SYN-5055 WARNING: The kept net U2_control/error[0] will be merged to another kept net U2_control/crc_data[6]
SYN-5055 WARNING: The kept net U2_control/data_crc[5] will be merged to another kept net U2_control/crc_data[5]
SYN-5055 WARNING: The kept net U2_control/data_crc[4] will be merged to another kept net U2_control/crc_data[4]
SYN-5055 WARNING: The kept net U2_control/data_crc[3] will be merged to another kept net U2_control/crc_data[3]
SYN-5055 WARNING: The kept net U2_control/data_crc[2] will be merged to another kept net U2_control/crc_data[2]
SYN-5055 WARNING: The kept net U2_control/data_crc[1] will be merged to another kept net U2_control/crc_data[1]
SYN-5055 WARNING: The kept net U2_control/data_crc[0] will be merged to another kept net U2_control/crc_data[0]
SYN-5055 WARNING: The kept net U2_control/angle[25] will be merged to another kept net U2_control/data_out[25]
SYN-5055 WARNING: The kept net U2_control/angle[24] will be merged to another kept net U2_control/data_out[24]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net U2_control/clk driven by BUFG (291 clock/control pins, 1 other pins).
SYN-4016 : Net config_inst_syn_10 driven by BUFG (476 clock/control pins, 0 other pins).
SYN-4027 : Net U2_control/clk_5M is clkc1 of pll U1_pll/pll_inst.
SYN-4019 : Net sys_clk_dup_1 is refclk of pll U1_pll/pll_inst.
SYN-4020 : Net sys_clk_dup_1 is fbclk of pll U1_pll/pll_inst.
SYN-4024 : Net "U2_control/clk_out_reg1" drives clk pins.
SYN-4025 : Tag rtl::Net U2_control/clk as clock net
SYN-4025 : Tag rtl::Net U2_control/clk_5M as clock net
SYN-4025 : Tag rtl::Net U2_control/clk_out_reg1 as clock net
SYN-4025 : Tag rtl::Net config_inst_syn_10 as clock net
SYN-4025 : Tag rtl::Net sys_clk_dup_1 as clock net
SYN-4026 : Tagged 5 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net U2_control/clk_out_reg1 to drive 34 clock pins.
PHY-1001 : Populate physical database on model biss_test.
RUN-1001 : There are total 1690 instances
RUN-0007 : 635 luts, 819 seqs, 116 mslices, 66 lslices, 11 pads, 36 brams, 0 dsps
RUN-1001 : There are total 1896 nets
RUN-1001 : 957 nets have 2 pins
RUN-1001 : 773 nets have [3 - 5] pins
RUN-1001 : 109 nets have [6 - 10] pins
RUN-1001 : 26 nets have [11 - 20] pins
RUN-1001 : 21 nets have [21 - 99] pins
RUN-1001 : 10 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |      2      
RUN-1001 :   No   |  No   |  Yes  |     345     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |      0      
RUN-1001 :   Yes  |  No   |  Yes  |     472     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    5    |   4   |     5      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 11
PHY-3001 : Initial placement ...
PHY-3001 : design contains 1688 instances, 635 luts, 819 seqs, 182 slices, 23 macros(182 instances: 116 mslices 66 lslices)
PHY-0007 : Cell area utilization is 5%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model biss_test.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 8826, tnet num: 1894, tinst num: 1688, tnode num: 11984, tedge num: 14643.
TMR-2508 : Levelizing timing graph completed, there are 45 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1894 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.181507s wall, 0.171875s user + 0.015625s system = 0.187500s CPU (103.3%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 485181
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 1688.
PHY-3001 : End clustering;  0.000013s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 5%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 388035, overlap = 81
PHY-3002 : Step(2): len = 329642, overlap = 81
PHY-3002 : Step(3): len = 297446, overlap = 81
PHY-3002 : Step(4): len = 275889, overlap = 81
PHY-3002 : Step(5): len = 254627, overlap = 81
PHY-3002 : Step(6): len = 234488, overlap = 81
PHY-3002 : Step(7): len = 215059, overlap = 81
PHY-3002 : Step(8): len = 198502, overlap = 78.75
PHY-3002 : Step(9): len = 183317, overlap = 81
PHY-3002 : Step(10): len = 167348, overlap = 81
PHY-3002 : Step(11): len = 156070, overlap = 81
PHY-3002 : Step(12): len = 145874, overlap = 81
PHY-3002 : Step(13): len = 132846, overlap = 81
PHY-3002 : Step(14): len = 122383, overlap = 81
PHY-3002 : Step(15): len = 116531, overlap = 81
PHY-3002 : Step(16): len = 105049, overlap = 83.75
PHY-3002 : Step(17): len = 93989.3, overlap = 89.9062
PHY-3002 : Step(18): len = 90368.8, overlap = 90.9375
PHY-3002 : Step(19): len = 84888.8, overlap = 91.875
PHY-3002 : Step(20): len = 78201.6, overlap = 92.8125
PHY-3002 : Step(21): len = 75676.2, overlap = 93.4688
PHY-3002 : Step(22): len = 72221.5, overlap = 94.0312
PHY-3002 : Step(23): len = 70883.8, overlap = 93.9375
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.47922e-06
PHY-3002 : Step(24): len = 72066.9, overlap = 94.375
PHY-3002 : Step(25): len = 73769.9, overlap = 90.3438
PHY-3002 : Step(26): len = 70672.6, overlap = 87.625
PHY-3002 : Step(27): len = 69500.8, overlap = 87.6875
PHY-3002 : Step(28): len = 69494.5, overlap = 87.3438
PHY-3002 : Step(29): len = 68409, overlap = 78.875
PHY-3002 : Step(30): len = 66149.6, overlap = 76.375
PHY-3002 : Step(31): len = 63736.2, overlap = 82.9375
PHY-3002 : Step(32): len = 61278, overlap = 80.5625
PHY-3002 : Step(33): len = 59740.7, overlap = 81.9375
PHY-3002 : Step(34): len = 56033.3, overlap = 83.0938
PHY-3002 : Step(35): len = 52362.1, overlap = 88.25
PHY-3002 : Step(36): len = 50571.7, overlap = 85.875
PHY-3002 : Step(37): len = 48637.7, overlap = 88.5938
PHY-3002 : Step(38): len = 47094.8, overlap = 90.0938
PHY-3002 : Step(39): len = 46754.7, overlap = 90.1562
PHY-3002 : Step(40): len = 45626.2, overlap = 89.9688
PHY-3002 : Step(41): len = 45025.4, overlap = 89.3125
PHY-3002 : Step(42): len = 44367.6, overlap = 87.5312
PHY-3002 : Step(43): len = 43189, overlap = 87.6562
PHY-3002 : Step(44): len = 42660.6, overlap = 88.1562
PHY-3002 : Step(45): len = 41726.8, overlap = 92.75
PHY-3002 : Step(46): len = 41264.4, overlap = 97.0625
PHY-3002 : Step(47): len = 40098.6, overlap = 96.8125
PHY-3002 : Step(48): len = 39449, overlap = 96.1562
PHY-3002 : Step(49): len = 38697, overlap = 95.2188
PHY-3002 : Step(50): len = 38335.5, overlap = 94.875
PHY-3002 : Step(51): len = 38084.5, overlap = 93.6562
PHY-3002 : Step(52): len = 37468.6, overlap = 96.4375
PHY-3002 : Step(53): len = 36816.7, overlap = 96.6875
PHY-3002 : Step(54): len = 36544.1, overlap = 96.75
PHY-3002 : Step(55): len = 36289.9, overlap = 94.6562
PHY-3002 : Step(56): len = 35708.2, overlap = 97.1562
PHY-3002 : Step(57): len = 35331.5, overlap = 96.875
PHY-3002 : Step(58): len = 34899.7, overlap = 96.0312
PHY-3002 : Step(59): len = 34658.2, overlap = 95.3125
PHY-3002 : Step(60): len = 34453.8, overlap = 95.375
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.95844e-06
PHY-3002 : Step(61): len = 34835.6, overlap = 95.3438
PHY-3002 : Step(62): len = 35204.9, overlap = 90.7812
PHY-3002 : Step(63): len = 35485, overlap = 88.5312
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.39169e-05
PHY-3002 : Step(64): len = 36434.7, overlap = 86.2812
PHY-3002 : Step(65): len = 36900.6, overlap = 86.375
PHY-3002 : Step(66): len = 37377.7, overlap = 84
PHY-3002 : Step(67): len = 37377.6, overlap = 77.1562
PHY-3002 : Step(68): len = 37189.6, overlap = 77
PHY-3002 : Step(69): len = 37166.6, overlap = 76.9375
PHY-3002 : Step(70): len = 36979, overlap = 83.6875
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 2.78337e-05
PHY-3002 : Step(71): len = 37480.8, overlap = 81.4375
PHY-3002 : Step(72): len = 37593.5, overlap = 79.125
PHY-3002 : Step(73): len = 37901.8, overlap = 79.125
PHY-3002 : Step(74): len = 37987.5, overlap = 79.125
PHY-3002 : Step(75): len = 38091.4, overlap = 78.1875
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 5.56675e-05
PHY-3002 : Step(76): len = 38300.1, overlap = 75.9375
PHY-3002 : Step(77): len = 38426.8, overlap = 75.875
PHY-3002 : Step(78): len = 38955, overlap = 75.625
PHY-3002 : Step(79): len = 39205.4, overlap = 73.8438
PHY-3002 : Step(80): len = 38970.4, overlap = 73.7812
PHY-3002 : Step(81): len = 38814, overlap = 73.7812
PHY-3002 : Step(82): len = 38814, overlap = 73.7812
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.015555s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (100.5%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 6%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1894 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.030743s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (101.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.4126e-06
PHY-3002 : Step(83): len = 43455.8, overlap = 49.3125
PHY-3002 : Step(84): len = 43578.8, overlap = 49.1562
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.82519e-06
PHY-3002 : Step(85): len = 43289.4, overlap = 49.0938
PHY-3002 : Step(86): len = 43289.4, overlap = 49.0938
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 9.65039e-06
PHY-3002 : Step(87): len = 43251.6, overlap = 49.1562
PHY-3002 : Step(88): len = 43251.6, overlap = 49.1562
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.93008e-05
PHY-3002 : Step(89): len = 43278.7, overlap = 48.8125
PHY-3002 : Step(90): len = 43278.7, overlap = 48.8125
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 3.50607e-05
PHY-3002 : Step(91): len = 43356.5, overlap = 47.125
PHY-3002 : Step(92): len = 43467.2, overlap = 46.8438
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 5.67282e-05
PHY-3002 : Step(93): len = 43557.1, overlap = 44.125
PHY-3002 : Step(94): len = 43901.9, overlap = 39.7812
PHY-3002 : Step(95): len = 45795.8, overlap = 46.9062
PHY-3002 : Step(96): len = 45665.4, overlap = 46.1875
PHY-3002 : Step(97): len = 45269.1, overlap = 45.6562
PHY-3002 : Step(98): len = 45162.2, overlap = 45.5312
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000113456
PHY-3002 : Step(99): len = 44930.3, overlap = 45.5312
PHY-3002 : Step(100): len = 44930.3, overlap = 45.5312
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000183572
PHY-3002 : Step(101): len = 44892.1, overlap = 43.625
PHY-3002 : Step(102): len = 44923.2, overlap = 43.1875
PHY-3002 : Step(103): len = 44627.3, overlap = 42.75
PHY-3002 : Step(104): len = 44588.5, overlap = 42.1875
PHY-3002 : Step(105): len = 44678.1, overlap = 41.4062
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000367145
PHY-3002 : Step(106): len = 44459.9, overlap = 41.5312
PHY-3002 : Step(107): len = 44438.1, overlap = 42.0312
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.00073429
PHY-3002 : Step(108): len = 44414.2, overlap = 42.0312
PHY-3002 : Step(109): len = 44455.9, overlap = 42.0938
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.00146039
PHY-3002 : Step(110): len = 44522.2, overlap = 41.375
PHY-3002 : Step(111): len = 44522.2, overlap = 41.375
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.00236292
PHY-3002 : Step(112): len = 44578.9, overlap = 40.8125
PHY-3002 : Step(113): len = 44578.9, overlap = 40.8125
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 6%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1894 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.047413s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (98.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.16887e-05
PHY-3002 : Step(114): len = 44732.1, overlap = 94.0625
PHY-3002 : Step(115): len = 44935.1, overlap = 95.125
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.33773e-05
PHY-3002 : Step(116): len = 45170.1, overlap = 94.0625
PHY-3002 : Step(117): len = 45553.4, overlap = 92.4375
PHY-3002 : Step(118): len = 47577.7, overlap = 84.3438
PHY-3002 : Step(119): len = 47964, overlap = 72.9375
PHY-3002 : Step(120): len = 48179.1, overlap = 67.5625
PHY-3002 : Step(121): len = 48586.9, overlap = 65.9375
PHY-3002 : Step(122): len = 48267.6, overlap = 62.0625
PHY-3002 : Step(123): len = 47989.6, overlap = 59.9688
PHY-3002 : Step(124): len = 47861.7, overlap = 57
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000166755
PHY-3002 : Step(125): len = 47824.1, overlap = 55.2812
PHY-3002 : Step(126): len = 47854.1, overlap = 55
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000269809
PHY-3002 : Step(127): len = 48148.8, overlap = 53.5
PHY-3002 : Step(128): len = 48462, overlap = 51.3438
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model biss_test.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 8826, tnet num: 1894, tinst num: 1688, tnode num: 11984, tedge num: 14643.
TMR-2508 : Levelizing timing graph completed, there are 45 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 104.12 peak overflow 2.81
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/1896.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 63664, over cnt = 294(0%), over = 1035, worst = 16
PHY-1001 : End global iterations;  0.208969s wall, 0.218750s user + 0.078125s system = 0.296875s CPU (142.1%)

PHY-1001 : Congestion index: top1 = 38.21, top5 = 25.38, top10 = 18.19, top15 = 13.23.
PHY-1001 : End incremental global routing;  0.257315s wall, 0.250000s user + 0.093750s system = 0.343750s CPU (133.6%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1894 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.036767s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (127.5%)

OPT-1001 : 1 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model biss_test.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 11 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 1671 has valid locations, 36 needs to be replaced
PHY-3001 : design contains 1723 instances, 635 luts, 854 seqs, 182 slices, 23 macros(182 instances: 116 mslices 66 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 48857.8
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 6%
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model biss_test.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 8966, tnet num: 1929, tinst num: 1723, tnode num: 12229, tedge num: 14853.
TMR-2508 : Levelizing timing graph completed, there are 45 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1929 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.202421s wall, 0.187500s user + 0.015625s system = 0.203125s CPU (100.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(129): len = 48927.1, overlap = 8.21875
PHY-3002 : Step(130): len = 48927.1, overlap = 8.21875
PHY-3002 : Step(131): len = 48937.5, overlap = 8.21875
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 6%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1929 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.049254s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (95.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000202313
PHY-3002 : Step(132): len = 48991.1, overlap = 51.6562
PHY-3002 : Step(133): len = 48991.1, overlap = 51.6562
PHY-3001 : Final: Len = 48991.1, Over = 51.6562
PHY-3001 : End incremental placement;  0.372651s wall, 0.312500s user + 0.171875s system = 0.484375s CPU (130.0%)

OPT-1001 : Total overflow 104.88 peak overflow 2.81
OPT-1001 : End high-fanout net optimization;  0.694978s wall, 0.625000s user + 0.265625s system = 0.890625s CPU (128.2%)

OPT-1001 : Current memory(MB): used = 193, reserve = 162, peak = 193.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1349/1931.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 64816, over cnt = 291(0%), over = 1030, worst = 16
PHY-1002 : len = 72336, over cnt = 173(0%), over = 389, worst = 14
PHY-1002 : len = 74360, over cnt = 79(0%), over = 202, worst = 12
PHY-1002 : len = 77544, over cnt = 3(0%), over = 4, worst = 2
PHY-1002 : len = 77592, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.207164s wall, 0.203125s user + 0.015625s system = 0.218750s CPU (105.6%)

PHY-1001 : Congestion index: top1 = 34.70, top5 = 25.87, top10 = 19.77, top15 = 15.05.
OPT-1001 : End congestion update;  0.256285s wall, 0.265625s user + 0.015625s system = 0.281250s CPU (109.7%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1929 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.047651s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (98.4%)

OPT-0007 : Start: WNS -27 TNS -27 NUM_FEPS 1
OPT-0007 : Iter 1: improved WNS -27 TNS -27 NUM_FEPS 1 with 6 cells processed and 0 slack improved
OPT-0007 : Iter 2: improved WNS -27 TNS -27 NUM_FEPS 1 with 3 cells processed and 0 slack improved
OPT-0007 : Iter 3: improved WNS -27 TNS -27 NUM_FEPS 1 with 1 cells processed and 0 slack improved
OPT-0007 : Iter 4: improved WNS -27 TNS -27 NUM_FEPS 1 with 0 cells processed and 0 slack improved
OPT-1001 : End global optimization;  0.307185s wall, 0.312500s user + 0.015625s system = 0.328125s CPU (106.8%)

OPT-1001 : Current memory(MB): used = 190, reserve = 159, peak = 193.
OPT-1001 : End physical optimization;  1.196449s wall, 1.140625s user + 0.281250s system = 1.421875s CPU (118.8%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 635 LUT to BLE ...
SYN-4008 : Packed 635 LUT and 212 SEQ to BLE.
SYN-4003 : Packing 642 remaining SEQ's ...
SYN-4005 : Packed 339 SEQ with LUT/SLICE
SYN-4006 : 104 single LUT's are left
SYN-4006 : 303 single SEQ's are left
SYN-4011 : Packing model "biss_test" (AL_USER_NORMAL) with 938/1242 primitive instances ...
PHY-3001 : End packing;  0.070773s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (88.3%)

PHY-1001 : Populate physical database on model biss_test.
RUN-1001 : There are total 769 instances
RUN-1001 : 357 mslices, 358 lslices, 11 pads, 36 brams, 0 dsps
RUN-1001 : There are total 1725 nets
RUN-1001 : 694 nets have 2 pins
RUN-1001 : 863 nets have [3 - 5] pins
RUN-1001 : 112 nets have [6 - 10] pins
RUN-1001 : 21 nets have [11 - 20] pins
RUN-1001 : 26 nets have [21 - 99] pins
RUN-1001 : 9 nets have 100+ pins
PHY-3001 : design contains 767 instances, 715 slices, 23 macros(182 instances: 116 mslices 66 lslices)
PHY-3001 : Cell area utilization is 9%
PHY-3001 : After packing: Len = 50367.6, Over = 70
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 9%
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model biss_test.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 7794, tnet num: 1723, tinst num: 767, tnode num: 10143, tedge num: 13300.
TMR-2508 : Levelizing timing graph completed, there are 43 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1723 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.214525s wall, 0.187500s user + 0.015625s system = 0.203125s CPU (94.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.77306e-05
PHY-3002 : Step(134): len = 50019.8, overlap = 69.25
PHY-3002 : Step(135): len = 49887.2, overlap = 69.75
PHY-3002 : Step(136): len = 50078.5, overlap = 67.75
PHY-3002 : Step(137): len = 49819.9, overlap = 69
PHY-3002 : Step(138): len = 49812.6, overlap = 68.25
PHY-3002 : Step(139): len = 49724.3, overlap = 68.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.54612e-05
PHY-3002 : Step(140): len = 50101.2, overlap = 67
PHY-3002 : Step(141): len = 50448.4, overlap = 64.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00010018
PHY-3002 : Step(142): len = 50808.1, overlap = 60.5
PHY-3002 : Step(143): len = 52262.8, overlap = 54.25
PHY-3002 : Step(144): len = 53400.5, overlap = 50.5
PHY-3002 : Step(145): len = 53239, overlap = 49.5
PHY-3002 : Step(146): len = 53290.4, overlap = 49.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.123899s wall, 0.109375s user + 0.312500s system = 0.421875s CPU (340.5%)

PHY-3001 : Trial Legalized: Len = 68836.1
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 9%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1723 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.042350s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (110.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000502755
PHY-3002 : Step(147): len = 65068.8, overlap = 6.75
PHY-3002 : Step(148): len = 62668, overlap = 8.5
PHY-3002 : Step(149): len = 60687.7, overlap = 14.5
PHY-3002 : Step(150): len = 59269.7, overlap = 17.5
PHY-3002 : Step(151): len = 58660.2, overlap = 19.25
PHY-3002 : Step(152): len = 58268.3, overlap = 19.25
PHY-3002 : Step(153): len = 57969.2, overlap = 19
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00100551
PHY-3002 : Step(154): len = 58109.9, overlap = 19.75
PHY-3002 : Step(155): len = 58154.7, overlap = 19.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00201102
PHY-3002 : Step(156): len = 58311.3, overlap = 19.5
PHY-3002 : Step(157): len = 58404.4, overlap = 19.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006976s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 64424.2, Over = 0
PHY-3001 : Spreading special nets. 15 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.007146s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (218.7%)

PHY-3001 : 26 instances has been re-located, deltaX = 13, deltaY = 16, maxDist = 2.
PHY-3001 : Final: Len = 64972.2, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model biss_test.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 7794, tnet num: 1723, tinst num: 767, tnode num: 10143, tedge num: 13300.
TMR-2508 : Levelizing timing graph completed, there are 43 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 67/1725.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 83064, over cnt = 256(0%), over = 395, worst = 5
PHY-1002 : len = 84792, over cnt = 124(0%), over = 156, worst = 3
PHY-1002 : len = 86320, over cnt = 26(0%), over = 30, worst = 3
PHY-1002 : len = 86616, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.336874s wall, 0.375000s user + 0.000000s system = 0.375000s CPU (111.3%)

PHY-1001 : Congestion index: top1 = 31.16, top5 = 24.96, top10 = 20.56, top15 = 16.82.
PHY-1001 : End incremental global routing;  0.397059s wall, 0.421875s user + 0.000000s system = 0.421875s CPU (106.3%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1723 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.054621s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (114.4%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.489782s wall, 0.515625s user + 0.000000s system = 0.515625s CPU (105.3%)

OPT-1001 : Current memory(MB): used = 191, reserve = 160, peak = 193.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1522/1725.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 86616, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.007236s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (215.9%)

PHY-1001 : Congestion index: top1 = 31.16, top5 = 24.96, top10 = 20.56, top15 = 16.82.
OPT-1001 : End congestion update;  0.058540s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (106.8%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1723 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.043918s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (106.7%)

OPT-0007 : Start: WNS -44 TNS -70 NUM_FEPS 2
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model biss_test.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 11 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 751 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 767 instances, 715 slices, 23 macros(182 instances: 116 mslices 66 lslices)
PHY-3001 : Cell area utilization is 9%
PHY-3001 : Initial: Len = 65003.6, Over = 0
PHY-3001 : End spreading;  0.005480s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 65003.6, Over = 0
PHY-3001 : End incremental legalization;  0.039796s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (78.5%)

OPT-0007 : Iter 1: improved WNS 6 TNS 0 NUM_FEPS 0 with 3 cells processed and 150 slack improved
OPT-0007 : Iter 2: improved WNS 6 TNS 0 NUM_FEPS 0 with 0 cells processed and 0 slack improved
OPT-1001 : End path based optimization;  0.154794s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (161.5%)

OPT-1001 : Current memory(MB): used = 196, reserve = 165, peak = 196.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1723 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.041402s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (113.2%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1511/1725.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 86688, over cnt = 3(0%), over = 4, worst = 2
PHY-1002 : len = 86712, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.018531s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (84.3%)

PHY-1001 : Congestion index: top1 = 31.12, top5 = 25.00, top10 = 20.57, top15 = 16.83.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1723 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.041907s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (111.9%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 6 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 30.758621
RUN-1001 :   Top critical paths
RUN-1001 :       #1 path slack 6ps with logic level 6 
RUN-1001 :       #2 path slack 74ps with logic level 6 
RUN-1001 :   extra opt step will be enabled to improve QoR
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model biss_test.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 11 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 751 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 767 instances, 715 slices, 23 macros(182 instances: 116 mslices 66 lslices)
PHY-3001 : Cell area utilization is 9%
PHY-3001 : Initial: Len = 65003.6, Over = 0
PHY-3001 : End spreading;  0.005375s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 65003.6, Over = 0
PHY-3001 : End incremental legalization;  0.039812s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (78.5%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1723 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.041451s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (75.4%)

OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1523/1725.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 86712, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.007431s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 31.12, top5 = 25.00, top10 = 20.57, top15 = 16.83.
OPT-1001 : End congestion update;  0.058628s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (106.6%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1723 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.042546s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (73.5%)

OPT-0007 : Start: WNS 6 TNS 0 NUM_FEPS 0
OPT-0007 : Iter 1: improved WNS 6 TNS 0 NUM_FEPS 0 with 0 cells processed and 0 slack improved
OPT-1001 : End path based optimization;  0.102423s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (91.5%)

OPT-1001 : Current memory(MB): used = 197, reserve = 166, peak = 197.
OPT-1001 : Start bottleneck based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1523/1725.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 86712, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.007588s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (205.9%)

PHY-1001 : Congestion index: top1 = 31.12, top5 = 25.00, top10 = 20.57, top15 = 16.83.
OPT-1001 : End congestion update;  0.058470s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (106.9%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1723 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.041774s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (112.2%)

OPT-0007 : Start: WNS 6 TNS 0 NUM_FEPS 0
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model biss_test.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 11 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 751 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 767 instances, 715 slices, 23 macros(182 instances: 116 mslices 66 lslices)
PHY-3001 : Cell area utilization is 9%
PHY-3001 : Initial: Len = 65015.6, Over = 0
PHY-3001 : End spreading;  0.005410s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 65015.6, Over = 0
PHY-3001 : End incremental legalization;  0.039505s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (79.1%)

OPT-0007 : Iter 1: improved WNS 6 TNS 0 NUM_FEPS 0 with 1 cells processed and 100 slack improved
OPT-0007 : Iter 2: improved WNS 6 TNS 0 NUM_FEPS 0 with 0 cells processed and 0 slack improved
OPT-0007 : Iter 3: improved WNS 6 TNS 0 NUM_FEPS 0 with 0 cells processed and 0 slack improved
OPT-1001 : End bottleneck based optimization;  0.161095s wall, 0.250000s user + 0.015625s system = 0.265625s CPU (164.9%)

OPT-1001 : Current memory(MB): used = 198, reserve = 167, peak = 198.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1723 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.041507s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (75.3%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
OPT-1001 : Current memory(MB): used = 198, reserve = 167, peak = 198.
OPT-1001 : Start congestion recovery ...
RUN-1002 : start command "set_param place ofv 80"
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1723 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.041164s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (113.9%)

RUN-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1518/1725.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 86720, over cnt = 1(0%), over = 3, worst = 3
PHY-1002 : len = 86752, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.018851s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (82.9%)

PHY-1001 : Congestion index: top1 = 31.16, top5 = 25.00, top10 = 20.57, top15 = 16.84.
RUN-1001 : End congestion update;  0.069536s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (89.9%)
 
RUN-1001 : design has 41 columns and 72 rows with 0 high-util (over 100 percentage) tiles versus total tile num 2952
OPT-1001 : End congestion recovery;  0.110947s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (98.6%)

OPT-1001 : Current memory(MB): used = 198, reserve = 167, peak = 198.
OPT-1001 : End physical optimization;  1.505640s wall, 1.906250s user + 0.062500s system = 1.968750s CPU (130.8%)

RUN-1003 : finish command "place" in  7.569704s wall, 10.109375s user + 9.406250s system = 19.515625s CPU (257.8%)

RUN-1004 : used memory is 176 MB, reserved memory is 145 MB, peak memory is 198 MB
RUN-1002 : start command "export_db biss_test_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Chang/software/TD/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 769 instances
RUN-1001 : 357 mslices, 358 lslices, 11 pads, 36 brams, 0 dsps
RUN-1001 : There are total 1725 nets
RUN-1001 : 694 nets have 2 pins
RUN-1001 : 863 nets have [3 - 5] pins
RUN-1001 : 112 nets have [6 - 10] pins
RUN-1001 : 21 nets have [11 - 20] pins
RUN-1001 : 26 nets have [21 - 99] pins
RUN-1001 : 9 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model biss_test.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 7794, tnet num: 1723, tinst num: 767, tnode num: 10143, tedge num: 13300.
TMR-2508 : Levelizing timing graph completed, there are 43 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 357 mslices, 358 lslices, 11 pads, 36 brams, 0 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1723 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 82368, over cnt = 250(0%), over = 388, worst = 4
PHY-1002 : len = 84096, over cnt = 118(0%), over = 153, worst = 4
PHY-1002 : len = 85800, over cnt = 10(0%), over = 12, worst = 2
PHY-1002 : len = 85960, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.328638s wall, 0.359375s user + 0.062500s system = 0.421875s CPU (128.4%)

PHY-1001 : Congestion index: top1 = 30.97, top5 = 24.89, top10 = 20.39, top15 = 16.67.
PHY-1001 : End global routing;  0.387220s wall, 0.421875s user + 0.062500s system = 0.484375s CPU (125.1%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 215, reserve = 184, peak = 226.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net sys_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net U2_control/clk will be merged with clock U1_pll/clk0_buf
PHY-1001 : net U2_control/clk_5M will be routed on clock mesh
PHY-1001 : clock net U2_control/clk_out_reg1_syn_6 will be merged with clock U2_control/clk_out_reg1
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-1001 : Current memory(MB): used = 480, reserve = 453, peak = 480.
PHY-1001 : End build detailed router design. 3.780721s wall, 3.734375s user + 0.046875s system = 3.781250s CPU (100.0%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 47920, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 1.440935s wall, 1.437500s user + 0.000000s system = 1.437500s CPU (99.8%)

PHY-1001 : Current memory(MB): used = 512, reserve = 487, peak = 512.
PHY-1001 : End phase 1; 1.446734s wall, 1.437500s user + 0.000000s system = 1.437500s CPU (99.4%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 31% nets.
PHY-1001 : Routed 37% nets.
PHY-1001 : Routed 47% nets.
PHY-1001 : Routed 62% nets.
PHY-1001 : Routed 89% nets.
PHY-1022 : len = 345760, over cnt = 69(0%), over = 69, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 513, reserve = 488, peak = 514.
PHY-1001 : End initial routed; 3.837193s wall, 4.281250s user + 0.203125s system = 4.484375s CPU (116.9%)

PHY-1001 : Update timing.....
PHY-1001 : 194/1553(12%) critical/total net(s).
RUN-1001 : --------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)  |  FEP  
RUN-1001 : --------------------------------------
RUN-1001 :   Setup  |  -1.746   |  -4.187   |   4   
RUN-1001 :   Hold   |   0.096   |   0.000   |   0   
RUN-1001 : --------------------------------------
PHY-1001 : End update timing; 0.296178s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (100.2%)

PHY-1001 : Current memory(MB): used = 516, reserve = 490, peak = 516.
PHY-1001 : End phase 2; 4.133446s wall, 4.578125s user + 0.203125s system = 4.781250s CPU (115.7%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 16 pins with SWNS -1.501ns STNS -3.806ns FEP 4.
PHY-1001 : End OPT Iter 1; 0.040281s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (116.4%)

PHY-1022 : len = 345824, over cnt = 76(0%), over = 76, worst = 1, crit = 1
PHY-1001 : End optimize timing; 0.056160s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (83.5%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 345160, over cnt = 12(0%), over = 12, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.079653s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (98.1%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 345288, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 2; 0.028116s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (166.7%)

PHY-1001 : Update timing.....
PHY-1001 : 194/1553(12%) critical/total net(s).
RUN-1001 : --------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)  |  FEP  
RUN-1001 : --------------------------------------
RUN-1001 :   Setup  |  -1.571   |  -3.876   |   4   
RUN-1001 :   Hold   |   0.096   |   0.000   |   0   
RUN-1001 : --------------------------------------
PHY-1001 : End update timing; 0.293674s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (101.1%)

PHY-1001 : Commit to database.....
PHY-1001 : 13 feed throughs used by 13 nets
PHY-1001 : End commit to database; 0.284934s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (98.7%)

PHY-1001 : Current memory(MB): used = 531, reserve = 505, peak = 531.
PHY-1001 : End phase 3; 0.925474s wall, 0.937500s user + 0.000000s system = 0.937500s CPU (101.3%)

PHY-1001 : ===== Detail Route Phase 4 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 9 pins with SWNS -1.489ns STNS -3.794ns FEP 4.
PHY-1001 : End OPT Iter 1; 0.032034s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (97.6%)

PHY-1022 : len = 345256, over cnt = 4(0%), over = 4, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.047023s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (99.7%)

PHY-0007 : Phase: 4; Congestion: {, , , }; Timing: {-1.489ns, -3.794ns, 4}
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 345256, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 1; 0.024267s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (128.8%)

PHY-1001 : Update timing.....
PHY-1001 : 194/1553(12%) critical/total net(s).
RUN-1001 : --------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)  |  FEP  
RUN-1001 : --------------------------------------
RUN-1001 :   Setup  |  -1.559   |  -3.864   |   4   
RUN-1001 :   Hold   |   0.096   |   0.000   |   0   
RUN-1001 : --------------------------------------
PHY-1001 : End update timing; 0.294548s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (100.8%)

PHY-1001 : Commit to database.....
PHY-1001 : 14 feed throughs used by 14 nets
PHY-1001 : End commit to database; 0.287114s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (98.0%)

PHY-1001 : Current memory(MB): used = 532, reserve = 506, peak = 532.
PHY-1001 : End phase 4; 0.670918s wall, 0.671875s user + 0.000000s system = 0.671875s CPU (100.1%)

PHY-1003 : Routed, final wirelength = 345256
PHY-1001 : Current memory(MB): used = 532, reserve = 506, peak = 532.
PHY-1001 : End export database. 0.010153s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (153.9%)

PHY-1001 : End detail routing;  11.183417s wall, 11.593750s user + 0.250000s system = 11.843750s CPU (105.9%)

RUN-1003 : finish command "route" in  11.851040s wall, 12.281250s user + 0.328125s system = 12.609375s CPU (106.4%)

RUN-1004 : used memory is 485 MB, reserved memory is 460 MB, peak memory is 532 MB
RUN-1002 : start command "report_area -io_info -file biss_test_phy.area"
RUN-1001 : standard
***Report Model: biss_test Device: EG4X20BG256***

IO Statistics
#IO                        11
  #input                    4
  #output                   7
  #inout                    0

Utilization Statistics
#lut                     1039   out of  19600    5.30%
#reg                      854   out of  19600    4.36%
#le                      1341
  #lut only               487   out of   1341   36.32%
  #reg only               302   out of   1341   22.52%
  #lut&reg                552   out of   1341   41.16%
#dsp                        0   out of     29    0.00%
#bram                      36   out of     64   56.25%
  #bram9k                  36
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       11   out of    188    5.85%
  #ireg                     2
  #oreg                     5
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                       3   out of     16   18.75%

Clock Resource Statistics
Index     ClockNet                   Type               DriverType         Driver                                  Fanout
#1        config_inst_syn_9          GCLK               config             config_inst.jtck                        260
#2        U1_pll/clk0_buf            GCLK               pll                U1_pll/pll_inst.clkc0                   225
#3        sys_clk_dup_1              GCLK               io                 sys_clk_syn_2.di                        28
#4        U2_control/clk_out_reg1    GCLK               lslice             U2_control/clk_out_reg1_reg_syn_5.q0    24
#5        U2_control/clk_5M          GCLK               pll                U1_pll/pll_inst.clkc1                   12


Detailed IO Report

    Name       Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
     key         INPUT         D3        LVCMOS25          N/A          PULLUP      IREG    
     sl          INPUT        M15        LVCMOS25          N/A          PULLUP      IREG    
   sys_clk       INPUT         T8        LVCMOS25          N/A          PULLUP      NONE    
  sys_rst_n      INPUT         C3        LVCMOS25          N/A          PULLUP      NONE    
     de         OUTPUT        T14        LVCMOS25           8            NONE       NONE    
   led[3]       OUTPUT         M6        LVCMOS25           8            NONE       OREG    
   led[2]       OUTPUT         P5        LVCMOS25           8            NONE       OREG    
   led[1]       OUTPUT         N5        LVCMOS25           8            NONE       OREG    
   led[0]       OUTPUT         P4        LVCMOS25           8            NONE       OREG    
     ma         OUTPUT        K16        LVCMOS25           8            NONE       OREG    
     re         OUTPUT        R15        LVCMOS25           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------------------------------------------------+
|Instance                             |Module         |le     |lut     |ripple  |seq     |bram    |dsp     |
+----------------------------------------------------------------------------------------------------------+
|top                                  |biss_test      |1341   |857     |182     |861     |36      |0       |
|  U1_pll                             |mypll          |0      |0       |0       |0       |0       |0       |
|  U2_control                         |biss_control   |289    |249     |38      |141     |0       |0       |
|  U3_led                             |led            |76     |64      |9       |36      |0       |0       |
|  cw_top                             |CW_TOP_WRAPPER |975    |544     |135     |676     |0       |0       |
|    wrapper_cwc_top                  |cwc_top        |975    |544     |135     |676     |0       |0       |
|      cfg_int_inst                   |cwc_cfg_int    |463    |198     |0       |463     |0       |0       |
|        reg_inst                     |register       |460    |195     |0       |460     |0       |0       |
|        tap_inst                     |tap            |3      |3       |0       |3       |0       |0       |
|      trigger_inst                   |trigger        |512    |346     |135     |213     |0       |0       |
|        bus_inst                     |bus_top        |244    |165     |78      |97      |0       |0       |
|          BUS_DETECTOR[0]$bus_nodes  |bus_det        |2      |2       |0       |2       |0       |0       |
|          BUS_DETECTOR[10]$bus_nodes |bus_det        |28     |18      |10      |10      |0       |0       |
|          BUS_DETECTOR[11]$bus_nodes |bus_det        |3      |3       |0       |3       |0       |0       |
|          BUS_DETECTOR[12]$bus_nodes |bus_det        |97     |63      |34      |30      |0       |0       |
|          BUS_DETECTOR[1]$bus_nodes  |bus_det        |4      |4       |0       |4       |0       |0       |
|          BUS_DETECTOR[2]$bus_nodes  |bus_det        |3      |3       |0       |3       |0       |0       |
|          BUS_DETECTOR[3]$bus_nodes  |bus_det        |3      |2       |0       |3       |0       |0       |
|          BUS_DETECTOR[4]$bus_nodes  |bus_det        |16     |10      |6       |6       |0       |0       |
|          BUS_DETECTOR[6]$bus_nodes  |bus_det        |4      |4       |0       |4       |0       |0       |
|          BUS_DETECTOR[7]$bus_nodes  |bus_det        |1      |1       |0       |1       |0       |0       |
|          BUS_DETECTOR[8]$bus_nodes  |bus_det        |2      |2       |0       |2       |0       |0       |
|          BUS_DETECTOR[9]$bus_nodes  |bus_det        |81     |53      |28      |29      |0       |0       |
|        emb_ctrl_inst                |emb_ctrl       |164    |111     |29      |83      |0       |0       |
+----------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       683   
    #2          2       556   
    #3          3       229   
    #4          4        78   
    #5        5-10      114   
    #6        11-50      40   
    #7       51-100      2    
    #8       101-500     5    
  Average     3.23            

RUN-1002 : start command "export_db biss_test_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model biss_test.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 7794, tnet num: 1723, tinst num: 767, tnode num: 10143, tedge num: 13300.
TMR-2508 : Levelizing timing graph completed, there are 43 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -rpt_autogen true -file biss_test_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
TMR-2504 : Update delay of 1723 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 3. Number of clock nets = 5 (2 unconstrainted).
TMR-5009 WARNING: No clock constraint on 2 clock net(s): 
		U2_control/clk_out_reg1_syn_6
		config_inst_syn_10
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in biss_test_phy.timing, timing summary in biss_test_phy.tsm.
RUN-1002 : start command "export_bid biss_test_inst.bid"
PRG-1000 : <!-- HMAC is: 5a7912f0d51c3501042462483f2851363a6c24deb1ffdcf8f16a0de1e580bfbd -->
RUN-1002 : start command "bitgen -bit biss_test.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 767
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 1725, pip num: 20472
BIT-1002 : Init feedthrough with 16 threads.
BIT-1002 : Init feedthrough completely, num: 14
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 1534 valid insts, and 51803 bits set as '1'.
BIT-1004 : the usercode register value: 00000000101110010001001111011011
BIT-1004 : PLL setting string = 0010
BIT-1004 : Generate bits file biss_test.bit.
RUN-1003 : finish command "bitgen -bit biss_test.bit" in  2.816833s wall, 24.609375s user + 0.046875s system = 24.656250s CPU (875.3%)

RUN-1004 : used memory is 501 MB, reserved memory is 478 MB, peak memory is 676 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20240914_112754.log"
