EESchema Schematic File Version 2
LIBS:power
LIBS:OHDSP-Lib
EELAYER 25 0
EELAYER END
$Descr A4 11693 8268
encoding utf-8
Sheet 1 7
Title ""
Date "10 feb 2015"
Rev ""
Comp ""
Comment1 ""
Comment2 ""
Comment3 ""
Comment4 ""
$EndDescr
$Sheet
S 1600 800  1800 1550
U 54BE4270
F0 "ADAU1701" 50
F1 "ADAU1701.sch" 50
F2 "ADCIN_LRCLK0" I L 1600 900 60 
F3 "ADCIN_BCLK0" I L 1600 1000 60 
F4 "ADCIN_SDATA0" I L 1600 1100 60 
F5 "ADCIN_SDATA1" I L 1600 1200 60 
F6 "ADCIN_SDATA2" I L 1600 1300 60 
F7 "ADCIN_SDATA3" I L 1600 1400 60 
F8 "DACOUT_LRCLK0" O R 3400 900 60 
F9 "DACOUT_BCLK0" O R 3400 1000 60 
F10 "DACOUT_SDATA0" O R 3400 1100 60 
F11 "DACOUT_SDATA1" O R 3400 1200 60 
F12 "DACOUT_SDATA2" O R 3400 1300 60 
F13 "DACOUT_SDATA3" O R 3400 1400 60 
F14 "I2C_SCL" B R 3400 1600 60 
F15 "I2C_SDA" B R 3400 1700 60 
F16 "DAC_VOUT0" O R 3400 1900 60 
F17 "RST_OUT" O L 1600 1800 60 
F18 "RST_IN1" I L 1600 1700 60 
F19 "DAC_VOUT1" O R 3400 2000 60 
F20 "DAC_VOUT2" O R 3400 2100 60 
F21 "DAC_VOUT3" O R 3400 2200 60 
F22 "ADC_IN0" I L 1600 2100 60 
F23 "ADC_IN1" I L 1600 2200 60 
F24 "RST_IN2" I L 1600 1600 60 
F25 "MCLK" I L 1600 1950 60 
$EndSheet
$Sheet
S 8950 4800 1650 1200
U 54E20ECF
F0 "ClockFanout" 60
F1 "ClockFanout.sch" 60
F2 "MCLK_OUT1" O L 8950 5250 60 
F3 "MCLK_OUT2" O L 8950 5400 60 
F4 "MCLK_OUT3" O L 8950 5550 60 
$EndSheet
Text Label 950  900  0    60   ~ 0
IN_LRCLK0
Text Label 950  1000 0    60   ~ 0
IN_BCLK0
Text Label 950  1100 0    60   ~ 0
IN_SDATA0
Text Label 950  1200 0    60   ~ 0
IN_SDATA1
Text Label 950  1400 0    60   ~ 0
IN_SDATA3
Text Label 950  1300 0    60   ~ 0
IN_SDATA2
Wire Wire Line
	950  900  1600 900 
Wire Wire Line
	1600 1000 950  1000
Wire Wire Line
	950  1100 1600 1100
Wire Wire Line
	1600 1200 950  1200
Wire Wire Line
	1600 1300 950  1300
Wire Wire Line
	950  1400 1600 1400
Text Label 4000 900  2    60   ~ 0
OUT_LRCLK0
Text Label 4000 1000 2    60   ~ 0
OUT_BCLK0
Text Label 4000 1100 2    60   ~ 0
OUT_SDATA0
Wire Wire Line
	3400 900  4000 900 
Wire Wire Line
	4000 1000 3400 1000
Wire Wire Line
	3400 1100 4000 1100
Text Label 4000 1200 2    60   ~ 0
OUT_SDATA1
Wire Wire Line
	3400 1200 4000 1200
Text Label 4000 1300 2    60   ~ 0
OUT_SDATA2
Wire Wire Line
	3400 1300 4000 1300
Text Label 4000 1400 2    60   ~ 0
OUT_SDATA3
Wire Wire Line
	3400 1400 4000 1400
Text Label 3650 1700 2    60   ~ 0
SDA
Text Label 3650 1600 2    60   ~ 0
SCL
Wire Wire Line
	3400 1700 3650 1700
Wire Wire Line
	3400 1600 3650 1600
Text Label 4200 4200 2    60   ~ 0
SDA
Text Label 4200 4100 2    60   ~ 0
SCL
Wire Wire Line
	3650 4200 4200 4200
Wire Wire Line
	3650 4100 4200 4100
Text Notes 7000 7100 0    59   ~ 0
Copyright Paul Janicki 2015\n\nLicensed under the TAPR Open Hardware License (www.tapr.org/OHL).\n\nThis documentation is distributed\nWITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF\nMERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A\nPARTICULAR PURPOSE.\n
Text Label 950  1600 0    60   ~ 0
PI_RESET
Wire Wire Line
	950  1600 1600 1600
Text Label 950  1700 0    60   ~ 0
ADI_RESET
Wire Wire Line
	950  1700 1600 1700
Text Label 950  2100 0    60   ~ 0
ANA_IN1
Text Label 950  2200 0    60   ~ 0
ANA_IN2
Wire Wire Line
	950  2100 1600 2100
Wire Wire Line
	1600 2200 950  2200
Text Label 3950 1900 2    60   ~ 0
ANA_OUT1
Text Label 3950 2000 2    60   ~ 0
ANA_OUT2
Text Label 3950 2100 2    60   ~ 0
ANA_OUT3
Text Label 3950 2200 2    60   ~ 0
ANA_OUT4
Wire Wire Line
	3400 1900 3950 1900
Wire Wire Line
	3400 2000 3950 2000
Wire Wire Line
	3400 2100 3950 2100
Wire Wire Line
	3400 2200 3950 2200
Text Label 4000 2750 2    60   ~ 0
ANA_OUT1
Text Label 4000 2850 2    60   ~ 0
ANA_OUT2
Text Label 4000 2950 2    60   ~ 0
ANA_OUT3
Text Label 4000 3050 2    60   ~ 0
ANA_OUT4
Wire Wire Line
	3400 2750 4000 2750
Wire Wire Line
	3400 2850 4000 2850
Wire Wire Line
	3400 2950 4000 2950
Wire Wire Line
	3400 3050 4000 3050
Text Label 950  2750 0    60   ~ 0
ANA_IN1
Text Label 950  2850 0    60   ~ 0
ANA_IN2
Wire Wire Line
	950  2750 1600 2750
Wire Wire Line
	1600 2850 950  2850
Text Label 8550 5250 0    60   ~ 0
MCLK1
Text Label 8550 5400 0    60   ~ 0
MCLK2
Text Label 8550 5550 0    60   ~ 0
MCLK3
Wire Wire Line
	8550 5250 8950 5250
Wire Wire Line
	8950 5400 8550 5400
Wire Wire Line
	8550 5550 8950 5550
Text Label 950  1950 0    60   ~ 0
MCLK1
Wire Wire Line
	950  1950 1600 1950
Text Label 950  1800 0    60   ~ 0
GLB_RESET
Wire Wire Line
	950  1800 1600 1800
$Sheet
S 9250 900  1500 1050
U 5574D2FB
F0 "PSU" 60
F1 "PSU.sch" 60
$EndSheet
$Sheet
S 7150 1000 1650 800 
U 5574D5A4
F0 "SPDIF" 60
F1 "SPDIF.sch" 60
$EndSheet
$Sheet
S 1600 3550 2050 2550
U 55781C1C
F0 "AD1937 CODEC" 60
F1 "AD1937 CODEC.sch" 60
F2 "CODECDAC_LRCLK" I L 1600 3650 60 
F3 "CODECDAC_BCLK" I L 1600 3750 60 
F4 "CODECDAC_SDATA0" I L 1600 3850 60 
F5 "CODECDAC_SDATA1" I L 1600 3950 60 
F6 "CODECDAC_SDATA2" I L 1600 4050 60 
F7 "CODECDAC_SDATA3" I L 1600 4150 60 
F8 "CODECADC_LRCLK" O R 3650 3650 60 
F9 "CODECADC_BCLK" O R 3650 3750 60 
F10 "CODECADC_SDATA0" O R 3650 3850 60 
F11 "CODECADC_SDATA1" O R 3650 3950 60 
F12 "I2C_SCL" B R 3650 4100 60 
F13 "I2C_SDA" B R 3650 4200 60 
F14 "DAC_OUT1_LP" O L 1600 4350 60 
F15 "CODEC_MCLK" I R 3650 4350 60 
F16 "ADC_IN1_LP" I R 3650 4500 60 
F17 "ADC_IN1_LN" I R 3650 4600 60 
F18 "ADC_IN2_LP" I R 3650 4950 60 
F19 "ADC_IN2_LN" I R 3650 5050 60 
F20 "ADC_IN1_RP" I R 3650 4700 60 
F21 "ADC_IN1_RN" I R 3650 4800 60 
F22 "ADC_IN2_RP" I R 3650 5150 60 
F23 "ADC_IN2_RN" I R 3650 5250 60 
F24 "DAC_OUT1_LN" O L 1600 4450 60 
F25 "DAC_OUT1_RP" O L 1600 4550 60 
F26 "DAC_OUT1_RN" O L 1600 4650 60 
F27 "DAC_OUT2_LP" O L 1600 4750 60 
F28 "DAC_OUT2_LN" O L 1600 4850 60 
F29 "DAC_OUT2_RP" O L 1600 4950 60 
F30 "DAC_OUT2_RN" O L 1600 5050 60 
F31 "DAC_OUT3_LP" O L 1600 5200 60 
F32 "DAC_OUT3_LN" O L 1600 5300 60 
F33 "DAC_OUT3_RP" O L 1600 5400 60 
F34 "DAC_OUT3_RN" O L 1600 5500 60 
F35 "DAC_OUT4_LP" O L 1600 5600 60 
F36 "DAC_OUT4_LN" O L 1600 5700 60 
F37 "DAC_OUT4_RP" O L 1600 5800 60 
F38 "DAC_OUT4_RN" O L 1600 5900 60 
F39 "CODEC_RST" I R 3650 5900 60 
$EndSheet
$Sheet
S 1600 2650 1800 550 
U 54E8D6A6
F0 "Connectors" 60
F1 "Connectors.sch" 60
F22 "ANA_IN1" O L 1600 2750 60 
F23 "ANA_IN2" O L 1600 2850 60 
F24 "ANA_OUT1" I R 3400 2750 60 
F25 "ANA_OUT2" I R 3400 2850 60 
F26 "ANA_OUT3" I R 3400 2950 60 
F27 "ANA_OUT4" I R 3400 3050 60 
$EndSheet
Text Label 4200 3650 2    60   ~ 0
IN_LRCLK0
Text Label 4200 3750 2    60   ~ 0
IN_BCLK0
Text Label 4200 3850 2    60   ~ 0
IN_SDATA0
Text Label 4200 3950 2    60   ~ 0
IN_SDATA1
Wire Wire Line
	4200 3650 3650 3650
Wire Wire Line
	3650 3750 4200 3750
Wire Wire Line
	4200 3850 3650 3850
Wire Wire Line
	3650 3950 4200 3950
Text Label 1000 3650 0    60   ~ 0
OUT_LRCLK0
Text Label 1000 3750 0    60   ~ 0
OUT_BCLK0
Text Label 1000 3850 0    60   ~ 0
OUT_SDATA0
Wire Wire Line
	1600 3650 1000 3650
Wire Wire Line
	1000 3750 1600 3750
Wire Wire Line
	1600 3850 1000 3850
Text Label 1000 3950 0    60   ~ 0
OUT_SDATA1
Wire Wire Line
	1600 3950 1000 3950
Text Label 1000 4050 0    60   ~ 0
OUT_SDATA2
Wire Wire Line
	1600 4050 1000 4050
Text Label 1000 4150 0    60   ~ 0
OUT_SDATA3
Wire Wire Line
	1600 4150 1000 4150
Text Label 4200 4350 2    60   ~ 0
MCLK2
Wire Wire Line
	4200 4350 3650 4350
Text Label 4200 5900 2    60   ~ 0
GLB_RESET
Wire Wire Line
	3650 5900 4200 5900
$EndSCHEMATC
