** NOTE: Created directory path 'logs' for file 'logs/run.log'.

Cadence Innovus(TM) Implementation System.
Copyright 2020 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v20.13-s083_1, built Tue Jan 19 16:51:46 PST 2021
Options:	-overwrite -nowin -init START.tcl -log logs/run.log 
Date:		Mon Jul 19 16:39:56 2021
Host:		caddy13 (x86_64 w/Linux 3.10.0-1160.31.1.el7.x86_64) (8cores*16cpus*Common KVM processor 16384KB)
OS:		CentOS Linux release 7.9.2009 (Core)

License:
		invs	Innovus Implementation System	20.1	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
Create and set the environment variable TMPDIR to /tmp/innovus_temp_3648_caddy13_nhpoole_B5XrML.

The soft stacksize limit is either up to the hard limit or larger than 0.2% of RAM. No change is needed.

**INFO:  MMMC transition support version v31-84 

Sourcing file "START.tcl" ...
#% Begin load design ... (date=07/19 16:40:36, mem=571.6M)
Set Default Input Pin Transition as 0.1 ps.
Loading design 'sar_adc_controller' saved by 'Innovus' '20.13-s083_1' on 'Mon Jul 19 16:39:44 2021'.
% Begin Load MMMC data ... (date=07/19 16:40:37, mem=573.8M)
% End Load MMMC data ... (date=07/19 16:40:37, total cpu=0:00:00.1, real=0:00:00.0, peak res=574.5M, current mem=574.5M)

Loading LEF file /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/sar_adc_controller/build/16-cadence-innovus-route/checkpoints/design.checkpoint/save.enc.dat/libs/lef/rtk-tech.lef ...

Loading LEF file /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/sar_adc_controller/build/16-cadence-innovus-route/checkpoints/design.checkpoint/save.enc.dat/libs/lef/stdcells.lef ...
WARNING (LEFPARS-2008): NOWIREEXTENSIONATPIN statement is obsolete in version 5.6 or later.
The NOWIREEXTENSIONATPIN statement will be ignored. See file /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/sar_adc_controller/build/16-cadence-innovus-route/checkpoints/design.checkpoint/save.enc.dat/libs/lef/stdcells.lef at line 18.
Set DBUPerIGU to M1 pitch 460.
**WARN: (IMPLF-201):	Pin 'HI' in macro 'sky130_fd_sc_hd__conb_1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'LO' in macro 'sky130_fd_sc_hd__conb_1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.

viaInitial starts at Mon Jul 19 16:40:37 2021
viaInitial ends at Mon Jul 19 16:40:37 2021

##  Check design process and node:  
##  Both design process and tech node are not set.

Loading view definition file from /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/sar_adc_controller/build/16-cadence-innovus-route/checkpoints/design.checkpoint/save.enc.dat/viewDefinition.tcl
Reading libs_typical timing library '/home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/sar_adc_controller/build/5-skywater-130nm/view-standard/stdcells.lib' ...
**WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__lpflow_decapkapwr_8'. The cell will only be used for analysis. (File /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/sar_adc_controller/build/5-skywater-130nm/view-standard/stdcells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__lpflow_decapkapwr_6'. The cell will only be used for analysis. (File /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/sar_adc_controller/build/5-skywater-130nm/view-standard/stdcells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__lpflow_decapkapwr_4'. The cell will only be used for analysis. (File /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/sar_adc_controller/build/5-skywater-130nm/view-standard/stdcells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__lpflow_decapkapwr_3'. The cell will only be used for analysis. (File /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/sar_adc_controller/build/5-skywater-130nm/view-standard/stdcells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__lpflow_decapkapwr_12'. The cell will only be used for analysis. (File /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/sar_adc_controller/build/5-skywater-130nm/view-standard/stdcells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__lpflow_bleeder_1'. The cell will only be used for analysis. (File /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/sar_adc_controller/build/5-skywater-130nm/view-standard/stdcells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__diode_2'. The cell will only be used for analysis. (File /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/sar_adc_controller/build/5-skywater-130nm/view-standard/stdcells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__decap_8'. The cell will only be used for analysis. (File /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/sar_adc_controller/build/5-skywater-130nm/view-standard/stdcells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__decap_6'. The cell will only be used for analysis. (File /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/sar_adc_controller/build/5-skywater-130nm/view-standard/stdcells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__decap_4'. The cell will only be used for analysis. (File /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/sar_adc_controller/build/5-skywater-130nm/view-standard/stdcells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__decap_3'. The cell will only be used for analysis. (File /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/sar_adc_controller/build/5-skywater-130nm/view-standard/stdcells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__decap_12'. The cell will only be used for analysis. (File /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/sar_adc_controller/build/5-skywater-130nm/view-standard/stdcells.lib)
Read 427 cells in library 'sky130_fd_sc_hd__tt_025C_1v80' 
Reading libs_bc timing library '/home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/sar_adc_controller/build/5-skywater-130nm/view-standard/stdcells-bc.lib' ...
**WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__lpflow_decapkapwr_8'. The cell will only be used for analysis. (File /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/sar_adc_controller/build/5-skywater-130nm/view-standard/stdcells-bc.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__lpflow_decapkapwr_6'. The cell will only be used for analysis. (File /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/sar_adc_controller/build/5-skywater-130nm/view-standard/stdcells-bc.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__lpflow_decapkapwr_4'. The cell will only be used for analysis. (File /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/sar_adc_controller/build/5-skywater-130nm/view-standard/stdcells-bc.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__lpflow_decapkapwr_3'. The cell will only be used for analysis. (File /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/sar_adc_controller/build/5-skywater-130nm/view-standard/stdcells-bc.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__lpflow_decapkapwr_12'. The cell will only be used for analysis. (File /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/sar_adc_controller/build/5-skywater-130nm/view-standard/stdcells-bc.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__lpflow_bleeder_1'. The cell will only be used for analysis. (File /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/sar_adc_controller/build/5-skywater-130nm/view-standard/stdcells-bc.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__diode_2'. The cell will only be used for analysis. (File /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/sar_adc_controller/build/5-skywater-130nm/view-standard/stdcells-bc.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__decap_8'. The cell will only be used for analysis. (File /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/sar_adc_controller/build/5-skywater-130nm/view-standard/stdcells-bc.lib)
Message <TECHLIB-302> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
Read 427 cells in library 'sky130_fd_sc_hd__ff_100C_1v95' 
Starting consistency checks on late and early library sets of delay corner 'delay_default'
late library set: libs_typical
early library set: libs_bc
Completed consistency checks. Status: Successful
*** End library_loading (cpu=0.04min, real=0.05min, mem=15.9M, fe_cpu=0.69min, fe_real=0.75min, fe_mem=677.6M) ***
% Begin Load netlist data ... (date=07/19 16:40:40, mem=598.0M)
*** Begin netlist parsing (mem=677.6M) ***
Created 427 new cells from 2 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilogBinary netlist '/home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/sar_adc_controller/build/16-cadence-innovus-route/checkpoints/design.checkpoint/save.enc.dat/vbin/sar_adc_controller.v.bin'
Reading binary database version 2 in 1-threaded mode

*** Memory Usage v#2 (Current mem = 687.590M, initial mem = 267.605M) ***
*** End netlist parsing (cpu=0:00:00.1, real=0:00:00.0, mem=687.6M) ***
% End Load netlist data ... (date=07/19 16:40:40, total cpu=0:00:00.1, real=0:00:00.0, peak res=606.7M, current mem=606.7M)
Set top cell to sar_adc_controller.
Starting consistency checks on late and early library sets of delay corner 'delay_default'
late library set: libs_typical
early library set: libs_bc
Completed consistency checks. Status: Successful
Starting consistency checks on late and early library sets of delay corner 'delay_default'
late library set: libs_typical
early library set: libs_bc
Completed consistency checks. Status: Successful
Hooked 854 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell sar_adc_controller ...
*** Netlist is unique.
** info: there are 865 modules.
** info: there are 87 stdCell insts.

*** Memory Usage v#2 (Current mem = 725.062M, initial mem = 267.605M) ***
*info: set bottom ioPad orient R0
**WARN: (IMPFP-3961):	The techSite 'unithddbl' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
Adjust met3 preferred direction offset from 0.34 to 0.17.
Adjust met4 preferred direction offset from 0.46 to 0.23.
Adjust met5 preferred direction offset from 1.7 to 0.17.
Generated pitch 3.66 in met5 is different from 3.4 defined in technology file in preferred direction.
Generated pitch 0.69 in met4 is different from 0.92 defined in technology file in preferred direction.
Generated pitch 0.61 in met3 is different from 0.68 defined in technology file in preferred direction.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Default Input Pin Transition as 0.1 ps.
Loading preference file /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/sar_adc_controller/build/16-cadence-innovus-route/checkpoints/design.checkpoint/save.enc.dat/gui.pref.tcl ...
##  Process: 130           (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
setAnalysisMode -usefulSkew already set.
**WARN: (IMPOPT-3602):	The specified path group name Reg2Reg is not defined.
Type 'man IMPOPT-3602' for more detail.
Effort level <high> specified for Reg2Reg path_group
**WARN: (IMPOPT-3602):	The specified path group name Reg2Out is not defined.
Type 'man IMPOPT-3602' for more detail.
Effort level <low> specified for Reg2Out path_group
**WARN: (IMPOPT-3602):	The specified path group name Reg2ClkGate is not defined.
Type 'man IMPOPT-3602' for more detail.
Effort level <low> specified for Reg2ClkGate path_group
**WARN: (IMPOPT-3602):	The specified path group name In2Reg is not defined.
Type 'man IMPOPT-3602' for more detail.
Effort level <low> specified for In2Reg path_group
**WARN: (IMPOPT-3602):	The specified path group name In2Out is not defined.
Type 'man IMPOPT-3602' for more detail.
Effort level <low> specified for In2Out path_group
#WARNING (NRIF-91) Option setNanoRouteMode -routeTopRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -topRoutingLayer instead.
Setting -ignore_DRC to 0. ViaGen will do DRC check while creating vias.
Setting -viarule_preference to default order. ViaGen will consider via rule priority based on the order of appearance in the technology file.
**WARN: (IMPPTN-867):	Found use of setPinAssignMode -maxLayer. This will continue to work in this release; however, it is recommended to use setDesignMode -topRoutingLayer instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
Change floorplan default-technical-site to 'unithd'.
*Info: initialize multi-corner CTS.
Total number of combinational cells: 328
Total number of sequential cells: 68
Total number of tristate cells: 13
Total number of level shifter cells: 7
Total number of power gating cells: 0
Total number of isolation cells: 11
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: sky130_fd_sc_hd__buf_1 sky130_fd_sc_hd__buf_12 sky130_fd_sc_hd__buf_16 sky130_fd_sc_hd__buf_2 sky130_fd_sc_hd__buf_4 sky130_fd_sc_hd__buf_6 sky130_fd_sc_hd__buf_8 sky130_fd_sc_hd__clkbuf_1 sky130_fd_sc_hd__clkbuf_16 sky130_fd_sc_hd__clkbuf_2 sky130_fd_sc_hd__clkbuf_4 sky130_fd_sc_hd__clkbuf_8 sky130_fd_sc_hd__dlymetal6s2s_1 sky130_fd_sc_hd__probec_p_8 sky130_fd_sc_hd__probe_p_8
Total number of usable buffers: 15
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: sky130_fd_sc_hd__bufinv_16 sky130_fd_sc_hd__clkinv_1 sky130_fd_sc_hd__bufinv_8 sky130_fd_sc_hd__clkinv_16 sky130_fd_sc_hd__clkinv_2 sky130_fd_sc_hd__clkinv_4 sky130_fd_sc_hd__clkinv_8 sky130_fd_sc_hd__inv_1 sky130_fd_sc_hd__clkinvlp_2 sky130_fd_sc_hd__clkinvlp_4 sky130_fd_sc_hd__inv_12 sky130_fd_sc_hd__inv_16 sky130_fd_sc_hd__inv_2 sky130_fd_sc_hd__inv_4 sky130_fd_sc_hd__inv_6 sky130_fd_sc_hd__inv_8
Total number of usable inverters: 16
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: sky130_fd_sc_hd__bufbuf_16 sky130_fd_sc_hd__bufbuf_8 sky130_fd_sc_hd__clkdlybuf4s15_1 sky130_fd_sc_hd__clkdlybuf4s15_2 sky130_fd_sc_hd__clkdlybuf4s18_1 sky130_fd_sc_hd__clkdlybuf4s18_2 sky130_fd_sc_hd__clkdlybuf4s25_1 sky130_fd_sc_hd__clkdlybuf4s50_1 sky130_fd_sc_hd__clkdlybuf4s25_2 sky130_fd_sc_hd__clkdlybuf4s50_2 sky130_fd_sc_hd__dlygate4sd2_1 sky130_fd_sc_hd__dlygate4sd1_1 sky130_fd_sc_hd__dlygate4sd3_1 sky130_fd_sc_hd__dlymetal6s6s_1 sky130_fd_sc_hd__dlymetal6s4s_1
Total number of identified usable delay cells: 15
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
Reading floorplan file - /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/sar_adc_controller/build/16-cadence-innovus-route/checkpoints/design.checkpoint/save.enc.dat/sar_adc_controller.fp.gz (mem = 975.9M).
% Begin Load floorplan data ... (date=07/19 16:40:42, mem=888.6M)
*info: reset 102 existing net BottomPreferredLayer and AvoidDetour
Deleting old partition specification.
Set FPlanBox to (0 0 80500 100640)
**WARN: (IMPFP-3961):	The techSite 'unithddbl' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
Adjust met3 preferred direction offset from 0.34 to 0.17.
Adjust met4 preferred direction offset from 0.46 to 0.23.
Adjust met5 preferred direction offset from 1.7 to 0.17.
Generated pitch 3.66 in met5 is different from 3.4 defined in technology file in preferred direction.
Generated pitch 0.69 in met4 is different from 0.92 defined in technology file in preferred direction.
Generated pitch 0.61 in met3 is different from 0.68 defined in technology file in preferred direction.
 ... processed partition successfully.
Reading binary special route file /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/sar_adc_controller/build/16-cadence-innovus-route/checkpoints/design.checkpoint/save.enc.dat/sar_adc_controller.fp.spr.gz (Created by Innovus v20.13-s083_1 on Mon Jul 19 16:39:37 2021, version: 1)
Ending "Read special route file" (total cpu=0:00:00.0, real=0:00:00.0, peak res=891.4M, current mem=891.4M)
There are 4 nets with weight being set
There are 4 nets with bottomPreferredRoutingLayer being set
There are 4 nets with avoidDetour being set
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
Delete all existing relative floorplan constraints.
% End Load floorplan data ... (date=07/19 16:40:44, total cpu=0:00:00.1, real=0:00:02.0, peak res=891.4M, current mem=890.6M)
Reading congestion map file /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/sar_adc_controller/build/16-cadence-innovus-route/checkpoints/design.checkpoint/save.enc.dat/sar_adc_controller.route.congmap.gz ...
% Begin Load SymbolTable ... (date=07/19 16:40:44, mem=890.8M)
Suppress "**WARN ..." messages.
Un-suppress "**WARN ..." messages.
% End Load SymbolTable ... (date=07/19 16:40:45, total cpu=0:00:00.0, real=0:00:01.0, peak res=891.0M, current mem=891.0M)
Loading place ...
% Begin Load placement data ... (date=07/19 16:40:45, mem=891.0M)
Reading placement file - /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/sar_adc_controller/build/16-cadence-innovus-route/checkpoints/design.checkpoint/save.enc.dat/sar_adc_controller.place.gz.
** Reading stdCellPlacement_binary (Created by Innovus v20.13-s083_1 on Mon Jul 19 16:39:37 2021, version# 2) ...
Read Views for adaptive view pruning ...
Read 0 views from Binary DB for adaptive view pruning
*** Checked 4 GNC rules.
*** applyConnectGlobalNets disabled.
*** Completed restorePlace (cpu=0:00:00.0 real=0:00:00.0 mem=977.9M) ***
Total net length = 1.660e+03 (7.896e+02 8.702e+02) (ext = 7.806e+02)
% End Load placement data ... (date=07/19 16:40:45, total cpu=0:00:00.0, real=0:00:01.0, peak res=891.9M, current mem=891.9M)
Reading PG file /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/sar_adc_controller/build/16-cadence-innovus-route/checkpoints/design.checkpoint/save.enc.dat/sar_adc_controller.pg.gz, version#2, (Created by Innovus v20.13-s083_1 on       Mon Jul 19 16:39:37 2021)
*** Completed restorePGFile (cpu=0:00:00.0 real=0:00:01.0 mem=974.9M) ***
% Begin Load routing data ... (date=07/19 16:40:47, mem=892.1M)
Reading routing file - /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/sar_adc_controller/build/16-cadence-innovus-route/checkpoints/design.checkpoint/save.enc.dat/sar_adc_controller.route.gz.
Reading Innovus routing data (Created by Innovus v20.13-s083_1 on Mon Jul 19 16:39:37 2021 Format: 20.1) ...
*** Total 101 nets are successfully restored.
*** Completed restoreRoute (cpu=0:00:00.0 real=0:00:01.0 mem=978.9M) ***
% End Load routing data ... (date=07/19 16:40:48, total cpu=0:00:00.0, real=0:00:01.0, peak res=897.5M, current mem=896.6M)
TAT_INFO: restoreCongMap REAL = 1 : CPU = 0 : MEM = 0.
Reading property file /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/sar_adc_controller/build/16-cadence-innovus-route/checkpoints/design.checkpoint/save.enc.dat/sar_adc_controller.prop
*** Completed restoreProperty (cpu=0:00:00.0 real=0:00:00.0 mem=983.9M) ***
Reading dirtyarea snapshot file /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/sar_adc_controller/build/16-cadence-innovus-route/checkpoints/design.checkpoint/save.enc.dat/sar_adc_controller.db.da.gz (Create by Innovus v20.13-s083_1 on Mon Jul 19 16:39:40 2021, version: 4).
Set Default Input Pin Transition as 0.1 ps.
Extraction setup Started 
Initializing multi-corner RC extraction with 1 active RC Corners ...
Reading Capacitance Table File /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/sar_adc_controller/build/16-cadence-innovus-route/checkpoints/design.checkpoint/save.enc.dat/libs/mmmc/rtk-typical.captable ...
Process name: (null).
Allocated an empty WireEdgeEnlargement table in typical [6].
Allocated an empty WireEdgeEnlargement table in typical [6].
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: analysis_default
    RC-Corner Name        : typical
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '/home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/sar_adc_controller/build/16-cadence-innovus-route/checkpoints/design.checkpoint/save.enc.dat/libs/mmmc/rtk-typical.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Start generating vias ..
#Skip building auto via since it is not turned on.
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
Via generation completed.
% Begin Load power constraints ... (date=07/19 16:40:51, mem=903.8M)
source /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/sar_adc_controller/build/16-cadence-innovus-route/checkpoints/design.checkpoint/save.enc.dat/sar_adc_controller_power_constraints.tcl
'set_default_switching_activity' finished successfully.
** WARN:  (VOLTUS_POWR-3212): The 'set_power_analysis_mode -leakage_power_view |-dynamic_power_view|-analysis_view' will be obsolete in 18.20 release. Use 'set_analysis_view -leakage <> | -dynamic <>' to set leakage and dynamic power views.

% End Load power constraints ... (date=07/19 16:40:51, total cpu=0:00:00.0, real=0:00:01.0, peak res=910.3M, current mem=910.3M)
% Begin load AAE data ... (date=07/19 16:40:52, mem=945.5M)
**WARN: (IMPESI-3505):	setDelayCalMode -eng_copyNetPropToNewNet true (default=false) will be obsoleted along with its sgs2set equivalent.  This parameter will continue to be supported in the current release, but will be removed in the next major release of the software.
AAE DB initialization (MEM=1046.44 CPU=0:00:00.0 REAL=0:00:00.0) 
% End load AAE data ... (date=07/19 16:40:52, total cpu=0:00:00.6, real=0:00:00.0, peak res=953.5M, current mem=953.5M)
Restoring CCOpt config...
  Extracting original clock gating for ideal_clock...
    clock_tree ideal_clock contains 20 sinks and 1 clock gates.
    Extraction for ideal_clock complete.
  Extracting original clock gating for ideal_clock done.
  The skew group ideal_clock/constraints_default was created. It contains 20 sinks and 1 sources.
  The skew group ideal_clock/constraints_default was created. It contains 20 sinks and 1 sources.
Restoring CCOpt config done.
Total number of combinational cells: 328
Total number of sequential cells: 68
Total number of tristate cells: 13
Total number of level shifter cells: 7
Total number of power gating cells: 0
Total number of isolation cells: 11
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: sky130_fd_sc_hd__buf_1 sky130_fd_sc_hd__buf_12 sky130_fd_sc_hd__buf_16 sky130_fd_sc_hd__buf_2 sky130_fd_sc_hd__buf_4 sky130_fd_sc_hd__buf_6 sky130_fd_sc_hd__buf_8 sky130_fd_sc_hd__clkbuf_1 sky130_fd_sc_hd__clkbuf_16 sky130_fd_sc_hd__clkbuf_2 sky130_fd_sc_hd__clkbuf_4 sky130_fd_sc_hd__clkbuf_8 sky130_fd_sc_hd__dlymetal6s2s_1 sky130_fd_sc_hd__probec_p_8 sky130_fd_sc_hd__probe_p_8
Total number of usable buffers: 15
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: sky130_fd_sc_hd__bufinv_16 sky130_fd_sc_hd__clkinv_1 sky130_fd_sc_hd__bufinv_8 sky130_fd_sc_hd__clkinv_16 sky130_fd_sc_hd__clkinv_2 sky130_fd_sc_hd__clkinv_4 sky130_fd_sc_hd__clkinv_8 sky130_fd_sc_hd__inv_1 sky130_fd_sc_hd__clkinvlp_2 sky130_fd_sc_hd__clkinvlp_4 sky130_fd_sc_hd__inv_12 sky130_fd_sc_hd__inv_16 sky130_fd_sc_hd__inv_2 sky130_fd_sc_hd__inv_4 sky130_fd_sc_hd__inv_6 sky130_fd_sc_hd__inv_8
Total number of usable inverters: 16
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: sky130_fd_sc_hd__bufbuf_16 sky130_fd_sc_hd__bufbuf_8 sky130_fd_sc_hd__clkdlybuf4s15_1 sky130_fd_sc_hd__clkdlybuf4s15_2 sky130_fd_sc_hd__clkdlybuf4s18_1 sky130_fd_sc_hd__clkdlybuf4s18_2 sky130_fd_sc_hd__clkdlybuf4s25_1 sky130_fd_sc_hd__clkdlybuf4s50_1 sky130_fd_sc_hd__clkdlybuf4s25_2 sky130_fd_sc_hd__clkdlybuf4s50_2 sky130_fd_sc_hd__dlygate4sd2_1 sky130_fd_sc_hd__dlygate4sd1_1 sky130_fd_sc_hd__dlygate4sd3_1 sky130_fd_sc_hd__dlymetal6s6s_1 sky130_fd_sc_hd__dlymetal6s4s_1
Total number of identified usable delay cells: 15
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
**WARN: (IMPCTE-107):	The following globals have been obsoleted since version 20.13-s083_1. They will be removed in the next release. 
timing_enable_default_delay_arc
#% End load design ... (date=07/19 16:40:52, total cpu=0:00:07.0, real=0:00:16.0, peak res=976.0M, current mem=957.6M)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPLF-201            2  Pin '%s' in macro '%s' has no ANTENNADIF...
WARNING   IMPFP-3961           2  The techSite '%s' has no related standar...
WARNING   IMPPTN-867           1  Found use of %s. This will continue to w...
WARNING   IMPESI-3505          1  setDelayCalMode -eng_%s (default=%s) wil...
WARNING   IMPOPT-3602          5  The specified path group name %s is not ...
WARNING   IMPCTE-107           1  The following globals have been obsolete...
WARNING   IMPPSP-1003          2  Found use of '%s'. This will continue to...
WARNING   TECHLIB-302         24  No function defined for cell '%s'. The c...
*** Message Summary: 38 warning(s), 0 error(s)

The timeout for a remote job to respond is 3600 seconds.
Submit command for task runs will be: local
<FF> Plugin -> always_source_tcl
<FF> LOADING 'always_source_tcl' PLUG-IN FILE(s) 
<FF> -> innovus-foundation-flow/custom-scripts/always-source.tcl

  > Info: Sourcing "scripts/setup-optmode.tcl"

### Start verbose source output (echo mode) for 'scripts/setup-optmode.tcl' ...
# setOptMode -verbose true
# setOptMode -holdTargetSlack  $::env(hold_target_slack)
# setOptMode -setupTargetSlack $::env(setup_target_slack)
# puts "Info: Useful skew = $::env(useful_skew)"
Info: Useful skew = True
# if { $::env(useful_skew) } {
  setOptMode -usefulSkew          true
  setOptMode -usefulSkewPostRoute true
} else {
  setOptMode -usefulSkew         false
}
setAnalysisMode -usefulSkew already set.
### End verbose source output for 'scripts/setup-optmode.tcl'.

  > Info: Sourcing "scripts/main.tcl"

### Start verbose source output (echo mode) for 'scripts/main.tcl' ...
# source -verbose innovus-foundation-flow/INNOVUS/run_postroute.tcl
### Start verbose source output (echo mode) for 'innovus-foundation-flow/INNOVUS/run_postroute.tcl' ...
# if {[file exists innovus-foundation-flow/vars.tcl]} {
   source innovus-foundation-flow/vars.tcl
}
# foreach file $vars(config_files) {
   source $file
}
# source innovus-foundation-flow/procs.tcl
# ff_procs::system_info
# setDistributeHost -local
The timeout for a remote job to respond is 3600 seconds.
Submit command for task runs will be: local
# setMultiCpuUsage -localCpu 16
# if {$vars(restore_design)} { # <BEGIN TAG> postroute,restore_design

# <begin tag postroute,restore_design,skip>
#
# restoreDesign checkpoints/route.enc.dat sar_adc_controller
#
# <end tag postroute,restore_design,skip> }
# um::enable_metrics -on
# puts "<FF> Plugin -> always_source_tcl"
<FF> Plugin -> always_source_tcl
# ff_procs::source_plug always_source_tcl
<FF> LOADING 'always_source_tcl' PLUG-IN FILE(s) 
<FF> -> innovus-foundation-flow/custom-scripts/always-source.tcl
# set vars(step) postroute
# set vars(postroute,start_time) [clock seconds]
# um::push_snapshot_stack
# setDesignMode -process 130 -powerEffort high
##  Process: 130           (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
# setExtractRCMode -engine postRoute -effortLevel low
# setOptMode -fixHoldAllowSetupTnsDegrade true
# setDesignMode -process 130 -powerEffort high
##  Process: 130           (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
# setExtractRCMode -engine postRoute -effortLevel low
# setAnalysisMode -cppr both
# setDelayCalMode -siAware true -engine aae
# Puts "<FF> RUNNING POST-ROUTE OPTIMIZATION ..."
<FF> RUNNING POST-ROUTE OPTIMIZATION ...
# puts "<FF> Plugin -> pre_postroute_tcl"
<FF> Plugin -> pre_postroute_tcl
# puts "<FF> Plugin -> pre_postroute_hold_tcl"
<FF> Plugin -> pre_postroute_hold_tcl
# optDesign -postRoute -outDir reports -prefix postroute -setup -hold
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 957.8M, totSessionCpu=0:00:46 **
**INFO: User settings:
setNanoRouteMode -droutePostRouteSpreadWire                     false
setNanoRouteMode -drouteUseMultiCutViaEffort                    high
setNanoRouteMode -extractThirdPartyCompatible                   false
setNanoRouteMode -grouteExpTdStdDelay                           44
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  true
setNanoRouteMode -routeAntennaCellName                          sky130_fd_sc_hd__diode_2
setNanoRouteMode -routeFillerInstPrefix                         FILL
setNanoRouteMode -routeInsertAntennaDiode                       true
setNanoRouteMode -routeReInsertFillerCellList                   {sky130_fd_sc_hd__fill_8 sky130_fd_sc_hd__fill_4 sky130_fd_sc_hd__fill_2 sky130_fd_sc_hd__fill_1}
setNanoRouteMode -routeReInsertFillerCellListFromFile           false
setNanoRouteMode -routeTopRoutingLayer                          6
setNanoRouteMode -routeWithLithoDriven                          true
setNanoRouteMode -routeWithTimingDriven                         false
setDesignMode -powerEffort                                      high
setDesignMode -process                                          130
setDesignMode -propagateActivity                                true
setDesignMode -topRoutingLayer                                  met5
setExtractRCMode -basic                                         true
setExtractRCMode -coupled                                       true
setExtractRCMode -coupling_c_th                                 0.4
setExtractRCMode -effortLevel                                   low
setExtractRCMode -engine                                        postRoute
setExtractRCMode -extended                                      false
setExtractRCMode -minNetTermNrToBeInMem                         50
setExtractRCMode -relative_c_th                                 1
setExtractRCMode -total_c_th                                    0
setUsefulSkewMode -ecoRoute                                     false
setDelayCalMode -enable_high_fanout                             true
setDelayCalMode -eng_copyNetPropToNewNet                        true
setDelayCalMode -engine                                         aae
setDelayCalMode -ignoreNetLoad                                  false
setDelayCalMode -SIAware                                        true
setDelayCalMode -socv_accuracy_mode                             low
setOptMode -activeHoldViews                                     { analysis_default }
setOptMode -activeSetupViews                                    { analysis_default }
setOptMode -autoHoldViews                                       { analysis_default}
setOptMode -autoSetupViews                                      { analysis_default}
setOptMode -autoTDGRSetupViews                                  { analysis_default}
setOptMode -autoViewHoldTargetSlack                             0
setOptMode -drcMargin                                           0
setOptMode -fixDrc                                              true
setOptMode -fixFanoutLoad                                       true
setOptMode -fixHoldAllowOverlap                                 true
setOptMode -fixHoldAllowSetupTnsDegrade                         true
setOptMode -holdTargetSlack                                     0.005
setOptMode -optimizeFF                                          true
setOptMode -powerEffort                                         high
setOptMode -preserveAllSequential                               false
setOptMode -setupTargetSlack                                    0
setOptMode -timeDesignCompressReports                           false
setOptMode -usefulSkew                                          true
setOptMode -usefulSkewCCOpt                                     standard
setOptMode -usefulSkewPostRoute                                 true
setOptMode -usefulSkewPreCTS                                    true
setOptMode -verbose                                             true
setSIMode -separate_delta_delay_on_data                         true
setPlaceMode -MXPBoundaryLevel                                  7
setPlaceMode -MXPConstraintFile                                 {}
setPlaceMode -MXPControlSetting                                 0
setPlaceMode -MXPLogicHierAware                                 0
setPlaceMode -MXPPreplaceSetting                                5
setPlaceMode -MXPRefineSetting                                  17
setPlaceMode -place_global_clock_gate_aware                     true
setPlaceMode -place_global_cong_effort                          medium
setPlaceMode -place_global_place_io_pins                        false
setPlaceMode -timingDriven                                      true
setAnalysisMode -analysisType                                   onChipVariation
setAnalysisMode -checkType                                      setup
setAnalysisMode -clkSrcPath                                     true
setAnalysisMode -clockPropagation                               sdcControl
setAnalysisMode -cppr                                           both
setAnalysisMode -usefulSkew                                     true
setAnalysisMode -virtualIPO                                     false

**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
Need call spDPlaceInit before registerPrioInstLoc.
*** optDesign #1 [begin] : totSession cpu/real = 0:00:45.9/0:00:56.5 (0.8), mem = 1058.7M
*** InitOpt #1 [begin] : totSession cpu/real = 0:00:45.9/0:00:56.5 (0.8), mem = 1058.7M
Total CPU(s) requested: 16
Total CPU(s) enabled with current License(s): 8
Current free CPU(s): 8
Additional license(s) checked out: 1 Innovus_CPU_Opt license(s) for 8 CPU(s)
Total CPU(s) now enabled: 16
Multithreaded Timing Analysis is initialized with 16 threads

GigaOpt running with 16 threads.
Initializing cpe interface
cleaningup cpe interface
**optDesign ... cpu = 0:00:04, real = 0:00:04, mem = 1564.3M, totSessionCpu=0:00:50 **
Existing Dirty Nets : 0
New Signature Flow (optDesignCheckOptions) ....
#Taking db snapshot
#Taking db snapshot ... done
Begin checking placement ... (start mem=1682.8M, init mem=1682.8M)
*info: Placed = 200            (Fixed = 46)
*info: Unplaced = 0           
Placement Density:100.00%(927/927)
Placement Density (including fixed std cells):100.00%(981/981)
Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1685.8M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0.005
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 1.
Opt: RC extraction mode changed to 'detail'
*** InitOpt #1 [finish] : cpu/real = 0:00:04.1/0:00:03.9 (1.0), totSession cpu/real = 0:00:50.0/0:01:00.4 (0.8), mem = 1685.8M
** INFO : this run is activating 'postRoute' automaton
**INFO: flowCheckPoint #1 InitialSummary

Power view               = analysis_default
Number of VT partitions  = 3
Standard cells in design = 427
Instances in design      = 87

Instance distribution across the VT partitions:

 LVT : inst = 1 (1.1%), cells = 17 (3.98%)
   Lib sky130_fd_sc_hd__tt_025C_1v80 : inst = 1 (1.1%)

 SVT : inst = 57 (65.5%), cells = 151 (35.36%)
   Lib sky130_fd_sc_hd__tt_025C_1v80 : inst = 57 (65.5%)

 HVT : inst = 28 (32.2%), cells = 229 (53.63%)
   Lib sky130_fd_sc_hd__tt_025C_1v80 : inst = 28 (32.2%)

Reporting took 0 sec
Extraction called for design 'sar_adc_controller' of instances=200 and nets=102 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design sar_adc_controller.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: typical
extractDetailRC Option : -outfile /tmp/innovus_temp_3648_caddy13_nhpoole_B5XrML/sar_adc_controller_3648_hgM6mL.rcdb.d  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1681.8M)
Extracted 10.219% (CPU Time= 0:00:00.1  MEM= 1706.8M)
Extracted 20.292% (CPU Time= 0:00:00.1  MEM= 1706.8M)
Extracted 30.219% (CPU Time= 0:00:00.1  MEM= 1706.8M)
Extracted 40.292% (CPU Time= 0:00:00.1  MEM= 1706.8M)
Extracted 50.219% (CPU Time= 0:00:00.1  MEM= 1706.8M)
Extracted 60.292% (CPU Time= 0:00:00.1  MEM= 1706.8M)
Extracted 70.219% (CPU Time= 0:00:00.1  MEM= 1706.8M)
Extracted 80.292% (CPU Time= 0:00:00.1  MEM= 1706.8M)
Extracted 90.219% (CPU Time= 0:00:00.1  MEM= 1706.8M)
Extracted 100% (CPU Time= 0:00:00.1  MEM= 1706.8M)
Number of Extracted Resistors     : 1161
Number of Extracted Ground Cap.   : 1210
Number of Extracted Coupling Cap. : 1444
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.4fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: typical
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1702.8M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:02.6  Real Time: 0:00:06.0  MEM: 1712.812M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Deleted 3 physical insts (cell sky130_fd_sc_hd__fill_8 / prefix FILL).
Deleted 9 physical insts (cell sky130_fd_sc_hd__fill_4 / prefix FILL).
Deleted 25 physical insts (cell sky130_fd_sc_hd__fill_2 / prefix FILL).
Deleted 33 physical insts (cell sky130_fd_sc_hd__fill_1 / prefix FILL).
Total physical insts deleted = 70.
*** BuildHoldData #1 [begin] : totSession cpu/real = 0:00:52.9/0:01:06.1 (0.8), mem = 1712.8M
Starting delay calculation for Hold views
AAE DB initialization (MEM=1803.16 CPU=0:00:00.0 REAL=0:00:00.0) 
#################################################################################
# Design Stage: PostRoute
# Design Name: sar_adc_controller
# Design Mode: 130nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (16 T). (MEM=1807.17)
*** Calculating scaling factor for libs_bc libraries using the default operating condition of each library.
Total number of fetched objects 93
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
Total number of fetched objects 93
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=2398.18 CPU=0:00:00.4 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2248.33 CPU=0:00:00.7 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:01.1 real=0:00:01.0 totSessionCpu=0:00:54.5 mem=2216.3M)
Done building cte hold timing graph (HoldAware) cpu=0:00:01.5 real=0:00:01.0 totSessionCpu=0:00:54.5 mem=2216.3M ***
Starting delay calculation for Setup views
AAE DB initialization (MEM=2227.13 CPU=0:00:00.0 REAL=0:00:00.0) 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: sar_adc_controller
# Design Mode: 130nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
Start delay calculation (fullDC) (16 T). (MEM=2229.13)
*** Calculating scaling factor for libs_typical libraries using the default operating condition of each library.
Total number of fetched objects 93
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 102,  90.2 percent of the nets selected for SI analysis
Total number of fetched objects 93
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 102,  90.2 percent of the nets selected for SI analysis
End delay calculation. (MEM=2873.64 CPU=0:00:00.4 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2749.32 CPU=0:00:00.7 REAL=0:00:00.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2717.3M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2749.3M)

Executing IPO callback for view pruning ..
Starting SI iteration 2
Start delay calculation (fullDC) (16 T). (MEM=2208.44)
Glitch Analysis: View analysis_default -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View analysis_default -- Total Number of Nets Analyzed = 0. 
Total number of fetched objects 93
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 102,  2.9 percent of the nets selected for SI analysis
Total number of fetched objects 93
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 102,  3.9 percent of the nets selected for SI analysis
End delay calculation. (MEM=2842.05 CPU=0:00:00.2 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2842.05 CPU=0:00:00.2 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:01.9 real=0:00:02.0 totSessionCpu=0:00:56.9 mem=2808.0M)
** Profile ** Start :  cpu=0:00:00.0, mem=2808.0M
** Profile ** Other data :  cpu=0:00:00.0, mem=2808.0M
** Profile ** Overall slacks :  cpu=0:00:00.1, mem=2810.0M
** Profile ** DRVs :  cpu=0:00:00.0, mem=2838.6M

------------------------------------------------------------------
     Initial SI Timing Summary
------------------------------------------------------------------

Setup views included:
 analysis_default 

+--------------------+--------------------------------------------------+
|     ID Number      |                 Path Group Name                  |
+--------------------+--------------------------------------------------+
|         1          |Reg2ClkGate                                       |
+--------------------+--------------------------------------------------+

+--------------------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | default | In2Out  | In2Reg  |1:Reg..te| Reg2Out | Reg2Reg |
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  9.279  |  0.000  |   N/A   |  9.279  | 18.915  | 19.196  | 18.639  |
|           TNS (ns):|  0.000  |  0.000  |   N/A   |  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |   N/A   |    0    |    0    |    0    |    0    |
|          All Paths:|   31    |    0    |   N/A   |   21    |    1    |   10    |   20    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 80.702%
Total number of glitch violations: 0
------------------------------------------------------------------
*** BuildHoldData #1 [finish] : cpu/real = 0:00:04.1/0:00:02.9 (1.4), totSession cpu/real = 0:00:57.1/0:01:09.0 (0.8), mem = 2838.6M
**optDesign ... cpu = 0:00:11, real = 0:00:13, mem = 2101.2M, totSessionCpu=0:00:57 **
Setting latch borrow mode to budget during optimization.
Info: Done creating the CCOpt slew target map.
**INFO: flowCheckPoint #2 OptimizationPass1
Glitch fixing enabled
#InfoCS: Num dontuse cells 1, Num usable cells 437
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 1, Num usable cells 437
*** ClockDrv #1 [begin] : totSession cpu/real = 0:00:57.5/0:01:09.3 (0.8), mem = 2223.6M
Running CCOpt-PRO on entire clock network
Net route status summary:
  Clock:         4 (unrouted=0, trialRouted=0, noStatus=0, routed=4, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:    98 (unrouted=11, trialRouted=0, noStatus=0, routed=87, fixed=0, [crossesIlmBoundary=0, tooFewTerms=11, (crossesIlmBoundary AND tooFewTerms=0)])
Clock tree cells fixed by user: 0 out of 3 (0%)
PRO...
Relaxing adjacent_rows_legal and cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
Initializing clock structures...
  Creating own balancer
  Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
  Removing CTS place status from clock tree and sinks.
  Initializing legalizer
  Using cell based legalization.
  Initializing placement interface...
    Use check_library -place or consult logv if problems occur.
    Leaving CCOpt scope - Initializing placement interface...
    Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Initializing placement interface done.
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Leaving CCOpt scope - Initializing placement interface...
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reconstructing clock tree datastructures, skew aware...
    Validating CTS configuration...
    Checking module port directions...
    Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
    Non-default CCOpt properties:
    adjacent_rows_legal: true (default: false)
    allow_non_fterm_identical_swaps: 0 (default: true)
    cannot_merge_reason is set for at least one object
    cell_density is set for at least one object
    cell_halo_rows: 0 (default: 1)
    cell_halo_sites: 0 (default: 4)
    clock_nets_detailed_routed: 1 (default: false)
    clone_clock_gates is set for at least one object
    clone_clock_logic is set for at least one object
    cloning_copy_activity: 1 (default: false)
    cts_merge_clock_gates is set for at least one object
    cts_merge_clock_logic is set for at least one object
    exp_use_early_global_min_max_route_layers: 0 (default: true)
    force_design_routing_status: 1 (default: auto)
    primary_delay_corner: delay_default (default: )
    route_type is set for at least one object
    source_driver is set for at least one object
    target_insertion_delay is set for at least one object
    target_skew is set for at least one object
    target_skew_wire is set for at least one object
    Route type trimming info:
      No route type modifications were made.
**WARN: (IMPCCOPT-1183):	The library has no usable balanced buffers for power domain auto-default, while balancing clock_tree ideal_clock. If this is not intended behavior, you can specify a list of lib_cells to use with the buffer_cells property.
**ERROR: (IMPCCOPT-1209):	Non-leaf slew time target of 0.133ns is too low on the rising edge. The largest clock gate is unable to drive the largest inverter in power_domain auto-default. To adhere to the given slope target, you will need to select a stronger clock gate, increase the slew target to at least 0.133ns or remove these driver cells from the CTS cell lists:  sky130_fd_sc_hd__clkinv_16.
Type 'man IMPCCOPT-1209' for more detail.
    Clock tree balancer configuration for clock_tree ideal_clock:
    Non-default CCOpt properties:
      cell_density: 1 (default: 0.75)
      clone_clock_gates: true (default: false)
      clone_clock_logic: true (default: false)
      cts_merge_clock_gates: true (default: false)
      cts_merge_clock_logic: true (default: false)
      route_type (leaf): default_route_type_leaf (default: default)
      route_type (trunk): default_route_type_nonleaf (default: default)
      route_type (top): default_route_type_nonleaf (default: default)
      source_driver: sky130_fd_sc_hd__inv_2/A sky130_fd_sc_hd__inv_2/Y (default: )
    For power domain auto-default:
      Buffers:     
      Inverters:   {sky130_fd_sc_hd__clkinv_16 sky130_fd_sc_hd__clkinv_8 sky130_fd_sc_hd__clkinv_4 sky130_fd_sc_hd__clkinv_2}
      Clock gates: sky130_fd_sc_hd__sdlclkp_4 sky130_fd_sc_hd__sdlclkp_2 sky130_fd_sc_hd__sdlclkp_1 
      Unblocked area available for placement of any clock cells in power_domain auto-default: 980.941um^2
    Top Routing info:
      Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: met3/met2; 
      Unshielded; Mask Constraint: 0; Source: route_type.
    Trunk Routing info:
      Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: met3/met2; 
      Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
    Leaf Routing info:
      Route-type name: default_route_type_leaf; Top/bottom preferred layer name: met3/met2; 
      Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
    For timing_corner delay_default:both, late and power domain auto-default:
      Slew time target (leaf):    0.133ns
      Slew time target (trunk):   0.133ns
      Slew time target (top):     0.133ns (Note: no nets are considered top nets in this clock tree)
      Buffer unit delay: 0.149ns
      Buffer max distance: 552.942um
    Fastest wire driving cells and distances:
      Inverter  : {lib_cell:sky130_fd_sc_hd__clkinv_16, fastest_considered_half_corner=delay_default:both.late, optimalDrivingDistance=552.942um, saturatedSlew=0.120ns, speed=3683.824um per ns, cellArea=54.307um^2 per 1000um}
      Clock gate (with test): {lib_cell:sky130_fd_sc_hd__sdlclkp_4, fastest_considered_half_corner=delay_default:both.late, optimalDrivingDistance=136.254um, saturatedSlew=0.120ns, speed=593.699um per ns, cellArea=165.291um^2 per 1000um}
      Clock gate   (no test): {lib_cell:sky130_fd_sc_hd__dlclkp_4, fastest_considered_half_corner=delay_default:both.late, optimalDrivingDistance=126.486um, saturatedSlew=0.120ns, speed=540.308um per ns, cellArea=168.164um^2 per 1000um}
    
    
    Logic Sizing Table:
    
    ----------------------------------------------------------
    Cell    Instance count    Source    Eligible library cells
    ----------------------------------------------------------
      (empty table)
    ----------------------------------------------------------
    
    
    Clock tree balancer configuration for skew_group ideal_clock/constraints_default:
      Sources:                     pin clk
      Total number of sinks:       20
      Delay constrained sinks:     20
      Non-leaf sinks:              0
      Ignore pins:                 0
     Timing corner delay_default:both.late:
      Skew target:                 0.149ns
    Primary reporting skew groups are:
    skew_group ideal_clock/constraints_default with 20 clock sinks
    
    Clock DAG stats initial state:
      cell counts      : b=0, i=2, icg=1, nicg=0, l=0, total=3
      cell areas       : b=0.000um^2, i=13.763um^2, icg=22.522um^2, nicg=0.000um^2, l=0.000um^2, total=36.285um^2
      hp wire lengths  : top=0.000um, trunk=5.900um, leaf=86.980um, total=92.880um
    Clock DAG library cell distribution initial state {count}:
       Invs: sky130_fd_sc_hd__clkinv_4: 1 sky130_fd_sc_hd__clkinv_2: 1 
       ICGs: sky130_fd_sc_hd__sdlclkp_4: 1 
UM:   flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   InitialState
    
    Distribution of half-perimeter wire length by ICG depth:
    
    -----------------------------------------------------------------------
    Min ICG    Max ICG    Count    HPWL
    Depth      Depth               (um)
    -----------------------------------------------------------------------
       0          0         3      [min=6, max=52, avg=31, sd=23, total=93]
       0          1         1      [min=82, max=82, avg=82, sd=0, total=82]
    -----------------------------------------------------------------------
    
    Have 16 CPUs available for CTS. Selected algorithms will run multithreaded.
    No ideal or dont_touch nets found in the clock tree
    No dont_touch hnets found in the clock tree
    Checking for illegal sizes of clock logic instances...
    Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Checking for illegal sizes of clock logic instances
    Validating CTS configuration done. (took cpu=0:00:01.0 real=0:00:01.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Validating CTS configuration
    CCOpt configuration status: all checks passed.
  Reconstructing clock tree datastructures, skew aware done.
Initializing clock structures done.
PRO...
  PRO active optimizations:
   - DRV fixing with sizing
  
  Detected clock skew data from CTS
  Clock tree timing engine global stage delay update for delay_default:both.late...
  Clock tree timing engine global stage delay update for delay_default:both.late done. (took cpu=0:00:00.1 real=0:00:00.1)
  Clock DAG stats PRO initial state:
    cell counts      : b=0, i=2, icg=1, nicg=0, l=0, total=3
    cell areas       : b=0.000um^2, i=13.763um^2, icg=22.522um^2, nicg=0.000um^2, l=0.000um^2, total=36.285um^2
    cell capacitance : b=0.000pF, i=0.016pF, icg=0.004pF, nicg=0.000pF, l=0.000pF, total=0.021pF
    sink capacitance : count=20, total=0.038pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
    wire capacitance : top=0.000pF, trunk=0.015pF, leaf=0.027pF, total=0.043pF
    wire lengths     : top=0.000um, trunk=89.455um, leaf=138.850um, total=228.305um
    hp wire lengths  : top=0.000um, trunk=5.900um, leaf=86.980um, total=92.880um
  Clock DAG net violations PRO initial state: none
  Clock DAG primary half-corner transition distribution PRO initial state:
    Trunk : target=0.133ns count=2 avg=0.087ns sd=0.041ns min=0.058ns max=0.115ns {1 <= 0.080ns, 0 <= 0.106ns, 1 <= 0.120ns, 0 <= 0.126ns, 0 <= 0.133ns}
    Leaf  : target=0.133ns count=2 avg=0.087ns sd=0.003ns min=0.085ns max=0.089ns {0 <= 0.080ns, 2 <= 0.106ns, 0 <= 0.120ns, 0 <= 0.126ns, 0 <= 0.133ns}
  Clock DAG library cell distribution PRO initial state {count}:
     Invs: sky130_fd_sc_hd__clkinv_4: 1 sky130_fd_sc_hd__clkinv_2: 1 
     ICGs: sky130_fd_sc_hd__sdlclkp_4: 1 
  Primary reporting skew groups PRO initial state:
    skew_group default.ideal_clock/constraints_default: unconstrained
  Skew group summary PRO initial state:
    skew_group ideal_clock/constraints_default: insertion delay [min=0.182, max=0.204, avg=0.191, sd=0.011], skew [0.022 vs 0.149], 100% {0.182, 0.204} (wid=0.001 ws=0.001) (gid=0.203 gs=0.022)
  Recomputing CTS skew targets...
  Resolving skew group constraints...
    Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
  Resolving skew group constraints done.
  Recomputing CTS skew targets done. (took cpu=0:00:00.0 real=0:00:00.0)
  PRO Fixing DRVs...
    Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    CCOpt-PRO: considered: 4, tested: 4, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
    
    PRO Statistics: Fix DRVs (cell sizing):
    =======================================
    
    Cell changes by Net Type:
    
    -------------------------------------------------------------------------------------------------
    Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
    -------------------------------------------------------------------------------------------------
    top                0            0           0            0                    0                0
    trunk              0            0           0            0                    0                0
    leaf               0            0           0            0                    0                0
    -------------------------------------------------------------------------------------------------
    Total              0            0           0            0                    0                0
    -------------------------------------------------------------------------------------------------
    
    Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
    Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
    
    Clock DAG stats after 'PRO Fixing DRVs':
      cell counts      : b=0, i=2, icg=1, nicg=0, l=0, total=3
      cell areas       : b=0.000um^2, i=13.763um^2, icg=22.522um^2, nicg=0.000um^2, l=0.000um^2, total=36.285um^2
      cell capacitance : b=0.000pF, i=0.016pF, icg=0.004pF, nicg=0.000pF, l=0.000pF, total=0.021pF
      sink capacitance : count=20, total=0.038pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
      wire capacitance : top=0.000pF, trunk=0.015pF, leaf=0.027pF, total=0.043pF
      wire lengths     : top=0.000um, trunk=89.455um, leaf=138.850um, total=228.305um
      hp wire lengths  : top=0.000um, trunk=5.900um, leaf=86.980um, total=92.880um
    Clock DAG net violations after 'PRO Fixing DRVs': none
    Clock DAG primary half-corner transition distribution after 'PRO Fixing DRVs':
      Trunk : target=0.133ns count=2 avg=0.087ns sd=0.041ns min=0.058ns max=0.115ns {1 <= 0.080ns, 0 <= 0.106ns, 1 <= 0.120ns, 0 <= 0.126ns, 0 <= 0.133ns}
      Leaf  : target=0.133ns count=2 avg=0.087ns sd=0.003ns min=0.085ns max=0.089ns {0 <= 0.080ns, 2 <= 0.106ns, 0 <= 0.120ns, 0 <= 0.126ns, 0 <= 0.133ns}
    Clock DAG library cell distribution after 'PRO Fixing DRVs' {count}:
       Invs: sky130_fd_sc_hd__clkinv_4: 1 sky130_fd_sc_hd__clkinv_2: 1 
       ICGs: sky130_fd_sc_hd__sdlclkp_4: 1 
    Primary reporting skew groups after 'PRO Fixing DRVs':
      skew_group default.ideal_clock/constraints_default: unconstrained
    Skew group summary after 'PRO Fixing DRVs':
      skew_group ideal_clock/constraints_default: insertion delay [min=0.182, max=0.204, avg=0.191, sd=0.011], skew [0.022 vs 0.149], 100% {0.182, 0.204} (wid=0.001 ws=0.001) (gid=0.203 gs=0.022)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  PRO Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   PRO Fixing DRVs
  Reconnecting optimized routes...
  Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
  Set dirty flag on 0 instances, 0 nets
  Clock tree timing engine global stage delay update for delay_default:both.late...
  Clock tree timing engine global stage delay update for delay_default:both.late done. (took cpu=0:00:00.1 real=0:00:00.1)
  Clock DAG stats PRO final:
    cell counts      : b=0, i=2, icg=1, nicg=0, l=0, total=3
    cell areas       : b=0.000um^2, i=13.763um^2, icg=22.522um^2, nicg=0.000um^2, l=0.000um^2, total=36.285um^2
    cell capacitance : b=0.000pF, i=0.016pF, icg=0.004pF, nicg=0.000pF, l=0.000pF, total=0.021pF
    sink capacitance : count=20, total=0.038pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
    wire capacitance : top=0.000pF, trunk=0.015pF, leaf=0.027pF, total=0.043pF
    wire lengths     : top=0.000um, trunk=89.455um, leaf=138.850um, total=228.305um
    hp wire lengths  : top=0.000um, trunk=5.900um, leaf=86.980um, total=92.880um
  Clock DAG net violations PRO final: none
  Clock DAG primary half-corner transition distribution PRO final:
    Trunk : target=0.133ns count=2 avg=0.087ns sd=0.041ns min=0.058ns max=0.115ns {1 <= 0.080ns, 0 <= 0.106ns, 1 <= 0.120ns, 0 <= 0.126ns, 0 <= 0.133ns}
    Leaf  : target=0.133ns count=2 avg=0.087ns sd=0.003ns min=0.085ns max=0.089ns {0 <= 0.080ns, 2 <= 0.106ns, 0 <= 0.120ns, 0 <= 0.126ns, 0 <= 0.133ns}
  Clock DAG library cell distribution PRO final {count}:
     Invs: sky130_fd_sc_hd__clkinv_4: 1 sky130_fd_sc_hd__clkinv_2: 1 
     ICGs: sky130_fd_sc_hd__sdlclkp_4: 1 
  Primary reporting skew groups PRO final:
    skew_group default.ideal_clock/constraints_default: unconstrained
  Skew group summary PRO final:
    skew_group ideal_clock/constraints_default: insertion delay [min=0.182, max=0.204, avg=0.191, sd=0.011], skew [0.022 vs 0.149], 100% {0.182, 0.204} (wid=0.001 ws=0.001) (gid=0.203 gs=0.022)
PRO done.
Restoring CTS place status for unmodified clock tree cells and sinks.
Net route status summary:
  Clock:         4 (unrouted=0, trialRouted=0, noStatus=0, routed=4, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:    98 (unrouted=11, trialRouted=0, noStatus=0, routed=87, fixed=0, [crossesIlmBoundary=0, tooFewTerms=11, (crossesIlmBoundary AND tooFewTerms=0)])
Updating delays...
Updating delays done.
PRO done. (took cpu=0:00:01.6 real=0:00:01.4)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   PRO
Leaving CCOpt scope - Cleaning up placement interface...
Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
*** ClockDrv #1 [finish] : cpu/real = 0:00:01.7/0:00:01.5 (1.1), totSession cpu/real = 0:00:59.1/0:01:10.8 (0.8), mem = 2296.2M
skipped the cell partition in DRV
Leakage Power Opt: re-selecting buf/inv list 
#InfoCS: Num dontuse cells 1, Num usable cells 437
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 1, Num usable cells 437
**INFO: Start fixing DRV (Mem = 2272.18M) ...
Begin: GigaOpt DRV Optimization
Glitch fixing enabled
GigaOpt Checkpoint: Internal optDRV -postRoute -max_tran -max_cap -max_fanout -maintainWNS -setupTNSCostFactor 0.3 -maxLocalDensity 0.96 -numThreads 16  -glitch
*** DrvOpt #1 [begin] : totSession cpu/real = 0:00:59.2/0:01:10.8 (0.8), mem = 2272.2M
Info: 4 clock nets excluded from IPO operation.

Power Net Detected:
        Voltage	    Name
             0V	    VSSE
             0V	    VSSPST
             0V	    VPW
             0V	    VSS
             0V	    VDDPE
             0V	    VDDCE
             0V	    POC
             0V	    VDDPST
             0V	    VNW
           1.8V	    VDD
             0V	    VSSE
             0V	    VSSPST
             0V	    VPW
             0V	    VSS
             0V	    VDDPE
             0V	    VDDCE
             0V	    POC
             0V	    VDDPST
             0V	    VNW
           1.8V	    VDD
ideal_clock(50MHz) CK: assigning clock ideal_clock to net clk

Starting Levelizing
2021-Jul-19 16:41:08 (2021-Jul-19 23:41:08 GMT)
2021-Jul-19 16:41:08 (2021-Jul-19 23:41:08 GMT): 10%
2021-Jul-19 16:41:08 (2021-Jul-19 23:41:08 GMT): 20%
2021-Jul-19 16:41:08 (2021-Jul-19 23:41:08 GMT): 30%
2021-Jul-19 16:41:08 (2021-Jul-19 23:41:08 GMT): 40%
2021-Jul-19 16:41:08 (2021-Jul-19 23:41:08 GMT): 50%
2021-Jul-19 16:41:08 (2021-Jul-19 23:41:08 GMT): 60%
2021-Jul-19 16:41:08 (2021-Jul-19 23:41:08 GMT): 70%
2021-Jul-19 16:41:08 (2021-Jul-19 23:41:08 GMT): 80%
2021-Jul-19 16:41:08 (2021-Jul-19 23:41:08 GMT): 90%

Finished Levelizing
2021-Jul-19 16:41:08 (2021-Jul-19 23:41:08 GMT)

Starting Activity Propagation
2021-Jul-19 16:41:08 (2021-Jul-19 23:41:08 GMT)
2021-Jul-19 16:41:08 (2021-Jul-19 23:41:08 GMT): 10%
2021-Jul-19 16:41:08 (2021-Jul-19 23:41:08 GMT): 20%

Finished Activity Propagation
2021-Jul-19 16:41:08 (2021-Jul-19 23:41:08 GMT)
Initializing cpe interface
(I,S,L,T): analysis_default: NA, NA, 2.90391e-07, 2.90391e-07
(I,S,L) ClockInsts: analysis_default: NA, NA, 1.84368e-08
(I,S,L) ClockInsts (Seq): analysis_default: NA, NA, 1.04084e-08
(I,S,L) ClockInsts (Comb): analysis_default: NA, NA, 8.02845e-09
DRV pessimism of 2.00% is used for tran, 2.00% for cap, 2.00% for fanout, on top of margin 0.00%
**INFO: Disabling fanout fix in postRoute stage.
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|     9.28|     0.00|       0|       0|       0| 80.70%|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|     9.28|     0.00|       0|       0|       0| 80.70%| 0:00:00.0|  3361.1M|
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+-------------+------------+----------+
|    Layer    |    CLK     |   Rule   |
+-------------+------------+----------+
| met2 (z=3)  |          4 | default  |
+-------------+------------+----------+
Via Pillar Rule:
    None

*** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=3361.1M) ***

(I,S,L,T): analysis_default: NA, NA, 2.90391e-07, 2.90391e-07
(I,S,L) ClockInsts: analysis_default: NA, NA, 1.84368e-08
(I,S,L) ClockInsts (Seq): analysis_default: NA, NA, 1.04084e-08
(I,S,L) ClockInsts (Comb): analysis_default: NA, NA, 8.02845e-09
*** DrvOpt #1 [finish] : cpu/real = 0:00:08.8/0:00:08.7 (1.0), totSession cpu/real = 0:01:08.0/0:01:19.5 (0.9), mem = 2922.1M
drv optimizer changes nothing and skips refinePlace
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:22, real = 0:00:23, mem = 2783.4M, totSessionCpu=0:01:08 **
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:09, Mem = 2922.11M).
Leakage Power Opt: resetting the buf/inv selection
** Profile ** Start :  cpu=0:00:00.0, mem=2922.1M
** Profile ** Other data :  cpu=0:00:00.0, mem=2922.1M
** Profile ** Overall slacks :  cpu=0:00:00.1, mem=3013.5M
** Profile ** DRVs :  cpu=0:00:00.0, mem=3011.5M

------------------------------------------------------------------
     SI Timing Summary (cpu=0.15min real=0.13min mem=2922.1M)
------------------------------------------------------------------

Setup views included:
 analysis_default 

+--------------------+--------------------------------------------------+
|     ID Number      |                 Path Group Name                  |
+--------------------+--------------------------------------------------+
|         1          |Reg2ClkGate                                       |
+--------------------+--------------------------------------------------+

+--------------------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | default | In2Out  | In2Reg  |1:Reg..te| Reg2Out | Reg2Reg |
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  9.279  |  0.000  |   N/A   |  9.279  | 18.916  | 19.196  | 18.639  |
|           TNS (ns):|  0.000  |  0.000  |   N/A   |  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |   N/A   |    0    |    0    |    0    |    0    |
|          All Paths:|   31    |    0    |   N/A   |   21    |    1    |   10    |   20    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 80.702%
Total number of glitch violations: 0
------------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=3011.5M
**optDesign ... cpu = 0:00:22, real = 0:00:23, mem = 2783.7M, totSessionCpu=0:01:08 **
*** Timing Is met
*** Check timing (0:00:00.0)
*** Setup timing is met (target slack 0ns)
**INFO: flowCheckPoint #3 OptimizationPower
**optDesign ... cpu = 0:00:22, real = 0:00:24, mem = 2783.5M, totSessionCpu=0:01:08 **
** Profile ** Start :  cpu=0:00:00.0, mem=2914.0M
** Profile ** Other data :  cpu=0:00:00.0, mem=2914.0M
** Profile ** Overall slacks :  cpu=0:00:00.1, mem=3009.4M
** Profile ** DRVs :  cpu=0:00:00.0, mem=3007.4M

------------------------------------------------------------------
        Before Power Reclaim
------------------------------------------------------------------

Setup views included:
 analysis_default 

+--------------------+--------------------------------------------------+
|     ID Number      |                 Path Group Name                  |
+--------------------+--------------------------------------------------+
|         1          |Reg2ClkGate                                       |
+--------------------+--------------------------------------------------+

+--------------------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | default | In2Out  | In2Reg  |1:Reg..te| Reg2Out | Reg2Reg |
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  9.279  |  0.000  |   N/A   |  9.279  | 18.916  | 19.196  | 18.639  |
|           TNS (ns):|  0.000  |  0.000  |   N/A   |  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |   N/A   |    0    |    0    |    0    |    0    |
|          All Paths:|   31    |    0    |   N/A   |   21    |    1    |   10    |   20    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 80.702%
Total number of glitch violations: 0
------------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=3007.4M
GigaOpt Checkpoint: Internal reclaim -useCPE -maxLocalDensity 0.98 -numThreads 16 -noViewPrune -noTimingUpdate -noRouting -useCPE -noDelbuf -noDeclone -total_power -noUpsize -noDownsize -skipAntennaRules -skipLegalCheckForLefsafeSwaps -postRoute -leakage -nativePathGroupFlow
Info: 4 clock nets excluded from IPO operation.

Begin: Leakage Power Optimization
Using Power View: analysis_default.

Begin Power Analysis

             0V	    VSSE
             0V	    VSSPST
             0V	    VPW
             0V	    VSS
             0V	    VDDPE
             0V	    VDDCE
             0V	    POC
             0V	    VDDPST
             0V	    VNW
           1.8V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2819.95MB/4187.85MB/2820.09MB)

Begin Processing Timing Window Data for Power Calculation

ideal_clock(50MHz) CK: assigning clock ideal_clock to net clk
Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2820.09MB/4187.85MB/2820.09MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2820.10MB/4187.85MB/2820.10MB)

Begin Processing Signal Activity


Starting Activity Propagation
2021-Jul-19 16:41:17 (2021-Jul-19 23:41:17 GMT)
2021-Jul-19 16:41:17 (2021-Jul-19 23:41:17 GMT): 10%
2021-Jul-19 16:41:17 (2021-Jul-19 23:41:17 GMT): 20%

Finished Activity Propagation
2021-Jul-19 16:41:17 (2021-Jul-19 23:41:17 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2820.12MB/4187.85MB/2820.12MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 1
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
sky130_fd_sc_hd__conb_1                   internal power, 



Starting Calculating power
2021-Jul-19 16:41:17 (2021-Jul-19 23:41:17 GMT)
2021-Jul-19 16:41:17 (2021-Jul-19 23:41:17 GMT): 10%
2021-Jul-19 16:41:17 (2021-Jul-19 23:41:17 GMT): 20%
2021-Jul-19 16:41:17 (2021-Jul-19 23:41:17 GMT): 30%
2021-Jul-19 16:41:17 (2021-Jul-19 23:41:17 GMT): 40%
2021-Jul-19 16:41:17 (2021-Jul-19 23:41:17 GMT): 50%
2021-Jul-19 16:41:17 (2021-Jul-19 23:41:17 GMT): 60%
2021-Jul-19 16:41:17 (2021-Jul-19 23:41:17 GMT): 70%
2021-Jul-19 16:41:17 (2021-Jul-19 23:41:17 GMT): 80%
2021-Jul-19 16:41:17 (2021-Jul-19 23:41:17 GMT): 90%

Finished Calculating power
2021-Jul-19 16:41:17 (2021-Jul-19 23:41:17 GMT)
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2823.43MB/4184.61MB/2823.43MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2823.43MB/4184.61MB/2823.50MB)

Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2823.50MB/4184.61MB/2823.51MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=2823.51MB/4184.61MB/2823.51MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 20.13-s083_1 (64bit) 01/19/2021 16:51 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2021-Jul-19 16:41:17 (2021-Jul-19 23:41:17 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: sar_adc_controller
*
*	Parasitic Files used:
*
*       Power View : analysis_default
*
*       User-Defined Activity : N.A.
*
*       Activity File: N.A.
*
*       Hierarchical Global Activity: N.A.
*
*       Global Activity: N.A.
*
*       Sequential Element Activity: 0.200000
*
*       Primary Input Activity: 0.200000
*
*       Default icg ratio: N.A.
*
*       Global Comb ClockGate Ratio: N.A.
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power -leakage
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Leakage Power:         0.00000031
-----------------------------------------------------------------------------------------


Group                           Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
Sequential                     1.659e-07       54.03
Macro                                  0           0
IO                                     0           0
Combinational                  1.225e-07       39.89
Clock (Combinational)          8.028e-09       2.615
Clock (Sequential)             1.061e-08       3.457
-----------------------------------------------------------------------------------------
Total                           3.07e-07         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
VDD                       1.8   3.07e-07         100


Clock                           Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
ideal_clock                    1.864e-08       6.073
-----------------------------------------------------------------------------------------
Clock: ideal_clock
Clock Period: 0.020000 usec 
Clock Toggle Rate:   100.0000 Mhz 
Clock Static Probability:  0.5000
  
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power: clk_gate_dac_select_bits_reg/latch (sky130_fd_sc_hd__sdlclkp_4):        1.061e-08
*              Highest Leakage Power: clk_gate_dac_select_bits_reg/latch (sky130_fd_sc_hd__sdlclkp_4):        1.061e-08
*                Total Cap:      6.54789e-13 F
*                Total instances in design:    87
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Total leakage power = 3.06973e-07 mW
Cell usage statistics:  
Library sky130_fd_sc_hd__tt_025C_1v80 , 87 cells ( 100.000000%) , 3.06973e-07 mW ( 100.000000%  ) 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=2823.77MB/4185.06MB/2823.88MB)

OptDebug: Start of Power Reclaim:
+--------------------------------+------+-----+
|Path Group                      |   WNS|  TNS|
+--------------------------------+------+-----+
|In2Out In2Reg R..Reg2Out default| 9.279|0.000|
|Reg2Reg                         |18.639|0.000|
|HEPG                            |18.639|0.000|
|All Paths                       | 9.279|0.000|
+--------------------------------+------+-----+

Begin: Core Leakage Power Optimization
*** PowerOpt #1 [begin] : totSession cpu/real = 0:01:11.6/0:01:23.0 (0.9), mem = 3415.4M
(I,S,L,T): analysis_default: NA, NA, 2.90391e-07, 2.90391e-07
(I,S,L) ClockInsts: analysis_default: NA, NA, 1.84368e-08
(I,S,L) ClockInsts (Seq): analysis_default: NA, NA, 1.04084e-08
(I,S,L) ClockInsts (Comb): analysis_default: NA, NA, 8.02845e-09
Usable buffer cells for single buffer setup transform:
sky130_fd_sc_hd__clkbuf_1 sky130_fd_sc_hd__buf_1 sky130_fd_sc_hd__clkbuf_2 sky130_fd_sc_hd__buf_2 sky130_fd_sc_hd__clkbuf_4 sky130_fd_sc_hd__buf_4 sky130_fd_sc_hd__buf_6 sky130_fd_sc_hd__dlymetal6s2s_1 sky130_fd_sc_hd__clkbuf_8 sky130_fd_sc_hd__probec_p_8 sky130_fd_sc_hd__probe_p_8 sky130_fd_sc_hd__buf_8 sky130_fd_sc_hd__buf_12 sky130_fd_sc_hd__clkbuf_16 sky130_fd_sc_hd__buf_16 
Number of usable buffer cells above: 15
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 80.70
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   80.70%|        -|   0.000|   0.000|   0:00:01.0| 3415.4M|
|   80.70%|        0|   0.000|   0.000|   0:00:00.0| 3701.5M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 80.70
Bottom Preferred Layer:
+-------------+------------+----------+
|    Layer    |    CLK     |   Rule   |
+-------------+------------+----------+
| met2 (z=3)  |          4 | default  |
+-------------+------------+----------+
Via Pillar Rule:
    None

Number of insts committed for which the initial cell was dont use = 0
End: Core Leakage Power Optimization (cpu = 0:00:01.8) (real = 0:00:02.0) **
(I,S,L,T): analysis_default: NA, NA, 2.90391e-07, 2.90391e-07
(I,S,L) ClockInsts: analysis_default: NA, NA, 1.84368e-08
(I,S,L) ClockInsts (Seq): analysis_default: NA, NA, 1.04084e-08
(I,S,L) ClockInsts (Comb): analysis_default: NA, NA, 8.02845e-09
*** PowerOpt #1 [finish] : cpu/real = 0:00:01.8/0:00:01.7 (1.0), totSession cpu/real = 0:01:13.4/0:01:24.8 (0.9), mem = 3640.5M
Checking setup slack degradation ...
Using Power View: analysis_default.

Begin Power Analysis

             0V	    VSSE
             0V	    VSSPST
             0V	    VPW
             0V	    VSS
             0V	    VDDPE
             0V	    VDDCE
             0V	    POC
             0V	    VDDPST
             0V	    VNW
           1.8V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2854.98MB/4821.42MB/2854.98MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2854.98MB/4821.42MB/2854.98MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2854.98MB/4821.42MB/2854.98MB)

Begin Processing Signal Activity


Starting Activity Propagation
2021-Jul-19 16:41:22 (2021-Jul-19 23:41:22 GMT)
2021-Jul-19 16:41:22 (2021-Jul-19 23:41:22 GMT): 10%
2021-Jul-19 16:41:22 (2021-Jul-19 23:41:22 GMT): 20%

Finished Activity Propagation
2021-Jul-19 16:41:22 (2021-Jul-19 23:41:22 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2854.98MB/4821.42MB/2854.98MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 1
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
sky130_fd_sc_hd__conb_1                   internal power, 



Starting Calculating power
2021-Jul-19 16:41:22 (2021-Jul-19 23:41:22 GMT)
2021-Jul-19 16:41:22 (2021-Jul-19 23:41:22 GMT): 10%
2021-Jul-19 16:41:22 (2021-Jul-19 23:41:22 GMT): 20%
2021-Jul-19 16:41:22 (2021-Jul-19 23:41:22 GMT): 30%
2021-Jul-19 16:41:22 (2021-Jul-19 23:41:22 GMT): 40%
2021-Jul-19 16:41:22 (2021-Jul-19 23:41:22 GMT): 50%
2021-Jul-19 16:41:22 (2021-Jul-19 23:41:22 GMT): 60%
2021-Jul-19 16:41:22 (2021-Jul-19 23:41:22 GMT): 70%
2021-Jul-19 16:41:22 (2021-Jul-19 23:41:22 GMT): 80%
2021-Jul-19 16:41:22 (2021-Jul-19 23:41:22 GMT): 90%

Finished Calculating power
2021-Jul-19 16:41:22 (2021-Jul-19 23:41:22 GMT)
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2856.77MB/4821.42MB/2856.77MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2856.77MB/4821.42MB/2856.77MB)

Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2856.77MB/4821.42MB/2856.77MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=2856.77MB/4821.42MB/2856.77MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 20.13-s083_1 (64bit) 01/19/2021 16:51 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2021-Jul-19 16:41:22 (2021-Jul-19 23:41:22 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: sar_adc_controller
*
*	Parasitic Files used:
*
*       Power View : analysis_default
*
*       User-Defined Activity : N.A.
*
*       Activity File: N.A.
*
*       Hierarchical Global Activity: N.A.
*
*       Global Activity: N.A.
*
*       Sequential Element Activity: 0.200000
*
*       Primary Input Activity: 0.200000
*
*       Default icg ratio: N.A.
*
*       Global Comb ClockGate Ratio: N.A.
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power -leakage
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Leakage Power:         0.00000031
-----------------------------------------------------------------------------------------


Group                           Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
Sequential                     1.659e-07       54.03
Macro                                  0           0
IO                                     0           0
Combinational                  1.225e-07       39.89
Clock (Combinational)          8.028e-09       2.615
Clock (Sequential)             1.061e-08       3.457
-----------------------------------------------------------------------------------------
Total                           3.07e-07         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
VDD                       1.8   3.07e-07         100


Clock                           Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
ideal_clock                    1.864e-08       6.073
-----------------------------------------------------------------------------------------
Clock: ideal_clock
Clock Period: 0.020000 usec 
Clock Toggle Rate:   100.0000 Mhz 
Clock Static Probability:  0.5000
  
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power: clk_gate_dac_select_bits_reg/latch (sky130_fd_sc_hd__sdlclkp_4):        1.061e-08
*              Highest Leakage Power: clk_gate_dac_select_bits_reg/latch (sky130_fd_sc_hd__sdlclkp_4):        1.061e-08
*                Total Cap:      6.54789e-13 F
*                Total instances in design:    87
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Total leakage power = 3.06973e-07 mW
Cell usage statistics:  
Library sky130_fd_sc_hd__tt_025C_1v80 , 87 cells ( 100.000000%) , 3.06973e-07 mW ( 100.000000%  ) 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=2856.77MB/4821.42MB/2856.77MB)

OptDebug: End of Power Reclaim:
+--------------------------------+------+-----+
|Path Group                      |   WNS|  TNS|
+--------------------------------+------+-----+
|In2Out In2Reg R..Reg2Out default| 9.279|0.000|
|Reg2Reg                         |18.639|0.000|
|HEPG                            |18.639|0.000|
|All Paths                       | 9.279|0.000|
+--------------------------------+------+-----+

End: Leakage Power Optimization (cpu=0:00:02, real=0:00:02, mem=2927.60M, totSessionCpu=0:01:14).
**optDesign ... cpu = 0:00:28, real = 0:00:29, mem = 2779.1M, totSessionCpu=0:01:14 **
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (0:01:14 mem=2923.6M) ***
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2925.1MB
Summary Report:
Instances move: 0 (out of 84 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2925.1MB
*** Finished refinePlace (0:01:14 mem=2925.1M) ***
**INFO: flowCheckPoint #4 OptimizationHold
GigaOpt Hold Optimizer is used
<optDesign CMD> fixhold  no -lvt -mvt Cells
#InfoCS: Num dontuse cells 169, Num usable cells 269
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 169, Num usable cells 269
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:01:19 mem=2929.1M ***
*** BuildHoldData #2 [begin] : totSession cpu/real = 0:01:19.1/0:01:30.4 (0.9), mem = 2929.1M
Running 'saveTimingGraph -compress -file /tmp/innovus_temp_3648_caddy13_nhpoole_B5XrML/opt_timing_graph_jlIm63/timingGraph.tgz -dir /tmp/innovus_temp_3648_caddy13_nhpoole_B5XrML/opt_timing_graph_jlIm63 -prefix timingGraph'
Done saveTimingGraph
Latch borrow mode reset to max_borrow
Starting delay calculation for Hold views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: sar_adc_controller
# Design Mode: 130nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
Start delay calculation (fullDC) (16 T). (MEM=3428.32)
*** Calculating scaling factor for libs_bc libraries using the default operating condition of each library.
Total number of fetched objects 93
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 102,  90.2 percent of the nets selected for SI analysis
Total number of fetched objects 93
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 102,  90.2 percent of the nets selected for SI analysis
End delay calculation. (MEM=3545.34 CPU=0:00:00.4 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3545.34 CPU=0:00:00.5 REAL=0:00:00.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3513.3M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3545.3M)

Executing IPO callback for view pruning ..

Active hold views:
 analysis_default
  Dominating endpoints: 0
  Dominating TNS: -0.000

Starting SI iteration 2
Start delay calculation (fullDC) (16 T). (MEM=2972.98)
Glitch Analysis: View analysis_default -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View analysis_default -- Total Number of Nets Analyzed = 0. 
Total number of fetched objects 93
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 102,  2.0 percent of the nets selected for SI analysis
Total number of fetched objects 93
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 102,  1.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=3602.09 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3602.09 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:01.7 real=0:00:01.0 totSessionCpu=0:01:22 mem=3568.1M)
Done building cte hold timing graph (fixHold) cpu=0:00:03.1 real=0:00:02.0 totSessionCpu=0:01:22 mem=3568.1M ***
** Profile ** Start :  cpu=0:00:00.0, mem=3568.1M
** Profile ** Overall slacks :  cpu=0:00:00.1, mem=3570.1M
Done building hold timer [1 node(s), 0 edge(s), 1 view(s)] (fixHold) cpu=0:00:03.3 real=0:00:03.0 totSessionCpu=0:01:22 mem=3598.6M ***
Running 'restoreTimingGraph -file /tmp/innovus_temp_3648_caddy13_nhpoole_B5XrML/opt_timing_graph_jlIm63/timingGraph.tgz -dir /tmp/innovus_temp_3648_caddy13_nhpoole_B5XrML/opt_timing_graph_jlIm63 -prefix timingGraph'
Done restoreTimingGraph
Done building cte setup timing graph (fixHold) cpu=0:00:04.4 real=0:00:04.0 totSessionCpu=0:01:23 mem=3598.6M ***
** Profile ** Start :  cpu=0:00:00.0, mem=3598.6M
** Profile ** Overall slacks :  cpu=0:00:00.1, mem=3600.6M
Setting latch borrow mode to budget during optimization.

*Info: minBufDelay = 102.1 ps, libStdDelay = 97.0 ps, minBufSize = 3753600 (3.0)
*Info: worst delay setup view: analysis_default
** Profile ** Start :  cpu=0:00:00.0, mem=3600.6M
** Profile ** Other data :  cpu=0:00:00.0, mem=3600.6M
** Profile ** DRVs :  cpu=0:00:00.1, mem=3598.6M

------------------------------------------------------------------
     Hold Opt Initial Summary
------------------------------------------------------------------

Setup views included:
 analysis_default
Hold views included:
 analysis_default

+--------------------+--------------------------------------------------+
|     ID Number      |                 Path Group Name                  |
+--------------------+--------------------------------------------------+
|         1          |Reg2ClkGate                                       |
+--------------------+--------------------------------------------------+

+--------------------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | default | In2Out  | In2Reg  |1:Reg..te| Reg2Out | Reg2Reg |
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  9.279  |  0.000  |   N/A   |  9.279  | 18.916  | 19.196  | 18.639  |
|           TNS (ns):|  0.000  |  0.000  |   N/A   |  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |   N/A   |    0    |    0    |    0    |    0    |
|          All Paths:|   31    |    0    |   N/A   |   21    |    1    |   10    |   20    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | default | In2Out  | In2Reg  |1:Reg..te| Reg2Out | Reg2Reg |
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.199  |  0.000  |   N/A   | 10.136  |  0.489  |  0.199  |  0.333  |
|           TNS (ns):|  0.000  |  0.000  |   N/A   |  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |   N/A   |    0    |    0    |    0    |    0    |
|          All Paths:|   31    |    0    |   N/A   |   21    |    1    |   10    |   20    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 80.702%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:38, real = 0:00:38, mem = 2784.1M, totSessionCpu=0:01:24 **
*** BuildHoldData #2 [finish] : cpu/real = 0:00:04.6/0:00:03.9 (1.2), totSession cpu/real = 0:01:23.7/0:01:34.3 (0.9), mem = 2916.6M
*** HoldOpt #1 [begin] : totSession cpu/real = 0:01:23.7/0:01:34.3 (0.9), mem = 2916.6M
cleaningup cpe interface
(I,S,L,T): analysis_default: NA, NA, 2.90391e-07, 2.90391e-07
(I,S,L) ClockInsts: analysis_default: NA, NA, 1.84368e-08
(I,S,L) ClockInsts (Seq): analysis_default: NA, NA, 1.04084e-08
(I,S,L) ClockInsts (Comb): analysis_default: NA, NA, 8.02845e-09
*info: Run optDesign holdfix with 16 threads.
Info: 4 clock nets excluded from IPO operation.
*** Hold timing is met. Hold fixing is not needed 
**INFO: total 0 insts, 0 nets marked don't touch
**INFO: total 0 insts, 0 nets marked don't touch DB property
**INFO: total 0 insts, 0 nets unmarked don't touch

(I,S,L,T): analysis_default: NA, NA, 2.90391e-07, 2.90391e-07
(I,S,L) ClockInsts: analysis_default: NA, NA, 1.84368e-08
(I,S,L) ClockInsts (Seq): analysis_default: NA, NA, 1.04084e-08
(I,S,L) ClockInsts (Comb): analysis_default: NA, NA, 8.02845e-09
*** HoldOpt #1 [finish] : cpu/real = 0:00:03.0/0:00:03.0 (1.0), totSession cpu/real = 0:01:26.7/0:01:37.4 (0.9), mem = 2923.6M
**INFO: flowCheckPoint #5 OptimizationPreEco
Running postRoute recovery in preEcoRoute mode
**optDesign ... cpu = 0:00:41, real = 0:00:41, mem = 2788.7M, totSessionCpu=0:01:27 **
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in preEcoRoute mode (cpu=0:00:03, real=0:00:03, mem=2925.19M, totSessionCpu=0:01:30).
**optDesign ... cpu = 0:00:44, real = 0:00:44, mem = 2801.8M, totSessionCpu=0:01:30 **

Skipping post route harden opt
Default Rule : ""
Non Default Rules :
Worst Slack : 18.639 ns

Start Layer Assignment ...
WNS(18.639ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(2)

Select 0 cadidates out of 102.
No critical nets selected. Skipped !
GigaOpt: setting up router preferences
        design wns: 18.6388
        slack threshold: 23.0388
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Assigned Priority Nets 0 (0.0%)
Default Rule : ""
Non Default Rules :
Worst Slack : 9.279 ns

Start Layer Assignment ...
WNS(9.279ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(2)

Select 0 cadidates out of 102.
No critical nets selected. Skipped !
GigaOpt: setting up router preferences
        design wns: 9.2789
        slack threshold: 13.6789
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Assigned Priority Nets 0 (0.0%)
** Profile ** Start :  cpu=0:00:00.0, mem=2978.3M
** Profile ** Other data :  cpu=0:00:00.0, mem=2978.3M
** Profile ** Overall slacks :  cpu=0:00:00.0, mem=2980.3M
** Profile ** DRVs :  cpu=0:00:00.0, mem=2978.3M

------------------------------------------------------------------
        Pre-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 analysis_default 

+--------------------+--------------------------------------------------+
|     ID Number      |                 Path Group Name                  |
+--------------------+--------------------------------------------------+
|         1          |Reg2ClkGate                                       |
+--------------------+--------------------------------------------------+

+--------------------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | default | In2Out  | In2Reg  |1:Reg..te| Reg2Out | Reg2Reg |
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  9.279  |  0.000  |   N/A   |  9.279  | 18.916  | 19.196  | 18.639  |
|           TNS (ns):|  0.000  |  0.000  |   N/A   |  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |   N/A   |    0    |    0    |    0    |    0    |
|          All Paths:|   31    |    0    |   N/A   |   21    |    1    |   10    |   20    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 80.702%
Total number of glitch violations: 0
------------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2978.3M
**optDesign ... cpu = 0:00:44, real = 0:00:45, mem = 2751.3M, totSessionCpu=0:01:30 **
**INFO: flowCheckPoint #6 GlobalDetailRoute
*INFO: Total 70 filler insts restored.
For 70 new insts, *** Applied 4 GNC rules (cpu = 0:00:00.0)
*INFO: Adding fillers to top-module.
*INFO:   Added 3 filler insts (cell sky130_fd_sc_hd__fill_8 / prefix FILL).
*INFO:   Added 9 filler insts (cell sky130_fd_sc_hd__fill_4 / prefix FILL).
*INFO:   Added 25 filler insts (cell sky130_fd_sc_hd__fill_2 / prefix FILL).
*INFO:   Added 33 filler insts (cell sky130_fd_sc_hd__fill_1 / prefix FILL).
*INFO: Total 70 filler insts added - prefix FILL (CPU: 0:00:00.1).
For 0 new insts, *** Applied 0 GNC rules.
-routeWithEco false                       # bool, default=false
-routeWithEco true                        # bool, default=false, user setting
-routeSelectedNetOnly false               # bool, default=false
-routeWithTimingDriven false              # bool, default=false, user setting
-routeWithSiDriven false                  # bool, default=false
Existing Dirty Nets : 0
New Signature Flow (saveAndSetNanoRouteOptions) ....
Reset Dirty Nets : 0
*** EcoRoute #1 [begin] : totSession cpu/real = 0:01:30.4/0:01:40.9 (0.9), mem = 2883.8M

globalDetailRoute

#Start globalDetailRoute on Mon Jul 19 16:41:38 2021
#
#create default rule from bind_ndr_rule rule=0x2b2a461ec320 0x2b2a63994fc0
#WARNING (NRDB-733) PIN VNB in CELL_VIEW sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_4 does not have physical port.
#WARNING (NRDB-733) PIN VNB in CELL_VIEW sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_2 does not have physical port.
#WARNING (NRDB-733) PIN VNB in CELL_VIEW sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_1 does not have physical port.
#WARNING (NRDB-733) PIN VNB in CELL_VIEW sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_4 does not have physical port.
#WARNING (NRDB-733) PIN VNB in CELL_VIEW sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_2 does not have physical port.
#WARNING (NRDB-733) PIN VNB in CELL_VIEW sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_1 does not have physical port.
#num needed restored net=0
#need_extraction net=0 (total=102)
#WARNING (NRDB-976) The TRACK STEP 0.6100 for preferred direction tracks is smaller than the PITCH 0.6800 for LAYER met3. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The TRACK STEP 0.6900 for preferred direction tracks is smaller than the PITCH 0.9200 for LAYER met4. This will cause routability problems for NanoRoute.
#Processed 0/0 dirty instances, 0/0 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(0 insts marked dirty, reset pre-exisiting dirty flag on 0 insts, 0 nets marked need extraction)
#NanoRoute Version 20.13-s083_1 NR201221-0721/20_13-UB
#Skip comparing routing design signature in db-snapshot flow
#Total number of trivial nets (e.g. < 2 pins) = 11 (skipped).
#Total number of routable nets = 91.
#Total number of nets in the design = 102.
#91 routable nets have routed wires.
#4 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#No nets have been global routed.
#Using multithreading with 16 threads.
#Start routing data preparation on Mon Jul 19 16:41:38 2021
#
#WARNING (NRDB-2040) Rule LEF_DEFAULT doesn't specify any vias that satisfy all of the area rules for layer met3 
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.800.
#Voltage range [0.000 - 1.800] has 92 nets.
#Voltage range [1.800 - 1.800] has 6 nets.
#Voltage range [0.000 - 0.000] has 4 nets.
#Restoring pin access data from file /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/sar_adc_controller/build/16-cadence-innovus-route/checkpoints/design.checkpoint/save.enc.dat/sar_adc_controller.apa ...
#Done restoring pin access data
#Initial pin access analysis.
#Detail pin access analysis.
# li1          V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
# met1         H   Track-Pitch = 0.3400    Line-2-Via Pitch = 0.3250
# met2         V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
# met3         H   Track-Pitch = 0.6100    Line-2-Via Pitch = 0.6100
# met4         V   Track-Pitch = 0.6900    Line-2-Via Pitch = 0.6150
# met5         H   Track-Pitch = 3.6600    Line-2-Via Pitch = 3.2000
#Monitoring time of adding inner blkg by smac
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2779.53 (MB), peak = 3434.57 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer met2's pitch = 0.4600.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2783.86 (MB), peak = 3434.57 (MB)
#Found 0 nets for post-route si or timing fixing.
#
#Finished routing data preparation on Mon Jul 19 16:41:39 2021
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 11.13 (MB)
#Total memory = 2783.98 (MB)
#Peak memory = 3434.57 (MB)
#
#
#Start global routing on Mon Jul 19 16:41:39 2021
#
#
#Start global routing initialization on Mon Jul 19 16:41:39 2021
#
#WARNING (NRGR-22) Design is already detail routed.
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:01
#Increased memory = 11.22 (MB)
#Total memory = 2784.04 (MB)
#Peak memory = 3434.57 (MB)
#Using multithreading with 16 threads.
#
#Start Detail Routing..
#
#Start litho driven routing to prevent litho hotspot patterns.
#start initial detail routing ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2788.11 (MB), peak = 3434.57 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 4
#Total wire length = 1972 um.
#Total half perimeter of net bounding box = 1833 um.
#Total wire length on LAYER li1 = 243 um.
#Total wire length on LAYER met1 = 897 um.
#Total wire length on LAYER met2 = 710 um.
#Total wire length on LAYER met3 = 110 um.
#Total wire length on LAYER met4 = 12 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 436
#Up-Via Summary (total 436):
#           
#-----------------------
# li1               233
# met1              170
# met2               29
# met3                4
#-----------------------
#                   436 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.80 (MB)
#Total memory = 2784.84 (MB)
#Peak memory = 3434.57 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2789.09 (MB), peak = 3434.57 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 4
#Total wire length = 1972 um.
#Total half perimeter of net bounding box = 1833 um.
#Total wire length on LAYER li1 = 243 um.
#Total wire length on LAYER met1 = 897 um.
#Total wire length on LAYER met2 = 710 um.
#Total wire length on LAYER met3 = 110 um.
#Total wire length on LAYER met4 = 12 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 436
#Up-Via Summary (total 436):
#           
#-----------------------
# li1               233
# met1              170
# met2               29
# met3                4
#-----------------------
#                   436 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#
#Total number of nets with non-default rule or having extra spacing = 4
#Total wire length = 1972 um.
#Total half perimeter of net bounding box = 1833 um.
#Total wire length on LAYER li1 = 243 um.
#Total wire length on LAYER met1 = 897 um.
#Total wire length on LAYER met2 = 710 um.
#Total wire length on LAYER met3 = 110 um.
#Total wire length on LAYER met4 = 12 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 436
#Up-Via Summary (total 436):
#           
#-----------------------
# li1               233
# met1              170
# met2               29
# met3                4
#-----------------------
#                   436 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#detailRoute Statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 4.68 (MB)
#Total memory = 2788.71 (MB)
#Peak memory = 3434.57 (MB)
#Skip updating routing design signature in db-snapshot flow
#
#globalDetailRoute statistics:
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 45.25 (MB)
#Total memory = 2797.26 (MB)
#Peak memory = 3434.57 (MB)
#Number of warnings = 10
#Total number of warnings = 11
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Mon Jul 19 16:41:40 2021
#
*** EcoRoute #1 [finish] : cpu/real = 0:00:02.1/0:00:02.1 (1.0), totSession cpu/real = 0:01:32.4/0:01:43.0 (0.9), mem = 2913.9M
**optDesign ... cpu = 0:00:47, real = 0:00:47, mem = 2796.5M, totSessionCpu=0:01:32 **
-routeWithEco false                       # bool, default=false
-routeSelectedNetOnly false               # bool, default=false
-routeWithTimingDriven false              # bool, default=false, user setting
-routeWithSiDriven false                  # bool, default=false
New Signature Flow (restoreNanoRouteOptions) ....
Extraction called for design 'sar_adc_controller' of instances=200 and nets=102 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design sar_adc_controller.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: typical
extractDetailRC Option : -outfile /tmp/innovus_temp_3648_caddy13_nhpoole_B5XrML/sar_adc_controller_3648_hgM6mL.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 2913.9M)
Extracted 10.2222% (CPU Time= 0:00:00.1  MEM= 2925.9M)
Extracted 20.2963% (CPU Time= 0:00:00.1  MEM= 2925.9M)
Extracted 30.2222% (CPU Time= 0:00:00.1  MEM= 2925.9M)
Extracted 40.2963% (CPU Time= 0:00:00.1  MEM= 2925.9M)
Extracted 50.2222% (CPU Time= 0:00:00.1  MEM= 2925.9M)
Extracted 60.2963% (CPU Time= 0:00:00.1  MEM= 2925.9M)
Extracted 70.2222% (CPU Time= 0:00:00.1  MEM= 2925.9M)
Extracted 80.2963% (CPU Time= 0:00:00.1  MEM= 2925.9M)
Extracted 90.2222% (CPU Time= 0:00:00.1  MEM= 2925.9M)
Extracted 100% (CPU Time= 0:00:00.1  MEM= 2925.9M)
Number of Extracted Resistors     : 1151
Number of Extracted Ground Cap.   : 1200
Number of Extracted Coupling Cap. : 1432
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.4fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: typical
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 2933.9M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:02.6  Real Time: 0:00:06.0  MEM: 2941.941M)
**optDesign ... cpu = 0:00:49, real = 0:00:53, mem = 2654.7M, totSessionCpu=0:01:35 **
Starting delay calculation for Setup views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: sar_adc_controller
# Design Mode: 130nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
Start delay calculation (fullDC) (16 T). (MEM=2919.5)
*** Calculating scaling factor for libs_typical libraries using the default operating condition of each library.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 16 threads acquired from CTE.
Total number of fetched objects 93
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 102,  90.2 percent of the nets selected for SI analysis
Total number of fetched objects 93
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 102,  90.2 percent of the nets selected for SI analysis
End delay calculation. (MEM=3569.71 CPU=0:00:00.4 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3569.71 CPU=0:00:00.5 REAL=0:00:00.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3537.7M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3569.7M)
Starting SI iteration 2
Start delay calculation (fullDC) (16 T). (MEM=3005.82)
Glitch Analysis: View analysis_default -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View analysis_default -- Total Number of Nets Analyzed = 0. 
Total number of fetched objects 93
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 102,  2.9 percent of the nets selected for SI analysis
Total number of fetched objects 93
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 102,  3.9 percent of the nets selected for SI analysis
End delay calculation. (MEM=3648.44 CPU=0:00:00.2 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3648.44 CPU=0:00:00.2 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:02.1 real=0:00:01.0 totSessionCpu=0:01:37 mem=3614.4M)
** Profile ** Start :  cpu=0:00:00.0, mem=3614.4M
** Profile ** Other data :  cpu=0:00:00.1, mem=3646.4M
** Profile ** Overall slacks :  cpu=0:00:00.1, mem=3648.4M
** Profile ** DRVs :  cpu=0:00:00.0, mem=3645.0M

------------------------------------------------------------------
       Post-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 analysis_default 

+--------------------+--------------------------------------------------+
|     ID Number      |                 Path Group Name                  |
+--------------------+--------------------------------------------------+
|         1          |Reg2ClkGate                                       |
+--------------------+--------------------------------------------------+

+--------------------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | default | In2Out  | In2Reg  |1:Reg..te| Reg2Out | Reg2Reg |
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  9.278  |  0.000  |   N/A   |  9.278  | 18.915  | 19.196  | 18.638  |
|           TNS (ns):|  0.000  |  0.000  |   N/A   |  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |   N/A   |    0    |    0    |    0    |    0    |
|          All Paths:|   31    |    0    |   N/A   |   21    |    1    |   10    |   20    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 80.702%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=3645.0M
**optDesign ... cpu = 0:00:52, real = 0:00:54, mem = 2883.3M, totSessionCpu=0:01:38 **
Executing marking Critical Nets1
**INFO: flowCheckPoint #7 OptimizationRecovery
*** Timing Is met
*** Check timing (0:00:00.0)
Running postRoute recovery in postEcoRoute mode
**optDesign ... cpu = 0:00:52, real = 0:00:54, mem = 2883.3M, totSessionCpu=0:01:38 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in postEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=3038.96M, totSessionCpu=0:01:38).
**optDesign ... cpu = 0:00:52, real = 0:00:54, mem = 2883.7M, totSessionCpu=0:01:38 **

Latch borrow mode reset to max_borrow
**INFO: flowCheckPoint #8 FinalSummary
<optDesign CMD> Restore Using all VT Cells
cleaningup cpe interface
Reported timing to dir reports
**optDesign ... cpu = 0:00:52, real = 0:00:54, mem = 2882.1M, totSessionCpu=0:01:38 **
** Profile ** Start :  cpu=0:00:00.0, mem=3012.4M
** Profile ** Other data :  cpu=0:00:00.0, mem=3012.5M
Running 'saveTimingGraph -compress -file /tmp/innovus_temp_3648_caddy13_nhpoole_B5XrML/opt_timing_graph_BTyD2d/timingGraph.tgz -dir /tmp/innovus_temp_3648_caddy13_nhpoole_B5XrML/opt_timing_graph_BTyD2d -prefix timingGraph'
Done saveTimingGraph
Starting delay calculation for Hold views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: sar_adc_controller
# Design Mode: 130nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
Start delay calculation (fullDC) (16 T). (MEM=3483.64)
*** Calculating scaling factor for libs_bc libraries using the default operating condition of each library.
Total number of fetched objects 93
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 102,  90.2 percent of the nets selected for SI analysis
Total number of fetched objects 93
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 102,  90.2 percent of the nets selected for SI analysis
End delay calculation. (MEM=3673.88 CPU=0:00:00.3 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3673.88 CPU=0:00:00.4 REAL=0:00:01.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3641.9M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3673.9M)
Starting SI iteration 2
Start delay calculation (fullDC) (16 T). (MEM=3100)
Glitch Analysis: View analysis_default -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View analysis_default -- Total Number of Nets Analyzed = 0. 
Total number of fetched objects 93
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 102,  2.0 percent of the nets selected for SI analysis
Total number of fetched objects 93
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 102,  1.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=3727.63 CPU=0:00:00.2 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3727.63 CPU=0:00:00.2 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:01.6 real=0:00:01.0 totSessionCpu=0:01:41 mem=3693.6M)
** Profile ** Overall slacks :  cpu=0:00:02.7, mem=3695.6M
** Profile ** Total reports :  cpu=0:00:00.1, mem=3092.6M
Running 'restoreTimingGraph -file /tmp/innovus_temp_3648_caddy13_nhpoole_B5XrML/opt_timing_graph_BTyD2d/timingGraph.tgz -dir /tmp/innovus_temp_3648_caddy13_nhpoole_B5XrML/opt_timing_graph_BTyD2d -prefix timingGraph'
Done restoreTimingGraph
** Profile ** Overall slacks :  cpu=0:00:01.5, mem=3669.7M
** Profile ** Total reports :  cpu=0:00:00.1, mem=3158.7M
Using report_power -leakage to report leakage power.
Using Power View: analysis_default.

Begin Power Analysis

             0V	    VSSE
             0V	    VSSPST
             0V	    VPW
             0V	    VSS
             0V	    VDDPE
             0V	    VDDCE
             0V	    POC
             0V	    VDDPST
             0V	    VNW
           1.8V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3011.49MB/4339.53MB/3011.49MB)

Begin Processing Timing Window Data for Power Calculation

CK: assigning clock ideal_clock to net clk
Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3011.49MB/4339.53MB/3011.49MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3011.49MB/4339.53MB/3011.49MB)

Begin Processing Signal Activity


Starting Levelizing
2021-Jul-19 16:41:51 (2021-Jul-19 23:41:51 GMT)
2021-Jul-19 16:41:51 (2021-Jul-19 23:41:51 GMT): 10%
2021-Jul-19 16:41:51 (2021-Jul-19 23:41:51 GMT): 20%
2021-Jul-19 16:41:51 (2021-Jul-19 23:41:51 GMT): 30%
2021-Jul-19 16:41:51 (2021-Jul-19 23:41:51 GMT): 40%
2021-Jul-19 16:41:51 (2021-Jul-19 23:41:51 GMT): 50%
2021-Jul-19 16:41:51 (2021-Jul-19 23:41:51 GMT): 60%
2021-Jul-19 16:41:51 (2021-Jul-19 23:41:51 GMT): 70%
2021-Jul-19 16:41:51 (2021-Jul-19 23:41:51 GMT): 80%
2021-Jul-19 16:41:51 (2021-Jul-19 23:41:51 GMT): 90%

Finished Levelizing
2021-Jul-19 16:41:51 (2021-Jul-19 23:41:51 GMT)

Starting Activity Propagation
2021-Jul-19 16:41:51 (2021-Jul-19 23:41:51 GMT)
2021-Jul-19 16:41:51 (2021-Jul-19 23:41:51 GMT): 10%
2021-Jul-19 16:41:51 (2021-Jul-19 23:41:51 GMT): 20%

Finished Activity Propagation
2021-Jul-19 16:41:51 (2021-Jul-19 23:41:51 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3011.50MB/4339.53MB/3011.50MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 1
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
sky130_fd_sc_hd__conb_1                   internal power, 



Starting Calculating power
2021-Jul-19 16:41:51 (2021-Jul-19 23:41:51 GMT)
2021-Jul-19 16:41:52 (2021-Jul-19 23:41:52 GMT): 10%
2021-Jul-19 16:41:52 (2021-Jul-19 23:41:52 GMT): 20%
2021-Jul-19 16:41:52 (2021-Jul-19 23:41:52 GMT): 30%
2021-Jul-19 16:41:52 (2021-Jul-19 23:41:52 GMT): 40%
2021-Jul-19 16:41:52 (2021-Jul-19 23:41:52 GMT): 50%
2021-Jul-19 16:41:52 (2021-Jul-19 23:41:52 GMT): 60%
2021-Jul-19 16:41:52 (2021-Jul-19 23:41:52 GMT): 70%
2021-Jul-19 16:41:52 (2021-Jul-19 23:41:52 GMT): 80%
2021-Jul-19 16:41:52 (2021-Jul-19 23:41:52 GMT): 90%

Finished Calculating power
2021-Jul-19 16:41:52 (2021-Jul-19 23:41:52 GMT)
Ended Power Computation: (cpu=0:00:01, real=0:00:00, mem(process/total/peak)=3602.58MB/4933.54MB/3602.58MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3602.58MB/4933.54MB/3602.58MB)

Ended Power Analysis: (cpu=0:00:01, real=0:00:00, mem(process/total/peak)=3602.58MB/4933.54MB/3602.58MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=3602.58MB/4933.54MB/3602.58MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 20.13-s083_1 (64bit) 01/19/2021 16:51 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2021-Jul-19 16:41:52 (2021-Jul-19 23:41:52 GMT)
*
*----------------------------------------------------------------------------------------

*

*	Design: sar_adc_controller

*

*	Power Domain used: 

*              Rail:        VDD      Voltage:        1.8 

*

*       Power View : analysis_default
*
*       User-Defined Activity : N.A.
*
*       Activity File: N.A.
*
*       Hierarchical Global Activity: N.A.
*
*       Global Activity: N.A.
*
*       Sequential Element Activity: 0.200000
*
*       Primary Input Activity: 0.200000
*
*       Default icg ratio: N.A.
*
*       Global Comb ClockGate Ratio: N.A.
*
*	Power Units = 1mW

*

*	Time Units = 1e-09 secs 

*

*       report_power -outfile reports/sar_adc_controller_postRoute.power -leakage

*

-----------------------------------------------------------------------------------------

*



Total Power
-----------------------------------------------------------------------------------------
Total Leakage Power:         0.00000031
-----------------------------------------------------------------------------------------
Sequential                     1.659e-07       54.03
Macro                                  0           0
IO                                     0           0
Combinational                  1.225e-07       39.89
Clock (Combinational)          8.028e-09       2.615
Clock (Sequential)             1.061e-08       3.457
-----------------------------------------------------------------------------------------
Total                           3.07e-07         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
VDD                       1.8   3.07e-07         100


Clock                           Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
ideal_clock                    1.864e-08       6.073
-----------------------------------------------------------------------------------------
Clock: ideal_clock
Clock Period: 0.020000 usec 
Clock Toggle Rate:   100.0000 Mhz 
Clock Static Probability:  0.5000
  
Total leakage power = 3.06973e-07 mW
Cell usage statistics:  
Library sky130_fd_sc_hd__tt_025C_1v80 , 87 cells ( 100.000000%) , 3.06973e-07 mW ( 100.000000%  ) 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=3602.58MB/4933.54MB/3602.61MB)


Output file is reports/sar_adc_controller_postRoute.power
** Profile ** DRVs :  cpu=0:00:00.7, mem=3771.2M

------------------------------------------------------------------
     optDesign Final SI Timing Summary
------------------------------------------------------------------

Setup views included:
 analysis_default 
Hold views included:
 analysis_default

+--------------------+--------------------------------------------------+
|     ID Number      |                 Path Group Name                  |
+--------------------+--------------------------------------------------+
|         1          |Reg2ClkGate                                       |
+--------------------+--------------------------------------------------+

+--------------------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | default | In2Out  | In2Reg  |1:Reg..te| Reg2Out | Reg2Reg |
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  9.278  |  0.000  |   N/A   |  9.278  | 18.915  | 19.196  | 18.638  |
|           TNS (ns):|  0.000  |  0.000  |   N/A   |  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |   N/A   |    0    |    0    |    0    |    0    |
|          All Paths:|   31    |    0    |   N/A   |   21    |    1    |   10    |   20    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | default | In2Out  | In2Reg  |1:Reg..te| Reg2Out | Reg2Reg |
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.199  |  0.000  |   N/A   | 10.136  |  0.489  |  0.199  |  0.333  |
|           TNS (ns):|  0.000  |  0.000  |   N/A   |  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |   N/A   |    0    |    0    |    0    |    0    |
|          All Paths:|   31    |    0    |   N/A   |   21    |    1    |   10    |   20    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 80.702%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.1, mem=3771.2M
**optDesign ... cpu = 0:00:57, real = 0:00:59, mem = 3602.2M, totSessionCpu=0:01:43 **
 ReSet Options after AAE Based Opt flow 
Opt: RC extraction mode changed to 'detail'
*** Finished optDesign ***
cleaningup cpe interface
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                       0.000 ns          9.278 ns  final
------------------------------------------------------------
	Current design flip-flop statistics

Single-Bit FF Count  :           20
Multi-Bit FF Count   :            0
Total Bit Count      :           20
Total FF Count       :           20
Bits Per Flop        :        1.000
------------------------------------------------------------
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:          57.77             59                                      opt_design_postroute
cleaningup cpe interface
Info: Destroy the CCOpt slew target map.
*** optDesign #1 [finish] : cpu/real = 0:00:57.7/0:00:59.0 (1.0), totSession cpu/real = 0:01:43.6/0:01:55.5 (0.9), mem = 3773.7M
# puts "<FF> Plugin -> post_postroute_tcl"
<FF> Plugin -> post_postroute_tcl
# um::pop_snapshot_stack
# create_snapshot -name postroute -categories design
------------------------------------------------------------
	Current design flip-flop statistics

Single-Bit FF Count  :           20
Multi-Bit FF Count   :            0
Total Bit Count      :           20
Total FF Count       :           20
Bits Per Flop        :        1.000
------------------------------------------------------------
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:          61.28             72                                      postroute
# report_metric -file reports/metrics.html -format html
# return
### End verbose source output for 'innovus-foundation-flow/INNOVUS/run_postroute.tcl'.
### End verbose source output for 'scripts/main.tcl'.
The in-memory database contained RC information but was not saved. To save 
the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
#% Begin save design ... (date=07/19 16:41:54, mem=3598.7M)
% Begin Save ccopt configuration ... (date=07/19 16:41:54, mem=3600.7M)
% End Save ccopt configuration ... (date=07/19 16:41:54, total cpu=0:00:00.1, real=0:00:00.0, peak res=3601.6M, current mem=3601.6M)
% Begin Save netlist data ... (date=07/19 16:41:54, mem=3601.6M)
Writing Binary DB to checkpoints/design.checkpoint/save.enc.dat/vbin/sar_adc_controller.v.bin in multi-threaded mode...
% End Save netlist data ... (date=07/19 16:41:55, total cpu=0:00:00.1, real=0:00:01.0, peak res=3610.5M, current mem=3610.5M)
Saving symbol-table file in separate thread ...
Saving congestion map file in separate thread ...
Saving congestion map file checkpoints/design.checkpoint/save.enc.dat/sar_adc_controller.route.congmap.gz ...
% Begin Save AAE data ... (date=07/19 16:41:55, mem=3610.8M)
Saving AAE Data ...
% End Save AAE data ... (date=07/19 16:41:55, total cpu=0:00:00.0, real=0:00:00.0, peak res=3610.8M, current mem=3610.8M)
Saving preference file checkpoints/design.checkpoint/save.enc.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving special route data file in separate thread ...
Saving PG file in separate thread ...
Saving placement file in separate thread ...
Saving route file in separate thread ...
Saving property file in separate thread ...
TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
Saving PG file checkpoints/design.checkpoint/save.enc.dat/sar_adc_controller.pg.gz, version#2, (Created by Innovus v20.13-s083_1 on Mon Jul 19 16:41:57 2021)
Saving property file checkpoints/design.checkpoint/save.enc.dat/sar_adc_controller.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=3799.3M) ***
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:02.0 mem=3799.3M) ***
TAT_INFO: ::savePGFile REAL = 2 : CPU = 0 : MEM = 0.
TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:02.0 mem=3799.3M) ***
TAT_INFO: ::saveRoute REAL = 2 : CPU = 0 : MEM = 0.
TAT_INFO: ::db::saveAnnotationAndProp REAL = 0 : CPU = 0 : MEM = 0.
#Saving pin access data to file checkpoints/design.checkpoint/save.enc.dat/sar_adc_controller.apa ...
#
TAT_INFO: ::db::saveSymbolTable REAL = 1 : CPU = 0 : MEM = 0.
TAT_INFO: ::saveCongMap REAL = 1 : CPU = 0 : MEM = 0.
% Begin Save power constraints data ... (date=07/19 16:42:01, mem=3618.2M)
% End Save power constraints data ... (date=07/19 16:42:01, total cpu=0:00:00.0, real=0:00:00.0, peak res=3618.3M, current mem=3618.3M)
Generated self-contained design save.enc.dat
#% End save design ... (date=07/19 16:42:04, total cpu=0:00:02.1, real=0:00:10.0, peak res=3654.0M, current mem=3623.0M)
*** Message Summary: 0 warning(s), 0 error(s)


*** Memory Usage v#2 (Current mem = 3817.691M, initial mem = 267.605M) ***
*** Message Summary: 39 warning(s), 1 error(s)

--- Ending "Innovus" (totcpu=0:01:47, real=0:02:08, mem=3817.7M) ---

