

================================================================
== Vitis HLS Report for 'correlation_Pipeline_VITIS_LOOP_57_3'
================================================================
* Date:           Sun Jun 23 03:26:53 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        correlation
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcvu35p-fsvh2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.906 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+------+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval  | Pipeline|
    |   min   |   max   |    min   |    max   | min |  max |   Type  |
    +---------+---------+----------+----------+-----+------+---------+
    |      169|     1129|  0.845 us|  5.645 us|  169|  1129|       no|
    +---------+---------+----------+----------+-----+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_57_3  |      167|     1127|       168|         32|          1|  1 ~ 31|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|     247|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|        -|       -|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|    1075|    -|
|Register             |        -|     -|     2936|     608|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     0|     2936|    1930|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln57_fu_792_p2      |         +|   0|  0|  13|           6|           1|
    |add_ln61_10_fu_1498_p2  |         +|   0|  0|  17|          10|          10|
    |add_ln61_1_fu_867_p2    |         +|   0|  0|  15|           8|           7|
    |add_ln61_2_fu_934_p2    |         +|   0|  0|  15|           8|           8|
    |add_ln61_3_fu_991_p2    |         +|   0|  0|  16|           9|           8|
    |add_ln61_4_fu_1058_p2   |         +|   0|  0|  16|           9|           9|
    |add_ln61_5_fu_1124_p2   |         +|   0|  0|  16|           9|           9|
    |add_ln61_6_fu_1233_p2   |         +|   0|  0|  17|          10|           9|
    |add_ln61_7_fu_1300_p2   |         +|   0|  0|  17|          10|          10|
    |add_ln61_8_fu_1366_p2   |         +|   0|  0|  17|          10|          10|
    |add_ln61_9_fu_1432_p2   |         +|   0|  0|  17|          10|          10|
    |add_ln61_fu_806_p2      |         +|   0|  0|  14|           7|           6|
    |add_ln62_fu_1516_p2     |         +|   0|  0|  17|          10|          10|
    |add_ln64_fu_1780_p2     |         +|   0|  0|  17|          10|           6|
    |icmp_ln57_fu_768_p2     |      icmp|   0|  0|  14|           6|           7|
    |ap_enable_pp0           |       xor|   0|  0|   2|           1|           2|
    |xor_ln61_fu_1712_p2     |       xor|   0|  0|   7|           6|           7|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 247|         139|         129|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+-----+-----------+-----+-----------+
    |               Name               | LUT | Input Size| Bits| Total Bits|
    +----------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                         |  150|         33|    1|         33|
    |ap_done_int                       |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0           |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter5           |    9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg  |    9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg  |    9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter3_reg  |    9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter4_reg  |    9|          2|    1|          2|
    |ap_sig_allocacmp_j_2              |    9|          2|    6|         12|
    |corr_address0                     |   14|          3|   10|         30|
    |corr_d0                           |   14|          3|   32|         96|
    |data_address0                     |  150|         33|   10|        330|
    |data_address1                     |  146|         32|   10|        320|
    |grp_fu_702_p0                     |   43|          8|   32|        256|
    |grp_fu_702_p1                     |  150|         33|   32|       1056|
    |grp_fu_707_p0                     |  150|         33|   32|       1056|
    |grp_fu_707_p1                     |  150|         33|   32|       1056|
    |j_fu_136                          |    9|          2|    6|         12|
    |jj_fu_140                         |    9|          2|   10|         20|
    |reg_711                           |    9|          2|   32|         64|
    +----------------------------------+-----+-----------+-----+-----------+
    |Total                             | 1075|        235|  253|       4357|
    +----------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln61_2_reg_1986               |   8|   0|    8|          0|
    |add_ln61_4_reg_2113               |   9|   0|    9|          0|
    |add_ln61_5_reg_2178               |   9|   0|    9|          0|
    |add_ln62_reg_2502                 |  10|   0|   10|          0|
    |ap_CS_fsm                         |  32|   0|   32|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |bitcast_ln62_reg_2752             |  32|   0|   32|          0|
    |c_30_reg_2747                     |  32|   0|   32|          0|
    |icmp_ln57_reg_1852                |   1|   0|    1|          0|
    |j_2_reg_1835                      |   6|   0|    6|          0|
    |j_fu_136                          |   6|   0|    6|          0|
    |jj_fu_140                         |  10|   0|   10|          0|
    |mul88_10_reg_2302                 |  32|   0|   32|          0|
    |mul88_10_reg_2302_pp0_iter1_reg   |  32|   0|   32|          0|
    |mul88_11_reg_2327                 |  32|   0|   32|          0|
    |mul88_11_reg_2327_pp0_iter1_reg   |  32|   0|   32|          0|
    |mul88_12_reg_2352                 |  32|   0|   32|          0|
    |mul88_12_reg_2352_pp0_iter1_reg   |  32|   0|   32|          0|
    |mul88_13_reg_2377                 |  32|   0|   32|          0|
    |mul88_13_reg_2377_pp0_iter1_reg   |  32|   0|   32|          0|
    |mul88_14_reg_2402                 |  32|   0|   32|          0|
    |mul88_15_reg_2427                 |  32|   0|   32|          0|
    |mul88_16_reg_2452                 |  32|   0|   32|          0|
    |mul88_17_reg_2477                 |  32|   0|   32|          0|
    |mul88_18_reg_2507                 |  32|   0|   32|          0|
    |mul88_19_reg_2532                 |  32|   0|   32|          0|
    |mul88_1_reg_2002                  |  32|   0|   32|          0|
    |mul88_20_reg_2557                 |  32|   0|   32|          0|
    |mul88_21_reg_2582                 |  32|   0|   32|          0|
    |mul88_22_reg_2607                 |  32|   0|   32|          0|
    |mul88_23_reg_2632                 |  32|   0|   32|          0|
    |mul88_24_reg_2657                 |  32|   0|   32|          0|
    |mul88_25_reg_2682                 |  32|   0|   32|          0|
    |mul88_26_reg_2702                 |  32|   0|   32|          0|
    |mul88_27_reg_2717                 |  32|   0|   32|          0|
    |mul88_28_reg_2732                 |  32|   0|   32|          0|
    |mul88_29_reg_2737                 |  32|   0|   32|          0|
    |mul88_2_reg_2033                  |  32|   0|   32|          0|
    |mul88_30_reg_2742                 |  32|   0|   32|          0|
    |mul88_3_reg_2063                  |  32|   0|   32|          0|
    |mul88_4_reg_2098                  |  32|   0|   32|          0|
    |mul88_6_reg_2163                  |  32|   0|   32|          0|
    |mul88_7_reg_2193                  |  32|   0|   32|          0|
    |mul88_8_reg_2218                  |  32|   0|   32|          0|
    |mul88_8_reg_2218_pp0_iter1_reg    |  32|   0|   32|          0|
    |mul88_9_reg_2243                  |  32|   0|   32|          0|
    |mul88_9_reg_2243_pp0_iter1_reg    |  32|   0|   32|          0|
    |mul88_s_reg_2277                  |  32|   0|   32|          0|
    |mul88_s_reg_2277_pp0_iter1_reg    |  32|   0|   32|          0|
    |reg_711                           |  32|   0|   32|          0|
    |reg_716                           |  32|   0|   32|          0|
    |reg_720                           |  32|   0|   32|          0|
    |reg_724                           |  32|   0|   32|          0|
    |reg_730                           |  32|   0|   32|          0|
    |reg_735                           |  32|   0|   32|          0|
    |reg_740                           |  32|   0|   32|          0|
    |reg_745                           |  32|   0|   32|          0|
    |reg_750                           |  32|   0|   32|          0|
    |zext_ln57_1_reg_2268              |   6|   0|   10|          4|
    |zext_ln57_3_reg_1913              |   6|   0|    8|          2|
    |zext_ln57_4_reg_2027              |   6|   0|    9|          3|
    |zext_ln61_14_cast_reg_2053        |   5|   0|    9|          4|
    |zext_ln61_15_cast_reg_2078        |   6|   0|    9|          3|
    |zext_ln61_16_cast_reg_2088        |   5|   0|    9|          4|
    |zext_ln61_18_cast_reg_2123        |   5|   0|    9|          4|
    |zext_ln61_19_cast_reg_2143        |   6|   0|    9|          3|
    |zext_ln61_20_cast_reg_2153        |   5|   0|    9|          4|
    |zext_ln61_2_cast_reg_1879         |   5|   0|    7|          2|
    |zext_ln61_3_cast_reg_1896         |   6|   0|    7|          1|
    |zext_ln61_6_cast_reg_1933         |   5|   0|    8|          3|
    |zext_ln61_7_cast_reg_1954         |   6|   0|    8|          2|
    |zext_ln61_8_cast_reg_1965         |   5|   0|    8|          3|
    |zext_ln61_cast_reg_1861           |   5|   0|    6|          1|
    |add_ln62_reg_2502                 |  64|  32|   10|          0|
    |icmp_ln57_reg_1852                |  64|  32|    1|          0|
    |mul88_14_reg_2402                 |  64|  32|   32|          0|
    |mul88_15_reg_2427                 |  64|  32|   32|          0|
    |mul88_16_reg_2452                 |  64|  32|   32|          0|
    |mul88_17_reg_2477                 |  64|  32|   32|          0|
    |mul88_18_reg_2507                 |  64|  32|   32|          0|
    |mul88_19_reg_2532                 |  64|  32|   32|          0|
    |mul88_20_reg_2557                 |  64|  32|   32|          0|
    |mul88_21_reg_2582                 |  64|  32|   32|          0|
    |mul88_22_reg_2607                 |  64|  32|   32|          0|
    |mul88_23_reg_2632                 |  64|  32|   32|          0|
    |mul88_24_reg_2657                 |  64|  32|   32|          0|
    |mul88_25_reg_2682                 |  64|  32|   32|          0|
    |mul88_26_reg_2702                 |  64|  32|   32|          0|
    |mul88_27_reg_2717                 |  64|  32|   32|          0|
    |mul88_28_reg_2732                 |  64|  32|   32|          0|
    |mul88_29_reg_2737                 |  64|  32|   32|          0|
    |mul88_30_reg_2742                 |  64|  32|   32|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |2936| 608| 2318|         43|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |             Source Object            |    C Type    |
+---------------------+-----+-----+------------+--------------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  correlation_Pipeline_VITIS_LOOP_57_3|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  correlation_Pipeline_VITIS_LOOP_57_3|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  correlation_Pipeline_VITIS_LOOP_57_3|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  correlation_Pipeline_VITIS_LOOP_57_3|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  correlation_Pipeline_VITIS_LOOP_57_3|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  correlation_Pipeline_VITIS_LOOP_57_3|  return value|
|grp_fu_296_p_din0    |  out|   32|  ap_ctrl_hs|  correlation_Pipeline_VITIS_LOOP_57_3|  return value|
|grp_fu_296_p_din1    |  out|   32|  ap_ctrl_hs|  correlation_Pipeline_VITIS_LOOP_57_3|  return value|
|grp_fu_296_p_opcode  |  out|    1|  ap_ctrl_hs|  correlation_Pipeline_VITIS_LOOP_57_3|  return value|
|grp_fu_296_p_dout0   |   in|   32|  ap_ctrl_hs|  correlation_Pipeline_VITIS_LOOP_57_3|  return value|
|grp_fu_296_p_ce      |  out|    1|  ap_ctrl_hs|  correlation_Pipeline_VITIS_LOOP_57_3|  return value|
|grp_fu_300_p_din0    |  out|   32|  ap_ctrl_hs|  correlation_Pipeline_VITIS_LOOP_57_3|  return value|
|grp_fu_300_p_din1    |  out|   32|  ap_ctrl_hs|  correlation_Pipeline_VITIS_LOOP_57_3|  return value|
|grp_fu_300_p_dout0   |   in|   32|  ap_ctrl_hs|  correlation_Pipeline_VITIS_LOOP_57_3|  return value|
|grp_fu_300_p_ce      |  out|    1|  ap_ctrl_hs|  correlation_Pipeline_VITIS_LOOP_57_3|  return value|
|indvars_iv17         |   in|    6|     ap_none|                          indvars_iv17|        scalar|
|data_address0        |  out|   10|   ap_memory|                                  data|         array|
|data_ce0             |  out|    1|   ap_memory|                                  data|         array|
|data_q0              |   in|   32|   ap_memory|                                  data|         array|
|data_address1        |  out|   10|   ap_memory|                                  data|         array|
|data_ce1             |  out|    1|   ap_memory|                                  data|         array|
|data_q1              |   in|   32|   ap_memory|                                  data|         array|
|bitcast_ln61         |   in|   32|     ap_none|                          bitcast_ln61|        scalar|
|i_1                  |   in|    5|     ap_none|                                   i_1|        scalar|
|ii                   |   in|   10|     ap_none|                                    ii|        scalar|
|corr_address0        |  out|   10|   ap_memory|                                  corr|         array|
|corr_ce0             |  out|    1|   ap_memory|                                  corr|         array|
|corr_we0             |  out|    1|   ap_memory|                                  corr|         array|
|corr_d0              |  out|   32|   ap_memory|                                  corr|         array|
+---------------------+-----+-----+------------+--------------------------------------+--------------+

