strict digraph "" {
	node [label="\N"];
	"191:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f8c063203d0>",
		fillcolor=cadetblue,
		label="191:BS
NextState = StatePktRange;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f8c063203d0>]",
		style=filled,
		typ=BlockingSubstitution];
	"Leaf_172:AL"	 [def_var="['NextState']",
		label="Leaf_172:AL"];
	"191:BS" -> "Leaf_172:AL"	 [cond="[]",
		lineno=None];
	"183:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f8c06324090>",
		fillcolor=cadetblue,
		label="183:BS
NextState = CurrentState;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f8c06324090>]",
		style=filled,
		typ=BlockingSubstitution];
	"183:BS" -> "Leaf_172:AL"	 [cond="[]",
		lineno=None];
	"195:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f8c06324210>",
		fillcolor=springgreen,
		label="195:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"196:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f8c06324450>",
		fillcolor=cadetblue,
		label="196:BS
NextState = StateIdle;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f8c06324450>]",
		style=filled,
		typ=BlockingSubstitution];
	"195:IF" -> "196:BS"	 [cond="['Reg_next']",
		label=Reg_next,
		lineno=195];
	"198:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f8c06324290>",
		fillcolor=cadetblue,
		label="198:BS
NextState = CurrentState;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f8c06324290>]",
		style=filled,
		typ=BlockingSubstitution];
	"195:IF" -> "198:BS"	 [cond="['Reg_next']",
		label="!(Reg_next)",
		lineno=195];
	"194:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f8c063245d0>",
		fillcolor=lightcyan,
		label="194:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"194:CA" -> "195:IF"	 [cond="[]",
		lineno=None];
	"175:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f8c06324690>",
		fillcolor=springgreen,
		label="175:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"176:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f8c06324810>",
		fillcolor=cadetblue,
		label="176:BS
NextState = StatePktLength;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f8c06324810>]",
		style=filled,
		typ=BlockingSubstitution];
	"175:IF" -> "176:BS"	 [cond="['Apply_rmon_pulse']",
		label=Apply_rmon_pulse,
		lineno=175];
	"178:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f8c063246d0>",
		fillcolor=cadetblue,
		label="178:BS
NextState = StateIdle;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f8c063246d0>]",
		style=filled,
		typ=BlockingSubstitution];
	"175:IF" -> "178:BS"	 [cond="['Apply_rmon_pulse']",
		label="!(Apply_rmon_pulse)",
		lineno=175];
	"176:BS" -> "Leaf_172:AL"	 [cond="[]",
		lineno=None];
	"179:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f8c06324a10>",
		fillcolor=lightcyan,
		label="179:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"180:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f8c06324ad0>",
		fillcolor=springgreen,
		label="180:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"179:CA" -> "180:IF"	 [cond="[]",
		lineno=None];
	"178:BS" -> "Leaf_172:AL"	 [cond="[]",
		lineno=None];
	"172:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f8c06324d10>",
		clk_sens=False,
		fillcolor=gold,
		label="172:AL",
		sens="['CurrentState', 'Apply_rmon_pulse', 'Reg_next']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['Reg_next', 'Apply_rmon_pulse', 'CurrentState']"];
	"173:CS"	 [ast="<pyverilog.vparser.ast.CaseStatement object at 0x7f8c06324f90>",
		fillcolor=linen,
		label="173:CS",
		statements="[]",
		style=filled,
		typ=CaseStatement];
	"172:AL" -> "173:CS"	 [cond="[]",
		lineno=None];
	"193:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f8c06325650>",
		fillcolor=cadetblue,
		label="193:BS
NextState = CurrentState;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f8c06325650>]",
		style=filled,
		typ=BlockingSubstitution];
	"193:BS" -> "Leaf_172:AL"	 [cond="[]",
		lineno=None];
	"199:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f8c06325810>",
		fillcolor=lightcyan,
		label="199:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"200:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f8c06325850>",
		fillcolor=cadetblue,
		label="200:BS
NextState = StateIdle;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f8c06325850>]",
		style=filled,
		typ=BlockingSubstitution];
	"199:CA" -> "200:BS"	 [cond="[]",
		lineno=None];
	"185:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f8c063251d0>",
		fillcolor=springgreen,
		label="185:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"188:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f8c06325210>",
		fillcolor=cadetblue,
		label="188:BS
NextState = CurrentState;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f8c06325210>]",
		style=filled,
		typ=BlockingSubstitution];
	"185:IF" -> "188:BS"	 [cond="['Reg_next']",
		label="!(Reg_next)",
		lineno=185];
	"186:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f8c06325390>",
		fillcolor=cadetblue,
		label="186:BS
NextState = StatePktType;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f8c06325390>]",
		style=filled,
		typ=BlockingSubstitution];
	"185:IF" -> "186:BS"	 [cond="['Reg_next']",
		label=Reg_next,
		lineno=185];
	"173:CS" -> "194:CA"	 [cond="['CurrentState']",
		label=CurrentState,
		lineno=173];
	"173:CS" -> "179:CA"	 [cond="['CurrentState']",
		label=CurrentState,
		lineno=173];
	"173:CS" -> "199:CA"	 [cond="['CurrentState']",
		label=CurrentState,
		lineno=173];
	"174:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f8c06325090>",
		fillcolor=lightcyan,
		label="174:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"173:CS" -> "174:CA"	 [cond="['CurrentState']",
		label=CurrentState,
		lineno=173];
	"184:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f8c06325110>",
		fillcolor=lightcyan,
		label="184:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"173:CS" -> "184:CA"	 [cond="['CurrentState']",
		label=CurrentState,
		lineno=173];
	"189:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f8c06325550>",
		fillcolor=lightcyan,
		label="189:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"173:CS" -> "189:CA"	 [cond="['CurrentState']",
		label=CurrentState,
		lineno=173];
	"174:CA" -> "175:IF"	 [cond="[]",
		lineno=None];
	"196:BS" -> "Leaf_172:AL"	 [cond="[]",
		lineno=None];
	"184:CA" -> "185:IF"	 [cond="[]",
		lineno=None];
	"188:BS" -> "Leaf_172:AL"	 [cond="[]",
		lineno=None];
	"186:BS" -> "Leaf_172:AL"	 [cond="[]",
		lineno=None];
	"180:IF" -> "183:BS"	 [cond="['Reg_next']",
		label="!(Reg_next)",
		lineno=180];
	"181:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f8c06324b10>",
		fillcolor=cadetblue,
		label="181:BS
NextState = StatePktNumber;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f8c06324b10>]",
		style=filled,
		typ=BlockingSubstitution];
	"180:IF" -> "181:BS"	 [cond="['Reg_next']",
		label=Reg_next,
		lineno=180];
	"190:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f8c06325610>",
		fillcolor=springgreen,
		label="190:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"189:CA" -> "190:IF"	 [cond="[]",
		lineno=None];
	"181:BS" -> "Leaf_172:AL"	 [cond="[]",
		lineno=None];
	"190:IF" -> "191:BS"	 [cond="['Reg_next']",
		label=Reg_next,
		lineno=190];
	"190:IF" -> "193:BS"	 [cond="['Reg_next']",
		label="!(Reg_next)",
		lineno=190];
	"200:BS" -> "Leaf_172:AL"	 [cond="[]",
		lineno=None];
	"198:BS" -> "Leaf_172:AL"	 [cond="[]",
		lineno=None];
}
