# Source:The RISC-V Instruction Set Architecture, URL:https://www.reddit.com/r/RISCV/.rss, language:en

## CNLohr's microlcd Uses Bit-Bang Wizardry to Add USB, LCD, and Touch to the RISC-V CH32V003
 - [https://www.reddit.com/r/RISCV/comments/1hkysfk/cnlohrs_microlcd_uses_bitbang_wizardry_to_add_usb](https://www.reddit.com/r/RISCV/comments/1hkysfk/cnlohrs_microlcd_uses_bitbang_wizardry_to_add_usb)
 - RSS feed: $source
 - date published: 2024-12-23T22:12:07+00:00

<table> <tr><td> <a href="https://www.reddit.com/r/RISCV/comments/1hkysfk/cnlohrs_microlcd_uses_bitbang_wizardry_to_add_usb/"> <img src="https://external-preview.redd.it/ly6R1_MRD60WZPW2JZgiw1nTpnk9DQ3VvHOPjrEaRVU.jpg?width=320&amp;crop=smart&amp;auto=webp&amp;s=100eda8f09c1f2d1728bce07cbc00dfb1da54b86" alt="CNLohr's microlcd Uses Bit-Bang Wizardry to Add USB, LCD, and Touch to the RISC-V CH32V003" title="CNLohr's microlcd Uses Bit-Bang Wizardry to Add USB, LCD, and Touch to the RISC-V CH32V003" /> </a> </td><td> &#32; submitted by &#32; <a href="https://www.reddit.com/user/brucehoult"> /u/brucehoult </a> <br/> <span><a href="https://www.hackster.io/news/cnlohr-s-microlcd-uses-bit-bang-wizardry-to-add-usb-lcd-and-touch-to-the-risc-v-ch32v003-695b455dea93">[link]</a></span> &#32; <span><a href="https://www.reddit.com/r/RISCV/comments/1hkysfk/cnlohrs_microlcd_uses_bitbang_wizardry_to_add_usb/">[comments]</a></span> </td></tr></table>

## Looking for good firmware and compiler development resources for riscv32i hart specifically.
 - [https://www.reddit.com/r/RISCV/comments/1hkts7a/looking_for_good_firmware_and_compiler](https://www.reddit.com/r/RISCV/comments/1hkts7a/looking_for_good_firmware_and_compiler)
 - RSS feed: $source
 - date published: 2024-12-23T18:16:07+00:00

&#32; submitted by &#32; <a href="https://www.reddit.com/user/adamdcosta93"> /u/adamdcosta93 </a> <br/> <span><a href="https://www.reddit.com/r/RISCV/comments/1hkts7a/looking_for_good_firmware_and_compiler/">[link]</a></span> &#32; <span><a href="https://www.reddit.com/r/RISCV/comments/1hkts7a/looking_for_good_firmware_and_compiler/">[comments]</a></span>

## Converting simple RISCV RV64 code to C issues
 - [https://www.reddit.com/r/RISCV/comments/1hkqzkq/converting_simple_riscv_rv64_code_to_c_issues](https://www.reddit.com/r/RISCV/comments/1hkqzkq/converting_simple_riscv_rv64_code_to_c_issues)
 - RSS feed: $source
 - date published: 2024-12-23T16:09:33+00:00

<table> <tr><td> <a href="https://www.reddit.com/r/RISCV/comments/1hkqzkq/converting_simple_riscv_rv64_code_to_c_issues/"> <img src="https://preview.redd.it/ki567q33hm8e1.jpeg?width=640&amp;crop=smart&amp;auto=webp&amp;s=ba3b173e4c364ba53d7de676e833d4b16b04a633" alt="Converting simple RISCV RV64 code to C issues" title="Converting simple RISCV RV64 code to C issues" /> </a> </td><td> <!-- SC_OFF --><div class="md"><p>Hey guys!</p> <p>I have this code in RISC-V RV64, and I need to convert it to C code. It’s given that the variables f and g are located in registers x5 and x6, respectively, and the vector components a and b are located in registers x10 and x11, respectively.</p> <p>The code seems simple, but I’m confused about it. In the first instruction, we have x30 = x10 + 8, which means adding 8 to the value of x10. If x10 is the base address of an array, adding 8 bytes (since we’re working in RV64) takes us to the address of a[1], i.e., &amp;a[1]. The second instruction does someth

## I used lw and sw to check the read and writeability of my page table entries. How do I check the executability of the page table entries?
 - [https://www.reddit.com/r/RISCV/comments/1hkkoy0/i_used_lw_and_sw_to_check_the_read_and](https://www.reddit.com/r/RISCV/comments/1hkkoy0/i_used_lw_and_sw_to_check_the_read_and)
 - RSS feed: $source
 - date published: 2024-12-23T10:04:57+00:00

&#32; submitted by &#32; <a href="https://www.reddit.com/user/khushiforyou"> /u/khushiforyou </a> <br/> <span><a href="https://www.reddit.com/r/RISCV/comments/1hkkoy0/i_used_lw_and_sw_to_check_the_read_and/">[link]</a></span> &#32; <span><a href="https://www.reddit.com/r/RISCV/comments/1hkkoy0/i_used_lw_and_sw_to_check_the_read_and/">[comments]</a></span>

## RISC-V compiler that generates the .mem or .hex file
 - [https://www.reddit.com/r/RISCV/comments/1hkho37/riscv_compiler_that_generates_the_mem_or_hex_file](https://www.reddit.com/r/RISCV/comments/1hkho37/riscv_compiler_that_generates_the_mem_or_hex_file)
 - RSS feed: $source
 - date published: 2024-12-23T06:14:28+00:00

<!-- SC_OFF --><div class="md"><p>I am designing a RISC-V processor and currently use the Venus compiler to write and test assembly code. However, I manually copy and paste the generated hex code into a <code>.mem</code> file for each instruction. Is there an automated tool or workflow that directly compiles RISC-V assembly code into a <code>.hex</code> or <code>.mem</code> file</p> </div><!-- SC_ON --> &#32; submitted by &#32; <a href="https://www.reddit.com/user/Double_Inspection_88"> /u/Double_Inspection_88 </a> <br/> <span><a href="https://www.reddit.com/r/RISCV/comments/1hkho37/riscv_compiler_that_generates_the_mem_or_hex_file/">[link]</a></span> &#32; <span><a href="https://www.reddit.com/r/RISCV/comments/1hkho37/riscv_compiler_that_generates_the_mem_or_hex_file/">[comments]</a></span>

