// Seed: 3499554731
module module_0 (
    input supply1 id_0,
    input tri0 id_1
    , id_15,
    output wor id_2,
    output wor id_3,
    output wor id_4,
    input supply1 id_5,
    output wire id_6,
    output tri1 id_7,
    input tri id_8,
    input supply1 id_9,
    input uwire id_10,
    input wor id_11,
    output tri1 id_12,
    input wand id_13
);
  wire id_16;
endmodule
module module_1 #(
    parameter id_11 = 32'd60,
    parameter id_13 = 32'd52,
    parameter id_18 = 32'd20,
    parameter id_4  = 32'd57
) (
    output tri1 id_0,
    input uwire id_1,
    output tri1 id_2
    , id_16,
    input wor id_3,
    input supply0 _id_4,
    output uwire id_5
    , id_17,
    input tri id_6,
    output supply1 id_7,
    input wire id_8,
    input supply1 id_9,
    input tri0 id_10,
    output uwire _id_11,
    input uwire id_12,
    output tri _id_13
    , _id_18,
    output tri1 id_14
);
  logic [id_4 : id_11] id_19;
  ;
  logic [id_18 : 1 'd0 <=  id_13] id_20, id_21;
  module_0 modCall_1 (
      id_6,
      id_12,
      id_5,
      id_5,
      id_0,
      id_3,
      id_0,
      id_14,
      id_8,
      id_3,
      id_9,
      id_9,
      id_14,
      id_6
  );
endmodule
