Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date             : Mon Dec  7 20:05:09 2020
| Host             : kyz-virtual-machine running 64-bit Ubuntu 18.04.5 LTS
| Command          : report_power -file system_top_power_routed.rpt -pb system_top_power_summary_routed.pb -rpx system_top_power_routed.rpx
| Design           : system_top
| Device           : xc7z010clg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.256        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.163        |
| Device Static (W)        | 0.093        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 82.0         |
| Junction Temperature (C) | 28.0         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.038 |        6 |       --- |             --- |
| Slice Logic              |     0.031 |    26092 |       --- |             --- |
|   LUT as Logic           |     0.024 |     6795 |     17600 |           38.61 |
|   CARRY4                 |     0.003 |      845 |      4400 |           19.20 |
|   Register               |     0.003 |    14142 |     35200 |           40.18 |
|   LUT as Shift Register  |    <0.001 |      914 |      6000 |           15.23 |
|   LUT as Distributed RAM |    <0.001 |      108 |      6000 |            1.80 |
|   F7/F8 Muxes            |    <0.001 |      103 |     17600 |            0.59 |
|   Others                 |     0.000 |     1099 |       --- |             --- |
| Signals                  |     0.036 |    20209 |       --- |             --- |
| Block RAM                |     0.003 |        2 |        60 |            3.33 |
| DSPs                     |     0.032 |       56 |        80 |           70.00 |
| I/O                      |     0.025 |       51 |       100 |           51.00 |
| PS7                      |     0.000 |        1 |       --- |             --- |
| Static Power             |     0.093 |          |           |                 |
| Total                    |     0.256 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.143 |       0.139 |      0.004 |
| Vccaux    |       1.800 |     0.014 |       0.008 |      0.006 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.006 |       0.005 |      0.001 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.017 |       0.000 |      0.017 |
| Vccpaux   |       1.800 |     0.010 |       0.000 |      0.010 |
| Vccpll    |       1.800 |     0.003 |       0.000 |      0.003 |
| Vcco_ddr  |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco_mio1 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+------------+---------------------------------------------------------------+-----------------+
| Clock      | Domain                                                        | Constraint (ns) |
+------------+---------------------------------------------------------------+-----------------+
| clk_fpga_0 | i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0] |            10.0 |
| clk_fpga_1 | i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1] |             5.0 |
| rx_clk     | rx_clk_in                                                     |            16.3 |
| spi0_clk   | i_system_wrapper/system_i/sys_ps7/inst/SPI0_SCLK_O            |            40.0 |
+------------+---------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------------+-----------+
| Name                       | Power (W) |
+----------------------------+-----------+
| system_top                 |     0.163 |
|   i_system_wrapper         |     0.153 |
|     system_i               |     0.153 |
|       axi_ad9361           |     0.097 |
|       axi_ad9361_adc_dma   |     0.007 |
|       axi_ad9361_dac_dma   |     0.005 |
|       axi_cpu_interconnect |     0.005 |
|       axi_iic_main         |     0.002 |
|       fir_decimator        |     0.017 |
|       fir_interpolator     |     0.018 |
|       sys_ps7              |     0.002 |
+----------------------------+-----------+


