couldn't open "transcript": permission denied
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2023.3 win64 Jul 17 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading project Minilab3
# 0 compiles, 8 failed with no errors.
# reading C:/intelFPGA_lite/23.1std/questa_fse/win64/../modelsim.ini
# Loading project Minilab3
# Compile of baud_generator.sv was successful.
# Compile of bus_interface.sv was successful.
# Compile of driver.sv was successful.
# Compile of Minilab3.v was successful.
# Compile of Minilab3_tb.sv was successful.
# Compile of receive.sv was successful.
# Compile of spart.sv was successful.
# Compile of transmit.sv was successful.
# 8 compiles, 0 failed with no errors.
vsim work.Minilab3_tb -voptargs=+acc
# vsim work.Minilab3_tb -voptargs="+acc" 
# Start time: 17:45:36 on Feb 16,2025
# ** Error: (vsim-7) Failed to open  file "I:/ECE554SP25_Minilab3/work/@_opt1/_deps" in read mode.
# No such file or directory. (errno = ENOENT)
# ** Warning: (vsim-56) Problem with optimized design dependency file "I:/ECE554SP25_Minilab3/work/@_opt1/_deps" - file open failed.
# No such file or directory. (errno = ENOENT)
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vopt-143) Recognized 1 FSM in module "driver(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=1, Warnings=2.
# Loading sv_std.std
# Loading work.Minilab3_tb(fast)
# Loading work.Minilab3(fast)
# Loading work.spart(fast)
# Loading work.transmit(fast)
# Loading work.receive(fast)
# Loading work.baud_generator(fast)
# Loading work.bus_interface(fast)
# Loading work.driver(fast)
add wave -position insertpoint sim:/Minilab3_tb/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: jneau  Hostname: WIN-8113  ProcessID: 16160
#           Attempting to use alternate WLF file "./wlftgrh3r8".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftgrh3r8
run -all
# Test 1: try sending 0xb4 and check for loopback from DUT at a baud rate of 4800
# Test 1 Passed
# 
# Test 2: try sending 0xff and check for loopback from DUT at a baud rate of 4800
# Test 2 Passed
# 
# Test 3: try sending 0x01 and check for loopback from DUT at a baud rate of 4800
# Test 3 Passed
# 
# Test 4: try sending 0x00 and check for loopback from DUT at a baud rate of 4800
# Test 4 Passed
# 
# Test 5: try sending 0xbf and check for loopback from DUT at a baud rate of 9600
# Test 5 Passed
# 
# Test 6: try sending 0xff and check for loopback from DUT at a baud rate of 9600
# Test 6 Passed
# 
# Test 7: try sending 0x01 and check for loopback from DUT at a baud rate of 9600
# Test 7 Passed
# 
# Test 8: try sending 0x00 and check for loopback from DUT at a baud rate of 9600
# Test 8 Passed
# 
# Test 9: try sending 0xbf and check for loopback from DUT at a baud rate of 19200
# Test 9 Passed
# 
# Test 10: try sending 0xff and check for loopback from DUT at a baud rate of 19200
# Test 10 Passed
# 
# Test 11: try sending 0x01 and check for loopback from DUT at a baud rate of 19200
# Test 11 Passed
# 
# Test 12: try sending 0x00 and check for loopback from DUT at a baud rate of 19200
# Test 12 Passed
# 
# Test 13: try sending 0xbf and check for loopback from DUT at a baud rate of 38400
# Test 13 Passed
# 
# Test 14: try sending 0xff and check for loopback from DUT at a baud rate of 38400
# Test 14 Passed
# 
# Test 15: try sending 0x01 and check for loopback from DUT at a baud rate of 38400
# Test 15 Passed
# 
# Test 16: try sending 0x00 and check for loopback from DUT at a baud rate of 38400
# Test 16 Passed
# 
# YAHOO!!! All tests passed!
# ** Note: $stop    : I:/ECE554SP25_Minilab3/Minilab3_tb.sv(736)
#    Time: 934115 ps  Iteration: 2  Instance: /Minilab3_tb
# Break in Module Minilab3_tb at I:/ECE554SP25_Minilab3/Minilab3_tb.sv line 736
