<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>user.org</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>udp_core_100g_ip</spirit:name>
  <spirit:version>1.1</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>rx_axis_s</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>rx_axis_s_tid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>rx_axis_s_tdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TKEEP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>rx_axis_s_tkeep</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>rx_axis_s_tlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TUSER</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>rx_axis_s_tuser</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>rx_axis_s_tvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>rx_axis_s_tready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>tx_axis_m</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>tx_axis_m_tid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>tx_axis_m_tdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TKEEP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>tx_axis_m_tkeep</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>tx_axis_m_tlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TUSER</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>tx_axis_m_tuser</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>tx_axis_m_tvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>tx_axis_m_tready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>udp_axis_m</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>udp_axis_m_tid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>udp_axis_m_tdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TKEEP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>udp_axis_m_tkeep</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>udp_axis_m_tlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TUSER</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>udp_axis_m_tuser</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>udp_axis_m_tvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>udp_axis_m_tready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>udp_axis_s</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>udp_axis_s_tid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>udp_axis_s_tdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TKEEP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>udp_axis_s_tkeep</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>udp_axis_s_tlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TUSER</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>udp_axis_s_tuser</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>udp_axis_s_tvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>udp_axis_s_tready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>axi4lite</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="axi4lite"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>axi4lite_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>axi4lite_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>axi4lite_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>axi4lite_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>axi4lite_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>axi4lite_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>axi4lite_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>axi4lite_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>axi4lite_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>axi4lite_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>axi4lite_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>axi4lite_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>axi4lite_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>axi4lite_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>axi4lite_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>axi4lite_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>axi4lite_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>axi4lite_aresetn</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>axi4lite_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.AXI4LITE_ARESETN.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>rx_axis_s_rst</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>rx_axis_s_rst</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.RX_AXIS_S_RST.POLARITY">ACTIVE_HIGH</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>tx_axis_m_rst</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>tx_axis_m_rst</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.TX_AXIS_M_RST.POLARITY">ACTIVE_HIGH</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>udp_axis_m_reset</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>udp_axis_m_reset</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.UDP_AXIS_M_RESET.POLARITY">ACTIVE_HIGH</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>udp_axis_s_reset</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>udp_axis_s_reset</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.UDP_AXIS_S_RESET.POLARITY">ACTIVE_HIGH</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>axi4lite_aclk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>axi4lite_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.AXI4LITE_ACLK.ASSOCIATED_BUSIF">axi4lite</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.AXI4LITE_ACLK.ASSOCIATED_RESET">axi4lite_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>rx_axis_s_clk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>rx_axis_s_clk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.RX_AXIS_S_CLK.ASSOCIATED_BUSIF">rx_axis_s</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.RX_AXIS_S_CLK.ASSOCIATED_RESET">rx_axis_s_rst</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>rx_core_clk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>rx_core_clk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>tx_axis_m_clk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>tx_axis_m_clk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.TX_AXIS_M_CLK.ASSOCIATED_BUSIF">tx_axis_m</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.TX_AXIS_M_CLK.ASSOCIATED_RESET">tx_axis_m_rst</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>tx_core_clk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>tx_core_clk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>udp_axis_m_clk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>udp_axis_m_clk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.UDP_AXIS_M_CLK.ASSOCIATED_BUSIF">udp_axis_m</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.UDP_AXIS_M_CLK.ASSOCIATED_RESET">udp_axis_m_reset</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>udp_axis_s_clk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>udp_axis_s_clk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.UDP_AXIS_S_CLK.ASSOCIATED_BUSIF">udp_axis_s</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.UDP_AXIS_S_CLK.ASSOCIATED_RESET">udp_axis_s_reset</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>eth_axis_m_reset</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>eth_axis_m_reset</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>eth_axis_s_reset</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>eth_axis_s_reset</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>ipv4_axis_m_reset</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>ipv4_axis_m_reset</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>ipv4_axis_s_reset</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>ipv4_axis_s_reset</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>eth_axis_m_clk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>eth_axis_m_clk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.ETH_AXIS_M_CLK.ASSOCIATED_RESET">eth_axis_m_reset</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.ETH_AXIS_M_CLK.ASSOCIATED_BUSIF">eth_axis_m</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>eth_axis_s_clk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>eth_axis_s_clk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.ETH_AXIS_S_CLK.ASSOCIATED_RESET">eth_axis_s_reset</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.ETH_AXIS_S_CLK.ASSOCIATED_BUSIF">eth_axis_s</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>ipv4_axis_m_clk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>ipv4_axis_m_clk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.IPV4_AXIS_M_CLK.ASSOCIATED_RESET">ipv4_axis_m_reset</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.IPV4_AXIS_M_CLK.ASSOCIATED_BUSIF">ipv4_axis_m</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>ipv4_axis_s_clk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>ipv4_axis_s_clk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.IPV4_AXIS_S_CLK.ASSOCIATED_RESET">ipv4_axis_s_reset</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.IPV4_AXIS_S_CLK.ASSOCIATED_BUSIF">ipv4_axis_s</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>eth_axis_m</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>eth_axis_m_tdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>eth_axis_m_tready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TUSER</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>eth_axis_m_tuser</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>eth_axis_m_tlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>eth_axis_m_tvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TKEEP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>eth_axis_m_tkeep</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>eth_axis_m_tid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>eth_axis_s</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>eth_axis_s_tdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>eth_axis_s_tready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TUSER</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>eth_axis_s_tuser</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>eth_axis_s_tlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>eth_axis_s_tvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TKEEP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>eth_axis_s_tkeep</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>eth_axis_s_tid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>ipv4_axis_s</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>ipv4_axis_s_tdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>ipv4_axis_s_tready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TUSER</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>ipv4_axis_s_tuser</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>ipv4_axis_s_tlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>ipv4_axis_s_tvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TKEEP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>ipv4_axis_s_tkeep</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>ipv4_axis_s_tid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>NUM_READ_OUTSTANDING</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.IPV4_AXIS_S.NUM_READ_OUTSTANDING"/>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_WRITE_OUTSTANDING</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.IPV4_AXIS_S.NUM_WRITE_OUTSTANDING"/>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>ipv4_axis_m</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>ipv4_axis_m_tdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>ipv4_axis_m_tready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TUSER</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>ipv4_axis_m_tuser</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>ipv4_axis_m_tlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>ipv4_axis_m_tvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TKEEP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>ipv4_axis_m_tkeep</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>ipv4_axis_m_tid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>axi4lite</spirit:name>
      <spirit:addressBlock>
        <spirit:name>reg0</spirit:name>
        <spirit:baseAddress spirit:format="bitString" spirit:resolve="user" spirit:bitStringLength="32">0</spirit:baseAddress>
        <spirit:range spirit:format="long" spirit:resolve="user" spirit:minimum="4096" spirit:rangeType="long">4294967296</spirit:range>
        <spirit:width spirit:format="long" spirit:resolve="user">32</spirit:width>
        <spirit:usage>register</spirit:usage>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_anylanguagesynthesis</spirit:name>
        <spirit:displayName>Synthesis</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>VHDL</spirit:language>
        <spirit:modelName>udp_core_100g_ip</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>51b540a9</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_anylanguagebehavioralsimulation</spirit:name>
        <spirit:displayName>Simulation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>VHDL</spirit:language>
        <spirit:modelName>udp_core_100g_ip</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>51b540a9</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>b82f0b1d</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>tx_core_clk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>rx_core_clk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>rx_axis_s_clk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>rx_axis_s_rst</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>rx_axis_s_tdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">511</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>rx_axis_s_tvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>rx_axis_s_tkeep</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">63</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">1</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>rx_axis_s_tlast</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>rx_axis_s_tid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>rx_axis_s_tuser</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>rx_axis_s_tready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>tx_axis_m_clk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>tx_axis_m_rst</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>tx_axis_m_tdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">511</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>tx_axis_m_tvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>tx_axis_m_tkeep</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">63</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>tx_axis_m_tlast</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>tx_axis_m_tid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>tx_axis_m_tuser</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>tx_axis_m_tready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">1</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>axi4lite_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>axi4lite_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>axi4lite_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>axi4lite_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>axi4lite_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>axi4lite_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>axi4lite_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>axi4lite_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>axi4lite_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>axi4lite_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">1</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>axi4lite_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>axi4lite_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>axi4lite_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>axi4lite_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>axi4lite_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>axi4lite_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>axi4lite_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>axi4lite_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>axi4lite_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>udp_axis_s_clk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>udp_axis_s_reset</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>udp_axis_s_tdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">511</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>udp_axis_s_tvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>udp_axis_s_tkeep</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">63</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">1</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>udp_axis_s_tlast</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>udp_axis_s_tid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>udp_axis_s_tuser</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>udp_axis_s_tready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>udp_axis_m_clk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>udp_axis_m_reset</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>udp_axis_m_tdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">511</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>udp_axis_m_tvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>udp_axis_m_tkeep</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">63</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>udp_axis_m_tlast</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>udp_axis_m_tid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>udp_axis_m_tuser</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>udp_axis_m_tready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">1</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>eth_axis_s_clk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="bitString" spirit:bitStringLength="1">0x0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>eth_axis_s_reset</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="bitString" spirit:bitStringLength="1">0x1</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>eth_axis_s_tdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">511</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">1</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>eth_axis_s_tvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="bitString" spirit:bitStringLength="1">0x0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>eth_axis_s_tkeep</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">63</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>eth_axis_s_tlast</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="bitString" spirit:bitStringLength="1">0x0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>eth_axis_s_tid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>eth_axis_s_tuser</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>eth_axis_s_tready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>eth_axis_m_clk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="bitString" spirit:bitStringLength="1">0x0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>eth_axis_m_reset</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="bitString" spirit:bitStringLength="1">0x1</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>eth_axis_m_tdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">511</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">1</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>eth_axis_m_tvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="bitString" spirit:bitStringLength="1">0x0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>eth_axis_m_tkeep</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">63</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>eth_axis_m_tlast</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="bitString" spirit:bitStringLength="1">0x0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>eth_axis_m_tid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>eth_axis_m_tuser</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>eth_axis_m_tready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="bitString" spirit:bitStringLength="1">0x0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ipv4_axis_s_clk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="bitString" spirit:bitStringLength="1">0x0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ipv4_axis_s_reset</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="bitString" spirit:bitStringLength="1">0x1</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ipv4_axis_s_tdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">511</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">1</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ipv4_axis_s_tvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="bitString" spirit:bitStringLength="1">0x0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ipv4_axis_s_tkeep</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">63</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ipv4_axis_s_tlast</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="bitString" spirit:bitStringLength="1">0x0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ipv4_axis_s_tid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ipv4_axis_s_tuser</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ipv4_axis_s_tready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ipv4_axis_m_clk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="bitString" spirit:bitStringLength="1">0x0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ipv4_axis_m_reset</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="bitString" spirit:bitStringLength="1">0x1</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ipv4_axis_m_tdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">511</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">1</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ipv4_axis_m_tvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="bitString" spirit:bitStringLength="1">0x0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ipv4_axis_m_tkeep</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">63</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ipv4_axis_m_tlast</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="bitString" spirit:bitStringLength="1">0x0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ipv4_axis_m_tid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ipv4_axis_m_tuser</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ipv4_axis_m_tready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="bitString" spirit:bitStringLength="1">0x0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ext_mac_addr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">47</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">1</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ext_ip_addr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">1</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>use_ext_addr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="bitString" spirit:bitStringLength="1">0x0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="string">
        <spirit:name>G_FPGA_VENDOR</spirit:name>
        <spirit:displayName>G Fpga Vendor</spirit:displayName>
        <spirit:value spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.G_FPGA_VENDOR">xilinx</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="string">
        <spirit:name>G_FPGA_FAMILY</spirit:name>
        <spirit:displayName>G Fpga Family</spirit:displayName>
        <spirit:value spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.G_FPGA_FAMILY">all</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="string">
        <spirit:name>G_FIFO_IMPLEMENTATION</spirit:name>
        <spirit:displayName>G Fifo Implementation</spirit:displayName>
        <spirit:value spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.G_FIFO_IMPLEMENTATION">auto</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="string">
        <spirit:name>G_FIFO_TYPE</spirit:name>
        <spirit:displayName>G Fifo Type</spirit:displayName>
        <spirit:value spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.G_FIFO_TYPE">inferred_mem</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>G_NUM_OF_ARP_POS</spirit:name>
        <spirit:displayName>G Num Of Arp Pos</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.G_NUM_OF_ARP_POS" spirit:minimum="0" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="boolean">
        <spirit:name>G_UDP_CLK_FIFOS</spirit:name>
        <spirit:displayName>G Udp Clk Fifos</spirit:displayName>
        <spirit:value spirit:format="bool" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.G_UDP_CLK_FIFOS">false</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="boolean">
        <spirit:name>G_EXT_CLK_FIFOS</spirit:name>
        <spirit:displayName>G Ext Clk Fifos</spirit:displayName>
        <spirit:value spirit:format="bool" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.G_EXT_CLK_FIFOS">false</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>G_TX_EXT_IP_FIFO_CAP</spirit:name>
        <spirit:displayName>G Tx Ext Ip Fifo Cap</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.G_TX_EXT_IP_FIFO_CAP">2048</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>G_TX_EXT_ETH_FIFO_CAP</spirit:name>
        <spirit:displayName>G Tx Ext Eth Fifo Cap</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.G_TX_EXT_ETH_FIFO_CAP">2048</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>G_TX_OUT_FIFO_CAP</spirit:name>
        <spirit:displayName>G Tx Out Fifo Cap</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.G_TX_OUT_FIFO_CAP">2048</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>G_RX_IN_FIFO_CAP</spirit:name>
        <spirit:displayName>G Rx In Fifo Cap</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.G_RX_IN_FIFO_CAP">2048</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>G_RX_INPUT_PIPE_STAGES</spirit:name>
        <spirit:displayName>G Rx Input Pipe Stages</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.G_RX_INPUT_PIPE_STAGES">1</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="boolean">
        <spirit:name>G_INC_PING</spirit:name>
        <spirit:displayName>G Inc Ping</spirit:displayName>
        <spirit:value spirit:format="bool" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.G_INC_PING">true</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="boolean">
        <spirit:name>G_INC_ARP</spirit:name>
        <spirit:displayName>G Inc Arp</spirit:displayName>
        <spirit:value spirit:format="bool" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.G_INC_ARP">true</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>G_CORE_FREQ_KHZ</spirit:name>
        <spirit:displayName>G Core Freq Khz</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.G_CORE_FREQ_KHZ">322262</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="boolean">
        <spirit:name>G_INC_ETH</spirit:name>
        <spirit:displayName>G Inc Eth</spirit:displayName>
        <spirit:value spirit:format="bool" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.G_INC_ETH">TRUE</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="boolean">
        <spirit:name>G_INC_IPV4</spirit:name>
        <spirit:displayName>G Inc Ipv4</spirit:displayName>
        <spirit:value spirit:format="bool" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.G_INC_IPV4">TRUE</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/common_ox_lib/ox_functions_pkg.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>common_ox_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/common_mem_lib/common_mem_pkg.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>common_mem_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/common_mem_lib/asym_bram_sdp_read_wider.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>common_mem_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/common_mem_lib/asym_bram_sdp_write_wider.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>common_mem_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/common_ox_lib/ox_multibit_pipe.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>common_ox_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/common_mem_lib/asym_bram_sdp.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>common_mem_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/common_ox_lib/ox_unsigned_functions_pkg.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>common_ox_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/common_mem_lib/dram_sdp.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>common_mem_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/common_mem_lib/asym_dram_sdp.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>common_mem_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/common_mem_lib/asym_ram_sdp.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>common_mem_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/axi4_lib/axi4lite_pkg.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>axi4_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/udp_core_lib/axi4lite_arp_mode_control_pkg.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>udp_core_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/axi4_lib/axi4lite_slave_logic.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>axi4_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/udp_core_lib/axi4lite_arp_mode_control_muxdemux.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>udp_core_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/udp_core_lib/axi4lite_arp_mode_control.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>udp_core_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/udp_core_lib/axi4lite_farm_mode_lut_pkg.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>udp_core_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/udp_core_lib/axi4lite_farm_mode_lut_muxdemux.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>udp_core_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/udp_core_lib/ipb_farm_mode_lut_dp_ram.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>udp_core_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/udp_core_lib/axi4lite_farm_mode_lut.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>udp_core_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/udp_core_lib/axi4lite_udp_core_settings_pkg.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>udp_core_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/udp_core_lib/axi4lite_udp_core_settings_muxdemux.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>udp_core_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/udp_core_lib/axi4lite_udp_core_settings.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>udp_core_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/udp_core_lib/axi4lite_udp_core_top_ic_pkg.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>udp_core_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/udp_core_lib/axi4lite_udp_core_top_mmap_pkg.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>udp_core_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/udp_core_lib/axi4lite_udp_core_top_ic.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>udp_core_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/axi4_lib/axi4s_pkg.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>axi4_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/common_mem_lib/common_ram_sdp.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>common_mem_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/common_ox_lib/ox_bit_sync.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>common_ox_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/common_ox_lib/ox_multibit_sync.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>common_ox_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/common_mem_lib/common_fifo_flag.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>common_mem_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/common_ox_lib/ox_bit_pipe.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>common_ox_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/common_mem_lib/common_fifo.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>common_mem_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/axi4_lib/axi4s_fifo.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>axi4_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/common_stfc_lib/common_stfc_pkg.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>common_stfc_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/common_stfc_lib/reset_sync.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>common_stfc_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/udp_core_lib/udp_core_pkg.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>udp_core_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/udp_core_lib/rx_filter_stage_1.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>udp_core_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/udp_core_lib/rx_filter_stage_2.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>udp_core_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/udp_core_lib/rx_filter_stage_3.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>udp_core_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/udp_core_lib/udp_axi4s_pipe.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>udp_core_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/udp_core_lib/rx_path_top.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>udp_core_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/udp_core_lib/udp_core_timer.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>udp_core_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/udp_core_lib/tx_arp_handler.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>udp_core_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/udp_core_lib/tx_byte_slip.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>udp_core_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/udp_core_lib/udp_ip_chksm_calc.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>udp_core_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/udp_core_lib/tx_header_constructor.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>udp_core_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/udp_core_lib/tx_pass_in_handler.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>udp_core_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/udp_core_lib/tx_path_farm_mode_poller.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>udp_core_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/udp_core_lib/udp_ip_pkt_len.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>udp_core_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/udp_core_lib/tx_udp_handler.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>udp_core_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/udp_core_lib/tx_ping_chksm.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>udp_core_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/udp_core_lib/tx_ping_chksm_1bytew.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>udp_core_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/udp_core_lib/tx_ping_handler.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>udp_core_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/udp_core_lib/tx_path_top.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>udp_core_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/udp_core_lib/udp_core_xml_mm_scalable_top.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>udp_core_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/udp_core_lib/udp_core_interface_nomac.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>udp_core_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/udp_core_lib/udp_core_100g_ip.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_39d348ac</spirit:userFileType>
        <spirit:logicalName>udp_core_lib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/common_ox_lib/ox_functions_pkg.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>common_ox_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/common_mem_lib/common_mem_pkg.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>common_mem_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/common_mem_lib/asym_bram_sdp_read_wider.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>common_mem_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/common_mem_lib/asym_bram_sdp_write_wider.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>common_mem_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/common_ox_lib/ox_multibit_pipe.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>common_ox_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/common_mem_lib/asym_bram_sdp.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>common_mem_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/common_ox_lib/ox_unsigned_functions_pkg.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>common_ox_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/common_mem_lib/dram_sdp.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>common_mem_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/common_mem_lib/asym_dram_sdp.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>common_mem_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/common_mem_lib/asym_ram_sdp.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>common_mem_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/axi4_lib/axi4lite_pkg.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>axi4_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/udp_core_lib/axi4lite_arp_mode_control_pkg.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>udp_core_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/axi4_lib/axi4lite_slave_logic.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>axi4_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/udp_core_lib/axi4lite_arp_mode_control_muxdemux.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>udp_core_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/udp_core_lib/axi4lite_arp_mode_control.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>udp_core_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/udp_core_lib/axi4lite_farm_mode_lut_pkg.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>udp_core_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/udp_core_lib/axi4lite_farm_mode_lut_muxdemux.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>udp_core_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/udp_core_lib/ipb_farm_mode_lut_dp_ram.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>udp_core_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/udp_core_lib/axi4lite_farm_mode_lut.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>udp_core_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/udp_core_lib/axi4lite_udp_core_settings_pkg.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>udp_core_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/udp_core_lib/axi4lite_udp_core_settings_muxdemux.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>udp_core_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/udp_core_lib/axi4lite_udp_core_settings.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>udp_core_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/udp_core_lib/axi4lite_udp_core_top_ic_pkg.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>udp_core_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/udp_core_lib/axi4lite_udp_core_top_mmap_pkg.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>udp_core_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/udp_core_lib/axi4lite_udp_core_top_ic.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>udp_core_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/axi4_lib/axi4s_pkg.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>axi4_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/common_mem_lib/common_ram_sdp.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>common_mem_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/common_ox_lib/ox_bit_sync.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>common_ox_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/common_ox_lib/ox_multibit_sync.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>common_ox_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/common_mem_lib/common_fifo_flag.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>common_mem_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/common_ox_lib/ox_bit_pipe.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>common_ox_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/common_mem_lib/common_fifo.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>common_mem_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/axi4_lib/axi4s_fifo.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>axi4_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/common_stfc_lib/common_stfc_pkg.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>common_stfc_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/common_stfc_lib/reset_sync.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>common_stfc_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/udp_core_lib/udp_core_pkg.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>udp_core_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/udp_core_lib/rx_filter_stage_1.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>udp_core_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/udp_core_lib/rx_filter_stage_2.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>udp_core_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/udp_core_lib/rx_filter_stage_3.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>udp_core_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/udp_core_lib/udp_axi4s_pipe.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>udp_core_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/udp_core_lib/rx_path_top.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>udp_core_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/udp_core_lib/udp_core_timer.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>udp_core_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/udp_core_lib/tx_arp_handler.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>udp_core_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/udp_core_lib/tx_byte_slip.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>udp_core_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/udp_core_lib/udp_ip_chksm_calc.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>udp_core_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/udp_core_lib/tx_header_constructor.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>udp_core_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/udp_core_lib/tx_pass_in_handler.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>udp_core_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/udp_core_lib/tx_path_farm_mode_poller.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>udp_core_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/udp_core_lib/udp_ip_pkt_len.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>udp_core_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/udp_core_lib/tx_udp_handler.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>udp_core_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/udp_core_lib/tx_ping_chksm.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>udp_core_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/udp_core_lib/tx_ping_chksm_1bytew.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>udp_core_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/udp_core_lib/tx_ping_handler.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>udp_core_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/udp_core_lib/tx_path_top.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>udp_core_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/udp_core_lib/udp_core_xml_mm_scalable_top.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>udp_core_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/udp_core_lib/udp_core_interface_nomac.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>udp_core_lib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/udp_core_lib/udp_core_100g_ip.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>udp_core_lib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/udp_core_100g_ip_v1_1.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_b82f0b1d</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>udp_core_100g_ip_v1_0</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>G_FPGA_VENDOR</spirit:name>
      <spirit:displayName>G Fpga Vendor</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.G_FPGA_VENDOR">xilinx</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>G_FPGA_FAMILY</spirit:name>
      <spirit:displayName>G Fpga Family</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.G_FPGA_FAMILY">all</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>G_FIFO_IMPLEMENTATION</spirit:name>
      <spirit:displayName>G Fifo Implementation</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.G_FIFO_IMPLEMENTATION">auto</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>G_FIFO_TYPE</spirit:name>
      <spirit:displayName>G Fifo Type</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.G_FIFO_TYPE">inferred_mem</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>G_NUM_OF_ARP_POS</spirit:name>
      <spirit:displayName>G Num Of Arp Pos</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.G_NUM_OF_ARP_POS" spirit:minimum="0" spirit:rangeType="long">32</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>G_UDP_CLK_FIFOS</spirit:name>
      <spirit:displayName>G Udp Clk Fifos</spirit:displayName>
      <spirit:value spirit:format="bool" spirit:resolve="user" spirit:id="PARAM_VALUE.G_UDP_CLK_FIFOS">false</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>G_EXT_CLK_FIFOS</spirit:name>
      <spirit:displayName>G Ext Clk Fifos</spirit:displayName>
      <spirit:value spirit:format="bool" spirit:resolve="user" spirit:id="PARAM_VALUE.G_EXT_CLK_FIFOS">false</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>G_TX_EXT_IP_FIFO_CAP</spirit:name>
      <spirit:displayName>G Tx Ext Ip Fifo Cap</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.G_TX_EXT_IP_FIFO_CAP">2048</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>G_TX_EXT_ETH_FIFO_CAP</spirit:name>
      <spirit:displayName>G Tx Ext Eth Fifo Cap</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.G_TX_EXT_ETH_FIFO_CAP">2048</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>G_TX_OUT_FIFO_CAP</spirit:name>
      <spirit:displayName>G Tx Out Fifo Cap</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.G_TX_OUT_FIFO_CAP">2048</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>G_RX_IN_FIFO_CAP</spirit:name>
      <spirit:displayName>G Rx In Fifo Cap</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.G_RX_IN_FIFO_CAP">2048</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>G_RX_INPUT_PIPE_STAGES</spirit:name>
      <spirit:displayName>G Rx Input Pipe Stages</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.G_RX_INPUT_PIPE_STAGES">1</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>G_INC_PING</spirit:name>
      <spirit:displayName>G Inc Ping</spirit:displayName>
      <spirit:value spirit:format="bool" spirit:resolve="user" spirit:id="PARAM_VALUE.G_INC_PING">true</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>G_INC_ARP</spirit:name>
      <spirit:displayName>G Inc Arp</spirit:displayName>
      <spirit:value spirit:format="bool" spirit:resolve="user" spirit:id="PARAM_VALUE.G_INC_ARP">true</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>G_CORE_FREQ_KHZ</spirit:name>
      <spirit:displayName>G Core Freq Khz</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.G_CORE_FREQ_KHZ">322262</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>G_INC_ETH</spirit:name>
      <spirit:displayName>G Inc Eth</spirit:displayName>
      <spirit:value spirit:format="bool" spirit:resolve="user" spirit:id="PARAM_VALUE.G_INC_ETH">TRUE</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>G_INC_IPV4</spirit:name>
      <spirit:displayName>G Inc Ipv4</spirit:displayName>
      <spirit:value spirit:format="bool" spirit:resolve="user" spirit:id="PARAM_VALUE.G_INC_IPV4">TRUE</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">udp_core_100g_ip_v1_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Production">versal</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">zynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexuplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexuplusHBM</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexuplus58g</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintexuplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">zynquplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintexu</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>/UserIP</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>udp_core_100g_ip_v1_0</xilinx:displayName>
      <xilinx:definitionSource>package_project</xilinx:definitionSource>
      <xilinx:coreRevision>22</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2021-11-03T10:03:26Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a5f53d5_ARCHIVE_LOCATION">/.aux_mnt/fpgdeva/casperlibs/casper_astro/mlib_devel/100gbe/udp_core/wrapper_100g/ip_repo2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@319a3a5e_ARCHIVE_LOCATION">/.aux_mnt/fpgdeva/casperlibs/casper_astro/mlib_devel/100gbe/udp_core/wrapper_100g/ip_repo2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49163b7a_ARCHIVE_LOCATION">/.aux_mnt/fpgdeva/casperlibs/casper_astro/mlib_devel/100gbe/udp_core/wrapper_100g/ip_repo2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e5e2034_ARCHIVE_LOCATION">/.aux_mnt/fpgdeva/casperlibs/casper_astro/mlib_devel/100gbe/udp_core/wrapper_100g/ip_repo2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@728e8cda_ARCHIVE_LOCATION">/.aux_mnt/fpgdeva/casperlibs/casper_astro/mlib_devel/100gbe/udp_core/wrapper_100g/ip_repo2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6fb049cd_ARCHIVE_LOCATION">/.aux_mnt/fpgdeva/casperlibs/casper_astro/mlib_devel/100gbe/udp_core/wrapper_100g/ip_repo2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64d5761b_ARCHIVE_LOCATION">/.aux_mnt/fpgdeva/casperlibs/casper_astro/mlib_devel/100gbe/udp_core/wrapper_100g/ip_repo2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11fb9ce4_ARCHIVE_LOCATION">/.aux_mnt/fpgdeva/casperlibs/casper_astro/mlib_devel/100gbe/udp_core/wrapper_100g/ip_repo2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b3fc0db_ARCHIVE_LOCATION">/.aux_mnt/fpgdeva/casperlibs/casper_astro/mlib_devel/100gbe/udp_core/wrapper_100g/ip_repo2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40be8d4d_ARCHIVE_LOCATION">/.aux_mnt/fpgdeva/casperlibs/casper_astro/mlib_devel/100gbe/udp_core/wrapper_100g/ip_repo2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16072764_ARCHIVE_LOCATION">/.aux_mnt/fpgdeva/casperlibs/casper_astro/mlib_devel/100gbe/udp_core/wrapper_100g/ip_repo2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c476065_ARCHIVE_LOCATION">/.aux_mnt/fpgdeva/casperlibs/casper_astro/mlib_devel/100gbe/udp_core/wrapper_100g/ip_repo2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e3650a4_ARCHIVE_LOCATION">/.aux_mnt/fpgdeva/casperlibs/casper_astro/mlib_devel/100gbe/udp_core/wrapper_100g/ip_repo2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33bb4dd8_ARCHIVE_LOCATION">/.aux_mnt/fpgdeva/casperlibs/casper_astro/mlib_devel/100gbe/udp_core/wrapper_100g/ip_repo2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6cb96a60_ARCHIVE_LOCATION">/.aux_mnt/fpgdeva/casperlibs/casper_astro/mlib_devel/100gbe/udp_core/wrapper_100g/ip_repo2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2934b5f8_ARCHIVE_LOCATION">/.aux_mnt/fpgdeva/casperlibs/casper_astro/mlib_devel/100gbe/udp_core/wrapper_100g/ip_repo2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@446c14dd_ARCHIVE_LOCATION">/.aux_mnt/fpgdeva/casperlibs/casper_astro/mlib_devel/100gbe/udp_core/wrapper_100g/ip_repo2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3201cd37_ARCHIVE_LOCATION">/.aux_mnt/fpgdeva/casperlibs/casper_astro/mlib_devel/100gbe/udp_core/wrapper_100g/ip_repo2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e4f554f_ARCHIVE_LOCATION">/.aux_mnt/fpgdeva/casperlibs/casper_astro/mlib_devel/100gbe/udp_core/wrapper_100g/ip_repo2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b81c053_ARCHIVE_LOCATION">/.aux_mnt/fpgdeva/casperlibs/casper_astro/mlib_devel/100gbe/udp_core/wrapper_100g/ip_repo2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7588fe36_ARCHIVE_LOCATION">/.aux_mnt/fpgdeva/casperlibs/casper_astro/mlib_devel/100gbe/udp_core/wrapper_100g/ip_repo2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d203186_ARCHIVE_LOCATION">/.aux_mnt/fpgdeva/casperlibs/casper_astro/mlib_devel/100gbe/udp_core/wrapper_100g/ip_repo2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@299b479_ARCHIVE_LOCATION">/.aux_mnt/fpgdeva/casperlibs/casper_astro/mlib_devel/100gbe/udp_core/wrapper_100g/ip_repo2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74d1d4fa_ARCHIVE_LOCATION">/.aux_mnt/fpgdeva/casperlibs/casper_astro/mlib_devel/100gbe/udp_core/wrapper_100g/ip_repo2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@528db13a_ARCHIVE_LOCATION">/.aux_mnt/fpgdeva/casperlibs/casper_astro/mlib_devel/100gbe/udp_core/wrapper_100g/ip_repo2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e0da53_ARCHIVE_LOCATION">/.aux_mnt/fpgdeva/casperlibs/casper_astro/mlib_devel/100gbe/udp_core/wrapper_100g/ip_repo2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41c98d5a_ARCHIVE_LOCATION">/.aux_mnt/fpgdeva/casperlibs/casper_astro/mlib_devel/100gbe/udp_core/wrapper_100g/ip_repo2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@402875d8_ARCHIVE_LOCATION">/.aux_mnt/fpgdeva/casperlibs/casper_astro/mlib_devel/100gbe/udp_core/wrapper_100g/ip_repo2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48431bbc_ARCHIVE_LOCATION">/.aux_mnt/fpgdeva/casperlibs/casper_astro/mlib_devel/100gbe/udp_core/wrapper_100g/ip_repo2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56e57121_ARCHIVE_LOCATION">/.aux_mnt/fpgdeva/casperlibs/casper_astro/mlib_devel/100gbe/udp_core/wrapper_100g/ip_repo2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3afc08f5_ARCHIVE_LOCATION">/.aux_mnt/fpgdeva/casperlibs/casper_astro/mlib_devel/100gbe/udp_core/wrapper_100g/ip_repo2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@289b3730_ARCHIVE_LOCATION">/.aux_mnt/fpgdeva/casperlibs/casper_astro/mlib_devel/100gbe/udp_core/wrapper_100g/ip_repo2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@396b2f4f_ARCHIVE_LOCATION">/.aux_mnt/fpgdeva/casperlibs/casper_astro/mlib_devel/100gbe/udp_core/wrapper_100g/ip_repo2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2299f49_ARCHIVE_LOCATION">/.aux_mnt/fpgdeva/casperlibs/casper_astro/mlib_devel/100gbe/udp_core/wrapper_100g/ip_repo2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55098e33_ARCHIVE_LOCATION">/.aux_mnt/fpgdeva/casperlibs/casper_astro/mlib_devel/100gbe/udp_core/wrapper_100g/ip_repo2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3515c8c7_ARCHIVE_LOCATION">/.aux_mnt/fpgdeva/casperlibs/casper_astro/mlib_devel/100gbe/udp_core/wrapper_100g/ip_repo2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@298b4908_ARCHIVE_LOCATION">/.aux_mnt/fpgdeva/casperlibs/casper_astro/mlib_devel/100gbe/udp_core/wrapper_100g/ip_repo2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67cb989f_ARCHIVE_LOCATION">/.aux_mnt/fpgdeva/casperlibs/casper_astro/mlib_devel/100gbe/udp_core/wrapper_100g/ip_repo2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50e18701_ARCHIVE_LOCATION">/.aux_mnt/fpgdeva/casperlibs/casper_astro/mlib_devel/100gbe/udp_core/wrapper_100g/ip_repo2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d5a0c09_ARCHIVE_LOCATION">/.aux_mnt/fpgdeva/casperlibs/casper_astro/mlib_devel/100gbe/udp_core/wrapper_100g/ip_repo2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5288265a_ARCHIVE_LOCATION">/.aux_mnt/fpgdeva/casperlibs/casper_astro/mlib_devel/100gbe/udp_core/wrapper_100g/ip_repo2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79ec749f_ARCHIVE_LOCATION">/.aux_mnt/fpgdeva/casperlibs/casper_astro/mlib_devel/100gbe/udp_core/wrapper_100g/ip_repo2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38228113_ARCHIVE_LOCATION">/.aux_mnt/fpgdeva/casperlibs/casper_astro/mlib_devel/100gbe/udp_core/wrapper_100g/ip_repo2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@776af887_ARCHIVE_LOCATION">/.aux_mnt/fpgdeva/casperlibs/casper_astro/mlib_devel/100gbe/udp_core/wrapper_100g/ip_repo2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b65e78c_ARCHIVE_LOCATION">/.aux_mnt/fpgdeva/casperlibs/casper_astro/mlib_devel/100gbe/udp_core/wrapper_100g/ip_repo2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@847ff2a_ARCHIVE_LOCATION">/.aux_mnt/fpgdeva/casperlibs/casper_astro/mlib_devel/100gbe/udp_core/wrapper_100g/ip_repo2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5338ae40_ARCHIVE_LOCATION">/.aux_mnt/fpgdeva/casperlibs/casper_astro/mlib_devel/100gbe/udp_core/wrapper_100g/ip_repo2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a72b595_ARCHIVE_LOCATION">/.aux_mnt/fpgdeva/casperlibs/casper_astro/mlib_devel/100gbe/udp_core/wrapper_100g/ip_repo2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d04a220_ARCHIVE_LOCATION">/.aux_mnt/fpgdeva/casperlibs/casper_astro/mlib_devel/100gbe/udp_core/wrapper_100g/ip_repo2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26b900a5_ARCHIVE_LOCATION">/.aux_mnt/fpgdeva/casperlibs/casper_astro/mlib_devel/100gbe/udp_core/wrapper_100g/ip_repo2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5258fbf4_ARCHIVE_LOCATION">/.aux_mnt/fpgdeva/casperlibs/casper_astro/mlib_devel/100gbe/udp_core/wrapper_100g/ip_repo2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@669932c2_ARCHIVE_LOCATION">/.aux_mnt/fpgdeva/casperlibs/casper_astro/mlib_devel/100gbe/udp_core/wrapper_100g/ip_repo2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f5afe93_ARCHIVE_LOCATION">/.aux_mnt/fpgdeva/casperlibs/casper_astro/mlib_devel/100gbe/udp_core/wrapper_100g/ip_repo2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b68f136_ARCHIVE_LOCATION">/.aux_mnt/fpgdeva/casperlibs/casper_astro/mlib_devel/100gbe/udp_core/wrapper_100g/ip_repo2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39eb1a3b_ARCHIVE_LOCATION">/.aux_mnt/fpgdeva/casperlibs/casper_astro/mlib_devel/100gbe/udp_core/wrapper_100g/ip_repo2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ba7d18c_ARCHIVE_LOCATION">/.aux_mnt/fpgdeva/casperlibs/casper_astro/mlib_devel/100gbe/udp_core/wrapper_100g/ip_repo2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6801b029_ARCHIVE_LOCATION">/.aux_mnt/fpgdeva/casperlibs/casper_astro/mlib_devel/100gbe/udp_core/wrapper_100g/ip_repo2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78642005_ARCHIVE_LOCATION">/.aux_mnt/fpgdeva/casperlibs/casper_astro/mlib_devel/100gbe/udp_core/wrapper_100g/ip_repo2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5dccb73b_ARCHIVE_LOCATION">/.aux_mnt/fpgdeva/casperlibs/casper_astro/mlib_devel/100gbe/udp_core/wrapper_100g/ip_repo2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ab9d24d_ARCHIVE_LOCATION">/.aux_mnt/fpgdeva/casperlibs/casper_astro/mlib_devel/100gbe/udp_core/wrapper_100g/ip_repo2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d71cebb_ARCHIVE_LOCATION">/.aux_mnt/fpgdeva/casperlibs/casper_astro/mlib_devel/100gbe/udp_core/wrapper_100g/ip_repo2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a8dbcdd_ARCHIVE_LOCATION">/.aux_mnt/fpgdeva/casperlibs/casper_astro/mlib_devel/100gbe/udp_core/wrapper_100g/ip_repo2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34b47ff5_ARCHIVE_LOCATION">/.aux_mnt/fpgdeva/casperlibs/casper_astro/mlib_devel/100gbe/udp_core/wrapper_100g/ip_repo2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a7e86a5_ARCHIVE_LOCATION">/.aux_mnt/fpgdeva/casperlibs/casper_astro/mlib_devel/100gbe/udp_core/wrapper_100g/ip_repo2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c6085e3_ARCHIVE_LOCATION">/.aux_mnt/fpgdeva/casperlibs/casper_astro/mlib_devel/100gbe/udp_core/wrapper_100g/ip_repo2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44e2231a_ARCHIVE_LOCATION">/.aux_mnt/fpgdeva/casperlibs/casper_astro/mlib_devel/100gbe/udp_core/wrapper_100g/ip_repo2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a72483e_ARCHIVE_LOCATION">/.aux_mnt/fpgdeva/casperlibs/casper_astro/mlib_devel/100gbe/udp_core/wrapper_100g/ip_repo2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5673ce22_ARCHIVE_LOCATION">/.aux_mnt/fpgdeva/casperlibs/casper_astro/mlib_devel/100gbe/udp_core/wrapper_100g/ip_repo2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@739cb01d_ARCHIVE_LOCATION">/.aux_mnt/fpgdeva/casperlibs/casper_astro/mlib_devel/100gbe/udp_core/wrapper_100g/ip_repo2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ed11b5_ARCHIVE_LOCATION">/.aux_mnt/fpgdeva/casperlibs/casper_astro/mlib_devel/100gbe/udp_core/wrapper_100g/ip_repo2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@242702ee_ARCHIVE_LOCATION">/.aux_mnt/fpgdeva/casperlibs/casper_astro/mlib_devel/100gbe/udp_core/wrapper_100g/ip_repo2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ca84884_ARCHIVE_LOCATION">/.aux_mnt/fpgdeva/casperlibs/casper_astro/mlib_devel/100gbe/udp_core/wrapper_100g/ip_repo2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22d9fc4f_ARCHIVE_LOCATION">/.aux_mnt/fpgdeva/casperlibs/casper_astro/mlib_devel/100gbe/udp_core/wrapper_100g/ip_repo2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@174e09c_ARCHIVE_LOCATION">/.aux_mnt/fpgdeva/casperlibs/casper_astro/mlib_devel/100gbe/udp_core/wrapper_100g/ip_repo2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30e905bb_ARCHIVE_LOCATION">/.aux_mnt/fpgdeva/casperlibs/casper_astro/mlib_devel/100gbe/udp_core/wrapper_100g/ip_repo2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78f9def9_ARCHIVE_LOCATION">/.aux_mnt/fpgdeva/casperlibs/casper_astro/mlib_devel/100gbe/udp_core/wrapper_100g/ip_repo2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77d7449_ARCHIVE_LOCATION">/.aux_mnt/fpgdeva/casperlibs/casper_astro/mlib_devel/100gbe/udp_core/wrapper_100g/ip_repo2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10b7472a_ARCHIVE_LOCATION">/.aux_mnt/fpgdeva/casperlibs/casper_astro/mlib_devel/100gbe/udp_core/wrapper_100g/ip_repo2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@552c593c_ARCHIVE_LOCATION">/.aux_mnt/fpgdeva/casperlibs/casper_astro/mlib_devel/100gbe/udp_core/wrapper_100g/ip_repo2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ed9eefa_ARCHIVE_LOCATION">/.aux_mnt/fpgdeva/casperlibs/casper_astro/mlib_devel/100gbe/udp_core/wrapper_100g/ip_repo2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@168d96b4_ARCHIVE_LOCATION">/.aux_mnt/fpgdeva/casperlibs/casper_astro/mlib_devel/100gbe/udp_core/wrapper_100g/ip_repo2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b198597_ARCHIVE_LOCATION">/.aux_mnt/fpgdeva/casperlibs/casper_astro/mlib_devel/100gbe/udp_core/wrapper_100g/ip_repo2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@268f5f0c_ARCHIVE_LOCATION">/.aux_mnt/fpgdeva/casperlibs/casper_astro/mlib_devel/100gbe/udp_core/wrapper_100g/ip_repo2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10ac242b_ARCHIVE_LOCATION">/.aux_mnt/fpgdeva/casperlibs/casper_astro/mlib_devel/100gbe/udp_core/wrapper_100g/ip_repo2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f584c40_ARCHIVE_LOCATION">/.aux_mnt/fpgdeva/casperlibs/casper_astro/mlib_devel/100gbe/udp_core/wrapper_100g/ip_repo2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@279fe37a_ARCHIVE_LOCATION">/.aux_mnt/fpgdeva/casperlibs/casper_astro/mlib_devel/100gbe/udp_core/wrapper_100g/ip_repo2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7fdacd8d_ARCHIVE_LOCATION">/.aux_mnt/fpgdeva/casperlibs/casper_astro/mlib_devel/100gbe/udp_core/wrapper_100g/ip_repo2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34dcc297_ARCHIVE_LOCATION">/.aux_mnt/fpgdeva/casperlibs/casper_astro/mlib_devel/100gbe/udp_core/wrapper_100g/ip_repo2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e02fbd_ARCHIVE_LOCATION">/.aux_mnt/fpgdeva/casperlibs/casper_astro/mlib_devel/100gbe/udp_core/wrapper_100g/ip_repo2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b827d24_ARCHIVE_LOCATION">/.aux_mnt/fpgdeva/casperlibs/casper_astro/mlib_devel/100gbe/udp_core/wrapper_100g/ip_repo2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37302758_ARCHIVE_LOCATION">/.aux_mnt/fpgdeva/casperlibs/casper_astro/mlib_devel/100gbe/udp_core/wrapper_100g/ip_repo2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ba0ba85_ARCHIVE_LOCATION">/.aux_mnt/fpgdeva/casperlibs/casper_astro/mlib_devel/100gbe/udp_core/wrapper_100g/ip_repo2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@167c3d7_ARCHIVE_LOCATION">/.aux_mnt/fpgdeva/casperlibs/casper_astro/mlib_devel/100gbe/udp_core/wrapper_100g/ip_repo2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@343dc125_ARCHIVE_LOCATION">/.aux_mnt/fpgdeva/casperlibs/casper_astro/mlib_devel/100gbe/udp_core/wrapper_100g/ip_repo2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7597ce7_ARCHIVE_LOCATION">/.aux_mnt/fpgdeva/casperlibs/casper_astro/mlib_devel/100gbe/udp_core/wrapper_100g/ip_repo2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1caf596d_ARCHIVE_LOCATION">/.aux_mnt/fpgdeva/casperlibs/casper_astro/mlib_devel/100gbe/udp_core/wrapper_100g/ip_repo2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5bb1e284_ARCHIVE_LOCATION">/.aux_mnt/fpgdeva/casperlibs/casper_astro/mlib_devel/100gbe/udp_core/wrapper_100g/ip_repo2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71d1b24_ARCHIVE_LOCATION">/.aux_mnt/fpgdeva/casperlibs/casper_astro/mlib_devel/100gbe/udp_core/wrapper_100g/ip_repo2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67d4e9fb_ARCHIVE_LOCATION">/.aux_mnt/fpgdeva/casperlibs/casper_astro/mlib_devel/100gbe/udp_core/wrapper_100g/ip_repo2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@161bce37_ARCHIVE_LOCATION">/.aux_mnt/fpgdeva/casperlibs/casper_astro/mlib_devel/100gbe/udp_core/wrapper_100g/ip_repo2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9d0efba_ARCHIVE_LOCATION">/.aux_mnt/fpgdeva/casperlibs/casper_astro/mlib_devel/100gbe/udp_core/wrapper_100g/ip_repo2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@611b17f4_ARCHIVE_LOCATION">/.aux_mnt/fpgdeva/casperlibs/casper_astro/mlib_devel/100gbe/udp_core/wrapper_100g/ip_repo2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@dd2d573_ARCHIVE_LOCATION">/.aux_mnt/fpgdeva/casperlibs/casper_astro/mlib_devel/100gbe/udp_core/wrapper_100g/ip_repo2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30298db8_ARCHIVE_LOCATION">/.aux_mnt/fpgdeva/casperlibs/casper_astro/mlib_devel/100gbe/udp_core/wrapper_100g/ip_repo2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e6905_ARCHIVE_LOCATION">/.aux_mnt/fpgdeva/casperlibs/casper_astro/mlib_devel/100gbe/udp_core/wrapper_100g/ip_repo2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34835ca4_ARCHIVE_LOCATION">/.aux_mnt/fpgdeva/casperlibs/casper_astro/mlib_devel/100gbe/udp_core/wrapper_100g/ip_repo2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@bef9961_ARCHIVE_LOCATION">/.aux_mnt/fpgdeva/casperlibs/casper_astro/mlib_devel/100gbe/udp_core/wrapper_100g/ip_repo2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5addd7a9_ARCHIVE_LOCATION">/.aux_mnt/fpgdeva/casperlibs/casper_astro/mlib_devel/100gbe/udp_core/wrapper_100g/ip_repo2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ee05910_ARCHIVE_LOCATION">/.aux_mnt/fpgdeva/casperlibs/casper_astro/mlib_devel/100gbe/udp_core/wrapper_100g/ip_repo2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4fa442d2_ARCHIVE_LOCATION">/.aux_mnt/fpgdeva/casperlibs/casper_astro/mlib_devel/100gbe/udp_core/wrapper_100g/ip_repo2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68c6536_ARCHIVE_LOCATION">/.aux_mnt/fpgdeva/casperlibs/casper_astro/mlib_devel/100gbe/udp_core/wrapper_100g/ip_repo2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74362086_ARCHIVE_LOCATION">/.aux_mnt/fpgdeva/casperlibs/casper_astro/mlib_devel/100gbe/udp_core/wrapper_100g/ip_repo2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35e4eeb3_ARCHIVE_LOCATION">/.aux_mnt/fpgdeva/casperlibs/casper_astro/mlib_devel/100gbe/udp_core/wrapper_100g/ip_repo2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c6860b6_ARCHIVE_LOCATION">/.aux_mnt/fpgdeva/casperlibs/casper_astro/mlib_devel/100gbe/udp_core/wrapper_100g/ip_repo2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64efa8ca_ARCHIVE_LOCATION">/.aux_mnt/fpgdeva/casperlibs/casper_astro/mlib_devel/100gbe/udp_core/wrapper_100g/ip_repo2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d2f9f73_ARCHIVE_LOCATION">/.aux_mnt/fpgdeva/casperlibs/casper_astro/mlib_devel/100gbe/udp_core/wrapper_100g/ip_repo2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77b682bf_ARCHIVE_LOCATION">/.aux_mnt/fpgdeva/casperlibs/casper_astro/mlib_devel/100gbe/udp_core/wrapper_100g/ip_repo2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@178f0fe6_ARCHIVE_LOCATION">/.aux_mnt/fpgdeva/casperlibs/casper_astro/mlib_devel/100gbe/udp_core/wrapper_100g/ip_repo2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3bf7473a_ARCHIVE_LOCATION">/.aux_mnt/fpgdeva/casperlibs/casper_astro/mlib_devel/100gbe/udp_core/wrapper_100g/ip_repo2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d3852fc_ARCHIVE_LOCATION">/.aux_mnt/fpgdeva/casperlibs/casper_astro/mlib_devel/100gbe/udp_core/wrapper_100g/ip_repo2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@236aadea_ARCHIVE_LOCATION">/.aux_mnt/fpgdeva/casperlibs/casper_astro/mlib_devel/100gbe/udp_core/wrapper_100g/ip_repo2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a10678b_ARCHIVE_LOCATION">/.aux_mnt/fpgdeva/casperlibs/casper_astro/mlib_devel/100gbe/udp_core/wrapper_100g/ip_repo2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75f2ed8_ARCHIVE_LOCATION">/.aux_mnt/fpgdeva/casperlibs/casper_astro/mlib_devel/100gbe/udp_core/wrapper_100g/ip_repo2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70cef441_ARCHIVE_LOCATION">/.aux_mnt/fpgdeva/casperlibs/casper_astro/mlib_devel/100gbe/udp_core/wrapper_100g/ip_repo2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7800ac23_ARCHIVE_LOCATION">/.aux_mnt/fpgdeva/casperlibs/casper_astro/mlib_devel/100gbe/udp_core/wrapper_100g/ip_repo2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@583abfba_ARCHIVE_LOCATION">/.aux_mnt/fpgdeva/casperlibs/casper_astro/mlib_devel/100gbe/udp_core/wrapper_100g/ip_repo2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ff4afa0_ARCHIVE_LOCATION">/.aux_mnt/fpgdeva/casperlibs/casper_astro/mlib_devel/100gbe/udp_core/wrapper_100g/ip_repo2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5cfdcff2_ARCHIVE_LOCATION">/.aux_mnt/fpgdeva/casperlibs/casper_astro/mlib_devel/100gbe/udp_core/wrapper_100g/ip_repo2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f8520ad_ARCHIVE_LOCATION">/.aux_mnt/fpgdeva/casperlibs/casper_astro/mlib_devel/100gbe/udp_core/wrapper_100g/ip_repo2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76526ec1_ARCHIVE_LOCATION">/.aux_mnt/fpgdeva/casperlibs/casper_astro/mlib_devel/100gbe/udp_core/wrapper_100g/ip_repo2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@258e0be1_ARCHIVE_LOCATION">/.aux_mnt/fpgdeva/casperlibs/casper_astro/mlib_devel/100gbe/udp_core/wrapper_100g/ip_repo2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@fb17f2c_ARCHIVE_LOCATION">/.aux_mnt/fpgdeva/casperlibs/casper_astro/mlib_devel/100gbe/udp_core/wrapper_100g/ip_repo2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e68d32b_ARCHIVE_LOCATION">/.aux_mnt/fpgdeva/casperlibs/casper_astro/mlib_devel/100gbe/udp_core/wrapper_100g/ip_repo2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c6bf112_ARCHIVE_LOCATION">/.aux_mnt/fpgdeva/casperlibs/casper_astro/mlib_devel/100gbe/udp_core/wrapper_100g/ip_repo2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@679b281c_ARCHIVE_LOCATION">/.aux_mnt/fpgdeva/casperlibs/casper_astro/mlib_devel/100gbe/udp_core/wrapper_100g/ip_repo2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36cfc6c5_ARCHIVE_LOCATION">/.aux_mnt/fpgdeva/casperlibs/casper_astro/mlib_devel/100gbe/udp_core/wrapper_100g/ip_repo2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3049ad08_ARCHIVE_LOCATION">/.aux_mnt/fpgdeva/casperlibs/casper_astro/mlib_devel/100gbe/udp_core/wrapper_100g/ip_repo2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5956d9df_ARCHIVE_LOCATION">/.aux_mnt/fpgdeva/casperlibs/casper_astro/mlib_devel/100gbe/udp_core/wrapper_100g/ip_repo2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49250926_ARCHIVE_LOCATION">/.aux_mnt/fpgdeva/casperlibs/casper_astro/mlib_devel/100gbe/udp_core/wrapper_100g/ip_repo2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@365603cf_ARCHIVE_LOCATION">/.aux_mnt/fpgdeva/casperlibs/casper_astro/mlib_devel/100gbe/udp_core/wrapper_100g/ip_repo2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e357b7_ARCHIVE_LOCATION">/.aux_mnt/fpgdeva/casperlibs/casper_astro/mlib_devel/100gbe/udp_core/wrapper_100g/ip_repo2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62dd2eaa_ARCHIVE_LOCATION">/.aux_mnt/fpgdeva/casperlibs/casper_astro/mlib_devel/100gbe/udp_core/wrapper_100g/ip_repo2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4decf770_ARCHIVE_LOCATION">/.aux_mnt/fpgdeva/casperlibs/casper_astro/mlib_devel/100gbe/udp_core/wrapper_100g/ip_repo2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b05a5a2_ARCHIVE_LOCATION">/.aux_mnt/fpgdeva/casperlibs/casper_astro/mlib_devel/100gbe/udp_core/wrapper_100g/ip_repo2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20997497_ARCHIVE_LOCATION">/.aux_mnt/fpgdeva/casperlibs/casper_astro/mlib_devel/100gbe/udp_core/wrapper_100g/ip_repo2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@759e1f18_ARCHIVE_LOCATION">/.aux_mnt/fpgdeva/casperlibs/casper_astro/mlib_devel/100gbe/udp_core/wrapper_100g/ip_repo2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75be0a55_ARCHIVE_LOCATION">/.aux_mnt/fpgdeva/casperlibs/casper_astro/mlib_devel/100gbe/udp_core/wrapper_100g/ip_repo2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@693ae1ac_ARCHIVE_LOCATION">/.aux_mnt/fpgdeva/casperlibs/casper_astro/mlib_devel/100gbe/udp_core/wrapper_100g/ip_repo2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24556878_ARCHIVE_LOCATION">/.aux_mnt/fpgdeva/casperlibs/casper_astro/mlib_devel/100gbe/udp_core/wrapper_100g/ip_repo2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4825d172_ARCHIVE_LOCATION">/.aux_mnt/fpgdeva/casperlibs/casper_astro/mlib_devel/100gbe/udp_core/wrapper_100g/ip_repo2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53ff4193_ARCHIVE_LOCATION">/.aux_mnt/fpgdeva/casperlibs/casper_astro/mlib_devel/100gbe/udp_core/wrapper_100g/ip_repo2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@199b3449_ARCHIVE_LOCATION">/.aux_mnt/fpgdeva/casperlibs/casper_astro/mlib_devel/100gbe/udp_core/wrapper_100g/ip_repo2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5afc4c12_ARCHIVE_LOCATION">/.aux_mnt/fpgdeva/casperlibs/casper_astro/mlib_devel/100gbe/udp_core/wrapper_100g/ip_repo2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56906500_ARCHIVE_LOCATION">/.aux_mnt/fpgdeva/casperlibs/casper_astro/mlib_devel/100gbe/udp_core/wrapper_100g/ip_repo2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@631ec105_ARCHIVE_LOCATION">/.aux_mnt/fpgdeva/casperlibs/casper_astro/mlib_devel/100gbe/udp_core/wrapper_100g/ip_repo2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6dffb36_ARCHIVE_LOCATION">/.aux_mnt/fpgdeva/casperlibs/casper_astro/mlib_devel/100gbe/udp_core/wrapper_100g/ip_repo2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@501726ce_ARCHIVE_LOCATION">/.aux_mnt/fpgdeva/casperlibs/casper_astro/mlib_devel/100gbe/udp_core/wrapper_100g/ip_repo2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44338bd6_ARCHIVE_LOCATION">/.aux_mnt/fpgdeva/casperlibs/casper_astro/mlib_devel/100gbe/udp_core/wrapper_100g/ip_repo2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@529b3a4e_ARCHIVE_LOCATION">/.aux_mnt/fpgdeva/casperlibs/casper_astro/mlib_devel/100gbe/udp_core/wrapper_100g/ip_repo2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5715c24b_ARCHIVE_LOCATION">/.aux_mnt/fpgdeva/casperlibs/casper_astro/mlib_devel/100gbe/udp_core/wrapper_100g/ip_repo2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1639ba92_ARCHIVE_LOCATION">/.aux_mnt/fpgdeva/casperlibs/casper_astro/mlib_devel/100gbe/udp_core/wrapper_100g/ip_repo2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@396a7847_ARCHIVE_LOCATION">/.aux_mnt/fpgdeva/casperlibs/casper_astro/mlib_devel/100gbe/udp_core/wrapper_100g/ip_repo2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5cc0b16c_ARCHIVE_LOCATION">/.aux_mnt/fpgdeva/casperlibs/casper_astro/mlib_devel/100gbe/udp_core/wrapper_100g/ip_repo2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@76c2b4c2_ARCHIVE_LOCATION">/home/aisaacson/work/sarao/timing/project_1/project_1.ipdefs/rtl_kernel_wizard_1_ex/rtl_kernel_wizard_1_ex.ipdefs/ip_repo2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7ccce3fe_ARCHIVE_LOCATION">/home/aisaacson/work/sarao/timing/project_1/project_1.ipdefs/rtl_kernel_wizard_1_ex/rtl_kernel_wizard_1_ex.ipdefs/ip_repo2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@27cf5064_ARCHIVE_LOCATION">/home/aisaacson/work/sarao/timing/project_1/project_1.ipdefs/rtl_kernel_wizard_1_ex/rtl_kernel_wizard_1_ex.ipdefs/ip_repo2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2cda8c3b_ARCHIVE_LOCATION">/home/aisaacson/work/sarao/timing/project_1/project_1.ipdefs/rtl_kernel_wizard_1_ex/rtl_kernel_wizard_1_ex.ipdefs/ip_repo2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@52d8d629_ARCHIVE_LOCATION">/home/aisaacson/work/sarao/timing/project_1/project_1.ipdefs/rtl_kernel_wizard_1_ex/rtl_kernel_wizard_1_ex.ipdefs/ip_repo2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2d91fbf9_ARCHIVE_LOCATION">/home/aisaacson/work/sarao/timing/project_1/project_1.ipdefs/rtl_kernel_wizard_1_ex/rtl_kernel_wizard_1_ex.ipdefs/ip_repo2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2e018755_ARCHIVE_LOCATION">/home/aisaacson/work/sarao/timing/project_1/project_1.ipdefs/rtl_kernel_wizard_1_ex/rtl_kernel_wizard_1_ex.ipdefs/ip_repo2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@529abd94_ARCHIVE_LOCATION">/home/aisaacson/work/sarao/timing/project_1/project_1.ipdefs/rtl_kernel_wizard_1_ex/rtl_kernel_wizard_1_ex.ipdefs/ip_repo2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@b978159_ARCHIVE_LOCATION">/home/aisaacson/work/sarao/timing/project_1/project_1.ipdefs/rtl_kernel_wizard_1_ex/rtl_kernel_wizard_1_ex.ipdefs/ip_repo2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1e8e55b8_ARCHIVE_LOCATION">/home/aisaacson/work/sarao/timing/project_1/project_1.ipdefs/rtl_kernel_wizard_1_ex/rtl_kernel_wizard_1_ex.ipdefs/ip_repo2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4cfbd2d3_ARCHIVE_LOCATION">/home/aisaacson/work/sarao/timing/project_1/project_1.ipdefs/rtl_kernel_wizard_1_ex/rtl_kernel_wizard_1_ex.ipdefs/ip_repo2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@39429297_ARCHIVE_LOCATION">/home/aisaacson/work/sarao/timing/project_1/project_1.ipdefs/rtl_kernel_wizard_1_ex/rtl_kernel_wizard_1_ex.ipdefs/ip_repo2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@30d55d36_ARCHIVE_LOCATION">/home/aisaacson/work/sarao/timing/project_1/project_1.ipdefs/rtl_kernel_wizard_1_ex/rtl_kernel_wizard_1_ex.ipdefs/ip_repo2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@67b5d269_ARCHIVE_LOCATION">/home/aisaacson/work/sarao/timing/project_1/project_1.ipdefs/rtl_kernel_wizard_1_ex/rtl_kernel_wizard_1_ex.ipdefs/ip_repo2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@744214df_ARCHIVE_LOCATION">/home/aisaacson/work/sarao/timing/project_1/project_1.ipdefs/rtl_kernel_wizard_1_ex/rtl_kernel_wizard_1_ex.ipdefs/ip_repo2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1590aa52_ARCHIVE_LOCATION">/home/aisaacson/work/sarao/timing/project_1/project_1.ipdefs/rtl_kernel_wizard_1_ex/rtl_kernel_wizard_1_ex.ipdefs/ip_repo2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@655a565e_ARCHIVE_LOCATION">/home/aisaacson/work/sarao/timing/project_1/project_1.ipdefs/rtl_kernel_wizard_1_ex/rtl_kernel_wizard_1_ex.ipdefs/ip_repo2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@cb3d8a8_ARCHIVE_LOCATION">/home/aisaacson/work/sarao/timing/project_1/project_1.ipdefs/rtl_kernel_wizard_1_ex/rtl_kernel_wizard_1_ex.ipdefs/ip_repo2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@bd98c71_ARCHIVE_LOCATION">/home/aisaacson/work/sarao/timing/project_1/project_1.ipdefs/rtl_kernel_wizard_1_ex/rtl_kernel_wizard_1_ex.ipdefs/ip_repo2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@78bb39c4_ARCHIVE_LOCATION">/home/aisaacson/work/sarao/timing/project_1/project_1.ipdefs/rtl_kernel_wizard_1_ex/rtl_kernel_wizard_1_ex.ipdefs/ip_repo2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2210ab4_ARCHIVE_LOCATION">/home/aisaacson/work/sarao/timing/project_1/project_1.ipdefs/rtl_kernel_wizard_1_ex/rtl_kernel_wizard_1_ex.ipdefs/ip_repo2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@309c6788_ARCHIVE_LOCATION">/home/aisaacson/work/sarao/timing/project_1/project_1.ipdefs/rtl_kernel_wizard_1_ex/rtl_kernel_wizard_1_ex.ipdefs/ip_repo2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1889002c_ARCHIVE_LOCATION">/home/aisaacson/work/sarao/timing/project_1/project_1.ipdefs/rtl_kernel_wizard_1_ex/rtl_kernel_wizard_1_ex.ipdefs/ip_repo2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@30ad447b_ARCHIVE_LOCATION">/home/aisaacson/work/sarao/timing/project_1/project_1.ipdefs/rtl_kernel_wizard_1_ex/rtl_kernel_wizard_1_ex.ipdefs/ip_repo2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3897a878_ARCHIVE_LOCATION">/home/aisaacson/work/sarao/timing/project_1/project_1.ipdefs/rtl_kernel_wizard_1_ex/rtl_kernel_wizard_1_ex.ipdefs/ip_repo2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@795f3e5d_ARCHIVE_LOCATION">/home/aisaacson/work/sarao/timing/project_1/project_1.ipdefs/rtl_kernel_wizard_1_ex/rtl_kernel_wizard_1_ex.ipdefs/ip_repo2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@24d56b02_ARCHIVE_LOCATION">/home/aisaacson/work/sarao/timing/project_1/project_1.ipdefs/rtl_kernel_wizard_1_ex/rtl_kernel_wizard_1_ex.ipdefs/ip_repo2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3e2a00d7_ARCHIVE_LOCATION">/home/aisaacson/work/sarao/timing/project_1/project_1.ipdefs/rtl_kernel_wizard_1_ex/rtl_kernel_wizard_1_ex.ipdefs/ip_repo2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4bf3ded0_ARCHIVE_LOCATION">/home/aisaacson/work/sarao/timing/project_1/project_1.ipdefs/rtl_kernel_wizard_1_ex/rtl_kernel_wizard_1_ex.ipdefs/ip_repo2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@477ef2a1_ARCHIVE_LOCATION">/home/aisaacson/work/sarao/timing/project_1/project_1.ipdefs/rtl_kernel_wizard_1_ex/rtl_kernel_wizard_1_ex.ipdefs/ip_repo2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@627a0bc9_ARCHIVE_LOCATION">/home/aisaacson/work/sarao/timing/project_1/project_1.ipdefs/rtl_kernel_wizard_1_ex/rtl_kernel_wizard_1_ex.ipdefs/ip_repo2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@ab309b_ARCHIVE_LOCATION">/home/aisaacson/work/sarao/timing/project_1/project_1.ipdefs/rtl_kernel_wizard_1_ex/rtl_kernel_wizard_1_ex.ipdefs/ip_repo2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@d302288_ARCHIVE_LOCATION">/home/aisaacson/work/sarao/timing/project_1/project_1.ipdefs/rtl_kernel_wizard_1_ex/rtl_kernel_wizard_1_ex.ipdefs/ip_repo2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@677cf29a_ARCHIVE_LOCATION">/home/aisaacson/work/sarao/timing/project_1/project_1.ipdefs/rtl_kernel_wizard_1_ex/rtl_kernel_wizard_1_ex.ipdefs/ip_repo2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@47cf74e5_ARCHIVE_LOCATION">/home/aisaacson/work/sarao/timing/project_1/project_1.ipdefs/rtl_kernel_wizard_1_ex/rtl_kernel_wizard_1_ex.ipdefs/ip_repo2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@19bdabb7_ARCHIVE_LOCATION">/home/aisaacson/work/sarao/timing/project_1/project_1.ipdefs/rtl_kernel_wizard_1_ex/rtl_kernel_wizard_1_ex.ipdefs/ip_repo2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@50ab88ad_ARCHIVE_LOCATION">/home/aisaacson/work/sarao/timing/project_1/project_1.ipdefs/rtl_kernel_wizard_1_ex/rtl_kernel_wizard_1_ex.ipdefs/ip_repo2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@467514d8_ARCHIVE_LOCATION">/home/aisaacson/work/sarao/timing/project_1/project_1.ipdefs/rtl_kernel_wizard_1_ex/rtl_kernel_wizard_1_ex.ipdefs/ip_repo2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@20fb6ee0_ARCHIVE_LOCATION">/home/aisaacson/work/sarao/timing/project_1/project_1.ipdefs/rtl_kernel_wizard_1_ex/rtl_kernel_wizard_1_ex.ipdefs/ip_repo2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3dc59153_ARCHIVE_LOCATION">/home/aisaacson/work/sarao/timing/project_1/project_1.ipdefs/rtl_kernel_wizard_1_ex/rtl_kernel_wizard_1_ex.ipdefs/ip_repo2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3682710c_ARCHIVE_LOCATION">/home/aisaacson/work/sarao/timing/project_1/project_1.ipdefs/rtl_kernel_wizard_1_ex/rtl_kernel_wizard_1_ex.ipdefs/ip_repo2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2888c7f2_ARCHIVE_LOCATION">/home/aisaacson/work/sarao/timing/project_1/project_1.ipdefs/rtl_kernel_wizard_1_ex/rtl_kernel_wizard_1_ex.ipdefs/ip_repo2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@c68d214_ARCHIVE_LOCATION">/home/aisaacson/work/sarao/timing/project_1/project_1.ipdefs/rtl_kernel_wizard_1_ex/rtl_kernel_wizard_1_ex.ipdefs/ip_repo2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5e405c62_ARCHIVE_LOCATION">/home/aisaacson/work/sarao/timing/project_1/project_1.ipdefs/rtl_kernel_wizard_1_ex/rtl_kernel_wizard_1_ex.ipdefs/ip_repo2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3fc161cd_ARCHIVE_LOCATION">/home/aisaacson/work/sarao/timing/project_1/project_1.ipdefs/rtl_kernel_wizard_1_ex/rtl_kernel_wizard_1_ex.ipdefs/ip_repo2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4bf55bff_ARCHIVE_LOCATION">/home/aisaacson/work/sarao/timing/project_1/project_1.ipdefs/rtl_kernel_wizard_1_ex/rtl_kernel_wizard_1_ex.ipdefs/ip_repo2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@228cdbab_ARCHIVE_LOCATION">/home/aisaacson/work/sarao/timing/project_1/project_1.ipdefs/rtl_kernel_wizard_1_ex/rtl_kernel_wizard_1_ex.ipdefs/ip_repo2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2cff76db_ARCHIVE_LOCATION">/home/aisaacson/work/sarao/timing/project_1/project_1.ipdefs/rtl_kernel_wizard_1_ex/rtl_kernel_wizard_1_ex.ipdefs/ip_repo2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@73534f9a_ARCHIVE_LOCATION">/home/aisaacson/work/sarao/timing/project_1/project_1.ipdefs/rtl_kernel_wizard_1_ex/rtl_kernel_wizard_1_ex.ipdefs/ip_repo2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@29a0d453_ARCHIVE_LOCATION">/home/aisaacson/work/sarao/timing/project_1/project_1.ipdefs/rtl_kernel_wizard_1_ex/rtl_kernel_wizard_1_ex.ipdefs/ip_repo2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7a72a160_ARCHIVE_LOCATION">/home/aisaacson/work/sarao/timing/project_1/project_1.ipdefs/rtl_kernel_wizard_1_ex/rtl_kernel_wizard_1_ex.ipdefs/ip_repo2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5538e566_ARCHIVE_LOCATION">/home/aisaacson/work/sarao/timing/project_1/project_1.ipdefs/rtl_kernel_wizard_1_ex/rtl_kernel_wizard_1_ex.ipdefs/ip_repo2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3d5260d5_ARCHIVE_LOCATION">/home/aisaacson/work/sarao/timing/project_1/project_1.ipdefs/rtl_kernel_wizard_1_ex/rtl_kernel_wizard_1_ex.ipdefs/ip_repo2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@528f704a_ARCHIVE_LOCATION">/home/aisaacson/work/sarao/timing/project_1/project_1.ipdefs/rtl_kernel_wizard_1_ex/rtl_kernel_wizard_1_ex.ipdefs/ip_repo2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@995d9da_ARCHIVE_LOCATION">/home/aisaacson/work/sarao/timing/project_1/project_1.ipdefs/rtl_kernel_wizard_1_ex/rtl_kernel_wizard_1_ex.ipdefs/ip_repo2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@91d04da_ARCHIVE_LOCATION">/home/aisaacson/work/sarao/timing/project_1/project_1.ipdefs/rtl_kernel_wizard_1_ex/rtl_kernel_wizard_1_ex.ipdefs/ip_repo2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@8489d4_ARCHIVE_LOCATION">/home/aisaacson/work/sarao/timing/project_1/project_1.ipdefs/rtl_kernel_wizard_1_ex/rtl_kernel_wizard_1_ex.ipdefs/ip_repo2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@362ce76c_ARCHIVE_LOCATION">/home/aisaacson/work/sarao/timing/project_1/project_1.ipdefs/rtl_kernel_wizard_1_ex/rtl_kernel_wizard_1_ex.ipdefs/ip_repo2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@21ada3d6_ARCHIVE_LOCATION">/home/aisaacson/work/sarao/timing/project_1/project_1.ipdefs/rtl_kernel_wizard_1_ex/rtl_kernel_wizard_1_ex.ipdefs/ip_repo2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@33c540de_ARCHIVE_LOCATION">/home/aisaacson/work/sarao/timing/project_1/project_1.ipdefs/rtl_kernel_wizard_1_ex/rtl_kernel_wizard_1_ex.ipdefs/ip_repo2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5da245b5_ARCHIVE_LOCATION">/home/aisaacson/work/sarao/timing/project_1/project_1.ipdefs/rtl_kernel_wizard_1_ex/rtl_kernel_wizard_1_ex.ipdefs/ip_repo2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@42211bcb_ARCHIVE_LOCATION">/home/aisaacson/work/sarao/timing/project_1/project_1.ipdefs/rtl_kernel_wizard_1_ex/rtl_kernel_wizard_1_ex.ipdefs/ip_repo2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4d0954a2_ARCHIVE_LOCATION">/home/aisaacson/work/sarao/timing/project_1/project_1.ipdefs/rtl_kernel_wizard_1_ex/rtl_kernel_wizard_1_ex.ipdefs/ip_repo2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@d220f67_ARCHIVE_LOCATION">/home/aisaacson/work/sarao/timing/project_1/project_1.ipdefs/rtl_kernel_wizard_1_ex/rtl_kernel_wizard_1_ex.ipdefs/ip_repo2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2f38ea4c_ARCHIVE_LOCATION">/home/aisaacson/work/sarao/timing/project_1/project_1.ipdefs/rtl_kernel_wizard_1_ex/rtl_kernel_wizard_1_ex.ipdefs/ip_repo2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@477e5e2d_ARCHIVE_LOCATION">/home/aisaacson/work/sarao/timing/project_1/project_1.ipdefs/rtl_kernel_wizard_1_ex/rtl_kernel_wizard_1_ex.ipdefs/ip_repo2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@77afbbe6_ARCHIVE_LOCATION">/home/aisaacson/work/sarao/timing/project_1/project_1.ipdefs/rtl_kernel_wizard_1_ex/rtl_kernel_wizard_1_ex.ipdefs/ip_repo2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4d57c2e8_ARCHIVE_LOCATION">/home/aisaacson/work/sarao/timing/project_1/project_1.ipdefs/rtl_kernel_wizard_1_ex/rtl_kernel_wizard_1_ex.ipdefs/ip_repo2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1ad2fc0c_ARCHIVE_LOCATION">/home/aisaacson/work/sarao/timing/project_1/project_1.ipdefs/rtl_kernel_wizard_1_ex/rtl_kernel_wizard_1_ex.ipdefs/ip_repo2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@218162e6_ARCHIVE_LOCATION">/home/aisaacson/work/sarao/timing/project_1/project_1.ipdefs/rtl_kernel_wizard_1_ex/rtl_kernel_wizard_1_ex.ipdefs/ip_repo2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@21c30b90_ARCHIVE_LOCATION">/home/aisaacson/work/sarao/timing/project_1/project_1.ipdefs/rtl_kernel_wizard_1_ex/rtl_kernel_wizard_1_ex.ipdefs/ip_repo2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4d3bd83d_ARCHIVE_LOCATION">/home/aisaacson/work/sarao/timing/project_1/project_1.ipdefs/rtl_kernel_wizard_1_ex/rtl_kernel_wizard_1_ex.ipdefs/ip_repo2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@27e935ad_ARCHIVE_LOCATION">/home/aisaacson/work/sarao/timing/project_1/project_1.ipdefs/rtl_kernel_wizard_1_ex/rtl_kernel_wizard_1_ex.ipdefs/ip_repo2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@74a657a0_ARCHIVE_LOCATION">/home/aisaacson/work/sarao/timing/project_1/project_1.ipdefs/rtl_kernel_wizard_1_ex/rtl_kernel_wizard_1_ex.ipdefs/ip_repo2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@27173fff_ARCHIVE_LOCATION">/home/aisaacson/work/sarao/timing/project_1/project_1.ipdefs/rtl_kernel_wizard_1_ex/rtl_kernel_wizard_1_ex.ipdefs/ip_repo2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@b05cfe1_ARCHIVE_LOCATION">/home/aisaacson/work/sarao/timing/project_1/project_1.ipdefs/rtl_kernel_wizard_1_ex/rtl_kernel_wizard_1_ex.ipdefs/ip_repo2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3dc51e1a_ARCHIVE_LOCATION">/home/rvw/work/mydev/alveo/ref_designs/udp_core/timing_vivado_2021_1_DRP_Init_250MHz_28_9_2021/project_1/project_1.ipdefs/rtl_kernel_wizard_1_ex/rtl_kernel_wizard_1_ex.ipdefs/ip_repo2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@76f4ac18_ARCHIVE_LOCATION">/home/rvw/work/mydev/alveo/ref_designs/udp_core/timing_vivado_2021_1_DRP_Init_250MHz_28_9_2021/project_1/project_1.ipdefs/rtl_kernel_wizard_1_ex/rtl_kernel_wizard_1_ex.ipdefs/ip_repo2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@13e905d8_ARCHIVE_LOCATION">/home/rvw/work/mydev/alveo/ref_designs/udp_core/timing_vivado_2021_1_DRP_Init_250MHz_28_9_2021/project_1/project_1.ipdefs/rtl_kernel_wizard_1_ex/rtl_kernel_wizard_1_ex.ipdefs/ip_repo2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@14a1ff66_ARCHIVE_LOCATION">/home/rvw/work/mydev/alveo/ref_designs/udp_core/timing_vivado_2021_1_DRP_Init_250MHz_28_9_2021/project_1/project_1.ipdefs/rtl_kernel_wizard_1_ex/rtl_kernel_wizard_1_ex.ipdefs/ip_repo2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@dc30d21_ARCHIVE_LOCATION">/home/rvw/work/mydev/alveo/ref_designs/udp_core/timing_vivado_2021_1_DRP_Init_250MHz_28_9_2021/project_1/project_1.ipdefs/rtl_kernel_wizard_1_ex/rtl_kernel_wizard_1_ex.ipdefs/ip_repo2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@40b446cf_ARCHIVE_LOCATION">/home/rvw/work/mydev/alveo/ref_designs/udp_core/timing_vivado_2021_1_DRP_Init_250MHz_28_9_2021/project_1/project_1.ipdefs/rtl_kernel_wizard_1_ex/rtl_kernel_wizard_1_ex.ipdefs/ip_repo2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@67f9984_ARCHIVE_LOCATION">/home/rvw/work/mydev/alveo/ref_designs/udp_core/timing_vivado_2021_1_DRP_Init_250MHz_28_9_2021/project_1/project_1.ipdefs/rtl_kernel_wizard_1_ex/rtl_kernel_wizard_1_ex.ipdefs/ip_repo2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@77bcb5b7_ARCHIVE_LOCATION">/home/rvw/work/mydev/alveo/ref_designs/udp_core/timing_vivado_2021_1_DRP_Init_250MHz_28_9_2021/project_1/project_1.ipdefs/rtl_kernel_wizard_1_ex/rtl_kernel_wizard_1_ex.ipdefs/ip_repo2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2e92e0fa_ARCHIVE_LOCATION">/home/rvw/work/mydev/alveo/ref_designs/udp_core/timing_vivado_2021_1_DRP_Init_250MHz_28_9_2021/project_1/project_1.ipdefs/rtl_kernel_wizard_1_ex/rtl_kernel_wizard_1_ex.ipdefs/ip_repo2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4d50eb4e_ARCHIVE_LOCATION">/home/rvw/work/mydev/alveo/ref_designs/udp_core/timing_vivado_2021_1_DRP_Init_250MHz_28_9_2021/project_1/project_1.ipdefs/rtl_kernel_wizard_1_ex/rtl_kernel_wizard_1_ex.ipdefs/ip_repo2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@29cd4e74_ARCHIVE_LOCATION">/home/rvw/work/mydev/alveo/ref_designs/udp_core/timing_vivado_2021_1_DRP_Init_250MHz_28_9_2021/project_1/project_1.ipdefs/rtl_kernel_wizard_1_ex/rtl_kernel_wizard_1_ex.ipdefs/ip_repo2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@71e58b9a_ARCHIVE_LOCATION">/home/rvw/work/mydev/alveo/ref_designs/udp_core/timing_vivado_2021_1_DRP_Init_250MHz_28_9_2021/project_1/project_1.ipdefs/rtl_kernel_wizard_1_ex/rtl_kernel_wizard_1_ex.ipdefs/ip_repo2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2dd656db_ARCHIVE_LOCATION">/home/rvw/work/mydev/alveo/ref_designs/udp_core/timing_vivado_2021_1_DRP_Init_250MHz_28_9_2021/project_1/project_1.ipdefs/rtl_kernel_wizard_1_ex/rtl_kernel_wizard_1_ex.ipdefs/ip_repo2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@25f70572_ARCHIVE_LOCATION">/home/rvw/work/mydev/alveo/ref_designs/udp_core/timing_vivado_2021_1_DRP_Init_250MHz_28_9_2021/project_1/project_1.ipdefs/rtl_kernel_wizard_1_ex/rtl_kernel_wizard_1_ex.ipdefs/ip_repo2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@501ca7cc_ARCHIVE_LOCATION">/home/rvw/work/mydev/alveo/ref_designs/udp_core/timing_vivado_2021_1_DRP_Init_250MHz_28_9_2021/project_1/project_1.ipdefs/rtl_kernel_wizard_1_ex/rtl_kernel_wizard_1_ex.ipdefs/ip_repo2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1e3bbc09_ARCHIVE_LOCATION">/home/rvw/work/mydev/alveo/ref_designs/udp_core/timing_vivado_2021_1_DRP_Init_250MHz_28_9_2021/project_1/project_1.ipdefs/rtl_kernel_wizard_1_ex/rtl_kernel_wizard_1_ex.ipdefs/ip_repo2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3db9cd67_ARCHIVE_LOCATION">/home/rvw/work/mydev/alveo/ref_designs/udp_core/timing_vivado_2021_1_DRP_Init_250MHz_28_9_2021/project_1/project_1.ipdefs/rtl_kernel_wizard_1_ex/rtl_kernel_wizard_1_ex.ipdefs/ip_repo2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@144711f3_ARCHIVE_LOCATION">/home/rvw/work/mydev/alveo/ref_designs/udp_core/timing_vivado_2021_1_DRP_Init_250MHz_28_9_2021/project_1/project_1.ipdefs/rtl_kernel_wizard_1_ex/rtl_kernel_wizard_1_ex.ipdefs/ip_repo2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@77c93dfb_ARCHIVE_LOCATION">/home/rvw/work/mydev/alveo/ref_designs/udp_core/timing_vivado_2021_1_DRP_Init_250MHz_28_9_2021/project_1/project_1.ipdefs/rtl_kernel_wizard_1_ex/rtl_kernel_wizard_1_ex.ipdefs/ip_repo2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@c9d32a5_ARCHIVE_LOCATION">/home/rvw/work/mydev/alveo/ref_designs/udp_core/timing_vivado_2021_1_DRP_Init_250MHz_28_9_2021/project_1/project_1.ipdefs/rtl_kernel_wizard_1_ex/rtl_kernel_wizard_1_ex.ipdefs/ip_repo2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@55e588f4_ARCHIVE_LOCATION">/home/rvw/work/mydev/alveo/ref_designs/udp_core/timing_vivado_2021_1_DRP_Init_250MHz_28_9_2021/project_1/project_1.ipdefs/rtl_kernel_wizard_1_ex/rtl_kernel_wizard_1_ex.ipdefs/ip_repo2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@79d2b883_ARCHIVE_LOCATION">/home/rvw/work/mydev/alveo/ref_designs/udp_core/timing_vivado_2021_1_DRP_Init_250MHz_28_9_2021/project_1/project_1.ipdefs/rtl_kernel_wizard_1_ex/rtl_kernel_wizard_1_ex.ipdefs/ip_repo2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@97fbedb_ARCHIVE_LOCATION">/home/aisaacson/work/sarao/timing/project_1/project_1.ipdefs/ip_repo2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4ad88490_ARCHIVE_LOCATION">/home/aisaacson/work/sarao/timing/project_1/project_1.ipdefs/ip_repo2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7ae9e2b7_ARCHIVE_LOCATION">/home/aisaacson/work/sarao/timing/project_1/project_1.ipdefs/ip_repo2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@411c457a_ARCHIVE_LOCATION">/home/aisaacson/work/sarao/timing/project_1/project_1.ipdefs/ip_repo2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@e77a8c4_ARCHIVE_LOCATION">/home/aisaacson/work/sarao/timing/project_1/project_1.ipdefs/ip_repo2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4dbb8a69_ARCHIVE_LOCATION">/home/aisaacson/work/sarao/timing/project_1/project_1.ipdefs/ip_repo2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4096cb2e_ARCHIVE_LOCATION">/home/aisaacson/work/sarao/timing/project_1/project_1.ipdefs/ip_repo2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@759f05dd_ARCHIVE_LOCATION">/home/aisaacson/work/sarao/timing/project_1/project_1.ipdefs/ip_repo2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3d3e2319_ARCHIVE_LOCATION">/home/aisaacson/work/sarao/timing/project_1/project_1.ipdefs/ip_repo2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@53d9497d_ARCHIVE_LOCATION">/home/aisaacson/work/sarao/timing/project_1/project_1.ipdefs/ip_repo2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@160f8bde_ARCHIVE_LOCATION">/home/aisaacson/work/sarao/timing/project_1/project_1.ipdefs/ip_repo2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2eb8c0d1_ARCHIVE_LOCATION">/home/aisaacson/work/sarao/timing/project_1/project_1.ipdefs/ip_repo2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6624a903_ARCHIVE_LOCATION">/home/aisaacson/work/sarao/timing/project_1/project_1.ipdefs/ip_repo2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@425db3ba_ARCHIVE_LOCATION">/home/aisaacson/work/sarao/timing/project_1/project_1.ipdefs/ip_repo2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@40a49cd3_ARCHIVE_LOCATION">/home/aisaacson/work/sarao/timing/project_1/project_1.ipdefs/ip_repo2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6afe72da_ARCHIVE_LOCATION">/home/aisaacson/work/sarao/timing/project_1/project_1.ipdefs/ip_repo2</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2021.1</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="027369aa"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="63635ebf"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="1058c7e1"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="818aac91"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="ab7dc934"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="c84035ad"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
