*********************************************************************************
Commit: 7c551934368eb37bfe4068d05d57740453fe5439 
*********************************************************************************

[BoardPkg], [PlatformPkg]

  [MTL_M]Board Support for MTL_M Config3 RVP
  
  [Feature Description]
  contains MTL_M Config3 Gpio Mapping changes
  
  Package/Module: BoardPkg
  
  [Impacted Platform]
  MeteorLake-M
  
  Hsd-es-id: 16017697601
  Change-Id: I93c8b29a4561bc4f46392d09b29818b0d42d8eec
  Original commit hash: 1bcf223bcb12b3dcb25b6fc3840442978975e242
  
  MeteorLakeBoardPkg/BoardPkg.dsc
  MeteorLakeBoardPkg/Include/PlatformBoardId.h
  MeteorLakeBoardPkg/Library/PeiBoardConfigLib/PeiBoardConfigLib.c
  MeteorLakeBoardPkg/Library/PeiDxeBoardIdsLib/PeiDxeBoardIdsLib.c
  MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/BoardVpdPcdInit.dsc
  MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlMLp5xConf3Rvp.dsc
  MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
  MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
  MeteorLakePlatSamplePkg/Library/PeiDxeBoardIdsLib/PeiDxeBoardIdsLib.c
  MeteorLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: sku

*********************************************************************************
Commit: 5e03d7c1c30c16bd6f3e2bc6586e19b5483662e0 
*********************************************************************************

[BoardPkg], [ASL]

  MTLP Request to add new HWID for ICCWDT devIce for MTL platform
  
  [Feature Description]
  Adding new HWID for ICCWDT device for MTL platform
  
  Package/Module: MeteorLakeBoardPkg
  
  [Impacted Platform]
  MTL
  
  Hsd-es-id: 16015534594
  Change-Id: I8b04fdbc1eed72692350548033cd86214e311ab9
  Original commit hash: 1258f00e781cd99e7c0f5729993a105634752a9c
  
  MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/LpcDev.asl
  MeteorLakeBoardPkg/Acpi/BoardAcpiDxe/Dsdt/LPC_DEV.ASL
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: HW

*********************************************************************************
Commit: 9cecddab7c4bda586d7f76d1040f0058abf7cd58 
*********************************************************************************

[BoardPkg], [ASL]

  Adding support for new WLAN discrete module (CNVd) - GalePeak (GaP)
  
  [Feature Description]
  Add support for GaP module and PLDR flow.
  
  Package/Module: MeteorLakeBoardPkg, MeteorLakePlatSamplePkg
  
  [Impacted Platform]
  MTL
  
  Hsd-es-id: 16015974497, 16016258344, 16017417019
  Change-Id: I0aac1fe6afc72dce70950d6bb89445fd68b11235
  Original commit hash: e672e1fae3edf8d11a4a5fc2435a406c7657bf52
  
  MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/BtFeatureDsm.asl
  MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/BtReset.asl
  MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/DiscreteConnectivity.asl
  MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/IntelWifiFeatureDsm.asl
  MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
  MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/Wifi.asl
  MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciMtlPDdr5SODimmB2bHsioRvp.asl
  MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciMtlPDdr5SODimmSbsRvp.asl
  MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciMtlPLp5xAep.asl
  MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciMtlS03Rvp.asl
  MeteorLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
  MeteorLakeBoardPkg/Acpi/AdvancedAcpiDxe/AdvancedAcpiDxe.inf
  MeteorLakeBoardPkg/BoardPkg.dec
  MeteorLakeBoardPkg/Include/PlatformNvsAreaDef.h
  MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/BoardVpdPcd.dec
  MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/BoardVpdPcdInit.dsc
  MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlMLp5xAep.dsc
  MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlMLp5xAepp.dsc
  MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlMLp5xConf1Rvp.dsc
  MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlMLp5xConf2Rvp.dsc
  MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlMLp5xPmicRvp.dsc
  MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlPDdr5Crb.dsc
  MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlPDdr5SODimmB2bHsioRvp.dsc
  MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlPDdr5SODimmSbsPpvRvp.dsc
  MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlPDdr5SODimmSbsRvp.dsc
  MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlPLp5Gcs.dsc
  MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlPLp5xAep.dsc
  MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlPLp5xT3Rvp.dsc
  MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlPLp5xT4Rvp.dsc
  MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlPSDdr5Crb.dsc
  MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlPSDdr5DpHdmiRvp.dsc
  MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlPSDdr5OnlyDpRvp.dsc
  MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlPSDdr5Ppv.dsc
  MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlPSDdr5Rvp.dsc
  MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlSHsioRvp.dsc
  MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlSOcRvp.dsc
  MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlSSODimm1DEvcrb.dsc
  MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlSSimics.dsc
  MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlSUDimm1DEvcrb.dsc
  MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlSUDimm2DEvcrb.dsc
  MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlSimics.dsc
  MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
  MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: sku

*********************************************************************************
Commit: 22b7546cf53de57cb48661b5be0460f043906119 
*********************************************************************************

[SiliconPkg]

  Add the missed MTL IOE stepID check for Silicon WA
  
  [Issue Description] or [Feature Description]
  MTL IOE stepID check is missed for some of Silicon WA
  
  [Resolution]
  Added the missed MTL IOE stepID check for Silicon WA
  
  Package/Module: MtlSoc
  
  [Impacted Platform]
  MTL
  
  Hsd-es-id: 16017748056, 16017748107
  Change-Id: If5d62f4cbe97fd324f86b67d95947d02442836d1
  Original commit hash: c1eb997b807914173738a83c9fd286a5cfa71c06
  
  ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocRootPorts.c
  ClientOneSiliconPkg/Fru/MtlSoc/Tcss/LibraryPrivate/PeiTcssInitFruLib/PeiTcssInitFruLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: step

*********************************************************************************
Commit: f11bec3855bb81be9118fee057594dce9187728d 
*********************************************************************************

[SiliconPkg]

  [LNL]Fixing some BIOS logs are not match between PEI32 and PEI64 BIOS
  
  [Issue Description]
  Some BIOS logs are not aligned between PEI32 and PEI64 BIOS.
  1.MemoryS3Datahob base and size.
  2.SKipIGfxprogramming.
  3.HdaPciBase.
  4.MicrocodeRegionBase and MicrocodeRegionSize.
  
  [Resolution]
  1.Fixed debug messages output format.
  2.Initialzed data structures before use.
  
  Package/Module:
  LunarLakeFspPkg/Library
  ClientOneSiliconPkg/Fru
  ClientOneSiliconPkg/IpBlock
  
  [Impacted Platform]
  ALL
  
  Hsd-es-id: 15011721031
  Change-Id: I512af7340bf376d811e116b302132b4001ba3b99
  Original commit hash: 6b5d371219fcef50c3cd3db90e0aef118344a43b
  
  ClientOneSiliconPkg/IpBlock/Hda/LibraryPrivate/PeiAceInitLib/PeiAceInitLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: LNL

*********************************************************************************
Commit: 3344fe391a93c8a74f263886a72daa6c7364402e 
*********************************************************************************

[SiliconPkg]

  [MTL-M MTL-P | LP5] Resolve MRC Read Leveling Failure Caused By ECT
  Change
  
  [Issue Description]
  MRC fails LP5 Read Leveling with no DQS toggles detected on some bytes.
  This issue is not seen when a Jedec Reset is performed at the end of
  LP5 Early Command Training (ECT).
  
  [Resolution]
  Added back the Jedec Reset at the end of LP5 ECT to ensure that the
  command bus is in a known working state before moving on to other
  training steps.
  
  Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl
  
  [Impacted Platform]
  M, P
  
  Hsd-es-id: 22015647323
  Change-Id: Iff3e6f703577bb41be1918ab15ce7711e0c3382f
  Original commit hash: 0d25e1f2e7f4ef4160b04b2e792ec0d6d16b0675
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: step

*********************************************************************************
Commit: 927f4f3221c4154465e1b41a093c80b0b956a5bc 
*********************************************************************************

[PCH]

  [LNL-MX] [ECC] GUID is duplicate - 2
  
  [Issue Description]
  [LNL-MX] [ECC] GUID is duplicate in
  "PchSmiDispatcher.inf" and "SmiDispatcherIbl.inf"
  
  [Resolution]
  Creating a new GUID for the duplicate one in
  one of the ".inf".
  
  Package/Module:ClientOneSiliconPkg
  
  [Impacted Platform]
  LNL
  
  Hsd-es-id: 15011722151
  Change-Id: Id4d09be7eacd3e8795575e9896470d270abde106
  Original commit hash: 76453467813a91102fcb6293663c7c38d900395a
  
  ClientOneSiliconPkg/Pch/PchSmiDispatcher/Smm/PchSmiDispatcher.inf
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: LNL

*********************************************************************************
Commit: bca7daaf36edccae020efdab5ccedeb716f29e1a 
*********************************************************************************

[SiliconPkg]

  [MTL] Add support for MTL SOC and IOE Die stepID definition
  
  [Issue Description]
  Some of MTL SoC and IOE stepID string was not added
  
  [Resolution]
  Added the missed MTL SoC and IOE stepID string.
  
  Package/Module: MtlSoc
  
  [Impacted Platform]
  MTL
  
  Hsd-es-id: 16017710310
  Change-Id: If86e7af26811f6b916357356e380b6cbc24a882f
  Original commit hash: bbfdeacdf3440763806c478560a975b578e5863d
  
  ClientOneSiliconPkg/Fru/MtlSoc/Include/Library/MtlSocInfoLib.h
  ClientOneSiliconPkg/Fru/MtlSoc/Library/MtlSocInfoLib/MtlSocInfoLibCommon.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: step

*********************************************************************************
Commit: 7b2a77d339ee6815439324fb57e789a49e015b57 
*********************************************************************************


  [LNL-MX] Line 731 Deadcode in MiscCommonSmbiosFunction function
  
  [Issue Description]
  Logically deadcode in MiscCommonSmbiosFunction function.
  File:
  ClientSmbiosFeaturePkg/SmbiosMiscDxe/SmbiosMiscEntryPoint.c
  Line: 731
  
  [Resolution]
  1. Remove condition which causes dead code.
  2. Check pointer if it is NULL before incrementing it.
  
  Package/Module:
  ClientSmbiosFeaturePkg/SmbiosMiscDxe
  
  [Impacted Platform]
  ALL
  
  Hsd-es-id: 16017528797
  Change-Id: Ie473c4cc050bfeab8163dbe3e8b93f5a650a37b3
  Original commit hash: 34a8bb4a88ca78239b329a9f723c5ceb04c5efba
  
  Features/ClientSmbiosFeaturePkg/SmbiosMiscDxe/SmbiosMiscEntryPoint.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: LNL

*********************************************************************************
Commit: 84945ed363164ecdb97d4b730ebd1b64ed9070b0 
*********************************************************************************


  [LNL-MX] Line 728 Deadcode in MiscCommonSmbiosFunction function
  
  [Issue Description]
  Logically deadcode in MiscCommonSmbiosFunction function.
  File:
  ClientSmbiosFeaturePkg/SmbiosMiscDxe/SmbiosMiscEntryPoint.c
  Line: 728
  
  [Resolution]
  Remove condition which causes dead code.
  
  Package/Module:
  ClientSmbiosFeaturePkg/SmbiosMiscDxe
  
  [Impacted Platform]
  ALL
  
  Hsd-es-id: 16017588783
  Change-Id: I59f837352912d477c3a2e10c9d7ecd4a0dd94850
  Original commit hash: 385b54467d059996ad9808ae0d9e8fe8b7ab0054
  
  Features/ClientSmbiosFeaturePkg/SmbiosMiscDxe/SmbiosMiscEntryPoint.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: LNL

*********************************************************************************
Commit: 05fde64a3f90b41b3cda0c0834c47ab3c63cd7bd 
*********************************************************************************

[BoardPkg]

  Update MTL-PS GPIOs
  
  [Feature Description]
  Update MTL-PS GPIOs
  
  Package/Module: GPIO
  
  [Impacted Platform]
  MTL-PS
  
  Hsd-es-id: 1509151828
  Change-Id: I8ba7fc3f9d01ee94ab3c0b0e4f9dd644beb8ed18
  Original commit hash: edf67992890f2160430d1051d3984669fcb82cc2
  
  MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlPSDdr5Crb.dsc
  MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlPSDdr5Ppv.dsc
  MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlPSDdr5Rvp.dsc
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: sku

*********************************************************************************
Commit: 33e4b074a7d7800a6a8b326f9389a80a34725ae7 
*********************************************************************************

[SA]

  [LNL-M | LP5] Simics boot ASSERT in BaseSiConfigBlockLib
  
  [Issue Description]
  BIOS boot hits ASSERT (Status = Invalid Parameter) in BaseSiConfigBlockLib.
  This happens because MEMORY_CONFIGURATION size is not a multiple of DWORDs.
  The issue was introduced in MRC 0.0.15.53 - [LNL-M | LP5] LNL MRC - Mimic WC display pattern in IPQ.
  One byte (MimicWcDisaplayInIpq) was added, without padding bytes.
  
  [Resolution]
  - Add 3 padding bytes at the end of MEMORY_CONFIGURATION to keep the size being multiple of DWORDs.
  - Ensure MEMORY_CONFIGURATION.MimicWcDisaplayInIpq and MrcInput.MimicWcDisaplayInIpq are in sync.
  - Add debug prints to show the size of 3 MRC-related config blocks, to speed up debug of such issues.
  
  [Impacted Platform]
  all
  
  Hsd-es-id: 14017283142
  Change-Id: Idd005dfe9c3778d363f8e4c9c249e4bbc7b028e3
  Original commit hash: e9a081c1ef77c0dde64879a7fc20d1a5b163032c
  
  ClientOneSiliconPkg/SystemAgent/Library/PeiSaPolicyLib/PeiSaPolicyLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: LNL

*********************************************************************************
Commit: ce45910fcbc715d8b94b07f26eb8c5fa2d11d28f 
*********************************************************************************

[SiliconPkg]

  [LNL] Clean LNL TCSS IP unsupport WA in Simics VP
  
  [Feature Description]
  1. Enabled xHCI only. PCIe RPs and DMA are disabled by default until
  SIMICS supports TBT feature.
  2. Removed the TCSS WA to skip TCSS support.
  3. Added additional check for MultiPhaseSiInit when registering PPI
  Notify for TCSS PEI Init Done.
  
  Package/Module: ClientOneSiliconPkg
  
  [Impacted Platform]
  LNL
  
  Hsd-es-id: 22015431631
  Change-Id: I8b4e47da264c7c936224bc27d8793da46bcbb81f
  Original commit hash: e02847ce2cf0117ae05199275e9cbeea73b22f2c
  
  ClientOneSiliconPkg/Fsp/FspInit/Pei/FspInit.c
  ClientOneSiliconPkg/Fsp/FspInit/Pei/FspInit.inf
  ClientOneSiliconPkg/Fsp/Library/SecFspSiliconLib/SecFspSiliconLib.c
  ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbHostControllerInitLib/UsbHostControllerInit.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: LNL

*********************************************************************************
Commit: c81342343ac75858e00caaceba65d79f558e1817 
*********************************************************************************

[BoardPkg]

  Unable to enumerate PCIe PXPB pcie1.port2 with 2x2 Lane Reversal
  
  [Issue Description]
  With 2x2 lane revarsal for port PXPB, pcie1.port2 doesn't enumerate
  CLK_REQ map clk_req is disabled for that port and GPP_C_5 stayed low.
  
  [Resolution]
  Updated WwanPerstGpioPolarity to active high
  
  Package/Module: MeteorLakeBoardPkg
  
  [Impacted Platform]
  MTL-P
  
  Hsd-es-id: 14016765065
  Change-Id: I62ccb1831e9df70cfc64d2b7fec57c018d6f8063
  Original commit hash: f93bf871033f09ca0d640f668a348fa8d7973ade
  
  MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlPDdr5SODimmSbsPpvRvp.dsc
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: sku

*********************************************************************************
Commit: 2419245921794031a992ef14d4bdc93604e8e315 
*********************************************************************************

[BoardPkg]

  Unable to enumerate PCIe PXPB pcie1.port2 with 2x2 Lane Reversal
  
  [Issue Description]
  With 2x2 lane revarsal for port PXPB, pcie1.port2 doesn't enumerate
  CLK_REQ map clk_req is disabled for that port and GPP_C_5 stayed low.
  
  [Resolution]
  Updated WwanPerstGpioPolarity to active high
  
  Package/Module: MeteorLakeBoardPkg
  
  [Impacted Platform]
  MTL-P
  
  Hsd-es-id: 14016765065
  Change-Id: I95a330d229773ce27f73399c29318b2643585208
  Original commit hash: 1b034c8fece8446b243725ad5031c47f6bf355b7
  
  MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlPDdr5SODimmSbsPpvRvp.dsc
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: sku

*********************************************************************************
Commit: 5b09e74ea3048a2d38446fab32cb16ea6de0cef0 
*********************************************************************************

[SiliconPkg]

  [MTL-S MTL-M MTL-P | DDR5 LP5] PC 0055 hang observed running Restarts
  from Windows
  
  [Issue Description]
  PC 0055 hang observed running Restarts from Windows on MTL-P A0
  00T4 DDR5 CRB, HW Comp triggered before MRC register restore completes
  
  [Resolution]
  Perform ForceComp before Normal Mode exit during Warm, S3 and Fast boot
  Set the registers in offset range 0xe8 to 0x120 as the earliest to be
  Save and Restoring in SaveDataDdrioPerSaGv32PerByte array
  
  [Impacted Platform]
  ALL
  
  Hsd-es-id: 22015619149
  Change-Id: Iecfb3111ce63c6e6ebd08acfbc973e5d0679baf8
  Original commit hash: d2bb485ac3d91a86836ae54bb0a2ead4d442d22f
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: HW

*********************************************************************************
Commit: e7c43e1a7d8867d7c7ffda71da5b00472d6dfbd3 
*********************************************************************************

[SiliconPkg]

  [MTL-S MTL-M MTL-P | DDR5 LP5] Revert Safe Mode Configs for DDR5 and LP5
  
  [Feature Description]
  (1) MRC must disable the following power training steps by default for
  DDR5 configurations: DIMMODTT, RDODTT, RDEQT
  (2) MRC must configure a default DDR5 and LP5 SAGV work point config of
  3200 G4, 3200 G4, 3200 G4, 3200 G4
  (3) MRC must configure a default DDR5 and LP5 McSafeMode mask of 0x7FF
  
  Package/Module: ClientOneSiliconPkg/MemoryInit/Mtl
  
  [Impacted Platform]
  ALL
  
  Hsd-es-id: 22015590367
  Change-Id: Icf07b46a819a98b2b21a41a300fe097ac0d5f160
  Original commit hash: 6d899032d8cd4eb554a07f2eb70f5f3e507f8047
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Pma/MrcPmaApi.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert
  --Commit Message Contains Key Word: step

*********************************************************************************
Commit: d303fb2b8765f84ac29e8d18406d2170f3584f28 
*********************************************************************************

[SiliconPkg]

  [MTL-S MTL-M MTL-P | DDR5 LP5] MC en_srx_wr_retraining bits are not save/restored
  
  [Issue/Feature Description]
  MRC not saving/restoring MCx_CHy_CR_PM_SREF_CONTROL_REG
  without en_srx_wr_retraining register field save/restored
  WR retraining with PkgC enabled will fail after warm reset
  
  [Resolution]
  - Adding MCx_CHy_CR_PM_SREF_CONTROL_REG to save/restore MRC flow
  updating SaveDataMcPerSaGv32PerCh and MRC_REGISTER_COUNT_SAGV.
  - Deleted CR_PM_SREF_CONTROL from SROverrideList in
  RegisterOverride.py to avoid this register is removed again
  in future CRIF updates.
  
  [Impacted Platform]
  ALL
  
  Registers impacted: MC [X] Phy [ ] Both [ ]
  
  Hsd-es-id: 14017174120
  Change-Id: I6cac368ca370ab04f8926430383efac9694b6613
  Original commit hash: 4ee3493ec889217cbe9c8545639c26f710f499fe
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: future

*********************************************************************************
Commit: d9d9c64da562d4408e1d9606787d389c586ee8ae 
*********************************************************************************

[SiliconPkg]

  [MTL-S | DDR5] Search for closest low Freq in ConvertFreq2Clock
  
  [Issue/Feature Description]
  Testing hit DIVIDE 0 error. Outputs Frequency becomes 0.
  
  [Resolution]
  Search freq in ConvertFreq2Clock and choose the closest
  low Freq instead of asking for exact match.
  
  In GetChannelDimmtCK, normalize Ratio when calcuating Clock for
  CUSTOM_PROFILE.
  
  In McFrequencySet, use Outputs->Frequency to get Ratio instead
  of from Inputs->Ratio (CUSTOM_PROFILE1) as it bypasses
  the FreqMax checking and causes unmatch between Frequency and ratio.
  
  In GetChannelDimmNmode, follow XMP3.0 spec to get NMode from SPD XMP
  profile data.
  
  Package/Module:
  
  [Impacted Platform]
  MTL-S DDR5.
  
  Hsd-es-id: 15011612609
  Change-Id: I005e667bb61fbed45cda08c95af091f032473bae
  Original commit hash: df1a03a9c0471d91ea81c9484d6f62b298f4c697
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: bypass

*********************************************************************************
Commit: 5b45102f3333e4af2b09a3ac918c0b7b89515dae 
*********************************************************************************

[SiliconPkg]

  [MTL-S MTL-M MTL-P | DDR5 LP5] Enable WRVC2D, RDVC2D, RDODTT, RDEQT
  DIMMODTT training steps by default
  
  [Feature Description]
  In order to enable LP5 4267 MT/s and add stability to
  DDR5 4000 MT/s the WRVC2D, RDVC2D advanced trainings steps and
  the RDODTT, RDEQT, DIMMODTT power training steps
  
  [Resolution]
  Remove WRVC2D, RDVC2D, RDODTT, RDEQT, DIMMODTT from
  MRC_SAFE_OVERRIDE_TRAINING so these knobs take their default
  enabled values from bios menu setup options
  Set LP5 to 4267 for Safe Mode Frequency
  
  [Impacted Platform]
  ALL
  
  Hsd-es-id: 22015569349
  Change-Id: I7fa1ff6a6b2e36ff56591d33402c221f96c9b247
  Original commit hash: 66943b854101755d10b61f297e4bf345b96985fb
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Library/PeiMemPolicyLib/PeiMemPolicyLib.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Pma/MrcPmaApi.c
  MeteorLakeFspPkg/Upd/FspmUpd.dsc
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: step

*********************************************************************************
Commit: eb67e461d6759a31f161f920e05616856b2449c4 
*********************************************************************************

[SiliconPkg]

  [MTL-M MTL-P MTL-S | LP5] MR20 should be programmed to FSP-OP[0] and FSP-OP[1] during Jedec Init
  
  [Issue/Feature Description]
  Read leveling is not showing any Rdqs toggles.
  
  [Resolution]
  MR20 should be programmed to both FSP-OP0 and FSP-OP1 to bypass this issue.
  This will not harm frequency switching since MR20 is a constant value across
  frequency points.
  
  Remove unnecessary jedec reset at the end of ECT training. We only need to switch
  to high frequency and do not require a full reset.
  
  [Impacted Platform]
  Registers impacted: MR
  
  Hsd-es-id: 22015535835
  Change-Id: Ieca8ab90a73800d79301af4d735f6be2eccf79c2
  Original commit hash: c6b5c5aa950336353ac0af0ec4ddc0aeb50effb5
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: bypass

*********************************************************************************
Commit: af1b7c67c14ced5a10a09a51fd0a73e3794cef42 
*********************************************************************************

[SiliconPkg], [PlatformPkg]

  [Porting from ADL-S | DDR5 | OC] Add OCSafeMode to control some OverClocking configs
  
  [Issue/Feature Description]
  Some XMP memory modules use very aggressive timing parameters.
  Memory training might fail. MRC uses workaround to tune them, such like
  tCL. However, some special memory modules do work with such aggressive
  configures.
  
  MRC need add a BIOS knob to control it.
  
  [Resolution]
  Add OCSafeMode to control some OverClocking configs.
  When OCSafeMode=1, MRC uses less aggressive configures.
  By default, OCSafeMode=1.
  
  Delete tCLDefault and other timing default variables from SA_SETUP.
  
  Package/Module:
  
  [Impacted Platform]
  ADL-S DDR5 DDR4 OC.
  
  Hsd-es-id: 15011651202
  Change-Id: I901827ad0c8709b87bd6f91a08dce15e3784f3d1
  Original commit hash: d2b0891b613954e59c197beb9cb3b2a829abdc24
  
  ClientOneSiliconPkg/Include/ConfigBlock/Memory/Ver4/MemoryConfig.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Library/PeiMemPolicyLib/PeiMemPolicyLib.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c
  MeteorLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
  MeteorLakeFspPkg/Upd/FspmUpd.dsc
  MeteorLakePlatSamplePkg/Include/SetupVariable.h
  MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
  MeteorLakePlatSamplePkg/Setup/OverClockSetup.c
  MeteorLakePlatSamplePkg/Setup/SaSetup.hfr
  MeteorLakePlatSamplePkg/Setup/SaSetup.uni
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: Workaround

*********************************************************************************
Commit: 435d2ddb91dd1237d0167d9719ce29ca3016a608 
*********************************************************************************

[SiliconPkg]

  [MTL-S MTL-M MTL-P | DDR5] Advanced Rx 2D Timing Centering kills Rx eye on 2R configs
  
  [Issue Description]
  Read Voltage Centering 2D training step on 2R systems is causing Rx eye to be incorrect
  
  [Root Cause]
  ChangeMargin function for RdV is programming register with an uncached offset and without
  clearing the offset to 0 before testing subsequent rank, the start of the subsequent rank
  will start off the last tested RdV for previous rank instead of the original RdV that was
  at the start of the training step.
  
  [Resolution]
  Clean out offset to ChangeMargin after the vref sweeps.
  
  Package/Module:
  MemoryInit
  
  [Impacted Platform]
  ALL
  
  Hsd-es-id: 14017049914
  Change-Id: I23e62f979fc89445fef2325dd0775524cd070f79
  Original commit hash: 9ee52aacd4a2a969ba63816a6a2b118f85c5c2d4
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: step

*********************************************************************************
Commit: 06cde3fc3aadcc180a9d9a3ec4dd5be9b992cf94 
*********************************************************************************

[SiliconPkg]

  Update SaveRestore Comment block and CRIF parser to enhance clarity
  
  [Issue/Feature Description]
  We need to restructure the comment block within MrcSaveRestore.c that prints out the save/restore register data to make it more consistent / easier to understand.
  
  [Resolution]
  1. Save Restore Data will always be run with normal Parser
  -Comment out a condition in RegisterXMLparserMultiFile.py so we always get final size of all registers
  2. Add additional input parameter to parser command line for sku which will rename save restore functions correctly
  -Example: const SaveDataControl MTLS_SaveDataMcCommon32PerMc[] = ...
  3. Change comment block format in MrcSaveRestore.c to improve clarity
  4. Clarify magic numbers and what to do with the final numbers
  -Usage in MrcInterface.h
  
  [Impacted Area/Platform]
  
  Registers impacted: None
  
  Hsd-es-id: 22014836617
  Change-Id: I34e22e82099b98a74ee019ad31687e8a4dd44611
  Original commit hash: a967c7d6718e74fa0bfbe7590dd1aabe39d13717
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: sku

*********************************************************************************
Commit: 21ed890c3beb85c8ad989e3a00f5193b9541b3fb 
*********************************************************************************

[SiliconPkg]

  [MTL-M MTL-P MTL-S | LP5 DDR5] Update Tcwl calc for PDA enumeration
  
  [Feature Description]
  For MTL-S and MTL-M/P B stepping, the Tcwl Padding in PDA enumeration needs to be updated to match spec requirements
  
  [Resolution]
  Modify TcwlCalc
  
  Package/Module:
  
  [Impacted Platform]
  MTL-M/P B0, MTL-S
  
  Hsd-es-id: 22015490902
  Change-Id: Id56ee69f4faa247a6167b3df1c9ef4943f5fb489
  Original commit hash: 4bb064bc562db919203706ea4c62d27db3342acc
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: step
  --Commit Message Contains Key Word: stepping

*********************************************************************************
Commit: e5b2213d6a6dcdd2d2e84959c8dfd5c3286a8277 
*********************************************************************************

[SiliconPkg]

  [MTL-S MTL-M MTL-P | DDR5] Need to remove TGL H W/a for driving CS during CA training
  
  [Feature Description]
  MTL HW has the fix for DDR5 CA Training, so workaround should be removed
  
  [Resolution]
  Remove setting of CS[3:2] to the same value as CS[0:0]
  
  Package/Module:
  
  [Impacted Platform]
  ALL
  
  Hsd-es-id: 22015518437
  Change-Id: I27ac3315823a30d15d8ef783181ee31cced98314
  Original commit hash: ca35495c5c85b0631a4b16ff5d334b21b1c9bed3
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: HW
  --Commit Message Contains Key Word: Workaround

*********************************************************************************
Commit: 3a21e7e13d7973e4a29de89e81dde4d8b1744741 
*********************************************************************************

[SiliconPkg]

  [MTL-S MTL-M MTL-P | DDR5 LP5] VCCSA_INTRPOL value in the PMA CR for the current SAGV point is not updated
  
  [Issue Description]
  When MRC is trying to train different SAGV points with the same QCLK ratio,
  PMA HW is supposed to update registers containing QCLK ratio,
  gear and VCCSA value, but it doesn't (stays at reset value).
  
  [Root Cause]
  PCode does not update the VCCSA_INTRPOL value in the PMA CR for the current SAGV point
  when the QCLK RATIO is same as the previous SAGV point.
  
  [Resolution]
  Permanent WA, as MRC is aware of current index QCLK ratio.
  The first time MRC switches to that ratio, pcode will respond back
  with interpolated voltage. MRC will save voltage and for
  the immediate WPs that use the same ratio, it will use the ratio from the first time.
  
  [Impacted Platform]
  All
  
  Registers impacted: MC [ ] Phy [ ] Both [ ]
  
  Hsd-es-id: 22015508755
  Change-Id: I751636f1da0dfc4610bd6fce5fba6a74a7bd72b3
  Original commit hash: 31b9cd27a6968e1211f770c147f3c309b95a3593
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterfaceGlobalTypes.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcChipRouting.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: HW

*********************************************************************************
Commit: ccb0dcc373d922f68fc665f26c35642eecaac5e2 
*********************************************************************************

[SiliconPkg]

  Fix duplicated GUID
  
  [Issue Description]
  1. GUID is the same in MonoStatusCode.inf and
  MonoStatusCodeNull.inf files
  2. GUID is the same in SecSerialPortInitLib.inf and
  SecSerialPortInitLibNull.inf files
  
  [Resolution]
  1. Create new GUID for MonoStatusCodeNull.inf
  2. Create new GUID for SecSerialPortInitLibNull.inf
  
  Package/Module: ClientOneSiliconPkg
  
  [Impacted Platform]
  MTL, LNL
  
  Hsd-es-id: 15011721747
  Change-Id: Ia1b31f9868f822c81393c52f37080e3b5e45f5e5
  Original commit hash: 588f4e1c285dbd86902041ead0dffefad8076330
  
  ClientOneSiliconPkg/Fsp/Library/MonoStatusCodeNull/MonoStatusCodeNull.inf
  ClientOneSiliconPkg/Fsp/Library/SecSerialPortInitLib/SecSerialPortInitLibNull.inf
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: LNL

*********************************************************************************
Commit: 1d13f2a91a5f3f5475d20b20d5286903d26a39c9 
*********************************************************************************

[SiliconPkg]

  Fix duplicated GUID
  
  [Issue Description]
  GUID is the same in PeiTraceHubDebugLibSyst.inf and
  PeiTraceHubDebugLibSystFsp.inf files
  
  [Resolution]
  Create new GUID for PeiTraceHubDebugLibSystFsp.inf
  
  Package/Module: ClientOneSiliconPkg
  
  [Impacted Platform]
  MTL, LNL
  
  Hsd-es-id: 15011721906
  Change-Id: I537e00f3d520bf4a2b2ecc7db6c74e2dc23ed2c5
  Original commit hash: 6cc298801ea91df0c8dbc8e91c34f64df0c9d5d8
  
  ClientOneSiliconPkg/Library/TraceHubDebugLibSysT/PeiTraceHubDebugLibSystFsp.inf
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: LNL

*********************************************************************************
Commit: 3de90fcc1969ad6eb8744b24079c852b207bbccc 
*********************************************************************************

[SiliconPkg], [BoardPkg], [PlatformPkg]

  [CNVi] Rename or retire obsolete UPD
  
  [Feature Description]
  Retire obsolete CNVi UPD
  
  [Resolution]
  1. Deprecate TestWifiLtrEn option and enable it by default.
  2. Clean up un-used GPIO functions.
  
  Package/Module:
  C1S/CNVi
  
  [Impacted Platform]
  MTL, LNL
  
  Hsd-es-id: 15011704418, 15011704419
  Change-Id: I6d37e579e76fca2c9fc7df9b2fb00a1dc5b77226
  Original commit hash: 0bc72626772e8d5b5227fd75e55d3843424b7521
  
  ClientOneSiliconPkg/Fru/MtlPch/Include/Library/MtlPchGpioNativeLib.h
  ClientOneSiliconPkg/Fru/MtlPch/Library/MtlPchGpioNativeLib/MtlPchGpioNativeLib.c
  ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchCnvi.c
  ClientOneSiliconPkg/Fru/MtlSoc/Include/Library/MtlSocGpioNativeLib.h
  ClientOneSiliconPkg/Fru/MtlSoc/Library/MtlSocGpioNativeLib/MtlSocGpioNativeLib.c
  ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocCnvi.c
  ClientOneSiliconPkg/Fru/MtlSoc/SocInit/Dxe/PchCnviAcpi.c
  ClientOneSiliconPkg/IpBlock/Cnvi/IncludePrivate/CnviConfigHob.h
  ClientOneSiliconPkg/IpBlock/Cnvi/IncludePrivate/CnviHandle.h
  ClientOneSiliconPkg/IpBlock/Cnvi/LibraryPrivate/PeiCnviInitLib/PeiCnviInitLib.c
  ClientOneSiliconPkg/IpBlock/Cnvi/LibraryPrivate/PeiCnviPolicyLib/PeiCnviPolicyLib.c
  ClientOneSiliconPkg/IpBlock/Gpio/IncludePrivate/Library/GpioPrivateLib.h
  ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLib.c
  ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibVer6.c
  Features/Connectivity/CnvFeaturePkg/CnvDxe/CnvDxe.c
  Features/Connectivity/CnvFeaturePkg/Include/CnvPkgNvsAreaDef.h
  MeteorLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
  MeteorLakeBoardPkg/Include/PlatformNvsAreaDef.h
  MeteorLakeFspPkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
  MeteorLakePlatSamplePkg/Setup/PchSetup.hfr
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: LNL

*********************************************************************************
Commit: 04a6c98ff4dcdbf9d9cc257b3ececd2a85057381 
*********************************************************************************

[PlatformPkg]

  Turbo mode option helptext calling out the depreciated knob
  
  [Issue Description]
  Turbo mode option helptext calling out the depreciated knob
  
  [Resolution]
  Turbo mode option helptext calling out the depreciated knob
  
  Package/Module: LunarLakePlatSamplePkg/, MeteorLakePlatSamplePkg/
  
  [Impacted Platform]
  LNL ,MTL
  
  Hsd-es-id: 22015580022
  Change-Id: I1f982a214826082c82f1700035b01a1a70bc5ede
  Original commit hash: 98110df09d218fdc4971cdf6d40721a1c8ea7192
  
  MeteorLakePlatSamplePkg/Setup/CpuSetup.uni
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: LNL

*********************************************************************************
Commit: 2cf0f247896311bf5e9fd1f5d526cc65fef3cdca 
*********************************************************************************

[PlatformPkg]

  Update Error Handling for Storage Redirection with Secure Boot disable
  
  [Issue Description]
  When storage redirection failed, SUT will attempt to boot the next boot
  option and continue with secure boot disabled.
  
  [Resolution]
  If storage redirection failed, BIOS will check if need to restore the
  secure boot setting and issue a cold reset.
  
  Package/Module: PlatSamplePkg / ME
  
  [Impacted Platform]
  MTL, LNL.
  
  Hsd-es-id: 14017233168
  Change-Id: Ied8c97bf1b087b567e14892e3a1f2d433d8e7b0a
  Original commit hash: 55bdde6ee929f923f85d80403beb9385b2256472
  
  MeteorLakePlatSamplePkg/Library/DxePlatformBootManagerLib/AmtSupport.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: LNL

*********************************************************************************
Commit: 52bc8fe5f21b64b035afbefb4d7427f6abcb4d35 
*********************************************************************************

[SiliconPkg], [PlatformPkg]

  BIOS shall provide controlled option to disable PROCHOT demotion
  
  [Feature Description]
  To provide control option to disable ProcHot Demotion algorithm
  
  [Resolution]
  To provide control option to disable ProcHot Demotion algorithm,
  
  Package/Module:
  C1S/PlatSamplePkg
  
  [Impacted Platform]
  LNL/MTL
  
  Hsd-es-id: 16017437416
  Change-Id: I23fb6c64ca97bfe8d34272ac2fdc3d10930b2699
  Original commit hash: 11b12acaaf2c56db8c658c334630425f98efbd82
  
  ClientOneSiliconPkg/Include/ConfigBlock/CpuPowerManagement/CpuPowerMgmtTestConfig.h
  ClientOneSiliconPkg/Include/Library/CpuMailboxLib.h
  ClientOneSiliconPkg/IpBlock/CpuPowerManagement/LibraryPrivate/PeiCpuPowerManagementLib/Thermal.c
  ClientOneSiliconPkg/IpBlock/CpuPowerManagement/LibraryPrivate/PeiCpuPowerManagementPolicyLib/CpuPowerManagementPolicyLib.c
  MeteorLakeFspPkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdate.c
  MeteorLakeFspPkg/Upd/FspsUpd.dsc
  MeteorLakePlatSamplePkg/Include/SetupVariable.h
  MeteorLakePlatSamplePkg/Library/PeiPolicyDebugLib/PeiCpuPolicyDebugLib.c
  MeteorLakePlatSamplePkg/Setup/PlatformSetup.hfr
  MeteorLakePlatSamplePkg/Setup/PlatformSetup.uni
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: LNL

*********************************************************************************
Commit: 0a46bebd5e048a6ca3f9c5553838d3bbffaacfe2 
*********************************************************************************

[SiliconPkg]

  [LNL] FSP ResetType in FspInitPreMem must align to FSP Spec - part1
  
  [Issue Description]
  FSP ResetType in FspInitPreMem doesn't align to FSP 2.4 Spec.
  
  [Resolution]
  Changed FSP reset type from UINT32 to EFI_STATUS in FspInitPreMem.
  
  Package/Module:
  C1S/FSP
  
  [Impacted Platform]
  ALL
  
  Hsd-es-id: 15011734789
  Change-Id: Ifbe173cdd0139ca1298545a12116f2d5f2133f6f
  Original commit hash: 093ba601abf35c8313020d2ff55daf28a4f09777
  
  ClientOneSiliconPkg/Fsp/FspInit/Pei/FspInitPreMem.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: LNL

*********************************************************************************
Commit: a2e2164cd2b779fe830b7a6094699e2396abcb65 
*********************************************************************************

[SiliconPkg]

  [Coverity] Missing break in IsHeciAsyncMessage function
  
  [Issue Description]
  Missing break in IsHeciAsyncMessage function.
  
  [Resolution]
  Add break after each judgement.
  
  Package/Module:
  ClientOneSiliconPkg/IpBlock/Me
  
  [Impacted Platform]
  MTL, LNL.
  
  Hsd-es-id: 15011681325
  Change-Id: I7fd7dd0037b91864039354a7f0e04b6f1a8914a3
  Original commit hash: 7f848e2ff771eb58d5fd1d2710017df0360ec104
  
  ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/DxeHeciAsyncSupportLib/DxeHeciAsyncSupport.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: LNL

*********************************************************************************
Commit: 42daae1e9af5e6934e444ee32271d469a996e4d6 
*********************************************************************************

[SiliconPkg], [ASL]

  [LNL] Update IP register/names base on LNLSOC-M_osxml 1p0_r2 release
  
  [Feature Description]
  Update CNVi register definition based on LNLSOC-M_osxml 1p0_r2 release.
  
  [Resolution]
  n/a
  
  [Impacted Platform]
  ALL
  
  Package/Module:
  ClientOneSiliconPkg/IpBlock/CNVi
  
  Hsd-es-id: 14017220811
  Change-Id: Idd46f32db4394d3c6956d25910fb221480431948
  Original commit hash: 4f95919174454ee570b3b64af45c9be666005bc7
  
  ClientOneSiliconPkg/Include/Register/CnviRegs.h
  ClientOneSiliconPkg/IpBlock/Cnvi/AcpiTables/CnviWifi.asl
  ClientOneSiliconPkg/IpBlock/Cnvi/LibraryPrivate/PeiCnviInitLib/PeiCnviInitLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: LNL

*********************************************************************************
Commit: 6531793ad6af077cbcc8ae64aa9c496f19a352bd 
*********************************************************************************

[ASL], [BoardPkg], [PlatformPkg]

  [MTL-S] RTD3 support: MTL S with UDIMM DDR5 RVP board
  
  [Feature Description]
  GPIO configuration must be set to map MTL-S RVP.
  
  [Resolution]
  PCIe RPs RTD3 support for UDIMM DDR5 RVP board is added.
  
  Package/Module:
  MeteorLakeBoardPkg
  
  [Impacted Platform]
  MTL-S
  
  Hsd-es-id: 22015251896
  Change-Id: If18014de835c130acdf90050756c3fafe13a44e1
  Original commit hash: ef3a9de2e151f9656aeb2b166f1e6e6d704a4d67
  
  ClientOneSiliconPkg/Fru/MtlSoc/Include/AcpiTables/Dsdt/PcieMtlS.asl
  ClientOneSiliconPkg/IpBlock/Vmd/AcpiTables/VmdRaid.asl
  MeteorLakeBoardPkg/Acpi/AcpiTables/AcpiTables.inf
  MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/Dsdt.asl
  MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/PcieDock.asl
  MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/PcieRpObjCommonExternalInclude.asl
  MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/PinDriverLib.asl
  MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/MtlSRvpRtd3.asl
  MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/PcieRpGenericPcieDeviceRtd3.asl
  MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3Common.asl
  MeteorLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
  MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlSUDimm1DEvcrb.dsc
  MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
  MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
  MeteorLakePlatSamplePkg/Features/Pep/AcpiTables/Pep.asl
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: sku

*********************************************************************************
Commit: 2ac4a84dfcbd5f38d334e01a8b6a249e21cb58fa 
*********************************************************************************

[SiliconPkg]

  [LNL] Remove CRID/SRID override feature.
  
  [Feature Description]
  Remove CRID/SRID override feature for LunarLake
  
  [Resolution]
  Remove CRID/SRID override feature for LunarLake
  
  Package/Module:
  ClientOneSiliconPkg
  
  [Impacted Platform]
  LNL
  
  Hsd-es-id: 16017341391
  Change-Id: I29ef3ea7bec94161d827826cab8f9c72d484977b
  Original commit hash: 5e10ecbd0147ec81941c919bd2ec97484b3f444b
  
  ClientOneSiliconPkg/Fru/MtlSoc/HostBridge/Library/PeiDxeSmmHostBridgeInfoFruLib/HostBridgeInfoFruLib.c
  ClientOneSiliconPkg/Include/Library/HostBridgeInfoLib.h
  ClientOneSiliconPkg/LibraryPrivate/PeiSiFviInitLib/PeiSiFvi.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: LNL

*********************************************************************************
Commit: c7ac067d4c36027f3a1bd754a4611c413522c3c1 
*********************************************************************************

[SiliconPkg]

  [ADL to MTL code sync][MTL] BIOS setup show Intel Turbo Boost
  Technology item in Performance page when disable
  "Intel SpeedStep & Intel Speed Shift Technology" on Intel Pentium
  platform.
  
  [Issue Description]
  BIOS setup show Intel Turbo Boost Technology item in Performance page
  when disable "Intel SpeedStep & Intel Speed Shift Technology" on Intel
  Pentium platform.
  
  [Resolution]
  Change logic to disable turbo mode if EIST and HWP are both disabled
  
  Package/Module: ClientOneSiliconPkg
  
  [Impacted Platform]
  MTL
  
  Hsd-es-id: 15011322570
  Change-Id: I99ff63d99b9463ffa00fc7282bb84a0dc8c806fa
  Original commit hash: 48e26a90216e0194791bd4cbf5cb3508a278336e
  
  ClientOneSiliconPkg/IpBlock/CpuPowerManagement/LibraryPrivate/PeiCpuPowerManagementLib/PerformanceStates.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: step
  --Commit Message Contains Key Word: HW

*********************************************************************************
Commit: e4b70043bb3db7ece6e0fdd2e01bfda9b063b758 
*********************************************************************************

[SiliconPkg]

  Realtek Audio is not enumerating.
  
  [Issue Description]
  YB issue observed on Intel SST driver.
  
  [Resolution]
  Fix SDI0 and SDI1 fisbaling flow.
  Bit[0] is for SDI0 and Bit[1] is for SDI1.
  
  Package/Module:
  ClientOneSiliconPkg
  
  [Impacted Platform]
  ALL
  
  Hsd-es-id: 22015608820
  Original commit hash: 7540fcad3221a9864e8d61300d43721063ee219e
  
  ClientOneSiliconPkg/IpBlock/Hda/IncludePrivate/Register/AceRegs.h
  ClientOneSiliconPkg/IpBlock/Hda/LibraryPrivate/PeiAceInitLib/PeiAceInitLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Oem: Acer

*********************************************************************************
Commit: 7fe24a7aecc11296bb14bb73b8dff4eca0086af5 
*********************************************************************************

[SiliconPkg]

  [LNL] Integrating WW30 OSXML headers for sNCU, MemSS an Punit.
  
  [Feature Description]
  Integrating WW30 OSXML headers for sNCU, MemSS an Punit.
  
  [Resolution]
  Integrating WW30 OSXML headers
  
  Package/Module: Vpu,sNCU,MemSS,Punit
  
  [Impacted Platform]
  Lunarlake-m, Lunarlake-p
  
  Hsd-es-id: 16017516118
  Change-Id: I009a0ea0baecd7cc58e8b44a8883c7cd134e884b
  Original commit hash: f2e5484092dc0090ae15c55917497343e5e9b672
  
  ClientOneSiliconPkg/IpBlock/Vpu/LibraryPrivate/PeiVpuInitLib/PeiVpuInitLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: LNL

*********************************************************************************
Commit: 36d4c75ec16b2358c5e798157e75aa8f06ce0d57 
*********************************************************************************

[SiliconPkg]

  [MTL][TCSS] Update PCIe settings with lockbits in TCSS RP
  
  [Feature Description]
  Update PCIe settings with lockbits in TCSS RP
  
  [Resolution]
  Set B_TCSS_PCR_SRL_SRL and B_TCSS_PCR_IMRLE_SRL
  
  Package/Module: ClientOneSiliconPkg/Tcss
  
  [Impacted Platform]
  MTL, LNL
  
  Hsd-es-id: 14017182452
  Change-Id: Ic0b3be8ff35603794dee5c9b3d87cc1b2183e8a1
  Original commit hash: 07b6af0d668519c04cfae727cd84ecf2ec9b117c
  
  ClientOneSiliconPkg/Fru/MtlSoc/IncludePrivate/Register/Tcss/ItbtPcie.h
  ClientOneSiliconPkg/Fru/MtlSoc/Tcss/LibraryPrivate/PeiTcssInitFruLib/PeiTcssInitFruLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: LNL

*********************************************************************************
Commit: eae9e3757c1f8d9956d880229d3a08efd622510c 
*********************************************************************************


  Fix coverity issue: Logically deadcode in GetToken function.
  
  [Issue Description]
  Logically deadcode in GetToken function
  in file /Intel/Features/I2cFeaturePkg/I2cTouchPanelDxe/I2cTouchPanel.c
  Line:1042
  
  [Resolution]
  Remove deadcode since the execution cannot reach it.
  
  Package/Module:
  I2cFeaturePkg
  
  [Impacted Platform]
  LNL-MX
  
  Hsd-es-id: 16017529390
  Change-Id: I92787252995f4c7e5dc6ef2009b115ff6f00be20
  Original commit hash: ef2cfec9857e19d5542ccedf45197ce75bcef066
  
  Features/I2cFeaturePkg/I2cTouchPanelDxe/I2cTouchPanel.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: LNL

*********************************************************************************
Commit: 425c97ff029b215daf89f74680d29cd14c646a74 
*********************************************************************************

[ASL]

  [LNL] Add Malaysia to BIOS DSM 6GHZ Support - WiFi DSM
  [Feature Description]
  Malaysia is country that will request platform certification
  additionally to modular certification for 6-7GHz.
  
  [Resolution]
  Add DSM 6GHZ Support for Malaysia.
  
  Package/Module:
  CnvFeaturePkg
  
  [Impacted Platform]
  LNL
  
  Hsd-es-id: 15011698253
  Change-Id: Ib324178ae9f4c63d44063c498cf327a9162c3d9e
  Original commit hash: 481a9d7ca7a67978e35f550b02e03699ea172c87
  
  Features/Connectivity/CnvFeaturePkg/AcpiTables/Ssdt/OemWiFiDsmFunc3.asl
  Features/Connectivity/CnvFeaturePkg/CnvVfrSetupMenu/CnvVfrSetupMenu.uni
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: LNL

*********************************************************************************
Commit: a9ef7e952715504a2abdc8a8ded3bf8c133a444f 
*********************************************************************************

[SiliconPkg], [BoardPkg]

  Using Edk2 SMBUS libraries for MTL-M MTL-S
  
  [Issue Description]
  MTL-S Smbus uses libraries with wrong PciCfgBase pointing
  to SOC instead of PCH.
  
  [Resolution]
  Linked Edk2 libraries and for now used old libraries, which
  will be replaced in next commits. Edk2 libraries have depenency
  on Smbus Ppi and it is necessary to install it early.
  To do that more space for FSP-M is needed.
  
  Package/Module: ClientOneSiliconPkg, MeteorLakedBoardPkg
  
  [Impacted Platform]
  ALL
  
  Hsd-es-id: 18022433676
  Change-Id: Id070c6fbf2e9a2a3347beb63d134e29a77566d7b
  Original commit hash: 827eb9a8e94d0bc7a3e71667c007c833b55548b8
  
  ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchSmbus.c
  ClientOneSiliconPkg/Fru/MtlSoc/CommonLib.dsc
  ClientOneSiliconPkg/Fru/MtlSoc/Dxe.dsc
  ClientOneSiliconPkg/Fru/MtlSoc/DxeLib.dsc
  ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocSmbus.c
  ClientOneSiliconPkg/Fru/MtlSoc/Pei.dsc
  ClientOneSiliconPkg/Fru/MtlSoc/PeiLib.dsc
  ClientOneSiliconPkg/Fru/MtlSoc/SocInit/MtlSocSmbusPei/MtlSocSmbusPei.c
  ClientOneSiliconPkg/Fru/MtlSoc/SocInit/MtlSocSmbusPei/MtlSocSmbusPei.inf
  ClientOneSiliconPkg/IpBlock/Smbus/IncludePrivate/Library/PeiSmbusLib.h
  ClientOneSiliconPkg/IpBlock/Smbus/LibraryPrivate/PeiSmbusLib/PeiSmbusLibInternal.h
  MeteorLakeBoardPkg/BoardPkg.fdf
  MeteorLakeBoardPkg/Include/Fdf/FlashMapInclude.fdf
  MeteorLakeBoardPkg/Include/Fdf/FlashMapIncludeDualAcm.fdf
  MeteorLakeBoardPkg/Include/Fdf/FlashMapIncludeDualAcmRes.fdf
  MeteorLakeBoardPkg/Include/Fdf/FlashMapIncludeRes.fdf
  MeteorLakeFspPkg/MeteorLakeFspPkg.dsc
  MeteorLakeFspPkg/MeteorLakeFspPkg.fdf
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Oem: NEC
  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: 593b8bf6c6c247fa0d256246615138f4ffad0f80 
*********************************************************************************


  Retimer Capsule cannot execute destroy function
  
  [Issue Description]
  Fixed the retimer capsule update cannot execute destroy function
  
  [Resolution]
  Let retimer capsule update can execute destroy function and code clean
  
  Package/Module:
  TcssCapsuleFeaturePkg, EcFeaturePkg
  
  [Impacted Platform]
  MTL-P/M, LNL
  
  Hsd-es-id: 15011727132
  Change-Id: I2440e95d3c4a51104ad0f81c3f4c1b9da540d5e7
  Original commit hash: 6fa31dd7ac9249259b2a2885e16bf5ff29339f89
  
  Features/Ec/EcFeaturePkg/Library/BaseEcTcssLib/BaseEcTcssLib.c
  Features/Tcss/TcssCapsuleFeaturePkg/Library/FmpDeviceLibTbtRetimer/FmpDeviceLibTbtRetimer.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: LNL

*********************************************************************************
Commit: 54515f7af19dd626333062f2196a62301c9ba180 
*********************************************************************************

[SiliconPkg]

  C1S/PMC: Skip some PMC commands not supported in emulated platform.
  
  [Issue Description]
  BIOS will ASSERT in emulated platform because of some PMC commands
  are not supported.
  
  [Resolution]
  Skip such PMC commands in build target for emulated platform.
  
  Package/Module: ClientOneSiliconPkg/IpBlock/Pmc/
  
  [Impacted Platform]
  LNL-M
  
  Hsd-es-id: 15011701937
  Change-Id: I205fe6971a23d1f991eca886b0483af4e4b9b33e
  Original commit hash: 279e9f067221aeaf7949a27690981a9d8eed43b1
  
  ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PmcPrivateLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: LNL

*********************************************************************************
Commit: df90e34eeaad4cfbf90c5296014436c648447ae3 
*********************************************************************************

[SiliconPkg]

  [MTL] Bug fix for TDP PL1 and PL2
  
  [Issue Description]
  1. MSR 0x610 depends on three inputs
  1. MSR (0x614 for nominal tdp,
  0x649 for level 1 tdp, 0x64a for level 2 tdp)
  2. PPM override table
  3. User overrides in setup
  2. MSR610.PL1 depends on inputs #1 and #3,
  MSR610.PL2 depends on inputs #2 and #3
  
  [Resolution]
  2. MSR610.PL1 depends on inputs #1 and #3,
  MSR610.PL2 depends on inputs #2 and #3
  
  Package/Module: ClientOneSiliconPkg\PeiCpuPowerManagementLib
  
  [Impacted Platform]
  ALL
  
  Hsd-es-id: 15011632018
  Change-Id: I44e425f9a197ef51a0a9de9dd805114251817e88
  Original commit hash: 6e1069897bf36e93831c6fb06d8d56d5ee03b28b
  
  ClientOneSiliconPkg/IpBlock/CpuPowerManagement/LibraryPrivate/PeiCpuPowerManagementLib/PowerLimits.c
  ClientOneSiliconPkg/IpBlock/CpuPowerManagement/LibraryPrivate/PeiCpuPowerManagementLib/PowerMgmtCommon.h
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word:  bug

*********************************************************************************
Commit: b05c4b097fb4deeafd8f900fe80a5b0e8845fb94 
*********************************************************************************

[BoardPkg]

  PPV Skuid fix
  
  [Issue Description]
  Unable to boot due to PC 0080 hang - PPV Skuid incorrect
  
  [Resolution]
  corrected ppv skuid
  
  Package/Module: ClientOneSiliconPkg, MeteorLakeBoardPkg
  
  [Impacted Platform]
  MTL-M
  
  Hsd-es-id: 14017202885
  Change-Id: I50d2665f3b99afbf1ae6f0b36824a0fbc864df86
  Original commit hash: a2b9ae9db00dd3de3b7191017a271dd4ca1248ad
  
  MeteorLakeBoardPkg/BoardPkg.dsc
  MeteorLakeBoardPkg/Include/PlatformBoardId.h
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: sku

*********************************************************************************
Commit: 8f3914e37bfc8ec8407a7ed21d08c9305a88638c 
*********************************************************************************

[SiliconPkg]

  SATA header align to auto-generated OSXML header
  
  [Feature Description]
  The goal is to have the IP header file used by PCH code aligned
  with OSXML.
  
  [Resolution]
  1. Remove definitions that are not used by PCH code (152 registers).
  2. Align the names of registers in the IP header to the
  auto-generated header.
  3. Fully align header comments to the auto-generated OSXML
  header comments.
  4. Create a separate header RstRegs.h for the RST registers
  and align their names (remove _SATA_(CFG/MEM) prefix).
  5. Update PCH code with the new names of registers
  from SataRegs.h header.
  6. Update PCH code with the new names of registers from RstRegs.h
  header and accordingly add/modify header includes in the files
  that are using them.
  7. Create header comparison configuration file for this IP.
  
  Package/Module:
  ClientOneSiliconPkg
  
  [Impacted Platform]
  MTL, ARL, LNL
  
  Hsd-es-id: 18016154854
  Change-Id: Ia25baba17ba4beac6e2b48955c5979fd0eba9a75
  Original commit hash: 56e0aaed30494c4fd40a3c4ca0f5cddc57c402fb
  
  ClientOneSiliconPkg/Include/Register/RstRegs.h
  ClientOneSiliconPkg/Include/Register/SataRegs.h
  ClientOneSiliconPkg/IpBlock/Rst/LibraryPrivate/PeiRstPrivateLib/PeiRstPrivateLib.c
  ClientOneSiliconPkg/IpBlock/Rst/LibraryPrivate/PeiRstPrivateLib/PeiRstRemapping.c
  ClientOneSiliconPkg/IpBlock/Sata/Library/PeiDxeSmmSataLib/SataLib.c
  ClientOneSiliconPkg/IpBlock/Sata/LibraryPrivate/PeiSataLib/PeiSataLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: ARL
  --Commit Message Contains Key Word: LNL

*********************************************************************************
Commit: 9db76bd259e4135415834382234f4807bff69d8a 
*********************************************************************************

[ASL]

  DLVR RFI Mitigation enablement - Move to OEM DSM function.
  
  [Feature Description]
  DLVR can be changed by the OEM, hence it should be implemented as an OEM
  DSM function.
  
  [Resolution]
  Move DLVR implementation from IntelWifiFeatureDsm.asl to OEM
  WifiFeatureDsm.asl under Function#11
  
  Package/Module: CnvFeaturePkg
  
  [Impacted Platform]
  LNL
  
  Hsd-es-id: 16017502034
  Change-Id: Ieb4862618a5d273ad7083e73ac3e18fd0d1f707b
  Original commit hash: 8fd29e66a2fec05f7930e7662a612ab150437287
  
  Features/Connectivity/CnvFeaturePkg/AcpiTables/Ssdt/IntelWifiDsm.asl
  Features/Connectivity/CnvFeaturePkg/AcpiTables/Ssdt/OemWiFiDsmFunc11.asl
  Features/Connectivity/CnvFeaturePkg/AcpiTables/Ssdt/OemWifiDsm.asl
  Features/Connectivity/CnvFeaturePkg/CnvDxe/CnvDxe.inf
  Features/Connectivity/CnvFeaturePkg/CnvFeaturePkg.dec
  Features/Connectivity/CnvFeaturePkg/CnvFeaturePkgPcdInit.dsc
  Features/Connectivity/CnvFeaturePkg/Readme.md
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: LNL

*********************************************************************************
Commit: 464f74f26cec2c0470e385a2214d2eaae61a967a 
*********************************************************************************

[BoardPkg]

  Retimer Capsule Update Support multiple FW in one cap
  
  [Feature Description]
  Support multiple Retimer FW images in one cap and protocol flow clean
  
  [Resolution]
  Support retimer capsule update with cap file include multiple FW
  
  Package/Module:
  TcssCapsuleFeaturePkg, EcFeaturePkg
  
  [Impacted Platform]
  MTL-P/M, LNL
  
  Hsd-es-id: 15011538593
  Change-Id: Ic4eb61b2cf5111087e46239cf1d7604434596fa3
  Original commit hash: dcc21828167e076c64ae12de2c13c9fb646de5a6
  
  Features/Ec/EcFeaturePkg/Include/EcCommon.h
  Features/Ec/EcFeaturePkg/Include/Library/EcTcssLib.h
  Features/Ec/EcFeaturePkg/Library/BaseEcTcssLib/BaseEcTcssLib.c
  Features/Ec/EcFeaturePkg/Library/BaseEcTcssLibNull/BaseEcTcssLibNull.c
  Features/Tcss/TcssCapsuleFeaturePkg/CapsuleBuild/ConfigSample/ITbtRetimerPayloadConfig.ini
  Features/Tcss/TcssCapsuleFeaturePkg/CapsuleBuild/Tools/GenerateCapsule/GenDiscreteTbtPayloadHeader.py
  Features/Tcss/TcssCapsuleFeaturePkg/Include/Protocol/RetimerCapsuleUpdate.h
  Features/Tcss/TcssCapsuleFeaturePkg/Library/FmpDeviceLibTbtRetimer/FmpDeviceLibTbtRetimer.c
  MeteorLakeBoardPkg/BoardPkg.dec
  MeteorLakeBoardPkg/Features/TcssCapsuleUpdate/Config/DTbtRetimerPayloadConfig.ini
  MeteorLakeBoardPkg/Features/TcssCapsuleUpdate/Config/ITbtRetimerPayloadConfig.ini
  MeteorLakeBoardPkg/Features/TcssCapsuleUpdate/RetimerCapsuleSupportDriver/RetimerCapsuleUpdate.c
  MeteorLakeBoardPkg/Features/TcssCapsuleUpdate/RetimerCapsuleSupportDriver/RetimerCapsuleUpdate.inf
  MeteorLakeBoardPkg/Features/TcssCapsuleUpdate/RetimerCapsuleSupportDriver/TbtPdRetimerDevice.c
  MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
  MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Dxe/DxeMultiBoardInitlib.inf
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: LNL

*********************************************************************************
Commit: 3f639b86eb80beb22cef34d3b681a4edc441c8e6 
*********************************************************************************


  Revert "[LNL-MX][KW] Partial Klocwork errors fix - BIOS 1292_00"
  
  [Issue Description]
  Observing delay around 4 to 5 mins while booting to OS with Daily Master MeteorLake_2324_00
  
  [Resolution]
  This reverts commit af7ddc3e3319c239bd781a4013d68a374bba6ee7.
  Reverted issue causing file alone.
  
  Package/Module:
  Intel\Features
  
  [Impacted Platform]
  ALL
  
  Hsd-es-id: 16017545234
  Change-Id: I85201ac46e3a752c5bf871d9311f16415758ea41
  Original commit hash: eac8c4e5313dae7032dbb86ed3e204392f21ae39
  
  Features/Ec/EcFeaturePkg/LibraryPrivate/EcPrivateLib/EcPrivateLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: LNL
  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: db63188bf2c04c00afba561e593f31d84656c4bf 
*********************************************************************************

[SiliconPkg]

  ACE Request BIOS to program ACE TCA.TCUSB register to 8
  
  [Feature Description]
  PSF Deferred Write Buffer support requires additional TCUSB setting.
  
  [Resolution]
  New Private field that controls if TCA needs additional configuration.
  
  Package/Module:
  ClientOneSiliconPkg\Fru\LnlSoc\LibraryPrivate\HdaSocLib
  
  [Impacted Platform]
  ALL
  
  Hsd-es-id: 22015426101
  Change-Id: Ife8c2a4b2b5de26f0cfb52f6e2ccf8a906396ac1
  Original commit hash: cbecedae1912cb12c3539cd91c66ff50f2159eca
  
  ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchAceInit.c
  ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/HdaSocLib/MtlSocAceLib.c
  ClientOneSiliconPkg/IpBlock/Hda/IncludePrivate/Library/PeiHdaLib.h
  ClientOneSiliconPkg/IpBlock/Hda/IncludePrivate/Register/AceRegs.h
  ClientOneSiliconPkg/IpBlock/Hda/LibraryPrivate/PeiAceInitLib/PeiAceInitLib.c
  ClientOneSiliconPkg/IpBlock/Hda/LibraryPrivate/PeiHdaLib/PeiHdaLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: LNL
  --Commit Message Contains Oem: Acer

*********************************************************************************
Commit: 71e97531612461ccc110ca5818b4ae2fdb9ceef5 
*********************************************************************************

[SiliconPkg], [BoardPkg], [PlatformPkg]

  [TCSS]BIOS CM to use Force Power on 40G integrated products
  
  [Feature Description]
  Set/Unset force power for SWCM 40G ITBT product, register in three
  phase, ITbtDxeEntryPoint, ResetHandler and ExitBootService
  
  [Resolution]
  Adding USB4 DXE driver for register call back in above phase
  
  Package/Module:
  PlatSamplePkg/
  
  [Impacted Platform]
  MTL-P/M, LNL-P/M
  
  Hsd-es-id: 15011664955
  Change-Id: I8d3285da283d5f9c360d5e69dfe1d3f5feab48f6
  Original commit hash: 9d23bc27e6295e8d6cbde7f6f18fe7c382b859b4
  
  ClientOneSiliconPkg/Include/Library/TbtCommonLib.h
  ClientOneSiliconPkg/IpBlock/Tbt/Library/PeiDxeSmmTbtCommonLib/TbtCommonLib.c
  MeteorLakeBoardPkg/BoardPkg.dsc
  MeteorLakeBoardPkg/BoardPkg.fdf
  MeteorLakePlatSamplePkg/Features/Usb4Cm/Library/IUsb4HrLib/IUsb4Hr.h
  MeteorLakePlatSamplePkg/Features/Usb4Cm/Library/IUsb4HrLib/IUsb4HrLib.c
  MeteorLakePlatSamplePkg/Features/Usb4Cm/Library/IUsb4HrLib/IUsb4HrLib.inf
  MeteorLakePlatSamplePkg/Features/Usb4Cm/Usb4CmDxe/Usb4IhrPci.h
  MeteorLakePlatSamplePkg/Features/Usb4Cm/Usb4PlatformDxe/Usb4PlatformDxe.c
  MeteorLakePlatSamplePkg/Features/Usb4Cm/Usb4PlatformDxe/Usb4PlatformDxe.h
  MeteorLakePlatSamplePkg/Features/Usb4Cm/Usb4PlatformDxe/Usb4PlatformDxe.inf
  MeteorLakePlatSamplePkg/Features/Usb4Cm/Usb4PlatformPei/Usb4PlatformDriver.c
  MeteorLakePlatSamplePkg/Features/Usb4Cm/Usb4PlatformPei/Usb4PlatformPei.inf
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: LNL

*********************************************************************************
Commit: fd0928a7dd0fcb7253defb08a0be4080c0e9df01 
*********************************************************************************

[BoardPkg]

  MTLP MTL P682 LP5 GPIO setting causing high power
  
  [Issue Description]
  Issue is caused due to improper gpio pin configuration
  
  [Resolution]
  Corrected gpio pin configuration
  
  Package/Module:
  MeteorLakeBoardPkg
  
  [Impacted Platform]
  MTL
  
  Hsd-es-id: 22015417146
  Change-Id: Id5d26a960b536597164cb0850a6175f66e84e4d9
  Original commit hash: 3e9e71d83672b678cec145253c808a34f8ab886e
  
  MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlPLp5xT3Rvp.dsc
  MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlPLp5xT4Rvp.dsc
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: sku

*********************************************************************************
Commit: 4f48d3856771c55152dac2c8631a60328782647b 
*********************************************************************************

[SiliconPkg]

  FWSTS SMBIOS Table not created if HeciInit driver exits with an error
  
  [Issue Description]
  FWSTS SMBIOS Tables not updated in certain flows.
  
  [Resolution]
  Moved FWSTS smbios creation to a dedicated file with other
  ME SMBIOS tables.
  Reworked related files.
  
  Package/Module:
  C1S
  
  [Impacted Platform]
  ALL
  
  Hsd-es-id: 18022689415
  Change-Id: I106fe01cb668cf6878011e2625e88492a00525de
  Original commit hash: 3579ac7661e8add1dd952c317a06cec0411713d6
  
  ClientOneSiliconPkg/Include/FwStsSmbiosTable.h
  ClientOneSiliconPkg/Include/Library/DxeMeLib.h
  ClientOneSiliconPkg/Include/MchiMsgs.h
  ClientOneSiliconPkg/Include/MeSmbios.h
  ClientOneSiliconPkg/IpBlock/Me/HeciInit/Dxe/HeciInit.c
  ClientOneSiliconPkg/IpBlock/Me/HeciInit/Dxe/HeciInit.h
  ClientOneSiliconPkg/IpBlock/Me/HeciInit/Dxe/HeciInit.inf
  ClientOneSiliconPkg/IpBlock/Me/Library/DxeMeLib/HeciMsgDxeLib.c
  ClientOneSiliconPkg/IpBlock/Me/MeSmbiosDxe/FwStsSmbios.c
  ClientOneSiliconPkg/IpBlock/Me/MeSmbiosDxe/MeSmbios.c
  ClientOneSiliconPkg/IpBlock/Me/MeSmbiosDxe/MeSmbiosDxe.inf
  ClientOneSiliconPkg/IpBlock/Me/MeSmbiosDxe/MeSmbiosInternal.h
  ClientOneSiliconPkg/IpBlock/Me/MeSmbiosDxe/MeSmbiosType130.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: 2544d54d639fef937311fcba5a7798551b8cb52e 
*********************************************************************************


  Correctly trigger BiosGuard SMI in capsule update code
  
  [Issue Description]
  BIOS update fails when BIOS Guard is enabled.
  
  [Resolution]
  BiosGuard SMI registration is changed from IoTrap to SWSMI.
  The code to invoke BiosGuard SMI needs to change accordingly.
  
  Package/Module: CapsuleFeaturePkg
  
  [Impacted Platform]
  MTL/LNL
  
  Hsd-es-id: 16017430595
  Change-Id: Ic184dedfa137d42b22b67b928b8876c01a6b7665
  Original commit hash: 12b6457e08c3e0cd10aeaf88daef631797f3f3f6
  
  Features/FirmwareGuard/CapsuleFeaturePkg/Library/PlatformFlashAccessLib/PlatformFlashAccessLibInternal.c
  Features/FirmwareGuard/CapsuleFeaturePkg/Library/PlatformFlashAccessLib/PlatformFlashAccessLibInternal.h
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: LNL
  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: f99d0db4b9b3812a8671dbe1a3ad4f2ac9ae02bb 
*********************************************************************************

[SiliconPkg]

  [LNL-MX][KW] Partial Klocwork errors fix - BIOS 1292_00
  
  [Issue Description]
  KW errors are reported in below path from BIOS 1292_00:
  ClientOneSiliconPkg\IpBlock\Gpio\
  Features\Ec\EcFeaturePkg\
  LunarLakePlatSamplePkg\Features\PlatformErase\StorageEraseDxe
  LunarLakePlatSamplePkg\Platform
  LunarLakePlatSamplePkg\Setup
  
  [Resolution]
  Fixed KW errors reported under the packages mentioned above.
  
  Package/Module:
  Intel\ClientOneSiliconPkg, Intel\Features, Intel\LunarLakePlatSamplePkg
  
  [Impacted Platform]
  ALL, Lunarlake
  
  Hsd-es-id: 15011452499, 15011440707, 15011440495
  Change-Id: I7822b6618a0eba35134d244cb0fcf0b8813dc399
  Original commit hash: af7ddc3e3319c239bd781a4013d68a374bba6ee7
  
  ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLib.c
  Features/Ec/EcFeaturePkg/BatteryDxe/BatteryDxe.c
  Features/Ec/EcFeaturePkg/Library/DxeBatteryLib/DxeBatteryLib.c
  Features/Ec/EcFeaturePkg/LibraryPrivate/EcPrivateLib/EcPrivateLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: LNL

*********************************************************************************
Commit: e099a0f47280d5442346c611be455bf2d7dd1a70 
*********************************************************************************

[BoardPkg]

  MTLPS add SkuID for reworked RVP
  
  [Issue/Feature Description]
  Build-Verified MeteorLake_QualityCheck failed
  
  [Resolution]
  Resolve Bad DOS EOL newline character
  
  Package/Module:
  
  [Impacted Platform]
  MTL-PS reworked RVP
  
  Hsd-es-id: 1509151828
  Change-Id: I69a1ce6d6f3fe38cecd542ea18bfc18282e5dccb
  Original commit hash: 5af285bcc0b69ab006e76c7fc3f8160308ae50a2
  
  MeteorLakeBoardPkg/BoardPkg.dsc
  MeteorLakeBoardPkg/Include/PlatformBoardId.h
  MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/BoardVpdPcdInit.dsc
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: sku

*********************************************************************************
Commit: 0051f34debc03e84eda0b78aa808ea93bc77a012 
*********************************************************************************

[BoardPkg]

  MTLPS add SkuID for reworked RVP
  
  [Issue/Feature Description]
  Add SkuID for reworked RVP with topology 2 (i.e. DDIA DP + DDIB HDMI + TCP3 DP)
  and topology 3 (i.e. only DDIB DP), including update their display ID and VBT
  settings.
  
  [Resolution]
  na
  
  Package/Module:
  
  [Impacted Platform]
  MTL-PS reworked RVP
  
  Hsd-es-id: 1509151828
  Change-Id: I7fedb5bc12835c9ee9d181c4c4724f64e237732b
  Original commit hash: b441b18ac51893ebb07d9e52dc85399c74d60456
  
  MeteorLakeBoardPkg/BoardPkg.dsc
  MeteorLakeBoardPkg/Include/PlatformBoardId.h
  MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/BoardVpdPcdInit.dsc
  MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlPSDdr5DpHdmiRvp.dsc
  MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlPSDdr5OnlyDpRvp.dsc
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: sku

*********************************************************************************
Commit: f22f4835be396e9c01a5ac4f4147b9066916525b 
*********************************************************************************

[BoardPkg]

  Partial GPIO support for MTL-S to enable PCIe RTD3 on SIMICS
  
  Hsd-es-id: 15010981671
  Change-Id: I393ac890899903d4045bedb8b265be3a9fe31163
  Original commit hash: e434333030bd4bc908ccde44c65bf65cf00fbf03
  
  MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/BoardVpdPcd.dec
  MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/BoardVpdPcdInit.dsc
  MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlSUDimm1DEvcrb.dsc
  MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
  MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: sku

*********************************************************************************
Commit: 386d89f5c0faf41e3ab2ef4e8b297f0b14438874 
*********************************************************************************

[SiliconPkg], [PlatformPkg]

  Trace captures are not decoded completely with undefined messages.
  
  [Issue Description]
  Some ME post code are not fixed value and caused the decode failure.
  
  [Resolution]
  Assign fixed value to ME post code and update doxygen file.
  
  Package/Module: C1S/Doxygen
  
  [Impacted Platform]
  MTL, LNL
  
  Hsd-es-id: 22015513345
  Change-Id: I718be90868515d4c76e1b77f770a50e05ddb0de0
  Original commit hash: 91e88d7aaadb745a12a941c2e65f14838eb72e37
  
  ClientOneSiliconPkg/IpBlock/Amt/Library/DxeAmtHeciLib/DxeAmtHeciLib.c
  ClientOneSiliconPkg/IpBlock/Amt/Mebx/Dxe/MebxCore.c
  ClientOneSiliconPkg/IpBlock/Me/Asf/Dxe/AsfDxe.c
  ClientOneSiliconPkg/IpBlock/Me/Library/DxeMeLib/HeciMsgDxeLib.c
  ClientOneSiliconPkg/IpBlock/Me/Library/PeiDxeMeChipsetLib/PeiDxeMeChipsetLib.c
  ClientOneSiliconPkg/IpBlock/Me/Library/PeiMeLib/HeciMsgPeiLib.c
  ClientOneSiliconPkg/IpBlock/Me/Library/PeiMeLib/MeHeciReset.c
  ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeUmaLib/PchMeUma.c
  MeteorLakePlatSamplePkg/Library/DxePlatformBootManagerLib/AmtSupport.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: LNL

*********************************************************************************
Commit: 2079a986f1a461c1da3cc0173ac743034e1bf4de 
*********************************************************************************

[SiliconPkg], [BoardPkg]

  [MTL FSP] CF9 Global Reset Configuration is not done in Dispatch Mode
  
  [Issue Description]
  Because of PcdFspWrapperEnable clean up, some function's behavior is
  not as expected as before.
  LockConfig() in MeReadyToBoot.c will always be skipped because
  PcdFspWrapperEnable is always set to true on MTL.
  
  [Resolution]
  Keep original behavior and
  1. Remove PcdFspWrapperEnable == 1
  2. Replace PcdFspWrapperEnable == 0 by PcdFspBinaryEnable == 1
  3. Remove PcdFspWrapperEnable from DEC/DSC
  
  Package/Module:
  ClientOneSiliconPkg
  
  [Impacted Platform]
  MTL, LNL, EGS, BHS
  
  Hsd-es-id: 16017178096
  Change-Id: Id19d38dc7fb3bb78af740b397566bd028755a5eb
  Original commit hash: dbd789cde87568a3c3caad1ca87d720b13382d0b
  
  ClientOneSiliconPkg/Fru/MtlPch/Dxe/PchInitDxe.c
  ClientOneSiliconPkg/Fru/MtlPch/Dxe/PchInitDxe.inf
  ClientOneSiliconPkg/Fru/MtlPch/Dxe/PchInitFsp.inf
  ClientOneSiliconPkg/Fru/MtlSoc/SocInit/Dxe/PchInitDxe.c
  ClientOneSiliconPkg/Fru/MtlSoc/SocInit/Dxe/PchInitDxe.inf
  ClientOneSiliconPkg/Fru/MtlSoc/SocInit/Dxe/PchInitFsp.inf
  ClientOneSiliconPkg/IpBlock/Me/HeciInit/Dxe/HeciInit.c
  ClientOneSiliconPkg/IpBlock/Me/HeciInit/Dxe/HeciInit.inf
  ClientOneSiliconPkg/IpBlock/Me/HeciInit/Dxe/HeciInitDxeFsp.inf
  ClientOneSiliconPkg/IpBlock/Me/HeciInit/Dxe/MeReadyToBoot.c
  ClientOneSiliconPkg/Product/MeteorLake/SiInit/Dxe/SiInitDxe.c
  ClientOneSiliconPkg/Product/MeteorLake/SiInit/Dxe/SiInitDxe.inf
  ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
  MeteorLakeOpenBoardPkg/OpenBoardPkgPcdInit.dsc
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: LNL

*********************************************************************************
Commit: 2855f658aed55535f9abb1c6652bcae73f8bafbd 
*********************************************************************************

[PlatformPkg]

  [LNL-MX][knob] Update Processor Disable setup knob
  
  [Issue Description]
  SetupPgPtr(???/Processor Disable/) is not as expected
  which should has full path
  
  [Resolution]
  Update Processor Disable setup knob
  by checking PcdOverclockEnable
  
  Package/Module: LunarLakePlatSamplePkg\Setup
  
  [Impacted Platform]
  ALL
  
  Hsd-es-id: 15011581214
  Change-Id: Ib3c9ab13bfd4813eebd4e06f4d4352461df5eae0
  Original commit hash: 09071f065785477d72cd29329052973b3941e2df
  
  MeteorLakePlatSamplePkg/Setup/Advanced.vfr
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: LNL

*********************************************************************************
Commit: 1e2744c5664917b3ee9949870fb86d82108e38d0 
*********************************************************************************

[SiliconPkg]

  [MTL][VMD] Revert correction in VMD initialization call sequence due to
  function remapping and add alternative fix
  
  [Issue Description]
  VMD RTD3 ACPI interface uses original B/D/F numbers to map and call the
  respective RP-Index ACPI methods. Since VMD initialization called after
  function remapping in current BIOS flow, B/D/F numbers gets modified if
  RP with function 0 is disabled. This will trigger wrong RP index ACPI
  methods in D3cold flow.
  
  [Resolution]
  1. Reverted the change in which VMD init is called after function
  remapping and moved it back to before function remapping.
  2. For the function enumeration of non-zero functions - modified
  the VMD device discovery flow to continue detecting root port devices
  even if function 0 is not available. That way, VMD setup menu will
  continue to display the original B/D/F number and not the remapped
  function number. In this case it will trigger respective RP-Index
  ACPI methods during D3cold flow.
  
  Package/Module:
  VMD init
  
  [Impacted Platform]
  All
  
  Hsd-es-id: 22015564430
  Change-Id: I7cf78f991ff8762c256bc144f38742d546e7fecb
  Original commit hash: 7bfca52bae0f0993df0920017725e36b0e544cf2
  
  ClientOneSiliconPkg/Fru/MtlSoc/Vmd/LibraryPrivate/PeiVmdInitFruLib/PeiVmdInitFruLib.c
  ClientOneSiliconPkg/Product/MeteorLake/SiInit/Pei/SiInit.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: 2046c429292a97687907dc62aca0a2a89552bc7c 
*********************************************************************************

[BoardPkg]

  Set Temporary RAM stack size to 0x40000 when FSP API mode.
  
  [Feature Description]
  Set temporary RAM stack size to 0x40000 for reserving sufficient stack
  size for FSP API mode.
  
  [Resolution]
  Set PcdPeiTemporaryRamStackSize to 0x40000 when FSP API mode.
  
  Package/Module:MeteorLakeBoardPkg
  
  [Impacted Platform]
  MTL.
  
  Hsd-es-id: 22013738345
  Change-Id: I865965afc3f2f3b0564ba17cde86882176843d31
  Original commit hash: 5f01355f5f188d366af1dad2b62f6f5913a56b7e
  
  MeteorLakeBoardPkg/BoardPkgPcdUpdate.dsc
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: temporary

*********************************************************************************
Commit: 59e8390f72edefbce19aa586e6ee6a1d68ee4ad7 
*********************************************************************************

[SiliconPkg]

  LNL-M Resource Priority- CPUID Support RP feature
  
  [Feature Description]
  CPUID Support RP feature
  
  [Resolution]
  check for Rp enable bit and updated support for resource Priority
  
  Package/Module: ClientOneSiliconPkg
  
  [Impacted Platform]
  LNL-M
  
  Hsd-es-id: 16017375427
  Change-Id: I8aaab4b81a297562c9013fdb3dca494351957de2
  Original commit hash: 2230d094821c44bd5149bb88d69303981202be83
  
  ClientOneSiliconPkg/Library/PeiDxeSmmCpuPlatformLib/CpuPlatformLibrary.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: LNL

*********************************************************************************
Commit: e2c77b4857986776c0a144d720d0b5121ad6a13b 
*********************************************************************************

[SiliconPkg]

  LNL-M Resource Priority- CPUID Support RP feature
  [Impacted Platform]
  LNL
  
  Hsd-es-id: 16017375427
  Change-Id: I3f2e02bec5502eaf17c185fac6e5f7489a2f8b89
  Original commit hash: 88d3409ce0d2435d389aea314d36529a975cd456
  
  ClientOneSiliconPkg/Include/Library/CpuPlatformLib.h
  ClientOneSiliconPkg/Library/PeiDxeSmmCpuPlatformLib/CpuPlatformLibrary.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: LNL

*********************************************************************************
Commit: e30bcce584a7ae6e3eca2570958084bff692a69f 
*********************************************************************************

[SiliconPkg]

  [KW Critical] HeciBarAddress is used uninitialized.
  
  [Issue Description]
  HeciBarAddress in MeGetHeciBarAddress() is used uninitialized.
  
  [Resolution]
  Initialize ME Handle before getting HECI BAR address.
  Also fix MeDeviceInit failed when getting wrong address.
  
  Package/Module:
  ClientOneSiliconPkg/IpBlock/ME
  
  [Impacted Platform]
  MTL, LNL.
  
  Hsd-es-id: 15011440535
  Change-Id: If0f623975cc3fd429c226677540a7e88a5add8fc
  Original commit hash: b4e512d11b4417cbf1b70690d71c8d8f73294eba
  
  ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/MeInitPostMem.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: LNL

*********************************************************************************
Commit: 33fb314aba2666f59b4f83e1f6c260a4a1c7209e 
*********************************************************************************


  SUT might not trigger global reset after enter an incorrect password 3 times in MEBx menu
  
  [Issue Description]
  When login attempts exceeded, if there is no reset required after exiting MEBx, global reset is not happening.
  
  [Resolution]
  Issue a global reset when exit MEBx. This gives user chance to save changes if there is any change made before entering MEBx.
  
  Package/Module:
  Features/Manageability/MebxFeaturePkg
  
  [Impacted Platform]
  MTL, LNL.
  
  Hsd-es-id: 15011659311
  Change-Id: I2e2a52e0e6d4e1a993600828a5040efb3212fffa
  Original commit hash: 3db0c31d7dae161fcdc68babc6e394282ed6d2de
  
  Features/Manageability/MebxFeaturePkg/MebxSetup/MebxSettings.c
  Features/Manageability/MebxFeaturePkg/MebxSetup/MebxSetup.c
  Features/Manageability/MebxFeaturePkg/MebxSetup/MebxStrings.uni
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: LNL

*********************************************************************************
Commit: 7a388e421e60edefcb0c6e6d9efe07ff2e48a1e2 
*********************************************************************************

[SiliconPkg]

  [C1S][LNL]/PeiPchInitLibLnl: Replace usage of current Gpio library with new GpioV2 library
  
  Changes include:
  1. Replace usage of current Gpio library in PeiPchInitLibLnl with new GpioV2 library.
  2. Add missing pad signal definition (pchhot_b).
  
  Hsd-es-id: 18021146426
  Change-Id: If9a2d9ab663049738167bc7f84eb1d18e016a5b6
  Original commit hash: c63942182ccad292807f25a94a4f9604f4f03358
  
  ClientOneSiliconPkg/IpBlock/GpioV2/IncludePrivate/GpioV2NativePads.h
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: LNL

*********************************************************************************
Commit: 41b239193dfb5f8a4f22f7fab127b459d0662a4c 
*********************************************************************************

[SiliconPkg]

  ClientOneSiliconPkg/HDA: Aligning header definition with OSXML 4#
  
  Manual aligning definitions. Aligning code in AceRegs.h.
  
  Hsd-es-id: 14016438535
  Original commit hash: e878f9c5b2bbd312963eddf356918e24554670e2
  
  ClientOneSiliconPkg/IpBlock/Hda/IncludePrivate/Register/AceRegs.h
  ClientOneSiliconPkg/IpBlock/Hda/LibraryPrivate/PeiAceInitLib/PeiAceInitLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Oem: Acer

*********************************************************************************
Commit: 25ce45ee431fd5cc423f7865a73e096f55315893 
*********************************************************************************

[SiliconPkg]

  ClientOneSiliconPkg/HDA: Aligning header definition with OSXML 3#
  
  I manually removed x dependence logic in ACE_HSTMEM_HDAML_LCTLX header segment. I had to divade this segment to HDA Link and iDispLink.
  
  Hsd-es-id: 14016438535
  Original commit hash: ef72011978e6a247697454104718691edc4a3988
  
  ClientOneSiliconPkg/IpBlock/Hda/IncludePrivate/Register/AceRegs.h
  ClientOneSiliconPkg/IpBlock/Hda/LibraryPrivate/PeiAceInitLib/PeiAceInitLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Oem: Acer

*********************************************************************************
Commit: bd0bcba9f2dac1aedbdf19d1b48647c342fb98c7 
*********************************************************************************

[SiliconPkg]

  ClientOneSiliconPkg/HDA: Aligning header definition with OSXML 2#
  
  Automatic aligning definitions with use of hrename.py tool.
  
  Hsd-es-id: 14016438535
  Original commit hash: 32cb373c0fd9127a5f51daa09d0d6fd067d0d230
  
  ClientOneSiliconPkg/IpBlock/Hda/IncludePrivate/Register/AceRegs.h
  ClientOneSiliconPkg/IpBlock/Hda/LibraryPrivate/PeiAceInitLib/PeiAceInitLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Oem: Acer

*********************************************************************************
Commit: 3ab30c1452d20a9f195349e98dc02b85edcb9155 
*********************************************************************************

[SiliconPkg]

  ClientOneSiliconPkg/HDA: Removing + logic from header
  
  I removed + logic from header values, to be more similar to OSXML and easier to
  compare.
  
  Hsd-es-id: 14016438535
  Original commit hash: 639151ba0477b50e56b9eed31bc03bd8a63b11da
  
  ClientOneSiliconPkg/IpBlock/Hda/IncludePrivate/Register/AceRegs.h
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Oem: Acer

*********************************************************************************
Commit: 5d639c3cbd932888fee945ba1d6e159ec4256382 
*********************************************************************************

[SiliconPkg]

  ClientOneSiliconPkg/HDA: Aligning header definition with OSXML 1#
  
  Definitions have been modified that have almost identical names and the same values.
  Changes was applied using hrename.py tool, which affected whole repo.
  
  Hsd-es-id: 14016438535
  Original commit hash: f0162e531e42e757ae31570ade856d181486f6c9
  
  ClientOneSiliconPkg/IpBlock/Hda/IncludePrivate/Register/AceRegs.h
  ClientOneSiliconPkg/IpBlock/Hda/LibraryPrivate/PeiAceInitLib/PeiAceInitLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Oem: Acer

*********************************************************************************
Commit: 5a4ad3110a30aa9226ae6a50d34dad5ecba0d367 
*********************************************************************************

[SiliconPkg]

  ClientOneSiliconPkg/HDA: Deleting redundant definitions
  
  Executed with use of hclean.py tool. Some sections were joined, so I
  added new line between it to look identical as previous version.
  
  Hsd-es-id: 14016438535
  Original commit hash: f354ac0a1a02113aa869d4a77e4d1ddb7bc6a0f0
  
  ClientOneSiliconPkg/IpBlock/Hda/IncludePrivate/Register/AceRegs.h
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Oem: Acer

*********************************************************************************
Commit: 124ce14d15c1981f874b75e2e6e7ce5de6a5abd7 
*********************************************************************************

[PlatformPkg]

  Revert "[MTL][Security]LPE related knobs not detected through xmlcli"
  
  This reverts commit 27e24da163bd9ca83c983990e554737fea562564.
  
  Thu Jul 28 18:52:22 2022 +0530
  Original commit hash: b4f7ff5bd2078187b24305f391e06ba34e1b74dd
  
  MeteorLakePlatSamplePkg/Features/PlatformErase/Include/Guid/PlatformEraseVariable.h
  MeteorLakePlatSamplePkg/Features/PlatformErase/StorageEraseDxe/StorageEraseVfr.vfr
  MeteorLakePlatSamplePkg/Include/Setup.h
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: security
  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: 3a76a4876d4acb34d3d19cb971e19aaeefff8154 
*********************************************************************************

[PlatformPkg]

  [MTL][Security]LPE related knobs not detected through xmlcli
  
  Hsd-es-id: 15011542277
  Change-Id: I1b77397b0ac5718d0e3a3fd8c489b9e2dde9f7a4
  Original commit hash: b5e923bc20a536d7628c8a48d0a7906ebb210e39
  
  MeteorLakePlatSamplePkg/Features/PlatformErase/Include/Guid/PlatformEraseVariable.h
  MeteorLakePlatSamplePkg/Features/PlatformErase/StorageEraseDxe/StorageEraseVfr.vfr
  MeteorLakePlatSamplePkg/Include/Setup.h
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: security

*********************************************************************************
Commit: 6aa7d65e503e2bedea0f2a37796a1fab895a665e 
*********************************************************************************

[SiliconPkg]

  [MTL-M MTL-P | DDR5] Blank Display observed while system is in OS with Bios v2313_00
  
  [Issue Description]
  With MRC 0.6.12.2 multiple DDR5 systems exhibit a blank display issue when
  booting into OS.
  
  [Root Cause]
  The issue is not yet root caused but inital triage data shows that the issue
  is not reproducible when either DdrSafeMode or McSafeMode masks are reverted
  to their previous value.
  
  [Resolution]
  Reverted the DdrSafeMode config mask to the pre-MRC 0.6.12.2 value as a
  temporary workaround while the issue is debugged.
  DdrSafeMode = 0x1FF:
  - Enabled bit[0] DDR_SAFE_BASICPM
  - Enabled bit[1] DDR_SAFE_SPINEGATE
  - Enabled bit[2] DDR_SAFE_DCC
  - Enabled bit[3] DDR_SAFE_R2RTRAIN
  - Enabled bit[4] DDR_SAFE_TRANSFORMER
  - Enabled bit[5] DDR_PLL_OPERATION
  - Enabled bit[6] DDR_SAFE_ODT_SENSEAMP
  - Enabled bit[7] DDR_SAFE_VTT_TERMINATION
  - Enabled bit[8] DDR_SAFE_PERIODIC_COMP
  
  Package/Module: ClientOneSiliconPkg/MemoryInit/Mtl
  
  [Impacted Platform]
  ALL
  
  Hsd-es-id: 14017199608
  Change-Id: Id46d85759b4dd13a977f89cb523559d8430effd2
  Original commit hash: e95afcf093f8eebe5c561fa985ef209802a2ccbc
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert
  --Commit Message Contains Key Word: temporary
  --Commit Message Contains Key Word: Workaround

*********************************************************************************
Commit: 69059cd8ddf57f3caa151d14fb8502d219220d41 
*********************************************************************************

[PlatformPkg]

  [MTL-P][A0][PO][TCSS][PD-AIC]: PD-AIC FW Version not enumerating properly in BIOS.
  
  [Issue/Feature Description]
  PD-AIC FW Version not enumerating properly in BIOS.
  
  [Resolution]
  Revert to original data buffer updating function.
  
  Package/Module:
  
  [Impacted Platform]
  MTL-P
  
  Hsd-es-id: 22015550110
  Change-Id: I09efbae3976e3a3dcf6dd2d793f9078fb3c69bbb
  Original commit hash: e9f06524b1db259390c6979c78bd0c5b08b4307e
  
  MeteorLakePlatSamplePkg/Setup/PlatformSetup.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: c261bd17d33f692820f5e64e48db1f3c50a6ebe8 
*********************************************************************************

[SiliconPkg]

  [LNL] Update IP register/names base on 0.8 OSXML release for PCH/South-SoC IPs - GbE
  
  [Feature Description]
  Updating GbeRegs.h and GbeHeaderGenerationRestricted according to LNL OSXML header.
  
  [Resolution]
  The following defines are not defined in LNL OSXML header:
  B_GBE_MEM_RAH_0_RAH and
  N_GBE_MEM_RAH_0_RAH
  
  So, both have been added to the ignored list in GbeHeaderGenerationRestricted.ini file.
  
  ClientOneSiliconPkg/Gbe:
  
  [Impacted Platform]
  LNL.
  
  Hsd-es-id: 14016438594
  Change-Id: I6f2c5324779fd02d5ccce749fbfa8e09dd22c252
  Original commit hash: d67ec9659c4bfd4d27ae4751d7c37831af2d3437
  
  ClientOneSiliconPkg/IpBlock/Gbe/IncludePrivate/Register/GbeRegs.h
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: LNL
  --Commit Message Contains Key Word: restricted

*********************************************************************************
Commit: 95c54e78eff3faa3240ed42bb44042c8e0b1835b 
*********************************************************************************

[SiliconPkg]

  LNL DLVR SSC control and switching frequency selection in BIOS
  
  [Issue Description]
  Updated DLVR default settings
  
  [Impacted Platform]
  LNL
  
  Hsd-es-id: 16017058662
  Change-Id: I2f7bfe86d55751b8aa78e63288087d012b546fae
  Original commit hash: 10d90285005e18ddd58ebf992022bf83ee75cbd8
  
  ClientOneSiliconPkg/Fru/MtlCpu/IncludePrivate/Library/VoltageRegulatorDomains.h
  ClientOneSiliconPkg/Include/ConfigBlock/VoltageRegulator/CpuPowerMgmtVrConfig.h
  ClientOneSiliconPkg/IpBlock/VoltageRegulator/LibraryPrivate/PeiVrLib/PeiVrLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: LNL

*********************************************************************************
Commit: f569aa11560d24d7e4a198bb6431e8cd9fb28e08 
*********************************************************************************


  [LNL/Feature] Bypass Svn check in Simics environment.
  
  [Issue/Feature Description]
  In Simics, the Svn check failed, which is caused by the
  failure of retrieval anti-replay SVN information.
  
  [Resolution]
  Bypass Svn verify for capsule update in Simics
  
  Package/Module:Features/FirmwareGuard
  
  [Impacted Platform]
  LunarLake
  
  Hsd-es-id: 15011628986
  Change-Id: I7635a80f83ec2797426533185335b3923d50d143
  Original commit hash: 0fffcace0ce9b556245b8e73b2c8cc2d9a47d8a8
  
  Features/FirmwareGuard/CapsuleFeaturePkg/Library/CbntSvnCheckLib/CbntSvnCheckLib.c
  Features/FirmwareGuard/CapsuleFeaturePkg/Library/CbntSvnCheckLib/CbntSvnCheckLib.inf
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: LNL
  --Commit Message Contains Key Word: bypass

*********************************************************************************
Commit: 0c266a98e3e26542e030c305e9f94a716a7e7d32 
*********************************************************************************

[SiliconPkg]

  [MTL-M MTL-P | DDR5 LP5][MTL-A0-PO]0055 PC Hang issue Observed while resetting system via Reset Button
  
  [Issue Description]
  A boot hang at post code 0055 is observed when the platform is booted to OS
  and reset using the hardware reset button.
  
  [Root Cause]
  When the system boots up to OS, the OS may set the MemoryOverwiteRequestControl (MOR)
  variable which is a signal to the BIOS to do a memory scrub on the next system reset.
  When the system is reset and the MOR bit is set, the PeimMemoryInit function tries
  to demote the Warm Reset to a Fast Boot flow. This type of boot mode change is not
  supported on MTL.
  
  [Resolution]
  When a MOR memory scrub request is detected during a Warm Reset exit, the PeimMemoryInit
  function triggers a cold reset. The MOR memory scrub request will be serviced as part
  of the cold boot flow.
  
  Package/Module: ClientOneSiliconPkg/MemoryInit/Mtl
  
  [Impacted Platform]
  ALL
  
  Hsd-es-id: 22015559698
  Change-Id: I51e059e89305927def425d787b80f90d0a3228e6
  Original commit hash: 2e42df6703d7c50161b51d5305389a3ffc652bea
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: hardware

*********************************************************************************
Commit: fcdd43a834bcea34b7e3f1b45ba8fb14a7bbb59a 
*********************************************************************************


  Change LNL build scripts from using FMMT C tool to FMMT Python tool
  
  [Issue/Feature Description]
  Edk2 contains two different versions of the FMMT tool. These changes cause the BIOS build scripts to use the Python version of the tool instead of the C version of the tool.
  
  Hsd-es-id: 14016891759
  Change-Id: I2d6846b928cc656d0fed7f94285e7569f379715c
  Original commit hash: a154b8e16d5cccd6533bd184571813315f7037bf
  
  Features/XmlCliFeaturePkg/XmlCliCommon/Tool/ParseSetup.py
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: LNL

*********************************************************************************
Commit: 4630e221f1de4e549d94f7cf35cce93e0ee28951 
*********************************************************************************

[SiliconPkg]

  THC header align to auto-generated OSXML header
  
  [Feature Description]
  The goal is to have the IP header file used by PCH code aligned with OSXML.
  
  [Resolution]
  1. Remove definitions that are not used by PCH code.
  2. Partly align header comments to the auto-generated header comments.
  3. Align the registers names in header to auto-generated header.
  4. Align names that are not present in auto-generated header to
  the general convenience.
  5. Update PCH code with the new registers names.
  6. Create header comparison configuration file of this IP for the future
  usage.
  
  [Impacted Platform]
  MTL, ARL, LNL, OEMx
  
  Hsd-es-id: 18016156933
  Change-Id: I52da3403e6c2e06ba4c3c5f7f568952abd6171a7
  Original commit hash: 54f0a599e623ba3220a91a415ed74bffb213118b
  
  ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/MtlPchThcLib/MtlPchThcLib.c
  ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/ThcSocLib/ThcSocLib.c
  ClientOneSiliconPkg/IpBlock/Thc/IncludePrivate/Register/ThcRegs.h
  ClientOneSiliconPkg/IpBlock/Thc/LibraryPrivate/PeiThcInitLib/PeiThcInitLib.c
  ClientOneSiliconPkg/IpBlock/Thc/QuickSpiDriver/QuickSpiDriver.c
  ClientOneSiliconPkg/IpBlock/Thc/QuickSpiDriver/QuickSpiLibPrivate.c
  ClientOneSiliconPkg/IpBlock/Thc/ThcDriver/ThcDriver.c
  ClientOneSiliconPkg/IpBlock/Thc/ThcDriver/ThcLibPrivate.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: future
  --Commit Message Contains Key Word: ARL
  --Commit Message Contains Key Word: LNL

*********************************************************************************
Commit: 8d841bf3c391f90a5e016769838ad81804ed1bcb 
*********************************************************************************

[SiliconPkg]

  [LNL-MX][KW] Klocwork errors resolved
  Intel\ClientOneSiliconPkg\Fru\LnlSoc\LibraryPrivate\PeiLnlSocInitLib\LnlSocUsbCsi.c :
  'XhciPcieConfigAccess.RegAccess.Read16' is used uninitialized in this function.
  
  Intel\ClientOneSiliconPkg\Fru\LnlSoc\LibraryPrivate\PeiDxeSmmPsfSocLib\PsfSocLib.c :
  Non-void function does not return value
  
  Intel\ClientOneSiliconPkg\Fru\LnlSoc\LibraryPrivate\PeiLnlSocInitLib\LnlSocInit.c :
  Pointer 'SerialIoI2cHandle' returned from call to function 'AllocateZeroPool' at line 122 may be NULL and may be dereferenced at line 271.
  Pointer 'SerialIoSpiHandle' returned from call to function 'AllocateZeroPool' at line 124 may be NULL and may be dereferenced at line 271.
  Pointer 'SerialIoUartHandle' returned from call to function 'AllocateZeroPool' at line 121 may be NULL and may be dereferenced at line 271.
  
  Intel\ClientOneSiliconPkg\Fru\LnlSoc\Library\SecSocLib\SecSocLib.c :
  SerialIoI2cMmioBase' is used uninitialized in this function.
  
  Intel\ClientOneSiliconPkg\Fru\LnlSoc\SocInit\Dxe\PchInit.c :
  The result of expression: 'PchPwrmBase+0x1024' generates 4-byte type while casting to a bigger size of 8-byte
  
  Hsd-es-id: 15011505779, 15011439630, 15011438572
  Change-Id: I66224abe2d8cd57c8f0b0cf78e3ab6de480f2ba0
  Original commit hash: 30fd46a06b5a323e2c3959f32333ed494f337a88
  
  ClientOneSiliconPkg/Fsp/Library/SecFspSiliconLib/SecFspSiliconLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: LNL

*********************************************************************************
Commit: 72cb759a96f156d26452559c87e858d1b3f35e4d 
*********************************************************************************

[SiliconPkg], [ASL], [BoardPkg]

  [LNL] Add versioned IP BIOS Guard ACPI code
  
  Reintroduce Bios Guard ACPI refactor which included:
  -moving all Bios Guard ACPI code into a new driver
  -creating separate ACPI table for Bios Guard
  
  On top of that, add IP versioning based on processor family to
  exclude MTL from this refactor
  
  Hsd-es-id: 14016661805
  Change-Id: Ie16a318363893f19c5c34bd4934fd95e7732205d
  Original commit hash: bd645e3baae255134547b73af85ef5c5b2e9b13a
  
  ClientOneSiliconPkg/Include/BiosGuard.h
  ClientOneSiliconPkg/IncludePrivate/BiosGuardNvsAreaDef.h
  ClientOneSiliconPkg/IpBlock/CpuInit/Dxe/CpuInitDxe.c
  ClientOneSiliconPkg/IpBlock/CpuInit/Dxe/CpuInitDxe.inf
  ClientOneSiliconPkg/IpBlock/CpuPowerManagement/AcpiTables/BiosGuardNvs.asl
  ClientOneSiliconPkg/IpBlock/CpuPowerManagement/AcpiTables/CpuSsdt.asl
  ClientOneSiliconPkg/IpBlock/CpuPowerManagement/Dxe/DxeCpuPowerManagement.inf
  ClientOneSiliconPkg/IpBlock/CpuPowerManagement/Dxe/MiscFunctions.c
  ClientOneSiliconPkg/IpBlock/CpuPowerManagement/Dxe/PowerManagementInit.c
  MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/Platform.asl
  MeteorLakeBoardPkg/Acpi/BoardAcpiDxe/Dsdt/Platform.asl
  MeteorLakeBoardPkg/BoardPkgPcdInit.dsc
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: LNL

*********************************************************************************
Commit: f1aae7289766dbb02defc64074e6fb2b6ad9c395 
*********************************************************************************

[ASL]

  [MTL]ADL references are removed from MTL UPD dsc files - Remove MTL refernces added in Generic code
  
  [Issue/Feature Description]
  Replaced ADL with MTL in ADL GPIO files. Reverting these references back to ADL
  
  Hsd-es-id: 22015463551
  Change-Id: I8e440bf003f6219d505fbbaabeecd21d467dab8f
  Original commit hash: fc267e3d60a4a39de16ef580fc2888056e31351d
  
  ClientOneSiliconPkg/IpBlock/GpioV2/AcpiTables/GpioCommonV2.asl
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: cfbc9551d9372cf737181bbe8ffbef4c13bd85fe 
*********************************************************************************

[ASL]

  [MTL]ADL references are removed from MTL UPD dsc files - Remove MTL refernces added in Generic code
  
  [Issue/Feature Description]
  Replaced ADL with MTL in ADL GPIO files. Reverting these references back to ADL
  
  Hsd-es-id: 22015463551
  Change-Id: I5dfe53952c328b09cf16fcd1ee7577e997f12229
  Original commit hash: a3c0b865a73ce11374752deaa17f63173d773985
  
  ClientOneSiliconPkg/IpBlock/GpioV2/AcpiTables/GpioCommonV2.asl
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: 41dd5e4b772dc158184ad27792d5c37dd18892a0 
*********************************************************************************

[BoardPkg]

  Update display vpd data for MTL CRB DDR5
  
  [Issue/Feature Description]
  Update display vpd data for MTL CRB DDR5 to correct setting base off
  platform mapping.
  
  [Resolution]
  1. Update Vbt config to use default tcp2 as tbt port
  
  Package/Module:
  
  [Impacted Platform]
  U
  
  Hsd-es-id: 1509151828
  Change-Id: Ic1ac4ec127f7aaa94e8f8cf97bb9e18c71315782
  Original commit hash: 3208efb844224027ef365047c7be8ee62953551b
  
  MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlPDdr5Crb.dsc
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: sku

*********************************************************************************
Commit: 8a9d7892db794030bba4c579ac4c9f208c67bb1b 
*********************************************************************************

[SiliconPkg]

  ClientOneSiliconPkg/Gbe: GbE header update
  
  Align GbE PCH header and code with OSXML:
  Definitions that were not used have been removed.
  Definitions have been renamed according to OSXML auto-generated header.
  
  HeaderGenerationRestricted.ini file added for GbE IP.
  
  Hsd-es-id: 18016156100
  Change-Id: Ia0986f669034a46c81e2ea2d4eaa1013b8517fec
  Original commit hash: d1032b48716c364208cf1926cff2223531b2c610
  
  ClientOneSiliconPkg/Fru/MtlSoc/SocInit/Smm/GbeSxSmm.c
  ClientOneSiliconPkg/IpBlock/Gbe/IncludePrivate/Register/GbeRegs.h
  ClientOneSiliconPkg/IpBlock/Gbe/Library/PeiDxeSmmGbeLib/GbeLib.c
  ClientOneSiliconPkg/IpBlock/Gbe/LibraryPrivate/PeiDxeSmmGbeMdiLib/GbeMdiLib.c
  ClientOneSiliconPkg/IpBlock/Gbe/LibraryPrivate/PeiGbeInitLib/PeiGbeInitLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: restricted

*********************************************************************************
Commit: af8b655f713db631518a7091695458709222bb25 
*********************************************************************************

[SiliconPkg]

  [C1S][LNL]/ThcSocLib: Replace usage of current Gpio library with new GpioV2
  
  Changes include:
  - [LNL][GpioV2][THC_SPI] - replace usage of current Gpio library with new GpioV2 library,
  - fix pad and native singals definitions in auto-generated files of GpioV2 lib,
  - generate new file_guid for the ThcSocLib.inf as it was the same as for mtl.
  
  Hsd-es-id: 18021145839
  Change-Id: I003ff9d2bf20477a0bb43fe440a4afeb3b30784f
  Original commit hash: fa66aba3944d16737a85b66c4bc88113c59fab18
  
  ClientOneSiliconPkg/IpBlock/GpioV2/IncludePrivate/GpioV2NativePads.h
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: LNL

*********************************************************************************
Commit: 56f5a24cee3291cf76a646f4e57cde343decb781 
*********************************************************************************

[BoardPkg], [ASL], [PlatformPkg]

  [MTL] Remove restricted/Internal only of RF Kill and Wifi Phy filter config
  
  [Feature Description]
  When the restricted/internal only tags are unnecessary
  restricted tags must be removed
  
  [Resolution]
  Remove restricted/Internal only of RF Kill and Wifi Phy filter config
  
  [Impacted Platform]
  MTL
  
  Hsd-es-id: 15011566271
  Change-Id: I2fe2991657597576107cc2f11ea2d367bdb2fdd1
  Original commit hash: 496f5f4f4b7899c43d16af88287f9da99950ad43
  
  MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/Connectivity.asl
  MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
  MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/WifiRegulatory.asl
  MeteorLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
  MeteorLakeBoardPkg/Acpi/AdvancedAcpiDxe/AdvancedAcpiDxe.inf
  MeteorLakeBoardPkg/BoardPkg.dec
  MeteorLakeBoardPkg/Include/PlatformNvsAreaDef.h
  MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/BoardVpdPcd.dec
  MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/BoardVpdPcdInit.dsc
  MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlMLp5xAep.dsc
  MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlMLp5xAepp.dsc
  MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlMLp5xConf1Rvp.dsc
  MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlMLp5xConf2Rvp.dsc
  MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlMLp5xPmicRvp.dsc
  MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlPDdr5Crb.dsc
  MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlPDdr5SODimmB2bHsioRvp.dsc
  MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlPDdr5SODimmSbsPpvRvp.dsc
  MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlPDdr5SODimmSbsRvp.dsc
  MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlPLp5Gcs.dsc
  MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlPLp5xAep.dsc
  MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlPLp5xT3Rvp.dsc
  MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlPLp5xT4Rvp.dsc
  MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlPSDdr5Crb.dsc
  MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlPSDdr5Ppv.dsc
  MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlPSDdr5Rvp.dsc
  MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlSHsioRvp.dsc
  MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlSOcRvp.dsc
  MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlSSODimm1DEvcrb.dsc
  MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlSSimics.dsc
  MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlSUDimm1DEvcrb.dsc
  MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlSUDimm2DEvcrb.dsc
  MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlSimics.dsc
  MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Dxe/DxeMultiBoardInitlib.inf
  MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
  MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
  MeteorLakePlatSamplePkg/Include/SetupVariable.h
  MeteorLakePlatSamplePkg/Library/DxeAcpiGnvsInitLib/DxeAcpiGnvsInitLib.c
  MeteorLakePlatSamplePkg/PlatformInitAdvanced/PolicyInitAdvancedDxe/CnvPolicyInitDxe.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: restricted
  --Commit Message Contains Key Word: internal
  --Commit Message Contains Key Word: sku

*********************************************************************************
Commit: ff6e32afe5243431c8c80e18543556cf2613a23e 
*********************************************************************************

[SiliconPkg]

  Add disabling ATS replay mechanism during ATS invalidation for MTL-M Ax
  
  [Feature Description]
  BIOS FW needs to disable ATS replay mechanism during ATS invalidation
  for GFX in case of MTL-M Ax, it should happen only when VT-d is enabled.
  
  Changes:
  1. Implemented two new APIs for disabling ATS replay mechanism:
  - DisableAtsReplayMechanismForGt - programs dis_ats_replay and
  lock_security_chk in ECOCHK_GAMCTRL_3D_GT_REG register;
  - DisableAtsReplayMechanismForMedia - programs dis_ats_replay and
  lock_security_chk in ECOCHK_GAMCTRL_MEDIA_MEDIA_REG register.
  2. Created empty APIs for LNL.
  3. These APIs are called respectively in GtInit and MediaInit functions.
  These registers need to be programmed before entering idel mode.
  
  [Impacted Platform]
  MTL, ARL
  
  Hsd-es-id: 18023107921
  Original commit hash: ddfaa1b069f10f4b2173080f78dd9c25d46ce2c8
  
  ClientOneSiliconPkg/Fru/MtlSoc/Graphics/IncludePrivate/Library/PeiGraphicsInitFruLib.h
  ClientOneSiliconPkg/Fru/MtlSoc/Graphics/LibraryPrivate/PeiGraphicsInitFruLib/PeiGraphicsInitFruLib.c
  ClientOneSiliconPkg/Fru/MtlSoc/Graphics/LibraryPrivate/PeiGraphicsInitFruLib/PeiGraphicsInitFruLib.inf
  ClientOneSiliconPkg/Fru/MtlSoc/IncludePrivate/Defines/IgdDefines.h
  ClientOneSiliconPkg/Fru/MtlSoc/IncludePrivate/Register/Graphics/IgdMediaRegs.h
  ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen13/PeiGraphicsPmInit.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: LNL
  --Commit Message Contains Key Word: ARL

*********************************************************************************
Commit: fcb3b62d807a413d39545f83e8c207faf415f5b7 
*********************************************************************************

[ASL]

  [LNL] Remove restricted/Internalonly of RF Kill and Wifi Phy filter config
  
  [Feature Description]
  When the restricted/internal only tags are unnecessary
  restricted tags must be removed
  
  [Resolution]
  Remove restricted/Internalonly of RF Kill and Wifi Phy filter config
  
  [Impacted Platform]
  LNL
  
  Hsd-es-id: 15011566274
  Change-Id: Icb3f542658345c94b9723049adb3d39f24200cd8
  Original commit hash: 63ea27de130dab520251e8bf72af6011c7018897
  
  Features/Connectivity/CnvFeaturePkg/AcpiTables/Ssdt/CnvPkgNvs.asl
  Features/Connectivity/CnvFeaturePkg/AcpiTables/Ssdt/WifiRegulatory.asl
  Features/Connectivity/CnvFeaturePkg/CnvDxe/CnvDxe.c
  Features/Connectivity/CnvFeaturePkg/CnvFeaturePkg.dsc
  Features/Connectivity/CnvFeaturePkg/Include/CnvPkgNvsAreaDef.h
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: LNL
  --Commit Message Contains Key Word: restricted
  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: 236f823c20b0483c4a6c73dff7eccd733ef5837a 
*********************************************************************************

[SiliconPkg]

  [MTL][LNL] BIOS update for DOP clock gating.
  
  Several lines of description for the change.
  
  Hsd-es-id: 16017187611
  Change-Id: I126215ad8829f453e7ba9005083b9d856cccbdbd
  Original commit hash: ca0808c8efea1b8149e13b3cd78a03d6991cf302
  
  ClientOneSiliconPkg/Fru/MtlSoc/Graphics/IncludePrivate/Library/PeiGraphicsInitFruLib.h
  ClientOneSiliconPkg/Fru/MtlSoc/Graphics/LibraryPrivate/PeiGraphicsInitFruLib/PeiGraphicsInitFruLib.c
  ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen13/PeiGraphicsPmInit.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: LNL

*********************************************************************************
Commit: f1895423c6eb8c6d50346ffda8152242a95596bc 
*********************************************************************************

[PlatformPkg]

  PlatformErase: Fix the issue when erase the SATA with password in RAID mode
  
  [Issue/Feature Description]
  1. Erase the SATA with password in RAID mode, erase fail for the SATA in RAID mode doesn't have the device path.
  So can't get the AtaPassThru by device path and can't get the block size for no BlockIo.
  
  [Resolution]
  Add the handle for AtaPassThru.
  Don't check the block size when perform erasing for it can erase by security command
  
  Package/Module:
  MeteorLakePlatSamplePkg/PlatformErase
  
  [Impacted Platform]
  MTL.
  
  Hsd-es-id: 15011625610
  Change-Id: I820c4b0d99abd6f8693e223277e7275f295a5a77
  Original commit hash: dc04de508b35ba5c48ecbd70f397ebb335a3292f
  
  MeteorLakePlatSamplePkg/Features/PlatformErase/Include/Library/SataHelperLib.h
  MeteorLakePlatSamplePkg/Features/PlatformErase/Include/Protocol/RstEraseProtocol.h
  MeteorLakePlatSamplePkg/Features/PlatformErase/Library/SataHelperLib/SataHelperLib.c
  MeteorLakePlatSamplePkg/Features/PlatformErase/RstEraseDxe/Nvme.c
  MeteorLakePlatSamplePkg/Features/PlatformErase/RstEraseDxe/RstEraseDxe.c
  MeteorLakePlatSamplePkg/Features/PlatformErase/RstEraseDxe/RstEraseDxe.h
  MeteorLakePlatSamplePkg/Features/PlatformErase/RstEraseDxe/Sata.c
  MeteorLakePlatSamplePkg/Features/PlatformErase/StorageEraseDxe/DeviceHandler.c
  MeteorLakePlatSamplePkg/Features/PlatformErase/StorageEraseDxe/StorageErase.c
  MeteorLakePlatSamplePkg/Features/PlatformErase/StorageEraseDxe/StorageErase.h
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: security

*********************************************************************************
Commit: c3fa81143e4943b3eb7117e39f0d0c0522c2419e 
*********************************************************************************

[SiliconPkg]

  [MTL][LNL] PICA Programming is not needed
  
  [Issue/Feature Description]
  Choose either "Issue Description" or "Feature Description"
  General information on the change; what and why
  Please try to use full sentences, proper spelling and grammar
  
  [Resolution]
  If issue resolution, describe generally how was this fixed
  
  Package/Module:
  
  [Impacted Platform]
  Default ALL, Y, U, S, H, etc.
  
  Hsd-es-id: 16017187690
  Change-Id: I24cefceba15c9a11f5239d375c6f3218ca66c3af
  Original commit hash: a122c38dda21d3fc6713d17bf568ca532014b994
  
  ClientOneSiliconPkg/Fru/MtlSoc/Graphics/LibraryPrivate/PeiDisplayInitFruLib/PeiDisplayInitFruLib.c
  ClientOneSiliconPkg/Fru/MtlSoc/IncludePrivate/Defines/IgdDefines.h
  ClientOneSiliconPkg/IncludePrivate/Library/PeiDisplayInitFruLib.h
  ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiDisplayInitLibGen14Plus/PeiDisplayInitLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: LNL

*********************************************************************************
Commit: 226957a00c1d0ecab5f6e6ece315ae3c387f47e9 
*********************************************************************************

[SiliconPkg]

  [MTL][LNL] Updating Clock squashing Program for Gt and Media.
  
  Several lines of description for the change.
  
  Hsd-es-id: 16017187498
  Change-Id: I7a08e9b0f799d1a5816b011876e8d929d3d5606a
  Original commit hash: 5268ee0a0246642803c8b6b5afe448bac03b5a13
  
  ClientOneSiliconPkg/Fru/MtlSoc/Graphics/IncludePrivate/Library/PeiGraphicsInitFruLib.h
  ClientOneSiliconPkg/Fru/MtlSoc/Graphics/LibraryPrivate/PeiGraphicsInitFruLib/PeiGraphicsInitFruLib.c
  ClientOneSiliconPkg/Fru/MtlSoc/IncludePrivate/Defines/IgdDefines.h
  ClientOneSiliconPkg/Fru/MtlSoc/IncludePrivate/Register/Graphics/IgdMediaRegs.h
  ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen13/PeiGraphicsPmInit.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: LNL

*********************************************************************************
Commit: 3cca65af6ecde27ff3a8eb1ab86fcf5b8f6bcd34 
*********************************************************************************


  [TseFeaturePkg] TseNvmExpress driver with TSE support
  
  [Feature Description]
  Implementation of the TseNvmExpress driver with TSE support through
  the BlockIoCrypto and TSE protocols.
  
  TseNvmExpressDxe:
  
  [Impacted Platform]
  LNL
  
  Hsd-es-id: 14016850133, 14015233482
  Change-Id: Ibc22f4845c800f3e4ca5203eaba80ff5828d838a
  Original commit hash: c026b50cae58502c1f4166a99c675df19dd62eae
  
  Features/Security/TseFeaturePkg/Include/TseFeature.dsc
  Features/Security/TseFeaturePkg/Include/TseFeature.fdf
  Features/Security/TseFeaturePkg/Readme.md
  Features/Security/TseFeaturePkg/TseFeaturePkg.dec
  Features/Security/TseFeaturePkg/TseFeaturePkg.dsc
  Features/Security/TseFeaturePkg/TseNvmExpressDxe/ComponentName.c
  Features/Security/TseFeaturePkg/TseNvmExpressDxe/NvmExpress.c
  Features/Security/TseFeaturePkg/TseNvmExpressDxe/NvmExpress.h
  Features/Security/TseFeaturePkg/TseNvmExpressDxe/NvmExpressBlockIo.c
  Features/Security/TseFeaturePkg/TseNvmExpressDxe/NvmExpressBlockIo.h
  Features/Security/TseFeaturePkg/TseNvmExpressDxe/NvmExpressBlockIoCrypto.c
  Features/Security/TseFeaturePkg/TseNvmExpressDxe/NvmExpressBlockIoCrypto.h
  Features/Security/TseFeaturePkg/TseNvmExpressDxe/NvmExpressDiskInfo.c
  Features/Security/TseFeaturePkg/TseNvmExpressDxe/NvmExpressDiskInfo.h
  Features/Security/TseFeaturePkg/TseNvmExpressDxe/NvmExpressDxe.inf
  Features/Security/TseFeaturePkg/TseNvmExpressDxe/NvmExpressDxe.uni
  Features/Security/TseFeaturePkg/TseNvmExpressDxe/NvmExpressDxeExtra.uni
  Features/Security/TseFeaturePkg/TseNvmExpressDxe/NvmExpressHci.c
  Features/Security/TseFeaturePkg/TseNvmExpressDxe/NvmExpressHci.h
  Features/Security/TseFeaturePkg/TseNvmExpressDxe/NvmExpressPassthru.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: LNL
  --Commit Message Contains Key Word: security

*********************************************************************************
Commit: 245e22a27c0452b9a1fdd3d3a765583c2ca782b1 
*********************************************************************************

[BoardPkg], [PlatformPkg]

  Over Current Notification does not come more than 2 times
  
  [Issue/Feature Description]
  Virtual OC Pin need to remap to U3OCM
  
  [Resolution]
  Update TCSS USB3 Virtual OC pin
  
  Package/Module:
  
  [Impacted Platform]
  MTL
  
  Hsd-es-id: 16017273545
  Change-Id: Ic3ffd862966f562f48170cff75eb4b108e0a967d
  Original commit hash: 1b8dd8367237e83009f8ef6ba42a3c2aaa69c7f8
  
  MeteorLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiSaPolicyBoardConfig.c
  MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlMLp5xAep.dsc
  MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlMLp5xAepp.dsc
  MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlMLp5xConf1Rvp.dsc
  MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlMLp5xConf2Rvp.dsc
  MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlMLp5xPmicRvp.dsc
  MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlPDdr5Crb.dsc
  MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlPDdr5SODimmB2bHsioRvp.dsc
  MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlPDdr5SODimmSbsPpvRvp.dsc
  MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlPDdr5SODimmSbsRvp.dsc
  MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlPLp5Gcs.dsc
  MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlPLp5xAep.dsc
  MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlPLp5xT3Rvp.dsc
  MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlPLp5xT4Rvp.dsc
  MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlPSDdr5Crb.dsc
  MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlPSDdr5Ppv.dsc
  MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlPSDdr5Rvp.dsc
  MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: sku

*********************************************************************************
Commit: 55b4c7c9021f0531a406952e01b0e043c3f56b51 
*********************************************************************************

[BoardPkg], [ASL]

  [MTL] Remove restricted tags of ACPI Debug SSDT table related code
  
  [Issue/Feature Description]
  Cleaning restricted tags of ACPI Debug SSDT table related code in PciDrc.asl while keeping DPTR updated in PciDrc.asl
  
  [Resolution]
  Cleaning restricted tags
  
  Package/Module:MeteorLakeBoardPkg
  
  [Impacted Platform]
  MTL
  
  Hsd-es-id: 15011566277
  Change-Id: I7e0ed25f41c2e27d61df4873c6983c02ccbb0cee
  Original commit hash: 66263fac622fe5bd52ede5cfcf7f9f460edc5f64
  
  MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/PciDrc.asl
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: restricted

*********************************************************************************
Commit: b40b457ea7f7ecce6e3dd377b025c14681ace41c 
*********************************************************************************


  [LNL/Feature] skip BIOS Fit or ACM Policy check in simics environment.
  
  Skip BIOS Fit or ACM Policy check, since Simics environment don't support
  to read register and that'll lead to ACM policy check failure.
  
  Hsd-es-id: 15011626676
  Change-Id: I4970eff3a306409c7f177dd86e93ce2270f31826
  Original commit hash: bb0477e1fcc7d5758776f9f115f3cf1fb18c27c6
  
  Features/FirmwareGuard/CapsuleFeaturePkg/PlatformInitRecoveryPei/PlatformInitRecoveryPei.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: LNL

################################################################################

Report Summary: Backstop found 106 suspect commits for review 

Warnings Found:
  Commit: 7c55193    --Commit Message Contains Key Word: sku
  Commit: 5e03d7c    --Commit Message Contains Key Word: HW
  Commit: 9cecdda    --Commit Message Contains Key Word: sku
  Commit: 22b7546    --Commit Message Contains Key Word: step
  Commit: f11bec3    --Commit Message Contains Key Word: LNL
  Commit: 3344fe3    --Commit Message Contains Key Word: step
  Commit: 927f4f3    --Commit Message Contains Key Word: LNL
  Commit: bca7daa    --Commit Message Contains Key Word: step
  Commit: 7b2a77d    --Commit Message Contains Key Word: LNL
  Commit: 84945ed    --Commit Message Contains Key Word: LNL
  Commit: 05fde64    --Commit Message Contains Key Word: sku
  Commit: 33e4b07    --Commit Message Contains Key Word: LNL
  Commit: ce45910    --Commit Message Contains Key Word: LNL
  Commit: c813423    --Commit Message Contains Key Word: sku
  Commit: 2419245    --Commit Message Contains Key Word: sku
  Commit: 5b09e74    --Commit Message Contains Key Word: HW
  Commit: e7c43e1    --Commit Message Contains Key Word: revert
  Commit: e7c43e1    --Commit Message Contains Key Word: step
  Commit: d303fb2    --Commit Message Contains Key Word: future
  Commit: d9d9c64    --Commit Message Contains Key Word: bypass
  Commit: 5b45102    --Commit Message Contains Key Word: step
  Commit: eb67e46    --Commit Message Contains Key Word: bypass
  Commit: af1b7c6    --Commit Message Contains Key Word: Workaround
  Commit: 435d2dd    --Commit Message Contains Key Word: step
  Commit: 06cde3f    --Commit Message Contains Key Word: sku
  Commit: 21ed890    --Commit Message Contains Key Word: step
  Commit: 21ed890    --Commit Message Contains Key Word: stepping
  Commit: e5b2213    --Commit Message Contains Key Word: HW
  Commit: e5b2213    --Commit Message Contains Key Word: Workaround
  Commit: 3a21e7e    --Commit Message Contains Key Word: HW
  Commit: ccb0dcc    --Commit Message Contains Key Word: LNL
  Commit: 1d13f2a    --Commit Message Contains Key Word: LNL
  Commit: 3de90fc    --Commit Message Contains Key Word: LNL
  Commit: 04a6c98    --Commit Message Contains Key Word: LNL
  Commit: 2cf0f24    --Commit Message Contains Key Word: LNL
  Commit: 52bc8fe    --Commit Message Contains Key Word: LNL
  Commit: 0a46beb    --Commit Message Contains Key Word: LNL
  Commit: a2e2164    --Commit Message Contains Key Word: LNL
  Commit: 42daae1    --Commit Message Contains Key Word: LNL
  Commit: 6531793    --Commit Message Contains Key Word: sku
  Commit: 2ac4a84    --Commit Message Contains Key Word: LNL
  Commit: c7ac067    --Commit Message Contains Key Word: step
  Commit: c7ac067    --Commit Message Contains Key Word: HW
  Commit: e4b7004    --Commit Message Contains Oem: Acer
  Commit: 7fe24a7    --Commit Message Contains Key Word: LNL
  Commit: 36d4c75    --Commit Message Contains Key Word: LNL
  Commit: eae9e37    --Commit Message Contains Key Word: LNL
  Commit: 425c97f    --Commit Message Contains Key Word: LNL
  Commit: a9ef7e9    --Commit Message Contains Oem: NEC
  Commit: a9ef7e9    --Commit Message Contains Key Word: internal
  Commit: 593b8bf    --Commit Message Contains Key Word: LNL
  Commit: 54515f7    --Commit Message Contains Key Word: LNL
  Commit: df90e34    --Commit Message Contains Key Word:  bug
  Commit: b05c4b0    --Commit Message Contains Key Word: sku
  Commit: 8f3914e    --Commit Message Contains Key Word: ARL
  Commit: 8f3914e    --Commit Message Contains Key Word: LNL
  Commit: 9db76bd    --Commit Message Contains Key Word: LNL
  Commit: 464f74f    --Commit Message Contains Key Word: LNL
  Commit: 3f639b8    --Commit Message Contains Key Word: LNL
  Commit: 3f639b8    --Commit Message Contains Key Word: revert
  Commit: db63188    --Commit Message Contains Key Word: LNL
  Commit: db63188    --Commit Message Contains Oem: Acer
  Commit: 71e9753    --Commit Message Contains Key Word: LNL
  Commit: fd0928a    --Commit Message Contains Key Word: sku
  Commit: 4f48d38    --Commit Message Contains Key Word: internal
  Commit: 2544d54    --Commit Message Contains Key Word: LNL
  Commit: 2544d54    --Commit Message Contains Key Word: internal
  Commit: f99d0db    --Commit Message Contains Key Word: LNL
  Commit: e099a0f    --Commit Message Contains Key Word: sku
  Commit: 0051f34    --Commit Message Contains Key Word: sku
  Commit: f22f483    --Commit Message Contains Key Word: sku
  Commit: 386d89f    --Commit Message Contains Key Word: LNL
  Commit: 2079a98    --Commit Message Contains Key Word: LNL
  Commit: 2855f65    --Commit Message Contains Key Word: LNL
  Commit: 1e2744c    --Commit Message Contains Key Word: revert
  Commit: 2046c42    --Commit Message Contains Key Word: temporary
  Commit: 59e8390    --Commit Message Contains Key Word: LNL
  Commit: e2c77b4    --Commit Message Contains Key Word: LNL
  Commit: e30bcce    --Commit Message Contains Key Word: LNL
  Commit: 33fb314    --Commit Message Contains Key Word: LNL
  Commit: 7a388e4    --Commit Message Contains Key Word: LNL
  Commit: 41b2391    --Commit Message Contains Oem: Acer
  Commit: 25ce45e    --Commit Message Contains Oem: Acer
  Commit: bd0bcba    --Commit Message Contains Oem: Acer
  Commit: 3ab30c1    --Commit Message Contains Oem: Acer
  Commit: 5d639c3    --Commit Message Contains Oem: Acer
  Commit: 5a4ad31    --Commit Message Contains Oem: Acer
  Commit: 124ce14    --Commit Message Contains Key Word: security
  Commit: 124ce14    --Commit Message Contains Key Word: revert
  Commit: 3a76a48    --Commit Message Contains Key Word: security
  Commit: 6aa7d65    --Commit Message Contains Key Word: revert
  Commit: 6aa7d65    --Commit Message Contains Key Word: temporary
  Commit: 6aa7d65    --Commit Message Contains Key Word: Workaround
  Commit: 69059cd    --Commit Message Contains Key Word: revert
  Commit: c261bd1    --Commit Message Contains Key Word: LNL
  Commit: c261bd1    --Commit Message Contains Key Word: restricted
  Commit: 95c54e7    --Commit Message Contains Key Word: LNL
  Commit: f569aa1    --Commit Message Contains Key Word: LNL
  Commit: f569aa1    --Commit Message Contains Key Word: bypass
  Commit: 0c266a9    --Commit Message Contains Key Word: hardware
  Commit: fcdd43a    --Commit Message Contains Key Word: LNL
  Commit: 4630e22    --Commit Message Contains Key Word: future
  Commit: 4630e22    --Commit Message Contains Key Word: ARL
  Commit: 4630e22    --Commit Message Contains Key Word: LNL
  Commit: 8d841bf    --Commit Message Contains Key Word: LNL
  Commit: 72cb759    --Commit Message Contains Key Word: LNL
  Commit: f1aae72    --Commit Message Contains Key Word: revert
  Commit: cfbc955    --Commit Message Contains Key Word: revert
  Commit: 41dd5e4    --Commit Message Contains Key Word: sku
  Commit: 8a9d789    --Commit Message Contains Key Word: restricted
  Commit: af8b655    --Commit Message Contains Key Word: LNL
  Commit: 56f5a24    --Commit Message Contains Key Word: restricted
  Commit: 56f5a24    --Commit Message Contains Key Word: internal
  Commit: 56f5a24    --Commit Message Contains Key Word: sku
  Commit: ff6e32a    --Commit Message Contains Key Word: LNL
  Commit: ff6e32a    --Commit Message Contains Key Word: ARL
  Commit: fcb3b62    --Commit Message Contains Key Word: LNL
  Commit: fcb3b62    --Commit Message Contains Key Word: restricted
  Commit: fcb3b62    --Commit Message Contains Key Word: internal
  Commit: 236f823    --Commit Message Contains Key Word: LNL
  Commit: f189542    --Commit Message Contains Key Word: security
  Commit: c3fa811    --Commit Message Contains Key Word: LNL
  Commit: 226957a    --Commit Message Contains Key Word: LNL
  Commit: 3cca65a    --Commit Message Contains Key Word: LNL
  Commit: 3cca65a    --Commit Message Contains Key Word: security
  Commit: 245e22a    --Commit Message Contains Key Word: sku
  Commit: 55b4c7c    --Commit Message Contains Key Word: restricted
  Commit: b40b457    --Commit Message Contains Key Word: LNL
