Release 14.7 - xst P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.30 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.30 secs
 
--> Reading design: Top_level.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Top_level.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Top_level"
Output Format                      : NGC
Target Device                      : xc7a200t-2-fbg676

---- Source Options
Top Module Name                    : Top_level
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\tmp\lab5_final3\lab5\Common.vhdl" into library work
Parsing package <Common>.
Parsing package body <Common>.
Parsing VHDL file "C:\tmp\lab5_final3\lab5\UART_RECEIVER.vhd" into library work
Parsing entity <UART_RECEIVER>.
Parsing architecture <Behavioral> of entity <uart_receiver>.
Parsing VHDL file "C:\tmp\lab5_final3\lab5\counter.vhd" into library work
Parsing entity <clock_divider>.
Parsing architecture <implementation> of entity <clock_divider>.
Parsing VHDL file "C:\tmp\lab5_final3\lab5\Top_level.vhd" into library work
Parsing entity <Top_level>.
Parsing architecture <Behavioral> of entity <top_level>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <Top_level> (architecture <Behavioral>) from library <work>.

Elaborating entity <UART_RECEIVER> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <clock_divider> (architecture <implementation>) with generics from library <work>.
WARNING:HDLCompiler:634 - "C:\tmp\lab5_final3\lab5\Top_level.vhd" Line 77: Net <rst> does not have a driver.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Top_level>.
    Related source file is "C:\tmp\lab5_final3\lab5\Top_level.vhd".
WARNING:Xst:647 - Input <pushbuttons> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dipswitch> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rotarysw> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <uart_tx> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:\tmp\lab5_final3\lab5\Top_level.vhd" line 96: Output port <internal_state> of the instance <uut> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <rst> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <Top_level> synthesized.

Synthesizing Unit <UART_RECEIVER>.
    Related source file is "C:\tmp\lab5_final3\lab5\UART_RECEIVER.vhd".
        mult = 16
    Found 1-bit register for signal <rx_p>.
    Found 3-bit register for signal <state>.
    Found 3-bit register for signal <internal_state>.
    Found 6-bit register for signal <data>.
    Found 6-bit register for signal <data_out>.
    Found 1-bit register for signal <is_err>.
    Found 4-bit register for signal <counter>.
    Found 1-bit register for signal <count>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 17                                             |
    | Inputs             | 2                                              |
    | Outputs            | 3                                              |
    | Clock              | clk (rising_edge)                              |
    | Power Up State     | start                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit adder for signal <counter[3]_GND_8_o_add_21_OUT> created at line 119.
    Found 4-bit comparator greater for signal <counter[3]_PWR_8_o_LessThan_21_o> created at line 118
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  22 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  14 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <UART_RECEIVER> synthesized.

Synthesizing Unit <clock_divider>.
    Related source file is "C:\tmp\lab5_final3\lab5\counter.vhd".
        divider = 320
    Found 9-bit register for signal <ClockDiv>.
    Found 1-bit register for signal <clk_out>.
    Found 9-bit adder for signal <ClockDiv[8]_GND_9_o_add_3_OUT> created at line 28.
    Found 9-bit comparator greater for signal <ClockDiv[8]_GND_9_o_LessThan_1_o> created at line 23
    Found 9-bit comparator lessequal for signal <ClockDiv[8]_PWR_9_o_LessThan_3_o> created at line 26
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  10 D-type flip-flop(s).
	inferred   2 Comparator(s).
Unit <clock_divider> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 4-bit adder                                           : 1
 9-bit adder                                           : 1
# Registers                                            : 9
 1-bit register                                        : 4
 3-bit register                                        : 1
 4-bit register                                        : 1
 6-bit register                                        : 2
 9-bit register                                        : 1
# Comparators                                          : 3
 4-bit comparator greater                              : 1
 9-bit comparator greater                              : 1
 9-bit comparator lessequal                            : 1
# Multiplexers                                         : 14
 1-bit 2-to-1 multiplexer                              : 8
 4-bit 2-to-1 multiplexer                              : 1
 6-bit 2-to-1 multiplexer                              : 5
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <UART_RECEIVER>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
Unit <UART_RECEIVER> synthesized (advanced).

Synthesizing (advanced) Unit <clock_divider>.
The following registers are absorbed into counter <ClockDiv>: 1 register on signal <ClockDiv>.
Unit <clock_divider> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 2
 4-bit up counter                                      : 1
 9-bit up counter                                      : 1
# Registers                                            : 19
 Flip-Flops                                            : 19
# Comparators                                          : 3
 4-bit comparator greater                              : 1
 9-bit comparator greater                              : 1
 9-bit comparator lessequal                            : 1
# Multiplexers                                         : 13
 1-bit 2-to-1 multiplexer                              : 8
 6-bit 2-to-1 multiplexer                              : 5
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <uut/FSM_0> on signal <state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 start | 000
 bit_0 | 001
 bit_1 | 010
 bit_2 | 011
 bit_3 | 100
 bit_4 | 101
 bit_5 | 110
 stop  | 111
-------------------

Optimizing unit <Top_level> ...

Optimizing unit <UART_RECEIVER> ...
WARNING:Xst:2677 - Node <uut/internal_state_2> of sequential type is unconnected in block <Top_level>.
WARNING:Xst:2677 - Node <uut/internal_state_1> of sequential type is unconnected in block <Top_level>.
WARNING:Xst:2677 - Node <uut/internal_state_0> of sequential type is unconnected in block <Top_level>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Top_level, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 32
 Flip-Flops                                            : 32

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Top_level.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 61
#      GND                         : 1
#      INV                         : 3
#      LUT1                        : 8
#      LUT2                        : 3
#      LUT3                        : 2
#      LUT4                        : 14
#      LUT5                        : 5
#      LUT6                        : 7
#      MUXCY                       : 8
#      VCC                         : 1
#      XORCY                       : 9
# FlipFlops/Latches                : 32
#      FD                          : 8
#      FDE                         : 12
#      FDR                         : 12
# Clock Buffers                    : 1
#      BUFG                        : 1
# IO Buffers                       : 10
#      IBUF                        : 1
#      IBUFDS                      : 1
#      OBUF                        : 8

Device utilization summary:
---------------------------

Selected Device : 7a200tfbg676-2 


Slice Logic Utilization: 
 Number of Slice Registers:              32  out of  269200     0%  
 Number of Slice LUTs:                   42  out of  134600     0%  
    Number used as Logic:                42  out of  134600     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     43
   Number with an unused Flip Flop:      11  out of     43    25%  
   Number with an unused LUT:             1  out of     43     2%  
   Number of fully used LUT-FF pairs:    31  out of     43    72%  
   Number of unique control sets:         6

IO Utilization: 
 Number of IOs:                          24
 Number of bonded IOBs:                  11  out of    400     2%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
sysclk_p                           | IBUFDS                 | 10    |
uut_divider/clk_out                | BUFG                   | 22    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 2.413ns (Maximum Frequency: 414.508MHz)
   Minimum input arrival time before clock: 1.272ns
   Maximum output required time after clock: 0.742ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'sysclk_p'
  Clock period: 2.413ns (frequency: 414.508MHz)
  Total number of paths / destination ports: 144 / 18
-------------------------------------------------------------------------
Delay:               2.413ns (Levels of Logic = 2)
  Source:            uut_divider/ClockDiv_2 (FF)
  Destination:       uut_divider/ClockDiv_1 (FF)
  Source Clock:      sysclk_p rising
  Destination Clock: sysclk_p rising

  Data Path: uut_divider/ClockDiv_2 to uut_divider/ClockDiv_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              3   0.398   0.661  uut_divider/ClockDiv_2 (uut_divider/ClockDiv_2)
     LUT4:I0->O            1   0.105   0.357  uut_divider/ClockDiv[8]_INV_13_o_SW0 (N01)
     LUT6:I5->O           10   0.105   0.389  uut_divider/ClockDiv[8]_INV_13_o (uut_divider/ClockDiv[8]_INV_13_o)
     FDR:R                     0.397          uut_divider/ClockDiv_1
    ----------------------------------------
    Total                      2.413ns (1.005ns logic, 1.408ns route)
                                       (41.7% logic, 58.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'uut_divider/clk_out'
  Clock period: 2.131ns (frequency: 469.164MHz)
  Total number of paths / destination ports: 171 / 37
-------------------------------------------------------------------------
Delay:               2.131ns (Levels of Logic = 2)
  Source:            uut/counter_3 (FF)
  Destination:       uut/data_5 (FF)
  Source Clock:      uut_divider/clk_out rising
  Destination Clock: uut_divider/clk_out rising

  Data Path: uut/counter_3 to uut/data_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              5   0.398   0.672  uut/counter_3 (uut/counter_3)
     LUT4:I0->O            4   0.105   0.374  uut/state_FSM_FFd2-In11 (uut/state_FSM_FFd2-In1)
     LUT4:I3->O            6   0.105   0.367  uut/_n0094_inv1 (uut/_n0094_inv)
     FDE:CE                    0.110          uut/data_0
    ----------------------------------------
    Total                      2.131ns (0.718ns logic, 1.413ns route)
                                       (33.7% logic, 66.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'uut_divider/clk_out'
  Total number of paths / destination ports: 17 / 16
-------------------------------------------------------------------------
Offset:              1.272ns (Levels of Logic = 3)
  Source:            uart_rx (PAD)
  Destination:       uut/count (FF)
  Destination Clock: uut_divider/clk_out rising

  Data Path: uart_rx to uut/count
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            17   0.001   0.689  uart_rx_IBUF (uart_rx_IBUF)
     LUT6:I3->O            1   0.105   0.357  uut/Mmux_count_state[2]_MUX_20_o11 (uut/Mmux_count_state[2]_MUX_20_o1)
     LUT5:I4->O            1   0.105   0.000  uut/count_rstpot (uut/count_rstpot)
     FD:D                      0.015          uut/count
    ----------------------------------------
    Total                      1.272ns (0.226ns logic, 1.046ns route)
                                       (17.8% logic, 82.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'uut_divider/clk_out'
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Offset:              0.742ns (Levels of Logic = 1)
  Source:            uut/data_out_5 (FF)
  Destination:       ledsmain<3> (PAD)
  Source Clock:      uut_divider/clk_out rising

  Data Path: uut/data_out_5 to ledsmain<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.398   0.344  uut/data_out_5 (uut/data_out_5)
     OBUF:I->O                 0.000          ledsmain_3_OBUF (ledsmain<3>)
    ----------------------------------------
    Total                      0.742ns (0.398ns logic, 0.344ns route)
                                       (53.6% logic, 46.4% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock sysclk_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sysclk_p       |    2.413|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock uut_divider/clk_out
-------------------+---------+---------+---------+---------+
                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------+---------+---------+---------+---------+
uut_divider/clk_out|    2.131|         |         |         |
-------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 32.00 secs
Total CPU time to Xst completion: 31.36 secs
 
--> 

Total memory usage is 352072 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    9 (   0 filtered)
Number of infos    :    1 (   0 filtered)

