{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1541614150836 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1541614150844 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 07 12:09:10 2018 " "Processing started: Wed Nov 07 12:09:10 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1541614150844 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541614150844 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off accel_sketch -c accel_sketch " "Command: quartus_map --read_settings_files=on --write_settings_files=off accel_sketch -c accel_sketch" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541614150844 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1541614152732 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1541614152732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/accel_sketch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file synthesis/accel_sketch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 accel_sketch-rtl " "Found design unit 1: accel_sketch-rtl" {  } { { "synthesis/accel_sketch.vhd" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/accel_sketch.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541614163109 ""} { "Info" "ISGN_ENTITY_NAME" "1 accel_sketch " "Found entity 1: accel_sketch" {  } { { "synthesis/accel_sketch.vhd" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/accel_sketch.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541614163109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541614163109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/accel_sketch_rst_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file synthesis/accel_sketch_rst_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 accel_sketch_rst_controller-rtl " "Found design unit 1: accel_sketch_rst_controller-rtl" {  } { { "synthesis/accel_sketch_rst_controller.vhd" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/accel_sketch_rst_controller.vhd" 75 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541614163113 ""} { "Info" "ISGN_ENTITY_NAME" "1 accel_sketch_rst_controller " "Found entity 1: accel_sketch_rst_controller" {  } { { "synthesis/accel_sketch_rst_controller.vhd" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/accel_sketch_rst_controller.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541614163113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541614163113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/accel_sketch_rst_controller_001.vhd 2 1 " "Found 2 design units, including 1 entities, in source file synthesis/accel_sketch_rst_controller_001.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 accel_sketch_rst_controller_001-rtl " "Found design unit 1: accel_sketch_rst_controller_001-rtl" {  } { { "synthesis/accel_sketch_rst_controller_001.vhd" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/accel_sketch_rst_controller_001.vhd" 75 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541614163118 ""} { "Info" "ISGN_ENTITY_NAME" "1 accel_sketch_rst_controller_001 " "Found entity 1: accel_sketch_rst_controller_001" {  } { { "synthesis/accel_sketch_rst_controller_001.vhd" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/accel_sketch_rst_controller_001.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541614163118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541614163118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541614163123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541614163123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541614163128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541614163128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/accel_sketch_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/accel_sketch_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 accel_sketch_avalon_st_adapter " "Found entity 1: accel_sketch_avalon_st_adapter" {  } { { "synthesis/submodules/accel_sketch_avalon_st_adapter.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541614163133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541614163133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/accel_sketch_avalon_st_adapter_channel_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/accel_sketch_avalon_st_adapter_channel_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 accel_sketch_avalon_st_adapter_channel_adapter_0 " "Found entity 1: accel_sketch_avalon_st_adapter_channel_adapter_0" {  } { { "synthesis/submodules/accel_sketch_avalon_st_adapter_channel_adapter_0.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_avalon_st_adapter_channel_adapter_0.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541614163137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541614163137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/accel_sketch_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/accel_sketch_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 accel_sketch_irq_mapper " "Found entity 1: accel_sketch_irq_mapper" {  } { { "synthesis/submodules/accel_sketch_irq_mapper.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541614163142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541614163142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/accel_sketch_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/accel_sketch_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 accel_sketch_mm_interconnect_0 " "Found entity 1: accel_sketch_mm_interconnect_0" {  } { { "synthesis/submodules/accel_sketch_mm_interconnect_0.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541614163159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541614163159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/accel_sketch_mm_interconnect_0_avalon_st_adapter_003.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/accel_sketch_mm_interconnect_0_avalon_st_adapter_003.v" { { "Info" "ISGN_ENTITY_NAME" "1 accel_sketch_mm_interconnect_0_avalon_st_adapter_003 " "Found entity 1: accel_sketch_mm_interconnect_0_avalon_st_adapter_003" {  } { { "synthesis/submodules/accel_sketch_mm_interconnect_0_avalon_st_adapter_003.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_mm_interconnect_0_avalon_st_adapter_003.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541614163165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541614163165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/accel_sketch_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/accel_sketch_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 accel_sketch_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0 " "Found entity 1: accel_sketch_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0" {  } { { "synthesis/submodules/accel_sketch_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541614163169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541614163169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/accel_sketch_mm_interconnect_0_avalon_st_adapter_001.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/accel_sketch_mm_interconnect_0_avalon_st_adapter_001.v" { { "Info" "ISGN_ENTITY_NAME" "1 accel_sketch_mm_interconnect_0_avalon_st_adapter_001 " "Found entity 1: accel_sketch_mm_interconnect_0_avalon_st_adapter_001" {  } { { "synthesis/submodules/accel_sketch_mm_interconnect_0_avalon_st_adapter_001.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_mm_interconnect_0_avalon_st_adapter_001.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541614163174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541614163174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/accel_sketch_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/accel_sketch_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 accel_sketch_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 " "Found entity 1: accel_sketch_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0" {  } { { "synthesis/submodules/accel_sketch_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541614163178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541614163178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/accel_sketch_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/accel_sketch_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 accel_sketch_mm_interconnect_0_avalon_st_adapter " "Found entity 1: accel_sketch_mm_interconnect_0_avalon_st_adapter" {  } { { "synthesis/submodules/accel_sketch_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541614163183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541614163183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/accel_sketch_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/accel_sketch_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 accel_sketch_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: accel_sketch_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "synthesis/submodules/accel_sketch_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541614163187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541614163187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541614163192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541614163192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541614163196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541614163196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541614163201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541614163201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541614163205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541614163205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541614163211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541614163211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541614163216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541614163216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541614163220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541614163220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/accel_sketch_mm_interconnect_0_rsp_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/accel_sketch_mm_interconnect_0_rsp_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 accel_sketch_mm_interconnect_0_rsp_mux_002 " "Found entity 1: accel_sketch_mm_interconnect_0_rsp_mux_002" {  } { { "synthesis/submodules/accel_sketch_mm_interconnect_0_rsp_mux_002.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_mm_interconnect_0_rsp_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541614163225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541614163225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541614163230 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541614163230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541614163230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/accel_sketch_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/accel_sketch_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 accel_sketch_mm_interconnect_0_rsp_mux_001 " "Found entity 1: accel_sketch_mm_interconnect_0_rsp_mux_001" {  } { { "synthesis/submodules/accel_sketch_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541614163236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541614163236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/accel_sketch_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/accel_sketch_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 accel_sketch_mm_interconnect_0_rsp_mux " "Found entity 1: accel_sketch_mm_interconnect_0_rsp_mux" {  } { { "synthesis/submodules/accel_sketch_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541614163240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541614163240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/accel_sketch_mm_interconnect_0_rsp_demux_008.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/accel_sketch_mm_interconnect_0_rsp_demux_008.sv" { { "Info" "ISGN_ENTITY_NAME" "1 accel_sketch_mm_interconnect_0_rsp_demux_008 " "Found entity 1: accel_sketch_mm_interconnect_0_rsp_demux_008" {  } { { "synthesis/submodules/accel_sketch_mm_interconnect_0_rsp_demux_008.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_mm_interconnect_0_rsp_demux_008.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541614163245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541614163245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/accel_sketch_mm_interconnect_0_rsp_demux_004.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/accel_sketch_mm_interconnect_0_rsp_demux_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 accel_sketch_mm_interconnect_0_rsp_demux_004 " "Found entity 1: accel_sketch_mm_interconnect_0_rsp_demux_004" {  } { { "synthesis/submodules/accel_sketch_mm_interconnect_0_rsp_demux_004.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_mm_interconnect_0_rsp_demux_004.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541614163250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541614163250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/accel_sketch_mm_interconnect_0_rsp_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/accel_sketch_mm_interconnect_0_rsp_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 accel_sketch_mm_interconnect_0_rsp_demux_003 " "Found entity 1: accel_sketch_mm_interconnect_0_rsp_demux_003" {  } { { "synthesis/submodules/accel_sketch_mm_interconnect_0_rsp_demux_003.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_mm_interconnect_0_rsp_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541614163255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541614163255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/accel_sketch_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/accel_sketch_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 accel_sketch_mm_interconnect_0_rsp_demux_001 " "Found entity 1: accel_sketch_mm_interconnect_0_rsp_demux_001" {  } { { "synthesis/submodules/accel_sketch_mm_interconnect_0_rsp_demux_001.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541614163260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541614163260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/accel_sketch_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/accel_sketch_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 accel_sketch_mm_interconnect_0_rsp_demux " "Found entity 1: accel_sketch_mm_interconnect_0_rsp_demux" {  } { { "synthesis/submodules/accel_sketch_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541614163266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541614163266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/accel_sketch_mm_interconnect_0_cmd_mux_004.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/accel_sketch_mm_interconnect_0_cmd_mux_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 accel_sketch_mm_interconnect_0_cmd_mux_004 " "Found entity 1: accel_sketch_mm_interconnect_0_cmd_mux_004" {  } { { "synthesis/submodules/accel_sketch_mm_interconnect_0_cmd_mux_004.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_mm_interconnect_0_cmd_mux_004.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541614163271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541614163271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/accel_sketch_mm_interconnect_0_cmd_mux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/accel_sketch_mm_interconnect_0_cmd_mux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 accel_sketch_mm_interconnect_0_cmd_mux_003 " "Found entity 1: accel_sketch_mm_interconnect_0_cmd_mux_003" {  } { { "synthesis/submodules/accel_sketch_mm_interconnect_0_cmd_mux_003.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_mm_interconnect_0_cmd_mux_003.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541614163275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541614163275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/accel_sketch_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/accel_sketch_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 accel_sketch_mm_interconnect_0_cmd_mux_001 " "Found entity 1: accel_sketch_mm_interconnect_0_cmd_mux_001" {  } { { "synthesis/submodules/accel_sketch_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541614163281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541614163281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/accel_sketch_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/accel_sketch_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 accel_sketch_mm_interconnect_0_cmd_mux " "Found entity 1: accel_sketch_mm_interconnect_0_cmd_mux" {  } { { "synthesis/submodules/accel_sketch_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541614163286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541614163286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/accel_sketch_mm_interconnect_0_cmd_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/accel_sketch_mm_interconnect_0_cmd_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 accel_sketch_mm_interconnect_0_cmd_demux_002 " "Found entity 1: accel_sketch_mm_interconnect_0_cmd_demux_002" {  } { { "synthesis/submodules/accel_sketch_mm_interconnect_0_cmd_demux_002.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_mm_interconnect_0_cmd_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541614163291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541614163291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/accel_sketch_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/accel_sketch_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 accel_sketch_mm_interconnect_0_cmd_demux_001 " "Found entity 1: accel_sketch_mm_interconnect_0_cmd_demux_001" {  } { { "synthesis/submodules/accel_sketch_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541614163296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541614163296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/accel_sketch_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/accel_sketch_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 accel_sketch_mm_interconnect_0_cmd_demux " "Found entity 1: accel_sketch_mm_interconnect_0_cmd_demux" {  } { { "synthesis/submodules/accel_sketch_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541614163301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541614163301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541614163306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541614163306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541614163311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541614163311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541614163322 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541614163322 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541614163322 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541614163322 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541614163322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541614163322 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1541614163328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541614163331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541614163331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541614163335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541614163335 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1541614163339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541614163342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541614163342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "synthesis/submodules/altera_default_burst_converter.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541614163347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541614163347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541614163353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541614163353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541614163360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541614163360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541614163367 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541614163367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541614163367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541614163374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541614163374 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel accel_sketch_mm_interconnect_0_router_007.sv(48) " "Verilog HDL Declaration information at accel_sketch_mm_interconnect_0_router_007.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "synthesis/submodules/accel_sketch_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_mm_interconnect_0_router_007.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1541614163377 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel accel_sketch_mm_interconnect_0_router_007.sv(49) " "Verilog HDL Declaration information at accel_sketch_mm_interconnect_0_router_007.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "synthesis/submodules/accel_sketch_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_mm_interconnect_0_router_007.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1541614163377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/accel_sketch_mm_interconnect_0_router_007.sv 2 2 " "Found 2 design units, including 2 entities, in source file synthesis/submodules/accel_sketch_mm_interconnect_0_router_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 accel_sketch_mm_interconnect_0_router_007_default_decode " "Found entity 1: accel_sketch_mm_interconnect_0_router_007_default_decode" {  } { { "synthesis/submodules/accel_sketch_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_mm_interconnect_0_router_007.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541614163381 ""} { "Info" "ISGN_ENTITY_NAME" "2 accel_sketch_mm_interconnect_0_router_007 " "Found entity 2: accel_sketch_mm_interconnect_0_router_007" {  } { { "synthesis/submodules/accel_sketch_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_mm_interconnect_0_router_007.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541614163381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541614163381 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel accel_sketch_mm_interconnect_0_router_006.sv(48) " "Verilog HDL Declaration information at accel_sketch_mm_interconnect_0_router_006.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "synthesis/submodules/accel_sketch_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_mm_interconnect_0_router_006.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1541614163384 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel accel_sketch_mm_interconnect_0_router_006.sv(49) " "Verilog HDL Declaration information at accel_sketch_mm_interconnect_0_router_006.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "synthesis/submodules/accel_sketch_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_mm_interconnect_0_router_006.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1541614163385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/accel_sketch_mm_interconnect_0_router_006.sv 2 2 " "Found 2 design units, including 2 entities, in source file synthesis/submodules/accel_sketch_mm_interconnect_0_router_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 accel_sketch_mm_interconnect_0_router_006_default_decode " "Found entity 1: accel_sketch_mm_interconnect_0_router_006_default_decode" {  } { { "synthesis/submodules/accel_sketch_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_mm_interconnect_0_router_006.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541614163388 ""} { "Info" "ISGN_ENTITY_NAME" "2 accel_sketch_mm_interconnect_0_router_006 " "Found entity 2: accel_sketch_mm_interconnect_0_router_006" {  } { { "synthesis/submodules/accel_sketch_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_mm_interconnect_0_router_006.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541614163388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541614163388 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel accel_sketch_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at accel_sketch_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "synthesis/submodules/accel_sketch_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1541614163391 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel accel_sketch_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at accel_sketch_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "synthesis/submodules/accel_sketch_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1541614163392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/accel_sketch_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file synthesis/submodules/accel_sketch_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 accel_sketch_mm_interconnect_0_router_004_default_decode " "Found entity 1: accel_sketch_mm_interconnect_0_router_004_default_decode" {  } { { "synthesis/submodules/accel_sketch_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541614163395 ""} { "Info" "ISGN_ENTITY_NAME" "2 accel_sketch_mm_interconnect_0_router_004 " "Found entity 2: accel_sketch_mm_interconnect_0_router_004" {  } { { "synthesis/submodules/accel_sketch_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541614163395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541614163395 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel accel_sketch_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at accel_sketch_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "synthesis/submodules/accel_sketch_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1541614163398 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel accel_sketch_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at accel_sketch_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "synthesis/submodules/accel_sketch_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1541614163399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/accel_sketch_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file synthesis/submodules/accel_sketch_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 accel_sketch_mm_interconnect_0_router_003_default_decode " "Found entity 1: accel_sketch_mm_interconnect_0_router_003_default_decode" {  } { { "synthesis/submodules/accel_sketch_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541614163402 ""} { "Info" "ISGN_ENTITY_NAME" "2 accel_sketch_mm_interconnect_0_router_003 " "Found entity 2: accel_sketch_mm_interconnect_0_router_003" {  } { { "synthesis/submodules/accel_sketch_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541614163402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541614163402 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel accel_sketch_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at accel_sketch_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "synthesis/submodules/accel_sketch_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1541614163405 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel accel_sketch_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at accel_sketch_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "synthesis/submodules/accel_sketch_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1541614163406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/accel_sketch_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file synthesis/submodules/accel_sketch_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 accel_sketch_mm_interconnect_0_router_002_default_decode " "Found entity 1: accel_sketch_mm_interconnect_0_router_002_default_decode" {  } { { "synthesis/submodules/accel_sketch_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541614163409 ""} { "Info" "ISGN_ENTITY_NAME" "2 accel_sketch_mm_interconnect_0_router_002 " "Found entity 2: accel_sketch_mm_interconnect_0_router_002" {  } { { "synthesis/submodules/accel_sketch_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541614163409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541614163409 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel accel_sketch_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at accel_sketch_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "synthesis/submodules/accel_sketch_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1541614163412 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel accel_sketch_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at accel_sketch_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "synthesis/submodules/accel_sketch_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1541614163413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/accel_sketch_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file synthesis/submodules/accel_sketch_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 accel_sketch_mm_interconnect_0_router_001_default_decode " "Found entity 1: accel_sketch_mm_interconnect_0_router_001_default_decode" {  } { { "synthesis/submodules/accel_sketch_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541614163416 ""} { "Info" "ISGN_ENTITY_NAME" "2 accel_sketch_mm_interconnect_0_router_001 " "Found entity 2: accel_sketch_mm_interconnect_0_router_001" {  } { { "synthesis/submodules/accel_sketch_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541614163416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541614163416 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel accel_sketch_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at accel_sketch_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "synthesis/submodules/accel_sketch_mm_interconnect_0_router.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1541614163419 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel accel_sketch_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at accel_sketch_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "synthesis/submodules/accel_sketch_mm_interconnect_0_router.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1541614163420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/accel_sketch_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file synthesis/submodules/accel_sketch_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 accel_sketch_mm_interconnect_0_router_default_decode " "Found entity 1: accel_sketch_mm_interconnect_0_router_default_decode" {  } { { "synthesis/submodules/accel_sketch_mm_interconnect_0_router.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541614163423 ""} { "Info" "ISGN_ENTITY_NAME" "2 accel_sketch_mm_interconnect_0_router " "Found entity 2: accel_sketch_mm_interconnect_0_router" {  } { { "synthesis/submodules/accel_sketch_mm_interconnect_0_router.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541614163423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541614163423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541614163429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541614163429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541614163435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541614163435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541614163440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541614163440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541614163446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541614163446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_up_avalon_video_vga_timing.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_up_avalon_video_vga_timing.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_video_vga_timing " "Found entity 1: altera_up_avalon_video_vga_timing" {  } { { "synthesis/submodules/altera_up_avalon_video_vga_timing.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/altera_up_avalon_video_vga_timing.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541614163452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541614163452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/accel_sketch_video_vga_controller_0.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/accel_sketch_video_vga_controller_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 accel_sketch_video_vga_controller_0 " "Found entity 1: accel_sketch_video_vga_controller_0" {  } { { "synthesis/submodules/accel_sketch_video_vga_controller_0.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_video_vga_controller_0.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541614163458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541614163458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_up_video_scaler_shrink.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_up_video_scaler_shrink.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_scaler_shrink " "Found entity 1: altera_up_video_scaler_shrink" {  } { { "synthesis/submodules/altera_up_video_scaler_shrink.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/altera_up_video_scaler_shrink.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541614163465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541614163465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_up_video_scaler_multiply_width.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_up_video_scaler_multiply_width.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_scaler_multiply_width " "Found entity 1: altera_up_video_scaler_multiply_width" {  } { { "synthesis/submodules/altera_up_video_scaler_multiply_width.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/altera_up_video_scaler_multiply_width.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541614163471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541614163471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_up_video_scaler_multiply_height.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_up_video_scaler_multiply_height.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_scaler_multiply_height " "Found entity 1: altera_up_video_scaler_multiply_height" {  } { { "synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541614163478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541614163478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/accel_sketch_video_scaler_0.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/accel_sketch_video_scaler_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 accel_sketch_video_scaler_0 " "Found entity 1: accel_sketch_video_scaler_0" {  } { { "synthesis/submodules/accel_sketch_video_scaler_0.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_video_scaler_0.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541614163485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541614163485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/accel_sketch_video_rgb_resampler_0.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/accel_sketch_video_rgb_resampler_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 accel_sketch_video_rgb_resampler_0 " "Found entity 1: accel_sketch_video_rgb_resampler_0" {  } { { "synthesis/submodules/accel_sketch_video_rgb_resampler_0.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_video_rgb_resampler_0.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541614163490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541614163490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/accel_sketch_video_pixel_buffer_dma_0.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/accel_sketch_video_pixel_buffer_dma_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 accel_sketch_video_pixel_buffer_dma_0 " "Found entity 1: accel_sketch_video_pixel_buffer_dma_0" {  } { { "synthesis/submodules/accel_sketch_video_pixel_buffer_dma_0.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_video_pixel_buffer_dma_0.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541614163497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541614163497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/accel_sketch_video_dual_clock_buffer_0.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/accel_sketch_video_dual_clock_buffer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 accel_sketch_video_dual_clock_buffer_0 " "Found entity 1: accel_sketch_video_dual_clock_buffer_0" {  } { { "synthesis/submodules/accel_sketch_video_dual_clock_buffer_0.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_video_dual_clock_buffer_0.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541614163503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541614163503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/accel_sketch_timer_0.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/accel_sketch_timer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 accel_sketch_timer_0 " "Found entity 1: accel_sketch_timer_0" {  } { { "synthesis/submodules/accel_sketch_timer_0.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_timer_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541614163513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541614163513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/accel_sketch_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/accel_sketch_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 accel_sketch_sysid_qsys_0 " "Found entity 1: accel_sketch_sysid_qsys_0" {  } { { "synthesis/submodules/accel_sketch_sysid_qsys_0.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_sysid_qsys_0.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541614163519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541614163519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/accel_sketch_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/accel_sketch_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 accel_sketch_onchip_memory2_0 " "Found entity 1: accel_sketch_onchip_memory2_0" {  } { { "synthesis/submodules/accel_sketch_onchip_memory2_0.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541614163529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541614163529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/accel_sketch_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/accel_sketch_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 accel_sketch_nios2_gen2_0 " "Found entity 1: accel_sketch_nios2_gen2_0" {  } { { "synthesis/submodules/accel_sketch_nios2_gen2_0.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541614163535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541614163535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 accel_sketch_nios2_gen2_0_cpu_ic_data_module " "Found entity 1: accel_sketch_nios2_gen2_0_cpu_ic_data_module" {  } { { "synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541614164297 ""} { "Info" "ISGN_ENTITY_NAME" "2 accel_sketch_nios2_gen2_0_cpu_ic_tag_module " "Found entity 2: accel_sketch_nios2_gen2_0_cpu_ic_tag_module" {  } { { "synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541614164297 ""} { "Info" "ISGN_ENTITY_NAME" "3 accel_sketch_nios2_gen2_0_cpu_bht_module " "Found entity 3: accel_sketch_nios2_gen2_0_cpu_bht_module" {  } { { "synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541614164297 ""} { "Info" "ISGN_ENTITY_NAME" "4 accel_sketch_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 4: accel_sketch_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541614164297 ""} { "Info" "ISGN_ENTITY_NAME" "5 accel_sketch_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 5: accel_sketch_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541614164297 ""} { "Info" "ISGN_ENTITY_NAME" "6 accel_sketch_nios2_gen2_0_cpu_dc_tag_module " "Found entity 6: accel_sketch_nios2_gen2_0_cpu_dc_tag_module" {  } { { "synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541614164297 ""} { "Info" "ISGN_ENTITY_NAME" "7 accel_sketch_nios2_gen2_0_cpu_dc_data_module " "Found entity 7: accel_sketch_nios2_gen2_0_cpu_dc_data_module" {  } { { "synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541614164297 ""} { "Info" "ISGN_ENTITY_NAME" "8 accel_sketch_nios2_gen2_0_cpu_dc_victim_module " "Found entity 8: accel_sketch_nios2_gen2_0_cpu_dc_victim_module" {  } { { "synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" 494 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541614164297 ""} { "Info" "ISGN_ENTITY_NAME" "9 accel_sketch_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 9: accel_sketch_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" 562 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541614164297 ""} { "Info" "ISGN_ENTITY_NAME" "10 accel_sketch_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 10: accel_sketch_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" 708 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541614164297 ""} { "Info" "ISGN_ENTITY_NAME" "11 accel_sketch_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 11: accel_sketch_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" 1001 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541614164297 ""} { "Info" "ISGN_ENTITY_NAME" "12 accel_sketch_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 12: accel_sketch_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" 1262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541614164297 ""} { "Info" "ISGN_ENTITY_NAME" "13 accel_sketch_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 13: accel_sketch_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" 1451 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541614164297 ""} { "Info" "ISGN_ENTITY_NAME" "14 accel_sketch_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 14: accel_sketch_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" 1634 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541614164297 ""} { "Info" "ISGN_ENTITY_NAME" "15 accel_sketch_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 15: accel_sketch_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" 1702 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541614164297 ""} { "Info" "ISGN_ENTITY_NAME" "16 accel_sketch_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 16: accel_sketch_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" 1784 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541614164297 ""} { "Info" "ISGN_ENTITY_NAME" "17 accel_sketch_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 17: accel_sketch_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" 1856 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541614164297 ""} { "Info" "ISGN_ENTITY_NAME" "18 accel_sketch_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 18: accel_sketch_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" 1899 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541614164297 ""} { "Info" "ISGN_ENTITY_NAME" "19 accel_sketch_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 19: accel_sketch_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" 1946 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541614164297 ""} { "Info" "ISGN_ENTITY_NAME" "20 accel_sketch_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 20: accel_sketch_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" 2432 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541614164297 ""} { "Info" "ISGN_ENTITY_NAME" "21 accel_sketch_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 21: accel_sketch_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" 2455 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541614164297 ""} { "Info" "ISGN_ENTITY_NAME" "22 accel_sketch_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 22: accel_sketch_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" 2525 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541614164297 ""} { "Info" "ISGN_ENTITY_NAME" "23 accel_sketch_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 23: accel_sketch_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" 2542 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541614164297 ""} { "Info" "ISGN_ENTITY_NAME" "24 accel_sketch_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 24: accel_sketch_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" 2635 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541614164297 ""} { "Info" "ISGN_ENTITY_NAME" "25 accel_sketch_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 25: accel_sketch_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" 2700 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541614164297 ""} { "Info" "ISGN_ENTITY_NAME" "26 accel_sketch_nios2_gen2_0_cpu_nios2_oci " "Found entity 26: accel_sketch_nios2_gen2_0_cpu_nios2_oci" {  } { { "synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" 2881 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541614164297 ""} { "Info" "ISGN_ENTITY_NAME" "27 accel_sketch_nios2_gen2_0_cpu " "Found entity 27: accel_sketch_nios2_gen2_0_cpu" {  } { { "synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" 3426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541614164297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541614164297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/accel_sketch_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/accel_sketch_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 accel_sketch_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: accel_sketch_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "synthesis/submodules/accel_sketch_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541614164305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541614164305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/accel_sketch_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/accel_sketch_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 accel_sketch_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: accel_sketch_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "synthesis/submodules/accel_sketch_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541614164312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541614164312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/accel_sketch_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/accel_sketch_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 accel_sketch_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: accel_sketch_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "synthesis/submodules/accel_sketch_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541614164319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541614164319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/accel_sketch_nios2_gen2_0_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/accel_sketch_nios2_gen2_0_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 accel_sketch_nios2_gen2_0_cpu_mult_cell " "Found entity 1: accel_sketch_nios2_gen2_0_cpu_mult_cell" {  } { { "synthesis/submodules/accel_sketch_nios2_gen2_0_cpu_mult_cell.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_nios2_gen2_0_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541614164327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541614164327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/accel_sketch_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/accel_sketch_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 accel_sketch_nios2_gen2_0_cpu_test_bench " "Found entity 1: accel_sketch_nios2_gen2_0_cpu_test_bench" {  } { { "synthesis/submodules/accel_sketch_nios2_gen2_0_cpu_test_bench.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541614164335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541614164335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/accel_sketch_new_sdram_controller_0.v 2 2 " "Found 2 design units, including 2 entities, in source file synthesis/submodules/accel_sketch_new_sdram_controller_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 accel_sketch_new_sdram_controller_0_input_efifo_module " "Found entity 1: accel_sketch_new_sdram_controller_0_input_efifo_module" {  } { { "synthesis/submodules/accel_sketch_new_sdram_controller_0.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_new_sdram_controller_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541614164351 ""} { "Info" "ISGN_ENTITY_NAME" "2 accel_sketch_new_sdram_controller_0 " "Found entity 2: accel_sketch_new_sdram_controller_0" {  } { { "synthesis/submodules/accel_sketch_new_sdram_controller_0.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_new_sdram_controller_0.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541614164351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541614164351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/accel_sketch_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file synthesis/submodules/accel_sketch_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 accel_sketch_jtag_uart_0_sim_scfifo_w " "Found entity 1: accel_sketch_jtag_uart_0_sim_scfifo_w" {  } { { "synthesis/submodules/accel_sketch_jtag_uart_0.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541614164372 ""} { "Info" "ISGN_ENTITY_NAME" "2 accel_sketch_jtag_uart_0_scfifo_w " "Found entity 2: accel_sketch_jtag_uart_0_scfifo_w" {  } { { "synthesis/submodules/accel_sketch_jtag_uart_0.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541614164372 ""} { "Info" "ISGN_ENTITY_NAME" "3 accel_sketch_jtag_uart_0_sim_scfifo_r " "Found entity 3: accel_sketch_jtag_uart_0_sim_scfifo_r" {  } { { "synthesis/submodules/accel_sketch_jtag_uart_0.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541614164372 ""} { "Info" "ISGN_ENTITY_NAME" "4 accel_sketch_jtag_uart_0_scfifo_r " "Found entity 4: accel_sketch_jtag_uart_0_scfifo_r" {  } { { "synthesis/submodules/accel_sketch_jtag_uart_0.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541614164372 ""} { "Info" "ISGN_ENTITY_NAME" "5 accel_sketch_jtag_uart_0 " "Found entity 5: accel_sketch_jtag_uart_0" {  } { { "synthesis/submodules/accel_sketch_jtag_uart_0.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541614164372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541614164372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/accel_sketch_altpll_0.v 4 4 " "Found 4 design units, including 4 entities, in source file synthesis/submodules/accel_sketch_altpll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 accel_sketch_altpll_0_dffpipe_l2c " "Found entity 1: accel_sketch_altpll_0_dffpipe_l2c" {  } { { "synthesis/submodules/accel_sketch_altpll_0.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_altpll_0.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541614164391 ""} { "Info" "ISGN_ENTITY_NAME" "2 accel_sketch_altpll_0_stdsync_sv6 " "Found entity 2: accel_sketch_altpll_0_stdsync_sv6" {  } { { "synthesis/submodules/accel_sketch_altpll_0.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_altpll_0.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541614164391 ""} { "Info" "ISGN_ENTITY_NAME" "3 accel_sketch_altpll_0_altpll_82g2 " "Found entity 3: accel_sketch_altpll_0_altpll_82g2" {  } { { "synthesis/submodules/accel_sketch_altpll_0.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_altpll_0.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541614164391 ""} { "Info" "ISGN_ENTITY_NAME" "4 accel_sketch_altpll_0 " "Found entity 4: accel_sketch_altpll_0" {  } { { "synthesis/submodules/accel_sketch_altpll_0.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_altpll_0.v" 221 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541614164391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541614164391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_up_accelerometer_spi_serial_bus_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_up_accelerometer_spi_serial_bus_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_accelerometer_spi_serial_bus_controller " "Found entity 1: altera_up_accelerometer_spi_serial_bus_controller" {  } { { "synthesis/submodules/altera_up_accelerometer_spi_serial_bus_controller.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/altera_up_accelerometer_spi_serial_bus_controller.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541614164398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541614164398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_up_accelerometer_spi_slow_clock_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_up_accelerometer_spi_slow_clock_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_accelerometer_spi_slow_clock_generator " "Found entity 1: altera_up_accelerometer_spi_slow_clock_generator" {  } { { "synthesis/submodules/altera_up_accelerometer_spi_slow_clock_generator.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/altera_up_accelerometer_spi_slow_clock_generator.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541614164403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541614164403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_up_accelerometer_spi_auto_init.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_up_accelerometer_spi_auto_init.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_accelerometer_spi_auto_init " "Found entity 1: altera_up_accelerometer_spi_auto_init" {  } { { "synthesis/submodules/altera_up_accelerometer_spi_auto_init.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/altera_up_accelerometer_spi_auto_init.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541614164410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541614164410 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "altera_up_accelerometer_spi_auto_init_ctrl altera_up_accelerometer_spi_auto_init_ctrl.v(51) " "Verilog Module Declaration warning at altera_up_accelerometer_spi_auto_init_ctrl.v(51): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"altera_up_accelerometer_spi_auto_init_ctrl\"" {  } { { "synthesis/submodules/altera_up_accelerometer_spi_auto_init_ctrl.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/altera_up_accelerometer_spi_auto_init_ctrl.v" 51 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541614164414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_up_accelerometer_spi_auto_init_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_up_accelerometer_spi_auto_init_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_accelerometer_spi_auto_init_ctrl " "Found entity 1: altera_up_accelerometer_spi_auto_init_ctrl" {  } { { "synthesis/submodules/altera_up_accelerometer_spi_auto_init_ctrl.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/altera_up_accelerometer_spi_auto_init_ctrl.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541614164417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541614164417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/accel_sketch_accelerometer_spi_0.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/accel_sketch_accelerometer_spi_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 accel_sketch_accelerometer_spi_0 " "Found entity 1: accel_sketch_accelerometer_spi_0" {  } { { "synthesis/submodules/accel_sketch_accelerometer_spi_0.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_accelerometer_spi_0.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541614164423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541614164423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/accel_sketch_pio_sw.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/accel_sketch_pio_sw.v" { { "Info" "ISGN_ENTITY_NAME" "1 accel_sketch_PIO_SW " "Found entity 1: accel_sketch_PIO_SW" {  } { { "synthesis/submodules/accel_sketch_PIO_SW.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_PIO_SW.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541614164434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541614164434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/accel_sketch_pio_push.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/accel_sketch_pio_push.v" { { "Info" "ISGN_ENTITY_NAME" "1 accel_sketch_PIO_PUSH " "Found entity 1: accel_sketch_PIO_PUSH" {  } { { "synthesis/submodules/accel_sketch_PIO_PUSH.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_PIO_PUSH.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541614164445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541614164445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/accel_sketch_pio_hex.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/accel_sketch_pio_hex.v" { { "Info" "ISGN_ENTITY_NAME" "1 accel_sketch_PIO_HEX " "Found entity 1: accel_sketch_PIO_HEX" {  } { { "synthesis/submodules/accel_sketch_PIO_HEX.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_PIO_HEX.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541614164456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541614164456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "accel_sketch_de10.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file accel_sketch_de10.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 accel_sketch_de10-hardware " "Found design unit 1: accel_sketch_de10-hardware" {  } { { "accel_sketch_de10.vhdl" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/accel_sketch_de10.vhdl" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541614164460 ""} { "Info" "ISGN_ENTITY_NAME" "1 accel_sketch_de10 " "Found entity 1: accel_sketch_de10" {  } { { "accel_sketch_de10.vhdl" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/accel_sketch_de10.vhdl" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541614164460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541614164460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevenseg_hex1.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file sevenseg_hex1.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sevenseg_hex1-behavioral " "Found design unit 1: sevenseg_hex1-behavioral" {  } { { "sevenseg_hex1.vhdl" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/sevenseg_hex1.vhdl" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541614164465 ""} { "Info" "ISGN_ENTITY_NAME" "1 sevenseg_hex1 " "Found entity 1: sevenseg_hex1" {  } { { "sevenseg_hex1.vhdl" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/sevenseg_hex1.vhdl" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541614164465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541614164465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevenseg_hex6.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file sevenseg_hex6.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sevenseg_hex6-behavioral " "Found design unit 1: sevenseg_hex6-behavioral" {  } { { "sevenseg_hex6.vhdl" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/sevenseg_hex6.vhdl" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541614164470 ""} { "Info" "ISGN_ENTITY_NAME" "1 sevenseg_hex6 " "Found entity 1: sevenseg_hex6" {  } { { "sevenseg_hex6.vhdl" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/sevenseg_hex6.vhdl" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541614164470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541614164470 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "accel_sketch_new_sdram_controller_0.v(318) " "Verilog HDL or VHDL warning at accel_sketch_new_sdram_controller_0.v(318): conditional expression evaluates to a constant" {  } { { "synthesis/submodules/accel_sketch_new_sdram_controller_0.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_new_sdram_controller_0.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1541614164542 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "accel_sketch_new_sdram_controller_0.v(328) " "Verilog HDL or VHDL warning at accel_sketch_new_sdram_controller_0.v(328): conditional expression evaluates to a constant" {  } { { "synthesis/submodules/accel_sketch_new_sdram_controller_0.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_new_sdram_controller_0.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1541614164542 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "accel_sketch_new_sdram_controller_0.v(338) " "Verilog HDL or VHDL warning at accel_sketch_new_sdram_controller_0.v(338): conditional expression evaluates to a constant" {  } { { "synthesis/submodules/accel_sketch_new_sdram_controller_0.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_new_sdram_controller_0.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1541614164542 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "accel_sketch_new_sdram_controller_0.v(682) " "Verilog HDL or VHDL warning at accel_sketch_new_sdram_controller_0.v(682): conditional expression evaluates to a constant" {  } { { "synthesis/submodules/accel_sketch_new_sdram_controller_0.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_new_sdram_controller_0.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1541614164543 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "accel_sketch_de10 " "Elaborating entity \"accel_sketch_de10\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1541614164716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accel_sketch accel_sketch:IP " "Elaborating entity \"accel_sketch\" for hierarchy \"accel_sketch:IP\"" {  } { { "accel_sketch_de10.vhdl" "IP" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/accel_sketch_de10.vhdl" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541614164733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accel_sketch_PIO_HEX accel_sketch:IP\|accel_sketch_PIO_HEX:pio_hex " "Elaborating entity \"accel_sketch_PIO_HEX\" for hierarchy \"accel_sketch:IP\|accel_sketch_PIO_HEX:pio_hex\"" {  } { { "synthesis/accel_sketch.vhd" "pio_hex" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/accel_sketch.vhd" 770 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541614164789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accel_sketch_PIO_PUSH accel_sketch:IP\|accel_sketch_PIO_PUSH:pio_push " "Elaborating entity \"accel_sketch_PIO_PUSH\" for hierarchy \"accel_sketch:IP\|accel_sketch_PIO_PUSH:pio_push\"" {  } { { "synthesis/accel_sketch.vhd" "pio_push" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/accel_sketch.vhd" 782 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541614164807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accel_sketch_PIO_SW accel_sketch:IP\|accel_sketch_PIO_SW:pio_sw " "Elaborating entity \"accel_sketch_PIO_SW\" for hierarchy \"accel_sketch:IP\|accel_sketch_PIO_SW:pio_sw\"" {  } { { "synthesis/accel_sketch.vhd" "pio_sw" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/accel_sketch.vhd" 795 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541614164828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accel_sketch_accelerometer_spi_0 accel_sketch:IP\|accel_sketch_accelerometer_spi_0:accelerometer_spi_0 " "Elaborating entity \"accel_sketch_accelerometer_spi_0\" for hierarchy \"accel_sketch:IP\|accel_sketch_accelerometer_spi_0:accelerometer_spi_0\"" {  } { { "synthesis/accel_sketch.vhd" "accelerometer_spi_0" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/accel_sketch.vhd" 808 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541614164850 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 accel_sketch_accelerometer_spi_0.v(226) " "Verilog HDL assignment warning at accel_sketch_accelerometer_spi_0.v(226): truncated value with size 32 to match size of target (8)" {  } { { "synthesis/submodules/accel_sketch_accelerometer_spi_0.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_accelerometer_spi_0.v" 226 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1541614164852 "|accel_sketch_de10|accel_sketch:IP|accel_sketch_accelerometer_spi_0:accelerometer_spi_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 accel_sketch_accelerometer_spi_0.v(241) " "Verilog HDL assignment warning at accel_sketch_accelerometer_spi_0.v(241): truncated value with size 8 to match size of target (6)" {  } { { "synthesis/submodules/accel_sketch_accelerometer_spi_0.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_accelerometer_spi_0.v" 241 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1541614164852 "|accel_sketch_de10|accel_sketch:IP|accel_sketch_accelerometer_spi_0:accelerometer_spi_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_accelerometer_spi_auto_init_ctrl accel_sketch:IP\|accel_sketch_accelerometer_spi_0:accelerometer_spi_0\|altera_up_accelerometer_spi_auto_init_ctrl:Auto_Init_Controller " "Elaborating entity \"altera_up_accelerometer_spi_auto_init_ctrl\" for hierarchy \"accel_sketch:IP\|accel_sketch_accelerometer_spi_0:accelerometer_spi_0\|altera_up_accelerometer_spi_auto_init_ctrl:Auto_Init_Controller\"" {  } { { "synthesis/submodules/accel_sketch_accelerometer_spi_0.v" "Auto_Init_Controller" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_accelerometer_spi_0.v" 340 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541614164873 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 altera_up_accelerometer_spi_auto_init_ctrl.v(137) " "Verilog HDL assignment warning at altera_up_accelerometer_spi_auto_init_ctrl.v(137): truncated value with size 32 to match size of target (4)" {  } { { "synthesis/submodules/altera_up_accelerometer_spi_auto_init_ctrl.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/altera_up_accelerometer_spi_auto_init_ctrl.v" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1541614164873 "|accel_sketch_de10|accel_sketch:IP|accel_sketch_accelerometer_spi_0:accelerometer_spi_0|altera_up_accelerometer_spi_auto_init_ctrl:Auto_Init_Controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_accelerometer_spi_auto_init accel_sketch:IP\|accel_sketch_accelerometer_spi_0:accelerometer_spi_0\|altera_up_accelerometer_spi_auto_init:Auto_Init_Accelerometer " "Elaborating entity \"altera_up_accelerometer_spi_auto_init\" for hierarchy \"accel_sketch:IP\|accel_sketch_accelerometer_spi_0:accelerometer_spi_0\|altera_up_accelerometer_spi_auto_init:Auto_Init_Accelerometer\"" {  } { { "synthesis/submodules/accel_sketch_accelerometer_spi_0.v" "Auto_Init_Accelerometer" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_accelerometer_spi_0.v" 354 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541614164889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_accelerometer_spi_serial_bus_controller accel_sketch:IP\|accel_sketch_accelerometer_spi_0:accelerometer_spi_0\|altera_up_accelerometer_spi_serial_bus_controller:Serial_Bus_Controller " "Elaborating entity \"altera_up_accelerometer_spi_serial_bus_controller\" for hierarchy \"accel_sketch:IP\|accel_sketch_accelerometer_spi_0:accelerometer_spi_0\|altera_up_accelerometer_spi_serial_bus_controller:Serial_Bus_Controller\"" {  } { { "synthesis/submodules/accel_sketch_accelerometer_spi_0.v" "Serial_Bus_Controller" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_accelerometer_spi_0.v" 375 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541614164909 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 altera_up_accelerometer_spi_serial_bus_controller.v(215) " "Verilog HDL assignment warning at altera_up_accelerometer_spi_serial_bus_controller.v(215): truncated value with size 32 to match size of target (5)" {  } { { "synthesis/submodules/altera_up_accelerometer_spi_serial_bus_controller.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/altera_up_accelerometer_spi_serial_bus_controller.v" 215 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1541614164910 "|accel_sketch_de10|accel_sketch:IP|accel_sketch_accelerometer_spi_0:accelerometer_spi_0|altera_up_accelerometer_spi_serial_bus_controller:Serial_Bus_Controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_accelerometer_spi_slow_clock_generator accel_sketch:IP\|accel_sketch_accelerometer_spi_0:accelerometer_spi_0\|altera_up_accelerometer_spi_serial_bus_controller:Serial_Bus_Controller\|altera_up_accelerometer_spi_slow_clock_generator:Serial_Config_Clock_Generator " "Elaborating entity \"altera_up_accelerometer_spi_slow_clock_generator\" for hierarchy \"accel_sketch:IP\|accel_sketch_accelerometer_spi_0:accelerometer_spi_0\|altera_up_accelerometer_spi_serial_bus_controller:Serial_Bus_Controller\|altera_up_accelerometer_spi_slow_clock_generator:Serial_Config_Clock_Generator\"" {  } { { "synthesis/submodules/altera_up_accelerometer_spi_serial_bus_controller.v" "Serial_Config_Clock_Generator" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/altera_up_accelerometer_spi_serial_bus_controller.v" 267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541614164930 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 altera_up_accelerometer_spi_slow_clock_generator.v(110) " "Verilog HDL assignment warning at altera_up_accelerometer_spi_slow_clock_generator.v(110): truncated value with size 32 to match size of target (4)" {  } { { "synthesis/submodules/altera_up_accelerometer_spi_slow_clock_generator.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/altera_up_accelerometer_spi_slow_clock_generator.v" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1541614164930 "|accel_sketch_de10|accel_sketch:IP|accel_sketch_accelerometer_spi_0:accelerometer_spi_0|altera_up_accelerometer_spi_serial_bus_controller:Serial_Bus_Controller|altera_up_accelerometer_spi_slow_clock_generator:Serial_Config_Clock_Generator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accel_sketch_altpll_0 accel_sketch:IP\|accel_sketch_altpll_0:altpll_0 " "Elaborating entity \"accel_sketch_altpll_0\" for hierarchy \"accel_sketch:IP\|accel_sketch_altpll_0:altpll_0\"" {  } { { "synthesis/accel_sketch.vhd" "altpll_0" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/accel_sketch.vhd" 826 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541614164946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accel_sketch_altpll_0_stdsync_sv6 accel_sketch:IP\|accel_sketch_altpll_0:altpll_0\|accel_sketch_altpll_0_stdsync_sv6:stdsync2 " "Elaborating entity \"accel_sketch_altpll_0_stdsync_sv6\" for hierarchy \"accel_sketch:IP\|accel_sketch_altpll_0:altpll_0\|accel_sketch_altpll_0_stdsync_sv6:stdsync2\"" {  } { { "synthesis/submodules/accel_sketch_altpll_0.v" "stdsync2" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_altpll_0.v" 292 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541614164962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accel_sketch_altpll_0_dffpipe_l2c accel_sketch:IP\|accel_sketch_altpll_0:altpll_0\|accel_sketch_altpll_0_stdsync_sv6:stdsync2\|accel_sketch_altpll_0_dffpipe_l2c:dffpipe3 " "Elaborating entity \"accel_sketch_altpll_0_dffpipe_l2c\" for hierarchy \"accel_sketch:IP\|accel_sketch_altpll_0:altpll_0\|accel_sketch_altpll_0_stdsync_sv6:stdsync2\|accel_sketch_altpll_0_dffpipe_l2c:dffpipe3\"" {  } { { "synthesis/submodules/accel_sketch_altpll_0.v" "dffpipe3" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_altpll_0.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541614164976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accel_sketch_altpll_0_altpll_82g2 accel_sketch:IP\|accel_sketch_altpll_0:altpll_0\|accel_sketch_altpll_0_altpll_82g2:sd1 " "Elaborating entity \"accel_sketch_altpll_0_altpll_82g2\" for hierarchy \"accel_sketch:IP\|accel_sketch_altpll_0:altpll_0\|accel_sketch_altpll_0_altpll_82g2:sd1\"" {  } { { "synthesis/submodules/accel_sketch_altpll_0.v" "sd1" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_altpll_0.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541614164992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accel_sketch_jtag_uart_0 accel_sketch:IP\|accel_sketch_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"accel_sketch_jtag_uart_0\" for hierarchy \"accel_sketch:IP\|accel_sketch_jtag_uart_0:jtag_uart_0\"" {  } { { "synthesis/accel_sketch.vhd" "jtag_uart_0" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/accel_sketch.vhd" 854 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541614165011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accel_sketch_jtag_uart_0_scfifo_w accel_sketch:IP\|accel_sketch_jtag_uart_0:jtag_uart_0\|accel_sketch_jtag_uart_0_scfifo_w:the_accel_sketch_jtag_uart_0_scfifo_w " "Elaborating entity \"accel_sketch_jtag_uart_0_scfifo_w\" for hierarchy \"accel_sketch:IP\|accel_sketch_jtag_uart_0:jtag_uart_0\|accel_sketch_jtag_uart_0_scfifo_w:the_accel_sketch_jtag_uart_0_scfifo_w\"" {  } { { "synthesis/submodules/accel_sketch_jtag_uart_0.v" "the_accel_sketch_jtag_uart_0_scfifo_w" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541614165032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo accel_sketch:IP\|accel_sketch_jtag_uart_0:jtag_uart_0\|accel_sketch_jtag_uart_0_scfifo_w:the_accel_sketch_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"accel_sketch:IP\|accel_sketch_jtag_uart_0:jtag_uart_0\|accel_sketch_jtag_uart_0_scfifo_w:the_accel_sketch_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "synthesis/submodules/accel_sketch_jtag_uart_0.v" "wfifo" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541614165280 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "accel_sketch:IP\|accel_sketch_jtag_uart_0:jtag_uart_0\|accel_sketch_jtag_uart_0_scfifo_w:the_accel_sketch_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"accel_sketch:IP\|accel_sketch_jtag_uart_0:jtag_uart_0\|accel_sketch_jtag_uart_0_scfifo_w:the_accel_sketch_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "synthesis/submodules/accel_sketch_jtag_uart_0.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541614165296 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "accel_sketch:IP\|accel_sketch_jtag_uart_0:jtag_uart_0\|accel_sketch_jtag_uart_0_scfifo_w:the_accel_sketch_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"accel_sketch:IP\|accel_sketch_jtag_uart_0:jtag_uart_0\|accel_sketch_jtag_uart_0_scfifo_w:the_accel_sketch_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541614165296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541614165296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541614165296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541614165296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541614165296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541614165296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541614165296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541614165296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541614165296 ""}  } { { "synthesis/submodules/accel_sketch_jtag_uart_0.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1541614165296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_9621.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_9621.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_9621 " "Found entity 1: scfifo_9621" {  } { { "db/scfifo_9621.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/scfifo_9621.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541614165367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541614165367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_9621 accel_sketch:IP\|accel_sketch_jtag_uart_0:jtag_uart_0\|accel_sketch_jtag_uart_0_scfifo_w:the_accel_sketch_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated " "Elaborating entity \"scfifo_9621\" for hierarchy \"accel_sketch:IP\|accel_sketch_jtag_uart_0:jtag_uart_0\|accel_sketch_jtag_uart_0_scfifo_w:the_accel_sketch_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541614165372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_bb01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_bb01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_bb01 " "Found entity 1: a_dpfifo_bb01" {  } { { "db/a_dpfifo_bb01.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/a_dpfifo_bb01.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541614165405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541614165405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_bb01 accel_sketch:IP\|accel_sketch_jtag_uart_0:jtag_uart_0\|accel_sketch_jtag_uart_0_scfifo_w:the_accel_sketch_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo " "Elaborating entity \"a_dpfifo_bb01\" for hierarchy \"accel_sketch:IP\|accel_sketch_jtag_uart_0:jtag_uart_0\|accel_sketch_jtag_uart_0_scfifo_w:the_accel_sketch_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\"" {  } { { "db/scfifo_9621.tdf" "dpfifo" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/scfifo_9621.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541614165413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541614165447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541614165447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf accel_sketch:IP\|accel_sketch_jtag_uart_0:jtag_uart_0\|accel_sketch_jtag_uart_0_scfifo_w:the_accel_sketch_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"accel_sketch:IP\|accel_sketch_jtag_uart_0:jtag_uart_0\|accel_sketch_jtag_uart_0_scfifo_w:the_accel_sketch_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_bb01.tdf" "fifo_state" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/a_dpfifo_bb01.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541614165457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_337.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_337.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_337 " "Found entity 1: cntr_337" {  } { { "db/cntr_337.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/cntr_337.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541614165518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541614165518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_337 accel_sketch:IP\|accel_sketch_jtag_uart_0:jtag_uart_0\|accel_sketch_jtag_uart_0_scfifo_w:the_accel_sketch_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw " "Elaborating entity \"cntr_337\" for hierarchy \"accel_sketch:IP\|accel_sketch_jtag_uart_0:jtag_uart_0\|accel_sketch_jtag_uart_0_scfifo_w:the_accel_sketch_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541614165530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dtn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dtn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dtn1 " "Found entity 1: altsyncram_dtn1" {  } { { "db/altsyncram_dtn1.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/altsyncram_dtn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541614165595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541614165595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dtn1 accel_sketch:IP\|accel_sketch_jtag_uart_0:jtag_uart_0\|accel_sketch_jtag_uart_0_scfifo_w:the_accel_sketch_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram " "Elaborating entity \"altsyncram_dtn1\" for hierarchy \"accel_sketch:IP\|accel_sketch_jtag_uart_0:jtag_uart_0\|accel_sketch_jtag_uart_0_scfifo_w:the_accel_sketch_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram\"" {  } { { "db/a_dpfifo_bb01.tdf" "FIFOram" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/a_dpfifo_bb01.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541614165605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_n2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_n2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_n2b " "Found entity 1: cntr_n2b" {  } { { "db/cntr_n2b.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/cntr_n2b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541614165674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541614165674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_n2b accel_sketch:IP\|accel_sketch_jtag_uart_0:jtag_uart_0\|accel_sketch_jtag_uart_0_scfifo_w:the_accel_sketch_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count " "Elaborating entity \"cntr_n2b\" for hierarchy \"accel_sketch:IP\|accel_sketch_jtag_uart_0:jtag_uart_0\|accel_sketch_jtag_uart_0_scfifo_w:the_accel_sketch_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count\"" {  } { { "db/a_dpfifo_bb01.tdf" "rd_ptr_count" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/a_dpfifo_bb01.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541614165684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accel_sketch_jtag_uart_0_scfifo_r accel_sketch:IP\|accel_sketch_jtag_uart_0:jtag_uart_0\|accel_sketch_jtag_uart_0_scfifo_r:the_accel_sketch_jtag_uart_0_scfifo_r " "Elaborating entity \"accel_sketch_jtag_uart_0_scfifo_r\" for hierarchy \"accel_sketch:IP\|accel_sketch_jtag_uart_0:jtag_uart_0\|accel_sketch_jtag_uart_0_scfifo_r:the_accel_sketch_jtag_uart_0_scfifo_r\"" {  } { { "synthesis/submodules/accel_sketch_jtag_uart_0.v" "the_accel_sketch_jtag_uart_0_scfifo_r" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541614165725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic accel_sketch:IP\|accel_sketch_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:accel_sketch_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"accel_sketch:IP\|accel_sketch_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:accel_sketch_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "synthesis/submodules/accel_sketch_jtag_uart_0.v" "accel_sketch_jtag_uart_0_alt_jtag_atlantic" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541614166127 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "accel_sketch:IP\|accel_sketch_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:accel_sketch_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"accel_sketch:IP\|accel_sketch_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:accel_sketch_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "synthesis/submodules/accel_sketch_jtag_uart_0.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541614166151 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "accel_sketch:IP\|accel_sketch_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:accel_sketch_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"accel_sketch:IP\|accel_sketch_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:accel_sketch_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541614166151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541614166151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541614166151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541614166151 ""}  } { { "synthesis/submodules/accel_sketch_jtag_uart_0.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1541614166151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter accel_sketch:IP\|accel_sketch_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:accel_sketch_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"accel_sketch:IP\|accel_sketch_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:accel_sketch_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541614166310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl accel_sketch:IP\|accel_sketch_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:accel_sketch_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"accel_sketch:IP\|accel_sketch_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:accel_sketch_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541614166474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accel_sketch_new_sdram_controller_0 accel_sketch:IP\|accel_sketch_new_sdram_controller_0:new_sdram_controller_0 " "Elaborating entity \"accel_sketch_new_sdram_controller_0\" for hierarchy \"accel_sketch:IP\|accel_sketch_new_sdram_controller_0:new_sdram_controller_0\"" {  } { { "synthesis/accel_sketch.vhd" "new_sdram_controller_0" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/accel_sketch.vhd" 868 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541614166535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accel_sketch_new_sdram_controller_0_input_efifo_module accel_sketch:IP\|accel_sketch_new_sdram_controller_0:new_sdram_controller_0\|accel_sketch_new_sdram_controller_0_input_efifo_module:the_accel_sketch_new_sdram_controller_0_input_efifo_module " "Elaborating entity \"accel_sketch_new_sdram_controller_0_input_efifo_module\" for hierarchy \"accel_sketch:IP\|accel_sketch_new_sdram_controller_0:new_sdram_controller_0\|accel_sketch_new_sdram_controller_0_input_efifo_module:the_accel_sketch_new_sdram_controller_0_input_efifo_module\"" {  } { { "synthesis/submodules/accel_sketch_new_sdram_controller_0.v" "the_accel_sketch_new_sdram_controller_0_input_efifo_module" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_new_sdram_controller_0.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541614166611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accel_sketch_nios2_gen2_0 accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"accel_sketch_nios2_gen2_0\" for hierarchy \"accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\"" {  } { { "synthesis/accel_sketch.vhd" "nios2_gen2_0" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/accel_sketch.vhd" 892 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541614166634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accel_sketch_nios2_gen2_0_cpu accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu " "Elaborating entity \"accel_sketch_nios2_gen2_0_cpu\" for hierarchy \"accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\"" {  } { { "synthesis/submodules/accel_sketch_nios2_gen2_0.v" "cpu" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_nios2_gen2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541614166684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accel_sketch_nios2_gen2_0_cpu_test_bench accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_test_bench:the_accel_sketch_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"accel_sketch_nios2_gen2_0_cpu_test_bench\" for hierarchy \"accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_test_bench:the_accel_sketch_nios2_gen2_0_cpu_test_bench\"" {  } { { "synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" "the_accel_sketch_nios2_gen2_0_cpu_test_bench" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" 6000 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541614167137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accel_sketch_nios2_gen2_0_cpu_ic_data_module accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_ic_data_module:accel_sketch_nios2_gen2_0_cpu_ic_data " "Elaborating entity \"accel_sketch_nios2_gen2_0_cpu_ic_data_module\" for hierarchy \"accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_ic_data_module:accel_sketch_nios2_gen2_0_cpu_ic_data\"" {  } { { "synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" "accel_sketch_nios2_gen2_0_cpu_ic_data" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" 7002 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541614167191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_ic_data_module:accel_sketch_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_ic_data_module:accel_sketch_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541614167308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2uc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2uc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2uc1 " "Found entity 1: altsyncram_2uc1" {  } { { "db/altsyncram_2uc1.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/altsyncram_2uc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541614167411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541614167411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2uc1 accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_ic_data_module:accel_sketch_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_2uc1:auto_generated " "Elaborating entity \"altsyncram_2uc1\" for hierarchy \"accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_ic_data_module:accel_sketch_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_2uc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541614167418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accel_sketch_nios2_gen2_0_cpu_ic_tag_module accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_ic_tag_module:accel_sketch_nios2_gen2_0_cpu_ic_tag " "Elaborating entity \"accel_sketch_nios2_gen2_0_cpu_ic_tag_module\" for hierarchy \"accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_ic_tag_module:accel_sketch_nios2_gen2_0_cpu_ic_tag\"" {  } { { "synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" "accel_sketch_nios2_gen2_0_cpu_ic_tag" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" 7068 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541614167489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_ic_tag_module:accel_sketch_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_ic_tag_module:accel_sketch_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541614167515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1lc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1lc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1lc1 " "Found entity 1: altsyncram_1lc1" {  } { { "db/altsyncram_1lc1.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/altsyncram_1lc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541614167598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541614167598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1lc1 accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_ic_tag_module:accel_sketch_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_1lc1:auto_generated " "Elaborating entity \"altsyncram_1lc1\" for hierarchy \"accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_ic_tag_module:accel_sketch_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_1lc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541614167604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accel_sketch_nios2_gen2_0_cpu_bht_module accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_bht_module:accel_sketch_nios2_gen2_0_cpu_bht " "Elaborating entity \"accel_sketch_nios2_gen2_0_cpu_bht_module\" for hierarchy \"accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_bht_module:accel_sketch_nios2_gen2_0_cpu_bht\"" {  } { { "synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" "accel_sketch_nios2_gen2_0_cpu_bht" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" 7266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541614167672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_bht_module:accel_sketch_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_bht_module:accel_sketch_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541614167694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vhc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vhc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vhc1 " "Found entity 1: altsyncram_vhc1" {  } { { "db/altsyncram_vhc1.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/altsyncram_vhc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541614167777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541614167777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vhc1 accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_bht_module:accel_sketch_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_vhc1:auto_generated " "Elaborating entity \"altsyncram_vhc1\" for hierarchy \"accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_bht_module:accel_sketch_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_vhc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541614167783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accel_sketch_nios2_gen2_0_cpu_register_bank_a_module accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_register_bank_a_module:accel_sketch_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"accel_sketch_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_register_bank_a_module:accel_sketch_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" "accel_sketch_nios2_gen2_0_cpu_register_bank_a" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" 8223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541614167841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_register_bank_a_module:accel_sketch_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_register_bank_a_module:accel_sketch_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541614167866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5tb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5tb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5tb1 " "Found entity 1: altsyncram_5tb1" {  } { { "db/altsyncram_5tb1.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/altsyncram_5tb1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541614167951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541614167951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5tb1 accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_register_bank_a_module:accel_sketch_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_5tb1:auto_generated " "Elaborating entity \"altsyncram_5tb1\" for hierarchy \"accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_register_bank_a_module:accel_sketch_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_5tb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541614167957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accel_sketch_nios2_gen2_0_cpu_register_bank_b_module accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_register_bank_b_module:accel_sketch_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"accel_sketch_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_register_bank_b_module:accel_sketch_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" "accel_sketch_nios2_gen2_0_cpu_register_bank_b" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" 8241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541614168023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accel_sketch_nios2_gen2_0_cpu_mult_cell accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_mult_cell:the_accel_sketch_nios2_gen2_0_cpu_mult_cell " "Elaborating entity \"accel_sketch_nios2_gen2_0_cpu_mult_cell\" for hierarchy \"accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_mult_cell:the_accel_sketch_nios2_gen2_0_cpu_mult_cell\"" {  } { { "synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" "the_accel_sketch_nios2_gen2_0_cpu_mult_cell" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" 8826 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541614168079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_mult_cell:the_accel_sketch_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Elaborating entity \"altera_mult_add\" for hierarchy \"accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_mult_cell:the_accel_sketch_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\"" {  } { { "synthesis/submodules/accel_sketch_nios2_gen2_0_cpu_mult_cell.v" "the_altmult_add_p1" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_nios2_gen2_0_cpu_mult_cell.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541614168133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_bbo2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_bbo2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_bbo2 " "Found entity 1: altera_mult_add_bbo2" {  } { { "db/altera_mult_add_bbo2.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/altera_mult_add_bbo2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541614168222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541614168222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_bbo2 accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_mult_cell:the_accel_sketch_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated " "Elaborating entity \"altera_mult_add_bbo2\" for hierarchy \"accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_mult_cell:the_accel_sketch_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add.tdf" 454 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541614168241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_mult_cell:the_accel_sketch_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_mult_cell:the_accel_sketch_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_bbo2.v" "altera_mult_add_rtl1" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/altera_mult_add_bbo2.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541614168372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_mult_cell:the_accel_sketch_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_mult_cell:the_accel_sketch_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541614168454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_mult_cell:the_accel_sketch_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_mult_cell:the_accel_sketch_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541614168501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_mult_cell:the_accel_sketch_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_mult_cell:the_accel_sketch_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541614168532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_mult_cell:the_accel_sketch_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_mult_cell:the_accel_sketch_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541614168619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_mult_cell:the_accel_sketch_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_mult_cell:the_accel_sketch_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541614168881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_mult_cell:the_accel_sketch_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_mult_cell:the_accel_sketch_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541614168919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_mult_cell:the_accel_sketch_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_mult_cell:the_accel_sketch_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541614169012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_mult_cell:the_accel_sketch_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_mult_cell:the_accel_sketch_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541614169106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_mult_cell:the_accel_sketch_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_mult_cell:the_accel_sketch_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541614169140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_mult_cell:the_accel_sketch_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_mult_cell:the_accel_sketch_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541614169175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_mult_cell:the_accel_sketch_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_mult_cell:the_accel_sketch_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541614169272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_mult_cell:the_accel_sketch_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_mult_cell:the_accel_sketch_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541614169927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_mult_cell:the_accel_sketch_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_mult_cell:the_accel_sketch_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541614170116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_mult_cell:the_accel_sketch_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 " "Elaborating entity \"ama_register_function\" for hierarchy \"accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_mult_cell:the_accel_sketch_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_1" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541614170151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_mult_cell:the_accel_sketch_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_mult_cell:the_accel_sketch_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541614170223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_mult_cell:the_accel_sketch_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_mult_cell:the_accel_sketch_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541614170260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_mult_cell:the_accel_sketch_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_mult_cell:the_accel_sketch_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541614170347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_mult_cell:the_accel_sketch_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_mult_cell:the_accel_sketch_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541614170439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accel_sketch_nios2_gen2_0_cpu_dc_tag_module accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_dc_tag_module:accel_sketch_nios2_gen2_0_cpu_dc_tag " "Elaborating entity \"accel_sketch_nios2_gen2_0_cpu_dc_tag_module\" for hierarchy \"accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_dc_tag_module:accel_sketch_nios2_gen2_0_cpu_dc_tag\"" {  } { { "synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" "accel_sketch_nios2_gen2_0_cpu_dc_tag" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" 9248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541614173991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_dc_tag_module:accel_sketch_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_dc_tag_module:accel_sketch_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541614174017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rtb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rtb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rtb1 " "Found entity 1: altsyncram_rtb1" {  } { { "db/altsyncram_rtb1.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/altsyncram_rtb1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541614174104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541614174104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rtb1 accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_dc_tag_module:accel_sketch_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_rtb1:auto_generated " "Elaborating entity \"altsyncram_rtb1\" for hierarchy \"accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_dc_tag_module:accel_sketch_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_rtb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541614174110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accel_sketch_nios2_gen2_0_cpu_dc_data_module accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_dc_data_module:accel_sketch_nios2_gen2_0_cpu_dc_data " "Elaborating entity \"accel_sketch_nios2_gen2_0_cpu_dc_data_module\" for hierarchy \"accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_dc_data_module:accel_sketch_nios2_gen2_0_cpu_dc_data\"" {  } { { "synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" "accel_sketch_nios2_gen2_0_cpu_dc_data" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" 9314 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541614174173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_dc_data_module:accel_sketch_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_dc_data_module:accel_sketch_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\"" {  } { { "synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" 465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541614174197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_aoe1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_aoe1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_aoe1 " "Found entity 1: altsyncram_aoe1" {  } { { "db/altsyncram_aoe1.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/altsyncram_aoe1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541614174283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541614174283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_aoe1 accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_dc_data_module:accel_sketch_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_aoe1:auto_generated " "Elaborating entity \"altsyncram_aoe1\" for hierarchy \"accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_dc_data_module:accel_sketch_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_aoe1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541614174289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accel_sketch_nios2_gen2_0_cpu_dc_victim_module accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_dc_victim_module:accel_sketch_nios2_gen2_0_cpu_dc_victim " "Elaborating entity \"accel_sketch_nios2_gen2_0_cpu_dc_victim_module\" for hierarchy \"accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_dc_victim_module:accel_sketch_nios2_gen2_0_cpu_dc_victim\"" {  } { { "synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" "accel_sketch_nios2_gen2_0_cpu_dc_victim" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" 9426 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541614174359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_dc_victim_module:accel_sketch_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_dc_victim_module:accel_sketch_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" 534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541614174382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hec1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hec1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hec1 " "Found entity 1: altsyncram_hec1" {  } { { "db/altsyncram_hec1.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/altsyncram_hec1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541614174472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541614174472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_hec1 accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_dc_victim_module:accel_sketch_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_hec1:auto_generated " "Elaborating entity \"altsyncram_hec1\" for hierarchy \"accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_dc_victim_module:accel_sketch_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_hec1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541614174478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accel_sketch_nios2_gen2_0_cpu_nios2_oci accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_nios2_oci:the_accel_sketch_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"accel_sketch_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_nios2_oci:the_accel_sketch_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" "the_accel_sketch_nios2_gen2_0_cpu_nios2_oci" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" 10283 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541614174552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accel_sketch_nios2_gen2_0_cpu_nios2_oci_debug accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_nios2_oci:the_accel_sketch_nios2_gen2_0_cpu_nios2_oci\|accel_sketch_nios2_gen2_0_cpu_nios2_oci_debug:the_accel_sketch_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"accel_sketch_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_nios2_oci:the_accel_sketch_nios2_gen2_0_cpu_nios2_oci\|accel_sketch_nios2_gen2_0_cpu_nios2_oci_debug:the_accel_sketch_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" "the_accel_sketch_nios2_gen2_0_cpu_nios2_oci_debug" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" 3098 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541614174614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_nios2_oci:the_accel_sketch_nios2_gen2_0_cpu_nios2_oci\|accel_sketch_nios2_gen2_0_cpu_nios2_oci_debug:the_accel_sketch_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_nios2_oci:the_accel_sketch_nios2_gen2_0_cpu_nios2_oci\|accel_sketch_nios2_gen2_0_cpu_nios2_oci_debug:the_accel_sketch_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" 632 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541614174679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accel_sketch_nios2_gen2_0_cpu_nios2_oci_break accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_nios2_oci:the_accel_sketch_nios2_gen2_0_cpu_nios2_oci\|accel_sketch_nios2_gen2_0_cpu_nios2_oci_break:the_accel_sketch_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"accel_sketch_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_nios2_oci:the_accel_sketch_nios2_gen2_0_cpu_nios2_oci\|accel_sketch_nios2_gen2_0_cpu_nios2_oci_break:the_accel_sketch_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" "the_accel_sketch_nios2_gen2_0_cpu_nios2_oci_break" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" 3128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541614174730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accel_sketch_nios2_gen2_0_cpu_nios2_oci_xbrk accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_nios2_oci:the_accel_sketch_nios2_gen2_0_cpu_nios2_oci\|accel_sketch_nios2_gen2_0_cpu_nios2_oci_xbrk:the_accel_sketch_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"accel_sketch_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_nios2_oci:the_accel_sketch_nios2_gen2_0_cpu_nios2_oci\|accel_sketch_nios2_gen2_0_cpu_nios2_oci_xbrk:the_accel_sketch_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" "the_accel_sketch_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" 3151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541614174808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accel_sketch_nios2_gen2_0_cpu_nios2_oci_dbrk accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_nios2_oci:the_accel_sketch_nios2_gen2_0_cpu_nios2_oci\|accel_sketch_nios2_gen2_0_cpu_nios2_oci_dbrk:the_accel_sketch_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"accel_sketch_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_nios2_oci:the_accel_sketch_nios2_gen2_0_cpu_nios2_oci\|accel_sketch_nios2_gen2_0_cpu_nios2_oci_dbrk:the_accel_sketch_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" "the_accel_sketch_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" 3178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541614174852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accel_sketch_nios2_gen2_0_cpu_nios2_oci_itrace accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_nios2_oci:the_accel_sketch_nios2_gen2_0_cpu_nios2_oci\|accel_sketch_nios2_gen2_0_cpu_nios2_oci_itrace:the_accel_sketch_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"accel_sketch_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_nios2_oci:the_accel_sketch_nios2_gen2_0_cpu_nios2_oci\|accel_sketch_nios2_gen2_0_cpu_nios2_oci_itrace:the_accel_sketch_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" "the_accel_sketch_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" 3216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541614174897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accel_sketch_nios2_gen2_0_cpu_nios2_oci_dtrace accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_nios2_oci:the_accel_sketch_nios2_gen2_0_cpu_nios2_oci\|accel_sketch_nios2_gen2_0_cpu_nios2_oci_dtrace:the_accel_sketch_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"accel_sketch_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_nios2_oci:the_accel_sketch_nios2_gen2_0_cpu_nios2_oci\|accel_sketch_nios2_gen2_0_cpu_nios2_oci_dtrace:the_accel_sketch_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" "the_accel_sketch_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" 3231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541614174940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accel_sketch_nios2_gen2_0_cpu_nios2_oci_td_mode accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_nios2_oci:the_accel_sketch_nios2_gen2_0_cpu_nios2_oci\|accel_sketch_nios2_gen2_0_cpu_nios2_oci_dtrace:the_accel_sketch_nios2_gen2_0_cpu_nios2_oci_dtrace\|accel_sketch_nios2_gen2_0_cpu_nios2_oci_td_mode:accel_sketch_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"accel_sketch_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_nios2_oci:the_accel_sketch_nios2_gen2_0_cpu_nios2_oci\|accel_sketch_nios2_gen2_0_cpu_nios2_oci_dtrace:the_accel_sketch_nios2_gen2_0_cpu_nios2_oci_dtrace\|accel_sketch_nios2_gen2_0_cpu_nios2_oci_td_mode:accel_sketch_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" "accel_sketch_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" 1752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541614175033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accel_sketch_nios2_gen2_0_cpu_nios2_oci_fifo accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_nios2_oci:the_accel_sketch_nios2_gen2_0_cpu_nios2_oci\|accel_sketch_nios2_gen2_0_cpu_nios2_oci_fifo:the_accel_sketch_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"accel_sketch_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_nios2_oci:the_accel_sketch_nios2_gen2_0_cpu_nios2_oci\|accel_sketch_nios2_gen2_0_cpu_nios2_oci_fifo:the_accel_sketch_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" "the_accel_sketch_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" 3246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541614175082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accel_sketch_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_nios2_oci:the_accel_sketch_nios2_gen2_0_cpu_nios2_oci\|accel_sketch_nios2_gen2_0_cpu_nios2_oci_fifo:the_accel_sketch_nios2_gen2_0_cpu_nios2_oci_fifo\|accel_sketch_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_accel_sketch_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"accel_sketch_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_nios2_oci:the_accel_sketch_nios2_gen2_0_cpu_nios2_oci\|accel_sketch_nios2_gen2_0_cpu_nios2_oci_fifo:the_accel_sketch_nios2_gen2_0_cpu_nios2_oci_fifo\|accel_sketch_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_accel_sketch_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" "the_accel_sketch_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" 2065 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541614175152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accel_sketch_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_nios2_oci:the_accel_sketch_nios2_gen2_0_cpu_nios2_oci\|accel_sketch_nios2_gen2_0_cpu_nios2_oci_fifo:the_accel_sketch_nios2_gen2_0_cpu_nios2_oci_fifo\|accel_sketch_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_accel_sketch_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"accel_sketch_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_nios2_oci:the_accel_sketch_nios2_gen2_0_cpu_nios2_oci\|accel_sketch_nios2_gen2_0_cpu_nios2_oci_fifo:the_accel_sketch_nios2_gen2_0_cpu_nios2_oci_fifo\|accel_sketch_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_accel_sketch_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" "the_accel_sketch_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" 2074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541614175194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accel_sketch_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_nios2_oci:the_accel_sketch_nios2_gen2_0_cpu_nios2_oci\|accel_sketch_nios2_gen2_0_cpu_nios2_oci_fifo:the_accel_sketch_nios2_gen2_0_cpu_nios2_oci_fifo\|accel_sketch_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_accel_sketch_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"accel_sketch_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_nios2_oci:the_accel_sketch_nios2_gen2_0_cpu_nios2_oci\|accel_sketch_nios2_gen2_0_cpu_nios2_oci_fifo:the_accel_sketch_nios2_gen2_0_cpu_nios2_oci_fifo\|accel_sketch_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_accel_sketch_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" "the_accel_sketch_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541614175236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accel_sketch_nios2_gen2_0_cpu_nios2_oci_pib accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_nios2_oci:the_accel_sketch_nios2_gen2_0_cpu_nios2_oci\|accel_sketch_nios2_gen2_0_cpu_nios2_oci_pib:the_accel_sketch_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"accel_sketch_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_nios2_oci:the_accel_sketch_nios2_gen2_0_cpu_nios2_oci\|accel_sketch_nios2_gen2_0_cpu_nios2_oci_pib:the_accel_sketch_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" "the_accel_sketch_nios2_gen2_0_cpu_nios2_oci_pib" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" 3251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541614175278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accel_sketch_nios2_gen2_0_cpu_nios2_oci_im accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_nios2_oci:the_accel_sketch_nios2_gen2_0_cpu_nios2_oci\|accel_sketch_nios2_gen2_0_cpu_nios2_oci_im:the_accel_sketch_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"accel_sketch_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_nios2_oci:the_accel_sketch_nios2_gen2_0_cpu_nios2_oci\|accel_sketch_nios2_gen2_0_cpu_nios2_oci_im:the_accel_sketch_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" "the_accel_sketch_nios2_gen2_0_cpu_nios2_oci_im" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" 3265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541614175321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accel_sketch_nios2_gen2_0_cpu_nios2_avalon_reg accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_nios2_oci:the_accel_sketch_nios2_gen2_0_cpu_nios2_oci\|accel_sketch_nios2_gen2_0_cpu_nios2_avalon_reg:the_accel_sketch_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"accel_sketch_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_nios2_oci:the_accel_sketch_nios2_gen2_0_cpu_nios2_oci\|accel_sketch_nios2_gen2_0_cpu_nios2_avalon_reg:the_accel_sketch_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" "the_accel_sketch_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" 3284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541614175366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accel_sketch_nios2_gen2_0_cpu_nios2_ocimem accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_nios2_oci:the_accel_sketch_nios2_gen2_0_cpu_nios2_oci\|accel_sketch_nios2_gen2_0_cpu_nios2_ocimem:the_accel_sketch_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"accel_sketch_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_nios2_oci:the_accel_sketch_nios2_gen2_0_cpu_nios2_oci\|accel_sketch_nios2_gen2_0_cpu_nios2_ocimem:the_accel_sketch_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" "the_accel_sketch_nios2_gen2_0_cpu_nios2_ocimem" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" 3304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541614175412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accel_sketch_nios2_gen2_0_cpu_ociram_sp_ram_module accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_nios2_oci:the_accel_sketch_nios2_gen2_0_cpu_nios2_oci\|accel_sketch_nios2_gen2_0_cpu_nios2_ocimem:the_accel_sketch_nios2_gen2_0_cpu_nios2_ocimem\|accel_sketch_nios2_gen2_0_cpu_ociram_sp_ram_module:accel_sketch_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"accel_sketch_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_nios2_oci:the_accel_sketch_nios2_gen2_0_cpu_nios2_oci\|accel_sketch_nios2_gen2_0_cpu_nios2_ocimem:the_accel_sketch_nios2_gen2_0_cpu_nios2_ocimem\|accel_sketch_nios2_gen2_0_cpu_ociram_sp_ram_module:accel_sketch_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" "accel_sketch_nios2_gen2_0_cpu_ociram_sp_ram" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" 2851 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541614175484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_nios2_oci:the_accel_sketch_nios2_gen2_0_cpu_nios2_oci\|accel_sketch_nios2_gen2_0_cpu_nios2_ocimem:the_accel_sketch_nios2_gen2_0_cpu_nios2_ocimem\|accel_sketch_nios2_gen2_0_cpu_ociram_sp_ram_module:accel_sketch_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_nios2_oci:the_accel_sketch_nios2_gen2_0_cpu_nios2_oci\|accel_sketch_nios2_gen2_0_cpu_nios2_ocimem:the_accel_sketch_nios2_gen2_0_cpu_nios2_ocimem\|accel_sketch_nios2_gen2_0_cpu_ociram_sp_ram_module:accel_sketch_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" 2675 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541614175508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0n61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0n61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0n61 " "Found entity 1: altsyncram_0n61" {  } { { "db/altsyncram_0n61.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/altsyncram_0n61.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541614175595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541614175595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0n61 accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_nios2_oci:the_accel_sketch_nios2_gen2_0_cpu_nios2_oci\|accel_sketch_nios2_gen2_0_cpu_nios2_ocimem:the_accel_sketch_nios2_gen2_0_cpu_nios2_ocimem\|accel_sketch_nios2_gen2_0_cpu_ociram_sp_ram_module:accel_sketch_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated " "Elaborating entity \"altsyncram_0n61\" for hierarchy \"accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_nios2_oci:the_accel_sketch_nios2_gen2_0_cpu_nios2_oci\|accel_sketch_nios2_gen2_0_cpu_nios2_ocimem:the_accel_sketch_nios2_gen2_0_cpu_nios2_ocimem\|accel_sketch_nios2_gen2_0_cpu_ociram_sp_ram_module:accel_sketch_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541614175601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accel_sketch_nios2_gen2_0_cpu_debug_slave_wrapper accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_nios2_oci:the_accel_sketch_nios2_gen2_0_cpu_nios2_oci\|accel_sketch_nios2_gen2_0_cpu_debug_slave_wrapper:the_accel_sketch_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"accel_sketch_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_nios2_oci:the_accel_sketch_nios2_gen2_0_cpu_nios2_oci\|accel_sketch_nios2_gen2_0_cpu_debug_slave_wrapper:the_accel_sketch_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" "the_accel_sketch_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" 3406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541614175643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accel_sketch_nios2_gen2_0_cpu_debug_slave_tck accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_nios2_oci:the_accel_sketch_nios2_gen2_0_cpu_nios2_oci\|accel_sketch_nios2_gen2_0_cpu_debug_slave_wrapper:the_accel_sketch_nios2_gen2_0_cpu_debug_slave_wrapper\|accel_sketch_nios2_gen2_0_cpu_debug_slave_tck:the_accel_sketch_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"accel_sketch_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_nios2_oci:the_accel_sketch_nios2_gen2_0_cpu_nios2_oci\|accel_sketch_nios2_gen2_0_cpu_debug_slave_wrapper:the_accel_sketch_nios2_gen2_0_cpu_debug_slave_wrapper\|accel_sketch_nios2_gen2_0_cpu_debug_slave_tck:the_accel_sketch_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "synthesis/submodules/accel_sketch_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_accel_sketch_nios2_gen2_0_cpu_debug_slave_tck" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_nios2_gen2_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541614175660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accel_sketch_nios2_gen2_0_cpu_debug_slave_sysclk accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_nios2_oci:the_accel_sketch_nios2_gen2_0_cpu_nios2_oci\|accel_sketch_nios2_gen2_0_cpu_debug_slave_wrapper:the_accel_sketch_nios2_gen2_0_cpu_debug_slave_wrapper\|accel_sketch_nios2_gen2_0_cpu_debug_slave_sysclk:the_accel_sketch_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"accel_sketch_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_nios2_oci:the_accel_sketch_nios2_gen2_0_cpu_nios2_oci\|accel_sketch_nios2_gen2_0_cpu_debug_slave_wrapper:the_accel_sketch_nios2_gen2_0_cpu_debug_slave_wrapper\|accel_sketch_nios2_gen2_0_cpu_debug_slave_sysclk:the_accel_sketch_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "synthesis/submodules/accel_sketch_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_accel_sketch_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_nios2_gen2_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541614175729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_nios2_oci:the_accel_sketch_nios2_gen2_0_cpu_nios2_oci\|accel_sketch_nios2_gen2_0_cpu_debug_slave_wrapper:the_accel_sketch_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:accel_sketch_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_nios2_oci:the_accel_sketch_nios2_gen2_0_cpu_nios2_oci\|accel_sketch_nios2_gen2_0_cpu_debug_slave_wrapper:the_accel_sketch_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:accel_sketch_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "synthesis/submodules/accel_sketch_nios2_gen2_0_cpu_debug_slave_wrapper.v" "accel_sketch_nios2_gen2_0_cpu_debug_slave_phy" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541614175841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_nios2_oci:the_accel_sketch_nios2_gen2_0_cpu_nios2_oci\|accel_sketch_nios2_gen2_0_cpu_debug_slave_wrapper:the_accel_sketch_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:accel_sketch_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_nios2_oci:the_accel_sketch_nios2_gen2_0_cpu_nios2_oci\|accel_sketch_nios2_gen2_0_cpu_debug_slave_wrapper:the_accel_sketch_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:accel_sketch_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541614175861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_nios2_oci:the_accel_sketch_nios2_gen2_0_cpu_nios2_oci\|accel_sketch_nios2_gen2_0_cpu_debug_slave_wrapper:the_accel_sketch_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:accel_sketch_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_nios2_oci:the_accel_sketch_nios2_gen2_0_cpu_nios2_oci\|accel_sketch_nios2_gen2_0_cpu_debug_slave_wrapper:the_accel_sketch_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:accel_sketch_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541614175885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_nios2_oci:the_accel_sketch_nios2_gen2_0_cpu_nios2_oci\|accel_sketch_nios2_gen2_0_cpu_debug_slave_wrapper:the_accel_sketch_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:accel_sketch_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_nios2_oci:the_accel_sketch_nios2_gen2_0_cpu_nios2_oci\|accel_sketch_nios2_gen2_0_cpu_debug_slave_wrapper:the_accel_sketch_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:accel_sketch_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541614175906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accel_sketch_onchip_memory2_0 accel_sketch:IP\|accel_sketch_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"accel_sketch_onchip_memory2_0\" for hierarchy \"accel_sketch:IP\|accel_sketch_onchip_memory2_0:onchip_memory2_0\"" {  } { { "synthesis/accel_sketch.vhd" "onchip_memory2_0" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/accel_sketch.vhd" 924 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541614175941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram accel_sketch:IP\|accel_sketch_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"accel_sketch:IP\|accel_sketch_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "synthesis/submodules/accel_sketch_onchip_memory2_0.v" "the_altsyncram" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_onchip_memory2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541614175964 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "accel_sketch:IP\|accel_sketch_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"accel_sketch:IP\|accel_sketch_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "synthesis/submodules/accel_sketch_onchip_memory2_0.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_onchip_memory2_0.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541614175977 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "accel_sketch:IP\|accel_sketch_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"accel_sketch:IP\|accel_sketch_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541614175978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file accel_sketch_onchip_memory2_0.hex " "Parameter \"init_file\" = \"accel_sketch_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541614175978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541614175978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 25000 " "Parameter \"maximum_depth\" = \"25000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541614175978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 25000 " "Parameter \"numwords_a\" = \"25000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541614175978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541614175978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541614175978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541614175978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541614175978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541614175978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541614175978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541614175978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541614175978 ""}  } { { "synthesis/submodules/accel_sketch_onchip_memory2_0.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_onchip_memory2_0.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1541614175978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_q1h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_q1h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_q1h1 " "Found entity 1: altsyncram_q1h1" {  } { { "db/altsyncram_q1h1.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/altsyncram_q1h1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541614176071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541614176071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_q1h1 accel_sketch:IP\|accel_sketch_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_q1h1:auto_generated " "Elaborating entity \"altsyncram_q1h1\" for hierarchy \"accel_sketch:IP\|accel_sketch_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_q1h1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541614176077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_c7a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_c7a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_c7a " "Found entity 1: decode_c7a" {  } { { "db/decode_c7a.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/decode_c7a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541614177063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541614177063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_c7a accel_sketch:IP\|accel_sketch_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_q1h1:auto_generated\|decode_c7a:decode3 " "Elaborating entity \"decode_c7a\" for hierarchy \"accel_sketch:IP\|accel_sketch_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_q1h1:auto_generated\|decode_c7a:decode3\"" {  } { { "db/altsyncram_q1h1.tdf" "decode3" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/altsyncram_q1h1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541614177071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_93b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_93b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_93b " "Found entity 1: mux_93b" {  } { { "db/mux_93b.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/mux_93b.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541614177134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541614177134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_93b accel_sketch:IP\|accel_sketch_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_q1h1:auto_generated\|mux_93b:mux2 " "Elaborating entity \"mux_93b\" for hierarchy \"accel_sketch:IP\|accel_sketch_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_q1h1:auto_generated\|mux_93b:mux2\"" {  } { { "db/altsyncram_q1h1.tdf" "mux2" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/altsyncram_q1h1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541614177143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accel_sketch_sysid_qsys_0 accel_sketch:IP\|accel_sketch_sysid_qsys_0:sysid_qsys_0 " "Elaborating entity \"accel_sketch_sysid_qsys_0\" for hierarchy \"accel_sketch:IP\|accel_sketch_sysid_qsys_0:sysid_qsys_0\"" {  } { { "synthesis/accel_sketch.vhd" "sysid_qsys_0" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/accel_sketch.vhd" 939 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541614177719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accel_sketch_timer_0 accel_sketch:IP\|accel_sketch_timer_0:timer_0 " "Elaborating entity \"accel_sketch_timer_0\" for hierarchy \"accel_sketch:IP\|accel_sketch_timer_0:timer_0\"" {  } { { "synthesis/accel_sketch.vhd" "timer_0" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/accel_sketch.vhd" 947 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541614177745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accel_sketch_video_dual_clock_buffer_0 accel_sketch:IP\|accel_sketch_video_dual_clock_buffer_0:video_dual_clock_buffer_0 " "Elaborating entity \"accel_sketch_video_dual_clock_buffer_0\" for hierarchy \"accel_sketch:IP\|accel_sketch_video_dual_clock_buffer_0:video_dual_clock_buffer_0\"" {  } { { "synthesis/accel_sketch.vhd" "video_dual_clock_buffer_0" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/accel_sketch.vhd" 959 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541614177766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo accel_sketch:IP\|accel_sketch_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO " "Elaborating entity \"dcfifo\" for hierarchy \"accel_sketch:IP\|accel_sketch_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\"" {  } { { "synthesis/submodules/accel_sketch_video_dual_clock_buffer_0.v" "Data_FIFO" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_video_dual_clock_buffer_0.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541614178138 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "accel_sketch:IP\|accel_sketch_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO " "Elaborated megafunction instantiation \"accel_sketch:IP\|accel_sketch_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\"" {  } { { "synthesis/submodules/accel_sketch_video_dual_clock_buffer_0.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_video_dual_clock_buffer_0.v" 155 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541614178153 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "accel_sketch:IP\|accel_sketch_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO " "Instantiated megafunction \"accel_sketch:IP\|accel_sketch_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541614178153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=7 " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541614178153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541614178153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541614178153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541614178153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541614178153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541614178153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541614178153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 5 " "Parameter \"rdsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541614178153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541614178153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541614178153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 5 " "Parameter \"wrsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541614178153 ""}  } { { "synthesis/submodules/accel_sketch_video_dual_clock_buffer_0.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_video_dual_clock_buffer_0.v" 155 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1541614178153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_d7j1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_d7j1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_d7j1 " "Found entity 1: dcfifo_d7j1" {  } { { "db/dcfifo_d7j1.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/dcfifo_d7j1.tdf" 42 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541614178240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541614178240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_d7j1 accel_sketch:IP\|accel_sketch_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated " "Elaborating entity \"dcfifo_d7j1\" for hierarchy \"accel_sketch:IP\|accel_sketch_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541614178246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_jra.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_jra.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_jra " "Found entity 1: a_gray2bin_jra" {  } { { "db/a_gray2bin_jra.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/a_gray2bin_jra.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541614178288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541614178288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_jra accel_sketch:IP\|accel_sketch_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|a_gray2bin_jra:wrptr_g_gray2bin " "Elaborating entity \"a_gray2bin_jra\" for hierarchy \"accel_sketch:IP\|accel_sketch_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|a_gray2bin_jra:wrptr_g_gray2bin\"" {  } { { "db/dcfifo_d7j1.tdf" "wrptr_g_gray2bin" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/dcfifo_d7j1.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541614178296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_g26.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_g26.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_g26 " "Found entity 1: a_graycounter_g26" {  } { { "db/a_graycounter_g26.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/a_graycounter_g26.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541614178372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541614178372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_g26 accel_sketch:IP\|accel_sketch_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|a_graycounter_g26:rdptr_g1p " "Elaborating entity \"a_graycounter_g26\" for hierarchy \"accel_sketch:IP\|accel_sketch_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|a_graycounter_g26:rdptr_g1p\"" {  } { { "db/dcfifo_d7j1.tdf" "rdptr_g1p" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/dcfifo_d7j1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541614178381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_cgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_cgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_cgb " "Found entity 1: a_graycounter_cgb" {  } { { "db/a_graycounter_cgb.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/a_graycounter_cgb.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541614178444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541614178444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_cgb accel_sketch:IP\|accel_sketch_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|a_graycounter_cgb:wrptr_g1p " "Elaborating entity \"a_graycounter_cgb\" for hierarchy \"accel_sketch:IP\|accel_sketch_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|a_graycounter_cgb:wrptr_g1p\"" {  } { { "db/dcfifo_d7j1.tdf" "wrptr_g1p" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/dcfifo_d7j1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541614178453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9f11.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9f11.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9f11 " "Found entity 1: altsyncram_9f11" {  } { { "db/altsyncram_9f11.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/altsyncram_9f11.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541614178524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541614178524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9f11 accel_sketch:IP\|accel_sketch_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|altsyncram_9f11:fifo_ram " "Elaborating entity \"altsyncram_9f11\" for hierarchy \"accel_sketch:IP\|accel_sketch_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|altsyncram_9f11:fifo_ram\"" {  } { { "db/dcfifo_d7j1.tdf" "fifo_ram" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/dcfifo_d7j1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541614178532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_g9l.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_g9l.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_g9l " "Found entity 1: alt_synch_pipe_g9l" {  } { { "db/alt_synch_pipe_g9l.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/alt_synch_pipe_g9l.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541614178580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541614178580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_g9l accel_sketch:IP\|accel_sketch_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|alt_synch_pipe_g9l:rs_dgwp " "Elaborating entity \"alt_synch_pipe_g9l\" for hierarchy \"accel_sketch:IP\|accel_sketch_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|alt_synch_pipe_g9l:rs_dgwp\"" {  } { { "db/dcfifo_d7j1.tdf" "rs_dgwp" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/dcfifo_d7j1.tdf" 77 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541614178588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_1v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_1v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_1v8 " "Found entity 1: dffpipe_1v8" {  } { { "db/dffpipe_1v8.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/dffpipe_1v8.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541614178624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541614178624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_1v8 accel_sketch:IP\|accel_sketch_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|alt_synch_pipe_g9l:rs_dgwp\|dffpipe_1v8:dffpipe12 " "Elaborating entity \"dffpipe_1v8\" for hierarchy \"accel_sketch:IP\|accel_sketch_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|alt_synch_pipe_g9l:rs_dgwp\|dffpipe_1v8:dffpipe12\"" {  } { { "db/alt_synch_pipe_g9l.tdf" "dffpipe12" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/alt_synch_pipe_g9l.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541614178636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_0v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_0v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_0v8 " "Found entity 1: dffpipe_0v8" {  } { { "db/dffpipe_0v8.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/dffpipe_0v8.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541614178675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541614178675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_0v8 accel_sketch:IP\|accel_sketch_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|dffpipe_0v8:ws_brp " "Elaborating entity \"dffpipe_0v8\" for hierarchy \"accel_sketch:IP\|accel_sketch_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|dffpipe_0v8:ws_brp\"" {  } { { "db/dcfifo_d7j1.tdf" "ws_brp" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/dcfifo_d7j1.tdf" 78 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541614178684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_h9l.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_h9l.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_h9l " "Found entity 1: alt_synch_pipe_h9l" {  } { { "db/alt_synch_pipe_h9l.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/alt_synch_pipe_h9l.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541614178734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541614178734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_h9l accel_sketch:IP\|accel_sketch_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|alt_synch_pipe_h9l:ws_dgrp " "Elaborating entity \"alt_synch_pipe_h9l\" for hierarchy \"accel_sketch:IP\|accel_sketch_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|alt_synch_pipe_h9l:ws_dgrp\"" {  } { { "db/dcfifo_d7j1.tdf" "ws_dgrp" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/dcfifo_d7j1.tdf" 80 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541614178743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_2v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_2v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_2v8 " "Found entity 1: dffpipe_2v8" {  } { { "db/dffpipe_2v8.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/dffpipe_2v8.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541614178779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541614178779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_2v8 accel_sketch:IP\|accel_sketch_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|alt_synch_pipe_h9l:ws_dgrp\|dffpipe_2v8:dffpipe16 " "Elaborating entity \"dffpipe_2v8\" for hierarchy \"accel_sketch:IP\|accel_sketch_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|alt_synch_pipe_h9l:ws_dgrp\|dffpipe_2v8:dffpipe16\"" {  } { { "db/alt_synch_pipe_h9l.tdf" "dffpipe16" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/alt_synch_pipe_h9l.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541614178792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_0h5.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_0h5.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_0h5 " "Found entity 1: cmpr_0h5" {  } { { "db/cmpr_0h5.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/cmpr_0h5.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541614178858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541614178858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_0h5 accel_sketch:IP\|accel_sketch_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|cmpr_0h5:rdempty_eq_comp1_lsb " "Elaborating entity \"cmpr_0h5\" for hierarchy \"accel_sketch:IP\|accel_sketch_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|cmpr_0h5:rdempty_eq_comp1_lsb\"" {  } { { "db/dcfifo_d7j1.tdf" "rdempty_eq_comp1_lsb" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/dcfifo_d7j1.tdf" 84 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541614178867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_9d7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_9d7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_9d7 " "Found entity 1: mux_9d7" {  } { { "db/mux_9d7.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/mux_9d7.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541614179017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541614179017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_9d7 accel_sketch:IP\|accel_sketch_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|mux_9d7:rdemp_eq_comp_lsb_mux " "Elaborating entity \"mux_9d7\" for hierarchy \"accel_sketch:IP\|accel_sketch_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|mux_9d7:rdemp_eq_comp_lsb_mux\"" {  } { { "db/dcfifo_d7j1.tdf" "rdemp_eq_comp_lsb_mux" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/dcfifo_d7j1.tdf" 92 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541614179026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accel_sketch_video_pixel_buffer_dma_0 accel_sketch:IP\|accel_sketch_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0 " "Elaborating entity \"accel_sketch_video_pixel_buffer_dma_0\" for hierarchy \"accel_sketch:IP\|accel_sketch_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\"" {  } { { "synthesis/accel_sketch.vhd" "video_pixel_buffer_dma_0" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/accel_sketch.vhd" 977 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541614179107 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 accel_sketch_video_pixel_buffer_dma_0.v(237) " "Verilog HDL assignment warning at accel_sketch_video_pixel_buffer_dma_0.v(237): truncated value with size 32 to match size of target (16)" {  } { { "synthesis/submodules/accel_sketch_video_pixel_buffer_dma_0.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_video_pixel_buffer_dma_0.v" 237 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1541614179108 "|accel_sketch_de10|accel_sketch:IP|accel_sketch_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 accel_sketch_video_pixel_buffer_dma_0.v(238) " "Verilog HDL assignment warning at accel_sketch_video_pixel_buffer_dma_0.v(238): truncated value with size 32 to match size of target (16)" {  } { { "synthesis/submodules/accel_sketch_video_pixel_buffer_dma_0.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_video_pixel_buffer_dma_0.v" 238 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1541614179108 "|accel_sketch_de10|accel_sketch:IP|accel_sketch_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 accel_sketch_video_pixel_buffer_dma_0.v(243) " "Verilog HDL assignment warning at accel_sketch_video_pixel_buffer_dma_0.v(243): truncated value with size 32 to match size of target (8)" {  } { { "synthesis/submodules/accel_sketch_video_pixel_buffer_dma_0.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_video_pixel_buffer_dma_0.v" 243 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1541614179108 "|accel_sketch_de10|accel_sketch:IP|accel_sketch_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 accel_sketch_video_pixel_buffer_dma_0.v(244) " "Verilog HDL assignment warning at accel_sketch_video_pixel_buffer_dma_0.v(244): truncated value with size 32 to match size of target (8)" {  } { { "synthesis/submodules/accel_sketch_video_pixel_buffer_dma_0.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_video_pixel_buffer_dma_0.v" 244 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1541614179109 "|accel_sketch_de10|accel_sketch:IP|accel_sketch_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 accel_sketch_video_pixel_buffer_dma_0.v(324) " "Verilog HDL assignment warning at accel_sketch_video_pixel_buffer_dma_0.v(324): truncated value with size 32 to match size of target (9)" {  } { { "synthesis/submodules/accel_sketch_video_pixel_buffer_dma_0.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_video_pixel_buffer_dma_0.v" 324 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1541614179110 "|accel_sketch_de10|accel_sketch:IP|accel_sketch_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 accel_sketch_video_pixel_buffer_dma_0.v(338) " "Verilog HDL assignment warning at accel_sketch_video_pixel_buffer_dma_0.v(338): truncated value with size 32 to match size of target (8)" {  } { { "synthesis/submodules/accel_sketch_video_pixel_buffer_dma_0.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_video_pixel_buffer_dma_0.v" 338 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1541614179110 "|accel_sketch_de10|accel_sketch:IP|accel_sketch_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo accel_sketch:IP\|accel_sketch_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer " "Elaborating entity \"scfifo\" for hierarchy \"accel_sketch:IP\|accel_sketch_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer\"" {  } { { "synthesis/submodules/accel_sketch_video_pixel_buffer_dma_0.v" "Image_Buffer" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_video_pixel_buffer_dma_0.v" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541614179290 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "accel_sketch:IP\|accel_sketch_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer " "Elaborated megafunction instantiation \"accel_sketch:IP\|accel_sketch_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer\"" {  } { { "synthesis/submodules/accel_sketch_video_pixel_buffer_dma_0.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_video_pixel_buffer_dma_0.v" 396 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541614179301 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "accel_sketch:IP\|accel_sketch_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer " "Instantiated megafunction \"accel_sketch:IP\|accel_sketch_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541614179302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_empty_value 32 " "Parameter \"almost_empty_value\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541614179302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_full_value 96 " "Parameter \"almost_full_value\" = \"96\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541614179302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541614179302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541614179302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541614179302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541614179302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 18 " "Parameter \"lpm_width\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541614179302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541614179302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541614179302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541614179302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541614179302 ""}  } { { "synthesis/submodules/accel_sketch_video_pixel_buffer_dma_0.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_video_pixel_buffer_dma_0.v" 396 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1541614179302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_ff91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_ff91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_ff91 " "Found entity 1: scfifo_ff91" {  } { { "db/scfifo_ff91.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/scfifo_ff91.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541614179371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541614179371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_ff91 accel_sketch:IP\|accel_sketch_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer\|scfifo_ff91:auto_generated " "Elaborating entity \"scfifo_ff91\" for hierarchy \"accel_sketch:IP\|accel_sketch_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer\|scfifo_ff91:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541614179378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_4731.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_4731.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_4731 " "Found entity 1: a_dpfifo_4731" {  } { { "db/a_dpfifo_4731.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/a_dpfifo_4731.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541614179417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541614179417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_4731 accel_sketch:IP\|accel_sketch_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer\|scfifo_ff91:auto_generated\|a_dpfifo_4731:dpfifo " "Elaborating entity \"a_dpfifo_4731\" for hierarchy \"accel_sketch:IP\|accel_sketch_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer\|scfifo_ff91:auto_generated\|a_dpfifo_4731:dpfifo\"" {  } { { "db/scfifo_ff91.tdf" "dpfifo" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/scfifo_ff91.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541614179426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_58b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_58b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_58b1 " "Found entity 1: altsyncram_58b1" {  } { { "db/altsyncram_58b1.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/altsyncram_58b1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541614179498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541614179498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_58b1 accel_sketch:IP\|accel_sketch_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer\|scfifo_ff91:auto_generated\|a_dpfifo_4731:dpfifo\|altsyncram_58b1:FIFOram " "Elaborating entity \"altsyncram_58b1\" for hierarchy \"accel_sketch:IP\|accel_sketch_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer\|scfifo_ff91:auto_generated\|a_dpfifo_4731:dpfifo\|altsyncram_58b1:FIFOram\"" {  } { { "db/a_dpfifo_4731.tdf" "FIFOram" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/a_dpfifo_4731.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541614179510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_a78.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_a78.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_a78 " "Found entity 1: cmpr_a78" {  } { { "db/cmpr_a78.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/cmpr_a78.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541614179582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541614179582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_a78 accel_sketch:IP\|accel_sketch_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer\|scfifo_ff91:auto_generated\|a_dpfifo_4731:dpfifo\|cmpr_a78:almost_full_comparer " "Elaborating entity \"cmpr_a78\" for hierarchy \"accel_sketch:IP\|accel_sketch_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer\|scfifo_ff91:auto_generated\|a_dpfifo_4731:dpfifo\|cmpr_a78:almost_full_comparer\"" {  } { { "db/a_dpfifo_4731.tdf" "almost_full_comparer" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/a_dpfifo_4731.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541614179595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_a78 accel_sketch:IP\|accel_sketch_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer\|scfifo_ff91:auto_generated\|a_dpfifo_4731:dpfifo\|cmpr_a78:three_comparison " "Elaborating entity \"cmpr_a78\" for hierarchy \"accel_sketch:IP\|accel_sketch_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer\|scfifo_ff91:auto_generated\|a_dpfifo_4731:dpfifo\|cmpr_a78:three_comparison\"" {  } { { "db/a_dpfifo_4731.tdf" "three_comparison" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/a_dpfifo_4731.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541614179616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_lka.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_lka.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_lka " "Found entity 1: cntr_lka" {  } { { "db/cntr_lka.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/cntr_lka.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541614179686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541614179686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_lka accel_sketch:IP\|accel_sketch_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer\|scfifo_ff91:auto_generated\|a_dpfifo_4731:dpfifo\|cntr_lka:rd_ptr_msb " "Elaborating entity \"cntr_lka\" for hierarchy \"accel_sketch:IP\|accel_sketch_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer\|scfifo_ff91:auto_generated\|a_dpfifo_4731:dpfifo\|cntr_lka:rd_ptr_msb\"" {  } { { "db/a_dpfifo_4731.tdf" "rd_ptr_msb" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/a_dpfifo_4731.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541614179699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_2l6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_2l6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_2l6 " "Found entity 1: cntr_2l6" {  } { { "db/cntr_2l6.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/cntr_2l6.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541614179767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541614179767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_2l6 accel_sketch:IP\|accel_sketch_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer\|scfifo_ff91:auto_generated\|a_dpfifo_4731:dpfifo\|cntr_2l6:usedw_counter " "Elaborating entity \"cntr_2l6\" for hierarchy \"accel_sketch:IP\|accel_sketch_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer\|scfifo_ff91:auto_generated\|a_dpfifo_4731:dpfifo\|cntr_2l6:usedw_counter\"" {  } { { "db/a_dpfifo_4731.tdf" "usedw_counter" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/a_dpfifo_4731.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541614179779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_mka.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_mka.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_mka " "Found entity 1: cntr_mka" {  } { { "db/cntr_mka.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/cntr_mka.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541614179846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541614179846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_mka accel_sketch:IP\|accel_sketch_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer\|scfifo_ff91:auto_generated\|a_dpfifo_4731:dpfifo\|cntr_mka:wr_ptr " "Elaborating entity \"cntr_mka\" for hierarchy \"accel_sketch:IP\|accel_sketch_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer\|scfifo_ff91:auto_generated\|a_dpfifo_4731:dpfifo\|cntr_mka:wr_ptr\"" {  } { { "db/a_dpfifo_4731.tdf" "wr_ptr" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/a_dpfifo_4731.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541614179858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accel_sketch_video_rgb_resampler_0 accel_sketch:IP\|accel_sketch_video_rgb_resampler_0:video_rgb_resampler_0 " "Elaborating entity \"accel_sketch_video_rgb_resampler_0\" for hierarchy \"accel_sketch:IP\|accel_sketch_video_rgb_resampler_0:video_rgb_resampler_0\"" {  } { { "synthesis/accel_sketch.vhd" "video_rgb_resampler_0" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/accel_sketch.vhd" 1000 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541614179890 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "a accel_sketch_video_rgb_resampler_0.v(118) " "Verilog HDL or VHDL warning at accel_sketch_video_rgb_resampler_0.v(118): object \"a\" assigned a value but never read" {  } { { "synthesis/submodules/accel_sketch_video_rgb_resampler_0.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_video_rgb_resampler_0.v" 118 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1541614179891 "|accel_sketch_de10|accel_sketch:IP|accel_sketch_video_rgb_resampler_0:video_rgb_resampler_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accel_sketch_video_scaler_0 accel_sketch:IP\|accel_sketch_video_scaler_0:video_scaler_0 " "Elaborating entity \"accel_sketch_video_scaler_0\" for hierarchy \"accel_sketch:IP\|accel_sketch_video_scaler_0:video_scaler_0\"" {  } { { "synthesis/accel_sketch.vhd" "video_scaler_0" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/accel_sketch.vhd" 1018 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541614179911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_scaler_multiply_height accel_sketch:IP\|accel_sketch_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height " "Elaborating entity \"altera_up_video_scaler_multiply_height\" for hierarchy \"accel_sketch:IP\|accel_sketch_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\"" {  } { { "synthesis/submodules/accel_sketch_video_scaler_0.v" "Multiply_Height" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_video_scaler_0.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541614179927 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 altera_up_video_scaler_multiply_height.v(208) " "Verilog HDL assignment warning at altera_up_video_scaler_multiply_height.v(208): truncated value with size 32 to match size of target (9)" {  } { { "synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 208 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1541614179929 "|accel_sketch_de10|accel_sketch:IP|accel_sketch_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 altera_up_video_scaler_multiply_height.v(224) " "Verilog HDL assignment warning at altera_up_video_scaler_multiply_height.v(224): truncated value with size 32 to match size of target (9)" {  } { { "synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 224 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1541614179929 "|accel_sketch_de10|accel_sketch:IP|accel_sketch_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 altera_up_video_scaler_multiply_height.v(235) " "Verilog HDL assignment warning at altera_up_video_scaler_multiply_height.v(235): truncated value with size 32 to match size of target (1)" {  } { { "synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 235 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1541614179929 "|accel_sketch_de10|accel_sketch:IP|accel_sketch_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo accel_sketch:IP\|accel_sketch_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO " "Elaborating entity \"scfifo\" for hierarchy \"accel_sketch:IP\|accel_sketch_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\"" {  } { { "synthesis/submodules/altera_up_video_scaler_multiply_height.v" "Multiply_Height_FIFO" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 297 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541614180105 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "accel_sketch:IP\|accel_sketch_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO " "Elaborated megafunction instantiation \"accel_sketch:IP\|accel_sketch_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\"" {  } { { "synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 297 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541614180121 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "accel_sketch:IP\|accel_sketch_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO " "Instantiated megafunction \"accel_sketch:IP\|accel_sketch_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541614180121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541614180121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 321 " "Parameter \"lpm_numwords\" = \"321\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541614180121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541614180121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541614180121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541614180121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 9 " "Parameter \"lpm_widthu\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541614180121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541614180121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541614180121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541614180121 ""}  } { { "synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 297 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1541614180121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_2t21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_2t21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_2t21 " "Found entity 1: scfifo_2t21" {  } { { "db/scfifo_2t21.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/scfifo_2t21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541614180188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541614180188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_2t21 accel_sketch:IP\|accel_sketch_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_2t21:auto_generated " "Elaborating entity \"scfifo_2t21\" for hierarchy \"accel_sketch:IP\|accel_sketch_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_2t21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541614180196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_lk21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_lk21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_lk21 " "Found entity 1: a_dpfifo_lk21" {  } { { "db/a_dpfifo_lk21.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/a_dpfifo_lk21.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541614180236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541614180236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_lk21 accel_sketch:IP\|accel_sketch_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_2t21:auto_generated\|a_dpfifo_lk21:dpfifo " "Elaborating entity \"a_dpfifo_lk21\" for hierarchy \"accel_sketch:IP\|accel_sketch_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_2t21:auto_generated\|a_dpfifo_lk21:dpfifo\"" {  } { { "db/scfifo_2t21.tdf" "dpfifo" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/scfifo_2t21.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541614180244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r7b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r7b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r7b1 " "Found entity 1: altsyncram_r7b1" {  } { { "db/altsyncram_r7b1.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/altsyncram_r7b1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541614180344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541614180344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r7b1 accel_sketch:IP\|accel_sketch_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_2t21:auto_generated\|a_dpfifo_lk21:dpfifo\|altsyncram_r7b1:FIFOram " "Elaborating entity \"altsyncram_r7b1\" for hierarchy \"accel_sketch:IP\|accel_sketch_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_2t21:auto_generated\|a_dpfifo_lk21:dpfifo\|altsyncram_r7b1:FIFOram\"" {  } { { "db/a_dpfifo_lk21.tdf" "FIFOram" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/a_dpfifo_lk21.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541614180358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_c78.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_c78.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_c78 " "Found entity 1: cmpr_c78" {  } { { "db/cmpr_c78.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/cmpr_c78.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541614180436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541614180436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_c78 accel_sketch:IP\|accel_sketch_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_2t21:auto_generated\|a_dpfifo_lk21:dpfifo\|cmpr_c78:almost_full_comparer " "Elaborating entity \"cmpr_c78\" for hierarchy \"accel_sketch:IP\|accel_sketch_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_2t21:auto_generated\|a_dpfifo_lk21:dpfifo\|cmpr_c78:almost_full_comparer\"" {  } { { "db/a_dpfifo_lk21.tdf" "almost_full_comparer" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/a_dpfifo_lk21.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541614180449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_c78 accel_sketch:IP\|accel_sketch_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_2t21:auto_generated\|a_dpfifo_lk21:dpfifo\|cmpr_c78:three_comparison " "Elaborating entity \"cmpr_c78\" for hierarchy \"accel_sketch:IP\|accel_sketch_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_2t21:auto_generated\|a_dpfifo_lk21:dpfifo\|cmpr_c78:three_comparison\"" {  } { { "db/a_dpfifo_lk21.tdf" "three_comparison" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/a_dpfifo_lk21.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541614180470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_nka.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_nka.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_nka " "Found entity 1: cntr_nka" {  } { { "db/cntr_nka.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/cntr_nka.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541614180538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541614180538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_nka accel_sketch:IP\|accel_sketch_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_2t21:auto_generated\|a_dpfifo_lk21:dpfifo\|cntr_nka:rd_ptr_msb " "Elaborating entity \"cntr_nka\" for hierarchy \"accel_sketch:IP\|accel_sketch_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_2t21:auto_generated\|a_dpfifo_lk21:dpfifo\|cntr_nka:rd_ptr_msb\"" {  } { { "db/a_dpfifo_lk21.tdf" "rd_ptr_msb" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/a_dpfifo_lk21.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541614180552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_4l6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_4l6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_4l6 " "Found entity 1: cntr_4l6" {  } { { "db/cntr_4l6.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/cntr_4l6.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541614180621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541614180621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_4l6 accel_sketch:IP\|accel_sketch_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_2t21:auto_generated\|a_dpfifo_lk21:dpfifo\|cntr_4l6:usedw_counter " "Elaborating entity \"cntr_4l6\" for hierarchy \"accel_sketch:IP\|accel_sketch_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_2t21:auto_generated\|a_dpfifo_lk21:dpfifo\|cntr_4l6:usedw_counter\"" {  } { { "db/a_dpfifo_lk21.tdf" "usedw_counter" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/a_dpfifo_lk21.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541614180634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_oka.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_oka.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_oka " "Found entity 1: cntr_oka" {  } { { "db/cntr_oka.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/cntr_oka.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541614180705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541614180705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_oka accel_sketch:IP\|accel_sketch_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_2t21:auto_generated\|a_dpfifo_lk21:dpfifo\|cntr_oka:wr_ptr " "Elaborating entity \"cntr_oka\" for hierarchy \"accel_sketch:IP\|accel_sketch_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_2t21:auto_generated\|a_dpfifo_lk21:dpfifo\|cntr_oka:wr_ptr\"" {  } { { "db/a_dpfifo_lk21.tdf" "wr_ptr" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/a_dpfifo_lk21.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541614180717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_scaler_multiply_width accel_sketch:IP\|accel_sketch_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_width:Multiply_Width " "Elaborating entity \"altera_up_video_scaler_multiply_width\" for hierarchy \"accel_sketch:IP\|accel_sketch_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_width:Multiply_Width\"" {  } { { "synthesis/submodules/accel_sketch_video_scaler_0.v" "Multiply_Width" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_video_scaler_0.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541614180746 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 altera_up_video_scaler_multiply_width.v(132) " "Verilog HDL assignment warning at altera_up_video_scaler_multiply_width.v(132): truncated value with size 2 to match size of target (1)" {  } { { "synthesis/submodules/altera_up_video_scaler_multiply_width.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/altera_up_video_scaler_multiply_width.v" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1541614180747 "|accel_sketch_de10|accel_sketch:IP|accel_sketch_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 altera_up_video_scaler_multiply_width.v(175) " "Verilog HDL assignment warning at altera_up_video_scaler_multiply_width.v(175): truncated value with size 32 to match size of target (1)" {  } { { "synthesis/submodules/altera_up_video_scaler_multiply_width.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/altera_up_video_scaler_multiply_width.v" 175 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1541614180747 "|accel_sketch_de10|accel_sketch:IP|accel_sketch_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accel_sketch_video_vga_controller_0 accel_sketch:IP\|accel_sketch_video_vga_controller_0:video_vga_controller_0 " "Elaborating entity \"accel_sketch_video_vga_controller_0\" for hierarchy \"accel_sketch:IP\|accel_sketch_video_vga_controller_0:video_vga_controller_0\"" {  } { { "synthesis/accel_sketch.vhd" "video_vga_controller_0" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/accel_sketch.vhd" 1035 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541614180766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_avalon_video_vga_timing accel_sketch:IP\|accel_sketch_video_vga_controller_0:video_vga_controller_0\|altera_up_avalon_video_vga_timing:VGA_Timing " "Elaborating entity \"altera_up_avalon_video_vga_timing\" for hierarchy \"accel_sketch:IP\|accel_sketch_video_vga_controller_0:video_vga_controller_0\|altera_up_avalon_video_vga_timing:VGA_Timing\"" {  } { { "synthesis/submodules/accel_sketch_video_vga_controller_0.v" "VGA_Timing" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_video_vga_controller_0.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541614180782 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 altera_up_avalon_video_vga_timing.v(199) " "Verilog HDL assignment warning at altera_up_avalon_video_vga_timing.v(199): truncated value with size 32 to match size of target (10)" {  } { { "synthesis/submodules/altera_up_avalon_video_vga_timing.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/altera_up_avalon_video_vga_timing.v" 199 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1541614180783 "|accel_sketch_de10|accel_sketch:IP|accel_sketch_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 altera_up_avalon_video_vga_timing.v(200) " "Verilog HDL assignment warning at altera_up_avalon_video_vga_timing.v(200): truncated value with size 32 to match size of target (10)" {  } { { "synthesis/submodules/altera_up_avalon_video_vga_timing.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/altera_up_avalon_video_vga_timing.v" 200 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1541614180784 "|accel_sketch_de10|accel_sketch:IP|accel_sketch_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accel_sketch_mm_interconnect_0 accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"accel_sketch_mm_interconnect_0\" for hierarchy \"accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\"" {  } { { "synthesis/accel_sketch.vhd" "mm_interconnect_0" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/accel_sketch.vhd" 1054 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541614180802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:video_pixel_buffer_dma_0_avalon_pixel_dma_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:video_pixel_buffer_dma_0_avalon_pixel_dma_master_translator\"" {  } { { "synthesis/submodules/accel_sketch_mm_interconnect_0.v" "video_pixel_buffer_dma_0_avalon_pixel_dma_master_translator" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_mm_interconnect_0.v" 1131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541614181298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "synthesis/submodules/accel_sketch_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_mm_interconnect_0.v" 1191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541614181317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "synthesis/submodules/accel_sketch_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_mm_interconnect_0.v" 1251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541614181337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:new_sdram_controller_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:new_sdram_controller_0_s1_translator\"" {  } { { "synthesis/submodules/accel_sketch_mm_interconnect_0.v" "new_sdram_controller_0_s1_translator" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_mm_interconnect_0.v" 1315 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541614181357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "synthesis/submodules/accel_sketch_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_mm_interconnect_0.v" 1379 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541614181380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "synthesis/submodules/accel_sketch_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_mm_interconnect_0.v" 1443 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541614181401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_translator\"" {  } { { "synthesis/submodules/accel_sketch_mm_interconnect_0.v" "accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_translator" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_mm_interconnect_0.v" 1507 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541614181423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:video_pixel_buffer_dma_0_avalon_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:video_pixel_buffer_dma_0_avalon_control_slave_translator\"" {  } { { "synthesis/submodules/accel_sketch_mm_interconnect_0.v" "video_pixel_buffer_dma_0_avalon_control_slave_translator" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_mm_interconnect_0.v" 1571 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541614181442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "synthesis/submodules/accel_sketch_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_mm_interconnect_0.v" 1635 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541614181463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:video_rgb_resampler_0_avalon_rgb_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:video_rgb_resampler_0_avalon_rgb_slave_translator\"" {  } { { "synthesis/submodules/accel_sketch_mm_interconnect_0.v" "video_rgb_resampler_0_avalon_rgb_slave_translator" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_mm_interconnect_0.v" 1699 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541614181484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator\"" {  } { { "synthesis/submodules/accel_sketch_mm_interconnect_0.v" "sysid_qsys_0_control_slave_translator" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_mm_interconnect_0.v" 1763 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541614181504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:altpll_0_pll_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:altpll_0_pll_slave_translator\"" {  } { { "synthesis/submodules/accel_sketch_mm_interconnect_0.v" "altpll_0_pll_slave_translator" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_mm_interconnect_0.v" 1827 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541614181528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_push_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_push_s1_translator\"" {  } { { "synthesis/submodules/accel_sketch_mm_interconnect_0.v" "pio_push_s1_translator" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_mm_interconnect_0.v" 1891 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541614181549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator\"" {  } { { "synthesis/submodules/accel_sketch_mm_interconnect_0.v" "timer_0_s1_translator" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_mm_interconnect_0.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541614181586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:video_pixel_buffer_dma_0_avalon_pixel_dma_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:video_pixel_buffer_dma_0_avalon_pixel_dma_master_agent\"" {  } { { "synthesis/submodules/accel_sketch_mm_interconnect_0.v" "video_pixel_buffer_dma_0_avalon_pixel_dma_master_agent" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_mm_interconnect_0.v" 2164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541614181608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "synthesis/submodules/accel_sketch_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_mm_interconnect_0.v" 2245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541614181628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "synthesis/submodules/accel_sketch_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_mm_interconnect_0.v" 2326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541614181647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent\"" {  } { { "synthesis/submodules/accel_sketch_mm_interconnect_0.v" "new_sdram_controller_0_s1_agent" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_mm_interconnect_0.v" 2410 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541614181667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541614181689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo\"" {  } { { "synthesis/submodules/accel_sketch_mm_interconnect_0.v" "new_sdram_controller_0_s1_agent_rsp_fifo" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_mm_interconnect_0.v" 2451 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541614181712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo\"" {  } { { "synthesis/submodules/accel_sketch_mm_interconnect_0.v" "new_sdram_controller_0_s1_agent_rdata_fifo" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_mm_interconnect_0.v" 2492 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541614181803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent\"" {  } { { "synthesis/submodules/accel_sketch_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_agent" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_mm_interconnect_0.v" 2576 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541614181827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541614181852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo\"" {  } { { "synthesis/submodules/accel_sketch_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_agent_rsp_fifo" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_mm_interconnect_0.v" 2617 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541614181875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent\"" {  } { { "synthesis/submodules/accel_sketch_mm_interconnect_0.v" "accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_mm_interconnect_0.v" 2826 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541614181931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541614181955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo\"" {  } { { "synthesis/submodules/accel_sketch_mm_interconnect_0.v" "accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_mm_interconnect_0.v" 2867 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541614181978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo\"" {  } { { "synthesis/submodules/accel_sketch_mm_interconnect_0.v" "altpll_0_pll_slave_agent_rdata_fifo" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_mm_interconnect_0.v" 3533 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541614182114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accel_sketch_mm_interconnect_0_router accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|accel_sketch_mm_interconnect_0_router:router " "Elaborating entity \"accel_sketch_mm_interconnect_0_router\" for hierarchy \"accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|accel_sketch_mm_interconnect_0_router:router\"" {  } { { "synthesis/submodules/accel_sketch_mm_interconnect_0.v" "router" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_mm_interconnect_0.v" 4049 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541614182219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accel_sketch_mm_interconnect_0_router_default_decode accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|accel_sketch_mm_interconnect_0_router:router\|accel_sketch_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"accel_sketch_mm_interconnect_0_router_default_decode\" for hierarchy \"accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|accel_sketch_mm_interconnect_0_router:router\|accel_sketch_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "synthesis/submodules/accel_sketch_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_mm_interconnect_0_router.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541614182258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accel_sketch_mm_interconnect_0_router_001 accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|accel_sketch_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"accel_sketch_mm_interconnect_0_router_001\" for hierarchy \"accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|accel_sketch_mm_interconnect_0_router_001:router_001\"" {  } { { "synthesis/submodules/accel_sketch_mm_interconnect_0.v" "router_001" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_mm_interconnect_0.v" 4065 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541614182273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accel_sketch_mm_interconnect_0_router_001_default_decode accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|accel_sketch_mm_interconnect_0_router_001:router_001\|accel_sketch_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"accel_sketch_mm_interconnect_0_router_001_default_decode\" for hierarchy \"accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|accel_sketch_mm_interconnect_0_router_001:router_001\|accel_sketch_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "synthesis/submodules/accel_sketch_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_mm_interconnect_0_router_001.sv" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541614182312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accel_sketch_mm_interconnect_0_router_002 accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|accel_sketch_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"accel_sketch_mm_interconnect_0_router_002\" for hierarchy \"accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|accel_sketch_mm_interconnect_0_router_002:router_002\"" {  } { { "synthesis/submodules/accel_sketch_mm_interconnect_0.v" "router_002" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_mm_interconnect_0.v" 4081 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541614182326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accel_sketch_mm_interconnect_0_router_002_default_decode accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|accel_sketch_mm_interconnect_0_router_002:router_002\|accel_sketch_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"accel_sketch_mm_interconnect_0_router_002_default_decode\" for hierarchy \"accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|accel_sketch_mm_interconnect_0_router_002:router_002\|accel_sketch_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "synthesis/submodules/accel_sketch_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_mm_interconnect_0_router_002.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541614182355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accel_sketch_mm_interconnect_0_router_003 accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|accel_sketch_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"accel_sketch_mm_interconnect_0_router_003\" for hierarchy \"accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|accel_sketch_mm_interconnect_0_router_003:router_003\"" {  } { { "synthesis/submodules/accel_sketch_mm_interconnect_0.v" "router_003" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_mm_interconnect_0.v" 4097 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541614182368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accel_sketch_mm_interconnect_0_router_003_default_decode accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|accel_sketch_mm_interconnect_0_router_003:router_003\|accel_sketch_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"accel_sketch_mm_interconnect_0_router_003_default_decode\" for hierarchy \"accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|accel_sketch_mm_interconnect_0_router_003:router_003\|accel_sketch_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "synthesis/submodules/accel_sketch_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_mm_interconnect_0_router_003.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541614182385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accel_sketch_mm_interconnect_0_router_004 accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|accel_sketch_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"accel_sketch_mm_interconnect_0_router_004\" for hierarchy \"accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|accel_sketch_mm_interconnect_0_router_004:router_004\"" {  } { { "synthesis/submodules/accel_sketch_mm_interconnect_0.v" "router_004" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_mm_interconnect_0.v" 4113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541614182402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accel_sketch_mm_interconnect_0_router_004_default_decode accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|accel_sketch_mm_interconnect_0_router_004:router_004\|accel_sketch_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"accel_sketch_mm_interconnect_0_router_004_default_decode\" for hierarchy \"accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|accel_sketch_mm_interconnect_0_router_004:router_004\|accel_sketch_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "synthesis/submodules/accel_sketch_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_mm_interconnect_0_router_004.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541614182419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accel_sketch_mm_interconnect_0_router_006 accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|accel_sketch_mm_interconnect_0_router_006:router_006 " "Elaborating entity \"accel_sketch_mm_interconnect_0_router_006\" for hierarchy \"accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|accel_sketch_mm_interconnect_0_router_006:router_006\"" {  } { { "synthesis/submodules/accel_sketch_mm_interconnect_0.v" "router_006" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_mm_interconnect_0.v" 4145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541614182446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accel_sketch_mm_interconnect_0_router_006_default_decode accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|accel_sketch_mm_interconnect_0_router_006:router_006\|accel_sketch_mm_interconnect_0_router_006_default_decode:the_default_decode " "Elaborating entity \"accel_sketch_mm_interconnect_0_router_006_default_decode\" for hierarchy \"accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|accel_sketch_mm_interconnect_0_router_006:router_006\|accel_sketch_mm_interconnect_0_router_006_default_decode:the_default_decode\"" {  } { { "synthesis/submodules/accel_sketch_mm_interconnect_0_router_006.sv" "the_default_decode" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_mm_interconnect_0_router_006.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541614182464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accel_sketch_mm_interconnect_0_router_007 accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|accel_sketch_mm_interconnect_0_router_007:router_007 " "Elaborating entity \"accel_sketch_mm_interconnect_0_router_007\" for hierarchy \"accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|accel_sketch_mm_interconnect_0_router_007:router_007\"" {  } { { "synthesis/submodules/accel_sketch_mm_interconnect_0.v" "router_007" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_mm_interconnect_0.v" 4161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541614182477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accel_sketch_mm_interconnect_0_router_007_default_decode accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|accel_sketch_mm_interconnect_0_router_007:router_007\|accel_sketch_mm_interconnect_0_router_007_default_decode:the_default_decode " "Elaborating entity \"accel_sketch_mm_interconnect_0_router_007_default_decode\" for hierarchy \"accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|accel_sketch_mm_interconnect_0_router_007:router_007\|accel_sketch_mm_interconnect_0_router_007_default_decode:the_default_decode\"" {  } { { "synthesis/submodules/accel_sketch_mm_interconnect_0_router_007.sv" "the_default_decode" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_mm_interconnect_0_router_007.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541614182493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter\"" {  } { { "synthesis/submodules/accel_sketch_mm_interconnect_0.v" "nios2_gen2_0_data_master_limiter" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_mm_interconnect_0.v" 4339 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541614182616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter\"" {  } { { "synthesis/submodules/accel_sketch_mm_interconnect_0.v" "new_sdram_controller_0_s1_burst_adapter" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_mm_interconnect_0.v" 4439 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541614182662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541614182677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_burst_adapter\"" {  } { { "synthesis/submodules/accel_sketch_mm_interconnect_0.v" "accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_burst_adapter" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_mm_interconnect_0.v" 4489 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541614182692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541614182707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accel_sketch_mm_interconnect_0_cmd_demux accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|accel_sketch_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"accel_sketch_mm_interconnect_0_cmd_demux\" for hierarchy \"accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|accel_sketch_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "synthesis/submodules/accel_sketch_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_mm_interconnect_0.v" 4506 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541614182725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accel_sketch_mm_interconnect_0_cmd_demux_001 accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|accel_sketch_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"accel_sketch_mm_interconnect_0_cmd_demux_001\" for hierarchy \"accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|accel_sketch_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "synthesis/submodules/accel_sketch_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_mm_interconnect_0.v" 4595 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541614182743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accel_sketch_mm_interconnect_0_cmd_demux_002 accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|accel_sketch_mm_interconnect_0_cmd_demux_002:cmd_demux_002 " "Elaborating entity \"accel_sketch_mm_interconnect_0_cmd_demux_002\" for hierarchy \"accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|accel_sketch_mm_interconnect_0_cmd_demux_002:cmd_demux_002\"" {  } { { "synthesis/submodules/accel_sketch_mm_interconnect_0.v" "cmd_demux_002" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_mm_interconnect_0.v" 4624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541614182777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accel_sketch_mm_interconnect_0_cmd_mux accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|accel_sketch_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"accel_sketch_mm_interconnect_0_cmd_mux\" for hierarchy \"accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|accel_sketch_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "synthesis/submodules/accel_sketch_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_mm_interconnect_0.v" 4653 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541614182795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|accel_sketch_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|accel_sketch_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "synthesis/submodules/accel_sketch_mm_interconnect_0_cmd_mux.sv" "arb" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_mm_interconnect_0_cmd_mux.sv" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541614182820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|accel_sketch_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|accel_sketch_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541614182833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accel_sketch_mm_interconnect_0_cmd_mux_001 accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|accel_sketch_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"accel_sketch_mm_interconnect_0_cmd_mux_001\" for hierarchy \"accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|accel_sketch_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "synthesis/submodules/accel_sketch_mm_interconnect_0.v" "cmd_mux_001" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_mm_interconnect_0.v" 4676 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541614182847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|accel_sketch_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|accel_sketch_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "synthesis/submodules/accel_sketch_mm_interconnect_0_cmd_mux_001.sv" "arb" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_mm_interconnect_0_cmd_mux_001.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541614182870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|accel_sketch_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|accel_sketch_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541614182883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accel_sketch_mm_interconnect_0_cmd_mux_003 accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|accel_sketch_mm_interconnect_0_cmd_mux_003:cmd_mux_003 " "Elaborating entity \"accel_sketch_mm_interconnect_0_cmd_mux_003\" for hierarchy \"accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|accel_sketch_mm_interconnect_0_cmd_mux_003:cmd_mux_003\"" {  } { { "synthesis/submodules/accel_sketch_mm_interconnect_0.v" "cmd_mux_003" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_mm_interconnect_0.v" 4716 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541614182913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accel_sketch_mm_interconnect_0_cmd_mux_004 accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|accel_sketch_mm_interconnect_0_cmd_mux_004:cmd_mux_004 " "Elaborating entity \"accel_sketch_mm_interconnect_0_cmd_mux_004\" for hierarchy \"accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|accel_sketch_mm_interconnect_0_cmd_mux_004:cmd_mux_004\"" {  } { { "synthesis/submodules/accel_sketch_mm_interconnect_0.v" "cmd_mux_004" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_mm_interconnect_0.v" 4733 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541614182926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accel_sketch_mm_interconnect_0_rsp_demux accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|accel_sketch_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"accel_sketch_mm_interconnect_0_rsp_demux\" for hierarchy \"accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|accel_sketch_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "synthesis/submodules/accel_sketch_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_mm_interconnect_0.v" 4898 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541614182993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accel_sketch_mm_interconnect_0_rsp_demux_001 accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|accel_sketch_mm_interconnect_0_rsp_demux_001:rsp_demux_001 " "Elaborating entity \"accel_sketch_mm_interconnect_0_rsp_demux_001\" for hierarchy \"accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|accel_sketch_mm_interconnect_0_rsp_demux_001:rsp_demux_001\"" {  } { { "synthesis/submodules/accel_sketch_mm_interconnect_0.v" "rsp_demux_001" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_mm_interconnect_0.v" 4921 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541614183011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accel_sketch_mm_interconnect_0_rsp_demux_003 accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|accel_sketch_mm_interconnect_0_rsp_demux_003:rsp_demux_003 " "Elaborating entity \"accel_sketch_mm_interconnect_0_rsp_demux_003\" for hierarchy \"accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|accel_sketch_mm_interconnect_0_rsp_demux_003:rsp_demux_003\"" {  } { { "synthesis/submodules/accel_sketch_mm_interconnect_0.v" "rsp_demux_003" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_mm_interconnect_0.v" 4961 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541614183034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accel_sketch_mm_interconnect_0_rsp_demux_004 accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|accel_sketch_mm_interconnect_0_rsp_demux_004:rsp_demux_004 " "Elaborating entity \"accel_sketch_mm_interconnect_0_rsp_demux_004\" for hierarchy \"accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|accel_sketch_mm_interconnect_0_rsp_demux_004:rsp_demux_004\"" {  } { { "synthesis/submodules/accel_sketch_mm_interconnect_0.v" "rsp_demux_004" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_mm_interconnect_0.v" 4978 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541614183052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accel_sketch_mm_interconnect_0_rsp_demux_008 accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|accel_sketch_mm_interconnect_0_rsp_demux_008:rsp_demux_008 " "Elaborating entity \"accel_sketch_mm_interconnect_0_rsp_demux_008\" for hierarchy \"accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|accel_sketch_mm_interconnect_0_rsp_demux_008:rsp_demux_008\"" {  } { { "synthesis/submodules/accel_sketch_mm_interconnect_0.v" "rsp_demux_008" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_mm_interconnect_0.v" 5046 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541614183088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accel_sketch_mm_interconnect_0_rsp_mux accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|accel_sketch_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"accel_sketch_mm_interconnect_0_rsp_mux\" for hierarchy \"accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|accel_sketch_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "synthesis/submodules/accel_sketch_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_mm_interconnect_0.v" 5131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541614183128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accel_sketch_mm_interconnect_0_rsp_mux_001 accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|accel_sketch_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"accel_sketch_mm_interconnect_0_rsp_mux_001\" for hierarchy \"accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|accel_sketch_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "synthesis/submodules/accel_sketch_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_mm_interconnect_0.v" 5220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541614183143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|accel_sketch_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|accel_sketch_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "synthesis/submodules/accel_sketch_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_mm_interconnect_0_rsp_mux_001.sv" 486 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541614183222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|accel_sketch_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|accel_sketch_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541614183234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accel_sketch_mm_interconnect_0_rsp_mux_002 accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|accel_sketch_mm_interconnect_0_rsp_mux_002:rsp_mux_002 " "Elaborating entity \"accel_sketch_mm_interconnect_0_rsp_mux_002\" for hierarchy \"accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|accel_sketch_mm_interconnect_0_rsp_mux_002:rsp_mux_002\"" {  } { { "synthesis/submodules/accel_sketch_mm_interconnect_0.v" "rsp_mux_002" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_mm_interconnect_0.v" 5249 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541614183246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|accel_sketch_mm_interconnect_0_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|accel_sketch_mm_interconnect_0_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "synthesis/submodules/accel_sketch_mm_interconnect_0_rsp_mux_002.sv" "arb" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_mm_interconnect_0_rsp_mux_002.sv" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541614183273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_new_sdram_controller_0_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_new_sdram_controller_0_s1_cmd_width_adapter\"" {  } { { "synthesis/submodules/accel_sketch_mm_interconnect_0.v" "nios2_gen2_0_data_master_to_new_sdram_controller_0_s1_cmd_width_adapter" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_mm_interconnect_0.v" 5315 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541614183294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_cmd_width_adapter\"" {  } { { "synthesis/submodules/accel_sketch_mm_interconnect_0.v" "nios2_gen2_0_data_master_to_accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_cmd_width_adapter" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_mm_interconnect_0.v" 5381 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541614183330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:new_sdram_controller_0_s1_to_nios2_gen2_0_data_master_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:new_sdram_controller_0_s1_to_nios2_gen2_0_data_master_rsp_width_adapter\"" {  } { { "synthesis/submodules/accel_sketch_mm_interconnect_0.v" "new_sdram_controller_0_s1_to_nios2_gen2_0_data_master_rsp_width_adapter" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_mm_interconnect_0.v" 5513 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541614183371 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1541614183380 "|accel_sketch_de10|accel_sketch:IP|accel_sketch_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_to_nios2_gen2_0_data_master_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1541614183381 "|accel_sketch_de10|accel_sketch:IP|accel_sketch_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_to_nios2_gen2_0_data_master_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1541614183381 "|accel_sketch_de10|accel_sketch:IP|accel_sketch_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_to_nios2_gen2_0_data_master_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_to_nios2_gen2_0_data_master_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_to_nios2_gen2_0_data_master_rsp_width_adapter\"" {  } { { "synthesis/submodules/accel_sketch_mm_interconnect_0.v" "accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_to_nios2_gen2_0_data_master_rsp_width_adapter" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_mm_interconnect_0.v" 5645 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541614183444 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1541614183452 "|accel_sketch_de10|accel_sketch:IP|accel_sketch_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_to_nios2_gen2_0_data_master_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1541614183453 "|accel_sketch_de10|accel_sketch:IP|accel_sketch_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_to_nios2_gen2_0_data_master_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1541614183453 "|accel_sketch_de10|accel_sketch:IP|accel_sketch_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_to_nios2_gen2_0_data_master_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "synthesis/submodules/accel_sketch_mm_interconnect_0.v" "crosser" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_mm_interconnect_0.v" 5679 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541614183504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541614183524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "synthesis/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541614183561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accel_sketch_mm_interconnect_0_avalon_st_adapter accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|accel_sketch_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"accel_sketch_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|accel_sketch_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "synthesis/submodules/accel_sketch_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_mm_interconnect_0.v" 5742 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541614183606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accel_sketch_mm_interconnect_0_avalon_st_adapter_error_adapter_0 accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|accel_sketch_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|accel_sketch_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"accel_sketch_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|accel_sketch_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|accel_sketch_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "synthesis/submodules/accel_sketch_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541614183620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accel_sketch_mm_interconnect_0_avalon_st_adapter_001 accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|accel_sketch_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001 " "Elaborating entity \"accel_sketch_mm_interconnect_0_avalon_st_adapter_001\" for hierarchy \"accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|accel_sketch_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\"" {  } { { "synthesis/submodules/accel_sketch_mm_interconnect_0.v" "avalon_st_adapter_001" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_mm_interconnect_0.v" 5771 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541614183632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accel_sketch_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|accel_sketch_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\|accel_sketch_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0 " "Elaborating entity \"accel_sketch_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0\" for hierarchy \"accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|accel_sketch_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\|accel_sketch_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0\"" {  } { { "synthesis/submodules/accel_sketch_mm_interconnect_0_avalon_st_adapter_001.v" "error_adapter_0" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_mm_interconnect_0_avalon_st_adapter_001.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541614183644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accel_sketch_mm_interconnect_0_avalon_st_adapter_003 accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|accel_sketch_mm_interconnect_0_avalon_st_adapter_003:avalon_st_adapter_003 " "Elaborating entity \"accel_sketch_mm_interconnect_0_avalon_st_adapter_003\" for hierarchy \"accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|accel_sketch_mm_interconnect_0_avalon_st_adapter_003:avalon_st_adapter_003\"" {  } { { "synthesis/submodules/accel_sketch_mm_interconnect_0.v" "avalon_st_adapter_003" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_mm_interconnect_0.v" 5829 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541614183666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accel_sketch_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0 accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|accel_sketch_mm_interconnect_0_avalon_st_adapter_003:avalon_st_adapter_003\|accel_sketch_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0:error_adapter_0 " "Elaborating entity \"accel_sketch_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0\" for hierarchy \"accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|accel_sketch_mm_interconnect_0_avalon_st_adapter_003:avalon_st_adapter_003\|accel_sketch_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0:error_adapter_0\"" {  } { { "synthesis/submodules/accel_sketch_mm_interconnect_0_avalon_st_adapter_003.v" "error_adapter_0" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_mm_interconnect_0_avalon_st_adapter_003.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541614183678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accel_sketch_irq_mapper accel_sketch:IP\|accel_sketch_irq_mapper:irq_mapper " "Elaborating entity \"accel_sketch_irq_mapper\" for hierarchy \"accel_sketch:IP\|accel_sketch_irq_mapper:irq_mapper\"" {  } { { "synthesis/accel_sketch.vhd" "irq_mapper" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/accel_sketch.vhd" 1155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541614183786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accel_sketch_avalon_st_adapter accel_sketch:IP\|accel_sketch_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"accel_sketch_avalon_st_adapter\" for hierarchy \"accel_sketch:IP\|accel_sketch_avalon_st_adapter:avalon_st_adapter\"" {  } { { "synthesis/accel_sketch.vhd" "avalon_st_adapter" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/accel_sketch.vhd" 1167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541614183797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accel_sketch_avalon_st_adapter_channel_adapter_0 accel_sketch:IP\|accel_sketch_avalon_st_adapter:avalon_st_adapter\|accel_sketch_avalon_st_adapter_channel_adapter_0:channel_adapter_0 " "Elaborating entity \"accel_sketch_avalon_st_adapter_channel_adapter_0\" for hierarchy \"accel_sketch:IP\|accel_sketch_avalon_st_adapter:avalon_st_adapter\|accel_sketch_avalon_st_adapter_channel_adapter_0:channel_adapter_0\"" {  } { { "synthesis/submodules/accel_sketch_avalon_st_adapter.v" "channel_adapter_0" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_avalon_st_adapter.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541614183811 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_channel accel_sketch_avalon_st_adapter_channel_adapter_0.sv(78) " "Verilog HDL or VHDL warning at accel_sketch_avalon_st_adapter_channel_adapter_0.sv(78): object \"out_channel\" assigned a value but never read" {  } { { "synthesis/submodules/accel_sketch_avalon_st_adapter_channel_adapter_0.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_avalon_st_adapter_channel_adapter_0.sv" 78 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1541614183811 "|accel_sketch_de10|accel_sketch:IP|accel_sketch_avalon_st_adapter:avalon_st_adapter|accel_sketch_avalon_st_adapter_channel_adapter_0:channel_adapter_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 accel_sketch_avalon_st_adapter_channel_adapter_0.sv(90) " "Verilog HDL assignment warning at accel_sketch_avalon_st_adapter_channel_adapter_0.sv(90): truncated value with size 2 to match size of target (1)" {  } { { "synthesis/submodules/accel_sketch_avalon_st_adapter_channel_adapter_0.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_avalon_st_adapter_channel_adapter_0.sv" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1541614183811 "|accel_sketch_de10|accel_sketch:IP|accel_sketch_avalon_st_adapter:avalon_st_adapter|accel_sketch_avalon_st_adapter_channel_adapter_0:channel_adapter_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accel_sketch_rst_controller accel_sketch:IP\|accel_sketch_rst_controller:rst_controller " "Elaborating entity \"accel_sketch_rst_controller\" for hierarchy \"accel_sketch:IP\|accel_sketch_rst_controller:rst_controller\"" {  } { { "synthesis/accel_sketch.vhd" "rst_controller" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/accel_sketch.vhd" 1202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541614183822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller accel_sketch:IP\|accel_sketch_rst_controller:rst_controller\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"accel_sketch:IP\|accel_sketch_rst_controller:rst_controller\|altera_reset_controller:rst_controller\"" {  } { { "synthesis/accel_sketch_rst_controller.vhd" "rst_controller" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/accel_sketch_rst_controller.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541614183837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer accel_sketch:IP\|accel_sketch_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"accel_sketch:IP\|accel_sketch_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541614183850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer accel_sketch:IP\|accel_sketch_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"accel_sketch:IP\|accel_sketch_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541614183861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accel_sketch_rst_controller_001 accel_sketch:IP\|accel_sketch_rst_controller_001:rst_controller_001 " "Elaborating entity \"accel_sketch_rst_controller_001\" for hierarchy \"accel_sketch:IP\|accel_sketch_rst_controller_001:rst_controller_001\"" {  } { { "synthesis/accel_sketch.vhd" "rst_controller_001" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/accel_sketch.vhd" 1267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541614183875 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "reset_req accel_sketch_rst_controller_001.vhd(55) " "VHDL Signal Declaration warning at accel_sketch_rst_controller_001.vhd(55): used implicit default value for signal \"reset_req\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "synthesis/accel_sketch_rst_controller_001.vhd" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/accel_sketch_rst_controller_001.vhd" 55 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1541614183876 "|accel_sketch_de10|accel_sketch:IP|accel_sketch_rst_controller_001:rst_controller_001"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller accel_sketch:IP\|accel_sketch_rst_controller_001:rst_controller_001\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"accel_sketch:IP\|accel_sketch_rst_controller_001:rst_controller_001\|altera_reset_controller:rst_controller_001\"" {  } { { "synthesis/accel_sketch_rst_controller_001.vhd" "rst_controller_001" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/accel_sketch_rst_controller_001.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541614183888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevenseg_hex6 sevenseg_hex6:SSD_DRIVER " "Elaborating entity \"sevenseg_hex6\" for hierarchy \"sevenseg_hex6:SSD_DRIVER\"" {  } { { "accel_sketch_de10.vhdl" "SSD_DRIVER" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/accel_sketch_de10.vhdl" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541614183928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevenseg_hex1 sevenseg_hex6:SSD_DRIVER\|sevenseg_hex1:TOHEX0 " "Elaborating entity \"sevenseg_hex1\" for hierarchy \"sevenseg_hex6:SSD_DRIVER\|sevenseg_hex1:TOHEX0\"" {  } { { "sevenseg_hex6.vhdl" "TOHEX0" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/sevenseg_hex6.vhdl" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541614183941 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_accel_sketch_nios2_gen2_0_cpu_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_accel_sketch_nios2_gen2_0_cpu_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" "the_accel_sketch_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" 3216 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1541614185885 "|accel_sketch_de10|accel_sketch:IP|accel_sketch_nios2_gen2_0:nios2_gen2_0|accel_sketch_nios2_gen2_0_cpu:cpu|accel_sketch_nios2_gen2_0_cpu_nios2_oci:the_accel_sketch_nios2_gen2_0_cpu_nios2_oci|accel_sketch_nios2_gen2_0_cpu_nios2_oci_itrace:the_accel_sketch_nios2_gen2_0_cpu_nios2_oci_itrace"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1541614186885 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2018.11.07.12:09:51 Progress: Loading sld0b226f85/alt_sld_fab_wrapper_hw.tcl " "2018.11.07.12:09:51 Progress: Loading sld0b226f85/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541614191228 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541614193977 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541614194163 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541614196477 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541614196624 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541614196784 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541614196959 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541614196967 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541614196968 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1541614197651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld0b226f85/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld0b226f85/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld0b226f85/alt_sld_fab.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/ip/sld0b226f85/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541614197940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541614197940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld0b226f85/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld0b226f85/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld0b226f85/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/ip/sld0b226f85/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541614198051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541614198051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld0b226f85/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld0b226f85/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld0b226f85/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/ip/sld0b226f85/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541614198068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541614198068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld0b226f85/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld0b226f85/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld0b226f85/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/ip/sld0b226f85/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541614198147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541614198147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld0b226f85/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld0b226f85/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld0b226f85/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/ip/sld0b226f85/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 182 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541614198248 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld0b226f85/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/ip/sld0b226f85/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541614198248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541614198248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld0b226f85/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld0b226f85/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld0b226f85/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/ip/sld0b226f85/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541614198335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541614198335 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "accel_sketch:IP\|accel_sketch_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|altsyncram_9f11:fifo_ram\|q_b\[1\] " "Synthesized away node \"accel_sketch:IP\|accel_sketch_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|altsyncram_9f11:fifo_ram\|q_b\[1\]\"" {  } { { "db/altsyncram_9f11.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/altsyncram_9f11.tdf" 69 2 0 } } { "db/dcfifo_d7j1.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/dcfifo_d7j1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "synthesis/submodules/accel_sketch_video_dual_clock_buffer_0.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_video_dual_clock_buffer_0.v" 155 0 0 } } { "synthesis/accel_sketch.vhd" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/accel_sketch.vhd" 959 0 0 } } { "accel_sketch_de10.vhdl" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/accel_sketch_de10.vhdl" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1541614200281 "|accel_sketch_de10|accel_sketch:IP|accel_sketch_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|altsyncram_9f11:fifo_ram|ram_block11a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "accel_sketch:IP\|accel_sketch_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|altsyncram_9f11:fifo_ram\|q_b\[2\] " "Synthesized away node \"accel_sketch:IP\|accel_sketch_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|altsyncram_9f11:fifo_ram\|q_b\[2\]\"" {  } { { "db/altsyncram_9f11.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/altsyncram_9f11.tdf" 99 2 0 } } { "db/dcfifo_d7j1.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/dcfifo_d7j1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "synthesis/submodules/accel_sketch_video_dual_clock_buffer_0.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_video_dual_clock_buffer_0.v" 155 0 0 } } { "synthesis/accel_sketch.vhd" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/accel_sketch.vhd" 959 0 0 } } { "accel_sketch_de10.vhdl" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/accel_sketch_de10.vhdl" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1541614200281 "|accel_sketch_de10|accel_sketch:IP|accel_sketch_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|altsyncram_9f11:fifo_ram|ram_block11a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "accel_sketch:IP\|accel_sketch_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|altsyncram_9f11:fifo_ram\|q_b\[3\] " "Synthesized away node \"accel_sketch:IP\|accel_sketch_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|altsyncram_9f11:fifo_ram\|q_b\[3\]\"" {  } { { "db/altsyncram_9f11.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/altsyncram_9f11.tdf" 129 2 0 } } { "db/dcfifo_d7j1.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/dcfifo_d7j1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "synthesis/submodules/accel_sketch_video_dual_clock_buffer_0.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_video_dual_clock_buffer_0.v" 155 0 0 } } { "synthesis/accel_sketch.vhd" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/accel_sketch.vhd" 959 0 0 } } { "accel_sketch_de10.vhdl" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/accel_sketch_de10.vhdl" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1541614200281 "|accel_sketch_de10|accel_sketch:IP|accel_sketch_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|altsyncram_9f11:fifo_ram|ram_block11a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "accel_sketch:IP\|accel_sketch_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|altsyncram_9f11:fifo_ram\|q_b\[4\] " "Synthesized away node \"accel_sketch:IP\|accel_sketch_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|altsyncram_9f11:fifo_ram\|q_b\[4\]\"" {  } { { "db/altsyncram_9f11.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/altsyncram_9f11.tdf" 159 2 0 } } { "db/dcfifo_d7j1.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/dcfifo_d7j1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "synthesis/submodules/accel_sketch_video_dual_clock_buffer_0.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_video_dual_clock_buffer_0.v" 155 0 0 } } { "synthesis/accel_sketch.vhd" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/accel_sketch.vhd" 959 0 0 } } { "accel_sketch_de10.vhdl" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/accel_sketch_de10.vhdl" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1541614200281 "|accel_sketch_de10|accel_sketch:IP|accel_sketch_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|altsyncram_9f11:fifo_ram|ram_block11a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "accel_sketch:IP\|accel_sketch_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|altsyncram_9f11:fifo_ram\|q_b\[5\] " "Synthesized away node \"accel_sketch:IP\|accel_sketch_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|altsyncram_9f11:fifo_ram\|q_b\[5\]\"" {  } { { "db/altsyncram_9f11.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/altsyncram_9f11.tdf" 189 2 0 } } { "db/dcfifo_d7j1.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/dcfifo_d7j1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "synthesis/submodules/accel_sketch_video_dual_clock_buffer_0.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_video_dual_clock_buffer_0.v" 155 0 0 } } { "synthesis/accel_sketch.vhd" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/accel_sketch.vhd" 959 0 0 } } { "accel_sketch_de10.vhdl" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/accel_sketch_de10.vhdl" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1541614200281 "|accel_sketch_de10|accel_sketch:IP|accel_sketch_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|altsyncram_9f11:fifo_ram|ram_block11a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "accel_sketch:IP\|accel_sketch_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|altsyncram_9f11:fifo_ram\|q_b\[6\] " "Synthesized away node \"accel_sketch:IP\|accel_sketch_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|altsyncram_9f11:fifo_ram\|q_b\[6\]\"" {  } { { "db/altsyncram_9f11.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/altsyncram_9f11.tdf" 219 2 0 } } { "db/dcfifo_d7j1.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/dcfifo_d7j1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "synthesis/submodules/accel_sketch_video_dual_clock_buffer_0.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_video_dual_clock_buffer_0.v" 155 0 0 } } { "synthesis/accel_sketch.vhd" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/accel_sketch.vhd" 959 0 0 } } { "accel_sketch_de10.vhdl" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/accel_sketch_de10.vhdl" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1541614200281 "|accel_sketch_de10|accel_sketch:IP|accel_sketch_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|altsyncram_9f11:fifo_ram|ram_block11a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "accel_sketch:IP\|accel_sketch_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|altsyncram_9f11:fifo_ram\|q_b\[7\] " "Synthesized away node \"accel_sketch:IP\|accel_sketch_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|altsyncram_9f11:fifo_ram\|q_b\[7\]\"" {  } { { "db/altsyncram_9f11.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/altsyncram_9f11.tdf" 249 2 0 } } { "db/dcfifo_d7j1.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/dcfifo_d7j1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "synthesis/submodules/accel_sketch_video_dual_clock_buffer_0.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_video_dual_clock_buffer_0.v" 155 0 0 } } { "synthesis/accel_sketch.vhd" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/accel_sketch.vhd" 959 0 0 } } { "accel_sketch_de10.vhdl" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/accel_sketch_de10.vhdl" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1541614200281 "|accel_sketch_de10|accel_sketch:IP|accel_sketch_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|altsyncram_9f11:fifo_ram|ram_block11a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "accel_sketch:IP\|accel_sketch_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|altsyncram_9f11:fifo_ram\|q_b\[12\] " "Synthesized away node \"accel_sketch:IP\|accel_sketch_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|altsyncram_9f11:fifo_ram\|q_b\[12\]\"" {  } { { "db/altsyncram_9f11.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/altsyncram_9f11.tdf" 399 2 0 } } { "db/dcfifo_d7j1.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/dcfifo_d7j1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "synthesis/submodules/accel_sketch_video_dual_clock_buffer_0.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_video_dual_clock_buffer_0.v" 155 0 0 } } { "synthesis/accel_sketch.vhd" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/accel_sketch.vhd" 959 0 0 } } { "accel_sketch_de10.vhdl" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/accel_sketch_de10.vhdl" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1541614200281 "|accel_sketch_de10|accel_sketch:IP|accel_sketch_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|altsyncram_9f11:fifo_ram|ram_block11a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "accel_sketch:IP\|accel_sketch_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|altsyncram_9f11:fifo_ram\|q_b\[13\] " "Synthesized away node \"accel_sketch:IP\|accel_sketch_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|altsyncram_9f11:fifo_ram\|q_b\[13\]\"" {  } { { "db/altsyncram_9f11.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/altsyncram_9f11.tdf" 429 2 0 } } { "db/dcfifo_d7j1.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/dcfifo_d7j1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "synthesis/submodules/accel_sketch_video_dual_clock_buffer_0.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_video_dual_clock_buffer_0.v" 155 0 0 } } { "synthesis/accel_sketch.vhd" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/accel_sketch.vhd" 959 0 0 } } { "accel_sketch_de10.vhdl" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/accel_sketch_de10.vhdl" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1541614200281 "|accel_sketch_de10|accel_sketch:IP|accel_sketch_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|altsyncram_9f11:fifo_ram|ram_block11a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "accel_sketch:IP\|accel_sketch_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|altsyncram_9f11:fifo_ram\|q_b\[14\] " "Synthesized away node \"accel_sketch:IP\|accel_sketch_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|altsyncram_9f11:fifo_ram\|q_b\[14\]\"" {  } { { "db/altsyncram_9f11.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/altsyncram_9f11.tdf" 459 2 0 } } { "db/dcfifo_d7j1.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/dcfifo_d7j1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "synthesis/submodules/accel_sketch_video_dual_clock_buffer_0.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_video_dual_clock_buffer_0.v" 155 0 0 } } { "synthesis/accel_sketch.vhd" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/accel_sketch.vhd" 959 0 0 } } { "accel_sketch_de10.vhdl" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/accel_sketch_de10.vhdl" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1541614200281 "|accel_sketch_de10|accel_sketch:IP|accel_sketch_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|altsyncram_9f11:fifo_ram|ram_block11a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "accel_sketch:IP\|accel_sketch_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|altsyncram_9f11:fifo_ram\|q_b\[15\] " "Synthesized away node \"accel_sketch:IP\|accel_sketch_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|altsyncram_9f11:fifo_ram\|q_b\[15\]\"" {  } { { "db/altsyncram_9f11.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/altsyncram_9f11.tdf" 489 2 0 } } { "db/dcfifo_d7j1.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/dcfifo_d7j1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "synthesis/submodules/accel_sketch_video_dual_clock_buffer_0.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_video_dual_clock_buffer_0.v" 155 0 0 } } { "synthesis/accel_sketch.vhd" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/accel_sketch.vhd" 959 0 0 } } { "accel_sketch_de10.vhdl" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/accel_sketch_de10.vhdl" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1541614200281 "|accel_sketch_de10|accel_sketch:IP|accel_sketch_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|altsyncram_9f11:fifo_ram|ram_block11a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "accel_sketch:IP\|accel_sketch_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|altsyncram_9f11:fifo_ram\|q_b\[16\] " "Synthesized away node \"accel_sketch:IP\|accel_sketch_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|altsyncram_9f11:fifo_ram\|q_b\[16\]\"" {  } { { "db/altsyncram_9f11.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/altsyncram_9f11.tdf" 519 2 0 } } { "db/dcfifo_d7j1.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/dcfifo_d7j1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "synthesis/submodules/accel_sketch_video_dual_clock_buffer_0.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_video_dual_clock_buffer_0.v" 155 0 0 } } { "synthesis/accel_sketch.vhd" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/accel_sketch.vhd" 959 0 0 } } { "accel_sketch_de10.vhdl" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/accel_sketch_de10.vhdl" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1541614200281 "|accel_sketch_de10|accel_sketch:IP|accel_sketch_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|altsyncram_9f11:fifo_ram|ram_block11a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "accel_sketch:IP\|accel_sketch_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|altsyncram_9f11:fifo_ram\|q_b\[17\] " "Synthesized away node \"accel_sketch:IP\|accel_sketch_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|altsyncram_9f11:fifo_ram\|q_b\[17\]\"" {  } { { "db/altsyncram_9f11.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/altsyncram_9f11.tdf" 549 2 0 } } { "db/dcfifo_d7j1.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/dcfifo_d7j1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "synthesis/submodules/accel_sketch_video_dual_clock_buffer_0.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_video_dual_clock_buffer_0.v" 155 0 0 } } { "synthesis/accel_sketch.vhd" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/accel_sketch.vhd" 959 0 0 } } { "accel_sketch_de10.vhdl" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/accel_sketch_de10.vhdl" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1541614200281 "|accel_sketch_de10|accel_sketch:IP|accel_sketch_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|altsyncram_9f11:fifo_ram|ram_block11a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "accel_sketch:IP\|accel_sketch_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|altsyncram_9f11:fifo_ram\|q_b\[22\] " "Synthesized away node \"accel_sketch:IP\|accel_sketch_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|altsyncram_9f11:fifo_ram\|q_b\[22\]\"" {  } { { "db/altsyncram_9f11.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/altsyncram_9f11.tdf" 699 2 0 } } { "db/dcfifo_d7j1.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/dcfifo_d7j1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "synthesis/submodules/accel_sketch_video_dual_clock_buffer_0.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_video_dual_clock_buffer_0.v" 155 0 0 } } { "synthesis/accel_sketch.vhd" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/accel_sketch.vhd" 959 0 0 } } { "accel_sketch_de10.vhdl" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/accel_sketch_de10.vhdl" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1541614200281 "|accel_sketch_de10|accel_sketch:IP|accel_sketch_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|altsyncram_9f11:fifo_ram|ram_block11a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "accel_sketch:IP\|accel_sketch_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|altsyncram_9f11:fifo_ram\|q_b\[23\] " "Synthesized away node \"accel_sketch:IP\|accel_sketch_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|altsyncram_9f11:fifo_ram\|q_b\[23\]\"" {  } { { "db/altsyncram_9f11.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/altsyncram_9f11.tdf" 729 2 0 } } { "db/dcfifo_d7j1.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/dcfifo_d7j1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "synthesis/submodules/accel_sketch_video_dual_clock_buffer_0.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_video_dual_clock_buffer_0.v" 155 0 0 } } { "synthesis/accel_sketch.vhd" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/accel_sketch.vhd" 959 0 0 } } { "accel_sketch_de10.vhdl" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/accel_sketch_de10.vhdl" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1541614200281 "|accel_sketch_de10|accel_sketch:IP|accel_sketch_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|altsyncram_9f11:fifo_ram|ram_block11a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "accel_sketch:IP\|accel_sketch_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|altsyncram_9f11:fifo_ram\|q_b\[24\] " "Synthesized away node \"accel_sketch:IP\|accel_sketch_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|altsyncram_9f11:fifo_ram\|q_b\[24\]\"" {  } { { "db/altsyncram_9f11.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/altsyncram_9f11.tdf" 759 2 0 } } { "db/dcfifo_d7j1.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/dcfifo_d7j1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "synthesis/submodules/accel_sketch_video_dual_clock_buffer_0.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_video_dual_clock_buffer_0.v" 155 0 0 } } { "synthesis/accel_sketch.vhd" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/accel_sketch.vhd" 959 0 0 } } { "accel_sketch_de10.vhdl" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/accel_sketch_de10.vhdl" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1541614200281 "|accel_sketch_de10|accel_sketch:IP|accel_sketch_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|altsyncram_9f11:fifo_ram|ram_block11a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "accel_sketch:IP\|accel_sketch_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|altsyncram_9f11:fifo_ram\|q_b\[25\] " "Synthesized away node \"accel_sketch:IP\|accel_sketch_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|altsyncram_9f11:fifo_ram\|q_b\[25\]\"" {  } { { "db/altsyncram_9f11.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/altsyncram_9f11.tdf" 789 2 0 } } { "db/dcfifo_d7j1.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/dcfifo_d7j1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "synthesis/submodules/accel_sketch_video_dual_clock_buffer_0.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_video_dual_clock_buffer_0.v" 155 0 0 } } { "synthesis/accel_sketch.vhd" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/accel_sketch.vhd" 959 0 0 } } { "accel_sketch_de10.vhdl" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/accel_sketch_de10.vhdl" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1541614200281 "|accel_sketch_de10|accel_sketch:IP|accel_sketch_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|altsyncram_9f11:fifo_ram|ram_block11a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "accel_sketch:IP\|accel_sketch_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|altsyncram_9f11:fifo_ram\|q_b\[26\] " "Synthesized away node \"accel_sketch:IP\|accel_sketch_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|altsyncram_9f11:fifo_ram\|q_b\[26\]\"" {  } { { "db/altsyncram_9f11.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/altsyncram_9f11.tdf" 819 2 0 } } { "db/dcfifo_d7j1.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/dcfifo_d7j1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "synthesis/submodules/accel_sketch_video_dual_clock_buffer_0.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_video_dual_clock_buffer_0.v" 155 0 0 } } { "synthesis/accel_sketch.vhd" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/accel_sketch.vhd" 959 0 0 } } { "accel_sketch_de10.vhdl" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/accel_sketch_de10.vhdl" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1541614200281 "|accel_sketch_de10|accel_sketch:IP|accel_sketch_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|altsyncram_9f11:fifo_ram|ram_block11a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "accel_sketch:IP\|accel_sketch_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|altsyncram_9f11:fifo_ram\|q_b\[27\] " "Synthesized away node \"accel_sketch:IP\|accel_sketch_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_d7j1:auto_generated\|altsyncram_9f11:fifo_ram\|q_b\[27\]\"" {  } { { "db/altsyncram_9f11.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/altsyncram_9f11.tdf" 849 2 0 } } { "db/dcfifo_d7j1.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/dcfifo_d7j1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "synthesis/submodules/accel_sketch_video_dual_clock_buffer_0.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_video_dual_clock_buffer_0.v" 155 0 0 } } { "synthesis/accel_sketch.vhd" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/accel_sketch.vhd" 959 0 0 } } { "accel_sketch_de10.vhdl" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/accel_sketch_de10.vhdl" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1541614200281 "|accel_sketch_de10|accel_sketch:IP|accel_sketch_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|altsyncram_9f11:fifo_ram|ram_block11a27"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1541614200281 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1541614200281 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "accel_sketch:IP\|accel_sketch_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_2t21:auto_generated\|a_dpfifo_lk21:dpfifo\|altsyncram_r7b1:FIFOram\|q_b\[0\] " "Synthesized away node \"accel_sketch:IP\|accel_sketch_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_2t21:auto_generated\|a_dpfifo_lk21:dpfifo\|altsyncram_r7b1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_r7b1.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/altsyncram_r7b1.tdf" 37 2 0 } } { "db/a_dpfifo_lk21.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/a_dpfifo_lk21.tdf" 44 2 0 } } { "db/scfifo_2t21.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/scfifo_2t21.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 297 0 0 } } { "synthesis/submodules/accel_sketch_video_scaler_0.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_video_scaler_0.v" 177 0 0 } } { "synthesis/accel_sketch.vhd" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/accel_sketch.vhd" 1018 0 0 } } { "accel_sketch_de10.vhdl" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/accel_sketch_de10.vhdl" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1541614200292 "|accel_sketch_de10|accel_sketch:IP|accel_sketch_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_2t21:auto_generated|a_dpfifo_lk21:dpfifo|altsyncram_r7b1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "accel_sketch:IP\|accel_sketch_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_2t21:auto_generated\|a_dpfifo_lk21:dpfifo\|altsyncram_r7b1:FIFOram\|q_b\[1\] " "Synthesized away node \"accel_sketch:IP\|accel_sketch_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_2t21:auto_generated\|a_dpfifo_lk21:dpfifo\|altsyncram_r7b1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_r7b1.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/altsyncram_r7b1.tdf" 67 2 0 } } { "db/a_dpfifo_lk21.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/a_dpfifo_lk21.tdf" 44 2 0 } } { "db/scfifo_2t21.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/scfifo_2t21.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 297 0 0 } } { "synthesis/submodules/accel_sketch_video_scaler_0.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_video_scaler_0.v" 177 0 0 } } { "synthesis/accel_sketch.vhd" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/accel_sketch.vhd" 1018 0 0 } } { "accel_sketch_de10.vhdl" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/accel_sketch_de10.vhdl" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1541614200292 "|accel_sketch_de10|accel_sketch:IP|accel_sketch_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_2t21:auto_generated|a_dpfifo_lk21:dpfifo|altsyncram_r7b1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "accel_sketch:IP\|accel_sketch_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_2t21:auto_generated\|a_dpfifo_lk21:dpfifo\|altsyncram_r7b1:FIFOram\|q_b\[2\] " "Synthesized away node \"accel_sketch:IP\|accel_sketch_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_2t21:auto_generated\|a_dpfifo_lk21:dpfifo\|altsyncram_r7b1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_r7b1.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/altsyncram_r7b1.tdf" 97 2 0 } } { "db/a_dpfifo_lk21.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/a_dpfifo_lk21.tdf" 44 2 0 } } { "db/scfifo_2t21.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/scfifo_2t21.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 297 0 0 } } { "synthesis/submodules/accel_sketch_video_scaler_0.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_video_scaler_0.v" 177 0 0 } } { "synthesis/accel_sketch.vhd" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/accel_sketch.vhd" 1018 0 0 } } { "accel_sketch_de10.vhdl" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/accel_sketch_de10.vhdl" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1541614200292 "|accel_sketch_de10|accel_sketch:IP|accel_sketch_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_2t21:auto_generated|a_dpfifo_lk21:dpfifo|altsyncram_r7b1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "accel_sketch:IP\|accel_sketch_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_2t21:auto_generated\|a_dpfifo_lk21:dpfifo\|altsyncram_r7b1:FIFOram\|q_b\[3\] " "Synthesized away node \"accel_sketch:IP\|accel_sketch_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_2t21:auto_generated\|a_dpfifo_lk21:dpfifo\|altsyncram_r7b1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_r7b1.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/altsyncram_r7b1.tdf" 127 2 0 } } { "db/a_dpfifo_lk21.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/a_dpfifo_lk21.tdf" 44 2 0 } } { "db/scfifo_2t21.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/scfifo_2t21.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 297 0 0 } } { "synthesis/submodules/accel_sketch_video_scaler_0.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_video_scaler_0.v" 177 0 0 } } { "synthesis/accel_sketch.vhd" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/accel_sketch.vhd" 1018 0 0 } } { "accel_sketch_de10.vhdl" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/accel_sketch_de10.vhdl" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1541614200292 "|accel_sketch_de10|accel_sketch:IP|accel_sketch_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_2t21:auto_generated|a_dpfifo_lk21:dpfifo|altsyncram_r7b1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "accel_sketch:IP\|accel_sketch_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_2t21:auto_generated\|a_dpfifo_lk21:dpfifo\|altsyncram_r7b1:FIFOram\|q_b\[4\] " "Synthesized away node \"accel_sketch:IP\|accel_sketch_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_2t21:auto_generated\|a_dpfifo_lk21:dpfifo\|altsyncram_r7b1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_r7b1.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/altsyncram_r7b1.tdf" 157 2 0 } } { "db/a_dpfifo_lk21.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/a_dpfifo_lk21.tdf" 44 2 0 } } { "db/scfifo_2t21.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/scfifo_2t21.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 297 0 0 } } { "synthesis/submodules/accel_sketch_video_scaler_0.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_video_scaler_0.v" 177 0 0 } } { "synthesis/accel_sketch.vhd" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/accel_sketch.vhd" 1018 0 0 } } { "accel_sketch_de10.vhdl" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/accel_sketch_de10.vhdl" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1541614200292 "|accel_sketch_de10|accel_sketch:IP|accel_sketch_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_2t21:auto_generated|a_dpfifo_lk21:dpfifo|altsyncram_r7b1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "accel_sketch:IP\|accel_sketch_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_2t21:auto_generated\|a_dpfifo_lk21:dpfifo\|altsyncram_r7b1:FIFOram\|q_b\[5\] " "Synthesized away node \"accel_sketch:IP\|accel_sketch_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_2t21:auto_generated\|a_dpfifo_lk21:dpfifo\|altsyncram_r7b1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_r7b1.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/altsyncram_r7b1.tdf" 187 2 0 } } { "db/a_dpfifo_lk21.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/a_dpfifo_lk21.tdf" 44 2 0 } } { "db/scfifo_2t21.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/scfifo_2t21.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 297 0 0 } } { "synthesis/submodules/accel_sketch_video_scaler_0.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_video_scaler_0.v" 177 0 0 } } { "synthesis/accel_sketch.vhd" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/accel_sketch.vhd" 1018 0 0 } } { "accel_sketch_de10.vhdl" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/accel_sketch_de10.vhdl" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1541614200292 "|accel_sketch_de10|accel_sketch:IP|accel_sketch_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_2t21:auto_generated|a_dpfifo_lk21:dpfifo|altsyncram_r7b1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "accel_sketch:IP\|accel_sketch_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_2t21:auto_generated\|a_dpfifo_lk21:dpfifo\|altsyncram_r7b1:FIFOram\|q_b\[10\] " "Synthesized away node \"accel_sketch:IP\|accel_sketch_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_2t21:auto_generated\|a_dpfifo_lk21:dpfifo\|altsyncram_r7b1:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_r7b1.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/altsyncram_r7b1.tdf" 337 2 0 } } { "db/a_dpfifo_lk21.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/a_dpfifo_lk21.tdf" 44 2 0 } } { "db/scfifo_2t21.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/scfifo_2t21.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 297 0 0 } } { "synthesis/submodules/accel_sketch_video_scaler_0.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_video_scaler_0.v" 177 0 0 } } { "synthesis/accel_sketch.vhd" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/accel_sketch.vhd" 1018 0 0 } } { "accel_sketch_de10.vhdl" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/accel_sketch_de10.vhdl" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1541614200292 "|accel_sketch_de10|accel_sketch:IP|accel_sketch_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_2t21:auto_generated|a_dpfifo_lk21:dpfifo|altsyncram_r7b1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "accel_sketch:IP\|accel_sketch_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_2t21:auto_generated\|a_dpfifo_lk21:dpfifo\|altsyncram_r7b1:FIFOram\|q_b\[11\] " "Synthesized away node \"accel_sketch:IP\|accel_sketch_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_2t21:auto_generated\|a_dpfifo_lk21:dpfifo\|altsyncram_r7b1:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_r7b1.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/altsyncram_r7b1.tdf" 367 2 0 } } { "db/a_dpfifo_lk21.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/a_dpfifo_lk21.tdf" 44 2 0 } } { "db/scfifo_2t21.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/scfifo_2t21.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 297 0 0 } } { "synthesis/submodules/accel_sketch_video_scaler_0.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_video_scaler_0.v" 177 0 0 } } { "synthesis/accel_sketch.vhd" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/accel_sketch.vhd" 1018 0 0 } } { "accel_sketch_de10.vhdl" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/accel_sketch_de10.vhdl" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1541614200292 "|accel_sketch_de10|accel_sketch:IP|accel_sketch_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_2t21:auto_generated|a_dpfifo_lk21:dpfifo|altsyncram_r7b1:FIFOram|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "accel_sketch:IP\|accel_sketch_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_2t21:auto_generated\|a_dpfifo_lk21:dpfifo\|altsyncram_r7b1:FIFOram\|q_b\[12\] " "Synthesized away node \"accel_sketch:IP\|accel_sketch_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_2t21:auto_generated\|a_dpfifo_lk21:dpfifo\|altsyncram_r7b1:FIFOram\|q_b\[12\]\"" {  } { { "db/altsyncram_r7b1.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/altsyncram_r7b1.tdf" 397 2 0 } } { "db/a_dpfifo_lk21.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/a_dpfifo_lk21.tdf" 44 2 0 } } { "db/scfifo_2t21.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/scfifo_2t21.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 297 0 0 } } { "synthesis/submodules/accel_sketch_video_scaler_0.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_video_scaler_0.v" 177 0 0 } } { "synthesis/accel_sketch.vhd" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/accel_sketch.vhd" 1018 0 0 } } { "accel_sketch_de10.vhdl" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/accel_sketch_de10.vhdl" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1541614200292 "|accel_sketch_de10|accel_sketch:IP|accel_sketch_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_2t21:auto_generated|a_dpfifo_lk21:dpfifo|altsyncram_r7b1:FIFOram|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "accel_sketch:IP\|accel_sketch_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_2t21:auto_generated\|a_dpfifo_lk21:dpfifo\|altsyncram_r7b1:FIFOram\|q_b\[13\] " "Synthesized away node \"accel_sketch:IP\|accel_sketch_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_2t21:auto_generated\|a_dpfifo_lk21:dpfifo\|altsyncram_r7b1:FIFOram\|q_b\[13\]\"" {  } { { "db/altsyncram_r7b1.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/altsyncram_r7b1.tdf" 427 2 0 } } { "db/a_dpfifo_lk21.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/a_dpfifo_lk21.tdf" 44 2 0 } } { "db/scfifo_2t21.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/scfifo_2t21.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 297 0 0 } } { "synthesis/submodules/accel_sketch_video_scaler_0.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_video_scaler_0.v" 177 0 0 } } { "synthesis/accel_sketch.vhd" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/accel_sketch.vhd" 1018 0 0 } } { "accel_sketch_de10.vhdl" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/accel_sketch_de10.vhdl" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1541614200292 "|accel_sketch_de10|accel_sketch:IP|accel_sketch_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_2t21:auto_generated|a_dpfifo_lk21:dpfifo|altsyncram_r7b1:FIFOram|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "accel_sketch:IP\|accel_sketch_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_2t21:auto_generated\|a_dpfifo_lk21:dpfifo\|altsyncram_r7b1:FIFOram\|q_b\[14\] " "Synthesized away node \"accel_sketch:IP\|accel_sketch_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_2t21:auto_generated\|a_dpfifo_lk21:dpfifo\|altsyncram_r7b1:FIFOram\|q_b\[14\]\"" {  } { { "db/altsyncram_r7b1.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/altsyncram_r7b1.tdf" 457 2 0 } } { "db/a_dpfifo_lk21.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/a_dpfifo_lk21.tdf" 44 2 0 } } { "db/scfifo_2t21.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/scfifo_2t21.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 297 0 0 } } { "synthesis/submodules/accel_sketch_video_scaler_0.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_video_scaler_0.v" 177 0 0 } } { "synthesis/accel_sketch.vhd" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/accel_sketch.vhd" 1018 0 0 } } { "accel_sketch_de10.vhdl" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/accel_sketch_de10.vhdl" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1541614200292 "|accel_sketch_de10|accel_sketch:IP|accel_sketch_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_2t21:auto_generated|a_dpfifo_lk21:dpfifo|altsyncram_r7b1:FIFOram|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "accel_sketch:IP\|accel_sketch_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_2t21:auto_generated\|a_dpfifo_lk21:dpfifo\|altsyncram_r7b1:FIFOram\|q_b\[15\] " "Synthesized away node \"accel_sketch:IP\|accel_sketch_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_2t21:auto_generated\|a_dpfifo_lk21:dpfifo\|altsyncram_r7b1:FIFOram\|q_b\[15\]\"" {  } { { "db/altsyncram_r7b1.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/altsyncram_r7b1.tdf" 487 2 0 } } { "db/a_dpfifo_lk21.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/a_dpfifo_lk21.tdf" 44 2 0 } } { "db/scfifo_2t21.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/scfifo_2t21.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 297 0 0 } } { "synthesis/submodules/accel_sketch_video_scaler_0.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_video_scaler_0.v" 177 0 0 } } { "synthesis/accel_sketch.vhd" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/accel_sketch.vhd" 1018 0 0 } } { "accel_sketch_de10.vhdl" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/accel_sketch_de10.vhdl" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1541614200292 "|accel_sketch_de10|accel_sketch:IP|accel_sketch_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_2t21:auto_generated|a_dpfifo_lk21:dpfifo|altsyncram_r7b1:FIFOram|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "accel_sketch:IP\|accel_sketch_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_2t21:auto_generated\|a_dpfifo_lk21:dpfifo\|altsyncram_r7b1:FIFOram\|q_b\[20\] " "Synthesized away node \"accel_sketch:IP\|accel_sketch_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_2t21:auto_generated\|a_dpfifo_lk21:dpfifo\|altsyncram_r7b1:FIFOram\|q_b\[20\]\"" {  } { { "db/altsyncram_r7b1.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/altsyncram_r7b1.tdf" 637 2 0 } } { "db/a_dpfifo_lk21.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/a_dpfifo_lk21.tdf" 44 2 0 } } { "db/scfifo_2t21.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/scfifo_2t21.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 297 0 0 } } { "synthesis/submodules/accel_sketch_video_scaler_0.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_video_scaler_0.v" 177 0 0 } } { "synthesis/accel_sketch.vhd" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/accel_sketch.vhd" 1018 0 0 } } { "accel_sketch_de10.vhdl" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/accel_sketch_de10.vhdl" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1541614200292 "|accel_sketch_de10|accel_sketch:IP|accel_sketch_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_2t21:auto_generated|a_dpfifo_lk21:dpfifo|altsyncram_r7b1:FIFOram|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "accel_sketch:IP\|accel_sketch_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_2t21:auto_generated\|a_dpfifo_lk21:dpfifo\|altsyncram_r7b1:FIFOram\|q_b\[21\] " "Synthesized away node \"accel_sketch:IP\|accel_sketch_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_2t21:auto_generated\|a_dpfifo_lk21:dpfifo\|altsyncram_r7b1:FIFOram\|q_b\[21\]\"" {  } { { "db/altsyncram_r7b1.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/altsyncram_r7b1.tdf" 667 2 0 } } { "db/a_dpfifo_lk21.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/a_dpfifo_lk21.tdf" 44 2 0 } } { "db/scfifo_2t21.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/scfifo_2t21.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 297 0 0 } } { "synthesis/submodules/accel_sketch_video_scaler_0.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_video_scaler_0.v" 177 0 0 } } { "synthesis/accel_sketch.vhd" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/accel_sketch.vhd" 1018 0 0 } } { "accel_sketch_de10.vhdl" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/accel_sketch_de10.vhdl" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1541614200292 "|accel_sketch_de10|accel_sketch:IP|accel_sketch_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_2t21:auto_generated|a_dpfifo_lk21:dpfifo|altsyncram_r7b1:FIFOram|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "accel_sketch:IP\|accel_sketch_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_2t21:auto_generated\|a_dpfifo_lk21:dpfifo\|altsyncram_r7b1:FIFOram\|q_b\[22\] " "Synthesized away node \"accel_sketch:IP\|accel_sketch_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_2t21:auto_generated\|a_dpfifo_lk21:dpfifo\|altsyncram_r7b1:FIFOram\|q_b\[22\]\"" {  } { { "db/altsyncram_r7b1.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/altsyncram_r7b1.tdf" 697 2 0 } } { "db/a_dpfifo_lk21.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/a_dpfifo_lk21.tdf" 44 2 0 } } { "db/scfifo_2t21.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/scfifo_2t21.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 297 0 0 } } { "synthesis/submodules/accel_sketch_video_scaler_0.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_video_scaler_0.v" 177 0 0 } } { "synthesis/accel_sketch.vhd" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/accel_sketch.vhd" 1018 0 0 } } { "accel_sketch_de10.vhdl" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/accel_sketch_de10.vhdl" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1541614200292 "|accel_sketch_de10|accel_sketch:IP|accel_sketch_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_2t21:auto_generated|a_dpfifo_lk21:dpfifo|altsyncram_r7b1:FIFOram|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "accel_sketch:IP\|accel_sketch_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_2t21:auto_generated\|a_dpfifo_lk21:dpfifo\|altsyncram_r7b1:FIFOram\|q_b\[23\] " "Synthesized away node \"accel_sketch:IP\|accel_sketch_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_2t21:auto_generated\|a_dpfifo_lk21:dpfifo\|altsyncram_r7b1:FIFOram\|q_b\[23\]\"" {  } { { "db/altsyncram_r7b1.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/altsyncram_r7b1.tdf" 727 2 0 } } { "db/a_dpfifo_lk21.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/a_dpfifo_lk21.tdf" 44 2 0 } } { "db/scfifo_2t21.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/scfifo_2t21.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 297 0 0 } } { "synthesis/submodules/accel_sketch_video_scaler_0.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_video_scaler_0.v" 177 0 0 } } { "synthesis/accel_sketch.vhd" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/accel_sketch.vhd" 1018 0 0 } } { "accel_sketch_de10.vhdl" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/accel_sketch_de10.vhdl" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1541614200292 "|accel_sketch_de10|accel_sketch:IP|accel_sketch_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_2t21:auto_generated|a_dpfifo_lk21:dpfifo|altsyncram_r7b1:FIFOram|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "accel_sketch:IP\|accel_sketch_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_2t21:auto_generated\|a_dpfifo_lk21:dpfifo\|altsyncram_r7b1:FIFOram\|q_b\[24\] " "Synthesized away node \"accel_sketch:IP\|accel_sketch_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_2t21:auto_generated\|a_dpfifo_lk21:dpfifo\|altsyncram_r7b1:FIFOram\|q_b\[24\]\"" {  } { { "db/altsyncram_r7b1.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/altsyncram_r7b1.tdf" 757 2 0 } } { "db/a_dpfifo_lk21.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/a_dpfifo_lk21.tdf" 44 2 0 } } { "db/scfifo_2t21.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/scfifo_2t21.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 297 0 0 } } { "synthesis/submodules/accel_sketch_video_scaler_0.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_video_scaler_0.v" 177 0 0 } } { "synthesis/accel_sketch.vhd" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/accel_sketch.vhd" 1018 0 0 } } { "accel_sketch_de10.vhdl" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/accel_sketch_de10.vhdl" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1541614200292 "|accel_sketch_de10|accel_sketch:IP|accel_sketch_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_2t21:auto_generated|a_dpfifo_lk21:dpfifo|altsyncram_r7b1:FIFOram|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "accel_sketch:IP\|accel_sketch_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_2t21:auto_generated\|a_dpfifo_lk21:dpfifo\|altsyncram_r7b1:FIFOram\|q_b\[25\] " "Synthesized away node \"accel_sketch:IP\|accel_sketch_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_2t21:auto_generated\|a_dpfifo_lk21:dpfifo\|altsyncram_r7b1:FIFOram\|q_b\[25\]\"" {  } { { "db/altsyncram_r7b1.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/altsyncram_r7b1.tdf" 787 2 0 } } { "db/a_dpfifo_lk21.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/a_dpfifo_lk21.tdf" 44 2 0 } } { "db/scfifo_2t21.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/scfifo_2t21.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 297 0 0 } } { "synthesis/submodules/accel_sketch_video_scaler_0.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_video_scaler_0.v" 177 0 0 } } { "synthesis/accel_sketch.vhd" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/accel_sketch.vhd" 1018 0 0 } } { "accel_sketch_de10.vhdl" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/accel_sketch_de10.vhdl" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1541614200292 "|accel_sketch_de10|accel_sketch:IP|accel_sketch_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_2t21:auto_generated|a_dpfifo_lk21:dpfifo|altsyncram_r7b1:FIFOram|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "accel_sketch:IP\|accel_sketch_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_2t21:auto_generated\|a_dpfifo_lk21:dpfifo\|altsyncram_r7b1:FIFOram\|q_b\[31\] " "Synthesized away node \"accel_sketch:IP\|accel_sketch_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_2t21:auto_generated\|a_dpfifo_lk21:dpfifo\|altsyncram_r7b1:FIFOram\|q_b\[31\]\"" {  } { { "db/altsyncram_r7b1.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/altsyncram_r7b1.tdf" 967 2 0 } } { "db/a_dpfifo_lk21.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/a_dpfifo_lk21.tdf" 44 2 0 } } { "db/scfifo_2t21.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/scfifo_2t21.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 297 0 0 } } { "synthesis/submodules/accel_sketch_video_scaler_0.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_video_scaler_0.v" 177 0 0 } } { "synthesis/accel_sketch.vhd" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/accel_sketch.vhd" 1018 0 0 } } { "accel_sketch_de10.vhdl" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/accel_sketch_de10.vhdl" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1541614200292 "|accel_sketch_de10|accel_sketch:IP|accel_sketch_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_2t21:auto_generated|a_dpfifo_lk21:dpfifo|altsyncram_r7b1:FIFOram|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "accel_sketch:IP\|accel_sketch_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer\|scfifo_ff91:auto_generated\|a_dpfifo_4731:dpfifo\|altsyncram_58b1:FIFOram\|q_b\[0\] " "Synthesized away node \"accel_sketch:IP\|accel_sketch_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer\|scfifo_ff91:auto_generated\|a_dpfifo_4731:dpfifo\|altsyncram_58b1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_58b1.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/altsyncram_58b1.tdf" 37 2 0 } } { "db/a_dpfifo_4731.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/a_dpfifo_4731.tdf" 45 2 0 } } { "db/scfifo_ff91.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/scfifo_ff91.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "synthesis/submodules/accel_sketch_video_pixel_buffer_dma_0.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_video_pixel_buffer_dma_0.v" 396 0 0 } } { "synthesis/accel_sketch.vhd" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/accel_sketch.vhd" 977 0 0 } } { "accel_sketch_de10.vhdl" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/accel_sketch_de10.vhdl" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1541614200292 "|accel_sketch_de10|accel_sketch:IP|accel_sketch_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0|scfifo:Image_Buffer|scfifo_ff91:auto_generated|a_dpfifo_4731:dpfifo|altsyncram_58b1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "accel_sketch:IP\|accel_sketch_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer\|scfifo_ff91:auto_generated\|a_dpfifo_4731:dpfifo\|altsyncram_58b1:FIFOram\|q_b\[5\] " "Synthesized away node \"accel_sketch:IP\|accel_sketch_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer\|scfifo_ff91:auto_generated\|a_dpfifo_4731:dpfifo\|altsyncram_58b1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_58b1.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/altsyncram_58b1.tdf" 187 2 0 } } { "db/a_dpfifo_4731.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/a_dpfifo_4731.tdf" 45 2 0 } } { "db/scfifo_ff91.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/scfifo_ff91.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "synthesis/submodules/accel_sketch_video_pixel_buffer_dma_0.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_video_pixel_buffer_dma_0.v" 396 0 0 } } { "synthesis/accel_sketch.vhd" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/accel_sketch.vhd" 977 0 0 } } { "accel_sketch_de10.vhdl" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/accel_sketch_de10.vhdl" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1541614200292 "|accel_sketch_de10|accel_sketch:IP|accel_sketch_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0|scfifo:Image_Buffer|scfifo_ff91:auto_generated|a_dpfifo_4731:dpfifo|altsyncram_58b1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "accel_sketch:IP\|accel_sketch_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer\|scfifo_ff91:auto_generated\|a_dpfifo_4731:dpfifo\|altsyncram_58b1:FIFOram\|q_b\[6\] " "Synthesized away node \"accel_sketch:IP\|accel_sketch_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer\|scfifo_ff91:auto_generated\|a_dpfifo_4731:dpfifo\|altsyncram_58b1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_58b1.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/altsyncram_58b1.tdf" 217 2 0 } } { "db/a_dpfifo_4731.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/a_dpfifo_4731.tdf" 45 2 0 } } { "db/scfifo_ff91.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/scfifo_ff91.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "synthesis/submodules/accel_sketch_video_pixel_buffer_dma_0.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_video_pixel_buffer_dma_0.v" 396 0 0 } } { "synthesis/accel_sketch.vhd" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/accel_sketch.vhd" 977 0 0 } } { "accel_sketch_de10.vhdl" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/accel_sketch_de10.vhdl" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1541614200292 "|accel_sketch_de10|accel_sketch:IP|accel_sketch_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0|scfifo:Image_Buffer|scfifo_ff91:auto_generated|a_dpfifo_4731:dpfifo|altsyncram_58b1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "accel_sketch:IP\|accel_sketch_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer\|scfifo_ff91:auto_generated\|a_dpfifo_4731:dpfifo\|altsyncram_58b1:FIFOram\|q_b\[11\] " "Synthesized away node \"accel_sketch:IP\|accel_sketch_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer\|scfifo_ff91:auto_generated\|a_dpfifo_4731:dpfifo\|altsyncram_58b1:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_58b1.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/altsyncram_58b1.tdf" 367 2 0 } } { "db/a_dpfifo_4731.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/a_dpfifo_4731.tdf" 45 2 0 } } { "db/scfifo_ff91.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/scfifo_ff91.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "synthesis/submodules/accel_sketch_video_pixel_buffer_dma_0.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_video_pixel_buffer_dma_0.v" 396 0 0 } } { "synthesis/accel_sketch.vhd" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/accel_sketch.vhd" 977 0 0 } } { "accel_sketch_de10.vhdl" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/accel_sketch_de10.vhdl" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1541614200292 "|accel_sketch_de10|accel_sketch:IP|accel_sketch_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0|scfifo:Image_Buffer|scfifo_ff91:auto_generated|a_dpfifo_4731:dpfifo|altsyncram_58b1:FIFOram|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "accel_sketch:IP\|accel_sketch_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer\|scfifo_ff91:auto_generated\|a_dpfifo_4731:dpfifo\|altsyncram_58b1:FIFOram\|q_b\[17\] " "Synthesized away node \"accel_sketch:IP\|accel_sketch_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer\|scfifo_ff91:auto_generated\|a_dpfifo_4731:dpfifo\|altsyncram_58b1:FIFOram\|q_b\[17\]\"" {  } { { "db/altsyncram_58b1.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/altsyncram_58b1.tdf" 547 2 0 } } { "db/a_dpfifo_4731.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/a_dpfifo_4731.tdf" 45 2 0 } } { "db/scfifo_ff91.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/scfifo_ff91.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "synthesis/submodules/accel_sketch_video_pixel_buffer_dma_0.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_video_pixel_buffer_dma_0.v" 396 0 0 } } { "synthesis/accel_sketch.vhd" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/accel_sketch.vhd" 977 0 0 } } { "accel_sketch_de10.vhdl" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/accel_sketch_de10.vhdl" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1541614200292 "|accel_sketch_de10|accel_sketch:IP|accel_sketch_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0|scfifo:Image_Buffer|scfifo_ff91:auto_generated|a_dpfifo_4731:dpfifo|altsyncram_58b1:FIFOram|ram_block1a17"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1541614200292 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1541614200292 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo\|mem " "RAM logic \"accel_sketch:IP\|accel_sketch_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "synthesis/submodules/altera_avalon_sc_fifo.v" "mem" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/altera_avalon_sc_fifo.v" 108 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1541614203326 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1541614203326 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_mult_cell:the_accel_sketch_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_mult_cell:the_accel_sketch_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1541614207002 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_mult_cell:the_accel_sketch_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_mult_cell:the_accel_sketch_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1541614207002 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_mult_cell:the_accel_sketch_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_mult_cell:the_accel_sketch_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1541614207002 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1541614207002 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_mult_cell:the_accel_sketch_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_mult_cell:the_accel_sketch_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541614207135 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_mult_cell:the_accel_sketch_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_mult_cell:the_accel_sketch_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541614207135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541614207135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 34 " "Parameter \"LPM_WIDTHP\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541614207135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 34 " "Parameter \"LPM_WIDTHR\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541614207135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541614207135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541614207135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541614207135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541614207135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541614207135 ""}  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1541614207135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_9401.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_9401.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_9401 " "Found entity 1: mult_9401" {  } { { "db/mult_9401.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/mult_9401.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541614207206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541614207206 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_mult_cell:the_accel_sketch_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_mult_cell:the_accel_sketch_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541614207267 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_mult_cell:the_accel_sketch_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"accel_sketch:IP\|accel_sketch_nios2_gen2_0:nios2_gen2_0\|accel_sketch_nios2_gen2_0_cpu:cpu\|accel_sketch_nios2_gen2_0_cpu_mult_cell:the_accel_sketch_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541614207267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541614207267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541614207267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541614207267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541614207267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541614207267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541614207267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541614207267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541614207267 ""}  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1541614207267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_9b01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_9b01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_9b01 " "Found entity 1: mult_9b01" {  } { { "db/mult_9b01.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/db/mult_9b01.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541614207339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541614207339 ""}
{ "Warning" "WSGN_USE_OPENCORE_PLUS" "" "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" { { "Warning" "WSGN_FOUND_OCP_CORE" "Nios II Processor (6AF7_00A2) " "\"Nios II Processor (6AF7_00A2)\" will use the Intel FPGA IP Evaluation Mode feature" {  } {  } 0 12190 "\"%1!s!\" will use the Intel FPGA IP Evaluation Mode feature" 0 0 "Design Software" 0 -1 1541614208798 ""}  } {  } 0 12188 "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" 0 0 "Analysis & Synthesis" 0 -1 1541614208798 ""}
{ "Warning" "WSCI_OPENCORE_USER_MSG_ROOT" "" "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" { { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "Nios II Processor " "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature Nios II Processor" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The reset input will be asserted when the evaluation time expires " "The reset input will be asserted when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1541614208861 ""}  } {  } 0 265073 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature %1!s!" 0 0 "Design Software" 0 -1 1541614208861 ""}  } {  } 0 265072 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" 0 0 "Analysis & Synthesis" 0 -1 1541614208861 ""}
{ "Warning" "WSCI_OPENCORE_HARD_TIMEOUT_INFO" "1 hour " "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in 1 hour after device is programmed" {  } {  } 0 265069 "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in %1!s! after device is programmed" 0 0 "Analysis & Synthesis" 0 -1 1541614208862 ""}
{ "Info" "ISCI_OPENCORE_SOFT_TIMEOUT_INF_INFO" "" "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" {  } {  } 0 265071 "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" 0 0 "Analysis & Synthesis" 0 -1 1541614208862 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "8 " "8 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1541614208884 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "synthesis/submodules/accel_sketch_new_sdram_controller_0.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_new_sdram_controller_0.v" 442 -1 0 } } { "synthesis/submodules/accel_sketch_new_sdram_controller_0.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_new_sdram_controller_0.v" 356 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 210 -1 0 } } { "synthesis/submodules/accel_sketch_new_sdram_controller_0.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_new_sdram_controller_0.v" 306 -1 0 } } { "synthesis/submodules/accel_sketch_jtag_uart_0.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_jtag_uart_0.v" 352 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/altera_merlin_slave_translator.sv" 294 -1 0 } } { "synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" 7672 -1 0 } } { "synthesis/submodules/accel_sketch_jtag_uart_0.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_jtag_uart_0.v" 398 -1 0 } } { "synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" 2618 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 211 -1 0 } } { "synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/altera_avalon_sc_fifo.v" 123 -1 0 } } { "synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" 5924 -1 0 } } { "synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" 7681 -1 0 } } { "synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" 4045 -1 0 } } { "synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_nios2_gen2_0_cpu.v" 5843 -1 0 } } { "synthesis/submodules/accel_sketch_altpll_0.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/synthesis/submodules/accel_sketch_altpll_0.v" 276 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1541614209157 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1541614209157 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "accel_sketch_de10.vhdl" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/accel_sketch_de10.vhdl" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1541614212114 "|accel_sketch_de10|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[7\] VCC " "Pin \"HEX0\[7\]\" is stuck at VCC" {  } { { "accel_sketch_de10.vhdl" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/accel_sketch_de10.vhdl" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1541614212114 "|accel_sketch_de10|HEX0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[7\] VCC " "Pin \"HEX1\[7\]\" is stuck at VCC" {  } { { "accel_sketch_de10.vhdl" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/accel_sketch_de10.vhdl" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1541614212114 "|accel_sketch_de10|HEX1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[7\] VCC " "Pin \"HEX2\[7\]\" is stuck at VCC" {  } { { "accel_sketch_de10.vhdl" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/accel_sketch_de10.vhdl" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1541614212114 "|accel_sketch_de10|HEX2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[7\] VCC " "Pin \"HEX3\[7\]\" is stuck at VCC" {  } { { "accel_sketch_de10.vhdl" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/accel_sketch_de10.vhdl" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1541614212114 "|accel_sketch_de10|HEX3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[7\] VCC " "Pin \"HEX4\[7\]\" is stuck at VCC" {  } { { "accel_sketch_de10.vhdl" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/accel_sketch_de10.vhdl" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1541614212114 "|accel_sketch_de10|HEX4[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[7\] VCC " "Pin \"HEX5\[7\]\" is stuck at VCC" {  } { { "accel_sketch_de10.vhdl" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/accel_sketch_de10.vhdl" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1541614212114 "|accel_sketch_de10|HEX5[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1541614212114 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541614212573 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "615 " "615 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1541614216786 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "pzdyqx:nabboc " "Timing-Driven Synthesis is running on partition \"pzdyqx:nabboc\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541614217138 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 386 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1541614217512 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1541614217512 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541614217723 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE10_Lite 185 " "Ignored 185 assignments for entity \"DE10_Lite\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[0\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[0\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541614218168 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[10\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[10\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541614218168 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[11\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[11\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541614218168 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[12\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[12\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541614218168 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[13\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[13\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541614218168 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[14\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[14\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541614218168 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[15\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[15\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541614218168 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[1\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[1\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541614218168 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[2\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[2\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541614218168 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[3\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[3\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541614218168 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[4\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[4\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541614218168 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[5\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[5\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541614218168 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[6\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[6\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541614218168 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[7\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[7\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541614218168 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[8\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[8\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541614218168 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[9\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[9\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541614218168 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_RESET_N -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_RESET_N -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541614218168 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK2_50 -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK2_50 -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541614218168 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK_50 -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK_50 -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541614218168 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK_ADC_10 -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK_ADC_10 -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541614218168 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[0\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[0\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541614218168 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[10\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[10\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541614218168 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[11\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[11\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541614218168 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[12\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[12\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541614218168 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[1\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[1\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541614218168 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[2\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[2\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541614218168 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[3\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[3\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541614218168 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[4\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[4\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541614218168 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[5\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[5\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541614218168 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[6\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[6\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541614218168 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[7\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[7\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541614218168 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[8\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[8\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541614218168 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[9\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[9\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541614218168 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_BA\[0\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_BA\[0\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541614218168 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_BA\[1\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_BA\[1\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541614218168 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CAS_N -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CAS_N -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541614218168 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CKE -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CKE -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541614218168 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CLK -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CLK -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541614218168 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CS_N -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CS_N -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541614218168 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[0\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[0\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541614218168 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[10\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[10\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541614218168 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[11\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[11\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541614218168 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[12\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[12\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541614218168 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[13\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[13\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541614218168 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[14\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[14\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541614218168 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[15\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[15\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541614218168 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[1\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[1\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541614218168 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[2\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[2\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541614218168 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[3\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[3\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541614218168 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[4\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[4\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541614218168 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[5\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[5\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541614218168 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[6\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[6\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541614218168 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[7\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[7\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541614218168 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[8\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[8\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541614218168 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[9\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[9\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541614218168 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_LDQM -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_LDQM -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541614218168 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_RAS_N -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_RAS_N -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541614218168 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_UDQM -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_UDQM -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541614218168 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_WE_N -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_WE_N -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541614218168 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[0\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[0\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541614218168 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[10\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[10\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541614218168 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[11\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[11\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541614218168 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[12\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[12\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541614218168 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[13\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[13\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541614218168 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[14\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[14\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541614218168 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[15\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[15\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541614218168 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[16\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[16\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541614218168 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[17\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[17\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541614218168 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[18\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[18\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541614218168 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[19\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[19\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541614218168 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[1\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[1\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541614218168 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[20\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[20\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541614218168 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[21\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[21\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541614218168 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[22\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[22\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541614218168 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[23\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[23\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541614218168 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[24\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[24\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541614218168 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[25\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[25\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541614218168 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[26\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[26\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541614218168 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[27\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[27\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541614218168 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[28\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[28\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541614218168 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[29\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[29\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541614218168 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[2\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[2\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541614218168 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[30\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[30\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541614218168 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[31\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[31\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541614218168 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[32\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[32\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541614218168 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[33\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[33\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541614218168 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[34\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[34\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541614218168 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[35\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[35\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541614218168 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[3\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[3\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541614218168 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[4\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[4\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541614218168 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[5\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[5\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541614218168 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[6\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[6\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541614218168 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[7\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[7\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541614218168 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[8\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[8\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541614218168 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[9\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[9\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541614218168 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to G_SENSOR_CS_N -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to G_SENSOR_CS_N -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541614218168 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to G_SENSOR_INT\[1\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to G_SENSOR_INT\[1\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541614218168 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to G_SENSOR_INT\[2\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to G_SENSOR_INT\[2\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541614218168 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to G_SENSOR_SCLK -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to G_SENSOR_SCLK -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541614218168 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to G_SENSOR_SDI -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to G_SENSOR_SDI -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541614218168 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to G_SENSOR_SDO -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to G_SENSOR_SDO -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541614218168 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[0\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[0\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541614218168 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[1\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[1\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541614218168 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[2\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[2\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541614218168 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[3\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[3\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541614218168 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[4\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[4\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541614218168 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[5\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[5\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541614218168 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[6\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[6\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541614218168 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[7\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[7\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541614218168 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[0\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[0\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541614218168 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[1\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[1\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541614218168 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[2\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[2\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541614218168 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[3\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[3\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541614218168 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[4\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[4\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541614218168 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[5\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[5\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541614218168 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[6\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[6\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541614218168 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[7\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[7\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541614218168 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[0\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[0\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541614218168 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[1\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[1\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541614218168 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[2\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[2\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541614218168 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[3\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[3\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541614218168 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[4\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[4\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541614218168 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[5\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[5\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541614218168 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[6\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[6\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541614218168 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[7\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[7\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541614218168 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[0\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[0\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541614218168 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[1\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[1\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541614218168 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[2\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[2\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541614218168 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[3\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[3\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541614218168 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[4\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[4\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541614218168 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[5\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[5\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541614218168 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[6\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[6\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541614218168 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[7\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[7\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541614218168 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[0\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[0\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541614218168 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[1\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[1\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541614218168 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[2\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[2\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541614218168 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[3\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[3\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541614218168 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[4\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[4\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541614218168 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[5\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[5\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541614218168 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[6\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[6\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541614218168 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[7\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[7\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541614218168 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[0\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[0\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541614218168 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[1\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[1\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541614218168 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[2\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[2\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541614218168 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[3\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[3\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541614218168 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[4\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[4\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541614218168 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[5\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[5\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541614218168 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[6\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[6\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541614218168 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[7\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[7\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541614218168 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3 V SCHMITT TRIGGER\" -to KEY\[0\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3 V SCHMITT TRIGGER\" -to KEY\[0\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541614218168 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3 V SCHMITT TRIGGER\" -to KEY\[1\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3 V SCHMITT TRIGGER\" -to KEY\[1\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541614218168 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[0\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[0\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541614218168 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[1\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[1\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541614218168 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[2\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[2\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541614218168 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[3\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[3\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541614218168 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[4\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[4\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541614218168 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[5\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[5\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541614218168 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[6\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[6\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541614218168 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[7\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[7\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541614218168 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[8\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[8\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541614218168 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[9\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[9\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541614218168 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[0\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[0\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541614218168 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[1\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[1\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541614218168 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[2\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[2\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541614218168 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[3\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[3\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541614218168 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[4\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[4\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541614218168 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[5\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[5\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541614218168 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[6\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[6\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541614218168 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[7\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[7\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541614218168 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[8\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[8\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541614218168 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[9\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[9\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541614218168 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[0\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[0\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541614218168 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[1\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[1\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541614218168 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[2\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[2\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541614218168 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[3\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[3\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541614218168 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[0\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[0\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541614218168 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[1\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[1\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541614218168 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[2\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[2\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541614218168 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[3\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[3\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541614218168 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_HS -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_HS -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541614218168 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[0\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[0\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541614218168 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[1\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[1\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541614218168 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[2\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[2\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541614218168 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[3\] -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[3\] -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541614218168 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_VS -entity DE10_Lite " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_VS -entity DE10_Lite was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1541614218168 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1541614218168 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/output_files/accel_sketch.map.smsg " "Generated suppressed messages file C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/output_files/accel_sketch.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541614219356 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1541614224241 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541614224241 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "G_SENSOR_INT\[0\] " "No output dependent on input pin \"G_SENSOR_INT\[0\]\"" {  } { { "accel_sketch_de10.vhdl" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Final/accel_sketch_de10.vhdl" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1541614224984 "|accel_sketch_de10|G_SENSOR_INT[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1541614224984 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7422 " "Implemented 7422 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1541614224985 ""} { "Info" "ICUT_CUT_TM_OPINS" "88 " "Implemented 88 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1541614224985 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "17 " "Implemented 17 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1541614224985 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6871 " "Implemented 6871 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1541614224985 ""} { "Info" "ICUT_CUT_TM_RAMS" "420 " "Implemented 420 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1541614224985 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1541614224985 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "6 " "Implemented 6 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1541614224985 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1541614224985 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 285 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 285 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5060 " "Peak virtual memory: 5060 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1541614225098 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 07 12:10:25 2018 " "Processing ended: Wed Nov 07 12:10:25 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1541614225098 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:15 " "Elapsed time: 00:01:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1541614225098 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:43 " "Total CPU time (on all processors): 00:01:43" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1541614225098 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1541614225098 ""}
