<module name="MMCSD_0" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="MMCHS_HL_REV" acronym="MMCHS_HL_REV" offset="0x0" width="32" description="">
    <bitfield id="REVISION" width="32" begin="31" end="0" resetval="0x40200303" description="TI internal data. Identifies revision of peripheral." range="" rwaccess="R"/>
  </register>
  <register id="MMCHS_HL_HWINFO" acronym="MMCHS_HL_HWINFO" offset="0x4" width="32" description="">
    <bitfield id="RESERVED" width="25" begin="31" end="7" resetval="0x-" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RETMODE" width="1" begin="6" end="6" resetval="0x-" description="Retention Mode generic parameter This bit field indicates whether the retention mode is supported using the pin PIRFFRET. 0h (R) = Retention mode disabled. 1h (R) = Retention mode enabled." range="" rwaccess="R"/>
    <bitfield id="MEM_SIZE" width="4" begin="5" end="2" resetval="0x-" description="Memory size for FIFO buffer 1h (R) = Memory of 512 bytes, max block length is 512 bytes. 2h (R) = Memory of 1024 bytes, max block length is 1024 bytes. 4h (R) = Memory of 2048 bytes, max block length is 2048 bytes. 8h (R) = Memory of 4096 bytes, max block length is 2048 bytes." range="" rwaccess="R"/>
    <bitfield id="MERGE_MEM" width="1" begin="1" end="1" resetval="0x-" description="Memory merged for FIFO buffer This bit field defines the configuration of FIFO buffer architecture. If the bit is set STA and DFT shall support clock multiplexing and balancing. 0h (R) = 2 memories instantiated, one per data transfer direction. 1h (R) = A single memory is used with multiplexed addresses, data and clocks." range="" rwaccess="R"/>
    <bitfield id="MADMA_EN" width="1" begin="0" end="0" resetval="0x-" description="Master DMA enabled generic parameter This bit defines the configuration of the controller to know if it supports the master DMA management called ADMA. 0h (R) = No Master DMA (ADMA) management supported. 1h (R) = Controller supports ADMA." range="" rwaccess="R"/>
  </register>
  <register id="MMCHS_HL_SYSCONFIG" acronym="MMCHS_HL_SYSCONFIG" offset="0x10" width="32" description="">
    <bitfield id="RESERVED" width="26" begin="31" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="STANDBYMODE" width="2" begin="5" end="4" resetval="0x2" description="Configuration of the local initiator state management mode By definition, initiator may generate read/write transaction as long as it is out of STANDBY state. 0h (R/W) = Force-standby mode: local initiator is unconditionally placed in standby state. Backup mode, for debug only. 1h (R/W) = No-standby mode: local initiator is unconditionally placed out of standby state. Backup mode, for debug only. 2h (R/W) = Smart-standby mode: local initiator standby status depends on local conditions, that is, the module's functional requirement from the initiator. MMC module shall not generate (initiator-related) wakeup events. 3h (R/W) = Smart-Standby wakeup-capable mode: local initiator standby status depends on local conditions, that is, the module's functional requirement from the initiator. MMC module may generate (master-related) wakeup events when in standby state. Mode is only relevant if the appropriate MMC module 'mwakeup' output is implemented." range="" rwaccess="RW"/>
    <bitfield id="IDLEMODE" width="2" begin="3" end="2" resetval="0x2" description="Configuration of the local target state management mode By definition, target can handle read/write transaction as long as it is out of IDLE state. 0h (R/W) = Force-idle mode: local target's idle state follows (acknowledges) the system's IDLE requests unconditionally, that is, regardless of the MMC module's internal requirements. Backup mode, for debug only. 1h (R/W) = No-idle mode: local target never enters idle state. Backup mode, for debug only. 2h (R/W) = Smart-idle mode: local target's idle state eventually follows (acknowledges) the system's IDLE requests, depending on the MMC module's internal requirements. MMC module shall not generate (IRQ- or DMA-request-related) wakeup events. 3h (R/W) = Smart-idle wakeup-capable mode: local target's idle state eventually follows (acknowledges) the system's IDLE requests, depending on the MMC module's internal requirements. MMC module may generate (IRQ- or DMA-request-related) wakeup events when in idle state. Mode is only relevant if the appropriate MMC module 'swakeup' output(s) is (are) implemented." range="" rwaccess="RW"/>
    <bitfield id="FREEEMU" width="1" begin="1" end="1" resetval="0x0" description="Sensitivity to emulation (debug) suspend input signal Functionality NOT implemented in MMC. 0h (R/W) = MMC module is sensitive to emulation suspend. 1h (R/W) = MMC module is not sensitive to emulation suspend." range="" rwaccess="RW"/>
    <bitfield id="SOFTRESET" width="1" begin="0" end="0" resetval="0x0" description="Software reset (Optional) 0h (W) = No action. 1h (W) = Initiate software reset . 0h (R) = Reset done, no pending action. 1h (R) = Reset (software or other) ongoing." range="" rwaccess="RW"/>
  </register>
  <register id="MMCHS_SYSCONFIG" acronym="MMCHS_SYSCONFIG" offset="0x110" width="32" description="">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="STANDBYMODE" width="2" begin="13" end="12" resetval="0x2" description="Master interface Power Management, standby/wait control The bit field is only useful when generic parameter 0h (R/W) = Force-standby. Mstandby is forced unconditionnaly. 1h (R/W) = No-standby. Mstandby is never asserted. 2h (R/W) = Smart-standby mode: local initiator standby status depends on local conditions, that is, the module's functional requirement from the initiator. MMC module shall not generate (initiator-related) wakeup events." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="11" end="10" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLOCKACTIVITY" width="2" begin="9" end="8" resetval="0x0" description="Clocks activity Bit8: Interface clock. 0h (R/W) = Interface and Functional clock may be switched off. 1h (R/W) = Interface clock is maintained. Functional clock may be switched-off. 2h (R/W) = Functional clock is maintained. Interface clock may be switched-off. 3h (R/W) = Interface and Functional clocks are maintained." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SIDLEMODE" width="2" begin="4" end="3" resetval="0x2" description="Power management 0h (R/W) = If an IDLE request is detected, the MMC acknowledges it unconditionally and goes in Inactive mode. Interrupt and DMA requests are unconditionally de-asserted. 1h (R/W) = If an IDLE request is detected, the request is ignored and the module keeps on behaving normally. 2h (R/W) = Smart-idle mode: local target's idle state eventually follows (acknowledges) the system's IDLE requests, depending on the MMC module's internal requirements. MMC module shall not generate (IRQ- or DMA-request-related) wakeup events. 3h (R/W) = Smart-idle wakeup-capable mode: local target's idle state eventually follows (acknowledges) the system's IDLE requests, depending on the MMC module's internal requirements. MMC module may generate (IRQ- or DMA-request-related) wakeup events when in idle state. Mode is only relevant if the appropriate MMC module 'swakeup' output(s) is (are) implemented." range="" rwaccess="RW"/>
    <bitfield id="ENAWAKEUP" width="1" begin="2" end="2" resetval="0x1" description="Wakeup feature control 0h (R/W) = Wakeup capability is disabled. 1h (R/W) = Wakeup capability is enabled." range="" rwaccess="RW"/>
    <bitfield id="SOFTRESET" width="1" begin="1" end="1" resetval="0x0" description="Software reset The bit is automatically reset by the hardware. During reset, it always returns 0. 0h (W) = No effect. 1h (W) = Trigger a module reset. 0h (R) = Normal mode. 1h (R) = The module is reset." range="" rwaccess="RW"/>
    <bitfield id="AUTOIDLE" width="1" begin="0" end="0" resetval="0x1" description="Internal Clock gating strategy 0h (R/W) = Clocks are free-running. 1h (R/W) = Automatic clock gating strategy is applied, based on the Interconnect and MMC interface activity." range="" rwaccess="RW"/>
  </register>
  <register id="MMCHS_SYSSTATUS" acronym="MMCHS_SYSSTATUS" offset="0x114" width="32" description="">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RESETDONE" width="1" begin="0" end="0" resetval="0x0" description="Internal Reset Monitoring 0h (R) = Internal module reset is on-going. 1h (R) = Reset completed." range="" rwaccess="R"/>
  </register>
  <register id="MMCHS_CSRE" acronym="MMCHS_CSRE" offset="0x124" width="32" description="">
    <bitfield id="CSRE" width="32" begin="31" end="0" resetval="0x0" description="Card status response error" range="" rwaccess="RW"/>
  </register>
  <register id="MMCHS_SYSTEST" acronym="MMCHS_SYSTEST" offset="0x128" width="32" description="">
    <bitfield id="RESERVED" width="15" begin="31" end="17" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="OBI" width="1" begin="16" end="16" resetval="0x0" description="Out-Of-Band Interrupt (OBI) data value 0h (R) = The Out-of-Band Interrupt pin is driven low. 1h (R) = The Out-of-Band Interrupt pin is driven high." range="" rwaccess="R"/>
    <bitfield id="SDCD" width="1" begin="15" end="15" resetval="0x0" description="Card detect input signal (MMCi_SDCD) data value 0h (R) = The card detect pin is driven low. 1h (R) = The card detect pin is driven high." range="" rwaccess="R"/>
    <bitfield id="SDWP" width="1" begin="14" end="14" resetval="0x0" description="Write protect input signal (MMCi_SDWP) data value 0h (R) = The write protect pin MMCi_SDWP is driven low. 1h (R) = The write protect pin MMCi_SDWP is driven high." range="" rwaccess="R"/>
    <bitfield id="WAKD" width="1" begin="13" end="13" resetval="0x0" description="Wake request output signal data value 0h (W) = The pin SWAKEUP is driven low. 1h (W) = The pin SWAKEUP is driven high. 0h (R) = No action. Returns 0. 1h (R) = No action. Returns 1." range="" rwaccess="RW"/>
    <bitfield id="SSB" width="1" begin="12" end="12" resetval="0x0" description="Set status bit This bit must be cleared prior attempting to clear a status bit of the interrupt status register ( 0h (W) = Clear this SSB bitfield. Writing 0 does not clear already set status bits. 1h (W) = Force to 1 all status bits of the interrupt status register ( 0h (R) = No action. Returns 0. 1h (R) = No action. Returns 1." range="" rwaccess="RW"/>
    <bitfield id="D7D" width="1" begin="11" end="11" resetval="0x0" description="DAT7 input/output signal data value 0h (W) = If SYSTEST[DDIR] = 0 (output mode direction), the DAT7 line is driven low. 1h (W) = If SYSTEST[DDIR] = 0 (output mode direction), the DAT7 line is driven high. 0h (R) = If SYSTEST[DDIR] = 1 (input mode direction), returns the value on the DAT7 line (low). If SYSTEST[DDIR] = 0 (output mode direction), returns 0. 1h (R) = If SYSTEST[DDIR] = 1 (input mode direction), returns the value on the DAT7 line (high) If SYSTEST[DDIR] = 0 (output mode direction), returns 1." range="" rwaccess="RW"/>
    <bitfield id="D6D" width="1" begin="10" end="10" resetval="0x0" description="DAT6 input/output signal data value 0h (W) = If SYSTEST[DDIR] = 0 (output mode direction), the DAT6 line is driven low. 1h (W) = If SYSTEST[DDIR] = 0 (output mode direction), the DAT6 line is driven high. 0h (R) = If SYSTEST[DDIR] = 1 (input mode direction), returns the value on the DAT6 line (low). If SYSTEST[DDIR] = 0 (output mode direction), returns 0. 1h (R) = If SYSTEST[DDIR] = 1 (input mode direction), returns the value on the DAT6 line (high) If SYSTEST[DDIR] = 0 (output mode direction), returns 1." range="" rwaccess="RW"/>
    <bitfield id="D5D" width="1" begin="9" end="9" resetval="0x0" description="DAT5 input/output signal data value 0h (W) = If SYSTEST[DDIR] = 0 (output mode direction), the DAT5 line is driven low. 1h (W) = If SYSTEST[DDIR] = 0 (output mode direction), the DAT5 line is driven high. 0h (R) = If SYSTEST[DDIR] = 1 (input mode direction), returns the value on the DAT5 line (low). If SYSTEST[DDIR] = 0 (output mode direction), returns 0. 1h (R) = If SYSTEST[DDIR] = 1 (input mode direction), returns the value on the DAT5 line (high) If SYSTEST[DDIR] = 0 (output mode direction), returns 1." range="" rwaccess="RW"/>
    <bitfield id="D4D" width="1" begin="8" end="8" resetval="0x0" description="DAT4 input/output signal data value 0h (W) = If SYSTEST[DDIR] = 0 (output mode direction), the DAT4 line is driven low. 1h (W) = If SYSTEST[DDIR] = 0 (output mode direction), the DAT4 line is driven high. 0h (R) = If SYSTEST[DDIR] = 1 (input mode direction), returns the value on the DAT4 line (low). If SYSTEST[DDIR] = 0 (output mode direction), returns 0. 1h (R) = If SYSTEST[DDIR] = 1 (input mode direction), returns the value on the DAT4 line (high) If SYSTEST[DDIR] = 0 (output mode direction), returns 1." range="" rwaccess="RW"/>
    <bitfield id="D3D" width="1" begin="7" end="7" resetval="0x0" description="DAT3 input/output signal data value 0h (W) = If SYSTEST[DDIR] = 0 (output mode direction), the DAT3 line is driven low. 1h (W) = If SYSTEST[DDIR] = 0 (output mode direction), the DAT3 line is driven high. 0h (R) = If SYSTEST[DDIR] = 1 (input mode direction), returns the value on the DAT3 line (low). If SYSTEST[DDIR] = 0 (output mode direction), returns 0. 1h (R) = If SYSTEST[DDIR] = 1 (input mode direction), returns the value on the DAT3 line (high) If SYSTEST[DDIR] = 0 (output mode direction), returns 1." range="" rwaccess="RW"/>
    <bitfield id="D2D" width="1" begin="6" end="6" resetval="0x0" description="DAT2 input/output signal data value 0h (W) = If SYSTEST[DDIR] = 0 (output mode direction), the DAT2 line is driven low. 1h (W) = If SYSTEST[DDIR] = 0 (output mode direction), the DAT2 line is driven high. 0h (R) = If SYSTEST[DDIR] = 1 (input mode direction), returns the value on the DAT2 line (low). If SYSTEST[DDIR] = 0 (output mode direction), returns 0. 1h (R) = If SYSTEST[DDIR] = 1 (input mode direction), returns the value on the DAT2 line (high) If SYSTEST[DDIR] = 0 (output mode direction), returns 1." range="" rwaccess="RW"/>
    <bitfield id="D1D" width="1" begin="5" end="5" resetval="0x0" description="DAT1 input/output signal data value 0h (W) = If SYSTEST[DDIR] = 0 (output mode direction), the DAT1 line is driven low. 1h (W) = If SYSTEST[DDIR] = 0 (output mode direction), the DAT1 line is driven high. 0h (R) = If SYSTEST[DDIR] = 1 (input mode direction), returns the value on the DAT1 line (low). If SYSTEST[DDIR] = 0 (output mode direction), returns 0. 1h (R) = If SYSTEST[DDIR] = 1 (input mode direction), returns the value on the DAT1 line (high) If SYSTEST[DDIR] = 0 (output mode direction), returns 1." range="" rwaccess="RW"/>
    <bitfield id="D0D" width="1" begin="4" end="4" resetval="0x0" description="DAT0 input/output signal data value 0h (W) = If SYSTEST[DDIR] = 0 (output mode direction), the DAT0 line is driven low. 1h (W) = If SYSTEST[DDIR] = 0 (output mode direction), the DAT0 line is driven high. 0h (R) = If SYSTEST[DDIR] = 1 (input mode direction), returns the value on the DAT0 line (low). If SYSTEST[DDIR] = 0 (output mode direction), returns 0. 1h (R) = If SYSTEST[DDIR] = 1 (input mode direction), returns the value on the DAT0 line (high) If SYSTEST[DDIR] = 0 (output mode direction), returns 1." range="" rwaccess="RW"/>
    <bitfield id="DDIR" width="1" begin="3" end="3" resetval="0x0" description="Control of the DAT[7:0] pins direction 0h (W) = The DAT lines are outputs (host to card) 1h (W) = The DAT lines are inputs (card to host) 0h (R) = No action. Returns 0. 1h (R) = No action. Returns 1." range="" rwaccess="RW"/>
    <bitfield id="CDAT" width="1" begin="2" end="2" resetval="0x0" description="CMD input/output signal data value 0h (W) = If SYSTEST[CDIR] = 0 (output mode direction), the CMD line is driven low. 1h (W) = If SYSTEST[CDIR] = 0 (output mode direction), the CMD line is driven high. 0h (R) = If SYSTEST[CDIR] = 1 (input mode direction), returns the value on the CMD line (low). If SYSTEST[CDIR] = 0 (output mode direction), returns 0. 1h (R) = If SYSTEST[CDIR] = 1 (input mode direction), returns the value on the CMD line (high) If SYSTEST[CDIR] = 0 (output mode direction), returns 1." range="" rwaccess="RW"/>
    <bitfield id="CDIR" width="1" begin="1" end="1" resetval="0x0" description="Control of the CMD pin direction 0h (W) = The CMD line is an output (host to card) 1h (W) = The CMD line is an input (card to host) 0h (R) = No action. Returns 0. 1h (R) = No action. Returns 1." range="" rwaccess="RW"/>
    <bitfield id="MCKD" width="1" begin="0" end="0" resetval="0x0" description="MMC clock output signal data value 0h (W) = The output clock is driven low. 1h (W) = The output clock is driven high. 0h (R) = No action. Returns 0. 1h (R) = No action. Returns 1." range="" rwaccess="RW"/>
  </register>
  <register id="MMCHS_CON" acronym="MMCHS_CON" offset="0x12C" width="32" description="">
    <bitfield id="RESERVED" width="10" begin="31" end="22" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SDMA_LNE" width="1" begin="21" end="21" resetval="0x0" description="Slave DMA Level/Edge Request The waveform of the DMA request can be configured either edge sensitive with early de-assertion on first access to 0h (R/W) = Slave DMA edge sensitive, Early DMA de-assertion. 1h (R/W) = Slave DMA level sensitive, Late DMA de-assertion." range="" rwaccess="RW"/>
    <bitfield id="DMA_MNS" width="1" begin="20" end="20" resetval="0x0" description="DMA Master or Slave selection When this bit is set and the controller is configured to use the DMA, Interconnect master interface is used to get datas from system using ADMA2 procedure (direct access to the memory). This option is only available if generic parameter 0h (R/W) = The controller is slave on data transfers with system. 1h (R/W) = The controller is master on data exchange with system, controller must be configured as using DMA." range="" rwaccess="RW"/>
    <bitfield id="DDR" width="1" begin="19" end="19" resetval="0x0" description="Dual Data Rate mode When this bit field is set, the controller uses both clock edge to emit or receive data. Odd bytes are transmitted on falling edges and even bytes are transmitted on rise edges. It only applies on Data bytes and CRC, Start, end bits and CRC status are kept full cycle. 0h (R/W) = Standard mode: data are transmitted on a single edge depending on 1h (R/W) = Data Bytes and CRC are transmitted on both edge." range="" rwaccess="RW"/>
    <bitfield id="BOOT_CF0" width="1" begin="18" end="18" resetval="0x0" description="Boot status supported This bit field is set when the CMD line need to be forced to '0' for a boot sequence. CMD line is driven to '0' after writing in 0h (W) = CMD line is released when it was previously forced to '0' by a boot sequence. 1h (W) = CMD line forced to '0' is enabled and will be active after writing into 0h (R) = CMD line not forced. 1h (R) = CMD line forced to '0' is enabled." range="" rwaccess="RW"/>
    <bitfield id="BOOT_ACK" width="1" begin="17" end="17" resetval="0x0" description="Boot acknowledge received When this bit is set the controller should receive a boot status on DAT0 line after next command issued. If no status is received a data timeout will be generated. 0h (R/W) = No acknowledge to be received. 1h (R/W) = A boot status will be received on DAT0 line after issuing a command." range="" rwaccess="RW"/>
    <bitfield id="CLKEXTFREE" width="1" begin="16" end="16" resetval="0x0" description="External clock free running This bit field is used to maintain card clock out of transfer transaction to enable slave module for example to generate a synchronous interrupt on DAT[1]. The Clock will be maintain only if 0h (R/W) = External card clock is cut off outside active transaction period. 1h (R/W) = External card clock is maintain even out of active transaction period only if" range="" rwaccess="RW"/>
    <bitfield id="PADEN" width="1" begin="15" end="15" resetval="0x0" description="Control Power for MMC Lines This bit field is only useful when MMC PADs contain power saving mechanism to minimize its leakage power. It works as a GPIO that directly control the ACTIVE pin of PADs. Excepted for DAT[1], the signal is also combine outside the module with the dedicated power control 0h (R/W) = ADPIDLE module pin is not forced, it is automatically generated by the MMC fsms. 1h (R/W) = ADPIDLE module pin is forced to active state." range="" rwaccess="RW"/>
    <bitfield id="OBIE" width="1" begin="14" end="14" resetval="0x0" description="Out-of-Band Interrupt Enable MMC cards only: 0h (R/W) = Out-of-Band interrupt detection disabled. 1h (R/W) = Out-of-Band interrupt detection enabled." range="" rwaccess="RW"/>
    <bitfield id="OBIP" width="1" begin="13" end="13" resetval="0x0" description="Out-of-Band Interrupt Polarity MMC cards only: 0h (R/W) = Active high level. 1h (R/W) = Active low level." range="" rwaccess="RW"/>
    <bitfield id="CEATA" width="1" begin="12" end="12" resetval="0x0" description="CE-ATA control mode MMC cards compliant with CE-ATA: By default, this bit is set to 0. It is used to indicate that next commands are considered as specific CE-ATA commands that potentially use 'command completion' features. 0h (R/W) = Standard MMC/SD/SDIO mode. 1h (R/W) = CE-ATA mode next commands are considered as CE-ATA commands." range="" rwaccess="RW"/>
    <bitfield id="CTPL" width="1" begin="11" end="11" resetval="0x0" description="Control Power for DAT[1] line MMC and SD cards: 0h (R/W) = Disable all the input buffers outside of a transaction. 1h (R/W) = Disable all the input buffers except the buffer of DAT[1] outside of a transaction." range="" rwaccess="RW"/>
    <bitfield id="DVAL" width="2" begin="10" end="9" resetval="0x3" description="Debounce filter value All cards: 0h (R/W) = 33 us debounce period. 1h (R/W) = 231 us debounce period. 2h (R/W) = 1 ms debounce period. 3h (R/W) = 8,4 ms debounce period." range="" rwaccess="RW"/>
    <bitfield id="WPP" width="1" begin="8" end="8" resetval="0x0" description="Write protect polarity For SD and SDIO cards only: 0h (R/W) = Active high level. 1h (R/W) = Active low level." range="" rwaccess="RW"/>
    <bitfield id="CDP" width="1" begin="7" end="7" resetval="0x0" description="Card detect polarity All cards: 0h (R/W) = Active low level. 1h (R/W) = Active high level." range="" rwaccess="RW"/>
    <bitfield id="MIT" width="1" begin="6" end="6" resetval="0x0" description="MMC interrupt command Only for MMC cards: 0h (R/W) = Command timeout enabled. 1h (R/W) = Command timeout disabled." range="" rwaccess="RW"/>
    <bitfield id="DW8" width="1" begin="5" end="5" resetval="0x0" description="8-bit mode MMC select For SD/SDIO cards, this bit must be set to 0. 0h (R/W) = 1-bit or 4-bit Data width (DAT[0] used, MMC, SD cards). 1h (R/W) = 8-bit Data width (DAT[7:0] used, MMC cards)." range="" rwaccess="RW"/>
    <bitfield id="MODE" width="1" begin="4" end="4" resetval="0x0" description="Mode select All cards: 0h (R/W) = Functional mode. Transfers to the MMC/SD/SDIO cards follow the card protocol. MMC clock is enabled. MMC/SD transfers are operated under the control of the CMD register. 1h (R/W) = SYSTEST mode The signal pins are configured as general-purpose input/output and the 1024-byte buffer is configured as a stack memory accessible only by the local host or system DMA. The pins retain their default type (input, output or in-out). SYSTEST mode is operated under the control of the SYSTEST register." range="" rwaccess="RW"/>
    <bitfield id="STR" width="1" begin="3" end="3" resetval="0x0" description="Stream command Only for MMC cards: 0h (R/W) = Block oriented data transfer. 1h (R/W) = Stream oriented data transfer." range="" rwaccess="RW"/>
    <bitfield id="HR" width="1" begin="2" end="2" resetval="0x0" description="Broadcast host response Only for MMC cards: 0h (R/W) = The host does not generate a 48-bit response instead of a command. 1h (R/W) = The host generates a 48-bit response instead of a command or a command completion signal disable token." range="" rwaccess="RW"/>
    <bitfield id="INIT" width="1" begin="1" end="1" resetval="0x0" description="Send initialization stream All cards: 0h (R/W) = The host does not send an initialization sequence. 1h (R/W) = The host sends an initialization sequence." range="" rwaccess="RW"/>
    <bitfield id="OD" width="1" begin="0" end="0" resetval="0x0" description="Card open drain mode Only for MMC cards: 0h (R/W) = No Open Drain. 1h (R/W) = Open Drain or Broadcast host response." range="" rwaccess="RW"/>
  </register>
  <register id="MMCHS_PWCNT" acronym="MMCHS_PWCNT" offset="0x130" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PWRCNT" width="16" begin="15" end="0" resetval="0x0" description="Power counter register This bit field is used to introduce a delay between the PAD ACTIVE pin assertion and the command issued. 0h (R/W) = No additional delay added. 1h (R/W) = TCF delay (card clock period). 2h (R/W) = TCF x 2 delay (card clock period). FFFEh (R/W) = TCF x 65534 delay (card clock period). FFFFh (R/W) = TCF x 65535 delay (card clock period)." range="" rwaccess="RW"/>
  </register>
  <register id="MMCHS_DLL" acronym="MMCHS_DLL" offset="0x134" width="32" description="">
    <bitfield id="DLL_SOFT_RESET" width="1" begin="31" end="31" resetval="0x1" description="Soft reset for DLL, active HIGH 0h (W) = No action. 1h (W) = Issue soft reset. 0h (R) = Reset completed. 1h (R) = Reset is in progress." range="" rwaccess="RW"/>
    <bitfield id="LOCK_TIMER" width="1" begin="30" end="30" resetval="0x0" description="Timer for the DLL_LOCK signal to be asserted after reset 0h (R/W) = 1024 cycles (equivalent to DLL fast mode lock). 1h (R/W) = 66560 cycles." range="" rwaccess="RW"/>
    <bitfield id="MAX_LOCK_DIFF" width="8" begin="29" end="22" resetval="0x0" description="Maximum number of taps that the master DLL clock period measurement can deviate without resulting in the master DLL losing lock" range="" rwaccess="RW"/>
    <bitfield id="FORCE_SR_F" width="1" begin="21" end="21" resetval="0x0" description="Forced fine delay value" range="" rwaccess="RW"/>
    <bitfield id="SWT" width="1" begin="20" end="20" resetval="0x0" description="Software Tuning enable The bit shall be set to manage the tuning sequence fully in software." range="" rwaccess="RW"/>
    <bitfield id="FORCE_SR_C" width="7" begin="19" end="13" resetval="0x0" description="Forced coarse delay value" range="" rwaccess="RW"/>
    <bitfield id="FORCE_VALUE" width="1" begin="12" end="12" resetval="0x0" description="Put forced values to slave DLL, ignoring master DLL output and ratio value 0h (R/W) = Do not put force value. 1h (R/W) = Put force value." range="" rwaccess="RW"/>
    <bitfield id="SLAVE_RATIO" width="6" begin="11" end="6" resetval="0x0" description="Fraction of a clock cycle for the shift to be implemented, in units of 256ths of a clock cycle 0h (R/W) = 0 degree delay. 2h (R/W) = 45 degrees delay. 4h (R/W) = 90 degrees delay. 6h (R/W) = 135 degrees delay. 8h (R/W) = 180 degrees delay. Ah (R/W) = 225 degrees delay. Ch (R/W) = 270 degrees delay. Eh (R/W) = 315 degrees delay. 10h (R/W) = Full clock delay. 3Fh (R/W) = 4 clocks delay." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="5" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DLL_UNLOCK_CLEAR" width="1" begin="3" end="3" resetval="0x0" description="Clears the PHY_REG_STATUS_MDLL_UNLOCK_STICKY flags of the DLL 0h (R/W) = No effect. 1h (R/W) = Clears the flag." range="" rwaccess="RW"/>
    <bitfield id="DLL_UNLOCK_STICKY" width="1" begin="2" end="2" resetval="0x0" description="Asserted when any single period measurement exceeds MAX_LOCK_DIFF" range="" rwaccess="R"/>
    <bitfield id="DLL_CALIB" width="1" begin="1" end="1" resetval="0x0" description="Enables Slave DLL to update new delay values 0h (R/W) = Disabled. 1h (R/W) = Enabled." range="" rwaccess="RW"/>
    <bitfield id="DLL_LOCK" width="1" begin="0" end="0" resetval="0x0" description="Master DLL lock status 0h (R) = DLL is not locked. 1h (R) = DLL is locked." range="" rwaccess="R"/>
  </register>
  <register id="MMCHS_SDMASA" acronym="MMCHS_SDMASA" offset="0x200" width="32" description="">
    <bitfield id="SDMA_ARG2" width="32" begin="31" end="0" resetval="0x0" description="SDMA System Address / Argument 2 This register contains the physical system memory address used for DMA transfers or the second argument for the Auto CMD23." range="" rwaccess="RW"/>
  </register>
  <register id="MMCHS_BLK" acronym="MMCHS_BLK" offset="0x204" width="32" description="">
    <bitfield id="NBLK" width="16" begin="31" end="16" resetval="0x0" description="Blocks count for current transfer This bit field is enabled when Block count Enable ( 0h (R/W) = Stop count. 1h (R/W) = 1 block. 2h (R/W) = 2 blocks. FFFFh (R/W) = 65535 blocks." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="BLEN" width="12" begin="11" end="0" resetval="0x0" description="Transfer Block Size This bit field specifies the block size for block data transfers. 0h (R/W) = No data transfer. 1h (R/W) = 1 byte block length. 2h (R/W) = 2 bytes block length. 3h (R/W) = 3 bytes block length. 1FFh (R/W) = 511 bytes block length. 200h (R/W) = 512 bytes block length. 7FFh (R/W) = 2047 bytes block length. 800h (R/W) = 2048 bytes block length." range="" rwaccess="RW"/>
  </register>
  <register id="MMCHS_ARG" acronym="MMCHS_ARG" offset="0x208" width="32" description="">
    <bitfield id="ARG" width="32" begin="31" end="0" resetval="0x0" description="Command argument bits [31-0]" range="" rwaccess="RW"/>
  </register>
  <register id="MMCHS_CMD" acronym="MMCHS_CMD" offset="0x20C" width="32" description="">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="INDX" width="6" begin="29" end="24" resetval="0x0" description="Command index Binary encoded value from 0 to 63 specifying the command number send to card. 0h (R/W) = CMD0 or ACMD0. 1h (R/W) = CMD1 or ACMD1. 2h (R/W) = CMD2 or ACMD2. 3h (R/W) = CMD3 or ACMD3. 4h (R/W) = CMD4 or ACMD4. 5h (R/W) = CMD5 or ACMD5. 6h (R/W) = CMD6 or ACMD6. 7h (R/W) = CMD7 or ACMD7. 8h (R/W) = CMD8 or ACMD8. 9h (R/W) = CMD9 or ACMD9. Ah (R/W) = CMD10 or ACMD10. Bh (R/W) = CMD11 or ACMD11. Ch (R/W) = CMD12 or ACMD12. Dh (R/W) = CMD13 or ACMD13. Eh (R/W) = CMD14 or ACMD14. Fh (R/W) = CMD15 or ACMD15. 10h (R/W) = CMD16 or ACMD16. 11h (R/W) = CMD17 or ACMD17. 12h (R/W) = CMD18 or ACMD18. 13h (R/W) = CMD19 or ACMD19. 14h (R/W) = CMD20 or ACMD20. 15h (R/W) = CMD21 or ACMD21. 16h (R/W) = CMD22 or ACMD22. 17h (R/W) = CMD23 or ACMD23. 18h (R/W) = CMD24 or ACMD24. 19h (R/W) = CMD25 or ACMD25. 1Ah (R/W) = CMD26 or ACMD26. 1Bh (R/W) = CMD27 or ACMD27. 1Ch (R/W) = CMD28 or ACMD28. 1Dh (R/W) = CMD29 or ACMD29. 1Eh (R/W) = CMD30 or ACMD30. 1Fh (R/W) = CMD31 or ACMD31. 20h (R/W) = CMD32 or ACMD32. 21h (R/W) = CMD33 or ACMD33. 22h (R/W) = CMD34 or ACMD34. 23h (R/W) = CMD35 or ACMD35. 24h (R/W) = CMD36 or ACMD36. 25h (R/W) = CMD37 or ACMD37. 26h (R/W) = CMD38 or ACMD38. 27h (R/W) = CMD39 or ACMD39. 28h (R/W) = CMD40 or ACMD40. 29h (R/W) = CMD41 or ACMD41. 2Ah (R/W) = CMD42 or ACMD42. 2Bh (R/W) = CMD43 or ACMD43. 2Ch (R/W) = CMD44 or ACMD44. 2Dh (R/W) = CMD45 or ACMD45. 2Eh (R/W) = CMD46 or ACMD46. 2Fh (R/W) = CMD47 or ACMD47. 30h (R/W) = CMD48 or ACMD48. 31h (R/W) = CMD49 or ACMD49. 32h (R/W) = CMD50 or ACMD50. 33h (R/W) = CMD51 or ACMD51. 34h (R/W) = CMD52 or ACMD52. 35h (R/W) = CMD53 or ACMD53. 36h (R/W) = CMD54 or ACMD54. 37h (R/W) = CMD55 or ACMD55. 38h (R/W) = CMD56 or ACMD56. 39h (R/W) = CMD57 or ACMD57. 3Ah (R/W) = CMD58 or ACMD58. 3Bh (R/W) = CMD59 or ACMD59. 3Ch (R/W) = CMD60 or ACMD60. 3Dh (R/W) = CMD61 or ACMD61. 3Eh (R/W) = CMD62 or ACMD62. 3Fh (R/W) = CMD63 or ACMD63." range="" rwaccess="RW"/>
    <bitfield id="CMD_TYPE" width="2" begin="23" end="22" resetval="0x0" description="Command type This bit field specifies three types of special command: Suspend, Resume and Abort. These bits shall be set to 00b for all other commands. 0h (R/W) = Others Commands. 1h (R/W) = CMD52 for writing 'Bus Suspend' in CCCR. 2h (R/W) = CMD52 for writing 'Function Select' in CCCR. 3h (R/W) = Abort command CMD12, CMD52 for writing ' I/O Abort' in CCCR." range="" rwaccess="RW"/>
    <bitfield id="DP" width="1" begin="21" end="21" resetval="0x0" description="Data present select This bit field indicates that data is present and DAT line shall be used. It must be set to 0 in the following conditions: - command with no data transfer but using busy signal on DAT[0]. - command using only CMD line. - Resume command. 0h (R/W) = Command with no data transfer. 1h (R/W) = Command with data transfer." range="" rwaccess="RW"/>
    <bitfield id="CICE" width="1" begin="20" end="20" resetval="0x0" description="Command Index check enable This bit must be set to 1 to enable index check on command response to compare the index field in the response against the index of the command. If the index is not the same in the response as in the command, it is reported as a command index error ( 0h (R/W) = Index check disable. 1h (R/W) = Index check enable." range="" rwaccess="RW"/>
    <bitfield id="CCCE" width="1" begin="19" end="19" resetval="0x0" description="Command CRC check enable This bit must be set to 1 to enable CRC7 check on command response to protect the response against transmission errors on the bus. If an error is detected, it is reported as a command CRC error ( 0h (R/W) = CRC7 check disable. 1h (R/W) = CRC7 check enable." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="18" end="18" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RSP_TYPE" width="2" begin="17" end="16" resetval="0x0" description="Response type This bits defines the response type of the command. 0h (R/W) = No response. 1h (R/W) = Response Length 136 bits. 2h (R/W) = Response Length 48 bits. 3h (R/W) = Response Length 48 bits with busy after response." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="10" begin="15" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MSBS" width="1" begin="5" end="5" resetval="0x0" description="Multi/Single block select This bit must be set to 1 for data transfer in case of multi block command. For any others command this bit shall be set to 0. 0h (R/W) = Single block. If this bit is 0, it is not necessary to set the register 1h (R/W) = Multi block. When Block Count is disabled (" range="" rwaccess="RW"/>
    <bitfield id="DDIR" width="1" begin="4" end="4" resetval="0x0" description="Data transfer Direction SelectThis bit defines either data transfer will be a read or a write 0h (R/W) = Data Write (host to card). 1h (R/W) = Data Read (card to host)." range="" rwaccess="RW"/>
    <bitfield id="ACEN" width="2" begin="3" end="2" resetval="0x0" description="Auto CMD Enable - SD card only This field determines use of auto command functions. There are two methods to stop Multiple-block read and write operation. 1. Auto CMD12 Enable When this field is set to 01b, the Host Controller issues CMD12 automatically when last block transfer is completed. Auto CMD12 error is indicated to the Auto CMD Error Status register ( 2. Auto CMD23 Enable When this bit field is set to 10b, the Host Controller issues a CMD23 automatically before issuing a command specified in the Command Register. The Host Controller Version 3.00 and later shall support this function. The following conditions are required to use the Auto CMD23. &#8211; Auto CMD23 Supported (Host Controller Version is 3.00 or later). &#8211; A memory card that supports CMD23 (SCR[33]=1). &#8211; If DMA is used, it shall be ADMA. &#8211; Only when CMD18 or CMD25 is issued. ( Auto CMD23 can be used with or without ADMA. By writing the Command register, the Host Controller issues a CMD23 first and then issues a command specified by the Command Index in Command register. If response errors of CMD23 are detected, the second command is not issued. A CMD23 error is indicated in the Auto CMD Error Status register ( 0h (R/W) = Auto Command Disabled. 1h (R/W) = Auto CMD12 enable or CCS detection enabled. 2h (R/W) = Auto CMD23 Enable. 3h (R/W) = Reserved." range="" rwaccess="RW"/>
    <bitfield id="BCE" width="1" begin="1" end="1" resetval="0x0" description="Block Count Enable Multiple block transfers only. This bit is used to enable the block count register ( When Block Count is disabled ( 0h (R/W) = Block count disabled for infinite transfer. 1h (R/W) = Block count enabled for multiple block transfer with known number of blocks." range="" rwaccess="RW"/>
    <bitfield id="DE" width="1" begin="0" end="0" resetval="0x0" description="DMA EnableThis bit is used to enable DMA mode for host data access 0h (R/W) = DMA mode disable. 1h (R/W) = DMA mode enable." range="" rwaccess="RW"/>
  </register>
  <register id="MMCHS_RSP10" acronym="MMCHS_RSP10" offset="0x210" width="32" description="">
    <bitfield id="RSP1" width="16" begin="31" end="16" resetval="0x0" description="Command Response [31:16]" range="" rwaccess="R"/>
    <bitfield id="RSP0" width="16" begin="15" end="0" resetval="0x0" description="Command Response [15:0]" range="" rwaccess="R"/>
  </register>
  <register id="MMCHS_RSP32" acronym="MMCHS_RSP32" offset="0x214" width="32" description="">
    <bitfield id="RSP3" width="16" begin="31" end="16" resetval="0x0" description="Command Response [63:48]" range="" rwaccess="R"/>
    <bitfield id="RSP2" width="16" begin="15" end="0" resetval="0x0" description="Command Response [47:32]" range="" rwaccess="R"/>
  </register>
  <register id="MMCHS_RSP54" acronym="MMCHS_RSP54" offset="0x218" width="32" description="">
    <bitfield id="RSP5" width="16" begin="31" end="16" resetval="0x0" description="Command Response [95:80]" range="" rwaccess="R"/>
    <bitfield id="RSP4" width="16" begin="15" end="0" resetval="0x0" description="Command Response [79:64]" range="" rwaccess="R"/>
  </register>
  <register id="MMCHS_RSP76" acronym="MMCHS_RSP76" offset="0x21C" width="32" description="">
    <bitfield id="RSP7" width="16" begin="31" end="16" resetval="0x0" description="Command Response [127:112]" range="" rwaccess="R"/>
    <bitfield id="RSP6" width="16" begin="15" end="0" resetval="0x0" description="Command Response [111:96]" range="" rwaccess="R"/>
  </register>
  <register id="MMCHS_DATA" acronym="MMCHS_DATA" offset="0x220" width="32" description="">
    <bitfield id="DATA" width="32" begin="31" end="0" resetval="0x0" description="Data Register [31-0] In functional mode (" range="" rwaccess="RW"/>
  </register>
  <register id="MMCHS_PSTATE" acronym="MMCHS_PSTATE" offset="0x224" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLEV" width="1" begin="24" end="24" resetval="0x-" description="CMD line signal level This status is used to check the CMD line level to recover from errors, and for debugging. 0h (R) = The CMD line level is 0. 1h (R) = The CMD line level is 1." range="" rwaccess="R"/>
    <bitfield id="DLEV" width="4" begin="23" end="20" resetval="0x-" description="DAT[3:0] line signal level DAT[3] =&amp;amp;gt; bit 23" range="" rwaccess="R"/>
    <bitfield id="WP" width="1" begin="19" end="19" resetval="0x-" description="Write protect switch pin level For SDIO cards only. 0h (R) = If 1h (R) = If" range="" rwaccess="R"/>
    <bitfield id="CDPL" width="1" begin="18" end="18" resetval="0x-" description="Card detect pin level This bit reflects the inverse value of the card detect input pin (MMCi_SDCD), debouncing is not performed on this bit and bit is valid only when Card State Stable 0h (R) = The value of the card detect input pin (MMCi_SDCD) is 1. 1h (R) = The value of the card detect input pin (MMCi_SDCD) is 0." range="" rwaccess="R"/>
    <bitfield id="CSS" width="1" begin="17" end="17" resetval="0x0" description="Card State Stable This bit is used for testing. It is set to 1 only when Card Detect Pin Level is stable ( 0h (R) = Reset or Debouncing. 1h (R) = No card or card inserted." range="" rwaccess="R"/>
    <bitfield id="CINS" width="1" begin="16" end="16" resetval="0x0" description="Card inserted This bit is the debounced value of the card detect input pin (MMCi_SDCD). 0h (R) = If 1h (R) = If" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="BRE" width="1" begin="11" end="11" resetval="0x0" description="Buffer read enable This bit is used for non-DMA read transfers. 0h (R) = Read BLEN bytes disable. 1h (R) = Read BLEN bytes enable. Readable data exists in the buffer." range="" rwaccess="R"/>
    <bitfield id="BWE" width="1" begin="10" end="10" resetval="0x0" description="Buffer Write enable This status is used for non-DMA write transfers. 0h (R) = There is no room left in the buffer to write BLEN bytes of data. 1h (R) = There is enough space in the buffer to write BLEN bytes of data." range="" rwaccess="R"/>
    <bitfield id="RTA" width="1" begin="9" end="9" resetval="0x0" description="Read transfer active This status is used for detecting completion of a read transfer. It is set to 1 after the end bit of read command or by activating a continue request ( 0h (R) = No valid data on the DAT lines. 1h (R) = read data transfer on going." range="" rwaccess="R"/>
    <bitfield id="WTA" width="1" begin="8" end="8" resetval="0x0" description="Write transfer active This status indicates a write transfer active. It is set to 1 after the end bit of write command or by activating a continue request ( 0h (R) = No valid data on the DAT lines. 1h (R) = Write data transfer on going." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RTR" width="1" begin="3" end="3" resetval="0x0" description="Re-Tuning Request Host Controller may request Host Driver to execute re-tuning sequence by setting this bit when the data window is shifted by temperature drift and a tuned sampling point does not have a good margin to receive correct data. 0h (R) = Fixed or well tuned sampling clock. 1h (R) = Sampling clock needs re-tuning." range="" rwaccess="R"/>
    <bitfield id="DLA" width="1" begin="2" end="2" resetval="0x0" description="DAT line active This status bit indicates whether one of the DAT line is in use. 0h (R) = DAT Line inactive. 1h (R) = DAT Line active." range="" rwaccess="R"/>
    <bitfield id="DATI" width="1" begin="1" end="1" resetval="0x0" description="Command inhibit (DAT) This status bit is generated if either DAT line is active ( 0h (R) = Issuing of command using the DAT lines is allowed. 1h (R) = Issuing of command using DAT lines is not allowed." range="" rwaccess="R"/>
    <bitfield id="CMDI" width="1" begin="0" end="0" resetval="0x0" description="Command inhibit (CMD) This status bit indicates that the CMD line is in use. 0h (R) = Issuing of command using CMD line is allowed. 1h (R) = Issuing of command using CMD line is not allowed." range="" rwaccess="R"/>
  </register>
  <register id="MMCHS_HCTL" acronym="MMCHS_HCTL" offset="0x228" width="32" description="">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="OBWE" width="1" begin="27" end="27" resetval="0x0" description="Wakeup event enable for 'Out-of-Band' Interrupt This bit enables wakeup events for 'Out-of-Band' assertion. 0h (R/W) = Disable wakeup on 'Out-of-Band' Interrupt. 1h (R/W) = Enable wakeup on 'Out-of-Band' Interrupt." range="" rwaccess="RW"/>
    <bitfield id="REM" width="1" begin="26" end="26" resetval="0x0" description="Wakeup event enable on SD card removal This bit enables wakeup events for card removal assertion. Wakeup is generated if the wakeup feature is enabled ( 0h (R/W) = Disable wakeup on card removal. 1h (R/W) = Enable wakeup on card removal." range="" rwaccess="RW"/>
    <bitfield id="INS" width="1" begin="25" end="25" resetval="0x0" description="Wakeup event enable on SD card insertion This bit enables wakeup events for card insertion assertion. Wakeup is generated if the wakeup feature is enabled ( 0h (R/W) = Disable wakeup on card insertion. 1h (R/W) = Enable wakeup on card insertion." range="" rwaccess="RW"/>
    <bitfield id="IWE" width="1" begin="24" end="24" resetval="0x0" description="Wakeup event enable on SD card interrupt This bit enables wakeup events for card interrupt assertion. Wakeup is generated if the wakeup feature is enabled ( 0h (R/W) = Disable wakeup on card interrupt. 1h (R/W) = Enable wakeup on card interrupt." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="23" end="20" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="IBG" width="1" begin="19" end="19" resetval="0x0" description="Interrupt block at gap This bit is valid only in 4-bit mode of SDIO card to enable interrupt detection in the interrupt cycle at block gap for a multiple block transfer. For MMC cards and for SD card this bit should be set to 0. 0h (R/W) = Disable interrupt detection at the block gap in 4-bit mode. 1h (R/W) = Enable interrupt detection at the block gap in 4-bit mode." range="" rwaccess="RW"/>
    <bitfield id="RWC" width="1" begin="18" end="18" resetval="0x0" description="Read wait control The read wait function is optional only for SDIO cards. If the card supports read wait, this bit must be enabled, then requesting a stop at block gap ( 0h (R/W) = Disable Read Wait Control. Suspend/Resume cannot be supported. 1h (R/W) = Enable Read Wait Control." range="" rwaccess="RW"/>
    <bitfield id="CR" width="1" begin="17" end="17" resetval="0x0" description="Continue request This bit is used to restart a transaction that was stopped by requesting a stop at block gap ( 0h (R/W) = No affect. 1h (R/W) = transfer restart." range="" rwaccess="RW"/>
    <bitfield id="SBGR" width="1" begin="16" end="16" resetval="0x0" description="Stop at block gap request This bit is used to stop executing a transaction at the next block gap. The transfer can restart with a continue request ( 0h (R/W) = Transfer mode. 1h (R/W) = Stop at block gap." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SDVS" width="3" begin="11" end="9" resetval="0x0" description="SD bus voltage select All cards. 5h (R/W) = 1.8 V (Typical). 6h (R/W) = 3.0 V (Typical). 7h (R/W) = 3.3 V (Typical)." range="" rwaccess="RW"/>
    <bitfield id="SDBP" width="1" begin="8" end="8" resetval="0x0" description="SD bus power Before setting this bit, the host driver shall select the SD bus voltage ( 0h (R/W) = Power off. 1h (R/W) = Power on." range="" rwaccess="RW"/>
    <bitfield id="CDSS" width="1" begin="7" end="7" resetval="0x0" description="Card Detect Signal Selection This bit selects source for the card detection. When the source for the card detection is switched, the interrupt should be disabled during the switching period by clearing the Interrupt Status/Signal Enable register in order to mask unexpected interrupts caused by the glitch. The Interrupt Status/Signal Enable should be disabled during over the period of debouncing. 0h (R/W) = MMCi_SDCD is selected (for normal use). 1h (R/W) =" range="" rwaccess="RW"/>
    <bitfield id="CDTL" width="1" begin="6" end="6" resetval="0x0" description="Card Detect Test Level This bit is enabled while 0h (R/W) = No Card. 1h (R/W) = Card Inserted." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="5" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DMAS" width="2" begin="4" end="3" resetval="0x0" description="DMA Select Mode One of supported DMA modes can be selected. The host driver shall check support of DMA modes by referring the Capabilities register 0h (R/W) = Reserved. 1h (R/W) = Reserved. 2h (R/W) = 32-bit Address ADMA2 is selected. 3h (R/W) = Reserved." range="" rwaccess="RW"/>
    <bitfield id="HSPE" width="1" begin="2" end="2" resetval="0x0" description="Before setting this bit, the Host Driver shall check the 0h (R/W) = &#1058;he Host Controller outputs CMD line and DAT lines at the falling edge of the SD Clock. 1h (R/W) = &#1058;he Host Controller outputs CMD line and DAT lines at the rising edge of the SD Clock." range="" rwaccess="RW"/>
    <bitfield id="DTW" width="1" begin="1" end="1" resetval="0x0" description="Data transfer width For MMC card, this bit must be set following a valid SWITCH command (CMD6) with the correct value and extend CSD index written in the argument. Prior to this command, the MMC card configuration register (CSD and EXT_CSD) must be verified for compliance with MMC standard specification 4.x (see section 3.6). 0h (R/W) = 1-bit Data width (DAT[0] used). 1h (R/W) = 4-bit Data width (DAT[3:0] used)." range="" rwaccess="RW"/>
    <bitfield id="LED" width="1" begin="0" end="0" resetval="0x0" description="Reserved bit LED control feature is not supported." range="" rwaccess="R"/>
  </register>
  <register id="MMCHS_SYSCTL" acronym="MMCHS_SYSCTL" offset="0x22C" width="32" description="">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SRD" width="1" begin="26" end="26" resetval="0x0" description="Software reset for DAT line This bit is set to 1 for reset and released to 0 when completed. 0h (R/W) = Reset completed. 1h (R/W) = Software reset for DAT line." range="" rwaccess="RW"/>
    <bitfield id="SRC" width="1" begin="25" end="25" resetval="0x0" description="Software reset for CMD line For more information about SRC bit manipulation, see 0h (R/W) = Reset completed. 1h (R/W) = Software reset for CMD line." range="" rwaccess="RW"/>
    <bitfield id="SRA" width="1" begin="24" end="24" resetval="0x0" description="Software reset for all This bit is set to 1 for reset and released to 0 when completed. 0h (R/W) = Reset completed. 1h (R/W) = Software reset for all the design." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="23" end="20" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DTO" width="4" begin="19" end="16" resetval="0x0" description="Data timeout counter value and busy timeout This value determines the interval by which DAT lines timeouts are detected. 0h (R/W) = TCF x 2^13. 1h (R/W) = TCF x 2^14. Eh (R/W) = TCF x 2^27. Fh (R/W) = Reserved." range="" rwaccess="RW"/>
    <bitfield id="CLKD" width="10" begin="15" end="6" resetval="0x0" description="Clock frequency select These bits define the ratio between MMC_CLK_ADPI and the output clock frequency on the CLK pin of either the memory card (MMC, SD or SDIO). 0h (R/W) = MMC_CLK_ADPI bypass. 1h (R/W) = MMC_CLK_ADPI bypass. 2h (R/W) = MMC_CLK_ADPI / 2. 3h (R/W) = MMC_CLK_ADPI / 3. 3FFh (R/W) = MMC_CLK_ADPI / 1023." range="" rwaccess="RW"/>
    <bitfield id="CGS" width="1" begin="5" end="5" resetval="0x0" description="Clock Generator Select - For SD cards Host Controller Version 3.00 supports this bit. This bit is used to select the clock generator mode in" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="4" end="3" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CEN" width="1" begin="2" end="2" resetval="0x0" description="Clock enable This bit controls if the clock is provided to the card or not. 0h (R/W) = The clock is not provided to the card. Clock frequency can be changed. 1h (R/W) = The clock is provided to the card and can be automatically gated when" range="" rwaccess="RW"/>
    <bitfield id="ICS" width="1" begin="1" end="1" resetval="0x0" description="Internal clock stable (status) This bit indicates either the internal clock is stable or not. 0h (R) = The internal clock is not stable. 1h (R) = The internal clock is stable after enabling the clock (" range="" rwaccess="R"/>
    <bitfield id="ICE" width="1" begin="0" end="0" resetval="0x0" description="Internal clock enable This bit field controls the internal clock activity. 0h (R/W) = The internal clock is stopped (very low power state). 1h (R/W) = The internal clock oscillates and can be automatically gated when" range="" rwaccess="RW"/>
  </register>
  <register id="MMCHS_STAT" acronym="MMCHS_STAT" offset="0x230" width="32" description="">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="BADA" width="1" begin="29" end="29" resetval="0x0" description="Bad access to data space This bit is set automatically to indicate a bad access to buffer when not allowed: 0h (W) = Status bit unchanged. 1h (W) = Status is cleared. 0h (R) = No Interrupt. 1h (R) = Bad Access." range="" rwaccess="RW"/>
    <bitfield id="CERR" width="1" begin="28" end="28" resetval="0x0" description="Card error This bit is set automatically when there is at least one error in a response of type R1, R1b, R6, R5 or R5b. Only bits referenced as type E(error) in status field in the response can set a card status error. An error bit in the response is flagged only if corresponding bit in card status response error 0h (W) = Status bit unchanged. 1h (W) = Status is cleared. 0h (R) = No Error. 1h (R) = Card error." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="27" end="27" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TE" width="1" begin="26" end="26" resetval="0x0" description="Tuning Error This bit is set when an unrecoverable error is detected in a tuning circuit except during tuning procedure (Occurrence of an error during tuning procedure is indicated by Sampling Select). By detecting Tuning Error, Host Driver needs to abort a command executing and perform tuning. To reset tuning circuit, Sampling Clock shall be set to 0 before executing tuning procedure. The Tuning Error is higher priority than the other error interrupts generated during data transfer. By detecting Tuning Error, the Host Driver should discard data transferred by a current read/write command and retry data transfer after the Host Controller retrieved from tuning circuit error. The bit is set if the lock is lost (but not during the tuning process) or if the lock counter expires without the lock being asserted. If the latter happens, the SW can decide to ignore the interrupt and wait some more for the lock to be set. 0h (R/W) = No Error. 1h (R/W) = Error." range="" rwaccess="RW"/>
    <bitfield id="ADMAE" width="1" begin="25" end="25" resetval="0x0" description="ADMA Error This bit is set when the Host Controller detects errors during ADMA based data transfer. The state of the ADMA at an error occurrence is saved in the ADMA Error Status Register. In addition, the Host Controller generates this interrupt when it detects invalid descriptor data (Valid=0) at the ST_FDS state. ADMA Error State in the ADMA Error Status indicates that an error occurs in ST_FDS state. The Host Driver may find that Valid bit is not set at the error descriptor. 0h (W) = Status bit unchanged. 1h (W) = Status is cleared. 0h (R) = No Interrupt. 1h (R) = ADMA error." range="" rwaccess="RW"/>
    <bitfield id="ACE" width="1" begin="24" end="24" resetval="0x0" description="Auto CMD error Auto CMD12 and Auto CMD23 use this error status. This bit is set when detecting that one of the bits D00-D04 in Auto CMD Error Status register ( 0h (W) = Status bit unchanged. 1h (W) = Status is cleared. 0h (R) = No Error. 1h (R) = Auto CMD error." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="23" end="23" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DEB" width="1" begin="22" end="22" resetval="0x0" description="Data End Bit error This bit is set automatically when detecting a 0 at the end bit position of read data on DAT line or at the end position of the CRC status in write mode. 0h (W) = Status bit unchanged. 1h (W) = Status is cleared. 0h (R) = No Error. 1h (R) = Data end bit error." range="" rwaccess="RW"/>
    <bitfield id="DCRC" width="1" begin="21" end="21" resetval="0x0" description="Data CRC Error This bit is set automatically when there is a CRC16 error in the data phase response following a block read command or if there is a 3-bit CRC status different of a position '010' token during a block write command. 0h (W) = Status bit unchanged. 1h (W) = Status is cleared. 0h (R) = No Error. 1h (R) = Data CRC error." range="" rwaccess="RW"/>
    <bitfield id="DTO" width="1" begin="20" end="20" resetval="0x0" description="Data timeout error This bit is set automatically according to the following conditions: 0h (W) = Status bit unchanged. 1h (W) = Status is cleared. 0h (R) = No error. 1h (R) = Time out." range="" rwaccess="RW"/>
    <bitfield id="CIE" width="1" begin="19" end="19" resetval="0x0" description="Command index error This bit is set automatically when response index differs from corresponding command index previously emitted. It depends on the enable in 0h (W) = Status bit unchanged. 1h (W) = Status is cleared. 0h (R) = No error. 1h (R) = Command index error." range="" rwaccess="RW"/>
    <bitfield id="CEB" width="1" begin="18" end="18" resetval="0x0" description="Command end bit error This bit is set automatically when detecting a 0 at the end bit position of a command response. 0h (W) = Status bit unchanged. 1h (W) = Status is cleared. 0h (R) = No error. 1h (R) = Command end bit error." range="" rwaccess="RW"/>
    <bitfield id="CCRC" width="1" begin="17" end="17" resetval="0x0" description="Command CRC Error This bit is set automatically when there is a CRC7 error in the command response depending on the enable in 0h (W) = Status bit unchanged. 1h (W) = Status is cleared. 0h (R) = No Error. 1h (R) = Command CRC error." range="" rwaccess="RW"/>
    <bitfield id="CTO" width="1" begin="16" end="16" resetval="0x0" description="Command Timeout Error This bit is set automatically when no response is received within 64 clock cycles from the end bit of the command. 0h (W) = Status bit unchanged. 1h (W) = Status is cleared. 0h (R) = No error. 1h (R) = Time Out." range="" rwaccess="RW"/>
    <bitfield id="ERRI" width="1" begin="15" end="15" resetval="0x0" description="Error Interrupt If any of the bits in the Error Interrupt Status register ( 0h (R) = No Interrupt. 1h (R) = Error interrupt event(s) occurred." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="4" begin="14" end="11" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="BSR" width="1" begin="10" end="10" resetval="0x0" description="Boot status received interrupt This bit is set automatically when 0h (W) = Status bit unchanged. 1h (W) = Status is cleared. 0h (R) = No Interrupt. 1h (R) = Boot status received interrupt." range="" rwaccess="RW"/>
    <bitfield id="OBI" width="1" begin="9" end="9" resetval="0x0" description="Out-Of-Band interrupt This bit is set automatically when 0h (W) = Status bit unchanged. 1h (W) = Status is cleared. 0h (R) = No Out-Of-Band interrupt. 1h (R) = Interrupt Out-Of-Band occurs." range="" rwaccess="RW"/>
    <bitfield id="CIRQ" width="1" begin="8" end="8" resetval="0x0" description="Card interrupt This bit is only used for SD and SDIO and CE-ATA cards. 0h (R) = No card interrupt. 1h (R) = Generate card interrupt." range="" rwaccess="R"/>
    <bitfield id="CREM" width="1" begin="7" end="7" resetval="0x0" description="Card removal This bit is set automatically when 0h (W) = Status bit unchanged. 1h (W) = Status is cleared. 0h (R) = Card state stable or Debouncing. 1h (R) = Card removed." range="" rwaccess="RW"/>
    <bitfield id="CINS" width="1" begin="6" end="6" resetval="0x0" description="Card insertion This bit is set automatically when 0h (W) = Status bit unchanged. 1h (W) = Status is cleared. 0h (R) = Card state stable or debouncing. 1h (R) = Card inserted." range="" rwaccess="RW"/>
    <bitfield id="BRR" width="1" begin="5" end="5" resetval="0x0" description="Buffer read ready This bit is set automatically during a read operation to the card (see class 2 - block oriented read commands) when one block specified by 0h (W) = Status bit unchanged. 1h (W) = Status is cleared. 0h (R) = Not Ready to read buffer. 1h (R) = Ready to read buffer." range="" rwaccess="RW"/>
    <bitfield id="BWR" width="1" begin="4" end="4" resetval="0x0" description="Buffer write ready This bit is set automatically during a write operation to the card (see class 4 - block oriented write command) when the host can write a complete block as specified by 0h (W) = Status bit unchanged. 1h (W) = Status is cleared. 0h (R) = Not Ready to write buffer. 1h (R) = Ready to write buffer." range="" rwaccess="RW"/>
    <bitfield id="DMA" width="1" begin="3" end="3" resetval="0x0" description="DMA interrupt This status is set when an interrupt is required in the ADMA instruction and after the data transfer completion. 0h (W) = Status bit unchanged. 1h (W) = Status is cleared. 0h (R) = Dma interrupt detected. 1h (R) = No dma interrupt." range="" rwaccess="RW"/>
    <bitfield id="BGE" width="1" begin="2" end="2" resetval="0x0" description="Block gap event When a stop at block gap is requested ( 0h (W) = Status bit unchanged. 1h (W) = Status is cleared. 0h (R) = No block gap event. 1h (R) = Transaction stopped at block gap." range="" rwaccess="RW"/>
    <bitfield id="TC" width="1" begin="1" end="1" resetval="0x0" description="Transfer completed This bit is always set when a read/write transfer is completed or between two blocks when the transfer is stopped due to a stop at block gap request ( 0h (W) = Status bit unchanged. 1h (W) = Status is cleared. 0h (R) = No transfer complete. 1h (R) = Data transfer complete." range="" rwaccess="RW"/>
    <bitfield id="CC" width="1" begin="0" end="0" resetval="0x0" description="Command complete This bit is set when a 1-to-0 transition occurs in the register command inhibit ( 0h (W) = Status bit unchanged. 1h (W) = Status is cleared. 0h (R) = No Command complete. 1h (R) = Command complete." range="" rwaccess="RW"/>
  </register>
  <register id="MMCHS_IE" acronym="MMCHS_IE" offset="0x234" width="32" description="">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="BADA_ENABLE" width="1" begin="29" end="29" resetval="0x0" description="Bad access to data space Status Enable 0h (R/W) = Masked. 1h (R/W) = Enabled." range="" rwaccess="RW"/>
    <bitfield id="CERR_ENABLE" width="1" begin="28" end="28" resetval="0x0" description="Card Error Status Enable 0h (R/W) = Masked. 1h (R/W) = Enabled." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="27" end="27" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TE_ENABLE" width="1" begin="26" end="26" resetval="0x0" description="Tuning Error Status Enable 0h (R/W) = Masked. 1h (R/W) = Enabled." range="" rwaccess="RW"/>
    <bitfield id="ADMAE_ENABLE" width="1" begin="25" end="25" resetval="0x0" description="ADMA Error Status Enable 0h (R/W) = Masked. 1h (R/W) = Enabled." range="" rwaccess="RW"/>
    <bitfield id="ACE_ENABLE" width="1" begin="24" end="24" resetval="0x0" description="Auto CMD Error Status Enable 0h (R/W) = Masked. 1h (R/W) = Enabled." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="23" end="23" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DEB_ENABLE" width="1" begin="22" end="22" resetval="0x0" description="Data End Bit Error Status Enable 0h (R/W) = Masked. 1h (R/W) = Enabled." range="" rwaccess="RW"/>
    <bitfield id="DCRC_ENABLE" width="1" begin="21" end="21" resetval="0x0" description="Data CRC Error Status Enable 0h (R/W) = Masked. 1h (R/W) = Enabled." range="" rwaccess="RW"/>
    <bitfield id="DTO_ENABLE" width="1" begin="20" end="20" resetval="0x0" description="Data Timeout Error Status Enable 0h (R/W) = The data timeout detection is deactivated. The host controller provides the clock to the card until the card sends the data or the transfer is aborted. 1h (R/W) = The data timeout detection is enabled." range="" rwaccess="RW"/>
    <bitfield id="CIE_ENABLE" width="1" begin="19" end="19" resetval="0x0" description="Command Index Error Status Enable 0h (R/W) = Masked. 1h (R/W) = Enabled." range="" rwaccess="RW"/>
    <bitfield id="CEB_ENABLE" width="1" begin="18" end="18" resetval="0x0" description="Command End Bit Error Status Enable 0h (R/W) = Masked. 1h (R/W) = Enabled." range="" rwaccess="RW"/>
    <bitfield id="CCRC_ENABLE" width="1" begin="17" end="17" resetval="0x0" description="Command CRC Error Status Enable 0h (R/W) = Masked. 1h (R/W) = Enabled." range="" rwaccess="RW"/>
    <bitfield id="CTO_ENABLE" width="1" begin="16" end="16" resetval="0x0" description="Command Timeout Error Status Enable 0h (R/W) = Masked. 1h (R/W) = Enabled." range="" rwaccess="RW"/>
    <bitfield id="NULL" width="1" begin="15" end="15" resetval="0x0" description="Fixed to 0 The host driver shall control error interrupts using the Error Interrupt Signal Enable register." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="4" begin="14" end="11" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="BSR_ENABLE" width="1" begin="10" end="10" resetval="0x0" description="Boot Status Enable A write to this bit field when 0h (R/W) = Masked. 1h (R/W) = Enabled." range="" rwaccess="RW"/>
    <bitfield id="OBI_ENABLE" width="1" begin="9" end="9" resetval="0x0" description="Out-of-Band Status Enable A write to this bit field when 0h (R/W) = Masked. 1h (R/W) = Enabled." range="" rwaccess="RW"/>
    <bitfield id="CIRQ_ENABLE" width="1" begin="8" end="8" resetval="0x0" description="Card Status Enable A clear of this bit also clears the corresponding status bit. 0h (R/W) = Masked. 1h (R/W) = Enabled." range="" rwaccess="RW"/>
    <bitfield id="CREM_ENABLE" width="1" begin="7" end="7" resetval="0x0" description="Card Removal Status Enable 0h (R/W) = Masked. 1h (R/W) = Enabled." range="" rwaccess="RW"/>
    <bitfield id="CINS_ENABLE" width="1" begin="6" end="6" resetval="0x0" description="Card Insertion Status Enable 0h (R/W) = Masked. 1h (R/W) = Enabled." range="" rwaccess="RW"/>
    <bitfield id="BRR_ENABLE" width="1" begin="5" end="5" resetval="0x0" description="Buffer Read Ready Status Enable 0h (R/W) = Masked. 1h (R/W) = Enabled." range="" rwaccess="RW"/>
    <bitfield id="BWR_ENABLE" width="1" begin="4" end="4" resetval="0x0" description="Buffer Write Ready Status Enable 0h (R/W) = Masked. 1h (R/W) = Enabled." range="" rwaccess="RW"/>
    <bitfield id="DMA_ENABLE" width="1" begin="3" end="3" resetval="0x0" description="DMA Status Enable 0h (R/W) = Masked. 1h (R/W) = Enabled." range="" rwaccess="RW"/>
    <bitfield id="BGE_ENABLE" width="1" begin="2" end="2" resetval="0x0" description="Block Gap Event Status Enable 0h (R/W) = Masked. 1h (R/W) = Enabled." range="" rwaccess="RW"/>
    <bitfield id="TC_ENABLE" width="1" begin="1" end="1" resetval="0x0" description="Transfer Complete Status Enable 0h (R/W) = Masked. 1h (R/W) = Enabled." range="" rwaccess="RW"/>
    <bitfield id="CC_ENABLE" width="1" begin="0" end="0" resetval="0x0" description="Command Complete Status Enable 0h (R/W) = Masked. 1h (R/W) = Enabled." range="" rwaccess="RW"/>
  </register>
  <register id="MMCHS_ISE" acronym="MMCHS_ISE" offset="0x238" width="32" description="">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="BADA_SIGEN" width="1" begin="29" end="29" resetval="0x0" description="Bad access to data space Signal Enable 0h (R/W) = Masked. 1h (R/W) = Enabled." range="" rwaccess="RW"/>
    <bitfield id="CERR_SIGEN" width="1" begin="28" end="28" resetval="0x0" description="Card Error Interrupt Signal Enable 0h (R/W) = Masked. 1h (R/W) = Enabled." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="27" end="27" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TE_SIGEN" width="1" begin="26" end="26" resetval="0x0" description="Tuning Error Signal Enable 0h (R/W) = Masked. 1h (R/W) = Enabled." range="" rwaccess="RW"/>
    <bitfield id="ADMAE_SIGEN" width="1" begin="25" end="25" resetval="0x0" description="ADMA Error Signal Enable 0h (R/W) = Masked. 1h (R/W) = Enabled." range="" rwaccess="RW"/>
    <bitfield id="ACE_SIGEN" width="1" begin="24" end="24" resetval="0x0" description="Auto CMD Error Signal Enable 0h (R/W) = Masked. 1h (R/W) = Enabled." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="23" end="23" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DEB_SIGEN" width="1" begin="22" end="22" resetval="0x0" description="Data End Bit Error Signal Enable 0h (R/W) = Masked. 1h (R/W) = Enabled." range="" rwaccess="RW"/>
    <bitfield id="DCRC_SIGEN" width="1" begin="21" end="21" resetval="0x0" description="Data CRC Error Signal Enable 0h (R/W) = Masked. 1h (R/W) = Enabled." range="" rwaccess="RW"/>
    <bitfield id="DTO_SIGEN" width="1" begin="20" end="20" resetval="0x0" description="Data Timeout Error Signal Enable 0h (R/W) = Masked. 1h (R/W) = Enabled." range="" rwaccess="RW"/>
    <bitfield id="CIE_SIGEN" width="1" begin="19" end="19" resetval="0x0" description="Command Index Error Signal Enable 0h (R/W) = Masked. 1h (R/W) = Enabled." range="" rwaccess="RW"/>
    <bitfield id="CEB_SIGEN" width="1" begin="18" end="18" resetval="0x0" description="Command End Bit Error Signal Enable 0h (R/W) = Masked. 1h (R/W) = Enabled." range="" rwaccess="RW"/>
    <bitfield id="CCRC_SIGEN" width="1" begin="17" end="17" resetval="0x0" description="Command CRC Error Signal Enable 0h (R/W) = Masked. 1h (R/W) = Enabled." range="" rwaccess="RW"/>
    <bitfield id="CTO_SIGEN" width="1" begin="16" end="16" resetval="0x0" description="Command timeout Error Signal Enable 0h (R/W) = Masked. 1h (R/W) = Enabled." range="" rwaccess="RW"/>
    <bitfield id="NULL" width="1" begin="15" end="15" resetval="0x0" description="Fixed to 0 The host driver shall control error interrupts using the Error Interrupt Signal Enable register." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="4" begin="14" end="11" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="BSR_SIGEN" width="1" begin="10" end="10" resetval="0x0" description="Boot Status Signal Enable A write to this bit field when 0h (R/W) = Masked. 1h (R/W) = Enabled." range="" rwaccess="RW"/>
    <bitfield id="OBI_SIGEN" width="1" begin="9" end="9" resetval="0x0" description="Out-Of-Band Interrupt Signal Enable A write to this bit field when 0h (R/W) = Masked. 1h (R/W) = Enabled." range="" rwaccess="RW"/>
    <bitfield id="CIRQ_SIGEN" width="1" begin="8" end="8" resetval="0x0" description="Card Interrupt Signal Enable 0h (R/W) = Masked. 1h (R/W) = Enabled." range="" rwaccess="RW"/>
    <bitfield id="CREM_SIGEN" width="1" begin="7" end="7" resetval="0x0" description="Card Removal Signal Enable 0h (R/W) = Masked. 1h (R/W) = Enabled." range="" rwaccess="RW"/>
    <bitfield id="CINS_SIGEN" width="1" begin="6" end="6" resetval="0x0" description="Card Insertion Signal Enable 0h (R/W) = Masked. 1h (R/W) = Enabled." range="" rwaccess="RW"/>
    <bitfield id="BRR_SIGEN" width="1" begin="5" end="5" resetval="0x0" description="Buffer Read Ready Signal Enable 0h (R/W) = Masked. 1h (R/W) = Enabled." range="" rwaccess="RW"/>
    <bitfield id="BWR_SIGEN" width="1" begin="4" end="4" resetval="0x0" description="Buffer Write Ready Signal Enable 0h (R/W) = Masked. 1h (R/W) = Enabled." range="" rwaccess="RW"/>
    <bitfield id="DMA_SIGEN" width="1" begin="3" end="3" resetval="0x0" description="DMA Interrupt Signal Enable 0h (R/W) = Masked. 1h (R/W) = Enabled." range="" rwaccess="RW"/>
    <bitfield id="BGE_SIGEN" width="1" begin="2" end="2" resetval="0x0" description="Black Gap Event Signal Enable 0h (R/W) = Masked. 1h (R/W) = Enabled." range="" rwaccess="RW"/>
    <bitfield id="TC_SIGEN" width="1" begin="1" end="1" resetval="0x0" description="Transfer Completed Status Enable 0h (R/W) = Masked. 1h (R/W) = Enabled." range="" rwaccess="RW"/>
    <bitfield id="CC_SIGEN" width="1" begin="0" end="0" resetval="0x0" description="Command Complete Status Enable 0h (R/W) = Masked. 1h (R/W) = Enabled." range="" rwaccess="RW"/>
  </register>
  <register id="MMCHS_AC12" acronym="MMCHS_AC12" offset="0x23C" width="32" description="">
    <bitfield id="PV_ENABLE" width="1" begin="31" end="31" resetval="0x0" description="Preset Value Enable Host Controller Version 3.00 supports this bit. 0h (R/W) = SDCLK and Driver Strength (DS_SEL) are controlled by Host Driver. 1h (R/W) = Automatic Selection by Preset Value are Enabled." range="" rwaccess="RW"/>
    <bitfield id="AI_ENABLE" width="1" begin="30" end="30" resetval="0x0" description="Asynchronous Interrupt Enable This bit can be set to 1 if a card supports asynchronous interrupts and 0h (R/W) = Disabled. 1h (R/W) = Enabled." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="29" end="24" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SCLK_SEL" width="1" begin="23" end="23" resetval="0x0" description="Sampling Clock Select Host Controller uses this bit to select sampling clock to receive CMD and DAT. This bit is set by tuning procedure and valid after the completion of tuning (when 0h (R/W) = Fixed clock is used to sample data. 1h (R/W) = Tuned clock is used to sample data." range="" rwaccess="RW"/>
    <bitfield id="ET" width="1" begin="22" end="22" resetval="0x0" description="Execute Tuning This bit is set to 1 to start tuning procedure and automatically cleared when tuning procedure is completed. The result of tuning is indicated to 0h (R/W) = Not Tuned or Tuning Completed. 1h (R/W) = Execute Tuning." range="" rwaccess="RW"/>
    <bitfield id="DS_SEL" width="2" begin="21" end="20" resetval="0x0" description="Driver Strength Select Host Controller output driver in 1.8 V signaling is selected by this bit. In 3.3 V signaling, this field is not effective. This field can be set depending on Driver Type A, C and D support bits (DTA, DTC and DTD respectively) in the 0h (R/W) = Driver Type B is selected (Default). 1h (R/W) = Driver Type A is selected. 2h (R/W) = Driver Type C is selected. 3h (R/W) = Driver Type D is selected." range="" rwaccess="RW"/>
    <bitfield id="V1V8_SIGEN" width="1" begin="19" end="19" resetval="0x0" description="1.8 V Signaling Enable This bit controls voltage regulator for I/O cell. 3.3 V is supplied to the card regardless of signaling voltage. 0h (R/W) = 3.3 V Signaling. 1h (R/W) = 1.8 V Signaling." range="" rwaccess="RW"/>
    <bitfield id="UHSMS" width="3" begin="18" end="16" resetval="0x0" description="UHS Mode Select This field is used to select one of UHS-I modes and effective when 1.8 V Signaling Enable is set to 1. 0h (R/W) = SDR12. 1h (R/W) = SDR25. 2h (R/W) = SDR50. 3h (R/W) = SDR104. 4h (R/W) = DDR50. 5h (R/W) = Reserved. 6h (R/W) = Reserved. 7h (R/W) = Reserved." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="15" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CNI" width="1" begin="7" end="7" resetval="0x0" description="Command Not Issued By Auto CMD12 Error Setting this bit to 1 means CMD_wo_DAT is not executed due to an Auto CMD12 Error (D04-D01) in this bit field. 0h (R) = No error. 1h (R) = Command not issued." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="6" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="ACIE" width="1" begin="4" end="4" resetval="0x0" description="Auto CMD Index Error - For Auto CMD12 and Auto CMD23 This bit is set if the Command Index error occurs in response to a command. 0h (R) = No error. 1h (R) = Error." range="" rwaccess="R"/>
    <bitfield id="ACEB" width="1" begin="3" end="3" resetval="0x0" description="Auto CMD End Bit Error - For Auto CMD12 and Auto CMD23 This bit is set when detecting that the end bit of command response is 0. 0h (R) = No error. 1h (R) = End bit Error Generated." range="" rwaccess="R"/>
    <bitfield id="ACCE" width="1" begin="2" end="2" resetval="0x0" description="Auto CMD CRC Error - For Auto CMD12 and Auto CMD23 This bit is set when detecting a CRC error in the command response. 0h (R) = No error. 1h (R) = CRC Error Generated." range="" rwaccess="R"/>
    <bitfield id="ACTO" width="1" begin="1" end="1" resetval="0x0" description="Auto CMD Timeout Error - For Auto CMD12 and Auto CMD23 This bit is set if no response is returned within 64 SDCLK cycles from the end bit of command. 0h (R) = No error. 1h (R) = Auto CMD Time Out." range="" rwaccess="R"/>
    <bitfield id="ACNE" width="1" begin="0" end="0" resetval="0x0" description="Auto CMD12 Not Executed If memory multiple block data transfer is not started due to command error, this bit is not set because it is not necessary to issue Auto CMD12. Setting this bit to 1 means the Host Controller cannot issue Auto CMD12 to stop memory multiple block data transfer due to some error. If this bit is set to 1, other error status bits (D04-D01) are meaningless. 0h (R) = Auto CMD12 Executed. 1h (R) = Auto CMD12 Not Executed." range="" rwaccess="R"/>
  </register>
  <register id="MMCHS_CAPA" acronym="MMCHS_CAPA" offset="0x240" width="32" description="">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="AIS" width="1" begin="29" end="29" resetval="0x1" description="Asynchronous Interrupt Support Refer to SDIO Specification Version 3.00 about asynchronous interrupt. 0h (R) = Asynchronous Interrupt Not Supported. 1h (R) = Asynchronous Interrupt Supported." range="" rwaccess="R"/>
    <bitfield id="BIT64" width="1" begin="28" end="28" resetval="0x0" description="64 Bit System Bus Support Setting 1 to this bit indicates that the Host Controller supports 64-bit address descriptor mode and is connected to 64-bit address system bus. 0h (R) = 32 bit System bus address. 1h (R) = 64 bit System bus address." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="27" end="27" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VS18" width="1" begin="26" end="26" resetval="0x0" description="Voltage support 1.8 V Initialization of this bit field (via a write access to this bit field) depends on the system capabilities. The host driver shall not modify this bit field after the initilaization. 0h (W) = 1.8 V Not supported. 1h (W) = 1.8 V Supported. 0h (R) = 1.8 V Not Supported. 1h (R) = 1.8 V Supported." range="" rwaccess="RW"/>
    <bitfield id="VS30" width="1" begin="25" end="25" resetval="0x0" description="Voltage support 3.0 V Initialization of this bit field (via a write access to this bit field) depends on the system capabilities. The host driver shall not modify this bit field after the initilaization. 0h (W) = 3.0 V Not supported. 1h (W) = 3.0 V Supported. 0h (R) = 3.0 V Not Supported. 1h (R) = 3.0 V Supported." range="" rwaccess="RW"/>
    <bitfield id="VS33" width="1" begin="24" end="24" resetval="0x0" description="Voltage support 3.3 V Initialization of this bit field (via a write access to this bit field) depends on the system capabilities. The host driver shall not modify this bit field after the initilaization. 0h (W) = 3.3 V Not supported. 1h (W) = 3.3 V Supported. 0h (R) = 3.3 V Not Supported. 1h (R) = 3.3 V Supported." range="" rwaccess="RW"/>
    <bitfield id="SRS" width="1" begin="23" end="23" resetval="0x1" description="Suspend/Resume support (SDIO cards only) This bit indicates whether the host controller supports Suspend/Resume functionality. 0h (R) = The Host controller does not Suspend/Resume functionality. 1h (R) = The Host controller supports Suspend/Resume functionality." range="" rwaccess="R"/>
    <bitfield id="DS" width="1" begin="22" end="22" resetval="0x1" description="DMA support This bit indicates that the Host Controller is able to use DMA to transfer data between system memory and the Host Controller directly. 0h (R) = DMA Not Supported. 1h (R) = DMA Supported." range="" rwaccess="R"/>
    <bitfield id="HSS" width="1" begin="21" end="21" resetval="0x1" description="High speed support This bit indicates that the host controller supports high speed operations and can supply an up-to maximum card frequency. 0h (R) = High Speed Not Supported. 1h (R) = High Speed Supported." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="20" end="20" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="AD2S" width="1" begin="19" end="19" resetval="0x0" description="ADMA2 Support This bit indicates whether the Host Controller is capable of using ADMA2. It depends on setting of generic parameter MADMA_EN. 0h (R) = ADMA2 not Supported. 1h (R) = ADMA2 Supported." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="18" end="18" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MBL" width="2" begin="17" end="16" resetval="0x1" description="Maximum block length This value indicates the maximum block size that the host driver can read and write to the buffer in the host controller. 0h (R) = 512 bytes. 1h (R) = 1024 bytes. 2h (R) = 2048 bytes." range="" rwaccess="R"/>
    <bitfield id="BCF" width="8" begin="15" end="8" resetval="0x0" description="Base Clock Frequency For SD Clock This value indicates the base (maximum) clock frequency for the SD Clock. 0h (R) = The value indicating the base (maximum) frequency for the output clock provided to the card is system dependent and is not available in this bit filed. Get the information via another method." range="" rwaccess="R"/>
    <bitfield id="TCU" width="1" begin="7" end="7" resetval="0x1" description="Timeout clock unit This bit shows the unit of base clock frequency used to detect Data Timeout Error ( 0h (R) = KHz. 1h (R) = MHz." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TCF" width="6" begin="5" end="0" resetval="0x0" description="Timeout clock frequency The timeout clock frequency is used to detect Data Timeout Error ( 0h (R) = The timeout clock frequency depends on the frequency of the clock provided to the card. The value of the timeout clock frequency is not available in this bit field." range="" rwaccess="R"/>
  </register>
  <register id="MMCHS_CAPA2" acronym="MMCHS_CAPA2" offset="0x244" width="32" description="">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CM" width="8" begin="23" end="16" resetval="0x0" description="Clock Multiplier This field indicates clock multiplier value of programmable clock generator. Refer to" range="" rwaccess="R"/>
    <bitfield id="RTM" width="2" begin="15" end="14" resetval="0x0" description="Re-Tuning Modes This field selects re-tuning method and limits the maximum data length. 0h (R) = Timer - Max data length 4 MB. 1h (R) = Timer and Re-Tuning Request - Max data length 4 MB. 2h (R) = Auto Re-Tuning (for transfer) - Timer and Re-Tuning Request. 3h (R) = Reserved." range="" rwaccess="R"/>
    <bitfield id="TSDR50" width="1" begin="13" end="13" resetval="0x0" description="Use Tuning for SDR50 If this bit is set to 1, this Host Controller requires tuning to operate SDR50. 0h (R) = SDR50 does not require tuning. 1h (R) = SDR50 requires tuning." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="12" end="12" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TCRT" width="4" begin="11" end="8" resetval="0xF" description="Timer Count for Re-Tuning This field indicates an initial value of the Re-Tuning Timer for Re-Tuning Mode 1 to 3. Setting to 0 disables Re-Tuning Timer. 0h (R) = Re-Tuning Timer disabled. 1h (R) = 1 second. 2h (R) = 2 seconds. 3h (R) = 4 seconds. 4h (R) = 8 seconds. 5h (R) = 16 seconds. 6h (R) = 32 seconds. 7h (R) = 64 seconds. 8h (R) = 128 seconds. 9h (R) = 256 seconds. Ah (R) = 512 seconds. Bh (R) = 1024 seconds. Ch (R) = Reserved. Dh (R) = Reserved. Eh (R) = Reserved. Fh (R) = Get information from other source." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DTD" width="1" begin="6" end="6" resetval="0x1" description="Driver Type D Support This bit indicates support of Driver Type D for 1.8 Signaling. 0h (R) = Driver Type D is Not Supported. 1h (R) = Driver Type D is Supported." range="" rwaccess="R"/>
    <bitfield id="DTC" width="1" begin="5" end="5" resetval="0x1" description="Driver Type C Support This bit indicates support of Driver Type C for 1.8 Signaling. 0h (R) = Driver Type C is Not Supported. 1h (R) = Driver Type C is Supported." range="" rwaccess="R"/>
    <bitfield id="DTA" width="1" begin="4" end="4" resetval="0x1" description="Driver Type A Support This bit indicates support of Driver Type A for 1.8 Signaling. 0h (R) = Driver Type A is Not Supported. 1h (R) = Driver Type A is Supported." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DDR50" width="1" begin="2" end="2" resetval="0x1" description="DDR50 Support 0h (R) = DDR50 is Not Supported. 1h (R) = DDR50 is Supported." range="" rwaccess="R"/>
    <bitfield id="SDR104" width="1" begin="1" end="1" resetval="0x1" description="SDR104 Support SDR104 requires tuning. 0h (R) = SDR104 is Not Supported. 1h (R) = SDR104 is Supported." range="" rwaccess="R"/>
    <bitfield id="SDR50" width="1" begin="0" end="0" resetval="0x1" description="SDR50 Support If SDR104 is supported, this bit shall be set to 1. Bit 13 indicates whether SDR50 requires tuning or not. 0h (R) = SDR50 is Not Supported. 1h (R) = SDR50 is Supported." range="" rwaccess="R"/>
  </register>
  <register id="MMCHS_CUR_CAPA" acronym="MMCHS_CUR_CAPA" offset="0x248" width="32" description="">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CUR_1V8" width="8" begin="23" end="16" resetval="0x0" description="Maximum current for 1.8 V 0h (R) = The maximum current capability for this voltage is not available. Feature not implemented." range="" rwaccess="RW"/>
    <bitfield id="CUR_3V0" width="8" begin="15" end="8" resetval="0x0" description="Maximum current for 3.0 V 0h (R) = The maximum current capability for this voltage is not available. Feature not implemented." range="" rwaccess="RW"/>
    <bitfield id="CUR_3V3" width="8" begin="7" end="0" resetval="0x0" description="Maximum current for 3.3 V 0h (R) = The maximum current capability for this voltage is not available. Feature not implemented." range="" rwaccess="RW"/>
  </register>
  <register id="MMCHS_FE" acronym="MMCHS_FE" offset="0x250" width="32" description="">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FE_BADA" width="1" begin="29" end="29" resetval="0x0" description="Force Event Bad access to data space 0h (W) = No effect, No Interrupt. 1h (W) = Interrupt Forced." range="" rwaccess="W"/>
    <bitfield id="FE_CERR" width="1" begin="28" end="28" resetval="0x0" description="Force Event Card error 0h (W) = No effect, No Interrupt. 1h (W) = Interrupt Forced." range="" rwaccess="W"/>
    <bitfield id="RESERVED" width="2" begin="27" end="26" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FE_ADMAE" width="1" begin="25" end="25" resetval="0x0" description="Force Event ADMA Error 0h (W) = No effect, No Interrupt. 1h (W) = Interrupt Forced." range="" rwaccess="W"/>
    <bitfield id="FE_ACE" width="1" begin="24" end="24" resetval="0x0" description="Force Event for Auto CMD Error - For Auto CMD12 and Auto CMD23 0h (W) = No effect, No Interrupt. 1h (W) = Interrupt Forced." range="" rwaccess="W"/>
    <bitfield id="RESERVED" width="1" begin="23" end="23" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FE_DEB" width="1" begin="22" end="22" resetval="0x0" description="Force Event Data End Bit error 0h (W) = No effect, No Interrupt. 1h (W) = Interrupt Forced." range="" rwaccess="W"/>
    <bitfield id="FE_DCRC" width="1" begin="21" end="21" resetval="0x0" description="Force Event Data CRC Error 0h (W) = No effect, No Interrupt. 1h (W) = Interrupt Forced." range="" rwaccess="W"/>
    <bitfield id="FE_DTO" width="1" begin="20" end="20" resetval="0x0" description="Force Event Data Timeout Error 0h (W) = No effect, No Interrupt. 1h (W) = Interrupt Forced." range="" rwaccess="W"/>
    <bitfield id="FE_CIE" width="1" begin="19" end="19" resetval="0x0" description="Force Event Command Index Error 0h (W) = No effect, No Interrupt. 1h (W) = Interrupt Forced." range="" rwaccess="W"/>
    <bitfield id="FE_CEB" width="1" begin="18" end="18" resetval="0x0" description="Force Event Command End Bit Error 0h (W) = No effect, No Interrupt. 1h (W) = Interrupt Forced." range="" rwaccess="W"/>
    <bitfield id="FE_CCRC" width="1" begin="17" end="17" resetval="0x0" description="Force Event Command CRC Error 0h (W) = No effect, No Interrupt. 1h (W) = Interrupt Forced." range="" rwaccess="W"/>
    <bitfield id="FE_CTO" width="1" begin="16" end="16" resetval="0x0" description="Command Timeout Error This bit is set automatically when no response is received within 64 clock cycles from the end bit of the command. 0h (W) = Status bit unchanged. 1h (W) = Status is cleared." range="" rwaccess="W"/>
    <bitfield id="RESERVED" width="8" begin="15" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FE_CNI" width="1" begin="7" end="7" resetval="0x0" description="Force Event Command not issue by Auto CMD12 error 0h (W) = No effect, No Interrupt. 1h (W) = Interrupt Forced." range="" rwaccess="W"/>
    <bitfield id="RESERVED" width="2" begin="6" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FE_ACIE" width="1" begin="4" end="4" resetval="0x0" description="Force Event for Auto CMD Index Error - For Auto CMD12 and Auto CMD23 0h (W) = No effect, No Interrupt. 1h (W) = Interrupt Forced." range="" rwaccess="W"/>
    <bitfield id="FE_ACEB" width="1" begin="3" end="3" resetval="0x0" description="Force Event Auto CMD End Bit Error 0h (W) = No effect, No Interrupt. 1h (W) = Interrupt Forced." range="" rwaccess="W"/>
    <bitfield id="FE_ACCE" width="1" begin="2" end="2" resetval="0x0" description="Force Event Auto CMD CRC Error 0h (W) = No effect, No Interrupt. 1h (W) = Interrupt Forced." range="" rwaccess="W"/>
    <bitfield id="FE_ACTO" width="1" begin="1" end="1" resetval="0x0" description="Force Event Auto CMD Timeout Error 0h (W) = No effect, No Interrupt. 1h (W) = Interrupt Forced." range="" rwaccess="W"/>
    <bitfield id="FE_ACNE" width="1" begin="0" end="0" resetval="0x0" description="Force Event Auto CMD12 Not Executed 0h (W) = No effect, No Interrupt. 1h (W) = Interrupt Forced." range="" rwaccess="W"/>
  </register>
  <register id="MMCHS_ADMAES" acronym="MMCHS_ADMAES" offset="0x254" width="32" description="">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="LME" width="1" begin="2" end="2" resetval="0x0" description="ADMA Length Mismatch Error 0h (R/W) = No Error. 1h (R/W) = Error." range="" rwaccess="RW"/>
    <bitfield id="AES" width="2" begin="1" end="0" resetval="0x0" description="ADMA Error State his field indicates the state of ADMA when error is occurred during ADMA data transfer. 0h (R/W) = ST_STOP (Stop DMA) Contents of SYS_SDR register. 1h (R/W) = ST_STOP (Stop DMA) Points the error descriptor. 2h (R/W) = Never set this state (Not used). 3h (R/W) = ST_TFR (Transfer Data) Points the next of the error descriptor." range="" rwaccess="RW"/>
  </register>
  <register id="MMCHS_ADMASAL" acronym="MMCHS_ADMASAL" offset="0x258" width="32" description="">
    <bitfield id="ADMA_A32B" width="32" begin="31" end="0" resetval="0x0" description="ADMA System address 32 bits" range="" rwaccess="RW"/>
  </register>
  <register id="MMCHS_PVINITSD" acronym="MMCHS_PVINITSD" offset="0x260" width="32" description="">
    <bitfield id="DSDS_SEL" width="2" begin="31" end="30" resetval="0x0" description="Driver Strength Select Value - Default Speed mode Driver Strength is supported by 1.8 V signaling bus speed modes. This field is meaningless for 3.3 V signaling. 0h (R) = Driver Type B is Selected. 1h (R) = Driver Type A is Selected. 2h (R) = Driver Type C is Selected. 3h (R) = Driver Type D is Selected." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="3" begin="29" end="27" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DSCLKGEN_SEL" width="1" begin="26" end="26" resetval="0x0" description="Clock Generator Select Value - Default Speed mode This bit is effective when Host Controller supports programmable clock generator. 0h (R) = Host Controller Ver2.00 Compatible Clock Generator. 1h (R) = Programmable Clock Generator." range="" rwaccess="R"/>
    <bitfield id="DSSDCLK_SEL" width="10" begin="25" end="16" resetval="0x4" description="SDCLK Frequency Select Value - Default Speed mode 10-bit preset value to set" range="" rwaccess="R"/>
    <bitfield id="INITDS_SEL" width="2" begin="15" end="14" resetval="0x0" description="Driver Strength Select Value - Initialization mode Driver Strength is supported by 1.8 V signaling bus speed modes. This field is meaningless for 3.3 V signaling. 0h (R) = Driver Type B is Selected. 1h (R) = Driver Type A is Selected. 2h (R) = Driver Type C is Selected. 3h (R) = Driver Type D is Selected." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="3" begin="13" end="11" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="INITCLKGEN_SEL" width="1" begin="10" end="10" resetval="0x0" description="Clock Generator Select Value - Initialization mode This bit is effective when Host Controller supports programmable clock generator. 0h (R) = Host Controller Ver2.00 Compatible Clock Generator. 1h (R) = Programmable Clock Generator." range="" rwaccess="R"/>
    <bitfield id="INITSDCLK_SEL" width="10" begin="9" end="0" resetval="0x1E0" description="SDCLK Frequency Select Value - Initialization mode 10-bit preset value to set" range="" rwaccess="R"/>
  </register>
  <register id="MMCHS_PVHSSDR12" acronym="MMCHS_PVHSSDR12" offset="0x264" width="32" description="">
    <bitfield id="SDR12DS_SEL" width="2" begin="31" end="30" resetval="0x0" description="Driver Strength Select Value - SDR12 mode Driver Strength is supported by 1.8 V signaling bus speed modes. This field is meaningless for 3.3 V signaling. 0h (R) = Driver Type B is Selected. 1h (R) = Driver Type A is Selected. 2h (R) = Driver Type C is Selected. 3h (R) = Driver Type D is Selected." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="3" begin="29" end="27" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SDR12CLKGEN_SEL" width="1" begin="26" end="26" resetval="0x0" description="Clock Generator Select Value - SDR12 mode This bit is effective when Host Controller supports programmable clock generator. 0h (R) = Host Controller Ver2.00 Compatible Clock Generator. 1h (R) = Programmable Clock Generator." range="" rwaccess="R"/>
    <bitfield id="SDR12SDCLK_SEL" width="10" begin="25" end="16" resetval="0x4" description="SDCLK Frequency Select Value - SDR12 mode 10-bit preset value to set" range="" rwaccess="R"/>
    <bitfield id="HSDS_SEL" width="2" begin="15" end="14" resetval="0x0" description="Driver Strength Select Value - High Speed mode Driver Strength is supported by 1.8 V signaling bus speed modes. This field is meaningless for 3.3 V signaling. 0h (R) = Driver Type B is Selected. 1h (R) = Driver Type A is Selected. 2h (R) = Driver Type C is Selected. 3h (R) = Driver Type D is Selected." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="3" begin="13" end="11" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="HSCLKGEN_SEL" width="1" begin="10" end="10" resetval="0x0" description="Clock Generator Select Value - High Speed mode This bit is effective when Host Controller supports programmable clock generator. 0h (R) = Host Controller Ver2.00 Compatible Clock Generator. 1h (R) = Programmable Clock Generator." range="" rwaccess="R"/>
    <bitfield id="HSSDCLK_SEL" width="10" begin="9" end="0" resetval="0x2" description="SDCLK Frequency Select Value - High Speed mode 10-bit preset value to set" range="" rwaccess="R"/>
  </register>
  <register id="MMCHS_PVSDR25SDR50" acronym="MMCHS_PVSDR25SDR50" offset="0x268" width="32" description="">
    <bitfield id="SDR50DS_SEL" width="2" begin="31" end="30" resetval="0x0" description="Driver Strength Select Value - SDR50 mode Driver Strength is supported by 1.8 V signaling bus speed modes. This field is meaningless for 3.3 V signaling. 0h (R) = Driver Type B is Selected. 1h (R) = Driver Type A is Selected. 2h (R) = Driver Type C is Selected. 3h (R) = Driver Type D is Selected." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="3" begin="29" end="27" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SDR50CLKGEN_SEL" width="1" begin="26" end="26" resetval="0x0" description="Clock Generator Select Value - SDR50 mode This bit is effective when Host Controller supports programmable clock generator. 0h (R) = Host Controller Ver2.00 Compatible Clock Generator. 1h (R) = Programmable Clock Generator." range="" rwaccess="R"/>
    <bitfield id="SDR50SDCLK_SEL" width="10" begin="25" end="16" resetval="0x1" description="SDCLK Frequency Select Value - SDR50 mode 10-bit preset value to set" range="" rwaccess="R"/>
    <bitfield id="SDR25DS_SEL" width="2" begin="15" end="14" resetval="0x0" description="Driver Strength Select Value - SDR25 mode Driver Strength is supported by 1.8 V signaling bus speed modes. This field is meaningless for 3.3 V signaling. 0h (R) = Driver Type B is Selected. 1h (R) = Driver Type A is Selected. 2h (R) = Driver Type C is Selected. 3h (R) = Driver Type D is Selected." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="3" begin="13" end="11" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SDR25CLKGEN_SEL" width="1" begin="10" end="10" resetval="0x0" description="Clock Generator Select Value - SDR25 mode This bit is effective when Host Controller supports programmable clock generator. 0h (R) = Host Controller Ver2.00 Compatible Clock Generator. 1h (R) = Programmable Clock Generato." range="" rwaccess="R"/>
    <bitfield id="SDR25SDCLK_SEL" width="10" begin="9" end="0" resetval="0x2" description="SDCLK Frequency Select Value - SDR25 mode 10-bit preset value to set" range="" rwaccess="R"/>
  </register>
  <register id="MMCHS_PVSDR104DDR50" acronym="MMCHS_PVSDR104DDR50" offset="0x26C" width="32" description="">
    <bitfield id="DDR50DS_SEL" width="2" begin="31" end="30" resetval="0x0" description="Driver Strength Select Value - DDR50 mode Driver Strength is supported by 1.8 V signaling bus speed modes. This field is meaningless for 3.3 V signaling. 0h (R) = Driver Type B is Selected. 1h (R) = Driver Type A is Selected. 2h (R) = Driver Type C is Selected. 3h (R) = Driver Type D is Selected." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="3" begin="29" end="27" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DDR50CLKGEN_SEL" width="1" begin="26" end="26" resetval="0x0" description="Clock Generator Select Value - DDR50 mode This bit is effective when Host Controller supports programmable clock generator. 0h (R) = Host Controller Ver2.00 Compatible Clock Generator. 1h (R) = Programmable Clock Generator." range="" rwaccess="R"/>
    <bitfield id="DDR50SDCLK_SEL" width="10" begin="25" end="16" resetval="0x2" description="SDCLK Frequency Select Value - DDR50 mode 10-bit preset value to set" range="" rwaccess="R"/>
    <bitfield id="SDR104DS_SEL" width="2" begin="15" end="14" resetval="0x0" description="Driver Strength Select Value - SDR104 mode Driver Strength is supported by 1.8 V signaling bus speed modes. This field is meaningless for 3.3 V signaling. 0h (R) = Driver Type B is Selected. 1h (R) = Driver Type A is Selected. 2h (R) = Driver Type C is Selected. 3h (R) = Driver Type D is Selected." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="3" begin="13" end="11" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SDR104CLKGEN_SEL" width="1" begin="10" end="10" resetval="0x0" description="Clock Generator Select Value - SDR104 mode This bit is effective when Host Controller supports programmable clock generator. 0h (R) = Host Controller Ver2.00 Compatible Clock Generator. 1h (R) = Programmable Clock Generator." range="" rwaccess="R"/>
    <bitfield id="SDR104SDCLK_SEL" width="10" begin="9" end="0" resetval="0x0" description="SDCLK Frequency Select Value - SDR104 mode 10-bit preset value to set" range="" rwaccess="R"/>
  </register>
  <register id="MMCHS_REV" acronym="MMCHS_REV" offset="0x2FC" width="32" description="">
    <bitfield id="VREV" width="8" begin="31" end="24" resetval="0x-" description="Vendor Version Number: MMC revision [7-4] Major revision" range="" rwaccess="R"/>
    <bitfield id="SREV" width="8" begin="23" end="16" resetval="0x2" description="Specification Version Number This status indicates the Host Controller Spec. Version. The upper and lower 4-bits indicate the version. 0h (R) = SD Host Specification Version 1.00. 1h (R) = SD Host Specification Version 2.00 - Including the feature of the ADMA and Test Register. 2h (R) = SD Host Specification Version 3.00. 3h (R) = Reserved." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="15" begin="15" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SIS" width="1" begin="0" end="0" resetval="0x0" description="Slot Interrupt Status This status bit indicates the inverted state of interrupt signal for the module." range="" rwaccess="R"/>
  </register>
</module>
