<?xml version='1.0' encoding='UTF-8' standalone='no'?>
<doxygen xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:noNamespaceSchemaLocation="compound.xsd" version="1.8.5">
  <compounddef id="structdw__spi__reg" kind="struct" prot="public">
    <compoundname>dw_spi_reg</compoundname>
    <includes refid="dw__spi_8h" local="no">dw_spi.h</includes>
      <sectiondef kind="public-attrib">
      <memberdef kind="variable" id="structdw__spi__reg_a18bd3ec46ad528681bd33592e1335e73_1a18bd3ec46ad528681bd33592e1335e73" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t dw_spi_reg::CTRLR0</definition>
        <argsstring></argsstring>
        <name>CTRLR0</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>&lt; Control Register</para><para>&lt; SPI Control Register 0 (0x0) SPI Control Register 1 (0x4) </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/include/device/designware/dw_spi.h" line="70" column="1" bodyfile="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/include/device/designware/dw_spi.h" bodystart="70" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="structdw__spi__reg_a5fb6b514c6a70ee440a9e10427608fa2_1a5fb6b514c6a70ee440a9e10427608fa2" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t dw_spi_reg::CTRLR1</definition>
        <argsstring></argsstring>
        <name>CTRLR1</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>Enable Register SPI Enable Register (0x8) </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/include/device/designware/dw_spi.h" line="72" column="1" bodyfile="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/include/device/designware/dw_spi.h" bodystart="72" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="structdw__spi__reg_a127541b6cac2504fdfc08824a8892e6b_1a127541b6cac2504fdfc08824a8892e6b" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t dw_spi_reg::SSIENR</definition>
        <argsstring></argsstring>
        <name>SSIENR</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>SPI Microwire Control Register (0xC) </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/include/device/designware/dw_spi.h" line="75" column="1" bodyfile="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/include/device/designware/dw_spi.h" bodystart="75" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="structdw__spi__reg_aebfe1fdaaddca0618b538e2a1791eee2_1aebfe1fdaaddca0618b538e2a1791eee2" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t dw_spi_reg::MWCR</definition>
        <argsstring></argsstring>
        <name>MWCR</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>SPI Slave Enable Register (0x10) </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/include/device/designware/dw_spi.h" line="77" column="1" bodyfile="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/include/device/designware/dw_spi.h" bodystart="77" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="structdw__spi__reg_a37fef049a05a3b30fe7c30c41d38538a_1a37fef049a05a3b30fe7c30c41d38538a" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t dw_spi_reg::SER</definition>
        <argsstring></argsstring>
        <name>SER</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>SPI Baud Rate Select Register (0x14) </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/include/device/designware/dw_spi.h" line="79" column="1" bodyfile="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/include/device/designware/dw_spi.h" bodystart="79" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="structdw__spi__reg_aa3f5f6efa45be11b36d3d46845d085d3_1aa3f5f6efa45be11b36d3d46845d085d3" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t dw_spi_reg::BAUDR</definition>
        <argsstring></argsstring>
        <name>BAUDR</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>TX and RX FIFO Control Register SPI Transmit FIFO Threshold Level Register (0x18) </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/include/device/designware/dw_spi.h" line="81" column="1" bodyfile="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/include/device/designware/dw_spi.h" bodystart="81" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="structdw__spi__reg_a0a0eebf5519304da0a0ef477506f06c8_1a0a0eebf5519304da0a0ef477506f06c8" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t dw_spi_reg::TXFTLR</definition>
        <argsstring></argsstring>
        <name>TXFTLR</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>SPI Receive FIFO Threshold Level Register (0x1C) </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/include/device/designware/dw_spi.h" line="84" column="1" bodyfile="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/include/device/designware/dw_spi.h" bodystart="84" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="structdw__spi__reg_ad2e2c9ae98d982ea4f969385827b1775_1ad2e2c9ae98d982ea4f969385827b1775" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t dw_spi_reg::RXFTLR</definition>
        <argsstring></argsstring>
        <name>RXFTLR</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>SPI Transmit FIFO Level Register (0x20) </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/include/device/designware/dw_spi.h" line="86" column="1" bodyfile="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/include/device/designware/dw_spi.h" bodystart="86" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="structdw__spi__reg_a24a138d2f2ebfac6f3b24b23f6f9fdf2_1a24a138d2f2ebfac6f3b24b23f6f9fdf2" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t dw_spi_reg::TXFLR</definition>
        <argsstring></argsstring>
        <name>TXFLR</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>SPI Receive FIFO Level Register (0x24) </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/include/device/designware/dw_spi.h" line="88" column="1" bodyfile="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/include/device/designware/dw_spi.h" bodystart="88" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="structdw__spi__reg_a3fed6f49759066f698ddc8c816675d3f_1a3fed6f49759066f698ddc8c816675d3f" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t dw_spi_reg::RXFLR</definition>
        <argsstring></argsstring>
        <name>RXFLR</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>SPI Status Register (0x28) </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/include/device/designware/dw_spi.h" line="90" column="1" bodyfile="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/include/device/designware/dw_spi.h" bodystart="90" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="structdw__spi__reg_a2faa0310776b2218c175c911fddd705a_1a2faa0310776b2218c175c911fddd705a" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t dw_spi_reg::SR</definition>
        <argsstring></argsstring>
        <name>SR</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>Interrupt Enable/Disable/Control Registers SPI Interrupt Mask Register (0x2C) </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/include/device/designware/dw_spi.h" line="92" column="1" bodyfile="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/include/device/designware/dw_spi.h" bodystart="92" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="structdw__spi__reg_a63857ed13c92c9464997ebda0d88aa49_1a63857ed13c92c9464997ebda0d88aa49" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t dw_spi_reg::IMR</definition>
        <argsstring></argsstring>
        <name>IMR</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>SPI Interrupt Status Register (0x30) </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/include/device/designware/dw_spi.h" line="95" column="1" bodyfile="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/include/device/designware/dw_spi.h" bodystart="95" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="structdw__spi__reg_a38ad60c43b4dc07eb6e5101aafad973a_1a38ad60c43b4dc07eb6e5101aafad973a" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t dw_spi_reg::ISR</definition>
        <argsstring></argsstring>
        <name>ISR</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>SPI Raw Interrupt Status Register (0x34) </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/include/device/designware/dw_spi.h" line="97" column="1" bodyfile="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/include/device/designware/dw_spi.h" bodystart="97" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="structdw__spi__reg_a45c4bcc809ceeeac034d7380f12dba80_1a45c4bcc809ceeeac034d7380f12dba80" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t dw_spi_reg::RISR</definition>
        <argsstring></argsstring>
        <name>RISR</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>SPI Transmit FIFO Overflow Interrupt Clear Register (0x38) </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/include/device/designware/dw_spi.h" line="99" column="1" bodyfile="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/include/device/designware/dw_spi.h" bodystart="99" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="structdw__spi__reg_aea18c296ef12180581954f43d015f7fc_1aea18c296ef12180581954f43d015f7fc" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t dw_spi_reg::TXOICR</definition>
        <argsstring></argsstring>
        <name>TXOICR</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>SPI Receive FIFO Overflow Interrupt Clear Register (0x3C) </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/include/device/designware/dw_spi.h" line="101" column="1" bodyfile="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/include/device/designware/dw_spi.h" bodystart="101" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="structdw__spi__reg_a23106b62580f07623688d27d4e58c6e4_1a23106b62580f07623688d27d4e58c6e4" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t dw_spi_reg::RXOICR</definition>
        <argsstring></argsstring>
        <name>RXOICR</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>SPI Receive FIFO Underflow Interrupt Clear Register (0x40) </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/include/device/designware/dw_spi.h" line="103" column="1" bodyfile="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/include/device/designware/dw_spi.h" bodystart="103" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="structdw__spi__reg_a865630a7778d6da9d2272f07ac902563_1a865630a7778d6da9d2272f07ac902563" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t dw_spi_reg::RXUICR</definition>
        <argsstring></argsstring>
        <name>RXUICR</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>SPI Multi-Master Interrupt Clear Register (0x44) </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/include/device/designware/dw_spi.h" line="105" column="1" bodyfile="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/include/device/designware/dw_spi.h" bodystart="105" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="structdw__spi__reg_a425d73dfe0f3263e7e95307b4a569f76_1a425d73dfe0f3263e7e95307b4a569f76" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t dw_spi_reg::MSTICR</definition>
        <argsstring></argsstring>
        <name>MSTICR</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>SPI Interrupt Clear Register (0x48) </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/include/device/designware/dw_spi.h" line="107" column="1" bodyfile="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/include/device/designware/dw_spi.h" bodystart="107" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="structdw__spi__reg_a45c86f058143928b15fbe96bb0d1f32f_1a45c86f058143928b15fbe96bb0d1f32f" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t dw_spi_reg::ICR</definition>
        <argsstring></argsstring>
        <name>ICR</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>DMA Control Register (0x4C) </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/include/device/designware/dw_spi.h" line="109" column="1" bodyfile="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/include/device/designware/dw_spi.h" bodystart="109" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="structdw__spi__reg_a15d97e096def322d46ed8ab7912f4fc3_1a15d97e096def322d46ed8ab7912f4fc3" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t dw_spi_reg::DMACR</definition>
        <argsstring></argsstring>
        <name>DMACR</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>DMA Transmit Data Level (0x50) </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/include/device/designware/dw_spi.h" line="111" column="1" bodyfile="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/include/device/designware/dw_spi.h" bodystart="111" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="structdw__spi__reg_a7679f56edd1f2624d4e14c477824bf40_1a7679f56edd1f2624d4e14c477824bf40" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t dw_spi_reg::DMATDLR</definition>
        <argsstring></argsstring>
        <name>DMATDLR</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>DMA Receive Data Level (0x54) </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/include/device/designware/dw_spi.h" line="113" column="1" bodyfile="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/include/device/designware/dw_spi.h" bodystart="113" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="structdw__spi__reg_ae1b1b72d8cbfa18b7ba9325d11a4cb0b_1ae1b1b72d8cbfa18b7ba9325d11a4cb0b" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t dw_spi_reg::DMARDLR</definition>
        <argsstring></argsstring>
        <name>DMARDLR</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>SPI Identification Register (0x58) </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/include/device/designware/dw_spi.h" line="115" column="1" bodyfile="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/include/device/designware/dw_spi.h" bodystart="115" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="structdw__spi__reg_ab8022ac70e72e64ac2ed1fa6c27755f9_1ab8022ac70e72e64ac2ed1fa6c27755f9" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t dw_spi_reg::IDR</definition>
        <argsstring></argsstring>
        <name>IDR</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>SPI CoreKit ID Register (Value after Reset : 0x3332322A) (0x5C) </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/include/device/designware/dw_spi.h" line="117" column="1" bodyfile="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/include/device/designware/dw_spi.h" bodystart="117" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="structdw__spi__reg_a692923820f22c0d4dc4553c07789992d_1a692923820f22c0d4dc4553c07789992d" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t dw_spi_reg::SSI_VER_ID</definition>
        <argsstring></argsstring>
        <name>SSI_VER_ID</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>Data Register SPI DATA Register for both Read and Write (0x60) </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/include/device/designware/dw_spi.h" line="119" column="1" bodyfile="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/include/device/designware/dw_spi.h" bodystart="119" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="structdw__spi__reg_afbb06fc70f276d455bc00569410f927f_1afbb06fc70f276d455bc00569410f927f" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t dw_spi_reg::DATAREG</definition>
        <argsstring></argsstring>
        <name>DATAREG</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>More SPI DATA Register for both Read and Write (0x64-0xEC) </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/include/device/designware/dw_spi.h" line="122" column="1" bodyfile="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/include/device/designware/dw_spi.h" bodystart="122" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="structdw__spi__reg_abe6fdf42c7e298fea2489ca8a1484f0d_1abe6fdf42c7e298fea2489ca8a1484f0d" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t dw_spi_reg::DRS[35]</definition>
        <argsstring>[35]</argsstring>
        <name>DRS</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/include/device/designware/dw_spi.h" line="124" column="1" bodyfile="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/include/device/designware/dw_spi.h" bodystart="124" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="structdw__spi__reg_a2f05651446c66144e070a11e621e8a15_1a2f05651446c66144e070a11e621e8a15" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t dw_spi_reg::RX_SAMPLE_DLY</definition>
        <argsstring></argsstring>
        <name>RX_SAMPLE_DLY</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>0xF0, RxD Sample Delay Register </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/include/device/designware/dw_spi.h" line="126" column="1" bodyfile="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/include/device/designware/dw_spi.h" bodystart="126" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="structdw__spi__reg_a0c76c8b30eb8c8c22ad4642c3a15b6ec_1a0c76c8b30eb8c8c22ad4642c3a15b6ec" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t dw_spi_reg::SPI_CTRLR0</definition>
        <argsstring></argsstring>
        <name>SPI_CTRLR0</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>0xF4, SPI Control Register </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/include/device/designware/dw_spi.h" line="128" column="1" bodyfile="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/include/device/designware/dw_spi.h" bodystart="128" bodyend="-1"/>
      </memberdef>
      </sectiondef>
    <briefdescription>
<para>DesignWare SPI register structure. </para>    </briefdescription>
    <detaileddescription>
<para>detailed description of DesignWare SPI register information</para><para>Detailed struct description of DesignWare SPI block register information, implementation of dev_spi_info::spi_regs </para>    </detaileddescription>
    <location file="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/include/device/designware/dw_spi.h" line="67" column="1" bodyfile="/slowfs/ru20arcjenkins/de02-arcjenkins2/slaves/ru20-gp-hw-linux105/workspace/arcoss_verification/sandbox_jingru/testing_jobs/embarc_osp_verification/embarc_osp_website/embarc_osp/include/device/designware/dw_spi.h" bodystart="67" bodyend="129"/>
    <listofallmembers>
      <member refid="structdw__spi__reg_aa3f5f6efa45be11b36d3d46845d085d3_1aa3f5f6efa45be11b36d3d46845d085d3" prot="public" virt="non-virtual"><scope>dw_spi_reg</scope><name>BAUDR</name></member>
      <member refid="structdw__spi__reg_a18bd3ec46ad528681bd33592e1335e73_1a18bd3ec46ad528681bd33592e1335e73" prot="public" virt="non-virtual"><scope>dw_spi_reg</scope><name>CTRLR0</name></member>
      <member refid="structdw__spi__reg_a5fb6b514c6a70ee440a9e10427608fa2_1a5fb6b514c6a70ee440a9e10427608fa2" prot="public" virt="non-virtual"><scope>dw_spi_reg</scope><name>CTRLR1</name></member>
      <member refid="structdw__spi__reg_afbb06fc70f276d455bc00569410f927f_1afbb06fc70f276d455bc00569410f927f" prot="public" virt="non-virtual"><scope>dw_spi_reg</scope><name>DATAREG</name></member>
      <member refid="structdw__spi__reg_a15d97e096def322d46ed8ab7912f4fc3_1a15d97e096def322d46ed8ab7912f4fc3" prot="public" virt="non-virtual"><scope>dw_spi_reg</scope><name>DMACR</name></member>
      <member refid="structdw__spi__reg_ae1b1b72d8cbfa18b7ba9325d11a4cb0b_1ae1b1b72d8cbfa18b7ba9325d11a4cb0b" prot="public" virt="non-virtual"><scope>dw_spi_reg</scope><name>DMARDLR</name></member>
      <member refid="structdw__spi__reg_a7679f56edd1f2624d4e14c477824bf40_1a7679f56edd1f2624d4e14c477824bf40" prot="public" virt="non-virtual"><scope>dw_spi_reg</scope><name>DMATDLR</name></member>
      <member refid="structdw__spi__reg_abe6fdf42c7e298fea2489ca8a1484f0d_1abe6fdf42c7e298fea2489ca8a1484f0d" prot="public" virt="non-virtual"><scope>dw_spi_reg</scope><name>DRS</name></member>
      <member refid="structdw__spi__reg_a45c86f058143928b15fbe96bb0d1f32f_1a45c86f058143928b15fbe96bb0d1f32f" prot="public" virt="non-virtual"><scope>dw_spi_reg</scope><name>ICR</name></member>
      <member refid="structdw__spi__reg_ab8022ac70e72e64ac2ed1fa6c27755f9_1ab8022ac70e72e64ac2ed1fa6c27755f9" prot="public" virt="non-virtual"><scope>dw_spi_reg</scope><name>IDR</name></member>
      <member refid="structdw__spi__reg_a63857ed13c92c9464997ebda0d88aa49_1a63857ed13c92c9464997ebda0d88aa49" prot="public" virt="non-virtual"><scope>dw_spi_reg</scope><name>IMR</name></member>
      <member refid="structdw__spi__reg_a38ad60c43b4dc07eb6e5101aafad973a_1a38ad60c43b4dc07eb6e5101aafad973a" prot="public" virt="non-virtual"><scope>dw_spi_reg</scope><name>ISR</name></member>
      <member refid="structdw__spi__reg_a425d73dfe0f3263e7e95307b4a569f76_1a425d73dfe0f3263e7e95307b4a569f76" prot="public" virt="non-virtual"><scope>dw_spi_reg</scope><name>MSTICR</name></member>
      <member refid="structdw__spi__reg_aebfe1fdaaddca0618b538e2a1791eee2_1aebfe1fdaaddca0618b538e2a1791eee2" prot="public" virt="non-virtual"><scope>dw_spi_reg</scope><name>MWCR</name></member>
      <member refid="structdw__spi__reg_a45c4bcc809ceeeac034d7380f12dba80_1a45c4bcc809ceeeac034d7380f12dba80" prot="public" virt="non-virtual"><scope>dw_spi_reg</scope><name>RISR</name></member>
      <member refid="structdw__spi__reg_a2f05651446c66144e070a11e621e8a15_1a2f05651446c66144e070a11e621e8a15" prot="public" virt="non-virtual"><scope>dw_spi_reg</scope><name>RX_SAMPLE_DLY</name></member>
      <member refid="structdw__spi__reg_a3fed6f49759066f698ddc8c816675d3f_1a3fed6f49759066f698ddc8c816675d3f" prot="public" virt="non-virtual"><scope>dw_spi_reg</scope><name>RXFLR</name></member>
      <member refid="structdw__spi__reg_ad2e2c9ae98d982ea4f969385827b1775_1ad2e2c9ae98d982ea4f969385827b1775" prot="public" virt="non-virtual"><scope>dw_spi_reg</scope><name>RXFTLR</name></member>
      <member refid="structdw__spi__reg_a23106b62580f07623688d27d4e58c6e4_1a23106b62580f07623688d27d4e58c6e4" prot="public" virt="non-virtual"><scope>dw_spi_reg</scope><name>RXOICR</name></member>
      <member refid="structdw__spi__reg_a865630a7778d6da9d2272f07ac902563_1a865630a7778d6da9d2272f07ac902563" prot="public" virt="non-virtual"><scope>dw_spi_reg</scope><name>RXUICR</name></member>
      <member refid="structdw__spi__reg_a37fef049a05a3b30fe7c30c41d38538a_1a37fef049a05a3b30fe7c30c41d38538a" prot="public" virt="non-virtual"><scope>dw_spi_reg</scope><name>SER</name></member>
      <member refid="structdw__spi__reg_a0c76c8b30eb8c8c22ad4642c3a15b6ec_1a0c76c8b30eb8c8c22ad4642c3a15b6ec" prot="public" virt="non-virtual"><scope>dw_spi_reg</scope><name>SPI_CTRLR0</name></member>
      <member refid="structdw__spi__reg_a2faa0310776b2218c175c911fddd705a_1a2faa0310776b2218c175c911fddd705a" prot="public" virt="non-virtual"><scope>dw_spi_reg</scope><name>SR</name></member>
      <member refid="structdw__spi__reg_a692923820f22c0d4dc4553c07789992d_1a692923820f22c0d4dc4553c07789992d" prot="public" virt="non-virtual"><scope>dw_spi_reg</scope><name>SSI_VER_ID</name></member>
      <member refid="structdw__spi__reg_a127541b6cac2504fdfc08824a8892e6b_1a127541b6cac2504fdfc08824a8892e6b" prot="public" virt="non-virtual"><scope>dw_spi_reg</scope><name>SSIENR</name></member>
      <member refid="structdw__spi__reg_a24a138d2f2ebfac6f3b24b23f6f9fdf2_1a24a138d2f2ebfac6f3b24b23f6f9fdf2" prot="public" virt="non-virtual"><scope>dw_spi_reg</scope><name>TXFLR</name></member>
      <member refid="structdw__spi__reg_a0a0eebf5519304da0a0ef477506f06c8_1a0a0eebf5519304da0a0ef477506f06c8" prot="public" virt="non-virtual"><scope>dw_spi_reg</scope><name>TXFTLR</name></member>
      <member refid="structdw__spi__reg_aea18c296ef12180581954f43d015f7fc_1aea18c296ef12180581954f43d015f7fc" prot="public" virt="non-virtual"><scope>dw_spi_reg</scope><name>TXOICR</name></member>
    </listofallmembers>
  </compounddef>
</doxygen>
