Release 14.7 Map P.20131013 (nt)
Xilinx Mapping Report File for Design 'SOCMF'

Design Information
------------------
Command Line   : map -intstyle ise -p xc6slx16-csg324-3 -w -logic_opt off -ol
high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off
-pr off -lc off -power off -o SOCMF_map.ncd SOCMF.ngd SOCMF.pcf 
Target Device  : xc6slx16
Target Package : csg324
Target Speed   : -3
Mapper Version : spartan6 -- $Revision: 1.55 $
Mapped Date    : Mon Aug 31 21:46:14 2015

Design Summary
--------------
Number of errors:      0
Number of warnings:    5
Slice Logic Utilization:
  Number of Slice Registers:                 1,700 out of  18,224    9%
    Number used as Flip Flops:               1,557
    Number used as Latches:                     78
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:               65
  Number of Slice LUTs:                      3,049 out of   9,112   33%
    Number used as logic:                    3,026 out of   9,112   33%
      Number using O6 output only:           2,062
      Number using O5 output only:             170
      Number using O5 and O6:                  794
      Number used as ROM:                        0
    Number used as Memory:                       8 out of   2,176    1%
      Number used as Dual Port RAM:              8
        Number using O6 output only:             4
        Number using O5 output only:             0
        Number using O5 and O6:                  4
      Number used as Single Port RAM:            0
      Number used as Shift Register:             0
    Number used exclusively as route-thrus:     15
      Number with same-slice register load:      9
      Number with same-slice carry load:         6
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 1,128 out of   2,278   49%
  Number of MUXCYs used:                       564 out of   4,556   12%
  Number of LUT Flip Flop pairs used:        3,182
    Number with an unused Flip Flop:         1,998 out of   3,182   62%
    Number with an unused LUT:                 133 out of   3,182    4%
    Number of fully used LUT-FF pairs:       1,051 out of   3,182   33%
    Number of unique control sets:              30
    Number of slice register sites lost
      to control set restrictions:             113 out of  18,224    1%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        45 out of     232   19%
    Number of LOCed IOBs:                       45 out of      45  100%

Specific Feature Utilization:
  Number of RAMB16BWERs:                        26 out of      32   81%
  Number of RAMB8BWERs:                          1 out of      64    1%
  Number of BUFIO2/BUFIO2_2CLKs:                 0 out of      32    0%
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0%
  Number of BUFG/BUFGMUXs:                       6 out of      16   37%
    Number used as BUFGs:                        6
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     0 out of       4    0%
  Number of ILOGIC2/ISERDES2s:                   0 out of     248    0%
  Number of IODELAY2/IODRP2/IODRP2_MCBs:         0 out of     248    0%
  Number of OLOGIC2/OSERDES2s:                   0 out of     248    0%
  Number of BSCANs:                              0 out of       4    0%
  Number of BUFHs:                               0 out of     128    0%
  Number of BUFPLLs:                             0 out of       8    0%
  Number of BUFPLL_MCBs:                         0 out of       4    0%
  Number of DSP48A1s:                            0 out of      32    0%
  Number of ICAPs:                               0 out of       1    0%
  Number of MCBs:                                0 out of       2    0%
  Number of PCILOGICSEs:                         0 out of       2    0%
  Number of PLL_ADVs:                            0 out of       2    0%
  Number of PMVs:                                0 out of       1    0%
  Number of STARTUPs:                            0 out of       1    0%
  Number of SUSPEND_SYNCs:                       0 out of       1    0%

Average Fanout of Non-Clock Nets:                4.33

Peak Memory Usage:  331 MB
Total REAL time to MAP completion:  1 mins 18 secs 
Total CPU time to MAP completion:   1 mins 18 secs 

Table of Contents
-----------------
Section 1 - Errors
Section 2 - Warnings
Section 3 - Informational
Section 4 - Removed Logic Summary
Section 5 - Removed Logic
Section 6 - IOB Properties
Section 7 - RPMs
Section 8 - Guide Report
Section 9 - Area Group and Partition Summary
Section 10 - Timing Report
Section 11 - Configuration String Information
Section 12 - Control Set Information
Section 13 - Utilization by Hierarchy

Section 1 - Errors
------------------

Section 2 - Warnings
--------------------
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   mio_bus/addr_bus[31]_PWR_25_o_equal_24_o is sourced by a combinatorial pin.
   This is not good design practice. Use the CE pin to control the loading of
   data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net mio_bus/_n0472 is sourced
   by a combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net mio_bus/_n0471 is sourced
   by a combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:367 - The signal <keyboard_control/Mram_fifo1_RAMD_D1_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:2410 - This design is using one or more 9K Block RAMs
   (RAMB8BWER).  9K Block RAM initialization data, both user defined and
   default, may be incorrect and should not be used.  For more information,
   please reference Xilinx Answer Record 39999.

Section 3 - Informational
-------------------------
INFO:LIT:243 - Logical network keyboard_control/Mram_fifo22/SPO has no load.
INFO:LIT:395 - The above info message is repeated 5 more times for the following
   (max. 5 shown):
   keyboard_control/Mram_fifo21/SPO,
   anti_jitter/button_pulse<3>,
   anti_jitter/button_pulse<2>,
   anti_jitter/button_pulse<1>,
   anti_jitter/button_pulse<0>
   To see the details of these info messages, please use the -detail switch.
INFO:MapLib:562 - No environment variables are currently set.
INFO:LIT:244 - All of the single ended outputs in this design are using slew
   rate limited output drivers. The delay on speed critical single ended outputs
   can be dramatically reduced by designating them as fast outputs.
INFO:Pack:1716 - Initializing temperature to 85.000 Celsius. (default - Range:
   0.000 to 85.000 Celsius)
INFO:Pack:1720 - Initializing voltage to 1.140 Volts. (default - Range: 1.140 to
   1.260 Volts)
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
INFO:Pack:1650 - Map created a placed design.

Section 4 - Removed Logic Summary
---------------------------------
  15 block(s) removed
  59 block(s) optimized away
  12 signal(s) removed

Section 5 - Removed Logic
-------------------------

The trimmed logic report below shows the logic removed from your design due to
sourceless or loadless signals, and VCC or ground connections.  If the removal
of a signal or symbol results in the subsequent removal of an additional signal
or symbol, the message explaining that second removal will be indented.  This
indentation will be repeated as a chain of related logic is removed.

To quickly locate the original cause for the removal of a chain of logic, look
above the place where that logic is listed in the trimming report, then locate
the lines that are least indented (begin at the leftmost edge).

Loadless block "ADDERTREE_INTERNAL_Madd315" (ROM) removed.
Loadless block "graph_mode/Madd_n0069_Madd10" (ROM) removed.
Loadless block "graph_mode/Madd_n0072_Madd10" (ROM) removed.
Loadless block "graph_mode/Madd_n0085_Madd9" (ROM) removed.
The signal "anti_jitter/button_pulse<3>" is sourceless and has been removed.
The signal "anti_jitter/button_pulse<2>" is sourceless and has been removed.
The signal "anti_jitter/button_pulse<1>" is sourceless and has been removed.
The signal "anti_jitter/button_pulse<0>" is sourceless and has been removed.
The signal "anti_jitter/button_pulse_mux0000<0>" is sourceless and has been
removed.
 Sourceless block "anti_jitter/button_pulse_0" (FF) removed.
The signal "anti_jitter/button_pulse_mux0000<1>" is sourceless and has been
removed.
 Sourceless block "anti_jitter/button_pulse_1" (FF) removed.
The signal "anti_jitter/button_pulse_mux0000<2>" is sourceless and has been
removed.
 Sourceless block "anti_jitter/button_pulse_2" (FF) removed.
The signal "anti_jitter/button_pulse_mux0000<3>" is sourceless and has been
removed.
 Sourceless block "anti_jitter/button_pulse_3" (FF) removed.
The signal "anti_jitter/pulse" is sourceless and has been removed.
 Sourceless block "anti_jitter/button_pulse_mux0000<3>1" (ROM) removed.
 Sourceless block "anti_jitter/button_pulse_mux0000<2>1" (ROM) removed.
 Sourceless block "anti_jitter/button_pulse_mux0000<1>1" (ROM) removed.
 Sourceless block "anti_jitter/button_pulse_mux0000<0>1" (ROM) removed.
 Sourceless block "anti_jitter/pulse_rstpot1" (ROM) removed.
  The signal "anti_jitter/pulse_rstpot1" is sourceless and has been removed.
   Sourceless block "anti_jitter/pulse" (FF) removed.
The signal "anti_jitter/N3" is sourceless and has been removed.
The signal "vram/N0" is sourceless and has been removed.
Unused block "anti_jitter/counter_or00001/LUT3_D_BUF" (BUF) removed.

Optimized Block(s):
TYPE 		BLOCK
LUT2 		ADDERTREE_INTERNAL_Madd31
   optimized to 0
LUT2 		ADDERTREE_INTERNAL_Madd312
   optimized to 0
LUT2 		ADDERTREE_INTERNAL_Madd314
   optimized to 0
GND 		XST_GND
VCC 		XST_VCC
GND 		anti_jitter/XST_GND
VCC 		anti_jitter/XST_VCC
GND 		ram_b/XST_GND
VCC 		ram_b/XST_VCC
LUT3 		seven_seg_dev_io/Mmux_blink_out_mux0000_3_f5
   optimized to 0
LUT3 		seven_seg_dev_io/Mmux_blink_out_mux0000_3_f5_0
   optimized to 0
LUT3 		seven_seg_dev_io/Mmux_blink_out_mux0000_3_f5_1
   optimized to 0
LUT3 		seven_seg_dev_io/Mmux_blink_out_mux0000_3_f5_2
   optimized to 0
LUT3 		seven_seg_dev_io/Mmux_blink_out_mux0000_4
   optimized to 0
LUT3 		seven_seg_dev_io/Mmux_blink_out_mux0000_41
   optimized to 0
LUT3 		seven_seg_dev_io/Mmux_blink_out_mux0000_42
   optimized to 0
LUT3 		seven_seg_dev_io/Mmux_blink_out_mux0000_43
   optimized to 0
LUT3 		seven_seg_dev_io/Mmux_blink_out_mux0000_5
   optimized to 0
LUT3 		seven_seg_dev_io/Mmux_blink_out_mux0000_51
   optimized to 0
LUT3 		seven_seg_dev_io/Mmux_blink_out_mux0000_52
   optimized to 0
LUT3 		seven_seg_dev_io/Mmux_blink_out_mux0000_53
   optimized to 0
LUT3 		seven_seg_dev_io/Mmux_blink_out_mux0000_54
   optimized to 0
LUT3 		seven_seg_dev_io/Mmux_blink_out_mux0000_55
   optimized to 0
LUT3 		seven_seg_dev_io/Mmux_blink_out_mux0000_56
   optimized to 0
LUT3 		seven_seg_dev_io/Mmux_blink_out_mux0000_57
   optimized to 0
LUT3 		seven_seg_dev_io/Mmux_point_out_mux0000_2_f6
   optimized to 1
LUT3 		seven_seg_dev_io/Mmux_point_out_mux0000_2_f6_0
   optimized to 1
LUT3 		seven_seg_dev_io/Mmux_point_out_mux0000_2_f6_1
   optimized to 1
LUT3 		seven_seg_dev_io/Mmux_point_out_mux0000_2_f6_2
   optimized to 1
LUT3 		seven_seg_dev_io/Mmux_point_out_mux0000_3_f5
   optimized to 1
LUT3 		seven_seg_dev_io/Mmux_point_out_mux0000_3_f5_0
   optimized to 1
LUT3 		seven_seg_dev_io/Mmux_point_out_mux0000_3_f5_1
   optimized to 1
LUT3 		seven_seg_dev_io/Mmux_point_out_mux0000_3_f5_2
   optimized to 1
LUT3 		seven_seg_dev_io/Mmux_point_out_mux0000_4
   optimized to 1
LUT3 		seven_seg_dev_io/Mmux_point_out_mux0000_41
   optimized to 1
LUT3 		seven_seg_dev_io/Mmux_point_out_mux0000_42
   optimized to 1
LUT3 		seven_seg_dev_io/Mmux_point_out_mux0000_43
   optimized to 1
LUT3 		seven_seg_dev_io/Mmux_point_out_mux0000_4_f5
   optimized to 1
LUT3 		seven_seg_dev_io/Mmux_point_out_mux0000_4_f5_0
   optimized to 1
LUT3 		seven_seg_dev_io/Mmux_point_out_mux0000_4_f5_1
   optimized to 1
LUT3 		seven_seg_dev_io/Mmux_point_out_mux0000_4_f5_2
   optimized to 1
LUT3 		seven_seg_dev_io/Mmux_point_out_mux0000_5
   optimized to 1
LUT3 		seven_seg_dev_io/Mmux_point_out_mux0000_51
   optimized to 1
LUT3 		seven_seg_dev_io/Mmux_point_out_mux0000_52
   optimized to 1
LUT3 		seven_seg_dev_io/Mmux_point_out_mux0000_53
   optimized to 1
LUT3 		seven_seg_dev_io/Mmux_point_out_mux0000_54
   optimized to 1
LUT3 		seven_seg_dev_io/Mmux_point_out_mux0000_55
   optimized to 1
LUT3 		seven_seg_dev_io/Mmux_point_out_mux0000_56
   optimized to 1
LUT3 		seven_seg_dev_io/Mmux_point_out_mux0000_57
   optimized to 1
LUT3 		seven_seg_dev_io/Mmux_point_out_mux0000_6
   optimized to 1
LUT3 		seven_seg_dev_io/Mmux_point_out_mux0000_61
   optimized to 1
LUT3 		seven_seg_dev_io/Mmux_point_out_mux0000_62
   optimized to 1
LUT3 		seven_seg_dev_io/Mmux_point_out_mux0000_63
   optimized to 1
LUT4 		seven_seg_dev_io/blink_out_mux0001<0>1_SW0
   optimized to 0
LUT4 		seven_seg_dev_io/blink_out_mux0001<1>1_SW0
   optimized to 0
LUT4 		seven_seg_dev_io/blink_out_mux0001<2>1_SW0
   optimized to 0
LUT4 		seven_seg_dev_io/blink_out_mux0001<3>1_SW0
   optimized to 0
GND 		vram/XST_GND
VCC 		vram/XST_VCC

To enable printing of redundant blocks removed and signals merged, set the
detailed map report option and rerun map.

Section 6 - IOB Properties
--------------------------

+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| IOB Name                           | Type             | Direction | IO Standard          | Diff  | Drive    | Slew | Reg (s)      | Resistor | IOB      |
|                                    |                  |           |                      | Term  | Strength | Rate |              |          | Delay    |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| AN<0>                              | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| AN<1>                              | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| AN<2>                              | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| AN<3>                              | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| BLUE<0>                            | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| BLUE<1>                            | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| BTN<0>                             | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| BTN<1>                             | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| BTN<2>                             | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| BTN<3>                             | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| GREEN<0>                           | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| GREEN<1>                           | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| GREEN<2>                           | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| LED<0>                             | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| LED<1>                             | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| LED<2>                             | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| LED<3>                             | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| LED<4>                             | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| LED<5>                             | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| LED<6>                             | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| LED<7>                             | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| PS2C                               | IOB              | INPUT     | LVCMOS25             |       |          |      |              | PULLUP   |          |
| PS2D                               | IOB              | INPUT     | LVCMOS25             |       |          |      |              | PULLUP   |          |
| RED<0>                             | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| RED<1>                             | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| RED<2>                             | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| SEGMENT<0>                         | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| SEGMENT<1>                         | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| SEGMENT<2>                         | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| SEGMENT<3>                         | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| SEGMENT<4>                         | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| SEGMENT<5>                         | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| SEGMENT<6>                         | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| SEGMENT<7>                         | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| SW<0>                              | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| SW<1>                              | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| SW<2>                              | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| SW<3>                              | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| SW<4>                              | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| SW<5>                              | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| SW<6>                              | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| SW<7>                              | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| clk_100mhz                         | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| hsync                              | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| vsync                              | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+

Section 7 - RPMs
----------------

Section 8 - Guide Report
------------------------
Guide not run on this design.

Section 9 - Area Group and Partition Summary
--------------------------------------------

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Area Group Information
----------------------

  No area groups were found in this design.

----------------------

Section 10 - Timing Report
--------------------------
A logic-level (pre-route) timing report can be generated by using Xilinx static
timing analysis tools, Timing Analyzer (GUI) or TRCE (command line), with the
mapped NCD and PCF files. Please note that this timing report will be generated
using estimated delay information. For accurate numbers, please generate a
timing report with the post Place and Route NCD file.

For more information about the Timing Analyzer, consult the Xilinx Timing
Analyzer Reference Manual; for more information about TRCE, consult the Xilinx
Command Line Tools User Guide "TRACE" chapter.

Section 11 - Configuration String Details
-----------------------------------------
Use the "-detail" map option to print out Configuration Strings

Section 12 - Control Set Information
------------------------------------
Use the "-detail" map option to print out Control Set Information.

Section 13 - Utilization by Hierarchy
-------------------------------------
Use the "-detail" map option to print out the Utilization by Hierarchy section.
