<stg><name>dog</name>


<trans_list>

<trans id="107" from="1" to="2">
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="108" from="2" to="3">
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="111" from="3" to="2">
<condition id="34">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="112" from="3" to="4">
<condition id="36">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="113" from="4" to="5">
<condition id="38">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="114" from="5" to="4">
<condition id="40">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="115" from="5" to="6">
<condition id="41">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="116" from="6" to="7">
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="117" from="7" to="8">
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="118" from="8" to="9">
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="119" from="9" to="10">
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="120" from="10" to="11">
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="121" from="11" to="12">
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="122" from="12" to="5">
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3" bw="10" op_0_bw="32">
<![CDATA[
:0  %line_delays_rp_V = alloca i10

]]></node>
<StgValue><ssdm name="line_delays_rp_V"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4" bw="10" op_0_bw="32">
<![CDATA[
:1  %line_delays_rp_V_1 = alloca i10

]]></node>
<StgValue><ssdm name="line_delays_rp_V_1"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5" bw="10" op_0_bw="32">
<![CDATA[
:2  %line_delays_rp_V_2 = alloca i10

]]></node>
<StgValue><ssdm name="line_delays_rp_V_2"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="6" bw="10" op_0_bw="32">
<![CDATA[
:3  %line_delays_wp_V = alloca i10

]]></node>
<StgValue><ssdm name="line_delays_wp_V"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="7" bw="10" op_0_bw="32">
<![CDATA[
:4  %line_delays_wp_V_1 = alloca i10

]]></node>
<StgValue><ssdm name="line_delays_wp_V_1"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="8" bw="10" op_0_bw="32">
<![CDATA[
:5  %line_delays_wp_V_2 = alloca i10

]]></node>
<StgValue><ssdm name="line_delays_wp_V_2"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="9" bw="0" op_0_bw="0" op_1_bw="24">
<![CDATA[
:6  call void (...)* @_ssdm_op_SpecBitsMap(i24* %out_data_V), !map !85

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="10" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:7  call void (...)* @_ssdm_op_SpecBitsMap(i8 %in_V), !map !101

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="11" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:8  call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @dog_str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="12" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:9  %in_V_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %in_V)

]]></node>
<StgValue><ssdm name="in_V_read"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="13" bw="8" op_0_bw="64">
<![CDATA[
:10  %line_delays_buffer_V = alloca [3072 x i8], align 1

]]></node>
<StgValue><ssdm name="line_delays_buffer_V"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="14" bw="8" op_0_bw="64">
<![CDATA[
:11  %line_delay_outs_V = alloca [3 x i8], align 1

]]></node>
<StgValue><ssdm name="line_delay_outs_V"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="15" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:12  call void (...)* @_ssdm_op_SpecMemCore([3072 x i8]* %line_delays_buffer_V, [1 x i8]* @p_str2072, [12 x i8]* @p_str2074, [1 x i8]* @p_str2072, i32 -1, [1 x i8]* @p_str2072, [1 x i8]* @p_str2072, [1 x i8]* @p_str2072, [1 x i8]* @p_str2072, [1 x i8]* @p_str2072)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="16" bw="0" op_0_bw="0">
<![CDATA[
:13  br label %arrayctor.loop.i.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="18" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
arrayctor.loop.i.i:0  %tmp = phi i2 [ 0, %0 ], [ %tmp_9, %arrayctor.loop.i.i5_ifconv ]

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="19" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
arrayctor.loop.i.i:1  %tmp_9 = add i2 %tmp, 1

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="20" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
arrayctor.loop.i.i:2  switch i2 %tmp, label %branch2 [
    i2 0, label %arrayctor.loop.i.i5_ifconv.pre
    i2 1, label %branch1
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="22" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
branch1:0  store i10 0, i10* %line_delays_wp_V_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="23" bw="0" op_0_bw="0">
<![CDATA[
branch1:1  br label %arrayctor.loop.i.i5_ifconv

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="25" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
arrayctor.loop.i.i5_ifconv.pre:0  store i10 0, i10* %line_delays_wp_V

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="26" bw="0" op_0_bw="0">
<![CDATA[
arrayctor.loop.i.i5_ifconv.pre:1  br label %arrayctor.loop.i.i5_ifconv

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="tmp" val="!0"/>
<literal name="tmp" val="!1"/>
</and_exp></or_exp>
</condition>

<node id="28" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
branch2:0  store i10 0, i10* %line_delays_wp_V_2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="tmp" val="!0"/>
<literal name="tmp" val="!1"/>
</and_exp></or_exp>
</condition>

<node id="29" bw="0" op_0_bw="0">
<![CDATA[
branch2:1  br label %arrayctor.loop.i.i5_ifconv

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="31" bw="10" op_0_bw="10">
<![CDATA[
arrayctor.loop.i.i5_ifconv:0  %line_delays_rp_V_load = load i10* %line_delays_rp_V

]]></node>
<StgValue><ssdm name="line_delays_rp_V_load"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="32" bw="10" op_0_bw="10">
<![CDATA[
arrayctor.loop.i.i5_ifconv:1  %line_delays_rp_V_1_load = load i10* %line_delays_rp_V_1

]]></node>
<StgValue><ssdm name="line_delays_rp_V_1_load"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="33" bw="10" op_0_bw="10">
<![CDATA[
arrayctor.loop.i.i5_ifconv:2  %line_delays_rp_V_2_load = load i10* %line_delays_rp_V_2

]]></node>
<StgValue><ssdm name="line_delays_rp_V_2_load"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="34" bw="10" op_0_bw="10">
<![CDATA[
arrayctor.loop.i.i5_ifconv:3  %line_delays_wp_V_load = load i10* %line_delays_wp_V

]]></node>
<StgValue><ssdm name="line_delays_wp_V_load"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="35" bw="10" op_0_bw="10">
<![CDATA[
arrayctor.loop.i.i5_ifconv:4  %line_delays_wp_V_1_load = load i10* %line_delays_wp_V_1

]]></node>
<StgValue><ssdm name="line_delays_wp_V_1_load"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="36" bw="10" op_0_bw="10">
<![CDATA[
arrayctor.loop.i.i5_ifconv:5  %line_delays_wp_V_2_load = load i10* %line_delays_wp_V_2

]]></node>
<StgValue><ssdm name="line_delays_wp_V_2_load"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
arrayctor.loop.i.i5_ifconv:6  %sel_tmp = icmp eq i2 %tmp, 1

]]></node>
<StgValue><ssdm name="sel_tmp"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="38" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
arrayctor.loop.i.i5_ifconv:7  %sel_tmp1 = select i1 %sel_tmp, i10 %line_delays_rp_V_2_load, i10 -8

]]></node>
<StgValue><ssdm name="sel_tmp1"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="39" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
arrayctor.loop.i.i5_ifconv:8  %sel_tmp2 = icmp eq i2 %tmp, 0

]]></node>
<StgValue><ssdm name="sel_tmp2"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="40" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
arrayctor.loop.i.i5_ifconv:9  %line_delays_rp_V_2_1 = select i1 %sel_tmp2, i10 %line_delays_rp_V_2_load, i10 %sel_tmp1

]]></node>
<StgValue><ssdm name="line_delays_rp_V_2_1"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="41" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
arrayctor.loop.i.i5_ifconv:10  %sel_tmp5 = select i1 %sel_tmp, i10 -8, i10 %line_delays_rp_V_1_load

]]></node>
<StgValue><ssdm name="sel_tmp5"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="42" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
arrayctor.loop.i.i5_ifconv:11  %line_delays_rp_V_1_1 = select i1 %sel_tmp2, i10 %line_delays_rp_V_1_load, i10 %sel_tmp5

]]></node>
<StgValue><ssdm name="line_delays_rp_V_1_1"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="43" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
arrayctor.loop.i.i5_ifconv:12  %line_delays_rp_V_0_1 = select i1 %sel_tmp2, i10 -8, i10 %line_delays_rp_V_load

]]></node>
<StgValue><ssdm name="line_delays_rp_V_0_1"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="44" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
arrayctor.loop.i.i5_ifconv:13  %tmp_1 = icmp eq i2 %tmp, -2

]]></node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="45" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
arrayctor.loop.i.i5_ifconv:14  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="46" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
arrayctor.loop.i.i5_ifconv:15  store i10 %line_delays_rp_V_2_1, i10* %line_delays_rp_V_2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="47" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
arrayctor.loop.i.i5_ifconv:16  store i10 %line_delays_rp_V_1_1, i10* %line_delays_rp_V_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="48" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
arrayctor.loop.i.i5_ifconv:17  store i10 %line_delays_rp_V_0_1, i10* %line_delays_rp_V

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="49" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayctor.loop.i.i5_ifconv:18  br i1 %tmp_1, label %line_buffer.exit.preheader, label %arrayctor.loop.i.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="51" bw="10" op_0_bw="32">
<![CDATA[
line_buffer.exit.preheader:0  %line_delays_0_wp_V_1 = alloca i10

]]></node>
<StgValue><ssdm name="line_delays_0_wp_V_1"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="52" bw="10" op_0_bw="32">
<![CDATA[
line_buffer.exit.preheader:1  %line_delays_1_wp_V_1 = alloca i10

]]></node>
<StgValue><ssdm name="line_delays_1_wp_V_1"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="53" bw="10" op_0_bw="32">
<![CDATA[
line_buffer.exit.preheader:2  %line_delays_2_wp_V_1 = alloca i10

]]></node>
<StgValue><ssdm name="line_delays_2_wp_V_1"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="54" bw="10" op_0_bw="32">
<![CDATA[
line_buffer.exit.preheader:3  %line_delays_0_rp_V_1 = alloca i10

]]></node>
<StgValue><ssdm name="line_delays_0_rp_V_1"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="55" bw="10" op_0_bw="32">
<![CDATA[
line_buffer.exit.preheader:4  %line_delays_1_rp_V_1 = alloca i10

]]></node>
<StgValue><ssdm name="line_delays_1_rp_V_1"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="56" bw="10" op_0_bw="32">
<![CDATA[
line_buffer.exit.preheader:5  %line_delays_2_rp_V_1 = alloca i10

]]></node>
<StgValue><ssdm name="line_delays_2_rp_V_1"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="57" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
line_buffer.exit.preheader:6  store i10 %line_delays_rp_V_2_1, i10* %line_delays_2_rp_V_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="58" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
line_buffer.exit.preheader:7  store i10 %line_delays_rp_V_1_1, i10* %line_delays_1_rp_V_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="59" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
line_buffer.exit.preheader:8  store i10 %line_delays_rp_V_0_1, i10* %line_delays_0_rp_V_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="60" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
line_buffer.exit.preheader:9  store i10 %line_delays_wp_V_2_load, i10* %line_delays_2_wp_V_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="61" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
line_buffer.exit.preheader:10  store i10 %line_delays_wp_V_1_load, i10* %line_delays_1_wp_V_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="62" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
line_buffer.exit.preheader:11  store i10 %line_delays_wp_V_load, i10* %line_delays_0_wp_V_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="63" bw="0" op_0_bw="0">
<![CDATA[
line_buffer.exit.preheader:12  br label %line_buffer.exit

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="68" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="65" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
line_buffer.exit:0  %p_s = phi i4 [ 0, %line_buffer.exit.preheader ], [ %i_V, %.preheader ]

]]></node>
<StgValue><ssdm name="p_s"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="66" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
line_buffer.exit:1  %exitcond1 = icmp eq i4 %p_s, -7

]]></node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="67" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
line_buffer.exit:2  %empty_4 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 9, i64 9, i64 9)

]]></node>
<StgValue><ssdm name="empty_4"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="68" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
line_buffer.exit:3  %i_V = add i4 %p_s, 1

]]></node>
<StgValue><ssdm name="i_V"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="69" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
line_buffer.exit:4  br i1 %exitcond1, label %2, label %.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="100" bw="0">
<![CDATA[
:0  ret void

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="74" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="71" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader:0  %p_1 = phi i4 [ %j_V, %1 ], [ 0, %line_buffer.exit ]

]]></node>
<StgValue><ssdm name="p_1"/></StgValue>
</operation>

<operation id="75" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="72" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader:1  %exitcond = icmp eq i4 %p_1, -8

]]></node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="76" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="73" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2  %empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

]]></node>
<StgValue><ssdm name="empty_5"/></StgValue>
</operation>

<operation id="77" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="74" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader:3  %j_V = add i4 %p_1, 1

]]></node>
<StgValue><ssdm name="j_V"/></StgValue>
</operation>

<operation id="78" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="75" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4  br i1 %exitcond, label %line_buffer.exit, label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="79" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="77" bw="10" op_0_bw="10">
<![CDATA[
:0  %line_delays_0_wp_V_1_load = load i10* %line_delays_0_wp_V_1

]]></node>
<StgValue><ssdm name="line_delays_0_wp_V_1_load"/></StgValue>
</operation>

<operation id="80" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="78" bw="10" op_0_bw="10">
<![CDATA[
:1  %line_delays_1_wp_V_1_load = load i10* %line_delays_1_wp_V_1

]]></node>
<StgValue><ssdm name="line_delays_1_wp_V_1_load"/></StgValue>
</operation>

<operation id="81" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="79" bw="10" op_0_bw="10">
<![CDATA[
:2  %line_delays_2_wp_V_1_load = load i10* %line_delays_2_wp_V_1

]]></node>
<StgValue><ssdm name="line_delays_2_wp_V_1_load"/></StgValue>
</operation>

<operation id="82" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="80" bw="10" op_0_bw="10">
<![CDATA[
:3  %line_delays_0_rp_V_1_load = load i10* %line_delays_0_rp_V_1

]]></node>
<StgValue><ssdm name="line_delays_0_rp_V_1_load"/></StgValue>
</operation>

<operation id="83" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="81" bw="10" op_0_bw="10">
<![CDATA[
:4  %line_delays_1_rp_V_1_load = load i10* %line_delays_1_rp_V_1

]]></node>
<StgValue><ssdm name="line_delays_1_rp_V_1_load"/></StgValue>
</operation>

<operation id="84" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="82" bw="10" op_0_bw="10">
<![CDATA[
:5  %line_delays_2_rp_V_1_load = load i10* %line_delays_2_rp_V_1

]]></node>
<StgValue><ssdm name="line_delays_2_rp_V_1_load"/></StgValue>
</operation>

<operation id="85" st_id="6" stage="7" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="83" bw="84" op_0_bw="84" op_1_bw="10" op_2_bw="10" op_3_bw="10" op_4_bw="10" op_5_bw="10" op_6_bw="10" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
:6  %call_ret1 = call fastcc { i10, i10, i10, i10, i10, i10, i24 } @dog_func(i10 %line_delays_0_wp_V_1_load, i10 %line_delays_1_wp_V_1_load, i10 %line_delays_2_wp_V_1_load, i10 %line_delays_0_rp_V_1_load, i10 %line_delays_1_rp_V_1_load, i10 %line_delays_2_rp_V_1_load, [3072 x i8]* %line_delays_buffer_V, [3 x i8]* %line_delay_outs_V, i8 %in_V_read)

]]></node>
<StgValue><ssdm name="call_ret1"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="86" st_id="7" stage="6" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="83" bw="84" op_0_bw="84" op_1_bw="10" op_2_bw="10" op_3_bw="10" op_4_bw="10" op_5_bw="10" op_6_bw="10" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
:6  %call_ret1 = call fastcc { i10, i10, i10, i10, i10, i10, i24 } @dog_func(i10 %line_delays_0_wp_V_1_load, i10 %line_delays_1_wp_V_1_load, i10 %line_delays_2_wp_V_1_load, i10 %line_delays_0_rp_V_1_load, i10 %line_delays_1_rp_V_1_load, i10 %line_delays_2_rp_V_1_load, [3072 x i8]* %line_delays_buffer_V, [3 x i8]* %line_delay_outs_V, i8 %in_V_read)

]]></node>
<StgValue><ssdm name="call_ret1"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="87" st_id="8" stage="5" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="83" bw="84" op_0_bw="84" op_1_bw="10" op_2_bw="10" op_3_bw="10" op_4_bw="10" op_5_bw="10" op_6_bw="10" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
:6  %call_ret1 = call fastcc { i10, i10, i10, i10, i10, i10, i24 } @dog_func(i10 %line_delays_0_wp_V_1_load, i10 %line_delays_1_wp_V_1_load, i10 %line_delays_2_wp_V_1_load, i10 %line_delays_0_rp_V_1_load, i10 %line_delays_1_rp_V_1_load, i10 %line_delays_2_rp_V_1_load, [3072 x i8]* %line_delays_buffer_V, [3 x i8]* %line_delay_outs_V, i8 %in_V_read)

]]></node>
<StgValue><ssdm name="call_ret1"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="88" st_id="9" stage="4" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="83" bw="84" op_0_bw="84" op_1_bw="10" op_2_bw="10" op_3_bw="10" op_4_bw="10" op_5_bw="10" op_6_bw="10" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
:6  %call_ret1 = call fastcc { i10, i10, i10, i10, i10, i10, i24 } @dog_func(i10 %line_delays_0_wp_V_1_load, i10 %line_delays_1_wp_V_1_load, i10 %line_delays_2_wp_V_1_load, i10 %line_delays_0_rp_V_1_load, i10 %line_delays_1_rp_V_1_load, i10 %line_delays_2_rp_V_1_load, [3072 x i8]* %line_delays_buffer_V, [3 x i8]* %line_delay_outs_V, i8 %in_V_read)

]]></node>
<StgValue><ssdm name="call_ret1"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="89" st_id="10" stage="3" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="83" bw="84" op_0_bw="84" op_1_bw="10" op_2_bw="10" op_3_bw="10" op_4_bw="10" op_5_bw="10" op_6_bw="10" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
:6  %call_ret1 = call fastcc { i10, i10, i10, i10, i10, i10, i24 } @dog_func(i10 %line_delays_0_wp_V_1_load, i10 %line_delays_1_wp_V_1_load, i10 %line_delays_2_wp_V_1_load, i10 %line_delays_0_rp_V_1_load, i10 %line_delays_1_rp_V_1_load, i10 %line_delays_2_rp_V_1_load, [3072 x i8]* %line_delays_buffer_V, [3 x i8]* %line_delay_outs_V, i8 %in_V_read)

]]></node>
<StgValue><ssdm name="call_ret1"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="90" st_id="11" stage="2" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="83" bw="84" op_0_bw="84" op_1_bw="10" op_2_bw="10" op_3_bw="10" op_4_bw="10" op_5_bw="10" op_6_bw="10" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
:6  %call_ret1 = call fastcc { i10, i10, i10, i10, i10, i10, i24 } @dog_func(i10 %line_delays_0_wp_V_1_load, i10 %line_delays_1_wp_V_1_load, i10 %line_delays_2_wp_V_1_load, i10 %line_delays_0_rp_V_1_load, i10 %line_delays_1_rp_V_1_load, i10 %line_delays_2_rp_V_1_load, [3072 x i8]* %line_delays_buffer_V, [3 x i8]* %line_delay_outs_V, i8 %in_V_read)

]]></node>
<StgValue><ssdm name="call_ret1"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="91" st_id="12" stage="1" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="83" bw="84" op_0_bw="84" op_1_bw="10" op_2_bw="10" op_3_bw="10" op_4_bw="10" op_5_bw="10" op_6_bw="10" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
:6  %call_ret1 = call fastcc { i10, i10, i10, i10, i10, i10, i24 } @dog_func(i10 %line_delays_0_wp_V_1_load, i10 %line_delays_1_wp_V_1_load, i10 %line_delays_2_wp_V_1_load, i10 %line_delays_0_rp_V_1_load, i10 %line_delays_1_rp_V_1_load, i10 %line_delays_2_rp_V_1_load, [3072 x i8]* %line_delays_buffer_V, [3 x i8]* %line_delay_outs_V, i8 %in_V_read)

]]></node>
<StgValue><ssdm name="call_ret1"/></StgValue>
</operation>

<operation id="92" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="84" bw="10" op_0_bw="84">
<![CDATA[
:7  %line_delays_2_rp_V = extractvalue { i10, i10, i10, i10, i10, i10, i24 } %call_ret1, 5

]]></node>
<StgValue><ssdm name="line_delays_2_rp_V"/></StgValue>
</operation>

<operation id="93" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="85" bw="10" op_0_bw="84">
<![CDATA[
:8  %line_delays_1_rp_V = extractvalue { i10, i10, i10, i10, i10, i10, i24 } %call_ret1, 4

]]></node>
<StgValue><ssdm name="line_delays_1_rp_V"/></StgValue>
</operation>

<operation id="94" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="86" bw="10" op_0_bw="84">
<![CDATA[
:9  %line_delays_0_rp_V = extractvalue { i10, i10, i10, i10, i10, i10, i24 } %call_ret1, 3

]]></node>
<StgValue><ssdm name="line_delays_0_rp_V"/></StgValue>
</operation>

<operation id="95" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="87" bw="10" op_0_bw="84">
<![CDATA[
:10  %line_delays_2_wp_V = extractvalue { i10, i10, i10, i10, i10, i10, i24 } %call_ret1, 2

]]></node>
<StgValue><ssdm name="line_delays_2_wp_V"/></StgValue>
</operation>

<operation id="96" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="88" bw="10" op_0_bw="84">
<![CDATA[
:11  %line_delays_1_wp_V = extractvalue { i10, i10, i10, i10, i10, i10, i24 } %call_ret1, 1

]]></node>
<StgValue><ssdm name="line_delays_1_wp_V"/></StgValue>
</operation>

<operation id="97" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="89" bw="10" op_0_bw="84">
<![CDATA[
:12  %line_delays_0_wp_V = extractvalue { i10, i10, i10, i10, i10, i10, i24 } %call_ret1, 0

]]></node>
<StgValue><ssdm name="line_delays_0_wp_V"/></StgValue>
</operation>

<operation id="98" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="90" bw="24" op_0_bw="84">
<![CDATA[
:13  %out_data_V_ret = extractvalue { i10, i10, i10, i10, i10, i10, i24 } %call_ret1, 6

]]></node>
<StgValue><ssdm name="out_data_V_ret"/></StgValue>
</operation>

<operation id="99" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="91" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24">
<![CDATA[
:14  call void @_ssdm_op_Write.ap_auto.i24P(i24* %out_data_V, i24 %out_data_V_ret)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="100" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="92" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
:15  store i10 %line_delays_2_rp_V, i10* %line_delays_2_rp_V_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="101" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="93" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
:16  store i10 %line_delays_1_rp_V, i10* %line_delays_1_rp_V_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="102" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="94" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
:17  store i10 %line_delays_0_rp_V, i10* %line_delays_0_rp_V_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="103" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="95" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
:18  store i10 %line_delays_2_wp_V, i10* %line_delays_2_wp_V_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="104" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="96" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
:19  store i10 %line_delays_1_wp_V, i10* %line_delays_1_wp_V_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="105" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="97" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
:20  store i10 %line_delays_0_wp_V, i10* %line_delays_0_wp_V_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="106" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="98" bw="0" op_0_bw="0">
<![CDATA[
:21  br label %.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="123" name="in_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="in_V"/></StgValue>
</port>
<port id="124" name="out_data_V" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="out_data_V"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="126" from="stg_125" to="line_delays_rp_V" fromId="125" toId="13">
</dataflow>
<dataflow id="127" from="stg_125" to="line_delays_rp_V_1" fromId="125" toId="14">
</dataflow>
<dataflow id="128" from="stg_125" to="line_delays_rp_V_2" fromId="125" toId="15">
</dataflow>
<dataflow id="129" from="stg_125" to="line_delays_wp_V" fromId="125" toId="16">
</dataflow>
<dataflow id="130" from="stg_125" to="line_delays_wp_V_1" fromId="125" toId="17">
</dataflow>
<dataflow id="131" from="stg_125" to="line_delays_wp_V_2" fromId="125" toId="18">
</dataflow>
<dataflow id="133" from="_ssdm_op_SpecBitsMap" to="stg_19" fromId="132" toId="19">
</dataflow>
<dataflow id="134" from="out_data_V" to="stg_19" fromId="124" toId="19">
</dataflow>
<dataflow id="135" from="_ssdm_op_SpecBitsMap" to="stg_20" fromId="132" toId="20">
</dataflow>
<dataflow id="136" from="in_V" to="stg_20" fromId="123" toId="20">
</dataflow>
<dataflow id="138" from="_ssdm_op_SpecTopModule" to="stg_21" fromId="137" toId="21">
</dataflow>
<dataflow id="140" from="dog_str" to="stg_21" fromId="139" toId="21">
</dataflow>
<dataflow id="142" from="_ssdm_op_Read.ap_auto.i8" to="in_V_read" fromId="141" toId="22">
</dataflow>
<dataflow id="143" from="in_V" to="in_V_read" fromId="123" toId="22">
</dataflow>
<dataflow id="145" from="stg_144" to="line_delays_buffer_V" fromId="144" toId="23">
</dataflow>
<dataflow id="146" from="stg_144" to="line_delay_outs_V" fromId="144" toId="24">
</dataflow>
<dataflow id="148" from="_ssdm_op_SpecMemCore" to="stg_25" fromId="147" toId="25">
</dataflow>
<dataflow id="149" from="line_delays_buffer_V" to="stg_25" fromId="23" toId="25">
</dataflow>
<dataflow id="151" from="p_str2072" to="stg_25" fromId="150" toId="25">
</dataflow>
<dataflow id="153" from="p_str2074" to="stg_25" fromId="152" toId="25">
</dataflow>
<dataflow id="154" from="p_str2072" to="stg_25" fromId="150" toId="25">
</dataflow>
<dataflow id="156" from="stg_155" to="stg_25" fromId="155" toId="25">
</dataflow>
<dataflow id="157" from="p_str2072" to="stg_25" fromId="150" toId="25">
</dataflow>
<dataflow id="158" from="p_str2072" to="stg_25" fromId="150" toId="25">
</dataflow>
<dataflow id="159" from="p_str2072" to="stg_25" fromId="150" toId="25">
</dataflow>
<dataflow id="160" from="p_str2072" to="stg_25" fromId="150" toId="25">
</dataflow>
<dataflow id="161" from="p_str2072" to="stg_25" fromId="150" toId="25">
</dataflow>
<dataflow id="163" from="stg_162" to="tmp" fromId="162" toId="27">
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="164" from="stg_26" to="tmp" fromId="26" toId="27">
</dataflow>
<dataflow id="165" from="tmp_9" to="tmp" fromId="28" toId="27">
<BackEdge/>
<condition id="63">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="166" from="stg_54" to="tmp" fromId="54" toId="27">
<BackEdge/>
</dataflow>
<dataflow id="167" from="tmp" to="tmp_9" fromId="27" toId="28">
</dataflow>
<dataflow id="169" from="stg_168" to="tmp_9" fromId="168" toId="28">
</dataflow>
<dataflow id="170" from="tmp" to="stg_29" fromId="27" toId="29">
</dataflow>
<dataflow id="171" from="stg_162" to="stg_29" fromId="162" toId="29">
</dataflow>
<dataflow id="172" from="stg_168" to="stg_29" fromId="168" toId="29">
</dataflow>
<dataflow id="174" from="stg_173" to="stg_30" fromId="173" toId="30">
</dataflow>
<dataflow id="175" from="line_delays_wp_V_1" to="stg_30" fromId="17" toId="30">
</dataflow>
<dataflow id="176" from="stg_173" to="stg_32" fromId="173" toId="32">
</dataflow>
<dataflow id="177" from="line_delays_wp_V" to="stg_32" fromId="16" toId="32">
</dataflow>
<dataflow id="178" from="stg_173" to="stg_34" fromId="173" toId="34">
</dataflow>
<dataflow id="179" from="line_delays_wp_V_2" to="stg_34" fromId="18" toId="34">
</dataflow>
<dataflow id="180" from="line_delays_rp_V" to="line_delays_rp_V_load" fromId="13" toId="36">
</dataflow>
<dataflow id="181" from="line_delays_rp_V_1" to="line_delays_rp_V_1_load" fromId="14" toId="37">
</dataflow>
<dataflow id="182" from="line_delays_rp_V_2" to="line_delays_rp_V_2_load" fromId="15" toId="38">
</dataflow>
<dataflow id="183" from="line_delays_wp_V" to="line_delays_wp_V_load" fromId="16" toId="39">
</dataflow>
<dataflow id="184" from="line_delays_wp_V_1" to="line_delays_wp_V_1_load" fromId="17" toId="40">
</dataflow>
<dataflow id="185" from="line_delays_wp_V_2" to="line_delays_wp_V_2_load" fromId="18" toId="41">
</dataflow>
<dataflow id="186" from="tmp" to="sel_tmp" fromId="27" toId="42">
</dataflow>
<dataflow id="187" from="stg_168" to="sel_tmp" fromId="168" toId="42">
</dataflow>
<dataflow id="188" from="sel_tmp" to="sel_tmp1" fromId="42" toId="43">
</dataflow>
<dataflow id="189" from="line_delays_rp_V_2_load" to="sel_tmp1" fromId="38" toId="43">
</dataflow>
<dataflow id="191" from="stg_190" to="sel_tmp1" fromId="190" toId="43">
</dataflow>
<dataflow id="192" from="tmp" to="sel_tmp2" fromId="27" toId="44">
</dataflow>
<dataflow id="193" from="stg_162" to="sel_tmp2" fromId="162" toId="44">
</dataflow>
<dataflow id="194" from="sel_tmp2" to="line_delays_rp_V_2_1" fromId="44" toId="45">
</dataflow>
<dataflow id="195" from="line_delays_rp_V_2_load" to="line_delays_rp_V_2_1" fromId="38" toId="45">
</dataflow>
<dataflow id="196" from="sel_tmp1" to="line_delays_rp_V_2_1" fromId="43" toId="45">
</dataflow>
<dataflow id="197" from="sel_tmp" to="sel_tmp5" fromId="42" toId="46">
</dataflow>
<dataflow id="198" from="stg_190" to="sel_tmp5" fromId="190" toId="46">
</dataflow>
<dataflow id="199" from="line_delays_rp_V_1_load" to="sel_tmp5" fromId="37" toId="46">
</dataflow>
<dataflow id="200" from="sel_tmp2" to="line_delays_rp_V_1_1" fromId="44" toId="47">
</dataflow>
<dataflow id="201" from="line_delays_rp_V_1_load" to="line_delays_rp_V_1_1" fromId="37" toId="47">
</dataflow>
<dataflow id="202" from="sel_tmp5" to="line_delays_rp_V_1_1" fromId="46" toId="47">
</dataflow>
<dataflow id="203" from="sel_tmp2" to="line_delays_rp_V_0_1" fromId="44" toId="48">
</dataflow>
<dataflow id="204" from="stg_190" to="line_delays_rp_V_0_1" fromId="190" toId="48">
</dataflow>
<dataflow id="205" from="line_delays_rp_V_load" to="line_delays_rp_V_0_1" fromId="36" toId="48">
</dataflow>
<dataflow id="206" from="tmp" to="tmp_1" fromId="27" toId="49">
</dataflow>
<dataflow id="208" from="stg_207" to="tmp_1" fromId="207" toId="49">
</dataflow>
<dataflow id="210" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="209" toId="50">
</dataflow>
<dataflow id="212" from="stg_211" to="empty" fromId="211" toId="50">
</dataflow>
<dataflow id="213" from="stg_211" to="empty" fromId="211" toId="50">
</dataflow>
<dataflow id="214" from="stg_211" to="empty" fromId="211" toId="50">
</dataflow>
<dataflow id="215" from="line_delays_rp_V_2_1" to="stg_51" fromId="45" toId="51">
</dataflow>
<dataflow id="216" from="line_delays_rp_V_2" to="stg_51" fromId="15" toId="51">
</dataflow>
<dataflow id="217" from="line_delays_rp_V_1_1" to="stg_52" fromId="47" toId="52">
</dataflow>
<dataflow id="218" from="line_delays_rp_V_1" to="stg_52" fromId="14" toId="52">
</dataflow>
<dataflow id="219" from="line_delays_rp_V_0_1" to="stg_53" fromId="48" toId="53">
</dataflow>
<dataflow id="220" from="line_delays_rp_V" to="stg_53" fromId="13" toId="53">
</dataflow>
<dataflow id="221" from="tmp_1" to="stg_54" fromId="49" toId="54">
</dataflow>
<dataflow id="222" from="stg_125" to="line_delays_0_wp_V_1" fromId="125" toId="55">
</dataflow>
<dataflow id="223" from="stg_125" to="line_delays_1_wp_V_1" fromId="125" toId="56">
</dataflow>
<dataflow id="224" from="stg_125" to="line_delays_2_wp_V_1" fromId="125" toId="57">
</dataflow>
<dataflow id="225" from="stg_125" to="line_delays_0_rp_V_1" fromId="125" toId="58">
</dataflow>
<dataflow id="226" from="stg_125" to="line_delays_1_rp_V_1" fromId="125" toId="59">
</dataflow>
<dataflow id="227" from="stg_125" to="line_delays_2_rp_V_1" fromId="125" toId="60">
</dataflow>
<dataflow id="228" from="line_delays_rp_V_2_1" to="stg_61" fromId="45" toId="61">
</dataflow>
<dataflow id="229" from="line_delays_2_rp_V_1" to="stg_61" fromId="60" toId="61">
</dataflow>
<dataflow id="230" from="line_delays_rp_V_1_1" to="stg_62" fromId="47" toId="62">
</dataflow>
<dataflow id="231" from="line_delays_1_rp_V_1" to="stg_62" fromId="59" toId="62">
</dataflow>
<dataflow id="232" from="line_delays_rp_V_0_1" to="stg_63" fromId="48" toId="63">
</dataflow>
<dataflow id="233" from="line_delays_0_rp_V_1" to="stg_63" fromId="58" toId="63">
</dataflow>
<dataflow id="234" from="line_delays_wp_V_2_load" to="stg_64" fromId="41" toId="64">
</dataflow>
<dataflow id="235" from="line_delays_2_wp_V_1" to="stg_64" fromId="57" toId="64">
</dataflow>
<dataflow id="236" from="line_delays_wp_V_1_load" to="stg_65" fromId="40" toId="65">
</dataflow>
<dataflow id="237" from="line_delays_1_wp_V_1" to="stg_65" fromId="56" toId="65">
</dataflow>
<dataflow id="238" from="line_delays_wp_V_load" to="stg_66" fromId="39" toId="66">
</dataflow>
<dataflow id="239" from="line_delays_0_wp_V_1" to="stg_66" fromId="55" toId="66">
</dataflow>
<dataflow id="241" from="stg_240" to="p_s" fromId="240" toId="68">
<condition id="64">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="242" from="stg_67" to="p_s" fromId="67" toId="68">
</dataflow>
<dataflow id="243" from="i_V" to="p_s" fromId="71" toId="68">
<BackEdge/>
<condition id="65">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="244" from="stg_78" to="p_s" fromId="78" toId="68">
<BackEdge/>
</dataflow>
<dataflow id="245" from="p_s" to="exitcond1" fromId="68" toId="69">
</dataflow>
<dataflow id="247" from="stg_246" to="exitcond1" fromId="246" toId="69">
</dataflow>
<dataflow id="248" from="_ssdm_op_SpecLoopTripCount" to="empty_4" fromId="209" toId="70">
</dataflow>
<dataflow id="250" from="stg_249" to="empty_4" fromId="249" toId="70">
</dataflow>
<dataflow id="251" from="stg_249" to="empty_4" fromId="249" toId="70">
</dataflow>
<dataflow id="252" from="stg_249" to="empty_4" fromId="249" toId="70">
</dataflow>
<dataflow id="253" from="p_s" to="i_V" fromId="68" toId="71">
</dataflow>
<dataflow id="255" from="stg_254" to="i_V" fromId="254" toId="71">
</dataflow>
<dataflow id="256" from="exitcond1" to="stg_72" fromId="69" toId="72">
</dataflow>
<dataflow id="257" from="j_V" to="p_1" fromId="77" toId="74">
<BackEdge/>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="258" from="stg_106" to="p_1" fromId="106" toId="74">
<BackEdge/>
</dataflow>
<dataflow id="259" from="stg_240" to="p_1" fromId="240" toId="74">
<condition id="67">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="260" from="stg_72" to="p_1" fromId="72" toId="74">
</dataflow>
<dataflow id="261" from="p_1" to="exitcond" fromId="74" toId="75">
</dataflow>
<dataflow id="263" from="stg_262" to="exitcond" fromId="262" toId="75">
</dataflow>
<dataflow id="264" from="_ssdm_op_SpecLoopTripCount" to="empty_5" fromId="209" toId="76">
</dataflow>
<dataflow id="266" from="stg_265" to="empty_5" fromId="265" toId="76">
</dataflow>
<dataflow id="267" from="stg_265" to="empty_5" fromId="265" toId="76">
</dataflow>
<dataflow id="268" from="stg_265" to="empty_5" fromId="265" toId="76">
</dataflow>
<dataflow id="269" from="p_1" to="j_V" fromId="74" toId="77">
</dataflow>
<dataflow id="270" from="stg_254" to="j_V" fromId="254" toId="77">
</dataflow>
<dataflow id="271" from="exitcond" to="stg_78" fromId="75" toId="78">
</dataflow>
<dataflow id="272" from="line_delays_0_wp_V_1" to="line_delays_0_wp_V_1_load" fromId="55" toId="79">
</dataflow>
<dataflow id="273" from="line_delays_1_wp_V_1" to="line_delays_1_wp_V_1_load" fromId="56" toId="80">
</dataflow>
<dataflow id="274" from="line_delays_2_wp_V_1" to="line_delays_2_wp_V_1_load" fromId="57" toId="81">
</dataflow>
<dataflow id="275" from="line_delays_0_rp_V_1" to="line_delays_0_rp_V_1_load" fromId="58" toId="82">
</dataflow>
<dataflow id="276" from="line_delays_1_rp_V_1" to="line_delays_1_rp_V_1_load" fromId="59" toId="83">
</dataflow>
<dataflow id="277" from="line_delays_2_rp_V_1" to="line_delays_2_rp_V_1_load" fromId="60" toId="84">
</dataflow>
<dataflow id="279" from="dog_func" to="call_ret1" fromId="278" toId="85">
</dataflow>
<dataflow id="280" from="line_delays_0_wp_V_1_load" to="call_ret1" fromId="79" toId="85">
</dataflow>
<dataflow id="281" from="line_delays_1_wp_V_1_load" to="call_ret1" fromId="80" toId="85">
</dataflow>
<dataflow id="282" from="line_delays_2_wp_V_1_load" to="call_ret1" fromId="81" toId="85">
</dataflow>
<dataflow id="283" from="line_delays_0_rp_V_1_load" to="call_ret1" fromId="82" toId="85">
</dataflow>
<dataflow id="284" from="line_delays_1_rp_V_1_load" to="call_ret1" fromId="83" toId="85">
</dataflow>
<dataflow id="285" from="line_delays_2_rp_V_1_load" to="call_ret1" fromId="84" toId="85">
</dataflow>
<dataflow id="286" from="line_delays_buffer_V" to="call_ret1" fromId="23" toId="85">
</dataflow>
<dataflow id="287" from="line_delay_outs_V" to="call_ret1" fromId="24" toId="85">
</dataflow>
<dataflow id="288" from="in_V_read" to="call_ret1" fromId="22" toId="85">
</dataflow>
<dataflow id="289" from="dog_func" to="call_ret1" fromId="278" toId="86">
</dataflow>
<dataflow id="290" from="line_delays_0_wp_V_1_load" to="call_ret1" fromId="79" toId="86">
</dataflow>
<dataflow id="291" from="line_delays_1_wp_V_1_load" to="call_ret1" fromId="80" toId="86">
</dataflow>
<dataflow id="292" from="line_delays_2_wp_V_1_load" to="call_ret1" fromId="81" toId="86">
</dataflow>
<dataflow id="293" from="line_delays_0_rp_V_1_load" to="call_ret1" fromId="82" toId="86">
</dataflow>
<dataflow id="294" from="line_delays_1_rp_V_1_load" to="call_ret1" fromId="83" toId="86">
</dataflow>
<dataflow id="295" from="line_delays_2_rp_V_1_load" to="call_ret1" fromId="84" toId="86">
</dataflow>
<dataflow id="296" from="line_delays_buffer_V" to="call_ret1" fromId="23" toId="86">
</dataflow>
<dataflow id="297" from="line_delay_outs_V" to="call_ret1" fromId="24" toId="86">
</dataflow>
<dataflow id="298" from="in_V_read" to="call_ret1" fromId="22" toId="86">
</dataflow>
<dataflow id="299" from="dog_func" to="call_ret1" fromId="278" toId="87">
</dataflow>
<dataflow id="300" from="line_delays_0_wp_V_1_load" to="call_ret1" fromId="79" toId="87">
</dataflow>
<dataflow id="301" from="line_delays_1_wp_V_1_load" to="call_ret1" fromId="80" toId="87">
</dataflow>
<dataflow id="302" from="line_delays_2_wp_V_1_load" to="call_ret1" fromId="81" toId="87">
</dataflow>
<dataflow id="303" from="line_delays_0_rp_V_1_load" to="call_ret1" fromId="82" toId="87">
</dataflow>
<dataflow id="304" from="line_delays_1_rp_V_1_load" to="call_ret1" fromId="83" toId="87">
</dataflow>
<dataflow id="305" from="line_delays_2_rp_V_1_load" to="call_ret1" fromId="84" toId="87">
</dataflow>
<dataflow id="306" from="line_delays_buffer_V" to="call_ret1" fromId="23" toId="87">
</dataflow>
<dataflow id="307" from="line_delay_outs_V" to="call_ret1" fromId="24" toId="87">
</dataflow>
<dataflow id="308" from="in_V_read" to="call_ret1" fromId="22" toId="87">
</dataflow>
<dataflow id="309" from="dog_func" to="call_ret1" fromId="278" toId="88">
</dataflow>
<dataflow id="310" from="line_delays_0_wp_V_1_load" to="call_ret1" fromId="79" toId="88">
</dataflow>
<dataflow id="311" from="line_delays_1_wp_V_1_load" to="call_ret1" fromId="80" toId="88">
</dataflow>
<dataflow id="312" from="line_delays_2_wp_V_1_load" to="call_ret1" fromId="81" toId="88">
</dataflow>
<dataflow id="313" from="line_delays_0_rp_V_1_load" to="call_ret1" fromId="82" toId="88">
</dataflow>
<dataflow id="314" from="line_delays_1_rp_V_1_load" to="call_ret1" fromId="83" toId="88">
</dataflow>
<dataflow id="315" from="line_delays_2_rp_V_1_load" to="call_ret1" fromId="84" toId="88">
</dataflow>
<dataflow id="316" from="line_delays_buffer_V" to="call_ret1" fromId="23" toId="88">
</dataflow>
<dataflow id="317" from="line_delay_outs_V" to="call_ret1" fromId="24" toId="88">
</dataflow>
<dataflow id="318" from="in_V_read" to="call_ret1" fromId="22" toId="88">
</dataflow>
<dataflow id="319" from="dog_func" to="call_ret1" fromId="278" toId="89">
</dataflow>
<dataflow id="320" from="line_delays_0_wp_V_1_load" to="call_ret1" fromId="79" toId="89">
</dataflow>
<dataflow id="321" from="line_delays_1_wp_V_1_load" to="call_ret1" fromId="80" toId="89">
</dataflow>
<dataflow id="322" from="line_delays_2_wp_V_1_load" to="call_ret1" fromId="81" toId="89">
</dataflow>
<dataflow id="323" from="line_delays_0_rp_V_1_load" to="call_ret1" fromId="82" toId="89">
</dataflow>
<dataflow id="324" from="line_delays_1_rp_V_1_load" to="call_ret1" fromId="83" toId="89">
</dataflow>
<dataflow id="325" from="line_delays_2_rp_V_1_load" to="call_ret1" fromId="84" toId="89">
</dataflow>
<dataflow id="326" from="line_delays_buffer_V" to="call_ret1" fromId="23" toId="89">
</dataflow>
<dataflow id="327" from="line_delay_outs_V" to="call_ret1" fromId="24" toId="89">
</dataflow>
<dataflow id="328" from="in_V_read" to="call_ret1" fromId="22" toId="89">
</dataflow>
<dataflow id="329" from="dog_func" to="call_ret1" fromId="278" toId="90">
</dataflow>
<dataflow id="330" from="line_delays_0_wp_V_1_load" to="call_ret1" fromId="79" toId="90">
</dataflow>
<dataflow id="331" from="line_delays_1_wp_V_1_load" to="call_ret1" fromId="80" toId="90">
</dataflow>
<dataflow id="332" from="line_delays_2_wp_V_1_load" to="call_ret1" fromId="81" toId="90">
</dataflow>
<dataflow id="333" from="line_delays_0_rp_V_1_load" to="call_ret1" fromId="82" toId="90">
</dataflow>
<dataflow id="334" from="line_delays_1_rp_V_1_load" to="call_ret1" fromId="83" toId="90">
</dataflow>
<dataflow id="335" from="line_delays_2_rp_V_1_load" to="call_ret1" fromId="84" toId="90">
</dataflow>
<dataflow id="336" from="line_delays_buffer_V" to="call_ret1" fromId="23" toId="90">
</dataflow>
<dataflow id="337" from="line_delay_outs_V" to="call_ret1" fromId="24" toId="90">
</dataflow>
<dataflow id="338" from="in_V_read" to="call_ret1" fromId="22" toId="90">
</dataflow>
<dataflow id="339" from="dog_func" to="call_ret1" fromId="278" toId="91">
</dataflow>
<dataflow id="340" from="line_delays_0_wp_V_1_load" to="call_ret1" fromId="79" toId="91">
</dataflow>
<dataflow id="341" from="line_delays_1_wp_V_1_load" to="call_ret1" fromId="80" toId="91">
</dataflow>
<dataflow id="342" from="line_delays_2_wp_V_1_load" to="call_ret1" fromId="81" toId="91">
</dataflow>
<dataflow id="343" from="line_delays_0_rp_V_1_load" to="call_ret1" fromId="82" toId="91">
</dataflow>
<dataflow id="344" from="line_delays_1_rp_V_1_load" to="call_ret1" fromId="83" toId="91">
</dataflow>
<dataflow id="345" from="line_delays_2_rp_V_1_load" to="call_ret1" fromId="84" toId="91">
</dataflow>
<dataflow id="346" from="line_delays_buffer_V" to="call_ret1" fromId="23" toId="91">
</dataflow>
<dataflow id="347" from="line_delay_outs_V" to="call_ret1" fromId="24" toId="91">
</dataflow>
<dataflow id="348" from="in_V_read" to="call_ret1" fromId="22" toId="91">
</dataflow>
<dataflow id="349" from="call_ret1" to="line_delays_2_rp_V" fromId="91" toId="92">
</dataflow>
<dataflow id="350" from="call_ret1" to="line_delays_1_rp_V" fromId="91" toId="93">
</dataflow>
<dataflow id="351" from="call_ret1" to="line_delays_0_rp_V" fromId="91" toId="94">
</dataflow>
<dataflow id="352" from="call_ret1" to="line_delays_2_wp_V" fromId="91" toId="95">
</dataflow>
<dataflow id="353" from="call_ret1" to="line_delays_1_wp_V" fromId="91" toId="96">
</dataflow>
<dataflow id="354" from="call_ret1" to="line_delays_0_wp_V" fromId="91" toId="97">
</dataflow>
<dataflow id="355" from="call_ret1" to="out_data_V_ret" fromId="91" toId="98">
</dataflow>
<dataflow id="357" from="_ssdm_op_Write.ap_auto.i24P" to="stg_99" fromId="356" toId="99">
</dataflow>
<dataflow id="358" from="out_data_V" to="stg_99" fromId="124" toId="99">
</dataflow>
<dataflow id="359" from="out_data_V_ret" to="stg_99" fromId="98" toId="99">
</dataflow>
<dataflow id="360" from="line_delays_2_rp_V" to="stg_100" fromId="92" toId="100">
</dataflow>
<dataflow id="361" from="line_delays_2_rp_V_1" to="stg_100" fromId="60" toId="100">
</dataflow>
<dataflow id="362" from="line_delays_1_rp_V" to="stg_101" fromId="93" toId="101">
</dataflow>
<dataflow id="363" from="line_delays_1_rp_V_1" to="stg_101" fromId="59" toId="101">
</dataflow>
<dataflow id="364" from="line_delays_0_rp_V" to="stg_102" fromId="94" toId="102">
</dataflow>
<dataflow id="365" from="line_delays_0_rp_V_1" to="stg_102" fromId="58" toId="102">
</dataflow>
<dataflow id="366" from="line_delays_2_wp_V" to="stg_103" fromId="95" toId="103">
</dataflow>
<dataflow id="367" from="line_delays_2_wp_V_1" to="stg_103" fromId="57" toId="103">
</dataflow>
<dataflow id="368" from="line_delays_1_wp_V" to="stg_104" fromId="96" toId="104">
</dataflow>
<dataflow id="369" from="line_delays_1_wp_V_1" to="stg_104" fromId="56" toId="104">
</dataflow>
<dataflow id="370" from="line_delays_0_wp_V" to="stg_105" fromId="97" toId="105">
</dataflow>
<dataflow id="371" from="line_delays_0_wp_V_1" to="stg_105" fromId="55" toId="105">
</dataflow>
<dataflow id="372" from="tmp" to="stg_2" fromId="27" toId="2">
</dataflow>
<dataflow id="373" from="tmp_1" to="stg_3" fromId="49" toId="3">
</dataflow>
<dataflow id="374" from="exitcond1" to="stg_4" fromId="69" toId="4">
</dataflow>
<dataflow id="375" from="exitcond" to="stg_5" fromId="75" toId="5">
</dataflow>
</dataflows>


</stg>
