[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/ComplexEscaped/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 84
LIB: work
FILE: ${SURELOG_DIR}/tests/ComplexEscaped/dut.sv
n<> u<83> t<Top_level_rule> c<1> l<1:1> el<13:1>
  n<> u<1> t<Null_rule> p<83> s<82> l<1:1>
  n<> u<82> t<Source_text> p<83> c<41> l<1:1> el<10:10>
    n<> u<41> t<Description> p<82> c<40> s<81> l<1:1> el<5:10>
      n<> u<40> t<Module_declaration> p<41> c<14> l<1:1> el<5:10>
        n<> u<14> t<Module_ansi_header> p<40> c<2> s<38> l<1:1> el<1:29>
          n<module> u<2> t<Module_keyword> p<14> s<3> l<1:1> el<1:7>
          n<top> u<3> t<STRING_CONST> p<14> s<4> l<1:8> el<1:11>
          n<> u<4> t<Package_import_declaration_list> p<14> s<13> l<1:11> el<1:11>
          n<> u<13> t<Port_declaration_list> p<14> c<12> l<1:11> el<1:28>
            n<> u<12> t<Ansi_port_declaration> p<13> c<10> l<1:12> el<1:27>
              n<> u<10> t<Net_port_header> p<12> c<5> s<11> l<1:12> el<1:25>
                n<> u<5> t<PortDir_Out> p<10> s<9> l<1:12> el<1:18>
                n<> u<9> t<Net_port_type> p<10> c<8> l<1:19> el<1:25>
                  n<> u<8> t<Data_type_or_implicit> p<9> c<7> l<1:19> el<1:25>
                    n<string> u<7> t<Data_type> p<8> c<6> l<1:19> el<1:25>
                      n<string> u<6> t<String_type> p<7> l<1:19> el<1:25>
              n<o> u<11> t<STRING_CONST> p<12> l<1:26> el<1:27>
        n<> u<38> t<Non_port_module_item> p<40> c<37> s<39> l<2:4> el<4:7>
          n<> u<37> t<Module_or_generate_item> p<38> c<36> l<2:4> el<4:7>
            n<> u<36> t<Module_common_item> p<37> c<35> l<2:4> el<4:7>
              n<> u<35> t<Initial_construct> p<36> c<34> l<2:4> el<4:7>
                n<> u<34> t<Statement_or_null> p<35> c<33> l<2:12> el<4:7>
                  n<> u<33> t<Statement> p<34> c<32> l<2:12> el<4:7>
                    n<> u<32> t<Statement_item> p<33> c<31> l<2:12> el<4:7>
                      n<> u<31> t<Seq_block> p<32> c<29> l<2:12> el<4:7>
                        n<> u<29> t<Statement_or_null> p<31> c<28> s<30> l<3:7> el<3:48>
                          n<> u<28> t<Statement> p<29> c<27> l<3:7> el<3:48>
                            n<> u<27> t<Statement_item> p<28> c<26> l<3:7> el<3:48>
                              n<> u<26> t<Blocking_assignment> p<27> c<25> l<3:7> el<3:47>
                                n<> u<25> t<Operator_assignment> p<26> c<19> l<3:7> el<3:47>
                                  n<> u<19> t<Variable_lvalue> p<25> c<16> s<20> l<3:7> el<3:8>
                                    n<> u<16> t<Ps_or_hierarchical_identifier> p<19> c<15> s<18> l<3:7> el<3:8>
                                      n<o> u<15> t<STRING_CONST> p<16> l<3:7> el<3:8>
                                    n<> u<18> t<Select> p<19> c<17> l<3:9> el<3:9>
                                      n<> u<17> t<Bit_select> p<18> l<3:9> el<3:9>
                                  n<> u<20> t<AssignOp_Assign> p<25> s<24> l<3:9> el<3:10>
                                  n<> u<24> t<Expression> p<25> c<23> l<3:11> el<3:47>
                                    n<> u<23> t<Primary> p<24> c<22> l<3:11> el<3:47>
                                      n<> u<22> t<Primary_literal> p<23> c<21> l<3:11> el<3:47>
                                        n<"\\/ _| __| | '_ \\ / _` / "> u<21> t<STRING_LITERAL> p<22> l<3:11> el<3:47>
                        n<> u<30> t<END> p<31> l<4:4> el<4:7>
        n<> u<39> t<ENDMODULE> p<40> l<5:1> el<5:10>
    n<> u<81> t<Description> p<82> c<80> l<6:1> el<10:10>
      n<> u<80> t<Module_declaration> p<81> c<54> l<6:1> el<10:10>
        n<> u<54> t<Module_ansi_header> p<80> c<42> s<78> l<6:1> el<6:29>
          n<module> u<42> t<Module_keyword> p<54> s<43> l<6:1> el<6:7>
          n<top> u<43> t<STRING_CONST> p<54> s<44> l<6:8> el<6:11>
          n<> u<44> t<Package_import_declaration_list> p<54> s<53> l<6:11> el<6:11>
          n<> u<53> t<Port_declaration_list> p<54> c<52> l<6:11> el<6:28>
            n<> u<52> t<Ansi_port_declaration> p<53> c<50> l<6:12> el<6:27>
              n<> u<50> t<Net_port_header> p<52> c<45> s<51> l<6:12> el<6:25>
                n<> u<45> t<PortDir_Out> p<50> s<49> l<6:12> el<6:18>
                n<> u<49> t<Net_port_type> p<50> c<48> l<6:19> el<6:25>
                  n<> u<48> t<Data_type_or_implicit> p<49> c<47> l<6:19> el<6:25>
                    n<string> u<47> t<Data_type> p<48> c<46> l<6:19> el<6:25>
                      n<string> u<46> t<String_type> p<47> l<6:19> el<6:25>
              n<o> u<51> t<STRING_CONST> p<52> l<6:26> el<6:27>
        n<> u<78> t<Non_port_module_item> p<80> c<77> s<79> l<7:4> el<9:7>
          n<> u<77> t<Module_or_generate_item> p<78> c<76> l<7:4> el<9:7>
            n<> u<76> t<Module_common_item> p<77> c<75> l<7:4> el<9:7>
              n<> u<75> t<Initial_construct> p<76> c<74> l<7:4> el<9:7>
                n<> u<74> t<Statement_or_null> p<75> c<73> l<7:12> el<9:7>
                  n<> u<73> t<Statement> p<74> c<72> l<7:12> el<9:7>
                    n<> u<72> t<Statement_item> p<73> c<71> l<7:12> el<9:7>
                      n<> u<71> t<Seq_block> p<72> c<69> l<7:12> el<9:7>
                        n<> u<69> t<Statement_or_null> p<71> c<68> s<70> l<8:7> el<8:48>
                          n<> u<68> t<Statement> p<69> c<67> l<8:7> el<8:48>
                            n<> u<67> t<Statement_item> p<68> c<66> l<8:7> el<8:48>
                              n<> u<66> t<Blocking_assignment> p<67> c<65> l<8:7> el<8:47>
                                n<> u<65> t<Operator_assignment> p<66> c<59> l<8:7> el<8:47>
                                  n<> u<59> t<Variable_lvalue> p<65> c<56> s<60> l<8:7> el<8:8>
                                    n<> u<56> t<Ps_or_hierarchical_identifier> p<59> c<55> s<58> l<8:7> el<8:8>
                                      n<o> u<55> t<STRING_CONST> p<56> l<8:7> el<8:8>
                                    n<> u<58> t<Select> p<59> c<57> l<8:9> el<8:9>
                                      n<> u<57> t<Bit_select> p<58> l<8:9> el<8:9>
                                  n<> u<60> t<AssignOp_Assign> p<65> s<64> l<8:9> el<8:10>
                                  n<> u<64> t<Expression> p<65> c<63> l<8:11> el<8:47>
                                    n<> u<63> t<Primary> p<64> c<62> l<8:11> el<8:47>
                                      n<> u<62> t<Primary_literal> p<63> c<61> l<8:11> el<8:47>
                                        n<"\\/ _| __| | '_ \\ / _` / "> u<61> t<STRING_LITERAL> p<62> l<8:11> el<8:47>
                        n<> u<70> t<END> p<71> l<9:4> el<9:7>
        n<> u<79> t<ENDMODULE> p<80> l<10:1> el<10:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/ComplexEscaped/dut.sv:1:1: No timescale set for "top".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/ComplexEscaped/dut.sv:1:1: Compile module "work@top".
[WRN:CP0334] ${SURELOG_DIR}/tests/ComplexEscaped/dut.sv:6:1: Colliding compilation unit name: "top",
             ${SURELOG_DIR}/tests/ComplexEscaped/dut.sv:1:1: previous usage.
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Assignment                                             1
Begin                                                  1
Constant                                               1
Design                                                 1
Identifier                                             2
Initial                                                1
Module                                                 2
ModuleTypespec                                         2
Port                                                   1
RefObj                                                 1
RefTypespec                                            2
SourceFile                                             1
StringTypespec                                         2
Variable                                               1
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/ComplexEscaped/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiSourceFiles:
\_SourceFile: (dut.sv), file:${SURELOG_DIR}/tests/ComplexEscaped/dut.sv
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:dut.sv
|vpiAllModules:
\_Module: work@top (work@top), file:${SURELOG_DIR}/tests/ComplexEscaped/dut.sv, line:1:1, endln:5:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@top)
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/ComplexEscaped/dut.sv, line:1:1, endln:5:10
    |vpiName:work@top
  |vpiVariable:
  \_Variable: (work@top.o), line:1:26, endln:1:27
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/ComplexEscaped/dut.sv, line:1:1, endln:5:10
    |vpiTypespec:
    \_RefTypespec: (work@top.o), line:1:19, endln:1:25
      |vpiParent:
      \_Variable: (work@top.o), line:1:26, endln:1:27
      |vpiFullName:work@top.o
      |vpiActual:
      \_StringTypespec: , line:1:19, endln:1:25
    |vpiName:o
    |vpiFullName:work@top.o
    |vpiRandType:1
    |vpiVisibility:1
  |vpiTypedef:
  \_StringTypespec: , line:1:19, endln:1:25
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/ComplexEscaped/dut.sv, line:1:1, endln:5:10
  |vpiImportTypespec:
  \_StringTypespec: , line:1:19, endln:1:25
  |vpiImportTypespec:
  \_Variable: (work@top.o), line:1:26, endln:1:27
  |vpiDefName:work@top
  |vpiPort:
  \_Port: (o), line:1:26, endln:1:27
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/ComplexEscaped/dut.sv, line:1:1, endln:5:10
    |vpiName:o
    |vpiDirection:2
    |vpiTypespec:
    \_RefTypespec: (work@top.o), line:1:19, endln:1:25
      |vpiParent:
      \_Port: (o), line:1:26, endln:1:27
      |vpiFullName:work@top.o
      |vpiActual:
      \_StringTypespec: , line:1:19, endln:1:25
  |vpiProcess:
  \_Initial: , line:2:4, endln:4:7
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/ComplexEscaped/dut.sv, line:1:1, endln:5:10
    |vpiStmt:
    \_Begin: (work@top), line:2:12, endln:4:7
      |vpiParent:
      \_Initial: , line:2:4, endln:4:7
      |vpiFullName:work@top
      |vpiStmt:
      \_Assignment: , line:3:7, endln:3:47
        |vpiParent:
        \_Begin: (work@top), line:2:12, endln:4:7
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_Constant: , line:3:11, endln:3:47
          |vpiParent:
          \_Assignment: , line:3:7, endln:3:47
          |vpiDecompile:"\\/ _| __| | '_ \\ / _` / "
          |vpiSize:208
          |STRING:\\/ _| __| | '_ \\ / _` / 
          |vpiConstType:6
        |vpiLhs:
        \_RefObj: (work@top.o), line:3:7, endln:3:8
          |vpiParent:
          \_Assignment: , line:3:7, endln:3:47
          |vpiName:o
          |vpiFullName:work@top.o
          |vpiActual:
          \_Variable: (work@top.o), line:1:26, endln:1:27
|vpiTypedef:
\_ModuleTypespec: (top)
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:top
  |vpiModule:
  \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/ComplexEscaped/dut.sv, line:1:1, endln:5:10
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 0
