Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Thu Jun 12 17:17:41 2025
| Host         : geo running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file mac_udp_design_wrapper_control_sets_placed.rpt
| Design       : mac_udp_design_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   131 |
|    Minimum number of control sets                        |   131 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   410 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   131 |
| >= 0 to < 4        |    14 |
| >= 4 to < 6        |    18 |
| >= 6 to < 8        |     5 |
| >= 8 to < 10       |    24 |
| >= 10 to < 12      |    10 |
| >= 12 to < 14      |    11 |
| >= 14 to < 16      |    12 |
| >= 16              |    37 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             314 |          109 |
| No           | No                    | Yes                    |              14 |            6 |
| No           | Yes                   | No                     |             311 |          100 |
| Yes          | No                    | No                     |             362 |           86 |
| Yes          | No                    | Yes                    |              51 |           14 |
| Yes          | Yes                   | No                     |             842 |          230 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                      Clock Signal                     |                                                                                                                                  Enable Signal                                                                                                                                  |                                                                                                                                   Set/Reset Signal                                                                                                                                  | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  mac_udp_design_i/processing_system7_0/inst/FCLK_CLK0 | mac_udp_design_i/axi_dma_8bit_stream/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                          |                                                                                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  mac_udp_design_i/processing_system7_0/inst/FCLK_CLK0 | mac_udp_design_i/axi_dma_8bit_stream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                | mac_udp_design_i/axi_dma_8bit_stream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                          |                1 |              1 |         1.00 |
|  mac_udp_design_i/processing_system7_0/inst/FCLK_CLK0 | mac_udp_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1                                                                                                                   | mac_udp_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_0                                                                                                                       |                1 |              1 |         1.00 |
|  mac_udp_design_i/processing_system7_0/inst/FCLK_CLK0 | mac_udp_design_i/axi_dma_8bit_stream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                          |                                                                                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  mac_udp_design_i/processing_system7_0/inst/FCLK_CLK0 | mac_udp_design_i/axi_dma_8bit_stream/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                                 | mac_udp_design_i/axi_dma_8bit_stream/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                                 |                1 |              2 |         2.00 |
|  mac_udp_design_i/processing_system7_0/inst/FCLK_CLK0 | mac_udp_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                                                                                                                                |                                                                                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  mac_udp_design_i/processing_system7_0/inst/FCLK_CLK0 | mac_udp_design_i/axi_dma_8bit_stream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/sig_sm_ld_dre_cmd                                                                                                                            | mac_udp_design_i/axi_dma_8bit_stream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_mmap_rst_reg_n_reg_0[0]                                                                                                                                                     |                1 |              2 |         2.00 |
|  mac_udp_design_i/processing_system7_0/inst/FCLK_CLK0 | mac_udp_design_i/axi_dma_8bit_stream/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_ok_to_post_rd_addr_reg                                             | mac_udp_design_i/axi_dma_8bit_stream/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg0                                                                                                                                                          |                2 |              2 |         1.00 |
|  mac_udp_design_i/processing_system7_0/inst/FCLK_CLK0 | mac_udp_design_i/axi_dma_8bit_stream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_addr_reg1_out                                                 | mac_udp_design_i/axi_dma_8bit_stream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg0                                                                                                                                                          |                2 |              2 |         1.00 |
|  mac_udp_design_i/processing_system7_0/inst/FCLK_CLK0 | mac_udp_design_i/axi_dma_8bit_stream/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                           |                                                                                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  mac_udp_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                 | mac_udp_design_i/axi_dma_8bit_stream/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                     |                1 |              3 |         3.00 |
|  mac_udp_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                 | mac_udp_design_i/axi_dma_8bit_stream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                             |                1 |              3 |         3.00 |
|  mac_udp_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                 | mac_udp_design_i/axi_dma_8bit_stream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                           |                1 |              3 |         3.00 |
|  mac_udp_design_i/processing_system7_0/inst/FCLK_CLK0 | mac_udp_design_i/axi_dma_8bit_stream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo              |                                                                                                                                                                                                                                                                                     |                1 |              3 |         3.00 |
|  mac_udp_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                 | mac_udp_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[1]_inv_0                                                                                                                                         |                1 |              4 |         4.00 |
|  mac_udp_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                 | mac_udp_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                             |                2 |              4 |         2.00 |
|  mac_udp_design_i/processing_system7_0/inst/FCLK_CLK0 | mac_udp_design_i/axi_dma_8bit_stream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/INCLUDE_PACKING.lsig_0ffset_cntr_reg[1][0]                                               | mac_udp_design_i/axi_dma_8bit_stream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_burst_dbeat_cntr_reg[3][0] |                1 |              4 |         4.00 |
|  mac_udp_design_i/processing_system7_0/inst/FCLK_CLK0 | mac_udp_design_i/axi_dma_8bit_stream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                | mac_udp_design_i/axi_dma_8bit_stream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_mmap_rst_reg_n_reg_0[0]                                                                                                                                                     |                2 |              4 |         2.00 |
|  mac_udp_design_i/processing_system7_0/inst/FCLK_CLK0 | mac_udp_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                                                                                                                                 | mac_udp_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0                                                                                                                       |                1 |              4 |         4.00 |
|  mac_udp_design_i/processing_system7_0/inst/FCLK_CLK0 | mac_udp_design_i/axi_dma_8bit_stream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/E[0]                                                       | mac_udp_design_i/axi_dma_8bit_stream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_mmap_rst_reg_n_reg_0[0]                                                                                                                                                     |                2 |              4 |         2.00 |
|  mac_udp_design_i/processing_system7_0/inst/FCLK_CLK0 | mac_udp_design_i/axi_dma_8bit_stream/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                                  | mac_udp_design_i/axi_dma_8bit_stream/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_tag_reg0                                                                                                                                                      |                1 |              4 |         4.00 |
|  mac_udp_design_i/processing_system7_0/inst/FCLK_CLK0 | mac_udp_design_i/axi_dma_8bit_stream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh[0]_i_1_n_0                                                                                                            | mac_udp_design_i/axi_dma_8bit_stream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                |                1 |              4 |         4.00 |
|  mac_udp_design_i/processing_system7_0/inst/FCLK_CLK0 | mac_udp_design_i/axi_dma_8bit_stream/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/sig_token_cntr[3]_i_1_n_0                                                                                                                               | mac_udp_design_i/axi_dma_8bit_stream/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                           |                2 |              4 |         2.00 |
|  mac_udp_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                 | mac_udp_design_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                |                2 |              5 |         2.50 |
|  mac_udp_design_i/processing_system7_0/inst/FCLK_CLK0 | mac_udp_design_i/axi_dma_8bit_stream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_dqual_reg_empty_reg_0[0]                                   | mac_udp_design_i/axi_dma_8bit_stream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SR[0]                                                              |                2 |              5 |         2.50 |
|  mac_udp_design_i/processing_system7_0/inst/FCLK_CLK0 | mac_udp_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1_n_0                                                                                                                        | mac_udp_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                        |                2 |              5 |         2.50 |
|  mac_udp_design_i/processing_system7_0/inst/FCLK_CLK0 | mac_udp_design_i/axi_dma_8bit_stream/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_rd_sts_reg                                                                                                                                                  | mac_udp_design_i/axi_dma_8bit_stream/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_rd_sts_tag_reg0                                                                                                                     |                1 |              5 |         5.00 |
|  mac_udp_design_i/processing_system7_0/inst/FCLK_CLK0 | mac_udp_design_i/axi_dma_8bit_stream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_en                                                                                       | mac_udp_design_i/axi_dma_8bit_stream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_mmap_rst_reg_n_reg_0[0]                                                                                                                                                     |                2 |              5 |         2.50 |
|  mac_udp_design_i/processing_system7_0/inst/FCLK_CLK0 | mac_udp_design_i/axi_dma_8bit_stream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_s_ready_dup                                                                                           | mac_udp_design_i/axi_dma_8bit_stream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_mmap_rst_reg_n_reg_0[0]                                                                                                                                                     |                2 |              5 |         2.50 |
|  mac_udp_design_i/processing_system7_0/inst/FCLK_CLK0 | mac_udp_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                         | mac_udp_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                        |                1 |              5 |         5.00 |
|  mac_udp_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                 | mac_udp_design_i/axi_dma_8bit_stream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                           |                1 |              5 |         5.00 |
|  mac_udp_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                 | mac_udp_design_i/axi_dma_8bit_stream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                              |                2 |              5 |         2.50 |
|  mac_udp_design_i/processing_system7_0/inst/FCLK_CLK0 | mac_udp_design_i/proc_sys_reset_0/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                             | mac_udp_design_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                          |                1 |              6 |         6.00 |
|  mac_udp_design_i/processing_system7_0/inst/FCLK_CLK0 | mac_udp_design_i/axi_dma_8bit_stream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                      | mac_udp_design_i/axi_dma_8bit_stream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[13]_i_1_n_0                                                                                                                                 |                2 |              6 |         3.00 |
|  mac_udp_design_i/processing_system7_0/inst/FCLK_CLK0 | mac_udp_design_i/axi_dma_8bit_stream/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/s2mm_all_idle                                                                                                                                                               | mac_udp_design_i/axi_dma_8bit_stream/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s_soft_reset_i_re                                                                                                                                                                                   |                1 |              7 |         7.00 |
|  mac_udp_design_i/processing_system7_0/inst/FCLK_CLK0 | mac_udp_design_i/axi_dma_8bit_stream/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/mm2s_all_idle                                                                                                                                                               | mac_udp_design_i/axi_dma_8bit_stream/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/s_soft_reset_i_re                                                                                                                                                                                   |                1 |              7 |         7.00 |
|  mac_udp_design_i/processing_system7_0/inst/FCLK_CLK0 | mac_udp_design_i/axi_dma_8bit_stream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_m_valid_out_reg_1                                                                    | mac_udp_design_i/axi_dma_8bit_stream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_clr_dbc_reg_reg[0]                                                                       |                2 |              7 |         3.50 |
|  mac_udp_design_i/processing_system7_0/inst/FCLK_CLK0 | mac_udp_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                  | mac_udp_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                  |                2 |              8 |         4.00 |
|  mac_udp_design_i/processing_system7_0/inst/FCLK_CLK0 | mac_udp_design_i/axi_dma_8bit_stream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                      | mac_udp_design_i/axi_dma_8bit_stream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0                                                                                                                                  |                2 |              8 |         4.00 |
|  mac_udp_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                 | mac_udp_design_i/axi_dma_8bit_stream/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_int                                                                                                                                                            |                2 |              8 |         4.00 |
|  mac_udp_design_i/processing_system7_0/inst/FCLK_CLK0 | mac_udp_design_i/axi_dma_8bit_stream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_ld_xfer                                                                                                                               | mac_udp_design_i/axi_dma_8bit_stream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_cache_reg0                                                                                                                               |                2 |              8 |         4.00 |
|  mac_udp_design_i/processing_system7_0/inst/FCLK_CLK0 | mac_udp_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                |                                                                                                                                                                                                                                                                                     |                3 |              8 |         2.67 |
|  mac_udp_design_i/processing_system7_0/inst/FCLK_CLK0 | mac_udp_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                          |                                                                                                                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  mac_udp_design_i/processing_system7_0/inst/FCLK_CLK0 | mac_udp_design_i/axi_dma_8bit_stream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                           | mac_udp_design_i/axi_dma_8bit_stream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_mmap_rst_reg_n_reg_0[0]                                                                                                                                                     |                3 |              8 |         2.67 |
|  mac_udp_design_i/processing_system7_0/inst/FCLK_CLK0 | mac_udp_design_i/axi_dma_8bit_stream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_chcmd_reg                                                                                                                          | mac_udp_design_i/axi_dma_8bit_stream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/SR[0]                                                                                                                                             |                1 |              8 |         8.00 |
|  mac_udp_design_i/processing_system7_0/inst/FCLK_CLK0 | mac_udp_design_i/axi_dma_8bit_stream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                          |                                                                                                                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  mac_udp_design_i/processing_system7_0/inst/FCLK_CLK0 | mac_udp_design_i/axi_dma_8bit_stream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                      |                                                                                                                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  mac_udp_design_i/processing_system7_0/inst/FCLK_CLK0 | mac_udp_design_i/axi_dma_8bit_stream/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[2]                                                                                                                                                                       | mac_udp_design_i/axi_dma_8bit_stream/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_wdata[23][0]                                                                                                                                                                  |                2 |              8 |         4.00 |
|  mac_udp_design_i/processing_system7_0/inst/FCLK_CLK0 | mac_udp_design_i/axi_dma_8bit_stream/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[0]                                                                                                                                                                       | mac_udp_design_i/axi_dma_8bit_stream/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/SS[0]                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  mac_udp_design_i/processing_system7_0/inst/FCLK_CLK0 | mac_udp_design_i/axi_dma_8bit_stream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                  |                                                                                                                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  mac_udp_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                 | mac_udp_design_i/axi_dma_8bit_stream/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                      |                4 |              9 |         2.25 |
|  mac_udp_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                 | mac_udp_design_i/axi_dma_8bit_stream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                          |                4 |              9 |         2.25 |
|  mac_udp_design_i/processing_system7_0/inst/FCLK_CLK0 | mac_udp_design_i/axi_dma_8bit_stream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                  | mac_udp_design_i/axi_dma_8bit_stream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                            |                3 |              9 |         3.00 |
|  mac_udp_design_i/processing_system7_0/inst/FCLK_CLK0 | mac_udp_design_i/filter2DMA_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                |                                                                                                                                                                                                                                                                                     |                3 |              9 |         3.00 |
|  mac_udp_design_i/processing_system7_0/inst/FCLK_CLK0 | mac_udp_design_i/axi_dma_8bit_stream/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_s_ready_dup                                                                                                                                    | mac_udp_design_i/axi_dma_8bit_stream/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                           |                5 |              9 |         1.80 |
|  mac_udp_design_i/processing_system7_0/inst/FCLK_CLK0 | mac_udp_design_i/axi_dma_8bit_stream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                        | mac_udp_design_i/axi_dma_8bit_stream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                            |                3 |              9 |         3.00 |
|  mac_udp_design_i/processing_system7_0/inst/FCLK_CLK0 | mac_udp_design_i/axi_dma_8bit_stream/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_en                                                                                                                                | mac_udp_design_i/axi_dma_8bit_stream/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out0                                                                                                                                      |                4 |              9 |         2.25 |
|  mac_udp_design_i/processing_system7_0/inst/FCLK_CLK0 | mac_udp_design_i/axi_dma_8bit_stream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en                        | mac_udp_design_i/axi_dma_8bit_stream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                            |                2 |              9 |         4.50 |
|  mac_udp_design_i/processing_system7_0/inst/FCLK_CLK0 | mac_udp_design_i/axi_dma_8bit_stream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                  |                                                                                                                                                                                                                                                                                     |                2 |              9 |         4.50 |
|  mac_udp_design_i/processing_system7_0/inst/FCLK_CLK0 | mac_udp_design_i/DMA2filter_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                |                                                                                                                                                                                                                                                                                     |                3 |              9 |         3.00 |
|  mac_udp_design_i/processing_system7_0/inst/FCLK_CLK0 | mac_udp_design_i/axi_dma_8bit_stream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_push_input_reg13_out                                                                                                                      | mac_udp_design_i/axi_dma_8bit_stream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_input_cache_type_reg0                                                                                                                         |                2 |              9 |         4.50 |
|  mac_udp_design_i/processing_system7_0/inst/FCLK_CLK0 | mac_udp_design_i/axi_dma_8bit_stream/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arvalid_re                                                                                                                                                                           | mac_udp_design_i/axi_dma_8bit_stream/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                          |                2 |             10 |         5.00 |
|  mac_udp_design_i/processing_system7_0/inst/FCLK_CLK0 | mac_udp_design_i/axi_dma_8bit_stream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup                                                                                                                               | mac_udp_design_i/axi_dma_8bit_stream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_mmap_rst_reg_n_reg_0[0]                                                                                                                                                     |                3 |             10 |         3.33 |
|  mac_udp_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                 | mac_udp_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                        |                4 |             10 |         2.50 |
|  mac_udp_design_i/processing_system7_0/inst/FCLK_CLK0 | mac_udp_design_i/axi_dma_8bit_stream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/E[0]                                                                                     | mac_udp_design_i/axi_dma_8bit_stream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out0                                                                                                                                 |                3 |             10 |         3.33 |
|  mac_udp_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                 | mac_udp_design_i/axi_dma_8bit_stream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                            |                4 |             10 |         2.50 |
|  mac_udp_design_i/processing_system7_0/inst/FCLK_CLK0 | mac_udp_design_i/axi_dma_8bit_stream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/E[0]                                                                                                    | mac_udp_design_i/axi_dma_8bit_stream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_mmap_rst_reg_n_reg_0[0]                                                                                                                                                     |                3 |             11 |         3.67 |
|  mac_udp_design_i/processing_system7_0/inst/FCLK_CLK0 | mac_udp_design_i/axi_dma_8bit_stream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1[0]                                                  | mac_udp_design_i/axi_dma_8bit_stream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_mmap_rst_reg_n_reg_0[0]                                                                                                                                                     |                5 |             11 |         2.20 |
|  mac_udp_design_i/processing_system7_0/inst/FCLK_CLK0 | mac_udp_design_i/axi_dma_8bit_stream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg[0]                                                    | mac_udp_design_i/axi_dma_8bit_stream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_mmap_rst_reg_n_reg_0[0]                                                                                                                                                     |                4 |             11 |         2.75 |
|  mac_udp_design_i/processing_system7_0/inst/FCLK_CLK0 | mac_udp_design_i/axi_dma_8bit_stream/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_dqual_reg_empty_reg                                        | mac_udp_design_i/axi_dma_8bit_stream/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SR[0]                                                              |                3 |             11 |         3.67 |
|  mac_udp_design_i/processing_system7_0/inst/FCLK_CLK0 | mac_udp_design_i/axi_dma_8bit_stream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0[0]                                                  | mac_udp_design_i/axi_dma_8bit_stream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_mmap_rst_reg_n_reg_0[0]                                                                                                                                                     |                5 |             11 |         2.20 |
|  mac_udp_design_i/processing_system7_0/inst/FCLK_CLK0 | mac_udp_design_i/axi_dma_8bit_stream/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg_ns                                                                                                                                                   | mac_udp_design_i/axi_dma_8bit_stream/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                                 |                6 |             12 |         2.00 |
|  mac_udp_design_i/processing_system7_0/inst/FCLK_CLK0 | mac_udp_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                |                                                                                                                                                                                                                                                                                     |                2 |             12 |         6.00 |
|  mac_udp_design_i/processing_system7_0/inst/FCLK_CLK0 | mac_udp_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                            |                                                                                                                                                                                                                                                                                     |                6 |             12 |         2.00 |
|  mac_udp_design_i/processing_system7_0/inst/FCLK_CLK0 | mac_udp_design_i/axi_dma_8bit_stream/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                  |                                                                                                                                                                                                                                                                                     |                3 |             13 |         4.33 |
|  mac_udp_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                 | mac_udp_design_i/axi_dma_8bit_stream/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                  |                3 |             13 |         4.33 |
|  mac_udp_design_i/processing_system7_0/inst/FCLK_CLK0 | mac_udp_design_i/axi_dma_8bit_stream/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[0]                                                                                                                                                                       | mac_udp_design_i/axi_dma_8bit_stream/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halted1                                                                                                                                                                                             |                4 |             13 |         3.25 |
|  mac_udp_design_i/processing_system7_0/inst/FCLK_CLK0 | mac_udp_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                      |                                                                                                                                                                                                                                                                                     |                4 |             13 |         3.25 |
|  mac_udp_design_i/processing_system7_0/inst/FCLK_CLK0 | mac_udp_design_i/axi_dma_8bit_stream/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[2]                                                                                                                                                                       | mac_udp_design_i/axi_dma_8bit_stream/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halted1                                                                                                                                                                                             |                3 |             13 |         4.33 |
|  mac_udp_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                 | mac_udp_design_i/axi_dma_8bit_stream/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                                 |                6 |             13 |         2.17 |
|  mac_udp_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                 | mac_udp_design_i/filter2DMA_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]_0                                                                                                                           |                6 |             13 |         2.17 |
|  mac_udp_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                 | mac_udp_design_i/DMA2filter_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]_0                                                                                                                           |                4 |             13 |         3.25 |
|  mac_udp_design_i/processing_system7_0/inst/FCLK_CLK0 | mac_udp_design_i/axi_dma_8bit_stream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                          | mac_udp_design_i/axi_dma_8bit_stream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                              |                4 |             14 |         3.50 |
|  mac_udp_design_i/processing_system7_0/inst/FCLK_CLK0 | mac_udp_design_i/axi_dma_8bit_stream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr[13]_i_1_n_0                                                                                                                      | mac_udp_design_i/axi_dma_8bit_stream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                |                4 |             14 |         3.50 |
|  mac_udp_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                 | mac_udp_design_i/mac_filter/inst/mac_filter_inst/valid_reg_i_2_n_0                                                                                                                                                                                                                  |                6 |             14 |         2.33 |
|  mac_udp_design_i/processing_system7_0/inst/FCLK_CLK0 | mac_udp_design_i/axi_dma_8bit_stream/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/E[0]                                                                                                                                                  | mac_udp_design_i/axi_dma_8bit_stream/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halted1                                                                                                                                                                                             |                3 |             14 |         4.67 |
|  mac_udp_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                 | mac_udp_design_i/axi_dma_8bit_stream/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halted1                                                                                                                                                                                             |                4 |             14 |         3.50 |
|  mac_udp_design_i/processing_system7_0/inst/FCLK_CLK0 | mac_udp_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                              |                                                                                                                                                                                                                                                                                     |                3 |             14 |         4.67 |
|  mac_udp_design_i/processing_system7_0/inst/FCLK_CLK0 | mac_udp_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                       |                                                                                                                                                                                                                                                                                     |                3 |             14 |         4.67 |
|  mac_udp_design_i/processing_system7_0/inst/FCLK_CLK0 | mac_udp_design_i/axi_dma_8bit_stream/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[1]                                                                                                                                                                       | mac_udp_design_i/axi_dma_8bit_stream/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halted1                                                                                                                                                                                             |                2 |             14 |         7.00 |
|  mac_udp_design_i/processing_system7_0/inst/FCLK_CLK0 | mac_udp_design_i/axi_dma_8bit_stream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                    | mac_udp_design_i/axi_dma_8bit_stream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                              |                5 |             14 |         2.80 |
|  mac_udp_design_i/processing_system7_0/inst/FCLK_CLK0 | mac_udp_design_i/axi_dma_8bit_stream/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                  | mac_udp_design_i/axi_dma_8bit_stream/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                      |                5 |             15 |         3.00 |
|  mac_udp_design_i/processing_system7_0/inst/FCLK_CLK0 | mac_udp_design_i/axi_dma_8bit_stream/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1] | mac_udp_design_i/axi_dma_8bit_stream/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                      |                5 |             15 |         3.00 |
|  mac_udp_design_i/processing_system7_0/inst/FCLK_CLK0 | mac_udp_design_i/axi_dma_8bit_stream/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                      | mac_udp_design_i/axi_dma_8bit_stream/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                                 |                4 |             15 |         3.75 |
|  mac_udp_design_i/processing_system7_0/inst/FCLK_CLK0 | mac_udp_design_i/axi_dma_8bit_stream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                        |                                                                                                                                                                                                                                                                                     |                2 |             16 |         8.00 |
|  mac_udp_design_i/processing_system7_0/inst/FCLK_CLK0 | mac_udp_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0                                                                                                                                 |                                                                                                                                                                                                                                                                                     |                3 |             16 |         5.33 |
|  mac_udp_design_i/processing_system7_0/inst/FCLK_CLK0 | mac_udp_design_i/axi_dma_8bit_stream/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc3_reg                                                                                                                                                      | mac_udp_design_i/axi_dma_8bit_stream/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                                 |                5 |             17 |         3.40 |
|  mac_udp_design_i/processing_system7_0/inst/FCLK_CLK0 | mac_udp_design_i/axi_dma_8bit_stream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/FIFO_Full_reg                                              |                                                                                                                                                                                                                                                                                     |                3 |             17 |         5.67 |
|  mac_udp_design_i/processing_system7_0/inst/FCLK_CLK0 | mac_udp_design_i/axi_dma_8bit_stream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/E[0]                                                                                                                                                              | mac_udp_design_i/axi_dma_8bit_stream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                           |                3 |             19 |         6.33 |
|  mac_udp_design_i/processing_system7_0/inst/FCLK_CLK0 | mac_udp_design_i/axi_dma_8bit_stream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                              |                                                                                                                                                                                                                                                                                     |                3 |             19 |         6.33 |
|  mac_udp_design_i/processing_system7_0/inst/FCLK_CLK0 | mac_udp_design_i/DMA2filter_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                        | mac_udp_design_i/DMA2filter_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]_0                                                                                                                           |                4 |             20 |         5.00 |
|  mac_udp_design_i/processing_system7_0/inst/FCLK_CLK0 | mac_udp_design_i/filter2DMA_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                                                                                               | mac_udp_design_i/filter2DMA_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]_0                                                                                                                           |                5 |             20 |         4.00 |
|  mac_udp_design_i/processing_system7_0/inst/FCLK_CLK0 | mac_udp_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1                                                                                                                   |                                                                                                                                                                                                                                                                                     |                9 |             20 |         2.22 |
|  mac_udp_design_i/processing_system7_0/inst/FCLK_CLK0 | mac_udp_design_i/filter2DMA_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                        | mac_udp_design_i/filter2DMA_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]_0                                                                                                                           |                6 |             20 |         3.33 |
|  mac_udp_design_i/processing_system7_0/inst/FCLK_CLK0 | mac_udp_design_i/DMA2filter_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                                                                                               | mac_udp_design_i/DMA2filter_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]_0                                                                                                                           |                7 |             20 |         2.86 |
|  mac_udp_design_i/processing_system7_0/inst/FCLK_CLK0 | mac_udp_design_i/axi_dma_8bit_stream/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data[66]_i_1_n_0                                                                                        | mac_udp_design_i/axi_dma_8bit_stream/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                  |                3 |             21 |         7.00 |
|  mac_udp_design_i/processing_system7_0/inst/FCLK_CLK0 | mac_udp_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                                                                                                                                 |                                                                                                                                                                                                                                                                                     |                7 |             21 |         3.00 |
|  mac_udp_design_i/processing_system7_0/inst/FCLK_CLK0 | mac_udp_design_i/axi_dma_8bit_stream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_realigner_reg                                                                                                                      | mac_udp_design_i/axi_dma_8bit_stream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_tag_reg0                                                                                                                              |                6 |             21 |         3.50 |
|  mac_udp_design_i/processing_system7_0/inst/FCLK_CLK0 | mac_udp_design_i/axi_dma_8bit_stream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg              | mac_udp_design_i/axi_dma_8bit_stream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_coelsc_tag_reg0                                                                                                                     |                3 |             21 |         7.00 |
|  mac_udp_design_i/processing_system7_0/inst/FCLK_CLK0 | mac_udp_design_i/axi_dma_8bit_stream/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                                                        | mac_udp_design_i/axi_dma_8bit_stream/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                                 |                7 |             22 |         3.14 |
|  mac_udp_design_i/processing_system7_0/inst/FCLK_CLK0 | mac_udp_design_i/axi_dma_8bit_stream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_push_regfifo                                                                                                                             | mac_udp_design_i/axi_dma_8bit_stream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                           |                3 |             22 |         7.33 |
|  mac_udp_design_i/processing_system7_0/inst/FCLK_CLK0 | mac_udp_design_i/axi_dma_8bit_stream/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/E[0]                                                                                                                                                        | mac_udp_design_i/axi_dma_8bit_stream/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_int                                                                                                                                                            |                4 |             23 |         5.75 |
|  mac_udp_design_i/processing_system7_0/inst/FCLK_CLK0 | mac_udp_design_i/axi_dma_8bit_stream/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data[66]_i_1__0_n_0                                                                                     | mac_udp_design_i/axi_dma_8bit_stream/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                  |                4 |             23 |         5.75 |
|  mac_udp_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                 | mac_udp_design_i/axi_dma_8bit_stream/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                          |                7 |             25 |         3.57 |
|  mac_udp_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                 | mac_udp_design_i/axi_dma_8bit_stream/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                           |                7 |             26 |         3.71 |
|  mac_udp_design_i/processing_system7_0/inst/FCLK_CLK0 | mac_udp_design_i/axi_dma_8bit_stream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/E[0]                                                                                      | mac_udp_design_i/axi_dma_8bit_stream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_mmap_rst_reg_n_reg                    |                7 |             28 |         4.00 |
|  mac_udp_design_i/processing_system7_0/inst/FCLK_CLK0 | mac_udp_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                            |                                                                                                                                                                                                                                                                                     |                6 |             28 |         4.67 |
|  mac_udp_design_i/processing_system7_0/inst/FCLK_CLK0 | mac_udp_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                            |                                                                                                                                                                                                                                                                                     |                5 |             28 |         5.60 |
|  mac_udp_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                 | mac_udp_design_i/axi_dma_8bit_stream/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                  |                7 |             29 |         4.14 |
|  mac_udp_design_i/processing_system7_0/inst/FCLK_CLK0 | mac_udp_design_i/axi_dma_8bit_stream/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/E[0]                                                                                                                                                                                 | mac_udp_design_i/axi_dma_8bit_stream/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halted1                                                                                                                                                                                             |                5 |             32 |         6.40 |
|  mac_udp_design_i/processing_system7_0/inst/FCLK_CLK0 | mac_udp_design_i/axi_dma_8bit_stream/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/rvalid                                                                                                                                                                               | mac_udp_design_i/axi_dma_8bit_stream/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0                                                                                                                                               |               12 |             32 |         2.67 |
|  mac_udp_design_i/processing_system7_0/inst/FCLK_CLK0 | mac_udp_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                |                                                                                                                                                                                                                                                                                     |                7 |             32 |         4.57 |
|  mac_udp_design_i/processing_system7_0/inst/FCLK_CLK0 | mac_udp_design_i/axi_dma_8bit_stream/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[6]_0[0]                                                                                                                                               | mac_udp_design_i/axi_dma_8bit_stream/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halted1                                                                                                                                                                                             |                6 |             32 |         5.33 |
|  mac_udp_design_i/processing_system7_0/inst/FCLK_CLK0 | mac_udp_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                         |                                                                                                                                                                                                                                                                                     |                9 |             32 |         3.56 |
|  mac_udp_design_i/processing_system7_0/inst/FCLK_CLK0 | mac_udp_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                            |                                                                                                                                                                                                                                                                                     |                8 |             32 |         4.00 |
|  mac_udp_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                 | mac_udp_design_i/axi_dma_8bit_stream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                |                9 |             33 |         3.67 |
|  mac_udp_design_i/processing_system7_0/inst/FCLK_CLK0 | mac_udp_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                              |                                                                                                                                                                                                                                                                                     |                7 |             45 |         6.43 |
|  mac_udp_design_i/processing_system7_0/inst/FCLK_CLK0 | mac_udp_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                       |                                                                                                                                                                                                                                                                                     |                7 |             45 |         6.43 |
|  mac_udp_design_i/processing_system7_0/inst/FCLK_CLK0 | mac_udp_design_i/mac_filter/inst/mac_filter_inst/byte_cnt                                                                                                                                                                                                                       | mac_udp_design_i/mac_filter/inst/mac_filter_inst/valid_reg_i_2_n_0                                                                                                                                                                                                                  |               14 |             51 |         3.64 |
|  mac_udp_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                 | mac_udp_design_i/axi_dma_8bit_stream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_mmap_rst_reg_n_reg_0[0]                                                                                                                                                     |               18 |             54 |         3.00 |
|  mac_udp_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                     |              110 |            317 |         2.88 |
+-------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


