/* Generated by Yosys 0.62 (git sha1 7326bb7d6641500ecb285c291a54a662cb1e76cf, g++ 14.3.0-16 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/home/conda/feedstock_root/build_artifacts/yosys_1770212898249/work=/usr/local/src/conda/yosys-0.62 -fdebug-prefix-map=/home/dp665/.conda/envs/synth-research=/usr/local/src/conda-prefix -fPIC -O3) */

module uvw_flat(SYSCLK, TMODE, RESET_D1_R_N, EXCEPTION, INSTM32_S_R_N, COPNO_0, COPNO_1, INSTSF_0, INSTSF_1, INSTSF_2, INSTSF_3, INSTSF_4, INSTSF_5, INSTSF_6, INSTSF_7, INSTSF_8, INSTSF_9, INSTSF_10, INSTSF_11, INSTSF_12, INSTSF_13
, INSTSF_14, INSTSF_15, INSTSF_16, INSTSF_17, INSTSF_18, INSTSF_19, INSTSF_20, INSTSF_21, INSTSF_22, INSTSF_23, INSTSF_24, INSTSF_25, INSTSF_26, INSTSF_27, INSTSF_28, INSTSF_29, INSTSF_30, INSTSF_31, RHOLD, DLOAD, CMEMOPM_R
, CONDINN, CPCONDN_R, CRDADDR_0, CRDADDR_1, CRDADDR_2, CRDADDR_3, CRDADDR_4, CRDGEN, CRDCON, CRDDATA_0, CRDDATA_1, CRDDATA_2, CRDDATA_3, CRDDATA_4, CRDDATA_5, CRDDATA_6, CRDDATA_7, CRDDATA_8, CRDDATA_9, CRDDATA_10, CRDDATA_11
, CRDDATA_12, CRDDATA_13, CRDDATA_14, CRDDATA_15, CRDDATA_16, CRDDATA_17, CRDDATA_18, CRDDATA_19, CRDDATA_20, CRDDATA_21, CRDDATA_22, CRDDATA_23, CRDDATA_24, CRDDATA_25, CRDDATA_26, CRDDATA_27, CRDDATA_28, CRDDATA_29, CRDDATA_30, CRDDATA_31, CWRADDR_R_0
, CWRADDR_R_1, CWRADDR_R_2, CWRADDR_R_3, CWRADDR_R_4, CWRGEN_R, CWRCON_R, CWRDATA_R_0, CWRDATA_R_1, CWRDATA_R_2, CWRDATA_R_3, CWRDATA_R_4, CWRDATA_R_5, CWRDATA_R_6, CWRDATA_R_7, CWRDATA_R_8, CWRDATA_R_9, CWRDATA_R_10, CWRDATA_R_11, CWRDATA_R_12, CWRDATA_R_13, CWRDATA_R_14
, CWRDATA_R_15, CWRDATA_R_16, CWRDATA_R_17, CWRDATA_R_18, CWRDATA_R_19, CWRDATA_R_20, CWRDATA_R_21, CWRDATA_R_22, CWRDATA_R_23, CWRDATA_R_24, CWRDATA_R_25, CWRDATA_R_26, CWRDATA_R_27, CWRDATA_R_28, CWRDATA_R_29, CWRDATA_R_30, CWRDATA_R_31, CDRIVERM_R, CIDBUSINM_0, CIDBUSINM_1, CIDBUSINM_2
, CIDBUSINM_3, CIDBUSINM_4, CIDBUSINM_5, CIDBUSINM_6, CIDBUSINM_7, CIDBUSINM_8, CIDBUSINM_9, CIDBUSINM_10, CIDBUSINM_11, CIDBUSINM_12, CIDBUSINM_13, CIDBUSINM_14, CIDBUSINM_15, CIDBUSINM_16, CIDBUSINM_17, CIDBUSINM_18, CIDBUSINM_19, CIDBUSINM_20, CIDBUSINM_21, CIDBUSINM_22, CIDBUSINM_23
, CIDBUSINM_24, CIDBUSINM_25, CIDBUSINM_26, CIDBUSINM_27, CIDBUSINM_28, CIDBUSINM_29, CIDBUSINM_30, CIDBUSINM_31, CRDDATAM_R_0, CRDDATAM_R_1, CRDDATAM_R_2, CRDDATAM_R_3, CRDDATAM_R_4, CRDDATAM_R_5, CRDDATAM_R_6, CRDDATAM_R_7, CRDDATAM_R_8, CRDDATAM_R_9, CRDDATAM_R_10, CRDDATAM_R_11, CRDDATAM_R_12
, CRDDATAM_R_13, CRDDATAM_R_14, CRDDATAM_R_15, CRDDATAM_R_16, CRDDATAM_R_17, CRDDATAM_R_18, CRDDATAM_R_19, CRDDATAM_R_20, CRDDATAM_R_21, CRDDATAM_R_22, CRDDATAM_R_23, CRDDATAM_R_24, CRDDATAM_R_25, CRDDATAM_R_26, CRDDATAM_R_27, CRDDATAM_R_28, CRDDATAM_R_29, CRDDATAM_R_30, CRDDATAM_R_31);
  input SYSCLK;
  wire SYSCLK;
  input TMODE;
  wire TMODE;
  input RESET_D1_R_N;
  wire RESET_D1_R_N;
  input EXCEPTION;
  wire EXCEPTION;
  input INSTM32_S_R_N;
  wire INSTM32_S_R_N;
  input COPNO_0;
  wire COPNO_0;
  input COPNO_1;
  wire COPNO_1;
  input INSTSF_0;
  wire INSTSF_0;
  input INSTSF_1;
  wire INSTSF_1;
  input INSTSF_2;
  wire INSTSF_2;
  input INSTSF_3;
  wire INSTSF_3;
  input INSTSF_4;
  wire INSTSF_4;
  input INSTSF_5;
  wire INSTSF_5;
  input INSTSF_6;
  wire INSTSF_6;
  input INSTSF_7;
  wire INSTSF_7;
  input INSTSF_8;
  wire INSTSF_8;
  input INSTSF_9;
  wire INSTSF_9;
  input INSTSF_10;
  wire INSTSF_10;
  input INSTSF_11;
  wire INSTSF_11;
  input INSTSF_12;
  wire INSTSF_12;
  input INSTSF_13;
  wire INSTSF_13;
  input INSTSF_14;
  wire INSTSF_14;
  input INSTSF_15;
  wire INSTSF_15;
  input INSTSF_16;
  wire INSTSF_16;
  input INSTSF_17;
  wire INSTSF_17;
  input INSTSF_18;
  wire INSTSF_18;
  input INSTSF_19;
  wire INSTSF_19;
  input INSTSF_20;
  wire INSTSF_20;
  input INSTSF_21;
  wire INSTSF_21;
  input INSTSF_22;
  wire INSTSF_22;
  input INSTSF_23;
  wire INSTSF_23;
  input INSTSF_24;
  wire INSTSF_24;
  input INSTSF_25;
  wire INSTSF_25;
  input INSTSF_26;
  wire INSTSF_26;
  input INSTSF_27;
  wire INSTSF_27;
  input INSTSF_28;
  wire INSTSF_28;
  input INSTSF_29;
  wire INSTSF_29;
  input INSTSF_30;
  wire INSTSF_30;
  input INSTSF_31;
  wire INSTSF_31;
  input RHOLD;
  wire RHOLD;
  input DLOAD;
  wire DLOAD;
  output CMEMOPM_R;
  reg CMEMOPM_R;
  input CONDINN;
  wire CONDINN;
  output CPCONDN_R;
  reg CPCONDN_R;
  output CRDADDR_0;
  wire CRDADDR_0;
  output CRDADDR_1;
  wire CRDADDR_1;
  output CRDADDR_2;
  wire CRDADDR_2;
  output CRDADDR_3;
  wire CRDADDR_3;
  output CRDADDR_4;
  wire CRDADDR_4;
  output CRDGEN;
  wire CRDGEN;
  output CRDCON;
  wire CRDCON;
  input CRDDATA_0;
  wire CRDDATA_0;
  input CRDDATA_1;
  wire CRDDATA_1;
  input CRDDATA_2;
  wire CRDDATA_2;
  input CRDDATA_3;
  wire CRDDATA_3;
  input CRDDATA_4;
  wire CRDDATA_4;
  input CRDDATA_5;
  wire CRDDATA_5;
  input CRDDATA_6;
  wire CRDDATA_6;
  input CRDDATA_7;
  wire CRDDATA_7;
  input CRDDATA_8;
  wire CRDDATA_8;
  input CRDDATA_9;
  wire CRDDATA_9;
  input CRDDATA_10;
  wire CRDDATA_10;
  input CRDDATA_11;
  wire CRDDATA_11;
  input CRDDATA_12;
  wire CRDDATA_12;
  input CRDDATA_13;
  wire CRDDATA_13;
  input CRDDATA_14;
  wire CRDDATA_14;
  input CRDDATA_15;
  wire CRDDATA_15;
  input CRDDATA_16;
  wire CRDDATA_16;
  input CRDDATA_17;
  wire CRDDATA_17;
  input CRDDATA_18;
  wire CRDDATA_18;
  input CRDDATA_19;
  wire CRDDATA_19;
  input CRDDATA_20;
  wire CRDDATA_20;
  input CRDDATA_21;
  wire CRDDATA_21;
  input CRDDATA_22;
  wire CRDDATA_22;
  input CRDDATA_23;
  wire CRDDATA_23;
  input CRDDATA_24;
  wire CRDDATA_24;
  input CRDDATA_25;
  wire CRDDATA_25;
  input CRDDATA_26;
  wire CRDDATA_26;
  input CRDDATA_27;
  wire CRDDATA_27;
  input CRDDATA_28;
  wire CRDDATA_28;
  input CRDDATA_29;
  wire CRDDATA_29;
  input CRDDATA_30;
  wire CRDDATA_30;
  input CRDDATA_31;
  wire CRDDATA_31;
  output CWRADDR_R_0;
  wire CWRADDR_R_0;
  output CWRADDR_R_1;
  wire CWRADDR_R_1;
  output CWRADDR_R_2;
  wire CWRADDR_R_2;
  output CWRADDR_R_3;
  wire CWRADDR_R_3;
  output CWRADDR_R_4;
  wire CWRADDR_R_4;
  output CWRGEN_R;
  reg CWRGEN_R;
  output CWRCON_R;
  reg CWRCON_R;
  output CWRDATA_R_0;
  wire CWRDATA_R_0;
  output CWRDATA_R_1;
  wire CWRDATA_R_1;
  output CWRDATA_R_2;
  wire CWRDATA_R_2;
  output CWRDATA_R_3;
  wire CWRDATA_R_3;
  output CWRDATA_R_4;
  wire CWRDATA_R_4;
  output CWRDATA_R_5;
  wire CWRDATA_R_5;
  output CWRDATA_R_6;
  wire CWRDATA_R_6;
  output CWRDATA_R_7;
  wire CWRDATA_R_7;
  output CWRDATA_R_8;
  wire CWRDATA_R_8;
  output CWRDATA_R_9;
  wire CWRDATA_R_9;
  output CWRDATA_R_10;
  wire CWRDATA_R_10;
  output CWRDATA_R_11;
  wire CWRDATA_R_11;
  output CWRDATA_R_12;
  wire CWRDATA_R_12;
  output CWRDATA_R_13;
  wire CWRDATA_R_13;
  output CWRDATA_R_14;
  wire CWRDATA_R_14;
  output CWRDATA_R_15;
  wire CWRDATA_R_15;
  output CWRDATA_R_16;
  wire CWRDATA_R_16;
  output CWRDATA_R_17;
  wire CWRDATA_R_17;
  output CWRDATA_R_18;
  wire CWRDATA_R_18;
  output CWRDATA_R_19;
  wire CWRDATA_R_19;
  output CWRDATA_R_20;
  wire CWRDATA_R_20;
  output CWRDATA_R_21;
  wire CWRDATA_R_21;
  output CWRDATA_R_22;
  wire CWRDATA_R_22;
  output CWRDATA_R_23;
  wire CWRDATA_R_23;
  output CWRDATA_R_24;
  wire CWRDATA_R_24;
  output CWRDATA_R_25;
  wire CWRDATA_R_25;
  output CWRDATA_R_26;
  wire CWRDATA_R_26;
  output CWRDATA_R_27;
  wire CWRDATA_R_27;
  output CWRDATA_R_28;
  wire CWRDATA_R_28;
  output CWRDATA_R_29;
  wire CWRDATA_R_29;
  output CWRDATA_R_30;
  wire CWRDATA_R_30;
  output CWRDATA_R_31;
  wire CWRDATA_R_31;
  output CDRIVERM_R;
  reg CDRIVERM_R;
  input CIDBUSINM_0;
  wire CIDBUSINM_0;
  input CIDBUSINM_1;
  wire CIDBUSINM_1;
  input CIDBUSINM_2;
  wire CIDBUSINM_2;
  input CIDBUSINM_3;
  wire CIDBUSINM_3;
  input CIDBUSINM_4;
  wire CIDBUSINM_4;
  input CIDBUSINM_5;
  wire CIDBUSINM_5;
  input CIDBUSINM_6;
  wire CIDBUSINM_6;
  input CIDBUSINM_7;
  wire CIDBUSINM_7;
  input CIDBUSINM_8;
  wire CIDBUSINM_8;
  input CIDBUSINM_9;
  wire CIDBUSINM_9;
  input CIDBUSINM_10;
  wire CIDBUSINM_10;
  input CIDBUSINM_11;
  wire CIDBUSINM_11;
  input CIDBUSINM_12;
  wire CIDBUSINM_12;
  input CIDBUSINM_13;
  wire CIDBUSINM_13;
  input CIDBUSINM_14;
  wire CIDBUSINM_14;
  input CIDBUSINM_15;
  wire CIDBUSINM_15;
  input CIDBUSINM_16;
  wire CIDBUSINM_16;
  input CIDBUSINM_17;
  wire CIDBUSINM_17;
  input CIDBUSINM_18;
  wire CIDBUSINM_18;
  input CIDBUSINM_19;
  wire CIDBUSINM_19;
  input CIDBUSINM_20;
  wire CIDBUSINM_20;
  input CIDBUSINM_21;
  wire CIDBUSINM_21;
  input CIDBUSINM_22;
  wire CIDBUSINM_22;
  input CIDBUSINM_23;
  wire CIDBUSINM_23;
  input CIDBUSINM_24;
  wire CIDBUSINM_24;
  input CIDBUSINM_25;
  wire CIDBUSINM_25;
  input CIDBUSINM_26;
  wire CIDBUSINM_26;
  input CIDBUSINM_27;
  wire CIDBUSINM_27;
  input CIDBUSINM_28;
  wire CIDBUSINM_28;
  input CIDBUSINM_29;
  wire CIDBUSINM_29;
  input CIDBUSINM_30;
  wire CIDBUSINM_30;
  input CIDBUSINM_31;
  wire CIDBUSINM_31;
  output CRDDATAM_R_0;
  wire CRDDATAM_R_0;
  output CRDDATAM_R_1;
  wire CRDDATAM_R_1;
  output CRDDATAM_R_2;
  wire CRDDATAM_R_2;
  output CRDDATAM_R_3;
  wire CRDDATAM_R_3;
  output CRDDATAM_R_4;
  wire CRDDATAM_R_4;
  output CRDDATAM_R_5;
  wire CRDDATAM_R_5;
  output CRDDATAM_R_6;
  wire CRDDATAM_R_6;
  output CRDDATAM_R_7;
  wire CRDDATAM_R_7;
  output CRDDATAM_R_8;
  wire CRDDATAM_R_8;
  output CRDDATAM_R_9;
  wire CRDDATAM_R_9;
  output CRDDATAM_R_10;
  wire CRDDATAM_R_10;
  output CRDDATAM_R_11;
  wire CRDDATAM_R_11;
  output CRDDATAM_R_12;
  wire CRDDATAM_R_12;
  output CRDDATAM_R_13;
  wire CRDDATAM_R_13;
  output CRDDATAM_R_14;
  wire CRDDATAM_R_14;
  output CRDDATAM_R_15;
  wire CRDDATAM_R_15;
  output CRDDATAM_R_16;
  wire CRDDATAM_R_16;
  output CRDDATAM_R_17;
  wire CRDDATAM_R_17;
  output CRDDATAM_R_18;
  wire CRDDATAM_R_18;
  output CRDDATAM_R_19;
  wire CRDDATAM_R_19;
  output CRDDATAM_R_20;
  wire CRDDATAM_R_20;
  output CRDDATAM_R_21;
  wire CRDDATAM_R_21;
  output CRDDATAM_R_22;
  wire CRDDATAM_R_22;
  output CRDDATAM_R_23;
  wire CRDDATAM_R_23;
  output CRDDATAM_R_24;
  wire CRDDATAM_R_24;
  output CRDDATAM_R_25;
  wire CRDDATAM_R_25;
  output CRDDATAM_R_26;
  wire CRDDATAM_R_26;
  output CRDDATAM_R_27;
  wire CRDDATAM_R_27;
  output CRDDATAM_R_28;
  wire CRDDATAM_R_28;
  output CRDDATAM_R_29;
  wire CRDDATAM_R_29;
  output CRDDATAM_R_30;
  wire CRDDATAM_R_30;
  output CRDDATAM_R_31;
  wire CRDDATAM_R_31;
  wire _000_;
  wire _001_;
  wire _002_;
  wire _003_;
  wire _004_;
  wire _005_;
  wire _006_;
  wire _007_;
  wire _008_;
  wire _009_;
  wire _010_;
  wire _011_;
  wire _012_;
  wire _013_;
  wire _014_;
  wire _015_;
  wire _016_;
  wire _017_;
  wire _018_;
  wire _019_;
  wire _020_;
  wire _021_;
  wire _022_;
  wire _023_;
  wire _024_;
  wire _025_;
  wire _026_;
  wire _027_;
  wire _028_;
  wire _029_;
  wire _030_;
  wire _031_;
  wire _032_;
  wire _033_;
  wire _034_;
  wire _035_;
  wire _036_;
  wire _037_;
  wire _038_;
  wire _039_;
  wire _040_;
  wire _041_;
  wire _042_;
  wire _043_;
  wire _044_;
  wire _045_;
  wire _046_;
  wire _047_;
  wire _048_;
  wire _049_;
  wire _050_;
  wire _051_;
  wire _052_;
  wire _053_;
  wire _054_;
  wire _055_;
  wire _056_;
  wire _057_;
  wire _058_;
  wire _059_;
  wire _060_;
  wire _061_;
  wire _062_;
  wire _063_;
  wire _064_;
  wire _065_;
  wire _066_;
  wire _067_;
  wire _068_;
  wire _069_;
  wire _070_;
  wire _071_;
  wire _072_;
  wire _073_;
  wire _074_;
  wire _075_;
  wire _076_;
  wire _077_;
  wire _078_;
  wire _079_;
  wire _080_;
  wire _081_;
  wire _082_;
  wire _083_;
  wire _084_;
  wire _085_;
  wire _086_;
  wire _087_;
  wire _088_;
  wire _089_;
  wire _090_;
  wire _091_;
  wire _092_;
  wire _093_;
  wire _094_;
  wire _095_;
  wire _096_;
  wire _097_;
  wire _098_;
  wire _099_;
  wire _100_;
  wire _101_;
  wire _102_;
  wire _103_;
  wire _104_;
  wire _105_;
  wire _106_;
  wire _107_;
  wire _108_;
  wire _109_;
  wire _110_;
  wire _111_;
  wire _112_;
  wire _113_;
  wire _114_;
  wire _115_;
  wire _116_;
  wire _117_;
  wire _118_;
  wire _119_;
  wire _120_;
  wire _121_;
  wire _122_;
  wire _123_;
  wire _124_;
  wire _125_;
  wire _126_;
  wire _127_;
  wire _128_;
  wire _129_;
  wire _130_;
  wire _131_;
  wire _132_;
  wire _133_;
  wire _134_;
  wire _135_;
  wire _136_;
  wire _137_;
  wire _138_;
  wire _139_;
  wire _140_;
  wire _141_;
  wire _142_;
  wire _143_;
  wire _144_;
  wire _145_;
  wire _146_;
  wire _147_;
  wire _148_;
  wire _149_;
  wire _150_;
  wire _151_;
  wire _152_;
  wire _153_;
  wire _154_;
  wire _155_;
  wire _156_;
  wire _157_;
  wire _158_;
  wire _159_;
  wire _160_;
  wire _161_;
  wire _162_;
  wire _163_;
  wire _164_;
  wire _165_;
  wire _166_;
  wire _167_;
  wire _168_;
  wire _169_;
  wire _170_;
  wire _171_;
  wire _172_;
  wire _173_;
  wire _174_;
  wire _175_;
  wire _176_;
  wire _177_;
  wire _178_;
  wire _179_;
  wire _180_;
  wire _181_;
  wire _182_;
  wire _183_;
  wire _184_;
  wire _185_;
  wire _186_;
  wire _187_;
  wire _188_;
  wire _189_;
  wire _190_;
  wire _191_;
  wire _192_;
  wire _193_;
  wire _194_;
  wire _195_;
  wire _196_;
  wire _197_;
  wire _198_;
  wire _199_;
  wire _200_;
  wire _201_;
  wire _202_;
  wire _203_;
  wire _204_;
  wire _205_;
  wire _206_;
  wire _207_;
  wire _208_;
  wire _209_;
  wire _210_;
  wire _211_;
  wire _212_;
  wire _213_;
  wire _214_;
  wire _215_;
  wire _216_;
  wire _217_;
  wire _218_;
  wire _219_;
  wire _220_;
  wire _221_;
  wire _222_;
  wire _223_;
  wire _224_;
  wire _225_;
  wire _226_;
  wire _227_;
  wire _228_;
  wire _229_;
  wire _230_;
  wire _231_;
  wire _232_;
  wire _233_;
  wire _234_;
  wire _235_;
  wire _236_;
  wire _237_;
  wire _238_;
  wire _239_;
  wire _240_;
  wire _241_;
  wire _242_;
  wire _243_;
  wire _244_;
  wire _245_;
  wire _246_;
  wire _247_;
  wire _248_;
  wire _249_;
  wire _250_;
  wire _251_;
  wire _252_;
  wire _253_;
  wire _254_;
  wire _255_;
  wire _256_;
  wire _257_;
  wire _258_;
  wire _259_;
  wire _260_;
  wire _261_;
  wire _262_;
  wire _263_;
  wire _264_;
  wire _265_;
  wire _266_;
  wire _267_;
  wire _268_;
  wire _269_;
  wire _270_;
  wire _271_;
  wire _272_;
  wire _273_;
  wire _274_;
  wire _275_;
  wire _276_;
  wire _277_;
  wire _278_;
  wire _279_;
  wire _280_;
  wire _281_;
  wire _282_;
  wire _283_;
  wire _284_;
  wire _285_;
  wire _286_;
  wire _287_;
  wire _288_;
  wire _289_;
  wire _290_;
  wire _291_;
  wire _292_;
  wire _293_;
  wire _294_;
  wire _295_;
  wire _296_;
  wire _297_;
  wire _298_;
  wire _299_;
  wire _300_;
  wire _301_;
  wire _302_;
  wire _303_;
  wire _304_;
  wire _305_;
  wire _306_;
  wire _307_;
  wire _308_;
  wire _309_;
  wire _310_;
  wire _311_;
  wire _312_;
  wire _313_;
  wire _314_;
  wire _315_;
  wire _316_;
  wire _317_;
  wire _318_;
  wire _319_;
  wire _320_;
  wire _321_;
  wire _322_;
  wire _323_;
  wire _324_;
  wire _325_;
  wire _326_;
  wire _327_;
  wire _328_;
  wire _329_;
  wire _330_;
  wire _331_;
  wire _332_;
  wire _333_;
  wire _334_;
  wire _335_;
  wire _336_;
  wire _337_;
  wire _338_;
  wire _339_;
  wire _340_;
  wire _341_;
  wire _342_;
  wire _343_;
  wire _344_;
  wire _345_;
  wire _346_;
  wire _347_;
  wire _348_;
  wire _349_;
  wire _350_;
  wire _351_;
  wire _352_;
  wire _353_;
  wire _354_;
  wire _355_;
  wire _356_;
  wire _357_;
  wire _358_;
  wire _359_;
  wire _360_;
  wire _361_;
  wire _362_;
  wire _363_;
  wire _364_;
  wire _365_;
  wire _366_;
  wire _367_;
  wire _368_;
  wire _369_;
  wire _370_;
  wire _371_;
  wire _372_;
  wire _373_;
  wire _374_;
  wire _375_;
  wire _376_;
  wire _377_;
  wire _378_;
  wire _379_;
  wire _380_;
  wire _381_;
  wire _382_;
  wire _383_;
  wire _384_;
  wire _385_;
  wire _386_;
  wire _387_;
  wire _388_;
  wire _389_;
  wire _390_;
  wire _391_;
  wire _392_;
  wire _393_;
  wire _394_;
  wire _395_;
  wire _396_;
  wire _397_;
  wire _398_;
  wire _399_;
  wire _400_;
  wire _401_;
  wire _402_;
  wire _403_;
  wire _404_;
  wire _405_;
  wire _406_;
  wire _407_;
  wire _408_;
  wire _409_;
  wire _410_;
  wire _411_;
  wire _412_;
  wire _413_;
  wire _414_;
  wire _415_;
  wire _416_;
  wire Cdriver32_E_P;
  wire Cdriver_E_P;
  reg Cdriver_E_R;
  wire CmemOp32_E_P;
  wire CmemOp_E_P;
  reg CmemOp_E_R;
  wire CrdCon32_S;
  wire CrdGen32_S;
  wire CwrAddr32_E_P_0;
  wire CwrAddr32_E_P_1;
  wire CwrAddr32_E_P_2;
  wire CwrAddr32_E_P_3;
  wire CwrAddr32_E_P_4;
  wire CwrAddr_E_R_0;
  wire CwrAddr_E_R_1;
  wire CwrAddr_E_R_2;
  wire CwrAddr_E_R_3;
  wire CwrAddr_E_R_4;
  wire CwrAddr_M_R_0;
  wire CwrAddr_M_R_1;
  wire CwrAddr_M_R_2;
  wire CwrAddr_M_R_3;
  wire CwrAddr_M_R_4;
  wire CwrCon32_E_P;
  wire CwrCon_E_P;
  reg CwrCon_E_R;
  reg CwrCon_M_R;
  wire CwrGen32_E_P;
  wire CwrGen_E_P;
  reg CwrGen_E_R;
  reg CwrGen_M_R;
  reg Exc_W_R;
  wire RESET_D2_R_N;
  reg RESET_X_R_N;
  wire Rdsel32_E_P;
  wire Rdsel_E_P;
  reg Rdsel_E_R;
  assign _125_ = _128_ & CwrCon_M_R;
  assign _126_ = _129_ & CwrGen_M_R;
  assign _127_ = { INSTSF_15, INSTSF_14, INSTSF_13, INSTSF_12, INSTSF_11 } == { CwrAddr_M_R_4, CwrAddr_M_R_3, CwrAddr_M_R_2, CwrAddr_M_R_1, CwrAddr_M_R_0 };
  assign _128_ = { INSTSF_15, INSTSF_14, INSTSF_13, INSTSF_12, INSTSF_11 } == { CwrAddr_M_R_4, CwrAddr_M_R_3, CwrAddr_M_R_2, CwrAddr_M_R_1, CwrAddr_M_R_0 };
  assign _129_ = { INSTSF_20, INSTSF_19, INSTSF_18, INSTSF_17, INSTSF_16 } == { CwrAddr_M_R_4, CwrAddr_M_R_3, CwrAddr_M_R_2, CwrAddr_M_R_1, CwrAddr_M_R_0 };
  assign _130_ = _127_ && CwrGen_M_R;
  assign RESET_D2_R_N = RESET_X_R_N | TMODE;
  always @(posedge SYSCLK)
    CMEMOPM_R <= _001_;
  always @(posedge SYSCLK)
    CmemOp_E_R <= _075_;
  reg [31:0] _426_;
  always @(posedge SYSCLK)
    _426_ <= { _066_, _065_, _063_, _062_, _061_, _060_, _059_, _058_, _057_, _056_, _055_, _054_, _052_, _051_, _050_, _049_, _048_, _047_, _046_, _045_, _044_, _043_, _072_, _071_, _070_, _069_, _068_, _067_, _064_, _053_, _042_, _041_ };
  assign { CWRDATA_R_31, CWRDATA_R_30, CWRDATA_R_29, CWRDATA_R_28, CWRDATA_R_27, CWRDATA_R_26, CWRDATA_R_25, CWRDATA_R_24, CWRDATA_R_23, CWRDATA_R_22, CWRDATA_R_21, CWRDATA_R_20, CWRDATA_R_19, CWRDATA_R_18, CWRDATA_R_17, CWRDATA_R_16, CWRDATA_R_15, CWRDATA_R_14, CWRDATA_R_13, CWRDATA_R_12, CWRDATA_R_11, CWRDATA_R_10, CWRDATA_R_9, CWRDATA_R_8, CWRDATA_R_7, CWRDATA_R_6, CWRDATA_R_5, CWRDATA_R_4, CWRDATA_R_3, CWRDATA_R_2, CWRDATA_R_1, CWRDATA_R_0 } = _426_;
  always @(posedge SYSCLK)
    CDRIVERM_R <= _000_;
  reg [31:0] _428_;
  always @(posedge SYSCLK)
    _428_ <= { _028_, _027_, _025_, _024_, _023_, _022_, _021_, _020_, _019_, _018_, _017_, _016_, _014_, _013_, _012_, _011_, _010_, _009_, _008_, _007_, _006_, _005_, _034_, _033_, _032_, _031_, _030_, _029_, _026_, _015_, _004_, _003_ };
  assign { CRDDATAM_R_31, CRDDATAM_R_30, CRDDATAM_R_29, CRDDATAM_R_28, CRDDATAM_R_27, CRDDATAM_R_26, CRDDATAM_R_25, CRDDATAM_R_24, CRDDATAM_R_23, CRDDATAM_R_22, CRDDATAM_R_21, CRDDATAM_R_20, CRDDATAM_R_19, CRDDATAM_R_18, CRDDATAM_R_17, CRDDATAM_R_16, CRDDATAM_R_15, CRDDATAM_R_14, CRDDATAM_R_13, CRDDATAM_R_12, CRDDATAM_R_11, CRDDATAM_R_10, CRDDATAM_R_9, CRDDATAM_R_8, CRDDATAM_R_7, CRDDATAM_R_6, CRDDATAM_R_5, CRDDATAM_R_4, CRDDATAM_R_3, CRDDATAM_R_2, CRDDATAM_R_1, CRDDATAM_R_0 } = _428_;
  always @(posedge SYSCLK)
    Cdriver_E_R <= _074_;
  always @(posedge SYSCLK)
    Rdsel_E_R <= _091_;
  reg [4:0] _431_;
  always @(posedge SYSCLK)
    _431_ <= { _039_, _038_, _037_, _036_, _035_ };
  assign { CWRADDR_R_4, CWRADDR_R_3, CWRADDR_R_2, CWRADDR_R_1, CWRADDR_R_0 } = _431_;
  always @(posedge SYSCLK)
    CWRGEN_R <= _073_;
  always @(posedge SYSCLK)
    CWRCON_R <= _040_;
  reg [4:0] _434_;
  always @(posedge SYSCLK)
    _434_ <= { _080_, _079_, _078_, _077_, _076_ };
  assign { CwrAddr_E_R_4, CwrAddr_E_R_3, CwrAddr_E_R_2, CwrAddr_E_R_1, CwrAddr_E_R_0 } = _434_;
  reg [4:0] _435_;
  always @(posedge SYSCLK)
    _435_ <= { _085_, _084_, _083_, _082_, _081_ };
  assign { CwrAddr_M_R_4, CwrAddr_M_R_3, CwrAddr_M_R_2, CwrAddr_M_R_1, CwrAddr_M_R_0 } = _435_;
  always @(posedge SYSCLK)
    CwrGen_E_R <= _088_;
  always @(posedge SYSCLK)
    CwrGen_M_R <= _089_;
  always @(posedge SYSCLK)
    CwrCon_E_R <= _086_;
  always @(posedge SYSCLK)
    CwrCon_M_R <= _087_;
  always @(posedge SYSCLK)
    CPCONDN_R <= _002_;
  always @(posedge SYSCLK)
    Exc_W_R <= _090_;
  always @(posedge SYSCLK)
    RESET_X_R_N <= RESET_D1_R_N;
  assign _131_ = RHOLD ? CmemOp_E_R : CmemOp_E_P;
  assign _075_ = RESET_D2_R_N ? _131_ : 1'h0;
  assign _132_ = RHOLD ? CMEMOPM_R : CmemOp_E_R;
  assign _001_ = RESET_D2_R_N ? _132_ : 1'h0;
  assign { _066_, _065_, _063_, _062_, _061_, _060_, _059_, _058_, _057_, _056_, _055_, _054_, _052_, _051_, _050_, _049_, _048_, _047_, _046_, _045_, _044_, _043_, _072_, _071_, _070_, _069_, _068_, _067_, _064_, _053_, _042_, _041_ } = RESET_D2_R_N ? { _378_, _377_, _375_, _374_, _373_, _372_, _371_, _370_, _369_, _368_, _367_, _366_, _364_, _363_, _362_, _361_, _360_, _359_, _358_, _357_, _356_, _355_, _384_, _383_, _382_, _381_, _380_, _379_, _376_, _365_, _354_, _353_ } : 32'd0;
  assign _133_ = RHOLD ? Rdsel_E_R : _352_;
  assign _091_ = RESET_D2_R_N ? _133_ : 1'h0;
  assign _134_ = RHOLD ? Cdriver_E_R : Cdriver_E_P;
  assign _074_ = RESET_D2_R_N ? _134_ : 1'h0;
  assign { _160_, _159_, _157_, _156_, _155_, _154_, _153_, _152_, _151_, _150_, _149_, _148_, _146_, _145_, _144_, _143_, _142_, _141_, _140_, _139_, _138_, _137_, _166_, _165_, _164_, _163_, _162_, _161_, _158_, _147_, _136_, _135_ } = RHOLD ? { CRDDATAM_R_31, CRDDATAM_R_30, CRDDATAM_R_29, CRDDATAM_R_28, CRDDATAM_R_27, CRDDATAM_R_26, CRDDATAM_R_25, CRDDATAM_R_24, CRDDATAM_R_23, CRDDATAM_R_22, CRDDATAM_R_21, CRDDATAM_R_20, CRDDATAM_R_19, CRDDATAM_R_18, CRDDATAM_R_17, CRDDATAM_R_16, CRDDATAM_R_15, CRDDATAM_R_14, CRDDATAM_R_13, CRDDATAM_R_12, CRDDATAM_R_11, CRDDATAM_R_10, CRDDATAM_R_9, CRDDATAM_R_8, CRDDATAM_R_7, CRDDATAM_R_6, CRDDATAM_R_5, CRDDATAM_R_4, CRDDATAM_R_3, CRDDATAM_R_2, CRDDATAM_R_1, CRDDATAM_R_0 } : { _345_, _344_, _342_, _341_, _340_, _339_, _338_, _337_, _336_, _335_, _334_, _333_, _331_, _330_, _329_, _328_, _327_, _326_, _325_, _324_, _323_, _322_, _351_, _350_, _349_, _348_, _347_, _346_, _343_, _332_, _321_, _320_ };
  assign { _028_, _027_, _025_, _024_, _023_, _022_, _021_, _020_, _019_, _018_, _017_, _016_, _014_, _013_, _012_, _011_, _010_, _009_, _008_, _007_, _006_, _005_, _034_, _033_, _032_, _031_, _030_, _029_, _026_, _015_, _004_, _003_ } = RESET_D2_R_N ? { _160_, _159_, _157_, _156_, _155_, _154_, _153_, _152_, _151_, _150_, _149_, _148_, _146_, _145_, _144_, _143_, _142_, _141_, _140_, _139_, _138_, _137_, _166_, _165_, _164_, _163_, _162_, _161_, _158_, _147_, _136_, _135_ } : 32'd0;
  assign _167_ = RHOLD ? CDRIVERM_R : Cdriver_E_R;
  assign _000_ = RESET_D2_R_N ? _167_ : 1'h0;
  assign _168_ = RHOLD ? CwrCon_M_R : _318_;
  assign _087_ = RESET_D2_R_N ? _168_ : 1'h0;
  assign _169_ = RHOLD ? CwrCon_E_R : _319_;
  assign _086_ = RESET_D2_R_N ? _169_ : 1'h0;
  assign _170_ = RHOLD ? CwrGen_M_R : _315_;
  assign _089_ = RESET_D2_R_N ? _170_ : 1'h0;
  assign _171_ = RHOLD ? CwrGen_E_R : _316_;
  assign _088_ = RESET_D2_R_N ? _171_ : 1'h0;
  assign { _176_, _175_, _174_, _173_, _172_ } = RHOLD ? { CwrAddr_M_R_4, CwrAddr_M_R_3, CwrAddr_M_R_2, CwrAddr_M_R_1, CwrAddr_M_R_0 } : { CwrAddr_E_R_4, CwrAddr_E_R_3, CwrAddr_E_R_2, CwrAddr_E_R_1, CwrAddr_E_R_0 };
  assign { _085_, _084_, _083_, _082_, _081_ } = RESET_D2_R_N ? { _176_, _175_, _174_, _173_, _172_ } : 5'h00;
  assign { _181_, _180_, _179_, _178_, _177_ } = RHOLD ? { CwrAddr_E_R_4, CwrAddr_E_R_3, CwrAddr_E_R_2, CwrAddr_E_R_1, CwrAddr_E_R_0 } : { CwrAddr32_E_P_4, CwrAddr32_E_P_3, CwrAddr32_E_P_2, CwrAddr32_E_P_1, CwrAddr32_E_P_0 };
  assign { _080_, _079_, _078_, _077_, _076_ } = RESET_D2_R_N ? { _181_, _180_, _179_, _178_, _177_ } : 5'h00;
  assign _182_ = RHOLD ? CWRCON_R : _317_;
  assign _040_ = RESET_D2_R_N ? _182_ : 1'h0;
  assign _183_ = RHOLD ? CWRGEN_R : _314_;
  assign _073_ = RESET_D2_R_N ? _183_ : 1'h0;
  assign { _188_, _187_, _186_, _185_, _184_ } = RHOLD ? { CWRADDR_R_4, CWRADDR_R_3, CWRADDR_R_2, CWRADDR_R_1, CWRADDR_R_0 } : { CwrAddr_M_R_4, CwrAddr_M_R_3, CwrAddr_M_R_2, CwrAddr_M_R_1, CwrAddr_M_R_0 };
  assign { _039_, _038_, _037_, _036_, _035_ } = RESET_D2_R_N ? { _188_, _187_, _186_, _185_, _184_ } : 5'h00;
  assign _090_ = RESET_D2_R_N ? EXCEPTION : 1'h0;
  assign _002_ = RESET_D2_R_N ? CONDINN : 1'h0;
  assign _189_ = _126_ ? 1'h1 : 1'h0;
  assign _190_ = _191_ ? _189_ : 1'hx;
  assign _191_ = { INSTSF_31, INSTSF_30, INSTSF_29, INSTSF_28, INSTSF_27, INSTSF_26 } == { 4'he, COPNO_1, COPNO_0 };
  assign _124_ = _192_ ? 1'hx : _190_;
  assign _192_ = { INSTSF_31, INSTSF_30, INSTSF_29, INSTSF_28, INSTSF_27, INSTSF_26 } == { 4'h4, COPNO_1, COPNO_0 };
  assign _193_ = _126_ ? 1'h0 : 1'h1;
  assign _194_ = _195_ ? _193_ : 1'hx;
  assign _195_ = { INSTSF_31, INSTSF_30, INSTSF_29, INSTSF_28, INSTSF_27, INSTSF_26 } == { 4'he, COPNO_1, COPNO_0 };
  assign _112_ = _196_ ? 1'hx : _194_;
  assign _196_ = { INSTSF_31, INSTSF_30, INSTSF_29, INSTSF_28, INSTSF_27, INSTSF_26 } == { 4'h4, COPNO_1, COPNO_0 };
  assign { _201_, _200_, _199_, _198_, _197_ } = _126_ ? 5'h00 : { INSTSF_20, INSTSF_19, INSTSF_18, INSTSF_17, INSTSF_16 };
  assign { _206_, _205_, _204_, _203_, _202_ } = _207_ ? { _201_, _200_, _199_, _198_, _197_ } : 5'hxx;
  assign _207_ = { INSTSF_31, INSTSF_30, INSTSF_29, INSTSF_28, INSTSF_27, INSTSF_26 } == { 4'he, COPNO_1, COPNO_0 };
  assign { _123_, _122_, _121_, _120_, _119_ } = _208_ ? 5'hxx : { _206_, _205_, _204_, _203_, _202_ };
  assign _208_ = { INSTSF_31, INSTSF_30, INSTSF_29, INSTSF_28, INSTSF_27, INSTSF_26 } == { 4'h4, COPNO_1, COPNO_0 };
  assign _209_ = _125_ ? 1'h1 : 1'h0;
  assign _210_ = _211_ ? _209_ : 1'hx;
  assign _211_ = { INSTSF_25, INSTSF_24, INSTSF_23, INSTSF_22, INSTSF_21 } == 5'h02;
  assign _118_ = _212_ ? _210_ : 1'hx;
  assign _212_ = { INSTSF_31, INSTSF_30, INSTSF_29, INSTSF_28, INSTSF_27, INSTSF_26 } == { 4'h4, COPNO_1, COPNO_0 };
  assign _213_ = _125_ ? 1'h0 : 1'h1;
  assign _214_ = _215_ ? _213_ : 1'hx;
  assign _215_ = { INSTSF_25, INSTSF_24, INSTSF_23, INSTSF_22, INSTSF_21 } == 5'h02;
  assign _104_ = _216_ ? _214_ : 1'hx;
  assign _216_ = { INSTSF_31, INSTSF_30, INSTSF_29, INSTSF_28, INSTSF_27, INSTSF_26 } == { 4'h4, COPNO_1, COPNO_0 };
  assign { _221_, _220_, _219_, _218_, _217_ } = _125_ ? 5'h00 : { INSTSF_15, INSTSF_14, INSTSF_13, INSTSF_12, INSTSF_11 };
  assign { _226_, _225_, _224_, _223_, _222_ } = _227_ ? { _221_, _220_, _219_, _218_, _217_ } : 5'hxx;
  assign _227_ = { INSTSF_25, INSTSF_24, INSTSF_23, INSTSF_22, INSTSF_21 } == 5'h02;
  assign { _117_, _116_, _115_, _114_, _113_ } = _228_ ? { _226_, _225_, _224_, _223_, _222_ } : 5'hxx;
  assign _228_ = { INSTSF_31, INSTSF_30, INSTSF_29, INSTSF_28, INSTSF_27, INSTSF_26 } == { 4'h4, COPNO_1, COPNO_0 };
  assign _229_ = _130_ ? 1'h1 : 1'h0;
  assign _230_ = _231_ ? _229_ : 1'hx;
  assign _231_ = ! { INSTSF_25, INSTSF_24, INSTSF_23, INSTSF_22, INSTSF_21 };
  assign _111_ = _232_ ? _230_ : 1'hx;
  assign _232_ = { INSTSF_31, INSTSF_30, INSTSF_29, INSTSF_28, INSTSF_27, INSTSF_26 } == { 4'h4, COPNO_1, COPNO_0 };
  assign _233_ = _130_ ? 1'h0 : 1'h1;
  assign _234_ = _235_ ? _233_ : 1'hx;
  assign _235_ = ! { INSTSF_25, INSTSF_24, INSTSF_23, INSTSF_22, INSTSF_21 };
  assign _105_ = _236_ ? _234_ : 1'hx;
  assign _236_ = { INSTSF_31, INSTSF_30, INSTSF_29, INSTSF_28, INSTSF_27, INSTSF_26 } == { 4'h4, COPNO_1, COPNO_0 };
  assign { _241_, _240_, _239_, _238_, _237_ } = _130_ ? 5'h00 : { INSTSF_15, INSTSF_14, INSTSF_13, INSTSF_12, INSTSF_11 };
  assign { _246_, _245_, _244_, _243_, _242_ } = _247_ ? { _241_, _240_, _239_, _238_, _237_ } : 5'hxx;
  assign _247_ = ! { INSTSF_25, INSTSF_24, INSTSF_23, INSTSF_22, INSTSF_21 };
  assign { _110_, _109_, _108_, _107_, _106_ } = _248_ ? { _246_, _245_, _244_, _243_, _242_ } : 5'hxx;
  assign _248_ = { INSTSF_31, INSTSF_30, INSTSF_29, INSTSF_28, INSTSF_27, INSTSF_26 } == { 4'h4, COPNO_1, COPNO_0 };
  function [0:0] _521_;
    input [0:0] a;
    input [1:0] b;
    input [1:0] s;
    casez (s) // synopsys parallel_case
      2'b?1:
        _521_ = b[0:0];
      2'b1?:
        _521_ = b[1:1];
      default:
        _521_ = a;
    endcase
  endfunction
  assign _249_ = _521_(1'h0, 2'h3, { _251_, _250_ });
  assign _250_ = { INSTSF_25, INSTSF_24, INSTSF_23, INSTSF_22, INSTSF_21 } == 5'h02;
  assign _251_ = ! { INSTSF_25, INSTSF_24, INSTSF_23, INSTSF_22, INSTSF_21 };
  assign _092_ = _252_ ? _249_ : 1'hx;
  assign _252_ = { INSTSF_31, INSTSF_30, INSTSF_29, INSTSF_28, INSTSF_27, INSTSF_26 } == { 4'h4, COPNO_1, COPNO_0 };
  assign _253_ = _254_ ? _105_ : 1'h0;
  assign _254_ = ! { INSTSF_25, INSTSF_24, INSTSF_23, INSTSF_22, INSTSF_21 };
  assign _095_ = _255_ ? _253_ : 1'hx;
  assign _255_ = { INSTSF_31, INSTSF_30, INSTSF_29, INSTSF_28, INSTSF_27, INSTSF_26 } == { 4'h4, COPNO_1, COPNO_0 };
  function [4:0] _530_;
    input [4:0] a;
    input [19:0] b;
    input [3:0] s;
    casez (s) // synopsys parallel_case
      4'b???1:
        _530_ = b[4:0];
      4'b??1?:
        _530_ = b[9:5];
      4'b?1??:
        _530_ = b[14:10];
      4'b1???:
        _530_ = b[19:15];
      default:
        _530_ = a;
    endcase
  endfunction
  assign { _260_, _259_, _258_, _257_, _256_ } = _530_(5'h00, { _110_, _109_, _108_, _107_, _106_, _117_, _116_, _115_, _114_, _113_, INSTSF_15, INSTSF_14, INSTSF_13, INSTSF_12, INSTSF_11, INSTSF_15, INSTSF_14, INSTSF_13, INSTSF_12, INSTSF_11 }, { _264_, _263_, _262_, _261_ });
  assign _261_ = { INSTSF_25, INSTSF_24, INSTSF_23, INSTSF_22, INSTSF_21 } == 5'h06;
  assign _262_ = { INSTSF_25, INSTSF_24, INSTSF_23, INSTSF_22, INSTSF_21 } == 5'h04;
  assign _263_ = { INSTSF_25, INSTSF_24, INSTSF_23, INSTSF_22, INSTSF_21 } == 5'h02;
  assign _264_ = ! { INSTSF_25, INSTSF_24, INSTSF_23, INSTSF_22, INSTSF_21 };
  assign { _100_, _099_, _098_, _097_, _096_ } = _265_ ? { _260_, _259_, _258_, _257_, _256_ } : 5'hxx;
  assign _265_ = { INSTSF_31, INSTSF_30, INSTSF_29, INSTSF_28, INSTSF_27, INSTSF_26 } == { 4'h4, COPNO_1, COPNO_0 };
  function [0:0] _537_;
    input [0:0] a;
    input [1:0] b;
    input [1:0] s;
    casez (s) // synopsys parallel_case
      2'b?1:
        _537_ = b[0:0];
      2'b1?:
        _537_ = b[1:1];
      default:
        _537_ = a;
    endcase
  endfunction
  assign _266_ = _537_(1'h0, { _111_, _118_ }, { _268_, _267_ });
  assign _267_ = { INSTSF_25, INSTSF_24, INSTSF_23, INSTSF_22, INSTSF_21 } == 5'h02;
  assign _268_ = ! { INSTSF_25, INSTSF_24, INSTSF_23, INSTSF_22, INSTSF_21 };
  assign _103_ = _269_ ? _266_ : 1'hx;
  assign _269_ = { INSTSF_31, INSTSF_30, INSTSF_29, INSTSF_28, INSTSF_27, INSTSF_26 } == { 4'h4, COPNO_1, COPNO_0 };
  assign _270_ = _271_ ? _104_ : 1'h0;
  assign _271_ = { INSTSF_25, INSTSF_24, INSTSF_23, INSTSF_22, INSTSF_21 } == 5'h02;
  assign _094_ = _272_ ? _270_ : 1'hx;
  assign _272_ = { INSTSF_31, INSTSF_30, INSTSF_29, INSTSF_28, INSTSF_27, INSTSF_26 } == { 4'h4, COPNO_1, COPNO_0 };
  assign _273_ = _274_ ? 1'h1 : 1'h0;
  assign _274_ = { INSTSF_25, INSTSF_24, INSTSF_23, INSTSF_22, INSTSF_21 } == 5'h06;
  assign _101_ = _275_ ? _273_ : 1'hx;
  assign _275_ = { INSTSF_31, INSTSF_30, INSTSF_29, INSTSF_28, INSTSF_27, INSTSF_26 } == { 4'h4, COPNO_1, COPNO_0 };
  assign _276_ = _277_ ? 1'h1 : 1'h0;
  assign _277_ = { INSTSF_25, INSTSF_24, INSTSF_23, INSTSF_22, INSTSF_21 } == 5'h04;
  assign _102_ = _278_ ? _276_ : 1'hx;
  assign _278_ = { INSTSF_31, INSTSF_30, INSTSF_29, INSTSF_28, INSTSF_27, INSTSF_26 } == { 4'h4, COPNO_1, COPNO_0 };
  assign _093_ = _279_ ? 1'h0 : 1'hx;
  assign _279_ = { INSTSF_31, INSTSF_30, INSTSF_29, INSTSF_28, INSTSF_27, INSTSF_26 } == { 4'h4, COPNO_1, COPNO_0 };
  assign CrdCon32_S = _280_ ? _094_ : 1'h0;
  assign _280_ = { INSTSF_31, INSTSF_30, INSTSF_29, INSTSF_28, INSTSF_27, INSTSF_26 } == { 4'h4, COPNO_1, COPNO_0 };
  assign _281_ = _282_ ? _112_ : 1'h0;
  assign _282_ = { INSTSF_31, INSTSF_30, INSTSF_29, INSTSF_28, INSTSF_27, INSTSF_26 } == { 4'he, COPNO_1, COPNO_0 };
  assign CrdGen32_S = _283_ ? _095_ : _281_;
  assign _283_ = { INSTSF_31, INSTSF_30, INSTSF_29, INSTSF_28, INSTSF_27, INSTSF_26 } == { 4'h4, COPNO_1, COPNO_0 };
  assign CwrCon32_E_P = _284_ ? _101_ : 1'h0;
  assign _284_ = { INSTSF_31, INSTSF_30, INSTSF_29, INSTSF_28, INSTSF_27, INSTSF_26 } == { 4'h4, COPNO_1, COPNO_0 };
  assign _285_ = _286_ ? 1'h1 : 1'h0;
  assign _286_ = { INSTSF_31, INSTSF_30, INSTSF_29, INSTSF_28, INSTSF_27, INSTSF_26 } == { 4'hc, COPNO_1, COPNO_0 };
  assign _287_ = _288_ ? 1'h0 : _285_;
  assign _288_ = { INSTSF_31, INSTSF_30, INSTSF_29, INSTSF_28, INSTSF_27, INSTSF_26 } == { 4'he, COPNO_1, COPNO_0 };
  assign CwrGen32_E_P = _289_ ? _102_ : _287_;
  assign _289_ = { INSTSF_31, INSTSF_30, INSTSF_29, INSTSF_28, INSTSF_27, INSTSF_26 } == { 4'h4, COPNO_1, COPNO_0 };
  assign { _294_, _293_, _292_, _291_, _290_ } = _295_ ? { INSTSF_20, INSTSF_19, INSTSF_18, INSTSF_17, INSTSF_16 } : 5'h00;
  assign _295_ = { INSTSF_31, INSTSF_30, INSTSF_29, INSTSF_28, INSTSF_27, INSTSF_26 } == { 4'hc, COPNO_1, COPNO_0 };
  assign { _300_, _299_, _298_, _297_, _296_ } = _301_ ? { _123_, _122_, _121_, _120_, _119_ } : { _294_, _293_, _292_, _291_, _290_ };
  assign _301_ = { INSTSF_31, INSTSF_30, INSTSF_29, INSTSF_28, INSTSF_27, INSTSF_26 } == { 4'he, COPNO_1, COPNO_0 };
  assign { CwrAddr32_E_P_4, CwrAddr32_E_P_3, CwrAddr32_E_P_2, CwrAddr32_E_P_1, CwrAddr32_E_P_0 } = _302_ ? { _100_, _099_, _098_, _097_, _096_ } : { _300_, _299_, _298_, _297_, _296_ };
  assign _302_ = { INSTSF_31, INSTSF_30, INSTSF_29, INSTSF_28, INSTSF_27, INSTSF_26 } == { 4'h4, COPNO_1, COPNO_0 };
  assign _303_ = _304_ ? _124_ : 1'h0;
  assign _304_ = { INSTSF_31, INSTSF_30, INSTSF_29, INSTSF_28, INSTSF_27, INSTSF_26 } == { 4'he, COPNO_1, COPNO_0 };
  assign Rdsel32_E_P = _305_ ? _103_ : _303_;
  assign _305_ = { INSTSF_31, INSTSF_30, INSTSF_29, INSTSF_28, INSTSF_27, INSTSF_26 } == { 4'h4, COPNO_1, COPNO_0 };
  assign _306_ = _307_ ? 1'h1 : 1'h0;
  assign _307_ = { INSTSF_31, INSTSF_30, INSTSF_29, INSTSF_28, INSTSF_27, INSTSF_26 } == { 4'he, COPNO_1, COPNO_0 };
  assign Cdriver32_E_P = _308_ ? _092_ : _306_;
  assign _308_ = { INSTSF_31, INSTSF_30, INSTSF_29, INSTSF_28, INSTSF_27, INSTSF_26 } == { 4'h4, COPNO_1, COPNO_0 };
  assign _309_ = _310_ ? 1'h1 : 1'h0;
  assign _310_ = { INSTSF_31, INSTSF_30, INSTSF_29, INSTSF_28, INSTSF_27, INSTSF_26 } == { 4'hc, COPNO_1, COPNO_0 };
  assign _311_ = _312_ ? 1'h1 : _309_;
  assign _312_ = { INSTSF_31, INSTSF_30, INSTSF_29, INSTSF_28, INSTSF_27, INSTSF_26 } == { 4'he, COPNO_1, COPNO_0 };
  assign CmemOp32_E_P = _313_ ? _093_ : _311_;
  assign _313_ = { INSTSF_31, INSTSF_30, INSTSF_29, INSTSF_28, INSTSF_27, INSTSF_26 } == { 4'h4, COPNO_1, COPNO_0 };
  assign CmemOp_E_P = INSTM32_S_R_N ? 1'h0 : CmemOp32_E_P;
  assign CRDGEN = INSTM32_S_R_N ? 1'h0 : CrdGen32_S;
  assign CRDCON = INSTM32_S_R_N ? 1'h0 : CrdCon32_S;
  assign CwrGen_E_P = INSTM32_S_R_N ? 1'h0 : CwrGen32_E_P;
  assign CwrCon_E_P = INSTM32_S_R_N ? 1'h0 : CwrCon32_E_P;
  assign Rdsel_E_P = INSTM32_S_R_N ? 1'h0 : Rdsel32_E_P;
  assign Cdriver_E_P = INSTM32_S_R_N ? 1'h0 : Cdriver32_E_P;
  assign { CRDADDR_4, CRDADDR_3, CRDADDR_2, CRDADDR_1, CRDADDR_0 } = INSTM32_S_R_N ? 5'h00 : { CwrAddr32_E_P_4, CwrAddr32_E_P_3, CwrAddr32_E_P_2, CwrAddr32_E_P_1, CwrAddr32_E_P_0 };
  assign _314_ = EXCEPTION ? 1'h0 : CwrGen_M_R;
  assign _315_ = EXCEPTION ? 1'h0 : CwrGen_E_R;
  assign _316_ = EXCEPTION ? 1'h0 : CwrGen_E_P;
  assign _317_ = EXCEPTION ? 1'h0 : CwrCon_M_R;
  assign _318_ = EXCEPTION ? 1'h0 : CwrCon_E_R;
  assign _319_ = EXCEPTION ? 1'h0 : CwrCon_E_P;
  assign { _345_, _344_, _342_, _341_, _340_, _339_, _338_, _337_, _336_, _335_, _334_, _333_, _331_, _330_, _329_, _328_, _327_, _326_, _325_, _324_, _323_, _322_, _351_, _350_, _349_, _348_, _347_, _346_, _343_, _332_, _321_, _320_ } = Rdsel_E_R ? { CWRDATA_R_31, CWRDATA_R_30, CWRDATA_R_29, CWRDATA_R_28, CWRDATA_R_27, CWRDATA_R_26, CWRDATA_R_25, CWRDATA_R_24, CWRDATA_R_23, CWRDATA_R_22, CWRDATA_R_21, CWRDATA_R_20, CWRDATA_R_19, CWRDATA_R_18, CWRDATA_R_17, CWRDATA_R_16, CWRDATA_R_15, CWRDATA_R_14, CWRDATA_R_13, CWRDATA_R_12, CWRDATA_R_11, CWRDATA_R_10, CWRDATA_R_9, CWRDATA_R_8, CWRDATA_R_7, CWRDATA_R_6, CWRDATA_R_5, CWRDATA_R_4, CWRDATA_R_3, CWRDATA_R_2, CWRDATA_R_1, CWRDATA_R_0 } : { CRDDATA_31, CRDDATA_30, CRDDATA_29, CRDDATA_28, CRDDATA_27, CRDDATA_26, CRDDATA_25, CRDDATA_24, CRDDATA_23, CRDDATA_22, CRDDATA_21, CRDDATA_20, CRDDATA_19, CRDDATA_18, CRDDATA_17, CRDDATA_16, CRDDATA_15, CRDDATA_14, CRDDATA_13, CRDDATA_12, CRDDATA_11, CRDDATA_10, CRDDATA_9, CRDDATA_8, CRDDATA_7, CRDDATA_6, CRDDATA_5, CRDDATA_4, CRDDATA_3, CRDDATA_2, CRDDATA_1, CRDDATA_0 };
  assign _352_ = Exc_W_R ? 1'h0 : Rdsel_E_P;
  assign { _378_, _377_, _375_, _374_, _373_, _372_, _371_, _370_, _369_, _368_, _367_, _366_, _364_, _363_, _362_, _361_, _360_, _359_, _358_, _357_, _356_, _355_, _384_, _383_, _382_, _381_, _380_, _379_, _376_, _365_, _354_, _353_ } = DLOAD ? { CIDBUSINM_31, CIDBUSINM_30, CIDBUSINM_29, CIDBUSINM_28, CIDBUSINM_27, CIDBUSINM_26, CIDBUSINM_25, CIDBUSINM_24, CIDBUSINM_23, CIDBUSINM_22, CIDBUSINM_21, CIDBUSINM_20, CIDBUSINM_19, CIDBUSINM_18, CIDBUSINM_17, CIDBUSINM_16, CIDBUSINM_15, CIDBUSINM_14, CIDBUSINM_13, CIDBUSINM_12, CIDBUSINM_11, CIDBUSINM_10, CIDBUSINM_9, CIDBUSINM_8, CIDBUSINM_7, CIDBUSINM_6, CIDBUSINM_5, CIDBUSINM_4, CIDBUSINM_3, CIDBUSINM_2, CIDBUSINM_1, CIDBUSINM_0 } : { _410_, _409_, _407_, _406_, _405_, _404_, _403_, _402_, _401_, _400_, _399_, _398_, _396_, _395_, _394_, _393_, _392_, _391_, _390_, _389_, _388_, _387_, _416_, _415_, _414_, _413_, _412_, _411_, _408_, _397_, _386_, _385_ };
  assign { _410_, _409_, _407_, _406_, _405_, _404_, _403_, _402_, _401_, _400_, _399_, _398_, _396_, _395_, _394_, _393_, _392_, _391_, _390_, _389_, _388_, _387_, _416_, _415_, _414_, _413_, _412_, _411_, _408_, _397_, _386_, _385_ } = RHOLD ? { CWRDATA_R_31, CWRDATA_R_30, CWRDATA_R_29, CWRDATA_R_28, CWRDATA_R_27, CWRDATA_R_26, CWRDATA_R_25, CWRDATA_R_24, CWRDATA_R_23, CWRDATA_R_22, CWRDATA_R_21, CWRDATA_R_20, CWRDATA_R_19, CWRDATA_R_18, CWRDATA_R_17, CWRDATA_R_16, CWRDATA_R_15, CWRDATA_R_14, CWRDATA_R_13, CWRDATA_R_12, CWRDATA_R_11, CWRDATA_R_10, CWRDATA_R_9, CWRDATA_R_8, CWRDATA_R_7, CWRDATA_R_6, CWRDATA_R_5, CWRDATA_R_4, CWRDATA_R_3, CWRDATA_R_2, CWRDATA_R_1, CWRDATA_R_0 } : { CIDBUSINM_31, CIDBUSINM_30, CIDBUSINM_29, CIDBUSINM_28, CIDBUSINM_27, CIDBUSINM_26, CIDBUSINM_25, CIDBUSINM_24, CIDBUSINM_23, CIDBUSINM_22, CIDBUSINM_21, CIDBUSINM_20, CIDBUSINM_19, CIDBUSINM_18, CIDBUSINM_17, CIDBUSINM_16, CIDBUSINM_15, CIDBUSINM_14, CIDBUSINM_13, CIDBUSINM_12, CIDBUSINM_11, CIDBUSINM_10, CIDBUSINM_9, CIDBUSINM_8, CIDBUSINM_7, CIDBUSINM_6, CIDBUSINM_5, CIDBUSINM_4, CIDBUSINM_3, CIDBUSINM_2, CIDBUSINM_1, CIDBUSINM_0 };
endmodule
