// Seed: 1787005592
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  input wire id_10;
  input wire id_9;
  inout wire id_8;
  inout wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_6 = (1);
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  tri0 id_6, id_7, id_8, id_9;
  assign id_1 = 1;
  assign id_6 = 1'b0 + "";
  module_0(
      id_4, id_9, id_2, id_9, id_6, id_6, id_7, id_7, id_4, id_3
  );
endmodule
