{
  "creator": "Next Generation Place and Route (Version nextpnr-0.5-34-ga93f49eb)",
  "modules": {
    "top": {
      "settings": {
        "route": "00000000000000000000000000000001",
        "router/tmg_ripup": "0 ",
        "router1/useEstimate": "1 ",
        "router1/fullCleanupReroute": "1 ",
        "router1/cleanupReroute": "1 ",
        "router1/maxIterCnt": "200",
        "place": "00000000000000000000000000000001",
        "placer1/startTemp": "1.000000",
        "placer1/budgetBased": "0 ",
        "placer1/minBelsForGridPick": "64",
        "placer1/netShareWeight": "0.000000",
        "placer1/constraintWeight": "10.000000",
        "placerHeap/cellPlacementTimeout": "8",
        "placerHeap/netShareWeight": "0.000000",
        "placerHeap/parallelRefine": "0 ",
        "pack": "00000000000000000000000000000001",
        "cst": "00000000000000000000000000000001",
        "synth": "00000000000000000000000000000001",
        "placerHeap/timingWeight": "10 ",
        "placerHeap/criticalityExponent": "2",
        "placerHeap/beta": "0.900000",
        "placerHeap/alpha": "0.100000",
        "seed": "01010011010110001001011110010011",
        "arch.type": "none",
        "arch.name": "ARCHNAME",
        "router": "router1",
        "placer": "heap",
        "auto_freq": "00000000000000000000000000000000",
        "slack_redist_iter": "00000000000000000000000000000000",
        "timing_driven": "00000000000000000000000000000001",
        "target_freq": "27000000.000000",
        "arch.enable-auto-longwires": "00000000000000000000000000000000",
        "arch.enable-globals": "00000000000000000000000000000001"
      },
      "attributes": {
        "top": "00000000000000000000000000000001",
        "src": "../design/module_top.v:1.1-93.10"
      },
      "ports": {
        "rst": {
          "direction": "input",
          "bits": [ 3877466 ]
        },
        "row_in": {
          "direction": "input",
          "bits": [ 3878466, 3878959, 3879442, 3879932 ]
        },
        "col_out": {
          "direction": "output",
          "bits": [ 3877529, 3877524, 3877519, 3877514 ]
        },
        "clk": {
          "direction": "input",
          "bits": [ 3877463 ]
        },
        "catodo_po": {
          "direction": "output",
          "bits": [ 3877509, 3877506, 3877503, 3877500, 3877497, 3877494, 3877491 ]
        },
        "anodo_po": {
          "direction": "output",
          "bits": [ 3877488, 3877482, 3877475, 3877471 ]
        }
      },
      "cells": {
        "registro_inst.col_shift_reg_DFFSE_Q_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFSE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R24C22_SLICE3",
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:36.24-42.6|../design/module_col_shift_register.v:9.5-18.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:67.8-67.66"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3881857 ],
            "CE": [ 3877543 ],
            "Q": [ 3877527 ],
            "F": [  ],
            "CLK": [ 3881823 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877512 ]
          }
        },
        "registro_inst.col_shift_reg_DFFRE_Q_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R24C22_SLICE4",
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:36.24-42.6|../design/module_col_shift_register.v:9.5-18.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3881848 ],
            "CE": [ 3877543 ],
            "Q": [ 3877512 ],
            "F": [  ],
            "CLK": [ 3881823 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877517 ]
          }
        },
        "registro_inst.col_shift_reg_DFFRE_Q_2_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R24C22_SLICE0",
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:36.24-42.6|../design/module_col_shift_register.v:9.5-18.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3881853 ],
            "CE": [ 3877543 ],
            "Q": [ 3877522 ],
            "F": [  ],
            "CLK": [ 3881823 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877527 ]
          }
        },
        "registro_inst.col_shift_reg_DFFRE_Q_1_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C22_SLICE4",
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:36.24-42.6|../design/module_col_shift_register.v:9.5-18.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3881850 ],
            "CE": [ 3877543 ],
            "Q": [ 3877517 ],
            "F": [  ],
            "CLK": [ 3881823 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877522 ]
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_16_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C35_SLICE1",
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:29.18-33.6|../design/module_freq_divider.v:15.5-28.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3881665 ],
            "CE": [  ],
            "Q": [ 3881693 ],
            "F": [  ],
            "CLK": [ 3877532 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3881691 ]
          }
        },
        "control_inst.load_value_DFFCE_Q_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C31_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:68.19-76.6|../design/module_input_control.v:15.5-49.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877846 ],
            "CE": [ 3877845 ],
            "Q": [ 3877849 ],
            "F": [  ],
            "CLK": [ 3877532 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877561 ]
          }
        },
        "display_inst.en_conmutador_DFFR_Q_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C32_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:85.23-91.6|../design/module_7_segments.v:19.5-34.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3881649 ],
            "CE": [  ],
            "Q": [ 3881543 ],
            "F": [  ],
            "CLK": [ 3877532 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3881648 ]
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C23_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878006 ],
            "CE": [ 3878005 ],
            "Q": [ 3878009 ],
            "F": [  ],
            "CLK": [ 3877532 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878007 ]
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_2_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C37_SLICE0",
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:29.18-33.6|../design/module_freq_divider.v:15.5-28.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3881665 ],
            "CE": [  ],
            "Q": [ 3881706 ],
            "F": [  ],
            "CLK": [ 3877532 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3881704 ]
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C38_SLICE3",
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:29.18-33.6|../design/module_freq_divider.v:15.5-28.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3881665 ],
            "CE": [  ],
            "Q": [ 3881664 ],
            "F": [  ],
            "CLK": [ 3877532 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3881662 ]
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_10_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C36_SLICE3",
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:29.18-33.6|../design/module_freq_divider.v:15.5-28.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3881665 ],
            "CE": [  ],
            "Q": [ 3881673 ],
            "F": [  ],
            "CLK": [ 3877532 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3881672 ]
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_1_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C38_SLICE5",
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:29.18-33.6|../design/module_freq_divider.v:15.5-28.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3881665 ],
            "CE": [  ],
            "Q": [ 3881670 ],
            "F": [  ],
            "CLK": [ 3877532 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3881668 ]
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_19_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C35_SLICE4",
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:29.18-33.6|../design/module_freq_divider.v:15.5-28.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3881665 ],
            "CE": [  ],
            "Q": [ 3881702 ],
            "F": [  ],
            "CLK": [ 3877532 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3881701 ]
          }
        },
        "debouncer_loop[0].debounce_inst.noisy_signal_reg_DFFCE_Q_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C23_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878468 ],
            "CE": [ 3878018 ],
            "Q": [ 3878469 ],
            "F": [  ],
            "CLK": [ 3877532 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878007 ]
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C23_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878492 ],
            "CE": [ 3878491 ],
            "Q": [ 3878495 ],
            "F": [  ],
            "CLK": [ 3877532 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878493 ]
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_12_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C36_SLICE1",
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:29.18-33.6|../design/module_freq_divider.v:15.5-28.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3881665 ],
            "CE": [  ],
            "Q": [ 3881679 ],
            "F": [  ],
            "CLK": [ 3877532 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3881678 ]
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_11_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C36_SLICE0",
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:29.18-33.6|../design/module_freq_divider.v:15.5-28.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3881665 ],
            "CE": [  ],
            "Q": [ 3881676 ],
            "F": [  ],
            "CLK": [ 3877532 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3881675 ]
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_17_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C35_SLICE2",
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:29.18-33.6|../design/module_freq_divider.v:15.5-28.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3881665 ],
            "CE": [  ],
            "Q": [ 3881696 ],
            "F": [  ],
            "CLK": [ 3877532 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3881695 ]
          }
        },
        "debouncer_loop[1].debounce_inst.noisy_signal_reg_DFFCE_Q_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C22_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878961 ],
            "CE": [ 3878504 ],
            "Q": [ 3878962 ],
            "F": [  ],
            "CLK": [ 3877532 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878493 ]
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C23_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878985 ],
            "CE": [ 3878984 ],
            "Q": [ 3878666 ],
            "F": [  ],
            "CLK": [ 3877532 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878986 ]
          }
        },
        "display_inst.cuenta_salida_DFFS_Q_9_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFS",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R3C30_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:85.23-91.6|../design/module_7_segments.v:19.5-34.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:55.7-55.57"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3881632 ],
            "CE": [  ],
            "Q": [ 3881591 ],
            "F": [  ],
            "CLK": [ 3877532 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3881592 ]
          }
        },
        "debouncer_loop[3].debounce_inst.noisy_signal_reg_DFFCE_Q_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C22_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879934 ],
            "CE": [ 3879477 ],
            "Q": [ 3879935 ],
            "F": [  ],
            "CLK": [ 3877532 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3879469 ]
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_20_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C34_SLICE0",
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:29.18-33.6|../design/module_freq_divider.v:15.5-28.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3881665 ],
            "CE": [  ],
            "Q": [ 3881709 ],
            "F": [  ],
            "CLK": [ 3877532 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3881708 ]
          }
        },
        "display_inst.cuenta_salida_DFFS_Q_8_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFS",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R3C30_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:85.23-91.6|../design/module_7_segments.v:19.5-34.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:55.7-55.57"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3881632 ],
            "CE": [  ],
            "Q": [ 3881624 ],
            "F": [  ],
            "CLK": [ 3877532 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3881625 ]
          }
        },
        "display_inst.cuenta_salida_DFFS_Q_7_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFS",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C30_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:85.23-91.6|../design/module_7_segments.v:19.5-34.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:55.7-55.57"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3881632 ],
            "CE": [  ],
            "Q": [ 3881621 ],
            "F": [  ],
            "CLK": [ 3877532 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3881622 ]
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_8_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C36_SLICE4",
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:29.18-33.6|../design/module_freq_divider.v:15.5-28.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3881665 ],
            "CE": [  ],
            "Q": [ 3881739 ],
            "F": [  ],
            "CLK": [ 3877532 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3881738 ]
          }
        },
        "display_inst.cuenta_salida_DFFS_Q_6_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFS",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R3C30_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:85.23-91.6|../design/module_7_segments.v:19.5-34.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:55.7-55.57"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3881632 ],
            "CE": [  ],
            "Q": [ 3881611 ],
            "F": [  ],
            "CLK": [ 3877532 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3881612 ]
          }
        },
        "debouncer_loop[2].debounce_inst.noisy_signal_reg_DFFCE_Q_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C28_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879444 ],
            "CE": [ 3878994 ],
            "Q": [ 3879445 ],
            "F": [  ],
            "CLK": [ 3877532 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878986 ]
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_21_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C34_SLICE1",
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:29.18-33.6|../design/module_freq_divider.v:15.5-28.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3881665 ],
            "CE": [  ],
            "Q": [ 3881712 ],
            "F": [  ],
            "CLK": [ 3877532 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3881711 ]
          }
        },
        "display_inst.cuenta_salida_DFFS_Q_5_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFS",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R3C31_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:85.23-91.6|../design/module_7_segments.v:19.5-34.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:55.7-55.57"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3881632 ],
            "CE": [  ],
            "Q": [ 3881606 ],
            "F": [  ],
            "CLK": [ 3877532 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3881607 ]
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C23_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879468 ],
            "CE": [ 3879467 ],
            "Q": [ 3878669 ],
            "F": [  ],
            "CLK": [ 3877532 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3879469 ]
          }
        },
        "display_inst.cuenta_salida_DFFS_Q_4_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFS",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R3C31_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:85.23-91.6|../design/module_7_segments.v:19.5-34.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:55.7-55.57"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3881632 ],
            "CE": [  ],
            "Q": [ 3881601 ],
            "F": [  ],
            "CLK": [ 3877532 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3881602 ]
          }
        },
        "display_inst.cuenta_salida_DFFS_Q_3_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFS",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C31_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:85.23-91.6|../design/module_7_segments.v:19.5-34.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:55.7-55.57"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3881632 ],
            "CE": [  ],
            "Q": [ 3881564 ],
            "F": [  ],
            "CLK": [ 3877532 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3881565 ]
          }
        },
        "display_inst.cuenta_salida_DFFS_Q_2_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFS",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C32_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:85.23-91.6|../design/module_7_segments.v:19.5-34.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:55.7-55.57"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3881632 ],
            "CE": [  ],
            "Q": [ 3881583 ],
            "F": [  ],
            "CLK": [ 3877532 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3881584 ]
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_14_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C35_SLICE4",
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:29.18-33.6|../design/module_freq_divider.v:15.5-28.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3881665 ],
            "CE": [  ],
            "Q": [ 3881686 ],
            "F": [  ],
            "CLK": [ 3877532 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3881685 ]
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_4_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C37_SLICE1",
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:29.18-33.6|../design/module_freq_divider.v:15.5-28.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3881665 ],
            "CE": [  ],
            "Q": [ 3881727 ],
            "F": [  ],
            "CLK": [ 3877532 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3881726 ]
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_22_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C34_SLICE4",
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:29.18-33.6|../design/module_freq_divider.v:15.5-28.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3881665 ],
            "CE": [  ],
            "Q": [ 3881715 ],
            "F": [  ],
            "CLK": [ 3877532 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3881714 ]
          }
        },
        "display_inst.cuenta_salida_DFFS_Q_1_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFS",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R4C32_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:85.23-91.6|../design/module_7_segments.v:19.5-34.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:55.7-55.57"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3881632 ],
            "CE": [  ],
            "Q": [ 3881572 ],
            "F": [  ],
            "CLK": [ 3877532 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3881573 ]
          }
        },
        "display_inst.cuenta_salida_DFFS_Q_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFS",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R4C32_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:85.23-91.6|../design/module_7_segments.v:19.5-34.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:55.7-55.57"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3881632 ],
            "CE": [  ],
            "Q": [ 3881629 ],
            "F": [  ],
            "CLK": [ 3877532 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3881630 ]
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_23_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C34_SLICE5",
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:29.18-33.6|../design/module_freq_divider.v:15.5-28.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3881665 ],
            "CE": [  ],
            "Q": [ 3881718 ],
            "F": [  ],
            "CLK": [ 3877532 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3881717 ]
          }
        },
        "display_inst.cuenta_salida_DFFR_Q_4_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R3C30_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:85.23-91.6|../design/module_7_segments.v:19.5-34.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3881632 ],
            "CE": [  ],
            "Q": [ 3881616 ],
            "F": [  ],
            "CLK": [ 3877532 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3881617 ]
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_15_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C35_SLICE3",
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:29.18-33.6|../design/module_freq_divider.v:15.5-28.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3881665 ],
            "CE": [  ],
            "Q": [ 3881689 ],
            "F": [  ],
            "CLK": [ 3877532 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3881688 ]
          }
        },
        "display_inst.cuenta_salida_DFFR_Q_3_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R3C31_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:85.23-91.6|../design/module_7_segments.v:19.5-34.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3881632 ],
            "CE": [  ],
            "Q": [ 3881596 ],
            "F": [  ],
            "CLK": [ 3877532 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3881597 ]
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_13_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C36_SLICE1",
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:29.18-33.6|../design/module_freq_divider.v:15.5-28.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3881665 ],
            "CE": [  ],
            "Q": [ 3881683 ],
            "F": [  ],
            "CLK": [ 3877532 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3881681 ]
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_7_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C37_SLICE2",
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:29.18-33.6|../design/module_freq_divider.v:15.5-28.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3881665 ],
            "CE": [  ],
            "Q": [ 3881736 ],
            "F": [  ],
            "CLK": [ 3877532 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3881735 ]
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_5_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C37_SLICE0",
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:29.18-33.6|../design/module_freq_divider.v:15.5-28.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3881665 ],
            "CE": [  ],
            "Q": [ 3881730 ],
            "F": [  ],
            "CLK": [ 3877532 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3881729 ]
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_9_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C36_SLICE4",
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:29.18-33.6|../design/module_freq_divider.v:15.5-28.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3881665 ],
            "CE": [  ],
            "Q": [ 3881742 ],
            "F": [  ],
            "CLK": [ 3877532 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3881741 ]
          }
        },
        "display_inst.cuenta_salida_DFFR_Q_2_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C31_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:85.23-91.6|../design/module_7_segments.v:19.5-34.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3881632 ],
            "CE": [  ],
            "Q": [ 3881559 ],
            "F": [  ],
            "CLK": [ 3877532 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3881560 ]
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_6_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C37_SLICE2",
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:29.18-33.6|../design/module_freq_divider.v:15.5-28.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3881665 ],
            "CE": [  ],
            "Q": [ 3881733 ],
            "F": [  ],
            "CLK": [ 3877532 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3881732 ]
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_24_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C34_SLICE0",
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:29.18-33.6|../design/module_freq_divider.v:15.5-28.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3881665 ],
            "CE": [  ],
            "Q": [ 3881721 ],
            "F": [  ],
            "CLK": [ 3877532 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3881720 ]
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_18_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C35_SLICE5",
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:29.18-33.6|../design/module_freq_divider.v:15.5-28.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3881665 ],
            "CE": [  ],
            "Q": [ 3881699 ],
            "F": [  ],
            "CLK": [ 3877532 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3881698 ]
          }
        },
        "display_inst.cuenta_salida_DFFR_Q_1_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C31_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:85.23-91.6|../design/module_7_segments.v:19.5-34.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3881632 ],
            "CE": [  ],
            "Q": [ 3881586 ],
            "F": [  ],
            "CLK": [ 3877532 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3881587 ]
          }
        },
        "display_inst.cuenta_salida_DFFR_Q_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C32_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:85.23-91.6|../design/module_7_segments.v:19.5-34.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3881632 ],
            "CE": [  ],
            "Q": [ 3881578 ],
            "F": [  ],
            "CLK": [ 3877532 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3881579 ]
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_3_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C37_SLICE5",
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:29.18-33.6|../design/module_freq_divider.v:15.5-28.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3881665 ],
            "CE": [  ],
            "Q": [ 3881724 ],
            "F": [  ],
            "CLK": [ 3877532 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3881723 ]
          }
        },
        "control_inst.load_value_DFFCE_Q_CE_LUT3_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11110100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C30_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877852 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3877849 ],
            "B": [ 3877564 ],
            "A": [ 3877845 ]
          }
        },
        "control_inst.load_value_DFFCE_Q_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C31_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877846 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877550 ]
          }
        },
        "divisor_inst.slow_clk_DFFRE_Q_CE_LUT4_F_I0_MUX2_LUT5_O_S0_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C37_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881839 ],
            "CLK": [  ],
            "D": [ 3881724 ],
            "C": [ 3881727 ],
            "B": [ 3881730 ],
            "A": [ 3881733 ]
          }
        },
        "control_inst.stored_value_DFFCE_Q_1_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C30_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877863 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877550 ]
          }
        },
        "control_inst.stored_value_DFFCE_Q_1_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C30_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877863 ],
            "CE": [ 3877852 ],
            "Q": [ 3877870 ],
            "F": [  ],
            "CLK": [ 3877532 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877763 ],
            "A": [ 3877849 ]
          }
        },
        "control_inst.stored_value_DFFCE_Q_2_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C29_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877874 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877550 ]
          }
        },
        "control_inst.stored_value_DFFCE_Q_2_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C29_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877874 ],
            "CE": [ 3877852 ],
            "Q": [ 3877882 ],
            "F": [  ],
            "CLK": [ 3877532 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877766 ],
            "A": [ 3877849 ]
          }
        },
        "control_inst.stored_value_DFFCE_Q_3_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C30_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877886 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877550 ]
          }
        },
        "control_inst.stored_value_DFFCE_Q_3_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C30_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877886 ],
            "CE": [ 3877852 ],
            "Q": [ 3877894 ],
            "F": [  ],
            "CLK": [ 3877532 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877762 ],
            "A": [ 3877849 ]
          }
        },
        "control_inst.stored_value_DFFCE_Q_4_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C31_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877898 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877550 ]
          }
        },
        "control_inst.stored_value_DFFCE_Q_4_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C31_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877898 ],
            "CE": [ 3877852 ],
            "Q": [ 3877905 ],
            "F": [  ],
            "CLK": [ 3877532 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877765 ],
            "A": [ 3877849 ]
          }
        },
        "control_inst.stored_value_DFFCE_Q_5_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C30_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877909 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877550 ]
          }
        },
        "control_inst.stored_value_DFFCE_Q_5_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C30_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877909 ],
            "CE": [ 3877852 ],
            "Q": [ 3877917 ],
            "F": [  ],
            "CLK": [ 3877532 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877768 ],
            "A": [ 3877849 ]
          }
        },
        "control_inst.stored_value_DFFCE_Q_6_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C31_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877921 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877550 ]
          }
        },
        "control_inst.stored_value_DFFCE_Q_6_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C31_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877921 ],
            "CE": [ 3877852 ],
            "Q": [ 3877929 ],
            "F": [  ],
            "CLK": [ 3877532 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877757 ],
            "A": [ 3877849 ]
          }
        },
        "control_inst.stored_value_DFFCE_Q_7_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C31_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877933 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877550 ]
          }
        },
        "control_inst.stored_value_DFFCE_Q_7_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C31_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877933 ],
            "CE": [ 3877852 ],
            "Q": [ 3877936 ],
            "F": [  ],
            "CLK": [ 3877532 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877760 ],
            "A": [ 3877849 ]
          }
        },
        "control_inst.stored_value_DFFCE_Q_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C29_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877856 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877550 ]
          }
        },
        "control_inst.stored_value_DFFCE_Q_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C29_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877856 ],
            "CE": [ 3877852 ],
            "Q": [ 3877861 ],
            "F": [  ],
            "CLK": [ 3877532 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877945 ],
            "A": [ 3877849 ]
          }
        },
        "control_inst.temp_value_DFFCE_Q_1_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C30_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877950 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877550 ]
          }
        },
        "control_inst.temp_value_DFFCE_Q_1_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C29_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877950 ],
            "CE": [ 3877575 ],
            "Q": [ 3877763 ],
            "F": [  ],
            "CLK": [ 3877532 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877954 ],
            "A": [ 3877577 ]
          }
        },
        "control_inst.temp_value_DFFCE_Q_2_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C29_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877956 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877550 ]
          }
        },
        "control_inst.temp_value_DFFCE_Q_2_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C29_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877956 ],
            "CE": [ 3877575 ],
            "Q": [ 3877766 ],
            "F": [  ],
            "CLK": [ 3877532 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877960 ],
            "A": [ 3877577 ]
          }
        },
        "control_inst.temp_value_DFFCE_Q_3_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C28_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877962 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877550 ]
          }
        },
        "control_inst.temp_value_DFFCE_Q_3_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C28_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877962 ],
            "CE": [ 3877575 ],
            "Q": [ 3877762 ],
            "F": [  ],
            "CLK": [ 3877532 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877966 ],
            "A": [ 3877577 ]
          }
        },
        "control_inst.temp_value_DFFCE_Q_4_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C30_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877968 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877550 ]
          }
        },
        "control_inst.temp_value_DFFCE_Q_4_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C29_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877968 ],
            "CE": [ 3877575 ],
            "Q": [ 3877765 ],
            "F": [  ],
            "CLK": [ 3877532 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877603 ],
            "A": [ 3877577 ]
          }
        },
        "control_inst.temp_value_DFFCE_Q_5_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C27_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877973 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877550 ]
          }
        },
        "control_inst.temp_value_DFFCE_Q_5_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C27_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877973 ],
            "CE": [ 3877575 ],
            "Q": [ 3877768 ],
            "F": [  ],
            "CLK": [ 3877532 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877611 ],
            "A": [ 3877577 ]
          }
        },
        "control_inst.temp_value_DFFCE_Q_6_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C28_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877978 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877550 ]
          }
        },
        "control_inst.temp_value_DFFCE_Q_6_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C28_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877978 ],
            "CE": [ 3877575 ],
            "Q": [ 3877757 ],
            "F": [  ],
            "CLK": [ 3877532 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877723 ],
            "A": [ 3877577 ]
          }
        },
        "control_inst.temp_value_DFFCE_Q_7_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C27_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877983 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877550 ]
          }
        },
        "control_inst.temp_value_DFFCE_Q_7_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C27_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877983 ],
            "CE": [ 3877575 ],
            "Q": [ 3877760 ],
            "F": [  ],
            "CLK": [ 3877532 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877577 ],
            "A": [ 3877565 ]
          }
        },
        "control_inst.temp_value_DFFCE_Q_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C29_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877947 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877550 ]
          }
        },
        "control_inst.temp_value_DFFCE_Q_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C29_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877947 ],
            "CE": [ 3877575 ],
            "Q": [ 3877945 ],
            "F": [  ],
            "CLK": [ 3877532 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877990 ],
            "A": [ 3877577 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_4_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C37_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881018 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_4_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C37_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881017 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_4_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C43_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881330 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "divisor_inst.slow_clk_DFFRE_Q_CE_LUT4_F_I0_MUX2_LUT5_O_S0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C36_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881842 ],
            "CLK": [  ],
            "D": [ 3881736 ],
            "C": [ 3881739 ],
            "B": [ 3881742 ],
            "A": [ 3881679 ]
          }
        },
        "divisor_inst.slow_clk_DFFRE_Q_CE_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C35_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881818 ],
            "CLK": [  ],
            "D": [ 3881830 ],
            "C": [ 3881829 ],
            "B": [ 3881828 ],
            "A": [ 3881827 ]
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT1_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C26_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878012 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878005 ]
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000010001111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C26_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878005 ],
            "CLK": [  ],
            "D": [ 3878018 ],
            "C": [ 3878017 ],
            "B": [ 3878015 ],
            "A": [ 3878014 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_O_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C36_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881098 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_O_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C36_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881097 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_3_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C41_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881263 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_O_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C36_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881093 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_9_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C37_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881054 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_O_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C36_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881092 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_4_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000010110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C43_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881316 ],
            "CLK": [  ],
            "D": [ 3881069 ],
            "C": [ 3881067 ],
            "B": [ 3881108 ],
            "A": [ 3881003 ]
          }
        },
        "display_inst.en_conmutador_DFFR_Q_D_LUT3_F_I0_LUT4_F_2_I3_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C31_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881658 ],
            "CLK": [  ],
            "D": [ 3881583 ],
            "C": [ 3881586 ],
            "B": [ 3881559 ],
            "A": [ 3881564 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C36_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881085 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C36_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881084 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_4_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C43_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881317 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100000011111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C36_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881080 ],
            "CLK": [  ],
            "D": [ 3879997 ],
            "C": [ 3879990 ],
            "B": [ 3880010 ],
            "A": [ 3879985 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C36_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881079 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.en_conmutador_DFFR_Q_D_LUT3_F_I0_LUT4_F_2_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C32_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881652 ],
            "CLK": [  ],
            "D": [ 3881658 ],
            "C": [ 3881629 ],
            "B": [ 3881572 ],
            "A": [ 3881578 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_9_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C37_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881053 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3879981 ]
          }
        },
        "display_inst.en_conmutador_DFFR_Q_D_LUT3_F_I0_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R4C31_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881653 ],
            "CLK": [  ],
            "D": [ 3881596 ],
            "C": [ 3881601 ],
            "B": [ 3881606 ],
            "A": [ 3881611 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C35_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880884 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1100111110101111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C35_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880883 ],
            "CLK": [  ],
            "D": [ 3880012 ],
            "C": [ 3879997 ],
            "B": [ 3880021 ],
            "A": [ 3880017 ]
          }
        },
        "display_inst.en_conmutador_DFFR_Q_D_LUT3_F_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R4C30_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881654 ],
            "CLK": [  ],
            "D": [ 3881616 ],
            "C": [ 3881621 ],
            "B": [ 3881624 ],
            "A": [ 3881591 ]
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R24C23_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878006 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877550 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1011111110111011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C43_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881134 ],
            "CLK": [  ],
            "D": [ 3881104 ],
            "C": [ 3881074 ],
            "B": [ 3881067 ],
            "A": [ 3881069 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C42_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881175 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3881104 ],
            "A": [ 3881074 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_3_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C40_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881297 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3881104 ],
            "A": [ 3881074 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C42_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881171 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C42_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881170 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_3_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C40_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881298 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C42_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881163 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C42_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881162 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3881104 ],
            "A": [ 3881074 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C42_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881158 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000101100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C43_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881133 ],
            "CLK": [  ],
            "D": [ 3881104 ],
            "C": [ 3881074 ],
            "B": [ 3881067 ],
            "A": [ 3881069 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C42_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881157 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C43_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881147 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C43_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881146 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3881104 ],
            "A": [ 3881074 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C43_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881142 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C43_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881141 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_4_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C43_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881311 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_3_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C41_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881264 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1011111110111011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C43_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881129 ],
            "CLK": [  ],
            "D": [ 3881104 ],
            "C": [ 3881074 ],
            "B": [ 3881067 ],
            "A": [ 3881069 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1011111110111011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C43_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881128 ],
            "CLK": [  ],
            "D": [ 3881104 ],
            "C": [ 3881074 ],
            "B": [ 3881067 ],
            "A": [ 3881069 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_4_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C43_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881312 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C42_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881176 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.en_conmutador_DFFR_Q_RESET_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C32_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881649 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877550 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_10_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C25_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878312 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877550 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_10_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C25_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878312 ],
            "CE": [ 3878012 ],
            "Q": [ 3878076 ],
            "F": [  ],
            "CLK": [ 3877532 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878225 ],
            "A": [ 3878018 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_11_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C26_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878317 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877550 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_11_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C26_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878317 ],
            "CE": [ 3878012 ],
            "Q": [ 3878081 ],
            "F": [  ],
            "CLK": [ 3877532 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878229 ],
            "A": [ 3878018 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_12_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C24_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878322 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877550 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_12_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C25_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878322 ],
            "CE": [ 3878012 ],
            "Q": [ 3878098 ],
            "F": [  ],
            "CLK": [ 3877532 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878243 ],
            "A": [ 3878018 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_13_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C25_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878327 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877550 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_13_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C25_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878327 ],
            "CE": [ 3878012 ],
            "Q": [ 3878103 ],
            "F": [  ],
            "CLK": [ 3877532 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878247 ],
            "A": [ 3878018 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_14_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C25_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878332 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877550 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_14_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C25_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878332 ],
            "CE": [ 3878012 ],
            "Q": [ 3878108 ],
            "F": [  ],
            "CLK": [ 3877532 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878251 ],
            "A": [ 3878018 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_15_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C27_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878337 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877550 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_15_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C27_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878337 ],
            "CE": [ 3878012 ],
            "Q": [ 3878113 ],
            "F": [  ],
            "CLK": [ 3877532 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878255 ],
            "A": [ 3878018 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_16_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C24_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878342 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877550 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_16_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C24_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878342 ],
            "CE": [ 3878012 ],
            "Q": [ 3878118 ],
            "F": [  ],
            "CLK": [ 3877532 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878259 ],
            "A": [ 3878018 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_17_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C24_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878347 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877550 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_17_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C24_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878347 ],
            "CE": [ 3878012 ],
            "Q": [ 3878123 ],
            "F": [  ],
            "CLK": [ 3877532 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878263 ],
            "A": [ 3878018 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_18_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C24_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878352 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877550 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_18_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C24_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878352 ],
            "CE": [ 3878012 ],
            "Q": [ 3878128 ],
            "F": [  ],
            "CLK": [ 3877532 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878267 ],
            "A": [ 3878018 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_19_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C24_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878357 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877550 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_19_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C24_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878357 ],
            "CE": [ 3878012 ],
            "Q": [ 3878133 ],
            "F": [  ],
            "CLK": [ 3877532 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878271 ],
            "A": [ 3878018 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_1_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C26_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878309 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877550 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_1_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C27_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878309 ],
            "CE": [ 3878012 ],
            "Q": [ 3878169 ],
            "F": [  ],
            "CLK": [ 3877532 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878302 ],
            "A": [ 3878018 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_20_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C24_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878367 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877550 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_20_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C24_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878367 ],
            "CE": [ 3878012 ],
            "Q": [ 3878138 ],
            "F": [  ],
            "CLK": [ 3877532 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878275 ],
            "A": [ 3878018 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_21_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C23_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878372 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877550 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_21_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C23_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878372 ],
            "CE": [ 3878012 ],
            "Q": [ 3878141 ],
            "F": [  ],
            "CLK": [ 3877532 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878281 ],
            "A": [ 3878018 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_22_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C23_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878377 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877550 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_22_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C23_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878377 ],
            "CE": [ 3878012 ],
            "Q": [ 3878029 ],
            "F": [  ],
            "CLK": [ 3877532 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878183 ],
            "A": [ 3878018 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_23_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C23_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878382 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877550 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_23_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C23_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878382 ],
            "CE": [ 3878012 ],
            "Q": [ 3878034 ],
            "F": [  ],
            "CLK": [ 3877532 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878187 ],
            "A": [ 3878018 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_24_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C23_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878387 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877550 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_24_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C23_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878387 ],
            "CE": [ 3878012 ],
            "Q": [ 3878093 ],
            "F": [  ],
            "CLK": [ 3877532 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878233 ],
            "A": [ 3878018 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_25_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C21_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878392 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877550 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_25_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C21_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878392 ],
            "CE": [ 3878012 ],
            "Q": [ 3878146 ],
            "F": [  ],
            "CLK": [ 3877532 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878279 ],
            "A": [ 3878018 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_26_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C22_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878397 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877550 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_26_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C22_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878397 ],
            "CE": [ 3878012 ],
            "Q": [ 3878154 ],
            "F": [  ],
            "CLK": [ 3877532 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878287 ],
            "A": [ 3878018 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_27_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C21_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878402 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877550 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_27_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C21_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878402 ],
            "CE": [ 3878012 ],
            "Q": [ 3878159 ],
            "F": [  ],
            "CLK": [ 3877532 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878291 ],
            "A": [ 3878018 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_28_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C22_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878407 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877550 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_28_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C22_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878407 ],
            "CE": [ 3878012 ],
            "Q": [ 3878164 ],
            "F": [  ],
            "CLK": [ 3877532 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878295 ],
            "A": [ 3878018 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_29_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C22_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878412 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877550 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_29_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C22_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878412 ],
            "CE": [ 3878012 ],
            "Q": [ 3878172 ],
            "F": [  ],
            "CLK": [ 3877532 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878304 ],
            "A": [ 3878018 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_2_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C28_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878364 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877550 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_2_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C28_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878364 ],
            "CE": [ 3878012 ],
            "Q": [ 3878175 ],
            "F": [  ],
            "CLK": [ 3877532 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878193 ],
            "A": [ 3878018 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_30_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C21_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878422 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877550 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_30_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C21_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878422 ],
            "CE": [ 3878012 ],
            "Q": [ 3878088 ],
            "F": [  ],
            "CLK": [ 3877532 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878239 ],
            "A": [ 3878018 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_31_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C22_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878427 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877550 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_31_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C22_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878427 ],
            "CE": [ 3878012 ],
            "Q": [ 3878149 ],
            "F": [  ],
            "CLK": [ 3877532 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878283 ],
            "A": [ 3878018 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_3_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C27_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878419 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877550 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_3_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C27_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878419 ],
            "CE": [ 3878012 ],
            "Q": [ 3878041 ],
            "F": [  ],
            "CLK": [ 3877532 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878197 ],
            "A": [ 3878018 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_4_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C27_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878434 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877550 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_4_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C27_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878434 ],
            "CE": [ 3878012 ],
            "Q": [ 3878046 ],
            "F": [  ],
            "CLK": [ 3877532 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878201 ],
            "A": [ 3878018 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_5_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C26_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878439 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877550 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_5_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C26_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878439 ],
            "CE": [ 3878012 ],
            "Q": [ 3878051 ],
            "F": [  ],
            "CLK": [ 3877532 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878205 ],
            "A": [ 3878018 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_6_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C29_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878444 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877550 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_6_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C28_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878444 ],
            "CE": [ 3878012 ],
            "Q": [ 3878056 ],
            "F": [  ],
            "CLK": [ 3877532 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878209 ],
            "A": [ 3878018 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_7_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C28_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878449 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877550 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_7_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C28_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878449 ],
            "CE": [ 3878012 ],
            "Q": [ 3878061 ],
            "F": [  ],
            "CLK": [ 3877532 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878213 ],
            "A": [ 3878018 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_8_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C26_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878454 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877550 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_8_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C26_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878454 ],
            "CE": [ 3878012 ],
            "Q": [ 3878066 ],
            "F": [  ],
            "CLK": [ 3877532 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878217 ],
            "A": [ 3878018 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_9_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C25_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878459 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877550 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_9_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C25_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878459 ],
            "CE": [ 3878012 ],
            "Q": [ 3878071 ],
            "F": [  ],
            "CLK": [ 3877532 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878221 ],
            "A": [ 3878018 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C28_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878306 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877550 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C28_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878306 ],
            "CE": [ 3878012 ],
            "Q": [ 3878022 ],
            "F": [  ],
            "CLK": [ 3877532 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878300 ],
            "A": [ 3878018 ]
          }
        },
        "divisor_inst.slow_clk_DFFRE_Q_CE_LUT4_F_I0_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C37_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881838 ],
            "CLK": [  ],
            "D": [ 3881842 ],
            "C": [ 3881664 ],
            "B": [ 3881670 ],
            "A": [ 3881706 ]
          }
        },
        "debouncer_loop[0].debounce_inst.noisy_signal_reg_DFFCE_Q_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C23_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878468 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877550 ]
          }
        },
        "debouncer_loop[0].debounce_inst.noisy_signal_reg_LUT2_I1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C23_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878018 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878469 ],
            "A": [ 3878007 ]
          }
        },
        "debouncer_loop[0].debounce_inst.noisy_signal_reg_LUT2_I1_F_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C24_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878014 ],
            "CLK": [  ],
            "D": [ 3878476 ],
            "C": [ 3878475 ],
            "B": [ 3878474 ],
            "A": [ 3878473 ]
          }
        },
        "debouncer_loop[0].debounce_inst.noisy_signal_reg_LUT2_I1_F_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C26_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878015 ],
            "CLK": [  ],
            "D": [ 3878481 ],
            "C": [ 3878480 ],
            "B": [ 3878479 ],
            "A": [ 3878478 ]
          }
        },
        "debouncer_loop[0].debounce_inst.noisy_signal_reg_LUT2_I1_F_LUT4_F_1_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C27_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878481 ],
            "CLK": [  ],
            "D": [ 3878046 ],
            "C": [ 3878051 ],
            "B": [ 3878056 ],
            "A": [ 3878061 ]
          }
        },
        "debouncer_loop[0].debounce_inst.noisy_signal_reg_LUT2_I1_F_LUT4_F_1_I0_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C27_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878480 ],
            "CLK": [  ],
            "D": [ 3878022 ],
            "C": [ 3878169 ],
            "B": [ 3878175 ],
            "A": [ 3878041 ]
          }
        },
        "debouncer_loop[0].debounce_inst.noisy_signal_reg_LUT2_I1_F_LUT4_F_1_I0_LUT4_F_2_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C25_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878479 ],
            "CLK": [  ],
            "D": [ 3878098 ],
            "C": [ 3878103 ],
            "B": [ 3878108 ],
            "A": [ 3878113 ]
          }
        },
        "debouncer_loop[0].debounce_inst.noisy_signal_reg_LUT2_I1_F_LUT4_F_1_I0_LUT4_F_3_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C25_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878478 ],
            "CLK": [  ],
            "D": [ 3878066 ],
            "C": [ 3878071 ],
            "B": [ 3878076 ],
            "A": [ 3878081 ]
          }
        },
        "debouncer_loop[0].debounce_inst.noisy_signal_reg_LUT2_I1_F_LUT4_F_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C22_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878476 ],
            "CLK": [  ],
            "D": [ 3878093 ],
            "C": [ 3878172 ],
            "B": [ 3878088 ],
            "A": [ 3878149 ]
          }
        },
        "debouncer_loop[0].debounce_inst.noisy_signal_reg_LUT2_I1_F_LUT4_F_I0_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C24_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878475 ],
            "CLK": [  ],
            "D": [ 3878118 ],
            "C": [ 3878133 ],
            "B": [ 3878141 ],
            "A": [ 3878029 ]
          }
        },
        "debouncer_loop[0].debounce_inst.noisy_signal_reg_LUT2_I1_F_LUT4_F_I0_LUT4_F_2_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C22_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878474 ],
            "CLK": [  ],
            "D": [ 3878154 ],
            "C": [ 3878159 ],
            "B": [ 3878146 ],
            "A": [ 3878164 ]
          }
        },
        "debouncer_loop[0].debounce_inst.noisy_signal_reg_LUT2_I1_F_LUT4_F_I0_LUT4_F_3_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C24_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878473 ],
            "CLK": [  ],
            "D": [ 3878123 ],
            "C": [ 3878128 ],
            "B": [ 3878034 ],
            "A": [ 3878138 ]
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT1_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C23_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878498 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878491 ]
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000010001111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C24_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878491 ],
            "CLK": [  ],
            "D": [ 3878504 ],
            "C": [ 3878503 ],
            "B": [ 3878501 ],
            "A": [ 3878500 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_3_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C40_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881292 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_2_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C43_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881195 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_2_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C43_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881202 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_2_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C43_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881194 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_3_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C40_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881293 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_2_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C43_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881190 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_2_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C43_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881189 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R24C23_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878492 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877550 ]
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_LUT4_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C23_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877790 ],
            "CLK": [  ],
            "D": [ 3878669 ],
            "C": [ 3878009 ],
            "B": [ 3878666 ],
            "A": [ 3878495 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_10_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C25_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878805 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877550 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_10_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C25_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878805 ],
            "CE": [ 3878498 ],
            "Q": [ 3878562 ],
            "F": [  ],
            "CLK": [ 3877532 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878718 ],
            "A": [ 3878504 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_11_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C24_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878810 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877550 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_11_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C24_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878810 ],
            "CE": [ 3878498 ],
            "Q": [ 3878567 ],
            "F": [  ],
            "CLK": [ 3877532 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878722 ],
            "A": [ 3878504 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_12_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C25_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878815 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877550 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_12_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C25_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878815 ],
            "CE": [ 3878498 ],
            "Q": [ 3878584 ],
            "F": [  ],
            "CLK": [ 3877532 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878736 ],
            "A": [ 3878504 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_13_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C25_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878820 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877550 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_13_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C25_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878820 ],
            "CE": [ 3878498 ],
            "Q": [ 3878589 ],
            "F": [  ],
            "CLK": [ 3877532 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878740 ],
            "A": [ 3878504 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_14_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C25_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878825 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877550 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_14_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C25_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878825 ],
            "CE": [ 3878498 ],
            "Q": [ 3878594 ],
            "F": [  ],
            "CLK": [ 3877532 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878744 ],
            "A": [ 3878504 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_15_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C24_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878830 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877550 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_15_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C24_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878830 ],
            "CE": [ 3878498 ],
            "Q": [ 3878599 ],
            "F": [  ],
            "CLK": [ 3877532 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878748 ],
            "A": [ 3878504 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_16_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C23_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878835 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877550 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_16_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C23_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878835 ],
            "CE": [ 3878498 ],
            "Q": [ 3878604 ],
            "F": [  ],
            "CLK": [ 3877532 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878752 ],
            "A": [ 3878504 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_17_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C24_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878840 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877550 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_17_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C24_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878840 ],
            "CE": [ 3878498 ],
            "Q": [ 3878609 ],
            "F": [  ],
            "CLK": [ 3877532 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878756 ],
            "A": [ 3878504 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_18_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C24_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878845 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877550 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_18_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C24_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878845 ],
            "CE": [ 3878498 ],
            "Q": [ 3878614 ],
            "F": [  ],
            "CLK": [ 3877532 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878760 ],
            "A": [ 3878504 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_19_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C23_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878850 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877550 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_19_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C23_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878850 ],
            "CE": [ 3878498 ],
            "Q": [ 3878619 ],
            "F": [  ],
            "CLK": [ 3877532 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878764 ],
            "A": [ 3878504 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_1_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C26_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878802 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877550 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_1_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C26_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878802 ],
            "CE": [ 3878498 ],
            "Q": [ 3878655 ],
            "F": [  ],
            "CLK": [ 3877532 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878795 ],
            "A": [ 3878504 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_20_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C24_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878860 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877550 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_20_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C24_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878860 ],
            "CE": [ 3878498 ],
            "Q": [ 3878624 ],
            "F": [  ],
            "CLK": [ 3877532 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878768 ],
            "A": [ 3878504 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_21_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C23_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878865 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877550 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_21_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C23_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878865 ],
            "CE": [ 3878498 ],
            "Q": [ 3878627 ],
            "F": [  ],
            "CLK": [ 3877532 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878774 ],
            "A": [ 3878504 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_22_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C23_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878870 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877550 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_22_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C23_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878870 ],
            "CE": [ 3878498 ],
            "Q": [ 3878515 ],
            "F": [  ],
            "CLK": [ 3877532 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878676 ],
            "A": [ 3878504 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_23_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C21_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878875 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877550 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_23_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C21_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878875 ],
            "CE": [ 3878498 ],
            "Q": [ 3878520 ],
            "F": [  ],
            "CLK": [ 3877532 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878680 ],
            "A": [ 3878504 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_24_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C22_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878880 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877550 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_24_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C22_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878880 ],
            "CE": [ 3878498 ],
            "Q": [ 3878579 ],
            "F": [  ],
            "CLK": [ 3877532 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878726 ],
            "A": [ 3878504 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_25_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C22_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878885 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877550 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_25_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C22_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878885 ],
            "CE": [ 3878498 ],
            "Q": [ 3878632 ],
            "F": [  ],
            "CLK": [ 3877532 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878772 ],
            "A": [ 3878504 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_26_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C22_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878890 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877550 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_26_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C22_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878890 ],
            "CE": [ 3878498 ],
            "Q": [ 3878640 ],
            "F": [  ],
            "CLK": [ 3877532 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878780 ],
            "A": [ 3878504 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_27_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C21_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878895 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877550 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_27_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C21_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878895 ],
            "CE": [ 3878498 ],
            "Q": [ 3878645 ],
            "F": [  ],
            "CLK": [ 3877532 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878784 ],
            "A": [ 3878504 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_28_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C21_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878900 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877550 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_28_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C21_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878900 ],
            "CE": [ 3878498 ],
            "Q": [ 3878650 ],
            "F": [  ],
            "CLK": [ 3877532 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878788 ],
            "A": [ 3878504 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_29_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C22_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878905 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877550 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_29_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C22_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878905 ],
            "CE": [ 3878498 ],
            "Q": [ 3878658 ],
            "F": [  ],
            "CLK": [ 3877532 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878797 ],
            "A": [ 3878504 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_2_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C27_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878857 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877550 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_2_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C27_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878857 ],
            "CE": [ 3878498 ],
            "Q": [ 3878661 ],
            "F": [  ],
            "CLK": [ 3877532 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878686 ],
            "A": [ 3878504 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_30_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C20_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878915 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877550 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_30_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C21_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878915 ],
            "CE": [ 3878498 ],
            "Q": [ 3878574 ],
            "F": [  ],
            "CLK": [ 3877532 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878732 ],
            "A": [ 3878504 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_31_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C21_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878920 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877550 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_31_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C21_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878920 ],
            "CE": [ 3878498 ],
            "Q": [ 3878635 ],
            "F": [  ],
            "CLK": [ 3877532 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878776 ],
            "A": [ 3878504 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_3_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C26_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878912 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877550 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_3_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C26_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878912 ],
            "CE": [ 3878498 ],
            "Q": [ 3878527 ],
            "F": [  ],
            "CLK": [ 3877532 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878690 ],
            "A": [ 3878504 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_4_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C26_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878927 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877550 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_4_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C26_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878927 ],
            "CE": [ 3878498 ],
            "Q": [ 3878532 ],
            "F": [  ],
            "CLK": [ 3877532 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878694 ],
            "A": [ 3878504 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_5_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C26_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878932 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877550 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_5_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C26_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878932 ],
            "CE": [ 3878498 ],
            "Q": [ 3878537 ],
            "F": [  ],
            "CLK": [ 3877532 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878698 ],
            "A": [ 3878504 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_6_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C27_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878937 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877550 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_6_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C27_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878937 ],
            "CE": [ 3878498 ],
            "Q": [ 3878542 ],
            "F": [  ],
            "CLK": [ 3877532 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878702 ],
            "A": [ 3878504 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_7_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C26_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878942 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877550 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_7_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C26_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878942 ],
            "CE": [ 3878498 ],
            "Q": [ 3878547 ],
            "F": [  ],
            "CLK": [ 3877532 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878706 ],
            "A": [ 3878504 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_8_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C26_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878947 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877550 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_8_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C26_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878947 ],
            "CE": [ 3878498 ],
            "Q": [ 3878552 ],
            "F": [  ],
            "CLK": [ 3877532 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878710 ],
            "A": [ 3878504 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_9_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C25_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878952 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877550 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_9_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C25_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878952 ],
            "CE": [ 3878498 ],
            "Q": [ 3878557 ],
            "F": [  ],
            "CLK": [ 3877532 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878714 ],
            "A": [ 3878504 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C27_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878799 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877550 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C27_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878799 ],
            "CE": [ 3878498 ],
            "Q": [ 3878508 ],
            "F": [  ],
            "CLK": [ 3877532 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878793 ],
            "A": [ 3878504 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_2_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C43_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881207 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "debouncer_loop[1].debounce_inst.noisy_signal_reg_DFFCE_Q_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C22_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878961 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877550 ]
          }
        },
        "debouncer_loop[1].debounce_inst.noisy_signal_reg_LUT2_I1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C22_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878504 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878962 ],
            "A": [ 3878493 ]
          }
        },
        "debouncer_loop[1].debounce_inst.noisy_signal_reg_LUT2_I1_F_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C23_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878500 ],
            "CLK": [  ],
            "D": [ 3878969 ],
            "C": [ 3878968 ],
            "B": [ 3878967 ],
            "A": [ 3878966 ]
          }
        },
        "debouncer_loop[1].debounce_inst.noisy_signal_reg_LUT2_I1_F_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C25_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878501 ],
            "CLK": [  ],
            "D": [ 3878974 ],
            "C": [ 3878973 ],
            "B": [ 3878972 ],
            "A": [ 3878971 ]
          }
        },
        "debouncer_loop[1].debounce_inst.noisy_signal_reg_LUT2_I1_F_LUT4_F_1_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C26_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878974 ],
            "CLK": [  ],
            "D": [ 3878532 ],
            "C": [ 3878537 ],
            "B": [ 3878542 ],
            "A": [ 3878547 ]
          }
        },
        "debouncer_loop[1].debounce_inst.noisy_signal_reg_LUT2_I1_F_LUT4_F_1_I0_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C27_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878973 ],
            "CLK": [  ],
            "D": [ 3878508 ],
            "C": [ 3878655 ],
            "B": [ 3878661 ],
            "A": [ 3878527 ]
          }
        },
        "debouncer_loop[1].debounce_inst.noisy_signal_reg_LUT2_I1_F_LUT4_F_1_I0_LUT4_F_2_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C25_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878972 ],
            "CLK": [  ],
            "D": [ 3878584 ],
            "C": [ 3878589 ],
            "B": [ 3878594 ],
            "A": [ 3878599 ]
          }
        },
        "debouncer_loop[1].debounce_inst.noisy_signal_reg_LUT2_I1_F_LUT4_F_1_I0_LUT4_F_3_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C25_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878971 ],
            "CLK": [  ],
            "D": [ 3878552 ],
            "C": [ 3878557 ],
            "B": [ 3878562 ],
            "A": [ 3878567 ]
          }
        },
        "debouncer_loop[1].debounce_inst.noisy_signal_reg_LUT2_I1_F_LUT4_F_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C22_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878969 ],
            "CLK": [  ],
            "D": [ 3878579 ],
            "C": [ 3878658 ],
            "B": [ 3878574 ],
            "A": [ 3878635 ]
          }
        },
        "debouncer_loop[1].debounce_inst.noisy_signal_reg_LUT2_I1_F_LUT4_F_I0_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C23_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878968 ],
            "CLK": [  ],
            "D": [ 3878604 ],
            "C": [ 3878619 ],
            "B": [ 3878627 ],
            "A": [ 3878515 ]
          }
        },
        "debouncer_loop[1].debounce_inst.noisy_signal_reg_LUT2_I1_F_LUT4_F_I0_LUT4_F_2_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C24_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878967 ],
            "CLK": [  ],
            "D": [ 3878520 ],
            "C": [ 3878624 ],
            "B": [ 3878614 ],
            "A": [ 3878609 ]
          }
        },
        "debouncer_loop[1].debounce_inst.noisy_signal_reg_LUT2_I1_F_LUT4_F_I0_LUT4_F_3_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C22_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878966 ],
            "CLK": [  ],
            "D": [ 3878650 ],
            "C": [ 3878632 ],
            "B": [ 3878640 ],
            "A": [ 3878645 ]
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT1_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C24_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878988 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878984 ]
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000010001111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C28_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878984 ],
            "CLK": [  ],
            "D": [ 3878994 ],
            "C": [ 3878993 ],
            "B": [ 3878991 ],
            "A": [ 3878990 ]
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C23_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878985 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877550 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_10_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C29_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879288 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877550 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_10_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C29_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879288 ],
            "CE": [ 3878988 ],
            "Q": [ 3879052 ],
            "F": [  ],
            "CLK": [ 3877532 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879201 ],
            "A": [ 3878994 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_11_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C29_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879293 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877550 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_11_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C29_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879293 ],
            "CE": [ 3878988 ],
            "Q": [ 3879057 ],
            "F": [  ],
            "CLK": [ 3877532 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879205 ],
            "A": [ 3878994 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_12_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C30_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879298 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877550 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_12_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C30_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879298 ],
            "CE": [ 3878988 ],
            "Q": [ 3879074 ],
            "F": [  ],
            "CLK": [ 3877532 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879219 ],
            "A": [ 3878994 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_13_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C30_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879303 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877550 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_13_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C30_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879303 ],
            "CE": [ 3878988 ],
            "Q": [ 3879079 ],
            "F": [  ],
            "CLK": [ 3877532 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879223 ],
            "A": [ 3878994 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_14_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C30_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879308 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877550 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_14_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C30_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879308 ],
            "CE": [ 3878988 ],
            "Q": [ 3879084 ],
            "F": [  ],
            "CLK": [ 3877532 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879227 ],
            "A": [ 3878994 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_15_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C27_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879313 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877550 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_15_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C27_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879313 ],
            "CE": [ 3878988 ],
            "Q": [ 3879089 ],
            "F": [  ],
            "CLK": [ 3877532 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879231 ],
            "A": [ 3878994 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_16_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C28_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879318 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877550 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_16_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C28_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879318 ],
            "CE": [ 3878988 ],
            "Q": [ 3879094 ],
            "F": [  ],
            "CLK": [ 3877532 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879235 ],
            "A": [ 3878994 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_17_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C28_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879323 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877550 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_17_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C28_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879323 ],
            "CE": [ 3878988 ],
            "Q": [ 3879099 ],
            "F": [  ],
            "CLK": [ 3877532 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879239 ],
            "A": [ 3878994 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_18_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C29_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879328 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877550 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_18_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C29_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879328 ],
            "CE": [ 3878988 ],
            "Q": [ 3879104 ],
            "F": [  ],
            "CLK": [ 3877532 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879243 ],
            "A": [ 3878994 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_19_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C25_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879333 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877550 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_19_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C25_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879333 ],
            "CE": [ 3878988 ],
            "Q": [ 3879109 ],
            "F": [  ],
            "CLK": [ 3877532 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879247 ],
            "A": [ 3878994 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_1_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C31_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879285 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877550 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_1_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C31_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879285 ],
            "CE": [ 3878988 ],
            "Q": [ 3879145 ],
            "F": [  ],
            "CLK": [ 3877532 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879278 ],
            "A": [ 3878994 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_20_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C28_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879343 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877550 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_20_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C28_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879343 ],
            "CE": [ 3878988 ],
            "Q": [ 3879114 ],
            "F": [  ],
            "CLK": [ 3877532 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879251 ],
            "A": [ 3878994 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_21_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C25_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879348 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877550 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_21_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C25_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879348 ],
            "CE": [ 3878988 ],
            "Q": [ 3879117 ],
            "F": [  ],
            "CLK": [ 3877532 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879257 ],
            "A": [ 3878994 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_22_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C27_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879353 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877550 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_22_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C27_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879353 ],
            "CE": [ 3878988 ],
            "Q": [ 3879005 ],
            "F": [  ],
            "CLK": [ 3877532 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879159 ],
            "A": [ 3878994 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_23_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C26_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879358 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877550 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_23_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C26_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879358 ],
            "CE": [ 3878988 ],
            "Q": [ 3879010 ],
            "F": [  ],
            "CLK": [ 3877532 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879163 ],
            "A": [ 3878994 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_24_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C27_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879363 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877550 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_24_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C27_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879363 ],
            "CE": [ 3878988 ],
            "Q": [ 3879069 ],
            "F": [  ],
            "CLK": [ 3877532 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879209 ],
            "A": [ 3878994 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_25_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C26_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879368 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877550 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_25_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C26_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879368 ],
            "CE": [ 3878988 ],
            "Q": [ 3879122 ],
            "F": [  ],
            "CLK": [ 3877532 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879255 ],
            "A": [ 3878994 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_26_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C27_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879373 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877550 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_26_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C27_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879373 ],
            "CE": [ 3878988 ],
            "Q": [ 3879130 ],
            "F": [  ],
            "CLK": [ 3877532 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879263 ],
            "A": [ 3878994 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_27_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C25_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879378 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877550 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_27_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C25_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879378 ],
            "CE": [ 3878988 ],
            "Q": [ 3879135 ],
            "F": [  ],
            "CLK": [ 3877532 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879267 ],
            "A": [ 3878994 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_28_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C24_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879383 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877550 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_28_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C24_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879383 ],
            "CE": [ 3878988 ],
            "Q": [ 3879140 ],
            "F": [  ],
            "CLK": [ 3877532 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879271 ],
            "A": [ 3878994 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_29_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C24_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879388 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877550 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_29_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C25_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879388 ],
            "CE": [ 3878988 ],
            "Q": [ 3879148 ],
            "F": [  ],
            "CLK": [ 3877532 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879280 ],
            "A": [ 3878994 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_2_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C31_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879340 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877550 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_2_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C31_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879340 ],
            "CE": [ 3878988 ],
            "Q": [ 3879151 ],
            "F": [  ],
            "CLK": [ 3877532 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879169 ],
            "A": [ 3878994 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_30_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C26_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879398 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877550 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_30_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C26_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879398 ],
            "CE": [ 3878988 ],
            "Q": [ 3879064 ],
            "F": [  ],
            "CLK": [ 3877532 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879215 ],
            "A": [ 3878994 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_31_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C26_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879403 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877550 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_31_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C26_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879403 ],
            "CE": [ 3878988 ],
            "Q": [ 3879125 ],
            "F": [  ],
            "CLK": [ 3877532 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879259 ],
            "A": [ 3878994 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_3_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C32_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879395 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877550 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_3_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C32_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879395 ],
            "CE": [ 3878988 ],
            "Q": [ 3879017 ],
            "F": [  ],
            "CLK": [ 3877532 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879173 ],
            "A": [ 3878994 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_4_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C31_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879410 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877550 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_4_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C31_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879410 ],
            "CE": [ 3878988 ],
            "Q": [ 3879022 ],
            "F": [  ],
            "CLK": [ 3877532 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879177 ],
            "A": [ 3878994 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_5_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C30_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879415 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877550 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_5_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C30_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879415 ],
            "CE": [ 3878988 ],
            "Q": [ 3879027 ],
            "F": [  ],
            "CLK": [ 3877532 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879181 ],
            "A": [ 3878994 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_6_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C32_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879420 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877550 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_6_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C32_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879420 ],
            "CE": [ 3878988 ],
            "Q": [ 3879032 ],
            "F": [  ],
            "CLK": [ 3877532 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879185 ],
            "A": [ 3878994 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_7_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C31_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879425 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877550 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_7_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C31_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879425 ],
            "CE": [ 3878988 ],
            "Q": [ 3879037 ],
            "F": [  ],
            "CLK": [ 3877532 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879189 ],
            "A": [ 3878994 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_8_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C31_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879430 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877550 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_8_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C31_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879430 ],
            "CE": [ 3878988 ],
            "Q": [ 3879042 ],
            "F": [  ],
            "CLK": [ 3877532 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879193 ],
            "A": [ 3878994 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_9_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C29_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879435 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877550 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_9_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C29_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879435 ],
            "CE": [ 3878988 ],
            "Q": [ 3879047 ],
            "F": [  ],
            "CLK": [ 3877532 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879197 ],
            "A": [ 3878994 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C31_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879282 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877550 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C31_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879282 ],
            "CE": [ 3878988 ],
            "Q": [ 3878998 ],
            "F": [  ],
            "CLK": [ 3877532 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879276 ],
            "A": [ 3878994 ]
          }
        },
        "divisor_inst.slow_clk_DFFRE_Q_CE_LUT4_F_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C34_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881830 ],
            "CLK": [  ],
            "D": [ 3881721 ],
            "C": [ 3881715 ],
            "B": [ 3881718 ],
            "A": [ 3881709 ]
          }
        },
        "debouncer_loop[2].debounce_inst.noisy_signal_reg_DFFCE_Q_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C28_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879444 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877550 ]
          }
        },
        "debouncer_loop[2].debounce_inst.noisy_signal_reg_LUT2_I1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C28_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878994 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879445 ],
            "A": [ 3878986 ]
          }
        },
        "debouncer_loop[2].debounce_inst.noisy_signal_reg_LUT2_I1_F_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C27_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878990 ],
            "CLK": [  ],
            "D": [ 3879452 ],
            "C": [ 3879451 ],
            "B": [ 3879450 ],
            "A": [ 3879449 ]
          }
        },
        "debouncer_loop[2].debounce_inst.noisy_signal_reg_LUT2_I1_F_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C29_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878991 ],
            "CLK": [  ],
            "D": [ 3879457 ],
            "C": [ 3879456 ],
            "B": [ 3879455 ],
            "A": [ 3879454 ]
          }
        },
        "debouncer_loop[2].debounce_inst.noisy_signal_reg_LUT2_I1_F_LUT4_F_1_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C29_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879457 ],
            "CLK": [  ],
            "D": [ 3879022 ],
            "C": [ 3879027 ],
            "B": [ 3879032 ],
            "A": [ 3879037 ]
          }
        },
        "debouncer_loop[2].debounce_inst.noisy_signal_reg_LUT2_I1_F_LUT4_F_1_I0_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C30_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879456 ],
            "CLK": [  ],
            "D": [ 3878998 ],
            "C": [ 3879145 ],
            "B": [ 3879151 ],
            "A": [ 3879017 ]
          }
        },
        "debouncer_loop[2].debounce_inst.noisy_signal_reg_LUT2_I1_F_LUT4_F_1_I0_LUT4_F_2_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C28_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879455 ],
            "CLK": [  ],
            "D": [ 3879074 ],
            "C": [ 3879079 ],
            "B": [ 3879084 ],
            "A": [ 3879089 ]
          }
        },
        "debouncer_loop[2].debounce_inst.noisy_signal_reg_LUT2_I1_F_LUT4_F_1_I0_LUT4_F_3_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C29_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879454 ],
            "CLK": [  ],
            "D": [ 3879042 ],
            "C": [ 3879047 ],
            "B": [ 3879052 ],
            "A": [ 3879057 ]
          }
        },
        "debouncer_loop[2].debounce_inst.noisy_signal_reg_LUT2_I1_F_LUT4_F_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C26_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879452 ],
            "CLK": [  ],
            "D": [ 3879069 ],
            "C": [ 3879148 ],
            "B": [ 3879064 ],
            "A": [ 3879125 ]
          }
        },
        "debouncer_loop[2].debounce_inst.noisy_signal_reg_LUT2_I1_F_LUT4_F_I0_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C27_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879451 ],
            "CLK": [  ],
            "D": [ 3879094 ],
            "C": [ 3879109 ],
            "B": [ 3879117 ],
            "A": [ 3879005 ]
          }
        },
        "debouncer_loop[2].debounce_inst.noisy_signal_reg_LUT2_I1_F_LUT4_F_I0_LUT4_F_2_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C26_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879450 ],
            "CLK": [  ],
            "D": [ 3879122 ],
            "C": [ 3879130 ],
            "B": [ 3879135 ],
            "A": [ 3879140 ]
          }
        },
        "debouncer_loop[2].debounce_inst.noisy_signal_reg_LUT2_I1_F_LUT4_F_I0_LUT4_F_3_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C27_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879449 ],
            "CLK": [  ],
            "D": [ 3879099 ],
            "C": [ 3879104 ],
            "B": [ 3879114 ],
            "A": [ 3879010 ]
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT1_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C22_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879471 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3879467 ]
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000010001111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C22_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879467 ],
            "CLK": [  ],
            "D": [ 3879477 ],
            "C": [ 3879476 ],
            "B": [ 3879474 ],
            "A": [ 3879473 ]
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C23_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879468 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877550 ]
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_LUT4_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C23_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877543 ],
            "CLK": [  ],
            "D": [ 3878009 ],
            "C": [ 3878666 ],
            "B": [ 3878495 ],
            "A": [ 3878669 ]
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_LUT4_I0_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C23_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877780 ],
            "CLK": [  ],
            "D": [ 3878495 ],
            "C": [ 3878009 ],
            "B": [ 3878666 ],
            "A": [ 3878669 ]
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_LUT4_I0_1_F_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C23_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877788 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877795 ],
            "A": [ 3877790 ]
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_LUT4_I0_1_F_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R24C22_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877799 ],
            "CLK": [  ],
            "D": [ 3877517 ],
            "C": [ 3877527 ],
            "B": [ 3877522 ],
            "A": [ 3877512 ]
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_LUT4_I0_1_F_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C22_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877777 ],
            "CLK": [  ],
            "D": [ 3877512 ],
            "C": [ 3877527 ],
            "B": [ 3877522 ],
            "A": [ 3877517 ]
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_LUT4_I0_1_F_LUT4_F_2_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C22_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877794 ],
            "CLK": [  ],
            "D": [ 3877522 ],
            "C": [ 3877527 ],
            "B": [ 3877517 ],
            "A": [ 3877512 ]
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_LUT4_I0_2_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C23_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877795 ],
            "CLK": [  ],
            "D": [ 3878666 ],
            "C": [ 3878009 ],
            "B": [ 3878495 ],
            "A": [ 3878669 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_10_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C19_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879778 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877550 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_10_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C19_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879778 ],
            "CE": [ 3879471 ],
            "Q": [ 3879535 ],
            "F": [  ],
            "CLK": [ 3877532 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879691 ],
            "A": [ 3879477 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_11_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C20_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879783 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877550 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_11_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C20_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879783 ],
            "CE": [ 3879471 ],
            "Q": [ 3879540 ],
            "F": [  ],
            "CLK": [ 3877532 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879695 ],
            "A": [ 3879477 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_12_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C20_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879788 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877550 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_12_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C20_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879788 ],
            "CE": [ 3879471 ],
            "Q": [ 3879557 ],
            "F": [  ],
            "CLK": [ 3877532 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879709 ],
            "A": [ 3879477 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_13_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C19_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879793 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877550 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_13_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C19_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879793 ],
            "CE": [ 3879471 ],
            "Q": [ 3879562 ],
            "F": [  ],
            "CLK": [ 3877532 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879713 ],
            "A": [ 3879477 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_14_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C23_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879798 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877550 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_14_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C23_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879798 ],
            "CE": [ 3879471 ],
            "Q": [ 3879567 ],
            "F": [  ],
            "CLK": [ 3877532 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879717 ],
            "A": [ 3879477 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_15_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R4C19_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879803 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877550 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_15_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R4C19_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879803 ],
            "CE": [ 3879471 ],
            "Q": [ 3879572 ],
            "F": [  ],
            "CLK": [ 3877532 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879721 ],
            "A": [ 3879477 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_16_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C22_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879808 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877550 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_16_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C22_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879808 ],
            "CE": [ 3879471 ],
            "Q": [ 3879577 ],
            "F": [  ],
            "CLK": [ 3877532 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879725 ],
            "A": [ 3879477 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_17_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C23_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879813 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877550 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_17_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C23_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879813 ],
            "CE": [ 3879471 ],
            "Q": [ 3879582 ],
            "F": [  ],
            "CLK": [ 3877532 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879729 ],
            "A": [ 3879477 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_18_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R4C19_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879818 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877550 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_18_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R4C19_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879818 ],
            "CE": [ 3879471 ],
            "Q": [ 3879587 ],
            "F": [  ],
            "CLK": [ 3877532 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879733 ],
            "A": [ 3879477 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_19_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C22_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879823 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877550 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_19_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C22_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879823 ],
            "CE": [ 3879471 ],
            "Q": [ 3879592 ],
            "F": [  ],
            "CLK": [ 3877532 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879737 ],
            "A": [ 3879477 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_1_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C23_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879775 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877550 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_1_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C23_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879775 ],
            "CE": [ 3879471 ],
            "Q": [ 3879628 ],
            "F": [  ],
            "CLK": [ 3877532 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879768 ],
            "A": [ 3879477 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_20_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R4C18_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879833 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877550 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_20_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R4C19_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879833 ],
            "CE": [ 3879471 ],
            "Q": [ 3879597 ],
            "F": [  ],
            "CLK": [ 3877532 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879741 ],
            "A": [ 3879477 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_21_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C18_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879838 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877550 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_21_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C18_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879838 ],
            "CE": [ 3879471 ],
            "Q": [ 3879600 ],
            "F": [  ],
            "CLK": [ 3877532 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879747 ],
            "A": [ 3879477 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_22_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C18_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879843 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877550 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_22_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C18_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879843 ],
            "CE": [ 3879471 ],
            "Q": [ 3879488 ],
            "F": [  ],
            "CLK": [ 3877532 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879649 ],
            "A": [ 3879477 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_23_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C18_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879848 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877550 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_23_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C18_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879848 ],
            "CE": [ 3879471 ],
            "Q": [ 3879493 ],
            "F": [  ],
            "CLK": [ 3877532 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879653 ],
            "A": [ 3879477 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_24_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C16_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879853 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877550 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_24_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C16_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879853 ],
            "CE": [ 3879471 ],
            "Q": [ 3879552 ],
            "F": [  ],
            "CLK": [ 3877532 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879699 ],
            "A": [ 3879477 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_25_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C17_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879858 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877550 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_25_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C17_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879858 ],
            "CE": [ 3879471 ],
            "Q": [ 3879605 ],
            "F": [  ],
            "CLK": [ 3877532 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879745 ],
            "A": [ 3879477 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_26_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C16_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879863 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877550 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_26_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C17_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879863 ],
            "CE": [ 3879471 ],
            "Q": [ 3879613 ],
            "F": [  ],
            "CLK": [ 3877532 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879753 ],
            "A": [ 3879477 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_27_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C16_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879868 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877550 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_27_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C16_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879868 ],
            "CE": [ 3879471 ],
            "Q": [ 3879618 ],
            "F": [  ],
            "CLK": [ 3877532 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879757 ],
            "A": [ 3879477 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_28_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C17_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879873 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877550 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_28_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C17_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879873 ],
            "CE": [ 3879471 ],
            "Q": [ 3879623 ],
            "F": [  ],
            "CLK": [ 3877532 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879761 ],
            "A": [ 3879477 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_29_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C16_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879878 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877550 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_29_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C16_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879878 ],
            "CE": [ 3879471 ],
            "Q": [ 3879631 ],
            "F": [  ],
            "CLK": [ 3877532 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879770 ],
            "A": [ 3879477 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_2_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C22_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879830 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877550 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_2_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C22_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879830 ],
            "CE": [ 3879471 ],
            "Q": [ 3879634 ],
            "F": [  ],
            "CLK": [ 3877532 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879659 ],
            "A": [ 3879477 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_30_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C16_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879888 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877550 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_30_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C16_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879888 ],
            "CE": [ 3879471 ],
            "Q": [ 3879547 ],
            "F": [  ],
            "CLK": [ 3877532 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879705 ],
            "A": [ 3879477 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_31_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R4C17_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879893 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877550 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_31_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R4C17_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879893 ],
            "CE": [ 3879471 ],
            "Q": [ 3879608 ],
            "F": [  ],
            "CLK": [ 3877532 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879749 ],
            "A": [ 3879477 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_3_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C23_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879885 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877550 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_3_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C23_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879885 ],
            "CE": [ 3879471 ],
            "Q": [ 3879500 ],
            "F": [  ],
            "CLK": [ 3877532 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879663 ],
            "A": [ 3879477 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_4_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C21_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879900 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877550 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_4_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C21_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879900 ],
            "CE": [ 3879471 ],
            "Q": [ 3879505 ],
            "F": [  ],
            "CLK": [ 3877532 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879667 ],
            "A": [ 3879477 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_5_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C21_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879905 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877550 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_5_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C21_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879905 ],
            "CE": [ 3879471 ],
            "Q": [ 3879510 ],
            "F": [  ],
            "CLK": [ 3877532 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879671 ],
            "A": [ 3879477 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_6_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C21_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879910 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877550 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_6_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C21_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879910 ],
            "CE": [ 3879471 ],
            "Q": [ 3879515 ],
            "F": [  ],
            "CLK": [ 3877532 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879675 ],
            "A": [ 3879477 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_7_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C21_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879915 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877550 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_7_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C21_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879915 ],
            "CE": [ 3879471 ],
            "Q": [ 3879520 ],
            "F": [  ],
            "CLK": [ 3877532 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879679 ],
            "A": [ 3879477 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_8_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C20_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879920 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877550 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_8_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C20_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879920 ],
            "CE": [ 3879471 ],
            "Q": [ 3879525 ],
            "F": [  ],
            "CLK": [ 3877532 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879683 ],
            "A": [ 3879477 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_9_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R4C20_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879925 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877550 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_9_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R4C20_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879925 ],
            "CE": [ 3879471 ],
            "Q": [ 3879530 ],
            "F": [  ],
            "CLK": [ 3877532 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879687 ],
            "A": [ 3879477 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C22_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879772 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877550 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C22_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879772 ],
            "CE": [ 3879471 ],
            "Q": [ 3879481 ],
            "F": [  ],
            "CLK": [ 3877532 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879766 ],
            "A": [ 3879477 ]
          }
        },
        "divisor_inst.slow_clk_DFFRE_Q_CE_LUT4_F_I0_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C36_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881828 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3881693 ],
            "B": [ 3881683 ],
            "A": [ 3881832 ]
          }
        },
        "debouncer_loop[3].debounce_inst.noisy_signal_reg_DFFCE_Q_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C23_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879934 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877550 ]
          }
        },
        "debouncer_loop[3].debounce_inst.noisy_signal_reg_LUT2_I1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C22_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879477 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879935 ],
            "A": [ 3879469 ]
          }
        },
        "debouncer_loop[3].debounce_inst.noisy_signal_reg_LUT2_I1_F_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C18_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879473 ],
            "CLK": [  ],
            "D": [ 3879942 ],
            "C": [ 3879941 ],
            "B": [ 3879940 ],
            "A": [ 3879939 ]
          }
        },
        "debouncer_loop[3].debounce_inst.noisy_signal_reg_LUT2_I1_F_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C21_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879474 ],
            "CLK": [  ],
            "D": [ 3879947 ],
            "C": [ 3879946 ],
            "B": [ 3879945 ],
            "A": [ 3879944 ]
          }
        },
        "debouncer_loop[3].debounce_inst.noisy_signal_reg_LUT2_I1_F_LUT4_F_1_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C21_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879947 ],
            "CLK": [  ],
            "D": [ 3879505 ],
            "C": [ 3879510 ],
            "B": [ 3879515 ],
            "A": [ 3879520 ]
          }
        },
        "debouncer_loop[3].debounce_inst.noisy_signal_reg_LUT2_I1_F_LUT4_F_1_I0_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C22_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879946 ],
            "CLK": [  ],
            "D": [ 3879481 ],
            "C": [ 3879628 ],
            "B": [ 3879634 ],
            "A": [ 3879500 ]
          }
        },
        "debouncer_loop[3].debounce_inst.noisy_signal_reg_LUT2_I1_F_LUT4_F_1_I0_LUT4_F_2_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C20_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879945 ],
            "CLK": [  ],
            "D": [ 3879557 ],
            "C": [ 3879562 ],
            "B": [ 3879567 ],
            "A": [ 3879572 ]
          }
        },
        "debouncer_loop[3].debounce_inst.noisy_signal_reg_LUT2_I1_F_LUT4_F_1_I0_LUT4_F_3_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C20_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879944 ],
            "CLK": [  ],
            "D": [ 3879525 ],
            "C": [ 3879530 ],
            "B": [ 3879535 ],
            "A": [ 3879540 ]
          }
        },
        "debouncer_loop[3].debounce_inst.noisy_signal_reg_LUT2_I1_F_LUT4_F_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C17_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879942 ],
            "CLK": [  ],
            "D": [ 3879552 ],
            "C": [ 3879631 ],
            "B": [ 3879547 ],
            "A": [ 3879608 ]
          }
        },
        "debouncer_loop[3].debounce_inst.noisy_signal_reg_LUT2_I1_F_LUT4_F_I0_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C18_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879941 ],
            "CLK": [  ],
            "D": [ 3879577 ],
            "C": [ 3879592 ],
            "B": [ 3879600 ],
            "A": [ 3879488 ]
          }
        },
        "debouncer_loop[3].debounce_inst.noisy_signal_reg_LUT2_I1_F_LUT4_F_I0_LUT4_F_2_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C17_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879940 ],
            "CLK": [  ],
            "D": [ 3879605 ],
            "C": [ 3879613 ],
            "B": [ 3879618 ],
            "A": [ 3879623 ]
          }
        },
        "debouncer_loop[3].debounce_inst.noisy_signal_reg_LUT2_I1_F_LUT4_F_I0_LUT4_F_3_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C19_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879939 ],
            "CLK": [  ],
            "D": [ 3879582 ],
            "C": [ 3879587 ],
            "B": [ 3879597 ],
            "A": [ 3879493 ]
          }
        },
        "display_inst.anodo_o_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C35_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877470 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879959 ],
            "A": [ 3879958 ]
          }
        },
        "display_inst.anodo_o_LUT2_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C35_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877485 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879959 ],
            "A": [ 3879958 ]
          }
        },
        "display_inst.anodo_o_LUT2_F_2_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C35_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877474 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879958 ],
            "A": [ 3879959 ]
          }
        },
        "display_inst.anodo_o_LUT2_F_3_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C34_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877478 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879959 ],
            "A": [ 3879958 ]
          }
        },
        "display_inst.anodo_o_LUT2_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C33_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879964 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877936 ],
            "A": [ 3877485 ]
          }
        },
        "display_inst.anodo_o_LUT3_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C33_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879972 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3879975 ],
            "B": [ 3879974 ],
            "A": [ 3877474 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C40_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881521 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT3_I0_F_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT5_O_I0_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C35_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880007 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3880017 ],
            "A": [ 3880015 ]
          }
        },
        "display_inst.anodo_o_LUT3_I0_F_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT5_O_I1_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C35_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880008 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3880021 ],
            "A": [ 3880019 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C40_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881520 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT3_I0_F_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C34_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880027 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT3_I0_F_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1011111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C34_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880028 ],
            "CLK": [  ],
            "D": [ 3880044 ],
            "C": [ 3877917 ],
            "B": [ 3880040 ],
            "A": [ 3880036 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_2_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C43_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881208 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT3_I0_F_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C34_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880048 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT3_I0_F_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C34_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880049 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3880044 ]
          }
        },
        "display_inst.anodo_o_LUT3_I0_F_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_S0_1_I0_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C37_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880061 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879997 ],
            "A": [ 3879985 ]
          }
        },
        "display_inst.anodo_o_LUT3_I0_F_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_S0_1_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1111100011111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C37_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880062 ],
            "CLK": [  ],
            "D": [ 3879997 ],
            "C": [ 3879985 ],
            "B": [ 3880010 ],
            "A": [ 3879990 ]
          }
        },
        "display_inst.anodo_o_LUT3_I0_F_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_S0_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C37_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880057 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT3_I0_F_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_S0_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C37_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880058 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT3_I0_F_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C35_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879969 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3880012 ],
            "B": [ 3880021 ],
            "A": [ 3880017 ]
          }
        },
        "display_inst.anodo_o_LUT3_I0_F_LUT3_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C35_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879981 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3880012 ],
            "B": [ 3880019 ],
            "A": [ 3880015 ]
          }
        },
        "display_inst.anodo_o_LUT3_I0_F_LUT3_F_2_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C35_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879985 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3880012 ],
            "B": [ 3880073 ],
            "A": [ 3880071 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000010101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C35_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880075 ],
            "CLK": [  ],
            "D": [ 3877474 ],
            "C": [ 3880012 ],
            "B": [ 3880077 ],
            "A": [ 3880076 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_3_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C41_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881268 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3881104 ],
            "A": [ 3881074 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C40_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881533 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C41_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881510 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_S0_1_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C35_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880123 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_S0_1_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C35_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880124 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3880092 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C41_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881509 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3881108 ],
            "A": [ 3881003 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C35_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880128 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1111111110000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C35_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880129 ],
            "CLK": [  ],
            "D": [ 3880092 ],
            "C": [ 3877929 ],
            "B": [ 3880085 ],
            "A": [ 3880098 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C35_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880133 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C35_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880134 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C41_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881505 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_S0_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C35_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880138 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_S0_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C35_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880139 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C40_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881534 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_2_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C43_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881203 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C41_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881504 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_1_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C33_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880151 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_1_I0_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1011111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C33_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880152 ],
            "CLK": [  ],
            "D": [ 3877917 ],
            "C": [ 3880040 ],
            "B": [ 3880044 ],
            "A": [ 3880036 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_1_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C33_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880156 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_1_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C33_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880157 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877917 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C40_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881538 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3881108 ],
            "A": [ 3881003 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_2_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C33_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880168 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_2_I0_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1011111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C33_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880169 ],
            "CLK": [  ],
            "D": [ 3880040 ],
            "C": [ 3877917 ],
            "B": [ 3880044 ],
            "A": [ 3880036 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1011000010111011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C41_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881497 ],
            "CLK": [  ],
            "D": [ 3881108 ],
            "C": [ 3881003 ],
            "B": [ 3881067 ],
            "A": [ 3881069 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_2_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C33_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880173 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_2_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C33_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880174 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3880040 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C41_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881496 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3881108 ],
            "A": [ 3881003 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C34_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880178 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C34_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880179 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3880036 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C34_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880183 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1111111110000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C34_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880184 ],
            "CLK": [  ],
            "D": [ 3880036 ],
            "C": [ 3877917 ],
            "B": [ 3880044 ],
            "A": [ 3880040 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1101000011001100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C32_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880040 ],
            "CLK": [  ],
            "D": [ 3880205 ],
            "C": [ 3877905 ],
            "B": [ 3880203 ],
            "A": [ 3880201 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_ALU_I1_SUM_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0011010100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C33_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880242 ],
            "CLK": [  ],
            "D": [ 3880076 ],
            "C": [ 3879974 ],
            "B": [ 3880245 ],
            "A": [ 3880243 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C40_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881539 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1011000010111011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C41_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881492 ],
            "CLK": [  ],
            "D": [ 3881108 ],
            "C": [ 3881003 ],
            "B": [ 3881067 ],
            "A": [ 3881069 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_ALU_I1_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C32_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880260 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_ALU_I1_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C32_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880261 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1011000010111011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C41_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881491 ],
            "CLK": [  ],
            "D": [ 3881108 ],
            "C": [ 3881003 ],
            "B": [ 3881067 ],
            "A": [ 3881069 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_ALU_I1_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C32_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880265 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_ALU_I1_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C32_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880266 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3880270 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_2_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C42_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881218 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3881114 ],
            "A": [ 3881063 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_ALU_I1_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C32_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880277 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_ALU_I1_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C32_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880278 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_ALU_I1_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C32_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880282 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_ALU_I1_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000001111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C32_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880283 ],
            "CLK": [  ],
            "D": [ 3880270 ],
            "C": [ 3880292 ],
            "B": [ 3877894 ],
            "A": [ 3880287 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_ALU_I1_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C32_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880307 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_ALU_I1_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C32_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880308 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_6_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C40_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881481 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_ALU_I1_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C32_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880314 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_ALU_I1_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C32_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880315 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.contador_digitos_DFFRE_Q_1_D_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C34_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3881549 ],
            "CE": [ 3881543 ],
            "Q": [ 3879959 ],
            "F": [  ],
            "CLK": [ 3877532 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3879959 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_6_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C40_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881480 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3881108 ],
            "A": [ 3881003 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_ALU_I1_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C32_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880322 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_ALU_I1_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C32_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880323 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_2_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C42_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881219 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3881114 ],
            "A": [ 3881063 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_ALU_I1_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C32_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880327 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_ALU_I1_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C32_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880328 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.contador_digitos_DFFRE_Q_1_RESET_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C34_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881549 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877550 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_6_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C40_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881476 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_ALU_I1_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C31_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880338 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_ALU_I1_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C31_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880339 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_6_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C40_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881475 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_ALU_I1_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1011111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C31_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880343 ],
            "CLK": [  ],
            "D": [ 3880287 ],
            "C": [ 3880292 ],
            "B": [ 3877894 ],
            "A": [ 3880270 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_ALU_I1_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1011111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C31_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880344 ],
            "CLK": [  ],
            "D": [ 3880287 ],
            "C": [ 3880292 ],
            "B": [ 3877894 ],
            "A": [ 3880270 ]
          }
        },
        "display_inst.contador_digitos_DFFRE_Q_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C34_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3881545 ],
            "CE": [ 3881543 ],
            "Q": [ 3879958 ],
            "F": [  ],
            "CLK": [ 3877532 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879959 ],
            "A": [ 3879958 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_3_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C40_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881285 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_ALU_I1_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C31_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880351 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_ALU_I1_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C31_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880352 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_ALU_I1_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C31_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880356 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3880287 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_ALU_I1_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C31_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880357 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3880287 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1110111110100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C31_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880226 ],
            "CLK": [  ],
            "D": [ 3880250 ],
            "C": [ 3880255 ],
            "B": [ 3880361 ],
            "A": [ 3880270 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_LUT4_F_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C31_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880361 ],
            "CLK": [  ],
            "D": [ 3877894 ],
            "C": [ 3880287 ],
            "B": [ 3880292 ],
            "A": [ 3880270 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_LUT4_F_I1_LUT4_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1101000011001100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C31_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880364 ],
            "CLK": [  ],
            "D": [ 3880255 ],
            "C": [ 3880287 ],
            "B": [ 3880302 ],
            "A": [ 3880361 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_LUT4_F_I1_LUT4_I0_F_ALU_I1_COUT_ALU_COUT_SUM_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C29_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880385 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3880392 ],
            "A": [ 3880389 ]
          }
        },
        "display_inst.contador_digitos_DFFRE_Q_RESET_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C34_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881545 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877550 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_6_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C40_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881468 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_LUT4_F_I1_LUT4_I0_F_ALU_I1_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C30_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880402 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_LUT4_F_I1_LUT4_I0_F_ALU_I1_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C30_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880403 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_6_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C40_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881467 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3881108 ],
            "A": [ 3881003 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_LUT4_F_I1_LUT4_I0_F_ALU_I1_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C30_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880407 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_LUT4_F_I1_LUT4_I0_F_ALU_I1_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1011111111111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C30_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880408 ],
            "CLK": [  ],
            "D": [ 3880392 ],
            "C": [ 3880415 ],
            "B": [ 3880389 ],
            "A": [ 3880412 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_2_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C42_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881223 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3881104 ],
            "A": [ 3881074 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C30_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880440 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1011111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C30_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880441 ],
            "CLK": [  ],
            "D": [ 3877894 ],
            "C": [ 3880292 ],
            "B": [ 3880287 ],
            "A": [ 3880270 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_6_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C40_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881463 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C30_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880445 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C30_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880446 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877894 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_6_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C40_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881462 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_1_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C27_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880475 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_1_I0_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1011111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C27_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880476 ],
            "CLK": [  ],
            "D": [ 3877882 ],
            "C": [ 3880492 ],
            "B": [ 3880488 ],
            "A": [ 3880484 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_2_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C42_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881224 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3881114 ],
            "A": [ 3881063 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_1_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C27_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880496 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_1_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C27_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880497 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877882 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_2_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C29_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880508 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_2_I0_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1011111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C29_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880509 ],
            "CLK": [  ],
            "D": [ 3880492 ],
            "C": [ 3877882 ],
            "B": [ 3880488 ],
            "A": [ 3880484 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_2_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C29_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880513 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_2_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C29_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880514 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3880492 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_6_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C41_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881452 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C28_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880518 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C28_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880519 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3880484 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_6_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C41_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881451 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3881108 ],
            "A": [ 3881003 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C28_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880523 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1111111110000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C28_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880524 ],
            "CLK": [  ],
            "D": [ 3880484 ],
            "C": [ 3877882 ],
            "B": [ 3880488 ],
            "A": [ 3880492 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C29_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880555 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C29_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880556 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_6_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C41_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881447 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C29_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880560 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1011111111111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C29_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880561 ],
            "CLK": [  ],
            "D": [ 3880392 ],
            "C": [ 3880389 ],
            "B": [ 3880415 ],
            "A": [ 3880412 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_6_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C41_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881446 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C29_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880568 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C29_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880569 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_3_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C40_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881284 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3881104 ],
            "A": [ 3881074 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C29_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880573 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C29_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880574 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_S0_ALU_SUM_COUT_ALU_COUT_I1_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C28_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880583 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3880412 ],
            "A": [ 3880389 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_S0_ALU_SUM_COUT_ALU_COUT_I1_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C29_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880586 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3880389 ],
            "B": [ 3877861 ],
            "A": [ 3880415 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C30_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880618 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C30_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880619 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_6_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000010000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C41_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881439 ],
            "CLK": [  ],
            "D": [ 3881067 ],
            "C": [ 3881069 ],
            "B": [ 3881108 ],
            "A": [ 3881003 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C30_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880623 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C30_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880624 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_6_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100000001000100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C41_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881438 ],
            "CLK": [  ],
            "D": [ 3881067 ],
            "C": [ 3881069 ],
            "B": [ 3881108 ],
            "A": [ 3881003 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C30_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880631 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C30_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880632 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3880412 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_2_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C42_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881231 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C30_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880636 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1111111110000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C30_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880637 ],
            "CLK": [  ],
            "D": [ 3880412 ],
            "C": [ 3880392 ],
            "B": [ 3877870 ],
            "A": [ 3880415 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_6_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000010000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C41_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881434 ],
            "CLK": [  ],
            "D": [ 3881067 ],
            "C": [ 3881069 ],
            "B": [ 3881108 ],
            "A": [ 3881003 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C30_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880650 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C30_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880651 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_6_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000010000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C41_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881433 ],
            "CLK": [  ],
            "D": [ 3881067 ],
            "C": [ 3881069 ],
            "B": [ 3881108 ],
            "A": [ 3881003 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C30_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880655 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C30_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880656 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_2_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C42_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881232 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C30_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880663 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C30_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880664 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C30_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880668 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C30_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880669 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C29_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880679 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C29_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880680 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C29_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880684 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C29_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880685 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_5_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C38_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881420 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1011111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C29_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880692 ],
            "CLK": [  ],
            "D": [ 3880415 ],
            "C": [ 3880392 ],
            "B": [ 3877870 ],
            "A": [ 3880412 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1011111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C29_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880693 ],
            "CLK": [  ],
            "D": [ 3880415 ],
            "C": [ 3880392 ],
            "B": [ 3877870 ],
            "A": [ 3880412 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_5_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C38_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881419 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3881104 ],
            "A": [ 3881074 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C29_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880697 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3880415 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C29_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880698 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3880415 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_3_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C41_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881269 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C32_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880711 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C32_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880712 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_5_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C38_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881415 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C32_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880716 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3880270 ],
            "A": [ 3880255 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C32_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880717 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_5_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C38_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881414 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C32_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880724 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C32_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880725 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_2_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C42_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881236 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C32_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880729 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3880270 ],
            "A": [ 3880255 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C32_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880730 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C31_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880740 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C31_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880741 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_5_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C38_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881407 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C31_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880745 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3880270 ],
            "A": [ 3880255 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C31_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880746 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_5_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C38_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881406 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3881104 ],
            "A": [ 3881074 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C31_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880753 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3880457 ],
            "A": [ 3880255 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C31_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880754 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3880457 ],
            "A": [ 3880255 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_2_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C42_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881237 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10001101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C31_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880758 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3880457 ],
            "B": [ 3880270 ],
            "A": [ 3880255 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000000111011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C31_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880759 ],
            "CLK": [  ],
            "D": [ 3880457 ],
            "C": [ 3880270 ],
            "B": [ 3880255 ],
            "A": [ 3880287 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_5_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C38_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881402 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C31_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880766 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1011111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C31_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880767 ],
            "CLK": [  ],
            "D": [ 3880292 ],
            "C": [ 3877894 ],
            "B": [ 3880287 ],
            "A": [ 3880270 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_5_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C38_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881401 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C31_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880771 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C31_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880772 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3880292 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_1_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C32_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880779 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3880223 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_1_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1100101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C32_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880780 ],
            "CLK": [  ],
            "D": [ 3877905 ],
            "C": [ 3880201 ],
            "B": [ 3880223 ],
            "A": [ 3880221 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_I0_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C33_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880776 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3880205 ],
            "A": [ 3880216 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1111100011111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C33_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880777 ],
            "CLK": [  ],
            "D": [ 3880205 ],
            "C": [ 3880216 ],
            "B": [ 3877905 ],
            "A": [ 3880201 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C30_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880786 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3880376 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_I0_MUX2_LUT5_O_I1_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C30_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880787 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3880397 ],
            "B": [ 3880385 ],
            "A": [ 3880386 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_I1_ALU_SUM_1_COUT_ALU_COUT_SUM_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C33_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880021 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3879974 ],
            "B": [ 3880245 ],
            "A": [ 3880243 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_I1_ALU_SUM_1_COUT_ALU_COUT_SUM_LUT3_F_I1_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C30_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880374 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3880397 ],
            "B": [ 3880385 ],
            "A": [ 3880386 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_5_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C39_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881391 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_I1_ALU_SUM_1_COUT_ALU_COUT_SUM_LUT3_F_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C28_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880807 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_I1_ALU_SUM_1_COUT_ALU_COUT_SUM_LUT3_F_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1011111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C28_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880808 ],
            "CLK": [  ],
            "D": [ 3880488 ],
            "C": [ 3877882 ],
            "B": [ 3880492 ],
            "A": [ 3880484 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_5_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C39_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881390 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3881104 ],
            "A": [ 3881074 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_I1_ALU_SUM_1_COUT_ALU_COUT_SUM_LUT3_F_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C28_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880812 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_I1_ALU_SUM_1_COUT_ALU_COUT_SUM_LUT3_F_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C28_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880813 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3880488 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_I1_ALU_SUM_1_COUT_ALU_COUT_SUM_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1111011111110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C33_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880817 ],
            "CLK": [  ],
            "D": [ 3880205 ],
            "C": [ 3880231 ],
            "B": [ 3880201 ],
            "A": [ 3877905 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_I1_ALU_SUM_1_COUT_ALU_COUT_SUM_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C33_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880818 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_5_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C39_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881386 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_I1_ALU_SUM_1_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C34_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880831 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3880234 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_I1_ALU_SUM_1_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C34_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880832 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3880234 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_5_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C39_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881385 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_I1_ALU_SUM_1_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C34_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880836 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3880234 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_I1_ALU_SUM_1_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C34_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880837 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3880234 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_I1_ALU_SUM_1_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C34_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880844 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3880234 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_I1_ALU_SUM_1_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C34_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880845 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3880234 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_I1_ALU_SUM_1_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C34_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880849 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3880234 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_I1_ALU_SUM_1_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C34_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880850 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3880234 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_5_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000101100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C39_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881378 ],
            "CLK": [  ],
            "D": [ 3881067 ],
            "C": [ 3881069 ],
            "B": [ 3881104 ],
            "A": [ 3881074 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_I1_ALU_SUM_1_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C33_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880860 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3880234 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_I1_ALU_SUM_1_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C33_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880861 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3880234 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_5_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1011000010111011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C39_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881377 ],
            "CLK": [  ],
            "D": [ 3881067 ],
            "C": [ 3881069 ],
            "B": [ 3881104 ],
            "A": [ 3881074 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_I1_ALU_SUM_1_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C33_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880865 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3880234 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_I1_ALU_SUM_1_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C33_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880866 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3880234 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_3_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C40_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881280 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_I1_ALU_SUM_1_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C33_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880873 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3880234 ],
            "A": [ 3880231 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_I1_ALU_SUM_1_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000100000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C33_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880874 ],
            "CLK": [  ],
            "D": [ 3880234 ],
            "C": [ 3880231 ],
            "B": [ 3880201 ],
            "A": [ 3877905 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_5_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000101100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C39_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881373 ],
            "CLK": [  ],
            "D": [ 3881067 ],
            "C": [ 3881069 ],
            "B": [ 3881104 ],
            "A": [ 3881074 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_I1_ALU_SUM_1_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C33_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880878 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3880234 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_I1_ALU_SUM_1_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C33_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880879 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3880234 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_5_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000101100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C39_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881372 ],
            "CLK": [  ],
            "D": [ 3881067 ],
            "C": [ 3881069 ],
            "B": [ 3881104 ],
            "A": [ 3881074 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_3_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1011000010111011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C41_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881250 ],
            "CLK": [  ],
            "D": [ 3881104 ],
            "C": [ 3881074 ],
            "B": [ 3881067 ],
            "A": [ 3881069 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_10_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C37_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880891 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_10_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C37_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880892 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_11_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100000011111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C37_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880897 ],
            "CLK": [  ],
            "D": [ 3879981 ],
            "C": [ 3879990 ],
            "B": [ 3879969 ],
            "A": [ 3879985 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_11_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C37_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880898 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_12_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C37_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880903 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_12_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C37_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880904 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_4_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C42_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881359 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_13_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C37_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880911 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3880098 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_13_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C37_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880912 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_4_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C42_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881358 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3881108 ],
            "A": [ 3881003 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_14_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C37_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880917 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_14_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C37_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880918 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_3_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1011000010111011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C41_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881251 ],
            "CLK": [  ],
            "D": [ 3881104 ],
            "C": [ 3881074 ],
            "B": [ 3881067 ],
            "A": [ 3881069 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_15_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1011111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C37_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880925 ],
            "CLK": [  ],
            "D": [ 3880098 ],
            "C": [ 3877929 ],
            "B": [ 3880085 ],
            "A": [ 3880092 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_15_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C37_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880926 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_4_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C42_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881354 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_16_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C37_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880931 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_16_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C37_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880932 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_4_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C42_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881353 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_17_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C35_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880939 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_17_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C35_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880940 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_3_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C40_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881279 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_18_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C35_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880945 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_18_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C35_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880946 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_19_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C35_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880953 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_19_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C35_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880954 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_1_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C37_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880887 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3880085 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_1_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C37_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880888 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_4_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C42_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881346 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_4_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C42_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881345 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3881108 ],
            "A": [ 3881003 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_20_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C35_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880965 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_20_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C35_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880966 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_3_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100101101000100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C41_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881255 ],
            "CLK": [  ],
            "D": [ 3881104 ],
            "C": [ 3881074 ],
            "B": [ 3881067 ],
            "A": [ 3881069 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_21_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C36_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880973 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877929 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_21_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C36_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880974 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_4_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C42_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881341 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_22_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C36_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880979 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_22_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C36_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880980 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_4_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C42_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881340 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_23_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100000011111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C36_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880987 ],
            "CLK": [  ],
            "D": [ 3877929 ],
            "C": [ 3880098 ],
            "B": [ 3880085 ],
            "A": [ 3880092 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_23_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C36_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880988 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_3_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1011000010111011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C41_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881256 ],
            "CLK": [  ],
            "D": [ 3881104 ],
            "C": [ 3881074 ],
            "B": [ 3881067 ],
            "A": [ 3881069 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_24_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C36_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880993 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_24_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C36_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880994 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_25_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1101000011001100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C37_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881001 ],
            "CLK": [  ],
            "D": [ 3879997 ],
            "C": [ 3879990 ],
            "B": [ 3879993 ],
            "A": [ 3880010 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_25_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C37_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881002 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_2_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C37_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880961 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_2_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C37_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880962 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C40_MUX2_LUT61"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881514 ],
            "SEL": [ 3881104 ],
            "I1": [ 3881518 ],
            "I0": [ 3881517 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_I1_ALU_SUM_1_COUT_ALU_COUT_SUM_MUX2_LUT8_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT8",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C33_MUX2_LUT80"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880012 ],
            "SEL": [ 3880073 ],
            "I1": [ 3880823 ],
            "I0": [ 3880822 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C37_MUX2_LUT70"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881102 ],
            "SEL": [ 3879982 ],
            "I1": [ 3881059 ],
            "I0": [ 3880909 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_6_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C40_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881457 ],
            "SEL": [ 3881104 ],
            "I1": [ 3881473 ],
            "I0": [ 3881472 ]
          }
        },
        "control_inst.load_value_DFFCE_Q_CE_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C30_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877845 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877561 ],
            "A": [ 3877577 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_22_O_MUX2_LUT6_I0_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C36_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880985 ],
            "SEL": [ 3880081 ],
            "I1": [ 3880975 ],
            "I0": [ 3880981 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_2_O_MUX2_LUT6_I0_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C37_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881009 ],
            "SEL": [ 3880081 ],
            "I1": [ 3880889 ],
            "I0": [ 3880963 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_24_O_MUX2_LUT6_I0_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C36_MUX2_LUT61"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880999 ],
            "SEL": [ 3880081 ],
            "I1": [ 3880989 ],
            "I0": [ 3880995 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_20_O_MUX2_LUT6_I0_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C35_MUX2_LUT61"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880971 ],
            "SEL": [ 3880081 ],
            "I1": [ 3880955 ],
            "I0": [ 3880967 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C42_MUX2_LUT61"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881151 ],
            "SEL": [ 3881108 ],
            "I1": [ 3881155 ],
            "I0": [ 3881154 ]
          }
        },
        "control_inst.key_value_MUX2_LUT5_O_I1_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C23_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877841 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877780 ],
            "A": [ 3877788 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_16_O_MUX2_LUT6_I0_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C37_MUX2_LUT61"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880937 ],
            "SEL": [ 3880081 ],
            "I1": [ 3880927 ],
            "I0": [ 3880933 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_14_O_MUX2_LUT6_I0_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C37_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880923 ],
            "SEL": [ 3880081 ],
            "I1": [ 3880913 ],
            "I0": [ 3880919 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_18_O_MUX2_LUT6_I0_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C35_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880951 ],
            "SEL": [ 3880081 ],
            "I1": [ 3880941 ],
            "I0": [ 3880947 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_6_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C40_MUX2_LUT61"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881456 ],
            "SEL": [ 3881104 ],
            "I1": [ 3881460 ],
            "I0": [ 3881459 ]
          }
        },
        "control_inst.key_value_MUX2_LUT5_O_I0_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C23_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877840 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3877780 ],
            "B": [ 3877794 ],
            "A": [ 3877799 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_I1_ALU_SUM_1_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C33_MUX2_LUT61"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880854 ],
            "SEL": [ 3880249 ],
            "I1": [ 3880858 ],
            "I0": [ 3880857 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_I1_ALU_SUM_1_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C33_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880855 ],
            "SEL": [ 3880249 ],
            "I1": [ 3880871 ],
            "I0": [ 3880870 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_I1_ALU_SUM_1_COUT_ALU_COUT_SUM_LUT3_F_I1_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C28_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880245 ],
            "SEL": [ 3880534 ],
            "I1": [ 3880805 ],
            "I0": [ 3880804 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_12_O_MUX2_LUT6_I0_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C37_MUX2_LUT61"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880909 ],
            "SEL": [ 3879997 ],
            "I1": [ 3880899 ],
            "I0": [ 3880905 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_I1_ALU_SUM_1_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C34_MUX2_LUT61"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880825 ],
            "SEL": [ 3880249 ],
            "I1": [ 3880829 ],
            "I0": [ 3880828 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C41_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881486 ],
            "SEL": [ 3881104 ],
            "I1": [ 3881502 ],
            "I0": [ 3881501 ]
          }
        },
        "anodo_po_OBUF_O_3$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000001",
            "INPUT_USED": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000110",
            "NEXTPNR_BEL": "R29C33_IOBB",
            "src": "../design/module_top.v:7.24-7.32",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "O": [  ],
            "OEN": [  ],
            "I": [ 3877485 ],
            "PAD": [  ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C40_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881525 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3881108 ],
            "A": [ 3881003 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_8_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C36_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881045 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C41_MUX2_LUT61"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881485 ],
            "SEL": [ 3881104 ],
            "I1": [ 3881489 ],
            "I0": [ 3881488 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_ALU_I1_SUM_MUX2_LUT7_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C32_MUX2_LUT70"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880249 ],
            "SEL": [ 3880250 ],
            "I1": [ 3880248 ],
            "I0": [ 3880247 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_ALU_I1_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C32_MUX2_LUT70"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880296 ],
            "SEL": [ 3880302 ],
            "I1": [ 3880300 ],
            "I0": [ 3880299 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_6_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C41_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881428 ],
            "SEL": [ 3881104 ],
            "I1": [ 3881444 ],
            "I0": [ 3881443 ]
          }
        },
        "debouncer_loop[0].debounce_inst.noisy_signal_IBUF_O$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000000",
            "INPUT_USED": "00000000000000000000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000110",
            "NEXTPNR_BEL": "R29C15_IOBB",
            "src": "../design/module_top.v:4.23-4.29",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001",
            "&PULL_MODE=DOWN": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "O": [ 3878007 ],
            "OEN": [  ],
            "I": [  ],
            "PAD": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_O_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C36_MUX2_LUT70"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881106 ],
            "SEL": [ 3880105 ],
            "I1": [ 3880985 ],
            "I0": [ 3880999 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C42_MUX2_LUT70"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881120 ],
            "SEL": [ 3881063 ],
            "I1": [ 3881152 ],
            "I0": [ 3881151 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C43_MUX2_LUT70"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881119 ],
            "SEL": [ 3881063 ],
            "I1": [ 3881123 ],
            "I0": [ 3881122 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C35_MUX2_LUT70"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881114 ],
            "SEL": [ 3877485 ],
            "I1": [ 3880117 ],
            "I0": [ 3880121 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C36_MUX2_LUT70"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881103 ],
            "SEL": [ 3879982 ],
            "I1": [ 3881037 ],
            "I0": [ 3881051 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_ALU_I1_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C31_MUX2_LUT70"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880297 ],
            "SEL": [ 3880302 ],
            "I1": [ 3880333 ],
            "I0": [ 3880332 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_8_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C36_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881046 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.en_conmutador_DFFR_Q_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C32_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881648 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3881654 ],
            "B": [ 3881653 ],
            "A": [ 3881652 ]
          }
        },
        "divisor_inst.slow_clk_DFFRE_Q_CE_LUT2_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C34_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881665 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877550 ],
            "A": [ 3881818 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_4_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C43_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881325 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_7_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C36_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881039 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C43_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881123 ],
            "SEL": [ 3881108 ],
            "I1": [ 3881139 ],
            "I0": [ 3881138 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C31_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880216 ],
            "SEL": [ 3880457 ],
            "I1": [ 3880764 ],
            "I0": [ 3880763 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_2_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C42_MUX2_LUT61"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881212 ],
            "SEL": [ 3881108 ],
            "I1": [ 3881216 ],
            "I0": [ 3881215 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_7_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C36_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881040 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_D_ALU_SUM_9_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C38_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881668 ],
            "CLK": [  ],
            "D": [ 3881881 ],
            "C": [ 3881881 ],
            "B": [ 3881670 ],
            "A": [ 3881879 ]
          }
        },
        "control_inst.clk_IBUF_O$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000000",
            "INPUT_USED": "00000000000000000000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000110",
            "NEXTPNR_BEL": "R17C47_IOBA",
            "src": "../design/module_top.v:2.17-2.20",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001",
            "&PULL_MODE=UP": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "O": [ 3877532 ],
            "OEN": [  ],
            "I": [  ],
            "PAD": [  ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT8_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT8",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C31_MUX2_LUT80"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880201 ],
            "SEL": [ 3880438 ],
            "I1": [ 3880703 ],
            "I0": [ 3880702 ]
          }
        },
        "catodo_po_OBUF_O_5$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000001",
            "INPUT_USED": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000110",
            "NEXTPNR_BEL": "R29C41_IOBA",
            "src": "../design/module_top.v:6.24-6.33",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "O": [  ],
            "OEN": [  ],
            "I": [ 3877505 ],
            "PAD": [  ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_4_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C43_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881324 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_I1_ALU_SUM_1_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C34_MUX2_LUT70"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880822 ],
            "SEL": [ 3880242 ],
            "I1": [ 3880826 ],
            "I0": [ 3880825 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C37_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881063 ],
            "SEL": [ 3877478 ],
            "I1": [ 3880059 ],
            "I0": [ 3880063 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_O_MUX2_LUT7_O_I1_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C36_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881066 ],
            "SEL": [ 3879970 ],
            "I1": [ 3881090 ],
            "I0": [ 3881089 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_2_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C42_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881213 ],
            "SEL": [ 3881108 ],
            "I1": [ 3881229 ],
            "I0": [ 3881228 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_3_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C41_MUX2_LUT61"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881244 ],
            "SEL": [ 3881108 ],
            "I1": [ 3881248 ],
            "I0": [ 3881247 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_I1_ALU_SUM_1_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C33_MUX2_LUT70"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880823 ],
            "SEL": [ 3880242 ],
            "I1": [ 3880855 ],
            "I0": [ 3880854 ]
          }
        },
        "control_inst.key_value_LUT4_F_I3_LUT3_F_I2_LUT4_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000010001111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C28_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877577 ],
            "CLK": [  ],
            "D": [ 3877810 ],
            "C": [ 3877808 ],
            "B": [ 3877799 ],
            "A": [ 3877795 ]
          }
        },
        "control_inst.key_value_LUT4_F_I3_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01001111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C22_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877784 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3877795 ],
            "B": [ 3877791 ],
            "A": [ 3877794 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_O_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C35_MUX2_LUT70"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881107 ],
            "SEL": [ 3880105 ],
            "I1": [ 3880951 ],
            "I0": [ 3880971 ]
          }
        },
        "control_inst.key_value_LUT4_F_I2_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C22_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877802 ],
            "CLK": [  ],
            "D": [ 3877780 ],
            "C": [ 3877522 ],
            "B": [ 3877517 ],
            "A": [ 3877512 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C42_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881152 ],
            "SEL": [ 3881108 ],
            "I1": [ 3881168 ],
            "I0": [ 3881167 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C40_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881515 ],
            "SEL": [ 3881104 ],
            "I1": [ 3881531 ],
            "I0": [ 3881530 ]
          }
        },
        "col_out_OBUF_O$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000001",
            "INPUT_USED": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000110",
            "NEXTPNR_BEL": "R29C13_IOBA",
            "src": "../design/module_top.v:5.24-5.31",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "O": [  ],
            "OEN": [  ],
            "I": [ 3877512 ],
            "PAD": [  ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_5_I1_MUX2_LUT7_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C38_MUX2_LUT70"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881364 ],
            "SEL": [ 3881063 ],
            "I1": [ 3881396 ],
            "I0": [ 3881395 ]
          }
        },
        "control_inst.key_value_LUT4_F_I2_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C22_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877801 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C31_MUX2_LUT70"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880703 ],
            "SEL": [ 3880250 ],
            "I1": [ 3880735 ],
            "I0": [ 3880734 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT8",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C40_MUX2_LUT80"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3877490 ],
            "SEL": [ 3881114 ],
            "I1": [ 3881117 ],
            "I0": [ 3881116 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_4_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C43_MUX2_LUT61"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881305 ],
            "SEL": [ 3881104 ],
            "I1": [ 3881309 ],
            "I0": [ 3881308 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_4_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C43_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881306 ],
            "SEL": [ 3881104 ],
            "I1": [ 3881322 ],
            "I0": [ 3881321 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_2_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT8",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C42_MUX2_LUT80"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3877496 ],
            "SEL": [ 3881067 ],
            "I1": [ 3881181 ],
            "I0": [ 3881180 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_3_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C40_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881274 ],
            "SEL": [ 3881108 ],
            "I1": [ 3881290 ],
            "I0": [ 3881289 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_5_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C39_MUX2_LUT61"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881366 ],
            "SEL": [ 3881108 ],
            "I1": [ 3881370 ],
            "I0": [ 3881369 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C40_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881526 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_4_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C42_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881335 ],
            "SEL": [ 3881104 ],
            "I1": [ 3881351 ],
            "I0": [ 3881350 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C31_MUX2_LUT61"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880734 ],
            "SEL": [ 3877894 ],
            "I1": [ 3880738 ],
            "I0": [ 3880737 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C32_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880706 ],
            "SEL": [ 3877894 ],
            "I1": [ 3880722 ],
            "I0": [ 3880721 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C32_MUX2_LUT61"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880705 ],
            "SEL": [ 3877894 ],
            "I1": [ 3880709 ],
            "I0": [ 3880708 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C29_MUX2_LUT61"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880673 ],
            "SEL": [ 3880587 ],
            "I1": [ 3880677 ],
            "I0": [ 3880676 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C30_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880645 ],
            "SEL": [ 3880587 ],
            "I1": [ 3880661 ],
            "I0": [ 3880660 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C29_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880674 ],
            "SEL": [ 3880587 ],
            "I1": [ 3880690 ],
            "I0": [ 3880689 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C32_MUX2_LUT70"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880702 ],
            "SEL": [ 3880250 ],
            "I1": [ 3880706 ],
            "I0": [ 3880705 ]
          }
        },
        "control_inst.key_value_LUT4_F_I2_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C22_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877786 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3877799 ],
            "B": [ 3877790 ],
            "A": [ 3877794 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_4_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C42_MUX2_LUT61"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881334 ],
            "SEL": [ 3881104 ],
            "I1": [ 3881338 ],
            "I0": [ 3881337 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_2_I1_MUX2_LUT7_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C42_MUX2_LUT70"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881181 ],
            "SEL": [ 3881069 ],
            "I1": [ 3881213 ],
            "I0": [ 3881212 ]
          }
        },
        "debouncer_loop[1].debounce_inst.noisy_signal_IBUF_O$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000000",
            "INPUT_USED": "00000000000000000000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000110",
            "NEXTPNR_BEL": "R29C15_IOBA",
            "src": "../design/module_top.v:4.23-4.29",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001",
            "&PULL_MODE=DOWN": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "O": [ 3878493 ],
            "OEN": [  ],
            "I": [  ],
            "PAD": [  ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_1_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT8",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C42_MUX2_LUT80"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3877493 ],
            "SEL": [ 3881114 ],
            "I1": [ 3881120 ],
            "I0": [ 3881119 ]
          }
        },
        "control_inst.key_value_LUT4_F_2_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1111111011101111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R24C22_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877791 ],
            "CLK": [  ],
            "D": [ 3877527 ],
            "C": [ 3877517 ],
            "B": [ 3877522 ],
            "A": [ 3877512 ]
          }
        },
        "anodo_po_OBUF_O_1$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000001",
            "INPUT_USED": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000110",
            "NEXTPNR_BEL": "R29C29_IOBA",
            "src": "../design/module_top.v:7.24-7.32",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "O": [  ],
            "OEN": [  ],
            "I": [ 3877474 ],
            "PAD": [  ]
          }
        },
        "control_inst.key_value_LUT4_F_2_I1_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00011111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C23_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877792 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3877795 ],
            "B": [ 3877777 ],
            "A": [ 3877794 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_2_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C43_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881184 ],
            "SEL": [ 3881108 ],
            "I1": [ 3881200 ],
            "I0": [ 3881199 ]
          }
        },
        "control_inst.key_value_LUT4_F_2_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000111011111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C24_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877565 ],
            "CLK": [  ],
            "D": [ 3877792 ],
            "C": [ 3877791 ],
            "B": [ 3877790 ],
            "A": [ 3877780 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_O_MUX2_LUT8_O_1_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT8",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C35_MUX2_LUT80"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881108 ],
            "SEL": [ 3880075 ],
            "I1": [ 3881107 ],
            "I0": [ 3881106 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_6_I1_MUX2_LUT7_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C40_MUX2_LUT70"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881425 ],
            "SEL": [ 3881063 ],
            "I1": [ 3881457 ],
            "I0": [ 3881456 ]
          }
        },
        "col_out_OBUF_O_2$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000001",
            "INPUT_USED": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000110",
            "NEXTPNR_BEL": "R29C23_IOBA",
            "src": "../design/module_top.v:5.24-5.31",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "O": [  ],
            "OEN": [  ],
            "I": [ 3877522 ],
            "PAD": [  ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_5_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT8",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C38_MUX2_LUT80"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3877505 ],
            "SEL": [ 3881114 ],
            "I1": [ 3881364 ],
            "I0": [ 3881363 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_4_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT8",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C42_MUX2_LUT80"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3877502 ],
            "SEL": [ 3881114 ],
            "I1": [ 3881303 ],
            "I0": [ 3881302 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_2_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C33_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880164 ],
            "SEL": [ 3880030 ],
            "I1": [ 3880169 ],
            "I0": [ 3880168 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C30_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880221 ],
            "SEL": [ 3880438 ],
            "I1": [ 3880436 ],
            "I0": [ 3880435 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C28_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880287 ],
            "SEL": [ 3880469 ],
            "I1": [ 3880468 ],
            "I0": [ 3880467 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_1_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C33_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880148 ],
            "SEL": [ 3880030 ],
            "I1": [ 3880157 ],
            "I0": [ 3880156 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_1_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C33_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880147 ],
            "SEL": [ 3880030 ],
            "I1": [ 3880152 ],
            "I0": [ 3880151 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_S0_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C35_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880116 ],
            "SEL": [ 3880081 ],
            "I1": [ 3880139 ],
            "I0": [ 3880138 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C34_MUX2_LUT53"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880143 ],
            "SEL": [ 3880030 ],
            "I1": [ 3880179 ],
            "I0": [ 3880178 ]
          }
        },
        "display_inst.anodo_o_LUT3_I0_F_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_S0_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C37_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880059 ],
            "SEL": [ 3879987 ],
            "I1": [ 3880058 ],
            "I0": [ 3880057 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_S0_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C35_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880115 ],
            "SEL": [ 3880081 ],
            "I1": [ 3880134 ],
            "I0": [ 3880133 ]
          }
        },
        "display_inst.anodo_o_LUT3_I0_F_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C34_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880024 ],
            "SEL": [ 3880030 ],
            "I1": [ 3880049 ],
            "I0": [ 3880048 ]
          }
        },
        "display_inst.anodo_o_LUT3_I0_F_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C34_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880023 ],
            "SEL": [ 3880030 ],
            "I1": [ 3880028 ],
            "I0": [ 3880027 ]
          }
        },
        "display_inst.anodo_o_LUT3_I0_F_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C35_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880010 ],
            "SEL": [ 3880012 ],
            "I1": [ 3880008 ],
            "I0": [ 3880007 ]
          }
        },
        "divisor_inst.slow_clk_DFFRE_Q_CE_LUT4_F_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C37_MUX2_LUT53"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881827 ],
            "SEL": [ 3881839 ],
            "I1": [ 3881838 ],
            "I0": [ 3881837 ]
          }
        },
        "control_inst.key_value_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C23_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3877571 ],
            "SEL": [ 3877777 ],
            "I1": [ 3877841 ],
            "I0": [ 3877840 ]
          }
        },
        "control_inst.key_value_LUT4_F_I2_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C22_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3877783 ],
            "SEL": [ 3877527 ],
            "I1": [ 3877802 ],
            "I0": [ 3877801 ]
          }
        },
        "display_inst.anodo_o_LUT3_I0_F_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C34_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3879990 ],
            "SEL": [ 3880025 ],
            "I1": [ 3880024 ],
            "I0": [ 3880023 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_S0_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C35_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880117 ],
            "SEL": [ 3880111 ],
            "I1": [ 3880116 ],
            "I0": [ 3880115 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_S0_1_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C35_MUX2_LUT61"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880121 ],
            "SEL": [ 3880111 ],
            "I1": [ 3880120 ],
            "I0": [ 3880119 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_2_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C33_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880165 ],
            "SEL": [ 3880030 ],
            "I1": [ 3880174 ],
            "I0": [ 3880173 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C35_MUX2_LUT52"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880120 ],
            "SEL": [ 3880081 ],
            "I1": [ 3880129 ],
            "I0": [ 3880128 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C34_MUX2_LUT61"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880085 ],
            "SEL": [ 3880145 ],
            "I1": [ 3880144 ],
            "I0": [ 3880143 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_1_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C33_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880098 ],
            "SEL": [ 3880149 ],
            "I1": [ 3880148 ],
            "I0": [ 3880147 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_2_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C33_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880092 ],
            "SEL": [ 3880166 ],
            "I1": [ 3880165 ],
            "I0": [ 3880164 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_ALU_I1_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C32_MUX2_LUT61"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880247 ],
            "SEL": [ 3880255 ],
            "I1": [ 3880253 ],
            "I0": [ 3880252 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_ALU_I1_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C32_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880248 ],
            "SEL": [ 3880255 ],
            "I1": [ 3880275 ],
            "I0": [ 3880274 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_ALU_I1_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C32_MUX2_LUT61"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880299 ],
            "SEL": [ 3880255 ],
            "I1": [ 3880305 ],
            "I0": [ 3880304 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_ALU_I1_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C32_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880300 ],
            "SEL": [ 3880255 ],
            "I1": [ 3880320 ],
            "I0": [ 3880319 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_ALU_I1_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C31_MUX2_LUT61"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880332 ],
            "SEL": [ 3880255 ],
            "I1": [ 3880336 ],
            "I0": [ 3880335 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_ALU_I1_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C31_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880333 ],
            "SEL": [ 3880255 ],
            "I1": [ 3880349 ],
            "I0": [ 3880348 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_LUT4_F_I1_LUT4_I0_F_ALU_I1_COUT_ALU_COUT_SUM_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C30_MUX2_LUT61"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880397 ],
            "SEL": [ 3880399 ],
            "I1": [ 3880396 ],
            "I0": [ 3880395 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_S0_1_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C35_MUX2_LUT53"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880119 ],
            "SEL": [ 3880081 ],
            "I1": [ 3880124 ],
            "I0": [ 3880123 ]
          }
        },
        "display_inst.anodo_o_LUT3_I0_F_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_S0_1_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C37_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880063 ],
            "SEL": [ 3879987 ],
            "I1": [ 3880062 ],
            "I0": [ 3880061 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_I1_ALU_SUM_1_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C34_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880826 ],
            "SEL": [ 3880249 ],
            "I1": [ 3880842 ],
            "I0": [ 3880841 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C29_MUX2_LUT70"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880642 ],
            "SEL": [ 3880399 ],
            "I1": [ 3880674 ],
            "I0": [ 3880673 ]
          }
        },
        "control_inst.key_value_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1111111100001011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C22_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877568 ],
            "CLK": [  ],
            "D": [ 3877783 ],
            "C": [ 3877788 ],
            "B": [ 3877786 ],
            "A": [ 3877777 ]
          }
        },
        "control_inst.rst_IBUF_O$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000000",
            "INPUT_USED": "00000000000000000000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000110",
            "NEXTPNR_BEL": "R1C2_IOBA",
            "src": "../design/module_top.v:3.17-3.20",
            "&IO_TYPE=LVCMOS18": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "O": [ 3877550 ],
            "OEN": [  ],
            "I": [  ],
            "PAD": [  ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_2_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C43_MUX2_LUT61"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881183 ],
            "SEL": [ 3881108 ],
            "I1": [ 3881187 ],
            "I0": [ 3881186 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_3_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C41_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881245 ],
            "SEL": [ 3881108 ],
            "I1": [ 3881261 ],
            "I0": [ 3881260 ]
          }
        },
        "anodo_po_OBUF_O$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000001",
            "INPUT_USED": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000110",
            "NEXTPNR_BEL": "R17C47_IOBB",
            "src": "../design/module_top.v:7.24-7.32",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "O": [  ],
            "OEN": [  ],
            "I": [ 3877470 ],
            "PAD": [  ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_6_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C41_MUX2_LUT61"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881427 ],
            "SEL": [ 3881104 ],
            "I1": [ 3881431 ],
            "I0": [ 3881430 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_ALU_I1_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C32_MUX2_LUT52"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880253 ],
            "SEL": [ 3880205 ],
            "I1": [ 3880266 ],
            "I0": [ 3880265 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C30_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880628 ],
            "SEL": [ 3880399 ],
            "I1": [ 3880632 ],
            "I0": [ 3880631 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_ALU_I1_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C32_MUX2_LUT53"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880252 ],
            "SEL": [ 3880205 ],
            "I1": [ 3880261 ],
            "I0": [ 3880260 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C30_MUX2_LUT52"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880616 ],
            "SEL": [ 3880399 ],
            "I1": [ 3880624 ],
            "I0": [ 3880623 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C30_MUX2_LUT53"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880615 ],
            "SEL": [ 3880399 ],
            "I1": [ 3880619 ],
            "I0": [ 3880618 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C29_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880566 ],
            "SEL": [ 3877870 ],
            "I1": [ 3880574 ],
            "I0": [ 3880573 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C30_MUX2_LUT53"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880647 ],
            "SEL": [ 3877861 ],
            "I1": [ 3880651 ],
            "I0": [ 3880650 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C29_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880565 ],
            "SEL": [ 3877870 ],
            "I1": [ 3880569 ],
            "I0": [ 3880568 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C28_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880467 ],
            "SEL": [ 3880478 ],
            "I1": [ 3880519 ],
            "I0": [ 3880518 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_2_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C29_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880505 ],
            "SEL": [ 3880478 ],
            "I1": [ 3880514 ],
            "I0": [ 3880513 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_2_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C29_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880504 ],
            "SEL": [ 3880478 ],
            "I1": [ 3880509 ],
            "I0": [ 3880508 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_1_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C27_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880472 ],
            "SEL": [ 3880478 ],
            "I1": [ 3880497 ],
            "I0": [ 3880496 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_1_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C27_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880471 ],
            "SEL": [ 3880478 ],
            "I1": [ 3880476 ],
            "I0": [ 3880475 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C30_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880436 ],
            "SEL": [ 3880255 ],
            "I1": [ 3880446 ],
            "I0": [ 3880445 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C30_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880435 ],
            "SEL": [ 3880255 ],
            "I1": [ 3880441 ],
            "I0": [ 3880440 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_LUT4_F_I1_LUT4_I0_F_ALU_I1_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C30_MUX2_LUT52"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880396 ],
            "SEL": [ 3877870 ],
            "I1": [ 3880408 ],
            "I0": [ 3880407 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_LUT4_F_I1_LUT4_I0_F_ALU_I1_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C30_MUX2_LUT53"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880395 ],
            "SEL": [ 3877870 ],
            "I1": [ 3880403 ],
            "I0": [ 3880402 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_ALU_I1_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C31_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880349 ],
            "SEL": [ 3880310 ],
            "I1": [ 3880357 ],
            "I0": [ 3880356 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C29_MUX2_LUT52"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880553 ],
            "SEL": [ 3877870 ],
            "I1": [ 3880561 ],
            "I0": [ 3880560 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C30_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880629 ],
            "SEL": [ 3880399 ],
            "I1": [ 3880637 ],
            "I0": [ 3880636 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_ALU_I1_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C31_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880348 ],
            "SEL": [ 3880310 ],
            "I1": [ 3880352 ],
            "I0": [ 3880351 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_ALU_I1_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C31_MUX2_LUT52"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880336 ],
            "SEL": [ 3880310 ],
            "I1": [ 3880344 ],
            "I0": [ 3880343 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_ALU_I1_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C31_MUX2_LUT53"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880335 ],
            "SEL": [ 3880310 ],
            "I1": [ 3880339 ],
            "I0": [ 3880338 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_ALU_I1_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C32_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880320 ],
            "SEL": [ 3880310 ],
            "I1": [ 3880328 ],
            "I0": [ 3880327 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_ALU_I1_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C32_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880319 ],
            "SEL": [ 3880310 ],
            "I1": [ 3880323 ],
            "I0": [ 3880322 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_ALU_I1_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C32_MUX2_LUT52"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880305 ],
            "SEL": [ 3880310 ],
            "I1": [ 3880315 ],
            "I0": [ 3880314 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_ALU_I1_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C32_MUX2_LUT53"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880304 ],
            "SEL": [ 3880310 ],
            "I1": [ 3880308 ],
            "I0": [ 3880307 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_ALU_I1_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C32_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880275 ],
            "SEL": [ 3880205 ],
            "I1": [ 3880283 ],
            "I0": [ 3880282 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_ALU_I1_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C32_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880274 ],
            "SEL": [ 3880205 ],
            "I1": [ 3880278 ],
            "I0": [ 3880277 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C29_MUX2_LUT53"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880552 ],
            "SEL": [ 3877870 ],
            "I1": [ 3880556 ],
            "I0": [ 3880555 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C28_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880468 ],
            "SEL": [ 3880478 ],
            "I1": [ 3880524 ],
            "I0": [ 3880523 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C34_MUX2_LUT52"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880144 ],
            "SEL": [ 3880030 ],
            "I1": [ 3880184 ],
            "I0": [ 3880183 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_6_I0_MUX2_LUT7_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C41_MUX2_LUT70"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881424 ],
            "SEL": [ 3881063 ],
            "I1": [ 3881428 ],
            "I0": [ 3881427 ]
          }
        },
        "control_inst.key_value_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1111100011111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C22_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877607 ],
            "CLK": [  ],
            "D": [ 3877784 ],
            "C": [ 3877783 ],
            "B": [ 3877780 ],
            "A": [ 3877777 ]
          }
        },
        "control_inst.key_value_ALU_I0_I1_ALU_SUM_I1_LUT2_F_3_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C27_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877747 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877768 ],
            "A": [ 3877760 ]
          }
        },
        "col_out_OBUF_O_3$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000001",
            "INPUT_USED": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000110",
            "NEXTPNR_BEL": "R29C23_IOBB",
            "src": "../design/module_top.v:5.24-5.31",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "O": [  ],
            "OEN": [  ],
            "I": [ 3877527 ],
            "PAD": [  ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C30_MUX2_LUT70"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880641 ],
            "SEL": [ 3880399 ],
            "I1": [ 3880645 ],
            "I0": [ 3880644 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_O_MUX2_LUT7_O_2_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C37_MUX2_LUT70"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881074 ],
            "SEL": [ 3880113 ],
            "I1": [ 3880923 ],
            "I0": [ 3880937 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C30_MUX2_LUT61"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880545 ],
            "SEL": [ 3880584 ],
            "I1": [ 3880616 ],
            "I0": [ 3880615 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C30_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880546 ],
            "SEL": [ 3880584 ],
            "I1": [ 3880629 ],
            "I0": [ 3880628 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C30_MUX2_LUT61"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880644 ],
            "SEL": [ 3880587 ],
            "I1": [ 3880648 ],
            "I0": [ 3880647 ]
          }
        },
        "control_inst.key_value_ALU_I0_I1_ALU_SUM_I1_LUT2_F_2_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C28_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877741 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877765 ],
            "A": [ 3877757 ]
          }
        },
        "control_inst.key_value_ALU_I0_I1_ALU_SUM_I1_LUT2_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C29_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877735 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877762 ],
            "A": [ 3877768 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_1_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C27_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880292 ],
            "SEL": [ 3880473 ],
            "I1": [ 3880472 ],
            "I0": [ 3880471 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_I0_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C29_MUX2_LUT61"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880548 ],
            "SEL": [ 3880399 ],
            "I1": [ 3880553 ],
            "I0": [ 3880552 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_2_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C29_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880270 ],
            "SEL": [ 3880506 ],
            "I1": [ 3880505 ],
            "I0": [ 3880504 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_3_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT8",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C40_MUX2_LUT80"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3877499 ],
            "SEL": [ 3881114 ],
            "I1": [ 3881242 ],
            "I0": [ 3881241 ]
          }
        },
        "control_inst.key_value_ALU_I0_I1_ALU_SUM_I1_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C29_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877729 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877766 ],
            "A": [ 3877765 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_I1_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C29_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880549 ],
            "SEL": [ 3880399 ],
            "I1": [ 3880566 ],
            "I0": [ 3880565 ]
          }
        },
        "col_out_OBUF_O_1$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000001",
            "INPUT_USED": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000110",
            "NEXTPNR_BEL": "R29C13_IOBB",
            "src": "../design/module_top.v:5.24-5.31",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "O": [  ],
            "OEN": [  ],
            "I": [ 3877517 ],
            "PAD": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_O_MUX2_LUT7_O_1_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C37_MUX2_LUT70"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881069 ],
            "SEL": [ 3881070 ],
            "I1": [ 3881009 ],
            "I0": [ 3881023 ]
          }
        },
        "control_inst.key_value_ALU_I0_I1_ALU_SUM_I0_LUT2_F_4_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C28_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877752 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877768 ],
            "A": [ 3877760 ]
          }
        },
        "catodo_po_OBUF_O_6$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000001",
            "INPUT_USED": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000110",
            "NEXTPNR_BEL": "R29C41_IOBB",
            "src": "../design/module_top.v:6.24-6.33",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "O": [  ],
            "OEN": [  ],
            "I": [ 3877508 ],
            "PAD": [  ]
          }
        },
        "control_inst.key_value_ALU_I0_I1_ALU_SUM_I0_LUT2_F_3_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C29_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877746 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877765 ],
            "A": [ 3877757 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_O_MUX2_LUT8_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT8",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C36_MUX2_LUT80"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881104 ],
            "SEL": [ 3879972 ],
            "I1": [ 3881103 ],
            "I0": [ 3881102 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_6_O_MUX2_LUT6_I0_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C36_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881037 ],
            "SEL": [ 3879997 ],
            "I1": [ 3881027 ],
            "I0": [ 3881033 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C29_MUX2_LUT70"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880492 ],
            "SEL": [ 3880550 ],
            "I1": [ 3880549 ],
            "I0": [ 3880548 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_8_O_MUX2_LUT6_I0_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C36_MUX2_LUT61"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881051 ],
            "SEL": [ 3879997 ],
            "I1": [ 3881041 ],
            "I0": [ 3881047 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_4_O_MUX2_LUT6_I0_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C37_MUX2_LUT61"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881023 ],
            "SEL": [ 3880081 ],
            "I1": [ 3881013 ],
            "I0": [ 3881019 ]
          }
        },
        "control_inst.key_value_ALU_I0_I1_ALU_SUM_I0_LUT2_F_2_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C28_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877740 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877762 ],
            "A": [ 3877768 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C36_MUX2_LUT61"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881065 ],
            "SEL": [ 3879970 ],
            "I1": [ 3881077 ],
            "I0": [ 3881076 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C43_MUX2_LUT61"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881122 ],
            "SEL": [ 3881108 ],
            "I1": [ 3881126 ],
            "I0": [ 3881125 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_O_MUX2_LUT7_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C36_MUX2_LUT70"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881067 ],
            "SEL": [ 3879964 ],
            "I1": [ 3881066 ],
            "I0": [ 3881065 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C30_MUX2_LUT70"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880488 ],
            "SEL": [ 3880389 ],
            "I1": [ 3880546 ],
            "I0": [ 3880545 ]
          }
        },
        "control_inst.key_value_ALU_I0_I1_ALU_SUM_I0_LUT2_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C29_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877734 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877766 ],
            "A": [ 3877765 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_3_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C40_MUX2_LUT61"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881273 ],
            "SEL": [ 3881108 ],
            "I1": [ 3881277 ],
            "I0": [ 3881276 ]
          }
        },
        "control_inst.key_value_ALU_I0_I1_ALU_SUM_I0_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C29_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877728 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877763 ],
            "A": [ 3877762 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_5_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C38_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881396 ],
            "SEL": [ 3881108 ],
            "I1": [ 3881412 ],
            "I0": [ 3881411 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_5_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C39_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881367 ],
            "SEL": [ 3881108 ],
            "I1": [ 3881383 ],
            "I0": [ 3881382 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_4_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C43_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881329 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3881108 ],
            "A": [ 3881003 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_5_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C36_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881025 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "control_inst.key_value_ALU_I0_2_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C28_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877723 ],
            "CLK": [  ],
            "D": [ 3881881 ],
            "C": [ 3881881 ],
            "B": [ 3877722 ],
            "A": [ 3877568 ]
          }
        },
        "control_inst.key_value_ALU_I0_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C28_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877603 ],
            "CLK": [  ],
            "D": [ 3881881 ],
            "C": [ 3881881 ],
            "B": [ 3877583 ],
            "A": [ 3877571 ]
          }
        },
        "control_inst.key_value_ALU_I0_1_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C28_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877611 ],
            "CLK": [  ],
            "D": [ 3881881 ],
            "C": [ 3881881 ],
            "B": [ 3877610 ],
            "A": [ 3877607 ]
          }
        },
        "control_inst.temp_value_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_3_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C28_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877966 ],
            "CLK": [  ],
            "D": [ 3881881 ],
            "C": [ 3881881 ],
            "B": [ 3877748 ],
            "A": [ 3881879 ]
          }
        },
        "control_inst.temp_value_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_1_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C29_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877954 ],
            "CLK": [  ],
            "D": [ 3881881 ],
            "C": [ 3881881 ],
            "B": [ 3877736 ],
            "A": [ 3881879 ]
          }
        },
        "control_inst.temp_value_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_2_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C28_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877960 ],
            "CLK": [  ],
            "D": [ 3881881 ],
            "C": [ 3881881 ],
            "B": [ 3877742 ],
            "A": [ 3881879 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_5_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C38_MUX2_LUT61"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881395 ],
            "SEL": [ 3881108 ],
            "I1": [ 3881399 ],
            "I0": [ 3881398 ]
          }
        },
        "control_inst.temp_value_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C29_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877990 ],
            "CLK": [  ],
            "D": [ 3881881 ],
            "C": [ 3881881 ],
            "B": [ 3877730 ],
            "A": [ 3881879 ]
          }
        },
        "control_inst.key_value_ALU_I0_I1_ALU_SUM_6_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C28_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877722 ],
            "CLK": [  ],
            "D": [ 3881881 ],
            "C": [ 3881881 ],
            "B": [ 3881879 ],
            "A": [ 3877760 ]
          }
        },
        "control_inst.key_value_ALU_I0_I1_ALU_SUM_5_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C28_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877610 ],
            "CLK": [  ],
            "D": [ 3881881 ],
            "C": [ 3881881 ],
            "B": [ 3881879 ],
            "A": [ 3877757 ]
          }
        },
        "control_inst.key_value_ALU_I0_I1_ALU_SUM_3_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C28_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877748 ],
            "CLK": [  ],
            "D": [ 3881881 ],
            "C": [ 3881881 ],
            "B": [ 3877747 ],
            "A": [ 3877746 ]
          }
        },
        "control_inst.key_value_ALU_I0_I1_ALU_SUM_4_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C28_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877583 ],
            "CLK": [  ],
            "D": [ 3881881 ],
            "C": [ 3881881 ],
            "B": [ 3881879 ],
            "A": [ 3877752 ]
          }
        },
        "control_inst.key_value_ALU_I0_I1_ALU_SUM_2_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C28_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877742 ],
            "CLK": [  ],
            "D": [ 3881881 ],
            "C": [ 3881881 ],
            "B": [ 3877741 ],
            "A": [ 3877740 ]
          }
        },
        "control_inst.key_value_ALU_I0_I1_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C29_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877730 ],
            "CLK": [  ],
            "D": [ 3881881 ],
            "C": [ 3881881 ],
            "B": [ 3877729 ],
            "A": [ 3877728 ]
          }
        },
        "control_inst.key_value_ALU_I0_I1_ALU_SUM_1_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C29_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877736 ],
            "CLK": [  ],
            "D": [ 3881881 ],
            "C": [ 3881881 ],
            "B": [ 3877735 ],
            "A": [ 3877734 ]
          }
        },
        "control_inst.key_value_ALU_I0_I1_ALU_SUM_6_HEAD_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C28_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3881881 ],
            "B": [  ],
            "A": [  ]
          }
        },
        "control_inst.key_value_LUT4_F_I3_LUT3_F_I2_LUT4_I0_I2_ALU_COUT_SUM_ALU_SUM_1_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C26_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877822 ],
            "CLK": [  ],
            "D": [ 3881879 ],
            "C": [ 3881881 ],
            "B": [ 3881879 ],
            "A": [ 3877568 ]
          }
        },
        "control_inst.key_value_LUT4_F_I3_LUT3_F_I2_LUT4_I0_I2_ALU_COUT_SUM_ALU_SUM_2_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C26_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877824 ],
            "CLK": [  ],
            "D": [ 3881879 ],
            "C": [ 3881881 ],
            "B": [ 3881881 ],
            "A": [ 3877565 ]
          }
        },
        "control_inst.key_value_LUT4_F_I3_LUT3_F_I2_LUT4_I0_I2_ALU_COUT_SUM_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C26_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877818 ],
            "CLK": [  ],
            "D": [ 3881879 ],
            "C": [ 3881881 ],
            "B": [ 3881879 ],
            "A": [ 3877607 ]
          }
        },
        "control_inst.key_value_LUT4_F_I3_LUT3_F_I2_LUT4_I0_I2_ALU_COUT_TAIL_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C26_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877808 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "control_inst.key_value_LUT4_F_I3_LUT3_F_I2_LUT4_I0_I2_ALU_COUT_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C26_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877814 ],
            "CLK": [  ],
            "D": [ 3881879 ],
            "C": [ 3881881 ],
            "B": [ 3881881 ],
            "A": [ 3877571 ]
          }
        },
        "control_inst.key_value_LUT4_F_I3_LUT3_F_I2_LUT4_I0_I2_ALU_COUT_SUM_ALU_SUM_2_HEAD_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "ONE2C",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C26_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3881881 ],
            "B": [  ],
            "A": [  ]
          }
        },
        "control_inst.key_value_LUT4_F_I3_LUT3_F_I2_LUT4_I0_I3_ALU_COUT_SUM_ALU_SUM_1_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C27_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877836 ],
            "CLK": [  ],
            "D": [ 3881879 ],
            "C": [ 3881881 ],
            "B": [ 3877568 ],
            "A": [ 3881879 ]
          }
        },
        "control_inst.key_value_LUT4_F_I3_LUT3_F_I2_LUT4_I0_I3_ALU_COUT_SUM_ALU_SUM_2_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C27_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877838 ],
            "CLK": [  ],
            "D": [ 3881879 ],
            "C": [ 3881881 ],
            "B": [ 3877565 ],
            "A": [ 3881879 ]
          }
        },
        "control_inst.key_value_LUT4_F_I3_LUT3_F_I2_LUT4_I0_I3_ALU_COUT_SUM_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C27_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877832 ],
            "CLK": [  ],
            "D": [ 3881879 ],
            "C": [ 3881881 ],
            "B": [ 3877607 ],
            "A": [ 3881879 ]
          }
        },
        "control_inst.key_value_LUT4_F_I3_LUT3_F_I2_LUT4_I0_I3_ALU_COUT_TAIL_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C27_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877810 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "control_inst.key_value_LUT4_F_I3_LUT3_F_I2_LUT4_I0_I3_ALU_COUT_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C27_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877828 ],
            "CLK": [  ],
            "D": [ 3881879 ],
            "C": [ 3881881 ],
            "B": [ 3877571 ],
            "A": [ 3881879 ]
          }
        },
        "control_inst.key_value_LUT4_F_I3_LUT3_F_I2_LUT4_I0_I3_ALU_COUT_SUM_ALU_SUM_2_HEAD_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "ONE2C",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C27_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3881881 ],
            "B": [  ],
            "A": [  ]
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_19_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C22_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878089 ],
            "CLK": [  ],
            "D": [ 3881879 ],
            "C": [ 3881881 ],
            "B": [ 3878088 ],
            "A": [ 3881879 ]
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_30_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C22_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878150 ],
            "CLK": [  ],
            "D": [ 3881879 ],
            "C": [ 3881881 ],
            "B": [ 3878149 ],
            "A": [ 3881879 ]
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_8_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C22_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878173 ],
            "CLK": [  ],
            "D": [ 3881879 ],
            "C": [ 3881881 ],
            "B": [ 3878172 ],
            "A": [ 3881879 ]
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_5_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C22_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878160 ],
            "CLK": [  ],
            "D": [ 3881879 ],
            "C": [ 3881881 ],
            "B": [ 3878159 ],
            "A": [ 3881881 ]
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_6_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C22_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878165 ],
            "CLK": [  ],
            "D": [ 3881879 ],
            "C": [ 3881881 ],
            "B": [ 3878164 ],
            "A": [ 3881881 ]
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_4_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C23_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878155 ],
            "CLK": [  ],
            "D": [ 3881879 ],
            "C": [ 3881881 ],
            "B": [ 3878154 ],
            "A": [ 3881881 ]
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_2_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C23_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878094 ],
            "CLK": [  ],
            "D": [ 3881879 ],
            "C": [ 3881881 ],
            "B": [ 3878093 ],
            "A": [ 3881879 ]
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_3_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C23_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878147 ],
            "CLK": [  ],
            "D": [ 3881879 ],
            "C": [ 3881881 ],
            "B": [ 3878146 ],
            "A": [ 3881881 ]
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_1_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C23_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878035 ],
            "CLK": [  ],
            "D": [ 3881879 ],
            "C": [ 3881881 ],
            "B": [ 3878034 ],
            "A": [ 3881881 ]
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_29_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C23_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878142 ],
            "CLK": [  ],
            "D": [ 3881879 ],
            "C": [ 3881881 ],
            "B": [ 3878141 ],
            "A": [ 3881879 ]
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C23_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878030 ],
            "CLK": [  ],
            "D": [ 3881879 ],
            "C": [ 3881881 ],
            "B": [ 3878029 ],
            "A": [ 3881879 ]
          }
        },
        "control_inst.key_value_ALU_I0_2_HEAD_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C28_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3881881 ],
            "B": [  ],
            "A": [  ]
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_28_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C24_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878139 ],
            "CLK": [  ],
            "D": [ 3881879 ],
            "C": [ 3881881 ],
            "B": [ 3878138 ],
            "A": [ 3881881 ]
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_26_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C24_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878129 ],
            "CLK": [  ],
            "D": [ 3881879 ],
            "C": [ 3881881 ],
            "B": [ 3878128 ],
            "A": [ 3881881 ]
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_25_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C24_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878124 ],
            "CLK": [  ],
            "D": [ 3881879 ],
            "C": [ 3881881 ],
            "B": [ 3878123 ],
            "A": [ 3881881 ]
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_23_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C24_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878114 ],
            "CLK": [  ],
            "D": [ 3881879 ],
            "C": [ 3881881 ],
            "B": [ 3878113 ],
            "A": [ 3881879 ]
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_24_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C24_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878119 ],
            "CLK": [  ],
            "D": [ 3881879 ],
            "C": [ 3881881 ],
            "B": [ 3878118 ],
            "A": [ 3881879 ]
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_22_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C25_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878109 ],
            "CLK": [  ],
            "D": [ 3881879 ],
            "C": [ 3881881 ],
            "B": [ 3878108 ],
            "A": [ 3881879 ]
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_20_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C25_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878099 ],
            "CLK": [  ],
            "D": [ 3881879 ],
            "C": [ 3881881 ],
            "B": [ 3878098 ],
            "A": [ 3881879 ]
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_21_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C25_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878104 ],
            "CLK": [  ],
            "D": [ 3881879 ],
            "C": [ 3881881 ],
            "B": [ 3878103 ],
            "A": [ 3881879 ]
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_18_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C25_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878082 ],
            "CLK": [  ],
            "D": [ 3881879 ],
            "C": [ 3881881 ],
            "B": [ 3878081 ],
            "A": [ 3881879 ]
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_16_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C25_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878072 ],
            "CLK": [  ],
            "D": [ 3881879 ],
            "C": [ 3881881 ],
            "B": [ 3878071 ],
            "A": [ 3881879 ]
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_17_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C25_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878077 ],
            "CLK": [  ],
            "D": [ 3881879 ],
            "C": [ 3881881 ],
            "B": [ 3878076 ],
            "A": [ 3881879 ]
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_15_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C26_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878067 ],
            "CLK": [  ],
            "D": [ 3881879 ],
            "C": [ 3881881 ],
            "B": [ 3878066 ],
            "A": [ 3881879 ]
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_13_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C26_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878057 ],
            "CLK": [  ],
            "D": [ 3881879 ],
            "C": [ 3881881 ],
            "B": [ 3878056 ],
            "A": [ 3881879 ]
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_14_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C26_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878062 ],
            "CLK": [  ],
            "D": [ 3881879 ],
            "C": [ 3881881 ],
            "B": [ 3878061 ],
            "A": [ 3881879 ]
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_12_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C26_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878052 ],
            "CLK": [  ],
            "D": [ 3881879 ],
            "C": [ 3881881 ],
            "B": [ 3878051 ],
            "A": [ 3881879 ]
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_10_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C26_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878042 ],
            "CLK": [  ],
            "D": [ 3881879 ],
            "C": [ 3881881 ],
            "B": [ 3878041 ],
            "A": [ 3881879 ]
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_11_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C26_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878047 ],
            "CLK": [  ],
            "D": [ 3881879 ],
            "C": [ 3881881 ],
            "B": [ 3878046 ],
            "A": [ 3881879 ]
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_9_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C27_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878176 ],
            "CLK": [  ],
            "D": [ 3881879 ],
            "C": [ 3881881 ],
            "B": [ 3878175 ],
            "A": [ 3881879 ]
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C27_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878023 ],
            "CLK": [  ],
            "D": [ 3881879 ],
            "C": [ 3881881 ],
            "B": [ 3878022 ],
            "A": [ 3881879 ]
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_7_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C27_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878170 ],
            "CLK": [  ],
            "D": [ 3881879 ],
            "C": [ 3881881 ],
            "B": [ 3878169 ],
            "A": [ 3881879 ]
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_TAIL_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C27_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878017 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_ALU_I1_31_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C22_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878283 ],
            "CLK": [  ],
            "D": [ 3881881 ],
            "C": [ 3881881 ],
            "B": [ 3878149 ],
            "A": [ 3881881 ]
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_30_HEAD_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "ONE2C",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C22_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3881881 ],
            "B": [  ],
            "A": [  ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_ALU_I1_20_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C22_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878239 ],
            "CLK": [  ],
            "D": [ 3881881 ],
            "C": [ 3881881 ],
            "B": [ 3878088 ],
            "A": [ 3881879 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_ALU_I1_6_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C22_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878295 ],
            "CLK": [  ],
            "D": [ 3881881 ],
            "C": [ 3881881 ],
            "B": [ 3878164 ],
            "A": [ 3881879 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_ALU_I1_9_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C22_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878304 ],
            "CLK": [  ],
            "D": [ 3881881 ],
            "C": [ 3881881 ],
            "B": [ 3878172 ],
            "A": [ 3881879 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_ALU_I1_5_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C22_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878291 ],
            "CLK": [  ],
            "D": [ 3881881 ],
            "C": [ 3881881 ],
            "B": [ 3878159 ],
            "A": [ 3881879 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_ALU_I1_3_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C23_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878279 ],
            "CLK": [  ],
            "D": [ 3881881 ],
            "C": [ 3881881 ],
            "B": [ 3878146 ],
            "A": [ 3881879 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_ALU_I1_4_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C23_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878287 ],
            "CLK": [  ],
            "D": [ 3881881 ],
            "C": [ 3881881 ],
            "B": [ 3878154 ],
            "A": [ 3881879 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_ALU_I1_2_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C23_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878233 ],
            "CLK": [  ],
            "D": [ 3881881 ],
            "C": [ 3881881 ],
            "B": [ 3878093 ],
            "A": [ 3881879 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_ALU_I1_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C23_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878183 ],
            "CLK": [  ],
            "D": [ 3881881 ],
            "C": [ 3881881 ],
            "B": [ 3878029 ],
            "A": [ 3881879 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_ALU_I1_1_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C23_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878187 ],
            "CLK": [  ],
            "D": [ 3881881 ],
            "C": [ 3881881 ],
            "B": [ 3878034 ],
            "A": [ 3881879 ]
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_27_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C24_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878134 ],
            "CLK": [  ],
            "D": [ 3881879 ],
            "C": [ 3881881 ],
            "B": [ 3878133 ],
            "A": [ 3881879 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_9_O_MUX2_LUT6_I1_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C37_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881059 ],
            "SEL": [ 3879997 ],
            "I1": [ 3881055 ],
            "I0": [ 3880893 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_I1_ALU_SUM_1_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C33_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880870 ],
            "SEL": [ 3880205 ],
            "I1": [ 3880874 ],
            "I0": [ 3880873 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C30_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880660 ],
            "SEL": [ 3877861 ],
            "I1": [ 3880664 ],
            "I0": [ 3880663 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C30_MUX2_LUT52"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880648 ],
            "SEL": [ 3877861 ],
            "I1": [ 3880656 ],
            "I0": [ 3880655 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_I1_ALU_SUM_1_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C33_MUX2_LUT52"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880858 ],
            "SEL": [ 3880205 ],
            "I1": [ 3880866 ],
            "I0": [ 3880865 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_I1_ALU_SUM_1_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C33_MUX2_LUT53"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880857 ],
            "SEL": [ 3880205 ],
            "I1": [ 3880861 ],
            "I0": [ 3880860 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_I1_ALU_SUM_1_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C34_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880842 ],
            "SEL": [ 3880205 ],
            "I1": [ 3880850 ],
            "I0": [ 3880849 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C35_MUX2_LUT53"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880885 ],
            "SEL": [ 3877474 ],
            "I1": [ 3880884 ],
            "I0": [ 3880883 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_I1_ALU_SUM_1_COUT_ALU_COUT_SUM_LUT3_F_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C28_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880805 ],
            "SEL": [ 3880478 ],
            "I1": [ 3880813 ],
            "I0": [ 3880812 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_I1_ALU_SUM_1_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C34_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880841 ],
            "SEL": [ 3880205 ],
            "I1": [ 3880845 ],
            "I0": [ 3880844 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_I1_ALU_SUM_1_COUT_ALU_COUT_SUM_LUT3_F_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C28_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880804 ],
            "SEL": [ 3880478 ],
            "I1": [ 3880808 ],
            "I0": [ 3880807 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C30_MUX2_LUT53"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880076 ],
            "SEL": [ 3879974 ],
            "I1": [ 3880787 ],
            "I0": [ 3880786 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_1_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C32_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880036 ],
            "SEL": [ 3880205 ],
            "I1": [ 3880780 ],
            "I0": [ 3880779 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C33_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880044 ],
            "SEL": [ 3880218 ],
            "I1": [ 3880777 ],
            "I0": [ 3880776 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C31_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880764 ],
            "SEL": [ 3880255 ],
            "I1": [ 3880772 ],
            "I0": [ 3880771 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C31_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880763 ],
            "SEL": [ 3880255 ],
            "I1": [ 3880767 ],
            "I0": [ 3880766 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C31_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880751 ],
            "SEL": [ 3880292 ],
            "I1": [ 3880759 ],
            "I0": [ 3880758 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C31_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880750 ],
            "SEL": [ 3880292 ],
            "I1": [ 3880754 ],
            "I0": [ 3880753 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C31_MUX2_LUT52"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880738 ],
            "SEL": [ 3880292 ],
            "I1": [ 3880746 ],
            "I0": [ 3880745 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_I1_ALU_SUM_1_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C33_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880871 ],
            "SEL": [ 3880205 ],
            "I1": [ 3880879 ],
            "I0": [ 3880878 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_I1_ALU_SUM_1_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C34_MUX2_LUT52"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880829 ],
            "SEL": [ 3880205 ],
            "I1": [ 3880837 ],
            "I0": [ 3880836 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C31_MUX2_LUT53"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880737 ],
            "SEL": [ 3880292 ],
            "I1": [ 3880741 ],
            "I0": [ 3880740 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C32_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880722 ],
            "SEL": [ 3880292 ],
            "I1": [ 3880730 ],
            "I0": [ 3880729 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C32_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880721 ],
            "SEL": [ 3880292 ],
            "I1": [ 3880725 ],
            "I0": [ 3880724 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C32_MUX2_LUT52"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880709 ],
            "SEL": [ 3880292 ],
            "I1": [ 3880717 ],
            "I0": [ 3880716 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C32_MUX2_LUT53"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880708 ],
            "SEL": [ 3880292 ],
            "I1": [ 3880712 ],
            "I0": [ 3880711 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C29_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880690 ],
            "SEL": [ 3877861 ],
            "I1": [ 3880698 ],
            "I0": [ 3880697 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C29_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880689 ],
            "SEL": [ 3877861 ],
            "I1": [ 3880693 ],
            "I0": [ 3880692 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C29_MUX2_LUT52"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880677 ],
            "SEL": [ 3877861 ],
            "I1": [ 3880685 ],
            "I0": [ 3880684 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C29_MUX2_LUT53"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880676 ],
            "SEL": [ 3877861 ],
            "I1": [ 3880680 ],
            "I0": [ 3880679 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C30_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880661 ],
            "SEL": [ 3877861 ],
            "I1": [ 3880669 ],
            "I0": [ 3880668 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_I1_ALU_SUM_1_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C34_MUX2_LUT53"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880828 ],
            "SEL": [ 3880205 ],
            "I1": [ 3880832 ],
            "I0": [ 3880831 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_I1_ALU_SUM_1_COUT_ALU_COUT_SUM_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C33_MUX2_LUT52"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880019 ],
            "SEL": [ 3880249 ],
            "I1": [ 3880818 ],
            "I0": [ 3880817 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_ALU_I1_30_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C23_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878281 ],
            "CLK": [  ],
            "D": [ 3881881 ],
            "C": [ 3881881 ],
            "B": [ 3878141 ],
            "A": [ 3881879 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_11_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C37_MUX2_LUT52"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880899 ],
            "SEL": [ 3877478 ],
            "I1": [ 3880898 ],
            "I0": [ 3880897 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C43_MUX2_LUT53"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881125 ],
            "SEL": [ 3881003 ],
            "I1": [ 3881129 ],
            "I0": [ 3881128 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_10_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C37_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880893 ],
            "SEL": [ 3877478 ],
            "I1": [ 3880892 ],
            "I0": [ 3880891 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_O_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C36_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881090 ],
            "SEL": [ 3880885 ],
            "I1": [ 3881098 ],
            "I0": [ 3881097 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_O_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C36_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881089 ],
            "SEL": [ 3880885 ],
            "I1": [ 3881093 ],
            "I0": [ 3881092 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C36_MUX2_LUT52"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881077 ],
            "SEL": [ 3880885 ],
            "I1": [ 3881085 ],
            "I0": [ 3881084 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C43_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881138 ],
            "SEL": [ 3881003 ],
            "I1": [ 3881142 ],
            "I0": [ 3881141 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C36_MUX2_LUT53"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881076 ],
            "SEL": [ 3880885 ],
            "I1": [ 3881080 ],
            "I0": [ 3881079 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_6_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C36_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881033 ],
            "SEL": [ 3877478 ],
            "I1": [ 3881032 ],
            "I0": [ 3881031 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_5_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C36_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881027 ],
            "SEL": [ 3877478 ],
            "I1": [ 3881026 ],
            "I0": [ 3881025 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_4_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C37_MUX2_LUT53"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881019 ],
            "SEL": [ 3877478 ],
            "I1": [ 3881018 ],
            "I0": [ 3881017 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_3_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C37_MUX2_LUT52"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881013 ],
            "SEL": [ 3877478 ],
            "I1": [ 3881012 ],
            "I0": [ 3881011 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_25_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C37_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881003 ],
            "SEL": [ 3877478 ],
            "I1": [ 3881002 ],
            "I0": [ 3881001 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_24_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C36_MUX2_LUT53"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880995 ],
            "SEL": [ 3877485 ],
            "I1": [ 3880994 ],
            "I0": [ 3880993 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_23_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C36_MUX2_LUT52"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880989 ],
            "SEL": [ 3877485 ],
            "I1": [ 3880988 ],
            "I0": [ 3880987 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_22_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C36_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880981 ],
            "SEL": [ 3877485 ],
            "I1": [ 3880980 ],
            "I0": [ 3880979 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_21_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C36_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880975 ],
            "SEL": [ 3877485 ],
            "I1": [ 3880974 ],
            "I0": [ 3880973 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_20_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C35_MUX2_LUT53"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880967 ],
            "SEL": [ 3877485 ],
            "I1": [ 3880966 ],
            "I0": [ 3880965 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_9_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C37_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881055 ],
            "SEL": [ 3877478 ],
            "I1": [ 3881054 ],
            "I0": [ 3881053 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C43_MUX2_LUT52"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881126 ],
            "SEL": [ 3881003 ],
            "I1": [ 3881134 ],
            "I0": [ 3881133 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_2_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C37_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880963 ],
            "SEL": [ 3877478 ],
            "I1": [ 3880962 ],
            "I0": [ 3880961 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_19_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C35_MUX2_LUT52"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880955 ],
            "SEL": [ 3877485 ],
            "I1": [ 3880954 ],
            "I0": [ 3880953 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_18_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C35_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880947 ],
            "SEL": [ 3877485 ],
            "I1": [ 3880946 ],
            "I0": [ 3880945 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_17_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C35_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880941 ],
            "SEL": [ 3877485 ],
            "I1": [ 3880940 ],
            "I0": [ 3880939 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_16_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C37_MUX2_LUT53"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880933 ],
            "SEL": [ 3877485 ],
            "I1": [ 3880932 ],
            "I0": [ 3880931 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_15_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C37_MUX2_LUT52"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880927 ],
            "SEL": [ 3877485 ],
            "I1": [ 3880926 ],
            "I0": [ 3880925 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_14_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C37_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880919 ],
            "SEL": [ 3877485 ],
            "I1": [ 3880918 ],
            "I0": [ 3880917 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_13_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C37_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880913 ],
            "SEL": [ 3877485 ],
            "I1": [ 3880912 ],
            "I0": [ 3880911 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_12_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C37_MUX2_LUT53"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880905 ],
            "SEL": [ 3877478 ],
            "I1": [ 3880904 ],
            "I0": [ 3880903 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_8_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C36_MUX2_LUT53"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881047 ],
            "SEL": [ 3877478 ],
            "I1": [ 3881046 ],
            "I0": [ 3881045 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_7_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C36_MUX2_LUT52"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881041 ],
            "SEL": [ 3877478 ],
            "I1": [ 3881040 ],
            "I0": [ 3881039 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_1_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C37_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880889 ],
            "SEL": [ 3877478 ],
            "I1": [ 3880888 ],
            "I0": [ 3880887 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_ALU_I1_29_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C24_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878275 ],
            "CLK": [  ],
            "D": [ 3881881 ],
            "C": [ 3881881 ],
            "B": [ 3878138 ],
            "A": [ 3881879 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_ALU_I1_28_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C24_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878271 ],
            "CLK": [  ],
            "D": [ 3881881 ],
            "C": [ 3881881 ],
            "B": [ 3878133 ],
            "A": [ 3881879 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_5_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C36_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881026 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_ALU_I1_27_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C24_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878267 ],
            "CLK": [  ],
            "D": [ 3881881 ],
            "C": [ 3881881 ],
            "B": [ 3878128 ],
            "A": [ 3881879 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_ALU_I1_26_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C24_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878263 ],
            "CLK": [  ],
            "D": [ 3881881 ],
            "C": [ 3881881 ],
            "B": [ 3878123 ],
            "A": [ 3881879 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_ALU_I1_25_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C24_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878259 ],
            "CLK": [  ],
            "D": [ 3881881 ],
            "C": [ 3881881 ],
            "B": [ 3878118 ],
            "A": [ 3881879 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_ALU_I1_24_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C24_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878255 ],
            "CLK": [  ],
            "D": [ 3881881 ],
            "C": [ 3881881 ],
            "B": [ 3878113 ],
            "A": [ 3881879 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_ALU_I1_23_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C25_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878251 ],
            "CLK": [  ],
            "D": [ 3881881 ],
            "C": [ 3881881 ],
            "B": [ 3878108 ],
            "A": [ 3881879 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_ALU_I1_22_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C25_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878247 ],
            "CLK": [  ],
            "D": [ 3881881 ],
            "C": [ 3881881 ],
            "B": [ 3878103 ],
            "A": [ 3881879 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_ALU_I1_21_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C25_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878243 ],
            "CLK": [  ],
            "D": [ 3881881 ],
            "C": [ 3881881 ],
            "B": [ 3878098 ],
            "A": [ 3881879 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_ALU_I1_19_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C25_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878229 ],
            "CLK": [  ],
            "D": [ 3881881 ],
            "C": [ 3881881 ],
            "B": [ 3878081 ],
            "A": [ 3881879 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_ALU_I1_18_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C25_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878225 ],
            "CLK": [  ],
            "D": [ 3881881 ],
            "C": [ 3881881 ],
            "B": [ 3878076 ],
            "A": [ 3881879 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_ALU_I1_17_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C25_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878221 ],
            "CLK": [  ],
            "D": [ 3881881 ],
            "C": [ 3881881 ],
            "B": [ 3878071 ],
            "A": [ 3881879 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_ALU_I1_16_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C26_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878217 ],
            "CLK": [  ],
            "D": [ 3881881 ],
            "C": [ 3881881 ],
            "B": [ 3878066 ],
            "A": [ 3881879 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_ALU_I1_15_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C26_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878213 ],
            "CLK": [  ],
            "D": [ 3881881 ],
            "C": [ 3881881 ],
            "B": [ 3878061 ],
            "A": [ 3881879 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_6_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C36_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881031 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_ALU_I1_14_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C26_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878209 ],
            "CLK": [  ],
            "D": [ 3881881 ],
            "C": [ 3881881 ],
            "B": [ 3878056 ],
            "A": [ 3881879 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_ALU_I1_13_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C26_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878205 ],
            "CLK": [  ],
            "D": [ 3881881 ],
            "C": [ 3881881 ],
            "B": [ 3878051 ],
            "A": [ 3881879 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_ALU_I1_11_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C26_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878197 ],
            "CLK": [  ],
            "D": [ 3881881 ],
            "C": [ 3881881 ],
            "B": [ 3878041 ],
            "A": [ 3881879 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_ALU_I1_10_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C27_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878193 ],
            "CLK": [  ],
            "D": [ 3881881 ],
            "C": [ 3881881 ],
            "B": [ 3878175 ],
            "A": [ 3881879 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_ALU_I1_7_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C27_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878300 ],
            "CLK": [  ],
            "D": [ 3881881 ],
            "C": [ 3881881 ],
            "B": [ 3878022 ],
            "A": [ 3881879 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_ALU_I1_8_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C27_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878302 ],
            "CLK": [  ],
            "D": [ 3881881 ],
            "C": [ 3881881 ],
            "B": [ 3878169 ],
            "A": [ 3881879 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_ALU_I1_7_DUMMY_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C27_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_30_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C22_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878636 ],
            "CLK": [  ],
            "D": [ 3881879 ],
            "C": [ 3881881 ],
            "B": [ 3878635 ],
            "A": [ 3881879 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_ALU_I1_31_HEAD_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C22_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3881881 ],
            "B": [  ],
            "A": [  ]
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_19_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C22_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878575 ],
            "CLK": [  ],
            "D": [ 3881879 ],
            "C": [ 3881881 ],
            "B": [ 3878574 ],
            "A": [ 3881879 ]
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_6_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C22_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878651 ],
            "CLK": [  ],
            "D": [ 3881879 ],
            "C": [ 3881881 ],
            "B": [ 3878650 ],
            "A": [ 3881881 ]
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_8_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C22_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878659 ],
            "CLK": [  ],
            "D": [ 3881879 ],
            "C": [ 3881881 ],
            "B": [ 3878658 ],
            "A": [ 3881879 ]
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_5_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C22_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878646 ],
            "CLK": [  ],
            "D": [ 3881879 ],
            "C": [ 3881881 ],
            "B": [ 3878645 ],
            "A": [ 3881881 ]
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_3_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C23_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878633 ],
            "CLK": [  ],
            "D": [ 3881879 ],
            "C": [ 3881881 ],
            "B": [ 3878632 ],
            "A": [ 3881881 ]
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_4_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C23_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878641 ],
            "CLK": [  ],
            "D": [ 3881879 ],
            "C": [ 3881881 ],
            "B": [ 3878640 ],
            "A": [ 3881881 ]
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_2_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C23_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878580 ],
            "CLK": [  ],
            "D": [ 3881879 ],
            "C": [ 3881881 ],
            "B": [ 3878579 ],
            "A": [ 3881879 ]
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C23_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878516 ],
            "CLK": [  ],
            "D": [ 3881879 ],
            "C": [ 3881881 ],
            "B": [ 3878515 ],
            "A": [ 3881879 ]
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_1_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C23_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878521 ],
            "CLK": [  ],
            "D": [ 3881879 ],
            "C": [ 3881881 ],
            "B": [ 3878520 ],
            "A": [ 3881881 ]
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_29_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C23_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878628 ],
            "CLK": [  ],
            "D": [ 3881879 ],
            "C": [ 3881881 ],
            "B": [ 3878627 ],
            "A": [ 3881879 ]
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_27_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C24_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878620 ],
            "CLK": [  ],
            "D": [ 3881879 ],
            "C": [ 3881881 ],
            "B": [ 3878619 ],
            "A": [ 3881879 ]
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_28_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C24_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878625 ],
            "CLK": [  ],
            "D": [ 3881879 ],
            "C": [ 3881881 ],
            "B": [ 3878624 ],
            "A": [ 3881881 ]
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_26_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C24_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878615 ],
            "CLK": [  ],
            "D": [ 3881879 ],
            "C": [ 3881881 ],
            "B": [ 3878614 ],
            "A": [ 3881881 ]
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_24_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C24_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878605 ],
            "CLK": [  ],
            "D": [ 3881879 ],
            "C": [ 3881881 ],
            "B": [ 3878604 ],
            "A": [ 3881879 ]
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_23_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C24_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878600 ],
            "CLK": [  ],
            "D": [ 3881879 ],
            "C": [ 3881881 ],
            "B": [ 3878599 ],
            "A": [ 3881879 ]
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_21_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C25_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878590 ],
            "CLK": [  ],
            "D": [ 3881879 ],
            "C": [ 3881881 ],
            "B": [ 3878589 ],
            "A": [ 3881879 ]
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_22_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C25_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878595 ],
            "CLK": [  ],
            "D": [ 3881879 ],
            "C": [ 3881881 ],
            "B": [ 3878594 ],
            "A": [ 3881879 ]
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_20_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C25_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878585 ],
            "CLK": [  ],
            "D": [ 3881879 ],
            "C": [ 3881881 ],
            "B": [ 3878584 ],
            "A": [ 3881879 ]
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_17_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C25_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878563 ],
            "CLK": [  ],
            "D": [ 3881879 ],
            "C": [ 3881881 ],
            "B": [ 3878562 ],
            "A": [ 3881879 ]
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_18_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C25_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878568 ],
            "CLK": [  ],
            "D": [ 3881879 ],
            "C": [ 3881881 ],
            "B": [ 3878567 ],
            "A": [ 3881879 ]
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_25_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C24_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878610 ],
            "CLK": [  ],
            "D": [ 3881879 ],
            "C": [ 3881881 ],
            "B": [ 3878609 ],
            "A": [ 3881881 ]
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_16_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C25_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878558 ],
            "CLK": [  ],
            "D": [ 3881879 ],
            "C": [ 3881881 ],
            "B": [ 3878557 ],
            "A": [ 3881879 ]
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_14_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C26_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878548 ],
            "CLK": [  ],
            "D": [ 3881879 ],
            "C": [ 3881881 ],
            "B": [ 3878547 ],
            "A": [ 3881879 ]
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_13_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C26_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878543 ],
            "CLK": [  ],
            "D": [ 3881879 ],
            "C": [ 3881881 ],
            "B": [ 3878542 ],
            "A": [ 3881879 ]
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_11_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C26_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878533 ],
            "CLK": [  ],
            "D": [ 3881879 ],
            "C": [ 3881881 ],
            "B": [ 3878532 ],
            "A": [ 3881879 ]
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_12_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C26_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878538 ],
            "CLK": [  ],
            "D": [ 3881879 ],
            "C": [ 3881881 ],
            "B": [ 3878537 ],
            "A": [ 3881879 ]
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_10_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C26_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878528 ],
            "CLK": [  ],
            "D": [ 3881879 ],
            "C": [ 3881881 ],
            "B": [ 3878527 ],
            "A": [ 3881879 ]
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_7_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C27_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878656 ],
            "CLK": [  ],
            "D": [ 3881879 ],
            "C": [ 3881881 ],
            "B": [ 3878655 ],
            "A": [ 3881879 ]
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_9_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C27_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878662 ],
            "CLK": [  ],
            "D": [ 3881879 ],
            "C": [ 3881881 ],
            "B": [ 3878661 ],
            "A": [ 3881879 ]
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C27_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878509 ],
            "CLK": [  ],
            "D": [ 3881879 ],
            "C": [ 3881881 ],
            "B": [ 3878508 ],
            "A": [ 3881879 ]
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_30_HEAD_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "ONE2C",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C22_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3881881 ],
            "B": [  ],
            "A": [  ]
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_TAIL_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C27_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878503 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_ALU_I1_31_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C22_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878776 ],
            "CLK": [  ],
            "D": [ 3881881 ],
            "C": [ 3881881 ],
            "B": [ 3878635 ],
            "A": [ 3881881 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_ALU_I1_9_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C22_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878797 ],
            "CLK": [  ],
            "D": [ 3881881 ],
            "C": [ 3881881 ],
            "B": [ 3878658 ],
            "A": [ 3881879 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_ALU_I1_20_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C22_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878732 ],
            "CLK": [  ],
            "D": [ 3881881 ],
            "C": [ 3881881 ],
            "B": [ 3878574 ],
            "A": [ 3881879 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_ALU_I1_6_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C22_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878788 ],
            "CLK": [  ],
            "D": [ 3881881 ],
            "C": [ 3881881 ],
            "B": [ 3878650 ],
            "A": [ 3881879 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_ALU_I1_4_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C23_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878780 ],
            "CLK": [  ],
            "D": [ 3881881 ],
            "C": [ 3881881 ],
            "B": [ 3878640 ],
            "A": [ 3881879 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_ALU_I1_5_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C22_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878784 ],
            "CLK": [  ],
            "D": [ 3881881 ],
            "C": [ 3881881 ],
            "B": [ 3878645 ],
            "A": [ 3881879 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_ALU_I1_3_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C23_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878772 ],
            "CLK": [  ],
            "D": [ 3881881 ],
            "C": [ 3881881 ],
            "B": [ 3878632 ],
            "A": [ 3881879 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_ALU_I1_1_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C23_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878680 ],
            "CLK": [  ],
            "D": [ 3881881 ],
            "C": [ 3881881 ],
            "B": [ 3878520 ],
            "A": [ 3881879 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_ALU_I1_2_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C23_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878726 ],
            "CLK": [  ],
            "D": [ 3881881 ],
            "C": [ 3881881 ],
            "B": [ 3878579 ],
            "A": [ 3881879 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_ALU_I1_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C23_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878676 ],
            "CLK": [  ],
            "D": [ 3881881 ],
            "C": [ 3881881 ],
            "B": [ 3878515 ],
            "A": [ 3881879 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_ALU_I1_29_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C24_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878768 ],
            "CLK": [  ],
            "D": [ 3881881 ],
            "C": [ 3881881 ],
            "B": [ 3878624 ],
            "A": [ 3881879 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_ALU_I1_30_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C23_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878774 ],
            "CLK": [  ],
            "D": [ 3881881 ],
            "C": [ 3881881 ],
            "B": [ 3878627 ],
            "A": [ 3881879 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_ALU_I1_28_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C24_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878764 ],
            "CLK": [  ],
            "D": [ 3881881 ],
            "C": [ 3881881 ],
            "B": [ 3878619 ],
            "A": [ 3881879 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_ALU_I1_26_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C24_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878756 ],
            "CLK": [  ],
            "D": [ 3881881 ],
            "C": [ 3881881 ],
            "B": [ 3878609 ],
            "A": [ 3881879 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_ALU_I1_27_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C24_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878760 ],
            "CLK": [  ],
            "D": [ 3881881 ],
            "C": [ 3881881 ],
            "B": [ 3878614 ],
            "A": [ 3881879 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_ALU_I1_25_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C24_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878752 ],
            "CLK": [  ],
            "D": [ 3881881 ],
            "C": [ 3881881 ],
            "B": [ 3878604 ],
            "A": [ 3881879 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_ALU_I1_23_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C25_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878744 ],
            "CLK": [  ],
            "D": [ 3881881 ],
            "C": [ 3881881 ],
            "B": [ 3878594 ],
            "A": [ 3881879 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_ALU_I1_24_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C24_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878748 ],
            "CLK": [  ],
            "D": [ 3881881 ],
            "C": [ 3881881 ],
            "B": [ 3878599 ],
            "A": [ 3881879 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_ALU_I1_22_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C25_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878740 ],
            "CLK": [  ],
            "D": [ 3881881 ],
            "C": [ 3881881 ],
            "B": [ 3878589 ],
            "A": [ 3881879 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_ALU_I1_19_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C25_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878722 ],
            "CLK": [  ],
            "D": [ 3881881 ],
            "C": [ 3881881 ],
            "B": [ 3878567 ],
            "A": [ 3881879 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_ALU_I1_21_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C25_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878736 ],
            "CLK": [  ],
            "D": [ 3881881 ],
            "C": [ 3881881 ],
            "B": [ 3878584 ],
            "A": [ 3881879 ]
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_15_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C26_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878553 ],
            "CLK": [  ],
            "D": [ 3881879 ],
            "C": [ 3881881 ],
            "B": [ 3878552 ],
            "A": [ 3881879 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_ALU_I1_18_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C25_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878718 ],
            "CLK": [  ],
            "D": [ 3881881 ],
            "C": [ 3881881 ],
            "B": [ 3878562 ],
            "A": [ 3881879 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_ALU_I1_16_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C26_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878710 ],
            "CLK": [  ],
            "D": [ 3881881 ],
            "C": [ 3881881 ],
            "B": [ 3878552 ],
            "A": [ 3881879 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_ALU_I1_15_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C26_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878706 ],
            "CLK": [  ],
            "D": [ 3881881 ],
            "C": [ 3881881 ],
            "B": [ 3878547 ],
            "A": [ 3881879 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_ALU_I1_13_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C26_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878698 ],
            "CLK": [  ],
            "D": [ 3881881 ],
            "C": [ 3881881 ],
            "B": [ 3878537 ],
            "A": [ 3881879 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_ALU_I1_14_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C26_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878702 ],
            "CLK": [  ],
            "D": [ 3881881 ],
            "C": [ 3881881 ],
            "B": [ 3878542 ],
            "A": [ 3881879 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_ALU_I1_12_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C26_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878694 ],
            "CLK": [  ],
            "D": [ 3881881 ],
            "C": [ 3881881 ],
            "B": [ 3878532 ],
            "A": [ 3881879 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_ALU_I1_10_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C27_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878686 ],
            "CLK": [  ],
            "D": [ 3881881 ],
            "C": [ 3881881 ],
            "B": [ 3878661 ],
            "A": [ 3881879 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_ALU_I1_11_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C26_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878690 ],
            "CLK": [  ],
            "D": [ 3881881 ],
            "C": [ 3881881 ],
            "B": [ 3878527 ],
            "A": [ 3881879 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_ALU_I1_8_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C27_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878795 ],
            "CLK": [  ],
            "D": [ 3881881 ],
            "C": [ 3881881 ],
            "B": [ 3878655 ],
            "A": [ 3881879 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_ALU_I1_7_DUMMY_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C27_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_ALU_I1_7_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C27_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878793 ],
            "CLK": [  ],
            "D": [ 3881881 ],
            "C": [ 3881881 ],
            "B": [ 3878508 ],
            "A": [ 3881879 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_ALU_I1_31_HEAD_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C22_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3881881 ],
            "B": [  ],
            "A": [  ]
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_19_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C25_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879065 ],
            "CLK": [  ],
            "D": [ 3881879 ],
            "C": [ 3881881 ],
            "B": [ 3879064 ],
            "A": [ 3881879 ]
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_30_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C25_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879126 ],
            "CLK": [  ],
            "D": [ 3881879 ],
            "C": [ 3881881 ],
            "B": [ 3879125 ],
            "A": [ 3881879 ]
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_8_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C25_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879149 ],
            "CLK": [  ],
            "D": [ 3881879 ],
            "C": [ 3881881 ],
            "B": [ 3879148 ],
            "A": [ 3881879 ]
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_5_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C25_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879136 ],
            "CLK": [  ],
            "D": [ 3881879 ],
            "C": [ 3881881 ],
            "B": [ 3879135 ],
            "A": [ 3881881 ]
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_6_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C25_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879141 ],
            "CLK": [  ],
            "D": [ 3881879 ],
            "C": [ 3881881 ],
            "B": [ 3879140 ],
            "A": [ 3881881 ]
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_4_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C26_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879131 ],
            "CLK": [  ],
            "D": [ 3881879 ],
            "C": [ 3881881 ],
            "B": [ 3879130 ],
            "A": [ 3881881 ]
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_2_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C26_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879070 ],
            "CLK": [  ],
            "D": [ 3881879 ],
            "C": [ 3881881 ],
            "B": [ 3879069 ],
            "A": [ 3881879 ]
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_3_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C26_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879123 ],
            "CLK": [  ],
            "D": [ 3881879 ],
            "C": [ 3881881 ],
            "B": [ 3879122 ],
            "A": [ 3881881 ]
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_1_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C26_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879011 ],
            "CLK": [  ],
            "D": [ 3881879 ],
            "C": [ 3881881 ],
            "B": [ 3879010 ],
            "A": [ 3881881 ]
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_29_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C26_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879118 ],
            "CLK": [  ],
            "D": [ 3881879 ],
            "C": [ 3881881 ],
            "B": [ 3879117 ],
            "A": [ 3881879 ]
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C26_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879006 ],
            "CLK": [  ],
            "D": [ 3881879 ],
            "C": [ 3881881 ],
            "B": [ 3879005 ],
            "A": [ 3881879 ]
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_28_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C27_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879115 ],
            "CLK": [  ],
            "D": [ 3881879 ],
            "C": [ 3881881 ],
            "B": [ 3879114 ],
            "A": [ 3881881 ]
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_26_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C27_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879105 ],
            "CLK": [  ],
            "D": [ 3881879 ],
            "C": [ 3881881 ],
            "B": [ 3879104 ],
            "A": [ 3881881 ]
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_27_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C27_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879110 ],
            "CLK": [  ],
            "D": [ 3881879 ],
            "C": [ 3881881 ],
            "B": [ 3879109 ],
            "A": [ 3881879 ]
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_25_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C27_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879100 ],
            "CLK": [  ],
            "D": [ 3881879 ],
            "C": [ 3881881 ],
            "B": [ 3879099 ],
            "A": [ 3881881 ]
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_23_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C27_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879090 ],
            "CLK": [  ],
            "D": [ 3881879 ],
            "C": [ 3881881 ],
            "B": [ 3879089 ],
            "A": [ 3881879 ]
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_24_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C27_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879095 ],
            "CLK": [  ],
            "D": [ 3881879 ],
            "C": [ 3881881 ],
            "B": [ 3879094 ],
            "A": [ 3881879 ]
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_22_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C28_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879085 ],
            "CLK": [  ],
            "D": [ 3881879 ],
            "C": [ 3881881 ],
            "B": [ 3879084 ],
            "A": [ 3881879 ]
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_20_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C28_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879075 ],
            "CLK": [  ],
            "D": [ 3881879 ],
            "C": [ 3881881 ],
            "B": [ 3879074 ],
            "A": [ 3881879 ]
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_21_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C28_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879080 ],
            "CLK": [  ],
            "D": [ 3881879 ],
            "C": [ 3881881 ],
            "B": [ 3879079 ],
            "A": [ 3881879 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_ALU_I1_17_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C25_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878714 ],
            "CLK": [  ],
            "D": [ 3881881 ],
            "C": [ 3881881 ],
            "B": [ 3878557 ],
            "A": [ 3881879 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_ALU_I1_12_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C26_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878201 ],
            "CLK": [  ],
            "D": [ 3881881 ],
            "C": [ 3881881 ],
            "B": [ 3878046 ],
            "A": [ 3881879 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_5_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C39_MUX2_LUT53"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881369 ],
            "SEL": [ 3881003 ],
            "I1": [ 3881373 ],
            "I0": [ 3881372 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C42_MUX2_LUT53"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881154 ],
            "SEL": [ 3881003 ],
            "I1": [ 3881158 ],
            "I0": [ 3881157 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C43_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881139 ],
            "SEL": [ 3881003 ],
            "I1": [ 3881147 ],
            "I0": [ 3881146 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_4_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C42_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881351 ],
            "SEL": [ 3881074 ],
            "I1": [ 3881359 ],
            "I0": [ 3881358 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_4_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C42_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881350 ],
            "SEL": [ 3881074 ],
            "I1": [ 3881354 ],
            "I0": [ 3881353 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_4_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C42_MUX2_LUT52"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881338 ],
            "SEL": [ 3881074 ],
            "I1": [ 3881346 ],
            "I0": [ 3881345 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_5_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C39_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881382 ],
            "SEL": [ 3881003 ],
            "I1": [ 3881386 ],
            "I0": [ 3881385 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_4_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C43_MUX2_LUT53"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881308 ],
            "SEL": [ 3881074 ],
            "I1": [ 3881312 ],
            "I0": [ 3881311 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_4_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C42_MUX2_LUT53"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881337 ],
            "SEL": [ 3881074 ],
            "I1": [ 3881341 ],
            "I0": [ 3881340 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_3_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C40_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881290 ],
            "SEL": [ 3881003 ],
            "I1": [ 3881298 ],
            "I0": [ 3881297 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_3_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C40_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881289 ],
            "SEL": [ 3881003 ],
            "I1": [ 3881293 ],
            "I0": [ 3881292 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_3_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C40_MUX2_LUT52"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881277 ],
            "SEL": [ 3881003 ],
            "I1": [ 3881285 ],
            "I0": [ 3881284 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_3_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C40_MUX2_LUT53"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881276 ],
            "SEL": [ 3881003 ],
            "I1": [ 3881280 ],
            "I0": [ 3881279 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_3_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C41_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881261 ],
            "SEL": [ 3881003 ],
            "I1": [ 3881269 ],
            "I0": [ 3881268 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_3_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C41_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881260 ],
            "SEL": [ 3881003 ],
            "I1": [ 3881264 ],
            "I0": [ 3881263 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_3_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C41_MUX2_LUT52"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881248 ],
            "SEL": [ 3881003 ],
            "I1": [ 3881256 ],
            "I0": [ 3881255 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_3_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C41_MUX2_LUT53"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881247 ],
            "SEL": [ 3881003 ],
            "I1": [ 3881251 ],
            "I0": [ 3881250 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_2_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C42_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881229 ],
            "SEL": [ 3881003 ],
            "I1": [ 3881237 ],
            "I0": [ 3881236 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_5_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C39_MUX2_LUT52"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881370 ],
            "SEL": [ 3881003 ],
            "I1": [ 3881378 ],
            "I0": [ 3881377 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_4_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C43_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881322 ],
            "SEL": [ 3881074 ],
            "I1": [ 3881330 ],
            "I0": [ 3881329 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_2_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C42_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881228 ],
            "SEL": [ 3881003 ],
            "I1": [ 3881232 ],
            "I0": [ 3881231 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_2_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C42_MUX2_LUT52"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881216 ],
            "SEL": [ 3881003 ],
            "I1": [ 3881224 ],
            "I0": [ 3881223 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_2_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C42_MUX2_LUT53"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881215 ],
            "SEL": [ 3881003 ],
            "I1": [ 3881219 ],
            "I0": [ 3881218 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_2_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C43_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881200 ],
            "SEL": [ 3881003 ],
            "I1": [ 3881208 ],
            "I0": [ 3881207 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_2_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C43_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881199 ],
            "SEL": [ 3881003 ],
            "I1": [ 3881203 ],
            "I0": [ 3881202 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_2_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C43_MUX2_LUT52"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881187 ],
            "SEL": [ 3881003 ],
            "I1": [ 3881195 ],
            "I0": [ 3881194 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_2_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C43_MUX2_LUT53"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881186 ],
            "SEL": [ 3881003 ],
            "I1": [ 3881190 ],
            "I0": [ 3881189 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C42_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881168 ],
            "SEL": [ 3881003 ],
            "I1": [ 3881176 ],
            "I0": [ 3881175 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C42_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881167 ],
            "SEL": [ 3881003 ],
            "I1": [ 3881171 ],
            "I0": [ 3881170 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C42_MUX2_LUT52"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881155 ],
            "SEL": [ 3881003 ],
            "I1": [ 3881163 ],
            "I0": [ 3881162 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_4_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C43_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881321 ],
            "SEL": [ 3881074 ],
            "I1": [ 3881325 ],
            "I0": [ 3881324 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_4_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C43_MUX2_LUT52"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881309 ],
            "SEL": [ 3881074 ],
            "I1": [ 3881317 ],
            "I0": [ 3881316 ]
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_18_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C28_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879058 ],
            "CLK": [  ],
            "D": [ 3881879 ],
            "C": [ 3881881 ],
            "B": [ 3879057 ],
            "A": [ 3881879 ]
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_17_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C28_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879053 ],
            "CLK": [  ],
            "D": [ 3881879 ],
            "C": [ 3881881 ],
            "B": [ 3879052 ],
            "A": [ 3881879 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_5_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C38_MUX2_LUT52"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881399 ],
            "SEL": [ 3881003 ],
            "I1": [ 3881407 ],
            "I0": [ 3881406 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_6_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C36_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881032 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_5_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C38_MUX2_LUT53"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881398 ],
            "SEL": [ 3881003 ],
            "I1": [ 3881402 ],
            "I0": [ 3881401 ]
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_16_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C28_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879048 ],
            "CLK": [  ],
            "D": [ 3881879 ],
            "C": [ 3881881 ],
            "B": [ 3879047 ],
            "A": [ 3881879 ]
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_15_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C29_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879043 ],
            "CLK": [  ],
            "D": [ 3881879 ],
            "C": [ 3881881 ],
            "B": [ 3879042 ],
            "A": [ 3881879 ]
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_14_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C29_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879038 ],
            "CLK": [  ],
            "D": [ 3881879 ],
            "C": [ 3881881 ],
            "B": [ 3879037 ],
            "A": [ 3881879 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_6_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT8",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C40_MUX2_LUT80"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3877508 ],
            "SEL": [ 3881114 ],
            "I1": [ 3881425 ],
            "I0": [ 3881424 ]
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_13_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C29_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879033 ],
            "CLK": [  ],
            "D": [ 3881879 ],
            "C": [ 3881881 ],
            "B": [ 3879032 ],
            "A": [ 3881879 ]
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_12_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C29_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879028 ],
            "CLK": [  ],
            "D": [ 3881879 ],
            "C": [ 3881881 ],
            "B": [ 3879027 ],
            "A": [ 3881879 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C40_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881531 ],
            "SEL": [ 3881074 ],
            "I1": [ 3881539 ],
            "I0": [ 3881538 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C40_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881530 ],
            "SEL": [ 3881074 ],
            "I1": [ 3881534 ],
            "I0": [ 3881533 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C40_MUX2_LUT52"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881518 ],
            "SEL": [ 3881074 ],
            "I1": [ 3881526 ],
            "I0": [ 3881525 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C40_MUX2_LUT53"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881517 ],
            "SEL": [ 3881074 ],
            "I1": [ 3881521 ],
            "I0": [ 3881520 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C41_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881502 ],
            "SEL": [ 3881074 ],
            "I1": [ 3881510 ],
            "I0": [ 3881509 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C41_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881501 ],
            "SEL": [ 3881074 ],
            "I1": [ 3881505 ],
            "I0": [ 3881504 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C41_MUX2_LUT52"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881489 ],
            "SEL": [ 3881074 ],
            "I1": [ 3881497 ],
            "I0": [ 3881496 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C41_MUX2_LUT53"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881488 ],
            "SEL": [ 3881074 ],
            "I1": [ 3881492 ],
            "I0": [ 3881491 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_6_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C40_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881473 ],
            "SEL": [ 3881074 ],
            "I1": [ 3881481 ],
            "I0": [ 3881480 ]
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_11_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C29_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879023 ],
            "CLK": [  ],
            "D": [ 3881879 ],
            "C": [ 3881881 ],
            "B": [ 3879022 ],
            "A": [ 3881879 ]
          }
        },
        "display_inst.en_conmutador_DFFR_Q_D_LUT2_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C32_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881632 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877550 ],
            "A": [ 3881648 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_6_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C40_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881472 ],
            "SEL": [ 3881074 ],
            "I1": [ 3881476 ],
            "I0": [ 3881475 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_6_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C40_MUX2_LUT52"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881460 ],
            "SEL": [ 3881074 ],
            "I1": [ 3881468 ],
            "I0": [ 3881467 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_6_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C40_MUX2_LUT53"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881459 ],
            "SEL": [ 3881074 ],
            "I1": [ 3881463 ],
            "I0": [ 3881462 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_6_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C41_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881444 ],
            "SEL": [ 3881074 ],
            "I1": [ 3881452 ],
            "I0": [ 3881451 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_6_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C41_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881443 ],
            "SEL": [ 3881074 ],
            "I1": [ 3881447 ],
            "I0": [ 3881446 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_6_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C41_MUX2_LUT52"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881431 ],
            "SEL": [ 3881074 ],
            "I1": [ 3881439 ],
            "I0": [ 3881438 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_6_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C41_MUX2_LUT53"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881430 ],
            "SEL": [ 3881074 ],
            "I1": [ 3881434 ],
            "I0": [ 3881433 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_5_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C38_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881412 ],
            "SEL": [ 3881003 ],
            "I1": [ 3881420 ],
            "I0": [ 3881419 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_5_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C38_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881411 ],
            "SEL": [ 3881003 ],
            "I1": [ 3881415 ],
            "I0": [ 3881414 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_3_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1011111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C37_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881011 ],
            "CLK": [  ],
            "D": [ 3880085 ],
            "C": [ 3877929 ],
            "B": [ 3880098 ],
            "A": [ 3880092 ]
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_10_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C29_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879018 ],
            "CLK": [  ],
            "D": [ 3881879 ],
            "C": [ 3881881 ],
            "B": [ 3879017 ],
            "A": [ 3881879 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_5_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C39_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881383 ],
            "SEL": [ 3881003 ],
            "I1": [ 3881391 ],
            "I0": [ 3881390 ]
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_9_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C30_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879152 ],
            "CLK": [  ],
            "D": [ 3881879 ],
            "C": [ 3881881 ],
            "B": [ 3879151 ],
            "A": [ 3881879 ]
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_7_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C30_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879146 ],
            "CLK": [  ],
            "D": [ 3881879 ],
            "C": [ 3881881 ],
            "B": [ 3879145 ],
            "A": [ 3881879 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_3_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C37_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881012 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C30_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878999 ],
            "CLK": [  ],
            "D": [ 3881879 ],
            "C": [ 3881881 ],
            "B": [ 3878998 ],
            "A": [ 3881879 ]
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_TAIL_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C30_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878993 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_30_HEAD_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "ONE2C",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C25_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3881881 ],
            "B": [  ],
            "A": [  ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_ALU_I1_31_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C26_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879259 ],
            "CLK": [  ],
            "D": [ 3881881 ],
            "C": [ 3881881 ],
            "B": [ 3879125 ],
            "A": [ 3881881 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_ALU_I1_20_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C26_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879215 ],
            "CLK": [  ],
            "D": [ 3881881 ],
            "C": [ 3881881 ],
            "B": [ 3879064 ],
            "A": [ 3881879 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_ALU_I1_9_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C26_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879280 ],
            "CLK": [  ],
            "D": [ 3881881 ],
            "C": [ 3881881 ],
            "B": [ 3879148 ],
            "A": [ 3881879 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_ALU_I1_6_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C26_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879271 ],
            "CLK": [  ],
            "D": [ 3881881 ],
            "C": [ 3881881 ],
            "B": [ 3879140 ],
            "A": [ 3881879 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_ALU_I1_5_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C26_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879267 ],
            "CLK": [  ],
            "D": [ 3881881 ],
            "C": [ 3881881 ],
            "B": [ 3879135 ],
            "A": [ 3881879 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_ALU_I1_4_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C27_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879263 ],
            "CLK": [  ],
            "D": [ 3881881 ],
            "C": [ 3881881 ],
            "B": [ 3879130 ],
            "A": [ 3881879 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_ALU_I1_3_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C27_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879255 ],
            "CLK": [  ],
            "D": [ 3881881 ],
            "C": [ 3881881 ],
            "B": [ 3879122 ],
            "A": [ 3881879 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_ALU_I1_2_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C27_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879209 ],
            "CLK": [  ],
            "D": [ 3881881 ],
            "C": [ 3881881 ],
            "B": [ 3879069 ],
            "A": [ 3881879 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_ALU_I1_1_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C27_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879163 ],
            "CLK": [  ],
            "D": [ 3881881 ],
            "C": [ 3881881 ],
            "B": [ 3879010 ],
            "A": [ 3881879 ]
          }
        },
        "control_inst.key_pressed_prev_LUT2_I1_F_LUT3_I1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C30_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877575 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3877561 ],
            "B": [ 3877564 ],
            "A": [ 3877577 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_ALU_I1_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C27_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879159 ],
            "CLK": [  ],
            "D": [ 3881881 ],
            "C": [ 3881881 ],
            "B": [ 3879005 ],
            "A": [ 3881879 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_ALU_I1_30_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C27_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879257 ],
            "CLK": [  ],
            "D": [ 3881881 ],
            "C": [ 3881881 ],
            "B": [ 3879117 ],
            "A": [ 3881879 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_ALU_I1_28_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C28_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879247 ],
            "CLK": [  ],
            "D": [ 3881881 ],
            "C": [ 3881881 ],
            "B": [ 3879109 ],
            "A": [ 3881879 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_ALU_I1_27_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C28_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879243 ],
            "CLK": [  ],
            "D": [ 3881881 ],
            "C": [ 3881881 ],
            "B": [ 3879104 ],
            "A": [ 3881879 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_ALU_I1_25_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C28_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879235 ],
            "CLK": [  ],
            "D": [ 3881881 ],
            "C": [ 3881881 ],
            "B": [ 3879094 ],
            "A": [ 3881879 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_ALU_I1_26_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C28_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879239 ],
            "CLK": [  ],
            "D": [ 3881881 ],
            "C": [ 3881881 ],
            "B": [ 3879099 ],
            "A": [ 3881879 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_ALU_I1_24_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C28_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879231 ],
            "CLK": [  ],
            "D": [ 3881881 ],
            "C": [ 3881881 ],
            "B": [ 3879089 ],
            "A": [ 3881879 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_ALU_I1_22_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C29_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879223 ],
            "CLK": [  ],
            "D": [ 3881881 ],
            "C": [ 3881881 ],
            "B": [ 3879079 ],
            "A": [ 3881879 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_ALU_I1_23_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C29_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879227 ],
            "CLK": [  ],
            "D": [ 3881881 ],
            "C": [ 3881881 ],
            "B": [ 3879084 ],
            "A": [ 3881879 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_ALU_I1_21_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C29_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879219 ],
            "CLK": [  ],
            "D": [ 3881881 ],
            "C": [ 3881881 ],
            "B": [ 3879074 ],
            "A": [ 3881879 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_ALU_I1_18_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C29_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879201 ],
            "CLK": [  ],
            "D": [ 3881881 ],
            "C": [ 3881881 ],
            "B": [ 3879052 ],
            "A": [ 3881879 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_ALU_I1_19_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C29_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879205 ],
            "CLK": [  ],
            "D": [ 3881881 ],
            "C": [ 3881881 ],
            "B": [ 3879057 ],
            "A": [ 3881879 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_ALU_I1_17_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C29_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879197 ],
            "CLK": [  ],
            "D": [ 3881881 ],
            "C": [ 3881881 ],
            "B": [ 3879047 ],
            "A": [ 3881879 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_ALU_I1_15_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C30_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879189 ],
            "CLK": [  ],
            "D": [ 3881881 ],
            "C": [ 3881881 ],
            "B": [ 3879037 ],
            "A": [ 3881879 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_ALU_I1_16_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C30_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879193 ],
            "CLK": [  ],
            "D": [ 3881881 ],
            "C": [ 3881881 ],
            "B": [ 3879042 ],
            "A": [ 3881879 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_ALU_I1_14_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C30_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879185 ],
            "CLK": [  ],
            "D": [ 3881881 ],
            "C": [ 3881881 ],
            "B": [ 3879032 ],
            "A": [ 3881879 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_ALU_I1_12_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C30_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879177 ],
            "CLK": [  ],
            "D": [ 3881881 ],
            "C": [ 3881881 ],
            "B": [ 3879022 ],
            "A": [ 3881879 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_ALU_I1_13_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C30_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879181 ],
            "CLK": [  ],
            "D": [ 3881881 ],
            "C": [ 3881881 ],
            "B": [ 3879027 ],
            "A": [ 3881879 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_ALU_I1_11_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C30_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879173 ],
            "CLK": [  ],
            "D": [ 3881881 ],
            "C": [ 3881881 ],
            "B": [ 3879017 ],
            "A": [ 3881879 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_ALU_I1_8_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C31_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879278 ],
            "CLK": [  ],
            "D": [ 3881881 ],
            "C": [ 3881881 ],
            "B": [ 3879145 ],
            "A": [ 3881879 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_ALU_I1_10_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C31_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879169 ],
            "CLK": [  ],
            "D": [ 3881881 ],
            "C": [ 3881881 ],
            "B": [ 3879151 ],
            "A": [ 3881879 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_ALU_I1_7_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C31_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879276 ],
            "CLK": [  ],
            "D": [ 3881881 ],
            "C": [ 3881881 ],
            "B": [ 3878998 ],
            "A": [ 3881879 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_ALU_I1_31_HEAD_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C26_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3881881 ],
            "B": [  ],
            "A": [  ]
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_30_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C17_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879609 ],
            "CLK": [  ],
            "D": [ 3881879 ],
            "C": [ 3881881 ],
            "B": [ 3879608 ],
            "A": [ 3881879 ]
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_8_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C17_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879632 ],
            "CLK": [  ],
            "D": [ 3881879 ],
            "C": [ 3881881 ],
            "B": [ 3879631 ],
            "A": [ 3881879 ]
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_19_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C17_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879548 ],
            "CLK": [  ],
            "D": [ 3881879 ],
            "C": [ 3881881 ],
            "B": [ 3879547 ],
            "A": [ 3881879 ]
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_6_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C17_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879624 ],
            "CLK": [  ],
            "D": [ 3881879 ],
            "C": [ 3881881 ],
            "B": [ 3879623 ],
            "A": [ 3881881 ]
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_4_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C18_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879614 ],
            "CLK": [  ],
            "D": [ 3881879 ],
            "C": [ 3881881 ],
            "B": [ 3879613 ],
            "A": [ 3881881 ]
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_5_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C17_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879619 ],
            "CLK": [  ],
            "D": [ 3881879 ],
            "C": [ 3881881 ],
            "B": [ 3879618 ],
            "A": [ 3881881 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_ALU_I1_7_DUMMY_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C31_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_3_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C18_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879606 ],
            "CLK": [  ],
            "D": [ 3881879 ],
            "C": [ 3881881 ],
            "B": [ 3879605 ],
            "A": [ 3881881 ]
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_1_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C18_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879494 ],
            "CLK": [  ],
            "D": [ 3881879 ],
            "C": [ 3881881 ],
            "B": [ 3879493 ],
            "A": [ 3881881 ]
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C18_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879489 ],
            "CLK": [  ],
            "D": [ 3881879 ],
            "C": [ 3881881 ],
            "B": [ 3879488 ],
            "A": [ 3881879 ]
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_28_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C19_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879598 ],
            "CLK": [  ],
            "D": [ 3881879 ],
            "C": [ 3881881 ],
            "B": [ 3879597 ],
            "A": [ 3881881 ]
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_29_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C18_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879601 ],
            "CLK": [  ],
            "D": [ 3881879 ],
            "C": [ 3881881 ],
            "B": [ 3879600 ],
            "A": [ 3881879 ]
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_27_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C19_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879593 ],
            "CLK": [  ],
            "D": [ 3881879 ],
            "C": [ 3881881 ],
            "B": [ 3879592 ],
            "A": [ 3881879 ]
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_25_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C19_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879583 ],
            "CLK": [  ],
            "D": [ 3881879 ],
            "C": [ 3881881 ],
            "B": [ 3879582 ],
            "A": [ 3881881 ]
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_26_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C19_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879588 ],
            "CLK": [  ],
            "D": [ 3881879 ],
            "C": [ 3881881 ],
            "B": [ 3879587 ],
            "A": [ 3881881 ]
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_24_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C19_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879578 ],
            "CLK": [  ],
            "D": [ 3881879 ],
            "C": [ 3881881 ],
            "B": [ 3879577 ],
            "A": [ 3881879 ]
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_22_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C20_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879568 ],
            "CLK": [  ],
            "D": [ 3881879 ],
            "C": [ 3881881 ],
            "B": [ 3879567 ],
            "A": [ 3881879 ]
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_23_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C19_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879573 ],
            "CLK": [  ],
            "D": [ 3881879 ],
            "C": [ 3881881 ],
            "B": [ 3879572 ],
            "A": [ 3881879 ]
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_21_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C20_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879563 ],
            "CLK": [  ],
            "D": [ 3881879 ],
            "C": [ 3881881 ],
            "B": [ 3879562 ],
            "A": [ 3881879 ]
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_18_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C20_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879541 ],
            "CLK": [  ],
            "D": [ 3881879 ],
            "C": [ 3881881 ],
            "B": [ 3879540 ],
            "A": [ 3881879 ]
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_20_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C20_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879558 ],
            "CLK": [  ],
            "D": [ 3881879 ],
            "C": [ 3881881 ],
            "B": [ 3879557 ],
            "A": [ 3881879 ]
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_17_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C20_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879536 ],
            "CLK": [  ],
            "D": [ 3881879 ],
            "C": [ 3881881 ],
            "B": [ 3879535 ],
            "A": [ 3881879 ]
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_15_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C21_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879526 ],
            "CLK": [  ],
            "D": [ 3881879 ],
            "C": [ 3881881 ],
            "B": [ 3879525 ],
            "A": [ 3881879 ]
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_16_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C20_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879531 ],
            "CLK": [  ],
            "D": [ 3881879 ],
            "C": [ 3881881 ],
            "B": [ 3879530 ],
            "A": [ 3881879 ]
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_14_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C21_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879521 ],
            "CLK": [  ],
            "D": [ 3881879 ],
            "C": [ 3881881 ],
            "B": [ 3879520 ],
            "A": [ 3881879 ]
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_12_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C21_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879511 ],
            "CLK": [  ],
            "D": [ 3881879 ],
            "C": [ 3881881 ],
            "B": [ 3879510 ],
            "A": [ 3881879 ]
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_13_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C21_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879516 ],
            "CLK": [  ],
            "D": [ 3881879 ],
            "C": [ 3881881 ],
            "B": [ 3879515 ],
            "A": [ 3881879 ]
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_11_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C21_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879506 ],
            "CLK": [  ],
            "D": [ 3881879 ],
            "C": [ 3881881 ],
            "B": [ 3879505 ],
            "A": [ 3881879 ]
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_9_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C22_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879635 ],
            "CLK": [  ],
            "D": [ 3881879 ],
            "C": [ 3881881 ],
            "B": [ 3879634 ],
            "A": [ 3881879 ]
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_10_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C21_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879501 ],
            "CLK": [  ],
            "D": [ 3881879 ],
            "C": [ 3881881 ],
            "B": [ 3879500 ],
            "A": [ 3881879 ]
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_7_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C22_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879629 ],
            "CLK": [  ],
            "D": [ 3881879 ],
            "C": [ 3881881 ],
            "B": [ 3879628 ],
            "A": [ 3881879 ]
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_TAIL_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C22_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879476 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C22_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879482 ],
            "CLK": [  ],
            "D": [ 3881879 ],
            "C": [ 3881881 ],
            "B": [ 3879481 ],
            "A": [ 3881879 ]
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_30_HEAD_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "ONE2C",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C17_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3881881 ],
            "B": [  ],
            "A": [  ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_ALU_I1_20_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C17_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879705 ],
            "CLK": [  ],
            "D": [ 3881881 ],
            "C": [ 3881881 ],
            "B": [ 3879547 ],
            "A": [ 3881879 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_ALU_I1_31_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C17_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879749 ],
            "CLK": [  ],
            "D": [ 3881881 ],
            "C": [ 3881881 ],
            "B": [ 3879608 ],
            "A": [ 3881881 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_ALU_I1_9_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C17_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879770 ],
            "CLK": [  ],
            "D": [ 3881881 ],
            "C": [ 3881881 ],
            "B": [ 3879631 ],
            "A": [ 3881879 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_ALU_I1_5_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C17_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879757 ],
            "CLK": [  ],
            "D": [ 3881881 ],
            "C": [ 3881881 ],
            "B": [ 3879618 ],
            "A": [ 3881879 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_ALU_I1_6_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C17_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879761 ],
            "CLK": [  ],
            "D": [ 3881881 ],
            "C": [ 3881881 ],
            "B": [ 3879623 ],
            "A": [ 3881879 ]
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_2_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C18_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879553 ],
            "CLK": [  ],
            "D": [ 3881879 ],
            "C": [ 3881881 ],
            "B": [ 3879552 ],
            "A": [ 3881879 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_ALU_I1_4_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C18_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879753 ],
            "CLK": [  ],
            "D": [ 3881881 ],
            "C": [ 3881881 ],
            "B": [ 3879613 ],
            "A": [ 3881879 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_ALU_I1_2_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C18_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879699 ],
            "CLK": [  ],
            "D": [ 3881881 ],
            "C": [ 3881881 ],
            "B": [ 3879552 ],
            "A": [ 3881879 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_ALU_I1_1_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C18_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879653 ],
            "CLK": [  ],
            "D": [ 3881881 ],
            "C": [ 3881881 ],
            "B": [ 3879493 ],
            "A": [ 3881879 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_ALU_I1_30_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C18_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879747 ],
            "CLK": [  ],
            "D": [ 3881881 ],
            "C": [ 3881881 ],
            "B": [ 3879600 ],
            "A": [ 3881879 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_ALU_I1_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C18_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879649 ],
            "CLK": [  ],
            "D": [ 3881881 ],
            "C": [ 3881881 ],
            "B": [ 3879488 ],
            "A": [ 3881879 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_ALU_I1_29_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C19_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879741 ],
            "CLK": [  ],
            "D": [ 3881881 ],
            "C": [ 3881881 ],
            "B": [ 3879597 ],
            "A": [ 3881879 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_ALU_I1_27_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C19_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879733 ],
            "CLK": [  ],
            "D": [ 3881881 ],
            "C": [ 3881881 ],
            "B": [ 3879587 ],
            "A": [ 3881879 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_ALU_I1_28_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C19_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879737 ],
            "CLK": [  ],
            "D": [ 3881881 ],
            "C": [ 3881881 ],
            "B": [ 3879592 ],
            "A": [ 3881879 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_ALU_I1_26_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C19_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879729 ],
            "CLK": [  ],
            "D": [ 3881881 ],
            "C": [ 3881881 ],
            "B": [ 3879582 ],
            "A": [ 3881879 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_ALU_I1_24_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C19_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879721 ],
            "CLK": [  ],
            "D": [ 3881881 ],
            "C": [ 3881881 ],
            "B": [ 3879572 ],
            "A": [ 3881879 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_ALU_I1_25_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C19_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879725 ],
            "CLK": [  ],
            "D": [ 3881881 ],
            "C": [ 3881881 ],
            "B": [ 3879577 ],
            "A": [ 3881879 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_ALU_I1_23_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C20_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879717 ],
            "CLK": [  ],
            "D": [ 3881881 ],
            "C": [ 3881881 ],
            "B": [ 3879567 ],
            "A": [ 3881879 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_ALU_I1_21_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C20_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879709 ],
            "CLK": [  ],
            "D": [ 3881881 ],
            "C": [ 3881881 ],
            "B": [ 3879557 ],
            "A": [ 3881879 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_ALU_I1_22_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C20_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879713 ],
            "CLK": [  ],
            "D": [ 3881881 ],
            "C": [ 3881881 ],
            "B": [ 3879562 ],
            "A": [ 3881879 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_ALU_I1_19_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C20_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879695 ],
            "CLK": [  ],
            "D": [ 3881881 ],
            "C": [ 3881881 ],
            "B": [ 3879540 ],
            "A": [ 3881879 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_ALU_I1_17_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C20_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879687 ],
            "CLK": [  ],
            "D": [ 3881881 ],
            "C": [ 3881881 ],
            "B": [ 3879530 ],
            "A": [ 3881879 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_ALU_I1_18_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C20_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879691 ],
            "CLK": [  ],
            "D": [ 3881881 ],
            "C": [ 3881881 ],
            "B": [ 3879535 ],
            "A": [ 3881879 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_ALU_I1_16_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C21_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879683 ],
            "CLK": [  ],
            "D": [ 3881881 ],
            "C": [ 3881881 ],
            "B": [ 3879525 ],
            "A": [ 3881879 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_ALU_I1_14_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C21_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879675 ],
            "CLK": [  ],
            "D": [ 3881881 ],
            "C": [ 3881881 ],
            "B": [ 3879515 ],
            "A": [ 3881879 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_ALU_I1_15_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C21_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879679 ],
            "CLK": [  ],
            "D": [ 3881881 ],
            "C": [ 3881881 ],
            "B": [ 3879520 ],
            "A": [ 3881879 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_ALU_I1_13_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C21_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879671 ],
            "CLK": [  ],
            "D": [ 3881881 ],
            "C": [ 3881881 ],
            "B": [ 3879510 ],
            "A": [ 3881879 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_ALU_I1_11_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C21_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879663 ],
            "CLK": [  ],
            "D": [ 3881881 ],
            "C": [ 3881881 ],
            "B": [ 3879500 ],
            "A": [ 3881879 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_ALU_I1_12_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C21_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879667 ],
            "CLK": [  ],
            "D": [ 3881881 ],
            "C": [ 3881881 ],
            "B": [ 3879505 ],
            "A": [ 3881879 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_ALU_I1_10_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C22_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879659 ],
            "CLK": [  ],
            "D": [ 3881881 ],
            "C": [ 3881881 ],
            "B": [ 3879634 ],
            "A": [ 3881879 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_ALU_I1_7_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C22_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879766 ],
            "CLK": [  ],
            "D": [ 3881881 ],
            "C": [ 3881881 ],
            "B": [ 3879481 ],
            "A": [ 3881879 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_ALU_I1_8_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C22_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879768 ],
            "CLK": [  ],
            "D": [ 3881881 ],
            "C": [ 3881881 ],
            "B": [ 3879628 ],
            "A": [ 3881879 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_ALU_I1_7_DUMMY_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C22_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT3_I0_F_ALU_SUM_COUT_ALU_COUT_1_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C36_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879993 ],
            "CLK": [  ],
            "D": [ 3881881 ],
            "C": [ 3881881 ],
            "B": [ 3879990 ],
            "A": [ 3881881 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_ALU_I1_31_HEAD_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C17_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3881881 ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT3_I0_F_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C36_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879982 ],
            "CLK": [  ],
            "D": [ 3881881 ],
            "C": [ 3881881 ],
            "B": [ 3879981 ],
            "A": [ 3881881 ]
          }
        },
        "display_inst.anodo_o_LUT2_I0_F_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C36_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879970 ],
            "CLK": [  ],
            "D": [ 3881881 ],
            "C": [ 3881881 ],
            "B": [ 3879969 ],
            "A": [ 3881879 ]
          }
        },
        "display_inst.anodo_o_LUT3_I0_F_ALU_SUM_COUT_ALU_COUT_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C36_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879987 ],
            "CLK": [  ],
            "D": [ 3881881 ],
            "C": [ 3881881 ],
            "B": [ 3879985 ],
            "A": [ 3881879 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_ALU_I1_3_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C18_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879745 ],
            "CLK": [  ],
            "D": [ 3881881 ],
            "C": [ 3881881 ],
            "B": [ 3879605 ],
            "A": [ 3881879 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_ALU_I1_29_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C28_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879251 ],
            "CLK": [  ],
            "D": [ 3881881 ],
            "C": [ 3881881 ],
            "B": [ 3879114 ],
            "A": [ 3881879 ]
          }
        },
        "display_inst.anodo_o_LUT2_I0_F_ALU_SUM_DUMMY_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C36_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT3_I0_F_ALU_SUM_COUT_ALU_COUT_1_HEAD_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C36_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3881881 ],
            "B": [  ],
            "A": [  ]
          }
        },
        "catodo_po_OBUF_O$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000001",
            "INPUT_USED": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000110",
            "NEXTPNR_BEL": "R15C47_IOBA",
            "src": "../design/module_top.v:6.24-6.33",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "O": [  ],
            "OEN": [  ],
            "I": [ 3877490 ],
            "PAD": [  ]
          }
        },
        "display_inst.anodo_o_LUT3_I0_F_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_SUM_ALU_SUM_1_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C35_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880005 ],
            "CLK": [  ],
            "D": [ 3881879 ],
            "C": [ 3881881 ],
            "B": [ 3879981 ],
            "A": [ 3881879 ]
          }
        },
        "display_inst.anodo_o_LUT3_I0_F_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_SUM_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C35_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880003 ],
            "CLK": [  ],
            "D": [ 3881879 ],
            "C": [ 3881881 ],
            "B": [ 3879985 ],
            "A": [ 3881881 ]
          }
        },
        "display_inst.anodo_o_LUT3_I0_F_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C35_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880000 ],
            "CLK": [  ],
            "D": [ 3881879 ],
            "C": [ 3881881 ],
            "B": [ 3879969 ],
            "A": [ 3881879 ]
          }
        },
        "catodo_po_OBUF_O_1$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000001",
            "INPUT_USED": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000110",
            "NEXTPNR_BEL": "R15C47_IOBB",
            "src": "../design/module_top.v:6.24-6.33",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "O": [  ],
            "OEN": [  ],
            "I": [ 3877493 ],
            "PAD": [  ]
          }
        },
        "display_inst.anodo_o_LUT3_I0_F_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_TAIL_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C35_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879997 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT3_I0_F_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_DUMMY_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C35_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT3_I0_F_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_SUM_ALU_SUM_1_HEAD_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "ONE2C",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C35_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3881881 ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_ALU_COUT_SUM_ALU_SUM_1_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C34_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880101 ],
            "CLK": [  ],
            "D": [ 3881879 ],
            "C": [ 3881881 ],
            "B": [ 3880098 ],
            "A": [ 3881879 ]
          }
        },
        "control_inst.key_pressed_prev_LUT2_I1_F_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C27_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877564 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3877571 ],
            "B": [ 3877568 ],
            "A": [ 3877565 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_ALU_COUT_SUM_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C34_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880095 ],
            "CLK": [  ],
            "D": [ 3881879 ],
            "C": [ 3881881 ],
            "B": [ 3880092 ],
            "A": [ 3881881 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_ALU_COUT_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C34_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880088 ],
            "CLK": [  ],
            "D": [ 3881879 ],
            "C": [ 3881881 ],
            "B": [ 3880085 ],
            "A": [ 3881879 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_3_I0_MUX2_LUT7_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C41_MUX2_LUT70"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881241 ],
            "SEL": [ 3881063 ],
            "I1": [ 3881245 ],
            "I0": [ 3881244 ]
          }
        },
        "control_inst.key_pressed_prev_LUT2_I1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C31_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877561 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877547 ],
            "A": [ 3877543 ]
          }
        },
        "debouncer_loop[3].debounce_inst.noisy_signal_IBUF_O$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000000",
            "INPUT_USED": "00000000000000000000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000110",
            "NEXTPNR_BEL": "R24C47_IOBB",
            "src": "../design/module_top.v:4.23-4.29",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001",
            "&PULL_MODE=DOWN": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "O": [ 3879469 ],
            "OEN": [  ],
            "I": [  ],
            "PAD": [  ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_ALU_COUT_TAIL_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C34_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880081 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_3_I1_MUX2_LUT7_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C40_MUX2_LUT70"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881242 ],
            "SEL": [ 3881063 ],
            "I1": [ 3881274 ],
            "I0": [ 3881273 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_ALU_COUT_DUMMY_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C34_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_ALU_COUT_SUM_ALU_SUM_1_HEAD_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "ONE2C",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C34_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3881881 ],
            "B": [  ],
            "A": [  ]
          }
        },
        "anodo_po_OBUF_O_2$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000001",
            "INPUT_USED": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000110",
            "NEXTPNR_BEL": "R29C8_IOBB",
            "src": "../design/module_top.v:7.24-7.32",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "O": [  ],
            "OEN": [  ],
            "I": [ 3877478 ],
            "PAD": [  ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C36_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880105 ],
            "CLK": [  ],
            "D": [ 3881881 ],
            "C": [ 3881881 ],
            "B": [ 3877929 ],
            "A": [ 3881881 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_ALU_SUM_COUT_ALU_COUT_1_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C36_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880113 ],
            "CLK": [  ],
            "D": [ 3881881 ],
            "C": [ 3881881 ],
            "B": [ 3880098 ],
            "A": [ 3881881 ]
          }
        },
        "control_inst.key_pressed_prev_DFFC_Q_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C31_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877546 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877550 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_ALU_SUM_COUT_ALU_COUT_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C36_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880111 ],
            "CLK": [  ],
            "D": [ 3881881 ],
            "C": [ 3881881 ],
            "B": [ 3880092 ],
            "A": [ 3881879 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_O_MUX2_LUT7_O_1_S0_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C36_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881070 ],
            "CLK": [  ],
            "D": [ 3881881 ],
            "C": [ 3881881 ],
            "B": [ 3880085 ],
            "A": [ 3881879 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_O_MUX2_LUT7_O_1_S0_ALU_SUM_DUMMY_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C36_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_ALU_SUM_HEAD_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C36_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3881881 ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_1_S0_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C34_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880149 ],
            "CLK": [  ],
            "D": [ 3881881 ],
            "C": [ 3881881 ],
            "B": [ 3877917 ],
            "A": [ 3881881 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C34_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880166 ],
            "CLK": [  ],
            "D": [ 3881881 ],
            "C": [ 3881881 ],
            "B": [ 3880040 ],
            "A": [ 3881881 ]
          }
        },
        "control_inst.key_pressed_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFC",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C31_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877546 ],
            "CE": [  ],
            "Q": [ 3877547 ],
            "F": [  ],
            "CLK": [ 3877532 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877543 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C34_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880145 ],
            "CLK": [  ],
            "D": [ 3881881 ],
            "C": [ 3881881 ],
            "B": [ 3880036 ],
            "A": [ 3881879 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_4_I1_MUX2_LUT7_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C42_MUX2_LUT70"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881303 ],
            "SEL": [ 3881063 ],
            "I1": [ 3881335 ],
            "I0": [ 3881334 ]
          }
        },
        "display_inst.anodo_o_LUT3_I0_F_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C34_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880025 ],
            "CLK": [  ],
            "D": [ 3881881 ],
            "C": [ 3881881 ],
            "B": [ 3880044 ],
            "A": [ 3881879 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_4_I0_MUX2_LUT7_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C43_MUX2_LUT70"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881302 ],
            "SEL": [ 3881063 ],
            "I1": [ 3881306 ],
            "I0": [ 3881305 ]
          }
        },
        "display_inst.anodo_o_LUT3_I0_F_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_DUMMY_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C34_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_1_S0_ALU_SUM_HEAD_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C34_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3881881 ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_ALU_COUT_SUM_ALU_SUM_1_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C32_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880198 ],
            "CLK": [  ],
            "D": [ 3881879 ],
            "C": [ 3881881 ],
            "B": [ 3880040 ],
            "A": [ 3881879 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_ALU_COUT_SUM_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C32_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880196 ],
            "CLK": [  ],
            "D": [ 3881879 ],
            "C": [ 3881881 ],
            "B": [ 3880036 ],
            "A": [ 3881881 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT8",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C29_MUX2_LUT80"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880484 ],
            "SEL": [ 3880389 ],
            "I1": [ 3880642 ],
            "I0": [ 3880641 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_ALU_COUT_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C32_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880193 ],
            "CLK": [  ],
            "D": [ 3881879 ],
            "C": [ 3881881 ],
            "B": [ 3880044 ],
            "A": [ 3881879 ]
          }
        },
        "divisor_inst.slow_clk_DFFRE_Q_RESET_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C30_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881824 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877550 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_ALU_COUT_TAIL_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C32_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880030 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_ALU_COUT_DUMMY_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C32_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_ALU_COUT_SUM_ALU_SUM_1_HEAD_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "ONE2C",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C32_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3881881 ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C32_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880203 ],
            "CLK": [  ],
            "D": [ 3881881 ],
            "C": [ 3881881 ],
            "B": [ 3877905 ],
            "A": [ 3881881 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C32_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880223 ],
            "CLK": [  ],
            "D": [ 3881881 ],
            "C": [ 3881881 ],
            "B": [ 3880221 ],
            "A": [ 3881881 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C32_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880218 ],
            "CLK": [  ],
            "D": [ 3881881 ],
            "C": [ 3881881 ],
            "B": [ 3880216 ],
            "A": [ 3881879 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_ALU_I1_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C32_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880231 ],
            "CLK": [  ],
            "D": [ 3881881 ],
            "C": [ 3881881 ],
            "B": [ 3880226 ],
            "A": [ 3881879 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_ALU_I1_DUMMY_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C32_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_ALU_I1_SUM_MUX2_LUT8_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT8",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C31_MUX2_LUT80"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880073 ],
            "SEL": [ 3879974 ],
            "I1": [ 3880297 ],
            "I0": [ 3880296 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_HEAD_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C32_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3881881 ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_ALU_I1_SUM_ALU_COUT_SUM_ALU_SUM_1_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C34_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880240 ],
            "CLK": [  ],
            "D": [ 3881879 ],
            "C": [ 3881881 ],
            "B": [ 3880073 ],
            "A": [ 3881879 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_ALU_I1_SUM_ALU_COUT_SUM_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C34_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880238 ],
            "CLK": [  ],
            "D": [ 3881879 ],
            "C": [ 3881881 ],
            "B": [ 3880021 ],
            "A": [ 3881881 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_ALU_I1_SUM_ALU_COUT_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C34_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880235 ],
            "CLK": [  ],
            "D": [ 3881879 ],
            "C": [ 3881881 ],
            "B": [ 3880076 ],
            "A": [ 3881879 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_ALU_I1_SUM_ALU_COUT_TAIL_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C34_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880234 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "catodo_po_OBUF_O_4$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000001",
            "INPUT_USED": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000110",
            "NEXTPNR_BEL": "R13C47_IOBA",
            "src": "../design/module_top.v:6.24-6.33",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "O": [  ],
            "OEN": [  ],
            "I": [ 3877502 ],
            "PAD": [  ]
          }
        },
        "catodo_po_OBUF_O_3$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000001",
            "INPUT_USED": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000110",
            "NEXTPNR_BEL": "R14C47_IOBA",
            "src": "../design/module_top.v:6.24-6.33",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "O": [  ],
            "OEN": [  ],
            "I": [ 3877499 ],
            "PAD": [  ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_I0_MUX2_LUT7_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C41_MUX2_LUT70"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881116 ],
            "SEL": [ 3881063 ],
            "I1": [ 3881486 ],
            "I0": [ 3881485 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_2_I0_MUX2_LUT7_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C43_MUX2_LUT70"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881180 ],
            "SEL": [ 3881069 ],
            "I1": [ 3881184 ],
            "I0": [ 3881183 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_5_I0_MUX2_LUT7_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C39_MUX2_LUT70"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881363 ],
            "SEL": [ 3881063 ],
            "I1": [ 3881367 ],
            "I0": [ 3881366 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C31_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880735 ],
            "SEL": [ 3877894 ],
            "I1": [ 3880751 ],
            "I0": [ 3880750 ]
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_I1_MUX2_LUT7_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C40_MUX2_LUT70"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881117 ],
            "SEL": [ 3881063 ],
            "I1": [ 3881515 ],
            "I0": [ 3881514 ]
          }
        },
        "catodo_po_OBUF_O_2$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000001",
            "INPUT_USED": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000110",
            "NEXTPNR_BEL": "R14C47_IOBB",
            "src": "../design/module_top.v:6.24-6.33",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "O": [  ],
            "OEN": [  ],
            "I": [ 3877496 ],
            "PAD": [  ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_ALU_I1_SUM_ALU_COUT_DUMMY_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C34_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_ALU_I1_SUM_ALU_COUT_SUM_ALU_SUM_1_HEAD_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "ONE2C",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C34_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3881881 ],
            "B": [  ],
            "A": [  ]
          }
        },
        "registro_inst.col_shift_reg_DFFRE_Q_RESET_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R24C21_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881848 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877550 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_LUT4_F_I1_LUT4_I0_F_ALU_I1_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C32_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880310 ],
            "CLK": [  ],
            "D": [ 3881881 ],
            "C": [ 3881881 ],
            "B": [ 3880364 ],
            "A": [ 3881881 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_LUT4_F_I1_LUT4_I0_F_ALU_I1_COUT_ALU_COUT_1_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C32_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880243 ],
            "CLK": [  ],
            "D": [ 3881881 ],
            "C": [ 3881881 ],
            "B": [ 3880245 ],
            "A": [ 3881881 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_LUT4_F_I1_LUT4_I0_F_ALU_I1_COUT_ALU_COUT_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C32_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880376 ],
            "CLK": [  ],
            "D": [ 3881881 ],
            "C": [ 3881881 ],
            "B": [ 3880374 ],
            "A": [ 3881879 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_LUT4_F_I1_LUT4_I0_F_ALU_I1_COUT_ALU_COUT_1_SUM_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C32_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879975 ],
            "CLK": [  ],
            "D": [ 3881881 ],
            "C": [ 3881881 ],
            "B": [ 3881879 ],
            "A": [ 3881879 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_LUT4_F_I1_LUT4_I0_F_ALU_I1_COUT_ALU_COUT_1_SUM_ALU_SUM_DUMMY_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C32_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "registro_inst.col_shift_reg_DFFSE_Q_SET_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R24C21_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881857 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877550 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_LUT4_F_I1_LUT4_I0_F_ALU_I1_HEAD_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C32_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3881881 ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_LUT4_F_I1_LUT4_I0_F_ALU_I1_SUM_ALU_COUT_SUM_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C30_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880422 ],
            "CLK": [  ],
            "D": [ 3881879 ],
            "C": [ 3881881 ],
            "B": [ 3880374 ],
            "A": [ 3881881 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_LUT4_F_I1_LUT4_I0_F_ALU_I1_SUM_ALU_COUT_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C30_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880419 ],
            "CLK": [  ],
            "D": [ 3881879 ],
            "C": [ 3881881 ],
            "B": [ 3881879 ],
            "A": [ 3881879 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_LUT4_F_I1_LUT4_I0_F_ALU_I1_SUM_ALU_COUT_DUMMY_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C30_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_LUT4_F_I1_LUT4_I0_F_ALU_I1_SUM_ALU_COUT_TAIL_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C30_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879974 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_LUT4_F_I1_LUT4_I0_F_ALU_I1_SUM_ALU_COUT_SUM_ALU_SUM_1_HEAD_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "ONE2C",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C30_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3881881 ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_SUM_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C31_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880431 ],
            "CLK": [  ],
            "D": [ 3881879 ],
            "C": [ 3881881 ],
            "B": [ 3880216 ],
            "A": [ 3881881 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_SUM_ALU_SUM_1_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C31_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880433 ],
            "CLK": [  ],
            "D": [ 3881879 ],
            "C": [ 3881881 ],
            "B": [ 3880221 ],
            "A": [ 3881879 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C31_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880227 ],
            "CLK": [  ],
            "D": [ 3881879 ],
            "C": [ 3881881 ],
            "B": [ 3880226 ],
            "A": [ 3881879 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_DUMMY_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C31_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_TAIL_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C31_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880205 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_SUM_ALU_SUM_1_HEAD_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "ONE2C",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C31_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3881881 ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C31_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880457 ],
            "CLK": [  ],
            "D": [ 3881881 ],
            "C": [ 3881881 ],
            "B": [ 3880292 ],
            "A": [ 3881881 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C31_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880438 ],
            "CLK": [  ],
            "D": [ 3881881 ],
            "C": [ 3881881 ],
            "B": [ 3877894 ],
            "A": [ 3881881 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C31_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880250 ],
            "CLK": [  ],
            "D": [ 3881881 ],
            "C": [ 3881881 ],
            "B": [ 3880270 ],
            "A": [ 3881879 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_LUT4_F_I1_LUT4_I0_F_ALU_I1_SUM_ALU_SUM_DUMMY_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C31_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_LUT4_F_I1_LUT4_I0_F_ALU_I1_SUM_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C31_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880302 ],
            "CLK": [  ],
            "D": [ 3881881 ],
            "C": [ 3881881 ],
            "B": [ 3880287 ],
            "A": [ 3881879 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_HEAD_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C31_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3881881 ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_SUM_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C30_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880463 ],
            "CLK": [  ],
            "D": [ 3881879 ],
            "C": [ 3881881 ],
            "B": [ 3880270 ],
            "A": [ 3881881 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_SUM_ALU_SUM_1_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C30_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880465 ],
            "CLK": [  ],
            "D": [ 3881879 ],
            "C": [ 3881881 ],
            "B": [ 3880292 ],
            "A": [ 3881879 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C30_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880460 ],
            "CLK": [  ],
            "D": [ 3881879 ],
            "C": [ 3881881 ],
            "B": [ 3880287 ],
            "A": [ 3881879 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_DUMMY_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C30_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_TAIL_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C30_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880255 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_LUT4_F_I1_LUT4_I0_F_ALU_I1_SUM_ALU_COUT_SUM_ALU_SUM_1_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C30_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880424 ],
            "CLK": [  ],
            "D": [ 3881879 ],
            "C": [ 3881881 ],
            "B": [ 3880245 ],
            "A": [ 3881879 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_SUM_ALU_SUM_1_HEAD_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "ONE2C",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C30_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3881881 ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C28_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880506 ],
            "CLK": [  ],
            "D": [ 3881881 ],
            "C": [ 3881881 ],
            "B": [ 3880492 ],
            "A": [ 3881881 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C28_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880469 ],
            "CLK": [  ],
            "D": [ 3881881 ],
            "C": [ 3881881 ],
            "B": [ 3880484 ],
            "A": [ 3881879 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_DUMMY_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C28_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C28_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880534 ],
            "CLK": [  ],
            "D": [ 3881881 ],
            "C": [ 3881881 ],
            "B": [ 3880488 ],
            "A": [ 3881879 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_1_S0_ALU_SUM_HEAD_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C28_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3881881 ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_ALU_COUT_SUM_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C27_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880541 ],
            "CLK": [  ],
            "D": [ 3881879 ],
            "C": [ 3881881 ],
            "B": [ 3880484 ],
            "A": [ 3881881 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_ALU_COUT_SUM_ALU_SUM_1_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C27_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880543 ],
            "CLK": [  ],
            "D": [ 3881879 ],
            "C": [ 3881881 ],
            "B": [ 3880492 ],
            "A": [ 3881879 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_ALU_COUT_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C27_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880538 ],
            "CLK": [  ],
            "D": [ 3881879 ],
            "C": [ 3881881 ],
            "B": [ 3880488 ],
            "A": [ 3881879 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_ALU_COUT_DUMMY_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C27_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_ALU_COUT_TAIL_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C27_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880478 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_ALU_COUT_SUM_ALU_SUM_1_HEAD_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "ONE2C",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C27_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3881881 ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_S0_ALU_SUM_COUT_ALU_COUT_1_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C29_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880587 ],
            "CLK": [  ],
            "D": [ 3881881 ],
            "C": [ 3881881 ],
            "B": [ 3880586 ],
            "A": [ 3881881 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_S0_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C29_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880550 ],
            "CLK": [  ],
            "D": [ 3881881 ],
            "C": [ 3881881 ],
            "B": [ 3877870 ],
            "A": [ 3881881 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_S0_ALU_SUM_COUT_ALU_COUT_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C29_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880584 ],
            "CLK": [  ],
            "D": [ 3881881 ],
            "C": [ 3881881 ],
            "B": [ 3880583 ],
            "A": [ 3881879 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_LUT4_F_I1_LUT4_I0_F_ALU_I1_COUT_ALU_COUT_SUM_ALU_SUM_DUMMY_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C29_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_LUT4_F_I1_LUT4_I0_F_ALU_I1_COUT_ALU_COUT_SUM_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C29_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880386 ],
            "CLK": [  ],
            "D": [ 3881881 ],
            "C": [ 3881881 ],
            "B": [ 3880385 ],
            "A": [ 3881879 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_S0_ALU_SUM_HEAD_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C29_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3881881 ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_1_SUM_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C29_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880596 ],
            "CLK": [  ],
            "D": [ 3881879 ],
            "C": [ 3881881 ],
            "B": [ 3880583 ],
            "A": [ 3881881 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_1_SUM_ALU_SUM_1_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C29_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880598 ],
            "CLK": [  ],
            "D": [ 3881879 ],
            "C": [ 3881881 ],
            "B": [ 3880586 ],
            "A": [ 3881879 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_1_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C29_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880593 ],
            "CLK": [  ],
            "D": [ 3881879 ],
            "C": [ 3881881 ],
            "B": [ 3880385 ],
            "A": [ 3881879 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_1_DUMMY_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C29_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_1_TAIL_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C29_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880399 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_1_S0_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C28_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880473 ],
            "CLK": [  ],
            "D": [ 3881881 ],
            "C": [ 3881881 ],
            "B": [ 3877882 ],
            "A": [ 3881881 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_1_SUM_ALU_SUM_1_HEAD_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "ONE2C",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C29_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3881881 ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_SUM_ALU_SUM_1_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C30_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880603 ],
            "CLK": [  ],
            "D": [ 3881879 ],
            "C": [ 3881881 ],
            "B": [ 3881881 ],
            "A": [ 3877861 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_SUM_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C30_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880601 ],
            "CLK": [  ],
            "D": [ 3881879 ],
            "C": [ 3881881 ],
            "B": [ 3881879 ],
            "A": [ 3881879 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C30_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880590 ],
            "CLK": [  ],
            "D": [ 3881879 ],
            "C": [ 3881881 ],
            "B": [ 3881881 ],
            "A": [ 3881879 ]
          }
        },
        "divisor_inst.slow_clk_DFFRE_Q_CE_LUT4_F_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C37_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881837 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_TAIL_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C30_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880389 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_DUMMY_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C30_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_SUM_ALU_SUM_1_HEAD_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "ONE2C",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C30_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3881881 ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_SUM_2_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C30_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880415 ],
            "CLK": [  ],
            "D": [ 3881881 ],
            "C": [ 3881881 ],
            "B": [ 3881881 ],
            "A": [ 3877861 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_SUM_1_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C30_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880412 ],
            "CLK": [  ],
            "D": [ 3881881 ],
            "C": [ 3881881 ],
            "B": [ 3881881 ],
            "A": [ 3881879 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C30_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880392 ],
            "CLK": [  ],
            "D": [ 3881881 ],
            "C": [ 3881881 ],
            "B": [ 3881879 ],
            "A": [ 3881879 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_SUM_2_HEAD_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C30_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3881881 ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.cuenta_salida_ALU_I0_14_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R4C30_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881592 ],
            "CLK": [  ],
            "D": [ 3881879 ],
            "C": [ 3881881 ],
            "B": [ 3881881 ],
            "A": [ 3881591 ]
          }
        },
        "display_inst.cuenta_salida_ALU_I0_8_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R4C30_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881625 ],
            "CLK": [  ],
            "D": [ 3881879 ],
            "C": [ 3881881 ],
            "B": [ 3881879 ],
            "A": [ 3881624 ]
          }
        },
        "display_inst.cuenta_salida_ALU_I0_7_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R4C30_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881622 ],
            "CLK": [  ],
            "D": [ 3881879 ],
            "C": [ 3881881 ],
            "B": [ 3881879 ],
            "A": [ 3881621 ]
          }
        },
        "display_inst.cuenta_salida_ALU_I0_6_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R4C30_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881617 ],
            "CLK": [  ],
            "D": [ 3881879 ],
            "C": [ 3881881 ],
            "B": [ 3881879 ],
            "A": [ 3881616 ]
          }
        },
        "display_inst.cuenta_salida_ALU_I0_5_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R4C30_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881612 ],
            "CLK": [  ],
            "D": [ 3881879 ],
            "C": [ 3881881 ],
            "B": [ 3881879 ],
            "A": [ 3881611 ]
          }
        },
        "display_inst.cuenta_salida_ALU_I0_4_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R4C31_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881607 ],
            "CLK": [  ],
            "D": [ 3881879 ],
            "C": [ 3881881 ],
            "B": [ 3881879 ],
            "A": [ 3881606 ]
          }
        },
        "display_inst.cuenta_salida_ALU_I0_3_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R4C31_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881602 ],
            "CLK": [  ],
            "D": [ 3881879 ],
            "C": [ 3881881 ],
            "B": [ 3881879 ],
            "A": [ 3881601 ]
          }
        },
        "display_inst.cuenta_salida_ALU_I0_2_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R4C31_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881597 ],
            "CLK": [  ],
            "D": [ 3881879 ],
            "C": [ 3881881 ],
            "B": [ 3881879 ],
            "A": [ 3881596 ]
          }
        },
        "display_inst.cuenta_salida_ALU_I0_1_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R4C31_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881565 ],
            "CLK": [  ],
            "D": [ 3881879 ],
            "C": [ 3881881 ],
            "B": [ 3881879 ],
            "A": [ 3881564 ]
          }
        },
        "display_inst.cuenta_salida_ALU_I0_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R4C31_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881560 ],
            "CLK": [  ],
            "D": [ 3881879 ],
            "C": [ 3881881 ],
            "B": [ 3881879 ],
            "A": [ 3881559 ]
          }
        },
        "display_inst.cuenta_salida_ALU_I0_13_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R4C31_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881587 ],
            "CLK": [  ],
            "D": [ 3881879 ],
            "C": [ 3881881 ],
            "B": [ 3881879 ],
            "A": [ 3881586 ]
          }
        },
        "display_inst.cuenta_salida_ALU_I0_12_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R4C32_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881584 ],
            "CLK": [  ],
            "D": [ 3881879 ],
            "C": [ 3881881 ],
            "B": [ 3881879 ],
            "A": [ 3881583 ]
          }
        },
        "display_inst.cuenta_salida_ALU_I0_11_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R4C32_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881579 ],
            "CLK": [  ],
            "D": [ 3881879 ],
            "C": [ 3881881 ],
            "B": [ 3881879 ],
            "A": [ 3881578 ]
          }
        },
        "display_inst.cuenta_salida_ALU_I0_10_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R4C32_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881573 ],
            "CLK": [  ],
            "D": [ 3881879 ],
            "C": [ 3881881 ],
            "B": [ 3881879 ],
            "A": [ 3881572 ]
          }
        },
        "display_inst.cuenta_salida_ALU_I0_9_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R4C32_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881630 ],
            "CLK": [  ],
            "D": [ 3881879 ],
            "C": [ 3881881 ],
            "B": [ 3881879 ],
            "A": [ 3881629 ]
          }
        },
        "display_inst.cuenta_salida_ALU_I0_14_HEAD_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "ONE2C",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R4C30_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3881881 ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_I1_ALU_SUM_1_COUT_ALU_COUT_1_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C35_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880015 ],
            "CLK": [  ],
            "D": [ 3881881 ],
            "C": [ 3881881 ],
            "B": [ 3880019 ],
            "A": [ 3881881 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_I1_ALU_SUM_1_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C35_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880071 ],
            "CLK": [  ],
            "D": [ 3881881 ],
            "C": [ 3881881 ],
            "B": [ 3880073 ],
            "A": [ 3881881 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_I1_ALU_SUM_1_COUT_ALU_COUT_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C35_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880017 ],
            "CLK": [  ],
            "D": [ 3881881 ],
            "C": [ 3881881 ],
            "B": [ 3880021 ],
            "A": [ 3881879 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_I1_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C35_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880077 ],
            "CLK": [  ],
            "D": [ 3881881 ],
            "C": [ 3881881 ],
            "B": [ 3880076 ],
            "A": [ 3881879 ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_I1_ALU_SUM_DUMMY_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C35_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT4_I3_I1_ALU_SUM_1_COUT_ALU_COUT_1_HEAD_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C35_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3881881 ],
            "B": [  ],
            "A": [  ]
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_D_ALU_SUM_24_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C34_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881720 ],
            "CLK": [  ],
            "D": [ 3881881 ],
            "C": [ 3881881 ],
            "B": [ 3881721 ],
            "A": [ 3881881 ]
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_D_ALU_SUM_13_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C34_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881717 ],
            "CLK": [  ],
            "D": [ 3881881 ],
            "C": [ 3881881 ],
            "B": [ 3881718 ],
            "A": [ 3881879 ]
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_D_ALU_SUM_7_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C34_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881714 ],
            "CLK": [  ],
            "D": [ 3881881 ],
            "C": [ 3881881 ],
            "B": [ 3881715 ],
            "A": [ 3881879 ]
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_D_ALU_SUM_6_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C34_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881711 ],
            "CLK": [  ],
            "D": [ 3881881 ],
            "C": [ 3881881 ],
            "B": [ 3881712 ],
            "A": [ 3881879 ]
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_D_ALU_SUM_5_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C34_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881708 ],
            "CLK": [  ],
            "D": [ 3881881 ],
            "C": [ 3881881 ],
            "B": [ 3881709 ],
            "A": [ 3881879 ]
          }
        },
        "divisor_inst.slow_clk_DFFRE_Q_CE_LUT4_F_I0_LUT3_F_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C36_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881832 ],
            "CLK": [  ],
            "D": [ 3881702 ],
            "C": [ 3881699 ],
            "B": [ 3881673 ],
            "A": [ 3881676 ]
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_D_ALU_SUM_4_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C35_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881701 ],
            "CLK": [  ],
            "D": [ 3881881 ],
            "C": [ 3881881 ],
            "B": [ 3881702 ],
            "A": [ 3881879 ]
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_D_ALU_SUM_3_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C35_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881698 ],
            "CLK": [  ],
            "D": [ 3881881 ],
            "C": [ 3881881 ],
            "B": [ 3881699 ],
            "A": [ 3881879 ]
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_D_ALU_SUM_2_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C35_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881695 ],
            "CLK": [  ],
            "D": [ 3881881 ],
            "C": [ 3881881 ],
            "B": [ 3881696 ],
            "A": [ 3881879 ]
          }
        },
        "debouncer_loop[2].debounce_inst.noisy_signal_IBUF_O$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000000",
            "INPUT_USED": "00000000000000000000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000110",
            "NEXTPNR_BEL": "R24C47_IOBA",
            "src": "../design/module_top.v:4.23-4.29",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001",
            "&PULL_MODE=DOWN": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "O": [ 3878986 ],
            "OEN": [  ],
            "I": [  ],
            "PAD": [  ]
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_D_ALU_SUM_1_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C35_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881691 ],
            "CLK": [  ],
            "D": [ 3881881 ],
            "C": [ 3881881 ],
            "B": [ 3881693 ],
            "A": [ 3881879 ]
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_D_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C35_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881688 ],
            "CLK": [  ],
            "D": [ 3881881 ],
            "C": [ 3881881 ],
            "B": [ 3881689 ],
            "A": [ 3881879 ]
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_D_ALU_SUM_23_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C35_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881685 ],
            "CLK": [  ],
            "D": [ 3881881 ],
            "C": [ 3881881 ],
            "B": [ 3881686 ],
            "A": [ 3881879 ]
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_D_ALU_SUM_22_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C36_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881681 ],
            "CLK": [  ],
            "D": [ 3881881 ],
            "C": [ 3881881 ],
            "B": [ 3881683 ],
            "A": [ 3881879 ]
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_D_ALU_SUM_21_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C36_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881678 ],
            "CLK": [  ],
            "D": [ 3881881 ],
            "C": [ 3881881 ],
            "B": [ 3881679 ],
            "A": [ 3881879 ]
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_D_ALU_SUM_20_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C36_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881675 ],
            "CLK": [  ],
            "D": [ 3881881 ],
            "C": [ 3881881 ],
            "B": [ 3881676 ],
            "A": [ 3881879 ]
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_D_ALU_SUM_18_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C36_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881741 ],
            "CLK": [  ],
            "D": [ 3881881 ],
            "C": [ 3881881 ],
            "B": [ 3881742 ],
            "A": [ 3881879 ]
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_D_ALU_SUM_19_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C36_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881672 ],
            "CLK": [  ],
            "D": [ 3881881 ],
            "C": [ 3881881 ],
            "B": [ 3881673 ],
            "A": [ 3881879 ]
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_D_ALU_SUM_17_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C36_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881738 ],
            "CLK": [  ],
            "D": [ 3881881 ],
            "C": [ 3881881 ],
            "B": [ 3881739 ],
            "A": [ 3881879 ]
          }
        },
        "registro_inst.col_shift_reg_DFFRE_Q_2_RESET_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R24C20_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881853 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877550 ]
          }
        },
        "divisor_inst.slow_clk_DFFRE_Q_D_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C30_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3881824 ],
            "CE": [ 3881818 ],
            "Q": [ 3881823 ],
            "F": [  ],
            "CLK": [ 3877532 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3881823 ]
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_D_ALU_SUM_16_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C37_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881735 ],
            "CLK": [  ],
            "D": [ 3881881 ],
            "C": [ 3881881 ],
            "B": [ 3881736 ],
            "A": [ 3881879 ]
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_D_ALU_SUM_15_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C37_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881732 ],
            "CLK": [  ],
            "D": [ 3881881 ],
            "C": [ 3881881 ],
            "B": [ 3881733 ],
            "A": [ 3881879 ]
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_D_ALU_SUM_14_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C37_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881729 ],
            "CLK": [  ],
            "D": [ 3881881 ],
            "C": [ 3881881 ],
            "B": [ 3881730 ],
            "A": [ 3881879 ]
          }
        },
        "$PACKER_VCC": {
          "hide_name": 1,
          "type": "VCC",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "VCC"
          },
          "port_directions": {
            "V": "output"
          },
          "connections": {
            "V": [ 3881881 ]
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_D_ALU_SUM_12_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C37_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881726 ],
            "CLK": [  ],
            "D": [ 3881881 ],
            "C": [ 3881881 ],
            "B": [ 3881727 ],
            "A": [ 3881879 ]
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_D_ALU_SUM_11_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C37_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881723 ],
            "CLK": [  ],
            "D": [ 3881881 ],
            "C": [ 3881881 ],
            "B": [ 3881724 ],
            "A": [ 3881879 ]
          }
        },
        "registro_inst.col_shift_reg_DFFRE_Q_1_RESET_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C20_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881850 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877550 ]
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_D_ALU_SUM_10_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C37_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881704 ],
            "CLK": [  ],
            "D": [ 3881881 ],
            "C": [ 3881881 ],
            "B": [ 3881706 ],
            "A": [ 3881879 ]
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_D_ALU_SUM_8_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C38_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881662 ],
            "CLK": [  ],
            "D": [ 3881881 ],
            "C": [ 3881881 ],
            "B": [ 3881664 ],
            "A": [ 3881879 ]
          }
        },
        "divisor_inst.slow_clk_DFFRE_Q_CE_LUT4_F_I0_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C35_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881829 ],
            "CLK": [  ],
            "D": [ 3881686 ],
            "C": [ 3881689 ],
            "B": [ 3881696 ],
            "A": [ 3881712 ]
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_D_ALU_SUM_24_HEAD_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C34_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3881881 ],
            "B": [  ],
            "A": [  ]
          }
        },
        "$PACKER_GND": {
          "hide_name": 1,
          "type": "GND",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "GND"
          },
          "port_directions": {
            "G": "output"
          },
          "connections": {
            "G": [ 3881879 ]
          }
        },
        "GSR": {
          "hide_name": 0,
          "type": "GSR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R1C1_GSR0"
          },
          "port_directions": {
            "GSRI": "input"
          },
          "connections": {
            "GSRI": [ 3881881 ]
          }
        }
      },
      "netnames": {
        "display_inst.catodo_o_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3881501 ] ,
          "attributes": {
            "ROUTING": "R14C41_OF2;;1;R14C41_I0MUX1;R14C41_OF2_DUMMY_I0MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3881497 ] ,
          "attributes": {
            "ROUTING": "R14C41_F5;;1;R14C41_I1MUX4;R14C41_F5_DUMMY_I1MUX4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3881496 ] ,
          "attributes": {
            "ROUTING": "R14C41_F4;;1;R14C41_I0MUX4;R14C41_F4_DUMMY_I0MUX4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3881492 ] ,
          "attributes": {
            "ROUTING": "R14C41_F7;;1;R14C41_I1MUX6;R14C41_F7_DUMMY_I1MUX6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3881491 ] ,
          "attributes": {
            "ROUTING": "R14C41_F6;;1;R14C41_I0MUX6;R14C41_F6_DUMMY_I0MUX6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3881489 ] ,
          "attributes": {
            "ROUTING": "R14C41_OF4;;1;R14C41_I1MUX5;R14C41_OF4_DUMMY_I1MUX5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3881488 ] ,
          "attributes": {
            "ROUTING": "R14C41_OF6;;1;R14C41_I0MUX5;R14C41_OF6_DUMMY_I0MUX5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 3881486 ] ,
          "attributes": {
            "ROUTING": "R14C41_OF1;;1;R14C41_I1MUX3;R14C41_OF1_DUMMY_I1MUX3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 3881485 ] ,
          "attributes": {
            "ROUTING": "R14C41_OF5;;1;R14C41_I0MUX3;R14C41_OF5_DUMMY_I0MUX3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_6_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3881481 ] ,
          "attributes": {
            "ROUTING": "R15C40_F1;;1;R15C40_I1MUX0;R15C40_F1_DUMMY_I1MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_6_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3881480 ] ,
          "attributes": {
            "ROUTING": "R15C40_F0;;1;R15C40_I0MUX0;R15C40_F0_DUMMY_I0MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_6_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3881476 ] ,
          "attributes": {
            "ROUTING": "R15C40_F3;;1;R15C40_I1MUX2;R15C40_F3_DUMMY_I1MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_6_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3881475 ] ,
          "attributes": {
            "ROUTING": "R15C40_F2;;1;R15C40_I0MUX2;R15C40_F2_DUMMY_I0MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_6_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3881473 ] ,
          "attributes": {
            "ROUTING": "R15C40_OF0;;1;R15C40_I1MUX1;R15C40_OF0_DUMMY_I1MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_6_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3881472 ] ,
          "attributes": {
            "ROUTING": "R15C40_OF2;;1;R15C40_I0MUX1;R15C40_OF2_DUMMY_I0MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_6_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3881468 ] ,
          "attributes": {
            "ROUTING": "R15C40_F5;;1;R15C40_I1MUX4;R15C40_F5_DUMMY_I1MUX4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_6_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3881467 ] ,
          "attributes": {
            "ROUTING": "R15C40_F4;;1;R15C40_I0MUX4;R15C40_F4_DUMMY_I0MUX4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_6_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3881463 ] ,
          "attributes": {
            "ROUTING": "R15C40_F7;;1;R15C40_I1MUX6;R15C40_F7_DUMMY_I1MUX6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_6_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3881462 ] ,
          "attributes": {
            "ROUTING": "R15C40_F6;;1;R15C40_I0MUX6;R15C40_F6_DUMMY_I0MUX6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_6_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3881460 ] ,
          "attributes": {
            "ROUTING": "R15C40_OF4;;1;R15C40_I1MUX5;R15C40_OF4_DUMMY_I1MUX5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_6_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3881459 ] ,
          "attributes": {
            "ROUTING": "R15C40_OF6;;1;R15C40_I0MUX5;R15C40_OF6_DUMMY_I0MUX5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_6_I1_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 3881457 ] ,
          "attributes": {
            "ROUTING": "R15C40_OF1;;1;R15C40_I1MUX3;R15C40_OF1_DUMMY_I1MUX3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_6_I1_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 3881456 ] ,
          "attributes": {
            "ROUTING": "R15C40_OF5;;1;R15C40_I0MUX3;R15C40_OF5_DUMMY_I0MUX3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_6_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3881452 ] ,
          "attributes": {
            "ROUTING": "R15C41_F1;;1;R15C41_I1MUX0;R15C41_F1_DUMMY_I1MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_6_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3881451 ] ,
          "attributes": {
            "ROUTING": "R15C41_F0;;1;R15C41_I0MUX0;R15C41_F0_DUMMY_I0MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_6_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3881447 ] ,
          "attributes": {
            "ROUTING": "R15C41_F3;;1;R15C41_I1MUX2;R15C41_F3_DUMMY_I1MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_6_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3881446 ] ,
          "attributes": {
            "ROUTING": "R15C41_F2;;1;R15C41_I0MUX2;R15C41_F2_DUMMY_I0MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_6_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3881444 ] ,
          "attributes": {
            "ROUTING": "R15C41_OF0;;1;R15C41_I1MUX1;R15C41_OF0_DUMMY_I1MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_6_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3881443 ] ,
          "attributes": {
            "ROUTING": "R15C41_OF2;;1;R15C41_I0MUX1;R15C41_OF2_DUMMY_I0MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_6_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3881439 ] ,
          "attributes": {
            "ROUTING": "R15C41_F5;;1;R15C41_I1MUX4;R15C41_F5_DUMMY_I1MUX4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_6_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3881438 ] ,
          "attributes": {
            "ROUTING": "R15C41_F4;;1;R15C41_I0MUX4;R15C41_F4_DUMMY_I0MUX4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_6_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3881434 ] ,
          "attributes": {
            "ROUTING": "R15C41_F7;;1;R15C41_I1MUX6;R15C41_F7_DUMMY_I1MUX6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_6_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3881433 ] ,
          "attributes": {
            "ROUTING": "R15C41_F6;;1;R15C41_I0MUX6;R15C41_F6_DUMMY_I0MUX6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_6_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3881431 ] ,
          "attributes": {
            "ROUTING": "R15C41_OF4;;1;R15C41_I1MUX5;R15C41_OF4_DUMMY_I1MUX5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_6_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3881430 ] ,
          "attributes": {
            "ROUTING": "R15C41_OF6;;1;R15C41_I0MUX5;R15C41_OF6_DUMMY_I0MUX5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_6_I0_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 3881428 ] ,
          "attributes": {
            "ROUTING": "R15C41_OF1;;1;R15C41_I1MUX3;R15C41_OF1_DUMMY_I1MUX3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_6_I0_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 3881427 ] ,
          "attributes": {
            "ROUTING": "R15C41_OF5;;1;R15C41_I0MUX3;R15C41_OF5_DUMMY_I0MUX3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_6_I1": {
          "hide_name": 0,
          "bits": [ 3881425 ] ,
          "attributes": {
            "ROUTING": "R15C40_OF3;;1;R15C40_I1MUX7;R15C40_OF3_DUMMY_I1MUX7;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:169.13-169.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_6_I0": {
          "hide_name": 0,
          "bits": [ 3881424 ] ,
          "attributes": {
            "ROUTING": "R15C41_OF3;;1;R15C40_I0MUX7;R15C40_OF3_DUMMY_I0MUX7;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:169.9-169.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_5_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3881420 ] ,
          "attributes": {
            "ROUTING": "R15C38_F1;;1;R15C38_I1MUX0;R15C38_F1_DUMMY_I1MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_5_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3881419 ] ,
          "attributes": {
            "ROUTING": "R15C38_F0;;1;R15C38_I0MUX0;R15C38_F0_DUMMY_I0MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_5_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3881415 ] ,
          "attributes": {
            "ROUTING": "R15C38_F3;;1;R15C38_I1MUX2;R15C38_F3_DUMMY_I1MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_5_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3881414 ] ,
          "attributes": {
            "ROUTING": "R15C38_F2;;1;R15C38_I0MUX2;R15C38_F2_DUMMY_I0MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_5_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3881412 ] ,
          "attributes": {
            "ROUTING": "R15C38_OF0;;1;R15C38_I1MUX1;R15C38_OF0_DUMMY_I1MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_5_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3881411 ] ,
          "attributes": {
            "ROUTING": "R15C38_OF2;;1;R15C38_I0MUX1;R15C38_OF2_DUMMY_I0MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_5_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3881407 ] ,
          "attributes": {
            "ROUTING": "R15C38_F5;;1;R15C38_I1MUX4;R15C38_F5_DUMMY_I1MUX4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_5_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3881406 ] ,
          "attributes": {
            "ROUTING": "R15C38_F4;;1;R15C38_I0MUX4;R15C38_F4_DUMMY_I0MUX4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_5_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3881402 ] ,
          "attributes": {
            "ROUTING": "R15C38_F7;;1;R15C38_I1MUX6;R15C38_F7_DUMMY_I1MUX6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_5_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3881401 ] ,
          "attributes": {
            "ROUTING": "R15C38_F6;;1;R15C38_I0MUX6;R15C38_F6_DUMMY_I0MUX6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_5_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3881399 ] ,
          "attributes": {
            "ROUTING": "R15C38_OF4;;1;R15C38_I1MUX5;R15C38_OF4_DUMMY_I1MUX5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_5_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3881398 ] ,
          "attributes": {
            "ROUTING": "R15C38_OF6;;1;R15C38_I0MUX5;R15C38_OF6_DUMMY_I0MUX5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_5_I1_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 3881396 ] ,
          "attributes": {
            "ROUTING": "R15C38_OF1;;1;R15C38_I1MUX3;R15C38_OF1_DUMMY_I1MUX3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_5_I1_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 3881395 ] ,
          "attributes": {
            "ROUTING": "R15C38_OF5;;1;R15C38_I0MUX3;R15C38_OF5_DUMMY_I0MUX3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_5_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3881391 ] ,
          "attributes": {
            "ROUTING": "R15C39_F1;;1;R15C39_I1MUX0;R15C39_F1_DUMMY_I1MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_5_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3881390 ] ,
          "attributes": {
            "ROUTING": "R15C39_F0;;1;R15C39_I0MUX0;R15C39_F0_DUMMY_I0MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_5_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3881386 ] ,
          "attributes": {
            "ROUTING": "R15C39_F3;;1;R15C39_I1MUX2;R15C39_F3_DUMMY_I1MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_5_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3881385 ] ,
          "attributes": {
            "ROUTING": "R15C39_F2;;1;R15C39_I0MUX2;R15C39_F2_DUMMY_I0MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_5_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3881383 ] ,
          "attributes": {
            "ROUTING": "R15C39_OF0;;1;R15C39_I1MUX1;R15C39_OF0_DUMMY_I1MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_5_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3881382 ] ,
          "attributes": {
            "ROUTING": "R15C39_OF2;;1;R15C39_I0MUX1;R15C39_OF2_DUMMY_I0MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_5_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3881378 ] ,
          "attributes": {
            "ROUTING": "R15C39_F5;;1;R15C39_I1MUX4;R15C39_F5_DUMMY_I1MUX4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_5_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3881377 ] ,
          "attributes": {
            "ROUTING": "R15C39_F4;;1;R15C39_I0MUX4;R15C39_F4_DUMMY_I0MUX4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_5_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3881373 ] ,
          "attributes": {
            "ROUTING": "R15C39_F7;;1;R15C39_I1MUX6;R15C39_F7_DUMMY_I1MUX6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_5_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3881372 ] ,
          "attributes": {
            "ROUTING": "R15C39_F6;;1;R15C39_I0MUX6;R15C39_F6_DUMMY_I0MUX6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_5_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3881370 ] ,
          "attributes": {
            "ROUTING": "R15C39_OF4;;1;R15C39_I1MUX5;R15C39_OF4_DUMMY_I1MUX5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_5_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3881369 ] ,
          "attributes": {
            "ROUTING": "R15C39_OF6;;1;R15C39_I0MUX5;R15C39_OF6_DUMMY_I0MUX5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_5_I0_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 3881367 ] ,
          "attributes": {
            "ROUTING": "R15C39_OF1;;1;R15C39_I1MUX3;R15C39_OF1_DUMMY_I1MUX3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_5_I0_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 3881366 ] ,
          "attributes": {
            "ROUTING": "R15C39_OF5;;1;R15C39_I0MUX3;R15C39_OF5_DUMMY_I0MUX3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_5_I1": {
          "hide_name": 0,
          "bits": [ 3881364 ] ,
          "attributes": {
            "ROUTING": "R15C38_OF3;;1;R15C38_I1MUX7;R15C38_OF3_DUMMY_I1MUX7;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:169.13-169.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_5_I0": {
          "hide_name": 0,
          "bits": [ 3881363 ] ,
          "attributes": {
            "ROUTING": "R15C39_OF3;;1;R15C38_I0MUX7;R15C38_OF3_DUMMY_I0MUX7;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:169.9-169.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_4_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3881359 ] ,
          "attributes": {
            "ROUTING": "R13C42_F1;;1;R13C42_I1MUX0;R13C42_F1_DUMMY_I1MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_4_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3881358 ] ,
          "attributes": {
            "ROUTING": "R13C42_F0;;1;R13C42_I0MUX0;R13C42_F0_DUMMY_I0MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_4_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3881354 ] ,
          "attributes": {
            "ROUTING": "R13C42_F3;;1;R13C42_I1MUX2;R13C42_F3_DUMMY_I1MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_4_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3881353 ] ,
          "attributes": {
            "ROUTING": "R13C42_F2;;1;R13C42_I0MUX2;R13C42_F2_DUMMY_I0MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_4_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3881351 ] ,
          "attributes": {
            "ROUTING": "R13C42_OF0;;1;R13C42_I1MUX1;R13C42_OF0_DUMMY_I1MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_4_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3881350 ] ,
          "attributes": {
            "ROUTING": "R13C42_OF2;;1;R13C42_I0MUX1;R13C42_OF2_DUMMY_I0MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_4_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3881346 ] ,
          "attributes": {
            "ROUTING": "R13C42_F5;;1;R13C42_I1MUX4;R13C42_F5_DUMMY_I1MUX4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_4_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3881345 ] ,
          "attributes": {
            "ROUTING": "R13C42_F4;;1;R13C42_I0MUX4;R13C42_F4_DUMMY_I0MUX4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_4_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3881341 ] ,
          "attributes": {
            "ROUTING": "R13C42_F7;;1;R13C42_I1MUX6;R13C42_F7_DUMMY_I1MUX6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_4_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3881340 ] ,
          "attributes": {
            "ROUTING": "R13C42_F6;;1;R13C42_I0MUX6;R13C42_F6_DUMMY_I0MUX6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_4_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3881338 ] ,
          "attributes": {
            "ROUTING": "R13C42_OF4;;1;R13C42_I1MUX5;R13C42_OF4_DUMMY_I1MUX5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_4_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3881337 ] ,
          "attributes": {
            "ROUTING": "R13C42_OF6;;1;R13C42_I0MUX5;R13C42_OF6_DUMMY_I0MUX5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_4_I1_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 3881335 ] ,
          "attributes": {
            "ROUTING": "R13C42_OF1;;1;R13C42_I1MUX3;R13C42_OF1_DUMMY_I1MUX3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_4_I1_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 3881334 ] ,
          "attributes": {
            "ROUTING": "R13C42_OF5;;1;R13C42_I0MUX3;R13C42_OF5_DUMMY_I0MUX3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_4_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3881330 ] ,
          "attributes": {
            "ROUTING": "R13C43_F1;;1;R13C43_I1MUX0;R13C43_F1_DUMMY_I1MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_4_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3881329 ] ,
          "attributes": {
            "ROUTING": "R13C43_F0;;1;R13C43_I0MUX0;R13C43_F0_DUMMY_I0MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_4_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3881325 ] ,
          "attributes": {
            "ROUTING": "R13C43_F3;;1;R13C43_I1MUX2;R13C43_F3_DUMMY_I1MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_4_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3881324 ] ,
          "attributes": {
            "ROUTING": "R13C43_F2;;1;R13C43_I0MUX2;R13C43_F2_DUMMY_I0MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_4_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3881322 ] ,
          "attributes": {
            "ROUTING": "R13C43_OF0;;1;R13C43_I1MUX1;R13C43_OF0_DUMMY_I1MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_4_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3881321 ] ,
          "attributes": {
            "ROUTING": "R13C43_OF2;;1;R13C43_I0MUX1;R13C43_OF2_DUMMY_I0MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_4_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3881317 ] ,
          "attributes": {
            "ROUTING": "R13C43_F5;;1;R13C43_I1MUX4;R13C43_F5_DUMMY_I1MUX4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_4_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3881316 ] ,
          "attributes": {
            "ROUTING": "R13C43_F4;;1;R13C43_I0MUX4;R13C43_F4_DUMMY_I0MUX4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_4_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3881312 ] ,
          "attributes": {
            "ROUTING": "R13C43_F7;;1;R13C43_I1MUX6;R13C43_F7_DUMMY_I1MUX6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_4_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3881311 ] ,
          "attributes": {
            "ROUTING": "R13C43_F6;;1;R13C43_I0MUX6;R13C43_F6_DUMMY_I0MUX6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_4_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3881309 ] ,
          "attributes": {
            "ROUTING": "R13C43_OF4;;1;R13C43_I1MUX5;R13C43_OF4_DUMMY_I1MUX5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_4_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3881308 ] ,
          "attributes": {
            "ROUTING": "R13C43_OF6;;1;R13C43_I0MUX5;R13C43_OF6_DUMMY_I0MUX5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_4_I0_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 3881306 ] ,
          "attributes": {
            "ROUTING": "R13C43_OF1;;1;R13C43_I1MUX3;R13C43_OF1_DUMMY_I1MUX3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_4_I0_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 3881305 ] ,
          "attributes": {
            "ROUTING": "R13C43_OF5;;1;R13C43_I0MUX3;R13C43_OF5_DUMMY_I0MUX3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_4_I1": {
          "hide_name": 0,
          "bits": [ 3881303 ] ,
          "attributes": {
            "ROUTING": "R13C42_OF3;;1;R13C42_I1MUX7;R13C42_OF3_DUMMY_I1MUX7;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:169.13-169.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_4_I0": {
          "hide_name": 0,
          "bits": [ 3881302 ] ,
          "attributes": {
            "ROUTING": "R13C43_OF3;;1;R13C42_I0MUX7;R13C42_OF3_DUMMY_I0MUX7;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:169.9-169.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_3_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3881298 ] ,
          "attributes": {
            "ROUTING": "R13C40_F1;;1;R13C40_I1MUX0;R13C40_F1_DUMMY_I1MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_3_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3881297 ] ,
          "attributes": {
            "ROUTING": "R13C40_F0;;1;R13C40_I0MUX0;R13C40_F0_DUMMY_I0MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_3_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3881293 ] ,
          "attributes": {
            "ROUTING": "R13C40_F3;;1;R13C40_I1MUX2;R13C40_F3_DUMMY_I1MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_3_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3881292 ] ,
          "attributes": {
            "ROUTING": "R13C40_F2;;1;R13C40_I0MUX2;R13C40_F2_DUMMY_I0MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_3_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3881290 ] ,
          "attributes": {
            "ROUTING": "R13C40_OF0;;1;R13C40_I1MUX1;R13C40_OF0_DUMMY_I1MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_3_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3881289 ] ,
          "attributes": {
            "ROUTING": "R13C40_OF2;;1;R13C40_I0MUX1;R13C40_OF2_DUMMY_I0MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_3_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3881285 ] ,
          "attributes": {
            "ROUTING": "R13C40_F5;;1;R13C40_I1MUX4;R13C40_F5_DUMMY_I1MUX4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_3_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3881284 ] ,
          "attributes": {
            "ROUTING": "R13C40_F4;;1;R13C40_I0MUX4;R13C40_F4_DUMMY_I0MUX4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_3_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3881280 ] ,
          "attributes": {
            "ROUTING": "R13C40_F7;;1;R13C40_I1MUX6;R13C40_F7_DUMMY_I1MUX6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_3_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3881279 ] ,
          "attributes": {
            "ROUTING": "R13C40_F6;;1;R13C40_I0MUX6;R13C40_F6_DUMMY_I0MUX6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_3_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3881277 ] ,
          "attributes": {
            "ROUTING": "R13C40_OF4;;1;R13C40_I1MUX5;R13C40_OF4_DUMMY_I1MUX5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_3_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3881276 ] ,
          "attributes": {
            "ROUTING": "R13C40_OF6;;1;R13C40_I0MUX5;R13C40_OF6_DUMMY_I0MUX5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_3_I1_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 3881274 ] ,
          "attributes": {
            "ROUTING": "R13C40_OF1;;1;R13C40_I1MUX3;R13C40_OF1_DUMMY_I1MUX3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_3_I1_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 3881273 ] ,
          "attributes": {
            "ROUTING": "R13C40_OF5;;1;R13C40_I0MUX3;R13C40_OF5_DUMMY_I0MUX3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_3_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3881269 ] ,
          "attributes": {
            "ROUTING": "R13C41_F1;;1;R13C41_I1MUX0;R13C41_F1_DUMMY_I1MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_3_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3881268 ] ,
          "attributes": {
            "ROUTING": "R13C41_F0;;1;R13C41_I0MUX0;R13C41_F0_DUMMY_I0MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_3_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3881264 ] ,
          "attributes": {
            "ROUTING": "R13C41_F3;;1;R13C41_I1MUX2;R13C41_F3_DUMMY_I1MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_3_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3881263 ] ,
          "attributes": {
            "ROUTING": "R13C41_F2;;1;R13C41_I0MUX2;R13C41_F2_DUMMY_I0MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_3_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3881261 ] ,
          "attributes": {
            "ROUTING": "R13C41_OF0;;1;R13C41_I1MUX1;R13C41_OF0_DUMMY_I1MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_3_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3881260 ] ,
          "attributes": {
            "ROUTING": "R13C41_OF2;;1;R13C41_I0MUX1;R13C41_OF2_DUMMY_I0MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_3_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3881256 ] ,
          "attributes": {
            "ROUTING": "R13C41_F5;;1;R13C41_I1MUX4;R13C41_F5_DUMMY_I1MUX4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_3_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3881255 ] ,
          "attributes": {
            "ROUTING": "R13C41_F4;;1;R13C41_I0MUX4;R13C41_F4_DUMMY_I0MUX4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_3_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3881251 ] ,
          "attributes": {
            "ROUTING": "R13C41_F7;;1;R13C41_I1MUX6;R13C41_F7_DUMMY_I1MUX6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_3_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3881250 ] ,
          "attributes": {
            "ROUTING": "R13C41_F6;;1;R13C41_I0MUX6;R13C41_F6_DUMMY_I0MUX6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_3_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3881248 ] ,
          "attributes": {
            "ROUTING": "R13C41_OF4;;1;R13C41_I1MUX5;R13C41_OF4_DUMMY_I1MUX5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_3_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3881247 ] ,
          "attributes": {
            "ROUTING": "R13C41_OF6;;1;R13C41_I0MUX5;R13C41_OF6_DUMMY_I0MUX5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_3_I0_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 3881245 ] ,
          "attributes": {
            "ROUTING": "R13C41_OF1;;1;R13C41_I1MUX3;R13C41_OF1_DUMMY_I1MUX3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_3_I0_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 3881244 ] ,
          "attributes": {
            "ROUTING": "R13C41_OF5;;1;R13C41_I0MUX3;R13C41_OF5_DUMMY_I0MUX3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_3_I1": {
          "hide_name": 0,
          "bits": [ 3881242 ] ,
          "attributes": {
            "ROUTING": "R13C40_OF3;;1;R13C40_I1MUX7;R13C40_OF3_DUMMY_I1MUX7;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:169.13-169.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_3_I0": {
          "hide_name": 0,
          "bits": [ 3881241 ] ,
          "attributes": {
            "ROUTING": "R13C41_OF3;;1;R13C40_I0MUX7;R13C40_OF3_DUMMY_I0MUX7;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:169.9-169.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_2_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3881237 ] ,
          "attributes": {
            "ROUTING": "R14C42_F1;;1;R14C42_I1MUX0;R14C42_F1_DUMMY_I1MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_2_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3881236 ] ,
          "attributes": {
            "ROUTING": "R14C42_F0;;1;R14C42_I0MUX0;R14C42_F0_DUMMY_I0MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_2_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3881232 ] ,
          "attributes": {
            "ROUTING": "R14C42_F3;;1;R14C42_I1MUX2;R14C42_F3_DUMMY_I1MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_2_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3881231 ] ,
          "attributes": {
            "ROUTING": "R14C42_F2;;1;R14C42_I0MUX2;R14C42_F2_DUMMY_I0MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_2_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3881229 ] ,
          "attributes": {
            "ROUTING": "R14C42_OF0;;1;R14C42_I1MUX1;R14C42_OF0_DUMMY_I1MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_2_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3881228 ] ,
          "attributes": {
            "ROUTING": "R14C42_OF2;;1;R14C42_I0MUX1;R14C42_OF2_DUMMY_I0MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_2_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3881224 ] ,
          "attributes": {
            "ROUTING": "R14C42_F5;;1;R14C42_I1MUX4;R14C42_F5_DUMMY_I1MUX4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_2_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3881223 ] ,
          "attributes": {
            "ROUTING": "R14C42_F4;;1;R14C42_I0MUX4;R14C42_F4_DUMMY_I0MUX4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_2_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3881219 ] ,
          "attributes": {
            "ROUTING": "R14C42_F7;;1;R14C42_I1MUX6;R14C42_F7_DUMMY_I1MUX6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_2_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3881218 ] ,
          "attributes": {
            "ROUTING": "R14C42_F6;;1;R14C42_I0MUX6;R14C42_F6_DUMMY_I0MUX6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_2_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3881216 ] ,
          "attributes": {
            "ROUTING": "R14C42_OF4;;1;R14C42_I1MUX5;R14C42_OF4_DUMMY_I1MUX5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_2_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3881215 ] ,
          "attributes": {
            "ROUTING": "R14C42_OF6;;1;R14C42_I0MUX5;R14C42_OF6_DUMMY_I0MUX5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_2_I1_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 3881213 ] ,
          "attributes": {
            "ROUTING": "R14C42_OF1;;1;R14C42_I1MUX3;R14C42_OF1_DUMMY_I1MUX3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_2_I1_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 3881212 ] ,
          "attributes": {
            "ROUTING": "R14C42_OF5;;1;R14C42_I0MUX3;R14C42_OF5_DUMMY_I0MUX3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_2_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3881208 ] ,
          "attributes": {
            "ROUTING": "R14C43_F1;;1;R14C43_I1MUX0;R14C43_F1_DUMMY_I1MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_2_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3881207 ] ,
          "attributes": {
            "ROUTING": "R14C43_F0;;1;R14C43_I0MUX0;R14C43_F0_DUMMY_I0MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_2_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3881203 ] ,
          "attributes": {
            "ROUTING": "R14C43_F3;;1;R14C43_I1MUX2;R14C43_F3_DUMMY_I1MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_2_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3881202 ] ,
          "attributes": {
            "ROUTING": "R14C43_F2;;1;R14C43_I0MUX2;R14C43_F2_DUMMY_I0MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_2_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3881200 ] ,
          "attributes": {
            "ROUTING": "R14C43_OF0;;1;R14C43_I1MUX1;R14C43_OF0_DUMMY_I1MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_2_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3881199 ] ,
          "attributes": {
            "ROUTING": "R14C43_OF2;;1;R14C43_I0MUX1;R14C43_OF2_DUMMY_I0MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_2_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3881195 ] ,
          "attributes": {
            "ROUTING": "R14C43_F5;;1;R14C43_I1MUX4;R14C43_F5_DUMMY_I1MUX4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_2_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3881194 ] ,
          "attributes": {
            "ROUTING": "R14C43_F4;;1;R14C43_I0MUX4;R14C43_F4_DUMMY_I0MUX4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_2_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3881190 ] ,
          "attributes": {
            "ROUTING": "R14C43_F7;;1;R14C43_I1MUX6;R14C43_F7_DUMMY_I1MUX6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_2_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3881189 ] ,
          "attributes": {
            "ROUTING": "R14C43_F6;;1;R14C43_I0MUX6;R14C43_F6_DUMMY_I0MUX6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_2_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3881187 ] ,
          "attributes": {
            "ROUTING": "R14C43_OF4;;1;R14C43_I1MUX5;R14C43_OF4_DUMMY_I1MUX5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_2_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3881186 ] ,
          "attributes": {
            "ROUTING": "R14C43_OF6;;1;R14C43_I0MUX5;R14C43_OF6_DUMMY_I0MUX5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_2_I0_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 3881184 ] ,
          "attributes": {
            "ROUTING": "R14C43_OF1;;1;R14C43_I1MUX3;R14C43_OF1_DUMMY_I1MUX3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_2_I0_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 3881183 ] ,
          "attributes": {
            "ROUTING": "R14C43_OF5;;1;R14C43_I0MUX3;R14C43_OF5_DUMMY_I0MUX3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_2_I1": {
          "hide_name": 0,
          "bits": [ 3881181 ] ,
          "attributes": {
            "ROUTING": "R14C42_OF3;;1;R14C42_I1MUX7;R14C42_OF3_DUMMY_I1MUX7;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:169.13-169.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_2_I0": {
          "hide_name": 0,
          "bits": [ 3881180 ] ,
          "attributes": {
            "ROUTING": "R14C43_OF3;;1;R14C42_I0MUX7;R14C42_OF3_DUMMY_I0MUX7;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:169.9-169.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3881176 ] ,
          "attributes": {
            "ROUTING": "R15C42_F1;;1;R15C42_I1MUX0;R15C42_F1_DUMMY_I1MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3881175 ] ,
          "attributes": {
            "ROUTING": "R15C42_F0;;1;R15C42_I0MUX0;R15C42_F0_DUMMY_I0MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3881171 ] ,
          "attributes": {
            "ROUTING": "R15C42_F3;;1;R15C42_I1MUX2;R15C42_F3_DUMMY_I1MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3881170 ] ,
          "attributes": {
            "ROUTING": "R15C42_F2;;1;R15C42_I0MUX2;R15C42_F2_DUMMY_I0MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3881168 ] ,
          "attributes": {
            "ROUTING": "R15C42_OF0;;1;R15C42_I1MUX1;R15C42_OF0_DUMMY_I1MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3881167 ] ,
          "attributes": {
            "ROUTING": "R15C42_OF2;;1;R15C42_I0MUX1;R15C42_OF2_DUMMY_I0MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3881163 ] ,
          "attributes": {
            "ROUTING": "R15C42_F5;;1;R15C42_I1MUX4;R15C42_F5_DUMMY_I1MUX4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3881162 ] ,
          "attributes": {
            "ROUTING": "R15C42_F4;;1;R15C42_I0MUX4;R15C42_F4_DUMMY_I0MUX4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3881158 ] ,
          "attributes": {
            "ROUTING": "R15C42_F7;;1;R15C42_I1MUX6;R15C42_F7_DUMMY_I1MUX6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3881157 ] ,
          "attributes": {
            "ROUTING": "R15C42_F6;;1;R15C42_I0MUX6;R15C42_F6_DUMMY_I0MUX6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3881155 ] ,
          "attributes": {
            "ROUTING": "R15C42_OF4;;1;R15C42_I1MUX5;R15C42_OF4_DUMMY_I1MUX5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3881154 ] ,
          "attributes": {
            "ROUTING": "R15C42_OF6;;1;R15C42_I0MUX5;R15C42_OF6_DUMMY_I0MUX5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 3881152 ] ,
          "attributes": {
            "ROUTING": "R15C42_OF1;;1;R15C42_I1MUX3;R15C42_OF1_DUMMY_I1MUX3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 3881151 ] ,
          "attributes": {
            "ROUTING": "R15C42_OF5;;1;R15C42_I0MUX3;R15C42_OF5_DUMMY_I0MUX3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3881147 ] ,
          "attributes": {
            "ROUTING": "R15C43_F1;;1;R15C43_I1MUX0;R15C43_F1_DUMMY_I1MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3881146 ] ,
          "attributes": {
            "ROUTING": "R15C43_F0;;1;R15C43_I0MUX0;R15C43_F0_DUMMY_I0MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3881142 ] ,
          "attributes": {
            "ROUTING": "R15C43_F3;;1;R15C43_I1MUX2;R15C43_F3_DUMMY_I1MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3881141 ] ,
          "attributes": {
            "ROUTING": "R15C43_F2;;1;R15C43_I0MUX2;R15C43_F2_DUMMY_I0MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3881139 ] ,
          "attributes": {
            "ROUTING": "R15C43_OF0;;1;R15C43_I1MUX1;R15C43_OF0_DUMMY_I1MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3881138 ] ,
          "attributes": {
            "ROUTING": "R15C43_OF2;;1;R15C43_I0MUX1;R15C43_OF2_DUMMY_I0MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3881134 ] ,
          "attributes": {
            "ROUTING": "R15C43_F5;;1;R15C43_I1MUX4;R15C43_F5_DUMMY_I1MUX4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3881133 ] ,
          "attributes": {
            "ROUTING": "R15C43_F4;;1;R15C43_I0MUX4;R15C43_F4_DUMMY_I0MUX4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3881129 ] ,
          "attributes": {
            "ROUTING": "R15C43_F7;;1;R15C43_I1MUX6;R15C43_F7_DUMMY_I1MUX6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3881128 ] ,
          "attributes": {
            "ROUTING": "R15C43_F6;;1;R15C43_I0MUX6;R15C43_F6_DUMMY_I0MUX6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3881126 ] ,
          "attributes": {
            "ROUTING": "R15C43_OF4;;1;R15C43_I1MUX5;R15C43_OF4_DUMMY_I1MUX5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3881125 ] ,
          "attributes": {
            "ROUTING": "R15C43_OF6;;1;R15C43_I0MUX5;R15C43_OF6_DUMMY_I0MUX5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 3881123 ] ,
          "attributes": {
            "ROUTING": "R15C43_OF1;;1;R15C43_I1MUX3;R15C43_OF1_DUMMY_I1MUX3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 3881122 ] ,
          "attributes": {
            "ROUTING": "R15C43_OF5;;1;R15C43_I0MUX3;R15C43_OF5_DUMMY_I0MUX3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_1_I1": {
          "hide_name": 0,
          "bits": [ 3881120 ] ,
          "attributes": {
            "ROUTING": "R15C42_OF3;;1;R15C42_I1MUX7;R15C42_OF3_DUMMY_I1MUX7;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:169.13-169.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_1_I0": {
          "hide_name": 0,
          "bits": [ 3881119 ] ,
          "attributes": {
            "ROUTING": "R15C43_OF3;;1;R15C42_I0MUX7;R15C42_OF3_DUMMY_I0MUX7;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:169.9-169.11"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_I1": {
          "hide_name": 0,
          "bits": [ 3881117 ] ,
          "attributes": {
            "ROUTING": "R14C40_OF3;;1;R14C40_I1MUX7;R14C40_OF3_DUMMY_I1MUX7;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:169.13-169.15"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_I0": {
          "hide_name": 0,
          "bits": [ 3881116 ] ,
          "attributes": {
            "ROUTING": "R14C41_OF3;;1;R14C40_I0MUX7;R14C40_OF3_DUMMY_I0MUX7;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:169.9-169.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_O[7]": {
          "hide_name": 0,
          "bits": [ 3881114 ] ,
          "attributes": {
            "ROUTING": "R14C42_B5;R14C42_N272_B5;1;R14C42_B6;R14C42_N272_B6;1;R14C40_X04;R14C40_N272_X04;1;R14C40_SEL7;R14C40_X04_SEL7;1;R14C42_B7;R14C42_N272_B7;1;R15C38_E26;R15C38_N261_E260;1;R15C40_E26;R15C40_E262_E260;1;R15C42_X03;R15C42_E262_X03;1;R15C42_SEL7;R15C42_X03_SEL7;1;R13C42_SEL7;R13C42_X04_SEL7;1;R14C40_N27;R14C40_N272_N270;1;R13C40_X04;R13C40_N271_X04;1;R13C40_SEL7;R13C40_X04_SEL7;1;R16C40_N27;R16C40_E271_N270;1;R15C40_X04;R15C40_N271_X04;1;R15C40_SEL7;R15C40_X04_SEL7;1;R16C39_E27;R16C39_E262_E270;1;R16C41_E27;R16C41_E272_E270;1;R16C42_N27;R16C42_E271_N270;1;R14C42_N27;R14C42_N272_N270;1;R13C42_X04;R13C42_N271_X04;1;R16C35_OF3;;1;R16C35_E23;R16C35_OF3_E230;1;R16C37_E26;R16C37_E232_E260;1;R16C38_N26;R16C38_E261_N260;1;R15C38_X03;R15C38_N261_X03;1;R15C38_SEL7;R15C38_X03_SEL7;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_O[1]": {
          "hide_name": 0,
          "bits": [ 3881108 ] ,
          "attributes": {
            "ROUTING": "R13C43_X07;R13C43_N222_X07;1;R13C43_B0;R13C43_X07_B0;1;R15C41_N27;R15C41_E272_N270;1;R14C41_B4;R14C41_N271_B4;1;R15C41_X05;R15C41_E222_X05;1;R15C41_B6;R15C41_X05_B6;1;R15C41_B5;R15C41_E232_B5;1;R15C40_B4;R15C40_E231_B4;1;R14C40_B0;R14C40_N231_B0;1;R14C42_SEL5;R14C42_N261_SEL5;1;R15C43_SEL5;R15C43_X01_SEL5;1;R15C39_SEL1;R15C39_X04_SEL1;1;R15C39_SEL5;R15C39_X04_SEL5;1;R13C43_X08;R13C43_N232_X08;1;R13C43_B4;R13C43_X08_B4;1;R14C40_B4;R14C40_N271_B4;1;R15C38_SEL5;R15C38_X01_SEL5;1;R15C40_N22;R15C40_E221_N220;1;R14C40_E22;R14C40_N221_E220;1;R14C41_D7;R14C41_E221_D7;1;R14C41_D5;R14C41_E222_D5;1;R14C41_E23;R14C41_E222_E230;1;R14C43_X02;R14C43_E232_X02;1;R14C43_SEL1;R14C43_X02_SEL1;1;R13C41_X01;R13C41_E222_X01;1;R13C41_SEL5;R13C41_X01_SEL5;1;R15C41_B7;R15C41_E232_B7;1;R15C38_X01;R15C38_E221_X01;1;R15C38_SEL1;R15C38_X01_SEL1;1;R15C39_X04;R15C39_E272_X04;1;R15C43_N23;R15C43_E232_N230;1;R15C42_N22;R15C42_E221_N220;1;R14C42_SEL1;R14C42_X01_SEL1;1;R14C42_X01;R14C42_N221_X01;1;R15C41_N23;R15C41_E232_N230;1;R13C41_X04;R13C41_N232_X04;1;R13C41_SEL1;R13C41_X04_SEL1;1;R15C39_N22;R15C39_E222_N220;1;R14C39_E22;R14C39_N221_E220;1;R14C41_D6;R14C41_E222_D6;1;R15C41_E23;R15C41_E232_E230;1;R15C42_X02;R15C42_E231_X02;1;R15C42_SEL1;R15C42_X02_SEL1;1;R15C37_E22;R15C37_E272_E220;1;R15C39_E23;R15C39_E222_E230;1;R15C40_B0;R15C40_E231_B0;1;R15C43_X01;R15C43_E222_X01;1;R15C43_SEL1;R15C43_X01_SEL1;1;R15C41_X01;R15C41_E222_X01;1;R15C41_B4;R15C41_X01_B4;1;R15C43_N22;R15C43_E222_N220;1;R14C43_X01;R14C43_N221_X01;1;R14C43_SEL5;R14C43_X01_SEL5;1;R15C41_E22;R15C41_E272_E220;1;R15C42_X01;R15C42_E221_X01;1;R15C42_SEL5;R15C42_X01_SEL5;1;R14C41_B0;R14C41_N231_B0;1;R15C40_N23;R15C40_E231_N230;1;R15C39_E22;R15C39_E272_E220;1;R15C41_E26;R15C41_E232_E260;1;R15C42_N26;R15C42_E261_N260;1;R15C39_E27;R15C39_E272_E270;1;R15C40_N27;R15C40_E271_N270;1;R13C40_X02;R13C40_N272_X02;1;R13C40_SEL5;R13C40_X02_SEL5;1;R15C37_E27;R15C37_E272_E270;1;R15C41_B0;R15C41_E232_B0;1;R13C42_B0;R13C42_E231_B0;1;R13C41_E23;R13C41_E222_E230;1;R13C42_B4;R13C42_E231_B4;1;R15C35_OF7;;1;R15C35_E27;R15C35_OF7_E270;1;R15C37_N27;R15C37_E272_N270;1;R13C37_E27;R13C37_N272_E270;1;R13C39_E22;R13C39_E272_E220;1;R13C40_X01;R13C40_E221_X01;1;R13C40_SEL1;R13C40_X01_SEL1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_O_MUX2_LUT8_O_1_I1": {
          "hide_name": 0,
          "bits": [ 3881107 ] ,
          "attributes": {
            "ROUTING": "R15C35_OF3;;1;R15C35_I1MUX7;R15C35_OF3_DUMMY_I1MUX7;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:169.13-169.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_O_MUX2_LUT8_O_1_I0": {
          "hide_name": 0,
          "bits": [ 3881106 ] ,
          "attributes": {
            "ROUTING": "R15C36_OF3;;1;R15C35_I0MUX7;R15C35_OF3_DUMMY_I0MUX7;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:169.9-169.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_O[5]": {
          "hide_name": 0,
          "bits": [ 3881104 ] ,
          "attributes": {
            "ROUTING": "R14C40_SEL5;R14C40_X01_SEL5;1;R14C40_E27;R14C40_S271_E270;1;R14C42_X08;R14C42_E272_X08;1;R14C42_B4;R14C42_X08_B4;1;R15C42_E26;R15C42_E232_E260;1;R15C43_N26;R15C43_E261_N260;1;R15C43_D5;R15C43_N260_D5;1;R15C43_B0;R15C43_W232_B0;1;R15C39_B4;R15C39_S272_B4;1;R15C39_X01;R15C39_E221_X01;1;R15C39_B5;R15C39_X01_B5;1;R15C38_B4;R15C38_S272_B4;1;R15C45_W23;R15C45_W808_W230;1;R15C42_E22;R15C42_E272_E220;1;R15C42_B4;R15C42_E232_B4;1;R13C40_S27;R13C40_E272_S270;1;R15C43_D4;R15C43_E221_D4;1;R15C40_E27;R15C40_S272_E270;1;R13C38_S27;R13C38_E272_S270;1;R15C38_X04;R15C38_S272_X04;1;R15C38_B0;R15C38_X04_B0;1;R13C42_SEL1;R13C42_X01_SEL1;1;R14C41_SEL5;R14C41_X04_SEL5;1;R13C39_S27;R13C39_E271_S270;1;R14C39_E27;R14C39_S271_E270;1;R14C41_X04;R14C41_E272_X04;1;R14C41_SEL1;R14C41_X04_SEL1;1;R15C40_X03;R15C40_S222_X03;1;R15C40_SEL1;R15C40_X03_SEL1;1;R13C41_S22;R13C41_E221_S220;1;R15C41_X03;R15C41_S222_X03;1;R15C41_SEL1;R15C41_X03_SEL1;1;R13C43_SEL5;R13C43_X02_SEL5;1;R13C41_D7;R13C41_E221_D7;1;R13C39_S22;R13C39_E221_S220;1;R15C39_X07;R15C39_S222_X07;1;R15C39_B7;R15C39_X07_B7;1;R15C42_E80;R15C42_E232_E800;1;R15C43_D7;R15C43_E221_D7;1;R13C41_X05;R13C41_E221_X05;1;R13C38_E27;R13C38_E272_E270;1;R13C40_X08;R13C40_E272_X08;1;R13C40_B4;R13C40_X08_B4;1;R13C43_SEL1;R13C43_X02_SEL1;1;R15C41_SEL5;R15C41_X03_SEL5;1;R13C40_E22;R13C40_E222_E220;1;R13C41_D4;R13C41_E221_D4;1;R13C42_E23;R13C42_E222_E230;1;R13C43_X02;R13C43_E231_X02;1;R13C42_X01;R13C42_E222_X01;1;R13C42_SEL5;R13C42_X01_SEL5;1;R13C41_B0;R13C41_X05_B0;1;R15C42_B0;R15C42_E232_B0;1;R15C40_X01;R15C40_E222_X01;1;R15C40_SEL5;R15C40_X01_SEL5;1;R15C39_B0;R15C39_X05_B0;1;R14C40_SEL1;R14C40_X01_SEL1;1;R13C40_S22;R13C40_E222_S220;1;R13C41_D5;R13C41_E221_D5;1;R13C41_D6;R13C41_E221_D6;1;R13C36_E27;R13C36_S272_E270;1;R13C38_E22;R13C38_E272_E220;1;R13C40_X05;R13C40_E222_X05;1;R13C40_B0;R13C40_X05_B0;1;R15C39_X05;R15C39_E221_X05;1;R15C39_B6;R15C39_X05_B6;1;R11C36_OF7;;1;R11C36_S27;R11C36_OF7_S270;1;R13C36_S27;R13C36_S272_S270;1;R15C36_E27;R15C36_S272_E270;1;R15C38_E22;R15C38_E272_E220;1;R15C40_E23;R15C40_E222_E230;1;R14C40_X01;R14C40_S221_X01;1;R15C43_D6;R15C43_E221_D6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_O_MUX2_LUT8_O_I1": {
          "hide_name": 0,
          "bits": [ 3881103 ] ,
          "attributes": {
            "ROUTING": "R11C36_OF3;;1;R11C36_I1MUX7;R11C36_OF3_DUMMY_I1MUX7;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:169.13-169.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_O_MUX2_LUT8_O_I0": {
          "hide_name": 0,
          "bits": [ 3881102 ] ,
          "attributes": {
            "ROUTING": "R11C37_OF3;;1;R11C36_I0MUX7;R11C36_OF3_DUMMY_I0MUX7;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:169.9-169.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_O_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3881098 ] ,
          "attributes": {
            "ROUTING": "R13C36_F1;;1;R13C36_I1MUX0;R13C36_F1_DUMMY_I1MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_O_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3881097 ] ,
          "attributes": {
            "ROUTING": "R13C36_F0;;1;R13C36_I0MUX0;R13C36_F0_DUMMY_I0MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_O_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3881093 ] ,
          "attributes": {
            "ROUTING": "R13C36_F3;;1;R13C36_I1MUX2;R13C36_F3_DUMMY_I1MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_O_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3881092 ] ,
          "attributes": {
            "ROUTING": "R13C36_F2;;1;R13C36_I0MUX2;R13C36_F2_DUMMY_I0MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_O_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3881090 ] ,
          "attributes": {
            "ROUTING": "R13C36_OF0;;1;R13C36_I1MUX1;R13C36_OF0_DUMMY_I1MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_O_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3881089 ] ,
          "attributes": {
            "ROUTING": "R13C36_OF2;;1;R13C36_I0MUX1;R13C36_OF2_DUMMY_I0MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3881085 ] ,
          "attributes": {
            "ROUTING": "R13C36_F5;;1;R13C36_I1MUX4;R13C36_F5_DUMMY_I1MUX4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3881084 ] ,
          "attributes": {
            "ROUTING": "R13C36_F4;;1;R13C36_I0MUX4;R13C36_F4_DUMMY_I0MUX4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3881080 ] ,
          "attributes": {
            "ROUTING": "R13C36_F7;;1;R13C36_I1MUX6;R13C36_F7_DUMMY_I1MUX6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3881079 ] ,
          "attributes": {
            "ROUTING": "R13C36_F6;;1;R13C36_I0MUX6;R13C36_F6_DUMMY_I0MUX6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3881077 ] ,
          "attributes": {
            "ROUTING": "R13C36_OF4;;1;R13C36_I1MUX5;R13C36_OF4_DUMMY_I1MUX5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3881076 ] ,
          "attributes": {
            "ROUTING": "R13C36_OF6;;1;R13C36_I0MUX5;R13C36_OF6_DUMMY_I0MUX5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_O[4]": {
          "hide_name": 0,
          "bits": [ 3881074 ] ,
          "attributes": {
            "ROUTING": "R15C42_A4;R15C42_E252_A4;1;R15C41_X08;R15C41_E251_X08;1;R15C41_SEL2;R15C41_X08_SEL2;1;R15C43_A0;R15C43_E251_A0;1;R14C42_N20;R14C42_E202_N200;1;R13C42_X07;R13C42_N201_X07;1;R13C42_SEL4;R13C42_X07_SEL4;1;R14C40_X08;R14C40_E252_X08;1;R14C40_SEL4;R14C40_X08_SEL4;1;R14C41_SEL0;R14C41_X05_SEL0;1;R13C42_E20;R13C42_N201_E200;1;R13C43_X05;R13C43_E201_X05;1;R13C41_C7;R13C41_N201_C7;1;R13C43_SEL4;R13C43_X05_SEL4;1;R14C38_E25;R14C38_N252_E250;1;R14C40_E20;R14C40_E252_E200;1;R14C41_X05;R14C41_E201_X05;1;R14C41_SEL6;R14C41_X05_SEL6;1;R15C39_A0;R15C39_E251_A0;1;R15C40_E25;R15C40_E252_E250;1;R15C42_E25;R15C42_E252_E250;1;R15C43_X08;R15C43_E251_X08;1;R15C43_C5;R15C43_X08_C5;1;R16C38_N25;R16C38_E111_N250;1;R15C38_A0;R15C38_N251_A0;1;R15C40_SEL4;R15C40_X05_SEL4;1;R16C37_EW10;R16C37_OF3_EW10;1;R15C43_C6;R15C43_X08_C6;1;R13C42_SEL6;R13C42_E261_SEL6;1;R15C38_E25;R15C38_N251_E250;1;R13C41_E27;R13C41_E262_E270;1;R13C42_X08;R13C42_E271_X08;1;R13C42_SEL2;R13C42_X08_SEL2;1;R15C41_SEL4;R15C41_X08_SEL4;1;R13C41_C5;R13C41_X06_C5;1;R13C40_X06;R13C40_E231_X06;1;R13C40_A4;R13C40_X06_A4;1;R13C41_X06;R13C41_E232_X06;1;R13C41_C4;R13C41_X06_C4;1;R14C39_N26;R14C39_N232_N260;1;R13C39_E26;R13C39_N261_E260;1;R13C40_X03;R13C40_E261_X03;1;R13C40_A0;R13C40_X03_A0;1;R14C43_N27;R14C43_N262_N270;1;R13C43_X06;R13C43_N271_X06;1;R13C43_SEL6;R13C43_X06_SEL6;1;R15C43_C7;R15C43_X08_C7;1;R15C39_A4;R15C39_N231_A4;1;R14C41_X06;R14C41_E232_X06;1;R14C41_SEL4;R14C41_X06_SEL4;1;R14C40_SEL6;R14C40_X06_SEL6;1;R14C41_X07;R14C41_N262_X07;1;R14C41_SEL2;R14C41_X07_SEL2;1;R13C43_SEL0;R13C43_E262_SEL0;1;R15C40_SEL2;R15C40_X08_SEL2;1;R13C43_SEL2;R13C43_X05_SEL2;1;R15C42_A0;R15C42_E252_A0;1;R14C40_X06;R14C40_E231_X06;1;R14C40_SEL0;R14C40_X06_SEL0;1;R14C41_E26;R14C41_N262_E260;1;R14C42_X07;R14C42_E261_X07;1;R14C42_A4;R14C42_X07_A4;1;R14C40_X07;R14C40_N262_X07;1;R14C40_SEL2;R14C40_X07_SEL2;1;R15C39_A7;R15C39_N231_A7;1;R15C41_SEL0;R15C41_X08_SEL0;1;R15C41_SEL6;R15C41_X08_SEL6;1;R14C39_E23;R14C39_N232_E230;1;R13C41_C6;R13C41_N201_C6;1;R16C40_N26;R16C40_E261_N260;1;R15C40_X05;R15C40_N261_X05;1;R15C40_SEL6;R15C40_X05_SEL6;1;R15C39_A5;R15C39_N231_A5;1;R16C41_N26;R16C41_E262_N260;1;R15C40_X08;R15C40_E252_X08;1;R14C41_N20;R14C41_E201_N200;1;R16C39_E26;R16C39_E232_E260;1;R16C41_E26;R16C41_E262_E260;1;R16C43_N26;R16C43_E262_N260;1;R15C40_SEL0;R15C40_X05_SEL0;1;R15C43_C4;R15C43_X08_C4;1;R13C41_X02;R13C41_E232_X02;1;R13C41_A0;R13C41_X02_A0;1;R16C38_N23;R16C38_E231_N230;1;R15C38_A4;R15C38_N231_A4;1;R14C39_N23;R14C39_N232_N230;1;R13C39_E23;R13C39_N231_E230;1;R13C41_E26;R13C41_E232_E260;1;R13C42_SEL0;R13C42_E261_SEL0;1;R16C37_OF3;;1;R16C37_E23;R16C37_OF3_E230;1;R16C39_N23;R16C39_E232_N230;1;R15C39_A6;R15C39_N231_A6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_O_MUX2_LUT7_O_1_S0_ALU_SUM_COUT[3]": {
          "hide_name": 0,
          "bits": [ 3881072 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "3",
            "src": "../design/module_top.v:79.16-82.6|../design/module_bin_to_bcd.v:15.28-15.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_O_MUX2_LUT7_O_1_S0[6]": {
          "hide_name": 0,
          "bits": [ 3881070 ] ,
          "attributes": {
            "ROUTING": "R16C36_F4;;1;R16C36_N10;R16C36_F4_N100;1;R15C36_E24;R15C36_N101_E240;1;R15C37_SEL3;R15C37_E241_SEL3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_O[2]": {
          "hide_name": 0,
          "bits": [ 3881069 ] ,
          "attributes": {
            "ROUTING": "R15C39_C5;R15C39_X06_C5;1;R15C41_C4;R15C41_E262_C4;1;R14C41_A7;R14C41_X03_A7;1;R14C42_W27;R14C42_N271_W270;1;R14C41_A5;R14C41_W271_A5;1;R15C43_N27;R15C43_E272_N270;1;R13C43_X04;R13C43_N272_X04;1;R13C43_D4;R13C43_X04_D4;1;R14C41_X03;R14C41_N261_X03;1;R14C41_A6;R14C41_X03_A6;1;R15C43_A7;R15C43_E272_A7;1;R13C41_X07;R13C41_N262_X07;1;R13C41_A5;R13C41_X07_A5;1;R15C43_A6;R15C43_E272_A6;1;R15C41_E27;R15C41_E262_E270;1;R15C43_A5;R15C43_E272_A5;1;R15C41_C6;R15C41_E262_C6;1;R15C41_C7;R15C41_E262_C7;1;R13C41_A4;R13C41_X07_A4;1;R13C41_A6;R13C41_X03_A6;1;R15C39_E26;R15C39_E232_E260;1;R15C39_C6;R15C39_X06_C6;1;R15C39_X06;R15C39_E232_X06;1;R15C39_C7;R15C39_X06_C7;1;R13C41_A7;R13C41_X03_A7;1;R13C41_X03;R13C41_N262_X03;1;R14C43_SEL3;R14C43_X04_SEL3;1;R15C41_C5;R15C41_E262_C5;1;R15C39_C4;R15C39_X06_C4;1;R15C43_A4;R15C43_E272_A4;1;R14C43_X04;R14C43_N271_X04;1;R15C37_OF3;;1;R15C37_E23;R15C37_OF3_E230;1;R15C41_N26;R15C41_E262_N260;1;R15C42_N27;R15C42_E271_N270;1;R14C42_X04;R14C42_N271_X04;1;R14C42_SEL3;R14C42_X04_SEL3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_O[3]": {
          "hide_name": 0,
          "bits": [ 3881067 ] ,
          "attributes": {
            "ROUTING": "R15C43_B6;R15C43_N250_B6;1;R15C39_D6;R15C39_S262_D6;1;R13C40_E83;R13C40_E262_E830;1;R13C44_S25;R13C44_E834_S250;1;R15C44_W25;R15C44_S252_W250;1;R15C43_N25;R15C43_W251_N250;1;R15C43_B7;R15C43_N250_B7;1;R15C39_D4;R15C39_S262_D4;1;R15C39_D5;R15C39_S262_D5;1;R15C43_X03;R15C43_S261_X03;1;R15C43_B4;R15C43_X03_B4;1;R13C42_E26;R13C42_E262_E260;1;R13C43_C4;R13C43_E261_C4;1;R13C39_S26;R13C39_E261_S260;1;R13C41_B4;R13C41_E231_B4;1;R15C41_D5;R15C41_S262_D5;1;R13C38_E26;R13C38_E232_E260;1;R13C41_B5;R13C41_E231_B5;1;R13C40_S23;R13C40_E232_S230;1;R14C40_E23;R14C40_S231_E230;1;R14C41_B7;R14C41_E231_B7;1;R13C42_S23;R13C42_E232_S230;1;R15C42_E23;R15C42_S232_E230;1;R15C43_B5;R15C43_E231_B5;1;R13C41_B6;R13C41_E231_B6;1;R14C42_X03;R14C42_S261_X03;1;R14C42_SEL7;R14C42_X03_SEL7;1;R14C41_B5;R14C41_E231_B5;1;R14C41_B6;R14C41_E231_B6;1;R13C40_E23;R13C40_E232_E230;1;R13C41_B7;R13C41_E231_B7;1;R15C39_D7;R15C39_S262_D7;1;R14C42_E26;R14C42_E232_E260;1;R14C43_S26;R14C43_E261_S260;1;R15C41_D6;R15C41_S262_D6;1;R15C41_D7;R15C41_S262_D7;1;R13C42_S26;R13C42_E262_S260;1;R13C36_OF3;;1;R13C36_E23;R13C36_OF3_E230;1;R13C38_E23;R13C38_E232_E230;1;R13C40_E26;R13C40_E232_E260;1;R13C41_S26;R13C41_E261_S260;1;R15C41_D4;R15C41_S262_D4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_O_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 3881066 ] ,
          "attributes": {
            "ROUTING": "R13C36_OF1;;1;R13C36_I1MUX3;R13C36_OF1_DUMMY_I1MUX3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_O_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 3881065 ] ,
          "attributes": {
            "ROUTING": "R13C36_OF5;;1;R13C36_I0MUX3;R13C36_OF5_DUMMY_I0MUX3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_O[6]": {
          "hide_name": 0,
          "bits": [ 3881063 ] ,
          "attributes": {
            "ROUTING": "R13C39_S21;R13C39_E212_S210;1;R15C39_X02;R15C39_S212_X02;1;R15C39_SEL3;R15C39_X02_SEL3;1;R13C40_SEL3;R13C40_E241_SEL3;1;R13C39_E24;R13C39_E212_E240;1;R13C41_SEL3;R13C41_E242_SEL3;1;R14C41_X02;R14C41_S211_X02;1;R14C41_SEL3;R14C41_X02_SEL3;1;R15C42_X04;R15C42_S212_X04;1;R15C42_SEL3;R15C42_X04_SEL3;1;R15C43_X04;R15C43_S212_X04;1;R13C43_S21;R13C43_E212_S210;1;R15C43_SEL3;R15C43_X04_SEL3;1;R13C41_S21;R13C41_E212_S210;1;R15C41_X02;R15C41_S212_X02;1;R15C41_SEL3;R15C41_X02_SEL3;1;R13C43_SEL3;R13C43_E242_SEL3;1;R15C38_X02;R15C38_S212_X02;1;R15C38_SEL3;R15C38_X02_SEL3;1;R14C42_A7;R14C42_S211_A7;1;R13C38_S21;R13C38_E211_S210;1;R14C42_A6;R14C42_S211_A6;1;R13C41_E21;R13C41_E212_E210;1;R13C42_S21;R13C42_E211_S210;1;R14C42_A5;R14C42_S211_A5;1;R15C40_X02;R15C40_S212_X02;1;R15C40_SEL3;R15C40_X02_SEL3;1;R13C40_S21;R13C40_E211_S210;1;R14C40_X02;R14C40_S211_X02;1;R14C40_SEL3;R14C40_X02_SEL3;1;R13C37_OF1;;1;R13C37_E21;R13C37_OF1_E210;1;R13C39_E21;R13C39_E212_E210;1;R13C41_E24;R13C41_E212_E240;1;R13C42_SEL3;R13C42_E241_SEL3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_9_O_MUX2_LUT6_I1_O": {
          "hide_name": 0,
          "bits": [ 3881059 ] ,
          "attributes": {
            "ROUTING": "R11C37_OF1;;1;R11C37_I1MUX3;R11C37_OF1_DUMMY_I1MUX3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_9_O": {
          "hide_name": 0,
          "bits": [ 3881055 ] ,
          "attributes": {
            "ROUTING": "R11C37_OF0;;1;R11C37_I1MUX1;R11C37_OF0_DUMMY_I1MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_9_I1": {
          "hide_name": 0,
          "bits": [ 3881054 ] ,
          "attributes": {
            "ROUTING": "R11C37_F1;;1;R11C37_I1MUX0;R11C37_F1_DUMMY_I1MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_9_I0": {
          "hide_name": 0,
          "bits": [ 3881053 ] ,
          "attributes": {
            "ROUTING": "R11C37_F0;;1;R11C37_I0MUX0;R11C37_F0_DUMMY_I0MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_8_O_MUX2_LUT6_I0_O": {
          "hide_name": 0,
          "bits": [ 3881051 ] ,
          "attributes": {
            "ROUTING": "R11C36_OF5;;1;R11C36_I0MUX3;R11C36_OF5_DUMMY_I0MUX3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_8_O": {
          "hide_name": 0,
          "bits": [ 3881047 ] ,
          "attributes": {
            "ROUTING": "R11C36_OF6;;1;R11C36_I0MUX5;R11C36_OF6_DUMMY_I0MUX5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_8_I1": {
          "hide_name": 0,
          "bits": [ 3881046 ] ,
          "attributes": {
            "ROUTING": "R11C36_F7;;1;R11C36_I1MUX6;R11C36_F7_DUMMY_I1MUX6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_8_I0": {
          "hide_name": 0,
          "bits": [ 3881045 ] ,
          "attributes": {
            "ROUTING": "R11C36_F6;;1;R11C36_I0MUX6;R11C36_F6_DUMMY_I0MUX6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_7_O": {
          "hide_name": 0,
          "bits": [ 3881041 ] ,
          "attributes": {
            "ROUTING": "R11C36_OF4;;1;R11C36_I1MUX5;R11C36_OF4_DUMMY_I1MUX5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_7_I1": {
          "hide_name": 0,
          "bits": [ 3881040 ] ,
          "attributes": {
            "ROUTING": "R11C36_F5;;1;R11C36_I1MUX4;R11C36_F5_DUMMY_I1MUX4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_7_I0": {
          "hide_name": 0,
          "bits": [ 3881039 ] ,
          "attributes": {
            "ROUTING": "R11C36_F4;;1;R11C36_I0MUX4;R11C36_F4_DUMMY_I0MUX4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_6_O_MUX2_LUT6_I0_O": {
          "hide_name": 0,
          "bits": [ 3881037 ] ,
          "attributes": {
            "ROUTING": "R11C36_OF1;;1;R11C36_I1MUX3;R11C36_OF1_DUMMY_I1MUX3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_6_O": {
          "hide_name": 0,
          "bits": [ 3881033 ] ,
          "attributes": {
            "ROUTING": "R11C36_OF2;;1;R11C36_I0MUX1;R11C36_OF2_DUMMY_I0MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_6_I1": {
          "hide_name": 0,
          "bits": [ 3881032 ] ,
          "attributes": {
            "ROUTING": "R11C36_F3;;1;R11C36_I1MUX2;R11C36_F3_DUMMY_I1MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_6_I0": {
          "hide_name": 0,
          "bits": [ 3881031 ] ,
          "attributes": {
            "ROUTING": "R11C36_F2;;1;R11C36_I0MUX2;R11C36_F2_DUMMY_I0MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_5_O": {
          "hide_name": 0,
          "bits": [ 3881027 ] ,
          "attributes": {
            "ROUTING": "R11C36_OF0;;1;R11C36_I1MUX1;R11C36_OF0_DUMMY_I1MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_5_I1": {
          "hide_name": 0,
          "bits": [ 3881026 ] ,
          "attributes": {
            "ROUTING": "R11C36_F1;;1;R11C36_I1MUX0;R11C36_F1_DUMMY_I1MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_5_I0": {
          "hide_name": 0,
          "bits": [ 3881025 ] ,
          "attributes": {
            "ROUTING": "R11C36_F0;;1;R11C36_I0MUX0;R11C36_F0_DUMMY_I0MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_O_MUX2_LUT7_O_1_I0": {
          "hide_name": 0,
          "bits": [ 3881023 ] ,
          "attributes": {
            "ROUTING": "R15C37_OF5;;1;R15C37_I0MUX3;R15C37_OF5_DUMMY_I0MUX3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_4_O": {
          "hide_name": 0,
          "bits": [ 3881019 ] ,
          "attributes": {
            "ROUTING": "R15C37_OF6;;1;R15C37_I0MUX5;R15C37_OF6_DUMMY_I0MUX5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_4_I1": {
          "hide_name": 0,
          "bits": [ 3881018 ] ,
          "attributes": {
            "ROUTING": "R15C37_F7;;1;R15C37_I1MUX6;R15C37_F7_DUMMY_I1MUX6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_4_I0": {
          "hide_name": 0,
          "bits": [ 3881017 ] ,
          "attributes": {
            "ROUTING": "R15C37_F6;;1;R15C37_I0MUX6;R15C37_F6_DUMMY_I0MUX6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_3_O": {
          "hide_name": 0,
          "bits": [ 3881013 ] ,
          "attributes": {
            "ROUTING": "R15C37_OF4;;1;R15C37_I1MUX5;R15C37_OF4_DUMMY_I1MUX5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_3_I1": {
          "hide_name": 0,
          "bits": [ 3881012 ] ,
          "attributes": {
            "ROUTING": "R15C37_F5;;1;R15C37_I1MUX4;R15C37_F5_DUMMY_I1MUX4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_3_I0": {
          "hide_name": 0,
          "bits": [ 3881011 ] ,
          "attributes": {
            "ROUTING": "R15C37_F4;;1;R15C37_I0MUX4;R15C37_F4_DUMMY_I0MUX4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_O_MUX2_LUT7_O_1_I1": {
          "hide_name": 0,
          "bits": [ 3881009 ] ,
          "attributes": {
            "ROUTING": "R15C37_OF1;;1;R15C37_I1MUX3;R15C37_OF1_DUMMY_I1MUX3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_O[0]": {
          "hide_name": 0,
          "bits": [ 3881003 ] ,
          "attributes": {
            "ROUTING": "R14C42_SEL2;R14C42_X05_SEL2;1;R14C43_SEL0;R14C43_X07_SEL0;1;R12C43_S21;R12C43_E212_S210;1;R13C43_A4;R13C43_S211_A4;1;R15C39_SEL4;R15C39_X08_SEL4;1;R14C40_X03;R14C40_S202_X03;1;R14C40_A0;R14C40_X03_A0;1;R13C42_N20;R13C42_E201_N200;1;R13C42_A0;R13C42_N200_A0;1;R15C41_A7;R15C41_S211_A7;1;R15C43_X05;R15C43_S202_X05;1;R13C43_S20;R13C43_E202_S200;1;R15C43_SEL6;R15C43_X05_SEL6;1;R14C43_X06;R14C43_E212_X06;1;R14C42_SEL6;R14C42_X06_SEL6;1;R15C39_SEL0;R15C39_X08_SEL0;1;R14C43_SEL2;R14C43_X06_SEL2;1;R15C38_SEL4;R15C38_X08_SEL4;1;R14C41_A4;R14C41_S200_A4;1;R15C43_X06;R15C43_E212_X06;1;R15C43_SEL0;R15C43_X06_SEL0;1;R15C41_A4;R15C41_X07_A4;1;R14C42_X06;R14C42_E211_X06;1;R12C41_E21;R12C41_E212_E210;1;R14C43_X07;R14C43_S201_X07;1;R14C41_X01;R14C41_S202_X01;1;R14C41_A0;R14C41_X01_A0;1;R14C40_A4;R14C40_X05_A4;1;R14C41_X08;R14C41_S212_X08;1;R14C41_C7;R14C41_X08_C7;1;R13C41_SEL0;R13C41_X08_SEL0;1;R12C41_S21;R12C41_E212_S210;1;R13C41_X08;R13C41_S211_X08;1;R13C41_SEL6;R13C41_X08_SEL6;1;R14C41_E21;R14C41_S212_E210;1;R15C40_E21;R15C40_S211_E210;1;R15C40_A0;R15C40_E210_A0;1;R14C39_S21;R14C39_S202_S210;1;R15C39_X08;R15C39_S211_X08;1;R15C39_SEL6;R15C39_X08_SEL6;1;R15C41_E21;R15C41_S211_E210;1;R15C41_A5;R15C41_X07_A5;1;R15C41_X07;R15C41_S201_X07;1;R15C42_SEL0;R15C42_X05_SEL0;1;R15C43_SEL2;R15C43_X06_SEL2;1;R14C41_E20;R14C41_E202_E200;1;R15C41_X06;R15C41_E211_X06;1;R15C41_A6;R15C41_X06_A6;1;R12C39_S20;R12C39_E202_S200;1;R14C42_SEL4;R14C42_X06_SEL4;1;R14C41_S21;R14C41_S212_S210;1;R14C43_SEL6;R14C43_X06_SEL6;1;R15C42_SEL2;R15C42_X05_SEL2;1;R14C39_E20;R14C39_S202_E200;1;R12C39_E21;R12C39_E202_E210;1;R15C38_SEL0;R15C38_X08_SEL0;1;R13C40_SEL2;R13C40_X07_SEL2;1;R14C43_X05;R14C43_E202_X05;1;R13C41_SEL4;R13C41_X08_SEL4;1;R15C39_SEL2;R15C39_X08_SEL2;1;R14C40_X05;R14C40_S202_X05;1;R15C38_SEL2;R15C38_X08_SEL2;1;R15C42_SEL4;R15C42_X05_SEL4;1;R15C42_X05;R15C42_S202_X05;1;R13C42_S20;R13C42_E201_S200;1;R14C43_SEL4;R14C43_X05_SEL4;1;R13C40_SEL4;R13C40_X07_SEL4;1;R13C42_X05;R13C42_E201_X05;1;R13C42_A4;R13C42_X05_A4;1;R14C41_C6;R14C41_S202_C6;1;R14C41_C5;R14C41_S202_C5;1;R13C41_SEL2;R13C41_X08_SEL2;1;R14C42_SEL0;R14C42_X05_SEL0;1;R14C42_X05;R14C42_E201_X05;1;R15C42_SEL6;R15C42_X05_SEL6;1;R12C38_S20;R12C38_E201_S200;1;R14C38_S21;R14C38_S202_S210;1;R15C38_X08;R15C38_S211_X08;1;R15C38_SEL6;R15C38_X08_SEL6;1;R13C41_E20;R13C41_S201_E200;1;R13C43_X01;R13C43_E202_X01;1;R13C43_A0;R13C43_X01_A0;1;R14C41_S20;R14C41_E202_S200;1;R13C40_SEL0;R13C40_X07_SEL0;1;R12C41_S20;R12C41_E202_S200;1;R15C41_A0;R15C41_E210_A0;1;R15C43_SEL4;R15C43_X06_SEL4;1;R14C40_S21;R14C40_S202_S210;1;R15C40_A4;R15C40_S211_A4;1;R12C37_OF0;;1;R12C37_E20;R12C37_OF0_E200;1;R12C39_E20;R12C39_E202_E200;1;R12C40_S20;R12C40_E201_S200;1;R13C40_X07;R13C40_S201_X07;1;R13C40_SEL6;R13C40_X07_SEL6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_25_I1": {
          "hide_name": 0,
          "bits": [ 3881002 ] ,
          "attributes": {
            "ROUTING": "R12C37_F1;;1;R12C37_I1MUX0;R12C37_F1_DUMMY_I1MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_25_I0": {
          "hide_name": 0,
          "bits": [ 3881001 ] ,
          "attributes": {
            "ROUTING": "R12C37_F0;;1;R12C37_I0MUX0;R12C37_F0_DUMMY_I0MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_24_O_MUX2_LUT6_I0_O": {
          "hide_name": 0,
          "bits": [ 3880999 ] ,
          "attributes": {
            "ROUTING": "R15C36_OF5;;1;R15C36_I0MUX3;R15C36_OF5_DUMMY_I0MUX3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_24_O": {
          "hide_name": 0,
          "bits": [ 3880995 ] ,
          "attributes": {
            "ROUTING": "R15C36_OF6;;1;R15C36_I0MUX5;R15C36_OF6_DUMMY_I0MUX5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_24_I1": {
          "hide_name": 0,
          "bits": [ 3880994 ] ,
          "attributes": {
            "ROUTING": "R15C36_F7;;1;R15C36_I1MUX6;R15C36_F7_DUMMY_I1MUX6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_24_I0": {
          "hide_name": 0,
          "bits": [ 3880993 ] ,
          "attributes": {
            "ROUTING": "R15C36_F6;;1;R15C36_I0MUX6;R15C36_F6_DUMMY_I0MUX6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_23_O": {
          "hide_name": 0,
          "bits": [ 3880989 ] ,
          "attributes": {
            "ROUTING": "R15C36_OF4;;1;R15C36_I1MUX5;R15C36_OF4_DUMMY_I1MUX5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_23_I1": {
          "hide_name": 0,
          "bits": [ 3880988 ] ,
          "attributes": {
            "ROUTING": "R15C36_F5;;1;R15C36_I1MUX4;R15C36_F5_DUMMY_I1MUX4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_23_I0": {
          "hide_name": 0,
          "bits": [ 3880987 ] ,
          "attributes": {
            "ROUTING": "R15C36_F4;;1;R15C36_I0MUX4;R15C36_F4_DUMMY_I0MUX4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_22_O_MUX2_LUT6_I0_O": {
          "hide_name": 0,
          "bits": [ 3880985 ] ,
          "attributes": {
            "ROUTING": "R15C36_OF1;;1;R15C36_I1MUX3;R15C36_OF1_DUMMY_I1MUX3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_22_O": {
          "hide_name": 0,
          "bits": [ 3880981 ] ,
          "attributes": {
            "ROUTING": "R15C36_OF2;;1;R15C36_I0MUX1;R15C36_OF2_DUMMY_I0MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_22_I1": {
          "hide_name": 0,
          "bits": [ 3880980 ] ,
          "attributes": {
            "ROUTING": "R15C36_F3;;1;R15C36_I1MUX2;R15C36_F3_DUMMY_I1MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_22_I0": {
          "hide_name": 0,
          "bits": [ 3880979 ] ,
          "attributes": {
            "ROUTING": "R15C36_F2;;1;R15C36_I0MUX2;R15C36_F2_DUMMY_I0MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_21_O": {
          "hide_name": 0,
          "bits": [ 3880975 ] ,
          "attributes": {
            "ROUTING": "R15C36_OF0;;1;R15C36_I1MUX1;R15C36_OF0_DUMMY_I1MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_21_I1": {
          "hide_name": 0,
          "bits": [ 3880974 ] ,
          "attributes": {
            "ROUTING": "R15C36_F1;;1;R15C36_I1MUX0;R15C36_F1_DUMMY_I1MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_21_I0": {
          "hide_name": 0,
          "bits": [ 3880973 ] ,
          "attributes": {
            "ROUTING": "R15C36_F0;;1;R15C36_I0MUX0;R15C36_F0_DUMMY_I0MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_20_O_MUX2_LUT6_I0_O": {
          "hide_name": 0,
          "bits": [ 3880971 ] ,
          "attributes": {
            "ROUTING": "R15C35_OF5;;1;R15C35_I0MUX3;R15C35_OF5_DUMMY_I0MUX3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_20_O": {
          "hide_name": 0,
          "bits": [ 3880967 ] ,
          "attributes": {
            "ROUTING": "R15C35_OF6;;1;R15C35_I0MUX5;R15C35_OF6_DUMMY_I0MUX5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_20_I1": {
          "hide_name": 0,
          "bits": [ 3880966 ] ,
          "attributes": {
            "ROUTING": "R15C35_F7;;1;R15C35_I1MUX6;R15C35_F7_DUMMY_I1MUX6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_20_I0": {
          "hide_name": 0,
          "bits": [ 3880965 ] ,
          "attributes": {
            "ROUTING": "R15C35_F6;;1;R15C35_I0MUX6;R15C35_F6_DUMMY_I0MUX6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_2_O": {
          "hide_name": 0,
          "bits": [ 3880963 ] ,
          "attributes": {
            "ROUTING": "R15C37_OF2;;1;R15C37_I0MUX1;R15C37_OF2_DUMMY_I0MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_2_I1": {
          "hide_name": 0,
          "bits": [ 3880962 ] ,
          "attributes": {
            "ROUTING": "R15C37_F3;;1;R15C37_I1MUX2;R15C37_F3_DUMMY_I1MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_2_I0": {
          "hide_name": 0,
          "bits": [ 3880961 ] ,
          "attributes": {
            "ROUTING": "R15C37_F2;;1;R15C37_I0MUX2;R15C37_F2_DUMMY_I0MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_19_O": {
          "hide_name": 0,
          "bits": [ 3880955 ] ,
          "attributes": {
            "ROUTING": "R15C35_OF4;;1;R15C35_I1MUX5;R15C35_OF4_DUMMY_I1MUX5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_19_I1": {
          "hide_name": 0,
          "bits": [ 3880954 ] ,
          "attributes": {
            "ROUTING": "R15C35_F5;;1;R15C35_I1MUX4;R15C35_F5_DUMMY_I1MUX4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_19_I0": {
          "hide_name": 0,
          "bits": [ 3880953 ] ,
          "attributes": {
            "ROUTING": "R15C35_F4;;1;R15C35_I0MUX4;R15C35_F4_DUMMY_I0MUX4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_18_O_MUX2_LUT6_I0_O": {
          "hide_name": 0,
          "bits": [ 3880951 ] ,
          "attributes": {
            "ROUTING": "R15C35_OF1;;1;R15C35_I1MUX3;R15C35_OF1_DUMMY_I1MUX3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_18_O": {
          "hide_name": 0,
          "bits": [ 3880947 ] ,
          "attributes": {
            "ROUTING": "R15C35_OF2;;1;R15C35_I0MUX1;R15C35_OF2_DUMMY_I0MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_18_I1": {
          "hide_name": 0,
          "bits": [ 3880946 ] ,
          "attributes": {
            "ROUTING": "R15C35_F3;;1;R15C35_I1MUX2;R15C35_F3_DUMMY_I1MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_18_I0": {
          "hide_name": 0,
          "bits": [ 3880945 ] ,
          "attributes": {
            "ROUTING": "R15C35_F2;;1;R15C35_I0MUX2;R15C35_F2_DUMMY_I0MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_17_O": {
          "hide_name": 0,
          "bits": [ 3880941 ] ,
          "attributes": {
            "ROUTING": "R15C35_OF0;;1;R15C35_I1MUX1;R15C35_OF0_DUMMY_I1MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_17_I1": {
          "hide_name": 0,
          "bits": [ 3880940 ] ,
          "attributes": {
            "ROUTING": "R15C35_F1;;1;R15C35_I1MUX0;R15C35_F1_DUMMY_I1MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_17_I0": {
          "hide_name": 0,
          "bits": [ 3880939 ] ,
          "attributes": {
            "ROUTING": "R15C35_F0;;1;R15C35_I0MUX0;R15C35_F0_DUMMY_I0MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_O_MUX2_LUT7_O_2_I0": {
          "hide_name": 0,
          "bits": [ 3880937 ] ,
          "attributes": {
            "ROUTING": "R16C37_OF5;;1;R16C37_I0MUX3;R16C37_OF5_DUMMY_I0MUX3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_16_O": {
          "hide_name": 0,
          "bits": [ 3880933 ] ,
          "attributes": {
            "ROUTING": "R16C37_OF6;;1;R16C37_I0MUX5;R16C37_OF6_DUMMY_I0MUX5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_16_I1": {
          "hide_name": 0,
          "bits": [ 3880932 ] ,
          "attributes": {
            "ROUTING": "R16C37_F7;;1;R16C37_I1MUX6;R16C37_F7_DUMMY_I1MUX6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_16_I0": {
          "hide_name": 0,
          "bits": [ 3880931 ] ,
          "attributes": {
            "ROUTING": "R16C37_F6;;1;R16C37_I0MUX6;R16C37_F6_DUMMY_I0MUX6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_15_O": {
          "hide_name": 0,
          "bits": [ 3880927 ] ,
          "attributes": {
            "ROUTING": "R16C37_OF4;;1;R16C37_I1MUX5;R16C37_OF4_DUMMY_I1MUX5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_15_I1": {
          "hide_name": 0,
          "bits": [ 3880926 ] ,
          "attributes": {
            "ROUTING": "R16C37_F5;;1;R16C37_I1MUX4;R16C37_F5_DUMMY_I1MUX4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_15_I0": {
          "hide_name": 0,
          "bits": [ 3880925 ] ,
          "attributes": {
            "ROUTING": "R16C37_F4;;1;R16C37_I0MUX4;R16C37_F4_DUMMY_I0MUX4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_O_MUX2_LUT7_O_2_I1": {
          "hide_name": 0,
          "bits": [ 3880923 ] ,
          "attributes": {
            "ROUTING": "R16C37_OF1;;1;R16C37_I1MUX3;R16C37_OF1_DUMMY_I1MUX3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_14_O": {
          "hide_name": 0,
          "bits": [ 3880919 ] ,
          "attributes": {
            "ROUTING": "R16C37_OF2;;1;R16C37_I0MUX1;R16C37_OF2_DUMMY_I0MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_14_I1": {
          "hide_name": 0,
          "bits": [ 3880918 ] ,
          "attributes": {
            "ROUTING": "R16C37_F3;;1;R16C37_I1MUX2;R16C37_F3_DUMMY_I1MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_14_I0": {
          "hide_name": 0,
          "bits": [ 3880917 ] ,
          "attributes": {
            "ROUTING": "R16C37_F2;;1;R16C37_I0MUX2;R16C37_F2_DUMMY_I0MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_13_O": {
          "hide_name": 0,
          "bits": [ 3880913 ] ,
          "attributes": {
            "ROUTING": "R16C37_OF0;;1;R16C37_I1MUX1;R16C37_OF0_DUMMY_I1MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_13_I1": {
          "hide_name": 0,
          "bits": [ 3880912 ] ,
          "attributes": {
            "ROUTING": "R16C37_F1;;1;R16C37_I1MUX0;R16C37_F1_DUMMY_I1MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_13_I0": {
          "hide_name": 0,
          "bits": [ 3880911 ] ,
          "attributes": {
            "ROUTING": "R16C37_F0;;1;R16C37_I0MUX0;R16C37_F0_DUMMY_I0MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_12_O_MUX2_LUT6_I0_O": {
          "hide_name": 0,
          "bits": [ 3880909 ] ,
          "attributes": {
            "ROUTING": "R11C37_OF5;;1;R11C37_I0MUX3;R11C37_OF5_DUMMY_I0MUX3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_12_O": {
          "hide_name": 0,
          "bits": [ 3880905 ] ,
          "attributes": {
            "ROUTING": "R11C37_OF6;;1;R11C37_I0MUX5;R11C37_OF6_DUMMY_I0MUX5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_12_I1": {
          "hide_name": 0,
          "bits": [ 3880904 ] ,
          "attributes": {
            "ROUTING": "R11C37_F7;;1;R11C37_I1MUX6;R11C37_F7_DUMMY_I1MUX6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_12_I0": {
          "hide_name": 0,
          "bits": [ 3880903 ] ,
          "attributes": {
            "ROUTING": "R11C37_F6;;1;R11C37_I0MUX6;R11C37_F6_DUMMY_I0MUX6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_11_O": {
          "hide_name": 0,
          "bits": [ 3880899 ] ,
          "attributes": {
            "ROUTING": "R11C37_OF4;;1;R11C37_I1MUX5;R11C37_OF4_DUMMY_I1MUX5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_11_I1": {
          "hide_name": 0,
          "bits": [ 3880898 ] ,
          "attributes": {
            "ROUTING": "R11C37_F5;;1;R11C37_I1MUX4;R11C37_F5_DUMMY_I1MUX4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_11_I0": {
          "hide_name": 0,
          "bits": [ 3880897 ] ,
          "attributes": {
            "ROUTING": "R11C37_F4;;1;R11C37_I0MUX4;R11C37_F4_DUMMY_I0MUX4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_10_O": {
          "hide_name": 0,
          "bits": [ 3880893 ] ,
          "attributes": {
            "ROUTING": "R11C37_OF2;;1;R11C37_I0MUX1;R11C37_OF2_DUMMY_I0MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_10_I1": {
          "hide_name": 0,
          "bits": [ 3880892 ] ,
          "attributes": {
            "ROUTING": "R11C37_F3;;1;R11C37_I1MUX2;R11C37_F3_DUMMY_I1MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_10_I0": {
          "hide_name": 0,
          "bits": [ 3880891 ] ,
          "attributes": {
            "ROUTING": "R11C37_F2;;1;R11C37_I0MUX2;R11C37_F2_DUMMY_I0MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_1_O": {
          "hide_name": 0,
          "bits": [ 3880889 ] ,
          "attributes": {
            "ROUTING": "R15C37_OF0;;1;R15C37_I1MUX1;R15C37_OF0_DUMMY_I1MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_1_I1": {
          "hide_name": 0,
          "bits": [ 3880888 ] ,
          "attributes": {
            "ROUTING": "R15C37_F1;;1;R15C37_I1MUX0;R15C37_F1_DUMMY_I1MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_1_I0": {
          "hide_name": 0,
          "bits": [ 3880887 ] ,
          "attributes": {
            "ROUTING": "R15C37_F0;;1;R15C37_I0MUX0;R15C37_F0_DUMMY_I0MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT2_I0_F[4]": {
          "hide_name": 0,
          "bits": [ 3880885 ] ,
          "attributes": {
            "ROUTING": "R13C36_SEL4;R13C36_E261_SEL4;1;R13C36_SEL0;R13C36_E261_SEL0;1;R13C36_SEL6;R13C36_E261_SEL6;1;R12C35_OF6;;1;R12C35_SN20;R12C35_OF6_SN20;1;R13C35_E26;R13C35_S121_E260;1;R13C36_SEL2;R13C36_E261_SEL2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_I1": {
          "hide_name": 0,
          "bits": [ 3880884 ] ,
          "attributes": {
            "ROUTING": "R12C35_F7;;1;R12C35_I1MUX6;R12C35_F7_DUMMY_I1MUX6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_I0": {
          "hide_name": 0,
          "bits": [ 3880883 ] ,
          "attributes": {
            "ROUTING": "R12C35_F6;;1;R12C35_I0MUX6;R12C35_F6_DUMMY_I0MUX6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT4_I3_I1_ALU_SUM_1_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3880879 ] ,
          "attributes": {
            "ROUTING": "R14C33_F1;;1;R14C33_I1MUX0;R14C33_F1_DUMMY_I1MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT4_I3_I1_ALU_SUM_1_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3880878 ] ,
          "attributes": {
            "ROUTING": "R14C33_F0;;1;R14C33_I0MUX0;R14C33_F0_DUMMY_I0MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT4_I3_I1_ALU_SUM_1_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3880874 ] ,
          "attributes": {
            "ROUTING": "R14C33_F3;;1;R14C33_I1MUX2;R14C33_F3_DUMMY_I1MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT4_I3_I1_ALU_SUM_1_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3880873 ] ,
          "attributes": {
            "ROUTING": "R14C33_F2;;1;R14C33_I0MUX2;R14C33_F2_DUMMY_I0MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT4_I3_I1_ALU_SUM_1_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3880871 ] ,
          "attributes": {
            "ROUTING": "R14C33_OF0;;1;R14C33_I1MUX1;R14C33_OF0_DUMMY_I1MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_LUT4_I3_I1_ALU_SUM_1_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3880870 ] ,
          "attributes": {
            "ROUTING": "R14C33_OF2;;1;R14C33_I0MUX1;R14C33_OF2_DUMMY_I0MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_LUT4_I3_I1_ALU_SUM_1_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3880866 ] ,
          "attributes": {
            "ROUTING": "R14C33_F5;;1;R14C33_I1MUX4;R14C33_F5_DUMMY_I1MUX4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT4_I3_I1_ALU_SUM_1_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3880865 ] ,
          "attributes": {
            "ROUTING": "R14C33_F4;;1;R14C33_I0MUX4;R14C33_F4_DUMMY_I0MUX4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT4_I3_I1_ALU_SUM_1_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3880861 ] ,
          "attributes": {
            "ROUTING": "R14C33_F7;;1;R14C33_I1MUX6;R14C33_F7_DUMMY_I1MUX6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT4_I3_I1_ALU_SUM_1_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3880860 ] ,
          "attributes": {
            "ROUTING": "R14C33_F6;;1;R14C33_I0MUX6;R14C33_F6_DUMMY_I0MUX6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT4_I3_I1_ALU_SUM_1_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3880858 ] ,
          "attributes": {
            "ROUTING": "R14C33_OF4;;1;R14C33_I1MUX5;R14C33_OF4_DUMMY_I1MUX5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_LUT4_I3_I1_ALU_SUM_1_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3880857 ] ,
          "attributes": {
            "ROUTING": "R14C33_OF6;;1;R14C33_I0MUX5;R14C33_OF6_DUMMY_I0MUX5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_LUT4_I3_I1_ALU_SUM_1_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 3880855 ] ,
          "attributes": {
            "ROUTING": "R14C33_OF1;;1;R14C33_I1MUX3;R14C33_OF1_DUMMY_I1MUX3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "display_inst.anodo_o_LUT4_I3_I1_ALU_SUM_1_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 3880854 ] ,
          "attributes": {
            "ROUTING": "R14C33_OF5;;1;R14C33_I0MUX3;R14C33_OF5_DUMMY_I0MUX3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "display_inst.anodo_o_LUT4_I3_I1_ALU_SUM_1_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3880850 ] ,
          "attributes": {
            "ROUTING": "R14C34_F1;;1;R14C34_I1MUX0;R14C34_F1_DUMMY_I1MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT4_I3_I1_ALU_SUM_1_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3880849 ] ,
          "attributes": {
            "ROUTING": "R14C34_F0;;1;R14C34_I0MUX0;R14C34_F0_DUMMY_I0MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT4_I3_I1_ALU_SUM_1_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3880845 ] ,
          "attributes": {
            "ROUTING": "R14C34_F3;;1;R14C34_I1MUX2;R14C34_F3_DUMMY_I1MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT4_I3_I1_ALU_SUM_1_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3880844 ] ,
          "attributes": {
            "ROUTING": "R14C34_F2;;1;R14C34_I0MUX2;R14C34_F2_DUMMY_I0MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT4_I3_I1_ALU_SUM_1_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3880842 ] ,
          "attributes": {
            "ROUTING": "R14C34_OF0;;1;R14C34_I1MUX1;R14C34_OF0_DUMMY_I1MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_LUT4_I3_I1_ALU_SUM_1_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3880841 ] ,
          "attributes": {
            "ROUTING": "R14C34_OF2;;1;R14C34_I0MUX1;R14C34_OF2_DUMMY_I0MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_LUT4_I3_I1_ALU_SUM_1_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3880837 ] ,
          "attributes": {
            "ROUTING": "R14C34_F5;;1;R14C34_I1MUX4;R14C34_F5_DUMMY_I1MUX4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT4_I3_I1_ALU_SUM_1_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3880836 ] ,
          "attributes": {
            "ROUTING": "R14C34_F4;;1;R14C34_I0MUX4;R14C34_F4_DUMMY_I0MUX4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT4_I3_I1_ALU_SUM_1_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3880832 ] ,
          "attributes": {
            "ROUTING": "R14C34_F7;;1;R14C34_I1MUX6;R14C34_F7_DUMMY_I1MUX6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT4_I3_I1_ALU_SUM_1_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3880831 ] ,
          "attributes": {
            "ROUTING": "R14C34_F6;;1;R14C34_I0MUX6;R14C34_F6_DUMMY_I0MUX6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT4_I3_I1_ALU_SUM_1_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3880829 ] ,
          "attributes": {
            "ROUTING": "R14C34_OF4;;1;R14C34_I1MUX5;R14C34_OF4_DUMMY_I1MUX5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_LUT4_I3_I1_ALU_SUM_1_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3880828 ] ,
          "attributes": {
            "ROUTING": "R14C34_OF6;;1;R14C34_I0MUX5;R14C34_OF6_DUMMY_I0MUX5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_LUT4_I3_I1_ALU_SUM_1_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 3880826 ] ,
          "attributes": {
            "ROUTING": "R14C34_OF1;;1;R14C34_I1MUX3;R14C34_OF1_DUMMY_I1MUX3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "display_inst.anodo_o_LUT4_I3_I1_ALU_SUM_1_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 3880825 ] ,
          "attributes": {
            "ROUTING": "R14C34_OF5;;1;R14C34_I0MUX3;R14C34_OF5_DUMMY_I0MUX3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "display_inst.anodo_o_LUT4_I3_I1_ALU_SUM_1_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I1": {
          "hide_name": 0,
          "bits": [ 3880823 ] ,
          "attributes": {
            "ROUTING": "R14C33_OF3;;1;R14C33_I1MUX7;R14C33_OF3_DUMMY_I1MUX7;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:169.13-169.15"
          }
        },
        "display_inst.anodo_o_LUT4_I3_I1_ALU_SUM_1_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I0": {
          "hide_name": 0,
          "bits": [ 3880822 ] ,
          "attributes": {
            "ROUTING": "R14C34_OF3;;1;R14C33_I0MUX7;R14C33_OF3_DUMMY_I0MUX7;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:169.9-169.11"
          }
        },
        "display_inst.anodo_o_LUT4_I3_I1_ALU_SUM_1_COUT_ALU_COUT_SUM_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3880818 ] ,
          "attributes": {
            "ROUTING": "R15C33_F5;;1;R15C33_I1MUX4;R15C33_F5_DUMMY_I1MUX4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT4_I3_I1_ALU_SUM_1_COUT_ALU_COUT_SUM_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3880817 ] ,
          "attributes": {
            "ROUTING": "R15C33_F4;;1;R15C33_I0MUX4;R15C33_F4_DUMMY_I0MUX4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT4_I3_I1_ALU_SUM_1_COUT_ALU_COUT_SUM_LUT3_F_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3880813 ] ,
          "attributes": {
            "ROUTING": "R17C28_F1;;1;R17C28_I1MUX0;R17C28_F1_DUMMY_I1MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT4_I3_I1_ALU_SUM_1_COUT_ALU_COUT_SUM_LUT3_F_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3880812 ] ,
          "attributes": {
            "ROUTING": "R17C28_F0;;1;R17C28_I0MUX0;R17C28_F0_DUMMY_I0MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT4_I3_I1_ALU_SUM_1_COUT_ALU_COUT_SUM_LUT3_F_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3880808 ] ,
          "attributes": {
            "ROUTING": "R17C28_F3;;1;R17C28_I1MUX2;R17C28_F3_DUMMY_I1MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT4_I3_I1_ALU_SUM_1_COUT_ALU_COUT_SUM_LUT3_F_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3880807 ] ,
          "attributes": {
            "ROUTING": "R17C28_F2;;1;R17C28_I0MUX2;R17C28_F2_DUMMY_I0MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT4_I3_I1_ALU_SUM_1_COUT_ALU_COUT_SUM_LUT3_F_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3880805 ] ,
          "attributes": {
            "ROUTING": "R17C28_OF0;;1;R17C28_I1MUX1;R17C28_OF0_DUMMY_I1MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_LUT4_I3_I1_ALU_SUM_1_COUT_ALU_COUT_SUM_LUT3_F_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3880804 ] ,
          "attributes": {
            "ROUTING": "R17C28_OF2;;1;R17C28_I0MUX1;R17C28_OF2_DUMMY_I0MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_LUT4_I3_I1_ALU_SUM_1_COUT[2]": {
          "hide_name": 0,
          "bits": [ 3880798 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "3",
            "src": "../design/module_top.v:79.16-82.6|../design/module_bin_to_bcd.v:17.28-17.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT4_I3_I1_ALU_SUM_1_COUT[1]": {
          "hide_name": 0,
          "bits": [ 3880796 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "3",
            "src": "../design/module_top.v:79.16-82.6|../design/module_bin_to_bcd.v:17.28-17.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT4_I3_I1_ALU_SUM_COUT[3]": {
          "hide_name": 0,
          "bits": [ 3880793 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "3",
            "src": "../design/module_top.v:79.16-82.6|../design/module_bin_to_bcd.v:17.28-17.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT4_I3_I1_ALU_SUM_1_COUT[3]": {
          "hide_name": 0,
          "bits": [ 3880792 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "3",
            "src": "../design/module_top.v:79.16-82.6|../design/module_bin_to_bcd.v:17.28-17.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT4_I3_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3880787 ] ,
          "attributes": {
            "ROUTING": "R13C30_F7;;1;R13C30_I1MUX6;R13C30_F7_DUMMY_I1MUX6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT4_I3_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3880786 ] ,
          "attributes": {
            "ROUTING": "R13C30_F6;;1;R13C30_I0MUX6;R13C30_F6_DUMMY_I0MUX6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_1_I1": {
          "hide_name": 0,
          "bits": [ 3880780 ] ,
          "attributes": {
            "ROUTING": "R16C32_F1;;1;R16C32_I1MUX0;R16C32_F1_DUMMY_I1MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_1_I0": {
          "hide_name": 0,
          "bits": [ 3880779 ] ,
          "attributes": {
            "ROUTING": "R16C32_F0;;1;R16C32_I0MUX0;R16C32_F0_DUMMY_I0MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3880777 ] ,
          "attributes": {
            "ROUTING": "R15C33_F1;;1;R15C33_I1MUX0;R15C33_F1_DUMMY_I1MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3880776 ] ,
          "attributes": {
            "ROUTING": "R15C33_F0;;1;R15C33_I0MUX0;R15C33_F0_DUMMY_I0MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3880772 ] ,
          "attributes": {
            "ROUTING": "R14C31_F1;;1;R14C31_I1MUX0;R14C31_F1_DUMMY_I1MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3880771 ] ,
          "attributes": {
            "ROUTING": "R14C31_F0;;1;R14C31_I0MUX0;R14C31_F0_DUMMY_I0MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3880767 ] ,
          "attributes": {
            "ROUTING": "R14C31_F3;;1;R14C31_I1MUX2;R14C31_F3_DUMMY_I1MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3880766 ] ,
          "attributes": {
            "ROUTING": "R14C31_F2;;1;R14C31_I0MUX2;R14C31_F2_DUMMY_I0MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3880764 ] ,
          "attributes": {
            "ROUTING": "R14C31_OF0;;1;R14C31_I1MUX1;R14C31_OF0_DUMMY_I1MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3880763 ] ,
          "attributes": {
            "ROUTING": "R14C31_OF2;;1;R14C31_I0MUX1;R14C31_OF2_DUMMY_I0MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3880759 ] ,
          "attributes": {
            "ROUTING": "R13C31_F1;;1;R13C31_I1MUX0;R13C31_F1_DUMMY_I1MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3880758 ] ,
          "attributes": {
            "ROUTING": "R13C31_F0;;1;R13C31_I0MUX0;R13C31_F0_DUMMY_I0MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3880754 ] ,
          "attributes": {
            "ROUTING": "R13C31_F3;;1;R13C31_I1MUX2;R13C31_F3_DUMMY_I1MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3880753 ] ,
          "attributes": {
            "ROUTING": "R13C31_F2;;1;R13C31_I0MUX2;R13C31_F2_DUMMY_I0MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3880751 ] ,
          "attributes": {
            "ROUTING": "R13C31_OF0;;1;R13C31_I1MUX1;R13C31_OF0_DUMMY_I1MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3880750 ] ,
          "attributes": {
            "ROUTING": "R13C31_OF2;;1;R13C31_I0MUX1;R13C31_OF2_DUMMY_I0MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3880746 ] ,
          "attributes": {
            "ROUTING": "R13C31_F5;;1;R13C31_I1MUX4;R13C31_F5_DUMMY_I1MUX4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3880745 ] ,
          "attributes": {
            "ROUTING": "R13C31_F4;;1;R13C31_I0MUX4;R13C31_F4_DUMMY_I0MUX4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3880741 ] ,
          "attributes": {
            "ROUTING": "R13C31_F7;;1;R13C31_I1MUX6;R13C31_F7_DUMMY_I1MUX6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3880740 ] ,
          "attributes": {
            "ROUTING": "R13C31_F6;;1;R13C31_I0MUX6;R13C31_F6_DUMMY_I0MUX6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3880738 ] ,
          "attributes": {
            "ROUTING": "R13C31_OF4;;1;R13C31_I1MUX5;R13C31_OF4_DUMMY_I1MUX5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3880737 ] ,
          "attributes": {
            "ROUTING": "R13C31_OF6;;1;R13C31_I0MUX5;R13C31_OF6_DUMMY_I0MUX5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 3880735 ] ,
          "attributes": {
            "ROUTING": "R13C31_OF1;;1;R13C31_I1MUX3;R13C31_OF1_DUMMY_I1MUX3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 3880734 ] ,
          "attributes": {
            "ROUTING": "R13C31_OF5;;1;R13C31_I0MUX3;R13C31_OF5_DUMMY_I0MUX3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3880730 ] ,
          "attributes": {
            "ROUTING": "R13C32_F1;;1;R13C32_I1MUX0;R13C32_F1_DUMMY_I1MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3880729 ] ,
          "attributes": {
            "ROUTING": "R13C32_F0;;1;R13C32_I0MUX0;R13C32_F0_DUMMY_I0MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3880725 ] ,
          "attributes": {
            "ROUTING": "R13C32_F3;;1;R13C32_I1MUX2;R13C32_F3_DUMMY_I1MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3880724 ] ,
          "attributes": {
            "ROUTING": "R13C32_F2;;1;R13C32_I0MUX2;R13C32_F2_DUMMY_I0MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3880722 ] ,
          "attributes": {
            "ROUTING": "R13C32_OF0;;1;R13C32_I1MUX1;R13C32_OF0_DUMMY_I1MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3880721 ] ,
          "attributes": {
            "ROUTING": "R13C32_OF2;;1;R13C32_I0MUX1;R13C32_OF2_DUMMY_I0MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3880717 ] ,
          "attributes": {
            "ROUTING": "R13C32_F5;;1;R13C32_I1MUX4;R13C32_F5_DUMMY_I1MUX4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3880716 ] ,
          "attributes": {
            "ROUTING": "R13C32_F4;;1;R13C32_I0MUX4;R13C32_F4_DUMMY_I0MUX4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3880712 ] ,
          "attributes": {
            "ROUTING": "R13C32_F7;;1;R13C32_I1MUX6;R13C32_F7_DUMMY_I1MUX6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3880711 ] ,
          "attributes": {
            "ROUTING": "R13C32_F6;;1;R13C32_I0MUX6;R13C32_F6_DUMMY_I0MUX6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3880709 ] ,
          "attributes": {
            "ROUTING": "R13C32_OF4;;1;R13C32_I1MUX5;R13C32_OF4_DUMMY_I1MUX5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3880708 ] ,
          "attributes": {
            "ROUTING": "R13C32_OF6;;1;R13C32_I0MUX5;R13C32_OF6_DUMMY_I0MUX5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 3880706 ] ,
          "attributes": {
            "ROUTING": "R13C32_OF1;;1;R13C32_I1MUX3;R13C32_OF1_DUMMY_I1MUX3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 3880705 ] ,
          "attributes": {
            "ROUTING": "R13C32_OF5;;1;R13C32_I0MUX3;R13C32_OF5_DUMMY_I0MUX3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT8_O_I1": {
          "hide_name": 0,
          "bits": [ 3880703 ] ,
          "attributes": {
            "ROUTING": "R13C31_OF3;;1;R13C31_I1MUX7;R13C31_OF3_DUMMY_I1MUX7;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:169.13-169.15"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT8_O_I0": {
          "hide_name": 0,
          "bits": [ 3880702 ] ,
          "attributes": {
            "ROUTING": "R13C32_OF3;;1;R13C31_I0MUX7;R13C31_OF3_DUMMY_I0MUX7;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:169.9-169.11"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3880698 ] ,
          "attributes": {
            "ROUTING": "R16C29_F1;;1;R16C29_I1MUX0;R16C29_F1_DUMMY_I1MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3880697 ] ,
          "attributes": {
            "ROUTING": "R16C29_F0;;1;R16C29_I0MUX0;R16C29_F0_DUMMY_I0MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3880693 ] ,
          "attributes": {
            "ROUTING": "R16C29_F3;;1;R16C29_I1MUX2;R16C29_F3_DUMMY_I1MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3880692 ] ,
          "attributes": {
            "ROUTING": "R16C29_F2;;1;R16C29_I0MUX2;R16C29_F2_DUMMY_I0MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3880690 ] ,
          "attributes": {
            "ROUTING": "R16C29_OF0;;1;R16C29_I1MUX1;R16C29_OF0_DUMMY_I1MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3880689 ] ,
          "attributes": {
            "ROUTING": "R16C29_OF2;;1;R16C29_I0MUX1;R16C29_OF2_DUMMY_I0MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3880685 ] ,
          "attributes": {
            "ROUTING": "R16C29_F5;;1;R16C29_I1MUX4;R16C29_F5_DUMMY_I1MUX4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3880684 ] ,
          "attributes": {
            "ROUTING": "R16C29_F4;;1;R16C29_I0MUX4;R16C29_F4_DUMMY_I0MUX4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3880680 ] ,
          "attributes": {
            "ROUTING": "R16C29_F7;;1;R16C29_I1MUX6;R16C29_F7_DUMMY_I1MUX6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3880679 ] ,
          "attributes": {
            "ROUTING": "R16C29_F6;;1;R16C29_I0MUX6;R16C29_F6_DUMMY_I0MUX6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3880677 ] ,
          "attributes": {
            "ROUTING": "R16C29_OF4;;1;R16C29_I1MUX5;R16C29_OF4_DUMMY_I1MUX5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3880676 ] ,
          "attributes": {
            "ROUTING": "R16C29_OF6;;1;R16C29_I0MUX5;R16C29_OF6_DUMMY_I0MUX5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 3880674 ] ,
          "attributes": {
            "ROUTING": "R16C29_OF1;;1;R16C29_I1MUX3;R16C29_OF1_DUMMY_I1MUX3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 3880673 ] ,
          "attributes": {
            "ROUTING": "R16C29_OF5;;1;R16C29_I0MUX3;R16C29_OF5_DUMMY_I0MUX3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3880669 ] ,
          "attributes": {
            "ROUTING": "R16C30_F1;;1;R16C30_I1MUX0;R16C30_F1_DUMMY_I1MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3880668 ] ,
          "attributes": {
            "ROUTING": "R16C30_F0;;1;R16C30_I0MUX0;R16C30_F0_DUMMY_I0MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3880664 ] ,
          "attributes": {
            "ROUTING": "R16C30_F3;;1;R16C30_I1MUX2;R16C30_F3_DUMMY_I1MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3880663 ] ,
          "attributes": {
            "ROUTING": "R16C30_F2;;1;R16C30_I0MUX2;R16C30_F2_DUMMY_I0MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3880661 ] ,
          "attributes": {
            "ROUTING": "R16C30_OF0;;1;R16C30_I1MUX1;R16C30_OF0_DUMMY_I1MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3880660 ] ,
          "attributes": {
            "ROUTING": "R16C30_OF2;;1;R16C30_I0MUX1;R16C30_OF2_DUMMY_I0MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3880656 ] ,
          "attributes": {
            "ROUTING": "R16C30_F5;;1;R16C30_I1MUX4;R16C30_F5_DUMMY_I1MUX4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3880655 ] ,
          "attributes": {
            "ROUTING": "R16C30_F4;;1;R16C30_I0MUX4;R16C30_F4_DUMMY_I0MUX4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3880651 ] ,
          "attributes": {
            "ROUTING": "R16C30_F7;;1;R16C30_I1MUX6;R16C30_F7_DUMMY_I1MUX6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3880650 ] ,
          "attributes": {
            "ROUTING": "R16C30_F6;;1;R16C30_I0MUX6;R16C30_F6_DUMMY_I0MUX6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3880648 ] ,
          "attributes": {
            "ROUTING": "R16C30_OF4;;1;R16C30_I1MUX5;R16C30_OF4_DUMMY_I1MUX5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3880647 ] ,
          "attributes": {
            "ROUTING": "R16C30_OF6;;1;R16C30_I0MUX5;R16C30_OF6_DUMMY_I0MUX5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 3880645 ] ,
          "attributes": {
            "ROUTING": "R16C30_OF1;;1;R16C30_I1MUX3;R16C30_OF1_DUMMY_I1MUX3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 3880644 ] ,
          "attributes": {
            "ROUTING": "R16C30_OF5;;1;R16C30_I0MUX3;R16C30_OF5_DUMMY_I0MUX3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I1": {
          "hide_name": 0,
          "bits": [ 3880642 ] ,
          "attributes": {
            "ROUTING": "R16C29_OF3;;1;R16C29_I1MUX7;R16C29_OF3_DUMMY_I1MUX7;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:169.13-169.15"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I0": {
          "hide_name": 0,
          "bits": [ 3880641 ] ,
          "attributes": {
            "ROUTING": "R16C30_OF3;;1;R16C29_I0MUX7;R16C29_OF3_DUMMY_I0MUX7;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:169.9-169.11"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3880637 ] ,
          "attributes": {
            "ROUTING": "R15C30_F1;;1;R15C30_I1MUX0;R15C30_F1_DUMMY_I1MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3880636 ] ,
          "attributes": {
            "ROUTING": "R15C30_F0;;1;R15C30_I0MUX0;R15C30_F0_DUMMY_I0MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3880632 ] ,
          "attributes": {
            "ROUTING": "R15C30_F3;;1;R15C30_I1MUX2;R15C30_F3_DUMMY_I1MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3880631 ] ,
          "attributes": {
            "ROUTING": "R15C30_F2;;1;R15C30_I0MUX2;R15C30_F2_DUMMY_I0MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3880629 ] ,
          "attributes": {
            "ROUTING": "R15C30_OF0;;1;R15C30_I1MUX1;R15C30_OF0_DUMMY_I1MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3880628 ] ,
          "attributes": {
            "ROUTING": "R15C30_OF2;;1;R15C30_I0MUX1;R15C30_OF2_DUMMY_I0MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3880624 ] ,
          "attributes": {
            "ROUTING": "R15C30_F5;;1;R15C30_I1MUX4;R15C30_F5_DUMMY_I1MUX4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3880623 ] ,
          "attributes": {
            "ROUTING": "R15C30_F4;;1;R15C30_I0MUX4;R15C30_F4_DUMMY_I0MUX4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3880619 ] ,
          "attributes": {
            "ROUTING": "R15C30_F7;;1;R15C30_I1MUX6;R15C30_F7_DUMMY_I1MUX6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3880618 ] ,
          "attributes": {
            "ROUTING": "R15C30_F6;;1;R15C30_I0MUX6;R15C30_F6_DUMMY_I0MUX6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3880616 ] ,
          "attributes": {
            "ROUTING": "R15C30_OF4;;1;R15C30_I1MUX5;R15C30_OF4_DUMMY_I1MUX5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3880615 ] ,
          "attributes": {
            "ROUTING": "R15C30_OF6;;1;R15C30_I0MUX5;R15C30_OF6_DUMMY_I0MUX5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_SUM_2_COUT[1]": {
          "hide_name": 0,
          "bits": [ 3880610 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "2",
            "src": "../design/module_top.v:79.16-82.6|../design/module_bin_to_bcd.v:15.28-15.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_SUM_COUT[2]": {
          "hide_name": 0,
          "bits": [ 3880607 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "2",
            "src": "../design/module_top.v:79.16-82.6|../design/module_bin_to_bcd.v:15.28-15.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_SUM_2_COUT[2]": {
          "hide_name": 0,
          "bits": [ 3880606 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "2",
            "src": "../design/module_top.v:79.16-82.6|../design/module_bin_to_bcd.v:15.28-15.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_SUM[0]": {
          "hide_name": 0,
          "bits": [ 3880603 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2",
            "src": "../design/module_top.v:79.16-82.6|../design/module_bin_to_bcd.v:14.17-14.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_SUM[1]": {
          "hide_name": 0,
          "bits": [ 3880601 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2",
            "src": "../design/module_top.v:79.16-82.6|../design/module_bin_to_bcd.v:14.17-14.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_SUM_ALU_SUM_COUT[1]": {
          "hide_name": 0,
          "bits": [ 3880600 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:79.16-82.6|../design/module_bin_to_bcd.v:14.17-14.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_1_SUM[0]": {
          "hide_name": 0,
          "bits": [ 3880598 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2",
            "src": "../design/module_top.v:79.16-82.6|../design/module_bin_to_bcd.v:14.17-14.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_1_SUM[1]": {
          "hide_name": 0,
          "bits": [ 3880596 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2",
            "src": "../design/module_top.v:79.16-82.6|../design/module_bin_to_bcd.v:14.17-14.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_1_SUM_ALU_SUM_COUT[1]": {
          "hide_name": 0,
          "bits": [ 3880595 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:79.16-82.6|../design/module_bin_to_bcd.v:14.17-14.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_1_SUM[2]": {
          "hide_name": 0,
          "bits": [ 3880593 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2",
            "src": "../design/module_top.v:79.16-82.6|../design/module_bin_to_bcd.v:14.17-14.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_1_SUM_ALU_SUM_COUT[2]": {
          "hide_name": 0,
          "bits": [ 3880592 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:79.16-82.6|../design/module_bin_to_bcd.v:14.17-14.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_SUM[2]": {
          "hide_name": 0,
          "bits": [ 3880590 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2",
            "src": "../design/module_top.v:79.16-82.6|../design/module_bin_to_bcd.v:14.17-14.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_SUM_ALU_SUM_COUT[2]": {
          "hide_name": 0,
          "bits": [ 3880589 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:79.16-82.6|../design/module_bin_to_bcd.v:14.17-14.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_S0_ALU_SUM_COUT_ALU_COUT_1_SUM[5]": {
          "hide_name": 0,
          "bits": [ 3880587 ] ,
          "attributes": {
            "ROUTING": "R16C29_SEL1;R16C29_X03_SEL1;1;R14C29_S22;R14C29_F2_S220;1;R16C29_X03;R16C29_S222_X03;1;R16C29_SEL5;R16C29_X03_SEL5;1;R16C30_X04;R16C30_S232_X04;1;R16C30_SEL1;R16C30_X04_SEL1;1;R14C29_F2;;1;R16C30_SEL5;R16C30_X04_SEL5;1;R14C29_E13;R14C29_F2_E130;1;R14C30_S23;R14C30_E131_S230;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_S0_ALU_SUM_COUT_ALU_COUT_I1[0]": {
          "hide_name": 0,
          "bits": [ 3880586 ] ,
          "attributes": {
            "ROUTING": "R14C29_S13;R14C29_F6_S130;1;R14C29_B2;R14C29_S130_B2;1;R14C29_F6;;1;R14C29_N26;R14C29_F6_N260;1;R13C29_X05;R13C29_N261_X05;1;R13C29_B1;R13C29_X05_B1;1",
            "src": "../design/module_top.v:79.16-82.6|../design/module_bin_to_bcd.v:14.17-14.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:32.24-32.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_S0_ALU_SUM_COUT_ALU_COUT_SUM[5]": {
          "hide_name": 0,
          "bits": [ 3880584 ] ,
          "attributes": {
            "ROUTING": "R15C30_SEL1;R15C30_S261_SEL1;1;R14C29_F3;;1;R14C29_EW20;R14C29_F3_EW20;1;R14C30_S26;R14C30_E121_S260;1;R15C30_SEL5;R15C30_S261_SEL5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_S0_ALU_SUM_COUT_ALU_COUT_I1[1]": {
          "hide_name": 0,
          "bits": [ 3880583 ] ,
          "attributes": {
            "ROUTING": "R14C28_E13;R14C28_F2_E130;1;R14C29_B3;R14C29_E131_B3;1;R14C28_F2;;1;R14C28_EW10;R14C28_F2_EW10;1;R14C29_N21;R14C29_E111_N210;1;R13C29_B2;R13C29_N211_B2;1",
            "src": "../design/module_top.v:79.16-82.6|../design/module_bin_to_bcd.v:14.17-14.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:32.24-32.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_LUT4_F_I1_LUT4_I0_F_ALU_I1_COUT_ALU_COUT_SUM_ALU_SUM_COUT[1]": {
          "hide_name": 0,
          "bits": [ 3880582 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "3",
            "src": "../design/module_top.v:79.16-82.6|../design/module_bin_to_bcd.v:15.28-15.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_LUT4_F_I1_LUT4_I0_F_ALU_I1_COUT_ALU_COUT_SUM_ALU_SUM_COUT[0]": {
          "hide_name": 0,
          "bits": [ 3880579 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "3",
            "src": "../design/module_top.v:79.16-82.6|../design/module_bin_to_bcd.v:15.28-15.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3880574 ] ,
          "attributes": {
            "ROUTING": "R15C29_F1;;1;R15C29_I1MUX0;R15C29_F1_DUMMY_I1MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3880573 ] ,
          "attributes": {
            "ROUTING": "R15C29_F0;;1;R15C29_I0MUX0;R15C29_F0_DUMMY_I0MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3880569 ] ,
          "attributes": {
            "ROUTING": "R15C29_F3;;1;R15C29_I1MUX2;R15C29_F3_DUMMY_I1MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3880568 ] ,
          "attributes": {
            "ROUTING": "R15C29_F2;;1;R15C29_I0MUX2;R15C29_F2_DUMMY_I0MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3880566 ] ,
          "attributes": {
            "ROUTING": "R15C29_OF0;;1;R15C29_I1MUX1;R15C29_OF0_DUMMY_I1MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3880565 ] ,
          "attributes": {
            "ROUTING": "R15C29_OF2;;1;R15C29_I0MUX1;R15C29_OF2_DUMMY_I0MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3880561 ] ,
          "attributes": {
            "ROUTING": "R15C29_F5;;1;R15C29_I1MUX4;R15C29_F5_DUMMY_I1MUX4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3880560 ] ,
          "attributes": {
            "ROUTING": "R15C29_F4;;1;R15C29_I0MUX4;R15C29_F4_DUMMY_I0MUX4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3880556 ] ,
          "attributes": {
            "ROUTING": "R15C29_F7;;1;R15C29_I1MUX6;R15C29_F7_DUMMY_I1MUX6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3880555 ] ,
          "attributes": {
            "ROUTING": "R15C29_F6;;1;R15C29_I0MUX6;R15C29_F6_DUMMY_I0MUX6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3880553 ] ,
          "attributes": {
            "ROUTING": "R15C29_OF4;;1;R15C29_I1MUX5;R15C29_OF4_DUMMY_I1MUX5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3880552 ] ,
          "attributes": {
            "ROUTING": "R15C29_OF6;;1;R15C29_I0MUX5;R15C29_OF6_DUMMY_I0MUX5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_S0[6]": {
          "hide_name": 0,
          "bits": [ 3880550 ] ,
          "attributes": {
            "ROUTING": "R14C29_F1;;1;R14C29_S21;R14C29_F1_S210;1;R15C29_X02;R15C29_S211_X02;1;R15C29_SEL3;R15C29_X02_SEL3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_I1": {
          "hide_name": 0,
          "bits": [ 3880549 ] ,
          "attributes": {
            "ROUTING": "R15C29_OF1;;1;R15C29_I1MUX3;R15C29_OF1_DUMMY_I1MUX3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_I0": {
          "hide_name": 0,
          "bits": [ 3880548 ] ,
          "attributes": {
            "ROUTING": "R15C29_OF5;;1;R15C29_I0MUX3;R15C29_OF5_DUMMY_I0MUX3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 3880546 ] ,
          "attributes": {
            "ROUTING": "R15C30_OF1;;1;R15C30_I1MUX3;R15C30_OF1_DUMMY_I1MUX3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 3880545 ] ,
          "attributes": {
            "ROUTING": "R15C30_OF5;;1;R15C30_I0MUX3;R15C30_OF5_DUMMY_I0MUX3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_ALU_COUT_SUM[0]": {
          "hide_name": 0,
          "bits": [ 3880543 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2",
            "src": "../design/module_top.v:79.16-82.6|../design/module_bin_to_bcd.v:14.17-14.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_ALU_COUT_SUM[1]": {
          "hide_name": 0,
          "bits": [ 3880541 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2",
            "src": "../design/module_top.v:79.16-82.6|../design/module_bin_to_bcd.v:14.17-14.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_ALU_COUT_SUM_ALU_SUM_COUT[1]": {
          "hide_name": 0,
          "bits": [ 3880540 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:79.16-82.6|../design/module_bin_to_bcd.v:14.17-14.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_ALU_COUT_SUM[2]": {
          "hide_name": 0,
          "bits": [ 3880538 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2",
            "src": "../design/module_top.v:79.16-82.6|../design/module_bin_to_bcd.v:14.17-14.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_ALU_COUT_SUM_ALU_SUM_COUT[2]": {
          "hide_name": 0,
          "bits": [ 3880537 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:79.16-82.6|../design/module_bin_to_bcd.v:14.17-14.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM[5]": {
          "hide_name": 0,
          "bits": [ 3880534 ] ,
          "attributes": {
            "ROUTING": "R16C28_F4;;1;R16C28_S24;R16C28_F4_S240;1;R17C28_X03;R17C28_S241_X03;1;R17C28_SEL1;R17C28_X03_SEL1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_COUT[3]": {
          "hide_name": 0,
          "bits": [ 3880533 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "3",
            "src": "../design/module_top.v:79.16-82.6|../design/module_bin_to_bcd.v:15.28-15.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT[3]": {
          "hide_name": 0,
          "bits": [ 3880531 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "3",
            "src": "../design/module_top.v:79.16-82.6|../design/module_bin_to_bcd.v:15.28-15.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT[2]": {
          "hide_name": 0,
          "bits": [ 3880529 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "3",
            "src": "../design/module_top.v:79.16-82.6|../design/module_bin_to_bcd.v:15.28-15.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3880524 ] ,
          "attributes": {
            "ROUTING": "R15C28_F1;;1;R15C28_I1MUX0;R15C28_F1_DUMMY_I1MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3880523 ] ,
          "attributes": {
            "ROUTING": "R15C28_F0;;1;R15C28_I0MUX0;R15C28_F0_DUMMY_I0MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3880519 ] ,
          "attributes": {
            "ROUTING": "R15C28_F3;;1;R15C28_I1MUX2;R15C28_F3_DUMMY_I1MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3880518 ] ,
          "attributes": {
            "ROUTING": "R15C28_F2;;1;R15C28_I0MUX2;R15C28_F2_DUMMY_I0MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_2_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3880514 ] ,
          "attributes": {
            "ROUTING": "R17C29_F1;;1;R17C29_I1MUX0;R17C29_F1_DUMMY_I1MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_2_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3880513 ] ,
          "attributes": {
            "ROUTING": "R17C29_F0;;1;R17C29_I0MUX0;R17C29_F0_DUMMY_I0MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_2_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3880509 ] ,
          "attributes": {
            "ROUTING": "R17C29_F3;;1;R17C29_I1MUX2;R17C29_F3_DUMMY_I1MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_2_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3880508 ] ,
          "attributes": {
            "ROUTING": "R17C29_F2;;1;R17C29_I0MUX2;R17C29_F2_DUMMY_I0MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM[5]": {
          "hide_name": 0,
          "bits": [ 3880506 ] ,
          "attributes": {
            "ROUTING": "R16C28_F2;;1;R16C28_S10;R16C28_F2_S100;1;R17C28_E24;R17C28_S101_E240;1;R17C29_X03;R17C29_E241_X03;1;R17C29_SEL1;R17C29_X03_SEL1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_2_I1": {
          "hide_name": 0,
          "bits": [ 3880505 ] ,
          "attributes": {
            "ROUTING": "R17C29_OF0;;1;R17C29_I1MUX1;R17C29_OF0_DUMMY_I1MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_2_I0": {
          "hide_name": 0,
          "bits": [ 3880504 ] ,
          "attributes": {
            "ROUTING": "R17C29_OF2;;1;R17C29_I0MUX1;R17C29_OF2_DUMMY_I0MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT[1]": {
          "hide_name": 0,
          "bits": [ 3880502 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "3",
            "src": "../design/module_top.v:79.16-82.6|../design/module_bin_to_bcd.v:15.28-15.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_1_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3880497 ] ,
          "attributes": {
            "ROUTING": "R15C27_F1;;1;R15C27_I1MUX0;R15C27_F1_DUMMY_I1MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_1_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3880496 ] ,
          "attributes": {
            "ROUTING": "R15C27_F0;;1;R15C27_I0MUX0;R15C27_F0_DUMMY_I0MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_1_S0[2]": {
          "hide_name": 0,
          "bits": [ 3880492 ] ,
          "attributes": {
            "ROUTING": "R15C27_X02;R15C27_W232_X02;1;R15C27_C3;R15C27_X02_C3;1;R17C29_D3;R17C29_S201_D3;1;R15C29_S10;R15C29_OF3_S100;1;R16C29_S20;R16C29_S101_S200;1;R17C29_X01;R17C29_S201_X01;1;R17C29_A1;R17C29_X01_A1;1;R16C28_B2;R16C28_S231_B2;1;R15C27_S23;R15C27_W232_S230;1;R16C27_B1;R16C27_S231_B1;1;R15C28_S23;R15C28_W231_S230;1;R17C28_B3;R17C28_S232_B3;1;R15C29_OF3;;1;R15C29_W23;R15C29_OF3_W230;1;R15C28_X02;R15C28_W231_X02;1;R15C28_A1;R15C28_X02_A1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_1_S0[1]": {
          "hide_name": 0,
          "bits": [ 3880488 ] ,
          "attributes": {
            "ROUTING": "R16C29_W23;R16C29_S231_W230;1;R16C28_B4;R16C28_W231_B4;1;R15C28_W26;R15C28_W232_W260;1;R15C27_S26;R15C27_W261_S260;1;R16C27_X03;R16C27_S261_X03;1;R16C27_B3;R16C27_X03_B3;1;R17C28_X02;R17C28_W231_X02;1;R17C28_A1;R17C28_X02_A1;1;R17C29_W23;R17C29_S232_W230;1;R17C28_X06;R17C28_W231_X06;1;R17C28_D3;R17C28_X06_D3;1;R15C28_B1;R15C28_W232_B1;1;R15C29_S23;R15C29_W231_S230;1;R17C29_B3;R17C29_S232_B3;1;R15C30_OF3;;1;R15C30_W23;R15C30_OF3_W230;1;R15C28_W23;R15C28_W232_W230;1;R15C27_B3;R15C27_W231_B3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_1_S0[0]": {
          "hide_name": 0,
          "bits": [ 3880484 ] ,
          "attributes": {
            "ROUTING": "R16C29_W27;R16C29_OF7_W270;1;R16C28_X04;R16C28_W271_X04;1;R16C28_B3;R16C28_X04_B3;1;R15C28_X06;R15C28_N271_X06;1;R15C28_D1;R15C28_X06_D1;1;R16C28_W23;R16C28_W131_W230;1;R16C27_B2;R16C27_W231_B2;1;R15C28_W27;R15C28_N271_W270;1;R15C27_A3;R15C27_W271_A3;1;R16C29_S27;R16C29_OF7_S270;1;R17C29_A3;R17C29_S271_A3;1;R16C28_S27;R16C28_W131_S270;1;R17C28_A3;R17C28_S271_A3;1;R16C29_OF7;;1;R16C29_W13;R16C29_OF7_W130;1;R16C28_N27;R16C28_W131_N270;1;R15C28_A3;R15C28_N271_A3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_1_S0[4]": {
          "hide_name": 0,
          "bits": [ 3880478 ] ,
          "attributes": {
            "ROUTING": "R17C28_SEL0;R17C28_E261_SEL0;1;R15C28_SEL2;R15C28_E261_SEL2;1;R17C29_SEL2;R17C29_E262_SEL2;1;R17C29_SEL0;R17C29_E262_SEL0;1;R15C27_SEL0;R15C27_X05_SEL0;1;R16C27_N24;R16C27_F4_N240;1;R15C27_X05;R15C27_N241_X05;1;R15C27_SEL2;R15C27_X05_SEL2;1;R15C27_E26;R15C27_N121_E260;1;R15C28_SEL0;R15C28_E261_SEL0;1;R16C27_F4;;1;R16C27_SN20;R16C27_F4_SN20;1;R17C27_E26;R17C27_S121_E260;1;R17C28_SEL2;R17C28_E261_SEL2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_1_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3880476 ] ,
          "attributes": {
            "ROUTING": "R15C27_F3;;1;R15C27_I1MUX2;R15C27_F3_DUMMY_I1MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_1_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3880475 ] ,
          "attributes": {
            "ROUTING": "R15C27_F2;;1;R15C27_I0MUX2;R15C27_F2_DUMMY_I0MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_1_S0[5]": {
          "hide_name": 0,
          "bits": [ 3880473 ] ,
          "attributes": {
            "ROUTING": "R16C28_F1;;1;R16C28_EW20;R16C28_F1_EW20;1;R16C27_N26;R16C27_W121_N260;1;R15C27_SEL1;R15C27_N261_SEL1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_1_I1": {
          "hide_name": 0,
          "bits": [ 3880472 ] ,
          "attributes": {
            "ROUTING": "R15C27_OF0;;1;R15C27_I1MUX1;R15C27_OF0_DUMMY_I1MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_1_I0": {
          "hide_name": 0,
          "bits": [ 3880471 ] ,
          "attributes": {
            "ROUTING": "R15C27_OF2;;1;R15C27_I0MUX1;R15C27_OF2_DUMMY_I0MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0[5]": {
          "hide_name": 0,
          "bits": [ 3880469 ] ,
          "attributes": {
            "ROUTING": "R16C28_F3;;1;R16C28_E13;R16C28_F3_E130;1;R16C28_N26;R16C28_E130_N260;1;R15C28_SEL1;R15C28_N261_SEL1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3880468 ] ,
          "attributes": {
            "ROUTING": "R15C28_OF0;;1;R15C28_I1MUX1;R15C28_OF0_DUMMY_I1MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3880467 ] ,
          "attributes": {
            "ROUTING": "R15C28_OF2;;1;R15C28_I0MUX1;R15C28_OF2_DUMMY_I0MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_SUM[0]": {
          "hide_name": 0,
          "bits": [ 3880465 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2",
            "src": "../design/module_top.v:79.16-82.6|../design/module_bin_to_bcd.v:14.17-14.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_SUM[1]": {
          "hide_name": 0,
          "bits": [ 3880463 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2",
            "src": "../design/module_top.v:79.16-82.6|../design/module_bin_to_bcd.v:14.17-14.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_SUM_ALU_SUM_COUT[1]": {
          "hide_name": 0,
          "bits": [ 3880462 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:79.16-82.6|../design/module_bin_to_bcd.v:14.17-14.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_SUM[2]": {
          "hide_name": 0,
          "bits": [ 3880460 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2",
            "src": "../design/module_top.v:79.16-82.6|../design/module_bin_to_bcd.v:14.17-14.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_SUM_ALU_SUM_COUT[2]": {
          "hide_name": 0,
          "bits": [ 3880459 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:79.16-82.6|../design/module_bin_to_bcd.v:14.17-14.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM[5]": {
          "hide_name": 0,
          "bits": [ 3880457 ] ,
          "attributes": {
            "ROUTING": "R12C31_S13;R12C31_F2_S130;1;R13C31_W23;R13C31_S131_W230;1;R13C31_C0;R13C31_W230_C0;1;R13C31_B2;R13C31_S111_B2;1;R13C31_D1;R13C31_S221_D1;1;R12C31_SN10;R12C31_F2_SN10;1;R13C31_B3;R13C31_S111_B3;1;R12C31_F2;;1;R12C31_S22;R12C31_F2_S220;1;R14C31_X01;R14C31_S222_X01;1;R14C31_SEL1;R14C31_X01_SEL1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_LUT4_F_I1_LUT4_I0_F_ALU_I1_SUM_ALU_SUM_COUT[1]": {
          "hide_name": 0,
          "bits": [ 3880454 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "3",
            "src": "../design/module_top.v:79.16-82.6|../design/module_bin_to_bcd.v:15.28-15.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_LUT4_F_I1_LUT4_I0_F_ALU_I1_SUM_ALU_SUM_COUT[0]": {
          "hide_name": 0,
          "bits": [ 3880451 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "3",
            "src": "../design/module_top.v:79.16-82.6|../design/module_bin_to_bcd.v:15.28-15.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3880446 ] ,
          "attributes": {
            "ROUTING": "R13C30_F1;;1;R13C30_I1MUX0;R13C30_F1_DUMMY_I1MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3880445 ] ,
          "attributes": {
            "ROUTING": "R13C30_F0;;1;R13C30_I0MUX0;R13C30_F0_DUMMY_I0MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3880441 ] ,
          "attributes": {
            "ROUTING": "R13C30_F3;;1;R13C30_I1MUX2;R13C30_F3_DUMMY_I1MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3880440 ] ,
          "attributes": {
            "ROUTING": "R13C30_F2;;1;R13C30_I0MUX2;R13C30_F2_DUMMY_I0MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0[5]": {
          "hide_name": 0,
          "bits": [ 3880438 ] ,
          "attributes": {
            "ROUTING": "R12C31_EW20;R12C31_F1_EW20;1;R12C30_S26;R12C30_W121_S260;1;R13C30_SEL1;R13C30_S261_SEL1;1;R12C31_F1;;1;R12C31_N13;R12C31_F1_N130;1;R12C31_S24;R12C31_N130_S240;1;R13C31_SEL7;R13C31_S241_SEL7;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3880436 ] ,
          "attributes": {
            "ROUTING": "R13C30_OF0;;1;R13C30_I1MUX1;R13C30_OF0_DUMMY_I1MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3880435 ] ,
          "attributes": {
            "ROUTING": "R13C30_OF2;;1;R13C30_I0MUX1;R13C30_OF2_DUMMY_I0MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_SUM[0]": {
          "hide_name": 0,
          "bits": [ 3880433 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2",
            "src": "../design/module_top.v:79.16-82.6|../design/module_bin_to_bcd.v:14.17-14.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_SUM[1]": {
          "hide_name": 0,
          "bits": [ 3880431 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2",
            "src": "../design/module_top.v:79.16-82.6|../design/module_bin_to_bcd.v:14.17-14.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_SUM_ALU_SUM_COUT[1]": {
          "hide_name": 0,
          "bits": [ 3880430 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:79.16-82.6|../design/module_bin_to_bcd.v:14.17-14.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_LUT4_F_I1_LUT4_I0_F_ALU_I1_SUM_ALU_SUM_COUT[3]": {
          "hide_name": 0,
          "bits": [ 3880428 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "3",
            "src": "../design/module_top.v:79.16-82.6|../design/module_bin_to_bcd.v:15.28-15.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_LUT4_F_I1_LUT4_I0_F_ALU_I1_SUM_ALU_SUM_COUT[2]": {
          "hide_name": 0,
          "bits": [ 3880427 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "3",
            "src": "../design/module_top.v:79.16-82.6|../design/module_bin_to_bcd.v:15.28-15.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_LUT4_F_I1_LUT4_I0_F_ALU_I1_SUM_ALU_COUT_SUM[0]": {
          "hide_name": 0,
          "bits": [ 3880424 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2",
            "src": "../design/module_top.v:79.16-82.6|../design/module_bin_to_bcd.v:16.17-16.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_LUT4_F_I1_LUT4_I0_F_ALU_I1_SUM_ALU_COUT_SUM[1]": {
          "hide_name": 0,
          "bits": [ 3880422 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2",
            "src": "../design/module_top.v:79.16-82.6|../design/module_bin_to_bcd.v:16.17-16.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_LUT4_F_I1_LUT4_I0_F_ALU_I1_SUM_ALU_COUT_SUM_ALU_SUM_COUT[1]": {
          "hide_name": 0,
          "bits": [ 3880421 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:79.16-82.6|../design/module_bin_to_bcd.v:16.17-16.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_LUT4_F_I1_LUT4_I0_F_ALU_I1_SUM_ALU_COUT_SUM[2]": {
          "hide_name": 0,
          "bits": [ 3880419 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2",
            "src": "../design/module_top.v:79.16-82.6|../design/module_bin_to_bcd.v:16.17-16.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_LUT4_F_I1_LUT4_I0_F_ALU_I1_SUM_ALU_COUT_SUM_ALU_SUM_COUT[2]": {
          "hide_name": 0,
          "bits": [ 3880418 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:79.16-82.6|../design/module_bin_to_bcd.v:16.17-16.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_S0[1]": {
          "hide_name": 0,
          "bits": [ 3880415 ] ,
          "attributes": {
            "ROUTING": "R14C29_A6;R14C29_W131_A6;1;R14C30_N10;R14C30_F1_N100;1;R14C30_C5;R14C30_N100_C5;1;R14C30_S21;R14C30_F1_S210;1;R15C30_X02;R15C30_S211_X02;1;R15C30_A1;R15C30_X02_A1;1;R16C29_D3;R16C29_X08_D3;1;R15C29_B5;R15C29_S271_B5;1;R16C29_A0;R16C29_S272_A0;1;R16C29_X08;R16C29_S272_X08;1;R16C29_D2;R16C29_X08_D2;1;R14C30_F1;;1;R14C30_W13;R14C30_F1_W130;1;R14C29_S27;R14C29_W131_S270;1;R16C29_A1;R16C29_S272_A1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_S0[0]": {
          "hide_name": 0,
          "bits": [ 3880412 ] ,
          "attributes": {
            "ROUTING": "R15C29_X05;R15C29_S241_X05;1;R15C29_A5;R15C29_X05_A5;1;R16C29_A2;R16C29_X07_A2;1;R14C30_X05;R14C30_F2_X05;1;R14C30_A5;R14C30_X05_A5;1;R14C29_W24;R14C29_W101_W240;1;R14C28_X03;R14C28_W241_X03;1;R14C28_B2;R14C28_X03_B2;1;R14C30_S13;R14C30_F2_S130;1;R15C30_A3;R15C30_S131_A3;1;R14C30_SN20;R14C30_F2_SN20;1;R15C30_D1;R15C30_S121_D1;1;R14C30_F2;;1;R14C30_W10;R14C30_F2_W100;1;R14C29_S24;R14C29_W101_S240;1;R16C29_X07;R16C29_S242_X07;1;R16C29_A3;R16C29_X07_A3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_LUT4_F_I1_LUT4_I0_F_ALU_I1_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3880408 ] ,
          "attributes": {
            "ROUTING": "R14C30_F5;;1;R14C30_I1MUX4;R14C30_F5_DUMMY_I1MUX4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_LUT4_F_I1_LUT4_I0_F_ALU_I1_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3880407 ] ,
          "attributes": {
            "ROUTING": "R14C30_F4;;1;R14C30_I0MUX4;R14C30_F4_DUMMY_I0MUX4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_LUT4_F_I1_LUT4_I0_F_ALU_I1_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3880403 ] ,
          "attributes": {
            "ROUTING": "R14C30_F7;;1;R14C30_I1MUX6;R14C30_F7_DUMMY_I1MUX6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_LUT4_F_I1_LUT4_I0_F_ALU_I1_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3880402 ] ,
          "attributes": {
            "ROUTING": "R14C30_F6;;1;R14C30_I0MUX6;R14C30_F6_DUMMY_I0MUX6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_S0[5]": {
          "hide_name": 0,
          "bits": [ 3880399 ] ,
          "attributes": {
            "ROUTING": "R15C29_SEL1;R15C29_S261_SEL1;1;R14C29_S26;R14C29_S121_S260;1;R16C29_X01;R16C29_S262_X01;1;R16C29_SEL3;R16C29_X01_SEL3;1;R15C30_SEL6;R15C30_X06_SEL6;1;R13C29_SN20;R13C29_F4_SN20;1;R14C29_E22;R14C29_S121_E220;1;R14C30_X01;R14C30_E221_X01;1;R14C30_SEL5;R14C30_X01_SEL5;1;R15C30_SEL2;R15C30_X06_SEL2;1;R15C30_S20;R15C30_S252_S200;1;R16C30_X01;R16C30_S201_X01;1;R16C30_SEL3;R16C30_X01_SEL3;1;R13C29_S24;R13C29_F4_S240;1;R15C29_X03;R15C29_S242_X03;1;R15C29_SEL5;R15C29_X03_SEL5;1;R15C30_SEL0;R15C30_X06_SEL0;1;R13C29_F4;;1;R13C29_EW10;R13C29_F4_EW10;1;R13C30_S25;R13C30_E111_S250;1;R15C30_X06;R15C30_S252_X06;1;R15C30_SEL4;R15C30_X06_SEL4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_LUT4_F_I1_LUT4_I0_F_ALU_I1_COUT_ALU_COUT_SUM[3]": {
          "hide_name": 0,
          "bits": [ 3880397 ] ,
          "attributes": {
            "ROUTING": "R13C30_C4;R13C30_X06_C4;1;R14C30_OF5;;1;R14C30_N25;R14C30_OF5_N250;1;R13C30_X06;R13C30_N251_X06;1;R13C30_C7;R13C30_X06_C7;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_LUT4_F_I1_LUT4_I0_F_ALU_I1_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3880396 ] ,
          "attributes": {
            "ROUTING": "R14C30_OF4;;1;R14C30_I1MUX5;R14C30_OF4_DUMMY_I1MUX5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_LUT4_F_I1_LUT4_I0_F_ALU_I1_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3880395 ] ,
          "attributes": {
            "ROUTING": "R14C30_OF6;;1;R14C30_I0MUX5;R14C30_OF6_DUMMY_I0MUX5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_S0[3]": {
          "hide_name": 0,
          "bits": [ 3880392 ] ,
          "attributes": {
            "ROUTING": "R16C29_C3;R16C29_X02_C3;1;R15C30_W20;R15C30_S101_W200;1;R15C29_D5;R15C29_W201_D5;1;R14C30_S10;R14C30_F3_S100;1;R15C30_C1;R15C30_S101_C1;1;R14C30_X02;R14C30_F3_X02;1;R14C30_D5;R14C30_X02_D5;1;R14C29_S25;R14C29_W111_S250;1;R16C29_X02;R16C29_S252_X02;1;R16C29_C2;R16C29_X02_C2;1;R14C30_F3;;1;R14C30_EW10;R14C30_F3_EW10;1;R14C29_B7;R14C29_W111_B7;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_S0[2]": {
          "hide_name": 0,
          "bits": [ 3880389 ] ,
          "attributes": {
            "ROUTING": "R15C30_W25;R15C30_N251_W250;1;R15C29_X08;R15C29_W251_X08;1;R15C29_C5;R15C29_X08_C5;1;R17C30_N10;R17C30_F4_N100;1;R16C30_W24;R16C30_N101_W240;1;R16C29_SEL7;R16C29_W241_SEL7;1;R17C30_N24;R17C30_F4_N240;1;R15C30_SEL3;R15C30_N242_SEL3;1;R14C29_X08;R14C29_W251_X08;1;R14C29_C6;R14C29_X08_C6;1;R14C28_A2;R14C28_W252_A2;1;R14C30_W25;R14C30_N252_W250;1;R14C29_A7;R14C29_W251_A7;1;R17C30_F4;;1;R17C30_SN10;R17C30_F4_SN10;1;R16C30_N25;R16C30_N111_N250;1;R14C30_B5;R14C30_N252_B5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_LUT4_F_I1_LUT4_I0_F_ALU_I1_COUT_ALU_COUT_SUM[0]": {
          "hide_name": 0,
          "bits": [ 3880386 ] ,
          "attributes": {
            "ROUTING": "R13C30_A7;R13C30_E271_A7;1;R14C29_F4;;1;R14C29_N13;R14C29_F4_N130;1;R13C29_E27;R13C29_N131_E270;1;R13C30_A4;R13C30_E271_A4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_LUT4_F_I1_LUT4_I0_F_ALU_I1_COUT_ALU_COUT_SUM[1]": {
          "hide_name": 0,
          "bits": [ 3880385 ] ,
          "attributes": {
            "ROUTING": "R14C29_W10;R14C29_F7_W100;1;R14C29_B4;R14C29_W100_B4;1;R13C30_B7;R13C30_E211_B7;1;R14C29_N10;R14C29_F7_N100;1;R13C29_W24;R13C29_N101_W240;1;R13C29_B3;R13C29_W240_B3;1;R14C29_F7;;1;R14C29_SN10;R14C29_F7_SN10;1;R13C29_E21;R13C29_N111_E210;1;R13C30_B4;R13C30_E211_B4;1",
            "src": "../design/module_top.v:79.16-82.6|../design/module_bin_to_bcd.v:14.17-14.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:32.24-32.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_LUT4_F_I1_LUT4_I0_F_ALU_I1_COUT_ALU_COUT_SUM_ALU_SUM_COUT[3]": {
          "hide_name": 0,
          "bits": [ 3880383 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "3",
            "src": "../design/module_top.v:79.16-82.6|../design/module_bin_to_bcd.v:15.28-15.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_LUT4_F_I1_LUT4_I0_F_ALU_I1_COUT_ALU_COUT_SUM_ALU_SUM_COUT[2]": {
          "hide_name": 0,
          "bits": [ 3880382 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "3",
            "src": "../design/module_top.v:79.16-82.6|../design/module_bin_to_bcd.v:15.28-15.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_LUT4_F_I1_LUT4_I0_F_ALU_I1_COUT_ALU_COUT_1_SUM_ALU_SUM_COUT[3]": {
          "hide_name": 0,
          "bits": [ 3880379 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "3",
            "src": "../design/module_top.v:79.16-82.6|../design/module_bin_to_bcd.v:17.28-17.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_LUT4_F_I1_LUT4_I0_F_ALU_I1_COUT_ALU_COUT_1_SUM[2]": {
          "hide_name": 0,
          "bits": [ 3880376 ] ,
          "attributes": {
            "ROUTING": "R12C32_F3;;1;R12C32_S13;R12C32_F3_S130;1;R13C32_W27;R13C32_S131_W270;1;R13C30_A6;R13C30_W272_A6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_LUT4_F_I1_LUT4_I0_F[2]": {
          "hide_name": 0,
          "bits": [ 3880374 ] ,
          "attributes": {
            "ROUTING": "R13C30_N13;R13C30_F4_N130;1;R12C30_B2;R12C30_N131_B2;1;R13C30_F4;;1;R13C30_SN10;R13C30_F4_SN10;1;R12C30_E21;R12C30_N111_E210;1;R12C32_B3;R12C32_E212_B3;1",
            "src": "../design/module_top.v:79.16-82.6|../design/module_bin_to_bcd.v:16.17-16.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:32.24-32.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_LUT4_F_I1_LUT4_I0_F_ALU_I1_COUT[3]": {
          "hide_name": 0,
          "bits": [ 3880372 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "3",
            "src": "../design/module_top.v:79.16-82.6|../design/module_bin_to_bcd.v:17.28-17.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_LUT4_F_I1_LUT4_I0_F_ALU_I1_COUT[2]": {
          "hide_name": 0,
          "bits": [ 3880370 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "3",
            "src": "../design/module_top.v:79.16-82.6|../design/module_bin_to_bcd.v:17.28-17.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_LUT4_F_I1_LUT4_I0_F_ALU_I1_COUT[1]": {
          "hide_name": 0,
          "bits": [ 3880367 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "3",
            "src": "../design/module_top.v:79.16-82.6|../design/module_bin_to_bcd.v:17.28-17.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_LUT4_F_I1_LUT4_I0_F[0]": {
          "hide_name": 0,
          "bits": [ 3880364 ] ,
          "attributes": {
            "ROUTING": "R12C31_F7;;1;R12C31_E13;R12C31_F7_E130;1;R12C32_B1;R12C32_E131_B1;1",
            "src": "../design/module_top.v:79.16-82.6|../design/module_bin_to_bcd.v:17.28-17.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:32.24-32.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_LUT4_F_I1[0]": {
          "hide_name": 0,
          "bits": [ 3880361 ] ,
          "attributes": {
            "ROUTING": "R14C31_X08;R14C31_F7_X08;1;R14C31_B6;R14C31_X08_B6;1;R14C31_F7;;1;R14C31_N27;R14C31_F7_N270;1;R12C31_X06;R12C31_N272_X06;1;R12C31_A7;R12C31_X06_A7;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_ALU_I1_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3880357 ] ,
          "attributes": {
            "ROUTING": "R11C31_F1;;1;R11C31_I1MUX0;R11C31_F1_DUMMY_I1MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_ALU_I1_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3880356 ] ,
          "attributes": {
            "ROUTING": "R11C31_F0;;1;R11C31_I0MUX0;R11C31_F0_DUMMY_I0MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_ALU_I1_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3880352 ] ,
          "attributes": {
            "ROUTING": "R11C31_F3;;1;R11C31_I1MUX2;R11C31_F3_DUMMY_I1MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_ALU_I1_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3880351 ] ,
          "attributes": {
            "ROUTING": "R11C31_F2;;1;R11C31_I0MUX2;R11C31_F2_DUMMY_I0MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_ALU_I1_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3880349 ] ,
          "attributes": {
            "ROUTING": "R11C31_OF0;;1;R11C31_I1MUX1;R11C31_OF0_DUMMY_I1MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_ALU_I1_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3880348 ] ,
          "attributes": {
            "ROUTING": "R11C31_OF2;;1;R11C31_I0MUX1;R11C31_OF2_DUMMY_I0MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_ALU_I1_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3880344 ] ,
          "attributes": {
            "ROUTING": "R11C31_F5;;1;R11C31_I1MUX4;R11C31_F5_DUMMY_I1MUX4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_ALU_I1_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3880343 ] ,
          "attributes": {
            "ROUTING": "R11C31_F4;;1;R11C31_I0MUX4;R11C31_F4_DUMMY_I0MUX4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_ALU_I1_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3880339 ] ,
          "attributes": {
            "ROUTING": "R11C31_F7;;1;R11C31_I1MUX6;R11C31_F7_DUMMY_I1MUX6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_ALU_I1_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3880338 ] ,
          "attributes": {
            "ROUTING": "R11C31_F6;;1;R11C31_I0MUX6;R11C31_F6_DUMMY_I0MUX6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_ALU_I1_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3880336 ] ,
          "attributes": {
            "ROUTING": "R11C31_OF4;;1;R11C31_I1MUX5;R11C31_OF4_DUMMY_I1MUX5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_ALU_I1_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3880335 ] ,
          "attributes": {
            "ROUTING": "R11C31_OF6;;1;R11C31_I0MUX5;R11C31_OF6_DUMMY_I0MUX5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_ALU_I1_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 3880333 ] ,
          "attributes": {
            "ROUTING": "R11C31_OF1;;1;R11C31_I1MUX3;R11C31_OF1_DUMMY_I1MUX3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_ALU_I1_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 3880332 ] ,
          "attributes": {
            "ROUTING": "R11C31_OF5;;1;R11C31_I0MUX3;R11C31_OF5_DUMMY_I0MUX3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_ALU_I1_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3880328 ] ,
          "attributes": {
            "ROUTING": "R11C32_F1;;1;R11C32_I1MUX0;R11C32_F1_DUMMY_I1MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_ALU_I1_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3880327 ] ,
          "attributes": {
            "ROUTING": "R11C32_F0;;1;R11C32_I0MUX0;R11C32_F0_DUMMY_I0MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_ALU_I1_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3880323 ] ,
          "attributes": {
            "ROUTING": "R11C32_F3;;1;R11C32_I1MUX2;R11C32_F3_DUMMY_I1MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_ALU_I1_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3880322 ] ,
          "attributes": {
            "ROUTING": "R11C32_F2;;1;R11C32_I0MUX2;R11C32_F2_DUMMY_I0MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_ALU_I1_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3880320 ] ,
          "attributes": {
            "ROUTING": "R11C32_OF0;;1;R11C32_I1MUX1;R11C32_OF0_DUMMY_I1MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_ALU_I1_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3880319 ] ,
          "attributes": {
            "ROUTING": "R11C32_OF2;;1;R11C32_I0MUX1;R11C32_OF2_DUMMY_I0MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_ALU_I1_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3880315 ] ,
          "attributes": {
            "ROUTING": "R11C32_F5;;1;R11C32_I1MUX4;R11C32_F5_DUMMY_I1MUX4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_ALU_I1_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3880314 ] ,
          "attributes": {
            "ROUTING": "R11C32_F4;;1;R11C32_I0MUX4;R11C32_F4_DUMMY_I0MUX4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_LUT4_F_I1_LUT4_I0_F_ALU_I1_COUT_ALU_COUT_1_SUM[0]": {
          "hide_name": 0,
          "bits": [ 3880310 ] ,
          "attributes": {
            "ROUTING": "R11C31_SEL6;R11C31_X06_SEL6;1;R11C32_SEL2;R11C32_X08_SEL2;1;R11C31_SEL0;R11C31_X06_SEL0;1;R11C31_SEL4;R11C31_X06_SEL4;1;R11C32_SEL0;R11C32_X08_SEL0;1;R11C32_SEL4;R11C32_X08_SEL4;1;R12C32_SN10;R12C32_F1_SN10;1;R11C32_W21;R11C32_N111_W210;1;R11C31_X06;R11C31_W211_X06;1;R11C31_SEL2;R11C31_X06_SEL2;1;R12C32_F1;;1;R12C32_N21;R12C32_F1_N210;1;R11C32_X08;R11C32_N211_X08;1;R11C32_SEL6;R11C32_X08_SEL6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_ALU_I1_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3880308 ] ,
          "attributes": {
            "ROUTING": "R11C32_F7;;1;R11C32_I1MUX6;R11C32_F7_DUMMY_I1MUX6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_ALU_I1_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3880307 ] ,
          "attributes": {
            "ROUTING": "R11C32_F6;;1;R11C32_I0MUX6;R11C32_F6_DUMMY_I0MUX6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_ALU_I1_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3880305 ] ,
          "attributes": {
            "ROUTING": "R11C32_OF4;;1;R11C32_I1MUX5;R11C32_OF4_DUMMY_I1MUX5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_ALU_I1_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3880304 ] ,
          "attributes": {
            "ROUTING": "R11C32_OF6;;1;R11C32_I0MUX5;R11C32_OF6_DUMMY_I0MUX5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_LUT4_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 3880302 ] ,
          "attributes": {
            "ROUTING": "R12C31_W13;R12C31_F4_W130;1;R12C31_B7;R12C31_W130_B7;1;R11C31_E24;R11C31_N241_E240;1;R11C32_SEL3;R11C32_E241_SEL3;1;R12C31_F4;;1;R12C31_N24;R12C31_F4_N240;1;R11C31_SEL3;R11C31_N241_SEL3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_ALU_I1_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 3880300 ] ,
          "attributes": {
            "ROUTING": "R11C32_OF1;;1;R11C32_I1MUX3;R11C32_OF1_DUMMY_I1MUX3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_ALU_I1_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 3880299 ] ,
          "attributes": {
            "ROUTING": "R11C32_OF5;;1;R11C32_I0MUX3;R11C32_OF5_DUMMY_I0MUX3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_ALU_I1_SUM_MUX2_LUT8_O_I1": {
          "hide_name": 0,
          "bits": [ 3880297 ] ,
          "attributes": {
            "ROUTING": "R11C31_OF3;;1;R11C31_I1MUX7;R11C31_OF3_DUMMY_I1MUX7;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:169.13-169.15"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_ALU_I1_SUM_MUX2_LUT8_O_I0": {
          "hide_name": 0,
          "bits": [ 3880296 ] ,
          "attributes": {
            "ROUTING": "R11C32_OF3;;1;R11C31_I0MUX7;R11C31_OF3_DUMMY_I0MUX7;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:169.9-169.11"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_LUT4_F_I1_LUT4_I0_F_ALU_I1_SUM[2]": {
          "hide_name": 0,
          "bits": [ 3880292 ] ,
          "attributes": {
            "ROUTING": "R11C31_C4;R11C31_X05_C4;1;R14C32_X04;R14C32_N251_X04;1;R14C32_C1;R14C32_X04_C1;1;R14C31_D3;R14C31_X03_D3;1;R13C31_SEL6;R13C31_X07_SEL6;1;R13C31_SEL0;R13C31_X07_SEL0;1;R14C31_E24;R14C31_N241_E240;1;R14C31_B7;R14C31_E240_B7;1;R12C31_W24;R12C31_N241_W240;1;R12C31_B2;R12C31_W240_B2;1;R13C32_SEL0;R13C32_X08_SEL0;1;R13C30_C3;R13C30_N242_C3;1;R13C32_SEL2;R13C32_X08_SEL2;1;R13C31_SEL2;R13C31_X07_SEL2;1;R13C31_X07;R13C31_N242_X07;1;R13C31_SEL4;R13C31_X07_SEL4;1;R13C32_SEL4;R13C32_X08_SEL4;1;R15C31_E25;R15C31_E242_E250;1;R15C32_N25;R15C32_E251_N250;1;R13C32_X08;R13C32_N252_X08;1;R13C32_SEL6;R13C32_X08_SEL6;1;R15C30_N24;R15C30_E241_N240;1;R13C30_N25;R13C30_N242_N250;1;R11C30_X04;R11C30_N252_X04;1;R11C30_B1;R11C30_X04_B1;1;R13C31_N24;R13C31_N242_N240;1;R11C31_X05;R11C31_N242_X05;1;R11C31_C5;R11C31_X05_C5;1;R15C27_OF1;;1;R15C27_E21;R15C27_OF1_E210;1;R15C29_E24;R15C29_E212_E240;1;R15C31_N24;R15C31_E242_N240;1;R14C31_X03;R14C31_N241_X03;1;R14C31_A1;R14C31_X03_A1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_LUT4_F_I1[2]": {
          "hide_name": 0,
          "bits": [ 3880287 ] ,
          "attributes": {
            "ROUTING": "R11C31_A1;R11C31_E252_A1;1;R11C31_X04;R11C31_E252_X04;1;R11C31_D5;R11C31_X04_D5;1;R14C29_E24;R14C29_N241_E240;1;R14C31_C7;R14C31_E242_C7;1;R13C29_N25;R13C29_N242_N250;1;R11C29_E25;R11C29_N252_E250;1;R11C31_A0;R11C31_E252_A0;1;R15C28_E10;R15C28_OF1_E100;1;R15C29_N24;R15C29_E101_N240;1;R13C29_E24;R13C29_N242_E240;1;R13C31_X03;R13C31_E242_X03;1;R13C31_A1;R13C31_X03_A1;1;R13C28_E21;R13C28_N212_E210;1;R13C30_B3;R13C30_E212_B3;1;R14C32_X02;R14C32_E212_X02;1;R14C32_A1;R14C32_X02_A1;1;R11C30_E21;R11C30_E212_E210;1;R11C31_X02;R11C31_E211_X02;1;R11C31_D4;R11C31_X02_D4;1;R12C31_X03;R12C31_E241_X03;1;R12C31_B4;R12C31_X03_B4;1;R14C28_E21;R14C28_N211_E210;1;R14C30_E21;R14C30_E212_E210;1;R14C31_B3;R14C31_E211_B3;1;R11C28_E21;R11C28_N212_E210;1;R11C30_B3;R11C30_E212_B3;1;R15C28_OF1;;1;R15C28_N21;R15C28_OF1_N210;1;R13C28_N21;R13C28_N212_N210;1;R12C28_E21;R12C28_N211_E210;1;R12C30_E24;R12C30_E212_E240;1;R12C31_C7;R12C31_E241_C7;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_ALU_I1_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3880283 ] ,
          "attributes": {
            "ROUTING": "R14C32_F1;;1;R14C32_I1MUX0;R14C32_F1_DUMMY_I1MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_ALU_I1_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3880282 ] ,
          "attributes": {
            "ROUTING": "R14C32_F0;;1;R14C32_I0MUX0;R14C32_F0_DUMMY_I0MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_ALU_I1_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3880278 ] ,
          "attributes": {
            "ROUTING": "R14C32_F3;;1;R14C32_I1MUX2;R14C32_F3_DUMMY_I1MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_ALU_I1_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3880277 ] ,
          "attributes": {
            "ROUTING": "R14C32_F2;;1;R14C32_I0MUX2;R14C32_F2_DUMMY_I0MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_ALU_I1_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3880275 ] ,
          "attributes": {
            "ROUTING": "R14C32_OF0;;1;R14C32_I1MUX1;R14C32_OF0_DUMMY_I1MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_ALU_I1_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3880274 ] ,
          "attributes": {
            "ROUTING": "R14C32_OF2;;1;R14C32_I0MUX1;R14C32_OF2_DUMMY_I0MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_LUT4_F_I1_LUT4_I0_F_ALU_I1_SUM[0]": {
          "hide_name": 0,
          "bits": [ 3880270 ] ,
          "attributes": {
            "ROUTING": "R11C31_A5;R11C31_N212_A5;1;R12C31_B3;R12C31_N211_B3;1;R13C31_X08;R13C31_N212_X08;1;R13C31_B4;R13C31_X08_B4;1;R14C32_A5;R14C32_S211_A5;1;R13C30_A3;R13C30_X02_A3;1;R13C32_S21;R13C32_E211_S210;1;R14C32_X08;R14C32_S211_X08;1;R14C32_D1;R14C32_X08_D1;1;R13C31_B0;R13C31_N212_B0;1;R13C30_X02;R13C30_N212_X02;1;R14C31_A7;R14C31_N211_A7;1;R13C32_B4;R13C32_E211_B4;1;R13C31_E21;R13C31_N212_E210;1;R13C32_B0;R13C32_E211_B0;1;R15C30_N21;R15C30_E211_N210;1;R13C30_N21;R13C30_N212_N210;1;R11C30_B2;R11C30_N212_B2;1;R13C31_N21;R13C31_N212_N210;1;R11C31_A4;R11C31_N212_A4;1;R14C31_A6;R14C31_N211_A6;1;R13C31_X04;R13C31_N212_X04;1;R13C31_C1;R13C31_X04_C1;1;R17C29_OF1;;1;R17C29_N21;R17C29_OF1_N210;1;R15C29_E21;R15C29_N212_E210;1;R15C31_N21;R15C31_E212_N210;1;R14C31_X02;R14C31_N211_X02;1;R14C31_A3;R14C31_X02_A3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_ALU_I1_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3880266 ] ,
          "attributes": {
            "ROUTING": "R14C32_F5;;1;R14C32_I1MUX4;R14C32_F5_DUMMY_I1MUX4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_ALU_I1_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3880265 ] ,
          "attributes": {
            "ROUTING": "R14C32_F4;;1;R14C32_I0MUX4;R14C32_F4_DUMMY_I0MUX4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_ALU_I1_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3880261 ] ,
          "attributes": {
            "ROUTING": "R14C32_F7;;1;R14C32_I1MUX6;R14C32_F7_DUMMY_I1MUX6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_ALU_I1_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3880260 ] ,
          "attributes": {
            "ROUTING": "R14C32_F6;;1;R14C32_I0MUX6;R14C32_F6_DUMMY_I0MUX6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_LUT4_F_I1[3]": {
          "hide_name": 0,
          "bits": [ 3880255 ] ,
          "attributes": {
            "ROUTING": "R14C32_SEL1;R14C32_X03_SEL1;1;R11C31_SEL1;R11C31_X03_SEL1;1;R13C31_X01;R13C31_S242_X01;1;R13C31_A0;R13C31_X01_A0;1;R13C30_SEL2;R13C30_X07_SEL2;1;R13C30_X07;R13C30_S242_X07;1;R13C30_SEL0;R13C30_X07_SEL0;1;R11C32_X03;R11C32_E242_X03;1;R11C32_SEL5;R11C32_X03_SEL5;1;R13C32_X03;R13C32_E241_X03;1;R13C32_A0;R13C32_X03_A0;1;R13C31_B1;R13C31_X05_B1;1;R11C32_SEL1;R11C32_X03_SEL1;1;R14C32_X03;R14C32_S241_X03;1;R14C32_SEL5;R14C32_X03_SEL5;1;R14C31_SEL0;R14C31_X05_SEL0;1;R13C31_A2;R13C31_X05_A2;1;R14C31_SEL2;R14C31_X05_SEL2;1;R13C31_X05;R13C31_S242_X05;1;R13C31_A3;R13C31_X05_A3;1;R13C31_E24;R13C31_S242_E240;1;R13C32_X07;R13C32_E241_X07;1;R13C32_A4;R13C32_X07_A4;1;R11C30_S24;R11C30_F4_S240;1;R13C32_S24;R13C32_E241_S240;1;R13C31_A4;R13C31_X05_A4;1;R13C31_S24;R13C31_S242_S240;1;R14C31_X05;R14C31_S241_X05;1;R14C31_C6;R14C31_X05_C6;1;R11C30_E10;R11C30_F4_E100;1;R11C31_S24;R11C31_E101_S240;1;R12C31_D7;R12C31_S241_D7;1;R11C30_F4;;1;R11C30_E24;R11C30_F4_E240;1;R11C31_X03;R11C31_E241_X03;1;R11C31_SEL5;R11C31_X03_SEL5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_ALU_I1_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3880253 ] ,
          "attributes": {
            "ROUTING": "R14C32_OF4;;1;R14C32_I1MUX5;R14C32_OF4_DUMMY_I1MUX5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_ALU_I1_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3880252 ] ,
          "attributes": {
            "ROUTING": "R14C32_OF6;;1;R14C32_I0MUX5;R14C32_OF6_DUMMY_I0MUX5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM[6]": {
          "hide_name": 0,
          "bits": [ 3880250 ] ,
          "attributes": {
            "ROUTING": "R14C31_X04;R14C31_S232_X04;1;R14C31_D6;R14C31_X04_D6;1;R12C31_S23;R12C31_F3_S230;1;R13C31_X02;R13C31_S231_X02;1;R13C31_SEL3;R13C31_X02_SEL3;1;R13C32_X01;R13C32_E201_X01;1;R13C32_SEL3;R13C32_X01_SEL3;1;R13C32_S20;R13C32_E201_S200;1;R14C32_X01;R14C32_S201_X01;1;R14C32_SEL3;R14C32_X01_SEL3;1;R12C31_S10;R12C31_F3_S100;1;R12C31_F3;;1;R13C31_E20;R13C31_S101_E200;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_ALU_I1_SUM[5]": {
          "hide_name": 0,
          "bits": [ 3880249 ] ,
          "attributes": {
            "ROUTING": "R14C33_SEL1;R14C33_X01_SEL1;1;R14C32_N10;R14C32_OF3_N100;1;R14C32_E20;R14C32_N100_E200;1;R14C33_X01;R14C33_E201_X01;1;R14C33_SEL5;R14C33_X01_SEL5;1;R14C34_SEL1;R14C34_X02_SEL1;1;R14C33_S23;R14C33_E231_S230;1;R15C33_X08;R15C33_S231_X08;1;R15C33_SEL4;R15C33_X08_SEL4;1;R14C32_OF3;;1;R14C32_E23;R14C32_OF3_E230;1;R14C34_X02;R14C34_E232_X02;1;R14C34_SEL5;R14C34_X02_SEL5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_ALU_I1_SUM_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 3880248 ] ,
          "attributes": {
            "ROUTING": "R14C32_OF1;;1;R14C32_I1MUX3;R14C32_OF1_DUMMY_I1MUX3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_ALU_I1_SUM_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 3880247 ] ,
          "attributes": {
            "ROUTING": "R14C32_OF5;;1;R14C32_I0MUX3;R14C32_OF5_DUMMY_I0MUX3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_LUT4_F_I1_LUT4_I0_F[1]": {
          "hide_name": 0,
          "bits": [ 3880245 ] ,
          "attributes": {
            "ROUTING": "R13C32_N24;R13C32_E242_N240;1;R12C32_W24;R12C32_N241_W240;1;R12C32_B2;R12C32_W240_B2;1;R13C30_N24;R13C30_E242_N240;1;R12C30_X05;R12C30_N241_X05;1;R12C30_B1;R12C30_X05_B1;1;R13C33_X04;R13C33_E251_X04;1;R13C33_B1;R13C33_X04_B1;1;R17C28_OF1;;1;R17C28_N21;R17C28_OF1_N210;1;R15C28_N24;R15C28_N212_N240;1;R13C28_E24;R13C28_N242_E240;1;R13C30_E24;R13C30_E242_E240;1;R13C32_E25;R13C32_E242_E250;1;R13C33_N25;R13C33_E251_N250;1;R12C33_X04;R12C33_N251_X04;1;R12C33_B3;R12C33_X04_B3;1",
            "src": "../design/module_top.v:79.16-82.6|../design/module_bin_to_bcd.v:16.17-16.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:32.24-32.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_LUT4_F_I1_LUT4_I0_F_ALU_I1_COUT_ALU_COUT_1_SUM[1]": {
          "hide_name": 0,
          "bits": [ 3880243 ] ,
          "attributes": {
            "ROUTING": "R12C33_A3;R12C33_E111_A3;1;R12C32_F2;;1;R12C32_EW10;R12C32_F2_EW10;1;R12C33_S25;R12C33_E111_S250;1;R13C33_A1;R13C33_S251_A1;1",
            "src": "../design/module_top.v:79.16-82.6|../design/module_bin_to_bcd.v:17.28-17.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_ALU_I1_SUM[6]": {
          "hide_name": 0,
          "bits": [ 3880242 ] ,
          "attributes": {
            "ROUTING": "R13C33_S10;R13C33_F1_S100;1;R14C33_E24;R14C33_S101_E240;1;R14C34_SEL3;R14C34_E241_SEL3;1;R13C33_F1;;1;R13C33_S21;R13C33_F1_S210;1;R14C33_X02;R14C33_S211_X02;1;R14C33_SEL3;R14C33_X02_SEL3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_ALU_I1_SUM_ALU_COUT_SUM[0]": {
          "hide_name": 0,
          "bits": [ 3880240 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2",
            "src": "../design/module_top.v:79.16-82.6|../design/module_bin_to_bcd.v:16.17-16.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_ALU_I1_SUM_ALU_COUT_SUM[1]": {
          "hide_name": 0,
          "bits": [ 3880238 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2",
            "src": "../design/module_top.v:79.16-82.6|../design/module_bin_to_bcd.v:16.17-16.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_ALU_I1_SUM_ALU_COUT_SUM_ALU_SUM_COUT[1]": {
          "hide_name": 0,
          "bits": [ 3880237 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:79.16-82.6|../design/module_bin_to_bcd.v:16.17-16.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_ALU_I1_SUM_ALU_COUT_SUM[2]": {
          "hide_name": 0,
          "bits": [ 3880235 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2",
            "src": "../design/module_top.v:79.16-82.6|../design/module_bin_to_bcd.v:16.17-16.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_ALU_I1_SUM[3]": {
          "hide_name": 0,
          "bits": [ 3880234 ] ,
          "attributes": {
            "ROUTING": "R14C34_A3;R14C34_S131_A3;1;R14C33_A1;R14C33_W271_A1;1;R14C34_W23;R14C34_S131_W230;1;R14C33_B2;R14C33_W231_B2;1;R14C33_A6;R14C33_W271_A6;1;R14C33_A7;R14C33_W271_A7;1;R14C33_A4;R14C33_W271_A4;1;R14C34_A6;R14C34_S101_A6;1;R14C33_A0;R14C33_W271_A0;1;R14C33_X08;R14C33_W271_X08;1;R14C33_D3;R14C33_X08_D3;1;R14C34_A7;R14C34_S101_A7;1;R14C34_A4;R14C34_S101_A4;1;R13C34_S10;R13C34_F4_S100;1;R14C34_A5;R14C34_S101_A5;1;R14C34_A2;R14C34_S131_A2;1;R14C34_A1;R14C34_S131_A1;1;R14C34_W27;R14C34_S131_W270;1;R14C33_A5;R14C33_W271_A5;1;R13C34_F4;;1;R13C34_S13;R13C34_F4_S130;1;R14C34_A0;R14C34_S131_A0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_ALU_I1_SUM_ALU_COUT_SUM_ALU_SUM_COUT[2]": {
          "hide_name": 0,
          "bits": [ 3880233 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:79.16-82.6|../design/module_bin_to_bcd.v:16.17-16.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1[3]": {
          "hide_name": 0,
          "bits": [ 3880231 ] ,
          "attributes": {
            "ROUTING": "R15C33_N20;R15C33_E101_N200;1;R14C33_X07;R14C33_N201_X07;1;R14C33_A2;R14C33_X07_A2;1;R15C32_EW20;R15C32_F4_EW20;1;R15C33_C4;R15C33_E121_C4;1;R15C32_F4;;1;R15C32_E10;R15C32_F4_E100;1;R15C33_N24;R15C33_E101_N240;1;R14C33_C3;R14C33_N241_C3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_ALU_I1_COUT[3]": {
          "hide_name": 0,
          "bits": [ 3880229 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "3",
            "src": "../design/module_top.v:79.16-82.6|../design/module_bin_to_bcd.v:15.28-15.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_SUM[2]": {
          "hide_name": 0,
          "bits": [ 3880227 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2",
            "src": "../design/module_top.v:79.16-82.6|../design/module_bin_to_bcd.v:14.17-14.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1[2]": {
          "hide_name": 0,
          "bits": [ 3880226 ] ,
          "attributes": {
            "ROUTING": "R14C31_S13;R14C31_F6_S130;1;R15C31_E23;R15C31_S131_E230;1;R15C32_B4;R15C32_E231_B4;1;R14C31_F6;;1;R14C31_SN10;R14C31_F6_SN10;1;R15C31_B3;R15C31_S111_B3;1",
            "src": "../design/module_top.v:79.16-82.6|../design/module_bin_to_bcd.v:14.17-14.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:32.24-32.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_SUM_ALU_SUM_COUT[2]": {
          "hide_name": 0,
          "bits": [ 3880225 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:79.16-82.6|../design/module_bin_to_bcd.v:14.17-14.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 3880223 ] ,
          "attributes": {
            "ROUTING": "R15C32_SN10;R15C32_F2_SN10;1;R16C32_B1;R16C32_S111_B1;1;R15C32_F2;;1;R15C32_S13;R15C32_F2_S130;1;R16C32_A0;R16C32_S131_A0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM[0]": {
          "hide_name": 0,
          "bits": [ 3880221 ] ,
          "attributes": {
            "ROUTING": "R15C32_B2;R15C32_E212_B2;1;R15C32_S21;R15C32_E212_S210;1;R16C32_X02;R16C32_S211_X02;1;R16C32_A1;R16C32_X02_A1;1;R13C30_OF1;;1;R13C30_S21;R13C30_OF1_S210;1;R15C30_E21;R15C30_S212_E210;1;R15C31_B1;R15C31_E211_B1;1",
            "src": "../design/module_top.v:79.16-82.6|../design/module_bin_to_bcd.v:14.17-14.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:32.24-32.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1[2]": {
          "hide_name": 0,
          "bits": [ 3880218 ] ,
          "attributes": {
            "ROUTING": "R15C32_F3;;1;R15C32_E23;R15C32_F3_E230;1;R15C33_X06;R15C33_E231_X06;1;R15C33_SEL0;R15C33_X06_SEL0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1[1]": {
          "hide_name": 0,
          "bits": [ 3880216 ] ,
          "attributes": {
            "ROUTING": "R14C31_S21;R14C31_OF1_S210;1;R15C31_B2;R15C31_S211_B2;1;R15C33_C1;R15C33_X02_C1;1;R14C32_S21;R14C32_E211_S210;1;R15C32_B3;R15C32_S211_B3;1;R14C31_OF1;;1;R14C31_E21;R14C31_OF1_E210;1;R14C33_S21;R14C33_E212_S210;1;R15C33_X02;R15C33_S211_X02;1;R15C33_A0;R15C33_X02_A0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT[3]": {
          "hide_name": 0,
          "bits": [ 3880214 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "3",
            "src": "../design/module_top.v:79.16-82.6|../design/module_bin_to_bcd.v:15.28-15.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT[2]": {
          "hide_name": 0,
          "bits": [ 3880212 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "3",
            "src": "../design/module_top.v:79.16-82.6|../design/module_bin_to_bcd.v:15.28-15.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT[1]": {
          "hide_name": 0,
          "bits": [ 3880209 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "3",
            "src": "../design/module_top.v:79.16-82.6|../design/module_bin_to_bcd.v:15.28-15.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM[4]": {
          "hide_name": 0,
          "bits": [ 3880205 ] ,
          "attributes": {
            "ROUTING": "R14C32_SEL0;R14C32_E261_SEL0;1;R14C34_SEL6;R14C34_E261_SEL6;1;R15C33_D4;R15C33_X07_D4;1;R14C34_SEL0;R14C34_E261_SEL0;1;R14C33_SEL6;R14C33_E262_SEL6;1;R14C34_SEL2;R14C34_E261_SEL2;1;R14C33_E26;R14C33_E262_E260;1;R14C34_SEL4;R14C34_E261_SEL4;1;R15C33_X07;R15C33_E242_X07;1;R15C33_B0;R15C33_X07_B0;1;R14C32_SEL2;R14C32_E261_SEL2;1;R14C32_SEL6;R14C32_E261_SEL6;1;R16C32_X07;R16C32_E261_X07;1;R16C32_D5;R16C32_X07_D5;1;R14C32_SEL4;R14C32_E261_SEL4;1;R14C33_SEL2;R14C33_E262_SEL2;1;R16C31_E26;R16C31_S121_E260;1;R16C32_SEL0;R16C32_E261_SEL0;1;R14C33_SEL0;R14C33_E262_SEL0;1;R15C31_E24;R15C31_F4_E240;1;R15C33_X03;R15C33_E242_X03;1;R15C33_D1;R15C33_X03_D1;1;R15C31_F4;;1;R15C31_SN20;R15C31_F4_SN20;1;R14C31_E26;R14C31_N121_E260;1;R14C33_SEL4;R14C33_E262_SEL4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1[0]": {
          "hide_name": 0,
          "bits": [ 3880203 ] ,
          "attributes": {
            "ROUTING": "R15C32_F1;;1;R15C32_SN20;R15C32_F1_SN20;1;R16C32_B5;R16C32_S121_B5;1",
            "src": "../design/module_top.v:79.16-82.6|../design/module_bin_to_bcd.v:15.28-15.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM[2]": {
          "hide_name": 0,
          "bits": [ 3880201 ] ,
          "attributes": {
            "ROUTING": "R15C33_A1;R15C33_S271_A1;1;R16C32_X05;R16C32_E221_X05;1;R16C32_A5;R16C32_X05_A5;1;R13C31_E13;R13C31_OF7_E130;1;R13C32_E23;R13C32_E131_E230;1;R13C33_S23;R13C33_E231_S230;1;R14C33_B3;R14C33_S231_B3;1;R14C31_E27;R14C31_S271_E270;1;R14C33_S27;R14C33_E272_S270;1;R15C33_B4;R15C33_S271_B4;1;R13C31_OF7;;1;R13C31_S27;R13C31_OF7_S270;1;R15C31_S22;R15C31_S272_S220;1;R16C31_E22;R16C31_S221_E220;1;R16C32_X01;R16C32_E221_X01;1;R16C32_C1;R16C32_X01_C1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_ALU_COUT_SUM[0]": {
          "hide_name": 0,
          "bits": [ 3880198 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2",
            "src": "../design/module_top.v:79.16-82.6|../design/module_bin_to_bcd.v:14.17-14.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_ALU_COUT_SUM[1]": {
          "hide_name": 0,
          "bits": [ 3880196 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2",
            "src": "../design/module_top.v:79.16-82.6|../design/module_bin_to_bcd.v:14.17-14.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_ALU_COUT_SUM_ALU_SUM_COUT[1]": {
          "hide_name": 0,
          "bits": [ 3880195 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:79.16-82.6|../design/module_bin_to_bcd.v:14.17-14.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_ALU_COUT_SUM[2]": {
          "hide_name": 0,
          "bits": [ 3880193 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2",
            "src": "../design/module_top.v:79.16-82.6|../design/module_bin_to_bcd.v:14.17-14.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_ALU_COUT_SUM_ALU_SUM_COUT[2]": {
          "hide_name": 0,
          "bits": [ 3880192 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:79.16-82.6|../design/module_bin_to_bcd.v:14.17-14.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT3_I0_F_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT[1]": {
          "hide_name": 0,
          "bits": [ 3880189 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "3",
            "src": "../design/module_top.v:79.16-82.6|../design/module_bin_to_bcd.v:15.28-15.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3880184 ] ,
          "attributes": {
            "ROUTING": "R16C34_F5;;1;R16C34_I1MUX4;R16C34_F5_DUMMY_I1MUX4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3880183 ] ,
          "attributes": {
            "ROUTING": "R16C34_F4;;1;R16C34_I0MUX4;R16C34_F4_DUMMY_I0MUX4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3880179 ] ,
          "attributes": {
            "ROUTING": "R16C34_F7;;1;R16C34_I1MUX6;R16C34_F7_DUMMY_I1MUX6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3880178 ] ,
          "attributes": {
            "ROUTING": "R16C34_F6;;1;R16C34_I0MUX6;R16C34_F6_DUMMY_I0MUX6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_2_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3880174 ] ,
          "attributes": {
            "ROUTING": "R16C33_F1;;1;R16C33_I1MUX0;R16C33_F1_DUMMY_I1MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_2_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3880173 ] ,
          "attributes": {
            "ROUTING": "R16C33_F0;;1;R16C33_I0MUX0;R16C33_F0_DUMMY_I0MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_2_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3880169 ] ,
          "attributes": {
            "ROUTING": "R16C33_F3;;1;R16C33_I1MUX2;R16C33_F3_DUMMY_I1MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_2_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3880168 ] ,
          "attributes": {
            "ROUTING": "R16C33_F2;;1;R16C33_I0MUX2;R16C33_F2_DUMMY_I0MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM[5]": {
          "hide_name": 0,
          "bits": [ 3880166 ] ,
          "attributes": {
            "ROUTING": "R17C34_F2;;1;R17C34_EW20;R17C34_F2_EW20;1;R17C33_N26;R17C33_W121_N260;1;R16C33_SEL1;R16C33_N261_SEL1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_2_I1": {
          "hide_name": 0,
          "bits": [ 3880165 ] ,
          "attributes": {
            "ROUTING": "R16C33_OF0;;1;R16C33_I1MUX1;R16C33_OF0_DUMMY_I1MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_2_I0": {
          "hide_name": 0,
          "bits": [ 3880164 ] ,
          "attributes": {
            "ROUTING": "R16C33_OF2;;1;R16C33_I0MUX1;R16C33_OF2_DUMMY_I0MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_LUT3_I0_F_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT[0]": {
          "hide_name": 0,
          "bits": [ 3880162 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "3",
            "src": "../design/module_top.v:79.16-82.6|../design/module_bin_to_bcd.v:15.28-15.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_1_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3880157 ] ,
          "attributes": {
            "ROUTING": "R17C33_F1;;1;R17C33_I1MUX0;R17C33_F1_DUMMY_I1MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_1_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3880156 ] ,
          "attributes": {
            "ROUTING": "R17C33_F0;;1;R17C33_I0MUX0;R17C33_F0_DUMMY_I0MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_1_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3880152 ] ,
          "attributes": {
            "ROUTING": "R17C33_F3;;1;R17C33_I1MUX2;R17C33_F3_DUMMY_I1MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_1_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3880151 ] ,
          "attributes": {
            "ROUTING": "R17C33_F2;;1;R17C33_I0MUX2;R17C33_F2_DUMMY_I0MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_1_S0[5]": {
          "hide_name": 0,
          "bits": [ 3880149 ] ,
          "attributes": {
            "ROUTING": "R17C34_F1;;1;R17C34_W21;R17C34_F1_W210;1;R17C33_X02;R17C33_W211_X02;1;R17C33_SEL1;R17C33_X02_SEL1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_1_I1": {
          "hide_name": 0,
          "bits": [ 3880148 ] ,
          "attributes": {
            "ROUTING": "R17C33_OF0;;1;R17C33_I1MUX1;R17C33_OF0_DUMMY_I1MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_1_I0": {
          "hide_name": 0,
          "bits": [ 3880147 ] ,
          "attributes": {
            "ROUTING": "R17C33_OF2;;1;R17C33_I0MUX1;R17C33_OF2_DUMMY_I0MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0[5]": {
          "hide_name": 0,
          "bits": [ 3880145 ] ,
          "attributes": {
            "ROUTING": "R17C34_F3;;1;R17C34_E13;R17C34_F3_E130;1;R17C34_N26;R17C34_E130_N260;1;R16C34_SEL5;R16C34_N261_SEL5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3880144 ] ,
          "attributes": {
            "ROUTING": "R16C34_OF4;;1;R16C34_I1MUX5;R16C34_OF4_DUMMY_I1MUX5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3880143 ] ,
          "attributes": {
            "ROUTING": "R16C34_OF6;;1;R16C34_I0MUX5;R16C34_OF6_DUMMY_I0MUX5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_S0_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3880139 ] ,
          "attributes": {
            "ROUTING": "R16C35_F1;;1;R16C35_I1MUX0;R16C35_F1_DUMMY_I1MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_S0_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3880138 ] ,
          "attributes": {
            "ROUTING": "R16C35_F0;;1;R16C35_I0MUX0;R16C35_F0_DUMMY_I0MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3880134 ] ,
          "attributes": {
            "ROUTING": "R16C35_F3;;1;R16C35_I1MUX2;R16C35_F3_DUMMY_I1MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3880133 ] ,
          "attributes": {
            "ROUTING": "R16C35_F2;;1;R16C35_I0MUX2;R16C35_F2_DUMMY_I0MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3880129 ] ,
          "attributes": {
            "ROUTING": "R16C35_F5;;1;R16C35_I1MUX4;R16C35_F5_DUMMY_I1MUX4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3880128 ] ,
          "attributes": {
            "ROUTING": "R16C35_F4;;1;R16C35_I0MUX4;R16C35_F4_DUMMY_I0MUX4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_S0_1_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3880124 ] ,
          "attributes": {
            "ROUTING": "R16C35_F7;;1;R16C35_I1MUX6;R16C35_F7_DUMMY_I1MUX6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_S0_1_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3880123 ] ,
          "attributes": {
            "ROUTING": "R16C35_F6;;1;R16C35_I0MUX6;R16C35_F6_DUMMY_I0MUX6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_I0": {
          "hide_name": 0,
          "bits": [ 3880121 ] ,
          "attributes": {
            "ROUTING": "R16C35_OF5;;1;R16C35_I0MUX3;R16C35_OF5_DUMMY_I0MUX3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_S0_1_I1": {
          "hide_name": 0,
          "bits": [ 3880120 ] ,
          "attributes": {
            "ROUTING": "R16C35_OF4;;1;R16C35_I1MUX5;R16C35_OF4_DUMMY_I1MUX5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_S0_1_I0": {
          "hide_name": 0,
          "bits": [ 3880119 ] ,
          "attributes": {
            "ROUTING": "R16C35_OF6;;1;R16C35_I0MUX5;R16C35_OF6_DUMMY_I0MUX5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_I1": {
          "hide_name": 0,
          "bits": [ 3880117 ] ,
          "attributes": {
            "ROUTING": "R16C35_OF1;;1;R16C35_I1MUX3;R16C35_OF1_DUMMY_I1MUX3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_S0_I1": {
          "hide_name": 0,
          "bits": [ 3880116 ] ,
          "attributes": {
            "ROUTING": "R16C35_OF0;;1;R16C35_I1MUX1;R16C35_OF0_DUMMY_I1MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_S0_I0": {
          "hide_name": 0,
          "bits": [ 3880115 ] ,
          "attributes": {
            "ROUTING": "R16C35_OF2;;1;R16C35_I0MUX1;R16C35_OF2_DUMMY_I0MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_ALU_SUM_COUT_ALU_COUT_1_SUM[6]": {
          "hide_name": 0,
          "bits": [ 3880113 ] ,
          "attributes": {
            "ROUTING": "R16C36_F2;;1;R16C36_E22;R16C36_F2_E220;1;R16C37_X01;R16C37_E221_X01;1;R16C37_SEL3;R16C37_X01_SEL3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_ALU_SUM_COUT_ALU_COUT_SUM[5]": {
          "hide_name": 0,
          "bits": [ 3880111 ] ,
          "attributes": {
            "ROUTING": "R16C35_SEL5;R16C35_X02_SEL5;1;R16C36_F3;;1;R16C36_W23;R16C36_F3_W230;1;R16C35_X02;R16C35_W231_X02;1;R16C35_SEL1;R16C35_X02_SEL1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_ALU_SUM_COUT[3]": {
          "hide_name": 0,
          "bits": [ 3880110 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "3",
            "src": "../design/module_top.v:79.16-82.6|../design/module_bin_to_bcd.v:15.28-15.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_ALU_SUM_COUT[2]": {
          "hide_name": 0,
          "bits": [ 3880108 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "3",
            "src": "../design/module_top.v:79.16-82.6|../design/module_bin_to_bcd.v:15.28-15.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F[6]": {
          "hide_name": 0,
          "bits": [ 3880105 ] ,
          "attributes": {
            "ROUTING": "R16C36_N13;R16C36_F1_N130;1;R16C36_N24;R16C36_N130_N240;1;R15C36_SEL3;R15C36_N241_SEL3;1;R16C36_F1;;1;R16C36_SN10;R16C36_F1_SN10;1;R15C36_W21;R15C36_N111_W210;1;R15C35_X02;R15C35_W211_X02;1;R15C35_SEL3;R15C35_X02_SEL3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_ALU_SUM_COUT[1]": {
          "hide_name": 0,
          "bits": [ 3880104 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "3",
            "src": "../design/module_top.v:79.16-82.6|../design/module_bin_to_bcd.v:15.28-15.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_ALU_COUT_SUM[0]": {
          "hide_name": 0,
          "bits": [ 3880101 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2",
            "src": "../design/module_top.v:79.16-82.6|../design/module_bin_to_bcd.v:14.17-14.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F[2]": {
          "hide_name": 0,
          "bits": [ 3880098 ] ,
          "attributes": {
            "ROUTING": "R17C33_N21;R17C33_OF1_N210;1;R15C33_E21;R15C33_N212_E210;1;R15C34_B1;R15C34_E211_B1;1;R16C37_N21;R16C37_E212_N210;1;R15C37_X08;R15C37_N211_X08;1;R15C37_B4;R15C37_X08_B4;1;R17C35_E21;R17C35_E212_E210;1;R17C36_N21;R17C36_E211_N210;1;R15C36_X08;R15C36_N212_X08;1;R15C36_C4;R15C36_X08_C4;1;R16C37_D4;R16C37_N241_D4;1;R16C35_E21;R16C35_N211_E210;1;R16C36_B2;R16C36_E211_B2;1;R17C35_N21;R17C35_E212_N210;1;R16C35_A5;R16C35_N211_A5;1;R17C33_OF1;;1;R17C33_E21;R17C33_OF1_E210;1;R17C35_E24;R17C35_E212_E240;1;R17C37_N24;R17C37_E242_N240;1;R16C37_X03;R16C37_N241_X03;1;R16C37_A0;R16C37_X03_A0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_ALU_COUT_SUM[1]": {
          "hide_name": 0,
          "bits": [ 3880095 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2",
            "src": "../design/module_top.v:79.16-82.6|../design/module_bin_to_bcd.v:14.17-14.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F[0]": {
          "hide_name": 0,
          "bits": [ 3880092 ] ,
          "attributes": {
            "ROUTING": "R15C36_E20;R15C36_E202_E200;1;R15C37_X05;R15C37_E201_X05;1;R15C37_A4;R15C37_X05_A4;1;R15C34_E20;R15C34_N201_E200;1;R15C36_X05;R15C36_E202_X05;1;R15C36_A4;R15C36_X05_A4;1;R16C34_E20;R16C34_E101_E200;1;R16C36_E21;R16C36_E202_E210;1;R16C37_X06;R16C37_E211_X06;1;R16C37_A4;R16C37_X06_A4;1;R16C34_N20;R16C34_E101_N200;1;R15C34_X01;R15C34_N201_X01;1;R15C34_B2;R15C34_X01_B2;1;R16C36_X03;R16C36_E242_X03;1;R16C36_B3;R16C36_X03_B3;1;R16C35_X07;R16C35_E241_X07;1;R16C35_D5;R16C35_X07_D5;1;R16C33_OF1;;1;R16C33_E10;R16C33_OF1_E100;1;R16C34_E24;R16C34_E101_E240;1;R16C35_X03;R16C35_E241_X03;1;R16C35_A7;R16C35_X03_A7;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_ALU_COUT_SUM_ALU_SUM_COUT[1]": {
          "hide_name": 0,
          "bits": [ 3880090 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:79.16-82.6|../design/module_bin_to_bcd.v:14.17-14.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_ALU_COUT_SUM[2]": {
          "hide_name": 0,
          "bits": [ 3880088 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2",
            "src": "../design/module_top.v:79.16-82.6|../design/module_bin_to_bcd.v:14.17-14.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F[1]": {
          "hide_name": 0,
          "bits": [ 3880085 ] ,
          "attributes": {
            "ROUTING": "R16C37_X08;R16C37_E251_X08;1;R16C37_B4;R16C37_X08_B4;1;R16C34_N13;R16C34_OF5_N130;1;R15C34_B3;R15C34_N131_B3;1;R15C37_X04;R15C37_E251_X04;1;R15C37_D4;R15C37_X04_D4;1;R16C36_E25;R16C36_E252_E250;1;R16C36_B4;R16C36_E250_B4;1;R15C36_B4;R15C36_N251_B4;1;R16C35_X08;R16C35_E251_X08;1;R16C35_B5;R16C35_X08_B5;1;R16C34_OF5;;1;R16C34_E25;R16C34_OF5_E250;1;R16C36_N25;R16C36_E252_N250;1;R15C36_E25;R15C36_N251_E250;1;R15C37_A0;R15C37_E251_A0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F[5]": {
          "hide_name": 0,
          "bits": [ 3880081 ] ,
          "attributes": {
            "ROUTING": "R15C37_S21;R15C37_E212_S210;1;R16C37_X02;R16C37_S211_X02;1;R16C37_SEL1;R16C37_X02_SEL1;1;R15C37_SEL1;R15C37_X02_SEL1;1;R15C35_SEL5;R15C35_X03_SEL5;1;R15C34_E24;R15C34_F4_E240;1;R15C35_X03;R15C35_E241_X03;1;R15C35_SEL1;R15C35_X03_SEL1;1;R16C36_E27;R16C36_E262_E270;1;R16C37_X04;R16C37_E271_X04;1;R16C37_SEL5;R16C37_X04_SEL5;1;R15C36_SEL5;R15C36_X02_SEL5;1;R16C35_SEL6;R16C35_E261_SEL6;1;R15C36_X02;R15C36_E211_X02;1;R15C36_SEL1;R15C36_X02_SEL1;1;R16C35_SEL2;R16C35_E261_SEL2;1;R15C34_EW10;R15C34_F4_EW10;1;R15C35_E21;R15C35_E111_E210;1;R15C37_X02;R15C37_E212_X02;1;R15C37_SEL5;R15C37_X02_SEL5;1;R16C35_SEL4;R16C35_E261_SEL4;1;R15C34_F4;;1;R15C34_SN20;R15C34_F4_SN20;1;R16C34_E26;R16C34_S121_E260;1;R16C35_SEL0;R16C35_E261_SEL0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_ALU_COUT_SUM_ALU_SUM_COUT[2]": {
          "hide_name": 0,
          "bits": [ 3880079 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:79.16-82.6|../design/module_bin_to_bcd.v:14.17-14.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT4_I3_I1[3]": {
          "hide_name": 0,
          "bits": [ 3880077 ] ,
          "attributes": {
            "ROUTING": "R13C35_F4;;1;R13C35_W13;R13C35_F4_W130;1;R13C35_B6;R13C35_W130_B6;1",
            "src": "../design/module_top.v:79.16-82.6|../design/module_bin_to_bcd.v:17.28-17.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT4_I3_I0[2]": {
          "hide_name": 0,
          "bits": [ 3880076 ] ,
          "attributes": {
            "ROUTING": "R13C35_X06;R13C35_E232_X06;1;R13C35_A6;R13C35_X06_A6;1;R13C34_B3;R13C34_E231_B3;1;R13C33_X06;R13C33_E232_X06;1;R13C33_D1;R13C33_X06_D1;1;R13C30_OF6;;1;R13C30_E13;R13C30_OF6_E130;1;R13C31_E23;R13C31_E131_E230;1;R13C33_E23;R13C33_E232_E230;1;R13C35_B4;R13C35_E232_B4;1",
            "src": "../design/module_top.v:79.16-82.6|../design/module_bin_to_bcd.v:16.17-16.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:32.24-32.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F[7]": {
          "hide_name": 0,
          "bits": [ 3880075 ] ,
          "attributes": {
            "ROUTING": "R13C35_F6;;1;R13C35_S26;R13C35_F6_S260;1;R15C35_X01;R15C35_S262_X01;1;R15C35_SEL7;R15C35_X01_SEL7;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_ALU_I1_SUM[7]": {
          "hide_name": 0,
          "bits": [ 3880073 ] ,
          "attributes": {
            "ROUTING": "R11C33_E22;R11C33_E272_E220;1;R11C34_S22;R11C34_E221_S220;1;R13C34_X05;R13C34_S222_X05;1;R13C34_B1;R13C34_X05_B1;1;R11C33_S27;R11C33_E272_S270;1;R13C33_S27;R13C33_S272_S270;1;R14C33_X04;R14C33_S271_X04;1;R14C33_SEL7;R14C33_X04_SEL7;1;R13C35_B7;R13C35_S272_B7;1;R11C31_OF7;;1;R11C31_E27;R11C31_OF7_E270;1;R11C33_E27;R11C33_E272_E270;1;R11C35_S27;R11C35_E272_S270;1;R13C35_X04;R13C35_S272_X04;1;R13C35_B2;R13C35_X04_B2;1",
            "src": "../design/module_top.v:79.16-82.6|../design/module_bin_to_bcd.v:16.17-16.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:32.24-32.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT4_I3_I1[1]": {
          "hide_name": 0,
          "bits": [ 3880071 ] ,
          "attributes": {
            "ROUTING": "R13C35_F2;;1;R13C35_X01;R13C35_F2_X01;1;R13C35_A7;R13C35_X01_A7;1",
            "src": "../design/module_top.v:79.16-82.6|../design/module_bin_to_bcd.v:17.28-17.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_I0": {
          "hide_name": 0,
          "bits": [ 3880063 ] ,
          "attributes": {
            "ROUTING": "R13C37_OF2;;1;R13C37_I0MUX1;R13C37_OF2_DUMMY_I0MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_LUT3_I0_F_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_S0_1_I1": {
          "hide_name": 0,
          "bits": [ 3880062 ] ,
          "attributes": {
            "ROUTING": "R13C37_F3;;1;R13C37_I1MUX2;R13C37_F3_DUMMY_I1MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT3_I0_F_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_S0_1_I0": {
          "hide_name": 0,
          "bits": [ 3880061 ] ,
          "attributes": {
            "ROUTING": "R13C37_F2;;1;R13C37_I0MUX2;R13C37_F2_DUMMY_I0MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_I1": {
          "hide_name": 0,
          "bits": [ 3880059 ] ,
          "attributes": {
            "ROUTING": "R13C37_OF0;;1;R13C37_I1MUX1;R13C37_OF0_DUMMY_I1MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_LUT3_I0_F_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_S0_I1": {
          "hide_name": 0,
          "bits": [ 3880058 ] ,
          "attributes": {
            "ROUTING": "R13C37_F1;;1;R13C37_I1MUX0;R13C37_F1_DUMMY_I1MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT3_I0_F_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_S0_I0": {
          "hide_name": 0,
          "bits": [ 3880057 ] ,
          "attributes": {
            "ROUTING": "R13C37_F0;;1;R13C37_I0MUX0;R13C37_F0_DUMMY_I0MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT3_I0_F_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT[3]": {
          "hide_name": 0,
          "bits": [ 3880055 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "3",
            "src": "../design/module_top.v:79.16-82.6|../design/module_bin_to_bcd.v:15.28-15.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT3_I0_F_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT[2]": {
          "hide_name": 0,
          "bits": [ 3880054 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "3",
            "src": "../design/module_top.v:79.16-82.6|../design/module_bin_to_bcd.v:15.28-15.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT3_I0_F_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3880049 ] ,
          "attributes": {
            "ROUTING": "R16C34_F1;;1;R16C34_I1MUX0;R16C34_F1_DUMMY_I1MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT3_I0_F_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3880048 ] ,
          "attributes": {
            "ROUTING": "R16C34_F0;;1;R16C34_I0MUX0;R16C34_F0_DUMMY_I0MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT3_I0_F_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0[3]": {
          "hide_name": 0,
          "bits": [ 3880044 ] ,
          "attributes": {
            "ROUTING": "R17C33_B3;R17C33_S211_B3;1;R16C34_X08;R16C34_E251_X08;1;R16C34_D3;R16C34_X08_D3;1;R16C33_E25;R16C33_S111_E250;1;R16C34_S25;R16C34_E251_S250;1;R17C34_B4;R17C34_S251_B4;1;R16C34_X02;R16C34_E211_X02;1;R16C34_A1;R16C34_X02_A1;1;R17C33_W21;R17C33_S211_W210;1;R17C32_B3;R17C32_W211_B3;1;R16C33_S21;R16C33_S111_S210;1;R16C33_B3;R16C33_S111_B3;1;R15C33_OF0;;1;R15C33_SN10;R15C33_OF0_SN10;1;R16C33_E21;R16C33_S111_E210;1;R16C34_B5;R16C34_E211_B5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT3_I0_F_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0[1]": {
          "hide_name": 0,
          "bits": [ 3880040 ] ,
          "attributes": {
            "ROUTING": "R17C32_E25;R17C32_S111_E250;1;R17C33_X04;R17C33_E251_X04;1;R17C33_C3;R17C33_X04_C3;1;R16C33_X08;R16C33_E251_X08;1;R16C33_D3;R16C33_X08_D3;1;R17C32_E21;R17C32_S111_E210;1;R17C34_B2;R17C34_E212_B2;1;R16C32_SN10;R16C32_F5_SN10;1;R17C32_B1;R17C32_S111_B1;1;R16C34_A5;R16C34_E252_A5;1;R16C33_A1;R16C33_E251_A1;1;R16C32_F5;;1;R16C32_E25;R16C32_F5_E250;1;R16C34_X04;R16C34_E252_X04;1;R16C34_B3;R16C34_X04_B3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT3_I0_F_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0[0]": {
          "hide_name": 0,
          "bits": [ 3880036 ] ,
          "attributes": {
            "ROUTING": "R16C34_D5;R16C34_E201_D5;1;R17C32_E20;R17C32_S201_E200;1;R17C34_X01;R17C34_E202_X01;1;R17C34_B3;R17C34_X01_B3;1;R17C32_B2;R17C32_X01_B2;1;R16C34_X01;R16C34_E201_X01;1;R16C34_A7;R16C34_X01_A7;1;R16C34_X05;R16C34_E201_X05;1;R16C34_A3;R16C34_X05_A3;1;R16C32_S20;R16C32_OF0_S200;1;R17C32_X01;R17C32_S201_X01;1;R16C33_S24;R16C33_E101_S240;1;R17C33_X05;R17C33_S241_X05;1;R17C33_A3;R17C33_X05_A3;1;R16C32_OF0;;1;R16C32_E10;R16C32_OF0_E100;1;R16C33_E20;R16C33_E101_E200;1;R16C33_A3;R16C33_E200_A3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT3_I0_F_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0[4]": {
          "hide_name": 0,
          "bits": [ 3880030 ] ,
          "attributes": {
            "ROUTING": "R16C34_SEL0;R16C34_X07_SEL0;1;R17C33_SEL0;R17C33_X07_SEL0;1;R16C34_SEL2;R16C34_X07_SEL2;1;R16C32_E24;R16C32_N101_E240;1;R16C34_X07;R16C34_E242_X07;1;R16C34_SEL6;R16C34_X07_SEL6;1;R17C33_SEL2;R17C33_X07_SEL2;1;R16C33_SEL2;R16C33_X05_SEL2;1;R17C33_X07;R17C33_E241_X07;1;R16C33_X05;R16C33_E201_X05;1;R16C33_SEL0;R16C33_X05_SEL0;1;R17C32_F4;;1;R17C32_N10;R17C32_F4_N100;1;R16C32_E20;R16C32_N101_E200;1;R17C32_E24;R17C32_F4_E240;1;R16C34_SEL4;R16C34_X07_SEL4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT3_I0_F_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3880028 ] ,
          "attributes": {
            "ROUTING": "R16C34_F3;;1;R16C34_I1MUX2;R16C34_F3_DUMMY_I1MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT3_I0_F_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3880027 ] ,
          "attributes": {
            "ROUTING": "R16C34_F2;;1;R16C34_I0MUX2;R16C34_F2_DUMMY_I0MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT3_I0_F_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0[5]": {
          "hide_name": 0,
          "bits": [ 3880025 ] ,
          "attributes": {
            "ROUTING": "R17C34_F4;;1;R17C34_N24;R17C34_F4_N240;1;R16C34_X03;R16C34_N241_X03;1;R16C34_SEL1;R16C34_X03_SEL1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT3_I0_F_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3880024 ] ,
          "attributes": {
            "ROUTING": "R16C34_OF0;;1;R16C34_I1MUX1;R16C34_OF0_DUMMY_I1MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_LUT3_I0_F_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3880023 ] ,
          "attributes": {
            "ROUTING": "R16C34_OF2;;1;R16C34_I0MUX1;R16C34_OF2_DUMMY_I0MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_LUT4_I3_I0[1]": {
          "hide_name": 0,
          "bits": [ 3880021 ] ,
          "attributes": {
            "ROUTING": "R12C33_E13;R12C33_F3_E130;1;R12C34_S23;R12C34_E131_S230;1;R13C34_B2;R13C34_S231_B2;1;R12C35_B6;R12C35_E232_B6;1;R12C35_B3;R12C35_E232_B3;1;R12C35_B1;R12C35_E232_B1;1;R12C33_F3;;1;R12C33_E23;R12C33_F3_E230;1;R12C35_S23;R12C35_E232_S230;1;R13C35_B3;R13C35_S231_B3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT4_I3_I1_ALU_SUM_1_COUT_ALU_COUT_SUM[2]": {
          "hide_name": 0,
          "bits": [ 3880019 ] ,
          "attributes": {
            "ROUTING": "R12C35_A1;R12C35_N251_A1;1;R13C35_N25;R13C35_N242_N250;1;R12C35_B5;R12C35_N251_B5;1;R15C33_OF4;;1;R15C33_E24;R15C33_OF4_E240;1;R15C35_N24;R15C35_E242_N240;1;R13C35_X05;R13C35_N242_X05;1;R13C35_B1;R13C35_X05_B1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT4_I3_I1[2]": {
          "hide_name": 0,
          "bits": [ 3880017 ] ,
          "attributes": {
            "ROUTING": "R13C35_SN20;R13C35_F3_SN20;1;R12C35_A6;R12C35_N121_A6;1;R12C35_W25;R12C35_N111_W250;1;R12C35_B0;R12C35_W250_B0;1;R13C35_F3;;1;R13C35_SN10;R13C35_F3_SN10;1;R12C35_A3;R12C35_N111_A3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT4_I3_I1[0]": {
          "hide_name": 0,
          "bits": [ 3880015 ] ,
          "attributes": {
            "ROUTING": "R12C35_A5;R12C35_N211_A5;1;R13C35_F1;;1;R13C35_N21;R13C35_F1_N210;1;R12C35_X02;R12C35_N211_X02;1;R12C35_A0;R12C35_X02_A0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT4_I3_I1_ALU_SUM_1_COUT_ALU_COUT_SUM[4]": {
          "hide_name": 0,
          "bits": [ 3880012 ] ,
          "attributes": {
            "ROUTING": "R13C35_C6;R13C35_E220_C6;1;R12C35_D6;R12C35_X04_D6;1;R12C35_SEL0;R12C35_X08_SEL0;1;R13C33_E27;R13C33_N271_E270;1;R13C35_E22;R13C35_E272_E220;1;R13C35_C7;R13C35_E220_C7;1;R12C35_X04;R12C35_E272_X04;1;R12C35_C3;R12C35_X04_C3;1;R14C33_OF7;;1;R14C33_N27;R14C33_OF7_N270;1;R12C33_E27;R12C33_N272_E270;1;R12C35_X08;R12C35_E272_X08;1;R12C35_C5;R12C35_X08_C5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT2_I0_F[1]": {
          "hide_name": 0,
          "bits": [ 3880010 ] ,
          "attributes": {
            "ROUTING": "R12C35_E10;R12C35_OF0_E100;1;R12C36_S20;R12C36_E101_S200;1;R13C36_X07;R13C36_S201_X07;1;R13C36_B7;R13C36_X07_B7;1;R12C37_S20;R12C37_E202_S200;1;R13C37_X01;R13C37_S201_X01;1;R13C37_B3;R13C37_X01_B3;1;R12C35_OF0;;1;R12C35_E20;R12C35_OF0_E200;1;R12C37_X01;R12C37_E202_X01;1;R12C37_A0;R12C37_X01_A0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT3_I0_F_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3880008 ] ,
          "attributes": {
            "ROUTING": "R12C35_F1;;1;R12C35_I1MUX0;R12C35_F1_DUMMY_I1MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT3_I0_F_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3880007 ] ,
          "attributes": {
            "ROUTING": "R12C35_F0;;1;R12C35_I0MUX0;R12C35_F0_DUMMY_I0MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT3_I0_F_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_SUM[0]": {
          "hide_name": 0,
          "bits": [ 3880005 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2",
            "src": "../design/module_top.v:79.16-82.6|../design/module_bin_to_bcd.v:16.17-16.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT3_I0_F_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_SUM[1]": {
          "hide_name": 0,
          "bits": [ 3880003 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2",
            "src": "../design/module_top.v:79.16-82.6|../design/module_bin_to_bcd.v:16.17-16.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT3_I0_F_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_SUM_ALU_SUM_COUT[1]": {
          "hide_name": 0,
          "bits": [ 3880002 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:79.16-82.6|../design/module_bin_to_bcd.v:16.17-16.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT3_I0_F_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_SUM[2]": {
          "hide_name": 0,
          "bits": [ 3880000 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2",
            "src": "../design/module_top.v:79.16-82.6|../design/module_bin_to_bcd.v:16.17-16.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT2_I0_F[3]": {
          "hide_name": 0,
          "bits": [ 3879997 ] ,
          "attributes": {
            "ROUTING": "R11C37_SEL1;R11C37_X03_SEL1;1;R13C37_B2;R13C37_X03_B2;1;R13C37_X03;R13C37_S242_X03;1;R13C37_D3;R13C37_X03_D3;1;R11C37_S24;R11C37_E242_S240;1;R12C37_X03;R12C37_S241_X03;1;R12C37_D0;R12C37_X03_D0;1;R11C37_X03;R11C37_E242_X03;1;R11C37_SEL5;R11C37_X03_SEL5;1;R11C35_S13;R11C35_F4_S130;1;R12C35_C6;R12C35_S131_C6;1;R11C36_SEL1;R11C36_X03_SEL1;1;R11C36_S24;R11C36_E241_S240;1;R13C36_D7;R13C36_S242_D7;1;R11C35_F4;;1;R11C35_E24;R11C35_F4_E240;1;R11C36_X03;R11C36_E241_X03;1;R11C36_SEL5;R11C36_X03_SEL5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT3_I0_F_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_SUM_ALU_SUM_COUT[2]": {
          "hide_name": 0,
          "bits": [ 3879995 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:79.16-82.6|../design/module_bin_to_bcd.v:16.17-16.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT3_I0_F_ALU_SUM_COUT_ALU_COUT_1_SUM[1]": {
          "hide_name": 0,
          "bits": [ 3879993 ] ,
          "attributes": {
            "ROUTING": "R12C36_F1;;1;R12C36_E13;R12C36_F1_E130;1;R12C37_B0;R12C37_E131_B0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT2_I0_F[2]": {
          "hide_name": 0,
          "bits": [ 3879990 ] ,
          "attributes": {
            "ROUTING": "R13C37_A3;R13C37_N251_A3;1;R13C36_X08;R13C36_N211_X08;1;R13C36_C7;R13C36_X08_C7;1;R16C36_N21;R16C36_E212_N210;1;R14C36_N21;R14C36_N212_N210;1;R12C36_B1;R12C36_N212_B1;1;R12C37_X02;R12C37_N252_X02;1;R12C37_C0;R12C37_X02_C0;1;R16C34_OF1;;1;R16C34_E21;R16C34_OF1_E210;1;R16C36_E24;R16C36_E212_E240;1;R16C37_N24;R16C37_E241_N240;1;R14C37_N25;R14C37_N242_N250;1;R12C37_N20;R12C37_N252_N200;1;R11C37_C4;R11C37_N201_C4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT3_I0_F_ALU_SUM_COUT_ALU_COUT_SUM[4]": {
          "hide_name": 0,
          "bits": [ 3879987 ] ,
          "attributes": {
            "ROUTING": "R13C37_SEL2;R13C37_E261_SEL2;1;R12C36_F3;;1;R12C36_SN20;R12C36_F3_SN20;1;R13C36_E26;R13C36_S121_E260;1;R13C37_SEL0;R13C37_E261_SEL0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT2_I0_F[0]": {
          "hide_name": 0,
          "bits": [ 3879985 ] ,
          "attributes": {
            "ROUTING": "R13C35_EW10;R13C35_F7_EW10;1;R13C36_N21;R13C36_E111_N210;1;R12C36_B3;R12C36_N211_B3;1;R13C37_N27;R13C37_E272_N270;1;R11C37_X06;R11C37_N272_X06;1;R11C37_A4;R11C37_X06_A4;1;R13C36_A7;R13C36_E271_A7;1;R13C35_N13;R13C35_F7_N130;1;R12C35_N23;R12C35_N131_N230;1;R11C35_B2;R11C35_N231_B2;1;R13C37_A2;R13C37_E272_A2;1;R13C35_F7;;1;R13C35_E27;R13C35_F7_E270;1;R13C37_X04;R13C37_E272_X04;1;R13C37_C3;R13C37_X04_C3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT3_I0_F[6]": {
          "hide_name": 0,
          "bits": [ 3879982 ] ,
          "attributes": {
            "ROUTING": "R12C36_E10;R12C36_F2_E100;1;R12C37_N24;R12C37_E101_N240;1;R11C37_SEL3;R11C37_N241_SEL3;1;R12C36_F2;;1;R12C36_N22;R12C36_F2_N220;1;R11C36_X01;R11C36_N221_X01;1;R11C36_SEL3;R11C36_X01_SEL3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT3_I0_F[3]": {
          "hide_name": 0,
          "bits": [ 3879981 ] ,
          "attributes": {
            "ROUTING": "R11C37_X04;R11C37_E271_X04;1;R11C37_D4;R11C37_X04_D4;1;R12C35_N13;R12C35_F5_N130;1;R11C35_B1;R11C35_N131_B1;1;R12C36_N27;R12C36_E131_N270;1;R11C36_E27;R11C36_N271_E270;1;R11C37_A0;R11C37_E271_A0;1;R12C35_F5;;1;R12C35_E13;R12C35_F5_E130;1;R12C36_B2;R12C36_E131_B2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT2_I0_F_ALU_SUM_COUT[1]": {
          "hide_name": 0,
          "bits": [ 3879980 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "3",
            "src": "../design/module_top.v:79.16-82.6|../design/module_bin_to_bcd.v:17.28-17.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT2_I0_F_ALU_SUM_COUT[0]": {
          "hide_name": 0,
          "bits": [ 3879978 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "3",
            "src": "../design/module_top.v:79.16-82.6|../design/module_bin_to_bcd.v:17.28-17.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_LUT4_F_I1_LUT4_I0_F_ALU_I1_COUT_ALU_COUT_1_SUM[3]": {
          "hide_name": 0,
          "bits": [ 3879975 ] ,
          "attributes": {
            "ROUTING": "R12C32_F4;;1;R12C32_EW20;R12C32_F4_EW20;1;R12C33_C5;R12C33_E121_C5;1",
            "src": "../design/module_top.v:79.16-82.6|../design/module_bin_to_bcd.v:17.28-17.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT4_I3_F_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_LUT4_F_I1_LUT4_I0_F_ALU_I1_COUT_ALU_COUT_SUM[4]": {
          "hide_name": 0,
          "bits": [ 3879974 ] ,
          "attributes": {
            "ROUTING": "R12C30_N10;R12C30_F4_N100;1;R11C30_E20;R11C30_N101_E200;1;R11C31_X01;R11C31_E201_X01;1;R11C31_SEL7;R11C31_X01_SEL7;1;R12C33_B5;R12C33_E212_B5;1;R12C30_S24;R12C30_F4_S240;1;R13C30_X05;R13C30_S241_X05;1;R13C30_SEL6;R13C30_X05_SEL6;1;R12C31_E21;R12C31_E111_E210;1;R12C33_X02;R12C33_E212_X02;1;R12C33_C3;R12C33_X02_C3;1;R12C30_F4;;1;R12C30_EW10;R12C30_F4_EW10;1;R13C33_X02;R13C33_S211_X02;1;R12C33_S21;R12C33_E212_S210;1;R13C33_C1;R13C33_X02_C1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT3_I0_F[7]": {
          "hide_name": 0,
          "bits": [ 3879972 ] ,
          "attributes": {
            "ROUTING": "R12C33_F5;;1;R12C33_E25;R12C33_F5_E250;1;R12C35_N25;R12C35_E252_N250;1;R11C35_E25;R11C35_N251_E250;1;R11C36_X04;R11C36_E251_X04;1;R11C36_SEL7;R11C36_X04_SEL7;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT2_I0_F[5]": {
          "hide_name": 0,
          "bits": [ 3879970 ] ,
          "attributes": {
            "ROUTING": "R13C36_SEL1;R13C36_X03_SEL1;1;R12C36_F4;;1;R12C36_S24;R12C36_F4_S240;1;R13C36_X03;R13C36_S241_X03;1;R13C36_SEL5;R13C36_X03_SEL5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT3_I0_F[1]": {
          "hide_name": 0,
          "bits": [ 3879969 ] ,
          "attributes": {
            "ROUTING": "R12C35_N10;R12C35_F3_N100;1;R11C35_W24;R11C35_N101_W240;1;R11C35_B3;R11C35_W240_B3;1;R12C37_N23;R12C37_E232_N230;1;R11C37_X08;R11C37_N231_X08;1;R11C37_B4;R11C37_X08_B4;1;R12C35_F3;;1;R12C35_E23;R12C35_F3_E230;1;R12C36_B4;R12C36_E231_B4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT2_I0_F_ALU_SUM_COUT[3]": {
          "hide_name": 0,
          "bits": [ 3879968 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "3",
            "src": "../design/module_top.v:79.16-82.6|../design/module_bin_to_bcd.v:17.28-17.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT2_I0_F_ALU_SUM_COUT[2]": {
          "hide_name": 0,
          "bits": [ 3879967 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "3",
            "src": "../design/module_top.v:79.16-82.6|../design/module_bin_to_bcd.v:17.28-17.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT2_I0_F[6]": {
          "hide_name": 0,
          "bits": [ 3879964 ] ,
          "attributes": {
            "ROUTING": "R16C33_F5;;1;R16C33_N25;R16C33_F5_N250;1;R14C33_E25;R14C33_N252_E250;1;R14C35_E25;R14C35_E252_E250;1;R14C36_N25;R14C36_E251_N250;1;R13C36_X04;R13C36_N251_X04;1;R13C36_SEL3;R13C36_X04_SEL3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.contador_digitos[0]": {
          "hide_name": 0,
          "bits": [ 3879959 ] ,
          "attributes": {
            "ROUTING": "R12C34_B1;R12C34_S211_B1;1;R11C34_S24;R11C34_S212_S240;1;R12C34_E24;R12C34_S241_E240;1;R12C35_X07;R12C35_E241_X07;1;R12C35_A2;R12C35_X07_A2;1;R14C35_B1;R14C35_E211_B1;1;R7C34_S20;R7C34_Q0_S200;1;R9C34_S21;R9C34_S202_S210;1;R11C34_S21;R11C34_S212_S210;1;R13C34_S21;R13C34_S212_S210;1;R14C34_E21;R14C34_S211_E210;1;R14C35_B4;R14C35_E211_B4;1;R7C34_A0;R7C34_X01_A0;1;R7C34_Q0;;1;R7C34_X01;R7C34_Q0_X01;1;R7C34_B4;R7C34_X01_B4;1",
            "src": "../design/module_top.v:85.23-91.6|../design/module_7_segments.v:16.15-16.31",
            "hdlname": "display_inst contador_digitos"
          }
        },
        "display_inst.contador_digitos[1]": {
          "hide_name": 0,
          "bits": [ 3879958 ] ,
          "attributes": {
            "ROUTING": "R13C34_S25;R13C34_S252_S250;1;R14C34_E25;R14C34_S251_E250;1;R14C35_A4;R14C35_E251_A4;1;R13C35_S25;R13C35_S242_S250;1;R14C35_A1;R14C35_S251_A1;1;R11C34_S25;R11C34_S242_S250;1;R12C34_A1;R12C34_S251_A1;1;R7C34_S24;R7C34_Q4_S240;1;R9C34_S24;R9C34_S242_S240;1;R11C34_E24;R11C34_S242_E240;1;R11C35_S24;R11C35_E241_S240;1;R12C35_X03;R12C35_S241_X03;1;R12C35_B2;R12C35_X03_B2;1;R7C34_Q4;;1;R7C34_X07;R7C34_Q4_X07;1;R7C34_A4;R7C34_X07_A4;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "../design/module_top.v:85.23-91.6|../design/module_7_segments.v:43.37-43.60|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:270.23-270.24",
            "hdlname": "display_inst contador_digitos"
          }
        },
        "debouncer_loop[3].debounce_inst.noisy_signal_reg_LUT2_I1_F_LUT4_F_1_I0[3]": {
          "hide_name": 0,
          "bits": [ 3879947 ] ,
          "attributes": {
            "ROUTING": "R6C21_F7;;1;R6C21_X04;R6C21_F7_X04;1;R6C21_D6;R6C21_X04_D6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.noisy_signal_reg_LUT2_I1_F_LUT4_F_1_I0[2]": {
          "hide_name": 0,
          "bits": [ 3879946 ] ,
          "attributes": {
            "ROUTING": "R6C22_F6;;1;R6C22_W10;R6C22_F6_W100;1;R6C21_C6;R6C21_W101_C6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.noisy_signal_reg_LUT2_I1_F_LUT4_F_1_I0[1]": {
          "hide_name": 0,
          "bits": [ 3879945 ] ,
          "attributes": {
            "ROUTING": "R6C20_F6;;1;R6C20_E13;R6C20_F6_E130;1;R6C21_B6;R6C21_E131_B6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.noisy_signal_reg_LUT2_I1_F_LUT4_F_1_I0[0]": {
          "hide_name": 0,
          "bits": [ 3879944 ] ,
          "attributes": {
            "ROUTING": "R6C20_F7;;1;R6C20_EW10;R6C20_F7_EW10;1;R6C21_A6;R6C21_E111_A6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.noisy_signal_reg_LUT2_I1_F_LUT4_F_I0[3]": {
          "hide_name": 0,
          "bits": [ 3879942 ] ,
          "attributes": {
            "ROUTING": "R6C17_F7;;1;R6C17_E10;R6C17_F7_E100;1;R6C18_D7;R6C18_E101_D7;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.noisy_signal_reg_LUT2_I1_F_LUT4_F_I0[2]": {
          "hide_name": 0,
          "bits": [ 3879941 ] ,
          "attributes": {
            "ROUTING": "R6C18_F6;;1;R6C18_C7;R6C18_F6_C7;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.noisy_signal_reg_LUT2_I1_F_LUT4_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 3879940 ] ,
          "attributes": {
            "ROUTING": "R6C17_F6;;1;R6C17_E13;R6C17_F6_E130;1;R6C18_B7;R6C18_E131_B7;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.noisy_signal_reg_LUT2_I1_F_LUT4_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3879939 ] ,
          "attributes": {
            "ROUTING": "R6C19_F7;;1;R6C19_W13;R6C19_F7_W130;1;R6C18_A7;R6C18_W131_A7;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.noisy_signal_reg": {
          "hide_name": 0,
          "bits": [ 3879935 ] ,
          "attributes": {
            "ROUTING": "R7C22_Q1;;1;R7C22_W13;R7C22_Q1_W130;1;R7C22_B6;R7C22_W130_B6;1",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:9.9-9.25",
            "hdlname": "debouncer_loop[3].debounce_inst noisy_signal_reg"
          }
        },
        "debouncer_loop[3].debounce_inst.noisy_signal_reg_DFFCE_Q_CLEAR": {
          "hide_name": 0,
          "bits": [ 3879934 ] ,
          "attributes": {
            "ROUTING": "R7C23_F0;;1;R7C23_W20;R7C23_F0_W200;1;R7C22_X05;R7C22_W201_X05;1;R7C22_LSR0;R7C22_X05_LSR0;1"
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_D_ALU_SUM_8_COUT[3]": {
          "hide_name": 0,
          "bits": [ 3881807 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "24",
            "src": "../design/module_top.v:29.18-33.6|../design/module_freq_divider.v:25.40-25.63|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_D_ALU_SUM_8_COUT[11]": {
          "hide_name": 0,
          "bits": [ 3881793 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "24",
            "src": "../design/module_top.v:29.18-33.6|../design/module_freq_divider.v:25.40-25.63|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_9_CLEAR": {
          "hide_name": 0,
          "bits": [ 3879925 ] ,
          "attributes": {
            "ROUTING": "R4C20_F7;;1;R4C20_X08;R4C20_F7_X08;1;R4C20_LSR1;R4C20_X08_LSR1;1"
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_D_ALU_SUM_8_COUT[12]": {
          "hide_name": 0,
          "bits": [ 3881790 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "24",
            "src": "../design/module_top.v:29.18-33.6|../design/module_freq_divider.v:25.40-25.63|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_8_CLEAR": {
          "hide_name": 0,
          "bits": [ 3879920 ] ,
          "attributes": {
            "ROUTING": "R7C20_F6;;1;R7C20_X07;R7C20_F6_X07;1;R7C20_LSR2;R7C20_X07_LSR2;1"
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_D_ALU_SUM_8_COUT[6]": {
          "hide_name": 0,
          "bits": [ 3881787 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "24",
            "src": "../design/module_top.v:29.18-33.6|../design/module_freq_divider.v:25.40-25.63|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_7_CLEAR": {
          "hide_name": 0,
          "bits": [ 3879915 ] ,
          "attributes": {
            "ROUTING": "R8C21_F3;;1;R8C21_N13;R8C21_F3_N130;1;R8C21_N24;R8C21_N130_N240;1;R7C21_X05;R7C21_N241_X05;1;R7C21_LSR2;R7C21_X05_LSR2;1"
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_D_ALU_SUM_8_COUT[13]": {
          "hide_name": 0,
          "bits": [ 3881784 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "24",
            "src": "../design/module_top.v:29.18-33.6|../design/module_freq_divider.v:25.40-25.63|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_6_CLEAR": {
          "hide_name": 0,
          "bits": [ 3879910 ] ,
          "attributes": {
            "ROUTING": "R7C21_F6;;1;R7C21_X07;R7C21_F6_X07;1;R7C21_LSR0;R7C21_X07_LSR0;1"
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_D_ALU_SUM_8_COUT[14]": {
          "hide_name": 0,
          "bits": [ 3881781 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "24",
            "src": "../design/module_top.v:29.18-33.6|../design/module_freq_divider.v:25.40-25.63|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_5_CLEAR": {
          "hide_name": 0,
          "bits": [ 3879905 ] ,
          "attributes": {
            "ROUTING": "R7C21_F7;;1;R7C21_X08;R7C21_F7_X08;1;R7C21_LSR1;R7C21_X08_LSR1;1"
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_D_ALU_SUM_8_COUT[15]": {
          "hide_name": 0,
          "bits": [ 3881778 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "24",
            "src": "../design/module_top.v:29.18-33.6|../design/module_freq_divider.v:25.40-25.63|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_4_CLEAR": {
          "hide_name": 0,
          "bits": [ 3879900 ] ,
          "attributes": {
            "ROUTING": "R8C21_F1;;1;R8C21_X06;R8C21_F1_X06;1;R8C21_LSR2;R8C21_X06_LSR2;1"
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_D_ALU_SUM_8_COUT[17]": {
          "hide_name": 0,
          "bits": [ 3881772 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "24",
            "src": "../design/module_top.v:29.18-33.6|../design/module_freq_divider.v:25.40-25.63|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_31_CLEAR": {
          "hide_name": 0,
          "bits": [ 3879893 ] ,
          "attributes": {
            "ROUTING": "R4C17_F1;;1;R4C17_X06;R4C17_F1_X06;1;R4C17_LSR2;R4C17_X06_LSR2;1"
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_D_ALU_SUM_8_COUT[18]": {
          "hide_name": 0,
          "bits": [ 3881769 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "24",
            "src": "../design/module_top.v:29.18-33.6|../design/module_freq_divider.v:25.40-25.63|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_30_CLEAR": {
          "hide_name": 0,
          "bits": [ 3879888 ] ,
          "attributes": {
            "ROUTING": "R5C16_F4;;1;R5C16_W13;R5C16_F4_W130;1;R5C16_S27;R5C16_W130_S270;1;R6C16_LSR1;R6C16_S271_LSR1;1"
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_D_ALU_SUM_8_COUT[16]": {
          "hide_name": 0,
          "bits": [ 3881775 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "24",
            "src": "../design/module_top.v:29.18-33.6|../design/module_freq_divider.v:25.40-25.63|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_3_CLEAR": {
          "hide_name": 0,
          "bits": [ 3879885 ] ,
          "attributes": {
            "ROUTING": "R5C23_F7;;1;R5C23_X08;R5C23_F7_X08;1;R5C23_LSR2;R5C23_X08_LSR2;1"
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_D_ALU_SUM_8_COUT[0]": {
          "hide_name": 0,
          "bits": [ 3881764 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "24",
            "src": "../design/module_top.v:29.18-33.6|../design/module_freq_divider.v:25.40-25.63|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_29_CLEAR": {
          "hide_name": 0,
          "bits": [ 3879878 ] ,
          "attributes": {
            "ROUTING": "R6C16_F7;;1;R6C16_X08;R6C16_F7_X08;1;R6C16_LSR0;R6C16_X08_LSR0;1"
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_D_ALU_SUM_8_COUT[19]": {
          "hide_name": 0,
          "bits": [ 3881761 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "24",
            "src": "../design/module_top.v:29.18-33.6|../design/module_freq_divider.v:25.40-25.63|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_28_CLEAR": {
          "hide_name": 0,
          "bits": [ 3879873 ] ,
          "attributes": {
            "ROUTING": "R7C17_F7;;1;R7C17_X08;R7C17_F7_X08;1;R7C17_LSR2;R7C17_X08_LSR2;1"
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_D_ALU_SUM_8_COUT[20]": {
          "hide_name": 0,
          "bits": [ 3881758 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "24",
            "src": "../design/module_top.v:29.18-33.6|../design/module_freq_divider.v:25.40-25.63|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_27_CLEAR": {
          "hide_name": 0,
          "bits": [ 3879868 ] ,
          "attributes": {
            "ROUTING": "R6C16_F6;;1;R6C16_X07;R6C16_F6_X07;1;R6C16_LSR2;R6C16_X07_LSR2;1"
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_D_ALU_SUM_8_COUT[22]": {
          "hide_name": 0,
          "bits": [ 3881755 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "24",
            "src": "../design/module_top.v:29.18-33.6|../design/module_freq_divider.v:25.40-25.63|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_26_CLEAR": {
          "hide_name": 0,
          "bits": [ 3879863 ] ,
          "attributes": {
            "ROUTING": "R7C16_F6;;1;R7C16_W13;R7C16_F6_W130;1;R7C16_E27;R7C16_W130_E270;1;R7C17_LSR1;R7C17_E271_LSR1;1"
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_D_ALU_SUM_8_COUT[21]": {
          "hide_name": 0,
          "bits": [ 3881753 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "24",
            "src": "../design/module_top.v:29.18-33.6|../design/module_freq_divider.v:25.40-25.63|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_25_CLEAR": {
          "hide_name": 0,
          "bits": [ 3879858 ] ,
          "attributes": {
            "ROUTING": "R7C17_F6;;1;R7C17_X07;R7C17_F6_X07;1;R7C17_LSR0;R7C17_X07_LSR0;1"
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_D_ALU_SUM_8_COUT[7]": {
          "hide_name": 0,
          "bits": [ 3881750 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "24",
            "src": "../design/module_top.v:29.18-33.6|../design/module_freq_divider.v:25.40-25.63|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_24_CLEAR": {
          "hide_name": 0,
          "bits": [ 3879853 ] ,
          "attributes": {
            "ROUTING": "R5C16_F6;;1;R5C16_X07;R5C16_F6_X07;1;R5C16_LSR0;R5C16_X07_LSR0;1"
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_D_ALU_SUM_8_COUT[9]": {
          "hide_name": 0,
          "bits": [ 3881747 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "24",
            "src": "../design/module_top.v:29.18-33.6|../design/module_freq_divider.v:25.40-25.63|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_23_CLEAR": {
          "hide_name": 0,
          "bits": [ 3879848 ] ,
          "attributes": {
            "ROUTING": "R8C18_F5;;1;R8C18_X08;R8C18_F5_X08;1;R8C18_LSR0;R8C18_X08_LSR0;1"
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_D_ALU_SUM_8_COUT[8]": {
          "hide_name": 0,
          "bits": [ 3881745 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "24",
            "src": "../design/module_top.v:29.18-33.6|../design/module_freq_divider.v:25.40-25.63|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_22_CLEAR": {
          "hide_name": 0,
          "bits": [ 3879843 ] ,
          "attributes": {
            "ROUTING": "R7C18_F7;;1;R7C18_X08;R7C18_F7_X08;1;R7C18_LSR1;R7C18_X08_LSR1;1"
          }
        },
        "divisor_inst.clk_divider_counter[15]": {
          "hide_name": 0,
          "bits": [ 3881742 ] ,
          "attributes": {
            "ROUTING": "R21C36_B7;R21C36_N101_B7;1;R22C36_Q4;;1;R22C36_N10;R22C36_Q4_N100;1;R21C36_B4;R21C36_N101_B4;1",
            "src": "../design/module_top.v:29.18-33.6|../design/module_freq_divider.v:8.18-8.37",
            "hdlname": "divisor_inst clk_divider_counter"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_21_CLEAR": {
          "hide_name": 0,
          "bits": [ 3879838 ] ,
          "attributes": {
            "ROUTING": "R7C18_F1;;1;R7C18_X06;R7C18_F1_X06;1;R7C18_LSR2;R7C18_X06_LSR2;1"
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_D[15]": {
          "hide_name": 0,
          "bits": [ 3881741 ] ,
          "attributes": {
            "ROUTING": "R21C36_F4;;1;R21C36_S10;R21C36_F4_S100;1;R22C36_A4;R22C36_S101_A4;1",
            "src": "../design/module_top.v:29.18-33.6|../design/module_freq_divider.v:25.40-25.63|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_20_CLEAR": {
          "hide_name": 0,
          "bits": [ 3879833 ] ,
          "attributes": {
            "ROUTING": "R4C18_F4;;1;R4C18_S10;R4C18_F4_S100;1;R4C18_E21;R4C18_S100_E210;1;R4C19_LSR1;R4C19_E211_LSR1;1"
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_D_ALU_SUM_8_COUT[1]": {
          "hide_name": 0,
          "bits": [ 3881766 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "24",
            "src": "../design/module_top.v:29.18-33.6|../design/module_freq_divider.v:25.40-25.63|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_2_CLEAR": {
          "hide_name": 0,
          "bits": [ 3879830 ] ,
          "attributes": {
            "ROUTING": "R8C22_F5;;1;R8C22_N25;R8C22_F5_N250;1;R7C22_X06;R7C22_N251_X06;1;R7C22_LSR1;R7C22_X06_LSR1;1"
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_D[16]": {
          "hide_name": 0,
          "bits": [ 3881738 ] ,
          "attributes": {
            "ROUTING": "R21C36_F5;;1;R21C36_SN20;R21C36_F5_SN20;1;R20C36_A4;R20C36_N121_A4;1",
            "src": "../design/module_top.v:29.18-33.6|../design/module_freq_divider.v:25.40-25.63|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_19_CLEAR": {
          "hide_name": 0,
          "bits": [ 3879823 ] ,
          "attributes": {
            "ROUTING": "R5C22_F6;;1;R5C22_S26;R5C22_F6_S260;1;R6C22_X05;R6C22_S261_X05;1;R6C22_LSR2;R6C22_X05_LSR2;1"
          }
        },
        "divisor_inst.clk_divider_counter[17]": {
          "hide_name": 0,
          "bits": [ 3881736 ] ,
          "attributes": {
            "ROUTING": "R21C37_W23;R21C37_N131_W230;1;R21C36_X02;R21C36_W231_X02;1;R21C36_D7;R21C36_X02_D7;1;R22C37_Q2;;1;R22C37_N13;R22C37_Q2_N130;1;R21C37_B0;R21C37_N131_B0;1",
            "src": "../design/module_top.v:29.18-33.6|../design/module_freq_divider.v:8.18-8.37",
            "hdlname": "divisor_inst clk_divider_counter"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_18_CLEAR": {
          "hide_name": 0,
          "bits": [ 3879818 ] ,
          "attributes": {
            "ROUTING": "R4C19_F7;;1;R4C19_X08;R4C19_F7_X08;1;R4C19_LSR0;R4C19_X08_LSR0;1"
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_D[17]": {
          "hide_name": 0,
          "bits": [ 3881735 ] ,
          "attributes": {
            "ROUTING": "R21C37_F0;;1;R21C37_S13;R21C37_F0_S130;1;R22C37_A2;R22C37_S131_A2;1",
            "src": "../design/module_top.v:29.18-33.6|../design/module_freq_divider.v:25.40-25.63|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_17_CLEAR": {
          "hide_name": 0,
          "bits": [ 3879813 ] ,
          "attributes": {
            "ROUTING": "R6C23_F3;;1;R6C23_X06;R6C23_F3_X06;1;R6C23_LSR0;R6C23_X06_LSR0;1"
          }
        },
        "divisor_inst.clk_divider_counter[18]": {
          "hide_name": 0,
          "bits": [ 3881733 ] ,
          "attributes": {
            "ROUTING": "R20C37_E13;R20C37_Q2_E130;1;R20C37_A7;R20C37_E130_A7;1;R20C37_Q2;;1;R20C37_SN10;R20C37_Q2_SN10;1;R21C37_B1;R21C37_S111_B1;1",
            "src": "../design/module_top.v:29.18-33.6|../design/module_freq_divider.v:8.18-8.37",
            "hdlname": "divisor_inst clk_divider_counter"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_16_CLEAR": {
          "hide_name": 0,
          "bits": [ 3879808 ] ,
          "attributes": {
            "ROUTING": "R5C22_F7;;1;R5C22_X08;R5C22_F7_X08;1;R5C22_LSR2;R5C22_X08_LSR2;1"
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_D[18]": {
          "hide_name": 0,
          "bits": [ 3881732 ] ,
          "attributes": {
            "ROUTING": "R21C37_F1;;1;R21C37_N21;R21C37_F1_N210;1;R20C37_X02;R20C37_N211_X02;1;R20C37_A2;R20C37_X02_A2;1",
            "src": "../design/module_top.v:29.18-33.6|../design/module_freq_divider.v:25.40-25.63|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_15_CLEAR": {
          "hide_name": 0,
          "bits": [ 3879803 ] ,
          "attributes": {
            "ROUTING": "R4C19_F6;;1;R4C19_X07;R4C19_F6_X07;1;R4C19_LSR2;R4C19_X07_LSR2;1"
          }
        },
        "divisor_inst.clk_divider_counter[19]": {
          "hide_name": 0,
          "bits": [ 3881730 ] ,
          "attributes": {
            "ROUTING": "R20C37_X05;R20C37_Q0_X05;1;R20C37_B7;R20C37_X05_B7;1;R20C37_Q0;;1;R20C37_S20;R20C37_Q0_S200;1;R21C37_X01;R21C37_S201_X01;1;R21C37_B2;R21C37_X01_B2;1",
            "src": "../design/module_top.v:29.18-33.6|../design/module_freq_divider.v:8.18-8.37",
            "hdlname": "divisor_inst clk_divider_counter"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_14_CLEAR": {
          "hide_name": 0,
          "bits": [ 3879798 ] ,
          "attributes": {
            "ROUTING": "R6C23_F7;;1;R6C23_X08;R6C23_F7_X08;1;R6C23_LSR2;R6C23_X08_LSR2;1"
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_D[19]": {
          "hide_name": 0,
          "bits": [ 3881729 ] ,
          "attributes": {
            "ROUTING": "R21C37_F2;;1;R21C37_N22;R21C37_F2_N220;1;R20C37_X01;R20C37_N221_X01;1;R20C37_A0;R20C37_X01_A0;1",
            "src": "../design/module_top.v:29.18-33.6|../design/module_freq_divider.v:25.40-25.63|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_13_CLEAR": {
          "hide_name": 0,
          "bits": [ 3879793 ] ,
          "attributes": {
            "ROUTING": "R7C19_F7;;1;R7C19_X08;R7C19_F7_X08;1;R7C19_LSR0;R7C19_X08_LSR0;1"
          }
        },
        "divisor_inst.clk_divider_counter[20]": {
          "hide_name": 0,
          "bits": [ 3881727 ] ,
          "attributes": {
            "ROUTING": "R20C37_X06;R20C37_Q1_X06;1;R20C37_C7;R20C37_X06_C7;1;R20C37_Q1;;1;R20C37_S21;R20C37_Q1_S210;1;R21C37_B3;R21C37_S211_B3;1",
            "src": "../design/module_top.v:29.18-33.6|../design/module_freq_divider.v:8.18-8.37",
            "hdlname": "divisor_inst clk_divider_counter"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_12_CLEAR": {
          "hide_name": 0,
          "bits": [ 3879788 ] ,
          "attributes": {
            "ROUTING": "R7C20_F7;;1;R7C20_X08;R7C20_F7_X08;1;R7C20_LSR0;R7C20_X08_LSR0;1"
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_D[20]": {
          "hide_name": 0,
          "bits": [ 3881726 ] ,
          "attributes": {
            "ROUTING": "R21C37_F3;;1;R21C37_SN10;R21C37_F3_SN10;1;R20C37_A1;R20C37_N111_A1;1",
            "src": "../design/module_top.v:29.18-33.6|../design/module_freq_divider.v:25.40-25.63|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_11_CLEAR": {
          "hide_name": 0,
          "bits": [ 3879783 ] ,
          "attributes": {
            "ROUTING": "R8C20_F0;;1;R8C20_N13;R8C20_F0_N130;1;R8C20_N24;R8C20_N130_N240;1;R7C20_X05;R7C20_N241_X05;1;R7C20_LSR1;R7C20_X05_LSR1;1"
          }
        },
        "divisor_inst.clk_divider_counter[21]": {
          "hide_name": 0,
          "bits": [ 3881724 ] ,
          "attributes": {
            "ROUTING": "R20C37_X04;R20C37_Q5_X04;1;R20C37_D7;R20C37_X04_D7;1;R20C37_Q5;;1;R20C37_SN20;R20C37_Q5_SN20;1;R21C37_B4;R21C37_S121_B4;1",
            "src": "../design/module_top.v:29.18-33.6|../design/module_freq_divider.v:8.18-8.37",
            "hdlname": "divisor_inst clk_divider_counter"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_10_CLEAR": {
          "hide_name": 0,
          "bits": [ 3879778 ] ,
          "attributes": {
            "ROUTING": "R7C19_F4;;1;R7C19_X07;R7C19_F4_X07;1;R7C19_LSR1;R7C19_X07_LSR1;1"
          }
        },
        "divisor_inst.clk_divider_counter[16]": {
          "hide_name": 0,
          "bits": [ 3881739 ] ,
          "attributes": {
            "ROUTING": "R21C36_E22;R21C36_S121_E220;1;R21C36_C7;R21C36_E220_C7;1;R20C36_Q4;;1;R20C36_SN20;R20C36_Q4_SN20;1;R21C36_B5;R21C36_S121_B5;1",
            "src": "../design/module_top.v:29.18-33.6|../design/module_freq_divider.v:8.18-8.37",
            "hdlname": "divisor_inst clk_divider_counter"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_1_CLEAR": {
          "hide_name": 0,
          "bits": [ 3879775 ] ,
          "attributes": {
            "ROUTING": "R5C23_F6;;1;R5C23_X07;R5C23_F6_X07;1;R5C23_LSR0;R5C23_X07_LSR0;1"
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_D_ALU_SUM_8_COUT[10]": {
          "hide_name": 0,
          "bits": [ 3881796 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "24",
            "src": "../design/module_top.v:29.18-33.6|../design/module_freq_divider.v:25.40-25.63|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_CLEAR": {
          "hide_name": 0,
          "bits": [ 3879772 ] ,
          "attributes": {
            "ROUTING": "R7C22_F7;;1;R7C22_X08;R7C22_F7_X08;1;R7C22_LSR2;R7C22_X08_LSR2;1"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[2]": {
          "hide_name": 0,
          "bits": [ 3879770 ] ,
          "attributes": {
            "ROUTING": "R6C17_F3;;1;R6C17_W23;R6C17_F3_W230;1;R6C16_B0;R6C16_W231_B0;1",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[30]": {
          "hide_name": 0,
          "bits": [ 3879768 ] ,
          "attributes": {
            "ROUTING": "R6C22_F1;;1;R6C22_N13;R6C22_F1_N130;1;R5C22_E23;R5C22_N131_E230;1;R5C23_B1;R5C23_E231_B1;1",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[31]": {
          "hide_name": 0,
          "bits": [ 3879766 ] ,
          "attributes": {
            "ROUTING": "R6C22_F2;;1;R6C22_SN20;R6C22_F2_SN20;1;R7C22_B4;R7C22_S121_B4;1",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_ALU_I1_7_COUT[31]": {
          "hide_name": 0,
          "bits": [ 3879765 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_ALU_I1_7_COUT[30]": {
          "hide_name": 0,
          "bits": [ 3879764 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[3]": {
          "hide_name": 0,
          "bits": [ 3879761 ] ,
          "attributes": {
            "ROUTING": "R6C17_F4;;1;R6C17_SN20;R6C17_F4_SN20;1;R7C17_B5;R7C17_S121_B5;1",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_ALU_I1_7_COUT[2]": {
          "hide_name": 0,
          "bits": [ 3879760 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[4]": {
          "hide_name": 0,
          "bits": [ 3879757 ] ,
          "attributes": {
            "ROUTING": "R6C17_F5;;1;R6C17_W10;R6C17_F5_W100;1;R6C16_N24;R6C16_W101_N240;1;R6C16_B5;R6C16_N240_B5;1",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_ALU_I1_7_COUT[3]": {
          "hide_name": 0,
          "bits": [ 3879756 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[5]": {
          "hide_name": 0,
          "bits": [ 3879753 ] ,
          "attributes": {
            "ROUTING": "R6C18_F0;;1;R6C18_EW10;R6C18_F0_EW10;1;R6C17_S21;R6C17_W111_S210;1;R7C17_B3;R7C17_S211_B3;1",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_ALU_I1_7_COUT[4]": {
          "hide_name": 0,
          "bits": [ 3879752 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[0]": {
          "hide_name": 0,
          "bits": [ 3879749 ] ,
          "attributes": {
            "ROUTING": "R6C17_F1;;1;R6C17_N21;R6C17_F1_N210;1;R4C17_X08;R4C17_N212_X08;1;R4C17_B5;R4C17_X08_B5;1",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[10]": {
          "hide_name": 0,
          "bits": [ 3879747 ] ,
          "attributes": {
            "ROUTING": "R6C18_F5;;1;R6C18_SN20;R6C18_F5_SN20;1;R7C18_B5;R7C18_S121_B5;1",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[6]": {
          "hide_name": 0,
          "bits": [ 3879745 ] ,
          "attributes": {
            "ROUTING": "R6C18_F1;;1;R6C18_W13;R6C18_F1_W130;1;R6C17_S23;R6C17_W131_S230;1;R7C17_B0;R7C17_S231_B0;1",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_ALU_I1_7_COUT[5]": {
          "hide_name": 0,
          "bits": [ 3879744 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[11]": {
          "hide_name": 0,
          "bits": [ 3879741 ] ,
          "attributes": {
            "ROUTING": "R6C19_F0;;1;R6C19_N20;R6C19_F0_N200;1;R4C19_X03;R4C19_N202_X03;1;R4C19_B3;R4C19_X03_B3;1",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_ALU_I1_7_COUT[10]": {
          "hide_name": 0,
          "bits": [ 3879740 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[12]": {
          "hide_name": 0,
          "bits": [ 3879737 ] ,
          "attributes": {
            "ROUTING": "R6C19_F1;;1;R6C19_E21;R6C19_F1_E210;1;R6C21_E21;R6C21_E212_E210;1;R6C22_B4;R6C22_E211_B4;1",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_ALU_I1_7_COUT[11]": {
          "hide_name": 0,
          "bits": [ 3879736 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[13]": {
          "hide_name": 0,
          "bits": [ 3879733 ] ,
          "attributes": {
            "ROUTING": "R6C19_F2;;1;R6C19_N13;R6C19_F2_N130;1;R5C19_N23;R5C19_N131_N230;1;R4C19_B1;R4C19_N231_B1;1",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_ALU_I1_7_COUT[12]": {
          "hide_name": 0,
          "bits": [ 3879732 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[14]": {
          "hide_name": 0,
          "bits": [ 3879729 ] ,
          "attributes": {
            "ROUTING": "R6C19_F3;;1;R6C19_E23;R6C19_F3_E230;1;R6C21_E23;R6C21_E232_E230;1;R6C23_B1;R6C23_E232_B1;1",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_ALU_I1_7_COUT[13]": {
          "hide_name": 0,
          "bits": [ 3879728 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[15]": {
          "hide_name": 0,
          "bits": [ 3879725 ] ,
          "attributes": {
            "ROUTING": "R6C19_F4;;1;R6C19_E24;R6C19_F4_E240;1;R6C21_E25;R6C21_E242_E250;1;R6C22_N25;R6C22_E251_N250;1;R5C22_B5;R5C22_N251_B5;1",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_ALU_I1_7_COUT[14]": {
          "hide_name": 0,
          "bits": [ 3879724 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[16]": {
          "hide_name": 0,
          "bits": [ 3879721 ] ,
          "attributes": {
            "ROUTING": "R6C19_F5;;1;R6C19_N25;R6C19_F5_N250;1;R4C19_B4;R4C19_N252_B4;1",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_ALU_I1_7_COUT[15]": {
          "hide_name": 0,
          "bits": [ 3879720 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[17]": {
          "hide_name": 0,
          "bits": [ 3879717 ] ,
          "attributes": {
            "ROUTING": "R6C20_F0;;1;R6C20_E20;R6C20_F0_E200;1;R6C22_E21;R6C22_E202_E210;1;R6C23_B4;R6C23_E211_B4;1",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_ALU_I1_7_COUT[16]": {
          "hide_name": 0,
          "bits": [ 3879716 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[18]": {
          "hide_name": 0,
          "bits": [ 3879713 ] ,
          "attributes": {
            "ROUTING": "R6C20_F1;;1;R6C20_S13;R6C20_F1_S130;1;R7C20_W23;R7C20_S131_W230;1;R7C19_B1;R7C19_W231_B1;1",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_ALU_I1_7_COUT[17]": {
          "hide_name": 0,
          "bits": [ 3879712 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[19]": {
          "hide_name": 0,
          "bits": [ 3879709 ] ,
          "attributes": {
            "ROUTING": "R6C20_F2;;1;R6C20_SN10;R6C20_F2_SN10;1;R7C20_B0;R7C20_S111_B0;1",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_ALU_I1_7_COUT[18]": {
          "hide_name": 0,
          "bits": [ 3879708 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 3879705 ] ,
          "attributes": {
            "ROUTING": "R6C17_F2;;1;R6C17_EW10;R6C17_F2_EW10;1;R6C16_B2;R6C16_W111_B2;1",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_ALU_I1_7_COUT[1]": {
          "hide_name": 0,
          "bits": [ 3879704 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_ALU_I1_7_COUT[0]": {
          "hide_name": 0,
          "bits": [ 3879702 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[7]": {
          "hide_name": 0,
          "bits": [ 3879699 ] ,
          "attributes": {
            "ROUTING": "R6C18_F2;;1;R6C18_N13;R6C18_F2_N130;1;R5C18_W23;R5C18_N131_W230;1;R5C16_B1;R5C16_W232_B1;1",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_ALU_I1_7_COUT[6]": {
          "hide_name": 0,
          "bits": [ 3879698 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[20]": {
          "hide_name": 0,
          "bits": [ 3879695 ] ,
          "attributes": {
            "ROUTING": "R6C20_F3;;1;R6C20_S23;R6C20_F3_S230;1;R7C20_B2;R7C20_S231_B2;1",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_ALU_I1_7_COUT[19]": {
          "hide_name": 0,
          "bits": [ 3879694 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[21]": {
          "hide_name": 0,
          "bits": [ 3879691 ] ,
          "attributes": {
            "ROUTING": "R6C20_F4;;1;R6C20_W13;R6C20_F4_W130;1;R6C19_S23;R6C19_W131_S230;1;R7C19_B3;R7C19_S231_B3;1",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_ALU_I1_7_COUT[20]": {
          "hide_name": 0,
          "bits": [ 3879690 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[22]": {
          "hide_name": 0,
          "bits": [ 3879687 ] ,
          "attributes": {
            "ROUTING": "R6C20_F5;;1;R6C20_N25;R6C20_F5_N250;1;R4C20_X04;R4C20_N252_X04;1;R4C20_B2;R4C20_X04_B2;1",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_ALU_I1_7_COUT[21]": {
          "hide_name": 0,
          "bits": [ 3879686 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[23]": {
          "hide_name": 0,
          "bits": [ 3879683 ] ,
          "attributes": {
            "ROUTING": "R6C21_F0;;1;R6C21_W13;R6C21_F0_W130;1;R6C20_S27;R6C20_W131_S270;1;R7C20_B5;R7C20_S271_B5;1",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_ALU_I1_7_COUT[22]": {
          "hide_name": 0,
          "bits": [ 3879682 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[24]": {
          "hide_name": 0,
          "bits": [ 3879679 ] ,
          "attributes": {
            "ROUTING": "R6C21_F1;;1;R6C21_SN20;R6C21_F1_SN20;1;R7C21_B4;R7C21_S121_B4;1",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_ALU_I1_7_COUT[23]": {
          "hide_name": 0,
          "bits": [ 3879678 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[25]": {
          "hide_name": 0,
          "bits": [ 3879675 ] ,
          "attributes": {
            "ROUTING": "R6C21_F2;;1;R6C21_SN10;R6C21_F2_SN10;1;R7C21_B0;R7C21_S111_B0;1",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_ALU_I1_7_COUT[24]": {
          "hide_name": 0,
          "bits": [ 3879674 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[26]": {
          "hide_name": 0,
          "bits": [ 3879671 ] ,
          "attributes": {
            "ROUTING": "R6C21_F3;;1;R6C21_S23;R6C21_F3_S230;1;R7C21_B2;R7C21_S231_B2;1",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_ALU_I1_7_COUT[25]": {
          "hide_name": 0,
          "bits": [ 3879670 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[27]": {
          "hide_name": 0,
          "bits": [ 3879667 ] ,
          "attributes": {
            "ROUTING": "R6C21_F4;;1;R6C21_S24;R6C21_F4_S240;1;R8C21_X03;R8C21_S242_X03;1;R8C21_B5;R8C21_X03_B5;1",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_ALU_I1_7_COUT[26]": {
          "hide_name": 0,
          "bits": [ 3879666 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[28]": {
          "hide_name": 0,
          "bits": [ 3879663 ] ,
          "attributes": {
            "ROUTING": "R6C21_F5;;1;R6C21_N13;R6C21_F5_N130;1;R5C21_E23;R5C21_N131_E230;1;R5C23_B4;R5C23_E232_B4;1",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_ALU_I1_7_COUT[27]": {
          "hide_name": 0,
          "bits": [ 3879662 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[29]": {
          "hide_name": 0,
          "bits": [ 3879659 ] ,
          "attributes": {
            "ROUTING": "R6C22_F0;;1;R6C22_SN10;R6C22_F0_SN10;1;R7C22_B3;R7C22_S111_B3;1",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_ALU_I1_7_COUT[29]": {
          "hide_name": 0,
          "bits": [ 3879658 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_ALU_I1_7_COUT[28]": {
          "hide_name": 0,
          "bits": [ 3879656 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[8]": {
          "hide_name": 0,
          "bits": [ 3879653 ] ,
          "attributes": {
            "ROUTING": "R6C18_F3;;1;R6C18_S23;R6C18_F3_S230;1;R8C18_B1;R8C18_S232_B1;1",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_ALU_I1_7_COUT[7]": {
          "hide_name": 0,
          "bits": [ 3879652 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[9]": {
          "hide_name": 0,
          "bits": [ 3879649 ] ,
          "attributes": {
            "ROUTING": "R6C18_F4;;1;R6C18_SN10;R6C18_F4_SN10;1;R7C18_B2;R7C18_S111_B2;1",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_ALU_I1_7_COUT[9]": {
          "hide_name": 0,
          "bits": [ 3879648 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_ALU_I1_7_COUT[8]": {
          "hide_name": 0,
          "bits": [ 3879646 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[29]": {
          "hide_name": 0,
          "bits": [ 3879635 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter[29]": {
          "hide_name": 0,
          "bits": [ 3879634 ] ,
          "attributes": {
            "ROUTING": "R5C22_B0;R5C22_N232_B0;1;R7C22_N10;R7C22_Q3_N100;1;R6C22_B6;R6C22_N101_B6;1;R7C22_Q3;;1;R7C22_N23;R7C22_Q3_N230;1;R6C22_B0;R6C22_N231_B0;1",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[3].debounce_inst counter"
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[2]": {
          "hide_name": 0,
          "bits": [ 3879632 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter[2]": {
          "hide_name": 0,
          "bits": [ 3879631 ] ,
          "attributes": {
            "ROUTING": "R6C16_E26;R6C16_E130_E260;1;R6C17_C7;R6C17_E261_C7;1;R6C17_N23;R6C17_E131_N230;1;R5C17_B3;R5C17_N231_B3;1;R6C16_Q0;;1;R6C16_E13;R6C16_Q0_E130;1;R6C17_B3;R6C17_E131_B3;1",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[3].debounce_inst counter"
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[30]": {
          "hide_name": 0,
          "bits": [ 3879629 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter[30]": {
          "hide_name": 0,
          "bits": [ 3879628 ] ,
          "attributes": {
            "ROUTING": "R5C23_W10;R5C23_Q1_W100;1;R5C22_S20;R5C22_W101_S200;1;R6C22_C6;R6C22_S201_C6;1;R5C23_EW10;R5C23_Q1_EW10;1;R5C22_B1;R5C22_W111_B1;1;R5C23_Q1;;1;R5C23_W13;R5C23_Q1_W130;1;R5C22_S23;R5C22_W131_S230;1;R6C22_B1;R6C22_S231_B1;1",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[3].debounce_inst counter"
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[29]": {
          "hide_name": 0,
          "bits": [ 3879627 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[3]": {
          "hide_name": 0,
          "bits": [ 3879624 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter[3]": {
          "hide_name": 0,
          "bits": [ 3879623 ] ,
          "attributes": {
            "ROUTING": "R6C17_N24;R6C17_N101_N240;1;R5C17_X03;R5C17_N241_X03;1;R5C17_B4;R5C17_X03_B4;1;R6C17_W20;R6C17_N101_W200;1;R6C17_A6;R6C17_W200_A6;1;R7C17_Q5;;1;R7C17_N10;R7C17_Q5_N100;1;R6C17_B4;R6C17_N101_B4;1",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[3].debounce_inst counter"
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 3879622 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[4]": {
          "hide_name": 0,
          "bits": [ 3879619 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter[4]": {
          "hide_name": 0,
          "bits": [ 3879618 ] ,
          "attributes": {
            "ROUTING": "R6C17_N25;R6C17_E251_N250;1;R5C17_B5;R5C17_N251_B5;1;R6C17_B6;R6C17_X08_B6;1;R6C16_Q5;;1;R6C16_E25;R6C16_Q5_E250;1;R6C17_X08;R6C17_E251_X08;1;R6C17_B5;R6C17_X08_B5;1",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[3].debounce_inst counter"
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[3]": {
          "hide_name": 0,
          "bits": [ 3879617 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[5]": {
          "hide_name": 0,
          "bits": [ 3879614 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter[5]": {
          "hide_name": 0,
          "bits": [ 3879613 ] ,
          "attributes": {
            "ROUTING": "R6C18_N23;R6C18_E231_N230;1;R5C18_B0;R5C18_N231_B0;1;R7C17_SN10;R7C17_Q3_SN10;1;R6C17_C6;R6C17_N111_C6;1;R7C17_Q3;;1;R7C17_N13;R7C17_Q3_N130;1;R6C17_E23;R6C17_N131_E230;1;R6C18_B0;R6C18_E231_B0;1",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[3].debounce_inst counter"
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[4]": {
          "hide_name": 0,
          "bits": [ 3879612 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[0]": {
          "hide_name": 0,
          "bits": [ 3879609 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter[0]": {
          "hide_name": 0,
          "bits": [ 3879608 ] ,
          "attributes": {
            "ROUTING": "R6C17_X06;R6C17_S252_X06;1;R6C17_A7;R6C17_X06_A7;1;R5C17_X04;R5C17_S251_X04;1;R5C17_B1;R5C17_X04_B1;1;R4C17_Q5;;1;R4C17_S25;R4C17_Q5_S250;1;R6C17_X04;R6C17_S252_X04;1;R6C17_B1;R6C17_X04_B1;1",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[3].debounce_inst counter"
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[6]": {
          "hide_name": 0,
          "bits": [ 3879606 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter[6]": {
          "hide_name": 0,
          "bits": [ 3879605 ] ,
          "attributes": {
            "ROUTING": "R5C18_B1;R5C18_N232_B1;1;R7C17_N20;R7C17_Q0_N200;1;R6C17_X07;R6C17_N201_X07;1;R6C17_D6;R6C17_X07_D6;1;R7C17_Q0;;1;R7C17_E13;R7C17_Q0_E130;1;R7C18_N23;R7C18_E131_N230;1;R6C18_B1;R6C18_N231_B1;1",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[3].debounce_inst counter"
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[5]": {
          "hide_name": 0,
          "bits": [ 3879604 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[10]": {
          "hide_name": 0,
          "bits": [ 3879601 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter[10]": {
          "hide_name": 0,
          "bits": [ 3879600 ] ,
          "attributes": {
            "ROUTING": "R6C18_B6;R6C18_N251_B6;1;R5C18_B5;R5C18_N252_B5;1;R7C18_Q5;;1;R7C18_N25;R7C18_Q5_N250;1;R6C18_B5;R6C18_N251_B5;1",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[3].debounce_inst counter"
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[11]": {
          "hide_name": 0,
          "bits": [ 3879598 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter[11]": {
          "hide_name": 0,
          "bits": [ 3879597 ] ,
          "attributes": {
            "ROUTING": "R5C19_B0;R5C19_S231_B0;1;R6C19_X08;R6C19_S232_X08;1;R6C19_B7;R6C19_X08_B7;1;R4C19_Q3;;1;R4C19_S23;R4C19_Q3_S230;1;R6C19_B0;R6C19_S232_B0;1",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[3].debounce_inst counter"
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[10]": {
          "hide_name": 0,
          "bits": [ 3879596 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[12]": {
          "hide_name": 0,
          "bits": [ 3879593 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter[12]": {
          "hide_name": 0,
          "bits": [ 3879592 ] ,
          "attributes": {
            "ROUTING": "R6C19_N26;R6C19_W262_N260;1;R5C19_X05;R5C19_N261_X05;1;R5C19_B1;R5C19_X05_B1;1;R6C19_W26;R6C19_W262_W260;1;R6C18_C6;R6C18_W261_C6;1;R6C22_Q4;;1;R6C22_EW20;R6C22_Q4_EW20;1;R6C21_W26;R6C21_W121_W260;1;R6C19_X07;R6C19_W262_X07;1;R6C19_B1;R6C19_X07_B1;1",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[3].debounce_inst counter"
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[11]": {
          "hide_name": 0,
          "bits": [ 3879591 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[13]": {
          "hide_name": 0,
          "bits": [ 3879588 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter[13]": {
          "hide_name": 0,
          "bits": [ 3879587 ] ,
          "attributes": {
            "ROUTING": "R5C19_B2;R5C19_S211_B2;1;R4C19_SN20;R4C19_Q1_SN20;1;R5C19_S22;R5C19_S121_S220;1;R6C19_C7;R6C19_S221_C7;1;R4C19_Q1;;1;R4C19_S21;R4C19_Q1_S210;1;R6C19_B2;R6C19_S212_B2;1",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[3].debounce_inst counter"
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[12]": {
          "hide_name": 0,
          "bits": [ 3879586 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[14]": {
          "hide_name": 0,
          "bits": [ 3879583 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter[14]": {
          "hide_name": 0,
          "bits": [ 3879582 ] ,
          "attributes": {
            "ROUTING": "R6C19_N21;R6C19_W212_N210;1;R5C19_B3;R5C19_N211_B3;1;R6C19_X02;R6C19_W212_X02;1;R6C19_D7;R6C19_X02_D7;1;R6C23_Q1;;1;R6C23_W21;R6C23_Q1_W210;1;R6C21_W21;R6C21_W212_W210;1;R6C19_B3;R6C19_W212_B3;1",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[3].debounce_inst counter"
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[13]": {
          "hide_name": 0,
          "bits": [ 3879581 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[15]": {
          "hide_name": 0,
          "bits": [ 3879578 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter[15]": {
          "hide_name": 0,
          "bits": [ 3879577 ] ,
          "attributes": {
            "ROUTING": "R5C19_X01;R5C19_W201_X01;1;R5C19_B4;R5C19_X01_B4;1;R5C20_W20;R5C20_W252_W200;1;R5C18_S20;R5C18_W202_S200;1;R6C18_X07;R6C18_S201_X07;1;R6C18_D6;R6C18_X07_D6;1;R5C22_Q5;;1;R5C22_W25;R5C22_Q5_W250;1;R5C20_W25;R5C20_W252_W250;1;R5C19_S25;R5C19_W251_S250;1;R6C19_B4;R6C19_S251_B4;1",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[3].debounce_inst counter"
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[14]": {
          "hide_name": 0,
          "bits": [ 3879576 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[16]": {
          "hide_name": 0,
          "bits": [ 3879573 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter[16]": {
          "hide_name": 0,
          "bits": [ 3879572 ] ,
          "attributes": {
            "ROUTING": "R4C19_SN10;R4C19_Q4_SN10;1;R5C19_E25;R5C19_S111_E250;1;R5C19_B5;R5C19_E250_B5;1;R4C19_E13;R4C19_Q4_E130;1;R4C20_S23;R4C20_E131_S230;1;R6C20_A6;R6C20_S232_A6;1;R4C19_Q4;;1;R4C19_S24;R4C19_Q4_S240;1;R6C19_X01;R6C19_S242_X01;1;R6C19_B5;R6C19_X01_B5;1",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[3].debounce_inst counter"
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[15]": {
          "hide_name": 0,
          "bits": [ 3879571 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[17]": {
          "hide_name": 0,
          "bits": [ 3879568 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter[17]": {
          "hide_name": 0,
          "bits": [ 3879567 ] ,
          "attributes": {
            "ROUTING": "R6C22_W23;R6C22_W131_W230;1;R6C20_B6;R6C20_W232_B6;1;R6C20_N27;R6C20_W272_N270;1;R5C20_X04;R5C20_N271_X04;1;R5C20_B0;R5C20_X04_B0;1;R6C23_Q4;;1;R6C23_W13;R6C23_Q4_W130;1;R6C22_W27;R6C22_W131_W270;1;R6C20_X04;R6C20_W272_X04;1;R6C20_B0;R6C20_X04_B0;1",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[3].debounce_inst counter"
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[16]": {
          "hide_name": 0,
          "bits": [ 3879566 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[18]": {
          "hide_name": 0,
          "bits": [ 3879563 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter[18]": {
          "hide_name": 0,
          "bits": [ 3879562 ] ,
          "attributes": {
            "ROUTING": "R6C20_N20;R6C20_E201_N200;1;R5C20_X07;R5C20_N201_X07;1;R5C20_B1;R5C20_X07_B1;1;R6C19_E20;R6C19_N101_E200;1;R6C20_X05;R6C20_E201_X05;1;R6C20_B1;R6C20_X05_B1;1;R6C20_X06;R6C20_N251_X06;1;R6C20_C6;R6C20_X06_C6;1;R7C19_Q1;;1;R7C19_EW10;R7C19_Q1_EW10;1;R7C19_N10;R7C19_Q1_N100;1;R7C20_N25;R7C20_E111_N250;1",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[3].debounce_inst counter"
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[17]": {
          "hide_name": 0,
          "bits": [ 3879561 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[19]": {
          "hide_name": 0,
          "bits": [ 3879558 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter[19]": {
          "hide_name": 0,
          "bits": [ 3879557 ] ,
          "attributes": {
            "ROUTING": "R6C20_X07;R6C20_N201_X07;1;R6C20_D6;R6C20_X07_D6;1;R5C20_X03;R5C20_N202_X03;1;R5C20_B2;R5C20_X03_B2;1;R7C20_Q0;;1;R7C20_N20;R7C20_Q0_N200;1;R6C20_X01;R6C20_N201_X01;1;R6C20_B2;R6C20_X01_B2;1",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[3].debounce_inst counter"
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[18]": {
          "hide_name": 0,
          "bits": [ 3879556 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[7]": {
          "hide_name": 0,
          "bits": [ 3879553 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter[7]": {
          "hide_name": 0,
          "bits": [ 3879552 ] ,
          "attributes": {
            "ROUTING": "R5C16_EW10;R5C16_Q1_EW10;1;R5C17_S21;R5C17_E111_S210;1;R6C17_X02;R6C17_S211_X02;1;R6C17_D7;R6C17_X02_D7;1;R5C18_B2;R5C18_E212_B2;1;R5C16_Q1;;1;R5C16_E21;R5C16_Q1_E210;1;R5C18_S21;R5C18_E212_S210;1;R6C18_B2;R6C18_S211_B2;1",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[3].debounce_inst counter"
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[6]": {
          "hide_name": 0,
          "bits": [ 3879551 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[1]": {
          "hide_name": 0,
          "bits": [ 3879548 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter[1]": {
          "hide_name": 0,
          "bits": [ 3879547 ] ,
          "attributes": {
            "ROUTING": "R6C17_X05;R6C17_E221_X05;1;R6C17_B7;R6C17_X05_B7;1;R6C16_EW20;R6C16_Q2_EW20;1;R6C17_N22;R6C17_E121_N220;1;R5C17_X01;R5C17_N221_X01;1;R5C17_B2;R5C17_X01_B2;1;R6C16_Q2;;1;R6C16_E22;R6C16_Q2_E220;1;R6C17_X01;R6C17_E221_X01;1;R6C17_B2;R6C17_X01_B2;1",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[3].debounce_inst counter"
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[1]": {
          "hide_name": 0,
          "bits": [ 3879546 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[0]": {
          "hide_name": 0,
          "bits": [ 3879544 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[20]": {
          "hide_name": 0,
          "bits": [ 3879541 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter[20]": {
          "hide_name": 0,
          "bits": [ 3879540 ] ,
          "attributes": {
            "ROUTING": "R6C20_N23;R6C20_N131_N230;1;R5C20_B3;R5C20_N231_B3;1;R7C20_N10;R7C20_Q2_N100;1;R6C20_W20;R6C20_N101_W200;1;R6C20_A7;R6C20_W200_A7;1;R7C20_Q2;;1;R7C20_N13;R7C20_Q2_N130;1;R6C20_B3;R6C20_N131_B3;1",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[3].debounce_inst counter"
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[19]": {
          "hide_name": 0,
          "bits": [ 3879539 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[21]": {
          "hide_name": 0,
          "bits": [ 3879536 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter[21]": {
          "hide_name": 0,
          "bits": [ 3879535 ] ,
          "attributes": {
            "ROUTING": "R6C20_B7;R6C20_N271_B7;1;R5C20_B4;R5C20_N272_B4;1;R7C19_Q3;;1;R7C19_E13;R7C19_Q3_E130;1;R7C20_N27;R7C20_E131_N270;1;R6C20_B4;R6C20_N271_B4;1",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[3].debounce_inst counter"
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[20]": {
          "hide_name": 0,
          "bits": [ 3879534 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[22]": {
          "hide_name": 0,
          "bits": [ 3879531 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter[22]": {
          "hide_name": 0,
          "bits": [ 3879530 ] ,
          "attributes": {
            "ROUTING": "R6C20_C7;R6C20_S222_C7;1;R5C20_X01;R5C20_S221_X01;1;R5C20_B5;R5C20_X01_B5;1;R4C20_Q2;;1;R4C20_S22;R4C20_Q2_S220;1;R6C20_X03;R6C20_S222_X03;1;R6C20_B5;R6C20_X03_B5;1",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[3].debounce_inst counter"
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[21]": {
          "hide_name": 0,
          "bits": [ 3879529 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[23]": {
          "hide_name": 0,
          "bits": [ 3879526 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter[23]": {
          "hide_name": 0,
          "bits": [ 3879525 ] ,
          "attributes": {
            "ROUTING": "R7C20_E13;R7C20_Q5_E130;1;R7C21_N23;R7C21_E131_N230;1;R5C21_B0;R5C21_N232_B0;1;R7C20_SN20;R7C20_Q5_SN20;1;R6C20_W26;R6C20_N121_W260;1;R6C20_D7;R6C20_W260_D7;1;R7C20_Q5;;1;R7C20_SN10;R7C20_Q5_SN10;1;R6C20_E21;R6C20_N111_E210;1;R6C21_B0;R6C21_E211_B0;1",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[3].debounce_inst counter"
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[22]": {
          "hide_name": 0,
          "bits": [ 3879524 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[24]": {
          "hide_name": 0,
          "bits": [ 3879521 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter[24]": {
          "hide_name": 0,
          "bits": [ 3879520 ] ,
          "attributes": {
            "ROUTING": "R6C21_X03;R6C21_N241_X03;1;R6C21_A7;R6C21_X03_A7;1;R5C21_X07;R5C21_N242_X07;1;R5C21_B1;R5C21_X07_B1;1;R7C21_Q4;;1;R7C21_N24;R7C21_Q4_N240;1;R6C21_X05;R6C21_N241_X05;1;R6C21_B1;R6C21_X05_B1;1",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[3].debounce_inst counter"
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[23]": {
          "hide_name": 0,
          "bits": [ 3879519 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[25]": {
          "hide_name": 0,
          "bits": [ 3879516 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter[25]": {
          "hide_name": 0,
          "bits": [ 3879515 ] ,
          "attributes": {
            "ROUTING": "R6C21_N23;R6C21_N131_N230;1;R5C21_B2;R5C21_N231_B2;1;R7C21_N20;R7C21_Q0_N200;1;R6C21_X07;R6C21_N201_X07;1;R6C21_B7;R6C21_X07_B7;1;R7C21_Q0;;1;R7C21_N13;R7C21_Q0_N130;1;R6C21_B2;R6C21_N131_B2;1",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[3].debounce_inst counter"
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[24]": {
          "hide_name": 0,
          "bits": [ 3879514 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[26]": {
          "hide_name": 0,
          "bits": [ 3879511 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter[26]": {
          "hide_name": 0,
          "bits": [ 3879510 ] ,
          "attributes": {
            "ROUTING": "R7C21_SN10;R7C21_Q2_SN10;1;R6C21_C7;R6C21_N111_C7;1;R6C21_N20;R6C21_N101_N200;1;R5C21_X01;R5C21_N201_X01;1;R5C21_B3;R5C21_X01_B3;1;R7C21_Q2;;1;R7C21_N10;R7C21_Q2_N100;1;R6C21_W24;R6C21_N101_W240;1;R6C21_B3;R6C21_W240_B3;1",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[3].debounce_inst counter"
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[25]": {
          "hide_name": 0,
          "bits": [ 3879509 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[27]": {
          "hide_name": 0,
          "bits": [ 3879506 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter[27]": {
          "hide_name": 0,
          "bits": [ 3879505 ] ,
          "attributes": {
            "ROUTING": "R6C21_N25;R6C21_N252_N250;1;R5C21_B4;R5C21_N251_B4;1;R6C21_X02;R6C21_N252_X02;1;R6C21_D7;R6C21_X02_D7;1;R8C21_Q5;;1;R8C21_N25;R8C21_Q5_N250;1;R6C21_B4;R6C21_N252_B4;1",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[3].debounce_inst counter"
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[26]": {
          "hide_name": 0,
          "bits": [ 3879504 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[28]": {
          "hide_name": 0,
          "bits": [ 3879501 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter[28]": {
          "hide_name": 0,
          "bits": [ 3879500 ] ,
          "attributes": {
            "ROUTING": "R5C23_W24;R5C23_Q4_W240;1;R5C21_X03;R5C21_W242_X03;1;R5C21_B5;R5C21_X03_B5;1;R6C22_X01;R6C22_W221_X01;1;R6C22_A6;R6C22_X01_A6;1;R5C23_Q4;;1;R5C23_SN20;R5C23_Q4_SN20;1;R6C23_W22;R6C23_S121_W220;1;R6C21_X01;R6C21_W222_X01;1;R6C21_B5;R6C21_X01_B5;1",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[3].debounce_inst counter"
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[28]": {
          "hide_name": 0,
          "bits": [ 3879499 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[27]": {
          "hide_name": 0,
          "bits": [ 3879497 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[8]": {
          "hide_name": 0,
          "bits": [ 3879494 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter[8]": {
          "hide_name": 0,
          "bits": [ 3879493 ] ,
          "attributes": {
            "ROUTING": "R6C18_N24;R6C18_N212_N240;1;R5C18_W24;R5C18_N241_W240;1;R5C18_B3;R5C18_W240_B3;1;R6C18_E21;R6C18_N212_E210;1;R6C19_X06;R6C19_E211_X06;1;R6C19_A7;R6C19_X06_A7;1;R8C18_Q1;;1;R8C18_N21;R8C18_Q1_N210;1;R6C18_B3;R6C18_N212_B3;1",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[3].debounce_inst counter"
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[7]": {
          "hide_name": 0,
          "bits": [ 3879492 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[9]": {
          "hide_name": 0,
          "bits": [ 3879489 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter[9]": {
          "hide_name": 0,
          "bits": [ 3879488 ] ,
          "attributes": {
            "ROUTING": "R6C18_W20;R6C18_N101_W200;1;R6C18_A6;R6C18_W200_A6;1;R6C18_N20;R6C18_N101_N200;1;R5C18_X01;R5C18_N201_X01;1;R5C18_B4;R5C18_X01_B4;1;R7C18_Q2;;1;R7C18_N10;R7C18_Q2_N100;1;R6C18_B4;R6C18_N101_B4;1",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[3].debounce_inst counter"
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[9]": {
          "hide_name": 0,
          "bits": [ 3879487 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[8]": {
          "hide_name": 0,
          "bits": [ 3879485 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[31]": {
          "hide_name": 0,
          "bits": [ 3879482 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter[31]": {
          "hide_name": 0,
          "bits": [ 3879481 ] ,
          "attributes": {
            "ROUTING": "R6C22_D6;R6C22_N131_D6;1;R6C22_N23;R6C22_N131_N230;1;R5C22_B2;R5C22_N231_B2;1;R7C22_Q4;;1;R7C22_N13;R7C22_Q4_N130;1;R6C22_B2;R6C22_N131_B2;1",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[3].debounce_inst counter"
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[30]": {
          "hide_name": 0,
          "bits": [ 3879480 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.noisy_signal_reg_LUT2_I1_F[3]": {
          "hide_name": 0,
          "bits": [ 3879477 ] ,
          "attributes": {
            "ROUTING": "R7C22_CE0;R7C22_X07_CE0;1;R7C20_A2;R7C20_W251_A2;1;R7C20_A5;R7C20_W251_A5;1;R7C17_W25;R7C17_W242_W250;1;R7C16_N25;R7C16_W251_N250;1;R6C16_A2;R6C16_N251_A2;1;R6C23_A4;R6C23_N231_A4;1;R7C22_A4;R7C22_X07_A4;1;R7C21_W21;R7C21_W111_W210;1;R7C21_A4;R7C21_W210_A4;1;R7C21_X03;R7C21_W261_X03;1;R7C21_A0;R7C21_X03_A0;1;R7C22_EW10;R7C22_F6_EW10;1;R7C21_N21;R7C21_W111_N210;1;R7C21_A2;R7C21_N210_A2;1;R6C22_A4;R6C22_N121_A4;1;R7C22_SN20;R7C22_F6_SN20;1;R8C22_W22;R8C22_S121_W220;1;R8C21_X05;R8C21_W221_X05;1;R8C21_A5;R8C21_X05_A5;1;R6C16_X06;R6C16_N251_X06;1;R7C21_W25;R7C21_W111_W250;1;R7C22_N26;R7C22_F6_N260;1;R5C22_X07;R5C22_N262_X07;1;R5C22_A5;R5C22_X07_A5;1;R7C22_A3;R7C22_X07_A3;1;R7C22_X07;R7C22_F6_X07;1;R6C16_A5;R6C16_X06_A5;1;R7C20_X03;R7C20_W262_X03;1;R7C20_A0;R7C20_X03_A0;1;R6C23_A1;R6C23_N271_A1;1;R7C19_A3;R7C19_W271_A3;1;R7C20_W27;R7C20_W262_W270;1;R7C19_A1;R7C19_W271_A1;1;R5C23_X06;R5C23_N272_X06;1;R5C23_A4;R5C23_X06_A4;1;R7C22_E13;R7C22_F6_E130;1;R7C23_N27;R7C23_E131_N270;1;R5C23_A1;R5C23_N272_A1;1;R7C18_A2;R7C18_X07_A2;1;R7C18_X07;R7C18_W262_X07;1;R7C18_A5;R7C18_X07_A5;1;R7C17_A0;R7C17_W271_A0;1;R7C17_A5;R7C17_W271_A5;1;R7C20_N26;R7C20_W262_N260;1;R5C20_N27;R5C20_N262_N270;1;R4C20_A2;R4C20_N271_A2;1;R7C18_W27;R7C18_W262_W270;1;R7C17_A3;R7C17_W271_A3;1;R7C18_S26;R7C18_W262_S260;1;R8C18_X03;R8C18_S261_X03;1;R8C18_A1;R8C18_X03_A1;1;R4C19_A3;R4C19_N271_A3;1;R5C19_N27;R5C19_N262_N270;1;R4C19_A1;R4C19_N271_A1;1;R7C19_N26;R7C19_W261_N260;1;R5C19_N26;R5C19_N262_N260;1;R4C19_X05;R4C19_N261_X05;1;R4C19_A4;R4C19_X05_A4;1;R7C19_W24;R7C19_W212_W240;1;R6C16_X03;R6C16_N261_X03;1;R6C16_A0;R6C16_X03_A0;1;R6C22_D7;R6C22_N261_D7;1;R7C23_N23;R7C23_E131_N230;1;R7C17_N26;R7C17_W261_N260;1;R5C17_N26;R5C17_N262_N260;1;R4C17_X05;R4C17_N261_X05;1;R4C17_A5;R4C17_X05_A5;1;R7C22_F6;;1;R7C22_W26;R7C22_F6_W260;1;R7C20_W26;R7C20_W262_W260;1;R7C18_W26;R7C18_W262_W260;1;R7C16_N26;R7C16_W262_N260;1;R5C16_X01;R5C16_N262_X01;1;R5C16_A1;R5C16_X01_A1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[31]": {
          "hide_name": 0,
          "bits": [ 3879476 ] ,
          "attributes": {
            "ROUTING": "R5C22_F3;;1;R5C22_S13;R5C22_F3_S130;1;R6C22_C7;R6C22_S131_C7;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.noisy_signal_reg_LUT2_I1_F[1]": {
          "hide_name": 0,
          "bits": [ 3879474 ] ,
          "attributes": {
            "ROUTING": "R6C21_F6;;1;R6C21_E13;R6C21_F6_E130;1;R6C22_B7;R6C22_E131_B7;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.noisy_signal_reg_LUT2_I1_F[0]": {
          "hide_name": 0,
          "bits": [ 3879473 ] ,
          "attributes": {
            "ROUTING": "R6C18_F7;;1;R6C18_E27;R6C18_F7_E270;1;R6C20_E27;R6C20_E272_E270;1;R6C22_A7;R6C22_E272_A7;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT1_I0_F": {
          "hide_name": 0,
          "bits": [ 3879471 ] ,
          "attributes": {
            "ROUTING": "R6C16_CE2;R6C16_X05_CE2;1;R7C20_N21;R7C20_W212_N210;1;R5C20_N24;R5C20_N212_N240;1;R4C20_X05;R4C20_N241_X05;1;R4C20_CE1;R4C20_X05_CE1;1;R7C20_CE1;R7C20_W212_CE1;1;R7C18_N21;R7C18_W212_N210;1;R5C18_N81;R5C18_N212_N810;1;R4C18_W21;R4C18_S818_W210;1;R4C17_CE2;R4C17_W211_CE2;1;R7C22_CE1;R7C22_N211_CE1;1;R7C18_CE1;R7C18_X05_CE1;1;R6C22_X06;R6C22_N272_X06;1;R6C22_CE2;R6C22_X06_CE2;1;R6C16_CE0;R6C16_X05_CE0;1;R7C18_CE2;R7C18_X05_CE2;1;R6C23_CE0;R6C23_X05_CE0;1;R7C21_CE2;R7C21_X06_CE2;1;R8C20_W22;R8C20_W272_W220;1;R8C18_X05;R8C18_W222_X05;1;R8C18_CE0;R8C18_X05_CE0;1;R7C19_CE1;R7C19_W211_CE1;1;R7C19_CE0;R7C19_W211_CE0;1;R6C23_X05;R6C23_N202_X05;1;R6C23_CE2;R6C23_X05_CE2;1;R7C21_CE0;R7C21_X06_CE0;1;R7C20_W21;R7C20_W212_W210;1;R7C17_CE1;R7C17_X05_CE1;1;R8C22_S10;R8C22_F7_S100;1;R8C22_N21;R8C22_S100_N210;1;R7C22_CE2;R7C22_N211_CE2;1;R7C19_W22;R7C19_W272_W220;1;R7C17_X05;R7C17_W222_X05;1;R7C17_CE0;R7C17_X05_CE0;1;R8C22_SN10;R8C22_F7_SN10;1;R7C22_W21;R7C22_N111_W210;1;R7C17_CE2;R7C17_X05_CE2;1;R4C19_CE1;R4C19_X06_CE1;1;R5C22_CE2;R5C22_X06_CE2;1;R4C19_CE2;R4C19_X06_CE2;1;R7C18_X05;R7C18_W221_X05;1;R6C17_W22;R6C17_W272_W220;1;R6C16_X05;R6C16_W221_X05;1;R6C16_CE1;R6C16_X05_CE1;1;R6C19_N27;R6C19_W272_N270;1;R4C19_X06;R4C19_N272_X06;1;R4C19_CE0;R4C19_X06_CE0;1;R8C22_E10;R8C22_F7_E100;1;R8C23_N20;R8C23_E101_N200;1;R6C23_N21;R6C23_N202_N210;1;R5C23_CE2;R5C23_N211_CE2;1;R8C22_N27;R8C22_F7_N270;1;R7C21_W27;R7C21_N271_W270;1;R7C20_CE0;R7C20_W212_CE0;1;R6C21_W27;R6C21_N272_W270;1;R6C19_W27;R6C19_W272_W270;1;R6C17_N27;R6C17_W272_N270;1;R5C17_W27;R5C17_N271_W270;1;R5C16_X08;R5C16_W271_X08;1;R5C16_CE0;R5C16_X08_CE0;1;R8C22_W13;R8C22_F7_W130;1;R8C21_N27;R8C21_W131_N270;1;R7C21_X06;R7C21_N271_X06;1;R7C21_CE1;R7C21_X06_CE1;1;R8C21_X08;R8C21_W271_X08;1;R8C21_CE2;R8C21_X08_CE2;1;R7C20_X06;R7C20_N271_X06;1;R7C20_CE2;R7C20_X06_CE2;1;R8C22_W27;R8C22_F7_W270;1;R8C20_N27;R8C20_W272_N270;1;R8C22_F7;;1;R5C22_X06;R5C22_N271_X06;1;R5C23_CE0;R5C23_N211_CE0;1;R6C22_N27;R6C22_N272_N270;1"
          }
        },
        "debouncer_loop[3].debounce_inst.noisy_signal": {
          "hide_name": 0,
          "bits": [ 3879469 ] ,
          "attributes": {
            "ROUTING": "R22C47_W26;R22C47_N262_W260;1;R22C45_W27;R22C45_W262_W270;1;R22C43_W27;R22C43_W272_W270;1;R22C41_W22;R22C41_W272_W220;1;R22C39_W22;R22C39_W222_W220;1;R22C37_W22;R22C37_W222_W220;1;R22C35_W22;R22C35_W222_W220;1;R22C33_W23;R22C33_W222_W230;1;R22C31_W23;R22C31_W232_W230;1;R22C29_W23;R22C29_W232_W230;1;R22C27_W26;R22C27_W232_W260;1;R22C25_W27;R22C25_W262_W270;1;R22C23_A5;R22C23_W272_A5;1;R7C22_X02;R7C22_N231_X02;1;R7C22_A1;R7C22_X02_A1;1;R24C47_Q6;;1;R24C47_N26;R24C47_Q6_N260;1;R22C47_N27;R22C47_N262_N270;1;R20C47_N27;R20C47_N272_N270;1;R18C47_N22;R18C47_N272_N220;1;R16C47_N22;R16C47_N222_N220;1;R14C47_N22;R14C47_N222_N220;1;R12C47_W22;R12C47_N222_W220;1;R12C45_W23;R12C45_W222_W230;1;R12C43_W26;R12C43_W232_W260;1;R12C41_W26;R12C41_W262_W260;1;R12C39_N26;R12C39_W262_N260;1;R10C39_N27;R10C39_N262_N270;1;R8C39_W27;R8C39_N272_W270;1;R8C37_W27;R8C37_W272_W270;1;R8C35_W27;R8C35_W272_W270;1;R8C33_W22;R8C33_W272_W220;1;R8C31_W23;R8C31_W222_W230;1;R8C29_W23;R8C29_W232_W230;1;R8C27_W23;R8C27_W232_W230;1;R8C25_W23;R8C25_W232_W230;1;R8C23_W23;R8C23_W232_W230;1;R8C22_N23;R8C22_W231_N230;1;R7C22_A6;R7C22_N231_A6;1",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:4.11-4.23",
            "hdlname": "debouncer_loop[3].debounce_inst noisy_signal"
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CLEAR": {
          "hide_name": 0,
          "bits": [ 3879468 ] ,
          "attributes": {
            "ROUTING": "R21C23_F5;;1;R21C23_S25;R21C23_F5_S250;1;R22C23_X06;R22C23_S251_X06;1;R22C23_LSR2;R22C23_X06_LSR2;1"
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE": {
          "hide_name": 0,
          "bits": [ 3879467 ] ,
          "attributes": {
            "ROUTING": "R8C22_S27;R8C22_S272_S270;1;R10C22_S27;R10C22_S272_S270;1;R12C22_S27;R12C22_S272_S270;1;R14C22_S82;R14C22_S272_S820;1;R22C22_E27;R22C22_S828_E270;1;R22C23_CE2;R22C23_E271_CE2;1;R6C22_F7;;1;R6C22_S27;R6C22_F7_S270;1;R8C22_X06;R8C22_S272_X06;1;R8C22_A7;R8C22_X06_A7;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.noisy_signal_reg_LUT2_I1_F_LUT4_F_1_I0[3]": {
          "hide_name": 0,
          "bits": [ 3879457 ] ,
          "attributes": {
            "ROUTING": "R8C29_F7;;1;R8C29_SN10;R8C29_F7_SN10;1;R9C29_D7;R9C29_S111_D7;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.noisy_signal_reg_LUT2_I1_F_LUT4_F_1_I0[2]": {
          "hide_name": 0,
          "bits": [ 3879456 ] ,
          "attributes": {
            "ROUTING": "R9C30_F6;;1;R9C30_W26;R9C30_F6_W260;1;R9C29_C7;R9C29_W261_C7;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.noisy_signal_reg_LUT2_I1_F_LUT4_F_1_I0[1]": {
          "hide_name": 0,
          "bits": [ 3879455 ] ,
          "attributes": {
            "ROUTING": "R9C28_F7;;1;R9C28_E13;R9C28_F7_E130;1;R9C29_B7;R9C29_E131_B7;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.noisy_signal_reg_LUT2_I1_F_LUT4_F_1_I0[0]": {
          "hide_name": 0,
          "bits": [ 3879454 ] ,
          "attributes": {
            "ROUTING": "R9C29_F6;;1;R9C29_X03;R9C29_F6_X03;1;R9C29_A7;R9C29_X03_A7;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.noisy_signal_reg_LUT2_I1_F_LUT4_F_I0[3]": {
          "hide_name": 0,
          "bits": [ 3879452 ] ,
          "attributes": {
            "ROUTING": "R8C26_F7;;1;R8C26_SN20;R8C26_F7_SN20;1;R9C26_E22;R9C26_S121_E220;1;R9C27_D6;R9C27_E221_D6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.noisy_signal_reg_LUT2_I1_F_LUT4_F_I0[2]": {
          "hide_name": 0,
          "bits": [ 3879451 ] ,
          "attributes": {
            "ROUTING": "R9C27_F7;;1;R9C27_N13;R9C27_F7_N130;1;R9C27_C6;R9C27_N130_C6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.noisy_signal_reg_LUT2_I1_F_LUT4_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 3879450 ] ,
          "attributes": {
            "ROUTING": "R9C26_F7;;1;R9C26_E13;R9C26_F7_E130;1;R9C27_B6;R9C27_E131_B6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.noisy_signal_reg_LUT2_I1_F_LUT4_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3879449 ] ,
          "attributes": {
            "ROUTING": "R8C27_F6;;1;R8C27_S10;R8C27_F6_S100;1;R9C27_A6;R9C27_S101_A6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.noisy_signal_reg": {
          "hide_name": 0,
          "bits": [ 3879445 ] ,
          "attributes": {
            "ROUTING": "R12C28_Q4;;1;R12C28_X07;R12C28_Q4_X07;1;R12C28_B0;R12C28_X07_B0;1",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:9.9-9.25",
            "hdlname": "debouncer_loop[2].debounce_inst noisy_signal_reg"
          }
        },
        "debouncer_loop[2].debounce_inst.noisy_signal_reg_DFFCE_Q_CLEAR": {
          "hide_name": 0,
          "bits": [ 3879444 ] ,
          "attributes": {
            "ROUTING": "R12C28_F1;;1;R12C28_X06;R12C28_F1_X06;1;R12C28_LSR2;R12C28_X06_LSR2;1"
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_D_ALU_SUM_8_COUT[2]": {
          "hide_name": 0,
          "bits": [ 3881810 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "24",
            "src": "../design/module_top.v:29.18-33.6|../design/module_freq_divider.v:25.40-25.63|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "divisor_inst.clk_divider_counter[0]": {
          "hide_name": 0,
          "bits": [ 3881721 ] ,
          "attributes": {
            "ROUTING": "R21C34_D7;R21C34_S111_D7;1;R20C34_Q0;;1;R20C34_SN10;R20C34_Q0_SN10;1;R21C34_B1;R21C34_S111_B1;1",
            "src": "../design/module_top.v:29.18-33.6|../design/module_freq_divider.v:8.18-8.37",
            "hdlname": "divisor_inst clk_divider_counter"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_9_CLEAR": {
          "hide_name": 0,
          "bits": [ 3879435 ] ,
          "attributes": {
            "ROUTING": "R7C29_F7;;1;R7C29_X08;R7C29_F7_X08;1;R7C29_LSR2;R7C29_X08_LSR2;1"
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_D[0]": {
          "hide_name": 0,
          "bits": [ 3881720 ] ,
          "attributes": {
            "ROUTING": "R21C34_F1;;1;R21C34_SN10;R21C34_F1_SN10;1;R20C34_A0;R20C34_N111_A0;1",
            "src": "../design/module_top.v:29.18-33.6|../design/module_freq_divider.v:25.40-25.63|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_8_CLEAR": {
          "hide_name": 0,
          "bits": [ 3879430 ] ,
          "attributes": {
            "ROUTING": "R7C31_F7;;1;R7C31_X08;R7C31_F7_X08;1;R7C31_LSR1;R7C31_X08_LSR1;1"
          }
        },
        "divisor_inst.clk_divider_counter[1]": {
          "hide_name": 0,
          "bits": [ 3881718 ] ,
          "attributes": {
            "ROUTING": "R22C34_N25;R22C34_Q5_N250;1;R21C34_B7;R21C34_N251_B7;1;R22C34_Q5;;1;R22C34_N13;R22C34_Q5_N130;1;R21C34_B2;R21C34_N131_B2;1",
            "src": "../design/module_top.v:29.18-33.6|../design/module_freq_divider.v:8.18-8.37",
            "hdlname": "divisor_inst clk_divider_counter"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_7_CLEAR": {
          "hide_name": 0,
          "bits": [ 3879425 ] ,
          "attributes": {
            "ROUTING": "R8C31_F6;;1;R8C31_W13;R8C31_F6_W130;1;R8C31_N27;R8C31_W130_N270;1;R7C31_LSR2;R7C31_N271_LSR2;1"
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_D[1]": {
          "hide_name": 0,
          "bits": [ 3881717 ] ,
          "attributes": {
            "ROUTING": "R21C34_F2;;1;R21C34_S10;R21C34_F2_S100;1;R22C34_A5;R22C34_S101_A5;1",
            "src": "../design/module_top.v:29.18-33.6|../design/module_freq_divider.v:25.40-25.63|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_6_CLEAR": {
          "hide_name": 0,
          "bits": [ 3879420 ] ,
          "attributes": {
            "ROUTING": "R8C32_F7;;1;R8C32_X08;R8C32_F7_X08;1;R8C32_LSR2;R8C32_X08_LSR2;1"
          }
        },
        "divisor_inst.clk_divider_counter[2]": {
          "hide_name": 0,
          "bits": [ 3881715 ] ,
          "attributes": {
            "ROUTING": "R21C34_X05;R21C34_S241_X05;1;R21C34_C7;R21C34_X05_C7;1;R20C34_Q4;;1;R20C34_S24;R20C34_Q4_S240;1;R21C34_X03;R21C34_S241_X03;1;R21C34_B3;R21C34_X03_B3;1",
            "src": "../design/module_top.v:29.18-33.6|../design/module_freq_divider.v:8.18-8.37",
            "hdlname": "divisor_inst clk_divider_counter"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_5_CLEAR": {
          "hide_name": 0,
          "bits": [ 3879415 ] ,
          "attributes": {
            "ROUTING": "R9C30_F7;;1;R9C30_X08;R9C30_F7_X08;1;R9C30_LSR2;R9C30_X08_LSR2;1"
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_D[2]": {
          "hide_name": 0,
          "bits": [ 3881714 ] ,
          "attributes": {
            "ROUTING": "R21C34_F3;;1;R21C34_SN20;R21C34_F3_SN20;1;R20C34_A4;R20C34_N121_A4;1",
            "src": "../design/module_top.v:29.18-33.6|../design/module_freq_divider.v:25.40-25.63|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_4_CLEAR": {
          "hide_name": 0,
          "bits": [ 3879410 ] ,
          "attributes": {
            "ROUTING": "R8C31_F7;;1;R8C31_X08;R8C31_F7_X08;1;R8C31_LSR2;R8C31_X08_LSR2;1"
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_D[3]": {
          "hide_name": 0,
          "bits": [ 3881711 ] ,
          "attributes": {
            "ROUTING": "R21C34_F4;;1;R21C34_S13;R21C34_F4_S130;1;R22C34_A1;R22C34_S131_A1;1",
            "src": "../design/module_top.v:29.18-33.6|../design/module_freq_divider.v:25.40-25.63|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_31_CLEAR": {
          "hide_name": 0,
          "bits": [ 3879403 ] ,
          "attributes": {
            "ROUTING": "R11C26_F1;;1;R11C26_X06;R11C26_F1_X06;1;R11C26_LSR1;R11C26_X06_LSR1;1"
          }
        },
        "divisor_inst.clk_divider_counter[4]": {
          "hide_name": 0,
          "bits": [ 3881709 ] ,
          "attributes": {
            "ROUTING": "R21C34_A7;R21C34_X01_A7;1;R22C34_Q0;;1;R22C34_N20;R22C34_Q0_N200;1;R21C34_X01;R21C34_N201_X01;1;R21C34_B5;R21C34_X01_B5;1",
            "src": "../design/module_top.v:29.18-33.6|../design/module_freq_divider.v:8.18-8.37",
            "hdlname": "divisor_inst clk_divider_counter"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_30_CLEAR": {
          "hide_name": 0,
          "bits": [ 3879398 ] ,
          "attributes": {
            "ROUTING": "R7C26_F7;;1;R7C26_X08;R7C26_F7_X08;1;R7C26_LSR0;R7C26_X08_LSR0;1"
          }
        },
        "divisor_inst.clk_divider_counter[3]": {
          "hide_name": 0,
          "bits": [ 3881712 ] ,
          "attributes": {
            "ROUTING": "R21C34_E24;R21C34_N101_E240;1;R21C35_X03;R21C35_E241_X03;1;R21C35_A6;R21C35_X03_A6;1;R22C34_Q1;;1;R22C34_N10;R22C34_Q1_N100;1;R21C34_B4;R21C34_N101_B4;1",
            "src": "../design/module_top.v:29.18-33.6|../design/module_freq_divider.v:8.18-8.37",
            "hdlname": "divisor_inst clk_divider_counter"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_3_CLEAR": {
          "hide_name": 0,
          "bits": [ 3879395 ] ,
          "attributes": {
            "ROUTING": "R8C32_F3;;1;R8C32_X06;R8C32_F3_X06;1;R8C32_LSR0;R8C32_X06_LSR0;1"
          }
        },
        "divisor_inst.clk_divider_counter[22]": {
          "hide_name": 0,
          "bits": [ 3881706 ] ,
          "attributes": {
            "ROUTING": "R21C37_W20;R21C37_N101_W200;1;R21C37_A7;R21C37_W200_A7;1;R22C37_Q0;;1;R22C37_N10;R22C37_Q0_N100;1;R21C37_B5;R21C37_N101_B5;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "divisor_inst clk_divider_counter"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_29_CLEAR": {
          "hide_name": 0,
          "bits": [ 3879388 ] ,
          "attributes": {
            "ROUTING": "R8C24_F4;;1;R8C24_E24;R8C24_F4_E240;1;R8C25_X07;R8C25_E241_X07;1;R8C25_LSR1;R8C25_X07_LSR1;1"
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_D[22]": {
          "hide_name": 0,
          "bits": [ 3881704 ] ,
          "attributes": {
            "ROUTING": "R21C37_F5;;1;R21C37_S25;R21C37_F5_S250;1;R22C37_A0;R22C37_S251_A0;1",
            "src": "../design/module_top.v:29.18-33.6|../design/module_freq_divider.v:25.40-25.63|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_28_CLEAR": {
          "hide_name": 0,
          "bits": [ 3879383 ] ,
          "attributes": {
            "ROUTING": "R8C24_F0;;1;R8C24_X05;R8C24_F0_X05;1;R8C24_LSR1;R8C24_X05_LSR1;1"
          }
        },
        "divisor_inst.clk_divider_counter[5]": {
          "hide_name": 0,
          "bits": [ 3881702 ] ,
          "attributes": {
            "ROUTING": "R22C35_E10;R22C35_Q4_E100;1;R22C36_D6;R22C36_E101_D6;1;R22C35_Q4;;1;R22C35_N24;R22C35_Q4_N240;1;R21C35_X05;R21C35_N241_X05;1;R21C35_B0;R21C35_X05_B0;1",
            "src": "../design/module_top.v:29.18-33.6|../design/module_freq_divider.v:8.18-8.37",
            "hdlname": "divisor_inst clk_divider_counter"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_27_CLEAR": {
          "hide_name": 0,
          "bits": [ 3879378 ] ,
          "attributes": {
            "ROUTING": "R7C25_F5;;1;R7C25_X08;R7C25_F5_X08;1;R7C25_LSR0;R7C25_X08_LSR0;1"
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_D[5]": {
          "hide_name": 0,
          "bits": [ 3881701 ] ,
          "attributes": {
            "ROUTING": "R21C35_F0;;1;R21C35_S10;R21C35_F0_S100;1;R22C35_A4;R22C35_S101_A4;1",
            "src": "../design/module_top.v:29.18-33.6|../design/module_freq_divider.v:25.40-25.63|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_26_CLEAR": {
          "hide_name": 0,
          "bits": [ 3879373 ] ,
          "attributes": {
            "ROUTING": "R7C27_F6;;1;R7C27_X07;R7C27_F6_X07;1;R7C27_LSR1;R7C27_X07_LSR1;1"
          }
        },
        "divisor_inst.clk_divider_counter[6]": {
          "hide_name": 0,
          "bits": [ 3881699 ] ,
          "attributes": {
            "ROUTING": "R22C35_E25;R22C35_Q5_E250;1;R22C36_X08;R22C36_E251_X08;1;R22C36_C6;R22C36_X08_C6;1;R22C35_Q5;;1;R22C35_N25;R22C35_Q5_N250;1;R21C35_X04;R21C35_N251_X04;1;R21C35_B1;R21C35_X04_B1;1",
            "src": "../design/module_top.v:29.18-33.6|../design/module_freq_divider.v:8.18-8.37",
            "hdlname": "divisor_inst clk_divider_counter"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_25_CLEAR": {
          "hide_name": 0,
          "bits": [ 3879368 ] ,
          "attributes": {
            "ROUTING": "R6C26_F4;;1;R6C26_S24;R6C26_F4_S240;1;R7C26_X05;R7C26_S241_X05;1;R7C26_LSR1;R7C26_X05_LSR1;1"
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_D[6]": {
          "hide_name": 0,
          "bits": [ 3881698 ] ,
          "attributes": {
            "ROUTING": "R21C35_F1;;1;R21C35_S21;R21C35_F1_S210;1;R22C35_A5;R22C35_S211_A5;1",
            "src": "../design/module_top.v:29.18-33.6|../design/module_freq_divider.v:25.40-25.63|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_24_CLEAR": {
          "hide_name": 0,
          "bits": [ 3879363 ] ,
          "attributes": {
            "ROUTING": "R11C27_F7;;1;R11C27_X08;R11C27_F7_X08;1;R11C27_LSR1;R11C27_X08_LSR1;1"
          }
        },
        "divisor_inst.clk_divider_counter[7]": {
          "hide_name": 0,
          "bits": [ 3881696 ] ,
          "attributes": {
            "ROUTING": "R22C35_N10;R22C35_Q2_N100;1;R21C35_B6;R21C35_N101_B6;1;R22C35_Q2;;1;R22C35_N13;R22C35_Q2_N130;1;R21C35_B2;R21C35_N131_B2;1",
            "src": "../design/module_top.v:29.18-33.6|../design/module_freq_divider.v:8.18-8.37",
            "hdlname": "divisor_inst clk_divider_counter"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_23_CLEAR": {
          "hide_name": 0,
          "bits": [ 3879358 ] ,
          "attributes": {
            "ROUTING": "R7C26_F6;;1;R7C26_X07;R7C26_F6_X07;1;R7C26_LSR2;R7C26_X07_LSR2;1"
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_D[7]": {
          "hide_name": 0,
          "bits": [ 3881695 ] ,
          "attributes": {
            "ROUTING": "R21C35_F2;;1;R21C35_S13;R21C35_F2_S130;1;R22C35_A2;R22C35_S131_A2;1",
            "src": "../design/module_top.v:29.18-33.6|../design/module_freq_divider.v:25.40-25.63|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_22_CLEAR": {
          "hide_name": 0,
          "bits": [ 3879353 ] ,
          "attributes": {
            "ROUTING": "R6C27_F2;;1;R6C27_W13;R6C27_F2_W130;1;R6C27_S27;R6C27_W130_S270;1;R7C27_LSR2;R7C27_S271_LSR2;1"
          }
        },
        "divisor_inst.clk_divider_counter[8]": {
          "hide_name": 0,
          "bits": [ 3881693 ] ,
          "attributes": {
            "ROUTING": "R22C35_EW20;R22C35_Q1_EW20;1;R22C36_C7;R22C36_E121_C7;1;R22C35_Q1;;1;R22C35_N21;R22C35_Q1_N210;1;R21C35_B3;R21C35_N211_B3;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "divisor_inst clk_divider_counter"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_21_CLEAR": {
          "hide_name": 0,
          "bits": [ 3879348 ] ,
          "attributes": {
            "ROUTING": "R8C25_F7;;1;R8C25_X08;R8C25_F7_X08;1;R8C25_LSR2;R8C25_X08_LSR2;1"
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_D[8]": {
          "hide_name": 0,
          "bits": [ 3881691 ] ,
          "attributes": {
            "ROUTING": "R21C35_F3;;1;R21C35_S23;R21C35_F3_S230;1;R22C35_X02;R22C35_S231_X02;1;R22C35_A1;R22C35_X02_A1;1",
            "src": "../design/module_top.v:29.18-33.6|../design/module_freq_divider.v:25.40-25.63|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_20_CLEAR": {
          "hide_name": 0,
          "bits": [ 3879343 ] ,
          "attributes": {
            "ROUTING": "R6C28_F5;;1;R6C28_W13;R6C28_F5_W130;1;R6C28_S27;R6C28_W130_S270;1;R7C28_LSR2;R7C28_S271_LSR2;1"
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_D[4]": {
          "hide_name": 0,
          "bits": [ 3881708 ] ,
          "attributes": {
            "ROUTING": "R21C34_F5;;1;R21C34_S25;R21C34_F5_S250;1;R22C34_A0;R22C34_S251_A0;1",
            "src": "../design/module_top.v:29.18-33.6|../design/module_freq_divider.v:25.40-25.63|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_2_CLEAR": {
          "hide_name": 0,
          "bits": [ 3879340 ] ,
          "attributes": {
            "ROUTING": "R7C31_F6;;1;R7C31_X07;R7C31_F6_X07;1;R7C31_LSR0;R7C31_X07_LSR0;1"
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_D[9]": {
          "hide_name": 0,
          "bits": [ 3881688 ] ,
          "attributes": {
            "ROUTING": "R21C35_F4;;1;R21C35_S24;R21C35_F4_S240;1;R22C35_X05;R22C35_S241_X05;1;R22C35_A3;R22C35_X05_A3;1",
            "src": "../design/module_top.v:29.18-33.6|../design/module_freq_divider.v:25.40-25.63|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_19_CLEAR": {
          "hide_name": 0,
          "bits": [ 3879333 ] ,
          "attributes": {
            "ROUTING": "R7C25_F6;;1;R7C25_W13;R7C25_F6_W130;1;R7C25_S27;R7C25_W130_S270;1;R8C25_LSR0;R8C25_S271_LSR0;1"
          }
        },
        "divisor_inst.clk_divider_counter[10]": {
          "hide_name": 0,
          "bits": [ 3881686 ] ,
          "attributes": {
            "ROUTING": "R21C35_W26;R21C35_S121_W260;1;R21C35_D6;R21C35_W260_D6;1;R20C35_Q4;;1;R20C35_SN20;R20C35_Q4_SN20;1;R21C35_B5;R21C35_S121_B5;1",
            "src": "../design/module_top.v:29.18-33.6|../design/module_freq_divider.v:8.18-8.37",
            "hdlname": "divisor_inst clk_divider_counter"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_18_CLEAR": {
          "hide_name": 0,
          "bits": [ 3879328 ] ,
          "attributes": {
            "ROUTING": "R8C29_F6;;1;R8C29_N26;R8C29_F6_N260;1;R7C29_X05;R7C29_N261_X05;1;R7C29_LSR0;R7C29_X05_LSR0;1"
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_D[10]": {
          "hide_name": 0,
          "bits": [ 3881685 ] ,
          "attributes": {
            "ROUTING": "R21C35_F5;;1;R21C35_SN20;R21C35_F5_SN20;1;R20C35_A4;R20C35_N121_A4;1",
            "src": "../design/module_top.v:29.18-33.6|../design/module_freq_divider.v:25.40-25.63|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_17_CLEAR": {
          "hide_name": 0,
          "bits": [ 3879323 ] ,
          "attributes": {
            "ROUTING": "R7C28_F6;;1;R7C28_X07;R7C28_F6_X07;1;R7C28_LSR0;R7C28_X07_LSR0;1"
          }
        },
        "divisor_inst.clk_divider_counter[11]": {
          "hide_name": 0,
          "bits": [ 3881683 ] ,
          "attributes": {
            "ROUTING": "R22C36_W13;R22C36_Q1_W130;1;R22C36_B7;R22C36_W130_B7;1;R22C36_Q1;;1;R22C36_N21;R22C36_Q1_N210;1;R21C36_B0;R21C36_N211_B0;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "divisor_inst clk_divider_counter"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_16_CLEAR": {
          "hide_name": 0,
          "bits": [ 3879318 ] ,
          "attributes": {
            "ROUTING": "R7C28_F7;;1;R7C28_X08;R7C28_F7_X08;1;R7C28_LSR1;R7C28_X08_LSR1;1"
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_D[11]": {
          "hide_name": 0,
          "bits": [ 3881681 ] ,
          "attributes": {
            "ROUTING": "R21C36_F0;;1;R21C36_S20;R21C36_F0_S200;1;R22C36_X01;R22C36_S201_X01;1;R22C36_A1;R22C36_X01_A1;1",
            "src": "../design/module_top.v:29.18-33.6|../design/module_freq_divider.v:25.40-25.63|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_15_CLEAR": {
          "hide_name": 0,
          "bits": [ 3879313 ] ,
          "attributes": {
            "ROUTING": "R7C27_F7;;1;R7C27_X08;R7C27_F7_X08;1;R7C27_LSR0;R7C27_X08_LSR0;1"
          }
        },
        "divisor_inst.clk_divider_counter[12]": {
          "hide_name": 0,
          "bits": [ 3881679 ] ,
          "attributes": {
            "ROUTING": "R21C36_S21;R21C36_S111_S210;1;R21C36_A7;R21C36_S210_A7;1;R20C36_Q1;;1;R20C36_SN10;R20C36_Q1_SN10;1;R21C36_B1;R21C36_S111_B1;1",
            "src": "../design/module_top.v:29.18-33.6|../design/module_freq_divider.v:8.18-8.37",
            "hdlname": "divisor_inst clk_divider_counter"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_14_CLEAR": {
          "hide_name": 0,
          "bits": [ 3879308 ] ,
          "attributes": {
            "ROUTING": "R7C30_F7;;1;R7C30_X08;R7C30_F7_X08;1;R7C30_LSR0;R7C30_X08_LSR0;1"
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_D[12]": {
          "hide_name": 0,
          "bits": [ 3881678 ] ,
          "attributes": {
            "ROUTING": "R21C36_F1;;1;R21C36_SN10;R21C36_F1_SN10;1;R20C36_A1;R20C36_N111_A1;1",
            "src": "../design/module_top.v:29.18-33.6|../design/module_freq_divider.v:25.40-25.63|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_13_CLEAR": {
          "hide_name": 0,
          "bits": [ 3879303 ] ,
          "attributes": {
            "ROUTING": "R7C30_F6;;1;R7C30_X07;R7C30_F6_X07;1;R7C30_LSR1;R7C30_X07_LSR1;1"
          }
        },
        "divisor_inst.clk_divider_counter[13]": {
          "hide_name": 0,
          "bits": [ 3881676 ] ,
          "attributes": {
            "ROUTING": "R22C36_E13;R22C36_Q0_E130;1;R22C36_A6;R22C36_E130_A6;1;R22C36_Q0;;1;R22C36_N13;R22C36_Q0_N130;1;R21C36_B2;R21C36_N131_B2;1",
            "src": "../design/module_top.v:29.18-33.6|../design/module_freq_divider.v:8.18-8.37",
            "hdlname": "divisor_inst clk_divider_counter"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_12_CLEAR": {
          "hide_name": 0,
          "bits": [ 3879298 ] ,
          "attributes": {
            "ROUTING": "R6C30_F7;;1;R6C30_S27;R6C30_F7_S270;1;R7C30_LSR2;R7C30_S271_LSR2;1"
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_D[13]": {
          "hide_name": 0,
          "bits": [ 3881675 ] ,
          "attributes": {
            "ROUTING": "R21C36_F2;;1;R21C36_S13;R21C36_F2_S130;1;R22C36_A0;R22C36_S131_A0;1",
            "src": "../design/module_top.v:29.18-33.6|../design/module_freq_divider.v:25.40-25.63|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_11_CLEAR": {
          "hide_name": 0,
          "bits": [ 3879293 ] ,
          "attributes": {
            "ROUTING": "R7C29_F6;;1;R7C29_X07;R7C29_F6_X07;1;R7C29_LSR1;R7C29_X07_LSR1;1"
          }
        },
        "divisor_inst.clk_divider_counter[14]": {
          "hide_name": 0,
          "bits": [ 3881673 ] ,
          "attributes": {
            "ROUTING": "R22C36_S13;R22C36_Q3_S130;1;R22C36_N25;R22C36_S130_N250;1;R22C36_B6;R22C36_N250_B6;1;R22C36_Q3;;1;R22C36_N23;R22C36_Q3_N230;1;R21C36_B3;R21C36_N231_B3;1",
            "src": "../design/module_top.v:29.18-33.6|../design/module_freq_divider.v:8.18-8.37",
            "hdlname": "divisor_inst clk_divider_counter"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_10_CLEAR": {
          "hide_name": 0,
          "bits": [ 3879288 ] ,
          "attributes": {
            "ROUTING": "R11C29_F5;;1;R11C29_X08;R11C29_F5_X08;1;R11C29_LSR1;R11C29_X08_LSR1;1"
          }
        },
        "divisor_inst.clk_divider_counter[9]": {
          "hide_name": 0,
          "bits": [ 3881689 ] ,
          "attributes": {
            "ROUTING": "R21C35_E25;R21C35_N111_E250;1;R21C35_B4;R21C35_E250_B4;1;R22C35_Q3;;1;R22C35_SN10;R22C35_Q3_SN10;1;R21C35_C6;R21C35_N111_C6;1",
            "src": "../design/module_top.v:29.18-33.6|../design/module_freq_divider.v:8.18-8.37",
            "hdlname": "divisor_inst clk_divider_counter"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_1_CLEAR": {
          "hide_name": 0,
          "bits": [ 3879285 ] ,
          "attributes": {
            "ROUTING": "R9C31_F1;;1;R9C31_X06;R9C31_F1_X06;1;R9C31_LSR1;R9C31_X06_LSR1;1"
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_D[21]": {
          "hide_name": 0,
          "bits": [ 3881723 ] ,
          "attributes": {
            "ROUTING": "R21C37_F4;;1;R21C37_SN20;R21C37_F4_SN20;1;R20C37_A5;R20C37_N121_A5;1",
            "src": "../design/module_top.v:29.18-33.6|../design/module_freq_divider.v:25.40-25.63|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_CLEAR": {
          "hide_name": 0,
          "bits": [ 3879282 ] ,
          "attributes": {
            "ROUTING": "R9C31_F7;;1;R9C31_X08;R9C31_F7_X08;1;R9C31_LSR2;R9C31_X08_LSR2;1"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[2]": {
          "hide_name": 0,
          "bits": [ 3879280 ] ,
          "attributes": {
            "ROUTING": "R8C26_F3;;1;R8C26_EW10;R8C26_F3_EW10;1;R8C25_B3;R8C25_W111_B3;1",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[30]": {
          "hide_name": 0,
          "bits": [ 3879278 ] ,
          "attributes": {
            "ROUTING": "R8C31_F1;;1;R8C31_SN10;R8C31_F1_SN10;1;R9C31_B3;R9C31_S111_B3;1",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[31]": {
          "hide_name": 0,
          "bits": [ 3879276 ] ,
          "attributes": {
            "ROUTING": "R8C31_F2;;1;R8C31_SN20;R8C31_F2_SN20;1;R9C31_B4;R9C31_S121_B4;1",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_ALU_I1_7_COUT[31]": {
          "hide_name": 0,
          "bits": [ 3879275 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_ALU_I1_7_COUT[30]": {
          "hide_name": 0,
          "bits": [ 3879274 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[3]": {
          "hide_name": 0,
          "bits": [ 3879271 ] ,
          "attributes": {
            "ROUTING": "R8C26_F4;;1;R8C26_W24;R8C26_F4_W240;1;R8C24_X03;R8C24_W242_X03;1;R8C24_B2;R8C24_X03_B2;1",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_ALU_I1_7_COUT[2]": {
          "hide_name": 0,
          "bits": [ 3879270 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[4]": {
          "hide_name": 0,
          "bits": [ 3879267 ] ,
          "attributes": {
            "ROUTING": "R8C26_F5;;1;R8C26_W13;R8C26_F5_W130;1;R8C25_N23;R8C25_W131_N230;1;R7C25_B1;R7C25_N231_B1;1",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_ALU_I1_7_COUT[3]": {
          "hide_name": 0,
          "bits": [ 3879266 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[5]": {
          "hide_name": 0,
          "bits": [ 3879263 ] ,
          "attributes": {
            "ROUTING": "R8C27_F0;;1;R8C27_N13;R8C27_F0_N130;1;R7C27_B2;R7C27_N131_B2;1",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_ALU_I1_7_COUT[4]": {
          "hide_name": 0,
          "bits": [ 3879262 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[0]": {
          "hide_name": 0,
          "bits": [ 3879259 ] ,
          "attributes": {
            "ROUTING": "R8C26_F1;;1;R8C26_S21;R8C26_F1_S210;1;R10C26_S21;R10C26_S212_S210;1;R11C26_B2;R11C26_S211_B2;1",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[10]": {
          "hide_name": 0,
          "bits": [ 3879257 ] ,
          "attributes": {
            "ROUTING": "R8C27_F5;;1;R8C27_W10;R8C27_F5_W100;1;R8C26_W20;R8C26_W101_W200;1;R8C25_X01;R8C25_W201_X01;1;R8C25_B4;R8C25_X01_B4;1",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[6]": {
          "hide_name": 0,
          "bits": [ 3879255 ] ,
          "attributes": {
            "ROUTING": "R8C27_F1;;1;R8C27_W13;R8C27_F1_W130;1;R8C26_N23;R8C26_W131_N230;1;R7C26_B2;R7C26_N231_B2;1",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_ALU_I1_7_COUT[5]": {
          "hide_name": 0,
          "bits": [ 3879254 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[11]": {
          "hide_name": 0,
          "bits": [ 3879251 ] ,
          "attributes": {
            "ROUTING": "R8C28_F0;;1;R8C28_N10;R8C28_F0_N100;1;R7C28_B5;R7C28_N101_B5;1",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_ALU_I1_7_COUT[10]": {
          "hide_name": 0,
          "bits": [ 3879250 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[12]": {
          "hide_name": 0,
          "bits": [ 3879247 ] ,
          "attributes": {
            "ROUTING": "R8C28_F1;;1;R8C28_W10;R8C28_F1_W100;1;R8C27_W20;R8C27_W101_W200;1;R8C25_X05;R8C25_W202_X05;1;R8C25_B1;R8C25_X05_B1;1",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_ALU_I1_7_COUT[11]": {
          "hide_name": 0,
          "bits": [ 3879246 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[13]": {
          "hide_name": 0,
          "bits": [ 3879243 ] ,
          "attributes": {
            "ROUTING": "R8C28_F2;;1;R8C28_SN10;R8C28_F2_SN10;1;R7C28_E21;R7C28_N111_E210;1;R7C29_B0;R7C29_E211_B0;1",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_ALU_I1_7_COUT[12]": {
          "hide_name": 0,
          "bits": [ 3879242 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[14]": {
          "hide_name": 0,
          "bits": [ 3879239 ] ,
          "attributes": {
            "ROUTING": "R8C28_F3;;1;R8C28_N23;R8C28_F3_N230;1;R7C28_B0;R7C28_N231_B0;1",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_ALU_I1_7_COUT[13]": {
          "hide_name": 0,
          "bits": [ 3879238 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[15]": {
          "hide_name": 0,
          "bits": [ 3879235 ] ,
          "attributes": {
            "ROUTING": "R8C28_F4;;1;R8C28_N13;R8C28_F4_N130;1;R7C28_B2;R7C28_N131_B2;1",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_ALU_I1_7_COUT[14]": {
          "hide_name": 0,
          "bits": [ 3879234 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[16]": {
          "hide_name": 0,
          "bits": [ 3879231 ] ,
          "attributes": {
            "ROUTING": "R8C28_F5;;1;R8C28_W13;R8C28_F5_W130;1;R8C27_N23;R8C27_W131_N230;1;R7C27_B1;R7C27_N231_B1;1",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_ALU_I1_7_COUT[15]": {
          "hide_name": 0,
          "bits": [ 3879230 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[17]": {
          "hide_name": 0,
          "bits": [ 3879227 ] ,
          "attributes": {
            "ROUTING": "R8C29_F0;;1;R8C29_E13;R8C29_F0_E130;1;R8C30_N23;R8C30_E131_N230;1;R7C30_B0;R7C30_N231_B0;1",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_ALU_I1_7_COUT[16]": {
          "hide_name": 0,
          "bits": [ 3879226 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[18]": {
          "hide_name": 0,
          "bits": [ 3879223 ] ,
          "attributes": {
            "ROUTING": "R8C29_F1;;1;R8C29_EW10;R8C29_F1_EW10;1;R8C30_N25;R8C30_E111_N250;1;R7C30_X04;R7C30_N251_X04;1;R7C30_B3;R7C30_X04_B3;1",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_ALU_I1_7_COUT[17]": {
          "hide_name": 0,
          "bits": [ 3879222 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[19]": {
          "hide_name": 0,
          "bits": [ 3879219 ] ,
          "attributes": {
            "ROUTING": "R8C29_F2;;1;R8C29_N13;R8C29_F2_N130;1;R7C29_E23;R7C29_N131_E230;1;R7C30_B5;R7C30_E231_B5;1",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_ALU_I1_7_COUT[18]": {
          "hide_name": 0,
          "bits": [ 3879218 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 3879215 ] ,
          "attributes": {
            "ROUTING": "R8C26_F2;;1;R8C26_N13;R8C26_F2_N130;1;R7C26_B1;R7C26_N131_B1;1",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_ALU_I1_7_COUT[1]": {
          "hide_name": 0,
          "bits": [ 3879214 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_ALU_I1_7_COUT[0]": {
          "hide_name": 0,
          "bits": [ 3879212 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[7]": {
          "hide_name": 0,
          "bits": [ 3879209 ] ,
          "attributes": {
            "ROUTING": "R8C27_F2;;1;R8C27_SN10;R8C27_F2_SN10;1;R9C27_S21;R9C27_S111_S210;1;R11C27_B3;R11C27_S212_B3;1",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_ALU_I1_7_COUT[6]": {
          "hide_name": 0,
          "bits": [ 3879208 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[20]": {
          "hide_name": 0,
          "bits": [ 3879205 ] ,
          "attributes": {
            "ROUTING": "R8C29_F3;;1;R8C29_N23;R8C29_F3_N230;1;R7C29_B2;R7C29_N231_B2;1",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_ALU_I1_7_COUT[19]": {
          "hide_name": 0,
          "bits": [ 3879204 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[21]": {
          "hide_name": 0,
          "bits": [ 3879201 ] ,
          "attributes": {
            "ROUTING": "R8C29_F4;;1;R8C29_S13;R8C29_F4_S130;1;R9C29_S23;R9C29_S131_S230;1;R11C29_B3;R11C29_S232_B3;1",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_ALU_I1_7_COUT[20]": {
          "hide_name": 0,
          "bits": [ 3879200 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[22]": {
          "hide_name": 0,
          "bits": [ 3879197 ] ,
          "attributes": {
            "ROUTING": "R8C29_F5;;1;R8C29_N10;R8C29_F5_N100;1;R7C29_B4;R7C29_N101_B4;1",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_ALU_I1_7_COUT[21]": {
          "hide_name": 0,
          "bits": [ 3879196 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[23]": {
          "hide_name": 0,
          "bits": [ 3879193 ] ,
          "attributes": {
            "ROUTING": "R8C30_F0;;1;R8C30_N10;R8C30_F0_N100;1;R7C30_E24;R7C30_N101_E240;1;R7C31_X03;R7C31_E241_X03;1;R7C31_B2;R7C31_X03_B2;1",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_ALU_I1_7_COUT[22]": {
          "hide_name": 0,
          "bits": [ 3879192 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[24]": {
          "hide_name": 0,
          "bits": [ 3879189 ] ,
          "attributes": {
            "ROUTING": "R8C30_F1;;1;R8C30_N13;R8C30_F1_N130;1;R7C30_E23;R7C30_N131_E230;1;R7C31_B5;R7C31_E231_B5;1",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_ALU_I1_7_COUT[23]": {
          "hide_name": 0,
          "bits": [ 3879188 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[25]": {
          "hide_name": 0,
          "bits": [ 3879185 ] ,
          "attributes": {
            "ROUTING": "R8C30_F2;;1;R8C30_EW10;R8C30_F2_EW10;1;R8C31_E21;R8C31_E111_E210;1;R8C32_B5;R8C32_E211_B5;1",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_ALU_I1_7_COUT[24]": {
          "hide_name": 0,
          "bits": [ 3879184 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[26]": {
          "hide_name": 0,
          "bits": [ 3879181 ] ,
          "attributes": {
            "ROUTING": "R8C30_F3;;1;R8C30_SN20;R8C30_F3_SN20;1;R9C30_B4;R9C30_S121_B4;1",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_ALU_I1_7_COUT[25]": {
          "hide_name": 0,
          "bits": [ 3879180 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[27]": {
          "hide_name": 0,
          "bits": [ 3879177 ] ,
          "attributes": {
            "ROUTING": "R8C30_F4;;1;R8C30_E13;R8C30_F4_E130;1;R8C31_B5;R8C31_E131_B5;1",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_ALU_I1_7_COUT[26]": {
          "hide_name": 0,
          "bits": [ 3879176 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[28]": {
          "hide_name": 0,
          "bits": [ 3879173 ] ,
          "attributes": {
            "ROUTING": "R8C30_F5;;1;R8C30_E25;R8C30_F5_E250;1;R8C32_X04;R8C32_E252_X04;1;R8C32_B1;R8C32_X04_B1;1",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_ALU_I1_7_COUT[27]": {
          "hide_name": 0,
          "bits": [ 3879172 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[29]": {
          "hide_name": 0,
          "bits": [ 3879169 ] ,
          "attributes": {
            "ROUTING": "R8C31_F0;;1;R8C31_N13;R8C31_F0_N130;1;R7C31_B1;R7C31_N131_B1;1",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_ALU_I1_7_COUT[29]": {
          "hide_name": 0,
          "bits": [ 3879168 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_ALU_I1_7_COUT[28]": {
          "hide_name": 0,
          "bits": [ 3879166 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[8]": {
          "hide_name": 0,
          "bits": [ 3879163 ] ,
          "attributes": {
            "ROUTING": "R8C27_F3;;1;R8C27_EW10;R8C27_F3_EW10;1;R8C26_N25;R8C26_W111_N250;1;R7C26_B5;R7C26_N251_B5;1",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_ALU_I1_7_COUT[7]": {
          "hide_name": 0,
          "bits": [ 3879162 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[9]": {
          "hide_name": 0,
          "bits": [ 3879159 ] ,
          "attributes": {
            "ROUTING": "R8C27_F4;;1;R8C27_N10;R8C27_F4_N100;1;R7C27_B5;R7C27_N101_B5;1",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_ALU_I1_7_COUT[9]": {
          "hide_name": 0,
          "bits": [ 3879158 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_ALU_I1_7_COUT[8]": {
          "hide_name": 0,
          "bits": [ 3879156 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[29]": {
          "hide_name": 0,
          "bits": [ 3879152 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter[29]": {
          "hide_name": 0,
          "bits": [ 3879151 ] ,
          "attributes": {
            "ROUTING": "R9C30_B6;R9C30_W211_B6;1;R9C31_W21;R9C31_S212_W210;1;R9C30_B0;R9C30_W211_B0;1;R7C31_Q1;;1;R7C31_S21;R7C31_Q1_S210;1;R8C31_B0;R8C31_S211_B0;1",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[2].debounce_inst counter"
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[2]": {
          "hide_name": 0,
          "bits": [ 3879149 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter[2]": {
          "hide_name": 0,
          "bits": [ 3879148 ] ,
          "attributes": {
            "ROUTING": "R8C25_EW20;R8C25_Q3_EW20;1;R8C26_C7;R8C26_E121_C7;1;R8C25_SN10;R8C25_Q3_SN10;1;R9C25_B3;R9C25_S111_B3;1;R8C25_Q3;;1;R8C25_E13;R8C25_Q3_E130;1;R8C26_B3;R8C26_E131_B3;1",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[2].debounce_inst counter"
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[30]": {
          "hide_name": 0,
          "bits": [ 3879146 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter[30]": {
          "hide_name": 0,
          "bits": [ 3879145 ] ,
          "attributes": {
            "ROUTING": "R9C31_W10;R9C31_Q3_W100;1;R9C30_C6;R9C30_W101_C6;1;R9C31_EW10;R9C31_Q3_EW10;1;R9C30_B1;R9C30_W111_B1;1;R9C31_Q3;;1;R9C31_N23;R9C31_Q3_N230;1;R8C31_B1;R8C31_N231_B1;1",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[2].debounce_inst counter"
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[29]": {
          "hide_name": 0,
          "bits": [ 3879144 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[3]": {
          "hide_name": 0,
          "bits": [ 3879141 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter[3]": {
          "hide_name": 0,
          "bits": [ 3879140 ] ,
          "attributes": {
            "ROUTING": "R8C24_S13;R8C24_Q2_S130;1;R9C24_E23;R9C24_S131_E230;1;R9C25_B4;R9C25_E231_B4;1;R8C26_S22;R8C26_E222_S220;1;R9C26_X01;R9C26_S221_X01;1;R9C26_A7;R9C26_X01_A7;1;R8C24_Q2;;1;R8C24_E22;R8C24_Q2_E220;1;R8C26_X01;R8C26_E222_X01;1;R8C26_B4;R8C26_X01_B4;1",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[2].debounce_inst counter"
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 3879139 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[4]": {
          "hide_name": 0,
          "bits": [ 3879136 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter[4]": {
          "hide_name": 0,
          "bits": [ 3879135 ] ,
          "attributes": {
            "ROUTING": "R7C25_EW20;R7C25_Q1_EW20;1;R7C26_S22;R7C26_E121_S220;1;R9C26_X07;R9C26_S222_X07;1;R9C26_B7;R9C26_X07_B7;1;R8C25_S27;R8C25_S131_S270;1;R9C25_B5;R9C25_S271_B5;1;R7C25_Q1;;1;R7C25_S13;R7C25_Q1_S130;1;R8C25_E23;R8C25_S131_E230;1;R8C26_B5;R8C26_E231_B5;1",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[2].debounce_inst counter"
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[3]": {
          "hide_name": 0,
          "bits": [ 3879134 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[5]": {
          "hide_name": 0,
          "bits": [ 3879131 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter[5]": {
          "hide_name": 0,
          "bits": [ 3879130 ] ,
          "attributes": {
            "ROUTING": "R9C26_B0;R9C26_X05_B0;1;R7C27_W10;R7C27_Q2_W100;1;R7C26_S24;R7C26_W101_S240;1;R9C26_X05;R9C26_S242_X05;1;R9C26_C7;R9C26_X05_C7;1;R7C27_Q2;;1;R7C27_SN10;R7C27_Q2_SN10;1;R8C27_B0;R8C27_S111_B0;1",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[2].debounce_inst counter"
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[4]": {
          "hide_name": 0,
          "bits": [ 3879129 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[0]": {
          "hide_name": 0,
          "bits": [ 3879126 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter[0]": {
          "hide_name": 0,
          "bits": [ 3879125 ] ,
          "attributes": {
            "ROUTING": "R8C26_A7;R8C26_N212_A7;1;R9C26_W21;R9C26_N211_W210;1;R9C25_B1;R9C25_W211_B1;1;R11C26_Q2;;1;R11C26_SN10;R11C26_Q2_SN10;1;R10C26_N21;R10C26_N111_N210;1;R8C26_B1;R8C26_N212_B1;1",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[2].debounce_inst counter"
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[6]": {
          "hide_name": 0,
          "bits": [ 3879123 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter[6]": {
          "hide_name": 0,
          "bits": [ 3879122 ] ,
          "attributes": {
            "ROUTING": "R7C26_S21;R7C26_S100_S210;1;R9C26_B1;R9C26_S212_B1;1;R7C26_S10;R7C26_Q2_S100;1;R8C26_S24;R8C26_S101_S240;1;R9C26_D7;R9C26_S241_D7;1;R7C26_Q2;;1;R7C26_EW10;R7C26_Q2_EW10;1;R7C27_S21;R7C27_E111_S210;1;R8C27_B1;R8C27_S211_B1;1",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[2].debounce_inst counter"
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[5]": {
          "hide_name": 0,
          "bits": [ 3879121 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[10]": {
          "hide_name": 0,
          "bits": [ 3879118 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter[10]": {
          "hide_name": 0,
          "bits": [ 3879117 ] ,
          "attributes": {
            "ROUTING": "R8C25_S10;R8C25_Q4_S100;1;R9C25_E24;R9C25_S101_E240;1;R9C26_N24;R9C26_E241_N240;1;R9C26_B5;R9C26_N240_B5;1;R8C27_S24;R8C27_E242_S240;1;R9C27_X05;R9C27_S241_X05;1;R9C27_B7;R9C27_X05_B7;1;R8C25_Q4;;1;R8C25_E24;R8C25_Q4_E240;1;R8C27_X03;R8C27_E242_X03;1;R8C27_B5;R8C27_X03_B5;1",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[2].debounce_inst counter"
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[11]": {
          "hide_name": 0,
          "bits": [ 3879115 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter[11]": {
          "hide_name": 0,
          "bits": [ 3879114 ] ,
          "attributes": {
            "ROUTING": "R8C28_S21;R8C28_S111_S210;1;R9C28_W21;R9C28_S211_W210;1;R9C27_B0;R9C27_W211_B0;1;R8C28_W25;R8C28_S111_W250;1;R8C27_N25;R8C27_W251_N250;1;R8C27_B6;R8C27_N250_B6;1;R7C28_Q5;;1;R7C28_SN10;R7C28_Q5_SN10;1;R8C28_B0;R8C28_S111_B0;1",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[2].debounce_inst counter"
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[10]": {
          "hide_name": 0,
          "bits": [ 3879113 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[12]": {
          "hide_name": 0,
          "bits": [ 3879110 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter[12]": {
          "hide_name": 0,
          "bits": [ 3879109 ] ,
          "attributes": {
            "ROUTING": "R9C27_B1;R9C27_S211_B1;1;R8C27_S21;R8C27_E211_S210;1;R9C27_X08;R9C27_S211_X08;1;R9C27_C7;R9C27_X08_C7;1;R8C25_Q1;;1;R8C25_EW10;R8C25_Q1_EW10;1;R8C26_E21;R8C26_E111_E210;1;R8C28_B1;R8C28_E212_B1;1",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[2].debounce_inst counter"
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[11]": {
          "hide_name": 0,
          "bits": [ 3879108 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[13]": {
          "hide_name": 0,
          "bits": [ 3879105 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter[13]": {
          "hide_name": 0,
          "bits": [ 3879104 ] ,
          "attributes": {
            "ROUTING": "R8C28_W23;R8C28_S231_W230;1;R8C27_S23;R8C27_W231_S230;1;R8C27_C6;R8C27_S230_C6;1;R9C28_W23;R9C28_S232_W230;1;R9C27_B2;R9C27_W231_B2;1;R7C29_Q0;;1;R7C29_W13;R7C29_Q0_W130;1;R7C28_S23;R7C28_W131_S230;1;R8C28_B2;R8C28_S231_B2;1",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[2].debounce_inst counter"
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[12]": {
          "hide_name": 0,
          "bits": [ 3879103 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[14]": {
          "hide_name": 0,
          "bits": [ 3879100 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter[14]": {
          "hide_name": 0,
          "bits": [ 3879099 ] ,
          "attributes": {
            "ROUTING": "R7C28_EW10;R7C28_Q0_EW10;1;R7C27_S25;R7C27_W111_S250;1;R9C27_S25;R9C27_S252_S250;1;R9C27_B3;R9C27_S250_B3;1;R8C28_W20;R8C28_S101_W200;1;R7C28_S10;R7C28_Q0_S100;1;R8C27_D6;R8C27_W201_D6;1;R7C28_Q0;;1;R7C28_S20;R7C28_Q0_S200;1;R8C28_X01;R8C28_S201_X01;1;R8C28_B3;R8C28_X01_B3;1",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[2].debounce_inst counter"
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[13]": {
          "hide_name": 0,
          "bits": [ 3879098 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[15]": {
          "hide_name": 0,
          "bits": [ 3879095 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter[15]": {
          "hide_name": 0,
          "bits": [ 3879094 ] ,
          "attributes": {
            "ROUTING": "R9C27_X01;R9C27_W221_X01;1;R9C27_B4;R9C27_X01_B4;1;R7C28_S22;R7C28_Q2_S220;1;R9C28_W22;R9C28_S222_W220;1;R9C27_D7;R9C27_W221_D7;1;R7C28_Q2;;1;R7C28_SN20;R7C28_Q2_SN20;1;R8C28_B4;R8C28_S121_B4;1",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[2].debounce_inst counter"
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[14]": {
          "hide_name": 0,
          "bits": [ 3879093 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[16]": {
          "hide_name": 0,
          "bits": [ 3879090 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter[16]": {
          "hide_name": 0,
          "bits": [ 3879089 ] ,
          "attributes": {
            "ROUTING": "R7C27_EW10;R7C27_Q1_EW10;1;R7C28_S21;R7C28_E111_S210;1;R9C28_A7;R9C28_S212_A7;1;R8C27_S27;R8C27_S131_S270;1;R9C27_B5;R9C27_S271_B5;1;R7C27_Q1;;1;R7C27_S13;R7C27_Q1_S130;1;R8C27_E23;R8C27_S131_E230;1;R8C28_B5;R8C28_E231_B5;1",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[2].debounce_inst counter"
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[15]": {
          "hide_name": 0,
          "bits": [ 3879088 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[17]": {
          "hide_name": 0,
          "bits": [ 3879085 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter[17]": {
          "hide_name": 0,
          "bits": [ 3879084 ] ,
          "attributes": {
            "ROUTING": "R9C28_B0;R9C28_S231_B0;1;R8C28_S23;R8C28_W232_S230;1;R9C28_X08;R9C28_S231_X08;1;R9C28_B7;R9C28_X08_B7;1;R7C30_Q0;;1;R7C30_S13;R7C30_Q0_S130;1;R8C30_W23;R8C30_S131_W230;1;R8C29_B0;R8C29_W231_B0;1",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[2].debounce_inst counter"
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[16]": {
          "hide_name": 0,
          "bits": [ 3879083 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[18]": {
          "hide_name": 0,
          "bits": [ 3879080 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter[18]": {
          "hide_name": 0,
          "bits": [ 3879079 ] ,
          "attributes": {
            "ROUTING": "R9C28_B1;R9C28_W231_B1;1;R9C29_W23;R9C29_S232_W230;1;R9C28_X06;R9C28_W231_X06;1;R9C28_C7;R9C28_X06_C7;1;R7C30_Q3;;1;R7C30_W13;R7C30_Q3_W130;1;R7C29_S23;R7C29_W131_S230;1;R8C29_B1;R8C29_S231_B1;1",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[2].debounce_inst counter"
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[17]": {
          "hide_name": 0,
          "bits": [ 3879078 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[19]": {
          "hide_name": 0,
          "bits": [ 3879075 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter[19]": {
          "hide_name": 0,
          "bits": [ 3879074 ] ,
          "attributes": {
            "ROUTING": "R9C28_X02;R9C28_W211_X02;1;R9C28_D7;R9C28_X02_D7;1;R9C29_W21;R9C29_S212_W210;1;R9C28_B2;R9C28_W211_B2;1;R7C30_Q5;;1;R7C30_EW10;R7C30_Q5_EW10;1;R7C29_S21;R7C29_W111_S210;1;R8C29_B2;R8C29_S211_B2;1",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[2].debounce_inst counter"
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[18]": {
          "hide_name": 0,
          "bits": [ 3879073 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[7]": {
          "hide_name": 0,
          "bits": [ 3879070 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter[7]": {
          "hide_name": 0,
          "bits": [ 3879069 ] ,
          "attributes": {
            "ROUTING": "R8C27_W21;R8C27_N212_W210;1;R8C26_X02;R8C26_W211_X02;1;R8C26_D7;R8C26_X02_D7;1;R9C27_W21;R9C27_N211_W210;1;R9C26_B2;R9C26_W211_B2;1;R11C27_Q3;;1;R11C27_SN10;R11C27_Q3_SN10;1;R10C27_N21;R10C27_N111_N210;1;R8C27_B2;R8C27_N212_B2;1",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[2].debounce_inst counter"
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[6]": {
          "hide_name": 0,
          "bits": [ 3879068 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[1]": {
          "hide_name": 0,
          "bits": [ 3879065 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter[1]": {
          "hide_name": 0,
          "bits": [ 3879064 ] ,
          "attributes": {
            "ROUTING": "R7C26_SN20;R7C26_Q1_SN20;1;R8C26_B7;R8C26_S121_B7;1;R7C26_EW20;R7C26_Q1_EW20;1;R7C25_S26;R7C25_W121_S260;1;R9C25_X01;R9C25_S262_X01;1;R9C25_B2;R9C25_X01_B2;1;R7C26_Q1;;1;R7C26_SN10;R7C26_Q1_SN10;1;R8C26_B2;R8C26_S111_B2;1",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[2].debounce_inst counter"
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[1]": {
          "hide_name": 0,
          "bits": [ 3879063 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[0]": {
          "hide_name": 0,
          "bits": [ 3879061 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[20]": {
          "hide_name": 0,
          "bits": [ 3879058 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter[20]": {
          "hide_name": 0,
          "bits": [ 3879057 ] ,
          "attributes": {
            "ROUTING": "R9C29_W25;R9C29_S251_W250;1;R9C28_S25;R9C28_W251_S250;1;R9C28_B3;R9C28_S250_B3;1;R8C29_S25;R8C29_S111_S250;1;R9C29_X06;R9C29_S251_X06;1;R9C29_A6;R9C29_X06_A6;1;R7C29_Q2;;1;R7C29_SN10;R7C29_Q2_SN10;1;R8C29_B3;R8C29_S111_B3;1",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[2].debounce_inst counter"
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[19]": {
          "hide_name": 0,
          "bits": [ 3879056 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[21]": {
          "hide_name": 0,
          "bits": [ 3879053 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter[21]": {
          "hide_name": 0,
          "bits": [ 3879052 ] ,
          "attributes": {
            "ROUTING": "R9C29_X07;R9C29_N201_X07;1;R9C29_B6;R9C29_X07_B6;1;R9C29_W20;R9C29_N201_W200;1;R9C28_X01;R9C28_W201_X01;1;R9C28_B4;R9C28_X01_B4;1;R11C29_Q3;;1;R11C29_N10;R11C29_Q3_N100;1;R10C29_N20;R10C29_N101_N200;1;R8C29_X01;R8C29_N202_X01;1;R8C29_B4;R8C29_X01_B4;1",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[2].debounce_inst counter"
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[20]": {
          "hide_name": 0,
          "bits": [ 3879051 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[22]": {
          "hide_name": 0,
          "bits": [ 3879048 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter[22]": {
          "hide_name": 0,
          "bits": [ 3879047 ] ,
          "attributes": {
            "ROUTING": "R8C29_S26;R8C29_S121_S260;1;R9C29_X05;R9C29_S261_X05;1;R9C29_C6;R9C29_X05_C6;1;R8C29_W26;R8C29_S121_W260;1;R8C28_S26;R8C28_W261_S260;1;R9C28_X03;R9C28_S261_X03;1;R9C28_B5;R9C28_X03_B5;1;R7C29_Q4;;1;R7C29_SN20;R7C29_Q4_SN20;1;R8C29_B5;R8C29_S121_B5;1",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[2].debounce_inst counter"
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[21]": {
          "hide_name": 0,
          "bits": [ 3879046 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[23]": {
          "hide_name": 0,
          "bits": [ 3879043 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter[23]": {
          "hide_name": 0,
          "bits": [ 3879042 ] ,
          "attributes": {
            "ROUTING": "R9C29_B0;R9C29_S211_B0;1;R8C29_S21;R8C29_W212_S210;1;R9C29_X02;R9C29_S211_X02;1;R9C29_D6;R9C29_X02_D6;1;R7C31_Q2;;1;R7C31_SN10;R7C31_Q2_SN10;1;R8C31_W21;R8C31_S111_W210;1;R8C30_B0;R8C30_W211_B0;1",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[2].debounce_inst counter"
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[22]": {
          "hide_name": 0,
          "bits": [ 3879041 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[24]": {
          "hide_name": 0,
          "bits": [ 3879038 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter[24]": {
          "hide_name": 0,
          "bits": [ 3879037 ] ,
          "attributes": {
            "ROUTING": "R9C30_W23;R9C30_S232_W230;1;R9C29_B1;R9C29_W231_B1;1;R7C30_S27;R7C30_W131_S270;1;R8C30_W27;R8C30_S271_W270;1;R8C29_A7;R8C29_W271_A7;1;R7C31_Q5;;1;R7C31_W13;R7C31_Q5_W130;1;R7C30_S23;R7C30_W131_S230;1;R8C30_B1;R8C30_S231_B1;1",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[2].debounce_inst counter"
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[23]": {
          "hide_name": 0,
          "bits": [ 3879036 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[25]": {
          "hide_name": 0,
          "bits": [ 3879033 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter[25]": {
          "hide_name": 0,
          "bits": [ 3879032 ] ,
          "attributes": {
            "ROUTING": "R8C29_X05;R8C29_W201_X05;1;R8C29_B7;R8C29_X05_B7;1;R8C30_W20;R8C30_W252_W200;1;R8C29_S20;R8C29_W201_S200;1;R9C29_X01;R9C29_S201_X01;1;R9C29_B2;R9C29_X01_B2;1;R8C32_Q5;;1;R8C32_W25;R8C32_Q5_W250;1;R8C30_X04;R8C30_W252_X04;1;R8C30_B2;R8C30_X04_B2;1",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[2].debounce_inst counter"
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[24]": {
          "hide_name": 0,
          "bits": [ 3879031 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[26]": {
          "hide_name": 0,
          "bits": [ 3879028 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter[26]": {
          "hide_name": 0,
          "bits": [ 3879027 ] ,
          "attributes": {
            "ROUTING": "R9C29_W24;R9C29_W101_W240;1;R9C29_B3;R9C29_W240_B3;1;R9C30_W10;R9C30_Q4_W100;1;R9C29_N20;R9C29_W101_N200;1;R8C29_C7;R8C29_N201_C7;1;R9C30_Q4;;1;R9C30_N13;R9C30_Q4_N130;1;R8C30_B3;R8C30_N131_B3;1",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[2].debounce_inst counter"
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[25]": {
          "hide_name": 0,
          "bits": [ 3879026 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[27]": {
          "hide_name": 0,
          "bits": [ 3879023 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter[27]": {
          "hide_name": 0,
          "bits": [ 3879022 ] ,
          "attributes": {
            "ROUTING": "R8C31_W25;R8C31_Q5_W250;1;R8C29_X04;R8C29_W252_X04;1;R8C29_D7;R8C29_X04_D7;1;R8C31_S13;R8C31_Q5_S130;1;R9C31_W23;R9C31_S131_W230;1;R9C29_B4;R9C29_W232_B4;1;R8C31_Q5;;1;R8C31_EW10;R8C31_Q5_EW10;1;R8C30_B4;R8C30_W111_B4;1",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[2].debounce_inst counter"
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[26]": {
          "hide_name": 0,
          "bits": [ 3879021 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[28]": {
          "hide_name": 0,
          "bits": [ 3879018 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter[28]": {
          "hide_name": 0,
          "bits": [ 3879017 ] ,
          "attributes": {
            "ROUTING": "R9C30_A6;R9C30_S211_A6;1;R8C30_S21;R8C30_W212_S210;1;R9C30_W21;R9C30_S211_W210;1;R9C29_B5;R9C29_W211_B5;1;R8C32_Q1;;1;R8C32_W21;R8C32_Q1_W210;1;R8C30_B5;R8C30_W212_B5;1",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[2].debounce_inst counter"
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[28]": {
          "hide_name": 0,
          "bits": [ 3879016 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[27]": {
          "hide_name": 0,
          "bits": [ 3879014 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[8]": {
          "hide_name": 0,
          "bits": [ 3879011 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter[8]": {
          "hide_name": 0,
          "bits": [ 3879010 ] ,
          "attributes": {
            "ROUTING": "R8C26_S23;R8C26_S131_S230;1;R9C26_B3;R9C26_S231_B3;1;R8C27_X06;R8C27_E231_X06;1;R8C27_A6;R8C27_X06_A6;1;R7C26_Q5;;1;R7C26_S13;R7C26_Q5_S130;1;R8C26_E23;R8C26_S131_E230;1;R8C27_B3;R8C27_E231_B3;1",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[2].debounce_inst counter"
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[7]": {
          "hide_name": 0,
          "bits": [ 3879009 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[9]": {
          "hide_name": 0,
          "bits": [ 3879006 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter[9]": {
          "hide_name": 0,
          "bits": [ 3879005 ] ,
          "attributes": {
            "ROUTING": "R9C27_X03;R9C27_S261_X03;1;R9C27_A7;R9C27_X03_A7;1;R8C27_S26;R8C27_S121_S260;1;R9C27_W26;R9C27_S261_W260;1;R9C26_X03;R9C26_W261_X03;1;R9C26_B4;R9C26_X03_B4;1;R7C27_Q5;;1;R7C27_SN20;R7C27_Q5_SN20;1;R8C27_B4;R8C27_S121_B4;1",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[2].debounce_inst counter"
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[9]": {
          "hide_name": 0,
          "bits": [ 3879004 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[8]": {
          "hide_name": 0,
          "bits": [ 3879002 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[31]": {
          "hide_name": 0,
          "bits": [ 3878999 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter[31]": {
          "hide_name": 0,
          "bits": [ 3878998 ] ,
          "attributes": {
            "ROUTING": "R9C31_EW20;R9C31_Q4_EW20;1;R9C30_D6;R9C30_W121_D6;1;R9C31_W24;R9C31_Q4_W240;1;R9C30_X03;R9C30_W241_X03;1;R9C30_B2;R9C30_X03_B2;1;R9C31_Q4;;1;R9C31_N13;R9C31_Q4_N130;1;R8C31_B2;R8C31_N131_B2;1",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[2].debounce_inst counter"
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[30]": {
          "hide_name": 0,
          "bits": [ 3878997 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.noisy_signal_reg_LUT2_I1_F[3]": {
          "hide_name": 0,
          "bits": [ 3878994 ] ,
          "attributes": {
            "ROUTING": "R11C28_N24;R11C28_N101_N240;1;R9C28_D6;R9C28_N242_D6;1;R12C29_N25;R12C29_E111_N250;1;R11C29_A3;R11C29_N251_A3;1;R7C27_A2;R7C27_X05_A2;1;R11C30_E25;R11C30_E242_E250;1;R11C32_N25;R11C32_E252_N250;1;R9C32_N20;R9C32_N252_N200;1;R8C32_X07;R8C32_N201_X07;1;R8C32_A5;R8C32_X07_A5;1;R9C29_N25;R9C29_N242_N250;1;R7C29_A2;R7C29_N252_A2;1;R9C31_A3;R9C31_N252_A3;1;R11C27_X05;R11C27_W201_X05;1;R11C27_A3;R11C27_X05_A3;1;R12C28_N10;R12C28_F0_N100;1;R11C28_W20;R11C28_N101_W200;1;R11C26_X05;R11C26_W202_X05;1;R11C26_A2;R11C26_X05_A2;1;R9C30_X07;R9C30_N201_X07;1;R9C30_A4;R9C30_X07_A4;1;R7C28_X05;R7C28_N241_X05;1;R7C28_A2;R7C28_X05_A2;1;R7C28_X02;R7C28_N211_X02;1;R7C28_A0;R7C28_X02_A0;1;R8C28_N21;R8C28_N212_N210;1;R7C28_A5;R7C28_N211_A5;1;R12C28_X05;R12C28_F0_X05;1;R12C28_CE2;R12C28_X05_CE2;1;R7C27_X02;R7C27_N211_X02;1;R7C27_A1;R7C27_X02_A1;1;R8C27_N21;R8C27_W211_N210;1;R7C27_A5;R7C27_N211_A5;1;R10C30_E21;R10C30_E202_E210;1;R10C31_N21;R10C31_E211_N210;1;R9C31_A4;R9C31_N211_A4;1;R9C27_N20;R9C27_N202_N200;1;R11C27_N20;R11C27_W201_N200;1;R7C27_X05;R7C27_N202_X05;1;R8C29_N21;R8C29_E211_N210;1;R7C29_A4;R7C29_N211_A4;1;R7C29_X03;R7C29_E241_X03;1;R7C29_A0;R7C29_X03_A0;1;R11C28_E24;R11C28_N101_E240;1;R11C31_N25;R11C31_E251_N250;1;R7C26_X02;R7C26_N211_X02;1;R7C26_A2;R7C26_X02_A2;1;R7C28_E24;R7C28_N241_E240;1;R7C30_X03;R7C30_E242_X03;1;R7C30_A0;R7C30_X03_A0;1;R7C30_X02;R7C30_N211_X02;1;R7C30_A3;R7C30_X02_A3;1;R8C26_N21;R8C26_W212_N210;1;R7C26_A5;R7C26_N211_A5;1;R7C30_A5;R7C30_N211_A5;1;R8C25_X06;R8C25_W211_X06;1;R8C25_A4;R8C25_X06_A4;1;R8C25_A1;R8C25_X02_A1;1;R8C28_E21;R8C28_N212_E210;1;R8C30_E24;R8C30_E212_E240;1;R8C31_X07;R8C31_E241_X07;1;R8C31_A5;R8C31_X07_A5;1;R8C25_X02;R8C25_W211_X02;1;R8C25_A3;R8C25_X02_A3;1;R7C26_X03;R7C26_W242_X03;1;R7C26_A1;R7C26_X03_A1;1;R7C31_A1;R7C31_X02_A1;1;R8C32_X01;R8C32_E202_X01;1;R8C32_A1;R8C32_X01_A1;1;R8C28_W21;R8C28_N212_W210;1;R8C26_W21;R8C26_W212_W210;1;R8C24_X02;R8C24_W212_X02;1;R8C24_A2;R8C24_X02_A2;1;R10C28_N21;R10C28_N202_N210;1;R8C28_N24;R8C28_N212_N240;1;R7C28_W24;R7C28_N241_W240;1;R7C26_W25;R7C26_W242_W250;1;R7C25_A1;R7C25_W251_A1;1;R8C30_E20;R8C30_N202_E200;1;R12C28_EW10;R12C28_F0_EW10;1;R11C29_N24;R11C29_E241_N240;1;R7C31_X06;R7C31_E211_X06;1;R7C31_A5;R7C31_X06_A5;1;R12C28_F0;;1;R12C28_N20;R12C28_F0_N200;1;R10C28_E20;R10C28_N202_E200;1;R10C30_N20;R10C30_E202_N200;1;R8C30_N21;R8C30_N202_N210;1;R7C30_E21;R7C30_N211_E210;1;R7C31_X02;R7C31_E211_X02;1;R7C31_A2;R7C31_X02_A2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[31]": {
          "hide_name": 0,
          "bits": [ 3878993 ] ,
          "attributes": {
            "ROUTING": "R9C30_F3;;1;R9C30_EW20;R9C30_F3_EW20;1;R9C29_W26;R9C29_W121_W260;1;R9C28_C6;R9C28_W261_C6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.noisy_signal_reg_LUT2_I1_F[1]": {
          "hide_name": 0,
          "bits": [ 3878991 ] ,
          "attributes": {
            "ROUTING": "R9C29_F7;;1;R9C29_EW10;R9C29_F7_EW10;1;R9C28_B6;R9C28_W111_B6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.noisy_signal_reg_LUT2_I1_F[0]": {
          "hide_name": 0,
          "bits": [ 3878990 ] ,
          "attributes": {
            "ROUTING": "R9C27_F6;;1;R9C27_EW10;R9C27_F6_EW10;1;R9C28_A6;R9C28_E111_A6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT1_I0_F": {
          "hide_name": 0,
          "bits": [ 3878988 ] ,
          "attributes": {
            "ROUTING": "R9C24_EW10;R9C24_F2_EW10;1;R9C25_S21;R9C25_E111_S210;1;R11C25_E21;R11C25_S212_E210;1;R11C26_CE1;R11C26_E211_CE1;1;R8C31_CE2;R8C31_X05_CE2;1;R7C29_CE0;R7C29_E272_CE0;1;R7C31_CE1;R7C31_E272_CE1;1;R7C31_CE2;R7C31_X05_CE2;1;R7C30_X05;R7C30_N262_X05;1;R7C30_CE0;R7C30_X05_CE0;1;R7C29_X06;R7C29_N232_X06;1;R7C29_CE2;R7C29_X06_CE2;1;R7C27_E27;R7C27_N272_E270;1;R8C32_X05;R8C32_E222_X05;1;R8C32_CE0;R8C32_X05_CE0;1;R7C31_CE0;R7C31_E272_CE0;1;R7C29_CE1;R7C29_X06_CE1;1;R8C31_X05;R8C31_E221_X05;1;R7C30_CE1;R7C30_X05_CE1;1;R7C26_CE0;R7C26_E271_CE0;1;R7C28_CE2;R7C28_E271_CE2;1;R9C31_N22;R9C31_E222_N220;1;R7C31_X05;R7C31_N222_X05;1;R7C28_CE0;R7C28_E271_CE0;1;R8C26_E27;R8C26_E272_E270;1;R7C28_CE1;R7C28_E271_CE1;1;R8C28_E27;R8C28_E272_E270;1;R8C30_E22;R8C30_E272_E220;1;R9C24_N13;R9C24_F2_N130;1;R8C24_E27;R8C24_N131_E270;1;R8C25_CE1;R8C25_E271_CE1;1;R9C30_CE2;R9C30_X06_CE2;1;R9C29_N23;R9C29_E232_N230;1;R11C27_CE1;R11C27_X06_CE1;1;R7C27_CE0;R7C27_E272_CE0;1;R9C31_X07;R9C31_E262_X07;1;R9C29_S22;R9C29_E222_S220;1;R11C29_X05;R11C29_S222_X05;1;R11C29_CE1;R11C29_X05_CE1;1;R9C24_N22;R9C24_F2_N220;1;R8C24_X07;R8C24_N221_X07;1;R8C24_CE1;R8C24_X07_CE1;1;R9C30_X06;R9C30_E231_X06;1;R8C32_CE2;R8C32_X05_CE2;1;R8C25_CE2;R8C25_E271_CE2;1;R9C24_E13;R9C24_F2_E130;1;R9C25_E27;R9C25_E131_E270;1;R9C27_E22;R9C27_E272_E220;1;R9C29_E23;R9C29_E222_E230;1;R7C29_E27;R7C29_N271_E270;1;R7C30_CE2;R7C30_X06_CE2;1;R7C30_X06;R7C30_N271_X06;1;R9C31_CE2;R9C31_X05_CE2;1;R7C25_CE0;R7C25_X06_CE0;1;R8C25_N27;R8C25_E271_N270;1;R7C25_E27;R7C25_N271_E270;1;R7C25_X06;R7C25_N271_X06;1;R8C29_N27;R8C29_E271_N270;1;R9C31_X05;R9C31_E222_X05;1;R9C30_N26;R9C30_E261_N260;1;R9C27_N27;R9C27_E272_N270;1;R9C31_CE1;R9C31_X07_CE1;1;R11C27_X06;R11C27_S232_X06;1;R7C27_CE1;R7C27_E272_CE1;1;R7C27_CE2;R7C27_E272_CE2;1;R7C26_CE2;R7C26_E271_CE2;1;R9C27_E23;R9C27_E232_E230;1;R9C29_E26;R9C29_E232_E260;1;R8C30_N27;R8C30_E272_N270;1;R9C24_F2;;1;R7C26_CE1;R7C26_E271_CE1;1;R9C29_E22;R9C29_E222_E220;1;R8C25_CE0;R8C25_E271_CE0;1;R9C25_E23;R9C25_E131_E230;1;R9C27_S23;R9C27_E232_S230;1"
          }
        },
        "debouncer_loop[2].debounce_inst.noisy_signal": {
          "hide_name": 0,
          "bits": [ 3878986 ] ,
          "attributes": {
            "ROUTING": "R12C28_X02;R12C28_N232_X02;1;R12C28_A0;R12C28_X02_A0;1;R24C28_N23;R24C28_W231_N230;1;R22C28_N26;R22C28_N232_N260;1;R20C28_N27;R20C28_N262_N270;1;R18C28_N22;R18C28_N272_N220;1;R16C28_N23;R16C28_N222_N230;1;R14C28_N23;R14C28_N232_N230;1;R12C28_A4;R12C28_N232_A4;1;R24C47_F6;;1;R24C47_W26;R24C47_F6_W260;1;R24C45_W27;R24C45_W262_W270;1;R24C43_W27;R24C43_W272_W270;1;R24C41_W27;R24C41_W272_W270;1;R24C39_W22;R24C39_W272_W220;1;R24C37_W23;R24C37_W222_W230;1;R24C35_W23;R24C35_W232_W230;1;R24C33_W23;R24C33_W232_W230;1;R24C31_W23;R24C31_W232_W230;1;R24C29_W23;R24C29_W232_W230;1;R24C27_W26;R24C27_W232_W260;1;R24C25_W27;R24C25_W262_W270;1;R24C23_N27;R24C23_W272_N270;1;R23C23_A3;R23C23_N271_A3;1",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:4.11-4.23",
            "hdlname": "debouncer_loop[2].debounce_inst noisy_signal"
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CLEAR": {
          "hide_name": 0,
          "bits": [ 3878985 ] ,
          "attributes": {
            "ROUTING": "R21C23_F4;;1;R21C23_S24;R21C23_F4_S240;1;R23C23_X07;R23C23_S242_X07;1;R23C23_LSR1;R23C23_X07_LSR1;1"
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE": {
          "hide_name": 0,
          "bits": [ 3878984 ] ,
          "attributes": {
            "ROUTING": "R9C24_W26;R9C24_W262_W260;1;R9C23_S26;R9C23_W261_S260;1;R11C23_S83;R11C23_S262_S830;1;R19C23_S10;R19C23_S838_S100;1;R20C23_S20;R20C23_S101_S200;1;R22C23_S21;R22C23_S202_S210;1;R23C23_CE1;R23C23_S211_CE1;1;R9C28_F6;;1;R9C26_W26;R9C26_W262_W260;1;R9C24_X07;R9C24_W262_X07;1;R9C28_W26;R9C28_F6_W260;1;R9C24_A2;R9C24_X07_A2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.noisy_signal_reg_LUT2_I1_F_LUT4_F_1_I0[3]": {
          "hide_name": 0,
          "bits": [ 3878974 ] ,
          "attributes": {
            "ROUTING": "R14C26_F7;;1;R14C26_EW20;R14C26_F7_EW20;1;R14C25_D7;R14C25_W121_D7;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.noisy_signal_reg_LUT2_I1_F_LUT4_F_1_I0[2]": {
          "hide_name": 0,
          "bits": [ 3878973 ] ,
          "attributes": {
            "ROUTING": "R14C27_F6;;1;R14C27_W26;R14C27_F6_W260;1;R14C25_C7;R14C25_W262_C7;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.noisy_signal_reg_LUT2_I1_F_LUT4_F_1_I0[1]": {
          "hide_name": 0,
          "bits": [ 3878972 ] ,
          "attributes": {
            "ROUTING": "R15C25_F5;;1;R15C25_N10;R15C25_F5_N100;1;R14C25_B7;R14C25_N101_B7;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.noisy_signal_reg_LUT2_I1_F_LUT4_F_1_I0[0]": {
          "hide_name": 0,
          "bits": [ 3878971 ] ,
          "attributes": {
            "ROUTING": "R14C25_F6;;1;R14C25_E13;R14C25_F6_E130;1;R14C25_A7;R14C25_E130_A7;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.noisy_signal_reg_LUT2_I1_F_LUT4_F_I0[3]": {
          "hide_name": 0,
          "bits": [ 3878969 ] ,
          "attributes": {
            "ROUTING": "R14C22_F6;;1;R14C22_E10;R14C22_F6_E100;1;R14C23_N24;R14C23_E101_N240;1;R13C23_D7;R13C23_N241_D7;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.noisy_signal_reg_LUT2_I1_F_LUT4_F_I0[2]": {
          "hide_name": 0,
          "bits": [ 3878968 ] ,
          "attributes": {
            "ROUTING": "R13C23_F6;;1;R13C23_C7;R13C23_F6_C7;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.noisy_signal_reg_LUT2_I1_F_LUT4_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 3878967 ] ,
          "attributes": {
            "ROUTING": "R13C24_F6;;1;R13C24_EW10;R13C24_F6_EW10;1;R13C23_B7;R13C23_W111_B7;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.noisy_signal_reg_LUT2_I1_F_LUT4_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3878966 ] ,
          "attributes": {
            "ROUTING": "R13C22_F7;;1;R13C22_E27;R13C22_F7_E270;1;R13C23_A7;R13C23_E271_A7;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.noisy_signal_reg": {
          "hide_name": 0,
          "bits": [ 3878962 ] ,
          "attributes": {
            "ROUTING": "R15C22_Q4;;1;R15C22_W13;R15C22_Q4_W130;1;R15C22_B6;R15C22_W130_B6;1",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:9.9-9.25",
            "hdlname": "debouncer_loop[1].debounce_inst noisy_signal_reg"
          }
        },
        "debouncer_loop[1].debounce_inst.noisy_signal_reg_DFFCE_Q_CLEAR": {
          "hide_name": 0,
          "bits": [ 3878961 ] ,
          "attributes": {
            "ROUTING": "R15C22_F7;;1;R15C22_X08;R15C22_F7_X08;1;R15C22_LSR2;R15C22_X08_LSR2;1"
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_D_ALU_SUM_8_COUT[23]": {
          "hide_name": 0,
          "bits": [ 3881814 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "24",
            "src": "../design/module_top.v:29.18-33.6|../design/module_freq_divider.v:25.40-25.63|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "divisor_inst.clk_divider_counter[23]": {
          "hide_name": 0,
          "bits": [ 3881670 ] ,
          "attributes": {
            "ROUTING": "R21C38_EW10;R21C38_Q5_EW10;1;R21C37_B7;R21C37_W111_B7;1;R21C38_Q5;;1;R21C38_X04;R21C38_Q5_X04;1;R21C38_B0;R21C38_X04_B0;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "divisor_inst clk_divider_counter"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_9_CLEAR": {
          "hide_name": 0,
          "bits": [ 3878952 ] ,
          "attributes": {
            "ROUTING": "R12C25_F7;;1;R12C25_X08;R12C25_F7_X08;1;R12C25_LSR2;R12C25_X08_LSR2;1"
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_D[23]": {
          "hide_name": 0,
          "bits": [ 3881668 ] ,
          "attributes": {
            "ROUTING": "R21C38_F0;;1;R21C38_X05;R21C38_F0_X05;1;R21C38_A5;R21C38_X05_A5;1",
            "src": "../design/module_top.v:29.18-33.6|../design/module_freq_divider.v:25.40-25.63|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_8_CLEAR": {
          "hide_name": 0,
          "bits": [ 3878947 ] ,
          "attributes": {
            "ROUTING": "R12C26_F3;;1;R12C26_X06;R12C26_F3_X06;1;R12C26_LSR0;R12C26_X06_LSR0;1"
          }
        },
        "divisor_inst.slow_clk_DFFRE_Q_CE_LUT2_I0_F": {
          "hide_name": 0,
          "bits": [ 3881665 ] ,
          "attributes": {
            "ROUTING": "R22C37_LSR0;R22C37_E212_LSR0;1;R22C35_LSR0;R22C35_E271_LSR0;1;R20C36_LSR2;R20C36_X05_LSR2;1;R22C36_LSR2;R22C36_E211_LSR2;1;R20C37_LSR0;R20C37_X08_LSR0;1;R20C34_LSR0;R20C34_X05_LSR0;1;R22C36_LSR0;R22C36_E211_LSR0;1;R22C34_LSR0;R22C34_X05_LSR0;1;R22C34_X05;R22C34_F2_X05;1;R22C34_LSR2;R22C34_X05_LSR2;1;R22C35_LSR1;R22C35_E271_LSR1;1;R20C34_X05;R20C34_N222_X05;1;R20C34_LSR2;R20C34_X05_LSR2;1;R20C36_X05;R20C36_E222_X05;1;R20C36_LSR0;R20C36_X05_LSR0;1;R21C38_LSR1;R21C38_E211_LSR1;1;R22C36_LSR1;R22C36_E211_LSR1;1;R20C37_LSR2;R20C37_X08_LSR2;1;R22C34_N22;R22C34_F2_N220;1;R20C34_E22;R20C34_N222_E220;1;R20C35_X05;R20C35_E221_X05;1;R20C35_LSR2;R20C35_X05_LSR2;1;R21C37_E21;R21C37_N211_E210;1;R21C38_LSR2;R21C38_E211_LSR2;1;R22C37_N21;R22C37_E212_N210;1;R20C37_X08;R20C37_N212_X08;1;R20C37_LSR1;R20C37_X08_LSR1;1;R22C34_W13;R22C34_F2_W130;1;R22C34_E27;R22C34_W130_E270;1;R22C35_LSR2;R22C35_E271_LSR2;1;R22C34_F2;;1;R22C34_EW10;R22C34_F2_EW10;1;R22C35_E21;R22C35_E111_E210;1;R22C37_LSR1;R22C37_E212_LSR1;1"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_7_CLEAR": {
          "hide_name": 0,
          "bits": [ 3878942 ] ,
          "attributes": {
            "ROUTING": "R15C26_F7;;1;R15C26_X08;R15C26_F7_X08;1;R15C26_LSR1;R15C26_X08_LSR1;1"
          }
        },
        "divisor_inst.clk_divider_counter[24]": {
          "hide_name": 0,
          "bits": [ 3881664 ] ,
          "attributes": {
            "ROUTING": "R21C38_W10;R21C38_Q3_W100;1;R21C37_C7;R21C37_W101_C7;1;R21C38_Q3;;1;R21C38_S10;R21C38_Q3_S100;1;R21C38_B1;R21C38_S100_B1;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "divisor_inst clk_divider_counter"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_6_CLEAR": {
          "hide_name": 0,
          "bits": [ 3878937 ] ,
          "attributes": {
            "ROUTING": "R15C27_F6;;1;R15C27_X07;R15C27_F6_X07;1;R15C27_LSR2;R15C27_X07_LSR2;1"
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_D[24]": {
          "hide_name": 0,
          "bits": [ 3881662 ] ,
          "attributes": {
            "ROUTING": "R21C38_F1;;1;R21C38_X02;R21C38_F1_X02;1;R21C38_A3;R21C38_X02_A3;1",
            "src": "../design/module_top.v:29.18-33.6|../design/module_freq_divider.v:25.40-25.63|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_5_CLEAR": {
          "hide_name": 0,
          "bits": [ 3878932 ] ,
          "attributes": {
            "ROUTING": "R16C26_F0;;1;R16C26_X05;R16C26_F0_X05;1;R16C26_LSR1;R16C26_X05_LSR1;1"
          }
        },
        "display_inst.en_conmutador_DFFR_Q_D_LUT3_F_I0_LUT4_F_2_I3[3]": {
          "hide_name": 0,
          "bits": [ 3881658 ] ,
          "attributes": {
            "ROUTING": "R5C31_F6;;1;R5C31_E10;R5C31_F6_E100;1;R5C32_D1;R5C32_E101_D1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_4_CLEAR": {
          "hide_name": 0,
          "bits": [ 3878927 ] ,
          "attributes": {
            "ROUTING": "R15C26_F6;;1;R15C26_X07;R15C26_F6_X07;1;R15C26_LSR0;R15C26_X07_LSR0;1"
          }
        },
        "display_inst.en_conmutador_DFFR_Q_D_LUT3_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 3881653 ] ,
          "attributes": {
            "ROUTING": "R4C31_F7;;1;R4C31_E13;R4C31_F7_E130;1;R4C32_S23;R4C32_E131_S230;1;R5C32_B3;R5C32_S231_B3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_31_CLEAR": {
          "hide_name": 0,
          "bits": [ 3878920 ] ,
          "attributes": {
            "ROUTING": "R13C21_F7;;1;R13C21_X08;R13C21_F7_X08;1;R13C21_LSR1;R13C21_X08_LSR1;1"
          }
        },
        "display_inst.en_conmutador_DFFR_Q_D_LUT3_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3881652 ] ,
          "attributes": {
            "ROUTING": "R5C32_F1;;1;R5C32_X02;R5C32_F1_X02;1;R5C32_A3;R5C32_X02_A3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_30_CLEAR": {
          "hide_name": 0,
          "bits": [ 3878915 ] ,
          "attributes": {
            "ROUTING": "R13C20_F4;;1;R13C20_W13;R13C20_F4_W130;1;R13C20_E27;R13C20_W130_E270;1;R13C21_LSR0;R13C21_E271_LSR0;1"
          }
        },
        "display_inst.en_conmutador_DFFR_Q_D_LUT3_F_I0[2]": {
          "hide_name": 0,
          "bits": [ 3881654 ] ,
          "attributes": {
            "ROUTING": "R4C30_F7;;1;R4C30_E27;R4C30_F7_E270;1;R4C32_S27;R4C32_E272_S270;1;R5C32_X04;R5C32_S271_X04;1;R5C32_C3;R5C32_X04_C3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_3_CLEAR": {
          "hide_name": 0,
          "bits": [ 3878912 ] ,
          "attributes": {
            "ROUTING": "R16C26_F6;;1;R16C26_W13;R16C26_F6_W130;1;R16C26_N27;R16C26_W130_N270;1;R15C26_LSR2;R15C26_N271_LSR2;1"
          }
        },
        "display_inst.en_conmutador_DFFR_Q_D[0]": {
          "hide_name": 0,
          "bits": [ 3881648 ] ,
          "attributes": {
            "ROUTING": "R5C32_X06;R5C32_F3_X06;1;R5C32_A6;R5C32_X06_A6;1;R5C32_F3;;1;R5C32_S13;R5C32_F3_S130;1;R6C32_A3;R6C32_S131_A3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_29_CLEAR": {
          "hide_name": 0,
          "bits": [ 3878905 ] ,
          "attributes": {
            "ROUTING": "R11C22_F2;;1;R11C22_W13;R11C22_F2_W130;1;R11C22_S27;R11C22_W130_S270;1;R12C22_LSR0;R12C22_S271_LSR0;1"
          }
        },
        "display_inst.en_conmutador_DFFR_Q_D_LUT2_I0_F": {
          "hide_name": 0,
          "bits": [ 3881632 ] ,
          "attributes": {
            "ROUTING": "R5C32_W13;R5C32_F6_W130;1;R5C32_N27;R5C32_W130_N270;1;R4C32_LSR2;R4C32_N271_LSR2;1;R5C32_X07;R5C32_F6_X07;1;R5C32_LSR2;R5C32_X07_LSR2;1;R3C31_LSR1;R3C31_X05_LSR1;1;R5C31_N26;R5C31_W261_N260;1;R3C31_X05;R3C31_N262_X05;1;R3C31_LSR2;R3C31_X05_LSR2;1;R5C31_LSR1;R5C31_W211_LSR1;1;R5C30_X07;R5C30_W262_X07;1;R5C30_LSR1;R5C30_X07_LSR1;1;R5C32_S10;R5C32_F6_S100;1;R5C32_W21;R5C32_S100_W210;1;R5C31_LSR2;R5C31_W211_LSR2;1;R3C30_LSR0;R3C30_X05_LSR0;1;R3C30_LSR2;R3C30_X05_LSR2;1;R5C32_F6;;1;R5C32_W26;R5C32_F6_W260;1;R5C30_N26;R5C30_W262_N260;1;R3C30_X05;R3C30_N262_X05;1;R3C30_LSR1;R3C30_X05_LSR1;1"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_28_CLEAR": {
          "hide_name": 0,
          "bits": [ 3878900 ] ,
          "attributes": {
            "ROUTING": "R14C21_F6;;1;R14C21_X07;R14C21_F6_X07;1;R14C21_LSR0;R14C21_X07_LSR0;1"
          }
        },
        "display_inst.cuenta_salida_DFFR_Q_D[14]": {
          "hide_name": 0,
          "bits": [ 3881630 ] ,
          "attributes": {
            "ROUTING": "R4C32_F3;;1;R4C32_X06;R4C32_F3_X06;1;R4C32_A4;R4C32_X06_A4;1",
            "src": "../design/module_top.v:85.23-91.6|../design/module_7_segments.v:30.34-30.54|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_27_CLEAR": {
          "hide_name": 0,
          "bits": [ 3878895 ] ,
          "attributes": {
            "ROUTING": "R14C21_F5;;1;R14C21_X08;R14C21_F5_X08;1;R14C21_LSR1;R14C21_X08_LSR1;1"
          }
        },
        "display_inst.cuenta_salida[14]": {
          "hide_name": 0,
          "bits": [ 3881629 ] ,
          "attributes": {
            "ROUTING": "R4C32_X07;R4C32_Q4_X07;1;R4C32_A3;R4C32_X07_A3;1;R4C32_Q4;;1;R4C32_S24;R4C32_Q4_S240;1;R5C32_C1;R5C32_S241_C1;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "display_inst cuenta_salida"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_26_CLEAR": {
          "hide_name": 0,
          "bits": [ 3878890 ] ,
          "attributes": {
            "ROUTING": "R12C22_F7;;1;R12C22_X08;R12C22_F7_X08;1;R12C22_LSR1;R12C22_X08_LSR1;1"
          }
        },
        "display_inst.cuenta_salida_ALU_I0_9_COUT[14]": {
          "hide_name": 0,
          "bits": [ 3881627 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "14",
            "src": "../design/module_top.v:85.23-91.6|../design/module_7_segments.v:30.34-30.54|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_25_CLEAR": {
          "hide_name": 0,
          "bits": [ 3878885 ] ,
          "attributes": {
            "ROUTING": "R12C22_F6;;1;R12C22_X07;R12C22_F6_X07;1;R12C22_LSR2;R12C22_X07_LSR2;1"
          }
        },
        "display_inst.cuenta_salida_DFFR_Q_D[1]": {
          "hide_name": 0,
          "bits": [ 3881625 ] ,
          "attributes": {
            "ROUTING": "R4C30_F2;;1;R4C30_N22;R4C30_F2_N220;1;R3C30_X07;R3C30_N221_X07;1;R3C30_A3;R3C30_X07_A3;1",
            "src": "../design/module_top.v:85.23-91.6|../design/module_7_segments.v:30.34-30.54|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_24_CLEAR": {
          "hide_name": 0,
          "bits": [ 3878880 ] ,
          "attributes": {
            "ROUTING": "R15C22_F3;;1;R15C22_X06;R15C22_F3_X06;1;R15C22_LSR0;R15C22_X06_LSR0;1"
          }
        },
        "display_inst.cuenta_salida[1]": {
          "hide_name": 0,
          "bits": [ 3881624 ] ,
          "attributes": {
            "ROUTING": "R3C30_S13;R3C30_Q3_S130;1;R4C30_A2;R4C30_S131_A2;1;R3C30_Q3;;1;R3C30_SN20;R3C30_Q3_SN20;1;R4C30_B7;R4C30_S121_B7;1",
            "src": "../design/module_top.v:85.23-91.6|../design/module_7_segments.v:12.41-12.54",
            "hdlname": "display_inst cuenta_salida"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_23_CLEAR": {
          "hide_name": 0,
          "bits": [ 3878875 ] ,
          "attributes": {
            "ROUTING": "R13C21_F6;;1;R13C21_X07;R13C21_F6_X07;1;R13C21_LSR2;R13C21_X07_LSR2;1"
          }
        },
        "display_inst.cuenta_salida_DFFR_Q_D[2]": {
          "hide_name": 0,
          "bits": [ 3881622 ] ,
          "attributes": {
            "ROUTING": "R4C30_F3;;1;R4C30_S13;R4C30_F3_S130;1;R5C30_A2;R5C30_S131_A2;1",
            "src": "../design/module_top.v:85.23-91.6|../design/module_7_segments.v:30.34-30.54|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_22_CLEAR": {
          "hide_name": 0,
          "bits": [ 3878870 ] ,
          "attributes": {
            "ROUTING": "R15C23_F7;;1;R15C23_X08;R15C23_F7_X08;1;R15C23_LSR1;R15C23_X08_LSR1;1"
          }
        },
        "display_inst.cuenta_salida[2]": {
          "hide_name": 0,
          "bits": [ 3881621 ] ,
          "attributes": {
            "ROUTING": "R4C30_A3;R4C30_N111_A3;1;R5C30_Q2;;1;R5C30_SN10;R5C30_Q2_SN10;1;R4C30_C7;R4C30_N111_C7;1",
            "src": "../design/module_top.v:85.23-91.6|../design/module_7_segments.v:12.41-12.54",
            "hdlname": "display_inst cuenta_salida"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_21_CLEAR": {
          "hide_name": 0,
          "bits": [ 3878865 ] ,
          "attributes": {
            "ROUTING": "R15C23_F6;;1;R15C23_X07;R15C23_F6_X07;1;R15C23_LSR0;R15C23_X07_LSR0;1"
          }
        },
        "display_inst.cuenta_salida_ALU_I0_9_COUT[1]": {
          "hide_name": 0,
          "bits": [ 3881620 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "14",
            "src": "../design/module_top.v:85.23-91.6|../design/module_7_segments.v:30.34-30.54|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_20_CLEAR": {
          "hide_name": 0,
          "bits": [ 3878860 ] ,
          "attributes": {
            "ROUTING": "R12C24_F7;;1;R12C24_X08;R12C24_F7_X08;1;R12C24_LSR2;R12C24_X08_LSR2;1"
          }
        },
        "display_inst.en_conmutador_DFFR_Q_RESET": {
          "hide_name": 0,
          "bits": [ 3881649 ] ,
          "attributes": {
            "ROUTING": "R6C32_F6;;1;R6C32_X07;R6C32_F6_X07;1;R6C32_LSR1;R6C32_X07_LSR1;1"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_2_CLEAR": {
          "hide_name": 0,
          "bits": [ 3878857 ] ,
          "attributes": {
            "ROUTING": "R13C27_F6;;1;R13C27_X07;R13C27_F6_X07;1;R13C27_LSR2;R13C27_X07_LSR2;1"
          }
        },
        "display_inst.cuenta_salida[3]": {
          "hide_name": 0,
          "bits": [ 3881616 ] ,
          "attributes": {
            "ROUTING": "R3C30_S25;R3C30_Q5_S250;1;R4C30_X06;R4C30_S251_X06;1;R4C30_A4;R4C30_X06_A4;1;R3C30_Q5;;1;R3C30_SN10;R3C30_Q5_SN10;1;R4C30_D7;R4C30_S111_D7;1",
            "src": "../design/module_top.v:85.23-91.6|../design/module_7_segments.v:12.41-12.54",
            "hdlname": "display_inst cuenta_salida"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_19_CLEAR": {
          "hide_name": 0,
          "bits": [ 3878850 ] ,
          "attributes": {
            "ROUTING": "R12C23_F7;;1;R12C23_X08;R12C23_F7_X08;1;R12C23_LSR0;R12C23_X08_LSR0;1"
          }
        },
        "display_inst.cuenta_salida_ALU_I0_9_COUT[2]": {
          "hide_name": 0,
          "bits": [ 3881615 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "14",
            "src": "../design/module_top.v:85.23-91.6|../design/module_7_segments.v:30.34-30.54|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_18_CLEAR": {
          "hide_name": 0,
          "bits": [ 3878845 ] ,
          "attributes": {
            "ROUTING": "R13C24_F7;;1;R13C24_N27;R13C24_F7_N270;1;R12C24_LSR0;R12C24_N271_LSR0;1"
          }
        },
        "display_inst.cuenta_salida_DFFR_Q_D[4]": {
          "hide_name": 0,
          "bits": [ 3881612 ] ,
          "attributes": {
            "ROUTING": "R4C30_F5;;1;R4C30_SN10;R4C30_F5_SN10;1;R3C30_A1;R3C30_N111_A1;1",
            "src": "../design/module_top.v:85.23-91.6|../design/module_7_segments.v:30.34-30.54|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_17_CLEAR": {
          "hide_name": 0,
          "bits": [ 3878840 ] ,
          "attributes": {
            "ROUTING": "R15C24_F0;;1;R15C24_X05;R15C24_F0_X05;1;R15C24_LSR2;R15C24_X05_LSR2;1"
          }
        },
        "display_inst.cuenta_salida[4]": {
          "hide_name": 0,
          "bits": [ 3881611 ] ,
          "attributes": {
            "ROUTING": "R3C30_S21;R3C30_Q1_S210;1;R4C30_A5;R4C30_S211_A5;1;R3C30_Q1;;1;R3C30_EW10;R3C30_Q1_EW10;1;R3C31_S21;R3C31_E111_S210;1;R4C31_A7;R4C31_S211_A7;1",
            "src": "../design/module_top.v:85.23-91.6|../design/module_7_segments.v:12.41-12.54",
            "hdlname": "display_inst cuenta_salida"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_16_CLEAR": {
          "hide_name": 0,
          "bits": [ 3878835 ] ,
          "attributes": {
            "ROUTING": "R12C23_F3;;1;R12C23_X06;R12C23_F3_X06;1;R12C23_LSR2;R12C23_X06_LSR2;1"
          }
        },
        "display_inst.cuenta_salida_ALU_I0_9_COUT[3]": {
          "hide_name": 0,
          "bits": [ 3881610 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "14",
            "src": "../design/module_top.v:85.23-91.6|../design/module_7_segments.v:30.34-30.54|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_15_CLEAR": {
          "hide_name": 0,
          "bits": [ 3878830 ] ,
          "attributes": {
            "ROUTING": "R15C24_F7;;1;R15C24_X08;R15C24_F7_X08;1;R15C24_LSR1;R15C24_X08_LSR1;1"
          }
        },
        "display_inst.cuenta_salida_DFFR_Q_D[5]": {
          "hide_name": 0,
          "bits": [ 3881607 ] ,
          "attributes": {
            "ROUTING": "R4C31_F0;;1;R4C31_SN20;R4C31_F0_SN20;1;R3C31_A4;R3C31_N121_A4;1",
            "src": "../design/module_top.v:85.23-91.6|../design/module_7_segments.v:30.34-30.54|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_14_CLEAR": {
          "hide_name": 0,
          "bits": [ 3878825 ] ,
          "attributes": {
            "ROUTING": "R15C25_F4;;1;R15C25_X07;R15C25_F4_X07;1;R15C25_LSR0;R15C25_X07_LSR0;1"
          }
        },
        "display_inst.cuenta_salida[5]": {
          "hide_name": 0,
          "bits": [ 3881606 ] ,
          "attributes": {
            "ROUTING": "R3C31_S13;R3C31_Q4_S130;1;R4C31_A0;R4C31_S131_A0;1;R3C31_Q4;;1;R3C31_SN20;R3C31_Q4_SN20;1;R4C31_B7;R4C31_S121_B7;1",
            "src": "../design/module_top.v:85.23-91.6|../design/module_7_segments.v:12.41-12.54",
            "hdlname": "display_inst cuenta_salida"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_13_CLEAR": {
          "hide_name": 0,
          "bits": [ 3878820 ] ,
          "attributes": {
            "ROUTING": "R15C25_F6;;1;R15C25_S13;R15C25_F6_S130;1;R16C25_W27;R16C25_S131_W270;1;R16C23_N27;R16C23_W272_N270;1;R15C23_E27;R15C23_N271_E270;1;R15C25_LSR1;R15C25_E272_LSR1;1"
          }
        },
        "display_inst.cuenta_salida_ALU_I0_9_COUT[4]": {
          "hide_name": 0,
          "bits": [ 3881605 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "14",
            "src": "../design/module_top.v:85.23-91.6|../design/module_7_segments.v:30.34-30.54|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_12_CLEAR": {
          "hide_name": 0,
          "bits": [ 3878815 ] ,
          "attributes": {
            "ROUTING": "R12C25_F6;;1;R12C25_X07;R12C25_F6_X07;1;R12C25_LSR1;R12C25_X07_LSR1;1"
          }
        },
        "display_inst.cuenta_salida_DFFR_Q_D[6]": {
          "hide_name": 0,
          "bits": [ 3881602 ] ,
          "attributes": {
            "ROUTING": "R4C31_F1;;1;R4C31_SN10;R4C31_F1_SN10;1;R3C31_A2;R3C31_N111_A2;1",
            "src": "../design/module_top.v:85.23-91.6|../design/module_7_segments.v:30.34-30.54|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_11_CLEAR": {
          "hide_name": 0,
          "bits": [ 3878810 ] ,
          "attributes": {
            "ROUTING": "R12C24_F6;;1;R12C24_X07;R12C24_F6_X07;1;R12C24_LSR1;R12C24_X07_LSR1;1"
          }
        },
        "display_inst.cuenta_salida[6]": {
          "hide_name": 0,
          "bits": [ 3881601 ] ,
          "attributes": {
            "ROUTING": "R4C31_X01;R4C31_S221_X01;1;R4C31_A1;R4C31_X01_A1;1;R3C31_Q2;;1;R3C31_S22;R3C31_Q2_S220;1;R4C31_C7;R4C31_S221_C7;1",
            "src": "../design/module_top.v:85.23-91.6|../design/module_7_segments.v:12.41-12.54",
            "hdlname": "display_inst cuenta_salida"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_10_CLEAR": {
          "hide_name": 0,
          "bits": [ 3878805 ] ,
          "attributes": {
            "ROUTING": "R11C25_F6;;1;R11C25_W13;R11C25_F6_W130;1;R11C25_S27;R11C25_W130_S270;1;R12C25_LSR0;R12C25_S271_LSR0;1"
          }
        },
        "display_inst.cuenta_salida_DFFR_Q_D[3]": {
          "hide_name": 0,
          "bits": [ 3881617 ] ,
          "attributes": {
            "ROUTING": "R4C30_F4;;1;R4C30_SN20;R4C30_F4_SN20;1;R3C30_A5;R3C30_N121_A5;1",
            "src": "../design/module_top.v:85.23-91.6|../design/module_7_segments.v:30.34-30.54|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_1_CLEAR": {
          "hide_name": 0,
          "bits": [ 3878802 ] ,
          "attributes": {
            "ROUTING": "R12C26_F7;;1;R12C26_X08;R12C26_F7_X08;1;R12C26_LSR2;R12C26_X08_LSR2;1"
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_D[14]": {
          "hide_name": 0,
          "bits": [ 3881672 ] ,
          "attributes": {
            "ROUTING": "R21C36_F3;;1;R21C36_S23;R21C36_F3_S230;1;R22C36_X02;R22C36_S231_X02;1;R22C36_A3;R22C36_X02_A3;1",
            "src": "../design/module_top.v:29.18-33.6|../design/module_freq_divider.v:25.40-25.63|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_CLEAR": {
          "hide_name": 0,
          "bits": [ 3878799 ] ,
          "attributes": {
            "ROUTING": "R14C27_F7;;1;R14C27_X08;R14C27_F7_X08;1;R14C27_LSR2;R14C27_X08_LSR2;1"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[2]": {
          "hide_name": 0,
          "bits": [ 3878797 ] ,
          "attributes": {
            "ROUTING": "R13C22_F3;;1;R13C22_N13;R13C22_F3_N130;1;R12C22_B0;R12C22_N131_B0;1",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[30]": {
          "hide_name": 0,
          "bits": [ 3878795 ] ,
          "attributes": {
            "ROUTING": "R13C27_F1;;1;R13C27_EW10;R13C27_F1_EW10;1;R13C26_N25;R13C26_W111_N250;1;R12C26_B5;R12C26_N251_B5;1",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[31]": {
          "hide_name": 0,
          "bits": [ 3878793 ] ,
          "attributes": {
            "ROUTING": "R13C27_F2;;1;R13C27_SN20;R13C27_F2_SN20;1;R14C27_B4;R14C27_S121_B4;1",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_ALU_I1_7_COUT[31]": {
          "hide_name": 0,
          "bits": [ 3878792 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_ALU_I1_7_COUT[30]": {
          "hide_name": 0,
          "bits": [ 3878791 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[3]": {
          "hide_name": 0,
          "bits": [ 3878788 ] ,
          "attributes": {
            "ROUTING": "R13C22_F4;;1;R13C22_S13;R13C22_F4_S130;1;R14C22_W23;R14C22_S131_W230;1;R14C21_B1;R14C21_W231_B1;1",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_ALU_I1_7_COUT[2]": {
          "hide_name": 0,
          "bits": [ 3878787 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[4]": {
          "hide_name": 0,
          "bits": [ 3878784 ] ,
          "attributes": {
            "ROUTING": "R13C22_F5;;1;R13C22_SN10;R13C22_F5_SN10;1;R14C22_W21;R14C22_S111_W210;1;R14C21_B2;R14C21_W211_B2;1",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_ALU_I1_7_COUT[3]": {
          "hide_name": 0,
          "bits": [ 3878783 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[5]": {
          "hide_name": 0,
          "bits": [ 3878780 ] ,
          "attributes": {
            "ROUTING": "R13C23_F0;;1;R13C23_SN10;R13C23_F0_SN10;1;R12C23_W21;R12C23_N111_W210;1;R12C22_B3;R12C22_W211_B3;1",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_ALU_I1_7_COUT[4]": {
          "hide_name": 0,
          "bits": [ 3878779 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[0]": {
          "hide_name": 0,
          "bits": [ 3878776 ] ,
          "attributes": {
            "ROUTING": "R13C22_F1;;1;R13C22_EW10;R13C22_F1_EW10;1;R13C21_B2;R13C21_W111_B2;1",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[10]": {
          "hide_name": 0,
          "bits": [ 3878774 ] ,
          "attributes": {
            "ROUTING": "R13C23_F5;;1;R13C23_S25;R13C23_F5_S250;1;R15C23_X04;R15C23_S252_X04;1;R15C23_B1;R15C23_X04_B1;1",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[6]": {
          "hide_name": 0,
          "bits": [ 3878772 ] ,
          "attributes": {
            "ROUTING": "R13C23_F1;;1;R13C23_N13;R13C23_F1_N130;1;R12C23_W23;R12C23_N131_W230;1;R12C22_B5;R12C22_W231_B5;1",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_ALU_I1_7_COUT[5]": {
          "hide_name": 0,
          "bits": [ 3878771 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[11]": {
          "hide_name": 0,
          "bits": [ 3878768 ] ,
          "attributes": {
            "ROUTING": "R13C24_F0;;1;R13C24_N10;R13C24_F0_N100;1;R12C24_B4;R12C24_N101_B4;1",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_ALU_I1_7_COUT[10]": {
          "hide_name": 0,
          "bits": [ 3878767 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[12]": {
          "hide_name": 0,
          "bits": [ 3878764 ] ,
          "attributes": {
            "ROUTING": "R13C24_F1;;1;R13C24_W13;R13C24_F1_W130;1;R13C23_N23;R13C23_W131_N230;1;R12C23_B1;R12C23_N231_B1;1",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_ALU_I1_7_COUT[11]": {
          "hide_name": 0,
          "bits": [ 3878763 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[13]": {
          "hide_name": 0,
          "bits": [ 3878760 ] ,
          "attributes": {
            "ROUTING": "R13C24_F2;;1;R13C24_N13;R13C24_F2_N130;1;R12C24_B0;R12C24_N131_B0;1",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_ALU_I1_7_COUT[12]": {
          "hide_name": 0,
          "bits": [ 3878759 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[14]": {
          "hide_name": 0,
          "bits": [ 3878756 ] ,
          "attributes": {
            "ROUTING": "R13C24_F3;;1;R13C24_S10;R13C24_F3_S100;1;R14C24_S20;R14C24_S101_S200;1;R15C24_X01;R15C24_S201_X01;1;R15C24_B4;R15C24_X01_B4;1",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_ALU_I1_7_COUT[13]": {
          "hide_name": 0,
          "bits": [ 3878755 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[15]": {
          "hide_name": 0,
          "bits": [ 3878752 ] ,
          "attributes": {
            "ROUTING": "R13C24_F4;;1;R13C24_SN10;R13C24_F4_SN10;1;R12C24_W21;R12C24_N111_W210;1;R12C23_B4;R12C23_W211_B4;1",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_ALU_I1_7_COUT[14]": {
          "hide_name": 0,
          "bits": [ 3878751 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[16]": {
          "hide_name": 0,
          "bits": [ 3878748 ] ,
          "attributes": {
            "ROUTING": "R13C24_F5;;1;R13C24_S25;R13C24_F5_S250;1;R15C24_X04;R15C24_S252_X04;1;R15C24_B3;R15C24_X04_B3;1",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_ALU_I1_7_COUT[15]": {
          "hide_name": 0,
          "bits": [ 3878747 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[17]": {
          "hide_name": 0,
          "bits": [ 3878744 ] ,
          "attributes": {
            "ROUTING": "R13C25_F0;;1;R13C25_S13;R13C25_F0_S130;1;R14C25_S23;R14C25_S131_S230;1;R15C25_B0;R15C25_S231_B0;1",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_ALU_I1_7_COUT[16]": {
          "hide_name": 0,
          "bits": [ 3878743 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[18]": {
          "hide_name": 0,
          "bits": [ 3878740 ] ,
          "attributes": {
            "ROUTING": "R13C25_F1;;1;R13C25_S21;R13C25_F1_S210;1;R15C25_B2;R15C25_S212_B2;1",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_ALU_I1_7_COUT[17]": {
          "hide_name": 0,
          "bits": [ 3878739 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[19]": {
          "hide_name": 0,
          "bits": [ 3878736 ] ,
          "attributes": {
            "ROUTING": "R13C25_F2;;1;R13C25_N22;R13C25_F2_N220;1;R12C25_X01;R12C25_N221_X01;1;R12C25_B2;R12C25_X01_B2;1",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_ALU_I1_7_COUT[18]": {
          "hide_name": 0,
          "bits": [ 3878735 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 3878732 ] ,
          "attributes": {
            "ROUTING": "R13C22_F2;;1;R13C22_W22;R13C22_F2_W220;1;R13C21_X05;R13C21_W221_X05;1;R13C21_B1;R13C21_X05_B1;1",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_ALU_I1_7_COUT[1]": {
          "hide_name": 0,
          "bits": [ 3878731 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_ALU_I1_7_COUT[0]": {
          "hide_name": 0,
          "bits": [ 3878729 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[7]": {
          "hide_name": 0,
          "bits": [ 3878726 ] ,
          "attributes": {
            "ROUTING": "R13C23_F2;;1;R13C23_EW10;R13C23_F2_EW10;1;R13C22_S25;R13C22_W111_S250;1;R15C22_X04;R15C22_S252_X04;1;R15C22_B1;R15C22_X04_B1;1",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_ALU_I1_7_COUT[6]": {
          "hide_name": 0,
          "bits": [ 3878725 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[20]": {
          "hide_name": 0,
          "bits": [ 3878722 ] ,
          "attributes": {
            "ROUTING": "R13C25_F3;;1;R13C25_SN10;R13C25_F3_SN10;1;R12C25_W21;R12C25_N111_W210;1;R12C24_B3;R12C24_W211_B3;1",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_ALU_I1_7_COUT[19]": {
          "hide_name": 0,
          "bits": [ 3878721 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[21]": {
          "hide_name": 0,
          "bits": [ 3878718 ] ,
          "attributes": {
            "ROUTING": "R13C25_F4;;1;R13C25_N13;R13C25_F4_N130;1;R12C25_B0;R12C25_N131_B0;1",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_ALU_I1_7_COUT[20]": {
          "hide_name": 0,
          "bits": [ 3878717 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[22]": {
          "hide_name": 0,
          "bits": [ 3878714 ] ,
          "attributes": {
            "ROUTING": "R13C25_F5;;1;R13C25_N10;R13C25_F5_N100;1;R12C25_B4;R12C25_N101_B4;1",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_ALU_I1_7_COUT[21]": {
          "hide_name": 0,
          "bits": [ 3878713 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[23]": {
          "hide_name": 0,
          "bits": [ 3878710 ] ,
          "attributes": {
            "ROUTING": "R13C26_F0;;1;R13C26_N13;R13C26_F0_N130;1;R12C26_B0;R12C26_N131_B0;1",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_ALU_I1_7_COUT[22]": {
          "hide_name": 0,
          "bits": [ 3878709 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[24]": {
          "hide_name": 0,
          "bits": [ 3878706 ] ,
          "attributes": {
            "ROUTING": "R13C26_F1;;1;R13C26_S21;R13C26_F1_S210;1;R15C26_B3;R15C26_S212_B3;1",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_ALU_I1_7_COUT[23]": {
          "hide_name": 0,
          "bits": [ 3878705 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[25]": {
          "hide_name": 0,
          "bits": [ 3878702 ] ,
          "attributes": {
            "ROUTING": "R13C26_F2;;1;R13C26_E10;R13C26_F2_E100;1;R13C27_S20;R13C27_E101_S200;1;R15C27_X01;R15C27_S202_X01;1;R15C27_B4;R15C27_X01_B4;1",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_ALU_I1_7_COUT[24]": {
          "hide_name": 0,
          "bits": [ 3878701 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[26]": {
          "hide_name": 0,
          "bits": [ 3878698 ] ,
          "attributes": {
            "ROUTING": "R13C26_F3;;1;R13C26_SN10;R13C26_F3_SN10;1;R14C26_S25;R14C26_S111_S250;1;R16C26_X04;R16C26_S252_X04;1;R16C26_B3;R16C26_X04_B3;1",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_ALU_I1_7_COUT[25]": {
          "hide_name": 0,
          "bits": [ 3878697 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[27]": {
          "hide_name": 0,
          "bits": [ 3878694 ] ,
          "attributes": {
            "ROUTING": "R13C26_F4;;1;R13C26_S24;R13C26_F4_S240;1;R15C26_X05;R15C26_S242_X05;1;R15C26_B0;R15C26_X05_B0;1",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_ALU_I1_7_COUT[26]": {
          "hide_name": 0,
          "bits": [ 3878693 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[28]": {
          "hide_name": 0,
          "bits": [ 3878690 ] ,
          "attributes": {
            "ROUTING": "R13C26_F5;;1;R13C26_S25;R13C26_F5_S250;1;R15C26_B4;R15C26_S252_B4;1",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_ALU_I1_7_COUT[27]": {
          "hide_name": 0,
          "bits": [ 3878689 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[29]": {
          "hide_name": 0,
          "bits": [ 3878686 ] ,
          "attributes": {
            "ROUTING": "R13C27_F0;;1;R13C27_X01;R13C27_F0_X01;1;R13C27_B4;R13C27_X01_B4;1",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_ALU_I1_7_COUT[29]": {
          "hide_name": 0,
          "bits": [ 3878685 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_ALU_I1_7_COUT[28]": {
          "hide_name": 0,
          "bits": [ 3878683 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[8]": {
          "hide_name": 0,
          "bits": [ 3878680 ] ,
          "attributes": {
            "ROUTING": "R13C23_F3;;1;R13C23_W23;R13C23_F3_W230;1;R13C21_B5;R13C21_W232_B5;1",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_ALU_I1_7_COUT[7]": {
          "hide_name": 0,
          "bits": [ 3878679 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[9]": {
          "hide_name": 0,
          "bits": [ 3878676 ] ,
          "attributes": {
            "ROUTING": "R13C23_F4;;1;R13C23_S24;R13C23_F4_S240;1;R15C23_X01;R15C23_S242_X01;1;R15C23_B3;R15C23_X01_B3;1",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_ALU_I1_7_COUT[9]": {
          "hide_name": 0,
          "bits": [ 3878675 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_ALU_I1_7_COUT[8]": {
          "hide_name": 0,
          "bits": [ 3878673 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "clean_rows[3]": {
          "hide_name": 0,
          "bits": [ 3878669 ] ,
          "attributes": {
            "ROUTING": "R22C23_X04;R22C23_Q5_X04;1;R22C23_D7;R22C23_X04_D7;1;R23C23_A5;R23C23_S101_A5;1;R23C23_A6;R23C23_S101_A6;1;R22C23_Q5;;1;R22C23_S10;R22C23_Q5_S100;1;R23C23_A7;R23C23_S101_A7;1",
            "hdlname": "scanner_inst row_in",
            "src": "../design/module_top.v:58.17-65.6|../design/module_row_scanner.v:5.23-5.29"
          }
        },
        "clean_rows[2]": {
          "hide_name": 0,
          "bits": [ 3878666 ] ,
          "attributes": {
            "ROUTING": "R23C23_X06;R23C23_Q3_X06;1;R23C23_C5;R23C23_X06_C5;1;R23C23_D6;R23C23_S130_D6;1;R23C23_N23;R23C23_Q3_N230;1;R22C23_X08;R22C23_N231_X08;1;R22C23_B7;R22C23_X08_B7;1;R23C23_B7;R23C23_N250_B7;1;R23C23_Q3;;1;R23C23_S13;R23C23_Q3_S130;1;R23C23_N25;R23C23_S130_N250;1",
            "hdlname": "scanner_inst row_in",
            "src": "../design/module_top.v:58.17-65.6|../design/module_row_scanner.v:5.23-5.29"
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[29]": {
          "hide_name": 0,
          "bits": [ 3878662 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter[29]": {
          "hide_name": 0,
          "bits": [ 3878661 ] ,
          "attributes": {
            "ROUTING": "R14C27_B0;R14C27_X05_B0;1;R13C27_B0;R13C27_S240_B0;1;R14C27_B6;R14C27_X05_B6;1;R13C27_Q4;;1;R13C27_S24;R13C27_Q4_S240;1;R14C27_X05;R14C27_S241_X05;1",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[1].debounce_inst counter"
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[2]": {
          "hide_name": 0,
          "bits": [ 3878659 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter[2]": {
          "hide_name": 0,
          "bits": [ 3878658 ] ,
          "attributes": {
            "ROUTING": "R14C22_B3;R14C22_S211_B3;1;R13C22_S21;R13C22_S111_S210;1;R14C22_X08;R14C22_S211_X08;1;R14C22_C6;R14C22_X08_C6;1;R12C22_Q0;;1;R12C22_SN10;R12C22_Q0_SN10;1;R13C22_B3;R13C22_S111_B3;1",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[1].debounce_inst counter"
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[30]": {
          "hide_name": 0,
          "bits": [ 3878656 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter[30]": {
          "hide_name": 0,
          "bits": [ 3878655 ] ,
          "attributes": {
            "ROUTING": "R14C27_X06;R14C27_S232_X06;1;R14C27_C6;R14C27_X06_C6;1;R14C27_B1;R14C27_S232_B1;1;R12C26_Q5;;1;R12C26_E13;R12C26_Q5_E130;1;R12C27_S23;R12C27_E131_S230;1;R13C27_B1;R13C27_S231_B1;1",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[1].debounce_inst counter"
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[29]": {
          "hide_name": 0,
          "bits": [ 3878654 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[3]": {
          "hide_name": 0,
          "bits": [ 3878651 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter[3]": {
          "hide_name": 0,
          "bits": [ 3878650 ] ,
          "attributes": {
            "ROUTING": "R13C22_X02;R13C22_E211_X02;1;R13C22_D7;R13C22_X02_D7;1;R14C21_E13;R14C21_Q1_E130;1;R14C22_B4;R14C22_E131_B4;1;R14C21_Q1;;1;R14C21_SN10;R14C21_Q1_SN10;1;R13C21_E21;R13C21_N111_E210;1;R13C22_B4;R13C22_E211_B4;1",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[1].debounce_inst counter"
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 3878649 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[4]": {
          "hide_name": 0,
          "bits": [ 3878646 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter[4]": {
          "hide_name": 0,
          "bits": [ 3878645 ] ,
          "attributes": {
            "ROUTING": "R14C21_E22;R14C21_Q2_E220;1;R14C22_X01;R14C22_E221_X01;1;R14C22_B5;R14C22_X01_B5;1;R13C22_X06;R13C22_E231_X06;1;R13C22_A7;R13C22_X06_A7;1;R14C21_Q2;;1;R14C21_N13;R14C21_Q2_N130;1;R13C21_E23;R13C21_N131_E230;1;R13C22_B5;R13C22_E231_B5;1",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[1].debounce_inst counter"
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[3]": {
          "hide_name": 0,
          "bits": [ 3878644 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[5]": {
          "hide_name": 0,
          "bits": [ 3878641 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter[5]": {
          "hide_name": 0,
          "bits": [ 3878640 ] ,
          "attributes": {
            "ROUTING": "R14C23_B0;R14C23_S232_B0;1;R12C22_SN20;R12C22_Q3_SN20;1;R13C22_B7;R13C22_S121_B7;1;R12C22_Q3;;1;R12C22_E13;R12C22_Q3_E130;1;R12C23_S23;R12C23_E131_S230;1;R13C23_B0;R13C23_S231_B0;1",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[1].debounce_inst counter"
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[4]": {
          "hide_name": 0,
          "bits": [ 3878639 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[0]": {
          "hide_name": 0,
          "bits": [ 3878636 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter[0]": {
          "hide_name": 0,
          "bits": [ 3878635 ] ,
          "attributes": {
            "ROUTING": "R14C22_X06;R14C22_E211_X06;1;R14C22_A6;R14C22_X06_A6;1;R13C21_SN10;R13C21_Q2_SN10;1;R14C21_E21;R14C21_S111_E210;1;R14C22_B1;R14C22_E211_B1;1;R13C21_Q2;;1;R13C21_E22;R13C21_Q2_E220;1;R13C22_X05;R13C22_E221_X05;1;R13C22_B1;R13C22_X05_B1;1",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[1].debounce_inst counter"
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[6]": {
          "hide_name": 0,
          "bits": [ 3878633 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter[6]": {
          "hide_name": 0,
          "bits": [ 3878632 ] ,
          "attributes": {
            "ROUTING": "R12C22_S13;R12C22_Q5_S130;1;R13C22_C7;R13C22_S131_C7;1;R14C23_B1;R14C23_S212_B1;1;R12C22_Q5;;1;R12C22_EW10;R12C22_Q5_EW10;1;R12C23_S21;R12C23_E111_S210;1;R13C23_B1;R13C23_S211_B1;1",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[1].debounce_inst counter"
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[5]": {
          "hide_name": 0,
          "bits": [ 3878631 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[10]": {
          "hide_name": 0,
          "bits": [ 3878628 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter[10]": {
          "hide_name": 0,
          "bits": [ 3878627 ] ,
          "attributes": {
            "ROUTING": "R15C23_N10;R15C23_Q1_N100;1;R14C23_B5;R14C23_N101_B5;1;R13C23_B6;R13C23_X08_B6;1;R15C23_Q1;;1;R15C23_N21;R15C23_Q1_N210;1;R13C23_X08;R13C23_N212_X08;1;R13C23_B5;R13C23_X08_B5;1",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[1].debounce_inst counter"
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[11]": {
          "hide_name": 0,
          "bits": [ 3878625 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter[11]": {
          "hide_name": 0,
          "bits": [ 3878624 ] ,
          "attributes": {
            "ROUTING": "R13C24_C6;R13C24_X05_C6;1;R14C24_X05;R14C24_S242_X05;1;R14C24_B0;R14C24_X05_B0;1;R12C24_Q4;;1;R12C24_S24;R12C24_Q4_S240;1;R13C24_X05;R13C24_S241_X05;1;R13C24_B0;R13C24_X05_B0;1",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[1].debounce_inst counter"
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[10]": {
          "hide_name": 0,
          "bits": [ 3878623 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[12]": {
          "hide_name": 0,
          "bits": [ 3878620 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter[12]": {
          "hide_name": 0,
          "bits": [ 3878619 ] ,
          "attributes": {
            "ROUTING": "R13C23_S21;R13C23_S111_S210;1;R14C23_E21;R14C23_S211_E210;1;R14C24_B1;R14C24_E211_B1;1;R12C23_S13;R12C23_Q1_S130;1;R13C23_C6;R13C23_S131_C6;1;R12C23_Q1;;1;R12C23_SN10;R12C23_Q1_SN10;1;R13C23_E21;R13C23_S111_E210;1;R13C24_B1;R13C24_E211_B1;1",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[1].debounce_inst counter"
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[11]": {
          "hide_name": 0,
          "bits": [ 3878618 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[13]": {
          "hide_name": 0,
          "bits": [ 3878615 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter[13]": {
          "hide_name": 0,
          "bits": [ 3878614 ] ,
          "attributes": {
            "ROUTING": "R12C24_SN20;R12C24_Q0_SN20;1;R13C24_B6;R13C24_S121_B6;1;R13C24_S21;R13C24_S111_S210;1;R14C24_B2;R14C24_S211_B2;1;R12C24_Q0;;1;R12C24_SN10;R12C24_Q0_SN10;1;R13C24_B2;R13C24_S111_B2;1",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[1].debounce_inst counter"
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[12]": {
          "hide_name": 0,
          "bits": [ 3878613 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[14]": {
          "hide_name": 0,
          "bits": [ 3878610 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter[14]": {
          "hide_name": 0,
          "bits": [ 3878609 ] ,
          "attributes": {
            "ROUTING": "R15C24_SN10;R15C24_Q4_SN10;1;R14C24_N21;R14C24_N111_N210;1;R13C24_A6;R13C24_N211_A6;1;R13C24_B3;R13C24_W240_B3;1;R14C24_B3;R14C24_X03_B3;1;R15C24_Q4;;1;R15C24_N24;R15C24_Q4_N240;1;R13C24_W24;R13C24_N242_W240;1;R14C24_X03;R14C24_N241_X03;1",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[1].debounce_inst counter"
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[13]": {
          "hide_name": 0,
          "bits": [ 3878608 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[15]": {
          "hide_name": 0,
          "bits": [ 3878605 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter[15]": {
          "hide_name": 0,
          "bits": [ 3878604 ] ,
          "attributes": {
            "ROUTING": "R12C23_S24;R12C23_Q4_S240;1;R13C23_D6;R13C23_S241_D6;1;R14C24_B4;R14C24_S252_B4;1;R12C23_Q4;;1;R12C23_EW10;R12C23_Q4_EW10;1;R12C24_S25;R12C24_E111_S250;1;R13C24_B4;R13C24_S251_B4;1",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[1].debounce_inst counter"
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[14]": {
          "hide_name": 0,
          "bits": [ 3878603 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[16]": {
          "hide_name": 0,
          "bits": [ 3878600 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter[16]": {
          "hide_name": 0,
          "bits": [ 3878599 ] ,
          "attributes": {
            "ROUTING": "R15C24_EW10;R15C24_Q3_EW10;1;R15C25_A5;R15C25_E111_A5;1;R14C24_X08;R14C24_N231_X08;1;R14C24_B5;R14C24_X08_B5;1;R15C24_Q3;;1;R15C24_N23;R15C24_Q3_N230;1;R13C24_X08;R13C24_N232_X08;1;R13C24_B5;R13C24_X08_B5;1",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[1].debounce_inst counter"
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[15]": {
          "hide_name": 0,
          "bits": [ 3878598 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[17]": {
          "hide_name": 0,
          "bits": [ 3878595 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter[17]": {
          "hide_name": 0,
          "bits": [ 3878594 ] ,
          "attributes": {
            "ROUTING": "R15C25_SN10;R15C25_Q0_SN10;1;R14C25_W25;R14C25_N111_W250;1;R14C25_B0;R14C25_W250_B0;1;R15C25_W10;R15C25_Q0_W100;1;R15C25_B5;R15C25_W100_B5;1;R15C25_Q0;;1;R15C25_N20;R15C25_Q0_N200;1;R13C25_X07;R13C25_N202_X07;1;R13C25_B0;R13C25_X07_B0;1",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[1].debounce_inst counter"
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[16]": {
          "hide_name": 0,
          "bits": [ 3878593 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[18]": {
          "hide_name": 0,
          "bits": [ 3878590 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter[18]": {
          "hide_name": 0,
          "bits": [ 3878589 ] ,
          "attributes": {
            "ROUTING": "R15C25_S22;R15C25_Q2_S220;1;R15C25_C5;R15C25_S220_C5;1;R15C25_N13;R15C25_Q2_N130;1;R14C25_B1;R14C25_N131_B1;1;R15C25_Q2;;1;R15C25_N22;R15C25_Q2_N220;1;R13C25_X05;R13C25_N222_X05;1;R13C25_B1;R13C25_X05_B1;1",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[1].debounce_inst counter"
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[17]": {
          "hide_name": 0,
          "bits": [ 3878588 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[19]": {
          "hide_name": 0,
          "bits": [ 3878585 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter[19]": {
          "hide_name": 0,
          "bits": [ 3878584 ] ,
          "attributes": {
            "ROUTING": "R13C25_S25;R13C25_S111_S250;1;R15C25_X02;R15C25_S252_X02;1;R15C25_D5;R15C25_X02_D5;1;R12C25_S22;R12C25_Q2_S220;1;R14C25_X03;R14C25_S222_X03;1;R14C25_B2;R14C25_X03_B2;1;R12C25_Q2;;1;R12C25_SN10;R12C25_Q2_SN10;1;R13C25_B2;R13C25_S111_B2;1",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[1].debounce_inst counter"
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[18]": {
          "hide_name": 0,
          "bits": [ 3878583 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[7]": {
          "hide_name": 0,
          "bits": [ 3878580 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter[7]": {
          "hide_name": 0,
          "bits": [ 3878579 ] ,
          "attributes": {
            "ROUTING": "R15C22_E13;R15C22_Q1_E130;1;R15C23_N23;R15C23_E131_N230;1;R14C23_B2;R14C23_N231_B2;1;R14C22_X02;R14C22_N211_X02;1;R14C22_D6;R14C22_X02_D6;1;R15C22_Q1;;1;R15C22_N21;R15C22_Q1_N210;1;R13C22_E21;R13C22_N212_E210;1;R13C23_B2;R13C23_E211_B2;1",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[1].debounce_inst counter"
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[6]": {
          "hide_name": 0,
          "bits": [ 3878578 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[1]": {
          "hide_name": 0,
          "bits": [ 3878575 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter[1]": {
          "hide_name": 0,
          "bits": [ 3878574 ] ,
          "attributes": {
            "ROUTING": "R14C22_B2;R14C22_E231_B2;1;R14C22_B6;R14C22_E231_B6;1;R13C21_S13;R13C21_Q1_S130;1;R14C21_E23;R14C21_S131_E230;1;R13C21_Q1;;1;R13C21_E13;R13C21_Q1_E130;1;R13C22_B2;R13C22_E131_B2;1",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[1].debounce_inst counter"
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[1]": {
          "hide_name": 0,
          "bits": [ 3878573 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[0]": {
          "hide_name": 0,
          "bits": [ 3878571 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[20]": {
          "hide_name": 0,
          "bits": [ 3878568 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter[20]": {
          "hide_name": 0,
          "bits": [ 3878567 ] ,
          "attributes": {
            "ROUTING": "R14C25_A6;R14C25_S232_A6;1;R14C25_B3;R14C25_S232_B3;1;R12C24_Q3;;1;R12C24_E13;R12C24_Q3_E130;1;R12C25_S23;R12C25_E131_S230;1;R13C25_B3;R13C25_S231_B3;1",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[1].debounce_inst counter"
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[19]": {
          "hide_name": 0,
          "bits": [ 3878566 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[21]": {
          "hide_name": 0,
          "bits": [ 3878563 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter[21]": {
          "hide_name": 0,
          "bits": [ 3878562 ] ,
          "attributes": {
            "ROUTING": "R12C25_S13;R12C25_Q0_S130;1;R13C25_S27;R13C25_S131_S270;1;R14C25_B4;R14C25_S271_B4;1;R14C25_X07;R14C25_S202_X07;1;R14C25_B6;R14C25_X07_B6;1;R12C25_Q0;;1;R12C25_S20;R12C25_Q0_S200;1;R13C25_X01;R13C25_S201_X01;1;R13C25_B4;R13C25_X01_B4;1",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[1].debounce_inst counter"
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[20]": {
          "hide_name": 0,
          "bits": [ 3878561 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[22]": {
          "hide_name": 0,
          "bits": [ 3878558 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter[22]": {
          "hide_name": 0,
          "bits": [ 3878557 ] ,
          "attributes": {
            "ROUTING": "R13C25_S22;R13C25_S121_S220;1;R14C25_X01;R14C25_S221_X01;1;R14C25_B5;R14C25_X01_B5;1;R13C25_S26;R13C25_S121_S260;1;R14C25_X05;R14C25_S261_X05;1;R14C25_C6;R14C25_X05_C6;1;R12C25_Q4;;1;R12C25_SN20;R12C25_Q4_SN20;1;R13C25_B5;R13C25_S121_B5;1",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[1].debounce_inst counter"
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[21]": {
          "hide_name": 0,
          "bits": [ 3878556 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[23]": {
          "hide_name": 0,
          "bits": [ 3878553 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter[23]": {
          "hide_name": 0,
          "bits": [ 3878552 ] ,
          "attributes": {
            "ROUTING": "R12C26_S20;R12C26_Q0_S200;1;R14C26_X05;R14C26_S202_X05;1;R14C26_B0;R14C26_X05_B0;1;R12C26_EW20;R12C26_Q0_EW20;1;R12C25_S26;R12C25_W121_S260;1;R14C25_D6;R14C25_S262_D6;1;R12C26_Q0;;1;R12C26_SN10;R12C26_Q0_SN10;1;R13C26_B0;R13C26_S111_B0;1",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[1].debounce_inst counter"
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[22]": {
          "hide_name": 0,
          "bits": [ 3878551 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[24]": {
          "hide_name": 0,
          "bits": [ 3878548 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter[24]": {
          "hide_name": 0,
          "bits": [ 3878547 ] ,
          "attributes": {
            "ROUTING": "R14C26_B1;R14C26_N231_B1;1;R14C26_A7;R14C26_N231_A7;1;R15C26_Q3;;1;R15C26_N23;R15C26_Q3_N230;1;R13C26_B1;R13C26_N232_B1;1",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[1].debounce_inst counter"
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[23]": {
          "hide_name": 0,
          "bits": [ 3878546 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[25]": {
          "hide_name": 0,
          "bits": [ 3878543 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter[25]": {
          "hide_name": 0,
          "bits": [ 3878542 ] ,
          "attributes": {
            "ROUTING": "R15C26_N22;R15C26_W121_N220;1;R14C26_X07;R14C26_N221_X07;1;R14C26_B7;R14C26_X07_B7;1;R14C26_X03;R14C26_N261_X03;1;R14C26_B2;R14C26_X03_B2;1;R15C27_Q4;;1;R15C27_EW20;R15C27_Q4_EW20;1;R15C26_N26;R15C26_W121_N260;1;R13C26_X03;R13C26_N262_X03;1;R13C26_B2;R13C26_X03_B2;1",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[1].debounce_inst counter"
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[24]": {
          "hide_name": 0,
          "bits": [ 3878541 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[26]": {
          "hide_name": 0,
          "bits": [ 3878538 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter[26]": {
          "hide_name": 0,
          "bits": [ 3878537 ] ,
          "attributes": {
            "ROUTING": "R14C26_X06;R14C26_N232_X06;1;R14C26_C7;R14C26_X06_C7;1;R14C26_B3;R14C26_N232_B3;1;R16C26_Q3;;1;R16C26_N23;R16C26_Q3_N230;1;R14C26_N23;R14C26_N232_N230;1;R13C26_B3;R13C26_N231_B3;1",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[1].debounce_inst counter"
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[25]": {
          "hide_name": 0,
          "bits": [ 3878536 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[27]": {
          "hide_name": 0,
          "bits": [ 3878533 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter[27]": {
          "hide_name": 0,
          "bits": [ 3878532 ] ,
          "attributes": {
            "ROUTING": "R14C26_E25;R14C26_N111_E250;1;R14C26_B4;R14C26_E250_B4;1;R15C26_N13;R15C26_Q0_N130;1;R14C26_D7;R14C26_N131_D7;1;R15C26_Q0;;1;R15C26_SN10;R15C26_Q0_SN10;1;R14C26_N25;R14C26_N111_N250;1;R13C26_B4;R13C26_N251_B4;1",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[1].debounce_inst counter"
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[26]": {
          "hide_name": 0,
          "bits": [ 3878531 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[28]": {
          "hide_name": 0,
          "bits": [ 3878528 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter[28]": {
          "hide_name": 0,
          "bits": [ 3878527 ] ,
          "attributes": {
            "ROUTING": "R15C26_N10;R15C26_Q4_N100;1;R14C26_B5;R14C26_N101_B5;1;R15C26_E13;R15C26_Q4_E130;1;R15C27_N23;R15C27_E131_N230;1;R14C27_A6;R14C27_N231_A6;1;R15C26_Q4;;1;R15C26_N24;R15C26_Q4_N240;1;R13C26_X01;R13C26_N242_X01;1;R13C26_B5;R13C26_X01_B5;1",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[1].debounce_inst counter"
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[28]": {
          "hide_name": 0,
          "bits": [ 3878526 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[27]": {
          "hide_name": 0,
          "bits": [ 3878524 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[8]": {
          "hide_name": 0,
          "bits": [ 3878521 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter[8]": {
          "hide_name": 0,
          "bits": [ 3878520 ] ,
          "attributes": {
            "ROUTING": "R13C21_S10;R13C21_Q5_S100;1;R14C21_E20;R14C21_S101_E200;1;R14C23_X01;R14C23_E202_X01;1;R14C23_B3;R14C23_X01_B3;1;R13C23_E20;R13C23_E252_E200;1;R13C24_D6;R13C24_E201_D6;1;R13C21_Q5;;1;R13C21_E25;R13C21_Q5_E250;1;R13C23_X04;R13C23_E252_X04;1;R13C23_B3;R13C23_X04_B3;1",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[1].debounce_inst counter"
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[7]": {
          "hide_name": 0,
          "bits": [ 3878519 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[9]": {
          "hide_name": 0,
          "bits": [ 3878516 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter[9]": {
          "hide_name": 0,
          "bits": [ 3878515 ] ,
          "attributes": {
            "ROUTING": "R15C23_SN10;R15C23_Q3_SN10;1;R14C23_E25;R14C23_N111_E250;1;R14C23_B4;R14C23_E250_B4;1;R13C23_X06;R13C23_N271_X06;1;R13C23_A6;R13C23_X06_A6;1;R15C23_Q3;;1;R15C23_N13;R15C23_Q3_N130;1;R14C23_N27;R14C23_N131_N270;1;R13C23_B4;R13C23_N271_B4;1",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[1].debounce_inst counter"
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[9]": {
          "hide_name": 0,
          "bits": [ 3878514 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[8]": {
          "hide_name": 0,
          "bits": [ 3878512 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[31]": {
          "hide_name": 0,
          "bits": [ 3878509 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter[31]": {
          "hide_name": 0,
          "bits": [ 3878508 ] ,
          "attributes": {
            "ROUTING": "R14C27_X03;R14C27_Q4_X03;1;R14C27_B2;R14C27_X03_B2;1;R14C27_X07;R14C27_Q4_X07;1;R14C27_D6;R14C27_X07_D6;1;R14C27_Q4;;1;R14C27_N13;R14C27_Q4_N130;1;R13C27_B2;R13C27_N131_B2;1",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[1].debounce_inst counter"
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[30]": {
          "hide_name": 0,
          "bits": [ 3878507 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.noisy_signal_reg_LUT2_I1_F[3]": {
          "hide_name": 0,
          "bits": [ 3878504 ] ,
          "attributes": {
            "ROUTING": "R12C25_X03;R12C25_N262_X03;1;R12C25_A0;R12C25_X03_A0;1;R12C25_A2;R12C25_N251_A2;1;R15C26_A4;R15C26_E251_A4;1;R15C26_A0;R15C26_X03_A0;1;R15C22_CE2;R15C22_X07_CE2;1;R15C23_E25;R15C23_E111_E250;1;R15C22_EW10;R15C22_F6_EW10;1;R15C23_A3;R15C23_E111_A3;1;R15C23_X03;R15C23_E261_X03;1;R15C23_A1;R15C23_X03_A1;1;R13C25_N25;R13C25_N252_N250;1;R15C25_A0;R15C25_E252_A0;1;R15C25_E25;R15C25_E252_E250;1;R14C21_A1;R14C21_X01_A1;1;R15C24_X07;R15C24_E262_X07;1;R15C24_A3;R15C24_X07_A3;1;R14C22_W22;R14C22_N121_W220;1;R15C24_N26;R15C24_E262_N260;1;R14C24_D6;R14C24_N261_D6;1;R13C21_X03;R13C21_W261_X03;1;R13C21_A1;R13C21_X03_A1;1;R15C25_A2;R15C25_E252_A2;1;R12C22_A3;R12C22_N271_A3;1;R13C21_X06;R13C21_N252_X06;1;R13C21_A2;R13C21_N252_A2;1;R15C26_A3;R15C26_E251_A3;1;R12C22_X06;R12C22_N271_X06;1;R12C22_A5;R12C22_X06_A5;1;R13C22_N27;R13C22_N262_N270;1;R12C22_A0;R12C22_N271_A0;1;R13C22_W26;R13C22_N262_W260;1;R13C21_A5;R13C21_X06_A5;1;R15C22_X07;R15C22_F6_X07;1;R12C23_X05;R12C23_N262_X05;1;R12C23_A4;R12C23_X05_A4;1;R15C22_A1;R15C22_X03_A1;1;R15C22_X03;R15C22_F6_X03;1;R15C26_X03;R15C26_E262_X03;1;R14C23_N26;R14C23_E261_N260;1;R12C23_X03;R12C23_N262_X03;1;R12C23_A1;R12C23_X03_A1;1;R14C26_E27;R14C26_E262_E270;1;R14C27_A4;R14C27_E271_A4;1;R12C24_A4;R12C24_X05_A4;1;R12C24_X05;R12C24_N262_X05;1;R12C24_A3;R12C24_X05_A3;1;R15C22_E26;R15C22_F6_E260;1;R15C24_E26;R15C24_E262_E260;1;R15C26_E27;R15C26_E262_E270;1;R15C27_A4;R15C27_E271_A4;1;R16C22_E26;R16C22_S121_E260;1;R16C24_E27;R16C24_E262_E270;1;R16C26_A3;R16C26_E272_A3;1;R14C24_N26;R14C24_E262_N260;1;R12C24_X03;R12C24_N262_X03;1;R12C24_A0;R12C24_X03_A0;1;R14C21_X01;R14C21_W221_X01;1;R15C24_A4;R15C24_X07_A4;1;R15C25_N25;R15C25_E252_N250;1;R14C25_N26;R14C25_E261_N260;1;R12C25_X05;R12C25_N262_X05;1;R12C25_A4;R12C25_X05_A4;1;R15C22_SN20;R15C22_F6_SN20;1;R14C22_E26;R14C22_N121_E260;1;R14C24_E26;R14C24_E262_E260;1;R15C21_N25;R15C21_W111_N250;1;R14C21_A2;R14C21_N251_A2;1;R13C26_E27;R13C26_E262_E270;1;R13C27_A4;R13C27_E271_A4;1;R12C26_X03;R12C26_N261_X03;1;R12C26_A0;R12C26_X03_A0;1;R15C22_F6;;1;R15C22_N26;R15C22_F6_N260;1;R13C22_E26;R13C22_N262_E260;1;R13C24_E26;R13C24_E262_E260;1;R13C26_N26;R13C26_E262_N260;1;R12C26_X05;R12C26_N261_X05;1;R12C26_A5;R12C26_X05_A5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[31]": {
          "hide_name": 0,
          "bits": [ 3878503 ] ,
          "attributes": {
            "ROUTING": "R14C27_F3;;1;R14C27_W23;R14C27_F3_W230;1;R14C25_W26;R14C25_W232_W260;1;R14C24_C6;R14C24_W261_C6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.noisy_signal_reg_LUT2_I1_F[1]": {
          "hide_name": 0,
          "bits": [ 3878501 ] ,
          "attributes": {
            "ROUTING": "R14C25_F7;;1;R14C25_EW10;R14C25_F7_EW10;1;R14C24_B6;R14C24_W111_B6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.noisy_signal_reg_LUT2_I1_F[0]": {
          "hide_name": 0,
          "bits": [ 3878500 ] ,
          "attributes": {
            "ROUTING": "R13C23_F7;;1;R13C23_E10;R13C23_F7_E100;1;R13C24_S20;R13C24_E101_S200;1;R14C24_X01;R14C24_S201_X01;1;R14C24_A6;R14C24_X01_A6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT1_I0_F": {
          "hide_name": 0,
          "bits": [ 3878498 ] ,
          "attributes": {
            "ROUTING": "R12C22_CE2;R12C22_X05_CE2;1;R15C23_CE0;R15C23_N211_CE0;1;R15C25_CE0;R15C25_E212_CE0;1;R15C21_N21;R15C21_W212_N210;1;R13C21_CE0;R13C21_N212_CE0;1;R15C24_CE2;R15C24_E211_CE2;1;R15C24_CE1;R15C24_E211_CE1;1;R15C23_CE1;R15C23_N211_CE1;1;R16C25_N20;R16C25_E202_N200;1;R14C25_N21;R14C25_N202_N210;1;R12C25_CE2;R12C25_N212_CE2;1;R16C23_SN10;R16C23_F0_SN10;1;R15C23_W21;R15C23_N111_W210;1;R15C22_CE0;R15C22_W211_CE0;1;R16C27_N21;R16C27_E212_N210;1;R15C27_CE2;R15C27_N211_CE2;1;R13C21_CE2;R13C21_W212_CE2;1;R16C23_E20;R16C23_F0_E200;1;R16C25_E21;R16C25_E202_E210;1;R16C26_CE1;R16C26_E211_CE1;1;R14C22_N20;R14C22_W201_N200;1;R12C22_X05;R12C22_N202_X05;1;R12C22_CE1;R12C22_X05_CE1;1;R14C21_CE1;R14C21_X05_CE1;1;R12C24_CE0;R12C24_E211_CE0;1;R14C27_CE2;R14C27_E212_CE2;1;R15C26_CE2;R15C26_E211_CE2;1;R12C25_CE1;R12C25_E212_CE1;1;R15C25_X05;R15C25_E202_X05;1;R15C25_CE1;R15C25_X05_CE1;1;R12C23_CE2;R12C23_N212_CE2;1;R14C23_W20;R14C23_N202_W200;1;R14C21_X05;R14C21_W202_X05;1;R14C21_CE0;R14C21_X05_CE0;1;R12C22_CE0;R12C22_X05_CE0;1;R12C26_CE0;R12C26_E211_CE0;1;R12C25_CE0;R12C25_E212_CE0;1;R15C26_CE1;R15C26_E211_CE1;1;R12C24_CE2;R12C24_E211_CE2;1;R13C23_W21;R13C23_N211_W210;1;R13C21_CE1;R13C21_W212_CE1;1;R16C23_N21;R16C23_S100_N210;1;R14C23_E20;R14C23_N202_E200;1;R14C25_E21;R14C25_E202_E210;1;R14C27_N21;R14C27_E212_N210;1;R13C27_CE2;R13C27_N211_CE2;1;R12C25_E21;R12C25_E212_E210;1;R12C26_CE2;R12C26_E211_CE2;1;R16C23_S10;R16C23_F0_S100;1;R15C23_E21;R15C23_N111_E210;1;R15C23_E20;R15C23_N201_E200;1;R15C25_E21;R15C25_E202_E210;1;R15C26_CE0;R15C26_E211_CE0;1;R12C23_CE0;R12C23_N212_CE0;1;R16C23_F0;;1;R16C23_N20;R16C23_F0_N200;1;R14C23_N21;R14C23_N202_N210;1;R12C23_E21;R12C23_N212_E210;1;R12C24_CE1;R12C24_E211_CE1;1"
          }
        },
        "clean_rows[1]": {
          "hide_name": 0,
          "bits": [ 3878495 ] ,
          "attributes": {
            "ROUTING": "R23C23_W10;R23C23_Q1_W100;1;R23C23_B5;R23C23_W100_B5;1;R23C23_X02;R23C23_Q1_X02;1;R23C23_D7;R23C23_X02_D7;1;R23C23_W13;R23C23_Q1_W130;1;R23C23_B6;R23C23_W130_B6;1;R23C23_Q1;;1;R23C23_N21;R23C23_Q1_N210;1;R22C23_A7;R22C23_N211_A7;1",
            "hdlname": "scanner_inst row_in",
            "src": "../design/module_top.v:58.17-65.6|../design/module_row_scanner.v:5.23-5.29"
          }
        },
        "debouncer_loop[1].debounce_inst.noisy_signal": {
          "hide_name": 0,
          "bits": [ 3878493 ] ,
          "attributes": {
            "ROUTING": "R23C17_E26;R23C17_N262_E260;1;R23C19_E27;R23C19_E262_E270;1;R23C21_E27;R23C21_E272_E270;1;R23C23_A1;R23C23_E272_A1;1;R15C22_A6;R15C22_E271_A6;1;R29C15_F6;;1;R29C15_N26;R29C15_F6_N260;1;R27C15_E26;R27C15_N262_E260;1;R27C17_N26;R27C17_E262_N260;1;R25C17_N26;R25C17_N262_N260;1;R23C17_N27;R23C17_N262_N270;1;R21C17_N27;R21C17_N272_N270;1;R19C17_E27;R19C17_N272_E270;1;R19C19_E27;R19C19_E272_E270;1;R19C21_N27;R19C21_E272_N270;1;R17C21_N27;R17C21_N272_N270;1;R15C21_E27;R15C21_N272_E270;1;R15C22_A4;R15C22_E271_A4;1",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:4.11-4.23",
            "hdlname": "debouncer_loop[1].debounce_inst noisy_signal"
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CLEAR": {
          "hide_name": 0,
          "bits": [ 3878492 ] ,
          "attributes": {
            "ROUTING": "R24C23_F3;;1;R24C23_N23;R24C23_F3_N230;1;R23C23_X08;R23C23_N231_X08;1;R23C23_LSR0;R23C23_X08_LSR0;1"
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE": {
          "hide_name": 0,
          "bits": [ 3878491 ] ,
          "attributes": {
            "ROUTING": "R16C24_W26;R16C24_S262_W260;1;R16C23_X03;R16C23_W261_X03;1;R16C23_A0;R16C23_X03_A0;1;R14C24_F6;;1;R14C24_S26;R14C24_F6_S260;1;R16C24_S26;R16C24_S262_S260;1;R18C24_S27;R18C24_S262_S270;1;R20C24_S22;R20C24_S272_S220;1;R22C24_S22;R22C24_S222_S220;1;R23C24_W22;R23C24_S221_W220;1;R23C23_X05;R23C23_W221_X05;1;R23C23_CE0;R23C23_X05_CE0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.noisy_signal_reg_LUT2_I1_F_LUT4_F_1_I0[3]": {
          "hide_name": 0,
          "bits": [ 3878481 ] ,
          "attributes": {
            "ROUTING": "R20C27_F7;;1;R20C27_EW20;R20C27_F7_EW20;1;R20C26_D7;R20C26_W121_D7;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.noisy_signal_reg_LUT2_I1_F_LUT4_F_1_I0[2]": {
          "hide_name": 0,
          "bits": [ 3878480 ] ,
          "attributes": {
            "ROUTING": "R20C27_F5;;1;R20C27_W10;R20C27_F5_W100;1;R20C26_C7;R20C26_W101_C7;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.noisy_signal_reg_LUT2_I1_F_LUT4_F_1_I0[1]": {
          "hide_name": 0,
          "bits": [ 3878479 ] ,
          "attributes": {
            "ROUTING": "R20C25_F7;;1;R20C25_E13;R20C25_F7_E130;1;R20C26_B7;R20C26_E131_B7;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.noisy_signal_reg_LUT2_I1_F_LUT4_F_1_I0[0]": {
          "hide_name": 0,
          "bits": [ 3878478 ] ,
          "attributes": {
            "ROUTING": "R20C25_F6;;1;R20C25_EW10;R20C25_F6_EW10;1;R20C26_A7;R20C26_E111_A7;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.noisy_signal_reg_LUT2_I1_F_LUT4_F_I0[3]": {
          "hide_name": 0,
          "bits": [ 3878476 ] ,
          "attributes": {
            "ROUTING": "R21C22_F3;;1;R21C22_E23;R21C22_F3_E230;1;R21C24_X02;R21C24_E232_X02;1;R21C24_D6;R21C24_X02_D6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.noisy_signal_reg_LUT2_I1_F_LUT4_F_I0[2]": {
          "hide_name": 0,
          "bits": [ 3878475 ] ,
          "attributes": {
            "ROUTING": "R20C24_F6;;1;R20C24_S13;R20C24_F6_S130;1;R21C24_C6;R21C24_S131_C6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.noisy_signal_reg_LUT2_I1_F_LUT4_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 3878474 ] ,
          "attributes": {
            "ROUTING": "R20C22_F7;;1;R20C22_SN10;R20C22_F7_SN10;1;R21C22_E21;R21C22_S111_E210;1;R21C24_B6;R21C24_E212_B6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.noisy_signal_reg_LUT2_I1_F_LUT4_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3878473 ] ,
          "attributes": {
            "ROUTING": "R20C24_F7;;1;R20C24_S10;R20C24_F7_S100;1;R21C24_A6;R21C24_S101_A6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.noisy_signal_reg": {
          "hide_name": 0,
          "bits": [ 3878469 ] ,
          "attributes": {
            "ROUTING": "R17C23_Q4;;1;R17C23_SN20;R17C23_Q4_SN20;1;R18C23_B6;R18C23_S121_B6;1",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:9.9-9.25",
            "hdlname": "debouncer_loop[0].debounce_inst noisy_signal_reg"
          }
        },
        "debouncer_loop[0].debounce_inst.noisy_signal_reg_DFFCE_Q_CLEAR": {
          "hide_name": 0,
          "bits": [ 3878468 ] ,
          "attributes": {
            "ROUTING": "R16C23_F5;;1;R16C23_W13;R16C23_F5_W130;1;R16C23_S27;R16C23_W130_S270;1;R17C23_LSR2;R17C23_S271_LSR2;1"
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_D_ALU_SUM_8_COUT[24]": {
          "hide_name": 0,
          "bits": [ 3881815 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "24",
            "src": "../design/module_top.v:29.18-33.6|../design/module_freq_divider.v:25.40-25.63|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.cuenta_salida_DFFR_Q_D[7]": {
          "hide_name": 0,
          "bits": [ 3881597 ] ,
          "attributes": {
            "ROUTING": "R4C31_F2;;1;R4C31_N22;R4C31_F2_N220;1;R3C31_X07;R3C31_N221_X07;1;R3C31_A5;R3C31_X07_A5;1",
            "src": "../design/module_top.v:85.23-91.6|../design/module_7_segments.v:30.34-30.54|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_9_CLEAR": {
          "hide_name": 0,
          "bits": [ 3878459 ] ,
          "attributes": {
            "ROUTING": "R21C25_F7;;1;R21C25_X08;R21C25_F7_X08;1;R21C25_LSR2;R21C25_X08_LSR2;1"
          }
        },
        "display_inst.cuenta_salida[7]": {
          "hide_name": 0,
          "bits": [ 3881596 ] ,
          "attributes": {
            "ROUTING": "R3C31_S25;R3C31_Q5_S250;1;R4C31_A2;R4C31_S251_A2;1;R3C31_Q5;;1;R3C31_SN10;R3C31_Q5_SN10;1;R4C31_D7;R4C31_S111_D7;1",
            "src": "../design/module_top.v:85.23-91.6|../design/module_7_segments.v:12.41-12.54",
            "hdlname": "display_inst cuenta_salida"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_8_CLEAR": {
          "hide_name": 0,
          "bits": [ 3878454 ] ,
          "attributes": {
            "ROUTING": "R17C26_F7;;1;R17C26_X08;R17C26_F7_X08;1;R17C26_LSR1;R17C26_X08_LSR1;1"
          }
        },
        "display_inst.cuenta_salida_ALU_I0_9_COUT[6]": {
          "hide_name": 0,
          "bits": [ 3881595 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "14",
            "src": "../design/module_top.v:85.23-91.6|../design/module_7_segments.v:30.34-30.54|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_7_CLEAR": {
          "hide_name": 0,
          "bits": [ 3878449 ] ,
          "attributes": {
            "ROUTING": "R18C28_F7;;1;R18C28_X08;R18C28_F7_X08;1;R18C28_LSR0;R18C28_X08_LSR0;1"
          }
        },
        "display_inst.cuenta_salida_DFFR_Q_D[0]": {
          "hide_name": 0,
          "bits": [ 3881592 ] ,
          "attributes": {
            "ROUTING": "R4C30_F1;;1;R4C30_N21;R4C30_F1_N210;1;R3C30_X02;R3C30_N211_X02;1;R3C30_A2;R3C30_X02_A2;1",
            "src": "../design/module_top.v:85.23-91.6|../design/module_7_segments.v:30.34-30.54|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_6_CLEAR": {
          "hide_name": 0,
          "bits": [ 3878444 ] ,
          "attributes": {
            "ROUTING": "R18C29_F2;;1;R18C29_W22;R18C29_F2_W220;1;R18C28_X05;R18C28_W221_X05;1;R18C28_LSR2;R18C28_X05_LSR2;1"
          }
        },
        "display_inst.cuenta_salida[0]": {
          "hide_name": 0,
          "bits": [ 3881591 ] ,
          "attributes": {
            "ROUTING": "R3C30_S22;R3C30_Q2_S220;1;R4C30_X01;R4C30_S221_X01;1;R4C30_A1;R4C30_X01_A1;1;R3C30_Q2;;1;R3C30_S10;R3C30_Q2_S100;1;R4C30_A7;R4C30_S101_A7;1",
            "src": "../design/module_top.v:85.23-91.6|../design/module_7_segments.v:12.41-12.54",
            "hdlname": "display_inst cuenta_salida"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_5_CLEAR": {
          "hide_name": 0,
          "bits": [ 3878439 ] ,
          "attributes": {
            "ROUTING": "R17C26_F1;;1;R17C26_X06;R17C26_F1_X06;1;R17C26_LSR2;R17C26_X06_LSR2;1"
          }
        },
        "display_inst.cuenta_salida_ALU_I0_9_COUT[0]": {
          "hide_name": 0,
          "bits": [ 3881590 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "14",
            "src": "../design/module_top.v:85.23-91.6|../design/module_7_segments.v:30.34-30.54|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_4_CLEAR": {
          "hide_name": 0,
          "bits": [ 3878434 ] ,
          "attributes": {
            "ROUTING": "R17C27_F7;;1;R17C27_X08;R17C27_F7_X08;1;R17C27_LSR1;R17C27_X08_LSR1;1"
          }
        },
        "display_inst.cuenta_salida[10]": {
          "hide_name": 0,
          "bits": [ 3881586 ] ,
          "attributes": {
            "ROUTING": "R5C31_X06;R5C31_Q3_X06;1;R5C31_C6;R5C31_X06_C6;1;R5C31_Q3;;1;R5C31_N23;R5C31_Q3_N230;1;R4C31_A5;R4C31_N231_A5;1",
            "src": "../design/module_top.v:85.23-91.6|../design/module_7_segments.v:12.41-12.54",
            "hdlname": "display_inst cuenta_salida"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_31_CLEAR": {
          "hide_name": 0,
          "bits": [ 3878427 ] ,
          "attributes": {
            "ROUTING": "R21C22_F2;;1;R21C22_X05;R21C22_F2_X05;1;R21C22_LSR0;R21C22_X05_LSR0;1"
          }
        },
        "display_inst.cuenta_salida_DFFR_Q_D[11]": {
          "hide_name": 0,
          "bits": [ 3881584 ] ,
          "attributes": {
            "ROUTING": "R4C32_F0;;1;R4C32_S10;R4C32_F0_S100;1;R5C32_A4;R5C32_S101_A4;1",
            "src": "../design/module_top.v:85.23-91.6|../design/module_7_segments.v:30.34-30.54|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_30_CLEAR": {
          "hide_name": 0,
          "bits": [ 3878422 ] ,
          "attributes": {
            "ROUTING": "R20C21_F4;;1;R20C21_X07;R20C21_F4_X07;1;R20C21_LSR1;R20C21_X07_LSR1;1"
          }
        },
        "display_inst.cuenta_salida_DFFR_Q_D[10]": {
          "hide_name": 0,
          "bits": [ 3881587 ] ,
          "attributes": {
            "ROUTING": "R4C31_F5;;1;R4C31_S25;R4C31_F5_S250;1;R5C31_A3;R5C31_S251_A3;1",
            "src": "../design/module_top.v:85.23-91.6|../design/module_7_segments.v:30.34-30.54|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_3_CLEAR": {
          "hide_name": 0,
          "bits": [ 3878419 ] ,
          "attributes": {
            "ROUTING": "R17C27_F6;;1;R17C27_X07;R17C27_F6_X07;1;R17C27_LSR0;R17C27_X07_LSR0;1"
          }
        },
        "display_inst.cuenta_salida_ALU_I0_9_COUT[10]": {
          "hide_name": 0,
          "bits": [ 3881582 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "14",
            "src": "../design/module_top.v:85.23-91.6|../design/module_7_segments.v:30.34-30.54|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_29_CLEAR": {
          "hide_name": 0,
          "bits": [ 3878412 ] ,
          "attributes": {
            "ROUTING": "R17C22_F1;;1;R17C22_X06;R17C22_F1_X06;1;R17C22_LSR2;R17C22_X06_LSR2;1"
          }
        },
        "display_inst.cuenta_salida_DFFR_Q_D[12]": {
          "hide_name": 0,
          "bits": [ 3881579 ] ,
          "attributes": {
            "ROUTING": "R4C32_F1;;1;R4C32_S21;R4C32_F1_S210;1;R5C32_A5;R5C32_S211_A5;1",
            "src": "../design/module_top.v:85.23-91.6|../design/module_7_segments.v:30.34-30.54|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_28_CLEAR": {
          "hide_name": 0,
          "bits": [ 3878407 ] ,
          "attributes": {
            "ROUTING": "R21C22_F7;;1;R21C22_X08;R21C22_F7_X08;1;R21C22_LSR2;R21C22_X08_LSR2;1"
          }
        },
        "display_inst.cuenta_salida[12]": {
          "hide_name": 0,
          "bits": [ 3881578 ] ,
          "attributes": {
            "ROUTING": "R5C32_N10;R5C32_Q5_N100;1;R5C32_A1;R5C32_N100_A1;1;R5C32_Q5;;1;R5C32_SN10;R5C32_Q5_SN10;1;R4C32_A1;R4C32_N111_A1;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "display_inst cuenta_salida"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_27_CLEAR": {
          "hide_name": 0,
          "bits": [ 3878402 ] ,
          "attributes": {
            "ROUTING": "R18C21_F5;;1;R18C21_S13;R18C21_F5_S130;1;R19C21_W27;R19C21_S131_W270;1;R19C20_N27;R19C20_W271_N270;1;R18C20_E27;R18C20_N271_E270;1;R18C21_LSR1;R18C21_E271_LSR1;1"
          }
        },
        "display_inst.cuenta_salida_ALU_I0_9_COUT[11]": {
          "hide_name": 0,
          "bits": [ 3881576 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "14",
            "src": "../design/module_top.v:85.23-91.6|../design/module_7_segments.v:30.34-30.54|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_26_CLEAR": {
          "hide_name": 0,
          "bits": [ 3878397 ] ,
          "attributes": {
            "ROUTING": "R17C22_F6;;1;R17C22_X07;R17C22_F6_X07;1;R17C22_LSR1;R17C22_X07_LSR1;1"
          }
        },
        "display_inst.cuenta_salida_DFFR_Q_D[13]": {
          "hide_name": 0,
          "bits": [ 3881573 ] ,
          "attributes": {
            "ROUTING": "R4C32_F2;;1;R4C32_X05;R4C32_F2_X05;1;R4C32_A5;R4C32_X05_A5;1",
            "src": "../design/module_top.v:85.23-91.6|../design/module_7_segments.v:30.34-30.54|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_25_CLEAR": {
          "hide_name": 0,
          "bits": [ 3878392 ] ,
          "attributes": {
            "ROUTING": "R18C21_F7;;1;R18C21_X08;R18C21_F7_X08;1;R18C21_LSR0;R18C21_X08_LSR0;1"
          }
        },
        "display_inst.cuenta_salida[13]": {
          "hide_name": 0,
          "bits": [ 3881572 ] ,
          "attributes": {
            "ROUTING": "R4C32_N13;R4C32_Q5_N130;1;R4C32_A2;R4C32_N130_A2;1;R4C32_Q5;;1;R4C32_SN10;R4C32_Q5_SN10;1;R5C32_B1;R5C32_S111_B1;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "display_inst cuenta_salida"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_24_CLEAR": {
          "hide_name": 0,
          "bits": [ 3878387 ] ,
          "attributes": {
            "ROUTING": "R21C23_F6;;1;R21C23_X07;R21C23_F6_X07;1;R21C23_LSR0;R21C23_X07_LSR0;1"
          }
        },
        "display_inst.cuenta_salida_ALU_I0_9_COUT[13]": {
          "hide_name": 0,
          "bits": [ 3881570 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "14",
            "src": "../design/module_top.v:85.23-91.6|../design/module_7_segments.v:30.34-30.54|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_23_CLEAR": {
          "hide_name": 0,
          "bits": [ 3878382 ] ,
          "attributes": {
            "ROUTING": "R21C23_F7;;1;R21C23_X08;R21C23_F7_X08;1;R21C23_LSR1;R21C23_X08_LSR1;1"
          }
        },
        "display_inst.cuenta_salida_ALU_I0_9_COUT[12]": {
          "hide_name": 0,
          "bits": [ 3881568 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "14",
            "src": "../design/module_top.v:85.23-91.6|../design/module_7_segments.v:30.34-30.54|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_22_CLEAR": {
          "hide_name": 0,
          "bits": [ 3878377 ] ,
          "attributes": {
            "ROUTING": "R17C23_F6;;1;R17C23_X07;R17C23_F6_X07;1;R17C23_LSR1;R17C23_X07_LSR1;1"
          }
        },
        "display_inst.cuenta_salida_DFFR_Q_D[8]": {
          "hide_name": 0,
          "bits": [ 3881565 ] ,
          "attributes": {
            "ROUTING": "R4C31_F3;;1;R4C31_S13;R4C31_F3_S130;1;R5C31_A2;R5C31_S131_A2;1",
            "src": "../design/module_top.v:85.23-91.6|../design/module_7_segments.v:30.34-30.54|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_21_CLEAR": {
          "hide_name": 0,
          "bits": [ 3878372 ] ,
          "attributes": {
            "ROUTING": "R17C23_F7;;1;R17C23_X08;R17C23_F7_X08;1;R17C23_LSR0;R17C23_X08_LSR0;1"
          }
        },
        "display_inst.cuenta_salida[8]": {
          "hide_name": 0,
          "bits": [ 3881564 ] ,
          "attributes": {
            "ROUTING": "R5C31_X01;R5C31_Q2_X01;1;R5C31_A6;R5C31_X01_A6;1;R5C31_Q2;;1;R5C31_SN10;R5C31_Q2_SN10;1;R4C31_A3;R4C31_N111_A3;1",
            "src": "../design/module_top.v:85.23-91.6|../design/module_7_segments.v:12.41-12.54",
            "hdlname": "display_inst cuenta_salida"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_20_CLEAR": {
          "hide_name": 0,
          "bits": [ 3878367 ] ,
          "attributes": {
            "ROUTING": "R21C24_F0;;1;R21C24_X05;R21C24_F0_X05;1;R21C24_LSR1;R21C24_X05_LSR1;1"
          }
        },
        "display_inst.cuenta_salida[11]": {
          "hide_name": 0,
          "bits": [ 3881583 ] ,
          "attributes": {
            "ROUTING": "R5C32_N24;R5C32_Q4_N240;1;R4C32_X03;R4C32_N241_X03;1;R4C32_A0;R4C32_X03_A0;1;R5C32_Q4;;1;R5C32_EW20;R5C32_Q4_EW20;1;R5C31_D6;R5C31_W121_D6;1",
            "src": "../design/module_top.v:85.23-91.6|../design/module_7_segments.v:12.41-12.54",
            "hdlname": "display_inst cuenta_salida"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_2_CLEAR": {
          "hide_name": 0,
          "bits": [ 3878364 ] ,
          "attributes": {
            "ROUTING": "R20C28_F7;;1;R20C28_X08;R20C28_F7_X08;1;R20C28_LSR1;R20C28_X08_LSR1;1"
          }
        },
        "display_inst.cuenta_salida_DFFR_Q_D[9]": {
          "hide_name": 0,
          "bits": [ 3881560 ] ,
          "attributes": {
            "ROUTING": "R4C31_F4;;1;R4C31_S10;R4C31_F4_S100;1;R5C31_A4;R5C31_S101_A4;1",
            "src": "../design/module_top.v:85.23-91.6|../design/module_7_segments.v:30.34-30.54|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_19_CLEAR": {
          "hide_name": 0,
          "bits": [ 3878357 ] ,
          "attributes": {
            "ROUTING": "R21C24_F1;;1;R21C24_X06;R21C24_F1_X06;1;R21C24_LSR2;R21C24_X06_LSR2;1"
          }
        },
        "display_inst.cuenta_salida[9]": {
          "hide_name": 0,
          "bits": [ 3881559 ] ,
          "attributes": {
            "ROUTING": "R5C31_X07;R5C31_Q4_X07;1;R5C31_B6;R5C31_X07_B6;1;R5C31_Q4;;1;R5C31_SN20;R5C31_Q4_SN20;1;R4C31_A4;R4C31_N121_A4;1",
            "src": "../design/module_top.v:85.23-91.6|../design/module_7_segments.v:12.41-12.54",
            "hdlname": "display_inst cuenta_salida"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_18_CLEAR": {
          "hide_name": 0,
          "bits": [ 3878352 ] ,
          "attributes": {
            "ROUTING": "R16C24_F1;;1;R16C24_W13;R16C24_F1_W130;1;R16C24_S27;R16C24_W130_S270;1;R17C24_LSR1;R17C24_S271_LSR1;1"
          }
        },
        "display_inst.cuenta_salida_ALU_I0_9_COUT[9]": {
          "hide_name": 0,
          "bits": [ 3881558 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "14",
            "src": "../design/module_top.v:85.23-91.6|../design/module_7_segments.v:30.34-30.54|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_17_CLEAR": {
          "hide_name": 0,
          "bits": [ 3878347 ] ,
          "attributes": {
            "ROUTING": "R17C24_F6;;1;R17C24_X07;R17C24_F6_X07;1;R17C24_LSR2;R17C24_X07_LSR2;1"
          }
        },
        "display_inst.cuenta_salida_ALU_I0_9_COUT[8]": {
          "hide_name": 0,
          "bits": [ 3881556 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "14",
            "src": "../design/module_top.v:85.23-91.6|../design/module_7_segments.v:30.34-30.54|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_16_CLEAR": {
          "hide_name": 0,
          "bits": [ 3878342 ] ,
          "attributes": {
            "ROUTING": "R17C24_F7;;1;R17C24_X08;R17C24_F7_X08;1;R17C24_LSR0;R17C24_X08_LSR0;1"
          }
        },
        "display_inst.contador_digitos_DFFRE_Q_1_RESET": {
          "hide_name": 0,
          "bits": [ 3881549 ] ,
          "attributes": {
            "ROUTING": "R7C34_F7;;1;R7C34_X08;R7C34_F7_X08;1;R7C34_LSR0;R7C34_X08_LSR0;1"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_15_CLEAR": {
          "hide_name": 0,
          "bits": [ 3878337 ] ,
          "attributes": {
            "ROUTING": "R18C27_F6;;1;R18C27_X07;R18C27_F6_X07;1;R18C27_LSR2;R18C27_X07_LSR2;1"
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_D_ALU_SUM_8_COUT[5]": {
          "hide_name": 0,
          "bits": [ 3881801 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "24",
            "src": "../design/module_top.v:29.18-33.6|../design/module_freq_divider.v:25.40-25.63|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_14_CLEAR": {
          "hide_name": 0,
          "bits": [ 3878332 ] ,
          "attributes": {
            "ROUTING": "R17C25_F6;;1;R17C25_X07;R17C25_F6_X07;1;R17C25_LSR0;R17C25_X07_LSR0;1"
          }
        },
        "display_inst.contador_digitos_DFFRE_Q_RESET": {
          "hide_name": 0,
          "bits": [ 3881545 ] ,
          "attributes": {
            "ROUTING": "R7C34_F3;;1;R7C34_X06;R7C34_F3_X06;1;R7C34_LSR2;R7C34_X06_LSR2;1"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_13_CLEAR": {
          "hide_name": 0,
          "bits": [ 3878327 ] ,
          "attributes": {
            "ROUTING": "R21C25_F6;;1;R21C25_X07;R21C25_F6_X07;1;R21C25_LSR0;R21C25_X07_LSR0;1"
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_D_ALU_SUM_8_COUT[4]": {
          "hide_name": 0,
          "bits": [ 3881804 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "24",
            "src": "../design/module_top.v:29.18-33.6|../design/module_freq_divider.v:25.40-25.63|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_12_CLEAR": {
          "hide_name": 0,
          "bits": [ 3878322 ] ,
          "attributes": {
            "ROUTING": "R21C24_F7;;1;R21C24_E27;R21C24_F7_E270;1;R21C25_LSR1;R21C25_E271_LSR1;1"
          }
        },
        "display_inst.en_conmutador": {
          "hide_name": 0,
          "bits": [ 3881543 ] ,
          "attributes": {
            "ROUTING": "R7C34_CE2;R7C34_E212_CE2;1;R6C32_Q3;;1;R6C32_SN10;R6C32_Q3_SN10;1;R7C32_E21;R7C32_S111_E210;1;R7C34_CE0;R7C34_E212_CE0;1",
            "src": "../design/module_top.v:85.23-91.6|../design/module_7_segments.v:15.9-15.22",
            "hdlname": "display_inst en_conmutador"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_11_CLEAR": {
          "hide_name": 0,
          "bits": [ 3878317 ] ,
          "attributes": {
            "ROUTING": "R21C26_F5;;1;R21C26_X08;R21C26_F5_X08;1;R21C26_LSR0;R21C26_X08_LSR0;1"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3881539 ] ,
          "attributes": {
            "ROUTING": "R14C40_F1;;1;R14C40_I1MUX0;R14C40_F1_DUMMY_I1MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_10_CLEAR": {
          "hide_name": 0,
          "bits": [ 3878312 ] ,
          "attributes": {
            "ROUTING": "R17C25_F7;;1;R17C25_X08;R17C25_F7_X08;1;R17C25_LSR1;R17C25_X08_LSR1;1"
          }
        },
        "display_inst.cuenta_salida_ALU_I0_9_COUT[7]": {
          "hide_name": 0,
          "bits": [ 3881563 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "14",
            "src": "../design/module_top.v:85.23-91.6|../design/module_7_segments.v:30.34-30.54|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_1_CLEAR": {
          "hide_name": 0,
          "bits": [ 3878309 ] ,
          "attributes": {
            "ROUTING": "R17C26_F6;;1;R17C26_W13;R17C26_F6_W130;1;R17C26_E27;R17C26_W130_E270;1;R17C27_LSR2;R17C27_E271_LSR2;1"
          }
        },
        "display_inst.cuenta_salida_ALU_I0_9_COUT[5]": {
          "hide_name": 0,
          "bits": [ 3881600 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "14",
            "src": "../design/module_top.v:85.23-91.6|../design/module_7_segments.v:30.34-30.54|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_CLEAR": {
          "hide_name": 0,
          "bits": [ 3878306 ] ,
          "attributes": {
            "ROUTING": "R18C28_F6;;1;R18C28_X07;R18C28_F6_X07;1;R18C28_LSR1;R18C28_X07_LSR1;1"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[2]": {
          "hide_name": 0,
          "bits": [ 3878304 ] ,
          "attributes": {
            "ROUTING": "R18C22_F3;;1;R18C22_N10;R18C22_F3_N100;1;R17C22_B5;R17C22_N101_B5;1",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[30]": {
          "hide_name": 0,
          "bits": [ 3878302 ] ,
          "attributes": {
            "ROUTING": "R18C27_F1;;1;R18C27_N10;R18C27_F1_N100;1;R17C27_B4;R17C27_N101_B4;1",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[31]": {
          "hide_name": 0,
          "bits": [ 3878300 ] ,
          "attributes": {
            "ROUTING": "R18C27_F2;;1;R18C27_E13;R18C27_F2_E130;1;R18C28_B2;R18C28_E131_B2;1",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_ALU_I1_7_COUT[31]": {
          "hide_name": 0,
          "bits": [ 3878299 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_ALU_I1_7_COUT[30]": {
          "hide_name": 0,
          "bits": [ 3878298 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[3]": {
          "hide_name": 0,
          "bits": [ 3878295 ] ,
          "attributes": {
            "ROUTING": "R18C22_F4;;1;R18C22_S24;R18C22_F4_S240;1;R20C22_S25;R20C22_S242_S250;1;R21C22_B4;R21C22_S251_B4;1",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_ALU_I1_7_COUT[2]": {
          "hide_name": 0,
          "bits": [ 3878294 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[4]": {
          "hide_name": 0,
          "bits": [ 3878291 ] ,
          "attributes": {
            "ROUTING": "R18C22_F5;;1;R18C22_EW10;R18C22_F5_EW10;1;R18C21_B3;R18C21_W111_B3;1",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_ALU_I1_7_COUT[3]": {
          "hide_name": 0,
          "bits": [ 3878290 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[5]": {
          "hide_name": 0,
          "bits": [ 3878287 ] ,
          "attributes": {
            "ROUTING": "R18C23_F0;;1;R18C23_EW10;R18C23_F0_EW10;1;R18C22_N21;R18C22_W111_N210;1;R17C22_B3;R17C22_N211_B3;1",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_ALU_I1_7_COUT[4]": {
          "hide_name": 0,
          "bits": [ 3878286 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[0]": {
          "hide_name": 0,
          "bits": [ 3878283 ] ,
          "attributes": {
            "ROUTING": "R18C22_F1;;1;R18C22_S21;R18C22_F1_S210;1;R20C22_S21;R20C22_S212_S210;1;R21C22_B0;R21C22_S211_B0;1",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[10]": {
          "hide_name": 0,
          "bits": [ 3878281 ] ,
          "attributes": {
            "ROUTING": "R18C23_F5;;1;R18C23_N25;R18C23_F5_N250;1;R17C23_X04;R17C23_N251_X04;1;R17C23_B0;R17C23_X04_B0;1",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[6]": {
          "hide_name": 0,
          "bits": [ 3878279 ] ,
          "attributes": {
            "ROUTING": "R18C23_F1;;1;R18C23_W21;R18C23_F1_W210;1;R18C21_B1;R18C21_W212_B1;1",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_ALU_I1_7_COUT[5]": {
          "hide_name": 0,
          "bits": [ 3878278 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[11]": {
          "hide_name": 0,
          "bits": [ 3878275 ] ,
          "attributes": {
            "ROUTING": "R18C24_F0;;1;R18C24_S10;R18C24_F0_S100;1;R19C24_S24;R19C24_S101_S240;1;R21C24_X03;R21C24_S242_X03;1;R21C24_B3;R21C24_X03_B3;1",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_ALU_I1_7_COUT[10]": {
          "hide_name": 0,
          "bits": [ 3878274 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[12]": {
          "hide_name": 0,
          "bits": [ 3878271 ] ,
          "attributes": {
            "ROUTING": "R18C24_F1;;1;R18C24_SN20;R18C24_F1_SN20;1;R19C24_S22;R19C24_S121_S220;1;R21C24_X01;R21C24_S222_X01;1;R21C24_B4;R21C24_X01_B4;1",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_ALU_I1_7_COUT[11]": {
          "hide_name": 0,
          "bits": [ 3878270 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[13]": {
          "hide_name": 0,
          "bits": [ 3878267 ] ,
          "attributes": {
            "ROUTING": "R18C24_F2;;1;R18C24_N13;R18C24_F2_N130;1;R17C24_B2;R17C24_N131_B2;1",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_ALU_I1_7_COUT[12]": {
          "hide_name": 0,
          "bits": [ 3878266 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[14]": {
          "hide_name": 0,
          "bits": [ 3878263 ] ,
          "attributes": {
            "ROUTING": "R18C24_F3;;1;R18C24_N10;R18C24_F3_N100;1;R17C24_B4;R17C24_N101_B4;1",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_ALU_I1_7_COUT[13]": {
          "hide_name": 0,
          "bits": [ 3878262 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[15]": {
          "hide_name": 0,
          "bits": [ 3878259 ] ,
          "attributes": {
            "ROUTING": "R18C24_F4;;1;R18C24_SN10;R18C24_F4_SN10;1;R17C24_W25;R17C24_N111_W250;1;R17C24_B0;R17C24_W250_B0;1",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_ALU_I1_7_COUT[14]": {
          "hide_name": 0,
          "bits": [ 3878258 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[16]": {
          "hide_name": 0,
          "bits": [ 3878255 ] ,
          "attributes": {
            "ROUTING": "R18C24_F5;;1;R18C24_EW10;R18C24_F5_EW10;1;R18C25_E25;R18C25_E111_E250;1;R18C27_X08;R18C27_E252_X08;1;R18C27_B5;R18C27_X08_B5;1",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_ALU_I1_7_COUT[15]": {
          "hide_name": 0,
          "bits": [ 3878254 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[17]": {
          "hide_name": 0,
          "bits": [ 3878251 ] ,
          "attributes": {
            "ROUTING": "R18C25_F0;;1;R18C25_N13;R18C25_F0_N130;1;R17C25_B1;R17C25_N131_B1;1",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_ALU_I1_7_COUT[16]": {
          "hide_name": 0,
          "bits": [ 3878250 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[18]": {
          "hide_name": 0,
          "bits": [ 3878247 ] ,
          "attributes": {
            "ROUTING": "R18C25_F1;;1;R18C25_S21;R18C25_F1_S210;1;R20C25_S21;R20C25_S212_S210;1;R21C25_B1;R21C25_S211_B1;1",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_ALU_I1_7_COUT[17]": {
          "hide_name": 0,
          "bits": [ 3878246 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[19]": {
          "hide_name": 0,
          "bits": [ 3878243 ] ,
          "attributes": {
            "ROUTING": "R18C25_F2;;1;R18C25_SN10;R18C25_F2_SN10;1;R19C25_S21;R19C25_S111_S210;1;R21C25_B2;R21C25_S212_B2;1",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_ALU_I1_7_COUT[18]": {
          "hide_name": 0,
          "bits": [ 3878242 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 3878239 ] ,
          "attributes": {
            "ROUTING": "R18C22_F2;;1;R18C22_W10;R18C22_F2_W100;1;R18C21_S20;R18C21_W101_S200;1;R20C21_X01;R20C21_S202_X01;1;R20C21_B2;R20C21_X01_B2;1",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_ALU_I1_7_COUT[1]": {
          "hide_name": 0,
          "bits": [ 3878238 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_ALU_I1_7_COUT[0]": {
          "hide_name": 0,
          "bits": [ 3878236 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[7]": {
          "hide_name": 0,
          "bits": [ 3878233 ] ,
          "attributes": {
            "ROUTING": "R18C23_F2;;1;R18C23_S22;R18C23_F2_S220;1;R20C23_S23;R20C23_S222_S230;1;R21C23_B0;R21C23_S231_B0;1",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_ALU_I1_7_COUT[6]": {
          "hide_name": 0,
          "bits": [ 3878232 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[20]": {
          "hide_name": 0,
          "bits": [ 3878229 ] ,
          "attributes": {
            "ROUTING": "R18C25_F3;;1;R18C25_EW10;R18C25_F3_EW10;1;R18C26_S21;R18C26_E111_S210;1;R20C26_S21;R20C26_S212_S210;1;R21C26_B0;R21C26_S211_B0;1",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_ALU_I1_7_COUT[19]": {
          "hide_name": 0,
          "bits": [ 3878228 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[21]": {
          "hide_name": 0,
          "bits": [ 3878225 ] ,
          "attributes": {
            "ROUTING": "R18C25_F4;;1;R18C25_N10;R18C25_F4_N100;1;R17C25_W24;R17C25_N101_W240;1;R17C25_B3;R17C25_W240_B3;1",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_ALU_I1_7_COUT[20]": {
          "hide_name": 0,
          "bits": [ 3878224 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[22]": {
          "hide_name": 0,
          "bits": [ 3878221 ] ,
          "attributes": {
            "ROUTING": "R18C25_F5;;1;R18C25_S25;R18C25_F5_S250;1;R20C25_S25;R20C25_S252_S250;1;R21C25_B4;R21C25_S251_B4;1",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_ALU_I1_7_COUT[21]": {
          "hide_name": 0,
          "bits": [ 3878220 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[23]": {
          "hide_name": 0,
          "bits": [ 3878217 ] ,
          "attributes": {
            "ROUTING": "R18C26_F0;;1;R18C26_N13;R18C26_F0_N130;1;R17C26_B2;R17C26_N131_B2;1",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_ALU_I1_7_COUT[22]": {
          "hide_name": 0,
          "bits": [ 3878216 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[24]": {
          "hide_name": 0,
          "bits": [ 3878213 ] ,
          "attributes": {
            "ROUTING": "R18C26_F1;;1;R18C26_E21;R18C26_F1_E210;1;R18C28_B0;R18C28_E212_B0;1",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_ALU_I1_7_COUT[23]": {
          "hide_name": 0,
          "bits": [ 3878212 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[25]": {
          "hide_name": 0,
          "bits": [ 3878209 ] ,
          "attributes": {
            "ROUTING": "R18C26_F2;;1;R18C26_E22;R18C26_F2_E220;1;R18C28_X01;R18C28_E222_X01;1;R18C28_B4;R18C28_X01_B4;1",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_ALU_I1_7_COUT[24]": {
          "hide_name": 0,
          "bits": [ 3878208 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[26]": {
          "hide_name": 0,
          "bits": [ 3878205 ] ,
          "attributes": {
            "ROUTING": "R18C26_F3;;1;R18C26_N10;R18C26_F3_N100;1;R17C26_B5;R17C26_N101_B5;1",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_ALU_I1_7_COUT[25]": {
          "hide_name": 0,
          "bits": [ 3878204 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[27]": {
          "hide_name": 0,
          "bits": [ 3878201 ] ,
          "attributes": {
            "ROUTING": "R18C26_F4;;1;R18C26_E13;R18C26_F4_E130;1;R18C27_N23;R18C27_E131_N230;1;R17C27_B2;R17C27_N231_B2;1",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_ALU_I1_7_COUT[26]": {
          "hide_name": 0,
          "bits": [ 3878200 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[28]": {
          "hide_name": 0,
          "bits": [ 3878197 ] ,
          "attributes": {
            "ROUTING": "R18C26_F5;;1;R18C26_EW10;R18C26_F5_EW10;1;R18C27_N21;R18C27_E111_N210;1;R17C27_B0;R17C27_N211_B0;1",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_ALU_I1_7_COUT[27]": {
          "hide_name": 0,
          "bits": [ 3878196 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[29]": {
          "hide_name": 0,
          "bits": [ 3878193 ] ,
          "attributes": {
            "ROUTING": "R18C27_F0;;1;R18C27_E10;R18C27_F0_E100;1;R18C28_S24;R18C28_E101_S240;1;R20C28_X03;R20C28_S242_X03;1;R20C28_B3;R20C28_X03_B3;1",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_ALU_I1_7_COUT[29]": {
          "hide_name": 0,
          "bits": [ 3878192 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_ALU_I1_7_COUT[28]": {
          "hide_name": 0,
          "bits": [ 3878190 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[8]": {
          "hide_name": 0,
          "bits": [ 3878187 ] ,
          "attributes": {
            "ROUTING": "R18C23_F3;;1;R18C23_SN10;R18C23_F3_SN10;1;R19C23_S21;R19C23_S111_S210;1;R21C23_B3;R21C23_S212_B3;1",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_ALU_I1_7_COUT[7]": {
          "hide_name": 0,
          "bits": [ 3878186 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[9]": {
          "hide_name": 0,
          "bits": [ 3878183 ] ,
          "attributes": {
            "ROUTING": "R18C23_F4;;1;R18C23_N13;R18C23_F4_N130;1;R17C23_B3;R17C23_N131_B3;1",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_ALU_I1_7_COUT[9]": {
          "hide_name": 0,
          "bits": [ 3878182 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_ALU_I1_7_COUT[8]": {
          "hide_name": 0,
          "bits": [ 3878180 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[29]": {
          "hide_name": 0,
          "bits": [ 3878176 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter[29]": {
          "hide_name": 0,
          "bits": [ 3878175 ] ,
          "attributes": {
            "ROUTING": "R20C27_B0;R20C27_W111_B0;1;R20C28_EW10;R20C28_Q3_EW10;1;R20C27_B5;R20C27_W111_B5;1;R20C28_Q3;;1;R20C28_W13;R20C28_Q3_W130;1;R20C27_N23;R20C27_W131_N230;1;R18C27_B0;R18C27_N232_B0;1",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[0].debounce_inst counter"
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[2]": {
          "hide_name": 0,
          "bits": [ 3878173 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter[2]": {
          "hide_name": 0,
          "bits": [ 3878172 ] ,
          "attributes": {
            "ROUTING": "R20C22_X04;R20C22_S252_X04;1;R20C22_B3;R20C22_X04_B3;1;R18C22_S25;R18C22_S111_S250;1;R20C22_S20;R20C22_S252_S200;1;R21C22_X01;R21C22_S201_X01;1;R21C22_C3;R21C22_X01_C3;1;R17C22_Q5;;1;R17C22_SN10;R17C22_Q5_SN10;1;R18C22_B3;R18C22_S111_B3;1",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[0].debounce_inst counter"
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[30]": {
          "hide_name": 0,
          "bits": [ 3878170 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter[30]": {
          "hide_name": 0,
          "bits": [ 3878169 ] ,
          "attributes": {
            "ROUTING": "R20C27_X08;R20C27_S252_X08;1;R20C27_C5;R20C27_X08_C5;1;R18C27_S25;R18C27_S111_S250;1;R20C27_W25;R20C27_S252_W250;1;R20C27_B1;R20C27_W250_B1;1;R17C27_Q4;;1;R17C27_SN10;R17C27_Q4_SN10;1;R18C27_B1;R18C27_S111_B1;1",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[0].debounce_inst counter"
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[29]": {
          "hide_name": 0,
          "bits": [ 3878168 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[3]": {
          "hide_name": 0,
          "bits": [ 3878165 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter[3]": {
          "hide_name": 0,
          "bits": [ 3878164 ] ,
          "attributes": {
            "ROUTING": "R20C22_E25;R20C22_N111_E250;1;R20C22_B4;R20C22_E250_B4;1;R21C22_SN20;R21C22_Q4_SN20;1;R20C22_A7;R20C22_N121_A7;1;R21C22_Q4;;1;R21C22_SN10;R21C22_Q4_SN10;1;R20C22_N25;R20C22_N111_N250;1;R18C22_B4;R18C22_N252_B4;1",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[0].debounce_inst counter"
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 3878163 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[4]": {
          "hide_name": 0,
          "bits": [ 3878160 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter[4]": {
          "hide_name": 0,
          "bits": [ 3878159 ] ,
          "attributes": {
            "ROUTING": "R20C22_X06;R20C22_S272_X06;1;R20C22_C7;R20C22_X06_C7;1;R18C22_S27;R18C22_E131_S270;1;R20C22_B5;R20C22_S272_B5;1;R18C21_Q3;;1;R18C21_E13;R18C21_Q3_E130;1;R18C22_B5;R18C22_E131_B5;1",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[0].debounce_inst counter"
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[3]": {
          "hide_name": 0,
          "bits": [ 3878158 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[5]": {
          "hide_name": 0,
          "bits": [ 3878155 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter[5]": {
          "hide_name": 0,
          "bits": [ 3878154 ] ,
          "attributes": {
            "ROUTING": "R18C22_S23;R18C22_S131_S230;1;R20C22_X02;R20C22_S232_X02;1;R20C22_D7;R20C22_X02_D7;1;R18C23_S23;R18C23_E231_S230;1;R20C23_B0;R20C23_S232_B0;1;R17C22_Q3;;1;R17C22_S13;R17C22_Q3_S130;1;R18C22_E23;R18C22_S131_E230;1;R18C23_B0;R18C23_E231_B0;1",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[0].debounce_inst counter"
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[4]": {
          "hide_name": 0,
          "bits": [ 3878153 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[0]": {
          "hide_name": 0,
          "bits": [ 3878150 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter[0]": {
          "hide_name": 0,
          "bits": [ 3878149 ] ,
          "attributes": {
            "ROUTING": "R20C22_B1;R20C22_N131_B1;1;R21C22_N13;R21C22_Q0_N130;1;R21C22_A3;R21C22_N130_A3;1;R21C22_Q0;;1;R21C22_N20;R21C22_Q0_N200;1;R19C22_N21;R19C22_N202_N210;1;R18C22_B1;R18C22_N211_B1;1",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[0].debounce_inst counter"
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[6]": {
          "hide_name": 0,
          "bits": [ 3878147 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter[6]": {
          "hide_name": 0,
          "bits": [ 3878146 ] ,
          "attributes": {
            "ROUTING": "R18C23_S21;R18C23_E212_S210;1;R20C23_B1;R20C23_S212_B1;1;R18C21_S21;R18C21_Q1_S210;1;R20C21_E21;R20C21_S212_E210;1;R20C22_B7;R20C22_E211_B7;1;R18C21_Q1;;1;R18C21_E21;R18C21_Q1_E210;1;R18C23_B1;R18C23_E212_B1;1",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[0].debounce_inst counter"
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[5]": {
          "hide_name": 0,
          "bits": [ 3878145 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[10]": {
          "hide_name": 0,
          "bits": [ 3878142 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter[10]": {
          "hide_name": 0,
          "bits": [ 3878141 ] ,
          "attributes": {
            "ROUTING": "R17C23_E10;R17C23_Q0_E100;1;R17C24_S24;R17C24_E101_S240;1;R19C24_S25;R19C24_S242_S250;1;R20C24_B6;R20C24_S251_B6;1;R17C23_S13;R17C23_Q0_S130;1;R18C23_S27;R18C23_S131_S270;1;R20C23_B5;R20C23_S272_B5;1;R17C23_Q0;;1;R17C23_S20;R17C23_Q0_S200;1;R18C23_X01;R18C23_S201_X01;1;R18C23_B5;R18C23_X01_B5;1",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[0].debounce_inst counter"
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[11]": {
          "hide_name": 0,
          "bits": [ 3878139 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter[11]": {
          "hide_name": 0,
          "bits": [ 3878138 ] ,
          "attributes": {
            "ROUTING": "R20C24_B0;R20C24_N131_B0;1;R21C24_N23;R21C24_Q3_N230;1;R20C24_A7;R20C24_N231_A7;1;R21C24_Q3;;1;R21C24_N13;R21C24_Q3_N130;1;R20C24_N23;R20C24_N131_N230;1;R18C24_B0;R18C24_N232_B0;1",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[0].debounce_inst counter"
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[10]": {
          "hide_name": 0,
          "bits": [ 3878137 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[12]": {
          "hide_name": 0,
          "bits": [ 3878134 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter[12]": {
          "hide_name": 0,
          "bits": [ 3878133 ] ,
          "attributes": {
            "ROUTING": "R20C24_C6;R20C24_N111_C6;1;R21C24_SN10;R21C24_Q4_SN10;1;R20C24_W25;R20C24_N111_W250;1;R20C24_B1;R20C24_W250_B1;1;R21C24_Q4;;1;R21C24_SN20;R21C24_Q4_SN20;1;R20C24_N26;R20C24_N121_N260;1;R18C24_X05;R18C24_N262_X05;1;R18C24_B1;R18C24_X05_B1;1",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[0].debounce_inst counter"
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[11]": {
          "hide_name": 0,
          "bits": [ 3878132 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[13]": {
          "hide_name": 0,
          "bits": [ 3878129 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter[13]": {
          "hide_name": 0,
          "bits": [ 3878128 ] ,
          "attributes": {
            "ROUTING": "R20C24_S25;R20C24_S242_S250;1;R20C24_B2;R20C24_S250_B2;1;R18C24_S24;R18C24_S101_S240;1;R20C24_X05;R20C24_S242_X05;1;R20C24_C7;R20C24_X05_C7;1;R17C24_Q2;;1;R17C24_S10;R17C24_Q2_S100;1;R18C24_W24;R18C24_S101_W240;1;R18C24_B2;R18C24_W240_B2;1",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[0].debounce_inst counter"
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[12]": {
          "hide_name": 0,
          "bits": [ 3878127 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[14]": {
          "hide_name": 0,
          "bits": [ 3878124 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter[14]": {
          "hide_name": 0,
          "bits": [ 3878123 ] ,
          "attributes": {
            "ROUTING": "R20C24_X02;R20C24_S212_X02;1;R20C24_D7;R20C24_X02_D7;1;R18C24_S21;R18C24_S111_S210;1;R20C24_B3;R20C24_S212_B3;1;R17C24_Q4;;1;R17C24_SN10;R17C24_Q4_SN10;1;R18C24_B3;R18C24_S111_B3;1",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[0].debounce_inst counter"
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[13]": {
          "hide_name": 0,
          "bits": [ 3878122 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[15]": {
          "hide_name": 0,
          "bits": [ 3878119 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter[15]": {
          "hide_name": 0,
          "bits": [ 3878118 ] ,
          "attributes": {
            "ROUTING": "R20C24_D6;R20C24_S262_D6;1;R18C24_S26;R18C24_S121_S260;1;R20C24_X03;R20C24_S262_X03;1;R20C24_B4;R20C24_X03_B4;1;R17C24_Q0;;1;R17C24_SN20;R17C24_Q0_SN20;1;R18C24_B4;R18C24_S121_B4;1",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[0].debounce_inst counter"
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[14]": {
          "hide_name": 0,
          "bits": [ 3878117 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[16]": {
          "hide_name": 0,
          "bits": [ 3878114 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter[16]": {
          "hide_name": 0,
          "bits": [ 3878113 ] ,
          "attributes": {
            "ROUTING": "R18C25_S20;R18C25_W201_S200;1;R20C25_X03;R20C25_S202_X03;1;R20C25_A7;R20C25_X03_A7;1;R18C24_S20;R18C24_W202_S200;1;R20C24_X01;R20C24_S202_X01;1;R20C24_B5;R20C24_X01_B5;1;R18C27_Q5;;1;R18C27_W10;R18C27_Q5_W100;1;R18C26_W20;R18C26_W101_W200;1;R18C24_X01;R18C24_W202_X01;1;R18C24_B5;R18C24_X01_B5;1",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[0].debounce_inst counter"
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[15]": {
          "hide_name": 0,
          "bits": [ 3878112 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[17]": {
          "hide_name": 0,
          "bits": [ 3878109 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter[17]": {
          "hide_name": 0,
          "bits": [ 3878108 ] ,
          "attributes": {
            "ROUTING": "R18C25_S23;R18C25_S131_S230;1;R20C25_B0;R20C25_S232_B0;1;R17C25_S13;R17C25_Q1_S130;1;R18C25_S27;R18C25_S131_S270;1;R20C25_B7;R20C25_S272_B7;1;R17C25_Q1;;1;R17C25_SN10;R17C25_Q1_SN10;1;R18C25_B0;R18C25_S111_B0;1",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[0].debounce_inst counter"
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[16]": {
          "hide_name": 0,
          "bits": [ 3878107 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[18]": {
          "hide_name": 0,
          "bits": [ 3878104 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter[18]": {
          "hide_name": 0,
          "bits": [ 3878103 ] ,
          "attributes": {
            "ROUTING": "R21C25_SN10;R21C25_Q1_SN10;1;R20C25_C7;R20C25_N111_C7;1;R20C25_B1;R20C25_N211_B1;1;R21C25_Q1;;1;R21C25_N21;R21C25_Q1_N210;1;R19C25_N21;R19C25_N212_N210;1;R18C25_B1;R18C25_N211_B1;1",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[0].debounce_inst counter"
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[17]": {
          "hide_name": 0,
          "bits": [ 3878102 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[19]": {
          "hide_name": 0,
          "bits": [ 3878099 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter[19]": {
          "hide_name": 0,
          "bits": [ 3878098 ] ,
          "attributes": {
            "ROUTING": "R20C25_D7;R20C25_N131_D7;1;R20C25_B2;R20C25_N131_B2;1;R21C25_Q2;;1;R21C25_N13;R21C25_Q2_N130;1;R20C25_N23;R20C25_N131_N230;1;R18C25_B2;R18C25_N232_B2;1",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[0].debounce_inst counter"
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[18]": {
          "hide_name": 0,
          "bits": [ 3878097 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[7]": {
          "hide_name": 0,
          "bits": [ 3878094 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter[7]": {
          "hide_name": 0,
          "bits": [ 3878093 ] ,
          "attributes": {
            "ROUTING": "R21C23_EW20;R21C23_Q0_EW20;1;R21C22_D3;R21C22_W121_D3;1;R21C23_SN10;R21C23_Q0_SN10;1;R20C23_N21;R20C23_N111_N210;1;R18C23_B2;R18C23_N212_B2;1;R21C23_Q0;;1;R21C23_N20;R21C23_Q0_N200;1;R20C23_X01;R20C23_N201_X01;1;R20C23_B2;R20C23_X01_B2;1",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[0].debounce_inst counter"
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[6]": {
          "hide_name": 0,
          "bits": [ 3878092 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[1]": {
          "hide_name": 0,
          "bits": [ 3878089 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter[1]": {
          "hide_name": 0,
          "bits": [ 3878088 ] ,
          "attributes": {
            "ROUTING": "R20C22_S23;R20C22_E131_S230;1;R21C22_B3;R21C22_S231_B3;1;R20C21_E13;R20C21_Q2_E130;1;R20C22_B2;R20C22_E131_B2;1;R20C21_Q2;;1;R20C21_E10;R20C21_Q2_E100;1;R20C22_N20;R20C22_E101_N200;1;R18C22_X03;R18C22_N202_X03;1;R18C22_B2;R18C22_X03_B2;1",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[0].debounce_inst counter"
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[1]": {
          "hide_name": 0,
          "bits": [ 3878087 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[0]": {
          "hide_name": 0,
          "bits": [ 3878085 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[20]": {
          "hide_name": 0,
          "bits": [ 3878082 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter[20]": {
          "hide_name": 0,
          "bits": [ 3878081 ] ,
          "attributes": {
            "ROUTING": "R20C25_B3;R20C25_N231_B3;1;R21C26_W13;R21C26_Q0_W130;1;R21C25_N23;R21C25_W131_N230;1;R20C25_A6;R20C25_N231_A6;1;R21C26_Q0;;1;R21C26_SN10;R21C26_Q0_SN10;1;R20C26_N21;R20C26_N111_N210;1;R18C26_W21;R18C26_N212_W210;1;R18C25_B3;R18C25_W211_B3;1",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[0].debounce_inst counter"
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[19]": {
          "hide_name": 0,
          "bits": [ 3878080 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[21]": {
          "hide_name": 0,
          "bits": [ 3878077 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter[21]": {
          "hide_name": 0,
          "bits": [ 3878076 ] ,
          "attributes": {
            "ROUTING": "R20C25_X07;R20C25_S222_X07;1;R20C25_B6;R20C25_X07_B6;1;R18C25_S22;R18C25_S121_S220;1;R20C25_X01;R20C25_S222_X01;1;R20C25_B4;R20C25_X01_B4;1;R17C25_Q3;;1;R17C25_SN20;R17C25_Q3_SN20;1;R18C25_B4;R18C25_S121_B4;1",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[0].debounce_inst counter"
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[20]": {
          "hide_name": 0,
          "bits": [ 3878075 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[22]": {
          "hide_name": 0,
          "bits": [ 3878072 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter[22]": {
          "hide_name": 0,
          "bits": [ 3878071 ] ,
          "attributes": {
            "ROUTING": "R21C25_N10;R21C25_Q4_N100;1;R20C25_B5;R20C25_N101_B5;1;R20C25_X05;R20C25_N241_X05;1;R20C25_C6;R20C25_X05_C6;1;R21C25_Q4;;1;R21C25_N24;R21C25_Q4_N240;1;R19C25_N25;R19C25_N242_N250;1;R18C25_B5;R18C25_N251_B5;1",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[0].debounce_inst counter"
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[21]": {
          "hide_name": 0,
          "bits": [ 3878070 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[23]": {
          "hide_name": 0,
          "bits": [ 3878067 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter[23]": {
          "hide_name": 0,
          "bits": [ 3878066 ] ,
          "attributes": {
            "ROUTING": "R20C26_B0;R20C26_W250_B0;1;R18C26_S25;R18C26_S111_S250;1;R20C26_W25;R20C26_S252_W250;1;R20C25_X04;R20C25_W251_X04;1;R20C25_D6;R20C25_X04_D6;1;R17C26_Q2;;1;R17C26_SN10;R17C26_Q2_SN10;1;R18C26_B0;R18C26_S111_B0;1",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[0].debounce_inst counter"
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[22]": {
          "hide_name": 0,
          "bits": [ 3878065 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[24]": {
          "hide_name": 0,
          "bits": [ 3878062 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter[24]": {
          "hide_name": 0,
          "bits": [ 3878061 ] ,
          "attributes": {
            "ROUTING": "R18C27_S20;R18C27_W201_S200;1;R20C27_X01;R20C27_S202_X01;1;R20C27_A7;R20C27_X01_A7;1;R18C26_S20;R18C26_W202_S200;1;R20C26_X05;R20C26_S202_X05;1;R20C26_B1;R20C26_X05_B1;1;R18C28_Q0;;1;R18C28_W20;R18C28_Q0_W200;1;R18C26_X05;R18C26_W202_X05;1;R18C26_B1;R18C26_X05_B1;1",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[0].debounce_inst counter"
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[23]": {
          "hide_name": 0,
          "bits": [ 3878060 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[25]": {
          "hide_name": 0,
          "bits": [ 3878057 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter[25]": {
          "hide_name": 0,
          "bits": [ 3878056 ] ,
          "attributes": {
            "ROUTING": "R18C26_S24;R18C26_W242_S240;1;R20C26_X01;R20C26_S242_X01;1;R20C26_B2;R20C26_X01_B2;1;R18C27_S24;R18C27_W241_S240;1;R20C27_X07;R20C27_S242_X07;1;R20C27_B7;R20C27_X07_B7;1;R18C28_Q4;;1;R18C28_W24;R18C28_Q4_W240;1;R18C26_X03;R18C26_W242_X03;1;R18C26_B2;R18C26_X03_B2;1",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[0].debounce_inst counter"
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[24]": {
          "hide_name": 0,
          "bits": [ 3878055 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[26]": {
          "hide_name": 0,
          "bits": [ 3878052 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter[26]": {
          "hide_name": 0,
          "bits": [ 3878051 ] ,
          "attributes": {
            "ROUTING": "R20C26_X03;R20C26_S262_X03;1;R20C26_B3;R20C26_X03_B3;1;R17C26_SN20;R17C26_Q5_SN20;1;R18C26_S26;R18C26_S121_S260;1;R20C26_E26;R20C26_S262_E260;1;R20C27_C7;R20C27_E261_C7;1;R17C26_Q5;;1;R17C26_S10;R17C26_Q5_S100;1;R18C26_W24;R18C26_S101_W240;1;R18C26_B3;R18C26_W240_B3;1",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[0].debounce_inst counter"
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[25]": {
          "hide_name": 0,
          "bits": [ 3878050 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[27]": {
          "hide_name": 0,
          "bits": [ 3878047 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter[27]": {
          "hide_name": 0,
          "bits": [ 3878046 ] ,
          "attributes": {
            "ROUTING": "R17C27_S13;R17C27_Q2_S130;1;R18C27_S27;R18C27_S131_S270;1;R20C27_X02;R20C27_S272_X02;1;R20C27_D7;R20C27_X02_D7;1;R19C26_S27;R19C26_S272_S270;1;R20C26_B4;R20C26_S271_B4;1;R17C27_Q2;;1;R17C27_W13;R17C27_Q2_W130;1;R17C26_S27;R17C26_W131_S270;1;R18C26_B4;R18C26_S271_B4;1",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[0].debounce_inst counter"
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[26]": {
          "hide_name": 0,
          "bits": [ 3878045 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[28]": {
          "hide_name": 0,
          "bits": [ 3878042 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter[28]": {
          "hide_name": 0,
          "bits": [ 3878041 ] ,
          "attributes": {
            "ROUTING": "R19C26_S25;R19C26_S252_S250;1;R20C26_B5;R20C26_S251_B5;1;R17C27_S20;R17C27_Q0_S200;1;R19C27_S21;R19C27_S202_S210;1;R20C27_A5;R20C27_S211_A5;1;R17C27_Q0;;1;R17C27_EW10;R17C27_Q0_EW10;1;R17C26_S25;R17C26_W111_S250;1;R18C26_B5;R18C26_S251_B5;1",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[0].debounce_inst counter"
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[28]": {
          "hide_name": 0,
          "bits": [ 3878040 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[27]": {
          "hide_name": 0,
          "bits": [ 3878038 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[8]": {
          "hide_name": 0,
          "bits": [ 3878035 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter[8]": {
          "hide_name": 0,
          "bits": [ 3878034 ] ,
          "attributes": {
            "ROUTING": "R20C23_E23;R20C23_N231_E230;1;R20C24_B7;R20C24_E231_B7;1;R20C23_B3;R20C23_N231_B3;1;R21C23_Q3;;1;R21C23_N23;R21C23_Q3_N230;1;R19C23_N23;R19C23_N232_N230;1;R18C23_B3;R18C23_N231_B3;1",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[0].debounce_inst counter"
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[7]": {
          "hide_name": 0,
          "bits": [ 3878033 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[9]": {
          "hide_name": 0,
          "bits": [ 3878030 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter[9]": {
          "hide_name": 0,
          "bits": [ 3878029 ] ,
          "attributes": {
            "ROUTING": "R19C23_E23;R19C23_S232_E230;1;R19C24_S23;R19C24_E231_S230;1;R20C24_A6;R20C24_S231_A6;1;R19C23_S26;R19C23_S232_S260;1;R20C23_X03;R20C23_S261_X03;1;R20C23_B4;R20C23_X03_B4;1;R17C23_Q3;;1;R17C23_S23;R17C23_Q3_S230;1;R18C23_X08;R18C23_S231_X08;1;R18C23_B4;R18C23_X08_B4;1",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[0].debounce_inst counter"
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[9]": {
          "hide_name": 0,
          "bits": [ 3878028 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[8]": {
          "hide_name": 0,
          "bits": [ 3878026 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[31]": {
          "hide_name": 0,
          "bits": [ 3878023 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter[31]": {
          "hide_name": 0,
          "bits": [ 3878022 ] ,
          "attributes": {
            "ROUTING": "R20C27_B2;R20C27_S212_B2;1;R18C27_S21;R18C27_W111_S210;1;R20C27_X04;R20C27_S212_X04;1;R20C27_D5;R20C27_X04_D5;1;R18C28_Q2;;1;R18C28_EW10;R18C28_Q2_EW10;1;R18C27_B2;R18C27_W111_B2;1",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[0].debounce_inst counter"
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[30]": {
          "hide_name": 0,
          "bits": [ 3878021 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.noisy_signal_reg_LUT2_I1_F[3]": {
          "hide_name": 0,
          "bits": [ 3878018 ] ,
          "attributes": {
            "ROUTING": "R18C22_N23;R18C22_W131_N230;1;R17C22_A5;R17C22_N231_A5;1;R17C22_A3;R17C22_N271_A3;1;R20C21_A2;R20C21_X05_A2;1;R17C26_A5;R17C26_X05_A5;1;R17C23_A3;R17C23_E200_A3;1;R18C23_N26;R18C23_F6_N260;1;R17C23_X03;R17C23_N261_X03;1;R17C23_A0;R17C23_X03_A0;1;R18C21_X07;R18C21_W262_X07;1;R18C21_A3;R18C21_X07_A3;1;R17C24_A4;R17C24_X05_A4;1;R18C23_W26;R18C23_F6_W260;1;R18C21_X03;R18C21_W262_X03;1;R18C21_A1;R18C21_X03_A1;1;R17C24_X01;R17C24_E201_X01;1;R17C24_A0;R17C24_X01_A0;1;R20C21_X05;R20C21_S262_X05;1;R18C23_W13;R18C23_F6_W130;1;R18C21_S26;R18C21_W262_S260;1;R18C22_N27;R18C22_W131_N270;1;R18C23_N10;R18C23_F6_N100;1;R17C23_E20;R17C23_N101_E200;1;R17C24_X05;R17C24_E201_X05;1;R17C24_A2;R17C24_X05_A2;1;R17C25_X03;R17C25_N261_X03;1;R17C25_A1;R17C25_X03_A1;1;R18C25_N26;R18C25_E262_N260;1;R17C25_X05;R17C25_N261_X05;1;R17C25_A3;R17C25_X05_A3;1;R21C23_A0;R21C23_S271_A0;1;R21C23_A3;R21C23_S271_A3;1;R21C22_A0;R21C22_W271_A0;1;R21C23_W27;R21C23_S271_W270;1;R21C22_A4;R21C22_W271_A4;1;R21C24_A4;R21C24_E271_A4;1;R18C27_A5;R18C27_E272_A5;1;R17C23_CE2;R17C23_X05_CE2;1;R17C23_X05;R17C23_N261_X05;1;R21C25_A4;R21C25_X05_A4;1;R21C26_X04;R21C26_S271_X04;1;R21C26_D7;R21C26_X04_D7;1;R18C25_E27;R18C25_E262_E270;1;R18C26_N27;R18C26_E271_N270;1;R17C26_A2;R17C26_N271_A2;1;R20C23_S27;R20C23_S262_S270;1;R21C23_E27;R21C23_S271_E270;1;R21C24_A3;R21C24_E271_A3;1;R17C27_X03;R17C27_N261_X03;1;R17C27_A0;R17C27_X03_A0;1;R17C25_E20;R17C25_E202_E200;1;R17C26_X05;R17C26_E201_X05;1;R17C27_A4;R17C27_X05_A4;1;R18C28_A4;R18C28_E271_A4;1;R20C25_S26;R20C25_E262_S260;1;R21C25_X05;R21C25_S261_X05;1;R21C25_A2;R21C25_X05_A2;1;R18C28_A2;R18C28_E271_A2;1;R18C27_N26;R18C27_E262_N260;1;R17C27_X05;R17C27_N261_X05;1;R17C27_A2;R17C27_X05_A2;1;R18C25_S26;R18C25_E262_S260;1;R20C25_S27;R20C25_S262_S270;1;R21C25_A1;R21C25_S271_A1;1;R18C23_E26;R18C23_F6_E260;1;R18C25_E26;R18C25_E262_E260;1;R18C27_E27;R18C27_E262_E270;1;R18C28_A0;R18C28_E271_A0;1;R20C26_S27;R20C26_E271_S270;1;R21C26_A0;R21C26_S271_A0;1;R18C23_F6;;1;R18C23_S26;R18C23_F6_S260;1;R20C23_E26;R20C23_S262_E260;1;R20C25_E27;R20C25_E262_E270;1;R20C27_E27;R20C27_E272_E270;1;R20C28_A3;R20C28_E271_A3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[31]": {
          "hide_name": 0,
          "bits": [ 3878017 ] ,
          "attributes": {
            "ROUTING": "R20C27_F3;;1;R20C27_SN20;R20C27_F3_SN20;1;R21C27_W26;R21C27_S121_W260;1;R21C26_C7;R21C26_W261_C7;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.noisy_signal_reg_LUT2_I1_F[1]": {
          "hide_name": 0,
          "bits": [ 3878015 ] ,
          "attributes": {
            "ROUTING": "R20C26_F7;;1;R20C26_SN20;R20C26_F7_SN20;1;R21C26_B7;R21C26_S121_B7;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.noisy_signal_reg_LUT2_I1_F[0]": {
          "hide_name": 0,
          "bits": [ 3878014 ] ,
          "attributes": {
            "ROUTING": "R21C24_F6;;1;R21C24_EW10;R21C24_F6_EW10;1;R21C25_E25;R21C25_E111_E250;1;R21C26_A7;R21C26_E251_A7;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT1_I0_F": {
          "hide_name": 0,
          "bits": [ 3878012 ] ,
          "attributes": {
            "ROUTING": "R18C28_CE2;R18C28_N211_CE2;1;R18C28_CE1;R18C28_N211_CE1;1;R19C24_N21;R19C24_N212_N210;1;R17C24_CE0;R17C24_N212_CE0;1;R19C27_N21;R19C27_N212_N210;1;R17C27_CE1;R17C27_N212_CE1;1;R18C28_CE0;R18C28_X06_CE0;1;R17C25_CE1;R17C25_X06_CE1;1;R17C25_CE0;R17C25_X06_CE0;1;R19C23_N21;R19C23_N212_N210;1;R17C23_CE1;R17C23_N212_CE1;1;R17C22_X05;R17C22_N242_X05;1;R17C22_CE1;R17C22_X05_CE1;1;R21C23_W21;R21C23_W212_W210;1;R21C21_N21;R21C21_W212_N210;1;R20C21_CE1;R20C21_N211_CE1;1;R21C26_EW10;R21C26_F3_EW10;1;R21C25_W21;R21C25_W111_W210;1;R21C24_CE1;R21C24_W211_CE1;1;R21C23_CE0;R21C23_X06_CE0;1;R21C23_CE1;R21C23_X06_CE1;1;R19C22_N23;R19C22_N232_N230;1;R18C22_W23;R18C22_N231_W230;1;R18C21_X06;R18C21_W231_X06;1;R18C21_CE0;R18C21_X06_CE0;1;R21C25_X06;R21C25_W231_X06;1;R21C25_CE2;R21C25_X06_CE2;1;R21C22_N23;R21C22_W232_N230;1;R19C26_N23;R19C26_N232_N230;1;R18C26_E23;R18C26_N231_E230;1;R18C27_X06;R18C27_E231_X06;1;R18C27_CE2;R18C27_X06_CE2;1;R21C24_W23;R21C24_W232_W230;1;R21C23_X06;R21C23_W231_X06;1;R18C26_W26;R18C26_N261_W260;1;R18C24_W27;R18C24_W262_W270;1;R18C22_W22;R18C22_W272_W220;1;R18C21_X05;R18C21_W221_X05;1;R18C21_CE1;R18C21_X05_CE1;1;R17C24_CE2;R17C24_N212_CE2;1;R17C26_CE2;R17C26_X07_CE2;1;R21C25_CE1;R21C25_X06_CE1;1;R17C24_CE1;R17C24_X06_CE1;1;R17C26_X07;R17C26_N262_X07;1;R21C23_N21;R21C23_W212_N210;1;R21C22_N21;R21C22_W211_N210;1;R19C22_N24;R19C22_N212_N240;1;R17C27_CE2;R17C27_N212_CE2;1;R17C23_CE0;R17C23_N212_CE0;1;R19C28_N21;R19C28_E211_N210;1;R21C27_N21;R21C27_E111_N210;1;R21C24_W26;R21C24_W232_W260;1;R21C22_X07;R21C22_W262_X07;1;R21C22_CE0;R21C22_X07_CE0;1;R20C26_E23;R20C26_N231_E230;1;R20C28_X06;R20C28_E232_X06;1;R20C28_CE1;R20C28_X06_CE1;1;R19C27_E21;R19C27_N212_E210;1;R17C27_CE0;R17C27_N212_CE0;1;R21C25_CE0;R21C25_X06_CE0;1;R21C24_N21;R21C24_W211_N210;1;R17C26_W23;R17C26_N232_W230;1;R21C26_W23;R21C26_F3_W230;1;R17C24_X06;R17C24_W232_X06;1;R21C22_CE2;R21C22_W211_CE2;1;R21C24_CE2;R21C24_W211_CE2;1;R18C28_X06;R18C28_E232_X06;1;R17C26_CE1;R17C26_X07_CE1;1;R17C25_X06;R17C25_W231_X06;1;R21C26_X06;R21C26_F3_X06;1;R21C26_CE0;R21C26_X06_CE0;1;R21C26_F3;;1;R21C26_N23;R21C26_F3_N230;1;R19C26_N26;R19C26_N232_N260;1;R17C26_W26;R17C26_N262_W260;1;R17C24_W27;R17C24_W262_W270;1;R17C22_X08;R17C22_W272_X08;1;R17C22_CE2;R17C22_X08_CE2;1"
          }
        },
        "clean_rows[0]": {
          "hide_name": 0,
          "bits": [ 3878009 ] ,
          "attributes": {
            "ROUTING": "R22C23_N13;R22C23_Q0_N130;1;R22C23_C7;R22C23_N130_C7;1;R22C23_SN10;R22C23_Q0_SN10;1;R23C23_D5;R23C23_S111_D5;1;R23C23_C6;R23C23_S131_C6;1;R22C23_Q0;;1;R22C23_S13;R22C23_Q0_S130;1;R23C23_C7;R23C23_S131_C7;1",
            "hdlname": "scanner_inst row_in",
            "src": "../design/module_top.v:58.17-65.6|../design/module_row_scanner.v:5.23-5.29"
          }
        },
        "debouncer_loop[0].debounce_inst.noisy_signal": {
          "hide_name": 0,
          "bits": [ 3878007 ] ,
          "attributes": {
            "ROUTING": "R23C23_N27;R23C23_N262_N270;1;R22C23_A0;R22C23_N271_A0;1;R17C23_X06;R17C23_N272_X06;1;R17C23_A4;R17C23_X06_A4;1;R29C15_Q6;;1;R29C15_E26;R29C15_Q6_E260;1;R29C17_N26;R29C17_E262_N260;1;R27C17_E26;R27C17_N262_E260;1;R27C19_N26;R27C19_E262_N260;1;R25C19_E26;R25C19_N262_E260;1;R25C21_E26;R25C21_E262_E260;1;R25C23_N26;R25C23_E262_N260;1;R23C23_N26;R23C23_N262_N260;1;R21C23_N26;R21C23_N262_N260;1;R19C23_N27;R19C23_N262_N270;1;R18C23_X06;R18C23_N271_X06;1;R18C23_A6;R18C23_X06_A6;1",
            "src": "../design/module_top.v:48.23-53.14|../design/module_debouncer.v:4.11-4.23",
            "hdlname": "debouncer_loop[0].debounce_inst noisy_signal"
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CLEAR": {
          "hide_name": 0,
          "bits": [ 3878006 ] ,
          "attributes": {
            "ROUTING": "R24C23_F2;;1;R24C23_N22;R24C23_F2_N220;1;R22C23_X05;R22C23_N222_X05;1;R22C23_LSR0;R22C23_X05_LSR0;1"
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE": {
          "hide_name": 0,
          "bits": [ 3878005 ] ,
          "attributes": {
            "ROUTING": "R21C26_S10;R21C26_F7_S100;1;R22C26_W20;R22C26_S101_W200;1;R22C24_W21;R22C24_W202_W210;1;R22C23_CE0;R22C23_W211_CE0;1;R21C26_F7;;1;R21C26_A3;R21C26_F7_A3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.key_value_ALU_I0_COUT[4]": {
          "hide_name": 0,
          "bits": [ 3878000 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "6",
            "src": "../design/module_top.v:68.19-76.6|../design/module_input_control.v:31.35-31.62|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.key_value_ALU_I0_COUT[5]": {
          "hide_name": 0,
          "bits": [ 3877997 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "6",
            "src": "../design/module_top.v:68.19-76.6|../design/module_input_control.v:31.35-31.62|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.temp_value_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_COUT[6]": {
          "hide_name": 0,
          "bits": [ 3877994 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "6",
            "src": "../design/module_top.v:68.19-76.6|../design/module_input_control.v:31.35-31.62|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.key_value_ALU_I0_COUT[6]": {
          "hide_name": 0,
          "bits": [ 3877993 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "6",
            "src": "../design/module_top.v:68.19-76.6|../design/module_input_control.v:31.35-31.62|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.key_value_LUT4_F_I3_LUT3_F_I2_LUT4_I0_F[1]": {
          "hide_name": 0,
          "bits": [ 3877990 ] ,
          "attributes": {
            "ROUTING": "R22C29_F1;;1;R22C29_N10;R22C29_F1_N100;1;R21C29_B5;R21C29_N101_B5;1",
            "src": "../design/module_top.v:68.19-76.6|../design/module_input_control.v:31.35-31.62|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3881534 ] ,
          "attributes": {
            "ROUTING": "R14C40_F3;;1;R14C40_I1MUX2;R14C40_F3_DUMMY_I1MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "control_inst.temp_value_DFFCE_Q_7_CLEAR": {
          "hide_name": 0,
          "bits": [ 3877983 ] ,
          "attributes": {
            "ROUTING": "R22C27_F7;;1;R22C27_X08;R22C27_F7_X08;1;R22C27_LSR1;R22C27_X08_LSR1;1"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3881533 ] ,
          "attributes": {
            "ROUTING": "R14C40_F2;;1;R14C40_I0MUX2;R14C40_F2_DUMMY_I0MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "control_inst.temp_value_DFFCE_Q_6_CLEAR": {
          "hide_name": 0,
          "bits": [ 3877978 ] ,
          "attributes": {
            "ROUTING": "R21C28_F5;;1;R21C28_E13;R21C28_F5_E130;1;R21C29_N27;R21C29_E131_N270;1;R20C29_W27;R20C29_N271_W270;1;R20C28_S27;R20C28_W271_S270;1;R21C28_LSR0;R21C28_S271_LSR0;1"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3881531 ] ,
          "attributes": {
            "ROUTING": "R14C40_OF0;;1;R14C40_I1MUX1;R14C40_OF0_DUMMY_I1MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "control_inst.temp_value_DFFCE_Q_5_CLEAR": {
          "hide_name": 0,
          "bits": [ 3877973 ] ,
          "attributes": {
            "ROUTING": "R22C27_F6;;1;R22C27_X07;R22C27_F6_X07;1;R22C27_LSR2;R22C27_X07_LSR2;1"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3881530 ] ,
          "attributes": {
            "ROUTING": "R14C40_OF2;;1;R14C40_I0MUX1;R14C40_OF2_DUMMY_I0MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "control_inst.temp_value_DFFCE_Q_4_CLEAR": {
          "hide_name": 0,
          "bits": [ 3877968 ] ,
          "attributes": {
            "ROUTING": "R22C30_F2;;1;R22C30_W22;R22C30_F2_W220;1;R22C29_X05;R22C29_W221_X05;1;R22C29_LSR1;R22C29_X05_LSR1;1"
          }
        },
        "control_inst.temp_value_DFFCE_Q_D_LUT2_F_I1[3]": {
          "hide_name": 0,
          "bits": [ 3877966 ] ,
          "attributes": {
            "ROUTING": "R22C28_F4;;1;R22C28_N13;R22C28_F4_N130;1;R21C28_B2;R21C28_N131_B2;1",
            "src": "../design/module_top.v:68.19-76.6|../design/module_input_control.v:31.35-31.62|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3881526 ] ,
          "attributes": {
            "ROUTING": "R14C40_F5;;1;R14C40_I1MUX4;R14C40_F5_DUMMY_I1MUX4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "control_inst.temp_value_DFFCE_Q_3_CLEAR": {
          "hide_name": 0,
          "bits": [ 3877962 ] ,
          "attributes": {
            "ROUTING": "R21C28_F7;;1;R21C28_X08;R21C28_F7_X08;1;R21C28_LSR1;R21C28_X08_LSR1;1"
          }
        },
        "control_inst.temp_value_DFFCE_Q_D_LUT2_F_I1[4]": {
          "hide_name": 0,
          "bits": [ 3877960 ] ,
          "attributes": {
            "ROUTING": "R22C28_F5;;1;R22C28_S13;R22C28_F5_S130;1;R23C28_E23;R23C28_S131_E230;1;R23C29_B2;R23C29_E231_B2;1",
            "src": "../design/module_top.v:68.19-76.6|../design/module_input_control.v:31.35-31.62|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3881525 ] ,
          "attributes": {
            "ROUTING": "R14C40_F4;;1;R14C40_I0MUX4;R14C40_F4_DUMMY_I0MUX4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "control_inst.temp_value_DFFCE_Q_2_CLEAR": {
          "hide_name": 0,
          "bits": [ 3877956 ] ,
          "attributes": {
            "ROUTING": "R23C29_F5;;1;R23C29_X08;R23C29_F5_X08;1;R23C29_LSR1;R23C29_X08_LSR1;1"
          }
        },
        "control_inst.temp_value_DFFCE_Q_D_LUT2_F_I1[5]": {
          "hide_name": 0,
          "bits": [ 3877954 ] ,
          "attributes": {
            "ROUTING": "R22C29_F0;;1;R22C29_X01;R22C29_F0_X01;1;R22C29_B5;R22C29_X01_B5;1",
            "src": "../design/module_top.v:68.19-76.6|../design/module_input_control.v:31.35-31.62|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3881521 ] ,
          "attributes": {
            "ROUTING": "R14C40_F7;;1;R14C40_I1MUX6;R14C40_F7_DUMMY_I1MUX6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "control_inst.temp_value_DFFCE_Q_1_CLEAR": {
          "hide_name": 0,
          "bits": [ 3877950 ] ,
          "attributes": {
            "ROUTING": "R22C30_F1;;1;R22C30_W21;R22C30_F1_W210;1;R22C29_LSR2;R22C29_W211_LSR2;1"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3881538 ] ,
          "attributes": {
            "ROUTING": "R14C40_F0;;1;R14C40_I0MUX0;R14C40_F0_DUMMY_I0MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "control_inst.temp_value_DFFCE_Q_CLEAR": {
          "hide_name": 0,
          "bits": [ 3877947 ] ,
          "attributes": {
            "ROUTING": "R21C29_F3;;1;R21C29_X06;R21C29_F3_X06;1;R21C29_LSR2;R21C29_X06_LSR2;1"
          }
        },
        "control_inst.temp_value[7]": {
          "hide_name": 0,
          "bits": [ 3877945 ] ,
          "attributes": {
            "ROUTING": "R21C29_Q5;;1;R21C29_X04;R21C29_Q5_X04;1;R21C29_B1;R21C29_X04_B1;1",
            "src": "../design/module_top.v:68.19-76.6|../design/module_input_control.v:12.17-12.27",
            "hdlname": "control_inst temp_value"
          }
        },
        "bcd[0]": {
          "hide_name": 0,
          "bits": [ 3877936 ] ,
          "attributes": {
            "ROUTING": "R17C31_Q4;;1;R17C31_N13;R17C31_Q4_N130;1;R16C31_E23;R16C31_N131_E230;1;R16C33_B5;R16C33_E232_B5;1",
            "hdlname": "display_inst bcd_i",
            "src": "../design/module_top.v:17.18-17.30"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3881518 ] ,
          "attributes": {
            "ROUTING": "R14C40_OF4;;1;R14C40_I1MUX5;R14C40_OF4_DUMMY_I1MUX5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "control_inst.stored_value_DFFCE_Q_7_CLEAR": {
          "hide_name": 0,
          "bits": [ 3877933 ] ,
          "attributes": {
            "ROUTING": "R17C31_F1;;1;R17C31_X06;R17C31_F1_X06;1;R17C31_LSR2;R17C31_X06_LSR2;1"
          }
        },
        "stored_value[1]": {
          "hide_name": 0,
          "bits": [ 3877929 ] ,
          "attributes": {
            "ROUTING": "R15C37_C4;R15C37_E242_C4;1;R16C37_C4;R16C37_E242_C4;1;R15C36_X07;R15C36_E241_X07;1;R15C36_D4;R15C36_X07_D4;1;R16C35_E24;R16C35_E242_E240;1;R16C36_S24;R16C36_E241_S240;1;R16C36_B1;R16C36_S240_B1;1;R16C35_N24;R16C35_E242_N240;1;R15C35_E24;R15C35_N241_E240;1;R15C36_X03;R15C36_E241_X03;1;R15C36_A0;R15C36_X03_A0;1;R18C31_Q1;;1;R18C31_N21;R18C31_Q1_N210;1;R16C31_E21;R16C31_N212_E210;1;R16C33_E24;R16C33_E212_E240;1;R16C35_C5;R16C35_E242_C5;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "../design/module_top.v:17.18-17.30",
            "hdlname": "converter_inst binario"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3881517 ] ,
          "attributes": {
            "ROUTING": "R14C40_OF6;;1;R14C40_I0MUX5;R14C40_OF6_DUMMY_I0MUX5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "control_inst.stored_value_DFFCE_Q_6_CLEAR": {
          "hide_name": 0,
          "bits": [ 3877921 ] ,
          "attributes": {
            "ROUTING": "R18C31_F3;;1;R18C31_X06;R18C31_F3_X06;1;R18C31_LSR0;R18C31_X06_LSR0;1"
          }
        },
        "stored_value[2]": {
          "hide_name": 0,
          "bits": [ 3877917 ] ,
          "attributes": {
            "ROUTING": "R16C34_N23;R16C34_N232_N230;1;R16C34_C3;R16C34_N230_C3;1;R17C33_X08;R17C33_N231_X08;1;R17C33_D3;R17C33_X08_D3;1;R18C32_N22;R18C32_E222_N220;1;R17C32_E22;R17C32_N221_E220;1;R17C33_X01;R17C33_E221_X01;1;R17C33_A1;R17C33_X01_A1;1;R18C33_N23;R18C33_E231_N230;1;R16C33_X02;R16C33_N232_X02;1;R16C33_C3;R16C33_X02_C3;1;R16C34_X06;R16C34_N232_X06;1;R16C34_C5;R16C34_X06_C5;1;R18C30_Q2;;1;R18C30_E22;R18C30_Q2_E220;1;R18C32_E23;R18C32_E222_E230;1;R18C34_N23;R18C34_E232_N230;1;R17C34_B1;R17C34_N231_B1;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "../design/module_top.v:17.18-17.30",
            "hdlname": "converter_inst binario"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 3881515 ] ,
          "attributes": {
            "ROUTING": "R14C40_OF1;;1;R14C40_I1MUX3;R14C40_OF1_DUMMY_I1MUX3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "control_inst.stored_value_DFFCE_Q_5_CLEAR": {
          "hide_name": 0,
          "bits": [ 3877909 ] ,
          "attributes": {
            "ROUTING": "R18C30_F6;;1;R18C30_X07;R18C30_F6_X07;1;R18C30_LSR1;R18C30_X07_LSR1;1"
          }
        },
        "stored_value[3]": {
          "hide_name": 0,
          "bits": [ 3877905 ] ,
          "attributes": {
            "ROUTING": "R16C32_C5;R16C32_X08_C5;1;R15C32_B1;R15C32_N232_B1;1;R15C33_N26;R15C33_N232_N260;1;R14C33_X05;R14C33_N261_X05;1;R14C33_A3;R14C33_X05_A3;1;R15C33_B1;R15C33_N232_B1;1;R17C32_N23;R17C32_E231_N230;1;R16C32_X08;R16C32_N231_X08;1;R16C32_D1;R16C32_X08_D1;1;R17C31_Q3;;1;R17C31_E23;R17C31_Q3_E230;1;R17C33_N23;R17C33_E232_N230;1;R15C33_A4;R15C33_N232_A4;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "../design/module_top.v:17.18-17.30",
            "hdlname": "converter_inst binario"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 3881514 ] ,
          "attributes": {
            "ROUTING": "R14C40_OF5;;1;R14C40_I0MUX3;R14C40_OF5_DUMMY_I0MUX3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "control_inst.stored_value_DFFCE_Q_4_CLEAR": {
          "hide_name": 0,
          "bits": [ 3877898 ] ,
          "attributes": {
            "ROUTING": "R17C31_F7;;1;R17C31_X08;R17C31_F7_X08;1;R17C31_LSR1;R17C31_X08_LSR1;1"
          }
        },
        "stored_value[4]": {
          "hide_name": 0,
          "bits": [ 3877894 ] ,
          "attributes": {
            "ROUTING": "R13C31_SEL1;R13C31_S261_SEL1;1;R12C30_E26;R12C30_N262_E260;1;R12C31_S26;R12C31_E261_S260;1;R13C31_SEL5;R13C31_S261_SEL5;1;R14C31_N23;R14C31_E231_N230;1;R14C31_C3;R14C31_N230_C3;1;R11C30_E23;R11C30_N231_E230;1;R11C31_B4;R11C31_E231_B4;1;R13C32_SEL1;R13C32_X02_SEL1;1;R14C30_N26;R14C30_N232_N260;1;R14C31_D7;R14C31_E221_D7;1;R12C31_X05;R12C31_N222_X05;1;R12C31_B1;R12C31_X05_B1;1;R13C30_X01;R13C30_N221_X01;1;R13C30_A1;R13C30_X01_A1;1;R14C30_N23;R14C30_N222_N230;1;R13C30_E23;R13C30_N231_E230;1;R13C32_X02;R13C32_E232_X02;1;R13C32_SEL5;R13C32_X02_SEL5;1;R14C32_X05;R14C32_E222_X05;1;R14C32_B1;R14C32_X05_B1;1;R13C30_D3;R13C30_N221_D3;1;R12C31_N23;R12C31_N222_N230;1;R11C31_X08;R11C31_N231_X08;1;R11C31_B5;R11C31_X08_B5;1;R14C31_N22;R14C31_E221_N220;1;R16C30_N23;R16C30_N222_N230;1;R14C30_E23;R14C30_N232_E230;1;R20C30_Q2;;1;R20C30_N22;R20C30_Q2_N220;1;R18C30_N22;R18C30_N222_N220;1;R16C30_N22;R16C30_N222_N220;1;R14C30_E22;R14C30_N222_E220;1;R14C30_N22;R14C30_N222_N220;1;R12C30_N23;R12C30_N232_N230;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "../design/module_top.v:17.18-17.30",
            "hdlname": "converter_inst binario"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3881510 ] ,
          "attributes": {
            "ROUTING": "R14C41_F1;;1;R14C41_I1MUX0;R14C41_F1_DUMMY_I1MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "control_inst.stored_value_DFFCE_Q_3_CLEAR": {
          "hide_name": 0,
          "bits": [ 3877886 ] ,
          "attributes": {
            "ROUTING": "R20C30_F1;;1;R20C30_X06;R20C30_F1_X06;1;R20C30_LSR1;R20C30_X06_LSR1;1"
          }
        },
        "stored_value[5]": {
          "hide_name": 0,
          "bits": [ 3877882 ] ,
          "attributes": {
            "ROUTING": "R18C29_EW20;R18C29_Q1_EW20;1;R18C28_N26;R18C28_W121_N260;1;R17C28_C3;R17C28_N261_C3;1;R15C27_A1;R15C27_X03_A1;1;R16C29_N24;R16C29_N212_N240;1;R15C29_W24;R15C29_N241_W240;1;R15C28_C1;R15C28_W241_C1;1;R17C29_C3;R17C29_X02_C3;1;R16C28_B1;R16C28_W211_B1;1;R18C29_Q1;;1;R18C29_N21;R18C29_Q1_N210;1;R16C29_W21;R16C29_N212_W210;1;R17C29_X02;R17C29_N211_X02;1;R15C27_X03;R15C27_W242_X03;1;R15C27_D3;R15C27_X03_D3;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "../design/module_top.v:17.18-17.30",
            "hdlname": "converter_inst binario"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3881509 ] ,
          "attributes": {
            "ROUTING": "R14C41_F0;;1;R14C41_I0MUX0;R14C41_F0_DUMMY_I0MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "control_inst.stored_value_DFFCE_Q_2_CLEAR": {
          "hide_name": 0,
          "bits": [ 3877874 ] ,
          "attributes": {
            "ROUTING": "R18C29_F4;;1;R18C29_X07;R18C29_F4_X07;1;R18C29_LSR0;R18C29_X07_LSR0;1"
          }
        },
        "stored_value[6]": {
          "hide_name": 0,
          "bits": [ 3877870 ] ,
          "attributes": {
            "ROUTING": "R14C30_SEL6;R14C30_X06_SEL6;1;R15C29_SEL4;R15C29_X06_SEL4;1;R16C29_B2;R16C29_X04_B2;1;R14C29_X04;R14C29_N272_X04;1;R14C29_B1;R14C29_X04_B1;1;R15C29_SEL0;R15C29_X06_SEL0;1;R15C30_X04;R15C30_N271_X04;1;R15C30_B1;R15C30_X04_B1;1;R15C29_SEL2;R15C29_X06_SEL2;1;R16C29_N27;R16C29_W271_N270;1;R15C29_X06;R15C29_N271_X06;1;R15C29_SEL6;R15C29_X06_SEL6;1;R16C30_N27;R16C30_N272_N270;1;R14C30_X06;R14C30_N272_X06;1;R14C30_SEL4;R14C30_X06_SEL4;1;R21C30_Q0;;1;R21C30_SN20;R21C30_Q0_SN20;1;R20C30_N26;R20C30_N121_N260;1;R18C30_N27;R18C30_N262_N270;1;R16C30_W27;R16C30_N272_W270;1;R16C29_X04;R16C29_W271_X04;1;R16C29_B3;R16C29_X04_B3;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "../design/module_top.v:17.18-17.30",
            "hdlname": "converter_inst binario"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3881505 ] ,
          "attributes": {
            "ROUTING": "R14C41_F3;;1;R14C41_I1MUX2;R14C41_F3_DUMMY_I1MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "control_inst.stored_value_DFFCE_Q_1_CLEAR": {
          "hide_name": 0,
          "bits": [ 3877863 ] ,
          "attributes": {
            "ROUTING": "R21C30_F2;;1;R21C30_X05;R21C30_F2_X05;1;R21C30_LSR0;R21C30_X05_LSR0;1"
          }
        },
        "stored_value[7]": {
          "hide_name": 0,
          "bits": [ 3877861 ] ,
          "attributes": {
            "ROUTING": "R16C30_SEL6;R16C30_X05_SEL6;1;R17C29_E24;R17C29_N241_E240;1;R17C30_X03;R17C30_E241_X03;1;R17C30_A1;R17C30_X03_A1;1;R16C29_SEL6;R16C29_X05_SEL6;1;R16C29_SEL0;R16C29_X05_SEL0;1;R16C29_SEL4;R16C29_X05_SEL4;1;R16C30_SEL0;R16C30_X05_SEL0;1;R16C30_X05;R16C30_N261_X05;1;R16C30_SEL4;R16C30_X05_SEL4;1;R16C29_E24;R16C29_N242_E240;1;R16C30_X07;R16C30_E241_X07;1;R16C30_SEL2;R16C30_X07_SEL2;1;R16C29_X05;R16C29_N242_X05;1;R16C29_SEL2;R16C29_X05_SEL2;1;R21C29_SN10;R21C29_Q1_SN10;1;R20C29_N21;R20C29_N111_N210;1;R18C29_N24;R18C29_N212_N240;1;R16C29_N25;R16C29_N242_N250;1;R14C29_B6;R14C29_N252_B6;1;R21C29_Q1;;1;R21C29_E13;R21C29_Q1_E130;1;R21C30_N23;R21C30_E131_N230;1;R19C30_N23;R19C30_N232_N230;1;R17C30_N26;R17C30_N232_N260;1;R15C30_N27;R15C30_N262_N270;1;R14C30_A1;R14C30_N271_A1;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "../design/module_top.v:17.18-17.30",
            "hdlname": "converter_inst binario"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3881520 ] ,
          "attributes": {
            "ROUTING": "R14C40_F6;;1;R14C40_I0MUX6;R14C40_F6_DUMMY_I0MUX6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "control_inst.stored_value_DFFCE_Q_CLEAR": {
          "hide_name": 0,
          "bits": [ 3877856 ] ,
          "attributes": {
            "ROUTING": "R21C29_F2;;1;R21C29_X05;R21C29_F2_X05;1;R21C29_LSR0;R21C29_X05_LSR0;1"
          }
        },
        "divisor_inst.slow_clk_DFFRE_Q_CE[0]": {
          "hide_name": 0,
          "bits": [ 3881818 ] ,
          "attributes": {
            "ROUTING": "R22C34_W23;R22C34_W131_W230;1;R22C32_W26;R22C32_W232_W260;1;R22C30_S26;R22C30_W262_S260;1;R23C30_X05;R23C30_S261_X05;1;R23C30_CE1;R23C30_X05_CE1;1;R22C35_F7;;1;R22C35_W13;R22C35_F7_W130;1;R22C34_A2;R22C34_W131_A2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.load_value_DFFCE_Q_CE_LUT3_I0_F": {
          "hide_name": 0,
          "bits": [ 3877852 ] ,
          "attributes": {
            "ROUTING": "R21C30_W24;R21C30_N241_W240;1;R21C29_X07;R21C29_W241_X07;1;R21C29_CE0;R21C29_X07_CE0;1;R23C30_N10;R23C30_F7_N100;1;R22C30_N24;R22C30_N101_N240;1;R20C30_X05;R20C30_N242_X05;1;R20C30_CE1;R20C30_X05_CE1;1;R21C30_X08;R21C30_N272_X08;1;R21C30_CE0;R21C30_X08_CE0;1;R18C30_E27;R18C30_N271_E270;1;R18C31_CE0;R18C31_E271_CE0;1;R18C30_X06;R18C30_N271_X06;1;R18C30_CE1;R18C30_X06_CE1;1;R18C30_W27;R18C30_N271_W270;1;R18C29_X08;R18C29_W271_X08;1;R18C29_CE0;R18C29_X08_CE0;1;R17C31_CE1;R17C31_E271_CE1;1;R23C30_F7;;1;R23C30_N27;R23C30_F7_N270;1;R21C30_N27;R21C30_N272_N270;1;R19C30_N27;R19C30_N272_N270;1;R17C30_E27;R17C30_N272_E270;1;R17C31_CE2;R17C31_E271_CE2;1"
          }
        },
        "load_value": {
          "hide_name": 0,
          "bits": [ 3877849 ] ,
          "attributes": {
            "ROUTING": "R23C30_C7;R23C30_W101_C7;1;R19C30_N21;R19C30_N202_N210;1;R18C30_X02;R18C30_N211_X02;1;R18C30_A2;R18C30_X02_A2;1;R20C30_A2;R20C30_X07_A2;1;R21C30_W20;R21C30_N202_W200;1;R21C29_X01;R21C29_W201_X01;1;R21C29_A1;R21C29_X01_A1;1;R18C31_X02;R18C31_N211_X02;1;R18C31_A1;R18C31_X02_A1;1;R17C31_X02;R17C31_N212_X02;1;R17C31_A3;R17C31_X02_A3;1;R23C31_N20;R23C31_Q0_N200;1;R21C31_N21;R21C31_N202_N210;1;R19C31_N21;R19C31_N212_N210;1;R17C31_A4;R17C31_N212_A4;1;R23C31_W10;R23C31_Q0_W100;1;R23C30_N20;R23C30_W101_N200;1;R21C30_N20;R21C30_N202_N200;1;R21C30_A0;R21C30_X01_A0;1;R21C30_X01;R21C30_N202_X01;1;R20C30_X07;R20C30_N201_X07;1;R23C31_Q0;;1;R23C31_W20;R23C31_Q0_W200;1;R23C29_N20;R23C29_W202_N200;1;R21C29_N21;R21C29_N202_N210;1;R19C29_N24;R19C29_N212_N240;1;R18C29_X03;R18C29_N241_X03;1;R18C29_A1;R18C29_X03_A1;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "../design/module_top.v:18.11-18.21",
            "hdlname": "control_inst load_value"
          }
        },
        "control_inst.load_value_DFFCE_Q_CLEAR": {
          "hide_name": 0,
          "bits": [ 3877846 ] ,
          "attributes": {
            "ROUTING": "R23C31_F2;;1;R23C31_X05;R23C31_F2_X05;1;R23C31_LSR0;R23C31_X05_LSR0;1"
          }
        },
        "control_inst.load_value_DFFCE_Q_CE[0]": {
          "hide_name": 0,
          "bits": [ 3877845 ] ,
          "attributes": {
            "ROUTING": "R23C30_S13;R23C30_F6_S130;1;R23C30_E25;R23C30_S130_E250;1;R23C31_X08;R23C31_E251_X08;1;R23C31_CE0;R23C31_X08_CE0;1;R23C30_F6;;1;R23C30_X03;R23C30_F6_X03;1;R23C30_A7;R23C30_X03_A7;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.key_value_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3877841 ] ,
          "attributes": {
            "ROUTING": "R22C23_F3;;1;R22C23_I1MUX2;R22C23_F3_DUMMY_I1MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "control_inst.key_value_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3877840 ] ,
          "attributes": {
            "ROUTING": "R22C23_F2;;1;R22C23_I0MUX2;R22C23_F2_DUMMY_I0MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "control_inst.key_value_LUT4_F_I3_LUT3_F_I2_LUT4_I0_I3_ALU_COUT_SUM[0]": {
          "hide_name": 0,
          "bits": [ 3877838 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3",
            "src": "../design/module_top.v:68.19-76.6|../design/module_input_control.v:28.21-28.41|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.key_value_LUT4_F_I3_LUT3_F_I2_LUT4_I0_I3_ALU_COUT_SUM[1]": {
          "hide_name": 0,
          "bits": [ 3877836 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3",
            "src": "../design/module_top.v:68.19-76.6|../design/module_input_control.v:28.21-28.41|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.key_value_LUT4_F_I3_LUT3_F_I2_LUT4_I0_I3[0]": {
          "hide_name": 0,
          "bits": [ 3877835 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:68.19-76.6|../design/module_input_control.v:28.21-28.41|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.key_value_LUT4_F_I3_LUT3_F_I2_LUT4_I0_I3_ALU_COUT_SUM[2]": {
          "hide_name": 0,
          "bits": [ 3877832 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3",
            "src": "../design/module_top.v:68.19-76.6|../design/module_input_control.v:28.21-28.41|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.key_value_LUT4_F_I3_LUT3_F_I2_LUT4_I0_I3[1]": {
          "hide_name": 0,
          "bits": [ 3877831 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:68.19-76.6|../design/module_input_control.v:28.21-28.41|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.key_value_LUT4_F_I3_LUT3_F_I2_LUT4_I0_I3_ALU_COUT_SUM[3]": {
          "hide_name": 0,
          "bits": [ 3877828 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3",
            "src": "../design/module_top.v:68.19-76.6|../design/module_input_control.v:28.21-28.41|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.key_value_LUT4_F_I3_LUT3_F_I2_LUT4_I0_I3[2]": {
          "hide_name": 0,
          "bits": [ 3877827 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:68.19-76.6|../design/module_input_control.v:28.21-28.41|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.key_value_LUT4_F_I3_LUT3_F_I2_LUT4_I0_I2_ALU_COUT_SUM[0]": {
          "hide_name": 0,
          "bits": [ 3877824 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3",
            "src": "../design/module_top.v:68.19-76.6|../design/module_input_control.v:28.45-28.65|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.key_value_LUT4_F_I3_LUT3_F_I2_LUT4_I0_I2_ALU_COUT_SUM[1]": {
          "hide_name": 0,
          "bits": [ 3877822 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3",
            "src": "../design/module_top.v:68.19-76.6|../design/module_input_control.v:28.45-28.65|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.key_value_LUT4_F_I3_LUT3_F_I2_LUT4_I0_I2[0]": {
          "hide_name": 0,
          "bits": [ 3877821 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:68.19-76.6|../design/module_input_control.v:28.45-28.65|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.key_value_LUT4_F_I3_LUT3_F_I2_LUT4_I0_I2_ALU_COUT_SUM[2]": {
          "hide_name": 0,
          "bits": [ 3877818 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3",
            "src": "../design/module_top.v:68.19-76.6|../design/module_input_control.v:28.45-28.65|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.key_value_LUT4_F_I3_LUT3_F_I2_LUT4_I0_I2[1]": {
          "hide_name": 0,
          "bits": [ 3877817 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:68.19-76.6|../design/module_input_control.v:28.45-28.65|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.key_value_LUT4_F_I3_LUT3_F_I2_LUT4_I0_I2_ALU_COUT_SUM[3]": {
          "hide_name": 0,
          "bits": [ 3877814 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3",
            "src": "../design/module_top.v:68.19-76.6|../design/module_input_control.v:28.45-28.65|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.key_value_LUT4_F_I3_LUT3_F_I2_LUT4_I0_I2[2]": {
          "hide_name": 0,
          "bits": [ 3877813 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:68.19-76.6|../design/module_input_control.v:28.45-28.65|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.key_value_LUT4_F_I3_LUT3_F_I2[3]": {
          "hide_name": 0,
          "bits": [ 3877810 ] ,
          "attributes": {
            "ROUTING": "R23C27_F5;;1;R23C27_EW20;R23C27_F5_EW20;1;R23C28_N26;R23C28_E121_N260;1;R22C28_D6;R22C28_N261_D6;1",
            "src": "../design/module_top.v:68.19-76.6|../design/module_input_control.v:28.21-28.41|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.key_value_LUT4_F_I3_LUT3_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 3877808 ] ,
          "attributes": {
            "ROUTING": "R22C26_F5;;1;R22C26_EW20;R22C26_F5_EW20;1;R22C27_E26;R22C27_E121_E260;1;R22C28_C6;R22C28_E261_C6;1",
            "src": "../design/module_top.v:68.19-76.6|../design/module_input_control.v:28.45-28.65|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.key_value_LUT4_F_I2_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3877802 ] ,
          "attributes": {
            "ROUTING": "R23C22_F1;;1;R23C22_I1MUX0;R23C22_F1_DUMMY_I1MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "control_inst.key_value_LUT4_F_I2_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3877801 ] ,
          "attributes": {
            "ROUTING": "R23C22_F0;;1;R23C22_I0MUX0;R23C22_F0_DUMMY_I0MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "control_inst.key_value_LUT4_F_I3_LUT3_F_I2[1]": {
          "hide_name": 0,
          "bits": [ 3877799 ] ,
          "attributes": {
            "ROUTING": "R22C23_E25;R22C23_N252_E250;1;R22C25_E20;R22C25_E252_E200;1;R22C27_E21;R22C27_E202_E210;1;R22C28_B6;R22C28_E211_B6;1;R24C22_F6;;1;R22C22_X05;R22C22_N262_X05;1;R22C22_C5;R22C22_X05_C5;1;R24C22_EW10;R24C22_F6_EW10;1;R24C23_N25;R24C23_E111_N250;1;R24C22_N26;R24C22_F6_N260;1;R22C23_A2;R22C23_N252_A2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.key_value_LUT4_F_I3_LUT3_F_I2[0]": {
          "hide_name": 0,
          "bits": [ 3877795 ] ,
          "attributes": {
            "ROUTING": "R23C23_C4;R23C23_F6_C4;1;R23C23_W26;R23C23_F6_W260;1;R23C22_C2;R23C22_W261_C2;1;R23C23_N10;R23C23_F6_N100;1;R22C23_B6;R22C23_N101_B6;1;R23C23_F6;;1;R23C23_E26;R23C23_F6_E260;1;R23C25_E27;R23C25_E262_E270;1;R23C27_N27;R23C27_E272_N270;1;R22C27_E27;R22C27_N271_E270;1;R22C28_A6;R22C28_E271_A6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_LUT4_I0_1_F[1]": {
          "hide_name": 0,
          "bits": [ 3877794 ] ,
          "attributes": {
            "ROUTING": "R23C22_A2;R23C22_N130_A2;1;R23C22_EW10;R23C22_F6_EW10;1;R23C23_A4;R23C23_E111_A4;1;R23C22_SN20;R23C22_F6_SN20;1;R22C22_A5;R22C22_N121_A5;1;R23C22_F6;;1;R23C22_N13;R23C22_F6_N130;1;R22C22_E23;R22C22_N131_E230;1;R22C23_B2;R22C23_E231_B2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.key_value_LUT4_F_2_I1[3]": {
          "hide_name": 0,
          "bits": [ 3877792 ] ,
          "attributes": {
            "ROUTING": "R23C23_F4;;1;R23C23_E10;R23C23_F4_E100;1;R23C24_D4;R23C24_E101_D4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.key_value_LUT4_F_2_I1[2]": {
          "hide_name": 0,
          "bits": [ 3877791 ] ,
          "attributes": {
            "ROUTING": "R24C22_E27;R24C22_F7_E270;1;R24C24_N27;R24C24_E272_N270;1;R23C24_X06;R23C24_N271_X06;1;R23C24_C4;R23C24_X06_C4;1;R24C22_F7;;1;R24C22_N27;R24C22_F7_N270;1;R23C22_X04;R23C22_N271_X04;1;R23C22_B2;R23C22_X04_B2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.key_value_LUT4_F_2_I1[1]": {
          "hide_name": 0,
          "bits": [ 3877790 ] ,
          "attributes": {
            "ROUTING": "R22C23_A6;R22C23_F7_A6;1;R22C24_S25;R22C24_E111_S250;1;R23C24_B4;R23C24_S251_B4;1;R22C23_F7;;1;R22C23_EW10;R22C23_F7_EW10;1;R22C22_B5;R22C22_W111_B5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.key_value_LUT4_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 3877788 ] ,
          "attributes": {
            "ROUTING": "R22C23_X07;R22C23_F6_X07;1;R22C23_A3;R22C23_X07_A3;1;R22C23_F6;;1;R22C23_W10;R22C23_F6_W100;1;R22C22_C6;R22C22_W101_C6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.key_value_LUT4_F_I2[1]": {
          "hide_name": 0,
          "bits": [ 3877786 ] ,
          "attributes": {
            "ROUTING": "R22C22_F5;;1;R22C22_X08;R22C22_F5_X08;1;R22C22_B6;R22C22_X08_B6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.key_value_LUT4_F_I3[3]": {
          "hide_name": 0,
          "bits": [ 3877784 ] ,
          "attributes": {
            "ROUTING": "R23C22_F2;;1;R23C22_D7;R23C22_F2_D7;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.key_value_LUT4_F_I2[3]": {
          "hide_name": 0,
          "bits": [ 3877783 ] ,
          "attributes": {
            "ROUTING": "R23C22_W10;R23C22_OF0_W100;1;R23C22_S23;R23C22_W100_S230;1;R23C22_C7;R23C22_S230_C7;1;R23C22_OF0;;1;R23C22_N20;R23C22_OF0_N200;1;R22C22_X07;R22C22_N201_X07;1;R22C22_D6;R22C22_X07_D6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.key_value_LUT4_F_2_I1[0]": {
          "hide_name": 0,
          "bits": [ 3877780 ] ,
          "attributes": {
            "ROUTING": "R23C24_A4;R23C24_E111_A4;1;R23C23_SN20;R23C23_F7_SN20;1;R22C23_C2;R22C23_N121_C2;1;R23C23_N13;R23C23_F7_N130;1;R22C23_B3;R22C23_N131_B3;1;R23C23_EW10;R23C23_F7_EW10;1;R23C22_B7;R23C22_W111_B7;1;R23C23_F7;;1;R23C23_EW20;R23C23_F7_EW20;1;R23C22_D1;R23C22_W121_D1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.key_value_LUT4_F_I2[0]": {
          "hide_name": 0,
          "bits": [ 3877777 ] ,
          "attributes": {
            "ROUTING": "R23C22_EW20;R23C22_F3_EW20;1;R23C21_N26;R23C21_W121_N260;1;R22C21_E26;R22C21_N261_E260;1;R22C23_SEL2;R22C23_E262_SEL2;1;R23C22_X06;R23C22_F3_X06;1;R23C22_A7;R23C22_X06_A7;1;R23C22_E13;R23C22_F3_E130;1;R23C23_B4;R23C23_E131_B4;1;R23C22_F3;;1;R23C22_N23;R23C22_F3_N230;1;R22C22_A6;R22C22_N231_A6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.temp_value[2]": {
          "hide_name": 0,
          "bits": [ 3877768 ] ,
          "attributes": {
            "ROUTING": "R22C27_SN20;R22C27_Q5_SN20;1;R23C27_B6;R23C27_S121_B6;1;R22C27_EW10;R22C27_Q5_EW10;1;R22C28_A7;R22C28_E111_A7;1;R22C27_E13;R22C27_Q5_E130;1;R22C28_S27;R22C28_E131_S270;1;R23C28_B7;R23C28_S271_B7;1;R22C29_A7;R22C29_E252_A7;1;R22C27_Q5;;1;R22C27_E25;R22C27_Q5_E250;1;R22C29_N25;R22C29_E252_N250;1;R20C29_N20;R20C29_N252_N200;1;R18C29_E20;R18C29_N202_E200;1;R18C30_X01;R18C30_E201_X01;1;R18C30_B2;R18C30_X01_B2;1",
            "src": "../design/module_top.v:68.19-76.6|../design/module_input_control.v:12.17-12.27",
            "hdlname": "control_inst temp_value"
          }
        },
        "control_inst.temp_value[5]": {
          "hide_name": 0,
          "bits": [ 3877766 ] ,
          "attributes": {
            "ROUTING": "R23C29_X05;R23C29_Q2_X05;1;R23C29_B7;R23C29_X05_B7;1;R23C29_W10;R23C29_Q2_W100;1;R23C29_B4;R23C29_W100_B4;1;R23C29_Q2;;1;R23C29_N22;R23C29_Q2_N220;1;R21C29_N23;R21C29_N222_N230;1;R19C29_N23;R19C29_N232_N230;1;R18C29_B1;R18C29_N231_B1;1",
            "src": "../design/module_top.v:68.19-76.6|../design/module_input_control.v:12.17-12.27",
            "hdlname": "control_inst temp_value"
          }
        },
        "control_inst.temp_value[3]": {
          "hide_name": 0,
          "bits": [ 3877765 ] ,
          "attributes": {
            "ROUTING": "R23C29_A7;R23C29_S101_A7;1;R22C29_S10;R22C29_Q3_S100;1;R23C29_A4;R23C29_S101_A4;1;R22C29_SN20;R22C29_Q3_SN20;1;R23C29_B6;R23C29_S121_B6;1;R22C29_EW10;R22C29_Q3_EW10;1;R22C28_S25;R22C28_W111_S250;1;R23C28_B6;R23C28_S251_B6;1;R22C29_Q3;;1;R22C29_E23;R22C29_Q3_E230;1;R22C31_N23;R22C31_E232_N230;1;R20C31_N23;R20C31_N232_N230;1;R18C31_N23;R18C31_N232_N230;1;R17C31_B3;R17C31_N231_B3;1",
            "src": "../design/module_top.v:68.19-76.6|../design/module_input_control.v:12.17-12.27",
            "hdlname": "control_inst temp_value"
          }
        },
        "control_inst.temp_value[6]": {
          "hide_name": 0,
          "bits": [ 3877763 ] ,
          "attributes": {
            "ROUTING": "R22C29_E13;R22C29_Q5_E130;1;R22C30_N23;R22C30_E131_N230;1;R21C30_B0;R21C30_N231_B0;1;R22C29_Q5;;1;R22C29_W13;R22C29_Q5_W130;1;R22C29_B6;R22C29_W130_B6;1",
            "src": "../design/module_top.v:68.19-76.6|../design/module_input_control.v:12.17-12.27",
            "hdlname": "control_inst temp_value"
          }
        },
        "control_inst.temp_value[4]": {
          "hide_name": 0,
          "bits": [ 3877762 ] ,
          "attributes": {
            "ROUTING": "R22C29_X08;R22C29_S211_X08;1;R22C29_B7;R22C29_X08_B7;1;R20C30_B2;R20C30_X01_B2;1;R21C28_SN20;R21C28_Q2_SN20;1;R22C28_B7;R22C28_S121_B7;1;R21C29_S21;R21C29_E111_S210;1;R22C29_A6;R22C29_S211_A6;1;R21C28_Q2;;1;R21C28_EW10;R21C28_Q2_EW10;1;R20C28_E22;R20C28_N121_E220;1;R20C30_X01;R20C30_E222_X01;1",
            "src": "../design/module_top.v:68.19-76.6|../design/module_input_control.v:12.17-12.27",
            "hdlname": "control_inst temp_value"
          }
        },
        "control_inst.key_value_ALU_I0_I1_ALU_SUM_I0[0]": {
          "hide_name": 0,
          "bits": [ 3877760 ] ,
          "attributes": {
            "ROUTING": "R22C27_S10;R22C27_Q3_S100;1;R23C27_A6;R23C27_S101_A6;1;R23C28_A1;R23C28_E251_A1;1;R22C27_SN10;R22C27_Q3_SN10;1;R23C27_E25;R23C27_S111_E250;1;R23C28_A7;R23C28_E251_A7;1;R22C27_Q3;;1;R22C27_N23;R22C27_Q3_N230;1;R20C27_E23;R20C27_N232_E230;1;R20C29_E26;R20C29_E232_E260;1;R20C31_N26;R20C31_E262_N260;1;R18C31_N27;R18C31_N262_N270;1;R17C31_B4;R17C31_N271_B4;1",
            "hdlname": "control_inst temp_value",
            "src": "../design/module_top.v:68.19-76.6|../design/module_input_control.v:12.17-12.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.key_value_ALU_I0_I1_ALU_SUM_I0[1]": {
          "hide_name": 0,
          "bits": [ 3877757 ] ,
          "attributes": {
            "ROUTING": "R23C28_X05;R23C28_S202_X05;1;R23C28_A2;R23C28_X05_A2;1;R21C28_S20;R21C28_Q0_S200;1;R23C28_X03;R23C28_S202_X03;1;R23C28_A6;R23C28_X03_A6;1;R21C29_E24;R21C29_E101_E240;1;R21C31_N24;R21C31_E242_N240;1;R19C31_N24;R19C31_N242_N240;1;R18C31_X05;R18C31_N241_X05;1;R18C31_B1;R18C31_X05_B1;1;R21C28_Q0;;1;R21C28_E10;R21C28_Q0_E100;1;R21C29_S20;R21C29_E101_S200;1;R23C29_X01;R23C29_S202_X01;1;R23C29_A6;R23C29_X01_A6;1",
            "hdlname": "control_inst temp_value",
            "src": "../design/module_top.v:68.19-76.6|../design/module_input_control.v:12.17-12.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.key_value_ALU_I0_I1_ALU_SUM_6_COUT[1]": {
          "hide_name": 0,
          "bits": [ 3877755 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "6",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.key_value_ALU_I0_I1_ALU_SUM_I0[2]": {
          "hide_name": 0,
          "bits": [ 3877752 ] ,
          "attributes": {
            "ROUTING": "R23C28_F7;;1;R23C28_A3;R23C28_F7_A3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:200.24-200.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.key_value_ALU_I0_I1_ALU_SUM_6_COUT[2]": {
          "hide_name": 0,
          "bits": [ 3877751 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "6",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.key_value_ALU_I0_I1[3]": {
          "hide_name": 0,
          "bits": [ 3877748 ] ,
          "attributes": {
            "ROUTING": "R23C28_F4;;1;R23C28_N10;R23C28_F4_N100;1;R22C28_B4;R22C28_N101_B4;1",
            "src": "../design/module_top.v:68.19-76.6|../design/module_input_control.v:31.35-31.62|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:32.24-32.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.key_value_ALU_I0_I1_ALU_SUM_I1[2]": {
          "hide_name": 0,
          "bits": [ 3877747 ] ,
          "attributes": {
            "ROUTING": "R23C27_F6;;1;R23C27_E13;R23C27_F6_E130;1;R23C28_B4;R23C28_E131_B4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:200.21-200.22",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.key_value_ALU_I0_I1_ALU_SUM_I0[3]": {
          "hide_name": 0,
          "bits": [ 3877746 ] ,
          "attributes": {
            "ROUTING": "R23C29_F6;;1;R23C29_W13;R23C29_F6_W130;1;R23C28_A4;R23C28_W131_A4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:200.24-200.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.key_value_ALU_I0_I1_ALU_SUM_6_COUT[3]": {
          "hide_name": 0,
          "bits": [ 3877745 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "6",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.key_value_ALU_I0_I1[4]": {
          "hide_name": 0,
          "bits": [ 3877742 ] ,
          "attributes": {
            "ROUTING": "R23C28_F5;;1;R23C28_N25;R23C28_F5_N250;1;R22C28_B5;R22C28_N251_B5;1",
            "src": "../design/module_top.v:68.19-76.6|../design/module_input_control.v:31.35-31.62|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:32.24-32.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.key_value_ALU_I0_I1_ALU_SUM_I1[3]": {
          "hide_name": 0,
          "bits": [ 3877741 ] ,
          "attributes": {
            "ROUTING": "R23C28_F6;;1;R23C28_W10;R23C28_F6_W100;1;R23C28_B5;R23C28_W100_B5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:200.21-200.22",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.key_value_ALU_I0_I1_ALU_SUM_I0[4]": {
          "hide_name": 0,
          "bits": [ 3877740 ] ,
          "attributes": {
            "ROUTING": "R22C28_F7;;1;R22C28_S10;R22C28_F7_S100;1;R23C28_A5;R23C28_S101_A5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:200.24-200.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.key_value_ALU_I0_I1_ALU_SUM_6_COUT[4]": {
          "hide_name": 0,
          "bits": [ 3877739 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "6",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.key_value_ALU_I0_I1[5]": {
          "hide_name": 0,
          "bits": [ 3877736 ] ,
          "attributes": {
            "ROUTING": "R23C29_F0;;1;R23C29_N13;R23C29_F0_N130;1;R22C29_B0;R22C29_N131_B0;1",
            "src": "../design/module_top.v:68.19-76.6|../design/module_input_control.v:31.35-31.62|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:32.24-32.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.key_value_ALU_I0_I1_ALU_SUM_I1[4]": {
          "hide_name": 0,
          "bits": [ 3877735 ] ,
          "attributes": {
            "ROUTING": "R22C29_F7;;1;R22C29_SN10;R22C29_F7_SN10;1;R23C29_B0;R23C29_S111_B0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:200.21-200.22",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.key_value_ALU_I0_I1_ALU_SUM_I0[5]": {
          "hide_name": 0,
          "bits": [ 3877734 ] ,
          "attributes": {
            "ROUTING": "R23C29_F7;;1;R23C29_A0;R23C29_F7_A0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:200.24-200.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.key_value_ALU_I0_I1_ALU_SUM_6_COUT[5]": {
          "hide_name": 0,
          "bits": [ 3877733 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "6",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.key_value_ALU_I0_I1[6]": {
          "hide_name": 0,
          "bits": [ 3877730 ] ,
          "attributes": {
            "ROUTING": "R23C29_F1;;1;R23C29_N21;R23C29_F1_N210;1;R22C29_B1;R22C29_N211_B1;1",
            "src": "../design/module_top.v:68.19-76.6|../design/module_input_control.v:31.35-31.62|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:32.24-32.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.key_value_ALU_I0_I1_ALU_SUM_I1[5]": {
          "hide_name": 0,
          "bits": [ 3877729 ] ,
          "attributes": {
            "ROUTING": "R23C29_F4;;1;R23C29_X07;R23C29_F4_X07;1;R23C29_B1;R23C29_X07_B1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:200.21-200.22",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.key_value_ALU_I0_I1_ALU_SUM_I0[6]": {
          "hide_name": 0,
          "bits": [ 3877728 ] ,
          "attributes": {
            "ROUTING": "R22C29_F6;;1;R22C29_S13;R22C29_F6_S130;1;R23C29_A1;R23C29_S131_A1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:200.24-200.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.key_value_ALU_I0_I1_ALU_SUM_COUT[6]": {
          "hide_name": 0,
          "bits": [ 3877727 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "6",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.key_value_ALU_I0_I1_ALU_SUM_6_COUT[6]": {
          "hide_name": 0,
          "bits": [ 3877726 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "6",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.temp_value_DFFCE_Q_D_LUT2_F_I1[0]": {
          "hide_name": 0,
          "bits": [ 3877723 ] ,
          "attributes": {
            "ROUTING": "R22C28_F1;;1;R22C28_N21;R22C28_F1_N210;1;R21C28_B0;R21C28_N211_B0;1",
            "src": "../design/module_top.v:68.19-76.6|../design/module_input_control.v:31.35-31.62|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.key_value_ALU_I0_I1[0]": {
          "hide_name": 0,
          "bits": [ 3877722 ] ,
          "attributes": {
            "ROUTING": "R23C28_F1;;1;R23C28_N21;R23C28_F1_N210;1;R22C28_B1;R22C28_N211_B1;1",
            "src": "../design/module_top.v:68.19-76.6|../design/module_input_control.v:31.35-31.62|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:32.24-32.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "$PACKER_VCC_NET": {
          "hide_name": 1,
          "bits": [ 3881881 ] ,
          "attributes": {
            "ROUTING": "R14C23_C3;R14C23_X04_C3;1;R14C22_C5;R14C22_S220_C5;1;R5C21_C3;R5C21_X04_C3;1;R14C26_C0;R14C26_X04_C0;1;R21C34_D3;R21C34_X08_D3;1;R14C29_A1;R14C29_X03_A1;1;R22C28_D3;R22C28_X08_D3;1;R18C26_D5;R18C26_X04_D5;1;R13C26_C5;R13C26_X08_C5;1;R8C27_C4;R8C27_X08_C4;1;R14C29_C3;R14C29_W220_C3;1;R8C30_D2;R8C30_X08_D2;1;R20C23_C5;R20C23_X08_C5;1;R12C36_D3;R12C36_X08_D3;1;R12C31_C0;R12C31_X04_C0;1;R18C23_C0;R18C23_X04_C0;1;R17C34_D4;R17C34_X04_D4;1;R13C24_C1;R13C24_X04_C1;1;R20C23_C1;R20C23_X04_C1;1;R16C28_C4;R16C28_X08_C4;1;R12C31_D1;R12C31_X08_D1;1;R13C29_C0;R13C29_X04_C0;1;R6C20_C1;R6C20_N220_C1;1;R18C22_D2;R18C22_X08_D2;1;R23C29_C1;R23C29_X04_C1;1;R20C23_C2;R20C23_X04_C2;1;R20C23_A1;R20C23_N200_A1;1;R6C18_D4;R6C18_X04_D4;1;R16C28_C0;R16C28_N220_C0;1;R6C19_D4;R6C19_X04_D4;1;R21C35_D4;R21C35_X07_D4;1;R13C23_D5;R13C23_X07_D5;1;R8C29_D3;R8C29_X08_D3;1;R5C18_C0;R5C18_X04_C0;1;R14C27_C2;R14C27_X04_C2;1;R13C23_C4;R13C23_S220_C4;1;R22C29_C0;R22C29_X04_C0;1;R18C27_C0;R18C27_X04_C0;1;R6C19_D2;R6C19_X03_D2;1;R4C32_C0;R4C32_X04_C0;1;R5C21_C5;R5C21_X08_C5;1;R6C22_D1;R6C22_X08_D1;1;R14C25_C1;R14C25_X04_C1;1;R15C34_C3;R15C34_X04_C3;1;R15C32_X08;R15C32_VCC_X08;1;R15C32_C4;R15C32_X08_C4;1;R18C24_D1;R18C24_X08_D1;1;R12C32_C2;R12C32_X04_C2;1;R6C20_N22;R6C20_VCC_N220;1;R6C20_C0;R6C20_N220_C0;1;R20C27_W22;R20C27_VCC_W220;1;R20C27_C2;R20C27_W220_C2;1;R14C22_S22;R14C22_VCC_S220;1;R14C22_C4;R14C22_S220_C4;1;R11C35_X07;R11C35_VCC_X07;1;R11C35_A2;R11C35_X07_A2;1;R20C25_C3;R20C25_W220_C3;1;R23C27_S22;R23C27_VCC_S220;1;R23C27_C4;R23C27_S220_C4;1;R20C26_C2;R20C26_X04_C2;1;R4C30_S22;R4C30_VCC_S220;1;R4C30_C5;R4C30_S220_C5;1;R15C32_D1;R15C32_X03_D1;1;R17C30_C3;R17C30_X04_C3;1;R4C31_C3;R4C31_X04_C3;1;R17C30_C1;R17C30_X04_C1;1;R9C29_C0;R9C29_X04_C0;1;R8C31_D0;R8C31_X03_D0;1;R23C28_C3;R23C28_X04_C3;1;R5C20_C3;R5C20_W220_C3;1;R21C34_D1;R21C34_X08_D1;1;R9C27_C3;R9C27_X04_C3;1;R13C23_D0;R13C23_X03_D0;1;R8C28_D5;R8C28_X04_D5;1;R18C22_C1;R18C22_X04_C1;1;R13C22_D4;R13C22_X04_D4;1;R9C30_C0;R9C30_X04_C0;1;R14C23_C4;R14C23_X08_C4;1;R9C26_A0;R9C26_N200_A0;1;R18C26_D4;R18C26_X04_D4;1;R14C24_C3;R14C24_X04_C3;1;R23C27_C1;R23C27_N220_C1;1;R6C21_C1;R6C21_N220_C1;1;R13C24_D1;R13C24_X03_D1;1;R20C23_X07;R20C23_VCC_X07;1;R20C23_A3;R20C23_X07_A3;1;R21C38_D1;R21C38_X03_D1;1;R11C30_X07;R11C30_VCC_X07;1;R11C30_A2;R11C30_X07_A2;1;R6C19_C5;R6C19_S220_C5;1;R18C22_C0;R18C22_X04_C0;1;R9C27_C5;R9C27_S220_C5;1;R23C28_C1;R23C28_X04_C1;1;R13C26_D1;R13C26_X08_D1;1;R16C28_N22;R16C28_VCC_N220;1;R16C28_C1;R16C28_N220_C1;1;R13C23_C2;R13C23_W220_C2;1;R13C25_D0;R13C25_X03_D0;1;R23C28_D5;R23C28_X04_D5;1;R6C18_C2;R6C18_X04_C2;1;R13C34_X07;R13C34_VCC_X07;1;R13C34_A2;R13C34_X07_A2;1;R18C23_D4;R18C23_X04_D4;1;R12C32_C1;R12C32_X04_C1;1;R4C32_C2;R4C32_X04_C2;1;R23C27_C3;R23C27_W220_C3;1;R17C34_D2;R17C34_X03_D2;1;R20C25_W22;R20C25_VCC_W220;1;R20C25_C2;R20C25_W220_C2;1;R23C28_C4;R23C28_X08_C4;1;R14C23_A0;R14C23_X03_A0;1;R20C24_C4;R20C24_X08_C4;1;R14C29_W22;R14C29_VCC_W220;1;R14C29_C2;R14C29_W220_C2;1;R14C29_C1;R14C29_N220_C1;1;R6C20_D4;R6C20_W270_D4;1;R20C26_C1;R20C26_X04_C1;1;R21C35_C2;R21C35_W220_C2;1;R9C26_C3;R9C26_X04_C3;1;R22C28_C1;R22C28_X04_C1;1;R21C35_C1;R21C35_N220_C1;1;R20C25_C0;R20C25_N220_C0;1;R12C31_D2;R12C31_X08_D2;1;R13C35_C3;R13C35_W220_C3;1;R13C26_D0;R13C26_X08_D0;1;R20C24_X08;R20C24_VCC_X08;1;R20C24_C5;R20C24_X08_C5;1;R6C18_D2;R6C18_X08_D2;1;R17C34_C3;R17C34_X04_C3;1;R8C30_C4;R8C30_X08_C4;1;R16C28_C2;R16C28_W220_C2;1;R13C26_D3;R13C26_X08_D3;1;R20C25_N22;R20C25_VCC_N220;1;R20C25_C1;R20C25_N220_C1;1;R5C19_C1;R5C19_X04_C1;1;R14C30_D2;R14C30_X03_D2;1;R6C22_C0;R6C22_X04_C0;1;R22C26_B4;R22C26_X08_B4;1;R18C23_D5;R18C23_X04_D5;1;R6C17_C0;R6C17_W261_C0;1;R18C25_C5;R18C25_X08_C5;1;R8C29_C0;R8C29_N220_C0;1;R5C17_N22;R5C17_VCC_N220;1;R5C17_C1;R5C17_N220_C1;1;R13C24_C0;R13C24_X04_C0;1;R12C30_X07;R12C30_VCC_X07;1;R12C30_A2;R12C30_X07_A2;1;R5C21_C1;R5C21_X04_C1;1;R4C32_C3;R4C32_X04_C3;1;R5C20_W22;R5C20_VCC_W220;1;R5C20_C2;R5C20_W220_C2;1;R13C22_C0;R13C22_X04_C0;1;R14C29_N22;R14C29_VCC_N220;1;R5C19_A2;R5C19_X07_A2;1;R21C37_C0;R21C37_X04_C0;1;R9C25_C3;R9C25_X04_C3;1;R8C31_D1;R8C31_X03_D1;1;R5C17_A4;R5C17_X07_A4;1;R5C17_C0;R5C17_N220_C0;1;R21C38_C1;R21C38_N220_C1;1;R8C28_D0;R8C28_X08_D0;1;R6C21_D0;R6C21_X08_D0;1;R6C17_C1;R6C17_W261_C1;1;R22C29_D1;R22C29_X03_D1;1;R4C30_C4;R4C30_S220_C4;1;R22C28_C5;R22C28_X08_C5;1;R16C36_N20;R16C36_VCC_N200;1;R16C36_A1;R16C36_N200_A1;1;R6C19_C2;R6C19_X04_C2;1;R8C31_C2;R8C31_X04_C2;1;R14C22_C2;R14C22_X04_C2;1;R10C27_N25;R10C27_VCC_N250;1;R9C27_A0;R9C27_N251_A0;1;R18C23_D3;R18C23_X03_D3;1;R16C28_W22;R16C28_VCC_W220;1;R16C28_C3;R16C28_W220_C3;1;R13C25_C1;R13C25_X04_C1;1;R14C23_X07;R14C23_VCC_X07;1;R14C23_A3;R14C23_X07_A3;1;R8C26_A1;R8C26_X03_A1;1;R18C22_N20;R18C22_VCC_N200;1;R18C22_A1;R18C22_N200_A1;1;R6C21_D2;R6C21_X08_D2;1;R23C28_D4;R23C28_X04_D4;1;R6C17_D5;R6C17_W270_D5;1;R14C23_C0;R14C23_X04_C0;1;R6C22_C1;R6C22_X04_C1;1;R14C29_D2;R14C29_X03_D2;1;R20C22_C1;R20C22_N220_C1;1;R20C22_C0;R20C22_N220_C0;1;R20C22_C3;R20C22_W220_C3;1;R14C29_A2;R14C29_X07_A2;1;R23C29_X04;R23C29_VCC_X04;1;R23C29_C0;R23C29_X04_C0;1;R5C17_C3;R5C17_W220_C3;1;R18C22_D5;R18C22_X04_D5;1;R22C28_C2;R22C28_X04_C2;1;R14C29_D3;R14C29_X03_D3;1;R21C35_C5;R21C35_X08_C5;1;R5C20_C4;R5C20_X08_C4;1;R6C20_W27;R6C20_VCC_W270;1;R6C20_D5;R6C20_W270_D5;1;R18C25_D0;R18C25_X03_D0;1;R8C31_X03;R8C31_VCC_X03;1;R8C31_D2;R8C31_X03_D2;1;R9C27_A3;R9C27_X07_A3;1;R9C25_C4;R9C25_X08_C4;1;R8C28_D3;R8C28_X08_D3;1;R13C35_C0;R13C35_N220_C0;1;R14C29_X03;R14C29_VCC_X03;1;R14C29_D1;R14C29_X03_D1;1;R14C29_C4;R14C29_S201_C4;1;R18C25_D5;R18C25_X04_D5;1;R13C34_C0;R13C34_X04_C0;1;R5C18_C4;R5C18_X08_C4;1;R12C32_D1;R12C32_X03_D1;1;R18C25_C0;R18C25_X04_C0;1;R14C22_C3;R14C22_X04_C3;1;R8C28_C2;R8C28_X04_C2;1;R13C22_D3;R13C22_X08_D3;1;R13C25_D3;R13C25_X03_D3;1;R9C25_A4;R9C25_X07_A4;1;R12C32_D4;R12C32_X07_D4;1;R8C29_D4;R8C29_X07_D4;1;R8C29_D5;R8C29_X07_D5;1;R8C29_C1;R8C29_N220_C1;1;R8C29_C3;R8C29_W220_C3;1;R6C17_D4;R6C17_W270_D4;1;R6C18_D1;R6C18_X08_D1;1;R13C34_C2;R13C34_X04_C2;1;R8C29_W22;R8C29_VCC_W220;1;R6C17_C2;R6C17_W261_C2;1;R13C34_C3;R13C34_X04_C3;1;R16C36_D2;R16C36_X08_D2;1;R18C26_D3;R18C26_X08_D3;1;R8C27_C0;R8C27_X04_C0;1;R5C18_C2;R5C18_X04_C2;1;R6C17_D1;R6C17_X03_D1;1;R17C34_C0;R17C34_X04_C0;1;R18C24_D2;R18C24_X08_D2;1;R13C25_D5;R13C25_X04_D5;1;R20C26_C0;R20C26_X04_C0;1;R12C36_X03;R12C36_VCC_X03;1;R12C36_A1;R12C36_X03_A1;1;R18C26_C2;R18C26_X04_C2;1;R6C19_D0;R6C19_X03_D0;1;R6C19_D3;R6C19_X03_D3;1;R22C28_D4;R22C28_X04_D4;1;R12C36_D2;R12C36_X08_D2;1;R21C36_D3;R21C36_X08_D3;1;R12C36_C2;R12C36_X04_C2;1;R17C34_D3;R17C34_X08_D3;1;R6C18_C5;R6C18_X08_C5;1;R20C24_A3;R20C24_X07_A3;1;R6C21_C2;R6C21_W220_C2;1;R16C36_C4;R16C36_X08_C4;1;R18C27_C1;R18C27_X04_C1;1;R21C38_X03;R21C38_VCC_X03;1;R21C38_D0;R21C38_X03_D0;1;R8C28_C1;R8C28_X04_C1;1;R9C25_X07;R9C25_VCC_X07;1;R9C25_A5;R9C25_X07_A5;1;R23C28_C0;R23C28_X04_C0;1;R6C20_C3;R6C20_W220_C3;1;R13C29_S20;R13C29_VCC_S200;1;R8C27_C5;R8C27_X08_C5;1;R9C29_C1;R9C29_X04_C1;1;R13C25_C5;R13C25_X08_C5;1;R13C24_D5;R13C24_X04_D5;1;R6C19_S22;R6C19_VCC_S220;1;R6C19_C4;R6C19_S220_C4;1;R14C27_C0;R14C27_X04_C0;1;R18C27_D1;R18C27_X03_D1;1;R5C18_X07;R5C18_VCC_X07;1;R5C18_A3;R5C18_X07_A3;1;R6C17_A1;R6C17_X03_A1;1;R5C19_X03;R5C19_VCC_X03;1;R5C19_A0;R5C19_X03_A0;1;R4C31_C5;R4C31_X08_C5;1;R6C21_D1;R6C21_X08_D1;1;R6C20_C5;R6C20_X08_C5;1;R13C29_C2;R13C29_X04_C2;1;R6C18_D3;R6C18_X08_D3;1;R21C34_C3;R21C34_X04_C3;1;R18C24_C2;R18C24_X04_C2;1;R17C32_C1;R17C32_X04_C1;1;R22C26_C3;R22C26_X04_C3;1;R14C22_C0;R14C22_X04_C0;1;R11C30_C0;R11C30_N220_C0;1;R14C30_C3;R14C30_X04_C3;1;R6C20_D3;R6C20_X08_D3;1;R14C22_A4;R14C22_X07_A4;1;R14C30_B1;R14C30_X04_B1;1;R20C24_C2;R20C24_X04_C2;1;R21C34_C0;R21C34_X04_C0;1;R18C25_D3;R18C25_X08_D3;1;R6C21_W22;R6C21_VCC_W220;1;R6C21_C3;R6C21_W220_C3;1;R18C25_X08;R18C25_VCC_X08;1;R18C25_C4;R18C25_X08_C4;1;R18C23_C4;R18C23_S221_C4;1;R18C25_C3;R18C25_X04_C3;1;R18C24_D0;R18C24_X08_D0;1;R12C30_C1;R12C30_X04_C1;1;R22C26_C2;R22C26_X04_C2;1;R12C36_C0;R12C36_X04_C0;1;R5C18_A0;R5C18_X03_A0;1;R5C21_C0;R5C21_X04_C0;1;R13C29_C3;R13C29_X04_C3;1;R20C24_C1;R20C24_X04_C1;1;R20C24_C3;R20C24_X04_C3;1;R9C28_C0;R9C28_X04_C0;1;R21C36_D4;R21C36_X04_D4;1;R17C34_X07;R17C34_VCC_X07;1;R17C34_A2;R17C34_X07_A2;1;R22C28_C0;R22C28_X04_C0;1;R6C17_S22;R6C17_VCC_S220;1;R6C17_C4;R6C17_S220_C4;1;R13C26_D5;R13C26_X04_D5;1;R18C23_C2;R18C23_X04_C2;1;R13C35_D1;R13C35_X08_D1;1;R21C35_C4;R21C35_X08_C4;1;R20C23_C3;R20C23_X04_C3;1;R5C17_C4;R5C17_X08_C4;1;R14C25_C3;R14C25_X04_C3;1;R11C35_C2;R11C35_X04_C2;1;R5C22_C1;R5C22_X04_C1;1;R16C36_C2;R16C36_X04_C2;1;R9C27_S22;R9C27_VCC_S220;1;R9C27_C4;R9C27_S220_C4;1;R4C31_C0;R4C31_X04_C0;1;R13C26_C4;R13C26_X08_C4;1;R23C28_D3;R23C28_X08_D3;1;R18C26_D1;R18C26_X08_D1;1;R13C24_D3;R13C24_X03_D3;1;R6C20_W22;R6C20_VCC_W220;1;R6C20_C2;R6C20_W220_C2;1;R18C26_D0;R18C26_X08_D0;1;R21C38_N22;R21C38_VCC_N220;1;R21C38_C0;R21C38_N220_C0;1;R13C24_C3;R13C24_X04_C3;1;R8C28_D2;R8C28_X08_D2;1;R12C36_C4;R12C36_X08_C4;1;R11C30_N22;R11C30_VCC_N220;1;R11C30_C1;R11C30_N220_C1;1;R18C22_C5;R18C22_X08_C5;1;R22C28_D1;R22C28_X08_D1;1;R12C36_X08;R12C36_VCC_X08;1;R12C36_D1;R12C36_X08_D1;1;R14C27_X04;R14C27_VCC_X04;1;R14C27_C1;R14C27_X04_C1;1;R17C34_C2;R17C34_X04_C2;1;R4C31_X08;R4C31_VCC_X08;1;R4C31_C4;R4C31_X08_C4;1;R23C28_D2;R23C28_X08_D2;1;R23C27_N22;R23C27_VCC_N220;1;R23C27_C0;R23C27_N220_C0;1;R9C26_E20;R9C26_VCC_E200;1;R9C26_A3;R9C26_E200_A3;1;R13C27_D0;R13C27_X08_D0;1;R21C37_D3;R21C37_X08_D3;1;R13C24_C5;R13C24_N201_C5;1;R8C26_D3;R8C26_X03_D3;1;R8C28_C0;R8C28_X04_C0;1;R12C32_X03;R12C32_VCC_X03;1;R12C32_A1;R12C32_X03_A1;1;R8C27_D2;R8C27_X08_D2;1;R8C26_D2;R8C26_X08_D2;1;R4C30_C2;R4C30_X04_C2;1;R20C26_C5;R20C26_X08_C5;1;R4C30_C0;R4C30_X04_C0;1;R14C26_C5;R14C26_X08_C5;1;R5C22_C0;R5C22_X04_C0;1;R20C25_S22;R20C25_VCC_S220;1;R20C25_C4;R20C25_S220_C4;1;R15C32_D3;R15C32_X03_D3;1;R8C30_D0;R8C30_X03_D0;1;R8C29_C5;R8C29_X08_C5;1;R6C19_X03;R6C19_VCC_X03;1;R6C19_D1;R6C19_X03_D1;1;R14C24_C4;R14C24_S220_C4;1;R9C27_X07;R9C27_VCC_X07;1;R9C27_A2;R9C27_X07_A2;1;R5C19_C3;R5C19_X04_C3;1;R14C23_X08;R14C23_VCC_X08;1;R14C23_C5;R14C23_X08_C5;1;R13C23_C0;R13C23_N220_C0;1;R6C18_W26;R6C18_VCC_W260;1;R6C17_C3;R6C17_W261_C3;1;R21C34_D4;R21C34_X04_D4;1;R6C19_C3;R6C19_X04_C3;1;R21C36_D0;R21C36_X03_D0;1;R18C27_D2;R18C27_X03_D2;1;R9C25_C2;R9C25_X04_C2;1;R18C25_D1;R18C25_X03_D1;1;R9C28_C4;R9C28_S220_C4;1;R5C17_W22;R5C17_VCC_W220;1;R5C17_C2;R5C17_W220_C2;1;R13C26_X08;R13C26_VCC_X08;1;R13C26_D2;R13C26_X08_D2;1;R14C24_S22;R14C24_VCC_S220;1;R14C24_C5;R14C24_S220_C5;1;R17C30_C0;R17C30_X04_C0;1;R9C25_X08;R9C25_VCC_X08;1;R9C25_C5;R9C25_X08_C5;1;R5C20_X08;R5C20_VCC_X08;1;R5C20_C5;R5C20_X08_C5;1;R9C27_C1;R9C27_X04_C1;1;R21C37_C3;R21C37_X04_C3;1;R4C31_C1;R4C31_X04_C1;1;R14C30_D3;R14C30_X03_D3;1;R13C29_X04;R13C29_VCC_X04;1;R13C29_C1;R13C29_X04_C1;1;R18C22_D1;R18C22_X08_D1;1;R16C27_X07;R16C27_VCC_X07;1;R16C27_A2;R16C27_X07_A2;1;R13C29_X07;R13C29_VCC_X07;1;R13C29_A2;R13C29_X07_A2;1;R8C27_C3;R8C27_X04_C3;1;R22C26_X04;R22C26_VCC_X04;1;R22C26_C1;R22C26_X04_C1;1;R6C20_D0;R6C20_X08_D0;1;R11C30_C3;R11C30_W220_C3;1;R12C32_D3;R12C32_X08_D3;1;R16C28_D1;R16C28_X08_D1;1;R13C22_D5;R13C22_X04_D5;1;R11C35_C3;R11C35_X04_C3;1;R14C24_C0;R14C24_X04_C0;1;R8C29_C4;R8C29_X08_C4;1;R13C22_X03;R13C22_VCC_X03;1;R13C22_A1;R13C22_X03_A1;1;R8C26_D4;R8C26_X04_D4;1;R4C30_C1;R4C30_X04_C1;1;R21C36_C3;R21C36_X04_C3;1;R11C30_W22;R11C30_VCC_W220;1;R11C30_C2;R11C30_W220_C2;1;R12C31_N20;R12C31_VCC_N200;1;R12C31_A1;R12C31_N200_A1;1;R9C27_C2;R9C27_X04_C2;1;R6C21_C4;R6C21_X08_C4;1;R15C31_C3;R15C31_X04_C3;1;R8C26_C1;R8C26_X04_C1;1;R22C26_C0;R22C26_X04_C0;1;R17C30_B1;R17C30_X04_B1;1;R13C24_C2;R13C24_X04_C2;1;R13C22_C2;R13C22_X04_C2;1;R9C29_C5;R9C29_X08_C5;1;R8C27_D4;R8C27_X04_D4;1;R8C28_X04;R8C28_VCC_X04;1;R8C28_C3;R8C28_X04_C3;1;R15C34_X07;R15C34_VCC_X07;1;R15C34_A2;R15C34_X07_A2;1;R21C37_C2;R21C37_X04_C2;1;R9C26_C0;R9C26_X04_C0;1;R21C35_D0;R21C35_X08_D0;1;R18C23_D2;R18C23_X03_D2;1;R18C25_C2;R18C25_X04_C2;1;R8C30_X08;R8C30_VCC_X08;1;R8C30_C5;R8C30_X08_C5;1;R21C37_D0;R21C37_X08_D0;1;R6C18_C0;R6C18_X04_C0;1;R18C26_C3;R18C26_X04_C3;1;R20C22_C5;R20C22_X08_C5;1;R13C25_C2;R13C25_X04_C2;1;R14C24_C1;R14C24_X04_C1;1;R23C27_W22;R23C27_VCC_W220;1;R23C27_C2;R23C27_W220_C2;1;R13C27_C1;R13C27_X04_C1;1;R5C18_X03;R5C18_VCC_X03;1;R5C18_A1;R5C18_X03_A1;1;R18C22_C2;R18C22_X04_C2;1;R8C29_X07;R8C29_VCC_X07;1;R6C22_D2;R6C22_X08_D2;1;R9C30_C1;R9C30_X04_C1;1;R14C24_N20;R14C24_VCC_N200;1;R14C24_A0;R14C24_N200_A0;1;R21C37_C5;R21C37_X08_C5;1;R14C30_B2;R14C30_X03_B2;1;R13C35_N22;R13C35_VCC_N220;1;R13C35_C1;R13C35_N220_C1;1;R17C32_C2;R17C32_X04_C2;1;R8C26_C2;R8C26_X04_C2;1;R14C26_C2;R14C26_X04_C2;1;R4C30_B1;R4C30_X04_B1;1;R14C24_X04;R14C24_VCC_X04;1;R14C24_C2;R14C24_X04_C2;1;R6C17_D3;R6C17_X03_D3;1;R13C35_W22;R13C35_VCC_W220;1;R13C35_C2;R13C35_W220_C2;1;R6C17_X03;R6C17_VCC_X03;1;R6C17_D2;R6C17_X03_D2;1;R13C22_D2;R13C22_X08_D2;1;R14C29_C0;R14C29_N220_C0;1;R20C23_X08;R20C23_VCC_X08;1;R20C23_C4;R20C23_X08_C4;1;R14C23_C1;R14C23_X04_C1;1;R14C26_C1;R14C26_X04_C1;1;R13C25_C0;R13C25_X04_C0;1;R13C22_C3;R13C22_X04_C3;1;R21C34_C1;R21C34_X04_C1;1;R17C32_X07;R17C32_VCC_X07;1;R17C32_A2;R17C32_X07_A2;1;R8C31_C1;R8C31_X04_C1;1;R13C23_D2;R13C23_X03_D2;1;R5C19_X07;R5C19_VCC_X07;1;R5C19_A3;R5C19_X07_A3;1;R15C32_D4;R15C32_X04_D4;1;R20C22_N22;R20C22_VCC_N220;1;R13C26_C0;R13C26_X04_C0;1;R12C32_D2;R12C32_X08_D2;1;R13C35_D4;R13C35_X07_D4;1;R22C28_D2;R22C28_X08_D2;1;R14C23_X03;R14C23_VCC_X03;1;R14C23_A1;R14C23_X03_A1;1;R17C30_C2;R17C30_X04_C2;1;R1C1_N20;R1C1_VCC_N200;1;R1C1_C4;R1C1_S201_C4;1;R9C28_S22;R9C28_VCC_S220;1;R9C28_C5;R9C28_S220_C5;1;R8C30_W22;R8C30_VCC_W220;1;R8C30_C3;R8C30_W220_C3;1;R5C18_X08;R5C18_VCC_X08;1;R5C18_C5;R5C18_X08_C5;1;R13C25_D4;R13C25_X04_D4;1;R21C37_D5;R21C37_X04_D5;1;R21C36_C0;R21C36_X04_C0;1;R6C21_N22;R6C21_VCC_N220;1;R6C21_C0;R6C21_N220_C0;1;R8C28_C4;R8C28_X08_C4;1;R8C26_D5;R8C26_X04_D5;1;R11C35_C0;R11C35_X04_C0;1;R18C26_D2;R18C26_X08_D2;1;R16C36_D4;R16C36_X04_D4;1;R21C34_D2;R21C34_X08_D2;1;R16C28_D3;R16C28_X03_D3;1;R20C24_N20;R20C24_VCC_N200;1;R20C24_A0;R20C24_N200_A0;1;R9C28_C3;R9C28_X04_C3;1;R20C24_X07;R20C24_VCC_X07;1;R20C24_A2;R20C24_X07_A2;1;R4C30_X04;R4C30_VCC_X04;1;R4C30_C3;R4C30_X04_C3;1;R5C17_X07;R5C17_VCC_X07;1;R5C17_A5;R5C17_X07_A5;1;R18C24_D5;R18C24_X04_D5;1;R18C22_D3;R18C22_X08_D3;1;R8C27_D3;R8C27_X08_D3;1;R8C26_C4;R8C26_X08_C4;1;R5C18_C3;R5C18_X04_C3;1;R20C27_C0;R20C27_N220_C0;1;R22C28_D5;R22C28_X04_D5;1;R16C28_X03;R16C28_VCC_X03;1;R16C28_A1;R16C28_X03_A1;1;R6C18_D0;R6C18_X08_D0;1;R8C27_D1;R8C27_X08_D1;1;R17C32_C0;R17C32_X04_C0;1;R21C34_C4;R21C34_X08_C4;1;R9C25_C0;R9C25_X04_C0;1;R13C23_D1;R13C23_X03_D1;1;R20C24_X04;R20C24_VCC_X04;1;R20C24_C0;R20C24_X04_C0;1;R15C32_C3;R15C32_X04_C3;1;R16C36_D1;R16C36_X08_D1;1;R18C24_C5;R18C24_X08_C5;1;R9C28_C1;R9C28_X04_C1;1;R17C34_D1;R17C34_X08_D1;1;R12C32_X07;R12C32_VCC_X07;1;R12C32_A2;R12C32_X07_A2;1;R14C22_X07;R14C22_VCC_X07;1;R14C22_A5;R14C22_X07_A5;1;R4C31_X04;R4C31_VCC_X04;1;R4C31_C2;R4C31_X04_C2;1;R16C36_C1;R16C36_X04_C1;1;R13C26_C3;R13C26_X04_C3;1;R15C31_X07;R15C31_VCC_X07;1;R15C31_A2;R15C31_X07_A2;1;R6C21_D4;R6C21_N260_D4;1;R18C26_C0;R18C26_X04_C0;1;R21C36_C2;R21C36_X04_C2;1;R20C26_X08;R20C26_VCC_X08;1;R20C26_C4;R20C26_X08_C4;1;R23C29_D1;R23C29_X03_D1;1;R15C32_C0;R15C32_X04_C0;1;R21C34_X04;R21C34_VCC_X04;1;R21C34_C2;R21C34_X04_C2;1;R8C28_X07;R8C28_VCC_X07;1;R8C28_D4;R8C28_X07_D4;1;R13C22_D1;R13C22_X08_D1;1;R12C31_X07;R12C31_VCC_X07;1;R12C31_A2;R12C31_X07_A2;1;R15C31_C0;R15C31_X04_C0;1;R18C24_C1;R18C24_X04_C1;1;R12C36_D4;R12C36_X07_D4;1;R21C36_X08;R21C36_VCC_X08;1;R21C36_C4;R21C36_X08_C4;1;R21C35_D2;R21C35_X08_D2;1;R13C25_X08;R13C25_VCC_X08;1;R13C25_C4;R13C25_X08_C4;1;R4C32_X04;R4C32_VCC_X04;1;R4C32_C1;R4C32_X04_C1;1;R12C31_C3;R12C31_X04_C3;1;R12C36_C1;R12C36_X04_C1;1;R18C25_X03;R18C25_VCC_X03;1;R18C25_D2;R18C25_X03_D2;1;R15C32_C1;R15C32_X04_C1;1;R13C23_N22;R13C23_VCC_N220;1;R13C23_C1;R13C23_N220_C1;1;R6C17_W27;R6C17_VCC_W270;1;R6C18_C3;R6C18_X04_C3;1;R8C28_X08;R8C28_VCC_X08;1;R8C28_C5;R8C28_X08_C5;1;R14C25_C5;R14C25_X08_C5;1;R6C21_N26;R6C21_VCC_N260;1;R6C21_D5;R6C21_N260_D5;1;R16C27_C1;R16C27_X04_C1;1;R6C20_D1;R6C20_X08_D1;1;R12C32_X08;R12C32_VCC_X08;1;R12C32_C4;R12C32_X08_C4;1;R18C24_D4;R18C24_X04_D4;1;R9C26_C5;R9C26_X08_C5;1;R22C26_X07;R22C26_VCC_X07;1;R22C26_B1;R22C26_X07_B1;1;R5C19_C2;R5C19_X04_C2;1;R8C30_C0;R8C30_N220_C0;1;R8C29_D2;R8C29_X08_D2;1;R8C26_X08;R8C26_VCC_X08;1;R8C26_C5;R8C26_X08_C5;1;R13C26_C1;R13C26_X04_C1;1;R12C30_C0;R12C30_X04_C0;1;R14C25_C0;R14C25_X04_C0;1;R12C31_D3;R12C31_X08_D3;1;R12C31_C2;R12C31_X04_C2;1;R13C27_D1;R13C27_X08_D1;1;R12C32_C0;R12C32_X04_C0;1;R20C23_N20;R20C23_VCC_N200;1;R20C23_A0;R20C23_N200_A0;1;R6C19_C1;R6C19_X04_C1;1;R12C30_C3;R12C30_X04_C3;1;R5C20_C1;R5C20_N220_C1;1;R13C25_D2;R13C25_X03_D2;1;R8C29_D1;R8C29_X08_D1;1;R14C30_C2;R14C30_X04_C2;1;R18C24_C4;R18C24_X08_C4;1;R18C22_C3;R18C22_X04_C3;1;R13C27_X08;R13C27_VCC_X08;1;R13C27_D2;R13C27_X08_D2;1;R12C32_X04;R12C32_VCC_X04;1;R12C32_C3;R12C32_X04_C3;1;R9C26_C2;R9C26_X04_C2;1;R17C34_X03;R17C34_VCC_X03;1;R17C34_A1;R17C34_X03_A1;1;R15C34_C1;R15C34_X04_C1;1;R18C22_X08;R18C22_VCC_X08;1;R18C22_C4;R18C22_X08_C4;1;R16C27_C0;R16C27_X04_C0;1;R18C26_C4;R18C26_X08_C4;1;R15C32_D2;R15C32_X03_D2;1;R17C23_S22;R17C23_VCC_S220;1;R18C23_C5;R18C23_S221_C5;1;R18C23_C1;R18C23_X04_C1;1;R21C36_D2;R21C36_X03_D2;1;R12C31_D4;R12C31_X04_D4;1;R9C30_X04;R9C30_VCC_X04;1;R9C30_C2;R9C30_X04_C2;1;R13C22_C5;R13C22_X08_C5;1;R8C27_C1;R8C27_X04_C1;1;R8C26_C0;R8C26_X04_C0;1;R18C27_X03;R18C27_VCC_X03;1;R18C27_D0;R18C27_X03_D0;1;R23C29_X03;R23C29_VCC_X03;1;R23C29_D0;R23C29_X03_D0;1;R6C18_D5;R6C18_X04_D5;1;R12C31_X04;R12C31_VCC_X04;1;R12C31_C1;R12C31_X04_C1;1;R13C34_X04;R13C34_VCC_X04;1;R13C34_C1;R13C34_X04_C1;1;R18C25_C1;R18C25_X04_C1;1;R14C25_X04;R14C25_VCC_X04;1;R14C25_C2;R14C25_X04_C2;1;R22C29_X03;R22C29_VCC_X03;1;R22C29_D0;R22C29_X03_D0;1;R20C27_N22;R20C27_VCC_N220;1;R20C27_C1;R20C27_N220_C1;1;R22C28_X04;R22C28_VCC_X04;1;R22C28_C3;R22C28_X04_C3;1;R17C32_X04;R17C32_VCC_X04;1;R17C32_C3;R17C32_X04_C3;1;R18C27_X04;R18C27_VCC_X04;1;R18C27_C2;R18C27_X04_C2;1;R14C24_A2;R14C24_X07_A2;1;R21C36_X04;R21C36_VCC_X04;1;R21C36_C1;R21C36_X04_C1;1;R8C28_X03;R8C28_VCC_X03;1;R8C28_D1;R8C28_X03_D1;1;R8C26_X03;R8C26_VCC_X03;1;R8C26_D1;R8C26_X03_D1;1;R21C34_X07;R21C34_VCC_X07;1;R21C34_D5;R21C34_X07_D5;1;R9C26_N20;R9C26_VCC_N200;1;R9C26_A1;R9C26_N200_A1;1;R13C25_W26;R13C25_VCC_W260;1;R13C24_C4;R13C24_W261_C4;1;R15C32_X03;R15C32_VCC_X03;1;R15C32_A1;R15C32_X03_A1;1;R16C36_C0;R16C36_X04_C0;1;R6C22_X04;R6C22_VCC_X04;1;R6C22_C2;R6C22_X04_C2;1;R16C36_X07;R16C36_VCC_X07;1;R16C36_A2;R16C36_X07_A2;1;R14C23_X04;R14C23_VCC_X04;1;R14C23_C2;R14C23_X04_C2;1;R14C22_X04;R14C22_VCC_X04;1;R14C22_C1;R14C22_X04_C1;1;R15C32_X07;R15C32_VCC_X07;1;R15C32_A2;R15C32_X07_A2;1;R21C36_C5;R21C36_X08_C5;1;R21C36_X07;R21C36_VCC_X07;1;R21C36_D5;R21C36_X07_D5;1;R5C17_X08;R5C17_VCC_X08;1;R5C17_C5;R5C17_X08_C5;1;R20C22_X08;R20C22_VCC_X08;1;R20C22_C4;R20C22_X08_C4;1;R21C35_D3;R21C35_X08_D3;1;R20C22_W22;R20C22_VCC_W220;1;R23C28_C5;R23C28_X08_C5;1;R21C35_X07;R21C35_VCC_X07;1;R21C35_D5;R21C35_X07_D5;1;R14C30_C0;R14C30_X04_C0;1;R23C28_X04;R23C28_VCC_X04;1;R23C28_C2;R23C28_X04_C2;1;R16C28_X08;R16C28_VCC_X08;1;R16C28_D2;R16C28_X08_D2;1;R9C29_X08;R9C29_VCC_X08;1;R9C29_C4;R9C29_X08_C4;1;R17C30_X04;R17C30_VCC_X04;1;R17C30_B3;R17C30_X04_B3;1;R5C21_X08;R5C21_VCC_X08;1;R5C21_C4;R5C21_X08_C4;1;R20C22_A5;R20C22_X07_A5;1;R6C20_C4;R6C20_X08_C4;1;R20C23_X04;R20C23_VCC_X04;1;R20C23_C0;R20C23_X04_C0;1;R16C36_X08;R16C36_VCC_X08;1;R16C36_D3;R16C36_X08_D3;1;R9C27_X04;R9C27_VCC_X04;1;R9C27_C0;R9C27_X04_C0;1;R13C24_X04;R13C24_VCC_X04;1;R13C24_D4;R13C24_X04_D4;1;R21C37_D1;R21C37_X08_D1;1;R13C22_X08;R13C22_VCC_X08;1;R13C22_C4;R13C22_X08_C4;1;R18C26_X08;R18C26_VCC_X08;1;R18C26_C5;R18C26_X08_C5;1;R6C18_X08;R6C18_VCC_X08;1;R6C18_C4;R6C18_X08_C4;1;R16C28_D4;R16C28_X07_D4;1;R8C29_X08;R8C29_VCC_X08;1;R8C29_D0;R8C29_X08_D0;1;R21C37_D4;R21C37_X04_D4;1;R5C18_X04;R5C18_VCC_X04;1;R5C18_C1;R5C18_X04_C1;1;R18C22_X04;R18C22_VCC_X04;1;R18C22_D4;R18C22_X04_D4;1;R20C26_X04;R20C26_VCC_X04;1;R20C26_C3;R20C26_X04_C3;1;R13C27_C2;R13C27_X04_C2;1;R18C23_D0;R18C23_X03_D0;1;R5C22_X04;R5C22_VCC_X04;1;R5C22_C2;R5C22_X04_C2;1;R18C24_X08;R18C24_VCC_X08;1;R18C24_D3;R18C24_X08_D3;1;R20C22_C2;R20C22_W220_C2;1;R13C26_D4;R13C26_X04_D4;1;R18C25_X04;R18C25_VCC_X04;1;R18C25_D4;R18C25_X04_D4;1;R16C27_C2;R16C27_X04_C2;1;R6C18_X04;R6C18_VCC_X04;1;R6C18_C1;R6C18_X04_C1;1;R13C23_W22;R13C23_VCC_W220;1;R13C23_C3;R13C23_W220_C3;1;R20C22_X07;R20C22_VCC_X07;1;R20C22_A4;R20C22_X07_A4;1;R5C20_N22;R5C20_VCC_N220;1;R5C20_C0;R5C20_N220_C0;1;R22C26_X08;R22C26_VCC_X08;1;R22C26_C4;R22C26_X08_C4;1;R8C29_N22;R8C29_VCC_N220;1;R16C36_X04;R16C36_VCC_X04;1;R16C36_C3;R16C36_X04_C3;1;R14C30_X04;R14C30_VCC_X04;1;R14C30_C1;R14C30_X04_C1;1;R9C26_X04;R9C26_VCC_X04;1;R9C26_C1;R9C26_X04_C1;1;R17C34_X08;R17C34_VCC_X08;1;R17C34_C4;R17C34_X08_C4;1;R17C34_X04;R17C34_VCC_X04;1;R17C34_C1;R17C34_X04_C1;1;R5C21_X04;R5C21_VCC_X04;1;R5C21_C2;R5C21_X04_C2;1;R23C28_X08;R23C28_VCC_X08;1;R23C28_D1;R23C28_X08_D1;1;R13C35_X07;R13C35_VCC_X07;1;R13C35_A2;R13C35_X07_A2;1;R13C35_D3;R13C35_X03_D3;1;R14C26_X08;R14C26_VCC_X08;1;R14C26_C4;R14C26_X08_C4;1;R18C26_X04;R18C26_VCC_X04;1;R18C26_C1;R18C26_X04_C1;1;R8C30_D3;R8C30_X03_D3;1;R5C19_C4;R5C19_X08_C4;1;R8C26_X04;R8C26_VCC_X04;1;R8C26_C3;R8C26_X04_C3;1;R15C32_X04;R15C32_VCC_X04;1;R15C32_C2;R15C32_X04_C2;1;R15C31_C1;R15C31_X04_C1;1;R13C24_D0;R13C24_X03_D0;1;R9C29_C2;R9C29_X04_C2;1;R13C25_X03;R13C25_VCC_X03;1;R13C25_D1;R13C25_X03_D1;1;R9C29_X04;R9C29_VCC_X04;1;R9C29_C3;R9C29_X04_C3;1;R8C30_D4;R8C30_X07_D4;1;R9C26_X08;R9C26_VCC_X08;1;R9C26_C4;R9C26_X08_C4;1;R6C21_X08;R6C21_VCC_X08;1;R6C21_C5;R6C21_X08_C5;1;R22C29_X04;R22C29_VCC_X04;1;R22C29_C1;R22C29_X04_C1;1;R14C29_X07;R14C29_VCC_X07;1;R14C29_D4;R14C29_X07_D4;1;R11C35_X04;R11C35_VCC_X04;1;R11C35_C1;R11C35_X04_C1;1;R21C35_X08;R21C35_VCC_X08;1;R21C35_D1;R21C35_X08_D1;1;R15C31_X04;R15C31_VCC_X04;1;R15C31_C2;R15C31_X04_C2;1;R8C30_X03;R8C30_VCC_X03;1;R8C30_D1;R8C30_X03_D1;1;R12C30_X04;R12C30_VCC_X04;1;R12C30_C2;R12C30_X04_C2;1;R21C37_X04;R21C37_VCC_X04;1;R21C37_C1;R21C37_X04_C1;1;R8C27_X08;R8C27_VCC_X08;1;R8C27_D0;R8C27_X08_D0;1;R6C22_X08;R6C22_VCC_X08;1;R6C22_D0;R6C22_X08_D0;1;R6C17_C5;R6C17_S220_C5;1;R8C29_C2;R8C29_W220_C2;1;R13C27_X04;R13C27_VCC_X04;1;R13C27_C0;R13C27_X04_C0;1;R8C31_X04;R8C31_VCC_X04;1;R8C31_C0;R8C31_X04_C0;1;R18C23_X04;R18C23_VCC_X04;1;R18C23_C3;R18C23_X04_C3;1;R6C20_X08;R6C20_VCC_X08;1;R6C20_D2;R6C20_X08_D2;1;R15C34_C0;R15C34_X04_C0;1;R12C31_X08;R12C31_VCC_X08;1;R12C31_C4;R12C31_X08_C4;1;R15C34_X04;R15C34_VCC_X04;1;R15C34_C2;R15C34_X04_C2;1;R22C28_X08;R22C28_VCC_X08;1;R22C28_C4;R22C28_X08_C4;1;R13C24_X03;R13C24_VCC_X03;1;R13C24_D2;R13C24_X03_D2;1;R18C24_C3;R18C24_X04_C3;1;R8C27_C2;R8C27_X04_C2;1;R21C37_C4;R21C37_X08_C4;1;R13C23_S22;R13C23_VCC_S220;1;R13C23_C5;R13C23_S220_C5;1;R12C36_X04;R12C36_VCC_X04;1;R12C36_C3;R12C36_X04_C3;1;R16C27_X04;R16C27_VCC_X04;1;R16C27_C3;R16C27_X04_C3;1;R14C25_X08;R14C25_VCC_X08;1;R14C25_C4;R14C25_X08_C4;1;R9C25_X04;R9C25_VCC_X04;1;R9C25_C1;R9C25_X04_C1;1;R14C24_X07;R14C24_VCC_X07;1;R14C24_A3;R14C24_X07_A3;1;R13C23_X07;R13C23_VCC_X07;1;R13C23_D4;R13C23_X07_D4;1;R16C28_X07;R16C28_VCC_X07;1;R16C28_A2;R16C28_X07_A2;1;R21C36_X03;R21C36_VCC_X03;1;R21C36_D1;R21C36_X03_D1;1;R6C19_D5;R6C19_X04_D5;1;R18C23_X03;R18C23_VCC_X03;1;R18C23_D1;R18C23_X03_D1;1;R21C35_N22;R21C35_VCC_N220;1;R21C35_C0;R21C35_N220_C0;1;R21C34_N20;R21C34_VCC_N200;1;R21C34_A1;R21C34_N200_A1;1;R8C30_N22;R8C30_VCC_N220;1;R8C30_C1;R8C30_N220_C1;1;R13C25_X04;R13C25_VCC_X04;1;R13C25_C3;R13C25_X04_C3;1;R6C19_X04;R6C19_VCC_X04;1;R6C19_C0;R6C19_X04_C0;1;R5C19_X04;R5C19_VCC_X04;1;R5C19_C0;R5C19_X04_C0;1;R21C35_W22;R21C35_VCC_W220;1;R21C35_C3;R21C35_W220_C3;1;R18C24_X04;R18C24_VCC_X04;1;R18C24_C0;R18C24_X04_C0;1;R13C23_X03;R13C23_VCC_X03;1;R13C23_D3;R13C23_X03_D3;1;R14C26_X04;R14C26_VCC_X04;1;R6C21_D3;R6C21_X08_D3;1;R8C30_X07;R8C30_VCC_X07;1;R8C30_D5;R8C30_X07_D5;1;R21C37_X08;R21C37_VCC_X08;1;R21C37_D2;R21C37_X08_D2;1;R13C26_X04;R13C26_VCC_X04;1;R13C26_C2;R13C26_X04_C2;1;R9C28_X04;R9C28_VCC_X04;1;R9C28_C2;R9C28_X04_C2;1;R8C30_C2;R8C30_W220_C2;1;R20C25_C5;R20C25_S220_C5;1;R13C35_X08;R13C35_VCC_X08;1;R13C35_C4;R13C35_X08_C4;1;R13C22_X04;R13C22_VCC_X04;1;R13C22_C1;R13C22_X04_C1;1;R8C27_X04;R8C27_VCC_X04;1;R8C27_D5;R8C27_X04_D5;1;R21C34_X08;R21C34_VCC_X08;1;R21C34_C5;R21C34_X08_C5;1;R14C26_C3;R14C26_X04_C3;1;R13C35_D2;R13C35_X03_D2;1;R13C35_X03;R13C35_VCC_X03;1;R13C35_A1;R13C35_X03_A1;1;R12C36_X07;R12C36_VCC_X07;1;R12C36_A2;R12C36_X07_A2;1;R14C30_X03;R14C30_VCC_X03;1;R14C30_D1;R14C30_X03_D1;1;VCC;;1;R5C19_X08;R5C19_VCC_X08;1;R5C19_C5;R5C19_X08_C5;1"
          }
        },
        "control_inst.temp_value_DFFCE_Q_D_LUT2_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 3877611 ] ,
          "attributes": {
            "ROUTING": "R22C28_F2;;1;R22C28_EW10;R22C28_F2_EW10;1;R22C27_B5;R22C27_W111_B5;1",
            "src": "../design/module_top.v:68.19-76.6|../design/module_input_control.v:31.35-31.62|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.key_value_ALU_I0_I1[1]": {
          "hide_name": 0,
          "bits": [ 3877610 ] ,
          "attributes": {
            "ROUTING": "R23C28_F2;;1;R23C28_N13;R23C28_F2_N130;1;R22C28_B2;R22C28_N131_B2;1",
            "src": "../design/module_top.v:68.19-76.6|../design/module_input_control.v:31.35-31.62|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:32.24-32.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "key_value[2]": {
          "hide_name": 0,
          "bits": [ 3877607 ] ,
          "attributes": {
            "ROUTING": "R23C24_E27;R23C24_E272_E270;1;R23C26_N27;R23C26_E272_N270;1;R22C26_A3;R22C26_N271_A3;1;R23C27_X01;R23C27_E221_X01;1;R23C27_B3;R23C27_X01_B3;1;R23C22_F7;;1;R23C22_E27;R23C22_F7_E270;1;R23C24_E22;R23C24_E272_E220;1;R23C26_E22;R23C26_E222_E220;1;R23C28_N22;R23C28_E222_N220;1;R22C28_X07;R22C28_N221_X07;1;R22C28_A2;R22C28_X07_A2;1",
            "src": "../design/module_top.v:58.17-65.6|../design/module_row_scanner.v:6.24-6.33",
            "hdlname": "scanner_inst key_value"
          }
        },
        "control_inst.key_value_ALU_I0_COUT[1]": {
          "hide_name": 0,
          "bits": [ 3877606 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "6",
            "src": "../design/module_top.v:68.19-76.6|../design/module_input_control.v:31.35-31.62|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.temp_value_DFFCE_Q_D_LUT2_F_I1[2]": {
          "hide_name": 0,
          "bits": [ 3877603 ] ,
          "attributes": {
            "ROUTING": "R22C28_F3;;1;R22C28_E13;R22C28_F3_E130;1;R22C29_B3;R22C29_E131_B3;1",
            "src": "../design/module_top.v:68.19-76.6|../design/module_input_control.v:31.35-31.62|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "$PACKER_GND_NET": {
          "hide_name": 1,
          "bits": [ 3881879 ] ,
          "attributes": {
            "ROUTING": "R8C29_A1;R8C29_E210_A1;1;R20C26_D0;R20C26_X06_D0;1;R20C25_D1;R20C25_X06_D1;1;R6C19_A3;R6C19_W251_A3;1;R13C27_S27;R13C27_VSS_S270;1;R14C27_A2;R14C27_S271_A2;1;R5C20_A1;R5C20_E210_A1;1;R14C24_D2;R14C24_S270_D2;1;R11C30_D3;R11C30_S270_D3;1;R14C23_D3;R14C23_S270_D3;1;R14C22_D3;R14C22_S270_D3;1;R8C27_A2;R8C27_E251_A2;1;R20C26_D1;R20C26_X06_D1;1;R8C26_A4;R8C26_N211_A4;1;R5C17_A3;R5C17_N210_A3;1;R9C30_S27;R9C30_VSS_S270;1;R9C30_D2;R9C30_S270_D2;1;R22C26_B3;R22C26_S250_B3;1;R21C36_A4;R21C36_W210_A4;1;R13C26_A2;R13C26_N210_A2;1;R6C17_A3;R6C17_S271_A3;1;R18C24_A0;R18C24_E210_A0;1;R20C24_A5;R20C24_W210_A5;1;R9C28_A5;R9C28_E271_A5;1;R18C25_A3;R18C25_N210_A3;1;R15C34_E21;R15C34_VSS_E210;1;R15C34_A1;R15C34_E210_A1;1;R20C23_A2;R20C23_S251_A2;1;R18C23_A0;R18C23_E210_A0;1;R13C25_A2;R13C25_N210_A2;1;R9C28_A0;R9C28_E210_A0;1;R14C25_D5;R14C25_W270_D5;1;R5C20_A4;R5C20_W210_A4;1;R20C22_D3;R20C22_S270_D3;1;R17C30_D2;R17C30_S270_D2;1;R17C30_S27;R17C30_VSS_S270;1;R17C30_D3;R17C30_S270_D3;1;R9C27_E21;R9C27_VSS_E210;1;R9C27_A1;R9C27_E210_A1;1;R13C23_A3;R13C23_N210_A3;1;R12C30_D2;R12C30_S270_D2;1;R17C30_A2;R17C30_N210_A2;1;R5C20_D1;R5C20_E270_D1;1;R6C22_A0;R6C22_S271_A0;1;R23C28_B3;R23C28_S250_B3;1;R20C25_A5;R20C25_W210_A5;1;R21C35_A3;R21C35_N210_A3;1;R6C18_A4;R6C18_W210_A4;1;R21C34_A5;R21C34_W210_A5;1;R5C22_A0;R5C22_E210_A0;1;R13C35_A3;R13C35_E271_A3;1;R11C35_E21;R11C35_VSS_E210;1;R11C35_A1;R11C35_E210_A1;1;R20C22_A2;R20C22_N210_A2;1;R13C23_N21;R13C23_VSS_N210;1;R13C23_A2;R13C23_N210_A2;1;R9C25_D1;R9C25_N221_D1;1;R6C21_A3;R6C21_N210_A3;1;R21C37_A3;R21C37_X02_A3;1;R14C25_D3;R14C25_S270_D3;1;R9C27_A4;R9C27_W271_A4;1;R6C21_A5;R6C21_X06_A5;1;R20C23_D0;R20C23_E270_D0;1;R9C28_E21;R9C28_VSS_E210;1;R9C28_A1;R9C28_E210_A1;1;R5C21_A5;R5C21_W210_A5;1;R8C31_A0;R8C31_N251_A0;1;R18C22_A4;R18C22_W210_A4;1;R5C21_D4;R5C21_W270_D4;1;R14C26_D0;R14C26_S260_D0;1;R13C25_A5;R13C25_W210_A5;1;R15C34_E27;R15C34_VSS_E270;1;R15C34_D1;R15C34_E270_D1;1;R13C26_N21;R13C26_VSS_N210;1;R13C26_A3;R13C26_N210_A3;1;R5C18_D0;R5C18_X06_D0;1;R21C36_A1;R21C36_E210_A1;1;R14C31_S25;R14C31_VSS_S250;1;R15C31_A3;R15C31_S251_A3;1;R9C26_D4;R9C26_W270_D4;1;R9C25_D2;R9C25_S270_D2;1;R13C29_N21;R13C29_VSS_N210;1;R13C29_A3;R13C29_N210_A3;1;R9C28_A2;R9C28_N210_A2;1;R9C27_D3;R9C27_N221_D3;1;R14C27_A1;R14C27_E210_A1;1;R5C19_D4;R5C19_W270_D4;1;R4C31_B1;R4C31_W250_B1;1;R20C25_D2;R20C25_X08_D2;1;R14C23_D5;R14C23_W270_D5;1;R21C37_A0;R21C37_X02_A0;1;R21C37_A2;R21C37_X02_A2;1;R6C19_A0;R6C19_W251_A0;1;R21C36_E21;R21C36_VSS_E210;1;R21C36_A0;R21C36_E210_A0;1;R6C21_A1;R6C21_S271_A1;1;R9C26_D2;R9C26_N221_D2;1;R9C27_D4;R9C27_W270_D4;1;R4C32_D0;R4C32_E270_D0;1;R14C26_A5;R14C26_W210_A5;1;R5C21_A2;R5C21_N210_A2;1;R5C22_D0;R5C22_E270_D0;1;R15C32_W21;R15C32_VSS_W210;1;R15C32_A4;R15C32_W210_A4;1;R12C30_A1;R12C30_S271_A1;1;R14C25_D1;R14C25_E270_D1;1;R8C29_E21;R8C29_VSS_E210;1;R8C29_A0;R8C29_E210_A0;1;R13C24_A4;R13C24_W210_A4;1;R13C25_A0;R13C25_E210_A0;1;R8C28_A5;R8C28_W271_A5;1;R4C32_D3;R4C32_X08_D3;1;R21C37_A5;R21C37_W210_A5;1;R16C27_E27;R16C27_VSS_E270;1;R16C27_D1;R16C27_E270_D1;1;R20C25_D5;R20C25_W270_D5;1;R4C31_B2;R4C31_N211_B2;1;R14C23_S27;R14C23_VSS_S270;1;R14C23_D2;R14C23_S270_D2;1;R5C20_W21;R5C20_VSS_W210;1;R5C20_A5;R5C20_W210_A5;1;R18C23_A2;R18C23_N210_A2;1;R4C30_B4;R4C30_E250_B4;1;R5C20_D5;R5C20_W270_D5;1;R14C30_A2;R14C30_N210_A2;1;R4C30_B2;R4C30_S250_B2;1;R8C26_A5;R8C26_N211_A5;1;R14C24_D0;R14C24_E270_D0;1;R13C34_D3;R13C34_X06_D3;1;R14C26_D5;R14C26_W270_D5;1;R21C36_A3;R21C36_N210_A3;1;R20C22_E21;R20C22_VSS_E210;1;R20C22_A1;R20C22_E210_A1;1;R14C22_A3;R14C22_N210_A3;1;R5C21_D1;R5C21_E270_D1;1;R17C32_D3;R17C32_S270_D3;1;R14C22_N21;R14C22_VSS_N210;1;R14C22_A2;R14C22_N210_A2;1;R13C29_D1;R13C29_X08_D1;1;R16C27_E21;R16C27_VSS_E210;1;R16C27_A1;R16C27_E210_A1;1;R9C27_D0;R9C27_E270_D0;1;R6C19_A5;R6C19_W210_A5;1;R9C30_N21;R9C30_VSS_N210;1;R9C30_A2;R9C30_N210_A2;1;R20C26_D2;R20C26_X06_D2;1;R5C19_D0;R5C19_E270_D0;1;R6C18_A3;R6C18_N210_A3;1;R5C17_D2;R5C17_S270_D2;1;R13C27_E21;R13C27_VSS_E210;1;R13C27_A0;R13C27_E210_A0;1;R11C32_S27;R11C32_VSS_S270;1;R12C32_A3;R12C32_S271_A3;1;R21C35_N21;R21C35_VSS_N210;1;R21C35_A2;R21C35_N210_A2;1;R6C17_A4;R6C17_W210_A4;1;R16C28_N21;R16C28_VSS_N210;1;R16C28_A3;R16C28_N210_A3;1;R20C24_D4;R20C24_W270_D4;1;R23C28_W25;R23C28_VSS_W250;1;R23C28_B1;R23C28_W250_B1;1;R9C30_D0;R9C30_N221_D0;1;R14C24_D4;R14C24_W270_D4;1;R13C22_A5;R13C22_W210_A5;1;R18C25_N21;R18C25_VSS_N210;1;R18C25_A2;R18C25_N210_A2;1;R18C25_A5;R18C25_W210_A5;1;R8C26_A2;R8C26_N271_A2;1;R13C24_W21;R13C24_VSS_W210;1;R13C24_A5;R13C24_W210_A5;1;R9C30_A1;R9C30_E210_A1;1;R5C20_W27;R5C20_VSS_W270;1;R5C20_D4;R5C20_W270_D4;1;R15C34_D3;R15C34_X08_D3;1;R12C26_S23;R12C26_VSS_S230;1;R14C26_S26;R14C26_S232_S260;1;R14C26_D1;R14C26_S260_D1;1;R9C28_A4;R9C28_W271_A4;1;R14C25_A3;R14C25_E271_A3;1;R14C25_A2;R14C25_X02_A2;1;R14C22_W27;R14C22_VSS_W270;1;R14C22_D5;R14C22_W270_D5;1;R18C22_W21;R18C22_VSS_W210;1;R18C22_A5;R18C22_W210_A5;1;R4C31_B4;R4C31_E250_B4;1;R4C31_W25;R4C31_VSS_W250;1;R4C31_B0;R4C31_W250_B0;1;R20C22_N21;R20C22_VSS_N210;1;R20C22_A3;R20C22_N210_A3;1;R9C29_A0;R9C29_E210_A0;1;R11C35_E27;R11C35_VSS_E270;1;R11C35_D1;R11C35_E270_D1;1;R20C26_A5;R20C26_W210_A5;1;R21C36_N21;R21C36_VSS_N210;1;R21C36_A2;R21C36_N210_A2;1;R14C25_S27;R14C25_VSS_S270;1;R14C25_D2;R14C25_S270_D2;1;R5C17_N21;R5C17_VSS_N210;1;R5C17_A2;R5C17_N210_A2;1;R9C28_D0;R9C28_E270_D0;1;R14C25_A4;R14C25_W210_A4;1;R18C26_A4;R18C26_S231_A4;1;R24C27_N25;R24C27_VSS_N250;1;R23C27_A1;R23C27_N251_A1;1;R5C20_D0;R5C20_E270_D0;1;R20C27_A1;R20C27_E210_A1;1;R11C35_D2;R11C35_S201_D2;1;R6C18_X02;R6C18_W211_X02;1;R6C18_A1;R6C18_X02_A1;1;R20C26_X06;R20C26_E211_X06;1;R20C26_D3;R20C26_X06_D3;1;R13C29_D2;R13C29_X08_D2;1;R5C19_A5;R5C19_W210_A5;1;R22C28_A4;R22C28_W210_A4;1;R22C26_S25;R22C26_VSS_S250;1;R22C26_B2;R22C26_S250_B2;1;R14C24_A5;R14C24_W210_A5;1;R14C25_X02;R14C25_W211_X02;1;R12C30_E27;R12C30_VSS_E270;1;R12C30_D1;R12C30_E270_D1;1;R13C24_A2;R13C24_N210_A2;1;R20C25_D3;R20C25_X08_D3;1;R5C19_D3;R5C19_X06_D3;1;R14C23_A2;R14C23_W271_A2;1;R14C22_D4;R14C22_W270_D4;1;R20C22_D4;R20C22_W270_D4;1;R5C18_A4;R5C18_W210_A4;1;R22C26_D2;R22C26_S270_D2;1;R14C23_A4;R14C23_W210_A4;1;R12C32_E25;R12C32_VSS_E250;1;R12C32_B4;R12C32_E250_B4;1;R9C31_N25;R9C31_VSS_N250;1;R8C31_A1;R8C31_N251_A1;1;R9C27_E27;R9C27_VSS_E270;1;R9C27_D1;R9C27_E270_D1;1;R13C34_X06;R13C34_W211_X06;1;R13C34_D2;R13C34_X06_D2;1;R4C32_B3;R4C32_S250_B3;1;R8C28_E25;R8C28_VSS_E250;1;R8C29_A3;R8C29_E251_A3;1;R9C29_E21;R9C29_VSS_E210;1;R9C29_A1;R9C29_E210_A1;1;R14C27_S27;R14C27_VSS_S270;1;R14C27_D2;R14C27_S270_D2;1;R18C24_A3;R18C24_N210_A3;1;R18C27_A1;R18C27_E210_A1;1;R5C20_D3;R5C20_S270_D3;1;R5C18_D2;R5C18_S270_D2;1;R21C26_S25;R21C26_VSS_S250;1;R22C26_X06;R22C26_S251_X06;1;R22C26_D1;R22C26_X06_D1;1;R13C24_A1;R13C24_E210_A1;1;R14C26_A3;R14C26_N210_A3;1;R13C27_A1;R13C27_E210_A1;1;R20C25_A0;R20C25_E210_A0;1;R8C30_A5;R8C30_W210_A5;1;R5C17_E27;R5C17_VSS_E270;1;R5C17_D1;R5C17_E270_D1;1;R5C21_E21;R5C21_VSS_E210;1;R5C21_A0;R5C21_E210_A0;1;R17C30_S25;R17C30_VSS_S250;1;R17C30_B2;R17C30_S250_B2;1;R8C30_A0;R8C30_E210_A0;1;R20C24_D1;R20C24_S201_D1;1;R6C19_A1;R6C19_W251_A1;1;R21C37_W21;R21C37_VSS_W210;1;R21C37_A4;R21C37_W210_A4;1;R6C20_A2;R6C20_N210_A2;1;R5C21_D3;R5C21_S270_D3;1;R6C17_W21;R6C17_VSS_W210;1;R6C17_A5;R6C17_W210_A5;1;R20C23_A4;R20C23_W210_A4;1;R11C30_E27;R11C30_VSS_E270;1;R11C30_D1;R11C30_E270_D1;1;R18C23_E21;R18C23_VSS_E210;1;R18C23_A1;R18C23_E210_A1;1;R14C24_W21;R14C24_VSS_W210;1;R14C24_A4;R14C24_W210_A4;1;R20C27_D0;R20C27_S201_D0;1;R6C20_W25;R6C20_VSS_W250;1;R6C19_A2;R6C19_W251_A2;1;R18C23_A3;R18C23_N210_A3;1;R20C22_E27;R20C22_VSS_E270;1;R20C22_D1;R20C22_E270_D1;1;R14C25_W27;R14C25_VSS_W270;1;R14C25_D4;R14C25_W270_D4;1;R9C25_D4;R9C25_W270_D4;1;R22C29_A0;R22C29_E210_A0;1;R5C18_N21;R5C18_VSS_N210;1;R5C18_A2;R5C18_N210_A2;1;R23C27_E27;R23C27_VSS_E270;1;R23C27_D1;R23C27_E270_D1;1;R23C27_W27;R23C27_VSS_W270;1;R23C27_D4;R23C27_W270_D4;1;R4C30_E25;R4C30_VSS_E250;1;R4C30_B5;R4C30_E250_B5;1;R5C18_E23;R5C18_VSS_E230;1;R5C19_X06;R5C19_E231_X06;1;R5C19_D2;R5C19_X06_D2;1;R14C26_D3;R14C26_S270_D3;1;R18C26_A1;R18C26_X02_A1;1;R5C18_D5;R5C18_W270_D5;1;R8C29_A4;R8C29_W210_A4;1;R16C28_W21;R16C28_VSS_W210;1;R16C28_A4;R16C28_W210_A4;1;R14C30_S25;R14C30_VSS_S250;1;R14C30_B3;R14C30_S250_B3;1;R19C24_S20;R19C24_VSS_S200;1;R20C24_D0;R20C24_S201_D0;1;R18C27_E21;R18C27_VSS_E210;1;R18C27_A0;R18C27_E210_A0;1;R12C30_S27;R12C30_VSS_S270;1;R12C30_D3;R12C30_S270_D3;1;R4C32_X08;R4C32_E251_X08;1;R4C32_D2;R4C32_X08_D2;1;R13C29_A1;R13C29_E271_A1;1;R17C30_N21;R17C30_VSS_N210;1;R17C30_A3;R17C30_N210_A3;1;R5C21_N21;R5C21_VSS_N210;1;R5C21_A3;R5C21_N210_A3;1;R9C29_D4;R9C29_W270_D4;1;R9C26_A4;R9C26_W271_A4;1;R6C20_N21;R6C20_VSS_N210;1;R6C20_A3;R6C20_N210_A3;1;R13C22_A2;R13C22_N210_A2;1;R9C28_D5;R9C28_W270_D5;1;R6C18_A0;R6C18_S271_A0;1;R6C21_A0;R6C21_S271_A0;1;R14C24_W27;R14C24_VSS_W270;1;R14C24_D5;R14C24_W270_D5;1;R5C17_S27;R5C17_VSS_S270;1;R5C17_D3;R5C17_S270_D3;1;R14C26_A0;R14C26_E210_A0;1;R9C25_A3;R9C25_N210_A3;1;R9C28_E27;R9C28_VSS_E270;1;R9C28_D1;R9C28_E270_D1;1;R20C23_E27;R20C23_VSS_E270;1;R20C23_D1;R20C23_E270_D1;1;R20C26_A3;R20C26_W271_A3;1;R8C28_A1;R8C28_W271_A1;1;R18C25_A1;R18C25_E210_A1;1;R6C21_X06;R6C21_S271_X06;1;R6C21_A4;R6C21_X06_A4;1;R8C29_W21;R8C29_VSS_W210;1;R8C29_A5;R8C29_W210_A5;1;R6C18_W21;R6C18_VSS_W210;1;R6C18_A5;R6C18_W210_A5;1;R13C24_E21;R13C24_VSS_E210;1;R13C24_A0;R13C24_E210_A0;1;R12C36_W21;R12C36_VSS_W210;1;R12C36_A4;R12C36_W210_A4;1;R20C23_W21;R20C23_VSS_W210;1;R20C23_A5;R20C23_W210_A5;1;R13C23_A5;R13C23_E251_A5;1;R11C30_X02;R11C30_N211_X02;1;R11C30_A1;R11C30_X02_A1;1;R12C31_A3;R12C31_N210_A3;1;R9C28_W27;R9C28_VSS_W270;1;R9C28_D4;R9C28_W270_D4;1;R20C22_S27;R20C22_VSS_S270;1;R20C22_D2;R20C22_S270_D2;1;R14C26_W21;R14C26_VSS_W210;1;R14C26_A4;R14C26_W210_A4;1;R4C32_E27;R4C32_VSS_E270;1;R4C32_D1;R4C32_E270_D1;1;R23C27_D2;R23C27_S270_D2;1;R20C25_W27;R20C25_VSS_W270;1;R20C25_D4;R20C25_W270_D4;1;R8C30_W21;R8C30_VSS_W210;1;R8C30_A4;R8C30_W210_A4;1;R4C31_S27;R4C31_VSS_S270;1;R4C31_D2;R4C31_S270_D2;1;R14C25_E27;R14C25_VSS_E270;1;R14C25_D0;R14C25_E270_D0;1;R21C36_W21;R21C36_VSS_W210;1;R21C36_A5;R21C36_W210_A5;1;R20C24_E21;R20C24_VSS_E210;1;R20C24_A1;R20C24_E210_A1;1;R5C21_W21;R5C21_VSS_W210;1;R5C21_A4;R5C21_W210_A4;1;R13C22_N21;R13C22_VSS_N210;1;R13C22_A3;R13C22_N210_A3;1;R13C24_N21;R13C24_VSS_N210;1;R13C24_A3;R13C24_N210_A3;1;R18C34_N21;R18C34_VSS_N210;1;R17C34_A4;R17C34_N211_A4;1;R15C34_D2;R15C34_X08_D2;1;R16C36_W21;R16C36_VSS_W210;1;R16C36_A4;R16C36_W210_A4;1;R4C31_D1;R4C31_E270_D1;1;R5C22_E21;R5C22_VSS_E210;1;R5C22_A1;R5C22_E210_A1;1;R20C23_D3;R20C23_X06_D3;1;R5C18_W21;R5C18_VSS_W210;1;R5C18_A5;R5C18_W210_A5;1;R22C26_W27;R22C26_VSS_W270;1;R22C26_D4;R22C26_W270_D4;1;R5C22_N21;R5C22_VSS_N210;1;R5C22_A2;R5C22_N210_A2;1;R6C19_W21;R6C19_VSS_W210;1;R6C19_A4;R6C19_W210_A4;1;R5C19_E27;R5C19_VSS_E270;1;R5C19_D1;R5C19_E270_D1;1;R14C30_N21;R14C30_VSS_N210;1;R14C30_A3;R14C30_N210_A3;1;R13C28_E27;R13C28_VSS_E270;1;R13C29_X08;R13C29_E271_X08;1;R13C29_D3;R13C29_X08_D3;1;R14C25_A0;R14C25_W271_A0;1;R20C26_A1;R20C26_E210_A1;1;R9C29_A4;R9C29_E251_A4;1;R20C25_E21;R20C25_VSS_E210;1;R20C25_A1;R20C25_E210_A1;1;R20C26_W21;R20C26_VSS_W210;1;R20C26_A4;R20C26_W210_A4;1;R5C20_E21;R5C20_VSS_E210;1;R5C20_A0;R5C20_E210_A0;1;R17C26_S23;R17C26_VSS_S230;1;R18C26_A5;R18C26_S231_A5;1;R4C30_D5;R4C30_W270_D5;1;R20C27_W27;R20C27_VSS_W270;1;R20C26_A2;R20C26_W271_A2;1;R5C19_W27;R5C19_VSS_W270;1;R5C19_D5;R5C19_W270_D5;1;R8C28_X02;R8C28_N211_X02;1;R8C28_A2;R8C28_X02_A2;1;R14C23_D1;R14C23_E270_D1;1;R14C34_N25;R14C34_VSS_N250;1;R13C34_A1;R13C34_N251_A1;1;R6C20_A1;R6C20_S271_A1;1;R9C26_W27;R9C26_VSS_W270;1;R9C26_D5;R9C26_W270_D5;1;R11C30_N21;R11C30_VSS_N210;1;R11C30_A3;R11C30_N210_A3;1;R20C23_D5;R20C23_W270_D5;1;R10C30_N22;R10C30_VSS_N220;1;R9C30_D1;R9C30_N221_D1;1;R10C26_N22;R10C26_VSS_N220;1;R9C26_D3;R9C26_N221_D3;1;R13C26_A0;R13C26_E210_A0;1;R9C29_A2;R9C29_N210_A2;1;R20C24_W27;R20C24_VSS_W270;1;R20C24_D5;R20C24_W270_D5;1;R12C36_N21;R12C36_VSS_N210;1;R12C36_A3;R12C36_N210_A3;1;R20C25_X08;R20C25_W271_X08;1;R20C25_D0;R20C25_X08_D0;1;R15C31_D2;R15C31_S270_D2;1;R15C27_S25;R15C27_VSS_S250;1;R16C27_A3;R16C27_S251_A3;1;R8C28_A4;R8C28_N211_A4;1;R8C30_A3;R8C30_E271_A3;1;R5C19_W21;R5C19_VSS_W210;1;R5C19_A4;R5C19_W210_A4;1;R20C26_D4;R20C26_W270_D4;1;R6C20_A0;R6C20_S271_A0;1;R9C28_E25;R9C28_VSS_E250;1;R9C29_A5;R9C29_E251_A5;1;R5C20_A3;R5C20_N210_A3;1;R13C26_A5;R13C26_W210_A5;1;R9C27_W27;R9C27_VSS_W270;1;R9C27_D5;R9C27_W270_D5;1;R12C31_W21;R12C31_VSS_W210;1;R12C31_A4;R12C31_W210_A4;1;R20C24_W21;R20C24_VSS_W210;1;R20C24_A4;R20C24_W210_A4;1;R5C20_N21;R5C20_VSS_N210;1;R5C20_A2;R5C20_N210_A2;1;R9C28_D2;R9C28_S270_D2;1;R16C35_E27;R16C35_VSS_E270;1;R16C36_A3;R16C36_E271_A3;1;R9C27_D2;R9C27_N221_D2;1;R20C22_W27;R20C22_VSS_W270;1;R20C22_D5;R20C22_W270_D5;1;R6C20_A5;R6C20_W210_A5;1;R13C22_E25;R13C22_VSS_E250;1;R13C23_A4;R13C23_E251_A4;1;R4C32_B1;R4C32_W250_B1;1;R13C23_A0;R13C23_S271_A0;1;R11C35_N21;R11C35_VSS_N210;1;R11C35_A3;R11C35_N210_A3;1;R14C23_E27;R14C23_VSS_E270;1;R14C23_D0;R14C23_E270_D0;1;R9C29_E27;R9C29_VSS_E270;1;R9C29_D1;R9C29_E270_D1;1;R14C27_E21;R14C27_VSS_E210;1;R14C27_A0;R14C27_E210_A0;1;R22C29_E21;R22C29_VSS_E210;1;R22C29_A1;R22C29_E210_A1;1;R14C25_A1;R14C25_W271_A1;1;R23C28_S25;R23C28_VSS_S250;1;R23C28_B2;R23C28_S250_B2;1;R20C25_W21;R20C25_VSS_W210;1;R20C25_A4;R20C25_W210_A4;1;R9C29_W27;R9C29_VSS_W270;1;R9C29_D5;R9C29_W270_D5;1;R13C25_W21;R13C25_VSS_W210;1;R13C25_A4;R13C25_W210_A4;1;R20C27_E21;R20C27_VSS_E210;1;R20C27_A0;R20C27_E210_A0;1;R23C27_A2;R23C27_N210_A2;1;R23C27_S27;R23C27_VSS_S270;1;R23C27_D3;R23C27_S270_D3;1;R14C22_S27;R14C22_VSS_S270;1;R14C22_D2;R14C22_S270_D2;1;R16C32_S25;R16C32_VSS_S250;1;R17C32_A1;R17C32_S251_A1;1;R18C24_E21;R18C24_VSS_E210;1;R18C24_A1;R18C24_E210_A1;1;R18C27_A2;R18C27_N271_A2;1;R8C30_E21;R8C30_VSS_E210;1;R8C30_A1;R8C30_E210_A1;1;R12C30_N21;R12C30_VSS_N210;1;R12C30_A3;R12C30_N210_A3;1;R5C18_W27;R5C18_VSS_W270;1;R5C18_D4;R5C18_W270_D4;1;R21C35_A0;R21C35_E210_A0;1;R4C30_S25;R4C30_VSS_S250;1;R4C30_B3;R4C30_S250_B3;1;R14C23_W27;R14C23_VSS_W270;1;R14C23_D4;R14C23_W270_D4;1;R16C30_S21;R16C30_VSS_S210;1;R17C30_X08;R17C30_S211_X08;1;R17C30_D1;R17C30_X08_D1;1;R4C30_D2;R4C30_S270_D2;1;R21C34_A2;R21C34_N210_A2;1;R18C24_A5;R18C24_W210_A5;1;R23C27_N21;R23C27_VSS_N210;1;R23C27_A3;R23C27_N210_A3;1;R9C28_S27;R9C28_VSS_S270;1;R9C28_D3;R9C28_S270_D3;1;R5C18_X06;R5C18_E211_X06;1;R5C18_D1;R5C18_X06_D1;1;R5C21_S27;R5C21_VSS_S270;1;R5C21_D2;R5C21_S270_D2;1;R18C24_W21;R18C24_VSS_W210;1;R18C24_A4;R18C24_W210_A4;1;R4C31_D5;R4C31_W270_D5;1;R21C34_N21;R21C34_VSS_N210;1;R21C34_A3;R21C34_N210_A3;1;R14C27_D1;R14C27_E270_D1;1;R8C27_A5;R8C27_E251_A5;1;R6C16_E27;R6C16_VSS_E270;1;R6C17_A2;R6C17_E271_A2;1;R9C26_N21;R9C26_VSS_N210;1;R9C26_A2;R9C26_N210_A2;1;R22C28_W21;R22C28_VSS_W210;1;R22C28_A5;R22C28_W210_A5;1;R18C26_X02;R18C26_E211_X02;1;R18C26_A0;R18C26_X02_A0;1;R22C26_S27;R22C26_VSS_S270;1;R22C26_D3;R22C26_S270_D3;1;R14C25_W21;R14C25_VSS_W210;1;R14C25_A5;R14C25_W210_A5;1;R14C27_E27;R14C27_VSS_E270;1;R14C27_D0;R14C27_E270_D0;1;R15C31_E21;R15C31_VSS_E210;1;R15C31_A1;R15C31_E210_A1;1;R4C30_W27;R4C30_VSS_W270;1;R4C30_D4;R4C30_W270_D4;1;R13C34_N21;R13C34_VSS_N210;1;R13C34_A3;R13C34_N210_A3;1;R13C26_E21;R13C26_VSS_E210;1;R13C26_A1;R13C26_E210_A1;1;R19C27_S20;R19C27_VSS_S200;1;R20C27_D1;R20C27_S201_D1;1;R4C30_S27;R4C30_VSS_S270;1;R4C30_D3;R4C30_S270_D3;1;R9C28_N21;R9C28_VSS_N210;1;R9C28_A3;R9C28_N210_A3;1;R9C29_D2;R9C29_S270_D2;1;R5C17_D4;R5C17_X02_D4;1;R5C21_W27;R5C21_VSS_W270;1;R5C21_D5;R5C21_W270_D5;1;R8C29_X02;R8C29_N211_X02;1;R8C29_A2;R8C29_X02_A2;1;R9C27_A5;R9C27_E271_A5;1;R13C22_W21;R13C22_VSS_W210;1;R13C22_A4;R13C22_W210_A4;1;R6C21_A2;R6C21_N210_A2;1;R14C24_E21;R14C24_VSS_E210;1;R14C24_A1;R14C24_E210_A1;1;R23C27_W21;R23C27_VSS_W210;1;R23C27_A4;R23C27_W210_A4;1;R16C27_D3;R16C27_S270_D3;1;R21C35_E21;R21C35_VSS_E210;1;R21C35_A1;R21C35_E210_A1;1;R9C27_W25;R9C27_VSS_W250;1;R9C26_A5;R9C26_W251_A5;1;R13C25_E21;R13C25_VSS_E210;1;R13C25_A1;R13C25_E210_A1;1;R8C27_A3;R8C27_E251_A3;1;R12C31_N21;R12C31_VSS_N210;1;R13C25_N21;R13C25_VSS_N210;1;R13C25_A3;R13C25_N210_A3;1;R21C37_A1;R21C37_X02_A1;1;R18C25_E21;R18C25_VSS_E210;1;R18C25_A0;R18C25_E210_A0;1;R5C16_E23;R5C16_VSS_E230;1;R5C17_X02;R5C17_E231_X02;1;R5C17_D5;R5C17_X02_D5;1;R20C24_D2;R20C24_S270_D2;1;R11C30_S27;R11C30_VSS_S270;1;R11C30_D2;R11C30_S270_D2;1;R6C22_A1;R6C22_S271_A1;1;R5C20_E27;R5C20_VSS_E270;1;R5C21_A1;R5C21_E271_A1;1;R20C24_S27;R20C24_VSS_S270;1;R20C24_D3;R20C24_S270_D3;1;R18C23_N21;R18C23_VSS_N210;1;R8C31_N21;R8C31_VSS_N210;1;R8C31_A2;R8C31_N210_A2;1;R17C32_N21;R17C32_VSS_N210;1;R17C32_A3;R17C32_N210_A3;1;R14C24_S27;R14C24_VSS_S270;1;R14C24_D3;R14C24_S270_D3;1;R8C28_A0;R8C28_W271_A0;1;R20C23_W27;R20C23_VSS_W270;1;R20C23_D4;R20C23_W270_D4;1;R14C29_W21;R14C29_VSS_W210;1;R14C29_A4;R14C29_W210_A4;1;R14C24_E27;R14C24_VSS_E270;1;R14C24_D1;R14C24_E270_D1;1;R4C31_E27;R4C31_VSS_E270;1;R4C31_D0;R4C31_E270_D0;1;R18C26_A2;R18C26_N210_A2;1;R19C23_S25;R19C23_VSS_S250;1;R20C23_X06;R20C23_S251_X06;1;R20C23_D2;R20C23_X06_D2;1;R9C25_N21;R9C25_VSS_N210;1;R9C25_A2;R9C25_N210_A2;1;R15C32_N21;R15C32_VSS_N210;1;R15C32_A3;R15C32_N210_A3;1;R14C28_E25;R14C28_VSS_E250;1;R14C29_A3;R14C29_E251_A3;1;R5C17_E21;R5C17_VSS_E210;1;R5C17_A1;R5C17_E210_A1;1;R14C26_S27;R14C26_VSS_S270;1;R14C26_D2;R14C26_S270_D2;1;R16C27_S27;R16C27_VSS_S270;1;R16C27_D2;R16C27_S270_D2;1;R8C29_W27;R8C29_VSS_W270;1;R8C28_A3;R8C28_W271_A3;1;R18C23_A4;R18C23_E271_A4;1;R5C22_E27;R5C22_VSS_E270;1;R5C22_D1;R5C22_E270_D1;1;R20C26_W27;R20C26_VSS_W270;1;R20C26_D5;R20C26_W270_D5;1;R8C29_E27;R8C29_VSS_E270;1;R8C30_A2;R8C30_E271_A2;1;R4C31_E25;R4C31_VSS_E250;1;R4C31_B5;R4C31_E250_B5;1;R14C22_E27;R14C22_VSS_E270;1;R14C22_D1;R14C22_E270_D1;1;R14C23_W21;R14C23_VSS_W210;1;R14C23_A5;R14C23_W210_A5;1;R17C32_E27;R17C32_VSS_E270;1;R17C32_D1;R17C32_E270_D1;1;R5C20_S27;R5C20_VSS_S270;1;R5C20_D2;R5C20_S270_D2;1;R13C34_E27;R13C34_VSS_E270;1;R13C34_D1;R13C34_E270_D1;1;R4C31_D4;R4C31_W270_D4;1;R21C35_A4;R21C35_W210_A4;1;R6C22_N21;R6C22_VSS_N210;1;R6C22_A2;R6C22_N210_A2;1;R9C26_D1;R9C26_E270_D1;1;R19C27_N27;R19C27_VSS_N270;1;R21C37_X02;R21C37_E211_X02;1;R15C34_N21;R15C34_VSS_N210;1;R15C34_A3;R15C34_N210_A3;1;R9C26_N27;R9C26_VSS_N270;1;R8C26_A3;R8C26_N271_A3;1;R12C30_S25;R12C30_VSS_S250;1;R12C30_B3;R12C30_S250_B3;1;R18C26_N21;R18C26_VSS_N210;1;R18C26_A3;R18C26_N210_A3;1;R10C35_S20;R10C35_VSS_S200;1;R11C35_D3;R11C35_S201_D3;1;R5C18_S27;R5C18_VSS_S270;1;R5C18_D3;R5C18_S270_D3;1;R4C31_W27;R4C31_VSS_W270;1;R4C30_X08;R4C30_W271_X08;1;R4C30_D1;R4C30_X08_D1;1;R9C25_E21;R9C25_VSS_E210;1;R9C25_A1;R9C25_E210_A1;1;R18C22_A2;R18C22_W271_A2;1;R9C26_E27;R9C26_VSS_E270;1;R9C26_D0;R9C26_E270_D0;1;R9C25_W27;R9C25_VSS_W270;1;R9C25_D5;R9C25_W270_D5;1;R18C22_E27;R18C22_VSS_E270;1;R18C23_A5;R18C23_E271_A5;1;R12C23_S27;R12C23_VSS_S270;1;R13C23_A1;R13C23_S271_A1;1;R13C26_W21;R13C26_VSS_W210;1;R13C26_A4;R13C26_W210_A4;1;R17C32_S27;R17C32_VSS_S270;1;R17C32_D2;R17C32_S270_D2;1;R4C32_W25;R4C32_VSS_W250;1;R4C32_B0;R4C32_W250_B0;1;R9C29_N21;R9C29_VSS_N210;1;R9C29_A3;R9C29_N210_A3;1;R13C27_N21;R13C27_VSS_N210;1;R13C27_A2;R13C27_N210_A2;1;R20C26_E21;R20C26_VSS_E210;1;R20C26_A0;R20C26_E210_A0;1;R14C26_N21;R14C26_VSS_N210;1;R14C26_A2;R14C26_N210_A2;1;R18C24_N21;R18C24_VSS_N210;1;R18C24_A2;R18C24_N210_A2;1;R18C23_W27;R18C23_VSS_W270;1;R18C22_A3;R18C22_W271_A3;1;R5C21_E27;R5C21_VSS_E270;1;R5C21_D0;R5C21_E270_D0;1;R8C27_A1;R8C27_E210_A1;1;R13C35_W21;R13C35_VSS_W210;1;R13C35_A4;R13C35_W210_A4;1;R21C38_A1;R21C38_E210_A1;1;R10C25_N22;R10C25_VSS_N220;1;R20C25_X06;R20C25_E211_X06;1;R5C19_E21;R5C19_VSS_E210;1;R5C19_A1;R5C19_E210_A1;1;R21C38_E21;R21C38_VSS_E210;1;R21C38_A0;R21C38_E210_A0;1;R15C33_E25;R15C33_VSS_E250;1;R15C34_X08;R15C34_E251_X08;1;R15C31_E27;R15C31_VSS_E270;1;R15C31_D1;R15C31_E270_D1;1;R6C18_N21;R6C18_VSS_N210;1;R6C18_A2;R6C18_N210_A2;1;R14C22_E21;R14C22_VSS_E210;1;R14C22_A1;R14C22_E210_A1;1;R5C22_S27;R5C22_VSS_S270;1;R5C22_D2;R5C22_S270_D2;1;R17C34_N21;R17C34_VSS_N210;1;R17C34_A3;R17C34_N210_A3;1;R5C31_N21;R5C31_VSS_N210;1;R4C31_B3;R4C31_N211_B3;1;R21C35_W21;R21C35_VSS_W210;1;R21C35_A5;R21C35_W210_A5;1;R9C25_S27;R9C25_VSS_S270;1;R9C25_D3;R9C25_S270_D3;1;R8C27_E21;R8C27_VSS_E210;1;R8C27_A0;R8C27_E210_A0;1;R12C32_W21;R12C32_VSS_W210;1;R12C32_A4;R12C32_W210_A4;1;R20C27_N21;R20C27_VSS_N210;1;R20C27_A2;R20C27_N210_A2;1;R14C26_W27;R14C26_VSS_W270;1;R14C26_D4;R14C26_W270_D4;1;R15C31_S27;R15C31_VSS_S270;1;R15C31_D3;R15C31_S270_D3;1;R6C21_N21;R6C21_VSS_N210;1;R10C27_N22;R10C27_VSS_N220;1;R9C30_E21;R9C30_VSS_E210;1;R9C30_A0;R9C30_E210_A0;1;R4C32_S25;R4C32_VSS_S250;1;R4C32_B2;R4C32_S250_B2;1;R21C34_W21;R21C34_VSS_W210;1;R21C34_A4;R21C34_W210_A4;1;R20C25_A3;R20C25_N210_A3;1;R14C26_E21;R14C26_VSS_E210;1;R14C26_A1;R14C26_E210_A1;1;R6C20_W21;R6C20_VSS_W210;1;R6C20_A4;R6C20_W210_A4;1;R18C25_W21;R18C25_VSS_W210;1;R18C25_A4;R18C25_W210_A4;1;R8C26_E25;R8C26_VSS_E250;1;R8C27_A4;R8C27_E251_A4;1;R20C27_S27;R20C27_VSS_S270;1;R20C27_D2;R20C27_S270_D2;1;R4C31_D3;R4C31_S270_D3;1;R9C29_D0;R9C29_E270_D0;1;R20C25_N21;R20C25_VSS_N210;1;R20C25_A2;R20C25_N210_A2;1;VSS;;1;R9C29_S27;R9C29_VSS_S270;1;R9C29_D3;R9C29_S270_D3;1"
          }
        },
        "control_inst.key_value_ALU_I0_I1[2]": {
          "hide_name": 0,
          "bits": [ 3877583 ] ,
          "attributes": {
            "ROUTING": "R23C28_F3;;1;R23C28_N23;R23C28_F3_N230;1;R22C28_B3;R22C28_N231_B3;1",
            "src": "../design/module_top.v:68.19-76.6|../design/module_input_control.v:31.35-31.62|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:32.24-32.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.key_value_ALU_I0_COUT[3]": {
          "hide_name": 0,
          "bits": [ 3877582 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "6",
            "src": "../design/module_top.v:68.19-76.6|../design/module_input_control.v:31.35-31.62|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.key_value_ALU_I0_COUT[2]": {
          "hide_name": 0,
          "bits": [ 3877580 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "6",
            "src": "../design/module_top.v:68.19-76.6|../design/module_input_control.v:31.35-31.62|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.key_pressed_prev_LUT2_I1_F[0]": {
          "hide_name": 0,
          "bits": [ 3877577 ] ,
          "attributes": {
            "ROUTING": "R23C30_A6;R23C30_E252_A6;1;R23C30_A0;R23C30_E252_A0;1;R22C29_A5;R22C29_X07_A5;1;R22C28_W26;R22C28_F6_W260;1;R22C27_X03;R22C27_W261_X03;1;R22C27_B3;R22C27_X03_B3;1;R22C29_X07;R22C29_E261_X07;1;R22C29_A3;R22C29_X07_A3;1;R22C28_E26;R22C28_F6_E260;1;R22C27_A5;R22C27_W131_A5;1;R21C28_A0;R21C28_N111_A0;1;R21C28_A2;R21C28_N111_A2;1;R22C28_W13;R22C28_F6_W130;1;R21C28_E25;R21C28_N111_E250;1;R21C29_A5;R21C29_E251_A5;1;R22C28_F6;;1;R22C28_SN10;R22C28_F6_SN10;1;R23C28_E25;R23C28_S111_E250;1;R23C29_A2;R23C29_E251_A2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.temp_value_DFFCE_Q_CE": {
          "hide_name": 0,
          "bits": [ 3877575 ] ,
          "attributes": {
            "ROUTING": "R22C28_W23;R22C28_W232_W230;1;R22C27_X06;R22C27_W231_X06;1;R22C27_CE1;R22C27_X06_CE1;1;R22C29_N23;R22C29_W231_N230;1;R21C29_X08;R21C29_N231_X08;1;R21C29_CE2;R21C29_X08_CE2;1;R22C29_CE1;R22C29_X06_CE1;1;R22C28_W20;R22C28_N201_W200;1;R22C27_X05;R22C27_W201_X05;1;R22C27_CE2;R22C27_X05_CE2;1;R22C29_X06;R22C29_W231_X06;1;R22C29_CE2;R22C29_X06_CE2;1;R22C30_W23;R22C30_N131_W230;1;R23C30_N13;R23C30_F0_N130;1;R21C28_CE1;R21C28_X05_CE1;1;R23C30_W20;R23C30_F0_W200;1;R23C28_N20;R23C28_W202_N200;1;R21C28_X05;R21C28_N202_X05;1;R21C28_CE0;R21C28_X05_CE0;1;R23C30_F0;;1;R23C30_S10;R23C30_F0_S100;1;R23C30_W21;R23C30_S100_W210;1;R23C29_CE1;R23C29_W211_CE1;1"
          }
        },
        "key_value[3]": {
          "hide_name": 0,
          "bits": [ 3877571 ] ,
          "attributes": {
            "ROUTING": "R22C26_X05;R22C26_E221_X05;1;R22C26_A4;R22C26_X05_A4;1;R22C27_S22;R22C27_E222_S220;1;R23C27_C7;R23C27_S221_C7;1;R22C25_E23;R22C25_E222_E230;1;R22C27_S23;R22C27_E232_S230;1;R23C27_X08;R23C27_S231_X08;1;R23C27_B4;R23C27_X08_B4;1;R22C23_OF2;;1;R22C23_E22;R22C23_OF2_E220;1;R22C25_E22;R22C25_E222_E220;1;R22C27_E22;R22C27_E222_E220;1;R22C28_X05;R22C28_E221_X05;1;R22C28_A3;R22C28_X05_A3;1",
            "src": "../design/module_top.v:58.17-65.6|../design/module_row_scanner.v:6.24-6.33",
            "hdlname": "scanner_inst key_value"
          }
        },
        "key_value[1]": {
          "hide_name": 0,
          "bits": [ 3877568 ] ,
          "attributes": {
            "ROUTING": "R23C27_X04;R23C27_S271_X04;1;R23C27_B2;R23C27_X04_B2;1;R22C27_S27;R22C27_E271_S270;1;R23C27_B7;R23C27_S271_B7;1;R22C26_A2;R22C26_E272_A2;1;R22C22_F6;;1;R22C22_E26;R22C22_F6_E260;1;R22C24_E27;R22C24_E262_E270;1;R22C26_E27;R22C26_E272_E270;1;R22C28_A1;R22C28_E272_A1;1",
            "src": "../design/module_top.v:58.17-65.6|../design/module_row_scanner.v:6.24-6.33",
            "hdlname": "scanner_inst key_value"
          }
        },
        "key_value[0]": {
          "hide_name": 0,
          "bits": [ 3877565 ] ,
          "attributes": {
            "ROUTING": "R23C26_E24;R23C26_E242_E240;1;R23C27_X07;R23C27_E241_X07;1;R23C27_B1;R23C27_X07_B1;1;R22C26_A1;R22C26_X03_A1;1;R23C27_A7;R23C27_E251_A7;1;R23C26_N24;R23C26_E242_N240;1;R22C26_X03;R22C26_N241_X03;1;R23C24_F4;;1;R23C24_E24;R23C24_F4_E240;1;R23C26_E25;R23C26_E242_E250;1;R23C27_N25;R23C27_E251_N250;1;R22C27_A3;R22C27_N251_A3;1",
            "src": "../design/module_top.v:58.17-65.6|../design/module_row_scanner.v:6.24-6.33",
            "hdlname": "scanner_inst key_value"
          }
        },
        "control_inst.key_pressed_prev_LUT2_I1_F[1]": {
          "hide_name": 0,
          "bits": [ 3877564 ] ,
          "attributes": {
            "ROUTING": "R23C30_B0;R23C30_E212_B0;1;R23C27_F7;;1;R23C27_EW10;R23C27_F7_EW10;1;R23C28_E21;R23C28_E111_E210;1;R23C30_B7;R23C30_E212_B7;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.key_pressed_prev_LUT2_I1_F[2]": {
          "hide_name": 0,
          "bits": [ 3877561 ] ,
          "attributes": {
            "ROUTING": "R23C31_W27;R23C31_F7_W270;1;R23C30_X04;R23C30_W271_X04;1;R23C30_C0;R23C30_X04_C0;1;R23C31_EW10;R23C31_F7_EW10;1;R23C30_B6;R23C30_W111_B6;1;R23C31_F7;;1;R23C31_A0;R23C31_F7_A0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.rst": {
          "hide_name": 0,
          "bits": [ 3877550 ] ,
          "attributes": {
            "ROUTING": "R13C24_X01;R13C24_E222_X01;1;R13C24_A7;R13C24_X01_A7;1;R9C18_S27;R9C18_S272_S270;1;R11C18_S27;R11C18_S272_S270;1;R13C18_S22;R13C18_S272_S220;1;R15C18_E22;R15C18_S222_E220;1;R15C20_E81;R15C20_E222_E810;1;R15C24_S21;R15C24_E814_S210;1;R16C24_X02;R16C24_S211_X02;1;R16C24_A1;R16C24_X02_A1;1;R21C20_E27;R21C20_S272_E270;1;R21C22_E22;R21C22_E272_E220;1;R21C24_E23;R21C24_E222_E230;1;R21C26_E26;R21C26_E232_E260;1;R21C28_X07;R21C28_E262_X07;1;R21C28_A5;R21C28_X07_A5;1;R7C32_W22;R7C32_E818_W220;1;R7C30_X01;R7C30_W222_X01;1;R7C30_A7;R7C30_X01_A7;1;R7C26_A7;R7C26_X06_A7;1;R4C19_A7;R4C19_E271_A7;1;R12C24_X06;R12C24_S271_X06;1;R12C24_A6;R12C24_X06_A6;1;R7C19_A7;R7C19_X06_A7;1;R11C20_E22;R11C20_E272_E220;1;R11C21_S22;R11C21_E221_S220;1;R13C21_X01;R13C21_S222_X01;1;R13C21_A6;R13C21_X01_A6;1;R9C21_S22;R9C21_S222_S220;1;R12C22_X03;R12C22_E262_X03;1;R12C22_A6;R12C22_X03_A6;1;R8C24_X06;R8C24_S271_X06;1;R8C24_A4;R8C24_X06_A4;1;R5C18_S26;R5C18_E262_S260;1;R7C18_X03;R7C18_S262_X03;1;R7C18_A7;R7C18_X03_A7;1;R6C16_A7;R6C16_S231_A7;1;R21C24_E26;R21C24_S262_E260;1;R21C25_X03;R21C25_E261_X03;1;R21C25_A6;R21C25_X03_A6;1;R17C24_E26;R17C24_E232_E260;1;R17C26_X03;R17C26_E262_X03;1;R12C23_A7;R12C23_S231_A7;1;R9C26_E26;R9C26_S262_E260;1;R9C28_E83;R9C28_E262_E830;1;R9C32_N26;R9C32_E834_N260;1;R8C32_X03;R8C32_N261_X03;1;R8C32_A7;R8C32_X03_A7;1;R13C20_S23;R13C20_S232_S230;1;R15C20_S26;R15C20_S232_S260;1;R17C20_S26;R17C20_S262_S260;1;R19C20_S83;R19C20_S262_S830;1;R27C20_N13;R27C20_S838_N130;1;R26C20_N23;R26C20_N131_N230;1;R24C20_A6;R24C20_N232_A6;1;R13C21_A7;R13C21_S232_A7;1;R11C21_S23;R11C21_S222_S230;1;R7C21_S22;R7C21_E221_S220;1;R13C24_S81;R13C24_S222_S810;1;R17C24_E21;R17C24_S814_E210;1;R17C25_S21;R17C25_E211_S210;1;R17C25_A7;R17C25_S210_A7;1;R7C28_E80;R7C28_E232_E800;1;R7C32_S20;R7C32_E804_S200;1;R8C32_W20;R8C32_S201_W200;1;R8C31_X01;R8C31_W201_X01;1;R8C31_A6;R8C31_X01_A6;1;R9C27_S26;R9C27_S232_S260;1;R11C27_E26;R11C27_S262_E260;1;R11C29_X07;R11C29_E262_X07;1;R11C29_A5;R11C29_X07_A5;1;R5C23_A6;R5C23_X01_A6;1;R5C16_A4;R5C16_X06_A4;1;R11C24_S22;R11C24_S222_S220;1;R13C24_E22;R13C24_S222_E220;1;R13C26_E23;R13C26_E222_E230;1;R13C27_S23;R13C27_E231_S230;1;R14C27_A7;R14C27_S231_A7;1;R9C24_E22;R9C24_S222_E220;1;R9C26_E81;R9C26_E222_E810;1;R9C30_S21;R9C30_E814_S210;1;R9C30_A7;R9C30_S210_A7;1;R15C23_A6;R15C23_E271_A6;1;R7C28_S27;R7C28_E272_S270;1;R9C28_S82;R9C28_S272_S820;1;R17C28_S10;R17C28_S828_S100;1;R18C28_A6;R18C28_S101_A6;1;R23C21_S27;R23C21_E271_S270;1;R24C21_X06;R24C21_S271_X06;1;R24C21_A4;R24C21_X06_A4;1;R21C24_W27;R21C24_S272_W270;1;R21C23_A5;R21C23_W271_A5;1;R19C24_E23;R19C24_E232_E230;1;R19C26_S23;R19C26_E232_S230;1;R21C26_E23;R21C26_S232_E230;1;R21C28_E26;R21C28_E232_E260;1;R21C30_S26;R21C30_E262_S260;1;R22C30_X03;R22C30_S261_X03;1;R22C30_A1;R22C30_X03_A1;1;R11C20_S27;R11C20_E272_S270;1;R13C20_S22;R13C20_S272_S220;1;R15C20_S23;R15C20_S222_S230;1;R17C20_S23;R17C20_S232_S230;1;R19C20_S26;R19C20_S232_S260;1;R21C20_S26;R21C20_S262_S260;1;R23C20_S27;R23C20_S262_S270;1;R24C20_E27;R24C20_S271_E270;1;R24C21_A7;R24C21_E271_A7;1;R7C25_S22;R7C25_E221_S220;1;R9C25_S22;R9C25_S222_S220;1;R11C25_S22;R11C25_S222_S220;1;R13C25_S81;R13C25_S222_S810;1;R21C25_S21;R21C25_S818_S210;1;R21C25_A7;R21C25_S210_A7;1;R17C25_A6;R17C25_S232_A6;1;R17C22_E22;R17C22_S222_E220;1;R17C24_E22;R17C24_E222_E220;1;R17C26_E81;R17C26_E222_E810;1;R17C30_S21;R17C30_E814_S210;1;R18C30_A6;R18C30_S211_A6;1;R19C29_S23;R19C29_S232_S230;1;R21C29_X02;R21C29_S232_X02;1;R21C29_A3;R21C29_X02_A3;1;R17C24_S23;R17C24_S222_S230;1;R19C24_S26;R19C24_S232_S260;1;R21C24_S26;R21C24_S262_S260;1;R22C24_E26;R22C24_S261_E260;1;R22C26_E26;R22C26_E262_E260;1;R22C28_E27;R22C28_E262_E270;1;R22C30_A2;R22C30_E272_A2;1;R6C23_A3;R6C23_X07_A3;1;R12C18_E23;R12C18_S231_E230;1;R12C20_E26;R12C20_E232_E260;1;R12C22_E27;R12C22_E262_E270;1;R12C23_A3;R12C23_E271_A3;1;R11C26_E27;R11C26_E262_E270;1;R11C24_E26;R11C24_S262_E260;1;R11C27_A7;R11C27_E271_A7;1;R17C22_E23;R17C22_S232_E230;1;R7C21_S27;R7C21_E271_S270;1;R8C21_A3;R8C21_S271_A3;1;R21C30_X07;R21C30_S262_X07;1;R21C30_A2;R21C30_X07_A2;1;R15C24_E27;R15C24_S824_E270;1;R15C25_A4;R15C25_E271_A4;1;R6C23_X07;R6C23_S221_X07;1;R15C22_S27;R15C22_S272_S270;1;R17C22_A1;R17C22_S272_A1;1;R13C24_S26;R13C24_S232_S260;1;R15C24_S27;R15C24_S262_S270;1;R17C24_S27;R17C24_S272_S270;1;R19C24_E27;R19C24_S272_E270;1;R19C26_E27;R19C26_E272_E270;1;R19C28_E27;R19C28_E272_E270;1;R19C30_S27;R19C30_E272_S270;1;R20C30_A1;R20C30_S271_A1;1;R17C26_E21;R17C26_S814_E210;1;R17C27_S21;R17C27_E211_S210;1;R17C27_A7;R17C27_S210_A7;1;R16C26_X06;R16C26_S271_X06;1;R16C26_A6;R16C26_X06_A6;1;R7C21_A7;R7C21_E271_A7;1;R17C26_E22;R17C26_S222_E220;1;R17C28_E23;R17C28_E222_E230;1;R17C29_S23;R17C29_E231_S230;1;R18C29_X02;R18C29_S231_X02;1;R18C29_A2;R18C29_X02_A2;1;R19C22_E24;R19C22_S828_E240;1;R19C24_E24;R19C24_E242_E240;1;R19C26_E25;R19C26_E242_E250;1;R19C28_E25;R19C28_E252_E250;1;R19C30_N25;R19C30_E252_N250;1;R18C30_E25;R18C30_N251_E250;1;R18C31_A3;R18C31_E251_A3;1;R13C22_S80;R13C22_S232_S800;1;R17C22_E20;R17C22_S804_E200;1;R17C23_X01;R17C23_E201_X01;1;R17C23_A7;R17C23_X01_A7;1;R5C16_X06;R5C16_E232_X06;1;R5C16_A6;R5C16_X06_A6;1;R7C31_S27;R7C31_E271_S270;1;R9C31_S22;R9C31_S272_S220;1;R11C31_S22;R11C31_S222_S220;1;R13C31_S81;R13C31_S222_S810;1;R17C31_E21;R17C31_S814_E210;1;R17C31_A1;R17C31_E210_A1;1;R7C18_X01;R7C18_E222_X01;1;R7C18_A1;R7C18_X01_A1;1;R4C20_A7;R4C20_E272_A7;1;R17C20_E27;R17C20_S272_E270;1;R17C22_E27;R17C22_E272_E270;1;R17C24_E27;R17C24_E272_E270;1;R17C26_A1;R17C26_E272_A1;1;R7C22_S26;R7C22_E262_S260;1;R9C22_S27;R9C22_S262_S270;1;R11C22_S82;R11C22_S272_S820;1;R15C26_S23;R15C26_S222_S230;1;R13C26_S22;R13C26_S222_S220;1;R17C26_A6;R17C26_S232_A6;1;R7C27_X06;R7C27_E231_X06;1;R7C27_A6;R7C27_X06_A6;1;R12C26_E27;R12C26_S271_E270;1;R12C28_A1;R12C28_E272_A1;1;R7C26_S26;R7C26_S232_S260;1;R9C26_S26;R9C26_S262_S260;1;R11C26_S26;R11C26_S262_S260;1;R13C26_S26;R13C26_S262_S260;1;R15C26_S27;R15C26_S262_S270;1;R17C26_S22;R17C26_S272_S220;1;R19C26_S22;R19C26_S222_S220;1;R21C26_S22;R21C26_S222_S220;1;R22C26_E22;R22C26_S221_E220;1;R22C27_X01;R22C27_E221_X01;1;R22C27_A6;R22C27_X01_A6;1;R6C27_X02;R6C27_S231_X02;1;R6C27_A2;R6C27_X02_A2;1;R8C22_X07;R8C22_S221_X07;1;R8C22_A5;R8C22_X07_A5;1;R15C25_X01;R15C25_E221_X01;1;R15C25_A6;R15C25_X01_A6;1;R21C22_X06;R21C22_S272_X06;1;R21C22_A7;R21C22_X06_A7;1;R18C21_X01;R18C21_S221_X01;1;R18C21_A7;R18C21_X01_A7;1;R13C22_E23;R13C22_S232_E230;1;R13C24_E23;R13C24_E232_E230;1;R13C26_E26;R13C26_E232_E260;1;R13C28_E26;R13C28_E262_E260;1;R13C30_S26;R13C30_E262_S260;1;R15C30_S26;R15C30_S262_S260;1;R17C30_S26;R17C30_S262_S260;1;R19C30_S26;R19C30_S262_S260;1;R21C30_S27;R21C30_S262_S270;1;R23C30_A1;R23C30_S272_A1;1;R11C22_S23;R11C22_S222_S230;1;R12C22_A7;R12C22_S231_A7;1;R15C22_S22;R15C22_S222_S220;1;R17C22_S23;R17C22_S222_S230;1;R19C22_E23;R19C22_S232_E230;1;R19C23_S23;R19C23_E231_S230;1;R21C23_A7;R21C23_S232_A7;1;R11C26_S27;R11C26_E272_S270;1;R13C26_S27;R13C26_S272_S270;1;R15C26_S22;R15C26_S272_S220;1;R7C26_X06;R7C26_E232_X06;1;R7C26_A6;R7C26_X06_A6;1;R9C24_S22;R9C24_S222_S220;1;R11C24_S23;R11C24_S222_S230;1;R12C24_A7;R12C24_S231_A7;1;R11C22_E26;R11C22_S262_E260;1;R11C23_S26;R11C23_E261_S260;1;R13C23_S26;R13C23_S262_S260;1;R15C23_S26;R15C23_S262_S260;1;R17C23_S26;R17C23_S262_S260;1;R19C23_S27;R19C23_S262_S270;1;R21C23_S27;R21C23_S272_S270;1;R23C23_S27;R23C23_S272_S270;1;R24C23_A3;R24C23_S271_A3;1;R7C16_X01;R7C16_E222_X01;1;R7C16_A6;R7C16_X01_A6;1;R7C28_X06;R7C28_E232_X06;1;R7C28_A6;R7C28_X06_A6;1;R9C22_S26;R9C22_E262_S260;1;R11C22_X05;R11C22_S262_X05;1;R11C22_A2;R11C22_X05_A2;1;R5C26_S23;R5C26_E232_S230;1;R6C26_A4;R6C26_S231_A4;1;R7C32_E27;R7C32_W130_E270;1;R7C34_A7;R7C34_E272_A7;1;R6C32_A6;R6C32_S231_A6;1;R12C22_E22;R12C22_S221_E220;1;R12C24_E23;R12C24_E222_E230;1;R12C26_X02;R12C26_E232_X02;1;R12C26_A3;R12C26_X02_A3;1;R21C23_X05;R21C23_N242_X05;1;R21C23_A4;R21C23_X05_A4;1;R14C20_E27;R14C20_S271_E270;1;R14C21_A5;R14C21_E271_A5;1;R7C17_X01;R7C17_E221_X01;1;R7C17_A6;R7C17_X01_A6;1;R7C20_X01;R7C20_E222_X01;1;R7C20_A6;R7C20_X01_A6;1;R7C28_S26;R7C28_S232_S260;1;R9C28_S83;R9C28_S262_S830;1;R17C28_E25;R17C28_S838_E250;1;R17C30_E25;R17C30_E252_E250;1;R17C31_A7;R17C31_E251_A7;1;R6C23_X01;R6C23_S221_X01;1;R6C23_A7;R6C23_X01_A7;1;R11C10_E22;R11C10_S222_E220;1;R11C12_E22;R11C12_E222_E220;1;R11C14_E23;R11C14_E222_E230;1;R11C16_E26;R11C16_E232_E260;1;R11C18_E27;R11C18_E262_E270;1;R11C20_E27;R11C20_E272_E270;1;R11C22_E27;R11C22_E272_E270;1;R11C24_E27;R11C24_E272_E270;1;R11C25_A6;R11C25_E271_A6;1;R23C20_E27;R23C20_S272_E270;1;R23C22_E22;R23C22_E272_E220;1;R23C24_E23;R23C24_E222_E230;1;R23C26_E23;R23C26_E232_E230;1;R23C28_E26;R23C28_E232_E260;1;R23C30_E27;R23C30_E262_E270;1;R23C31_A2;R23C31_E271_A2;1;R9C24_S27;R9C24_S272_S270;1;R11C24_S82;R11C24_S272_S820;1;R19C24_S10;R19C24_S828_S100;1;R19C24_S21;R19C24_S100_S210;1;R21C24_A7;R21C24_S212_A7;1;R7C17_X06;R7C17_E231_X06;1;R7C17_A7;R7C17_X06_A7;1;R15C24_S22;R15C24_S272_S220;1;R17C24_X03;R17C24_S222_X03;1;R17C24_A7;R17C24_X03_A7;1;R4C18_A4;R4C18_E272_A4;1;R7C18_S27;R7C18_S262_S270;1;R7C20_S27;R7C20_E271_S270;1;R9C20_S22;R9C20_S272_S220;1;R11C20_S23;R11C20_S222_S230;1;R13C20_A4;R13C20_S232_A4;1;R21C29_S27;R21C29_S272_S270;1;R23C29_X06;R23C29_S272_X06;1;R23C29_A5;R23C29_X06_A5;1;R7C26_S23;R7C26_E232_S230;1;R9C26_S23;R9C26_S232_S230;1;R11C26_S23;R11C26_S232_S230;1;R12C26_A7;R12C26_S231_A7;1;R8C20_E27;R8C20_E272_E270;1;R8C21_A1;R8C21_E271_A1;1;R15C22_S23;R15C22_S232_S230;1;R17C26_A7;R17C26_X03_A7;1;R11C23_S23;R11C23_S222_S230;1;R7C25_X01;R7C25_E221_X01;1;R7C25_A6;R7C25_X01_A6;1;R7C24_S22;R7C24_E222_S220;1;R8C24_X01;R8C24_S221_X01;1;R8C24_A0;R8C24_X01_A0;1;R8C20_E22;R8C20_E272_E220;1;R8C22_E22;R8C22_E222_E220;1;R8C24_E23;R8C24_E222_E230;1;R8C26_E26;R8C26_E232_E260;1;R8C28_E26;R8C28_E262_E260;1;R8C30_E27;R8C30_E262_E270;1;R8C32_A3;R8C32_E272_A3;1;R15C23_S27;R15C23_E271_S270;1;R16C23_X06;R16C23_S271_X06;1;R16C23_A5;R16C23_X06_A5;1;R7C27_S23;R7C27_E231_S230;1;R9C27_S80;R9C27_S232_S800;1;R17C27_N23;R17C27_S808_N230;1;R15C27_A6;R15C27_N232_A6;1;R7C31_S23;R7C31_W131_S230;1;R8C31_A7;R8C31_S231_A7;1;R13C22_S23;R13C22_E232_S230;1;R15C22_A7;R15C22_S232_A7;1;R7C22_X03;R7C22_S222_X03;1;R7C22_A7;R7C22_X03_A7;1;R7C23_S26;R7C23_E261_S260;1;R9C23_S27;R9C23_S262_S270;1;R11C23_S27;R11C23_S272_S270;1;R13C23_S27;R13C23_S272_S270;1;R15C23_S82;R15C23_S272_S820;1;R23C23_N24;R23C23_S828_N240;1;R21C23_X03;R21C23_N242_X03;1;R21C23_A6;R21C23_X03_A6;1;R7C24_S26;R7C24_E262_S260;1;R9C24_S26;R9C24_S262_S260;1;R12C24_E27;R12C24_S271_E270;1;R7C24_S27;R7C24_E272_S270;1;R11C24_S27;R11C24_E272_S270;1;R12C25_A6;R12C25_E271_A6;1;R15C25_N23;R15C25_S808_N230;1;R5C27_S23;R5C27_E231_S230;1;R13C27_S26;R13C27_E261_S260;1;R15C27_S27;R15C27_S262_S270;1;R18C27_X01;R18C27_S221_X01;1;R18C27_A6;R18C27_X01_A6;1;R17C27_S22;R17C27_S272_S220;1;R5C22_X01;R5C22_E222_X01;1;R5C22_A7;R5C22_X01_A7;1;R7C29_S27;R7C29_E271_S270;1;R8C29_X06;R8C29_S271_X06;1;R8C29_A6;R8C29_X06_A6;1;R7C29_A7;R7C29_W272_A7;1;R7C22_E22;R7C22_S222_E220;1;R7C24_E81;R7C24_E222_E810;1;R7C32_W13;R7C32_E818_W130;1;R7C31_W27;R7C31_W131_W270;1;R7C29_A6;R7C29_W272_A6;1;R7C24_S23;R7C24_E232_S230;1;R9C24_S23;R9C24_S232_S230;1;R11C24_S26;R11C24_S232_S260;1;R13C24_S27;R13C24_S262_S270;1;R15C24_A0;R15C24_S272_A0;1;R15C24_E22;R15C24_S222_E220;1;R15C26_X01;R15C26_E222_X01;1;R15C25_S23;R15C25_S232_S230;1;R15C26_A6;R15C26_E252_A6;1;R13C25_N23;R13C25_N232_N230;1;R12C25_A7;R12C25_N231_A7;1;R17C22_A6;R17C22_E272_A6;1;R13C25_S23;R13C25_E231_S230;1;R5C23_X01;R5C23_E221_X01;1;R5C23_A7;R5C23_X01_A7;1;R5C21_S22;R5C21_E221_S220;1;R7C21_S23;R7C21_S222_S230;1;R9C21_S23;R9C21_S232_S230;1;R11C21_S26;R11C21_S232_S260;1;R13C21_S27;R13C21_S262_S270;1;R15C21_S22;R15C21_S272_S220;1;R17C21_S22;R17C21_S222_S220;1;R19C21_S23;R19C21_S222_S230;1;R20C21_A4;R20C21_S231_A4;1;R21C24_S27;R21C24_S272_S270;1;R23C24_S27;R23C24_S272_S270;1;R24C24_W27;R24C24_S271_W270;1;R24C23_A2;R24C23_W271_A2;1;R9C18_E23;R9C18_S232_E230;1;R9C20_E26;R9C20_E232_E260;1;R9C22_E27;R9C22_E262_E270;1;R9C24_E27;R9C24_E272_E270;1;R9C26_E82;R9C26_E272_E820;1;R9C34_W24;R9C34_E828_W240;1;R9C32_W25;R9C32_W242_W250;1;R9C31_A7;R9C31_W251_A7;1;R16C20_E27;R16C20_S271_E270;1;R16C22_E27;R16C22_E272_E270;1;R16C24_E22;R16C24_E272_E220;1;R16C26_X01;R16C26_E222_X01;1;R16C26_A0;R16C26_X01_A0;1;R4C18_E27;R4C18_E272_E270;1;R4C19_A6;R4C19_E271_A6;1;R9C18_S23;R9C18_S232_S230;1;R11C18_S23;R11C18_S232_S230;1;R13C18_E23;R13C18_S232_E230;1;R13C20_E23;R13C20_E232_E230;1;R13C21_S23;R13C21_E231_S230;1;R14C21_A6;R14C21_S231_A6;1;R11C26_S22;R11C26_S272_S220;1;R13C26_S81;R13C26_S222_S810;1;R21C26_W21;R21C26_S818_W210;1;R21C26_A5;R21C26_W210_A5;1;R7C25_S23;R7C25_E231_S230;1;R5C19_S27;R5C19_E271_S270;1;R7C19_E27;R7C19_S272_E270;1;R7C20_A7;R7C20_E271_A7;1;R7C22_S22;R7C22_E222_S220;1;R9C22_S22;R9C22_S222_S220;1;R11C22_S22;R11C22_S222_S220;1;R13C22_S22;R13C22_S222_S220;1;R15C22_X05;R15C22_S222_X05;1;R15C22_A3;R15C22_X05_A3;1;R7C22_E23;R7C22_E222_E230;1;R7C24_E23;R7C24_E232_E230;1;R7C26_E26;R7C26_E232_E260;1;R7C28_E83;R7C28_E262_E830;1;R7C36_W25;R7C36_E838_W250;1;R7C34_A3;R7C34_W252_A3;1;R7C18_E22;R7C18_E222_E220;1;R7C20_E22;R7C20_E222_E220;1;R7C21_X01;R7C21_E221_X01;1;R7C21_A6;R7C21_X01_A6;1;R17C28_S23;R17C28_E232_S230;1;R18C28_A7;R18C28_S231_A7;1;R6C30_A7;R6C30_S231_A7;1;R7C23_A0;R7C23_X02_A0;1;R7C18_S23;R7C18_E232_S230;1;R7C23_X02;R7C23_E231_X02;1;R8C18_A5;R8C18_S231_A5;1;R13C22_S27;R13C22_S262_S270;1;R15C22_E27;R15C22_S272_E270;1;R15C23_A7;R15C23_E271_A7;1;R13C20_S27;R13C20_E272_S270;1;R15C20_S27;R15C20_S272_S270;1;R17C20_S27;R17C20_S272_S270;1;R19C20_S27;R19C20_S272_S270;1;R21C20_S27;R21C20_S272_S270;1;R23C20_A3;R23C20_S272_A3;1;R7C19_X06;R7C19_E231_X06;1;R7C19_A4;R7C19_X06_A4;1;R7C31_A7;R7C31_S232_A7;1;R17C24_E23;R17C24_S232_E230;1;R17C26_E23;R17C26_E232_E230;1;R17C27_X06;R17C27_E231_X06;1;R17C27_A6;R17C27_X06_A6;1;R7C28_A7;R7C28_E272_A7;1;R7C25_A5;R7C25_E271_A5;1;R9C31_S26;R9C31_S262_S260;1;R11C31_S26;R11C31_S262_S260;1;R13C31_S26;R13C31_S262_S260;1;R15C31_S26;R15C31_S262_S260;1;R17C31_S26;R17C31_S262_S260;1;R19C31_S27;R19C31_S262_S270;1;R21C31_S22;R21C31_S272_S220;1;R23C31_X01;R23C31_S222_X01;1;R23C31_A6;R23C31_X01_A6;1;R5C28_S23;R5C28_E232_S230;1;R6C28_A5;R6C28_S231_A5;1;R7C26_S27;R7C26_E272_S270;1;R9C26_S27;R9C26_S272_S270;1;R11C26_A1;R11C26_S272_A1;1;R7C16_E23;R7C16_S232_E230;1;R7C18_E26;R7C18_E232_E260;1;R7C20_E27;R7C20_E262_E270;1;R7C22_E27;R7C22_E272_E270;1;R7C24_E22;R7C24_E272_E220;1;R7C26_E23;R7C26_E222_E230;1;R7C28_E27;R7C28_E262_E270;1;R7C31_A6;R7C31_E271_A6;1;R7C30_E27;R7C30_E272_E270;1;R5C32_S23;R5C32_E232_S230;1;R5C30_S23;R5C30_E232_S230;1;R7C30_A6;R7C30_S232_A6;1;R7C21_S26;R7C21_E261_S260;1;R9C21_S26;R9C21_S262_S260;1;R11C21_S27;R11C21_S262_S270;1;R13C21_S22;R13C21_S272_S220;1;R15C21_S23;R15C21_S222_S230;1;R17C21_S23;R17C21_S232_S230;1;R18C21_A5;R18C21_S231_A5;1;R7C28_E22;R7C28_E272_E220;1;R7C30_E22;R7C30_E222_E220;1;R7C32_E23;R7C32_E222_E230;1;R7C34_S23;R7C34_E232_S230;1;R9C34_S26;R9C34_S232_S260;1;R11C34_S27;R11C34_S262_S270;1;R13C34_S27;R13C34_S272_S270;1;R15C34_S27;R15C34_S272_S270;1;R17C34_S22;R17C34_S272_S220;1;R19C34_S23;R19C34_S222_S230;1;R21C34_S23;R21C34_S232_S230;1;R22C34_B2;R22C34_S231_B2;1;R5C16_S23;R5C16_E232_S230;1;R6C16_A6;R6C16_S231_A6;1;R7C27_S27;R7C27_E271_S270;1;R9C27_S27;R9C27_S272_S270;1;R11C27_S27;R11C27_S272_S270;1;R13C27_S22;R13C27_S272_S220;1;R15C27_S22;R15C27_S222_S220;1;R17C27_S23;R17C27_S222_S230;1;R19C27_S23;R19C27_S232_S230;1;R21C27_S23;R21C27_S232_S230;1;R22C27_A7;R22C27_S231_A7;1;R7C8_E22;R7C8_S222_E220;1;R7C10_E22;R7C10_E222_E220;1;R7C12_E22;R7C12_E222_E220;1;R7C14_E22;R7C14_E222_E220;1;R7C16_E22;R7C16_E222_E220;1;R7C18_E23;R7C18_E222_E230;1;R7C20_E26;R7C20_E232_E260;1;R7C22_E26;R7C22_E262_E260;1;R7C24_E27;R7C24_E262_E270;1;R7C26_E27;R7C26_E272_E270;1;R7C27_A7;R7C27_E271_A7;1;R20C24_E27;R20C24_S271_E270;1;R20C26_E27;R20C26_E272_E270;1;R20C28_A7;R20C28_E272_A7;1;R5C22_S22;R5C22_E222_S220;1;R7C22_S23;R7C22_S222_S230;1;R9C22_S23;R9C22_S232_S230;1;R11C22_S26;R11C22_S232_S260;1;R13C22_S26;R13C22_S262_S260;1;R15C22_S26;R15C22_S262_S260;1;R17C22_S27;R17C22_S262_S270;1;R19C22_S27;R19C22_S272_S270;1;R21C22_A2;R21C22_S272_A2;1;R5C25_S23;R5C25_E231_S230;1;R8C25_A7;R8C25_S231_A7;1;R15C22_E24;R15C22_S824_E240;1;R15C24_E25;R15C24_E242_E250;1;R7C25_S80;R7C25_S232_S800;1;R8C8_E22;R8C8_S221_E220;1;R8C10_E23;R8C10_E222_E230;1;R8C12_E23;R8C12_E232_E230;1;R8C14_E26;R8C14_E232_E260;1;R8C16_E27;R8C16_E262_E270;1;R8C18_E27;R8C18_E272_E270;1;R8C20_A0;R8C20_E272_A0;1;R17C24_A6;R17C24_S232_A6;1;R5C23_S22;R5C23_E221_S220;1;R7C23_S22;R7C23_S222_S220;1;R9C23_S22;R9C23_S222_S220;1;R11C23_S22;R11C23_S222_S220;1;R13C23_S23;R13C23_S222_S230;1;R15C23_S23;R15C23_S232_S230;1;R17C23_A6;R17C23_S232_A6;1;R15C24_X03;R15C24_S222_X03;1;R15C24_A7;R15C24_X03_A7;1;R13C22_E22;R13C22_E222_E220;1;R13C24_S22;R13C24_E222_S220;1;R15C24_S23;R15C24_S222_S230;1;R17C24_S26;R17C24_S232_S260;1;R19C24_S27;R19C24_S262_S270;1;R21C24_A1;R21C24_S272_A1;1;R18C29_X06;R18C29_S271_X06;1;R18C29_A4;R18C29_X06_A4;1;R5C22_A6;R5C22_X01_A6;1;R15C26_A7;R15C26_X01_A7;1;R21C24_A0;R21C24_S272_A0;1;R4C2_E27;R4C2_S271_E270;1;R4C4_E22;R4C4_E272_E220;1;R4C6_E22;R4C6_E222_E220;1;R4C8_E22;R4C8_E222_E220;1;R4C10_E23;R4C10_E222_E230;1;R4C12_E23;R4C12_E232_E230;1;R4C14_E26;R4C14_E232_E260;1;R4C16_E27;R4C16_E262_E270;1;R4C17_A1;R4C17_E271_A1;1;R5C31_S23;R5C31_E231_S230;1;R7C31_S26;R7C31_S232_S260;1;R9C31_X01;R9C31_S262_X01;1;R9C31_A1;R9C31_X01_A1;1;R5C29_S23;R5C29_E231_S230;1;R7C29_S26;R7C29_S232_S260;1;R9C29_S26;R9C29_S262_S260;1;R11C29_S27;R11C29_S262_S270;1;R13C29_S27;R13C29_S272_S270;1;R15C29_S27;R15C29_S272_S270;1;R17C29_S27;R17C29_S272_S270;1;R19C29_S27;R19C29_S272_S270;1;R21C29_A2;R21C29_S272_A2;1;R5C8_E22;R5C8_E222_E220;1;R5C10_E22;R5C10_E222_E220;1;R5C12_E22;R5C12_E222_E220;1;R5C14_E23;R5C14_E222_E230;1;R5C16_E26;R5C16_E232_E260;1;R5C18_E27;R5C18_E262_E270;1;R5C20_E22;R5C20_E272_E220;1;R5C22_E22;R5C22_E222_E220;1;R5C24_E23;R5C24_E222_E230;1;R5C26_E23;R5C26_E232_E230;1;R5C28_E23;R5C28_E232_E230;1;R5C30_E23;R5C30_E232_E230;1;R5C32_B6;R5C32_E232_B6;1;R13C28_S27;R13C28_W271_S270;1;R15C28_S22;R15C28_S272_S220;1;R17C28_S22;R17C28_S222_S220;1;R19C28_S23;R19C28_S222_S230;1;R21C28_A7;R21C28_S232_A7;1;R1C2_F6;;1;R1C2_S26;R1C2_F6_S260;1;R3C2_S27;R3C2_S262_S270;1;R5C2_E27;R5C2_S272_E270;1;R5C4_E27;R5C4_E272_E270;1;R5C6_E22;R5C6_E272_E220;1;R5C8_S22;R5C8_E222_S220;1;R7C8_S22;R7C8_S222_S220;1;R9C8_E22;R9C8_S222_E220;1;R9C10_S22;R9C10_E222_S220;1;R11C10_S22;R11C10_S222_S220;1;R13C10_E22;R13C10_S222_E220;1;R13C12_E23;R13C12_E222_E230;1;R13C14_E23;R13C14_E232_E230;1;R13C16_E26;R13C16_E232_E260;1;R13C18_E27;R13C18_E262_E270;1;R13C20_E22;R13C20_E272_E220;1;R13C22_E81;R13C22_E222_E810;1;R13C30_W13;R13C30_E818_W130;1;R13C29_W27;R13C29_W131_W270;1;R13C27_A6;R13C27_W272_A6;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "../design/module_top.v:58.17-65.6|../design/module_row_scanner.v:3.17-3.20",
            "hdlname": "scanner_inst rst"
          }
        },
        "control_inst.key_pressed_prev": {
          "hide_name": 0,
          "bits": [ 3877547 ] ,
          "attributes": {
            "ROUTING": "R23C31_Q4;;1;R23C31_W13;R23C31_Q4_W130;1;R23C31_B7;R23C31_W130_B7;1",
            "src": "../design/module_top.v:68.19-76.6|../design/module_input_control.v:11.11-11.27",
            "hdlname": "control_inst key_pressed_prev"
          }
        },
        "control_inst.key_pressed_prev_DFFC_Q_CLEAR": {
          "hide_name": 0,
          "bits": [ 3877546 ] ,
          "attributes": {
            "ROUTING": "R23C31_F6;;1;R23C31_X07;R23C31_F6_X07;1;R23C31_LSR2;R23C31_X07_LSR2;1"
          }
        },
        "control_inst.key_pressed_LUT1_F_I0": {
          "hide_name": 0,
          "bits": [ 3877543 ] ,
          "attributes": {
            "ROUTING": "R24C22_CE2;R24C22_W211_CE2;1;R23C23_S10;R23C23_F5_S100;1;R23C23_W21;R23C23_S100_W210;1;R23C22_CE2;R23C22_W211_CE2;1;R23C29_E21;R23C29_E212_E210;1;R23C31_X06;R23C31_E212_X06;1;R23C31_A4;R23C31_X06_A4;1;R24C23_W21;R24C23_S111_W210;1;R24C22_CE1;R24C22_W211_CE1;1;R24C22_CE0;R24C22_W211_CE0;1;R23C23_SN10;R23C23_F5_SN10;1;R23C23_F5;;1;R23C23_E25;R23C23_F5_E250;1;R23C25_E20;R23C25_E252_E200;1;R23C27_E21;R23C27_E202_E210;1;R23C29_E24;R23C29_E212_E240;1;R23C31_X03;R23C31_E242_X03;1;R23C31_A7;R23C31_X03_A7;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3881504 ] ,
          "attributes": {
            "ROUTING": "R14C41_F2;;1;R14C41_I0MUX2;R14C41_F2_DUMMY_I0MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "control_inst.clk": {
          "hide_name": 0,
          "bits": [ 3877532 ] ,
          "attributes": {
            "ROUTING": "R17C47_F6;;5;R23C31_CLK2;R23C31_GB00_CLK2;5;R23C32_GBO0;R23C32_GT00_GBO0;5;R20C32_GT00;R20C32_SPINE24_GT00;5;R10C29_SPINE24;R10C29_PCLKR1_SPINE24;5;R23C31_CLK0;R23C31_GB00_CLK0;5;R21C29_CLK0;R21C29_GB00_CLK0;5;R21C32_GBO0;R21C32_GT00_GBO0;5;R21C30_CLK0;R21C30_GB00_CLK0;5;R18C29_CLK0;R18C29_GB00_CLK0;5;R18C32_GBO0;R18C32_GT00_GBO0;5;R20C30_CLK1;R20C30_GB00_CLK1;5;R20C32_GBO0;R20C32_GT00_GBO0;5;R17C31_CLK1;R17C31_GB00_CLK1;5;R17C32_GBO0;R17C32_GT00_GBO0;5;R18C30_CLK1;R18C30_GB00_CLK1;5;R18C31_CLK0;R18C31_GB00_CLK0;5;R17C31_CLK2;R17C31_GB00_CLK2;5;R21C29_CLK2;R21C29_GB00_CLK2;5;R22C29_CLK2;R22C29_GB00_CLK2;5;R22C32_GBO0;R22C32_GT00_GBO0;5;R23C29_CLK1;R23C29_GB00_CLK1;5;R21C28_CLK1;R21C28_GB00_CLK1;5;R21C24_GBO0;R21C24_GT00_GBO0;5;R20C24_GT00;R20C24_SPINE16_GT00;5;R10C28_SPINE16;R10C28_PCLKR1_SPINE16;5;R22C29_CLK1;R22C29_GB00_CLK1;5;R22C27_CLK2;R22C27_GB00_CLK2;5;R22C24_GBO0;R22C24_GT00_GBO0;5;R21C28_CLK0;R21C28_GB00_CLK0;5;R22C27_CLK1;R22C27_GB00_CLK1;5;R22C23_CLK0;R22C23_GB00_CLK0;5;R18C28_CLK1;R18C28_GB00_CLK1;5;R18C24_GBO0;R18C24_GT00_GBO0;5;R17C27_CLK2;R17C27_GB00_CLK2;5;R17C24_GBO0;R17C24_GT00_GBO0;5;R17C25_CLK1;R17C25_GB00_CLK1;5;R21C26_CLK0;R21C26_GB00_CLK0;5;R21C25_CLK1;R21C25_GB00_CLK1;5;R21C25_CLK0;R21C25_GB00_CLK0;5;R17C25_CLK0;R17C25_GB00_CLK0;5;R18C27_CLK2;R18C27_GB00_CLK2;5;R17C24_CLK0;R17C24_GB00_CLK0;5;R17C24_CLK2;R17C24_GB00_CLK2;5;R17C24_CLK1;R17C24_GB00_CLK1;5;R21C24_CLK2;R21C24_GB00_CLK2;5;R20C28_CLK1;R20C28_GB00_CLK1;5;R20C24_GBO0;R20C24_GT00_GBO0;5;R21C24_CLK1;R21C24_GB00_CLK1;5;R17C23_CLK0;R17C23_GB00_CLK0;5;R17C23_CLK1;R17C23_GB00_CLK1;5;R21C23_CLK1;R21C23_GB00_CLK1;5;R21C23_CLK0;R21C23_GB00_CLK0;5;R18C21_CLK0;R18C21_GB00_CLK0;5;R18C20_GBO0;R18C20_GT00_GBO0;5;R20C20_GT00;R20C20_SPINE16_GT00;5;R17C22_CLK1;R17C22_GB00_CLK1;5;R17C20_GBO0;R17C20_GT00_GBO0;5;R18C21_CLK1;R18C21_GB00_CLK1;5;R21C22_CLK2;R21C22_GB00_CLK2;5;R21C20_GBO0;R21C20_GT00_GBO0;5;R17C22_CLK2;R17C22_GB00_CLK2;5;R17C27_CLK0;R17C27_GB00_CLK0;5;R20C21_CLK1;R20C21_GB00_CLK1;5;R20C20_GBO0;R20C20_GT00_GBO0;5;R21C22_CLK0;R21C22_GB00_CLK0;5;R17C27_CLK1;R17C27_GB00_CLK1;5;R17C26_CLK2;R17C26_GB00_CLK2;5;R18C28_CLK2;R18C28_GB00_CLK2;5;R18C28_CLK0;R18C28_GB00_CLK0;5;R17C26_CLK1;R17C26_GB00_CLK1;5;R21C25_CLK2;R21C25_GB00_CLK2;5;R17C23_CLK2;R17C23_GB00_CLK2;5;R23C23_CLK0;R23C23_GB00_CLK0;5;R23C24_GBO0;R23C24_GT00_GBO0;5;R14C27_CLK2;R14C27_GB00_CLK2;5;R14C24_GBO0;R14C24_GT00_GBO0;5;R12C26_CLK2;R12C26_GB00_CLK2;5;R12C24_GBO0;R12C24_GT00_GBO0;5;R12C25_CLK0;R12C25_GB00_CLK0;5;R12C24_CLK1;R12C24_GB00_CLK1;5;R12C25_CLK1;R12C25_GB00_CLK1;5;R15C25_CLK1;R15C25_GB00_CLK1;5;R15C24_GBO0;R15C24_GT00_GBO0;5;R15C25_CLK0;R15C25_GB00_CLK0;5;R15C24_CLK1;R15C24_GB00_CLK1;5;R12C23_CLK2;R12C23_GB00_CLK2;5;R15C24_CLK2;R15C24_GB00_CLK2;5;R12C24_CLK0;R12C24_GB00_CLK0;5;R12C23_CLK0;R12C23_GB00_CLK0;5;R13C27_CLK2;R13C27_GB00_CLK2;5;R13C24_GBO0;R13C24_GT00_GBO0;5;R12C24_CLK2;R12C24_GB00_CLK2;5;R15C23_CLK0;R15C23_GB00_CLK0;5;R15C23_CLK1;R15C23_GB00_CLK1;5;R13C21_CLK2;R13C21_GB00_CLK2;5;R13C20_GBO0;R13C20_GT00_GBO0;5;R15C22_CLK0;R15C22_GB00_CLK0;5;R15C20_GBO0;R15C20_GT00_GBO0;5;R12C22_CLK2;R12C22_GB00_CLK2;5;R12C20_GBO0;R12C20_GT00_GBO0;5;R12C22_CLK1;R12C22_GB00_CLK1;5;R14C21_CLK1;R14C21_GB00_CLK1;5;R14C20_GBO0;R14C20_GT00_GBO0;5;R14C21_CLK0;R14C21_GB00_CLK0;5;R12C22_CLK0;R12C22_GB00_CLK0;5;R15C26_CLK2;R15C26_GB00_CLK2;5;R13C21_CLK0;R13C21_GB00_CLK0;5;R13C21_CLK1;R13C21_GB00_CLK1;5;R15C26_CLK0;R15C26_GB00_CLK0;5;R16C26_CLK1;R16C26_GB00_CLK1;5;R16C24_GBO0;R16C24_GT00_GBO0;5;R15C27_CLK2;R15C27_GB00_CLK2;5;R15C26_CLK1;R15C26_GB00_CLK1;5;R12C26_CLK0;R12C26_GB00_CLK0;5;R12C25_CLK2;R12C25_GB00_CLK2;5;R15C22_CLK2;R15C22_GB00_CLK2;5;R23C23_CLK1;R23C23_GB00_CLK1;5;R9C31_CLK2;R9C31_GB00_CLK2;5;R9C32_GBO0;R9C32_GT00_GBO0;5;R2C32_GT00;R2C32_SPINE0_GT00;5;R10C30_SPINE0;R10C30_PCLKR1_SPINE0;5;R9C31_CLK1;R9C31_GB00_CLK1;5;R11C29_CLK1;R11C29_GB00_CLK1;5;R11C32_GBO0;R11C32_GT00_GBO0;5;R7C29_CLK1;R7C29_GB00_CLK1;5;R7C32_GBO0;R7C32_GT00_GBO0;5;R7C30_CLK2;R7C30_GB00_CLK2;5;R7C30_CLK1;R7C30_GB00_CLK1;5;R7C30_CLK0;R7C30_GB00_CLK0;5;R7C27_CLK0;R7C27_GB00_CLK0;5;R7C24_GBO0;R7C24_GT00_GBO0;5;R2C24_GT00;R2C24_SPINE8_GT00;5;R10C27_SPINE8;R10C27_PCLKR1_SPINE8;5;R7C28_CLK1;R7C28_GB00_CLK1;5;R7C28_CLK0;R7C28_GB00_CLK0;5;R7C29_CLK0;R7C29_GB00_CLK0;5;R8C25_CLK0;R8C25_GB00_CLK0;5;R8C24_GBO0;R8C24_GT00_GBO0;5;R7C31_CLK0;R7C31_GB00_CLK0;5;R7C28_CLK2;R7C28_GB00_CLK2;5;R8C25_CLK2;R8C25_GB00_CLK2;5;R7C27_CLK2;R7C27_GB00_CLK2;5;R7C26_CLK2;R7C26_GB00_CLK2;5;R11C27_CLK1;R11C27_GB00_CLK1;5;R11C24_GBO0;R11C24_GT00_GBO0;5;R7C26_CLK1;R7C26_GB00_CLK1;5;R7C27_CLK1;R7C27_GB00_CLK1;5;R7C25_CLK0;R7C25_GB00_CLK0;5;R8C24_CLK1;R8C24_GB00_CLK1;5;R8C25_CLK1;R8C25_GB00_CLK1;5;R8C32_CLK0;R8C32_GB00_CLK0;5;R8C32_GBO0;R8C32_GT00_GBO0;5;R7C26_CLK0;R7C26_GB00_CLK0;5;R11C26_CLK1;R11C26_GB00_CLK1;5;R8C31_CLK2;R8C31_GB00_CLK2;5;R9C30_CLK2;R9C30_GB00_CLK2;5;R8C32_CLK2;R8C32_GB00_CLK2;5;R7C31_CLK2;R7C31_GB00_CLK2;5;R7C31_CLK1;R7C31_GB00_CLK1;5;R7C29_CLK2;R7C29_GB00_CLK2;5;R12C28_CLK2;R12C28_GB00_CLK2;5;R22C23_CLK2;R22C23_GB00_CLK2;5;R7C22_CLK2;R7C22_GB00_CLK2;5;R7C20_GBO0;R7C20_GT00_GBO0;5;R2C20_GT00;R2C20_SPINE8_GT00;5;R5C23_CLK0;R5C23_GB00_CLK0;5;R5C24_GBO0;R5C24_GT00_GBO0;5;R7C19_CLK1;R7C19_GB00_CLK1;5;R7C20_CLK1;R7C20_GB00_CLK1;5;R7C20_CLK0;R7C20_GB00_CLK0;5;R7C19_CLK0;R7C19_GB00_CLK0;5;R6C23_CLK2;R6C23_GB00_CLK2;5;R6C24_GBO0;R6C24_GT00_GBO0;5;R4C19_CLK2;R4C19_GB00_CLK2;5;R4C20_GBO0;R4C20_GT00_GBO0;5;R5C22_CLK2;R5C22_GB00_CLK2;5;R5C20_GBO0;R5C20_GT00_GBO0;5;R6C23_CLK0;R6C23_GB00_CLK0;5;R4C19_CLK0;R4C19_GB00_CLK0;5;R6C22_CLK2;R6C22_GB00_CLK2;5;R6C20_GBO0;R6C20_GT00_GBO0;5;R7C22_CLK1;R7C22_GB00_CLK1;5;R4C19_CLK1;R4C19_GB00_CLK1;5;R7C18_CLK2;R7C18_GB00_CLK2;5;R7C16_GBO0;R7C16_GT00_GBO0;5;R2C16_GT00;R2C16_SPINE8_GT00;5;R7C18_CLK1;R7C18_GB00_CLK1;5;R8C18_CLK0;R8C18_GB00_CLK0;5;R8C16_GBO0;R8C16_GT00_GBO0;5;R5C16_CLK0;R5C16_GB00_CLK0;5;R5C16_GBO0;R5C16_GT00_GBO0;5;R7C17_CLK0;R7C17_GB00_CLK0;5;R7C17_CLK1;R7C17_GB00_CLK1;5;R6C16_CLK2;R6C16_GB00_CLK2;5;R6C16_GBO0;R6C16_GT00_GBO0;5;R7C17_CLK2;R7C17_GB00_CLK2;5;R6C16_CLK0;R6C16_GB00_CLK0;5;R5C23_CLK2;R5C23_GB00_CLK2;5;R6C16_CLK1;R6C16_GB00_CLK1;5;R4C17_CLK2;R4C17_GB00_CLK2;5;R4C16_GBO0;R4C16_GT00_GBO0;5;R8C21_CLK2;R8C21_GB00_CLK2;5;R8C20_GBO0;R8C20_GT00_GBO0;5;R7C21_CLK1;R7C21_GB00_CLK1;5;R7C21_CLK0;R7C21_GB00_CLK0;5;R7C21_CLK2;R7C21_GB00_CLK2;5;R7C20_CLK2;R7C20_GB00_CLK2;5;R4C20_CLK1;R4C20_GB00_CLK1;5;R7C22_CLK0;R7C22_GB00_CLK0;5;R7C34_CLK2;R7C34_GB00_CLK2;5;R7C34_CLK0;R7C34_GB00_CLK0;5;R5C32_CLK2;R5C32_GB00_CLK2;5;R5C32_GBO0;R5C32_GT00_GBO0;5;R5C31_CLK1;R5C31_GB00_CLK1;5;R5C31_CLK2;R5C31_GB00_CLK2;5;R3C31_CLK2;R3C31_GB00_CLK2;5;R3C32_GBO0;R3C32_GT00_GBO0;5;R3C30_CLK2;R3C30_GB00_CLK2;5;R4C32_CLK2;R4C32_GB00_CLK2;5;R4C32_GBO0;R4C32_GT00_GBO0;5;R3C31_CLK1;R3C31_GB00_CLK1;5;R3C30_CLK0;R3C30_GB00_CLK0;5;R5C30_CLK1;R5C30_GB00_CLK1;5;R3C30_CLK1;R3C30_GB00_CLK1;5;R6C32_CLK1;R6C32_GB00_CLK1;5;R6C32_GBO0;R6C32_GT00_GBO0;5;R21C38_CLK1;R21C38_GB00_CLK1;5;R21C36_GBO0;R21C36_GT00_GBO0;5;R20C36_GT00;R20C36_SPINE24_GT00;5;R21C38_CLK2;R21C38_GB00_CLK2;5;R22C36_CLK1;R22C36_GB00_CLK1;5;R22C36_GBO0;R22C36_GT00_GBO0;5;R22C36_CLK0;R22C36_GB00_CLK0;5;R20C36_CLK0;R20C36_GB00_CLK0;5;R20C36_GBO0;R20C36_GT00_GBO0;5;R20C35_CLK2;R20C35_GB00_CLK2;5;R22C35_CLK1;R22C35_GB00_CLK1;5;R22C35_CLK0;R22C35_GB00_CLK0;5;R22C35_CLK2;R22C35_GB00_CLK2;5;R22C37_CLK0;R22C37_GB00_CLK0;5;R22C34_CLK0;R22C34_GB00_CLK0;5;R20C34_CLK2;R20C34_GB00_CLK2;5;R22C34_CLK2;R22C34_GB00_CLK2;5;R20C34_CLK0;R20C34_GB00_CLK0;5;R20C37_CLK2;R20C37_GB00_CLK2;5;R20C37_CLK0;R20C37_GB00_CLK0;5;R20C37_CLK1;R20C37_GB00_CLK1;5;R22C37_CLK1;R22C37_GB00_CLK1;5;R20C36_CLK2;R20C36_GB00_CLK2;5;R22C36_CLK2;R22C36_GB00_CLK2;5;R23C30_CLK1;R23C30_GB00_CLK1;5",
            "src": "../design/module_top.v:29.18-33.6|../design/module_freq_divider.v:3.17-3.20",
            "hdlname": "divisor_inst clk"
          }
        },
        "display_inst.catodo_o_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3881502 ] ,
          "attributes": {
            "ROUTING": "R14C41_OF0;;1;R14C41_I1MUX1;R14C41_OF0_DUMMY_I1MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "slow_clk": {
          "hide_name": 0,
          "bits": [ 3881823 ] ,
          "attributes": {
            "ROUTING": "R24C22_CLK2;R24C22_X01_CLK2;1;R24C22_CLK0;R24C22_X01_CLK0;1;R23C22_S20;R23C22_E202_S200;1;R24C22_X01;R24C22_S201_X01;1;R24C22_CLK1;R24C22_X01_CLK1;1;R23C28_W80;R23C28_W232_W800;1;R23C20_E20;R23C20_W808_E200;1;R23C22_CLK2;R23C22_X01_CLK2;1;R23C30_W23;R23C30_Q3_W230;1;R23C22_X01;R23C22_E202_X01;1;R23C30_Q3;;1;R23C30_X02;R23C30_Q3_X02;1;R23C30_A3;R23C30_X02_A3;1",
            "src": "../design/module_top.v:10.11-10.19",
            "hdlname": "scanner_inst slow_clk"
          }
        },
        "col_shift_reg[0]": {
          "hide_name": 0,
          "bits": [ 3877527 ] ,
          "attributes": {
            "ROUTING": "R25C22_S25;R25C22_S111_S250;1;R27C22_S20;R27C22_S252_S200;1;R29C22_E20;R29C22_S202_E200;1;R29C23_D1;R29C23_E201_D1;1;R23C22_X02;R23C22_N231_X02;1;R23C22_C3;R23C22_X02_C3;1;R24C22_N23;R24C22_Q3_N230;1;R24C22_A0;R24C22_X02_A0;1;R24C22_D7;R24C22_X02_D7;1;R24C22_X06;R24C22_Q3_X06;1;R24C22_C6;R24C22_X06_C6;1;R23C22_X08;R23C22_N231_X08;1;R24C22_X02;R24C22_Q3_X02;1;R23C22_SEL0;R23C22_X08_SEL0;1;R24C22_Q3;;1;R24C22_SN10;R24C22_Q3_SN10;1;R23C22_C6;R23C22_N111_C6;1",
            "hdlname": "scanner_inst col_shift_reg",
            "src": "../design/module_top.v:58.17-65.6|../design/module_row_scanner.v:4.23-4.36"
          }
        },
        "divisor_inst.slow_clk_DFFRE_Q_RESET": {
          "hide_name": 0,
          "bits": [ 3881824 ] ,
          "attributes": {
            "ROUTING": "R23C30_F1;;1;R23C30_X06;R23C30_F1_X06;1;R23C30_LSR1;R23C30_X06_LSR1;1"
          }
        },
        "col_shift_reg[1]": {
          "hide_name": 0,
          "bits": [ 3877522 ] ,
          "attributes": {
            "ROUTING": "R25C22_S22;R25C22_S121_S220;1;R27C22_S23;R27C22_S222_S230;1;R29C22_E23;R29C22_S232_E230;1;R29C23_X02;R29C23_E231_X02;1;R29C23_A0;R29C23_X02_A0;1;R24C22_B7;R24C22_X05_B7;1;R24C22_X05;R24C22_Q0_X05;1;R24C22_B6;R24C22_X05_B6;1;R23C22_B3;R23C22_N131_B3;1;R24C22_SN20;R24C22_Q0_SN20;1;R24C22_N13;R24C22_Q0_N130;1;R23C22_D6;R23C22_N131_D6;1;R24C22_Q0;;1;R23C22_C1;R23C22_N121_C1;1;R23C22_A4;R23C22_N121_A4;1",
            "hdlname": "scanner_inst col_shift_reg",
            "src": "../design/module_top.v:58.17-65.6|../design/module_row_scanner.v:4.23-4.36"
          }
        },
        "divisor_inst.slow_clk_DFFRE_Q_CE_LUT4_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3881827 ] ,
          "attributes": {
            "ROUTING": "R21C37_OF6;;1;R21C37_W26;R21C37_OF6_W260;1;R21C35_S26;R21C35_W262_S260;1;R22C35_X03;R22C35_S261_X03;1;R22C35_A7;R22C35_X03_A7;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "col_shift_reg[2]": {
          "hide_name": 0,
          "bits": [ 3877517 ] ,
          "attributes": {
            "ROUTING": "R24C22_W25;R24C22_S111_W250;1;R24C20_W20;R24C20_W252_W200;1;R24C18_W21;R24C18_W202_W210;1;R24C16_W21;R24C16_W212_W210;1;R24C14_S21;R24C14_W212_S210;1;R26C14_S81;R26C14_S212_S810;1;R29C14_W22;R29C14_N814_W220;1;R29C13_D1;R29C13_W221_D1;1;R23C22_A3;R23C22_X07_A3;1;R23C22_B1;R23C22_X07_B1;1;R23C22_X07;R23C22_Q4_X07;1;R23C22_B6;R23C22_X07_B6;1;R23C22_SN10;R23C22_Q4_SN10;1;R24C22_D6;R24C22_S111_D6;1;R23C22_S13;R23C22_Q4_S130;1;R24C22_C7;R24C22_S131_C7;1;R23C22_Q4;;1;R23C22_S10;R23C22_Q4_S100;1;R24C22_A4;R24C22_S101_A4;1",
            "hdlname": "scanner_inst col_shift_reg",
            "src": "../design/module_top.v:58.17-65.6|../design/module_row_scanner.v:4.23-4.36"
          }
        },
        "divisor_inst.slow_clk_DFFRE_Q_CE_LUT4_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 3881828 ] ,
          "attributes": {
            "ROUTING": "R22C36_F7;;1;R22C36_EW10;R22C36_F7_EW10;1;R22C35_B7;R22C35_W111_B7;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "col_shift_reg[3]": {
          "hide_name": 0,
          "bits": [ 3877512 ] ,
          "attributes": {
            "ROUTING": "R24C22_X07;R24C22_Q4_X07;1;R24C22_A3;R24C22_X07_A3;1;R28C22_W25;R28C22_S252_W250;1;R28C20_W20;R28C20_W252_W200;1;R28C18_W20;R28C18_W202_W200;1;R28C16_W20;R28C16_W202_W200;1;R28C14_W20;R28C14_W202_W200;1;R28C13_S20;R28C13_W201_S200;1;R29C13_X03;R29C13_N202_X03;1;R29C13_A0;R29C13_X03_A0;1;R23C22_A1;R23C22_X03_A1;1;R23C22_A6;R23C22_X03_A6;1;R24C22_X03;R24C22_Q4_X03;1;R24C22_S24;R24C22_Q4_S240;1;R26C22_S25;R26C22_S242_S250;1;R24C22_N10;R24C22_Q4_N100;1;R23C22_D3;R23C22_N101_D3;1;R23C22_X03;R23C22_N241_X03;1;R24C22_Q4;;1;R24C22_N24;R24C22_Q4_N240;1;R24C22_A7;R24C22_X03_A7;1;R24C22_A6;R24C22_X03_A6;1",
            "hdlname": "scanner_inst col_shift_reg",
            "src": "../design/module_top.v:58.17-65.6|../design/module_row_scanner.v:4.23-4.36"
          }
        },
        "divisor_inst.slow_clk_DFFRE_Q_CE_LUT4_F_I0[2]": {
          "hide_name": 0,
          "bits": [ 3881829 ] ,
          "attributes": {
            "ROUTING": "R21C35_F6;;1;R21C35_E10;R21C35_F6_E100;1;R21C35_S22;R21C35_E100_S220;1;R22C35_C7;R22C35_S221_C7;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.catodo_o[0]": {
          "hide_name": 0,
          "bits": [ 3877508 ] ,
          "attributes": {
            "ROUTING": "R15C40_OF7;;1;R15C40_E13;R15C40_OF7_E130;1;R15C41_S23;R15C41_E131_S230;1;R17C41_S23;R17C41_S232_S230;1;R19C41_S26;R19C41_S232_S260;1;R21C41_S27;R21C41_S262_S270;1;R23C41_S22;R23C41_S272_S220;1;R25C41_S22;R25C41_S222_S220;1;R27C41_S22;R27C41_S222_S220;1;R29C41_D1;R29C41_S222_D1;1",
            "src": "../design/module_top.v:85.23-91.6|../design/module_7_segments.v:8.24-8.32",
            "hdlname": "display_inst catodo_o"
          }
        },
        "divisor_inst.slow_clk_DFFRE_Q_CE_LUT4_F_I0[3]": {
          "hide_name": 0,
          "bits": [ 3881830 ] ,
          "attributes": {
            "ROUTING": "R21C34_F7;;1;R21C34_EW10;R21C34_F7_EW10;1;R21C35_S25;R21C35_E111_S250;1;R22C35_X04;R22C35_S251_X04;1;R22C35_D7;R22C35_X04_D7;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.catodo_o[1]": {
          "hide_name": 0,
          "bits": [ 3877505 ] ,
          "attributes": {
            "ROUTING": "R15C38_OF7;;1;R15C38_E27;R15C38_OF7_E270;1;R15C40_S27;R15C40_E272_S270;1;R17C40_S27;R17C40_S272_S270;1;R19C40_S22;R19C40_S272_S220;1;R21C40_S23;R21C40_S222_S230;1;R23C40_S26;R23C40_S232_S260;1;R25C40_S27;R25C40_S262_S270;1;R27C40_S27;R27C40_S272_S270;1;R29C40_E27;R29C40_S272_E270;1;R29C41_A0;R29C41_E271_A0;1",
            "src": "../design/module_top.v:85.23-91.6|../design/module_7_segments.v:8.24-8.32",
            "hdlname": "display_inst catodo_o"
          }
        },
        "divisor_inst.slow_clk_DFFRE_Q_CE_LUT4_F_I0_LUT3_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3881832 ] ,
          "attributes": {
            "ROUTING": "R22C36_F6;;1;R22C36_X03;R22C36_F6_X03;1;R22C36_A7;R22C36_X03_A7;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.catodo_o[2]": {
          "hide_name": 0,
          "bits": [ 3877502 ] ,
          "attributes": {
            "ROUTING": "R13C42_OF7;;1;R13C42_E27;R13C42_OF7_E270;1;R13C44_E27;R13C44_E272_E270;1;R13C46_E27;R13C46_E272_E270;1;R13C47_A0;R13C47_E271_A0;1",
            "src": "../design/module_top.v:85.23-91.6|../design/module_7_segments.v:8.24-8.32",
            "hdlname": "display_inst catodo_o"
          }
        },
        "divisor_inst.slow_clk_DFFRE_Q_CE_LUT4_F_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3881837 ] ,
          "attributes": {
            "ROUTING": "R21C37_F6;;1;R21C37_I0MUX6;R21C37_F6_DUMMY_I0MUX6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.catodo_o[3]": {
          "hide_name": 0,
          "bits": [ 3877499 ] ,
          "attributes": {
            "ROUTING": "R13C40_OF7;;1;R13C40_E27;R13C40_OF7_E270;1;R13C42_E22;R13C42_E272_E220;1;R13C44_E23;R13C44_E222_E230;1;R13C46_E23;R13C46_E232_E230;1;R13C47_S23;R13C47_E231_S230;1;R14C47_X02;R14C47_S231_X02;1;R14C47_A0;R14C47_X02_A0;1",
            "src": "../design/module_top.v:85.23-91.6|../design/module_7_segments.v:8.24-8.32",
            "hdlname": "display_inst catodo_o"
          }
        },
        "divisor_inst.slow_clk_DFFRE_Q_CE_LUT4_F_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3881838 ] ,
          "attributes": {
            "ROUTING": "R21C37_F7;;1;R21C37_I1MUX6;R21C37_F7_DUMMY_I1MUX6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.catodo_o[4]": {
          "hide_name": 0,
          "bits": [ 3877496 ] ,
          "attributes": {
            "ROUTING": "R14C42_OF7;;1;R14C42_E13;R14C42_OF7_E130;1;R14C43_E23;R14C43_E131_E230;1;R14C45_E26;R14C45_E232_E260;1;R14C47_X03;R14C47_E262_X03;1;R14C47_D1;R14C47_X03_D1;1",
            "src": "../design/module_top.v:85.23-91.6|../design/module_7_segments.v:8.24-8.32",
            "hdlname": "display_inst catodo_o"
          }
        },
        "divisor_inst.slow_clk_DFFRE_Q_CE_LUT4_F_I0_MUX2_LUT5_O_S0[4]": {
          "hide_name": 0,
          "bits": [ 3881839 ] ,
          "attributes": {
            "ROUTING": "R20C37_F7;;1;R20C37_S27;R20C37_F7_S270;1;R21C37_X06;R21C37_S271_X06;1;R21C37_SEL6;R21C37_X06_SEL6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.catodo_o[5]": {
          "hide_name": 0,
          "bits": [ 3877493 ] ,
          "attributes": {
            "ROUTING": "R15C42_OF7;;1;R15C42_E27;R15C42_OF7_E270;1;R15C44_E22;R15C44_E272_E220;1;R15C46_E22;R15C46_E222_E220;1;R15C47_D1;R15C47_E221_D1;1",
            "src": "../design/module_top.v:85.23-91.6|../design/module_7_segments.v:8.24-8.32",
            "hdlname": "display_inst catodo_o"
          }
        },
        "divisor_inst.slow_clk_DFFRE_Q_CE_LUT4_F_I0_MUX2_LUT5_O_S0[3]": {
          "hide_name": 0,
          "bits": [ 3881842 ] ,
          "attributes": {
            "ROUTING": "R21C36_F7;;1;R21C36_E10;R21C36_F7_E100;1;R21C37_D7;R21C37_E101_D7;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.catodo_o[6]": {
          "hide_name": 0,
          "bits": [ 3877490 ] ,
          "attributes": {
            "ROUTING": "R14C40_OF7;;1;R14C40_SN20;R14C40_OF7_SN20;1;R15C40_E22;R15C40_S121_E220;1;R15C42_E81;R15C42_E222_E810;1;R15C45_E21;R15C45_W818_E210;1;R15C47_X02;R15C47_E212_X02;1;R15C47_A0;R15C47_X02_A0;1",
            "src": "../design/module_top.v:85.23-91.6|../design/module_7_segments.v:8.24-8.32",
            "hdlname": "display_inst catodo_o"
          }
        },
        "registro_inst.col_shift_reg_DFFRE_Q_RESET": {
          "hide_name": 0,
          "bits": [ 3881848 ] ,
          "attributes": {
            "ROUTING": "R24C21_F7;;1;R24C21_E27;R24C21_F7_E270;1;R24C22_LSR2;R24C22_E271_LSR2;1"
          }
        },
        "display_inst.anodo_o[0]": {
          "hide_name": 0,
          "bits": [ 3877485 ] ,
          "attributes": {
            "ROUTING": "R16C37_SEL6;R16C37_X05_SEL6;1;R16C35_X04;R16C35_S212_X04;1;R16C35_SEL3;R16C35_X04_SEL3;1;R16C33_X07;R16C33_S221_X07;1;R16C33_A5;R16C33_X07_A5;1;R15C36_SEL6;R15C36_E261_SEL6;1;R15C35_SEL0;R15C35_X08_SEL0;1;R15C35_SEL6;R15C35_X08_SEL6;1;R16C37_SEL0;R16C37_X05_SEL0;1;R15C35_SEL2;R15C35_X08_SEL2;1;R15C36_SEL0;R15C36_E261_SEL0;1;R14C35_S21;R14C35_F1_S210;1;R15C35_X08;R15C35_S211_X08;1;R15C35_SEL4;R15C35_X08_SEL4;1;R15C36_SEL2;R15C36_E261_SEL2;1;R16C37_SEL4;R16C37_X05_SEL4;1;R15C37_S26;R15C37_E262_S260;1;R16C37_X05;R16C37_S261_X05;1;R16C37_SEL2;R16C37_X05_SEL2;1;R15C35_W22;R15C35_S121_W220;1;R15C33_S22;R15C33_W222_S220;1;R17C33_S23;R17C33_S222_S230;1;R19C33_S23;R19C33_S232_S230;1;R21C33_S26;R21C33_S232_S260;1;R23C33_S27;R23C33_S262_S270;1;R25C33_S22;R25C33_S272_S220;1;R27C33_S22;R27C33_S222_S220;1;R29C33_D1;R29C33_S222_D1;1;R14C35_F1;;1;R14C35_SN20;R14C35_F1_SN20;1;R15C35_E26;R15C35_S121_E260;1;R15C36_SEL4;R15C36_E261_SEL4;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "display_inst anodo_o"
          }
        },
        "registro_inst.col_shift_reg_DFFRE_Q_1_RESET": {
          "hide_name": 0,
          "bits": [ 3881850 ] ,
          "attributes": {
            "ROUTING": "R23C20_F3;;1;R23C20_EW10;R23C20_F3_EW10;1;R23C21_E21;R23C21_E111_E210;1;R23C22_LSR2;R23C22_E211_LSR2;1"
          }
        },
        "display_inst.anodo_o[1]": {
          "hide_name": 0,
          "bits": [ 3877478 ] ,
          "attributes": {
            "ROUTING": "R11C36_SEL0;R11C36_X06_SEL0;1;R11C37_SEL4;R11C37_X07_SEL4;1;R11C37_SEL0;R11C37_X07_SEL0;1;R11C36_SEL4;R11C36_X06_SEL4;1;R12C33_S26;R12C33_W121_S260;1;R14C33_S26;R14C33_S262_S260;1;R16C33_S26;R16C33_S262_S260;1;R18C33_W26;R18C33_S262_W260;1;R18C31_S26;R18C31_W262_S260;1;R20C31_W26;R20C31_S262_W260;1;R20C29_S26;R20C29_W262_S260;1;R22C29_W26;R22C29_S262_W260;1;R22C27_S26;R22C27_W262_S260;1;R24C27_S27;R24C27_S262_S270;1;R26C27_S27;R26C27_S272_S270;1;R28C27_W27;R28C27_S272_W270;1;R28C25_W27;R28C25_W272_W270;1;R28C23_W22;R28C23_W272_W220;1;R28C21_W22;R28C21_W222_W220;1;R28C19_W22;R28C19_W222_W220;1;R28C17_W23;R28C17_W222_W230;1;R28C15_W26;R28C15_W232_W260;1;R28C13_W26;R28C13_W262_W260;1;R28C11_W27;R28C11_W262_W270;1;R28C9_W22;R28C9_W272_W220;1;R28C8_S22;R28C8_W221_S220;1;R29C8_D1;R29C8_S221_D1;1;R13C36_E21;R13C36_E212_E210;1;R13C37_X02;R13C37_E211_X02;1;R13C37_SEL1;R13C37_X02_SEL1;1;R12C37_S22;R12C37_E222_S220;1;R14C37_S22;R14C37_S222_S220;1;R15C37_X07;R15C37_S221_X07;1;R15C37_SEL2;R15C37_X07_SEL2;1;R11C37_SEL2;R11C37_X07_SEL2;1;R12C34_EW20;R12C34_F1_EW20;1;R12C35_E22;R12C35_E121_E220;1;R12C37_X05;R12C37_E222_X05;1;R12C37_SEL0;R12C37_X05_SEL0;1;R11C36_E24;R11C36_E212_E240;1;R11C37_X07;R11C37_E241_X07;1;R11C37_SEL6;R11C37_X07_SEL6;1;R15C37_SEL6;R15C37_X06_SEL6;1;R11C36_SEL6;R11C36_X06_SEL6;1;R15C37_SEL0;R15C37_X06_SEL0;1;R13C34_E21;R13C34_S111_E210;1;R13C36_S21;R13C36_E212_S210;1;R15C36_E21;R15C36_S212_E210;1;R15C37_X06;R15C37_E211_X06;1;R15C37_SEL4;R15C37_X06_SEL4;1;R12C34_F1;;1;R12C34_SN10;R12C34_F1_SN10;1;R11C34_E21;R11C34_N111_E210;1;R11C36_X06;R11C36_E212_X06;1;R11C36_SEL2;R11C36_X06_SEL2;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "display_inst anodo_o"
          }
        },
        "registro_inst.col_shift_reg_DFFRE_Q_2_RESET": {
          "hide_name": 0,
          "bits": [ 3881853 ] ,
          "attributes": {
            "ROUTING": "R24C20_F6;;1;R24C20_EW10;R24C20_F6_EW10;1;R24C21_E21;R24C21_E111_E210;1;R24C22_LSR0;R24C22_E211_LSR0;1"
          }
        },
        "display_inst.anodo_o[2]": {
          "hide_name": 0,
          "bits": [ 3877474 ] ,
          "attributes": {
            "ROUTING": "R12C33_W22;R12C33_W222_W220;1;R12C31_W23;R12C31_W222_W230;1;R12C29_S23;R12C29_W232_S230;1;R14C29_S23;R14C29_S232_S230;1;R16C29_S26;R16C29_S232_S260;1;R18C29_S27;R18C29_S262_S270;1;R20C29_S22;R20C29_S272_S220;1;R22C29_S22;R22C29_S222_S220;1;R24C29_S23;R24C29_S222_S230;1;R26C29_S26;R26C29_S232_S260;1;R28C29_S27;R28C29_S262_S270;1;R29C29_A0;R29C29_S271_A0;1;R12C35_W22;R12C35_F2_W220;1;R12C33_X05;R12C33_W222_X05;1;R12C33_A5;R12C33_X05_A5;1;R12C35_SN10;R12C35_F2_SN10;1;R13C35_D6;R13C35_S111_D6;1;R12C35_F2;;1;R12C35_X05;R12C35_F2_X05;1;R12C35_SEL6;R12C35_X05_SEL6;1",
            "src": "../design/module_top.v:85.23-91.6|../design/module_7_segments.v:7.24-7.31",
            "hdlname": "display_inst anodo_o"
          }
        },
        "registro_inst.col_shift_reg_DFFSE_Q_SET": {
          "hide_name": 0,
          "bits": [ 3881857 ] ,
          "attributes": {
            "ROUTING": "R24C21_F4;;1;R24C21_S13;R24C21_F4_S130;1;R24C21_E25;R24C21_S130_E250;1;R24C22_X08;R24C22_E251_X08;1;R24C22_LSR1;R24C22_X08_LSR1;1"
          }
        },
        "display_inst.anodo_o[3]": {
          "hide_name": 0,
          "bits": [ 3877470 ] ,
          "attributes": {
            "ROUTING": "R14C35_F4;;1;R14C35_E24;R14C35_F4_E240;1;R14C37_E24;R14C37_E242_E240;1;R14C39_E24;R14C39_E242_E240;1;R14C41_S24;R14C41_E242_S240;1;R16C41_E24;R16C41_S242_E240;1;R16C43_E25;R16C43_E242_E250;1;R16C45_E20;R16C45_E252_E200;1;R16C47_S20;R16C47_E202_S200;1;R17C47_D1;R17C47_S201_D1;1",
            "src": "../design/module_top.v:85.23-91.6|../design/module_7_segments.v:7.24-7.31",
            "hdlname": "display_inst anodo_o"
          }
        }
      }
    }
  }
}
