/*
 * Generated by gen_defines.py
 *
 * DTS input file:
 *   C:/dev/stm32/build/zephyr/zephyr.dts.pre
 *
 * Directories with bindings:
 *   $ZEPHYR_BASE\dts\bindings
 *
 * Node dependency ordering (ordinal and path):
 *   0   /
 *   1   /aliases
 *   2   /chosen
 *   3   /connector
 *   4   /soc
 *   5   /soc/interrupt-controller@e000e100
 *   6   /clocks
 *   7   /clocks/clk-hse
 *   8   /clocks/pll
 *   9   /soc/rcc@46020c00
 *   10  /soc/pin-controller@42020000
 *   11  /soc/pin-controller@42020000/adc1_in1_pc0
 *   12  /soc/adc@42028000
 *   13  /dietemp
 *   14  /memory@20000000
 *   15  /memory@28000000
 *   16  /soc/pin-controller@42020000/i2c1_scl_pb8
 *   17  /soc/pin-controller@42020000/i2c1_sda_pb9
 *   18  /soc/i2c@40005400
 *   19  /smbus1
 *   20  /soc/pin-controller@42020000/i2c2_scl_pf1
 *   21  /soc/pin-controller@42020000/i2c2_sda_pf0
 *   22  /soc/i2c@40005800
 *   23  /smbus2
 *   24  /soc/i2c@46002800
 *   25  /smbus3
 *   26  /soc/i2c@40008400
 *   27  /smbus4
 *   28  /soc/i2c@40009800
 *   29  /smbus5
 *   30  /soc/i2c@40009c00
 *   31  /smbus6
 *   32  /soc/pin-controller@42020000/analog_pa13
 *   33  /soc/pin-controller@42020000/analog_pa14
 *   34  /soc/pin-controller@42020000/analog_pa15
 *   35  /soc/pin-controller@42020000/analog_pb3
 *   36  /soc/pin-controller@42020000/analog_pb4
 *   37  /soc/pin-controller@42020000/debug_jtck_swclk_pa14
 *   38  /soc/pin-controller@42020000/debug_jtdi_pa15
 *   39  /soc/pin-controller@42020000/debug_jtdo_swo_pb3
 *   40  /soc/pin-controller@42020000/debug_jtms_swdio_pa13
 *   41  /soc/pin-controller@42020000/debug_jtrst_pb4
 *   42  /swj_port
 *   43  /vbat_1
 *   44  /soc/pin-controller@42020000/adc4_in18_pb0
 *   45  /soc/adc@46021000
 *   46  /vbat_4
 *   47  /vref_1
 *   48  /vref_4
 *   49  /clocks/clk-hsi
 *   50  /clocks/clk-hsi48
 *   51  /clocks/clk-lse
 *   52  /clocks/clk-lsi
 *   53  /clocks/clk-msik
 *   54  /clocks/clk-msis
 *   55  /clocks/pll2
 *   56  /clocks/pll3
 *   57  /cpus
 *   58  /cpus/power-states
 *   59  /cpus/power-states/state0
 *   60  /cpus/power-states/state1
 *   61  /cpus/power-states/state2
 *   62  /cpus/cpu@0
 *   63  /cpus/cpu@0/mpu@e000ed90
 *   64  /soc/pin-controller@42020000/gpio@42020800
 *   65  /gpio_keys
 *   66  /gpio_keys/button
 *   67  /soc/pin-controller@42020000/gpio@42020400
 *   68  /soc/pin-controller@42020000/gpio@42021800
 *   69  /leds
 *   70  /leds/led_1
 *   71  /leds/led_2
 *   72  /leds/led_3
 *   73  /mcos
 *   74  /mcos/mco1
 *   75  /soc/rcc@46020c00/reset-controller
 *   76  /soc/timers@40000400
 *   77  /soc/pin-controller@42020000/tim3_ch2_pc7
 *   78  /soc/timers@40000400/pwm
 *   79  /soc/timers@40000800
 *   80  /soc/pin-controller@42020000/tim4_ch2_pb7
 *   81  /soc/timers@40000800/pwm
 *   82  /pwmleds
 *   83  /pwmleds/blue_led_1
 *   84  /pwmleds/green_led_1
 *   85  /soc/adc@42028100
 *   86  /soc/adc@42028300
 *   87  /soc/aes@420c0000
 *   88  /soc/pin-controller@42020000/fdcan1_rx_pd0
 *   89  /soc/pin-controller@42020000/fdcan1_tx_pd1
 *   90  /soc/can@4000a400
 *   91  /soc/pin-controller@42020000/dac1_out1_pa4
 *   92  /soc/dac@46021800
 *   93  /soc/gpio@42022000
 *   94  /soc/hash@420c0400
 *   95  /soc/interrupt-controller@46022000
 *   96  /soc/memory@40036400
 *   97  /otghs_phy
 *   98  /soc/pin-controller@42020000/usb_otg_hs_dm_pa11
 *   99  /soc/pin-controller@42020000/usb_otg_hs_dp_pa12
 *   100 /soc/otghs@42040000
 *   101 /soc/rng@420c0800
 *   102 /soc/rtc@46007800
 *   103 /soc/dma@40020000
 *   104 /soc/sai1@40015404
 *   105 /soc/sai1@40015424
 *   106 /soc/pin-controller@42020000/sdmmc1_ck_pc12
 *   107 /soc/pin-controller@42020000/sdmmc1_cmd_pd2
 *   108 /soc/pin-controller@42020000/sdmmc1_d0_pc8
 *   109 /soc/pin-controller@42020000/sdmmc1_d1_pc9
 *   110 /soc/pin-controller@42020000/sdmmc1_d2_pc10
 *   111 /soc/pin-controller@42020000/sdmmc1_d3_pc11
 *   112 /soc/sdmmc@420c8000
 *   113 /soc/sdmmc@420c8c00
 *   114 /soc/pin-controller@42020000/usart2_rx_pd6
 *   115 /soc/pin-controller@42020000/usart2_tx_pd5
 *   116 /soc/serial@40004400
 *   117 /soc/serial@40004800
 *   118 /soc/serial@40004c00
 *   119 /soc/serial@40005000
 *   120 /soc/serial@40006400
 *   121 /soc/pin-controller@42020000/usart1_rx_pa10
 *   122 /soc/pin-controller@42020000/usart1_tx_pa9
 *   123 /soc/serial@40013800
 *   124 /soc/pin-controller@42020000/lpuart1_rx_pg8
 *   125 /soc/pin-controller@42020000/lpuart1_tx_pg7
 *   126 /soc/serial@46002400
 *   127 /soc/spi@40003800
 *   128 /soc/pin-controller@42020000/gpio@42020c00
 *   129 /soc/pin-controller@42020000/spi1_miso_pa6
 *   130 /soc/pin-controller@42020000/spi1_mosi_pa7
 *   131 /soc/pin-controller@42020000/spi1_sck_pa5
 *   132 /soc/spi@40013000
 *   133 /soc/spi@420d1400
 *   134 /soc/spi@420d2400
 *   135 /soc/spi@46002000
 *   136 /soc/timer@e000e010
 *   137 /soc/timers@40009400
 *   138 /soc/timers@46004400
 *   139 /soc/timers@46004800
 *   140 /soc/timers@46004c00
 *   141 /soc/ucpd@4000dc00
 *   142 /soc/vrefbuf@46007400
 *   143 /soc/watchdog@40002c00
 *   144 /soc/watchdog@40003000
 *   145 /soc/flash-controller@40022000
 *   146 /soc/flash-controller@40022000/flash@8000000
 *   147 /soc/flash-controller@40022000/flash@8000000/partitions
 *   148 /soc/flash-controller@40022000/flash@8000000/partitions/partition@0
 *   149 /soc/flash-controller@40022000/flash@8000000/partitions/partition@10000
 *   150 /soc/flash-controller@40022000/flash@8000000/partitions/partition@1f8000
 *   151 /soc/flash-controller@40022000/flash@8000000/partitions/partition@3e2000
 *   152 /soc/memory-controller@420d0400
 *   153 /soc/memory-controller@420d0400/sram
 *   154 /soc/pin-controller@42020000/gpio@42021c00
 *   155 /soc/pin-controller@42020000/gpio@42022400
 *   156 /soc/gpio@42021400
 *   157 /soc/pin-controller@42020000/gpio@42020000
 *   158 /soc/pin-controller@42020000/gpio@42021000
 *   159 /soc/power@46020800
 *   160 /soc/power@46020800/wkup-pin@1
 *   161 /soc/power@46020800/wkup-pin@2
 *   162 /soc/power@46020800/wkup-pin@3
 *   163 /soc/power@46020800/wkup-pin@4
 *   164 /soc/power@46020800/wkup-pin@5
 *   165 /soc/power@46020800/wkup-pin@6
 *   166 /soc/power@46020800/wkup-pin@7
 *   167 /soc/power@46020800/wkup-pin@8
 *   168 /soc/timers@40000000
 *   169 /soc/timers@40000000/counter
 *   170 /soc/timers@40000000/pwm
 *   171 /soc/timers@40000000/qdec
 *   172 /soc/timers@40000400/counter
 *   173 /soc/timers@40000400/qdec
 *   174 /soc/timers@40000800/counter
 *   175 /soc/timers@40000800/qdec
 *   176 /soc/timers@40000c00
 *   177 /soc/timers@40000c00/counter
 *   178 /soc/timers@40000c00/pwm
 *   179 /soc/timers@40000c00/qdec
 *   180 /soc/timers@40001000
 *   181 /soc/timers@40001000/counter
 *   182 /soc/timers@40001000/pwm
 *   183 /soc/timers@40001400
 *   184 /soc/timers@40001400/counter
 *   185 /soc/timers@40001400/pwm
 *   186 /soc/timers@40012c00
 *   187 /soc/timers@40012c00/counter
 *   188 /soc/timers@40012c00/pwm
 *   189 /soc/timers@40012c00/qdec
 *   190 /soc/timers@40013400
 *   191 /soc/timers@40013400/counter
 *   192 /soc/timers@40013400/pwm
 *   193 /soc/timers@40013400/qdec
 *   194 /soc/timers@40014000
 *   195 /soc/timers@40014000/counter
 *   196 /soc/timers@40014000/pwm
 *   197 /soc/timers@40014400
 *   198 /soc/timers@40014400/counter
 *   199 /soc/timers@40014400/pwm
 *   200 /soc/timers@40014800
 *   201 /soc/timers@40014800/counter
 *   202 /soc/timers@40014800/pwm
 *
 * Definitions derived from these nodes in dependency order are next,
 * followed by /chosen nodes.
 */

/* Used to remove brackets from around a single argument */
#define DT_DEBRACKET_INTERNAL(...) __VA_ARGS__

/*
 * Devicetree node: /
 *
 * Node identifier: DT_N
 */

/* Node's full path: */
#define DT_N_PATH "/"

/* Node's name with unit-address: */
#define DT_N_FULL_NAME "/"
#define DT_N_FULL_NAME_UNQUOTED /
#define DT_N_FULL_NAME_TOKEN _
#define DT_N_FULL_NAME_UPPER_TOKEN _

/* Helpers for dealing with node labels: */
#define DT_N_NODELABEL_NUM 0
#define DT_N_FOREACH_NODELABEL(fn) 
#define DT_N_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_FOREACH_ANCESTOR(fn) 

/* Helper macros for child nodes of this node. */
#define DT_N_CHILD_NUM 25
#define DT_N_CHILD_NUM_STATUS_OKAY 15
#define DT_N_CHILD_UNIT_ADDR_INT_536870912 DT_N_S_memory_20000000
#define DT_N_CHILD_UNIT_ADDR_INT_671088640 DT_N_S_memory_28000000
#define DT_N_FOREACH_CHILD(fn) fn(DT_N_S_chosen) fn(DT_N_S_aliases) fn(DT_N_S_soc) fn(DT_N_S_cpus) fn(DT_N_S_memory_20000000) fn(DT_N_S_clocks) fn(DT_N_S_mcos) fn(DT_N_S_swj_port) fn(DT_N_S_dietemp) fn(DT_N_S_vref_1) fn(DT_N_S_vref_4) fn(DT_N_S_vbat_1) fn(DT_N_S_vbat_4) fn(DT_N_S_smbus1) fn(DT_N_S_smbus2) fn(DT_N_S_smbus3) fn(DT_N_S_smbus4) fn(DT_N_S_otghs_phy) fn(DT_N_S_memory_28000000) fn(DT_N_S_smbus5) fn(DT_N_S_smbus6) fn(DT_N_S_connector) fn(DT_N_S_leds) fn(DT_N_S_gpio_keys) fn(DT_N_S_pwmleds)
#define DT_N_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_chosen) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_aliases) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_cpus) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_memory_20000000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_mcos) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_swj_port) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_dietemp) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_vref_1) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_vref_4) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_vbat_1) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_vbat_4) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_smbus1) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_smbus2) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_smbus3) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_smbus4) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_otghs_phy) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_memory_28000000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_smbus5) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_smbus6) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_connector) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_leds) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_gpio_keys) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pwmleds)
#define DT_N_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_chosen, __VA_ARGS__) fn(DT_N_S_aliases, __VA_ARGS__) fn(DT_N_S_soc, __VA_ARGS__) fn(DT_N_S_cpus, __VA_ARGS__) fn(DT_N_S_memory_20000000, __VA_ARGS__) fn(DT_N_S_clocks, __VA_ARGS__) fn(DT_N_S_mcos, __VA_ARGS__) fn(DT_N_S_swj_port, __VA_ARGS__) fn(DT_N_S_dietemp, __VA_ARGS__) fn(DT_N_S_vref_1, __VA_ARGS__) fn(DT_N_S_vref_4, __VA_ARGS__) fn(DT_N_S_vbat_1, __VA_ARGS__) fn(DT_N_S_vbat_4, __VA_ARGS__) fn(DT_N_S_smbus1, __VA_ARGS__) fn(DT_N_S_smbus2, __VA_ARGS__) fn(DT_N_S_smbus3, __VA_ARGS__) fn(DT_N_S_smbus4, __VA_ARGS__) fn(DT_N_S_otghs_phy, __VA_ARGS__) fn(DT_N_S_memory_28000000, __VA_ARGS__) fn(DT_N_S_smbus5, __VA_ARGS__) fn(DT_N_S_smbus6, __VA_ARGS__) fn(DT_N_S_connector, __VA_ARGS__) fn(DT_N_S_leds, __VA_ARGS__) fn(DT_N_S_gpio_keys, __VA_ARGS__) fn(DT_N_S_pwmleds, __VA_ARGS__)
#define DT_N_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_chosen, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_aliases, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_cpus, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_memory_20000000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_mcos, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_swj_port, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_dietemp, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_vref_1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_vref_4, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_vbat_1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_vbat_4, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_smbus1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_smbus2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_smbus3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_smbus4, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_otghs_phy, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_memory_28000000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_smbus5, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_smbus6, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_connector, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_leds, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_gpio_keys, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pwmleds, __VA_ARGS__)
#define DT_N_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_chosen) fn(DT_N_S_aliases) fn(DT_N_S_soc) fn(DT_N_S_cpus) fn(DT_N_S_memory_20000000) fn(DT_N_S_clocks) fn(DT_N_S_mcos) fn(DT_N_S_swj_port) fn(DT_N_S_vref_1) fn(DT_N_S_vbat_4) fn(DT_N_S_otghs_phy) fn(DT_N_S_memory_28000000) fn(DT_N_S_connector) fn(DT_N_S_leds) fn(DT_N_S_gpio_keys)
#define DT_N_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_chosen) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_aliases) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_cpus) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_memory_20000000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_mcos) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_swj_port) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_vref_1) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_vbat_4) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_otghs_phy) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_memory_28000000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_connector) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_leds) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_gpio_keys)
#define DT_N_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_chosen, __VA_ARGS__) fn(DT_N_S_aliases, __VA_ARGS__) fn(DT_N_S_soc, __VA_ARGS__) fn(DT_N_S_cpus, __VA_ARGS__) fn(DT_N_S_memory_20000000, __VA_ARGS__) fn(DT_N_S_clocks, __VA_ARGS__) fn(DT_N_S_mcos, __VA_ARGS__) fn(DT_N_S_swj_port, __VA_ARGS__) fn(DT_N_S_vref_1, __VA_ARGS__) fn(DT_N_S_vbat_4, __VA_ARGS__) fn(DT_N_S_otghs_phy, __VA_ARGS__) fn(DT_N_S_memory_28000000, __VA_ARGS__) fn(DT_N_S_connector, __VA_ARGS__) fn(DT_N_S_leds, __VA_ARGS__) fn(DT_N_S_gpio_keys, __VA_ARGS__)
#define DT_N_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_chosen, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_aliases, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_cpus, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_memory_20000000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_mcos, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_swj_port, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_vref_1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_vbat_4, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_otghs_phy, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_memory_28000000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_connector, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_leds, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_gpio_keys, __VA_ARGS__)

/* Node's hash: */
#define DT_N_HASH il7asoJjJEMhngUeSt4tHVu8Zxx4EFG_FDeJfL3_oPE

/* Node's dependency ordinal: */
#define DT_N_ORD 0
#define DT_N_ORD_STR_SORTABLE 00000

/* Ordinals for what this node depends on directly: */
#define DT_N_REQUIRES_ORDS /* nothing */

/* Ordinals for what depends directly on this node: */
#define DT_N_SUPPORTS_ORDS \
	1, /* /aliases */ \
	2, /* /chosen */ \
	3, /* /connector */ \
	4, /* /soc */ \
	6, /* /clocks */ \
	13, /* /dietemp */ \
	14, /* /memory@20000000 */ \
	15, /* /memory@28000000 */ \
	19, /* /smbus1 */ \
	23, /* /smbus2 */ \
	25, /* /smbus3 */ \
	27, /* /smbus4 */ \
	29, /* /smbus5 */ \
	31, /* /smbus6 */ \
	42, /* /swj_port */ \
	43, /* /vbat_1 */ \
	46, /* /vbat_4 */ \
	47, /* /vref_1 */ \
	48, /* /vref_4 */ \
	57, /* /cpus */ \
	65, /* /gpio_keys */ \
	69, /* /leds */ \
	73, /* /mcos */ \
	82, /* /pwmleds */ \
	97, /* /otghs_phy */

/* Existence and alternate IDs: */
#define DT_N_EXISTS 1
#define DT_N_INST_0_st_stm32u5a5zj_nucleo_q DT_N

/* Macros for properties that are special in the specification: */
#define DT_N_REG_NUM 0
#define DT_N_RANGES_NUM 0
#define DT_N_FOREACH_RANGE(fn) 
#define DT_N_IRQ_NUM 0
#define DT_N_IRQ_LEVEL 0
#define DT_N_COMPAT_MATCHES_st_stm32u5a5zj_nucleo_q 1
#define DT_N_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_COMPAT_MODEL_IDX_0 "stm32u5a5zj-nucleo-q"
#define DT_N_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_P_compatible {"st,stm32u5a5zj-nucleo-q"}
#define DT_N_P_compatible_IDX_0_EXISTS 1
#define DT_N_P_compatible_IDX_0 "st,stm32u5a5zj-nucleo-q"
#define DT_N_P_compatible_IDX_0_STRING_UNQUOTED st,stm32u5a5zj-nucleo-q
#define DT_N_P_compatible_IDX_0_STRING_TOKEN st_stm32u5a5zj_nucleo_q
#define DT_N_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32U5A5ZJ_NUCLEO_Q
#define DT_N_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N, compatible, 0)
#define DT_N_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N, compatible, 0)
#define DT_N_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N, compatible, 0, __VA_ARGS__)
#define DT_N_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N, compatible, 0, __VA_ARGS__)
#define DT_N_P_compatible_LEN 1
#define DT_N_P_compatible_EXISTS 1

/*
 * Devicetree node: /aliases
 *
 * Node identifier: DT_N_S_aliases
 */

/* Node's full path: */
#define DT_N_S_aliases_PATH "/aliases"

/* Node's name with unit-address: */
#define DT_N_S_aliases_FULL_NAME "aliases"
#define DT_N_S_aliases_FULL_NAME_UNQUOTED aliases
#define DT_N_S_aliases_FULL_NAME_TOKEN aliases
#define DT_N_S_aliases_FULL_NAME_UPPER_TOKEN ALIASES

/* Node parent (/) identifier: */
#define DT_N_S_aliases_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_aliases_CHILD_IDX 1

/* Helpers for dealing with node labels: */
#define DT_N_S_aliases_NODELABEL_NUM 0
#define DT_N_S_aliases_FOREACH_NODELABEL(fn) 
#define DT_N_S_aliases_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_aliases_FOREACH_ANCESTOR(fn) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_aliases_CHILD_NUM 0
#define DT_N_S_aliases_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_aliases_FOREACH_CHILD(fn) 
#define DT_N_S_aliases_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_aliases_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_aliases_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_aliases_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_aliases_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_aliases_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_aliases_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_aliases_HASH QavYY6yplHKhLPRKsRzaLCGlR0CWZ0JUNJakcBCfDXA

/* Node's dependency ordinal: */
#define DT_N_S_aliases_ORD 1
#define DT_N_S_aliases_ORD_STR_SORTABLE 00001

/* Ordinals for what this node depends on directly: */
#define DT_N_S_aliases_REQUIRES_ORDS \
	0, /* / */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_aliases_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_aliases_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_aliases_REG_NUM 0
#define DT_N_S_aliases_RANGES_NUM 0
#define DT_N_S_aliases_FOREACH_RANGE(fn) 
#define DT_N_S_aliases_IRQ_NUM 0
#define DT_N_S_aliases_IRQ_LEVEL 0
#define DT_N_S_aliases_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_aliases_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /chosen
 *
 * Node identifier: DT_N_S_chosen
 */

/* Node's full path: */
#define DT_N_S_chosen_PATH "/chosen"

/* Node's name with unit-address: */
#define DT_N_S_chosen_FULL_NAME "chosen"
#define DT_N_S_chosen_FULL_NAME_UNQUOTED chosen
#define DT_N_S_chosen_FULL_NAME_TOKEN chosen
#define DT_N_S_chosen_FULL_NAME_UPPER_TOKEN CHOSEN

/* Node parent (/) identifier: */
#define DT_N_S_chosen_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_chosen_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_chosen_NODELABEL_NUM 0
#define DT_N_S_chosen_FOREACH_NODELABEL(fn) 
#define DT_N_S_chosen_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_chosen_FOREACH_ANCESTOR(fn) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_chosen_CHILD_NUM 0
#define DT_N_S_chosen_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_chosen_FOREACH_CHILD(fn) 
#define DT_N_S_chosen_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_chosen_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_chosen_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_chosen_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_chosen_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_chosen_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_chosen_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_chosen_HASH qNExeeLInzqaWpm1KroyYDk4lRIxVO2ig78mq_hOnA8

/* Node's dependency ordinal: */
#define DT_N_S_chosen_ORD 2
#define DT_N_S_chosen_ORD_STR_SORTABLE 00002

/* Ordinals for what this node depends on directly: */
#define DT_N_S_chosen_REQUIRES_ORDS \
	0, /* / */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_chosen_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_chosen_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_chosen_REG_NUM 0
#define DT_N_S_chosen_RANGES_NUM 0
#define DT_N_S_chosen_FOREACH_RANGE(fn) 
#define DT_N_S_chosen_IRQ_NUM 0
#define DT_N_S_chosen_IRQ_LEVEL 0
#define DT_N_S_chosen_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_chosen_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /connector
 *
 * Node identifier: DT_N_S_connector
 *
 * Binding (compatible = arduino-header-r3):
 *   $ZEPHYR_BASE\dts\bindings\gpio\arduino-header-r3.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_connector_PATH "/connector"

/* Node's name with unit-address: */
#define DT_N_S_connector_FULL_NAME "connector"
#define DT_N_S_connector_FULL_NAME_UNQUOTED connector
#define DT_N_S_connector_FULL_NAME_TOKEN connector
#define DT_N_S_connector_FULL_NAME_UPPER_TOKEN CONNECTOR

/* Node parent (/) identifier: */
#define DT_N_S_connector_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_connector_CHILD_IDX 21

/* Helpers for dealing with node labels: */
#define DT_N_S_connector_NODELABEL_NUM 1
#define DT_N_S_connector_FOREACH_NODELABEL(fn) fn(arduino_header)
#define DT_N_S_connector_FOREACH_NODELABEL_VARGS(fn, ...) fn(arduino_header, __VA_ARGS__)
#define DT_N_S_connector_FOREACH_ANCESTOR(fn) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_connector_CHILD_NUM 0
#define DT_N_S_connector_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_connector_FOREACH_CHILD(fn) 
#define DT_N_S_connector_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_connector_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_connector_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_connector_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_connector_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_connector_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_connector_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_connector_HASH 1hNYiTso4N65bku_L_0pzRcHL_5NCz8DqiXd1i5KK7Q

/* Node's dependency ordinal: */
#define DT_N_S_connector_ORD 3
#define DT_N_S_connector_ORD_STR_SORTABLE 00003

/* Ordinals for what this node depends on directly: */
#define DT_N_S_connector_REQUIRES_ORDS \
	0, /* / */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_connector_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_connector_EXISTS 1
#define DT_N_INST_0_arduino_header_r3 DT_N_S_connector
#define DT_N_NODELABEL_arduino_header DT_N_S_connector

/* Macros for properties that are special in the specification: */
#define DT_N_S_connector_REG_NUM 0
#define DT_N_S_connector_RANGES_NUM 0
#define DT_N_S_connector_FOREACH_RANGE(fn) 
#define DT_N_S_connector_IRQ_NUM 0
#define DT_N_S_connector_IRQ_LEVEL 0
#define DT_N_S_connector_COMPAT_MATCHES_arduino_header_r3 1
#define DT_N_S_connector_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_connector_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_connector_P_gpio_map_mask {4294967295 /* 0xffffffff */, 4294967232 /* 0xffffffc0 */}
#define DT_N_S_connector_P_gpio_map_mask_IDX_0_EXISTS 1
#define DT_N_S_connector_P_gpio_map_mask_IDX_0 4294967295
#define DT_N_S_connector_P_gpio_map_mask_IDX_1_EXISTS 1
#define DT_N_S_connector_P_gpio_map_mask_IDX_1 4294967232
#define DT_N_S_connector_P_gpio_map_mask_FOREACH_PROP_ELEM(fn) fn(DT_N_S_connector, gpio_map_mask, 0) \
	fn(DT_N_S_connector, gpio_map_mask, 1)
#define DT_N_S_connector_P_gpio_map_mask_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_connector, gpio_map_mask, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_connector, gpio_map_mask, 1)
#define DT_N_S_connector_P_gpio_map_mask_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_connector, gpio_map_mask, 0, __VA_ARGS__) \
	fn(DT_N_S_connector, gpio_map_mask, 1, __VA_ARGS__)
#define DT_N_S_connector_P_gpio_map_mask_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_connector, gpio_map_mask, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_connector, gpio_map_mask, 1, __VA_ARGS__)
#define DT_N_S_connector_P_gpio_map_mask_LEN 2
#define DT_N_S_connector_P_gpio_map_mask_EXISTS 1
#define DT_N_S_connector_P_gpio_map_pass_thru {0 /* 0x0 */, 63 /* 0x3f */}
#define DT_N_S_connector_P_gpio_map_pass_thru_IDX_0_EXISTS 1
#define DT_N_S_connector_P_gpio_map_pass_thru_IDX_0 0
#define DT_N_S_connector_P_gpio_map_pass_thru_IDX_1_EXISTS 1
#define DT_N_S_connector_P_gpio_map_pass_thru_IDX_1 63
#define DT_N_S_connector_P_gpio_map_pass_thru_FOREACH_PROP_ELEM(fn) fn(DT_N_S_connector, gpio_map_pass_thru, 0) \
	fn(DT_N_S_connector, gpio_map_pass_thru, 1)
#define DT_N_S_connector_P_gpio_map_pass_thru_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_connector, gpio_map_pass_thru, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_connector, gpio_map_pass_thru, 1)
#define DT_N_S_connector_P_gpio_map_pass_thru_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_connector, gpio_map_pass_thru, 0, __VA_ARGS__) \
	fn(DT_N_S_connector, gpio_map_pass_thru, 1, __VA_ARGS__)
#define DT_N_S_connector_P_gpio_map_pass_thru_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_connector, gpio_map_pass_thru, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_connector, gpio_map_pass_thru, 1, __VA_ARGS__)
#define DT_N_S_connector_P_gpio_map_pass_thru_LEN 2
#define DT_N_S_connector_P_gpio_map_pass_thru_EXISTS 1
#define DT_N_S_connector_P_compatible {"arduino-header-r3"}
#define DT_N_S_connector_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_connector_P_compatible_IDX_0 "arduino-header-r3"
#define DT_N_S_connector_P_compatible_IDX_0_STRING_UNQUOTED arduino-header-r3
#define DT_N_S_connector_P_compatible_IDX_0_STRING_TOKEN arduino_header_r3
#define DT_N_S_connector_P_compatible_IDX_0_STRING_UPPER_TOKEN ARDUINO_HEADER_R3
#define DT_N_S_connector_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_connector, compatible, 0)
#define DT_N_S_connector_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_connector, compatible, 0)
#define DT_N_S_connector_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_connector, compatible, 0, __VA_ARGS__)
#define DT_N_S_connector_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_connector, compatible, 0, __VA_ARGS__)
#define DT_N_S_connector_P_compatible_LEN 1
#define DT_N_S_connector_P_compatible_EXISTS 1
#define DT_N_S_connector_P_zephyr_deferred_init 0
#define DT_N_S_connector_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_connector_P_wakeup_source 0
#define DT_N_S_connector_P_wakeup_source_EXISTS 1
#define DT_N_S_connector_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_connector_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc
 *
 * Node identifier: DT_N_S_soc
 */

/* Node's full path: */
#define DT_N_S_soc_PATH "/soc"

/* Node's name with unit-address: */
#define DT_N_S_soc_FULL_NAME "soc"
#define DT_N_S_soc_FULL_NAME_UNQUOTED soc
#define DT_N_S_soc_FULL_NAME_TOKEN soc
#define DT_N_S_soc_FULL_NAME_UPPER_TOKEN SOC

/* Node parent (/) identifier: */
#define DT_N_S_soc_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_CHILD_IDX 2

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_NODELABEL_NUM 0
#define DT_N_S_soc_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_soc_FOREACH_ANCESTOR(fn) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_CHILD_NUM 64
#define DT_N_S_soc_CHILD_NUM_STATUS_OKAY 26
#define DT_N_S_soc_CHILD_UNIT_ADDR_INT_3758153984 DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_CHILD_UNIT_ADDR_INT_3758153744 DT_N_S_soc_S_timer_e000e010
#define DT_N_S_soc_CHILD_UNIT_ADDR_INT_1073881088 DT_N_S_soc_S_flash_controller_40022000
#define DT_N_S_soc_CHILD_UNIT_ADDR_INT_1174539264 DT_N_S_soc_S_rcc_46020c00
#define DT_N_S_soc_CHILD_UNIT_ADDR_INT_1174544384 DT_N_S_soc_S_interrupt_controller_46022000
#define DT_N_S_soc_CHILD_UNIT_ADDR_INT_1107427328 DT_N_S_soc_S_pin_controller_42020000
#define DT_N_S_soc_CHILD_UNIT_ADDR_INT_1073754112 DT_N_S_soc_S_watchdog_40003000
#define DT_N_S_soc_CHILD_UNIT_ADDR_INT_1073753088 DT_N_S_soc_S_watchdog_40002c00
#define DT_N_S_soc_CHILD_UNIT_ADDR_INT_1073964032 DT_N_S_soc_S_memory_40036400
#define DT_N_S_soc_CHILD_UNIT_ADDR_INT_1073821696 DT_N_S_soc_S_serial_40013800
#define DT_N_S_soc_CHILD_UNIT_ADDR_INT_1073760256 DT_N_S_soc_S_serial_40004800
#define DT_N_S_soc_CHILD_UNIT_ADDR_INT_1073761280 DT_N_S_soc_S_serial_40004c00
#define DT_N_S_soc_CHILD_UNIT_ADDR_INT_1073762304 DT_N_S_soc_S_serial_40005000
#define DT_N_S_soc_CHILD_UNIT_ADDR_INT_1174414336 DT_N_S_soc_S_serial_46002400
#define DT_N_S_soc_CHILD_UNIT_ADDR_INT_1073819648 DT_N_S_soc_S_spi_40013000
#define DT_N_S_soc_CHILD_UNIT_ADDR_INT_1073756160 DT_N_S_soc_S_spi_40003800
#define DT_N_S_soc_CHILD_UNIT_ADDR_INT_1174413312 DT_N_S_soc_S_spi_46002000
#define DT_N_S_soc_CHILD_UNIT_ADDR_INT_1073763328 DT_N_S_soc_S_i2c_40005400
#define DT_N_S_soc_CHILD_UNIT_ADDR_INT_1073764352 DT_N_S_soc_S_i2c_40005800
#define DT_N_S_soc_CHILD_UNIT_ADDR_INT_1174415360 DT_N_S_soc_S_i2c_46002800
#define DT_N_S_soc_CHILD_UNIT_ADDR_INT_1073775616 DT_N_S_soc_S_i2c_40008400
#define DT_N_S_soc_CHILD_UNIT_ADDR_INT_1174422528 DT_N_S_soc_S_timers_46004400
#define DT_N_S_soc_CHILD_UNIT_ADDR_INT_1073779712 DT_N_S_soc_S_timers_40009400
#define DT_N_S_soc_CHILD_UNIT_ADDR_INT_1174423552 DT_N_S_soc_S_timers_46004800
#define DT_N_S_soc_CHILD_UNIT_ADDR_INT_1174424576 DT_N_S_soc_S_timers_46004c00
#define DT_N_S_soc_CHILD_UNIT_ADDR_INT_1174435840 DT_N_S_soc_S_rtc_46007800
#define DT_N_S_soc_CHILD_UNIT_ADDR_INT_1073828868 DT_N_S_soc_S_sai1_40015404
#define DT_N_S_soc_CHILD_UNIT_ADDR_INT_1073828900 DT_N_S_soc_S_sai1_40015424
#define DT_N_S_soc_CHILD_UNIT_ADDR_INT_1073818624 DT_N_S_soc_S_timers_40012c00
#define DT_N_S_soc_CHILD_UNIT_ADDR_INT_1073741824 DT_N_S_soc_S_timers_40000000
#define DT_N_S_soc_CHILD_UNIT_ADDR_INT_1073742848 DT_N_S_soc_S_timers_40000400
#define DT_N_S_soc_CHILD_UNIT_ADDR_INT_1073743872 DT_N_S_soc_S_timers_40000800
#define DT_N_S_soc_CHILD_UNIT_ADDR_INT_1073744896 DT_N_S_soc_S_timers_40000c00
#define DT_N_S_soc_CHILD_UNIT_ADDR_INT_1073745920 DT_N_S_soc_S_timers_40001000
#define DT_N_S_soc_CHILD_UNIT_ADDR_INT_1073746944 DT_N_S_soc_S_timers_40001400
#define DT_N_S_soc_CHILD_UNIT_ADDR_INT_1073820672 DT_N_S_soc_S_timers_40013400
#define DT_N_S_soc_CHILD_UNIT_ADDR_INT_1073823744 DT_N_S_soc_S_timers_40014000
#define DT_N_S_soc_CHILD_UNIT_ADDR_INT_1073824768 DT_N_S_soc_S_timers_40014400
#define DT_N_S_soc_CHILD_UNIT_ADDR_INT_1073825792 DT_N_S_soc_S_timers_40014800
#define DT_N_S_soc_CHILD_UNIT_ADDR_INT_1108153344 DT_N_S_soc_S_spi_420d1400
#define DT_N_S_soc_CHILD_UNIT_ADDR_INT_1108157440 DT_N_S_soc_S_spi_420d2400
#define DT_N_S_soc_CHILD_UNIT_ADDR_INT_1108084736 DT_N_S_soc_S_rng_420c0800
#define DT_N_S_soc_CHILD_UNIT_ADDR_INT_1108115456 DT_N_S_soc_S_sdmmc_420c8000
#define DT_N_S_soc_CHILD_UNIT_ADDR_INT_1174542336 DT_N_S_soc_S_dac_46021800
#define DT_N_S_soc_CHILD_UNIT_ADDR_INT_1107460096 DT_N_S_soc_S_adc_42028000
#define DT_N_S_soc_CHILD_UNIT_ADDR_INT_1174540288 DT_N_S_soc_S_adc_46021000
#define DT_N_S_soc_CHILD_UNIT_ADDR_INT_1073783808 DT_N_S_soc_S_can_4000a400
#define DT_N_S_soc_CHILD_UNIT_ADDR_INT_1073872896 DT_N_S_soc_S_dma_40020000
#define DT_N_S_soc_CHILD_UNIT_ADDR_INT_1108083712 DT_N_S_soc_S_hash_420c0400
#define DT_N_S_soc_CHILD_UNIT_ADDR_INT_1174434816 DT_N_S_soc_S_vrefbuf_46007400
#define DT_N_S_soc_CHILD_UNIT_ADDR_INT_1174538240 DT_N_S_soc_S_power_46020800
#define DT_N_S_soc_CHILD_UNIT_ADDR_INT_1073759232 DT_N_S_soc_S_serial_40004400
#define DT_N_S_soc_CHILD_UNIT_ADDR_INT_1107432448 DT_N_S_soc_S_gpio_42021400
#define DT_N_S_soc_CHILD_UNIT_ADDR_INT_1107435520 DT_N_S_soc_S_gpio_42022000
#define DT_N_S_soc_CHILD_UNIT_ADDR_INT_1108118528 DT_N_S_soc_S_sdmmc_420c8c00
#define DT_N_S_soc_CHILD_UNIT_ADDR_INT_1108149248 DT_N_S_soc_S_memory_controller_420d0400
#define DT_N_S_soc_CHILD_UNIT_ADDR_INT_1073798144 DT_N_S_soc_S_ucpd_4000dc00
#define DT_N_S_soc_CHILD_UNIT_ADDR_INT_1107558400 DT_N_S_soc_S_otghs_42040000
#define DT_N_S_soc_CHILD_UNIT_ADDR_INT_1073767424 DT_N_S_soc_S_serial_40006400
#define DT_N_S_soc_CHILD_UNIT_ADDR_INT_1073780736 DT_N_S_soc_S_i2c_40009800
#define DT_N_S_soc_CHILD_UNIT_ADDR_INT_1073781760 DT_N_S_soc_S_i2c_40009c00
#define DT_N_S_soc_CHILD_UNIT_ADDR_INT_1107460352 DT_N_S_soc_S_adc_42028100
#define DT_N_S_soc_CHILD_UNIT_ADDR_INT_1107460864 DT_N_S_soc_S_adc_42028300
#define DT_N_S_soc_CHILD_UNIT_ADDR_INT_1108082688 DT_N_S_soc_S_aes_420c0000
#define DT_N_S_soc_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_interrupt_controller_e000e100) fn(DT_N_S_soc_S_timer_e000e010) fn(DT_N_S_soc_S_flash_controller_40022000) fn(DT_N_S_soc_S_rcc_46020c00) fn(DT_N_S_soc_S_interrupt_controller_46022000) fn(DT_N_S_soc_S_pin_controller_42020000) fn(DT_N_S_soc_S_watchdog_40003000) fn(DT_N_S_soc_S_watchdog_40002c00) fn(DT_N_S_soc_S_memory_40036400) fn(DT_N_S_soc_S_serial_40013800) fn(DT_N_S_soc_S_serial_40004800) fn(DT_N_S_soc_S_serial_40004c00) fn(DT_N_S_soc_S_serial_40005000) fn(DT_N_S_soc_S_serial_46002400) fn(DT_N_S_soc_S_spi_40013000) fn(DT_N_S_soc_S_spi_40003800) fn(DT_N_S_soc_S_spi_46002000) fn(DT_N_S_soc_S_i2c_40005400) fn(DT_N_S_soc_S_i2c_40005800) fn(DT_N_S_soc_S_i2c_46002800) fn(DT_N_S_soc_S_i2c_40008400) fn(DT_N_S_soc_S_timers_46004400) fn(DT_N_S_soc_S_timers_40009400) fn(DT_N_S_soc_S_timers_46004800) fn(DT_N_S_soc_S_timers_46004c00) fn(DT_N_S_soc_S_rtc_46007800) fn(DT_N_S_soc_S_sai1_40015404) fn(DT_N_S_soc_S_sai1_40015424) fn(DT_N_S_soc_S_timers_40012c00) fn(DT_N_S_soc_S_timers_40000000) fn(DT_N_S_soc_S_timers_40000400) fn(DT_N_S_soc_S_timers_40000800) fn(DT_N_S_soc_S_timers_40000c00) fn(DT_N_S_soc_S_timers_40001000) fn(DT_N_S_soc_S_timers_40001400) fn(DT_N_S_soc_S_timers_40013400) fn(DT_N_S_soc_S_timers_40014000) fn(DT_N_S_soc_S_timers_40014400) fn(DT_N_S_soc_S_timers_40014800) fn(DT_N_S_soc_S_spi_420d1400) fn(DT_N_S_soc_S_spi_420d2400) fn(DT_N_S_soc_S_rng_420c0800) fn(DT_N_S_soc_S_sdmmc_420c8000) fn(DT_N_S_soc_S_dac_46021800) fn(DT_N_S_soc_S_adc_42028000) fn(DT_N_S_soc_S_adc_46021000) fn(DT_N_S_soc_S_can_4000a400) fn(DT_N_S_soc_S_dma_40020000) fn(DT_N_S_soc_S_hash_420c0400) fn(DT_N_S_soc_S_vrefbuf_46007400) fn(DT_N_S_soc_S_power_46020800) fn(DT_N_S_soc_S_serial_40004400) fn(DT_N_S_soc_S_gpio_42021400) fn(DT_N_S_soc_S_gpio_42022000) fn(DT_N_S_soc_S_sdmmc_420c8c00) fn(DT_N_S_soc_S_memory_controller_420d0400) fn(DT_N_S_soc_S_ucpd_4000dc00) fn(DT_N_S_soc_S_otghs_42040000) fn(DT_N_S_soc_S_serial_40006400) fn(DT_N_S_soc_S_i2c_40009800) fn(DT_N_S_soc_S_i2c_40009c00) fn(DT_N_S_soc_S_adc_42028100) fn(DT_N_S_soc_S_adc_42028300) fn(DT_N_S_soc_S_aes_420c0000)
#define DT_N_S_soc_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_interrupt_controller_e000e100) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timer_e000e010) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_flash_controller_40022000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_rcc_46020c00) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_interrupt_controller_46022000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_42020000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_watchdog_40003000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_watchdog_40002c00) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_memory_40036400) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_serial_40013800) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_serial_40004800) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_serial_40004c00) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_serial_40005000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_serial_46002400) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_spi_40013000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_spi_40003800) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_spi_46002000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_i2c_40005400) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_i2c_40005800) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_i2c_46002800) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_i2c_40008400) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timers_46004400) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timers_40009400) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timers_46004800) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timers_46004c00) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_rtc_46007800) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_sai1_40015404) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_sai1_40015424) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timers_40012c00) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timers_40000000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timers_40000400) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timers_40000800) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timers_40000c00) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timers_40001000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timers_40001400) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timers_40013400) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timers_40014000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timers_40014400) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timers_40014800) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_spi_420d1400) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_spi_420d2400) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_rng_420c0800) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_sdmmc_420c8000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_dac_46021800) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_adc_42028000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_adc_46021000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_can_4000a400) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_dma_40020000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_hash_420c0400) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_vrefbuf_46007400) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_power_46020800) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_serial_40004400) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_42021400) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_42022000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_sdmmc_420c8c00) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_memory_controller_420d0400) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_ucpd_4000dc00) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_otghs_42040000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_serial_40006400) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_i2c_40009800) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_i2c_40009c00) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_adc_42028100) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_adc_42028300) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_aes_420c0000)
#define DT_N_S_soc_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_interrupt_controller_e000e100, __VA_ARGS__) fn(DT_N_S_soc_S_timer_e000e010, __VA_ARGS__) fn(DT_N_S_soc_S_flash_controller_40022000, __VA_ARGS__) fn(DT_N_S_soc_S_rcc_46020c00, __VA_ARGS__) fn(DT_N_S_soc_S_interrupt_controller_46022000, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_42020000, __VA_ARGS__) fn(DT_N_S_soc_S_watchdog_40003000, __VA_ARGS__) fn(DT_N_S_soc_S_watchdog_40002c00, __VA_ARGS__) fn(DT_N_S_soc_S_memory_40036400, __VA_ARGS__) fn(DT_N_S_soc_S_serial_40013800, __VA_ARGS__) fn(DT_N_S_soc_S_serial_40004800, __VA_ARGS__) fn(DT_N_S_soc_S_serial_40004c00, __VA_ARGS__) fn(DT_N_S_soc_S_serial_40005000, __VA_ARGS__) fn(DT_N_S_soc_S_serial_46002400, __VA_ARGS__) fn(DT_N_S_soc_S_spi_40013000, __VA_ARGS__) fn(DT_N_S_soc_S_spi_40003800, __VA_ARGS__) fn(DT_N_S_soc_S_spi_46002000, __VA_ARGS__) fn(DT_N_S_soc_S_i2c_40005400, __VA_ARGS__) fn(DT_N_S_soc_S_i2c_40005800, __VA_ARGS__) fn(DT_N_S_soc_S_i2c_46002800, __VA_ARGS__) fn(DT_N_S_soc_S_i2c_40008400, __VA_ARGS__) fn(DT_N_S_soc_S_timers_46004400, __VA_ARGS__) fn(DT_N_S_soc_S_timers_40009400, __VA_ARGS__) fn(DT_N_S_soc_S_timers_46004800, __VA_ARGS__) fn(DT_N_S_soc_S_timers_46004c00, __VA_ARGS__) fn(DT_N_S_soc_S_rtc_46007800, __VA_ARGS__) fn(DT_N_S_soc_S_sai1_40015404, __VA_ARGS__) fn(DT_N_S_soc_S_sai1_40015424, __VA_ARGS__) fn(DT_N_S_soc_S_timers_40012c00, __VA_ARGS__) fn(DT_N_S_soc_S_timers_40000000, __VA_ARGS__) fn(DT_N_S_soc_S_timers_40000400, __VA_ARGS__) fn(DT_N_S_soc_S_timers_40000800, __VA_ARGS__) fn(DT_N_S_soc_S_timers_40000c00, __VA_ARGS__) fn(DT_N_S_soc_S_timers_40001000, __VA_ARGS__) fn(DT_N_S_soc_S_timers_40001400, __VA_ARGS__) fn(DT_N_S_soc_S_timers_40013400, __VA_ARGS__) fn(DT_N_S_soc_S_timers_40014000, __VA_ARGS__) fn(DT_N_S_soc_S_timers_40014400, __VA_ARGS__) fn(DT_N_S_soc_S_timers_40014800, __VA_ARGS__) fn(DT_N_S_soc_S_spi_420d1400, __VA_ARGS__) fn(DT_N_S_soc_S_spi_420d2400, __VA_ARGS__) fn(DT_N_S_soc_S_rng_420c0800, __VA_ARGS__) fn(DT_N_S_soc_S_sdmmc_420c8000, __VA_ARGS__) fn(DT_N_S_soc_S_dac_46021800, __VA_ARGS__) fn(DT_N_S_soc_S_adc_42028000, __VA_ARGS__) fn(DT_N_S_soc_S_adc_46021000, __VA_ARGS__) fn(DT_N_S_soc_S_can_4000a400, __VA_ARGS__) fn(DT_N_S_soc_S_dma_40020000, __VA_ARGS__) fn(DT_N_S_soc_S_hash_420c0400, __VA_ARGS__) fn(DT_N_S_soc_S_vrefbuf_46007400, __VA_ARGS__) fn(DT_N_S_soc_S_power_46020800, __VA_ARGS__) fn(DT_N_S_soc_S_serial_40004400, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_42021400, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_42022000, __VA_ARGS__) fn(DT_N_S_soc_S_sdmmc_420c8c00, __VA_ARGS__) fn(DT_N_S_soc_S_memory_controller_420d0400, __VA_ARGS__) fn(DT_N_S_soc_S_ucpd_4000dc00, __VA_ARGS__) fn(DT_N_S_soc_S_otghs_42040000, __VA_ARGS__) fn(DT_N_S_soc_S_serial_40006400, __VA_ARGS__) fn(DT_N_S_soc_S_i2c_40009800, __VA_ARGS__) fn(DT_N_S_soc_S_i2c_40009c00, __VA_ARGS__) fn(DT_N_S_soc_S_adc_42028100, __VA_ARGS__) fn(DT_N_S_soc_S_adc_42028300, __VA_ARGS__) fn(DT_N_S_soc_S_aes_420c0000, __VA_ARGS__)
#define DT_N_S_soc_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_interrupt_controller_e000e100, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timer_e000e010, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_flash_controller_40022000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_rcc_46020c00, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_interrupt_controller_46022000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_42020000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_watchdog_40003000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_watchdog_40002c00, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_memory_40036400, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_serial_40013800, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_serial_40004800, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_serial_40004c00, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_serial_40005000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_serial_46002400, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_spi_40013000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_spi_40003800, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_spi_46002000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_i2c_40005400, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_i2c_40005800, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_i2c_46002800, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_i2c_40008400, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timers_46004400, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timers_40009400, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timers_46004800, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timers_46004c00, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_rtc_46007800, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_sai1_40015404, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_sai1_40015424, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timers_40012c00, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timers_40000000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timers_40000400, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timers_40000800, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timers_40000c00, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timers_40001000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timers_40001400, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timers_40013400, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timers_40014000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timers_40014400, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timers_40014800, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_spi_420d1400, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_spi_420d2400, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_rng_420c0800, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_sdmmc_420c8000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_dac_46021800, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_adc_42028000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_adc_46021000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_can_4000a400, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_dma_40020000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_hash_420c0400, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_vrefbuf_46007400, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_power_46020800, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_serial_40004400, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_42021400, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_42022000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_sdmmc_420c8c00, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_memory_controller_420d0400, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_ucpd_4000dc00, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_otghs_42040000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_serial_40006400, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_i2c_40009800, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_i2c_40009c00, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_adc_42028100, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_adc_42028300, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_aes_420c0000, __VA_ARGS__)
#define DT_N_S_soc_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_interrupt_controller_e000e100) fn(DT_N_S_soc_S_timer_e000e010) fn(DT_N_S_soc_S_flash_controller_40022000) fn(DT_N_S_soc_S_rcc_46020c00) fn(DT_N_S_soc_S_interrupt_controller_46022000) fn(DT_N_S_soc_S_pin_controller_42020000) fn(DT_N_S_soc_S_watchdog_40003000) fn(DT_N_S_soc_S_serial_40013800) fn(DT_N_S_soc_S_serial_46002400) fn(DT_N_S_soc_S_spi_40013000) fn(DT_N_S_soc_S_i2c_40005400) fn(DT_N_S_soc_S_i2c_40005800) fn(DT_N_S_soc_S_rtc_46007800) fn(DT_N_S_soc_S_timers_40000400) fn(DT_N_S_soc_S_timers_40000800) fn(DT_N_S_soc_S_rng_420c0800) fn(DT_N_S_soc_S_sdmmc_420c8000) fn(DT_N_S_soc_S_dac_46021800) fn(DT_N_S_soc_S_adc_42028000) fn(DT_N_S_soc_S_adc_46021000) fn(DT_N_S_soc_S_can_4000a400) fn(DT_N_S_soc_S_dma_40020000) fn(DT_N_S_soc_S_serial_40004400) fn(DT_N_S_soc_S_gpio_42021400) fn(DT_N_S_soc_S_gpio_42022000) fn(DT_N_S_soc_S_otghs_42040000)
#define DT_N_S_soc_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_interrupt_controller_e000e100) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timer_e000e010) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_flash_controller_40022000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_rcc_46020c00) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_interrupt_controller_46022000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_42020000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_watchdog_40003000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_serial_40013800) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_serial_46002400) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_spi_40013000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_i2c_40005400) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_i2c_40005800) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_rtc_46007800) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timers_40000400) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timers_40000800) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_rng_420c0800) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_sdmmc_420c8000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_dac_46021800) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_adc_42028000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_adc_46021000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_can_4000a400) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_dma_40020000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_serial_40004400) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_42021400) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_42022000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_otghs_42040000)
#define DT_N_S_soc_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_interrupt_controller_e000e100, __VA_ARGS__) fn(DT_N_S_soc_S_timer_e000e010, __VA_ARGS__) fn(DT_N_S_soc_S_flash_controller_40022000, __VA_ARGS__) fn(DT_N_S_soc_S_rcc_46020c00, __VA_ARGS__) fn(DT_N_S_soc_S_interrupt_controller_46022000, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_42020000, __VA_ARGS__) fn(DT_N_S_soc_S_watchdog_40003000, __VA_ARGS__) fn(DT_N_S_soc_S_serial_40013800, __VA_ARGS__) fn(DT_N_S_soc_S_serial_46002400, __VA_ARGS__) fn(DT_N_S_soc_S_spi_40013000, __VA_ARGS__) fn(DT_N_S_soc_S_i2c_40005400, __VA_ARGS__) fn(DT_N_S_soc_S_i2c_40005800, __VA_ARGS__) fn(DT_N_S_soc_S_rtc_46007800, __VA_ARGS__) fn(DT_N_S_soc_S_timers_40000400, __VA_ARGS__) fn(DT_N_S_soc_S_timers_40000800, __VA_ARGS__) fn(DT_N_S_soc_S_rng_420c0800, __VA_ARGS__) fn(DT_N_S_soc_S_sdmmc_420c8000, __VA_ARGS__) fn(DT_N_S_soc_S_dac_46021800, __VA_ARGS__) fn(DT_N_S_soc_S_adc_42028000, __VA_ARGS__) fn(DT_N_S_soc_S_adc_46021000, __VA_ARGS__) fn(DT_N_S_soc_S_can_4000a400, __VA_ARGS__) fn(DT_N_S_soc_S_dma_40020000, __VA_ARGS__) fn(DT_N_S_soc_S_serial_40004400, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_42021400, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_42022000, __VA_ARGS__) fn(DT_N_S_soc_S_otghs_42040000, __VA_ARGS__)
#define DT_N_S_soc_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_interrupt_controller_e000e100, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timer_e000e010, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_flash_controller_40022000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_rcc_46020c00, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_interrupt_controller_46022000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_42020000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_watchdog_40003000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_serial_40013800, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_serial_46002400, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_spi_40013000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_i2c_40005400, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_i2c_40005800, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_rtc_46007800, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timers_40000400, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timers_40000800, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_rng_420c0800, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_sdmmc_420c8000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_dac_46021800, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_adc_42028000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_adc_46021000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_can_4000a400, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_dma_40020000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_serial_40004400, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_42021400, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_42022000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_otghs_42040000, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_soc_HASH DcVqqq9YzG86l3_Hk7pNncUh2rnHG8USjbVY6wBdFts

/* Node's dependency ordinal: */
#define DT_N_S_soc_ORD 4
#define DT_N_S_soc_ORD_STR_SORTABLE 00004

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_REQUIRES_ORDS \
	0, /* / */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_SUPPORTS_ORDS \
	5, /* /soc/interrupt-controller@e000e100 */ \
	9, /* /soc/rcc@46020c00 */ \
	10, /* /soc/pin-controller@42020000 */ \
	12, /* /soc/adc@42028000 */ \
	18, /* /soc/i2c@40005400 */ \
	22, /* /soc/i2c@40005800 */ \
	24, /* /soc/i2c@46002800 */ \
	26, /* /soc/i2c@40008400 */ \
	28, /* /soc/i2c@40009800 */ \
	30, /* /soc/i2c@40009c00 */ \
	45, /* /soc/adc@46021000 */ \
	76, /* /soc/timers@40000400 */ \
	79, /* /soc/timers@40000800 */ \
	85, /* /soc/adc@42028100 */ \
	86, /* /soc/adc@42028300 */ \
	87, /* /soc/aes@420c0000 */ \
	90, /* /soc/can@4000a400 */ \
	92, /* /soc/dac@46021800 */ \
	93, /* /soc/gpio@42022000 */ \
	94, /* /soc/hash@420c0400 */ \
	95, /* /soc/interrupt-controller@46022000 */ \
	96, /* /soc/memory@40036400 */ \
	100, /* /soc/otghs@42040000 */ \
	101, /* /soc/rng@420c0800 */ \
	102, /* /soc/rtc@46007800 */ \
	103, /* /soc/dma@40020000 */ \
	104, /* /soc/sai1@40015404 */ \
	105, /* /soc/sai1@40015424 */ \
	112, /* /soc/sdmmc@420c8000 */ \
	113, /* /soc/sdmmc@420c8c00 */ \
	116, /* /soc/serial@40004400 */ \
	117, /* /soc/serial@40004800 */ \
	118, /* /soc/serial@40004c00 */ \
	119, /* /soc/serial@40005000 */ \
	120, /* /soc/serial@40006400 */ \
	123, /* /soc/serial@40013800 */ \
	126, /* /soc/serial@46002400 */ \
	127, /* /soc/spi@40003800 */ \
	132, /* /soc/spi@40013000 */ \
	133, /* /soc/spi@420d1400 */ \
	134, /* /soc/spi@420d2400 */ \
	135, /* /soc/spi@46002000 */ \
	136, /* /soc/timer@e000e010 */ \
	137, /* /soc/timers@40009400 */ \
	138, /* /soc/timers@46004400 */ \
	139, /* /soc/timers@46004800 */ \
	140, /* /soc/timers@46004c00 */ \
	141, /* /soc/ucpd@4000dc00 */ \
	142, /* /soc/vrefbuf@46007400 */ \
	143, /* /soc/watchdog@40002c00 */ \
	144, /* /soc/watchdog@40003000 */ \
	145, /* /soc/flash-controller@40022000 */ \
	152, /* /soc/memory-controller@420d0400 */ \
	156, /* /soc/gpio@42021400 */ \
	159, /* /soc/power@46020800 */ \
	168, /* /soc/timers@40000000 */ \
	176, /* /soc/timers@40000c00 */ \
	180, /* /soc/timers@40001000 */ \
	183, /* /soc/timers@40001400 */ \
	186, /* /soc/timers@40012c00 */ \
	190, /* /soc/timers@40013400 */ \
	194, /* /soc/timers@40014000 */ \
	197, /* /soc/timers@40014400 */ \
	200, /* /soc/timers@40014800 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_EXISTS 1
#define DT_N_INST_0_st_stm32u5a5 DT_N_S_soc
#define DT_N_INST_0_st_stm32u5   DT_N_S_soc
#define DT_N_INST_0_simple_bus   DT_N_S_soc

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_REG_NUM 0
#define DT_N_S_soc_RANGES_NUM 0
#define DT_N_S_soc_FOREACH_RANGE(fn) 
#define DT_N_S_soc_IRQ_NUM 0
#define DT_N_S_soc_IRQ_LEVEL 0
#define DT_N_S_soc_COMPAT_MATCHES_st_stm32u5a5 1
#define DT_N_S_soc_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_COMPAT_MODEL_IDX_0 "stm32u5a5"
#define DT_N_S_soc_COMPAT_MATCHES_st_stm32u5 1
#define DT_N_S_soc_COMPAT_VENDOR_IDX_1_EXISTS 1
#define DT_N_S_soc_COMPAT_VENDOR_IDX_1 "STMicroelectronics"
#define DT_N_S_soc_COMPAT_MODEL_IDX_1_EXISTS 1
#define DT_N_S_soc_COMPAT_MODEL_IDX_1 "stm32u5"
#define DT_N_S_soc_COMPAT_MATCHES_simple_bus 1
#define DT_N_S_soc_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_P_ranges_EXISTS 1
#define DT_N_S_soc_P_compatible {"st,stm32u5a5", "st,stm32u5", "simple-bus"}
#define DT_N_S_soc_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_P_compatible_IDX_0 "st,stm32u5a5"
#define DT_N_S_soc_P_compatible_IDX_0_STRING_UNQUOTED st,stm32u5a5
#define DT_N_S_soc_P_compatible_IDX_0_STRING_TOKEN st_stm32u5a5
#define DT_N_S_soc_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32U5A5
#define DT_N_S_soc_P_compatible_IDX_1_EXISTS 1
#define DT_N_S_soc_P_compatible_IDX_1 "st,stm32u5"
#define DT_N_S_soc_P_compatible_IDX_1_STRING_UNQUOTED st,stm32u5
#define DT_N_S_soc_P_compatible_IDX_1_STRING_TOKEN st_stm32u5
#define DT_N_S_soc_P_compatible_IDX_1_STRING_UPPER_TOKEN ST_STM32U5
#define DT_N_S_soc_P_compatible_IDX_2_EXISTS 1
#define DT_N_S_soc_P_compatible_IDX_2 "simple-bus"
#define DT_N_S_soc_P_compatible_IDX_2_STRING_UNQUOTED simple-bus
#define DT_N_S_soc_P_compatible_IDX_2_STRING_TOKEN simple_bus
#define DT_N_S_soc_P_compatible_IDX_2_STRING_UPPER_TOKEN SIMPLE_BUS
#define DT_N_S_soc_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc, compatible, 0) \
	fn(DT_N_S_soc, compatible, 1) \
	fn(DT_N_S_soc, compatible, 2)
#define DT_N_S_soc_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc, compatible, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc, compatible, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc, compatible, 2)
#define DT_N_S_soc_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc, compatible, 0, __VA_ARGS__) \
	fn(DT_N_S_soc, compatible, 1, __VA_ARGS__) \
	fn(DT_N_S_soc, compatible, 2, __VA_ARGS__)
#define DT_N_S_soc_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc, compatible, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc, compatible, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc, compatible, 2, __VA_ARGS__)
#define DT_N_S_soc_P_compatible_LEN 3
#define DT_N_S_soc_P_compatible_EXISTS 1

/*
 * Devicetree node: /soc/interrupt-controller@e000e100
 *
 * Node identifier: DT_N_S_soc_S_interrupt_controller_e000e100
 *
 * Binding (compatible = arm,v8m-nvic):
 *   $ZEPHYR_BASE\dts\bindings\interrupt-controller\arm,v8m-nvic.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_PATH "/soc/interrupt-controller@e000e100"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_FULL_NAME "interrupt-controller@e000e100"
#define DT_N_S_soc_S_interrupt_controller_e000e100_FULL_NAME_UNQUOTED interrupt-controller@e000e100
#define DT_N_S_soc_S_interrupt_controller_e000e100_FULL_NAME_TOKEN interrupt_controller_e000e100
#define DT_N_S_soc_S_interrupt_controller_e000e100_FULL_NAME_UPPER_TOKEN INTERRUPT_CONTROLLER_E000E100

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_NODELABEL_NUM 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_FOREACH_NODELABEL(fn) fn(nvic)
#define DT_N_S_soc_S_interrupt_controller_e000e100_FOREACH_NODELABEL_VARGS(fn, ...) fn(nvic, __VA_ARGS__)
#define DT_N_S_soc_S_interrupt_controller_e000e100_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_interrupt_controller_e000e100_CHILD_NUM 0
#define DT_N_S_soc_S_interrupt_controller_e000e100_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_interrupt_controller_e000e100_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_interrupt_controller_e000e100_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_interrupt_controller_e000e100_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_interrupt_controller_e000e100_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_interrupt_controller_e000e100_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_interrupt_controller_e000e100_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_interrupt_controller_e000e100_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_interrupt_controller_e000e100_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_HASH MNKByYDCdVxyLwiy4A_bv2jZfVhfDT01mZ2_1uEhUYQ

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_ORD 5
#define DT_N_S_soc_S_interrupt_controller_e000e100_ORD_STR_SORTABLE 00005

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_REQUIRES_ORDS \
	4, /* /soc */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_SUPPORTS_ORDS \
	12, /* /soc/adc@42028000 */ \
	18, /* /soc/i2c@40005400 */ \
	22, /* /soc/i2c@40005800 */ \
	24, /* /soc/i2c@46002800 */ \
	26, /* /soc/i2c@40008400 */ \
	28, /* /soc/i2c@40009800 */ \
	30, /* /soc/i2c@40009c00 */ \
	45, /* /soc/adc@46021000 */ \
	76, /* /soc/timers@40000400 */ \
	79, /* /soc/timers@40000800 */ \
	85, /* /soc/adc@42028100 */ \
	86, /* /soc/adc@42028300 */ \
	87, /* /soc/aes@420c0000 */ \
	90, /* /soc/can@4000a400 */ \
	95, /* /soc/interrupt-controller@46022000 */ \
	100, /* /soc/otghs@42040000 */ \
	101, /* /soc/rng@420c0800 */ \
	102, /* /soc/rtc@46007800 */ \
	103, /* /soc/dma@40020000 */ \
	112, /* /soc/sdmmc@420c8000 */ \
	113, /* /soc/sdmmc@420c8c00 */ \
	116, /* /soc/serial@40004400 */ \
	117, /* /soc/serial@40004800 */ \
	118, /* /soc/serial@40004c00 */ \
	119, /* /soc/serial@40005000 */ \
	120, /* /soc/serial@40006400 */ \
	123, /* /soc/serial@40013800 */ \
	126, /* /soc/serial@46002400 */ \
	127, /* /soc/spi@40003800 */ \
	132, /* /soc/spi@40013000 */ \
	133, /* /soc/spi@420d1400 */ \
	134, /* /soc/spi@420d2400 */ \
	135, /* /soc/spi@46002000 */ \
	137, /* /soc/timers@40009400 */ \
	138, /* /soc/timers@46004400 */ \
	139, /* /soc/timers@46004800 */ \
	140, /* /soc/timers@46004c00 */ \
	141, /* /soc/ucpd@4000dc00 */ \
	143, /* /soc/watchdog@40002c00 */ \
	144, /* /soc/watchdog@40003000 */ \
	145, /* /soc/flash-controller@40022000 */ \
	168, /* /soc/timers@40000000 */ \
	176, /* /soc/timers@40000c00 */ \
	180, /* /soc/timers@40001000 */ \
	183, /* /soc/timers@40001400 */ \
	186, /* /soc/timers@40012c00 */ \
	190, /* /soc/timers@40013400 */ \
	194, /* /soc/timers@40014000 */ \
	197, /* /soc/timers@40014400 */ \
	200, /* /soc/timers@40014800 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_EXISTS 1
#define DT_N_INST_0_arm_v8m_nvic DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_NODELABEL_nvic      DT_N_S_soc_S_interrupt_controller_e000e100

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_REG_NUM 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_REG_IDX_0_VAL_ADDRESS 3758153984 /* 0xe000e100 */
#define DT_N_S_soc_S_interrupt_controller_e000e100_REG_IDX_0_VAL_SIZE 3072 /* 0xc00 */
#define DT_N_S_soc_S_interrupt_controller_e000e100_RANGES_NUM 0
#define DT_N_S_soc_S_interrupt_controller_e000e100_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_interrupt_controller_e000e100_IRQ_NUM 0
#define DT_N_S_soc_S_interrupt_controller_e000e100_IRQ_LEVEL 0
#define DT_N_S_soc_S_interrupt_controller_e000e100_COMPAT_MATCHES_arm_v8m_nvic 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_COMPAT_VENDOR_IDX_0 "ARM Ltd."
#define DT_N_S_soc_S_interrupt_controller_e000e100_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_COMPAT_MODEL_IDX_0 "v8m-nvic"
#define DT_N_S_soc_S_interrupt_controller_e000e100_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_reg {3758153984 /* 0xe000e100 */, 3072 /* 0xc00 */}
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_reg_IDX_0 3758153984
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_reg_IDX_1 3072
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_reg_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_arm_num_irq_priority_bits 4
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_arm_num_irq_priority_bits_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_interrupt_controller 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_interrupt_controller_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible {"arm,v8m-nvic"}
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible_IDX_0 "arm,v8m-nvic"
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible_IDX_0_STRING_UNQUOTED arm,v8m-nvic
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible_IDX_0_STRING_TOKEN arm_v8m_nvic
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible_IDX_0_STRING_UPPER_TOKEN ARM_V8M_NVIC
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_interrupt_controller_e000e100, compatible, 0)
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_interrupt_controller_e000e100, compatible, 0)
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_interrupt_controller_e000e100, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_interrupt_controller_e000e100, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible_LEN 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_wakeup_source 0
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /clocks
 *
 * Node identifier: DT_N_S_clocks
 */

/* Node's full path: */
#define DT_N_S_clocks_PATH "/clocks"

/* Node's name with unit-address: */
#define DT_N_S_clocks_FULL_NAME "clocks"
#define DT_N_S_clocks_FULL_NAME_UNQUOTED clocks
#define DT_N_S_clocks_FULL_NAME_TOKEN clocks
#define DT_N_S_clocks_FULL_NAME_UPPER_TOKEN CLOCKS

/* Node parent (/) identifier: */
#define DT_N_S_clocks_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_clocks_CHILD_IDX 5

/* Helpers for dealing with node labels: */
#define DT_N_S_clocks_NODELABEL_NUM 0
#define DT_N_S_clocks_FOREACH_NODELABEL(fn) 
#define DT_N_S_clocks_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_clocks_FOREACH_ANCESTOR(fn) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_clocks_CHILD_NUM 10
#define DT_N_S_clocks_CHILD_NUM_STATUS_OKAY 4
#define DT_N_S_clocks_FOREACH_CHILD(fn) fn(DT_N_S_clocks_S_clk_hse) fn(DT_N_S_clocks_S_clk_hsi) fn(DT_N_S_clocks_S_clk_hsi48) fn(DT_N_S_clocks_S_clk_msis) fn(DT_N_S_clocks_S_clk_msik) fn(DT_N_S_clocks_S_clk_lse) fn(DT_N_S_clocks_S_clk_lsi) fn(DT_N_S_clocks_S_pll) fn(DT_N_S_clocks_S_pll2) fn(DT_N_S_clocks_S_pll3)
#define DT_N_S_clocks_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_clocks_S_clk_hse) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_clk_hsi) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_clk_hsi48) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_clk_msis) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_clk_msik) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_clk_lse) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_clk_lsi) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pll) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pll2) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pll3)
#define DT_N_S_clocks_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_clocks_S_clk_hse, __VA_ARGS__) fn(DT_N_S_clocks_S_clk_hsi, __VA_ARGS__) fn(DT_N_S_clocks_S_clk_hsi48, __VA_ARGS__) fn(DT_N_S_clocks_S_clk_msis, __VA_ARGS__) fn(DT_N_S_clocks_S_clk_msik, __VA_ARGS__) fn(DT_N_S_clocks_S_clk_lse, __VA_ARGS__) fn(DT_N_S_clocks_S_clk_lsi, __VA_ARGS__) fn(DT_N_S_clocks_S_pll, __VA_ARGS__) fn(DT_N_S_clocks_S_pll2, __VA_ARGS__) fn(DT_N_S_clocks_S_pll3, __VA_ARGS__)
#define DT_N_S_clocks_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_clk_hse, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_clk_hsi, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_clk_hsi48, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_clk_msis, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_clk_msik, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_clk_lse, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_clk_lsi, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pll, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pll2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pll3, __VA_ARGS__)
#define DT_N_S_clocks_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_clocks_S_clk_hse) fn(DT_N_S_clocks_S_clk_hsi48) fn(DT_N_S_clocks_S_clk_lse) fn(DT_N_S_clocks_S_pll)
#define DT_N_S_clocks_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_clocks_S_clk_hse) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_clk_hsi48) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_clk_lse) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pll)
#define DT_N_S_clocks_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_clocks_S_clk_hse, __VA_ARGS__) fn(DT_N_S_clocks_S_clk_hsi48, __VA_ARGS__) fn(DT_N_S_clocks_S_clk_lse, __VA_ARGS__) fn(DT_N_S_clocks_S_pll, __VA_ARGS__)
#define DT_N_S_clocks_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_clk_hse, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_clk_hsi48, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_clk_lse, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pll, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_clocks_HASH 3P3fmk_q5wPvaymGA6NeomHHBb_cCfQX2PaKw_k1t_w

/* Node's dependency ordinal: */
#define DT_N_S_clocks_ORD 6
#define DT_N_S_clocks_ORD_STR_SORTABLE 00006

/* Ordinals for what this node depends on directly: */
#define DT_N_S_clocks_REQUIRES_ORDS \
	0, /* / */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_clocks_SUPPORTS_ORDS \
	7, /* /clocks/clk-hse */ \
	8, /* /clocks/pll */ \
	49, /* /clocks/clk-hsi */ \
	50, /* /clocks/clk-hsi48 */ \
	51, /* /clocks/clk-lse */ \
	52, /* /clocks/clk-lsi */ \
	53, /* /clocks/clk-msik */ \
	54, /* /clocks/clk-msis */ \
	55, /* /clocks/pll2 */ \
	56, /* /clocks/pll3 */

/* Existence and alternate IDs: */
#define DT_N_S_clocks_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_clocks_REG_NUM 0
#define DT_N_S_clocks_RANGES_NUM 0
#define DT_N_S_clocks_FOREACH_RANGE(fn) 
#define DT_N_S_clocks_IRQ_NUM 0
#define DT_N_S_clocks_IRQ_LEVEL 0
#define DT_N_S_clocks_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_clocks_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /clocks/clk-hse
 *
 * Node identifier: DT_N_S_clocks_S_clk_hse
 *
 * Binding (compatible = st,stm32-hse-clock):
 *   $ZEPHYR_BASE\dts\bindings\clock\st,stm32-hse-clock.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_clocks_S_clk_hse_PATH "/clocks/clk-hse"

/* Node's name with unit-address: */
#define DT_N_S_clocks_S_clk_hse_FULL_NAME "clk-hse"
#define DT_N_S_clocks_S_clk_hse_FULL_NAME_UNQUOTED clk-hse
#define DT_N_S_clocks_S_clk_hse_FULL_NAME_TOKEN clk_hse
#define DT_N_S_clocks_S_clk_hse_FULL_NAME_UPPER_TOKEN CLK_HSE

/* Node parent (/clocks) identifier: */
#define DT_N_S_clocks_S_clk_hse_PARENT DT_N_S_clocks

/* Node's index in its parent's list of children: */
#define DT_N_S_clocks_S_clk_hse_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_clocks_S_clk_hse_NODELABEL_NUM 1
#define DT_N_S_clocks_S_clk_hse_FOREACH_NODELABEL(fn) fn(clk_hse)
#define DT_N_S_clocks_S_clk_hse_FOREACH_NODELABEL_VARGS(fn, ...) fn(clk_hse, __VA_ARGS__)
#define DT_N_S_clocks_S_clk_hse_FOREACH_ANCESTOR(fn) fn(DT_N_S_clocks) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_clocks_S_clk_hse_CHILD_NUM 0
#define DT_N_S_clocks_S_clk_hse_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_clocks_S_clk_hse_FOREACH_CHILD(fn) 
#define DT_N_S_clocks_S_clk_hse_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_clocks_S_clk_hse_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_clocks_S_clk_hse_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_clocks_S_clk_hse_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_clocks_S_clk_hse_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_clocks_S_clk_hse_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_clocks_S_clk_hse_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_clocks_S_clk_hse_HASH CHg50lhzojbh1fYYqBOhbjZFQvgn2_C8kiV4EgV0j3Y

/* Node's dependency ordinal: */
#define DT_N_S_clocks_S_clk_hse_ORD 7
#define DT_N_S_clocks_S_clk_hse_ORD_STR_SORTABLE 00007

/* Ordinals for what this node depends on directly: */
#define DT_N_S_clocks_S_clk_hse_REQUIRES_ORDS \
	6, /* /clocks */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_clocks_S_clk_hse_SUPPORTS_ORDS \
	8, /* /clocks/pll */

/* Existence and alternate IDs: */
#define DT_N_S_clocks_S_clk_hse_EXISTS 1
#define DT_N_INST_0_st_stm32_hse_clock DT_N_S_clocks_S_clk_hse
#define DT_N_NODELABEL_clk_hse         DT_N_S_clocks_S_clk_hse

/* Macros for properties that are special in the specification: */
#define DT_N_S_clocks_S_clk_hse_REG_NUM 0
#define DT_N_S_clocks_S_clk_hse_RANGES_NUM 0
#define DT_N_S_clocks_S_clk_hse_FOREACH_RANGE(fn) 
#define DT_N_S_clocks_S_clk_hse_IRQ_NUM 0
#define DT_N_S_clocks_S_clk_hse_IRQ_LEVEL 0
#define DT_N_S_clocks_S_clk_hse_COMPAT_MATCHES_st_stm32_hse_clock 1
#define DT_N_S_clocks_S_clk_hse_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_clk_hse_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_clocks_S_clk_hse_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_clk_hse_COMPAT_MODEL_IDX_0 "stm32-hse-clock"
#define DT_N_S_clocks_S_clk_hse_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_clocks_S_clk_hse_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_clocks_S_clk_hse_P_hse_bypass 0
#define DT_N_S_clocks_S_clk_hse_P_hse_bypass_EXISTS 1
#define DT_N_S_clocks_S_clk_hse_P_css_enabled 0
#define DT_N_S_clocks_S_clk_hse_P_css_enabled_EXISTS 1
#define DT_N_S_clocks_S_clk_hse_P_clock_frequency 16000000
#define DT_N_S_clocks_S_clk_hse_P_clock_frequency_EXISTS 1
#define DT_N_S_clocks_S_clk_hse_P_status "okay"
#define DT_N_S_clocks_S_clk_hse_P_status_STRING_UNQUOTED okay
#define DT_N_S_clocks_S_clk_hse_P_status_STRING_TOKEN okay
#define DT_N_S_clocks_S_clk_hse_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_clocks_S_clk_hse_P_status_IDX_0 "okay"
#define DT_N_S_clocks_S_clk_hse_P_status_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_clk_hse_P_status_IDX_0_ENUM_IDX 0
#define DT_N_S_clocks_S_clk_hse_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_clocks_S_clk_hse_P_status_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_clocks_S_clk_hse_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_clk_hse, status, 0)
#define DT_N_S_clocks_S_clk_hse_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_clk_hse, status, 0)
#define DT_N_S_clocks_S_clk_hse_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_clk_hse, status, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_clk_hse_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_clk_hse, status, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_clk_hse_P_status_LEN 1
#define DT_N_S_clocks_S_clk_hse_P_status_EXISTS 1
#define DT_N_S_clocks_S_clk_hse_P_compatible {"st,stm32-hse-clock"}
#define DT_N_S_clocks_S_clk_hse_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_clk_hse_P_compatible_IDX_0 "st,stm32-hse-clock"
#define DT_N_S_clocks_S_clk_hse_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-hse-clock
#define DT_N_S_clocks_S_clk_hse_P_compatible_IDX_0_STRING_TOKEN st_stm32_hse_clock
#define DT_N_S_clocks_S_clk_hse_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_HSE_CLOCK
#define DT_N_S_clocks_S_clk_hse_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_clk_hse, compatible, 0)
#define DT_N_S_clocks_S_clk_hse_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_clk_hse, compatible, 0)
#define DT_N_S_clocks_S_clk_hse_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_clk_hse, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_clk_hse_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_clk_hse, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_clk_hse_P_compatible_LEN 1
#define DT_N_S_clocks_S_clk_hse_P_compatible_EXISTS 1
#define DT_N_S_clocks_S_clk_hse_P_zephyr_deferred_init 0
#define DT_N_S_clocks_S_clk_hse_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_clocks_S_clk_hse_P_wakeup_source 0
#define DT_N_S_clocks_S_clk_hse_P_wakeup_source_EXISTS 1
#define DT_N_S_clocks_S_clk_hse_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_clocks_S_clk_hse_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /clocks/pll
 *
 * Node identifier: DT_N_S_clocks_S_pll
 *
 * Binding (compatible = st,stm32u5-pll-clock):
 *   $ZEPHYR_BASE\dts\bindings\clock\st,stm32u5-pll-clock.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_clocks_S_pll_PATH "/clocks/pll"

/* Node's name with unit-address: */
#define DT_N_S_clocks_S_pll_FULL_NAME "pll"
#define DT_N_S_clocks_S_pll_FULL_NAME_UNQUOTED pll
#define DT_N_S_clocks_S_pll_FULL_NAME_TOKEN pll
#define DT_N_S_clocks_S_pll_FULL_NAME_UPPER_TOKEN PLL

/* Node parent (/clocks) identifier: */
#define DT_N_S_clocks_S_pll_PARENT DT_N_S_clocks

/* Node's index in its parent's list of children: */
#define DT_N_S_clocks_S_pll_CHILD_IDX 7

/* Helpers for dealing with node labels: */
#define DT_N_S_clocks_S_pll_NODELABEL_NUM 2
#define DT_N_S_clocks_S_pll_FOREACH_NODELABEL(fn) fn(pll1) fn(pll)
#define DT_N_S_clocks_S_pll_FOREACH_NODELABEL_VARGS(fn, ...) fn(pll1, __VA_ARGS__) fn(pll, __VA_ARGS__)
#define DT_N_S_clocks_S_pll_FOREACH_ANCESTOR(fn) fn(DT_N_S_clocks) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_clocks_S_pll_CHILD_NUM 0
#define DT_N_S_clocks_S_pll_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_clocks_S_pll_FOREACH_CHILD(fn) 
#define DT_N_S_clocks_S_pll_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_clocks_S_pll_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_clocks_S_pll_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_clocks_S_pll_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_clocks_S_pll_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_clocks_S_pll_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_clocks_S_pll_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_clocks_S_pll_HASH MENiPNxcjOF6dwaYSdS9Iq0tqHDbWKghVscDDRncn0o

/* Node's dependency ordinal: */
#define DT_N_S_clocks_S_pll_ORD 8
#define DT_N_S_clocks_S_pll_ORD_STR_SORTABLE 00008

/* Ordinals for what this node depends on directly: */
#define DT_N_S_clocks_S_pll_REQUIRES_ORDS \
	6, /* /clocks */ \
	7, /* /clocks/clk-hse */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_clocks_S_pll_SUPPORTS_ORDS \
	9, /* /soc/rcc@46020c00 */

/* Existence and alternate IDs: */
#define DT_N_S_clocks_S_pll_EXISTS 1
#define DT_N_INST_0_st_stm32u5_pll_clock DT_N_S_clocks_S_pll
#define DT_N_NODELABEL_pll1              DT_N_S_clocks_S_pll
#define DT_N_NODELABEL_pll               DT_N_S_clocks_S_pll

/* Macros for properties that are special in the specification: */
#define DT_N_S_clocks_S_pll_REG_NUM 0
#define DT_N_S_clocks_S_pll_RANGES_NUM 0
#define DT_N_S_clocks_S_pll_FOREACH_RANGE(fn) 
#define DT_N_S_clocks_S_pll_IRQ_NUM 0
#define DT_N_S_clocks_S_pll_IRQ_LEVEL 0
#define DT_N_S_clocks_S_pll_COMPAT_MATCHES_st_stm32u5_pll_clock 1
#define DT_N_S_clocks_S_pll_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pll_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_clocks_S_pll_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pll_COMPAT_MODEL_IDX_0 "stm32u5-pll-clock"
#define DT_N_S_clocks_S_pll_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_clocks_S_pll_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_clocks_S_pll_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pll_P_clocks_IDX_0_PH DT_N_S_clocks_S_clk_hse
#define DT_N_S_clocks_S_pll_P_clocks_IDX_0_FOREACH_CELL(fn) 
#define DT_N_S_clocks_S_pll_P_clocks_IDX_0_FOREACH_CELL_SEP(fn, sep) 
#define DT_N_S_clocks_S_pll_P_clocks_IDX_0_NUM_CELLS 0
#define DT_N_S_clocks_S_pll_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_pll, clocks, 0)
#define DT_N_S_clocks_S_pll_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_pll, clocks, 0)
#define DT_N_S_clocks_S_pll_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_pll, clocks, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pll_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_pll, clocks, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pll_P_clocks_LEN 1
#define DT_N_S_clocks_S_pll_P_clocks_EXISTS 1
#define DT_N_S_clocks_S_pll_P_div_m 4
#define DT_N_S_clocks_S_pll_P_div_m_EXISTS 1
#define DT_N_S_clocks_S_pll_P_mul_n 80
#define DT_N_S_clocks_S_pll_P_mul_n_EXISTS 1
#define DT_N_S_clocks_S_pll_P_div_q 2
#define DT_N_S_clocks_S_pll_P_div_q_EXISTS 1
#define DT_N_S_clocks_S_pll_P_div_r 2
#define DT_N_S_clocks_S_pll_P_div_r_EXISTS 1
#define DT_N_S_clocks_S_pll_P_status "okay"
#define DT_N_S_clocks_S_pll_P_status_STRING_UNQUOTED okay
#define DT_N_S_clocks_S_pll_P_status_STRING_TOKEN okay
#define DT_N_S_clocks_S_pll_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_clocks_S_pll_P_status_IDX_0 "okay"
#define DT_N_S_clocks_S_pll_P_status_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pll_P_status_IDX_0_ENUM_IDX 0
#define DT_N_S_clocks_S_pll_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_clocks_S_pll_P_status_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_clocks_S_pll_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_pll, status, 0)
#define DT_N_S_clocks_S_pll_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_pll, status, 0)
#define DT_N_S_clocks_S_pll_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_pll, status, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pll_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_pll, status, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pll_P_status_LEN 1
#define DT_N_S_clocks_S_pll_P_status_EXISTS 1
#define DT_N_S_clocks_S_pll_P_compatible {"st,stm32u5-pll-clock"}
#define DT_N_S_clocks_S_pll_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pll_P_compatible_IDX_0 "st,stm32u5-pll-clock"
#define DT_N_S_clocks_S_pll_P_compatible_IDX_0_STRING_UNQUOTED st,stm32u5-pll-clock
#define DT_N_S_clocks_S_pll_P_compatible_IDX_0_STRING_TOKEN st_stm32u5_pll_clock
#define DT_N_S_clocks_S_pll_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32U5_PLL_CLOCK
#define DT_N_S_clocks_S_pll_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_pll, compatible, 0)
#define DT_N_S_clocks_S_pll_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_pll, compatible, 0)
#define DT_N_S_clocks_S_pll_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_pll, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pll_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_pll, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pll_P_compatible_LEN 1
#define DT_N_S_clocks_S_pll_P_compatible_EXISTS 1
#define DT_N_S_clocks_S_pll_P_zephyr_deferred_init 0
#define DT_N_S_clocks_S_pll_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_clocks_S_pll_P_wakeup_source 0
#define DT_N_S_clocks_S_pll_P_wakeup_source_EXISTS 1
#define DT_N_S_clocks_S_pll_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_clocks_S_pll_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/rcc@46020c00
 *
 * Node identifier: DT_N_S_soc_S_rcc_46020c00
 *
 * Binding (compatible = st,stm32u5-rcc):
 *   $ZEPHYR_BASE\dts\bindings\clock\st,stm32u5-rcc.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_rcc_46020c00_PATH "/soc/rcc@46020c00"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_rcc_46020c00_FULL_NAME "rcc@46020c00"
#define DT_N_S_soc_S_rcc_46020c00_FULL_NAME_UNQUOTED rcc@46020c00
#define DT_N_S_soc_S_rcc_46020c00_FULL_NAME_TOKEN rcc_46020c00
#define DT_N_S_soc_S_rcc_46020c00_FULL_NAME_UPPER_TOKEN RCC_46020C00

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_rcc_46020c00_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_rcc_46020c00_CHILD_IDX 3

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_rcc_46020c00_NODELABEL_NUM 1
#define DT_N_S_soc_S_rcc_46020c00_FOREACH_NODELABEL(fn) fn(rcc)
#define DT_N_S_soc_S_rcc_46020c00_FOREACH_NODELABEL_VARGS(fn, ...) fn(rcc, __VA_ARGS__)
#define DT_N_S_soc_S_rcc_46020c00_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_rcc_46020c00_CHILD_NUM 1
#define DT_N_S_soc_S_rcc_46020c00_CHILD_NUM_STATUS_OKAY 1
#define DT_N_S_soc_S_rcc_46020c00_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_rcc_46020c00_S_reset_controller)
#define DT_N_S_soc_S_rcc_46020c00_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_rcc_46020c00_S_reset_controller)
#define DT_N_S_soc_S_rcc_46020c00_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_rcc_46020c00_S_reset_controller, __VA_ARGS__)
#define DT_N_S_soc_S_rcc_46020c00_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_rcc_46020c00_S_reset_controller, __VA_ARGS__)
#define DT_N_S_soc_S_rcc_46020c00_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_rcc_46020c00_S_reset_controller)
#define DT_N_S_soc_S_rcc_46020c00_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_rcc_46020c00_S_reset_controller)
#define DT_N_S_soc_S_rcc_46020c00_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_rcc_46020c00_S_reset_controller, __VA_ARGS__)
#define DT_N_S_soc_S_rcc_46020c00_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_rcc_46020c00_S_reset_controller, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_soc_S_rcc_46020c00_HASH 7mVmjnUnJp8Bab6MJQ9f_a1AufVsEyBQ3zzTC9ZpZUE

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_rcc_46020c00_ORD 9
#define DT_N_S_soc_S_rcc_46020c00_ORD_STR_SORTABLE 00009

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_rcc_46020c00_REQUIRES_ORDS \
	4, /* /soc */ \
	8, /* /clocks/pll */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_rcc_46020c00_SUPPORTS_ORDS \
	12, /* /soc/adc@42028000 */ \
	18, /* /soc/i2c@40005400 */ \
	22, /* /soc/i2c@40005800 */ \
	24, /* /soc/i2c@46002800 */ \
	26, /* /soc/i2c@40008400 */ \
	28, /* /soc/i2c@40009800 */ \
	30, /* /soc/i2c@40009c00 */ \
	45, /* /soc/adc@46021000 */ \
	64, /* /soc/pin-controller@42020000/gpio@42020800 */ \
	67, /* /soc/pin-controller@42020000/gpio@42020400 */ \
	68, /* /soc/pin-controller@42020000/gpio@42021800 */ \
	75, /* /soc/rcc@46020c00/reset-controller */ \
	76, /* /soc/timers@40000400 */ \
	79, /* /soc/timers@40000800 */ \
	85, /* /soc/adc@42028100 */ \
	86, /* /soc/adc@42028300 */ \
	87, /* /soc/aes@420c0000 */ \
	90, /* /soc/can@4000a400 */ \
	92, /* /soc/dac@46021800 */ \
	93, /* /soc/gpio@42022000 */ \
	94, /* /soc/hash@420c0400 */ \
	95, /* /soc/interrupt-controller@46022000 */ \
	96, /* /soc/memory@40036400 */ \
	97, /* /otghs_phy */ \
	100, /* /soc/otghs@42040000 */ \
	101, /* /soc/rng@420c0800 */ \
	102, /* /soc/rtc@46007800 */ \
	103, /* /soc/dma@40020000 */ \
	104, /* /soc/sai1@40015404 */ \
	105, /* /soc/sai1@40015424 */ \
	112, /* /soc/sdmmc@420c8000 */ \
	113, /* /soc/sdmmc@420c8c00 */ \
	116, /* /soc/serial@40004400 */ \
	117, /* /soc/serial@40004800 */ \
	118, /* /soc/serial@40004c00 */ \
	119, /* /soc/serial@40005000 */ \
	120, /* /soc/serial@40006400 */ \
	123, /* /soc/serial@40013800 */ \
	126, /* /soc/serial@46002400 */ \
	127, /* /soc/spi@40003800 */ \
	128, /* /soc/pin-controller@42020000/gpio@42020c00 */ \
	132, /* /soc/spi@40013000 */ \
	133, /* /soc/spi@420d1400 */ \
	134, /* /soc/spi@420d2400 */ \
	135, /* /soc/spi@46002000 */ \
	137, /* /soc/timers@40009400 */ \
	138, /* /soc/timers@46004400 */ \
	139, /* /soc/timers@46004800 */ \
	140, /* /soc/timers@46004c00 */ \
	141, /* /soc/ucpd@4000dc00 */ \
	142, /* /soc/vrefbuf@46007400 */ \
	143, /* /soc/watchdog@40002c00 */ \
	152, /* /soc/memory-controller@420d0400 */ \
	154, /* /soc/pin-controller@42020000/gpio@42021c00 */ \
	155, /* /soc/pin-controller@42020000/gpio@42022400 */ \
	156, /* /soc/gpio@42021400 */ \
	157, /* /soc/pin-controller@42020000/gpio@42020000 */ \
	158, /* /soc/pin-controller@42020000/gpio@42021000 */ \
	168, /* /soc/timers@40000000 */ \
	176, /* /soc/timers@40000c00 */ \
	180, /* /soc/timers@40001000 */ \
	183, /* /soc/timers@40001400 */ \
	186, /* /soc/timers@40012c00 */ \
	190, /* /soc/timers@40013400 */ \
	194, /* /soc/timers@40014000 */ \
	197, /* /soc/timers@40014400 */ \
	200, /* /soc/timers@40014800 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_rcc_46020c00_EXISTS 1
#define DT_N_INST_0_st_stm32u5_rcc DT_N_S_soc_S_rcc_46020c00
#define DT_N_NODELABEL_rcc         DT_N_S_soc_S_rcc_46020c00

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_rcc_46020c00_REG_NUM 1
#define DT_N_S_soc_S_rcc_46020c00_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_rcc_46020c00_REG_IDX_0_VAL_ADDRESS 1174539264 /* 0x46020c00 */
#define DT_N_S_soc_S_rcc_46020c00_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_rcc_46020c00_RANGES_NUM 0
#define DT_N_S_soc_S_rcc_46020c00_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_rcc_46020c00_IRQ_NUM 0
#define DT_N_S_soc_S_rcc_46020c00_IRQ_LEVEL 0
#define DT_N_S_soc_S_rcc_46020c00_COMPAT_MATCHES_st_stm32u5_rcc 1
#define DT_N_S_soc_S_rcc_46020c00_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_rcc_46020c00_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_rcc_46020c00_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_rcc_46020c00_COMPAT_MODEL_IDX_0 "stm32u5-rcc"
#define DT_N_S_soc_S_rcc_46020c00_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_rcc_46020c00_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_rcc_46020c00_P_apb3_prescaler 1
#define DT_N_S_soc_S_rcc_46020c00_P_apb3_prescaler_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_rcc_46020c00_P_apb3_prescaler_IDX_0_EXISTS 1
#define DT_N_S_soc_S_rcc_46020c00_P_apb3_prescaler_IDX_0_ENUM_VAL_1_EXISTS 1
#define DT_N_S_soc_S_rcc_46020c00_P_apb3_prescaler_ENUM_VAL_1_EXISTS 1
#define DT_N_S_soc_S_rcc_46020c00_P_apb3_prescaler_EXISTS 1
#define DT_N_S_soc_S_rcc_46020c00_P_reg {1174539264 /* 0x46020c00 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_rcc_46020c00_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_rcc_46020c00_P_reg_IDX_0 1174539264
#define DT_N_S_soc_S_rcc_46020c00_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_rcc_46020c00_P_reg_IDX_1 1024
#define DT_N_S_soc_S_rcc_46020c00_P_reg_EXISTS 1
#define DT_N_S_soc_S_rcc_46020c00_P_clock_frequency 160000000
#define DT_N_S_soc_S_rcc_46020c00_P_clock_frequency_EXISTS 1
#define DT_N_S_soc_S_rcc_46020c00_P_ahb_prescaler 1
#define DT_N_S_soc_S_rcc_46020c00_P_ahb_prescaler_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_rcc_46020c00_P_ahb_prescaler_IDX_0_EXISTS 1
#define DT_N_S_soc_S_rcc_46020c00_P_ahb_prescaler_IDX_0_ENUM_VAL_1_EXISTS 1
#define DT_N_S_soc_S_rcc_46020c00_P_ahb_prescaler_ENUM_VAL_1_EXISTS 1
#define DT_N_S_soc_S_rcc_46020c00_P_ahb_prescaler_EXISTS 1
#define DT_N_S_soc_S_rcc_46020c00_P_apb1_prescaler 1
#define DT_N_S_soc_S_rcc_46020c00_P_apb1_prescaler_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_rcc_46020c00_P_apb1_prescaler_IDX_0_EXISTS 1
#define DT_N_S_soc_S_rcc_46020c00_P_apb1_prescaler_IDX_0_ENUM_VAL_1_EXISTS 1
#define DT_N_S_soc_S_rcc_46020c00_P_apb1_prescaler_ENUM_VAL_1_EXISTS 1
#define DT_N_S_soc_S_rcc_46020c00_P_apb1_prescaler_EXISTS 1
#define DT_N_S_soc_S_rcc_46020c00_P_apb2_prescaler 1
#define DT_N_S_soc_S_rcc_46020c00_P_apb2_prescaler_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_rcc_46020c00_P_apb2_prescaler_IDX_0_EXISTS 1
#define DT_N_S_soc_S_rcc_46020c00_P_apb2_prescaler_IDX_0_ENUM_VAL_1_EXISTS 1
#define DT_N_S_soc_S_rcc_46020c00_P_apb2_prescaler_ENUM_VAL_1_EXISTS 1
#define DT_N_S_soc_S_rcc_46020c00_P_apb2_prescaler_EXISTS 1
#define DT_N_S_soc_S_rcc_46020c00_P_compatible {"st,stm32u5-rcc"}
#define DT_N_S_soc_S_rcc_46020c00_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_rcc_46020c00_P_compatible_IDX_0 "st,stm32u5-rcc"
#define DT_N_S_soc_S_rcc_46020c00_P_compatible_IDX_0_STRING_UNQUOTED st,stm32u5-rcc
#define DT_N_S_soc_S_rcc_46020c00_P_compatible_IDX_0_STRING_TOKEN st_stm32u5_rcc
#define DT_N_S_soc_S_rcc_46020c00_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32U5_RCC
#define DT_N_S_soc_S_rcc_46020c00_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_rcc_46020c00, compatible, 0)
#define DT_N_S_soc_S_rcc_46020c00_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_rcc_46020c00, compatible, 0)
#define DT_N_S_soc_S_rcc_46020c00_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_rcc_46020c00, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_rcc_46020c00_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_rcc_46020c00, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_rcc_46020c00_P_compatible_LEN 1
#define DT_N_S_soc_S_rcc_46020c00_P_compatible_EXISTS 1
#define DT_N_S_soc_S_rcc_46020c00_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_rcc_46020c00_P_clocks_IDX_0_PH DT_N_S_clocks_S_pll
#define DT_N_S_soc_S_rcc_46020c00_P_clocks_IDX_0_FOREACH_CELL(fn) 
#define DT_N_S_soc_S_rcc_46020c00_P_clocks_IDX_0_FOREACH_CELL_SEP(fn, sep) 
#define DT_N_S_soc_S_rcc_46020c00_P_clocks_IDX_0_NUM_CELLS 0
#define DT_N_S_soc_S_rcc_46020c00_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_rcc_46020c00, clocks, 0)
#define DT_N_S_soc_S_rcc_46020c00_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_rcc_46020c00, clocks, 0)
#define DT_N_S_soc_S_rcc_46020c00_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_rcc_46020c00, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_rcc_46020c00_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_rcc_46020c00, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_rcc_46020c00_P_clocks_LEN 1
#define DT_N_S_soc_S_rcc_46020c00_P_clocks_EXISTS 1
#define DT_N_S_soc_S_rcc_46020c00_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_rcc_46020c00_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_rcc_46020c00_P_wakeup_source 0
#define DT_N_S_soc_S_rcc_46020c00_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_rcc_46020c00_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_rcc_46020c00_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@42020000
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_42020000
 *
 * Binding (compatible = st,stm32-pinctrl):
 *   $ZEPHYR_BASE\dts\bindings\pinctrl\st,stm32-pinctrl.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_42020000_PATH "/soc/pin-controller@42020000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_42020000_FULL_NAME "pin-controller@42020000"
#define DT_N_S_soc_S_pin_controller_42020000_FULL_NAME_UNQUOTED pin-controller@42020000
#define DT_N_S_soc_S_pin_controller_42020000_FULL_NAME_TOKEN pin_controller_42020000
#define DT_N_S_soc_S_pin_controller_42020000_FULL_NAME_UPPER_TOKEN PIN_CONTROLLER_42020000

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_pin_controller_42020000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_42020000_CHILD_IDX 5

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_controller_42020000_NODELABEL_NUM 1
#define DT_N_S_soc_S_pin_controller_42020000_FOREACH_NODELABEL(fn) fn(pinctrl)
#define DT_N_S_soc_S_pin_controller_42020000_FOREACH_NODELABEL_VARGS(fn, ...) fn(pinctrl, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_42020000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_42020000_CHILD_NUM 46
#define DT_N_S_soc_S_pin_controller_42020000_CHILD_NUM_STATUS_OKAY 46
#define DT_N_S_soc_S_pin_controller_42020000_CHILD_UNIT_ADDR_INT_1107427328 DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020000
#define DT_N_S_soc_S_pin_controller_42020000_CHILD_UNIT_ADDR_INT_1107428352 DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020400
#define DT_N_S_soc_S_pin_controller_42020000_CHILD_UNIT_ADDR_INT_1107429376 DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020800
#define DT_N_S_soc_S_pin_controller_42020000_CHILD_UNIT_ADDR_INT_1107430400 DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020c00
#define DT_N_S_soc_S_pin_controller_42020000_CHILD_UNIT_ADDR_INT_1107431424 DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021000
#define DT_N_S_soc_S_pin_controller_42020000_CHILD_UNIT_ADDR_INT_1107433472 DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021800
#define DT_N_S_soc_S_pin_controller_42020000_CHILD_UNIT_ADDR_INT_1107434496 DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021c00
#define DT_N_S_soc_S_pin_controller_42020000_CHILD_UNIT_ADDR_INT_1107436544 DT_N_S_soc_S_pin_controller_42020000_S_gpio_42022400
#define DT_N_S_soc_S_pin_controller_42020000_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020000) fn(DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020400) fn(DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020800) fn(DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020c00) fn(DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021000) fn(DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021800) fn(DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021c00) fn(DT_N_S_soc_S_pin_controller_42020000_S_gpio_42022400) fn(DT_N_S_soc_S_pin_controller_42020000_S_adc1_in1_pc0) fn(DT_N_S_soc_S_pin_controller_42020000_S_adc4_in18_pb0) fn(DT_N_S_soc_S_pin_controller_42020000_S_analog_pa13) fn(DT_N_S_soc_S_pin_controller_42020000_S_analog_pa14) fn(DT_N_S_soc_S_pin_controller_42020000_S_analog_pa15) fn(DT_N_S_soc_S_pin_controller_42020000_S_analog_pb3) fn(DT_N_S_soc_S_pin_controller_42020000_S_analog_pb4) fn(DT_N_S_soc_S_pin_controller_42020000_S_dac1_out1_pa4) fn(DT_N_S_soc_S_pin_controller_42020000_S_fdcan1_rx_pd0) fn(DT_N_S_soc_S_pin_controller_42020000_S_fdcan1_tx_pd1) fn(DT_N_S_soc_S_pin_controller_42020000_S_i2c1_scl_pb8) fn(DT_N_S_soc_S_pin_controller_42020000_S_i2c2_scl_pf1) fn(DT_N_S_soc_S_pin_controller_42020000_S_i2c1_sda_pb9) fn(DT_N_S_soc_S_pin_controller_42020000_S_i2c2_sda_pf0) fn(DT_N_S_soc_S_pin_controller_42020000_S_debug_jtms_swdio_pa13) fn(DT_N_S_soc_S_pin_controller_42020000_S_debug_jtck_swclk_pa14) fn(DT_N_S_soc_S_pin_controller_42020000_S_debug_jtdi_pa15) fn(DT_N_S_soc_S_pin_controller_42020000_S_debug_jtdo_swo_pb3) fn(DT_N_S_soc_S_pin_controller_42020000_S_debug_jtrst_pb4) fn(DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d0_pc8) fn(DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d1_pc9) fn(DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d2_pc10) fn(DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d3_pc11) fn(DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_ck_pc12) fn(DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_cmd_pd2) fn(DT_N_S_soc_S_pin_controller_42020000_S_spi1_miso_pa6) fn(DT_N_S_soc_S_pin_controller_42020000_S_spi1_mosi_pa7) fn(DT_N_S_soc_S_pin_controller_42020000_S_spi1_sck_pa5) fn(DT_N_S_soc_S_pin_controller_42020000_S_tim3_ch2_pc7) fn(DT_N_S_soc_S_pin_controller_42020000_S_tim4_ch2_pb7) fn(DT_N_S_soc_S_pin_controller_42020000_S_usart1_rx_pa10) fn(DT_N_S_soc_S_pin_controller_42020000_S_lpuart1_rx_pg8) fn(DT_N_S_soc_S_pin_controller_42020000_S_usart2_rx_pd6) fn(DT_N_S_soc_S_pin_controller_42020000_S_usart1_tx_pa9) fn(DT_N_S_soc_S_pin_controller_42020000_S_lpuart1_tx_pg7) fn(DT_N_S_soc_S_pin_controller_42020000_S_usart2_tx_pd5) fn(DT_N_S_soc_S_pin_controller_42020000_S_usb_otg_hs_dm_pa11) fn(DT_N_S_soc_S_pin_controller_42020000_S_usb_otg_hs_dp_pa12)
#define DT_N_S_soc_S_pin_controller_42020000_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020400) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020800) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020c00) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021800) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021c00) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_42020000_S_gpio_42022400) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_42020000_S_adc1_in1_pc0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_42020000_S_adc4_in18_pb0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_42020000_S_analog_pa13) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_42020000_S_analog_pa14) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_42020000_S_analog_pa15) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_42020000_S_analog_pb3) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_42020000_S_analog_pb4) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_42020000_S_dac1_out1_pa4) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_42020000_S_fdcan1_rx_pd0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_42020000_S_fdcan1_tx_pd1) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_42020000_S_i2c1_scl_pb8) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_42020000_S_i2c2_scl_pf1) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_42020000_S_i2c1_sda_pb9) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_42020000_S_i2c2_sda_pf0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_42020000_S_debug_jtms_swdio_pa13) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_42020000_S_debug_jtck_swclk_pa14) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_42020000_S_debug_jtdi_pa15) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_42020000_S_debug_jtdo_swo_pb3) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_42020000_S_debug_jtrst_pb4) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d0_pc8) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d1_pc9) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d2_pc10) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d3_pc11) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_ck_pc12) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_cmd_pd2) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_42020000_S_spi1_miso_pa6) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_42020000_S_spi1_mosi_pa7) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_42020000_S_spi1_sck_pa5) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_42020000_S_tim3_ch2_pc7) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_42020000_S_tim4_ch2_pb7) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_42020000_S_usart1_rx_pa10) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_42020000_S_lpuart1_rx_pg8) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_42020000_S_usart2_rx_pd6) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_42020000_S_usart1_tx_pa9) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_42020000_S_lpuart1_tx_pg7) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_42020000_S_usart2_tx_pd5) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_42020000_S_usb_otg_hs_dm_pa11) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_42020000_S_usb_otg_hs_dp_pa12)
#define DT_N_S_soc_S_pin_controller_42020000_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020000, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020400, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020800, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020c00, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021000, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021800, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021c00, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_42020000_S_gpio_42022400, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_42020000_S_adc1_in1_pc0, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_42020000_S_adc4_in18_pb0, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_42020000_S_analog_pa13, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_42020000_S_analog_pa14, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_42020000_S_analog_pa15, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_42020000_S_analog_pb3, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_42020000_S_analog_pb4, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_42020000_S_dac1_out1_pa4, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_42020000_S_fdcan1_rx_pd0, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_42020000_S_fdcan1_tx_pd1, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_42020000_S_i2c1_scl_pb8, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_42020000_S_i2c2_scl_pf1, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_42020000_S_i2c1_sda_pb9, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_42020000_S_i2c2_sda_pf0, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_42020000_S_debug_jtms_swdio_pa13, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_42020000_S_debug_jtck_swclk_pa14, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_42020000_S_debug_jtdi_pa15, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_42020000_S_debug_jtdo_swo_pb3, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_42020000_S_debug_jtrst_pb4, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d0_pc8, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d1_pc9, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d2_pc10, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d3_pc11, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_ck_pc12, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_cmd_pd2, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_42020000_S_spi1_miso_pa6, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_42020000_S_spi1_mosi_pa7, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_42020000_S_spi1_sck_pa5, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_42020000_S_tim3_ch2_pc7, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_42020000_S_tim4_ch2_pb7, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_42020000_S_usart1_rx_pa10, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_42020000_S_lpuart1_rx_pg8, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_42020000_S_usart2_rx_pd6, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_42020000_S_usart1_tx_pa9, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_42020000_S_lpuart1_tx_pg7, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_42020000_S_usart2_tx_pd5, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_42020000_S_usb_otg_hs_dm_pa11, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_42020000_S_usb_otg_hs_dp_pa12, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_42020000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020400, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020800, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020c00, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021800, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021c00, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_42020000_S_gpio_42022400, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_42020000_S_adc1_in1_pc0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_42020000_S_adc4_in18_pb0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_42020000_S_analog_pa13, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_42020000_S_analog_pa14, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_42020000_S_analog_pa15, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_42020000_S_analog_pb3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_42020000_S_analog_pb4, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_42020000_S_dac1_out1_pa4, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_42020000_S_fdcan1_rx_pd0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_42020000_S_fdcan1_tx_pd1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_42020000_S_i2c1_scl_pb8, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_42020000_S_i2c2_scl_pf1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_42020000_S_i2c1_sda_pb9, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_42020000_S_i2c2_sda_pf0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_42020000_S_debug_jtms_swdio_pa13, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_42020000_S_debug_jtck_swclk_pa14, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_42020000_S_debug_jtdi_pa15, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_42020000_S_debug_jtdo_swo_pb3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_42020000_S_debug_jtrst_pb4, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d0_pc8, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d1_pc9, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d2_pc10, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d3_pc11, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_ck_pc12, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_cmd_pd2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_42020000_S_spi1_miso_pa6, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_42020000_S_spi1_mosi_pa7, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_42020000_S_spi1_sck_pa5, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_42020000_S_tim3_ch2_pc7, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_42020000_S_tim4_ch2_pb7, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_42020000_S_usart1_rx_pa10, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_42020000_S_lpuart1_rx_pg8, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_42020000_S_usart2_rx_pd6, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_42020000_S_usart1_tx_pa9, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_42020000_S_lpuart1_tx_pg7, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_42020000_S_usart2_tx_pd5, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_42020000_S_usb_otg_hs_dm_pa11, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_42020000_S_usb_otg_hs_dp_pa12, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_42020000_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020000) fn(DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020400) fn(DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020800) fn(DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020c00) fn(DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021000) fn(DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021800) fn(DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021c00) fn(DT_N_S_soc_S_pin_controller_42020000_S_gpio_42022400) fn(DT_N_S_soc_S_pin_controller_42020000_S_adc1_in1_pc0) fn(DT_N_S_soc_S_pin_controller_42020000_S_adc4_in18_pb0) fn(DT_N_S_soc_S_pin_controller_42020000_S_analog_pa13) fn(DT_N_S_soc_S_pin_controller_42020000_S_analog_pa14) fn(DT_N_S_soc_S_pin_controller_42020000_S_analog_pa15) fn(DT_N_S_soc_S_pin_controller_42020000_S_analog_pb3) fn(DT_N_S_soc_S_pin_controller_42020000_S_analog_pb4) fn(DT_N_S_soc_S_pin_controller_42020000_S_dac1_out1_pa4) fn(DT_N_S_soc_S_pin_controller_42020000_S_fdcan1_rx_pd0) fn(DT_N_S_soc_S_pin_controller_42020000_S_fdcan1_tx_pd1) fn(DT_N_S_soc_S_pin_controller_42020000_S_i2c1_scl_pb8) fn(DT_N_S_soc_S_pin_controller_42020000_S_i2c2_scl_pf1) fn(DT_N_S_soc_S_pin_controller_42020000_S_i2c1_sda_pb9) fn(DT_N_S_soc_S_pin_controller_42020000_S_i2c2_sda_pf0) fn(DT_N_S_soc_S_pin_controller_42020000_S_debug_jtms_swdio_pa13) fn(DT_N_S_soc_S_pin_controller_42020000_S_debug_jtck_swclk_pa14) fn(DT_N_S_soc_S_pin_controller_42020000_S_debug_jtdi_pa15) fn(DT_N_S_soc_S_pin_controller_42020000_S_debug_jtdo_swo_pb3) fn(DT_N_S_soc_S_pin_controller_42020000_S_debug_jtrst_pb4) fn(DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d0_pc8) fn(DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d1_pc9) fn(DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d2_pc10) fn(DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d3_pc11) fn(DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_ck_pc12) fn(DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_cmd_pd2) fn(DT_N_S_soc_S_pin_controller_42020000_S_spi1_miso_pa6) fn(DT_N_S_soc_S_pin_controller_42020000_S_spi1_mosi_pa7) fn(DT_N_S_soc_S_pin_controller_42020000_S_spi1_sck_pa5) fn(DT_N_S_soc_S_pin_controller_42020000_S_tim3_ch2_pc7) fn(DT_N_S_soc_S_pin_controller_42020000_S_tim4_ch2_pb7) fn(DT_N_S_soc_S_pin_controller_42020000_S_usart1_rx_pa10) fn(DT_N_S_soc_S_pin_controller_42020000_S_lpuart1_rx_pg8) fn(DT_N_S_soc_S_pin_controller_42020000_S_usart2_rx_pd6) fn(DT_N_S_soc_S_pin_controller_42020000_S_usart1_tx_pa9) fn(DT_N_S_soc_S_pin_controller_42020000_S_lpuart1_tx_pg7) fn(DT_N_S_soc_S_pin_controller_42020000_S_usart2_tx_pd5) fn(DT_N_S_soc_S_pin_controller_42020000_S_usb_otg_hs_dm_pa11) fn(DT_N_S_soc_S_pin_controller_42020000_S_usb_otg_hs_dp_pa12)
#define DT_N_S_soc_S_pin_controller_42020000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020400) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020800) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020c00) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021800) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021c00) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_42020000_S_gpio_42022400) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_42020000_S_adc1_in1_pc0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_42020000_S_adc4_in18_pb0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_42020000_S_analog_pa13) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_42020000_S_analog_pa14) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_42020000_S_analog_pa15) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_42020000_S_analog_pb3) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_42020000_S_analog_pb4) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_42020000_S_dac1_out1_pa4) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_42020000_S_fdcan1_rx_pd0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_42020000_S_fdcan1_tx_pd1) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_42020000_S_i2c1_scl_pb8) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_42020000_S_i2c2_scl_pf1) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_42020000_S_i2c1_sda_pb9) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_42020000_S_i2c2_sda_pf0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_42020000_S_debug_jtms_swdio_pa13) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_42020000_S_debug_jtck_swclk_pa14) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_42020000_S_debug_jtdi_pa15) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_42020000_S_debug_jtdo_swo_pb3) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_42020000_S_debug_jtrst_pb4) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d0_pc8) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d1_pc9) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d2_pc10) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d3_pc11) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_ck_pc12) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_cmd_pd2) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_42020000_S_spi1_miso_pa6) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_42020000_S_spi1_mosi_pa7) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_42020000_S_spi1_sck_pa5) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_42020000_S_tim3_ch2_pc7) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_42020000_S_tim4_ch2_pb7) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_42020000_S_usart1_rx_pa10) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_42020000_S_lpuart1_rx_pg8) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_42020000_S_usart2_rx_pd6) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_42020000_S_usart1_tx_pa9) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_42020000_S_lpuart1_tx_pg7) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_42020000_S_usart2_tx_pd5) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_42020000_S_usb_otg_hs_dm_pa11) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_42020000_S_usb_otg_hs_dp_pa12)
#define DT_N_S_soc_S_pin_controller_42020000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020000, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020400, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020800, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020c00, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021000, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021800, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021c00, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_42020000_S_gpio_42022400, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_42020000_S_adc1_in1_pc0, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_42020000_S_adc4_in18_pb0, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_42020000_S_analog_pa13, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_42020000_S_analog_pa14, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_42020000_S_analog_pa15, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_42020000_S_analog_pb3, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_42020000_S_analog_pb4, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_42020000_S_dac1_out1_pa4, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_42020000_S_fdcan1_rx_pd0, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_42020000_S_fdcan1_tx_pd1, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_42020000_S_i2c1_scl_pb8, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_42020000_S_i2c2_scl_pf1, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_42020000_S_i2c1_sda_pb9, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_42020000_S_i2c2_sda_pf0, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_42020000_S_debug_jtms_swdio_pa13, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_42020000_S_debug_jtck_swclk_pa14, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_42020000_S_debug_jtdi_pa15, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_42020000_S_debug_jtdo_swo_pb3, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_42020000_S_debug_jtrst_pb4, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d0_pc8, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d1_pc9, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d2_pc10, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d3_pc11, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_ck_pc12, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_cmd_pd2, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_42020000_S_spi1_miso_pa6, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_42020000_S_spi1_mosi_pa7, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_42020000_S_spi1_sck_pa5, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_42020000_S_tim3_ch2_pc7, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_42020000_S_tim4_ch2_pb7, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_42020000_S_usart1_rx_pa10, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_42020000_S_lpuart1_rx_pg8, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_42020000_S_usart2_rx_pd6, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_42020000_S_usart1_tx_pa9, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_42020000_S_lpuart1_tx_pg7, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_42020000_S_usart2_tx_pd5, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_42020000_S_usb_otg_hs_dm_pa11, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_42020000_S_usb_otg_hs_dp_pa12, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_42020000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020400, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020800, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020c00, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021800, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021c00, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_42020000_S_gpio_42022400, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_42020000_S_adc1_in1_pc0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_42020000_S_adc4_in18_pb0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_42020000_S_analog_pa13, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_42020000_S_analog_pa14, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_42020000_S_analog_pa15, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_42020000_S_analog_pb3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_42020000_S_analog_pb4, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_42020000_S_dac1_out1_pa4, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_42020000_S_fdcan1_rx_pd0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_42020000_S_fdcan1_tx_pd1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_42020000_S_i2c1_scl_pb8, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_42020000_S_i2c2_scl_pf1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_42020000_S_i2c1_sda_pb9, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_42020000_S_i2c2_sda_pf0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_42020000_S_debug_jtms_swdio_pa13, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_42020000_S_debug_jtck_swclk_pa14, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_42020000_S_debug_jtdi_pa15, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_42020000_S_debug_jtdo_swo_pb3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_42020000_S_debug_jtrst_pb4, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d0_pc8, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d1_pc9, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d2_pc10, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d3_pc11, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_ck_pc12, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_cmd_pd2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_42020000_S_spi1_miso_pa6, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_42020000_S_spi1_mosi_pa7, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_42020000_S_spi1_sck_pa5, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_42020000_S_tim3_ch2_pc7, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_42020000_S_tim4_ch2_pb7, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_42020000_S_usart1_rx_pa10, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_42020000_S_lpuart1_rx_pg8, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_42020000_S_usart2_rx_pd6, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_42020000_S_usart1_tx_pa9, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_42020000_S_lpuart1_tx_pg7, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_42020000_S_usart2_tx_pd5, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_42020000_S_usb_otg_hs_dm_pa11, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_42020000_S_usb_otg_hs_dp_pa12, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_soc_S_pin_controller_42020000_HASH ouBNu6tKTQVsGskibAprWkLwL_HAoPSsYtE1WnXLiz0

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_42020000_ORD 10
#define DT_N_S_soc_S_pin_controller_42020000_ORD_STR_SORTABLE 00010

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_42020000_REQUIRES_ORDS \
	4, /* /soc */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_42020000_SUPPORTS_ORDS \
	11, /* /soc/pin-controller@42020000/adc1_in1_pc0 */ \
	16, /* /soc/pin-controller@42020000/i2c1_scl_pb8 */ \
	17, /* /soc/pin-controller@42020000/i2c1_sda_pb9 */ \
	20, /* /soc/pin-controller@42020000/i2c2_scl_pf1 */ \
	21, /* /soc/pin-controller@42020000/i2c2_sda_pf0 */ \
	32, /* /soc/pin-controller@42020000/analog_pa13 */ \
	33, /* /soc/pin-controller@42020000/analog_pa14 */ \
	34, /* /soc/pin-controller@42020000/analog_pa15 */ \
	35, /* /soc/pin-controller@42020000/analog_pb3 */ \
	36, /* /soc/pin-controller@42020000/analog_pb4 */ \
	37, /* /soc/pin-controller@42020000/debug_jtck_swclk_pa14 */ \
	38, /* /soc/pin-controller@42020000/debug_jtdi_pa15 */ \
	39, /* /soc/pin-controller@42020000/debug_jtdo_swo_pb3 */ \
	40, /* /soc/pin-controller@42020000/debug_jtms_swdio_pa13 */ \
	41, /* /soc/pin-controller@42020000/debug_jtrst_pb4 */ \
	44, /* /soc/pin-controller@42020000/adc4_in18_pb0 */ \
	64, /* /soc/pin-controller@42020000/gpio@42020800 */ \
	67, /* /soc/pin-controller@42020000/gpio@42020400 */ \
	68, /* /soc/pin-controller@42020000/gpio@42021800 */ \
	77, /* /soc/pin-controller@42020000/tim3_ch2_pc7 */ \
	80, /* /soc/pin-controller@42020000/tim4_ch2_pb7 */ \
	88, /* /soc/pin-controller@42020000/fdcan1_rx_pd0 */ \
	89, /* /soc/pin-controller@42020000/fdcan1_tx_pd1 */ \
	91, /* /soc/pin-controller@42020000/dac1_out1_pa4 */ \
	98, /* /soc/pin-controller@42020000/usb_otg_hs_dm_pa11 */ \
	99, /* /soc/pin-controller@42020000/usb_otg_hs_dp_pa12 */ \
	106, /* /soc/pin-controller@42020000/sdmmc1_ck_pc12 */ \
	107, /* /soc/pin-controller@42020000/sdmmc1_cmd_pd2 */ \
	108, /* /soc/pin-controller@42020000/sdmmc1_d0_pc8 */ \
	109, /* /soc/pin-controller@42020000/sdmmc1_d1_pc9 */ \
	110, /* /soc/pin-controller@42020000/sdmmc1_d2_pc10 */ \
	111, /* /soc/pin-controller@42020000/sdmmc1_d3_pc11 */ \
	114, /* /soc/pin-controller@42020000/usart2_rx_pd6 */ \
	115, /* /soc/pin-controller@42020000/usart2_tx_pd5 */ \
	121, /* /soc/pin-controller@42020000/usart1_rx_pa10 */ \
	122, /* /soc/pin-controller@42020000/usart1_tx_pa9 */ \
	124, /* /soc/pin-controller@42020000/lpuart1_rx_pg8 */ \
	125, /* /soc/pin-controller@42020000/lpuart1_tx_pg7 */ \
	128, /* /soc/pin-controller@42020000/gpio@42020c00 */ \
	129, /* /soc/pin-controller@42020000/spi1_miso_pa6 */ \
	130, /* /soc/pin-controller@42020000/spi1_mosi_pa7 */ \
	131, /* /soc/pin-controller@42020000/spi1_sck_pa5 */ \
	154, /* /soc/pin-controller@42020000/gpio@42021c00 */ \
	155, /* /soc/pin-controller@42020000/gpio@42022400 */ \
	157, /* /soc/pin-controller@42020000/gpio@42020000 */ \
	158, /* /soc/pin-controller@42020000/gpio@42021000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_42020000_EXISTS 1
#define DT_N_INST_0_st_stm32_pinctrl DT_N_S_soc_S_pin_controller_42020000
#define DT_N_NODELABEL_pinctrl       DT_N_S_soc_S_pin_controller_42020000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_42020000_REG_NUM 1
#define DT_N_S_soc_S_pin_controller_42020000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_REG_IDX_0_VAL_ADDRESS 1107427328 /* 0x42020000 */
#define DT_N_S_soc_S_pin_controller_42020000_REG_IDX_0_VAL_SIZE 10240 /* 0x2800 */
#define DT_N_S_soc_S_pin_controller_42020000_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_42020000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_42020000_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_42020000_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_controller_42020000_COMPAT_MATCHES_st_stm32_pinctrl 1
#define DT_N_S_soc_S_pin_controller_42020000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_pin_controller_42020000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_COMPAT_MODEL_IDX_0 "stm32-pinctrl"
#define DT_N_S_soc_S_pin_controller_42020000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_42020000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_42020000_P_reg {1107427328 /* 0x42020000 */, 10240 /* 0x2800 */}
#define DT_N_S_soc_S_pin_controller_42020000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_P_reg_IDX_0 1107427328
#define DT_N_S_soc_S_pin_controller_42020000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_P_reg_IDX_1 10240
#define DT_N_S_soc_S_pin_controller_42020000_P_reg_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_P_remap_pa11 0
#define DT_N_S_soc_S_pin_controller_42020000_P_remap_pa11_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_P_remap_pa12 0
#define DT_N_S_soc_S_pin_controller_42020000_P_remap_pa12_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_P_remap_pa11_pa12 0
#define DT_N_S_soc_S_pin_controller_42020000_P_remap_pa11_pa12_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_P_compatible {"st,stm32-pinctrl"}
#define DT_N_S_soc_S_pin_controller_42020000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_P_compatible_IDX_0 "st,stm32-pinctrl"
#define DT_N_S_soc_S_pin_controller_42020000_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-pinctrl
#define DT_N_S_soc_S_pin_controller_42020000_P_compatible_IDX_0_STRING_TOKEN st_stm32_pinctrl
#define DT_N_S_soc_S_pin_controller_42020000_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_PINCTRL
#define DT_N_S_soc_S_pin_controller_42020000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_42020000, compatible, 0)
#define DT_N_S_soc_S_pin_controller_42020000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_42020000, compatible, 0)
#define DT_N_S_soc_S_pin_controller_42020000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_42020000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_42020000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_42020000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_42020000_P_compatible_LEN 1
#define DT_N_S_soc_S_pin_controller_42020000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_pin_controller_42020000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_P_wakeup_source 0
#define DT_N_S_soc_S_pin_controller_42020000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_pin_controller_42020000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@42020000/adc1_in1_pc0
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_42020000_S_adc1_in1_pc0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_42020000_S_adc1_in1_pc0_PATH "/soc/pin-controller@42020000/adc1_in1_pc0"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_42020000_S_adc1_in1_pc0_FULL_NAME "adc1_in1_pc0"
#define DT_N_S_soc_S_pin_controller_42020000_S_adc1_in1_pc0_FULL_NAME_UNQUOTED adc1_in1_pc0
#define DT_N_S_soc_S_pin_controller_42020000_S_adc1_in1_pc0_FULL_NAME_TOKEN adc1_in1_pc0
#define DT_N_S_soc_S_pin_controller_42020000_S_adc1_in1_pc0_FULL_NAME_UPPER_TOKEN ADC1_IN1_PC0

/* Node parent (/soc/pin-controller@42020000) identifier: */
#define DT_N_S_soc_S_pin_controller_42020000_S_adc1_in1_pc0_PARENT DT_N_S_soc_S_pin_controller_42020000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_42020000_S_adc1_in1_pc0_CHILD_IDX 8

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_controller_42020000_S_adc1_in1_pc0_NODELABEL_NUM 1
#define DT_N_S_soc_S_pin_controller_42020000_S_adc1_in1_pc0_FOREACH_NODELABEL(fn) fn(adc1_in1_pc0)
#define DT_N_S_soc_S_pin_controller_42020000_S_adc1_in1_pc0_FOREACH_NODELABEL_VARGS(fn, ...) fn(adc1_in1_pc0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_42020000_S_adc1_in1_pc0_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_controller_42020000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_42020000_S_adc1_in1_pc0_CHILD_NUM 0
#define DT_N_S_soc_S_pin_controller_42020000_S_adc1_in1_pc0_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pin_controller_42020000_S_adc1_in1_pc0_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_42020000_S_adc1_in1_pc0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_42020000_S_adc1_in1_pc0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_42020000_S_adc1_in1_pc0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_42020000_S_adc1_in1_pc0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_42020000_S_adc1_in1_pc0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_42020000_S_adc1_in1_pc0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_42020000_S_adc1_in1_pc0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_pin_controller_42020000_S_adc1_in1_pc0_HASH 0AVq80i9YPcwWvhI9u_Y4SpJiNtbGyOOgHIEPJU_14A

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_42020000_S_adc1_in1_pc0_ORD 11
#define DT_N_S_soc_S_pin_controller_42020000_S_adc1_in1_pc0_ORD_STR_SORTABLE 00011

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_42020000_S_adc1_in1_pc0_REQUIRES_ORDS \
	10, /* /soc/pin-controller@42020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_42020000_S_adc1_in1_pc0_SUPPORTS_ORDS \
	12, /* /soc/adc@42028000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_42020000_S_adc1_in1_pc0_EXISTS 1
#define DT_N_NODELABEL_adc1_in1_pc0 DT_N_S_soc_S_pin_controller_42020000_S_adc1_in1_pc0

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_42020000_S_adc1_in1_pc0_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_42020000_S_adc1_in1_pc0_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_42020000_S_adc1_in1_pc0_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_42020000_S_adc1_in1_pc0_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_42020000_S_adc1_in1_pc0_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_controller_42020000_S_adc1_in1_pc0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_42020000_S_adc1_in1_pc0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_42020000_S_adc1_in1_pc0_P_pinmux 1040
#define DT_N_S_soc_S_pin_controller_42020000_S_adc1_in1_pc0_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_adc1_in1_pc0_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_42020000_S_adc1_in1_pc0_P_slew_rate_STRING_UNQUOTED low-speed
#define DT_N_S_soc_S_pin_controller_42020000_S_adc1_in1_pc0_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_42020000_S_adc1_in1_pc0_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_42020000_S_adc1_in1_pc0_P_slew_rate_IDX_0 "low-speed"
#define DT_N_S_soc_S_pin_controller_42020000_S_adc1_in1_pc0_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_adc1_in1_pc0_P_slew_rate_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_42020000_S_adc1_in1_pc0_P_slew_rate_IDX_0_ENUM_VAL_low_speed_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_adc1_in1_pc0_P_slew_rate_ENUM_VAL_low_speed_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_adc1_in1_pc0_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_42020000_S_adc1_in1_pc0, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_42020000_S_adc1_in1_pc0_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_42020000_S_adc1_in1_pc0, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_42020000_S_adc1_in1_pc0_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_42020000_S_adc1_in1_pc0, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_42020000_S_adc1_in1_pc0_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_42020000_S_adc1_in1_pc0, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_42020000_S_adc1_in1_pc0_P_slew_rate_LEN 1
#define DT_N_S_soc_S_pin_controller_42020000_S_adc1_in1_pc0_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_adc1_in1_pc0_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_42020000_S_adc1_in1_pc0_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_adc1_in1_pc0_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_42020000_S_adc1_in1_pc0_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_adc1_in1_pc0_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_42020000_S_adc1_in1_pc0_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_adc1_in1_pc0_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_42020000_S_adc1_in1_pc0_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_adc1_in1_pc0_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_42020000_S_adc1_in1_pc0_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_adc1_in1_pc0_P_output_low 0
#define DT_N_S_soc_S_pin_controller_42020000_S_adc1_in1_pc0_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_adc1_in1_pc0_P_output_high 0
#define DT_N_S_soc_S_pin_controller_42020000_S_adc1_in1_pc0_P_output_high_EXISTS 1

/*
 * Devicetree node: /soc/adc@42028000
 *
 * Node identifier: DT_N_S_soc_S_adc_42028000
 *
 * Binding (compatible = st,stm32-adc):
 *   $ZEPHYR_BASE\dts\bindings\adc\st,stm32-adc.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_adc_42028000_PATH "/soc/adc@42028000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_adc_42028000_FULL_NAME "adc@42028000"
#define DT_N_S_soc_S_adc_42028000_FULL_NAME_UNQUOTED adc@42028000
#define DT_N_S_soc_S_adc_42028000_FULL_NAME_TOKEN adc_42028000
#define DT_N_S_soc_S_adc_42028000_FULL_NAME_UPPER_TOKEN ADC_42028000

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_adc_42028000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_adc_42028000_CHILD_IDX 44

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_adc_42028000_NODELABEL_NUM 1
#define DT_N_S_soc_S_adc_42028000_FOREACH_NODELABEL(fn) fn(adc1)
#define DT_N_S_soc_S_adc_42028000_FOREACH_NODELABEL_VARGS(fn, ...) fn(adc1, __VA_ARGS__)
#define DT_N_S_soc_S_adc_42028000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_adc_42028000_CHILD_NUM 0
#define DT_N_S_soc_S_adc_42028000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_adc_42028000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_adc_42028000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_adc_42028000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_adc_42028000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_adc_42028000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_adc_42028000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_adc_42028000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_adc_42028000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_adc_42028000_HASH 5dAdDZNcJamtFxy6G6j6AO9Cu5P9G11o8OHUUxBCW3s

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_adc_42028000_ORD 12
#define DT_N_S_soc_S_adc_42028000_ORD_STR_SORTABLE 00012

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_adc_42028000_REQUIRES_ORDS \
	4, /* /soc */ \
	5, /* /soc/interrupt-controller@e000e100 */ \
	9, /* /soc/rcc@46020c00 */ \
	11, /* /soc/pin-controller@42020000/adc1_in1_pc0 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_adc_42028000_SUPPORTS_ORDS \
	13, /* /dietemp */ \
	43, /* /vbat_1 */ \
	47, /* /vref_1 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_adc_42028000_EXISTS 1
#define DT_N_INST_0_st_stm32_adc DT_N_S_soc_S_adc_42028000
#define DT_N_NODELABEL_adc1      DT_N_S_soc_S_adc_42028000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_adc_42028000_REG_NUM 1
#define DT_N_S_soc_S_adc_42028000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_42028000_REG_IDX_0_VAL_ADDRESS 1107460096 /* 0x42028000 */
#define DT_N_S_soc_S_adc_42028000_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_adc_42028000_RANGES_NUM 0
#define DT_N_S_soc_S_adc_42028000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_adc_42028000_IRQ_NUM 1
#define DT_N_S_soc_S_adc_42028000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_42028000_IRQ_IDX_0_VAL_irq 37
#define DT_N_S_soc_S_adc_42028000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_adc_42028000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_42028000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_adc_42028000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_adc_42028000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_adc_42028000_IRQ_LEVEL 1
#define DT_N_S_soc_S_adc_42028000_COMPAT_MATCHES_st_stm32_adc 1
#define DT_N_S_soc_S_adc_42028000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_42028000_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_adc_42028000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_42028000_COMPAT_MODEL_IDX_0 "stm32-adc"
#define DT_N_S_soc_S_adc_42028000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_adc_42028000_PINCTRL_NUM 1
#define DT_N_S_soc_S_adc_42028000_PINCTRL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_42028000_PINCTRL_IDX_0_TOKEN default
#define DT_N_S_soc_S_adc_42028000_PINCTRL_IDX_0_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_adc_42028000_PINCTRL_NAME_default_EXISTS 1
#define DT_N_S_soc_S_adc_42028000_PINCTRL_NAME_default_IDX 0
#define DT_N_S_soc_S_adc_42028000_PINCTRL_NAME_default_IDX_0_PH DT_N_S_soc_S_pin_controller_42020000_S_adc1_in1_pc0

/* Generic property macros: */
#define DT_N_S_soc_S_adc_42028000_P_reg {1107460096 /* 0x42028000 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_adc_42028000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_42028000_P_reg_IDX_0 1107460096
#define DT_N_S_soc_S_adc_42028000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_adc_42028000_P_reg_IDX_1 1024
#define DT_N_S_soc_S_adc_42028000_P_reg_EXISTS 1
#define DT_N_S_soc_S_adc_42028000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_42028000_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_46020c00
#define DT_N_S_soc_S_adc_42028000_P_clocks_IDX_0_VAL_bus 140
#define DT_N_S_soc_S_adc_42028000_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_adc_42028000_P_clocks_IDX_0_VAL_bits 1024
#define DT_N_S_soc_S_adc_42028000_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_adc_42028000_P_clocks_IDX_0_FOREACH_CELL(fn) fn(DT_N_S_soc_S_adc_42028000, clocks, 0, bus) \
	fn(DT_N_S_soc_S_adc_42028000, clocks, 0, bits)
#define DT_N_S_soc_S_adc_42028000_P_clocks_IDX_0_FOREACH_CELL_SEP(fn, sep) fn(DT_N_S_soc_S_adc_42028000, clocks, 0, bus) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_42028000, clocks, 0, bits)
#define DT_N_S_soc_S_adc_42028000_P_clocks_IDX_0_NUM_CELLS 2
#define DT_N_S_soc_S_adc_42028000_P_clocks_IDX_0_NAME "adcx"
#define DT_N_S_soc_S_adc_42028000_P_clocks_NAME_adcx_IDX 0
#define DT_N_S_soc_S_adc_42028000_P_clocks_NAME_adcx_FOREACH_CELL(fn) fn(DT_N_S_soc_S_adc_42028000, clocks, adcx, bus) \
	fn(DT_N_S_soc_S_adc_42028000, clocks, adcx, bits)
#define DT_N_S_soc_S_adc_42028000_P_clocks_NAME_adcx_FOREACH_CELL_SEP(fn, sep) fn(DT_N_S_soc_S_adc_42028000, clocks, adcx, bus) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_42028000, clocks, adcx, bits)
#define DT_N_S_soc_S_adc_42028000_P_clocks_NAME_adcx_NUM_CELLS 2
#define DT_N_S_soc_S_adc_42028000_P_clocks_NAME_adcx_PH DT_N_S_soc_S_rcc_46020c00
#define DT_N_S_soc_S_adc_42028000_P_clocks_NAME_adcx_EXISTS 1
#define DT_N_S_soc_S_adc_42028000_P_clocks_NAME_adcx_VAL_bus DT_N_S_soc_S_adc_42028000_P_clocks_IDX_0_VAL_bus
#define DT_N_S_soc_S_adc_42028000_P_clocks_NAME_adcx_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_adc_42028000_P_clocks_NAME_adcx_VAL_bits DT_N_S_soc_S_adc_42028000_P_clocks_IDX_0_VAL_bits
#define DT_N_S_soc_S_adc_42028000_P_clocks_NAME_adcx_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_adc_42028000_P_clocks_IDX_1_EXISTS 1
#define DT_N_S_soc_S_adc_42028000_P_clocks_IDX_1_PH DT_N_S_soc_S_rcc_46020c00
#define DT_N_S_soc_S_adc_42028000_P_clocks_IDX_1_VAL_bus 9
#define DT_N_S_soc_S_adc_42028000_P_clocks_IDX_1_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_adc_42028000_P_clocks_IDX_1_VAL_bits 4980968
#define DT_N_S_soc_S_adc_42028000_P_clocks_IDX_1_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_adc_42028000_P_clocks_IDX_1_FOREACH_CELL(fn) fn(DT_N_S_soc_S_adc_42028000, clocks, 1, bus) \
	fn(DT_N_S_soc_S_adc_42028000, clocks, 1, bits)
#define DT_N_S_soc_S_adc_42028000_P_clocks_IDX_1_FOREACH_CELL_SEP(fn, sep) fn(DT_N_S_soc_S_adc_42028000, clocks, 1, bus) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_42028000, clocks, 1, bits)
#define DT_N_S_soc_S_adc_42028000_P_clocks_IDX_1_NUM_CELLS 2
#define DT_N_S_soc_S_adc_42028000_P_clocks_IDX_1_NAME "adc_ker"
#define DT_N_S_soc_S_adc_42028000_P_clocks_NAME_adc_ker_IDX 1
#define DT_N_S_soc_S_adc_42028000_P_clocks_NAME_adc_ker_FOREACH_CELL(fn) fn(DT_N_S_soc_S_adc_42028000, clocks, adc_ker, bus) \
	fn(DT_N_S_soc_S_adc_42028000, clocks, adc_ker, bits)
#define DT_N_S_soc_S_adc_42028000_P_clocks_NAME_adc_ker_FOREACH_CELL_SEP(fn, sep) fn(DT_N_S_soc_S_adc_42028000, clocks, adc_ker, bus) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_42028000, clocks, adc_ker, bits)
#define DT_N_S_soc_S_adc_42028000_P_clocks_NAME_adc_ker_NUM_CELLS 2
#define DT_N_S_soc_S_adc_42028000_P_clocks_NAME_adc_ker_PH DT_N_S_soc_S_rcc_46020c00
#define DT_N_S_soc_S_adc_42028000_P_clocks_NAME_adc_ker_EXISTS 1
#define DT_N_S_soc_S_adc_42028000_P_clocks_NAME_adc_ker_VAL_bus DT_N_S_soc_S_adc_42028000_P_clocks_IDX_1_VAL_bus
#define DT_N_S_soc_S_adc_42028000_P_clocks_NAME_adc_ker_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_adc_42028000_P_clocks_NAME_adc_ker_VAL_bits DT_N_S_soc_S_adc_42028000_P_clocks_IDX_1_VAL_bits
#define DT_N_S_soc_S_adc_42028000_P_clocks_NAME_adc_ker_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_adc_42028000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_adc_42028000, clocks, 0) \
	fn(DT_N_S_soc_S_adc_42028000, clocks, 1)
#define DT_N_S_soc_S_adc_42028000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_adc_42028000, clocks, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_42028000, clocks, 1)
#define DT_N_S_soc_S_adc_42028000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_adc_42028000, clocks, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_adc_42028000, clocks, 1, __VA_ARGS__)
#define DT_N_S_soc_S_adc_42028000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_adc_42028000, clocks, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_42028000, clocks, 1, __VA_ARGS__)
#define DT_N_S_soc_S_adc_42028000_P_clocks_LEN 2
#define DT_N_S_soc_S_adc_42028000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_adc_42028000_P_clock_names {"adcx", "adc_ker"}
#define DT_N_S_soc_S_adc_42028000_P_clock_names_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_adc_42028000_P_clock_names_IDX_1_ENUM_IDX 1
#define DT_N_S_soc_S_adc_42028000_P_clock_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_42028000_P_clock_names_IDX_0_ENUM_VAL_adcx_EXISTS 1
#define DT_N_S_soc_S_adc_42028000_P_clock_names_ENUM_VAL_adcx_EXISTS 1
#define DT_N_S_soc_S_adc_42028000_P_clock_names_IDX_1_EXISTS 1
#define DT_N_S_soc_S_adc_42028000_P_clock_names_IDX_1_ENUM_VAL_adc_ker_EXISTS 1
#define DT_N_S_soc_S_adc_42028000_P_clock_names_ENUM_VAL_adc_ker_EXISTS 1
#define DT_N_S_soc_S_adc_42028000_P_clock_names_IDX_0 "adcx"
#define DT_N_S_soc_S_adc_42028000_P_clock_names_IDX_0_STRING_UNQUOTED adcx
#define DT_N_S_soc_S_adc_42028000_P_clock_names_IDX_0_STRING_TOKEN adcx
#define DT_N_S_soc_S_adc_42028000_P_clock_names_IDX_0_STRING_UPPER_TOKEN ADCX
#define DT_N_S_soc_S_adc_42028000_P_clock_names_IDX_1 "adc_ker"
#define DT_N_S_soc_S_adc_42028000_P_clock_names_IDX_1_STRING_UNQUOTED adc_ker
#define DT_N_S_soc_S_adc_42028000_P_clock_names_IDX_1_STRING_TOKEN adc_ker
#define DT_N_S_soc_S_adc_42028000_P_clock_names_IDX_1_STRING_UPPER_TOKEN ADC_KER
#define DT_N_S_soc_S_adc_42028000_P_clock_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_adc_42028000, clock_names, 0) \
	fn(DT_N_S_soc_S_adc_42028000, clock_names, 1)
#define DT_N_S_soc_S_adc_42028000_P_clock_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_adc_42028000, clock_names, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_42028000, clock_names, 1)
#define DT_N_S_soc_S_adc_42028000_P_clock_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_adc_42028000, clock_names, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_adc_42028000, clock_names, 1, __VA_ARGS__)
#define DT_N_S_soc_S_adc_42028000_P_clock_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_adc_42028000, clock_names, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_42028000, clock_names, 1, __VA_ARGS__)
#define DT_N_S_soc_S_adc_42028000_P_clock_names_LEN 2
#define DT_N_S_soc_S_adc_42028000_P_clock_names_EXISTS 1
#define DT_N_S_soc_S_adc_42028000_P_interrupts {37 /* 0x25 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_adc_42028000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_42028000_P_interrupts_IDX_0 37
#define DT_N_S_soc_S_adc_42028000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_adc_42028000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_adc_42028000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_adc_42028000_P_st_adc_clock_source "ASYNC"
#define DT_N_S_soc_S_adc_42028000_P_st_adc_clock_source_STRING_UNQUOTED ASYNC
#define DT_N_S_soc_S_adc_42028000_P_st_adc_clock_source_STRING_TOKEN ASYNC
#define DT_N_S_soc_S_adc_42028000_P_st_adc_clock_source_STRING_UPPER_TOKEN ASYNC
#define DT_N_S_soc_S_adc_42028000_P_st_adc_clock_source_IDX_0 "ASYNC"
#define DT_N_S_soc_S_adc_42028000_P_st_adc_clock_source_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_42028000_P_st_adc_clock_source_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_adc_42028000_P_st_adc_clock_source_IDX_0_ENUM_VAL_async_EXISTS 1
#define DT_N_S_soc_S_adc_42028000_P_st_adc_clock_source_ENUM_VAL_async_EXISTS 1
#define DT_N_S_soc_S_adc_42028000_P_st_adc_clock_source_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_adc_42028000, st_adc_clock_source, 0)
#define DT_N_S_soc_S_adc_42028000_P_st_adc_clock_source_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_adc_42028000, st_adc_clock_source, 0)
#define DT_N_S_soc_S_adc_42028000_P_st_adc_clock_source_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_adc_42028000, st_adc_clock_source, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_42028000_P_st_adc_clock_source_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_adc_42028000, st_adc_clock_source, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_42028000_P_st_adc_clock_source_LEN 1
#define DT_N_S_soc_S_adc_42028000_P_st_adc_clock_source_EXISTS 1
#define DT_N_S_soc_S_adc_42028000_P_st_adc_prescaler 4
#define DT_N_S_soc_S_adc_42028000_P_st_adc_prescaler_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_adc_42028000_P_st_adc_prescaler_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_42028000_P_st_adc_prescaler_IDX_0_ENUM_VAL_4_EXISTS 1
#define DT_N_S_soc_S_adc_42028000_P_st_adc_prescaler_ENUM_VAL_4_EXISTS 1
#define DT_N_S_soc_S_adc_42028000_P_st_adc_prescaler_EXISTS 1
#define DT_N_S_soc_S_adc_42028000_P_vref_mv 3300
#define DT_N_S_soc_S_adc_42028000_P_vref_mv_EXISTS 1
#define DT_N_S_soc_S_adc_42028000_P_resolutions {7365132 /* 0x70620c */, 6382092 /* 0x61620c */, 5399052 /* 0x52620c */, 4416012 /* 0x43620c */}
#define DT_N_S_soc_S_adc_42028000_P_resolutions_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_42028000_P_resolutions_IDX_0 7365132
#define DT_N_S_soc_S_adc_42028000_P_resolutions_IDX_1_EXISTS 1
#define DT_N_S_soc_S_adc_42028000_P_resolutions_IDX_1 6382092
#define DT_N_S_soc_S_adc_42028000_P_resolutions_IDX_2_EXISTS 1
#define DT_N_S_soc_S_adc_42028000_P_resolutions_IDX_2 5399052
#define DT_N_S_soc_S_adc_42028000_P_resolutions_IDX_3_EXISTS 1
#define DT_N_S_soc_S_adc_42028000_P_resolutions_IDX_3 4416012
#define DT_N_S_soc_S_adc_42028000_P_resolutions_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_adc_42028000, resolutions, 0) \
	fn(DT_N_S_soc_S_adc_42028000, resolutions, 1) \
	fn(DT_N_S_soc_S_adc_42028000, resolutions, 2) \
	fn(DT_N_S_soc_S_adc_42028000, resolutions, 3)
#define DT_N_S_soc_S_adc_42028000_P_resolutions_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_adc_42028000, resolutions, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_42028000, resolutions, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_42028000, resolutions, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_42028000, resolutions, 3)
#define DT_N_S_soc_S_adc_42028000_P_resolutions_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_adc_42028000, resolutions, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_adc_42028000, resolutions, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_adc_42028000, resolutions, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_adc_42028000, resolutions, 3, __VA_ARGS__)
#define DT_N_S_soc_S_adc_42028000_P_resolutions_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_adc_42028000, resolutions, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_42028000, resolutions, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_42028000, resolutions, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_42028000, resolutions, 3, __VA_ARGS__)
#define DT_N_S_soc_S_adc_42028000_P_resolutions_LEN 4
#define DT_N_S_soc_S_adc_42028000_P_resolutions_EXISTS 1
#define DT_N_S_soc_S_adc_42028000_P_sampling_times {5 /* 0x5 */, 6 /* 0x6 */, 12 /* 0xc */, 20 /* 0x14 */, 36 /* 0x24 */, 68 /* 0x44 */, 391 /* 0x187 */, 814 /* 0x32e */}
#define DT_N_S_soc_S_adc_42028000_P_sampling_times_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_42028000_P_sampling_times_IDX_0 5
#define DT_N_S_soc_S_adc_42028000_P_sampling_times_IDX_1_EXISTS 1
#define DT_N_S_soc_S_adc_42028000_P_sampling_times_IDX_1 6
#define DT_N_S_soc_S_adc_42028000_P_sampling_times_IDX_2_EXISTS 1
#define DT_N_S_soc_S_adc_42028000_P_sampling_times_IDX_2 12
#define DT_N_S_soc_S_adc_42028000_P_sampling_times_IDX_3_EXISTS 1
#define DT_N_S_soc_S_adc_42028000_P_sampling_times_IDX_3 20
#define DT_N_S_soc_S_adc_42028000_P_sampling_times_IDX_4_EXISTS 1
#define DT_N_S_soc_S_adc_42028000_P_sampling_times_IDX_4 36
#define DT_N_S_soc_S_adc_42028000_P_sampling_times_IDX_5_EXISTS 1
#define DT_N_S_soc_S_adc_42028000_P_sampling_times_IDX_5 68
#define DT_N_S_soc_S_adc_42028000_P_sampling_times_IDX_6_EXISTS 1
#define DT_N_S_soc_S_adc_42028000_P_sampling_times_IDX_6 391
#define DT_N_S_soc_S_adc_42028000_P_sampling_times_IDX_7_EXISTS 1
#define DT_N_S_soc_S_adc_42028000_P_sampling_times_IDX_7 814
#define DT_N_S_soc_S_adc_42028000_P_sampling_times_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_adc_42028000, sampling_times, 0) \
	fn(DT_N_S_soc_S_adc_42028000, sampling_times, 1) \
	fn(DT_N_S_soc_S_adc_42028000, sampling_times, 2) \
	fn(DT_N_S_soc_S_adc_42028000, sampling_times, 3) \
	fn(DT_N_S_soc_S_adc_42028000, sampling_times, 4) \
	fn(DT_N_S_soc_S_adc_42028000, sampling_times, 5) \
	fn(DT_N_S_soc_S_adc_42028000, sampling_times, 6) \
	fn(DT_N_S_soc_S_adc_42028000, sampling_times, 7)
#define DT_N_S_soc_S_adc_42028000_P_sampling_times_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_adc_42028000, sampling_times, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_42028000, sampling_times, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_42028000, sampling_times, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_42028000, sampling_times, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_42028000, sampling_times, 4) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_42028000, sampling_times, 5) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_42028000, sampling_times, 6) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_42028000, sampling_times, 7)
#define DT_N_S_soc_S_adc_42028000_P_sampling_times_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_adc_42028000, sampling_times, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_adc_42028000, sampling_times, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_adc_42028000, sampling_times, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_adc_42028000, sampling_times, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_adc_42028000, sampling_times, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_adc_42028000, sampling_times, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_adc_42028000, sampling_times, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_adc_42028000, sampling_times, 7, __VA_ARGS__)
#define DT_N_S_soc_S_adc_42028000_P_sampling_times_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_adc_42028000, sampling_times, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_42028000, sampling_times, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_42028000, sampling_times, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_42028000, sampling_times, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_42028000, sampling_times, 4, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_42028000, sampling_times, 5, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_42028000, sampling_times, 6, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_42028000, sampling_times, 7, __VA_ARGS__)
#define DT_N_S_soc_S_adc_42028000_P_sampling_times_LEN 8
#define DT_N_S_soc_S_adc_42028000_P_sampling_times_EXISTS 1
#define DT_N_S_soc_S_adc_42028000_P_st_adc_sequencer "programmable"
#define DT_N_S_soc_S_adc_42028000_P_st_adc_sequencer_STRING_UNQUOTED programmable
#define DT_N_S_soc_S_adc_42028000_P_st_adc_sequencer_STRING_TOKEN programmable
#define DT_N_S_soc_S_adc_42028000_P_st_adc_sequencer_STRING_UPPER_TOKEN PROGRAMMABLE
#define DT_N_S_soc_S_adc_42028000_P_st_adc_sequencer_IDX_0 "programmable"
#define DT_N_S_soc_S_adc_42028000_P_st_adc_sequencer_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_42028000_P_st_adc_sequencer_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_adc_42028000_P_st_adc_sequencer_IDX_0_ENUM_VAL_programmable_EXISTS 1
#define DT_N_S_soc_S_adc_42028000_P_st_adc_sequencer_ENUM_VAL_programmable_EXISTS 1
#define DT_N_S_soc_S_adc_42028000_P_st_adc_sequencer_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_adc_42028000, st_adc_sequencer, 0)
#define DT_N_S_soc_S_adc_42028000_P_st_adc_sequencer_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_adc_42028000, st_adc_sequencer, 0)
#define DT_N_S_soc_S_adc_42028000_P_st_adc_sequencer_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_adc_42028000, st_adc_sequencer, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_42028000_P_st_adc_sequencer_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_adc_42028000, st_adc_sequencer, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_42028000_P_st_adc_sequencer_LEN 1
#define DT_N_S_soc_S_adc_42028000_P_st_adc_sequencer_EXISTS 1
#define DT_N_S_soc_S_adc_42028000_P_st_adc_oversampler "extended"
#define DT_N_S_soc_S_adc_42028000_P_st_adc_oversampler_STRING_UNQUOTED extended
#define DT_N_S_soc_S_adc_42028000_P_st_adc_oversampler_STRING_TOKEN extended
#define DT_N_S_soc_S_adc_42028000_P_st_adc_oversampler_STRING_UPPER_TOKEN EXTENDED
#define DT_N_S_soc_S_adc_42028000_P_st_adc_oversampler_IDX_0 "extended"
#define DT_N_S_soc_S_adc_42028000_P_st_adc_oversampler_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_42028000_P_st_adc_oversampler_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_adc_42028000_P_st_adc_oversampler_IDX_0_ENUM_VAL_extended_EXISTS 1
#define DT_N_S_soc_S_adc_42028000_P_st_adc_oversampler_ENUM_VAL_extended_EXISTS 1
#define DT_N_S_soc_S_adc_42028000_P_st_adc_oversampler_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_adc_42028000, st_adc_oversampler, 0)
#define DT_N_S_soc_S_adc_42028000_P_st_adc_oversampler_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_adc_42028000, st_adc_oversampler, 0)
#define DT_N_S_soc_S_adc_42028000_P_st_adc_oversampler_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_adc_42028000, st_adc_oversampler, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_42028000_P_st_adc_oversampler_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_adc_42028000, st_adc_oversampler, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_42028000_P_st_adc_oversampler_LEN 1
#define DT_N_S_soc_S_adc_42028000_P_st_adc_oversampler_EXISTS 1
#define DT_N_S_soc_S_adc_42028000_P_st_adc_internal_regulator "startup-hw-status"
#define DT_N_S_soc_S_adc_42028000_P_st_adc_internal_regulator_STRING_UNQUOTED startup-hw-status
#define DT_N_S_soc_S_adc_42028000_P_st_adc_internal_regulator_STRING_TOKEN startup_hw_status
#define DT_N_S_soc_S_adc_42028000_P_st_adc_internal_regulator_STRING_UPPER_TOKEN STARTUP_HW_STATUS
#define DT_N_S_soc_S_adc_42028000_P_st_adc_internal_regulator_IDX_0 "startup-hw-status"
#define DT_N_S_soc_S_adc_42028000_P_st_adc_internal_regulator_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_42028000_P_st_adc_internal_regulator_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_adc_42028000_P_st_adc_internal_regulator_IDX_0_ENUM_VAL_startup_hw_status_EXISTS 1
#define DT_N_S_soc_S_adc_42028000_P_st_adc_internal_regulator_ENUM_VAL_startup_hw_status_EXISTS 1
#define DT_N_S_soc_S_adc_42028000_P_st_adc_internal_regulator_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_adc_42028000, st_adc_internal_regulator, 0)
#define DT_N_S_soc_S_adc_42028000_P_st_adc_internal_regulator_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_adc_42028000, st_adc_internal_regulator, 0)
#define DT_N_S_soc_S_adc_42028000_P_st_adc_internal_regulator_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_adc_42028000, st_adc_internal_regulator, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_42028000_P_st_adc_internal_regulator_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_adc_42028000, st_adc_internal_regulator, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_42028000_P_st_adc_internal_regulator_LEN 1
#define DT_N_S_soc_S_adc_42028000_P_st_adc_internal_regulator_EXISTS 1
#define DT_N_S_soc_S_adc_42028000_P_st_adc_has_deep_powerdown 1
#define DT_N_S_soc_S_adc_42028000_P_st_adc_has_deep_powerdown_EXISTS 1
#define DT_N_S_soc_S_adc_42028000_P_st_adc_has_channel_preselection 1
#define DT_N_S_soc_S_adc_42028000_P_st_adc_has_channel_preselection_EXISTS 1
#define DT_N_S_soc_S_adc_42028000_P_st_adc_has_differential_support 1
#define DT_N_S_soc_S_adc_42028000_P_st_adc_has_differential_support_EXISTS 1
#define DT_N_S_soc_S_adc_42028000_P_status "okay"
#define DT_N_S_soc_S_adc_42028000_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_adc_42028000_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_adc_42028000_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_adc_42028000_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_adc_42028000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_42028000_P_status_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_adc_42028000_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_adc_42028000_P_status_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_adc_42028000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_adc_42028000, status, 0)
#define DT_N_S_soc_S_adc_42028000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_adc_42028000, status, 0)
#define DT_N_S_soc_S_adc_42028000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_adc_42028000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_42028000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_adc_42028000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_42028000_P_status_LEN 1
#define DT_N_S_soc_S_adc_42028000_P_status_EXISTS 1
#define DT_N_S_soc_S_adc_42028000_P_compatible {"st,stm32-adc"}
#define DT_N_S_soc_S_adc_42028000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_42028000_P_compatible_IDX_0 "st,stm32-adc"
#define DT_N_S_soc_S_adc_42028000_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-adc
#define DT_N_S_soc_S_adc_42028000_P_compatible_IDX_0_STRING_TOKEN st_stm32_adc
#define DT_N_S_soc_S_adc_42028000_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_ADC
#define DT_N_S_soc_S_adc_42028000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_adc_42028000, compatible, 0)
#define DT_N_S_soc_S_adc_42028000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_adc_42028000, compatible, 0)
#define DT_N_S_soc_S_adc_42028000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_adc_42028000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_42028000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_adc_42028000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_42028000_P_compatible_LEN 1
#define DT_N_S_soc_S_adc_42028000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_adc_42028000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_adc_42028000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_adc_42028000_P_wakeup_source 0
#define DT_N_S_soc_S_adc_42028000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_adc_42028000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_adc_42028000_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_adc_42028000_P_pinctrl_0_IDX_0 DT_N_S_soc_S_pin_controller_42020000_S_adc1_in1_pc0
#define DT_N_S_soc_S_adc_42028000_P_pinctrl_0_IDX_0_PH DT_N_S_soc_S_pin_controller_42020000_S_adc1_in1_pc0
#define DT_N_S_soc_S_adc_42028000_P_pinctrl_0_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_42028000_P_pinctrl_0_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_adc_42028000, pinctrl_0, 0)
#define DT_N_S_soc_S_adc_42028000_P_pinctrl_0_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_adc_42028000, pinctrl_0, 0)
#define DT_N_S_soc_S_adc_42028000_P_pinctrl_0_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_adc_42028000, pinctrl_0, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_42028000_P_pinctrl_0_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_adc_42028000, pinctrl_0, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_42028000_P_pinctrl_0_LEN 1
#define DT_N_S_soc_S_adc_42028000_P_pinctrl_0_EXISTS 1
#define DT_N_S_soc_S_adc_42028000_P_pinctrl_names {"default"}
#define DT_N_S_soc_S_adc_42028000_P_pinctrl_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_42028000_P_pinctrl_names_IDX_0 "default"
#define DT_N_S_soc_S_adc_42028000_P_pinctrl_names_IDX_0_STRING_UNQUOTED default
#define DT_N_S_soc_S_adc_42028000_P_pinctrl_names_IDX_0_STRING_TOKEN default
#define DT_N_S_soc_S_adc_42028000_P_pinctrl_names_IDX_0_STRING_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_adc_42028000_P_pinctrl_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_adc_42028000, pinctrl_names, 0)
#define DT_N_S_soc_S_adc_42028000_P_pinctrl_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_adc_42028000, pinctrl_names, 0)
#define DT_N_S_soc_S_adc_42028000_P_pinctrl_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_adc_42028000, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_42028000_P_pinctrl_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_adc_42028000, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_42028000_P_pinctrl_names_LEN 1
#define DT_N_S_soc_S_adc_42028000_P_pinctrl_names_EXISTS 1

/*
 * Devicetree node: /dietemp
 *
 * Node identifier: DT_N_S_dietemp
 *
 * Binding (compatible = st,stm32-temp-cal):
 *   $ZEPHYR_BASE\dts\bindings\sensor\st,stm32-temp-cal.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_dietemp_PATH "/dietemp"

/* Node's name with unit-address: */
#define DT_N_S_dietemp_FULL_NAME "dietemp"
#define DT_N_S_dietemp_FULL_NAME_UNQUOTED dietemp
#define DT_N_S_dietemp_FULL_NAME_TOKEN dietemp
#define DT_N_S_dietemp_FULL_NAME_UPPER_TOKEN DIETEMP

/* Node parent (/) identifier: */
#define DT_N_S_dietemp_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_dietemp_CHILD_IDX 8

/* Helpers for dealing with node labels: */
#define DT_N_S_dietemp_NODELABEL_NUM 1
#define DT_N_S_dietemp_FOREACH_NODELABEL(fn) fn(die_temp)
#define DT_N_S_dietemp_FOREACH_NODELABEL_VARGS(fn, ...) fn(die_temp, __VA_ARGS__)
#define DT_N_S_dietemp_FOREACH_ANCESTOR(fn) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_dietemp_CHILD_NUM 0
#define DT_N_S_dietemp_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_dietemp_FOREACH_CHILD(fn) 
#define DT_N_S_dietemp_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_dietemp_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_dietemp_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_dietemp_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_dietemp_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_dietemp_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_dietemp_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_dietemp_HASH 1P3ft3QMjkFq1eBnbB6dz9pZsoSMwhVrPGe82Fpxz6c

/* Node's dependency ordinal: */
#define DT_N_S_dietemp_ORD 13
#define DT_N_S_dietemp_ORD_STR_SORTABLE 00013

/* Ordinals for what this node depends on directly: */
#define DT_N_S_dietemp_REQUIRES_ORDS \
	0, /* / */ \
	12, /* /soc/adc@42028000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_dietemp_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_dietemp_EXISTS 1
#define DT_N_INST_0_st_stm32_temp_cal DT_N_S_dietemp
#define DT_N_NODELABEL_die_temp       DT_N_S_dietemp

/* Macros for properties that are special in the specification: */
#define DT_N_S_dietemp_REG_NUM 0
#define DT_N_S_dietemp_RANGES_NUM 0
#define DT_N_S_dietemp_FOREACH_RANGE(fn) 
#define DT_N_S_dietemp_IRQ_NUM 0
#define DT_N_S_dietemp_IRQ_LEVEL 0
#define DT_N_S_dietemp_COMPAT_MATCHES_st_stm32_temp_cal 1
#define DT_N_S_dietemp_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_dietemp_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_dietemp_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_dietemp_COMPAT_MODEL_IDX_0 "stm32-temp-cal"
#define DT_N_S_dietemp_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_dietemp_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_dietemp_P_ts_cal2_addr 200935234
#define DT_N_S_dietemp_P_ts_cal2_addr_EXISTS 1
#define DT_N_S_dietemp_P_ts_cal2_temp 130
#define DT_N_S_dietemp_P_ts_cal2_temp_EXISTS 1
#define DT_N_S_dietemp_P_ts_cal1_addr 200935184
#define DT_N_S_dietemp_P_ts_cal1_addr_EXISTS 1
#define DT_N_S_dietemp_P_ts_cal1_temp 30
#define DT_N_S_dietemp_P_ts_cal1_temp_EXISTS 1
#define DT_N_S_dietemp_P_ts_cal_vrefanalog 3000
#define DT_N_S_dietemp_P_ts_cal_vrefanalog_EXISTS 1
#define DT_N_S_dietemp_P_ts_cal_resolution 14
#define DT_N_S_dietemp_P_ts_cal_resolution_IDX_0_ENUM_IDX 1
#define DT_N_S_dietemp_P_ts_cal_resolution_IDX_0_EXISTS 1
#define DT_N_S_dietemp_P_ts_cal_resolution_IDX_0_ENUM_VAL_14_EXISTS 1
#define DT_N_S_dietemp_P_ts_cal_resolution_ENUM_VAL_14_EXISTS 1
#define DT_N_S_dietemp_P_ts_cal_resolution_EXISTS 1
#define DT_N_S_dietemp_P_status "disabled"
#define DT_N_S_dietemp_P_status_STRING_UNQUOTED disabled
#define DT_N_S_dietemp_P_status_STRING_TOKEN disabled
#define DT_N_S_dietemp_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_dietemp_P_status_IDX_0 "disabled"
#define DT_N_S_dietemp_P_status_IDX_0_EXISTS 1
#define DT_N_S_dietemp_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_dietemp_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_dietemp_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_dietemp_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_dietemp, status, 0)
#define DT_N_S_dietemp_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_dietemp, status, 0)
#define DT_N_S_dietemp_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_dietemp, status, 0, __VA_ARGS__)
#define DT_N_S_dietemp_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_dietemp, status, 0, __VA_ARGS__)
#define DT_N_S_dietemp_P_status_LEN 1
#define DT_N_S_dietemp_P_status_EXISTS 1
#define DT_N_S_dietemp_P_compatible {"st,stm32-temp-cal"}
#define DT_N_S_dietemp_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_dietemp_P_compatible_IDX_0 "st,stm32-temp-cal"
#define DT_N_S_dietemp_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-temp-cal
#define DT_N_S_dietemp_P_compatible_IDX_0_STRING_TOKEN st_stm32_temp_cal
#define DT_N_S_dietemp_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_TEMP_CAL
#define DT_N_S_dietemp_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_dietemp, compatible, 0)
#define DT_N_S_dietemp_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_dietemp, compatible, 0)
#define DT_N_S_dietemp_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_dietemp, compatible, 0, __VA_ARGS__)
#define DT_N_S_dietemp_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_dietemp, compatible, 0, __VA_ARGS__)
#define DT_N_S_dietemp_P_compatible_LEN 1
#define DT_N_S_dietemp_P_compatible_EXISTS 1
#define DT_N_S_dietemp_P_io_channels_IDX_0_EXISTS 1
#define DT_N_S_dietemp_P_io_channels_IDX_0_PH DT_N_S_soc_S_adc_42028000
#define DT_N_S_dietemp_P_io_channels_IDX_0_VAL_input 19
#define DT_N_S_dietemp_P_io_channels_IDX_0_VAL_input_EXISTS 1
#define DT_N_S_dietemp_P_io_channels_IDX_0_FOREACH_CELL(fn) fn(DT_N_S_dietemp, io_channels, 0, input)
#define DT_N_S_dietemp_P_io_channels_IDX_0_FOREACH_CELL_SEP(fn, sep) fn(DT_N_S_dietemp, io_channels, 0, input)
#define DT_N_S_dietemp_P_io_channels_IDX_0_NUM_CELLS 1
#define DT_N_S_dietemp_P_io_channels_FOREACH_PROP_ELEM(fn) fn(DT_N_S_dietemp, io_channels, 0)
#define DT_N_S_dietemp_P_io_channels_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_dietemp, io_channels, 0)
#define DT_N_S_dietemp_P_io_channels_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_dietemp, io_channels, 0, __VA_ARGS__)
#define DT_N_S_dietemp_P_io_channels_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_dietemp, io_channels, 0, __VA_ARGS__)
#define DT_N_S_dietemp_P_io_channels_LEN 1
#define DT_N_S_dietemp_P_io_channels_EXISTS 1
#define DT_N_S_dietemp_P_zephyr_deferred_init 0
#define DT_N_S_dietemp_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_dietemp_P_wakeup_source 0
#define DT_N_S_dietemp_P_wakeup_source_EXISTS 1
#define DT_N_S_dietemp_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_dietemp_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /memory@20000000
 *
 * Node identifier: DT_N_S_memory_20000000
 *
 * Binding (compatible = zephyr,memory-region):
 *   $ZEPHYR_BASE\dts\bindings\base\zephyr,memory-region.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_memory_20000000_PATH "/memory@20000000"

/* Node's name with unit-address: */
#define DT_N_S_memory_20000000_FULL_NAME "memory@20000000"
#define DT_N_S_memory_20000000_FULL_NAME_UNQUOTED memory@20000000
#define DT_N_S_memory_20000000_FULL_NAME_TOKEN memory_20000000
#define DT_N_S_memory_20000000_FULL_NAME_UPPER_TOKEN MEMORY_20000000

/* Node parent (/) identifier: */
#define DT_N_S_memory_20000000_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_memory_20000000_CHILD_IDX 4

/* Helpers for dealing with node labels: */
#define DT_N_S_memory_20000000_NODELABEL_NUM 1
#define DT_N_S_memory_20000000_FOREACH_NODELABEL(fn) fn(sram0)
#define DT_N_S_memory_20000000_FOREACH_NODELABEL_VARGS(fn, ...) fn(sram0, __VA_ARGS__)
#define DT_N_S_memory_20000000_FOREACH_ANCESTOR(fn) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_memory_20000000_CHILD_NUM 0
#define DT_N_S_memory_20000000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_memory_20000000_FOREACH_CHILD(fn) 
#define DT_N_S_memory_20000000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_memory_20000000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_memory_20000000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_memory_20000000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_memory_20000000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_memory_20000000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_memory_20000000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_memory_20000000_HASH Ppv28MrjF0V_ocFctWWy62TJJRdbnlSCTerwKpAvZ6U

/* Node's dependency ordinal: */
#define DT_N_S_memory_20000000_ORD 14
#define DT_N_S_memory_20000000_ORD_STR_SORTABLE 00014

/* Ordinals for what this node depends on directly: */
#define DT_N_S_memory_20000000_REQUIRES_ORDS \
	0, /* / */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_memory_20000000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_memory_20000000_EXISTS 1
#define DT_N_INST_0_zephyr_memory_region DT_N_S_memory_20000000
#define DT_N_INST_0_mmio_sram            DT_N_S_memory_20000000
#define DT_N_NODELABEL_sram0             DT_N_S_memory_20000000

/* Macros for properties that are special in the specification: */
#define DT_N_S_memory_20000000_REG_NUM 1
#define DT_N_S_memory_20000000_REG_IDX_0_EXISTS 1
#define DT_N_S_memory_20000000_REG_IDX_0_VAL_ADDRESS 536870912 /* 0x20000000 */
#define DT_N_S_memory_20000000_REG_IDX_0_VAL_SIZE 2555904 /* 0x270000 */
#define DT_N_S_memory_20000000_RANGES_NUM 0
#define DT_N_S_memory_20000000_FOREACH_RANGE(fn) 
#define DT_N_S_memory_20000000_IRQ_NUM 0
#define DT_N_S_memory_20000000_IRQ_LEVEL 0
#define DT_N_S_memory_20000000_COMPAT_MATCHES_zephyr_memory_region 1
#define DT_N_S_memory_20000000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_memory_20000000_COMPAT_VENDOR_IDX_0 "The Zephyr Project"
#define DT_N_S_memory_20000000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_memory_20000000_COMPAT_MODEL_IDX_0 "memory-region"
#define DT_N_S_memory_20000000_COMPAT_MATCHES_mmio_sram 1
#define DT_N_S_memory_20000000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_memory_20000000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_memory_20000000_P_zephyr_memory_region "SRAM0"
#define DT_N_S_memory_20000000_P_zephyr_memory_region_STRING_UNQUOTED SRAM0
#define DT_N_S_memory_20000000_P_zephyr_memory_region_STRING_TOKEN SRAM0
#define DT_N_S_memory_20000000_P_zephyr_memory_region_STRING_UPPER_TOKEN SRAM0
#define DT_N_S_memory_20000000_P_zephyr_memory_region_IDX_0 "SRAM0"
#define DT_N_S_memory_20000000_P_zephyr_memory_region_IDX_0_EXISTS 1
#define DT_N_S_memory_20000000_P_zephyr_memory_region_FOREACH_PROP_ELEM(fn) fn(DT_N_S_memory_20000000, zephyr_memory_region, 0)
#define DT_N_S_memory_20000000_P_zephyr_memory_region_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_memory_20000000, zephyr_memory_region, 0)
#define DT_N_S_memory_20000000_P_zephyr_memory_region_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_memory_20000000, zephyr_memory_region, 0, __VA_ARGS__)
#define DT_N_S_memory_20000000_P_zephyr_memory_region_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_memory_20000000, zephyr_memory_region, 0, __VA_ARGS__)
#define DT_N_S_memory_20000000_P_zephyr_memory_region_LEN 1
#define DT_N_S_memory_20000000_P_zephyr_memory_region_EXISTS 1
#define DT_N_S_memory_20000000_P_compatible {"zephyr,memory-region", "mmio-sram"}
#define DT_N_S_memory_20000000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_memory_20000000_P_compatible_IDX_0 "zephyr,memory-region"
#define DT_N_S_memory_20000000_P_compatible_IDX_0_STRING_UNQUOTED zephyr,memory-region
#define DT_N_S_memory_20000000_P_compatible_IDX_0_STRING_TOKEN zephyr_memory_region
#define DT_N_S_memory_20000000_P_compatible_IDX_0_STRING_UPPER_TOKEN ZEPHYR_MEMORY_REGION
#define DT_N_S_memory_20000000_P_compatible_IDX_1_EXISTS 1
#define DT_N_S_memory_20000000_P_compatible_IDX_1 "mmio-sram"
#define DT_N_S_memory_20000000_P_compatible_IDX_1_STRING_UNQUOTED mmio-sram
#define DT_N_S_memory_20000000_P_compatible_IDX_1_STRING_TOKEN mmio_sram
#define DT_N_S_memory_20000000_P_compatible_IDX_1_STRING_UPPER_TOKEN MMIO_SRAM
#define DT_N_S_memory_20000000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_memory_20000000, compatible, 0) \
	fn(DT_N_S_memory_20000000, compatible, 1)
#define DT_N_S_memory_20000000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_memory_20000000, compatible, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_memory_20000000, compatible, 1)
#define DT_N_S_memory_20000000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_memory_20000000, compatible, 0, __VA_ARGS__) \
	fn(DT_N_S_memory_20000000, compatible, 1, __VA_ARGS__)
#define DT_N_S_memory_20000000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_memory_20000000, compatible, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_memory_20000000, compatible, 1, __VA_ARGS__)
#define DT_N_S_memory_20000000_P_compatible_LEN 2
#define DT_N_S_memory_20000000_P_compatible_EXISTS 1
#define DT_N_S_memory_20000000_P_reg {536870912 /* 0x20000000 */, 2555904 /* 0x270000 */}
#define DT_N_S_memory_20000000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_memory_20000000_P_reg_IDX_0 536870912
#define DT_N_S_memory_20000000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_memory_20000000_P_reg_IDX_1 2555904
#define DT_N_S_memory_20000000_P_reg_EXISTS 1
#define DT_N_S_memory_20000000_P_zephyr_deferred_init 0
#define DT_N_S_memory_20000000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_memory_20000000_P_wakeup_source 0
#define DT_N_S_memory_20000000_P_wakeup_source_EXISTS 1
#define DT_N_S_memory_20000000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_memory_20000000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /memory@28000000
 *
 * Node identifier: DT_N_S_memory_28000000
 */

/* Node's full path: */
#define DT_N_S_memory_28000000_PATH "/memory@28000000"

/* Node's name with unit-address: */
#define DT_N_S_memory_28000000_FULL_NAME "memory@28000000"
#define DT_N_S_memory_28000000_FULL_NAME_UNQUOTED memory@28000000
#define DT_N_S_memory_28000000_FULL_NAME_TOKEN memory_28000000
#define DT_N_S_memory_28000000_FULL_NAME_UPPER_TOKEN MEMORY_28000000

/* Node parent (/) identifier: */
#define DT_N_S_memory_28000000_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_memory_28000000_CHILD_IDX 18

/* Helpers for dealing with node labels: */
#define DT_N_S_memory_28000000_NODELABEL_NUM 1
#define DT_N_S_memory_28000000_FOREACH_NODELABEL(fn) fn(sram1)
#define DT_N_S_memory_28000000_FOREACH_NODELABEL_VARGS(fn, ...) fn(sram1, __VA_ARGS__)
#define DT_N_S_memory_28000000_FOREACH_ANCESTOR(fn) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_memory_28000000_CHILD_NUM 0
#define DT_N_S_memory_28000000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_memory_28000000_FOREACH_CHILD(fn) 
#define DT_N_S_memory_28000000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_memory_28000000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_memory_28000000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_memory_28000000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_memory_28000000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_memory_28000000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_memory_28000000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_memory_28000000_HASH V1UaJje9ixjXP3Uy3I_6LgRXv_pRG1YZLiNiCK8m1TA

/* Node's dependency ordinal: */
#define DT_N_S_memory_28000000_ORD 15
#define DT_N_S_memory_28000000_ORD_STR_SORTABLE 00015

/* Ordinals for what this node depends on directly: */
#define DT_N_S_memory_28000000_REQUIRES_ORDS \
	0, /* / */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_memory_28000000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_memory_28000000_EXISTS 1
#define DT_N_NODELABEL_sram1 DT_N_S_memory_28000000

/* Macros for properties that are special in the specification: */
#define DT_N_S_memory_28000000_REG_NUM 1
#define DT_N_S_memory_28000000_REG_IDX_0_EXISTS 1
#define DT_N_S_memory_28000000_REG_IDX_0_VAL_ADDRESS 671088640 /* 0x28000000 */
#define DT_N_S_memory_28000000_REG_IDX_0_VAL_SIZE 16384 /* 0x4000 */
#define DT_N_S_memory_28000000_RANGES_NUM 0
#define DT_N_S_memory_28000000_FOREACH_RANGE(fn) 
#define DT_N_S_memory_28000000_IRQ_NUM 0
#define DT_N_S_memory_28000000_IRQ_LEVEL 0
#define DT_N_S_memory_28000000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_memory_28000000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_memory_28000000_P_reg {671088640 /* 0x28000000 */, 16384 /* 0x4000 */}
#define DT_N_S_memory_28000000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_memory_28000000_P_reg_IDX_0 671088640
#define DT_N_S_memory_28000000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_memory_28000000_P_reg_IDX_1 16384
#define DT_N_S_memory_28000000_P_reg_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@42020000/i2c1_scl_pb8
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_42020000_S_i2c1_scl_pb8
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_42020000_S_i2c1_scl_pb8_PATH "/soc/pin-controller@42020000/i2c1_scl_pb8"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_42020000_S_i2c1_scl_pb8_FULL_NAME "i2c1_scl_pb8"
#define DT_N_S_soc_S_pin_controller_42020000_S_i2c1_scl_pb8_FULL_NAME_UNQUOTED i2c1_scl_pb8
#define DT_N_S_soc_S_pin_controller_42020000_S_i2c1_scl_pb8_FULL_NAME_TOKEN i2c1_scl_pb8
#define DT_N_S_soc_S_pin_controller_42020000_S_i2c1_scl_pb8_FULL_NAME_UPPER_TOKEN I2C1_SCL_PB8

/* Node parent (/soc/pin-controller@42020000) identifier: */
#define DT_N_S_soc_S_pin_controller_42020000_S_i2c1_scl_pb8_PARENT DT_N_S_soc_S_pin_controller_42020000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_42020000_S_i2c1_scl_pb8_CHILD_IDX 18

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_controller_42020000_S_i2c1_scl_pb8_NODELABEL_NUM 1
#define DT_N_S_soc_S_pin_controller_42020000_S_i2c1_scl_pb8_FOREACH_NODELABEL(fn) fn(i2c1_scl_pb8)
#define DT_N_S_soc_S_pin_controller_42020000_S_i2c1_scl_pb8_FOREACH_NODELABEL_VARGS(fn, ...) fn(i2c1_scl_pb8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_42020000_S_i2c1_scl_pb8_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_controller_42020000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_42020000_S_i2c1_scl_pb8_CHILD_NUM 0
#define DT_N_S_soc_S_pin_controller_42020000_S_i2c1_scl_pb8_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pin_controller_42020000_S_i2c1_scl_pb8_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_42020000_S_i2c1_scl_pb8_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_42020000_S_i2c1_scl_pb8_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_42020000_S_i2c1_scl_pb8_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_42020000_S_i2c1_scl_pb8_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_42020000_S_i2c1_scl_pb8_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_42020000_S_i2c1_scl_pb8_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_42020000_S_i2c1_scl_pb8_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_pin_controller_42020000_S_i2c1_scl_pb8_HASH ohrM54w5Nu7pPqSXbFEO2Rkx2oMqzlSYhvbJtops5fs

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_42020000_S_i2c1_scl_pb8_ORD 16
#define DT_N_S_soc_S_pin_controller_42020000_S_i2c1_scl_pb8_ORD_STR_SORTABLE 00016

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_42020000_S_i2c1_scl_pb8_REQUIRES_ORDS \
	10, /* /soc/pin-controller@42020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_42020000_S_i2c1_scl_pb8_SUPPORTS_ORDS \
	18, /* /soc/i2c@40005400 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_42020000_S_i2c1_scl_pb8_EXISTS 1
#define DT_N_NODELABEL_i2c1_scl_pb8 DT_N_S_soc_S_pin_controller_42020000_S_i2c1_scl_pb8

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_42020000_S_i2c1_scl_pb8_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_42020000_S_i2c1_scl_pb8_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_42020000_S_i2c1_scl_pb8_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_42020000_S_i2c1_scl_pb8_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_42020000_S_i2c1_scl_pb8_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_controller_42020000_S_i2c1_scl_pb8_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_42020000_S_i2c1_scl_pb8_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_42020000_S_i2c1_scl_pb8_P_pinmux 772
#define DT_N_S_soc_S_pin_controller_42020000_S_i2c1_scl_pb8_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_i2c1_scl_pb8_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_42020000_S_i2c1_scl_pb8_P_slew_rate_STRING_UNQUOTED low-speed
#define DT_N_S_soc_S_pin_controller_42020000_S_i2c1_scl_pb8_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_42020000_S_i2c1_scl_pb8_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_42020000_S_i2c1_scl_pb8_P_slew_rate_IDX_0 "low-speed"
#define DT_N_S_soc_S_pin_controller_42020000_S_i2c1_scl_pb8_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_i2c1_scl_pb8_P_slew_rate_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_42020000_S_i2c1_scl_pb8_P_slew_rate_IDX_0_ENUM_VAL_low_speed_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_i2c1_scl_pb8_P_slew_rate_ENUM_VAL_low_speed_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_i2c1_scl_pb8_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_42020000_S_i2c1_scl_pb8, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_42020000_S_i2c1_scl_pb8_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_42020000_S_i2c1_scl_pb8, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_42020000_S_i2c1_scl_pb8_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_42020000_S_i2c1_scl_pb8, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_42020000_S_i2c1_scl_pb8_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_42020000_S_i2c1_scl_pb8, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_42020000_S_i2c1_scl_pb8_P_slew_rate_LEN 1
#define DT_N_S_soc_S_pin_controller_42020000_S_i2c1_scl_pb8_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_i2c1_scl_pb8_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_42020000_S_i2c1_scl_pb8_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_i2c1_scl_pb8_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_42020000_S_i2c1_scl_pb8_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_i2c1_scl_pb8_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_42020000_S_i2c1_scl_pb8_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_i2c1_scl_pb8_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_42020000_S_i2c1_scl_pb8_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_i2c1_scl_pb8_P_drive_open_drain 1
#define DT_N_S_soc_S_pin_controller_42020000_S_i2c1_scl_pb8_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_i2c1_scl_pb8_P_output_low 0
#define DT_N_S_soc_S_pin_controller_42020000_S_i2c1_scl_pb8_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_i2c1_scl_pb8_P_output_high 0
#define DT_N_S_soc_S_pin_controller_42020000_S_i2c1_scl_pb8_P_output_high_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@42020000/i2c1_sda_pb9
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_42020000_S_i2c1_sda_pb9
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_42020000_S_i2c1_sda_pb9_PATH "/soc/pin-controller@42020000/i2c1_sda_pb9"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_42020000_S_i2c1_sda_pb9_FULL_NAME "i2c1_sda_pb9"
#define DT_N_S_soc_S_pin_controller_42020000_S_i2c1_sda_pb9_FULL_NAME_UNQUOTED i2c1_sda_pb9
#define DT_N_S_soc_S_pin_controller_42020000_S_i2c1_sda_pb9_FULL_NAME_TOKEN i2c1_sda_pb9
#define DT_N_S_soc_S_pin_controller_42020000_S_i2c1_sda_pb9_FULL_NAME_UPPER_TOKEN I2C1_SDA_PB9

/* Node parent (/soc/pin-controller@42020000) identifier: */
#define DT_N_S_soc_S_pin_controller_42020000_S_i2c1_sda_pb9_PARENT DT_N_S_soc_S_pin_controller_42020000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_42020000_S_i2c1_sda_pb9_CHILD_IDX 20

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_controller_42020000_S_i2c1_sda_pb9_NODELABEL_NUM 1
#define DT_N_S_soc_S_pin_controller_42020000_S_i2c1_sda_pb9_FOREACH_NODELABEL(fn) fn(i2c1_sda_pb9)
#define DT_N_S_soc_S_pin_controller_42020000_S_i2c1_sda_pb9_FOREACH_NODELABEL_VARGS(fn, ...) fn(i2c1_sda_pb9, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_42020000_S_i2c1_sda_pb9_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_controller_42020000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_42020000_S_i2c1_sda_pb9_CHILD_NUM 0
#define DT_N_S_soc_S_pin_controller_42020000_S_i2c1_sda_pb9_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pin_controller_42020000_S_i2c1_sda_pb9_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_42020000_S_i2c1_sda_pb9_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_42020000_S_i2c1_sda_pb9_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_42020000_S_i2c1_sda_pb9_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_42020000_S_i2c1_sda_pb9_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_42020000_S_i2c1_sda_pb9_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_42020000_S_i2c1_sda_pb9_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_42020000_S_i2c1_sda_pb9_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_pin_controller_42020000_S_i2c1_sda_pb9_HASH ALnKwpH01F19615az3tk_1w4cR_kqttJOCdLfvzS6_E

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_42020000_S_i2c1_sda_pb9_ORD 17
#define DT_N_S_soc_S_pin_controller_42020000_S_i2c1_sda_pb9_ORD_STR_SORTABLE 00017

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_42020000_S_i2c1_sda_pb9_REQUIRES_ORDS \
	10, /* /soc/pin-controller@42020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_42020000_S_i2c1_sda_pb9_SUPPORTS_ORDS \
	18, /* /soc/i2c@40005400 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_42020000_S_i2c1_sda_pb9_EXISTS 1
#define DT_N_NODELABEL_i2c1_sda_pb9 DT_N_S_soc_S_pin_controller_42020000_S_i2c1_sda_pb9

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_42020000_S_i2c1_sda_pb9_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_42020000_S_i2c1_sda_pb9_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_42020000_S_i2c1_sda_pb9_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_42020000_S_i2c1_sda_pb9_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_42020000_S_i2c1_sda_pb9_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_controller_42020000_S_i2c1_sda_pb9_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_42020000_S_i2c1_sda_pb9_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_42020000_S_i2c1_sda_pb9_P_pinmux 804
#define DT_N_S_soc_S_pin_controller_42020000_S_i2c1_sda_pb9_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_i2c1_sda_pb9_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_42020000_S_i2c1_sda_pb9_P_slew_rate_STRING_UNQUOTED low-speed
#define DT_N_S_soc_S_pin_controller_42020000_S_i2c1_sda_pb9_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_42020000_S_i2c1_sda_pb9_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_42020000_S_i2c1_sda_pb9_P_slew_rate_IDX_0 "low-speed"
#define DT_N_S_soc_S_pin_controller_42020000_S_i2c1_sda_pb9_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_i2c1_sda_pb9_P_slew_rate_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_42020000_S_i2c1_sda_pb9_P_slew_rate_IDX_0_ENUM_VAL_low_speed_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_i2c1_sda_pb9_P_slew_rate_ENUM_VAL_low_speed_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_i2c1_sda_pb9_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_42020000_S_i2c1_sda_pb9, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_42020000_S_i2c1_sda_pb9_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_42020000_S_i2c1_sda_pb9, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_42020000_S_i2c1_sda_pb9_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_42020000_S_i2c1_sda_pb9, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_42020000_S_i2c1_sda_pb9_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_42020000_S_i2c1_sda_pb9, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_42020000_S_i2c1_sda_pb9_P_slew_rate_LEN 1
#define DT_N_S_soc_S_pin_controller_42020000_S_i2c1_sda_pb9_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_i2c1_sda_pb9_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_42020000_S_i2c1_sda_pb9_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_i2c1_sda_pb9_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_42020000_S_i2c1_sda_pb9_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_i2c1_sda_pb9_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_42020000_S_i2c1_sda_pb9_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_i2c1_sda_pb9_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_42020000_S_i2c1_sda_pb9_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_i2c1_sda_pb9_P_drive_open_drain 1
#define DT_N_S_soc_S_pin_controller_42020000_S_i2c1_sda_pb9_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_i2c1_sda_pb9_P_output_low 0
#define DT_N_S_soc_S_pin_controller_42020000_S_i2c1_sda_pb9_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_i2c1_sda_pb9_P_output_high 0
#define DT_N_S_soc_S_pin_controller_42020000_S_i2c1_sda_pb9_P_output_high_EXISTS 1

/*
 * Devicetree node: /soc/i2c@40005400
 *
 * Node identifier: DT_N_S_soc_S_i2c_40005400
 *
 * Binding (compatible = st,stm32-i2c-v2):
 *   $ZEPHYR_BASE\dts\bindings\i2c\st,stm32-i2c-v2.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_i2c_40005400_PATH "/soc/i2c@40005400"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_i2c_40005400_FULL_NAME "i2c@40005400"
#define DT_N_S_soc_S_i2c_40005400_FULL_NAME_UNQUOTED i2c@40005400
#define DT_N_S_soc_S_i2c_40005400_FULL_NAME_TOKEN i2c_40005400
#define DT_N_S_soc_S_i2c_40005400_FULL_NAME_UPPER_TOKEN I2C_40005400

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_i2c_40005400_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_i2c_40005400_CHILD_IDX 17

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_i2c_40005400_NODELABEL_NUM 2
#define DT_N_S_soc_S_i2c_40005400_FOREACH_NODELABEL(fn) fn(i2c1) fn(arduino_i2c)
#define DT_N_S_soc_S_i2c_40005400_FOREACH_NODELABEL_VARGS(fn, ...) fn(i2c1, __VA_ARGS__) fn(arduino_i2c, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40005400_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_i2c_40005400_CHILD_NUM 0
#define DT_N_S_soc_S_i2c_40005400_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_i2c_40005400_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_i2c_40005400_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_i2c_40005400_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_i2c_40005400_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_i2c_40005400_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_i2c_40005400_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_i2c_40005400_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_i2c_40005400_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_i2c_40005400_HASH qdcoGqslkp_qGZ59SAaN4H47YRea2PU_8MI_v34YdEo

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_i2c_40005400_ORD 18
#define DT_N_S_soc_S_i2c_40005400_ORD_STR_SORTABLE 00018

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_i2c_40005400_REQUIRES_ORDS \
	4, /* /soc */ \
	5, /* /soc/interrupt-controller@e000e100 */ \
	9, /* /soc/rcc@46020c00 */ \
	16, /* /soc/pin-controller@42020000/i2c1_scl_pb8 */ \
	17, /* /soc/pin-controller@42020000/i2c1_sda_pb9 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_i2c_40005400_SUPPORTS_ORDS \
	19, /* /smbus1 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_i2c_40005400_EXISTS 1
#define DT_N_INST_0_st_stm32_i2c_v2 DT_N_S_soc_S_i2c_40005400
#define DT_N_NODELABEL_i2c1         DT_N_S_soc_S_i2c_40005400
#define DT_N_NODELABEL_arduino_i2c  DT_N_S_soc_S_i2c_40005400

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_i2c_40005400_REG_NUM 1
#define DT_N_S_soc_S_i2c_40005400_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40005400_REG_IDX_0_VAL_ADDRESS 1073763328 /* 0x40005400 */
#define DT_N_S_soc_S_i2c_40005400_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_i2c_40005400_RANGES_NUM 0
#define DT_N_S_soc_S_i2c_40005400_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_i2c_40005400_IRQ_NUM 2
#define DT_N_S_soc_S_i2c_40005400_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40005400_IRQ_IDX_0_VAL_irq 55
#define DT_N_S_soc_S_i2c_40005400_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_i2c_40005400_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40005400_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_i2c_40005400_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_i2c_40005400_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_i2c_40005400_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_i2c_40005400_IRQ_IDX_1_VAL_irq 56
#define DT_N_S_soc_S_i2c_40005400_IRQ_IDX_1_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_i2c_40005400_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_i2c_40005400_IRQ_IDX_1_VAL_priority 0
#define DT_N_S_soc_S_i2c_40005400_IRQ_IDX_1_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_i2c_40005400_IRQ_IDX_1_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_i2c_40005400_IRQ_LEVEL 1
#define DT_N_S_soc_S_i2c_40005400_IRQ_NAME_event_VAL_irq DT_N_S_soc_S_i2c_40005400_IRQ_IDX_0_VAL_irq
#define DT_N_S_soc_S_i2c_40005400_IRQ_NAME_event_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_i2c_40005400_IRQ_NAME_event_VAL_priority DT_N_S_soc_S_i2c_40005400_IRQ_IDX_0_VAL_priority
#define DT_N_S_soc_S_i2c_40005400_IRQ_NAME_event_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_i2c_40005400_IRQ_NAME_event_CONTROLLER DT_N_S_soc_S_i2c_40005400_IRQ_IDX_0_CONTROLLER
#define DT_N_S_soc_S_i2c_40005400_IRQ_NAME_error_VAL_irq DT_N_S_soc_S_i2c_40005400_IRQ_IDX_1_VAL_irq
#define DT_N_S_soc_S_i2c_40005400_IRQ_NAME_error_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_i2c_40005400_IRQ_NAME_error_VAL_priority DT_N_S_soc_S_i2c_40005400_IRQ_IDX_1_VAL_priority
#define DT_N_S_soc_S_i2c_40005400_IRQ_NAME_error_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_i2c_40005400_IRQ_NAME_error_CONTROLLER DT_N_S_soc_S_i2c_40005400_IRQ_IDX_1_CONTROLLER
#define DT_N_S_soc_S_i2c_40005400_COMPAT_MATCHES_st_stm32_i2c_v2 1
#define DT_N_S_soc_S_i2c_40005400_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40005400_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_i2c_40005400_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40005400_COMPAT_MODEL_IDX_0 "stm32-i2c-v2"
#define DT_N_S_soc_S_i2c_40005400_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_i2c_40005400_PINCTRL_NUM 1
#define DT_N_S_soc_S_i2c_40005400_PINCTRL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40005400_PINCTRL_IDX_0_TOKEN default
#define DT_N_S_soc_S_i2c_40005400_PINCTRL_IDX_0_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_i2c_40005400_PINCTRL_NAME_default_EXISTS 1
#define DT_N_S_soc_S_i2c_40005400_PINCTRL_NAME_default_IDX 0
#define DT_N_S_soc_S_i2c_40005400_PINCTRL_NAME_default_IDX_0_PH DT_N_S_soc_S_pin_controller_42020000_S_i2c1_scl_pb8
#define DT_N_S_soc_S_i2c_40005400_PINCTRL_NAME_default_IDX_1_PH DT_N_S_soc_S_pin_controller_42020000_S_i2c1_sda_pb9

/* Generic property macros: */
#define DT_N_S_soc_S_i2c_40005400_P_reg {1073763328 /* 0x40005400 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_i2c_40005400_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40005400_P_reg_IDX_0 1073763328
#define DT_N_S_soc_S_i2c_40005400_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_i2c_40005400_P_reg_IDX_1 1024
#define DT_N_S_soc_S_i2c_40005400_P_reg_EXISTS 1
#define DT_N_S_soc_S_i2c_40005400_P_interrupts {55 /* 0x37 */, 0 /* 0x0 */, 56 /* 0x38 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_i2c_40005400_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40005400_P_interrupts_IDX_0 55
#define DT_N_S_soc_S_i2c_40005400_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_i2c_40005400_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_i2c_40005400_P_interrupts_IDX_2_EXISTS 1
#define DT_N_S_soc_S_i2c_40005400_P_interrupts_IDX_2 56
#define DT_N_S_soc_S_i2c_40005400_P_interrupts_IDX_3_EXISTS 1
#define DT_N_S_soc_S_i2c_40005400_P_interrupts_IDX_3 0
#define DT_N_S_soc_S_i2c_40005400_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_i2c_40005400_P_pinctrl_0_IDX_0 DT_N_S_soc_S_pin_controller_42020000_S_i2c1_scl_pb8
#define DT_N_S_soc_S_i2c_40005400_P_pinctrl_0_IDX_0_PH DT_N_S_soc_S_pin_controller_42020000_S_i2c1_scl_pb8
#define DT_N_S_soc_S_i2c_40005400_P_pinctrl_0_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40005400_P_pinctrl_0_IDX_1 DT_N_S_soc_S_pin_controller_42020000_S_i2c1_sda_pb9
#define DT_N_S_soc_S_i2c_40005400_P_pinctrl_0_IDX_1_PH DT_N_S_soc_S_pin_controller_42020000_S_i2c1_sda_pb9
#define DT_N_S_soc_S_i2c_40005400_P_pinctrl_0_IDX_1_EXISTS 1
#define DT_N_S_soc_S_i2c_40005400_P_pinctrl_0_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_40005400, pinctrl_0, 0) \
	fn(DT_N_S_soc_S_i2c_40005400, pinctrl_0, 1)
#define DT_N_S_soc_S_i2c_40005400_P_pinctrl_0_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_i2c_40005400, pinctrl_0, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_i2c_40005400, pinctrl_0, 1)
#define DT_N_S_soc_S_i2c_40005400_P_pinctrl_0_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_i2c_40005400, pinctrl_0, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_i2c_40005400, pinctrl_0, 1, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40005400_P_pinctrl_0_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_i2c_40005400, pinctrl_0, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_i2c_40005400, pinctrl_0, 1, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40005400_P_pinctrl_0_LEN 2
#define DT_N_S_soc_S_i2c_40005400_P_pinctrl_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40005400_P_pinctrl_names {"default"}
#define DT_N_S_soc_S_i2c_40005400_P_pinctrl_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40005400_P_pinctrl_names_IDX_0 "default"
#define DT_N_S_soc_S_i2c_40005400_P_pinctrl_names_IDX_0_STRING_UNQUOTED default
#define DT_N_S_soc_S_i2c_40005400_P_pinctrl_names_IDX_0_STRING_TOKEN default
#define DT_N_S_soc_S_i2c_40005400_P_pinctrl_names_IDX_0_STRING_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_i2c_40005400_P_pinctrl_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_40005400, pinctrl_names, 0)
#define DT_N_S_soc_S_i2c_40005400_P_pinctrl_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_i2c_40005400, pinctrl_names, 0)
#define DT_N_S_soc_S_i2c_40005400_P_pinctrl_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_i2c_40005400, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40005400_P_pinctrl_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_i2c_40005400, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40005400_P_pinctrl_names_LEN 1
#define DT_N_S_soc_S_i2c_40005400_P_pinctrl_names_EXISTS 1
#define DT_N_S_soc_S_i2c_40005400_P_clock_frequency 400000
#define DT_N_S_soc_S_i2c_40005400_P_clock_frequency_EXISTS 1
#define DT_N_S_soc_S_i2c_40005400_P_sq_size 4
#define DT_N_S_soc_S_i2c_40005400_P_sq_size_EXISTS 1
#define DT_N_S_soc_S_i2c_40005400_P_cq_size 4
#define DT_N_S_soc_S_i2c_40005400_P_cq_size_EXISTS 1
#define DT_N_S_soc_S_i2c_40005400_P_status "okay"
#define DT_N_S_soc_S_i2c_40005400_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_i2c_40005400_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_i2c_40005400_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_i2c_40005400_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_i2c_40005400_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40005400_P_status_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_i2c_40005400_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_i2c_40005400_P_status_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_i2c_40005400_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_40005400, status, 0)
#define DT_N_S_soc_S_i2c_40005400_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_i2c_40005400, status, 0)
#define DT_N_S_soc_S_i2c_40005400_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_i2c_40005400, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40005400_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_i2c_40005400, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40005400_P_status_LEN 1
#define DT_N_S_soc_S_i2c_40005400_P_status_EXISTS 1
#define DT_N_S_soc_S_i2c_40005400_P_compatible {"st,stm32-i2c-v2"}
#define DT_N_S_soc_S_i2c_40005400_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40005400_P_compatible_IDX_0 "st,stm32-i2c-v2"
#define DT_N_S_soc_S_i2c_40005400_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-i2c-v2
#define DT_N_S_soc_S_i2c_40005400_P_compatible_IDX_0_STRING_TOKEN st_stm32_i2c_v2
#define DT_N_S_soc_S_i2c_40005400_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_I2C_V2
#define DT_N_S_soc_S_i2c_40005400_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_40005400, compatible, 0)
#define DT_N_S_soc_S_i2c_40005400_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_i2c_40005400, compatible, 0)
#define DT_N_S_soc_S_i2c_40005400_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_i2c_40005400, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40005400_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_i2c_40005400, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40005400_P_compatible_LEN 1
#define DT_N_S_soc_S_i2c_40005400_P_compatible_EXISTS 1
#define DT_N_S_soc_S_i2c_40005400_P_interrupt_names {"event", "error"}
#define DT_N_S_soc_S_i2c_40005400_P_interrupt_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40005400_P_interrupt_names_IDX_0 "event"
#define DT_N_S_soc_S_i2c_40005400_P_interrupt_names_IDX_0_STRING_UNQUOTED event
#define DT_N_S_soc_S_i2c_40005400_P_interrupt_names_IDX_0_STRING_TOKEN event
#define DT_N_S_soc_S_i2c_40005400_P_interrupt_names_IDX_0_STRING_UPPER_TOKEN EVENT
#define DT_N_S_soc_S_i2c_40005400_P_interrupt_names_IDX_1_EXISTS 1
#define DT_N_S_soc_S_i2c_40005400_P_interrupt_names_IDX_1 "error"
#define DT_N_S_soc_S_i2c_40005400_P_interrupt_names_IDX_1_STRING_UNQUOTED error
#define DT_N_S_soc_S_i2c_40005400_P_interrupt_names_IDX_1_STRING_TOKEN error
#define DT_N_S_soc_S_i2c_40005400_P_interrupt_names_IDX_1_STRING_UPPER_TOKEN ERROR
#define DT_N_S_soc_S_i2c_40005400_P_interrupt_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_40005400, interrupt_names, 0) \
	fn(DT_N_S_soc_S_i2c_40005400, interrupt_names, 1)
#define DT_N_S_soc_S_i2c_40005400_P_interrupt_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_i2c_40005400, interrupt_names, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_i2c_40005400, interrupt_names, 1)
#define DT_N_S_soc_S_i2c_40005400_P_interrupt_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_i2c_40005400, interrupt_names, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_i2c_40005400, interrupt_names, 1, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40005400_P_interrupt_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_i2c_40005400, interrupt_names, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_i2c_40005400, interrupt_names, 1, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40005400_P_interrupt_names_LEN 2
#define DT_N_S_soc_S_i2c_40005400_P_interrupt_names_EXISTS 1
#define DT_N_S_soc_S_i2c_40005400_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40005400_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_46020c00
#define DT_N_S_soc_S_i2c_40005400_P_clocks_IDX_0_VAL_bus 156
#define DT_N_S_soc_S_i2c_40005400_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_i2c_40005400_P_clocks_IDX_0_VAL_bits 2097152
#define DT_N_S_soc_S_i2c_40005400_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_i2c_40005400_P_clocks_IDX_0_FOREACH_CELL(fn) fn(DT_N_S_soc_S_i2c_40005400, clocks, 0, bus) \
	fn(DT_N_S_soc_S_i2c_40005400, clocks, 0, bits)
#define DT_N_S_soc_S_i2c_40005400_P_clocks_IDX_0_FOREACH_CELL_SEP(fn, sep) fn(DT_N_S_soc_S_i2c_40005400, clocks, 0, bus) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_i2c_40005400, clocks, 0, bits)
#define DT_N_S_soc_S_i2c_40005400_P_clocks_IDX_0_NUM_CELLS 2
#define DT_N_S_soc_S_i2c_40005400_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_40005400, clocks, 0)
#define DT_N_S_soc_S_i2c_40005400_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_i2c_40005400, clocks, 0)
#define DT_N_S_soc_S_i2c_40005400_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_i2c_40005400, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40005400_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_i2c_40005400, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40005400_P_clocks_LEN 1
#define DT_N_S_soc_S_i2c_40005400_P_clocks_EXISTS 1
#define DT_N_S_soc_S_i2c_40005400_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_i2c_40005400_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_i2c_40005400_P_wakeup_source 0
#define DT_N_S_soc_S_i2c_40005400_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_i2c_40005400_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_i2c_40005400_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /smbus1
 *
 * Node identifier: DT_N_S_smbus1
 *
 * Binding (compatible = st,stm32-smbus):
 *   $ZEPHYR_BASE\dts\bindings\smbus\st,stm32-smbus.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_smbus1_PATH "/smbus1"

/* Node's name with unit-address: */
#define DT_N_S_smbus1_FULL_NAME "smbus1"
#define DT_N_S_smbus1_FULL_NAME_UNQUOTED smbus1
#define DT_N_S_smbus1_FULL_NAME_TOKEN smbus1
#define DT_N_S_smbus1_FULL_NAME_UPPER_TOKEN SMBUS1

/* Node parent (/) identifier: */
#define DT_N_S_smbus1_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_smbus1_CHILD_IDX 13

/* Helpers for dealing with node labels: */
#define DT_N_S_smbus1_NODELABEL_NUM 1
#define DT_N_S_smbus1_FOREACH_NODELABEL(fn) fn(smbus1)
#define DT_N_S_smbus1_FOREACH_NODELABEL_VARGS(fn, ...) fn(smbus1, __VA_ARGS__)
#define DT_N_S_smbus1_FOREACH_ANCESTOR(fn) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_smbus1_CHILD_NUM 0
#define DT_N_S_smbus1_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_smbus1_FOREACH_CHILD(fn) 
#define DT_N_S_smbus1_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_smbus1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_smbus1_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_smbus1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_smbus1_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_smbus1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_smbus1_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_smbus1_HASH RRjxCtQo8vEaNES3pUGCHfX2Mp6H0kS5wnsZuRpKBrY

/* Node's dependency ordinal: */
#define DT_N_S_smbus1_ORD 19
#define DT_N_S_smbus1_ORD_STR_SORTABLE 00019

/* Ordinals for what this node depends on directly: */
#define DT_N_S_smbus1_REQUIRES_ORDS \
	0, /* / */ \
	18, /* /soc/i2c@40005400 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_smbus1_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_smbus1_EXISTS 1
#define DT_N_INST_0_st_stm32_smbus DT_N_S_smbus1
#define DT_N_NODELABEL_smbus1      DT_N_S_smbus1

/* Macros for properties that are special in the specification: */
#define DT_N_S_smbus1_REG_NUM 0
#define DT_N_S_smbus1_RANGES_NUM 0
#define DT_N_S_smbus1_FOREACH_RANGE(fn) 
#define DT_N_S_smbus1_IRQ_NUM 0
#define DT_N_S_smbus1_IRQ_LEVEL 0
#define DT_N_S_smbus1_COMPAT_MATCHES_st_stm32_smbus 1
#define DT_N_S_smbus1_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_smbus1_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_smbus1_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_smbus1_COMPAT_MODEL_IDX_0 "stm32-smbus"
#define DT_N_S_smbus1_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_smbus1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_smbus1_P_i2c DT_N_S_soc_S_i2c_40005400
#define DT_N_S_smbus1_P_i2c_IDX_0 DT_N_S_soc_S_i2c_40005400
#define DT_N_S_smbus1_P_i2c_IDX_0_PH DT_N_S_soc_S_i2c_40005400
#define DT_N_S_smbus1_P_i2c_IDX_0_EXISTS 1
#define DT_N_S_smbus1_P_i2c_FOREACH_PROP_ELEM(fn) fn(DT_N_S_smbus1, i2c, 0)
#define DT_N_S_smbus1_P_i2c_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_smbus1, i2c, 0)
#define DT_N_S_smbus1_P_i2c_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_smbus1, i2c, 0, __VA_ARGS__)
#define DT_N_S_smbus1_P_i2c_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_smbus1, i2c, 0, __VA_ARGS__)
#define DT_N_S_smbus1_P_i2c_LEN 1
#define DT_N_S_smbus1_P_i2c_EXISTS 1
#define DT_N_S_smbus1_P_status "disabled"
#define DT_N_S_smbus1_P_status_STRING_UNQUOTED disabled
#define DT_N_S_smbus1_P_status_STRING_TOKEN disabled
#define DT_N_S_smbus1_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_smbus1_P_status_IDX_0 "disabled"
#define DT_N_S_smbus1_P_status_IDX_0_EXISTS 1
#define DT_N_S_smbus1_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_smbus1_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_smbus1_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_smbus1_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_smbus1, status, 0)
#define DT_N_S_smbus1_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_smbus1, status, 0)
#define DT_N_S_smbus1_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_smbus1, status, 0, __VA_ARGS__)
#define DT_N_S_smbus1_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_smbus1, status, 0, __VA_ARGS__)
#define DT_N_S_smbus1_P_status_LEN 1
#define DT_N_S_smbus1_P_status_EXISTS 1
#define DT_N_S_smbus1_P_compatible {"st,stm32-smbus"}
#define DT_N_S_smbus1_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_smbus1_P_compatible_IDX_0 "st,stm32-smbus"
#define DT_N_S_smbus1_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-smbus
#define DT_N_S_smbus1_P_compatible_IDX_0_STRING_TOKEN st_stm32_smbus
#define DT_N_S_smbus1_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_SMBUS
#define DT_N_S_smbus1_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_smbus1, compatible, 0)
#define DT_N_S_smbus1_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_smbus1, compatible, 0)
#define DT_N_S_smbus1_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_smbus1, compatible, 0, __VA_ARGS__)
#define DT_N_S_smbus1_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_smbus1, compatible, 0, __VA_ARGS__)
#define DT_N_S_smbus1_P_compatible_LEN 1
#define DT_N_S_smbus1_P_compatible_EXISTS 1
#define DT_N_S_smbus1_P_zephyr_deferred_init 0
#define DT_N_S_smbus1_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_smbus1_P_wakeup_source 0
#define DT_N_S_smbus1_P_wakeup_source_EXISTS 1
#define DT_N_S_smbus1_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_smbus1_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@42020000/i2c2_scl_pf1
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_42020000_S_i2c2_scl_pf1
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_42020000_S_i2c2_scl_pf1_PATH "/soc/pin-controller@42020000/i2c2_scl_pf1"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_42020000_S_i2c2_scl_pf1_FULL_NAME "i2c2_scl_pf1"
#define DT_N_S_soc_S_pin_controller_42020000_S_i2c2_scl_pf1_FULL_NAME_UNQUOTED i2c2_scl_pf1
#define DT_N_S_soc_S_pin_controller_42020000_S_i2c2_scl_pf1_FULL_NAME_TOKEN i2c2_scl_pf1
#define DT_N_S_soc_S_pin_controller_42020000_S_i2c2_scl_pf1_FULL_NAME_UPPER_TOKEN I2C2_SCL_PF1

/* Node parent (/soc/pin-controller@42020000) identifier: */
#define DT_N_S_soc_S_pin_controller_42020000_S_i2c2_scl_pf1_PARENT DT_N_S_soc_S_pin_controller_42020000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_42020000_S_i2c2_scl_pf1_CHILD_IDX 19

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_controller_42020000_S_i2c2_scl_pf1_NODELABEL_NUM 1
#define DT_N_S_soc_S_pin_controller_42020000_S_i2c2_scl_pf1_FOREACH_NODELABEL(fn) fn(i2c2_scl_pf1)
#define DT_N_S_soc_S_pin_controller_42020000_S_i2c2_scl_pf1_FOREACH_NODELABEL_VARGS(fn, ...) fn(i2c2_scl_pf1, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_42020000_S_i2c2_scl_pf1_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_controller_42020000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_42020000_S_i2c2_scl_pf1_CHILD_NUM 0
#define DT_N_S_soc_S_pin_controller_42020000_S_i2c2_scl_pf1_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pin_controller_42020000_S_i2c2_scl_pf1_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_42020000_S_i2c2_scl_pf1_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_42020000_S_i2c2_scl_pf1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_42020000_S_i2c2_scl_pf1_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_42020000_S_i2c2_scl_pf1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_42020000_S_i2c2_scl_pf1_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_42020000_S_i2c2_scl_pf1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_42020000_S_i2c2_scl_pf1_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_pin_controller_42020000_S_i2c2_scl_pf1_HASH bJwFY2rc4cRvkLppVJoIFG8KX3EJr6r_machNxoCnBs

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_42020000_S_i2c2_scl_pf1_ORD 20
#define DT_N_S_soc_S_pin_controller_42020000_S_i2c2_scl_pf1_ORD_STR_SORTABLE 00020

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_42020000_S_i2c2_scl_pf1_REQUIRES_ORDS \
	10, /* /soc/pin-controller@42020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_42020000_S_i2c2_scl_pf1_SUPPORTS_ORDS \
	22, /* /soc/i2c@40005800 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_42020000_S_i2c2_scl_pf1_EXISTS 1
#define DT_N_NODELABEL_i2c2_scl_pf1 DT_N_S_soc_S_pin_controller_42020000_S_i2c2_scl_pf1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_42020000_S_i2c2_scl_pf1_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_42020000_S_i2c2_scl_pf1_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_42020000_S_i2c2_scl_pf1_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_42020000_S_i2c2_scl_pf1_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_42020000_S_i2c2_scl_pf1_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_controller_42020000_S_i2c2_scl_pf1_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_42020000_S_i2c2_scl_pf1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_42020000_S_i2c2_scl_pf1_P_pinmux 2596
#define DT_N_S_soc_S_pin_controller_42020000_S_i2c2_scl_pf1_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_i2c2_scl_pf1_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_42020000_S_i2c2_scl_pf1_P_slew_rate_STRING_UNQUOTED low-speed
#define DT_N_S_soc_S_pin_controller_42020000_S_i2c2_scl_pf1_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_42020000_S_i2c2_scl_pf1_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_42020000_S_i2c2_scl_pf1_P_slew_rate_IDX_0 "low-speed"
#define DT_N_S_soc_S_pin_controller_42020000_S_i2c2_scl_pf1_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_i2c2_scl_pf1_P_slew_rate_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_42020000_S_i2c2_scl_pf1_P_slew_rate_IDX_0_ENUM_VAL_low_speed_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_i2c2_scl_pf1_P_slew_rate_ENUM_VAL_low_speed_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_i2c2_scl_pf1_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_42020000_S_i2c2_scl_pf1, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_42020000_S_i2c2_scl_pf1_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_42020000_S_i2c2_scl_pf1, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_42020000_S_i2c2_scl_pf1_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_42020000_S_i2c2_scl_pf1, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_42020000_S_i2c2_scl_pf1_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_42020000_S_i2c2_scl_pf1, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_42020000_S_i2c2_scl_pf1_P_slew_rate_LEN 1
#define DT_N_S_soc_S_pin_controller_42020000_S_i2c2_scl_pf1_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_i2c2_scl_pf1_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_42020000_S_i2c2_scl_pf1_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_i2c2_scl_pf1_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_42020000_S_i2c2_scl_pf1_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_i2c2_scl_pf1_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_42020000_S_i2c2_scl_pf1_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_i2c2_scl_pf1_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_42020000_S_i2c2_scl_pf1_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_i2c2_scl_pf1_P_drive_open_drain 1
#define DT_N_S_soc_S_pin_controller_42020000_S_i2c2_scl_pf1_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_i2c2_scl_pf1_P_output_low 0
#define DT_N_S_soc_S_pin_controller_42020000_S_i2c2_scl_pf1_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_i2c2_scl_pf1_P_output_high 0
#define DT_N_S_soc_S_pin_controller_42020000_S_i2c2_scl_pf1_P_output_high_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@42020000/i2c2_sda_pf0
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_42020000_S_i2c2_sda_pf0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_42020000_S_i2c2_sda_pf0_PATH "/soc/pin-controller@42020000/i2c2_sda_pf0"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_42020000_S_i2c2_sda_pf0_FULL_NAME "i2c2_sda_pf0"
#define DT_N_S_soc_S_pin_controller_42020000_S_i2c2_sda_pf0_FULL_NAME_UNQUOTED i2c2_sda_pf0
#define DT_N_S_soc_S_pin_controller_42020000_S_i2c2_sda_pf0_FULL_NAME_TOKEN i2c2_sda_pf0
#define DT_N_S_soc_S_pin_controller_42020000_S_i2c2_sda_pf0_FULL_NAME_UPPER_TOKEN I2C2_SDA_PF0

/* Node parent (/soc/pin-controller@42020000) identifier: */
#define DT_N_S_soc_S_pin_controller_42020000_S_i2c2_sda_pf0_PARENT DT_N_S_soc_S_pin_controller_42020000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_42020000_S_i2c2_sda_pf0_CHILD_IDX 21

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_controller_42020000_S_i2c2_sda_pf0_NODELABEL_NUM 1
#define DT_N_S_soc_S_pin_controller_42020000_S_i2c2_sda_pf0_FOREACH_NODELABEL(fn) fn(i2c2_sda_pf0)
#define DT_N_S_soc_S_pin_controller_42020000_S_i2c2_sda_pf0_FOREACH_NODELABEL_VARGS(fn, ...) fn(i2c2_sda_pf0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_42020000_S_i2c2_sda_pf0_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_controller_42020000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_42020000_S_i2c2_sda_pf0_CHILD_NUM 0
#define DT_N_S_soc_S_pin_controller_42020000_S_i2c2_sda_pf0_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pin_controller_42020000_S_i2c2_sda_pf0_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_42020000_S_i2c2_sda_pf0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_42020000_S_i2c2_sda_pf0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_42020000_S_i2c2_sda_pf0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_42020000_S_i2c2_sda_pf0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_42020000_S_i2c2_sda_pf0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_42020000_S_i2c2_sda_pf0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_42020000_S_i2c2_sda_pf0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_pin_controller_42020000_S_i2c2_sda_pf0_HASH pE2Ule9O7AIf__hBhE4nSx_tYbwhY7IvMsImjvlQBlw

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_42020000_S_i2c2_sda_pf0_ORD 21
#define DT_N_S_soc_S_pin_controller_42020000_S_i2c2_sda_pf0_ORD_STR_SORTABLE 00021

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_42020000_S_i2c2_sda_pf0_REQUIRES_ORDS \
	10, /* /soc/pin-controller@42020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_42020000_S_i2c2_sda_pf0_SUPPORTS_ORDS \
	22, /* /soc/i2c@40005800 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_42020000_S_i2c2_sda_pf0_EXISTS 1
#define DT_N_NODELABEL_i2c2_sda_pf0 DT_N_S_soc_S_pin_controller_42020000_S_i2c2_sda_pf0

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_42020000_S_i2c2_sda_pf0_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_42020000_S_i2c2_sda_pf0_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_42020000_S_i2c2_sda_pf0_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_42020000_S_i2c2_sda_pf0_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_42020000_S_i2c2_sda_pf0_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_controller_42020000_S_i2c2_sda_pf0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_42020000_S_i2c2_sda_pf0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_42020000_S_i2c2_sda_pf0_P_pinmux 2564
#define DT_N_S_soc_S_pin_controller_42020000_S_i2c2_sda_pf0_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_i2c2_sda_pf0_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_42020000_S_i2c2_sda_pf0_P_slew_rate_STRING_UNQUOTED low-speed
#define DT_N_S_soc_S_pin_controller_42020000_S_i2c2_sda_pf0_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_42020000_S_i2c2_sda_pf0_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_42020000_S_i2c2_sda_pf0_P_slew_rate_IDX_0 "low-speed"
#define DT_N_S_soc_S_pin_controller_42020000_S_i2c2_sda_pf0_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_i2c2_sda_pf0_P_slew_rate_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_42020000_S_i2c2_sda_pf0_P_slew_rate_IDX_0_ENUM_VAL_low_speed_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_i2c2_sda_pf0_P_slew_rate_ENUM_VAL_low_speed_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_i2c2_sda_pf0_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_42020000_S_i2c2_sda_pf0, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_42020000_S_i2c2_sda_pf0_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_42020000_S_i2c2_sda_pf0, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_42020000_S_i2c2_sda_pf0_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_42020000_S_i2c2_sda_pf0, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_42020000_S_i2c2_sda_pf0_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_42020000_S_i2c2_sda_pf0, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_42020000_S_i2c2_sda_pf0_P_slew_rate_LEN 1
#define DT_N_S_soc_S_pin_controller_42020000_S_i2c2_sda_pf0_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_i2c2_sda_pf0_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_42020000_S_i2c2_sda_pf0_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_i2c2_sda_pf0_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_42020000_S_i2c2_sda_pf0_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_i2c2_sda_pf0_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_42020000_S_i2c2_sda_pf0_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_i2c2_sda_pf0_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_42020000_S_i2c2_sda_pf0_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_i2c2_sda_pf0_P_drive_open_drain 1
#define DT_N_S_soc_S_pin_controller_42020000_S_i2c2_sda_pf0_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_i2c2_sda_pf0_P_output_low 0
#define DT_N_S_soc_S_pin_controller_42020000_S_i2c2_sda_pf0_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_i2c2_sda_pf0_P_output_high 0
#define DT_N_S_soc_S_pin_controller_42020000_S_i2c2_sda_pf0_P_output_high_EXISTS 1

/*
 * Devicetree node: /soc/i2c@40005800
 *
 * Node identifier: DT_N_S_soc_S_i2c_40005800
 *
 * Binding (compatible = st,stm32-i2c-v2):
 *   $ZEPHYR_BASE\dts\bindings\i2c\st,stm32-i2c-v2.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_i2c_40005800_PATH "/soc/i2c@40005800"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_i2c_40005800_FULL_NAME "i2c@40005800"
#define DT_N_S_soc_S_i2c_40005800_FULL_NAME_UNQUOTED i2c@40005800
#define DT_N_S_soc_S_i2c_40005800_FULL_NAME_TOKEN i2c_40005800
#define DT_N_S_soc_S_i2c_40005800_FULL_NAME_UPPER_TOKEN I2C_40005800

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_i2c_40005800_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_i2c_40005800_CHILD_IDX 18

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_i2c_40005800_NODELABEL_NUM 1
#define DT_N_S_soc_S_i2c_40005800_FOREACH_NODELABEL(fn) fn(i2c2)
#define DT_N_S_soc_S_i2c_40005800_FOREACH_NODELABEL_VARGS(fn, ...) fn(i2c2, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40005800_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_i2c_40005800_CHILD_NUM 0
#define DT_N_S_soc_S_i2c_40005800_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_i2c_40005800_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_i2c_40005800_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_i2c_40005800_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_i2c_40005800_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_i2c_40005800_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_i2c_40005800_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_i2c_40005800_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_i2c_40005800_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_i2c_40005800_HASH eB73TQqq_PUOgKTcnvcwzuS4tWCFU0fUXyPb0bwWGkQ

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_i2c_40005800_ORD 22
#define DT_N_S_soc_S_i2c_40005800_ORD_STR_SORTABLE 00022

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_i2c_40005800_REQUIRES_ORDS \
	4, /* /soc */ \
	5, /* /soc/interrupt-controller@e000e100 */ \
	9, /* /soc/rcc@46020c00 */ \
	20, /* /soc/pin-controller@42020000/i2c2_scl_pf1 */ \
	21, /* /soc/pin-controller@42020000/i2c2_sda_pf0 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_i2c_40005800_SUPPORTS_ORDS \
	23, /* /smbus2 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_i2c_40005800_EXISTS 1
#define DT_N_INST_1_st_stm32_i2c_v2 DT_N_S_soc_S_i2c_40005800
#define DT_N_NODELABEL_i2c2         DT_N_S_soc_S_i2c_40005800

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_i2c_40005800_REG_NUM 1
#define DT_N_S_soc_S_i2c_40005800_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40005800_REG_IDX_0_VAL_ADDRESS 1073764352 /* 0x40005800 */
#define DT_N_S_soc_S_i2c_40005800_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_i2c_40005800_RANGES_NUM 0
#define DT_N_S_soc_S_i2c_40005800_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_i2c_40005800_IRQ_NUM 2
#define DT_N_S_soc_S_i2c_40005800_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40005800_IRQ_IDX_0_VAL_irq 57
#define DT_N_S_soc_S_i2c_40005800_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_i2c_40005800_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40005800_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_i2c_40005800_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_i2c_40005800_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_i2c_40005800_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_i2c_40005800_IRQ_IDX_1_VAL_irq 58
#define DT_N_S_soc_S_i2c_40005800_IRQ_IDX_1_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_i2c_40005800_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_i2c_40005800_IRQ_IDX_1_VAL_priority 0
#define DT_N_S_soc_S_i2c_40005800_IRQ_IDX_1_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_i2c_40005800_IRQ_IDX_1_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_i2c_40005800_IRQ_LEVEL 1
#define DT_N_S_soc_S_i2c_40005800_IRQ_NAME_event_VAL_irq DT_N_S_soc_S_i2c_40005800_IRQ_IDX_0_VAL_irq
#define DT_N_S_soc_S_i2c_40005800_IRQ_NAME_event_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_i2c_40005800_IRQ_NAME_event_VAL_priority DT_N_S_soc_S_i2c_40005800_IRQ_IDX_0_VAL_priority
#define DT_N_S_soc_S_i2c_40005800_IRQ_NAME_event_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_i2c_40005800_IRQ_NAME_event_CONTROLLER DT_N_S_soc_S_i2c_40005800_IRQ_IDX_0_CONTROLLER
#define DT_N_S_soc_S_i2c_40005800_IRQ_NAME_error_VAL_irq DT_N_S_soc_S_i2c_40005800_IRQ_IDX_1_VAL_irq
#define DT_N_S_soc_S_i2c_40005800_IRQ_NAME_error_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_i2c_40005800_IRQ_NAME_error_VAL_priority DT_N_S_soc_S_i2c_40005800_IRQ_IDX_1_VAL_priority
#define DT_N_S_soc_S_i2c_40005800_IRQ_NAME_error_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_i2c_40005800_IRQ_NAME_error_CONTROLLER DT_N_S_soc_S_i2c_40005800_IRQ_IDX_1_CONTROLLER
#define DT_N_S_soc_S_i2c_40005800_COMPAT_MATCHES_st_stm32_i2c_v2 1
#define DT_N_S_soc_S_i2c_40005800_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40005800_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_i2c_40005800_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40005800_COMPAT_MODEL_IDX_0 "stm32-i2c-v2"
#define DT_N_S_soc_S_i2c_40005800_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_i2c_40005800_PINCTRL_NUM 1
#define DT_N_S_soc_S_i2c_40005800_PINCTRL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40005800_PINCTRL_IDX_0_TOKEN default
#define DT_N_S_soc_S_i2c_40005800_PINCTRL_IDX_0_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_i2c_40005800_PINCTRL_NAME_default_EXISTS 1
#define DT_N_S_soc_S_i2c_40005800_PINCTRL_NAME_default_IDX 0
#define DT_N_S_soc_S_i2c_40005800_PINCTRL_NAME_default_IDX_0_PH DT_N_S_soc_S_pin_controller_42020000_S_i2c2_scl_pf1
#define DT_N_S_soc_S_i2c_40005800_PINCTRL_NAME_default_IDX_1_PH DT_N_S_soc_S_pin_controller_42020000_S_i2c2_sda_pf0

/* Generic property macros: */
#define DT_N_S_soc_S_i2c_40005800_P_reg {1073764352 /* 0x40005800 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_i2c_40005800_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40005800_P_reg_IDX_0 1073764352
#define DT_N_S_soc_S_i2c_40005800_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_i2c_40005800_P_reg_IDX_1 1024
#define DT_N_S_soc_S_i2c_40005800_P_reg_EXISTS 1
#define DT_N_S_soc_S_i2c_40005800_P_interrupts {57 /* 0x39 */, 0 /* 0x0 */, 58 /* 0x3a */, 0 /* 0x0 */}
#define DT_N_S_soc_S_i2c_40005800_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40005800_P_interrupts_IDX_0 57
#define DT_N_S_soc_S_i2c_40005800_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_i2c_40005800_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_i2c_40005800_P_interrupts_IDX_2_EXISTS 1
#define DT_N_S_soc_S_i2c_40005800_P_interrupts_IDX_2 58
#define DT_N_S_soc_S_i2c_40005800_P_interrupts_IDX_3_EXISTS 1
#define DT_N_S_soc_S_i2c_40005800_P_interrupts_IDX_3 0
#define DT_N_S_soc_S_i2c_40005800_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_i2c_40005800_P_pinctrl_0_IDX_0 DT_N_S_soc_S_pin_controller_42020000_S_i2c2_scl_pf1
#define DT_N_S_soc_S_i2c_40005800_P_pinctrl_0_IDX_0_PH DT_N_S_soc_S_pin_controller_42020000_S_i2c2_scl_pf1
#define DT_N_S_soc_S_i2c_40005800_P_pinctrl_0_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40005800_P_pinctrl_0_IDX_1 DT_N_S_soc_S_pin_controller_42020000_S_i2c2_sda_pf0
#define DT_N_S_soc_S_i2c_40005800_P_pinctrl_0_IDX_1_PH DT_N_S_soc_S_pin_controller_42020000_S_i2c2_sda_pf0
#define DT_N_S_soc_S_i2c_40005800_P_pinctrl_0_IDX_1_EXISTS 1
#define DT_N_S_soc_S_i2c_40005800_P_pinctrl_0_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_40005800, pinctrl_0, 0) \
	fn(DT_N_S_soc_S_i2c_40005800, pinctrl_0, 1)
#define DT_N_S_soc_S_i2c_40005800_P_pinctrl_0_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_i2c_40005800, pinctrl_0, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_i2c_40005800, pinctrl_0, 1)
#define DT_N_S_soc_S_i2c_40005800_P_pinctrl_0_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_i2c_40005800, pinctrl_0, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_i2c_40005800, pinctrl_0, 1, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40005800_P_pinctrl_0_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_i2c_40005800, pinctrl_0, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_i2c_40005800, pinctrl_0, 1, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40005800_P_pinctrl_0_LEN 2
#define DT_N_S_soc_S_i2c_40005800_P_pinctrl_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40005800_P_pinctrl_names {"default"}
#define DT_N_S_soc_S_i2c_40005800_P_pinctrl_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40005800_P_pinctrl_names_IDX_0 "default"
#define DT_N_S_soc_S_i2c_40005800_P_pinctrl_names_IDX_0_STRING_UNQUOTED default
#define DT_N_S_soc_S_i2c_40005800_P_pinctrl_names_IDX_0_STRING_TOKEN default
#define DT_N_S_soc_S_i2c_40005800_P_pinctrl_names_IDX_0_STRING_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_i2c_40005800_P_pinctrl_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_40005800, pinctrl_names, 0)
#define DT_N_S_soc_S_i2c_40005800_P_pinctrl_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_i2c_40005800, pinctrl_names, 0)
#define DT_N_S_soc_S_i2c_40005800_P_pinctrl_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_i2c_40005800, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40005800_P_pinctrl_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_i2c_40005800, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40005800_P_pinctrl_names_LEN 1
#define DT_N_S_soc_S_i2c_40005800_P_pinctrl_names_EXISTS 1
#define DT_N_S_soc_S_i2c_40005800_P_clock_frequency 400000
#define DT_N_S_soc_S_i2c_40005800_P_clock_frequency_EXISTS 1
#define DT_N_S_soc_S_i2c_40005800_P_sq_size 4
#define DT_N_S_soc_S_i2c_40005800_P_sq_size_EXISTS 1
#define DT_N_S_soc_S_i2c_40005800_P_cq_size 4
#define DT_N_S_soc_S_i2c_40005800_P_cq_size_EXISTS 1
#define DT_N_S_soc_S_i2c_40005800_P_status "okay"
#define DT_N_S_soc_S_i2c_40005800_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_i2c_40005800_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_i2c_40005800_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_i2c_40005800_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_i2c_40005800_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40005800_P_status_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_i2c_40005800_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_i2c_40005800_P_status_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_i2c_40005800_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_40005800, status, 0)
#define DT_N_S_soc_S_i2c_40005800_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_i2c_40005800, status, 0)
#define DT_N_S_soc_S_i2c_40005800_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_i2c_40005800, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40005800_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_i2c_40005800, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40005800_P_status_LEN 1
#define DT_N_S_soc_S_i2c_40005800_P_status_EXISTS 1
#define DT_N_S_soc_S_i2c_40005800_P_compatible {"st,stm32-i2c-v2"}
#define DT_N_S_soc_S_i2c_40005800_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40005800_P_compatible_IDX_0 "st,stm32-i2c-v2"
#define DT_N_S_soc_S_i2c_40005800_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-i2c-v2
#define DT_N_S_soc_S_i2c_40005800_P_compatible_IDX_0_STRING_TOKEN st_stm32_i2c_v2
#define DT_N_S_soc_S_i2c_40005800_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_I2C_V2
#define DT_N_S_soc_S_i2c_40005800_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_40005800, compatible, 0)
#define DT_N_S_soc_S_i2c_40005800_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_i2c_40005800, compatible, 0)
#define DT_N_S_soc_S_i2c_40005800_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_i2c_40005800, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40005800_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_i2c_40005800, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40005800_P_compatible_LEN 1
#define DT_N_S_soc_S_i2c_40005800_P_compatible_EXISTS 1
#define DT_N_S_soc_S_i2c_40005800_P_interrupt_names {"event", "error"}
#define DT_N_S_soc_S_i2c_40005800_P_interrupt_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40005800_P_interrupt_names_IDX_0 "event"
#define DT_N_S_soc_S_i2c_40005800_P_interrupt_names_IDX_0_STRING_UNQUOTED event
#define DT_N_S_soc_S_i2c_40005800_P_interrupt_names_IDX_0_STRING_TOKEN event
#define DT_N_S_soc_S_i2c_40005800_P_interrupt_names_IDX_0_STRING_UPPER_TOKEN EVENT
#define DT_N_S_soc_S_i2c_40005800_P_interrupt_names_IDX_1_EXISTS 1
#define DT_N_S_soc_S_i2c_40005800_P_interrupt_names_IDX_1 "error"
#define DT_N_S_soc_S_i2c_40005800_P_interrupt_names_IDX_1_STRING_UNQUOTED error
#define DT_N_S_soc_S_i2c_40005800_P_interrupt_names_IDX_1_STRING_TOKEN error
#define DT_N_S_soc_S_i2c_40005800_P_interrupt_names_IDX_1_STRING_UPPER_TOKEN ERROR
#define DT_N_S_soc_S_i2c_40005800_P_interrupt_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_40005800, interrupt_names, 0) \
	fn(DT_N_S_soc_S_i2c_40005800, interrupt_names, 1)
#define DT_N_S_soc_S_i2c_40005800_P_interrupt_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_i2c_40005800, interrupt_names, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_i2c_40005800, interrupt_names, 1)
#define DT_N_S_soc_S_i2c_40005800_P_interrupt_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_i2c_40005800, interrupt_names, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_i2c_40005800, interrupt_names, 1, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40005800_P_interrupt_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_i2c_40005800, interrupt_names, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_i2c_40005800, interrupt_names, 1, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40005800_P_interrupt_names_LEN 2
#define DT_N_S_soc_S_i2c_40005800_P_interrupt_names_EXISTS 1
#define DT_N_S_soc_S_i2c_40005800_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40005800_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_46020c00
#define DT_N_S_soc_S_i2c_40005800_P_clocks_IDX_0_VAL_bus 156
#define DT_N_S_soc_S_i2c_40005800_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_i2c_40005800_P_clocks_IDX_0_VAL_bits 4194304
#define DT_N_S_soc_S_i2c_40005800_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_i2c_40005800_P_clocks_IDX_0_FOREACH_CELL(fn) fn(DT_N_S_soc_S_i2c_40005800, clocks, 0, bus) \
	fn(DT_N_S_soc_S_i2c_40005800, clocks, 0, bits)
#define DT_N_S_soc_S_i2c_40005800_P_clocks_IDX_0_FOREACH_CELL_SEP(fn, sep) fn(DT_N_S_soc_S_i2c_40005800, clocks, 0, bus) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_i2c_40005800, clocks, 0, bits)
#define DT_N_S_soc_S_i2c_40005800_P_clocks_IDX_0_NUM_CELLS 2
#define DT_N_S_soc_S_i2c_40005800_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_40005800, clocks, 0)
#define DT_N_S_soc_S_i2c_40005800_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_i2c_40005800, clocks, 0)
#define DT_N_S_soc_S_i2c_40005800_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_i2c_40005800, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40005800_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_i2c_40005800, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40005800_P_clocks_LEN 1
#define DT_N_S_soc_S_i2c_40005800_P_clocks_EXISTS 1
#define DT_N_S_soc_S_i2c_40005800_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_i2c_40005800_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_i2c_40005800_P_wakeup_source 0
#define DT_N_S_soc_S_i2c_40005800_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_i2c_40005800_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_i2c_40005800_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /smbus2
 *
 * Node identifier: DT_N_S_smbus2
 *
 * Binding (compatible = st,stm32-smbus):
 *   $ZEPHYR_BASE\dts\bindings\smbus\st,stm32-smbus.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_smbus2_PATH "/smbus2"

/* Node's name with unit-address: */
#define DT_N_S_smbus2_FULL_NAME "smbus2"
#define DT_N_S_smbus2_FULL_NAME_UNQUOTED smbus2
#define DT_N_S_smbus2_FULL_NAME_TOKEN smbus2
#define DT_N_S_smbus2_FULL_NAME_UPPER_TOKEN SMBUS2

/* Node parent (/) identifier: */
#define DT_N_S_smbus2_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_smbus2_CHILD_IDX 14

/* Helpers for dealing with node labels: */
#define DT_N_S_smbus2_NODELABEL_NUM 1
#define DT_N_S_smbus2_FOREACH_NODELABEL(fn) fn(smbus2)
#define DT_N_S_smbus2_FOREACH_NODELABEL_VARGS(fn, ...) fn(smbus2, __VA_ARGS__)
#define DT_N_S_smbus2_FOREACH_ANCESTOR(fn) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_smbus2_CHILD_NUM 0
#define DT_N_S_smbus2_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_smbus2_FOREACH_CHILD(fn) 
#define DT_N_S_smbus2_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_smbus2_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_smbus2_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_smbus2_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_smbus2_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_smbus2_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_smbus2_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_smbus2_HASH CeKsUeBLVHACPFrmleKnxYHTPUYQ02SrNC2w1a_Vmm4

/* Node's dependency ordinal: */
#define DT_N_S_smbus2_ORD 23
#define DT_N_S_smbus2_ORD_STR_SORTABLE 00023

/* Ordinals for what this node depends on directly: */
#define DT_N_S_smbus2_REQUIRES_ORDS \
	0, /* / */ \
	22, /* /soc/i2c@40005800 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_smbus2_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_smbus2_EXISTS 1
#define DT_N_INST_1_st_stm32_smbus DT_N_S_smbus2
#define DT_N_NODELABEL_smbus2      DT_N_S_smbus2

/* Macros for properties that are special in the specification: */
#define DT_N_S_smbus2_REG_NUM 0
#define DT_N_S_smbus2_RANGES_NUM 0
#define DT_N_S_smbus2_FOREACH_RANGE(fn) 
#define DT_N_S_smbus2_IRQ_NUM 0
#define DT_N_S_smbus2_IRQ_LEVEL 0
#define DT_N_S_smbus2_COMPAT_MATCHES_st_stm32_smbus 1
#define DT_N_S_smbus2_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_smbus2_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_smbus2_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_smbus2_COMPAT_MODEL_IDX_0 "stm32-smbus"
#define DT_N_S_smbus2_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_smbus2_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_smbus2_P_i2c DT_N_S_soc_S_i2c_40005800
#define DT_N_S_smbus2_P_i2c_IDX_0 DT_N_S_soc_S_i2c_40005800
#define DT_N_S_smbus2_P_i2c_IDX_0_PH DT_N_S_soc_S_i2c_40005800
#define DT_N_S_smbus2_P_i2c_IDX_0_EXISTS 1
#define DT_N_S_smbus2_P_i2c_FOREACH_PROP_ELEM(fn) fn(DT_N_S_smbus2, i2c, 0)
#define DT_N_S_smbus2_P_i2c_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_smbus2, i2c, 0)
#define DT_N_S_smbus2_P_i2c_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_smbus2, i2c, 0, __VA_ARGS__)
#define DT_N_S_smbus2_P_i2c_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_smbus2, i2c, 0, __VA_ARGS__)
#define DT_N_S_smbus2_P_i2c_LEN 1
#define DT_N_S_smbus2_P_i2c_EXISTS 1
#define DT_N_S_smbus2_P_status "disabled"
#define DT_N_S_smbus2_P_status_STRING_UNQUOTED disabled
#define DT_N_S_smbus2_P_status_STRING_TOKEN disabled
#define DT_N_S_smbus2_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_smbus2_P_status_IDX_0 "disabled"
#define DT_N_S_smbus2_P_status_IDX_0_EXISTS 1
#define DT_N_S_smbus2_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_smbus2_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_smbus2_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_smbus2_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_smbus2, status, 0)
#define DT_N_S_smbus2_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_smbus2, status, 0)
#define DT_N_S_smbus2_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_smbus2, status, 0, __VA_ARGS__)
#define DT_N_S_smbus2_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_smbus2, status, 0, __VA_ARGS__)
#define DT_N_S_smbus2_P_status_LEN 1
#define DT_N_S_smbus2_P_status_EXISTS 1
#define DT_N_S_smbus2_P_compatible {"st,stm32-smbus"}
#define DT_N_S_smbus2_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_smbus2_P_compatible_IDX_0 "st,stm32-smbus"
#define DT_N_S_smbus2_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-smbus
#define DT_N_S_smbus2_P_compatible_IDX_0_STRING_TOKEN st_stm32_smbus
#define DT_N_S_smbus2_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_SMBUS
#define DT_N_S_smbus2_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_smbus2, compatible, 0)
#define DT_N_S_smbus2_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_smbus2, compatible, 0)
#define DT_N_S_smbus2_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_smbus2, compatible, 0, __VA_ARGS__)
#define DT_N_S_smbus2_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_smbus2, compatible, 0, __VA_ARGS__)
#define DT_N_S_smbus2_P_compatible_LEN 1
#define DT_N_S_smbus2_P_compatible_EXISTS 1
#define DT_N_S_smbus2_P_zephyr_deferred_init 0
#define DT_N_S_smbus2_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_smbus2_P_wakeup_source 0
#define DT_N_S_smbus2_P_wakeup_source_EXISTS 1
#define DT_N_S_smbus2_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_smbus2_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/i2c@46002800
 *
 * Node identifier: DT_N_S_soc_S_i2c_46002800
 *
 * Binding (compatible = st,stm32-i2c-v2):
 *   $ZEPHYR_BASE\dts\bindings\i2c\st,stm32-i2c-v2.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_i2c_46002800_PATH "/soc/i2c@46002800"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_i2c_46002800_FULL_NAME "i2c@46002800"
#define DT_N_S_soc_S_i2c_46002800_FULL_NAME_UNQUOTED i2c@46002800
#define DT_N_S_soc_S_i2c_46002800_FULL_NAME_TOKEN i2c_46002800
#define DT_N_S_soc_S_i2c_46002800_FULL_NAME_UPPER_TOKEN I2C_46002800

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_i2c_46002800_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_i2c_46002800_CHILD_IDX 19

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_i2c_46002800_NODELABEL_NUM 1
#define DT_N_S_soc_S_i2c_46002800_FOREACH_NODELABEL(fn) fn(i2c3)
#define DT_N_S_soc_S_i2c_46002800_FOREACH_NODELABEL_VARGS(fn, ...) fn(i2c3, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_46002800_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_i2c_46002800_CHILD_NUM 0
#define DT_N_S_soc_S_i2c_46002800_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_i2c_46002800_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_i2c_46002800_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_i2c_46002800_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_i2c_46002800_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_i2c_46002800_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_i2c_46002800_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_i2c_46002800_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_i2c_46002800_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_i2c_46002800_HASH ODTVh6_D0q8sH04ZElap6pZ_GGButR_eCUaMD4bRwqQ

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_i2c_46002800_ORD 24
#define DT_N_S_soc_S_i2c_46002800_ORD_STR_SORTABLE 00024

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_i2c_46002800_REQUIRES_ORDS \
	4, /* /soc */ \
	5, /* /soc/interrupt-controller@e000e100 */ \
	9, /* /soc/rcc@46020c00 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_i2c_46002800_SUPPORTS_ORDS \
	25, /* /smbus3 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_i2c_46002800_EXISTS 1
#define DT_N_INST_2_st_stm32_i2c_v2 DT_N_S_soc_S_i2c_46002800
#define DT_N_NODELABEL_i2c3         DT_N_S_soc_S_i2c_46002800

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_i2c_46002800_REG_NUM 1
#define DT_N_S_soc_S_i2c_46002800_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_46002800_REG_IDX_0_VAL_ADDRESS 1174415360 /* 0x46002800 */
#define DT_N_S_soc_S_i2c_46002800_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_i2c_46002800_RANGES_NUM 0
#define DT_N_S_soc_S_i2c_46002800_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_i2c_46002800_IRQ_NUM 2
#define DT_N_S_soc_S_i2c_46002800_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_46002800_IRQ_IDX_0_VAL_irq 88
#define DT_N_S_soc_S_i2c_46002800_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_i2c_46002800_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_46002800_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_i2c_46002800_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_i2c_46002800_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_i2c_46002800_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_i2c_46002800_IRQ_IDX_1_VAL_irq 89
#define DT_N_S_soc_S_i2c_46002800_IRQ_IDX_1_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_i2c_46002800_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_i2c_46002800_IRQ_IDX_1_VAL_priority 0
#define DT_N_S_soc_S_i2c_46002800_IRQ_IDX_1_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_i2c_46002800_IRQ_IDX_1_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_i2c_46002800_IRQ_LEVEL 1
#define DT_N_S_soc_S_i2c_46002800_IRQ_NAME_event_VAL_irq DT_N_S_soc_S_i2c_46002800_IRQ_IDX_0_VAL_irq
#define DT_N_S_soc_S_i2c_46002800_IRQ_NAME_event_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_i2c_46002800_IRQ_NAME_event_VAL_priority DT_N_S_soc_S_i2c_46002800_IRQ_IDX_0_VAL_priority
#define DT_N_S_soc_S_i2c_46002800_IRQ_NAME_event_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_i2c_46002800_IRQ_NAME_event_CONTROLLER DT_N_S_soc_S_i2c_46002800_IRQ_IDX_0_CONTROLLER
#define DT_N_S_soc_S_i2c_46002800_IRQ_NAME_error_VAL_irq DT_N_S_soc_S_i2c_46002800_IRQ_IDX_1_VAL_irq
#define DT_N_S_soc_S_i2c_46002800_IRQ_NAME_error_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_i2c_46002800_IRQ_NAME_error_VAL_priority DT_N_S_soc_S_i2c_46002800_IRQ_IDX_1_VAL_priority
#define DT_N_S_soc_S_i2c_46002800_IRQ_NAME_error_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_i2c_46002800_IRQ_NAME_error_CONTROLLER DT_N_S_soc_S_i2c_46002800_IRQ_IDX_1_CONTROLLER
#define DT_N_S_soc_S_i2c_46002800_COMPAT_MATCHES_st_stm32_i2c_v2 1
#define DT_N_S_soc_S_i2c_46002800_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_46002800_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_i2c_46002800_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_46002800_COMPAT_MODEL_IDX_0 "stm32-i2c-v2"
#define DT_N_S_soc_S_i2c_46002800_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_i2c_46002800_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_i2c_46002800_P_reg {1174415360 /* 0x46002800 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_i2c_46002800_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_46002800_P_reg_IDX_0 1174415360
#define DT_N_S_soc_S_i2c_46002800_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_i2c_46002800_P_reg_IDX_1 1024
#define DT_N_S_soc_S_i2c_46002800_P_reg_EXISTS 1
#define DT_N_S_soc_S_i2c_46002800_P_interrupts {88 /* 0x58 */, 0 /* 0x0 */, 89 /* 0x59 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_i2c_46002800_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_46002800_P_interrupts_IDX_0 88
#define DT_N_S_soc_S_i2c_46002800_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_i2c_46002800_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_i2c_46002800_P_interrupts_IDX_2_EXISTS 1
#define DT_N_S_soc_S_i2c_46002800_P_interrupts_IDX_2 89
#define DT_N_S_soc_S_i2c_46002800_P_interrupts_IDX_3_EXISTS 1
#define DT_N_S_soc_S_i2c_46002800_P_interrupts_IDX_3 0
#define DT_N_S_soc_S_i2c_46002800_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_i2c_46002800_P_clock_frequency 100000
#define DT_N_S_soc_S_i2c_46002800_P_clock_frequency_EXISTS 1
#define DT_N_S_soc_S_i2c_46002800_P_sq_size 4
#define DT_N_S_soc_S_i2c_46002800_P_sq_size_EXISTS 1
#define DT_N_S_soc_S_i2c_46002800_P_cq_size 4
#define DT_N_S_soc_S_i2c_46002800_P_cq_size_EXISTS 1
#define DT_N_S_soc_S_i2c_46002800_P_status "disabled"
#define DT_N_S_soc_S_i2c_46002800_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_i2c_46002800_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_i2c_46002800_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_i2c_46002800_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_i2c_46002800_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_46002800_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_i2c_46002800_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_i2c_46002800_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_i2c_46002800_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_46002800, status, 0)
#define DT_N_S_soc_S_i2c_46002800_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_i2c_46002800, status, 0)
#define DT_N_S_soc_S_i2c_46002800_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_i2c_46002800, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_46002800_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_i2c_46002800, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_46002800_P_status_LEN 1
#define DT_N_S_soc_S_i2c_46002800_P_status_EXISTS 1
#define DT_N_S_soc_S_i2c_46002800_P_compatible {"st,stm32-i2c-v2"}
#define DT_N_S_soc_S_i2c_46002800_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_46002800_P_compatible_IDX_0 "st,stm32-i2c-v2"
#define DT_N_S_soc_S_i2c_46002800_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-i2c-v2
#define DT_N_S_soc_S_i2c_46002800_P_compatible_IDX_0_STRING_TOKEN st_stm32_i2c_v2
#define DT_N_S_soc_S_i2c_46002800_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_I2C_V2
#define DT_N_S_soc_S_i2c_46002800_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_46002800, compatible, 0)
#define DT_N_S_soc_S_i2c_46002800_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_i2c_46002800, compatible, 0)
#define DT_N_S_soc_S_i2c_46002800_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_i2c_46002800, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_46002800_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_i2c_46002800, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_46002800_P_compatible_LEN 1
#define DT_N_S_soc_S_i2c_46002800_P_compatible_EXISTS 1
#define DT_N_S_soc_S_i2c_46002800_P_interrupt_names {"event", "error"}
#define DT_N_S_soc_S_i2c_46002800_P_interrupt_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_46002800_P_interrupt_names_IDX_0 "event"
#define DT_N_S_soc_S_i2c_46002800_P_interrupt_names_IDX_0_STRING_UNQUOTED event
#define DT_N_S_soc_S_i2c_46002800_P_interrupt_names_IDX_0_STRING_TOKEN event
#define DT_N_S_soc_S_i2c_46002800_P_interrupt_names_IDX_0_STRING_UPPER_TOKEN EVENT
#define DT_N_S_soc_S_i2c_46002800_P_interrupt_names_IDX_1_EXISTS 1
#define DT_N_S_soc_S_i2c_46002800_P_interrupt_names_IDX_1 "error"
#define DT_N_S_soc_S_i2c_46002800_P_interrupt_names_IDX_1_STRING_UNQUOTED error
#define DT_N_S_soc_S_i2c_46002800_P_interrupt_names_IDX_1_STRING_TOKEN error
#define DT_N_S_soc_S_i2c_46002800_P_interrupt_names_IDX_1_STRING_UPPER_TOKEN ERROR
#define DT_N_S_soc_S_i2c_46002800_P_interrupt_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_46002800, interrupt_names, 0) \
	fn(DT_N_S_soc_S_i2c_46002800, interrupt_names, 1)
#define DT_N_S_soc_S_i2c_46002800_P_interrupt_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_i2c_46002800, interrupt_names, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_i2c_46002800, interrupt_names, 1)
#define DT_N_S_soc_S_i2c_46002800_P_interrupt_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_i2c_46002800, interrupt_names, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_i2c_46002800, interrupt_names, 1, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_46002800_P_interrupt_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_i2c_46002800, interrupt_names, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_i2c_46002800, interrupt_names, 1, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_46002800_P_interrupt_names_LEN 2
#define DT_N_S_soc_S_i2c_46002800_P_interrupt_names_EXISTS 1
#define DT_N_S_soc_S_i2c_46002800_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_46002800_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_46020c00
#define DT_N_S_soc_S_i2c_46002800_P_clocks_IDX_0_VAL_bus 168
#define DT_N_S_soc_S_i2c_46002800_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_i2c_46002800_P_clocks_IDX_0_VAL_bits 128
#define DT_N_S_soc_S_i2c_46002800_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_i2c_46002800_P_clocks_IDX_0_FOREACH_CELL(fn) fn(DT_N_S_soc_S_i2c_46002800, clocks, 0, bus) \
	fn(DT_N_S_soc_S_i2c_46002800, clocks, 0, bits)
#define DT_N_S_soc_S_i2c_46002800_P_clocks_IDX_0_FOREACH_CELL_SEP(fn, sep) fn(DT_N_S_soc_S_i2c_46002800, clocks, 0, bus) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_i2c_46002800, clocks, 0, bits)
#define DT_N_S_soc_S_i2c_46002800_P_clocks_IDX_0_NUM_CELLS 2
#define DT_N_S_soc_S_i2c_46002800_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_46002800, clocks, 0)
#define DT_N_S_soc_S_i2c_46002800_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_i2c_46002800, clocks, 0)
#define DT_N_S_soc_S_i2c_46002800_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_i2c_46002800, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_46002800_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_i2c_46002800, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_46002800_P_clocks_LEN 1
#define DT_N_S_soc_S_i2c_46002800_P_clocks_EXISTS 1
#define DT_N_S_soc_S_i2c_46002800_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_i2c_46002800_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_i2c_46002800_P_wakeup_source 0
#define DT_N_S_soc_S_i2c_46002800_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_i2c_46002800_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_i2c_46002800_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /smbus3
 *
 * Node identifier: DT_N_S_smbus3
 *
 * Binding (compatible = st,stm32-smbus):
 *   $ZEPHYR_BASE\dts\bindings\smbus\st,stm32-smbus.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_smbus3_PATH "/smbus3"

/* Node's name with unit-address: */
#define DT_N_S_smbus3_FULL_NAME "smbus3"
#define DT_N_S_smbus3_FULL_NAME_UNQUOTED smbus3
#define DT_N_S_smbus3_FULL_NAME_TOKEN smbus3
#define DT_N_S_smbus3_FULL_NAME_UPPER_TOKEN SMBUS3

/* Node parent (/) identifier: */
#define DT_N_S_smbus3_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_smbus3_CHILD_IDX 15

/* Helpers for dealing with node labels: */
#define DT_N_S_smbus3_NODELABEL_NUM 1
#define DT_N_S_smbus3_FOREACH_NODELABEL(fn) fn(smbus3)
#define DT_N_S_smbus3_FOREACH_NODELABEL_VARGS(fn, ...) fn(smbus3, __VA_ARGS__)
#define DT_N_S_smbus3_FOREACH_ANCESTOR(fn) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_smbus3_CHILD_NUM 0
#define DT_N_S_smbus3_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_smbus3_FOREACH_CHILD(fn) 
#define DT_N_S_smbus3_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_smbus3_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_smbus3_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_smbus3_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_smbus3_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_smbus3_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_smbus3_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_smbus3_HASH ZeVI1g__orT_bhXDEMbeNx9PIwW74xB8lEqisMROKVc

/* Node's dependency ordinal: */
#define DT_N_S_smbus3_ORD 25
#define DT_N_S_smbus3_ORD_STR_SORTABLE 00025

/* Ordinals for what this node depends on directly: */
#define DT_N_S_smbus3_REQUIRES_ORDS \
	0, /* / */ \
	24, /* /soc/i2c@46002800 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_smbus3_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_smbus3_EXISTS 1
#define DT_N_INST_2_st_stm32_smbus DT_N_S_smbus3
#define DT_N_NODELABEL_smbus3      DT_N_S_smbus3

/* Macros for properties that are special in the specification: */
#define DT_N_S_smbus3_REG_NUM 0
#define DT_N_S_smbus3_RANGES_NUM 0
#define DT_N_S_smbus3_FOREACH_RANGE(fn) 
#define DT_N_S_smbus3_IRQ_NUM 0
#define DT_N_S_smbus3_IRQ_LEVEL 0
#define DT_N_S_smbus3_COMPAT_MATCHES_st_stm32_smbus 1
#define DT_N_S_smbus3_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_smbus3_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_smbus3_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_smbus3_COMPAT_MODEL_IDX_0 "stm32-smbus"
#define DT_N_S_smbus3_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_smbus3_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_smbus3_P_i2c DT_N_S_soc_S_i2c_46002800
#define DT_N_S_smbus3_P_i2c_IDX_0 DT_N_S_soc_S_i2c_46002800
#define DT_N_S_smbus3_P_i2c_IDX_0_PH DT_N_S_soc_S_i2c_46002800
#define DT_N_S_smbus3_P_i2c_IDX_0_EXISTS 1
#define DT_N_S_smbus3_P_i2c_FOREACH_PROP_ELEM(fn) fn(DT_N_S_smbus3, i2c, 0)
#define DT_N_S_smbus3_P_i2c_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_smbus3, i2c, 0)
#define DT_N_S_smbus3_P_i2c_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_smbus3, i2c, 0, __VA_ARGS__)
#define DT_N_S_smbus3_P_i2c_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_smbus3, i2c, 0, __VA_ARGS__)
#define DT_N_S_smbus3_P_i2c_LEN 1
#define DT_N_S_smbus3_P_i2c_EXISTS 1
#define DT_N_S_smbus3_P_status "disabled"
#define DT_N_S_smbus3_P_status_STRING_UNQUOTED disabled
#define DT_N_S_smbus3_P_status_STRING_TOKEN disabled
#define DT_N_S_smbus3_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_smbus3_P_status_IDX_0 "disabled"
#define DT_N_S_smbus3_P_status_IDX_0_EXISTS 1
#define DT_N_S_smbus3_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_smbus3_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_smbus3_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_smbus3_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_smbus3, status, 0)
#define DT_N_S_smbus3_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_smbus3, status, 0)
#define DT_N_S_smbus3_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_smbus3, status, 0, __VA_ARGS__)
#define DT_N_S_smbus3_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_smbus3, status, 0, __VA_ARGS__)
#define DT_N_S_smbus3_P_status_LEN 1
#define DT_N_S_smbus3_P_status_EXISTS 1
#define DT_N_S_smbus3_P_compatible {"st,stm32-smbus"}
#define DT_N_S_smbus3_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_smbus3_P_compatible_IDX_0 "st,stm32-smbus"
#define DT_N_S_smbus3_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-smbus
#define DT_N_S_smbus3_P_compatible_IDX_0_STRING_TOKEN st_stm32_smbus
#define DT_N_S_smbus3_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_SMBUS
#define DT_N_S_smbus3_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_smbus3, compatible, 0)
#define DT_N_S_smbus3_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_smbus3, compatible, 0)
#define DT_N_S_smbus3_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_smbus3, compatible, 0, __VA_ARGS__)
#define DT_N_S_smbus3_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_smbus3, compatible, 0, __VA_ARGS__)
#define DT_N_S_smbus3_P_compatible_LEN 1
#define DT_N_S_smbus3_P_compatible_EXISTS 1
#define DT_N_S_smbus3_P_zephyr_deferred_init 0
#define DT_N_S_smbus3_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_smbus3_P_wakeup_source 0
#define DT_N_S_smbus3_P_wakeup_source_EXISTS 1
#define DT_N_S_smbus3_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_smbus3_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/i2c@40008400
 *
 * Node identifier: DT_N_S_soc_S_i2c_40008400
 *
 * Binding (compatible = st,stm32-i2c-v2):
 *   $ZEPHYR_BASE\dts\bindings\i2c\st,stm32-i2c-v2.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_i2c_40008400_PATH "/soc/i2c@40008400"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_i2c_40008400_FULL_NAME "i2c@40008400"
#define DT_N_S_soc_S_i2c_40008400_FULL_NAME_UNQUOTED i2c@40008400
#define DT_N_S_soc_S_i2c_40008400_FULL_NAME_TOKEN i2c_40008400
#define DT_N_S_soc_S_i2c_40008400_FULL_NAME_UPPER_TOKEN I2C_40008400

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_i2c_40008400_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_i2c_40008400_CHILD_IDX 20

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_i2c_40008400_NODELABEL_NUM 1
#define DT_N_S_soc_S_i2c_40008400_FOREACH_NODELABEL(fn) fn(i2c4)
#define DT_N_S_soc_S_i2c_40008400_FOREACH_NODELABEL_VARGS(fn, ...) fn(i2c4, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40008400_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_i2c_40008400_CHILD_NUM 0
#define DT_N_S_soc_S_i2c_40008400_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_i2c_40008400_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_i2c_40008400_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_i2c_40008400_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_i2c_40008400_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_i2c_40008400_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_i2c_40008400_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_i2c_40008400_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_i2c_40008400_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_i2c_40008400_HASH rTN1C1ChLFvhDJqtG0Wsiw7zIPjBMMYSoO9Xj9shKBA

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_i2c_40008400_ORD 26
#define DT_N_S_soc_S_i2c_40008400_ORD_STR_SORTABLE 00026

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_i2c_40008400_REQUIRES_ORDS \
	4, /* /soc */ \
	5, /* /soc/interrupt-controller@e000e100 */ \
	9, /* /soc/rcc@46020c00 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_i2c_40008400_SUPPORTS_ORDS \
	27, /* /smbus4 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_i2c_40008400_EXISTS 1
#define DT_N_INST_3_st_stm32_i2c_v2 DT_N_S_soc_S_i2c_40008400
#define DT_N_NODELABEL_i2c4         DT_N_S_soc_S_i2c_40008400

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_i2c_40008400_REG_NUM 1
#define DT_N_S_soc_S_i2c_40008400_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40008400_REG_IDX_0_VAL_ADDRESS 1073775616 /* 0x40008400 */
#define DT_N_S_soc_S_i2c_40008400_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_i2c_40008400_RANGES_NUM 0
#define DT_N_S_soc_S_i2c_40008400_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_i2c_40008400_IRQ_NUM 2
#define DT_N_S_soc_S_i2c_40008400_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40008400_IRQ_IDX_0_VAL_irq 101
#define DT_N_S_soc_S_i2c_40008400_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_i2c_40008400_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40008400_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_i2c_40008400_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_i2c_40008400_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_i2c_40008400_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_i2c_40008400_IRQ_IDX_1_VAL_irq 100
#define DT_N_S_soc_S_i2c_40008400_IRQ_IDX_1_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_i2c_40008400_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_i2c_40008400_IRQ_IDX_1_VAL_priority 0
#define DT_N_S_soc_S_i2c_40008400_IRQ_IDX_1_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_i2c_40008400_IRQ_IDX_1_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_i2c_40008400_IRQ_LEVEL 1
#define DT_N_S_soc_S_i2c_40008400_IRQ_NAME_event_VAL_irq DT_N_S_soc_S_i2c_40008400_IRQ_IDX_0_VAL_irq
#define DT_N_S_soc_S_i2c_40008400_IRQ_NAME_event_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_i2c_40008400_IRQ_NAME_event_VAL_priority DT_N_S_soc_S_i2c_40008400_IRQ_IDX_0_VAL_priority
#define DT_N_S_soc_S_i2c_40008400_IRQ_NAME_event_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_i2c_40008400_IRQ_NAME_event_CONTROLLER DT_N_S_soc_S_i2c_40008400_IRQ_IDX_0_CONTROLLER
#define DT_N_S_soc_S_i2c_40008400_IRQ_NAME_error_VAL_irq DT_N_S_soc_S_i2c_40008400_IRQ_IDX_1_VAL_irq
#define DT_N_S_soc_S_i2c_40008400_IRQ_NAME_error_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_i2c_40008400_IRQ_NAME_error_VAL_priority DT_N_S_soc_S_i2c_40008400_IRQ_IDX_1_VAL_priority
#define DT_N_S_soc_S_i2c_40008400_IRQ_NAME_error_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_i2c_40008400_IRQ_NAME_error_CONTROLLER DT_N_S_soc_S_i2c_40008400_IRQ_IDX_1_CONTROLLER
#define DT_N_S_soc_S_i2c_40008400_COMPAT_MATCHES_st_stm32_i2c_v2 1
#define DT_N_S_soc_S_i2c_40008400_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40008400_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_i2c_40008400_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40008400_COMPAT_MODEL_IDX_0 "stm32-i2c-v2"
#define DT_N_S_soc_S_i2c_40008400_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_i2c_40008400_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_i2c_40008400_P_reg {1073775616 /* 0x40008400 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_i2c_40008400_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40008400_P_reg_IDX_0 1073775616
#define DT_N_S_soc_S_i2c_40008400_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_i2c_40008400_P_reg_IDX_1 1024
#define DT_N_S_soc_S_i2c_40008400_P_reg_EXISTS 1
#define DT_N_S_soc_S_i2c_40008400_P_interrupts {101 /* 0x65 */, 0 /* 0x0 */, 100 /* 0x64 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_i2c_40008400_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40008400_P_interrupts_IDX_0 101
#define DT_N_S_soc_S_i2c_40008400_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_i2c_40008400_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_i2c_40008400_P_interrupts_IDX_2_EXISTS 1
#define DT_N_S_soc_S_i2c_40008400_P_interrupts_IDX_2 100
#define DT_N_S_soc_S_i2c_40008400_P_interrupts_IDX_3_EXISTS 1
#define DT_N_S_soc_S_i2c_40008400_P_interrupts_IDX_3 0
#define DT_N_S_soc_S_i2c_40008400_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_i2c_40008400_P_clock_frequency 100000
#define DT_N_S_soc_S_i2c_40008400_P_clock_frequency_EXISTS 1
#define DT_N_S_soc_S_i2c_40008400_P_sq_size 4
#define DT_N_S_soc_S_i2c_40008400_P_sq_size_EXISTS 1
#define DT_N_S_soc_S_i2c_40008400_P_cq_size 4
#define DT_N_S_soc_S_i2c_40008400_P_cq_size_EXISTS 1
#define DT_N_S_soc_S_i2c_40008400_P_status "disabled"
#define DT_N_S_soc_S_i2c_40008400_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_i2c_40008400_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_i2c_40008400_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_i2c_40008400_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_i2c_40008400_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40008400_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_i2c_40008400_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_i2c_40008400_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_i2c_40008400_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_40008400, status, 0)
#define DT_N_S_soc_S_i2c_40008400_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_i2c_40008400, status, 0)
#define DT_N_S_soc_S_i2c_40008400_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_i2c_40008400, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40008400_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_i2c_40008400, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40008400_P_status_LEN 1
#define DT_N_S_soc_S_i2c_40008400_P_status_EXISTS 1
#define DT_N_S_soc_S_i2c_40008400_P_compatible {"st,stm32-i2c-v2"}
#define DT_N_S_soc_S_i2c_40008400_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40008400_P_compatible_IDX_0 "st,stm32-i2c-v2"
#define DT_N_S_soc_S_i2c_40008400_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-i2c-v2
#define DT_N_S_soc_S_i2c_40008400_P_compatible_IDX_0_STRING_TOKEN st_stm32_i2c_v2
#define DT_N_S_soc_S_i2c_40008400_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_I2C_V2
#define DT_N_S_soc_S_i2c_40008400_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_40008400, compatible, 0)
#define DT_N_S_soc_S_i2c_40008400_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_i2c_40008400, compatible, 0)
#define DT_N_S_soc_S_i2c_40008400_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_i2c_40008400, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40008400_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_i2c_40008400, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40008400_P_compatible_LEN 1
#define DT_N_S_soc_S_i2c_40008400_P_compatible_EXISTS 1
#define DT_N_S_soc_S_i2c_40008400_P_interrupt_names {"event", "error"}
#define DT_N_S_soc_S_i2c_40008400_P_interrupt_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40008400_P_interrupt_names_IDX_0 "event"
#define DT_N_S_soc_S_i2c_40008400_P_interrupt_names_IDX_0_STRING_UNQUOTED event
#define DT_N_S_soc_S_i2c_40008400_P_interrupt_names_IDX_0_STRING_TOKEN event
#define DT_N_S_soc_S_i2c_40008400_P_interrupt_names_IDX_0_STRING_UPPER_TOKEN EVENT
#define DT_N_S_soc_S_i2c_40008400_P_interrupt_names_IDX_1_EXISTS 1
#define DT_N_S_soc_S_i2c_40008400_P_interrupt_names_IDX_1 "error"
#define DT_N_S_soc_S_i2c_40008400_P_interrupt_names_IDX_1_STRING_UNQUOTED error
#define DT_N_S_soc_S_i2c_40008400_P_interrupt_names_IDX_1_STRING_TOKEN error
#define DT_N_S_soc_S_i2c_40008400_P_interrupt_names_IDX_1_STRING_UPPER_TOKEN ERROR
#define DT_N_S_soc_S_i2c_40008400_P_interrupt_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_40008400, interrupt_names, 0) \
	fn(DT_N_S_soc_S_i2c_40008400, interrupt_names, 1)
#define DT_N_S_soc_S_i2c_40008400_P_interrupt_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_i2c_40008400, interrupt_names, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_i2c_40008400, interrupt_names, 1)
#define DT_N_S_soc_S_i2c_40008400_P_interrupt_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_i2c_40008400, interrupt_names, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_i2c_40008400, interrupt_names, 1, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40008400_P_interrupt_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_i2c_40008400, interrupt_names, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_i2c_40008400, interrupt_names, 1, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40008400_P_interrupt_names_LEN 2
#define DT_N_S_soc_S_i2c_40008400_P_interrupt_names_EXISTS 1
#define DT_N_S_soc_S_i2c_40008400_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40008400_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_46020c00
#define DT_N_S_soc_S_i2c_40008400_P_clocks_IDX_0_VAL_bus 160
#define DT_N_S_soc_S_i2c_40008400_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_i2c_40008400_P_clocks_IDX_0_VAL_bits 2
#define DT_N_S_soc_S_i2c_40008400_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_i2c_40008400_P_clocks_IDX_0_FOREACH_CELL(fn) fn(DT_N_S_soc_S_i2c_40008400, clocks, 0, bus) \
	fn(DT_N_S_soc_S_i2c_40008400, clocks, 0, bits)
#define DT_N_S_soc_S_i2c_40008400_P_clocks_IDX_0_FOREACH_CELL_SEP(fn, sep) fn(DT_N_S_soc_S_i2c_40008400, clocks, 0, bus) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_i2c_40008400, clocks, 0, bits)
#define DT_N_S_soc_S_i2c_40008400_P_clocks_IDX_0_NUM_CELLS 2
#define DT_N_S_soc_S_i2c_40008400_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_40008400, clocks, 0)
#define DT_N_S_soc_S_i2c_40008400_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_i2c_40008400, clocks, 0)
#define DT_N_S_soc_S_i2c_40008400_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_i2c_40008400, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40008400_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_i2c_40008400, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40008400_P_clocks_LEN 1
#define DT_N_S_soc_S_i2c_40008400_P_clocks_EXISTS 1
#define DT_N_S_soc_S_i2c_40008400_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_i2c_40008400_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_i2c_40008400_P_wakeup_source 0
#define DT_N_S_soc_S_i2c_40008400_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_i2c_40008400_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_i2c_40008400_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /smbus4
 *
 * Node identifier: DT_N_S_smbus4
 *
 * Binding (compatible = st,stm32-smbus):
 *   $ZEPHYR_BASE\dts\bindings\smbus\st,stm32-smbus.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_smbus4_PATH "/smbus4"

/* Node's name with unit-address: */
#define DT_N_S_smbus4_FULL_NAME "smbus4"
#define DT_N_S_smbus4_FULL_NAME_UNQUOTED smbus4
#define DT_N_S_smbus4_FULL_NAME_TOKEN smbus4
#define DT_N_S_smbus4_FULL_NAME_UPPER_TOKEN SMBUS4

/* Node parent (/) identifier: */
#define DT_N_S_smbus4_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_smbus4_CHILD_IDX 16

/* Helpers for dealing with node labels: */
#define DT_N_S_smbus4_NODELABEL_NUM 1
#define DT_N_S_smbus4_FOREACH_NODELABEL(fn) fn(smbus4)
#define DT_N_S_smbus4_FOREACH_NODELABEL_VARGS(fn, ...) fn(smbus4, __VA_ARGS__)
#define DT_N_S_smbus4_FOREACH_ANCESTOR(fn) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_smbus4_CHILD_NUM 0
#define DT_N_S_smbus4_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_smbus4_FOREACH_CHILD(fn) 
#define DT_N_S_smbus4_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_smbus4_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_smbus4_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_smbus4_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_smbus4_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_smbus4_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_smbus4_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_smbus4_HASH Yz3iDQpYN_WRfZzFDrKAcE1qlHQcEOd2JWX1YWcG0ns

/* Node's dependency ordinal: */
#define DT_N_S_smbus4_ORD 27
#define DT_N_S_smbus4_ORD_STR_SORTABLE 00027

/* Ordinals for what this node depends on directly: */
#define DT_N_S_smbus4_REQUIRES_ORDS \
	0, /* / */ \
	26, /* /soc/i2c@40008400 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_smbus4_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_smbus4_EXISTS 1
#define DT_N_INST_3_st_stm32_smbus DT_N_S_smbus4
#define DT_N_NODELABEL_smbus4      DT_N_S_smbus4

/* Macros for properties that are special in the specification: */
#define DT_N_S_smbus4_REG_NUM 0
#define DT_N_S_smbus4_RANGES_NUM 0
#define DT_N_S_smbus4_FOREACH_RANGE(fn) 
#define DT_N_S_smbus4_IRQ_NUM 0
#define DT_N_S_smbus4_IRQ_LEVEL 0
#define DT_N_S_smbus4_COMPAT_MATCHES_st_stm32_smbus 1
#define DT_N_S_smbus4_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_smbus4_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_smbus4_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_smbus4_COMPAT_MODEL_IDX_0 "stm32-smbus"
#define DT_N_S_smbus4_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_smbus4_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_smbus4_P_i2c DT_N_S_soc_S_i2c_40008400
#define DT_N_S_smbus4_P_i2c_IDX_0 DT_N_S_soc_S_i2c_40008400
#define DT_N_S_smbus4_P_i2c_IDX_0_PH DT_N_S_soc_S_i2c_40008400
#define DT_N_S_smbus4_P_i2c_IDX_0_EXISTS 1
#define DT_N_S_smbus4_P_i2c_FOREACH_PROP_ELEM(fn) fn(DT_N_S_smbus4, i2c, 0)
#define DT_N_S_smbus4_P_i2c_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_smbus4, i2c, 0)
#define DT_N_S_smbus4_P_i2c_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_smbus4, i2c, 0, __VA_ARGS__)
#define DT_N_S_smbus4_P_i2c_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_smbus4, i2c, 0, __VA_ARGS__)
#define DT_N_S_smbus4_P_i2c_LEN 1
#define DT_N_S_smbus4_P_i2c_EXISTS 1
#define DT_N_S_smbus4_P_status "disabled"
#define DT_N_S_smbus4_P_status_STRING_UNQUOTED disabled
#define DT_N_S_smbus4_P_status_STRING_TOKEN disabled
#define DT_N_S_smbus4_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_smbus4_P_status_IDX_0 "disabled"
#define DT_N_S_smbus4_P_status_IDX_0_EXISTS 1
#define DT_N_S_smbus4_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_smbus4_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_smbus4_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_smbus4_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_smbus4, status, 0)
#define DT_N_S_smbus4_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_smbus4, status, 0)
#define DT_N_S_smbus4_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_smbus4, status, 0, __VA_ARGS__)
#define DT_N_S_smbus4_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_smbus4, status, 0, __VA_ARGS__)
#define DT_N_S_smbus4_P_status_LEN 1
#define DT_N_S_smbus4_P_status_EXISTS 1
#define DT_N_S_smbus4_P_compatible {"st,stm32-smbus"}
#define DT_N_S_smbus4_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_smbus4_P_compatible_IDX_0 "st,stm32-smbus"
#define DT_N_S_smbus4_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-smbus
#define DT_N_S_smbus4_P_compatible_IDX_0_STRING_TOKEN st_stm32_smbus
#define DT_N_S_smbus4_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_SMBUS
#define DT_N_S_smbus4_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_smbus4, compatible, 0)
#define DT_N_S_smbus4_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_smbus4, compatible, 0)
#define DT_N_S_smbus4_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_smbus4, compatible, 0, __VA_ARGS__)
#define DT_N_S_smbus4_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_smbus4, compatible, 0, __VA_ARGS__)
#define DT_N_S_smbus4_P_compatible_LEN 1
#define DT_N_S_smbus4_P_compatible_EXISTS 1
#define DT_N_S_smbus4_P_zephyr_deferred_init 0
#define DT_N_S_smbus4_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_smbus4_P_wakeup_source 0
#define DT_N_S_smbus4_P_wakeup_source_EXISTS 1
#define DT_N_S_smbus4_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_smbus4_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/i2c@40009800
 *
 * Node identifier: DT_N_S_soc_S_i2c_40009800
 *
 * Binding (compatible = st,stm32-i2c-v2):
 *   $ZEPHYR_BASE\dts\bindings\i2c\st,stm32-i2c-v2.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_i2c_40009800_PATH "/soc/i2c@40009800"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_i2c_40009800_FULL_NAME "i2c@40009800"
#define DT_N_S_soc_S_i2c_40009800_FULL_NAME_UNQUOTED i2c@40009800
#define DT_N_S_soc_S_i2c_40009800_FULL_NAME_TOKEN i2c_40009800
#define DT_N_S_soc_S_i2c_40009800_FULL_NAME_UPPER_TOKEN I2C_40009800

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_i2c_40009800_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_i2c_40009800_CHILD_IDX 59

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_i2c_40009800_NODELABEL_NUM 1
#define DT_N_S_soc_S_i2c_40009800_FOREACH_NODELABEL(fn) fn(i2c5)
#define DT_N_S_soc_S_i2c_40009800_FOREACH_NODELABEL_VARGS(fn, ...) fn(i2c5, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40009800_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_i2c_40009800_CHILD_NUM 0
#define DT_N_S_soc_S_i2c_40009800_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_i2c_40009800_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_i2c_40009800_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_i2c_40009800_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_i2c_40009800_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_i2c_40009800_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_i2c_40009800_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_i2c_40009800_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_i2c_40009800_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_i2c_40009800_HASH PPz1hhVAWw2Uz9elq6Aaa4w1yaHRx3mfAOtLXKJaOd4

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_i2c_40009800_ORD 28
#define DT_N_S_soc_S_i2c_40009800_ORD_STR_SORTABLE 00028

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_i2c_40009800_REQUIRES_ORDS \
	4, /* /soc */ \
	5, /* /soc/interrupt-controller@e000e100 */ \
	9, /* /soc/rcc@46020c00 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_i2c_40009800_SUPPORTS_ORDS \
	29, /* /smbus5 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_i2c_40009800_EXISTS 1
#define DT_N_INST_4_st_stm32_i2c_v2 DT_N_S_soc_S_i2c_40009800
#define DT_N_NODELABEL_i2c5         DT_N_S_soc_S_i2c_40009800

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_i2c_40009800_REG_NUM 1
#define DT_N_S_soc_S_i2c_40009800_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40009800_REG_IDX_0_VAL_ADDRESS 1073780736 /* 0x40009800 */
#define DT_N_S_soc_S_i2c_40009800_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_i2c_40009800_RANGES_NUM 0
#define DT_N_S_soc_S_i2c_40009800_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_i2c_40009800_IRQ_NUM 2
#define DT_N_S_soc_S_i2c_40009800_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40009800_IRQ_IDX_0_VAL_irq 128
#define DT_N_S_soc_S_i2c_40009800_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_i2c_40009800_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40009800_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_i2c_40009800_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_i2c_40009800_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_i2c_40009800_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_i2c_40009800_IRQ_IDX_1_VAL_irq 127
#define DT_N_S_soc_S_i2c_40009800_IRQ_IDX_1_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_i2c_40009800_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_i2c_40009800_IRQ_IDX_1_VAL_priority 0
#define DT_N_S_soc_S_i2c_40009800_IRQ_IDX_1_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_i2c_40009800_IRQ_IDX_1_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_i2c_40009800_IRQ_LEVEL 1
#define DT_N_S_soc_S_i2c_40009800_IRQ_NAME_event_VAL_irq DT_N_S_soc_S_i2c_40009800_IRQ_IDX_0_VAL_irq
#define DT_N_S_soc_S_i2c_40009800_IRQ_NAME_event_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_i2c_40009800_IRQ_NAME_event_VAL_priority DT_N_S_soc_S_i2c_40009800_IRQ_IDX_0_VAL_priority
#define DT_N_S_soc_S_i2c_40009800_IRQ_NAME_event_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_i2c_40009800_IRQ_NAME_event_CONTROLLER DT_N_S_soc_S_i2c_40009800_IRQ_IDX_0_CONTROLLER
#define DT_N_S_soc_S_i2c_40009800_IRQ_NAME_error_VAL_irq DT_N_S_soc_S_i2c_40009800_IRQ_IDX_1_VAL_irq
#define DT_N_S_soc_S_i2c_40009800_IRQ_NAME_error_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_i2c_40009800_IRQ_NAME_error_VAL_priority DT_N_S_soc_S_i2c_40009800_IRQ_IDX_1_VAL_priority
#define DT_N_S_soc_S_i2c_40009800_IRQ_NAME_error_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_i2c_40009800_IRQ_NAME_error_CONTROLLER DT_N_S_soc_S_i2c_40009800_IRQ_IDX_1_CONTROLLER
#define DT_N_S_soc_S_i2c_40009800_COMPAT_MATCHES_st_stm32_i2c_v2 1
#define DT_N_S_soc_S_i2c_40009800_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40009800_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_i2c_40009800_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40009800_COMPAT_MODEL_IDX_0 "stm32-i2c-v2"
#define DT_N_S_soc_S_i2c_40009800_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_i2c_40009800_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_i2c_40009800_P_reg {1073780736 /* 0x40009800 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_i2c_40009800_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40009800_P_reg_IDX_0 1073780736
#define DT_N_S_soc_S_i2c_40009800_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_i2c_40009800_P_reg_IDX_1 1024
#define DT_N_S_soc_S_i2c_40009800_P_reg_EXISTS 1
#define DT_N_S_soc_S_i2c_40009800_P_interrupts {128 /* 0x80 */, 0 /* 0x0 */, 127 /* 0x7f */, 0 /* 0x0 */}
#define DT_N_S_soc_S_i2c_40009800_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40009800_P_interrupts_IDX_0 128
#define DT_N_S_soc_S_i2c_40009800_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_i2c_40009800_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_i2c_40009800_P_interrupts_IDX_2_EXISTS 1
#define DT_N_S_soc_S_i2c_40009800_P_interrupts_IDX_2 127
#define DT_N_S_soc_S_i2c_40009800_P_interrupts_IDX_3_EXISTS 1
#define DT_N_S_soc_S_i2c_40009800_P_interrupts_IDX_3 0
#define DT_N_S_soc_S_i2c_40009800_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_i2c_40009800_P_clock_frequency 100000
#define DT_N_S_soc_S_i2c_40009800_P_clock_frequency_EXISTS 1
#define DT_N_S_soc_S_i2c_40009800_P_sq_size 4
#define DT_N_S_soc_S_i2c_40009800_P_sq_size_EXISTS 1
#define DT_N_S_soc_S_i2c_40009800_P_cq_size 4
#define DT_N_S_soc_S_i2c_40009800_P_cq_size_EXISTS 1
#define DT_N_S_soc_S_i2c_40009800_P_status "disabled"
#define DT_N_S_soc_S_i2c_40009800_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_i2c_40009800_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_i2c_40009800_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_i2c_40009800_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_i2c_40009800_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40009800_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_i2c_40009800_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_i2c_40009800_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_i2c_40009800_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_40009800, status, 0)
#define DT_N_S_soc_S_i2c_40009800_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_i2c_40009800, status, 0)
#define DT_N_S_soc_S_i2c_40009800_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_i2c_40009800, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40009800_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_i2c_40009800, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40009800_P_status_LEN 1
#define DT_N_S_soc_S_i2c_40009800_P_status_EXISTS 1
#define DT_N_S_soc_S_i2c_40009800_P_compatible {"st,stm32-i2c-v2"}
#define DT_N_S_soc_S_i2c_40009800_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40009800_P_compatible_IDX_0 "st,stm32-i2c-v2"
#define DT_N_S_soc_S_i2c_40009800_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-i2c-v2
#define DT_N_S_soc_S_i2c_40009800_P_compatible_IDX_0_STRING_TOKEN st_stm32_i2c_v2
#define DT_N_S_soc_S_i2c_40009800_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_I2C_V2
#define DT_N_S_soc_S_i2c_40009800_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_40009800, compatible, 0)
#define DT_N_S_soc_S_i2c_40009800_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_i2c_40009800, compatible, 0)
#define DT_N_S_soc_S_i2c_40009800_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_i2c_40009800, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40009800_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_i2c_40009800, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40009800_P_compatible_LEN 1
#define DT_N_S_soc_S_i2c_40009800_P_compatible_EXISTS 1
#define DT_N_S_soc_S_i2c_40009800_P_interrupt_names {"event", "error"}
#define DT_N_S_soc_S_i2c_40009800_P_interrupt_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40009800_P_interrupt_names_IDX_0 "event"
#define DT_N_S_soc_S_i2c_40009800_P_interrupt_names_IDX_0_STRING_UNQUOTED event
#define DT_N_S_soc_S_i2c_40009800_P_interrupt_names_IDX_0_STRING_TOKEN event
#define DT_N_S_soc_S_i2c_40009800_P_interrupt_names_IDX_0_STRING_UPPER_TOKEN EVENT
#define DT_N_S_soc_S_i2c_40009800_P_interrupt_names_IDX_1_EXISTS 1
#define DT_N_S_soc_S_i2c_40009800_P_interrupt_names_IDX_1 "error"
#define DT_N_S_soc_S_i2c_40009800_P_interrupt_names_IDX_1_STRING_UNQUOTED error
#define DT_N_S_soc_S_i2c_40009800_P_interrupt_names_IDX_1_STRING_TOKEN error
#define DT_N_S_soc_S_i2c_40009800_P_interrupt_names_IDX_1_STRING_UPPER_TOKEN ERROR
#define DT_N_S_soc_S_i2c_40009800_P_interrupt_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_40009800, interrupt_names, 0) \
	fn(DT_N_S_soc_S_i2c_40009800, interrupt_names, 1)
#define DT_N_S_soc_S_i2c_40009800_P_interrupt_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_i2c_40009800, interrupt_names, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_i2c_40009800, interrupt_names, 1)
#define DT_N_S_soc_S_i2c_40009800_P_interrupt_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_i2c_40009800, interrupt_names, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_i2c_40009800, interrupt_names, 1, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40009800_P_interrupt_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_i2c_40009800, interrupt_names, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_i2c_40009800, interrupt_names, 1, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40009800_P_interrupt_names_LEN 2
#define DT_N_S_soc_S_i2c_40009800_P_interrupt_names_EXISTS 1
#define DT_N_S_soc_S_i2c_40009800_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40009800_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_46020c00
#define DT_N_S_soc_S_i2c_40009800_P_clocks_IDX_0_VAL_bus 160
#define DT_N_S_soc_S_i2c_40009800_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_i2c_40009800_P_clocks_IDX_0_VAL_bits 64
#define DT_N_S_soc_S_i2c_40009800_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_i2c_40009800_P_clocks_IDX_0_FOREACH_CELL(fn) fn(DT_N_S_soc_S_i2c_40009800, clocks, 0, bus) \
	fn(DT_N_S_soc_S_i2c_40009800, clocks, 0, bits)
#define DT_N_S_soc_S_i2c_40009800_P_clocks_IDX_0_FOREACH_CELL_SEP(fn, sep) fn(DT_N_S_soc_S_i2c_40009800, clocks, 0, bus) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_i2c_40009800, clocks, 0, bits)
#define DT_N_S_soc_S_i2c_40009800_P_clocks_IDX_0_NUM_CELLS 2
#define DT_N_S_soc_S_i2c_40009800_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_40009800, clocks, 0)
#define DT_N_S_soc_S_i2c_40009800_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_i2c_40009800, clocks, 0)
#define DT_N_S_soc_S_i2c_40009800_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_i2c_40009800, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40009800_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_i2c_40009800, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40009800_P_clocks_LEN 1
#define DT_N_S_soc_S_i2c_40009800_P_clocks_EXISTS 1
#define DT_N_S_soc_S_i2c_40009800_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_i2c_40009800_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_i2c_40009800_P_wakeup_source 0
#define DT_N_S_soc_S_i2c_40009800_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_i2c_40009800_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_i2c_40009800_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /smbus5
 *
 * Node identifier: DT_N_S_smbus5
 *
 * Binding (compatible = st,stm32-smbus):
 *   $ZEPHYR_BASE\dts\bindings\smbus\st,stm32-smbus.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_smbus5_PATH "/smbus5"

/* Node's name with unit-address: */
#define DT_N_S_smbus5_FULL_NAME "smbus5"
#define DT_N_S_smbus5_FULL_NAME_UNQUOTED smbus5
#define DT_N_S_smbus5_FULL_NAME_TOKEN smbus5
#define DT_N_S_smbus5_FULL_NAME_UPPER_TOKEN SMBUS5

/* Node parent (/) identifier: */
#define DT_N_S_smbus5_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_smbus5_CHILD_IDX 19

/* Helpers for dealing with node labels: */
#define DT_N_S_smbus5_NODELABEL_NUM 1
#define DT_N_S_smbus5_FOREACH_NODELABEL(fn) fn(smbus5)
#define DT_N_S_smbus5_FOREACH_NODELABEL_VARGS(fn, ...) fn(smbus5, __VA_ARGS__)
#define DT_N_S_smbus5_FOREACH_ANCESTOR(fn) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_smbus5_CHILD_NUM 0
#define DT_N_S_smbus5_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_smbus5_FOREACH_CHILD(fn) 
#define DT_N_S_smbus5_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_smbus5_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_smbus5_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_smbus5_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_smbus5_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_smbus5_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_smbus5_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_smbus5_HASH bNx8hcqR9R2DMA7dYUNXXpTQtE7jiZvBBHOCCGg_YY8

/* Node's dependency ordinal: */
#define DT_N_S_smbus5_ORD 29
#define DT_N_S_smbus5_ORD_STR_SORTABLE 00029

/* Ordinals for what this node depends on directly: */
#define DT_N_S_smbus5_REQUIRES_ORDS \
	0, /* / */ \
	28, /* /soc/i2c@40009800 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_smbus5_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_smbus5_EXISTS 1
#define DT_N_INST_4_st_stm32_smbus DT_N_S_smbus5
#define DT_N_NODELABEL_smbus5      DT_N_S_smbus5

/* Macros for properties that are special in the specification: */
#define DT_N_S_smbus5_REG_NUM 0
#define DT_N_S_smbus5_RANGES_NUM 0
#define DT_N_S_smbus5_FOREACH_RANGE(fn) 
#define DT_N_S_smbus5_IRQ_NUM 0
#define DT_N_S_smbus5_IRQ_LEVEL 0
#define DT_N_S_smbus5_COMPAT_MATCHES_st_stm32_smbus 1
#define DT_N_S_smbus5_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_smbus5_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_smbus5_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_smbus5_COMPAT_MODEL_IDX_0 "stm32-smbus"
#define DT_N_S_smbus5_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_smbus5_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_smbus5_P_i2c DT_N_S_soc_S_i2c_40009800
#define DT_N_S_smbus5_P_i2c_IDX_0 DT_N_S_soc_S_i2c_40009800
#define DT_N_S_smbus5_P_i2c_IDX_0_PH DT_N_S_soc_S_i2c_40009800
#define DT_N_S_smbus5_P_i2c_IDX_0_EXISTS 1
#define DT_N_S_smbus5_P_i2c_FOREACH_PROP_ELEM(fn) fn(DT_N_S_smbus5, i2c, 0)
#define DT_N_S_smbus5_P_i2c_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_smbus5, i2c, 0)
#define DT_N_S_smbus5_P_i2c_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_smbus5, i2c, 0, __VA_ARGS__)
#define DT_N_S_smbus5_P_i2c_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_smbus5, i2c, 0, __VA_ARGS__)
#define DT_N_S_smbus5_P_i2c_LEN 1
#define DT_N_S_smbus5_P_i2c_EXISTS 1
#define DT_N_S_smbus5_P_status "disabled"
#define DT_N_S_smbus5_P_status_STRING_UNQUOTED disabled
#define DT_N_S_smbus5_P_status_STRING_TOKEN disabled
#define DT_N_S_smbus5_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_smbus5_P_status_IDX_0 "disabled"
#define DT_N_S_smbus5_P_status_IDX_0_EXISTS 1
#define DT_N_S_smbus5_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_smbus5_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_smbus5_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_smbus5_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_smbus5, status, 0)
#define DT_N_S_smbus5_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_smbus5, status, 0)
#define DT_N_S_smbus5_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_smbus5, status, 0, __VA_ARGS__)
#define DT_N_S_smbus5_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_smbus5, status, 0, __VA_ARGS__)
#define DT_N_S_smbus5_P_status_LEN 1
#define DT_N_S_smbus5_P_status_EXISTS 1
#define DT_N_S_smbus5_P_compatible {"st,stm32-smbus"}
#define DT_N_S_smbus5_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_smbus5_P_compatible_IDX_0 "st,stm32-smbus"
#define DT_N_S_smbus5_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-smbus
#define DT_N_S_smbus5_P_compatible_IDX_0_STRING_TOKEN st_stm32_smbus
#define DT_N_S_smbus5_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_SMBUS
#define DT_N_S_smbus5_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_smbus5, compatible, 0)
#define DT_N_S_smbus5_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_smbus5, compatible, 0)
#define DT_N_S_smbus5_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_smbus5, compatible, 0, __VA_ARGS__)
#define DT_N_S_smbus5_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_smbus5, compatible, 0, __VA_ARGS__)
#define DT_N_S_smbus5_P_compatible_LEN 1
#define DT_N_S_smbus5_P_compatible_EXISTS 1
#define DT_N_S_smbus5_P_zephyr_deferred_init 0
#define DT_N_S_smbus5_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_smbus5_P_wakeup_source 0
#define DT_N_S_smbus5_P_wakeup_source_EXISTS 1
#define DT_N_S_smbus5_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_smbus5_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/i2c@40009c00
 *
 * Node identifier: DT_N_S_soc_S_i2c_40009c00
 *
 * Binding (compatible = st,stm32-i2c-v2):
 *   $ZEPHYR_BASE\dts\bindings\i2c\st,stm32-i2c-v2.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_i2c_40009c00_PATH "/soc/i2c@40009c00"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_i2c_40009c00_FULL_NAME "i2c@40009c00"
#define DT_N_S_soc_S_i2c_40009c00_FULL_NAME_UNQUOTED i2c@40009c00
#define DT_N_S_soc_S_i2c_40009c00_FULL_NAME_TOKEN i2c_40009c00
#define DT_N_S_soc_S_i2c_40009c00_FULL_NAME_UPPER_TOKEN I2C_40009C00

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_i2c_40009c00_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_i2c_40009c00_CHILD_IDX 60

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_i2c_40009c00_NODELABEL_NUM 1
#define DT_N_S_soc_S_i2c_40009c00_FOREACH_NODELABEL(fn) fn(i2c6)
#define DT_N_S_soc_S_i2c_40009c00_FOREACH_NODELABEL_VARGS(fn, ...) fn(i2c6, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40009c00_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_i2c_40009c00_CHILD_NUM 0
#define DT_N_S_soc_S_i2c_40009c00_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_i2c_40009c00_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_i2c_40009c00_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_i2c_40009c00_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_i2c_40009c00_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_i2c_40009c00_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_i2c_40009c00_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_i2c_40009c00_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_i2c_40009c00_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_i2c_40009c00_HASH WoNkqvRLzFsQZXvEb3qZ5x_hNDf_NX70oITODH94oUE

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_i2c_40009c00_ORD 30
#define DT_N_S_soc_S_i2c_40009c00_ORD_STR_SORTABLE 00030

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_i2c_40009c00_REQUIRES_ORDS \
	4, /* /soc */ \
	5, /* /soc/interrupt-controller@e000e100 */ \
	9, /* /soc/rcc@46020c00 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_i2c_40009c00_SUPPORTS_ORDS \
	31, /* /smbus6 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_i2c_40009c00_EXISTS 1
#define DT_N_INST_5_st_stm32_i2c_v2 DT_N_S_soc_S_i2c_40009c00
#define DT_N_NODELABEL_i2c6         DT_N_S_soc_S_i2c_40009c00

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_i2c_40009c00_REG_NUM 1
#define DT_N_S_soc_S_i2c_40009c00_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40009c00_REG_IDX_0_VAL_ADDRESS 1073781760 /* 0x40009c00 */
#define DT_N_S_soc_S_i2c_40009c00_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_i2c_40009c00_RANGES_NUM 0
#define DT_N_S_soc_S_i2c_40009c00_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_i2c_40009c00_IRQ_NUM 2
#define DT_N_S_soc_S_i2c_40009c00_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40009c00_IRQ_IDX_0_VAL_irq 130
#define DT_N_S_soc_S_i2c_40009c00_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_i2c_40009c00_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40009c00_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_i2c_40009c00_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_i2c_40009c00_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_i2c_40009c00_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_i2c_40009c00_IRQ_IDX_1_VAL_irq 129
#define DT_N_S_soc_S_i2c_40009c00_IRQ_IDX_1_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_i2c_40009c00_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_i2c_40009c00_IRQ_IDX_1_VAL_priority 0
#define DT_N_S_soc_S_i2c_40009c00_IRQ_IDX_1_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_i2c_40009c00_IRQ_IDX_1_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_i2c_40009c00_IRQ_LEVEL 1
#define DT_N_S_soc_S_i2c_40009c00_IRQ_NAME_event_VAL_irq DT_N_S_soc_S_i2c_40009c00_IRQ_IDX_0_VAL_irq
#define DT_N_S_soc_S_i2c_40009c00_IRQ_NAME_event_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_i2c_40009c00_IRQ_NAME_event_VAL_priority DT_N_S_soc_S_i2c_40009c00_IRQ_IDX_0_VAL_priority
#define DT_N_S_soc_S_i2c_40009c00_IRQ_NAME_event_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_i2c_40009c00_IRQ_NAME_event_CONTROLLER DT_N_S_soc_S_i2c_40009c00_IRQ_IDX_0_CONTROLLER
#define DT_N_S_soc_S_i2c_40009c00_IRQ_NAME_error_VAL_irq DT_N_S_soc_S_i2c_40009c00_IRQ_IDX_1_VAL_irq
#define DT_N_S_soc_S_i2c_40009c00_IRQ_NAME_error_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_i2c_40009c00_IRQ_NAME_error_VAL_priority DT_N_S_soc_S_i2c_40009c00_IRQ_IDX_1_VAL_priority
#define DT_N_S_soc_S_i2c_40009c00_IRQ_NAME_error_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_i2c_40009c00_IRQ_NAME_error_CONTROLLER DT_N_S_soc_S_i2c_40009c00_IRQ_IDX_1_CONTROLLER
#define DT_N_S_soc_S_i2c_40009c00_COMPAT_MATCHES_st_stm32_i2c_v2 1
#define DT_N_S_soc_S_i2c_40009c00_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40009c00_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_i2c_40009c00_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40009c00_COMPAT_MODEL_IDX_0 "stm32-i2c-v2"
#define DT_N_S_soc_S_i2c_40009c00_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_i2c_40009c00_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_i2c_40009c00_P_reg {1073781760 /* 0x40009c00 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_i2c_40009c00_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40009c00_P_reg_IDX_0 1073781760
#define DT_N_S_soc_S_i2c_40009c00_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_i2c_40009c00_P_reg_IDX_1 1024
#define DT_N_S_soc_S_i2c_40009c00_P_reg_EXISTS 1
#define DT_N_S_soc_S_i2c_40009c00_P_interrupts {130 /* 0x82 */, 0 /* 0x0 */, 129 /* 0x81 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_i2c_40009c00_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40009c00_P_interrupts_IDX_0 130
#define DT_N_S_soc_S_i2c_40009c00_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_i2c_40009c00_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_i2c_40009c00_P_interrupts_IDX_2_EXISTS 1
#define DT_N_S_soc_S_i2c_40009c00_P_interrupts_IDX_2 129
#define DT_N_S_soc_S_i2c_40009c00_P_interrupts_IDX_3_EXISTS 1
#define DT_N_S_soc_S_i2c_40009c00_P_interrupts_IDX_3 0
#define DT_N_S_soc_S_i2c_40009c00_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_i2c_40009c00_P_clock_frequency 100000
#define DT_N_S_soc_S_i2c_40009c00_P_clock_frequency_EXISTS 1
#define DT_N_S_soc_S_i2c_40009c00_P_sq_size 4
#define DT_N_S_soc_S_i2c_40009c00_P_sq_size_EXISTS 1
#define DT_N_S_soc_S_i2c_40009c00_P_cq_size 4
#define DT_N_S_soc_S_i2c_40009c00_P_cq_size_EXISTS 1
#define DT_N_S_soc_S_i2c_40009c00_P_status "disabled"
#define DT_N_S_soc_S_i2c_40009c00_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_i2c_40009c00_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_i2c_40009c00_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_i2c_40009c00_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_i2c_40009c00_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40009c00_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_i2c_40009c00_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_i2c_40009c00_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_i2c_40009c00_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_40009c00, status, 0)
#define DT_N_S_soc_S_i2c_40009c00_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_i2c_40009c00, status, 0)
#define DT_N_S_soc_S_i2c_40009c00_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_i2c_40009c00, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40009c00_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_i2c_40009c00, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40009c00_P_status_LEN 1
#define DT_N_S_soc_S_i2c_40009c00_P_status_EXISTS 1
#define DT_N_S_soc_S_i2c_40009c00_P_compatible {"st,stm32-i2c-v2"}
#define DT_N_S_soc_S_i2c_40009c00_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40009c00_P_compatible_IDX_0 "st,stm32-i2c-v2"
#define DT_N_S_soc_S_i2c_40009c00_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-i2c-v2
#define DT_N_S_soc_S_i2c_40009c00_P_compatible_IDX_0_STRING_TOKEN st_stm32_i2c_v2
#define DT_N_S_soc_S_i2c_40009c00_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_I2C_V2
#define DT_N_S_soc_S_i2c_40009c00_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_40009c00, compatible, 0)
#define DT_N_S_soc_S_i2c_40009c00_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_i2c_40009c00, compatible, 0)
#define DT_N_S_soc_S_i2c_40009c00_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_i2c_40009c00, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40009c00_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_i2c_40009c00, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40009c00_P_compatible_LEN 1
#define DT_N_S_soc_S_i2c_40009c00_P_compatible_EXISTS 1
#define DT_N_S_soc_S_i2c_40009c00_P_interrupt_names {"event", "error"}
#define DT_N_S_soc_S_i2c_40009c00_P_interrupt_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40009c00_P_interrupt_names_IDX_0 "event"
#define DT_N_S_soc_S_i2c_40009c00_P_interrupt_names_IDX_0_STRING_UNQUOTED event
#define DT_N_S_soc_S_i2c_40009c00_P_interrupt_names_IDX_0_STRING_TOKEN event
#define DT_N_S_soc_S_i2c_40009c00_P_interrupt_names_IDX_0_STRING_UPPER_TOKEN EVENT
#define DT_N_S_soc_S_i2c_40009c00_P_interrupt_names_IDX_1_EXISTS 1
#define DT_N_S_soc_S_i2c_40009c00_P_interrupt_names_IDX_1 "error"
#define DT_N_S_soc_S_i2c_40009c00_P_interrupt_names_IDX_1_STRING_UNQUOTED error
#define DT_N_S_soc_S_i2c_40009c00_P_interrupt_names_IDX_1_STRING_TOKEN error
#define DT_N_S_soc_S_i2c_40009c00_P_interrupt_names_IDX_1_STRING_UPPER_TOKEN ERROR
#define DT_N_S_soc_S_i2c_40009c00_P_interrupt_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_40009c00, interrupt_names, 0) \
	fn(DT_N_S_soc_S_i2c_40009c00, interrupt_names, 1)
#define DT_N_S_soc_S_i2c_40009c00_P_interrupt_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_i2c_40009c00, interrupt_names, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_i2c_40009c00, interrupt_names, 1)
#define DT_N_S_soc_S_i2c_40009c00_P_interrupt_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_i2c_40009c00, interrupt_names, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_i2c_40009c00, interrupt_names, 1, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40009c00_P_interrupt_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_i2c_40009c00, interrupt_names, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_i2c_40009c00, interrupt_names, 1, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40009c00_P_interrupt_names_LEN 2
#define DT_N_S_soc_S_i2c_40009c00_P_interrupt_names_EXISTS 1
#define DT_N_S_soc_S_i2c_40009c00_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40009c00_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_46020c00
#define DT_N_S_soc_S_i2c_40009c00_P_clocks_IDX_0_VAL_bus 160
#define DT_N_S_soc_S_i2c_40009c00_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_i2c_40009c00_P_clocks_IDX_0_VAL_bits 128
#define DT_N_S_soc_S_i2c_40009c00_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_i2c_40009c00_P_clocks_IDX_0_FOREACH_CELL(fn) fn(DT_N_S_soc_S_i2c_40009c00, clocks, 0, bus) \
	fn(DT_N_S_soc_S_i2c_40009c00, clocks, 0, bits)
#define DT_N_S_soc_S_i2c_40009c00_P_clocks_IDX_0_FOREACH_CELL_SEP(fn, sep) fn(DT_N_S_soc_S_i2c_40009c00, clocks, 0, bus) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_i2c_40009c00, clocks, 0, bits)
#define DT_N_S_soc_S_i2c_40009c00_P_clocks_IDX_0_NUM_CELLS 2
#define DT_N_S_soc_S_i2c_40009c00_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_40009c00, clocks, 0)
#define DT_N_S_soc_S_i2c_40009c00_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_i2c_40009c00, clocks, 0)
#define DT_N_S_soc_S_i2c_40009c00_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_i2c_40009c00, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40009c00_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_i2c_40009c00, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40009c00_P_clocks_LEN 1
#define DT_N_S_soc_S_i2c_40009c00_P_clocks_EXISTS 1
#define DT_N_S_soc_S_i2c_40009c00_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_i2c_40009c00_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_i2c_40009c00_P_wakeup_source 0
#define DT_N_S_soc_S_i2c_40009c00_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_i2c_40009c00_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_i2c_40009c00_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /smbus6
 *
 * Node identifier: DT_N_S_smbus6
 *
 * Binding (compatible = st,stm32-smbus):
 *   $ZEPHYR_BASE\dts\bindings\smbus\st,stm32-smbus.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_smbus6_PATH "/smbus6"

/* Node's name with unit-address: */
#define DT_N_S_smbus6_FULL_NAME "smbus6"
#define DT_N_S_smbus6_FULL_NAME_UNQUOTED smbus6
#define DT_N_S_smbus6_FULL_NAME_TOKEN smbus6
#define DT_N_S_smbus6_FULL_NAME_UPPER_TOKEN SMBUS6

/* Node parent (/) identifier: */
#define DT_N_S_smbus6_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_smbus6_CHILD_IDX 20

/* Helpers for dealing with node labels: */
#define DT_N_S_smbus6_NODELABEL_NUM 1
#define DT_N_S_smbus6_FOREACH_NODELABEL(fn) fn(smbus6)
#define DT_N_S_smbus6_FOREACH_NODELABEL_VARGS(fn, ...) fn(smbus6, __VA_ARGS__)
#define DT_N_S_smbus6_FOREACH_ANCESTOR(fn) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_smbus6_CHILD_NUM 0
#define DT_N_S_smbus6_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_smbus6_FOREACH_CHILD(fn) 
#define DT_N_S_smbus6_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_smbus6_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_smbus6_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_smbus6_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_smbus6_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_smbus6_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_smbus6_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_smbus6_HASH 1qcS8cwsmAn_us7AfLJkewQ73n1VAx_VdGK5wpjeVSc

/* Node's dependency ordinal: */
#define DT_N_S_smbus6_ORD 31
#define DT_N_S_smbus6_ORD_STR_SORTABLE 00031

/* Ordinals for what this node depends on directly: */
#define DT_N_S_smbus6_REQUIRES_ORDS \
	0, /* / */ \
	30, /* /soc/i2c@40009c00 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_smbus6_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_smbus6_EXISTS 1
#define DT_N_INST_5_st_stm32_smbus DT_N_S_smbus6
#define DT_N_NODELABEL_smbus6      DT_N_S_smbus6

/* Macros for properties that are special in the specification: */
#define DT_N_S_smbus6_REG_NUM 0
#define DT_N_S_smbus6_RANGES_NUM 0
#define DT_N_S_smbus6_FOREACH_RANGE(fn) 
#define DT_N_S_smbus6_IRQ_NUM 0
#define DT_N_S_smbus6_IRQ_LEVEL 0
#define DT_N_S_smbus6_COMPAT_MATCHES_st_stm32_smbus 1
#define DT_N_S_smbus6_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_smbus6_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_smbus6_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_smbus6_COMPAT_MODEL_IDX_0 "stm32-smbus"
#define DT_N_S_smbus6_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_smbus6_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_smbus6_P_i2c DT_N_S_soc_S_i2c_40009c00
#define DT_N_S_smbus6_P_i2c_IDX_0 DT_N_S_soc_S_i2c_40009c00
#define DT_N_S_smbus6_P_i2c_IDX_0_PH DT_N_S_soc_S_i2c_40009c00
#define DT_N_S_smbus6_P_i2c_IDX_0_EXISTS 1
#define DT_N_S_smbus6_P_i2c_FOREACH_PROP_ELEM(fn) fn(DT_N_S_smbus6, i2c, 0)
#define DT_N_S_smbus6_P_i2c_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_smbus6, i2c, 0)
#define DT_N_S_smbus6_P_i2c_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_smbus6, i2c, 0, __VA_ARGS__)
#define DT_N_S_smbus6_P_i2c_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_smbus6, i2c, 0, __VA_ARGS__)
#define DT_N_S_smbus6_P_i2c_LEN 1
#define DT_N_S_smbus6_P_i2c_EXISTS 1
#define DT_N_S_smbus6_P_status "disabled"
#define DT_N_S_smbus6_P_status_STRING_UNQUOTED disabled
#define DT_N_S_smbus6_P_status_STRING_TOKEN disabled
#define DT_N_S_smbus6_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_smbus6_P_status_IDX_0 "disabled"
#define DT_N_S_smbus6_P_status_IDX_0_EXISTS 1
#define DT_N_S_smbus6_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_smbus6_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_smbus6_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_smbus6_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_smbus6, status, 0)
#define DT_N_S_smbus6_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_smbus6, status, 0)
#define DT_N_S_smbus6_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_smbus6, status, 0, __VA_ARGS__)
#define DT_N_S_smbus6_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_smbus6, status, 0, __VA_ARGS__)
#define DT_N_S_smbus6_P_status_LEN 1
#define DT_N_S_smbus6_P_status_EXISTS 1
#define DT_N_S_smbus6_P_compatible {"st,stm32-smbus"}
#define DT_N_S_smbus6_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_smbus6_P_compatible_IDX_0 "st,stm32-smbus"
#define DT_N_S_smbus6_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-smbus
#define DT_N_S_smbus6_P_compatible_IDX_0_STRING_TOKEN st_stm32_smbus
#define DT_N_S_smbus6_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_SMBUS
#define DT_N_S_smbus6_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_smbus6, compatible, 0)
#define DT_N_S_smbus6_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_smbus6, compatible, 0)
#define DT_N_S_smbus6_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_smbus6, compatible, 0, __VA_ARGS__)
#define DT_N_S_smbus6_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_smbus6, compatible, 0, __VA_ARGS__)
#define DT_N_S_smbus6_P_compatible_LEN 1
#define DT_N_S_smbus6_P_compatible_EXISTS 1
#define DT_N_S_smbus6_P_zephyr_deferred_init 0
#define DT_N_S_smbus6_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_smbus6_P_wakeup_source 0
#define DT_N_S_smbus6_P_wakeup_source_EXISTS 1
#define DT_N_S_smbus6_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_smbus6_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@42020000/analog_pa13
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_42020000_S_analog_pa13
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pa13_PATH "/soc/pin-controller@42020000/analog_pa13"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pa13_FULL_NAME "analog_pa13"
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pa13_FULL_NAME_UNQUOTED analog_pa13
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pa13_FULL_NAME_TOKEN analog_pa13
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pa13_FULL_NAME_UPPER_TOKEN ANALOG_PA13

/* Node parent (/soc/pin-controller@42020000) identifier: */
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pa13_PARENT DT_N_S_soc_S_pin_controller_42020000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pa13_CHILD_IDX 10

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pa13_NODELABEL_NUM 1
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pa13_FOREACH_NODELABEL(fn) fn(analog_pa13)
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pa13_FOREACH_NODELABEL_VARGS(fn, ...) fn(analog_pa13, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pa13_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_controller_42020000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pa13_CHILD_NUM 0
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pa13_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pa13_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pa13_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pa13_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pa13_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pa13_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pa13_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pa13_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pa13_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pa13_HASH ySEbBKtZdfxl_8z_H2bh8ODXBlCMEf1GKATE8aosc1k

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pa13_ORD 32
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pa13_ORD_STR_SORTABLE 00032

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pa13_REQUIRES_ORDS \
	10, /* /soc/pin-controller@42020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pa13_SUPPORTS_ORDS \
	42, /* /swj_port */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pa13_EXISTS 1
#define DT_N_NODELABEL_analog_pa13 DT_N_S_soc_S_pin_controller_42020000_S_analog_pa13

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pa13_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pa13_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pa13_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pa13_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pa13_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pa13_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pa13_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pa13_P_pinmux 432
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pa13_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pa13_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pa13_P_slew_rate_STRING_UNQUOTED low-speed
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pa13_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pa13_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pa13_P_slew_rate_IDX_0 "low-speed"
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pa13_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pa13_P_slew_rate_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pa13_P_slew_rate_IDX_0_ENUM_VAL_low_speed_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pa13_P_slew_rate_ENUM_VAL_low_speed_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pa13_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_42020000_S_analog_pa13, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pa13_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_42020000_S_analog_pa13, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pa13_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_42020000_S_analog_pa13, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pa13_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_42020000_S_analog_pa13, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pa13_P_slew_rate_LEN 1
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pa13_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pa13_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pa13_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pa13_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pa13_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pa13_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pa13_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pa13_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pa13_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pa13_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pa13_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pa13_P_output_low 0
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pa13_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pa13_P_output_high 0
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pa13_P_output_high_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@42020000/analog_pa14
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_42020000_S_analog_pa14
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pa14_PATH "/soc/pin-controller@42020000/analog_pa14"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pa14_FULL_NAME "analog_pa14"
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pa14_FULL_NAME_UNQUOTED analog_pa14
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pa14_FULL_NAME_TOKEN analog_pa14
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pa14_FULL_NAME_UPPER_TOKEN ANALOG_PA14

/* Node parent (/soc/pin-controller@42020000) identifier: */
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pa14_PARENT DT_N_S_soc_S_pin_controller_42020000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pa14_CHILD_IDX 11

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pa14_NODELABEL_NUM 1
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pa14_FOREACH_NODELABEL(fn) fn(analog_pa14)
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pa14_FOREACH_NODELABEL_VARGS(fn, ...) fn(analog_pa14, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pa14_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_controller_42020000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pa14_CHILD_NUM 0
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pa14_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pa14_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pa14_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pa14_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pa14_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pa14_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pa14_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pa14_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pa14_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pa14_HASH PWk_1s2IiIXTUshCAvbMYoUIwgDPxWeYiakL5ji_z5o

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pa14_ORD 33
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pa14_ORD_STR_SORTABLE 00033

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pa14_REQUIRES_ORDS \
	10, /* /soc/pin-controller@42020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pa14_SUPPORTS_ORDS \
	42, /* /swj_port */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pa14_EXISTS 1
#define DT_N_NODELABEL_analog_pa14 DT_N_S_soc_S_pin_controller_42020000_S_analog_pa14

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pa14_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pa14_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pa14_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pa14_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pa14_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pa14_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pa14_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pa14_P_pinmux 464
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pa14_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pa14_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pa14_P_slew_rate_STRING_UNQUOTED low-speed
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pa14_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pa14_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pa14_P_slew_rate_IDX_0 "low-speed"
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pa14_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pa14_P_slew_rate_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pa14_P_slew_rate_IDX_0_ENUM_VAL_low_speed_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pa14_P_slew_rate_ENUM_VAL_low_speed_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pa14_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_42020000_S_analog_pa14, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pa14_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_42020000_S_analog_pa14, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pa14_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_42020000_S_analog_pa14, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pa14_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_42020000_S_analog_pa14, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pa14_P_slew_rate_LEN 1
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pa14_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pa14_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pa14_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pa14_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pa14_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pa14_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pa14_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pa14_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pa14_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pa14_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pa14_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pa14_P_output_low 0
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pa14_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pa14_P_output_high 0
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pa14_P_output_high_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@42020000/analog_pa15
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_42020000_S_analog_pa15
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pa15_PATH "/soc/pin-controller@42020000/analog_pa15"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pa15_FULL_NAME "analog_pa15"
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pa15_FULL_NAME_UNQUOTED analog_pa15
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pa15_FULL_NAME_TOKEN analog_pa15
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pa15_FULL_NAME_UPPER_TOKEN ANALOG_PA15

/* Node parent (/soc/pin-controller@42020000) identifier: */
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pa15_PARENT DT_N_S_soc_S_pin_controller_42020000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pa15_CHILD_IDX 12

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pa15_NODELABEL_NUM 1
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pa15_FOREACH_NODELABEL(fn) fn(analog_pa15)
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pa15_FOREACH_NODELABEL_VARGS(fn, ...) fn(analog_pa15, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pa15_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_controller_42020000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pa15_CHILD_NUM 0
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pa15_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pa15_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pa15_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pa15_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pa15_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pa15_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pa15_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pa15_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pa15_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pa15_HASH C52GhbOpzlb16NQNSropJd9aNzvRW1ecQ08CMepnlwE

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pa15_ORD 34
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pa15_ORD_STR_SORTABLE 00034

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pa15_REQUIRES_ORDS \
	10, /* /soc/pin-controller@42020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pa15_SUPPORTS_ORDS \
	42, /* /swj_port */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pa15_EXISTS 1
#define DT_N_NODELABEL_analog_pa15 DT_N_S_soc_S_pin_controller_42020000_S_analog_pa15

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pa15_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pa15_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pa15_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pa15_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pa15_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pa15_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pa15_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pa15_P_pinmux 496
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pa15_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pa15_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pa15_P_slew_rate_STRING_UNQUOTED low-speed
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pa15_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pa15_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pa15_P_slew_rate_IDX_0 "low-speed"
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pa15_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pa15_P_slew_rate_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pa15_P_slew_rate_IDX_0_ENUM_VAL_low_speed_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pa15_P_slew_rate_ENUM_VAL_low_speed_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pa15_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_42020000_S_analog_pa15, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pa15_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_42020000_S_analog_pa15, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pa15_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_42020000_S_analog_pa15, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pa15_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_42020000_S_analog_pa15, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pa15_P_slew_rate_LEN 1
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pa15_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pa15_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pa15_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pa15_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pa15_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pa15_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pa15_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pa15_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pa15_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pa15_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pa15_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pa15_P_output_low 0
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pa15_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pa15_P_output_high 0
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pa15_P_output_high_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@42020000/analog_pb3
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_42020000_S_analog_pb3
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pb3_PATH "/soc/pin-controller@42020000/analog_pb3"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pb3_FULL_NAME "analog_pb3"
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pb3_FULL_NAME_UNQUOTED analog_pb3
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pb3_FULL_NAME_TOKEN analog_pb3
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pb3_FULL_NAME_UPPER_TOKEN ANALOG_PB3

/* Node parent (/soc/pin-controller@42020000) identifier: */
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pb3_PARENT DT_N_S_soc_S_pin_controller_42020000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pb3_CHILD_IDX 13

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pb3_NODELABEL_NUM 1
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pb3_FOREACH_NODELABEL(fn) fn(analog_pb3)
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pb3_FOREACH_NODELABEL_VARGS(fn, ...) fn(analog_pb3, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pb3_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_controller_42020000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pb3_CHILD_NUM 0
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pb3_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pb3_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pb3_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pb3_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pb3_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pb3_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pb3_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pb3_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pb3_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pb3_HASH u0Dj3ed82RDpSoLXwPKjazAIdCI1WTaPN1X0jvNr414

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pb3_ORD 35
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pb3_ORD_STR_SORTABLE 00035

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pb3_REQUIRES_ORDS \
	10, /* /soc/pin-controller@42020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pb3_SUPPORTS_ORDS \
	42, /* /swj_port */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pb3_EXISTS 1
#define DT_N_NODELABEL_analog_pb3 DT_N_S_soc_S_pin_controller_42020000_S_analog_pb3

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pb3_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pb3_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pb3_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pb3_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pb3_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pb3_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pb3_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pb3_P_pinmux 624
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pb3_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pb3_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pb3_P_slew_rate_STRING_UNQUOTED low-speed
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pb3_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pb3_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pb3_P_slew_rate_IDX_0 "low-speed"
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pb3_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pb3_P_slew_rate_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pb3_P_slew_rate_IDX_0_ENUM_VAL_low_speed_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pb3_P_slew_rate_ENUM_VAL_low_speed_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pb3_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_42020000_S_analog_pb3, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pb3_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_42020000_S_analog_pb3, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pb3_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_42020000_S_analog_pb3, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pb3_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_42020000_S_analog_pb3, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pb3_P_slew_rate_LEN 1
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pb3_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pb3_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pb3_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pb3_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pb3_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pb3_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pb3_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pb3_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pb3_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pb3_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pb3_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pb3_P_output_low 0
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pb3_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pb3_P_output_high 0
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pb3_P_output_high_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@42020000/analog_pb4
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_42020000_S_analog_pb4
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pb4_PATH "/soc/pin-controller@42020000/analog_pb4"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pb4_FULL_NAME "analog_pb4"
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pb4_FULL_NAME_UNQUOTED analog_pb4
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pb4_FULL_NAME_TOKEN analog_pb4
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pb4_FULL_NAME_UPPER_TOKEN ANALOG_PB4

/* Node parent (/soc/pin-controller@42020000) identifier: */
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pb4_PARENT DT_N_S_soc_S_pin_controller_42020000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pb4_CHILD_IDX 14

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pb4_NODELABEL_NUM 1
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pb4_FOREACH_NODELABEL(fn) fn(analog_pb4)
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pb4_FOREACH_NODELABEL_VARGS(fn, ...) fn(analog_pb4, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pb4_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_controller_42020000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pb4_CHILD_NUM 0
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pb4_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pb4_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pb4_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pb4_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pb4_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pb4_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pb4_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pb4_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pb4_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pb4_HASH HxJ6N8Zx1y_sDfQQrvcGwIMoNGspemW5bA417bQomVQ

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pb4_ORD 36
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pb4_ORD_STR_SORTABLE 00036

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pb4_REQUIRES_ORDS \
	10, /* /soc/pin-controller@42020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pb4_SUPPORTS_ORDS \
	42, /* /swj_port */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pb4_EXISTS 1
#define DT_N_NODELABEL_analog_pb4 DT_N_S_soc_S_pin_controller_42020000_S_analog_pb4

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pb4_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pb4_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pb4_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pb4_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pb4_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pb4_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pb4_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pb4_P_pinmux 656
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pb4_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pb4_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pb4_P_slew_rate_STRING_UNQUOTED low-speed
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pb4_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pb4_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pb4_P_slew_rate_IDX_0 "low-speed"
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pb4_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pb4_P_slew_rate_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pb4_P_slew_rate_IDX_0_ENUM_VAL_low_speed_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pb4_P_slew_rate_ENUM_VAL_low_speed_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pb4_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_42020000_S_analog_pb4, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pb4_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_42020000_S_analog_pb4, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pb4_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_42020000_S_analog_pb4, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pb4_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_42020000_S_analog_pb4, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pb4_P_slew_rate_LEN 1
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pb4_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pb4_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pb4_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pb4_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pb4_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pb4_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pb4_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pb4_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pb4_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pb4_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pb4_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pb4_P_output_low 0
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pb4_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pb4_P_output_high 0
#define DT_N_S_soc_S_pin_controller_42020000_S_analog_pb4_P_output_high_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@42020000/debug_jtck_swclk_pa14
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_42020000_S_debug_jtck_swclk_pa14
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtck_swclk_pa14_PATH "/soc/pin-controller@42020000/debug_jtck_swclk_pa14"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtck_swclk_pa14_FULL_NAME "debug_jtck_swclk_pa14"
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtck_swclk_pa14_FULL_NAME_UNQUOTED debug_jtck_swclk_pa14
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtck_swclk_pa14_FULL_NAME_TOKEN debug_jtck_swclk_pa14
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtck_swclk_pa14_FULL_NAME_UPPER_TOKEN DEBUG_JTCK_SWCLK_PA14

/* Node parent (/soc/pin-controller@42020000) identifier: */
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtck_swclk_pa14_PARENT DT_N_S_soc_S_pin_controller_42020000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtck_swclk_pa14_CHILD_IDX 23

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtck_swclk_pa14_NODELABEL_NUM 1
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtck_swclk_pa14_FOREACH_NODELABEL(fn) fn(debug_jtck_swclk_pa14)
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtck_swclk_pa14_FOREACH_NODELABEL_VARGS(fn, ...) fn(debug_jtck_swclk_pa14, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtck_swclk_pa14_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_controller_42020000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtck_swclk_pa14_CHILD_NUM 0
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtck_swclk_pa14_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtck_swclk_pa14_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtck_swclk_pa14_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtck_swclk_pa14_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtck_swclk_pa14_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtck_swclk_pa14_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtck_swclk_pa14_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtck_swclk_pa14_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtck_swclk_pa14_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtck_swclk_pa14_HASH Ma_47Cm1udqQ9i8J9i6VnmzQf_2G0vbgSmIWa6D94do

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtck_swclk_pa14_ORD 37
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtck_swclk_pa14_ORD_STR_SORTABLE 00037

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtck_swclk_pa14_REQUIRES_ORDS \
	10, /* /soc/pin-controller@42020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtck_swclk_pa14_SUPPORTS_ORDS \
	42, /* /swj_port */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtck_swclk_pa14_EXISTS 1
#define DT_N_NODELABEL_debug_jtck_swclk_pa14 DT_N_S_soc_S_pin_controller_42020000_S_debug_jtck_swclk_pa14

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtck_swclk_pa14_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtck_swclk_pa14_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtck_swclk_pa14_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtck_swclk_pa14_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtck_swclk_pa14_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtck_swclk_pa14_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtck_swclk_pa14_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtck_swclk_pa14_P_pinmux 448
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtck_swclk_pa14_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtck_swclk_pa14_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtck_swclk_pa14_P_slew_rate_STRING_UNQUOTED low-speed
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtck_swclk_pa14_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtck_swclk_pa14_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtck_swclk_pa14_P_slew_rate_IDX_0 "low-speed"
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtck_swclk_pa14_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtck_swclk_pa14_P_slew_rate_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtck_swclk_pa14_P_slew_rate_IDX_0_ENUM_VAL_low_speed_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtck_swclk_pa14_P_slew_rate_ENUM_VAL_low_speed_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtck_swclk_pa14_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_42020000_S_debug_jtck_swclk_pa14, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtck_swclk_pa14_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_42020000_S_debug_jtck_swclk_pa14, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtck_swclk_pa14_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_42020000_S_debug_jtck_swclk_pa14, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtck_swclk_pa14_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_42020000_S_debug_jtck_swclk_pa14, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtck_swclk_pa14_P_slew_rate_LEN 1
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtck_swclk_pa14_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtck_swclk_pa14_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtck_swclk_pa14_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtck_swclk_pa14_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtck_swclk_pa14_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtck_swclk_pa14_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtck_swclk_pa14_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtck_swclk_pa14_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtck_swclk_pa14_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtck_swclk_pa14_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtck_swclk_pa14_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtck_swclk_pa14_P_output_low 0
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtck_swclk_pa14_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtck_swclk_pa14_P_output_high 0
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtck_swclk_pa14_P_output_high_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@42020000/debug_jtdi_pa15
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_42020000_S_debug_jtdi_pa15
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtdi_pa15_PATH "/soc/pin-controller@42020000/debug_jtdi_pa15"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtdi_pa15_FULL_NAME "debug_jtdi_pa15"
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtdi_pa15_FULL_NAME_UNQUOTED debug_jtdi_pa15
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtdi_pa15_FULL_NAME_TOKEN debug_jtdi_pa15
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtdi_pa15_FULL_NAME_UPPER_TOKEN DEBUG_JTDI_PA15

/* Node parent (/soc/pin-controller@42020000) identifier: */
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtdi_pa15_PARENT DT_N_S_soc_S_pin_controller_42020000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtdi_pa15_CHILD_IDX 24

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtdi_pa15_NODELABEL_NUM 1
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtdi_pa15_FOREACH_NODELABEL(fn) fn(debug_jtdi_pa15)
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtdi_pa15_FOREACH_NODELABEL_VARGS(fn, ...) fn(debug_jtdi_pa15, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtdi_pa15_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_controller_42020000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtdi_pa15_CHILD_NUM 0
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtdi_pa15_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtdi_pa15_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtdi_pa15_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtdi_pa15_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtdi_pa15_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtdi_pa15_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtdi_pa15_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtdi_pa15_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtdi_pa15_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtdi_pa15_HASH CSjhQejAeLbzeuBWoUb3kEWqlLGe_R9bWYiyBzWROvU

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtdi_pa15_ORD 38
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtdi_pa15_ORD_STR_SORTABLE 00038

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtdi_pa15_REQUIRES_ORDS \
	10, /* /soc/pin-controller@42020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtdi_pa15_SUPPORTS_ORDS \
	42, /* /swj_port */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtdi_pa15_EXISTS 1
#define DT_N_NODELABEL_debug_jtdi_pa15 DT_N_S_soc_S_pin_controller_42020000_S_debug_jtdi_pa15

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtdi_pa15_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtdi_pa15_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtdi_pa15_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtdi_pa15_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtdi_pa15_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtdi_pa15_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtdi_pa15_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtdi_pa15_P_pinmux 480
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtdi_pa15_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtdi_pa15_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtdi_pa15_P_slew_rate_STRING_UNQUOTED low-speed
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtdi_pa15_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtdi_pa15_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtdi_pa15_P_slew_rate_IDX_0 "low-speed"
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtdi_pa15_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtdi_pa15_P_slew_rate_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtdi_pa15_P_slew_rate_IDX_0_ENUM_VAL_low_speed_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtdi_pa15_P_slew_rate_ENUM_VAL_low_speed_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtdi_pa15_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_42020000_S_debug_jtdi_pa15, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtdi_pa15_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_42020000_S_debug_jtdi_pa15, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtdi_pa15_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_42020000_S_debug_jtdi_pa15, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtdi_pa15_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_42020000_S_debug_jtdi_pa15, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtdi_pa15_P_slew_rate_LEN 1
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtdi_pa15_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtdi_pa15_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtdi_pa15_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtdi_pa15_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtdi_pa15_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtdi_pa15_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtdi_pa15_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtdi_pa15_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtdi_pa15_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtdi_pa15_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtdi_pa15_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtdi_pa15_P_output_low 0
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtdi_pa15_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtdi_pa15_P_output_high 0
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtdi_pa15_P_output_high_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@42020000/debug_jtdo_swo_pb3
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_42020000_S_debug_jtdo_swo_pb3
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtdo_swo_pb3_PATH "/soc/pin-controller@42020000/debug_jtdo_swo_pb3"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtdo_swo_pb3_FULL_NAME "debug_jtdo_swo_pb3"
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtdo_swo_pb3_FULL_NAME_UNQUOTED debug_jtdo_swo_pb3
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtdo_swo_pb3_FULL_NAME_TOKEN debug_jtdo_swo_pb3
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtdo_swo_pb3_FULL_NAME_UPPER_TOKEN DEBUG_JTDO_SWO_PB3

/* Node parent (/soc/pin-controller@42020000) identifier: */
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtdo_swo_pb3_PARENT DT_N_S_soc_S_pin_controller_42020000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtdo_swo_pb3_CHILD_IDX 25

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtdo_swo_pb3_NODELABEL_NUM 1
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtdo_swo_pb3_FOREACH_NODELABEL(fn) fn(debug_jtdo_swo_pb3)
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtdo_swo_pb3_FOREACH_NODELABEL_VARGS(fn, ...) fn(debug_jtdo_swo_pb3, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtdo_swo_pb3_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_controller_42020000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtdo_swo_pb3_CHILD_NUM 0
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtdo_swo_pb3_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtdo_swo_pb3_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtdo_swo_pb3_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtdo_swo_pb3_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtdo_swo_pb3_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtdo_swo_pb3_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtdo_swo_pb3_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtdo_swo_pb3_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtdo_swo_pb3_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtdo_swo_pb3_HASH qa2ZiQbXtL5f8Dlsdj4gvVqOc8kuWenvVeCMKD_McE8

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtdo_swo_pb3_ORD 39
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtdo_swo_pb3_ORD_STR_SORTABLE 00039

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtdo_swo_pb3_REQUIRES_ORDS \
	10, /* /soc/pin-controller@42020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtdo_swo_pb3_SUPPORTS_ORDS \
	42, /* /swj_port */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtdo_swo_pb3_EXISTS 1
#define DT_N_NODELABEL_debug_jtdo_swo_pb3 DT_N_S_soc_S_pin_controller_42020000_S_debug_jtdo_swo_pb3

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtdo_swo_pb3_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtdo_swo_pb3_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtdo_swo_pb3_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtdo_swo_pb3_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtdo_swo_pb3_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtdo_swo_pb3_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtdo_swo_pb3_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtdo_swo_pb3_P_pinmux 608
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtdo_swo_pb3_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtdo_swo_pb3_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtdo_swo_pb3_P_slew_rate_STRING_UNQUOTED low-speed
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtdo_swo_pb3_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtdo_swo_pb3_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtdo_swo_pb3_P_slew_rate_IDX_0 "low-speed"
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtdo_swo_pb3_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtdo_swo_pb3_P_slew_rate_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtdo_swo_pb3_P_slew_rate_IDX_0_ENUM_VAL_low_speed_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtdo_swo_pb3_P_slew_rate_ENUM_VAL_low_speed_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtdo_swo_pb3_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_42020000_S_debug_jtdo_swo_pb3, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtdo_swo_pb3_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_42020000_S_debug_jtdo_swo_pb3, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtdo_swo_pb3_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_42020000_S_debug_jtdo_swo_pb3, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtdo_swo_pb3_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_42020000_S_debug_jtdo_swo_pb3, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtdo_swo_pb3_P_slew_rate_LEN 1
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtdo_swo_pb3_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtdo_swo_pb3_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtdo_swo_pb3_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtdo_swo_pb3_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtdo_swo_pb3_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtdo_swo_pb3_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtdo_swo_pb3_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtdo_swo_pb3_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtdo_swo_pb3_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtdo_swo_pb3_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtdo_swo_pb3_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtdo_swo_pb3_P_output_low 0
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtdo_swo_pb3_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtdo_swo_pb3_P_output_high 0
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtdo_swo_pb3_P_output_high_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@42020000/debug_jtms_swdio_pa13
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_42020000_S_debug_jtms_swdio_pa13
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtms_swdio_pa13_PATH "/soc/pin-controller@42020000/debug_jtms_swdio_pa13"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtms_swdio_pa13_FULL_NAME "debug_jtms_swdio_pa13"
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtms_swdio_pa13_FULL_NAME_UNQUOTED debug_jtms_swdio_pa13
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtms_swdio_pa13_FULL_NAME_TOKEN debug_jtms_swdio_pa13
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtms_swdio_pa13_FULL_NAME_UPPER_TOKEN DEBUG_JTMS_SWDIO_PA13

/* Node parent (/soc/pin-controller@42020000) identifier: */
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtms_swdio_pa13_PARENT DT_N_S_soc_S_pin_controller_42020000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtms_swdio_pa13_CHILD_IDX 22

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtms_swdio_pa13_NODELABEL_NUM 1
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtms_swdio_pa13_FOREACH_NODELABEL(fn) fn(debug_jtms_swdio_pa13)
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtms_swdio_pa13_FOREACH_NODELABEL_VARGS(fn, ...) fn(debug_jtms_swdio_pa13, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtms_swdio_pa13_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_controller_42020000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtms_swdio_pa13_CHILD_NUM 0
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtms_swdio_pa13_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtms_swdio_pa13_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtms_swdio_pa13_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtms_swdio_pa13_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtms_swdio_pa13_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtms_swdio_pa13_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtms_swdio_pa13_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtms_swdio_pa13_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtms_swdio_pa13_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtms_swdio_pa13_HASH 0ivKXpim3Ic65hTgu_gzTZKS9ITnEbho_I_4mPcSe_Y

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtms_swdio_pa13_ORD 40
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtms_swdio_pa13_ORD_STR_SORTABLE 00040

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtms_swdio_pa13_REQUIRES_ORDS \
	10, /* /soc/pin-controller@42020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtms_swdio_pa13_SUPPORTS_ORDS \
	42, /* /swj_port */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtms_swdio_pa13_EXISTS 1
#define DT_N_NODELABEL_debug_jtms_swdio_pa13 DT_N_S_soc_S_pin_controller_42020000_S_debug_jtms_swdio_pa13

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtms_swdio_pa13_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtms_swdio_pa13_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtms_swdio_pa13_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtms_swdio_pa13_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtms_swdio_pa13_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtms_swdio_pa13_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtms_swdio_pa13_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtms_swdio_pa13_P_pinmux 416
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtms_swdio_pa13_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtms_swdio_pa13_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtms_swdio_pa13_P_slew_rate_STRING_UNQUOTED low-speed
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtms_swdio_pa13_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtms_swdio_pa13_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtms_swdio_pa13_P_slew_rate_IDX_0 "low-speed"
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtms_swdio_pa13_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtms_swdio_pa13_P_slew_rate_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtms_swdio_pa13_P_slew_rate_IDX_0_ENUM_VAL_low_speed_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtms_swdio_pa13_P_slew_rate_ENUM_VAL_low_speed_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtms_swdio_pa13_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_42020000_S_debug_jtms_swdio_pa13, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtms_swdio_pa13_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_42020000_S_debug_jtms_swdio_pa13, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtms_swdio_pa13_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_42020000_S_debug_jtms_swdio_pa13, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtms_swdio_pa13_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_42020000_S_debug_jtms_swdio_pa13, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtms_swdio_pa13_P_slew_rate_LEN 1
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtms_swdio_pa13_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtms_swdio_pa13_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtms_swdio_pa13_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtms_swdio_pa13_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtms_swdio_pa13_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtms_swdio_pa13_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtms_swdio_pa13_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtms_swdio_pa13_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtms_swdio_pa13_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtms_swdio_pa13_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtms_swdio_pa13_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtms_swdio_pa13_P_output_low 0
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtms_swdio_pa13_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtms_swdio_pa13_P_output_high 0
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtms_swdio_pa13_P_output_high_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@42020000/debug_jtrst_pb4
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_42020000_S_debug_jtrst_pb4
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtrst_pb4_PATH "/soc/pin-controller@42020000/debug_jtrst_pb4"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtrst_pb4_FULL_NAME "debug_jtrst_pb4"
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtrst_pb4_FULL_NAME_UNQUOTED debug_jtrst_pb4
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtrst_pb4_FULL_NAME_TOKEN debug_jtrst_pb4
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtrst_pb4_FULL_NAME_UPPER_TOKEN DEBUG_JTRST_PB4

/* Node parent (/soc/pin-controller@42020000) identifier: */
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtrst_pb4_PARENT DT_N_S_soc_S_pin_controller_42020000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtrst_pb4_CHILD_IDX 26

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtrst_pb4_NODELABEL_NUM 1
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtrst_pb4_FOREACH_NODELABEL(fn) fn(debug_jtrst_pb4)
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtrst_pb4_FOREACH_NODELABEL_VARGS(fn, ...) fn(debug_jtrst_pb4, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtrst_pb4_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_controller_42020000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtrst_pb4_CHILD_NUM 0
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtrst_pb4_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtrst_pb4_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtrst_pb4_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtrst_pb4_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtrst_pb4_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtrst_pb4_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtrst_pb4_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtrst_pb4_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtrst_pb4_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtrst_pb4_HASH tgkB8JlBm6L9whTfWoeF__K5ODWxX58c3MjFuxW2q38

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtrst_pb4_ORD 41
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtrst_pb4_ORD_STR_SORTABLE 00041

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtrst_pb4_REQUIRES_ORDS \
	10, /* /soc/pin-controller@42020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtrst_pb4_SUPPORTS_ORDS \
	42, /* /swj_port */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtrst_pb4_EXISTS 1
#define DT_N_NODELABEL_debug_jtrst_pb4 DT_N_S_soc_S_pin_controller_42020000_S_debug_jtrst_pb4

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtrst_pb4_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtrst_pb4_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtrst_pb4_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtrst_pb4_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtrst_pb4_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtrst_pb4_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtrst_pb4_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtrst_pb4_P_pinmux 640
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtrst_pb4_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtrst_pb4_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtrst_pb4_P_slew_rate_STRING_UNQUOTED low-speed
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtrst_pb4_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtrst_pb4_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtrst_pb4_P_slew_rate_IDX_0 "low-speed"
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtrst_pb4_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtrst_pb4_P_slew_rate_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtrst_pb4_P_slew_rate_IDX_0_ENUM_VAL_low_speed_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtrst_pb4_P_slew_rate_ENUM_VAL_low_speed_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtrst_pb4_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_42020000_S_debug_jtrst_pb4, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtrst_pb4_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_42020000_S_debug_jtrst_pb4, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtrst_pb4_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_42020000_S_debug_jtrst_pb4, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtrst_pb4_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_42020000_S_debug_jtrst_pb4, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtrst_pb4_P_slew_rate_LEN 1
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtrst_pb4_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtrst_pb4_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtrst_pb4_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtrst_pb4_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtrst_pb4_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtrst_pb4_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtrst_pb4_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtrst_pb4_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtrst_pb4_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtrst_pb4_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtrst_pb4_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtrst_pb4_P_output_low 0
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtrst_pb4_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtrst_pb4_P_output_high 0
#define DT_N_S_soc_S_pin_controller_42020000_S_debug_jtrst_pb4_P_output_high_EXISTS 1

/*
 * Devicetree node: /swj_port
 *
 * Node identifier: DT_N_S_swj_port
 *
 * Binding (compatible = swj-connector):
 *   $ZEPHYR_BASE\dts\bindings\gpio\swj-connector.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_swj_port_PATH "/swj_port"

/* Node's name with unit-address: */
#define DT_N_S_swj_port_FULL_NAME "swj_port"
#define DT_N_S_swj_port_FULL_NAME_UNQUOTED swj_port
#define DT_N_S_swj_port_FULL_NAME_TOKEN swj_port
#define DT_N_S_swj_port_FULL_NAME_UPPER_TOKEN SWJ_PORT

/* Node parent (/) identifier: */
#define DT_N_S_swj_port_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_swj_port_CHILD_IDX 7

/* Helpers for dealing with node labels: */
#define DT_N_S_swj_port_NODELABEL_NUM 1
#define DT_N_S_swj_port_FOREACH_NODELABEL(fn) fn(swj_port)
#define DT_N_S_swj_port_FOREACH_NODELABEL_VARGS(fn, ...) fn(swj_port, __VA_ARGS__)
#define DT_N_S_swj_port_FOREACH_ANCESTOR(fn) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_swj_port_CHILD_NUM 0
#define DT_N_S_swj_port_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_swj_port_FOREACH_CHILD(fn) 
#define DT_N_S_swj_port_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_swj_port_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_swj_port_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_swj_port_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_swj_port_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_swj_port_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_swj_port_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_swj_port_HASH U1UodHnq5uNkq5W0AmAV9lCiZpgB9uVG4n8BvnEHrz8

/* Node's dependency ordinal: */
#define DT_N_S_swj_port_ORD 42
#define DT_N_S_swj_port_ORD_STR_SORTABLE 00042

/* Ordinals for what this node depends on directly: */
#define DT_N_S_swj_port_REQUIRES_ORDS \
	0, /* / */ \
	32, /* /soc/pin-controller@42020000/analog_pa13 */ \
	33, /* /soc/pin-controller@42020000/analog_pa14 */ \
	34, /* /soc/pin-controller@42020000/analog_pa15 */ \
	35, /* /soc/pin-controller@42020000/analog_pb3 */ \
	36, /* /soc/pin-controller@42020000/analog_pb4 */ \
	37, /* /soc/pin-controller@42020000/debug_jtck_swclk_pa14 */ \
	38, /* /soc/pin-controller@42020000/debug_jtdi_pa15 */ \
	39, /* /soc/pin-controller@42020000/debug_jtdo_swo_pb3 */ \
	40, /* /soc/pin-controller@42020000/debug_jtms_swdio_pa13 */ \
	41, /* /soc/pin-controller@42020000/debug_jtrst_pb4 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_swj_port_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_swj_port_EXISTS 1
#define DT_N_INST_0_swj_connector DT_N_S_swj_port
#define DT_N_NODELABEL_swj_port   DT_N_S_swj_port

/* Macros for properties that are special in the specification: */
#define DT_N_S_swj_port_REG_NUM 0
#define DT_N_S_swj_port_RANGES_NUM 0
#define DT_N_S_swj_port_FOREACH_RANGE(fn) 
#define DT_N_S_swj_port_IRQ_NUM 0
#define DT_N_S_swj_port_IRQ_LEVEL 0
#define DT_N_S_swj_port_COMPAT_MATCHES_swj_connector 1
#define DT_N_S_swj_port_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_swj_port_PINCTRL_NUM 2
#define DT_N_S_swj_port_PINCTRL_IDX_0_EXISTS 1
#define DT_N_S_swj_port_PINCTRL_IDX_0_TOKEN default
#define DT_N_S_swj_port_PINCTRL_IDX_0_UPPER_TOKEN DEFAULT
#define DT_N_S_swj_port_PINCTRL_NAME_default_EXISTS 1
#define DT_N_S_swj_port_PINCTRL_NAME_default_IDX 0
#define DT_N_S_swj_port_PINCTRL_NAME_default_IDX_0_PH DT_N_S_soc_S_pin_controller_42020000_S_debug_jtms_swdio_pa13
#define DT_N_S_swj_port_PINCTRL_NAME_default_IDX_1_PH DT_N_S_soc_S_pin_controller_42020000_S_debug_jtck_swclk_pa14
#define DT_N_S_swj_port_PINCTRL_NAME_default_IDX_2_PH DT_N_S_soc_S_pin_controller_42020000_S_debug_jtdi_pa15
#define DT_N_S_swj_port_PINCTRL_NAME_default_IDX_3_PH DT_N_S_soc_S_pin_controller_42020000_S_debug_jtdo_swo_pb3
#define DT_N_S_swj_port_PINCTRL_NAME_default_IDX_4_PH DT_N_S_soc_S_pin_controller_42020000_S_debug_jtrst_pb4
#define DT_N_S_swj_port_PINCTRL_IDX_1_EXISTS 1
#define DT_N_S_swj_port_PINCTRL_IDX_1_TOKEN sleep
#define DT_N_S_swj_port_PINCTRL_IDX_1_UPPER_TOKEN SLEEP
#define DT_N_S_swj_port_PINCTRL_NAME_sleep_EXISTS 1
#define DT_N_S_swj_port_PINCTRL_NAME_sleep_IDX 1
#define DT_N_S_swj_port_PINCTRL_NAME_sleep_IDX_0_PH DT_N_S_soc_S_pin_controller_42020000_S_analog_pa13
#define DT_N_S_swj_port_PINCTRL_NAME_sleep_IDX_1_PH DT_N_S_soc_S_pin_controller_42020000_S_analog_pa14
#define DT_N_S_swj_port_PINCTRL_NAME_sleep_IDX_2_PH DT_N_S_soc_S_pin_controller_42020000_S_analog_pa15
#define DT_N_S_swj_port_PINCTRL_NAME_sleep_IDX_3_PH DT_N_S_soc_S_pin_controller_42020000_S_analog_pb3
#define DT_N_S_swj_port_PINCTRL_NAME_sleep_IDX_4_PH DT_N_S_soc_S_pin_controller_42020000_S_analog_pb4

/* Generic property macros: */
#define DT_N_S_swj_port_P_pinctrl_0_IDX_0 DT_N_S_soc_S_pin_controller_42020000_S_debug_jtms_swdio_pa13
#define DT_N_S_swj_port_P_pinctrl_0_IDX_0_PH DT_N_S_soc_S_pin_controller_42020000_S_debug_jtms_swdio_pa13
#define DT_N_S_swj_port_P_pinctrl_0_IDX_0_EXISTS 1
#define DT_N_S_swj_port_P_pinctrl_0_IDX_1 DT_N_S_soc_S_pin_controller_42020000_S_debug_jtck_swclk_pa14
#define DT_N_S_swj_port_P_pinctrl_0_IDX_1_PH DT_N_S_soc_S_pin_controller_42020000_S_debug_jtck_swclk_pa14
#define DT_N_S_swj_port_P_pinctrl_0_IDX_1_EXISTS 1
#define DT_N_S_swj_port_P_pinctrl_0_IDX_2 DT_N_S_soc_S_pin_controller_42020000_S_debug_jtdi_pa15
#define DT_N_S_swj_port_P_pinctrl_0_IDX_2_PH DT_N_S_soc_S_pin_controller_42020000_S_debug_jtdi_pa15
#define DT_N_S_swj_port_P_pinctrl_0_IDX_2_EXISTS 1
#define DT_N_S_swj_port_P_pinctrl_0_IDX_3 DT_N_S_soc_S_pin_controller_42020000_S_debug_jtdo_swo_pb3
#define DT_N_S_swj_port_P_pinctrl_0_IDX_3_PH DT_N_S_soc_S_pin_controller_42020000_S_debug_jtdo_swo_pb3
#define DT_N_S_swj_port_P_pinctrl_0_IDX_3_EXISTS 1
#define DT_N_S_swj_port_P_pinctrl_0_IDX_4 DT_N_S_soc_S_pin_controller_42020000_S_debug_jtrst_pb4
#define DT_N_S_swj_port_P_pinctrl_0_IDX_4_PH DT_N_S_soc_S_pin_controller_42020000_S_debug_jtrst_pb4
#define DT_N_S_swj_port_P_pinctrl_0_IDX_4_EXISTS 1
#define DT_N_S_swj_port_P_pinctrl_0_FOREACH_PROP_ELEM(fn) fn(DT_N_S_swj_port, pinctrl_0, 0) \
	fn(DT_N_S_swj_port, pinctrl_0, 1) \
	fn(DT_N_S_swj_port, pinctrl_0, 2) \
	fn(DT_N_S_swj_port, pinctrl_0, 3) \
	fn(DT_N_S_swj_port, pinctrl_0, 4)
#define DT_N_S_swj_port_P_pinctrl_0_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_swj_port, pinctrl_0, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_swj_port, pinctrl_0, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_swj_port, pinctrl_0, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_swj_port, pinctrl_0, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_swj_port, pinctrl_0, 4)
#define DT_N_S_swj_port_P_pinctrl_0_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_swj_port, pinctrl_0, 0, __VA_ARGS__) \
	fn(DT_N_S_swj_port, pinctrl_0, 1, __VA_ARGS__) \
	fn(DT_N_S_swj_port, pinctrl_0, 2, __VA_ARGS__) \
	fn(DT_N_S_swj_port, pinctrl_0, 3, __VA_ARGS__) \
	fn(DT_N_S_swj_port, pinctrl_0, 4, __VA_ARGS__)
#define DT_N_S_swj_port_P_pinctrl_0_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_swj_port, pinctrl_0, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_swj_port, pinctrl_0, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_swj_port, pinctrl_0, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_swj_port, pinctrl_0, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_swj_port, pinctrl_0, 4, __VA_ARGS__)
#define DT_N_S_swj_port_P_pinctrl_0_LEN 5
#define DT_N_S_swj_port_P_pinctrl_0_EXISTS 1
#define DT_N_S_swj_port_P_pinctrl_1_IDX_0 DT_N_S_soc_S_pin_controller_42020000_S_analog_pa13
#define DT_N_S_swj_port_P_pinctrl_1_IDX_0_PH DT_N_S_soc_S_pin_controller_42020000_S_analog_pa13
#define DT_N_S_swj_port_P_pinctrl_1_IDX_0_EXISTS 1
#define DT_N_S_swj_port_P_pinctrl_1_IDX_1 DT_N_S_soc_S_pin_controller_42020000_S_analog_pa14
#define DT_N_S_swj_port_P_pinctrl_1_IDX_1_PH DT_N_S_soc_S_pin_controller_42020000_S_analog_pa14
#define DT_N_S_swj_port_P_pinctrl_1_IDX_1_EXISTS 1
#define DT_N_S_swj_port_P_pinctrl_1_IDX_2 DT_N_S_soc_S_pin_controller_42020000_S_analog_pa15
#define DT_N_S_swj_port_P_pinctrl_1_IDX_2_PH DT_N_S_soc_S_pin_controller_42020000_S_analog_pa15
#define DT_N_S_swj_port_P_pinctrl_1_IDX_2_EXISTS 1
#define DT_N_S_swj_port_P_pinctrl_1_IDX_3 DT_N_S_soc_S_pin_controller_42020000_S_analog_pb3
#define DT_N_S_swj_port_P_pinctrl_1_IDX_3_PH DT_N_S_soc_S_pin_controller_42020000_S_analog_pb3
#define DT_N_S_swj_port_P_pinctrl_1_IDX_3_EXISTS 1
#define DT_N_S_swj_port_P_pinctrl_1_IDX_4 DT_N_S_soc_S_pin_controller_42020000_S_analog_pb4
#define DT_N_S_swj_port_P_pinctrl_1_IDX_4_PH DT_N_S_soc_S_pin_controller_42020000_S_analog_pb4
#define DT_N_S_swj_port_P_pinctrl_1_IDX_4_EXISTS 1
#define DT_N_S_swj_port_P_pinctrl_1_FOREACH_PROP_ELEM(fn) fn(DT_N_S_swj_port, pinctrl_1, 0) \
	fn(DT_N_S_swj_port, pinctrl_1, 1) \
	fn(DT_N_S_swj_port, pinctrl_1, 2) \
	fn(DT_N_S_swj_port, pinctrl_1, 3) \
	fn(DT_N_S_swj_port, pinctrl_1, 4)
#define DT_N_S_swj_port_P_pinctrl_1_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_swj_port, pinctrl_1, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_swj_port, pinctrl_1, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_swj_port, pinctrl_1, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_swj_port, pinctrl_1, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_swj_port, pinctrl_1, 4)
#define DT_N_S_swj_port_P_pinctrl_1_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_swj_port, pinctrl_1, 0, __VA_ARGS__) \
	fn(DT_N_S_swj_port, pinctrl_1, 1, __VA_ARGS__) \
	fn(DT_N_S_swj_port, pinctrl_1, 2, __VA_ARGS__) \
	fn(DT_N_S_swj_port, pinctrl_1, 3, __VA_ARGS__) \
	fn(DT_N_S_swj_port, pinctrl_1, 4, __VA_ARGS__)
#define DT_N_S_swj_port_P_pinctrl_1_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_swj_port, pinctrl_1, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_swj_port, pinctrl_1, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_swj_port, pinctrl_1, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_swj_port, pinctrl_1, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_swj_port, pinctrl_1, 4, __VA_ARGS__)
#define DT_N_S_swj_port_P_pinctrl_1_LEN 5
#define DT_N_S_swj_port_P_pinctrl_1_EXISTS 1
#define DT_N_S_swj_port_P_pinctrl_names {"default", "sleep"}
#define DT_N_S_swj_port_P_pinctrl_names_IDX_0_EXISTS 1
#define DT_N_S_swj_port_P_pinctrl_names_IDX_0 "default"
#define DT_N_S_swj_port_P_pinctrl_names_IDX_0_STRING_UNQUOTED default
#define DT_N_S_swj_port_P_pinctrl_names_IDX_0_STRING_TOKEN default
#define DT_N_S_swj_port_P_pinctrl_names_IDX_0_STRING_UPPER_TOKEN DEFAULT
#define DT_N_S_swj_port_P_pinctrl_names_IDX_1_EXISTS 1
#define DT_N_S_swj_port_P_pinctrl_names_IDX_1 "sleep"
#define DT_N_S_swj_port_P_pinctrl_names_IDX_1_STRING_UNQUOTED sleep
#define DT_N_S_swj_port_P_pinctrl_names_IDX_1_STRING_TOKEN sleep
#define DT_N_S_swj_port_P_pinctrl_names_IDX_1_STRING_UPPER_TOKEN SLEEP
#define DT_N_S_swj_port_P_pinctrl_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_swj_port, pinctrl_names, 0) \
	fn(DT_N_S_swj_port, pinctrl_names, 1)
#define DT_N_S_swj_port_P_pinctrl_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_swj_port, pinctrl_names, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_swj_port, pinctrl_names, 1)
#define DT_N_S_swj_port_P_pinctrl_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_swj_port, pinctrl_names, 0, __VA_ARGS__) \
	fn(DT_N_S_swj_port, pinctrl_names, 1, __VA_ARGS__)
#define DT_N_S_swj_port_P_pinctrl_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_swj_port, pinctrl_names, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_swj_port, pinctrl_names, 1, __VA_ARGS__)
#define DT_N_S_swj_port_P_pinctrl_names_LEN 2
#define DT_N_S_swj_port_P_pinctrl_names_EXISTS 1

/*
 * Devicetree node: /vbat_1
 *
 * Node identifier: DT_N_S_vbat_1
 *
 * Binding (compatible = st,stm32-vbat):
 *   $ZEPHYR_BASE\dts\bindings\sensor\st,stm32-vbat.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_vbat_1_PATH "/vbat_1"

/* Node's name with unit-address: */
#define DT_N_S_vbat_1_FULL_NAME "vbat_1"
#define DT_N_S_vbat_1_FULL_NAME_UNQUOTED vbat_1
#define DT_N_S_vbat_1_FULL_NAME_TOKEN vbat_1
#define DT_N_S_vbat_1_FULL_NAME_UPPER_TOKEN VBAT_1

/* Node parent (/) identifier: */
#define DT_N_S_vbat_1_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_vbat_1_CHILD_IDX 11

/* Helpers for dealing with node labels: */
#define DT_N_S_vbat_1_NODELABEL_NUM 1
#define DT_N_S_vbat_1_FOREACH_NODELABEL(fn) fn(vbat1)
#define DT_N_S_vbat_1_FOREACH_NODELABEL_VARGS(fn, ...) fn(vbat1, __VA_ARGS__)
#define DT_N_S_vbat_1_FOREACH_ANCESTOR(fn) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_vbat_1_CHILD_NUM 0
#define DT_N_S_vbat_1_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_vbat_1_FOREACH_CHILD(fn) 
#define DT_N_S_vbat_1_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_vbat_1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_vbat_1_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_vbat_1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_vbat_1_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_vbat_1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_vbat_1_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_vbat_1_HASH XfSlnjSa7QAymXJM48UpZVJB2A6ILoxxmJSUBbMBC3E

/* Node's dependency ordinal: */
#define DT_N_S_vbat_1_ORD 43
#define DT_N_S_vbat_1_ORD_STR_SORTABLE 00043

/* Ordinals for what this node depends on directly: */
#define DT_N_S_vbat_1_REQUIRES_ORDS \
	0, /* / */ \
	12, /* /soc/adc@42028000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_vbat_1_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_vbat_1_EXISTS 1
#define DT_N_INST_1_st_stm32_vbat DT_N_S_vbat_1
#define DT_N_NODELABEL_vbat1      DT_N_S_vbat_1

/* Macros for properties that are special in the specification: */
#define DT_N_S_vbat_1_REG_NUM 0
#define DT_N_S_vbat_1_RANGES_NUM 0
#define DT_N_S_vbat_1_FOREACH_RANGE(fn) 
#define DT_N_S_vbat_1_IRQ_NUM 0
#define DT_N_S_vbat_1_IRQ_LEVEL 0
#define DT_N_S_vbat_1_COMPAT_MATCHES_st_stm32_vbat 1
#define DT_N_S_vbat_1_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_vbat_1_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_vbat_1_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_vbat_1_COMPAT_MODEL_IDX_0 "stm32-vbat"
#define DT_N_S_vbat_1_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_vbat_1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_vbat_1_P_io_channels_IDX_0_EXISTS 1
#define DT_N_S_vbat_1_P_io_channels_IDX_0_PH DT_N_S_soc_S_adc_42028000
#define DT_N_S_vbat_1_P_io_channels_IDX_0_VAL_input 18
#define DT_N_S_vbat_1_P_io_channels_IDX_0_VAL_input_EXISTS 1
#define DT_N_S_vbat_1_P_io_channels_IDX_0_FOREACH_CELL(fn) fn(DT_N_S_vbat_1, io_channels, 0, input)
#define DT_N_S_vbat_1_P_io_channels_IDX_0_FOREACH_CELL_SEP(fn, sep) fn(DT_N_S_vbat_1, io_channels, 0, input)
#define DT_N_S_vbat_1_P_io_channels_IDX_0_NUM_CELLS 1
#define DT_N_S_vbat_1_P_io_channels_FOREACH_PROP_ELEM(fn) fn(DT_N_S_vbat_1, io_channels, 0)
#define DT_N_S_vbat_1_P_io_channels_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_vbat_1, io_channels, 0)
#define DT_N_S_vbat_1_P_io_channels_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_vbat_1, io_channels, 0, __VA_ARGS__)
#define DT_N_S_vbat_1_P_io_channels_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_vbat_1, io_channels, 0, __VA_ARGS__)
#define DT_N_S_vbat_1_P_io_channels_LEN 1
#define DT_N_S_vbat_1_P_io_channels_EXISTS 1
#define DT_N_S_vbat_1_P_ratio 4
#define DT_N_S_vbat_1_P_ratio_EXISTS 1
#define DT_N_S_vbat_1_P_status "disabled"
#define DT_N_S_vbat_1_P_status_STRING_UNQUOTED disabled
#define DT_N_S_vbat_1_P_status_STRING_TOKEN disabled
#define DT_N_S_vbat_1_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_vbat_1_P_status_IDX_0 "disabled"
#define DT_N_S_vbat_1_P_status_IDX_0_EXISTS 1
#define DT_N_S_vbat_1_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_vbat_1_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_vbat_1_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_vbat_1_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_vbat_1, status, 0)
#define DT_N_S_vbat_1_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_vbat_1, status, 0)
#define DT_N_S_vbat_1_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_vbat_1, status, 0, __VA_ARGS__)
#define DT_N_S_vbat_1_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_vbat_1, status, 0, __VA_ARGS__)
#define DT_N_S_vbat_1_P_status_LEN 1
#define DT_N_S_vbat_1_P_status_EXISTS 1
#define DT_N_S_vbat_1_P_compatible {"st,stm32-vbat"}
#define DT_N_S_vbat_1_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_vbat_1_P_compatible_IDX_0 "st,stm32-vbat"
#define DT_N_S_vbat_1_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-vbat
#define DT_N_S_vbat_1_P_compatible_IDX_0_STRING_TOKEN st_stm32_vbat
#define DT_N_S_vbat_1_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_VBAT
#define DT_N_S_vbat_1_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_vbat_1, compatible, 0)
#define DT_N_S_vbat_1_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_vbat_1, compatible, 0)
#define DT_N_S_vbat_1_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_vbat_1, compatible, 0, __VA_ARGS__)
#define DT_N_S_vbat_1_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_vbat_1, compatible, 0, __VA_ARGS__)
#define DT_N_S_vbat_1_P_compatible_LEN 1
#define DT_N_S_vbat_1_P_compatible_EXISTS 1
#define DT_N_S_vbat_1_P_zephyr_deferred_init 0
#define DT_N_S_vbat_1_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_vbat_1_P_wakeup_source 0
#define DT_N_S_vbat_1_P_wakeup_source_EXISTS 1
#define DT_N_S_vbat_1_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_vbat_1_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@42020000/adc4_in18_pb0
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_42020000_S_adc4_in18_pb0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_42020000_S_adc4_in18_pb0_PATH "/soc/pin-controller@42020000/adc4_in18_pb0"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_42020000_S_adc4_in18_pb0_FULL_NAME "adc4_in18_pb0"
#define DT_N_S_soc_S_pin_controller_42020000_S_adc4_in18_pb0_FULL_NAME_UNQUOTED adc4_in18_pb0
#define DT_N_S_soc_S_pin_controller_42020000_S_adc4_in18_pb0_FULL_NAME_TOKEN adc4_in18_pb0
#define DT_N_S_soc_S_pin_controller_42020000_S_adc4_in18_pb0_FULL_NAME_UPPER_TOKEN ADC4_IN18_PB0

/* Node parent (/soc/pin-controller@42020000) identifier: */
#define DT_N_S_soc_S_pin_controller_42020000_S_adc4_in18_pb0_PARENT DT_N_S_soc_S_pin_controller_42020000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_42020000_S_adc4_in18_pb0_CHILD_IDX 9

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_controller_42020000_S_adc4_in18_pb0_NODELABEL_NUM 1
#define DT_N_S_soc_S_pin_controller_42020000_S_adc4_in18_pb0_FOREACH_NODELABEL(fn) fn(adc4_in18_pb0)
#define DT_N_S_soc_S_pin_controller_42020000_S_adc4_in18_pb0_FOREACH_NODELABEL_VARGS(fn, ...) fn(adc4_in18_pb0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_42020000_S_adc4_in18_pb0_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_controller_42020000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_42020000_S_adc4_in18_pb0_CHILD_NUM 0
#define DT_N_S_soc_S_pin_controller_42020000_S_adc4_in18_pb0_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pin_controller_42020000_S_adc4_in18_pb0_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_42020000_S_adc4_in18_pb0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_42020000_S_adc4_in18_pb0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_42020000_S_adc4_in18_pb0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_42020000_S_adc4_in18_pb0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_42020000_S_adc4_in18_pb0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_42020000_S_adc4_in18_pb0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_42020000_S_adc4_in18_pb0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_pin_controller_42020000_S_adc4_in18_pb0_HASH krOPZ5GLTPppKX8FBUS_SVdTcFlq2unQ__UoQQ5ysgc

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_42020000_S_adc4_in18_pb0_ORD 44
#define DT_N_S_soc_S_pin_controller_42020000_S_adc4_in18_pb0_ORD_STR_SORTABLE 00044

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_42020000_S_adc4_in18_pb0_REQUIRES_ORDS \
	10, /* /soc/pin-controller@42020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_42020000_S_adc4_in18_pb0_SUPPORTS_ORDS \
	45, /* /soc/adc@46021000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_42020000_S_adc4_in18_pb0_EXISTS 1
#define DT_N_NODELABEL_adc4_in18_pb0 DT_N_S_soc_S_pin_controller_42020000_S_adc4_in18_pb0

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_42020000_S_adc4_in18_pb0_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_42020000_S_adc4_in18_pb0_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_42020000_S_adc4_in18_pb0_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_42020000_S_adc4_in18_pb0_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_42020000_S_adc4_in18_pb0_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_controller_42020000_S_adc4_in18_pb0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_42020000_S_adc4_in18_pb0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_42020000_S_adc4_in18_pb0_P_pinmux 528
#define DT_N_S_soc_S_pin_controller_42020000_S_adc4_in18_pb0_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_adc4_in18_pb0_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_42020000_S_adc4_in18_pb0_P_slew_rate_STRING_UNQUOTED low-speed
#define DT_N_S_soc_S_pin_controller_42020000_S_adc4_in18_pb0_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_42020000_S_adc4_in18_pb0_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_42020000_S_adc4_in18_pb0_P_slew_rate_IDX_0 "low-speed"
#define DT_N_S_soc_S_pin_controller_42020000_S_adc4_in18_pb0_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_adc4_in18_pb0_P_slew_rate_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_42020000_S_adc4_in18_pb0_P_slew_rate_IDX_0_ENUM_VAL_low_speed_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_adc4_in18_pb0_P_slew_rate_ENUM_VAL_low_speed_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_adc4_in18_pb0_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_42020000_S_adc4_in18_pb0, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_42020000_S_adc4_in18_pb0_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_42020000_S_adc4_in18_pb0, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_42020000_S_adc4_in18_pb0_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_42020000_S_adc4_in18_pb0, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_42020000_S_adc4_in18_pb0_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_42020000_S_adc4_in18_pb0, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_42020000_S_adc4_in18_pb0_P_slew_rate_LEN 1
#define DT_N_S_soc_S_pin_controller_42020000_S_adc4_in18_pb0_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_adc4_in18_pb0_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_42020000_S_adc4_in18_pb0_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_adc4_in18_pb0_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_42020000_S_adc4_in18_pb0_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_adc4_in18_pb0_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_42020000_S_adc4_in18_pb0_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_adc4_in18_pb0_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_42020000_S_adc4_in18_pb0_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_adc4_in18_pb0_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_42020000_S_adc4_in18_pb0_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_adc4_in18_pb0_P_output_low 0
#define DT_N_S_soc_S_pin_controller_42020000_S_adc4_in18_pb0_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_adc4_in18_pb0_P_output_high 0
#define DT_N_S_soc_S_pin_controller_42020000_S_adc4_in18_pb0_P_output_high_EXISTS 1

/*
 * Devicetree node: /soc/adc@46021000
 *
 * Node identifier: DT_N_S_soc_S_adc_46021000
 *
 * Binding (compatible = st,stm32-adc):
 *   $ZEPHYR_BASE\dts\bindings\adc\st,stm32-adc.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_adc_46021000_PATH "/soc/adc@46021000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_adc_46021000_FULL_NAME "adc@46021000"
#define DT_N_S_soc_S_adc_46021000_FULL_NAME_UNQUOTED adc@46021000
#define DT_N_S_soc_S_adc_46021000_FULL_NAME_TOKEN adc_46021000
#define DT_N_S_soc_S_adc_46021000_FULL_NAME_UPPER_TOKEN ADC_46021000

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_adc_46021000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_adc_46021000_CHILD_IDX 45

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_adc_46021000_NODELABEL_NUM 1
#define DT_N_S_soc_S_adc_46021000_FOREACH_NODELABEL(fn) fn(adc4)
#define DT_N_S_soc_S_adc_46021000_FOREACH_NODELABEL_VARGS(fn, ...) fn(adc4, __VA_ARGS__)
#define DT_N_S_soc_S_adc_46021000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_adc_46021000_CHILD_NUM 0
#define DT_N_S_soc_S_adc_46021000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_adc_46021000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_adc_46021000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_adc_46021000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_adc_46021000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_adc_46021000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_adc_46021000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_adc_46021000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_adc_46021000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_adc_46021000_HASH uWqLvWSch5dg_3mtho1lvTQUM55lCnLXuY0J7dwls18

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_adc_46021000_ORD 45
#define DT_N_S_soc_S_adc_46021000_ORD_STR_SORTABLE 00045

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_adc_46021000_REQUIRES_ORDS \
	4, /* /soc */ \
	5, /* /soc/interrupt-controller@e000e100 */ \
	9, /* /soc/rcc@46020c00 */ \
	44, /* /soc/pin-controller@42020000/adc4_in18_pb0 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_adc_46021000_SUPPORTS_ORDS \
	46, /* /vbat_4 */ \
	48, /* /vref_4 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_adc_46021000_EXISTS 1
#define DT_N_INST_1_st_stm32_adc DT_N_S_soc_S_adc_46021000
#define DT_N_NODELABEL_adc4      DT_N_S_soc_S_adc_46021000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_adc_46021000_REG_NUM 1
#define DT_N_S_soc_S_adc_46021000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_46021000_REG_IDX_0_VAL_ADDRESS 1174540288 /* 0x46021000 */
#define DT_N_S_soc_S_adc_46021000_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_adc_46021000_RANGES_NUM 0
#define DT_N_S_soc_S_adc_46021000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_adc_46021000_IRQ_NUM 1
#define DT_N_S_soc_S_adc_46021000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_46021000_IRQ_IDX_0_VAL_irq 113
#define DT_N_S_soc_S_adc_46021000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_adc_46021000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_46021000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_adc_46021000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_adc_46021000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_adc_46021000_IRQ_LEVEL 1
#define DT_N_S_soc_S_adc_46021000_COMPAT_MATCHES_st_stm32_adc 1
#define DT_N_S_soc_S_adc_46021000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_46021000_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_adc_46021000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_46021000_COMPAT_MODEL_IDX_0 "stm32-adc"
#define DT_N_S_soc_S_adc_46021000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_adc_46021000_PINCTRL_NUM 1
#define DT_N_S_soc_S_adc_46021000_PINCTRL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_46021000_PINCTRL_IDX_0_TOKEN default
#define DT_N_S_soc_S_adc_46021000_PINCTRL_IDX_0_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_adc_46021000_PINCTRL_NAME_default_EXISTS 1
#define DT_N_S_soc_S_adc_46021000_PINCTRL_NAME_default_IDX 0
#define DT_N_S_soc_S_adc_46021000_PINCTRL_NAME_default_IDX_0_PH DT_N_S_soc_S_pin_controller_42020000_S_adc4_in18_pb0

/* Generic property macros: */
#define DT_N_S_soc_S_adc_46021000_P_reg {1174540288 /* 0x46021000 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_adc_46021000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_46021000_P_reg_IDX_0 1174540288
#define DT_N_S_soc_S_adc_46021000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_adc_46021000_P_reg_IDX_1 1024
#define DT_N_S_soc_S_adc_46021000_P_reg_EXISTS 1
#define DT_N_S_soc_S_adc_46021000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_46021000_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_46020c00
#define DT_N_S_soc_S_adc_46021000_P_clocks_IDX_0_VAL_bus 148
#define DT_N_S_soc_S_adc_46021000_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_adc_46021000_P_clocks_IDX_0_VAL_bits 32
#define DT_N_S_soc_S_adc_46021000_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_adc_46021000_P_clocks_IDX_0_FOREACH_CELL(fn) fn(DT_N_S_soc_S_adc_46021000, clocks, 0, bus) \
	fn(DT_N_S_soc_S_adc_46021000, clocks, 0, bits)
#define DT_N_S_soc_S_adc_46021000_P_clocks_IDX_0_FOREACH_CELL_SEP(fn, sep) fn(DT_N_S_soc_S_adc_46021000, clocks, 0, bus) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_46021000, clocks, 0, bits)
#define DT_N_S_soc_S_adc_46021000_P_clocks_IDX_0_NUM_CELLS 2
#define DT_N_S_soc_S_adc_46021000_P_clocks_IDX_0_NAME "adcx"
#define DT_N_S_soc_S_adc_46021000_P_clocks_NAME_adcx_IDX 0
#define DT_N_S_soc_S_adc_46021000_P_clocks_NAME_adcx_FOREACH_CELL(fn) fn(DT_N_S_soc_S_adc_46021000, clocks, adcx, bus) \
	fn(DT_N_S_soc_S_adc_46021000, clocks, adcx, bits)
#define DT_N_S_soc_S_adc_46021000_P_clocks_NAME_adcx_FOREACH_CELL_SEP(fn, sep) fn(DT_N_S_soc_S_adc_46021000, clocks, adcx, bus) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_46021000, clocks, adcx, bits)
#define DT_N_S_soc_S_adc_46021000_P_clocks_NAME_adcx_NUM_CELLS 2
#define DT_N_S_soc_S_adc_46021000_P_clocks_NAME_adcx_PH DT_N_S_soc_S_rcc_46020c00
#define DT_N_S_soc_S_adc_46021000_P_clocks_NAME_adcx_EXISTS 1
#define DT_N_S_soc_S_adc_46021000_P_clocks_NAME_adcx_VAL_bus DT_N_S_soc_S_adc_46021000_P_clocks_IDX_0_VAL_bus
#define DT_N_S_soc_S_adc_46021000_P_clocks_NAME_adcx_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_adc_46021000_P_clocks_NAME_adcx_VAL_bits DT_N_S_soc_S_adc_46021000_P_clocks_IDX_0_VAL_bits
#define DT_N_S_soc_S_adc_46021000_P_clocks_NAME_adcx_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_adc_46021000_P_clocks_IDX_1_EXISTS 1
#define DT_N_S_soc_S_adc_46021000_P_clocks_IDX_1_PH DT_N_S_soc_S_rcc_46020c00
#define DT_N_S_soc_S_adc_46021000_P_clocks_IDX_1_VAL_bus 9
#define DT_N_S_soc_S_adc_46021000_P_clocks_IDX_1_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_adc_46021000_P_clocks_IDX_1_VAL_bits 4980968
#define DT_N_S_soc_S_adc_46021000_P_clocks_IDX_1_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_adc_46021000_P_clocks_IDX_1_FOREACH_CELL(fn) fn(DT_N_S_soc_S_adc_46021000, clocks, 1, bus) \
	fn(DT_N_S_soc_S_adc_46021000, clocks, 1, bits)
#define DT_N_S_soc_S_adc_46021000_P_clocks_IDX_1_FOREACH_CELL_SEP(fn, sep) fn(DT_N_S_soc_S_adc_46021000, clocks, 1, bus) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_46021000, clocks, 1, bits)
#define DT_N_S_soc_S_adc_46021000_P_clocks_IDX_1_NUM_CELLS 2
#define DT_N_S_soc_S_adc_46021000_P_clocks_IDX_1_NAME "adc_ker"
#define DT_N_S_soc_S_adc_46021000_P_clocks_NAME_adc_ker_IDX 1
#define DT_N_S_soc_S_adc_46021000_P_clocks_NAME_adc_ker_FOREACH_CELL(fn) fn(DT_N_S_soc_S_adc_46021000, clocks, adc_ker, bus) \
	fn(DT_N_S_soc_S_adc_46021000, clocks, adc_ker, bits)
#define DT_N_S_soc_S_adc_46021000_P_clocks_NAME_adc_ker_FOREACH_CELL_SEP(fn, sep) fn(DT_N_S_soc_S_adc_46021000, clocks, adc_ker, bus) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_46021000, clocks, adc_ker, bits)
#define DT_N_S_soc_S_adc_46021000_P_clocks_NAME_adc_ker_NUM_CELLS 2
#define DT_N_S_soc_S_adc_46021000_P_clocks_NAME_adc_ker_PH DT_N_S_soc_S_rcc_46020c00
#define DT_N_S_soc_S_adc_46021000_P_clocks_NAME_adc_ker_EXISTS 1
#define DT_N_S_soc_S_adc_46021000_P_clocks_NAME_adc_ker_VAL_bus DT_N_S_soc_S_adc_46021000_P_clocks_IDX_1_VAL_bus
#define DT_N_S_soc_S_adc_46021000_P_clocks_NAME_adc_ker_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_adc_46021000_P_clocks_NAME_adc_ker_VAL_bits DT_N_S_soc_S_adc_46021000_P_clocks_IDX_1_VAL_bits
#define DT_N_S_soc_S_adc_46021000_P_clocks_NAME_adc_ker_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_adc_46021000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_adc_46021000, clocks, 0) \
	fn(DT_N_S_soc_S_adc_46021000, clocks, 1)
#define DT_N_S_soc_S_adc_46021000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_adc_46021000, clocks, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_46021000, clocks, 1)
#define DT_N_S_soc_S_adc_46021000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_adc_46021000, clocks, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_adc_46021000, clocks, 1, __VA_ARGS__)
#define DT_N_S_soc_S_adc_46021000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_adc_46021000, clocks, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_46021000, clocks, 1, __VA_ARGS__)
#define DT_N_S_soc_S_adc_46021000_P_clocks_LEN 2
#define DT_N_S_soc_S_adc_46021000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_adc_46021000_P_clock_names {"adcx", "adc_ker"}
#define DT_N_S_soc_S_adc_46021000_P_clock_names_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_adc_46021000_P_clock_names_IDX_1_ENUM_IDX 1
#define DT_N_S_soc_S_adc_46021000_P_clock_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_46021000_P_clock_names_IDX_0_ENUM_VAL_adcx_EXISTS 1
#define DT_N_S_soc_S_adc_46021000_P_clock_names_ENUM_VAL_adcx_EXISTS 1
#define DT_N_S_soc_S_adc_46021000_P_clock_names_IDX_1_EXISTS 1
#define DT_N_S_soc_S_adc_46021000_P_clock_names_IDX_1_ENUM_VAL_adc_ker_EXISTS 1
#define DT_N_S_soc_S_adc_46021000_P_clock_names_ENUM_VAL_adc_ker_EXISTS 1
#define DT_N_S_soc_S_adc_46021000_P_clock_names_IDX_0 "adcx"
#define DT_N_S_soc_S_adc_46021000_P_clock_names_IDX_0_STRING_UNQUOTED adcx
#define DT_N_S_soc_S_adc_46021000_P_clock_names_IDX_0_STRING_TOKEN adcx
#define DT_N_S_soc_S_adc_46021000_P_clock_names_IDX_0_STRING_UPPER_TOKEN ADCX
#define DT_N_S_soc_S_adc_46021000_P_clock_names_IDX_1 "adc_ker"
#define DT_N_S_soc_S_adc_46021000_P_clock_names_IDX_1_STRING_UNQUOTED adc_ker
#define DT_N_S_soc_S_adc_46021000_P_clock_names_IDX_1_STRING_TOKEN adc_ker
#define DT_N_S_soc_S_adc_46021000_P_clock_names_IDX_1_STRING_UPPER_TOKEN ADC_KER
#define DT_N_S_soc_S_adc_46021000_P_clock_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_adc_46021000, clock_names, 0) \
	fn(DT_N_S_soc_S_adc_46021000, clock_names, 1)
#define DT_N_S_soc_S_adc_46021000_P_clock_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_adc_46021000, clock_names, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_46021000, clock_names, 1)
#define DT_N_S_soc_S_adc_46021000_P_clock_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_adc_46021000, clock_names, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_adc_46021000, clock_names, 1, __VA_ARGS__)
#define DT_N_S_soc_S_adc_46021000_P_clock_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_adc_46021000, clock_names, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_46021000, clock_names, 1, __VA_ARGS__)
#define DT_N_S_soc_S_adc_46021000_P_clock_names_LEN 2
#define DT_N_S_soc_S_adc_46021000_P_clock_names_EXISTS 1
#define DT_N_S_soc_S_adc_46021000_P_interrupts {113 /* 0x71 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_adc_46021000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_46021000_P_interrupts_IDX_0 113
#define DT_N_S_soc_S_adc_46021000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_adc_46021000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_adc_46021000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_adc_46021000_P_st_adc_clock_source "ASYNC"
#define DT_N_S_soc_S_adc_46021000_P_st_adc_clock_source_STRING_UNQUOTED ASYNC
#define DT_N_S_soc_S_adc_46021000_P_st_adc_clock_source_STRING_TOKEN ASYNC
#define DT_N_S_soc_S_adc_46021000_P_st_adc_clock_source_STRING_UPPER_TOKEN ASYNC
#define DT_N_S_soc_S_adc_46021000_P_st_adc_clock_source_IDX_0 "ASYNC"
#define DT_N_S_soc_S_adc_46021000_P_st_adc_clock_source_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_46021000_P_st_adc_clock_source_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_adc_46021000_P_st_adc_clock_source_IDX_0_ENUM_VAL_async_EXISTS 1
#define DT_N_S_soc_S_adc_46021000_P_st_adc_clock_source_ENUM_VAL_async_EXISTS 1
#define DT_N_S_soc_S_adc_46021000_P_st_adc_clock_source_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_adc_46021000, st_adc_clock_source, 0)
#define DT_N_S_soc_S_adc_46021000_P_st_adc_clock_source_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_adc_46021000, st_adc_clock_source, 0)
#define DT_N_S_soc_S_adc_46021000_P_st_adc_clock_source_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_adc_46021000, st_adc_clock_source, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_46021000_P_st_adc_clock_source_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_adc_46021000, st_adc_clock_source, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_46021000_P_st_adc_clock_source_LEN 1
#define DT_N_S_soc_S_adc_46021000_P_st_adc_clock_source_EXISTS 1
#define DT_N_S_soc_S_adc_46021000_P_st_adc_prescaler 4
#define DT_N_S_soc_S_adc_46021000_P_st_adc_prescaler_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_adc_46021000_P_st_adc_prescaler_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_46021000_P_st_adc_prescaler_IDX_0_ENUM_VAL_4_EXISTS 1
#define DT_N_S_soc_S_adc_46021000_P_st_adc_prescaler_ENUM_VAL_4_EXISTS 1
#define DT_N_S_soc_S_adc_46021000_P_st_adc_prescaler_EXISTS 1
#define DT_N_S_soc_S_adc_46021000_P_vref_mv 3300
#define DT_N_S_soc_S_adc_46021000_P_vref_mv_EXISTS 1
#define DT_N_S_soc_S_adc_46021000_P_resolutions {6316556 /* 0x60620c */, 5333516 /* 0x51620c */, 4350476 /* 0x42620c */, 3367436 /* 0x33620c */}
#define DT_N_S_soc_S_adc_46021000_P_resolutions_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_46021000_P_resolutions_IDX_0 6316556
#define DT_N_S_soc_S_adc_46021000_P_resolutions_IDX_1_EXISTS 1
#define DT_N_S_soc_S_adc_46021000_P_resolutions_IDX_1 5333516
#define DT_N_S_soc_S_adc_46021000_P_resolutions_IDX_2_EXISTS 1
#define DT_N_S_soc_S_adc_46021000_P_resolutions_IDX_2 4350476
#define DT_N_S_soc_S_adc_46021000_P_resolutions_IDX_3_EXISTS 1
#define DT_N_S_soc_S_adc_46021000_P_resolutions_IDX_3 3367436
#define DT_N_S_soc_S_adc_46021000_P_resolutions_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_adc_46021000, resolutions, 0) \
	fn(DT_N_S_soc_S_adc_46021000, resolutions, 1) \
	fn(DT_N_S_soc_S_adc_46021000, resolutions, 2) \
	fn(DT_N_S_soc_S_adc_46021000, resolutions, 3)
#define DT_N_S_soc_S_adc_46021000_P_resolutions_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_adc_46021000, resolutions, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_46021000, resolutions, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_46021000, resolutions, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_46021000, resolutions, 3)
#define DT_N_S_soc_S_adc_46021000_P_resolutions_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_adc_46021000, resolutions, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_adc_46021000, resolutions, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_adc_46021000, resolutions, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_adc_46021000, resolutions, 3, __VA_ARGS__)
#define DT_N_S_soc_S_adc_46021000_P_resolutions_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_adc_46021000, resolutions, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_46021000, resolutions, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_46021000, resolutions, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_46021000, resolutions, 3, __VA_ARGS__)
#define DT_N_S_soc_S_adc_46021000_P_resolutions_LEN 4
#define DT_N_S_soc_S_adc_46021000_P_resolutions_EXISTS 1
#define DT_N_S_soc_S_adc_46021000_P_sampling_times {2 /* 0x2 */, 4 /* 0x4 */, 8 /* 0x8 */, 13 /* 0xd */, 20 /* 0x14 */, 40 /* 0x28 */, 80 /* 0x50 */, 815 /* 0x32f */}
#define DT_N_S_soc_S_adc_46021000_P_sampling_times_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_46021000_P_sampling_times_IDX_0 2
#define DT_N_S_soc_S_adc_46021000_P_sampling_times_IDX_1_EXISTS 1
#define DT_N_S_soc_S_adc_46021000_P_sampling_times_IDX_1 4
#define DT_N_S_soc_S_adc_46021000_P_sampling_times_IDX_2_EXISTS 1
#define DT_N_S_soc_S_adc_46021000_P_sampling_times_IDX_2 8
#define DT_N_S_soc_S_adc_46021000_P_sampling_times_IDX_3_EXISTS 1
#define DT_N_S_soc_S_adc_46021000_P_sampling_times_IDX_3 13
#define DT_N_S_soc_S_adc_46021000_P_sampling_times_IDX_4_EXISTS 1
#define DT_N_S_soc_S_adc_46021000_P_sampling_times_IDX_4 20
#define DT_N_S_soc_S_adc_46021000_P_sampling_times_IDX_5_EXISTS 1
#define DT_N_S_soc_S_adc_46021000_P_sampling_times_IDX_5 40
#define DT_N_S_soc_S_adc_46021000_P_sampling_times_IDX_6_EXISTS 1
#define DT_N_S_soc_S_adc_46021000_P_sampling_times_IDX_6 80
#define DT_N_S_soc_S_adc_46021000_P_sampling_times_IDX_7_EXISTS 1
#define DT_N_S_soc_S_adc_46021000_P_sampling_times_IDX_7 815
#define DT_N_S_soc_S_adc_46021000_P_sampling_times_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_adc_46021000, sampling_times, 0) \
	fn(DT_N_S_soc_S_adc_46021000, sampling_times, 1) \
	fn(DT_N_S_soc_S_adc_46021000, sampling_times, 2) \
	fn(DT_N_S_soc_S_adc_46021000, sampling_times, 3) \
	fn(DT_N_S_soc_S_adc_46021000, sampling_times, 4) \
	fn(DT_N_S_soc_S_adc_46021000, sampling_times, 5) \
	fn(DT_N_S_soc_S_adc_46021000, sampling_times, 6) \
	fn(DT_N_S_soc_S_adc_46021000, sampling_times, 7)
#define DT_N_S_soc_S_adc_46021000_P_sampling_times_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_adc_46021000, sampling_times, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_46021000, sampling_times, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_46021000, sampling_times, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_46021000, sampling_times, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_46021000, sampling_times, 4) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_46021000, sampling_times, 5) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_46021000, sampling_times, 6) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_46021000, sampling_times, 7)
#define DT_N_S_soc_S_adc_46021000_P_sampling_times_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_adc_46021000, sampling_times, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_adc_46021000, sampling_times, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_adc_46021000, sampling_times, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_adc_46021000, sampling_times, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_adc_46021000, sampling_times, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_adc_46021000, sampling_times, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_adc_46021000, sampling_times, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_adc_46021000, sampling_times, 7, __VA_ARGS__)
#define DT_N_S_soc_S_adc_46021000_P_sampling_times_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_adc_46021000, sampling_times, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_46021000, sampling_times, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_46021000, sampling_times, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_46021000, sampling_times, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_46021000, sampling_times, 4, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_46021000, sampling_times, 5, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_46021000, sampling_times, 6, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_46021000, sampling_times, 7, __VA_ARGS__)
#define DT_N_S_soc_S_adc_46021000_P_sampling_times_LEN 8
#define DT_N_S_soc_S_adc_46021000_P_sampling_times_EXISTS 1
#define DT_N_S_soc_S_adc_46021000_P_num_sampling_time_common_channels 2
#define DT_N_S_soc_S_adc_46021000_P_num_sampling_time_common_channels_EXISTS 1
#define DT_N_S_soc_S_adc_46021000_P_st_adc_sequencer "fixed"
#define DT_N_S_soc_S_adc_46021000_P_st_adc_sequencer_STRING_UNQUOTED fixed
#define DT_N_S_soc_S_adc_46021000_P_st_adc_sequencer_STRING_TOKEN fixed
#define DT_N_S_soc_S_adc_46021000_P_st_adc_sequencer_STRING_UPPER_TOKEN FIXED
#define DT_N_S_soc_S_adc_46021000_P_st_adc_sequencer_IDX_0 "fixed"
#define DT_N_S_soc_S_adc_46021000_P_st_adc_sequencer_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_46021000_P_st_adc_sequencer_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_adc_46021000_P_st_adc_sequencer_IDX_0_ENUM_VAL_fixed_EXISTS 1
#define DT_N_S_soc_S_adc_46021000_P_st_adc_sequencer_ENUM_VAL_fixed_EXISTS 1
#define DT_N_S_soc_S_adc_46021000_P_st_adc_sequencer_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_adc_46021000, st_adc_sequencer, 0)
#define DT_N_S_soc_S_adc_46021000_P_st_adc_sequencer_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_adc_46021000, st_adc_sequencer, 0)
#define DT_N_S_soc_S_adc_46021000_P_st_adc_sequencer_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_adc_46021000, st_adc_sequencer, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_46021000_P_st_adc_sequencer_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_adc_46021000, st_adc_sequencer, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_46021000_P_st_adc_sequencer_LEN 1
#define DT_N_S_soc_S_adc_46021000_P_st_adc_sequencer_EXISTS 1
#define DT_N_S_soc_S_adc_46021000_P_st_adc_oversampler "minimal"
#define DT_N_S_soc_S_adc_46021000_P_st_adc_oversampler_STRING_UNQUOTED minimal
#define DT_N_S_soc_S_adc_46021000_P_st_adc_oversampler_STRING_TOKEN minimal
#define DT_N_S_soc_S_adc_46021000_P_st_adc_oversampler_STRING_UPPER_TOKEN MINIMAL
#define DT_N_S_soc_S_adc_46021000_P_st_adc_oversampler_IDX_0 "minimal"
#define DT_N_S_soc_S_adc_46021000_P_st_adc_oversampler_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_46021000_P_st_adc_oversampler_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_adc_46021000_P_st_adc_oversampler_IDX_0_ENUM_VAL_minimal_EXISTS 1
#define DT_N_S_soc_S_adc_46021000_P_st_adc_oversampler_ENUM_VAL_minimal_EXISTS 1
#define DT_N_S_soc_S_adc_46021000_P_st_adc_oversampler_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_adc_46021000, st_adc_oversampler, 0)
#define DT_N_S_soc_S_adc_46021000_P_st_adc_oversampler_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_adc_46021000, st_adc_oversampler, 0)
#define DT_N_S_soc_S_adc_46021000_P_st_adc_oversampler_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_adc_46021000, st_adc_oversampler, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_46021000_P_st_adc_oversampler_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_adc_46021000, st_adc_oversampler, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_46021000_P_st_adc_oversampler_LEN 1
#define DT_N_S_soc_S_adc_46021000_P_st_adc_oversampler_EXISTS 1
#define DT_N_S_soc_S_adc_46021000_P_st_adc_internal_regulator "startup-hw-status"
#define DT_N_S_soc_S_adc_46021000_P_st_adc_internal_regulator_STRING_UNQUOTED startup-hw-status
#define DT_N_S_soc_S_adc_46021000_P_st_adc_internal_regulator_STRING_TOKEN startup_hw_status
#define DT_N_S_soc_S_adc_46021000_P_st_adc_internal_regulator_STRING_UPPER_TOKEN STARTUP_HW_STATUS
#define DT_N_S_soc_S_adc_46021000_P_st_adc_internal_regulator_IDX_0 "startup-hw-status"
#define DT_N_S_soc_S_adc_46021000_P_st_adc_internal_regulator_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_46021000_P_st_adc_internal_regulator_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_adc_46021000_P_st_adc_internal_regulator_IDX_0_ENUM_VAL_startup_hw_status_EXISTS 1
#define DT_N_S_soc_S_adc_46021000_P_st_adc_internal_regulator_ENUM_VAL_startup_hw_status_EXISTS 1
#define DT_N_S_soc_S_adc_46021000_P_st_adc_internal_regulator_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_adc_46021000, st_adc_internal_regulator, 0)
#define DT_N_S_soc_S_adc_46021000_P_st_adc_internal_regulator_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_adc_46021000, st_adc_internal_regulator, 0)
#define DT_N_S_soc_S_adc_46021000_P_st_adc_internal_regulator_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_adc_46021000, st_adc_internal_regulator, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_46021000_P_st_adc_internal_regulator_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_adc_46021000, st_adc_internal_regulator, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_46021000_P_st_adc_internal_regulator_LEN 1
#define DT_N_S_soc_S_adc_46021000_P_st_adc_internal_regulator_EXISTS 1
#define DT_N_S_soc_S_adc_46021000_P_st_adc_has_deep_powerdown 0
#define DT_N_S_soc_S_adc_46021000_P_st_adc_has_deep_powerdown_EXISTS 1
#define DT_N_S_soc_S_adc_46021000_P_st_adc_has_channel_preselection 0
#define DT_N_S_soc_S_adc_46021000_P_st_adc_has_channel_preselection_EXISTS 1
#define DT_N_S_soc_S_adc_46021000_P_st_adc_has_differential_support 0
#define DT_N_S_soc_S_adc_46021000_P_st_adc_has_differential_support_EXISTS 1
#define DT_N_S_soc_S_adc_46021000_P_status "okay"
#define DT_N_S_soc_S_adc_46021000_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_adc_46021000_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_adc_46021000_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_adc_46021000_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_adc_46021000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_46021000_P_status_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_adc_46021000_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_adc_46021000_P_status_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_adc_46021000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_adc_46021000, status, 0)
#define DT_N_S_soc_S_adc_46021000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_adc_46021000, status, 0)
#define DT_N_S_soc_S_adc_46021000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_adc_46021000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_46021000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_adc_46021000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_46021000_P_status_LEN 1
#define DT_N_S_soc_S_adc_46021000_P_status_EXISTS 1
#define DT_N_S_soc_S_adc_46021000_P_compatible {"st,stm32-adc"}
#define DT_N_S_soc_S_adc_46021000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_46021000_P_compatible_IDX_0 "st,stm32-adc"
#define DT_N_S_soc_S_adc_46021000_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-adc
#define DT_N_S_soc_S_adc_46021000_P_compatible_IDX_0_STRING_TOKEN st_stm32_adc
#define DT_N_S_soc_S_adc_46021000_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_ADC
#define DT_N_S_soc_S_adc_46021000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_adc_46021000, compatible, 0)
#define DT_N_S_soc_S_adc_46021000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_adc_46021000, compatible, 0)
#define DT_N_S_soc_S_adc_46021000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_adc_46021000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_46021000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_adc_46021000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_46021000_P_compatible_LEN 1
#define DT_N_S_soc_S_adc_46021000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_adc_46021000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_adc_46021000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_adc_46021000_P_wakeup_source 0
#define DT_N_S_soc_S_adc_46021000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_adc_46021000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_adc_46021000_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_adc_46021000_P_pinctrl_0_IDX_0 DT_N_S_soc_S_pin_controller_42020000_S_adc4_in18_pb0
#define DT_N_S_soc_S_adc_46021000_P_pinctrl_0_IDX_0_PH DT_N_S_soc_S_pin_controller_42020000_S_adc4_in18_pb0
#define DT_N_S_soc_S_adc_46021000_P_pinctrl_0_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_46021000_P_pinctrl_0_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_adc_46021000, pinctrl_0, 0)
#define DT_N_S_soc_S_adc_46021000_P_pinctrl_0_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_adc_46021000, pinctrl_0, 0)
#define DT_N_S_soc_S_adc_46021000_P_pinctrl_0_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_adc_46021000, pinctrl_0, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_46021000_P_pinctrl_0_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_adc_46021000, pinctrl_0, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_46021000_P_pinctrl_0_LEN 1
#define DT_N_S_soc_S_adc_46021000_P_pinctrl_0_EXISTS 1
#define DT_N_S_soc_S_adc_46021000_P_pinctrl_names {"default"}
#define DT_N_S_soc_S_adc_46021000_P_pinctrl_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_46021000_P_pinctrl_names_IDX_0 "default"
#define DT_N_S_soc_S_adc_46021000_P_pinctrl_names_IDX_0_STRING_UNQUOTED default
#define DT_N_S_soc_S_adc_46021000_P_pinctrl_names_IDX_0_STRING_TOKEN default
#define DT_N_S_soc_S_adc_46021000_P_pinctrl_names_IDX_0_STRING_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_adc_46021000_P_pinctrl_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_adc_46021000, pinctrl_names, 0)
#define DT_N_S_soc_S_adc_46021000_P_pinctrl_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_adc_46021000, pinctrl_names, 0)
#define DT_N_S_soc_S_adc_46021000_P_pinctrl_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_adc_46021000, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_46021000_P_pinctrl_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_adc_46021000, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_46021000_P_pinctrl_names_LEN 1
#define DT_N_S_soc_S_adc_46021000_P_pinctrl_names_EXISTS 1

/*
 * Devicetree node: /vbat_4
 *
 * Node identifier: DT_N_S_vbat_4
 *
 * Binding (compatible = st,stm32-vbat):
 *   $ZEPHYR_BASE\dts\bindings\sensor\st,stm32-vbat.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_vbat_4_PATH "/vbat_4"

/* Node's name with unit-address: */
#define DT_N_S_vbat_4_FULL_NAME "vbat_4"
#define DT_N_S_vbat_4_FULL_NAME_UNQUOTED vbat_4
#define DT_N_S_vbat_4_FULL_NAME_TOKEN vbat_4
#define DT_N_S_vbat_4_FULL_NAME_UPPER_TOKEN VBAT_4

/* Node parent (/) identifier: */
#define DT_N_S_vbat_4_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_vbat_4_CHILD_IDX 12

/* Helpers for dealing with node labels: */
#define DT_N_S_vbat_4_NODELABEL_NUM 1
#define DT_N_S_vbat_4_FOREACH_NODELABEL(fn) fn(vbat4)
#define DT_N_S_vbat_4_FOREACH_NODELABEL_VARGS(fn, ...) fn(vbat4, __VA_ARGS__)
#define DT_N_S_vbat_4_FOREACH_ANCESTOR(fn) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_vbat_4_CHILD_NUM 0
#define DT_N_S_vbat_4_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_vbat_4_FOREACH_CHILD(fn) 
#define DT_N_S_vbat_4_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_vbat_4_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_vbat_4_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_vbat_4_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_vbat_4_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_vbat_4_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_vbat_4_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_vbat_4_HASH ohezsTtZ7lmS2o_ylPsGSSnwR76C2J3CIQU0_6qVf_w

/* Node's dependency ordinal: */
#define DT_N_S_vbat_4_ORD 46
#define DT_N_S_vbat_4_ORD_STR_SORTABLE 00046

/* Ordinals for what this node depends on directly: */
#define DT_N_S_vbat_4_REQUIRES_ORDS \
	0, /* / */ \
	45, /* /soc/adc@46021000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_vbat_4_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_vbat_4_EXISTS 1
#define DT_N_ALIAS_volt_sensor1   DT_N_S_vbat_4
#define DT_N_INST_0_st_stm32_vbat DT_N_S_vbat_4
#define DT_N_NODELABEL_vbat4      DT_N_S_vbat_4

/* Macros for properties that are special in the specification: */
#define DT_N_S_vbat_4_REG_NUM 0
#define DT_N_S_vbat_4_RANGES_NUM 0
#define DT_N_S_vbat_4_FOREACH_RANGE(fn) 
#define DT_N_S_vbat_4_IRQ_NUM 0
#define DT_N_S_vbat_4_IRQ_LEVEL 0
#define DT_N_S_vbat_4_COMPAT_MATCHES_st_stm32_vbat 1
#define DT_N_S_vbat_4_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_vbat_4_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_vbat_4_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_vbat_4_COMPAT_MODEL_IDX_0 "stm32-vbat"
#define DT_N_S_vbat_4_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_vbat_4_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_vbat_4_P_io_channels_IDX_0_EXISTS 1
#define DT_N_S_vbat_4_P_io_channels_IDX_0_PH DT_N_S_soc_S_adc_46021000
#define DT_N_S_vbat_4_P_io_channels_IDX_0_VAL_input 14
#define DT_N_S_vbat_4_P_io_channels_IDX_0_VAL_input_EXISTS 1
#define DT_N_S_vbat_4_P_io_channels_IDX_0_FOREACH_CELL(fn) fn(DT_N_S_vbat_4, io_channels, 0, input)
#define DT_N_S_vbat_4_P_io_channels_IDX_0_FOREACH_CELL_SEP(fn, sep) fn(DT_N_S_vbat_4, io_channels, 0, input)
#define DT_N_S_vbat_4_P_io_channels_IDX_0_NUM_CELLS 1
#define DT_N_S_vbat_4_P_io_channels_FOREACH_PROP_ELEM(fn) fn(DT_N_S_vbat_4, io_channels, 0)
#define DT_N_S_vbat_4_P_io_channels_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_vbat_4, io_channels, 0)
#define DT_N_S_vbat_4_P_io_channels_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_vbat_4, io_channels, 0, __VA_ARGS__)
#define DT_N_S_vbat_4_P_io_channels_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_vbat_4, io_channels, 0, __VA_ARGS__)
#define DT_N_S_vbat_4_P_io_channels_LEN 1
#define DT_N_S_vbat_4_P_io_channels_EXISTS 1
#define DT_N_S_vbat_4_P_ratio 4
#define DT_N_S_vbat_4_P_ratio_EXISTS 1
#define DT_N_S_vbat_4_P_status "okay"
#define DT_N_S_vbat_4_P_status_STRING_UNQUOTED okay
#define DT_N_S_vbat_4_P_status_STRING_TOKEN okay
#define DT_N_S_vbat_4_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_vbat_4_P_status_IDX_0 "okay"
#define DT_N_S_vbat_4_P_status_IDX_0_EXISTS 1
#define DT_N_S_vbat_4_P_status_IDX_0_ENUM_IDX 0
#define DT_N_S_vbat_4_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_vbat_4_P_status_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_vbat_4_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_vbat_4, status, 0)
#define DT_N_S_vbat_4_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_vbat_4, status, 0)
#define DT_N_S_vbat_4_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_vbat_4, status, 0, __VA_ARGS__)
#define DT_N_S_vbat_4_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_vbat_4, status, 0, __VA_ARGS__)
#define DT_N_S_vbat_4_P_status_LEN 1
#define DT_N_S_vbat_4_P_status_EXISTS 1
#define DT_N_S_vbat_4_P_compatible {"st,stm32-vbat"}
#define DT_N_S_vbat_4_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_vbat_4_P_compatible_IDX_0 "st,stm32-vbat"
#define DT_N_S_vbat_4_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-vbat
#define DT_N_S_vbat_4_P_compatible_IDX_0_STRING_TOKEN st_stm32_vbat
#define DT_N_S_vbat_4_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_VBAT
#define DT_N_S_vbat_4_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_vbat_4, compatible, 0)
#define DT_N_S_vbat_4_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_vbat_4, compatible, 0)
#define DT_N_S_vbat_4_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_vbat_4, compatible, 0, __VA_ARGS__)
#define DT_N_S_vbat_4_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_vbat_4, compatible, 0, __VA_ARGS__)
#define DT_N_S_vbat_4_P_compatible_LEN 1
#define DT_N_S_vbat_4_P_compatible_EXISTS 1
#define DT_N_S_vbat_4_P_zephyr_deferred_init 0
#define DT_N_S_vbat_4_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_vbat_4_P_wakeup_source 0
#define DT_N_S_vbat_4_P_wakeup_source_EXISTS 1
#define DT_N_S_vbat_4_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_vbat_4_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /vref_1
 *
 * Node identifier: DT_N_S_vref_1
 *
 * Binding (compatible = st,stm32-vref):
 *   $ZEPHYR_BASE\dts\bindings\sensor\st,stm32-vref.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_vref_1_PATH "/vref_1"

/* Node's name with unit-address: */
#define DT_N_S_vref_1_FULL_NAME "vref_1"
#define DT_N_S_vref_1_FULL_NAME_UNQUOTED vref_1
#define DT_N_S_vref_1_FULL_NAME_TOKEN vref_1
#define DT_N_S_vref_1_FULL_NAME_UPPER_TOKEN VREF_1

/* Node parent (/) identifier: */
#define DT_N_S_vref_1_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_vref_1_CHILD_IDX 9

/* Helpers for dealing with node labels: */
#define DT_N_S_vref_1_NODELABEL_NUM 1
#define DT_N_S_vref_1_FOREACH_NODELABEL(fn) fn(vref1)
#define DT_N_S_vref_1_FOREACH_NODELABEL_VARGS(fn, ...) fn(vref1, __VA_ARGS__)
#define DT_N_S_vref_1_FOREACH_ANCESTOR(fn) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_vref_1_CHILD_NUM 0
#define DT_N_S_vref_1_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_vref_1_FOREACH_CHILD(fn) 
#define DT_N_S_vref_1_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_vref_1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_vref_1_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_vref_1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_vref_1_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_vref_1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_vref_1_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_vref_1_HASH GpoYwUOAGTDjehRn9_LgqM2MCq9jVZx08YqJCq12Gyo

/* Node's dependency ordinal: */
#define DT_N_S_vref_1_ORD 47
#define DT_N_S_vref_1_ORD_STR_SORTABLE 00047

/* Ordinals for what this node depends on directly: */
#define DT_N_S_vref_1_REQUIRES_ORDS \
	0, /* / */ \
	12, /* /soc/adc@42028000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_vref_1_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_vref_1_EXISTS 1
#define DT_N_ALIAS_volt_sensor0   DT_N_S_vref_1
#define DT_N_INST_0_st_stm32_vref DT_N_S_vref_1
#define DT_N_NODELABEL_vref1      DT_N_S_vref_1

/* Macros for properties that are special in the specification: */
#define DT_N_S_vref_1_REG_NUM 0
#define DT_N_S_vref_1_RANGES_NUM 0
#define DT_N_S_vref_1_FOREACH_RANGE(fn) 
#define DT_N_S_vref_1_IRQ_NUM 0
#define DT_N_S_vref_1_IRQ_LEVEL 0
#define DT_N_S_vref_1_COMPAT_MATCHES_st_stm32_vref 1
#define DT_N_S_vref_1_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_vref_1_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_vref_1_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_vref_1_COMPAT_MODEL_IDX_0 "stm32-vref"
#define DT_N_S_vref_1_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_vref_1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_vref_1_P_vrefint_cal_addr 200935333
#define DT_N_S_vref_1_P_vrefint_cal_addr_EXISTS 1
#define DT_N_S_vref_1_P_vrefint_cal_mv 3000
#define DT_N_S_vref_1_P_vrefint_cal_mv_EXISTS 1
#define DT_N_S_vref_1_P_vrefint_cal_resolution 14
#define DT_N_S_vref_1_P_vrefint_cal_resolution_IDX_0_ENUM_IDX 1
#define DT_N_S_vref_1_P_vrefint_cal_resolution_IDX_0_EXISTS 1
#define DT_N_S_vref_1_P_vrefint_cal_resolution_IDX_0_ENUM_VAL_14_EXISTS 1
#define DT_N_S_vref_1_P_vrefint_cal_resolution_ENUM_VAL_14_EXISTS 1
#define DT_N_S_vref_1_P_vrefint_cal_resolution_EXISTS 1
#define DT_N_S_vref_1_P_status "okay"
#define DT_N_S_vref_1_P_status_STRING_UNQUOTED okay
#define DT_N_S_vref_1_P_status_STRING_TOKEN okay
#define DT_N_S_vref_1_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_vref_1_P_status_IDX_0 "okay"
#define DT_N_S_vref_1_P_status_IDX_0_EXISTS 1
#define DT_N_S_vref_1_P_status_IDX_0_ENUM_IDX 0
#define DT_N_S_vref_1_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_vref_1_P_status_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_vref_1_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_vref_1, status, 0)
#define DT_N_S_vref_1_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_vref_1, status, 0)
#define DT_N_S_vref_1_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_vref_1, status, 0, __VA_ARGS__)
#define DT_N_S_vref_1_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_vref_1, status, 0, __VA_ARGS__)
#define DT_N_S_vref_1_P_status_LEN 1
#define DT_N_S_vref_1_P_status_EXISTS 1
#define DT_N_S_vref_1_P_compatible {"st,stm32-vref"}
#define DT_N_S_vref_1_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_vref_1_P_compatible_IDX_0 "st,stm32-vref"
#define DT_N_S_vref_1_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-vref
#define DT_N_S_vref_1_P_compatible_IDX_0_STRING_TOKEN st_stm32_vref
#define DT_N_S_vref_1_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_VREF
#define DT_N_S_vref_1_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_vref_1, compatible, 0)
#define DT_N_S_vref_1_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_vref_1, compatible, 0)
#define DT_N_S_vref_1_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_vref_1, compatible, 0, __VA_ARGS__)
#define DT_N_S_vref_1_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_vref_1, compatible, 0, __VA_ARGS__)
#define DT_N_S_vref_1_P_compatible_LEN 1
#define DT_N_S_vref_1_P_compatible_EXISTS 1
#define DT_N_S_vref_1_P_io_channels_IDX_0_EXISTS 1
#define DT_N_S_vref_1_P_io_channels_IDX_0_PH DT_N_S_soc_S_adc_42028000
#define DT_N_S_vref_1_P_io_channels_IDX_0_VAL_input 0
#define DT_N_S_vref_1_P_io_channels_IDX_0_VAL_input_EXISTS 1
#define DT_N_S_vref_1_P_io_channels_IDX_0_FOREACH_CELL(fn) fn(DT_N_S_vref_1, io_channels, 0, input)
#define DT_N_S_vref_1_P_io_channels_IDX_0_FOREACH_CELL_SEP(fn, sep) fn(DT_N_S_vref_1, io_channels, 0, input)
#define DT_N_S_vref_1_P_io_channels_IDX_0_NUM_CELLS 1
#define DT_N_S_vref_1_P_io_channels_FOREACH_PROP_ELEM(fn) fn(DT_N_S_vref_1, io_channels, 0)
#define DT_N_S_vref_1_P_io_channels_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_vref_1, io_channels, 0)
#define DT_N_S_vref_1_P_io_channels_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_vref_1, io_channels, 0, __VA_ARGS__)
#define DT_N_S_vref_1_P_io_channels_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_vref_1, io_channels, 0, __VA_ARGS__)
#define DT_N_S_vref_1_P_io_channels_LEN 1
#define DT_N_S_vref_1_P_io_channels_EXISTS 1
#define DT_N_S_vref_1_P_zephyr_deferred_init 0
#define DT_N_S_vref_1_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_vref_1_P_wakeup_source 0
#define DT_N_S_vref_1_P_wakeup_source_EXISTS 1
#define DT_N_S_vref_1_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_vref_1_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /vref_4
 *
 * Node identifier: DT_N_S_vref_4
 *
 * Binding (compatible = st,stm32-vref):
 *   $ZEPHYR_BASE\dts\bindings\sensor\st,stm32-vref.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_vref_4_PATH "/vref_4"

/* Node's name with unit-address: */
#define DT_N_S_vref_4_FULL_NAME "vref_4"
#define DT_N_S_vref_4_FULL_NAME_UNQUOTED vref_4
#define DT_N_S_vref_4_FULL_NAME_TOKEN vref_4
#define DT_N_S_vref_4_FULL_NAME_UPPER_TOKEN VREF_4

/* Node parent (/) identifier: */
#define DT_N_S_vref_4_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_vref_4_CHILD_IDX 10

/* Helpers for dealing with node labels: */
#define DT_N_S_vref_4_NODELABEL_NUM 1
#define DT_N_S_vref_4_FOREACH_NODELABEL(fn) fn(vref4)
#define DT_N_S_vref_4_FOREACH_NODELABEL_VARGS(fn, ...) fn(vref4, __VA_ARGS__)
#define DT_N_S_vref_4_FOREACH_ANCESTOR(fn) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_vref_4_CHILD_NUM 0
#define DT_N_S_vref_4_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_vref_4_FOREACH_CHILD(fn) 
#define DT_N_S_vref_4_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_vref_4_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_vref_4_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_vref_4_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_vref_4_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_vref_4_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_vref_4_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_vref_4_HASH bbmQVicDLfG_xGuFKujR3ortxvAN12PFrr5oThLMqjI

/* Node's dependency ordinal: */
#define DT_N_S_vref_4_ORD 48
#define DT_N_S_vref_4_ORD_STR_SORTABLE 00048

/* Ordinals for what this node depends on directly: */
#define DT_N_S_vref_4_REQUIRES_ORDS \
	0, /* / */ \
	45, /* /soc/adc@46021000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_vref_4_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_vref_4_EXISTS 1
#define DT_N_INST_1_st_stm32_vref DT_N_S_vref_4
#define DT_N_NODELABEL_vref4      DT_N_S_vref_4

/* Macros for properties that are special in the specification: */
#define DT_N_S_vref_4_REG_NUM 0
#define DT_N_S_vref_4_RANGES_NUM 0
#define DT_N_S_vref_4_FOREACH_RANGE(fn) 
#define DT_N_S_vref_4_IRQ_NUM 0
#define DT_N_S_vref_4_IRQ_LEVEL 0
#define DT_N_S_vref_4_COMPAT_MATCHES_st_stm32_vref 1
#define DT_N_S_vref_4_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_vref_4_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_vref_4_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_vref_4_COMPAT_MODEL_IDX_0 "stm32-vref"
#define DT_N_S_vref_4_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_vref_4_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_vref_4_P_vrefint_cal_addr 200935333
#define DT_N_S_vref_4_P_vrefint_cal_addr_EXISTS 1
#define DT_N_S_vref_4_P_vrefint_cal_mv 3000
#define DT_N_S_vref_4_P_vrefint_cal_mv_EXISTS 1
#define DT_N_S_vref_4_P_vrefint_cal_resolution 14
#define DT_N_S_vref_4_P_vrefint_cal_resolution_IDX_0_ENUM_IDX 1
#define DT_N_S_vref_4_P_vrefint_cal_resolution_IDX_0_EXISTS 1
#define DT_N_S_vref_4_P_vrefint_cal_resolution_IDX_0_ENUM_VAL_14_EXISTS 1
#define DT_N_S_vref_4_P_vrefint_cal_resolution_ENUM_VAL_14_EXISTS 1
#define DT_N_S_vref_4_P_vrefint_cal_resolution_EXISTS 1
#define DT_N_S_vref_4_P_status "disabled"
#define DT_N_S_vref_4_P_status_STRING_UNQUOTED disabled
#define DT_N_S_vref_4_P_status_STRING_TOKEN disabled
#define DT_N_S_vref_4_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_vref_4_P_status_IDX_0 "disabled"
#define DT_N_S_vref_4_P_status_IDX_0_EXISTS 1
#define DT_N_S_vref_4_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_vref_4_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_vref_4_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_vref_4_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_vref_4, status, 0)
#define DT_N_S_vref_4_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_vref_4, status, 0)
#define DT_N_S_vref_4_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_vref_4, status, 0, __VA_ARGS__)
#define DT_N_S_vref_4_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_vref_4, status, 0, __VA_ARGS__)
#define DT_N_S_vref_4_P_status_LEN 1
#define DT_N_S_vref_4_P_status_EXISTS 1
#define DT_N_S_vref_4_P_compatible {"st,stm32-vref"}
#define DT_N_S_vref_4_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_vref_4_P_compatible_IDX_0 "st,stm32-vref"
#define DT_N_S_vref_4_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-vref
#define DT_N_S_vref_4_P_compatible_IDX_0_STRING_TOKEN st_stm32_vref
#define DT_N_S_vref_4_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_VREF
#define DT_N_S_vref_4_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_vref_4, compatible, 0)
#define DT_N_S_vref_4_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_vref_4, compatible, 0)
#define DT_N_S_vref_4_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_vref_4, compatible, 0, __VA_ARGS__)
#define DT_N_S_vref_4_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_vref_4, compatible, 0, __VA_ARGS__)
#define DT_N_S_vref_4_P_compatible_LEN 1
#define DT_N_S_vref_4_P_compatible_EXISTS 1
#define DT_N_S_vref_4_P_io_channels_IDX_0_EXISTS 1
#define DT_N_S_vref_4_P_io_channels_IDX_0_PH DT_N_S_soc_S_adc_46021000
#define DT_N_S_vref_4_P_io_channels_IDX_0_VAL_input 0
#define DT_N_S_vref_4_P_io_channels_IDX_0_VAL_input_EXISTS 1
#define DT_N_S_vref_4_P_io_channels_IDX_0_FOREACH_CELL(fn) fn(DT_N_S_vref_4, io_channels, 0, input)
#define DT_N_S_vref_4_P_io_channels_IDX_0_FOREACH_CELL_SEP(fn, sep) fn(DT_N_S_vref_4, io_channels, 0, input)
#define DT_N_S_vref_4_P_io_channels_IDX_0_NUM_CELLS 1
#define DT_N_S_vref_4_P_io_channels_FOREACH_PROP_ELEM(fn) fn(DT_N_S_vref_4, io_channels, 0)
#define DT_N_S_vref_4_P_io_channels_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_vref_4, io_channels, 0)
#define DT_N_S_vref_4_P_io_channels_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_vref_4, io_channels, 0, __VA_ARGS__)
#define DT_N_S_vref_4_P_io_channels_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_vref_4, io_channels, 0, __VA_ARGS__)
#define DT_N_S_vref_4_P_io_channels_LEN 1
#define DT_N_S_vref_4_P_io_channels_EXISTS 1
#define DT_N_S_vref_4_P_zephyr_deferred_init 0
#define DT_N_S_vref_4_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_vref_4_P_wakeup_source 0
#define DT_N_S_vref_4_P_wakeup_source_EXISTS 1
#define DT_N_S_vref_4_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_vref_4_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /clocks/clk-hsi
 *
 * Node identifier: DT_N_S_clocks_S_clk_hsi
 *
 * Binding (compatible = fixed-clock):
 *   $ZEPHYR_BASE\dts\bindings\clock\fixed-clock.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_clocks_S_clk_hsi_PATH "/clocks/clk-hsi"

/* Node's name with unit-address: */
#define DT_N_S_clocks_S_clk_hsi_FULL_NAME "clk-hsi"
#define DT_N_S_clocks_S_clk_hsi_FULL_NAME_UNQUOTED clk-hsi
#define DT_N_S_clocks_S_clk_hsi_FULL_NAME_TOKEN clk_hsi
#define DT_N_S_clocks_S_clk_hsi_FULL_NAME_UPPER_TOKEN CLK_HSI

/* Node parent (/clocks) identifier: */
#define DT_N_S_clocks_S_clk_hsi_PARENT DT_N_S_clocks

/* Node's index in its parent's list of children: */
#define DT_N_S_clocks_S_clk_hsi_CHILD_IDX 1

/* Helpers for dealing with node labels: */
#define DT_N_S_clocks_S_clk_hsi_NODELABEL_NUM 1
#define DT_N_S_clocks_S_clk_hsi_FOREACH_NODELABEL(fn) fn(clk_hsi)
#define DT_N_S_clocks_S_clk_hsi_FOREACH_NODELABEL_VARGS(fn, ...) fn(clk_hsi, __VA_ARGS__)
#define DT_N_S_clocks_S_clk_hsi_FOREACH_ANCESTOR(fn) fn(DT_N_S_clocks) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_clocks_S_clk_hsi_CHILD_NUM 0
#define DT_N_S_clocks_S_clk_hsi_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_clocks_S_clk_hsi_FOREACH_CHILD(fn) 
#define DT_N_S_clocks_S_clk_hsi_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_clocks_S_clk_hsi_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_clocks_S_clk_hsi_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_clocks_S_clk_hsi_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_clocks_S_clk_hsi_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_clocks_S_clk_hsi_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_clocks_S_clk_hsi_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_clocks_S_clk_hsi_HASH kE6dGnI__HuixEc_o2mPIojHDSoRqqYmExJJycW6WDM

/* Node's dependency ordinal: */
#define DT_N_S_clocks_S_clk_hsi_ORD 49
#define DT_N_S_clocks_S_clk_hsi_ORD_STR_SORTABLE 00049

/* Ordinals for what this node depends on directly: */
#define DT_N_S_clocks_S_clk_hsi_REQUIRES_ORDS \
	6, /* /clocks */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_clocks_S_clk_hsi_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_clocks_S_clk_hsi_EXISTS 1
#define DT_N_INST_1_fixed_clock DT_N_S_clocks_S_clk_hsi
#define DT_N_NODELABEL_clk_hsi  DT_N_S_clocks_S_clk_hsi

/* Macros for properties that are special in the specification: */
#define DT_N_S_clocks_S_clk_hsi_REG_NUM 0
#define DT_N_S_clocks_S_clk_hsi_RANGES_NUM 0
#define DT_N_S_clocks_S_clk_hsi_FOREACH_RANGE(fn) 
#define DT_N_S_clocks_S_clk_hsi_IRQ_NUM 0
#define DT_N_S_clocks_S_clk_hsi_IRQ_LEVEL 0
#define DT_N_S_clocks_S_clk_hsi_COMPAT_MATCHES_fixed_clock 1
#define DT_N_S_clocks_S_clk_hsi_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_clocks_S_clk_hsi_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_clocks_S_clk_hsi_P_clock_frequency 16000000
#define DT_N_S_clocks_S_clk_hsi_P_clock_frequency_EXISTS 1
#define DT_N_S_clocks_S_clk_hsi_P_status "disabled"
#define DT_N_S_clocks_S_clk_hsi_P_status_STRING_UNQUOTED disabled
#define DT_N_S_clocks_S_clk_hsi_P_status_STRING_TOKEN disabled
#define DT_N_S_clocks_S_clk_hsi_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_clocks_S_clk_hsi_P_status_IDX_0 "disabled"
#define DT_N_S_clocks_S_clk_hsi_P_status_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_clk_hsi_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_clocks_S_clk_hsi_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_clocks_S_clk_hsi_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_clocks_S_clk_hsi_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_clk_hsi, status, 0)
#define DT_N_S_clocks_S_clk_hsi_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_clk_hsi, status, 0)
#define DT_N_S_clocks_S_clk_hsi_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_clk_hsi, status, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_clk_hsi_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_clk_hsi, status, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_clk_hsi_P_status_LEN 1
#define DT_N_S_clocks_S_clk_hsi_P_status_EXISTS 1
#define DT_N_S_clocks_S_clk_hsi_P_compatible {"fixed-clock"}
#define DT_N_S_clocks_S_clk_hsi_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_clk_hsi_P_compatible_IDX_0 "fixed-clock"
#define DT_N_S_clocks_S_clk_hsi_P_compatible_IDX_0_STRING_UNQUOTED fixed-clock
#define DT_N_S_clocks_S_clk_hsi_P_compatible_IDX_0_STRING_TOKEN fixed_clock
#define DT_N_S_clocks_S_clk_hsi_P_compatible_IDX_0_STRING_UPPER_TOKEN FIXED_CLOCK
#define DT_N_S_clocks_S_clk_hsi_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_clk_hsi, compatible, 0)
#define DT_N_S_clocks_S_clk_hsi_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_clk_hsi, compatible, 0)
#define DT_N_S_clocks_S_clk_hsi_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_clk_hsi, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_clk_hsi_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_clk_hsi, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_clk_hsi_P_compatible_LEN 1
#define DT_N_S_clocks_S_clk_hsi_P_compatible_EXISTS 1
#define DT_N_S_clocks_S_clk_hsi_P_zephyr_deferred_init 0
#define DT_N_S_clocks_S_clk_hsi_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_clocks_S_clk_hsi_P_wakeup_source 0
#define DT_N_S_clocks_S_clk_hsi_P_wakeup_source_EXISTS 1
#define DT_N_S_clocks_S_clk_hsi_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_clocks_S_clk_hsi_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /clocks/clk-hsi48
 *
 * Node identifier: DT_N_S_clocks_S_clk_hsi48
 *
 * Binding (compatible = fixed-clock):
 *   $ZEPHYR_BASE\dts\bindings\clock\fixed-clock.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_clocks_S_clk_hsi48_PATH "/clocks/clk-hsi48"

/* Node's name with unit-address: */
#define DT_N_S_clocks_S_clk_hsi48_FULL_NAME "clk-hsi48"
#define DT_N_S_clocks_S_clk_hsi48_FULL_NAME_UNQUOTED clk-hsi48
#define DT_N_S_clocks_S_clk_hsi48_FULL_NAME_TOKEN clk_hsi48
#define DT_N_S_clocks_S_clk_hsi48_FULL_NAME_UPPER_TOKEN CLK_HSI48

/* Node parent (/clocks) identifier: */
#define DT_N_S_clocks_S_clk_hsi48_PARENT DT_N_S_clocks

/* Node's index in its parent's list of children: */
#define DT_N_S_clocks_S_clk_hsi48_CHILD_IDX 2

/* Helpers for dealing with node labels: */
#define DT_N_S_clocks_S_clk_hsi48_NODELABEL_NUM 1
#define DT_N_S_clocks_S_clk_hsi48_FOREACH_NODELABEL(fn) fn(clk_hsi48)
#define DT_N_S_clocks_S_clk_hsi48_FOREACH_NODELABEL_VARGS(fn, ...) fn(clk_hsi48, __VA_ARGS__)
#define DT_N_S_clocks_S_clk_hsi48_FOREACH_ANCESTOR(fn) fn(DT_N_S_clocks) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_clocks_S_clk_hsi48_CHILD_NUM 0
#define DT_N_S_clocks_S_clk_hsi48_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_clocks_S_clk_hsi48_FOREACH_CHILD(fn) 
#define DT_N_S_clocks_S_clk_hsi48_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_clocks_S_clk_hsi48_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_clocks_S_clk_hsi48_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_clocks_S_clk_hsi48_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_clocks_S_clk_hsi48_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_clocks_S_clk_hsi48_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_clocks_S_clk_hsi48_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_clocks_S_clk_hsi48_HASH m4q2NUiXYm_f1RVl9VGtz8iGJxJSrtVw_lCXFQUVjsw

/* Node's dependency ordinal: */
#define DT_N_S_clocks_S_clk_hsi48_ORD 50
#define DT_N_S_clocks_S_clk_hsi48_ORD_STR_SORTABLE 00050

/* Ordinals for what this node depends on directly: */
#define DT_N_S_clocks_S_clk_hsi48_REQUIRES_ORDS \
	6, /* /clocks */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_clocks_S_clk_hsi48_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_clocks_S_clk_hsi48_EXISTS 1
#define DT_N_INST_0_fixed_clock  DT_N_S_clocks_S_clk_hsi48
#define DT_N_NODELABEL_clk_hsi48 DT_N_S_clocks_S_clk_hsi48

/* Macros for properties that are special in the specification: */
#define DT_N_S_clocks_S_clk_hsi48_REG_NUM 0
#define DT_N_S_clocks_S_clk_hsi48_RANGES_NUM 0
#define DT_N_S_clocks_S_clk_hsi48_FOREACH_RANGE(fn) 
#define DT_N_S_clocks_S_clk_hsi48_IRQ_NUM 0
#define DT_N_S_clocks_S_clk_hsi48_IRQ_LEVEL 0
#define DT_N_S_clocks_S_clk_hsi48_COMPAT_MATCHES_fixed_clock 1
#define DT_N_S_clocks_S_clk_hsi48_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_clocks_S_clk_hsi48_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_clocks_S_clk_hsi48_P_clock_frequency 48000000
#define DT_N_S_clocks_S_clk_hsi48_P_clock_frequency_EXISTS 1
#define DT_N_S_clocks_S_clk_hsi48_P_status "okay"
#define DT_N_S_clocks_S_clk_hsi48_P_status_STRING_UNQUOTED okay
#define DT_N_S_clocks_S_clk_hsi48_P_status_STRING_TOKEN okay
#define DT_N_S_clocks_S_clk_hsi48_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_clocks_S_clk_hsi48_P_status_IDX_0 "okay"
#define DT_N_S_clocks_S_clk_hsi48_P_status_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_clk_hsi48_P_status_IDX_0_ENUM_IDX 0
#define DT_N_S_clocks_S_clk_hsi48_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_clocks_S_clk_hsi48_P_status_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_clocks_S_clk_hsi48_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_clk_hsi48, status, 0)
#define DT_N_S_clocks_S_clk_hsi48_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_clk_hsi48, status, 0)
#define DT_N_S_clocks_S_clk_hsi48_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_clk_hsi48, status, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_clk_hsi48_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_clk_hsi48, status, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_clk_hsi48_P_status_LEN 1
#define DT_N_S_clocks_S_clk_hsi48_P_status_EXISTS 1
#define DT_N_S_clocks_S_clk_hsi48_P_compatible {"fixed-clock"}
#define DT_N_S_clocks_S_clk_hsi48_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_clk_hsi48_P_compatible_IDX_0 "fixed-clock"
#define DT_N_S_clocks_S_clk_hsi48_P_compatible_IDX_0_STRING_UNQUOTED fixed-clock
#define DT_N_S_clocks_S_clk_hsi48_P_compatible_IDX_0_STRING_TOKEN fixed_clock
#define DT_N_S_clocks_S_clk_hsi48_P_compatible_IDX_0_STRING_UPPER_TOKEN FIXED_CLOCK
#define DT_N_S_clocks_S_clk_hsi48_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_clk_hsi48, compatible, 0)
#define DT_N_S_clocks_S_clk_hsi48_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_clk_hsi48, compatible, 0)
#define DT_N_S_clocks_S_clk_hsi48_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_clk_hsi48, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_clk_hsi48_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_clk_hsi48, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_clk_hsi48_P_compatible_LEN 1
#define DT_N_S_clocks_S_clk_hsi48_P_compatible_EXISTS 1
#define DT_N_S_clocks_S_clk_hsi48_P_zephyr_deferred_init 0
#define DT_N_S_clocks_S_clk_hsi48_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_clocks_S_clk_hsi48_P_wakeup_source 0
#define DT_N_S_clocks_S_clk_hsi48_P_wakeup_source_EXISTS 1
#define DT_N_S_clocks_S_clk_hsi48_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_clocks_S_clk_hsi48_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /clocks/clk-lse
 *
 * Node identifier: DT_N_S_clocks_S_clk_lse
 *
 * Binding (compatible = st,stm32-lse-clock):
 *   $ZEPHYR_BASE\dts\bindings\clock\st,stm32-lse-clock.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_clocks_S_clk_lse_PATH "/clocks/clk-lse"

/* Node's name with unit-address: */
#define DT_N_S_clocks_S_clk_lse_FULL_NAME "clk-lse"
#define DT_N_S_clocks_S_clk_lse_FULL_NAME_UNQUOTED clk-lse
#define DT_N_S_clocks_S_clk_lse_FULL_NAME_TOKEN clk_lse
#define DT_N_S_clocks_S_clk_lse_FULL_NAME_UPPER_TOKEN CLK_LSE

/* Node parent (/clocks) identifier: */
#define DT_N_S_clocks_S_clk_lse_PARENT DT_N_S_clocks

/* Node's index in its parent's list of children: */
#define DT_N_S_clocks_S_clk_lse_CHILD_IDX 5

/* Helpers for dealing with node labels: */
#define DT_N_S_clocks_S_clk_lse_NODELABEL_NUM 1
#define DT_N_S_clocks_S_clk_lse_FOREACH_NODELABEL(fn) fn(clk_lse)
#define DT_N_S_clocks_S_clk_lse_FOREACH_NODELABEL_VARGS(fn, ...) fn(clk_lse, __VA_ARGS__)
#define DT_N_S_clocks_S_clk_lse_FOREACH_ANCESTOR(fn) fn(DT_N_S_clocks) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_clocks_S_clk_lse_CHILD_NUM 0
#define DT_N_S_clocks_S_clk_lse_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_clocks_S_clk_lse_FOREACH_CHILD(fn) 
#define DT_N_S_clocks_S_clk_lse_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_clocks_S_clk_lse_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_clocks_S_clk_lse_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_clocks_S_clk_lse_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_clocks_S_clk_lse_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_clocks_S_clk_lse_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_clocks_S_clk_lse_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_clocks_S_clk_lse_HASH RRqOX2XdydrKvwOwHO0Kh3mPfPtUsDJrDySCwF316Ek

/* Node's dependency ordinal: */
#define DT_N_S_clocks_S_clk_lse_ORD 51
#define DT_N_S_clocks_S_clk_lse_ORD_STR_SORTABLE 00051

/* Ordinals for what this node depends on directly: */
#define DT_N_S_clocks_S_clk_lse_REQUIRES_ORDS \
	6, /* /clocks */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_clocks_S_clk_lse_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_clocks_S_clk_lse_EXISTS 1
#define DT_N_INST_0_st_stm32_lse_clock DT_N_S_clocks_S_clk_lse
#define DT_N_NODELABEL_clk_lse         DT_N_S_clocks_S_clk_lse

/* Macros for properties that are special in the specification: */
#define DT_N_S_clocks_S_clk_lse_REG_NUM 0
#define DT_N_S_clocks_S_clk_lse_RANGES_NUM 0
#define DT_N_S_clocks_S_clk_lse_FOREACH_RANGE(fn) 
#define DT_N_S_clocks_S_clk_lse_IRQ_NUM 0
#define DT_N_S_clocks_S_clk_lse_IRQ_LEVEL 0
#define DT_N_S_clocks_S_clk_lse_COMPAT_MATCHES_st_stm32_lse_clock 1
#define DT_N_S_clocks_S_clk_lse_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_clk_lse_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_clocks_S_clk_lse_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_clk_lse_COMPAT_MODEL_IDX_0 "stm32-lse-clock"
#define DT_N_S_clocks_S_clk_lse_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_clocks_S_clk_lse_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_clocks_S_clk_lse_P_driving_capability 2
#define DT_N_S_clocks_S_clk_lse_P_driving_capability_IDX_0_ENUM_IDX 2
#define DT_N_S_clocks_S_clk_lse_P_driving_capability_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_clk_lse_P_driving_capability_IDX_0_ENUM_VAL_2_EXISTS 1
#define DT_N_S_clocks_S_clk_lse_P_driving_capability_ENUM_VAL_2_EXISTS 1
#define DT_N_S_clocks_S_clk_lse_P_driving_capability_EXISTS 1
#define DT_N_S_clocks_S_clk_lse_P_lse_bypass 0
#define DT_N_S_clocks_S_clk_lse_P_lse_bypass_EXISTS 1
#define DT_N_S_clocks_S_clk_lse_P_clock_frequency 32768
#define DT_N_S_clocks_S_clk_lse_P_clock_frequency_EXISTS 1
#define DT_N_S_clocks_S_clk_lse_P_status "okay"
#define DT_N_S_clocks_S_clk_lse_P_status_STRING_UNQUOTED okay
#define DT_N_S_clocks_S_clk_lse_P_status_STRING_TOKEN okay
#define DT_N_S_clocks_S_clk_lse_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_clocks_S_clk_lse_P_status_IDX_0 "okay"
#define DT_N_S_clocks_S_clk_lse_P_status_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_clk_lse_P_status_IDX_0_ENUM_IDX 0
#define DT_N_S_clocks_S_clk_lse_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_clocks_S_clk_lse_P_status_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_clocks_S_clk_lse_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_clk_lse, status, 0)
#define DT_N_S_clocks_S_clk_lse_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_clk_lse, status, 0)
#define DT_N_S_clocks_S_clk_lse_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_clk_lse, status, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_clk_lse_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_clk_lse, status, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_clk_lse_P_status_LEN 1
#define DT_N_S_clocks_S_clk_lse_P_status_EXISTS 1
#define DT_N_S_clocks_S_clk_lse_P_compatible {"st,stm32-lse-clock"}
#define DT_N_S_clocks_S_clk_lse_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_clk_lse_P_compatible_IDX_0 "st,stm32-lse-clock"
#define DT_N_S_clocks_S_clk_lse_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-lse-clock
#define DT_N_S_clocks_S_clk_lse_P_compatible_IDX_0_STRING_TOKEN st_stm32_lse_clock
#define DT_N_S_clocks_S_clk_lse_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_LSE_CLOCK
#define DT_N_S_clocks_S_clk_lse_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_clk_lse, compatible, 0)
#define DT_N_S_clocks_S_clk_lse_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_clk_lse, compatible, 0)
#define DT_N_S_clocks_S_clk_lse_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_clk_lse, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_clk_lse_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_clk_lse, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_clk_lse_P_compatible_LEN 1
#define DT_N_S_clocks_S_clk_lse_P_compatible_EXISTS 1
#define DT_N_S_clocks_S_clk_lse_P_zephyr_deferred_init 0
#define DT_N_S_clocks_S_clk_lse_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_clocks_S_clk_lse_P_wakeup_source 0
#define DT_N_S_clocks_S_clk_lse_P_wakeup_source_EXISTS 1
#define DT_N_S_clocks_S_clk_lse_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_clocks_S_clk_lse_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /clocks/clk-lsi
 *
 * Node identifier: DT_N_S_clocks_S_clk_lsi
 *
 * Binding (compatible = fixed-clock):
 *   $ZEPHYR_BASE\dts\bindings\clock\fixed-clock.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_clocks_S_clk_lsi_PATH "/clocks/clk-lsi"

/* Node's name with unit-address: */
#define DT_N_S_clocks_S_clk_lsi_FULL_NAME "clk-lsi"
#define DT_N_S_clocks_S_clk_lsi_FULL_NAME_UNQUOTED clk-lsi
#define DT_N_S_clocks_S_clk_lsi_FULL_NAME_TOKEN clk_lsi
#define DT_N_S_clocks_S_clk_lsi_FULL_NAME_UPPER_TOKEN CLK_LSI

/* Node parent (/clocks) identifier: */
#define DT_N_S_clocks_S_clk_lsi_PARENT DT_N_S_clocks

/* Node's index in its parent's list of children: */
#define DT_N_S_clocks_S_clk_lsi_CHILD_IDX 6

/* Helpers for dealing with node labels: */
#define DT_N_S_clocks_S_clk_lsi_NODELABEL_NUM 1
#define DT_N_S_clocks_S_clk_lsi_FOREACH_NODELABEL(fn) fn(clk_lsi)
#define DT_N_S_clocks_S_clk_lsi_FOREACH_NODELABEL_VARGS(fn, ...) fn(clk_lsi, __VA_ARGS__)
#define DT_N_S_clocks_S_clk_lsi_FOREACH_ANCESTOR(fn) fn(DT_N_S_clocks) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_clocks_S_clk_lsi_CHILD_NUM 0
#define DT_N_S_clocks_S_clk_lsi_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_clocks_S_clk_lsi_FOREACH_CHILD(fn) 
#define DT_N_S_clocks_S_clk_lsi_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_clocks_S_clk_lsi_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_clocks_S_clk_lsi_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_clocks_S_clk_lsi_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_clocks_S_clk_lsi_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_clocks_S_clk_lsi_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_clocks_S_clk_lsi_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_clocks_S_clk_lsi_HASH y39tlAqwOoFHfznEDn2ZnvWSfYGNtJJvOJBnTUmFguY

/* Node's dependency ordinal: */
#define DT_N_S_clocks_S_clk_lsi_ORD 52
#define DT_N_S_clocks_S_clk_lsi_ORD_STR_SORTABLE 00052

/* Ordinals for what this node depends on directly: */
#define DT_N_S_clocks_S_clk_lsi_REQUIRES_ORDS \
	6, /* /clocks */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_clocks_S_clk_lsi_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_clocks_S_clk_lsi_EXISTS 1
#define DT_N_INST_2_fixed_clock DT_N_S_clocks_S_clk_lsi
#define DT_N_NODELABEL_clk_lsi  DT_N_S_clocks_S_clk_lsi

/* Macros for properties that are special in the specification: */
#define DT_N_S_clocks_S_clk_lsi_REG_NUM 0
#define DT_N_S_clocks_S_clk_lsi_RANGES_NUM 0
#define DT_N_S_clocks_S_clk_lsi_FOREACH_RANGE(fn) 
#define DT_N_S_clocks_S_clk_lsi_IRQ_NUM 0
#define DT_N_S_clocks_S_clk_lsi_IRQ_LEVEL 0
#define DT_N_S_clocks_S_clk_lsi_COMPAT_MATCHES_fixed_clock 1
#define DT_N_S_clocks_S_clk_lsi_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_clocks_S_clk_lsi_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_clocks_S_clk_lsi_P_clock_frequency 32000
#define DT_N_S_clocks_S_clk_lsi_P_clock_frequency_EXISTS 1
#define DT_N_S_clocks_S_clk_lsi_P_status "disabled"
#define DT_N_S_clocks_S_clk_lsi_P_status_STRING_UNQUOTED disabled
#define DT_N_S_clocks_S_clk_lsi_P_status_STRING_TOKEN disabled
#define DT_N_S_clocks_S_clk_lsi_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_clocks_S_clk_lsi_P_status_IDX_0 "disabled"
#define DT_N_S_clocks_S_clk_lsi_P_status_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_clk_lsi_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_clocks_S_clk_lsi_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_clocks_S_clk_lsi_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_clocks_S_clk_lsi_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_clk_lsi, status, 0)
#define DT_N_S_clocks_S_clk_lsi_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_clk_lsi, status, 0)
#define DT_N_S_clocks_S_clk_lsi_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_clk_lsi, status, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_clk_lsi_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_clk_lsi, status, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_clk_lsi_P_status_LEN 1
#define DT_N_S_clocks_S_clk_lsi_P_status_EXISTS 1
#define DT_N_S_clocks_S_clk_lsi_P_compatible {"fixed-clock"}
#define DT_N_S_clocks_S_clk_lsi_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_clk_lsi_P_compatible_IDX_0 "fixed-clock"
#define DT_N_S_clocks_S_clk_lsi_P_compatible_IDX_0_STRING_UNQUOTED fixed-clock
#define DT_N_S_clocks_S_clk_lsi_P_compatible_IDX_0_STRING_TOKEN fixed_clock
#define DT_N_S_clocks_S_clk_lsi_P_compatible_IDX_0_STRING_UPPER_TOKEN FIXED_CLOCK
#define DT_N_S_clocks_S_clk_lsi_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_clk_lsi, compatible, 0)
#define DT_N_S_clocks_S_clk_lsi_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_clk_lsi, compatible, 0)
#define DT_N_S_clocks_S_clk_lsi_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_clk_lsi, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_clk_lsi_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_clk_lsi, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_clk_lsi_P_compatible_LEN 1
#define DT_N_S_clocks_S_clk_lsi_P_compatible_EXISTS 1
#define DT_N_S_clocks_S_clk_lsi_P_zephyr_deferred_init 0
#define DT_N_S_clocks_S_clk_lsi_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_clocks_S_clk_lsi_P_wakeup_source 0
#define DT_N_S_clocks_S_clk_lsi_P_wakeup_source_EXISTS 1
#define DT_N_S_clocks_S_clk_lsi_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_clocks_S_clk_lsi_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /clocks/clk-msik
 *
 * Node identifier: DT_N_S_clocks_S_clk_msik
 *
 * Binding (compatible = st,stm32u5-msi-clock):
 *   $ZEPHYR_BASE\dts\bindings\clock\st,stm32u5-msi-clock.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_clocks_S_clk_msik_PATH "/clocks/clk-msik"

/* Node's name with unit-address: */
#define DT_N_S_clocks_S_clk_msik_FULL_NAME "clk-msik"
#define DT_N_S_clocks_S_clk_msik_FULL_NAME_UNQUOTED clk-msik
#define DT_N_S_clocks_S_clk_msik_FULL_NAME_TOKEN clk_msik
#define DT_N_S_clocks_S_clk_msik_FULL_NAME_UPPER_TOKEN CLK_MSIK

/* Node parent (/clocks) identifier: */
#define DT_N_S_clocks_S_clk_msik_PARENT DT_N_S_clocks

/* Node's index in its parent's list of children: */
#define DT_N_S_clocks_S_clk_msik_CHILD_IDX 4

/* Helpers for dealing with node labels: */
#define DT_N_S_clocks_S_clk_msik_NODELABEL_NUM 1
#define DT_N_S_clocks_S_clk_msik_FOREACH_NODELABEL(fn) fn(clk_msik)
#define DT_N_S_clocks_S_clk_msik_FOREACH_NODELABEL_VARGS(fn, ...) fn(clk_msik, __VA_ARGS__)
#define DT_N_S_clocks_S_clk_msik_FOREACH_ANCESTOR(fn) fn(DT_N_S_clocks) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_clocks_S_clk_msik_CHILD_NUM 0
#define DT_N_S_clocks_S_clk_msik_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_clocks_S_clk_msik_FOREACH_CHILD(fn) 
#define DT_N_S_clocks_S_clk_msik_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_clocks_S_clk_msik_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_clocks_S_clk_msik_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_clocks_S_clk_msik_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_clocks_S_clk_msik_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_clocks_S_clk_msik_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_clocks_S_clk_msik_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_clocks_S_clk_msik_HASH 7qU6EROR0oV1In6AtcjhDn6HbRnkvSkRxmeYxM0ogXY

/* Node's dependency ordinal: */
#define DT_N_S_clocks_S_clk_msik_ORD 53
#define DT_N_S_clocks_S_clk_msik_ORD_STR_SORTABLE 00053

/* Ordinals for what this node depends on directly: */
#define DT_N_S_clocks_S_clk_msik_REQUIRES_ORDS \
	6, /* /clocks */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_clocks_S_clk_msik_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_clocks_S_clk_msik_EXISTS 1
#define DT_N_INST_1_st_stm32u5_msi_clock DT_N_S_clocks_S_clk_msik
#define DT_N_NODELABEL_clk_msik          DT_N_S_clocks_S_clk_msik

/* Macros for properties that are special in the specification: */
#define DT_N_S_clocks_S_clk_msik_REG_NUM 0
#define DT_N_S_clocks_S_clk_msik_RANGES_NUM 0
#define DT_N_S_clocks_S_clk_msik_FOREACH_RANGE(fn) 
#define DT_N_S_clocks_S_clk_msik_IRQ_NUM 0
#define DT_N_S_clocks_S_clk_msik_IRQ_LEVEL 0
#define DT_N_S_clocks_S_clk_msik_COMPAT_MATCHES_st_stm32u5_msi_clock 1
#define DT_N_S_clocks_S_clk_msik_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_clk_msik_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_clocks_S_clk_msik_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_clk_msik_COMPAT_MODEL_IDX_0 "stm32u5-msi-clock"
#define DT_N_S_clocks_S_clk_msik_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_clocks_S_clk_msik_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_clocks_S_clk_msik_P_msi_range 4
#define DT_N_S_clocks_S_clk_msik_P_msi_range_IDX_0_ENUM_IDX 4
#define DT_N_S_clocks_S_clk_msik_P_msi_range_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_clk_msik_P_msi_range_IDX_0_ENUM_VAL_4_EXISTS 1
#define DT_N_S_clocks_S_clk_msik_P_msi_range_ENUM_VAL_4_EXISTS 1
#define DT_N_S_clocks_S_clk_msik_P_msi_range_EXISTS 1
#define DT_N_S_clocks_S_clk_msik_P_msi_pll_mode 0
#define DT_N_S_clocks_S_clk_msik_P_msi_pll_mode_EXISTS 1
#define DT_N_S_clocks_S_clk_msik_P_status "disabled"
#define DT_N_S_clocks_S_clk_msik_P_status_STRING_UNQUOTED disabled
#define DT_N_S_clocks_S_clk_msik_P_status_STRING_TOKEN disabled
#define DT_N_S_clocks_S_clk_msik_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_clocks_S_clk_msik_P_status_IDX_0 "disabled"
#define DT_N_S_clocks_S_clk_msik_P_status_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_clk_msik_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_clocks_S_clk_msik_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_clocks_S_clk_msik_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_clocks_S_clk_msik_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_clk_msik, status, 0)
#define DT_N_S_clocks_S_clk_msik_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_clk_msik, status, 0)
#define DT_N_S_clocks_S_clk_msik_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_clk_msik, status, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_clk_msik_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_clk_msik, status, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_clk_msik_P_status_LEN 1
#define DT_N_S_clocks_S_clk_msik_P_status_EXISTS 1
#define DT_N_S_clocks_S_clk_msik_P_compatible {"st,stm32u5-msi-clock"}
#define DT_N_S_clocks_S_clk_msik_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_clk_msik_P_compatible_IDX_0 "st,stm32u5-msi-clock"
#define DT_N_S_clocks_S_clk_msik_P_compatible_IDX_0_STRING_UNQUOTED st,stm32u5-msi-clock
#define DT_N_S_clocks_S_clk_msik_P_compatible_IDX_0_STRING_TOKEN st_stm32u5_msi_clock
#define DT_N_S_clocks_S_clk_msik_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32U5_MSI_CLOCK
#define DT_N_S_clocks_S_clk_msik_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_clk_msik, compatible, 0)
#define DT_N_S_clocks_S_clk_msik_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_clk_msik, compatible, 0)
#define DT_N_S_clocks_S_clk_msik_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_clk_msik, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_clk_msik_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_clk_msik, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_clk_msik_P_compatible_LEN 1
#define DT_N_S_clocks_S_clk_msik_P_compatible_EXISTS 1
#define DT_N_S_clocks_S_clk_msik_P_zephyr_deferred_init 0
#define DT_N_S_clocks_S_clk_msik_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_clocks_S_clk_msik_P_wakeup_source 0
#define DT_N_S_clocks_S_clk_msik_P_wakeup_source_EXISTS 1
#define DT_N_S_clocks_S_clk_msik_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_clocks_S_clk_msik_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /clocks/clk-msis
 *
 * Node identifier: DT_N_S_clocks_S_clk_msis
 *
 * Binding (compatible = st,stm32u5-msi-clock):
 *   $ZEPHYR_BASE\dts\bindings\clock\st,stm32u5-msi-clock.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_clocks_S_clk_msis_PATH "/clocks/clk-msis"

/* Node's name with unit-address: */
#define DT_N_S_clocks_S_clk_msis_FULL_NAME "clk-msis"
#define DT_N_S_clocks_S_clk_msis_FULL_NAME_UNQUOTED clk-msis
#define DT_N_S_clocks_S_clk_msis_FULL_NAME_TOKEN clk_msis
#define DT_N_S_clocks_S_clk_msis_FULL_NAME_UPPER_TOKEN CLK_MSIS

/* Node parent (/clocks) identifier: */
#define DT_N_S_clocks_S_clk_msis_PARENT DT_N_S_clocks

/* Node's index in its parent's list of children: */
#define DT_N_S_clocks_S_clk_msis_CHILD_IDX 3

/* Helpers for dealing with node labels: */
#define DT_N_S_clocks_S_clk_msis_NODELABEL_NUM 1
#define DT_N_S_clocks_S_clk_msis_FOREACH_NODELABEL(fn) fn(clk_msis)
#define DT_N_S_clocks_S_clk_msis_FOREACH_NODELABEL_VARGS(fn, ...) fn(clk_msis, __VA_ARGS__)
#define DT_N_S_clocks_S_clk_msis_FOREACH_ANCESTOR(fn) fn(DT_N_S_clocks) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_clocks_S_clk_msis_CHILD_NUM 0
#define DT_N_S_clocks_S_clk_msis_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_clocks_S_clk_msis_FOREACH_CHILD(fn) 
#define DT_N_S_clocks_S_clk_msis_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_clocks_S_clk_msis_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_clocks_S_clk_msis_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_clocks_S_clk_msis_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_clocks_S_clk_msis_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_clocks_S_clk_msis_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_clocks_S_clk_msis_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_clocks_S_clk_msis_HASH QyQ4ZZC3o8Es6eNth6YAe6yCU_U5SVwQtGiN8HZur74

/* Node's dependency ordinal: */
#define DT_N_S_clocks_S_clk_msis_ORD 54
#define DT_N_S_clocks_S_clk_msis_ORD_STR_SORTABLE 00054

/* Ordinals for what this node depends on directly: */
#define DT_N_S_clocks_S_clk_msis_REQUIRES_ORDS \
	6, /* /clocks */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_clocks_S_clk_msis_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_clocks_S_clk_msis_EXISTS 1
#define DT_N_INST_0_st_stm32u5_msi_clock DT_N_S_clocks_S_clk_msis
#define DT_N_NODELABEL_clk_msis          DT_N_S_clocks_S_clk_msis

/* Macros for properties that are special in the specification: */
#define DT_N_S_clocks_S_clk_msis_REG_NUM 0
#define DT_N_S_clocks_S_clk_msis_RANGES_NUM 0
#define DT_N_S_clocks_S_clk_msis_FOREACH_RANGE(fn) 
#define DT_N_S_clocks_S_clk_msis_IRQ_NUM 0
#define DT_N_S_clocks_S_clk_msis_IRQ_LEVEL 0
#define DT_N_S_clocks_S_clk_msis_COMPAT_MATCHES_st_stm32u5_msi_clock 1
#define DT_N_S_clocks_S_clk_msis_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_clk_msis_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_clocks_S_clk_msis_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_clk_msis_COMPAT_MODEL_IDX_0 "stm32u5-msi-clock"
#define DT_N_S_clocks_S_clk_msis_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_clocks_S_clk_msis_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_clocks_S_clk_msis_P_msi_range 4
#define DT_N_S_clocks_S_clk_msis_P_msi_range_IDX_0_ENUM_IDX 4
#define DT_N_S_clocks_S_clk_msis_P_msi_range_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_clk_msis_P_msi_range_IDX_0_ENUM_VAL_4_EXISTS 1
#define DT_N_S_clocks_S_clk_msis_P_msi_range_ENUM_VAL_4_EXISTS 1
#define DT_N_S_clocks_S_clk_msis_P_msi_range_EXISTS 1
#define DT_N_S_clocks_S_clk_msis_P_msi_pll_mode 0
#define DT_N_S_clocks_S_clk_msis_P_msi_pll_mode_EXISTS 1
#define DT_N_S_clocks_S_clk_msis_P_status "disabled"
#define DT_N_S_clocks_S_clk_msis_P_status_STRING_UNQUOTED disabled
#define DT_N_S_clocks_S_clk_msis_P_status_STRING_TOKEN disabled
#define DT_N_S_clocks_S_clk_msis_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_clocks_S_clk_msis_P_status_IDX_0 "disabled"
#define DT_N_S_clocks_S_clk_msis_P_status_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_clk_msis_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_clocks_S_clk_msis_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_clocks_S_clk_msis_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_clocks_S_clk_msis_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_clk_msis, status, 0)
#define DT_N_S_clocks_S_clk_msis_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_clk_msis, status, 0)
#define DT_N_S_clocks_S_clk_msis_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_clk_msis, status, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_clk_msis_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_clk_msis, status, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_clk_msis_P_status_LEN 1
#define DT_N_S_clocks_S_clk_msis_P_status_EXISTS 1
#define DT_N_S_clocks_S_clk_msis_P_compatible {"st,stm32u5-msi-clock"}
#define DT_N_S_clocks_S_clk_msis_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_clk_msis_P_compatible_IDX_0 "st,stm32u5-msi-clock"
#define DT_N_S_clocks_S_clk_msis_P_compatible_IDX_0_STRING_UNQUOTED st,stm32u5-msi-clock
#define DT_N_S_clocks_S_clk_msis_P_compatible_IDX_0_STRING_TOKEN st_stm32u5_msi_clock
#define DT_N_S_clocks_S_clk_msis_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32U5_MSI_CLOCK
#define DT_N_S_clocks_S_clk_msis_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_clk_msis, compatible, 0)
#define DT_N_S_clocks_S_clk_msis_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_clk_msis, compatible, 0)
#define DT_N_S_clocks_S_clk_msis_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_clk_msis, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_clk_msis_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_clk_msis, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_clk_msis_P_compatible_LEN 1
#define DT_N_S_clocks_S_clk_msis_P_compatible_EXISTS 1
#define DT_N_S_clocks_S_clk_msis_P_zephyr_deferred_init 0
#define DT_N_S_clocks_S_clk_msis_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_clocks_S_clk_msis_P_wakeup_source 0
#define DT_N_S_clocks_S_clk_msis_P_wakeup_source_EXISTS 1
#define DT_N_S_clocks_S_clk_msis_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_clocks_S_clk_msis_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /clocks/pll2
 *
 * Node identifier: DT_N_S_clocks_S_pll2
 *
 * Binding (compatible = st,stm32u5-pll-clock):
 *   $ZEPHYR_BASE\dts\bindings\clock\st,stm32u5-pll-clock.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_clocks_S_pll2_PATH "/clocks/pll2"

/* Node's name with unit-address: */
#define DT_N_S_clocks_S_pll2_FULL_NAME "pll2"
#define DT_N_S_clocks_S_pll2_FULL_NAME_UNQUOTED pll2
#define DT_N_S_clocks_S_pll2_FULL_NAME_TOKEN pll2
#define DT_N_S_clocks_S_pll2_FULL_NAME_UPPER_TOKEN PLL2

/* Node parent (/clocks) identifier: */
#define DT_N_S_clocks_S_pll2_PARENT DT_N_S_clocks

/* Node's index in its parent's list of children: */
#define DT_N_S_clocks_S_pll2_CHILD_IDX 8

/* Helpers for dealing with node labels: */
#define DT_N_S_clocks_S_pll2_NODELABEL_NUM 1
#define DT_N_S_clocks_S_pll2_FOREACH_NODELABEL(fn) fn(pll2)
#define DT_N_S_clocks_S_pll2_FOREACH_NODELABEL_VARGS(fn, ...) fn(pll2, __VA_ARGS__)
#define DT_N_S_clocks_S_pll2_FOREACH_ANCESTOR(fn) fn(DT_N_S_clocks) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_clocks_S_pll2_CHILD_NUM 0
#define DT_N_S_clocks_S_pll2_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_clocks_S_pll2_FOREACH_CHILD(fn) 
#define DT_N_S_clocks_S_pll2_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_clocks_S_pll2_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_clocks_S_pll2_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_clocks_S_pll2_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_clocks_S_pll2_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_clocks_S_pll2_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_clocks_S_pll2_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_clocks_S_pll2_HASH Kk7KSqyBPNmEU8JZbjz9LnJAyAXEz7lr4JjxWsOUzTY

/* Node's dependency ordinal: */
#define DT_N_S_clocks_S_pll2_ORD 55
#define DT_N_S_clocks_S_pll2_ORD_STR_SORTABLE 00055

/* Ordinals for what this node depends on directly: */
#define DT_N_S_clocks_S_pll2_REQUIRES_ORDS \
	6, /* /clocks */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_clocks_S_pll2_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_clocks_S_pll2_EXISTS 1
#define DT_N_INST_1_st_stm32u5_pll_clock DT_N_S_clocks_S_pll2
#define DT_N_NODELABEL_pll2              DT_N_S_clocks_S_pll2

/* Macros for properties that are special in the specification: */
#define DT_N_S_clocks_S_pll2_REG_NUM 0
#define DT_N_S_clocks_S_pll2_RANGES_NUM 0
#define DT_N_S_clocks_S_pll2_FOREACH_RANGE(fn) 
#define DT_N_S_clocks_S_pll2_IRQ_NUM 0
#define DT_N_S_clocks_S_pll2_IRQ_LEVEL 0
#define DT_N_S_clocks_S_pll2_COMPAT_MATCHES_st_stm32u5_pll_clock 1
#define DT_N_S_clocks_S_pll2_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pll2_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_clocks_S_pll2_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pll2_COMPAT_MODEL_IDX_0 "stm32u5-pll-clock"
#define DT_N_S_clocks_S_pll2_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_clocks_S_pll2_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_clocks_S_pll2_P_status "disabled"
#define DT_N_S_clocks_S_pll2_P_status_STRING_UNQUOTED disabled
#define DT_N_S_clocks_S_pll2_P_status_STRING_TOKEN disabled
#define DT_N_S_clocks_S_pll2_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_clocks_S_pll2_P_status_IDX_0 "disabled"
#define DT_N_S_clocks_S_pll2_P_status_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pll2_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_clocks_S_pll2_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_clocks_S_pll2_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_clocks_S_pll2_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_pll2, status, 0)
#define DT_N_S_clocks_S_pll2_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_pll2, status, 0)
#define DT_N_S_clocks_S_pll2_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_pll2, status, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pll2_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_pll2, status, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pll2_P_status_LEN 1
#define DT_N_S_clocks_S_pll2_P_status_EXISTS 1
#define DT_N_S_clocks_S_pll2_P_compatible {"st,stm32u5-pll-clock"}
#define DT_N_S_clocks_S_pll2_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pll2_P_compatible_IDX_0 "st,stm32u5-pll-clock"
#define DT_N_S_clocks_S_pll2_P_compatible_IDX_0_STRING_UNQUOTED st,stm32u5-pll-clock
#define DT_N_S_clocks_S_pll2_P_compatible_IDX_0_STRING_TOKEN st_stm32u5_pll_clock
#define DT_N_S_clocks_S_pll2_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32U5_PLL_CLOCK
#define DT_N_S_clocks_S_pll2_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_pll2, compatible, 0)
#define DT_N_S_clocks_S_pll2_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_pll2, compatible, 0)
#define DT_N_S_clocks_S_pll2_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_pll2, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pll2_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_pll2, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pll2_P_compatible_LEN 1
#define DT_N_S_clocks_S_pll2_P_compatible_EXISTS 1
#define DT_N_S_clocks_S_pll2_P_zephyr_deferred_init 0
#define DT_N_S_clocks_S_pll2_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_clocks_S_pll2_P_wakeup_source 0
#define DT_N_S_clocks_S_pll2_P_wakeup_source_EXISTS 1
#define DT_N_S_clocks_S_pll2_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_clocks_S_pll2_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /clocks/pll3
 *
 * Node identifier: DT_N_S_clocks_S_pll3
 *
 * Binding (compatible = st,stm32u5-pll-clock):
 *   $ZEPHYR_BASE\dts\bindings\clock\st,stm32u5-pll-clock.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_clocks_S_pll3_PATH "/clocks/pll3"

/* Node's name with unit-address: */
#define DT_N_S_clocks_S_pll3_FULL_NAME "pll3"
#define DT_N_S_clocks_S_pll3_FULL_NAME_UNQUOTED pll3
#define DT_N_S_clocks_S_pll3_FULL_NAME_TOKEN pll3
#define DT_N_S_clocks_S_pll3_FULL_NAME_UPPER_TOKEN PLL3

/* Node parent (/clocks) identifier: */
#define DT_N_S_clocks_S_pll3_PARENT DT_N_S_clocks

/* Node's index in its parent's list of children: */
#define DT_N_S_clocks_S_pll3_CHILD_IDX 9

/* Helpers for dealing with node labels: */
#define DT_N_S_clocks_S_pll3_NODELABEL_NUM 1
#define DT_N_S_clocks_S_pll3_FOREACH_NODELABEL(fn) fn(pll3)
#define DT_N_S_clocks_S_pll3_FOREACH_NODELABEL_VARGS(fn, ...) fn(pll3, __VA_ARGS__)
#define DT_N_S_clocks_S_pll3_FOREACH_ANCESTOR(fn) fn(DT_N_S_clocks) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_clocks_S_pll3_CHILD_NUM 0
#define DT_N_S_clocks_S_pll3_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_clocks_S_pll3_FOREACH_CHILD(fn) 
#define DT_N_S_clocks_S_pll3_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_clocks_S_pll3_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_clocks_S_pll3_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_clocks_S_pll3_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_clocks_S_pll3_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_clocks_S_pll3_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_clocks_S_pll3_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_clocks_S_pll3_HASH ezQfX1xfDLlQbXdQq_b_u6wIyktD6PbgwR2lAvD1TyI

/* Node's dependency ordinal: */
#define DT_N_S_clocks_S_pll3_ORD 56
#define DT_N_S_clocks_S_pll3_ORD_STR_SORTABLE 00056

/* Ordinals for what this node depends on directly: */
#define DT_N_S_clocks_S_pll3_REQUIRES_ORDS \
	6, /* /clocks */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_clocks_S_pll3_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_clocks_S_pll3_EXISTS 1
#define DT_N_INST_2_st_stm32u5_pll_clock DT_N_S_clocks_S_pll3
#define DT_N_NODELABEL_pll3              DT_N_S_clocks_S_pll3

/* Macros for properties that are special in the specification: */
#define DT_N_S_clocks_S_pll3_REG_NUM 0
#define DT_N_S_clocks_S_pll3_RANGES_NUM 0
#define DT_N_S_clocks_S_pll3_FOREACH_RANGE(fn) 
#define DT_N_S_clocks_S_pll3_IRQ_NUM 0
#define DT_N_S_clocks_S_pll3_IRQ_LEVEL 0
#define DT_N_S_clocks_S_pll3_COMPAT_MATCHES_st_stm32u5_pll_clock 1
#define DT_N_S_clocks_S_pll3_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pll3_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_clocks_S_pll3_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pll3_COMPAT_MODEL_IDX_0 "stm32u5-pll-clock"
#define DT_N_S_clocks_S_pll3_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_clocks_S_pll3_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_clocks_S_pll3_P_status "disabled"
#define DT_N_S_clocks_S_pll3_P_status_STRING_UNQUOTED disabled
#define DT_N_S_clocks_S_pll3_P_status_STRING_TOKEN disabled
#define DT_N_S_clocks_S_pll3_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_clocks_S_pll3_P_status_IDX_0 "disabled"
#define DT_N_S_clocks_S_pll3_P_status_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pll3_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_clocks_S_pll3_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_clocks_S_pll3_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_clocks_S_pll3_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_pll3, status, 0)
#define DT_N_S_clocks_S_pll3_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_pll3, status, 0)
#define DT_N_S_clocks_S_pll3_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_pll3, status, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pll3_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_pll3, status, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pll3_P_status_LEN 1
#define DT_N_S_clocks_S_pll3_P_status_EXISTS 1
#define DT_N_S_clocks_S_pll3_P_compatible {"st,stm32u5-pll-clock"}
#define DT_N_S_clocks_S_pll3_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pll3_P_compatible_IDX_0 "st,stm32u5-pll-clock"
#define DT_N_S_clocks_S_pll3_P_compatible_IDX_0_STRING_UNQUOTED st,stm32u5-pll-clock
#define DT_N_S_clocks_S_pll3_P_compatible_IDX_0_STRING_TOKEN st_stm32u5_pll_clock
#define DT_N_S_clocks_S_pll3_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32U5_PLL_CLOCK
#define DT_N_S_clocks_S_pll3_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_pll3, compatible, 0)
#define DT_N_S_clocks_S_pll3_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_pll3, compatible, 0)
#define DT_N_S_clocks_S_pll3_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_pll3, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pll3_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_pll3, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pll3_P_compatible_LEN 1
#define DT_N_S_clocks_S_pll3_P_compatible_EXISTS 1
#define DT_N_S_clocks_S_pll3_P_zephyr_deferred_init 0
#define DT_N_S_clocks_S_pll3_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_clocks_S_pll3_P_wakeup_source 0
#define DT_N_S_clocks_S_pll3_P_wakeup_source_EXISTS 1
#define DT_N_S_clocks_S_pll3_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_clocks_S_pll3_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /cpus
 *
 * Node identifier: DT_N_S_cpus
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_cpus_PATH "/cpus"

/* Node's name with unit-address: */
#define DT_N_S_cpus_FULL_NAME "cpus"
#define DT_N_S_cpus_FULL_NAME_UNQUOTED cpus
#define DT_N_S_cpus_FULL_NAME_TOKEN cpus
#define DT_N_S_cpus_FULL_NAME_UPPER_TOKEN CPUS

/* Node parent (/) identifier: */
#define DT_N_S_cpus_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_cpus_CHILD_IDX 3

/* Helpers for dealing with node labels: */
#define DT_N_S_cpus_NODELABEL_NUM 0
#define DT_N_S_cpus_FOREACH_NODELABEL(fn) 
#define DT_N_S_cpus_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_cpus_FOREACH_ANCESTOR(fn) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_cpus_CHILD_NUM 2
#define DT_N_S_cpus_CHILD_NUM_STATUS_OKAY 2
#define DT_N_S_cpus_CHILD_UNIT_ADDR_INT_0 DT_N_S_cpus_S_cpu_0
#define DT_N_S_cpus_FOREACH_CHILD(fn) fn(DT_N_S_cpus_S_cpu_0) fn(DT_N_S_cpus_S_power_states)
#define DT_N_S_cpus_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_cpus_S_cpu_0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_cpus_S_power_states)
#define DT_N_S_cpus_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_cpus_S_cpu_0, __VA_ARGS__) fn(DT_N_S_cpus_S_power_states, __VA_ARGS__)
#define DT_N_S_cpus_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_cpus_S_cpu_0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_cpus_S_power_states, __VA_ARGS__)
#define DT_N_S_cpus_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_cpus_S_cpu_0) fn(DT_N_S_cpus_S_power_states)
#define DT_N_S_cpus_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_cpus_S_cpu_0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_cpus_S_power_states)
#define DT_N_S_cpus_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_cpus_S_cpu_0, __VA_ARGS__) fn(DT_N_S_cpus_S_power_states, __VA_ARGS__)
#define DT_N_S_cpus_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_cpus_S_cpu_0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_cpus_S_power_states, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_cpus_HASH iL3XRGZVvvtpNJqKV0_jvtuXF7m6kgky4nI2ifizwdg

/* Node's dependency ordinal: */
#define DT_N_S_cpus_ORD 57
#define DT_N_S_cpus_ORD_STR_SORTABLE 00057

/* Ordinals for what this node depends on directly: */
#define DT_N_S_cpus_REQUIRES_ORDS \
	0, /* / */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_cpus_SUPPORTS_ORDS \
	58, /* /cpus/power-states */ \
	62, /* /cpus/cpu@0 */

/* Existence and alternate IDs: */
#define DT_N_S_cpus_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_cpus_REG_NUM 0
#define DT_N_S_cpus_RANGES_NUM 0
#define DT_N_S_cpus_FOREACH_RANGE(fn) 
#define DT_N_S_cpus_IRQ_NUM 0
#define DT_N_S_cpus_IRQ_LEVEL 0
#define DT_N_S_cpus_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_cpus_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /cpus/power-states
 *
 * Node identifier: DT_N_S_cpus_S_power_states
 */

/* Node's full path: */
#define DT_N_S_cpus_S_power_states_PATH "/cpus/power-states"

/* Node's name with unit-address: */
#define DT_N_S_cpus_S_power_states_FULL_NAME "power-states"
#define DT_N_S_cpus_S_power_states_FULL_NAME_UNQUOTED power-states
#define DT_N_S_cpus_S_power_states_FULL_NAME_TOKEN power_states
#define DT_N_S_cpus_S_power_states_FULL_NAME_UPPER_TOKEN POWER_STATES

/* Node parent (/cpus) identifier: */
#define DT_N_S_cpus_S_power_states_PARENT DT_N_S_cpus

/* Node's index in its parent's list of children: */
#define DT_N_S_cpus_S_power_states_CHILD_IDX 1

/* Helpers for dealing with node labels: */
#define DT_N_S_cpus_S_power_states_NODELABEL_NUM 0
#define DT_N_S_cpus_S_power_states_FOREACH_NODELABEL(fn) 
#define DT_N_S_cpus_S_power_states_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_cpus_S_power_states_FOREACH_ANCESTOR(fn) fn(DT_N_S_cpus) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_cpus_S_power_states_CHILD_NUM 3
#define DT_N_S_cpus_S_power_states_CHILD_NUM_STATUS_OKAY 3
#define DT_N_S_cpus_S_power_states_FOREACH_CHILD(fn) fn(DT_N_S_cpus_S_power_states_S_state0) fn(DT_N_S_cpus_S_power_states_S_state1) fn(DT_N_S_cpus_S_power_states_S_state2)
#define DT_N_S_cpus_S_power_states_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_cpus_S_power_states_S_state0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_cpus_S_power_states_S_state1) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_cpus_S_power_states_S_state2)
#define DT_N_S_cpus_S_power_states_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_cpus_S_power_states_S_state0, __VA_ARGS__) fn(DT_N_S_cpus_S_power_states_S_state1, __VA_ARGS__) fn(DT_N_S_cpus_S_power_states_S_state2, __VA_ARGS__)
#define DT_N_S_cpus_S_power_states_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_cpus_S_power_states_S_state0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_cpus_S_power_states_S_state1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_cpus_S_power_states_S_state2, __VA_ARGS__)
#define DT_N_S_cpus_S_power_states_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_cpus_S_power_states_S_state0) fn(DT_N_S_cpus_S_power_states_S_state1) fn(DT_N_S_cpus_S_power_states_S_state2)
#define DT_N_S_cpus_S_power_states_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_cpus_S_power_states_S_state0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_cpus_S_power_states_S_state1) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_cpus_S_power_states_S_state2)
#define DT_N_S_cpus_S_power_states_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_cpus_S_power_states_S_state0, __VA_ARGS__) fn(DT_N_S_cpus_S_power_states_S_state1, __VA_ARGS__) fn(DT_N_S_cpus_S_power_states_S_state2, __VA_ARGS__)
#define DT_N_S_cpus_S_power_states_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_cpus_S_power_states_S_state0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_cpus_S_power_states_S_state1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_cpus_S_power_states_S_state2, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_cpus_S_power_states_HASH qMexuiO6C_SHOSQQCC_3by3odasm1z5VRx723zYLVgY

/* Node's dependency ordinal: */
#define DT_N_S_cpus_S_power_states_ORD 58
#define DT_N_S_cpus_S_power_states_ORD_STR_SORTABLE 00058

/* Ordinals for what this node depends on directly: */
#define DT_N_S_cpus_S_power_states_REQUIRES_ORDS \
	57, /* /cpus */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_cpus_S_power_states_SUPPORTS_ORDS \
	59, /* /cpus/power-states/state0 */ \
	60, /* /cpus/power-states/state1 */ \
	61, /* /cpus/power-states/state2 */

/* Existence and alternate IDs: */
#define DT_N_S_cpus_S_power_states_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_cpus_S_power_states_REG_NUM 0
#define DT_N_S_cpus_S_power_states_RANGES_NUM 0
#define DT_N_S_cpus_S_power_states_FOREACH_RANGE(fn) 
#define DT_N_S_cpus_S_power_states_IRQ_NUM 0
#define DT_N_S_cpus_S_power_states_IRQ_LEVEL 0
#define DT_N_S_cpus_S_power_states_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_cpus_S_power_states_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /cpus/power-states/state0
 *
 * Node identifier: DT_N_S_cpus_S_power_states_S_state0
 *
 * Binding (compatible = zephyr,power-state):
 *   $ZEPHYR_BASE\dts\bindings\power\zephyr,power-state.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_cpus_S_power_states_S_state0_PATH "/cpus/power-states/state0"

/* Node's name with unit-address: */
#define DT_N_S_cpus_S_power_states_S_state0_FULL_NAME "state0"
#define DT_N_S_cpus_S_power_states_S_state0_FULL_NAME_UNQUOTED state0
#define DT_N_S_cpus_S_power_states_S_state0_FULL_NAME_TOKEN state0
#define DT_N_S_cpus_S_power_states_S_state0_FULL_NAME_UPPER_TOKEN STATE0

/* Node parent (/cpus/power-states) identifier: */
#define DT_N_S_cpus_S_power_states_S_state0_PARENT DT_N_S_cpus_S_power_states

/* Node's index in its parent's list of children: */
#define DT_N_S_cpus_S_power_states_S_state0_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_cpus_S_power_states_S_state0_NODELABEL_NUM 1
#define DT_N_S_cpus_S_power_states_S_state0_FOREACH_NODELABEL(fn) fn(stop0)
#define DT_N_S_cpus_S_power_states_S_state0_FOREACH_NODELABEL_VARGS(fn, ...) fn(stop0, __VA_ARGS__)
#define DT_N_S_cpus_S_power_states_S_state0_FOREACH_ANCESTOR(fn) fn(DT_N_S_cpus_S_power_states) fn(DT_N_S_cpus) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_cpus_S_power_states_S_state0_CHILD_NUM 0
#define DT_N_S_cpus_S_power_states_S_state0_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_cpus_S_power_states_S_state0_FOREACH_CHILD(fn) 
#define DT_N_S_cpus_S_power_states_S_state0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_cpus_S_power_states_S_state0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_cpus_S_power_states_S_state0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_cpus_S_power_states_S_state0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_cpus_S_power_states_S_state0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_cpus_S_power_states_S_state0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_cpus_S_power_states_S_state0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_cpus_S_power_states_S_state0_HASH 7gm1YoDC64qAH_XbCVglhJihgirY8BmBcJS3HmCqr7E

/* Node's dependency ordinal: */
#define DT_N_S_cpus_S_power_states_S_state0_ORD 59
#define DT_N_S_cpus_S_power_states_S_state0_ORD_STR_SORTABLE 00059

/* Ordinals for what this node depends on directly: */
#define DT_N_S_cpus_S_power_states_S_state0_REQUIRES_ORDS \
	58, /* /cpus/power-states */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_cpus_S_power_states_S_state0_SUPPORTS_ORDS \
	62, /* /cpus/cpu@0 */

/* Existence and alternate IDs: */
#define DT_N_S_cpus_S_power_states_S_state0_EXISTS 1
#define DT_N_INST_0_zephyr_power_state DT_N_S_cpus_S_power_states_S_state0
#define DT_N_NODELABEL_stop0           DT_N_S_cpus_S_power_states_S_state0

/* Macros for properties that are special in the specification: */
#define DT_N_S_cpus_S_power_states_S_state0_REG_NUM 0
#define DT_N_S_cpus_S_power_states_S_state0_RANGES_NUM 0
#define DT_N_S_cpus_S_power_states_S_state0_FOREACH_RANGE(fn) 
#define DT_N_S_cpus_S_power_states_S_state0_IRQ_NUM 0
#define DT_N_S_cpus_S_power_states_S_state0_IRQ_LEVEL 0
#define DT_N_S_cpus_S_power_states_S_state0_COMPAT_MATCHES_zephyr_power_state 1
#define DT_N_S_cpus_S_power_states_S_state0_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_power_states_S_state0_COMPAT_VENDOR_IDX_0 "The Zephyr Project"
#define DT_N_S_cpus_S_power_states_S_state0_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_power_states_S_state0_COMPAT_MODEL_IDX_0 "power-state"
#define DT_N_S_cpus_S_power_states_S_state0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_cpus_S_power_states_S_state0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_cpus_S_power_states_S_state0_P_power_state_name "suspend-to-idle"
#define DT_N_S_cpus_S_power_states_S_state0_P_power_state_name_STRING_UNQUOTED suspend-to-idle
#define DT_N_S_cpus_S_power_states_S_state0_P_power_state_name_STRING_TOKEN suspend_to_idle
#define DT_N_S_cpus_S_power_states_S_state0_P_power_state_name_STRING_UPPER_TOKEN SUSPEND_TO_IDLE
#define DT_N_S_cpus_S_power_states_S_state0_P_power_state_name_IDX_0 "suspend-to-idle"
#define DT_N_S_cpus_S_power_states_S_state0_P_power_state_name_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_power_states_S_state0_P_power_state_name_IDX_0_ENUM_IDX 2
#define DT_N_S_cpus_S_power_states_S_state0_P_power_state_name_IDX_0_ENUM_VAL_suspend_to_idle_EXISTS 1
#define DT_N_S_cpus_S_power_states_S_state0_P_power_state_name_ENUM_VAL_suspend_to_idle_EXISTS 1
#define DT_N_S_cpus_S_power_states_S_state0_P_power_state_name_FOREACH_PROP_ELEM(fn) fn(DT_N_S_cpus_S_power_states_S_state0, power_state_name, 0)
#define DT_N_S_cpus_S_power_states_S_state0_P_power_state_name_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_cpus_S_power_states_S_state0, power_state_name, 0)
#define DT_N_S_cpus_S_power_states_S_state0_P_power_state_name_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_cpus_S_power_states_S_state0, power_state_name, 0, __VA_ARGS__)
#define DT_N_S_cpus_S_power_states_S_state0_P_power_state_name_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_cpus_S_power_states_S_state0, power_state_name, 0, __VA_ARGS__)
#define DT_N_S_cpus_S_power_states_S_state0_P_power_state_name_LEN 1
#define DT_N_S_cpus_S_power_states_S_state0_P_power_state_name_EXISTS 1
#define DT_N_S_cpus_S_power_states_S_state0_P_substate_id 1
#define DT_N_S_cpus_S_power_states_S_state0_P_substate_id_EXISTS 1
#define DT_N_S_cpus_S_power_states_S_state0_P_min_residency_us 100
#define DT_N_S_cpus_S_power_states_S_state0_P_min_residency_us_EXISTS 1
#define DT_N_S_cpus_S_power_states_S_state0_P_zephyr_pm_device_disabled 0
#define DT_N_S_cpus_S_power_states_S_state0_P_zephyr_pm_device_disabled_EXISTS 1

/*
 * Devicetree node: /cpus/power-states/state1
 *
 * Node identifier: DT_N_S_cpus_S_power_states_S_state1
 *
 * Binding (compatible = zephyr,power-state):
 *   $ZEPHYR_BASE\dts\bindings\power\zephyr,power-state.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_cpus_S_power_states_S_state1_PATH "/cpus/power-states/state1"

/* Node's name with unit-address: */
#define DT_N_S_cpus_S_power_states_S_state1_FULL_NAME "state1"
#define DT_N_S_cpus_S_power_states_S_state1_FULL_NAME_UNQUOTED state1
#define DT_N_S_cpus_S_power_states_S_state1_FULL_NAME_TOKEN state1
#define DT_N_S_cpus_S_power_states_S_state1_FULL_NAME_UPPER_TOKEN STATE1

/* Node parent (/cpus/power-states) identifier: */
#define DT_N_S_cpus_S_power_states_S_state1_PARENT DT_N_S_cpus_S_power_states

/* Node's index in its parent's list of children: */
#define DT_N_S_cpus_S_power_states_S_state1_CHILD_IDX 1

/* Helpers for dealing with node labels: */
#define DT_N_S_cpus_S_power_states_S_state1_NODELABEL_NUM 1
#define DT_N_S_cpus_S_power_states_S_state1_FOREACH_NODELABEL(fn) fn(stop1)
#define DT_N_S_cpus_S_power_states_S_state1_FOREACH_NODELABEL_VARGS(fn, ...) fn(stop1, __VA_ARGS__)
#define DT_N_S_cpus_S_power_states_S_state1_FOREACH_ANCESTOR(fn) fn(DT_N_S_cpus_S_power_states) fn(DT_N_S_cpus) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_cpus_S_power_states_S_state1_CHILD_NUM 0
#define DT_N_S_cpus_S_power_states_S_state1_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_cpus_S_power_states_S_state1_FOREACH_CHILD(fn) 
#define DT_N_S_cpus_S_power_states_S_state1_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_cpus_S_power_states_S_state1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_cpus_S_power_states_S_state1_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_cpus_S_power_states_S_state1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_cpus_S_power_states_S_state1_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_cpus_S_power_states_S_state1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_cpus_S_power_states_S_state1_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_cpus_S_power_states_S_state1_HASH HNV4Y3tkieq567WGGXTiZXOQ_iS0j5zVpLHTSMEzQPc

/* Node's dependency ordinal: */
#define DT_N_S_cpus_S_power_states_S_state1_ORD 60
#define DT_N_S_cpus_S_power_states_S_state1_ORD_STR_SORTABLE 00060

/* Ordinals for what this node depends on directly: */
#define DT_N_S_cpus_S_power_states_S_state1_REQUIRES_ORDS \
	58, /* /cpus/power-states */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_cpus_S_power_states_S_state1_SUPPORTS_ORDS \
	62, /* /cpus/cpu@0 */

/* Existence and alternate IDs: */
#define DT_N_S_cpus_S_power_states_S_state1_EXISTS 1
#define DT_N_INST_1_zephyr_power_state DT_N_S_cpus_S_power_states_S_state1
#define DT_N_NODELABEL_stop1           DT_N_S_cpus_S_power_states_S_state1

/* Macros for properties that are special in the specification: */
#define DT_N_S_cpus_S_power_states_S_state1_REG_NUM 0
#define DT_N_S_cpus_S_power_states_S_state1_RANGES_NUM 0
#define DT_N_S_cpus_S_power_states_S_state1_FOREACH_RANGE(fn) 
#define DT_N_S_cpus_S_power_states_S_state1_IRQ_NUM 0
#define DT_N_S_cpus_S_power_states_S_state1_IRQ_LEVEL 0
#define DT_N_S_cpus_S_power_states_S_state1_COMPAT_MATCHES_zephyr_power_state 1
#define DT_N_S_cpus_S_power_states_S_state1_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_power_states_S_state1_COMPAT_VENDOR_IDX_0 "The Zephyr Project"
#define DT_N_S_cpus_S_power_states_S_state1_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_power_states_S_state1_COMPAT_MODEL_IDX_0 "power-state"
#define DT_N_S_cpus_S_power_states_S_state1_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_cpus_S_power_states_S_state1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_cpus_S_power_states_S_state1_P_power_state_name "suspend-to-idle"
#define DT_N_S_cpus_S_power_states_S_state1_P_power_state_name_STRING_UNQUOTED suspend-to-idle
#define DT_N_S_cpus_S_power_states_S_state1_P_power_state_name_STRING_TOKEN suspend_to_idle
#define DT_N_S_cpus_S_power_states_S_state1_P_power_state_name_STRING_UPPER_TOKEN SUSPEND_TO_IDLE
#define DT_N_S_cpus_S_power_states_S_state1_P_power_state_name_IDX_0 "suspend-to-idle"
#define DT_N_S_cpus_S_power_states_S_state1_P_power_state_name_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_power_states_S_state1_P_power_state_name_IDX_0_ENUM_IDX 2
#define DT_N_S_cpus_S_power_states_S_state1_P_power_state_name_IDX_0_ENUM_VAL_suspend_to_idle_EXISTS 1
#define DT_N_S_cpus_S_power_states_S_state1_P_power_state_name_ENUM_VAL_suspend_to_idle_EXISTS 1
#define DT_N_S_cpus_S_power_states_S_state1_P_power_state_name_FOREACH_PROP_ELEM(fn) fn(DT_N_S_cpus_S_power_states_S_state1, power_state_name, 0)
#define DT_N_S_cpus_S_power_states_S_state1_P_power_state_name_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_cpus_S_power_states_S_state1, power_state_name, 0)
#define DT_N_S_cpus_S_power_states_S_state1_P_power_state_name_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_cpus_S_power_states_S_state1, power_state_name, 0, __VA_ARGS__)
#define DT_N_S_cpus_S_power_states_S_state1_P_power_state_name_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_cpus_S_power_states_S_state1, power_state_name, 0, __VA_ARGS__)
#define DT_N_S_cpus_S_power_states_S_state1_P_power_state_name_LEN 1
#define DT_N_S_cpus_S_power_states_S_state1_P_power_state_name_EXISTS 1
#define DT_N_S_cpus_S_power_states_S_state1_P_substate_id 2
#define DT_N_S_cpus_S_power_states_S_state1_P_substate_id_EXISTS 1
#define DT_N_S_cpus_S_power_states_S_state1_P_min_residency_us 500
#define DT_N_S_cpus_S_power_states_S_state1_P_min_residency_us_EXISTS 1
#define DT_N_S_cpus_S_power_states_S_state1_P_zephyr_pm_device_disabled 0
#define DT_N_S_cpus_S_power_states_S_state1_P_zephyr_pm_device_disabled_EXISTS 1

/*
 * Devicetree node: /cpus/power-states/state2
 *
 * Node identifier: DT_N_S_cpus_S_power_states_S_state2
 *
 * Binding (compatible = zephyr,power-state):
 *   $ZEPHYR_BASE\dts\bindings\power\zephyr,power-state.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_cpus_S_power_states_S_state2_PATH "/cpus/power-states/state2"

/* Node's name with unit-address: */
#define DT_N_S_cpus_S_power_states_S_state2_FULL_NAME "state2"
#define DT_N_S_cpus_S_power_states_S_state2_FULL_NAME_UNQUOTED state2
#define DT_N_S_cpus_S_power_states_S_state2_FULL_NAME_TOKEN state2
#define DT_N_S_cpus_S_power_states_S_state2_FULL_NAME_UPPER_TOKEN STATE2

/* Node parent (/cpus/power-states) identifier: */
#define DT_N_S_cpus_S_power_states_S_state2_PARENT DT_N_S_cpus_S_power_states

/* Node's index in its parent's list of children: */
#define DT_N_S_cpus_S_power_states_S_state2_CHILD_IDX 2

/* Helpers for dealing with node labels: */
#define DT_N_S_cpus_S_power_states_S_state2_NODELABEL_NUM 1
#define DT_N_S_cpus_S_power_states_S_state2_FOREACH_NODELABEL(fn) fn(stop2)
#define DT_N_S_cpus_S_power_states_S_state2_FOREACH_NODELABEL_VARGS(fn, ...) fn(stop2, __VA_ARGS__)
#define DT_N_S_cpus_S_power_states_S_state2_FOREACH_ANCESTOR(fn) fn(DT_N_S_cpus_S_power_states) fn(DT_N_S_cpus) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_cpus_S_power_states_S_state2_CHILD_NUM 0
#define DT_N_S_cpus_S_power_states_S_state2_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_cpus_S_power_states_S_state2_FOREACH_CHILD(fn) 
#define DT_N_S_cpus_S_power_states_S_state2_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_cpus_S_power_states_S_state2_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_cpus_S_power_states_S_state2_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_cpus_S_power_states_S_state2_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_cpus_S_power_states_S_state2_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_cpus_S_power_states_S_state2_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_cpus_S_power_states_S_state2_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_cpus_S_power_states_S_state2_HASH nuMItLzHB_VIJNTUiMiTDgN_9SKqqvz_16qBV5RJ_qo

/* Node's dependency ordinal: */
#define DT_N_S_cpus_S_power_states_S_state2_ORD 61
#define DT_N_S_cpus_S_power_states_S_state2_ORD_STR_SORTABLE 00061

/* Ordinals for what this node depends on directly: */
#define DT_N_S_cpus_S_power_states_S_state2_REQUIRES_ORDS \
	58, /* /cpus/power-states */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_cpus_S_power_states_S_state2_SUPPORTS_ORDS \
	62, /* /cpus/cpu@0 */

/* Existence and alternate IDs: */
#define DT_N_S_cpus_S_power_states_S_state2_EXISTS 1
#define DT_N_INST_2_zephyr_power_state DT_N_S_cpus_S_power_states_S_state2
#define DT_N_NODELABEL_stop2           DT_N_S_cpus_S_power_states_S_state2

/* Macros for properties that are special in the specification: */
#define DT_N_S_cpus_S_power_states_S_state2_REG_NUM 0
#define DT_N_S_cpus_S_power_states_S_state2_RANGES_NUM 0
#define DT_N_S_cpus_S_power_states_S_state2_FOREACH_RANGE(fn) 
#define DT_N_S_cpus_S_power_states_S_state2_IRQ_NUM 0
#define DT_N_S_cpus_S_power_states_S_state2_IRQ_LEVEL 0
#define DT_N_S_cpus_S_power_states_S_state2_COMPAT_MATCHES_zephyr_power_state 1
#define DT_N_S_cpus_S_power_states_S_state2_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_power_states_S_state2_COMPAT_VENDOR_IDX_0 "The Zephyr Project"
#define DT_N_S_cpus_S_power_states_S_state2_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_power_states_S_state2_COMPAT_MODEL_IDX_0 "power-state"
#define DT_N_S_cpus_S_power_states_S_state2_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_cpus_S_power_states_S_state2_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_cpus_S_power_states_S_state2_P_power_state_name "suspend-to-idle"
#define DT_N_S_cpus_S_power_states_S_state2_P_power_state_name_STRING_UNQUOTED suspend-to-idle
#define DT_N_S_cpus_S_power_states_S_state2_P_power_state_name_STRING_TOKEN suspend_to_idle
#define DT_N_S_cpus_S_power_states_S_state2_P_power_state_name_STRING_UPPER_TOKEN SUSPEND_TO_IDLE
#define DT_N_S_cpus_S_power_states_S_state2_P_power_state_name_IDX_0 "suspend-to-idle"
#define DT_N_S_cpus_S_power_states_S_state2_P_power_state_name_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_power_states_S_state2_P_power_state_name_IDX_0_ENUM_IDX 2
#define DT_N_S_cpus_S_power_states_S_state2_P_power_state_name_IDX_0_ENUM_VAL_suspend_to_idle_EXISTS 1
#define DT_N_S_cpus_S_power_states_S_state2_P_power_state_name_ENUM_VAL_suspend_to_idle_EXISTS 1
#define DT_N_S_cpus_S_power_states_S_state2_P_power_state_name_FOREACH_PROP_ELEM(fn) fn(DT_N_S_cpus_S_power_states_S_state2, power_state_name, 0)
#define DT_N_S_cpus_S_power_states_S_state2_P_power_state_name_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_cpus_S_power_states_S_state2, power_state_name, 0)
#define DT_N_S_cpus_S_power_states_S_state2_P_power_state_name_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_cpus_S_power_states_S_state2, power_state_name, 0, __VA_ARGS__)
#define DT_N_S_cpus_S_power_states_S_state2_P_power_state_name_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_cpus_S_power_states_S_state2, power_state_name, 0, __VA_ARGS__)
#define DT_N_S_cpus_S_power_states_S_state2_P_power_state_name_LEN 1
#define DT_N_S_cpus_S_power_states_S_state2_P_power_state_name_EXISTS 1
#define DT_N_S_cpus_S_power_states_S_state2_P_substate_id 3
#define DT_N_S_cpus_S_power_states_S_state2_P_substate_id_EXISTS 1
#define DT_N_S_cpus_S_power_states_S_state2_P_min_residency_us 900
#define DT_N_S_cpus_S_power_states_S_state2_P_min_residency_us_EXISTS 1
#define DT_N_S_cpus_S_power_states_S_state2_P_zephyr_pm_device_disabled 0
#define DT_N_S_cpus_S_power_states_S_state2_P_zephyr_pm_device_disabled_EXISTS 1

/*
 * Devicetree node: /cpus/cpu@0
 *
 * Node identifier: DT_N_S_cpus_S_cpu_0
 *
 * Binding (compatible = arm,cortex-m33):
 *   $ZEPHYR_BASE\dts\bindings\cpu\arm,cortex-m33.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_cpus_S_cpu_0_PATH "/cpus/cpu@0"

/* Node's name with unit-address: */
#define DT_N_S_cpus_S_cpu_0_FULL_NAME "cpu@0"
#define DT_N_S_cpus_S_cpu_0_FULL_NAME_UNQUOTED cpu@0
#define DT_N_S_cpus_S_cpu_0_FULL_NAME_TOKEN cpu_0
#define DT_N_S_cpus_S_cpu_0_FULL_NAME_UPPER_TOKEN CPU_0

/* Node parent (/cpus) identifier: */
#define DT_N_S_cpus_S_cpu_0_PARENT DT_N_S_cpus

/* Node's index in its parent's list of children: */
#define DT_N_S_cpus_S_cpu_0_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_cpus_S_cpu_0_NODELABEL_NUM 1
#define DT_N_S_cpus_S_cpu_0_FOREACH_NODELABEL(fn) fn(cpu0)
#define DT_N_S_cpus_S_cpu_0_FOREACH_NODELABEL_VARGS(fn, ...) fn(cpu0, __VA_ARGS__)
#define DT_N_S_cpus_S_cpu_0_FOREACH_ANCESTOR(fn) fn(DT_N_S_cpus) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_cpus_S_cpu_0_CHILD_NUM 1
#define DT_N_S_cpus_S_cpu_0_CHILD_NUM_STATUS_OKAY 1
#define DT_N_S_cpus_S_cpu_0_CHILD_UNIT_ADDR_INT_3758157200 DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90
#define DT_N_S_cpus_S_cpu_0_FOREACH_CHILD(fn) fn(DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90)
#define DT_N_S_cpus_S_cpu_0_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90)
#define DT_N_S_cpus_S_cpu_0_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90, __VA_ARGS__)
#define DT_N_S_cpus_S_cpu_0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90, __VA_ARGS__)
#define DT_N_S_cpus_S_cpu_0_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90)
#define DT_N_S_cpus_S_cpu_0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90)
#define DT_N_S_cpus_S_cpu_0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90, __VA_ARGS__)
#define DT_N_S_cpus_S_cpu_0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_cpus_S_cpu_0_HASH Su0JBbOtM0QIxe_1ka2Xvgw4rk1QaIlMIj8Rp_v4yVQ

/* Node's dependency ordinal: */
#define DT_N_S_cpus_S_cpu_0_ORD 62
#define DT_N_S_cpus_S_cpu_0_ORD_STR_SORTABLE 00062

/* Ordinals for what this node depends on directly: */
#define DT_N_S_cpus_S_cpu_0_REQUIRES_ORDS \
	57, /* /cpus */ \
	59, /* /cpus/power-states/state0 */ \
	60, /* /cpus/power-states/state1 */ \
	61, /* /cpus/power-states/state2 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_cpus_S_cpu_0_SUPPORTS_ORDS \
	63, /* /cpus/cpu@0/mpu@e000ed90 */

/* Existence and alternate IDs: */
#define DT_N_S_cpus_S_cpu_0_EXISTS 1
#define DT_N_INST_0_arm_cortex_m33 DT_N_S_cpus_S_cpu_0
#define DT_N_NODELABEL_cpu0        DT_N_S_cpus_S_cpu_0

/* Macros for properties that are special in the specification: */
#define DT_N_S_cpus_S_cpu_0_REG_NUM 1
#define DT_N_S_cpus_S_cpu_0_REG_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_REG_IDX_0_VAL_ADDRESS 0 /* 0x0 */
#define DT_N_S_cpus_S_cpu_0_RANGES_NUM 0
#define DT_N_S_cpus_S_cpu_0_FOREACH_RANGE(fn) 
#define DT_N_S_cpus_S_cpu_0_IRQ_NUM 0
#define DT_N_S_cpus_S_cpu_0_IRQ_LEVEL 0
#define DT_N_S_cpus_S_cpu_0_COMPAT_MATCHES_arm_cortex_m33 1
#define DT_N_S_cpus_S_cpu_0_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_COMPAT_VENDOR_IDX_0 "ARM Ltd."
#define DT_N_S_cpus_S_cpu_0_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_COMPAT_MODEL_IDX_0 "cortex-m33"
#define DT_N_S_cpus_S_cpu_0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_cpus_S_cpu_0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_cpus_S_cpu_0_P_cpu_power_states_IDX_0 DT_N_S_cpus_S_power_states_S_state0
#define DT_N_S_cpus_S_cpu_0_P_cpu_power_states_IDX_0_PH DT_N_S_cpus_S_power_states_S_state0
#define DT_N_S_cpus_S_cpu_0_P_cpu_power_states_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_P_cpu_power_states_IDX_1 DT_N_S_cpus_S_power_states_S_state1
#define DT_N_S_cpus_S_cpu_0_P_cpu_power_states_IDX_1_PH DT_N_S_cpus_S_power_states_S_state1
#define DT_N_S_cpus_S_cpu_0_P_cpu_power_states_IDX_1_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_P_cpu_power_states_IDX_2 DT_N_S_cpus_S_power_states_S_state2
#define DT_N_S_cpus_S_cpu_0_P_cpu_power_states_IDX_2_PH DT_N_S_cpus_S_power_states_S_state2
#define DT_N_S_cpus_S_cpu_0_P_cpu_power_states_IDX_2_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_P_cpu_power_states_FOREACH_PROP_ELEM(fn) fn(DT_N_S_cpus_S_cpu_0, cpu_power_states, 0) \
	fn(DT_N_S_cpus_S_cpu_0, cpu_power_states, 1) \
	fn(DT_N_S_cpus_S_cpu_0, cpu_power_states, 2)
#define DT_N_S_cpus_S_cpu_0_P_cpu_power_states_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_cpus_S_cpu_0, cpu_power_states, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_cpus_S_cpu_0, cpu_power_states, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_cpus_S_cpu_0, cpu_power_states, 2)
#define DT_N_S_cpus_S_cpu_0_P_cpu_power_states_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_cpus_S_cpu_0, cpu_power_states, 0, __VA_ARGS__) \
	fn(DT_N_S_cpus_S_cpu_0, cpu_power_states, 1, __VA_ARGS__) \
	fn(DT_N_S_cpus_S_cpu_0, cpu_power_states, 2, __VA_ARGS__)
#define DT_N_S_cpus_S_cpu_0_P_cpu_power_states_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_cpus_S_cpu_0, cpu_power_states, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_cpus_S_cpu_0, cpu_power_states, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_cpus_S_cpu_0, cpu_power_states, 2, __VA_ARGS__)
#define DT_N_S_cpus_S_cpu_0_P_cpu_power_states_LEN 3
#define DT_N_S_cpus_S_cpu_0_P_cpu_power_states_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_P_compatible {"arm,cortex-m33"}
#define DT_N_S_cpus_S_cpu_0_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_P_compatible_IDX_0 "arm,cortex-m33"
#define DT_N_S_cpus_S_cpu_0_P_compatible_IDX_0_STRING_UNQUOTED arm,cortex-m33
#define DT_N_S_cpus_S_cpu_0_P_compatible_IDX_0_STRING_TOKEN arm_cortex_m33
#define DT_N_S_cpus_S_cpu_0_P_compatible_IDX_0_STRING_UPPER_TOKEN ARM_CORTEX_M33
#define DT_N_S_cpus_S_cpu_0_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_cpus_S_cpu_0, compatible, 0)
#define DT_N_S_cpus_S_cpu_0_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_cpus_S_cpu_0, compatible, 0)
#define DT_N_S_cpus_S_cpu_0_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_cpus_S_cpu_0, compatible, 0, __VA_ARGS__)
#define DT_N_S_cpus_S_cpu_0_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_cpus_S_cpu_0, compatible, 0, __VA_ARGS__)
#define DT_N_S_cpus_S_cpu_0_P_compatible_LEN 1
#define DT_N_S_cpus_S_cpu_0_P_compatible_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_P_reg {0 /* 0x0 */}
#define DT_N_S_cpus_S_cpu_0_P_reg_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_P_reg_IDX_0 0
#define DT_N_S_cpus_S_cpu_0_P_reg_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_P_zephyr_deferred_init 0
#define DT_N_S_cpus_S_cpu_0_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_P_wakeup_source 0
#define DT_N_S_cpus_S_cpu_0_P_wakeup_source_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_cpus_S_cpu_0_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /cpus/cpu@0/mpu@e000ed90
 *
 * Node identifier: DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90
 *
 * Binding (compatible = arm,armv8m-mpu):
 *   $ZEPHYR_BASE\dts\bindings\mmu_mpu\arm,armv8m-mpu.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_PATH "/cpus/cpu@0/mpu@e000ed90"

/* Node's name with unit-address: */
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_FULL_NAME "mpu@e000ed90"
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_FULL_NAME_UNQUOTED mpu@e000ed90
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_FULL_NAME_TOKEN mpu_e000ed90
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_FULL_NAME_UPPER_TOKEN MPU_E000ED90

/* Node parent (/cpus/cpu@0) identifier: */
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_PARENT DT_N_S_cpus_S_cpu_0

/* Node's index in its parent's list of children: */
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_NODELABEL_NUM 1
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_FOREACH_NODELABEL(fn) fn(mpu)
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_FOREACH_NODELABEL_VARGS(fn, ...) fn(mpu, __VA_ARGS__)
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_FOREACH_ANCESTOR(fn) fn(DT_N_S_cpus_S_cpu_0) fn(DT_N_S_cpus) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_CHILD_NUM 0
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_FOREACH_CHILD(fn) 
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_HASH otj85KLBeEBY12eXojsCVZB1yE6Ww_J1xjGC9_C8_ok

/* Node's dependency ordinal: */
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_ORD 63
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_ORD_STR_SORTABLE 00063

/* Ordinals for what this node depends on directly: */
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_REQUIRES_ORDS \
	62, /* /cpus/cpu@0 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_EXISTS 1
#define DT_N_INST_0_arm_armv8m_mpu DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90
#define DT_N_NODELABEL_mpu         DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90

/* Macros for properties that are special in the specification: */
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_REG_NUM 1
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_REG_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_REG_IDX_0_VAL_ADDRESS 3758157200 /* 0xe000ed90 */
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_REG_IDX_0_VAL_SIZE 64 /* 0x40 */
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_RANGES_NUM 0
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_FOREACH_RANGE(fn) 
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_IRQ_NUM 0
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_IRQ_LEVEL 0
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_COMPAT_MATCHES_arm_armv8m_mpu 1
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_COMPAT_VENDOR_IDX_0 "ARM Ltd."
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_COMPAT_MODEL_IDX_0 "armv8m-mpu"
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_reg {3758157200 /* 0xe000ed90 */, 64 /* 0x40 */}
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_reg_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_reg_IDX_0 3758157200
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_reg_IDX_1_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_reg_IDX_1 64
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_reg_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_compatible {"arm,armv8m-mpu"}
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_compatible_IDX_0 "arm,armv8m-mpu"
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_compatible_IDX_0_STRING_UNQUOTED arm,armv8m-mpu
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_compatible_IDX_0_STRING_TOKEN arm_armv8m_mpu
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_compatible_IDX_0_STRING_UPPER_TOKEN ARM_ARMV8M_MPU
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90, compatible, 0)
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90, compatible, 0)
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90, compatible, 0, __VA_ARGS__)
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90, compatible, 0, __VA_ARGS__)
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_compatible_LEN 1
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_compatible_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_zephyr_deferred_init 0
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_wakeup_source 0
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_wakeup_source_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@42020000/gpio@42020800
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020800
 *
 * Binding (compatible = st,stm32-gpio):
 *   $ZEPHYR_BASE\dts\bindings\gpio\st,stm32-gpio.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020800_PATH "/soc/pin-controller@42020000/gpio@42020800"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020800_FULL_NAME "gpio@42020800"
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020800_FULL_NAME_UNQUOTED gpio@42020800
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020800_FULL_NAME_TOKEN gpio_42020800
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020800_FULL_NAME_UPPER_TOKEN GPIO_42020800

/* Node parent (/soc/pin-controller@42020000) identifier: */
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020800_PARENT DT_N_S_soc_S_pin_controller_42020000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020800_CHILD_IDX 2

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020800_NODELABEL_NUM 1
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020800_FOREACH_NODELABEL(fn) fn(gpioc)
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020800_FOREACH_NODELABEL_VARGS(fn, ...) fn(gpioc, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020800_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_controller_42020000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020800_CHILD_NUM 0
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020800_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020800_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020800_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020800_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020800_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020800_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020800_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020800_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020800_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020800_HASH fe6oVfVQ9WYsCko3iDRmo0xA2Udi8xQZFzHeSxZsTcU

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020800_ORD 64
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020800_ORD_STR_SORTABLE 00064

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020800_REQUIRES_ORDS \
	9, /* /soc/rcc@46020c00 */ \
	10, /* /soc/pin-controller@42020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020800_SUPPORTS_ORDS \
	65, /* /gpio_keys */ \
	66, /* /gpio_keys/button */ \
	69, /* /leds */ \
	70, /* /leds/led_1 */ \
	159, /* /soc/power@46020800 */ \
	161, /* /soc/power@46020800/wkup-pin@2 */ \
	164, /* /soc/power@46020800/wkup-pin@5 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020800_EXISTS 1
#define DT_N_INST_2_st_stm32_gpio DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020800
#define DT_N_NODELABEL_gpioc      DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020800

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020800_REG_NUM 1
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020800_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020800_REG_IDX_0_VAL_ADDRESS 1107429376 /* 0x42020800 */
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020800_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020800_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020800_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020800_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020800_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020800_COMPAT_MATCHES_st_stm32_gpio 1
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020800_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020800_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020800_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020800_COMPAT_MODEL_IDX_0 "stm32-gpio"
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020800_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020800_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020800_P_reg {1107429376 /* 0x42020800 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020800_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020800_P_reg_IDX_0 1107429376
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020800_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020800_P_reg_IDX_1 1024
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020800_P_reg_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020800_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020800_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_46020c00
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020800_P_clocks_IDX_0_VAL_bus 140
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020800_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020800_P_clocks_IDX_0_VAL_bits 4
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020800_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020800_P_clocks_IDX_0_FOREACH_CELL(fn) fn(DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020800, clocks, 0, bus) \
	fn(DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020800, clocks, 0, bits)
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020800_P_clocks_IDX_0_FOREACH_CELL_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020800, clocks, 0, bus) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020800, clocks, 0, bits)
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020800_P_clocks_IDX_0_NUM_CELLS 2
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020800_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020800, clocks, 0)
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020800_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020800, clocks, 0)
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020800_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020800, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020800_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020800, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020800_P_clocks_LEN 1
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020800_P_clocks_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020800_P_ngpios 16
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020800_P_ngpios_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020800_P_gpio_controller 1
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020800_P_gpio_controller_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020800_P_compatible {"st,stm32-gpio"}
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020800_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020800_P_compatible_IDX_0 "st,stm32-gpio"
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020800_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-gpio
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020800_P_compatible_IDX_0_STRING_TOKEN st_stm32_gpio
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020800_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_GPIO
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020800_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020800, compatible, 0)
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020800_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020800, compatible, 0)
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020800_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020800, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020800_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020800, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020800_P_compatible_LEN 1
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020800_P_compatible_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020800_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020800_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020800_P_wakeup_source 0
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020800_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020800_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020800_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /gpio_keys
 *
 * Node identifier: DT_N_S_gpio_keys
 *
 * Binding (compatible = gpio-keys):
 *   $ZEPHYR_BASE\dts\bindings\input\gpio-keys.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_gpio_keys_PATH "/gpio_keys"

/* Node's name with unit-address: */
#define DT_N_S_gpio_keys_FULL_NAME "gpio_keys"
#define DT_N_S_gpio_keys_FULL_NAME_UNQUOTED gpio_keys
#define DT_N_S_gpio_keys_FULL_NAME_TOKEN gpio_keys
#define DT_N_S_gpio_keys_FULL_NAME_UPPER_TOKEN GPIO_KEYS

/* Node parent (/) identifier: */
#define DT_N_S_gpio_keys_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_gpio_keys_CHILD_IDX 23

/* Helpers for dealing with node labels: */
#define DT_N_S_gpio_keys_NODELABEL_NUM 0
#define DT_N_S_gpio_keys_FOREACH_NODELABEL(fn) 
#define DT_N_S_gpio_keys_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_gpio_keys_FOREACH_ANCESTOR(fn) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_gpio_keys_CHILD_NUM 1
#define DT_N_S_gpio_keys_CHILD_NUM_STATUS_OKAY 1
#define DT_N_S_gpio_keys_FOREACH_CHILD(fn) fn(DT_N_S_gpio_keys_S_button)
#define DT_N_S_gpio_keys_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_gpio_keys_S_button)
#define DT_N_S_gpio_keys_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_gpio_keys_S_button, __VA_ARGS__)
#define DT_N_S_gpio_keys_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_gpio_keys_S_button, __VA_ARGS__)
#define DT_N_S_gpio_keys_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_gpio_keys_S_button)
#define DT_N_S_gpio_keys_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_gpio_keys_S_button)
#define DT_N_S_gpio_keys_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_gpio_keys_S_button, __VA_ARGS__)
#define DT_N_S_gpio_keys_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_gpio_keys_S_button, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_gpio_keys_HASH o_cyM_1oGxkDdZvjWwmF_qWSV_TFQR0RmVqGE69cQ78

/* Node's dependency ordinal: */
#define DT_N_S_gpio_keys_ORD 65
#define DT_N_S_gpio_keys_ORD_STR_SORTABLE 00065

/* Ordinals for what this node depends on directly: */
#define DT_N_S_gpio_keys_REQUIRES_ORDS \
	0, /* / */ \
	64, /* /soc/pin-controller@42020000/gpio@42020800 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_gpio_keys_SUPPORTS_ORDS \
	66, /* /gpio_keys/button */

/* Existence and alternate IDs: */
#define DT_N_S_gpio_keys_EXISTS 1
#define DT_N_INST_0_gpio_keys DT_N_S_gpio_keys

/* Macros for properties that are special in the specification: */
#define DT_N_S_gpio_keys_REG_NUM 0
#define DT_N_S_gpio_keys_RANGES_NUM 0
#define DT_N_S_gpio_keys_FOREACH_RANGE(fn) 
#define DT_N_S_gpio_keys_IRQ_NUM 0
#define DT_N_S_gpio_keys_IRQ_LEVEL 0
#define DT_N_S_gpio_keys_COMPAT_MATCHES_gpio_keys 1
#define DT_N_S_gpio_keys_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_gpio_keys_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_gpio_keys_P_debounce_interval_ms 30
#define DT_N_S_gpio_keys_P_debounce_interval_ms_EXISTS 1
#define DT_N_S_gpio_keys_P_polling_mode 0
#define DT_N_S_gpio_keys_P_polling_mode_EXISTS 1
#define DT_N_S_gpio_keys_P_no_disconnect 0
#define DT_N_S_gpio_keys_P_no_disconnect_EXISTS 1
#define DT_N_S_gpio_keys_P_compatible {"gpio-keys"}
#define DT_N_S_gpio_keys_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_gpio_keys_P_compatible_IDX_0 "gpio-keys"
#define DT_N_S_gpio_keys_P_compatible_IDX_0_STRING_UNQUOTED gpio-keys
#define DT_N_S_gpio_keys_P_compatible_IDX_0_STRING_TOKEN gpio_keys
#define DT_N_S_gpio_keys_P_compatible_IDX_0_STRING_UPPER_TOKEN GPIO_KEYS
#define DT_N_S_gpio_keys_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_gpio_keys, compatible, 0)
#define DT_N_S_gpio_keys_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_gpio_keys, compatible, 0)
#define DT_N_S_gpio_keys_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_gpio_keys, compatible, 0, __VA_ARGS__)
#define DT_N_S_gpio_keys_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_gpio_keys, compatible, 0, __VA_ARGS__)
#define DT_N_S_gpio_keys_P_compatible_LEN 1
#define DT_N_S_gpio_keys_P_compatible_EXISTS 1
#define DT_N_S_gpio_keys_P_zephyr_deferred_init 0
#define DT_N_S_gpio_keys_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_gpio_keys_P_wakeup_source 0
#define DT_N_S_gpio_keys_P_wakeup_source_EXISTS 1
#define DT_N_S_gpio_keys_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_gpio_keys_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /gpio_keys/button
 *
 * Node identifier: DT_N_S_gpio_keys_S_button
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_gpio_keys_S_button_PATH "/gpio_keys/button"

/* Node's name with unit-address: */
#define DT_N_S_gpio_keys_S_button_FULL_NAME "button"
#define DT_N_S_gpio_keys_S_button_FULL_NAME_UNQUOTED button
#define DT_N_S_gpio_keys_S_button_FULL_NAME_TOKEN button
#define DT_N_S_gpio_keys_S_button_FULL_NAME_UPPER_TOKEN BUTTON

/* Node parent (/gpio_keys) identifier: */
#define DT_N_S_gpio_keys_S_button_PARENT DT_N_S_gpio_keys

/* Node's index in its parent's list of children: */
#define DT_N_S_gpio_keys_S_button_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_gpio_keys_S_button_NODELABEL_NUM 1
#define DT_N_S_gpio_keys_S_button_FOREACH_NODELABEL(fn) fn(user_button)
#define DT_N_S_gpio_keys_S_button_FOREACH_NODELABEL_VARGS(fn, ...) fn(user_button, __VA_ARGS__)
#define DT_N_S_gpio_keys_S_button_FOREACH_ANCESTOR(fn) fn(DT_N_S_gpio_keys) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_gpio_keys_S_button_CHILD_NUM 0
#define DT_N_S_gpio_keys_S_button_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_gpio_keys_S_button_FOREACH_CHILD(fn) 
#define DT_N_S_gpio_keys_S_button_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_gpio_keys_S_button_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_gpio_keys_S_button_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_gpio_keys_S_button_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_gpio_keys_S_button_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_gpio_keys_S_button_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_gpio_keys_S_button_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_gpio_keys_S_button_HASH xGyp172f7ymL2kzXZ3NEGIppYDK1YGb1Ay3RG1U6EkA

/* Node's dependency ordinal: */
#define DT_N_S_gpio_keys_S_button_ORD 66
#define DT_N_S_gpio_keys_S_button_ORD_STR_SORTABLE 00066

/* Ordinals for what this node depends on directly: */
#define DT_N_S_gpio_keys_S_button_REQUIRES_ORDS \
	64, /* /soc/pin-controller@42020000/gpio@42020800 */ \
	65, /* /gpio_keys */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_gpio_keys_S_button_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_gpio_keys_S_button_EXISTS 1
#define DT_N_ALIAS_sw0             DT_N_S_gpio_keys_S_button
#define DT_N_NODELABEL_user_button DT_N_S_gpio_keys_S_button

/* Macros for properties that are special in the specification: */
#define DT_N_S_gpio_keys_S_button_REG_NUM 0
#define DT_N_S_gpio_keys_S_button_RANGES_NUM 0
#define DT_N_S_gpio_keys_S_button_FOREACH_RANGE(fn) 
#define DT_N_S_gpio_keys_S_button_IRQ_NUM 0
#define DT_N_S_gpio_keys_S_button_IRQ_LEVEL 0
#define DT_N_S_gpio_keys_S_button_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_gpio_keys_S_button_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_gpio_keys_S_button_P_gpios_IDX_0_EXISTS 1
#define DT_N_S_gpio_keys_S_button_P_gpios_IDX_0_PH DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020800
#define DT_N_S_gpio_keys_S_button_P_gpios_IDX_0_VAL_pin 13
#define DT_N_S_gpio_keys_S_button_P_gpios_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_gpio_keys_S_button_P_gpios_IDX_0_VAL_flags 0
#define DT_N_S_gpio_keys_S_button_P_gpios_IDX_0_VAL_flags_EXISTS 1
#define DT_N_S_gpio_keys_S_button_P_gpios_IDX_0_FOREACH_CELL(fn) fn(DT_N_S_gpio_keys_S_button, gpios, 0, pin) \
	fn(DT_N_S_gpio_keys_S_button, gpios, 0, flags)
#define DT_N_S_gpio_keys_S_button_P_gpios_IDX_0_FOREACH_CELL_SEP(fn, sep) fn(DT_N_S_gpio_keys_S_button, gpios, 0, pin) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_gpio_keys_S_button, gpios, 0, flags)
#define DT_N_S_gpio_keys_S_button_P_gpios_IDX_0_NUM_CELLS 2
#define DT_N_S_gpio_keys_S_button_P_gpios_FOREACH_PROP_ELEM(fn) fn(DT_N_S_gpio_keys_S_button, gpios, 0)
#define DT_N_S_gpio_keys_S_button_P_gpios_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_gpio_keys_S_button, gpios, 0)
#define DT_N_S_gpio_keys_S_button_P_gpios_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_gpio_keys_S_button, gpios, 0, __VA_ARGS__)
#define DT_N_S_gpio_keys_S_button_P_gpios_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_gpio_keys_S_button, gpios, 0, __VA_ARGS__)
#define DT_N_S_gpio_keys_S_button_P_gpios_LEN 1
#define DT_N_S_gpio_keys_S_button_P_gpios_EXISTS 1
#define DT_N_S_gpio_keys_S_button_P_label "User"
#define DT_N_S_gpio_keys_S_button_P_label_STRING_UNQUOTED User
#define DT_N_S_gpio_keys_S_button_P_label_STRING_TOKEN User
#define DT_N_S_gpio_keys_S_button_P_label_STRING_UPPER_TOKEN USER
#define DT_N_S_gpio_keys_S_button_P_label_IDX_0 "User"
#define DT_N_S_gpio_keys_S_button_P_label_IDX_0_EXISTS 1
#define DT_N_S_gpio_keys_S_button_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_gpio_keys_S_button, label, 0)
#define DT_N_S_gpio_keys_S_button_P_label_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_gpio_keys_S_button, label, 0)
#define DT_N_S_gpio_keys_S_button_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_gpio_keys_S_button, label, 0, __VA_ARGS__)
#define DT_N_S_gpio_keys_S_button_P_label_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_gpio_keys_S_button, label, 0, __VA_ARGS__)
#define DT_N_S_gpio_keys_S_button_P_label_LEN 1
#define DT_N_S_gpio_keys_S_button_P_label_EXISTS 1
#define DT_N_S_gpio_keys_S_button_P_zephyr_code 11
#define DT_N_S_gpio_keys_S_button_P_zephyr_code_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@42020000/gpio@42020400
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020400
 *
 * Binding (compatible = st,stm32-gpio):
 *   $ZEPHYR_BASE\dts\bindings\gpio\st,stm32-gpio.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020400_PATH "/soc/pin-controller@42020000/gpio@42020400"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020400_FULL_NAME "gpio@42020400"
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020400_FULL_NAME_UNQUOTED gpio@42020400
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020400_FULL_NAME_TOKEN gpio_42020400
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020400_FULL_NAME_UPPER_TOKEN GPIO_42020400

/* Node parent (/soc/pin-controller@42020000) identifier: */
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020400_PARENT DT_N_S_soc_S_pin_controller_42020000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020400_CHILD_IDX 1

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020400_NODELABEL_NUM 1
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020400_FOREACH_NODELABEL(fn) fn(gpiob)
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020400_FOREACH_NODELABEL_VARGS(fn, ...) fn(gpiob, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020400_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_controller_42020000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020400_CHILD_NUM 0
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020400_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020400_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020400_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020400_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020400_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020400_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020400_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020400_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020400_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020400_HASH 4BFRkYYEEFufL3zE3YhkhPiPgmb65_h2g70ubeDviB8

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020400_ORD 67
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020400_ORD_STR_SORTABLE 00067

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020400_REQUIRES_ORDS \
	9, /* /soc/rcc@46020c00 */ \
	10, /* /soc/pin-controller@42020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020400_SUPPORTS_ORDS \
	69, /* /leds */ \
	71, /* /leds/led_2 */ \
	159, /* /soc/power@46020800 */ \
	160, /* /soc/power@46020800/wkup-pin@1 */ \
	162, /* /soc/power@46020800/wkup-pin@3 */ \
	163, /* /soc/power@46020800/wkup-pin@4 */ \
	164, /* /soc/power@46020800/wkup-pin@5 */ \
	165, /* /soc/power@46020800/wkup-pin@6 */ \
	166, /* /soc/power@46020800/wkup-pin@7 */ \
	167, /* /soc/power@46020800/wkup-pin@8 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020400_EXISTS 1
#define DT_N_INST_1_st_stm32_gpio DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020400
#define DT_N_NODELABEL_gpiob      DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020400

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020400_REG_NUM 1
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020400_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020400_REG_IDX_0_VAL_ADDRESS 1107428352 /* 0x42020400 */
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020400_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020400_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020400_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020400_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020400_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020400_COMPAT_MATCHES_st_stm32_gpio 1
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020400_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020400_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020400_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020400_COMPAT_MODEL_IDX_0 "stm32-gpio"
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020400_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020400_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020400_P_reg {1107428352 /* 0x42020400 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020400_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020400_P_reg_IDX_0 1107428352
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020400_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020400_P_reg_IDX_1 1024
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020400_P_reg_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020400_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020400_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_46020c00
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020400_P_clocks_IDX_0_VAL_bus 140
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020400_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020400_P_clocks_IDX_0_VAL_bits 2
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020400_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020400_P_clocks_IDX_0_FOREACH_CELL(fn) fn(DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020400, clocks, 0, bus) \
	fn(DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020400, clocks, 0, bits)
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020400_P_clocks_IDX_0_FOREACH_CELL_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020400, clocks, 0, bus) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020400, clocks, 0, bits)
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020400_P_clocks_IDX_0_NUM_CELLS 2
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020400_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020400, clocks, 0)
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020400_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020400, clocks, 0)
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020400_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020400, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020400_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020400, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020400_P_clocks_LEN 1
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020400_P_clocks_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020400_P_ngpios 16
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020400_P_ngpios_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020400_P_gpio_controller 1
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020400_P_gpio_controller_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020400_P_compatible {"st,stm32-gpio"}
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020400_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020400_P_compatible_IDX_0 "st,stm32-gpio"
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020400_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-gpio
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020400_P_compatible_IDX_0_STRING_TOKEN st_stm32_gpio
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020400_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_GPIO
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020400_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020400, compatible, 0)
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020400_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020400, compatible, 0)
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020400_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020400, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020400_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020400, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020400_P_compatible_LEN 1
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020400_P_compatible_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020400_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020400_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020400_P_wakeup_source 0
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020400_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020400_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020400_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@42020000/gpio@42021800
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021800
 *
 * Binding (compatible = st,stm32-gpio):
 *   $ZEPHYR_BASE\dts\bindings\gpio\st,stm32-gpio.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021800_PATH "/soc/pin-controller@42020000/gpio@42021800"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021800_FULL_NAME "gpio@42021800"
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021800_FULL_NAME_UNQUOTED gpio@42021800
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021800_FULL_NAME_TOKEN gpio_42021800
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021800_FULL_NAME_UPPER_TOKEN GPIO_42021800

/* Node parent (/soc/pin-controller@42020000) identifier: */
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021800_PARENT DT_N_S_soc_S_pin_controller_42020000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021800_CHILD_IDX 5

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021800_NODELABEL_NUM 1
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021800_FOREACH_NODELABEL(fn) fn(gpiog)
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021800_FOREACH_NODELABEL_VARGS(fn, ...) fn(gpiog, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021800_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_controller_42020000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021800_CHILD_NUM 0
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021800_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021800_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021800_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021800_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021800_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021800_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021800_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021800_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021800_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021800_HASH ibCxoT7UWyqWxGHtEafh4UZkUAta3Q8DmUfZ1OZ6uyA

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021800_ORD 68
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021800_ORD_STR_SORTABLE 00068

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021800_REQUIRES_ORDS \
	9, /* /soc/rcc@46020c00 */ \
	10, /* /soc/pin-controller@42020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021800_SUPPORTS_ORDS \
	69, /* /leds */ \
	72, /* /leds/led_3 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021800_EXISTS 1
#define DT_N_INST_5_st_stm32_gpio DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021800
#define DT_N_NODELABEL_gpiog      DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021800

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021800_REG_NUM 1
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021800_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021800_REG_IDX_0_VAL_ADDRESS 1107433472 /* 0x42021800 */
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021800_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021800_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021800_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021800_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021800_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021800_COMPAT_MATCHES_st_stm32_gpio 1
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021800_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021800_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021800_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021800_COMPAT_MODEL_IDX_0 "stm32-gpio"
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021800_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021800_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021800_P_reg {1107433472 /* 0x42021800 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021800_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021800_P_reg_IDX_0 1107433472
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021800_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021800_P_reg_IDX_1 1024
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021800_P_reg_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021800_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021800_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_46020c00
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021800_P_clocks_IDX_0_VAL_bus 140
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021800_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021800_P_clocks_IDX_0_VAL_bits 64
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021800_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021800_P_clocks_IDX_0_FOREACH_CELL(fn) fn(DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021800, clocks, 0, bus) \
	fn(DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021800, clocks, 0, bits)
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021800_P_clocks_IDX_0_FOREACH_CELL_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021800, clocks, 0, bus) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021800, clocks, 0, bits)
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021800_P_clocks_IDX_0_NUM_CELLS 2
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021800_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021800, clocks, 0)
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021800_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021800, clocks, 0)
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021800_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021800, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021800_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021800, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021800_P_clocks_LEN 1
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021800_P_clocks_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021800_P_ngpios 16
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021800_P_ngpios_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021800_P_gpio_controller 1
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021800_P_gpio_controller_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021800_P_compatible {"st,stm32-gpio"}
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021800_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021800_P_compatible_IDX_0 "st,stm32-gpio"
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021800_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-gpio
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021800_P_compatible_IDX_0_STRING_TOKEN st_stm32_gpio
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021800_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_GPIO
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021800_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021800, compatible, 0)
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021800_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021800, compatible, 0)
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021800_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021800, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021800_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021800, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021800_P_compatible_LEN 1
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021800_P_compatible_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021800_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021800_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021800_P_wakeup_source 0
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021800_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021800_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021800_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /leds
 *
 * Node identifier: DT_N_S_leds
 *
 * Binding (compatible = gpio-leds):
 *   $ZEPHYR_BASE\dts\bindings\led\gpio-leds.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_leds_PATH "/leds"

/* Node's name with unit-address: */
#define DT_N_S_leds_FULL_NAME "leds"
#define DT_N_S_leds_FULL_NAME_UNQUOTED leds
#define DT_N_S_leds_FULL_NAME_TOKEN leds
#define DT_N_S_leds_FULL_NAME_UPPER_TOKEN LEDS

/* Node parent (/) identifier: */
#define DT_N_S_leds_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_leds_CHILD_IDX 22

/* Helpers for dealing with node labels: */
#define DT_N_S_leds_NODELABEL_NUM 1
#define DT_N_S_leds_FOREACH_NODELABEL(fn) fn(leds)
#define DT_N_S_leds_FOREACH_NODELABEL_VARGS(fn, ...) fn(leds, __VA_ARGS__)
#define DT_N_S_leds_FOREACH_ANCESTOR(fn) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_leds_CHILD_NUM 3
#define DT_N_S_leds_CHILD_NUM_STATUS_OKAY 3
#define DT_N_S_leds_FOREACH_CHILD(fn) fn(DT_N_S_leds_S_led_1) fn(DT_N_S_leds_S_led_2) fn(DT_N_S_leds_S_led_3)
#define DT_N_S_leds_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_leds_S_led_1) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_leds_S_led_2) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_leds_S_led_3)
#define DT_N_S_leds_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_leds_S_led_1, __VA_ARGS__) fn(DT_N_S_leds_S_led_2, __VA_ARGS__) fn(DT_N_S_leds_S_led_3, __VA_ARGS__)
#define DT_N_S_leds_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_leds_S_led_1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_leds_S_led_2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_leds_S_led_3, __VA_ARGS__)
#define DT_N_S_leds_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_leds_S_led_1) fn(DT_N_S_leds_S_led_2) fn(DT_N_S_leds_S_led_3)
#define DT_N_S_leds_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_leds_S_led_1) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_leds_S_led_2) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_leds_S_led_3)
#define DT_N_S_leds_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_leds_S_led_1, __VA_ARGS__) fn(DT_N_S_leds_S_led_2, __VA_ARGS__) fn(DT_N_S_leds_S_led_3, __VA_ARGS__)
#define DT_N_S_leds_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_leds_S_led_1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_leds_S_led_2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_leds_S_led_3, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_leds_HASH bMroFUocDdjE3kJ38dK18mDvlCOPoyya5kIIs76irj8

/* Node's dependency ordinal: */
#define DT_N_S_leds_ORD 69
#define DT_N_S_leds_ORD_STR_SORTABLE 00069

/* Ordinals for what this node depends on directly: */
#define DT_N_S_leds_REQUIRES_ORDS \
	0, /* / */ \
	64, /* /soc/pin-controller@42020000/gpio@42020800 */ \
	67, /* /soc/pin-controller@42020000/gpio@42020400 */ \
	68, /* /soc/pin-controller@42020000/gpio@42021800 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_leds_SUPPORTS_ORDS \
	70, /* /leds/led_1 */ \
	71, /* /leds/led_2 */ \
	72, /* /leds/led_3 */

/* Existence and alternate IDs: */
#define DT_N_S_leds_EXISTS 1
#define DT_N_INST_0_gpio_leds DT_N_S_leds
#define DT_N_NODELABEL_leds   DT_N_S_leds

/* Macros for properties that are special in the specification: */
#define DT_N_S_leds_REG_NUM 0
#define DT_N_S_leds_RANGES_NUM 0
#define DT_N_S_leds_FOREACH_RANGE(fn) 
#define DT_N_S_leds_IRQ_NUM 0
#define DT_N_S_leds_IRQ_LEVEL 0
#define DT_N_S_leds_COMPAT_MATCHES_gpio_leds 1
#define DT_N_S_leds_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_leds_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_leds_P_compatible {"gpio-leds"}
#define DT_N_S_leds_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_leds_P_compatible_IDX_0 "gpio-leds"
#define DT_N_S_leds_P_compatible_IDX_0_STRING_UNQUOTED gpio-leds
#define DT_N_S_leds_P_compatible_IDX_0_STRING_TOKEN gpio_leds
#define DT_N_S_leds_P_compatible_IDX_0_STRING_UPPER_TOKEN GPIO_LEDS
#define DT_N_S_leds_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_leds, compatible, 0)
#define DT_N_S_leds_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_leds, compatible, 0)
#define DT_N_S_leds_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_leds, compatible, 0, __VA_ARGS__)
#define DT_N_S_leds_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_leds, compatible, 0, __VA_ARGS__)
#define DT_N_S_leds_P_compatible_LEN 1
#define DT_N_S_leds_P_compatible_EXISTS 1

/*
 * Devicetree node: /leds/led_1
 *
 * Node identifier: DT_N_S_leds_S_led_1
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_leds_S_led_1_PATH "/leds/led_1"

/* Node's name with unit-address: */
#define DT_N_S_leds_S_led_1_FULL_NAME "led_1"
#define DT_N_S_leds_S_led_1_FULL_NAME_UNQUOTED led_1
#define DT_N_S_leds_S_led_1_FULL_NAME_TOKEN led_1
#define DT_N_S_leds_S_led_1_FULL_NAME_UPPER_TOKEN LED_1

/* Node parent (/leds) identifier: */
#define DT_N_S_leds_S_led_1_PARENT DT_N_S_leds

/* Node's index in its parent's list of children: */
#define DT_N_S_leds_S_led_1_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_leds_S_led_1_NODELABEL_NUM 1
#define DT_N_S_leds_S_led_1_FOREACH_NODELABEL(fn) fn(green_led_1)
#define DT_N_S_leds_S_led_1_FOREACH_NODELABEL_VARGS(fn, ...) fn(green_led_1, __VA_ARGS__)
#define DT_N_S_leds_S_led_1_FOREACH_ANCESTOR(fn) fn(DT_N_S_leds) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_leds_S_led_1_CHILD_NUM 0
#define DT_N_S_leds_S_led_1_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_leds_S_led_1_FOREACH_CHILD(fn) 
#define DT_N_S_leds_S_led_1_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_leds_S_led_1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_leds_S_led_1_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_leds_S_led_1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_leds_S_led_1_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_leds_S_led_1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_leds_S_led_1_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_leds_S_led_1_HASH iXGpSU4KdWdLNkNXyuDlz5Q9aavHPvjTPItAJ_Q0T5c

/* Node's dependency ordinal: */
#define DT_N_S_leds_S_led_1_ORD 70
#define DT_N_S_leds_S_led_1_ORD_STR_SORTABLE 00070

/* Ordinals for what this node depends on directly: */
#define DT_N_S_leds_S_led_1_REQUIRES_ORDS \
	64, /* /soc/pin-controller@42020000/gpio@42020800 */ \
	69, /* /leds */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_leds_S_led_1_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_leds_S_led_1_EXISTS 1
#define DT_N_NODELABEL_green_led_1 DT_N_S_leds_S_led_1

/* Macros for properties that are special in the specification: */
#define DT_N_S_leds_S_led_1_REG_NUM 0
#define DT_N_S_leds_S_led_1_RANGES_NUM 0
#define DT_N_S_leds_S_led_1_FOREACH_RANGE(fn) 
#define DT_N_S_leds_S_led_1_IRQ_NUM 0
#define DT_N_S_leds_S_led_1_IRQ_LEVEL 0
#define DT_N_S_leds_S_led_1_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_leds_S_led_1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_leds_S_led_1_P_gpios_IDX_0_EXISTS 1
#define DT_N_S_leds_S_led_1_P_gpios_IDX_0_PH DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020800
#define DT_N_S_leds_S_led_1_P_gpios_IDX_0_VAL_pin 7
#define DT_N_S_leds_S_led_1_P_gpios_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_leds_S_led_1_P_gpios_IDX_0_VAL_flags 0
#define DT_N_S_leds_S_led_1_P_gpios_IDX_0_VAL_flags_EXISTS 1
#define DT_N_S_leds_S_led_1_P_gpios_IDX_0_FOREACH_CELL(fn) fn(DT_N_S_leds_S_led_1, gpios, 0, pin) \
	fn(DT_N_S_leds_S_led_1, gpios, 0, flags)
#define DT_N_S_leds_S_led_1_P_gpios_IDX_0_FOREACH_CELL_SEP(fn, sep) fn(DT_N_S_leds_S_led_1, gpios, 0, pin) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_leds_S_led_1, gpios, 0, flags)
#define DT_N_S_leds_S_led_1_P_gpios_IDX_0_NUM_CELLS 2
#define DT_N_S_leds_S_led_1_P_gpios_FOREACH_PROP_ELEM(fn) fn(DT_N_S_leds_S_led_1, gpios, 0)
#define DT_N_S_leds_S_led_1_P_gpios_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_leds_S_led_1, gpios, 0)
#define DT_N_S_leds_S_led_1_P_gpios_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_leds_S_led_1, gpios, 0, __VA_ARGS__)
#define DT_N_S_leds_S_led_1_P_gpios_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_leds_S_led_1, gpios, 0, __VA_ARGS__)
#define DT_N_S_leds_S_led_1_P_gpios_LEN 1
#define DT_N_S_leds_S_led_1_P_gpios_EXISTS 1
#define DT_N_S_leds_S_led_1_P_label "User LD1"
#define DT_N_S_leds_S_led_1_P_label_STRING_UNQUOTED User LD1
#define DT_N_S_leds_S_led_1_P_label_STRING_TOKEN User_LD1
#define DT_N_S_leds_S_led_1_P_label_STRING_UPPER_TOKEN USER_LD1
#define DT_N_S_leds_S_led_1_P_label_IDX_0 "User LD1"
#define DT_N_S_leds_S_led_1_P_label_IDX_0_EXISTS 1
#define DT_N_S_leds_S_led_1_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_leds_S_led_1, label, 0)
#define DT_N_S_leds_S_led_1_P_label_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_leds_S_led_1, label, 0)
#define DT_N_S_leds_S_led_1_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_leds_S_led_1, label, 0, __VA_ARGS__)
#define DT_N_S_leds_S_led_1_P_label_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_leds_S_led_1, label, 0, __VA_ARGS__)
#define DT_N_S_leds_S_led_1_P_label_LEN 1
#define DT_N_S_leds_S_led_1_P_label_EXISTS 1

/*
 * Devicetree node: /leds/led_2
 *
 * Node identifier: DT_N_S_leds_S_led_2
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_leds_S_led_2_PATH "/leds/led_2"

/* Node's name with unit-address: */
#define DT_N_S_leds_S_led_2_FULL_NAME "led_2"
#define DT_N_S_leds_S_led_2_FULL_NAME_UNQUOTED led_2
#define DT_N_S_leds_S_led_2_FULL_NAME_TOKEN led_2
#define DT_N_S_leds_S_led_2_FULL_NAME_UPPER_TOKEN LED_2

/* Node parent (/leds) identifier: */
#define DT_N_S_leds_S_led_2_PARENT DT_N_S_leds

/* Node's index in its parent's list of children: */
#define DT_N_S_leds_S_led_2_CHILD_IDX 1

/* Helpers for dealing with node labels: */
#define DT_N_S_leds_S_led_2_NODELABEL_NUM 1
#define DT_N_S_leds_S_led_2_FOREACH_NODELABEL(fn) fn(blue_led_1)
#define DT_N_S_leds_S_led_2_FOREACH_NODELABEL_VARGS(fn, ...) fn(blue_led_1, __VA_ARGS__)
#define DT_N_S_leds_S_led_2_FOREACH_ANCESTOR(fn) fn(DT_N_S_leds) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_leds_S_led_2_CHILD_NUM 0
#define DT_N_S_leds_S_led_2_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_leds_S_led_2_FOREACH_CHILD(fn) 
#define DT_N_S_leds_S_led_2_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_leds_S_led_2_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_leds_S_led_2_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_leds_S_led_2_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_leds_S_led_2_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_leds_S_led_2_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_leds_S_led_2_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_leds_S_led_2_HASH KsPGInVliEI1PRs0DmyETNF7dyG4frBo_Z_DeHCKQaA

/* Node's dependency ordinal: */
#define DT_N_S_leds_S_led_2_ORD 71
#define DT_N_S_leds_S_led_2_ORD_STR_SORTABLE 00071

/* Ordinals for what this node depends on directly: */
#define DT_N_S_leds_S_led_2_REQUIRES_ORDS \
	67, /* /soc/pin-controller@42020000/gpio@42020400 */ \
	69, /* /leds */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_leds_S_led_2_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_leds_S_led_2_EXISTS 1
#define DT_N_ALIAS_led0           DT_N_S_leds_S_led_2
#define DT_N_NODELABEL_blue_led_1 DT_N_S_leds_S_led_2

/* Macros for properties that are special in the specification: */
#define DT_N_S_leds_S_led_2_REG_NUM 0
#define DT_N_S_leds_S_led_2_RANGES_NUM 0
#define DT_N_S_leds_S_led_2_FOREACH_RANGE(fn) 
#define DT_N_S_leds_S_led_2_IRQ_NUM 0
#define DT_N_S_leds_S_led_2_IRQ_LEVEL 0
#define DT_N_S_leds_S_led_2_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_leds_S_led_2_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_leds_S_led_2_P_gpios_IDX_0_EXISTS 1
#define DT_N_S_leds_S_led_2_P_gpios_IDX_0_PH DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020400
#define DT_N_S_leds_S_led_2_P_gpios_IDX_0_VAL_pin 7
#define DT_N_S_leds_S_led_2_P_gpios_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_leds_S_led_2_P_gpios_IDX_0_VAL_flags 0
#define DT_N_S_leds_S_led_2_P_gpios_IDX_0_VAL_flags_EXISTS 1
#define DT_N_S_leds_S_led_2_P_gpios_IDX_0_FOREACH_CELL(fn) fn(DT_N_S_leds_S_led_2, gpios, 0, pin) \
	fn(DT_N_S_leds_S_led_2, gpios, 0, flags)
#define DT_N_S_leds_S_led_2_P_gpios_IDX_0_FOREACH_CELL_SEP(fn, sep) fn(DT_N_S_leds_S_led_2, gpios, 0, pin) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_leds_S_led_2, gpios, 0, flags)
#define DT_N_S_leds_S_led_2_P_gpios_IDX_0_NUM_CELLS 2
#define DT_N_S_leds_S_led_2_P_gpios_FOREACH_PROP_ELEM(fn) fn(DT_N_S_leds_S_led_2, gpios, 0)
#define DT_N_S_leds_S_led_2_P_gpios_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_leds_S_led_2, gpios, 0)
#define DT_N_S_leds_S_led_2_P_gpios_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_leds_S_led_2, gpios, 0, __VA_ARGS__)
#define DT_N_S_leds_S_led_2_P_gpios_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_leds_S_led_2, gpios, 0, __VA_ARGS__)
#define DT_N_S_leds_S_led_2_P_gpios_LEN 1
#define DT_N_S_leds_S_led_2_P_gpios_EXISTS 1
#define DT_N_S_leds_S_led_2_P_label "User LD2"
#define DT_N_S_leds_S_led_2_P_label_STRING_UNQUOTED User LD2
#define DT_N_S_leds_S_led_2_P_label_STRING_TOKEN User_LD2
#define DT_N_S_leds_S_led_2_P_label_STRING_UPPER_TOKEN USER_LD2
#define DT_N_S_leds_S_led_2_P_label_IDX_0 "User LD2"
#define DT_N_S_leds_S_led_2_P_label_IDX_0_EXISTS 1
#define DT_N_S_leds_S_led_2_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_leds_S_led_2, label, 0)
#define DT_N_S_leds_S_led_2_P_label_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_leds_S_led_2, label, 0)
#define DT_N_S_leds_S_led_2_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_leds_S_led_2, label, 0, __VA_ARGS__)
#define DT_N_S_leds_S_led_2_P_label_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_leds_S_led_2, label, 0, __VA_ARGS__)
#define DT_N_S_leds_S_led_2_P_label_LEN 1
#define DT_N_S_leds_S_led_2_P_label_EXISTS 1

/*
 * Devicetree node: /leds/led_3
 *
 * Node identifier: DT_N_S_leds_S_led_3
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_leds_S_led_3_PATH "/leds/led_3"

/* Node's name with unit-address: */
#define DT_N_S_leds_S_led_3_FULL_NAME "led_3"
#define DT_N_S_leds_S_led_3_FULL_NAME_UNQUOTED led_3
#define DT_N_S_leds_S_led_3_FULL_NAME_TOKEN led_3
#define DT_N_S_leds_S_led_3_FULL_NAME_UPPER_TOKEN LED_3

/* Node parent (/leds) identifier: */
#define DT_N_S_leds_S_led_3_PARENT DT_N_S_leds

/* Node's index in its parent's list of children: */
#define DT_N_S_leds_S_led_3_CHILD_IDX 2

/* Helpers for dealing with node labels: */
#define DT_N_S_leds_S_led_3_NODELABEL_NUM 1
#define DT_N_S_leds_S_led_3_FOREACH_NODELABEL(fn) fn(red_led_1)
#define DT_N_S_leds_S_led_3_FOREACH_NODELABEL_VARGS(fn, ...) fn(red_led_1, __VA_ARGS__)
#define DT_N_S_leds_S_led_3_FOREACH_ANCESTOR(fn) fn(DT_N_S_leds) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_leds_S_led_3_CHILD_NUM 0
#define DT_N_S_leds_S_led_3_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_leds_S_led_3_FOREACH_CHILD(fn) 
#define DT_N_S_leds_S_led_3_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_leds_S_led_3_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_leds_S_led_3_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_leds_S_led_3_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_leds_S_led_3_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_leds_S_led_3_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_leds_S_led_3_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_leds_S_led_3_HASH pLTfITNsOL3nhJnRmoaWMqapL5v7uTq7eUydfMIb7KA

/* Node's dependency ordinal: */
#define DT_N_S_leds_S_led_3_ORD 72
#define DT_N_S_leds_S_led_3_ORD_STR_SORTABLE 00072

/* Ordinals for what this node depends on directly: */
#define DT_N_S_leds_S_led_3_REQUIRES_ORDS \
	68, /* /soc/pin-controller@42020000/gpio@42021800 */ \
	69, /* /leds */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_leds_S_led_3_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_leds_S_led_3_EXISTS 1
#define DT_N_NODELABEL_red_led_1 DT_N_S_leds_S_led_3

/* Macros for properties that are special in the specification: */
#define DT_N_S_leds_S_led_3_REG_NUM 0
#define DT_N_S_leds_S_led_3_RANGES_NUM 0
#define DT_N_S_leds_S_led_3_FOREACH_RANGE(fn) 
#define DT_N_S_leds_S_led_3_IRQ_NUM 0
#define DT_N_S_leds_S_led_3_IRQ_LEVEL 0
#define DT_N_S_leds_S_led_3_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_leds_S_led_3_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_leds_S_led_3_P_gpios_IDX_0_EXISTS 1
#define DT_N_S_leds_S_led_3_P_gpios_IDX_0_PH DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021800
#define DT_N_S_leds_S_led_3_P_gpios_IDX_0_VAL_pin 2
#define DT_N_S_leds_S_led_3_P_gpios_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_leds_S_led_3_P_gpios_IDX_0_VAL_flags 0
#define DT_N_S_leds_S_led_3_P_gpios_IDX_0_VAL_flags_EXISTS 1
#define DT_N_S_leds_S_led_3_P_gpios_IDX_0_FOREACH_CELL(fn) fn(DT_N_S_leds_S_led_3, gpios, 0, pin) \
	fn(DT_N_S_leds_S_led_3, gpios, 0, flags)
#define DT_N_S_leds_S_led_3_P_gpios_IDX_0_FOREACH_CELL_SEP(fn, sep) fn(DT_N_S_leds_S_led_3, gpios, 0, pin) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_leds_S_led_3, gpios, 0, flags)
#define DT_N_S_leds_S_led_3_P_gpios_IDX_0_NUM_CELLS 2
#define DT_N_S_leds_S_led_3_P_gpios_FOREACH_PROP_ELEM(fn) fn(DT_N_S_leds_S_led_3, gpios, 0)
#define DT_N_S_leds_S_led_3_P_gpios_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_leds_S_led_3, gpios, 0)
#define DT_N_S_leds_S_led_3_P_gpios_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_leds_S_led_3, gpios, 0, __VA_ARGS__)
#define DT_N_S_leds_S_led_3_P_gpios_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_leds_S_led_3, gpios, 0, __VA_ARGS__)
#define DT_N_S_leds_S_led_3_P_gpios_LEN 1
#define DT_N_S_leds_S_led_3_P_gpios_EXISTS 1
#define DT_N_S_leds_S_led_3_P_label "User LD3"
#define DT_N_S_leds_S_led_3_P_label_STRING_UNQUOTED User LD3
#define DT_N_S_leds_S_led_3_P_label_STRING_TOKEN User_LD3
#define DT_N_S_leds_S_led_3_P_label_STRING_UPPER_TOKEN USER_LD3
#define DT_N_S_leds_S_led_3_P_label_IDX_0 "User LD3"
#define DT_N_S_leds_S_led_3_P_label_IDX_0_EXISTS 1
#define DT_N_S_leds_S_led_3_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_leds_S_led_3, label, 0)
#define DT_N_S_leds_S_led_3_P_label_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_leds_S_led_3, label, 0)
#define DT_N_S_leds_S_led_3_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_leds_S_led_3, label, 0, __VA_ARGS__)
#define DT_N_S_leds_S_led_3_P_label_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_leds_S_led_3, label, 0, __VA_ARGS__)
#define DT_N_S_leds_S_led_3_P_label_LEN 1
#define DT_N_S_leds_S_led_3_P_label_EXISTS 1

/*
 * Devicetree node: /mcos
 *
 * Node identifier: DT_N_S_mcos
 */

/* Node's full path: */
#define DT_N_S_mcos_PATH "/mcos"

/* Node's name with unit-address: */
#define DT_N_S_mcos_FULL_NAME "mcos"
#define DT_N_S_mcos_FULL_NAME_UNQUOTED mcos
#define DT_N_S_mcos_FULL_NAME_TOKEN mcos
#define DT_N_S_mcos_FULL_NAME_UPPER_TOKEN MCOS

/* Node parent (/) identifier: */
#define DT_N_S_mcos_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_mcos_CHILD_IDX 6

/* Helpers for dealing with node labels: */
#define DT_N_S_mcos_NODELABEL_NUM 0
#define DT_N_S_mcos_FOREACH_NODELABEL(fn) 
#define DT_N_S_mcos_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_mcos_FOREACH_ANCESTOR(fn) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_mcos_CHILD_NUM 1
#define DT_N_S_mcos_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_mcos_FOREACH_CHILD(fn) fn(DT_N_S_mcos_S_mco1)
#define DT_N_S_mcos_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_mcos_S_mco1)
#define DT_N_S_mcos_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_mcos_S_mco1, __VA_ARGS__)
#define DT_N_S_mcos_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_mcos_S_mco1, __VA_ARGS__)
#define DT_N_S_mcos_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_mcos_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_mcos_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_mcos_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_mcos_HASH 6SPQgIfzgP5rJNinRk1zLBq_DlKqwei9gyXlUnsq0Fg

/* Node's dependency ordinal: */
#define DT_N_S_mcos_ORD 73
#define DT_N_S_mcos_ORD_STR_SORTABLE 00073

/* Ordinals for what this node depends on directly: */
#define DT_N_S_mcos_REQUIRES_ORDS \
	0, /* / */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_mcos_SUPPORTS_ORDS \
	74, /* /mcos/mco1 */

/* Existence and alternate IDs: */
#define DT_N_S_mcos_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_mcos_REG_NUM 0
#define DT_N_S_mcos_RANGES_NUM 0
#define DT_N_S_mcos_FOREACH_RANGE(fn) 
#define DT_N_S_mcos_IRQ_NUM 0
#define DT_N_S_mcos_IRQ_LEVEL 0
#define DT_N_S_mcos_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_mcos_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /mcos/mco1
 *
 * Node identifier: DT_N_S_mcos_S_mco1
 *
 * Binding (compatible = st,stm32-clock-mco):
 *   $ZEPHYR_BASE\dts\bindings\clock\st,stm32-clock-mco.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_mcos_S_mco1_PATH "/mcos/mco1"

/* Node's name with unit-address: */
#define DT_N_S_mcos_S_mco1_FULL_NAME "mco1"
#define DT_N_S_mcos_S_mco1_FULL_NAME_UNQUOTED mco1
#define DT_N_S_mcos_S_mco1_FULL_NAME_TOKEN mco1
#define DT_N_S_mcos_S_mco1_FULL_NAME_UPPER_TOKEN MCO1

/* Node parent (/mcos) identifier: */
#define DT_N_S_mcos_S_mco1_PARENT DT_N_S_mcos

/* Node's index in its parent's list of children: */
#define DT_N_S_mcos_S_mco1_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_mcos_S_mco1_NODELABEL_NUM 1
#define DT_N_S_mcos_S_mco1_FOREACH_NODELABEL(fn) fn(mco1)
#define DT_N_S_mcos_S_mco1_FOREACH_NODELABEL_VARGS(fn, ...) fn(mco1, __VA_ARGS__)
#define DT_N_S_mcos_S_mco1_FOREACH_ANCESTOR(fn) fn(DT_N_S_mcos) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_mcos_S_mco1_CHILD_NUM 0
#define DT_N_S_mcos_S_mco1_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_mcos_S_mco1_FOREACH_CHILD(fn) 
#define DT_N_S_mcos_S_mco1_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_mcos_S_mco1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_mcos_S_mco1_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_mcos_S_mco1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_mcos_S_mco1_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_mcos_S_mco1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_mcos_S_mco1_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_mcos_S_mco1_HASH fXW21upYnb1ZV4bEuBvKCXEcbrABE4XfjXq4dwS7rfY

/* Node's dependency ordinal: */
#define DT_N_S_mcos_S_mco1_ORD 74
#define DT_N_S_mcos_S_mco1_ORD_STR_SORTABLE 00074

/* Ordinals for what this node depends on directly: */
#define DT_N_S_mcos_S_mco1_REQUIRES_ORDS \
	73, /* /mcos */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_mcos_S_mco1_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_mcos_S_mco1_EXISTS 1
#define DT_N_INST_0_st_stm32_clock_mco DT_N_S_mcos_S_mco1
#define DT_N_NODELABEL_mco1            DT_N_S_mcos_S_mco1

/* Macros for properties that are special in the specification: */
#define DT_N_S_mcos_S_mco1_REG_NUM 0
#define DT_N_S_mcos_S_mco1_RANGES_NUM 0
#define DT_N_S_mcos_S_mco1_FOREACH_RANGE(fn) 
#define DT_N_S_mcos_S_mco1_IRQ_NUM 0
#define DT_N_S_mcos_S_mco1_IRQ_LEVEL 0
#define DT_N_S_mcos_S_mco1_COMPAT_MATCHES_st_stm32_clock_mco 1
#define DT_N_S_mcos_S_mco1_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_mcos_S_mco1_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_mcos_S_mco1_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_mcos_S_mco1_COMPAT_MODEL_IDX_0 "stm32-clock-mco"
#define DT_N_S_mcos_S_mco1_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_mcos_S_mco1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_mcos_S_mco1_P_status "disabled"
#define DT_N_S_mcos_S_mco1_P_status_STRING_UNQUOTED disabled
#define DT_N_S_mcos_S_mco1_P_status_STRING_TOKEN disabled
#define DT_N_S_mcos_S_mco1_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_mcos_S_mco1_P_status_IDX_0 "disabled"
#define DT_N_S_mcos_S_mco1_P_status_IDX_0_EXISTS 1
#define DT_N_S_mcos_S_mco1_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_mcos_S_mco1_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_mcos_S_mco1_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_mcos_S_mco1_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_mcos_S_mco1, status, 0)
#define DT_N_S_mcos_S_mco1_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_mcos_S_mco1, status, 0)
#define DT_N_S_mcos_S_mco1_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_mcos_S_mco1, status, 0, __VA_ARGS__)
#define DT_N_S_mcos_S_mco1_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_mcos_S_mco1, status, 0, __VA_ARGS__)
#define DT_N_S_mcos_S_mco1_P_status_LEN 1
#define DT_N_S_mcos_S_mco1_P_status_EXISTS 1
#define DT_N_S_mcos_S_mco1_P_compatible {"st,stm32-clock-mco"}
#define DT_N_S_mcos_S_mco1_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_mcos_S_mco1_P_compatible_IDX_0 "st,stm32-clock-mco"
#define DT_N_S_mcos_S_mco1_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-clock-mco
#define DT_N_S_mcos_S_mco1_P_compatible_IDX_0_STRING_TOKEN st_stm32_clock_mco
#define DT_N_S_mcos_S_mco1_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_CLOCK_MCO
#define DT_N_S_mcos_S_mco1_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_mcos_S_mco1, compatible, 0)
#define DT_N_S_mcos_S_mco1_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_mcos_S_mco1, compatible, 0)
#define DT_N_S_mcos_S_mco1_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_mcos_S_mco1, compatible, 0, __VA_ARGS__)
#define DT_N_S_mcos_S_mco1_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_mcos_S_mco1, compatible, 0, __VA_ARGS__)
#define DT_N_S_mcos_S_mco1_P_compatible_LEN 1
#define DT_N_S_mcos_S_mco1_P_compatible_EXISTS 1
#define DT_N_S_mcos_S_mco1_P_zephyr_deferred_init 0
#define DT_N_S_mcos_S_mco1_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_mcos_S_mco1_P_wakeup_source 0
#define DT_N_S_mcos_S_mco1_P_wakeup_source_EXISTS 1
#define DT_N_S_mcos_S_mco1_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_mcos_S_mco1_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/rcc@46020c00/reset-controller
 *
 * Node identifier: DT_N_S_soc_S_rcc_46020c00_S_reset_controller
 *
 * Binding (compatible = st,stm32-rcc-rctl):
 *   $ZEPHYR_BASE\dts\bindings\reset\st,stm32-rcc-rctl.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_rcc_46020c00_S_reset_controller_PATH "/soc/rcc@46020c00/reset-controller"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_rcc_46020c00_S_reset_controller_FULL_NAME "reset-controller"
#define DT_N_S_soc_S_rcc_46020c00_S_reset_controller_FULL_NAME_UNQUOTED reset-controller
#define DT_N_S_soc_S_rcc_46020c00_S_reset_controller_FULL_NAME_TOKEN reset_controller
#define DT_N_S_soc_S_rcc_46020c00_S_reset_controller_FULL_NAME_UPPER_TOKEN RESET_CONTROLLER

/* Node parent (/soc/rcc@46020c00) identifier: */
#define DT_N_S_soc_S_rcc_46020c00_S_reset_controller_PARENT DT_N_S_soc_S_rcc_46020c00

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_rcc_46020c00_S_reset_controller_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_rcc_46020c00_S_reset_controller_NODELABEL_NUM 1
#define DT_N_S_soc_S_rcc_46020c00_S_reset_controller_FOREACH_NODELABEL(fn) fn(rctl)
#define DT_N_S_soc_S_rcc_46020c00_S_reset_controller_FOREACH_NODELABEL_VARGS(fn, ...) fn(rctl, __VA_ARGS__)
#define DT_N_S_soc_S_rcc_46020c00_S_reset_controller_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_rcc_46020c00) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_rcc_46020c00_S_reset_controller_CHILD_NUM 0
#define DT_N_S_soc_S_rcc_46020c00_S_reset_controller_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_rcc_46020c00_S_reset_controller_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_rcc_46020c00_S_reset_controller_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_rcc_46020c00_S_reset_controller_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_rcc_46020c00_S_reset_controller_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_rcc_46020c00_S_reset_controller_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_rcc_46020c00_S_reset_controller_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_rcc_46020c00_S_reset_controller_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_rcc_46020c00_S_reset_controller_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_rcc_46020c00_S_reset_controller_HASH 6O_wT40nD9X_qs3MfEN_Ig8DOTzzOaRxwer9DIOsfeE

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_rcc_46020c00_S_reset_controller_ORD 75
#define DT_N_S_soc_S_rcc_46020c00_S_reset_controller_ORD_STR_SORTABLE 00075

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_rcc_46020c00_S_reset_controller_REQUIRES_ORDS \
	9, /* /soc/rcc@46020c00 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_rcc_46020c00_S_reset_controller_SUPPORTS_ORDS \
	76, /* /soc/timers@40000400 */ \
	79, /* /soc/timers@40000800 */ \
	87, /* /soc/aes@420c0000 */ \
	94, /* /soc/hash@420c0400 */ \
	112, /* /soc/sdmmc@420c8000 */ \
	113, /* /soc/sdmmc@420c8c00 */ \
	116, /* /soc/serial@40004400 */ \
	117, /* /soc/serial@40004800 */ \
	118, /* /soc/serial@40004c00 */ \
	119, /* /soc/serial@40005000 */ \
	120, /* /soc/serial@40006400 */ \
	123, /* /soc/serial@40013800 */ \
	126, /* /soc/serial@46002400 */ \
	137, /* /soc/timers@40009400 */ \
	138, /* /soc/timers@46004400 */ \
	139, /* /soc/timers@46004800 */ \
	140, /* /soc/timers@46004c00 */ \
	142, /* /soc/vrefbuf@46007400 */ \
	168, /* /soc/timers@40000000 */ \
	176, /* /soc/timers@40000c00 */ \
	180, /* /soc/timers@40001000 */ \
	183, /* /soc/timers@40001400 */ \
	186, /* /soc/timers@40012c00 */ \
	190, /* /soc/timers@40013400 */ \
	194, /* /soc/timers@40014000 */ \
	197, /* /soc/timers@40014400 */ \
	200, /* /soc/timers@40014800 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_rcc_46020c00_S_reset_controller_EXISTS 1
#define DT_N_INST_0_st_stm32_rcc_rctl DT_N_S_soc_S_rcc_46020c00_S_reset_controller
#define DT_N_NODELABEL_rctl           DT_N_S_soc_S_rcc_46020c00_S_reset_controller

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_rcc_46020c00_S_reset_controller_REG_NUM 0
#define DT_N_S_soc_S_rcc_46020c00_S_reset_controller_RANGES_NUM 0
#define DT_N_S_soc_S_rcc_46020c00_S_reset_controller_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_rcc_46020c00_S_reset_controller_IRQ_NUM 0
#define DT_N_S_soc_S_rcc_46020c00_S_reset_controller_IRQ_LEVEL 0
#define DT_N_S_soc_S_rcc_46020c00_S_reset_controller_COMPAT_MATCHES_st_stm32_rcc_rctl 1
#define DT_N_S_soc_S_rcc_46020c00_S_reset_controller_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_rcc_46020c00_S_reset_controller_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_rcc_46020c00_S_reset_controller_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_rcc_46020c00_S_reset_controller_COMPAT_MODEL_IDX_0 "stm32-rcc-rctl"
#define DT_N_S_soc_S_rcc_46020c00_S_reset_controller_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_rcc_46020c00_S_reset_controller_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_rcc_46020c00_S_reset_controller_P_set_bit_to_deassert 0
#define DT_N_S_soc_S_rcc_46020c00_S_reset_controller_P_set_bit_to_deassert_EXISTS 1
#define DT_N_S_soc_S_rcc_46020c00_S_reset_controller_P_compatible {"st,stm32-rcc-rctl"}
#define DT_N_S_soc_S_rcc_46020c00_S_reset_controller_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_rcc_46020c00_S_reset_controller_P_compatible_IDX_0 "st,stm32-rcc-rctl"
#define DT_N_S_soc_S_rcc_46020c00_S_reset_controller_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-rcc-rctl
#define DT_N_S_soc_S_rcc_46020c00_S_reset_controller_P_compatible_IDX_0_STRING_TOKEN st_stm32_rcc_rctl
#define DT_N_S_soc_S_rcc_46020c00_S_reset_controller_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_RCC_RCTL
#define DT_N_S_soc_S_rcc_46020c00_S_reset_controller_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_rcc_46020c00_S_reset_controller, compatible, 0)
#define DT_N_S_soc_S_rcc_46020c00_S_reset_controller_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_rcc_46020c00_S_reset_controller, compatible, 0)
#define DT_N_S_soc_S_rcc_46020c00_S_reset_controller_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_rcc_46020c00_S_reset_controller, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_rcc_46020c00_S_reset_controller_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_rcc_46020c00_S_reset_controller, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_rcc_46020c00_S_reset_controller_P_compatible_LEN 1
#define DT_N_S_soc_S_rcc_46020c00_S_reset_controller_P_compatible_EXISTS 1
#define DT_N_S_soc_S_rcc_46020c00_S_reset_controller_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_rcc_46020c00_S_reset_controller_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_rcc_46020c00_S_reset_controller_P_wakeup_source 0
#define DT_N_S_soc_S_rcc_46020c00_S_reset_controller_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_rcc_46020c00_S_reset_controller_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_rcc_46020c00_S_reset_controller_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/timers@40000400
 *
 * Node identifier: DT_N_S_soc_S_timers_40000400
 *
 * Binding (compatible = st,stm32-timers):
 *   $ZEPHYR_BASE\dts\bindings\timer\st,stm32-timers.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_timers_40000400_PATH "/soc/timers@40000400"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_timers_40000400_FULL_NAME "timers@40000400"
#define DT_N_S_soc_S_timers_40000400_FULL_NAME_UNQUOTED timers@40000400
#define DT_N_S_soc_S_timers_40000400_FULL_NAME_TOKEN timers_40000400
#define DT_N_S_soc_S_timers_40000400_FULL_NAME_UPPER_TOKEN TIMERS_40000400

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_timers_40000400_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_timers_40000400_CHILD_IDX 30

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_timers_40000400_NODELABEL_NUM 1
#define DT_N_S_soc_S_timers_40000400_FOREACH_NODELABEL(fn) fn(timers3)
#define DT_N_S_soc_S_timers_40000400_FOREACH_NODELABEL_VARGS(fn, ...) fn(timers3, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000400_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_timers_40000400_CHILD_NUM 3
#define DT_N_S_soc_S_timers_40000400_CHILD_NUM_STATUS_OKAY 1
#define DT_N_S_soc_S_timers_40000400_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_timers_40000400_S_pwm) fn(DT_N_S_soc_S_timers_40000400_S_counter) fn(DT_N_S_soc_S_timers_40000400_S_qdec)
#define DT_N_S_soc_S_timers_40000400_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40000400_S_pwm) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timers_40000400_S_counter) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timers_40000400_S_qdec)
#define DT_N_S_soc_S_timers_40000400_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40000400_S_pwm, __VA_ARGS__) fn(DT_N_S_soc_S_timers_40000400_S_counter, __VA_ARGS__) fn(DT_N_S_soc_S_timers_40000400_S_qdec, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000400_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40000400_S_pwm, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timers_40000400_S_counter, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timers_40000400_S_qdec, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000400_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_timers_40000400_S_pwm)
#define DT_N_S_soc_S_timers_40000400_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40000400_S_pwm)
#define DT_N_S_soc_S_timers_40000400_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40000400_S_pwm, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000400_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40000400_S_pwm, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_soc_S_timers_40000400_HASH baeUapzy1gNL2E23NOiz9371NQp1G8KhvyeXIcEPqLk

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_timers_40000400_ORD 76
#define DT_N_S_soc_S_timers_40000400_ORD_STR_SORTABLE 00076

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_timers_40000400_REQUIRES_ORDS \
	4, /* /soc */ \
	5, /* /soc/interrupt-controller@e000e100 */ \
	9, /* /soc/rcc@46020c00 */ \
	75, /* /soc/rcc@46020c00/reset-controller */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_timers_40000400_SUPPORTS_ORDS \
	78, /* /soc/timers@40000400/pwm */ \
	172, /* /soc/timers@40000400/counter */ \
	173, /* /soc/timers@40000400/qdec */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_timers_40000400_EXISTS 1
#define DT_N_INST_0_st_stm32_timers DT_N_S_soc_S_timers_40000400
#define DT_N_NODELABEL_timers3      DT_N_S_soc_S_timers_40000400

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_timers_40000400_REG_NUM 1
#define DT_N_S_soc_S_timers_40000400_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000400_REG_IDX_0_VAL_ADDRESS 1073742848 /* 0x40000400 */
#define DT_N_S_soc_S_timers_40000400_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_timers_40000400_RANGES_NUM 0
#define DT_N_S_soc_S_timers_40000400_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_timers_40000400_IRQ_NUM 1
#define DT_N_S_soc_S_timers_40000400_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000400_IRQ_IDX_0_VAL_irq 46
#define DT_N_S_soc_S_timers_40000400_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_timers_40000400_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000400_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_timers_40000400_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_timers_40000400_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_timers_40000400_IRQ_LEVEL 1
#define DT_N_S_soc_S_timers_40000400_IRQ_NAME_global_VAL_irq DT_N_S_soc_S_timers_40000400_IRQ_IDX_0_VAL_irq
#define DT_N_S_soc_S_timers_40000400_IRQ_NAME_global_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_timers_40000400_IRQ_NAME_global_VAL_priority DT_N_S_soc_S_timers_40000400_IRQ_IDX_0_VAL_priority
#define DT_N_S_soc_S_timers_40000400_IRQ_NAME_global_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_timers_40000400_IRQ_NAME_global_CONTROLLER DT_N_S_soc_S_timers_40000400_IRQ_IDX_0_CONTROLLER
#define DT_N_S_soc_S_timers_40000400_COMPAT_MATCHES_st_stm32_timers 1
#define DT_N_S_soc_S_timers_40000400_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000400_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_timers_40000400_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000400_COMPAT_MODEL_IDX_0 "stm32-timers"
#define DT_N_S_soc_S_timers_40000400_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_timers_40000400_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_timers_40000400_P_reg {1073742848 /* 0x40000400 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_timers_40000400_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000400_P_reg_IDX_0 1073742848
#define DT_N_S_soc_S_timers_40000400_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_timers_40000400_P_reg_IDX_1 1024
#define DT_N_S_soc_S_timers_40000400_P_reg_EXISTS 1
#define DT_N_S_soc_S_timers_40000400_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000400_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_46020c00
#define DT_N_S_soc_S_timers_40000400_P_clocks_IDX_0_VAL_bus 156
#define DT_N_S_soc_S_timers_40000400_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_timers_40000400_P_clocks_IDX_0_VAL_bits 2
#define DT_N_S_soc_S_timers_40000400_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_timers_40000400_P_clocks_IDX_0_FOREACH_CELL(fn) fn(DT_N_S_soc_S_timers_40000400, clocks, 0, bus) \
	fn(DT_N_S_soc_S_timers_40000400, clocks, 0, bits)
#define DT_N_S_soc_S_timers_40000400_P_clocks_IDX_0_FOREACH_CELL_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40000400, clocks, 0, bus) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_timers_40000400, clocks, 0, bits)
#define DT_N_S_soc_S_timers_40000400_P_clocks_IDX_0_NUM_CELLS 2
#define DT_N_S_soc_S_timers_40000400_P_clocks_IDX_1_EXISTS 1
#define DT_N_S_soc_S_timers_40000400_P_clocks_IDX_1_PH DT_N_S_soc_S_rcc_46020c00
#define DT_N_S_soc_S_timers_40000400_P_clocks_IDX_1_VAL_bus 13
#define DT_N_S_soc_S_timers_40000400_P_clocks_IDX_1_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_timers_40000400_P_clocks_IDX_1_VAL_bits 255
#define DT_N_S_soc_S_timers_40000400_P_clocks_IDX_1_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_timers_40000400_P_clocks_IDX_1_FOREACH_CELL(fn) fn(DT_N_S_soc_S_timers_40000400, clocks, 1, bus) \
	fn(DT_N_S_soc_S_timers_40000400, clocks, 1, bits)
#define DT_N_S_soc_S_timers_40000400_P_clocks_IDX_1_FOREACH_CELL_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40000400, clocks, 1, bus) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_timers_40000400, clocks, 1, bits)
#define DT_N_S_soc_S_timers_40000400_P_clocks_IDX_1_NUM_CELLS 2
#define DT_N_S_soc_S_timers_40000400_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40000400, clocks, 0) \
	fn(DT_N_S_soc_S_timers_40000400, clocks, 1)
#define DT_N_S_soc_S_timers_40000400_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40000400, clocks, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_timers_40000400, clocks, 1)
#define DT_N_S_soc_S_timers_40000400_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40000400, clocks, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40000400, clocks, 1, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000400_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40000400, clocks, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_timers_40000400, clocks, 1, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000400_P_clocks_LEN 2
#define DT_N_S_soc_S_timers_40000400_P_clocks_EXISTS 1
#define DT_N_S_soc_S_timers_40000400_P_resets_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000400_P_resets_IDX_0_PH DT_N_S_soc_S_rcc_46020c00_S_reset_controller
#define DT_N_S_soc_S_timers_40000400_P_resets_IDX_0_VAL_id 3713
#define DT_N_S_soc_S_timers_40000400_P_resets_IDX_0_VAL_id_EXISTS 1
#define DT_N_S_soc_S_timers_40000400_P_resets_IDX_0_FOREACH_CELL(fn) fn(DT_N_S_soc_S_timers_40000400, resets, 0, id)
#define DT_N_S_soc_S_timers_40000400_P_resets_IDX_0_FOREACH_CELL_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40000400, resets, 0, id)
#define DT_N_S_soc_S_timers_40000400_P_resets_IDX_0_NUM_CELLS 1
#define DT_N_S_soc_S_timers_40000400_P_resets_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40000400, resets, 0)
#define DT_N_S_soc_S_timers_40000400_P_resets_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40000400, resets, 0)
#define DT_N_S_soc_S_timers_40000400_P_resets_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40000400, resets, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000400_P_resets_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40000400, resets, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000400_P_resets_LEN 1
#define DT_N_S_soc_S_timers_40000400_P_resets_EXISTS 1
#define DT_N_S_soc_S_timers_40000400_P_st_prescaler 10000
#define DT_N_S_soc_S_timers_40000400_P_st_prescaler_EXISTS 1
#define DT_N_S_soc_S_timers_40000400_P_st_countermode 0
#define DT_N_S_soc_S_timers_40000400_P_st_countermode_EXISTS 1
#define DT_N_S_soc_S_timers_40000400_P_st_deadtime 0
#define DT_N_S_soc_S_timers_40000400_P_st_deadtime_EXISTS 1
#define DT_N_S_soc_S_timers_40000400_P_status "okay"
#define DT_N_S_soc_S_timers_40000400_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_timers_40000400_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_timers_40000400_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_timers_40000400_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_timers_40000400_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000400_P_status_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_timers_40000400_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_timers_40000400_P_status_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_timers_40000400_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40000400, status, 0)
#define DT_N_S_soc_S_timers_40000400_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40000400, status, 0)
#define DT_N_S_soc_S_timers_40000400_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40000400, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000400_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40000400, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000400_P_status_LEN 1
#define DT_N_S_soc_S_timers_40000400_P_status_EXISTS 1
#define DT_N_S_soc_S_timers_40000400_P_compatible {"st,stm32-timers"}
#define DT_N_S_soc_S_timers_40000400_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000400_P_compatible_IDX_0 "st,stm32-timers"
#define DT_N_S_soc_S_timers_40000400_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-timers
#define DT_N_S_soc_S_timers_40000400_P_compatible_IDX_0_STRING_TOKEN st_stm32_timers
#define DT_N_S_soc_S_timers_40000400_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_TIMERS
#define DT_N_S_soc_S_timers_40000400_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40000400, compatible, 0)
#define DT_N_S_soc_S_timers_40000400_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40000400, compatible, 0)
#define DT_N_S_soc_S_timers_40000400_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40000400, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000400_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40000400, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000400_P_compatible_LEN 1
#define DT_N_S_soc_S_timers_40000400_P_compatible_EXISTS 1
#define DT_N_S_soc_S_timers_40000400_P_interrupts {46 /* 0x2e */, 0 /* 0x0 */}
#define DT_N_S_soc_S_timers_40000400_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000400_P_interrupts_IDX_0 46
#define DT_N_S_soc_S_timers_40000400_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_timers_40000400_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_timers_40000400_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_timers_40000400_P_interrupt_names {"global"}
#define DT_N_S_soc_S_timers_40000400_P_interrupt_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000400_P_interrupt_names_IDX_0 "global"
#define DT_N_S_soc_S_timers_40000400_P_interrupt_names_IDX_0_STRING_UNQUOTED global
#define DT_N_S_soc_S_timers_40000400_P_interrupt_names_IDX_0_STRING_TOKEN global
#define DT_N_S_soc_S_timers_40000400_P_interrupt_names_IDX_0_STRING_UPPER_TOKEN GLOBAL
#define DT_N_S_soc_S_timers_40000400_P_interrupt_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40000400, interrupt_names, 0)
#define DT_N_S_soc_S_timers_40000400_P_interrupt_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40000400, interrupt_names, 0)
#define DT_N_S_soc_S_timers_40000400_P_interrupt_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40000400, interrupt_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000400_P_interrupt_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40000400, interrupt_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000400_P_interrupt_names_LEN 1
#define DT_N_S_soc_S_timers_40000400_P_interrupt_names_EXISTS 1
#define DT_N_S_soc_S_timers_40000400_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_timers_40000400_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_timers_40000400_P_wakeup_source 0
#define DT_N_S_soc_S_timers_40000400_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_timers_40000400_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_timers_40000400_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@42020000/tim3_ch2_pc7
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_42020000_S_tim3_ch2_pc7
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_42020000_S_tim3_ch2_pc7_PATH "/soc/pin-controller@42020000/tim3_ch2_pc7"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_42020000_S_tim3_ch2_pc7_FULL_NAME "tim3_ch2_pc7"
#define DT_N_S_soc_S_pin_controller_42020000_S_tim3_ch2_pc7_FULL_NAME_UNQUOTED tim3_ch2_pc7
#define DT_N_S_soc_S_pin_controller_42020000_S_tim3_ch2_pc7_FULL_NAME_TOKEN tim3_ch2_pc7
#define DT_N_S_soc_S_pin_controller_42020000_S_tim3_ch2_pc7_FULL_NAME_UPPER_TOKEN TIM3_CH2_PC7

/* Node parent (/soc/pin-controller@42020000) identifier: */
#define DT_N_S_soc_S_pin_controller_42020000_S_tim3_ch2_pc7_PARENT DT_N_S_soc_S_pin_controller_42020000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_42020000_S_tim3_ch2_pc7_CHILD_IDX 36

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_controller_42020000_S_tim3_ch2_pc7_NODELABEL_NUM 1
#define DT_N_S_soc_S_pin_controller_42020000_S_tim3_ch2_pc7_FOREACH_NODELABEL(fn) fn(tim3_ch2_pc7)
#define DT_N_S_soc_S_pin_controller_42020000_S_tim3_ch2_pc7_FOREACH_NODELABEL_VARGS(fn, ...) fn(tim3_ch2_pc7, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_42020000_S_tim3_ch2_pc7_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_controller_42020000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_42020000_S_tim3_ch2_pc7_CHILD_NUM 0
#define DT_N_S_soc_S_pin_controller_42020000_S_tim3_ch2_pc7_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pin_controller_42020000_S_tim3_ch2_pc7_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_42020000_S_tim3_ch2_pc7_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_42020000_S_tim3_ch2_pc7_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_42020000_S_tim3_ch2_pc7_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_42020000_S_tim3_ch2_pc7_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_42020000_S_tim3_ch2_pc7_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_42020000_S_tim3_ch2_pc7_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_42020000_S_tim3_ch2_pc7_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_pin_controller_42020000_S_tim3_ch2_pc7_HASH tcNvVW7gAFtisB9GHA5CX8n_LQX_60cl9dcLmJ6bosA

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_42020000_S_tim3_ch2_pc7_ORD 77
#define DT_N_S_soc_S_pin_controller_42020000_S_tim3_ch2_pc7_ORD_STR_SORTABLE 00077

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_42020000_S_tim3_ch2_pc7_REQUIRES_ORDS \
	10, /* /soc/pin-controller@42020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_42020000_S_tim3_ch2_pc7_SUPPORTS_ORDS \
	78, /* /soc/timers@40000400/pwm */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_42020000_S_tim3_ch2_pc7_EXISTS 1
#define DT_N_NODELABEL_tim3_ch2_pc7 DT_N_S_soc_S_pin_controller_42020000_S_tim3_ch2_pc7

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_42020000_S_tim3_ch2_pc7_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_42020000_S_tim3_ch2_pc7_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_42020000_S_tim3_ch2_pc7_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_42020000_S_tim3_ch2_pc7_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_42020000_S_tim3_ch2_pc7_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_controller_42020000_S_tim3_ch2_pc7_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_42020000_S_tim3_ch2_pc7_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_42020000_S_tim3_ch2_pc7_P_pinmux 1250
#define DT_N_S_soc_S_pin_controller_42020000_S_tim3_ch2_pc7_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_tim3_ch2_pc7_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_42020000_S_tim3_ch2_pc7_P_slew_rate_STRING_UNQUOTED low-speed
#define DT_N_S_soc_S_pin_controller_42020000_S_tim3_ch2_pc7_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_42020000_S_tim3_ch2_pc7_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_42020000_S_tim3_ch2_pc7_P_slew_rate_IDX_0 "low-speed"
#define DT_N_S_soc_S_pin_controller_42020000_S_tim3_ch2_pc7_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_tim3_ch2_pc7_P_slew_rate_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_42020000_S_tim3_ch2_pc7_P_slew_rate_IDX_0_ENUM_VAL_low_speed_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_tim3_ch2_pc7_P_slew_rate_ENUM_VAL_low_speed_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_tim3_ch2_pc7_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_42020000_S_tim3_ch2_pc7, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_42020000_S_tim3_ch2_pc7_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_42020000_S_tim3_ch2_pc7, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_42020000_S_tim3_ch2_pc7_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_42020000_S_tim3_ch2_pc7, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_42020000_S_tim3_ch2_pc7_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_42020000_S_tim3_ch2_pc7, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_42020000_S_tim3_ch2_pc7_P_slew_rate_LEN 1
#define DT_N_S_soc_S_pin_controller_42020000_S_tim3_ch2_pc7_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_tim3_ch2_pc7_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_42020000_S_tim3_ch2_pc7_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_tim3_ch2_pc7_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_42020000_S_tim3_ch2_pc7_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_tim3_ch2_pc7_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_42020000_S_tim3_ch2_pc7_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_tim3_ch2_pc7_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_42020000_S_tim3_ch2_pc7_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_tim3_ch2_pc7_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_42020000_S_tim3_ch2_pc7_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_tim3_ch2_pc7_P_output_low 0
#define DT_N_S_soc_S_pin_controller_42020000_S_tim3_ch2_pc7_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_tim3_ch2_pc7_P_output_high 0
#define DT_N_S_soc_S_pin_controller_42020000_S_tim3_ch2_pc7_P_output_high_EXISTS 1

/*
 * Devicetree node: /soc/timers@40000400/pwm
 *
 * Node identifier: DT_N_S_soc_S_timers_40000400_S_pwm
 *
 * Binding (compatible = st,stm32-pwm):
 *   $ZEPHYR_BASE\dts\bindings\pwm\st,stm32-pwm.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_timers_40000400_S_pwm_PATH "/soc/timers@40000400/pwm"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_timers_40000400_S_pwm_FULL_NAME "pwm"
#define DT_N_S_soc_S_timers_40000400_S_pwm_FULL_NAME_UNQUOTED pwm
#define DT_N_S_soc_S_timers_40000400_S_pwm_FULL_NAME_TOKEN pwm
#define DT_N_S_soc_S_timers_40000400_S_pwm_FULL_NAME_UPPER_TOKEN PWM

/* Node parent (/soc/timers@40000400) identifier: */
#define DT_N_S_soc_S_timers_40000400_S_pwm_PARENT DT_N_S_soc_S_timers_40000400

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_timers_40000400_S_pwm_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_timers_40000400_S_pwm_NODELABEL_NUM 1
#define DT_N_S_soc_S_timers_40000400_S_pwm_FOREACH_NODELABEL(fn) fn(pwm3)
#define DT_N_S_soc_S_timers_40000400_S_pwm_FOREACH_NODELABEL_VARGS(fn, ...) fn(pwm3, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000400_S_pwm_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_timers_40000400) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_timers_40000400_S_pwm_CHILD_NUM 0
#define DT_N_S_soc_S_timers_40000400_S_pwm_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_timers_40000400_S_pwm_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_timers_40000400_S_pwm_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_timers_40000400_S_pwm_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_timers_40000400_S_pwm_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_timers_40000400_S_pwm_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_timers_40000400_S_pwm_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_timers_40000400_S_pwm_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_timers_40000400_S_pwm_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_timers_40000400_S_pwm_HASH 3XEqw4Q0MqUTTpvQ0Yrht2rVkAAPsKyjdgccEVU8gEE

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_timers_40000400_S_pwm_ORD 78
#define DT_N_S_soc_S_timers_40000400_S_pwm_ORD_STR_SORTABLE 00078

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_timers_40000400_S_pwm_REQUIRES_ORDS \
	76, /* /soc/timers@40000400 */ \
	77, /* /soc/pin-controller@42020000/tim3_ch2_pc7 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_timers_40000400_S_pwm_SUPPORTS_ORDS \
	82, /* /pwmleds */ \
	84, /* /pwmleds/green_led_1 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_timers_40000400_S_pwm_EXISTS 1
#define DT_N_INST_0_st_stm32_pwm DT_N_S_soc_S_timers_40000400_S_pwm
#define DT_N_NODELABEL_pwm3      DT_N_S_soc_S_timers_40000400_S_pwm

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_timers_40000400_S_pwm_REG_NUM 0
#define DT_N_S_soc_S_timers_40000400_S_pwm_RANGES_NUM 0
#define DT_N_S_soc_S_timers_40000400_S_pwm_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_timers_40000400_S_pwm_IRQ_NUM 0
#define DT_N_S_soc_S_timers_40000400_S_pwm_IRQ_LEVEL 0
#define DT_N_S_soc_S_timers_40000400_S_pwm_COMPAT_MATCHES_st_stm32_pwm 1
#define DT_N_S_soc_S_timers_40000400_S_pwm_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000400_S_pwm_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_timers_40000400_S_pwm_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000400_S_pwm_COMPAT_MODEL_IDX_0 "stm32-pwm"
#define DT_N_S_soc_S_timers_40000400_S_pwm_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_timers_40000400_S_pwm_PINCTRL_NUM 1
#define DT_N_S_soc_S_timers_40000400_S_pwm_PINCTRL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000400_S_pwm_PINCTRL_IDX_0_TOKEN default
#define DT_N_S_soc_S_timers_40000400_S_pwm_PINCTRL_IDX_0_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_timers_40000400_S_pwm_PINCTRL_NAME_default_EXISTS 1
#define DT_N_S_soc_S_timers_40000400_S_pwm_PINCTRL_NAME_default_IDX 0
#define DT_N_S_soc_S_timers_40000400_S_pwm_PINCTRL_NAME_default_IDX_0_PH DT_N_S_soc_S_pin_controller_42020000_S_tim3_ch2_pc7

/* Generic property macros: */
#define DT_N_S_soc_S_timers_40000400_S_pwm_P_pinctrl_0_IDX_0 DT_N_S_soc_S_pin_controller_42020000_S_tim3_ch2_pc7
#define DT_N_S_soc_S_timers_40000400_S_pwm_P_pinctrl_0_IDX_0_PH DT_N_S_soc_S_pin_controller_42020000_S_tim3_ch2_pc7
#define DT_N_S_soc_S_timers_40000400_S_pwm_P_pinctrl_0_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000400_S_pwm_P_pinctrl_0_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40000400_S_pwm, pinctrl_0, 0)
#define DT_N_S_soc_S_timers_40000400_S_pwm_P_pinctrl_0_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40000400_S_pwm, pinctrl_0, 0)
#define DT_N_S_soc_S_timers_40000400_S_pwm_P_pinctrl_0_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40000400_S_pwm, pinctrl_0, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000400_S_pwm_P_pinctrl_0_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40000400_S_pwm, pinctrl_0, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000400_S_pwm_P_pinctrl_0_LEN 1
#define DT_N_S_soc_S_timers_40000400_S_pwm_P_pinctrl_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000400_S_pwm_P_pinctrl_names {"default"}
#define DT_N_S_soc_S_timers_40000400_S_pwm_P_pinctrl_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000400_S_pwm_P_pinctrl_names_IDX_0 "default"
#define DT_N_S_soc_S_timers_40000400_S_pwm_P_pinctrl_names_IDX_0_STRING_UNQUOTED default
#define DT_N_S_soc_S_timers_40000400_S_pwm_P_pinctrl_names_IDX_0_STRING_TOKEN default
#define DT_N_S_soc_S_timers_40000400_S_pwm_P_pinctrl_names_IDX_0_STRING_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_timers_40000400_S_pwm_P_pinctrl_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40000400_S_pwm, pinctrl_names, 0)
#define DT_N_S_soc_S_timers_40000400_S_pwm_P_pinctrl_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40000400_S_pwm, pinctrl_names, 0)
#define DT_N_S_soc_S_timers_40000400_S_pwm_P_pinctrl_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40000400_S_pwm, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000400_S_pwm_P_pinctrl_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40000400_S_pwm, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000400_S_pwm_P_pinctrl_names_LEN 1
#define DT_N_S_soc_S_timers_40000400_S_pwm_P_pinctrl_names_EXISTS 1
#define DT_N_S_soc_S_timers_40000400_S_pwm_P_four_channel_capture_support 0
#define DT_N_S_soc_S_timers_40000400_S_pwm_P_four_channel_capture_support_EXISTS 1
#define DT_N_S_soc_S_timers_40000400_S_pwm_P_status "okay"
#define DT_N_S_soc_S_timers_40000400_S_pwm_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_timers_40000400_S_pwm_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_timers_40000400_S_pwm_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_timers_40000400_S_pwm_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_timers_40000400_S_pwm_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000400_S_pwm_P_status_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_timers_40000400_S_pwm_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_timers_40000400_S_pwm_P_status_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_timers_40000400_S_pwm_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40000400_S_pwm, status, 0)
#define DT_N_S_soc_S_timers_40000400_S_pwm_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40000400_S_pwm, status, 0)
#define DT_N_S_soc_S_timers_40000400_S_pwm_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40000400_S_pwm, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000400_S_pwm_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40000400_S_pwm, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000400_S_pwm_P_status_LEN 1
#define DT_N_S_soc_S_timers_40000400_S_pwm_P_status_EXISTS 1
#define DT_N_S_soc_S_timers_40000400_S_pwm_P_compatible {"st,stm32-pwm"}
#define DT_N_S_soc_S_timers_40000400_S_pwm_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000400_S_pwm_P_compatible_IDX_0 "st,stm32-pwm"
#define DT_N_S_soc_S_timers_40000400_S_pwm_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-pwm
#define DT_N_S_soc_S_timers_40000400_S_pwm_P_compatible_IDX_0_STRING_TOKEN st_stm32_pwm
#define DT_N_S_soc_S_timers_40000400_S_pwm_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_PWM
#define DT_N_S_soc_S_timers_40000400_S_pwm_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40000400_S_pwm, compatible, 0)
#define DT_N_S_soc_S_timers_40000400_S_pwm_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40000400_S_pwm, compatible, 0)
#define DT_N_S_soc_S_timers_40000400_S_pwm_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40000400_S_pwm, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000400_S_pwm_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40000400_S_pwm, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000400_S_pwm_P_compatible_LEN 1
#define DT_N_S_soc_S_timers_40000400_S_pwm_P_compatible_EXISTS 1
#define DT_N_S_soc_S_timers_40000400_S_pwm_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_timers_40000400_S_pwm_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_timers_40000400_S_pwm_P_wakeup_source 0
#define DT_N_S_soc_S_timers_40000400_S_pwm_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_timers_40000400_S_pwm_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_timers_40000400_S_pwm_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/timers@40000800
 *
 * Node identifier: DT_N_S_soc_S_timers_40000800
 *
 * Binding (compatible = st,stm32-timers):
 *   $ZEPHYR_BASE\dts\bindings\timer\st,stm32-timers.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_timers_40000800_PATH "/soc/timers@40000800"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_timers_40000800_FULL_NAME "timers@40000800"
#define DT_N_S_soc_S_timers_40000800_FULL_NAME_UNQUOTED timers@40000800
#define DT_N_S_soc_S_timers_40000800_FULL_NAME_TOKEN timers_40000800
#define DT_N_S_soc_S_timers_40000800_FULL_NAME_UPPER_TOKEN TIMERS_40000800

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_timers_40000800_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_timers_40000800_CHILD_IDX 31

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_timers_40000800_NODELABEL_NUM 1
#define DT_N_S_soc_S_timers_40000800_FOREACH_NODELABEL(fn) fn(timers4)
#define DT_N_S_soc_S_timers_40000800_FOREACH_NODELABEL_VARGS(fn, ...) fn(timers4, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000800_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_timers_40000800_CHILD_NUM 3
#define DT_N_S_soc_S_timers_40000800_CHILD_NUM_STATUS_OKAY 1
#define DT_N_S_soc_S_timers_40000800_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_timers_40000800_S_pwm) fn(DT_N_S_soc_S_timers_40000800_S_counter) fn(DT_N_S_soc_S_timers_40000800_S_qdec)
#define DT_N_S_soc_S_timers_40000800_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40000800_S_pwm) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timers_40000800_S_counter) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timers_40000800_S_qdec)
#define DT_N_S_soc_S_timers_40000800_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40000800_S_pwm, __VA_ARGS__) fn(DT_N_S_soc_S_timers_40000800_S_counter, __VA_ARGS__) fn(DT_N_S_soc_S_timers_40000800_S_qdec, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000800_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40000800_S_pwm, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timers_40000800_S_counter, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timers_40000800_S_qdec, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000800_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_timers_40000800_S_pwm)
#define DT_N_S_soc_S_timers_40000800_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40000800_S_pwm)
#define DT_N_S_soc_S_timers_40000800_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40000800_S_pwm, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000800_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40000800_S_pwm, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_soc_S_timers_40000800_HASH VTBFi6bYiewunKr1vKL59kMmaq2wTI7eroMWbGtK2dw

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_timers_40000800_ORD 79
#define DT_N_S_soc_S_timers_40000800_ORD_STR_SORTABLE 00079

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_timers_40000800_REQUIRES_ORDS \
	4, /* /soc */ \
	5, /* /soc/interrupt-controller@e000e100 */ \
	9, /* /soc/rcc@46020c00 */ \
	75, /* /soc/rcc@46020c00/reset-controller */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_timers_40000800_SUPPORTS_ORDS \
	81, /* /soc/timers@40000800/pwm */ \
	174, /* /soc/timers@40000800/counter */ \
	175, /* /soc/timers@40000800/qdec */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_timers_40000800_EXISTS 1
#define DT_N_INST_1_st_stm32_timers DT_N_S_soc_S_timers_40000800
#define DT_N_NODELABEL_timers4      DT_N_S_soc_S_timers_40000800

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_timers_40000800_REG_NUM 1
#define DT_N_S_soc_S_timers_40000800_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000800_REG_IDX_0_VAL_ADDRESS 1073743872 /* 0x40000800 */
#define DT_N_S_soc_S_timers_40000800_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_timers_40000800_RANGES_NUM 0
#define DT_N_S_soc_S_timers_40000800_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_timers_40000800_IRQ_NUM 1
#define DT_N_S_soc_S_timers_40000800_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000800_IRQ_IDX_0_VAL_irq 47
#define DT_N_S_soc_S_timers_40000800_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_timers_40000800_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000800_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_timers_40000800_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_timers_40000800_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_timers_40000800_IRQ_LEVEL 1
#define DT_N_S_soc_S_timers_40000800_IRQ_NAME_global_VAL_irq DT_N_S_soc_S_timers_40000800_IRQ_IDX_0_VAL_irq
#define DT_N_S_soc_S_timers_40000800_IRQ_NAME_global_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_timers_40000800_IRQ_NAME_global_VAL_priority DT_N_S_soc_S_timers_40000800_IRQ_IDX_0_VAL_priority
#define DT_N_S_soc_S_timers_40000800_IRQ_NAME_global_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_timers_40000800_IRQ_NAME_global_CONTROLLER DT_N_S_soc_S_timers_40000800_IRQ_IDX_0_CONTROLLER
#define DT_N_S_soc_S_timers_40000800_COMPAT_MATCHES_st_stm32_timers 1
#define DT_N_S_soc_S_timers_40000800_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000800_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_timers_40000800_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000800_COMPAT_MODEL_IDX_0 "stm32-timers"
#define DT_N_S_soc_S_timers_40000800_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_timers_40000800_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_timers_40000800_P_reg {1073743872 /* 0x40000800 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_timers_40000800_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000800_P_reg_IDX_0 1073743872
#define DT_N_S_soc_S_timers_40000800_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_timers_40000800_P_reg_IDX_1 1024
#define DT_N_S_soc_S_timers_40000800_P_reg_EXISTS 1
#define DT_N_S_soc_S_timers_40000800_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000800_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_46020c00
#define DT_N_S_soc_S_timers_40000800_P_clocks_IDX_0_VAL_bus 156
#define DT_N_S_soc_S_timers_40000800_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_timers_40000800_P_clocks_IDX_0_VAL_bits 4
#define DT_N_S_soc_S_timers_40000800_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_timers_40000800_P_clocks_IDX_0_FOREACH_CELL(fn) fn(DT_N_S_soc_S_timers_40000800, clocks, 0, bus) \
	fn(DT_N_S_soc_S_timers_40000800, clocks, 0, bits)
#define DT_N_S_soc_S_timers_40000800_P_clocks_IDX_0_FOREACH_CELL_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40000800, clocks, 0, bus) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_timers_40000800, clocks, 0, bits)
#define DT_N_S_soc_S_timers_40000800_P_clocks_IDX_0_NUM_CELLS 2
#define DT_N_S_soc_S_timers_40000800_P_clocks_IDX_1_EXISTS 1
#define DT_N_S_soc_S_timers_40000800_P_clocks_IDX_1_PH DT_N_S_soc_S_rcc_46020c00
#define DT_N_S_soc_S_timers_40000800_P_clocks_IDX_1_VAL_bus 13
#define DT_N_S_soc_S_timers_40000800_P_clocks_IDX_1_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_timers_40000800_P_clocks_IDX_1_VAL_bits 255
#define DT_N_S_soc_S_timers_40000800_P_clocks_IDX_1_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_timers_40000800_P_clocks_IDX_1_FOREACH_CELL(fn) fn(DT_N_S_soc_S_timers_40000800, clocks, 1, bus) \
	fn(DT_N_S_soc_S_timers_40000800, clocks, 1, bits)
#define DT_N_S_soc_S_timers_40000800_P_clocks_IDX_1_FOREACH_CELL_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40000800, clocks, 1, bus) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_timers_40000800, clocks, 1, bits)
#define DT_N_S_soc_S_timers_40000800_P_clocks_IDX_1_NUM_CELLS 2
#define DT_N_S_soc_S_timers_40000800_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40000800, clocks, 0) \
	fn(DT_N_S_soc_S_timers_40000800, clocks, 1)
#define DT_N_S_soc_S_timers_40000800_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40000800, clocks, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_timers_40000800, clocks, 1)
#define DT_N_S_soc_S_timers_40000800_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40000800, clocks, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40000800, clocks, 1, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000800_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40000800, clocks, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_timers_40000800, clocks, 1, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000800_P_clocks_LEN 2
#define DT_N_S_soc_S_timers_40000800_P_clocks_EXISTS 1
#define DT_N_S_soc_S_timers_40000800_P_resets_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000800_P_resets_IDX_0_PH DT_N_S_soc_S_rcc_46020c00_S_reset_controller
#define DT_N_S_soc_S_timers_40000800_P_resets_IDX_0_VAL_id 3714
#define DT_N_S_soc_S_timers_40000800_P_resets_IDX_0_VAL_id_EXISTS 1
#define DT_N_S_soc_S_timers_40000800_P_resets_IDX_0_FOREACH_CELL(fn) fn(DT_N_S_soc_S_timers_40000800, resets, 0, id)
#define DT_N_S_soc_S_timers_40000800_P_resets_IDX_0_FOREACH_CELL_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40000800, resets, 0, id)
#define DT_N_S_soc_S_timers_40000800_P_resets_IDX_0_NUM_CELLS 1
#define DT_N_S_soc_S_timers_40000800_P_resets_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40000800, resets, 0)
#define DT_N_S_soc_S_timers_40000800_P_resets_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40000800, resets, 0)
#define DT_N_S_soc_S_timers_40000800_P_resets_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40000800, resets, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000800_P_resets_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40000800, resets, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000800_P_resets_LEN 1
#define DT_N_S_soc_S_timers_40000800_P_resets_EXISTS 1
#define DT_N_S_soc_S_timers_40000800_P_st_prescaler 10000
#define DT_N_S_soc_S_timers_40000800_P_st_prescaler_EXISTS 1
#define DT_N_S_soc_S_timers_40000800_P_st_countermode 0
#define DT_N_S_soc_S_timers_40000800_P_st_countermode_EXISTS 1
#define DT_N_S_soc_S_timers_40000800_P_st_deadtime 0
#define DT_N_S_soc_S_timers_40000800_P_st_deadtime_EXISTS 1
#define DT_N_S_soc_S_timers_40000800_P_status "okay"
#define DT_N_S_soc_S_timers_40000800_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_timers_40000800_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_timers_40000800_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_timers_40000800_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_timers_40000800_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000800_P_status_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_timers_40000800_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_timers_40000800_P_status_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_timers_40000800_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40000800, status, 0)
#define DT_N_S_soc_S_timers_40000800_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40000800, status, 0)
#define DT_N_S_soc_S_timers_40000800_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40000800, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000800_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40000800, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000800_P_status_LEN 1
#define DT_N_S_soc_S_timers_40000800_P_status_EXISTS 1
#define DT_N_S_soc_S_timers_40000800_P_compatible {"st,stm32-timers"}
#define DT_N_S_soc_S_timers_40000800_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000800_P_compatible_IDX_0 "st,stm32-timers"
#define DT_N_S_soc_S_timers_40000800_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-timers
#define DT_N_S_soc_S_timers_40000800_P_compatible_IDX_0_STRING_TOKEN st_stm32_timers
#define DT_N_S_soc_S_timers_40000800_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_TIMERS
#define DT_N_S_soc_S_timers_40000800_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40000800, compatible, 0)
#define DT_N_S_soc_S_timers_40000800_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40000800, compatible, 0)
#define DT_N_S_soc_S_timers_40000800_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40000800, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000800_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40000800, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000800_P_compatible_LEN 1
#define DT_N_S_soc_S_timers_40000800_P_compatible_EXISTS 1
#define DT_N_S_soc_S_timers_40000800_P_interrupts {47 /* 0x2f */, 0 /* 0x0 */}
#define DT_N_S_soc_S_timers_40000800_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000800_P_interrupts_IDX_0 47
#define DT_N_S_soc_S_timers_40000800_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_timers_40000800_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_timers_40000800_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_timers_40000800_P_interrupt_names {"global"}
#define DT_N_S_soc_S_timers_40000800_P_interrupt_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000800_P_interrupt_names_IDX_0 "global"
#define DT_N_S_soc_S_timers_40000800_P_interrupt_names_IDX_0_STRING_UNQUOTED global
#define DT_N_S_soc_S_timers_40000800_P_interrupt_names_IDX_0_STRING_TOKEN global
#define DT_N_S_soc_S_timers_40000800_P_interrupt_names_IDX_0_STRING_UPPER_TOKEN GLOBAL
#define DT_N_S_soc_S_timers_40000800_P_interrupt_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40000800, interrupt_names, 0)
#define DT_N_S_soc_S_timers_40000800_P_interrupt_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40000800, interrupt_names, 0)
#define DT_N_S_soc_S_timers_40000800_P_interrupt_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40000800, interrupt_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000800_P_interrupt_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40000800, interrupt_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000800_P_interrupt_names_LEN 1
#define DT_N_S_soc_S_timers_40000800_P_interrupt_names_EXISTS 1
#define DT_N_S_soc_S_timers_40000800_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_timers_40000800_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_timers_40000800_P_wakeup_source 0
#define DT_N_S_soc_S_timers_40000800_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_timers_40000800_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_timers_40000800_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@42020000/tim4_ch2_pb7
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_42020000_S_tim4_ch2_pb7
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_42020000_S_tim4_ch2_pb7_PATH "/soc/pin-controller@42020000/tim4_ch2_pb7"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_42020000_S_tim4_ch2_pb7_FULL_NAME "tim4_ch2_pb7"
#define DT_N_S_soc_S_pin_controller_42020000_S_tim4_ch2_pb7_FULL_NAME_UNQUOTED tim4_ch2_pb7
#define DT_N_S_soc_S_pin_controller_42020000_S_tim4_ch2_pb7_FULL_NAME_TOKEN tim4_ch2_pb7
#define DT_N_S_soc_S_pin_controller_42020000_S_tim4_ch2_pb7_FULL_NAME_UPPER_TOKEN TIM4_CH2_PB7

/* Node parent (/soc/pin-controller@42020000) identifier: */
#define DT_N_S_soc_S_pin_controller_42020000_S_tim4_ch2_pb7_PARENT DT_N_S_soc_S_pin_controller_42020000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_42020000_S_tim4_ch2_pb7_CHILD_IDX 37

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_controller_42020000_S_tim4_ch2_pb7_NODELABEL_NUM 1
#define DT_N_S_soc_S_pin_controller_42020000_S_tim4_ch2_pb7_FOREACH_NODELABEL(fn) fn(tim4_ch2_pb7)
#define DT_N_S_soc_S_pin_controller_42020000_S_tim4_ch2_pb7_FOREACH_NODELABEL_VARGS(fn, ...) fn(tim4_ch2_pb7, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_42020000_S_tim4_ch2_pb7_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_controller_42020000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_42020000_S_tim4_ch2_pb7_CHILD_NUM 0
#define DT_N_S_soc_S_pin_controller_42020000_S_tim4_ch2_pb7_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pin_controller_42020000_S_tim4_ch2_pb7_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_42020000_S_tim4_ch2_pb7_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_42020000_S_tim4_ch2_pb7_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_42020000_S_tim4_ch2_pb7_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_42020000_S_tim4_ch2_pb7_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_42020000_S_tim4_ch2_pb7_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_42020000_S_tim4_ch2_pb7_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_42020000_S_tim4_ch2_pb7_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_pin_controller_42020000_S_tim4_ch2_pb7_HASH MCWu2Is12qxnjjsLIs1AsUMCRCADPU6INPfDvXd0KW0

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_42020000_S_tim4_ch2_pb7_ORD 80
#define DT_N_S_soc_S_pin_controller_42020000_S_tim4_ch2_pb7_ORD_STR_SORTABLE 00080

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_42020000_S_tim4_ch2_pb7_REQUIRES_ORDS \
	10, /* /soc/pin-controller@42020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_42020000_S_tim4_ch2_pb7_SUPPORTS_ORDS \
	81, /* /soc/timers@40000800/pwm */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_42020000_S_tim4_ch2_pb7_EXISTS 1
#define DT_N_NODELABEL_tim4_ch2_pb7 DT_N_S_soc_S_pin_controller_42020000_S_tim4_ch2_pb7

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_42020000_S_tim4_ch2_pb7_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_42020000_S_tim4_ch2_pb7_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_42020000_S_tim4_ch2_pb7_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_42020000_S_tim4_ch2_pb7_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_42020000_S_tim4_ch2_pb7_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_controller_42020000_S_tim4_ch2_pb7_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_42020000_S_tim4_ch2_pb7_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_42020000_S_tim4_ch2_pb7_P_pinmux 738
#define DT_N_S_soc_S_pin_controller_42020000_S_tim4_ch2_pb7_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_tim4_ch2_pb7_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_42020000_S_tim4_ch2_pb7_P_slew_rate_STRING_UNQUOTED low-speed
#define DT_N_S_soc_S_pin_controller_42020000_S_tim4_ch2_pb7_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_42020000_S_tim4_ch2_pb7_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_42020000_S_tim4_ch2_pb7_P_slew_rate_IDX_0 "low-speed"
#define DT_N_S_soc_S_pin_controller_42020000_S_tim4_ch2_pb7_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_tim4_ch2_pb7_P_slew_rate_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_42020000_S_tim4_ch2_pb7_P_slew_rate_IDX_0_ENUM_VAL_low_speed_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_tim4_ch2_pb7_P_slew_rate_ENUM_VAL_low_speed_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_tim4_ch2_pb7_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_42020000_S_tim4_ch2_pb7, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_42020000_S_tim4_ch2_pb7_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_42020000_S_tim4_ch2_pb7, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_42020000_S_tim4_ch2_pb7_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_42020000_S_tim4_ch2_pb7, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_42020000_S_tim4_ch2_pb7_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_42020000_S_tim4_ch2_pb7, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_42020000_S_tim4_ch2_pb7_P_slew_rate_LEN 1
#define DT_N_S_soc_S_pin_controller_42020000_S_tim4_ch2_pb7_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_tim4_ch2_pb7_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_42020000_S_tim4_ch2_pb7_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_tim4_ch2_pb7_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_42020000_S_tim4_ch2_pb7_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_tim4_ch2_pb7_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_42020000_S_tim4_ch2_pb7_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_tim4_ch2_pb7_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_42020000_S_tim4_ch2_pb7_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_tim4_ch2_pb7_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_42020000_S_tim4_ch2_pb7_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_tim4_ch2_pb7_P_output_low 0
#define DT_N_S_soc_S_pin_controller_42020000_S_tim4_ch2_pb7_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_tim4_ch2_pb7_P_output_high 0
#define DT_N_S_soc_S_pin_controller_42020000_S_tim4_ch2_pb7_P_output_high_EXISTS 1

/*
 * Devicetree node: /soc/timers@40000800/pwm
 *
 * Node identifier: DT_N_S_soc_S_timers_40000800_S_pwm
 *
 * Binding (compatible = st,stm32-pwm):
 *   $ZEPHYR_BASE\dts\bindings\pwm\st,stm32-pwm.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_timers_40000800_S_pwm_PATH "/soc/timers@40000800/pwm"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_timers_40000800_S_pwm_FULL_NAME "pwm"
#define DT_N_S_soc_S_timers_40000800_S_pwm_FULL_NAME_UNQUOTED pwm
#define DT_N_S_soc_S_timers_40000800_S_pwm_FULL_NAME_TOKEN pwm
#define DT_N_S_soc_S_timers_40000800_S_pwm_FULL_NAME_UPPER_TOKEN PWM

/* Node parent (/soc/timers@40000800) identifier: */
#define DT_N_S_soc_S_timers_40000800_S_pwm_PARENT DT_N_S_soc_S_timers_40000800

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_timers_40000800_S_pwm_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_timers_40000800_S_pwm_NODELABEL_NUM 1
#define DT_N_S_soc_S_timers_40000800_S_pwm_FOREACH_NODELABEL(fn) fn(pwm4)
#define DT_N_S_soc_S_timers_40000800_S_pwm_FOREACH_NODELABEL_VARGS(fn, ...) fn(pwm4, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000800_S_pwm_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_timers_40000800) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_timers_40000800_S_pwm_CHILD_NUM 0
#define DT_N_S_soc_S_timers_40000800_S_pwm_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_timers_40000800_S_pwm_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_timers_40000800_S_pwm_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_timers_40000800_S_pwm_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_timers_40000800_S_pwm_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_timers_40000800_S_pwm_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_timers_40000800_S_pwm_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_timers_40000800_S_pwm_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_timers_40000800_S_pwm_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_timers_40000800_S_pwm_HASH rmmRd1gBchFTmlpcPkj2kPN2S9h0o7_bVDPViAglyik

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_timers_40000800_S_pwm_ORD 81
#define DT_N_S_soc_S_timers_40000800_S_pwm_ORD_STR_SORTABLE 00081

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_timers_40000800_S_pwm_REQUIRES_ORDS \
	79, /* /soc/timers@40000800 */ \
	80, /* /soc/pin-controller@42020000/tim4_ch2_pb7 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_timers_40000800_S_pwm_SUPPORTS_ORDS \
	82, /* /pwmleds */ \
	83, /* /pwmleds/blue_led_1 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_timers_40000800_S_pwm_EXISTS 1
#define DT_N_INST_1_st_stm32_pwm DT_N_S_soc_S_timers_40000800_S_pwm
#define DT_N_NODELABEL_pwm4      DT_N_S_soc_S_timers_40000800_S_pwm

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_timers_40000800_S_pwm_REG_NUM 0
#define DT_N_S_soc_S_timers_40000800_S_pwm_RANGES_NUM 0
#define DT_N_S_soc_S_timers_40000800_S_pwm_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_timers_40000800_S_pwm_IRQ_NUM 0
#define DT_N_S_soc_S_timers_40000800_S_pwm_IRQ_LEVEL 0
#define DT_N_S_soc_S_timers_40000800_S_pwm_COMPAT_MATCHES_st_stm32_pwm 1
#define DT_N_S_soc_S_timers_40000800_S_pwm_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000800_S_pwm_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_timers_40000800_S_pwm_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000800_S_pwm_COMPAT_MODEL_IDX_0 "stm32-pwm"
#define DT_N_S_soc_S_timers_40000800_S_pwm_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_timers_40000800_S_pwm_PINCTRL_NUM 1
#define DT_N_S_soc_S_timers_40000800_S_pwm_PINCTRL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000800_S_pwm_PINCTRL_IDX_0_TOKEN default
#define DT_N_S_soc_S_timers_40000800_S_pwm_PINCTRL_IDX_0_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_timers_40000800_S_pwm_PINCTRL_NAME_default_EXISTS 1
#define DT_N_S_soc_S_timers_40000800_S_pwm_PINCTRL_NAME_default_IDX 0
#define DT_N_S_soc_S_timers_40000800_S_pwm_PINCTRL_NAME_default_IDX_0_PH DT_N_S_soc_S_pin_controller_42020000_S_tim4_ch2_pb7

/* Generic property macros: */
#define DT_N_S_soc_S_timers_40000800_S_pwm_P_pinctrl_0_IDX_0 DT_N_S_soc_S_pin_controller_42020000_S_tim4_ch2_pb7
#define DT_N_S_soc_S_timers_40000800_S_pwm_P_pinctrl_0_IDX_0_PH DT_N_S_soc_S_pin_controller_42020000_S_tim4_ch2_pb7
#define DT_N_S_soc_S_timers_40000800_S_pwm_P_pinctrl_0_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000800_S_pwm_P_pinctrl_0_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40000800_S_pwm, pinctrl_0, 0)
#define DT_N_S_soc_S_timers_40000800_S_pwm_P_pinctrl_0_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40000800_S_pwm, pinctrl_0, 0)
#define DT_N_S_soc_S_timers_40000800_S_pwm_P_pinctrl_0_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40000800_S_pwm, pinctrl_0, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000800_S_pwm_P_pinctrl_0_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40000800_S_pwm, pinctrl_0, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000800_S_pwm_P_pinctrl_0_LEN 1
#define DT_N_S_soc_S_timers_40000800_S_pwm_P_pinctrl_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000800_S_pwm_P_pinctrl_names {"default"}
#define DT_N_S_soc_S_timers_40000800_S_pwm_P_pinctrl_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000800_S_pwm_P_pinctrl_names_IDX_0 "default"
#define DT_N_S_soc_S_timers_40000800_S_pwm_P_pinctrl_names_IDX_0_STRING_UNQUOTED default
#define DT_N_S_soc_S_timers_40000800_S_pwm_P_pinctrl_names_IDX_0_STRING_TOKEN default
#define DT_N_S_soc_S_timers_40000800_S_pwm_P_pinctrl_names_IDX_0_STRING_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_timers_40000800_S_pwm_P_pinctrl_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40000800_S_pwm, pinctrl_names, 0)
#define DT_N_S_soc_S_timers_40000800_S_pwm_P_pinctrl_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40000800_S_pwm, pinctrl_names, 0)
#define DT_N_S_soc_S_timers_40000800_S_pwm_P_pinctrl_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40000800_S_pwm, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000800_S_pwm_P_pinctrl_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40000800_S_pwm, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000800_S_pwm_P_pinctrl_names_LEN 1
#define DT_N_S_soc_S_timers_40000800_S_pwm_P_pinctrl_names_EXISTS 1
#define DT_N_S_soc_S_timers_40000800_S_pwm_P_four_channel_capture_support 0
#define DT_N_S_soc_S_timers_40000800_S_pwm_P_four_channel_capture_support_EXISTS 1
#define DT_N_S_soc_S_timers_40000800_S_pwm_P_status "okay"
#define DT_N_S_soc_S_timers_40000800_S_pwm_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_timers_40000800_S_pwm_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_timers_40000800_S_pwm_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_timers_40000800_S_pwm_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_timers_40000800_S_pwm_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000800_S_pwm_P_status_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_timers_40000800_S_pwm_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_timers_40000800_S_pwm_P_status_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_timers_40000800_S_pwm_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40000800_S_pwm, status, 0)
#define DT_N_S_soc_S_timers_40000800_S_pwm_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40000800_S_pwm, status, 0)
#define DT_N_S_soc_S_timers_40000800_S_pwm_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40000800_S_pwm, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000800_S_pwm_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40000800_S_pwm, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000800_S_pwm_P_status_LEN 1
#define DT_N_S_soc_S_timers_40000800_S_pwm_P_status_EXISTS 1
#define DT_N_S_soc_S_timers_40000800_S_pwm_P_compatible {"st,stm32-pwm"}
#define DT_N_S_soc_S_timers_40000800_S_pwm_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000800_S_pwm_P_compatible_IDX_0 "st,stm32-pwm"
#define DT_N_S_soc_S_timers_40000800_S_pwm_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-pwm
#define DT_N_S_soc_S_timers_40000800_S_pwm_P_compatible_IDX_0_STRING_TOKEN st_stm32_pwm
#define DT_N_S_soc_S_timers_40000800_S_pwm_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_PWM
#define DT_N_S_soc_S_timers_40000800_S_pwm_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40000800_S_pwm, compatible, 0)
#define DT_N_S_soc_S_timers_40000800_S_pwm_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40000800_S_pwm, compatible, 0)
#define DT_N_S_soc_S_timers_40000800_S_pwm_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40000800_S_pwm, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000800_S_pwm_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40000800_S_pwm, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000800_S_pwm_P_compatible_LEN 1
#define DT_N_S_soc_S_timers_40000800_S_pwm_P_compatible_EXISTS 1
#define DT_N_S_soc_S_timers_40000800_S_pwm_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_timers_40000800_S_pwm_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_timers_40000800_S_pwm_P_wakeup_source 0
#define DT_N_S_soc_S_timers_40000800_S_pwm_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_timers_40000800_S_pwm_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_timers_40000800_S_pwm_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /pwmleds
 *
 * Node identifier: DT_N_S_pwmleds
 *
 * Binding (compatible = pwm-leds):
 *   $ZEPHYR_BASE\dts\bindings\led\pwm-leds.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_pwmleds_PATH "/pwmleds"

/* Node's name with unit-address: */
#define DT_N_S_pwmleds_FULL_NAME "pwmleds"
#define DT_N_S_pwmleds_FULL_NAME_UNQUOTED pwmleds
#define DT_N_S_pwmleds_FULL_NAME_TOKEN pwmleds
#define DT_N_S_pwmleds_FULL_NAME_UPPER_TOKEN PWMLEDS

/* Node parent (/) identifier: */
#define DT_N_S_pwmleds_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_pwmleds_CHILD_IDX 24

/* Helpers for dealing with node labels: */
#define DT_N_S_pwmleds_NODELABEL_NUM 1
#define DT_N_S_pwmleds_FOREACH_NODELABEL(fn) fn(pwmleds)
#define DT_N_S_pwmleds_FOREACH_NODELABEL_VARGS(fn, ...) fn(pwmleds, __VA_ARGS__)
#define DT_N_S_pwmleds_FOREACH_ANCESTOR(fn) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_pwmleds_CHILD_NUM 2
#define DT_N_S_pwmleds_CHILD_NUM_STATUS_OKAY 2
#define DT_N_S_pwmleds_FOREACH_CHILD(fn) fn(DT_N_S_pwmleds_S_green_led_1) fn(DT_N_S_pwmleds_S_blue_led_1)
#define DT_N_S_pwmleds_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_pwmleds_S_green_led_1) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pwmleds_S_blue_led_1)
#define DT_N_S_pwmleds_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_pwmleds_S_green_led_1, __VA_ARGS__) fn(DT_N_S_pwmleds_S_blue_led_1, __VA_ARGS__)
#define DT_N_S_pwmleds_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pwmleds_S_green_led_1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pwmleds_S_blue_led_1, __VA_ARGS__)
#define DT_N_S_pwmleds_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_pwmleds_S_green_led_1) fn(DT_N_S_pwmleds_S_blue_led_1)
#define DT_N_S_pwmleds_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_pwmleds_S_green_led_1) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pwmleds_S_blue_led_1)
#define DT_N_S_pwmleds_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_pwmleds_S_green_led_1, __VA_ARGS__) fn(DT_N_S_pwmleds_S_blue_led_1, __VA_ARGS__)
#define DT_N_S_pwmleds_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pwmleds_S_green_led_1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pwmleds_S_blue_led_1, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_pwmleds_HASH LAVLDxln4k2d8rWkHY5gWY_V_wbRKRVUOItR1NgXPw4

/* Node's dependency ordinal: */
#define DT_N_S_pwmleds_ORD 82
#define DT_N_S_pwmleds_ORD_STR_SORTABLE 00082

/* Ordinals for what this node depends on directly: */
#define DT_N_S_pwmleds_REQUIRES_ORDS \
	0, /* / */ \
	78, /* /soc/timers@40000400/pwm */ \
	81, /* /soc/timers@40000800/pwm */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_pwmleds_SUPPORTS_ORDS \
	83, /* /pwmleds/blue_led_1 */ \
	84, /* /pwmleds/green_led_1 */

/* Existence and alternate IDs: */
#define DT_N_S_pwmleds_EXISTS 1
#define DT_N_INST_0_pwm_leds   DT_N_S_pwmleds
#define DT_N_NODELABEL_pwmleds DT_N_S_pwmleds

/* Macros for properties that are special in the specification: */
#define DT_N_S_pwmleds_REG_NUM 0
#define DT_N_S_pwmleds_RANGES_NUM 0
#define DT_N_S_pwmleds_FOREACH_RANGE(fn) 
#define DT_N_S_pwmleds_IRQ_NUM 0
#define DT_N_S_pwmleds_IRQ_LEVEL 0
#define DT_N_S_pwmleds_COMPAT_MATCHES_pwm_leds 1
#define DT_N_S_pwmleds_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_pwmleds_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_pwmleds_P_status "disabled"
#define DT_N_S_pwmleds_P_status_STRING_UNQUOTED disabled
#define DT_N_S_pwmleds_P_status_STRING_TOKEN disabled
#define DT_N_S_pwmleds_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_pwmleds_P_status_IDX_0 "disabled"
#define DT_N_S_pwmleds_P_status_IDX_0_EXISTS 1
#define DT_N_S_pwmleds_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_pwmleds_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_pwmleds_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_pwmleds_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_pwmleds, status, 0)
#define DT_N_S_pwmleds_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_pwmleds, status, 0)
#define DT_N_S_pwmleds_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_pwmleds, status, 0, __VA_ARGS__)
#define DT_N_S_pwmleds_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pwmleds, status, 0, __VA_ARGS__)
#define DT_N_S_pwmleds_P_status_LEN 1
#define DT_N_S_pwmleds_P_status_EXISTS 1
#define DT_N_S_pwmleds_P_compatible {"pwm-leds"}
#define DT_N_S_pwmleds_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_pwmleds_P_compatible_IDX_0 "pwm-leds"
#define DT_N_S_pwmleds_P_compatible_IDX_0_STRING_UNQUOTED pwm-leds
#define DT_N_S_pwmleds_P_compatible_IDX_0_STRING_TOKEN pwm_leds
#define DT_N_S_pwmleds_P_compatible_IDX_0_STRING_UPPER_TOKEN PWM_LEDS
#define DT_N_S_pwmleds_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_pwmleds, compatible, 0)
#define DT_N_S_pwmleds_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_pwmleds, compatible, 0)
#define DT_N_S_pwmleds_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_pwmleds, compatible, 0, __VA_ARGS__)
#define DT_N_S_pwmleds_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pwmleds, compatible, 0, __VA_ARGS__)
#define DT_N_S_pwmleds_P_compatible_LEN 1
#define DT_N_S_pwmleds_P_compatible_EXISTS 1
#define DT_N_S_pwmleds_P_zephyr_deferred_init 0
#define DT_N_S_pwmleds_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_pwmleds_P_wakeup_source 0
#define DT_N_S_pwmleds_P_wakeup_source_EXISTS 1
#define DT_N_S_pwmleds_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_pwmleds_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /pwmleds/blue_led_1
 *
 * Node identifier: DT_N_S_pwmleds_S_blue_led_1
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_pwmleds_S_blue_led_1_PATH "/pwmleds/blue_led_1"

/* Node's name with unit-address: */
#define DT_N_S_pwmleds_S_blue_led_1_FULL_NAME "blue_led_1"
#define DT_N_S_pwmleds_S_blue_led_1_FULL_NAME_UNQUOTED blue_led_1
#define DT_N_S_pwmleds_S_blue_led_1_FULL_NAME_TOKEN blue_led_1
#define DT_N_S_pwmleds_S_blue_led_1_FULL_NAME_UPPER_TOKEN BLUE_LED_1

/* Node parent (/pwmleds) identifier: */
#define DT_N_S_pwmleds_S_blue_led_1_PARENT DT_N_S_pwmleds

/* Node's index in its parent's list of children: */
#define DT_N_S_pwmleds_S_blue_led_1_CHILD_IDX 1

/* Helpers for dealing with node labels: */
#define DT_N_S_pwmleds_S_blue_led_1_NODELABEL_NUM 1
#define DT_N_S_pwmleds_S_blue_led_1_FOREACH_NODELABEL(fn) fn(pwm_led_2)
#define DT_N_S_pwmleds_S_blue_led_1_FOREACH_NODELABEL_VARGS(fn, ...) fn(pwm_led_2, __VA_ARGS__)
#define DT_N_S_pwmleds_S_blue_led_1_FOREACH_ANCESTOR(fn) fn(DT_N_S_pwmleds) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_pwmleds_S_blue_led_1_CHILD_NUM 0
#define DT_N_S_pwmleds_S_blue_led_1_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_pwmleds_S_blue_led_1_FOREACH_CHILD(fn) 
#define DT_N_S_pwmleds_S_blue_led_1_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_pwmleds_S_blue_led_1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_pwmleds_S_blue_led_1_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_pwmleds_S_blue_led_1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_pwmleds_S_blue_led_1_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_pwmleds_S_blue_led_1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_pwmleds_S_blue_led_1_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_pwmleds_S_blue_led_1_HASH Waoa34EZGkvargXDgAgHOaD_sl_syD4gg1ldEC59k_4

/* Node's dependency ordinal: */
#define DT_N_S_pwmleds_S_blue_led_1_ORD 83
#define DT_N_S_pwmleds_S_blue_led_1_ORD_STR_SORTABLE 00083

/* Ordinals for what this node depends on directly: */
#define DT_N_S_pwmleds_S_blue_led_1_REQUIRES_ORDS \
	81, /* /soc/timers@40000800/pwm */ \
	82, /* /pwmleds */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_pwmleds_S_blue_led_1_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_pwmleds_S_blue_led_1_EXISTS 1
#define DT_N_ALIAS_pwm_led1      DT_N_S_pwmleds_S_blue_led_1
#define DT_N_NODELABEL_pwm_led_2 DT_N_S_pwmleds_S_blue_led_1

/* Macros for properties that are special in the specification: */
#define DT_N_S_pwmleds_S_blue_led_1_REG_NUM 0
#define DT_N_S_pwmleds_S_blue_led_1_RANGES_NUM 0
#define DT_N_S_pwmleds_S_blue_led_1_FOREACH_RANGE(fn) 
#define DT_N_S_pwmleds_S_blue_led_1_IRQ_NUM 0
#define DT_N_S_pwmleds_S_blue_led_1_IRQ_LEVEL 0
#define DT_N_S_pwmleds_S_blue_led_1_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_pwmleds_S_blue_led_1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_pwmleds_S_blue_led_1_P_pwms_IDX_0_EXISTS 1
#define DT_N_S_pwmleds_S_blue_led_1_P_pwms_IDX_0_PH DT_N_S_soc_S_timers_40000800_S_pwm
#define DT_N_S_pwmleds_S_blue_led_1_P_pwms_IDX_0_VAL_channel 2
#define DT_N_S_pwmleds_S_blue_led_1_P_pwms_IDX_0_VAL_channel_EXISTS 1
#define DT_N_S_pwmleds_S_blue_led_1_P_pwms_IDX_0_VAL_period 20000000
#define DT_N_S_pwmleds_S_blue_led_1_P_pwms_IDX_0_VAL_period_EXISTS 1
#define DT_N_S_pwmleds_S_blue_led_1_P_pwms_IDX_0_VAL_flags 0
#define DT_N_S_pwmleds_S_blue_led_1_P_pwms_IDX_0_VAL_flags_EXISTS 1
#define DT_N_S_pwmleds_S_blue_led_1_P_pwms_IDX_0_FOREACH_CELL(fn) fn(DT_N_S_pwmleds_S_blue_led_1, pwms, 0, channel) \
	fn(DT_N_S_pwmleds_S_blue_led_1, pwms, 0, period) \
	fn(DT_N_S_pwmleds_S_blue_led_1, pwms, 0, flags)
#define DT_N_S_pwmleds_S_blue_led_1_P_pwms_IDX_0_FOREACH_CELL_SEP(fn, sep) fn(DT_N_S_pwmleds_S_blue_led_1, pwms, 0, channel) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_pwmleds_S_blue_led_1, pwms, 0, period) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_pwmleds_S_blue_led_1, pwms, 0, flags)
#define DT_N_S_pwmleds_S_blue_led_1_P_pwms_IDX_0_NUM_CELLS 3
#define DT_N_S_pwmleds_S_blue_led_1_P_pwms_FOREACH_PROP_ELEM(fn) fn(DT_N_S_pwmleds_S_blue_led_1, pwms, 0)
#define DT_N_S_pwmleds_S_blue_led_1_P_pwms_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_pwmleds_S_blue_led_1, pwms, 0)
#define DT_N_S_pwmleds_S_blue_led_1_P_pwms_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_pwmleds_S_blue_led_1, pwms, 0, __VA_ARGS__)
#define DT_N_S_pwmleds_S_blue_led_1_P_pwms_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pwmleds_S_blue_led_1, pwms, 0, __VA_ARGS__)
#define DT_N_S_pwmleds_S_blue_led_1_P_pwms_LEN 1
#define DT_N_S_pwmleds_S_blue_led_1_P_pwms_EXISTS 1
#define DT_N_S_pwmleds_S_blue_led_1_P_label "blue led"
#define DT_N_S_pwmleds_S_blue_led_1_P_label_STRING_UNQUOTED blue led
#define DT_N_S_pwmleds_S_blue_led_1_P_label_STRING_TOKEN blue_led
#define DT_N_S_pwmleds_S_blue_led_1_P_label_STRING_UPPER_TOKEN BLUE_LED
#define DT_N_S_pwmleds_S_blue_led_1_P_label_IDX_0 "blue led"
#define DT_N_S_pwmleds_S_blue_led_1_P_label_IDX_0_EXISTS 1
#define DT_N_S_pwmleds_S_blue_led_1_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_pwmleds_S_blue_led_1, label, 0)
#define DT_N_S_pwmleds_S_blue_led_1_P_label_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_pwmleds_S_blue_led_1, label, 0)
#define DT_N_S_pwmleds_S_blue_led_1_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_pwmleds_S_blue_led_1, label, 0, __VA_ARGS__)
#define DT_N_S_pwmleds_S_blue_led_1_P_label_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pwmleds_S_blue_led_1, label, 0, __VA_ARGS__)
#define DT_N_S_pwmleds_S_blue_led_1_P_label_LEN 1
#define DT_N_S_pwmleds_S_blue_led_1_P_label_EXISTS 1

/*
 * Devicetree node: /pwmleds/green_led_1
 *
 * Node identifier: DT_N_S_pwmleds_S_green_led_1
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_pwmleds_S_green_led_1_PATH "/pwmleds/green_led_1"

/* Node's name with unit-address: */
#define DT_N_S_pwmleds_S_green_led_1_FULL_NAME "green_led_1"
#define DT_N_S_pwmleds_S_green_led_1_FULL_NAME_UNQUOTED green_led_1
#define DT_N_S_pwmleds_S_green_led_1_FULL_NAME_TOKEN green_led_1
#define DT_N_S_pwmleds_S_green_led_1_FULL_NAME_UPPER_TOKEN GREEN_LED_1

/* Node parent (/pwmleds) identifier: */
#define DT_N_S_pwmleds_S_green_led_1_PARENT DT_N_S_pwmleds

/* Node's index in its parent's list of children: */
#define DT_N_S_pwmleds_S_green_led_1_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_pwmleds_S_green_led_1_NODELABEL_NUM 1
#define DT_N_S_pwmleds_S_green_led_1_FOREACH_NODELABEL(fn) fn(pwm_led_1)
#define DT_N_S_pwmleds_S_green_led_1_FOREACH_NODELABEL_VARGS(fn, ...) fn(pwm_led_1, __VA_ARGS__)
#define DT_N_S_pwmleds_S_green_led_1_FOREACH_ANCESTOR(fn) fn(DT_N_S_pwmleds) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_pwmleds_S_green_led_1_CHILD_NUM 0
#define DT_N_S_pwmleds_S_green_led_1_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_pwmleds_S_green_led_1_FOREACH_CHILD(fn) 
#define DT_N_S_pwmleds_S_green_led_1_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_pwmleds_S_green_led_1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_pwmleds_S_green_led_1_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_pwmleds_S_green_led_1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_pwmleds_S_green_led_1_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_pwmleds_S_green_led_1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_pwmleds_S_green_led_1_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_pwmleds_S_green_led_1_HASH J3Qr6kxvm4bhWlxqTxapnqAyNfxTbmUMinP8HYCewpw

/* Node's dependency ordinal: */
#define DT_N_S_pwmleds_S_green_led_1_ORD 84
#define DT_N_S_pwmleds_S_green_led_1_ORD_STR_SORTABLE 00084

/* Ordinals for what this node depends on directly: */
#define DT_N_S_pwmleds_S_green_led_1_REQUIRES_ORDS \
	78, /* /soc/timers@40000400/pwm */ \
	82, /* /pwmleds */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_pwmleds_S_green_led_1_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_pwmleds_S_green_led_1_EXISTS 1
#define DT_N_ALIAS_pwm_led0      DT_N_S_pwmleds_S_green_led_1
#define DT_N_NODELABEL_pwm_led_1 DT_N_S_pwmleds_S_green_led_1

/* Macros for properties that are special in the specification: */
#define DT_N_S_pwmleds_S_green_led_1_REG_NUM 0
#define DT_N_S_pwmleds_S_green_led_1_RANGES_NUM 0
#define DT_N_S_pwmleds_S_green_led_1_FOREACH_RANGE(fn) 
#define DT_N_S_pwmleds_S_green_led_1_IRQ_NUM 0
#define DT_N_S_pwmleds_S_green_led_1_IRQ_LEVEL 0
#define DT_N_S_pwmleds_S_green_led_1_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_pwmleds_S_green_led_1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_pwmleds_S_green_led_1_P_pwms_IDX_0_EXISTS 1
#define DT_N_S_pwmleds_S_green_led_1_P_pwms_IDX_0_PH DT_N_S_soc_S_timers_40000400_S_pwm
#define DT_N_S_pwmleds_S_green_led_1_P_pwms_IDX_0_VAL_channel 2
#define DT_N_S_pwmleds_S_green_led_1_P_pwms_IDX_0_VAL_channel_EXISTS 1
#define DT_N_S_pwmleds_S_green_led_1_P_pwms_IDX_0_VAL_period 20000000
#define DT_N_S_pwmleds_S_green_led_1_P_pwms_IDX_0_VAL_period_EXISTS 1
#define DT_N_S_pwmleds_S_green_led_1_P_pwms_IDX_0_VAL_flags 0
#define DT_N_S_pwmleds_S_green_led_1_P_pwms_IDX_0_VAL_flags_EXISTS 1
#define DT_N_S_pwmleds_S_green_led_1_P_pwms_IDX_0_FOREACH_CELL(fn) fn(DT_N_S_pwmleds_S_green_led_1, pwms, 0, channel) \
	fn(DT_N_S_pwmleds_S_green_led_1, pwms, 0, period) \
	fn(DT_N_S_pwmleds_S_green_led_1, pwms, 0, flags)
#define DT_N_S_pwmleds_S_green_led_1_P_pwms_IDX_0_FOREACH_CELL_SEP(fn, sep) fn(DT_N_S_pwmleds_S_green_led_1, pwms, 0, channel) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_pwmleds_S_green_led_1, pwms, 0, period) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_pwmleds_S_green_led_1, pwms, 0, flags)
#define DT_N_S_pwmleds_S_green_led_1_P_pwms_IDX_0_NUM_CELLS 3
#define DT_N_S_pwmleds_S_green_led_1_P_pwms_FOREACH_PROP_ELEM(fn) fn(DT_N_S_pwmleds_S_green_led_1, pwms, 0)
#define DT_N_S_pwmleds_S_green_led_1_P_pwms_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_pwmleds_S_green_led_1, pwms, 0)
#define DT_N_S_pwmleds_S_green_led_1_P_pwms_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_pwmleds_S_green_led_1, pwms, 0, __VA_ARGS__)
#define DT_N_S_pwmleds_S_green_led_1_P_pwms_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pwmleds_S_green_led_1, pwms, 0, __VA_ARGS__)
#define DT_N_S_pwmleds_S_green_led_1_P_pwms_LEN 1
#define DT_N_S_pwmleds_S_green_led_1_P_pwms_EXISTS 1
#define DT_N_S_pwmleds_S_green_led_1_P_label "green led"
#define DT_N_S_pwmleds_S_green_led_1_P_label_STRING_UNQUOTED green led
#define DT_N_S_pwmleds_S_green_led_1_P_label_STRING_TOKEN green_led
#define DT_N_S_pwmleds_S_green_led_1_P_label_STRING_UPPER_TOKEN GREEN_LED
#define DT_N_S_pwmleds_S_green_led_1_P_label_IDX_0 "green led"
#define DT_N_S_pwmleds_S_green_led_1_P_label_IDX_0_EXISTS 1
#define DT_N_S_pwmleds_S_green_led_1_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_pwmleds_S_green_led_1, label, 0)
#define DT_N_S_pwmleds_S_green_led_1_P_label_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_pwmleds_S_green_led_1, label, 0)
#define DT_N_S_pwmleds_S_green_led_1_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_pwmleds_S_green_led_1, label, 0, __VA_ARGS__)
#define DT_N_S_pwmleds_S_green_led_1_P_label_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pwmleds_S_green_led_1, label, 0, __VA_ARGS__)
#define DT_N_S_pwmleds_S_green_led_1_P_label_LEN 1
#define DT_N_S_pwmleds_S_green_led_1_P_label_EXISTS 1

/*
 * Devicetree node: /soc/adc@42028100
 *
 * Node identifier: DT_N_S_soc_S_adc_42028100
 *
 * Binding (compatible = st,stm32-adc):
 *   $ZEPHYR_BASE\dts\bindings\adc\st,stm32-adc.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_adc_42028100_PATH "/soc/adc@42028100"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_adc_42028100_FULL_NAME "adc@42028100"
#define DT_N_S_soc_S_adc_42028100_FULL_NAME_UNQUOTED adc@42028100
#define DT_N_S_soc_S_adc_42028100_FULL_NAME_TOKEN adc_42028100
#define DT_N_S_soc_S_adc_42028100_FULL_NAME_UPPER_TOKEN ADC_42028100

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_adc_42028100_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_adc_42028100_CHILD_IDX 61

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_adc_42028100_NODELABEL_NUM 1
#define DT_N_S_soc_S_adc_42028100_FOREACH_NODELABEL(fn) fn(adc2)
#define DT_N_S_soc_S_adc_42028100_FOREACH_NODELABEL_VARGS(fn, ...) fn(adc2, __VA_ARGS__)
#define DT_N_S_soc_S_adc_42028100_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_adc_42028100_CHILD_NUM 0
#define DT_N_S_soc_S_adc_42028100_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_adc_42028100_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_adc_42028100_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_adc_42028100_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_adc_42028100_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_adc_42028100_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_adc_42028100_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_adc_42028100_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_adc_42028100_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_adc_42028100_HASH svptT21tAJIitNmuBxqRkDEdbu4FOFBpSdBx2oW6NvE

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_adc_42028100_ORD 85
#define DT_N_S_soc_S_adc_42028100_ORD_STR_SORTABLE 00085

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_adc_42028100_REQUIRES_ORDS \
	4, /* /soc */ \
	5, /* /soc/interrupt-controller@e000e100 */ \
	9, /* /soc/rcc@46020c00 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_adc_42028100_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_adc_42028100_EXISTS 1
#define DT_N_INST_2_st_stm32_adc DT_N_S_soc_S_adc_42028100
#define DT_N_NODELABEL_adc2      DT_N_S_soc_S_adc_42028100

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_adc_42028100_REG_NUM 1
#define DT_N_S_soc_S_adc_42028100_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_42028100_REG_IDX_0_VAL_ADDRESS 1107460352 /* 0x42028100 */
#define DT_N_S_soc_S_adc_42028100_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_adc_42028100_RANGES_NUM 0
#define DT_N_S_soc_S_adc_42028100_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_adc_42028100_IRQ_NUM 1
#define DT_N_S_soc_S_adc_42028100_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_42028100_IRQ_IDX_0_VAL_irq 37
#define DT_N_S_soc_S_adc_42028100_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_adc_42028100_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_42028100_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_adc_42028100_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_adc_42028100_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_adc_42028100_IRQ_LEVEL 1
#define DT_N_S_soc_S_adc_42028100_COMPAT_MATCHES_st_stm32_adc 1
#define DT_N_S_soc_S_adc_42028100_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_42028100_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_adc_42028100_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_42028100_COMPAT_MODEL_IDX_0 "stm32-adc"
#define DT_N_S_soc_S_adc_42028100_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_adc_42028100_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_adc_42028100_P_reg {1107460352 /* 0x42028100 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_adc_42028100_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_42028100_P_reg_IDX_0 1107460352
#define DT_N_S_soc_S_adc_42028100_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_adc_42028100_P_reg_IDX_1 1024
#define DT_N_S_soc_S_adc_42028100_P_reg_EXISTS 1
#define DT_N_S_soc_S_adc_42028100_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_42028100_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_46020c00
#define DT_N_S_soc_S_adc_42028100_P_clocks_IDX_0_VAL_bus 140
#define DT_N_S_soc_S_adc_42028100_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_adc_42028100_P_clocks_IDX_0_VAL_bits 1024
#define DT_N_S_soc_S_adc_42028100_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_adc_42028100_P_clocks_IDX_0_FOREACH_CELL(fn) fn(DT_N_S_soc_S_adc_42028100, clocks, 0, bus) \
	fn(DT_N_S_soc_S_adc_42028100, clocks, 0, bits)
#define DT_N_S_soc_S_adc_42028100_P_clocks_IDX_0_FOREACH_CELL_SEP(fn, sep) fn(DT_N_S_soc_S_adc_42028100, clocks, 0, bus) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_42028100, clocks, 0, bits)
#define DT_N_S_soc_S_adc_42028100_P_clocks_IDX_0_NUM_CELLS 2
#define DT_N_S_soc_S_adc_42028100_P_clocks_IDX_0_NAME "adcx"
#define DT_N_S_soc_S_adc_42028100_P_clocks_NAME_adcx_IDX 0
#define DT_N_S_soc_S_adc_42028100_P_clocks_NAME_adcx_FOREACH_CELL(fn) fn(DT_N_S_soc_S_adc_42028100, clocks, adcx, bus) \
	fn(DT_N_S_soc_S_adc_42028100, clocks, adcx, bits)
#define DT_N_S_soc_S_adc_42028100_P_clocks_NAME_adcx_FOREACH_CELL_SEP(fn, sep) fn(DT_N_S_soc_S_adc_42028100, clocks, adcx, bus) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_42028100, clocks, adcx, bits)
#define DT_N_S_soc_S_adc_42028100_P_clocks_NAME_adcx_NUM_CELLS 2
#define DT_N_S_soc_S_adc_42028100_P_clocks_NAME_adcx_PH DT_N_S_soc_S_rcc_46020c00
#define DT_N_S_soc_S_adc_42028100_P_clocks_NAME_adcx_EXISTS 1
#define DT_N_S_soc_S_adc_42028100_P_clocks_NAME_adcx_VAL_bus DT_N_S_soc_S_adc_42028100_P_clocks_IDX_0_VAL_bus
#define DT_N_S_soc_S_adc_42028100_P_clocks_NAME_adcx_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_adc_42028100_P_clocks_NAME_adcx_VAL_bits DT_N_S_soc_S_adc_42028100_P_clocks_IDX_0_VAL_bits
#define DT_N_S_soc_S_adc_42028100_P_clocks_NAME_adcx_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_adc_42028100_P_clocks_IDX_1_EXISTS 1
#define DT_N_S_soc_S_adc_42028100_P_clocks_IDX_1_PH DT_N_S_soc_S_rcc_46020c00
#define DT_N_S_soc_S_adc_42028100_P_clocks_IDX_1_VAL_bus 9
#define DT_N_S_soc_S_adc_42028100_P_clocks_IDX_1_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_adc_42028100_P_clocks_IDX_1_VAL_bits 4980968
#define DT_N_S_soc_S_adc_42028100_P_clocks_IDX_1_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_adc_42028100_P_clocks_IDX_1_FOREACH_CELL(fn) fn(DT_N_S_soc_S_adc_42028100, clocks, 1, bus) \
	fn(DT_N_S_soc_S_adc_42028100, clocks, 1, bits)
#define DT_N_S_soc_S_adc_42028100_P_clocks_IDX_1_FOREACH_CELL_SEP(fn, sep) fn(DT_N_S_soc_S_adc_42028100, clocks, 1, bus) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_42028100, clocks, 1, bits)
#define DT_N_S_soc_S_adc_42028100_P_clocks_IDX_1_NUM_CELLS 2
#define DT_N_S_soc_S_adc_42028100_P_clocks_IDX_1_NAME "adc_ker"
#define DT_N_S_soc_S_adc_42028100_P_clocks_NAME_adc_ker_IDX 1
#define DT_N_S_soc_S_adc_42028100_P_clocks_NAME_adc_ker_FOREACH_CELL(fn) fn(DT_N_S_soc_S_adc_42028100, clocks, adc_ker, bus) \
	fn(DT_N_S_soc_S_adc_42028100, clocks, adc_ker, bits)
#define DT_N_S_soc_S_adc_42028100_P_clocks_NAME_adc_ker_FOREACH_CELL_SEP(fn, sep) fn(DT_N_S_soc_S_adc_42028100, clocks, adc_ker, bus) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_42028100, clocks, adc_ker, bits)
#define DT_N_S_soc_S_adc_42028100_P_clocks_NAME_adc_ker_NUM_CELLS 2
#define DT_N_S_soc_S_adc_42028100_P_clocks_NAME_adc_ker_PH DT_N_S_soc_S_rcc_46020c00
#define DT_N_S_soc_S_adc_42028100_P_clocks_NAME_adc_ker_EXISTS 1
#define DT_N_S_soc_S_adc_42028100_P_clocks_NAME_adc_ker_VAL_bus DT_N_S_soc_S_adc_42028100_P_clocks_IDX_1_VAL_bus
#define DT_N_S_soc_S_adc_42028100_P_clocks_NAME_adc_ker_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_adc_42028100_P_clocks_NAME_adc_ker_VAL_bits DT_N_S_soc_S_adc_42028100_P_clocks_IDX_1_VAL_bits
#define DT_N_S_soc_S_adc_42028100_P_clocks_NAME_adc_ker_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_adc_42028100_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_adc_42028100, clocks, 0) \
	fn(DT_N_S_soc_S_adc_42028100, clocks, 1)
#define DT_N_S_soc_S_adc_42028100_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_adc_42028100, clocks, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_42028100, clocks, 1)
#define DT_N_S_soc_S_adc_42028100_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_adc_42028100, clocks, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_adc_42028100, clocks, 1, __VA_ARGS__)
#define DT_N_S_soc_S_adc_42028100_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_adc_42028100, clocks, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_42028100, clocks, 1, __VA_ARGS__)
#define DT_N_S_soc_S_adc_42028100_P_clocks_LEN 2
#define DT_N_S_soc_S_adc_42028100_P_clocks_EXISTS 1
#define DT_N_S_soc_S_adc_42028100_P_clock_names {"adcx", "adc_ker"}
#define DT_N_S_soc_S_adc_42028100_P_clock_names_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_adc_42028100_P_clock_names_IDX_1_ENUM_IDX 1
#define DT_N_S_soc_S_adc_42028100_P_clock_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_42028100_P_clock_names_IDX_0_ENUM_VAL_adcx_EXISTS 1
#define DT_N_S_soc_S_adc_42028100_P_clock_names_ENUM_VAL_adcx_EXISTS 1
#define DT_N_S_soc_S_adc_42028100_P_clock_names_IDX_1_EXISTS 1
#define DT_N_S_soc_S_adc_42028100_P_clock_names_IDX_1_ENUM_VAL_adc_ker_EXISTS 1
#define DT_N_S_soc_S_adc_42028100_P_clock_names_ENUM_VAL_adc_ker_EXISTS 1
#define DT_N_S_soc_S_adc_42028100_P_clock_names_IDX_0 "adcx"
#define DT_N_S_soc_S_adc_42028100_P_clock_names_IDX_0_STRING_UNQUOTED adcx
#define DT_N_S_soc_S_adc_42028100_P_clock_names_IDX_0_STRING_TOKEN adcx
#define DT_N_S_soc_S_adc_42028100_P_clock_names_IDX_0_STRING_UPPER_TOKEN ADCX
#define DT_N_S_soc_S_adc_42028100_P_clock_names_IDX_1 "adc_ker"
#define DT_N_S_soc_S_adc_42028100_P_clock_names_IDX_1_STRING_UNQUOTED adc_ker
#define DT_N_S_soc_S_adc_42028100_P_clock_names_IDX_1_STRING_TOKEN adc_ker
#define DT_N_S_soc_S_adc_42028100_P_clock_names_IDX_1_STRING_UPPER_TOKEN ADC_KER
#define DT_N_S_soc_S_adc_42028100_P_clock_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_adc_42028100, clock_names, 0) \
	fn(DT_N_S_soc_S_adc_42028100, clock_names, 1)
#define DT_N_S_soc_S_adc_42028100_P_clock_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_adc_42028100, clock_names, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_42028100, clock_names, 1)
#define DT_N_S_soc_S_adc_42028100_P_clock_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_adc_42028100, clock_names, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_adc_42028100, clock_names, 1, __VA_ARGS__)
#define DT_N_S_soc_S_adc_42028100_P_clock_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_adc_42028100, clock_names, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_42028100, clock_names, 1, __VA_ARGS__)
#define DT_N_S_soc_S_adc_42028100_P_clock_names_LEN 2
#define DT_N_S_soc_S_adc_42028100_P_clock_names_EXISTS 1
#define DT_N_S_soc_S_adc_42028100_P_interrupts {37 /* 0x25 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_adc_42028100_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_42028100_P_interrupts_IDX_0 37
#define DT_N_S_soc_S_adc_42028100_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_adc_42028100_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_adc_42028100_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_adc_42028100_P_st_adc_clock_source "ASYNC"
#define DT_N_S_soc_S_adc_42028100_P_st_adc_clock_source_STRING_UNQUOTED ASYNC
#define DT_N_S_soc_S_adc_42028100_P_st_adc_clock_source_STRING_TOKEN ASYNC
#define DT_N_S_soc_S_adc_42028100_P_st_adc_clock_source_STRING_UPPER_TOKEN ASYNC
#define DT_N_S_soc_S_adc_42028100_P_st_adc_clock_source_IDX_0 "ASYNC"
#define DT_N_S_soc_S_adc_42028100_P_st_adc_clock_source_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_42028100_P_st_adc_clock_source_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_adc_42028100_P_st_adc_clock_source_IDX_0_ENUM_VAL_async_EXISTS 1
#define DT_N_S_soc_S_adc_42028100_P_st_adc_clock_source_ENUM_VAL_async_EXISTS 1
#define DT_N_S_soc_S_adc_42028100_P_st_adc_clock_source_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_adc_42028100, st_adc_clock_source, 0)
#define DT_N_S_soc_S_adc_42028100_P_st_adc_clock_source_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_adc_42028100, st_adc_clock_source, 0)
#define DT_N_S_soc_S_adc_42028100_P_st_adc_clock_source_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_adc_42028100, st_adc_clock_source, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_42028100_P_st_adc_clock_source_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_adc_42028100, st_adc_clock_source, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_42028100_P_st_adc_clock_source_LEN 1
#define DT_N_S_soc_S_adc_42028100_P_st_adc_clock_source_EXISTS 1
#define DT_N_S_soc_S_adc_42028100_P_vref_mv 3300
#define DT_N_S_soc_S_adc_42028100_P_vref_mv_EXISTS 1
#define DT_N_S_soc_S_adc_42028100_P_resolutions {7365132 /* 0x70620c */, 6382092 /* 0x61620c */, 5399052 /* 0x52620c */, 4416012 /* 0x43620c */}
#define DT_N_S_soc_S_adc_42028100_P_resolutions_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_42028100_P_resolutions_IDX_0 7365132
#define DT_N_S_soc_S_adc_42028100_P_resolutions_IDX_1_EXISTS 1
#define DT_N_S_soc_S_adc_42028100_P_resolutions_IDX_1 6382092
#define DT_N_S_soc_S_adc_42028100_P_resolutions_IDX_2_EXISTS 1
#define DT_N_S_soc_S_adc_42028100_P_resolutions_IDX_2 5399052
#define DT_N_S_soc_S_adc_42028100_P_resolutions_IDX_3_EXISTS 1
#define DT_N_S_soc_S_adc_42028100_P_resolutions_IDX_3 4416012
#define DT_N_S_soc_S_adc_42028100_P_resolutions_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_adc_42028100, resolutions, 0) \
	fn(DT_N_S_soc_S_adc_42028100, resolutions, 1) \
	fn(DT_N_S_soc_S_adc_42028100, resolutions, 2) \
	fn(DT_N_S_soc_S_adc_42028100, resolutions, 3)
#define DT_N_S_soc_S_adc_42028100_P_resolutions_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_adc_42028100, resolutions, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_42028100, resolutions, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_42028100, resolutions, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_42028100, resolutions, 3)
#define DT_N_S_soc_S_adc_42028100_P_resolutions_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_adc_42028100, resolutions, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_adc_42028100, resolutions, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_adc_42028100, resolutions, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_adc_42028100, resolutions, 3, __VA_ARGS__)
#define DT_N_S_soc_S_adc_42028100_P_resolutions_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_adc_42028100, resolutions, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_42028100, resolutions, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_42028100, resolutions, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_42028100, resolutions, 3, __VA_ARGS__)
#define DT_N_S_soc_S_adc_42028100_P_resolutions_LEN 4
#define DT_N_S_soc_S_adc_42028100_P_resolutions_EXISTS 1
#define DT_N_S_soc_S_adc_42028100_P_sampling_times {5 /* 0x5 */, 6 /* 0x6 */, 12 /* 0xc */, 20 /* 0x14 */, 36 /* 0x24 */, 68 /* 0x44 */, 391 /* 0x187 */, 814 /* 0x32e */}
#define DT_N_S_soc_S_adc_42028100_P_sampling_times_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_42028100_P_sampling_times_IDX_0 5
#define DT_N_S_soc_S_adc_42028100_P_sampling_times_IDX_1_EXISTS 1
#define DT_N_S_soc_S_adc_42028100_P_sampling_times_IDX_1 6
#define DT_N_S_soc_S_adc_42028100_P_sampling_times_IDX_2_EXISTS 1
#define DT_N_S_soc_S_adc_42028100_P_sampling_times_IDX_2 12
#define DT_N_S_soc_S_adc_42028100_P_sampling_times_IDX_3_EXISTS 1
#define DT_N_S_soc_S_adc_42028100_P_sampling_times_IDX_3 20
#define DT_N_S_soc_S_adc_42028100_P_sampling_times_IDX_4_EXISTS 1
#define DT_N_S_soc_S_adc_42028100_P_sampling_times_IDX_4 36
#define DT_N_S_soc_S_adc_42028100_P_sampling_times_IDX_5_EXISTS 1
#define DT_N_S_soc_S_adc_42028100_P_sampling_times_IDX_5 68
#define DT_N_S_soc_S_adc_42028100_P_sampling_times_IDX_6_EXISTS 1
#define DT_N_S_soc_S_adc_42028100_P_sampling_times_IDX_6 391
#define DT_N_S_soc_S_adc_42028100_P_sampling_times_IDX_7_EXISTS 1
#define DT_N_S_soc_S_adc_42028100_P_sampling_times_IDX_7 814
#define DT_N_S_soc_S_adc_42028100_P_sampling_times_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_adc_42028100, sampling_times, 0) \
	fn(DT_N_S_soc_S_adc_42028100, sampling_times, 1) \
	fn(DT_N_S_soc_S_adc_42028100, sampling_times, 2) \
	fn(DT_N_S_soc_S_adc_42028100, sampling_times, 3) \
	fn(DT_N_S_soc_S_adc_42028100, sampling_times, 4) \
	fn(DT_N_S_soc_S_adc_42028100, sampling_times, 5) \
	fn(DT_N_S_soc_S_adc_42028100, sampling_times, 6) \
	fn(DT_N_S_soc_S_adc_42028100, sampling_times, 7)
#define DT_N_S_soc_S_adc_42028100_P_sampling_times_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_adc_42028100, sampling_times, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_42028100, sampling_times, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_42028100, sampling_times, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_42028100, sampling_times, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_42028100, sampling_times, 4) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_42028100, sampling_times, 5) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_42028100, sampling_times, 6) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_42028100, sampling_times, 7)
#define DT_N_S_soc_S_adc_42028100_P_sampling_times_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_adc_42028100, sampling_times, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_adc_42028100, sampling_times, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_adc_42028100, sampling_times, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_adc_42028100, sampling_times, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_adc_42028100, sampling_times, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_adc_42028100, sampling_times, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_adc_42028100, sampling_times, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_adc_42028100, sampling_times, 7, __VA_ARGS__)
#define DT_N_S_soc_S_adc_42028100_P_sampling_times_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_adc_42028100, sampling_times, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_42028100, sampling_times, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_42028100, sampling_times, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_42028100, sampling_times, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_42028100, sampling_times, 4, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_42028100, sampling_times, 5, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_42028100, sampling_times, 6, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_42028100, sampling_times, 7, __VA_ARGS__)
#define DT_N_S_soc_S_adc_42028100_P_sampling_times_LEN 8
#define DT_N_S_soc_S_adc_42028100_P_sampling_times_EXISTS 1
#define DT_N_S_soc_S_adc_42028100_P_st_adc_sequencer "programmable"
#define DT_N_S_soc_S_adc_42028100_P_st_adc_sequencer_STRING_UNQUOTED programmable
#define DT_N_S_soc_S_adc_42028100_P_st_adc_sequencer_STRING_TOKEN programmable
#define DT_N_S_soc_S_adc_42028100_P_st_adc_sequencer_STRING_UPPER_TOKEN PROGRAMMABLE
#define DT_N_S_soc_S_adc_42028100_P_st_adc_sequencer_IDX_0 "programmable"
#define DT_N_S_soc_S_adc_42028100_P_st_adc_sequencer_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_42028100_P_st_adc_sequencer_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_adc_42028100_P_st_adc_sequencer_IDX_0_ENUM_VAL_programmable_EXISTS 1
#define DT_N_S_soc_S_adc_42028100_P_st_adc_sequencer_ENUM_VAL_programmable_EXISTS 1
#define DT_N_S_soc_S_adc_42028100_P_st_adc_sequencer_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_adc_42028100, st_adc_sequencer, 0)
#define DT_N_S_soc_S_adc_42028100_P_st_adc_sequencer_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_adc_42028100, st_adc_sequencer, 0)
#define DT_N_S_soc_S_adc_42028100_P_st_adc_sequencer_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_adc_42028100, st_adc_sequencer, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_42028100_P_st_adc_sequencer_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_adc_42028100, st_adc_sequencer, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_42028100_P_st_adc_sequencer_LEN 1
#define DT_N_S_soc_S_adc_42028100_P_st_adc_sequencer_EXISTS 1
#define DT_N_S_soc_S_adc_42028100_P_st_adc_oversampler "extended"
#define DT_N_S_soc_S_adc_42028100_P_st_adc_oversampler_STRING_UNQUOTED extended
#define DT_N_S_soc_S_adc_42028100_P_st_adc_oversampler_STRING_TOKEN extended
#define DT_N_S_soc_S_adc_42028100_P_st_adc_oversampler_STRING_UPPER_TOKEN EXTENDED
#define DT_N_S_soc_S_adc_42028100_P_st_adc_oversampler_IDX_0 "extended"
#define DT_N_S_soc_S_adc_42028100_P_st_adc_oversampler_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_42028100_P_st_adc_oversampler_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_adc_42028100_P_st_adc_oversampler_IDX_0_ENUM_VAL_extended_EXISTS 1
#define DT_N_S_soc_S_adc_42028100_P_st_adc_oversampler_ENUM_VAL_extended_EXISTS 1
#define DT_N_S_soc_S_adc_42028100_P_st_adc_oversampler_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_adc_42028100, st_adc_oversampler, 0)
#define DT_N_S_soc_S_adc_42028100_P_st_adc_oversampler_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_adc_42028100, st_adc_oversampler, 0)
#define DT_N_S_soc_S_adc_42028100_P_st_adc_oversampler_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_adc_42028100, st_adc_oversampler, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_42028100_P_st_adc_oversampler_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_adc_42028100, st_adc_oversampler, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_42028100_P_st_adc_oversampler_LEN 1
#define DT_N_S_soc_S_adc_42028100_P_st_adc_oversampler_EXISTS 1
#define DT_N_S_soc_S_adc_42028100_P_st_adc_internal_regulator "startup-hw-status"
#define DT_N_S_soc_S_adc_42028100_P_st_adc_internal_regulator_STRING_UNQUOTED startup-hw-status
#define DT_N_S_soc_S_adc_42028100_P_st_adc_internal_regulator_STRING_TOKEN startup_hw_status
#define DT_N_S_soc_S_adc_42028100_P_st_adc_internal_regulator_STRING_UPPER_TOKEN STARTUP_HW_STATUS
#define DT_N_S_soc_S_adc_42028100_P_st_adc_internal_regulator_IDX_0 "startup-hw-status"
#define DT_N_S_soc_S_adc_42028100_P_st_adc_internal_regulator_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_42028100_P_st_adc_internal_regulator_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_adc_42028100_P_st_adc_internal_regulator_IDX_0_ENUM_VAL_startup_hw_status_EXISTS 1
#define DT_N_S_soc_S_adc_42028100_P_st_adc_internal_regulator_ENUM_VAL_startup_hw_status_EXISTS 1
#define DT_N_S_soc_S_adc_42028100_P_st_adc_internal_regulator_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_adc_42028100, st_adc_internal_regulator, 0)
#define DT_N_S_soc_S_adc_42028100_P_st_adc_internal_regulator_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_adc_42028100, st_adc_internal_regulator, 0)
#define DT_N_S_soc_S_adc_42028100_P_st_adc_internal_regulator_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_adc_42028100, st_adc_internal_regulator, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_42028100_P_st_adc_internal_regulator_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_adc_42028100, st_adc_internal_regulator, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_42028100_P_st_adc_internal_regulator_LEN 1
#define DT_N_S_soc_S_adc_42028100_P_st_adc_internal_regulator_EXISTS 1
#define DT_N_S_soc_S_adc_42028100_P_st_adc_has_deep_powerdown 1
#define DT_N_S_soc_S_adc_42028100_P_st_adc_has_deep_powerdown_EXISTS 1
#define DT_N_S_soc_S_adc_42028100_P_st_adc_has_channel_preselection 1
#define DT_N_S_soc_S_adc_42028100_P_st_adc_has_channel_preselection_EXISTS 1
#define DT_N_S_soc_S_adc_42028100_P_st_adc_has_differential_support 1
#define DT_N_S_soc_S_adc_42028100_P_st_adc_has_differential_support_EXISTS 1
#define DT_N_S_soc_S_adc_42028100_P_status "disabled"
#define DT_N_S_soc_S_adc_42028100_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_adc_42028100_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_adc_42028100_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_adc_42028100_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_adc_42028100_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_42028100_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_adc_42028100_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_adc_42028100_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_adc_42028100_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_adc_42028100, status, 0)
#define DT_N_S_soc_S_adc_42028100_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_adc_42028100, status, 0)
#define DT_N_S_soc_S_adc_42028100_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_adc_42028100, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_42028100_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_adc_42028100, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_42028100_P_status_LEN 1
#define DT_N_S_soc_S_adc_42028100_P_status_EXISTS 1
#define DT_N_S_soc_S_adc_42028100_P_compatible {"st,stm32-adc"}
#define DT_N_S_soc_S_adc_42028100_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_42028100_P_compatible_IDX_0 "st,stm32-adc"
#define DT_N_S_soc_S_adc_42028100_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-adc
#define DT_N_S_soc_S_adc_42028100_P_compatible_IDX_0_STRING_TOKEN st_stm32_adc
#define DT_N_S_soc_S_adc_42028100_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_ADC
#define DT_N_S_soc_S_adc_42028100_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_adc_42028100, compatible, 0)
#define DT_N_S_soc_S_adc_42028100_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_adc_42028100, compatible, 0)
#define DT_N_S_soc_S_adc_42028100_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_adc_42028100, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_42028100_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_adc_42028100, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_42028100_P_compatible_LEN 1
#define DT_N_S_soc_S_adc_42028100_P_compatible_EXISTS 1
#define DT_N_S_soc_S_adc_42028100_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_adc_42028100_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_adc_42028100_P_wakeup_source 0
#define DT_N_S_soc_S_adc_42028100_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_adc_42028100_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_adc_42028100_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/adc@42028300
 *
 * Node identifier: DT_N_S_soc_S_adc_42028300
 *
 * Binding (compatible = st,stm32-adc):
 *   $ZEPHYR_BASE\dts\bindings\adc\st,stm32-adc.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_adc_42028300_PATH "/soc/adc@42028300"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_adc_42028300_FULL_NAME "adc@42028300"
#define DT_N_S_soc_S_adc_42028300_FULL_NAME_UNQUOTED adc@42028300
#define DT_N_S_soc_S_adc_42028300_FULL_NAME_TOKEN adc_42028300
#define DT_N_S_soc_S_adc_42028300_FULL_NAME_UPPER_TOKEN ADC_42028300

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_adc_42028300_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_adc_42028300_CHILD_IDX 62

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_adc_42028300_NODELABEL_NUM 1
#define DT_N_S_soc_S_adc_42028300_FOREACH_NODELABEL(fn) fn(adc1_2)
#define DT_N_S_soc_S_adc_42028300_FOREACH_NODELABEL_VARGS(fn, ...) fn(adc1_2, __VA_ARGS__)
#define DT_N_S_soc_S_adc_42028300_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_adc_42028300_CHILD_NUM 0
#define DT_N_S_soc_S_adc_42028300_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_adc_42028300_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_adc_42028300_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_adc_42028300_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_adc_42028300_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_adc_42028300_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_adc_42028300_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_adc_42028300_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_adc_42028300_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_adc_42028300_HASH C1TS2cAYy7T7EuwXEf_m2sOflH5gdCf_7uOKjOBpFZM

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_adc_42028300_ORD 86
#define DT_N_S_soc_S_adc_42028300_ORD_STR_SORTABLE 00086

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_adc_42028300_REQUIRES_ORDS \
	4, /* /soc */ \
	5, /* /soc/interrupt-controller@e000e100 */ \
	9, /* /soc/rcc@46020c00 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_adc_42028300_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_adc_42028300_EXISTS 1
#define DT_N_INST_3_st_stm32_adc DT_N_S_soc_S_adc_42028300
#define DT_N_NODELABEL_adc1_2    DT_N_S_soc_S_adc_42028300

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_adc_42028300_REG_NUM 1
#define DT_N_S_soc_S_adc_42028300_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_42028300_REG_IDX_0_VAL_ADDRESS 1107460864 /* 0x42028300 */
#define DT_N_S_soc_S_adc_42028300_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_adc_42028300_RANGES_NUM 0
#define DT_N_S_soc_S_adc_42028300_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_adc_42028300_IRQ_NUM 1
#define DT_N_S_soc_S_adc_42028300_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_42028300_IRQ_IDX_0_VAL_irq 37
#define DT_N_S_soc_S_adc_42028300_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_adc_42028300_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_42028300_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_adc_42028300_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_adc_42028300_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_adc_42028300_IRQ_LEVEL 1
#define DT_N_S_soc_S_adc_42028300_COMPAT_MATCHES_st_stm32_adc 1
#define DT_N_S_soc_S_adc_42028300_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_42028300_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_adc_42028300_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_42028300_COMPAT_MODEL_IDX_0 "stm32-adc"
#define DT_N_S_soc_S_adc_42028300_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_adc_42028300_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_adc_42028300_P_reg {1107460864 /* 0x42028300 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_adc_42028300_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_42028300_P_reg_IDX_0 1107460864
#define DT_N_S_soc_S_adc_42028300_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_adc_42028300_P_reg_IDX_1 1024
#define DT_N_S_soc_S_adc_42028300_P_reg_EXISTS 1
#define DT_N_S_soc_S_adc_42028300_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_42028300_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_46020c00
#define DT_N_S_soc_S_adc_42028300_P_clocks_IDX_0_VAL_bus 140
#define DT_N_S_soc_S_adc_42028300_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_adc_42028300_P_clocks_IDX_0_VAL_bits 1024
#define DT_N_S_soc_S_adc_42028300_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_adc_42028300_P_clocks_IDX_0_FOREACH_CELL(fn) fn(DT_N_S_soc_S_adc_42028300, clocks, 0, bus) \
	fn(DT_N_S_soc_S_adc_42028300, clocks, 0, bits)
#define DT_N_S_soc_S_adc_42028300_P_clocks_IDX_0_FOREACH_CELL_SEP(fn, sep) fn(DT_N_S_soc_S_adc_42028300, clocks, 0, bus) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_42028300, clocks, 0, bits)
#define DT_N_S_soc_S_adc_42028300_P_clocks_IDX_0_NUM_CELLS 2
#define DT_N_S_soc_S_adc_42028300_P_clocks_IDX_0_NAME "adcx"
#define DT_N_S_soc_S_adc_42028300_P_clocks_NAME_adcx_IDX 0
#define DT_N_S_soc_S_adc_42028300_P_clocks_NAME_adcx_FOREACH_CELL(fn) fn(DT_N_S_soc_S_adc_42028300, clocks, adcx, bus) \
	fn(DT_N_S_soc_S_adc_42028300, clocks, adcx, bits)
#define DT_N_S_soc_S_adc_42028300_P_clocks_NAME_adcx_FOREACH_CELL_SEP(fn, sep) fn(DT_N_S_soc_S_adc_42028300, clocks, adcx, bus) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_42028300, clocks, adcx, bits)
#define DT_N_S_soc_S_adc_42028300_P_clocks_NAME_adcx_NUM_CELLS 2
#define DT_N_S_soc_S_adc_42028300_P_clocks_NAME_adcx_PH DT_N_S_soc_S_rcc_46020c00
#define DT_N_S_soc_S_adc_42028300_P_clocks_NAME_adcx_EXISTS 1
#define DT_N_S_soc_S_adc_42028300_P_clocks_NAME_adcx_VAL_bus DT_N_S_soc_S_adc_42028300_P_clocks_IDX_0_VAL_bus
#define DT_N_S_soc_S_adc_42028300_P_clocks_NAME_adcx_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_adc_42028300_P_clocks_NAME_adcx_VAL_bits DT_N_S_soc_S_adc_42028300_P_clocks_IDX_0_VAL_bits
#define DT_N_S_soc_S_adc_42028300_P_clocks_NAME_adcx_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_adc_42028300_P_clocks_IDX_1_EXISTS 1
#define DT_N_S_soc_S_adc_42028300_P_clocks_IDX_1_PH DT_N_S_soc_S_rcc_46020c00
#define DT_N_S_soc_S_adc_42028300_P_clocks_IDX_1_VAL_bus 9
#define DT_N_S_soc_S_adc_42028300_P_clocks_IDX_1_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_adc_42028300_P_clocks_IDX_1_VAL_bits 4980968
#define DT_N_S_soc_S_adc_42028300_P_clocks_IDX_1_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_adc_42028300_P_clocks_IDX_1_FOREACH_CELL(fn) fn(DT_N_S_soc_S_adc_42028300, clocks, 1, bus) \
	fn(DT_N_S_soc_S_adc_42028300, clocks, 1, bits)
#define DT_N_S_soc_S_adc_42028300_P_clocks_IDX_1_FOREACH_CELL_SEP(fn, sep) fn(DT_N_S_soc_S_adc_42028300, clocks, 1, bus) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_42028300, clocks, 1, bits)
#define DT_N_S_soc_S_adc_42028300_P_clocks_IDX_1_NUM_CELLS 2
#define DT_N_S_soc_S_adc_42028300_P_clocks_IDX_1_NAME "adc_ker"
#define DT_N_S_soc_S_adc_42028300_P_clocks_NAME_adc_ker_IDX 1
#define DT_N_S_soc_S_adc_42028300_P_clocks_NAME_adc_ker_FOREACH_CELL(fn) fn(DT_N_S_soc_S_adc_42028300, clocks, adc_ker, bus) \
	fn(DT_N_S_soc_S_adc_42028300, clocks, adc_ker, bits)
#define DT_N_S_soc_S_adc_42028300_P_clocks_NAME_adc_ker_FOREACH_CELL_SEP(fn, sep) fn(DT_N_S_soc_S_adc_42028300, clocks, adc_ker, bus) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_42028300, clocks, adc_ker, bits)
#define DT_N_S_soc_S_adc_42028300_P_clocks_NAME_adc_ker_NUM_CELLS 2
#define DT_N_S_soc_S_adc_42028300_P_clocks_NAME_adc_ker_PH DT_N_S_soc_S_rcc_46020c00
#define DT_N_S_soc_S_adc_42028300_P_clocks_NAME_adc_ker_EXISTS 1
#define DT_N_S_soc_S_adc_42028300_P_clocks_NAME_adc_ker_VAL_bus DT_N_S_soc_S_adc_42028300_P_clocks_IDX_1_VAL_bus
#define DT_N_S_soc_S_adc_42028300_P_clocks_NAME_adc_ker_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_adc_42028300_P_clocks_NAME_adc_ker_VAL_bits DT_N_S_soc_S_adc_42028300_P_clocks_IDX_1_VAL_bits
#define DT_N_S_soc_S_adc_42028300_P_clocks_NAME_adc_ker_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_adc_42028300_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_adc_42028300, clocks, 0) \
	fn(DT_N_S_soc_S_adc_42028300, clocks, 1)
#define DT_N_S_soc_S_adc_42028300_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_adc_42028300, clocks, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_42028300, clocks, 1)
#define DT_N_S_soc_S_adc_42028300_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_adc_42028300, clocks, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_adc_42028300, clocks, 1, __VA_ARGS__)
#define DT_N_S_soc_S_adc_42028300_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_adc_42028300, clocks, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_42028300, clocks, 1, __VA_ARGS__)
#define DT_N_S_soc_S_adc_42028300_P_clocks_LEN 2
#define DT_N_S_soc_S_adc_42028300_P_clocks_EXISTS 1
#define DT_N_S_soc_S_adc_42028300_P_clock_names {"adcx", "adc_ker"}
#define DT_N_S_soc_S_adc_42028300_P_clock_names_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_adc_42028300_P_clock_names_IDX_1_ENUM_IDX 1
#define DT_N_S_soc_S_adc_42028300_P_clock_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_42028300_P_clock_names_IDX_0_ENUM_VAL_adcx_EXISTS 1
#define DT_N_S_soc_S_adc_42028300_P_clock_names_ENUM_VAL_adcx_EXISTS 1
#define DT_N_S_soc_S_adc_42028300_P_clock_names_IDX_1_EXISTS 1
#define DT_N_S_soc_S_adc_42028300_P_clock_names_IDX_1_ENUM_VAL_adc_ker_EXISTS 1
#define DT_N_S_soc_S_adc_42028300_P_clock_names_ENUM_VAL_adc_ker_EXISTS 1
#define DT_N_S_soc_S_adc_42028300_P_clock_names_IDX_0 "adcx"
#define DT_N_S_soc_S_adc_42028300_P_clock_names_IDX_0_STRING_UNQUOTED adcx
#define DT_N_S_soc_S_adc_42028300_P_clock_names_IDX_0_STRING_TOKEN adcx
#define DT_N_S_soc_S_adc_42028300_P_clock_names_IDX_0_STRING_UPPER_TOKEN ADCX
#define DT_N_S_soc_S_adc_42028300_P_clock_names_IDX_1 "adc_ker"
#define DT_N_S_soc_S_adc_42028300_P_clock_names_IDX_1_STRING_UNQUOTED adc_ker
#define DT_N_S_soc_S_adc_42028300_P_clock_names_IDX_1_STRING_TOKEN adc_ker
#define DT_N_S_soc_S_adc_42028300_P_clock_names_IDX_1_STRING_UPPER_TOKEN ADC_KER
#define DT_N_S_soc_S_adc_42028300_P_clock_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_adc_42028300, clock_names, 0) \
	fn(DT_N_S_soc_S_adc_42028300, clock_names, 1)
#define DT_N_S_soc_S_adc_42028300_P_clock_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_adc_42028300, clock_names, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_42028300, clock_names, 1)
#define DT_N_S_soc_S_adc_42028300_P_clock_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_adc_42028300, clock_names, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_adc_42028300, clock_names, 1, __VA_ARGS__)
#define DT_N_S_soc_S_adc_42028300_P_clock_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_adc_42028300, clock_names, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_42028300, clock_names, 1, __VA_ARGS__)
#define DT_N_S_soc_S_adc_42028300_P_clock_names_LEN 2
#define DT_N_S_soc_S_adc_42028300_P_clock_names_EXISTS 1
#define DT_N_S_soc_S_adc_42028300_P_interrupts {37 /* 0x25 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_adc_42028300_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_42028300_P_interrupts_IDX_0 37
#define DT_N_S_soc_S_adc_42028300_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_adc_42028300_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_adc_42028300_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_adc_42028300_P_st_adc_clock_source "ASYNC"
#define DT_N_S_soc_S_adc_42028300_P_st_adc_clock_source_STRING_UNQUOTED ASYNC
#define DT_N_S_soc_S_adc_42028300_P_st_adc_clock_source_STRING_TOKEN ASYNC
#define DT_N_S_soc_S_adc_42028300_P_st_adc_clock_source_STRING_UPPER_TOKEN ASYNC
#define DT_N_S_soc_S_adc_42028300_P_st_adc_clock_source_IDX_0 "ASYNC"
#define DT_N_S_soc_S_adc_42028300_P_st_adc_clock_source_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_42028300_P_st_adc_clock_source_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_adc_42028300_P_st_adc_clock_source_IDX_0_ENUM_VAL_async_EXISTS 1
#define DT_N_S_soc_S_adc_42028300_P_st_adc_clock_source_ENUM_VAL_async_EXISTS 1
#define DT_N_S_soc_S_adc_42028300_P_st_adc_clock_source_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_adc_42028300, st_adc_clock_source, 0)
#define DT_N_S_soc_S_adc_42028300_P_st_adc_clock_source_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_adc_42028300, st_adc_clock_source, 0)
#define DT_N_S_soc_S_adc_42028300_P_st_adc_clock_source_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_adc_42028300, st_adc_clock_source, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_42028300_P_st_adc_clock_source_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_adc_42028300, st_adc_clock_source, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_42028300_P_st_adc_clock_source_LEN 1
#define DT_N_S_soc_S_adc_42028300_P_st_adc_clock_source_EXISTS 1
#define DT_N_S_soc_S_adc_42028300_P_vref_mv 3300
#define DT_N_S_soc_S_adc_42028300_P_vref_mv_EXISTS 1
#define DT_N_S_soc_S_adc_42028300_P_resolutions {7365132 /* 0x70620c */, 6382092 /* 0x61620c */, 5399052 /* 0x52620c */, 4416012 /* 0x43620c */}
#define DT_N_S_soc_S_adc_42028300_P_resolutions_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_42028300_P_resolutions_IDX_0 7365132
#define DT_N_S_soc_S_adc_42028300_P_resolutions_IDX_1_EXISTS 1
#define DT_N_S_soc_S_adc_42028300_P_resolutions_IDX_1 6382092
#define DT_N_S_soc_S_adc_42028300_P_resolutions_IDX_2_EXISTS 1
#define DT_N_S_soc_S_adc_42028300_P_resolutions_IDX_2 5399052
#define DT_N_S_soc_S_adc_42028300_P_resolutions_IDX_3_EXISTS 1
#define DT_N_S_soc_S_adc_42028300_P_resolutions_IDX_3 4416012
#define DT_N_S_soc_S_adc_42028300_P_resolutions_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_adc_42028300, resolutions, 0) \
	fn(DT_N_S_soc_S_adc_42028300, resolutions, 1) \
	fn(DT_N_S_soc_S_adc_42028300, resolutions, 2) \
	fn(DT_N_S_soc_S_adc_42028300, resolutions, 3)
#define DT_N_S_soc_S_adc_42028300_P_resolutions_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_adc_42028300, resolutions, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_42028300, resolutions, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_42028300, resolutions, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_42028300, resolutions, 3)
#define DT_N_S_soc_S_adc_42028300_P_resolutions_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_adc_42028300, resolutions, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_adc_42028300, resolutions, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_adc_42028300, resolutions, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_adc_42028300, resolutions, 3, __VA_ARGS__)
#define DT_N_S_soc_S_adc_42028300_P_resolutions_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_adc_42028300, resolutions, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_42028300, resolutions, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_42028300, resolutions, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_42028300, resolutions, 3, __VA_ARGS__)
#define DT_N_S_soc_S_adc_42028300_P_resolutions_LEN 4
#define DT_N_S_soc_S_adc_42028300_P_resolutions_EXISTS 1
#define DT_N_S_soc_S_adc_42028300_P_sampling_times {5 /* 0x5 */, 6 /* 0x6 */, 12 /* 0xc */, 20 /* 0x14 */, 36 /* 0x24 */, 68 /* 0x44 */, 391 /* 0x187 */, 814 /* 0x32e */}
#define DT_N_S_soc_S_adc_42028300_P_sampling_times_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_42028300_P_sampling_times_IDX_0 5
#define DT_N_S_soc_S_adc_42028300_P_sampling_times_IDX_1_EXISTS 1
#define DT_N_S_soc_S_adc_42028300_P_sampling_times_IDX_1 6
#define DT_N_S_soc_S_adc_42028300_P_sampling_times_IDX_2_EXISTS 1
#define DT_N_S_soc_S_adc_42028300_P_sampling_times_IDX_2 12
#define DT_N_S_soc_S_adc_42028300_P_sampling_times_IDX_3_EXISTS 1
#define DT_N_S_soc_S_adc_42028300_P_sampling_times_IDX_3 20
#define DT_N_S_soc_S_adc_42028300_P_sampling_times_IDX_4_EXISTS 1
#define DT_N_S_soc_S_adc_42028300_P_sampling_times_IDX_4 36
#define DT_N_S_soc_S_adc_42028300_P_sampling_times_IDX_5_EXISTS 1
#define DT_N_S_soc_S_adc_42028300_P_sampling_times_IDX_5 68
#define DT_N_S_soc_S_adc_42028300_P_sampling_times_IDX_6_EXISTS 1
#define DT_N_S_soc_S_adc_42028300_P_sampling_times_IDX_6 391
#define DT_N_S_soc_S_adc_42028300_P_sampling_times_IDX_7_EXISTS 1
#define DT_N_S_soc_S_adc_42028300_P_sampling_times_IDX_7 814
#define DT_N_S_soc_S_adc_42028300_P_sampling_times_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_adc_42028300, sampling_times, 0) \
	fn(DT_N_S_soc_S_adc_42028300, sampling_times, 1) \
	fn(DT_N_S_soc_S_adc_42028300, sampling_times, 2) \
	fn(DT_N_S_soc_S_adc_42028300, sampling_times, 3) \
	fn(DT_N_S_soc_S_adc_42028300, sampling_times, 4) \
	fn(DT_N_S_soc_S_adc_42028300, sampling_times, 5) \
	fn(DT_N_S_soc_S_adc_42028300, sampling_times, 6) \
	fn(DT_N_S_soc_S_adc_42028300, sampling_times, 7)
#define DT_N_S_soc_S_adc_42028300_P_sampling_times_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_adc_42028300, sampling_times, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_42028300, sampling_times, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_42028300, sampling_times, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_42028300, sampling_times, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_42028300, sampling_times, 4) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_42028300, sampling_times, 5) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_42028300, sampling_times, 6) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_42028300, sampling_times, 7)
#define DT_N_S_soc_S_adc_42028300_P_sampling_times_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_adc_42028300, sampling_times, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_adc_42028300, sampling_times, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_adc_42028300, sampling_times, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_adc_42028300, sampling_times, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_adc_42028300, sampling_times, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_adc_42028300, sampling_times, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_adc_42028300, sampling_times, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_adc_42028300, sampling_times, 7, __VA_ARGS__)
#define DT_N_S_soc_S_adc_42028300_P_sampling_times_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_adc_42028300, sampling_times, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_42028300, sampling_times, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_42028300, sampling_times, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_42028300, sampling_times, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_42028300, sampling_times, 4, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_42028300, sampling_times, 5, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_42028300, sampling_times, 6, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_42028300, sampling_times, 7, __VA_ARGS__)
#define DT_N_S_soc_S_adc_42028300_P_sampling_times_LEN 8
#define DT_N_S_soc_S_adc_42028300_P_sampling_times_EXISTS 1
#define DT_N_S_soc_S_adc_42028300_P_st_adc_sequencer "programmable"
#define DT_N_S_soc_S_adc_42028300_P_st_adc_sequencer_STRING_UNQUOTED programmable
#define DT_N_S_soc_S_adc_42028300_P_st_adc_sequencer_STRING_TOKEN programmable
#define DT_N_S_soc_S_adc_42028300_P_st_adc_sequencer_STRING_UPPER_TOKEN PROGRAMMABLE
#define DT_N_S_soc_S_adc_42028300_P_st_adc_sequencer_IDX_0 "programmable"
#define DT_N_S_soc_S_adc_42028300_P_st_adc_sequencer_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_42028300_P_st_adc_sequencer_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_adc_42028300_P_st_adc_sequencer_IDX_0_ENUM_VAL_programmable_EXISTS 1
#define DT_N_S_soc_S_adc_42028300_P_st_adc_sequencer_ENUM_VAL_programmable_EXISTS 1
#define DT_N_S_soc_S_adc_42028300_P_st_adc_sequencer_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_adc_42028300, st_adc_sequencer, 0)
#define DT_N_S_soc_S_adc_42028300_P_st_adc_sequencer_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_adc_42028300, st_adc_sequencer, 0)
#define DT_N_S_soc_S_adc_42028300_P_st_adc_sequencer_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_adc_42028300, st_adc_sequencer, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_42028300_P_st_adc_sequencer_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_adc_42028300, st_adc_sequencer, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_42028300_P_st_adc_sequencer_LEN 1
#define DT_N_S_soc_S_adc_42028300_P_st_adc_sequencer_EXISTS 1
#define DT_N_S_soc_S_adc_42028300_P_st_adc_oversampler "extended"
#define DT_N_S_soc_S_adc_42028300_P_st_adc_oversampler_STRING_UNQUOTED extended
#define DT_N_S_soc_S_adc_42028300_P_st_adc_oversampler_STRING_TOKEN extended
#define DT_N_S_soc_S_adc_42028300_P_st_adc_oversampler_STRING_UPPER_TOKEN EXTENDED
#define DT_N_S_soc_S_adc_42028300_P_st_adc_oversampler_IDX_0 "extended"
#define DT_N_S_soc_S_adc_42028300_P_st_adc_oversampler_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_42028300_P_st_adc_oversampler_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_adc_42028300_P_st_adc_oversampler_IDX_0_ENUM_VAL_extended_EXISTS 1
#define DT_N_S_soc_S_adc_42028300_P_st_adc_oversampler_ENUM_VAL_extended_EXISTS 1
#define DT_N_S_soc_S_adc_42028300_P_st_adc_oversampler_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_adc_42028300, st_adc_oversampler, 0)
#define DT_N_S_soc_S_adc_42028300_P_st_adc_oversampler_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_adc_42028300, st_adc_oversampler, 0)
#define DT_N_S_soc_S_adc_42028300_P_st_adc_oversampler_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_adc_42028300, st_adc_oversampler, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_42028300_P_st_adc_oversampler_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_adc_42028300, st_adc_oversampler, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_42028300_P_st_adc_oversampler_LEN 1
#define DT_N_S_soc_S_adc_42028300_P_st_adc_oversampler_EXISTS 1
#define DT_N_S_soc_S_adc_42028300_P_st_adc_internal_regulator "startup-hw-status"
#define DT_N_S_soc_S_adc_42028300_P_st_adc_internal_regulator_STRING_UNQUOTED startup-hw-status
#define DT_N_S_soc_S_adc_42028300_P_st_adc_internal_regulator_STRING_TOKEN startup_hw_status
#define DT_N_S_soc_S_adc_42028300_P_st_adc_internal_regulator_STRING_UPPER_TOKEN STARTUP_HW_STATUS
#define DT_N_S_soc_S_adc_42028300_P_st_adc_internal_regulator_IDX_0 "startup-hw-status"
#define DT_N_S_soc_S_adc_42028300_P_st_adc_internal_regulator_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_42028300_P_st_adc_internal_regulator_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_adc_42028300_P_st_adc_internal_regulator_IDX_0_ENUM_VAL_startup_hw_status_EXISTS 1
#define DT_N_S_soc_S_adc_42028300_P_st_adc_internal_regulator_ENUM_VAL_startup_hw_status_EXISTS 1
#define DT_N_S_soc_S_adc_42028300_P_st_adc_internal_regulator_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_adc_42028300, st_adc_internal_regulator, 0)
#define DT_N_S_soc_S_adc_42028300_P_st_adc_internal_regulator_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_adc_42028300, st_adc_internal_regulator, 0)
#define DT_N_S_soc_S_adc_42028300_P_st_adc_internal_regulator_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_adc_42028300, st_adc_internal_regulator, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_42028300_P_st_adc_internal_regulator_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_adc_42028300, st_adc_internal_regulator, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_42028300_P_st_adc_internal_regulator_LEN 1
#define DT_N_S_soc_S_adc_42028300_P_st_adc_internal_regulator_EXISTS 1
#define DT_N_S_soc_S_adc_42028300_P_st_adc_has_deep_powerdown 1
#define DT_N_S_soc_S_adc_42028300_P_st_adc_has_deep_powerdown_EXISTS 1
#define DT_N_S_soc_S_adc_42028300_P_st_adc_has_channel_preselection 1
#define DT_N_S_soc_S_adc_42028300_P_st_adc_has_channel_preselection_EXISTS 1
#define DT_N_S_soc_S_adc_42028300_P_st_adc_has_differential_support 1
#define DT_N_S_soc_S_adc_42028300_P_st_adc_has_differential_support_EXISTS 1
#define DT_N_S_soc_S_adc_42028300_P_status "disabled"
#define DT_N_S_soc_S_adc_42028300_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_adc_42028300_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_adc_42028300_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_adc_42028300_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_adc_42028300_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_42028300_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_adc_42028300_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_adc_42028300_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_adc_42028300_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_adc_42028300, status, 0)
#define DT_N_S_soc_S_adc_42028300_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_adc_42028300, status, 0)
#define DT_N_S_soc_S_adc_42028300_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_adc_42028300, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_42028300_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_adc_42028300, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_42028300_P_status_LEN 1
#define DT_N_S_soc_S_adc_42028300_P_status_EXISTS 1
#define DT_N_S_soc_S_adc_42028300_P_compatible {"st,stm32-adc"}
#define DT_N_S_soc_S_adc_42028300_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_42028300_P_compatible_IDX_0 "st,stm32-adc"
#define DT_N_S_soc_S_adc_42028300_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-adc
#define DT_N_S_soc_S_adc_42028300_P_compatible_IDX_0_STRING_TOKEN st_stm32_adc
#define DT_N_S_soc_S_adc_42028300_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_ADC
#define DT_N_S_soc_S_adc_42028300_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_adc_42028300, compatible, 0)
#define DT_N_S_soc_S_adc_42028300_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_adc_42028300, compatible, 0)
#define DT_N_S_soc_S_adc_42028300_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_adc_42028300, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_42028300_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_adc_42028300, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_42028300_P_compatible_LEN 1
#define DT_N_S_soc_S_adc_42028300_P_compatible_EXISTS 1
#define DT_N_S_soc_S_adc_42028300_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_adc_42028300_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_adc_42028300_P_wakeup_source 0
#define DT_N_S_soc_S_adc_42028300_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_adc_42028300_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_adc_42028300_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/aes@420c0000
 *
 * Node identifier: DT_N_S_soc_S_aes_420c0000
 *
 * Binding (compatible = st,stm32-aes):
 *   $ZEPHYR_BASE\dts\bindings\crypto\st,stm32-aes.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_aes_420c0000_PATH "/soc/aes@420c0000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_aes_420c0000_FULL_NAME "aes@420c0000"
#define DT_N_S_soc_S_aes_420c0000_FULL_NAME_UNQUOTED aes@420c0000
#define DT_N_S_soc_S_aes_420c0000_FULL_NAME_TOKEN aes_420c0000
#define DT_N_S_soc_S_aes_420c0000_FULL_NAME_UPPER_TOKEN AES_420C0000

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_aes_420c0000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_aes_420c0000_CHILD_IDX 63

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_aes_420c0000_NODELABEL_NUM 1
#define DT_N_S_soc_S_aes_420c0000_FOREACH_NODELABEL(fn) fn(aes)
#define DT_N_S_soc_S_aes_420c0000_FOREACH_NODELABEL_VARGS(fn, ...) fn(aes, __VA_ARGS__)
#define DT_N_S_soc_S_aes_420c0000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_aes_420c0000_CHILD_NUM 0
#define DT_N_S_soc_S_aes_420c0000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_aes_420c0000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_aes_420c0000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_aes_420c0000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_aes_420c0000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_aes_420c0000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_aes_420c0000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_aes_420c0000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_aes_420c0000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_aes_420c0000_HASH peBxK0gp3V0WSEXmoo9v2I7uySfja_S2G6N2_qpItJo

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_aes_420c0000_ORD 87
#define DT_N_S_soc_S_aes_420c0000_ORD_STR_SORTABLE 00087

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_aes_420c0000_REQUIRES_ORDS \
	4, /* /soc */ \
	5, /* /soc/interrupt-controller@e000e100 */ \
	9, /* /soc/rcc@46020c00 */ \
	75, /* /soc/rcc@46020c00/reset-controller */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_aes_420c0000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_aes_420c0000_EXISTS 1
#define DT_N_INST_0_st_stm32_aes DT_N_S_soc_S_aes_420c0000
#define DT_N_NODELABEL_aes       DT_N_S_soc_S_aes_420c0000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_aes_420c0000_REG_NUM 1
#define DT_N_S_soc_S_aes_420c0000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_aes_420c0000_REG_IDX_0_VAL_ADDRESS 1108082688 /* 0x420c0000 */
#define DT_N_S_soc_S_aes_420c0000_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_aes_420c0000_RANGES_NUM 0
#define DT_N_S_soc_S_aes_420c0000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_aes_420c0000_IRQ_NUM 1
#define DT_N_S_soc_S_aes_420c0000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_aes_420c0000_IRQ_IDX_0_VAL_irq 93
#define DT_N_S_soc_S_aes_420c0000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_aes_420c0000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_aes_420c0000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_aes_420c0000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_aes_420c0000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_aes_420c0000_IRQ_LEVEL 1
#define DT_N_S_soc_S_aes_420c0000_COMPAT_MATCHES_st_stm32_aes 1
#define DT_N_S_soc_S_aes_420c0000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_aes_420c0000_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_aes_420c0000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_aes_420c0000_COMPAT_MODEL_IDX_0 "stm32-aes"
#define DT_N_S_soc_S_aes_420c0000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_aes_420c0000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_aes_420c0000_P_reg {1108082688 /* 0x420c0000 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_aes_420c0000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_aes_420c0000_P_reg_IDX_0 1108082688
#define DT_N_S_soc_S_aes_420c0000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_aes_420c0000_P_reg_IDX_1 1024
#define DT_N_S_soc_S_aes_420c0000_P_reg_EXISTS 1
#define DT_N_S_soc_S_aes_420c0000_P_interrupts {93 /* 0x5d */, 0 /* 0x0 */}
#define DT_N_S_soc_S_aes_420c0000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_aes_420c0000_P_interrupts_IDX_0 93
#define DT_N_S_soc_S_aes_420c0000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_aes_420c0000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_aes_420c0000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_aes_420c0000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_aes_420c0000_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_46020c00
#define DT_N_S_soc_S_aes_420c0000_P_clocks_IDX_0_VAL_bus 140
#define DT_N_S_soc_S_aes_420c0000_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_aes_420c0000_P_clocks_IDX_0_VAL_bits 65536
#define DT_N_S_soc_S_aes_420c0000_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_aes_420c0000_P_clocks_IDX_0_FOREACH_CELL(fn) fn(DT_N_S_soc_S_aes_420c0000, clocks, 0, bus) \
	fn(DT_N_S_soc_S_aes_420c0000, clocks, 0, bits)
#define DT_N_S_soc_S_aes_420c0000_P_clocks_IDX_0_FOREACH_CELL_SEP(fn, sep) fn(DT_N_S_soc_S_aes_420c0000, clocks, 0, bus) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_aes_420c0000, clocks, 0, bits)
#define DT_N_S_soc_S_aes_420c0000_P_clocks_IDX_0_NUM_CELLS 2
#define DT_N_S_soc_S_aes_420c0000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_aes_420c0000, clocks, 0)
#define DT_N_S_soc_S_aes_420c0000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_aes_420c0000, clocks, 0)
#define DT_N_S_soc_S_aes_420c0000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_aes_420c0000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_aes_420c0000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_aes_420c0000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_aes_420c0000_P_clocks_LEN 1
#define DT_N_S_soc_S_aes_420c0000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_aes_420c0000_P_resets_IDX_0_EXISTS 1
#define DT_N_S_soc_S_aes_420c0000_P_resets_IDX_0_PH DT_N_S_soc_S_rcc_46020c00_S_reset_controller
#define DT_N_S_soc_S_aes_420c0000_P_resets_IDX_0_VAL_id 3216
#define DT_N_S_soc_S_aes_420c0000_P_resets_IDX_0_VAL_id_EXISTS 1
#define DT_N_S_soc_S_aes_420c0000_P_resets_IDX_0_FOREACH_CELL(fn) fn(DT_N_S_soc_S_aes_420c0000, resets, 0, id)
#define DT_N_S_soc_S_aes_420c0000_P_resets_IDX_0_FOREACH_CELL_SEP(fn, sep) fn(DT_N_S_soc_S_aes_420c0000, resets, 0, id)
#define DT_N_S_soc_S_aes_420c0000_P_resets_IDX_0_NUM_CELLS 1
#define DT_N_S_soc_S_aes_420c0000_P_resets_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_aes_420c0000, resets, 0)
#define DT_N_S_soc_S_aes_420c0000_P_resets_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_aes_420c0000, resets, 0)
#define DT_N_S_soc_S_aes_420c0000_P_resets_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_aes_420c0000, resets, 0, __VA_ARGS__)
#define DT_N_S_soc_S_aes_420c0000_P_resets_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_aes_420c0000, resets, 0, __VA_ARGS__)
#define DT_N_S_soc_S_aes_420c0000_P_resets_LEN 1
#define DT_N_S_soc_S_aes_420c0000_P_resets_EXISTS 1
#define DT_N_S_soc_S_aes_420c0000_P_status "disabled"
#define DT_N_S_soc_S_aes_420c0000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_aes_420c0000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_aes_420c0000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_aes_420c0000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_aes_420c0000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_aes_420c0000_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_aes_420c0000_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_aes_420c0000_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_aes_420c0000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_aes_420c0000, status, 0)
#define DT_N_S_soc_S_aes_420c0000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_aes_420c0000, status, 0)
#define DT_N_S_soc_S_aes_420c0000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_aes_420c0000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_aes_420c0000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_aes_420c0000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_aes_420c0000_P_status_LEN 1
#define DT_N_S_soc_S_aes_420c0000_P_status_EXISTS 1
#define DT_N_S_soc_S_aes_420c0000_P_compatible {"st,stm32-aes"}
#define DT_N_S_soc_S_aes_420c0000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_aes_420c0000_P_compatible_IDX_0 "st,stm32-aes"
#define DT_N_S_soc_S_aes_420c0000_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-aes
#define DT_N_S_soc_S_aes_420c0000_P_compatible_IDX_0_STRING_TOKEN st_stm32_aes
#define DT_N_S_soc_S_aes_420c0000_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_AES
#define DT_N_S_soc_S_aes_420c0000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_aes_420c0000, compatible, 0)
#define DT_N_S_soc_S_aes_420c0000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_aes_420c0000, compatible, 0)
#define DT_N_S_soc_S_aes_420c0000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_aes_420c0000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_aes_420c0000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_aes_420c0000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_aes_420c0000_P_compatible_LEN 1
#define DT_N_S_soc_S_aes_420c0000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_aes_420c0000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_aes_420c0000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_aes_420c0000_P_wakeup_source 0
#define DT_N_S_soc_S_aes_420c0000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_aes_420c0000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_aes_420c0000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@42020000/fdcan1_rx_pd0
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_42020000_S_fdcan1_rx_pd0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_42020000_S_fdcan1_rx_pd0_PATH "/soc/pin-controller@42020000/fdcan1_rx_pd0"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_42020000_S_fdcan1_rx_pd0_FULL_NAME "fdcan1_rx_pd0"
#define DT_N_S_soc_S_pin_controller_42020000_S_fdcan1_rx_pd0_FULL_NAME_UNQUOTED fdcan1_rx_pd0
#define DT_N_S_soc_S_pin_controller_42020000_S_fdcan1_rx_pd0_FULL_NAME_TOKEN fdcan1_rx_pd0
#define DT_N_S_soc_S_pin_controller_42020000_S_fdcan1_rx_pd0_FULL_NAME_UPPER_TOKEN FDCAN1_RX_PD0

/* Node parent (/soc/pin-controller@42020000) identifier: */
#define DT_N_S_soc_S_pin_controller_42020000_S_fdcan1_rx_pd0_PARENT DT_N_S_soc_S_pin_controller_42020000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_42020000_S_fdcan1_rx_pd0_CHILD_IDX 16

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_controller_42020000_S_fdcan1_rx_pd0_NODELABEL_NUM 1
#define DT_N_S_soc_S_pin_controller_42020000_S_fdcan1_rx_pd0_FOREACH_NODELABEL(fn) fn(fdcan1_rx_pd0)
#define DT_N_S_soc_S_pin_controller_42020000_S_fdcan1_rx_pd0_FOREACH_NODELABEL_VARGS(fn, ...) fn(fdcan1_rx_pd0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_42020000_S_fdcan1_rx_pd0_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_controller_42020000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_42020000_S_fdcan1_rx_pd0_CHILD_NUM 0
#define DT_N_S_soc_S_pin_controller_42020000_S_fdcan1_rx_pd0_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pin_controller_42020000_S_fdcan1_rx_pd0_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_42020000_S_fdcan1_rx_pd0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_42020000_S_fdcan1_rx_pd0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_42020000_S_fdcan1_rx_pd0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_42020000_S_fdcan1_rx_pd0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_42020000_S_fdcan1_rx_pd0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_42020000_S_fdcan1_rx_pd0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_42020000_S_fdcan1_rx_pd0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_pin_controller_42020000_S_fdcan1_rx_pd0_HASH IglcEJ8tsy0jeHmdAkjRal9H53qU61wwaM_IF0PJHto

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_42020000_S_fdcan1_rx_pd0_ORD 88
#define DT_N_S_soc_S_pin_controller_42020000_S_fdcan1_rx_pd0_ORD_STR_SORTABLE 00088

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_42020000_S_fdcan1_rx_pd0_REQUIRES_ORDS \
	10, /* /soc/pin-controller@42020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_42020000_S_fdcan1_rx_pd0_SUPPORTS_ORDS \
	90, /* /soc/can@4000a400 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_42020000_S_fdcan1_rx_pd0_EXISTS 1
#define DT_N_NODELABEL_fdcan1_rx_pd0 DT_N_S_soc_S_pin_controller_42020000_S_fdcan1_rx_pd0

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_42020000_S_fdcan1_rx_pd0_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_42020000_S_fdcan1_rx_pd0_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_42020000_S_fdcan1_rx_pd0_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_42020000_S_fdcan1_rx_pd0_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_42020000_S_fdcan1_rx_pd0_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_controller_42020000_S_fdcan1_rx_pd0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_42020000_S_fdcan1_rx_pd0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_42020000_S_fdcan1_rx_pd0_P_pinmux 1545
#define DT_N_S_soc_S_pin_controller_42020000_S_fdcan1_rx_pd0_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_fdcan1_rx_pd0_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_42020000_S_fdcan1_rx_pd0_P_slew_rate_STRING_UNQUOTED low-speed
#define DT_N_S_soc_S_pin_controller_42020000_S_fdcan1_rx_pd0_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_42020000_S_fdcan1_rx_pd0_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_42020000_S_fdcan1_rx_pd0_P_slew_rate_IDX_0 "low-speed"
#define DT_N_S_soc_S_pin_controller_42020000_S_fdcan1_rx_pd0_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_fdcan1_rx_pd0_P_slew_rate_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_42020000_S_fdcan1_rx_pd0_P_slew_rate_IDX_0_ENUM_VAL_low_speed_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_fdcan1_rx_pd0_P_slew_rate_ENUM_VAL_low_speed_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_fdcan1_rx_pd0_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_42020000_S_fdcan1_rx_pd0, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_42020000_S_fdcan1_rx_pd0_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_42020000_S_fdcan1_rx_pd0, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_42020000_S_fdcan1_rx_pd0_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_42020000_S_fdcan1_rx_pd0, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_42020000_S_fdcan1_rx_pd0_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_42020000_S_fdcan1_rx_pd0, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_42020000_S_fdcan1_rx_pd0_P_slew_rate_LEN 1
#define DT_N_S_soc_S_pin_controller_42020000_S_fdcan1_rx_pd0_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_fdcan1_rx_pd0_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_42020000_S_fdcan1_rx_pd0_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_fdcan1_rx_pd0_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_42020000_S_fdcan1_rx_pd0_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_fdcan1_rx_pd0_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_42020000_S_fdcan1_rx_pd0_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_fdcan1_rx_pd0_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_42020000_S_fdcan1_rx_pd0_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_fdcan1_rx_pd0_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_42020000_S_fdcan1_rx_pd0_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_fdcan1_rx_pd0_P_output_low 0
#define DT_N_S_soc_S_pin_controller_42020000_S_fdcan1_rx_pd0_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_fdcan1_rx_pd0_P_output_high 0
#define DT_N_S_soc_S_pin_controller_42020000_S_fdcan1_rx_pd0_P_output_high_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@42020000/fdcan1_tx_pd1
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_42020000_S_fdcan1_tx_pd1
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_42020000_S_fdcan1_tx_pd1_PATH "/soc/pin-controller@42020000/fdcan1_tx_pd1"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_42020000_S_fdcan1_tx_pd1_FULL_NAME "fdcan1_tx_pd1"
#define DT_N_S_soc_S_pin_controller_42020000_S_fdcan1_tx_pd1_FULL_NAME_UNQUOTED fdcan1_tx_pd1
#define DT_N_S_soc_S_pin_controller_42020000_S_fdcan1_tx_pd1_FULL_NAME_TOKEN fdcan1_tx_pd1
#define DT_N_S_soc_S_pin_controller_42020000_S_fdcan1_tx_pd1_FULL_NAME_UPPER_TOKEN FDCAN1_TX_PD1

/* Node parent (/soc/pin-controller@42020000) identifier: */
#define DT_N_S_soc_S_pin_controller_42020000_S_fdcan1_tx_pd1_PARENT DT_N_S_soc_S_pin_controller_42020000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_42020000_S_fdcan1_tx_pd1_CHILD_IDX 17

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_controller_42020000_S_fdcan1_tx_pd1_NODELABEL_NUM 1
#define DT_N_S_soc_S_pin_controller_42020000_S_fdcan1_tx_pd1_FOREACH_NODELABEL(fn) fn(fdcan1_tx_pd1)
#define DT_N_S_soc_S_pin_controller_42020000_S_fdcan1_tx_pd1_FOREACH_NODELABEL_VARGS(fn, ...) fn(fdcan1_tx_pd1, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_42020000_S_fdcan1_tx_pd1_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_controller_42020000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_42020000_S_fdcan1_tx_pd1_CHILD_NUM 0
#define DT_N_S_soc_S_pin_controller_42020000_S_fdcan1_tx_pd1_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pin_controller_42020000_S_fdcan1_tx_pd1_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_42020000_S_fdcan1_tx_pd1_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_42020000_S_fdcan1_tx_pd1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_42020000_S_fdcan1_tx_pd1_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_42020000_S_fdcan1_tx_pd1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_42020000_S_fdcan1_tx_pd1_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_42020000_S_fdcan1_tx_pd1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_42020000_S_fdcan1_tx_pd1_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_pin_controller_42020000_S_fdcan1_tx_pd1_HASH bdl8qUGlvJakjJwMLYC3hU0_HnmoL4hXE4vB5gVhZZU

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_42020000_S_fdcan1_tx_pd1_ORD 89
#define DT_N_S_soc_S_pin_controller_42020000_S_fdcan1_tx_pd1_ORD_STR_SORTABLE 00089

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_42020000_S_fdcan1_tx_pd1_REQUIRES_ORDS \
	10, /* /soc/pin-controller@42020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_42020000_S_fdcan1_tx_pd1_SUPPORTS_ORDS \
	90, /* /soc/can@4000a400 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_42020000_S_fdcan1_tx_pd1_EXISTS 1
#define DT_N_NODELABEL_fdcan1_tx_pd1 DT_N_S_soc_S_pin_controller_42020000_S_fdcan1_tx_pd1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_42020000_S_fdcan1_tx_pd1_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_42020000_S_fdcan1_tx_pd1_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_42020000_S_fdcan1_tx_pd1_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_42020000_S_fdcan1_tx_pd1_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_42020000_S_fdcan1_tx_pd1_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_controller_42020000_S_fdcan1_tx_pd1_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_42020000_S_fdcan1_tx_pd1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_42020000_S_fdcan1_tx_pd1_P_pinmux 1577
#define DT_N_S_soc_S_pin_controller_42020000_S_fdcan1_tx_pd1_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_fdcan1_tx_pd1_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_42020000_S_fdcan1_tx_pd1_P_slew_rate_STRING_UNQUOTED low-speed
#define DT_N_S_soc_S_pin_controller_42020000_S_fdcan1_tx_pd1_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_42020000_S_fdcan1_tx_pd1_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_42020000_S_fdcan1_tx_pd1_P_slew_rate_IDX_0 "low-speed"
#define DT_N_S_soc_S_pin_controller_42020000_S_fdcan1_tx_pd1_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_fdcan1_tx_pd1_P_slew_rate_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_42020000_S_fdcan1_tx_pd1_P_slew_rate_IDX_0_ENUM_VAL_low_speed_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_fdcan1_tx_pd1_P_slew_rate_ENUM_VAL_low_speed_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_fdcan1_tx_pd1_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_42020000_S_fdcan1_tx_pd1, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_42020000_S_fdcan1_tx_pd1_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_42020000_S_fdcan1_tx_pd1, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_42020000_S_fdcan1_tx_pd1_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_42020000_S_fdcan1_tx_pd1, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_42020000_S_fdcan1_tx_pd1_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_42020000_S_fdcan1_tx_pd1, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_42020000_S_fdcan1_tx_pd1_P_slew_rate_LEN 1
#define DT_N_S_soc_S_pin_controller_42020000_S_fdcan1_tx_pd1_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_fdcan1_tx_pd1_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_42020000_S_fdcan1_tx_pd1_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_fdcan1_tx_pd1_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_42020000_S_fdcan1_tx_pd1_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_fdcan1_tx_pd1_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_42020000_S_fdcan1_tx_pd1_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_fdcan1_tx_pd1_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_42020000_S_fdcan1_tx_pd1_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_fdcan1_tx_pd1_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_42020000_S_fdcan1_tx_pd1_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_fdcan1_tx_pd1_P_output_low 0
#define DT_N_S_soc_S_pin_controller_42020000_S_fdcan1_tx_pd1_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_fdcan1_tx_pd1_P_output_high 0
#define DT_N_S_soc_S_pin_controller_42020000_S_fdcan1_tx_pd1_P_output_high_EXISTS 1

/*
 * Devicetree node: /soc/can@4000a400
 *
 * Node identifier: DT_N_S_soc_S_can_4000a400
 *
 * Binding (compatible = st,stm32-fdcan):
 *   $ZEPHYR_BASE\dts\bindings\can\st,stm32-fdcan.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_can_4000a400_PATH "/soc/can@4000a400"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_can_4000a400_FULL_NAME "can@4000a400"
#define DT_N_S_soc_S_can_4000a400_FULL_NAME_UNQUOTED can@4000a400
#define DT_N_S_soc_S_can_4000a400_FULL_NAME_TOKEN can_4000a400
#define DT_N_S_soc_S_can_4000a400_FULL_NAME_UPPER_TOKEN CAN_4000A400

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_can_4000a400_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_can_4000a400_CHILD_IDX 46

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_can_4000a400_NODELABEL_NUM 1
#define DT_N_S_soc_S_can_4000a400_FOREACH_NODELABEL(fn) fn(fdcan1)
#define DT_N_S_soc_S_can_4000a400_FOREACH_NODELABEL_VARGS(fn, ...) fn(fdcan1, __VA_ARGS__)
#define DT_N_S_soc_S_can_4000a400_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_can_4000a400_CHILD_NUM 0
#define DT_N_S_soc_S_can_4000a400_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_can_4000a400_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_can_4000a400_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_can_4000a400_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_can_4000a400_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_can_4000a400_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_can_4000a400_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_can_4000a400_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_can_4000a400_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_can_4000a400_HASH Q1IbQlnHfEuftKrxSDFmeo78_BpvDy4fAq8XaGQMjbk

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_can_4000a400_ORD 90
#define DT_N_S_soc_S_can_4000a400_ORD_STR_SORTABLE 00090

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_can_4000a400_REQUIRES_ORDS \
	4, /* /soc */ \
	5, /* /soc/interrupt-controller@e000e100 */ \
	9, /* /soc/rcc@46020c00 */ \
	88, /* /soc/pin-controller@42020000/fdcan1_rx_pd0 */ \
	89, /* /soc/pin-controller@42020000/fdcan1_tx_pd1 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_can_4000a400_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_can_4000a400_EXISTS 1
#define DT_N_INST_0_st_stm32_fdcan DT_N_S_soc_S_can_4000a400
#define DT_N_NODELABEL_fdcan1      DT_N_S_soc_S_can_4000a400

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_can_4000a400_REG_NUM 2
#define DT_N_S_soc_S_can_4000a400_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_can_4000a400_REG_IDX_0_VAL_ADDRESS 1073783808 /* 0x4000a400 */
#define DT_N_S_soc_S_can_4000a400_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_can_4000a400_REG_IDX_1_EXISTS 1
#define DT_N_S_soc_S_can_4000a400_REG_IDX_1_VAL_ADDRESS 1073785856 /* 0x4000ac00 */
#define DT_N_S_soc_S_can_4000a400_REG_IDX_1_VAL_SIZE 848 /* 0x350 */
#define DT_N_S_soc_S_can_4000a400_REG_NAME_m_can_EXISTS 1
#define DT_N_S_soc_S_can_4000a400_REG_NAME_m_can_VAL_ADDRESS DT_N_S_soc_S_can_4000a400_REG_IDX_0_VAL_ADDRESS
#define DT_N_S_soc_S_can_4000a400_REG_NAME_m_can_VAL_SIZE DT_N_S_soc_S_can_4000a400_REG_IDX_0_VAL_SIZE
#define DT_N_S_soc_S_can_4000a400_REG_NAME_message_ram_EXISTS 1
#define DT_N_S_soc_S_can_4000a400_REG_NAME_message_ram_VAL_ADDRESS DT_N_S_soc_S_can_4000a400_REG_IDX_1_VAL_ADDRESS
#define DT_N_S_soc_S_can_4000a400_REG_NAME_message_ram_VAL_SIZE DT_N_S_soc_S_can_4000a400_REG_IDX_1_VAL_SIZE
#define DT_N_S_soc_S_can_4000a400_RANGES_NUM 0
#define DT_N_S_soc_S_can_4000a400_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_can_4000a400_IRQ_NUM 2
#define DT_N_S_soc_S_can_4000a400_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_can_4000a400_IRQ_IDX_0_VAL_irq 39
#define DT_N_S_soc_S_can_4000a400_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_can_4000a400_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_can_4000a400_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_can_4000a400_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_can_4000a400_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_can_4000a400_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_can_4000a400_IRQ_IDX_1_VAL_irq 40
#define DT_N_S_soc_S_can_4000a400_IRQ_IDX_1_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_can_4000a400_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_can_4000a400_IRQ_IDX_1_VAL_priority 0
#define DT_N_S_soc_S_can_4000a400_IRQ_IDX_1_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_can_4000a400_IRQ_IDX_1_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_can_4000a400_IRQ_LEVEL 1
#define DT_N_S_soc_S_can_4000a400_IRQ_NAME_int0_VAL_irq DT_N_S_soc_S_can_4000a400_IRQ_IDX_0_VAL_irq
#define DT_N_S_soc_S_can_4000a400_IRQ_NAME_int0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_can_4000a400_IRQ_NAME_int0_VAL_priority DT_N_S_soc_S_can_4000a400_IRQ_IDX_0_VAL_priority
#define DT_N_S_soc_S_can_4000a400_IRQ_NAME_int0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_can_4000a400_IRQ_NAME_int0_CONTROLLER DT_N_S_soc_S_can_4000a400_IRQ_IDX_0_CONTROLLER
#define DT_N_S_soc_S_can_4000a400_IRQ_NAME_int1_VAL_irq DT_N_S_soc_S_can_4000a400_IRQ_IDX_1_VAL_irq
#define DT_N_S_soc_S_can_4000a400_IRQ_NAME_int1_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_can_4000a400_IRQ_NAME_int1_VAL_priority DT_N_S_soc_S_can_4000a400_IRQ_IDX_1_VAL_priority
#define DT_N_S_soc_S_can_4000a400_IRQ_NAME_int1_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_can_4000a400_IRQ_NAME_int1_CONTROLLER DT_N_S_soc_S_can_4000a400_IRQ_IDX_1_CONTROLLER
#define DT_N_S_soc_S_can_4000a400_COMPAT_MATCHES_st_stm32_fdcan 1
#define DT_N_S_soc_S_can_4000a400_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_can_4000a400_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_can_4000a400_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_can_4000a400_COMPAT_MODEL_IDX_0 "stm32-fdcan"
#define DT_N_S_soc_S_can_4000a400_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_can_4000a400_PINCTRL_NUM 1
#define DT_N_S_soc_S_can_4000a400_PINCTRL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_can_4000a400_PINCTRL_IDX_0_TOKEN default
#define DT_N_S_soc_S_can_4000a400_PINCTRL_IDX_0_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_can_4000a400_PINCTRL_NAME_default_EXISTS 1
#define DT_N_S_soc_S_can_4000a400_PINCTRL_NAME_default_IDX 0
#define DT_N_S_soc_S_can_4000a400_PINCTRL_NAME_default_IDX_0_PH DT_N_S_soc_S_pin_controller_42020000_S_fdcan1_rx_pd0
#define DT_N_S_soc_S_can_4000a400_PINCTRL_NAME_default_IDX_1_PH DT_N_S_soc_S_pin_controller_42020000_S_fdcan1_tx_pd1

/* Generic property macros: */
#define DT_N_S_soc_S_can_4000a400_P_reg {1073783808 /* 0x4000a400 */, 1024 /* 0x400 */, 1073785856 /* 0x4000ac00 */, 848 /* 0x350 */}
#define DT_N_S_soc_S_can_4000a400_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_can_4000a400_P_reg_IDX_0 1073783808
#define DT_N_S_soc_S_can_4000a400_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_can_4000a400_P_reg_IDX_1 1024
#define DT_N_S_soc_S_can_4000a400_P_reg_IDX_2_EXISTS 1
#define DT_N_S_soc_S_can_4000a400_P_reg_IDX_2 1073785856
#define DT_N_S_soc_S_can_4000a400_P_reg_IDX_3_EXISTS 1
#define DT_N_S_soc_S_can_4000a400_P_reg_IDX_3 848
#define DT_N_S_soc_S_can_4000a400_P_reg_EXISTS 1
#define DT_N_S_soc_S_can_4000a400_P_interrupts {39 /* 0x27 */, 0 /* 0x0 */, 40 /* 0x28 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_can_4000a400_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_can_4000a400_P_interrupts_IDX_0 39
#define DT_N_S_soc_S_can_4000a400_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_can_4000a400_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_can_4000a400_P_interrupts_IDX_2_EXISTS 1
#define DT_N_S_soc_S_can_4000a400_P_interrupts_IDX_2 40
#define DT_N_S_soc_S_can_4000a400_P_interrupts_IDX_3_EXISTS 1
#define DT_N_S_soc_S_can_4000a400_P_interrupts_IDX_3 0
#define DT_N_S_soc_S_can_4000a400_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_can_4000a400_P_interrupt_names {"int0", "int1"}
#define DT_N_S_soc_S_can_4000a400_P_interrupt_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_can_4000a400_P_interrupt_names_IDX_0 "int0"
#define DT_N_S_soc_S_can_4000a400_P_interrupt_names_IDX_0_STRING_UNQUOTED int0
#define DT_N_S_soc_S_can_4000a400_P_interrupt_names_IDX_0_STRING_TOKEN int0
#define DT_N_S_soc_S_can_4000a400_P_interrupt_names_IDX_0_STRING_UPPER_TOKEN INT0
#define DT_N_S_soc_S_can_4000a400_P_interrupt_names_IDX_1_EXISTS 1
#define DT_N_S_soc_S_can_4000a400_P_interrupt_names_IDX_1 "int1"
#define DT_N_S_soc_S_can_4000a400_P_interrupt_names_IDX_1_STRING_UNQUOTED int1
#define DT_N_S_soc_S_can_4000a400_P_interrupt_names_IDX_1_STRING_TOKEN int1
#define DT_N_S_soc_S_can_4000a400_P_interrupt_names_IDX_1_STRING_UPPER_TOKEN INT1
#define DT_N_S_soc_S_can_4000a400_P_interrupt_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_can_4000a400, interrupt_names, 0) \
	fn(DT_N_S_soc_S_can_4000a400, interrupt_names, 1)
#define DT_N_S_soc_S_can_4000a400_P_interrupt_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_can_4000a400, interrupt_names, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_can_4000a400, interrupt_names, 1)
#define DT_N_S_soc_S_can_4000a400_P_interrupt_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_can_4000a400, interrupt_names, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_can_4000a400, interrupt_names, 1, __VA_ARGS__)
#define DT_N_S_soc_S_can_4000a400_P_interrupt_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_can_4000a400, interrupt_names, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_can_4000a400, interrupt_names, 1, __VA_ARGS__)
#define DT_N_S_soc_S_can_4000a400_P_interrupt_names_LEN 2
#define DT_N_S_soc_S_can_4000a400_P_interrupt_names_EXISTS 1
#define DT_N_S_soc_S_can_4000a400_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_can_4000a400_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_46020c00
#define DT_N_S_soc_S_can_4000a400_P_clocks_IDX_0_VAL_bus 160
#define DT_N_S_soc_S_can_4000a400_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_can_4000a400_P_clocks_IDX_0_VAL_bits 512
#define DT_N_S_soc_S_can_4000a400_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_can_4000a400_P_clocks_IDX_0_FOREACH_CELL(fn) fn(DT_N_S_soc_S_can_4000a400, clocks, 0, bus) \
	fn(DT_N_S_soc_S_can_4000a400, clocks, 0, bits)
#define DT_N_S_soc_S_can_4000a400_P_clocks_IDX_0_FOREACH_CELL_SEP(fn, sep) fn(DT_N_S_soc_S_can_4000a400, clocks, 0, bus) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_can_4000a400, clocks, 0, bits)
#define DT_N_S_soc_S_can_4000a400_P_clocks_IDX_0_NUM_CELLS 2
#define DT_N_S_soc_S_can_4000a400_P_clocks_IDX_1_EXISTS 1
#define DT_N_S_soc_S_can_4000a400_P_clocks_IDX_1_PH DT_N_S_soc_S_rcc_46020c00
#define DT_N_S_soc_S_can_4000a400_P_clocks_IDX_1_VAL_bus 16
#define DT_N_S_soc_S_can_4000a400_P_clocks_IDX_1_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_can_4000a400_P_clocks_IDX_1_VAL_bits 20447456
#define DT_N_S_soc_S_can_4000a400_P_clocks_IDX_1_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_can_4000a400_P_clocks_IDX_1_FOREACH_CELL(fn) fn(DT_N_S_soc_S_can_4000a400, clocks, 1, bus) \
	fn(DT_N_S_soc_S_can_4000a400, clocks, 1, bits)
#define DT_N_S_soc_S_can_4000a400_P_clocks_IDX_1_FOREACH_CELL_SEP(fn, sep) fn(DT_N_S_soc_S_can_4000a400, clocks, 1, bus) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_can_4000a400, clocks, 1, bits)
#define DT_N_S_soc_S_can_4000a400_P_clocks_IDX_1_NUM_CELLS 2
#define DT_N_S_soc_S_can_4000a400_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_can_4000a400, clocks, 0) \
	fn(DT_N_S_soc_S_can_4000a400, clocks, 1)
#define DT_N_S_soc_S_can_4000a400_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_can_4000a400, clocks, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_can_4000a400, clocks, 1)
#define DT_N_S_soc_S_can_4000a400_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_can_4000a400, clocks, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_can_4000a400, clocks, 1, __VA_ARGS__)
#define DT_N_S_soc_S_can_4000a400_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_can_4000a400, clocks, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_can_4000a400, clocks, 1, __VA_ARGS__)
#define DT_N_S_soc_S_can_4000a400_P_clocks_LEN 2
#define DT_N_S_soc_S_can_4000a400_P_clocks_EXISTS 1
#define DT_N_S_soc_S_can_4000a400_P_bosch_mram_cfg {0 /* 0x0 */, 28 /* 0x1c */, 8 /* 0x8 */, 3 /* 0x3 */, 3 /* 0x3 */, 0 /* 0x0 */, 3 /* 0x3 */, 3 /* 0x3 */}
#define DT_N_S_soc_S_can_4000a400_P_bosch_mram_cfg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_can_4000a400_P_bosch_mram_cfg_IDX_0 0
#define DT_N_S_soc_S_can_4000a400_P_bosch_mram_cfg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_can_4000a400_P_bosch_mram_cfg_IDX_1 28
#define DT_N_S_soc_S_can_4000a400_P_bosch_mram_cfg_IDX_2_EXISTS 1
#define DT_N_S_soc_S_can_4000a400_P_bosch_mram_cfg_IDX_2 8
#define DT_N_S_soc_S_can_4000a400_P_bosch_mram_cfg_IDX_3_EXISTS 1
#define DT_N_S_soc_S_can_4000a400_P_bosch_mram_cfg_IDX_3 3
#define DT_N_S_soc_S_can_4000a400_P_bosch_mram_cfg_IDX_4_EXISTS 1
#define DT_N_S_soc_S_can_4000a400_P_bosch_mram_cfg_IDX_4 3
#define DT_N_S_soc_S_can_4000a400_P_bosch_mram_cfg_IDX_5_EXISTS 1
#define DT_N_S_soc_S_can_4000a400_P_bosch_mram_cfg_IDX_5 0
#define DT_N_S_soc_S_can_4000a400_P_bosch_mram_cfg_IDX_6_EXISTS 1
#define DT_N_S_soc_S_can_4000a400_P_bosch_mram_cfg_IDX_6 3
#define DT_N_S_soc_S_can_4000a400_P_bosch_mram_cfg_IDX_7_EXISTS 1
#define DT_N_S_soc_S_can_4000a400_P_bosch_mram_cfg_IDX_7 3
#define DT_N_S_soc_S_can_4000a400_P_bosch_mram_cfg_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_can_4000a400, bosch_mram_cfg, 0) \
	fn(DT_N_S_soc_S_can_4000a400, bosch_mram_cfg, 1) \
	fn(DT_N_S_soc_S_can_4000a400, bosch_mram_cfg, 2) \
	fn(DT_N_S_soc_S_can_4000a400, bosch_mram_cfg, 3) \
	fn(DT_N_S_soc_S_can_4000a400, bosch_mram_cfg, 4) \
	fn(DT_N_S_soc_S_can_4000a400, bosch_mram_cfg, 5) \
	fn(DT_N_S_soc_S_can_4000a400, bosch_mram_cfg, 6) \
	fn(DT_N_S_soc_S_can_4000a400, bosch_mram_cfg, 7)
#define DT_N_S_soc_S_can_4000a400_P_bosch_mram_cfg_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_can_4000a400, bosch_mram_cfg, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_can_4000a400, bosch_mram_cfg, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_can_4000a400, bosch_mram_cfg, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_can_4000a400, bosch_mram_cfg, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_can_4000a400, bosch_mram_cfg, 4) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_can_4000a400, bosch_mram_cfg, 5) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_can_4000a400, bosch_mram_cfg, 6) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_can_4000a400, bosch_mram_cfg, 7)
#define DT_N_S_soc_S_can_4000a400_P_bosch_mram_cfg_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_can_4000a400, bosch_mram_cfg, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_can_4000a400, bosch_mram_cfg, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_can_4000a400, bosch_mram_cfg, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_can_4000a400, bosch_mram_cfg, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_can_4000a400, bosch_mram_cfg, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_can_4000a400, bosch_mram_cfg, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_can_4000a400, bosch_mram_cfg, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_can_4000a400, bosch_mram_cfg, 7, __VA_ARGS__)
#define DT_N_S_soc_S_can_4000a400_P_bosch_mram_cfg_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_can_4000a400, bosch_mram_cfg, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_can_4000a400, bosch_mram_cfg, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_can_4000a400, bosch_mram_cfg, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_can_4000a400, bosch_mram_cfg, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_can_4000a400, bosch_mram_cfg, 4, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_can_4000a400, bosch_mram_cfg, 5, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_can_4000a400, bosch_mram_cfg, 6, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_can_4000a400, bosch_mram_cfg, 7, __VA_ARGS__)
#define DT_N_S_soc_S_can_4000a400_P_bosch_mram_cfg_LEN 8
#define DT_N_S_soc_S_can_4000a400_P_bosch_mram_cfg_EXISTS 1
#define DT_N_S_soc_S_can_4000a400_P_status "okay"
#define DT_N_S_soc_S_can_4000a400_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_can_4000a400_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_can_4000a400_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_can_4000a400_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_can_4000a400_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_can_4000a400_P_status_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_can_4000a400_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_can_4000a400_P_status_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_can_4000a400_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_can_4000a400, status, 0)
#define DT_N_S_soc_S_can_4000a400_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_can_4000a400, status, 0)
#define DT_N_S_soc_S_can_4000a400_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_can_4000a400, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_can_4000a400_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_can_4000a400, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_can_4000a400_P_status_LEN 1
#define DT_N_S_soc_S_can_4000a400_P_status_EXISTS 1
#define DT_N_S_soc_S_can_4000a400_P_compatible {"st,stm32-fdcan"}
#define DT_N_S_soc_S_can_4000a400_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_can_4000a400_P_compatible_IDX_0 "st,stm32-fdcan"
#define DT_N_S_soc_S_can_4000a400_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-fdcan
#define DT_N_S_soc_S_can_4000a400_P_compatible_IDX_0_STRING_TOKEN st_stm32_fdcan
#define DT_N_S_soc_S_can_4000a400_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_FDCAN
#define DT_N_S_soc_S_can_4000a400_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_can_4000a400, compatible, 0)
#define DT_N_S_soc_S_can_4000a400_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_can_4000a400, compatible, 0)
#define DT_N_S_soc_S_can_4000a400_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_can_4000a400, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_can_4000a400_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_can_4000a400, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_can_4000a400_P_compatible_LEN 1
#define DT_N_S_soc_S_can_4000a400_P_compatible_EXISTS 1
#define DT_N_S_soc_S_can_4000a400_P_reg_names {"m_can", "message_ram"}
#define DT_N_S_soc_S_can_4000a400_P_reg_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_can_4000a400_P_reg_names_IDX_0 "m_can"
#define DT_N_S_soc_S_can_4000a400_P_reg_names_IDX_0_STRING_UNQUOTED m_can
#define DT_N_S_soc_S_can_4000a400_P_reg_names_IDX_0_STRING_TOKEN m_can
#define DT_N_S_soc_S_can_4000a400_P_reg_names_IDX_0_STRING_UPPER_TOKEN M_CAN
#define DT_N_S_soc_S_can_4000a400_P_reg_names_IDX_1_EXISTS 1
#define DT_N_S_soc_S_can_4000a400_P_reg_names_IDX_1 "message_ram"
#define DT_N_S_soc_S_can_4000a400_P_reg_names_IDX_1_STRING_UNQUOTED message_ram
#define DT_N_S_soc_S_can_4000a400_P_reg_names_IDX_1_STRING_TOKEN message_ram
#define DT_N_S_soc_S_can_4000a400_P_reg_names_IDX_1_STRING_UPPER_TOKEN MESSAGE_RAM
#define DT_N_S_soc_S_can_4000a400_P_reg_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_can_4000a400, reg_names, 0) \
	fn(DT_N_S_soc_S_can_4000a400, reg_names, 1)
#define DT_N_S_soc_S_can_4000a400_P_reg_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_can_4000a400, reg_names, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_can_4000a400, reg_names, 1)
#define DT_N_S_soc_S_can_4000a400_P_reg_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_can_4000a400, reg_names, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_can_4000a400, reg_names, 1, __VA_ARGS__)
#define DT_N_S_soc_S_can_4000a400_P_reg_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_can_4000a400, reg_names, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_can_4000a400, reg_names, 1, __VA_ARGS__)
#define DT_N_S_soc_S_can_4000a400_P_reg_names_LEN 2
#define DT_N_S_soc_S_can_4000a400_P_reg_names_EXISTS 1
#define DT_N_S_soc_S_can_4000a400_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_can_4000a400_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_can_4000a400_P_wakeup_source 0
#define DT_N_S_soc_S_can_4000a400_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_can_4000a400_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_can_4000a400_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_can_4000a400_P_pinctrl_0_IDX_0 DT_N_S_soc_S_pin_controller_42020000_S_fdcan1_rx_pd0
#define DT_N_S_soc_S_can_4000a400_P_pinctrl_0_IDX_0_PH DT_N_S_soc_S_pin_controller_42020000_S_fdcan1_rx_pd0
#define DT_N_S_soc_S_can_4000a400_P_pinctrl_0_IDX_0_EXISTS 1
#define DT_N_S_soc_S_can_4000a400_P_pinctrl_0_IDX_1 DT_N_S_soc_S_pin_controller_42020000_S_fdcan1_tx_pd1
#define DT_N_S_soc_S_can_4000a400_P_pinctrl_0_IDX_1_PH DT_N_S_soc_S_pin_controller_42020000_S_fdcan1_tx_pd1
#define DT_N_S_soc_S_can_4000a400_P_pinctrl_0_IDX_1_EXISTS 1
#define DT_N_S_soc_S_can_4000a400_P_pinctrl_0_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_can_4000a400, pinctrl_0, 0) \
	fn(DT_N_S_soc_S_can_4000a400, pinctrl_0, 1)
#define DT_N_S_soc_S_can_4000a400_P_pinctrl_0_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_can_4000a400, pinctrl_0, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_can_4000a400, pinctrl_0, 1)
#define DT_N_S_soc_S_can_4000a400_P_pinctrl_0_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_can_4000a400, pinctrl_0, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_can_4000a400, pinctrl_0, 1, __VA_ARGS__)
#define DT_N_S_soc_S_can_4000a400_P_pinctrl_0_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_can_4000a400, pinctrl_0, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_can_4000a400, pinctrl_0, 1, __VA_ARGS__)
#define DT_N_S_soc_S_can_4000a400_P_pinctrl_0_LEN 2
#define DT_N_S_soc_S_can_4000a400_P_pinctrl_0_EXISTS 1
#define DT_N_S_soc_S_can_4000a400_P_pinctrl_names {"default"}
#define DT_N_S_soc_S_can_4000a400_P_pinctrl_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_can_4000a400_P_pinctrl_names_IDX_0 "default"
#define DT_N_S_soc_S_can_4000a400_P_pinctrl_names_IDX_0_STRING_UNQUOTED default
#define DT_N_S_soc_S_can_4000a400_P_pinctrl_names_IDX_0_STRING_TOKEN default
#define DT_N_S_soc_S_can_4000a400_P_pinctrl_names_IDX_0_STRING_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_can_4000a400_P_pinctrl_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_can_4000a400, pinctrl_names, 0)
#define DT_N_S_soc_S_can_4000a400_P_pinctrl_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_can_4000a400, pinctrl_names, 0)
#define DT_N_S_soc_S_can_4000a400_P_pinctrl_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_can_4000a400, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_can_4000a400_P_pinctrl_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_can_4000a400, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_can_4000a400_P_pinctrl_names_LEN 1
#define DT_N_S_soc_S_can_4000a400_P_pinctrl_names_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@42020000/dac1_out1_pa4
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_42020000_S_dac1_out1_pa4
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_42020000_S_dac1_out1_pa4_PATH "/soc/pin-controller@42020000/dac1_out1_pa4"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_42020000_S_dac1_out1_pa4_FULL_NAME "dac1_out1_pa4"
#define DT_N_S_soc_S_pin_controller_42020000_S_dac1_out1_pa4_FULL_NAME_UNQUOTED dac1_out1_pa4
#define DT_N_S_soc_S_pin_controller_42020000_S_dac1_out1_pa4_FULL_NAME_TOKEN dac1_out1_pa4
#define DT_N_S_soc_S_pin_controller_42020000_S_dac1_out1_pa4_FULL_NAME_UPPER_TOKEN DAC1_OUT1_PA4

/* Node parent (/soc/pin-controller@42020000) identifier: */
#define DT_N_S_soc_S_pin_controller_42020000_S_dac1_out1_pa4_PARENT DT_N_S_soc_S_pin_controller_42020000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_42020000_S_dac1_out1_pa4_CHILD_IDX 15

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_controller_42020000_S_dac1_out1_pa4_NODELABEL_NUM 1
#define DT_N_S_soc_S_pin_controller_42020000_S_dac1_out1_pa4_FOREACH_NODELABEL(fn) fn(dac1_out1_pa4)
#define DT_N_S_soc_S_pin_controller_42020000_S_dac1_out1_pa4_FOREACH_NODELABEL_VARGS(fn, ...) fn(dac1_out1_pa4, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_42020000_S_dac1_out1_pa4_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_controller_42020000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_42020000_S_dac1_out1_pa4_CHILD_NUM 0
#define DT_N_S_soc_S_pin_controller_42020000_S_dac1_out1_pa4_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pin_controller_42020000_S_dac1_out1_pa4_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_42020000_S_dac1_out1_pa4_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_42020000_S_dac1_out1_pa4_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_42020000_S_dac1_out1_pa4_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_42020000_S_dac1_out1_pa4_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_42020000_S_dac1_out1_pa4_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_42020000_S_dac1_out1_pa4_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_42020000_S_dac1_out1_pa4_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_pin_controller_42020000_S_dac1_out1_pa4_HASH nhrV6C3LDCRDYzYA4BqCtkiG2s4UIQvX0pzWxlMkFPo

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_42020000_S_dac1_out1_pa4_ORD 91
#define DT_N_S_soc_S_pin_controller_42020000_S_dac1_out1_pa4_ORD_STR_SORTABLE 00091

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_42020000_S_dac1_out1_pa4_REQUIRES_ORDS \
	10, /* /soc/pin-controller@42020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_42020000_S_dac1_out1_pa4_SUPPORTS_ORDS \
	92, /* /soc/dac@46021800 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_42020000_S_dac1_out1_pa4_EXISTS 1
#define DT_N_NODELABEL_dac1_out1_pa4 DT_N_S_soc_S_pin_controller_42020000_S_dac1_out1_pa4

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_42020000_S_dac1_out1_pa4_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_42020000_S_dac1_out1_pa4_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_42020000_S_dac1_out1_pa4_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_42020000_S_dac1_out1_pa4_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_42020000_S_dac1_out1_pa4_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_controller_42020000_S_dac1_out1_pa4_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_42020000_S_dac1_out1_pa4_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_42020000_S_dac1_out1_pa4_P_pinmux 144
#define DT_N_S_soc_S_pin_controller_42020000_S_dac1_out1_pa4_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_dac1_out1_pa4_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_42020000_S_dac1_out1_pa4_P_slew_rate_STRING_UNQUOTED low-speed
#define DT_N_S_soc_S_pin_controller_42020000_S_dac1_out1_pa4_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_42020000_S_dac1_out1_pa4_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_42020000_S_dac1_out1_pa4_P_slew_rate_IDX_0 "low-speed"
#define DT_N_S_soc_S_pin_controller_42020000_S_dac1_out1_pa4_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_dac1_out1_pa4_P_slew_rate_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_42020000_S_dac1_out1_pa4_P_slew_rate_IDX_0_ENUM_VAL_low_speed_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_dac1_out1_pa4_P_slew_rate_ENUM_VAL_low_speed_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_dac1_out1_pa4_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_42020000_S_dac1_out1_pa4, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_42020000_S_dac1_out1_pa4_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_42020000_S_dac1_out1_pa4, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_42020000_S_dac1_out1_pa4_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_42020000_S_dac1_out1_pa4, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_42020000_S_dac1_out1_pa4_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_42020000_S_dac1_out1_pa4, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_42020000_S_dac1_out1_pa4_P_slew_rate_LEN 1
#define DT_N_S_soc_S_pin_controller_42020000_S_dac1_out1_pa4_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_dac1_out1_pa4_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_42020000_S_dac1_out1_pa4_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_dac1_out1_pa4_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_42020000_S_dac1_out1_pa4_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_dac1_out1_pa4_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_42020000_S_dac1_out1_pa4_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_dac1_out1_pa4_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_42020000_S_dac1_out1_pa4_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_dac1_out1_pa4_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_42020000_S_dac1_out1_pa4_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_dac1_out1_pa4_P_output_low 0
#define DT_N_S_soc_S_pin_controller_42020000_S_dac1_out1_pa4_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_dac1_out1_pa4_P_output_high 0
#define DT_N_S_soc_S_pin_controller_42020000_S_dac1_out1_pa4_P_output_high_EXISTS 1

/*
 * Devicetree node: /soc/dac@46021800
 *
 * Node identifier: DT_N_S_soc_S_dac_46021800
 *
 * Binding (compatible = st,stm32-dac):
 *   $ZEPHYR_BASE\dts\bindings\dac\st,stm32-dac.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_dac_46021800_PATH "/soc/dac@46021800"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_dac_46021800_FULL_NAME "dac@46021800"
#define DT_N_S_soc_S_dac_46021800_FULL_NAME_UNQUOTED dac@46021800
#define DT_N_S_soc_S_dac_46021800_FULL_NAME_TOKEN dac_46021800
#define DT_N_S_soc_S_dac_46021800_FULL_NAME_UPPER_TOKEN DAC_46021800

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_dac_46021800_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_dac_46021800_CHILD_IDX 43

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_dac_46021800_NODELABEL_NUM 1
#define DT_N_S_soc_S_dac_46021800_FOREACH_NODELABEL(fn) fn(dac1)
#define DT_N_S_soc_S_dac_46021800_FOREACH_NODELABEL_VARGS(fn, ...) fn(dac1, __VA_ARGS__)
#define DT_N_S_soc_S_dac_46021800_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_dac_46021800_CHILD_NUM 0
#define DT_N_S_soc_S_dac_46021800_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_dac_46021800_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_dac_46021800_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_dac_46021800_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_dac_46021800_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_dac_46021800_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_dac_46021800_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_dac_46021800_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_dac_46021800_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_dac_46021800_HASH jnldJfaQG1EAXQXlNuALHZPgLxLDG9OLKGkGoKSImKk

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_dac_46021800_ORD 92
#define DT_N_S_soc_S_dac_46021800_ORD_STR_SORTABLE 00092

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_dac_46021800_REQUIRES_ORDS \
	4, /* /soc */ \
	9, /* /soc/rcc@46020c00 */ \
	91, /* /soc/pin-controller@42020000/dac1_out1_pa4 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_dac_46021800_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_dac_46021800_EXISTS 1
#define DT_N_INST_0_st_stm32_dac DT_N_S_soc_S_dac_46021800
#define DT_N_NODELABEL_dac1      DT_N_S_soc_S_dac_46021800

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_dac_46021800_REG_NUM 1
#define DT_N_S_soc_S_dac_46021800_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dac_46021800_REG_IDX_0_VAL_ADDRESS 1174542336 /* 0x46021800 */
#define DT_N_S_soc_S_dac_46021800_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_dac_46021800_RANGES_NUM 0
#define DT_N_S_soc_S_dac_46021800_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_dac_46021800_IRQ_NUM 0
#define DT_N_S_soc_S_dac_46021800_IRQ_LEVEL 0
#define DT_N_S_soc_S_dac_46021800_COMPAT_MATCHES_st_stm32_dac 1
#define DT_N_S_soc_S_dac_46021800_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dac_46021800_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_dac_46021800_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dac_46021800_COMPAT_MODEL_IDX_0 "stm32-dac"
#define DT_N_S_soc_S_dac_46021800_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_dac_46021800_PINCTRL_NUM 1
#define DT_N_S_soc_S_dac_46021800_PINCTRL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dac_46021800_PINCTRL_IDX_0_TOKEN default
#define DT_N_S_soc_S_dac_46021800_PINCTRL_IDX_0_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_dac_46021800_PINCTRL_NAME_default_EXISTS 1
#define DT_N_S_soc_S_dac_46021800_PINCTRL_NAME_default_IDX 0
#define DT_N_S_soc_S_dac_46021800_PINCTRL_NAME_default_IDX_0_PH DT_N_S_soc_S_pin_controller_42020000_S_dac1_out1_pa4

/* Generic property macros: */
#define DT_N_S_soc_S_dac_46021800_P_reg {1174542336 /* 0x46021800 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_dac_46021800_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dac_46021800_P_reg_IDX_0 1174542336
#define DT_N_S_soc_S_dac_46021800_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_dac_46021800_P_reg_IDX_1 1024
#define DT_N_S_soc_S_dac_46021800_P_reg_EXISTS 1
#define DT_N_S_soc_S_dac_46021800_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dac_46021800_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_46020c00
#define DT_N_S_soc_S_dac_46021800_P_clocks_IDX_0_VAL_bus 148
#define DT_N_S_soc_S_dac_46021800_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_dac_46021800_P_clocks_IDX_0_VAL_bits 64
#define DT_N_S_soc_S_dac_46021800_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_dac_46021800_P_clocks_IDX_0_FOREACH_CELL(fn) fn(DT_N_S_soc_S_dac_46021800, clocks, 0, bus) \
	fn(DT_N_S_soc_S_dac_46021800, clocks, 0, bits)
#define DT_N_S_soc_S_dac_46021800_P_clocks_IDX_0_FOREACH_CELL_SEP(fn, sep) fn(DT_N_S_soc_S_dac_46021800, clocks, 0, bus) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_dac_46021800, clocks, 0, bits)
#define DT_N_S_soc_S_dac_46021800_P_clocks_IDX_0_NUM_CELLS 2
#define DT_N_S_soc_S_dac_46021800_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_dac_46021800, clocks, 0)
#define DT_N_S_soc_S_dac_46021800_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_dac_46021800, clocks, 0)
#define DT_N_S_soc_S_dac_46021800_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_dac_46021800, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_dac_46021800_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_dac_46021800, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_dac_46021800_P_clocks_LEN 1
#define DT_N_S_soc_S_dac_46021800_P_clocks_EXISTS 1
#define DT_N_S_soc_S_dac_46021800_P_status "okay"
#define DT_N_S_soc_S_dac_46021800_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_dac_46021800_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_dac_46021800_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_dac_46021800_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_dac_46021800_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dac_46021800_P_status_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_dac_46021800_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_dac_46021800_P_status_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_dac_46021800_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_dac_46021800, status, 0)
#define DT_N_S_soc_S_dac_46021800_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_dac_46021800, status, 0)
#define DT_N_S_soc_S_dac_46021800_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_dac_46021800, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_dac_46021800_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_dac_46021800, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_dac_46021800_P_status_LEN 1
#define DT_N_S_soc_S_dac_46021800_P_status_EXISTS 1
#define DT_N_S_soc_S_dac_46021800_P_compatible {"st,stm32-dac"}
#define DT_N_S_soc_S_dac_46021800_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dac_46021800_P_compatible_IDX_0 "st,stm32-dac"
#define DT_N_S_soc_S_dac_46021800_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-dac
#define DT_N_S_soc_S_dac_46021800_P_compatible_IDX_0_STRING_TOKEN st_stm32_dac
#define DT_N_S_soc_S_dac_46021800_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_DAC
#define DT_N_S_soc_S_dac_46021800_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_dac_46021800, compatible, 0)
#define DT_N_S_soc_S_dac_46021800_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_dac_46021800, compatible, 0)
#define DT_N_S_soc_S_dac_46021800_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_dac_46021800, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_dac_46021800_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_dac_46021800, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_dac_46021800_P_compatible_LEN 1
#define DT_N_S_soc_S_dac_46021800_P_compatible_EXISTS 1
#define DT_N_S_soc_S_dac_46021800_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_dac_46021800_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_dac_46021800_P_wakeup_source 0
#define DT_N_S_soc_S_dac_46021800_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_dac_46021800_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_dac_46021800_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_dac_46021800_P_pinctrl_0_IDX_0 DT_N_S_soc_S_pin_controller_42020000_S_dac1_out1_pa4
#define DT_N_S_soc_S_dac_46021800_P_pinctrl_0_IDX_0_PH DT_N_S_soc_S_pin_controller_42020000_S_dac1_out1_pa4
#define DT_N_S_soc_S_dac_46021800_P_pinctrl_0_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dac_46021800_P_pinctrl_0_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_dac_46021800, pinctrl_0, 0)
#define DT_N_S_soc_S_dac_46021800_P_pinctrl_0_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_dac_46021800, pinctrl_0, 0)
#define DT_N_S_soc_S_dac_46021800_P_pinctrl_0_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_dac_46021800, pinctrl_0, 0, __VA_ARGS__)
#define DT_N_S_soc_S_dac_46021800_P_pinctrl_0_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_dac_46021800, pinctrl_0, 0, __VA_ARGS__)
#define DT_N_S_soc_S_dac_46021800_P_pinctrl_0_LEN 1
#define DT_N_S_soc_S_dac_46021800_P_pinctrl_0_EXISTS 1
#define DT_N_S_soc_S_dac_46021800_P_pinctrl_names {"default"}
#define DT_N_S_soc_S_dac_46021800_P_pinctrl_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dac_46021800_P_pinctrl_names_IDX_0 "default"
#define DT_N_S_soc_S_dac_46021800_P_pinctrl_names_IDX_0_STRING_UNQUOTED default
#define DT_N_S_soc_S_dac_46021800_P_pinctrl_names_IDX_0_STRING_TOKEN default
#define DT_N_S_soc_S_dac_46021800_P_pinctrl_names_IDX_0_STRING_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_dac_46021800_P_pinctrl_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_dac_46021800, pinctrl_names, 0)
#define DT_N_S_soc_S_dac_46021800_P_pinctrl_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_dac_46021800, pinctrl_names, 0)
#define DT_N_S_soc_S_dac_46021800_P_pinctrl_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_dac_46021800, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_dac_46021800_P_pinctrl_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_dac_46021800, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_dac_46021800_P_pinctrl_names_LEN 1
#define DT_N_S_soc_S_dac_46021800_P_pinctrl_names_EXISTS 1

/*
 * Devicetree node: /soc/gpio@42022000
 *
 * Node identifier: DT_N_S_soc_S_gpio_42022000
 *
 * Binding (compatible = st,stm32-gpio):
 *   $ZEPHYR_BASE\dts\bindings\gpio\st,stm32-gpio.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_gpio_42022000_PATH "/soc/gpio@42022000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_gpio_42022000_FULL_NAME "gpio@42022000"
#define DT_N_S_soc_S_gpio_42022000_FULL_NAME_UNQUOTED gpio@42022000
#define DT_N_S_soc_S_gpio_42022000_FULL_NAME_TOKEN gpio_42022000
#define DT_N_S_soc_S_gpio_42022000_FULL_NAME_UPPER_TOKEN GPIO_42022000

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_gpio_42022000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_gpio_42022000_CHILD_IDX 53

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_gpio_42022000_NODELABEL_NUM 1
#define DT_N_S_soc_S_gpio_42022000_FOREACH_NODELABEL(fn) fn(gpioi)
#define DT_N_S_soc_S_gpio_42022000_FOREACH_NODELABEL_VARGS(fn, ...) fn(gpioi, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_42022000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_gpio_42022000_CHILD_NUM 0
#define DT_N_S_soc_S_gpio_42022000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_gpio_42022000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_gpio_42022000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_gpio_42022000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_gpio_42022000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_gpio_42022000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_gpio_42022000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_gpio_42022000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_gpio_42022000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_gpio_42022000_HASH HmPmtwAaw_juduRlyUj93CQKFTFGH3mJsBqQG2l3C2U

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_gpio_42022000_ORD 93
#define DT_N_S_soc_S_gpio_42022000_ORD_STR_SORTABLE 00093

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_gpio_42022000_REQUIRES_ORDS \
	4, /* /soc */ \
	9, /* /soc/rcc@46020c00 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_gpio_42022000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_gpio_42022000_EXISTS 1
#define DT_N_INST_9_st_stm32_gpio DT_N_S_soc_S_gpio_42022000
#define DT_N_NODELABEL_gpioi      DT_N_S_soc_S_gpio_42022000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_gpio_42022000_REG_NUM 1
#define DT_N_S_soc_S_gpio_42022000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_42022000_REG_IDX_0_VAL_ADDRESS 1107435520 /* 0x42022000 */
#define DT_N_S_soc_S_gpio_42022000_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_gpio_42022000_RANGES_NUM 0
#define DT_N_S_soc_S_gpio_42022000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_gpio_42022000_IRQ_NUM 0
#define DT_N_S_soc_S_gpio_42022000_IRQ_LEVEL 0
#define DT_N_S_soc_S_gpio_42022000_COMPAT_MATCHES_st_stm32_gpio 1
#define DT_N_S_soc_S_gpio_42022000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_42022000_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_gpio_42022000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_42022000_COMPAT_MODEL_IDX_0 "stm32-gpio"
#define DT_N_S_soc_S_gpio_42022000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_gpio_42022000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_gpio_42022000_P_reg {1107435520 /* 0x42022000 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_gpio_42022000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_42022000_P_reg_IDX_0 1107435520
#define DT_N_S_soc_S_gpio_42022000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_gpio_42022000_P_reg_IDX_1 1024
#define DT_N_S_soc_S_gpio_42022000_P_reg_EXISTS 1
#define DT_N_S_soc_S_gpio_42022000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_42022000_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_46020c00
#define DT_N_S_soc_S_gpio_42022000_P_clocks_IDX_0_VAL_bus 140
#define DT_N_S_soc_S_gpio_42022000_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_gpio_42022000_P_clocks_IDX_0_VAL_bits 256
#define DT_N_S_soc_S_gpio_42022000_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_gpio_42022000_P_clocks_IDX_0_FOREACH_CELL(fn) fn(DT_N_S_soc_S_gpio_42022000, clocks, 0, bus) \
	fn(DT_N_S_soc_S_gpio_42022000, clocks, 0, bits)
#define DT_N_S_soc_S_gpio_42022000_P_clocks_IDX_0_FOREACH_CELL_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_42022000, clocks, 0, bus) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_42022000, clocks, 0, bits)
#define DT_N_S_soc_S_gpio_42022000_P_clocks_IDX_0_NUM_CELLS 2
#define DT_N_S_soc_S_gpio_42022000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_42022000, clocks, 0)
#define DT_N_S_soc_S_gpio_42022000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_42022000, clocks, 0)
#define DT_N_S_soc_S_gpio_42022000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_42022000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_42022000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_42022000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_42022000_P_clocks_LEN 1
#define DT_N_S_soc_S_gpio_42022000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_gpio_42022000_P_ngpios 16
#define DT_N_S_soc_S_gpio_42022000_P_ngpios_EXISTS 1
#define DT_N_S_soc_S_gpio_42022000_P_gpio_controller 1
#define DT_N_S_soc_S_gpio_42022000_P_gpio_controller_EXISTS 1
#define DT_N_S_soc_S_gpio_42022000_P_compatible {"st,stm32-gpio"}
#define DT_N_S_soc_S_gpio_42022000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_42022000_P_compatible_IDX_0 "st,stm32-gpio"
#define DT_N_S_soc_S_gpio_42022000_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-gpio
#define DT_N_S_soc_S_gpio_42022000_P_compatible_IDX_0_STRING_TOKEN st_stm32_gpio
#define DT_N_S_soc_S_gpio_42022000_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_GPIO
#define DT_N_S_soc_S_gpio_42022000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_42022000, compatible, 0)
#define DT_N_S_soc_S_gpio_42022000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_42022000, compatible, 0)
#define DT_N_S_soc_S_gpio_42022000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_42022000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_42022000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_42022000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_42022000_P_compatible_LEN 1
#define DT_N_S_soc_S_gpio_42022000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_gpio_42022000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_gpio_42022000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_gpio_42022000_P_wakeup_source 0
#define DT_N_S_soc_S_gpio_42022000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_gpio_42022000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_gpio_42022000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/hash@420c0400
 *
 * Node identifier: DT_N_S_soc_S_hash_420c0400
 *
 * Binding (compatible = st,stm32-hash):
 *   $ZEPHYR_BASE\dts\bindings\crypto\st,stm32-hash.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_hash_420c0400_PATH "/soc/hash@420c0400"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_hash_420c0400_FULL_NAME "hash@420c0400"
#define DT_N_S_soc_S_hash_420c0400_FULL_NAME_UNQUOTED hash@420c0400
#define DT_N_S_soc_S_hash_420c0400_FULL_NAME_TOKEN hash_420c0400
#define DT_N_S_soc_S_hash_420c0400_FULL_NAME_UPPER_TOKEN HASH_420C0400

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_hash_420c0400_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_hash_420c0400_CHILD_IDX 48

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_hash_420c0400_NODELABEL_NUM 1
#define DT_N_S_soc_S_hash_420c0400_FOREACH_NODELABEL(fn) fn(hash)
#define DT_N_S_soc_S_hash_420c0400_FOREACH_NODELABEL_VARGS(fn, ...) fn(hash, __VA_ARGS__)
#define DT_N_S_soc_S_hash_420c0400_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_hash_420c0400_CHILD_NUM 0
#define DT_N_S_soc_S_hash_420c0400_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_hash_420c0400_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_hash_420c0400_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_hash_420c0400_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_hash_420c0400_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_hash_420c0400_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_hash_420c0400_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_hash_420c0400_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_hash_420c0400_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_hash_420c0400_HASH scmjdoid7M6kgVgPBlCFQNAo9SdjAubFZigWYNxjYzc

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_hash_420c0400_ORD 94
#define DT_N_S_soc_S_hash_420c0400_ORD_STR_SORTABLE 00094

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_hash_420c0400_REQUIRES_ORDS \
	4, /* /soc */ \
	9, /* /soc/rcc@46020c00 */ \
	75, /* /soc/rcc@46020c00/reset-controller */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_hash_420c0400_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_hash_420c0400_EXISTS 1
#define DT_N_INST_0_st_stm32_hash DT_N_S_soc_S_hash_420c0400
#define DT_N_NODELABEL_hash       DT_N_S_soc_S_hash_420c0400

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_hash_420c0400_REG_NUM 1
#define DT_N_S_soc_S_hash_420c0400_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_hash_420c0400_REG_IDX_0_VAL_ADDRESS 1108083712 /* 0x420c0400 */
#define DT_N_S_soc_S_hash_420c0400_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_hash_420c0400_RANGES_NUM 0
#define DT_N_S_soc_S_hash_420c0400_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_hash_420c0400_IRQ_NUM 0
#define DT_N_S_soc_S_hash_420c0400_IRQ_LEVEL 0
#define DT_N_S_soc_S_hash_420c0400_COMPAT_MATCHES_st_stm32_hash 1
#define DT_N_S_soc_S_hash_420c0400_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_hash_420c0400_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_hash_420c0400_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_hash_420c0400_COMPAT_MODEL_IDX_0 "stm32-hash"
#define DT_N_S_soc_S_hash_420c0400_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_hash_420c0400_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_hash_420c0400_P_reg {1108083712 /* 0x420c0400 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_hash_420c0400_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_hash_420c0400_P_reg_IDX_0 1108083712
#define DT_N_S_soc_S_hash_420c0400_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_hash_420c0400_P_reg_IDX_1 1024
#define DT_N_S_soc_S_hash_420c0400_P_reg_EXISTS 1
#define DT_N_S_soc_S_hash_420c0400_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_hash_420c0400_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_46020c00
#define DT_N_S_soc_S_hash_420c0400_P_clocks_IDX_0_VAL_bus 140
#define DT_N_S_soc_S_hash_420c0400_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_hash_420c0400_P_clocks_IDX_0_VAL_bits 131072
#define DT_N_S_soc_S_hash_420c0400_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_hash_420c0400_P_clocks_IDX_0_FOREACH_CELL(fn) fn(DT_N_S_soc_S_hash_420c0400, clocks, 0, bus) \
	fn(DT_N_S_soc_S_hash_420c0400, clocks, 0, bits)
#define DT_N_S_soc_S_hash_420c0400_P_clocks_IDX_0_FOREACH_CELL_SEP(fn, sep) fn(DT_N_S_soc_S_hash_420c0400, clocks, 0, bus) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_hash_420c0400, clocks, 0, bits)
#define DT_N_S_soc_S_hash_420c0400_P_clocks_IDX_0_NUM_CELLS 2
#define DT_N_S_soc_S_hash_420c0400_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_hash_420c0400, clocks, 0)
#define DT_N_S_soc_S_hash_420c0400_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_hash_420c0400, clocks, 0)
#define DT_N_S_soc_S_hash_420c0400_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_hash_420c0400, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_hash_420c0400_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_hash_420c0400, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_hash_420c0400_P_clocks_LEN 1
#define DT_N_S_soc_S_hash_420c0400_P_clocks_EXISTS 1
#define DT_N_S_soc_S_hash_420c0400_P_resets_IDX_0_EXISTS 1
#define DT_N_S_soc_S_hash_420c0400_P_resets_IDX_0_PH DT_N_S_soc_S_rcc_46020c00_S_reset_controller
#define DT_N_S_soc_S_hash_420c0400_P_resets_IDX_0_VAL_id 3217
#define DT_N_S_soc_S_hash_420c0400_P_resets_IDX_0_VAL_id_EXISTS 1
#define DT_N_S_soc_S_hash_420c0400_P_resets_IDX_0_FOREACH_CELL(fn) fn(DT_N_S_soc_S_hash_420c0400, resets, 0, id)
#define DT_N_S_soc_S_hash_420c0400_P_resets_IDX_0_FOREACH_CELL_SEP(fn, sep) fn(DT_N_S_soc_S_hash_420c0400, resets, 0, id)
#define DT_N_S_soc_S_hash_420c0400_P_resets_IDX_0_NUM_CELLS 1
#define DT_N_S_soc_S_hash_420c0400_P_resets_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_hash_420c0400, resets, 0)
#define DT_N_S_soc_S_hash_420c0400_P_resets_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_hash_420c0400, resets, 0)
#define DT_N_S_soc_S_hash_420c0400_P_resets_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_hash_420c0400, resets, 0, __VA_ARGS__)
#define DT_N_S_soc_S_hash_420c0400_P_resets_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_hash_420c0400, resets, 0, __VA_ARGS__)
#define DT_N_S_soc_S_hash_420c0400_P_resets_LEN 1
#define DT_N_S_soc_S_hash_420c0400_P_resets_EXISTS 1
#define DT_N_S_soc_S_hash_420c0400_P_status "disabled"
#define DT_N_S_soc_S_hash_420c0400_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_hash_420c0400_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_hash_420c0400_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_hash_420c0400_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_hash_420c0400_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_hash_420c0400_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_hash_420c0400_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_hash_420c0400_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_hash_420c0400_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_hash_420c0400, status, 0)
#define DT_N_S_soc_S_hash_420c0400_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_hash_420c0400, status, 0)
#define DT_N_S_soc_S_hash_420c0400_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_hash_420c0400, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_hash_420c0400_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_hash_420c0400, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_hash_420c0400_P_status_LEN 1
#define DT_N_S_soc_S_hash_420c0400_P_status_EXISTS 1
#define DT_N_S_soc_S_hash_420c0400_P_compatible {"st,stm32-hash"}
#define DT_N_S_soc_S_hash_420c0400_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_hash_420c0400_P_compatible_IDX_0 "st,stm32-hash"
#define DT_N_S_soc_S_hash_420c0400_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-hash
#define DT_N_S_soc_S_hash_420c0400_P_compatible_IDX_0_STRING_TOKEN st_stm32_hash
#define DT_N_S_soc_S_hash_420c0400_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_HASH
#define DT_N_S_soc_S_hash_420c0400_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_hash_420c0400, compatible, 0)
#define DT_N_S_soc_S_hash_420c0400_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_hash_420c0400, compatible, 0)
#define DT_N_S_soc_S_hash_420c0400_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_hash_420c0400, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_hash_420c0400_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_hash_420c0400, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_hash_420c0400_P_compatible_LEN 1
#define DT_N_S_soc_S_hash_420c0400_P_compatible_EXISTS 1
#define DT_N_S_soc_S_hash_420c0400_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_hash_420c0400_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_hash_420c0400_P_wakeup_source 0
#define DT_N_S_soc_S_hash_420c0400_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_hash_420c0400_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_hash_420c0400_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/interrupt-controller@46022000
 *
 * Node identifier: DT_N_S_soc_S_interrupt_controller_46022000
 *
 * Binding (compatible = st,stm32g0-exti):
 *   $ZEPHYR_BASE\dts\bindings\interrupt-controller\st,stm32g0-exti.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_interrupt_controller_46022000_PATH "/soc/interrupt-controller@46022000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_interrupt_controller_46022000_FULL_NAME "interrupt-controller@46022000"
#define DT_N_S_soc_S_interrupt_controller_46022000_FULL_NAME_UNQUOTED interrupt-controller@46022000
#define DT_N_S_soc_S_interrupt_controller_46022000_FULL_NAME_TOKEN interrupt_controller_46022000
#define DT_N_S_soc_S_interrupt_controller_46022000_FULL_NAME_UPPER_TOKEN INTERRUPT_CONTROLLER_46022000

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_interrupt_controller_46022000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_interrupt_controller_46022000_CHILD_IDX 4

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_interrupt_controller_46022000_NODELABEL_NUM 1
#define DT_N_S_soc_S_interrupt_controller_46022000_FOREACH_NODELABEL(fn) fn(exti)
#define DT_N_S_soc_S_interrupt_controller_46022000_FOREACH_NODELABEL_VARGS(fn, ...) fn(exti, __VA_ARGS__)
#define DT_N_S_soc_S_interrupt_controller_46022000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_interrupt_controller_46022000_CHILD_NUM 0
#define DT_N_S_soc_S_interrupt_controller_46022000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_interrupt_controller_46022000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_interrupt_controller_46022000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_interrupt_controller_46022000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_interrupt_controller_46022000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_interrupt_controller_46022000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_interrupt_controller_46022000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_interrupt_controller_46022000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_interrupt_controller_46022000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_interrupt_controller_46022000_HASH M986UsL1SRWJwd4iXKrDDGCL07_4xL2MImK8JjHMM58

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_interrupt_controller_46022000_ORD 95
#define DT_N_S_soc_S_interrupt_controller_46022000_ORD_STR_SORTABLE 00095

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_interrupt_controller_46022000_REQUIRES_ORDS \
	4, /* /soc */ \
	5, /* /soc/interrupt-controller@e000e100 */ \
	9, /* /soc/rcc@46020c00 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_interrupt_controller_46022000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_interrupt_controller_46022000_EXISTS 1
#define DT_N_INST_0_st_stm32g0_exti DT_N_S_soc_S_interrupt_controller_46022000
#define DT_N_INST_0_st_stm32_exti   DT_N_S_soc_S_interrupt_controller_46022000
#define DT_N_NODELABEL_exti         DT_N_S_soc_S_interrupt_controller_46022000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_interrupt_controller_46022000_REG_NUM 1
#define DT_N_S_soc_S_interrupt_controller_46022000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_46022000_REG_IDX_0_VAL_ADDRESS 1174544384 /* 0x46022000 */
#define DT_N_S_soc_S_interrupt_controller_46022000_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_interrupt_controller_46022000_RANGES_NUM 0
#define DT_N_S_soc_S_interrupt_controller_46022000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_interrupt_controller_46022000_IRQ_NUM 16
#define DT_N_S_soc_S_interrupt_controller_46022000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_46022000_IRQ_IDX_0_VAL_irq 11
#define DT_N_S_soc_S_interrupt_controller_46022000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_46022000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_46022000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_interrupt_controller_46022000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_46022000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_interrupt_controller_46022000_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_46022000_IRQ_IDX_1_VAL_irq 12
#define DT_N_S_soc_S_interrupt_controller_46022000_IRQ_IDX_1_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_46022000_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_46022000_IRQ_IDX_1_VAL_priority 0
#define DT_N_S_soc_S_interrupt_controller_46022000_IRQ_IDX_1_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_46022000_IRQ_IDX_1_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_interrupt_controller_46022000_IRQ_IDX_2_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_46022000_IRQ_IDX_2_VAL_irq 13
#define DT_N_S_soc_S_interrupt_controller_46022000_IRQ_IDX_2_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_46022000_IRQ_IDX_2_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_46022000_IRQ_IDX_2_VAL_priority 0
#define DT_N_S_soc_S_interrupt_controller_46022000_IRQ_IDX_2_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_46022000_IRQ_IDX_2_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_interrupt_controller_46022000_IRQ_IDX_3_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_46022000_IRQ_IDX_3_VAL_irq 14
#define DT_N_S_soc_S_interrupt_controller_46022000_IRQ_IDX_3_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_46022000_IRQ_IDX_3_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_46022000_IRQ_IDX_3_VAL_priority 0
#define DT_N_S_soc_S_interrupt_controller_46022000_IRQ_IDX_3_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_46022000_IRQ_IDX_3_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_interrupt_controller_46022000_IRQ_IDX_4_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_46022000_IRQ_IDX_4_VAL_irq 15
#define DT_N_S_soc_S_interrupt_controller_46022000_IRQ_IDX_4_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_46022000_IRQ_IDX_4_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_46022000_IRQ_IDX_4_VAL_priority 0
#define DT_N_S_soc_S_interrupt_controller_46022000_IRQ_IDX_4_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_46022000_IRQ_IDX_4_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_interrupt_controller_46022000_IRQ_IDX_5_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_46022000_IRQ_IDX_5_VAL_irq 16
#define DT_N_S_soc_S_interrupt_controller_46022000_IRQ_IDX_5_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_46022000_IRQ_IDX_5_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_46022000_IRQ_IDX_5_VAL_priority 0
#define DT_N_S_soc_S_interrupt_controller_46022000_IRQ_IDX_5_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_46022000_IRQ_IDX_5_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_interrupt_controller_46022000_IRQ_IDX_6_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_46022000_IRQ_IDX_6_VAL_irq 17
#define DT_N_S_soc_S_interrupt_controller_46022000_IRQ_IDX_6_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_46022000_IRQ_IDX_6_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_46022000_IRQ_IDX_6_VAL_priority 0
#define DT_N_S_soc_S_interrupt_controller_46022000_IRQ_IDX_6_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_46022000_IRQ_IDX_6_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_interrupt_controller_46022000_IRQ_IDX_7_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_46022000_IRQ_IDX_7_VAL_irq 18
#define DT_N_S_soc_S_interrupt_controller_46022000_IRQ_IDX_7_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_46022000_IRQ_IDX_7_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_46022000_IRQ_IDX_7_VAL_priority 0
#define DT_N_S_soc_S_interrupt_controller_46022000_IRQ_IDX_7_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_46022000_IRQ_IDX_7_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_interrupt_controller_46022000_IRQ_IDX_8_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_46022000_IRQ_IDX_8_VAL_irq 19
#define DT_N_S_soc_S_interrupt_controller_46022000_IRQ_IDX_8_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_46022000_IRQ_IDX_8_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_46022000_IRQ_IDX_8_VAL_priority 0
#define DT_N_S_soc_S_interrupt_controller_46022000_IRQ_IDX_8_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_46022000_IRQ_IDX_8_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_interrupt_controller_46022000_IRQ_IDX_9_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_46022000_IRQ_IDX_9_VAL_irq 20
#define DT_N_S_soc_S_interrupt_controller_46022000_IRQ_IDX_9_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_46022000_IRQ_IDX_9_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_46022000_IRQ_IDX_9_VAL_priority 0
#define DT_N_S_soc_S_interrupt_controller_46022000_IRQ_IDX_9_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_46022000_IRQ_IDX_9_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_interrupt_controller_46022000_IRQ_IDX_10_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_46022000_IRQ_IDX_10_VAL_irq 21
#define DT_N_S_soc_S_interrupt_controller_46022000_IRQ_IDX_10_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_46022000_IRQ_IDX_10_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_46022000_IRQ_IDX_10_VAL_priority 0
#define DT_N_S_soc_S_interrupt_controller_46022000_IRQ_IDX_10_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_46022000_IRQ_IDX_10_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_interrupt_controller_46022000_IRQ_IDX_11_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_46022000_IRQ_IDX_11_VAL_irq 22
#define DT_N_S_soc_S_interrupt_controller_46022000_IRQ_IDX_11_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_46022000_IRQ_IDX_11_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_46022000_IRQ_IDX_11_VAL_priority 0
#define DT_N_S_soc_S_interrupt_controller_46022000_IRQ_IDX_11_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_46022000_IRQ_IDX_11_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_interrupt_controller_46022000_IRQ_IDX_12_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_46022000_IRQ_IDX_12_VAL_irq 23
#define DT_N_S_soc_S_interrupt_controller_46022000_IRQ_IDX_12_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_46022000_IRQ_IDX_12_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_46022000_IRQ_IDX_12_VAL_priority 0
#define DT_N_S_soc_S_interrupt_controller_46022000_IRQ_IDX_12_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_46022000_IRQ_IDX_12_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_interrupt_controller_46022000_IRQ_IDX_13_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_46022000_IRQ_IDX_13_VAL_irq 24
#define DT_N_S_soc_S_interrupt_controller_46022000_IRQ_IDX_13_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_46022000_IRQ_IDX_13_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_46022000_IRQ_IDX_13_VAL_priority 0
#define DT_N_S_soc_S_interrupt_controller_46022000_IRQ_IDX_13_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_46022000_IRQ_IDX_13_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_interrupt_controller_46022000_IRQ_IDX_14_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_46022000_IRQ_IDX_14_VAL_irq 25
#define DT_N_S_soc_S_interrupt_controller_46022000_IRQ_IDX_14_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_46022000_IRQ_IDX_14_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_46022000_IRQ_IDX_14_VAL_priority 0
#define DT_N_S_soc_S_interrupt_controller_46022000_IRQ_IDX_14_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_46022000_IRQ_IDX_14_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_interrupt_controller_46022000_IRQ_IDX_15_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_46022000_IRQ_IDX_15_VAL_irq 26
#define DT_N_S_soc_S_interrupt_controller_46022000_IRQ_IDX_15_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_46022000_IRQ_IDX_15_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_46022000_IRQ_IDX_15_VAL_priority 0
#define DT_N_S_soc_S_interrupt_controller_46022000_IRQ_IDX_15_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_46022000_IRQ_IDX_15_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_interrupt_controller_46022000_IRQ_LEVEL 1
#define DT_N_S_soc_S_interrupt_controller_46022000_IRQ_NAME_line0_VAL_irq DT_N_S_soc_S_interrupt_controller_46022000_IRQ_IDX_0_VAL_irq
#define DT_N_S_soc_S_interrupt_controller_46022000_IRQ_NAME_line0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_46022000_IRQ_NAME_line0_VAL_priority DT_N_S_soc_S_interrupt_controller_46022000_IRQ_IDX_0_VAL_priority
#define DT_N_S_soc_S_interrupt_controller_46022000_IRQ_NAME_line0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_46022000_IRQ_NAME_line0_CONTROLLER DT_N_S_soc_S_interrupt_controller_46022000_IRQ_IDX_0_CONTROLLER
#define DT_N_S_soc_S_interrupt_controller_46022000_IRQ_NAME_line1_VAL_irq DT_N_S_soc_S_interrupt_controller_46022000_IRQ_IDX_1_VAL_irq
#define DT_N_S_soc_S_interrupt_controller_46022000_IRQ_NAME_line1_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_46022000_IRQ_NAME_line1_VAL_priority DT_N_S_soc_S_interrupt_controller_46022000_IRQ_IDX_1_VAL_priority
#define DT_N_S_soc_S_interrupt_controller_46022000_IRQ_NAME_line1_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_46022000_IRQ_NAME_line1_CONTROLLER DT_N_S_soc_S_interrupt_controller_46022000_IRQ_IDX_1_CONTROLLER
#define DT_N_S_soc_S_interrupt_controller_46022000_IRQ_NAME_line2_VAL_irq DT_N_S_soc_S_interrupt_controller_46022000_IRQ_IDX_2_VAL_irq
#define DT_N_S_soc_S_interrupt_controller_46022000_IRQ_NAME_line2_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_46022000_IRQ_NAME_line2_VAL_priority DT_N_S_soc_S_interrupt_controller_46022000_IRQ_IDX_2_VAL_priority
#define DT_N_S_soc_S_interrupt_controller_46022000_IRQ_NAME_line2_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_46022000_IRQ_NAME_line2_CONTROLLER DT_N_S_soc_S_interrupt_controller_46022000_IRQ_IDX_2_CONTROLLER
#define DT_N_S_soc_S_interrupt_controller_46022000_IRQ_NAME_line3_VAL_irq DT_N_S_soc_S_interrupt_controller_46022000_IRQ_IDX_3_VAL_irq
#define DT_N_S_soc_S_interrupt_controller_46022000_IRQ_NAME_line3_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_46022000_IRQ_NAME_line3_VAL_priority DT_N_S_soc_S_interrupt_controller_46022000_IRQ_IDX_3_VAL_priority
#define DT_N_S_soc_S_interrupt_controller_46022000_IRQ_NAME_line3_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_46022000_IRQ_NAME_line3_CONTROLLER DT_N_S_soc_S_interrupt_controller_46022000_IRQ_IDX_3_CONTROLLER
#define DT_N_S_soc_S_interrupt_controller_46022000_IRQ_NAME_line4_VAL_irq DT_N_S_soc_S_interrupt_controller_46022000_IRQ_IDX_4_VAL_irq
#define DT_N_S_soc_S_interrupt_controller_46022000_IRQ_NAME_line4_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_46022000_IRQ_NAME_line4_VAL_priority DT_N_S_soc_S_interrupt_controller_46022000_IRQ_IDX_4_VAL_priority
#define DT_N_S_soc_S_interrupt_controller_46022000_IRQ_NAME_line4_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_46022000_IRQ_NAME_line4_CONTROLLER DT_N_S_soc_S_interrupt_controller_46022000_IRQ_IDX_4_CONTROLLER
#define DT_N_S_soc_S_interrupt_controller_46022000_IRQ_NAME_line5_VAL_irq DT_N_S_soc_S_interrupt_controller_46022000_IRQ_IDX_5_VAL_irq
#define DT_N_S_soc_S_interrupt_controller_46022000_IRQ_NAME_line5_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_46022000_IRQ_NAME_line5_VAL_priority DT_N_S_soc_S_interrupt_controller_46022000_IRQ_IDX_5_VAL_priority
#define DT_N_S_soc_S_interrupt_controller_46022000_IRQ_NAME_line5_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_46022000_IRQ_NAME_line5_CONTROLLER DT_N_S_soc_S_interrupt_controller_46022000_IRQ_IDX_5_CONTROLLER
#define DT_N_S_soc_S_interrupt_controller_46022000_IRQ_NAME_line6_VAL_irq DT_N_S_soc_S_interrupt_controller_46022000_IRQ_IDX_6_VAL_irq
#define DT_N_S_soc_S_interrupt_controller_46022000_IRQ_NAME_line6_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_46022000_IRQ_NAME_line6_VAL_priority DT_N_S_soc_S_interrupt_controller_46022000_IRQ_IDX_6_VAL_priority
#define DT_N_S_soc_S_interrupt_controller_46022000_IRQ_NAME_line6_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_46022000_IRQ_NAME_line6_CONTROLLER DT_N_S_soc_S_interrupt_controller_46022000_IRQ_IDX_6_CONTROLLER
#define DT_N_S_soc_S_interrupt_controller_46022000_IRQ_NAME_line7_VAL_irq DT_N_S_soc_S_interrupt_controller_46022000_IRQ_IDX_7_VAL_irq
#define DT_N_S_soc_S_interrupt_controller_46022000_IRQ_NAME_line7_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_46022000_IRQ_NAME_line7_VAL_priority DT_N_S_soc_S_interrupt_controller_46022000_IRQ_IDX_7_VAL_priority
#define DT_N_S_soc_S_interrupt_controller_46022000_IRQ_NAME_line7_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_46022000_IRQ_NAME_line7_CONTROLLER DT_N_S_soc_S_interrupt_controller_46022000_IRQ_IDX_7_CONTROLLER
#define DT_N_S_soc_S_interrupt_controller_46022000_IRQ_NAME_line8_VAL_irq DT_N_S_soc_S_interrupt_controller_46022000_IRQ_IDX_8_VAL_irq
#define DT_N_S_soc_S_interrupt_controller_46022000_IRQ_NAME_line8_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_46022000_IRQ_NAME_line8_VAL_priority DT_N_S_soc_S_interrupt_controller_46022000_IRQ_IDX_8_VAL_priority
#define DT_N_S_soc_S_interrupt_controller_46022000_IRQ_NAME_line8_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_46022000_IRQ_NAME_line8_CONTROLLER DT_N_S_soc_S_interrupt_controller_46022000_IRQ_IDX_8_CONTROLLER
#define DT_N_S_soc_S_interrupt_controller_46022000_IRQ_NAME_line9_VAL_irq DT_N_S_soc_S_interrupt_controller_46022000_IRQ_IDX_9_VAL_irq
#define DT_N_S_soc_S_interrupt_controller_46022000_IRQ_NAME_line9_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_46022000_IRQ_NAME_line9_VAL_priority DT_N_S_soc_S_interrupt_controller_46022000_IRQ_IDX_9_VAL_priority
#define DT_N_S_soc_S_interrupt_controller_46022000_IRQ_NAME_line9_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_46022000_IRQ_NAME_line9_CONTROLLER DT_N_S_soc_S_interrupt_controller_46022000_IRQ_IDX_9_CONTROLLER
#define DT_N_S_soc_S_interrupt_controller_46022000_IRQ_NAME_line10_VAL_irq DT_N_S_soc_S_interrupt_controller_46022000_IRQ_IDX_10_VAL_irq
#define DT_N_S_soc_S_interrupt_controller_46022000_IRQ_NAME_line10_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_46022000_IRQ_NAME_line10_VAL_priority DT_N_S_soc_S_interrupt_controller_46022000_IRQ_IDX_10_VAL_priority
#define DT_N_S_soc_S_interrupt_controller_46022000_IRQ_NAME_line10_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_46022000_IRQ_NAME_line10_CONTROLLER DT_N_S_soc_S_interrupt_controller_46022000_IRQ_IDX_10_CONTROLLER
#define DT_N_S_soc_S_interrupt_controller_46022000_IRQ_NAME_line11_VAL_irq DT_N_S_soc_S_interrupt_controller_46022000_IRQ_IDX_11_VAL_irq
#define DT_N_S_soc_S_interrupt_controller_46022000_IRQ_NAME_line11_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_46022000_IRQ_NAME_line11_VAL_priority DT_N_S_soc_S_interrupt_controller_46022000_IRQ_IDX_11_VAL_priority
#define DT_N_S_soc_S_interrupt_controller_46022000_IRQ_NAME_line11_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_46022000_IRQ_NAME_line11_CONTROLLER DT_N_S_soc_S_interrupt_controller_46022000_IRQ_IDX_11_CONTROLLER
#define DT_N_S_soc_S_interrupt_controller_46022000_IRQ_NAME_line12_VAL_irq DT_N_S_soc_S_interrupt_controller_46022000_IRQ_IDX_12_VAL_irq
#define DT_N_S_soc_S_interrupt_controller_46022000_IRQ_NAME_line12_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_46022000_IRQ_NAME_line12_VAL_priority DT_N_S_soc_S_interrupt_controller_46022000_IRQ_IDX_12_VAL_priority
#define DT_N_S_soc_S_interrupt_controller_46022000_IRQ_NAME_line12_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_46022000_IRQ_NAME_line12_CONTROLLER DT_N_S_soc_S_interrupt_controller_46022000_IRQ_IDX_12_CONTROLLER
#define DT_N_S_soc_S_interrupt_controller_46022000_IRQ_NAME_line13_VAL_irq DT_N_S_soc_S_interrupt_controller_46022000_IRQ_IDX_13_VAL_irq
#define DT_N_S_soc_S_interrupt_controller_46022000_IRQ_NAME_line13_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_46022000_IRQ_NAME_line13_VAL_priority DT_N_S_soc_S_interrupt_controller_46022000_IRQ_IDX_13_VAL_priority
#define DT_N_S_soc_S_interrupt_controller_46022000_IRQ_NAME_line13_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_46022000_IRQ_NAME_line13_CONTROLLER DT_N_S_soc_S_interrupt_controller_46022000_IRQ_IDX_13_CONTROLLER
#define DT_N_S_soc_S_interrupt_controller_46022000_IRQ_NAME_line14_VAL_irq DT_N_S_soc_S_interrupt_controller_46022000_IRQ_IDX_14_VAL_irq
#define DT_N_S_soc_S_interrupt_controller_46022000_IRQ_NAME_line14_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_46022000_IRQ_NAME_line14_VAL_priority DT_N_S_soc_S_interrupt_controller_46022000_IRQ_IDX_14_VAL_priority
#define DT_N_S_soc_S_interrupt_controller_46022000_IRQ_NAME_line14_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_46022000_IRQ_NAME_line14_CONTROLLER DT_N_S_soc_S_interrupt_controller_46022000_IRQ_IDX_14_CONTROLLER
#define DT_N_S_soc_S_interrupt_controller_46022000_IRQ_NAME_line15_VAL_irq DT_N_S_soc_S_interrupt_controller_46022000_IRQ_IDX_15_VAL_irq
#define DT_N_S_soc_S_interrupt_controller_46022000_IRQ_NAME_line15_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_46022000_IRQ_NAME_line15_VAL_priority DT_N_S_soc_S_interrupt_controller_46022000_IRQ_IDX_15_VAL_priority
#define DT_N_S_soc_S_interrupt_controller_46022000_IRQ_NAME_line15_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_46022000_IRQ_NAME_line15_CONTROLLER DT_N_S_soc_S_interrupt_controller_46022000_IRQ_IDX_15_CONTROLLER
#define DT_N_S_soc_S_interrupt_controller_46022000_COMPAT_MATCHES_st_stm32g0_exti 1
#define DT_N_S_soc_S_interrupt_controller_46022000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_46022000_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_interrupt_controller_46022000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_46022000_COMPAT_MODEL_IDX_0 "stm32g0-exti"
#define DT_N_S_soc_S_interrupt_controller_46022000_COMPAT_MATCHES_st_stm32_exti 1
#define DT_N_S_soc_S_interrupt_controller_46022000_COMPAT_VENDOR_IDX_1_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_46022000_COMPAT_VENDOR_IDX_1 "STMicroelectronics"
#define DT_N_S_soc_S_interrupt_controller_46022000_COMPAT_MODEL_IDX_1_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_46022000_COMPAT_MODEL_IDX_1 "stm32-exti"
#define DT_N_S_soc_S_interrupt_controller_46022000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_interrupt_controller_46022000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_interrupt_controller_46022000_P_reg {1174544384 /* 0x46022000 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_interrupt_controller_46022000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_46022000_P_reg_IDX_0 1174544384
#define DT_N_S_soc_S_interrupt_controller_46022000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_46022000_P_reg_IDX_1 1024
#define DT_N_S_soc_S_interrupt_controller_46022000_P_reg_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_46022000_P_interrupts {11 /* 0xb */, 0 /* 0x0 */, 12 /* 0xc */, 0 /* 0x0 */, 13 /* 0xd */, 0 /* 0x0 */, 14 /* 0xe */, 0 /* 0x0 */, 15 /* 0xf */, 0 /* 0x0 */, 16 /* 0x10 */, 0 /* 0x0 */, 17 /* 0x11 */, 0 /* 0x0 */, 18 /* 0x12 */, 0 /* 0x0 */, 19 /* 0x13 */, 0 /* 0x0 */, 20 /* 0x14 */, 0 /* 0x0 */, 21 /* 0x15 */, 0 /* 0x0 */, 22 /* 0x16 */, 0 /* 0x0 */, 23 /* 0x17 */, 0 /* 0x0 */, 24 /* 0x18 */, 0 /* 0x0 */, 25 /* 0x19 */, 0 /* 0x0 */, 26 /* 0x1a */, 0 /* 0x0 */}
#define DT_N_S_soc_S_interrupt_controller_46022000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_46022000_P_interrupts_IDX_0 11
#define DT_N_S_soc_S_interrupt_controller_46022000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_46022000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_interrupt_controller_46022000_P_interrupts_IDX_2_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_46022000_P_interrupts_IDX_2 12
#define DT_N_S_soc_S_interrupt_controller_46022000_P_interrupts_IDX_3_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_46022000_P_interrupts_IDX_3 0
#define DT_N_S_soc_S_interrupt_controller_46022000_P_interrupts_IDX_4_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_46022000_P_interrupts_IDX_4 13
#define DT_N_S_soc_S_interrupt_controller_46022000_P_interrupts_IDX_5_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_46022000_P_interrupts_IDX_5 0
#define DT_N_S_soc_S_interrupt_controller_46022000_P_interrupts_IDX_6_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_46022000_P_interrupts_IDX_6 14
#define DT_N_S_soc_S_interrupt_controller_46022000_P_interrupts_IDX_7_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_46022000_P_interrupts_IDX_7 0
#define DT_N_S_soc_S_interrupt_controller_46022000_P_interrupts_IDX_8_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_46022000_P_interrupts_IDX_8 15
#define DT_N_S_soc_S_interrupt_controller_46022000_P_interrupts_IDX_9_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_46022000_P_interrupts_IDX_9 0
#define DT_N_S_soc_S_interrupt_controller_46022000_P_interrupts_IDX_10_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_46022000_P_interrupts_IDX_10 16
#define DT_N_S_soc_S_interrupt_controller_46022000_P_interrupts_IDX_11_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_46022000_P_interrupts_IDX_11 0
#define DT_N_S_soc_S_interrupt_controller_46022000_P_interrupts_IDX_12_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_46022000_P_interrupts_IDX_12 17
#define DT_N_S_soc_S_interrupt_controller_46022000_P_interrupts_IDX_13_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_46022000_P_interrupts_IDX_13 0
#define DT_N_S_soc_S_interrupt_controller_46022000_P_interrupts_IDX_14_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_46022000_P_interrupts_IDX_14 18
#define DT_N_S_soc_S_interrupt_controller_46022000_P_interrupts_IDX_15_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_46022000_P_interrupts_IDX_15 0
#define DT_N_S_soc_S_interrupt_controller_46022000_P_interrupts_IDX_16_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_46022000_P_interrupts_IDX_16 19
#define DT_N_S_soc_S_interrupt_controller_46022000_P_interrupts_IDX_17_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_46022000_P_interrupts_IDX_17 0
#define DT_N_S_soc_S_interrupt_controller_46022000_P_interrupts_IDX_18_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_46022000_P_interrupts_IDX_18 20
#define DT_N_S_soc_S_interrupt_controller_46022000_P_interrupts_IDX_19_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_46022000_P_interrupts_IDX_19 0
#define DT_N_S_soc_S_interrupt_controller_46022000_P_interrupts_IDX_20_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_46022000_P_interrupts_IDX_20 21
#define DT_N_S_soc_S_interrupt_controller_46022000_P_interrupts_IDX_21_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_46022000_P_interrupts_IDX_21 0
#define DT_N_S_soc_S_interrupt_controller_46022000_P_interrupts_IDX_22_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_46022000_P_interrupts_IDX_22 22
#define DT_N_S_soc_S_interrupt_controller_46022000_P_interrupts_IDX_23_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_46022000_P_interrupts_IDX_23 0
#define DT_N_S_soc_S_interrupt_controller_46022000_P_interrupts_IDX_24_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_46022000_P_interrupts_IDX_24 23
#define DT_N_S_soc_S_interrupt_controller_46022000_P_interrupts_IDX_25_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_46022000_P_interrupts_IDX_25 0
#define DT_N_S_soc_S_interrupt_controller_46022000_P_interrupts_IDX_26_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_46022000_P_interrupts_IDX_26 24
#define DT_N_S_soc_S_interrupt_controller_46022000_P_interrupts_IDX_27_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_46022000_P_interrupts_IDX_27 0
#define DT_N_S_soc_S_interrupt_controller_46022000_P_interrupts_IDX_28_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_46022000_P_interrupts_IDX_28 25
#define DT_N_S_soc_S_interrupt_controller_46022000_P_interrupts_IDX_29_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_46022000_P_interrupts_IDX_29 0
#define DT_N_S_soc_S_interrupt_controller_46022000_P_interrupts_IDX_30_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_46022000_P_interrupts_IDX_30 26
#define DT_N_S_soc_S_interrupt_controller_46022000_P_interrupts_IDX_31_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_46022000_P_interrupts_IDX_31 0
#define DT_N_S_soc_S_interrupt_controller_46022000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_46022000_P_interrupt_names {"line0", "line1", "line2", "line3", "line4", "line5", "line6", "line7", "line8", "line9", "line10", "line11", "line12", "line13", "line14", "line15"}
#define DT_N_S_soc_S_interrupt_controller_46022000_P_interrupt_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_46022000_P_interrupt_names_IDX_0 "line0"
#define DT_N_S_soc_S_interrupt_controller_46022000_P_interrupt_names_IDX_0_STRING_UNQUOTED line0
#define DT_N_S_soc_S_interrupt_controller_46022000_P_interrupt_names_IDX_0_STRING_TOKEN line0
#define DT_N_S_soc_S_interrupt_controller_46022000_P_interrupt_names_IDX_0_STRING_UPPER_TOKEN LINE0
#define DT_N_S_soc_S_interrupt_controller_46022000_P_interrupt_names_IDX_1_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_46022000_P_interrupt_names_IDX_1 "line1"
#define DT_N_S_soc_S_interrupt_controller_46022000_P_interrupt_names_IDX_1_STRING_UNQUOTED line1
#define DT_N_S_soc_S_interrupt_controller_46022000_P_interrupt_names_IDX_1_STRING_TOKEN line1
#define DT_N_S_soc_S_interrupt_controller_46022000_P_interrupt_names_IDX_1_STRING_UPPER_TOKEN LINE1
#define DT_N_S_soc_S_interrupt_controller_46022000_P_interrupt_names_IDX_2_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_46022000_P_interrupt_names_IDX_2 "line2"
#define DT_N_S_soc_S_interrupt_controller_46022000_P_interrupt_names_IDX_2_STRING_UNQUOTED line2
#define DT_N_S_soc_S_interrupt_controller_46022000_P_interrupt_names_IDX_2_STRING_TOKEN line2
#define DT_N_S_soc_S_interrupt_controller_46022000_P_interrupt_names_IDX_2_STRING_UPPER_TOKEN LINE2
#define DT_N_S_soc_S_interrupt_controller_46022000_P_interrupt_names_IDX_3_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_46022000_P_interrupt_names_IDX_3 "line3"
#define DT_N_S_soc_S_interrupt_controller_46022000_P_interrupt_names_IDX_3_STRING_UNQUOTED line3
#define DT_N_S_soc_S_interrupt_controller_46022000_P_interrupt_names_IDX_3_STRING_TOKEN line3
#define DT_N_S_soc_S_interrupt_controller_46022000_P_interrupt_names_IDX_3_STRING_UPPER_TOKEN LINE3
#define DT_N_S_soc_S_interrupt_controller_46022000_P_interrupt_names_IDX_4_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_46022000_P_interrupt_names_IDX_4 "line4"
#define DT_N_S_soc_S_interrupt_controller_46022000_P_interrupt_names_IDX_4_STRING_UNQUOTED line4
#define DT_N_S_soc_S_interrupt_controller_46022000_P_interrupt_names_IDX_4_STRING_TOKEN line4
#define DT_N_S_soc_S_interrupt_controller_46022000_P_interrupt_names_IDX_4_STRING_UPPER_TOKEN LINE4
#define DT_N_S_soc_S_interrupt_controller_46022000_P_interrupt_names_IDX_5_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_46022000_P_interrupt_names_IDX_5 "line5"
#define DT_N_S_soc_S_interrupt_controller_46022000_P_interrupt_names_IDX_5_STRING_UNQUOTED line5
#define DT_N_S_soc_S_interrupt_controller_46022000_P_interrupt_names_IDX_5_STRING_TOKEN line5
#define DT_N_S_soc_S_interrupt_controller_46022000_P_interrupt_names_IDX_5_STRING_UPPER_TOKEN LINE5
#define DT_N_S_soc_S_interrupt_controller_46022000_P_interrupt_names_IDX_6_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_46022000_P_interrupt_names_IDX_6 "line6"
#define DT_N_S_soc_S_interrupt_controller_46022000_P_interrupt_names_IDX_6_STRING_UNQUOTED line6
#define DT_N_S_soc_S_interrupt_controller_46022000_P_interrupt_names_IDX_6_STRING_TOKEN line6
#define DT_N_S_soc_S_interrupt_controller_46022000_P_interrupt_names_IDX_6_STRING_UPPER_TOKEN LINE6
#define DT_N_S_soc_S_interrupt_controller_46022000_P_interrupt_names_IDX_7_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_46022000_P_interrupt_names_IDX_7 "line7"
#define DT_N_S_soc_S_interrupt_controller_46022000_P_interrupt_names_IDX_7_STRING_UNQUOTED line7
#define DT_N_S_soc_S_interrupt_controller_46022000_P_interrupt_names_IDX_7_STRING_TOKEN line7
#define DT_N_S_soc_S_interrupt_controller_46022000_P_interrupt_names_IDX_7_STRING_UPPER_TOKEN LINE7
#define DT_N_S_soc_S_interrupt_controller_46022000_P_interrupt_names_IDX_8_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_46022000_P_interrupt_names_IDX_8 "line8"
#define DT_N_S_soc_S_interrupt_controller_46022000_P_interrupt_names_IDX_8_STRING_UNQUOTED line8
#define DT_N_S_soc_S_interrupt_controller_46022000_P_interrupt_names_IDX_8_STRING_TOKEN line8
#define DT_N_S_soc_S_interrupt_controller_46022000_P_interrupt_names_IDX_8_STRING_UPPER_TOKEN LINE8
#define DT_N_S_soc_S_interrupt_controller_46022000_P_interrupt_names_IDX_9_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_46022000_P_interrupt_names_IDX_9 "line9"
#define DT_N_S_soc_S_interrupt_controller_46022000_P_interrupt_names_IDX_9_STRING_UNQUOTED line9
#define DT_N_S_soc_S_interrupt_controller_46022000_P_interrupt_names_IDX_9_STRING_TOKEN line9
#define DT_N_S_soc_S_interrupt_controller_46022000_P_interrupt_names_IDX_9_STRING_UPPER_TOKEN LINE9
#define DT_N_S_soc_S_interrupt_controller_46022000_P_interrupt_names_IDX_10_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_46022000_P_interrupt_names_IDX_10 "line10"
#define DT_N_S_soc_S_interrupt_controller_46022000_P_interrupt_names_IDX_10_STRING_UNQUOTED line10
#define DT_N_S_soc_S_interrupt_controller_46022000_P_interrupt_names_IDX_10_STRING_TOKEN line10
#define DT_N_S_soc_S_interrupt_controller_46022000_P_interrupt_names_IDX_10_STRING_UPPER_TOKEN LINE10
#define DT_N_S_soc_S_interrupt_controller_46022000_P_interrupt_names_IDX_11_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_46022000_P_interrupt_names_IDX_11 "line11"
#define DT_N_S_soc_S_interrupt_controller_46022000_P_interrupt_names_IDX_11_STRING_UNQUOTED line11
#define DT_N_S_soc_S_interrupt_controller_46022000_P_interrupt_names_IDX_11_STRING_TOKEN line11
#define DT_N_S_soc_S_interrupt_controller_46022000_P_interrupt_names_IDX_11_STRING_UPPER_TOKEN LINE11
#define DT_N_S_soc_S_interrupt_controller_46022000_P_interrupt_names_IDX_12_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_46022000_P_interrupt_names_IDX_12 "line12"
#define DT_N_S_soc_S_interrupt_controller_46022000_P_interrupt_names_IDX_12_STRING_UNQUOTED line12
#define DT_N_S_soc_S_interrupt_controller_46022000_P_interrupt_names_IDX_12_STRING_TOKEN line12
#define DT_N_S_soc_S_interrupt_controller_46022000_P_interrupt_names_IDX_12_STRING_UPPER_TOKEN LINE12
#define DT_N_S_soc_S_interrupt_controller_46022000_P_interrupt_names_IDX_13_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_46022000_P_interrupt_names_IDX_13 "line13"
#define DT_N_S_soc_S_interrupt_controller_46022000_P_interrupt_names_IDX_13_STRING_UNQUOTED line13
#define DT_N_S_soc_S_interrupt_controller_46022000_P_interrupt_names_IDX_13_STRING_TOKEN line13
#define DT_N_S_soc_S_interrupt_controller_46022000_P_interrupt_names_IDX_13_STRING_UPPER_TOKEN LINE13
#define DT_N_S_soc_S_interrupt_controller_46022000_P_interrupt_names_IDX_14_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_46022000_P_interrupt_names_IDX_14 "line14"
#define DT_N_S_soc_S_interrupt_controller_46022000_P_interrupt_names_IDX_14_STRING_UNQUOTED line14
#define DT_N_S_soc_S_interrupt_controller_46022000_P_interrupt_names_IDX_14_STRING_TOKEN line14
#define DT_N_S_soc_S_interrupt_controller_46022000_P_interrupt_names_IDX_14_STRING_UPPER_TOKEN LINE14
#define DT_N_S_soc_S_interrupt_controller_46022000_P_interrupt_names_IDX_15_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_46022000_P_interrupt_names_IDX_15 "line15"
#define DT_N_S_soc_S_interrupt_controller_46022000_P_interrupt_names_IDX_15_STRING_UNQUOTED line15
#define DT_N_S_soc_S_interrupt_controller_46022000_P_interrupt_names_IDX_15_STRING_TOKEN line15
#define DT_N_S_soc_S_interrupt_controller_46022000_P_interrupt_names_IDX_15_STRING_UPPER_TOKEN LINE15
#define DT_N_S_soc_S_interrupt_controller_46022000_P_interrupt_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_interrupt_controller_46022000, interrupt_names, 0) \
	fn(DT_N_S_soc_S_interrupt_controller_46022000, interrupt_names, 1) \
	fn(DT_N_S_soc_S_interrupt_controller_46022000, interrupt_names, 2) \
	fn(DT_N_S_soc_S_interrupt_controller_46022000, interrupt_names, 3) \
	fn(DT_N_S_soc_S_interrupt_controller_46022000, interrupt_names, 4) \
	fn(DT_N_S_soc_S_interrupt_controller_46022000, interrupt_names, 5) \
	fn(DT_N_S_soc_S_interrupt_controller_46022000, interrupt_names, 6) \
	fn(DT_N_S_soc_S_interrupt_controller_46022000, interrupt_names, 7) \
	fn(DT_N_S_soc_S_interrupt_controller_46022000, interrupt_names, 8) \
	fn(DT_N_S_soc_S_interrupt_controller_46022000, interrupt_names, 9) \
	fn(DT_N_S_soc_S_interrupt_controller_46022000, interrupt_names, 10) \
	fn(DT_N_S_soc_S_interrupt_controller_46022000, interrupt_names, 11) \
	fn(DT_N_S_soc_S_interrupt_controller_46022000, interrupt_names, 12) \
	fn(DT_N_S_soc_S_interrupt_controller_46022000, interrupt_names, 13) \
	fn(DT_N_S_soc_S_interrupt_controller_46022000, interrupt_names, 14) \
	fn(DT_N_S_soc_S_interrupt_controller_46022000, interrupt_names, 15)
#define DT_N_S_soc_S_interrupt_controller_46022000_P_interrupt_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_interrupt_controller_46022000, interrupt_names, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_interrupt_controller_46022000, interrupt_names, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_interrupt_controller_46022000, interrupt_names, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_interrupt_controller_46022000, interrupt_names, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_interrupt_controller_46022000, interrupt_names, 4) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_interrupt_controller_46022000, interrupt_names, 5) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_interrupt_controller_46022000, interrupt_names, 6) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_interrupt_controller_46022000, interrupt_names, 7) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_interrupt_controller_46022000, interrupt_names, 8) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_interrupt_controller_46022000, interrupt_names, 9) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_interrupt_controller_46022000, interrupt_names, 10) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_interrupt_controller_46022000, interrupt_names, 11) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_interrupt_controller_46022000, interrupt_names, 12) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_interrupt_controller_46022000, interrupt_names, 13) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_interrupt_controller_46022000, interrupt_names, 14) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_interrupt_controller_46022000, interrupt_names, 15)
#define DT_N_S_soc_S_interrupt_controller_46022000_P_interrupt_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_interrupt_controller_46022000, interrupt_names, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_interrupt_controller_46022000, interrupt_names, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_interrupt_controller_46022000, interrupt_names, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_interrupt_controller_46022000, interrupt_names, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_interrupt_controller_46022000, interrupt_names, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_interrupt_controller_46022000, interrupt_names, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_interrupt_controller_46022000, interrupt_names, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_interrupt_controller_46022000, interrupt_names, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_interrupt_controller_46022000, interrupt_names, 8, __VA_ARGS__) \
	fn(DT_N_S_soc_S_interrupt_controller_46022000, interrupt_names, 9, __VA_ARGS__) \
	fn(DT_N_S_soc_S_interrupt_controller_46022000, interrupt_names, 10, __VA_ARGS__) \
	fn(DT_N_S_soc_S_interrupt_controller_46022000, interrupt_names, 11, __VA_ARGS__) \
	fn(DT_N_S_soc_S_interrupt_controller_46022000, interrupt_names, 12, __VA_ARGS__) \
	fn(DT_N_S_soc_S_interrupt_controller_46022000, interrupt_names, 13, __VA_ARGS__) \
	fn(DT_N_S_soc_S_interrupt_controller_46022000, interrupt_names, 14, __VA_ARGS__) \
	fn(DT_N_S_soc_S_interrupt_controller_46022000, interrupt_names, 15, __VA_ARGS__)
#define DT_N_S_soc_S_interrupt_controller_46022000_P_interrupt_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_interrupt_controller_46022000, interrupt_names, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_interrupt_controller_46022000, interrupt_names, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_interrupt_controller_46022000, interrupt_names, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_interrupt_controller_46022000, interrupt_names, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_interrupt_controller_46022000, interrupt_names, 4, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_interrupt_controller_46022000, interrupt_names, 5, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_interrupt_controller_46022000, interrupt_names, 6, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_interrupt_controller_46022000, interrupt_names, 7, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_interrupt_controller_46022000, interrupt_names, 8, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_interrupt_controller_46022000, interrupt_names, 9, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_interrupt_controller_46022000, interrupt_names, 10, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_interrupt_controller_46022000, interrupt_names, 11, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_interrupt_controller_46022000, interrupt_names, 12, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_interrupt_controller_46022000, interrupt_names, 13, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_interrupt_controller_46022000, interrupt_names, 14, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_interrupt_controller_46022000, interrupt_names, 15, __VA_ARGS__)
#define DT_N_S_soc_S_interrupt_controller_46022000_P_interrupt_names_LEN 16
#define DT_N_S_soc_S_interrupt_controller_46022000_P_interrupt_names_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_46022000_P_num_lines 32
#define DT_N_S_soc_S_interrupt_controller_46022000_P_num_lines_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_46022000_P_num_gpio_lines 16
#define DT_N_S_soc_S_interrupt_controller_46022000_P_num_gpio_lines_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_46022000_P_line_ranges {0 /* 0x0 */, 1 /* 0x1 */, 1 /* 0x1 */, 1 /* 0x1 */, 2 /* 0x2 */, 1 /* 0x1 */, 3 /* 0x3 */, 1 /* 0x1 */, 4 /* 0x4 */, 1 /* 0x1 */, 5 /* 0x5 */, 1 /* 0x1 */, 6 /* 0x6 */, 1 /* 0x1 */, 7 /* 0x7 */, 1 /* 0x1 */, 8 /* 0x8 */, 1 /* 0x1 */, 9 /* 0x9 */, 1 /* 0x1 */, 10 /* 0xa */, 1 /* 0x1 */, 11 /* 0xb */, 1 /* 0x1 */, 12 /* 0xc */, 1 /* 0x1 */, 13 /* 0xd */, 1 /* 0x1 */, 14 /* 0xe */, 1 /* 0x1 */, 15 /* 0xf */, 1 /* 0x1 */}
#define DT_N_S_soc_S_interrupt_controller_46022000_P_line_ranges_IDX_0_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_46022000_P_line_ranges_IDX_0 0
#define DT_N_S_soc_S_interrupt_controller_46022000_P_line_ranges_IDX_1_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_46022000_P_line_ranges_IDX_1 1
#define DT_N_S_soc_S_interrupt_controller_46022000_P_line_ranges_IDX_2_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_46022000_P_line_ranges_IDX_2 1
#define DT_N_S_soc_S_interrupt_controller_46022000_P_line_ranges_IDX_3_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_46022000_P_line_ranges_IDX_3 1
#define DT_N_S_soc_S_interrupt_controller_46022000_P_line_ranges_IDX_4_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_46022000_P_line_ranges_IDX_4 2
#define DT_N_S_soc_S_interrupt_controller_46022000_P_line_ranges_IDX_5_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_46022000_P_line_ranges_IDX_5 1
#define DT_N_S_soc_S_interrupt_controller_46022000_P_line_ranges_IDX_6_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_46022000_P_line_ranges_IDX_6 3
#define DT_N_S_soc_S_interrupt_controller_46022000_P_line_ranges_IDX_7_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_46022000_P_line_ranges_IDX_7 1
#define DT_N_S_soc_S_interrupt_controller_46022000_P_line_ranges_IDX_8_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_46022000_P_line_ranges_IDX_8 4
#define DT_N_S_soc_S_interrupt_controller_46022000_P_line_ranges_IDX_9_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_46022000_P_line_ranges_IDX_9 1
#define DT_N_S_soc_S_interrupt_controller_46022000_P_line_ranges_IDX_10_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_46022000_P_line_ranges_IDX_10 5
#define DT_N_S_soc_S_interrupt_controller_46022000_P_line_ranges_IDX_11_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_46022000_P_line_ranges_IDX_11 1
#define DT_N_S_soc_S_interrupt_controller_46022000_P_line_ranges_IDX_12_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_46022000_P_line_ranges_IDX_12 6
#define DT_N_S_soc_S_interrupt_controller_46022000_P_line_ranges_IDX_13_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_46022000_P_line_ranges_IDX_13 1
#define DT_N_S_soc_S_interrupt_controller_46022000_P_line_ranges_IDX_14_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_46022000_P_line_ranges_IDX_14 7
#define DT_N_S_soc_S_interrupt_controller_46022000_P_line_ranges_IDX_15_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_46022000_P_line_ranges_IDX_15 1
#define DT_N_S_soc_S_interrupt_controller_46022000_P_line_ranges_IDX_16_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_46022000_P_line_ranges_IDX_16 8
#define DT_N_S_soc_S_interrupt_controller_46022000_P_line_ranges_IDX_17_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_46022000_P_line_ranges_IDX_17 1
#define DT_N_S_soc_S_interrupt_controller_46022000_P_line_ranges_IDX_18_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_46022000_P_line_ranges_IDX_18 9
#define DT_N_S_soc_S_interrupt_controller_46022000_P_line_ranges_IDX_19_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_46022000_P_line_ranges_IDX_19 1
#define DT_N_S_soc_S_interrupt_controller_46022000_P_line_ranges_IDX_20_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_46022000_P_line_ranges_IDX_20 10
#define DT_N_S_soc_S_interrupt_controller_46022000_P_line_ranges_IDX_21_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_46022000_P_line_ranges_IDX_21 1
#define DT_N_S_soc_S_interrupt_controller_46022000_P_line_ranges_IDX_22_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_46022000_P_line_ranges_IDX_22 11
#define DT_N_S_soc_S_interrupt_controller_46022000_P_line_ranges_IDX_23_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_46022000_P_line_ranges_IDX_23 1
#define DT_N_S_soc_S_interrupt_controller_46022000_P_line_ranges_IDX_24_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_46022000_P_line_ranges_IDX_24 12
#define DT_N_S_soc_S_interrupt_controller_46022000_P_line_ranges_IDX_25_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_46022000_P_line_ranges_IDX_25 1
#define DT_N_S_soc_S_interrupt_controller_46022000_P_line_ranges_IDX_26_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_46022000_P_line_ranges_IDX_26 13
#define DT_N_S_soc_S_interrupt_controller_46022000_P_line_ranges_IDX_27_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_46022000_P_line_ranges_IDX_27 1
#define DT_N_S_soc_S_interrupt_controller_46022000_P_line_ranges_IDX_28_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_46022000_P_line_ranges_IDX_28 14
#define DT_N_S_soc_S_interrupt_controller_46022000_P_line_ranges_IDX_29_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_46022000_P_line_ranges_IDX_29 1
#define DT_N_S_soc_S_interrupt_controller_46022000_P_line_ranges_IDX_30_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_46022000_P_line_ranges_IDX_30 15
#define DT_N_S_soc_S_interrupt_controller_46022000_P_line_ranges_IDX_31_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_46022000_P_line_ranges_IDX_31 1
#define DT_N_S_soc_S_interrupt_controller_46022000_P_line_ranges_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_interrupt_controller_46022000, line_ranges, 0) \
	fn(DT_N_S_soc_S_interrupt_controller_46022000, line_ranges, 1) \
	fn(DT_N_S_soc_S_interrupt_controller_46022000, line_ranges, 2) \
	fn(DT_N_S_soc_S_interrupt_controller_46022000, line_ranges, 3) \
	fn(DT_N_S_soc_S_interrupt_controller_46022000, line_ranges, 4) \
	fn(DT_N_S_soc_S_interrupt_controller_46022000, line_ranges, 5) \
	fn(DT_N_S_soc_S_interrupt_controller_46022000, line_ranges, 6) \
	fn(DT_N_S_soc_S_interrupt_controller_46022000, line_ranges, 7) \
	fn(DT_N_S_soc_S_interrupt_controller_46022000, line_ranges, 8) \
	fn(DT_N_S_soc_S_interrupt_controller_46022000, line_ranges, 9) \
	fn(DT_N_S_soc_S_interrupt_controller_46022000, line_ranges, 10) \
	fn(DT_N_S_soc_S_interrupt_controller_46022000, line_ranges, 11) \
	fn(DT_N_S_soc_S_interrupt_controller_46022000, line_ranges, 12) \
	fn(DT_N_S_soc_S_interrupt_controller_46022000, line_ranges, 13) \
	fn(DT_N_S_soc_S_interrupt_controller_46022000, line_ranges, 14) \
	fn(DT_N_S_soc_S_interrupt_controller_46022000, line_ranges, 15) \
	fn(DT_N_S_soc_S_interrupt_controller_46022000, line_ranges, 16) \
	fn(DT_N_S_soc_S_interrupt_controller_46022000, line_ranges, 17) \
	fn(DT_N_S_soc_S_interrupt_controller_46022000, line_ranges, 18) \
	fn(DT_N_S_soc_S_interrupt_controller_46022000, line_ranges, 19) \
	fn(DT_N_S_soc_S_interrupt_controller_46022000, line_ranges, 20) \
	fn(DT_N_S_soc_S_interrupt_controller_46022000, line_ranges, 21) \
	fn(DT_N_S_soc_S_interrupt_controller_46022000, line_ranges, 22) \
	fn(DT_N_S_soc_S_interrupt_controller_46022000, line_ranges, 23) \
	fn(DT_N_S_soc_S_interrupt_controller_46022000, line_ranges, 24) \
	fn(DT_N_S_soc_S_interrupt_controller_46022000, line_ranges, 25) \
	fn(DT_N_S_soc_S_interrupt_controller_46022000, line_ranges, 26) \
	fn(DT_N_S_soc_S_interrupt_controller_46022000, line_ranges, 27) \
	fn(DT_N_S_soc_S_interrupt_controller_46022000, line_ranges, 28) \
	fn(DT_N_S_soc_S_interrupt_controller_46022000, line_ranges, 29) \
	fn(DT_N_S_soc_S_interrupt_controller_46022000, line_ranges, 30) \
	fn(DT_N_S_soc_S_interrupt_controller_46022000, line_ranges, 31)
#define DT_N_S_soc_S_interrupt_controller_46022000_P_line_ranges_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_interrupt_controller_46022000, line_ranges, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_interrupt_controller_46022000, line_ranges, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_interrupt_controller_46022000, line_ranges, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_interrupt_controller_46022000, line_ranges, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_interrupt_controller_46022000, line_ranges, 4) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_interrupt_controller_46022000, line_ranges, 5) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_interrupt_controller_46022000, line_ranges, 6) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_interrupt_controller_46022000, line_ranges, 7) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_interrupt_controller_46022000, line_ranges, 8) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_interrupt_controller_46022000, line_ranges, 9) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_interrupt_controller_46022000, line_ranges, 10) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_interrupt_controller_46022000, line_ranges, 11) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_interrupt_controller_46022000, line_ranges, 12) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_interrupt_controller_46022000, line_ranges, 13) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_interrupt_controller_46022000, line_ranges, 14) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_interrupt_controller_46022000, line_ranges, 15) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_interrupt_controller_46022000, line_ranges, 16) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_interrupt_controller_46022000, line_ranges, 17) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_interrupt_controller_46022000, line_ranges, 18) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_interrupt_controller_46022000, line_ranges, 19) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_interrupt_controller_46022000, line_ranges, 20) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_interrupt_controller_46022000, line_ranges, 21) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_interrupt_controller_46022000, line_ranges, 22) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_interrupt_controller_46022000, line_ranges, 23) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_interrupt_controller_46022000, line_ranges, 24) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_interrupt_controller_46022000, line_ranges, 25) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_interrupt_controller_46022000, line_ranges, 26) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_interrupt_controller_46022000, line_ranges, 27) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_interrupt_controller_46022000, line_ranges, 28) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_interrupt_controller_46022000, line_ranges, 29) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_interrupt_controller_46022000, line_ranges, 30) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_interrupt_controller_46022000, line_ranges, 31)
#define DT_N_S_soc_S_interrupt_controller_46022000_P_line_ranges_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_interrupt_controller_46022000, line_ranges, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_interrupt_controller_46022000, line_ranges, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_interrupt_controller_46022000, line_ranges, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_interrupt_controller_46022000, line_ranges, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_interrupt_controller_46022000, line_ranges, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_interrupt_controller_46022000, line_ranges, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_interrupt_controller_46022000, line_ranges, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_interrupt_controller_46022000, line_ranges, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_interrupt_controller_46022000, line_ranges, 8, __VA_ARGS__) \
	fn(DT_N_S_soc_S_interrupt_controller_46022000, line_ranges, 9, __VA_ARGS__) \
	fn(DT_N_S_soc_S_interrupt_controller_46022000, line_ranges, 10, __VA_ARGS__) \
	fn(DT_N_S_soc_S_interrupt_controller_46022000, line_ranges, 11, __VA_ARGS__) \
	fn(DT_N_S_soc_S_interrupt_controller_46022000, line_ranges, 12, __VA_ARGS__) \
	fn(DT_N_S_soc_S_interrupt_controller_46022000, line_ranges, 13, __VA_ARGS__) \
	fn(DT_N_S_soc_S_interrupt_controller_46022000, line_ranges, 14, __VA_ARGS__) \
	fn(DT_N_S_soc_S_interrupt_controller_46022000, line_ranges, 15, __VA_ARGS__) \
	fn(DT_N_S_soc_S_interrupt_controller_46022000, line_ranges, 16, __VA_ARGS__) \
	fn(DT_N_S_soc_S_interrupt_controller_46022000, line_ranges, 17, __VA_ARGS__) \
	fn(DT_N_S_soc_S_interrupt_controller_46022000, line_ranges, 18, __VA_ARGS__) \
	fn(DT_N_S_soc_S_interrupt_controller_46022000, line_ranges, 19, __VA_ARGS__) \
	fn(DT_N_S_soc_S_interrupt_controller_46022000, line_ranges, 20, __VA_ARGS__) \
	fn(DT_N_S_soc_S_interrupt_controller_46022000, line_ranges, 21, __VA_ARGS__) \
	fn(DT_N_S_soc_S_interrupt_controller_46022000, line_ranges, 22, __VA_ARGS__) \
	fn(DT_N_S_soc_S_interrupt_controller_46022000, line_ranges, 23, __VA_ARGS__) \
	fn(DT_N_S_soc_S_interrupt_controller_46022000, line_ranges, 24, __VA_ARGS__) \
	fn(DT_N_S_soc_S_interrupt_controller_46022000, line_ranges, 25, __VA_ARGS__) \
	fn(DT_N_S_soc_S_interrupt_controller_46022000, line_ranges, 26, __VA_ARGS__) \
	fn(DT_N_S_soc_S_interrupt_controller_46022000, line_ranges, 27, __VA_ARGS__) \
	fn(DT_N_S_soc_S_interrupt_controller_46022000, line_ranges, 28, __VA_ARGS__) \
	fn(DT_N_S_soc_S_interrupt_controller_46022000, line_ranges, 29, __VA_ARGS__) \
	fn(DT_N_S_soc_S_interrupt_controller_46022000, line_ranges, 30, __VA_ARGS__) \
	fn(DT_N_S_soc_S_interrupt_controller_46022000, line_ranges, 31, __VA_ARGS__)
#define DT_N_S_soc_S_interrupt_controller_46022000_P_line_ranges_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_interrupt_controller_46022000, line_ranges, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_interrupt_controller_46022000, line_ranges, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_interrupt_controller_46022000, line_ranges, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_interrupt_controller_46022000, line_ranges, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_interrupt_controller_46022000, line_ranges, 4, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_interrupt_controller_46022000, line_ranges, 5, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_interrupt_controller_46022000, line_ranges, 6, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_interrupt_controller_46022000, line_ranges, 7, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_interrupt_controller_46022000, line_ranges, 8, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_interrupt_controller_46022000, line_ranges, 9, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_interrupt_controller_46022000, line_ranges, 10, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_interrupt_controller_46022000, line_ranges, 11, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_interrupt_controller_46022000, line_ranges, 12, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_interrupt_controller_46022000, line_ranges, 13, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_interrupt_controller_46022000, line_ranges, 14, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_interrupt_controller_46022000, line_ranges, 15, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_interrupt_controller_46022000, line_ranges, 16, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_interrupt_controller_46022000, line_ranges, 17, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_interrupt_controller_46022000, line_ranges, 18, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_interrupt_controller_46022000, line_ranges, 19, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_interrupt_controller_46022000, line_ranges, 20, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_interrupt_controller_46022000, line_ranges, 21, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_interrupt_controller_46022000, line_ranges, 22, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_interrupt_controller_46022000, line_ranges, 23, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_interrupt_controller_46022000, line_ranges, 24, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_interrupt_controller_46022000, line_ranges, 25, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_interrupt_controller_46022000, line_ranges, 26, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_interrupt_controller_46022000, line_ranges, 27, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_interrupt_controller_46022000, line_ranges, 28, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_interrupt_controller_46022000, line_ranges, 29, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_interrupt_controller_46022000, line_ranges, 30, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_interrupt_controller_46022000, line_ranges, 31, __VA_ARGS__)
#define DT_N_S_soc_S_interrupt_controller_46022000_P_line_ranges_LEN 32
#define DT_N_S_soc_S_interrupt_controller_46022000_P_line_ranges_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_46022000_P_compatible {"st,stm32g0-exti", "st,stm32-exti"}
#define DT_N_S_soc_S_interrupt_controller_46022000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_46022000_P_compatible_IDX_0 "st,stm32g0-exti"
#define DT_N_S_soc_S_interrupt_controller_46022000_P_compatible_IDX_0_STRING_UNQUOTED st,stm32g0-exti
#define DT_N_S_soc_S_interrupt_controller_46022000_P_compatible_IDX_0_STRING_TOKEN st_stm32g0_exti
#define DT_N_S_soc_S_interrupt_controller_46022000_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32G0_EXTI
#define DT_N_S_soc_S_interrupt_controller_46022000_P_compatible_IDX_1_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_46022000_P_compatible_IDX_1 "st,stm32-exti"
#define DT_N_S_soc_S_interrupt_controller_46022000_P_compatible_IDX_1_STRING_UNQUOTED st,stm32-exti
#define DT_N_S_soc_S_interrupt_controller_46022000_P_compatible_IDX_1_STRING_TOKEN st_stm32_exti
#define DT_N_S_soc_S_interrupt_controller_46022000_P_compatible_IDX_1_STRING_UPPER_TOKEN ST_STM32_EXTI
#define DT_N_S_soc_S_interrupt_controller_46022000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_interrupt_controller_46022000, compatible, 0) \
	fn(DT_N_S_soc_S_interrupt_controller_46022000, compatible, 1)
#define DT_N_S_soc_S_interrupt_controller_46022000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_interrupt_controller_46022000, compatible, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_interrupt_controller_46022000, compatible, 1)
#define DT_N_S_soc_S_interrupt_controller_46022000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_interrupt_controller_46022000, compatible, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_interrupt_controller_46022000, compatible, 1, __VA_ARGS__)
#define DT_N_S_soc_S_interrupt_controller_46022000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_interrupt_controller_46022000, compatible, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_interrupt_controller_46022000, compatible, 1, __VA_ARGS__)
#define DT_N_S_soc_S_interrupt_controller_46022000_P_compatible_LEN 2
#define DT_N_S_soc_S_interrupt_controller_46022000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_46022000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_46022000_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_46020c00
#define DT_N_S_soc_S_interrupt_controller_46022000_P_clocks_IDX_0_VAL_bus 168
#define DT_N_S_soc_S_interrupt_controller_46022000_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_46022000_P_clocks_IDX_0_VAL_bits 2
#define DT_N_S_soc_S_interrupt_controller_46022000_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_46022000_P_clocks_IDX_0_FOREACH_CELL(fn) fn(DT_N_S_soc_S_interrupt_controller_46022000, clocks, 0, bus) \
	fn(DT_N_S_soc_S_interrupt_controller_46022000, clocks, 0, bits)
#define DT_N_S_soc_S_interrupt_controller_46022000_P_clocks_IDX_0_FOREACH_CELL_SEP(fn, sep) fn(DT_N_S_soc_S_interrupt_controller_46022000, clocks, 0, bus) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_interrupt_controller_46022000, clocks, 0, bits)
#define DT_N_S_soc_S_interrupt_controller_46022000_P_clocks_IDX_0_NUM_CELLS 2
#define DT_N_S_soc_S_interrupt_controller_46022000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_interrupt_controller_46022000, clocks, 0)
#define DT_N_S_soc_S_interrupt_controller_46022000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_interrupt_controller_46022000, clocks, 0)
#define DT_N_S_soc_S_interrupt_controller_46022000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_interrupt_controller_46022000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_interrupt_controller_46022000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_interrupt_controller_46022000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_interrupt_controller_46022000_P_clocks_LEN 1
#define DT_N_S_soc_S_interrupt_controller_46022000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_46022000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_interrupt_controller_46022000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_46022000_P_wakeup_source 0
#define DT_N_S_soc_S_interrupt_controller_46022000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_46022000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_interrupt_controller_46022000_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_46022000_P_interrupt_controller 1
#define DT_N_S_soc_S_interrupt_controller_46022000_P_interrupt_controller_EXISTS 1

/*
 * Devicetree node: /soc/memory@40036400
 *
 * Node identifier: DT_N_S_soc_S_memory_40036400
 *
 * Binding (compatible = zephyr,memory-region):
 *   $ZEPHYR_BASE\dts\bindings\base\zephyr,memory-region.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_memory_40036400_PATH "/soc/memory@40036400"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_memory_40036400_FULL_NAME "memory@40036400"
#define DT_N_S_soc_S_memory_40036400_FULL_NAME_UNQUOTED memory@40036400
#define DT_N_S_soc_S_memory_40036400_FULL_NAME_TOKEN memory_40036400
#define DT_N_S_soc_S_memory_40036400_FULL_NAME_UPPER_TOKEN MEMORY_40036400

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_memory_40036400_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_memory_40036400_CHILD_IDX 8

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_memory_40036400_NODELABEL_NUM 1
#define DT_N_S_soc_S_memory_40036400_FOREACH_NODELABEL(fn) fn(backup_sram)
#define DT_N_S_soc_S_memory_40036400_FOREACH_NODELABEL_VARGS(fn, ...) fn(backup_sram, __VA_ARGS__)
#define DT_N_S_soc_S_memory_40036400_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_memory_40036400_CHILD_NUM 0
#define DT_N_S_soc_S_memory_40036400_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_memory_40036400_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_memory_40036400_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_memory_40036400_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_memory_40036400_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_memory_40036400_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_memory_40036400_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_memory_40036400_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_memory_40036400_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_memory_40036400_HASH cntn0YFlnJ_1I4rI38y7Hswi1NdgrsWQhsamQE6_HzA

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_memory_40036400_ORD 96
#define DT_N_S_soc_S_memory_40036400_ORD_STR_SORTABLE 00096

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_memory_40036400_REQUIRES_ORDS \
	4, /* /soc */ \
	9, /* /soc/rcc@46020c00 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_memory_40036400_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_memory_40036400_EXISTS 1
#define DT_N_INST_1_zephyr_memory_region DT_N_S_soc_S_memory_40036400
#define DT_N_INST_0_st_stm32_backup_sram DT_N_S_soc_S_memory_40036400
#define DT_N_NODELABEL_backup_sram       DT_N_S_soc_S_memory_40036400

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_memory_40036400_REG_NUM 1
#define DT_N_S_soc_S_memory_40036400_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_memory_40036400_REG_IDX_0_VAL_ADDRESS 1073964032 /* 0x40036400 */
#define DT_N_S_soc_S_memory_40036400_REG_IDX_0_VAL_SIZE 2048 /* 0x800 */
#define DT_N_S_soc_S_memory_40036400_RANGES_NUM 0
#define DT_N_S_soc_S_memory_40036400_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_memory_40036400_IRQ_NUM 0
#define DT_N_S_soc_S_memory_40036400_IRQ_LEVEL 0
#define DT_N_S_soc_S_memory_40036400_COMPAT_MATCHES_zephyr_memory_region 1
#define DT_N_S_soc_S_memory_40036400_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_memory_40036400_COMPAT_VENDOR_IDX_0 "The Zephyr Project"
#define DT_N_S_soc_S_memory_40036400_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_memory_40036400_COMPAT_MODEL_IDX_0 "memory-region"
#define DT_N_S_soc_S_memory_40036400_COMPAT_MATCHES_st_stm32_backup_sram 1
#define DT_N_S_soc_S_memory_40036400_COMPAT_VENDOR_IDX_1_EXISTS 1
#define DT_N_S_soc_S_memory_40036400_COMPAT_VENDOR_IDX_1 "STMicroelectronics"
#define DT_N_S_soc_S_memory_40036400_COMPAT_MODEL_IDX_1_EXISTS 1
#define DT_N_S_soc_S_memory_40036400_COMPAT_MODEL_IDX_1 "stm32-backup-sram"
#define DT_N_S_soc_S_memory_40036400_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_memory_40036400_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_memory_40036400_P_zephyr_memory_region "BACKUP_SRAM"
#define DT_N_S_soc_S_memory_40036400_P_zephyr_memory_region_STRING_UNQUOTED BACKUP_SRAM
#define DT_N_S_soc_S_memory_40036400_P_zephyr_memory_region_STRING_TOKEN BACKUP_SRAM
#define DT_N_S_soc_S_memory_40036400_P_zephyr_memory_region_STRING_UPPER_TOKEN BACKUP_SRAM
#define DT_N_S_soc_S_memory_40036400_P_zephyr_memory_region_IDX_0 "BACKUP_SRAM"
#define DT_N_S_soc_S_memory_40036400_P_zephyr_memory_region_IDX_0_EXISTS 1
#define DT_N_S_soc_S_memory_40036400_P_zephyr_memory_region_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_memory_40036400, zephyr_memory_region, 0)
#define DT_N_S_soc_S_memory_40036400_P_zephyr_memory_region_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_memory_40036400, zephyr_memory_region, 0)
#define DT_N_S_soc_S_memory_40036400_P_zephyr_memory_region_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_memory_40036400, zephyr_memory_region, 0, __VA_ARGS__)
#define DT_N_S_soc_S_memory_40036400_P_zephyr_memory_region_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_memory_40036400, zephyr_memory_region, 0, __VA_ARGS__)
#define DT_N_S_soc_S_memory_40036400_P_zephyr_memory_region_LEN 1
#define DT_N_S_soc_S_memory_40036400_P_zephyr_memory_region_EXISTS 1
#define DT_N_S_soc_S_memory_40036400_P_status "disabled"
#define DT_N_S_soc_S_memory_40036400_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_memory_40036400_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_memory_40036400_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_memory_40036400_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_memory_40036400_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_memory_40036400_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_memory_40036400_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_memory_40036400_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_memory_40036400_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_memory_40036400, status, 0)
#define DT_N_S_soc_S_memory_40036400_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_memory_40036400, status, 0)
#define DT_N_S_soc_S_memory_40036400_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_memory_40036400, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_memory_40036400_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_memory_40036400, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_memory_40036400_P_status_LEN 1
#define DT_N_S_soc_S_memory_40036400_P_status_EXISTS 1
#define DT_N_S_soc_S_memory_40036400_P_compatible {"zephyr,memory-region", "st,stm32-backup-sram"}
#define DT_N_S_soc_S_memory_40036400_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_memory_40036400_P_compatible_IDX_0 "zephyr,memory-region"
#define DT_N_S_soc_S_memory_40036400_P_compatible_IDX_0_STRING_UNQUOTED zephyr,memory-region
#define DT_N_S_soc_S_memory_40036400_P_compatible_IDX_0_STRING_TOKEN zephyr_memory_region
#define DT_N_S_soc_S_memory_40036400_P_compatible_IDX_0_STRING_UPPER_TOKEN ZEPHYR_MEMORY_REGION
#define DT_N_S_soc_S_memory_40036400_P_compatible_IDX_1_EXISTS 1
#define DT_N_S_soc_S_memory_40036400_P_compatible_IDX_1 "st,stm32-backup-sram"
#define DT_N_S_soc_S_memory_40036400_P_compatible_IDX_1_STRING_UNQUOTED st,stm32-backup-sram
#define DT_N_S_soc_S_memory_40036400_P_compatible_IDX_1_STRING_TOKEN st_stm32_backup_sram
#define DT_N_S_soc_S_memory_40036400_P_compatible_IDX_1_STRING_UPPER_TOKEN ST_STM32_BACKUP_SRAM
#define DT_N_S_soc_S_memory_40036400_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_memory_40036400, compatible, 0) \
	fn(DT_N_S_soc_S_memory_40036400, compatible, 1)
#define DT_N_S_soc_S_memory_40036400_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_memory_40036400, compatible, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_memory_40036400, compatible, 1)
#define DT_N_S_soc_S_memory_40036400_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_memory_40036400, compatible, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_memory_40036400, compatible, 1, __VA_ARGS__)
#define DT_N_S_soc_S_memory_40036400_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_memory_40036400, compatible, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_memory_40036400, compatible, 1, __VA_ARGS__)
#define DT_N_S_soc_S_memory_40036400_P_compatible_LEN 2
#define DT_N_S_soc_S_memory_40036400_P_compatible_EXISTS 1
#define DT_N_S_soc_S_memory_40036400_P_reg {1073964032 /* 0x40036400 */, 2048 /* 0x800 */}
#define DT_N_S_soc_S_memory_40036400_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_memory_40036400_P_reg_IDX_0 1073964032
#define DT_N_S_soc_S_memory_40036400_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_memory_40036400_P_reg_IDX_1 2048
#define DT_N_S_soc_S_memory_40036400_P_reg_EXISTS 1
#define DT_N_S_soc_S_memory_40036400_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_memory_40036400_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_46020c00
#define DT_N_S_soc_S_memory_40036400_P_clocks_IDX_0_VAL_bus 136
#define DT_N_S_soc_S_memory_40036400_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_memory_40036400_P_clocks_IDX_0_VAL_bits 268566528
#define DT_N_S_soc_S_memory_40036400_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_memory_40036400_P_clocks_IDX_0_FOREACH_CELL(fn) fn(DT_N_S_soc_S_memory_40036400, clocks, 0, bus) \
	fn(DT_N_S_soc_S_memory_40036400, clocks, 0, bits)
#define DT_N_S_soc_S_memory_40036400_P_clocks_IDX_0_FOREACH_CELL_SEP(fn, sep) fn(DT_N_S_soc_S_memory_40036400, clocks, 0, bus) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_memory_40036400, clocks, 0, bits)
#define DT_N_S_soc_S_memory_40036400_P_clocks_IDX_0_NUM_CELLS 2
#define DT_N_S_soc_S_memory_40036400_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_memory_40036400, clocks, 0)
#define DT_N_S_soc_S_memory_40036400_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_memory_40036400, clocks, 0)
#define DT_N_S_soc_S_memory_40036400_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_memory_40036400, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_memory_40036400_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_memory_40036400, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_memory_40036400_P_clocks_LEN 1
#define DT_N_S_soc_S_memory_40036400_P_clocks_EXISTS 1
#define DT_N_S_soc_S_memory_40036400_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_memory_40036400_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_memory_40036400_P_wakeup_source 0
#define DT_N_S_soc_S_memory_40036400_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_memory_40036400_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_memory_40036400_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /otghs_phy
 *
 * Node identifier: DT_N_S_otghs_phy
 *
 * Binding (compatible = st,stm32u5-otghs-phy):
 *   $ZEPHYR_BASE\dts\bindings\phy\st,stm32u5-otghs-phy.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_otghs_phy_PATH "/otghs_phy"

/* Node's name with unit-address: */
#define DT_N_S_otghs_phy_FULL_NAME "otghs_phy"
#define DT_N_S_otghs_phy_FULL_NAME_UNQUOTED otghs_phy
#define DT_N_S_otghs_phy_FULL_NAME_TOKEN otghs_phy
#define DT_N_S_otghs_phy_FULL_NAME_UPPER_TOKEN OTGHS_PHY

/* Node parent (/) identifier: */
#define DT_N_S_otghs_phy_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_otghs_phy_CHILD_IDX 17

/* Helpers for dealing with node labels: */
#define DT_N_S_otghs_phy_NODELABEL_NUM 1
#define DT_N_S_otghs_phy_FOREACH_NODELABEL(fn) fn(otghs_phy)
#define DT_N_S_otghs_phy_FOREACH_NODELABEL_VARGS(fn, ...) fn(otghs_phy, __VA_ARGS__)
#define DT_N_S_otghs_phy_FOREACH_ANCESTOR(fn) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_otghs_phy_CHILD_NUM 0
#define DT_N_S_otghs_phy_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_otghs_phy_FOREACH_CHILD(fn) 
#define DT_N_S_otghs_phy_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_otghs_phy_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_otghs_phy_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_otghs_phy_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_otghs_phy_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_otghs_phy_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_otghs_phy_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_otghs_phy_HASH gV7176Q9BsmDmA4hcSP4qQVnCNj6Tkp1qtRZlb_8i6E

/* Node's dependency ordinal: */
#define DT_N_S_otghs_phy_ORD 97
#define DT_N_S_otghs_phy_ORD_STR_SORTABLE 00097

/* Ordinals for what this node depends on directly: */
#define DT_N_S_otghs_phy_REQUIRES_ORDS \
	0, /* / */ \
	9, /* /soc/rcc@46020c00 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_otghs_phy_SUPPORTS_ORDS \
	100, /* /soc/otghs@42040000 */

/* Existence and alternate IDs: */
#define DT_N_S_otghs_phy_EXISTS 1
#define DT_N_INST_0_st_stm32u5_otghs_phy DT_N_S_otghs_phy
#define DT_N_NODELABEL_otghs_phy         DT_N_S_otghs_phy

/* Macros for properties that are special in the specification: */
#define DT_N_S_otghs_phy_REG_NUM 0
#define DT_N_S_otghs_phy_RANGES_NUM 0
#define DT_N_S_otghs_phy_FOREACH_RANGE(fn) 
#define DT_N_S_otghs_phy_IRQ_NUM 0
#define DT_N_S_otghs_phy_IRQ_LEVEL 0
#define DT_N_S_otghs_phy_COMPAT_MATCHES_st_stm32u5_otghs_phy 1
#define DT_N_S_otghs_phy_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_otghs_phy_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_otghs_phy_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_otghs_phy_COMPAT_MODEL_IDX_0 "stm32u5-otghs-phy"
#define DT_N_S_otghs_phy_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_otghs_phy_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_otghs_phy_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_otghs_phy_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_46020c00
#define DT_N_S_otghs_phy_P_clocks_IDX_0_VAL_bus 140
#define DT_N_S_otghs_phy_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_otghs_phy_P_clocks_IDX_0_VAL_bits 32768
#define DT_N_S_otghs_phy_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_otghs_phy_P_clocks_IDX_0_FOREACH_CELL(fn) fn(DT_N_S_otghs_phy, clocks, 0, bus) \
	fn(DT_N_S_otghs_phy, clocks, 0, bits)
#define DT_N_S_otghs_phy_P_clocks_IDX_0_FOREACH_CELL_SEP(fn, sep) fn(DT_N_S_otghs_phy, clocks, 0, bus) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_otghs_phy, clocks, 0, bits)
#define DT_N_S_otghs_phy_P_clocks_IDX_0_NUM_CELLS 2
#define DT_N_S_otghs_phy_P_clocks_IDX_1_EXISTS 1
#define DT_N_S_otghs_phy_P_clocks_IDX_1_PH DT_N_S_soc_S_rcc_46020c00
#define DT_N_S_otghs_phy_P_clocks_IDX_1_VAL_bus 4
#define DT_N_S_otghs_phy_P_clocks_IDX_1_VAL_bus_EXISTS 1
#define DT_N_S_otghs_phy_P_clocks_IDX_1_VAL_bits 4063460
#define DT_N_S_otghs_phy_P_clocks_IDX_1_VAL_bits_EXISTS 1
#define DT_N_S_otghs_phy_P_clocks_IDX_1_FOREACH_CELL(fn) fn(DT_N_S_otghs_phy, clocks, 1, bus) \
	fn(DT_N_S_otghs_phy, clocks, 1, bits)
#define DT_N_S_otghs_phy_P_clocks_IDX_1_FOREACH_CELL_SEP(fn, sep) fn(DT_N_S_otghs_phy, clocks, 1, bus) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_otghs_phy, clocks, 1, bits)
#define DT_N_S_otghs_phy_P_clocks_IDX_1_NUM_CELLS 2
#define DT_N_S_otghs_phy_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_otghs_phy, clocks, 0) \
	fn(DT_N_S_otghs_phy, clocks, 1)
#define DT_N_S_otghs_phy_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_otghs_phy, clocks, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_otghs_phy, clocks, 1)
#define DT_N_S_otghs_phy_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_otghs_phy, clocks, 0, __VA_ARGS__) \
	fn(DT_N_S_otghs_phy, clocks, 1, __VA_ARGS__)
#define DT_N_S_otghs_phy_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_otghs_phy, clocks, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_otghs_phy, clocks, 1, __VA_ARGS__)
#define DT_N_S_otghs_phy_P_clocks_LEN 2
#define DT_N_S_otghs_phy_P_clocks_EXISTS 1
#define DT_N_S_otghs_phy_P_clock_reference "SYSCFG_OTG_HS_PHY_CLK_16MHz"
#define DT_N_S_otghs_phy_P_clock_reference_STRING_UNQUOTED SYSCFG_OTG_HS_PHY_CLK_16MHz
#define DT_N_S_otghs_phy_P_clock_reference_STRING_TOKEN SYSCFG_OTG_HS_PHY_CLK_16MHz
#define DT_N_S_otghs_phy_P_clock_reference_STRING_UPPER_TOKEN SYSCFG_OTG_HS_PHY_CLK_16MHZ
#define DT_N_S_otghs_phy_P_clock_reference_IDX_0 "SYSCFG_OTG_HS_PHY_CLK_16MHz"
#define DT_N_S_otghs_phy_P_clock_reference_IDX_0_EXISTS 1
#define DT_N_S_otghs_phy_P_clock_reference_IDX_0_ENUM_IDX 0
#define DT_N_S_otghs_phy_P_clock_reference_IDX_0_ENUM_VAL_syscfg_otg_hs_phy_clk_16mhz_EXISTS 1
#define DT_N_S_otghs_phy_P_clock_reference_ENUM_VAL_syscfg_otg_hs_phy_clk_16mhz_EXISTS 1
#define DT_N_S_otghs_phy_P_clock_reference_FOREACH_PROP_ELEM(fn) fn(DT_N_S_otghs_phy, clock_reference, 0)
#define DT_N_S_otghs_phy_P_clock_reference_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_otghs_phy, clock_reference, 0)
#define DT_N_S_otghs_phy_P_clock_reference_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_otghs_phy, clock_reference, 0, __VA_ARGS__)
#define DT_N_S_otghs_phy_P_clock_reference_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_otghs_phy, clock_reference, 0, __VA_ARGS__)
#define DT_N_S_otghs_phy_P_clock_reference_LEN 1
#define DT_N_S_otghs_phy_P_clock_reference_EXISTS 1
#define DT_N_S_otghs_phy_P_status "okay"
#define DT_N_S_otghs_phy_P_status_STRING_UNQUOTED okay
#define DT_N_S_otghs_phy_P_status_STRING_TOKEN okay
#define DT_N_S_otghs_phy_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_otghs_phy_P_status_IDX_0 "okay"
#define DT_N_S_otghs_phy_P_status_IDX_0_EXISTS 1
#define DT_N_S_otghs_phy_P_status_IDX_0_ENUM_IDX 0
#define DT_N_S_otghs_phy_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_otghs_phy_P_status_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_otghs_phy_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_otghs_phy, status, 0)
#define DT_N_S_otghs_phy_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_otghs_phy, status, 0)
#define DT_N_S_otghs_phy_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_otghs_phy, status, 0, __VA_ARGS__)
#define DT_N_S_otghs_phy_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_otghs_phy, status, 0, __VA_ARGS__)
#define DT_N_S_otghs_phy_P_status_LEN 1
#define DT_N_S_otghs_phy_P_status_EXISTS 1
#define DT_N_S_otghs_phy_P_compatible {"st,stm32u5-otghs-phy"}
#define DT_N_S_otghs_phy_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_otghs_phy_P_compatible_IDX_0 "st,stm32u5-otghs-phy"
#define DT_N_S_otghs_phy_P_compatible_IDX_0_STRING_UNQUOTED st,stm32u5-otghs-phy
#define DT_N_S_otghs_phy_P_compatible_IDX_0_STRING_TOKEN st_stm32u5_otghs_phy
#define DT_N_S_otghs_phy_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32U5_OTGHS_PHY
#define DT_N_S_otghs_phy_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_otghs_phy, compatible, 0)
#define DT_N_S_otghs_phy_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_otghs_phy, compatible, 0)
#define DT_N_S_otghs_phy_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_otghs_phy, compatible, 0, __VA_ARGS__)
#define DT_N_S_otghs_phy_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_otghs_phy, compatible, 0, __VA_ARGS__)
#define DT_N_S_otghs_phy_P_compatible_LEN 1
#define DT_N_S_otghs_phy_P_compatible_EXISTS 1
#define DT_N_S_otghs_phy_P_zephyr_deferred_init 0
#define DT_N_S_otghs_phy_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_otghs_phy_P_wakeup_source 0
#define DT_N_S_otghs_phy_P_wakeup_source_EXISTS 1
#define DT_N_S_otghs_phy_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_otghs_phy_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@42020000/usb_otg_hs_dm_pa11
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_42020000_S_usb_otg_hs_dm_pa11
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_42020000_S_usb_otg_hs_dm_pa11_PATH "/soc/pin-controller@42020000/usb_otg_hs_dm_pa11"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_42020000_S_usb_otg_hs_dm_pa11_FULL_NAME "usb_otg_hs_dm_pa11"
#define DT_N_S_soc_S_pin_controller_42020000_S_usb_otg_hs_dm_pa11_FULL_NAME_UNQUOTED usb_otg_hs_dm_pa11
#define DT_N_S_soc_S_pin_controller_42020000_S_usb_otg_hs_dm_pa11_FULL_NAME_TOKEN usb_otg_hs_dm_pa11
#define DT_N_S_soc_S_pin_controller_42020000_S_usb_otg_hs_dm_pa11_FULL_NAME_UPPER_TOKEN USB_OTG_HS_DM_PA11

/* Node parent (/soc/pin-controller@42020000) identifier: */
#define DT_N_S_soc_S_pin_controller_42020000_S_usb_otg_hs_dm_pa11_PARENT DT_N_S_soc_S_pin_controller_42020000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_42020000_S_usb_otg_hs_dm_pa11_CHILD_IDX 44

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_controller_42020000_S_usb_otg_hs_dm_pa11_NODELABEL_NUM 1
#define DT_N_S_soc_S_pin_controller_42020000_S_usb_otg_hs_dm_pa11_FOREACH_NODELABEL(fn) fn(usb_otg_hs_dm_pa11)
#define DT_N_S_soc_S_pin_controller_42020000_S_usb_otg_hs_dm_pa11_FOREACH_NODELABEL_VARGS(fn, ...) fn(usb_otg_hs_dm_pa11, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_42020000_S_usb_otg_hs_dm_pa11_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_controller_42020000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_42020000_S_usb_otg_hs_dm_pa11_CHILD_NUM 0
#define DT_N_S_soc_S_pin_controller_42020000_S_usb_otg_hs_dm_pa11_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pin_controller_42020000_S_usb_otg_hs_dm_pa11_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_42020000_S_usb_otg_hs_dm_pa11_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_42020000_S_usb_otg_hs_dm_pa11_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_42020000_S_usb_otg_hs_dm_pa11_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_42020000_S_usb_otg_hs_dm_pa11_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_42020000_S_usb_otg_hs_dm_pa11_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_42020000_S_usb_otg_hs_dm_pa11_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_42020000_S_usb_otg_hs_dm_pa11_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_pin_controller_42020000_S_usb_otg_hs_dm_pa11_HASH D3RHElALvvXrMyXM69KYVRZWi5cS0DDLUBlvFpXSrVs

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_42020000_S_usb_otg_hs_dm_pa11_ORD 98
#define DT_N_S_soc_S_pin_controller_42020000_S_usb_otg_hs_dm_pa11_ORD_STR_SORTABLE 00098

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_42020000_S_usb_otg_hs_dm_pa11_REQUIRES_ORDS \
	10, /* /soc/pin-controller@42020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_42020000_S_usb_otg_hs_dm_pa11_SUPPORTS_ORDS \
	100, /* /soc/otghs@42040000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_42020000_S_usb_otg_hs_dm_pa11_EXISTS 1
#define DT_N_NODELABEL_usb_otg_hs_dm_pa11 DT_N_S_soc_S_pin_controller_42020000_S_usb_otg_hs_dm_pa11

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_42020000_S_usb_otg_hs_dm_pa11_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_42020000_S_usb_otg_hs_dm_pa11_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_42020000_S_usb_otg_hs_dm_pa11_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_42020000_S_usb_otg_hs_dm_pa11_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_42020000_S_usb_otg_hs_dm_pa11_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_controller_42020000_S_usb_otg_hs_dm_pa11_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_42020000_S_usb_otg_hs_dm_pa11_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_42020000_S_usb_otg_hs_dm_pa11_P_pinmux 368
#define DT_N_S_soc_S_pin_controller_42020000_S_usb_otg_hs_dm_pa11_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_usb_otg_hs_dm_pa11_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_42020000_S_usb_otg_hs_dm_pa11_P_slew_rate_STRING_UNQUOTED low-speed
#define DT_N_S_soc_S_pin_controller_42020000_S_usb_otg_hs_dm_pa11_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_42020000_S_usb_otg_hs_dm_pa11_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_42020000_S_usb_otg_hs_dm_pa11_P_slew_rate_IDX_0 "low-speed"
#define DT_N_S_soc_S_pin_controller_42020000_S_usb_otg_hs_dm_pa11_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_usb_otg_hs_dm_pa11_P_slew_rate_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_42020000_S_usb_otg_hs_dm_pa11_P_slew_rate_IDX_0_ENUM_VAL_low_speed_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_usb_otg_hs_dm_pa11_P_slew_rate_ENUM_VAL_low_speed_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_usb_otg_hs_dm_pa11_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_42020000_S_usb_otg_hs_dm_pa11, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_42020000_S_usb_otg_hs_dm_pa11_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_42020000_S_usb_otg_hs_dm_pa11, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_42020000_S_usb_otg_hs_dm_pa11_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_42020000_S_usb_otg_hs_dm_pa11, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_42020000_S_usb_otg_hs_dm_pa11_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_42020000_S_usb_otg_hs_dm_pa11, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_42020000_S_usb_otg_hs_dm_pa11_P_slew_rate_LEN 1
#define DT_N_S_soc_S_pin_controller_42020000_S_usb_otg_hs_dm_pa11_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_usb_otg_hs_dm_pa11_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_42020000_S_usb_otg_hs_dm_pa11_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_usb_otg_hs_dm_pa11_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_42020000_S_usb_otg_hs_dm_pa11_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_usb_otg_hs_dm_pa11_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_42020000_S_usb_otg_hs_dm_pa11_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_usb_otg_hs_dm_pa11_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_42020000_S_usb_otg_hs_dm_pa11_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_usb_otg_hs_dm_pa11_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_42020000_S_usb_otg_hs_dm_pa11_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_usb_otg_hs_dm_pa11_P_output_low 0
#define DT_N_S_soc_S_pin_controller_42020000_S_usb_otg_hs_dm_pa11_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_usb_otg_hs_dm_pa11_P_output_high 0
#define DT_N_S_soc_S_pin_controller_42020000_S_usb_otg_hs_dm_pa11_P_output_high_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@42020000/usb_otg_hs_dp_pa12
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_42020000_S_usb_otg_hs_dp_pa12
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_42020000_S_usb_otg_hs_dp_pa12_PATH "/soc/pin-controller@42020000/usb_otg_hs_dp_pa12"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_42020000_S_usb_otg_hs_dp_pa12_FULL_NAME "usb_otg_hs_dp_pa12"
#define DT_N_S_soc_S_pin_controller_42020000_S_usb_otg_hs_dp_pa12_FULL_NAME_UNQUOTED usb_otg_hs_dp_pa12
#define DT_N_S_soc_S_pin_controller_42020000_S_usb_otg_hs_dp_pa12_FULL_NAME_TOKEN usb_otg_hs_dp_pa12
#define DT_N_S_soc_S_pin_controller_42020000_S_usb_otg_hs_dp_pa12_FULL_NAME_UPPER_TOKEN USB_OTG_HS_DP_PA12

/* Node parent (/soc/pin-controller@42020000) identifier: */
#define DT_N_S_soc_S_pin_controller_42020000_S_usb_otg_hs_dp_pa12_PARENT DT_N_S_soc_S_pin_controller_42020000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_42020000_S_usb_otg_hs_dp_pa12_CHILD_IDX 45

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_controller_42020000_S_usb_otg_hs_dp_pa12_NODELABEL_NUM 1
#define DT_N_S_soc_S_pin_controller_42020000_S_usb_otg_hs_dp_pa12_FOREACH_NODELABEL(fn) fn(usb_otg_hs_dp_pa12)
#define DT_N_S_soc_S_pin_controller_42020000_S_usb_otg_hs_dp_pa12_FOREACH_NODELABEL_VARGS(fn, ...) fn(usb_otg_hs_dp_pa12, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_42020000_S_usb_otg_hs_dp_pa12_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_controller_42020000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_42020000_S_usb_otg_hs_dp_pa12_CHILD_NUM 0
#define DT_N_S_soc_S_pin_controller_42020000_S_usb_otg_hs_dp_pa12_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pin_controller_42020000_S_usb_otg_hs_dp_pa12_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_42020000_S_usb_otg_hs_dp_pa12_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_42020000_S_usb_otg_hs_dp_pa12_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_42020000_S_usb_otg_hs_dp_pa12_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_42020000_S_usb_otg_hs_dp_pa12_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_42020000_S_usb_otg_hs_dp_pa12_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_42020000_S_usb_otg_hs_dp_pa12_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_42020000_S_usb_otg_hs_dp_pa12_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_pin_controller_42020000_S_usb_otg_hs_dp_pa12_HASH cKELoyyCcSEqUxrnoZnU2RMucPPz2X8XVTWH1sHQWCM

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_42020000_S_usb_otg_hs_dp_pa12_ORD 99
#define DT_N_S_soc_S_pin_controller_42020000_S_usb_otg_hs_dp_pa12_ORD_STR_SORTABLE 00099

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_42020000_S_usb_otg_hs_dp_pa12_REQUIRES_ORDS \
	10, /* /soc/pin-controller@42020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_42020000_S_usb_otg_hs_dp_pa12_SUPPORTS_ORDS \
	100, /* /soc/otghs@42040000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_42020000_S_usb_otg_hs_dp_pa12_EXISTS 1
#define DT_N_NODELABEL_usb_otg_hs_dp_pa12 DT_N_S_soc_S_pin_controller_42020000_S_usb_otg_hs_dp_pa12

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_42020000_S_usb_otg_hs_dp_pa12_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_42020000_S_usb_otg_hs_dp_pa12_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_42020000_S_usb_otg_hs_dp_pa12_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_42020000_S_usb_otg_hs_dp_pa12_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_42020000_S_usb_otg_hs_dp_pa12_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_controller_42020000_S_usb_otg_hs_dp_pa12_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_42020000_S_usb_otg_hs_dp_pa12_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_42020000_S_usb_otg_hs_dp_pa12_P_pinmux 400
#define DT_N_S_soc_S_pin_controller_42020000_S_usb_otg_hs_dp_pa12_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_usb_otg_hs_dp_pa12_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_42020000_S_usb_otg_hs_dp_pa12_P_slew_rate_STRING_UNQUOTED low-speed
#define DT_N_S_soc_S_pin_controller_42020000_S_usb_otg_hs_dp_pa12_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_42020000_S_usb_otg_hs_dp_pa12_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_42020000_S_usb_otg_hs_dp_pa12_P_slew_rate_IDX_0 "low-speed"
#define DT_N_S_soc_S_pin_controller_42020000_S_usb_otg_hs_dp_pa12_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_usb_otg_hs_dp_pa12_P_slew_rate_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_42020000_S_usb_otg_hs_dp_pa12_P_slew_rate_IDX_0_ENUM_VAL_low_speed_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_usb_otg_hs_dp_pa12_P_slew_rate_ENUM_VAL_low_speed_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_usb_otg_hs_dp_pa12_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_42020000_S_usb_otg_hs_dp_pa12, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_42020000_S_usb_otg_hs_dp_pa12_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_42020000_S_usb_otg_hs_dp_pa12, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_42020000_S_usb_otg_hs_dp_pa12_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_42020000_S_usb_otg_hs_dp_pa12, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_42020000_S_usb_otg_hs_dp_pa12_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_42020000_S_usb_otg_hs_dp_pa12, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_42020000_S_usb_otg_hs_dp_pa12_P_slew_rate_LEN 1
#define DT_N_S_soc_S_pin_controller_42020000_S_usb_otg_hs_dp_pa12_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_usb_otg_hs_dp_pa12_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_42020000_S_usb_otg_hs_dp_pa12_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_usb_otg_hs_dp_pa12_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_42020000_S_usb_otg_hs_dp_pa12_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_usb_otg_hs_dp_pa12_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_42020000_S_usb_otg_hs_dp_pa12_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_usb_otg_hs_dp_pa12_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_42020000_S_usb_otg_hs_dp_pa12_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_usb_otg_hs_dp_pa12_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_42020000_S_usb_otg_hs_dp_pa12_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_usb_otg_hs_dp_pa12_P_output_low 0
#define DT_N_S_soc_S_pin_controller_42020000_S_usb_otg_hs_dp_pa12_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_usb_otg_hs_dp_pa12_P_output_high 0
#define DT_N_S_soc_S_pin_controller_42020000_S_usb_otg_hs_dp_pa12_P_output_high_EXISTS 1

/*
 * Devicetree node: /soc/otghs@42040000
 *
 * Node identifier: DT_N_S_soc_S_otghs_42040000
 *
 * Binding (compatible = st,stm32-otghs):
 *   $ZEPHYR_BASE\dts\bindings\usb\st,stm32-otghs.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_otghs_42040000_PATH "/soc/otghs@42040000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_otghs_42040000_FULL_NAME "otghs@42040000"
#define DT_N_S_soc_S_otghs_42040000_FULL_NAME_UNQUOTED otghs@42040000
#define DT_N_S_soc_S_otghs_42040000_FULL_NAME_TOKEN otghs_42040000
#define DT_N_S_soc_S_otghs_42040000_FULL_NAME_UPPER_TOKEN OTGHS_42040000

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_otghs_42040000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_otghs_42040000_CHILD_IDX 57

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_otghs_42040000_NODELABEL_NUM 2
#define DT_N_S_soc_S_otghs_42040000_FOREACH_NODELABEL(fn) fn(usbotg_hs) fn(zephyr_udc0)
#define DT_N_S_soc_S_otghs_42040000_FOREACH_NODELABEL_VARGS(fn, ...) fn(usbotg_hs, __VA_ARGS__) fn(zephyr_udc0, __VA_ARGS__)
#define DT_N_S_soc_S_otghs_42040000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_otghs_42040000_CHILD_NUM 0
#define DT_N_S_soc_S_otghs_42040000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_otghs_42040000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_otghs_42040000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_otghs_42040000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_otghs_42040000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_otghs_42040000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_otghs_42040000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_otghs_42040000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_otghs_42040000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_otghs_42040000_HASH efdZS2dbEUYSpzCPlz96eqLJGILsmRxFkXBc2_YiHV8

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_otghs_42040000_ORD 100
#define DT_N_S_soc_S_otghs_42040000_ORD_STR_SORTABLE 00100

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_otghs_42040000_REQUIRES_ORDS \
	4, /* /soc */ \
	5, /* /soc/interrupt-controller@e000e100 */ \
	9, /* /soc/rcc@46020c00 */ \
	97, /* /otghs_phy */ \
	98, /* /soc/pin-controller@42020000/usb_otg_hs_dm_pa11 */ \
	99, /* /soc/pin-controller@42020000/usb_otg_hs_dp_pa12 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_otghs_42040000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_otghs_42040000_EXISTS 1
#define DT_N_INST_0_st_stm32_otghs DT_N_S_soc_S_otghs_42040000
#define DT_N_NODELABEL_usbotg_hs   DT_N_S_soc_S_otghs_42040000
#define DT_N_NODELABEL_zephyr_udc0 DT_N_S_soc_S_otghs_42040000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_otghs_42040000_REG_NUM 1
#define DT_N_S_soc_S_otghs_42040000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_otghs_42040000_REG_IDX_0_VAL_ADDRESS 1107558400 /* 0x42040000 */
#define DT_N_S_soc_S_otghs_42040000_REG_IDX_0_VAL_SIZE 131072 /* 0x20000 */
#define DT_N_S_soc_S_otghs_42040000_RANGES_NUM 0
#define DT_N_S_soc_S_otghs_42040000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_otghs_42040000_IRQ_NUM 1
#define DT_N_S_soc_S_otghs_42040000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_otghs_42040000_IRQ_IDX_0_VAL_irq 73
#define DT_N_S_soc_S_otghs_42040000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_otghs_42040000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_otghs_42040000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_otghs_42040000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_otghs_42040000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_otghs_42040000_IRQ_LEVEL 1
#define DT_N_S_soc_S_otghs_42040000_IRQ_NAME_otghs_VAL_irq DT_N_S_soc_S_otghs_42040000_IRQ_IDX_0_VAL_irq
#define DT_N_S_soc_S_otghs_42040000_IRQ_NAME_otghs_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_otghs_42040000_IRQ_NAME_otghs_VAL_priority DT_N_S_soc_S_otghs_42040000_IRQ_IDX_0_VAL_priority
#define DT_N_S_soc_S_otghs_42040000_IRQ_NAME_otghs_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_otghs_42040000_IRQ_NAME_otghs_CONTROLLER DT_N_S_soc_S_otghs_42040000_IRQ_IDX_0_CONTROLLER
#define DT_N_S_soc_S_otghs_42040000_COMPAT_MATCHES_st_stm32_otghs 1
#define DT_N_S_soc_S_otghs_42040000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_otghs_42040000_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_otghs_42040000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_otghs_42040000_COMPAT_MODEL_IDX_0 "stm32-otghs"
#define DT_N_S_soc_S_otghs_42040000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_otghs_42040000_PINCTRL_NUM 1
#define DT_N_S_soc_S_otghs_42040000_PINCTRL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_otghs_42040000_PINCTRL_IDX_0_TOKEN default
#define DT_N_S_soc_S_otghs_42040000_PINCTRL_IDX_0_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_otghs_42040000_PINCTRL_NAME_default_EXISTS 1
#define DT_N_S_soc_S_otghs_42040000_PINCTRL_NAME_default_IDX 0
#define DT_N_S_soc_S_otghs_42040000_PINCTRL_NAME_default_IDX_0_PH DT_N_S_soc_S_pin_controller_42020000_S_usb_otg_hs_dm_pa11
#define DT_N_S_soc_S_otghs_42040000_PINCTRL_NAME_default_IDX_1_PH DT_N_S_soc_S_pin_controller_42020000_S_usb_otg_hs_dp_pa12

/* Generic property macros: */
#define DT_N_S_soc_S_otghs_42040000_P_pinctrl_0_IDX_0 DT_N_S_soc_S_pin_controller_42020000_S_usb_otg_hs_dm_pa11
#define DT_N_S_soc_S_otghs_42040000_P_pinctrl_0_IDX_0_PH DT_N_S_soc_S_pin_controller_42020000_S_usb_otg_hs_dm_pa11
#define DT_N_S_soc_S_otghs_42040000_P_pinctrl_0_IDX_0_EXISTS 1
#define DT_N_S_soc_S_otghs_42040000_P_pinctrl_0_IDX_1 DT_N_S_soc_S_pin_controller_42020000_S_usb_otg_hs_dp_pa12
#define DT_N_S_soc_S_otghs_42040000_P_pinctrl_0_IDX_1_PH DT_N_S_soc_S_pin_controller_42020000_S_usb_otg_hs_dp_pa12
#define DT_N_S_soc_S_otghs_42040000_P_pinctrl_0_IDX_1_EXISTS 1
#define DT_N_S_soc_S_otghs_42040000_P_pinctrl_0_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_otghs_42040000, pinctrl_0, 0) \
	fn(DT_N_S_soc_S_otghs_42040000, pinctrl_0, 1)
#define DT_N_S_soc_S_otghs_42040000_P_pinctrl_0_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_otghs_42040000, pinctrl_0, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_otghs_42040000, pinctrl_0, 1)
#define DT_N_S_soc_S_otghs_42040000_P_pinctrl_0_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_otghs_42040000, pinctrl_0, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_otghs_42040000, pinctrl_0, 1, __VA_ARGS__)
#define DT_N_S_soc_S_otghs_42040000_P_pinctrl_0_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_otghs_42040000, pinctrl_0, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_otghs_42040000, pinctrl_0, 1, __VA_ARGS__)
#define DT_N_S_soc_S_otghs_42040000_P_pinctrl_0_LEN 2
#define DT_N_S_soc_S_otghs_42040000_P_pinctrl_0_EXISTS 1
#define DT_N_S_soc_S_otghs_42040000_P_pinctrl_names {"default"}
#define DT_N_S_soc_S_otghs_42040000_P_pinctrl_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_otghs_42040000_P_pinctrl_names_IDX_0 "default"
#define DT_N_S_soc_S_otghs_42040000_P_pinctrl_names_IDX_0_STRING_UNQUOTED default
#define DT_N_S_soc_S_otghs_42040000_P_pinctrl_names_IDX_0_STRING_TOKEN default
#define DT_N_S_soc_S_otghs_42040000_P_pinctrl_names_IDX_0_STRING_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_otghs_42040000_P_pinctrl_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_otghs_42040000, pinctrl_names, 0)
#define DT_N_S_soc_S_otghs_42040000_P_pinctrl_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_otghs_42040000, pinctrl_names, 0)
#define DT_N_S_soc_S_otghs_42040000_P_pinctrl_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_otghs_42040000, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_otghs_42040000_P_pinctrl_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_otghs_42040000, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_otghs_42040000_P_pinctrl_names_LEN 1
#define DT_N_S_soc_S_otghs_42040000_P_pinctrl_names_EXISTS 1
#define DT_N_S_soc_S_otghs_42040000_P_reg {1107558400 /* 0x42040000 */, 131072 /* 0x20000 */}
#define DT_N_S_soc_S_otghs_42040000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_otghs_42040000_P_reg_IDX_0 1107558400
#define DT_N_S_soc_S_otghs_42040000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_otghs_42040000_P_reg_IDX_1 131072
#define DT_N_S_soc_S_otghs_42040000_P_reg_EXISTS 1
#define DT_N_S_soc_S_otghs_42040000_P_interrupts {73 /* 0x49 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_otghs_42040000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_otghs_42040000_P_interrupts_IDX_0 73
#define DT_N_S_soc_S_otghs_42040000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_otghs_42040000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_otghs_42040000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_otghs_42040000_P_ram_size 4096
#define DT_N_S_soc_S_otghs_42040000_P_ram_size_EXISTS 1
#define DT_N_S_soc_S_otghs_42040000_P_phys DT_N_S_otghs_phy
#define DT_N_S_soc_S_otghs_42040000_P_phys_IDX_0 DT_N_S_otghs_phy
#define DT_N_S_soc_S_otghs_42040000_P_phys_IDX_0_PH DT_N_S_otghs_phy
#define DT_N_S_soc_S_otghs_42040000_P_phys_IDX_0_EXISTS 1
#define DT_N_S_soc_S_otghs_42040000_P_phys_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_otghs_42040000, phys, 0)
#define DT_N_S_soc_S_otghs_42040000_P_phys_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_otghs_42040000, phys, 0)
#define DT_N_S_soc_S_otghs_42040000_P_phys_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_otghs_42040000, phys, 0, __VA_ARGS__)
#define DT_N_S_soc_S_otghs_42040000_P_phys_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_otghs_42040000, phys, 0, __VA_ARGS__)
#define DT_N_S_soc_S_otghs_42040000_P_phys_LEN 1
#define DT_N_S_soc_S_otghs_42040000_P_phys_EXISTS 1
#define DT_N_S_soc_S_otghs_42040000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_otghs_42040000_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_46020c00
#define DT_N_S_soc_S_otghs_42040000_P_clocks_IDX_0_VAL_bus 140
#define DT_N_S_soc_S_otghs_42040000_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_otghs_42040000_P_clocks_IDX_0_VAL_bits 16384
#define DT_N_S_soc_S_otghs_42040000_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_otghs_42040000_P_clocks_IDX_0_FOREACH_CELL(fn) fn(DT_N_S_soc_S_otghs_42040000, clocks, 0, bus) \
	fn(DT_N_S_soc_S_otghs_42040000, clocks, 0, bits)
#define DT_N_S_soc_S_otghs_42040000_P_clocks_IDX_0_FOREACH_CELL_SEP(fn, sep) fn(DT_N_S_soc_S_otghs_42040000, clocks, 0, bus) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_otghs_42040000, clocks, 0, bits)
#define DT_N_S_soc_S_otghs_42040000_P_clocks_IDX_0_NUM_CELLS 2
#define DT_N_S_soc_S_otghs_42040000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_otghs_42040000, clocks, 0)
#define DT_N_S_soc_S_otghs_42040000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_otghs_42040000, clocks, 0)
#define DT_N_S_soc_S_otghs_42040000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_otghs_42040000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_otghs_42040000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_otghs_42040000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_otghs_42040000_P_clocks_LEN 1
#define DT_N_S_soc_S_otghs_42040000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_otghs_42040000_P_num_bidir_endpoints 9
#define DT_N_S_soc_S_otghs_42040000_P_num_bidir_endpoints_EXISTS 1
#define DT_N_S_soc_S_otghs_42040000_P_maximum_speed "high-speed"
#define DT_N_S_soc_S_otghs_42040000_P_maximum_speed_STRING_UNQUOTED high-speed
#define DT_N_S_soc_S_otghs_42040000_P_maximum_speed_STRING_TOKEN high_speed
#define DT_N_S_soc_S_otghs_42040000_P_maximum_speed_STRING_UPPER_TOKEN HIGH_SPEED
#define DT_N_S_soc_S_otghs_42040000_P_maximum_speed_IDX_0 "high-speed"
#define DT_N_S_soc_S_otghs_42040000_P_maximum_speed_IDX_0_EXISTS 1
#define DT_N_S_soc_S_otghs_42040000_P_maximum_speed_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_otghs_42040000_P_maximum_speed_IDX_0_ENUM_VAL_high_speed_EXISTS 1
#define DT_N_S_soc_S_otghs_42040000_P_maximum_speed_ENUM_VAL_high_speed_EXISTS 1
#define DT_N_S_soc_S_otghs_42040000_P_maximum_speed_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_otghs_42040000, maximum_speed, 0)
#define DT_N_S_soc_S_otghs_42040000_P_maximum_speed_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_otghs_42040000, maximum_speed, 0)
#define DT_N_S_soc_S_otghs_42040000_P_maximum_speed_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_otghs_42040000, maximum_speed, 0, __VA_ARGS__)
#define DT_N_S_soc_S_otghs_42040000_P_maximum_speed_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_otghs_42040000, maximum_speed, 0, __VA_ARGS__)
#define DT_N_S_soc_S_otghs_42040000_P_maximum_speed_LEN 1
#define DT_N_S_soc_S_otghs_42040000_P_maximum_speed_EXISTS 1
#define DT_N_S_soc_S_otghs_42040000_P_status "okay"
#define DT_N_S_soc_S_otghs_42040000_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_otghs_42040000_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_otghs_42040000_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_otghs_42040000_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_otghs_42040000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_otghs_42040000_P_status_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_otghs_42040000_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_otghs_42040000_P_status_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_otghs_42040000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_otghs_42040000, status, 0)
#define DT_N_S_soc_S_otghs_42040000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_otghs_42040000, status, 0)
#define DT_N_S_soc_S_otghs_42040000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_otghs_42040000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_otghs_42040000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_otghs_42040000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_otghs_42040000_P_status_LEN 1
#define DT_N_S_soc_S_otghs_42040000_P_status_EXISTS 1
#define DT_N_S_soc_S_otghs_42040000_P_compatible {"st,stm32-otghs"}
#define DT_N_S_soc_S_otghs_42040000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_otghs_42040000_P_compatible_IDX_0 "st,stm32-otghs"
#define DT_N_S_soc_S_otghs_42040000_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-otghs
#define DT_N_S_soc_S_otghs_42040000_P_compatible_IDX_0_STRING_TOKEN st_stm32_otghs
#define DT_N_S_soc_S_otghs_42040000_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_OTGHS
#define DT_N_S_soc_S_otghs_42040000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_otghs_42040000, compatible, 0)
#define DT_N_S_soc_S_otghs_42040000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_otghs_42040000, compatible, 0)
#define DT_N_S_soc_S_otghs_42040000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_otghs_42040000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_otghs_42040000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_otghs_42040000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_otghs_42040000_P_compatible_LEN 1
#define DT_N_S_soc_S_otghs_42040000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_otghs_42040000_P_interrupt_names {"otghs"}
#define DT_N_S_soc_S_otghs_42040000_P_interrupt_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_otghs_42040000_P_interrupt_names_IDX_0 "otghs"
#define DT_N_S_soc_S_otghs_42040000_P_interrupt_names_IDX_0_STRING_UNQUOTED otghs
#define DT_N_S_soc_S_otghs_42040000_P_interrupt_names_IDX_0_STRING_TOKEN otghs
#define DT_N_S_soc_S_otghs_42040000_P_interrupt_names_IDX_0_STRING_UPPER_TOKEN OTGHS
#define DT_N_S_soc_S_otghs_42040000_P_interrupt_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_otghs_42040000, interrupt_names, 0)
#define DT_N_S_soc_S_otghs_42040000_P_interrupt_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_otghs_42040000, interrupt_names, 0)
#define DT_N_S_soc_S_otghs_42040000_P_interrupt_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_otghs_42040000, interrupt_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_otghs_42040000_P_interrupt_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_otghs_42040000, interrupt_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_otghs_42040000_P_interrupt_names_LEN 1
#define DT_N_S_soc_S_otghs_42040000_P_interrupt_names_EXISTS 1
#define DT_N_S_soc_S_otghs_42040000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_otghs_42040000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_otghs_42040000_P_wakeup_source 0
#define DT_N_S_soc_S_otghs_42040000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_otghs_42040000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_otghs_42040000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/rng@420c0800
 *
 * Node identifier: DT_N_S_soc_S_rng_420c0800
 *
 * Binding (compatible = st,stm32-rng):
 *   $ZEPHYR_BASE\dts\bindings\rng\st,stm32-rng.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_rng_420c0800_PATH "/soc/rng@420c0800"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_rng_420c0800_FULL_NAME "rng@420c0800"
#define DT_N_S_soc_S_rng_420c0800_FULL_NAME_UNQUOTED rng@420c0800
#define DT_N_S_soc_S_rng_420c0800_FULL_NAME_TOKEN rng_420c0800
#define DT_N_S_soc_S_rng_420c0800_FULL_NAME_UPPER_TOKEN RNG_420C0800

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_rng_420c0800_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_rng_420c0800_CHILD_IDX 41

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_rng_420c0800_NODELABEL_NUM 1
#define DT_N_S_soc_S_rng_420c0800_FOREACH_NODELABEL(fn) fn(rng)
#define DT_N_S_soc_S_rng_420c0800_FOREACH_NODELABEL_VARGS(fn, ...) fn(rng, __VA_ARGS__)
#define DT_N_S_soc_S_rng_420c0800_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_rng_420c0800_CHILD_NUM 0
#define DT_N_S_soc_S_rng_420c0800_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_rng_420c0800_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_rng_420c0800_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_rng_420c0800_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_rng_420c0800_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_rng_420c0800_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_rng_420c0800_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_rng_420c0800_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_rng_420c0800_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_rng_420c0800_HASH X_I0hbOLVAFiIhKqdTLyN_f_jG98mSBD7KtVK13x2Dc

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_rng_420c0800_ORD 101
#define DT_N_S_soc_S_rng_420c0800_ORD_STR_SORTABLE 00101

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_rng_420c0800_REQUIRES_ORDS \
	4, /* /soc */ \
	5, /* /soc/interrupt-controller@e000e100 */ \
	9, /* /soc/rcc@46020c00 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_rng_420c0800_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_rng_420c0800_EXISTS 1
#define DT_N_INST_0_st_stm32_rng DT_N_S_soc_S_rng_420c0800
#define DT_N_NODELABEL_rng       DT_N_S_soc_S_rng_420c0800

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_rng_420c0800_REG_NUM 1
#define DT_N_S_soc_S_rng_420c0800_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_rng_420c0800_REG_IDX_0_VAL_ADDRESS 1108084736 /* 0x420c0800 */
#define DT_N_S_soc_S_rng_420c0800_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_rng_420c0800_RANGES_NUM 0
#define DT_N_S_soc_S_rng_420c0800_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_rng_420c0800_IRQ_NUM 1
#define DT_N_S_soc_S_rng_420c0800_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_rng_420c0800_IRQ_IDX_0_VAL_irq 94
#define DT_N_S_soc_S_rng_420c0800_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_rng_420c0800_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_rng_420c0800_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_rng_420c0800_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_rng_420c0800_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_rng_420c0800_IRQ_LEVEL 1
#define DT_N_S_soc_S_rng_420c0800_COMPAT_MATCHES_st_stm32_rng 1
#define DT_N_S_soc_S_rng_420c0800_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_rng_420c0800_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_rng_420c0800_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_rng_420c0800_COMPAT_MODEL_IDX_0 "stm32-rng"
#define DT_N_S_soc_S_rng_420c0800_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_rng_420c0800_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_rng_420c0800_P_reg {1108084736 /* 0x420c0800 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_rng_420c0800_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_rng_420c0800_P_reg_IDX_0 1108084736
#define DT_N_S_soc_S_rng_420c0800_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_rng_420c0800_P_reg_IDX_1 1024
#define DT_N_S_soc_S_rng_420c0800_P_reg_EXISTS 1
#define DT_N_S_soc_S_rng_420c0800_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_rng_420c0800_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_46020c00
#define DT_N_S_soc_S_rng_420c0800_P_clocks_IDX_0_VAL_bus 140
#define DT_N_S_soc_S_rng_420c0800_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_rng_420c0800_P_clocks_IDX_0_VAL_bits 262144
#define DT_N_S_soc_S_rng_420c0800_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_rng_420c0800_P_clocks_IDX_0_FOREACH_CELL(fn) fn(DT_N_S_soc_S_rng_420c0800, clocks, 0, bus) \
	fn(DT_N_S_soc_S_rng_420c0800, clocks, 0, bits)
#define DT_N_S_soc_S_rng_420c0800_P_clocks_IDX_0_FOREACH_CELL_SEP(fn, sep) fn(DT_N_S_soc_S_rng_420c0800, clocks, 0, bus) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_rng_420c0800, clocks, 0, bits)
#define DT_N_S_soc_S_rng_420c0800_P_clocks_IDX_0_NUM_CELLS 2
#define DT_N_S_soc_S_rng_420c0800_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_rng_420c0800, clocks, 0)
#define DT_N_S_soc_S_rng_420c0800_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_rng_420c0800, clocks, 0)
#define DT_N_S_soc_S_rng_420c0800_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_rng_420c0800, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_rng_420c0800_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_rng_420c0800, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_rng_420c0800_P_clocks_LEN 1
#define DT_N_S_soc_S_rng_420c0800_P_clocks_EXISTS 1
#define DT_N_S_soc_S_rng_420c0800_P_nist_config 16125184
#define DT_N_S_soc_S_rng_420c0800_P_nist_config_EXISTS 1
#define DT_N_S_soc_S_rng_420c0800_P_health_test_config 39598
#define DT_N_S_soc_S_rng_420c0800_P_health_test_config_EXISTS 1
#define DT_N_S_soc_S_rng_420c0800_P_status "okay"
#define DT_N_S_soc_S_rng_420c0800_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_rng_420c0800_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_rng_420c0800_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_rng_420c0800_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_rng_420c0800_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_rng_420c0800_P_status_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_rng_420c0800_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_rng_420c0800_P_status_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_rng_420c0800_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_rng_420c0800, status, 0)
#define DT_N_S_soc_S_rng_420c0800_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_rng_420c0800, status, 0)
#define DT_N_S_soc_S_rng_420c0800_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_rng_420c0800, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_rng_420c0800_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_rng_420c0800, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_rng_420c0800_P_status_LEN 1
#define DT_N_S_soc_S_rng_420c0800_P_status_EXISTS 1
#define DT_N_S_soc_S_rng_420c0800_P_compatible {"st,stm32-rng"}
#define DT_N_S_soc_S_rng_420c0800_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_rng_420c0800_P_compatible_IDX_0 "st,stm32-rng"
#define DT_N_S_soc_S_rng_420c0800_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-rng
#define DT_N_S_soc_S_rng_420c0800_P_compatible_IDX_0_STRING_TOKEN st_stm32_rng
#define DT_N_S_soc_S_rng_420c0800_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_RNG
#define DT_N_S_soc_S_rng_420c0800_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_rng_420c0800, compatible, 0)
#define DT_N_S_soc_S_rng_420c0800_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_rng_420c0800, compatible, 0)
#define DT_N_S_soc_S_rng_420c0800_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_rng_420c0800, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_rng_420c0800_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_rng_420c0800, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_rng_420c0800_P_compatible_LEN 1
#define DT_N_S_soc_S_rng_420c0800_P_compatible_EXISTS 1
#define DT_N_S_soc_S_rng_420c0800_P_interrupts {94 /* 0x5e */, 0 /* 0x0 */}
#define DT_N_S_soc_S_rng_420c0800_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_rng_420c0800_P_interrupts_IDX_0 94
#define DT_N_S_soc_S_rng_420c0800_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_rng_420c0800_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_rng_420c0800_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_rng_420c0800_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_rng_420c0800_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_rng_420c0800_P_wakeup_source 0
#define DT_N_S_soc_S_rng_420c0800_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_rng_420c0800_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_rng_420c0800_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/rtc@46007800
 *
 * Node identifier: DT_N_S_soc_S_rtc_46007800
 *
 * Binding (compatible = st,stm32-rtc):
 *   $ZEPHYR_BASE\dts\bindings\rtc\st,stm32-rtc.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_rtc_46007800_PATH "/soc/rtc@46007800"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_rtc_46007800_FULL_NAME "rtc@46007800"
#define DT_N_S_soc_S_rtc_46007800_FULL_NAME_UNQUOTED rtc@46007800
#define DT_N_S_soc_S_rtc_46007800_FULL_NAME_TOKEN rtc_46007800
#define DT_N_S_soc_S_rtc_46007800_FULL_NAME_UPPER_TOKEN RTC_46007800

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_rtc_46007800_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_rtc_46007800_CHILD_IDX 25

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_rtc_46007800_NODELABEL_NUM 1
#define DT_N_S_soc_S_rtc_46007800_FOREACH_NODELABEL(fn) fn(rtc)
#define DT_N_S_soc_S_rtc_46007800_FOREACH_NODELABEL_VARGS(fn, ...) fn(rtc, __VA_ARGS__)
#define DT_N_S_soc_S_rtc_46007800_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_rtc_46007800_CHILD_NUM 0
#define DT_N_S_soc_S_rtc_46007800_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_rtc_46007800_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_rtc_46007800_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_rtc_46007800_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_rtc_46007800_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_rtc_46007800_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_rtc_46007800_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_rtc_46007800_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_rtc_46007800_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_rtc_46007800_HASH oRRsA_jeWmPONzhGEiTIFIWwPTAkFmrnX23rHDtV6qg

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_rtc_46007800_ORD 102
#define DT_N_S_soc_S_rtc_46007800_ORD_STR_SORTABLE 00102

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_rtc_46007800_REQUIRES_ORDS \
	4, /* /soc */ \
	5, /* /soc/interrupt-controller@e000e100 */ \
	9, /* /soc/rcc@46020c00 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_rtc_46007800_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_rtc_46007800_EXISTS 1
#define DT_N_INST_0_st_stm32_rtc DT_N_S_soc_S_rtc_46007800
#define DT_N_NODELABEL_rtc       DT_N_S_soc_S_rtc_46007800

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_rtc_46007800_REG_NUM 1
#define DT_N_S_soc_S_rtc_46007800_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_rtc_46007800_REG_IDX_0_VAL_ADDRESS 1174435840 /* 0x46007800 */
#define DT_N_S_soc_S_rtc_46007800_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_rtc_46007800_RANGES_NUM 0
#define DT_N_S_soc_S_rtc_46007800_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_rtc_46007800_IRQ_NUM 1
#define DT_N_S_soc_S_rtc_46007800_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_rtc_46007800_IRQ_IDX_0_VAL_irq 2
#define DT_N_S_soc_S_rtc_46007800_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_rtc_46007800_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_rtc_46007800_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_rtc_46007800_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_rtc_46007800_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_rtc_46007800_IRQ_LEVEL 1
#define DT_N_S_soc_S_rtc_46007800_COMPAT_MATCHES_st_stm32_rtc 1
#define DT_N_S_soc_S_rtc_46007800_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_rtc_46007800_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_rtc_46007800_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_rtc_46007800_COMPAT_MODEL_IDX_0 "stm32-rtc"
#define DT_N_S_soc_S_rtc_46007800_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_rtc_46007800_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_rtc_46007800_P_reg {1174435840 /* 0x46007800 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_rtc_46007800_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_rtc_46007800_P_reg_IDX_0 1174435840
#define DT_N_S_soc_S_rtc_46007800_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_rtc_46007800_P_reg_IDX_1 1024
#define DT_N_S_soc_S_rtc_46007800_P_reg_EXISTS 1
#define DT_N_S_soc_S_rtc_46007800_P_alarms_count 2
#define DT_N_S_soc_S_rtc_46007800_P_alarms_count_EXISTS 1
#define DT_N_S_soc_S_rtc_46007800_P_interrupts {2 /* 0x2 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_rtc_46007800_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_rtc_46007800_P_interrupts_IDX_0 2
#define DT_N_S_soc_S_rtc_46007800_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_rtc_46007800_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_rtc_46007800_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_rtc_46007800_P_prescaler 32768
#define DT_N_S_soc_S_rtc_46007800_P_prescaler_EXISTS 1
#define DT_N_S_soc_S_rtc_46007800_P_status "okay"
#define DT_N_S_soc_S_rtc_46007800_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_rtc_46007800_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_rtc_46007800_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_rtc_46007800_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_rtc_46007800_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_rtc_46007800_P_status_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_rtc_46007800_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_rtc_46007800_P_status_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_rtc_46007800_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_rtc_46007800, status, 0)
#define DT_N_S_soc_S_rtc_46007800_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_rtc_46007800, status, 0)
#define DT_N_S_soc_S_rtc_46007800_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_rtc_46007800, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_rtc_46007800_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_rtc_46007800, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_rtc_46007800_P_status_LEN 1
#define DT_N_S_soc_S_rtc_46007800_P_status_EXISTS 1
#define DT_N_S_soc_S_rtc_46007800_P_compatible {"st,stm32-rtc"}
#define DT_N_S_soc_S_rtc_46007800_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_rtc_46007800_P_compatible_IDX_0 "st,stm32-rtc"
#define DT_N_S_soc_S_rtc_46007800_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-rtc
#define DT_N_S_soc_S_rtc_46007800_P_compatible_IDX_0_STRING_TOKEN st_stm32_rtc
#define DT_N_S_soc_S_rtc_46007800_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_RTC
#define DT_N_S_soc_S_rtc_46007800_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_rtc_46007800, compatible, 0)
#define DT_N_S_soc_S_rtc_46007800_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_rtc_46007800, compatible, 0)
#define DT_N_S_soc_S_rtc_46007800_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_rtc_46007800, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_rtc_46007800_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_rtc_46007800, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_rtc_46007800_P_compatible_LEN 1
#define DT_N_S_soc_S_rtc_46007800_P_compatible_EXISTS 1
#define DT_N_S_soc_S_rtc_46007800_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_rtc_46007800_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_46020c00
#define DT_N_S_soc_S_rtc_46007800_P_clocks_IDX_0_VAL_bus 168
#define DT_N_S_soc_S_rtc_46007800_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_rtc_46007800_P_clocks_IDX_0_VAL_bits 2097152
#define DT_N_S_soc_S_rtc_46007800_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_rtc_46007800_P_clocks_IDX_0_FOREACH_CELL(fn) fn(DT_N_S_soc_S_rtc_46007800, clocks, 0, bus) \
	fn(DT_N_S_soc_S_rtc_46007800, clocks, 0, bits)
#define DT_N_S_soc_S_rtc_46007800_P_clocks_IDX_0_FOREACH_CELL_SEP(fn, sep) fn(DT_N_S_soc_S_rtc_46007800, clocks, 0, bus) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_rtc_46007800, clocks, 0, bits)
#define DT_N_S_soc_S_rtc_46007800_P_clocks_IDX_0_NUM_CELLS 2
#define DT_N_S_soc_S_rtc_46007800_P_clocks_IDX_1_EXISTS 1
#define DT_N_S_soc_S_rtc_46007800_P_clocks_IDX_1_PH DT_N_S_soc_S_rcc_46020c00
#define DT_N_S_soc_S_rtc_46007800_P_clocks_IDX_1_VAL_bus 2
#define DT_N_S_soc_S_rtc_46007800_P_clocks_IDX_1_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_rtc_46007800_P_clocks_IDX_1_VAL_bits 19398896
#define DT_N_S_soc_S_rtc_46007800_P_clocks_IDX_1_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_rtc_46007800_P_clocks_IDX_1_FOREACH_CELL(fn) fn(DT_N_S_soc_S_rtc_46007800, clocks, 1, bus) \
	fn(DT_N_S_soc_S_rtc_46007800, clocks, 1, bits)
#define DT_N_S_soc_S_rtc_46007800_P_clocks_IDX_1_FOREACH_CELL_SEP(fn, sep) fn(DT_N_S_soc_S_rtc_46007800, clocks, 1, bus) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_rtc_46007800, clocks, 1, bits)
#define DT_N_S_soc_S_rtc_46007800_P_clocks_IDX_1_NUM_CELLS 2
#define DT_N_S_soc_S_rtc_46007800_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_rtc_46007800, clocks, 0) \
	fn(DT_N_S_soc_S_rtc_46007800, clocks, 1)
#define DT_N_S_soc_S_rtc_46007800_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_rtc_46007800, clocks, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_rtc_46007800, clocks, 1)
#define DT_N_S_soc_S_rtc_46007800_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_rtc_46007800, clocks, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_rtc_46007800, clocks, 1, __VA_ARGS__)
#define DT_N_S_soc_S_rtc_46007800_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_rtc_46007800, clocks, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_rtc_46007800, clocks, 1, __VA_ARGS__)
#define DT_N_S_soc_S_rtc_46007800_P_clocks_LEN 2
#define DT_N_S_soc_S_rtc_46007800_P_clocks_EXISTS 1
#define DT_N_S_soc_S_rtc_46007800_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_rtc_46007800_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_rtc_46007800_P_wakeup_source 0
#define DT_N_S_soc_S_rtc_46007800_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_rtc_46007800_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_rtc_46007800_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/dma@40020000
 *
 * Node identifier: DT_N_S_soc_S_dma_40020000
 *
 * Binding (compatible = st,stm32u5-dma):
 *   $ZEPHYR_BASE\dts\bindings\dma\st,stm32u5-dma.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_dma_40020000_PATH "/soc/dma@40020000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_dma_40020000_FULL_NAME "dma@40020000"
#define DT_N_S_soc_S_dma_40020000_FULL_NAME_UNQUOTED dma@40020000
#define DT_N_S_soc_S_dma_40020000_FULL_NAME_TOKEN dma_40020000
#define DT_N_S_soc_S_dma_40020000_FULL_NAME_UPPER_TOKEN DMA_40020000

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_dma_40020000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_dma_40020000_CHILD_IDX 47

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_dma_40020000_NODELABEL_NUM 1
#define DT_N_S_soc_S_dma_40020000_FOREACH_NODELABEL(fn) fn(gpdma1)
#define DT_N_S_soc_S_dma_40020000_FOREACH_NODELABEL_VARGS(fn, ...) fn(gpdma1, __VA_ARGS__)
#define DT_N_S_soc_S_dma_40020000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_dma_40020000_CHILD_NUM 0
#define DT_N_S_soc_S_dma_40020000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_dma_40020000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_dma_40020000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_dma_40020000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_dma_40020000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_dma_40020000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_dma_40020000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_dma_40020000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_dma_40020000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_dma_40020000_HASH wrD_czGB0R3hBC1Od9iGdfNbQ3BZqmarPsJAc4MBFAs

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_dma_40020000_ORD 103
#define DT_N_S_soc_S_dma_40020000_ORD_STR_SORTABLE 00103

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_dma_40020000_REQUIRES_ORDS \
	4, /* /soc */ \
	5, /* /soc/interrupt-controller@e000e100 */ \
	9, /* /soc/rcc@46020c00 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_dma_40020000_SUPPORTS_ORDS \
	104, /* /soc/sai1@40015404 */ \
	105, /* /soc/sai1@40015424 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_dma_40020000_EXISTS 1
#define DT_N_INST_0_st_stm32u5_dma DT_N_S_soc_S_dma_40020000
#define DT_N_NODELABEL_gpdma1      DT_N_S_soc_S_dma_40020000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_dma_40020000_REG_NUM 1
#define DT_N_S_soc_S_dma_40020000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_REG_IDX_0_VAL_ADDRESS 1073872896 /* 0x40020000 */
#define DT_N_S_soc_S_dma_40020000_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_dma_40020000_RANGES_NUM 0
#define DT_N_S_soc_S_dma_40020000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_dma_40020000_IRQ_NUM 16
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_0_VAL_irq 29
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_1_VAL_irq 30
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_1_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_1_VAL_priority 0
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_1_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_1_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_2_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_2_VAL_irq 31
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_2_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_2_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_2_VAL_priority 0
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_2_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_2_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_3_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_3_VAL_irq 32
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_3_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_3_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_3_VAL_priority 0
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_3_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_3_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_4_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_4_VAL_irq 33
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_4_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_4_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_4_VAL_priority 0
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_4_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_4_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_5_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_5_VAL_irq 34
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_5_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_5_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_5_VAL_priority 0
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_5_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_5_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_6_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_6_VAL_irq 35
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_6_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_6_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_6_VAL_priority 0
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_6_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_6_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_7_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_7_VAL_irq 36
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_7_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_7_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_7_VAL_priority 0
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_7_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_7_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_8_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_8_VAL_irq 80
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_8_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_8_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_8_VAL_priority 0
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_8_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_8_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_9_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_9_VAL_irq 81
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_9_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_9_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_9_VAL_priority 0
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_9_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_9_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_10_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_10_VAL_irq 82
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_10_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_10_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_10_VAL_priority 0
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_10_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_10_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_11_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_11_VAL_irq 83
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_11_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_11_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_11_VAL_priority 0
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_11_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_11_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_12_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_12_VAL_irq 84
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_12_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_12_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_12_VAL_priority 0
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_12_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_12_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_13_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_13_VAL_irq 85
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_13_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_13_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_13_VAL_priority 0
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_13_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_13_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_14_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_14_VAL_irq 86
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_14_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_14_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_14_VAL_priority 0
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_14_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_14_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_15_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_15_VAL_irq 87
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_15_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_15_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_15_VAL_priority 0
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_15_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_IRQ_IDX_15_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_dma_40020000_IRQ_LEVEL 1
#define DT_N_S_soc_S_dma_40020000_COMPAT_MATCHES_st_stm32u5_dma 1
#define DT_N_S_soc_S_dma_40020000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_dma_40020000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_COMPAT_MODEL_IDX_0 "stm32u5-dma"
#define DT_N_S_soc_S_dma_40020000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_dma_40020000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_dma_40020000_P_reg {1073872896 /* 0x40020000 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_dma_40020000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_P_reg_IDX_0 1073872896
#define DT_N_S_soc_S_dma_40020000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_P_reg_IDX_1 1024
#define DT_N_S_soc_S_dma_40020000_P_reg_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_P_interrupts {29 /* 0x1d */, 0 /* 0x0 */, 30 /* 0x1e */, 0 /* 0x0 */, 31 /* 0x1f */, 0 /* 0x0 */, 32 /* 0x20 */, 0 /* 0x0 */, 33 /* 0x21 */, 0 /* 0x0 */, 34 /* 0x22 */, 0 /* 0x0 */, 35 /* 0x23 */, 0 /* 0x0 */, 36 /* 0x24 */, 0 /* 0x0 */, 80 /* 0x50 */, 0 /* 0x0 */, 81 /* 0x51 */, 0 /* 0x0 */, 82 /* 0x52 */, 0 /* 0x0 */, 83 /* 0x53 */, 0 /* 0x0 */, 84 /* 0x54 */, 0 /* 0x0 */, 85 /* 0x55 */, 0 /* 0x0 */, 86 /* 0x56 */, 0 /* 0x0 */, 87 /* 0x57 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_dma_40020000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_P_interrupts_IDX_0 29
#define DT_N_S_soc_S_dma_40020000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_dma_40020000_P_interrupts_IDX_2_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_P_interrupts_IDX_2 30
#define DT_N_S_soc_S_dma_40020000_P_interrupts_IDX_3_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_P_interrupts_IDX_3 0
#define DT_N_S_soc_S_dma_40020000_P_interrupts_IDX_4_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_P_interrupts_IDX_4 31
#define DT_N_S_soc_S_dma_40020000_P_interrupts_IDX_5_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_P_interrupts_IDX_5 0
#define DT_N_S_soc_S_dma_40020000_P_interrupts_IDX_6_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_P_interrupts_IDX_6 32
#define DT_N_S_soc_S_dma_40020000_P_interrupts_IDX_7_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_P_interrupts_IDX_7 0
#define DT_N_S_soc_S_dma_40020000_P_interrupts_IDX_8_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_P_interrupts_IDX_8 33
#define DT_N_S_soc_S_dma_40020000_P_interrupts_IDX_9_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_P_interrupts_IDX_9 0
#define DT_N_S_soc_S_dma_40020000_P_interrupts_IDX_10_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_P_interrupts_IDX_10 34
#define DT_N_S_soc_S_dma_40020000_P_interrupts_IDX_11_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_P_interrupts_IDX_11 0
#define DT_N_S_soc_S_dma_40020000_P_interrupts_IDX_12_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_P_interrupts_IDX_12 35
#define DT_N_S_soc_S_dma_40020000_P_interrupts_IDX_13_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_P_interrupts_IDX_13 0
#define DT_N_S_soc_S_dma_40020000_P_interrupts_IDX_14_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_P_interrupts_IDX_14 36
#define DT_N_S_soc_S_dma_40020000_P_interrupts_IDX_15_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_P_interrupts_IDX_15 0
#define DT_N_S_soc_S_dma_40020000_P_interrupts_IDX_16_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_P_interrupts_IDX_16 80
#define DT_N_S_soc_S_dma_40020000_P_interrupts_IDX_17_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_P_interrupts_IDX_17 0
#define DT_N_S_soc_S_dma_40020000_P_interrupts_IDX_18_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_P_interrupts_IDX_18 81
#define DT_N_S_soc_S_dma_40020000_P_interrupts_IDX_19_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_P_interrupts_IDX_19 0
#define DT_N_S_soc_S_dma_40020000_P_interrupts_IDX_20_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_P_interrupts_IDX_20 82
#define DT_N_S_soc_S_dma_40020000_P_interrupts_IDX_21_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_P_interrupts_IDX_21 0
#define DT_N_S_soc_S_dma_40020000_P_interrupts_IDX_22_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_P_interrupts_IDX_22 83
#define DT_N_S_soc_S_dma_40020000_P_interrupts_IDX_23_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_P_interrupts_IDX_23 0
#define DT_N_S_soc_S_dma_40020000_P_interrupts_IDX_24_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_P_interrupts_IDX_24 84
#define DT_N_S_soc_S_dma_40020000_P_interrupts_IDX_25_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_P_interrupts_IDX_25 0
#define DT_N_S_soc_S_dma_40020000_P_interrupts_IDX_26_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_P_interrupts_IDX_26 85
#define DT_N_S_soc_S_dma_40020000_P_interrupts_IDX_27_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_P_interrupts_IDX_27 0
#define DT_N_S_soc_S_dma_40020000_P_interrupts_IDX_28_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_P_interrupts_IDX_28 86
#define DT_N_S_soc_S_dma_40020000_P_interrupts_IDX_29_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_P_interrupts_IDX_29 0
#define DT_N_S_soc_S_dma_40020000_P_interrupts_IDX_30_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_P_interrupts_IDX_30 87
#define DT_N_S_soc_S_dma_40020000_P_interrupts_IDX_31_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_P_interrupts_IDX_31 0
#define DT_N_S_soc_S_dma_40020000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_P_st_mem2mem 0
#define DT_N_S_soc_S_dma_40020000_P_st_mem2mem_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_P_dma_offset 0
#define DT_N_S_soc_S_dma_40020000_P_dma_offset_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_P_dma_channels 16
#define DT_N_S_soc_S_dma_40020000_P_dma_channels_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_P_dma_requests 114
#define DT_N_S_soc_S_dma_40020000_P_dma_requests_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_P_status "okay"
#define DT_N_S_soc_S_dma_40020000_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_dma_40020000_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_dma_40020000_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_dma_40020000_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_dma_40020000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_P_status_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_dma_40020000_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_P_status_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_dma_40020000, status, 0)
#define DT_N_S_soc_S_dma_40020000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_dma_40020000, status, 0)
#define DT_N_S_soc_S_dma_40020000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_dma_40020000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_dma_40020000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_dma_40020000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_dma_40020000_P_status_LEN 1
#define DT_N_S_soc_S_dma_40020000_P_status_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_P_compatible {"st,stm32u5-dma"}
#define DT_N_S_soc_S_dma_40020000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_P_compatible_IDX_0 "st,stm32u5-dma"
#define DT_N_S_soc_S_dma_40020000_P_compatible_IDX_0_STRING_UNQUOTED st,stm32u5-dma
#define DT_N_S_soc_S_dma_40020000_P_compatible_IDX_0_STRING_TOKEN st_stm32u5_dma
#define DT_N_S_soc_S_dma_40020000_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32U5_DMA
#define DT_N_S_soc_S_dma_40020000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_dma_40020000, compatible, 0)
#define DT_N_S_soc_S_dma_40020000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_dma_40020000, compatible, 0)
#define DT_N_S_soc_S_dma_40020000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_dma_40020000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_dma_40020000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_dma_40020000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_dma_40020000_P_compatible_LEN 1
#define DT_N_S_soc_S_dma_40020000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_46020c00
#define DT_N_S_soc_S_dma_40020000_P_clocks_IDX_0_VAL_bus 136
#define DT_N_S_soc_S_dma_40020000_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_P_clocks_IDX_0_VAL_bits 1
#define DT_N_S_soc_S_dma_40020000_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_P_clocks_IDX_0_FOREACH_CELL(fn) fn(DT_N_S_soc_S_dma_40020000, clocks, 0, bus) \
	fn(DT_N_S_soc_S_dma_40020000, clocks, 0, bits)
#define DT_N_S_soc_S_dma_40020000_P_clocks_IDX_0_FOREACH_CELL_SEP(fn, sep) fn(DT_N_S_soc_S_dma_40020000, clocks, 0, bus) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_dma_40020000, clocks, 0, bits)
#define DT_N_S_soc_S_dma_40020000_P_clocks_IDX_0_NUM_CELLS 2
#define DT_N_S_soc_S_dma_40020000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_dma_40020000, clocks, 0)
#define DT_N_S_soc_S_dma_40020000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_dma_40020000, clocks, 0)
#define DT_N_S_soc_S_dma_40020000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_dma_40020000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_dma_40020000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_dma_40020000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_dma_40020000_P_clocks_LEN 1
#define DT_N_S_soc_S_dma_40020000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_dma_40020000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_P_wakeup_source 0
#define DT_N_S_soc_S_dma_40020000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_dma_40020000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_dma_40020000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/sai1@40015404
 *
 * Node identifier: DT_N_S_soc_S_sai1_40015404
 *
 * Binding (compatible = st,stm32-sai):
 *   $ZEPHYR_BASE\dts\bindings\i2s\st,stm32-sai.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_sai1_40015404_PATH "/soc/sai1@40015404"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_sai1_40015404_FULL_NAME "sai1@40015404"
#define DT_N_S_soc_S_sai1_40015404_FULL_NAME_UNQUOTED sai1@40015404
#define DT_N_S_soc_S_sai1_40015404_FULL_NAME_TOKEN sai1_40015404
#define DT_N_S_soc_S_sai1_40015404_FULL_NAME_UPPER_TOKEN SAI1_40015404

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_sai1_40015404_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_sai1_40015404_CHILD_IDX 26

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_sai1_40015404_NODELABEL_NUM 1
#define DT_N_S_soc_S_sai1_40015404_FOREACH_NODELABEL(fn) fn(sai1_a)
#define DT_N_S_soc_S_sai1_40015404_FOREACH_NODELABEL_VARGS(fn, ...) fn(sai1_a, __VA_ARGS__)
#define DT_N_S_soc_S_sai1_40015404_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_sai1_40015404_CHILD_NUM 0
#define DT_N_S_soc_S_sai1_40015404_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_sai1_40015404_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_sai1_40015404_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_sai1_40015404_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_sai1_40015404_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_sai1_40015404_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_sai1_40015404_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_sai1_40015404_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_sai1_40015404_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_sai1_40015404_HASH Qeylb4uqfwx89IEioEsHJ7zY_NzeUuHabDztzaQ1AC4

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_sai1_40015404_ORD 104
#define DT_N_S_soc_S_sai1_40015404_ORD_STR_SORTABLE 00104

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_sai1_40015404_REQUIRES_ORDS \
	4, /* /soc */ \
	9, /* /soc/rcc@46020c00 */ \
	103, /* /soc/dma@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_sai1_40015404_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_sai1_40015404_EXISTS 1
#define DT_N_INST_0_st_stm32_sai DT_N_S_soc_S_sai1_40015404
#define DT_N_NODELABEL_sai1_a    DT_N_S_soc_S_sai1_40015404

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_sai1_40015404_REG_NUM 1
#define DT_N_S_soc_S_sai1_40015404_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sai1_40015404_REG_IDX_0_VAL_ADDRESS 1073828868 /* 0x40015404 */
#define DT_N_S_soc_S_sai1_40015404_REG_IDX_0_VAL_SIZE 32 /* 0x20 */
#define DT_N_S_soc_S_sai1_40015404_RANGES_NUM 0
#define DT_N_S_soc_S_sai1_40015404_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_sai1_40015404_IRQ_NUM 0
#define DT_N_S_soc_S_sai1_40015404_IRQ_LEVEL 0
#define DT_N_S_soc_S_sai1_40015404_COMPAT_MATCHES_st_stm32_sai 1
#define DT_N_S_soc_S_sai1_40015404_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sai1_40015404_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_sai1_40015404_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sai1_40015404_COMPAT_MODEL_IDX_0 "stm32-sai"
#define DT_N_S_soc_S_sai1_40015404_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_sai1_40015404_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_sai1_40015404_P_reg {1073828868 /* 0x40015404 */, 32 /* 0x20 */}
#define DT_N_S_soc_S_sai1_40015404_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sai1_40015404_P_reg_IDX_0 1073828868
#define DT_N_S_soc_S_sai1_40015404_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_sai1_40015404_P_reg_IDX_1 32
#define DT_N_S_soc_S_sai1_40015404_P_reg_EXISTS 1
#define DT_N_S_soc_S_sai1_40015404_P_dmas_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sai1_40015404_P_dmas_IDX_0_PH DT_N_S_soc_S_dma_40020000
#define DT_N_S_soc_S_sai1_40015404_P_dmas_IDX_0_VAL_channel 1
#define DT_N_S_soc_S_sai1_40015404_P_dmas_IDX_0_VAL_channel_EXISTS 1
#define DT_N_S_soc_S_sai1_40015404_P_dmas_IDX_0_VAL_slot 36
#define DT_N_S_soc_S_sai1_40015404_P_dmas_IDX_0_VAL_slot_EXISTS 1
#define DT_N_S_soc_S_sai1_40015404_P_dmas_IDX_0_VAL_channel_config 141312
#define DT_N_S_soc_S_sai1_40015404_P_dmas_IDX_0_VAL_channel_config_EXISTS 1
#define DT_N_S_soc_S_sai1_40015404_P_dmas_IDX_0_FOREACH_CELL(fn) fn(DT_N_S_soc_S_sai1_40015404, dmas, 0, channel) \
	fn(DT_N_S_soc_S_sai1_40015404, dmas, 0, slot) \
	fn(DT_N_S_soc_S_sai1_40015404, dmas, 0, channel-config)
#define DT_N_S_soc_S_sai1_40015404_P_dmas_IDX_0_FOREACH_CELL_SEP(fn, sep) fn(DT_N_S_soc_S_sai1_40015404, dmas, 0, channel) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sai1_40015404, dmas, 0, slot) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sai1_40015404, dmas, 0, channel-config)
#define DT_N_S_soc_S_sai1_40015404_P_dmas_IDX_0_NUM_CELLS 3
#define DT_N_S_soc_S_sai1_40015404_P_dmas_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sai1_40015404, dmas, 0)
#define DT_N_S_soc_S_sai1_40015404_P_dmas_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sai1_40015404, dmas, 0)
#define DT_N_S_soc_S_sai1_40015404_P_dmas_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sai1_40015404, dmas, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sai1_40015404_P_dmas_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sai1_40015404, dmas, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sai1_40015404_P_dmas_LEN 1
#define DT_N_S_soc_S_sai1_40015404_P_dmas_EXISTS 1
#define DT_N_S_soc_S_sai1_40015404_P_mclk_enable 0
#define DT_N_S_soc_S_sai1_40015404_P_mclk_enable_EXISTS 1
#define DT_N_S_soc_S_sai1_40015404_P_mclk_divider "no-div"
#define DT_N_S_soc_S_sai1_40015404_P_mclk_divider_STRING_UNQUOTED no-div
#define DT_N_S_soc_S_sai1_40015404_P_mclk_divider_STRING_TOKEN no_div
#define DT_N_S_soc_S_sai1_40015404_P_mclk_divider_STRING_UPPER_TOKEN NO_DIV
#define DT_N_S_soc_S_sai1_40015404_P_mclk_divider_IDX_0 "no-div"
#define DT_N_S_soc_S_sai1_40015404_P_mclk_divider_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sai1_40015404_P_mclk_divider_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_sai1_40015404_P_mclk_divider_IDX_0_ENUM_VAL_no_div_EXISTS 1
#define DT_N_S_soc_S_sai1_40015404_P_mclk_divider_ENUM_VAL_no_div_EXISTS 1
#define DT_N_S_soc_S_sai1_40015404_P_mclk_divider_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sai1_40015404, mclk_divider, 0)
#define DT_N_S_soc_S_sai1_40015404_P_mclk_divider_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sai1_40015404, mclk_divider, 0)
#define DT_N_S_soc_S_sai1_40015404_P_mclk_divider_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sai1_40015404, mclk_divider, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sai1_40015404_P_mclk_divider_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sai1_40015404, mclk_divider, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sai1_40015404_P_mclk_divider_LEN 1
#define DT_N_S_soc_S_sai1_40015404_P_mclk_divider_EXISTS 1
#define DT_N_S_soc_S_sai1_40015404_P_synchronous 0
#define DT_N_S_soc_S_sai1_40015404_P_synchronous_EXISTS 1
#define DT_N_S_soc_S_sai1_40015404_P_status "disabled"
#define DT_N_S_soc_S_sai1_40015404_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_sai1_40015404_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_sai1_40015404_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_sai1_40015404_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_sai1_40015404_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sai1_40015404_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_sai1_40015404_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_sai1_40015404_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_sai1_40015404_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sai1_40015404, status, 0)
#define DT_N_S_soc_S_sai1_40015404_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sai1_40015404, status, 0)
#define DT_N_S_soc_S_sai1_40015404_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sai1_40015404, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sai1_40015404_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sai1_40015404, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sai1_40015404_P_status_LEN 1
#define DT_N_S_soc_S_sai1_40015404_P_status_EXISTS 1
#define DT_N_S_soc_S_sai1_40015404_P_compatible {"st,stm32-sai"}
#define DT_N_S_soc_S_sai1_40015404_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sai1_40015404_P_compatible_IDX_0 "st,stm32-sai"
#define DT_N_S_soc_S_sai1_40015404_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-sai
#define DT_N_S_soc_S_sai1_40015404_P_compatible_IDX_0_STRING_TOKEN st_stm32_sai
#define DT_N_S_soc_S_sai1_40015404_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_SAI
#define DT_N_S_soc_S_sai1_40015404_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sai1_40015404, compatible, 0)
#define DT_N_S_soc_S_sai1_40015404_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sai1_40015404, compatible, 0)
#define DT_N_S_soc_S_sai1_40015404_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sai1_40015404, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sai1_40015404_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sai1_40015404, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sai1_40015404_P_compatible_LEN 1
#define DT_N_S_soc_S_sai1_40015404_P_compatible_EXISTS 1
#define DT_N_S_soc_S_sai1_40015404_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sai1_40015404_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_46020c00
#define DT_N_S_soc_S_sai1_40015404_P_clocks_IDX_0_VAL_bus 164
#define DT_N_S_soc_S_sai1_40015404_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_sai1_40015404_P_clocks_IDX_0_VAL_bits 2097152
#define DT_N_S_soc_S_sai1_40015404_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_sai1_40015404_P_clocks_IDX_0_FOREACH_CELL(fn) fn(DT_N_S_soc_S_sai1_40015404, clocks, 0, bus) \
	fn(DT_N_S_soc_S_sai1_40015404, clocks, 0, bits)
#define DT_N_S_soc_S_sai1_40015404_P_clocks_IDX_0_FOREACH_CELL_SEP(fn, sep) fn(DT_N_S_soc_S_sai1_40015404, clocks, 0, bus) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sai1_40015404, clocks, 0, bits)
#define DT_N_S_soc_S_sai1_40015404_P_clocks_IDX_0_NUM_CELLS 2
#define DT_N_S_soc_S_sai1_40015404_P_clocks_IDX_1_EXISTS 1
#define DT_N_S_soc_S_sai1_40015404_P_clocks_IDX_1_PH DT_N_S_soc_S_rcc_46020c00
#define DT_N_S_soc_S_sai1_40015404_P_clocks_IDX_1_VAL_bus 18
#define DT_N_S_soc_S_sai1_40015404_P_clocks_IDX_1_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_sai1_40015404_P_clocks_IDX_1_VAL_bits 4522212
#define DT_N_S_soc_S_sai1_40015404_P_clocks_IDX_1_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_sai1_40015404_P_clocks_IDX_1_FOREACH_CELL(fn) fn(DT_N_S_soc_S_sai1_40015404, clocks, 1, bus) \
	fn(DT_N_S_soc_S_sai1_40015404, clocks, 1, bits)
#define DT_N_S_soc_S_sai1_40015404_P_clocks_IDX_1_FOREACH_CELL_SEP(fn, sep) fn(DT_N_S_soc_S_sai1_40015404, clocks, 1, bus) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sai1_40015404, clocks, 1, bits)
#define DT_N_S_soc_S_sai1_40015404_P_clocks_IDX_1_NUM_CELLS 2
#define DT_N_S_soc_S_sai1_40015404_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sai1_40015404, clocks, 0) \
	fn(DT_N_S_soc_S_sai1_40015404, clocks, 1)
#define DT_N_S_soc_S_sai1_40015404_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sai1_40015404, clocks, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sai1_40015404, clocks, 1)
#define DT_N_S_soc_S_sai1_40015404_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sai1_40015404, clocks, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_sai1_40015404, clocks, 1, __VA_ARGS__)
#define DT_N_S_soc_S_sai1_40015404_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sai1_40015404, clocks, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sai1_40015404, clocks, 1, __VA_ARGS__)
#define DT_N_S_soc_S_sai1_40015404_P_clocks_LEN 2
#define DT_N_S_soc_S_sai1_40015404_P_clocks_EXISTS 1
#define DT_N_S_soc_S_sai1_40015404_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_sai1_40015404_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_sai1_40015404_P_wakeup_source 0
#define DT_N_S_soc_S_sai1_40015404_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_sai1_40015404_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_sai1_40015404_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/sai1@40015424
 *
 * Node identifier: DT_N_S_soc_S_sai1_40015424
 *
 * Binding (compatible = st,stm32-sai):
 *   $ZEPHYR_BASE\dts\bindings\i2s\st,stm32-sai.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_sai1_40015424_PATH "/soc/sai1@40015424"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_sai1_40015424_FULL_NAME "sai1@40015424"
#define DT_N_S_soc_S_sai1_40015424_FULL_NAME_UNQUOTED sai1@40015424
#define DT_N_S_soc_S_sai1_40015424_FULL_NAME_TOKEN sai1_40015424
#define DT_N_S_soc_S_sai1_40015424_FULL_NAME_UPPER_TOKEN SAI1_40015424

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_sai1_40015424_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_sai1_40015424_CHILD_IDX 27

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_sai1_40015424_NODELABEL_NUM 1
#define DT_N_S_soc_S_sai1_40015424_FOREACH_NODELABEL(fn) fn(sai1_b)
#define DT_N_S_soc_S_sai1_40015424_FOREACH_NODELABEL_VARGS(fn, ...) fn(sai1_b, __VA_ARGS__)
#define DT_N_S_soc_S_sai1_40015424_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_sai1_40015424_CHILD_NUM 0
#define DT_N_S_soc_S_sai1_40015424_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_sai1_40015424_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_sai1_40015424_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_sai1_40015424_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_sai1_40015424_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_sai1_40015424_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_sai1_40015424_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_sai1_40015424_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_sai1_40015424_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_sai1_40015424_HASH SB_xxcHcj4kwx_SBJjUxUtYBpvfeKkpofD2o9QYZc5E

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_sai1_40015424_ORD 105
#define DT_N_S_soc_S_sai1_40015424_ORD_STR_SORTABLE 00105

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_sai1_40015424_REQUIRES_ORDS \
	4, /* /soc */ \
	9, /* /soc/rcc@46020c00 */ \
	103, /* /soc/dma@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_sai1_40015424_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_sai1_40015424_EXISTS 1
#define DT_N_INST_1_st_stm32_sai DT_N_S_soc_S_sai1_40015424
#define DT_N_NODELABEL_sai1_b    DT_N_S_soc_S_sai1_40015424

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_sai1_40015424_REG_NUM 1
#define DT_N_S_soc_S_sai1_40015424_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sai1_40015424_REG_IDX_0_VAL_ADDRESS 1073828900 /* 0x40015424 */
#define DT_N_S_soc_S_sai1_40015424_REG_IDX_0_VAL_SIZE 32 /* 0x20 */
#define DT_N_S_soc_S_sai1_40015424_RANGES_NUM 0
#define DT_N_S_soc_S_sai1_40015424_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_sai1_40015424_IRQ_NUM 0
#define DT_N_S_soc_S_sai1_40015424_IRQ_LEVEL 0
#define DT_N_S_soc_S_sai1_40015424_COMPAT_MATCHES_st_stm32_sai 1
#define DT_N_S_soc_S_sai1_40015424_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sai1_40015424_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_sai1_40015424_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sai1_40015424_COMPAT_MODEL_IDX_0 "stm32-sai"
#define DT_N_S_soc_S_sai1_40015424_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_sai1_40015424_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_sai1_40015424_P_reg {1073828900 /* 0x40015424 */, 32 /* 0x20 */}
#define DT_N_S_soc_S_sai1_40015424_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sai1_40015424_P_reg_IDX_0 1073828900
#define DT_N_S_soc_S_sai1_40015424_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_sai1_40015424_P_reg_IDX_1 32
#define DT_N_S_soc_S_sai1_40015424_P_reg_EXISTS 1
#define DT_N_S_soc_S_sai1_40015424_P_dmas_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sai1_40015424_P_dmas_IDX_0_PH DT_N_S_soc_S_dma_40020000
#define DT_N_S_soc_S_sai1_40015424_P_dmas_IDX_0_VAL_channel 0
#define DT_N_S_soc_S_sai1_40015424_P_dmas_IDX_0_VAL_channel_EXISTS 1
#define DT_N_S_soc_S_sai1_40015424_P_dmas_IDX_0_VAL_slot 37
#define DT_N_S_soc_S_sai1_40015424_P_dmas_IDX_0_VAL_slot_EXISTS 1
#define DT_N_S_soc_S_sai1_40015424_P_dmas_IDX_0_VAL_channel_config 141312
#define DT_N_S_soc_S_sai1_40015424_P_dmas_IDX_0_VAL_channel_config_EXISTS 1
#define DT_N_S_soc_S_sai1_40015424_P_dmas_IDX_0_FOREACH_CELL(fn) fn(DT_N_S_soc_S_sai1_40015424, dmas, 0, channel) \
	fn(DT_N_S_soc_S_sai1_40015424, dmas, 0, slot) \
	fn(DT_N_S_soc_S_sai1_40015424, dmas, 0, channel-config)
#define DT_N_S_soc_S_sai1_40015424_P_dmas_IDX_0_FOREACH_CELL_SEP(fn, sep) fn(DT_N_S_soc_S_sai1_40015424, dmas, 0, channel) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sai1_40015424, dmas, 0, slot) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sai1_40015424, dmas, 0, channel-config)
#define DT_N_S_soc_S_sai1_40015424_P_dmas_IDX_0_NUM_CELLS 3
#define DT_N_S_soc_S_sai1_40015424_P_dmas_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sai1_40015424, dmas, 0)
#define DT_N_S_soc_S_sai1_40015424_P_dmas_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sai1_40015424, dmas, 0)
#define DT_N_S_soc_S_sai1_40015424_P_dmas_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sai1_40015424, dmas, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sai1_40015424_P_dmas_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sai1_40015424, dmas, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sai1_40015424_P_dmas_LEN 1
#define DT_N_S_soc_S_sai1_40015424_P_dmas_EXISTS 1
#define DT_N_S_soc_S_sai1_40015424_P_mclk_enable 0
#define DT_N_S_soc_S_sai1_40015424_P_mclk_enable_EXISTS 1
#define DT_N_S_soc_S_sai1_40015424_P_mclk_divider "no-div"
#define DT_N_S_soc_S_sai1_40015424_P_mclk_divider_STRING_UNQUOTED no-div
#define DT_N_S_soc_S_sai1_40015424_P_mclk_divider_STRING_TOKEN no_div
#define DT_N_S_soc_S_sai1_40015424_P_mclk_divider_STRING_UPPER_TOKEN NO_DIV
#define DT_N_S_soc_S_sai1_40015424_P_mclk_divider_IDX_0 "no-div"
#define DT_N_S_soc_S_sai1_40015424_P_mclk_divider_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sai1_40015424_P_mclk_divider_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_sai1_40015424_P_mclk_divider_IDX_0_ENUM_VAL_no_div_EXISTS 1
#define DT_N_S_soc_S_sai1_40015424_P_mclk_divider_ENUM_VAL_no_div_EXISTS 1
#define DT_N_S_soc_S_sai1_40015424_P_mclk_divider_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sai1_40015424, mclk_divider, 0)
#define DT_N_S_soc_S_sai1_40015424_P_mclk_divider_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sai1_40015424, mclk_divider, 0)
#define DT_N_S_soc_S_sai1_40015424_P_mclk_divider_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sai1_40015424, mclk_divider, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sai1_40015424_P_mclk_divider_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sai1_40015424, mclk_divider, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sai1_40015424_P_mclk_divider_LEN 1
#define DT_N_S_soc_S_sai1_40015424_P_mclk_divider_EXISTS 1
#define DT_N_S_soc_S_sai1_40015424_P_synchronous 0
#define DT_N_S_soc_S_sai1_40015424_P_synchronous_EXISTS 1
#define DT_N_S_soc_S_sai1_40015424_P_status "disabled"
#define DT_N_S_soc_S_sai1_40015424_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_sai1_40015424_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_sai1_40015424_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_sai1_40015424_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_sai1_40015424_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sai1_40015424_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_sai1_40015424_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_sai1_40015424_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_sai1_40015424_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sai1_40015424, status, 0)
#define DT_N_S_soc_S_sai1_40015424_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sai1_40015424, status, 0)
#define DT_N_S_soc_S_sai1_40015424_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sai1_40015424, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sai1_40015424_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sai1_40015424, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sai1_40015424_P_status_LEN 1
#define DT_N_S_soc_S_sai1_40015424_P_status_EXISTS 1
#define DT_N_S_soc_S_sai1_40015424_P_compatible {"st,stm32-sai"}
#define DT_N_S_soc_S_sai1_40015424_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sai1_40015424_P_compatible_IDX_0 "st,stm32-sai"
#define DT_N_S_soc_S_sai1_40015424_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-sai
#define DT_N_S_soc_S_sai1_40015424_P_compatible_IDX_0_STRING_TOKEN st_stm32_sai
#define DT_N_S_soc_S_sai1_40015424_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_SAI
#define DT_N_S_soc_S_sai1_40015424_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sai1_40015424, compatible, 0)
#define DT_N_S_soc_S_sai1_40015424_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sai1_40015424, compatible, 0)
#define DT_N_S_soc_S_sai1_40015424_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sai1_40015424, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sai1_40015424_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sai1_40015424, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sai1_40015424_P_compatible_LEN 1
#define DT_N_S_soc_S_sai1_40015424_P_compatible_EXISTS 1
#define DT_N_S_soc_S_sai1_40015424_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sai1_40015424_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_46020c00
#define DT_N_S_soc_S_sai1_40015424_P_clocks_IDX_0_VAL_bus 164
#define DT_N_S_soc_S_sai1_40015424_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_sai1_40015424_P_clocks_IDX_0_VAL_bits 2097152
#define DT_N_S_soc_S_sai1_40015424_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_sai1_40015424_P_clocks_IDX_0_FOREACH_CELL(fn) fn(DT_N_S_soc_S_sai1_40015424, clocks, 0, bus) \
	fn(DT_N_S_soc_S_sai1_40015424, clocks, 0, bits)
#define DT_N_S_soc_S_sai1_40015424_P_clocks_IDX_0_FOREACH_CELL_SEP(fn, sep) fn(DT_N_S_soc_S_sai1_40015424, clocks, 0, bus) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sai1_40015424, clocks, 0, bits)
#define DT_N_S_soc_S_sai1_40015424_P_clocks_IDX_0_NUM_CELLS 2
#define DT_N_S_soc_S_sai1_40015424_P_clocks_IDX_1_EXISTS 1
#define DT_N_S_soc_S_sai1_40015424_P_clocks_IDX_1_PH DT_N_S_soc_S_rcc_46020c00
#define DT_N_S_soc_S_sai1_40015424_P_clocks_IDX_1_VAL_bus 18
#define DT_N_S_soc_S_sai1_40015424_P_clocks_IDX_1_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_sai1_40015424_P_clocks_IDX_1_VAL_bits 4522212
#define DT_N_S_soc_S_sai1_40015424_P_clocks_IDX_1_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_sai1_40015424_P_clocks_IDX_1_FOREACH_CELL(fn) fn(DT_N_S_soc_S_sai1_40015424, clocks, 1, bus) \
	fn(DT_N_S_soc_S_sai1_40015424, clocks, 1, bits)
#define DT_N_S_soc_S_sai1_40015424_P_clocks_IDX_1_FOREACH_CELL_SEP(fn, sep) fn(DT_N_S_soc_S_sai1_40015424, clocks, 1, bus) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sai1_40015424, clocks, 1, bits)
#define DT_N_S_soc_S_sai1_40015424_P_clocks_IDX_1_NUM_CELLS 2
#define DT_N_S_soc_S_sai1_40015424_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sai1_40015424, clocks, 0) \
	fn(DT_N_S_soc_S_sai1_40015424, clocks, 1)
#define DT_N_S_soc_S_sai1_40015424_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sai1_40015424, clocks, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sai1_40015424, clocks, 1)
#define DT_N_S_soc_S_sai1_40015424_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sai1_40015424, clocks, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_sai1_40015424, clocks, 1, __VA_ARGS__)
#define DT_N_S_soc_S_sai1_40015424_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sai1_40015424, clocks, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sai1_40015424, clocks, 1, __VA_ARGS__)
#define DT_N_S_soc_S_sai1_40015424_P_clocks_LEN 2
#define DT_N_S_soc_S_sai1_40015424_P_clocks_EXISTS 1
#define DT_N_S_soc_S_sai1_40015424_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_sai1_40015424_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_sai1_40015424_P_wakeup_source 0
#define DT_N_S_soc_S_sai1_40015424_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_sai1_40015424_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_sai1_40015424_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@42020000/sdmmc1_ck_pc12
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_ck_pc12
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_ck_pc12_PATH "/soc/pin-controller@42020000/sdmmc1_ck_pc12"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_ck_pc12_FULL_NAME "sdmmc1_ck_pc12"
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_ck_pc12_FULL_NAME_UNQUOTED sdmmc1_ck_pc12
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_ck_pc12_FULL_NAME_TOKEN sdmmc1_ck_pc12
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_ck_pc12_FULL_NAME_UPPER_TOKEN SDMMC1_CK_PC12

/* Node parent (/soc/pin-controller@42020000) identifier: */
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_ck_pc12_PARENT DT_N_S_soc_S_pin_controller_42020000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_ck_pc12_CHILD_IDX 31

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_ck_pc12_NODELABEL_NUM 1
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_ck_pc12_FOREACH_NODELABEL(fn) fn(sdmmc1_ck_pc12)
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_ck_pc12_FOREACH_NODELABEL_VARGS(fn, ...) fn(sdmmc1_ck_pc12, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_ck_pc12_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_controller_42020000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_ck_pc12_CHILD_NUM 0
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_ck_pc12_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_ck_pc12_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_ck_pc12_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_ck_pc12_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_ck_pc12_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_ck_pc12_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_ck_pc12_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_ck_pc12_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_ck_pc12_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_ck_pc12_HASH s74NpkyZcERAtHhfpfeU2xFx4e0qFFKwN75lInMF3kM

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_ck_pc12_ORD 106
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_ck_pc12_ORD_STR_SORTABLE 00106

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_ck_pc12_REQUIRES_ORDS \
	10, /* /soc/pin-controller@42020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_ck_pc12_SUPPORTS_ORDS \
	112, /* /soc/sdmmc@420c8000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_ck_pc12_EXISTS 1
#define DT_N_NODELABEL_sdmmc1_ck_pc12 DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_ck_pc12

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_ck_pc12_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_ck_pc12_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_ck_pc12_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_ck_pc12_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_ck_pc12_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_ck_pc12_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_ck_pc12_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_ck_pc12_P_pinmux 1420
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_ck_pc12_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_ck_pc12_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_ck_pc12_P_slew_rate_STRING_UNQUOTED very-high-speed
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_ck_pc12_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_ck_pc12_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_ck_pc12_P_slew_rate_IDX_0 "very-high-speed"
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_ck_pc12_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_ck_pc12_P_slew_rate_IDX_0_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_ck_pc12_P_slew_rate_IDX_0_ENUM_VAL_very_high_speed_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_ck_pc12_P_slew_rate_ENUM_VAL_very_high_speed_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_ck_pc12_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_ck_pc12, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_ck_pc12_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_ck_pc12, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_ck_pc12_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_ck_pc12, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_ck_pc12_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_ck_pc12, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_ck_pc12_P_slew_rate_LEN 1
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_ck_pc12_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_ck_pc12_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_ck_pc12_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_ck_pc12_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_ck_pc12_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_ck_pc12_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_ck_pc12_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_ck_pc12_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_ck_pc12_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_ck_pc12_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_ck_pc12_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_ck_pc12_P_output_low 0
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_ck_pc12_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_ck_pc12_P_output_high 0
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_ck_pc12_P_output_high_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@42020000/sdmmc1_cmd_pd2
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_cmd_pd2
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_cmd_pd2_PATH "/soc/pin-controller@42020000/sdmmc1_cmd_pd2"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_cmd_pd2_FULL_NAME "sdmmc1_cmd_pd2"
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_cmd_pd2_FULL_NAME_UNQUOTED sdmmc1_cmd_pd2
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_cmd_pd2_FULL_NAME_TOKEN sdmmc1_cmd_pd2
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_cmd_pd2_FULL_NAME_UPPER_TOKEN SDMMC1_CMD_PD2

/* Node parent (/soc/pin-controller@42020000) identifier: */
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_cmd_pd2_PARENT DT_N_S_soc_S_pin_controller_42020000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_cmd_pd2_CHILD_IDX 32

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_cmd_pd2_NODELABEL_NUM 1
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_cmd_pd2_FOREACH_NODELABEL(fn) fn(sdmmc1_cmd_pd2)
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_cmd_pd2_FOREACH_NODELABEL_VARGS(fn, ...) fn(sdmmc1_cmd_pd2, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_cmd_pd2_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_controller_42020000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_cmd_pd2_CHILD_NUM 0
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_cmd_pd2_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_cmd_pd2_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_cmd_pd2_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_cmd_pd2_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_cmd_pd2_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_cmd_pd2_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_cmd_pd2_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_cmd_pd2_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_cmd_pd2_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_cmd_pd2_HASH EFE3H8DyrE7KsB5Dpch1TxuO0HlsBgXj2cPHV2uSmGo

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_cmd_pd2_ORD 107
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_cmd_pd2_ORD_STR_SORTABLE 00107

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_cmd_pd2_REQUIRES_ORDS \
	10, /* /soc/pin-controller@42020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_cmd_pd2_SUPPORTS_ORDS \
	112, /* /soc/sdmmc@420c8000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_cmd_pd2_EXISTS 1
#define DT_N_NODELABEL_sdmmc1_cmd_pd2 DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_cmd_pd2

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_cmd_pd2_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_cmd_pd2_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_cmd_pd2_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_cmd_pd2_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_cmd_pd2_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_cmd_pd2_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_cmd_pd2_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_cmd_pd2_P_pinmux 1612
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_cmd_pd2_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_cmd_pd2_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_cmd_pd2_P_slew_rate_STRING_UNQUOTED very-high-speed
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_cmd_pd2_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_cmd_pd2_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_cmd_pd2_P_slew_rate_IDX_0 "very-high-speed"
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_cmd_pd2_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_cmd_pd2_P_slew_rate_IDX_0_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_cmd_pd2_P_slew_rate_IDX_0_ENUM_VAL_very_high_speed_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_cmd_pd2_P_slew_rate_ENUM_VAL_very_high_speed_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_cmd_pd2_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_cmd_pd2, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_cmd_pd2_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_cmd_pd2, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_cmd_pd2_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_cmd_pd2, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_cmd_pd2_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_cmd_pd2, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_cmd_pd2_P_slew_rate_LEN 1
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_cmd_pd2_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_cmd_pd2_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_cmd_pd2_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_cmd_pd2_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_cmd_pd2_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_cmd_pd2_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_cmd_pd2_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_cmd_pd2_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_cmd_pd2_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_cmd_pd2_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_cmd_pd2_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_cmd_pd2_P_output_low 0
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_cmd_pd2_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_cmd_pd2_P_output_high 0
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_cmd_pd2_P_output_high_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@42020000/sdmmc1_d0_pc8
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d0_pc8
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d0_pc8_PATH "/soc/pin-controller@42020000/sdmmc1_d0_pc8"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d0_pc8_FULL_NAME "sdmmc1_d0_pc8"
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d0_pc8_FULL_NAME_UNQUOTED sdmmc1_d0_pc8
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d0_pc8_FULL_NAME_TOKEN sdmmc1_d0_pc8
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d0_pc8_FULL_NAME_UPPER_TOKEN SDMMC1_D0_PC8

/* Node parent (/soc/pin-controller@42020000) identifier: */
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d0_pc8_PARENT DT_N_S_soc_S_pin_controller_42020000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d0_pc8_CHILD_IDX 27

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d0_pc8_NODELABEL_NUM 1
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d0_pc8_FOREACH_NODELABEL(fn) fn(sdmmc1_d0_pc8)
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d0_pc8_FOREACH_NODELABEL_VARGS(fn, ...) fn(sdmmc1_d0_pc8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d0_pc8_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_controller_42020000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d0_pc8_CHILD_NUM 0
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d0_pc8_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d0_pc8_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d0_pc8_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d0_pc8_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d0_pc8_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d0_pc8_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d0_pc8_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d0_pc8_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d0_pc8_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d0_pc8_HASH HTO_AbjWZFTQD5o9WORoPEH7dh5G8WL2tN_BpwjXCJs

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d0_pc8_ORD 108
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d0_pc8_ORD_STR_SORTABLE 00108

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d0_pc8_REQUIRES_ORDS \
	10, /* /soc/pin-controller@42020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d0_pc8_SUPPORTS_ORDS \
	112, /* /soc/sdmmc@420c8000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d0_pc8_EXISTS 1
#define DT_N_NODELABEL_sdmmc1_d0_pc8 DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d0_pc8

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d0_pc8_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d0_pc8_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d0_pc8_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d0_pc8_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d0_pc8_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d0_pc8_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d0_pc8_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d0_pc8_P_pinmux 1292
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d0_pc8_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d0_pc8_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d0_pc8_P_slew_rate_STRING_UNQUOTED very-high-speed
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d0_pc8_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d0_pc8_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d0_pc8_P_slew_rate_IDX_0 "very-high-speed"
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d0_pc8_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d0_pc8_P_slew_rate_IDX_0_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d0_pc8_P_slew_rate_IDX_0_ENUM_VAL_very_high_speed_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d0_pc8_P_slew_rate_ENUM_VAL_very_high_speed_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d0_pc8_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d0_pc8, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d0_pc8_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d0_pc8, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d0_pc8_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d0_pc8, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d0_pc8_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d0_pc8, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d0_pc8_P_slew_rate_LEN 1
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d0_pc8_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d0_pc8_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d0_pc8_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d0_pc8_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d0_pc8_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d0_pc8_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d0_pc8_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d0_pc8_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d0_pc8_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d0_pc8_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d0_pc8_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d0_pc8_P_output_low 0
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d0_pc8_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d0_pc8_P_output_high 0
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d0_pc8_P_output_high_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@42020000/sdmmc1_d1_pc9
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d1_pc9
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d1_pc9_PATH "/soc/pin-controller@42020000/sdmmc1_d1_pc9"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d1_pc9_FULL_NAME "sdmmc1_d1_pc9"
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d1_pc9_FULL_NAME_UNQUOTED sdmmc1_d1_pc9
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d1_pc9_FULL_NAME_TOKEN sdmmc1_d1_pc9
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d1_pc9_FULL_NAME_UPPER_TOKEN SDMMC1_D1_PC9

/* Node parent (/soc/pin-controller@42020000) identifier: */
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d1_pc9_PARENT DT_N_S_soc_S_pin_controller_42020000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d1_pc9_CHILD_IDX 28

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d1_pc9_NODELABEL_NUM 1
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d1_pc9_FOREACH_NODELABEL(fn) fn(sdmmc1_d1_pc9)
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d1_pc9_FOREACH_NODELABEL_VARGS(fn, ...) fn(sdmmc1_d1_pc9, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d1_pc9_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_controller_42020000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d1_pc9_CHILD_NUM 0
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d1_pc9_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d1_pc9_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d1_pc9_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d1_pc9_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d1_pc9_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d1_pc9_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d1_pc9_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d1_pc9_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d1_pc9_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d1_pc9_HASH mPfo3472_dTFT2en52_bMXQEYwgfNP_9emKV9nlk880

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d1_pc9_ORD 109
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d1_pc9_ORD_STR_SORTABLE 00109

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d1_pc9_REQUIRES_ORDS \
	10, /* /soc/pin-controller@42020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d1_pc9_SUPPORTS_ORDS \
	112, /* /soc/sdmmc@420c8000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d1_pc9_EXISTS 1
#define DT_N_NODELABEL_sdmmc1_d1_pc9 DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d1_pc9

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d1_pc9_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d1_pc9_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d1_pc9_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d1_pc9_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d1_pc9_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d1_pc9_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d1_pc9_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d1_pc9_P_pinmux 1324
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d1_pc9_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d1_pc9_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d1_pc9_P_slew_rate_STRING_UNQUOTED very-high-speed
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d1_pc9_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d1_pc9_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d1_pc9_P_slew_rate_IDX_0 "very-high-speed"
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d1_pc9_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d1_pc9_P_slew_rate_IDX_0_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d1_pc9_P_slew_rate_IDX_0_ENUM_VAL_very_high_speed_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d1_pc9_P_slew_rate_ENUM_VAL_very_high_speed_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d1_pc9_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d1_pc9, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d1_pc9_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d1_pc9, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d1_pc9_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d1_pc9, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d1_pc9_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d1_pc9, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d1_pc9_P_slew_rate_LEN 1
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d1_pc9_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d1_pc9_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d1_pc9_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d1_pc9_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d1_pc9_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d1_pc9_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d1_pc9_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d1_pc9_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d1_pc9_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d1_pc9_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d1_pc9_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d1_pc9_P_output_low 0
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d1_pc9_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d1_pc9_P_output_high 0
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d1_pc9_P_output_high_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@42020000/sdmmc1_d2_pc10
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d2_pc10
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d2_pc10_PATH "/soc/pin-controller@42020000/sdmmc1_d2_pc10"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d2_pc10_FULL_NAME "sdmmc1_d2_pc10"
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d2_pc10_FULL_NAME_UNQUOTED sdmmc1_d2_pc10
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d2_pc10_FULL_NAME_TOKEN sdmmc1_d2_pc10
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d2_pc10_FULL_NAME_UPPER_TOKEN SDMMC1_D2_PC10

/* Node parent (/soc/pin-controller@42020000) identifier: */
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d2_pc10_PARENT DT_N_S_soc_S_pin_controller_42020000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d2_pc10_CHILD_IDX 29

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d2_pc10_NODELABEL_NUM 1
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d2_pc10_FOREACH_NODELABEL(fn) fn(sdmmc1_d2_pc10)
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d2_pc10_FOREACH_NODELABEL_VARGS(fn, ...) fn(sdmmc1_d2_pc10, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d2_pc10_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_controller_42020000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d2_pc10_CHILD_NUM 0
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d2_pc10_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d2_pc10_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d2_pc10_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d2_pc10_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d2_pc10_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d2_pc10_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d2_pc10_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d2_pc10_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d2_pc10_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d2_pc10_HASH knJT2favnsVT_WHsm1c0eNg3cHeDuz3MLLT8r0L_MRg

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d2_pc10_ORD 110
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d2_pc10_ORD_STR_SORTABLE 00110

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d2_pc10_REQUIRES_ORDS \
	10, /* /soc/pin-controller@42020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d2_pc10_SUPPORTS_ORDS \
	112, /* /soc/sdmmc@420c8000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d2_pc10_EXISTS 1
#define DT_N_NODELABEL_sdmmc1_d2_pc10 DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d2_pc10

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d2_pc10_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d2_pc10_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d2_pc10_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d2_pc10_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d2_pc10_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d2_pc10_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d2_pc10_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d2_pc10_P_pinmux 1356
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d2_pc10_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d2_pc10_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d2_pc10_P_slew_rate_STRING_UNQUOTED very-high-speed
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d2_pc10_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d2_pc10_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d2_pc10_P_slew_rate_IDX_0 "very-high-speed"
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d2_pc10_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d2_pc10_P_slew_rate_IDX_0_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d2_pc10_P_slew_rate_IDX_0_ENUM_VAL_very_high_speed_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d2_pc10_P_slew_rate_ENUM_VAL_very_high_speed_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d2_pc10_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d2_pc10, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d2_pc10_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d2_pc10, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d2_pc10_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d2_pc10, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d2_pc10_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d2_pc10, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d2_pc10_P_slew_rate_LEN 1
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d2_pc10_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d2_pc10_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d2_pc10_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d2_pc10_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d2_pc10_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d2_pc10_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d2_pc10_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d2_pc10_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d2_pc10_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d2_pc10_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d2_pc10_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d2_pc10_P_output_low 0
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d2_pc10_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d2_pc10_P_output_high 0
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d2_pc10_P_output_high_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@42020000/sdmmc1_d3_pc11
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d3_pc11
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d3_pc11_PATH "/soc/pin-controller@42020000/sdmmc1_d3_pc11"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d3_pc11_FULL_NAME "sdmmc1_d3_pc11"
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d3_pc11_FULL_NAME_UNQUOTED sdmmc1_d3_pc11
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d3_pc11_FULL_NAME_TOKEN sdmmc1_d3_pc11
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d3_pc11_FULL_NAME_UPPER_TOKEN SDMMC1_D3_PC11

/* Node parent (/soc/pin-controller@42020000) identifier: */
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d3_pc11_PARENT DT_N_S_soc_S_pin_controller_42020000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d3_pc11_CHILD_IDX 30

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d3_pc11_NODELABEL_NUM 1
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d3_pc11_FOREACH_NODELABEL(fn) fn(sdmmc1_d3_pc11)
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d3_pc11_FOREACH_NODELABEL_VARGS(fn, ...) fn(sdmmc1_d3_pc11, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d3_pc11_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_controller_42020000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d3_pc11_CHILD_NUM 0
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d3_pc11_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d3_pc11_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d3_pc11_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d3_pc11_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d3_pc11_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d3_pc11_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d3_pc11_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d3_pc11_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d3_pc11_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d3_pc11_HASH X_9Yr7oRWr_hhfS_86q3fSLXiSyBr1y9jAS9muEb4LI

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d3_pc11_ORD 111
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d3_pc11_ORD_STR_SORTABLE 00111

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d3_pc11_REQUIRES_ORDS \
	10, /* /soc/pin-controller@42020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d3_pc11_SUPPORTS_ORDS \
	112, /* /soc/sdmmc@420c8000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d3_pc11_EXISTS 1
#define DT_N_NODELABEL_sdmmc1_d3_pc11 DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d3_pc11

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d3_pc11_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d3_pc11_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d3_pc11_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d3_pc11_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d3_pc11_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d3_pc11_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d3_pc11_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d3_pc11_P_pinmux 1388
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d3_pc11_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d3_pc11_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d3_pc11_P_slew_rate_STRING_UNQUOTED very-high-speed
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d3_pc11_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d3_pc11_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d3_pc11_P_slew_rate_IDX_0 "very-high-speed"
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d3_pc11_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d3_pc11_P_slew_rate_IDX_0_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d3_pc11_P_slew_rate_IDX_0_ENUM_VAL_very_high_speed_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d3_pc11_P_slew_rate_ENUM_VAL_very_high_speed_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d3_pc11_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d3_pc11, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d3_pc11_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d3_pc11, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d3_pc11_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d3_pc11, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d3_pc11_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d3_pc11, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d3_pc11_P_slew_rate_LEN 1
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d3_pc11_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d3_pc11_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d3_pc11_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d3_pc11_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d3_pc11_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d3_pc11_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d3_pc11_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d3_pc11_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d3_pc11_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d3_pc11_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d3_pc11_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d3_pc11_P_output_low 0
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d3_pc11_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d3_pc11_P_output_high 0
#define DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d3_pc11_P_output_high_EXISTS 1

/*
 * Devicetree node: /soc/sdmmc@420c8000
 *
 * Node identifier: DT_N_S_soc_S_sdmmc_420c8000
 *
 * Binding (compatible = st,stm32-sdmmc):
 *   $ZEPHYR_BASE\dts\bindings\mmc\st,stm32-sdmmc.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_sdmmc_420c8000_PATH "/soc/sdmmc@420c8000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_sdmmc_420c8000_FULL_NAME "sdmmc@420c8000"
#define DT_N_S_soc_S_sdmmc_420c8000_FULL_NAME_UNQUOTED sdmmc@420c8000
#define DT_N_S_soc_S_sdmmc_420c8000_FULL_NAME_TOKEN sdmmc_420c8000
#define DT_N_S_soc_S_sdmmc_420c8000_FULL_NAME_UPPER_TOKEN SDMMC_420C8000

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_sdmmc_420c8000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_sdmmc_420c8000_CHILD_IDX 42

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_sdmmc_420c8000_NODELABEL_NUM 1
#define DT_N_S_soc_S_sdmmc_420c8000_FOREACH_NODELABEL(fn) fn(sdmmc1)
#define DT_N_S_soc_S_sdmmc_420c8000_FOREACH_NODELABEL_VARGS(fn, ...) fn(sdmmc1, __VA_ARGS__)
#define DT_N_S_soc_S_sdmmc_420c8000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_sdmmc_420c8000_CHILD_NUM 0
#define DT_N_S_soc_S_sdmmc_420c8000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_sdmmc_420c8000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_sdmmc_420c8000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_sdmmc_420c8000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_sdmmc_420c8000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_sdmmc_420c8000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_sdmmc_420c8000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_sdmmc_420c8000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_sdmmc_420c8000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_sdmmc_420c8000_HASH 9bVCt2eDDXhQDcbmqh8ZtzR4lDdebuC3pvzZxxi38NA

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_sdmmc_420c8000_ORD 112
#define DT_N_S_soc_S_sdmmc_420c8000_ORD_STR_SORTABLE 00112

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_sdmmc_420c8000_REQUIRES_ORDS \
	4, /* /soc */ \
	5, /* /soc/interrupt-controller@e000e100 */ \
	9, /* /soc/rcc@46020c00 */ \
	75, /* /soc/rcc@46020c00/reset-controller */ \
	106, /* /soc/pin-controller@42020000/sdmmc1_ck_pc12 */ \
	107, /* /soc/pin-controller@42020000/sdmmc1_cmd_pd2 */ \
	108, /* /soc/pin-controller@42020000/sdmmc1_d0_pc8 */ \
	109, /* /soc/pin-controller@42020000/sdmmc1_d1_pc9 */ \
	110, /* /soc/pin-controller@42020000/sdmmc1_d2_pc10 */ \
	111, /* /soc/pin-controller@42020000/sdmmc1_d3_pc11 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_sdmmc_420c8000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_sdmmc_420c8000_EXISTS 1
#define DT_N_INST_0_st_stm32_sdmmc DT_N_S_soc_S_sdmmc_420c8000
#define DT_N_NODELABEL_sdmmc1      DT_N_S_soc_S_sdmmc_420c8000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_sdmmc_420c8000_REG_NUM 1
#define DT_N_S_soc_S_sdmmc_420c8000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sdmmc_420c8000_REG_IDX_0_VAL_ADDRESS 1108115456 /* 0x420c8000 */
#define DT_N_S_soc_S_sdmmc_420c8000_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_sdmmc_420c8000_RANGES_NUM 0
#define DT_N_S_soc_S_sdmmc_420c8000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_sdmmc_420c8000_IRQ_NUM 1
#define DT_N_S_soc_S_sdmmc_420c8000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sdmmc_420c8000_IRQ_IDX_0_VAL_irq 78
#define DT_N_S_soc_S_sdmmc_420c8000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sdmmc_420c8000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sdmmc_420c8000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_sdmmc_420c8000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sdmmc_420c8000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_sdmmc_420c8000_IRQ_LEVEL 1
#define DT_N_S_soc_S_sdmmc_420c8000_COMPAT_MATCHES_st_stm32_sdmmc 1
#define DT_N_S_soc_S_sdmmc_420c8000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sdmmc_420c8000_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_sdmmc_420c8000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sdmmc_420c8000_COMPAT_MODEL_IDX_0 "stm32-sdmmc"
#define DT_N_S_soc_S_sdmmc_420c8000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_sdmmc_420c8000_PINCTRL_NUM 1
#define DT_N_S_soc_S_sdmmc_420c8000_PINCTRL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sdmmc_420c8000_PINCTRL_IDX_0_TOKEN default
#define DT_N_S_soc_S_sdmmc_420c8000_PINCTRL_IDX_0_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_sdmmc_420c8000_PINCTRL_NAME_default_EXISTS 1
#define DT_N_S_soc_S_sdmmc_420c8000_PINCTRL_NAME_default_IDX 0
#define DT_N_S_soc_S_sdmmc_420c8000_PINCTRL_NAME_default_IDX_0_PH DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d0_pc8
#define DT_N_S_soc_S_sdmmc_420c8000_PINCTRL_NAME_default_IDX_1_PH DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d1_pc9
#define DT_N_S_soc_S_sdmmc_420c8000_PINCTRL_NAME_default_IDX_2_PH DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d2_pc10
#define DT_N_S_soc_S_sdmmc_420c8000_PINCTRL_NAME_default_IDX_3_PH DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d3_pc11
#define DT_N_S_soc_S_sdmmc_420c8000_PINCTRL_NAME_default_IDX_4_PH DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_ck_pc12
#define DT_N_S_soc_S_sdmmc_420c8000_PINCTRL_NAME_default_IDX_5_PH DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_cmd_pd2

/* Generic property macros: */
#define DT_N_S_soc_S_sdmmc_420c8000_P_disk_name "SD"
#define DT_N_S_soc_S_sdmmc_420c8000_P_disk_name_STRING_UNQUOTED SD
#define DT_N_S_soc_S_sdmmc_420c8000_P_disk_name_STRING_TOKEN SD
#define DT_N_S_soc_S_sdmmc_420c8000_P_disk_name_STRING_UPPER_TOKEN SD
#define DT_N_S_soc_S_sdmmc_420c8000_P_disk_name_IDX_0 "SD"
#define DT_N_S_soc_S_sdmmc_420c8000_P_disk_name_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sdmmc_420c8000_P_disk_name_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sdmmc_420c8000, disk_name, 0)
#define DT_N_S_soc_S_sdmmc_420c8000_P_disk_name_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sdmmc_420c8000, disk_name, 0)
#define DT_N_S_soc_S_sdmmc_420c8000_P_disk_name_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sdmmc_420c8000, disk_name, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sdmmc_420c8000_P_disk_name_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sdmmc_420c8000, disk_name, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sdmmc_420c8000_P_disk_name_LEN 1
#define DT_N_S_soc_S_sdmmc_420c8000_P_disk_name_EXISTS 1
#define DT_N_S_soc_S_sdmmc_420c8000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sdmmc_420c8000_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_46020c00
#define DT_N_S_soc_S_sdmmc_420c8000_P_clocks_IDX_0_VAL_bus 140
#define DT_N_S_soc_S_sdmmc_420c8000_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_sdmmc_420c8000_P_clocks_IDX_0_VAL_bits 134217728
#define DT_N_S_soc_S_sdmmc_420c8000_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_sdmmc_420c8000_P_clocks_IDX_0_FOREACH_CELL(fn) fn(DT_N_S_soc_S_sdmmc_420c8000, clocks, 0, bus) \
	fn(DT_N_S_soc_S_sdmmc_420c8000, clocks, 0, bits)
#define DT_N_S_soc_S_sdmmc_420c8000_P_clocks_IDX_0_FOREACH_CELL_SEP(fn, sep) fn(DT_N_S_soc_S_sdmmc_420c8000, clocks, 0, bus) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sdmmc_420c8000, clocks, 0, bits)
#define DT_N_S_soc_S_sdmmc_420c8000_P_clocks_IDX_0_NUM_CELLS 2
#define DT_N_S_soc_S_sdmmc_420c8000_P_clocks_IDX_1_EXISTS 1
#define DT_N_S_soc_S_sdmmc_420c8000_P_clocks_IDX_1_PH DT_N_S_soc_S_rcc_46020c00
#define DT_N_S_soc_S_sdmmc_420c8000_P_clocks_IDX_1_VAL_bus 6
#define DT_N_S_soc_S_sdmmc_420c8000_P_clocks_IDX_1_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_sdmmc_420c8000_P_clocks_IDX_1_VAL_bits 917732
#define DT_N_S_soc_S_sdmmc_420c8000_P_clocks_IDX_1_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_sdmmc_420c8000_P_clocks_IDX_1_FOREACH_CELL(fn) fn(DT_N_S_soc_S_sdmmc_420c8000, clocks, 1, bus) \
	fn(DT_N_S_soc_S_sdmmc_420c8000, clocks, 1, bits)
#define DT_N_S_soc_S_sdmmc_420c8000_P_clocks_IDX_1_FOREACH_CELL_SEP(fn, sep) fn(DT_N_S_soc_S_sdmmc_420c8000, clocks, 1, bus) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sdmmc_420c8000, clocks, 1, bits)
#define DT_N_S_soc_S_sdmmc_420c8000_P_clocks_IDX_1_NUM_CELLS 2
#define DT_N_S_soc_S_sdmmc_420c8000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sdmmc_420c8000, clocks, 0) \
	fn(DT_N_S_soc_S_sdmmc_420c8000, clocks, 1)
#define DT_N_S_soc_S_sdmmc_420c8000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sdmmc_420c8000, clocks, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sdmmc_420c8000, clocks, 1)
#define DT_N_S_soc_S_sdmmc_420c8000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sdmmc_420c8000, clocks, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_sdmmc_420c8000, clocks, 1, __VA_ARGS__)
#define DT_N_S_soc_S_sdmmc_420c8000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sdmmc_420c8000, clocks, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sdmmc_420c8000, clocks, 1, __VA_ARGS__)
#define DT_N_S_soc_S_sdmmc_420c8000_P_clocks_LEN 2
#define DT_N_S_soc_S_sdmmc_420c8000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_sdmmc_420c8000_P_reg {1108115456 /* 0x420c8000 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_sdmmc_420c8000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sdmmc_420c8000_P_reg_IDX_0 1108115456
#define DT_N_S_soc_S_sdmmc_420c8000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_sdmmc_420c8000_P_reg_IDX_1 1024
#define DT_N_S_soc_S_sdmmc_420c8000_P_reg_EXISTS 1
#define DT_N_S_soc_S_sdmmc_420c8000_P_resets_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sdmmc_420c8000_P_resets_IDX_0_PH DT_N_S_soc_S_rcc_46020c00_S_reset_controller
#define DT_N_S_soc_S_sdmmc_420c8000_P_resets_IDX_0_VAL_id 3227
#define DT_N_S_soc_S_sdmmc_420c8000_P_resets_IDX_0_VAL_id_EXISTS 1
#define DT_N_S_soc_S_sdmmc_420c8000_P_resets_IDX_0_FOREACH_CELL(fn) fn(DT_N_S_soc_S_sdmmc_420c8000, resets, 0, id)
#define DT_N_S_soc_S_sdmmc_420c8000_P_resets_IDX_0_FOREACH_CELL_SEP(fn, sep) fn(DT_N_S_soc_S_sdmmc_420c8000, resets, 0, id)
#define DT_N_S_soc_S_sdmmc_420c8000_P_resets_IDX_0_NUM_CELLS 1
#define DT_N_S_soc_S_sdmmc_420c8000_P_resets_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sdmmc_420c8000, resets, 0)
#define DT_N_S_soc_S_sdmmc_420c8000_P_resets_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sdmmc_420c8000, resets, 0)
#define DT_N_S_soc_S_sdmmc_420c8000_P_resets_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sdmmc_420c8000, resets, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sdmmc_420c8000_P_resets_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sdmmc_420c8000, resets, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sdmmc_420c8000_P_resets_LEN 1
#define DT_N_S_soc_S_sdmmc_420c8000_P_resets_EXISTS 1
#define DT_N_S_soc_S_sdmmc_420c8000_P_pinctrl_0_IDX_0 DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d0_pc8
#define DT_N_S_soc_S_sdmmc_420c8000_P_pinctrl_0_IDX_0_PH DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d0_pc8
#define DT_N_S_soc_S_sdmmc_420c8000_P_pinctrl_0_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sdmmc_420c8000_P_pinctrl_0_IDX_1 DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d1_pc9
#define DT_N_S_soc_S_sdmmc_420c8000_P_pinctrl_0_IDX_1_PH DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d1_pc9
#define DT_N_S_soc_S_sdmmc_420c8000_P_pinctrl_0_IDX_1_EXISTS 1
#define DT_N_S_soc_S_sdmmc_420c8000_P_pinctrl_0_IDX_2 DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d2_pc10
#define DT_N_S_soc_S_sdmmc_420c8000_P_pinctrl_0_IDX_2_PH DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d2_pc10
#define DT_N_S_soc_S_sdmmc_420c8000_P_pinctrl_0_IDX_2_EXISTS 1
#define DT_N_S_soc_S_sdmmc_420c8000_P_pinctrl_0_IDX_3 DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d3_pc11
#define DT_N_S_soc_S_sdmmc_420c8000_P_pinctrl_0_IDX_3_PH DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d3_pc11
#define DT_N_S_soc_S_sdmmc_420c8000_P_pinctrl_0_IDX_3_EXISTS 1
#define DT_N_S_soc_S_sdmmc_420c8000_P_pinctrl_0_IDX_4 DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_ck_pc12
#define DT_N_S_soc_S_sdmmc_420c8000_P_pinctrl_0_IDX_4_PH DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_ck_pc12
#define DT_N_S_soc_S_sdmmc_420c8000_P_pinctrl_0_IDX_4_EXISTS 1
#define DT_N_S_soc_S_sdmmc_420c8000_P_pinctrl_0_IDX_5 DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_cmd_pd2
#define DT_N_S_soc_S_sdmmc_420c8000_P_pinctrl_0_IDX_5_PH DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_cmd_pd2
#define DT_N_S_soc_S_sdmmc_420c8000_P_pinctrl_0_IDX_5_EXISTS 1
#define DT_N_S_soc_S_sdmmc_420c8000_P_pinctrl_0_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sdmmc_420c8000, pinctrl_0, 0) \
	fn(DT_N_S_soc_S_sdmmc_420c8000, pinctrl_0, 1) \
	fn(DT_N_S_soc_S_sdmmc_420c8000, pinctrl_0, 2) \
	fn(DT_N_S_soc_S_sdmmc_420c8000, pinctrl_0, 3) \
	fn(DT_N_S_soc_S_sdmmc_420c8000, pinctrl_0, 4) \
	fn(DT_N_S_soc_S_sdmmc_420c8000, pinctrl_0, 5)
#define DT_N_S_soc_S_sdmmc_420c8000_P_pinctrl_0_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sdmmc_420c8000, pinctrl_0, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sdmmc_420c8000, pinctrl_0, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sdmmc_420c8000, pinctrl_0, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sdmmc_420c8000, pinctrl_0, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sdmmc_420c8000, pinctrl_0, 4) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sdmmc_420c8000, pinctrl_0, 5)
#define DT_N_S_soc_S_sdmmc_420c8000_P_pinctrl_0_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sdmmc_420c8000, pinctrl_0, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_sdmmc_420c8000, pinctrl_0, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_sdmmc_420c8000, pinctrl_0, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_sdmmc_420c8000, pinctrl_0, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_sdmmc_420c8000, pinctrl_0, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_sdmmc_420c8000, pinctrl_0, 5, __VA_ARGS__)
#define DT_N_S_soc_S_sdmmc_420c8000_P_pinctrl_0_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sdmmc_420c8000, pinctrl_0, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sdmmc_420c8000, pinctrl_0, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sdmmc_420c8000, pinctrl_0, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sdmmc_420c8000, pinctrl_0, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sdmmc_420c8000, pinctrl_0, 4, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sdmmc_420c8000, pinctrl_0, 5, __VA_ARGS__)
#define DT_N_S_soc_S_sdmmc_420c8000_P_pinctrl_0_LEN 6
#define DT_N_S_soc_S_sdmmc_420c8000_P_pinctrl_0_EXISTS 1
#define DT_N_S_soc_S_sdmmc_420c8000_P_pinctrl_names {"default"}
#define DT_N_S_soc_S_sdmmc_420c8000_P_pinctrl_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sdmmc_420c8000_P_pinctrl_names_IDX_0 "default"
#define DT_N_S_soc_S_sdmmc_420c8000_P_pinctrl_names_IDX_0_STRING_UNQUOTED default
#define DT_N_S_soc_S_sdmmc_420c8000_P_pinctrl_names_IDX_0_STRING_TOKEN default
#define DT_N_S_soc_S_sdmmc_420c8000_P_pinctrl_names_IDX_0_STRING_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_sdmmc_420c8000_P_pinctrl_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sdmmc_420c8000, pinctrl_names, 0)
#define DT_N_S_soc_S_sdmmc_420c8000_P_pinctrl_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sdmmc_420c8000, pinctrl_names, 0)
#define DT_N_S_soc_S_sdmmc_420c8000_P_pinctrl_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sdmmc_420c8000, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sdmmc_420c8000_P_pinctrl_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sdmmc_420c8000, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sdmmc_420c8000_P_pinctrl_names_LEN 1
#define DT_N_S_soc_S_sdmmc_420c8000_P_pinctrl_names_EXISTS 1
#define DT_N_S_soc_S_sdmmc_420c8000_P_bus_width 4
#define DT_N_S_soc_S_sdmmc_420c8000_P_bus_width_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_sdmmc_420c8000_P_bus_width_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sdmmc_420c8000_P_bus_width_IDX_0_ENUM_VAL_4_EXISTS 1
#define DT_N_S_soc_S_sdmmc_420c8000_P_bus_width_ENUM_VAL_4_EXISTS 1
#define DT_N_S_soc_S_sdmmc_420c8000_P_bus_width_EXISTS 1
#define DT_N_S_soc_S_sdmmc_420c8000_P_clk_div 0
#define DT_N_S_soc_S_sdmmc_420c8000_P_clk_div_EXISTS 1
#define DT_N_S_soc_S_sdmmc_420c8000_P_clk_bypass 0
#define DT_N_S_soc_S_sdmmc_420c8000_P_clk_bypass_EXISTS 1
#define DT_N_S_soc_S_sdmmc_420c8000_P_idma 0
#define DT_N_S_soc_S_sdmmc_420c8000_P_idma_EXISTS 1
#define DT_N_S_soc_S_sdmmc_420c8000_P_status "okay"
#define DT_N_S_soc_S_sdmmc_420c8000_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_sdmmc_420c8000_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_sdmmc_420c8000_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_sdmmc_420c8000_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_sdmmc_420c8000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sdmmc_420c8000_P_status_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_sdmmc_420c8000_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_sdmmc_420c8000_P_status_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_sdmmc_420c8000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sdmmc_420c8000, status, 0)
#define DT_N_S_soc_S_sdmmc_420c8000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sdmmc_420c8000, status, 0)
#define DT_N_S_soc_S_sdmmc_420c8000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sdmmc_420c8000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sdmmc_420c8000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sdmmc_420c8000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sdmmc_420c8000_P_status_LEN 1
#define DT_N_S_soc_S_sdmmc_420c8000_P_status_EXISTS 1
#define DT_N_S_soc_S_sdmmc_420c8000_P_compatible {"st,stm32-sdmmc"}
#define DT_N_S_soc_S_sdmmc_420c8000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sdmmc_420c8000_P_compatible_IDX_0 "st,stm32-sdmmc"
#define DT_N_S_soc_S_sdmmc_420c8000_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-sdmmc
#define DT_N_S_soc_S_sdmmc_420c8000_P_compatible_IDX_0_STRING_TOKEN st_stm32_sdmmc
#define DT_N_S_soc_S_sdmmc_420c8000_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_SDMMC
#define DT_N_S_soc_S_sdmmc_420c8000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sdmmc_420c8000, compatible, 0)
#define DT_N_S_soc_S_sdmmc_420c8000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sdmmc_420c8000, compatible, 0)
#define DT_N_S_soc_S_sdmmc_420c8000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sdmmc_420c8000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sdmmc_420c8000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sdmmc_420c8000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sdmmc_420c8000_P_compatible_LEN 1
#define DT_N_S_soc_S_sdmmc_420c8000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_sdmmc_420c8000_P_interrupts {78 /* 0x4e */, 0 /* 0x0 */}
#define DT_N_S_soc_S_sdmmc_420c8000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sdmmc_420c8000_P_interrupts_IDX_0 78
#define DT_N_S_soc_S_sdmmc_420c8000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_sdmmc_420c8000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_sdmmc_420c8000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_sdmmc_420c8000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_sdmmc_420c8000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_sdmmc_420c8000_P_wakeup_source 0
#define DT_N_S_soc_S_sdmmc_420c8000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_sdmmc_420c8000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_sdmmc_420c8000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/sdmmc@420c8c00
 *
 * Node identifier: DT_N_S_soc_S_sdmmc_420c8c00
 *
 * Binding (compatible = st,stm32-sdmmc):
 *   $ZEPHYR_BASE\dts\bindings\mmc\st,stm32-sdmmc.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_sdmmc_420c8c00_PATH "/soc/sdmmc@420c8c00"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_sdmmc_420c8c00_FULL_NAME "sdmmc@420c8c00"
#define DT_N_S_soc_S_sdmmc_420c8c00_FULL_NAME_UNQUOTED sdmmc@420c8c00
#define DT_N_S_soc_S_sdmmc_420c8c00_FULL_NAME_TOKEN sdmmc_420c8c00
#define DT_N_S_soc_S_sdmmc_420c8c00_FULL_NAME_UPPER_TOKEN SDMMC_420C8C00

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_sdmmc_420c8c00_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_sdmmc_420c8c00_CHILD_IDX 54

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_sdmmc_420c8c00_NODELABEL_NUM 1
#define DT_N_S_soc_S_sdmmc_420c8c00_FOREACH_NODELABEL(fn) fn(sdmmc2)
#define DT_N_S_soc_S_sdmmc_420c8c00_FOREACH_NODELABEL_VARGS(fn, ...) fn(sdmmc2, __VA_ARGS__)
#define DT_N_S_soc_S_sdmmc_420c8c00_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_sdmmc_420c8c00_CHILD_NUM 0
#define DT_N_S_soc_S_sdmmc_420c8c00_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_sdmmc_420c8c00_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_sdmmc_420c8c00_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_sdmmc_420c8c00_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_sdmmc_420c8c00_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_sdmmc_420c8c00_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_sdmmc_420c8c00_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_sdmmc_420c8c00_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_sdmmc_420c8c00_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_sdmmc_420c8c00_HASH 77x_S0TDZu5zGNhhTKeejV_VoUT5JXLxYBjkR8ORgP4

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_sdmmc_420c8c00_ORD 113
#define DT_N_S_soc_S_sdmmc_420c8c00_ORD_STR_SORTABLE 00113

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_sdmmc_420c8c00_REQUIRES_ORDS \
	4, /* /soc */ \
	5, /* /soc/interrupt-controller@e000e100 */ \
	9, /* /soc/rcc@46020c00 */ \
	75, /* /soc/rcc@46020c00/reset-controller */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_sdmmc_420c8c00_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_sdmmc_420c8c00_EXISTS 1
#define DT_N_INST_1_st_stm32_sdmmc DT_N_S_soc_S_sdmmc_420c8c00
#define DT_N_NODELABEL_sdmmc2      DT_N_S_soc_S_sdmmc_420c8c00

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_sdmmc_420c8c00_REG_NUM 1
#define DT_N_S_soc_S_sdmmc_420c8c00_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sdmmc_420c8c00_REG_IDX_0_VAL_ADDRESS 1108118528 /* 0x420c8c00 */
#define DT_N_S_soc_S_sdmmc_420c8c00_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_sdmmc_420c8c00_RANGES_NUM 0
#define DT_N_S_soc_S_sdmmc_420c8c00_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_sdmmc_420c8c00_IRQ_NUM 1
#define DT_N_S_soc_S_sdmmc_420c8c00_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sdmmc_420c8c00_IRQ_IDX_0_VAL_irq 79
#define DT_N_S_soc_S_sdmmc_420c8c00_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sdmmc_420c8c00_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sdmmc_420c8c00_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_sdmmc_420c8c00_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sdmmc_420c8c00_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_sdmmc_420c8c00_IRQ_LEVEL 1
#define DT_N_S_soc_S_sdmmc_420c8c00_COMPAT_MATCHES_st_stm32_sdmmc 1
#define DT_N_S_soc_S_sdmmc_420c8c00_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sdmmc_420c8c00_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_sdmmc_420c8c00_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sdmmc_420c8c00_COMPAT_MODEL_IDX_0 "stm32-sdmmc"
#define DT_N_S_soc_S_sdmmc_420c8c00_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_sdmmc_420c8c00_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_sdmmc_420c8c00_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sdmmc_420c8c00_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_46020c00
#define DT_N_S_soc_S_sdmmc_420c8c00_P_clocks_IDX_0_VAL_bus 140
#define DT_N_S_soc_S_sdmmc_420c8c00_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_sdmmc_420c8c00_P_clocks_IDX_0_VAL_bits 268435456
#define DT_N_S_soc_S_sdmmc_420c8c00_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_sdmmc_420c8c00_P_clocks_IDX_0_FOREACH_CELL(fn) fn(DT_N_S_soc_S_sdmmc_420c8c00, clocks, 0, bus) \
	fn(DT_N_S_soc_S_sdmmc_420c8c00, clocks, 0, bits)
#define DT_N_S_soc_S_sdmmc_420c8c00_P_clocks_IDX_0_FOREACH_CELL_SEP(fn, sep) fn(DT_N_S_soc_S_sdmmc_420c8c00, clocks, 0, bus) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sdmmc_420c8c00, clocks, 0, bits)
#define DT_N_S_soc_S_sdmmc_420c8c00_P_clocks_IDX_0_NUM_CELLS 2
#define DT_N_S_soc_S_sdmmc_420c8c00_P_clocks_IDX_1_EXISTS 1
#define DT_N_S_soc_S_sdmmc_420c8c00_P_clocks_IDX_1_PH DT_N_S_soc_S_rcc_46020c00
#define DT_N_S_soc_S_sdmmc_420c8c00_P_clocks_IDX_1_VAL_bus 6
#define DT_N_S_soc_S_sdmmc_420c8c00_P_clocks_IDX_1_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_sdmmc_420c8c00_P_clocks_IDX_1_VAL_bits 917732
#define DT_N_S_soc_S_sdmmc_420c8c00_P_clocks_IDX_1_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_sdmmc_420c8c00_P_clocks_IDX_1_FOREACH_CELL(fn) fn(DT_N_S_soc_S_sdmmc_420c8c00, clocks, 1, bus) \
	fn(DT_N_S_soc_S_sdmmc_420c8c00, clocks, 1, bits)
#define DT_N_S_soc_S_sdmmc_420c8c00_P_clocks_IDX_1_FOREACH_CELL_SEP(fn, sep) fn(DT_N_S_soc_S_sdmmc_420c8c00, clocks, 1, bus) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sdmmc_420c8c00, clocks, 1, bits)
#define DT_N_S_soc_S_sdmmc_420c8c00_P_clocks_IDX_1_NUM_CELLS 2
#define DT_N_S_soc_S_sdmmc_420c8c00_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sdmmc_420c8c00, clocks, 0) \
	fn(DT_N_S_soc_S_sdmmc_420c8c00, clocks, 1)
#define DT_N_S_soc_S_sdmmc_420c8c00_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sdmmc_420c8c00, clocks, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sdmmc_420c8c00, clocks, 1)
#define DT_N_S_soc_S_sdmmc_420c8c00_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sdmmc_420c8c00, clocks, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_sdmmc_420c8c00, clocks, 1, __VA_ARGS__)
#define DT_N_S_soc_S_sdmmc_420c8c00_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sdmmc_420c8c00, clocks, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sdmmc_420c8c00, clocks, 1, __VA_ARGS__)
#define DT_N_S_soc_S_sdmmc_420c8c00_P_clocks_LEN 2
#define DT_N_S_soc_S_sdmmc_420c8c00_P_clocks_EXISTS 1
#define DT_N_S_soc_S_sdmmc_420c8c00_P_reg {1108118528 /* 0x420c8c00 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_sdmmc_420c8c00_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sdmmc_420c8c00_P_reg_IDX_0 1108118528
#define DT_N_S_soc_S_sdmmc_420c8c00_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_sdmmc_420c8c00_P_reg_IDX_1 1024
#define DT_N_S_soc_S_sdmmc_420c8c00_P_reg_EXISTS 1
#define DT_N_S_soc_S_sdmmc_420c8c00_P_resets_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sdmmc_420c8c00_P_resets_IDX_0_PH DT_N_S_soc_S_rcc_46020c00_S_reset_controller
#define DT_N_S_soc_S_sdmmc_420c8c00_P_resets_IDX_0_VAL_id 3228
#define DT_N_S_soc_S_sdmmc_420c8c00_P_resets_IDX_0_VAL_id_EXISTS 1
#define DT_N_S_soc_S_sdmmc_420c8c00_P_resets_IDX_0_FOREACH_CELL(fn) fn(DT_N_S_soc_S_sdmmc_420c8c00, resets, 0, id)
#define DT_N_S_soc_S_sdmmc_420c8c00_P_resets_IDX_0_FOREACH_CELL_SEP(fn, sep) fn(DT_N_S_soc_S_sdmmc_420c8c00, resets, 0, id)
#define DT_N_S_soc_S_sdmmc_420c8c00_P_resets_IDX_0_NUM_CELLS 1
#define DT_N_S_soc_S_sdmmc_420c8c00_P_resets_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sdmmc_420c8c00, resets, 0)
#define DT_N_S_soc_S_sdmmc_420c8c00_P_resets_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sdmmc_420c8c00, resets, 0)
#define DT_N_S_soc_S_sdmmc_420c8c00_P_resets_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sdmmc_420c8c00, resets, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sdmmc_420c8c00_P_resets_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sdmmc_420c8c00, resets, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sdmmc_420c8c00_P_resets_LEN 1
#define DT_N_S_soc_S_sdmmc_420c8c00_P_resets_EXISTS 1
#define DT_N_S_soc_S_sdmmc_420c8c00_P_bus_width 1
#define DT_N_S_soc_S_sdmmc_420c8c00_P_bus_width_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_sdmmc_420c8c00_P_bus_width_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sdmmc_420c8c00_P_bus_width_IDX_0_ENUM_VAL_1_EXISTS 1
#define DT_N_S_soc_S_sdmmc_420c8c00_P_bus_width_ENUM_VAL_1_EXISTS 1
#define DT_N_S_soc_S_sdmmc_420c8c00_P_bus_width_EXISTS 1
#define DT_N_S_soc_S_sdmmc_420c8c00_P_clk_div 0
#define DT_N_S_soc_S_sdmmc_420c8c00_P_clk_div_EXISTS 1
#define DT_N_S_soc_S_sdmmc_420c8c00_P_clk_bypass 0
#define DT_N_S_soc_S_sdmmc_420c8c00_P_clk_bypass_EXISTS 1
#define DT_N_S_soc_S_sdmmc_420c8c00_P_idma 0
#define DT_N_S_soc_S_sdmmc_420c8c00_P_idma_EXISTS 1
#define DT_N_S_soc_S_sdmmc_420c8c00_P_status "disabled"
#define DT_N_S_soc_S_sdmmc_420c8c00_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_sdmmc_420c8c00_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_sdmmc_420c8c00_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_sdmmc_420c8c00_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_sdmmc_420c8c00_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sdmmc_420c8c00_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_sdmmc_420c8c00_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_sdmmc_420c8c00_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_sdmmc_420c8c00_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sdmmc_420c8c00, status, 0)
#define DT_N_S_soc_S_sdmmc_420c8c00_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sdmmc_420c8c00, status, 0)
#define DT_N_S_soc_S_sdmmc_420c8c00_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sdmmc_420c8c00, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sdmmc_420c8c00_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sdmmc_420c8c00, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sdmmc_420c8c00_P_status_LEN 1
#define DT_N_S_soc_S_sdmmc_420c8c00_P_status_EXISTS 1
#define DT_N_S_soc_S_sdmmc_420c8c00_P_compatible {"st,stm32-sdmmc"}
#define DT_N_S_soc_S_sdmmc_420c8c00_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sdmmc_420c8c00_P_compatible_IDX_0 "st,stm32-sdmmc"
#define DT_N_S_soc_S_sdmmc_420c8c00_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-sdmmc
#define DT_N_S_soc_S_sdmmc_420c8c00_P_compatible_IDX_0_STRING_TOKEN st_stm32_sdmmc
#define DT_N_S_soc_S_sdmmc_420c8c00_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_SDMMC
#define DT_N_S_soc_S_sdmmc_420c8c00_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sdmmc_420c8c00, compatible, 0)
#define DT_N_S_soc_S_sdmmc_420c8c00_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sdmmc_420c8c00, compatible, 0)
#define DT_N_S_soc_S_sdmmc_420c8c00_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sdmmc_420c8c00, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sdmmc_420c8c00_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sdmmc_420c8c00, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sdmmc_420c8c00_P_compatible_LEN 1
#define DT_N_S_soc_S_sdmmc_420c8c00_P_compatible_EXISTS 1
#define DT_N_S_soc_S_sdmmc_420c8c00_P_interrupts {79 /* 0x4f */, 0 /* 0x0 */}
#define DT_N_S_soc_S_sdmmc_420c8c00_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sdmmc_420c8c00_P_interrupts_IDX_0 79
#define DT_N_S_soc_S_sdmmc_420c8c00_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_sdmmc_420c8c00_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_sdmmc_420c8c00_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_sdmmc_420c8c00_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_sdmmc_420c8c00_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_sdmmc_420c8c00_P_wakeup_source 0
#define DT_N_S_soc_S_sdmmc_420c8c00_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_sdmmc_420c8c00_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_sdmmc_420c8c00_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@42020000/usart2_rx_pd6
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_42020000_S_usart2_rx_pd6
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_42020000_S_usart2_rx_pd6_PATH "/soc/pin-controller@42020000/usart2_rx_pd6"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_42020000_S_usart2_rx_pd6_FULL_NAME "usart2_rx_pd6"
#define DT_N_S_soc_S_pin_controller_42020000_S_usart2_rx_pd6_FULL_NAME_UNQUOTED usart2_rx_pd6
#define DT_N_S_soc_S_pin_controller_42020000_S_usart2_rx_pd6_FULL_NAME_TOKEN usart2_rx_pd6
#define DT_N_S_soc_S_pin_controller_42020000_S_usart2_rx_pd6_FULL_NAME_UPPER_TOKEN USART2_RX_PD6

/* Node parent (/soc/pin-controller@42020000) identifier: */
#define DT_N_S_soc_S_pin_controller_42020000_S_usart2_rx_pd6_PARENT DT_N_S_soc_S_pin_controller_42020000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_42020000_S_usart2_rx_pd6_CHILD_IDX 40

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_controller_42020000_S_usart2_rx_pd6_NODELABEL_NUM 1
#define DT_N_S_soc_S_pin_controller_42020000_S_usart2_rx_pd6_FOREACH_NODELABEL(fn) fn(usart2_rx_pd6)
#define DT_N_S_soc_S_pin_controller_42020000_S_usart2_rx_pd6_FOREACH_NODELABEL_VARGS(fn, ...) fn(usart2_rx_pd6, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_42020000_S_usart2_rx_pd6_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_controller_42020000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_42020000_S_usart2_rx_pd6_CHILD_NUM 0
#define DT_N_S_soc_S_pin_controller_42020000_S_usart2_rx_pd6_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pin_controller_42020000_S_usart2_rx_pd6_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_42020000_S_usart2_rx_pd6_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_42020000_S_usart2_rx_pd6_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_42020000_S_usart2_rx_pd6_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_42020000_S_usart2_rx_pd6_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_42020000_S_usart2_rx_pd6_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_42020000_S_usart2_rx_pd6_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_42020000_S_usart2_rx_pd6_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_pin_controller_42020000_S_usart2_rx_pd6_HASH nf_ob5OfRKtiKVy74Qr_sKQAg1MTB8ItjJaNTnmoagk

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_42020000_S_usart2_rx_pd6_ORD 114
#define DT_N_S_soc_S_pin_controller_42020000_S_usart2_rx_pd6_ORD_STR_SORTABLE 00114

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_42020000_S_usart2_rx_pd6_REQUIRES_ORDS \
	10, /* /soc/pin-controller@42020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_42020000_S_usart2_rx_pd6_SUPPORTS_ORDS \
	116, /* /soc/serial@40004400 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_42020000_S_usart2_rx_pd6_EXISTS 1
#define DT_N_NODELABEL_usart2_rx_pd6 DT_N_S_soc_S_pin_controller_42020000_S_usart2_rx_pd6

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_42020000_S_usart2_rx_pd6_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_42020000_S_usart2_rx_pd6_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_42020000_S_usart2_rx_pd6_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_42020000_S_usart2_rx_pd6_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_42020000_S_usart2_rx_pd6_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_controller_42020000_S_usart2_rx_pd6_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_42020000_S_usart2_rx_pd6_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_42020000_S_usart2_rx_pd6_P_pinmux 1735
#define DT_N_S_soc_S_pin_controller_42020000_S_usart2_rx_pd6_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_usart2_rx_pd6_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_42020000_S_usart2_rx_pd6_P_slew_rate_STRING_UNQUOTED low-speed
#define DT_N_S_soc_S_pin_controller_42020000_S_usart2_rx_pd6_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_42020000_S_usart2_rx_pd6_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_42020000_S_usart2_rx_pd6_P_slew_rate_IDX_0 "low-speed"
#define DT_N_S_soc_S_pin_controller_42020000_S_usart2_rx_pd6_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_usart2_rx_pd6_P_slew_rate_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_42020000_S_usart2_rx_pd6_P_slew_rate_IDX_0_ENUM_VAL_low_speed_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_usart2_rx_pd6_P_slew_rate_ENUM_VAL_low_speed_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_usart2_rx_pd6_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_42020000_S_usart2_rx_pd6, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_42020000_S_usart2_rx_pd6_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_42020000_S_usart2_rx_pd6, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_42020000_S_usart2_rx_pd6_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_42020000_S_usart2_rx_pd6, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_42020000_S_usart2_rx_pd6_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_42020000_S_usart2_rx_pd6, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_42020000_S_usart2_rx_pd6_P_slew_rate_LEN 1
#define DT_N_S_soc_S_pin_controller_42020000_S_usart2_rx_pd6_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_usart2_rx_pd6_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_42020000_S_usart2_rx_pd6_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_usart2_rx_pd6_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_42020000_S_usart2_rx_pd6_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_usart2_rx_pd6_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_42020000_S_usart2_rx_pd6_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_usart2_rx_pd6_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_42020000_S_usart2_rx_pd6_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_usart2_rx_pd6_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_42020000_S_usart2_rx_pd6_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_usart2_rx_pd6_P_output_low 0
#define DT_N_S_soc_S_pin_controller_42020000_S_usart2_rx_pd6_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_usart2_rx_pd6_P_output_high 0
#define DT_N_S_soc_S_pin_controller_42020000_S_usart2_rx_pd6_P_output_high_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@42020000/usart2_tx_pd5
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_42020000_S_usart2_tx_pd5
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_42020000_S_usart2_tx_pd5_PATH "/soc/pin-controller@42020000/usart2_tx_pd5"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_42020000_S_usart2_tx_pd5_FULL_NAME "usart2_tx_pd5"
#define DT_N_S_soc_S_pin_controller_42020000_S_usart2_tx_pd5_FULL_NAME_UNQUOTED usart2_tx_pd5
#define DT_N_S_soc_S_pin_controller_42020000_S_usart2_tx_pd5_FULL_NAME_TOKEN usart2_tx_pd5
#define DT_N_S_soc_S_pin_controller_42020000_S_usart2_tx_pd5_FULL_NAME_UPPER_TOKEN USART2_TX_PD5

/* Node parent (/soc/pin-controller@42020000) identifier: */
#define DT_N_S_soc_S_pin_controller_42020000_S_usart2_tx_pd5_PARENT DT_N_S_soc_S_pin_controller_42020000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_42020000_S_usart2_tx_pd5_CHILD_IDX 43

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_controller_42020000_S_usart2_tx_pd5_NODELABEL_NUM 1
#define DT_N_S_soc_S_pin_controller_42020000_S_usart2_tx_pd5_FOREACH_NODELABEL(fn) fn(usart2_tx_pd5)
#define DT_N_S_soc_S_pin_controller_42020000_S_usart2_tx_pd5_FOREACH_NODELABEL_VARGS(fn, ...) fn(usart2_tx_pd5, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_42020000_S_usart2_tx_pd5_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_controller_42020000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_42020000_S_usart2_tx_pd5_CHILD_NUM 0
#define DT_N_S_soc_S_pin_controller_42020000_S_usart2_tx_pd5_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pin_controller_42020000_S_usart2_tx_pd5_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_42020000_S_usart2_tx_pd5_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_42020000_S_usart2_tx_pd5_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_42020000_S_usart2_tx_pd5_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_42020000_S_usart2_tx_pd5_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_42020000_S_usart2_tx_pd5_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_42020000_S_usart2_tx_pd5_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_42020000_S_usart2_tx_pd5_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_pin_controller_42020000_S_usart2_tx_pd5_HASH u3JIXqo7EjRrKEl32Bf_von9KKpfMekg0jfvNFlbsrw

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_42020000_S_usart2_tx_pd5_ORD 115
#define DT_N_S_soc_S_pin_controller_42020000_S_usart2_tx_pd5_ORD_STR_SORTABLE 00115

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_42020000_S_usart2_tx_pd5_REQUIRES_ORDS \
	10, /* /soc/pin-controller@42020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_42020000_S_usart2_tx_pd5_SUPPORTS_ORDS \
	116, /* /soc/serial@40004400 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_42020000_S_usart2_tx_pd5_EXISTS 1
#define DT_N_NODELABEL_usart2_tx_pd5 DT_N_S_soc_S_pin_controller_42020000_S_usart2_tx_pd5

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_42020000_S_usart2_tx_pd5_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_42020000_S_usart2_tx_pd5_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_42020000_S_usart2_tx_pd5_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_42020000_S_usart2_tx_pd5_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_42020000_S_usart2_tx_pd5_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_controller_42020000_S_usart2_tx_pd5_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_42020000_S_usart2_tx_pd5_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_42020000_S_usart2_tx_pd5_P_pinmux 1703
#define DT_N_S_soc_S_pin_controller_42020000_S_usart2_tx_pd5_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_usart2_tx_pd5_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_42020000_S_usart2_tx_pd5_P_slew_rate_STRING_UNQUOTED low-speed
#define DT_N_S_soc_S_pin_controller_42020000_S_usart2_tx_pd5_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_42020000_S_usart2_tx_pd5_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_42020000_S_usart2_tx_pd5_P_slew_rate_IDX_0 "low-speed"
#define DT_N_S_soc_S_pin_controller_42020000_S_usart2_tx_pd5_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_usart2_tx_pd5_P_slew_rate_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_42020000_S_usart2_tx_pd5_P_slew_rate_IDX_0_ENUM_VAL_low_speed_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_usart2_tx_pd5_P_slew_rate_ENUM_VAL_low_speed_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_usart2_tx_pd5_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_42020000_S_usart2_tx_pd5, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_42020000_S_usart2_tx_pd5_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_42020000_S_usart2_tx_pd5, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_42020000_S_usart2_tx_pd5_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_42020000_S_usart2_tx_pd5, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_42020000_S_usart2_tx_pd5_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_42020000_S_usart2_tx_pd5, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_42020000_S_usart2_tx_pd5_P_slew_rate_LEN 1
#define DT_N_S_soc_S_pin_controller_42020000_S_usart2_tx_pd5_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_usart2_tx_pd5_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_42020000_S_usart2_tx_pd5_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_usart2_tx_pd5_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_42020000_S_usart2_tx_pd5_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_usart2_tx_pd5_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_42020000_S_usart2_tx_pd5_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_usart2_tx_pd5_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_42020000_S_usart2_tx_pd5_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_usart2_tx_pd5_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_42020000_S_usart2_tx_pd5_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_usart2_tx_pd5_P_output_low 0
#define DT_N_S_soc_S_pin_controller_42020000_S_usart2_tx_pd5_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_usart2_tx_pd5_P_output_high 0
#define DT_N_S_soc_S_pin_controller_42020000_S_usart2_tx_pd5_P_output_high_EXISTS 1

/*
 * Devicetree node: /soc/serial@40004400
 *
 * Node identifier: DT_N_S_soc_S_serial_40004400
 *
 * Binding (compatible = st,stm32-usart):
 *   $ZEPHYR_BASE\dts\bindings\serial\st,stm32-usart.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_serial_40004400_PATH "/soc/serial@40004400"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_serial_40004400_FULL_NAME "serial@40004400"
#define DT_N_S_soc_S_serial_40004400_FULL_NAME_UNQUOTED serial@40004400
#define DT_N_S_soc_S_serial_40004400_FULL_NAME_TOKEN serial_40004400
#define DT_N_S_soc_S_serial_40004400_FULL_NAME_UPPER_TOKEN SERIAL_40004400

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_serial_40004400_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_serial_40004400_CHILD_IDX 51

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_serial_40004400_NODELABEL_NUM 1
#define DT_N_S_soc_S_serial_40004400_FOREACH_NODELABEL(fn) fn(usart2)
#define DT_N_S_soc_S_serial_40004400_FOREACH_NODELABEL_VARGS(fn, ...) fn(usart2, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40004400_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_serial_40004400_CHILD_NUM 0
#define DT_N_S_soc_S_serial_40004400_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_serial_40004400_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_serial_40004400_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_serial_40004400_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_serial_40004400_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_serial_40004400_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_serial_40004400_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_serial_40004400_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_serial_40004400_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_serial_40004400_HASH w0whRjCvTBPyVty9dxjB3Bsl1nzzH1xRQTJifgUAAKQ

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_serial_40004400_ORD 116
#define DT_N_S_soc_S_serial_40004400_ORD_STR_SORTABLE 00116

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_serial_40004400_REQUIRES_ORDS \
	4, /* /soc */ \
	5, /* /soc/interrupt-controller@e000e100 */ \
	9, /* /soc/rcc@46020c00 */ \
	75, /* /soc/rcc@46020c00/reset-controller */ \
	114, /* /soc/pin-controller@42020000/usart2_rx_pd6 */ \
	115, /* /soc/pin-controller@42020000/usart2_tx_pd5 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_serial_40004400_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_serial_40004400_EXISTS 1
#define DT_N_INST_1_st_stm32_usart DT_N_S_soc_S_serial_40004400
#define DT_N_INST_2_st_stm32_uart  DT_N_S_soc_S_serial_40004400
#define DT_N_NODELABEL_usart2      DT_N_S_soc_S_serial_40004400

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_serial_40004400_REG_NUM 1
#define DT_N_S_soc_S_serial_40004400_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40004400_REG_IDX_0_VAL_ADDRESS 1073759232 /* 0x40004400 */
#define DT_N_S_soc_S_serial_40004400_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_serial_40004400_RANGES_NUM 0
#define DT_N_S_soc_S_serial_40004400_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_serial_40004400_IRQ_NUM 1
#define DT_N_S_soc_S_serial_40004400_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40004400_IRQ_IDX_0_VAL_irq 62
#define DT_N_S_soc_S_serial_40004400_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_serial_40004400_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40004400_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_serial_40004400_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_serial_40004400_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_serial_40004400_IRQ_LEVEL 1
#define DT_N_S_soc_S_serial_40004400_COMPAT_MATCHES_st_stm32_usart 1
#define DT_N_S_soc_S_serial_40004400_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40004400_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_serial_40004400_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40004400_COMPAT_MODEL_IDX_0 "stm32-usart"
#define DT_N_S_soc_S_serial_40004400_COMPAT_MATCHES_st_stm32_uart 1
#define DT_N_S_soc_S_serial_40004400_COMPAT_VENDOR_IDX_1_EXISTS 1
#define DT_N_S_soc_S_serial_40004400_COMPAT_VENDOR_IDX_1 "STMicroelectronics"
#define DT_N_S_soc_S_serial_40004400_COMPAT_MODEL_IDX_1_EXISTS 1
#define DT_N_S_soc_S_serial_40004400_COMPAT_MODEL_IDX_1 "stm32-uart"
#define DT_N_S_soc_S_serial_40004400_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_serial_40004400_PINCTRL_NUM 1
#define DT_N_S_soc_S_serial_40004400_PINCTRL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40004400_PINCTRL_IDX_0_TOKEN default
#define DT_N_S_soc_S_serial_40004400_PINCTRL_IDX_0_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_serial_40004400_PINCTRL_NAME_default_EXISTS 1
#define DT_N_S_soc_S_serial_40004400_PINCTRL_NAME_default_IDX 0
#define DT_N_S_soc_S_serial_40004400_PINCTRL_NAME_default_IDX_0_PH DT_N_S_soc_S_pin_controller_42020000_S_usart2_tx_pd5
#define DT_N_S_soc_S_serial_40004400_PINCTRL_NAME_default_IDX_1_PH DT_N_S_soc_S_pin_controller_42020000_S_usart2_rx_pd6

/* Generic property macros: */
#define DT_N_S_soc_S_serial_40004400_P_reg {1073759232 /* 0x40004400 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_serial_40004400_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40004400_P_reg_IDX_0 1073759232
#define DT_N_S_soc_S_serial_40004400_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_serial_40004400_P_reg_IDX_1 1024
#define DT_N_S_soc_S_serial_40004400_P_reg_EXISTS 1
#define DT_N_S_soc_S_serial_40004400_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40004400_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_46020c00
#define DT_N_S_soc_S_serial_40004400_P_clocks_IDX_0_VAL_bus 156
#define DT_N_S_soc_S_serial_40004400_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_serial_40004400_P_clocks_IDX_0_VAL_bits 131072
#define DT_N_S_soc_S_serial_40004400_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_serial_40004400_P_clocks_IDX_0_FOREACH_CELL(fn) fn(DT_N_S_soc_S_serial_40004400, clocks, 0, bus) \
	fn(DT_N_S_soc_S_serial_40004400, clocks, 0, bits)
#define DT_N_S_soc_S_serial_40004400_P_clocks_IDX_0_FOREACH_CELL_SEP(fn, sep) fn(DT_N_S_soc_S_serial_40004400, clocks, 0, bus) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_serial_40004400, clocks, 0, bits)
#define DT_N_S_soc_S_serial_40004400_P_clocks_IDX_0_NUM_CELLS 2
#define DT_N_S_soc_S_serial_40004400_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_40004400, clocks, 0)
#define DT_N_S_soc_S_serial_40004400_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_serial_40004400, clocks, 0)
#define DT_N_S_soc_S_serial_40004400_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_serial_40004400, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40004400_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_serial_40004400, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40004400_P_clocks_LEN 1
#define DT_N_S_soc_S_serial_40004400_P_clocks_EXISTS 1
#define DT_N_S_soc_S_serial_40004400_P_resets_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40004400_P_resets_IDX_0_PH DT_N_S_soc_S_rcc_46020c00_S_reset_controller
#define DT_N_S_soc_S_serial_40004400_P_resets_IDX_0_VAL_id 3729
#define DT_N_S_soc_S_serial_40004400_P_resets_IDX_0_VAL_id_EXISTS 1
#define DT_N_S_soc_S_serial_40004400_P_resets_IDX_0_FOREACH_CELL(fn) fn(DT_N_S_soc_S_serial_40004400, resets, 0, id)
#define DT_N_S_soc_S_serial_40004400_P_resets_IDX_0_FOREACH_CELL_SEP(fn, sep) fn(DT_N_S_soc_S_serial_40004400, resets, 0, id)
#define DT_N_S_soc_S_serial_40004400_P_resets_IDX_0_NUM_CELLS 1
#define DT_N_S_soc_S_serial_40004400_P_resets_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_40004400, resets, 0)
#define DT_N_S_soc_S_serial_40004400_P_resets_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_serial_40004400, resets, 0)
#define DT_N_S_soc_S_serial_40004400_P_resets_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_serial_40004400, resets, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40004400_P_resets_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_serial_40004400, resets, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40004400_P_resets_LEN 1
#define DT_N_S_soc_S_serial_40004400_P_resets_EXISTS 1
#define DT_N_S_soc_S_serial_40004400_P_interrupts {62 /* 0x3e */, 0 /* 0x0 */}
#define DT_N_S_soc_S_serial_40004400_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40004400_P_interrupts_IDX_0 62
#define DT_N_S_soc_S_serial_40004400_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_serial_40004400_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_serial_40004400_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_serial_40004400_P_current_speed 115200
#define DT_N_S_soc_S_serial_40004400_P_current_speed_EXISTS 1
#define DT_N_S_soc_S_serial_40004400_P_stop_bits "1"
#define DT_N_S_soc_S_serial_40004400_P_stop_bits_STRING_UNQUOTED 1
#define DT_N_S_soc_S_serial_40004400_P_stop_bits_STRING_TOKEN 1
#define DT_N_S_soc_S_serial_40004400_P_stop_bits_STRING_UPPER_TOKEN 1
#define DT_N_S_soc_S_serial_40004400_P_stop_bits_IDX_0 "1"
#define DT_N_S_soc_S_serial_40004400_P_stop_bits_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40004400_P_stop_bits_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_serial_40004400_P_stop_bits_IDX_0_ENUM_VAL_1_EXISTS 1
#define DT_N_S_soc_S_serial_40004400_P_stop_bits_ENUM_VAL_1_EXISTS 1
#define DT_N_S_soc_S_serial_40004400_P_stop_bits_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_40004400, stop_bits, 0)
#define DT_N_S_soc_S_serial_40004400_P_stop_bits_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_serial_40004400, stop_bits, 0)
#define DT_N_S_soc_S_serial_40004400_P_stop_bits_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_serial_40004400, stop_bits, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40004400_P_stop_bits_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_serial_40004400, stop_bits, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40004400_P_stop_bits_LEN 1
#define DT_N_S_soc_S_serial_40004400_P_stop_bits_EXISTS 1
#define DT_N_S_soc_S_serial_40004400_P_data_bits 8
#define DT_N_S_soc_S_serial_40004400_P_data_bits_IDX_0_ENUM_IDX 3
#define DT_N_S_soc_S_serial_40004400_P_data_bits_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40004400_P_data_bits_IDX_0_ENUM_VAL_8_EXISTS 1
#define DT_N_S_soc_S_serial_40004400_P_data_bits_ENUM_VAL_8_EXISTS 1
#define DT_N_S_soc_S_serial_40004400_P_data_bits_EXISTS 1
#define DT_N_S_soc_S_serial_40004400_P_single_wire 0
#define DT_N_S_soc_S_serial_40004400_P_single_wire_EXISTS 1
#define DT_N_S_soc_S_serial_40004400_P_tx_rx_swap 0
#define DT_N_S_soc_S_serial_40004400_P_tx_rx_swap_EXISTS 1
#define DT_N_S_soc_S_serial_40004400_P_pinctrl_0_IDX_0 DT_N_S_soc_S_pin_controller_42020000_S_usart2_tx_pd5
#define DT_N_S_soc_S_serial_40004400_P_pinctrl_0_IDX_0_PH DT_N_S_soc_S_pin_controller_42020000_S_usart2_tx_pd5
#define DT_N_S_soc_S_serial_40004400_P_pinctrl_0_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40004400_P_pinctrl_0_IDX_1 DT_N_S_soc_S_pin_controller_42020000_S_usart2_rx_pd6
#define DT_N_S_soc_S_serial_40004400_P_pinctrl_0_IDX_1_PH DT_N_S_soc_S_pin_controller_42020000_S_usart2_rx_pd6
#define DT_N_S_soc_S_serial_40004400_P_pinctrl_0_IDX_1_EXISTS 1
#define DT_N_S_soc_S_serial_40004400_P_pinctrl_0_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_40004400, pinctrl_0, 0) \
	fn(DT_N_S_soc_S_serial_40004400, pinctrl_0, 1)
#define DT_N_S_soc_S_serial_40004400_P_pinctrl_0_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_serial_40004400, pinctrl_0, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_serial_40004400, pinctrl_0, 1)
#define DT_N_S_soc_S_serial_40004400_P_pinctrl_0_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_serial_40004400, pinctrl_0, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_serial_40004400, pinctrl_0, 1, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40004400_P_pinctrl_0_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_serial_40004400, pinctrl_0, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_serial_40004400, pinctrl_0, 1, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40004400_P_pinctrl_0_LEN 2
#define DT_N_S_soc_S_serial_40004400_P_pinctrl_0_EXISTS 1
#define DT_N_S_soc_S_serial_40004400_P_pinctrl_names {"default"}
#define DT_N_S_soc_S_serial_40004400_P_pinctrl_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40004400_P_pinctrl_names_IDX_0 "default"
#define DT_N_S_soc_S_serial_40004400_P_pinctrl_names_IDX_0_STRING_UNQUOTED default
#define DT_N_S_soc_S_serial_40004400_P_pinctrl_names_IDX_0_STRING_TOKEN default
#define DT_N_S_soc_S_serial_40004400_P_pinctrl_names_IDX_0_STRING_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_serial_40004400_P_pinctrl_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_40004400, pinctrl_names, 0)
#define DT_N_S_soc_S_serial_40004400_P_pinctrl_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_serial_40004400, pinctrl_names, 0)
#define DT_N_S_soc_S_serial_40004400_P_pinctrl_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_serial_40004400, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40004400_P_pinctrl_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_serial_40004400, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40004400_P_pinctrl_names_LEN 1
#define DT_N_S_soc_S_serial_40004400_P_pinctrl_names_EXISTS 1
#define DT_N_S_soc_S_serial_40004400_P_de_enable 0
#define DT_N_S_soc_S_serial_40004400_P_de_enable_EXISTS 1
#define DT_N_S_soc_S_serial_40004400_P_de_assert_time 0
#define DT_N_S_soc_S_serial_40004400_P_de_assert_time_EXISTS 1
#define DT_N_S_soc_S_serial_40004400_P_de_deassert_time 0
#define DT_N_S_soc_S_serial_40004400_P_de_deassert_time_EXISTS 1
#define DT_N_S_soc_S_serial_40004400_P_de_invert 0
#define DT_N_S_soc_S_serial_40004400_P_de_invert_EXISTS 1
#define DT_N_S_soc_S_serial_40004400_P_fifo_enable 0
#define DT_N_S_soc_S_serial_40004400_P_fifo_enable_EXISTS 1
#define DT_N_S_soc_S_serial_40004400_P_hw_flow_control 0
#define DT_N_S_soc_S_serial_40004400_P_hw_flow_control_EXISTS 1
#define DT_N_S_soc_S_serial_40004400_P_parity "none"
#define DT_N_S_soc_S_serial_40004400_P_parity_STRING_UNQUOTED none
#define DT_N_S_soc_S_serial_40004400_P_parity_STRING_TOKEN none
#define DT_N_S_soc_S_serial_40004400_P_parity_STRING_UPPER_TOKEN NONE
#define DT_N_S_soc_S_serial_40004400_P_parity_IDX_0 "none"
#define DT_N_S_soc_S_serial_40004400_P_parity_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40004400_P_parity_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_serial_40004400_P_parity_IDX_0_ENUM_VAL_none_EXISTS 1
#define DT_N_S_soc_S_serial_40004400_P_parity_ENUM_VAL_none_EXISTS 1
#define DT_N_S_soc_S_serial_40004400_P_parity_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_40004400, parity, 0)
#define DT_N_S_soc_S_serial_40004400_P_parity_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_serial_40004400, parity, 0)
#define DT_N_S_soc_S_serial_40004400_P_parity_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_serial_40004400, parity, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40004400_P_parity_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_serial_40004400, parity, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40004400_P_parity_LEN 1
#define DT_N_S_soc_S_serial_40004400_P_parity_EXISTS 1
#define DT_N_S_soc_S_serial_40004400_P_status "okay"
#define DT_N_S_soc_S_serial_40004400_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_serial_40004400_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_serial_40004400_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_serial_40004400_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_serial_40004400_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40004400_P_status_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_serial_40004400_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_serial_40004400_P_status_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_serial_40004400_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_40004400, status, 0)
#define DT_N_S_soc_S_serial_40004400_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_serial_40004400, status, 0)
#define DT_N_S_soc_S_serial_40004400_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_serial_40004400, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40004400_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_serial_40004400, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40004400_P_status_LEN 1
#define DT_N_S_soc_S_serial_40004400_P_status_EXISTS 1
#define DT_N_S_soc_S_serial_40004400_P_compatible {"st,stm32-usart", "st,stm32-uart"}
#define DT_N_S_soc_S_serial_40004400_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40004400_P_compatible_IDX_0 "st,stm32-usart"
#define DT_N_S_soc_S_serial_40004400_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-usart
#define DT_N_S_soc_S_serial_40004400_P_compatible_IDX_0_STRING_TOKEN st_stm32_usart
#define DT_N_S_soc_S_serial_40004400_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_USART
#define DT_N_S_soc_S_serial_40004400_P_compatible_IDX_1_EXISTS 1
#define DT_N_S_soc_S_serial_40004400_P_compatible_IDX_1 "st,stm32-uart"
#define DT_N_S_soc_S_serial_40004400_P_compatible_IDX_1_STRING_UNQUOTED st,stm32-uart
#define DT_N_S_soc_S_serial_40004400_P_compatible_IDX_1_STRING_TOKEN st_stm32_uart
#define DT_N_S_soc_S_serial_40004400_P_compatible_IDX_1_STRING_UPPER_TOKEN ST_STM32_UART
#define DT_N_S_soc_S_serial_40004400_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_40004400, compatible, 0) \
	fn(DT_N_S_soc_S_serial_40004400, compatible, 1)
#define DT_N_S_soc_S_serial_40004400_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_serial_40004400, compatible, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_serial_40004400, compatible, 1)
#define DT_N_S_soc_S_serial_40004400_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_serial_40004400, compatible, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_serial_40004400, compatible, 1, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40004400_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_serial_40004400, compatible, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_serial_40004400, compatible, 1, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40004400_P_compatible_LEN 2
#define DT_N_S_soc_S_serial_40004400_P_compatible_EXISTS 1
#define DT_N_S_soc_S_serial_40004400_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_serial_40004400_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_serial_40004400_P_wakeup_source 0
#define DT_N_S_soc_S_serial_40004400_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_serial_40004400_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_serial_40004400_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_serial_40004400_P_tx_invert 0
#define DT_N_S_soc_S_serial_40004400_P_tx_invert_EXISTS 1
#define DT_N_S_soc_S_serial_40004400_P_rx_invert 0
#define DT_N_S_soc_S_serial_40004400_P_rx_invert_EXISTS 1

/*
 * Devicetree node: /soc/serial@40004800
 *
 * Node identifier: DT_N_S_soc_S_serial_40004800
 *
 * Binding (compatible = st,stm32-usart):
 *   $ZEPHYR_BASE\dts\bindings\serial\st,stm32-usart.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_serial_40004800_PATH "/soc/serial@40004800"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_serial_40004800_FULL_NAME "serial@40004800"
#define DT_N_S_soc_S_serial_40004800_FULL_NAME_UNQUOTED serial@40004800
#define DT_N_S_soc_S_serial_40004800_FULL_NAME_TOKEN serial_40004800
#define DT_N_S_soc_S_serial_40004800_FULL_NAME_UPPER_TOKEN SERIAL_40004800

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_serial_40004800_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_serial_40004800_CHILD_IDX 10

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_serial_40004800_NODELABEL_NUM 1
#define DT_N_S_soc_S_serial_40004800_FOREACH_NODELABEL(fn) fn(usart3)
#define DT_N_S_soc_S_serial_40004800_FOREACH_NODELABEL_VARGS(fn, ...) fn(usart3, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40004800_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_serial_40004800_CHILD_NUM 0
#define DT_N_S_soc_S_serial_40004800_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_serial_40004800_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_serial_40004800_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_serial_40004800_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_serial_40004800_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_serial_40004800_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_serial_40004800_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_serial_40004800_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_serial_40004800_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_serial_40004800_HASH zEiuovs75QHyumn1pL5rvTd5x6H1bdnak278L4bYuj0

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_serial_40004800_ORD 117
#define DT_N_S_soc_S_serial_40004800_ORD_STR_SORTABLE 00117

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_serial_40004800_REQUIRES_ORDS \
	4, /* /soc */ \
	5, /* /soc/interrupt-controller@e000e100 */ \
	9, /* /soc/rcc@46020c00 */ \
	75, /* /soc/rcc@46020c00/reset-controller */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_serial_40004800_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_serial_40004800_EXISTS 1
#define DT_N_INST_2_st_stm32_usart DT_N_S_soc_S_serial_40004800
#define DT_N_INST_3_st_stm32_uart  DT_N_S_soc_S_serial_40004800
#define DT_N_NODELABEL_usart3      DT_N_S_soc_S_serial_40004800

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_serial_40004800_REG_NUM 1
#define DT_N_S_soc_S_serial_40004800_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40004800_REG_IDX_0_VAL_ADDRESS 1073760256 /* 0x40004800 */
#define DT_N_S_soc_S_serial_40004800_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_serial_40004800_RANGES_NUM 0
#define DT_N_S_soc_S_serial_40004800_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_serial_40004800_IRQ_NUM 1
#define DT_N_S_soc_S_serial_40004800_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40004800_IRQ_IDX_0_VAL_irq 63
#define DT_N_S_soc_S_serial_40004800_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_serial_40004800_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40004800_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_serial_40004800_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_serial_40004800_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_serial_40004800_IRQ_LEVEL 1
#define DT_N_S_soc_S_serial_40004800_COMPAT_MATCHES_st_stm32_usart 1
#define DT_N_S_soc_S_serial_40004800_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40004800_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_serial_40004800_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40004800_COMPAT_MODEL_IDX_0 "stm32-usart"
#define DT_N_S_soc_S_serial_40004800_COMPAT_MATCHES_st_stm32_uart 1
#define DT_N_S_soc_S_serial_40004800_COMPAT_VENDOR_IDX_1_EXISTS 1
#define DT_N_S_soc_S_serial_40004800_COMPAT_VENDOR_IDX_1 "STMicroelectronics"
#define DT_N_S_soc_S_serial_40004800_COMPAT_MODEL_IDX_1_EXISTS 1
#define DT_N_S_soc_S_serial_40004800_COMPAT_MODEL_IDX_1 "stm32-uart"
#define DT_N_S_soc_S_serial_40004800_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_serial_40004800_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_serial_40004800_P_reg {1073760256 /* 0x40004800 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_serial_40004800_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40004800_P_reg_IDX_0 1073760256
#define DT_N_S_soc_S_serial_40004800_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_serial_40004800_P_reg_IDX_1 1024
#define DT_N_S_soc_S_serial_40004800_P_reg_EXISTS 1
#define DT_N_S_soc_S_serial_40004800_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40004800_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_46020c00
#define DT_N_S_soc_S_serial_40004800_P_clocks_IDX_0_VAL_bus 156
#define DT_N_S_soc_S_serial_40004800_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_serial_40004800_P_clocks_IDX_0_VAL_bits 262144
#define DT_N_S_soc_S_serial_40004800_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_serial_40004800_P_clocks_IDX_0_FOREACH_CELL(fn) fn(DT_N_S_soc_S_serial_40004800, clocks, 0, bus) \
	fn(DT_N_S_soc_S_serial_40004800, clocks, 0, bits)
#define DT_N_S_soc_S_serial_40004800_P_clocks_IDX_0_FOREACH_CELL_SEP(fn, sep) fn(DT_N_S_soc_S_serial_40004800, clocks, 0, bus) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_serial_40004800, clocks, 0, bits)
#define DT_N_S_soc_S_serial_40004800_P_clocks_IDX_0_NUM_CELLS 2
#define DT_N_S_soc_S_serial_40004800_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_40004800, clocks, 0)
#define DT_N_S_soc_S_serial_40004800_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_serial_40004800, clocks, 0)
#define DT_N_S_soc_S_serial_40004800_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_serial_40004800, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40004800_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_serial_40004800, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40004800_P_clocks_LEN 1
#define DT_N_S_soc_S_serial_40004800_P_clocks_EXISTS 1
#define DT_N_S_soc_S_serial_40004800_P_resets_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40004800_P_resets_IDX_0_PH DT_N_S_soc_S_rcc_46020c00_S_reset_controller
#define DT_N_S_soc_S_serial_40004800_P_resets_IDX_0_VAL_id 3730
#define DT_N_S_soc_S_serial_40004800_P_resets_IDX_0_VAL_id_EXISTS 1
#define DT_N_S_soc_S_serial_40004800_P_resets_IDX_0_FOREACH_CELL(fn) fn(DT_N_S_soc_S_serial_40004800, resets, 0, id)
#define DT_N_S_soc_S_serial_40004800_P_resets_IDX_0_FOREACH_CELL_SEP(fn, sep) fn(DT_N_S_soc_S_serial_40004800, resets, 0, id)
#define DT_N_S_soc_S_serial_40004800_P_resets_IDX_0_NUM_CELLS 1
#define DT_N_S_soc_S_serial_40004800_P_resets_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_40004800, resets, 0)
#define DT_N_S_soc_S_serial_40004800_P_resets_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_serial_40004800, resets, 0)
#define DT_N_S_soc_S_serial_40004800_P_resets_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_serial_40004800, resets, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40004800_P_resets_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_serial_40004800, resets, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40004800_P_resets_LEN 1
#define DT_N_S_soc_S_serial_40004800_P_resets_EXISTS 1
#define DT_N_S_soc_S_serial_40004800_P_interrupts {63 /* 0x3f */, 0 /* 0x0 */}
#define DT_N_S_soc_S_serial_40004800_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40004800_P_interrupts_IDX_0 63
#define DT_N_S_soc_S_serial_40004800_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_serial_40004800_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_serial_40004800_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_serial_40004800_P_current_speed 115200
#define DT_N_S_soc_S_serial_40004800_P_current_speed_EXISTS 1
#define DT_N_S_soc_S_serial_40004800_P_stop_bits "1"
#define DT_N_S_soc_S_serial_40004800_P_stop_bits_STRING_UNQUOTED 1
#define DT_N_S_soc_S_serial_40004800_P_stop_bits_STRING_TOKEN 1
#define DT_N_S_soc_S_serial_40004800_P_stop_bits_STRING_UPPER_TOKEN 1
#define DT_N_S_soc_S_serial_40004800_P_stop_bits_IDX_0 "1"
#define DT_N_S_soc_S_serial_40004800_P_stop_bits_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40004800_P_stop_bits_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_serial_40004800_P_stop_bits_IDX_0_ENUM_VAL_1_EXISTS 1
#define DT_N_S_soc_S_serial_40004800_P_stop_bits_ENUM_VAL_1_EXISTS 1
#define DT_N_S_soc_S_serial_40004800_P_stop_bits_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_40004800, stop_bits, 0)
#define DT_N_S_soc_S_serial_40004800_P_stop_bits_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_serial_40004800, stop_bits, 0)
#define DT_N_S_soc_S_serial_40004800_P_stop_bits_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_serial_40004800, stop_bits, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40004800_P_stop_bits_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_serial_40004800, stop_bits, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40004800_P_stop_bits_LEN 1
#define DT_N_S_soc_S_serial_40004800_P_stop_bits_EXISTS 1
#define DT_N_S_soc_S_serial_40004800_P_data_bits 8
#define DT_N_S_soc_S_serial_40004800_P_data_bits_IDX_0_ENUM_IDX 3
#define DT_N_S_soc_S_serial_40004800_P_data_bits_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40004800_P_data_bits_IDX_0_ENUM_VAL_8_EXISTS 1
#define DT_N_S_soc_S_serial_40004800_P_data_bits_ENUM_VAL_8_EXISTS 1
#define DT_N_S_soc_S_serial_40004800_P_data_bits_EXISTS 1
#define DT_N_S_soc_S_serial_40004800_P_single_wire 0
#define DT_N_S_soc_S_serial_40004800_P_single_wire_EXISTS 1
#define DT_N_S_soc_S_serial_40004800_P_tx_rx_swap 0
#define DT_N_S_soc_S_serial_40004800_P_tx_rx_swap_EXISTS 1
#define DT_N_S_soc_S_serial_40004800_P_de_enable 0
#define DT_N_S_soc_S_serial_40004800_P_de_enable_EXISTS 1
#define DT_N_S_soc_S_serial_40004800_P_de_assert_time 0
#define DT_N_S_soc_S_serial_40004800_P_de_assert_time_EXISTS 1
#define DT_N_S_soc_S_serial_40004800_P_de_deassert_time 0
#define DT_N_S_soc_S_serial_40004800_P_de_deassert_time_EXISTS 1
#define DT_N_S_soc_S_serial_40004800_P_de_invert 0
#define DT_N_S_soc_S_serial_40004800_P_de_invert_EXISTS 1
#define DT_N_S_soc_S_serial_40004800_P_fifo_enable 0
#define DT_N_S_soc_S_serial_40004800_P_fifo_enable_EXISTS 1
#define DT_N_S_soc_S_serial_40004800_P_hw_flow_control 0
#define DT_N_S_soc_S_serial_40004800_P_hw_flow_control_EXISTS 1
#define DT_N_S_soc_S_serial_40004800_P_parity "none"
#define DT_N_S_soc_S_serial_40004800_P_parity_STRING_UNQUOTED none
#define DT_N_S_soc_S_serial_40004800_P_parity_STRING_TOKEN none
#define DT_N_S_soc_S_serial_40004800_P_parity_STRING_UPPER_TOKEN NONE
#define DT_N_S_soc_S_serial_40004800_P_parity_IDX_0 "none"
#define DT_N_S_soc_S_serial_40004800_P_parity_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40004800_P_parity_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_serial_40004800_P_parity_IDX_0_ENUM_VAL_none_EXISTS 1
#define DT_N_S_soc_S_serial_40004800_P_parity_ENUM_VAL_none_EXISTS 1
#define DT_N_S_soc_S_serial_40004800_P_parity_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_40004800, parity, 0)
#define DT_N_S_soc_S_serial_40004800_P_parity_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_serial_40004800, parity, 0)
#define DT_N_S_soc_S_serial_40004800_P_parity_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_serial_40004800, parity, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40004800_P_parity_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_serial_40004800, parity, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40004800_P_parity_LEN 1
#define DT_N_S_soc_S_serial_40004800_P_parity_EXISTS 1
#define DT_N_S_soc_S_serial_40004800_P_status "disabled"
#define DT_N_S_soc_S_serial_40004800_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_serial_40004800_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_serial_40004800_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_serial_40004800_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_serial_40004800_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40004800_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_serial_40004800_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_serial_40004800_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_serial_40004800_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_40004800, status, 0)
#define DT_N_S_soc_S_serial_40004800_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_serial_40004800, status, 0)
#define DT_N_S_soc_S_serial_40004800_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_serial_40004800, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40004800_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_serial_40004800, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40004800_P_status_LEN 1
#define DT_N_S_soc_S_serial_40004800_P_status_EXISTS 1
#define DT_N_S_soc_S_serial_40004800_P_compatible {"st,stm32-usart", "st,stm32-uart"}
#define DT_N_S_soc_S_serial_40004800_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40004800_P_compatible_IDX_0 "st,stm32-usart"
#define DT_N_S_soc_S_serial_40004800_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-usart
#define DT_N_S_soc_S_serial_40004800_P_compatible_IDX_0_STRING_TOKEN st_stm32_usart
#define DT_N_S_soc_S_serial_40004800_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_USART
#define DT_N_S_soc_S_serial_40004800_P_compatible_IDX_1_EXISTS 1
#define DT_N_S_soc_S_serial_40004800_P_compatible_IDX_1 "st,stm32-uart"
#define DT_N_S_soc_S_serial_40004800_P_compatible_IDX_1_STRING_UNQUOTED st,stm32-uart
#define DT_N_S_soc_S_serial_40004800_P_compatible_IDX_1_STRING_TOKEN st_stm32_uart
#define DT_N_S_soc_S_serial_40004800_P_compatible_IDX_1_STRING_UPPER_TOKEN ST_STM32_UART
#define DT_N_S_soc_S_serial_40004800_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_40004800, compatible, 0) \
	fn(DT_N_S_soc_S_serial_40004800, compatible, 1)
#define DT_N_S_soc_S_serial_40004800_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_serial_40004800, compatible, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_serial_40004800, compatible, 1)
#define DT_N_S_soc_S_serial_40004800_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_serial_40004800, compatible, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_serial_40004800, compatible, 1, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40004800_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_serial_40004800, compatible, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_serial_40004800, compatible, 1, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40004800_P_compatible_LEN 2
#define DT_N_S_soc_S_serial_40004800_P_compatible_EXISTS 1
#define DT_N_S_soc_S_serial_40004800_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_serial_40004800_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_serial_40004800_P_wakeup_source 0
#define DT_N_S_soc_S_serial_40004800_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_serial_40004800_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_serial_40004800_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_serial_40004800_P_tx_invert 0
#define DT_N_S_soc_S_serial_40004800_P_tx_invert_EXISTS 1
#define DT_N_S_soc_S_serial_40004800_P_rx_invert 0
#define DT_N_S_soc_S_serial_40004800_P_rx_invert_EXISTS 1

/*
 * Devicetree node: /soc/serial@40004c00
 *
 * Node identifier: DT_N_S_soc_S_serial_40004c00
 *
 * Binding (compatible = st,stm32-uart):
 *   $ZEPHYR_BASE\dts\bindings\serial\st,stm32-uart.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_serial_40004c00_PATH "/soc/serial@40004c00"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_serial_40004c00_FULL_NAME "serial@40004c00"
#define DT_N_S_soc_S_serial_40004c00_FULL_NAME_UNQUOTED serial@40004c00
#define DT_N_S_soc_S_serial_40004c00_FULL_NAME_TOKEN serial_40004c00
#define DT_N_S_soc_S_serial_40004c00_FULL_NAME_UPPER_TOKEN SERIAL_40004C00

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_serial_40004c00_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_serial_40004c00_CHILD_IDX 11

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_serial_40004c00_NODELABEL_NUM 1
#define DT_N_S_soc_S_serial_40004c00_FOREACH_NODELABEL(fn) fn(uart4)
#define DT_N_S_soc_S_serial_40004c00_FOREACH_NODELABEL_VARGS(fn, ...) fn(uart4, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40004c00_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_serial_40004c00_CHILD_NUM 0
#define DT_N_S_soc_S_serial_40004c00_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_serial_40004c00_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_serial_40004c00_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_serial_40004c00_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_serial_40004c00_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_serial_40004c00_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_serial_40004c00_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_serial_40004c00_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_serial_40004c00_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_serial_40004c00_HASH qw6sySCqGO4wCPwXm_EFlFNv1NqVYdGrZFXhKaRqK7U

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_serial_40004c00_ORD 118
#define DT_N_S_soc_S_serial_40004c00_ORD_STR_SORTABLE 00118

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_serial_40004c00_REQUIRES_ORDS \
	4, /* /soc */ \
	5, /* /soc/interrupt-controller@e000e100 */ \
	9, /* /soc/rcc@46020c00 */ \
	75, /* /soc/rcc@46020c00/reset-controller */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_serial_40004c00_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_serial_40004c00_EXISTS 1
#define DT_N_INST_4_st_stm32_uart DT_N_S_soc_S_serial_40004c00
#define DT_N_NODELABEL_uart4      DT_N_S_soc_S_serial_40004c00

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_serial_40004c00_REG_NUM 1
#define DT_N_S_soc_S_serial_40004c00_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40004c00_REG_IDX_0_VAL_ADDRESS 1073761280 /* 0x40004c00 */
#define DT_N_S_soc_S_serial_40004c00_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_serial_40004c00_RANGES_NUM 0
#define DT_N_S_soc_S_serial_40004c00_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_serial_40004c00_IRQ_NUM 1
#define DT_N_S_soc_S_serial_40004c00_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40004c00_IRQ_IDX_0_VAL_irq 64
#define DT_N_S_soc_S_serial_40004c00_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_serial_40004c00_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40004c00_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_serial_40004c00_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_serial_40004c00_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_serial_40004c00_IRQ_LEVEL 1
#define DT_N_S_soc_S_serial_40004c00_COMPAT_MATCHES_st_stm32_uart 1
#define DT_N_S_soc_S_serial_40004c00_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40004c00_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_serial_40004c00_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40004c00_COMPAT_MODEL_IDX_0 "stm32-uart"
#define DT_N_S_soc_S_serial_40004c00_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_serial_40004c00_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_serial_40004c00_P_reg {1073761280 /* 0x40004c00 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_serial_40004c00_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40004c00_P_reg_IDX_0 1073761280
#define DT_N_S_soc_S_serial_40004c00_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_serial_40004c00_P_reg_IDX_1 1024
#define DT_N_S_soc_S_serial_40004c00_P_reg_EXISTS 1
#define DT_N_S_soc_S_serial_40004c00_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40004c00_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_46020c00
#define DT_N_S_soc_S_serial_40004c00_P_clocks_IDX_0_VAL_bus 156
#define DT_N_S_soc_S_serial_40004c00_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_serial_40004c00_P_clocks_IDX_0_VAL_bits 524288
#define DT_N_S_soc_S_serial_40004c00_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_serial_40004c00_P_clocks_IDX_0_FOREACH_CELL(fn) fn(DT_N_S_soc_S_serial_40004c00, clocks, 0, bus) \
	fn(DT_N_S_soc_S_serial_40004c00, clocks, 0, bits)
#define DT_N_S_soc_S_serial_40004c00_P_clocks_IDX_0_FOREACH_CELL_SEP(fn, sep) fn(DT_N_S_soc_S_serial_40004c00, clocks, 0, bus) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_serial_40004c00, clocks, 0, bits)
#define DT_N_S_soc_S_serial_40004c00_P_clocks_IDX_0_NUM_CELLS 2
#define DT_N_S_soc_S_serial_40004c00_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_40004c00, clocks, 0)
#define DT_N_S_soc_S_serial_40004c00_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_serial_40004c00, clocks, 0)
#define DT_N_S_soc_S_serial_40004c00_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_serial_40004c00, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40004c00_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_serial_40004c00, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40004c00_P_clocks_LEN 1
#define DT_N_S_soc_S_serial_40004c00_P_clocks_EXISTS 1
#define DT_N_S_soc_S_serial_40004c00_P_resets_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40004c00_P_resets_IDX_0_PH DT_N_S_soc_S_rcc_46020c00_S_reset_controller
#define DT_N_S_soc_S_serial_40004c00_P_resets_IDX_0_VAL_id 3731
#define DT_N_S_soc_S_serial_40004c00_P_resets_IDX_0_VAL_id_EXISTS 1
#define DT_N_S_soc_S_serial_40004c00_P_resets_IDX_0_FOREACH_CELL(fn) fn(DT_N_S_soc_S_serial_40004c00, resets, 0, id)
#define DT_N_S_soc_S_serial_40004c00_P_resets_IDX_0_FOREACH_CELL_SEP(fn, sep) fn(DT_N_S_soc_S_serial_40004c00, resets, 0, id)
#define DT_N_S_soc_S_serial_40004c00_P_resets_IDX_0_NUM_CELLS 1
#define DT_N_S_soc_S_serial_40004c00_P_resets_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_40004c00, resets, 0)
#define DT_N_S_soc_S_serial_40004c00_P_resets_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_serial_40004c00, resets, 0)
#define DT_N_S_soc_S_serial_40004c00_P_resets_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_serial_40004c00, resets, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40004c00_P_resets_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_serial_40004c00, resets, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40004c00_P_resets_LEN 1
#define DT_N_S_soc_S_serial_40004c00_P_resets_EXISTS 1
#define DT_N_S_soc_S_serial_40004c00_P_interrupts {64 /* 0x40 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_serial_40004c00_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40004c00_P_interrupts_IDX_0 64
#define DT_N_S_soc_S_serial_40004c00_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_serial_40004c00_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_serial_40004c00_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_serial_40004c00_P_current_speed 115200
#define DT_N_S_soc_S_serial_40004c00_P_current_speed_EXISTS 1
#define DT_N_S_soc_S_serial_40004c00_P_stop_bits "1"
#define DT_N_S_soc_S_serial_40004c00_P_stop_bits_STRING_UNQUOTED 1
#define DT_N_S_soc_S_serial_40004c00_P_stop_bits_STRING_TOKEN 1
#define DT_N_S_soc_S_serial_40004c00_P_stop_bits_STRING_UPPER_TOKEN 1
#define DT_N_S_soc_S_serial_40004c00_P_stop_bits_IDX_0 "1"
#define DT_N_S_soc_S_serial_40004c00_P_stop_bits_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40004c00_P_stop_bits_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_serial_40004c00_P_stop_bits_IDX_0_ENUM_VAL_1_EXISTS 1
#define DT_N_S_soc_S_serial_40004c00_P_stop_bits_ENUM_VAL_1_EXISTS 1
#define DT_N_S_soc_S_serial_40004c00_P_stop_bits_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_40004c00, stop_bits, 0)
#define DT_N_S_soc_S_serial_40004c00_P_stop_bits_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_serial_40004c00, stop_bits, 0)
#define DT_N_S_soc_S_serial_40004c00_P_stop_bits_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_serial_40004c00, stop_bits, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40004c00_P_stop_bits_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_serial_40004c00, stop_bits, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40004c00_P_stop_bits_LEN 1
#define DT_N_S_soc_S_serial_40004c00_P_stop_bits_EXISTS 1
#define DT_N_S_soc_S_serial_40004c00_P_data_bits 8
#define DT_N_S_soc_S_serial_40004c00_P_data_bits_IDX_0_ENUM_IDX 3
#define DT_N_S_soc_S_serial_40004c00_P_data_bits_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40004c00_P_data_bits_IDX_0_ENUM_VAL_8_EXISTS 1
#define DT_N_S_soc_S_serial_40004c00_P_data_bits_ENUM_VAL_8_EXISTS 1
#define DT_N_S_soc_S_serial_40004c00_P_data_bits_EXISTS 1
#define DT_N_S_soc_S_serial_40004c00_P_single_wire 0
#define DT_N_S_soc_S_serial_40004c00_P_single_wire_EXISTS 1
#define DT_N_S_soc_S_serial_40004c00_P_tx_rx_swap 0
#define DT_N_S_soc_S_serial_40004c00_P_tx_rx_swap_EXISTS 1
#define DT_N_S_soc_S_serial_40004c00_P_de_enable 0
#define DT_N_S_soc_S_serial_40004c00_P_de_enable_EXISTS 1
#define DT_N_S_soc_S_serial_40004c00_P_de_assert_time 0
#define DT_N_S_soc_S_serial_40004c00_P_de_assert_time_EXISTS 1
#define DT_N_S_soc_S_serial_40004c00_P_de_deassert_time 0
#define DT_N_S_soc_S_serial_40004c00_P_de_deassert_time_EXISTS 1
#define DT_N_S_soc_S_serial_40004c00_P_de_invert 0
#define DT_N_S_soc_S_serial_40004c00_P_de_invert_EXISTS 1
#define DT_N_S_soc_S_serial_40004c00_P_fifo_enable 0
#define DT_N_S_soc_S_serial_40004c00_P_fifo_enable_EXISTS 1
#define DT_N_S_soc_S_serial_40004c00_P_hw_flow_control 0
#define DT_N_S_soc_S_serial_40004c00_P_hw_flow_control_EXISTS 1
#define DT_N_S_soc_S_serial_40004c00_P_parity "none"
#define DT_N_S_soc_S_serial_40004c00_P_parity_STRING_UNQUOTED none
#define DT_N_S_soc_S_serial_40004c00_P_parity_STRING_TOKEN none
#define DT_N_S_soc_S_serial_40004c00_P_parity_STRING_UPPER_TOKEN NONE
#define DT_N_S_soc_S_serial_40004c00_P_parity_IDX_0 "none"
#define DT_N_S_soc_S_serial_40004c00_P_parity_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40004c00_P_parity_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_serial_40004c00_P_parity_IDX_0_ENUM_VAL_none_EXISTS 1
#define DT_N_S_soc_S_serial_40004c00_P_parity_ENUM_VAL_none_EXISTS 1
#define DT_N_S_soc_S_serial_40004c00_P_parity_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_40004c00, parity, 0)
#define DT_N_S_soc_S_serial_40004c00_P_parity_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_serial_40004c00, parity, 0)
#define DT_N_S_soc_S_serial_40004c00_P_parity_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_serial_40004c00, parity, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40004c00_P_parity_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_serial_40004c00, parity, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40004c00_P_parity_LEN 1
#define DT_N_S_soc_S_serial_40004c00_P_parity_EXISTS 1
#define DT_N_S_soc_S_serial_40004c00_P_status "disabled"
#define DT_N_S_soc_S_serial_40004c00_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_serial_40004c00_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_serial_40004c00_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_serial_40004c00_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_serial_40004c00_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40004c00_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_serial_40004c00_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_serial_40004c00_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_serial_40004c00_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_40004c00, status, 0)
#define DT_N_S_soc_S_serial_40004c00_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_serial_40004c00, status, 0)
#define DT_N_S_soc_S_serial_40004c00_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_serial_40004c00, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40004c00_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_serial_40004c00, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40004c00_P_status_LEN 1
#define DT_N_S_soc_S_serial_40004c00_P_status_EXISTS 1
#define DT_N_S_soc_S_serial_40004c00_P_compatible {"st,stm32-uart"}
#define DT_N_S_soc_S_serial_40004c00_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40004c00_P_compatible_IDX_0 "st,stm32-uart"
#define DT_N_S_soc_S_serial_40004c00_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-uart
#define DT_N_S_soc_S_serial_40004c00_P_compatible_IDX_0_STRING_TOKEN st_stm32_uart
#define DT_N_S_soc_S_serial_40004c00_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_UART
#define DT_N_S_soc_S_serial_40004c00_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_40004c00, compatible, 0)
#define DT_N_S_soc_S_serial_40004c00_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_serial_40004c00, compatible, 0)
#define DT_N_S_soc_S_serial_40004c00_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_serial_40004c00, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40004c00_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_serial_40004c00, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40004c00_P_compatible_LEN 1
#define DT_N_S_soc_S_serial_40004c00_P_compatible_EXISTS 1
#define DT_N_S_soc_S_serial_40004c00_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_serial_40004c00_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_serial_40004c00_P_wakeup_source 0
#define DT_N_S_soc_S_serial_40004c00_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_serial_40004c00_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_serial_40004c00_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_serial_40004c00_P_tx_invert 0
#define DT_N_S_soc_S_serial_40004c00_P_tx_invert_EXISTS 1
#define DT_N_S_soc_S_serial_40004c00_P_rx_invert 0
#define DT_N_S_soc_S_serial_40004c00_P_rx_invert_EXISTS 1

/*
 * Devicetree node: /soc/serial@40005000
 *
 * Node identifier: DT_N_S_soc_S_serial_40005000
 *
 * Binding (compatible = st,stm32-uart):
 *   $ZEPHYR_BASE\dts\bindings\serial\st,stm32-uart.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_serial_40005000_PATH "/soc/serial@40005000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_serial_40005000_FULL_NAME "serial@40005000"
#define DT_N_S_soc_S_serial_40005000_FULL_NAME_UNQUOTED serial@40005000
#define DT_N_S_soc_S_serial_40005000_FULL_NAME_TOKEN serial_40005000
#define DT_N_S_soc_S_serial_40005000_FULL_NAME_UPPER_TOKEN SERIAL_40005000

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_serial_40005000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_serial_40005000_CHILD_IDX 12

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_serial_40005000_NODELABEL_NUM 1
#define DT_N_S_soc_S_serial_40005000_FOREACH_NODELABEL(fn) fn(uart5)
#define DT_N_S_soc_S_serial_40005000_FOREACH_NODELABEL_VARGS(fn, ...) fn(uart5, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40005000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_serial_40005000_CHILD_NUM 0
#define DT_N_S_soc_S_serial_40005000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_serial_40005000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_serial_40005000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_serial_40005000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_serial_40005000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_serial_40005000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_serial_40005000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_serial_40005000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_serial_40005000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_serial_40005000_HASH zMMX5P6gmfqIczU7IzsjM4mPclQdCNjtpO0LqCzLhTI

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_serial_40005000_ORD 119
#define DT_N_S_soc_S_serial_40005000_ORD_STR_SORTABLE 00119

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_serial_40005000_REQUIRES_ORDS \
	4, /* /soc */ \
	5, /* /soc/interrupt-controller@e000e100 */ \
	9, /* /soc/rcc@46020c00 */ \
	75, /* /soc/rcc@46020c00/reset-controller */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_serial_40005000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_serial_40005000_EXISTS 1
#define DT_N_INST_5_st_stm32_uart DT_N_S_soc_S_serial_40005000
#define DT_N_NODELABEL_uart5      DT_N_S_soc_S_serial_40005000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_serial_40005000_REG_NUM 1
#define DT_N_S_soc_S_serial_40005000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40005000_REG_IDX_0_VAL_ADDRESS 1073762304 /* 0x40005000 */
#define DT_N_S_soc_S_serial_40005000_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_serial_40005000_RANGES_NUM 0
#define DT_N_S_soc_S_serial_40005000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_serial_40005000_IRQ_NUM 1
#define DT_N_S_soc_S_serial_40005000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40005000_IRQ_IDX_0_VAL_irq 65
#define DT_N_S_soc_S_serial_40005000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_serial_40005000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40005000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_serial_40005000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_serial_40005000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_serial_40005000_IRQ_LEVEL 1
#define DT_N_S_soc_S_serial_40005000_COMPAT_MATCHES_st_stm32_uart 1
#define DT_N_S_soc_S_serial_40005000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40005000_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_serial_40005000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40005000_COMPAT_MODEL_IDX_0 "stm32-uart"
#define DT_N_S_soc_S_serial_40005000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_serial_40005000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_serial_40005000_P_reg {1073762304 /* 0x40005000 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_serial_40005000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40005000_P_reg_IDX_0 1073762304
#define DT_N_S_soc_S_serial_40005000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_serial_40005000_P_reg_IDX_1 1024
#define DT_N_S_soc_S_serial_40005000_P_reg_EXISTS 1
#define DT_N_S_soc_S_serial_40005000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40005000_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_46020c00
#define DT_N_S_soc_S_serial_40005000_P_clocks_IDX_0_VAL_bus 156
#define DT_N_S_soc_S_serial_40005000_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_serial_40005000_P_clocks_IDX_0_VAL_bits 1048576
#define DT_N_S_soc_S_serial_40005000_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_serial_40005000_P_clocks_IDX_0_FOREACH_CELL(fn) fn(DT_N_S_soc_S_serial_40005000, clocks, 0, bus) \
	fn(DT_N_S_soc_S_serial_40005000, clocks, 0, bits)
#define DT_N_S_soc_S_serial_40005000_P_clocks_IDX_0_FOREACH_CELL_SEP(fn, sep) fn(DT_N_S_soc_S_serial_40005000, clocks, 0, bus) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_serial_40005000, clocks, 0, bits)
#define DT_N_S_soc_S_serial_40005000_P_clocks_IDX_0_NUM_CELLS 2
#define DT_N_S_soc_S_serial_40005000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_40005000, clocks, 0)
#define DT_N_S_soc_S_serial_40005000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_serial_40005000, clocks, 0)
#define DT_N_S_soc_S_serial_40005000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_serial_40005000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40005000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_serial_40005000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40005000_P_clocks_LEN 1
#define DT_N_S_soc_S_serial_40005000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_serial_40005000_P_resets_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40005000_P_resets_IDX_0_PH DT_N_S_soc_S_rcc_46020c00_S_reset_controller
#define DT_N_S_soc_S_serial_40005000_P_resets_IDX_0_VAL_id 3732
#define DT_N_S_soc_S_serial_40005000_P_resets_IDX_0_VAL_id_EXISTS 1
#define DT_N_S_soc_S_serial_40005000_P_resets_IDX_0_FOREACH_CELL(fn) fn(DT_N_S_soc_S_serial_40005000, resets, 0, id)
#define DT_N_S_soc_S_serial_40005000_P_resets_IDX_0_FOREACH_CELL_SEP(fn, sep) fn(DT_N_S_soc_S_serial_40005000, resets, 0, id)
#define DT_N_S_soc_S_serial_40005000_P_resets_IDX_0_NUM_CELLS 1
#define DT_N_S_soc_S_serial_40005000_P_resets_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_40005000, resets, 0)
#define DT_N_S_soc_S_serial_40005000_P_resets_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_serial_40005000, resets, 0)
#define DT_N_S_soc_S_serial_40005000_P_resets_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_serial_40005000, resets, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40005000_P_resets_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_serial_40005000, resets, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40005000_P_resets_LEN 1
#define DT_N_S_soc_S_serial_40005000_P_resets_EXISTS 1
#define DT_N_S_soc_S_serial_40005000_P_interrupts {65 /* 0x41 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_serial_40005000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40005000_P_interrupts_IDX_0 65
#define DT_N_S_soc_S_serial_40005000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_serial_40005000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_serial_40005000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_serial_40005000_P_current_speed 115200
#define DT_N_S_soc_S_serial_40005000_P_current_speed_EXISTS 1
#define DT_N_S_soc_S_serial_40005000_P_stop_bits "1"
#define DT_N_S_soc_S_serial_40005000_P_stop_bits_STRING_UNQUOTED 1
#define DT_N_S_soc_S_serial_40005000_P_stop_bits_STRING_TOKEN 1
#define DT_N_S_soc_S_serial_40005000_P_stop_bits_STRING_UPPER_TOKEN 1
#define DT_N_S_soc_S_serial_40005000_P_stop_bits_IDX_0 "1"
#define DT_N_S_soc_S_serial_40005000_P_stop_bits_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40005000_P_stop_bits_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_serial_40005000_P_stop_bits_IDX_0_ENUM_VAL_1_EXISTS 1
#define DT_N_S_soc_S_serial_40005000_P_stop_bits_ENUM_VAL_1_EXISTS 1
#define DT_N_S_soc_S_serial_40005000_P_stop_bits_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_40005000, stop_bits, 0)
#define DT_N_S_soc_S_serial_40005000_P_stop_bits_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_serial_40005000, stop_bits, 0)
#define DT_N_S_soc_S_serial_40005000_P_stop_bits_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_serial_40005000, stop_bits, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40005000_P_stop_bits_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_serial_40005000, stop_bits, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40005000_P_stop_bits_LEN 1
#define DT_N_S_soc_S_serial_40005000_P_stop_bits_EXISTS 1
#define DT_N_S_soc_S_serial_40005000_P_data_bits 8
#define DT_N_S_soc_S_serial_40005000_P_data_bits_IDX_0_ENUM_IDX 3
#define DT_N_S_soc_S_serial_40005000_P_data_bits_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40005000_P_data_bits_IDX_0_ENUM_VAL_8_EXISTS 1
#define DT_N_S_soc_S_serial_40005000_P_data_bits_ENUM_VAL_8_EXISTS 1
#define DT_N_S_soc_S_serial_40005000_P_data_bits_EXISTS 1
#define DT_N_S_soc_S_serial_40005000_P_single_wire 0
#define DT_N_S_soc_S_serial_40005000_P_single_wire_EXISTS 1
#define DT_N_S_soc_S_serial_40005000_P_tx_rx_swap 0
#define DT_N_S_soc_S_serial_40005000_P_tx_rx_swap_EXISTS 1
#define DT_N_S_soc_S_serial_40005000_P_de_enable 0
#define DT_N_S_soc_S_serial_40005000_P_de_enable_EXISTS 1
#define DT_N_S_soc_S_serial_40005000_P_de_assert_time 0
#define DT_N_S_soc_S_serial_40005000_P_de_assert_time_EXISTS 1
#define DT_N_S_soc_S_serial_40005000_P_de_deassert_time 0
#define DT_N_S_soc_S_serial_40005000_P_de_deassert_time_EXISTS 1
#define DT_N_S_soc_S_serial_40005000_P_de_invert 0
#define DT_N_S_soc_S_serial_40005000_P_de_invert_EXISTS 1
#define DT_N_S_soc_S_serial_40005000_P_fifo_enable 0
#define DT_N_S_soc_S_serial_40005000_P_fifo_enable_EXISTS 1
#define DT_N_S_soc_S_serial_40005000_P_hw_flow_control 0
#define DT_N_S_soc_S_serial_40005000_P_hw_flow_control_EXISTS 1
#define DT_N_S_soc_S_serial_40005000_P_parity "none"
#define DT_N_S_soc_S_serial_40005000_P_parity_STRING_UNQUOTED none
#define DT_N_S_soc_S_serial_40005000_P_parity_STRING_TOKEN none
#define DT_N_S_soc_S_serial_40005000_P_parity_STRING_UPPER_TOKEN NONE
#define DT_N_S_soc_S_serial_40005000_P_parity_IDX_0 "none"
#define DT_N_S_soc_S_serial_40005000_P_parity_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40005000_P_parity_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_serial_40005000_P_parity_IDX_0_ENUM_VAL_none_EXISTS 1
#define DT_N_S_soc_S_serial_40005000_P_parity_ENUM_VAL_none_EXISTS 1
#define DT_N_S_soc_S_serial_40005000_P_parity_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_40005000, parity, 0)
#define DT_N_S_soc_S_serial_40005000_P_parity_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_serial_40005000, parity, 0)
#define DT_N_S_soc_S_serial_40005000_P_parity_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_serial_40005000, parity, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40005000_P_parity_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_serial_40005000, parity, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40005000_P_parity_LEN 1
#define DT_N_S_soc_S_serial_40005000_P_parity_EXISTS 1
#define DT_N_S_soc_S_serial_40005000_P_status "disabled"
#define DT_N_S_soc_S_serial_40005000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_serial_40005000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_serial_40005000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_serial_40005000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_serial_40005000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40005000_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_serial_40005000_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_serial_40005000_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_serial_40005000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_40005000, status, 0)
#define DT_N_S_soc_S_serial_40005000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_serial_40005000, status, 0)
#define DT_N_S_soc_S_serial_40005000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_serial_40005000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40005000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_serial_40005000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40005000_P_status_LEN 1
#define DT_N_S_soc_S_serial_40005000_P_status_EXISTS 1
#define DT_N_S_soc_S_serial_40005000_P_compatible {"st,stm32-uart"}
#define DT_N_S_soc_S_serial_40005000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40005000_P_compatible_IDX_0 "st,stm32-uart"
#define DT_N_S_soc_S_serial_40005000_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-uart
#define DT_N_S_soc_S_serial_40005000_P_compatible_IDX_0_STRING_TOKEN st_stm32_uart
#define DT_N_S_soc_S_serial_40005000_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_UART
#define DT_N_S_soc_S_serial_40005000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_40005000, compatible, 0)
#define DT_N_S_soc_S_serial_40005000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_serial_40005000, compatible, 0)
#define DT_N_S_soc_S_serial_40005000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_serial_40005000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40005000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_serial_40005000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40005000_P_compatible_LEN 1
#define DT_N_S_soc_S_serial_40005000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_serial_40005000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_serial_40005000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_serial_40005000_P_wakeup_source 0
#define DT_N_S_soc_S_serial_40005000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_serial_40005000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_serial_40005000_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_serial_40005000_P_tx_invert 0
#define DT_N_S_soc_S_serial_40005000_P_tx_invert_EXISTS 1
#define DT_N_S_soc_S_serial_40005000_P_rx_invert 0
#define DT_N_S_soc_S_serial_40005000_P_rx_invert_EXISTS 1

/*
 * Devicetree node: /soc/serial@40006400
 *
 * Node identifier: DT_N_S_soc_S_serial_40006400
 *
 * Binding (compatible = st,stm32-usart):
 *   $ZEPHYR_BASE\dts\bindings\serial\st,stm32-usart.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_serial_40006400_PATH "/soc/serial@40006400"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_serial_40006400_FULL_NAME "serial@40006400"
#define DT_N_S_soc_S_serial_40006400_FULL_NAME_UNQUOTED serial@40006400
#define DT_N_S_soc_S_serial_40006400_FULL_NAME_TOKEN serial_40006400
#define DT_N_S_soc_S_serial_40006400_FULL_NAME_UPPER_TOKEN SERIAL_40006400

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_serial_40006400_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_serial_40006400_CHILD_IDX 58

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_serial_40006400_NODELABEL_NUM 1
#define DT_N_S_soc_S_serial_40006400_FOREACH_NODELABEL(fn) fn(usart6)
#define DT_N_S_soc_S_serial_40006400_FOREACH_NODELABEL_VARGS(fn, ...) fn(usart6, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40006400_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_serial_40006400_CHILD_NUM 0
#define DT_N_S_soc_S_serial_40006400_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_serial_40006400_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_serial_40006400_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_serial_40006400_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_serial_40006400_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_serial_40006400_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_serial_40006400_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_serial_40006400_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_serial_40006400_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_serial_40006400_HASH wCxJjL_7SFj5t1S9LbrWwT0nDbrz_dmGg5gm0ka71OY

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_serial_40006400_ORD 120
#define DT_N_S_soc_S_serial_40006400_ORD_STR_SORTABLE 00120

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_serial_40006400_REQUIRES_ORDS \
	4, /* /soc */ \
	5, /* /soc/interrupt-controller@e000e100 */ \
	9, /* /soc/rcc@46020c00 */ \
	75, /* /soc/rcc@46020c00/reset-controller */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_serial_40006400_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_serial_40006400_EXISTS 1
#define DT_N_INST_3_st_stm32_usart DT_N_S_soc_S_serial_40006400
#define DT_N_INST_6_st_stm32_uart  DT_N_S_soc_S_serial_40006400
#define DT_N_NODELABEL_usart6      DT_N_S_soc_S_serial_40006400

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_serial_40006400_REG_NUM 1
#define DT_N_S_soc_S_serial_40006400_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40006400_REG_IDX_0_VAL_ADDRESS 1073767424 /* 0x40006400 */
#define DT_N_S_soc_S_serial_40006400_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_serial_40006400_RANGES_NUM 0
#define DT_N_S_soc_S_serial_40006400_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_serial_40006400_IRQ_NUM 1
#define DT_N_S_soc_S_serial_40006400_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40006400_IRQ_IDX_0_VAL_irq 126
#define DT_N_S_soc_S_serial_40006400_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_serial_40006400_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40006400_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_serial_40006400_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_serial_40006400_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_serial_40006400_IRQ_LEVEL 1
#define DT_N_S_soc_S_serial_40006400_COMPAT_MATCHES_st_stm32_usart 1
#define DT_N_S_soc_S_serial_40006400_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40006400_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_serial_40006400_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40006400_COMPAT_MODEL_IDX_0 "stm32-usart"
#define DT_N_S_soc_S_serial_40006400_COMPAT_MATCHES_st_stm32_uart 1
#define DT_N_S_soc_S_serial_40006400_COMPAT_VENDOR_IDX_1_EXISTS 1
#define DT_N_S_soc_S_serial_40006400_COMPAT_VENDOR_IDX_1 "STMicroelectronics"
#define DT_N_S_soc_S_serial_40006400_COMPAT_MODEL_IDX_1_EXISTS 1
#define DT_N_S_soc_S_serial_40006400_COMPAT_MODEL_IDX_1 "stm32-uart"
#define DT_N_S_soc_S_serial_40006400_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_serial_40006400_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_serial_40006400_P_reg {1073767424 /* 0x40006400 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_serial_40006400_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40006400_P_reg_IDX_0 1073767424
#define DT_N_S_soc_S_serial_40006400_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_serial_40006400_P_reg_IDX_1 1024
#define DT_N_S_soc_S_serial_40006400_P_reg_EXISTS 1
#define DT_N_S_soc_S_serial_40006400_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40006400_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_46020c00
#define DT_N_S_soc_S_serial_40006400_P_clocks_IDX_0_VAL_bus 156
#define DT_N_S_soc_S_serial_40006400_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_serial_40006400_P_clocks_IDX_0_VAL_bits 33554432
#define DT_N_S_soc_S_serial_40006400_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_serial_40006400_P_clocks_IDX_0_FOREACH_CELL(fn) fn(DT_N_S_soc_S_serial_40006400, clocks, 0, bus) \
	fn(DT_N_S_soc_S_serial_40006400, clocks, 0, bits)
#define DT_N_S_soc_S_serial_40006400_P_clocks_IDX_0_FOREACH_CELL_SEP(fn, sep) fn(DT_N_S_soc_S_serial_40006400, clocks, 0, bus) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_serial_40006400, clocks, 0, bits)
#define DT_N_S_soc_S_serial_40006400_P_clocks_IDX_0_NUM_CELLS 2
#define DT_N_S_soc_S_serial_40006400_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_40006400, clocks, 0)
#define DT_N_S_soc_S_serial_40006400_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_serial_40006400, clocks, 0)
#define DT_N_S_soc_S_serial_40006400_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_serial_40006400, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40006400_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_serial_40006400, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40006400_P_clocks_LEN 1
#define DT_N_S_soc_S_serial_40006400_P_clocks_EXISTS 1
#define DT_N_S_soc_S_serial_40006400_P_resets_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40006400_P_resets_IDX_0_PH DT_N_S_soc_S_rcc_46020c00_S_reset_controller
#define DT_N_S_soc_S_serial_40006400_P_resets_IDX_0_VAL_id 3737
#define DT_N_S_soc_S_serial_40006400_P_resets_IDX_0_VAL_id_EXISTS 1
#define DT_N_S_soc_S_serial_40006400_P_resets_IDX_0_FOREACH_CELL(fn) fn(DT_N_S_soc_S_serial_40006400, resets, 0, id)
#define DT_N_S_soc_S_serial_40006400_P_resets_IDX_0_FOREACH_CELL_SEP(fn, sep) fn(DT_N_S_soc_S_serial_40006400, resets, 0, id)
#define DT_N_S_soc_S_serial_40006400_P_resets_IDX_0_NUM_CELLS 1
#define DT_N_S_soc_S_serial_40006400_P_resets_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_40006400, resets, 0)
#define DT_N_S_soc_S_serial_40006400_P_resets_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_serial_40006400, resets, 0)
#define DT_N_S_soc_S_serial_40006400_P_resets_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_serial_40006400, resets, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40006400_P_resets_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_serial_40006400, resets, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40006400_P_resets_LEN 1
#define DT_N_S_soc_S_serial_40006400_P_resets_EXISTS 1
#define DT_N_S_soc_S_serial_40006400_P_interrupts {126 /* 0x7e */, 0 /* 0x0 */}
#define DT_N_S_soc_S_serial_40006400_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40006400_P_interrupts_IDX_0 126
#define DT_N_S_soc_S_serial_40006400_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_serial_40006400_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_serial_40006400_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_serial_40006400_P_current_speed 115200
#define DT_N_S_soc_S_serial_40006400_P_current_speed_EXISTS 1
#define DT_N_S_soc_S_serial_40006400_P_stop_bits "1"
#define DT_N_S_soc_S_serial_40006400_P_stop_bits_STRING_UNQUOTED 1
#define DT_N_S_soc_S_serial_40006400_P_stop_bits_STRING_TOKEN 1
#define DT_N_S_soc_S_serial_40006400_P_stop_bits_STRING_UPPER_TOKEN 1
#define DT_N_S_soc_S_serial_40006400_P_stop_bits_IDX_0 "1"
#define DT_N_S_soc_S_serial_40006400_P_stop_bits_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40006400_P_stop_bits_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_serial_40006400_P_stop_bits_IDX_0_ENUM_VAL_1_EXISTS 1
#define DT_N_S_soc_S_serial_40006400_P_stop_bits_ENUM_VAL_1_EXISTS 1
#define DT_N_S_soc_S_serial_40006400_P_stop_bits_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_40006400, stop_bits, 0)
#define DT_N_S_soc_S_serial_40006400_P_stop_bits_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_serial_40006400, stop_bits, 0)
#define DT_N_S_soc_S_serial_40006400_P_stop_bits_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_serial_40006400, stop_bits, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40006400_P_stop_bits_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_serial_40006400, stop_bits, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40006400_P_stop_bits_LEN 1
#define DT_N_S_soc_S_serial_40006400_P_stop_bits_EXISTS 1
#define DT_N_S_soc_S_serial_40006400_P_data_bits 8
#define DT_N_S_soc_S_serial_40006400_P_data_bits_IDX_0_ENUM_IDX 3
#define DT_N_S_soc_S_serial_40006400_P_data_bits_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40006400_P_data_bits_IDX_0_ENUM_VAL_8_EXISTS 1
#define DT_N_S_soc_S_serial_40006400_P_data_bits_ENUM_VAL_8_EXISTS 1
#define DT_N_S_soc_S_serial_40006400_P_data_bits_EXISTS 1
#define DT_N_S_soc_S_serial_40006400_P_single_wire 0
#define DT_N_S_soc_S_serial_40006400_P_single_wire_EXISTS 1
#define DT_N_S_soc_S_serial_40006400_P_tx_rx_swap 0
#define DT_N_S_soc_S_serial_40006400_P_tx_rx_swap_EXISTS 1
#define DT_N_S_soc_S_serial_40006400_P_de_enable 0
#define DT_N_S_soc_S_serial_40006400_P_de_enable_EXISTS 1
#define DT_N_S_soc_S_serial_40006400_P_de_assert_time 0
#define DT_N_S_soc_S_serial_40006400_P_de_assert_time_EXISTS 1
#define DT_N_S_soc_S_serial_40006400_P_de_deassert_time 0
#define DT_N_S_soc_S_serial_40006400_P_de_deassert_time_EXISTS 1
#define DT_N_S_soc_S_serial_40006400_P_de_invert 0
#define DT_N_S_soc_S_serial_40006400_P_de_invert_EXISTS 1
#define DT_N_S_soc_S_serial_40006400_P_fifo_enable 0
#define DT_N_S_soc_S_serial_40006400_P_fifo_enable_EXISTS 1
#define DT_N_S_soc_S_serial_40006400_P_hw_flow_control 0
#define DT_N_S_soc_S_serial_40006400_P_hw_flow_control_EXISTS 1
#define DT_N_S_soc_S_serial_40006400_P_parity "none"
#define DT_N_S_soc_S_serial_40006400_P_parity_STRING_UNQUOTED none
#define DT_N_S_soc_S_serial_40006400_P_parity_STRING_TOKEN none
#define DT_N_S_soc_S_serial_40006400_P_parity_STRING_UPPER_TOKEN NONE
#define DT_N_S_soc_S_serial_40006400_P_parity_IDX_0 "none"
#define DT_N_S_soc_S_serial_40006400_P_parity_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40006400_P_parity_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_serial_40006400_P_parity_IDX_0_ENUM_VAL_none_EXISTS 1
#define DT_N_S_soc_S_serial_40006400_P_parity_ENUM_VAL_none_EXISTS 1
#define DT_N_S_soc_S_serial_40006400_P_parity_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_40006400, parity, 0)
#define DT_N_S_soc_S_serial_40006400_P_parity_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_serial_40006400, parity, 0)
#define DT_N_S_soc_S_serial_40006400_P_parity_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_serial_40006400, parity, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40006400_P_parity_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_serial_40006400, parity, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40006400_P_parity_LEN 1
#define DT_N_S_soc_S_serial_40006400_P_parity_EXISTS 1
#define DT_N_S_soc_S_serial_40006400_P_status "disabled"
#define DT_N_S_soc_S_serial_40006400_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_serial_40006400_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_serial_40006400_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_serial_40006400_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_serial_40006400_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40006400_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_serial_40006400_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_serial_40006400_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_serial_40006400_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_40006400, status, 0)
#define DT_N_S_soc_S_serial_40006400_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_serial_40006400, status, 0)
#define DT_N_S_soc_S_serial_40006400_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_serial_40006400, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40006400_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_serial_40006400, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40006400_P_status_LEN 1
#define DT_N_S_soc_S_serial_40006400_P_status_EXISTS 1
#define DT_N_S_soc_S_serial_40006400_P_compatible {"st,stm32-usart", "st,stm32-uart"}
#define DT_N_S_soc_S_serial_40006400_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40006400_P_compatible_IDX_0 "st,stm32-usart"
#define DT_N_S_soc_S_serial_40006400_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-usart
#define DT_N_S_soc_S_serial_40006400_P_compatible_IDX_0_STRING_TOKEN st_stm32_usart
#define DT_N_S_soc_S_serial_40006400_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_USART
#define DT_N_S_soc_S_serial_40006400_P_compatible_IDX_1_EXISTS 1
#define DT_N_S_soc_S_serial_40006400_P_compatible_IDX_1 "st,stm32-uart"
#define DT_N_S_soc_S_serial_40006400_P_compatible_IDX_1_STRING_UNQUOTED st,stm32-uart
#define DT_N_S_soc_S_serial_40006400_P_compatible_IDX_1_STRING_TOKEN st_stm32_uart
#define DT_N_S_soc_S_serial_40006400_P_compatible_IDX_1_STRING_UPPER_TOKEN ST_STM32_UART
#define DT_N_S_soc_S_serial_40006400_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_40006400, compatible, 0) \
	fn(DT_N_S_soc_S_serial_40006400, compatible, 1)
#define DT_N_S_soc_S_serial_40006400_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_serial_40006400, compatible, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_serial_40006400, compatible, 1)
#define DT_N_S_soc_S_serial_40006400_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_serial_40006400, compatible, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_serial_40006400, compatible, 1, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40006400_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_serial_40006400, compatible, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_serial_40006400, compatible, 1, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40006400_P_compatible_LEN 2
#define DT_N_S_soc_S_serial_40006400_P_compatible_EXISTS 1
#define DT_N_S_soc_S_serial_40006400_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_serial_40006400_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_serial_40006400_P_wakeup_source 0
#define DT_N_S_soc_S_serial_40006400_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_serial_40006400_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_serial_40006400_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_serial_40006400_P_tx_invert 0
#define DT_N_S_soc_S_serial_40006400_P_tx_invert_EXISTS 1
#define DT_N_S_soc_S_serial_40006400_P_rx_invert 0
#define DT_N_S_soc_S_serial_40006400_P_rx_invert_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@42020000/usart1_rx_pa10
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_42020000_S_usart1_rx_pa10
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_42020000_S_usart1_rx_pa10_PATH "/soc/pin-controller@42020000/usart1_rx_pa10"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_42020000_S_usart1_rx_pa10_FULL_NAME "usart1_rx_pa10"
#define DT_N_S_soc_S_pin_controller_42020000_S_usart1_rx_pa10_FULL_NAME_UNQUOTED usart1_rx_pa10
#define DT_N_S_soc_S_pin_controller_42020000_S_usart1_rx_pa10_FULL_NAME_TOKEN usart1_rx_pa10
#define DT_N_S_soc_S_pin_controller_42020000_S_usart1_rx_pa10_FULL_NAME_UPPER_TOKEN USART1_RX_PA10

/* Node parent (/soc/pin-controller@42020000) identifier: */
#define DT_N_S_soc_S_pin_controller_42020000_S_usart1_rx_pa10_PARENT DT_N_S_soc_S_pin_controller_42020000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_42020000_S_usart1_rx_pa10_CHILD_IDX 38

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_controller_42020000_S_usart1_rx_pa10_NODELABEL_NUM 1
#define DT_N_S_soc_S_pin_controller_42020000_S_usart1_rx_pa10_FOREACH_NODELABEL(fn) fn(usart1_rx_pa10)
#define DT_N_S_soc_S_pin_controller_42020000_S_usart1_rx_pa10_FOREACH_NODELABEL_VARGS(fn, ...) fn(usart1_rx_pa10, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_42020000_S_usart1_rx_pa10_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_controller_42020000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_42020000_S_usart1_rx_pa10_CHILD_NUM 0
#define DT_N_S_soc_S_pin_controller_42020000_S_usart1_rx_pa10_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pin_controller_42020000_S_usart1_rx_pa10_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_42020000_S_usart1_rx_pa10_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_42020000_S_usart1_rx_pa10_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_42020000_S_usart1_rx_pa10_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_42020000_S_usart1_rx_pa10_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_42020000_S_usart1_rx_pa10_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_42020000_S_usart1_rx_pa10_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_42020000_S_usart1_rx_pa10_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_pin_controller_42020000_S_usart1_rx_pa10_HASH heTx8ewEvMiKpaK1vT796KCpyi6GT2jz01bb_1SqQv8

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_42020000_S_usart1_rx_pa10_ORD 121
#define DT_N_S_soc_S_pin_controller_42020000_S_usart1_rx_pa10_ORD_STR_SORTABLE 00121

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_42020000_S_usart1_rx_pa10_REQUIRES_ORDS \
	10, /* /soc/pin-controller@42020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_42020000_S_usart1_rx_pa10_SUPPORTS_ORDS \
	123, /* /soc/serial@40013800 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_42020000_S_usart1_rx_pa10_EXISTS 1
#define DT_N_NODELABEL_usart1_rx_pa10 DT_N_S_soc_S_pin_controller_42020000_S_usart1_rx_pa10

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_42020000_S_usart1_rx_pa10_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_42020000_S_usart1_rx_pa10_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_42020000_S_usart1_rx_pa10_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_42020000_S_usart1_rx_pa10_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_42020000_S_usart1_rx_pa10_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_controller_42020000_S_usart1_rx_pa10_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_42020000_S_usart1_rx_pa10_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_42020000_S_usart1_rx_pa10_P_pinmux 327
#define DT_N_S_soc_S_pin_controller_42020000_S_usart1_rx_pa10_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_usart1_rx_pa10_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_42020000_S_usart1_rx_pa10_P_slew_rate_STRING_UNQUOTED low-speed
#define DT_N_S_soc_S_pin_controller_42020000_S_usart1_rx_pa10_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_42020000_S_usart1_rx_pa10_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_42020000_S_usart1_rx_pa10_P_slew_rate_IDX_0 "low-speed"
#define DT_N_S_soc_S_pin_controller_42020000_S_usart1_rx_pa10_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_usart1_rx_pa10_P_slew_rate_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_42020000_S_usart1_rx_pa10_P_slew_rate_IDX_0_ENUM_VAL_low_speed_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_usart1_rx_pa10_P_slew_rate_ENUM_VAL_low_speed_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_usart1_rx_pa10_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_42020000_S_usart1_rx_pa10, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_42020000_S_usart1_rx_pa10_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_42020000_S_usart1_rx_pa10, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_42020000_S_usart1_rx_pa10_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_42020000_S_usart1_rx_pa10, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_42020000_S_usart1_rx_pa10_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_42020000_S_usart1_rx_pa10, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_42020000_S_usart1_rx_pa10_P_slew_rate_LEN 1
#define DT_N_S_soc_S_pin_controller_42020000_S_usart1_rx_pa10_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_usart1_rx_pa10_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_42020000_S_usart1_rx_pa10_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_usart1_rx_pa10_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_42020000_S_usart1_rx_pa10_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_usart1_rx_pa10_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_42020000_S_usart1_rx_pa10_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_usart1_rx_pa10_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_42020000_S_usart1_rx_pa10_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_usart1_rx_pa10_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_42020000_S_usart1_rx_pa10_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_usart1_rx_pa10_P_output_low 0
#define DT_N_S_soc_S_pin_controller_42020000_S_usart1_rx_pa10_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_usart1_rx_pa10_P_output_high 0
#define DT_N_S_soc_S_pin_controller_42020000_S_usart1_rx_pa10_P_output_high_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@42020000/usart1_tx_pa9
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_42020000_S_usart1_tx_pa9
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_42020000_S_usart1_tx_pa9_PATH "/soc/pin-controller@42020000/usart1_tx_pa9"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_42020000_S_usart1_tx_pa9_FULL_NAME "usart1_tx_pa9"
#define DT_N_S_soc_S_pin_controller_42020000_S_usart1_tx_pa9_FULL_NAME_UNQUOTED usart1_tx_pa9
#define DT_N_S_soc_S_pin_controller_42020000_S_usart1_tx_pa9_FULL_NAME_TOKEN usart1_tx_pa9
#define DT_N_S_soc_S_pin_controller_42020000_S_usart1_tx_pa9_FULL_NAME_UPPER_TOKEN USART1_TX_PA9

/* Node parent (/soc/pin-controller@42020000) identifier: */
#define DT_N_S_soc_S_pin_controller_42020000_S_usart1_tx_pa9_PARENT DT_N_S_soc_S_pin_controller_42020000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_42020000_S_usart1_tx_pa9_CHILD_IDX 41

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_controller_42020000_S_usart1_tx_pa9_NODELABEL_NUM 1
#define DT_N_S_soc_S_pin_controller_42020000_S_usart1_tx_pa9_FOREACH_NODELABEL(fn) fn(usart1_tx_pa9)
#define DT_N_S_soc_S_pin_controller_42020000_S_usart1_tx_pa9_FOREACH_NODELABEL_VARGS(fn, ...) fn(usart1_tx_pa9, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_42020000_S_usart1_tx_pa9_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_controller_42020000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_42020000_S_usart1_tx_pa9_CHILD_NUM 0
#define DT_N_S_soc_S_pin_controller_42020000_S_usart1_tx_pa9_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pin_controller_42020000_S_usart1_tx_pa9_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_42020000_S_usart1_tx_pa9_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_42020000_S_usart1_tx_pa9_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_42020000_S_usart1_tx_pa9_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_42020000_S_usart1_tx_pa9_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_42020000_S_usart1_tx_pa9_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_42020000_S_usart1_tx_pa9_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_42020000_S_usart1_tx_pa9_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_pin_controller_42020000_S_usart1_tx_pa9_HASH I5E_TloCDWkaW2KouryGSlQCmFCi7i279KtKeJ3OiWQ

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_42020000_S_usart1_tx_pa9_ORD 122
#define DT_N_S_soc_S_pin_controller_42020000_S_usart1_tx_pa9_ORD_STR_SORTABLE 00122

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_42020000_S_usart1_tx_pa9_REQUIRES_ORDS \
	10, /* /soc/pin-controller@42020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_42020000_S_usart1_tx_pa9_SUPPORTS_ORDS \
	123, /* /soc/serial@40013800 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_42020000_S_usart1_tx_pa9_EXISTS 1
#define DT_N_NODELABEL_usart1_tx_pa9 DT_N_S_soc_S_pin_controller_42020000_S_usart1_tx_pa9

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_42020000_S_usart1_tx_pa9_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_42020000_S_usart1_tx_pa9_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_42020000_S_usart1_tx_pa9_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_42020000_S_usart1_tx_pa9_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_42020000_S_usart1_tx_pa9_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_controller_42020000_S_usart1_tx_pa9_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_42020000_S_usart1_tx_pa9_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_42020000_S_usart1_tx_pa9_P_pinmux 295
#define DT_N_S_soc_S_pin_controller_42020000_S_usart1_tx_pa9_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_usart1_tx_pa9_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_42020000_S_usart1_tx_pa9_P_slew_rate_STRING_UNQUOTED low-speed
#define DT_N_S_soc_S_pin_controller_42020000_S_usart1_tx_pa9_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_42020000_S_usart1_tx_pa9_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_42020000_S_usart1_tx_pa9_P_slew_rate_IDX_0 "low-speed"
#define DT_N_S_soc_S_pin_controller_42020000_S_usart1_tx_pa9_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_usart1_tx_pa9_P_slew_rate_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_42020000_S_usart1_tx_pa9_P_slew_rate_IDX_0_ENUM_VAL_low_speed_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_usart1_tx_pa9_P_slew_rate_ENUM_VAL_low_speed_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_usart1_tx_pa9_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_42020000_S_usart1_tx_pa9, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_42020000_S_usart1_tx_pa9_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_42020000_S_usart1_tx_pa9, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_42020000_S_usart1_tx_pa9_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_42020000_S_usart1_tx_pa9, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_42020000_S_usart1_tx_pa9_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_42020000_S_usart1_tx_pa9, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_42020000_S_usart1_tx_pa9_P_slew_rate_LEN 1
#define DT_N_S_soc_S_pin_controller_42020000_S_usart1_tx_pa9_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_usart1_tx_pa9_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_42020000_S_usart1_tx_pa9_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_usart1_tx_pa9_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_42020000_S_usart1_tx_pa9_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_usart1_tx_pa9_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_42020000_S_usart1_tx_pa9_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_usart1_tx_pa9_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_42020000_S_usart1_tx_pa9_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_usart1_tx_pa9_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_42020000_S_usart1_tx_pa9_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_usart1_tx_pa9_P_output_low 0
#define DT_N_S_soc_S_pin_controller_42020000_S_usart1_tx_pa9_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_usart1_tx_pa9_P_output_high 0
#define DT_N_S_soc_S_pin_controller_42020000_S_usart1_tx_pa9_P_output_high_EXISTS 1

/*
 * Devicetree node: /soc/serial@40013800
 *
 * Node identifier: DT_N_S_soc_S_serial_40013800
 *
 * Binding (compatible = st,stm32-usart):
 *   $ZEPHYR_BASE\dts\bindings\serial\st,stm32-usart.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_serial_40013800_PATH "/soc/serial@40013800"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_serial_40013800_FULL_NAME "serial@40013800"
#define DT_N_S_soc_S_serial_40013800_FULL_NAME_UNQUOTED serial@40013800
#define DT_N_S_soc_S_serial_40013800_FULL_NAME_TOKEN serial_40013800
#define DT_N_S_soc_S_serial_40013800_FULL_NAME_UPPER_TOKEN SERIAL_40013800

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_serial_40013800_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_serial_40013800_CHILD_IDX 9

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_serial_40013800_NODELABEL_NUM 1
#define DT_N_S_soc_S_serial_40013800_FOREACH_NODELABEL(fn) fn(usart1)
#define DT_N_S_soc_S_serial_40013800_FOREACH_NODELABEL_VARGS(fn, ...) fn(usart1, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40013800_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_serial_40013800_CHILD_NUM 0
#define DT_N_S_soc_S_serial_40013800_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_serial_40013800_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_serial_40013800_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_serial_40013800_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_serial_40013800_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_serial_40013800_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_serial_40013800_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_serial_40013800_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_serial_40013800_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_serial_40013800_HASH Ekd_nQjwNx1R3lqiZl1FuXwHyvPZFcfnjksadzf44zc

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_serial_40013800_ORD 123
#define DT_N_S_soc_S_serial_40013800_ORD_STR_SORTABLE 00123

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_serial_40013800_REQUIRES_ORDS \
	4, /* /soc */ \
	5, /* /soc/interrupt-controller@e000e100 */ \
	9, /* /soc/rcc@46020c00 */ \
	75, /* /soc/rcc@46020c00/reset-controller */ \
	121, /* /soc/pin-controller@42020000/usart1_rx_pa10 */ \
	122, /* /soc/pin-controller@42020000/usart1_tx_pa9 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_serial_40013800_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_serial_40013800_EXISTS 1
#define DT_N_INST_0_st_stm32_usart DT_N_S_soc_S_serial_40013800
#define DT_N_INST_0_st_stm32_uart  DT_N_S_soc_S_serial_40013800
#define DT_N_NODELABEL_usart1      DT_N_S_soc_S_serial_40013800

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_serial_40013800_REG_NUM 1
#define DT_N_S_soc_S_serial_40013800_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40013800_REG_IDX_0_VAL_ADDRESS 1073821696 /* 0x40013800 */
#define DT_N_S_soc_S_serial_40013800_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_serial_40013800_RANGES_NUM 0
#define DT_N_S_soc_S_serial_40013800_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_serial_40013800_IRQ_NUM 1
#define DT_N_S_soc_S_serial_40013800_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40013800_IRQ_IDX_0_VAL_irq 61
#define DT_N_S_soc_S_serial_40013800_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_serial_40013800_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40013800_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_serial_40013800_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_serial_40013800_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_serial_40013800_IRQ_LEVEL 1
#define DT_N_S_soc_S_serial_40013800_COMPAT_MATCHES_st_stm32_usart 1
#define DT_N_S_soc_S_serial_40013800_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40013800_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_serial_40013800_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40013800_COMPAT_MODEL_IDX_0 "stm32-usart"
#define DT_N_S_soc_S_serial_40013800_COMPAT_MATCHES_st_stm32_uart 1
#define DT_N_S_soc_S_serial_40013800_COMPAT_VENDOR_IDX_1_EXISTS 1
#define DT_N_S_soc_S_serial_40013800_COMPAT_VENDOR_IDX_1 "STMicroelectronics"
#define DT_N_S_soc_S_serial_40013800_COMPAT_MODEL_IDX_1_EXISTS 1
#define DT_N_S_soc_S_serial_40013800_COMPAT_MODEL_IDX_1 "stm32-uart"
#define DT_N_S_soc_S_serial_40013800_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_serial_40013800_PINCTRL_NUM 1
#define DT_N_S_soc_S_serial_40013800_PINCTRL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40013800_PINCTRL_IDX_0_TOKEN default
#define DT_N_S_soc_S_serial_40013800_PINCTRL_IDX_0_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_serial_40013800_PINCTRL_NAME_default_EXISTS 1
#define DT_N_S_soc_S_serial_40013800_PINCTRL_NAME_default_IDX 0
#define DT_N_S_soc_S_serial_40013800_PINCTRL_NAME_default_IDX_0_PH DT_N_S_soc_S_pin_controller_42020000_S_usart1_tx_pa9
#define DT_N_S_soc_S_serial_40013800_PINCTRL_NAME_default_IDX_1_PH DT_N_S_soc_S_pin_controller_42020000_S_usart1_rx_pa10

/* Generic property macros: */
#define DT_N_S_soc_S_serial_40013800_P_reg {1073821696 /* 0x40013800 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_serial_40013800_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40013800_P_reg_IDX_0 1073821696
#define DT_N_S_soc_S_serial_40013800_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_serial_40013800_P_reg_IDX_1 1024
#define DT_N_S_soc_S_serial_40013800_P_reg_EXISTS 1
#define DT_N_S_soc_S_serial_40013800_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40013800_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_46020c00
#define DT_N_S_soc_S_serial_40013800_P_clocks_IDX_0_VAL_bus 164
#define DT_N_S_soc_S_serial_40013800_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_serial_40013800_P_clocks_IDX_0_VAL_bits 16384
#define DT_N_S_soc_S_serial_40013800_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_serial_40013800_P_clocks_IDX_0_FOREACH_CELL(fn) fn(DT_N_S_soc_S_serial_40013800, clocks, 0, bus) \
	fn(DT_N_S_soc_S_serial_40013800, clocks, 0, bits)
#define DT_N_S_soc_S_serial_40013800_P_clocks_IDX_0_FOREACH_CELL_SEP(fn, sep) fn(DT_N_S_soc_S_serial_40013800, clocks, 0, bus) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_serial_40013800, clocks, 0, bits)
#define DT_N_S_soc_S_serial_40013800_P_clocks_IDX_0_NUM_CELLS 2
#define DT_N_S_soc_S_serial_40013800_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_40013800, clocks, 0)
#define DT_N_S_soc_S_serial_40013800_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_serial_40013800, clocks, 0)
#define DT_N_S_soc_S_serial_40013800_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_serial_40013800, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40013800_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_serial_40013800, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40013800_P_clocks_LEN 1
#define DT_N_S_soc_S_serial_40013800_P_clocks_EXISTS 1
#define DT_N_S_soc_S_serial_40013800_P_resets_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40013800_P_resets_IDX_0_PH DT_N_S_soc_S_rcc_46020c00_S_reset_controller
#define DT_N_S_soc_S_serial_40013800_P_resets_IDX_0_VAL_id 3982
#define DT_N_S_soc_S_serial_40013800_P_resets_IDX_0_VAL_id_EXISTS 1
#define DT_N_S_soc_S_serial_40013800_P_resets_IDX_0_FOREACH_CELL(fn) fn(DT_N_S_soc_S_serial_40013800, resets, 0, id)
#define DT_N_S_soc_S_serial_40013800_P_resets_IDX_0_FOREACH_CELL_SEP(fn, sep) fn(DT_N_S_soc_S_serial_40013800, resets, 0, id)
#define DT_N_S_soc_S_serial_40013800_P_resets_IDX_0_NUM_CELLS 1
#define DT_N_S_soc_S_serial_40013800_P_resets_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_40013800, resets, 0)
#define DT_N_S_soc_S_serial_40013800_P_resets_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_serial_40013800, resets, 0)
#define DT_N_S_soc_S_serial_40013800_P_resets_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_serial_40013800, resets, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40013800_P_resets_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_serial_40013800, resets, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40013800_P_resets_LEN 1
#define DT_N_S_soc_S_serial_40013800_P_resets_EXISTS 1
#define DT_N_S_soc_S_serial_40013800_P_interrupts {61 /* 0x3d */, 0 /* 0x0 */}
#define DT_N_S_soc_S_serial_40013800_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40013800_P_interrupts_IDX_0 61
#define DT_N_S_soc_S_serial_40013800_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_serial_40013800_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_serial_40013800_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_serial_40013800_P_current_speed 115200
#define DT_N_S_soc_S_serial_40013800_P_current_speed_EXISTS 1
#define DT_N_S_soc_S_serial_40013800_P_stop_bits "1"
#define DT_N_S_soc_S_serial_40013800_P_stop_bits_STRING_UNQUOTED 1
#define DT_N_S_soc_S_serial_40013800_P_stop_bits_STRING_TOKEN 1
#define DT_N_S_soc_S_serial_40013800_P_stop_bits_STRING_UPPER_TOKEN 1
#define DT_N_S_soc_S_serial_40013800_P_stop_bits_IDX_0 "1"
#define DT_N_S_soc_S_serial_40013800_P_stop_bits_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40013800_P_stop_bits_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_serial_40013800_P_stop_bits_IDX_0_ENUM_VAL_1_EXISTS 1
#define DT_N_S_soc_S_serial_40013800_P_stop_bits_ENUM_VAL_1_EXISTS 1
#define DT_N_S_soc_S_serial_40013800_P_stop_bits_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_40013800, stop_bits, 0)
#define DT_N_S_soc_S_serial_40013800_P_stop_bits_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_serial_40013800, stop_bits, 0)
#define DT_N_S_soc_S_serial_40013800_P_stop_bits_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_serial_40013800, stop_bits, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40013800_P_stop_bits_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_serial_40013800, stop_bits, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40013800_P_stop_bits_LEN 1
#define DT_N_S_soc_S_serial_40013800_P_stop_bits_EXISTS 1
#define DT_N_S_soc_S_serial_40013800_P_data_bits 8
#define DT_N_S_soc_S_serial_40013800_P_data_bits_IDX_0_ENUM_IDX 3
#define DT_N_S_soc_S_serial_40013800_P_data_bits_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40013800_P_data_bits_IDX_0_ENUM_VAL_8_EXISTS 1
#define DT_N_S_soc_S_serial_40013800_P_data_bits_ENUM_VAL_8_EXISTS 1
#define DT_N_S_soc_S_serial_40013800_P_data_bits_EXISTS 1
#define DT_N_S_soc_S_serial_40013800_P_single_wire 0
#define DT_N_S_soc_S_serial_40013800_P_single_wire_EXISTS 1
#define DT_N_S_soc_S_serial_40013800_P_tx_rx_swap 0
#define DT_N_S_soc_S_serial_40013800_P_tx_rx_swap_EXISTS 1
#define DT_N_S_soc_S_serial_40013800_P_pinctrl_0_IDX_0 DT_N_S_soc_S_pin_controller_42020000_S_usart1_tx_pa9
#define DT_N_S_soc_S_serial_40013800_P_pinctrl_0_IDX_0_PH DT_N_S_soc_S_pin_controller_42020000_S_usart1_tx_pa9
#define DT_N_S_soc_S_serial_40013800_P_pinctrl_0_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40013800_P_pinctrl_0_IDX_1 DT_N_S_soc_S_pin_controller_42020000_S_usart1_rx_pa10
#define DT_N_S_soc_S_serial_40013800_P_pinctrl_0_IDX_1_PH DT_N_S_soc_S_pin_controller_42020000_S_usart1_rx_pa10
#define DT_N_S_soc_S_serial_40013800_P_pinctrl_0_IDX_1_EXISTS 1
#define DT_N_S_soc_S_serial_40013800_P_pinctrl_0_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_40013800, pinctrl_0, 0) \
	fn(DT_N_S_soc_S_serial_40013800, pinctrl_0, 1)
#define DT_N_S_soc_S_serial_40013800_P_pinctrl_0_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_serial_40013800, pinctrl_0, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_serial_40013800, pinctrl_0, 1)
#define DT_N_S_soc_S_serial_40013800_P_pinctrl_0_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_serial_40013800, pinctrl_0, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_serial_40013800, pinctrl_0, 1, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40013800_P_pinctrl_0_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_serial_40013800, pinctrl_0, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_serial_40013800, pinctrl_0, 1, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40013800_P_pinctrl_0_LEN 2
#define DT_N_S_soc_S_serial_40013800_P_pinctrl_0_EXISTS 1
#define DT_N_S_soc_S_serial_40013800_P_pinctrl_names {"default"}
#define DT_N_S_soc_S_serial_40013800_P_pinctrl_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40013800_P_pinctrl_names_IDX_0 "default"
#define DT_N_S_soc_S_serial_40013800_P_pinctrl_names_IDX_0_STRING_UNQUOTED default
#define DT_N_S_soc_S_serial_40013800_P_pinctrl_names_IDX_0_STRING_TOKEN default
#define DT_N_S_soc_S_serial_40013800_P_pinctrl_names_IDX_0_STRING_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_serial_40013800_P_pinctrl_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_40013800, pinctrl_names, 0)
#define DT_N_S_soc_S_serial_40013800_P_pinctrl_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_serial_40013800, pinctrl_names, 0)
#define DT_N_S_soc_S_serial_40013800_P_pinctrl_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_serial_40013800, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40013800_P_pinctrl_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_serial_40013800, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40013800_P_pinctrl_names_LEN 1
#define DT_N_S_soc_S_serial_40013800_P_pinctrl_names_EXISTS 1
#define DT_N_S_soc_S_serial_40013800_P_de_enable 0
#define DT_N_S_soc_S_serial_40013800_P_de_enable_EXISTS 1
#define DT_N_S_soc_S_serial_40013800_P_de_assert_time 0
#define DT_N_S_soc_S_serial_40013800_P_de_assert_time_EXISTS 1
#define DT_N_S_soc_S_serial_40013800_P_de_deassert_time 0
#define DT_N_S_soc_S_serial_40013800_P_de_deassert_time_EXISTS 1
#define DT_N_S_soc_S_serial_40013800_P_de_invert 0
#define DT_N_S_soc_S_serial_40013800_P_de_invert_EXISTS 1
#define DT_N_S_soc_S_serial_40013800_P_fifo_enable 0
#define DT_N_S_soc_S_serial_40013800_P_fifo_enable_EXISTS 1
#define DT_N_S_soc_S_serial_40013800_P_hw_flow_control 0
#define DT_N_S_soc_S_serial_40013800_P_hw_flow_control_EXISTS 1
#define DT_N_S_soc_S_serial_40013800_P_parity "none"
#define DT_N_S_soc_S_serial_40013800_P_parity_STRING_UNQUOTED none
#define DT_N_S_soc_S_serial_40013800_P_parity_STRING_TOKEN none
#define DT_N_S_soc_S_serial_40013800_P_parity_STRING_UPPER_TOKEN NONE
#define DT_N_S_soc_S_serial_40013800_P_parity_IDX_0 "none"
#define DT_N_S_soc_S_serial_40013800_P_parity_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40013800_P_parity_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_serial_40013800_P_parity_IDX_0_ENUM_VAL_none_EXISTS 1
#define DT_N_S_soc_S_serial_40013800_P_parity_ENUM_VAL_none_EXISTS 1
#define DT_N_S_soc_S_serial_40013800_P_parity_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_40013800, parity, 0)
#define DT_N_S_soc_S_serial_40013800_P_parity_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_serial_40013800, parity, 0)
#define DT_N_S_soc_S_serial_40013800_P_parity_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_serial_40013800, parity, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40013800_P_parity_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_serial_40013800, parity, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40013800_P_parity_LEN 1
#define DT_N_S_soc_S_serial_40013800_P_parity_EXISTS 1
#define DT_N_S_soc_S_serial_40013800_P_status "okay"
#define DT_N_S_soc_S_serial_40013800_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_serial_40013800_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_serial_40013800_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_serial_40013800_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_serial_40013800_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40013800_P_status_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_serial_40013800_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_serial_40013800_P_status_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_serial_40013800_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_40013800, status, 0)
#define DT_N_S_soc_S_serial_40013800_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_serial_40013800, status, 0)
#define DT_N_S_soc_S_serial_40013800_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_serial_40013800, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40013800_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_serial_40013800, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40013800_P_status_LEN 1
#define DT_N_S_soc_S_serial_40013800_P_status_EXISTS 1
#define DT_N_S_soc_S_serial_40013800_P_compatible {"st,stm32-usart", "st,stm32-uart"}
#define DT_N_S_soc_S_serial_40013800_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40013800_P_compatible_IDX_0 "st,stm32-usart"
#define DT_N_S_soc_S_serial_40013800_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-usart
#define DT_N_S_soc_S_serial_40013800_P_compatible_IDX_0_STRING_TOKEN st_stm32_usart
#define DT_N_S_soc_S_serial_40013800_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_USART
#define DT_N_S_soc_S_serial_40013800_P_compatible_IDX_1_EXISTS 1
#define DT_N_S_soc_S_serial_40013800_P_compatible_IDX_1 "st,stm32-uart"
#define DT_N_S_soc_S_serial_40013800_P_compatible_IDX_1_STRING_UNQUOTED st,stm32-uart
#define DT_N_S_soc_S_serial_40013800_P_compatible_IDX_1_STRING_TOKEN st_stm32_uart
#define DT_N_S_soc_S_serial_40013800_P_compatible_IDX_1_STRING_UPPER_TOKEN ST_STM32_UART
#define DT_N_S_soc_S_serial_40013800_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_40013800, compatible, 0) \
	fn(DT_N_S_soc_S_serial_40013800, compatible, 1)
#define DT_N_S_soc_S_serial_40013800_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_serial_40013800, compatible, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_serial_40013800, compatible, 1)
#define DT_N_S_soc_S_serial_40013800_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_serial_40013800, compatible, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_serial_40013800, compatible, 1, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40013800_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_serial_40013800, compatible, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_serial_40013800, compatible, 1, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40013800_P_compatible_LEN 2
#define DT_N_S_soc_S_serial_40013800_P_compatible_EXISTS 1
#define DT_N_S_soc_S_serial_40013800_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_serial_40013800_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_serial_40013800_P_wakeup_source 0
#define DT_N_S_soc_S_serial_40013800_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_serial_40013800_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_serial_40013800_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_serial_40013800_P_tx_invert 0
#define DT_N_S_soc_S_serial_40013800_P_tx_invert_EXISTS 1
#define DT_N_S_soc_S_serial_40013800_P_rx_invert 0
#define DT_N_S_soc_S_serial_40013800_P_rx_invert_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@42020000/lpuart1_rx_pg8
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_42020000_S_lpuart1_rx_pg8
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_42020000_S_lpuart1_rx_pg8_PATH "/soc/pin-controller@42020000/lpuart1_rx_pg8"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_42020000_S_lpuart1_rx_pg8_FULL_NAME "lpuart1_rx_pg8"
#define DT_N_S_soc_S_pin_controller_42020000_S_lpuart1_rx_pg8_FULL_NAME_UNQUOTED lpuart1_rx_pg8
#define DT_N_S_soc_S_pin_controller_42020000_S_lpuart1_rx_pg8_FULL_NAME_TOKEN lpuart1_rx_pg8
#define DT_N_S_soc_S_pin_controller_42020000_S_lpuart1_rx_pg8_FULL_NAME_UPPER_TOKEN LPUART1_RX_PG8

/* Node parent (/soc/pin-controller@42020000) identifier: */
#define DT_N_S_soc_S_pin_controller_42020000_S_lpuart1_rx_pg8_PARENT DT_N_S_soc_S_pin_controller_42020000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_42020000_S_lpuart1_rx_pg8_CHILD_IDX 39

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_controller_42020000_S_lpuart1_rx_pg8_NODELABEL_NUM 1
#define DT_N_S_soc_S_pin_controller_42020000_S_lpuart1_rx_pg8_FOREACH_NODELABEL(fn) fn(lpuart1_rx_pg8)
#define DT_N_S_soc_S_pin_controller_42020000_S_lpuart1_rx_pg8_FOREACH_NODELABEL_VARGS(fn, ...) fn(lpuart1_rx_pg8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_42020000_S_lpuart1_rx_pg8_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_controller_42020000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_42020000_S_lpuart1_rx_pg8_CHILD_NUM 0
#define DT_N_S_soc_S_pin_controller_42020000_S_lpuart1_rx_pg8_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pin_controller_42020000_S_lpuart1_rx_pg8_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_42020000_S_lpuart1_rx_pg8_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_42020000_S_lpuart1_rx_pg8_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_42020000_S_lpuart1_rx_pg8_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_42020000_S_lpuart1_rx_pg8_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_42020000_S_lpuart1_rx_pg8_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_42020000_S_lpuart1_rx_pg8_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_42020000_S_lpuart1_rx_pg8_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_pin_controller_42020000_S_lpuart1_rx_pg8_HASH VZ9tIxI6iOdR74_IGrBRKPB9hQd6nwYw1mi_nUjw2sY

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_42020000_S_lpuart1_rx_pg8_ORD 124
#define DT_N_S_soc_S_pin_controller_42020000_S_lpuart1_rx_pg8_ORD_STR_SORTABLE 00124

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_42020000_S_lpuart1_rx_pg8_REQUIRES_ORDS \
	10, /* /soc/pin-controller@42020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_42020000_S_lpuart1_rx_pg8_SUPPORTS_ORDS \
	126, /* /soc/serial@46002400 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_42020000_S_lpuart1_rx_pg8_EXISTS 1
#define DT_N_NODELABEL_lpuart1_rx_pg8 DT_N_S_soc_S_pin_controller_42020000_S_lpuart1_rx_pg8

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_42020000_S_lpuart1_rx_pg8_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_42020000_S_lpuart1_rx_pg8_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_42020000_S_lpuart1_rx_pg8_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_42020000_S_lpuart1_rx_pg8_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_42020000_S_lpuart1_rx_pg8_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_controller_42020000_S_lpuart1_rx_pg8_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_42020000_S_lpuart1_rx_pg8_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_42020000_S_lpuart1_rx_pg8_P_pinmux 3336
#define DT_N_S_soc_S_pin_controller_42020000_S_lpuart1_rx_pg8_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_lpuart1_rx_pg8_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_42020000_S_lpuart1_rx_pg8_P_slew_rate_STRING_UNQUOTED low-speed
#define DT_N_S_soc_S_pin_controller_42020000_S_lpuart1_rx_pg8_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_42020000_S_lpuart1_rx_pg8_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_42020000_S_lpuart1_rx_pg8_P_slew_rate_IDX_0 "low-speed"
#define DT_N_S_soc_S_pin_controller_42020000_S_lpuart1_rx_pg8_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_lpuart1_rx_pg8_P_slew_rate_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_42020000_S_lpuart1_rx_pg8_P_slew_rate_IDX_0_ENUM_VAL_low_speed_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_lpuart1_rx_pg8_P_slew_rate_ENUM_VAL_low_speed_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_lpuart1_rx_pg8_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_42020000_S_lpuart1_rx_pg8, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_42020000_S_lpuart1_rx_pg8_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_42020000_S_lpuart1_rx_pg8, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_42020000_S_lpuart1_rx_pg8_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_42020000_S_lpuart1_rx_pg8, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_42020000_S_lpuart1_rx_pg8_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_42020000_S_lpuart1_rx_pg8, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_42020000_S_lpuart1_rx_pg8_P_slew_rate_LEN 1
#define DT_N_S_soc_S_pin_controller_42020000_S_lpuart1_rx_pg8_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_lpuart1_rx_pg8_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_42020000_S_lpuart1_rx_pg8_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_lpuart1_rx_pg8_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_42020000_S_lpuart1_rx_pg8_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_lpuart1_rx_pg8_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_42020000_S_lpuart1_rx_pg8_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_lpuart1_rx_pg8_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_42020000_S_lpuart1_rx_pg8_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_lpuart1_rx_pg8_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_42020000_S_lpuart1_rx_pg8_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_lpuart1_rx_pg8_P_output_low 0
#define DT_N_S_soc_S_pin_controller_42020000_S_lpuart1_rx_pg8_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_lpuart1_rx_pg8_P_output_high 0
#define DT_N_S_soc_S_pin_controller_42020000_S_lpuart1_rx_pg8_P_output_high_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@42020000/lpuart1_tx_pg7
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_42020000_S_lpuart1_tx_pg7
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_42020000_S_lpuart1_tx_pg7_PATH "/soc/pin-controller@42020000/lpuart1_tx_pg7"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_42020000_S_lpuart1_tx_pg7_FULL_NAME "lpuart1_tx_pg7"
#define DT_N_S_soc_S_pin_controller_42020000_S_lpuart1_tx_pg7_FULL_NAME_UNQUOTED lpuart1_tx_pg7
#define DT_N_S_soc_S_pin_controller_42020000_S_lpuart1_tx_pg7_FULL_NAME_TOKEN lpuart1_tx_pg7
#define DT_N_S_soc_S_pin_controller_42020000_S_lpuart1_tx_pg7_FULL_NAME_UPPER_TOKEN LPUART1_TX_PG7

/* Node parent (/soc/pin-controller@42020000) identifier: */
#define DT_N_S_soc_S_pin_controller_42020000_S_lpuart1_tx_pg7_PARENT DT_N_S_soc_S_pin_controller_42020000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_42020000_S_lpuart1_tx_pg7_CHILD_IDX 42

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_controller_42020000_S_lpuart1_tx_pg7_NODELABEL_NUM 1
#define DT_N_S_soc_S_pin_controller_42020000_S_lpuart1_tx_pg7_FOREACH_NODELABEL(fn) fn(lpuart1_tx_pg7)
#define DT_N_S_soc_S_pin_controller_42020000_S_lpuart1_tx_pg7_FOREACH_NODELABEL_VARGS(fn, ...) fn(lpuart1_tx_pg7, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_42020000_S_lpuart1_tx_pg7_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_controller_42020000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_42020000_S_lpuart1_tx_pg7_CHILD_NUM 0
#define DT_N_S_soc_S_pin_controller_42020000_S_lpuart1_tx_pg7_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pin_controller_42020000_S_lpuart1_tx_pg7_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_42020000_S_lpuart1_tx_pg7_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_42020000_S_lpuart1_tx_pg7_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_42020000_S_lpuart1_tx_pg7_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_42020000_S_lpuart1_tx_pg7_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_42020000_S_lpuart1_tx_pg7_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_42020000_S_lpuart1_tx_pg7_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_42020000_S_lpuart1_tx_pg7_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_pin_controller_42020000_S_lpuart1_tx_pg7_HASH Pr9mDojnNVtAl44D9h9njo1k95R8cuO20VQ3tjQOOT8

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_42020000_S_lpuart1_tx_pg7_ORD 125
#define DT_N_S_soc_S_pin_controller_42020000_S_lpuart1_tx_pg7_ORD_STR_SORTABLE 00125

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_42020000_S_lpuart1_tx_pg7_REQUIRES_ORDS \
	10, /* /soc/pin-controller@42020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_42020000_S_lpuart1_tx_pg7_SUPPORTS_ORDS \
	126, /* /soc/serial@46002400 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_42020000_S_lpuart1_tx_pg7_EXISTS 1
#define DT_N_NODELABEL_lpuart1_tx_pg7 DT_N_S_soc_S_pin_controller_42020000_S_lpuart1_tx_pg7

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_42020000_S_lpuart1_tx_pg7_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_42020000_S_lpuart1_tx_pg7_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_42020000_S_lpuart1_tx_pg7_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_42020000_S_lpuart1_tx_pg7_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_42020000_S_lpuart1_tx_pg7_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_controller_42020000_S_lpuart1_tx_pg7_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_42020000_S_lpuart1_tx_pg7_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_42020000_S_lpuart1_tx_pg7_P_pinmux 3304
#define DT_N_S_soc_S_pin_controller_42020000_S_lpuart1_tx_pg7_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_lpuart1_tx_pg7_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_42020000_S_lpuart1_tx_pg7_P_slew_rate_STRING_UNQUOTED low-speed
#define DT_N_S_soc_S_pin_controller_42020000_S_lpuart1_tx_pg7_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_42020000_S_lpuart1_tx_pg7_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_42020000_S_lpuart1_tx_pg7_P_slew_rate_IDX_0 "low-speed"
#define DT_N_S_soc_S_pin_controller_42020000_S_lpuart1_tx_pg7_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_lpuart1_tx_pg7_P_slew_rate_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_42020000_S_lpuart1_tx_pg7_P_slew_rate_IDX_0_ENUM_VAL_low_speed_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_lpuart1_tx_pg7_P_slew_rate_ENUM_VAL_low_speed_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_lpuart1_tx_pg7_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_42020000_S_lpuart1_tx_pg7, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_42020000_S_lpuart1_tx_pg7_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_42020000_S_lpuart1_tx_pg7, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_42020000_S_lpuart1_tx_pg7_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_42020000_S_lpuart1_tx_pg7, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_42020000_S_lpuart1_tx_pg7_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_42020000_S_lpuart1_tx_pg7, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_42020000_S_lpuart1_tx_pg7_P_slew_rate_LEN 1
#define DT_N_S_soc_S_pin_controller_42020000_S_lpuart1_tx_pg7_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_lpuart1_tx_pg7_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_42020000_S_lpuart1_tx_pg7_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_lpuart1_tx_pg7_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_42020000_S_lpuart1_tx_pg7_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_lpuart1_tx_pg7_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_42020000_S_lpuart1_tx_pg7_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_lpuart1_tx_pg7_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_42020000_S_lpuart1_tx_pg7_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_lpuart1_tx_pg7_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_42020000_S_lpuart1_tx_pg7_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_lpuart1_tx_pg7_P_output_low 0
#define DT_N_S_soc_S_pin_controller_42020000_S_lpuart1_tx_pg7_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_lpuart1_tx_pg7_P_output_high 0
#define DT_N_S_soc_S_pin_controller_42020000_S_lpuart1_tx_pg7_P_output_high_EXISTS 1

/*
 * Devicetree node: /soc/serial@46002400
 *
 * Node identifier: DT_N_S_soc_S_serial_46002400
 *
 * Binding (compatible = st,stm32-lpuart):
 *   $ZEPHYR_BASE\dts\bindings\serial\st,stm32-lpuart.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_serial_46002400_PATH "/soc/serial@46002400"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_serial_46002400_FULL_NAME "serial@46002400"
#define DT_N_S_soc_S_serial_46002400_FULL_NAME_UNQUOTED serial@46002400
#define DT_N_S_soc_S_serial_46002400_FULL_NAME_TOKEN serial_46002400
#define DT_N_S_soc_S_serial_46002400_FULL_NAME_UPPER_TOKEN SERIAL_46002400

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_serial_46002400_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_serial_46002400_CHILD_IDX 13

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_serial_46002400_NODELABEL_NUM 2
#define DT_N_S_soc_S_serial_46002400_FOREACH_NODELABEL(fn) fn(lpuart1) fn(arduino_serial)
#define DT_N_S_soc_S_serial_46002400_FOREACH_NODELABEL_VARGS(fn, ...) fn(lpuart1, __VA_ARGS__) fn(arduino_serial, __VA_ARGS__)
#define DT_N_S_soc_S_serial_46002400_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_serial_46002400_CHILD_NUM 0
#define DT_N_S_soc_S_serial_46002400_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_serial_46002400_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_serial_46002400_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_serial_46002400_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_serial_46002400_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_serial_46002400_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_serial_46002400_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_serial_46002400_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_serial_46002400_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_serial_46002400_HASH O_Prnd7f4Wnv_S_4xPCNBqwJpMG_UNbyfF5VoBiQCes

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_serial_46002400_ORD 126
#define DT_N_S_soc_S_serial_46002400_ORD_STR_SORTABLE 00126

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_serial_46002400_REQUIRES_ORDS \
	4, /* /soc */ \
	5, /* /soc/interrupt-controller@e000e100 */ \
	9, /* /soc/rcc@46020c00 */ \
	75, /* /soc/rcc@46020c00/reset-controller */ \
	124, /* /soc/pin-controller@42020000/lpuart1_rx_pg8 */ \
	125, /* /soc/pin-controller@42020000/lpuart1_tx_pg7 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_serial_46002400_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_serial_46002400_EXISTS 1
#define DT_N_INST_0_st_stm32_lpuart   DT_N_S_soc_S_serial_46002400
#define DT_N_INST_1_st_stm32_uart     DT_N_S_soc_S_serial_46002400
#define DT_N_NODELABEL_lpuart1        DT_N_S_soc_S_serial_46002400
#define DT_N_NODELABEL_arduino_serial DT_N_S_soc_S_serial_46002400

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_serial_46002400_REG_NUM 1
#define DT_N_S_soc_S_serial_46002400_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_46002400_REG_IDX_0_VAL_ADDRESS 1174414336 /* 0x46002400 */
#define DT_N_S_soc_S_serial_46002400_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_serial_46002400_RANGES_NUM 0
#define DT_N_S_soc_S_serial_46002400_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_serial_46002400_IRQ_NUM 1
#define DT_N_S_soc_S_serial_46002400_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_46002400_IRQ_IDX_0_VAL_irq 66
#define DT_N_S_soc_S_serial_46002400_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_serial_46002400_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_46002400_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_serial_46002400_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_serial_46002400_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_serial_46002400_IRQ_LEVEL 1
#define DT_N_S_soc_S_serial_46002400_COMPAT_MATCHES_st_stm32_lpuart 1
#define DT_N_S_soc_S_serial_46002400_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_46002400_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_serial_46002400_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_46002400_COMPAT_MODEL_IDX_0 "stm32-lpuart"
#define DT_N_S_soc_S_serial_46002400_COMPAT_MATCHES_st_stm32_uart 1
#define DT_N_S_soc_S_serial_46002400_COMPAT_VENDOR_IDX_1_EXISTS 1
#define DT_N_S_soc_S_serial_46002400_COMPAT_VENDOR_IDX_1 "STMicroelectronics"
#define DT_N_S_soc_S_serial_46002400_COMPAT_MODEL_IDX_1_EXISTS 1
#define DT_N_S_soc_S_serial_46002400_COMPAT_MODEL_IDX_1 "stm32-uart"
#define DT_N_S_soc_S_serial_46002400_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_serial_46002400_PINCTRL_NUM 1
#define DT_N_S_soc_S_serial_46002400_PINCTRL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_46002400_PINCTRL_IDX_0_TOKEN default
#define DT_N_S_soc_S_serial_46002400_PINCTRL_IDX_0_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_serial_46002400_PINCTRL_NAME_default_EXISTS 1
#define DT_N_S_soc_S_serial_46002400_PINCTRL_NAME_default_IDX 0
#define DT_N_S_soc_S_serial_46002400_PINCTRL_NAME_default_IDX_0_PH DT_N_S_soc_S_pin_controller_42020000_S_lpuart1_tx_pg7
#define DT_N_S_soc_S_serial_46002400_PINCTRL_NAME_default_IDX_1_PH DT_N_S_soc_S_pin_controller_42020000_S_lpuart1_rx_pg8

/* Generic property macros: */
#define DT_N_S_soc_S_serial_46002400_P_reg {1174414336 /* 0x46002400 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_serial_46002400_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_46002400_P_reg_IDX_0 1174414336
#define DT_N_S_soc_S_serial_46002400_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_serial_46002400_P_reg_IDX_1 1024
#define DT_N_S_soc_S_serial_46002400_P_reg_EXISTS 1
#define DT_N_S_soc_S_serial_46002400_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_46002400_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_46020c00
#define DT_N_S_soc_S_serial_46002400_P_clocks_IDX_0_VAL_bus 168
#define DT_N_S_soc_S_serial_46002400_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_serial_46002400_P_clocks_IDX_0_VAL_bits 64
#define DT_N_S_soc_S_serial_46002400_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_serial_46002400_P_clocks_IDX_0_FOREACH_CELL(fn) fn(DT_N_S_soc_S_serial_46002400, clocks, 0, bus) \
	fn(DT_N_S_soc_S_serial_46002400, clocks, 0, bits)
#define DT_N_S_soc_S_serial_46002400_P_clocks_IDX_0_FOREACH_CELL_SEP(fn, sep) fn(DT_N_S_soc_S_serial_46002400, clocks, 0, bus) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_serial_46002400, clocks, 0, bits)
#define DT_N_S_soc_S_serial_46002400_P_clocks_IDX_0_NUM_CELLS 2
#define DT_N_S_soc_S_serial_46002400_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_46002400, clocks, 0)
#define DT_N_S_soc_S_serial_46002400_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_serial_46002400, clocks, 0)
#define DT_N_S_soc_S_serial_46002400_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_serial_46002400, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_46002400_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_serial_46002400, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_46002400_P_clocks_LEN 1
#define DT_N_S_soc_S_serial_46002400_P_clocks_EXISTS 1
#define DT_N_S_soc_S_serial_46002400_P_resets_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_46002400_P_resets_IDX_0_PH DT_N_S_soc_S_rcc_46020c00_S_reset_controller
#define DT_N_S_soc_S_serial_46002400_P_resets_IDX_0_VAL_id 4102
#define DT_N_S_soc_S_serial_46002400_P_resets_IDX_0_VAL_id_EXISTS 1
#define DT_N_S_soc_S_serial_46002400_P_resets_IDX_0_FOREACH_CELL(fn) fn(DT_N_S_soc_S_serial_46002400, resets, 0, id)
#define DT_N_S_soc_S_serial_46002400_P_resets_IDX_0_FOREACH_CELL_SEP(fn, sep) fn(DT_N_S_soc_S_serial_46002400, resets, 0, id)
#define DT_N_S_soc_S_serial_46002400_P_resets_IDX_0_NUM_CELLS 1
#define DT_N_S_soc_S_serial_46002400_P_resets_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_46002400, resets, 0)
#define DT_N_S_soc_S_serial_46002400_P_resets_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_serial_46002400, resets, 0)
#define DT_N_S_soc_S_serial_46002400_P_resets_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_serial_46002400, resets, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_46002400_P_resets_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_serial_46002400, resets, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_46002400_P_resets_LEN 1
#define DT_N_S_soc_S_serial_46002400_P_resets_EXISTS 1
#define DT_N_S_soc_S_serial_46002400_P_interrupts {66 /* 0x42 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_serial_46002400_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_46002400_P_interrupts_IDX_0 66
#define DT_N_S_soc_S_serial_46002400_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_serial_46002400_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_serial_46002400_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_serial_46002400_P_current_speed 115200
#define DT_N_S_soc_S_serial_46002400_P_current_speed_EXISTS 1
#define DT_N_S_soc_S_serial_46002400_P_stop_bits "1"
#define DT_N_S_soc_S_serial_46002400_P_stop_bits_STRING_UNQUOTED 1
#define DT_N_S_soc_S_serial_46002400_P_stop_bits_STRING_TOKEN 1
#define DT_N_S_soc_S_serial_46002400_P_stop_bits_STRING_UPPER_TOKEN 1
#define DT_N_S_soc_S_serial_46002400_P_stop_bits_IDX_0 "1"
#define DT_N_S_soc_S_serial_46002400_P_stop_bits_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_46002400_P_stop_bits_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_serial_46002400_P_stop_bits_IDX_0_ENUM_VAL_1_EXISTS 1
#define DT_N_S_soc_S_serial_46002400_P_stop_bits_ENUM_VAL_1_EXISTS 1
#define DT_N_S_soc_S_serial_46002400_P_stop_bits_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_46002400, stop_bits, 0)
#define DT_N_S_soc_S_serial_46002400_P_stop_bits_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_serial_46002400, stop_bits, 0)
#define DT_N_S_soc_S_serial_46002400_P_stop_bits_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_serial_46002400, stop_bits, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_46002400_P_stop_bits_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_serial_46002400, stop_bits, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_46002400_P_stop_bits_LEN 1
#define DT_N_S_soc_S_serial_46002400_P_stop_bits_EXISTS 1
#define DT_N_S_soc_S_serial_46002400_P_data_bits 8
#define DT_N_S_soc_S_serial_46002400_P_data_bits_IDX_0_ENUM_IDX 3
#define DT_N_S_soc_S_serial_46002400_P_data_bits_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_46002400_P_data_bits_IDX_0_ENUM_VAL_8_EXISTS 1
#define DT_N_S_soc_S_serial_46002400_P_data_bits_ENUM_VAL_8_EXISTS 1
#define DT_N_S_soc_S_serial_46002400_P_data_bits_EXISTS 1
#define DT_N_S_soc_S_serial_46002400_P_single_wire 0
#define DT_N_S_soc_S_serial_46002400_P_single_wire_EXISTS 1
#define DT_N_S_soc_S_serial_46002400_P_tx_rx_swap 0
#define DT_N_S_soc_S_serial_46002400_P_tx_rx_swap_EXISTS 1
#define DT_N_S_soc_S_serial_46002400_P_pinctrl_0_IDX_0 DT_N_S_soc_S_pin_controller_42020000_S_lpuart1_tx_pg7
#define DT_N_S_soc_S_serial_46002400_P_pinctrl_0_IDX_0_PH DT_N_S_soc_S_pin_controller_42020000_S_lpuart1_tx_pg7
#define DT_N_S_soc_S_serial_46002400_P_pinctrl_0_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_46002400_P_pinctrl_0_IDX_1 DT_N_S_soc_S_pin_controller_42020000_S_lpuart1_rx_pg8
#define DT_N_S_soc_S_serial_46002400_P_pinctrl_0_IDX_1_PH DT_N_S_soc_S_pin_controller_42020000_S_lpuart1_rx_pg8
#define DT_N_S_soc_S_serial_46002400_P_pinctrl_0_IDX_1_EXISTS 1
#define DT_N_S_soc_S_serial_46002400_P_pinctrl_0_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_46002400, pinctrl_0, 0) \
	fn(DT_N_S_soc_S_serial_46002400, pinctrl_0, 1)
#define DT_N_S_soc_S_serial_46002400_P_pinctrl_0_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_serial_46002400, pinctrl_0, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_serial_46002400, pinctrl_0, 1)
#define DT_N_S_soc_S_serial_46002400_P_pinctrl_0_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_serial_46002400, pinctrl_0, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_serial_46002400, pinctrl_0, 1, __VA_ARGS__)
#define DT_N_S_soc_S_serial_46002400_P_pinctrl_0_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_serial_46002400, pinctrl_0, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_serial_46002400, pinctrl_0, 1, __VA_ARGS__)
#define DT_N_S_soc_S_serial_46002400_P_pinctrl_0_LEN 2
#define DT_N_S_soc_S_serial_46002400_P_pinctrl_0_EXISTS 1
#define DT_N_S_soc_S_serial_46002400_P_pinctrl_names {"default"}
#define DT_N_S_soc_S_serial_46002400_P_pinctrl_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_46002400_P_pinctrl_names_IDX_0 "default"
#define DT_N_S_soc_S_serial_46002400_P_pinctrl_names_IDX_0_STRING_UNQUOTED default
#define DT_N_S_soc_S_serial_46002400_P_pinctrl_names_IDX_0_STRING_TOKEN default
#define DT_N_S_soc_S_serial_46002400_P_pinctrl_names_IDX_0_STRING_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_serial_46002400_P_pinctrl_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_46002400, pinctrl_names, 0)
#define DT_N_S_soc_S_serial_46002400_P_pinctrl_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_serial_46002400, pinctrl_names, 0)
#define DT_N_S_soc_S_serial_46002400_P_pinctrl_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_serial_46002400, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_46002400_P_pinctrl_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_serial_46002400, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_46002400_P_pinctrl_names_LEN 1
#define DT_N_S_soc_S_serial_46002400_P_pinctrl_names_EXISTS 1
#define DT_N_S_soc_S_serial_46002400_P_de_enable 0
#define DT_N_S_soc_S_serial_46002400_P_de_enable_EXISTS 1
#define DT_N_S_soc_S_serial_46002400_P_de_assert_time 0
#define DT_N_S_soc_S_serial_46002400_P_de_assert_time_EXISTS 1
#define DT_N_S_soc_S_serial_46002400_P_de_deassert_time 0
#define DT_N_S_soc_S_serial_46002400_P_de_deassert_time_EXISTS 1
#define DT_N_S_soc_S_serial_46002400_P_de_invert 0
#define DT_N_S_soc_S_serial_46002400_P_de_invert_EXISTS 1
#define DT_N_S_soc_S_serial_46002400_P_fifo_enable 0
#define DT_N_S_soc_S_serial_46002400_P_fifo_enable_EXISTS 1
#define DT_N_S_soc_S_serial_46002400_P_hw_flow_control 0
#define DT_N_S_soc_S_serial_46002400_P_hw_flow_control_EXISTS 1
#define DT_N_S_soc_S_serial_46002400_P_parity "none"
#define DT_N_S_soc_S_serial_46002400_P_parity_STRING_UNQUOTED none
#define DT_N_S_soc_S_serial_46002400_P_parity_STRING_TOKEN none
#define DT_N_S_soc_S_serial_46002400_P_parity_STRING_UPPER_TOKEN NONE
#define DT_N_S_soc_S_serial_46002400_P_parity_IDX_0 "none"
#define DT_N_S_soc_S_serial_46002400_P_parity_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_46002400_P_parity_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_serial_46002400_P_parity_IDX_0_ENUM_VAL_none_EXISTS 1
#define DT_N_S_soc_S_serial_46002400_P_parity_ENUM_VAL_none_EXISTS 1
#define DT_N_S_soc_S_serial_46002400_P_parity_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_46002400, parity, 0)
#define DT_N_S_soc_S_serial_46002400_P_parity_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_serial_46002400, parity, 0)
#define DT_N_S_soc_S_serial_46002400_P_parity_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_serial_46002400, parity, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_46002400_P_parity_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_serial_46002400, parity, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_46002400_P_parity_LEN 1
#define DT_N_S_soc_S_serial_46002400_P_parity_EXISTS 1
#define DT_N_S_soc_S_serial_46002400_P_status "okay"
#define DT_N_S_soc_S_serial_46002400_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_serial_46002400_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_serial_46002400_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_serial_46002400_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_serial_46002400_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_46002400_P_status_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_serial_46002400_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_serial_46002400_P_status_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_serial_46002400_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_46002400, status, 0)
#define DT_N_S_soc_S_serial_46002400_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_serial_46002400, status, 0)
#define DT_N_S_soc_S_serial_46002400_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_serial_46002400, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_46002400_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_serial_46002400, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_46002400_P_status_LEN 1
#define DT_N_S_soc_S_serial_46002400_P_status_EXISTS 1
#define DT_N_S_soc_S_serial_46002400_P_compatible {"st,stm32-lpuart", "st,stm32-uart"}
#define DT_N_S_soc_S_serial_46002400_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_46002400_P_compatible_IDX_0 "st,stm32-lpuart"
#define DT_N_S_soc_S_serial_46002400_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-lpuart
#define DT_N_S_soc_S_serial_46002400_P_compatible_IDX_0_STRING_TOKEN st_stm32_lpuart
#define DT_N_S_soc_S_serial_46002400_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_LPUART
#define DT_N_S_soc_S_serial_46002400_P_compatible_IDX_1_EXISTS 1
#define DT_N_S_soc_S_serial_46002400_P_compatible_IDX_1 "st,stm32-uart"
#define DT_N_S_soc_S_serial_46002400_P_compatible_IDX_1_STRING_UNQUOTED st,stm32-uart
#define DT_N_S_soc_S_serial_46002400_P_compatible_IDX_1_STRING_TOKEN st_stm32_uart
#define DT_N_S_soc_S_serial_46002400_P_compatible_IDX_1_STRING_UPPER_TOKEN ST_STM32_UART
#define DT_N_S_soc_S_serial_46002400_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_46002400, compatible, 0) \
	fn(DT_N_S_soc_S_serial_46002400, compatible, 1)
#define DT_N_S_soc_S_serial_46002400_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_serial_46002400, compatible, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_serial_46002400, compatible, 1)
#define DT_N_S_soc_S_serial_46002400_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_serial_46002400, compatible, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_serial_46002400, compatible, 1, __VA_ARGS__)
#define DT_N_S_soc_S_serial_46002400_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_serial_46002400, compatible, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_serial_46002400, compatible, 1, __VA_ARGS__)
#define DT_N_S_soc_S_serial_46002400_P_compatible_LEN 2
#define DT_N_S_soc_S_serial_46002400_P_compatible_EXISTS 1
#define DT_N_S_soc_S_serial_46002400_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_serial_46002400_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_serial_46002400_P_wakeup_source 0
#define DT_N_S_soc_S_serial_46002400_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_serial_46002400_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_serial_46002400_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_serial_46002400_P_tx_invert 0
#define DT_N_S_soc_S_serial_46002400_P_tx_invert_EXISTS 1
#define DT_N_S_soc_S_serial_46002400_P_rx_invert 0
#define DT_N_S_soc_S_serial_46002400_P_rx_invert_EXISTS 1

/*
 * Devicetree node: /soc/spi@40003800
 *
 * Node identifier: DT_N_S_soc_S_spi_40003800
 *
 * Binding (compatible = st,stm32h7-spi):
 *   $ZEPHYR_BASE\dts\bindings\spi\st,stm32h7-spi.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_spi_40003800_PATH "/soc/spi@40003800"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_spi_40003800_FULL_NAME "spi@40003800"
#define DT_N_S_soc_S_spi_40003800_FULL_NAME_UNQUOTED spi@40003800
#define DT_N_S_soc_S_spi_40003800_FULL_NAME_TOKEN spi_40003800
#define DT_N_S_soc_S_spi_40003800_FULL_NAME_UPPER_TOKEN SPI_40003800

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_spi_40003800_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_spi_40003800_CHILD_IDX 15

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_spi_40003800_NODELABEL_NUM 1
#define DT_N_S_soc_S_spi_40003800_FOREACH_NODELABEL(fn) fn(spi2)
#define DT_N_S_soc_S_spi_40003800_FOREACH_NODELABEL_VARGS(fn, ...) fn(spi2, __VA_ARGS__)
#define DT_N_S_soc_S_spi_40003800_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_spi_40003800_CHILD_NUM 0
#define DT_N_S_soc_S_spi_40003800_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_spi_40003800_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_spi_40003800_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_spi_40003800_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_spi_40003800_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_spi_40003800_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_spi_40003800_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_spi_40003800_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_spi_40003800_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_spi_40003800_HASH XKwnj_54XNd9o8CRTIG33G9j_T58zD9aWx_JOqtlec4

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_spi_40003800_ORD 127
#define DT_N_S_soc_S_spi_40003800_ORD_STR_SORTABLE 00127

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_spi_40003800_REQUIRES_ORDS \
	4, /* /soc */ \
	5, /* /soc/interrupt-controller@e000e100 */ \
	9, /* /soc/rcc@46020c00 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_spi_40003800_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_spi_40003800_EXISTS 1
#define DT_N_INST_1_st_stm32h7_spi    DT_N_S_soc_S_spi_40003800
#define DT_N_INST_1_st_stm32_spi_fifo DT_N_S_soc_S_spi_40003800
#define DT_N_INST_1_st_stm32_spi      DT_N_S_soc_S_spi_40003800
#define DT_N_NODELABEL_spi2           DT_N_S_soc_S_spi_40003800

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_spi_40003800_REG_NUM 1
#define DT_N_S_soc_S_spi_40003800_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40003800_REG_IDX_0_VAL_ADDRESS 1073756160 /* 0x40003800 */
#define DT_N_S_soc_S_spi_40003800_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_spi_40003800_RANGES_NUM 0
#define DT_N_S_soc_S_spi_40003800_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_spi_40003800_IRQ_NUM 1
#define DT_N_S_soc_S_spi_40003800_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40003800_IRQ_IDX_0_VAL_irq 60
#define DT_N_S_soc_S_spi_40003800_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_spi_40003800_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40003800_IRQ_IDX_0_VAL_priority 5
#define DT_N_S_soc_S_spi_40003800_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_spi_40003800_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_spi_40003800_IRQ_LEVEL 1
#define DT_N_S_soc_S_spi_40003800_COMPAT_MATCHES_st_stm32h7_spi 1
#define DT_N_S_soc_S_spi_40003800_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40003800_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_spi_40003800_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40003800_COMPAT_MODEL_IDX_0 "stm32h7-spi"
#define DT_N_S_soc_S_spi_40003800_COMPAT_MATCHES_st_stm32_spi_fifo 1
#define DT_N_S_soc_S_spi_40003800_COMPAT_VENDOR_IDX_1_EXISTS 1
#define DT_N_S_soc_S_spi_40003800_COMPAT_VENDOR_IDX_1 "STMicroelectronics"
#define DT_N_S_soc_S_spi_40003800_COMPAT_MODEL_IDX_1_EXISTS 1
#define DT_N_S_soc_S_spi_40003800_COMPAT_MODEL_IDX_1 "stm32-spi-fifo"
#define DT_N_S_soc_S_spi_40003800_COMPAT_MATCHES_st_stm32_spi 1
#define DT_N_S_soc_S_spi_40003800_COMPAT_VENDOR_IDX_2_EXISTS 1
#define DT_N_S_soc_S_spi_40003800_COMPAT_VENDOR_IDX_2 "STMicroelectronics"
#define DT_N_S_soc_S_spi_40003800_COMPAT_MODEL_IDX_2_EXISTS 1
#define DT_N_S_soc_S_spi_40003800_COMPAT_MODEL_IDX_2 "stm32-spi"
#define DT_N_S_soc_S_spi_40003800_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_spi_40003800_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_spi_40003800_P_midi_clock 0
#define DT_N_S_soc_S_spi_40003800_P_midi_clock_EXISTS 1
#define DT_N_S_soc_S_spi_40003800_P_mssi_clock 0
#define DT_N_S_soc_S_spi_40003800_P_mssi_clock_EXISTS 1
#define DT_N_S_soc_S_spi_40003800_P_fifo_enable 0
#define DT_N_S_soc_S_spi_40003800_P_fifo_enable_EXISTS 1
#define DT_N_S_soc_S_spi_40003800_P_reg {1073756160 /* 0x40003800 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_spi_40003800_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40003800_P_reg_IDX_0 1073756160
#define DT_N_S_soc_S_spi_40003800_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_spi_40003800_P_reg_IDX_1 1024
#define DT_N_S_soc_S_spi_40003800_P_reg_EXISTS 1
#define DT_N_S_soc_S_spi_40003800_P_interrupts {60 /* 0x3c */, 5 /* 0x5 */}
#define DT_N_S_soc_S_spi_40003800_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40003800_P_interrupts_IDX_0 60
#define DT_N_S_soc_S_spi_40003800_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_spi_40003800_P_interrupts_IDX_1 5
#define DT_N_S_soc_S_spi_40003800_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_spi_40003800_P_ioswp 0
#define DT_N_S_soc_S_spi_40003800_P_ioswp_EXISTS 1
#define DT_N_S_soc_S_spi_40003800_P_st_spi_data_width "full-4-to-32-bit"
#define DT_N_S_soc_S_spi_40003800_P_st_spi_data_width_STRING_UNQUOTED full-4-to-32-bit
#define DT_N_S_soc_S_spi_40003800_P_st_spi_data_width_STRING_TOKEN full_4_to_32_bit
#define DT_N_S_soc_S_spi_40003800_P_st_spi_data_width_STRING_UPPER_TOKEN FULL_4_TO_32_BIT
#define DT_N_S_soc_S_spi_40003800_P_st_spi_data_width_IDX_0 "full-4-to-32-bit"
#define DT_N_S_soc_S_spi_40003800_P_st_spi_data_width_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40003800_P_st_spi_data_width_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_spi_40003800_P_st_spi_data_width_IDX_0_ENUM_VAL_full_4_to_32_bit_EXISTS 1
#define DT_N_S_soc_S_spi_40003800_P_st_spi_data_width_ENUM_VAL_full_4_to_32_bit_EXISTS 1
#define DT_N_S_soc_S_spi_40003800_P_st_spi_data_width_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_spi_40003800, st_spi_data_width, 0)
#define DT_N_S_soc_S_spi_40003800_P_st_spi_data_width_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_spi_40003800, st_spi_data_width, 0)
#define DT_N_S_soc_S_spi_40003800_P_st_spi_data_width_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_40003800, st_spi_data_width, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_40003800_P_st_spi_data_width_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_spi_40003800, st_spi_data_width, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_40003800_P_st_spi_data_width_LEN 1
#define DT_N_S_soc_S_spi_40003800_P_st_spi_data_width_EXISTS 1
#define DT_N_S_soc_S_spi_40003800_P_status "disabled"
#define DT_N_S_soc_S_spi_40003800_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_spi_40003800_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_spi_40003800_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_spi_40003800_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_spi_40003800_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40003800_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_spi_40003800_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_spi_40003800_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_spi_40003800_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_spi_40003800, status, 0)
#define DT_N_S_soc_S_spi_40003800_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_spi_40003800, status, 0)
#define DT_N_S_soc_S_spi_40003800_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_40003800, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_40003800_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_spi_40003800, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_40003800_P_status_LEN 1
#define DT_N_S_soc_S_spi_40003800_P_status_EXISTS 1
#define DT_N_S_soc_S_spi_40003800_P_compatible {"st,stm32h7-spi", "st,stm32-spi-fifo", "st,stm32-spi"}
#define DT_N_S_soc_S_spi_40003800_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40003800_P_compatible_IDX_0 "st,stm32h7-spi"
#define DT_N_S_soc_S_spi_40003800_P_compatible_IDX_0_STRING_UNQUOTED st,stm32h7-spi
#define DT_N_S_soc_S_spi_40003800_P_compatible_IDX_0_STRING_TOKEN st_stm32h7_spi
#define DT_N_S_soc_S_spi_40003800_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32H7_SPI
#define DT_N_S_soc_S_spi_40003800_P_compatible_IDX_1_EXISTS 1
#define DT_N_S_soc_S_spi_40003800_P_compatible_IDX_1 "st,stm32-spi-fifo"
#define DT_N_S_soc_S_spi_40003800_P_compatible_IDX_1_STRING_UNQUOTED st,stm32-spi-fifo
#define DT_N_S_soc_S_spi_40003800_P_compatible_IDX_1_STRING_TOKEN st_stm32_spi_fifo
#define DT_N_S_soc_S_spi_40003800_P_compatible_IDX_1_STRING_UPPER_TOKEN ST_STM32_SPI_FIFO
#define DT_N_S_soc_S_spi_40003800_P_compatible_IDX_2_EXISTS 1
#define DT_N_S_soc_S_spi_40003800_P_compatible_IDX_2 "st,stm32-spi"
#define DT_N_S_soc_S_spi_40003800_P_compatible_IDX_2_STRING_UNQUOTED st,stm32-spi
#define DT_N_S_soc_S_spi_40003800_P_compatible_IDX_2_STRING_TOKEN st_stm32_spi
#define DT_N_S_soc_S_spi_40003800_P_compatible_IDX_2_STRING_UPPER_TOKEN ST_STM32_SPI
#define DT_N_S_soc_S_spi_40003800_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_spi_40003800, compatible, 0) \
	fn(DT_N_S_soc_S_spi_40003800, compatible, 1) \
	fn(DT_N_S_soc_S_spi_40003800, compatible, 2)
#define DT_N_S_soc_S_spi_40003800_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_spi_40003800, compatible, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_spi_40003800, compatible, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_spi_40003800, compatible, 2)
#define DT_N_S_soc_S_spi_40003800_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_40003800, compatible, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_spi_40003800, compatible, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_spi_40003800, compatible, 2, __VA_ARGS__)
#define DT_N_S_soc_S_spi_40003800_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_spi_40003800, compatible, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_spi_40003800, compatible, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_spi_40003800, compatible, 2, __VA_ARGS__)
#define DT_N_S_soc_S_spi_40003800_P_compatible_LEN 3
#define DT_N_S_soc_S_spi_40003800_P_compatible_EXISTS 1
#define DT_N_S_soc_S_spi_40003800_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40003800_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_46020c00
#define DT_N_S_soc_S_spi_40003800_P_clocks_IDX_0_VAL_bus 156
#define DT_N_S_soc_S_spi_40003800_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_spi_40003800_P_clocks_IDX_0_VAL_bits 16384
#define DT_N_S_soc_S_spi_40003800_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_spi_40003800_P_clocks_IDX_0_FOREACH_CELL(fn) fn(DT_N_S_soc_S_spi_40003800, clocks, 0, bus) \
	fn(DT_N_S_soc_S_spi_40003800, clocks, 0, bits)
#define DT_N_S_soc_S_spi_40003800_P_clocks_IDX_0_FOREACH_CELL_SEP(fn, sep) fn(DT_N_S_soc_S_spi_40003800, clocks, 0, bus) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_spi_40003800, clocks, 0, bits)
#define DT_N_S_soc_S_spi_40003800_P_clocks_IDX_0_NUM_CELLS 2
#define DT_N_S_soc_S_spi_40003800_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_spi_40003800, clocks, 0)
#define DT_N_S_soc_S_spi_40003800_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_spi_40003800, clocks, 0)
#define DT_N_S_soc_S_spi_40003800_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_40003800, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_40003800_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_spi_40003800, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_40003800_P_clocks_LEN 1
#define DT_N_S_soc_S_spi_40003800_P_clocks_EXISTS 1
#define DT_N_S_soc_S_spi_40003800_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_spi_40003800_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_spi_40003800_P_wakeup_source 0
#define DT_N_S_soc_S_spi_40003800_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_spi_40003800_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_spi_40003800_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@42020000/gpio@42020c00
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020c00
 *
 * Binding (compatible = st,stm32-gpio):
 *   $ZEPHYR_BASE\dts\bindings\gpio\st,stm32-gpio.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020c00_PATH "/soc/pin-controller@42020000/gpio@42020c00"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020c00_FULL_NAME "gpio@42020c00"
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020c00_FULL_NAME_UNQUOTED gpio@42020c00
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020c00_FULL_NAME_TOKEN gpio_42020c00
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020c00_FULL_NAME_UPPER_TOKEN GPIO_42020C00

/* Node parent (/soc/pin-controller@42020000) identifier: */
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020c00_PARENT DT_N_S_soc_S_pin_controller_42020000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020c00_CHILD_IDX 3

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020c00_NODELABEL_NUM 1
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020c00_FOREACH_NODELABEL(fn) fn(gpiod)
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020c00_FOREACH_NODELABEL_VARGS(fn, ...) fn(gpiod, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020c00_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_controller_42020000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020c00_CHILD_NUM 0
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020c00_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020c00_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020c00_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020c00_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020c00_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020c00_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020c00_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020c00_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020c00_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020c00_HASH XDCMeACrOwk_Jlk2LAmACwfmhTc0SuUp6S_ReR82x4U

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020c00_ORD 128
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020c00_ORD_STR_SORTABLE 00128

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020c00_REQUIRES_ORDS \
	9, /* /soc/rcc@46020c00 */ \
	10, /* /soc/pin-controller@42020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020c00_SUPPORTS_ORDS \
	132, /* /soc/spi@40013000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020c00_EXISTS 1
#define DT_N_INST_3_st_stm32_gpio DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020c00
#define DT_N_NODELABEL_gpiod      DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020c00

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020c00_REG_NUM 1
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020c00_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020c00_REG_IDX_0_VAL_ADDRESS 1107430400 /* 0x42020c00 */
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020c00_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020c00_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020c00_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020c00_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020c00_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020c00_COMPAT_MATCHES_st_stm32_gpio 1
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020c00_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020c00_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020c00_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020c00_COMPAT_MODEL_IDX_0 "stm32-gpio"
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020c00_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020c00_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020c00_P_reg {1107430400 /* 0x42020c00 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020c00_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020c00_P_reg_IDX_0 1107430400
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020c00_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020c00_P_reg_IDX_1 1024
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020c00_P_reg_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020c00_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020c00_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_46020c00
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020c00_P_clocks_IDX_0_VAL_bus 140
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020c00_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020c00_P_clocks_IDX_0_VAL_bits 8
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020c00_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020c00_P_clocks_IDX_0_FOREACH_CELL(fn) fn(DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020c00, clocks, 0, bus) \
	fn(DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020c00, clocks, 0, bits)
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020c00_P_clocks_IDX_0_FOREACH_CELL_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020c00, clocks, 0, bus) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020c00, clocks, 0, bits)
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020c00_P_clocks_IDX_0_NUM_CELLS 2
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020c00_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020c00, clocks, 0)
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020c00_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020c00, clocks, 0)
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020c00_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020c00, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020c00_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020c00, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020c00_P_clocks_LEN 1
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020c00_P_clocks_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020c00_P_ngpios 16
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020c00_P_ngpios_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020c00_P_gpio_controller 1
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020c00_P_gpio_controller_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020c00_P_compatible {"st,stm32-gpio"}
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020c00_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020c00_P_compatible_IDX_0 "st,stm32-gpio"
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020c00_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-gpio
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020c00_P_compatible_IDX_0_STRING_TOKEN st_stm32_gpio
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020c00_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_GPIO
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020c00_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020c00, compatible, 0)
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020c00_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020c00, compatible, 0)
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020c00_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020c00, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020c00_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020c00, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020c00_P_compatible_LEN 1
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020c00_P_compatible_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020c00_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020c00_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020c00_P_wakeup_source 0
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020c00_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020c00_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020c00_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@42020000/spi1_miso_pa6
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_42020000_S_spi1_miso_pa6
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_42020000_S_spi1_miso_pa6_PATH "/soc/pin-controller@42020000/spi1_miso_pa6"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_42020000_S_spi1_miso_pa6_FULL_NAME "spi1_miso_pa6"
#define DT_N_S_soc_S_pin_controller_42020000_S_spi1_miso_pa6_FULL_NAME_UNQUOTED spi1_miso_pa6
#define DT_N_S_soc_S_pin_controller_42020000_S_spi1_miso_pa6_FULL_NAME_TOKEN spi1_miso_pa6
#define DT_N_S_soc_S_pin_controller_42020000_S_spi1_miso_pa6_FULL_NAME_UPPER_TOKEN SPI1_MISO_PA6

/* Node parent (/soc/pin-controller@42020000) identifier: */
#define DT_N_S_soc_S_pin_controller_42020000_S_spi1_miso_pa6_PARENT DT_N_S_soc_S_pin_controller_42020000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_42020000_S_spi1_miso_pa6_CHILD_IDX 33

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_controller_42020000_S_spi1_miso_pa6_NODELABEL_NUM 1
#define DT_N_S_soc_S_pin_controller_42020000_S_spi1_miso_pa6_FOREACH_NODELABEL(fn) fn(spi1_miso_pa6)
#define DT_N_S_soc_S_pin_controller_42020000_S_spi1_miso_pa6_FOREACH_NODELABEL_VARGS(fn, ...) fn(spi1_miso_pa6, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_42020000_S_spi1_miso_pa6_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_controller_42020000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_42020000_S_spi1_miso_pa6_CHILD_NUM 0
#define DT_N_S_soc_S_pin_controller_42020000_S_spi1_miso_pa6_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pin_controller_42020000_S_spi1_miso_pa6_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_42020000_S_spi1_miso_pa6_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_42020000_S_spi1_miso_pa6_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_42020000_S_spi1_miso_pa6_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_42020000_S_spi1_miso_pa6_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_42020000_S_spi1_miso_pa6_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_42020000_S_spi1_miso_pa6_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_42020000_S_spi1_miso_pa6_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_pin_controller_42020000_S_spi1_miso_pa6_HASH JhxfBIbtP3YywvD9kbBOXvDwzbLSyjqYTbjYzdUe7Fs

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_42020000_S_spi1_miso_pa6_ORD 129
#define DT_N_S_soc_S_pin_controller_42020000_S_spi1_miso_pa6_ORD_STR_SORTABLE 00129

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_42020000_S_spi1_miso_pa6_REQUIRES_ORDS \
	10, /* /soc/pin-controller@42020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_42020000_S_spi1_miso_pa6_SUPPORTS_ORDS \
	132, /* /soc/spi@40013000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_42020000_S_spi1_miso_pa6_EXISTS 1
#define DT_N_NODELABEL_spi1_miso_pa6 DT_N_S_soc_S_pin_controller_42020000_S_spi1_miso_pa6

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_42020000_S_spi1_miso_pa6_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_42020000_S_spi1_miso_pa6_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_42020000_S_spi1_miso_pa6_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_42020000_S_spi1_miso_pa6_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_42020000_S_spi1_miso_pa6_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_controller_42020000_S_spi1_miso_pa6_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_42020000_S_spi1_miso_pa6_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_42020000_S_spi1_miso_pa6_P_pinmux 197
#define DT_N_S_soc_S_pin_controller_42020000_S_spi1_miso_pa6_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_spi1_miso_pa6_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_42020000_S_spi1_miso_pa6_P_slew_rate_STRING_UNQUOTED low-speed
#define DT_N_S_soc_S_pin_controller_42020000_S_spi1_miso_pa6_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_42020000_S_spi1_miso_pa6_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_42020000_S_spi1_miso_pa6_P_slew_rate_IDX_0 "low-speed"
#define DT_N_S_soc_S_pin_controller_42020000_S_spi1_miso_pa6_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_spi1_miso_pa6_P_slew_rate_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_42020000_S_spi1_miso_pa6_P_slew_rate_IDX_0_ENUM_VAL_low_speed_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_spi1_miso_pa6_P_slew_rate_ENUM_VAL_low_speed_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_spi1_miso_pa6_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_42020000_S_spi1_miso_pa6, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_42020000_S_spi1_miso_pa6_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_42020000_S_spi1_miso_pa6, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_42020000_S_spi1_miso_pa6_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_42020000_S_spi1_miso_pa6, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_42020000_S_spi1_miso_pa6_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_42020000_S_spi1_miso_pa6, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_42020000_S_spi1_miso_pa6_P_slew_rate_LEN 1
#define DT_N_S_soc_S_pin_controller_42020000_S_spi1_miso_pa6_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_spi1_miso_pa6_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_42020000_S_spi1_miso_pa6_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_spi1_miso_pa6_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_42020000_S_spi1_miso_pa6_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_spi1_miso_pa6_P_bias_pull_down 1
#define DT_N_S_soc_S_pin_controller_42020000_S_spi1_miso_pa6_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_spi1_miso_pa6_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_42020000_S_spi1_miso_pa6_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_spi1_miso_pa6_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_42020000_S_spi1_miso_pa6_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_spi1_miso_pa6_P_output_low 0
#define DT_N_S_soc_S_pin_controller_42020000_S_spi1_miso_pa6_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_spi1_miso_pa6_P_output_high 0
#define DT_N_S_soc_S_pin_controller_42020000_S_spi1_miso_pa6_P_output_high_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@42020000/spi1_mosi_pa7
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_42020000_S_spi1_mosi_pa7
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_42020000_S_spi1_mosi_pa7_PATH "/soc/pin-controller@42020000/spi1_mosi_pa7"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_42020000_S_spi1_mosi_pa7_FULL_NAME "spi1_mosi_pa7"
#define DT_N_S_soc_S_pin_controller_42020000_S_spi1_mosi_pa7_FULL_NAME_UNQUOTED spi1_mosi_pa7
#define DT_N_S_soc_S_pin_controller_42020000_S_spi1_mosi_pa7_FULL_NAME_TOKEN spi1_mosi_pa7
#define DT_N_S_soc_S_pin_controller_42020000_S_spi1_mosi_pa7_FULL_NAME_UPPER_TOKEN SPI1_MOSI_PA7

/* Node parent (/soc/pin-controller@42020000) identifier: */
#define DT_N_S_soc_S_pin_controller_42020000_S_spi1_mosi_pa7_PARENT DT_N_S_soc_S_pin_controller_42020000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_42020000_S_spi1_mosi_pa7_CHILD_IDX 34

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_controller_42020000_S_spi1_mosi_pa7_NODELABEL_NUM 1
#define DT_N_S_soc_S_pin_controller_42020000_S_spi1_mosi_pa7_FOREACH_NODELABEL(fn) fn(spi1_mosi_pa7)
#define DT_N_S_soc_S_pin_controller_42020000_S_spi1_mosi_pa7_FOREACH_NODELABEL_VARGS(fn, ...) fn(spi1_mosi_pa7, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_42020000_S_spi1_mosi_pa7_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_controller_42020000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_42020000_S_spi1_mosi_pa7_CHILD_NUM 0
#define DT_N_S_soc_S_pin_controller_42020000_S_spi1_mosi_pa7_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pin_controller_42020000_S_spi1_mosi_pa7_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_42020000_S_spi1_mosi_pa7_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_42020000_S_spi1_mosi_pa7_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_42020000_S_spi1_mosi_pa7_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_42020000_S_spi1_mosi_pa7_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_42020000_S_spi1_mosi_pa7_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_42020000_S_spi1_mosi_pa7_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_42020000_S_spi1_mosi_pa7_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_pin_controller_42020000_S_spi1_mosi_pa7_HASH 229DmScsAW_EdXKHYiqa17n9tk6GuAoMaHGKBw91hjA

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_42020000_S_spi1_mosi_pa7_ORD 130
#define DT_N_S_soc_S_pin_controller_42020000_S_spi1_mosi_pa7_ORD_STR_SORTABLE 00130

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_42020000_S_spi1_mosi_pa7_REQUIRES_ORDS \
	10, /* /soc/pin-controller@42020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_42020000_S_spi1_mosi_pa7_SUPPORTS_ORDS \
	132, /* /soc/spi@40013000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_42020000_S_spi1_mosi_pa7_EXISTS 1
#define DT_N_NODELABEL_spi1_mosi_pa7 DT_N_S_soc_S_pin_controller_42020000_S_spi1_mosi_pa7

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_42020000_S_spi1_mosi_pa7_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_42020000_S_spi1_mosi_pa7_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_42020000_S_spi1_mosi_pa7_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_42020000_S_spi1_mosi_pa7_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_42020000_S_spi1_mosi_pa7_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_controller_42020000_S_spi1_mosi_pa7_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_42020000_S_spi1_mosi_pa7_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_42020000_S_spi1_mosi_pa7_P_pinmux 229
#define DT_N_S_soc_S_pin_controller_42020000_S_spi1_mosi_pa7_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_spi1_mosi_pa7_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_42020000_S_spi1_mosi_pa7_P_slew_rate_STRING_UNQUOTED low-speed
#define DT_N_S_soc_S_pin_controller_42020000_S_spi1_mosi_pa7_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_42020000_S_spi1_mosi_pa7_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_42020000_S_spi1_mosi_pa7_P_slew_rate_IDX_0 "low-speed"
#define DT_N_S_soc_S_pin_controller_42020000_S_spi1_mosi_pa7_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_spi1_mosi_pa7_P_slew_rate_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_42020000_S_spi1_mosi_pa7_P_slew_rate_IDX_0_ENUM_VAL_low_speed_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_spi1_mosi_pa7_P_slew_rate_ENUM_VAL_low_speed_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_spi1_mosi_pa7_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_42020000_S_spi1_mosi_pa7, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_42020000_S_spi1_mosi_pa7_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_42020000_S_spi1_mosi_pa7, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_42020000_S_spi1_mosi_pa7_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_42020000_S_spi1_mosi_pa7, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_42020000_S_spi1_mosi_pa7_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_42020000_S_spi1_mosi_pa7, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_42020000_S_spi1_mosi_pa7_P_slew_rate_LEN 1
#define DT_N_S_soc_S_pin_controller_42020000_S_spi1_mosi_pa7_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_spi1_mosi_pa7_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_42020000_S_spi1_mosi_pa7_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_spi1_mosi_pa7_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_42020000_S_spi1_mosi_pa7_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_spi1_mosi_pa7_P_bias_pull_down 1
#define DT_N_S_soc_S_pin_controller_42020000_S_spi1_mosi_pa7_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_spi1_mosi_pa7_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_42020000_S_spi1_mosi_pa7_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_spi1_mosi_pa7_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_42020000_S_spi1_mosi_pa7_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_spi1_mosi_pa7_P_output_low 0
#define DT_N_S_soc_S_pin_controller_42020000_S_spi1_mosi_pa7_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_spi1_mosi_pa7_P_output_high 0
#define DT_N_S_soc_S_pin_controller_42020000_S_spi1_mosi_pa7_P_output_high_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@42020000/spi1_sck_pa5
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_42020000_S_spi1_sck_pa5
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_42020000_S_spi1_sck_pa5_PATH "/soc/pin-controller@42020000/spi1_sck_pa5"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_42020000_S_spi1_sck_pa5_FULL_NAME "spi1_sck_pa5"
#define DT_N_S_soc_S_pin_controller_42020000_S_spi1_sck_pa5_FULL_NAME_UNQUOTED spi1_sck_pa5
#define DT_N_S_soc_S_pin_controller_42020000_S_spi1_sck_pa5_FULL_NAME_TOKEN spi1_sck_pa5
#define DT_N_S_soc_S_pin_controller_42020000_S_spi1_sck_pa5_FULL_NAME_UPPER_TOKEN SPI1_SCK_PA5

/* Node parent (/soc/pin-controller@42020000) identifier: */
#define DT_N_S_soc_S_pin_controller_42020000_S_spi1_sck_pa5_PARENT DT_N_S_soc_S_pin_controller_42020000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_42020000_S_spi1_sck_pa5_CHILD_IDX 35

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_controller_42020000_S_spi1_sck_pa5_NODELABEL_NUM 1
#define DT_N_S_soc_S_pin_controller_42020000_S_spi1_sck_pa5_FOREACH_NODELABEL(fn) fn(spi1_sck_pa5)
#define DT_N_S_soc_S_pin_controller_42020000_S_spi1_sck_pa5_FOREACH_NODELABEL_VARGS(fn, ...) fn(spi1_sck_pa5, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_42020000_S_spi1_sck_pa5_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_controller_42020000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_42020000_S_spi1_sck_pa5_CHILD_NUM 0
#define DT_N_S_soc_S_pin_controller_42020000_S_spi1_sck_pa5_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pin_controller_42020000_S_spi1_sck_pa5_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_42020000_S_spi1_sck_pa5_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_42020000_S_spi1_sck_pa5_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_42020000_S_spi1_sck_pa5_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_42020000_S_spi1_sck_pa5_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_42020000_S_spi1_sck_pa5_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_42020000_S_spi1_sck_pa5_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_42020000_S_spi1_sck_pa5_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_pin_controller_42020000_S_spi1_sck_pa5_HASH b_7xmjfUzHe2PPake3iGHagKBAWRre2ruhWQLwoyusk

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_42020000_S_spi1_sck_pa5_ORD 131
#define DT_N_S_soc_S_pin_controller_42020000_S_spi1_sck_pa5_ORD_STR_SORTABLE 00131

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_42020000_S_spi1_sck_pa5_REQUIRES_ORDS \
	10, /* /soc/pin-controller@42020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_42020000_S_spi1_sck_pa5_SUPPORTS_ORDS \
	132, /* /soc/spi@40013000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_42020000_S_spi1_sck_pa5_EXISTS 1
#define DT_N_NODELABEL_spi1_sck_pa5 DT_N_S_soc_S_pin_controller_42020000_S_spi1_sck_pa5

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_42020000_S_spi1_sck_pa5_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_42020000_S_spi1_sck_pa5_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_42020000_S_spi1_sck_pa5_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_42020000_S_spi1_sck_pa5_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_42020000_S_spi1_sck_pa5_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_controller_42020000_S_spi1_sck_pa5_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_42020000_S_spi1_sck_pa5_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_42020000_S_spi1_sck_pa5_P_pinmux 165
#define DT_N_S_soc_S_pin_controller_42020000_S_spi1_sck_pa5_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_spi1_sck_pa5_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_42020000_S_spi1_sck_pa5_P_slew_rate_STRING_UNQUOTED very-high-speed
#define DT_N_S_soc_S_pin_controller_42020000_S_spi1_sck_pa5_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_42020000_S_spi1_sck_pa5_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_42020000_S_spi1_sck_pa5_P_slew_rate_IDX_0 "very-high-speed"
#define DT_N_S_soc_S_pin_controller_42020000_S_spi1_sck_pa5_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_spi1_sck_pa5_P_slew_rate_IDX_0_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_42020000_S_spi1_sck_pa5_P_slew_rate_IDX_0_ENUM_VAL_very_high_speed_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_spi1_sck_pa5_P_slew_rate_ENUM_VAL_very_high_speed_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_spi1_sck_pa5_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_42020000_S_spi1_sck_pa5, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_42020000_S_spi1_sck_pa5_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_42020000_S_spi1_sck_pa5, slew_rate, 0)
#define DT_N_S_soc_S_pin_controller_42020000_S_spi1_sck_pa5_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_42020000_S_spi1_sck_pa5, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_42020000_S_spi1_sck_pa5_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_42020000_S_spi1_sck_pa5, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_42020000_S_spi1_sck_pa5_P_slew_rate_LEN 1
#define DT_N_S_soc_S_pin_controller_42020000_S_spi1_sck_pa5_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_spi1_sck_pa5_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_42020000_S_spi1_sck_pa5_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_spi1_sck_pa5_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_42020000_S_spi1_sck_pa5_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_spi1_sck_pa5_P_bias_pull_down 1
#define DT_N_S_soc_S_pin_controller_42020000_S_spi1_sck_pa5_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_spi1_sck_pa5_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_42020000_S_spi1_sck_pa5_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_spi1_sck_pa5_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_42020000_S_spi1_sck_pa5_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_spi1_sck_pa5_P_output_low 0
#define DT_N_S_soc_S_pin_controller_42020000_S_spi1_sck_pa5_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_spi1_sck_pa5_P_output_high 0
#define DT_N_S_soc_S_pin_controller_42020000_S_spi1_sck_pa5_P_output_high_EXISTS 1

/*
 * Devicetree node: /soc/spi@40013000
 *
 * Node identifier: DT_N_S_soc_S_spi_40013000
 *
 * Binding (compatible = st,stm32h7-spi):
 *   $ZEPHYR_BASE\dts\bindings\spi\st,stm32h7-spi.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_spi_40013000_PATH "/soc/spi@40013000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_spi_40013000_FULL_NAME "spi@40013000"
#define DT_N_S_soc_S_spi_40013000_FULL_NAME_UNQUOTED spi@40013000
#define DT_N_S_soc_S_spi_40013000_FULL_NAME_TOKEN spi_40013000
#define DT_N_S_soc_S_spi_40013000_FULL_NAME_UPPER_TOKEN SPI_40013000

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_spi_40013000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_spi_40013000_CHILD_IDX 14

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_spi_40013000_NODELABEL_NUM 2
#define DT_N_S_soc_S_spi_40013000_FOREACH_NODELABEL(fn) fn(spi1) fn(arduino_spi)
#define DT_N_S_soc_S_spi_40013000_FOREACH_NODELABEL_VARGS(fn, ...) fn(spi1, __VA_ARGS__) fn(arduino_spi, __VA_ARGS__)
#define DT_N_S_soc_S_spi_40013000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_spi_40013000_CHILD_NUM 0
#define DT_N_S_soc_S_spi_40013000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_spi_40013000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_spi_40013000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_spi_40013000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_spi_40013000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_spi_40013000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_spi_40013000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_spi_40013000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_spi_40013000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_spi_40013000_HASH q04f3jPcynKDa_9eKR_V34RQn5SAL2iX4yHIC7XGkLs

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_spi_40013000_ORD 132
#define DT_N_S_soc_S_spi_40013000_ORD_STR_SORTABLE 00132

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_spi_40013000_REQUIRES_ORDS \
	4, /* /soc */ \
	5, /* /soc/interrupt-controller@e000e100 */ \
	9, /* /soc/rcc@46020c00 */ \
	128, /* /soc/pin-controller@42020000/gpio@42020c00 */ \
	129, /* /soc/pin-controller@42020000/spi1_miso_pa6 */ \
	130, /* /soc/pin-controller@42020000/spi1_mosi_pa7 */ \
	131, /* /soc/pin-controller@42020000/spi1_sck_pa5 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_spi_40013000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_spi_40013000_EXISTS 1
#define DT_N_INST_0_st_stm32h7_spi    DT_N_S_soc_S_spi_40013000
#define DT_N_INST_0_st_stm32_spi_fifo DT_N_S_soc_S_spi_40013000
#define DT_N_INST_0_st_stm32_spi      DT_N_S_soc_S_spi_40013000
#define DT_N_NODELABEL_spi1           DT_N_S_soc_S_spi_40013000
#define DT_N_NODELABEL_arduino_spi    DT_N_S_soc_S_spi_40013000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_spi_40013000_REG_NUM 1
#define DT_N_S_soc_S_spi_40013000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40013000_REG_IDX_0_VAL_ADDRESS 1073819648 /* 0x40013000 */
#define DT_N_S_soc_S_spi_40013000_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_spi_40013000_RANGES_NUM 0
#define DT_N_S_soc_S_spi_40013000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_spi_40013000_IRQ_NUM 1
#define DT_N_S_soc_S_spi_40013000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40013000_IRQ_IDX_0_VAL_irq 59
#define DT_N_S_soc_S_spi_40013000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_spi_40013000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40013000_IRQ_IDX_0_VAL_priority 5
#define DT_N_S_soc_S_spi_40013000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_spi_40013000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_spi_40013000_IRQ_LEVEL 1
#define DT_N_S_soc_S_spi_40013000_COMPAT_MATCHES_st_stm32h7_spi 1
#define DT_N_S_soc_S_spi_40013000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40013000_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_spi_40013000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40013000_COMPAT_MODEL_IDX_0 "stm32h7-spi"
#define DT_N_S_soc_S_spi_40013000_COMPAT_MATCHES_st_stm32_spi_fifo 1
#define DT_N_S_soc_S_spi_40013000_COMPAT_VENDOR_IDX_1_EXISTS 1
#define DT_N_S_soc_S_spi_40013000_COMPAT_VENDOR_IDX_1 "STMicroelectronics"
#define DT_N_S_soc_S_spi_40013000_COMPAT_MODEL_IDX_1_EXISTS 1
#define DT_N_S_soc_S_spi_40013000_COMPAT_MODEL_IDX_1 "stm32-spi-fifo"
#define DT_N_S_soc_S_spi_40013000_COMPAT_MATCHES_st_stm32_spi 1
#define DT_N_S_soc_S_spi_40013000_COMPAT_VENDOR_IDX_2_EXISTS 1
#define DT_N_S_soc_S_spi_40013000_COMPAT_VENDOR_IDX_2 "STMicroelectronics"
#define DT_N_S_soc_S_spi_40013000_COMPAT_MODEL_IDX_2_EXISTS 1
#define DT_N_S_soc_S_spi_40013000_COMPAT_MODEL_IDX_2 "stm32-spi"
#define DT_N_S_soc_S_spi_40013000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_spi_40013000_PINCTRL_NUM 1
#define DT_N_S_soc_S_spi_40013000_PINCTRL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40013000_PINCTRL_IDX_0_TOKEN default
#define DT_N_S_soc_S_spi_40013000_PINCTRL_IDX_0_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_spi_40013000_PINCTRL_NAME_default_EXISTS 1
#define DT_N_S_soc_S_spi_40013000_PINCTRL_NAME_default_IDX 0
#define DT_N_S_soc_S_spi_40013000_PINCTRL_NAME_default_IDX_0_PH DT_N_S_soc_S_pin_controller_42020000_S_spi1_sck_pa5
#define DT_N_S_soc_S_spi_40013000_PINCTRL_NAME_default_IDX_1_PH DT_N_S_soc_S_pin_controller_42020000_S_spi1_miso_pa6
#define DT_N_S_soc_S_spi_40013000_PINCTRL_NAME_default_IDX_2_PH DT_N_S_soc_S_pin_controller_42020000_S_spi1_mosi_pa7

/* Generic property macros: */
#define DT_N_S_soc_S_spi_40013000_P_midi_clock 0
#define DT_N_S_soc_S_spi_40013000_P_midi_clock_EXISTS 1
#define DT_N_S_soc_S_spi_40013000_P_mssi_clock 0
#define DT_N_S_soc_S_spi_40013000_P_mssi_clock_EXISTS 1
#define DT_N_S_soc_S_spi_40013000_P_fifo_enable 0
#define DT_N_S_soc_S_spi_40013000_P_fifo_enable_EXISTS 1
#define DT_N_S_soc_S_spi_40013000_P_reg {1073819648 /* 0x40013000 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_spi_40013000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40013000_P_reg_IDX_0 1073819648
#define DT_N_S_soc_S_spi_40013000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_spi_40013000_P_reg_IDX_1 1024
#define DT_N_S_soc_S_spi_40013000_P_reg_EXISTS 1
#define DT_N_S_soc_S_spi_40013000_P_interrupts {59 /* 0x3b */, 5 /* 0x5 */}
#define DT_N_S_soc_S_spi_40013000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40013000_P_interrupts_IDX_0 59
#define DT_N_S_soc_S_spi_40013000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_spi_40013000_P_interrupts_IDX_1 5
#define DT_N_S_soc_S_spi_40013000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_spi_40013000_P_pinctrl_0_IDX_0 DT_N_S_soc_S_pin_controller_42020000_S_spi1_sck_pa5
#define DT_N_S_soc_S_spi_40013000_P_pinctrl_0_IDX_0_PH DT_N_S_soc_S_pin_controller_42020000_S_spi1_sck_pa5
#define DT_N_S_soc_S_spi_40013000_P_pinctrl_0_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40013000_P_pinctrl_0_IDX_1 DT_N_S_soc_S_pin_controller_42020000_S_spi1_miso_pa6
#define DT_N_S_soc_S_spi_40013000_P_pinctrl_0_IDX_1_PH DT_N_S_soc_S_pin_controller_42020000_S_spi1_miso_pa6
#define DT_N_S_soc_S_spi_40013000_P_pinctrl_0_IDX_1_EXISTS 1
#define DT_N_S_soc_S_spi_40013000_P_pinctrl_0_IDX_2 DT_N_S_soc_S_pin_controller_42020000_S_spi1_mosi_pa7
#define DT_N_S_soc_S_spi_40013000_P_pinctrl_0_IDX_2_PH DT_N_S_soc_S_pin_controller_42020000_S_spi1_mosi_pa7
#define DT_N_S_soc_S_spi_40013000_P_pinctrl_0_IDX_2_EXISTS 1
#define DT_N_S_soc_S_spi_40013000_P_pinctrl_0_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_spi_40013000, pinctrl_0, 0) \
	fn(DT_N_S_soc_S_spi_40013000, pinctrl_0, 1) \
	fn(DT_N_S_soc_S_spi_40013000, pinctrl_0, 2)
#define DT_N_S_soc_S_spi_40013000_P_pinctrl_0_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_spi_40013000, pinctrl_0, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_spi_40013000, pinctrl_0, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_spi_40013000, pinctrl_0, 2)
#define DT_N_S_soc_S_spi_40013000_P_pinctrl_0_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_40013000, pinctrl_0, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_spi_40013000, pinctrl_0, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_spi_40013000, pinctrl_0, 2, __VA_ARGS__)
#define DT_N_S_soc_S_spi_40013000_P_pinctrl_0_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_spi_40013000, pinctrl_0, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_spi_40013000, pinctrl_0, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_spi_40013000, pinctrl_0, 2, __VA_ARGS__)
#define DT_N_S_soc_S_spi_40013000_P_pinctrl_0_LEN 3
#define DT_N_S_soc_S_spi_40013000_P_pinctrl_0_EXISTS 1
#define DT_N_S_soc_S_spi_40013000_P_pinctrl_names {"default"}
#define DT_N_S_soc_S_spi_40013000_P_pinctrl_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40013000_P_pinctrl_names_IDX_0 "default"
#define DT_N_S_soc_S_spi_40013000_P_pinctrl_names_IDX_0_STRING_UNQUOTED default
#define DT_N_S_soc_S_spi_40013000_P_pinctrl_names_IDX_0_STRING_TOKEN default
#define DT_N_S_soc_S_spi_40013000_P_pinctrl_names_IDX_0_STRING_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_spi_40013000_P_pinctrl_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_spi_40013000, pinctrl_names, 0)
#define DT_N_S_soc_S_spi_40013000_P_pinctrl_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_spi_40013000, pinctrl_names, 0)
#define DT_N_S_soc_S_spi_40013000_P_pinctrl_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_40013000, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_40013000_P_pinctrl_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_spi_40013000, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_40013000_P_pinctrl_names_LEN 1
#define DT_N_S_soc_S_spi_40013000_P_pinctrl_names_EXISTS 1
#define DT_N_S_soc_S_spi_40013000_P_ioswp 0
#define DT_N_S_soc_S_spi_40013000_P_ioswp_EXISTS 1
#define DT_N_S_soc_S_spi_40013000_P_st_spi_data_width "full-4-to-32-bit"
#define DT_N_S_soc_S_spi_40013000_P_st_spi_data_width_STRING_UNQUOTED full-4-to-32-bit
#define DT_N_S_soc_S_spi_40013000_P_st_spi_data_width_STRING_TOKEN full_4_to_32_bit
#define DT_N_S_soc_S_spi_40013000_P_st_spi_data_width_STRING_UPPER_TOKEN FULL_4_TO_32_BIT
#define DT_N_S_soc_S_spi_40013000_P_st_spi_data_width_IDX_0 "full-4-to-32-bit"
#define DT_N_S_soc_S_spi_40013000_P_st_spi_data_width_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40013000_P_st_spi_data_width_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_spi_40013000_P_st_spi_data_width_IDX_0_ENUM_VAL_full_4_to_32_bit_EXISTS 1
#define DT_N_S_soc_S_spi_40013000_P_st_spi_data_width_ENUM_VAL_full_4_to_32_bit_EXISTS 1
#define DT_N_S_soc_S_spi_40013000_P_st_spi_data_width_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_spi_40013000, st_spi_data_width, 0)
#define DT_N_S_soc_S_spi_40013000_P_st_spi_data_width_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_spi_40013000, st_spi_data_width, 0)
#define DT_N_S_soc_S_spi_40013000_P_st_spi_data_width_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_40013000, st_spi_data_width, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_40013000_P_st_spi_data_width_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_spi_40013000, st_spi_data_width, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_40013000_P_st_spi_data_width_LEN 1
#define DT_N_S_soc_S_spi_40013000_P_st_spi_data_width_EXISTS 1
#define DT_N_S_soc_S_spi_40013000_P_cs_gpios_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40013000_P_cs_gpios_IDX_0_PH DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020c00
#define DT_N_S_soc_S_spi_40013000_P_cs_gpios_IDX_0_VAL_pin 14
#define DT_N_S_soc_S_spi_40013000_P_cs_gpios_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_soc_S_spi_40013000_P_cs_gpios_IDX_0_VAL_flags 1
#define DT_N_S_soc_S_spi_40013000_P_cs_gpios_IDX_0_VAL_flags_EXISTS 1
#define DT_N_S_soc_S_spi_40013000_P_cs_gpios_IDX_0_FOREACH_CELL(fn) fn(DT_N_S_soc_S_spi_40013000, cs_gpios, 0, pin) \
	fn(DT_N_S_soc_S_spi_40013000, cs_gpios, 0, flags)
#define DT_N_S_soc_S_spi_40013000_P_cs_gpios_IDX_0_FOREACH_CELL_SEP(fn, sep) fn(DT_N_S_soc_S_spi_40013000, cs_gpios, 0, pin) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_spi_40013000, cs_gpios, 0, flags)
#define DT_N_S_soc_S_spi_40013000_P_cs_gpios_IDX_0_NUM_CELLS 2
#define DT_N_S_soc_S_spi_40013000_P_cs_gpios_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_spi_40013000, cs_gpios, 0)
#define DT_N_S_soc_S_spi_40013000_P_cs_gpios_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_spi_40013000, cs_gpios, 0)
#define DT_N_S_soc_S_spi_40013000_P_cs_gpios_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_40013000, cs_gpios, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_40013000_P_cs_gpios_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_spi_40013000, cs_gpios, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_40013000_P_cs_gpios_LEN 1
#define DT_N_S_soc_S_spi_40013000_P_cs_gpios_EXISTS 1
#define DT_N_S_soc_S_spi_40013000_P_status "okay"
#define DT_N_S_soc_S_spi_40013000_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_spi_40013000_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_spi_40013000_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_spi_40013000_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_spi_40013000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40013000_P_status_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_spi_40013000_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_spi_40013000_P_status_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_spi_40013000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_spi_40013000, status, 0)
#define DT_N_S_soc_S_spi_40013000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_spi_40013000, status, 0)
#define DT_N_S_soc_S_spi_40013000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_40013000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_40013000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_spi_40013000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_40013000_P_status_LEN 1
#define DT_N_S_soc_S_spi_40013000_P_status_EXISTS 1
#define DT_N_S_soc_S_spi_40013000_P_compatible {"st,stm32h7-spi", "st,stm32-spi-fifo", "st,stm32-spi"}
#define DT_N_S_soc_S_spi_40013000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40013000_P_compatible_IDX_0 "st,stm32h7-spi"
#define DT_N_S_soc_S_spi_40013000_P_compatible_IDX_0_STRING_UNQUOTED st,stm32h7-spi
#define DT_N_S_soc_S_spi_40013000_P_compatible_IDX_0_STRING_TOKEN st_stm32h7_spi
#define DT_N_S_soc_S_spi_40013000_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32H7_SPI
#define DT_N_S_soc_S_spi_40013000_P_compatible_IDX_1_EXISTS 1
#define DT_N_S_soc_S_spi_40013000_P_compatible_IDX_1 "st,stm32-spi-fifo"
#define DT_N_S_soc_S_spi_40013000_P_compatible_IDX_1_STRING_UNQUOTED st,stm32-spi-fifo
#define DT_N_S_soc_S_spi_40013000_P_compatible_IDX_1_STRING_TOKEN st_stm32_spi_fifo
#define DT_N_S_soc_S_spi_40013000_P_compatible_IDX_1_STRING_UPPER_TOKEN ST_STM32_SPI_FIFO
#define DT_N_S_soc_S_spi_40013000_P_compatible_IDX_2_EXISTS 1
#define DT_N_S_soc_S_spi_40013000_P_compatible_IDX_2 "st,stm32-spi"
#define DT_N_S_soc_S_spi_40013000_P_compatible_IDX_2_STRING_UNQUOTED st,stm32-spi
#define DT_N_S_soc_S_spi_40013000_P_compatible_IDX_2_STRING_TOKEN st_stm32_spi
#define DT_N_S_soc_S_spi_40013000_P_compatible_IDX_2_STRING_UPPER_TOKEN ST_STM32_SPI
#define DT_N_S_soc_S_spi_40013000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_spi_40013000, compatible, 0) \
	fn(DT_N_S_soc_S_spi_40013000, compatible, 1) \
	fn(DT_N_S_soc_S_spi_40013000, compatible, 2)
#define DT_N_S_soc_S_spi_40013000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_spi_40013000, compatible, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_spi_40013000, compatible, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_spi_40013000, compatible, 2)
#define DT_N_S_soc_S_spi_40013000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_40013000, compatible, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_spi_40013000, compatible, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_spi_40013000, compatible, 2, __VA_ARGS__)
#define DT_N_S_soc_S_spi_40013000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_spi_40013000, compatible, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_spi_40013000, compatible, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_spi_40013000, compatible, 2, __VA_ARGS__)
#define DT_N_S_soc_S_spi_40013000_P_compatible_LEN 3
#define DT_N_S_soc_S_spi_40013000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_spi_40013000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40013000_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_46020c00
#define DT_N_S_soc_S_spi_40013000_P_clocks_IDX_0_VAL_bus 164
#define DT_N_S_soc_S_spi_40013000_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_spi_40013000_P_clocks_IDX_0_VAL_bits 4096
#define DT_N_S_soc_S_spi_40013000_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_spi_40013000_P_clocks_IDX_0_FOREACH_CELL(fn) fn(DT_N_S_soc_S_spi_40013000, clocks, 0, bus) \
	fn(DT_N_S_soc_S_spi_40013000, clocks, 0, bits)
#define DT_N_S_soc_S_spi_40013000_P_clocks_IDX_0_FOREACH_CELL_SEP(fn, sep) fn(DT_N_S_soc_S_spi_40013000, clocks, 0, bus) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_spi_40013000, clocks, 0, bits)
#define DT_N_S_soc_S_spi_40013000_P_clocks_IDX_0_NUM_CELLS 2
#define DT_N_S_soc_S_spi_40013000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_spi_40013000, clocks, 0)
#define DT_N_S_soc_S_spi_40013000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_spi_40013000, clocks, 0)
#define DT_N_S_soc_S_spi_40013000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_40013000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_40013000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_spi_40013000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_40013000_P_clocks_LEN 1
#define DT_N_S_soc_S_spi_40013000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_spi_40013000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_spi_40013000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_spi_40013000_P_wakeup_source 0
#define DT_N_S_soc_S_spi_40013000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_spi_40013000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_spi_40013000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/spi@420d1400
 *
 * Node identifier: DT_N_S_soc_S_spi_420d1400
 *
 * Binding (compatible = st,stm32-ospi):
 *   $ZEPHYR_BASE\dts\bindings\ospi\st,stm32-ospi.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_spi_420d1400_PATH "/soc/spi@420d1400"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_spi_420d1400_FULL_NAME "spi@420d1400"
#define DT_N_S_soc_S_spi_420d1400_FULL_NAME_UNQUOTED spi@420d1400
#define DT_N_S_soc_S_spi_420d1400_FULL_NAME_TOKEN spi_420d1400
#define DT_N_S_soc_S_spi_420d1400_FULL_NAME_UPPER_TOKEN SPI_420D1400

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_spi_420d1400_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_spi_420d1400_CHILD_IDX 39

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_spi_420d1400_NODELABEL_NUM 1
#define DT_N_S_soc_S_spi_420d1400_FOREACH_NODELABEL(fn) fn(octospi1)
#define DT_N_S_soc_S_spi_420d1400_FOREACH_NODELABEL_VARGS(fn, ...) fn(octospi1, __VA_ARGS__)
#define DT_N_S_soc_S_spi_420d1400_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_spi_420d1400_CHILD_NUM 0
#define DT_N_S_soc_S_spi_420d1400_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_spi_420d1400_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_spi_420d1400_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_spi_420d1400_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_spi_420d1400_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_spi_420d1400_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_spi_420d1400_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_spi_420d1400_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_spi_420d1400_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_spi_420d1400_HASH qzJG_X7rsSE3LxbI6awZTMNu83X4ox3LsaapeKrsOwQ

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_spi_420d1400_ORD 133
#define DT_N_S_soc_S_spi_420d1400_ORD_STR_SORTABLE 00133

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_spi_420d1400_REQUIRES_ORDS \
	4, /* /soc */ \
	5, /* /soc/interrupt-controller@e000e100 */ \
	9, /* /soc/rcc@46020c00 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_spi_420d1400_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_spi_420d1400_EXISTS 1
#define DT_N_INST_0_st_stm32_ospi DT_N_S_soc_S_spi_420d1400
#define DT_N_NODELABEL_octospi1   DT_N_S_soc_S_spi_420d1400

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_spi_420d1400_REG_NUM 2
#define DT_N_S_soc_S_spi_420d1400_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_420d1400_REG_IDX_0_VAL_ADDRESS 1108153344 /* 0x420d1400 */
#define DT_N_S_soc_S_spi_420d1400_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_spi_420d1400_REG_IDX_1_EXISTS 1
#define DT_N_S_soc_S_spi_420d1400_REG_IDX_1_VAL_ADDRESS 2415919104 /* 0x90000000 */
#define DT_N_S_soc_S_spi_420d1400_REG_IDX_1_VAL_SIZE 268435456 /* 0x10000000 */
#define DT_N_S_soc_S_spi_420d1400_RANGES_NUM 0
#define DT_N_S_soc_S_spi_420d1400_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_spi_420d1400_IRQ_NUM 1
#define DT_N_S_soc_S_spi_420d1400_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_420d1400_IRQ_IDX_0_VAL_irq 76
#define DT_N_S_soc_S_spi_420d1400_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_spi_420d1400_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_420d1400_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_spi_420d1400_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_spi_420d1400_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_spi_420d1400_IRQ_LEVEL 1
#define DT_N_S_soc_S_spi_420d1400_COMPAT_MATCHES_st_stm32_ospi 1
#define DT_N_S_soc_S_spi_420d1400_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_420d1400_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_spi_420d1400_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_420d1400_COMPAT_MODEL_IDX_0 "stm32-ospi"
#define DT_N_S_soc_S_spi_420d1400_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_spi_420d1400_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_spi_420d1400_P_reg {1108153344 /* 0x420d1400 */, 1024 /* 0x400 */, 2415919104 /* 0x90000000 */, 268435456 /* 0x10000000 */}
#define DT_N_S_soc_S_spi_420d1400_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_420d1400_P_reg_IDX_0 1108153344
#define DT_N_S_soc_S_spi_420d1400_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_spi_420d1400_P_reg_IDX_1 1024
#define DT_N_S_soc_S_spi_420d1400_P_reg_IDX_2_EXISTS 1
#define DT_N_S_soc_S_spi_420d1400_P_reg_IDX_2 2415919104
#define DT_N_S_soc_S_spi_420d1400_P_reg_IDX_3_EXISTS 1
#define DT_N_S_soc_S_spi_420d1400_P_reg_IDX_3 268435456
#define DT_N_S_soc_S_spi_420d1400_P_reg_EXISTS 1
#define DT_N_S_soc_S_spi_420d1400_P_interrupts {76 /* 0x4c */, 0 /* 0x0 */}
#define DT_N_S_soc_S_spi_420d1400_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_420d1400_P_interrupts_IDX_0 76
#define DT_N_S_soc_S_spi_420d1400_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_spi_420d1400_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_spi_420d1400_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_spi_420d1400_P_clock_names {"ospix", "ospi-ker", "ospi-mgr"}
#define DT_N_S_soc_S_spi_420d1400_P_clock_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_420d1400_P_clock_names_IDX_0 "ospix"
#define DT_N_S_soc_S_spi_420d1400_P_clock_names_IDX_0_STRING_UNQUOTED ospix
#define DT_N_S_soc_S_spi_420d1400_P_clock_names_IDX_0_STRING_TOKEN ospix
#define DT_N_S_soc_S_spi_420d1400_P_clock_names_IDX_0_STRING_UPPER_TOKEN OSPIX
#define DT_N_S_soc_S_spi_420d1400_P_clock_names_IDX_1_EXISTS 1
#define DT_N_S_soc_S_spi_420d1400_P_clock_names_IDX_1 "ospi-ker"
#define DT_N_S_soc_S_spi_420d1400_P_clock_names_IDX_1_STRING_UNQUOTED ospi-ker
#define DT_N_S_soc_S_spi_420d1400_P_clock_names_IDX_1_STRING_TOKEN ospi_ker
#define DT_N_S_soc_S_spi_420d1400_P_clock_names_IDX_1_STRING_UPPER_TOKEN OSPI_KER
#define DT_N_S_soc_S_spi_420d1400_P_clock_names_IDX_2_EXISTS 1
#define DT_N_S_soc_S_spi_420d1400_P_clock_names_IDX_2 "ospi-mgr"
#define DT_N_S_soc_S_spi_420d1400_P_clock_names_IDX_2_STRING_UNQUOTED ospi-mgr
#define DT_N_S_soc_S_spi_420d1400_P_clock_names_IDX_2_STRING_TOKEN ospi_mgr
#define DT_N_S_soc_S_spi_420d1400_P_clock_names_IDX_2_STRING_UPPER_TOKEN OSPI_MGR
#define DT_N_S_soc_S_spi_420d1400_P_clock_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_spi_420d1400, clock_names, 0) \
	fn(DT_N_S_soc_S_spi_420d1400, clock_names, 1) \
	fn(DT_N_S_soc_S_spi_420d1400, clock_names, 2)
#define DT_N_S_soc_S_spi_420d1400_P_clock_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_spi_420d1400, clock_names, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_spi_420d1400, clock_names, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_spi_420d1400, clock_names, 2)
#define DT_N_S_soc_S_spi_420d1400_P_clock_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_420d1400, clock_names, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_spi_420d1400, clock_names, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_spi_420d1400, clock_names, 2, __VA_ARGS__)
#define DT_N_S_soc_S_spi_420d1400_P_clock_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_spi_420d1400, clock_names, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_spi_420d1400, clock_names, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_spi_420d1400, clock_names, 2, __VA_ARGS__)
#define DT_N_S_soc_S_spi_420d1400_P_clock_names_LEN 3
#define DT_N_S_soc_S_spi_420d1400_P_clock_names_EXISTS 1
#define DT_N_S_soc_S_spi_420d1400_P_dlyb_bypass 0
#define DT_N_S_soc_S_spi_420d1400_P_dlyb_bypass_EXISTS 1
#define DT_N_S_soc_S_spi_420d1400_P_ssht_enable 0
#define DT_N_S_soc_S_spi_420d1400_P_ssht_enable_EXISTS 1
#define DT_N_S_soc_S_spi_420d1400_P_status "disabled"
#define DT_N_S_soc_S_spi_420d1400_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_spi_420d1400_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_spi_420d1400_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_spi_420d1400_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_spi_420d1400_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_420d1400_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_spi_420d1400_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_spi_420d1400_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_spi_420d1400_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_spi_420d1400, status, 0)
#define DT_N_S_soc_S_spi_420d1400_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_spi_420d1400, status, 0)
#define DT_N_S_soc_S_spi_420d1400_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_420d1400, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_420d1400_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_spi_420d1400, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_420d1400_P_status_LEN 1
#define DT_N_S_soc_S_spi_420d1400_P_status_EXISTS 1
#define DT_N_S_soc_S_spi_420d1400_P_compatible {"st,stm32-ospi"}
#define DT_N_S_soc_S_spi_420d1400_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_420d1400_P_compatible_IDX_0 "st,stm32-ospi"
#define DT_N_S_soc_S_spi_420d1400_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-ospi
#define DT_N_S_soc_S_spi_420d1400_P_compatible_IDX_0_STRING_TOKEN st_stm32_ospi
#define DT_N_S_soc_S_spi_420d1400_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_OSPI
#define DT_N_S_soc_S_spi_420d1400_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_spi_420d1400, compatible, 0)
#define DT_N_S_soc_S_spi_420d1400_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_spi_420d1400, compatible, 0)
#define DT_N_S_soc_S_spi_420d1400_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_420d1400, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_420d1400_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_spi_420d1400, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_420d1400_P_compatible_LEN 1
#define DT_N_S_soc_S_spi_420d1400_P_compatible_EXISTS 1
#define DT_N_S_soc_S_spi_420d1400_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_420d1400_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_46020c00
#define DT_N_S_soc_S_spi_420d1400_P_clocks_IDX_0_VAL_bus 144
#define DT_N_S_soc_S_spi_420d1400_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_spi_420d1400_P_clocks_IDX_0_VAL_bits 16
#define DT_N_S_soc_S_spi_420d1400_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_spi_420d1400_P_clocks_IDX_0_FOREACH_CELL(fn) fn(DT_N_S_soc_S_spi_420d1400, clocks, 0, bus) \
	fn(DT_N_S_soc_S_spi_420d1400, clocks, 0, bits)
#define DT_N_S_soc_S_spi_420d1400_P_clocks_IDX_0_FOREACH_CELL_SEP(fn, sep) fn(DT_N_S_soc_S_spi_420d1400, clocks, 0, bus) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_spi_420d1400, clocks, 0, bits)
#define DT_N_S_soc_S_spi_420d1400_P_clocks_IDX_0_NUM_CELLS 2
#define DT_N_S_soc_S_spi_420d1400_P_clocks_IDX_0_NAME "ospix"
#define DT_N_S_soc_S_spi_420d1400_P_clocks_NAME_ospix_IDX 0
#define DT_N_S_soc_S_spi_420d1400_P_clocks_NAME_ospix_FOREACH_CELL(fn) fn(DT_N_S_soc_S_spi_420d1400, clocks, ospix, bus) \
	fn(DT_N_S_soc_S_spi_420d1400, clocks, ospix, bits)
#define DT_N_S_soc_S_spi_420d1400_P_clocks_NAME_ospix_FOREACH_CELL_SEP(fn, sep) fn(DT_N_S_soc_S_spi_420d1400, clocks, ospix, bus) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_spi_420d1400, clocks, ospix, bits)
#define DT_N_S_soc_S_spi_420d1400_P_clocks_NAME_ospix_NUM_CELLS 2
#define DT_N_S_soc_S_spi_420d1400_P_clocks_NAME_ospix_PH DT_N_S_soc_S_rcc_46020c00
#define DT_N_S_soc_S_spi_420d1400_P_clocks_NAME_ospix_EXISTS 1
#define DT_N_S_soc_S_spi_420d1400_P_clocks_NAME_ospix_VAL_bus DT_N_S_soc_S_spi_420d1400_P_clocks_IDX_0_VAL_bus
#define DT_N_S_soc_S_spi_420d1400_P_clocks_NAME_ospix_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_spi_420d1400_P_clocks_NAME_ospix_VAL_bits DT_N_S_soc_S_spi_420d1400_P_clocks_IDX_0_VAL_bits
#define DT_N_S_soc_S_spi_420d1400_P_clocks_NAME_ospix_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_spi_420d1400_P_clocks_IDX_1_EXISTS 1
#define DT_N_S_soc_S_spi_420d1400_P_clocks_IDX_1_PH DT_N_S_soc_S_rcc_46020c00
#define DT_N_S_soc_S_spi_420d1400_P_clocks_IDX_1_VAL_bus 1
#define DT_N_S_soc_S_spi_420d1400_P_clocks_IDX_1_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_spi_420d1400_P_clocks_IDX_1_VAL_bits 3408100
#define DT_N_S_soc_S_spi_420d1400_P_clocks_IDX_1_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_spi_420d1400_P_clocks_IDX_1_FOREACH_CELL(fn) fn(DT_N_S_soc_S_spi_420d1400, clocks, 1, bus) \
	fn(DT_N_S_soc_S_spi_420d1400, clocks, 1, bits)
#define DT_N_S_soc_S_spi_420d1400_P_clocks_IDX_1_FOREACH_CELL_SEP(fn, sep) fn(DT_N_S_soc_S_spi_420d1400, clocks, 1, bus) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_spi_420d1400, clocks, 1, bits)
#define DT_N_S_soc_S_spi_420d1400_P_clocks_IDX_1_NUM_CELLS 2
#define DT_N_S_soc_S_spi_420d1400_P_clocks_IDX_1_NAME "ospi-ker"
#define DT_N_S_soc_S_spi_420d1400_P_clocks_NAME_ospi_ker_IDX 1
#define DT_N_S_soc_S_spi_420d1400_P_clocks_NAME_ospi_ker_FOREACH_CELL(fn) fn(DT_N_S_soc_S_spi_420d1400, clocks, ospi_ker, bus) \
	fn(DT_N_S_soc_S_spi_420d1400, clocks, ospi_ker, bits)
#define DT_N_S_soc_S_spi_420d1400_P_clocks_NAME_ospi_ker_FOREACH_CELL_SEP(fn, sep) fn(DT_N_S_soc_S_spi_420d1400, clocks, ospi_ker, bus) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_spi_420d1400, clocks, ospi_ker, bits)
#define DT_N_S_soc_S_spi_420d1400_P_clocks_NAME_ospi_ker_NUM_CELLS 2
#define DT_N_S_soc_S_spi_420d1400_P_clocks_NAME_ospi_ker_PH DT_N_S_soc_S_rcc_46020c00
#define DT_N_S_soc_S_spi_420d1400_P_clocks_NAME_ospi_ker_EXISTS 1
#define DT_N_S_soc_S_spi_420d1400_P_clocks_NAME_ospi_ker_VAL_bus DT_N_S_soc_S_spi_420d1400_P_clocks_IDX_1_VAL_bus
#define DT_N_S_soc_S_spi_420d1400_P_clocks_NAME_ospi_ker_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_spi_420d1400_P_clocks_NAME_ospi_ker_VAL_bits DT_N_S_soc_S_spi_420d1400_P_clocks_IDX_1_VAL_bits
#define DT_N_S_soc_S_spi_420d1400_P_clocks_NAME_ospi_ker_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_spi_420d1400_P_clocks_IDX_2_EXISTS 1
#define DT_N_S_soc_S_spi_420d1400_P_clocks_IDX_2_PH DT_N_S_soc_S_rcc_46020c00
#define DT_N_S_soc_S_spi_420d1400_P_clocks_IDX_2_VAL_bus 140
#define DT_N_S_soc_S_spi_420d1400_P_clocks_IDX_2_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_spi_420d1400_P_clocks_IDX_2_VAL_bits 2097152
#define DT_N_S_soc_S_spi_420d1400_P_clocks_IDX_2_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_spi_420d1400_P_clocks_IDX_2_FOREACH_CELL(fn) fn(DT_N_S_soc_S_spi_420d1400, clocks, 2, bus) \
	fn(DT_N_S_soc_S_spi_420d1400, clocks, 2, bits)
#define DT_N_S_soc_S_spi_420d1400_P_clocks_IDX_2_FOREACH_CELL_SEP(fn, sep) fn(DT_N_S_soc_S_spi_420d1400, clocks, 2, bus) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_spi_420d1400, clocks, 2, bits)
#define DT_N_S_soc_S_spi_420d1400_P_clocks_IDX_2_NUM_CELLS 2
#define DT_N_S_soc_S_spi_420d1400_P_clocks_IDX_2_NAME "ospi-mgr"
#define DT_N_S_soc_S_spi_420d1400_P_clocks_NAME_ospi_mgr_IDX 2
#define DT_N_S_soc_S_spi_420d1400_P_clocks_NAME_ospi_mgr_FOREACH_CELL(fn) fn(DT_N_S_soc_S_spi_420d1400, clocks, ospi_mgr, bus) \
	fn(DT_N_S_soc_S_spi_420d1400, clocks, ospi_mgr, bits)
#define DT_N_S_soc_S_spi_420d1400_P_clocks_NAME_ospi_mgr_FOREACH_CELL_SEP(fn, sep) fn(DT_N_S_soc_S_spi_420d1400, clocks, ospi_mgr, bus) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_spi_420d1400, clocks, ospi_mgr, bits)
#define DT_N_S_soc_S_spi_420d1400_P_clocks_NAME_ospi_mgr_NUM_CELLS 2
#define DT_N_S_soc_S_spi_420d1400_P_clocks_NAME_ospi_mgr_PH DT_N_S_soc_S_rcc_46020c00
#define DT_N_S_soc_S_spi_420d1400_P_clocks_NAME_ospi_mgr_EXISTS 1
#define DT_N_S_soc_S_spi_420d1400_P_clocks_NAME_ospi_mgr_VAL_bus DT_N_S_soc_S_spi_420d1400_P_clocks_IDX_2_VAL_bus
#define DT_N_S_soc_S_spi_420d1400_P_clocks_NAME_ospi_mgr_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_spi_420d1400_P_clocks_NAME_ospi_mgr_VAL_bits DT_N_S_soc_S_spi_420d1400_P_clocks_IDX_2_VAL_bits
#define DT_N_S_soc_S_spi_420d1400_P_clocks_NAME_ospi_mgr_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_spi_420d1400_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_spi_420d1400, clocks, 0) \
	fn(DT_N_S_soc_S_spi_420d1400, clocks, 1) \
	fn(DT_N_S_soc_S_spi_420d1400, clocks, 2)
#define DT_N_S_soc_S_spi_420d1400_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_spi_420d1400, clocks, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_spi_420d1400, clocks, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_spi_420d1400, clocks, 2)
#define DT_N_S_soc_S_spi_420d1400_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_420d1400, clocks, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_spi_420d1400, clocks, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_spi_420d1400, clocks, 2, __VA_ARGS__)
#define DT_N_S_soc_S_spi_420d1400_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_spi_420d1400, clocks, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_spi_420d1400, clocks, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_spi_420d1400, clocks, 2, __VA_ARGS__)
#define DT_N_S_soc_S_spi_420d1400_P_clocks_LEN 3
#define DT_N_S_soc_S_spi_420d1400_P_clocks_EXISTS 1
#define DT_N_S_soc_S_spi_420d1400_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_spi_420d1400_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_spi_420d1400_P_wakeup_source 0
#define DT_N_S_soc_S_spi_420d1400_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_spi_420d1400_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_spi_420d1400_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/spi@420d2400
 *
 * Node identifier: DT_N_S_soc_S_spi_420d2400
 *
 * Binding (compatible = st,stm32-ospi):
 *   $ZEPHYR_BASE\dts\bindings\ospi\st,stm32-ospi.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_spi_420d2400_PATH "/soc/spi@420d2400"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_spi_420d2400_FULL_NAME "spi@420d2400"
#define DT_N_S_soc_S_spi_420d2400_FULL_NAME_UNQUOTED spi@420d2400
#define DT_N_S_soc_S_spi_420d2400_FULL_NAME_TOKEN spi_420d2400
#define DT_N_S_soc_S_spi_420d2400_FULL_NAME_UPPER_TOKEN SPI_420D2400

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_spi_420d2400_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_spi_420d2400_CHILD_IDX 40

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_spi_420d2400_NODELABEL_NUM 1
#define DT_N_S_soc_S_spi_420d2400_FOREACH_NODELABEL(fn) fn(octospi2)
#define DT_N_S_soc_S_spi_420d2400_FOREACH_NODELABEL_VARGS(fn, ...) fn(octospi2, __VA_ARGS__)
#define DT_N_S_soc_S_spi_420d2400_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_spi_420d2400_CHILD_NUM 0
#define DT_N_S_soc_S_spi_420d2400_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_spi_420d2400_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_spi_420d2400_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_spi_420d2400_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_spi_420d2400_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_spi_420d2400_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_spi_420d2400_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_spi_420d2400_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_spi_420d2400_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_spi_420d2400_HASH fVR7hL63Ek9GLgwZ72BkjVvtnBOMgp2yIc8XtxmOpTE

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_spi_420d2400_ORD 134
#define DT_N_S_soc_S_spi_420d2400_ORD_STR_SORTABLE 00134

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_spi_420d2400_REQUIRES_ORDS \
	4, /* /soc */ \
	5, /* /soc/interrupt-controller@e000e100 */ \
	9, /* /soc/rcc@46020c00 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_spi_420d2400_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_spi_420d2400_EXISTS 1
#define DT_N_INST_1_st_stm32_ospi DT_N_S_soc_S_spi_420d2400
#define DT_N_NODELABEL_octospi2   DT_N_S_soc_S_spi_420d2400

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_spi_420d2400_REG_NUM 2
#define DT_N_S_soc_S_spi_420d2400_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_420d2400_REG_IDX_0_VAL_ADDRESS 1108157440 /* 0x420d2400 */
#define DT_N_S_soc_S_spi_420d2400_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_spi_420d2400_REG_IDX_1_EXISTS 1
#define DT_N_S_soc_S_spi_420d2400_REG_IDX_1_VAL_ADDRESS 1879048192 /* 0x70000000 */
#define DT_N_S_soc_S_spi_420d2400_REG_IDX_1_VAL_SIZE 268435456 /* 0x10000000 */
#define DT_N_S_soc_S_spi_420d2400_RANGES_NUM 0
#define DT_N_S_soc_S_spi_420d2400_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_spi_420d2400_IRQ_NUM 1
#define DT_N_S_soc_S_spi_420d2400_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_420d2400_IRQ_IDX_0_VAL_irq 120
#define DT_N_S_soc_S_spi_420d2400_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_spi_420d2400_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_420d2400_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_spi_420d2400_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_spi_420d2400_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_spi_420d2400_IRQ_LEVEL 1
#define DT_N_S_soc_S_spi_420d2400_COMPAT_MATCHES_st_stm32_ospi 1
#define DT_N_S_soc_S_spi_420d2400_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_420d2400_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_spi_420d2400_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_420d2400_COMPAT_MODEL_IDX_0 "stm32-ospi"
#define DT_N_S_soc_S_spi_420d2400_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_spi_420d2400_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_spi_420d2400_P_reg {1108157440 /* 0x420d2400 */, 1024 /* 0x400 */, 1879048192 /* 0x70000000 */, 268435456 /* 0x10000000 */}
#define DT_N_S_soc_S_spi_420d2400_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_420d2400_P_reg_IDX_0 1108157440
#define DT_N_S_soc_S_spi_420d2400_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_spi_420d2400_P_reg_IDX_1 1024
#define DT_N_S_soc_S_spi_420d2400_P_reg_IDX_2_EXISTS 1
#define DT_N_S_soc_S_spi_420d2400_P_reg_IDX_2 1879048192
#define DT_N_S_soc_S_spi_420d2400_P_reg_IDX_3_EXISTS 1
#define DT_N_S_soc_S_spi_420d2400_P_reg_IDX_3 268435456
#define DT_N_S_soc_S_spi_420d2400_P_reg_EXISTS 1
#define DT_N_S_soc_S_spi_420d2400_P_interrupts {120 /* 0x78 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_spi_420d2400_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_420d2400_P_interrupts_IDX_0 120
#define DT_N_S_soc_S_spi_420d2400_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_spi_420d2400_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_spi_420d2400_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_spi_420d2400_P_clock_names {"ospix", "ospi-ker", "ospi-mgr"}
#define DT_N_S_soc_S_spi_420d2400_P_clock_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_420d2400_P_clock_names_IDX_0 "ospix"
#define DT_N_S_soc_S_spi_420d2400_P_clock_names_IDX_0_STRING_UNQUOTED ospix
#define DT_N_S_soc_S_spi_420d2400_P_clock_names_IDX_0_STRING_TOKEN ospix
#define DT_N_S_soc_S_spi_420d2400_P_clock_names_IDX_0_STRING_UPPER_TOKEN OSPIX
#define DT_N_S_soc_S_spi_420d2400_P_clock_names_IDX_1_EXISTS 1
#define DT_N_S_soc_S_spi_420d2400_P_clock_names_IDX_1 "ospi-ker"
#define DT_N_S_soc_S_spi_420d2400_P_clock_names_IDX_1_STRING_UNQUOTED ospi-ker
#define DT_N_S_soc_S_spi_420d2400_P_clock_names_IDX_1_STRING_TOKEN ospi_ker
#define DT_N_S_soc_S_spi_420d2400_P_clock_names_IDX_1_STRING_UPPER_TOKEN OSPI_KER
#define DT_N_S_soc_S_spi_420d2400_P_clock_names_IDX_2_EXISTS 1
#define DT_N_S_soc_S_spi_420d2400_P_clock_names_IDX_2 "ospi-mgr"
#define DT_N_S_soc_S_spi_420d2400_P_clock_names_IDX_2_STRING_UNQUOTED ospi-mgr
#define DT_N_S_soc_S_spi_420d2400_P_clock_names_IDX_2_STRING_TOKEN ospi_mgr
#define DT_N_S_soc_S_spi_420d2400_P_clock_names_IDX_2_STRING_UPPER_TOKEN OSPI_MGR
#define DT_N_S_soc_S_spi_420d2400_P_clock_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_spi_420d2400, clock_names, 0) \
	fn(DT_N_S_soc_S_spi_420d2400, clock_names, 1) \
	fn(DT_N_S_soc_S_spi_420d2400, clock_names, 2)
#define DT_N_S_soc_S_spi_420d2400_P_clock_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_spi_420d2400, clock_names, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_spi_420d2400, clock_names, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_spi_420d2400, clock_names, 2)
#define DT_N_S_soc_S_spi_420d2400_P_clock_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_420d2400, clock_names, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_spi_420d2400, clock_names, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_spi_420d2400, clock_names, 2, __VA_ARGS__)
#define DT_N_S_soc_S_spi_420d2400_P_clock_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_spi_420d2400, clock_names, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_spi_420d2400, clock_names, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_spi_420d2400, clock_names, 2, __VA_ARGS__)
#define DT_N_S_soc_S_spi_420d2400_P_clock_names_LEN 3
#define DT_N_S_soc_S_spi_420d2400_P_clock_names_EXISTS 1
#define DT_N_S_soc_S_spi_420d2400_P_dlyb_bypass 0
#define DT_N_S_soc_S_spi_420d2400_P_dlyb_bypass_EXISTS 1
#define DT_N_S_soc_S_spi_420d2400_P_ssht_enable 0
#define DT_N_S_soc_S_spi_420d2400_P_ssht_enable_EXISTS 1
#define DT_N_S_soc_S_spi_420d2400_P_status "disabled"
#define DT_N_S_soc_S_spi_420d2400_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_spi_420d2400_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_spi_420d2400_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_spi_420d2400_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_spi_420d2400_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_420d2400_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_spi_420d2400_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_spi_420d2400_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_spi_420d2400_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_spi_420d2400, status, 0)
#define DT_N_S_soc_S_spi_420d2400_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_spi_420d2400, status, 0)
#define DT_N_S_soc_S_spi_420d2400_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_420d2400, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_420d2400_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_spi_420d2400, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_420d2400_P_status_LEN 1
#define DT_N_S_soc_S_spi_420d2400_P_status_EXISTS 1
#define DT_N_S_soc_S_spi_420d2400_P_compatible {"st,stm32-ospi"}
#define DT_N_S_soc_S_spi_420d2400_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_420d2400_P_compatible_IDX_0 "st,stm32-ospi"
#define DT_N_S_soc_S_spi_420d2400_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-ospi
#define DT_N_S_soc_S_spi_420d2400_P_compatible_IDX_0_STRING_TOKEN st_stm32_ospi
#define DT_N_S_soc_S_spi_420d2400_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_OSPI
#define DT_N_S_soc_S_spi_420d2400_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_spi_420d2400, compatible, 0)
#define DT_N_S_soc_S_spi_420d2400_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_spi_420d2400, compatible, 0)
#define DT_N_S_soc_S_spi_420d2400_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_420d2400, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_420d2400_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_spi_420d2400, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_420d2400_P_compatible_LEN 1
#define DT_N_S_soc_S_spi_420d2400_P_compatible_EXISTS 1
#define DT_N_S_soc_S_spi_420d2400_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_420d2400_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_46020c00
#define DT_N_S_soc_S_spi_420d2400_P_clocks_IDX_0_VAL_bus 144
#define DT_N_S_soc_S_spi_420d2400_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_spi_420d2400_P_clocks_IDX_0_VAL_bits 256
#define DT_N_S_soc_S_spi_420d2400_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_spi_420d2400_P_clocks_IDX_0_FOREACH_CELL(fn) fn(DT_N_S_soc_S_spi_420d2400, clocks, 0, bus) \
	fn(DT_N_S_soc_S_spi_420d2400, clocks, 0, bits)
#define DT_N_S_soc_S_spi_420d2400_P_clocks_IDX_0_FOREACH_CELL_SEP(fn, sep) fn(DT_N_S_soc_S_spi_420d2400, clocks, 0, bus) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_spi_420d2400, clocks, 0, bits)
#define DT_N_S_soc_S_spi_420d2400_P_clocks_IDX_0_NUM_CELLS 2
#define DT_N_S_soc_S_spi_420d2400_P_clocks_IDX_0_NAME "ospix"
#define DT_N_S_soc_S_spi_420d2400_P_clocks_NAME_ospix_IDX 0
#define DT_N_S_soc_S_spi_420d2400_P_clocks_NAME_ospix_FOREACH_CELL(fn) fn(DT_N_S_soc_S_spi_420d2400, clocks, ospix, bus) \
	fn(DT_N_S_soc_S_spi_420d2400, clocks, ospix, bits)
#define DT_N_S_soc_S_spi_420d2400_P_clocks_NAME_ospix_FOREACH_CELL_SEP(fn, sep) fn(DT_N_S_soc_S_spi_420d2400, clocks, ospix, bus) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_spi_420d2400, clocks, ospix, bits)
#define DT_N_S_soc_S_spi_420d2400_P_clocks_NAME_ospix_NUM_CELLS 2
#define DT_N_S_soc_S_spi_420d2400_P_clocks_NAME_ospix_PH DT_N_S_soc_S_rcc_46020c00
#define DT_N_S_soc_S_spi_420d2400_P_clocks_NAME_ospix_EXISTS 1
#define DT_N_S_soc_S_spi_420d2400_P_clocks_NAME_ospix_VAL_bus DT_N_S_soc_S_spi_420d2400_P_clocks_IDX_0_VAL_bus
#define DT_N_S_soc_S_spi_420d2400_P_clocks_NAME_ospix_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_spi_420d2400_P_clocks_NAME_ospix_VAL_bits DT_N_S_soc_S_spi_420d2400_P_clocks_IDX_0_VAL_bits
#define DT_N_S_soc_S_spi_420d2400_P_clocks_NAME_ospix_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_spi_420d2400_P_clocks_IDX_1_EXISTS 1
#define DT_N_S_soc_S_spi_420d2400_P_clocks_IDX_1_PH DT_N_S_soc_S_rcc_46020c00
#define DT_N_S_soc_S_spi_420d2400_P_clocks_IDX_1_VAL_bus 1
#define DT_N_S_soc_S_spi_420d2400_P_clocks_IDX_1_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_spi_420d2400_P_clocks_IDX_1_VAL_bits 3408100
#define DT_N_S_soc_S_spi_420d2400_P_clocks_IDX_1_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_spi_420d2400_P_clocks_IDX_1_FOREACH_CELL(fn) fn(DT_N_S_soc_S_spi_420d2400, clocks, 1, bus) \
	fn(DT_N_S_soc_S_spi_420d2400, clocks, 1, bits)
#define DT_N_S_soc_S_spi_420d2400_P_clocks_IDX_1_FOREACH_CELL_SEP(fn, sep) fn(DT_N_S_soc_S_spi_420d2400, clocks, 1, bus) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_spi_420d2400, clocks, 1, bits)
#define DT_N_S_soc_S_spi_420d2400_P_clocks_IDX_1_NUM_CELLS 2
#define DT_N_S_soc_S_spi_420d2400_P_clocks_IDX_1_NAME "ospi-ker"
#define DT_N_S_soc_S_spi_420d2400_P_clocks_NAME_ospi_ker_IDX 1
#define DT_N_S_soc_S_spi_420d2400_P_clocks_NAME_ospi_ker_FOREACH_CELL(fn) fn(DT_N_S_soc_S_spi_420d2400, clocks, ospi_ker, bus) \
	fn(DT_N_S_soc_S_spi_420d2400, clocks, ospi_ker, bits)
#define DT_N_S_soc_S_spi_420d2400_P_clocks_NAME_ospi_ker_FOREACH_CELL_SEP(fn, sep) fn(DT_N_S_soc_S_spi_420d2400, clocks, ospi_ker, bus) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_spi_420d2400, clocks, ospi_ker, bits)
#define DT_N_S_soc_S_spi_420d2400_P_clocks_NAME_ospi_ker_NUM_CELLS 2
#define DT_N_S_soc_S_spi_420d2400_P_clocks_NAME_ospi_ker_PH DT_N_S_soc_S_rcc_46020c00
#define DT_N_S_soc_S_spi_420d2400_P_clocks_NAME_ospi_ker_EXISTS 1
#define DT_N_S_soc_S_spi_420d2400_P_clocks_NAME_ospi_ker_VAL_bus DT_N_S_soc_S_spi_420d2400_P_clocks_IDX_1_VAL_bus
#define DT_N_S_soc_S_spi_420d2400_P_clocks_NAME_ospi_ker_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_spi_420d2400_P_clocks_NAME_ospi_ker_VAL_bits DT_N_S_soc_S_spi_420d2400_P_clocks_IDX_1_VAL_bits
#define DT_N_S_soc_S_spi_420d2400_P_clocks_NAME_ospi_ker_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_spi_420d2400_P_clocks_IDX_2_EXISTS 1
#define DT_N_S_soc_S_spi_420d2400_P_clocks_IDX_2_PH DT_N_S_soc_S_rcc_46020c00
#define DT_N_S_soc_S_spi_420d2400_P_clocks_IDX_2_VAL_bus 140
#define DT_N_S_soc_S_spi_420d2400_P_clocks_IDX_2_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_spi_420d2400_P_clocks_IDX_2_VAL_bits 2097152
#define DT_N_S_soc_S_spi_420d2400_P_clocks_IDX_2_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_spi_420d2400_P_clocks_IDX_2_FOREACH_CELL(fn) fn(DT_N_S_soc_S_spi_420d2400, clocks, 2, bus) \
	fn(DT_N_S_soc_S_spi_420d2400, clocks, 2, bits)
#define DT_N_S_soc_S_spi_420d2400_P_clocks_IDX_2_FOREACH_CELL_SEP(fn, sep) fn(DT_N_S_soc_S_spi_420d2400, clocks, 2, bus) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_spi_420d2400, clocks, 2, bits)
#define DT_N_S_soc_S_spi_420d2400_P_clocks_IDX_2_NUM_CELLS 2
#define DT_N_S_soc_S_spi_420d2400_P_clocks_IDX_2_NAME "ospi-mgr"
#define DT_N_S_soc_S_spi_420d2400_P_clocks_NAME_ospi_mgr_IDX 2
#define DT_N_S_soc_S_spi_420d2400_P_clocks_NAME_ospi_mgr_FOREACH_CELL(fn) fn(DT_N_S_soc_S_spi_420d2400, clocks, ospi_mgr, bus) \
	fn(DT_N_S_soc_S_spi_420d2400, clocks, ospi_mgr, bits)
#define DT_N_S_soc_S_spi_420d2400_P_clocks_NAME_ospi_mgr_FOREACH_CELL_SEP(fn, sep) fn(DT_N_S_soc_S_spi_420d2400, clocks, ospi_mgr, bus) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_spi_420d2400, clocks, ospi_mgr, bits)
#define DT_N_S_soc_S_spi_420d2400_P_clocks_NAME_ospi_mgr_NUM_CELLS 2
#define DT_N_S_soc_S_spi_420d2400_P_clocks_NAME_ospi_mgr_PH DT_N_S_soc_S_rcc_46020c00
#define DT_N_S_soc_S_spi_420d2400_P_clocks_NAME_ospi_mgr_EXISTS 1
#define DT_N_S_soc_S_spi_420d2400_P_clocks_NAME_ospi_mgr_VAL_bus DT_N_S_soc_S_spi_420d2400_P_clocks_IDX_2_VAL_bus
#define DT_N_S_soc_S_spi_420d2400_P_clocks_NAME_ospi_mgr_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_spi_420d2400_P_clocks_NAME_ospi_mgr_VAL_bits DT_N_S_soc_S_spi_420d2400_P_clocks_IDX_2_VAL_bits
#define DT_N_S_soc_S_spi_420d2400_P_clocks_NAME_ospi_mgr_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_spi_420d2400_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_spi_420d2400, clocks, 0) \
	fn(DT_N_S_soc_S_spi_420d2400, clocks, 1) \
	fn(DT_N_S_soc_S_spi_420d2400, clocks, 2)
#define DT_N_S_soc_S_spi_420d2400_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_spi_420d2400, clocks, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_spi_420d2400, clocks, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_spi_420d2400, clocks, 2)
#define DT_N_S_soc_S_spi_420d2400_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_420d2400, clocks, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_spi_420d2400, clocks, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_spi_420d2400, clocks, 2, __VA_ARGS__)
#define DT_N_S_soc_S_spi_420d2400_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_spi_420d2400, clocks, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_spi_420d2400, clocks, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_spi_420d2400, clocks, 2, __VA_ARGS__)
#define DT_N_S_soc_S_spi_420d2400_P_clocks_LEN 3
#define DT_N_S_soc_S_spi_420d2400_P_clocks_EXISTS 1
#define DT_N_S_soc_S_spi_420d2400_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_spi_420d2400_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_spi_420d2400_P_wakeup_source 0
#define DT_N_S_soc_S_spi_420d2400_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_spi_420d2400_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_spi_420d2400_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/spi@46002000
 *
 * Node identifier: DT_N_S_soc_S_spi_46002000
 *
 * Binding (compatible = st,stm32h7-spi):
 *   $ZEPHYR_BASE\dts\bindings\spi\st,stm32h7-spi.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_spi_46002000_PATH "/soc/spi@46002000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_spi_46002000_FULL_NAME "spi@46002000"
#define DT_N_S_soc_S_spi_46002000_FULL_NAME_UNQUOTED spi@46002000
#define DT_N_S_soc_S_spi_46002000_FULL_NAME_TOKEN spi_46002000
#define DT_N_S_soc_S_spi_46002000_FULL_NAME_UPPER_TOKEN SPI_46002000

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_spi_46002000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_spi_46002000_CHILD_IDX 16

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_spi_46002000_NODELABEL_NUM 1
#define DT_N_S_soc_S_spi_46002000_FOREACH_NODELABEL(fn) fn(spi3)
#define DT_N_S_soc_S_spi_46002000_FOREACH_NODELABEL_VARGS(fn, ...) fn(spi3, __VA_ARGS__)
#define DT_N_S_soc_S_spi_46002000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_spi_46002000_CHILD_NUM 0
#define DT_N_S_soc_S_spi_46002000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_spi_46002000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_spi_46002000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_spi_46002000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_spi_46002000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_spi_46002000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_spi_46002000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_spi_46002000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_spi_46002000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_spi_46002000_HASH fA3jvP4bvFtsXT0JpMWCXcF0pLDx0ChwstcdnWpIy5g

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_spi_46002000_ORD 135
#define DT_N_S_soc_S_spi_46002000_ORD_STR_SORTABLE 00135

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_spi_46002000_REQUIRES_ORDS \
	4, /* /soc */ \
	5, /* /soc/interrupt-controller@e000e100 */ \
	9, /* /soc/rcc@46020c00 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_spi_46002000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_spi_46002000_EXISTS 1
#define DT_N_INST_2_st_stm32h7_spi    DT_N_S_soc_S_spi_46002000
#define DT_N_INST_2_st_stm32_spi_fifo DT_N_S_soc_S_spi_46002000
#define DT_N_INST_2_st_stm32_spi      DT_N_S_soc_S_spi_46002000
#define DT_N_NODELABEL_spi3           DT_N_S_soc_S_spi_46002000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_spi_46002000_REG_NUM 1
#define DT_N_S_soc_S_spi_46002000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_46002000_REG_IDX_0_VAL_ADDRESS 1174413312 /* 0x46002000 */
#define DT_N_S_soc_S_spi_46002000_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_spi_46002000_RANGES_NUM 0
#define DT_N_S_soc_S_spi_46002000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_spi_46002000_IRQ_NUM 1
#define DT_N_S_soc_S_spi_46002000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_46002000_IRQ_IDX_0_VAL_irq 99
#define DT_N_S_soc_S_spi_46002000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_spi_46002000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_46002000_IRQ_IDX_0_VAL_priority 5
#define DT_N_S_soc_S_spi_46002000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_spi_46002000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_spi_46002000_IRQ_LEVEL 1
#define DT_N_S_soc_S_spi_46002000_COMPAT_MATCHES_st_stm32h7_spi 1
#define DT_N_S_soc_S_spi_46002000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_46002000_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_spi_46002000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_46002000_COMPAT_MODEL_IDX_0 "stm32h7-spi"
#define DT_N_S_soc_S_spi_46002000_COMPAT_MATCHES_st_stm32_spi_fifo 1
#define DT_N_S_soc_S_spi_46002000_COMPAT_VENDOR_IDX_1_EXISTS 1
#define DT_N_S_soc_S_spi_46002000_COMPAT_VENDOR_IDX_1 "STMicroelectronics"
#define DT_N_S_soc_S_spi_46002000_COMPAT_MODEL_IDX_1_EXISTS 1
#define DT_N_S_soc_S_spi_46002000_COMPAT_MODEL_IDX_1 "stm32-spi-fifo"
#define DT_N_S_soc_S_spi_46002000_COMPAT_MATCHES_st_stm32_spi 1
#define DT_N_S_soc_S_spi_46002000_COMPAT_VENDOR_IDX_2_EXISTS 1
#define DT_N_S_soc_S_spi_46002000_COMPAT_VENDOR_IDX_2 "STMicroelectronics"
#define DT_N_S_soc_S_spi_46002000_COMPAT_MODEL_IDX_2_EXISTS 1
#define DT_N_S_soc_S_spi_46002000_COMPAT_MODEL_IDX_2 "stm32-spi"
#define DT_N_S_soc_S_spi_46002000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_spi_46002000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_spi_46002000_P_midi_clock 0
#define DT_N_S_soc_S_spi_46002000_P_midi_clock_EXISTS 1
#define DT_N_S_soc_S_spi_46002000_P_mssi_clock 0
#define DT_N_S_soc_S_spi_46002000_P_mssi_clock_EXISTS 1
#define DT_N_S_soc_S_spi_46002000_P_fifo_enable 0
#define DT_N_S_soc_S_spi_46002000_P_fifo_enable_EXISTS 1
#define DT_N_S_soc_S_spi_46002000_P_reg {1174413312 /* 0x46002000 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_spi_46002000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_46002000_P_reg_IDX_0 1174413312
#define DT_N_S_soc_S_spi_46002000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_spi_46002000_P_reg_IDX_1 1024
#define DT_N_S_soc_S_spi_46002000_P_reg_EXISTS 1
#define DT_N_S_soc_S_spi_46002000_P_interrupts {99 /* 0x63 */, 5 /* 0x5 */}
#define DT_N_S_soc_S_spi_46002000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_46002000_P_interrupts_IDX_0 99
#define DT_N_S_soc_S_spi_46002000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_spi_46002000_P_interrupts_IDX_1 5
#define DT_N_S_soc_S_spi_46002000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_spi_46002000_P_ioswp 0
#define DT_N_S_soc_S_spi_46002000_P_ioswp_EXISTS 1
#define DT_N_S_soc_S_spi_46002000_P_st_spi_data_width "limited-8-16-bit"
#define DT_N_S_soc_S_spi_46002000_P_st_spi_data_width_STRING_UNQUOTED limited-8-16-bit
#define DT_N_S_soc_S_spi_46002000_P_st_spi_data_width_STRING_TOKEN limited_8_16_bit
#define DT_N_S_soc_S_spi_46002000_P_st_spi_data_width_STRING_UPPER_TOKEN LIMITED_8_16_BIT
#define DT_N_S_soc_S_spi_46002000_P_st_spi_data_width_IDX_0 "limited-8-16-bit"
#define DT_N_S_soc_S_spi_46002000_P_st_spi_data_width_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_46002000_P_st_spi_data_width_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_spi_46002000_P_st_spi_data_width_IDX_0_ENUM_VAL_limited_8_16_bit_EXISTS 1
#define DT_N_S_soc_S_spi_46002000_P_st_spi_data_width_ENUM_VAL_limited_8_16_bit_EXISTS 1
#define DT_N_S_soc_S_spi_46002000_P_st_spi_data_width_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_spi_46002000, st_spi_data_width, 0)
#define DT_N_S_soc_S_spi_46002000_P_st_spi_data_width_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_spi_46002000, st_spi_data_width, 0)
#define DT_N_S_soc_S_spi_46002000_P_st_spi_data_width_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_46002000, st_spi_data_width, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_46002000_P_st_spi_data_width_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_spi_46002000, st_spi_data_width, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_46002000_P_st_spi_data_width_LEN 1
#define DT_N_S_soc_S_spi_46002000_P_st_spi_data_width_EXISTS 1
#define DT_N_S_soc_S_spi_46002000_P_status "disabled"
#define DT_N_S_soc_S_spi_46002000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_spi_46002000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_spi_46002000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_spi_46002000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_spi_46002000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_46002000_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_spi_46002000_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_spi_46002000_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_spi_46002000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_spi_46002000, status, 0)
#define DT_N_S_soc_S_spi_46002000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_spi_46002000, status, 0)
#define DT_N_S_soc_S_spi_46002000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_46002000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_46002000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_spi_46002000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_46002000_P_status_LEN 1
#define DT_N_S_soc_S_spi_46002000_P_status_EXISTS 1
#define DT_N_S_soc_S_spi_46002000_P_compatible {"st,stm32h7-spi", "st,stm32-spi-fifo", "st,stm32-spi"}
#define DT_N_S_soc_S_spi_46002000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_46002000_P_compatible_IDX_0 "st,stm32h7-spi"
#define DT_N_S_soc_S_spi_46002000_P_compatible_IDX_0_STRING_UNQUOTED st,stm32h7-spi
#define DT_N_S_soc_S_spi_46002000_P_compatible_IDX_0_STRING_TOKEN st_stm32h7_spi
#define DT_N_S_soc_S_spi_46002000_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32H7_SPI
#define DT_N_S_soc_S_spi_46002000_P_compatible_IDX_1_EXISTS 1
#define DT_N_S_soc_S_spi_46002000_P_compatible_IDX_1 "st,stm32-spi-fifo"
#define DT_N_S_soc_S_spi_46002000_P_compatible_IDX_1_STRING_UNQUOTED st,stm32-spi-fifo
#define DT_N_S_soc_S_spi_46002000_P_compatible_IDX_1_STRING_TOKEN st_stm32_spi_fifo
#define DT_N_S_soc_S_spi_46002000_P_compatible_IDX_1_STRING_UPPER_TOKEN ST_STM32_SPI_FIFO
#define DT_N_S_soc_S_spi_46002000_P_compatible_IDX_2_EXISTS 1
#define DT_N_S_soc_S_spi_46002000_P_compatible_IDX_2 "st,stm32-spi"
#define DT_N_S_soc_S_spi_46002000_P_compatible_IDX_2_STRING_UNQUOTED st,stm32-spi
#define DT_N_S_soc_S_spi_46002000_P_compatible_IDX_2_STRING_TOKEN st_stm32_spi
#define DT_N_S_soc_S_spi_46002000_P_compatible_IDX_2_STRING_UPPER_TOKEN ST_STM32_SPI
#define DT_N_S_soc_S_spi_46002000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_spi_46002000, compatible, 0) \
	fn(DT_N_S_soc_S_spi_46002000, compatible, 1) \
	fn(DT_N_S_soc_S_spi_46002000, compatible, 2)
#define DT_N_S_soc_S_spi_46002000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_spi_46002000, compatible, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_spi_46002000, compatible, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_spi_46002000, compatible, 2)
#define DT_N_S_soc_S_spi_46002000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_46002000, compatible, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_spi_46002000, compatible, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_spi_46002000, compatible, 2, __VA_ARGS__)
#define DT_N_S_soc_S_spi_46002000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_spi_46002000, compatible, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_spi_46002000, compatible, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_spi_46002000, compatible, 2, __VA_ARGS__)
#define DT_N_S_soc_S_spi_46002000_P_compatible_LEN 3
#define DT_N_S_soc_S_spi_46002000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_spi_46002000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_46002000_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_46020c00
#define DT_N_S_soc_S_spi_46002000_P_clocks_IDX_0_VAL_bus 168
#define DT_N_S_soc_S_spi_46002000_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_spi_46002000_P_clocks_IDX_0_VAL_bits 32
#define DT_N_S_soc_S_spi_46002000_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_spi_46002000_P_clocks_IDX_0_FOREACH_CELL(fn) fn(DT_N_S_soc_S_spi_46002000, clocks, 0, bus) \
	fn(DT_N_S_soc_S_spi_46002000, clocks, 0, bits)
#define DT_N_S_soc_S_spi_46002000_P_clocks_IDX_0_FOREACH_CELL_SEP(fn, sep) fn(DT_N_S_soc_S_spi_46002000, clocks, 0, bus) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_spi_46002000, clocks, 0, bits)
#define DT_N_S_soc_S_spi_46002000_P_clocks_IDX_0_NUM_CELLS 2
#define DT_N_S_soc_S_spi_46002000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_spi_46002000, clocks, 0)
#define DT_N_S_soc_S_spi_46002000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_spi_46002000, clocks, 0)
#define DT_N_S_soc_S_spi_46002000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_46002000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_46002000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_spi_46002000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_46002000_P_clocks_LEN 1
#define DT_N_S_soc_S_spi_46002000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_spi_46002000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_spi_46002000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_spi_46002000_P_wakeup_source 0
#define DT_N_S_soc_S_spi_46002000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_spi_46002000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_spi_46002000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/timer@e000e010
 *
 * Node identifier: DT_N_S_soc_S_timer_e000e010
 *
 * Binding (compatible = arm,armv8m-systick):
 *   $ZEPHYR_BASE\dts\bindings\timer\arm,armv8m-systick.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_timer_e000e010_PATH "/soc/timer@e000e010"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_timer_e000e010_FULL_NAME "timer@e000e010"
#define DT_N_S_soc_S_timer_e000e010_FULL_NAME_UNQUOTED timer@e000e010
#define DT_N_S_soc_S_timer_e000e010_FULL_NAME_TOKEN timer_e000e010
#define DT_N_S_soc_S_timer_e000e010_FULL_NAME_UPPER_TOKEN TIMER_E000E010

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_timer_e000e010_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_timer_e000e010_CHILD_IDX 1

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_timer_e000e010_NODELABEL_NUM 1
#define DT_N_S_soc_S_timer_e000e010_FOREACH_NODELABEL(fn) fn(systick)
#define DT_N_S_soc_S_timer_e000e010_FOREACH_NODELABEL_VARGS(fn, ...) fn(systick, __VA_ARGS__)
#define DT_N_S_soc_S_timer_e000e010_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_timer_e000e010_CHILD_NUM 0
#define DT_N_S_soc_S_timer_e000e010_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_timer_e000e010_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_timer_e000e010_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_timer_e000e010_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_timer_e000e010_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_timer_e000e010_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_timer_e000e010_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_timer_e000e010_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_timer_e000e010_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_timer_e000e010_HASH aZrzPLAIRgEwRZJIvTCzJONA6gPgc4QlhkiU5oWGArA

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_timer_e000e010_ORD 136
#define DT_N_S_soc_S_timer_e000e010_ORD_STR_SORTABLE 00136

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_timer_e000e010_REQUIRES_ORDS \
	4, /* /soc */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_timer_e000e010_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_timer_e000e010_EXISTS 1
#define DT_N_INST_0_arm_armv8m_systick DT_N_S_soc_S_timer_e000e010
#define DT_N_NODELABEL_systick         DT_N_S_soc_S_timer_e000e010

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_timer_e000e010_REG_NUM 1
#define DT_N_S_soc_S_timer_e000e010_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_e000e010_REG_IDX_0_VAL_ADDRESS 3758153744 /* 0xe000e010 */
#define DT_N_S_soc_S_timer_e000e010_REG_IDX_0_VAL_SIZE 16 /* 0x10 */
#define DT_N_S_soc_S_timer_e000e010_RANGES_NUM 0
#define DT_N_S_soc_S_timer_e000e010_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_timer_e000e010_IRQ_NUM 0
#define DT_N_S_soc_S_timer_e000e010_IRQ_LEVEL 0
#define DT_N_S_soc_S_timer_e000e010_COMPAT_MATCHES_arm_armv8m_systick 1
#define DT_N_S_soc_S_timer_e000e010_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_e000e010_COMPAT_VENDOR_IDX_0 "ARM Ltd."
#define DT_N_S_soc_S_timer_e000e010_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_e000e010_COMPAT_MODEL_IDX_0 "armv8m-systick"
#define DT_N_S_soc_S_timer_e000e010_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_timer_e000e010_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_timer_e000e010_P_reg {3758153744 /* 0xe000e010 */, 16 /* 0x10 */}
#define DT_N_S_soc_S_timer_e000e010_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_e000e010_P_reg_IDX_0 3758153744
#define DT_N_S_soc_S_timer_e000e010_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_timer_e000e010_P_reg_IDX_1 16
#define DT_N_S_soc_S_timer_e000e010_P_reg_EXISTS 1
#define DT_N_S_soc_S_timer_e000e010_P_compatible {"arm,armv8m-systick"}
#define DT_N_S_soc_S_timer_e000e010_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_e000e010_P_compatible_IDX_0 "arm,armv8m-systick"
#define DT_N_S_soc_S_timer_e000e010_P_compatible_IDX_0_STRING_UNQUOTED arm,armv8m-systick
#define DT_N_S_soc_S_timer_e000e010_P_compatible_IDX_0_STRING_TOKEN arm_armv8m_systick
#define DT_N_S_soc_S_timer_e000e010_P_compatible_IDX_0_STRING_UPPER_TOKEN ARM_ARMV8M_SYSTICK
#define DT_N_S_soc_S_timer_e000e010_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timer_e000e010, compatible, 0)
#define DT_N_S_soc_S_timer_e000e010_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timer_e000e010, compatible, 0)
#define DT_N_S_soc_S_timer_e000e010_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timer_e000e010, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timer_e000e010_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timer_e000e010, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timer_e000e010_P_compatible_LEN 1
#define DT_N_S_soc_S_timer_e000e010_P_compatible_EXISTS 1
#define DT_N_S_soc_S_timer_e000e010_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_timer_e000e010_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_timer_e000e010_P_wakeup_source 0
#define DT_N_S_soc_S_timer_e000e010_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_timer_e000e010_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_timer_e000e010_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/timers@40009400
 *
 * Node identifier: DT_N_S_soc_S_timers_40009400
 *
 * Binding (compatible = st,stm32-lptim):
 *   $ZEPHYR_BASE\dts\bindings\timer\st,stm32-lptim.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_timers_40009400_PATH "/soc/timers@40009400"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_timers_40009400_FULL_NAME "timers@40009400"
#define DT_N_S_soc_S_timers_40009400_FULL_NAME_UNQUOTED timers@40009400
#define DT_N_S_soc_S_timers_40009400_FULL_NAME_TOKEN timers_40009400
#define DT_N_S_soc_S_timers_40009400_FULL_NAME_UPPER_TOKEN TIMERS_40009400

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_timers_40009400_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_timers_40009400_CHILD_IDX 22

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_timers_40009400_NODELABEL_NUM 1
#define DT_N_S_soc_S_timers_40009400_FOREACH_NODELABEL(fn) fn(lptim2)
#define DT_N_S_soc_S_timers_40009400_FOREACH_NODELABEL_VARGS(fn, ...) fn(lptim2, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40009400_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_timers_40009400_CHILD_NUM 0
#define DT_N_S_soc_S_timers_40009400_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_timers_40009400_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_timers_40009400_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_timers_40009400_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_timers_40009400_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_timers_40009400_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_timers_40009400_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_timers_40009400_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_timers_40009400_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_timers_40009400_HASH ktSr1OTg3BuCSem_DHN5RbFiy_RYLWUeBsLjcAx5YSY

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_timers_40009400_ORD 137
#define DT_N_S_soc_S_timers_40009400_ORD_STR_SORTABLE 00137

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_timers_40009400_REQUIRES_ORDS \
	4, /* /soc */ \
	5, /* /soc/interrupt-controller@e000e100 */ \
	9, /* /soc/rcc@46020c00 */ \
	75, /* /soc/rcc@46020c00/reset-controller */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_timers_40009400_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_timers_40009400_EXISTS 1
#define DT_N_INST_1_st_stm32_lptim DT_N_S_soc_S_timers_40009400
#define DT_N_NODELABEL_lptim2      DT_N_S_soc_S_timers_40009400

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_timers_40009400_REG_NUM 1
#define DT_N_S_soc_S_timers_40009400_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40009400_REG_IDX_0_VAL_ADDRESS 1073779712 /* 0x40009400 */
#define DT_N_S_soc_S_timers_40009400_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_timers_40009400_RANGES_NUM 0
#define DT_N_S_soc_S_timers_40009400_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_timers_40009400_IRQ_NUM 1
#define DT_N_S_soc_S_timers_40009400_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40009400_IRQ_IDX_0_VAL_irq 68
#define DT_N_S_soc_S_timers_40009400_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_timers_40009400_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40009400_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_timers_40009400_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_timers_40009400_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_timers_40009400_IRQ_LEVEL 1
#define DT_N_S_soc_S_timers_40009400_IRQ_NAME_global_VAL_irq DT_N_S_soc_S_timers_40009400_IRQ_IDX_0_VAL_irq
#define DT_N_S_soc_S_timers_40009400_IRQ_NAME_global_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_timers_40009400_IRQ_NAME_global_VAL_priority DT_N_S_soc_S_timers_40009400_IRQ_IDX_0_VAL_priority
#define DT_N_S_soc_S_timers_40009400_IRQ_NAME_global_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_timers_40009400_IRQ_NAME_global_CONTROLLER DT_N_S_soc_S_timers_40009400_IRQ_IDX_0_CONTROLLER
#define DT_N_S_soc_S_timers_40009400_COMPAT_MATCHES_st_stm32_lptim 1
#define DT_N_S_soc_S_timers_40009400_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40009400_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_timers_40009400_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40009400_COMPAT_MODEL_IDX_0 "stm32-lptim"
#define DT_N_S_soc_S_timers_40009400_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_timers_40009400_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_timers_40009400_P_st_prescaler 1
#define DT_N_S_soc_S_timers_40009400_P_st_prescaler_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_timers_40009400_P_st_prescaler_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40009400_P_st_prescaler_IDX_0_ENUM_VAL_1_EXISTS 1
#define DT_N_S_soc_S_timers_40009400_P_st_prescaler_ENUM_VAL_1_EXISTS 1
#define DT_N_S_soc_S_timers_40009400_P_st_prescaler_EXISTS 1
#define DT_N_S_soc_S_timers_40009400_P_reg {1073779712 /* 0x40009400 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_timers_40009400_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40009400_P_reg_IDX_0 1073779712
#define DT_N_S_soc_S_timers_40009400_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_timers_40009400_P_reg_IDX_1 1024
#define DT_N_S_soc_S_timers_40009400_P_reg_EXISTS 1
#define DT_N_S_soc_S_timers_40009400_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40009400_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_46020c00
#define DT_N_S_soc_S_timers_40009400_P_clocks_IDX_0_VAL_bus 160
#define DT_N_S_soc_S_timers_40009400_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_timers_40009400_P_clocks_IDX_0_VAL_bits 32
#define DT_N_S_soc_S_timers_40009400_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_timers_40009400_P_clocks_IDX_0_FOREACH_CELL(fn) fn(DT_N_S_soc_S_timers_40009400, clocks, 0, bus) \
	fn(DT_N_S_soc_S_timers_40009400, clocks, 0, bits)
#define DT_N_S_soc_S_timers_40009400_P_clocks_IDX_0_FOREACH_CELL_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40009400, clocks, 0, bus) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_timers_40009400, clocks, 0, bits)
#define DT_N_S_soc_S_timers_40009400_P_clocks_IDX_0_NUM_CELLS 2
#define DT_N_S_soc_S_timers_40009400_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40009400, clocks, 0)
#define DT_N_S_soc_S_timers_40009400_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40009400, clocks, 0)
#define DT_N_S_soc_S_timers_40009400_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40009400, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40009400_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40009400, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40009400_P_clocks_LEN 1
#define DT_N_S_soc_S_timers_40009400_P_clocks_EXISTS 1
#define DT_N_S_soc_S_timers_40009400_P_resets_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40009400_P_resets_IDX_0_PH DT_N_S_soc_S_rcc_46020c00_S_reset_controller
#define DT_N_S_soc_S_timers_40009400_P_resets_IDX_0_VAL_id 3845
#define DT_N_S_soc_S_timers_40009400_P_resets_IDX_0_VAL_id_EXISTS 1
#define DT_N_S_soc_S_timers_40009400_P_resets_IDX_0_FOREACH_CELL(fn) fn(DT_N_S_soc_S_timers_40009400, resets, 0, id)
#define DT_N_S_soc_S_timers_40009400_P_resets_IDX_0_FOREACH_CELL_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40009400, resets, 0, id)
#define DT_N_S_soc_S_timers_40009400_P_resets_IDX_0_NUM_CELLS 1
#define DT_N_S_soc_S_timers_40009400_P_resets_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40009400, resets, 0)
#define DT_N_S_soc_S_timers_40009400_P_resets_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40009400, resets, 0)
#define DT_N_S_soc_S_timers_40009400_P_resets_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40009400, resets, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40009400_P_resets_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40009400, resets, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40009400_P_resets_LEN 1
#define DT_N_S_soc_S_timers_40009400_P_resets_EXISTS 1
#define DT_N_S_soc_S_timers_40009400_P_st_deadtime 0
#define DT_N_S_soc_S_timers_40009400_P_st_deadtime_EXISTS 1
#define DT_N_S_soc_S_timers_40009400_P_status "disabled"
#define DT_N_S_soc_S_timers_40009400_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_timers_40009400_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_timers_40009400_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_timers_40009400_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_timers_40009400_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40009400_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_timers_40009400_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_timers_40009400_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_timers_40009400_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40009400, status, 0)
#define DT_N_S_soc_S_timers_40009400_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40009400, status, 0)
#define DT_N_S_soc_S_timers_40009400_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40009400, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40009400_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40009400, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40009400_P_status_LEN 1
#define DT_N_S_soc_S_timers_40009400_P_status_EXISTS 1
#define DT_N_S_soc_S_timers_40009400_P_compatible {"st,stm32-lptim"}
#define DT_N_S_soc_S_timers_40009400_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40009400_P_compatible_IDX_0 "st,stm32-lptim"
#define DT_N_S_soc_S_timers_40009400_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-lptim
#define DT_N_S_soc_S_timers_40009400_P_compatible_IDX_0_STRING_TOKEN st_stm32_lptim
#define DT_N_S_soc_S_timers_40009400_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_LPTIM
#define DT_N_S_soc_S_timers_40009400_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40009400, compatible, 0)
#define DT_N_S_soc_S_timers_40009400_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40009400, compatible, 0)
#define DT_N_S_soc_S_timers_40009400_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40009400, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40009400_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40009400, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40009400_P_compatible_LEN 1
#define DT_N_S_soc_S_timers_40009400_P_compatible_EXISTS 1
#define DT_N_S_soc_S_timers_40009400_P_interrupts {68 /* 0x44 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_timers_40009400_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40009400_P_interrupts_IDX_0 68
#define DT_N_S_soc_S_timers_40009400_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_timers_40009400_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_timers_40009400_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_timers_40009400_P_interrupt_names {"global"}
#define DT_N_S_soc_S_timers_40009400_P_interrupt_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40009400_P_interrupt_names_IDX_0 "global"
#define DT_N_S_soc_S_timers_40009400_P_interrupt_names_IDX_0_STRING_UNQUOTED global
#define DT_N_S_soc_S_timers_40009400_P_interrupt_names_IDX_0_STRING_TOKEN global
#define DT_N_S_soc_S_timers_40009400_P_interrupt_names_IDX_0_STRING_UPPER_TOKEN GLOBAL
#define DT_N_S_soc_S_timers_40009400_P_interrupt_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40009400, interrupt_names, 0)
#define DT_N_S_soc_S_timers_40009400_P_interrupt_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40009400, interrupt_names, 0)
#define DT_N_S_soc_S_timers_40009400_P_interrupt_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40009400, interrupt_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40009400_P_interrupt_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40009400, interrupt_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40009400_P_interrupt_names_LEN 1
#define DT_N_S_soc_S_timers_40009400_P_interrupt_names_EXISTS 1
#define DT_N_S_soc_S_timers_40009400_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_timers_40009400_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_timers_40009400_P_wakeup_source 0
#define DT_N_S_soc_S_timers_40009400_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_timers_40009400_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_timers_40009400_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/timers@46004400
 *
 * Node identifier: DT_N_S_soc_S_timers_46004400
 *
 * Binding (compatible = st,stm32-lptim):
 *   $ZEPHYR_BASE\dts\bindings\timer\st,stm32-lptim.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_timers_46004400_PATH "/soc/timers@46004400"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_timers_46004400_FULL_NAME "timers@46004400"
#define DT_N_S_soc_S_timers_46004400_FULL_NAME_UNQUOTED timers@46004400
#define DT_N_S_soc_S_timers_46004400_FULL_NAME_TOKEN timers_46004400
#define DT_N_S_soc_S_timers_46004400_FULL_NAME_UPPER_TOKEN TIMERS_46004400

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_timers_46004400_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_timers_46004400_CHILD_IDX 21

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_timers_46004400_NODELABEL_NUM 1
#define DT_N_S_soc_S_timers_46004400_FOREACH_NODELABEL(fn) fn(lptim1)
#define DT_N_S_soc_S_timers_46004400_FOREACH_NODELABEL_VARGS(fn, ...) fn(lptim1, __VA_ARGS__)
#define DT_N_S_soc_S_timers_46004400_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_timers_46004400_CHILD_NUM 0
#define DT_N_S_soc_S_timers_46004400_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_timers_46004400_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_timers_46004400_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_timers_46004400_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_timers_46004400_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_timers_46004400_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_timers_46004400_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_timers_46004400_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_timers_46004400_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_timers_46004400_HASH Rw3_RWjUvqkgbNRfobAFfs_QSwWvhGoExSRp9Zae1NY

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_timers_46004400_ORD 138
#define DT_N_S_soc_S_timers_46004400_ORD_STR_SORTABLE 00138

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_timers_46004400_REQUIRES_ORDS \
	4, /* /soc */ \
	5, /* /soc/interrupt-controller@e000e100 */ \
	9, /* /soc/rcc@46020c00 */ \
	75, /* /soc/rcc@46020c00/reset-controller */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_timers_46004400_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_timers_46004400_EXISTS 1
#define DT_N_INST_0_st_stm32_lptim DT_N_S_soc_S_timers_46004400
#define DT_N_NODELABEL_lptim1      DT_N_S_soc_S_timers_46004400

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_timers_46004400_REG_NUM 1
#define DT_N_S_soc_S_timers_46004400_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_46004400_REG_IDX_0_VAL_ADDRESS 1174422528 /* 0x46004400 */
#define DT_N_S_soc_S_timers_46004400_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_timers_46004400_RANGES_NUM 0
#define DT_N_S_soc_S_timers_46004400_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_timers_46004400_IRQ_NUM 1
#define DT_N_S_soc_S_timers_46004400_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_46004400_IRQ_IDX_0_VAL_irq 67
#define DT_N_S_soc_S_timers_46004400_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_timers_46004400_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_46004400_IRQ_IDX_0_VAL_priority 1
#define DT_N_S_soc_S_timers_46004400_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_timers_46004400_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_timers_46004400_IRQ_LEVEL 1
#define DT_N_S_soc_S_timers_46004400_IRQ_NAME_wakeup_VAL_irq DT_N_S_soc_S_timers_46004400_IRQ_IDX_0_VAL_irq
#define DT_N_S_soc_S_timers_46004400_IRQ_NAME_wakeup_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_timers_46004400_IRQ_NAME_wakeup_VAL_priority DT_N_S_soc_S_timers_46004400_IRQ_IDX_0_VAL_priority
#define DT_N_S_soc_S_timers_46004400_IRQ_NAME_wakeup_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_timers_46004400_IRQ_NAME_wakeup_CONTROLLER DT_N_S_soc_S_timers_46004400_IRQ_IDX_0_CONTROLLER
#define DT_N_S_soc_S_timers_46004400_COMPAT_MATCHES_st_stm32_lptim 1
#define DT_N_S_soc_S_timers_46004400_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_46004400_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_timers_46004400_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_46004400_COMPAT_MODEL_IDX_0 "stm32-lptim"
#define DT_N_S_soc_S_timers_46004400_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_timers_46004400_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_timers_46004400_P_st_prescaler 1
#define DT_N_S_soc_S_timers_46004400_P_st_prescaler_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_timers_46004400_P_st_prescaler_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_46004400_P_st_prescaler_IDX_0_ENUM_VAL_1_EXISTS 1
#define DT_N_S_soc_S_timers_46004400_P_st_prescaler_ENUM_VAL_1_EXISTS 1
#define DT_N_S_soc_S_timers_46004400_P_st_prescaler_EXISTS 1
#define DT_N_S_soc_S_timers_46004400_P_reg {1174422528 /* 0x46004400 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_timers_46004400_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_46004400_P_reg_IDX_0 1174422528
#define DT_N_S_soc_S_timers_46004400_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_timers_46004400_P_reg_IDX_1 1024
#define DT_N_S_soc_S_timers_46004400_P_reg_EXISTS 1
#define DT_N_S_soc_S_timers_46004400_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_46004400_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_46020c00
#define DT_N_S_soc_S_timers_46004400_P_clocks_IDX_0_VAL_bus 168
#define DT_N_S_soc_S_timers_46004400_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_timers_46004400_P_clocks_IDX_0_VAL_bits 2048
#define DT_N_S_soc_S_timers_46004400_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_timers_46004400_P_clocks_IDX_0_FOREACH_CELL(fn) fn(DT_N_S_soc_S_timers_46004400, clocks, 0, bus) \
	fn(DT_N_S_soc_S_timers_46004400, clocks, 0, bits)
#define DT_N_S_soc_S_timers_46004400_P_clocks_IDX_0_FOREACH_CELL_SEP(fn, sep) fn(DT_N_S_soc_S_timers_46004400, clocks, 0, bus) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_timers_46004400, clocks, 0, bits)
#define DT_N_S_soc_S_timers_46004400_P_clocks_IDX_0_NUM_CELLS 2
#define DT_N_S_soc_S_timers_46004400_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_46004400, clocks, 0)
#define DT_N_S_soc_S_timers_46004400_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_46004400, clocks, 0)
#define DT_N_S_soc_S_timers_46004400_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_46004400, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_46004400_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_46004400, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_46004400_P_clocks_LEN 1
#define DT_N_S_soc_S_timers_46004400_P_clocks_EXISTS 1
#define DT_N_S_soc_S_timers_46004400_P_resets_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_46004400_P_resets_IDX_0_PH DT_N_S_soc_S_rcc_46020c00_S_reset_controller
#define DT_N_S_soc_S_timers_46004400_P_resets_IDX_0_VAL_id 4107
#define DT_N_S_soc_S_timers_46004400_P_resets_IDX_0_VAL_id_EXISTS 1
#define DT_N_S_soc_S_timers_46004400_P_resets_IDX_0_FOREACH_CELL(fn) fn(DT_N_S_soc_S_timers_46004400, resets, 0, id)
#define DT_N_S_soc_S_timers_46004400_P_resets_IDX_0_FOREACH_CELL_SEP(fn, sep) fn(DT_N_S_soc_S_timers_46004400, resets, 0, id)
#define DT_N_S_soc_S_timers_46004400_P_resets_IDX_0_NUM_CELLS 1
#define DT_N_S_soc_S_timers_46004400_P_resets_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_46004400, resets, 0)
#define DT_N_S_soc_S_timers_46004400_P_resets_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_46004400, resets, 0)
#define DT_N_S_soc_S_timers_46004400_P_resets_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_46004400, resets, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_46004400_P_resets_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_46004400, resets, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_46004400_P_resets_LEN 1
#define DT_N_S_soc_S_timers_46004400_P_resets_EXISTS 1
#define DT_N_S_soc_S_timers_46004400_P_st_deadtime 0
#define DT_N_S_soc_S_timers_46004400_P_st_deadtime_EXISTS 1
#define DT_N_S_soc_S_timers_46004400_P_status "disabled"
#define DT_N_S_soc_S_timers_46004400_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_timers_46004400_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_timers_46004400_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_timers_46004400_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_timers_46004400_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_46004400_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_timers_46004400_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_timers_46004400_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_timers_46004400_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_46004400, status, 0)
#define DT_N_S_soc_S_timers_46004400_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_46004400, status, 0)
#define DT_N_S_soc_S_timers_46004400_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_46004400, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_46004400_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_46004400, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_46004400_P_status_LEN 1
#define DT_N_S_soc_S_timers_46004400_P_status_EXISTS 1
#define DT_N_S_soc_S_timers_46004400_P_compatible {"st,stm32-lptim"}
#define DT_N_S_soc_S_timers_46004400_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_46004400_P_compatible_IDX_0 "st,stm32-lptim"
#define DT_N_S_soc_S_timers_46004400_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-lptim
#define DT_N_S_soc_S_timers_46004400_P_compatible_IDX_0_STRING_TOKEN st_stm32_lptim
#define DT_N_S_soc_S_timers_46004400_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_LPTIM
#define DT_N_S_soc_S_timers_46004400_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_46004400, compatible, 0)
#define DT_N_S_soc_S_timers_46004400_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_46004400, compatible, 0)
#define DT_N_S_soc_S_timers_46004400_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_46004400, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_46004400_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_46004400, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_46004400_P_compatible_LEN 1
#define DT_N_S_soc_S_timers_46004400_P_compatible_EXISTS 1
#define DT_N_S_soc_S_timers_46004400_P_interrupts {67 /* 0x43 */, 1 /* 0x1 */}
#define DT_N_S_soc_S_timers_46004400_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_46004400_P_interrupts_IDX_0 67
#define DT_N_S_soc_S_timers_46004400_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_timers_46004400_P_interrupts_IDX_1 1
#define DT_N_S_soc_S_timers_46004400_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_timers_46004400_P_interrupt_names {"wakeup"}
#define DT_N_S_soc_S_timers_46004400_P_interrupt_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_46004400_P_interrupt_names_IDX_0 "wakeup"
#define DT_N_S_soc_S_timers_46004400_P_interrupt_names_IDX_0_STRING_UNQUOTED wakeup
#define DT_N_S_soc_S_timers_46004400_P_interrupt_names_IDX_0_STRING_TOKEN wakeup
#define DT_N_S_soc_S_timers_46004400_P_interrupt_names_IDX_0_STRING_UPPER_TOKEN WAKEUP
#define DT_N_S_soc_S_timers_46004400_P_interrupt_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_46004400, interrupt_names, 0)
#define DT_N_S_soc_S_timers_46004400_P_interrupt_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_46004400, interrupt_names, 0)
#define DT_N_S_soc_S_timers_46004400_P_interrupt_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_46004400, interrupt_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_46004400_P_interrupt_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_46004400, interrupt_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_46004400_P_interrupt_names_LEN 1
#define DT_N_S_soc_S_timers_46004400_P_interrupt_names_EXISTS 1
#define DT_N_S_soc_S_timers_46004400_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_timers_46004400_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_timers_46004400_P_wakeup_source 0
#define DT_N_S_soc_S_timers_46004400_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_timers_46004400_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_timers_46004400_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/timers@46004800
 *
 * Node identifier: DT_N_S_soc_S_timers_46004800
 *
 * Binding (compatible = st,stm32-lptim):
 *   $ZEPHYR_BASE\dts\bindings\timer\st,stm32-lptim.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_timers_46004800_PATH "/soc/timers@46004800"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_timers_46004800_FULL_NAME "timers@46004800"
#define DT_N_S_soc_S_timers_46004800_FULL_NAME_UNQUOTED timers@46004800
#define DT_N_S_soc_S_timers_46004800_FULL_NAME_TOKEN timers_46004800
#define DT_N_S_soc_S_timers_46004800_FULL_NAME_UPPER_TOKEN TIMERS_46004800

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_timers_46004800_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_timers_46004800_CHILD_IDX 23

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_timers_46004800_NODELABEL_NUM 1
#define DT_N_S_soc_S_timers_46004800_FOREACH_NODELABEL(fn) fn(lptim3)
#define DT_N_S_soc_S_timers_46004800_FOREACH_NODELABEL_VARGS(fn, ...) fn(lptim3, __VA_ARGS__)
#define DT_N_S_soc_S_timers_46004800_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_timers_46004800_CHILD_NUM 0
#define DT_N_S_soc_S_timers_46004800_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_timers_46004800_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_timers_46004800_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_timers_46004800_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_timers_46004800_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_timers_46004800_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_timers_46004800_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_timers_46004800_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_timers_46004800_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_timers_46004800_HASH _rgbJwmTbHEAvnLeIzE7YVvniDX_wSNbZB_BOmSHXzw

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_timers_46004800_ORD 139
#define DT_N_S_soc_S_timers_46004800_ORD_STR_SORTABLE 00139

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_timers_46004800_REQUIRES_ORDS \
	4, /* /soc */ \
	5, /* /soc/interrupt-controller@e000e100 */ \
	9, /* /soc/rcc@46020c00 */ \
	75, /* /soc/rcc@46020c00/reset-controller */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_timers_46004800_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_timers_46004800_EXISTS 1
#define DT_N_INST_2_st_stm32_lptim DT_N_S_soc_S_timers_46004800
#define DT_N_NODELABEL_lptim3      DT_N_S_soc_S_timers_46004800

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_timers_46004800_REG_NUM 1
#define DT_N_S_soc_S_timers_46004800_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_46004800_REG_IDX_0_VAL_ADDRESS 1174423552 /* 0x46004800 */
#define DT_N_S_soc_S_timers_46004800_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_timers_46004800_RANGES_NUM 0
#define DT_N_S_soc_S_timers_46004800_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_timers_46004800_IRQ_NUM 1
#define DT_N_S_soc_S_timers_46004800_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_46004800_IRQ_IDX_0_VAL_irq 98
#define DT_N_S_soc_S_timers_46004800_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_timers_46004800_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_46004800_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_timers_46004800_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_timers_46004800_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_timers_46004800_IRQ_LEVEL 1
#define DT_N_S_soc_S_timers_46004800_IRQ_NAME_global_VAL_irq DT_N_S_soc_S_timers_46004800_IRQ_IDX_0_VAL_irq
#define DT_N_S_soc_S_timers_46004800_IRQ_NAME_global_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_timers_46004800_IRQ_NAME_global_VAL_priority DT_N_S_soc_S_timers_46004800_IRQ_IDX_0_VAL_priority
#define DT_N_S_soc_S_timers_46004800_IRQ_NAME_global_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_timers_46004800_IRQ_NAME_global_CONTROLLER DT_N_S_soc_S_timers_46004800_IRQ_IDX_0_CONTROLLER
#define DT_N_S_soc_S_timers_46004800_COMPAT_MATCHES_st_stm32_lptim 1
#define DT_N_S_soc_S_timers_46004800_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_46004800_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_timers_46004800_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_46004800_COMPAT_MODEL_IDX_0 "stm32-lptim"
#define DT_N_S_soc_S_timers_46004800_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_timers_46004800_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_timers_46004800_P_st_prescaler 1
#define DT_N_S_soc_S_timers_46004800_P_st_prescaler_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_timers_46004800_P_st_prescaler_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_46004800_P_st_prescaler_IDX_0_ENUM_VAL_1_EXISTS 1
#define DT_N_S_soc_S_timers_46004800_P_st_prescaler_ENUM_VAL_1_EXISTS 1
#define DT_N_S_soc_S_timers_46004800_P_st_prescaler_EXISTS 1
#define DT_N_S_soc_S_timers_46004800_P_reg {1174423552 /* 0x46004800 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_timers_46004800_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_46004800_P_reg_IDX_0 1174423552
#define DT_N_S_soc_S_timers_46004800_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_timers_46004800_P_reg_IDX_1 1024
#define DT_N_S_soc_S_timers_46004800_P_reg_EXISTS 1
#define DT_N_S_soc_S_timers_46004800_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_46004800_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_46020c00
#define DT_N_S_soc_S_timers_46004800_P_clocks_IDX_0_VAL_bus 168
#define DT_N_S_soc_S_timers_46004800_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_timers_46004800_P_clocks_IDX_0_VAL_bits 4096
#define DT_N_S_soc_S_timers_46004800_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_timers_46004800_P_clocks_IDX_0_FOREACH_CELL(fn) fn(DT_N_S_soc_S_timers_46004800, clocks, 0, bus) \
	fn(DT_N_S_soc_S_timers_46004800, clocks, 0, bits)
#define DT_N_S_soc_S_timers_46004800_P_clocks_IDX_0_FOREACH_CELL_SEP(fn, sep) fn(DT_N_S_soc_S_timers_46004800, clocks, 0, bus) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_timers_46004800, clocks, 0, bits)
#define DT_N_S_soc_S_timers_46004800_P_clocks_IDX_0_NUM_CELLS 2
#define DT_N_S_soc_S_timers_46004800_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_46004800, clocks, 0)
#define DT_N_S_soc_S_timers_46004800_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_46004800, clocks, 0)
#define DT_N_S_soc_S_timers_46004800_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_46004800, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_46004800_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_46004800, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_46004800_P_clocks_LEN 1
#define DT_N_S_soc_S_timers_46004800_P_clocks_EXISTS 1
#define DT_N_S_soc_S_timers_46004800_P_resets_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_46004800_P_resets_IDX_0_PH DT_N_S_soc_S_rcc_46020c00_S_reset_controller
#define DT_N_S_soc_S_timers_46004800_P_resets_IDX_0_VAL_id 4108
#define DT_N_S_soc_S_timers_46004800_P_resets_IDX_0_VAL_id_EXISTS 1
#define DT_N_S_soc_S_timers_46004800_P_resets_IDX_0_FOREACH_CELL(fn) fn(DT_N_S_soc_S_timers_46004800, resets, 0, id)
#define DT_N_S_soc_S_timers_46004800_P_resets_IDX_0_FOREACH_CELL_SEP(fn, sep) fn(DT_N_S_soc_S_timers_46004800, resets, 0, id)
#define DT_N_S_soc_S_timers_46004800_P_resets_IDX_0_NUM_CELLS 1
#define DT_N_S_soc_S_timers_46004800_P_resets_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_46004800, resets, 0)
#define DT_N_S_soc_S_timers_46004800_P_resets_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_46004800, resets, 0)
#define DT_N_S_soc_S_timers_46004800_P_resets_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_46004800, resets, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_46004800_P_resets_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_46004800, resets, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_46004800_P_resets_LEN 1
#define DT_N_S_soc_S_timers_46004800_P_resets_EXISTS 1
#define DT_N_S_soc_S_timers_46004800_P_st_deadtime 0
#define DT_N_S_soc_S_timers_46004800_P_st_deadtime_EXISTS 1
#define DT_N_S_soc_S_timers_46004800_P_status "disabled"
#define DT_N_S_soc_S_timers_46004800_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_timers_46004800_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_timers_46004800_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_timers_46004800_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_timers_46004800_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_46004800_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_timers_46004800_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_timers_46004800_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_timers_46004800_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_46004800, status, 0)
#define DT_N_S_soc_S_timers_46004800_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_46004800, status, 0)
#define DT_N_S_soc_S_timers_46004800_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_46004800, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_46004800_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_46004800, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_46004800_P_status_LEN 1
#define DT_N_S_soc_S_timers_46004800_P_status_EXISTS 1
#define DT_N_S_soc_S_timers_46004800_P_compatible {"st,stm32-lptim"}
#define DT_N_S_soc_S_timers_46004800_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_46004800_P_compatible_IDX_0 "st,stm32-lptim"
#define DT_N_S_soc_S_timers_46004800_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-lptim
#define DT_N_S_soc_S_timers_46004800_P_compatible_IDX_0_STRING_TOKEN st_stm32_lptim
#define DT_N_S_soc_S_timers_46004800_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_LPTIM
#define DT_N_S_soc_S_timers_46004800_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_46004800, compatible, 0)
#define DT_N_S_soc_S_timers_46004800_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_46004800, compatible, 0)
#define DT_N_S_soc_S_timers_46004800_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_46004800, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_46004800_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_46004800, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_46004800_P_compatible_LEN 1
#define DT_N_S_soc_S_timers_46004800_P_compatible_EXISTS 1
#define DT_N_S_soc_S_timers_46004800_P_interrupts {98 /* 0x62 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_timers_46004800_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_46004800_P_interrupts_IDX_0 98
#define DT_N_S_soc_S_timers_46004800_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_timers_46004800_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_timers_46004800_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_timers_46004800_P_interrupt_names {"global"}
#define DT_N_S_soc_S_timers_46004800_P_interrupt_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_46004800_P_interrupt_names_IDX_0 "global"
#define DT_N_S_soc_S_timers_46004800_P_interrupt_names_IDX_0_STRING_UNQUOTED global
#define DT_N_S_soc_S_timers_46004800_P_interrupt_names_IDX_0_STRING_TOKEN global
#define DT_N_S_soc_S_timers_46004800_P_interrupt_names_IDX_0_STRING_UPPER_TOKEN GLOBAL
#define DT_N_S_soc_S_timers_46004800_P_interrupt_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_46004800, interrupt_names, 0)
#define DT_N_S_soc_S_timers_46004800_P_interrupt_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_46004800, interrupt_names, 0)
#define DT_N_S_soc_S_timers_46004800_P_interrupt_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_46004800, interrupt_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_46004800_P_interrupt_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_46004800, interrupt_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_46004800_P_interrupt_names_LEN 1
#define DT_N_S_soc_S_timers_46004800_P_interrupt_names_EXISTS 1
#define DT_N_S_soc_S_timers_46004800_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_timers_46004800_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_timers_46004800_P_wakeup_source 0
#define DT_N_S_soc_S_timers_46004800_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_timers_46004800_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_timers_46004800_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/timers@46004c00
 *
 * Node identifier: DT_N_S_soc_S_timers_46004c00
 *
 * Binding (compatible = st,stm32-lptim):
 *   $ZEPHYR_BASE\dts\bindings\timer\st,stm32-lptim.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_timers_46004c00_PATH "/soc/timers@46004c00"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_timers_46004c00_FULL_NAME "timers@46004c00"
#define DT_N_S_soc_S_timers_46004c00_FULL_NAME_UNQUOTED timers@46004c00
#define DT_N_S_soc_S_timers_46004c00_FULL_NAME_TOKEN timers_46004c00
#define DT_N_S_soc_S_timers_46004c00_FULL_NAME_UPPER_TOKEN TIMERS_46004C00

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_timers_46004c00_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_timers_46004c00_CHILD_IDX 24

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_timers_46004c00_NODELABEL_NUM 1
#define DT_N_S_soc_S_timers_46004c00_FOREACH_NODELABEL(fn) fn(lptim4)
#define DT_N_S_soc_S_timers_46004c00_FOREACH_NODELABEL_VARGS(fn, ...) fn(lptim4, __VA_ARGS__)
#define DT_N_S_soc_S_timers_46004c00_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_timers_46004c00_CHILD_NUM 0
#define DT_N_S_soc_S_timers_46004c00_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_timers_46004c00_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_timers_46004c00_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_timers_46004c00_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_timers_46004c00_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_timers_46004c00_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_timers_46004c00_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_timers_46004c00_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_timers_46004c00_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_timers_46004c00_HASH yGXzUQRCi_JkPA2aD3x2RjvBWeFWCIdKoVdkjzqyG24

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_timers_46004c00_ORD 140
#define DT_N_S_soc_S_timers_46004c00_ORD_STR_SORTABLE 00140

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_timers_46004c00_REQUIRES_ORDS \
	4, /* /soc */ \
	5, /* /soc/interrupt-controller@e000e100 */ \
	9, /* /soc/rcc@46020c00 */ \
	75, /* /soc/rcc@46020c00/reset-controller */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_timers_46004c00_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_timers_46004c00_EXISTS 1
#define DT_N_INST_3_st_stm32_lptim DT_N_S_soc_S_timers_46004c00
#define DT_N_NODELABEL_lptim4      DT_N_S_soc_S_timers_46004c00

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_timers_46004c00_REG_NUM 1
#define DT_N_S_soc_S_timers_46004c00_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_46004c00_REG_IDX_0_VAL_ADDRESS 1174424576 /* 0x46004c00 */
#define DT_N_S_soc_S_timers_46004c00_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_timers_46004c00_RANGES_NUM 0
#define DT_N_S_soc_S_timers_46004c00_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_timers_46004c00_IRQ_NUM 1
#define DT_N_S_soc_S_timers_46004c00_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_46004c00_IRQ_IDX_0_VAL_irq 110
#define DT_N_S_soc_S_timers_46004c00_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_timers_46004c00_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_46004c00_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_timers_46004c00_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_timers_46004c00_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_timers_46004c00_IRQ_LEVEL 1
#define DT_N_S_soc_S_timers_46004c00_IRQ_NAME_global_VAL_irq DT_N_S_soc_S_timers_46004c00_IRQ_IDX_0_VAL_irq
#define DT_N_S_soc_S_timers_46004c00_IRQ_NAME_global_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_timers_46004c00_IRQ_NAME_global_VAL_priority DT_N_S_soc_S_timers_46004c00_IRQ_IDX_0_VAL_priority
#define DT_N_S_soc_S_timers_46004c00_IRQ_NAME_global_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_timers_46004c00_IRQ_NAME_global_CONTROLLER DT_N_S_soc_S_timers_46004c00_IRQ_IDX_0_CONTROLLER
#define DT_N_S_soc_S_timers_46004c00_COMPAT_MATCHES_st_stm32_lptim 1
#define DT_N_S_soc_S_timers_46004c00_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_46004c00_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_timers_46004c00_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_46004c00_COMPAT_MODEL_IDX_0 "stm32-lptim"
#define DT_N_S_soc_S_timers_46004c00_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_timers_46004c00_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_timers_46004c00_P_st_prescaler 1
#define DT_N_S_soc_S_timers_46004c00_P_st_prescaler_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_timers_46004c00_P_st_prescaler_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_46004c00_P_st_prescaler_IDX_0_ENUM_VAL_1_EXISTS 1
#define DT_N_S_soc_S_timers_46004c00_P_st_prescaler_ENUM_VAL_1_EXISTS 1
#define DT_N_S_soc_S_timers_46004c00_P_st_prescaler_EXISTS 1
#define DT_N_S_soc_S_timers_46004c00_P_reg {1174424576 /* 0x46004c00 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_timers_46004c00_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_46004c00_P_reg_IDX_0 1174424576
#define DT_N_S_soc_S_timers_46004c00_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_timers_46004c00_P_reg_IDX_1 1024
#define DT_N_S_soc_S_timers_46004c00_P_reg_EXISTS 1
#define DT_N_S_soc_S_timers_46004c00_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_46004c00_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_46020c00
#define DT_N_S_soc_S_timers_46004c00_P_clocks_IDX_0_VAL_bus 168
#define DT_N_S_soc_S_timers_46004c00_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_timers_46004c00_P_clocks_IDX_0_VAL_bits 8192
#define DT_N_S_soc_S_timers_46004c00_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_timers_46004c00_P_clocks_IDX_0_FOREACH_CELL(fn) fn(DT_N_S_soc_S_timers_46004c00, clocks, 0, bus) \
	fn(DT_N_S_soc_S_timers_46004c00, clocks, 0, bits)
#define DT_N_S_soc_S_timers_46004c00_P_clocks_IDX_0_FOREACH_CELL_SEP(fn, sep) fn(DT_N_S_soc_S_timers_46004c00, clocks, 0, bus) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_timers_46004c00, clocks, 0, bits)
#define DT_N_S_soc_S_timers_46004c00_P_clocks_IDX_0_NUM_CELLS 2
#define DT_N_S_soc_S_timers_46004c00_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_46004c00, clocks, 0)
#define DT_N_S_soc_S_timers_46004c00_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_46004c00, clocks, 0)
#define DT_N_S_soc_S_timers_46004c00_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_46004c00, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_46004c00_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_46004c00, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_46004c00_P_clocks_LEN 1
#define DT_N_S_soc_S_timers_46004c00_P_clocks_EXISTS 1
#define DT_N_S_soc_S_timers_46004c00_P_resets_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_46004c00_P_resets_IDX_0_PH DT_N_S_soc_S_rcc_46020c00_S_reset_controller
#define DT_N_S_soc_S_timers_46004c00_P_resets_IDX_0_VAL_id 4109
#define DT_N_S_soc_S_timers_46004c00_P_resets_IDX_0_VAL_id_EXISTS 1
#define DT_N_S_soc_S_timers_46004c00_P_resets_IDX_0_FOREACH_CELL(fn) fn(DT_N_S_soc_S_timers_46004c00, resets, 0, id)
#define DT_N_S_soc_S_timers_46004c00_P_resets_IDX_0_FOREACH_CELL_SEP(fn, sep) fn(DT_N_S_soc_S_timers_46004c00, resets, 0, id)
#define DT_N_S_soc_S_timers_46004c00_P_resets_IDX_0_NUM_CELLS 1
#define DT_N_S_soc_S_timers_46004c00_P_resets_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_46004c00, resets, 0)
#define DT_N_S_soc_S_timers_46004c00_P_resets_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_46004c00, resets, 0)
#define DT_N_S_soc_S_timers_46004c00_P_resets_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_46004c00, resets, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_46004c00_P_resets_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_46004c00, resets, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_46004c00_P_resets_LEN 1
#define DT_N_S_soc_S_timers_46004c00_P_resets_EXISTS 1
#define DT_N_S_soc_S_timers_46004c00_P_st_deadtime 0
#define DT_N_S_soc_S_timers_46004c00_P_st_deadtime_EXISTS 1
#define DT_N_S_soc_S_timers_46004c00_P_status "disabled"
#define DT_N_S_soc_S_timers_46004c00_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_timers_46004c00_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_timers_46004c00_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_timers_46004c00_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_timers_46004c00_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_46004c00_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_timers_46004c00_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_timers_46004c00_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_timers_46004c00_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_46004c00, status, 0)
#define DT_N_S_soc_S_timers_46004c00_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_46004c00, status, 0)
#define DT_N_S_soc_S_timers_46004c00_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_46004c00, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_46004c00_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_46004c00, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_46004c00_P_status_LEN 1
#define DT_N_S_soc_S_timers_46004c00_P_status_EXISTS 1
#define DT_N_S_soc_S_timers_46004c00_P_compatible {"st,stm32-lptim"}
#define DT_N_S_soc_S_timers_46004c00_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_46004c00_P_compatible_IDX_0 "st,stm32-lptim"
#define DT_N_S_soc_S_timers_46004c00_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-lptim
#define DT_N_S_soc_S_timers_46004c00_P_compatible_IDX_0_STRING_TOKEN st_stm32_lptim
#define DT_N_S_soc_S_timers_46004c00_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_LPTIM
#define DT_N_S_soc_S_timers_46004c00_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_46004c00, compatible, 0)
#define DT_N_S_soc_S_timers_46004c00_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_46004c00, compatible, 0)
#define DT_N_S_soc_S_timers_46004c00_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_46004c00, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_46004c00_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_46004c00, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_46004c00_P_compatible_LEN 1
#define DT_N_S_soc_S_timers_46004c00_P_compatible_EXISTS 1
#define DT_N_S_soc_S_timers_46004c00_P_interrupts {110 /* 0x6e */, 0 /* 0x0 */}
#define DT_N_S_soc_S_timers_46004c00_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_46004c00_P_interrupts_IDX_0 110
#define DT_N_S_soc_S_timers_46004c00_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_timers_46004c00_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_timers_46004c00_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_timers_46004c00_P_interrupt_names {"global"}
#define DT_N_S_soc_S_timers_46004c00_P_interrupt_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_46004c00_P_interrupt_names_IDX_0 "global"
#define DT_N_S_soc_S_timers_46004c00_P_interrupt_names_IDX_0_STRING_UNQUOTED global
#define DT_N_S_soc_S_timers_46004c00_P_interrupt_names_IDX_0_STRING_TOKEN global
#define DT_N_S_soc_S_timers_46004c00_P_interrupt_names_IDX_0_STRING_UPPER_TOKEN GLOBAL
#define DT_N_S_soc_S_timers_46004c00_P_interrupt_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_46004c00, interrupt_names, 0)
#define DT_N_S_soc_S_timers_46004c00_P_interrupt_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_46004c00, interrupt_names, 0)
#define DT_N_S_soc_S_timers_46004c00_P_interrupt_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_46004c00, interrupt_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_46004c00_P_interrupt_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_46004c00, interrupt_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_46004c00_P_interrupt_names_LEN 1
#define DT_N_S_soc_S_timers_46004c00_P_interrupt_names_EXISTS 1
#define DT_N_S_soc_S_timers_46004c00_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_timers_46004c00_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_timers_46004c00_P_wakeup_source 0
#define DT_N_S_soc_S_timers_46004c00_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_timers_46004c00_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_timers_46004c00_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/ucpd@4000dc00
 *
 * Node identifier: DT_N_S_soc_S_ucpd_4000dc00
 *
 * Binding (compatible = st,stm32-ucpd):
 *   $ZEPHYR_BASE\dts\bindings\tcpc\st,stm32-ucpd.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_ucpd_4000dc00_PATH "/soc/ucpd@4000dc00"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_ucpd_4000dc00_FULL_NAME "ucpd@4000dc00"
#define DT_N_S_soc_S_ucpd_4000dc00_FULL_NAME_UNQUOTED ucpd@4000dc00
#define DT_N_S_soc_S_ucpd_4000dc00_FULL_NAME_TOKEN ucpd_4000dc00
#define DT_N_S_soc_S_ucpd_4000dc00_FULL_NAME_UPPER_TOKEN UCPD_4000DC00

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_ucpd_4000dc00_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_ucpd_4000dc00_CHILD_IDX 56

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_ucpd_4000dc00_NODELABEL_NUM 1
#define DT_N_S_soc_S_ucpd_4000dc00_FOREACH_NODELABEL(fn) fn(ucpd1)
#define DT_N_S_soc_S_ucpd_4000dc00_FOREACH_NODELABEL_VARGS(fn, ...) fn(ucpd1, __VA_ARGS__)
#define DT_N_S_soc_S_ucpd_4000dc00_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_ucpd_4000dc00_CHILD_NUM 0
#define DT_N_S_soc_S_ucpd_4000dc00_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_ucpd_4000dc00_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_ucpd_4000dc00_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_ucpd_4000dc00_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_ucpd_4000dc00_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_ucpd_4000dc00_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_ucpd_4000dc00_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_ucpd_4000dc00_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_ucpd_4000dc00_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_ucpd_4000dc00_HASH BPgWOTiknLL3WUwG_IvY2F_r5vMlIXXHpP3w8mhYNpU

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_ucpd_4000dc00_ORD 141
#define DT_N_S_soc_S_ucpd_4000dc00_ORD_STR_SORTABLE 00141

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_ucpd_4000dc00_REQUIRES_ORDS \
	4, /* /soc */ \
	5, /* /soc/interrupt-controller@e000e100 */ \
	9, /* /soc/rcc@46020c00 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_ucpd_4000dc00_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_ucpd_4000dc00_EXISTS 1
#define DT_N_INST_0_st_stm32_ucpd DT_N_S_soc_S_ucpd_4000dc00
#define DT_N_NODELABEL_ucpd1      DT_N_S_soc_S_ucpd_4000dc00

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_ucpd_4000dc00_REG_NUM 1
#define DT_N_S_soc_S_ucpd_4000dc00_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ucpd_4000dc00_REG_IDX_0_VAL_ADDRESS 1073798144 /* 0x4000dc00 */
#define DT_N_S_soc_S_ucpd_4000dc00_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_ucpd_4000dc00_RANGES_NUM 0
#define DT_N_S_soc_S_ucpd_4000dc00_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_ucpd_4000dc00_IRQ_NUM 1
#define DT_N_S_soc_S_ucpd_4000dc00_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ucpd_4000dc00_IRQ_IDX_0_VAL_irq 106
#define DT_N_S_soc_S_ucpd_4000dc00_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_ucpd_4000dc00_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ucpd_4000dc00_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_ucpd_4000dc00_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_ucpd_4000dc00_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_ucpd_4000dc00_IRQ_LEVEL 1
#define DT_N_S_soc_S_ucpd_4000dc00_COMPAT_MATCHES_st_stm32_ucpd 1
#define DT_N_S_soc_S_ucpd_4000dc00_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ucpd_4000dc00_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_ucpd_4000dc00_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ucpd_4000dc00_COMPAT_MODEL_IDX_0 "stm32-ucpd"
#define DT_N_S_soc_S_ucpd_4000dc00_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_ucpd_4000dc00_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_ucpd_4000dc00_P_reg {1073798144 /* 0x4000dc00 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_ucpd_4000dc00_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ucpd_4000dc00_P_reg_IDX_0 1073798144
#define DT_N_S_soc_S_ucpd_4000dc00_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_ucpd_4000dc00_P_reg_IDX_1 1024
#define DT_N_S_soc_S_ucpd_4000dc00_P_reg_EXISTS 1
#define DT_N_S_soc_S_ucpd_4000dc00_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ucpd_4000dc00_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_46020c00
#define DT_N_S_soc_S_ucpd_4000dc00_P_clocks_IDX_0_VAL_bus 156
#define DT_N_S_soc_S_ucpd_4000dc00_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_ucpd_4000dc00_P_clocks_IDX_0_VAL_bits 8388608
#define DT_N_S_soc_S_ucpd_4000dc00_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_ucpd_4000dc00_P_clocks_IDX_0_FOREACH_CELL(fn) fn(DT_N_S_soc_S_ucpd_4000dc00, clocks, 0, bus) \
	fn(DT_N_S_soc_S_ucpd_4000dc00, clocks, 0, bits)
#define DT_N_S_soc_S_ucpd_4000dc00_P_clocks_IDX_0_FOREACH_CELL_SEP(fn, sep) fn(DT_N_S_soc_S_ucpd_4000dc00, clocks, 0, bus) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_ucpd_4000dc00, clocks, 0, bits)
#define DT_N_S_soc_S_ucpd_4000dc00_P_clocks_IDX_0_NUM_CELLS 2
#define DT_N_S_soc_S_ucpd_4000dc00_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_ucpd_4000dc00, clocks, 0)
#define DT_N_S_soc_S_ucpd_4000dc00_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_ucpd_4000dc00, clocks, 0)
#define DT_N_S_soc_S_ucpd_4000dc00_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_ucpd_4000dc00, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_ucpd_4000dc00_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_ucpd_4000dc00, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_ucpd_4000dc00_P_clocks_LEN 1
#define DT_N_S_soc_S_ucpd_4000dc00_P_clocks_EXISTS 1
#define DT_N_S_soc_S_ucpd_4000dc00_P_interrupts {106 /* 0x6a */, 0 /* 0x0 */}
#define DT_N_S_soc_S_ucpd_4000dc00_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ucpd_4000dc00_P_interrupts_IDX_0 106
#define DT_N_S_soc_S_ucpd_4000dc00_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_ucpd_4000dc00_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_ucpd_4000dc00_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_ucpd_4000dc00_P_psc_ucpdclk 2
#define DT_N_S_soc_S_ucpd_4000dc00_P_psc_ucpdclk_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_ucpd_4000dc00_P_psc_ucpdclk_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ucpd_4000dc00_P_psc_ucpdclk_IDX_0_ENUM_VAL_2_EXISTS 1
#define DT_N_S_soc_S_ucpd_4000dc00_P_psc_ucpdclk_ENUM_VAL_2_EXISTS 1
#define DT_N_S_soc_S_ucpd_4000dc00_P_psc_ucpdclk_EXISTS 1
#define DT_N_S_soc_S_ucpd_4000dc00_P_ifrgap 17
#define DT_N_S_soc_S_ucpd_4000dc00_P_ifrgap_EXISTS 1
#define DT_N_S_soc_S_ucpd_4000dc00_P_transwin 8
#define DT_N_S_soc_S_ucpd_4000dc00_P_transwin_EXISTS 1
#define DT_N_S_soc_S_ucpd_4000dc00_P_hbitclkdiv 14
#define DT_N_S_soc_S_ucpd_4000dc00_P_hbitclkdiv_EXISTS 1
#define DT_N_S_soc_S_ucpd_4000dc00_P_dead_battery 0
#define DT_N_S_soc_S_ucpd_4000dc00_P_dead_battery_EXISTS 1
#define DT_N_S_soc_S_ucpd_4000dc00_P_status "disabled"
#define DT_N_S_soc_S_ucpd_4000dc00_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_ucpd_4000dc00_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_ucpd_4000dc00_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_ucpd_4000dc00_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_ucpd_4000dc00_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ucpd_4000dc00_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_ucpd_4000dc00_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_ucpd_4000dc00_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_ucpd_4000dc00_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_ucpd_4000dc00, status, 0)
#define DT_N_S_soc_S_ucpd_4000dc00_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_ucpd_4000dc00, status, 0)
#define DT_N_S_soc_S_ucpd_4000dc00_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_ucpd_4000dc00, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_ucpd_4000dc00_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_ucpd_4000dc00, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_ucpd_4000dc00_P_status_LEN 1
#define DT_N_S_soc_S_ucpd_4000dc00_P_status_EXISTS 1
#define DT_N_S_soc_S_ucpd_4000dc00_P_compatible {"st,stm32-ucpd"}
#define DT_N_S_soc_S_ucpd_4000dc00_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ucpd_4000dc00_P_compatible_IDX_0 "st,stm32-ucpd"
#define DT_N_S_soc_S_ucpd_4000dc00_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-ucpd
#define DT_N_S_soc_S_ucpd_4000dc00_P_compatible_IDX_0_STRING_TOKEN st_stm32_ucpd
#define DT_N_S_soc_S_ucpd_4000dc00_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_UCPD
#define DT_N_S_soc_S_ucpd_4000dc00_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_ucpd_4000dc00, compatible, 0)
#define DT_N_S_soc_S_ucpd_4000dc00_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_ucpd_4000dc00, compatible, 0)
#define DT_N_S_soc_S_ucpd_4000dc00_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_ucpd_4000dc00, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_ucpd_4000dc00_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_ucpd_4000dc00, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_ucpd_4000dc00_P_compatible_LEN 1
#define DT_N_S_soc_S_ucpd_4000dc00_P_compatible_EXISTS 1
#define DT_N_S_soc_S_ucpd_4000dc00_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_ucpd_4000dc00_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_ucpd_4000dc00_P_wakeup_source 0
#define DT_N_S_soc_S_ucpd_4000dc00_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_ucpd_4000dc00_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_ucpd_4000dc00_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/vrefbuf@46007400
 *
 * Node identifier: DT_N_S_soc_S_vrefbuf_46007400
 *
 * Binding (compatible = st,stm32-vrefbuf):
 *   $ZEPHYR_BASE\dts\bindings\regulator\st,stm32-vrefbuf.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_vrefbuf_46007400_PATH "/soc/vrefbuf@46007400"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_vrefbuf_46007400_FULL_NAME "vrefbuf@46007400"
#define DT_N_S_soc_S_vrefbuf_46007400_FULL_NAME_UNQUOTED vrefbuf@46007400
#define DT_N_S_soc_S_vrefbuf_46007400_FULL_NAME_TOKEN vrefbuf_46007400
#define DT_N_S_soc_S_vrefbuf_46007400_FULL_NAME_UPPER_TOKEN VREFBUF_46007400

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_vrefbuf_46007400_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_vrefbuf_46007400_CHILD_IDX 49

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_vrefbuf_46007400_NODELABEL_NUM 1
#define DT_N_S_soc_S_vrefbuf_46007400_FOREACH_NODELABEL(fn) fn(vrefbuf)
#define DT_N_S_soc_S_vrefbuf_46007400_FOREACH_NODELABEL_VARGS(fn, ...) fn(vrefbuf, __VA_ARGS__)
#define DT_N_S_soc_S_vrefbuf_46007400_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_vrefbuf_46007400_CHILD_NUM 0
#define DT_N_S_soc_S_vrefbuf_46007400_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_vrefbuf_46007400_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_vrefbuf_46007400_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_vrefbuf_46007400_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_vrefbuf_46007400_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_vrefbuf_46007400_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_vrefbuf_46007400_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_vrefbuf_46007400_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_vrefbuf_46007400_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_vrefbuf_46007400_HASH k75KpN__CNJlYAOhdnuglFtyYLzKm_LaX2PM7J4kC9E

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_vrefbuf_46007400_ORD 142
#define DT_N_S_soc_S_vrefbuf_46007400_ORD_STR_SORTABLE 00142

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_vrefbuf_46007400_REQUIRES_ORDS \
	4, /* /soc */ \
	9, /* /soc/rcc@46020c00 */ \
	75, /* /soc/rcc@46020c00/reset-controller */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_vrefbuf_46007400_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_vrefbuf_46007400_EXISTS 1
#define DT_N_INST_0_st_stm32_vrefbuf DT_N_S_soc_S_vrefbuf_46007400
#define DT_N_NODELABEL_vrefbuf       DT_N_S_soc_S_vrefbuf_46007400

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_vrefbuf_46007400_REG_NUM 1
#define DT_N_S_soc_S_vrefbuf_46007400_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_vrefbuf_46007400_REG_IDX_0_VAL_ADDRESS 1174434816 /* 0x46007400 */
#define DT_N_S_soc_S_vrefbuf_46007400_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_vrefbuf_46007400_RANGES_NUM 0
#define DT_N_S_soc_S_vrefbuf_46007400_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_vrefbuf_46007400_IRQ_NUM 0
#define DT_N_S_soc_S_vrefbuf_46007400_IRQ_LEVEL 0
#define DT_N_S_soc_S_vrefbuf_46007400_COMPAT_MATCHES_st_stm32_vrefbuf 1
#define DT_N_S_soc_S_vrefbuf_46007400_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_vrefbuf_46007400_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_vrefbuf_46007400_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_vrefbuf_46007400_COMPAT_MODEL_IDX_0 "stm32-vrefbuf"
#define DT_N_S_soc_S_vrefbuf_46007400_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_vrefbuf_46007400_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_vrefbuf_46007400_P_reg {1174434816 /* 0x46007400 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_vrefbuf_46007400_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_vrefbuf_46007400_P_reg_IDX_0 1174434816
#define DT_N_S_soc_S_vrefbuf_46007400_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_vrefbuf_46007400_P_reg_IDX_1 1024
#define DT_N_S_soc_S_vrefbuf_46007400_P_reg_EXISTS 1
#define DT_N_S_soc_S_vrefbuf_46007400_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_vrefbuf_46007400_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_46020c00
#define DT_N_S_soc_S_vrefbuf_46007400_P_clocks_IDX_0_VAL_bus 168
#define DT_N_S_soc_S_vrefbuf_46007400_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_vrefbuf_46007400_P_clocks_IDX_0_VAL_bits 1048576
#define DT_N_S_soc_S_vrefbuf_46007400_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_vrefbuf_46007400_P_clocks_IDX_0_FOREACH_CELL(fn) fn(DT_N_S_soc_S_vrefbuf_46007400, clocks, 0, bus) \
	fn(DT_N_S_soc_S_vrefbuf_46007400, clocks, 0, bits)
#define DT_N_S_soc_S_vrefbuf_46007400_P_clocks_IDX_0_FOREACH_CELL_SEP(fn, sep) fn(DT_N_S_soc_S_vrefbuf_46007400, clocks, 0, bus) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_vrefbuf_46007400, clocks, 0, bits)
#define DT_N_S_soc_S_vrefbuf_46007400_P_clocks_IDX_0_NUM_CELLS 2
#define DT_N_S_soc_S_vrefbuf_46007400_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_vrefbuf_46007400, clocks, 0)
#define DT_N_S_soc_S_vrefbuf_46007400_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_vrefbuf_46007400, clocks, 0)
#define DT_N_S_soc_S_vrefbuf_46007400_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_vrefbuf_46007400, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_vrefbuf_46007400_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_vrefbuf_46007400, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_vrefbuf_46007400_P_clocks_LEN 1
#define DT_N_S_soc_S_vrefbuf_46007400_P_clocks_EXISTS 1
#define DT_N_S_soc_S_vrefbuf_46007400_P_resets_IDX_0_EXISTS 1
#define DT_N_S_soc_S_vrefbuf_46007400_P_resets_IDX_0_PH DT_N_S_soc_S_rcc_46020c00_S_reset_controller
#define DT_N_S_soc_S_vrefbuf_46007400_P_resets_IDX_0_VAL_id 4116
#define DT_N_S_soc_S_vrefbuf_46007400_P_resets_IDX_0_VAL_id_EXISTS 1
#define DT_N_S_soc_S_vrefbuf_46007400_P_resets_IDX_0_FOREACH_CELL(fn) fn(DT_N_S_soc_S_vrefbuf_46007400, resets, 0, id)
#define DT_N_S_soc_S_vrefbuf_46007400_P_resets_IDX_0_FOREACH_CELL_SEP(fn, sep) fn(DT_N_S_soc_S_vrefbuf_46007400, resets, 0, id)
#define DT_N_S_soc_S_vrefbuf_46007400_P_resets_IDX_0_NUM_CELLS 1
#define DT_N_S_soc_S_vrefbuf_46007400_P_resets_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_vrefbuf_46007400, resets, 0)
#define DT_N_S_soc_S_vrefbuf_46007400_P_resets_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_vrefbuf_46007400, resets, 0)
#define DT_N_S_soc_S_vrefbuf_46007400_P_resets_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_vrefbuf_46007400, resets, 0, __VA_ARGS__)
#define DT_N_S_soc_S_vrefbuf_46007400_P_resets_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_vrefbuf_46007400, resets, 0, __VA_ARGS__)
#define DT_N_S_soc_S_vrefbuf_46007400_P_resets_LEN 1
#define DT_N_S_soc_S_vrefbuf_46007400_P_resets_EXISTS 1
#define DT_N_S_soc_S_vrefbuf_46007400_P_ref_voltages {1500000 /* 0x16e360 */, 1800000 /* 0x1b7740 */, 2048000 /* 0x1f4000 */, 2500000 /* 0x2625a0 */}
#define DT_N_S_soc_S_vrefbuf_46007400_P_ref_voltages_IDX_0_EXISTS 1
#define DT_N_S_soc_S_vrefbuf_46007400_P_ref_voltages_IDX_0 1500000
#define DT_N_S_soc_S_vrefbuf_46007400_P_ref_voltages_IDX_1_EXISTS 1
#define DT_N_S_soc_S_vrefbuf_46007400_P_ref_voltages_IDX_1 1800000
#define DT_N_S_soc_S_vrefbuf_46007400_P_ref_voltages_IDX_2_EXISTS 1
#define DT_N_S_soc_S_vrefbuf_46007400_P_ref_voltages_IDX_2 2048000
#define DT_N_S_soc_S_vrefbuf_46007400_P_ref_voltages_IDX_3_EXISTS 1
#define DT_N_S_soc_S_vrefbuf_46007400_P_ref_voltages_IDX_3 2500000
#define DT_N_S_soc_S_vrefbuf_46007400_P_ref_voltages_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_vrefbuf_46007400, ref_voltages, 0) \
	fn(DT_N_S_soc_S_vrefbuf_46007400, ref_voltages, 1) \
	fn(DT_N_S_soc_S_vrefbuf_46007400, ref_voltages, 2) \
	fn(DT_N_S_soc_S_vrefbuf_46007400, ref_voltages, 3)
#define DT_N_S_soc_S_vrefbuf_46007400_P_ref_voltages_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_vrefbuf_46007400, ref_voltages, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_vrefbuf_46007400, ref_voltages, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_vrefbuf_46007400, ref_voltages, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_vrefbuf_46007400, ref_voltages, 3)
#define DT_N_S_soc_S_vrefbuf_46007400_P_ref_voltages_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_vrefbuf_46007400, ref_voltages, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_vrefbuf_46007400, ref_voltages, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_vrefbuf_46007400, ref_voltages, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_vrefbuf_46007400, ref_voltages, 3, __VA_ARGS__)
#define DT_N_S_soc_S_vrefbuf_46007400_P_ref_voltages_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_vrefbuf_46007400, ref_voltages, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_vrefbuf_46007400, ref_voltages, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_vrefbuf_46007400, ref_voltages, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_vrefbuf_46007400, ref_voltages, 3, __VA_ARGS__)
#define DT_N_S_soc_S_vrefbuf_46007400_P_ref_voltages_LEN 4
#define DT_N_S_soc_S_vrefbuf_46007400_P_ref_voltages_EXISTS 1
#define DT_N_S_soc_S_vrefbuf_46007400_P_vrefp_output_enable 0
#define DT_N_S_soc_S_vrefbuf_46007400_P_vrefp_output_enable_EXISTS 1
#define DT_N_S_soc_S_vrefbuf_46007400_P_status "disabled"
#define DT_N_S_soc_S_vrefbuf_46007400_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_vrefbuf_46007400_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_vrefbuf_46007400_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_vrefbuf_46007400_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_vrefbuf_46007400_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_vrefbuf_46007400_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_vrefbuf_46007400_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_vrefbuf_46007400_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_vrefbuf_46007400_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_vrefbuf_46007400, status, 0)
#define DT_N_S_soc_S_vrefbuf_46007400_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_vrefbuf_46007400, status, 0)
#define DT_N_S_soc_S_vrefbuf_46007400_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_vrefbuf_46007400, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_vrefbuf_46007400_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_vrefbuf_46007400, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_vrefbuf_46007400_P_status_LEN 1
#define DT_N_S_soc_S_vrefbuf_46007400_P_status_EXISTS 1
#define DT_N_S_soc_S_vrefbuf_46007400_P_compatible {"st,stm32-vrefbuf"}
#define DT_N_S_soc_S_vrefbuf_46007400_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_vrefbuf_46007400_P_compatible_IDX_0 "st,stm32-vrefbuf"
#define DT_N_S_soc_S_vrefbuf_46007400_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-vrefbuf
#define DT_N_S_soc_S_vrefbuf_46007400_P_compatible_IDX_0_STRING_TOKEN st_stm32_vrefbuf
#define DT_N_S_soc_S_vrefbuf_46007400_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_VREFBUF
#define DT_N_S_soc_S_vrefbuf_46007400_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_vrefbuf_46007400, compatible, 0)
#define DT_N_S_soc_S_vrefbuf_46007400_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_vrefbuf_46007400, compatible, 0)
#define DT_N_S_soc_S_vrefbuf_46007400_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_vrefbuf_46007400, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_vrefbuf_46007400_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_vrefbuf_46007400, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_vrefbuf_46007400_P_compatible_LEN 1
#define DT_N_S_soc_S_vrefbuf_46007400_P_compatible_EXISTS 1
#define DT_N_S_soc_S_vrefbuf_46007400_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_vrefbuf_46007400_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_vrefbuf_46007400_P_wakeup_source 0
#define DT_N_S_soc_S_vrefbuf_46007400_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_vrefbuf_46007400_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_vrefbuf_46007400_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_vrefbuf_46007400_P_regulator_always_on 0
#define DT_N_S_soc_S_vrefbuf_46007400_P_regulator_always_on_EXISTS 1
#define DT_N_S_soc_S_vrefbuf_46007400_P_regulator_boot_on 0
#define DT_N_S_soc_S_vrefbuf_46007400_P_regulator_boot_on_EXISTS 1

/*
 * Devicetree node: /soc/watchdog@40002c00
 *
 * Node identifier: DT_N_S_soc_S_watchdog_40002c00
 *
 * Binding (compatible = st,stm32-window-watchdog):
 *   $ZEPHYR_BASE\dts\bindings\watchdog\st,stm32-window-watchdog.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_watchdog_40002c00_PATH "/soc/watchdog@40002c00"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_watchdog_40002c00_FULL_NAME "watchdog@40002c00"
#define DT_N_S_soc_S_watchdog_40002c00_FULL_NAME_UNQUOTED watchdog@40002c00
#define DT_N_S_soc_S_watchdog_40002c00_FULL_NAME_TOKEN watchdog_40002c00
#define DT_N_S_soc_S_watchdog_40002c00_FULL_NAME_UPPER_TOKEN WATCHDOG_40002C00

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_watchdog_40002c00_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_watchdog_40002c00_CHILD_IDX 7

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_watchdog_40002c00_NODELABEL_NUM 2
#define DT_N_S_soc_S_watchdog_40002c00_FOREACH_NODELABEL(fn) fn(wwdg) fn(wwdg1)
#define DT_N_S_soc_S_watchdog_40002c00_FOREACH_NODELABEL_VARGS(fn, ...) fn(wwdg, __VA_ARGS__) fn(wwdg1, __VA_ARGS__)
#define DT_N_S_soc_S_watchdog_40002c00_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_watchdog_40002c00_CHILD_NUM 0
#define DT_N_S_soc_S_watchdog_40002c00_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_watchdog_40002c00_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_watchdog_40002c00_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_watchdog_40002c00_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_watchdog_40002c00_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_watchdog_40002c00_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_watchdog_40002c00_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_watchdog_40002c00_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_watchdog_40002c00_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_watchdog_40002c00_HASH NKEpaR6mtDKOWUZ_R2tC3uFejChIy267XTRT9LC__CA

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_watchdog_40002c00_ORD 143
#define DT_N_S_soc_S_watchdog_40002c00_ORD_STR_SORTABLE 00143

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_watchdog_40002c00_REQUIRES_ORDS \
	4, /* /soc */ \
	5, /* /soc/interrupt-controller@e000e100 */ \
	9, /* /soc/rcc@46020c00 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_watchdog_40002c00_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_watchdog_40002c00_EXISTS 1
#define DT_N_INST_0_st_stm32_window_watchdog DT_N_S_soc_S_watchdog_40002c00
#define DT_N_NODELABEL_wwdg                  DT_N_S_soc_S_watchdog_40002c00
#define DT_N_NODELABEL_wwdg1                 DT_N_S_soc_S_watchdog_40002c00

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_watchdog_40002c00_REG_NUM 1
#define DT_N_S_soc_S_watchdog_40002c00_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_watchdog_40002c00_REG_IDX_0_VAL_ADDRESS 1073753088 /* 0x40002c00 */
#define DT_N_S_soc_S_watchdog_40002c00_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_watchdog_40002c00_RANGES_NUM 0
#define DT_N_S_soc_S_watchdog_40002c00_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_watchdog_40002c00_IRQ_NUM 1
#define DT_N_S_soc_S_watchdog_40002c00_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_watchdog_40002c00_IRQ_IDX_0_VAL_irq 0
#define DT_N_S_soc_S_watchdog_40002c00_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_watchdog_40002c00_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_watchdog_40002c00_IRQ_IDX_0_VAL_priority 7
#define DT_N_S_soc_S_watchdog_40002c00_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_watchdog_40002c00_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_watchdog_40002c00_IRQ_LEVEL 1
#define DT_N_S_soc_S_watchdog_40002c00_COMPAT_MATCHES_st_stm32_window_watchdog 1
#define DT_N_S_soc_S_watchdog_40002c00_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_watchdog_40002c00_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_watchdog_40002c00_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_watchdog_40002c00_COMPAT_MODEL_IDX_0 "stm32-window-watchdog"
#define DT_N_S_soc_S_watchdog_40002c00_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_watchdog_40002c00_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_watchdog_40002c00_P_reg {1073753088 /* 0x40002c00 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_watchdog_40002c00_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_watchdog_40002c00_P_reg_IDX_0 1073753088
#define DT_N_S_soc_S_watchdog_40002c00_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_watchdog_40002c00_P_reg_IDX_1 4096
#define DT_N_S_soc_S_watchdog_40002c00_P_reg_EXISTS 1
#define DT_N_S_soc_S_watchdog_40002c00_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_watchdog_40002c00_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_46020c00
#define DT_N_S_soc_S_watchdog_40002c00_P_clocks_IDX_0_VAL_bus 156
#define DT_N_S_soc_S_watchdog_40002c00_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_watchdog_40002c00_P_clocks_IDX_0_VAL_bits 2048
#define DT_N_S_soc_S_watchdog_40002c00_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_watchdog_40002c00_P_clocks_IDX_0_FOREACH_CELL(fn) fn(DT_N_S_soc_S_watchdog_40002c00, clocks, 0, bus) \
	fn(DT_N_S_soc_S_watchdog_40002c00, clocks, 0, bits)
#define DT_N_S_soc_S_watchdog_40002c00_P_clocks_IDX_0_FOREACH_CELL_SEP(fn, sep) fn(DT_N_S_soc_S_watchdog_40002c00, clocks, 0, bus) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_watchdog_40002c00, clocks, 0, bits)
#define DT_N_S_soc_S_watchdog_40002c00_P_clocks_IDX_0_NUM_CELLS 2
#define DT_N_S_soc_S_watchdog_40002c00_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_watchdog_40002c00, clocks, 0)
#define DT_N_S_soc_S_watchdog_40002c00_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_watchdog_40002c00, clocks, 0)
#define DT_N_S_soc_S_watchdog_40002c00_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_watchdog_40002c00, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_watchdog_40002c00_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_watchdog_40002c00, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_watchdog_40002c00_P_clocks_LEN 1
#define DT_N_S_soc_S_watchdog_40002c00_P_clocks_EXISTS 1
#define DT_N_S_soc_S_watchdog_40002c00_P_status "disabled"
#define DT_N_S_soc_S_watchdog_40002c00_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_watchdog_40002c00_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_watchdog_40002c00_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_watchdog_40002c00_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_watchdog_40002c00_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_watchdog_40002c00_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_watchdog_40002c00_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_watchdog_40002c00_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_watchdog_40002c00_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_watchdog_40002c00, status, 0)
#define DT_N_S_soc_S_watchdog_40002c00_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_watchdog_40002c00, status, 0)
#define DT_N_S_soc_S_watchdog_40002c00_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_watchdog_40002c00, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_watchdog_40002c00_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_watchdog_40002c00, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_watchdog_40002c00_P_status_LEN 1
#define DT_N_S_soc_S_watchdog_40002c00_P_status_EXISTS 1
#define DT_N_S_soc_S_watchdog_40002c00_P_compatible {"st,stm32-window-watchdog"}
#define DT_N_S_soc_S_watchdog_40002c00_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_watchdog_40002c00_P_compatible_IDX_0 "st,stm32-window-watchdog"
#define DT_N_S_soc_S_watchdog_40002c00_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-window-watchdog
#define DT_N_S_soc_S_watchdog_40002c00_P_compatible_IDX_0_STRING_TOKEN st_stm32_window_watchdog
#define DT_N_S_soc_S_watchdog_40002c00_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_WINDOW_WATCHDOG
#define DT_N_S_soc_S_watchdog_40002c00_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_watchdog_40002c00, compatible, 0)
#define DT_N_S_soc_S_watchdog_40002c00_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_watchdog_40002c00, compatible, 0)
#define DT_N_S_soc_S_watchdog_40002c00_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_watchdog_40002c00, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_watchdog_40002c00_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_watchdog_40002c00, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_watchdog_40002c00_P_compatible_LEN 1
#define DT_N_S_soc_S_watchdog_40002c00_P_compatible_EXISTS 1
#define DT_N_S_soc_S_watchdog_40002c00_P_interrupts {0 /* 0x0 */, 7 /* 0x7 */}
#define DT_N_S_soc_S_watchdog_40002c00_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_watchdog_40002c00_P_interrupts_IDX_0 0
#define DT_N_S_soc_S_watchdog_40002c00_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_watchdog_40002c00_P_interrupts_IDX_1 7
#define DT_N_S_soc_S_watchdog_40002c00_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_watchdog_40002c00_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_watchdog_40002c00_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_watchdog_40002c00_P_wakeup_source 0
#define DT_N_S_soc_S_watchdog_40002c00_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_watchdog_40002c00_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_watchdog_40002c00_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/watchdog@40003000
 *
 * Node identifier: DT_N_S_soc_S_watchdog_40003000
 *
 * Binding (compatible = st,stm32-watchdog):
 *   $ZEPHYR_BASE\dts\bindings\watchdog\st,stm32-watchdog.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_watchdog_40003000_PATH "/soc/watchdog@40003000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_watchdog_40003000_FULL_NAME "watchdog@40003000"
#define DT_N_S_soc_S_watchdog_40003000_FULL_NAME_UNQUOTED watchdog@40003000
#define DT_N_S_soc_S_watchdog_40003000_FULL_NAME_TOKEN watchdog_40003000
#define DT_N_S_soc_S_watchdog_40003000_FULL_NAME_UPPER_TOKEN WATCHDOG_40003000

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_watchdog_40003000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_watchdog_40003000_CHILD_IDX 6

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_watchdog_40003000_NODELABEL_NUM 1
#define DT_N_S_soc_S_watchdog_40003000_FOREACH_NODELABEL(fn) fn(iwdg)
#define DT_N_S_soc_S_watchdog_40003000_FOREACH_NODELABEL_VARGS(fn, ...) fn(iwdg, __VA_ARGS__)
#define DT_N_S_soc_S_watchdog_40003000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_watchdog_40003000_CHILD_NUM 0
#define DT_N_S_soc_S_watchdog_40003000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_watchdog_40003000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_watchdog_40003000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_watchdog_40003000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_watchdog_40003000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_watchdog_40003000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_watchdog_40003000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_watchdog_40003000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_watchdog_40003000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_watchdog_40003000_HASH ZgrqJ_c2LlWOgbyPiYriITNa7e_ieqQvmB0duI6_QGU

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_watchdog_40003000_ORD 144
#define DT_N_S_soc_S_watchdog_40003000_ORD_STR_SORTABLE 00144

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_watchdog_40003000_REQUIRES_ORDS \
	4, /* /soc */ \
	5, /* /soc/interrupt-controller@e000e100 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_watchdog_40003000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_watchdog_40003000_EXISTS 1
#define DT_N_ALIAS_watchdog0          DT_N_S_soc_S_watchdog_40003000
#define DT_N_INST_0_st_stm32_watchdog DT_N_S_soc_S_watchdog_40003000
#define DT_N_NODELABEL_iwdg           DT_N_S_soc_S_watchdog_40003000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_watchdog_40003000_REG_NUM 1
#define DT_N_S_soc_S_watchdog_40003000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_watchdog_40003000_REG_IDX_0_VAL_ADDRESS 1073754112 /* 0x40003000 */
#define DT_N_S_soc_S_watchdog_40003000_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_watchdog_40003000_RANGES_NUM 0
#define DT_N_S_soc_S_watchdog_40003000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_watchdog_40003000_IRQ_NUM 1
#define DT_N_S_soc_S_watchdog_40003000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_watchdog_40003000_IRQ_IDX_0_VAL_irq 27
#define DT_N_S_soc_S_watchdog_40003000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_watchdog_40003000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_watchdog_40003000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_watchdog_40003000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_watchdog_40003000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_watchdog_40003000_IRQ_LEVEL 1
#define DT_N_S_soc_S_watchdog_40003000_COMPAT_MATCHES_st_stm32_watchdog 1
#define DT_N_S_soc_S_watchdog_40003000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_watchdog_40003000_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_watchdog_40003000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_watchdog_40003000_COMPAT_MODEL_IDX_0 "stm32-watchdog"
#define DT_N_S_soc_S_watchdog_40003000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_watchdog_40003000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_watchdog_40003000_P_reg {1073754112 /* 0x40003000 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_watchdog_40003000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_watchdog_40003000_P_reg_IDX_0 1073754112
#define DT_N_S_soc_S_watchdog_40003000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_watchdog_40003000_P_reg_IDX_1 1024
#define DT_N_S_soc_S_watchdog_40003000_P_reg_EXISTS 1
#define DT_N_S_soc_S_watchdog_40003000_P_status "okay"
#define DT_N_S_soc_S_watchdog_40003000_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_watchdog_40003000_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_watchdog_40003000_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_watchdog_40003000_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_watchdog_40003000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_watchdog_40003000_P_status_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_watchdog_40003000_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_watchdog_40003000_P_status_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_watchdog_40003000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_watchdog_40003000, status, 0)
#define DT_N_S_soc_S_watchdog_40003000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_watchdog_40003000, status, 0)
#define DT_N_S_soc_S_watchdog_40003000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_watchdog_40003000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_watchdog_40003000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_watchdog_40003000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_watchdog_40003000_P_status_LEN 1
#define DT_N_S_soc_S_watchdog_40003000_P_status_EXISTS 1
#define DT_N_S_soc_S_watchdog_40003000_P_compatible {"st,stm32-watchdog"}
#define DT_N_S_soc_S_watchdog_40003000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_watchdog_40003000_P_compatible_IDX_0 "st,stm32-watchdog"
#define DT_N_S_soc_S_watchdog_40003000_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-watchdog
#define DT_N_S_soc_S_watchdog_40003000_P_compatible_IDX_0_STRING_TOKEN st_stm32_watchdog
#define DT_N_S_soc_S_watchdog_40003000_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_WATCHDOG
#define DT_N_S_soc_S_watchdog_40003000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_watchdog_40003000, compatible, 0)
#define DT_N_S_soc_S_watchdog_40003000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_watchdog_40003000, compatible, 0)
#define DT_N_S_soc_S_watchdog_40003000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_watchdog_40003000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_watchdog_40003000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_watchdog_40003000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_watchdog_40003000_P_compatible_LEN 1
#define DT_N_S_soc_S_watchdog_40003000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_watchdog_40003000_P_interrupts {27 /* 0x1b */, 0 /* 0x0 */}
#define DT_N_S_soc_S_watchdog_40003000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_watchdog_40003000_P_interrupts_IDX_0 27
#define DT_N_S_soc_S_watchdog_40003000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_watchdog_40003000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_watchdog_40003000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_watchdog_40003000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_watchdog_40003000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_watchdog_40003000_P_wakeup_source 0
#define DT_N_S_soc_S_watchdog_40003000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_watchdog_40003000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_watchdog_40003000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/flash-controller@40022000
 *
 * Node identifier: DT_N_S_soc_S_flash_controller_40022000
 *
 * Binding (compatible = st,stm32-flash-controller):
 *   $ZEPHYR_BASE\dts\bindings\flash_controller\st,stm32-flash-controller.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_flash_controller_40022000_PATH "/soc/flash-controller@40022000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_flash_controller_40022000_FULL_NAME "flash-controller@40022000"
#define DT_N_S_soc_S_flash_controller_40022000_FULL_NAME_UNQUOTED flash-controller@40022000
#define DT_N_S_soc_S_flash_controller_40022000_FULL_NAME_TOKEN flash_controller_40022000
#define DT_N_S_soc_S_flash_controller_40022000_FULL_NAME_UPPER_TOKEN FLASH_CONTROLLER_40022000

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_flash_controller_40022000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_flash_controller_40022000_CHILD_IDX 2

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_flash_controller_40022000_NODELABEL_NUM 1
#define DT_N_S_soc_S_flash_controller_40022000_FOREACH_NODELABEL(fn) fn(flash)
#define DT_N_S_soc_S_flash_controller_40022000_FOREACH_NODELABEL_VARGS(fn, ...) fn(flash, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_40022000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_flash_controller_40022000_CHILD_NUM 1
#define DT_N_S_soc_S_flash_controller_40022000_CHILD_NUM_STATUS_OKAY 1
#define DT_N_S_soc_S_flash_controller_40022000_CHILD_UNIT_ADDR_INT_134217728 DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000
#define DT_N_S_soc_S_flash_controller_40022000_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000)
#define DT_N_S_soc_S_flash_controller_40022000_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000)
#define DT_N_S_soc_S_flash_controller_40022000_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_40022000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_40022000_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000)
#define DT_N_S_soc_S_flash_controller_40022000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000)
#define DT_N_S_soc_S_flash_controller_40022000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_40022000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_soc_S_flash_controller_40022000_HASH zbmvNSGM4VOJM0v0g9IYHqSKWvouTrb8IP0EW85xJrs

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_flash_controller_40022000_ORD 145
#define DT_N_S_soc_S_flash_controller_40022000_ORD_STR_SORTABLE 00145

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_flash_controller_40022000_REQUIRES_ORDS \
	4, /* /soc */ \
	5, /* /soc/interrupt-controller@e000e100 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_flash_controller_40022000_SUPPORTS_ORDS \
	146, /* /soc/flash-controller@40022000/flash@8000000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_flash_controller_40022000_EXISTS 1
#define DT_N_INST_0_st_stm32_flash_controller   DT_N_S_soc_S_flash_controller_40022000
#define DT_N_INST_0_st_stm32l5_flash_controller DT_N_S_soc_S_flash_controller_40022000
#define DT_N_NODELABEL_flash                    DT_N_S_soc_S_flash_controller_40022000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_flash_controller_40022000_REG_NUM 1
#define DT_N_S_soc_S_flash_controller_40022000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40022000_REG_IDX_0_VAL_ADDRESS 1073881088 /* 0x40022000 */
#define DT_N_S_soc_S_flash_controller_40022000_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_flash_controller_40022000_RANGES_NUM 0
#define DT_N_S_soc_S_flash_controller_40022000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_flash_controller_40022000_IRQ_NUM 1
#define DT_N_S_soc_S_flash_controller_40022000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40022000_IRQ_IDX_0_VAL_irq 6
#define DT_N_S_soc_S_flash_controller_40022000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40022000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40022000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_flash_controller_40022000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40022000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_flash_controller_40022000_IRQ_LEVEL 1
#define DT_N_S_soc_S_flash_controller_40022000_COMPAT_MATCHES_st_stm32_flash_controller 1
#define DT_N_S_soc_S_flash_controller_40022000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40022000_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_flash_controller_40022000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40022000_COMPAT_MODEL_IDX_0 "stm32-flash-controller"
#define DT_N_S_soc_S_flash_controller_40022000_COMPAT_MATCHES_st_stm32l5_flash_controller 1
#define DT_N_S_soc_S_flash_controller_40022000_COMPAT_VENDOR_IDX_1_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40022000_COMPAT_VENDOR_IDX_1 "STMicroelectronics"
#define DT_N_S_soc_S_flash_controller_40022000_COMPAT_MODEL_IDX_1_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40022000_COMPAT_MODEL_IDX_1 "stm32l5-flash-controller"
#define DT_N_S_soc_S_flash_controller_40022000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_flash_controller_40022000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_flash_controller_40022000_P_st_rdp1_enable_byte 85
#define DT_N_S_soc_S_flash_controller_40022000_P_st_rdp1_enable_byte_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40022000_P_reg {1073881088 /* 0x40022000 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_flash_controller_40022000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40022000_P_reg_IDX_0 1073881088
#define DT_N_S_soc_S_flash_controller_40022000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40022000_P_reg_IDX_1 1024
#define DT_N_S_soc_S_flash_controller_40022000_P_reg_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40022000_P_compatible {"st,stm32-flash-controller", "st,stm32l5-flash-controller"}
#define DT_N_S_soc_S_flash_controller_40022000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40022000_P_compatible_IDX_0 "st,stm32-flash-controller"
#define DT_N_S_soc_S_flash_controller_40022000_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-flash-controller
#define DT_N_S_soc_S_flash_controller_40022000_P_compatible_IDX_0_STRING_TOKEN st_stm32_flash_controller
#define DT_N_S_soc_S_flash_controller_40022000_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_FLASH_CONTROLLER
#define DT_N_S_soc_S_flash_controller_40022000_P_compatible_IDX_1_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40022000_P_compatible_IDX_1 "st,stm32l5-flash-controller"
#define DT_N_S_soc_S_flash_controller_40022000_P_compatible_IDX_1_STRING_UNQUOTED st,stm32l5-flash-controller
#define DT_N_S_soc_S_flash_controller_40022000_P_compatible_IDX_1_STRING_TOKEN st_stm32l5_flash_controller
#define DT_N_S_soc_S_flash_controller_40022000_P_compatible_IDX_1_STRING_UPPER_TOKEN ST_STM32L5_FLASH_CONTROLLER
#define DT_N_S_soc_S_flash_controller_40022000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_flash_controller_40022000, compatible, 0) \
	fn(DT_N_S_soc_S_flash_controller_40022000, compatible, 1)
#define DT_N_S_soc_S_flash_controller_40022000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_flash_controller_40022000, compatible, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_flash_controller_40022000, compatible, 1)
#define DT_N_S_soc_S_flash_controller_40022000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_flash_controller_40022000, compatible, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_flash_controller_40022000, compatible, 1, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_40022000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_flash_controller_40022000, compatible, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_flash_controller_40022000, compatible, 1, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_40022000_P_compatible_LEN 2
#define DT_N_S_soc_S_flash_controller_40022000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40022000_P_interrupts {6 /* 0x6 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_flash_controller_40022000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40022000_P_interrupts_IDX_0 6
#define DT_N_S_soc_S_flash_controller_40022000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40022000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_flash_controller_40022000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40022000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_flash_controller_40022000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40022000_P_wakeup_source 0
#define DT_N_S_soc_S_flash_controller_40022000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40022000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_flash_controller_40022000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/flash-controller@40022000/flash@8000000
 *
 * Node identifier: DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000
 *
 * Binding (compatible = st,stm32-nv-flash):
 *   $ZEPHYR_BASE\dts\bindings\mtd\st,stm32-nv-flash.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_PATH "/soc/flash-controller@40022000/flash@8000000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_FULL_NAME "flash@8000000"
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_FULL_NAME_UNQUOTED flash@8000000
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_FULL_NAME_TOKEN flash_8000000
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_FULL_NAME_UPPER_TOKEN FLASH_8000000

/* Node parent (/soc/flash-controller@40022000) identifier: */
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_PARENT DT_N_S_soc_S_flash_controller_40022000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_NODELABEL_NUM 1
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_FOREACH_NODELABEL(fn) fn(flash0)
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_FOREACH_NODELABEL_VARGS(fn, ...) fn(flash0, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_flash_controller_40022000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_CHILD_NUM 1
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_CHILD_NUM_STATUS_OKAY 1
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions)
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions)
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions)
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions)
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_HASH jS_k3V146QRc4ZjeAWhuWFk9WTzfrFWauJLjP4fPHoc

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_ORD 146
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_ORD_STR_SORTABLE 00146

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_REQUIRES_ORDS \
	145, /* /soc/flash-controller@40022000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_SUPPORTS_ORDS \
	147, /* /soc/flash-controller@40022000/flash@8000000/partitions */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_EXISTS 1
#define DT_N_INST_0_st_stm32_nv_flash DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000
#define DT_N_INST_0_soc_nv_flash      DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000
#define DT_N_NODELABEL_flash0         DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_REG_NUM 1
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_REG_IDX_0_VAL_ADDRESS 134217728 /* 0x8000000 */
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_REG_IDX_0_VAL_SIZE 4194304 /* 0x400000 */
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_RANGES_NUM 0
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_IRQ_NUM 0
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_IRQ_LEVEL 0
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_COMPAT_MATCHES_st_stm32_nv_flash 1
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_COMPAT_MODEL_IDX_0 "stm32-nv-flash"
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_COMPAT_MATCHES_soc_nv_flash 1
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_P_max_erase_time 5
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_P_max_erase_time_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_P_erase_block_size 8192
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_P_erase_block_size_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_P_write_block_size 16
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_P_write_block_size_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_P_compatible {"st,stm32-nv-flash", "soc-nv-flash"}
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_P_compatible_IDX_0 "st,stm32-nv-flash"
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-nv-flash
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_P_compatible_IDX_0_STRING_TOKEN st_stm32_nv_flash
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_NV_FLASH
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_P_compatible_IDX_1_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_P_compatible_IDX_1 "soc-nv-flash"
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_P_compatible_IDX_1_STRING_UNQUOTED soc-nv-flash
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_P_compatible_IDX_1_STRING_TOKEN soc_nv_flash
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_P_compatible_IDX_1_STRING_UPPER_TOKEN SOC_NV_FLASH
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000, compatible, 0) \
	fn(DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000, compatible, 1)
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000, compatible, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000, compatible, 1)
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000, compatible, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000, compatible, 1, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000, compatible, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000, compatible, 1, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_P_compatible_LEN 2
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_P_reg {134217728 /* 0x8000000 */, 4194304 /* 0x400000 */}
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_P_reg_IDX_0 134217728
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_P_reg_IDX_1 4194304
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_P_reg_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_P_wakeup_source 0
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/flash-controller@40022000/flash@8000000/partitions
 *
 * Node identifier: DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions
 *
 * Binding (compatible = fixed-partitions):
 *   $ZEPHYR_BASE\dts\bindings\mtd\fixed-partitions.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_PATH "/soc/flash-controller@40022000/flash@8000000/partitions"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_FULL_NAME "partitions"
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_FULL_NAME_UNQUOTED partitions
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_FULL_NAME_TOKEN partitions
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_FULL_NAME_UPPER_TOKEN PARTITIONS

/* Node parent (/soc/flash-controller@40022000/flash@8000000) identifier: */
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_PARENT DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_NODELABEL_NUM 0
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000) fn(DT_N_S_soc_S_flash_controller_40022000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_CHILD_NUM 4
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_CHILD_NUM_STATUS_OKAY 4
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_CHILD_UNIT_ADDR_INT_0 DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_0
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_CHILD_UNIT_ADDR_INT_65536 DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_10000
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_CHILD_UNIT_ADDR_INT_2064384 DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_1f8000
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_CHILD_UNIT_ADDR_INT_4071424 DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_3e2000
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_0) fn(DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_10000) fn(DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_1f8000) fn(DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_3e2000)
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_10000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_1f8000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_3e2000)
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_0, __VA_ARGS__) fn(DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_10000, __VA_ARGS__) fn(DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_1f8000, __VA_ARGS__) fn(DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_3e2000, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_10000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_1f8000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_3e2000, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_0) fn(DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_10000) fn(DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_1f8000) fn(DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_3e2000)
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_10000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_1f8000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_3e2000)
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_0, __VA_ARGS__) fn(DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_10000, __VA_ARGS__) fn(DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_1f8000, __VA_ARGS__) fn(DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_3e2000, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_10000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_1f8000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_3e2000, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_HASH r8CF6c7oNqk__u_6kUfBaNdcHX6X_OrDziksYhz5Oa8

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_ORD 147
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_ORD_STR_SORTABLE 00147

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_REQUIRES_ORDS \
	146, /* /soc/flash-controller@40022000/flash@8000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_SUPPORTS_ORDS \
	148, /* /soc/flash-controller@40022000/flash@8000000/partitions/partition@0 */ \
	149, /* /soc/flash-controller@40022000/flash@8000000/partitions/partition@10000 */ \
	150, /* /soc/flash-controller@40022000/flash@8000000/partitions/partition@1f8000 */ \
	151, /* /soc/flash-controller@40022000/flash@8000000/partitions/partition@3e2000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_EXISTS 1
#define DT_N_INST_0_fixed_partitions DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_REG_NUM 0
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_RANGES_NUM 0
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_IRQ_NUM 0
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_IRQ_LEVEL 0
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_COMPAT_MATCHES_fixed_partitions 1
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /soc/flash-controller@40022000/flash@8000000/partitions/partition@0
 *
 * Node identifier: DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_0_PATH "/soc/flash-controller@40022000/flash@8000000/partitions/partition@0"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_0_FULL_NAME "partition@0"
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_0_FULL_NAME_UNQUOTED partition@0
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_0_FULL_NAME_TOKEN partition_0
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_0_FULL_NAME_UPPER_TOKEN PARTITION_0

/* Node parent (/soc/flash-controller@40022000/flash@8000000/partitions) identifier: */
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_0_PARENT DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_0_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_0_NODELABEL_NUM 1
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_0_FOREACH_NODELABEL(fn) fn(boot_partition)
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_0_FOREACH_NODELABEL_VARGS(fn, ...) fn(boot_partition, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_0_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions) fn(DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000) fn(DT_N_S_soc_S_flash_controller_40022000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_0_CHILD_NUM 0
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_0_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_0_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_0_HASH 6Sz_ccJ7CngkhSQocJdPkgtWcUey_vlut6fL5MN_ryM

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_0_ORD 148
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_0_ORD_STR_SORTABLE 00148

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_0_REQUIRES_ORDS \
	147, /* /soc/flash-controller@40022000/flash@8000000/partitions */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_0_EXISTS 1
#define DT_N_NODELABEL_boot_partition DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_0

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_0_REG_NUM 1
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_0_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_0_REG_IDX_0_VAL_ADDRESS 0 /* 0x0 */
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_0_REG_IDX_0_VAL_SIZE 65536 /* 0x10000 */
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_0_RANGES_NUM 0
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_0_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_0_IRQ_NUM 0
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_0_IRQ_LEVEL 0
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_0_PINCTRL_NUM 0

/* fixed-partitions identifier: */
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_0_PARTITION_ID 0

/* Generic property macros: */
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_0_P_label "mcuboot"
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_0_P_label_STRING_UNQUOTED mcuboot
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_0_P_label_STRING_TOKEN mcuboot
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_0_P_label_STRING_UPPER_TOKEN MCUBOOT
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_0_P_label_IDX_0 "mcuboot"
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_0_P_label_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_0_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_0, label, 0)
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_0_P_label_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_0, label, 0)
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_0_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_0, label, 0, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_0_P_label_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_0, label, 0, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_0_P_label_LEN 1
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_0_P_label_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_0_P_read_only 0
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_0_P_read_only_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_0_P_reg {0 /* 0x0 */, 65536 /* 0x10000 */}
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_0_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_0_P_reg_IDX_0 0
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_0_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_0_P_reg_IDX_1 65536
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_0_P_reg_EXISTS 1

/*
 * Devicetree node: /soc/flash-controller@40022000/flash@8000000/partitions/partition@10000
 *
 * Node identifier: DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_10000
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_10000_PATH "/soc/flash-controller@40022000/flash@8000000/partitions/partition@10000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_10000_FULL_NAME "partition@10000"
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_10000_FULL_NAME_UNQUOTED partition@10000
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_10000_FULL_NAME_TOKEN partition_10000
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_10000_FULL_NAME_UPPER_TOKEN PARTITION_10000

/* Node parent (/soc/flash-controller@40022000/flash@8000000/partitions) identifier: */
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_10000_PARENT DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_10000_CHILD_IDX 1

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_10000_NODELABEL_NUM 1
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_10000_FOREACH_NODELABEL(fn) fn(slot0_partition)
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_10000_FOREACH_NODELABEL_VARGS(fn, ...) fn(slot0_partition, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_10000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions) fn(DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000) fn(DT_N_S_soc_S_flash_controller_40022000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_10000_CHILD_NUM 0
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_10000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_10000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_10000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_10000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_10000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_10000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_10000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_10000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_10000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_10000_HASH mnoRIvHYYLdTfP6QGQ7qycrx9RN4ICEYJM2TqUBPCns

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_10000_ORD 149
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_10000_ORD_STR_SORTABLE 00149

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_10000_REQUIRES_ORDS \
	147, /* /soc/flash-controller@40022000/flash@8000000/partitions */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_10000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_10000_EXISTS 1
#define DT_N_NODELABEL_slot0_partition DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_10000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_10000_REG_NUM 1
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_10000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_10000_REG_IDX_0_VAL_ADDRESS 65536 /* 0x10000 */
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_10000_REG_IDX_0_VAL_SIZE 1998848 /* 0x1e8000 */
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_10000_RANGES_NUM 0
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_10000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_10000_IRQ_NUM 0
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_10000_IRQ_LEVEL 0
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_10000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_10000_PINCTRL_NUM 0

/* fixed-partitions identifier: */
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_10000_PARTITION_ID 1

/* Generic property macros: */
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_10000_P_label "image-0"
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_10000_P_label_STRING_UNQUOTED image-0
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_10000_P_label_STRING_TOKEN image_0
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_10000_P_label_STRING_UPPER_TOKEN IMAGE_0
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_10000_P_label_IDX_0 "image-0"
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_10000_P_label_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_10000_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_10000, label, 0)
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_10000_P_label_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_10000, label, 0)
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_10000_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_10000, label, 0, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_10000_P_label_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_10000, label, 0, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_10000_P_label_LEN 1
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_10000_P_label_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_10000_P_read_only 0
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_10000_P_read_only_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_10000_P_reg {65536 /* 0x10000 */, 1998848 /* 0x1e8000 */}
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_10000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_10000_P_reg_IDX_0 65536
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_10000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_10000_P_reg_IDX_1 1998848
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_10000_P_reg_EXISTS 1

/*
 * Devicetree node: /soc/flash-controller@40022000/flash@8000000/partitions/partition@1f8000
 *
 * Node identifier: DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_1f8000
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_1f8000_PATH "/soc/flash-controller@40022000/flash@8000000/partitions/partition@1f8000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_1f8000_FULL_NAME "partition@1f8000"
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_1f8000_FULL_NAME_UNQUOTED partition@1f8000
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_1f8000_FULL_NAME_TOKEN partition_1f8000
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_1f8000_FULL_NAME_UPPER_TOKEN PARTITION_1F8000

/* Node parent (/soc/flash-controller@40022000/flash@8000000/partitions) identifier: */
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_1f8000_PARENT DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_1f8000_CHILD_IDX 2

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_1f8000_NODELABEL_NUM 1
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_1f8000_FOREACH_NODELABEL(fn) fn(slot1_partition)
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_1f8000_FOREACH_NODELABEL_VARGS(fn, ...) fn(slot1_partition, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_1f8000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions) fn(DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000) fn(DT_N_S_soc_S_flash_controller_40022000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_1f8000_CHILD_NUM 0
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_1f8000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_1f8000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_1f8000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_1f8000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_1f8000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_1f8000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_1f8000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_1f8000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_1f8000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_1f8000_HASH LMYMXtnJGjNnY4W42snVcFjreXnwD4nK4_l7by0svtI

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_1f8000_ORD 150
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_1f8000_ORD_STR_SORTABLE 00150

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_1f8000_REQUIRES_ORDS \
	147, /* /soc/flash-controller@40022000/flash@8000000/partitions */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_1f8000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_1f8000_EXISTS 1
#define DT_N_NODELABEL_slot1_partition DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_1f8000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_1f8000_REG_NUM 1
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_1f8000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_1f8000_REG_IDX_0_VAL_ADDRESS 2064384 /* 0x1f8000 */
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_1f8000_REG_IDX_0_VAL_SIZE 2007040 /* 0x1ea000 */
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_1f8000_RANGES_NUM 0
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_1f8000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_1f8000_IRQ_NUM 0
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_1f8000_IRQ_LEVEL 0
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_1f8000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_1f8000_PINCTRL_NUM 0

/* fixed-partitions identifier: */
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_1f8000_PARTITION_ID 2

/* Generic property macros: */
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_1f8000_P_label "image-1"
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_1f8000_P_label_STRING_UNQUOTED image-1
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_1f8000_P_label_STRING_TOKEN image_1
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_1f8000_P_label_STRING_UPPER_TOKEN IMAGE_1
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_1f8000_P_label_IDX_0 "image-1"
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_1f8000_P_label_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_1f8000_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_1f8000, label, 0)
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_1f8000_P_label_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_1f8000, label, 0)
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_1f8000_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_1f8000, label, 0, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_1f8000_P_label_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_1f8000, label, 0, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_1f8000_P_label_LEN 1
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_1f8000_P_label_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_1f8000_P_read_only 0
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_1f8000_P_read_only_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_1f8000_P_reg {2064384 /* 0x1f8000 */, 2007040 /* 0x1ea000 */}
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_1f8000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_1f8000_P_reg_IDX_0 2064384
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_1f8000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_1f8000_P_reg_IDX_1 2007040
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_1f8000_P_reg_EXISTS 1

/*
 * Devicetree node: /soc/flash-controller@40022000/flash@8000000/partitions/partition@3e2000
 *
 * Node identifier: DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_3e2000
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_3e2000_PATH "/soc/flash-controller@40022000/flash@8000000/partitions/partition@3e2000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_3e2000_FULL_NAME "partition@3e2000"
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_3e2000_FULL_NAME_UNQUOTED partition@3e2000
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_3e2000_FULL_NAME_TOKEN partition_3e2000
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_3e2000_FULL_NAME_UPPER_TOKEN PARTITION_3E2000

/* Node parent (/soc/flash-controller@40022000/flash@8000000/partitions) identifier: */
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_3e2000_PARENT DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_3e2000_CHILD_IDX 3

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_3e2000_NODELABEL_NUM 1
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_3e2000_FOREACH_NODELABEL(fn) fn(storage_partition)
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_3e2000_FOREACH_NODELABEL_VARGS(fn, ...) fn(storage_partition, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_3e2000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions) fn(DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000) fn(DT_N_S_soc_S_flash_controller_40022000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_3e2000_CHILD_NUM 0
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_3e2000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_3e2000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_3e2000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_3e2000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_3e2000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_3e2000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_3e2000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_3e2000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_3e2000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_3e2000_HASH r8OhrB_9aJ01trSEqF39XucRXIhGWDsNEdH7psTjDTk

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_3e2000_ORD 151
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_3e2000_ORD_STR_SORTABLE 00151

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_3e2000_REQUIRES_ORDS \
	147, /* /soc/flash-controller@40022000/flash@8000000/partitions */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_3e2000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_3e2000_EXISTS 1
#define DT_N_NODELABEL_storage_partition DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_3e2000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_3e2000_REG_NUM 1
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_3e2000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_3e2000_REG_IDX_0_VAL_ADDRESS 4071424 /* 0x3e2000 */
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_3e2000_REG_IDX_0_VAL_SIZE 122880 /* 0x1e000 */
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_3e2000_RANGES_NUM 0
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_3e2000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_3e2000_IRQ_NUM 0
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_3e2000_IRQ_LEVEL 0
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_3e2000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_3e2000_PINCTRL_NUM 0

/* fixed-partitions identifier: */
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_3e2000_PARTITION_ID 3

/* Generic property macros: */
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_3e2000_P_label "storage"
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_3e2000_P_label_STRING_UNQUOTED storage
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_3e2000_P_label_STRING_TOKEN storage
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_3e2000_P_label_STRING_UPPER_TOKEN STORAGE
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_3e2000_P_label_IDX_0 "storage"
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_3e2000_P_label_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_3e2000_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_3e2000, label, 0)
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_3e2000_P_label_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_3e2000, label, 0)
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_3e2000_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_3e2000, label, 0, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_3e2000_P_label_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_3e2000, label, 0, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_3e2000_P_label_LEN 1
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_3e2000_P_label_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_3e2000_P_read_only 0
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_3e2000_P_read_only_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_3e2000_P_reg {4071424 /* 0x3e2000 */, 122880 /* 0x1e000 */}
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_3e2000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_3e2000_P_reg_IDX_0 4071424
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_3e2000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_3e2000_P_reg_IDX_1 122880
#define DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_3e2000_P_reg_EXISTS 1

/*
 * Devicetree node: /soc/memory-controller@420d0400
 *
 * Node identifier: DT_N_S_soc_S_memory_controller_420d0400
 *
 * Binding (compatible = st,stm32-fmc):
 *   $ZEPHYR_BASE\dts\bindings\memory-controllers\st,stm32-fmc.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_memory_controller_420d0400_PATH "/soc/memory-controller@420d0400"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_memory_controller_420d0400_FULL_NAME "memory-controller@420d0400"
#define DT_N_S_soc_S_memory_controller_420d0400_FULL_NAME_UNQUOTED memory-controller@420d0400
#define DT_N_S_soc_S_memory_controller_420d0400_FULL_NAME_TOKEN memory_controller_420d0400
#define DT_N_S_soc_S_memory_controller_420d0400_FULL_NAME_UPPER_TOKEN MEMORY_CONTROLLER_420D0400

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_memory_controller_420d0400_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_memory_controller_420d0400_CHILD_IDX 55

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_memory_controller_420d0400_NODELABEL_NUM 1
#define DT_N_S_soc_S_memory_controller_420d0400_FOREACH_NODELABEL(fn) fn(fmc)
#define DT_N_S_soc_S_memory_controller_420d0400_FOREACH_NODELABEL_VARGS(fn, ...) fn(fmc, __VA_ARGS__)
#define DT_N_S_soc_S_memory_controller_420d0400_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_memory_controller_420d0400_CHILD_NUM 1
#define DT_N_S_soc_S_memory_controller_420d0400_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_memory_controller_420d0400_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_memory_controller_420d0400_S_sram)
#define DT_N_S_soc_S_memory_controller_420d0400_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_memory_controller_420d0400_S_sram)
#define DT_N_S_soc_S_memory_controller_420d0400_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_memory_controller_420d0400_S_sram, __VA_ARGS__)
#define DT_N_S_soc_S_memory_controller_420d0400_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_memory_controller_420d0400_S_sram, __VA_ARGS__)
#define DT_N_S_soc_S_memory_controller_420d0400_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_memory_controller_420d0400_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_memory_controller_420d0400_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_memory_controller_420d0400_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_memory_controller_420d0400_HASH PaiqDFARAXMU31vA5NmkbQeAJOQMpDVcoVq5xs6UyNw

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_memory_controller_420d0400_ORD 152
#define DT_N_S_soc_S_memory_controller_420d0400_ORD_STR_SORTABLE 00152

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_memory_controller_420d0400_REQUIRES_ORDS \
	4, /* /soc */ \
	9, /* /soc/rcc@46020c00 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_memory_controller_420d0400_SUPPORTS_ORDS \
	153, /* /soc/memory-controller@420d0400/sram */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_memory_controller_420d0400_EXISTS 1
#define DT_N_INST_0_st_stm32_fmc DT_N_S_soc_S_memory_controller_420d0400
#define DT_N_NODELABEL_fmc       DT_N_S_soc_S_memory_controller_420d0400

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_memory_controller_420d0400_REG_NUM 1
#define DT_N_S_soc_S_memory_controller_420d0400_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_memory_controller_420d0400_REG_IDX_0_VAL_ADDRESS 1108149248 /* 0x420d0400 */
#define DT_N_S_soc_S_memory_controller_420d0400_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_memory_controller_420d0400_RANGES_NUM 0
#define DT_N_S_soc_S_memory_controller_420d0400_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_memory_controller_420d0400_IRQ_NUM 0
#define DT_N_S_soc_S_memory_controller_420d0400_IRQ_LEVEL 0
#define DT_N_S_soc_S_memory_controller_420d0400_COMPAT_MATCHES_st_stm32_fmc 1
#define DT_N_S_soc_S_memory_controller_420d0400_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_memory_controller_420d0400_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_memory_controller_420d0400_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_memory_controller_420d0400_COMPAT_MODEL_IDX_0 "stm32-fmc"
#define DT_N_S_soc_S_memory_controller_420d0400_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_memory_controller_420d0400_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_memory_controller_420d0400_P_reg {1108149248 /* 0x420d0400 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_memory_controller_420d0400_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_memory_controller_420d0400_P_reg_IDX_0 1108149248
#define DT_N_S_soc_S_memory_controller_420d0400_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_memory_controller_420d0400_P_reg_IDX_1 1024
#define DT_N_S_soc_S_memory_controller_420d0400_P_reg_EXISTS 1
#define DT_N_S_soc_S_memory_controller_420d0400_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_memory_controller_420d0400_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_46020c00
#define DT_N_S_soc_S_memory_controller_420d0400_P_clocks_IDX_0_VAL_bus 144
#define DT_N_S_soc_S_memory_controller_420d0400_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_memory_controller_420d0400_P_clocks_IDX_0_VAL_bits 1
#define DT_N_S_soc_S_memory_controller_420d0400_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_memory_controller_420d0400_P_clocks_IDX_0_FOREACH_CELL(fn) fn(DT_N_S_soc_S_memory_controller_420d0400, clocks, 0, bus) \
	fn(DT_N_S_soc_S_memory_controller_420d0400, clocks, 0, bits)
#define DT_N_S_soc_S_memory_controller_420d0400_P_clocks_IDX_0_FOREACH_CELL_SEP(fn, sep) fn(DT_N_S_soc_S_memory_controller_420d0400, clocks, 0, bus) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_memory_controller_420d0400, clocks, 0, bits)
#define DT_N_S_soc_S_memory_controller_420d0400_P_clocks_IDX_0_NUM_CELLS 2
#define DT_N_S_soc_S_memory_controller_420d0400_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_memory_controller_420d0400, clocks, 0)
#define DT_N_S_soc_S_memory_controller_420d0400_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_memory_controller_420d0400, clocks, 0)
#define DT_N_S_soc_S_memory_controller_420d0400_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_memory_controller_420d0400, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_memory_controller_420d0400_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_memory_controller_420d0400, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_memory_controller_420d0400_P_clocks_LEN 1
#define DT_N_S_soc_S_memory_controller_420d0400_P_clocks_EXISTS 1
#define DT_N_S_soc_S_memory_controller_420d0400_P_status "disabled"
#define DT_N_S_soc_S_memory_controller_420d0400_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_memory_controller_420d0400_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_memory_controller_420d0400_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_memory_controller_420d0400_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_memory_controller_420d0400_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_memory_controller_420d0400_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_memory_controller_420d0400_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_memory_controller_420d0400_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_memory_controller_420d0400_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_memory_controller_420d0400, status, 0)
#define DT_N_S_soc_S_memory_controller_420d0400_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_memory_controller_420d0400, status, 0)
#define DT_N_S_soc_S_memory_controller_420d0400_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_memory_controller_420d0400, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_memory_controller_420d0400_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_memory_controller_420d0400, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_memory_controller_420d0400_P_status_LEN 1
#define DT_N_S_soc_S_memory_controller_420d0400_P_status_EXISTS 1
#define DT_N_S_soc_S_memory_controller_420d0400_P_compatible {"st,stm32-fmc"}
#define DT_N_S_soc_S_memory_controller_420d0400_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_memory_controller_420d0400_P_compatible_IDX_0 "st,stm32-fmc"
#define DT_N_S_soc_S_memory_controller_420d0400_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-fmc
#define DT_N_S_soc_S_memory_controller_420d0400_P_compatible_IDX_0_STRING_TOKEN st_stm32_fmc
#define DT_N_S_soc_S_memory_controller_420d0400_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_FMC
#define DT_N_S_soc_S_memory_controller_420d0400_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_memory_controller_420d0400, compatible, 0)
#define DT_N_S_soc_S_memory_controller_420d0400_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_memory_controller_420d0400, compatible, 0)
#define DT_N_S_soc_S_memory_controller_420d0400_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_memory_controller_420d0400, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_memory_controller_420d0400_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_memory_controller_420d0400, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_memory_controller_420d0400_P_compatible_LEN 1
#define DT_N_S_soc_S_memory_controller_420d0400_P_compatible_EXISTS 1
#define DT_N_S_soc_S_memory_controller_420d0400_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_memory_controller_420d0400_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_memory_controller_420d0400_P_wakeup_source 0
#define DT_N_S_soc_S_memory_controller_420d0400_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_memory_controller_420d0400_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_memory_controller_420d0400_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/memory-controller@420d0400/sram
 *
 * Node identifier: DT_N_S_soc_S_memory_controller_420d0400_S_sram
 *
 * Binding (compatible = st,stm32-fmc-nor-psram):
 *   $ZEPHYR_BASE\dts\bindings\memory-controllers\st,stm32-fmc-nor-psram.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_memory_controller_420d0400_S_sram_PATH "/soc/memory-controller@420d0400/sram"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_memory_controller_420d0400_S_sram_FULL_NAME "sram"
#define DT_N_S_soc_S_memory_controller_420d0400_S_sram_FULL_NAME_UNQUOTED sram
#define DT_N_S_soc_S_memory_controller_420d0400_S_sram_FULL_NAME_TOKEN sram
#define DT_N_S_soc_S_memory_controller_420d0400_S_sram_FULL_NAME_UPPER_TOKEN SRAM

/* Node parent (/soc/memory-controller@420d0400) identifier: */
#define DT_N_S_soc_S_memory_controller_420d0400_S_sram_PARENT DT_N_S_soc_S_memory_controller_420d0400

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_memory_controller_420d0400_S_sram_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_memory_controller_420d0400_S_sram_NODELABEL_NUM 0
#define DT_N_S_soc_S_memory_controller_420d0400_S_sram_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_S_memory_controller_420d0400_S_sram_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_soc_S_memory_controller_420d0400_S_sram_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_memory_controller_420d0400) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_memory_controller_420d0400_S_sram_CHILD_NUM 0
#define DT_N_S_soc_S_memory_controller_420d0400_S_sram_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_memory_controller_420d0400_S_sram_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_memory_controller_420d0400_S_sram_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_memory_controller_420d0400_S_sram_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_memory_controller_420d0400_S_sram_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_memory_controller_420d0400_S_sram_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_memory_controller_420d0400_S_sram_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_memory_controller_420d0400_S_sram_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_memory_controller_420d0400_S_sram_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_memory_controller_420d0400_S_sram_HASH KGqZx_WT9XEZ7sMaURrmQ_c4ZqWKO0BJA1RYzLdhFxg

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_memory_controller_420d0400_S_sram_ORD 153
#define DT_N_S_soc_S_memory_controller_420d0400_S_sram_ORD_STR_SORTABLE 00153

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_memory_controller_420d0400_S_sram_REQUIRES_ORDS \
	152, /* /soc/memory-controller@420d0400 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_memory_controller_420d0400_S_sram_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_memory_controller_420d0400_S_sram_EXISTS 1
#define DT_N_INST_0_st_stm32_fmc_nor_psram DT_N_S_soc_S_memory_controller_420d0400_S_sram

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_memory_controller_420d0400_S_sram_REG_NUM 0
#define DT_N_S_soc_S_memory_controller_420d0400_S_sram_RANGES_NUM 0
#define DT_N_S_soc_S_memory_controller_420d0400_S_sram_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_memory_controller_420d0400_S_sram_IRQ_NUM 0
#define DT_N_S_soc_S_memory_controller_420d0400_S_sram_IRQ_LEVEL 0
#define DT_N_S_soc_S_memory_controller_420d0400_S_sram_COMPAT_MATCHES_st_stm32_fmc_nor_psram 1
#define DT_N_S_soc_S_memory_controller_420d0400_S_sram_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_memory_controller_420d0400_S_sram_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_memory_controller_420d0400_S_sram_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_memory_controller_420d0400_S_sram_COMPAT_MODEL_IDX_0 "stm32-fmc-nor-psram"
#define DT_N_S_soc_S_memory_controller_420d0400_S_sram_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_memory_controller_420d0400_S_sram_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_memory_controller_420d0400_S_sram_P_status "disabled"
#define DT_N_S_soc_S_memory_controller_420d0400_S_sram_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_memory_controller_420d0400_S_sram_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_memory_controller_420d0400_S_sram_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_memory_controller_420d0400_S_sram_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_memory_controller_420d0400_S_sram_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_memory_controller_420d0400_S_sram_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_memory_controller_420d0400_S_sram_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_memory_controller_420d0400_S_sram_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_memory_controller_420d0400_S_sram_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_memory_controller_420d0400_S_sram, status, 0)
#define DT_N_S_soc_S_memory_controller_420d0400_S_sram_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_memory_controller_420d0400_S_sram, status, 0)
#define DT_N_S_soc_S_memory_controller_420d0400_S_sram_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_memory_controller_420d0400_S_sram, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_memory_controller_420d0400_S_sram_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_memory_controller_420d0400_S_sram, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_memory_controller_420d0400_S_sram_P_status_LEN 1
#define DT_N_S_soc_S_memory_controller_420d0400_S_sram_P_status_EXISTS 1
#define DT_N_S_soc_S_memory_controller_420d0400_S_sram_P_compatible {"st,stm32-fmc-nor-psram"}
#define DT_N_S_soc_S_memory_controller_420d0400_S_sram_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_memory_controller_420d0400_S_sram_P_compatible_IDX_0 "st,stm32-fmc-nor-psram"
#define DT_N_S_soc_S_memory_controller_420d0400_S_sram_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-fmc-nor-psram
#define DT_N_S_soc_S_memory_controller_420d0400_S_sram_P_compatible_IDX_0_STRING_TOKEN st_stm32_fmc_nor_psram
#define DT_N_S_soc_S_memory_controller_420d0400_S_sram_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_FMC_NOR_PSRAM
#define DT_N_S_soc_S_memory_controller_420d0400_S_sram_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_memory_controller_420d0400_S_sram, compatible, 0)
#define DT_N_S_soc_S_memory_controller_420d0400_S_sram_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_memory_controller_420d0400_S_sram, compatible, 0)
#define DT_N_S_soc_S_memory_controller_420d0400_S_sram_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_memory_controller_420d0400_S_sram, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_memory_controller_420d0400_S_sram_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_memory_controller_420d0400_S_sram, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_memory_controller_420d0400_S_sram_P_compatible_LEN 1
#define DT_N_S_soc_S_memory_controller_420d0400_S_sram_P_compatible_EXISTS 1
#define DT_N_S_soc_S_memory_controller_420d0400_S_sram_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_memory_controller_420d0400_S_sram_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_memory_controller_420d0400_S_sram_P_wakeup_source 0
#define DT_N_S_soc_S_memory_controller_420d0400_S_sram_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_memory_controller_420d0400_S_sram_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_memory_controller_420d0400_S_sram_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@42020000/gpio@42021c00
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021c00
 *
 * Binding (compatible = st,stm32-gpio):
 *   $ZEPHYR_BASE\dts\bindings\gpio\st,stm32-gpio.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021c00_PATH "/soc/pin-controller@42020000/gpio@42021c00"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021c00_FULL_NAME "gpio@42021c00"
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021c00_FULL_NAME_UNQUOTED gpio@42021c00
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021c00_FULL_NAME_TOKEN gpio_42021c00
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021c00_FULL_NAME_UPPER_TOKEN GPIO_42021C00

/* Node parent (/soc/pin-controller@42020000) identifier: */
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021c00_PARENT DT_N_S_soc_S_pin_controller_42020000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021c00_CHILD_IDX 6

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021c00_NODELABEL_NUM 1
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021c00_FOREACH_NODELABEL(fn) fn(gpioh)
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021c00_FOREACH_NODELABEL_VARGS(fn, ...) fn(gpioh, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021c00_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_controller_42020000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021c00_CHILD_NUM 0
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021c00_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021c00_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021c00_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021c00_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021c00_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021c00_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021c00_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021c00_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021c00_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021c00_HASH 5mSF1ILqEPKAgmHrPrQfu_ByYtgH9fLSrODP5jnymxo

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021c00_ORD 154
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021c00_ORD_STR_SORTABLE 00154

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021c00_REQUIRES_ORDS \
	9, /* /soc/rcc@46020c00 */ \
	10, /* /soc/pin-controller@42020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021c00_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021c00_EXISTS 1
#define DT_N_INST_6_st_stm32_gpio DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021c00
#define DT_N_NODELABEL_gpioh      DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021c00

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021c00_REG_NUM 1
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021c00_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021c00_REG_IDX_0_VAL_ADDRESS 1107434496 /* 0x42021c00 */
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021c00_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021c00_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021c00_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021c00_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021c00_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021c00_COMPAT_MATCHES_st_stm32_gpio 1
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021c00_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021c00_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021c00_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021c00_COMPAT_MODEL_IDX_0 "stm32-gpio"
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021c00_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021c00_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021c00_P_reg {1107434496 /* 0x42021c00 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021c00_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021c00_P_reg_IDX_0 1107434496
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021c00_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021c00_P_reg_IDX_1 1024
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021c00_P_reg_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021c00_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021c00_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_46020c00
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021c00_P_clocks_IDX_0_VAL_bus 140
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021c00_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021c00_P_clocks_IDX_0_VAL_bits 128
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021c00_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021c00_P_clocks_IDX_0_FOREACH_CELL(fn) fn(DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021c00, clocks, 0, bus) \
	fn(DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021c00, clocks, 0, bits)
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021c00_P_clocks_IDX_0_FOREACH_CELL_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021c00, clocks, 0, bus) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021c00, clocks, 0, bits)
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021c00_P_clocks_IDX_0_NUM_CELLS 2
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021c00_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021c00, clocks, 0)
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021c00_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021c00, clocks, 0)
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021c00_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021c00, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021c00_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021c00, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021c00_P_clocks_LEN 1
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021c00_P_clocks_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021c00_P_ngpios 16
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021c00_P_ngpios_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021c00_P_gpio_controller 1
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021c00_P_gpio_controller_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021c00_P_compatible {"st,stm32-gpio"}
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021c00_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021c00_P_compatible_IDX_0 "st,stm32-gpio"
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021c00_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-gpio
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021c00_P_compatible_IDX_0_STRING_TOKEN st_stm32_gpio
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021c00_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_GPIO
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021c00_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021c00, compatible, 0)
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021c00_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021c00, compatible, 0)
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021c00_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021c00, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021c00_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021c00, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021c00_P_compatible_LEN 1
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021c00_P_compatible_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021c00_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021c00_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021c00_P_wakeup_source 0
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021c00_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021c00_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021c00_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@42020000/gpio@42022400
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_42020000_S_gpio_42022400
 *
 * Binding (compatible = st,stm32-gpio):
 *   $ZEPHYR_BASE\dts\bindings\gpio\st,stm32-gpio.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42022400_PATH "/soc/pin-controller@42020000/gpio@42022400"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42022400_FULL_NAME "gpio@42022400"
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42022400_FULL_NAME_UNQUOTED gpio@42022400
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42022400_FULL_NAME_TOKEN gpio_42022400
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42022400_FULL_NAME_UPPER_TOKEN GPIO_42022400

/* Node parent (/soc/pin-controller@42020000) identifier: */
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42022400_PARENT DT_N_S_soc_S_pin_controller_42020000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42022400_CHILD_IDX 7

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42022400_NODELABEL_NUM 1
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42022400_FOREACH_NODELABEL(fn) fn(gpioj)
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42022400_FOREACH_NODELABEL_VARGS(fn, ...) fn(gpioj, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42022400_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_controller_42020000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42022400_CHILD_NUM 0
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42022400_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42022400_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42022400_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42022400_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42022400_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42022400_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42022400_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42022400_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42022400_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42022400_HASH ofdpD1S53p3M2qpplU62SShfkfcNat7HzUmu9XyMnwc

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42022400_ORD 155
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42022400_ORD_STR_SORTABLE 00155

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42022400_REQUIRES_ORDS \
	9, /* /soc/rcc@46020c00 */ \
	10, /* /soc/pin-controller@42020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42022400_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42022400_EXISTS 1
#define DT_N_INST_7_st_stm32_gpio DT_N_S_soc_S_pin_controller_42020000_S_gpio_42022400
#define DT_N_NODELABEL_gpioj      DT_N_S_soc_S_pin_controller_42020000_S_gpio_42022400

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42022400_REG_NUM 1
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42022400_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42022400_REG_IDX_0_VAL_ADDRESS 1107436544 /* 0x42022400 */
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42022400_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42022400_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42022400_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42022400_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42022400_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42022400_COMPAT_MATCHES_st_stm32_gpio 1
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42022400_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42022400_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42022400_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42022400_COMPAT_MODEL_IDX_0 "stm32-gpio"
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42022400_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42022400_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42022400_P_reg {1107436544 /* 0x42022400 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42022400_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42022400_P_reg_IDX_0 1107436544
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42022400_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42022400_P_reg_IDX_1 1024
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42022400_P_reg_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42022400_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42022400_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_46020c00
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42022400_P_clocks_IDX_0_VAL_bus 140
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42022400_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42022400_P_clocks_IDX_0_VAL_bits 512
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42022400_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42022400_P_clocks_IDX_0_FOREACH_CELL(fn) fn(DT_N_S_soc_S_pin_controller_42020000_S_gpio_42022400, clocks, 0, bus) \
	fn(DT_N_S_soc_S_pin_controller_42020000_S_gpio_42022400, clocks, 0, bits)
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42022400_P_clocks_IDX_0_FOREACH_CELL_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_42020000_S_gpio_42022400, clocks, 0, bus) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_controller_42020000_S_gpio_42022400, clocks, 0, bits)
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42022400_P_clocks_IDX_0_NUM_CELLS 2
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42022400_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_42020000_S_gpio_42022400, clocks, 0)
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42022400_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_42020000_S_gpio_42022400, clocks, 0)
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42022400_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_42020000_S_gpio_42022400, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42022400_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_42020000_S_gpio_42022400, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42022400_P_clocks_LEN 1
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42022400_P_clocks_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42022400_P_ngpios 16
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42022400_P_ngpios_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42022400_P_gpio_controller 1
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42022400_P_gpio_controller_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42022400_P_compatible {"st,stm32-gpio"}
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42022400_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42022400_P_compatible_IDX_0 "st,stm32-gpio"
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42022400_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-gpio
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42022400_P_compatible_IDX_0_STRING_TOKEN st_stm32_gpio
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42022400_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_GPIO
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42022400_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_42020000_S_gpio_42022400, compatible, 0)
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42022400_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_42020000_S_gpio_42022400, compatible, 0)
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42022400_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_42020000_S_gpio_42022400, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42022400_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_42020000_S_gpio_42022400, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42022400_P_compatible_LEN 1
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42022400_P_compatible_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42022400_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42022400_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42022400_P_wakeup_source 0
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42022400_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42022400_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42022400_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/gpio@42021400
 *
 * Node identifier: DT_N_S_soc_S_gpio_42021400
 *
 * Binding (compatible = st,stm32-gpio):
 *   $ZEPHYR_BASE\dts\bindings\gpio\st,stm32-gpio.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_gpio_42021400_PATH "/soc/gpio@42021400"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_gpio_42021400_FULL_NAME "gpio@42021400"
#define DT_N_S_soc_S_gpio_42021400_FULL_NAME_UNQUOTED gpio@42021400
#define DT_N_S_soc_S_gpio_42021400_FULL_NAME_TOKEN gpio_42021400
#define DT_N_S_soc_S_gpio_42021400_FULL_NAME_UPPER_TOKEN GPIO_42021400

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_gpio_42021400_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_gpio_42021400_CHILD_IDX 52

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_gpio_42021400_NODELABEL_NUM 1
#define DT_N_S_soc_S_gpio_42021400_FOREACH_NODELABEL(fn) fn(gpiof)
#define DT_N_S_soc_S_gpio_42021400_FOREACH_NODELABEL_VARGS(fn, ...) fn(gpiof, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_42021400_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_gpio_42021400_CHILD_NUM 0
#define DT_N_S_soc_S_gpio_42021400_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_gpio_42021400_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_gpio_42021400_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_gpio_42021400_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_gpio_42021400_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_gpio_42021400_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_gpio_42021400_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_gpio_42021400_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_gpio_42021400_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_gpio_42021400_HASH 73SuCsFftps54hdKoW_dQEAqgBlktNMrK9BJUy_8_TQ

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_gpio_42021400_ORD 156
#define DT_N_S_soc_S_gpio_42021400_ORD_STR_SORTABLE 00156

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_gpio_42021400_REQUIRES_ORDS \
	4, /* /soc */ \
	9, /* /soc/rcc@46020c00 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_gpio_42021400_SUPPORTS_ORDS \
	159, /* /soc/power@46020800 */ \
	167, /* /soc/power@46020800/wkup-pin@8 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_gpio_42021400_EXISTS 1
#define DT_N_INST_8_st_stm32_gpio DT_N_S_soc_S_gpio_42021400
#define DT_N_NODELABEL_gpiof      DT_N_S_soc_S_gpio_42021400

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_gpio_42021400_REG_NUM 1
#define DT_N_S_soc_S_gpio_42021400_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_42021400_REG_IDX_0_VAL_ADDRESS 1107432448 /* 0x42021400 */
#define DT_N_S_soc_S_gpio_42021400_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_gpio_42021400_RANGES_NUM 0
#define DT_N_S_soc_S_gpio_42021400_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_gpio_42021400_IRQ_NUM 0
#define DT_N_S_soc_S_gpio_42021400_IRQ_LEVEL 0
#define DT_N_S_soc_S_gpio_42021400_COMPAT_MATCHES_st_stm32_gpio 1
#define DT_N_S_soc_S_gpio_42021400_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_42021400_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_gpio_42021400_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_42021400_COMPAT_MODEL_IDX_0 "stm32-gpio"
#define DT_N_S_soc_S_gpio_42021400_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_gpio_42021400_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_gpio_42021400_P_reg {1107432448 /* 0x42021400 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_gpio_42021400_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_42021400_P_reg_IDX_0 1107432448
#define DT_N_S_soc_S_gpio_42021400_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_gpio_42021400_P_reg_IDX_1 1024
#define DT_N_S_soc_S_gpio_42021400_P_reg_EXISTS 1
#define DT_N_S_soc_S_gpio_42021400_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_42021400_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_46020c00
#define DT_N_S_soc_S_gpio_42021400_P_clocks_IDX_0_VAL_bus 140
#define DT_N_S_soc_S_gpio_42021400_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_gpio_42021400_P_clocks_IDX_0_VAL_bits 32
#define DT_N_S_soc_S_gpio_42021400_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_gpio_42021400_P_clocks_IDX_0_FOREACH_CELL(fn) fn(DT_N_S_soc_S_gpio_42021400, clocks, 0, bus) \
	fn(DT_N_S_soc_S_gpio_42021400, clocks, 0, bits)
#define DT_N_S_soc_S_gpio_42021400_P_clocks_IDX_0_FOREACH_CELL_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_42021400, clocks, 0, bus) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_42021400, clocks, 0, bits)
#define DT_N_S_soc_S_gpio_42021400_P_clocks_IDX_0_NUM_CELLS 2
#define DT_N_S_soc_S_gpio_42021400_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_42021400, clocks, 0)
#define DT_N_S_soc_S_gpio_42021400_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_42021400, clocks, 0)
#define DT_N_S_soc_S_gpio_42021400_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_42021400, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_42021400_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_42021400, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_42021400_P_clocks_LEN 1
#define DT_N_S_soc_S_gpio_42021400_P_clocks_EXISTS 1
#define DT_N_S_soc_S_gpio_42021400_P_ngpios 16
#define DT_N_S_soc_S_gpio_42021400_P_ngpios_EXISTS 1
#define DT_N_S_soc_S_gpio_42021400_P_gpio_controller 1
#define DT_N_S_soc_S_gpio_42021400_P_gpio_controller_EXISTS 1
#define DT_N_S_soc_S_gpio_42021400_P_compatible {"st,stm32-gpio"}
#define DT_N_S_soc_S_gpio_42021400_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_42021400_P_compatible_IDX_0 "st,stm32-gpio"
#define DT_N_S_soc_S_gpio_42021400_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-gpio
#define DT_N_S_soc_S_gpio_42021400_P_compatible_IDX_0_STRING_TOKEN st_stm32_gpio
#define DT_N_S_soc_S_gpio_42021400_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_GPIO
#define DT_N_S_soc_S_gpio_42021400_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_42021400, compatible, 0)
#define DT_N_S_soc_S_gpio_42021400_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_42021400, compatible, 0)
#define DT_N_S_soc_S_gpio_42021400_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_42021400, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_42021400_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_42021400, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_42021400_P_compatible_LEN 1
#define DT_N_S_soc_S_gpio_42021400_P_compatible_EXISTS 1
#define DT_N_S_soc_S_gpio_42021400_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_gpio_42021400_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_gpio_42021400_P_wakeup_source 0
#define DT_N_S_soc_S_gpio_42021400_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_gpio_42021400_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_gpio_42021400_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@42020000/gpio@42020000
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020000
 *
 * Binding (compatible = st,stm32-gpio):
 *   $ZEPHYR_BASE\dts\bindings\gpio\st,stm32-gpio.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020000_PATH "/soc/pin-controller@42020000/gpio@42020000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020000_FULL_NAME "gpio@42020000"
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020000_FULL_NAME_UNQUOTED gpio@42020000
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020000_FULL_NAME_TOKEN gpio_42020000
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020000_FULL_NAME_UPPER_TOKEN GPIO_42020000

/* Node parent (/soc/pin-controller@42020000) identifier: */
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020000_PARENT DT_N_S_soc_S_pin_controller_42020000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020000_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020000_NODELABEL_NUM 1
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020000_FOREACH_NODELABEL(fn) fn(gpioa)
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020000_FOREACH_NODELABEL_VARGS(fn, ...) fn(gpioa, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_controller_42020000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020000_CHILD_NUM 0
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020000_HASH 8qf55M_O1JPH_oMkhem_lPEf1hwj_ciun0_iKSu5Jfc

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020000_ORD 157
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020000_ORD_STR_SORTABLE 00157

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020000_REQUIRES_ORDS \
	9, /* /soc/rcc@46020c00 */ \
	10, /* /soc/pin-controller@42020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020000_SUPPORTS_ORDS \
	159, /* /soc/power@46020800 */ \
	160, /* /soc/power@46020800/wkup-pin@1 */ \
	161, /* /soc/power@46020800/wkup-pin@2 */ \
	162, /* /soc/power@46020800/wkup-pin@3 */ \
	163, /* /soc/power@46020800/wkup-pin@4 */ \
	164, /* /soc/power@46020800/wkup-pin@5 */ \
	165, /* /soc/power@46020800/wkup-pin@6 */ \
	166, /* /soc/power@46020800/wkup-pin@7 */ \
	167, /* /soc/power@46020800/wkup-pin@8 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020000_EXISTS 1
#define DT_N_INST_0_st_stm32_gpio DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020000
#define DT_N_NODELABEL_gpioa      DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020000_REG_NUM 1
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020000_REG_IDX_0_VAL_ADDRESS 1107427328 /* 0x42020000 */
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020000_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020000_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020000_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020000_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020000_COMPAT_MATCHES_st_stm32_gpio 1
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020000_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020000_COMPAT_MODEL_IDX_0 "stm32-gpio"
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020000_P_reg {1107427328 /* 0x42020000 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020000_P_reg_IDX_0 1107427328
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020000_P_reg_IDX_1 1024
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020000_P_reg_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020000_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_46020c00
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020000_P_clocks_IDX_0_VAL_bus 140
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020000_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020000_P_clocks_IDX_0_VAL_bits 1
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020000_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020000_P_clocks_IDX_0_FOREACH_CELL(fn) fn(DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020000, clocks, 0, bus) \
	fn(DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020000, clocks, 0, bits)
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020000_P_clocks_IDX_0_FOREACH_CELL_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020000, clocks, 0, bus) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020000, clocks, 0, bits)
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020000_P_clocks_IDX_0_NUM_CELLS 2
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020000, clocks, 0)
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020000, clocks, 0)
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020000_P_clocks_LEN 1
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020000_P_ngpios 16
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020000_P_ngpios_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020000_P_gpio_controller 1
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020000_P_gpio_controller_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020000_P_compatible {"st,stm32-gpio"}
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020000_P_compatible_IDX_0 "st,stm32-gpio"
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020000_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-gpio
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020000_P_compatible_IDX_0_STRING_TOKEN st_stm32_gpio
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020000_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_GPIO
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020000, compatible, 0)
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020000, compatible, 0)
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020000_P_compatible_LEN 1
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020000_P_wakeup_source 0
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@42020000/gpio@42021000
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021000
 *
 * Binding (compatible = st,stm32-gpio):
 *   $ZEPHYR_BASE\dts\bindings\gpio\st,stm32-gpio.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021000_PATH "/soc/pin-controller@42020000/gpio@42021000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021000_FULL_NAME "gpio@42021000"
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021000_FULL_NAME_UNQUOTED gpio@42021000
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021000_FULL_NAME_TOKEN gpio_42021000
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021000_FULL_NAME_UPPER_TOKEN GPIO_42021000

/* Node parent (/soc/pin-controller@42020000) identifier: */
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021000_PARENT DT_N_S_soc_S_pin_controller_42020000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021000_CHILD_IDX 4

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021000_NODELABEL_NUM 1
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021000_FOREACH_NODELABEL(fn) fn(gpioe)
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021000_FOREACH_NODELABEL_VARGS(fn, ...) fn(gpioe, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_controller_42020000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021000_CHILD_NUM 0
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021000_HASH 3eiyt_2FPIHEKlmAjMexEJdM7Wuh3HvJFMSUrCLhAGY

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021000_ORD 158
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021000_ORD_STR_SORTABLE 00158

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021000_REQUIRES_ORDS \
	9, /* /soc/rcc@46020c00 */ \
	10, /* /soc/pin-controller@42020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021000_SUPPORTS_ORDS \
	159, /* /soc/power@46020800 */ \
	160, /* /soc/power@46020800/wkup-pin@1 */ \
	161, /* /soc/power@46020800/wkup-pin@2 */ \
	162, /* /soc/power@46020800/wkup-pin@3 */ \
	165, /* /soc/power@46020800/wkup-pin@6 */ \
	166, /* /soc/power@46020800/wkup-pin@7 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021000_EXISTS 1
#define DT_N_INST_4_st_stm32_gpio DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021000
#define DT_N_NODELABEL_gpioe      DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021000_REG_NUM 1
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021000_REG_IDX_0_VAL_ADDRESS 1107431424 /* 0x42021000 */
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021000_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021000_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021000_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021000_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021000_COMPAT_MATCHES_st_stm32_gpio 1
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021000_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021000_COMPAT_MODEL_IDX_0 "stm32-gpio"
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021000_P_reg {1107431424 /* 0x42021000 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021000_P_reg_IDX_0 1107431424
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021000_P_reg_IDX_1 1024
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021000_P_reg_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021000_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_46020c00
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021000_P_clocks_IDX_0_VAL_bus 140
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021000_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021000_P_clocks_IDX_0_VAL_bits 16
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021000_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021000_P_clocks_IDX_0_FOREACH_CELL(fn) fn(DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021000, clocks, 0, bus) \
	fn(DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021000, clocks, 0, bits)
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021000_P_clocks_IDX_0_FOREACH_CELL_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021000, clocks, 0, bus) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021000, clocks, 0, bits)
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021000_P_clocks_IDX_0_NUM_CELLS 2
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021000, clocks, 0)
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021000, clocks, 0)
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021000_P_clocks_LEN 1
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021000_P_ngpios 16
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021000_P_ngpios_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021000_P_gpio_controller 1
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021000_P_gpio_controller_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021000_P_compatible {"st,stm32-gpio"}
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021000_P_compatible_IDX_0 "st,stm32-gpio"
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021000_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-gpio
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021000_P_compatible_IDX_0_STRING_TOKEN st_stm32_gpio
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021000_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_GPIO
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021000, compatible, 0)
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021000, compatible, 0)
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021000_P_compatible_LEN 1
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021000_P_wakeup_source 0
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/power@46020800
 *
 * Node identifier: DT_N_S_soc_S_power_46020800
 *
 * Binding (compatible = st,stm32u5-pwr):
 *   $ZEPHYR_BASE\dts\bindings\power\st,stm32u5-pwr.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_power_46020800_PATH "/soc/power@46020800"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_power_46020800_FULL_NAME "power@46020800"
#define DT_N_S_soc_S_power_46020800_FULL_NAME_UNQUOTED power@46020800
#define DT_N_S_soc_S_power_46020800_FULL_NAME_TOKEN power_46020800
#define DT_N_S_soc_S_power_46020800_FULL_NAME_UPPER_TOKEN POWER_46020800

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_power_46020800_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_power_46020800_CHILD_IDX 50

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_power_46020800_NODELABEL_NUM 1
#define DT_N_S_soc_S_power_46020800_FOREACH_NODELABEL(fn) fn(pwr)
#define DT_N_S_soc_S_power_46020800_FOREACH_NODELABEL_VARGS(fn, ...) fn(pwr, __VA_ARGS__)
#define DT_N_S_soc_S_power_46020800_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_power_46020800_CHILD_NUM 8
#define DT_N_S_soc_S_power_46020800_CHILD_NUM_STATUS_OKAY 8
#define DT_N_S_soc_S_power_46020800_CHILD_UNIT_ADDR_INT_1 DT_N_S_soc_S_power_46020800_S_wkup_pin_1
#define DT_N_S_soc_S_power_46020800_CHILD_UNIT_ADDR_INT_2 DT_N_S_soc_S_power_46020800_S_wkup_pin_2
#define DT_N_S_soc_S_power_46020800_CHILD_UNIT_ADDR_INT_3 DT_N_S_soc_S_power_46020800_S_wkup_pin_3
#define DT_N_S_soc_S_power_46020800_CHILD_UNIT_ADDR_INT_4 DT_N_S_soc_S_power_46020800_S_wkup_pin_4
#define DT_N_S_soc_S_power_46020800_CHILD_UNIT_ADDR_INT_5 DT_N_S_soc_S_power_46020800_S_wkup_pin_5
#define DT_N_S_soc_S_power_46020800_CHILD_UNIT_ADDR_INT_6 DT_N_S_soc_S_power_46020800_S_wkup_pin_6
#define DT_N_S_soc_S_power_46020800_CHILD_UNIT_ADDR_INT_7 DT_N_S_soc_S_power_46020800_S_wkup_pin_7
#define DT_N_S_soc_S_power_46020800_CHILD_UNIT_ADDR_INT_8 DT_N_S_soc_S_power_46020800_S_wkup_pin_8
#define DT_N_S_soc_S_power_46020800_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_1) fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_2) fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_3) fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_4) fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_5) fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_6) fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_7) fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_8)
#define DT_N_S_soc_S_power_46020800_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_1) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_2) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_3) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_4) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_5) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_6) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_7) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_8)
#define DT_N_S_soc_S_power_46020800_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_1, __VA_ARGS__) fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_2, __VA_ARGS__) fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_3, __VA_ARGS__) fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_4, __VA_ARGS__) fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_5, __VA_ARGS__) fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_6, __VA_ARGS__) fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_7, __VA_ARGS__) fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_8, __VA_ARGS__)
#define DT_N_S_soc_S_power_46020800_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_4, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_5, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_6, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_7, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_8, __VA_ARGS__)
#define DT_N_S_soc_S_power_46020800_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_1) fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_2) fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_3) fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_4) fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_5) fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_6) fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_7) fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_8)
#define DT_N_S_soc_S_power_46020800_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_1) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_2) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_3) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_4) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_5) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_6) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_7) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_8)
#define DT_N_S_soc_S_power_46020800_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_1, __VA_ARGS__) fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_2, __VA_ARGS__) fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_3, __VA_ARGS__) fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_4, __VA_ARGS__) fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_5, __VA_ARGS__) fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_6, __VA_ARGS__) fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_7, __VA_ARGS__) fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_8, __VA_ARGS__)
#define DT_N_S_soc_S_power_46020800_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_4, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_5, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_6, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_7, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_8, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_soc_S_power_46020800_HASH uxmcQoryAmqFDlXX3P9RKTMx4jhXQ6gZtU8bLaCnUFQ

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_power_46020800_ORD 159
#define DT_N_S_soc_S_power_46020800_ORD_STR_SORTABLE 00159

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_power_46020800_REQUIRES_ORDS \
	4, /* /soc */ \
	64, /* /soc/pin-controller@42020000/gpio@42020800 */ \
	67, /* /soc/pin-controller@42020000/gpio@42020400 */ \
	156, /* /soc/gpio@42021400 */ \
	157, /* /soc/pin-controller@42020000/gpio@42020000 */ \
	158, /* /soc/pin-controller@42020000/gpio@42021000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_power_46020800_SUPPORTS_ORDS \
	160, /* /soc/power@46020800/wkup-pin@1 */ \
	161, /* /soc/power@46020800/wkup-pin@2 */ \
	162, /* /soc/power@46020800/wkup-pin@3 */ \
	163, /* /soc/power@46020800/wkup-pin@4 */ \
	164, /* /soc/power@46020800/wkup-pin@5 */ \
	165, /* /soc/power@46020800/wkup-pin@6 */ \
	166, /* /soc/power@46020800/wkup-pin@7 */ \
	167, /* /soc/power@46020800/wkup-pin@8 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_power_46020800_EXISTS 1
#define DT_N_INST_0_st_stm32u5_pwr       DT_N_S_soc_S_power_46020800
#define DT_N_INST_0_st_stm32_dualreg_pwr DT_N_S_soc_S_power_46020800
#define DT_N_INST_0_st_stm32_pwr         DT_N_S_soc_S_power_46020800
#define DT_N_NODELABEL_pwr               DT_N_S_soc_S_power_46020800

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_power_46020800_REG_NUM 1
#define DT_N_S_soc_S_power_46020800_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_power_46020800_REG_IDX_0_VAL_ADDRESS 1174538240 /* 0x46020800 */
#define DT_N_S_soc_S_power_46020800_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_power_46020800_RANGES_NUM 0
#define DT_N_S_soc_S_power_46020800_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_power_46020800_IRQ_NUM 0
#define DT_N_S_soc_S_power_46020800_IRQ_LEVEL 0
#define DT_N_S_soc_S_power_46020800_COMPAT_MATCHES_st_stm32u5_pwr 1
#define DT_N_S_soc_S_power_46020800_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_power_46020800_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_power_46020800_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_power_46020800_COMPAT_MODEL_IDX_0 "stm32u5-pwr"
#define DT_N_S_soc_S_power_46020800_COMPAT_MATCHES_st_stm32_dualreg_pwr 1
#define DT_N_S_soc_S_power_46020800_COMPAT_VENDOR_IDX_1_EXISTS 1
#define DT_N_S_soc_S_power_46020800_COMPAT_VENDOR_IDX_1 "STMicroelectronics"
#define DT_N_S_soc_S_power_46020800_COMPAT_MODEL_IDX_1_EXISTS 1
#define DT_N_S_soc_S_power_46020800_COMPAT_MODEL_IDX_1 "stm32-dualreg-pwr"
#define DT_N_S_soc_S_power_46020800_COMPAT_MATCHES_st_stm32_pwr 1
#define DT_N_S_soc_S_power_46020800_COMPAT_VENDOR_IDX_2_EXISTS 1
#define DT_N_S_soc_S_power_46020800_COMPAT_VENDOR_IDX_2 "STMicroelectronics"
#define DT_N_S_soc_S_power_46020800_COMPAT_MODEL_IDX_2_EXISTS 1
#define DT_N_S_soc_S_power_46020800_COMPAT_MODEL_IDX_2 "stm32-pwr"
#define DT_N_S_soc_S_power_46020800_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_power_46020800_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_power_46020800_P_power_supply "ldo"
#define DT_N_S_soc_S_power_46020800_P_power_supply_STRING_UNQUOTED ldo
#define DT_N_S_soc_S_power_46020800_P_power_supply_STRING_TOKEN ldo
#define DT_N_S_soc_S_power_46020800_P_power_supply_STRING_UPPER_TOKEN LDO
#define DT_N_S_soc_S_power_46020800_P_power_supply_IDX_0 "ldo"
#define DT_N_S_soc_S_power_46020800_P_power_supply_IDX_0_EXISTS 1
#define DT_N_S_soc_S_power_46020800_P_power_supply_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_power_46020800_P_power_supply_IDX_0_ENUM_VAL_ldo_EXISTS 1
#define DT_N_S_soc_S_power_46020800_P_power_supply_ENUM_VAL_ldo_EXISTS 1
#define DT_N_S_soc_S_power_46020800_P_power_supply_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_power_46020800, power_supply, 0)
#define DT_N_S_soc_S_power_46020800_P_power_supply_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_power_46020800, power_supply, 0)
#define DT_N_S_soc_S_power_46020800_P_power_supply_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_power_46020800, power_supply, 0, __VA_ARGS__)
#define DT_N_S_soc_S_power_46020800_P_power_supply_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_power_46020800, power_supply, 0, __VA_ARGS__)
#define DT_N_S_soc_S_power_46020800_P_power_supply_LEN 1
#define DT_N_S_soc_S_power_46020800_P_power_supply_EXISTS 1
#define DT_N_S_soc_S_power_46020800_P_reg {1174538240 /* 0x46020800 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_power_46020800_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_power_46020800_P_reg_IDX_0 1174538240
#define DT_N_S_soc_S_power_46020800_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_power_46020800_P_reg_IDX_1 1024
#define DT_N_S_soc_S_power_46020800_P_reg_EXISTS 1
#define DT_N_S_soc_S_power_46020800_P_wkup_pins_nb 8
#define DT_N_S_soc_S_power_46020800_P_wkup_pins_nb_EXISTS 1
#define DT_N_S_soc_S_power_46020800_P_wkup_pin_srcs 3
#define DT_N_S_soc_S_power_46020800_P_wkup_pin_srcs_EXISTS 1
#define DT_N_S_soc_S_power_46020800_P_wkup_pins_pol 1
#define DT_N_S_soc_S_power_46020800_P_wkup_pins_pol_EXISTS 1
#define DT_N_S_soc_S_power_46020800_P_wkup_pins_pupd 1
#define DT_N_S_soc_S_power_46020800_P_wkup_pins_pupd_EXISTS 1
#define DT_N_S_soc_S_power_46020800_P_status "disabled"
#define DT_N_S_soc_S_power_46020800_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_power_46020800_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_power_46020800_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_power_46020800_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_power_46020800_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_power_46020800_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_power_46020800_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_power_46020800_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_power_46020800_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_power_46020800, status, 0)
#define DT_N_S_soc_S_power_46020800_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_power_46020800, status, 0)
#define DT_N_S_soc_S_power_46020800_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_power_46020800, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_power_46020800_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_power_46020800, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_power_46020800_P_status_LEN 1
#define DT_N_S_soc_S_power_46020800_P_status_EXISTS 1
#define DT_N_S_soc_S_power_46020800_P_compatible {"st,stm32u5-pwr", "st,stm32-dualreg-pwr", "st,stm32-pwr"}
#define DT_N_S_soc_S_power_46020800_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_power_46020800_P_compatible_IDX_0 "st,stm32u5-pwr"
#define DT_N_S_soc_S_power_46020800_P_compatible_IDX_0_STRING_UNQUOTED st,stm32u5-pwr
#define DT_N_S_soc_S_power_46020800_P_compatible_IDX_0_STRING_TOKEN st_stm32u5_pwr
#define DT_N_S_soc_S_power_46020800_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32U5_PWR
#define DT_N_S_soc_S_power_46020800_P_compatible_IDX_1_EXISTS 1
#define DT_N_S_soc_S_power_46020800_P_compatible_IDX_1 "st,stm32-dualreg-pwr"
#define DT_N_S_soc_S_power_46020800_P_compatible_IDX_1_STRING_UNQUOTED st,stm32-dualreg-pwr
#define DT_N_S_soc_S_power_46020800_P_compatible_IDX_1_STRING_TOKEN st_stm32_dualreg_pwr
#define DT_N_S_soc_S_power_46020800_P_compatible_IDX_1_STRING_UPPER_TOKEN ST_STM32_DUALREG_PWR
#define DT_N_S_soc_S_power_46020800_P_compatible_IDX_2_EXISTS 1
#define DT_N_S_soc_S_power_46020800_P_compatible_IDX_2 "st,stm32-pwr"
#define DT_N_S_soc_S_power_46020800_P_compatible_IDX_2_STRING_UNQUOTED st,stm32-pwr
#define DT_N_S_soc_S_power_46020800_P_compatible_IDX_2_STRING_TOKEN st_stm32_pwr
#define DT_N_S_soc_S_power_46020800_P_compatible_IDX_2_STRING_UPPER_TOKEN ST_STM32_PWR
#define DT_N_S_soc_S_power_46020800_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_power_46020800, compatible, 0) \
	fn(DT_N_S_soc_S_power_46020800, compatible, 1) \
	fn(DT_N_S_soc_S_power_46020800, compatible, 2)
#define DT_N_S_soc_S_power_46020800_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_power_46020800, compatible, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_power_46020800, compatible, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_power_46020800, compatible, 2)
#define DT_N_S_soc_S_power_46020800_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_power_46020800, compatible, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_power_46020800, compatible, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_power_46020800, compatible, 2, __VA_ARGS__)
#define DT_N_S_soc_S_power_46020800_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_power_46020800, compatible, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_power_46020800, compatible, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_power_46020800, compatible, 2, __VA_ARGS__)
#define DT_N_S_soc_S_power_46020800_P_compatible_LEN 3
#define DT_N_S_soc_S_power_46020800_P_compatible_EXISTS 1
#define DT_N_S_soc_S_power_46020800_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_power_46020800_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_power_46020800_P_wakeup_source 0
#define DT_N_S_soc_S_power_46020800_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_power_46020800_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_power_46020800_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/power@46020800/wkup-pin@1
 *
 * Node identifier: DT_N_S_soc_S_power_46020800_S_wkup_pin_1
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_1_PATH "/soc/power@46020800/wkup-pin@1"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_1_FULL_NAME "wkup-pin@1"
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_1_FULL_NAME_UNQUOTED wkup-pin@1
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_1_FULL_NAME_TOKEN wkup_pin_1
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_1_FULL_NAME_UPPER_TOKEN WKUP_PIN_1

/* Node parent (/soc/power@46020800) identifier: */
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_1_PARENT DT_N_S_soc_S_power_46020800

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_1_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_1_NODELABEL_NUM 0
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_1_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_1_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_1_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_power_46020800) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_1_CHILD_NUM 0
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_1_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_1_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_1_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_1_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_1_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_1_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_1_HASH aPTQnZVElunwvxq0Cb94T6Cc8r7iKIXs23eQ9seRhQI

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_1_ORD 160
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_1_ORD_STR_SORTABLE 00160

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_1_REQUIRES_ORDS \
	67, /* /soc/pin-controller@42020000/gpio@42020400 */ \
	157, /* /soc/pin-controller@42020000/gpio@42020000 */ \
	158, /* /soc/pin-controller@42020000/gpio@42021000 */ \
	159, /* /soc/power@46020800 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_1_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_1_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_1_REG_NUM 1
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_1_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_1_REG_IDX_0_VAL_ADDRESS 1 /* 0x1 */
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_1_RANGES_NUM 0
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_1_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_1_IRQ_NUM 0
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_1_IRQ_LEVEL 0
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_1_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_1_P_reg {1 /* 0x1 */}
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_1_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_1_P_reg_IDX_0 1
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_1_P_reg_EXISTS 1
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_1_P_wkup_gpios_IDX_0_EXISTS 1
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_1_P_wkup_gpios_IDX_0_PH DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020000
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_1_P_wkup_gpios_IDX_0_VAL_pin 0
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_1_P_wkup_gpios_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_1_P_wkup_gpios_IDX_0_VAL_flags 1
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_1_P_wkup_gpios_IDX_0_VAL_flags_EXISTS 1
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_1_P_wkup_gpios_IDX_0_FOREACH_CELL(fn) fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_1, wkup_gpios, 0, pin) \
	fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_1, wkup_gpios, 0, flags)
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_1_P_wkup_gpios_IDX_0_FOREACH_CELL_SEP(fn, sep) fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_1, wkup_gpios, 0, pin) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_1, wkup_gpios, 0, flags)
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_1_P_wkup_gpios_IDX_0_NUM_CELLS 2
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_1_P_wkup_gpios_IDX_1_EXISTS 1
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_1_P_wkup_gpios_IDX_1_PH DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020400
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_1_P_wkup_gpios_IDX_1_VAL_pin 2
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_1_P_wkup_gpios_IDX_1_VAL_pin_EXISTS 1
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_1_P_wkup_gpios_IDX_1_VAL_flags 2
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_1_P_wkup_gpios_IDX_1_VAL_flags_EXISTS 1
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_1_P_wkup_gpios_IDX_1_FOREACH_CELL(fn) fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_1, wkup_gpios, 1, pin) \
	fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_1, wkup_gpios, 1, flags)
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_1_P_wkup_gpios_IDX_1_FOREACH_CELL_SEP(fn, sep) fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_1, wkup_gpios, 1, pin) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_1, wkup_gpios, 1, flags)
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_1_P_wkup_gpios_IDX_1_NUM_CELLS 2
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_1_P_wkup_gpios_IDX_2_EXISTS 1
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_1_P_wkup_gpios_IDX_2_PH DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021000
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_1_P_wkup_gpios_IDX_2_VAL_pin 4
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_1_P_wkup_gpios_IDX_2_VAL_pin_EXISTS 1
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_1_P_wkup_gpios_IDX_2_VAL_flags 4
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_1_P_wkup_gpios_IDX_2_VAL_flags_EXISTS 1
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_1_P_wkup_gpios_IDX_2_FOREACH_CELL(fn) fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_1, wkup_gpios, 2, pin) \
	fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_1, wkup_gpios, 2, flags)
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_1_P_wkup_gpios_IDX_2_FOREACH_CELL_SEP(fn, sep) fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_1, wkup_gpios, 2, pin) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_1, wkup_gpios, 2, flags)
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_1_P_wkup_gpios_IDX_2_NUM_CELLS 2
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_1_P_wkup_gpios_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_1, wkup_gpios, 0) \
	fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_1, wkup_gpios, 1) \
	fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_1, wkup_gpios, 2)
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_1_P_wkup_gpios_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_1, wkup_gpios, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_1, wkup_gpios, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_1, wkup_gpios, 2)
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_1_P_wkup_gpios_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_1, wkup_gpios, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_1, wkup_gpios, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_1, wkup_gpios, 2, __VA_ARGS__)
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_1_P_wkup_gpios_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_1, wkup_gpios, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_1, wkup_gpios, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_1, wkup_gpios, 2, __VA_ARGS__)
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_1_P_wkup_gpios_LEN 3
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_1_P_wkup_gpios_EXISTS 1

/*
 * Devicetree node: /soc/power@46020800/wkup-pin@2
 *
 * Node identifier: DT_N_S_soc_S_power_46020800_S_wkup_pin_2
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_2_PATH "/soc/power@46020800/wkup-pin@2"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_2_FULL_NAME "wkup-pin@2"
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_2_FULL_NAME_UNQUOTED wkup-pin@2
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_2_FULL_NAME_TOKEN wkup_pin_2
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_2_FULL_NAME_UPPER_TOKEN WKUP_PIN_2

/* Node parent (/soc/power@46020800) identifier: */
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_2_PARENT DT_N_S_soc_S_power_46020800

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_2_CHILD_IDX 1

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_2_NODELABEL_NUM 0
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_2_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_2_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_2_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_power_46020800) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_2_CHILD_NUM 0
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_2_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_2_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_2_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_2_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_2_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_2_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_2_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_2_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_2_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_2_HASH IwXCsZRFyJqnCgSAhPfFKPVElUot2f1AKatYDPY4UPk

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_2_ORD 161
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_2_ORD_STR_SORTABLE 00161

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_2_REQUIRES_ORDS \
	64, /* /soc/pin-controller@42020000/gpio@42020800 */ \
	157, /* /soc/pin-controller@42020000/gpio@42020000 */ \
	158, /* /soc/pin-controller@42020000/gpio@42021000 */ \
	159, /* /soc/power@46020800 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_2_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_2_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_2_REG_NUM 1
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_2_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_2_REG_IDX_0_VAL_ADDRESS 2 /* 0x2 */
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_2_RANGES_NUM 0
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_2_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_2_IRQ_NUM 0
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_2_IRQ_LEVEL 0
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_2_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_2_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_2_P_reg {2 /* 0x2 */}
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_2_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_2_P_reg_IDX_0 2
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_2_P_reg_EXISTS 1
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_2_P_wkup_gpios_IDX_0_EXISTS 1
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_2_P_wkup_gpios_IDX_0_PH DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020000
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_2_P_wkup_gpios_IDX_0_VAL_pin 4
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_2_P_wkup_gpios_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_2_P_wkup_gpios_IDX_0_VAL_flags 1
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_2_P_wkup_gpios_IDX_0_VAL_flags_EXISTS 1
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_2_P_wkup_gpios_IDX_0_FOREACH_CELL(fn) fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_2, wkup_gpios, 0, pin) \
	fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_2, wkup_gpios, 0, flags)
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_2_P_wkup_gpios_IDX_0_FOREACH_CELL_SEP(fn, sep) fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_2, wkup_gpios, 0, pin) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_2, wkup_gpios, 0, flags)
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_2_P_wkup_gpios_IDX_0_NUM_CELLS 2
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_2_P_wkup_gpios_IDX_1_EXISTS 1
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_2_P_wkup_gpios_IDX_1_PH DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020800
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_2_P_wkup_gpios_IDX_1_VAL_pin 13
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_2_P_wkup_gpios_IDX_1_VAL_pin_EXISTS 1
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_2_P_wkup_gpios_IDX_1_VAL_flags 2
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_2_P_wkup_gpios_IDX_1_VAL_flags_EXISTS 1
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_2_P_wkup_gpios_IDX_1_FOREACH_CELL(fn) fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_2, wkup_gpios, 1, pin) \
	fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_2, wkup_gpios, 1, flags)
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_2_P_wkup_gpios_IDX_1_FOREACH_CELL_SEP(fn, sep) fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_2, wkup_gpios, 1, pin) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_2, wkup_gpios, 1, flags)
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_2_P_wkup_gpios_IDX_1_NUM_CELLS 2
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_2_P_wkup_gpios_IDX_2_EXISTS 1
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_2_P_wkup_gpios_IDX_2_PH DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021000
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_2_P_wkup_gpios_IDX_2_VAL_pin 5
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_2_P_wkup_gpios_IDX_2_VAL_pin_EXISTS 1
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_2_P_wkup_gpios_IDX_2_VAL_flags 4
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_2_P_wkup_gpios_IDX_2_VAL_flags_EXISTS 1
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_2_P_wkup_gpios_IDX_2_FOREACH_CELL(fn) fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_2, wkup_gpios, 2, pin) \
	fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_2, wkup_gpios, 2, flags)
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_2_P_wkup_gpios_IDX_2_FOREACH_CELL_SEP(fn, sep) fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_2, wkup_gpios, 2, pin) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_2, wkup_gpios, 2, flags)
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_2_P_wkup_gpios_IDX_2_NUM_CELLS 2
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_2_P_wkup_gpios_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_2, wkup_gpios, 0) \
	fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_2, wkup_gpios, 1) \
	fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_2, wkup_gpios, 2)
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_2_P_wkup_gpios_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_2, wkup_gpios, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_2, wkup_gpios, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_2, wkup_gpios, 2)
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_2_P_wkup_gpios_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_2, wkup_gpios, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_2, wkup_gpios, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_2, wkup_gpios, 2, __VA_ARGS__)
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_2_P_wkup_gpios_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_2, wkup_gpios, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_2, wkup_gpios, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_2, wkup_gpios, 2, __VA_ARGS__)
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_2_P_wkup_gpios_LEN 3
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_2_P_wkup_gpios_EXISTS 1

/*
 * Devicetree node: /soc/power@46020800/wkup-pin@3
 *
 * Node identifier: DT_N_S_soc_S_power_46020800_S_wkup_pin_3
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_3_PATH "/soc/power@46020800/wkup-pin@3"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_3_FULL_NAME "wkup-pin@3"
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_3_FULL_NAME_UNQUOTED wkup-pin@3
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_3_FULL_NAME_TOKEN wkup_pin_3
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_3_FULL_NAME_UPPER_TOKEN WKUP_PIN_3

/* Node parent (/soc/power@46020800) identifier: */
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_3_PARENT DT_N_S_soc_S_power_46020800

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_3_CHILD_IDX 2

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_3_NODELABEL_NUM 0
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_3_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_3_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_3_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_power_46020800) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_3_CHILD_NUM 0
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_3_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_3_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_3_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_3_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_3_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_3_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_3_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_3_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_3_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_3_HASH Xbb1etaBTO5BakGQhFpsjgeNBTckvJcvqLhH_dDEhwc

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_3_ORD 162
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_3_ORD_STR_SORTABLE 00162

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_3_REQUIRES_ORDS \
	67, /* /soc/pin-controller@42020000/gpio@42020400 */ \
	157, /* /soc/pin-controller@42020000/gpio@42020000 */ \
	158, /* /soc/pin-controller@42020000/gpio@42021000 */ \
	159, /* /soc/power@46020800 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_3_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_3_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_3_REG_NUM 1
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_3_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_3_REG_IDX_0_VAL_ADDRESS 3 /* 0x3 */
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_3_RANGES_NUM 0
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_3_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_3_IRQ_NUM 0
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_3_IRQ_LEVEL 0
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_3_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_3_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_3_P_reg {3 /* 0x3 */}
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_3_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_3_P_reg_IDX_0 3
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_3_P_reg_EXISTS 1
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_3_P_wkup_gpios_IDX_0_EXISTS 1
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_3_P_wkup_gpios_IDX_0_PH DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021000
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_3_P_wkup_gpios_IDX_0_VAL_pin 6
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_3_P_wkup_gpios_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_3_P_wkup_gpios_IDX_0_VAL_flags 1
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_3_P_wkup_gpios_IDX_0_VAL_flags_EXISTS 1
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_3_P_wkup_gpios_IDX_0_FOREACH_CELL(fn) fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_3, wkup_gpios, 0, pin) \
	fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_3, wkup_gpios, 0, flags)
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_3_P_wkup_gpios_IDX_0_FOREACH_CELL_SEP(fn, sep) fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_3, wkup_gpios, 0, pin) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_3, wkup_gpios, 0, flags)
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_3_P_wkup_gpios_IDX_0_NUM_CELLS 2
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_3_P_wkup_gpios_IDX_1_EXISTS 1
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_3_P_wkup_gpios_IDX_1_PH DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020000
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_3_P_wkup_gpios_IDX_1_VAL_pin 1
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_3_P_wkup_gpios_IDX_1_VAL_pin_EXISTS 1
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_3_P_wkup_gpios_IDX_1_VAL_flags 2
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_3_P_wkup_gpios_IDX_1_VAL_flags_EXISTS 1
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_3_P_wkup_gpios_IDX_1_FOREACH_CELL(fn) fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_3, wkup_gpios, 1, pin) \
	fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_3, wkup_gpios, 1, flags)
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_3_P_wkup_gpios_IDX_1_FOREACH_CELL_SEP(fn, sep) fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_3, wkup_gpios, 1, pin) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_3, wkup_gpios, 1, flags)
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_3_P_wkup_gpios_IDX_1_NUM_CELLS 2
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_3_P_wkup_gpios_IDX_2_EXISTS 1
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_3_P_wkup_gpios_IDX_2_PH DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020400
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_3_P_wkup_gpios_IDX_2_VAL_pin 6
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_3_P_wkup_gpios_IDX_2_VAL_pin_EXISTS 1
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_3_P_wkup_gpios_IDX_2_VAL_flags 4
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_3_P_wkup_gpios_IDX_2_VAL_flags_EXISTS 1
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_3_P_wkup_gpios_IDX_2_FOREACH_CELL(fn) fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_3, wkup_gpios, 2, pin) \
	fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_3, wkup_gpios, 2, flags)
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_3_P_wkup_gpios_IDX_2_FOREACH_CELL_SEP(fn, sep) fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_3, wkup_gpios, 2, pin) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_3, wkup_gpios, 2, flags)
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_3_P_wkup_gpios_IDX_2_NUM_CELLS 2
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_3_P_wkup_gpios_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_3, wkup_gpios, 0) \
	fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_3, wkup_gpios, 1) \
	fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_3, wkup_gpios, 2)
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_3_P_wkup_gpios_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_3, wkup_gpios, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_3, wkup_gpios, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_3, wkup_gpios, 2)
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_3_P_wkup_gpios_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_3, wkup_gpios, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_3, wkup_gpios, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_3, wkup_gpios, 2, __VA_ARGS__)
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_3_P_wkup_gpios_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_3, wkup_gpios, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_3, wkup_gpios, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_3, wkup_gpios, 2, __VA_ARGS__)
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_3_P_wkup_gpios_LEN 3
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_3_P_wkup_gpios_EXISTS 1

/*
 * Devicetree node: /soc/power@46020800/wkup-pin@4
 *
 * Node identifier: DT_N_S_soc_S_power_46020800_S_wkup_pin_4
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_4_PATH "/soc/power@46020800/wkup-pin@4"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_4_FULL_NAME "wkup-pin@4"
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_4_FULL_NAME_UNQUOTED wkup-pin@4
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_4_FULL_NAME_TOKEN wkup_pin_4
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_4_FULL_NAME_UPPER_TOKEN WKUP_PIN_4

/* Node parent (/soc/power@46020800) identifier: */
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_4_PARENT DT_N_S_soc_S_power_46020800

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_4_CHILD_IDX 3

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_4_NODELABEL_NUM 0
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_4_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_4_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_4_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_power_46020800) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_4_CHILD_NUM 0
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_4_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_4_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_4_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_4_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_4_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_4_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_4_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_4_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_4_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_4_HASH j8UKt8Ms_hk_9dzXeomW0GQhLZyqqdkuoeLPn4Vux_w

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_4_ORD 163
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_4_ORD_STR_SORTABLE 00163

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_4_REQUIRES_ORDS \
	67, /* /soc/pin-controller@42020000/gpio@42020400 */ \
	157, /* /soc/pin-controller@42020000/gpio@42020000 */ \
	159, /* /soc/power@46020800 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_4_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_4_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_4_REG_NUM 1
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_4_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_4_REG_IDX_0_VAL_ADDRESS 4 /* 0x4 */
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_4_RANGES_NUM 0
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_4_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_4_IRQ_NUM 0
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_4_IRQ_LEVEL 0
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_4_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_4_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_4_P_reg {4 /* 0x4 */}
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_4_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_4_P_reg_IDX_0 4
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_4_P_reg_EXISTS 1
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_4_P_wkup_gpios_IDX_0_EXISTS 1
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_4_P_wkup_gpios_IDX_0_PH DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020000
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_4_P_wkup_gpios_IDX_0_VAL_pin 2
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_4_P_wkup_gpios_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_4_P_wkup_gpios_IDX_0_VAL_flags 1
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_4_P_wkup_gpios_IDX_0_VAL_flags_EXISTS 1
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_4_P_wkup_gpios_IDX_0_FOREACH_CELL(fn) fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_4, wkup_gpios, 0, pin) \
	fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_4, wkup_gpios, 0, flags)
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_4_P_wkup_gpios_IDX_0_FOREACH_CELL_SEP(fn, sep) fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_4, wkup_gpios, 0, pin) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_4, wkup_gpios, 0, flags)
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_4_P_wkup_gpios_IDX_0_NUM_CELLS 2
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_4_P_wkup_gpios_IDX_1_EXISTS 1
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_4_P_wkup_gpios_IDX_1_PH DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020400
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_4_P_wkup_gpios_IDX_1_VAL_pin 1
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_4_P_wkup_gpios_IDX_1_VAL_pin_EXISTS 1
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_4_P_wkup_gpios_IDX_1_VAL_flags 2
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_4_P_wkup_gpios_IDX_1_VAL_flags_EXISTS 1
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_4_P_wkup_gpios_IDX_1_FOREACH_CELL(fn) fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_4, wkup_gpios, 1, pin) \
	fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_4, wkup_gpios, 1, flags)
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_4_P_wkup_gpios_IDX_1_FOREACH_CELL_SEP(fn, sep) fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_4, wkup_gpios, 1, pin) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_4, wkup_gpios, 1, flags)
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_4_P_wkup_gpios_IDX_1_NUM_CELLS 2
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_4_P_wkup_gpios_IDX_2_EXISTS 1
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_4_P_wkup_gpios_IDX_2_PH DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020400
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_4_P_wkup_gpios_IDX_2_VAL_pin 7
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_4_P_wkup_gpios_IDX_2_VAL_pin_EXISTS 1
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_4_P_wkup_gpios_IDX_2_VAL_flags 4
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_4_P_wkup_gpios_IDX_2_VAL_flags_EXISTS 1
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_4_P_wkup_gpios_IDX_2_FOREACH_CELL(fn) fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_4, wkup_gpios, 2, pin) \
	fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_4, wkup_gpios, 2, flags)
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_4_P_wkup_gpios_IDX_2_FOREACH_CELL_SEP(fn, sep) fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_4, wkup_gpios, 2, pin) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_4, wkup_gpios, 2, flags)
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_4_P_wkup_gpios_IDX_2_NUM_CELLS 2
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_4_P_wkup_gpios_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_4, wkup_gpios, 0) \
	fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_4, wkup_gpios, 1) \
	fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_4, wkup_gpios, 2)
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_4_P_wkup_gpios_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_4, wkup_gpios, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_4, wkup_gpios, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_4, wkup_gpios, 2)
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_4_P_wkup_gpios_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_4, wkup_gpios, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_4, wkup_gpios, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_4, wkup_gpios, 2, __VA_ARGS__)
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_4_P_wkup_gpios_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_4, wkup_gpios, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_4, wkup_gpios, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_4, wkup_gpios, 2, __VA_ARGS__)
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_4_P_wkup_gpios_LEN 3
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_4_P_wkup_gpios_EXISTS 1

/*
 * Devicetree node: /soc/power@46020800/wkup-pin@5
 *
 * Node identifier: DT_N_S_soc_S_power_46020800_S_wkup_pin_5
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_5_PATH "/soc/power@46020800/wkup-pin@5"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_5_FULL_NAME "wkup-pin@5"
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_5_FULL_NAME_UNQUOTED wkup-pin@5
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_5_FULL_NAME_TOKEN wkup_pin_5
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_5_FULL_NAME_UPPER_TOKEN WKUP_PIN_5

/* Node parent (/soc/power@46020800) identifier: */
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_5_PARENT DT_N_S_soc_S_power_46020800

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_5_CHILD_IDX 4

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_5_NODELABEL_NUM 0
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_5_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_5_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_5_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_power_46020800) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_5_CHILD_NUM 0
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_5_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_5_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_5_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_5_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_5_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_5_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_5_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_5_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_5_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_5_HASH xsS7BiOdEb2_4pWnjihQyj6vYyMg8Wion0AxwFGOehE

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_5_ORD 164
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_5_ORD_STR_SORTABLE 00164

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_5_REQUIRES_ORDS \
	64, /* /soc/pin-controller@42020000/gpio@42020800 */ \
	67, /* /soc/pin-controller@42020000/gpio@42020400 */ \
	157, /* /soc/pin-controller@42020000/gpio@42020000 */ \
	159, /* /soc/power@46020800 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_5_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_5_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_5_REG_NUM 1
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_5_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_5_REG_IDX_0_VAL_ADDRESS 5 /* 0x5 */
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_5_RANGES_NUM 0
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_5_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_5_IRQ_NUM 0
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_5_IRQ_LEVEL 0
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_5_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_5_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_5_P_reg {5 /* 0x5 */}
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_5_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_5_P_reg_IDX_0 5
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_5_P_reg_EXISTS 1
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_5_P_wkup_gpios_IDX_0_EXISTS 1
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_5_P_wkup_gpios_IDX_0_PH DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020800
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_5_P_wkup_gpios_IDX_0_VAL_pin 5
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_5_P_wkup_gpios_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_5_P_wkup_gpios_IDX_0_VAL_flags 1
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_5_P_wkup_gpios_IDX_0_VAL_flags_EXISTS 1
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_5_P_wkup_gpios_IDX_0_FOREACH_CELL(fn) fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_5, wkup_gpios, 0, pin) \
	fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_5, wkup_gpios, 0, flags)
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_5_P_wkup_gpios_IDX_0_FOREACH_CELL_SEP(fn, sep) fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_5, wkup_gpios, 0, pin) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_5, wkup_gpios, 0, flags)
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_5_P_wkup_gpios_IDX_0_NUM_CELLS 2
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_5_P_wkup_gpios_IDX_1_EXISTS 1
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_5_P_wkup_gpios_IDX_1_PH DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020000
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_5_P_wkup_gpios_IDX_1_VAL_pin 3
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_5_P_wkup_gpios_IDX_1_VAL_pin_EXISTS 1
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_5_P_wkup_gpios_IDX_1_VAL_flags 2
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_5_P_wkup_gpios_IDX_1_VAL_flags_EXISTS 1
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_5_P_wkup_gpios_IDX_1_FOREACH_CELL(fn) fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_5, wkup_gpios, 1, pin) \
	fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_5, wkup_gpios, 1, flags)
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_5_P_wkup_gpios_IDX_1_FOREACH_CELL_SEP(fn, sep) fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_5, wkup_gpios, 1, pin) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_5, wkup_gpios, 1, flags)
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_5_P_wkup_gpios_IDX_1_NUM_CELLS 2
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_5_P_wkup_gpios_IDX_2_EXISTS 1
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_5_P_wkup_gpios_IDX_2_PH DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020400
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_5_P_wkup_gpios_IDX_2_VAL_pin 8
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_5_P_wkup_gpios_IDX_2_VAL_pin_EXISTS 1
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_5_P_wkup_gpios_IDX_2_VAL_flags 4
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_5_P_wkup_gpios_IDX_2_VAL_flags_EXISTS 1
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_5_P_wkup_gpios_IDX_2_FOREACH_CELL(fn) fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_5, wkup_gpios, 2, pin) \
	fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_5, wkup_gpios, 2, flags)
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_5_P_wkup_gpios_IDX_2_FOREACH_CELL_SEP(fn, sep) fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_5, wkup_gpios, 2, pin) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_5, wkup_gpios, 2, flags)
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_5_P_wkup_gpios_IDX_2_NUM_CELLS 2
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_5_P_wkup_gpios_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_5, wkup_gpios, 0) \
	fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_5, wkup_gpios, 1) \
	fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_5, wkup_gpios, 2)
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_5_P_wkup_gpios_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_5, wkup_gpios, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_5, wkup_gpios, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_5, wkup_gpios, 2)
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_5_P_wkup_gpios_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_5, wkup_gpios, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_5, wkup_gpios, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_5, wkup_gpios, 2, __VA_ARGS__)
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_5_P_wkup_gpios_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_5, wkup_gpios, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_5, wkup_gpios, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_5, wkup_gpios, 2, __VA_ARGS__)
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_5_P_wkup_gpios_LEN 3
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_5_P_wkup_gpios_EXISTS 1

/*
 * Devicetree node: /soc/power@46020800/wkup-pin@6
 *
 * Node identifier: DT_N_S_soc_S_power_46020800_S_wkup_pin_6
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_6_PATH "/soc/power@46020800/wkup-pin@6"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_6_FULL_NAME "wkup-pin@6"
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_6_FULL_NAME_UNQUOTED wkup-pin@6
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_6_FULL_NAME_TOKEN wkup_pin_6
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_6_FULL_NAME_UPPER_TOKEN WKUP_PIN_6

/* Node parent (/soc/power@46020800) identifier: */
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_6_PARENT DT_N_S_soc_S_power_46020800

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_6_CHILD_IDX 5

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_6_NODELABEL_NUM 0
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_6_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_6_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_6_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_power_46020800) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_6_CHILD_NUM 0
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_6_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_6_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_6_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_6_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_6_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_6_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_6_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_6_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_6_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_6_HASH anKURg2a6m_Y0gTeZZys_NiHHbbA1_HGfknAvqb9fyc

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_6_ORD 165
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_6_ORD_STR_SORTABLE 00165

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_6_REQUIRES_ORDS \
	67, /* /soc/pin-controller@42020000/gpio@42020400 */ \
	157, /* /soc/pin-controller@42020000/gpio@42020000 */ \
	158, /* /soc/pin-controller@42020000/gpio@42021000 */ \
	159, /* /soc/power@46020800 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_6_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_6_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_6_REG_NUM 1
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_6_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_6_REG_IDX_0_VAL_ADDRESS 6 /* 0x6 */
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_6_RANGES_NUM 0
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_6_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_6_IRQ_NUM 0
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_6_IRQ_LEVEL 0
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_6_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_6_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_6_P_reg {6 /* 0x6 */}
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_6_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_6_P_reg_IDX_0 6
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_6_P_reg_EXISTS 1
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_6_P_wkup_gpios_IDX_0_EXISTS 1
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_6_P_wkup_gpios_IDX_0_PH DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020400
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_6_P_wkup_gpios_IDX_0_VAL_pin 5
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_6_P_wkup_gpios_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_6_P_wkup_gpios_IDX_0_VAL_flags 1
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_6_P_wkup_gpios_IDX_0_VAL_flags_EXISTS 1
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_6_P_wkup_gpios_IDX_0_FOREACH_CELL(fn) fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_6, wkup_gpios, 0, pin) \
	fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_6, wkup_gpios, 0, flags)
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_6_P_wkup_gpios_IDX_0_FOREACH_CELL_SEP(fn, sep) fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_6, wkup_gpios, 0, pin) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_6, wkup_gpios, 0, flags)
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_6_P_wkup_gpios_IDX_0_NUM_CELLS 2
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_6_P_wkup_gpios_IDX_1_EXISTS 1
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_6_P_wkup_gpios_IDX_1_PH DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020000
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_6_P_wkup_gpios_IDX_1_VAL_pin 5
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_6_P_wkup_gpios_IDX_1_VAL_pin_EXISTS 1
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_6_P_wkup_gpios_IDX_1_VAL_flags 2
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_6_P_wkup_gpios_IDX_1_VAL_flags_EXISTS 1
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_6_P_wkup_gpios_IDX_1_FOREACH_CELL(fn) fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_6, wkup_gpios, 1, pin) \
	fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_6, wkup_gpios, 1, flags)
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_6_P_wkup_gpios_IDX_1_FOREACH_CELL_SEP(fn, sep) fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_6, wkup_gpios, 1, pin) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_6, wkup_gpios, 1, flags)
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_6_P_wkup_gpios_IDX_1_NUM_CELLS 2
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_6_P_wkup_gpios_IDX_2_EXISTS 1
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_6_P_wkup_gpios_IDX_2_PH DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021000
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_6_P_wkup_gpios_IDX_2_VAL_pin 7
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_6_P_wkup_gpios_IDX_2_VAL_pin_EXISTS 1
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_6_P_wkup_gpios_IDX_2_VAL_flags 4
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_6_P_wkup_gpios_IDX_2_VAL_flags_EXISTS 1
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_6_P_wkup_gpios_IDX_2_FOREACH_CELL(fn) fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_6, wkup_gpios, 2, pin) \
	fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_6, wkup_gpios, 2, flags)
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_6_P_wkup_gpios_IDX_2_FOREACH_CELL_SEP(fn, sep) fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_6, wkup_gpios, 2, pin) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_6, wkup_gpios, 2, flags)
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_6_P_wkup_gpios_IDX_2_NUM_CELLS 2
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_6_P_wkup_gpios_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_6, wkup_gpios, 0) \
	fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_6, wkup_gpios, 1) \
	fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_6, wkup_gpios, 2)
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_6_P_wkup_gpios_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_6, wkup_gpios, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_6, wkup_gpios, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_6, wkup_gpios, 2)
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_6_P_wkup_gpios_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_6, wkup_gpios, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_6, wkup_gpios, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_6, wkup_gpios, 2, __VA_ARGS__)
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_6_P_wkup_gpios_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_6, wkup_gpios, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_6, wkup_gpios, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_6, wkup_gpios, 2, __VA_ARGS__)
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_6_P_wkup_gpios_LEN 3
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_6_P_wkup_gpios_EXISTS 1

/*
 * Devicetree node: /soc/power@46020800/wkup-pin@7
 *
 * Node identifier: DT_N_S_soc_S_power_46020800_S_wkup_pin_7
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_7_PATH "/soc/power@46020800/wkup-pin@7"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_7_FULL_NAME "wkup-pin@7"
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_7_FULL_NAME_UNQUOTED wkup-pin@7
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_7_FULL_NAME_TOKEN wkup_pin_7
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_7_FULL_NAME_UPPER_TOKEN WKUP_PIN_7

/* Node parent (/soc/power@46020800) identifier: */
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_7_PARENT DT_N_S_soc_S_power_46020800

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_7_CHILD_IDX 6

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_7_NODELABEL_NUM 0
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_7_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_7_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_7_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_power_46020800) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_7_CHILD_NUM 0
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_7_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_7_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_7_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_7_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_7_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_7_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_7_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_7_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_7_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_7_HASH CuqtE7qtmXKuOGSbIE5fQVfI2i3mkvjgxPfoikEPmNk

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_7_ORD 166
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_7_ORD_STR_SORTABLE 00166

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_7_REQUIRES_ORDS \
	67, /* /soc/pin-controller@42020000/gpio@42020400 */ \
	157, /* /soc/pin-controller@42020000/gpio@42020000 */ \
	158, /* /soc/pin-controller@42020000/gpio@42021000 */ \
	159, /* /soc/power@46020800 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_7_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_7_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_7_REG_NUM 1
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_7_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_7_REG_IDX_0_VAL_ADDRESS 7 /* 0x7 */
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_7_RANGES_NUM 0
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_7_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_7_IRQ_NUM 0
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_7_IRQ_LEVEL 0
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_7_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_7_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_7_P_reg {7 /* 0x7 */}
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_7_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_7_P_reg_IDX_0 7
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_7_P_reg_EXISTS 1
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_7_P_wkup_gpios_IDX_0_EXISTS 1
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_7_P_wkup_gpios_IDX_0_PH DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020400
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_7_P_wkup_gpios_IDX_0_VAL_pin 15
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_7_P_wkup_gpios_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_7_P_wkup_gpios_IDX_0_VAL_flags 1
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_7_P_wkup_gpios_IDX_0_VAL_flags_EXISTS 1
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_7_P_wkup_gpios_IDX_0_FOREACH_CELL(fn) fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_7, wkup_gpios, 0, pin) \
	fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_7, wkup_gpios, 0, flags)
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_7_P_wkup_gpios_IDX_0_FOREACH_CELL_SEP(fn, sep) fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_7, wkup_gpios, 0, pin) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_7, wkup_gpios, 0, flags)
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_7_P_wkup_gpios_IDX_0_NUM_CELLS 2
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_7_P_wkup_gpios_IDX_1_EXISTS 1
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_7_P_wkup_gpios_IDX_1_PH DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020000
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_7_P_wkup_gpios_IDX_1_VAL_pin 6
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_7_P_wkup_gpios_IDX_1_VAL_pin_EXISTS 1
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_7_P_wkup_gpios_IDX_1_VAL_flags 2
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_7_P_wkup_gpios_IDX_1_VAL_flags_EXISTS 1
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_7_P_wkup_gpios_IDX_1_FOREACH_CELL(fn) fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_7, wkup_gpios, 1, pin) \
	fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_7, wkup_gpios, 1, flags)
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_7_P_wkup_gpios_IDX_1_FOREACH_CELL_SEP(fn, sep) fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_7, wkup_gpios, 1, pin) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_7, wkup_gpios, 1, flags)
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_7_P_wkup_gpios_IDX_1_NUM_CELLS 2
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_7_P_wkup_gpios_IDX_2_EXISTS 1
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_7_P_wkup_gpios_IDX_2_PH DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021000
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_7_P_wkup_gpios_IDX_2_VAL_pin 8
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_7_P_wkup_gpios_IDX_2_VAL_pin_EXISTS 1
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_7_P_wkup_gpios_IDX_2_VAL_flags 4
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_7_P_wkup_gpios_IDX_2_VAL_flags_EXISTS 1
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_7_P_wkup_gpios_IDX_2_FOREACH_CELL(fn) fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_7, wkup_gpios, 2, pin) \
	fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_7, wkup_gpios, 2, flags)
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_7_P_wkup_gpios_IDX_2_FOREACH_CELL_SEP(fn, sep) fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_7, wkup_gpios, 2, pin) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_7, wkup_gpios, 2, flags)
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_7_P_wkup_gpios_IDX_2_NUM_CELLS 2
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_7_P_wkup_gpios_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_7, wkup_gpios, 0) \
	fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_7, wkup_gpios, 1) \
	fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_7, wkup_gpios, 2)
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_7_P_wkup_gpios_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_7, wkup_gpios, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_7, wkup_gpios, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_7, wkup_gpios, 2)
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_7_P_wkup_gpios_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_7, wkup_gpios, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_7, wkup_gpios, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_7, wkup_gpios, 2, __VA_ARGS__)
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_7_P_wkup_gpios_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_7, wkup_gpios, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_7, wkup_gpios, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_7, wkup_gpios, 2, __VA_ARGS__)
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_7_P_wkup_gpios_LEN 3
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_7_P_wkup_gpios_EXISTS 1

/*
 * Devicetree node: /soc/power@46020800/wkup-pin@8
 *
 * Node identifier: DT_N_S_soc_S_power_46020800_S_wkup_pin_8
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_8_PATH "/soc/power@46020800/wkup-pin@8"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_8_FULL_NAME "wkup-pin@8"
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_8_FULL_NAME_UNQUOTED wkup-pin@8
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_8_FULL_NAME_TOKEN wkup_pin_8
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_8_FULL_NAME_UPPER_TOKEN WKUP_PIN_8

/* Node parent (/soc/power@46020800) identifier: */
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_8_PARENT DT_N_S_soc_S_power_46020800

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_8_CHILD_IDX 7

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_8_NODELABEL_NUM 0
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_8_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_8_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_8_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_power_46020800) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_8_CHILD_NUM 0
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_8_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_8_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_8_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_8_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_8_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_8_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_8_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_8_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_8_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_8_HASH AWmD6ifz9c1oj1lRPK6_jUinoFnJagtC9TpZIwNGQ9E

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_8_ORD 167
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_8_ORD_STR_SORTABLE 00167

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_8_REQUIRES_ORDS \
	67, /* /soc/pin-controller@42020000/gpio@42020400 */ \
	156, /* /soc/gpio@42021400 */ \
	157, /* /soc/pin-controller@42020000/gpio@42020000 */ \
	159, /* /soc/power@46020800 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_8_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_8_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_8_REG_NUM 1
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_8_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_8_REG_IDX_0_VAL_ADDRESS 8 /* 0x8 */
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_8_RANGES_NUM 0
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_8_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_8_IRQ_NUM 0
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_8_IRQ_LEVEL 0
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_8_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_8_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_8_P_reg {8 /* 0x8 */}
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_8_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_8_P_reg_IDX_0 8
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_8_P_reg_EXISTS 1
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_8_P_wkup_gpios_IDX_0_EXISTS 1
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_8_P_wkup_gpios_IDX_0_PH DT_N_S_soc_S_gpio_42021400
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_8_P_wkup_gpios_IDX_0_VAL_pin 2
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_8_P_wkup_gpios_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_8_P_wkup_gpios_IDX_0_VAL_flags 1
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_8_P_wkup_gpios_IDX_0_VAL_flags_EXISTS 1
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_8_P_wkup_gpios_IDX_0_FOREACH_CELL(fn) fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_8, wkup_gpios, 0, pin) \
	fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_8, wkup_gpios, 0, flags)
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_8_P_wkup_gpios_IDX_0_FOREACH_CELL_SEP(fn, sep) fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_8, wkup_gpios, 0, pin) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_8, wkup_gpios, 0, flags)
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_8_P_wkup_gpios_IDX_0_NUM_CELLS 2
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_8_P_wkup_gpios_IDX_1_EXISTS 1
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_8_P_wkup_gpios_IDX_1_PH DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020000
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_8_P_wkup_gpios_IDX_1_VAL_pin 7
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_8_P_wkup_gpios_IDX_1_VAL_pin_EXISTS 1
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_8_P_wkup_gpios_IDX_1_VAL_flags 2
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_8_P_wkup_gpios_IDX_1_VAL_flags_EXISTS 1
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_8_P_wkup_gpios_IDX_1_FOREACH_CELL(fn) fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_8, wkup_gpios, 1, pin) \
	fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_8, wkup_gpios, 1, flags)
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_8_P_wkup_gpios_IDX_1_FOREACH_CELL_SEP(fn, sep) fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_8, wkup_gpios, 1, pin) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_8, wkup_gpios, 1, flags)
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_8_P_wkup_gpios_IDX_1_NUM_CELLS 2
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_8_P_wkup_gpios_IDX_2_EXISTS 1
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_8_P_wkup_gpios_IDX_2_PH DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020400
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_8_P_wkup_gpios_IDX_2_VAL_pin 10
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_8_P_wkup_gpios_IDX_2_VAL_pin_EXISTS 1
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_8_P_wkup_gpios_IDX_2_VAL_flags 4
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_8_P_wkup_gpios_IDX_2_VAL_flags_EXISTS 1
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_8_P_wkup_gpios_IDX_2_FOREACH_CELL(fn) fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_8, wkup_gpios, 2, pin) \
	fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_8, wkup_gpios, 2, flags)
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_8_P_wkup_gpios_IDX_2_FOREACH_CELL_SEP(fn, sep) fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_8, wkup_gpios, 2, pin) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_8, wkup_gpios, 2, flags)
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_8_P_wkup_gpios_IDX_2_NUM_CELLS 2
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_8_P_wkup_gpios_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_8, wkup_gpios, 0) \
	fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_8, wkup_gpios, 1) \
	fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_8, wkup_gpios, 2)
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_8_P_wkup_gpios_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_8, wkup_gpios, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_8, wkup_gpios, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_8, wkup_gpios, 2)
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_8_P_wkup_gpios_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_8, wkup_gpios, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_8, wkup_gpios, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_8, wkup_gpios, 2, __VA_ARGS__)
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_8_P_wkup_gpios_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_8, wkup_gpios, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_8, wkup_gpios, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_8, wkup_gpios, 2, __VA_ARGS__)
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_8_P_wkup_gpios_LEN 3
#define DT_N_S_soc_S_power_46020800_S_wkup_pin_8_P_wkup_gpios_EXISTS 1

/*
 * Devicetree node: /soc/timers@40000000
 *
 * Node identifier: DT_N_S_soc_S_timers_40000000
 *
 * Binding (compatible = st,stm32-timers):
 *   $ZEPHYR_BASE\dts\bindings\timer\st,stm32-timers.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_timers_40000000_PATH "/soc/timers@40000000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_timers_40000000_FULL_NAME "timers@40000000"
#define DT_N_S_soc_S_timers_40000000_FULL_NAME_UNQUOTED timers@40000000
#define DT_N_S_soc_S_timers_40000000_FULL_NAME_TOKEN timers_40000000
#define DT_N_S_soc_S_timers_40000000_FULL_NAME_UPPER_TOKEN TIMERS_40000000

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_timers_40000000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_timers_40000000_CHILD_IDX 29

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_timers_40000000_NODELABEL_NUM 1
#define DT_N_S_soc_S_timers_40000000_FOREACH_NODELABEL(fn) fn(timers2)
#define DT_N_S_soc_S_timers_40000000_FOREACH_NODELABEL_VARGS(fn, ...) fn(timers2, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_timers_40000000_CHILD_NUM 3
#define DT_N_S_soc_S_timers_40000000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_timers_40000000_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_timers_40000000_S_pwm) fn(DT_N_S_soc_S_timers_40000000_S_counter) fn(DT_N_S_soc_S_timers_40000000_S_qdec)
#define DT_N_S_soc_S_timers_40000000_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40000000_S_pwm) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timers_40000000_S_counter) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timers_40000000_S_qdec)
#define DT_N_S_soc_S_timers_40000000_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40000000_S_pwm, __VA_ARGS__) fn(DT_N_S_soc_S_timers_40000000_S_counter, __VA_ARGS__) fn(DT_N_S_soc_S_timers_40000000_S_qdec, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40000000_S_pwm, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timers_40000000_S_counter, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timers_40000000_S_qdec, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_timers_40000000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_timers_40000000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_timers_40000000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_timers_40000000_HASH EG81bdVGBcHLEHOWL0pmGPFAUziNY8yKUHEsHXKaWCc

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_timers_40000000_ORD 168
#define DT_N_S_soc_S_timers_40000000_ORD_STR_SORTABLE 00168

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_timers_40000000_REQUIRES_ORDS \
	4, /* /soc */ \
	5, /* /soc/interrupt-controller@e000e100 */ \
	9, /* /soc/rcc@46020c00 */ \
	75, /* /soc/rcc@46020c00/reset-controller */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_timers_40000000_SUPPORTS_ORDS \
	169, /* /soc/timers@40000000/counter */ \
	170, /* /soc/timers@40000000/pwm */ \
	171, /* /soc/timers@40000000/qdec */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_timers_40000000_EXISTS 1
#define DT_N_INST_3_st_stm32_timers DT_N_S_soc_S_timers_40000000
#define DT_N_NODELABEL_timers2      DT_N_S_soc_S_timers_40000000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_timers_40000000_REG_NUM 1
#define DT_N_S_soc_S_timers_40000000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000000_REG_IDX_0_VAL_ADDRESS 1073741824 /* 0x40000000 */
#define DT_N_S_soc_S_timers_40000000_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_timers_40000000_RANGES_NUM 0
#define DT_N_S_soc_S_timers_40000000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_timers_40000000_IRQ_NUM 1
#define DT_N_S_soc_S_timers_40000000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000000_IRQ_IDX_0_VAL_irq 45
#define DT_N_S_soc_S_timers_40000000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_timers_40000000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_timers_40000000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_timers_40000000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_timers_40000000_IRQ_LEVEL 1
#define DT_N_S_soc_S_timers_40000000_IRQ_NAME_global_VAL_irq DT_N_S_soc_S_timers_40000000_IRQ_IDX_0_VAL_irq
#define DT_N_S_soc_S_timers_40000000_IRQ_NAME_global_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_timers_40000000_IRQ_NAME_global_VAL_priority DT_N_S_soc_S_timers_40000000_IRQ_IDX_0_VAL_priority
#define DT_N_S_soc_S_timers_40000000_IRQ_NAME_global_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_timers_40000000_IRQ_NAME_global_CONTROLLER DT_N_S_soc_S_timers_40000000_IRQ_IDX_0_CONTROLLER
#define DT_N_S_soc_S_timers_40000000_COMPAT_MATCHES_st_stm32_timers 1
#define DT_N_S_soc_S_timers_40000000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000000_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_timers_40000000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000000_COMPAT_MODEL_IDX_0 "stm32-timers"
#define DT_N_S_soc_S_timers_40000000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_timers_40000000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_timers_40000000_P_reg {1073741824 /* 0x40000000 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_timers_40000000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000000_P_reg_IDX_0 1073741824
#define DT_N_S_soc_S_timers_40000000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_timers_40000000_P_reg_IDX_1 1024
#define DT_N_S_soc_S_timers_40000000_P_reg_EXISTS 1
#define DT_N_S_soc_S_timers_40000000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000000_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_46020c00
#define DT_N_S_soc_S_timers_40000000_P_clocks_IDX_0_VAL_bus 156
#define DT_N_S_soc_S_timers_40000000_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_timers_40000000_P_clocks_IDX_0_VAL_bits 1
#define DT_N_S_soc_S_timers_40000000_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_timers_40000000_P_clocks_IDX_0_FOREACH_CELL(fn) fn(DT_N_S_soc_S_timers_40000000, clocks, 0, bus) \
	fn(DT_N_S_soc_S_timers_40000000, clocks, 0, bits)
#define DT_N_S_soc_S_timers_40000000_P_clocks_IDX_0_FOREACH_CELL_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40000000, clocks, 0, bus) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_timers_40000000, clocks, 0, bits)
#define DT_N_S_soc_S_timers_40000000_P_clocks_IDX_0_NUM_CELLS 2
#define DT_N_S_soc_S_timers_40000000_P_clocks_IDX_1_EXISTS 1
#define DT_N_S_soc_S_timers_40000000_P_clocks_IDX_1_PH DT_N_S_soc_S_rcc_46020c00
#define DT_N_S_soc_S_timers_40000000_P_clocks_IDX_1_VAL_bus 13
#define DT_N_S_soc_S_timers_40000000_P_clocks_IDX_1_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_timers_40000000_P_clocks_IDX_1_VAL_bits 255
#define DT_N_S_soc_S_timers_40000000_P_clocks_IDX_1_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_timers_40000000_P_clocks_IDX_1_FOREACH_CELL(fn) fn(DT_N_S_soc_S_timers_40000000, clocks, 1, bus) \
	fn(DT_N_S_soc_S_timers_40000000, clocks, 1, bits)
#define DT_N_S_soc_S_timers_40000000_P_clocks_IDX_1_FOREACH_CELL_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40000000, clocks, 1, bus) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_timers_40000000, clocks, 1, bits)
#define DT_N_S_soc_S_timers_40000000_P_clocks_IDX_1_NUM_CELLS 2
#define DT_N_S_soc_S_timers_40000000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40000000, clocks, 0) \
	fn(DT_N_S_soc_S_timers_40000000, clocks, 1)
#define DT_N_S_soc_S_timers_40000000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40000000, clocks, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_timers_40000000, clocks, 1)
#define DT_N_S_soc_S_timers_40000000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40000000, clocks, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40000000, clocks, 1, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40000000, clocks, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_timers_40000000, clocks, 1, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000000_P_clocks_LEN 2
#define DT_N_S_soc_S_timers_40000000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_timers_40000000_P_resets_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000000_P_resets_IDX_0_PH DT_N_S_soc_S_rcc_46020c00_S_reset_controller
#define DT_N_S_soc_S_timers_40000000_P_resets_IDX_0_VAL_id 3712
#define DT_N_S_soc_S_timers_40000000_P_resets_IDX_0_VAL_id_EXISTS 1
#define DT_N_S_soc_S_timers_40000000_P_resets_IDX_0_FOREACH_CELL(fn) fn(DT_N_S_soc_S_timers_40000000, resets, 0, id)
#define DT_N_S_soc_S_timers_40000000_P_resets_IDX_0_FOREACH_CELL_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40000000, resets, 0, id)
#define DT_N_S_soc_S_timers_40000000_P_resets_IDX_0_NUM_CELLS 1
#define DT_N_S_soc_S_timers_40000000_P_resets_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40000000, resets, 0)
#define DT_N_S_soc_S_timers_40000000_P_resets_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40000000, resets, 0)
#define DT_N_S_soc_S_timers_40000000_P_resets_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40000000, resets, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000000_P_resets_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40000000, resets, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000000_P_resets_LEN 1
#define DT_N_S_soc_S_timers_40000000_P_resets_EXISTS 1
#define DT_N_S_soc_S_timers_40000000_P_st_countermode 0
#define DT_N_S_soc_S_timers_40000000_P_st_countermode_EXISTS 1
#define DT_N_S_soc_S_timers_40000000_P_st_deadtime 0
#define DT_N_S_soc_S_timers_40000000_P_st_deadtime_EXISTS 1
#define DT_N_S_soc_S_timers_40000000_P_status "disabled"
#define DT_N_S_soc_S_timers_40000000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_timers_40000000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_timers_40000000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_timers_40000000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_timers_40000000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000000_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_timers_40000000_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_timers_40000000_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_timers_40000000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40000000, status, 0)
#define DT_N_S_soc_S_timers_40000000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40000000, status, 0)
#define DT_N_S_soc_S_timers_40000000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40000000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40000000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000000_P_status_LEN 1
#define DT_N_S_soc_S_timers_40000000_P_status_EXISTS 1
#define DT_N_S_soc_S_timers_40000000_P_compatible {"st,stm32-timers"}
#define DT_N_S_soc_S_timers_40000000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000000_P_compatible_IDX_0 "st,stm32-timers"
#define DT_N_S_soc_S_timers_40000000_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-timers
#define DT_N_S_soc_S_timers_40000000_P_compatible_IDX_0_STRING_TOKEN st_stm32_timers
#define DT_N_S_soc_S_timers_40000000_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_TIMERS
#define DT_N_S_soc_S_timers_40000000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40000000, compatible, 0)
#define DT_N_S_soc_S_timers_40000000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40000000, compatible, 0)
#define DT_N_S_soc_S_timers_40000000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40000000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40000000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000000_P_compatible_LEN 1
#define DT_N_S_soc_S_timers_40000000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_timers_40000000_P_interrupts {45 /* 0x2d */, 0 /* 0x0 */}
#define DT_N_S_soc_S_timers_40000000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000000_P_interrupts_IDX_0 45
#define DT_N_S_soc_S_timers_40000000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_timers_40000000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_timers_40000000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_timers_40000000_P_interrupt_names {"global"}
#define DT_N_S_soc_S_timers_40000000_P_interrupt_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000000_P_interrupt_names_IDX_0 "global"
#define DT_N_S_soc_S_timers_40000000_P_interrupt_names_IDX_0_STRING_UNQUOTED global
#define DT_N_S_soc_S_timers_40000000_P_interrupt_names_IDX_0_STRING_TOKEN global
#define DT_N_S_soc_S_timers_40000000_P_interrupt_names_IDX_0_STRING_UPPER_TOKEN GLOBAL
#define DT_N_S_soc_S_timers_40000000_P_interrupt_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40000000, interrupt_names, 0)
#define DT_N_S_soc_S_timers_40000000_P_interrupt_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40000000, interrupt_names, 0)
#define DT_N_S_soc_S_timers_40000000_P_interrupt_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40000000, interrupt_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000000_P_interrupt_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40000000, interrupt_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000000_P_interrupt_names_LEN 1
#define DT_N_S_soc_S_timers_40000000_P_interrupt_names_EXISTS 1
#define DT_N_S_soc_S_timers_40000000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_timers_40000000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_timers_40000000_P_wakeup_source 0
#define DT_N_S_soc_S_timers_40000000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_timers_40000000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_timers_40000000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/timers@40000000/counter
 *
 * Node identifier: DT_N_S_soc_S_timers_40000000_S_counter
 *
 * Binding (compatible = st,stm32-counter):
 *   $ZEPHYR_BASE\dts\bindings\counter\st,stm32-counter.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_timers_40000000_S_counter_PATH "/soc/timers@40000000/counter"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_timers_40000000_S_counter_FULL_NAME "counter"
#define DT_N_S_soc_S_timers_40000000_S_counter_FULL_NAME_UNQUOTED counter
#define DT_N_S_soc_S_timers_40000000_S_counter_FULL_NAME_TOKEN counter
#define DT_N_S_soc_S_timers_40000000_S_counter_FULL_NAME_UPPER_TOKEN COUNTER

/* Node parent (/soc/timers@40000000) identifier: */
#define DT_N_S_soc_S_timers_40000000_S_counter_PARENT DT_N_S_soc_S_timers_40000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_timers_40000000_S_counter_CHILD_IDX 1

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_timers_40000000_S_counter_NODELABEL_NUM 0
#define DT_N_S_soc_S_timers_40000000_S_counter_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_S_timers_40000000_S_counter_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_soc_S_timers_40000000_S_counter_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_timers_40000000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_timers_40000000_S_counter_CHILD_NUM 0
#define DT_N_S_soc_S_timers_40000000_S_counter_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_timers_40000000_S_counter_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_timers_40000000_S_counter_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_timers_40000000_S_counter_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_timers_40000000_S_counter_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_timers_40000000_S_counter_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_timers_40000000_S_counter_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_timers_40000000_S_counter_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_timers_40000000_S_counter_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_timers_40000000_S_counter_HASH q1HYCxKR_QqakI62hwcbYK3CrWp5E_XbPwXUySU4se8

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_timers_40000000_S_counter_ORD 169
#define DT_N_S_soc_S_timers_40000000_S_counter_ORD_STR_SORTABLE 00169

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_timers_40000000_S_counter_REQUIRES_ORDS \
	168, /* /soc/timers@40000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_timers_40000000_S_counter_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_timers_40000000_S_counter_EXISTS 1
#define DT_N_INST_1_st_stm32_counter DT_N_S_soc_S_timers_40000000_S_counter

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_timers_40000000_S_counter_REG_NUM 0
#define DT_N_S_soc_S_timers_40000000_S_counter_RANGES_NUM 0
#define DT_N_S_soc_S_timers_40000000_S_counter_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_timers_40000000_S_counter_IRQ_NUM 0
#define DT_N_S_soc_S_timers_40000000_S_counter_IRQ_LEVEL 0
#define DT_N_S_soc_S_timers_40000000_S_counter_COMPAT_MATCHES_st_stm32_counter 1
#define DT_N_S_soc_S_timers_40000000_S_counter_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000000_S_counter_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_timers_40000000_S_counter_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000000_S_counter_COMPAT_MODEL_IDX_0 "stm32-counter"
#define DT_N_S_soc_S_timers_40000000_S_counter_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_timers_40000000_S_counter_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_timers_40000000_S_counter_P_status "disabled"
#define DT_N_S_soc_S_timers_40000000_S_counter_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_timers_40000000_S_counter_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_timers_40000000_S_counter_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_timers_40000000_S_counter_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_timers_40000000_S_counter_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000000_S_counter_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_timers_40000000_S_counter_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_timers_40000000_S_counter_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_timers_40000000_S_counter_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40000000_S_counter, status, 0)
#define DT_N_S_soc_S_timers_40000000_S_counter_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40000000_S_counter, status, 0)
#define DT_N_S_soc_S_timers_40000000_S_counter_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40000000_S_counter, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000000_S_counter_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40000000_S_counter, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000000_S_counter_P_status_LEN 1
#define DT_N_S_soc_S_timers_40000000_S_counter_P_status_EXISTS 1
#define DT_N_S_soc_S_timers_40000000_S_counter_P_compatible {"st,stm32-counter"}
#define DT_N_S_soc_S_timers_40000000_S_counter_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000000_S_counter_P_compatible_IDX_0 "st,stm32-counter"
#define DT_N_S_soc_S_timers_40000000_S_counter_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-counter
#define DT_N_S_soc_S_timers_40000000_S_counter_P_compatible_IDX_0_STRING_TOKEN st_stm32_counter
#define DT_N_S_soc_S_timers_40000000_S_counter_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_COUNTER
#define DT_N_S_soc_S_timers_40000000_S_counter_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40000000_S_counter, compatible, 0)
#define DT_N_S_soc_S_timers_40000000_S_counter_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40000000_S_counter, compatible, 0)
#define DT_N_S_soc_S_timers_40000000_S_counter_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40000000_S_counter, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000000_S_counter_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40000000_S_counter, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000000_S_counter_P_compatible_LEN 1
#define DT_N_S_soc_S_timers_40000000_S_counter_P_compatible_EXISTS 1
#define DT_N_S_soc_S_timers_40000000_S_counter_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_timers_40000000_S_counter_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_timers_40000000_S_counter_P_wakeup_source 0
#define DT_N_S_soc_S_timers_40000000_S_counter_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_timers_40000000_S_counter_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_timers_40000000_S_counter_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/timers@40000000/pwm
 *
 * Node identifier: DT_N_S_soc_S_timers_40000000_S_pwm
 *
 * Binding (compatible = st,stm32-pwm):
 *   $ZEPHYR_BASE\dts\bindings\pwm\st,stm32-pwm.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_timers_40000000_S_pwm_PATH "/soc/timers@40000000/pwm"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_timers_40000000_S_pwm_FULL_NAME "pwm"
#define DT_N_S_soc_S_timers_40000000_S_pwm_FULL_NAME_UNQUOTED pwm
#define DT_N_S_soc_S_timers_40000000_S_pwm_FULL_NAME_TOKEN pwm
#define DT_N_S_soc_S_timers_40000000_S_pwm_FULL_NAME_UPPER_TOKEN PWM

/* Node parent (/soc/timers@40000000) identifier: */
#define DT_N_S_soc_S_timers_40000000_S_pwm_PARENT DT_N_S_soc_S_timers_40000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_timers_40000000_S_pwm_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_timers_40000000_S_pwm_NODELABEL_NUM 0
#define DT_N_S_soc_S_timers_40000000_S_pwm_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_S_timers_40000000_S_pwm_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_soc_S_timers_40000000_S_pwm_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_timers_40000000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_timers_40000000_S_pwm_CHILD_NUM 0
#define DT_N_S_soc_S_timers_40000000_S_pwm_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_timers_40000000_S_pwm_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_timers_40000000_S_pwm_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_timers_40000000_S_pwm_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_timers_40000000_S_pwm_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_timers_40000000_S_pwm_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_timers_40000000_S_pwm_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_timers_40000000_S_pwm_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_timers_40000000_S_pwm_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_timers_40000000_S_pwm_HASH EPAdjmCelZ_p_2x7j2JfW0691g5_Ul9BLhqJG9tnJMk

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_timers_40000000_S_pwm_ORD 170
#define DT_N_S_soc_S_timers_40000000_S_pwm_ORD_STR_SORTABLE 00170

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_timers_40000000_S_pwm_REQUIRES_ORDS \
	168, /* /soc/timers@40000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_timers_40000000_S_pwm_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_timers_40000000_S_pwm_EXISTS 1
#define DT_N_INST_3_st_stm32_pwm DT_N_S_soc_S_timers_40000000_S_pwm

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_timers_40000000_S_pwm_REG_NUM 0
#define DT_N_S_soc_S_timers_40000000_S_pwm_RANGES_NUM 0
#define DT_N_S_soc_S_timers_40000000_S_pwm_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_timers_40000000_S_pwm_IRQ_NUM 0
#define DT_N_S_soc_S_timers_40000000_S_pwm_IRQ_LEVEL 0
#define DT_N_S_soc_S_timers_40000000_S_pwm_COMPAT_MATCHES_st_stm32_pwm 1
#define DT_N_S_soc_S_timers_40000000_S_pwm_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000000_S_pwm_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_timers_40000000_S_pwm_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000000_S_pwm_COMPAT_MODEL_IDX_0 "stm32-pwm"
#define DT_N_S_soc_S_timers_40000000_S_pwm_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_timers_40000000_S_pwm_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_timers_40000000_S_pwm_P_four_channel_capture_support 0
#define DT_N_S_soc_S_timers_40000000_S_pwm_P_four_channel_capture_support_EXISTS 1
#define DT_N_S_soc_S_timers_40000000_S_pwm_P_status "disabled"
#define DT_N_S_soc_S_timers_40000000_S_pwm_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_timers_40000000_S_pwm_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_timers_40000000_S_pwm_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_timers_40000000_S_pwm_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_timers_40000000_S_pwm_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000000_S_pwm_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_timers_40000000_S_pwm_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_timers_40000000_S_pwm_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_timers_40000000_S_pwm_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40000000_S_pwm, status, 0)
#define DT_N_S_soc_S_timers_40000000_S_pwm_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40000000_S_pwm, status, 0)
#define DT_N_S_soc_S_timers_40000000_S_pwm_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40000000_S_pwm, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000000_S_pwm_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40000000_S_pwm, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000000_S_pwm_P_status_LEN 1
#define DT_N_S_soc_S_timers_40000000_S_pwm_P_status_EXISTS 1
#define DT_N_S_soc_S_timers_40000000_S_pwm_P_compatible {"st,stm32-pwm"}
#define DT_N_S_soc_S_timers_40000000_S_pwm_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000000_S_pwm_P_compatible_IDX_0 "st,stm32-pwm"
#define DT_N_S_soc_S_timers_40000000_S_pwm_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-pwm
#define DT_N_S_soc_S_timers_40000000_S_pwm_P_compatible_IDX_0_STRING_TOKEN st_stm32_pwm
#define DT_N_S_soc_S_timers_40000000_S_pwm_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_PWM
#define DT_N_S_soc_S_timers_40000000_S_pwm_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40000000_S_pwm, compatible, 0)
#define DT_N_S_soc_S_timers_40000000_S_pwm_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40000000_S_pwm, compatible, 0)
#define DT_N_S_soc_S_timers_40000000_S_pwm_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40000000_S_pwm, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000000_S_pwm_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40000000_S_pwm, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000000_S_pwm_P_compatible_LEN 1
#define DT_N_S_soc_S_timers_40000000_S_pwm_P_compatible_EXISTS 1
#define DT_N_S_soc_S_timers_40000000_S_pwm_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_timers_40000000_S_pwm_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_timers_40000000_S_pwm_P_wakeup_source 0
#define DT_N_S_soc_S_timers_40000000_S_pwm_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_timers_40000000_S_pwm_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_timers_40000000_S_pwm_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/timers@40000000/qdec
 *
 * Node identifier: DT_N_S_soc_S_timers_40000000_S_qdec
 *
 * Binding (compatible = st,stm32-qdec):
 *   $ZEPHYR_BASE\dts\bindings\sensor\st,stm32-qdec.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_timers_40000000_S_qdec_PATH "/soc/timers@40000000/qdec"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_timers_40000000_S_qdec_FULL_NAME "qdec"
#define DT_N_S_soc_S_timers_40000000_S_qdec_FULL_NAME_UNQUOTED qdec
#define DT_N_S_soc_S_timers_40000000_S_qdec_FULL_NAME_TOKEN qdec
#define DT_N_S_soc_S_timers_40000000_S_qdec_FULL_NAME_UPPER_TOKEN QDEC

/* Node parent (/soc/timers@40000000) identifier: */
#define DT_N_S_soc_S_timers_40000000_S_qdec_PARENT DT_N_S_soc_S_timers_40000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_timers_40000000_S_qdec_CHILD_IDX 2

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_timers_40000000_S_qdec_NODELABEL_NUM 0
#define DT_N_S_soc_S_timers_40000000_S_qdec_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_S_timers_40000000_S_qdec_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_soc_S_timers_40000000_S_qdec_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_timers_40000000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_timers_40000000_S_qdec_CHILD_NUM 0
#define DT_N_S_soc_S_timers_40000000_S_qdec_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_timers_40000000_S_qdec_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_timers_40000000_S_qdec_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_timers_40000000_S_qdec_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_timers_40000000_S_qdec_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_timers_40000000_S_qdec_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_timers_40000000_S_qdec_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_timers_40000000_S_qdec_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_timers_40000000_S_qdec_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_timers_40000000_S_qdec_HASH xeDccz_QkMBo6l8_wMCsnsC88OsLpoM_UNpiSWf6rWM

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_timers_40000000_S_qdec_ORD 171
#define DT_N_S_soc_S_timers_40000000_S_qdec_ORD_STR_SORTABLE 00171

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_timers_40000000_S_qdec_REQUIRES_ORDS \
	168, /* /soc/timers@40000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_timers_40000000_S_qdec_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_timers_40000000_S_qdec_EXISTS 1
#define DT_N_INST_1_st_stm32_qdec DT_N_S_soc_S_timers_40000000_S_qdec

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_timers_40000000_S_qdec_REG_NUM 0
#define DT_N_S_soc_S_timers_40000000_S_qdec_RANGES_NUM 0
#define DT_N_S_soc_S_timers_40000000_S_qdec_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_timers_40000000_S_qdec_IRQ_NUM 0
#define DT_N_S_soc_S_timers_40000000_S_qdec_IRQ_LEVEL 0
#define DT_N_S_soc_S_timers_40000000_S_qdec_COMPAT_MATCHES_st_stm32_qdec 1
#define DT_N_S_soc_S_timers_40000000_S_qdec_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000000_S_qdec_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_timers_40000000_S_qdec_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000000_S_qdec_COMPAT_MODEL_IDX_0 "stm32-qdec"
#define DT_N_S_soc_S_timers_40000000_S_qdec_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_timers_40000000_S_qdec_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_timers_40000000_S_qdec_P_st_encoder_mode 1
#define DT_N_S_soc_S_timers_40000000_S_qdec_P_st_encoder_mode_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_timers_40000000_S_qdec_P_st_encoder_mode_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000000_S_qdec_P_st_encoder_mode_IDX_0_ENUM_VAL_1_EXISTS 1
#define DT_N_S_soc_S_timers_40000000_S_qdec_P_st_encoder_mode_ENUM_VAL_1_EXISTS 1
#define DT_N_S_soc_S_timers_40000000_S_qdec_P_st_encoder_mode_EXISTS 1
#define DT_N_S_soc_S_timers_40000000_S_qdec_P_st_input_polarity_inverted 0
#define DT_N_S_soc_S_timers_40000000_S_qdec_P_st_input_polarity_inverted_EXISTS 1
#define DT_N_S_soc_S_timers_40000000_S_qdec_P_st_input_filter_level 0
#define DT_N_S_soc_S_timers_40000000_S_qdec_P_st_input_filter_level_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_timers_40000000_S_qdec_P_st_input_filter_level_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000000_S_qdec_P_st_input_filter_level_IDX_0_ENUM_VAL_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000000_S_qdec_P_st_input_filter_level_ENUM_VAL_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000000_S_qdec_P_st_input_filter_level_EXISTS 1
#define DT_N_S_soc_S_timers_40000000_S_qdec_P_status "disabled"
#define DT_N_S_soc_S_timers_40000000_S_qdec_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_timers_40000000_S_qdec_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_timers_40000000_S_qdec_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_timers_40000000_S_qdec_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_timers_40000000_S_qdec_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000000_S_qdec_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_timers_40000000_S_qdec_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_timers_40000000_S_qdec_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_timers_40000000_S_qdec_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40000000_S_qdec, status, 0)
#define DT_N_S_soc_S_timers_40000000_S_qdec_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40000000_S_qdec, status, 0)
#define DT_N_S_soc_S_timers_40000000_S_qdec_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40000000_S_qdec, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000000_S_qdec_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40000000_S_qdec, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000000_S_qdec_P_status_LEN 1
#define DT_N_S_soc_S_timers_40000000_S_qdec_P_status_EXISTS 1
#define DT_N_S_soc_S_timers_40000000_S_qdec_P_compatible {"st,stm32-qdec"}
#define DT_N_S_soc_S_timers_40000000_S_qdec_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000000_S_qdec_P_compatible_IDX_0 "st,stm32-qdec"
#define DT_N_S_soc_S_timers_40000000_S_qdec_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-qdec
#define DT_N_S_soc_S_timers_40000000_S_qdec_P_compatible_IDX_0_STRING_TOKEN st_stm32_qdec
#define DT_N_S_soc_S_timers_40000000_S_qdec_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_QDEC
#define DT_N_S_soc_S_timers_40000000_S_qdec_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40000000_S_qdec, compatible, 0)
#define DT_N_S_soc_S_timers_40000000_S_qdec_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40000000_S_qdec, compatible, 0)
#define DT_N_S_soc_S_timers_40000000_S_qdec_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40000000_S_qdec, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000000_S_qdec_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40000000_S_qdec, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000000_S_qdec_P_compatible_LEN 1
#define DT_N_S_soc_S_timers_40000000_S_qdec_P_compatible_EXISTS 1
#define DT_N_S_soc_S_timers_40000000_S_qdec_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_timers_40000000_S_qdec_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_timers_40000000_S_qdec_P_wakeup_source 0
#define DT_N_S_soc_S_timers_40000000_S_qdec_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_timers_40000000_S_qdec_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_timers_40000000_S_qdec_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/timers@40000400/counter
 *
 * Node identifier: DT_N_S_soc_S_timers_40000400_S_counter
 *
 * Binding (compatible = st,stm32-counter):
 *   $ZEPHYR_BASE\dts\bindings\counter\st,stm32-counter.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_timers_40000400_S_counter_PATH "/soc/timers@40000400/counter"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_timers_40000400_S_counter_FULL_NAME "counter"
#define DT_N_S_soc_S_timers_40000400_S_counter_FULL_NAME_UNQUOTED counter
#define DT_N_S_soc_S_timers_40000400_S_counter_FULL_NAME_TOKEN counter
#define DT_N_S_soc_S_timers_40000400_S_counter_FULL_NAME_UPPER_TOKEN COUNTER

/* Node parent (/soc/timers@40000400) identifier: */
#define DT_N_S_soc_S_timers_40000400_S_counter_PARENT DT_N_S_soc_S_timers_40000400

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_timers_40000400_S_counter_CHILD_IDX 1

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_timers_40000400_S_counter_NODELABEL_NUM 0
#define DT_N_S_soc_S_timers_40000400_S_counter_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_S_timers_40000400_S_counter_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_soc_S_timers_40000400_S_counter_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_timers_40000400) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_timers_40000400_S_counter_CHILD_NUM 0
#define DT_N_S_soc_S_timers_40000400_S_counter_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_timers_40000400_S_counter_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_timers_40000400_S_counter_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_timers_40000400_S_counter_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_timers_40000400_S_counter_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_timers_40000400_S_counter_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_timers_40000400_S_counter_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_timers_40000400_S_counter_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_timers_40000400_S_counter_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_timers_40000400_S_counter_HASH JNkHbJAdpxqum04dZjR7ujFGNxo62pj2eB31ikv0Phc

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_timers_40000400_S_counter_ORD 172
#define DT_N_S_soc_S_timers_40000400_S_counter_ORD_STR_SORTABLE 00172

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_timers_40000400_S_counter_REQUIRES_ORDS \
	76, /* /soc/timers@40000400 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_timers_40000400_S_counter_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_timers_40000400_S_counter_EXISTS 1
#define DT_N_INST_2_st_stm32_counter DT_N_S_soc_S_timers_40000400_S_counter

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_timers_40000400_S_counter_REG_NUM 0
#define DT_N_S_soc_S_timers_40000400_S_counter_RANGES_NUM 0
#define DT_N_S_soc_S_timers_40000400_S_counter_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_timers_40000400_S_counter_IRQ_NUM 0
#define DT_N_S_soc_S_timers_40000400_S_counter_IRQ_LEVEL 0
#define DT_N_S_soc_S_timers_40000400_S_counter_COMPAT_MATCHES_st_stm32_counter 1
#define DT_N_S_soc_S_timers_40000400_S_counter_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000400_S_counter_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_timers_40000400_S_counter_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000400_S_counter_COMPAT_MODEL_IDX_0 "stm32-counter"
#define DT_N_S_soc_S_timers_40000400_S_counter_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_timers_40000400_S_counter_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_timers_40000400_S_counter_P_status "disabled"
#define DT_N_S_soc_S_timers_40000400_S_counter_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_timers_40000400_S_counter_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_timers_40000400_S_counter_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_timers_40000400_S_counter_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_timers_40000400_S_counter_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000400_S_counter_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_timers_40000400_S_counter_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_timers_40000400_S_counter_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_timers_40000400_S_counter_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40000400_S_counter, status, 0)
#define DT_N_S_soc_S_timers_40000400_S_counter_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40000400_S_counter, status, 0)
#define DT_N_S_soc_S_timers_40000400_S_counter_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40000400_S_counter, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000400_S_counter_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40000400_S_counter, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000400_S_counter_P_status_LEN 1
#define DT_N_S_soc_S_timers_40000400_S_counter_P_status_EXISTS 1
#define DT_N_S_soc_S_timers_40000400_S_counter_P_compatible {"st,stm32-counter"}
#define DT_N_S_soc_S_timers_40000400_S_counter_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000400_S_counter_P_compatible_IDX_0 "st,stm32-counter"
#define DT_N_S_soc_S_timers_40000400_S_counter_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-counter
#define DT_N_S_soc_S_timers_40000400_S_counter_P_compatible_IDX_0_STRING_TOKEN st_stm32_counter
#define DT_N_S_soc_S_timers_40000400_S_counter_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_COUNTER
#define DT_N_S_soc_S_timers_40000400_S_counter_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40000400_S_counter, compatible, 0)
#define DT_N_S_soc_S_timers_40000400_S_counter_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40000400_S_counter, compatible, 0)
#define DT_N_S_soc_S_timers_40000400_S_counter_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40000400_S_counter, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000400_S_counter_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40000400_S_counter, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000400_S_counter_P_compatible_LEN 1
#define DT_N_S_soc_S_timers_40000400_S_counter_P_compatible_EXISTS 1
#define DT_N_S_soc_S_timers_40000400_S_counter_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_timers_40000400_S_counter_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_timers_40000400_S_counter_P_wakeup_source 0
#define DT_N_S_soc_S_timers_40000400_S_counter_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_timers_40000400_S_counter_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_timers_40000400_S_counter_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/timers@40000400/qdec
 *
 * Node identifier: DT_N_S_soc_S_timers_40000400_S_qdec
 *
 * Binding (compatible = st,stm32-qdec):
 *   $ZEPHYR_BASE\dts\bindings\sensor\st,stm32-qdec.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_timers_40000400_S_qdec_PATH "/soc/timers@40000400/qdec"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_timers_40000400_S_qdec_FULL_NAME "qdec"
#define DT_N_S_soc_S_timers_40000400_S_qdec_FULL_NAME_UNQUOTED qdec
#define DT_N_S_soc_S_timers_40000400_S_qdec_FULL_NAME_TOKEN qdec
#define DT_N_S_soc_S_timers_40000400_S_qdec_FULL_NAME_UPPER_TOKEN QDEC

/* Node parent (/soc/timers@40000400) identifier: */
#define DT_N_S_soc_S_timers_40000400_S_qdec_PARENT DT_N_S_soc_S_timers_40000400

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_timers_40000400_S_qdec_CHILD_IDX 2

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_timers_40000400_S_qdec_NODELABEL_NUM 0
#define DT_N_S_soc_S_timers_40000400_S_qdec_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_S_timers_40000400_S_qdec_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_soc_S_timers_40000400_S_qdec_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_timers_40000400) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_timers_40000400_S_qdec_CHILD_NUM 0
#define DT_N_S_soc_S_timers_40000400_S_qdec_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_timers_40000400_S_qdec_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_timers_40000400_S_qdec_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_timers_40000400_S_qdec_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_timers_40000400_S_qdec_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_timers_40000400_S_qdec_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_timers_40000400_S_qdec_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_timers_40000400_S_qdec_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_timers_40000400_S_qdec_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_timers_40000400_S_qdec_HASH XoYaEyYM5OKvrXAYNQJb_KuMBHYcObyudHjfcpXT8_Q

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_timers_40000400_S_qdec_ORD 173
#define DT_N_S_soc_S_timers_40000400_S_qdec_ORD_STR_SORTABLE 00173

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_timers_40000400_S_qdec_REQUIRES_ORDS \
	76, /* /soc/timers@40000400 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_timers_40000400_S_qdec_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_timers_40000400_S_qdec_EXISTS 1
#define DT_N_INST_2_st_stm32_qdec DT_N_S_soc_S_timers_40000400_S_qdec

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_timers_40000400_S_qdec_REG_NUM 0
#define DT_N_S_soc_S_timers_40000400_S_qdec_RANGES_NUM 0
#define DT_N_S_soc_S_timers_40000400_S_qdec_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_timers_40000400_S_qdec_IRQ_NUM 0
#define DT_N_S_soc_S_timers_40000400_S_qdec_IRQ_LEVEL 0
#define DT_N_S_soc_S_timers_40000400_S_qdec_COMPAT_MATCHES_st_stm32_qdec 1
#define DT_N_S_soc_S_timers_40000400_S_qdec_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000400_S_qdec_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_timers_40000400_S_qdec_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000400_S_qdec_COMPAT_MODEL_IDX_0 "stm32-qdec"
#define DT_N_S_soc_S_timers_40000400_S_qdec_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_timers_40000400_S_qdec_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_timers_40000400_S_qdec_P_st_encoder_mode 1
#define DT_N_S_soc_S_timers_40000400_S_qdec_P_st_encoder_mode_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_timers_40000400_S_qdec_P_st_encoder_mode_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000400_S_qdec_P_st_encoder_mode_IDX_0_ENUM_VAL_1_EXISTS 1
#define DT_N_S_soc_S_timers_40000400_S_qdec_P_st_encoder_mode_ENUM_VAL_1_EXISTS 1
#define DT_N_S_soc_S_timers_40000400_S_qdec_P_st_encoder_mode_EXISTS 1
#define DT_N_S_soc_S_timers_40000400_S_qdec_P_st_input_polarity_inverted 0
#define DT_N_S_soc_S_timers_40000400_S_qdec_P_st_input_polarity_inverted_EXISTS 1
#define DT_N_S_soc_S_timers_40000400_S_qdec_P_st_input_filter_level 0
#define DT_N_S_soc_S_timers_40000400_S_qdec_P_st_input_filter_level_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_timers_40000400_S_qdec_P_st_input_filter_level_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000400_S_qdec_P_st_input_filter_level_IDX_0_ENUM_VAL_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000400_S_qdec_P_st_input_filter_level_ENUM_VAL_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000400_S_qdec_P_st_input_filter_level_EXISTS 1
#define DT_N_S_soc_S_timers_40000400_S_qdec_P_status "disabled"
#define DT_N_S_soc_S_timers_40000400_S_qdec_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_timers_40000400_S_qdec_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_timers_40000400_S_qdec_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_timers_40000400_S_qdec_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_timers_40000400_S_qdec_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000400_S_qdec_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_timers_40000400_S_qdec_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_timers_40000400_S_qdec_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_timers_40000400_S_qdec_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40000400_S_qdec, status, 0)
#define DT_N_S_soc_S_timers_40000400_S_qdec_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40000400_S_qdec, status, 0)
#define DT_N_S_soc_S_timers_40000400_S_qdec_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40000400_S_qdec, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000400_S_qdec_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40000400_S_qdec, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000400_S_qdec_P_status_LEN 1
#define DT_N_S_soc_S_timers_40000400_S_qdec_P_status_EXISTS 1
#define DT_N_S_soc_S_timers_40000400_S_qdec_P_compatible {"st,stm32-qdec"}
#define DT_N_S_soc_S_timers_40000400_S_qdec_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000400_S_qdec_P_compatible_IDX_0 "st,stm32-qdec"
#define DT_N_S_soc_S_timers_40000400_S_qdec_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-qdec
#define DT_N_S_soc_S_timers_40000400_S_qdec_P_compatible_IDX_0_STRING_TOKEN st_stm32_qdec
#define DT_N_S_soc_S_timers_40000400_S_qdec_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_QDEC
#define DT_N_S_soc_S_timers_40000400_S_qdec_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40000400_S_qdec, compatible, 0)
#define DT_N_S_soc_S_timers_40000400_S_qdec_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40000400_S_qdec, compatible, 0)
#define DT_N_S_soc_S_timers_40000400_S_qdec_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40000400_S_qdec, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000400_S_qdec_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40000400_S_qdec, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000400_S_qdec_P_compatible_LEN 1
#define DT_N_S_soc_S_timers_40000400_S_qdec_P_compatible_EXISTS 1
#define DT_N_S_soc_S_timers_40000400_S_qdec_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_timers_40000400_S_qdec_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_timers_40000400_S_qdec_P_wakeup_source 0
#define DT_N_S_soc_S_timers_40000400_S_qdec_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_timers_40000400_S_qdec_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_timers_40000400_S_qdec_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/timers@40000800/counter
 *
 * Node identifier: DT_N_S_soc_S_timers_40000800_S_counter
 *
 * Binding (compatible = st,stm32-counter):
 *   $ZEPHYR_BASE\dts\bindings\counter\st,stm32-counter.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_timers_40000800_S_counter_PATH "/soc/timers@40000800/counter"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_timers_40000800_S_counter_FULL_NAME "counter"
#define DT_N_S_soc_S_timers_40000800_S_counter_FULL_NAME_UNQUOTED counter
#define DT_N_S_soc_S_timers_40000800_S_counter_FULL_NAME_TOKEN counter
#define DT_N_S_soc_S_timers_40000800_S_counter_FULL_NAME_UPPER_TOKEN COUNTER

/* Node parent (/soc/timers@40000800) identifier: */
#define DT_N_S_soc_S_timers_40000800_S_counter_PARENT DT_N_S_soc_S_timers_40000800

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_timers_40000800_S_counter_CHILD_IDX 1

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_timers_40000800_S_counter_NODELABEL_NUM 0
#define DT_N_S_soc_S_timers_40000800_S_counter_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_S_timers_40000800_S_counter_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_soc_S_timers_40000800_S_counter_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_timers_40000800) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_timers_40000800_S_counter_CHILD_NUM 0
#define DT_N_S_soc_S_timers_40000800_S_counter_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_timers_40000800_S_counter_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_timers_40000800_S_counter_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_timers_40000800_S_counter_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_timers_40000800_S_counter_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_timers_40000800_S_counter_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_timers_40000800_S_counter_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_timers_40000800_S_counter_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_timers_40000800_S_counter_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_timers_40000800_S_counter_HASH It81r5Kkjm8b1AfJHPW0z0jZ9dof3VW5417OU_gyZtc

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_timers_40000800_S_counter_ORD 174
#define DT_N_S_soc_S_timers_40000800_S_counter_ORD_STR_SORTABLE 00174

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_timers_40000800_S_counter_REQUIRES_ORDS \
	79, /* /soc/timers@40000800 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_timers_40000800_S_counter_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_timers_40000800_S_counter_EXISTS 1
#define DT_N_INST_3_st_stm32_counter DT_N_S_soc_S_timers_40000800_S_counter

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_timers_40000800_S_counter_REG_NUM 0
#define DT_N_S_soc_S_timers_40000800_S_counter_RANGES_NUM 0
#define DT_N_S_soc_S_timers_40000800_S_counter_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_timers_40000800_S_counter_IRQ_NUM 0
#define DT_N_S_soc_S_timers_40000800_S_counter_IRQ_LEVEL 0
#define DT_N_S_soc_S_timers_40000800_S_counter_COMPAT_MATCHES_st_stm32_counter 1
#define DT_N_S_soc_S_timers_40000800_S_counter_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000800_S_counter_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_timers_40000800_S_counter_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000800_S_counter_COMPAT_MODEL_IDX_0 "stm32-counter"
#define DT_N_S_soc_S_timers_40000800_S_counter_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_timers_40000800_S_counter_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_timers_40000800_S_counter_P_status "disabled"
#define DT_N_S_soc_S_timers_40000800_S_counter_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_timers_40000800_S_counter_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_timers_40000800_S_counter_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_timers_40000800_S_counter_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_timers_40000800_S_counter_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000800_S_counter_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_timers_40000800_S_counter_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_timers_40000800_S_counter_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_timers_40000800_S_counter_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40000800_S_counter, status, 0)
#define DT_N_S_soc_S_timers_40000800_S_counter_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40000800_S_counter, status, 0)
#define DT_N_S_soc_S_timers_40000800_S_counter_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40000800_S_counter, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000800_S_counter_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40000800_S_counter, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000800_S_counter_P_status_LEN 1
#define DT_N_S_soc_S_timers_40000800_S_counter_P_status_EXISTS 1
#define DT_N_S_soc_S_timers_40000800_S_counter_P_compatible {"st,stm32-counter"}
#define DT_N_S_soc_S_timers_40000800_S_counter_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000800_S_counter_P_compatible_IDX_0 "st,stm32-counter"
#define DT_N_S_soc_S_timers_40000800_S_counter_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-counter
#define DT_N_S_soc_S_timers_40000800_S_counter_P_compatible_IDX_0_STRING_TOKEN st_stm32_counter
#define DT_N_S_soc_S_timers_40000800_S_counter_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_COUNTER
#define DT_N_S_soc_S_timers_40000800_S_counter_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40000800_S_counter, compatible, 0)
#define DT_N_S_soc_S_timers_40000800_S_counter_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40000800_S_counter, compatible, 0)
#define DT_N_S_soc_S_timers_40000800_S_counter_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40000800_S_counter, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000800_S_counter_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40000800_S_counter, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000800_S_counter_P_compatible_LEN 1
#define DT_N_S_soc_S_timers_40000800_S_counter_P_compatible_EXISTS 1
#define DT_N_S_soc_S_timers_40000800_S_counter_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_timers_40000800_S_counter_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_timers_40000800_S_counter_P_wakeup_source 0
#define DT_N_S_soc_S_timers_40000800_S_counter_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_timers_40000800_S_counter_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_timers_40000800_S_counter_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/timers@40000800/qdec
 *
 * Node identifier: DT_N_S_soc_S_timers_40000800_S_qdec
 *
 * Binding (compatible = st,stm32-qdec):
 *   $ZEPHYR_BASE\dts\bindings\sensor\st,stm32-qdec.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_timers_40000800_S_qdec_PATH "/soc/timers@40000800/qdec"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_timers_40000800_S_qdec_FULL_NAME "qdec"
#define DT_N_S_soc_S_timers_40000800_S_qdec_FULL_NAME_UNQUOTED qdec
#define DT_N_S_soc_S_timers_40000800_S_qdec_FULL_NAME_TOKEN qdec
#define DT_N_S_soc_S_timers_40000800_S_qdec_FULL_NAME_UPPER_TOKEN QDEC

/* Node parent (/soc/timers@40000800) identifier: */
#define DT_N_S_soc_S_timers_40000800_S_qdec_PARENT DT_N_S_soc_S_timers_40000800

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_timers_40000800_S_qdec_CHILD_IDX 2

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_timers_40000800_S_qdec_NODELABEL_NUM 0
#define DT_N_S_soc_S_timers_40000800_S_qdec_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_S_timers_40000800_S_qdec_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_soc_S_timers_40000800_S_qdec_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_timers_40000800) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_timers_40000800_S_qdec_CHILD_NUM 0
#define DT_N_S_soc_S_timers_40000800_S_qdec_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_timers_40000800_S_qdec_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_timers_40000800_S_qdec_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_timers_40000800_S_qdec_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_timers_40000800_S_qdec_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_timers_40000800_S_qdec_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_timers_40000800_S_qdec_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_timers_40000800_S_qdec_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_timers_40000800_S_qdec_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_timers_40000800_S_qdec_HASH NyJhopD0plir_yCl3bvK19fzvR7T8hmdf4SgsPGbBRs

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_timers_40000800_S_qdec_ORD 175
#define DT_N_S_soc_S_timers_40000800_S_qdec_ORD_STR_SORTABLE 00175

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_timers_40000800_S_qdec_REQUIRES_ORDS \
	79, /* /soc/timers@40000800 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_timers_40000800_S_qdec_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_timers_40000800_S_qdec_EXISTS 1
#define DT_N_INST_3_st_stm32_qdec DT_N_S_soc_S_timers_40000800_S_qdec

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_timers_40000800_S_qdec_REG_NUM 0
#define DT_N_S_soc_S_timers_40000800_S_qdec_RANGES_NUM 0
#define DT_N_S_soc_S_timers_40000800_S_qdec_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_timers_40000800_S_qdec_IRQ_NUM 0
#define DT_N_S_soc_S_timers_40000800_S_qdec_IRQ_LEVEL 0
#define DT_N_S_soc_S_timers_40000800_S_qdec_COMPAT_MATCHES_st_stm32_qdec 1
#define DT_N_S_soc_S_timers_40000800_S_qdec_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000800_S_qdec_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_timers_40000800_S_qdec_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000800_S_qdec_COMPAT_MODEL_IDX_0 "stm32-qdec"
#define DT_N_S_soc_S_timers_40000800_S_qdec_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_timers_40000800_S_qdec_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_timers_40000800_S_qdec_P_st_encoder_mode 1
#define DT_N_S_soc_S_timers_40000800_S_qdec_P_st_encoder_mode_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_timers_40000800_S_qdec_P_st_encoder_mode_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000800_S_qdec_P_st_encoder_mode_IDX_0_ENUM_VAL_1_EXISTS 1
#define DT_N_S_soc_S_timers_40000800_S_qdec_P_st_encoder_mode_ENUM_VAL_1_EXISTS 1
#define DT_N_S_soc_S_timers_40000800_S_qdec_P_st_encoder_mode_EXISTS 1
#define DT_N_S_soc_S_timers_40000800_S_qdec_P_st_input_polarity_inverted 0
#define DT_N_S_soc_S_timers_40000800_S_qdec_P_st_input_polarity_inverted_EXISTS 1
#define DT_N_S_soc_S_timers_40000800_S_qdec_P_st_input_filter_level 0
#define DT_N_S_soc_S_timers_40000800_S_qdec_P_st_input_filter_level_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_timers_40000800_S_qdec_P_st_input_filter_level_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000800_S_qdec_P_st_input_filter_level_IDX_0_ENUM_VAL_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000800_S_qdec_P_st_input_filter_level_ENUM_VAL_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000800_S_qdec_P_st_input_filter_level_EXISTS 1
#define DT_N_S_soc_S_timers_40000800_S_qdec_P_status "disabled"
#define DT_N_S_soc_S_timers_40000800_S_qdec_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_timers_40000800_S_qdec_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_timers_40000800_S_qdec_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_timers_40000800_S_qdec_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_timers_40000800_S_qdec_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000800_S_qdec_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_timers_40000800_S_qdec_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_timers_40000800_S_qdec_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_timers_40000800_S_qdec_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40000800_S_qdec, status, 0)
#define DT_N_S_soc_S_timers_40000800_S_qdec_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40000800_S_qdec, status, 0)
#define DT_N_S_soc_S_timers_40000800_S_qdec_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40000800_S_qdec, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000800_S_qdec_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40000800_S_qdec, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000800_S_qdec_P_status_LEN 1
#define DT_N_S_soc_S_timers_40000800_S_qdec_P_status_EXISTS 1
#define DT_N_S_soc_S_timers_40000800_S_qdec_P_compatible {"st,stm32-qdec"}
#define DT_N_S_soc_S_timers_40000800_S_qdec_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000800_S_qdec_P_compatible_IDX_0 "st,stm32-qdec"
#define DT_N_S_soc_S_timers_40000800_S_qdec_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-qdec
#define DT_N_S_soc_S_timers_40000800_S_qdec_P_compatible_IDX_0_STRING_TOKEN st_stm32_qdec
#define DT_N_S_soc_S_timers_40000800_S_qdec_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_QDEC
#define DT_N_S_soc_S_timers_40000800_S_qdec_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40000800_S_qdec, compatible, 0)
#define DT_N_S_soc_S_timers_40000800_S_qdec_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40000800_S_qdec, compatible, 0)
#define DT_N_S_soc_S_timers_40000800_S_qdec_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40000800_S_qdec, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000800_S_qdec_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40000800_S_qdec, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000800_S_qdec_P_compatible_LEN 1
#define DT_N_S_soc_S_timers_40000800_S_qdec_P_compatible_EXISTS 1
#define DT_N_S_soc_S_timers_40000800_S_qdec_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_timers_40000800_S_qdec_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_timers_40000800_S_qdec_P_wakeup_source 0
#define DT_N_S_soc_S_timers_40000800_S_qdec_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_timers_40000800_S_qdec_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_timers_40000800_S_qdec_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/timers@40000c00
 *
 * Node identifier: DT_N_S_soc_S_timers_40000c00
 *
 * Binding (compatible = st,stm32-timers):
 *   $ZEPHYR_BASE\dts\bindings\timer\st,stm32-timers.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_timers_40000c00_PATH "/soc/timers@40000c00"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_timers_40000c00_FULL_NAME "timers@40000c00"
#define DT_N_S_soc_S_timers_40000c00_FULL_NAME_UNQUOTED timers@40000c00
#define DT_N_S_soc_S_timers_40000c00_FULL_NAME_TOKEN timers_40000c00
#define DT_N_S_soc_S_timers_40000c00_FULL_NAME_UPPER_TOKEN TIMERS_40000C00

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_timers_40000c00_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_timers_40000c00_CHILD_IDX 32

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_timers_40000c00_NODELABEL_NUM 1
#define DT_N_S_soc_S_timers_40000c00_FOREACH_NODELABEL(fn) fn(timers5)
#define DT_N_S_soc_S_timers_40000c00_FOREACH_NODELABEL_VARGS(fn, ...) fn(timers5, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000c00_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_timers_40000c00_CHILD_NUM 3
#define DT_N_S_soc_S_timers_40000c00_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_timers_40000c00_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_timers_40000c00_S_pwm) fn(DT_N_S_soc_S_timers_40000c00_S_counter) fn(DT_N_S_soc_S_timers_40000c00_S_qdec)
#define DT_N_S_soc_S_timers_40000c00_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40000c00_S_pwm) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timers_40000c00_S_counter) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timers_40000c00_S_qdec)
#define DT_N_S_soc_S_timers_40000c00_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40000c00_S_pwm, __VA_ARGS__) fn(DT_N_S_soc_S_timers_40000c00_S_counter, __VA_ARGS__) fn(DT_N_S_soc_S_timers_40000c00_S_qdec, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000c00_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40000c00_S_pwm, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timers_40000c00_S_counter, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timers_40000c00_S_qdec, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000c00_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_timers_40000c00_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_timers_40000c00_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_timers_40000c00_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_timers_40000c00_HASH QK_gD7RT_mF_sn_to7wpxIKr0c1D_KZ7j86aqguJXxk

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_timers_40000c00_ORD 176
#define DT_N_S_soc_S_timers_40000c00_ORD_STR_SORTABLE 00176

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_timers_40000c00_REQUIRES_ORDS \
	4, /* /soc */ \
	5, /* /soc/interrupt-controller@e000e100 */ \
	9, /* /soc/rcc@46020c00 */ \
	75, /* /soc/rcc@46020c00/reset-controller */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_timers_40000c00_SUPPORTS_ORDS \
	177, /* /soc/timers@40000c00/counter */ \
	178, /* /soc/timers@40000c00/pwm */ \
	179, /* /soc/timers@40000c00/qdec */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_timers_40000c00_EXISTS 1
#define DT_N_INST_4_st_stm32_timers DT_N_S_soc_S_timers_40000c00
#define DT_N_NODELABEL_timers5      DT_N_S_soc_S_timers_40000c00

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_timers_40000c00_REG_NUM 1
#define DT_N_S_soc_S_timers_40000c00_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000c00_REG_IDX_0_VAL_ADDRESS 1073744896 /* 0x40000c00 */
#define DT_N_S_soc_S_timers_40000c00_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_timers_40000c00_RANGES_NUM 0
#define DT_N_S_soc_S_timers_40000c00_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_timers_40000c00_IRQ_NUM 1
#define DT_N_S_soc_S_timers_40000c00_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000c00_IRQ_IDX_0_VAL_irq 48
#define DT_N_S_soc_S_timers_40000c00_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_timers_40000c00_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000c00_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_timers_40000c00_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_timers_40000c00_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_timers_40000c00_IRQ_LEVEL 1
#define DT_N_S_soc_S_timers_40000c00_IRQ_NAME_global_VAL_irq DT_N_S_soc_S_timers_40000c00_IRQ_IDX_0_VAL_irq
#define DT_N_S_soc_S_timers_40000c00_IRQ_NAME_global_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_timers_40000c00_IRQ_NAME_global_VAL_priority DT_N_S_soc_S_timers_40000c00_IRQ_IDX_0_VAL_priority
#define DT_N_S_soc_S_timers_40000c00_IRQ_NAME_global_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_timers_40000c00_IRQ_NAME_global_CONTROLLER DT_N_S_soc_S_timers_40000c00_IRQ_IDX_0_CONTROLLER
#define DT_N_S_soc_S_timers_40000c00_COMPAT_MATCHES_st_stm32_timers 1
#define DT_N_S_soc_S_timers_40000c00_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000c00_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_timers_40000c00_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000c00_COMPAT_MODEL_IDX_0 "stm32-timers"
#define DT_N_S_soc_S_timers_40000c00_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_timers_40000c00_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_timers_40000c00_P_reg {1073744896 /* 0x40000c00 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_timers_40000c00_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000c00_P_reg_IDX_0 1073744896
#define DT_N_S_soc_S_timers_40000c00_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_timers_40000c00_P_reg_IDX_1 1024
#define DT_N_S_soc_S_timers_40000c00_P_reg_EXISTS 1
#define DT_N_S_soc_S_timers_40000c00_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000c00_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_46020c00
#define DT_N_S_soc_S_timers_40000c00_P_clocks_IDX_0_VAL_bus 156
#define DT_N_S_soc_S_timers_40000c00_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_timers_40000c00_P_clocks_IDX_0_VAL_bits 8
#define DT_N_S_soc_S_timers_40000c00_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_timers_40000c00_P_clocks_IDX_0_FOREACH_CELL(fn) fn(DT_N_S_soc_S_timers_40000c00, clocks, 0, bus) \
	fn(DT_N_S_soc_S_timers_40000c00, clocks, 0, bits)
#define DT_N_S_soc_S_timers_40000c00_P_clocks_IDX_0_FOREACH_CELL_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40000c00, clocks, 0, bus) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_timers_40000c00, clocks, 0, bits)
#define DT_N_S_soc_S_timers_40000c00_P_clocks_IDX_0_NUM_CELLS 2
#define DT_N_S_soc_S_timers_40000c00_P_clocks_IDX_1_EXISTS 1
#define DT_N_S_soc_S_timers_40000c00_P_clocks_IDX_1_PH DT_N_S_soc_S_rcc_46020c00
#define DT_N_S_soc_S_timers_40000c00_P_clocks_IDX_1_VAL_bus 13
#define DT_N_S_soc_S_timers_40000c00_P_clocks_IDX_1_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_timers_40000c00_P_clocks_IDX_1_VAL_bits 255
#define DT_N_S_soc_S_timers_40000c00_P_clocks_IDX_1_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_timers_40000c00_P_clocks_IDX_1_FOREACH_CELL(fn) fn(DT_N_S_soc_S_timers_40000c00, clocks, 1, bus) \
	fn(DT_N_S_soc_S_timers_40000c00, clocks, 1, bits)
#define DT_N_S_soc_S_timers_40000c00_P_clocks_IDX_1_FOREACH_CELL_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40000c00, clocks, 1, bus) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_timers_40000c00, clocks, 1, bits)
#define DT_N_S_soc_S_timers_40000c00_P_clocks_IDX_1_NUM_CELLS 2
#define DT_N_S_soc_S_timers_40000c00_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40000c00, clocks, 0) \
	fn(DT_N_S_soc_S_timers_40000c00, clocks, 1)
#define DT_N_S_soc_S_timers_40000c00_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40000c00, clocks, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_timers_40000c00, clocks, 1)
#define DT_N_S_soc_S_timers_40000c00_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40000c00, clocks, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40000c00, clocks, 1, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000c00_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40000c00, clocks, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_timers_40000c00, clocks, 1, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000c00_P_clocks_LEN 2
#define DT_N_S_soc_S_timers_40000c00_P_clocks_EXISTS 1
#define DT_N_S_soc_S_timers_40000c00_P_resets_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000c00_P_resets_IDX_0_PH DT_N_S_soc_S_rcc_46020c00_S_reset_controller
#define DT_N_S_soc_S_timers_40000c00_P_resets_IDX_0_VAL_id 3715
#define DT_N_S_soc_S_timers_40000c00_P_resets_IDX_0_VAL_id_EXISTS 1
#define DT_N_S_soc_S_timers_40000c00_P_resets_IDX_0_FOREACH_CELL(fn) fn(DT_N_S_soc_S_timers_40000c00, resets, 0, id)
#define DT_N_S_soc_S_timers_40000c00_P_resets_IDX_0_FOREACH_CELL_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40000c00, resets, 0, id)
#define DT_N_S_soc_S_timers_40000c00_P_resets_IDX_0_NUM_CELLS 1
#define DT_N_S_soc_S_timers_40000c00_P_resets_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40000c00, resets, 0)
#define DT_N_S_soc_S_timers_40000c00_P_resets_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40000c00, resets, 0)
#define DT_N_S_soc_S_timers_40000c00_P_resets_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40000c00, resets, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000c00_P_resets_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40000c00, resets, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000c00_P_resets_LEN 1
#define DT_N_S_soc_S_timers_40000c00_P_resets_EXISTS 1
#define DT_N_S_soc_S_timers_40000c00_P_st_countermode 0
#define DT_N_S_soc_S_timers_40000c00_P_st_countermode_EXISTS 1
#define DT_N_S_soc_S_timers_40000c00_P_st_deadtime 0
#define DT_N_S_soc_S_timers_40000c00_P_st_deadtime_EXISTS 1
#define DT_N_S_soc_S_timers_40000c00_P_status "disabled"
#define DT_N_S_soc_S_timers_40000c00_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_timers_40000c00_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_timers_40000c00_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_timers_40000c00_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_timers_40000c00_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000c00_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_timers_40000c00_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_timers_40000c00_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_timers_40000c00_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40000c00, status, 0)
#define DT_N_S_soc_S_timers_40000c00_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40000c00, status, 0)
#define DT_N_S_soc_S_timers_40000c00_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40000c00, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000c00_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40000c00, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000c00_P_status_LEN 1
#define DT_N_S_soc_S_timers_40000c00_P_status_EXISTS 1
#define DT_N_S_soc_S_timers_40000c00_P_compatible {"st,stm32-timers"}
#define DT_N_S_soc_S_timers_40000c00_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000c00_P_compatible_IDX_0 "st,stm32-timers"
#define DT_N_S_soc_S_timers_40000c00_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-timers
#define DT_N_S_soc_S_timers_40000c00_P_compatible_IDX_0_STRING_TOKEN st_stm32_timers
#define DT_N_S_soc_S_timers_40000c00_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_TIMERS
#define DT_N_S_soc_S_timers_40000c00_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40000c00, compatible, 0)
#define DT_N_S_soc_S_timers_40000c00_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40000c00, compatible, 0)
#define DT_N_S_soc_S_timers_40000c00_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40000c00, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000c00_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40000c00, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000c00_P_compatible_LEN 1
#define DT_N_S_soc_S_timers_40000c00_P_compatible_EXISTS 1
#define DT_N_S_soc_S_timers_40000c00_P_interrupts {48 /* 0x30 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_timers_40000c00_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000c00_P_interrupts_IDX_0 48
#define DT_N_S_soc_S_timers_40000c00_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_timers_40000c00_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_timers_40000c00_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_timers_40000c00_P_interrupt_names {"global"}
#define DT_N_S_soc_S_timers_40000c00_P_interrupt_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000c00_P_interrupt_names_IDX_0 "global"
#define DT_N_S_soc_S_timers_40000c00_P_interrupt_names_IDX_0_STRING_UNQUOTED global
#define DT_N_S_soc_S_timers_40000c00_P_interrupt_names_IDX_0_STRING_TOKEN global
#define DT_N_S_soc_S_timers_40000c00_P_interrupt_names_IDX_0_STRING_UPPER_TOKEN GLOBAL
#define DT_N_S_soc_S_timers_40000c00_P_interrupt_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40000c00, interrupt_names, 0)
#define DT_N_S_soc_S_timers_40000c00_P_interrupt_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40000c00, interrupt_names, 0)
#define DT_N_S_soc_S_timers_40000c00_P_interrupt_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40000c00, interrupt_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000c00_P_interrupt_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40000c00, interrupt_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000c00_P_interrupt_names_LEN 1
#define DT_N_S_soc_S_timers_40000c00_P_interrupt_names_EXISTS 1
#define DT_N_S_soc_S_timers_40000c00_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_timers_40000c00_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_timers_40000c00_P_wakeup_source 0
#define DT_N_S_soc_S_timers_40000c00_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_timers_40000c00_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_timers_40000c00_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/timers@40000c00/counter
 *
 * Node identifier: DT_N_S_soc_S_timers_40000c00_S_counter
 *
 * Binding (compatible = st,stm32-counter):
 *   $ZEPHYR_BASE\dts\bindings\counter\st,stm32-counter.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_timers_40000c00_S_counter_PATH "/soc/timers@40000c00/counter"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_timers_40000c00_S_counter_FULL_NAME "counter"
#define DT_N_S_soc_S_timers_40000c00_S_counter_FULL_NAME_UNQUOTED counter
#define DT_N_S_soc_S_timers_40000c00_S_counter_FULL_NAME_TOKEN counter
#define DT_N_S_soc_S_timers_40000c00_S_counter_FULL_NAME_UPPER_TOKEN COUNTER

/* Node parent (/soc/timers@40000c00) identifier: */
#define DT_N_S_soc_S_timers_40000c00_S_counter_PARENT DT_N_S_soc_S_timers_40000c00

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_timers_40000c00_S_counter_CHILD_IDX 1

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_timers_40000c00_S_counter_NODELABEL_NUM 0
#define DT_N_S_soc_S_timers_40000c00_S_counter_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_S_timers_40000c00_S_counter_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_soc_S_timers_40000c00_S_counter_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_timers_40000c00) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_timers_40000c00_S_counter_CHILD_NUM 0
#define DT_N_S_soc_S_timers_40000c00_S_counter_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_timers_40000c00_S_counter_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_timers_40000c00_S_counter_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_timers_40000c00_S_counter_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_timers_40000c00_S_counter_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_timers_40000c00_S_counter_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_timers_40000c00_S_counter_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_timers_40000c00_S_counter_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_timers_40000c00_S_counter_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_timers_40000c00_S_counter_HASH SRmSz9_Gy7Y2Ew5bN2f2oN589iJ0Ygd6yjjRU92Vo2Q

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_timers_40000c00_S_counter_ORD 177
#define DT_N_S_soc_S_timers_40000c00_S_counter_ORD_STR_SORTABLE 00177

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_timers_40000c00_S_counter_REQUIRES_ORDS \
	176, /* /soc/timers@40000c00 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_timers_40000c00_S_counter_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_timers_40000c00_S_counter_EXISTS 1
#define DT_N_INST_4_st_stm32_counter DT_N_S_soc_S_timers_40000c00_S_counter

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_timers_40000c00_S_counter_REG_NUM 0
#define DT_N_S_soc_S_timers_40000c00_S_counter_RANGES_NUM 0
#define DT_N_S_soc_S_timers_40000c00_S_counter_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_timers_40000c00_S_counter_IRQ_NUM 0
#define DT_N_S_soc_S_timers_40000c00_S_counter_IRQ_LEVEL 0
#define DT_N_S_soc_S_timers_40000c00_S_counter_COMPAT_MATCHES_st_stm32_counter 1
#define DT_N_S_soc_S_timers_40000c00_S_counter_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000c00_S_counter_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_timers_40000c00_S_counter_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000c00_S_counter_COMPAT_MODEL_IDX_0 "stm32-counter"
#define DT_N_S_soc_S_timers_40000c00_S_counter_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_timers_40000c00_S_counter_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_timers_40000c00_S_counter_P_status "disabled"
#define DT_N_S_soc_S_timers_40000c00_S_counter_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_timers_40000c00_S_counter_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_timers_40000c00_S_counter_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_timers_40000c00_S_counter_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_timers_40000c00_S_counter_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000c00_S_counter_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_timers_40000c00_S_counter_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_timers_40000c00_S_counter_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_timers_40000c00_S_counter_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40000c00_S_counter, status, 0)
#define DT_N_S_soc_S_timers_40000c00_S_counter_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40000c00_S_counter, status, 0)
#define DT_N_S_soc_S_timers_40000c00_S_counter_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40000c00_S_counter, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000c00_S_counter_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40000c00_S_counter, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000c00_S_counter_P_status_LEN 1
#define DT_N_S_soc_S_timers_40000c00_S_counter_P_status_EXISTS 1
#define DT_N_S_soc_S_timers_40000c00_S_counter_P_compatible {"st,stm32-counter"}
#define DT_N_S_soc_S_timers_40000c00_S_counter_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000c00_S_counter_P_compatible_IDX_0 "st,stm32-counter"
#define DT_N_S_soc_S_timers_40000c00_S_counter_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-counter
#define DT_N_S_soc_S_timers_40000c00_S_counter_P_compatible_IDX_0_STRING_TOKEN st_stm32_counter
#define DT_N_S_soc_S_timers_40000c00_S_counter_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_COUNTER
#define DT_N_S_soc_S_timers_40000c00_S_counter_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40000c00_S_counter, compatible, 0)
#define DT_N_S_soc_S_timers_40000c00_S_counter_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40000c00_S_counter, compatible, 0)
#define DT_N_S_soc_S_timers_40000c00_S_counter_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40000c00_S_counter, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000c00_S_counter_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40000c00_S_counter, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000c00_S_counter_P_compatible_LEN 1
#define DT_N_S_soc_S_timers_40000c00_S_counter_P_compatible_EXISTS 1
#define DT_N_S_soc_S_timers_40000c00_S_counter_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_timers_40000c00_S_counter_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_timers_40000c00_S_counter_P_wakeup_source 0
#define DT_N_S_soc_S_timers_40000c00_S_counter_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_timers_40000c00_S_counter_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_timers_40000c00_S_counter_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/timers@40000c00/pwm
 *
 * Node identifier: DT_N_S_soc_S_timers_40000c00_S_pwm
 *
 * Binding (compatible = st,stm32-pwm):
 *   $ZEPHYR_BASE\dts\bindings\pwm\st,stm32-pwm.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_timers_40000c00_S_pwm_PATH "/soc/timers@40000c00/pwm"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_timers_40000c00_S_pwm_FULL_NAME "pwm"
#define DT_N_S_soc_S_timers_40000c00_S_pwm_FULL_NAME_UNQUOTED pwm
#define DT_N_S_soc_S_timers_40000c00_S_pwm_FULL_NAME_TOKEN pwm
#define DT_N_S_soc_S_timers_40000c00_S_pwm_FULL_NAME_UPPER_TOKEN PWM

/* Node parent (/soc/timers@40000c00) identifier: */
#define DT_N_S_soc_S_timers_40000c00_S_pwm_PARENT DT_N_S_soc_S_timers_40000c00

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_timers_40000c00_S_pwm_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_timers_40000c00_S_pwm_NODELABEL_NUM 0
#define DT_N_S_soc_S_timers_40000c00_S_pwm_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_S_timers_40000c00_S_pwm_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_soc_S_timers_40000c00_S_pwm_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_timers_40000c00) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_timers_40000c00_S_pwm_CHILD_NUM 0
#define DT_N_S_soc_S_timers_40000c00_S_pwm_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_timers_40000c00_S_pwm_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_timers_40000c00_S_pwm_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_timers_40000c00_S_pwm_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_timers_40000c00_S_pwm_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_timers_40000c00_S_pwm_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_timers_40000c00_S_pwm_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_timers_40000c00_S_pwm_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_timers_40000c00_S_pwm_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_timers_40000c00_S_pwm_HASH KSO3eNoSPYFOR_AlcenmOupE8OUZymwAp8eJUzabeJg

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_timers_40000c00_S_pwm_ORD 178
#define DT_N_S_soc_S_timers_40000c00_S_pwm_ORD_STR_SORTABLE 00178

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_timers_40000c00_S_pwm_REQUIRES_ORDS \
	176, /* /soc/timers@40000c00 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_timers_40000c00_S_pwm_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_timers_40000c00_S_pwm_EXISTS 1
#define DT_N_INST_4_st_stm32_pwm DT_N_S_soc_S_timers_40000c00_S_pwm

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_timers_40000c00_S_pwm_REG_NUM 0
#define DT_N_S_soc_S_timers_40000c00_S_pwm_RANGES_NUM 0
#define DT_N_S_soc_S_timers_40000c00_S_pwm_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_timers_40000c00_S_pwm_IRQ_NUM 0
#define DT_N_S_soc_S_timers_40000c00_S_pwm_IRQ_LEVEL 0
#define DT_N_S_soc_S_timers_40000c00_S_pwm_COMPAT_MATCHES_st_stm32_pwm 1
#define DT_N_S_soc_S_timers_40000c00_S_pwm_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000c00_S_pwm_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_timers_40000c00_S_pwm_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000c00_S_pwm_COMPAT_MODEL_IDX_0 "stm32-pwm"
#define DT_N_S_soc_S_timers_40000c00_S_pwm_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_timers_40000c00_S_pwm_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_timers_40000c00_S_pwm_P_four_channel_capture_support 0
#define DT_N_S_soc_S_timers_40000c00_S_pwm_P_four_channel_capture_support_EXISTS 1
#define DT_N_S_soc_S_timers_40000c00_S_pwm_P_status "disabled"
#define DT_N_S_soc_S_timers_40000c00_S_pwm_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_timers_40000c00_S_pwm_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_timers_40000c00_S_pwm_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_timers_40000c00_S_pwm_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_timers_40000c00_S_pwm_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000c00_S_pwm_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_timers_40000c00_S_pwm_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_timers_40000c00_S_pwm_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_timers_40000c00_S_pwm_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40000c00_S_pwm, status, 0)
#define DT_N_S_soc_S_timers_40000c00_S_pwm_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40000c00_S_pwm, status, 0)
#define DT_N_S_soc_S_timers_40000c00_S_pwm_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40000c00_S_pwm, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000c00_S_pwm_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40000c00_S_pwm, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000c00_S_pwm_P_status_LEN 1
#define DT_N_S_soc_S_timers_40000c00_S_pwm_P_status_EXISTS 1
#define DT_N_S_soc_S_timers_40000c00_S_pwm_P_compatible {"st,stm32-pwm"}
#define DT_N_S_soc_S_timers_40000c00_S_pwm_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000c00_S_pwm_P_compatible_IDX_0 "st,stm32-pwm"
#define DT_N_S_soc_S_timers_40000c00_S_pwm_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-pwm
#define DT_N_S_soc_S_timers_40000c00_S_pwm_P_compatible_IDX_0_STRING_TOKEN st_stm32_pwm
#define DT_N_S_soc_S_timers_40000c00_S_pwm_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_PWM
#define DT_N_S_soc_S_timers_40000c00_S_pwm_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40000c00_S_pwm, compatible, 0)
#define DT_N_S_soc_S_timers_40000c00_S_pwm_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40000c00_S_pwm, compatible, 0)
#define DT_N_S_soc_S_timers_40000c00_S_pwm_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40000c00_S_pwm, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000c00_S_pwm_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40000c00_S_pwm, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000c00_S_pwm_P_compatible_LEN 1
#define DT_N_S_soc_S_timers_40000c00_S_pwm_P_compatible_EXISTS 1
#define DT_N_S_soc_S_timers_40000c00_S_pwm_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_timers_40000c00_S_pwm_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_timers_40000c00_S_pwm_P_wakeup_source 0
#define DT_N_S_soc_S_timers_40000c00_S_pwm_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_timers_40000c00_S_pwm_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_timers_40000c00_S_pwm_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/timers@40000c00/qdec
 *
 * Node identifier: DT_N_S_soc_S_timers_40000c00_S_qdec
 *
 * Binding (compatible = st,stm32-qdec):
 *   $ZEPHYR_BASE\dts\bindings\sensor\st,stm32-qdec.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_timers_40000c00_S_qdec_PATH "/soc/timers@40000c00/qdec"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_timers_40000c00_S_qdec_FULL_NAME "qdec"
#define DT_N_S_soc_S_timers_40000c00_S_qdec_FULL_NAME_UNQUOTED qdec
#define DT_N_S_soc_S_timers_40000c00_S_qdec_FULL_NAME_TOKEN qdec
#define DT_N_S_soc_S_timers_40000c00_S_qdec_FULL_NAME_UPPER_TOKEN QDEC

/* Node parent (/soc/timers@40000c00) identifier: */
#define DT_N_S_soc_S_timers_40000c00_S_qdec_PARENT DT_N_S_soc_S_timers_40000c00

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_timers_40000c00_S_qdec_CHILD_IDX 2

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_timers_40000c00_S_qdec_NODELABEL_NUM 0
#define DT_N_S_soc_S_timers_40000c00_S_qdec_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_S_timers_40000c00_S_qdec_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_soc_S_timers_40000c00_S_qdec_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_timers_40000c00) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_timers_40000c00_S_qdec_CHILD_NUM 0
#define DT_N_S_soc_S_timers_40000c00_S_qdec_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_timers_40000c00_S_qdec_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_timers_40000c00_S_qdec_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_timers_40000c00_S_qdec_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_timers_40000c00_S_qdec_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_timers_40000c00_S_qdec_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_timers_40000c00_S_qdec_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_timers_40000c00_S_qdec_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_timers_40000c00_S_qdec_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_timers_40000c00_S_qdec_HASH jNirdOed3M2njdX81LmcaX9MYHY_UGZKXxxi6PNUwD0

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_timers_40000c00_S_qdec_ORD 179
#define DT_N_S_soc_S_timers_40000c00_S_qdec_ORD_STR_SORTABLE 00179

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_timers_40000c00_S_qdec_REQUIRES_ORDS \
	176, /* /soc/timers@40000c00 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_timers_40000c00_S_qdec_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_timers_40000c00_S_qdec_EXISTS 1
#define DT_N_INST_4_st_stm32_qdec DT_N_S_soc_S_timers_40000c00_S_qdec

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_timers_40000c00_S_qdec_REG_NUM 0
#define DT_N_S_soc_S_timers_40000c00_S_qdec_RANGES_NUM 0
#define DT_N_S_soc_S_timers_40000c00_S_qdec_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_timers_40000c00_S_qdec_IRQ_NUM 0
#define DT_N_S_soc_S_timers_40000c00_S_qdec_IRQ_LEVEL 0
#define DT_N_S_soc_S_timers_40000c00_S_qdec_COMPAT_MATCHES_st_stm32_qdec 1
#define DT_N_S_soc_S_timers_40000c00_S_qdec_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000c00_S_qdec_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_timers_40000c00_S_qdec_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000c00_S_qdec_COMPAT_MODEL_IDX_0 "stm32-qdec"
#define DT_N_S_soc_S_timers_40000c00_S_qdec_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_timers_40000c00_S_qdec_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_timers_40000c00_S_qdec_P_st_encoder_mode 1
#define DT_N_S_soc_S_timers_40000c00_S_qdec_P_st_encoder_mode_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_timers_40000c00_S_qdec_P_st_encoder_mode_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000c00_S_qdec_P_st_encoder_mode_IDX_0_ENUM_VAL_1_EXISTS 1
#define DT_N_S_soc_S_timers_40000c00_S_qdec_P_st_encoder_mode_ENUM_VAL_1_EXISTS 1
#define DT_N_S_soc_S_timers_40000c00_S_qdec_P_st_encoder_mode_EXISTS 1
#define DT_N_S_soc_S_timers_40000c00_S_qdec_P_st_input_polarity_inverted 0
#define DT_N_S_soc_S_timers_40000c00_S_qdec_P_st_input_polarity_inverted_EXISTS 1
#define DT_N_S_soc_S_timers_40000c00_S_qdec_P_st_input_filter_level 0
#define DT_N_S_soc_S_timers_40000c00_S_qdec_P_st_input_filter_level_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_timers_40000c00_S_qdec_P_st_input_filter_level_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000c00_S_qdec_P_st_input_filter_level_IDX_0_ENUM_VAL_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000c00_S_qdec_P_st_input_filter_level_ENUM_VAL_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000c00_S_qdec_P_st_input_filter_level_EXISTS 1
#define DT_N_S_soc_S_timers_40000c00_S_qdec_P_status "disabled"
#define DT_N_S_soc_S_timers_40000c00_S_qdec_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_timers_40000c00_S_qdec_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_timers_40000c00_S_qdec_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_timers_40000c00_S_qdec_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_timers_40000c00_S_qdec_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000c00_S_qdec_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_timers_40000c00_S_qdec_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_timers_40000c00_S_qdec_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_timers_40000c00_S_qdec_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40000c00_S_qdec, status, 0)
#define DT_N_S_soc_S_timers_40000c00_S_qdec_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40000c00_S_qdec, status, 0)
#define DT_N_S_soc_S_timers_40000c00_S_qdec_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40000c00_S_qdec, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000c00_S_qdec_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40000c00_S_qdec, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000c00_S_qdec_P_status_LEN 1
#define DT_N_S_soc_S_timers_40000c00_S_qdec_P_status_EXISTS 1
#define DT_N_S_soc_S_timers_40000c00_S_qdec_P_compatible {"st,stm32-qdec"}
#define DT_N_S_soc_S_timers_40000c00_S_qdec_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000c00_S_qdec_P_compatible_IDX_0 "st,stm32-qdec"
#define DT_N_S_soc_S_timers_40000c00_S_qdec_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-qdec
#define DT_N_S_soc_S_timers_40000c00_S_qdec_P_compatible_IDX_0_STRING_TOKEN st_stm32_qdec
#define DT_N_S_soc_S_timers_40000c00_S_qdec_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_QDEC
#define DT_N_S_soc_S_timers_40000c00_S_qdec_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40000c00_S_qdec, compatible, 0)
#define DT_N_S_soc_S_timers_40000c00_S_qdec_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40000c00_S_qdec, compatible, 0)
#define DT_N_S_soc_S_timers_40000c00_S_qdec_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40000c00_S_qdec, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000c00_S_qdec_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40000c00_S_qdec, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000c00_S_qdec_P_compatible_LEN 1
#define DT_N_S_soc_S_timers_40000c00_S_qdec_P_compatible_EXISTS 1
#define DT_N_S_soc_S_timers_40000c00_S_qdec_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_timers_40000c00_S_qdec_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_timers_40000c00_S_qdec_P_wakeup_source 0
#define DT_N_S_soc_S_timers_40000c00_S_qdec_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_timers_40000c00_S_qdec_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_timers_40000c00_S_qdec_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/timers@40001000
 *
 * Node identifier: DT_N_S_soc_S_timers_40001000
 *
 * Binding (compatible = st,stm32-timers):
 *   $ZEPHYR_BASE\dts\bindings\timer\st,stm32-timers.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_timers_40001000_PATH "/soc/timers@40001000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_timers_40001000_FULL_NAME "timers@40001000"
#define DT_N_S_soc_S_timers_40001000_FULL_NAME_UNQUOTED timers@40001000
#define DT_N_S_soc_S_timers_40001000_FULL_NAME_TOKEN timers_40001000
#define DT_N_S_soc_S_timers_40001000_FULL_NAME_UPPER_TOKEN TIMERS_40001000

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_timers_40001000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_timers_40001000_CHILD_IDX 33

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_timers_40001000_NODELABEL_NUM 1
#define DT_N_S_soc_S_timers_40001000_FOREACH_NODELABEL(fn) fn(timers6)
#define DT_N_S_soc_S_timers_40001000_FOREACH_NODELABEL_VARGS(fn, ...) fn(timers6, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40001000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_timers_40001000_CHILD_NUM 2
#define DT_N_S_soc_S_timers_40001000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_timers_40001000_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_timers_40001000_S_pwm) fn(DT_N_S_soc_S_timers_40001000_S_counter)
#define DT_N_S_soc_S_timers_40001000_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40001000_S_pwm) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timers_40001000_S_counter)
#define DT_N_S_soc_S_timers_40001000_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40001000_S_pwm, __VA_ARGS__) fn(DT_N_S_soc_S_timers_40001000_S_counter, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40001000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40001000_S_pwm, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timers_40001000_S_counter, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40001000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_timers_40001000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_timers_40001000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_timers_40001000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_timers_40001000_HASH Nsz_iy2H8UvqHZMouFTv3bvFrOuL3LyjaTTN24v0eBQ

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_timers_40001000_ORD 180
#define DT_N_S_soc_S_timers_40001000_ORD_STR_SORTABLE 00180

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_timers_40001000_REQUIRES_ORDS \
	4, /* /soc */ \
	5, /* /soc/interrupt-controller@e000e100 */ \
	9, /* /soc/rcc@46020c00 */ \
	75, /* /soc/rcc@46020c00/reset-controller */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_timers_40001000_SUPPORTS_ORDS \
	181, /* /soc/timers@40001000/counter */ \
	182, /* /soc/timers@40001000/pwm */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_timers_40001000_EXISTS 1
#define DT_N_INST_5_st_stm32_timers DT_N_S_soc_S_timers_40001000
#define DT_N_NODELABEL_timers6      DT_N_S_soc_S_timers_40001000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_timers_40001000_REG_NUM 1
#define DT_N_S_soc_S_timers_40001000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40001000_REG_IDX_0_VAL_ADDRESS 1073745920 /* 0x40001000 */
#define DT_N_S_soc_S_timers_40001000_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_timers_40001000_RANGES_NUM 0
#define DT_N_S_soc_S_timers_40001000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_timers_40001000_IRQ_NUM 1
#define DT_N_S_soc_S_timers_40001000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40001000_IRQ_IDX_0_VAL_irq 49
#define DT_N_S_soc_S_timers_40001000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_timers_40001000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40001000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_timers_40001000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_timers_40001000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_timers_40001000_IRQ_LEVEL 1
#define DT_N_S_soc_S_timers_40001000_IRQ_NAME_global_VAL_irq DT_N_S_soc_S_timers_40001000_IRQ_IDX_0_VAL_irq
#define DT_N_S_soc_S_timers_40001000_IRQ_NAME_global_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_timers_40001000_IRQ_NAME_global_VAL_priority DT_N_S_soc_S_timers_40001000_IRQ_IDX_0_VAL_priority
#define DT_N_S_soc_S_timers_40001000_IRQ_NAME_global_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_timers_40001000_IRQ_NAME_global_CONTROLLER DT_N_S_soc_S_timers_40001000_IRQ_IDX_0_CONTROLLER
#define DT_N_S_soc_S_timers_40001000_COMPAT_MATCHES_st_stm32_timers 1
#define DT_N_S_soc_S_timers_40001000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40001000_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_timers_40001000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40001000_COMPAT_MODEL_IDX_0 "stm32-timers"
#define DT_N_S_soc_S_timers_40001000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_timers_40001000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_timers_40001000_P_reg {1073745920 /* 0x40001000 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_timers_40001000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40001000_P_reg_IDX_0 1073745920
#define DT_N_S_soc_S_timers_40001000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_timers_40001000_P_reg_IDX_1 1024
#define DT_N_S_soc_S_timers_40001000_P_reg_EXISTS 1
#define DT_N_S_soc_S_timers_40001000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40001000_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_46020c00
#define DT_N_S_soc_S_timers_40001000_P_clocks_IDX_0_VAL_bus 156
#define DT_N_S_soc_S_timers_40001000_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_timers_40001000_P_clocks_IDX_0_VAL_bits 16
#define DT_N_S_soc_S_timers_40001000_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_timers_40001000_P_clocks_IDX_0_FOREACH_CELL(fn) fn(DT_N_S_soc_S_timers_40001000, clocks, 0, bus) \
	fn(DT_N_S_soc_S_timers_40001000, clocks, 0, bits)
#define DT_N_S_soc_S_timers_40001000_P_clocks_IDX_0_FOREACH_CELL_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40001000, clocks, 0, bus) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_timers_40001000, clocks, 0, bits)
#define DT_N_S_soc_S_timers_40001000_P_clocks_IDX_0_NUM_CELLS 2
#define DT_N_S_soc_S_timers_40001000_P_clocks_IDX_1_EXISTS 1
#define DT_N_S_soc_S_timers_40001000_P_clocks_IDX_1_PH DT_N_S_soc_S_rcc_46020c00
#define DT_N_S_soc_S_timers_40001000_P_clocks_IDX_1_VAL_bus 13
#define DT_N_S_soc_S_timers_40001000_P_clocks_IDX_1_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_timers_40001000_P_clocks_IDX_1_VAL_bits 255
#define DT_N_S_soc_S_timers_40001000_P_clocks_IDX_1_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_timers_40001000_P_clocks_IDX_1_FOREACH_CELL(fn) fn(DT_N_S_soc_S_timers_40001000, clocks, 1, bus) \
	fn(DT_N_S_soc_S_timers_40001000, clocks, 1, bits)
#define DT_N_S_soc_S_timers_40001000_P_clocks_IDX_1_FOREACH_CELL_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40001000, clocks, 1, bus) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_timers_40001000, clocks, 1, bits)
#define DT_N_S_soc_S_timers_40001000_P_clocks_IDX_1_NUM_CELLS 2
#define DT_N_S_soc_S_timers_40001000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40001000, clocks, 0) \
	fn(DT_N_S_soc_S_timers_40001000, clocks, 1)
#define DT_N_S_soc_S_timers_40001000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40001000, clocks, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_timers_40001000, clocks, 1)
#define DT_N_S_soc_S_timers_40001000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40001000, clocks, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40001000, clocks, 1, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40001000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40001000, clocks, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_timers_40001000, clocks, 1, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40001000_P_clocks_LEN 2
#define DT_N_S_soc_S_timers_40001000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_timers_40001000_P_resets_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40001000_P_resets_IDX_0_PH DT_N_S_soc_S_rcc_46020c00_S_reset_controller
#define DT_N_S_soc_S_timers_40001000_P_resets_IDX_0_VAL_id 3716
#define DT_N_S_soc_S_timers_40001000_P_resets_IDX_0_VAL_id_EXISTS 1
#define DT_N_S_soc_S_timers_40001000_P_resets_IDX_0_FOREACH_CELL(fn) fn(DT_N_S_soc_S_timers_40001000, resets, 0, id)
#define DT_N_S_soc_S_timers_40001000_P_resets_IDX_0_FOREACH_CELL_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40001000, resets, 0, id)
#define DT_N_S_soc_S_timers_40001000_P_resets_IDX_0_NUM_CELLS 1
#define DT_N_S_soc_S_timers_40001000_P_resets_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40001000, resets, 0)
#define DT_N_S_soc_S_timers_40001000_P_resets_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40001000, resets, 0)
#define DT_N_S_soc_S_timers_40001000_P_resets_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40001000, resets, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40001000_P_resets_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40001000, resets, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40001000_P_resets_LEN 1
#define DT_N_S_soc_S_timers_40001000_P_resets_EXISTS 1
#define DT_N_S_soc_S_timers_40001000_P_st_countermode 0
#define DT_N_S_soc_S_timers_40001000_P_st_countermode_EXISTS 1
#define DT_N_S_soc_S_timers_40001000_P_st_deadtime 0
#define DT_N_S_soc_S_timers_40001000_P_st_deadtime_EXISTS 1
#define DT_N_S_soc_S_timers_40001000_P_status "disabled"
#define DT_N_S_soc_S_timers_40001000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_timers_40001000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_timers_40001000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_timers_40001000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_timers_40001000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40001000_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_timers_40001000_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_timers_40001000_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_timers_40001000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40001000, status, 0)
#define DT_N_S_soc_S_timers_40001000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40001000, status, 0)
#define DT_N_S_soc_S_timers_40001000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40001000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40001000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40001000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40001000_P_status_LEN 1
#define DT_N_S_soc_S_timers_40001000_P_status_EXISTS 1
#define DT_N_S_soc_S_timers_40001000_P_compatible {"st,stm32-timers"}
#define DT_N_S_soc_S_timers_40001000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40001000_P_compatible_IDX_0 "st,stm32-timers"
#define DT_N_S_soc_S_timers_40001000_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-timers
#define DT_N_S_soc_S_timers_40001000_P_compatible_IDX_0_STRING_TOKEN st_stm32_timers
#define DT_N_S_soc_S_timers_40001000_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_TIMERS
#define DT_N_S_soc_S_timers_40001000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40001000, compatible, 0)
#define DT_N_S_soc_S_timers_40001000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40001000, compatible, 0)
#define DT_N_S_soc_S_timers_40001000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40001000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40001000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40001000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40001000_P_compatible_LEN 1
#define DT_N_S_soc_S_timers_40001000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_timers_40001000_P_interrupts {49 /* 0x31 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_timers_40001000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40001000_P_interrupts_IDX_0 49
#define DT_N_S_soc_S_timers_40001000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_timers_40001000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_timers_40001000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_timers_40001000_P_interrupt_names {"global"}
#define DT_N_S_soc_S_timers_40001000_P_interrupt_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40001000_P_interrupt_names_IDX_0 "global"
#define DT_N_S_soc_S_timers_40001000_P_interrupt_names_IDX_0_STRING_UNQUOTED global
#define DT_N_S_soc_S_timers_40001000_P_interrupt_names_IDX_0_STRING_TOKEN global
#define DT_N_S_soc_S_timers_40001000_P_interrupt_names_IDX_0_STRING_UPPER_TOKEN GLOBAL
#define DT_N_S_soc_S_timers_40001000_P_interrupt_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40001000, interrupt_names, 0)
#define DT_N_S_soc_S_timers_40001000_P_interrupt_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40001000, interrupt_names, 0)
#define DT_N_S_soc_S_timers_40001000_P_interrupt_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40001000, interrupt_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40001000_P_interrupt_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40001000, interrupt_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40001000_P_interrupt_names_LEN 1
#define DT_N_S_soc_S_timers_40001000_P_interrupt_names_EXISTS 1
#define DT_N_S_soc_S_timers_40001000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_timers_40001000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_timers_40001000_P_wakeup_source 0
#define DT_N_S_soc_S_timers_40001000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_timers_40001000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_timers_40001000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/timers@40001000/counter
 *
 * Node identifier: DT_N_S_soc_S_timers_40001000_S_counter
 *
 * Binding (compatible = st,stm32-counter):
 *   $ZEPHYR_BASE\dts\bindings\counter\st,stm32-counter.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_timers_40001000_S_counter_PATH "/soc/timers@40001000/counter"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_timers_40001000_S_counter_FULL_NAME "counter"
#define DT_N_S_soc_S_timers_40001000_S_counter_FULL_NAME_UNQUOTED counter
#define DT_N_S_soc_S_timers_40001000_S_counter_FULL_NAME_TOKEN counter
#define DT_N_S_soc_S_timers_40001000_S_counter_FULL_NAME_UPPER_TOKEN COUNTER

/* Node parent (/soc/timers@40001000) identifier: */
#define DT_N_S_soc_S_timers_40001000_S_counter_PARENT DT_N_S_soc_S_timers_40001000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_timers_40001000_S_counter_CHILD_IDX 1

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_timers_40001000_S_counter_NODELABEL_NUM 0
#define DT_N_S_soc_S_timers_40001000_S_counter_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_S_timers_40001000_S_counter_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_soc_S_timers_40001000_S_counter_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_timers_40001000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_timers_40001000_S_counter_CHILD_NUM 0
#define DT_N_S_soc_S_timers_40001000_S_counter_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_timers_40001000_S_counter_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_timers_40001000_S_counter_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_timers_40001000_S_counter_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_timers_40001000_S_counter_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_timers_40001000_S_counter_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_timers_40001000_S_counter_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_timers_40001000_S_counter_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_timers_40001000_S_counter_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_timers_40001000_S_counter_HASH kRqNwCO_GFQ9B_IU80aWEsZniZ2xLsueygEKHK_oRqE

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_timers_40001000_S_counter_ORD 181
#define DT_N_S_soc_S_timers_40001000_S_counter_ORD_STR_SORTABLE 00181

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_timers_40001000_S_counter_REQUIRES_ORDS \
	180, /* /soc/timers@40001000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_timers_40001000_S_counter_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_timers_40001000_S_counter_EXISTS 1
#define DT_N_INST_5_st_stm32_counter DT_N_S_soc_S_timers_40001000_S_counter

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_timers_40001000_S_counter_REG_NUM 0
#define DT_N_S_soc_S_timers_40001000_S_counter_RANGES_NUM 0
#define DT_N_S_soc_S_timers_40001000_S_counter_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_timers_40001000_S_counter_IRQ_NUM 0
#define DT_N_S_soc_S_timers_40001000_S_counter_IRQ_LEVEL 0
#define DT_N_S_soc_S_timers_40001000_S_counter_COMPAT_MATCHES_st_stm32_counter 1
#define DT_N_S_soc_S_timers_40001000_S_counter_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40001000_S_counter_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_timers_40001000_S_counter_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40001000_S_counter_COMPAT_MODEL_IDX_0 "stm32-counter"
#define DT_N_S_soc_S_timers_40001000_S_counter_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_timers_40001000_S_counter_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_timers_40001000_S_counter_P_status "disabled"
#define DT_N_S_soc_S_timers_40001000_S_counter_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_timers_40001000_S_counter_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_timers_40001000_S_counter_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_timers_40001000_S_counter_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_timers_40001000_S_counter_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40001000_S_counter_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_timers_40001000_S_counter_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_timers_40001000_S_counter_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_timers_40001000_S_counter_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40001000_S_counter, status, 0)
#define DT_N_S_soc_S_timers_40001000_S_counter_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40001000_S_counter, status, 0)
#define DT_N_S_soc_S_timers_40001000_S_counter_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40001000_S_counter, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40001000_S_counter_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40001000_S_counter, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40001000_S_counter_P_status_LEN 1
#define DT_N_S_soc_S_timers_40001000_S_counter_P_status_EXISTS 1
#define DT_N_S_soc_S_timers_40001000_S_counter_P_compatible {"st,stm32-counter"}
#define DT_N_S_soc_S_timers_40001000_S_counter_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40001000_S_counter_P_compatible_IDX_0 "st,stm32-counter"
#define DT_N_S_soc_S_timers_40001000_S_counter_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-counter
#define DT_N_S_soc_S_timers_40001000_S_counter_P_compatible_IDX_0_STRING_TOKEN st_stm32_counter
#define DT_N_S_soc_S_timers_40001000_S_counter_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_COUNTER
#define DT_N_S_soc_S_timers_40001000_S_counter_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40001000_S_counter, compatible, 0)
#define DT_N_S_soc_S_timers_40001000_S_counter_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40001000_S_counter, compatible, 0)
#define DT_N_S_soc_S_timers_40001000_S_counter_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40001000_S_counter, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40001000_S_counter_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40001000_S_counter, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40001000_S_counter_P_compatible_LEN 1
#define DT_N_S_soc_S_timers_40001000_S_counter_P_compatible_EXISTS 1
#define DT_N_S_soc_S_timers_40001000_S_counter_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_timers_40001000_S_counter_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_timers_40001000_S_counter_P_wakeup_source 0
#define DT_N_S_soc_S_timers_40001000_S_counter_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_timers_40001000_S_counter_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_timers_40001000_S_counter_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/timers@40001000/pwm
 *
 * Node identifier: DT_N_S_soc_S_timers_40001000_S_pwm
 *
 * Binding (compatible = st,stm32-pwm):
 *   $ZEPHYR_BASE\dts\bindings\pwm\st,stm32-pwm.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_timers_40001000_S_pwm_PATH "/soc/timers@40001000/pwm"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_timers_40001000_S_pwm_FULL_NAME "pwm"
#define DT_N_S_soc_S_timers_40001000_S_pwm_FULL_NAME_UNQUOTED pwm
#define DT_N_S_soc_S_timers_40001000_S_pwm_FULL_NAME_TOKEN pwm
#define DT_N_S_soc_S_timers_40001000_S_pwm_FULL_NAME_UPPER_TOKEN PWM

/* Node parent (/soc/timers@40001000) identifier: */
#define DT_N_S_soc_S_timers_40001000_S_pwm_PARENT DT_N_S_soc_S_timers_40001000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_timers_40001000_S_pwm_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_timers_40001000_S_pwm_NODELABEL_NUM 0
#define DT_N_S_soc_S_timers_40001000_S_pwm_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_S_timers_40001000_S_pwm_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_soc_S_timers_40001000_S_pwm_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_timers_40001000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_timers_40001000_S_pwm_CHILD_NUM 0
#define DT_N_S_soc_S_timers_40001000_S_pwm_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_timers_40001000_S_pwm_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_timers_40001000_S_pwm_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_timers_40001000_S_pwm_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_timers_40001000_S_pwm_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_timers_40001000_S_pwm_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_timers_40001000_S_pwm_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_timers_40001000_S_pwm_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_timers_40001000_S_pwm_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_timers_40001000_S_pwm_HASH pqBkC80BFncuEtsUN1CGUKTlEfqcz3nRpq2rnbLyPIk

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_timers_40001000_S_pwm_ORD 182
#define DT_N_S_soc_S_timers_40001000_S_pwm_ORD_STR_SORTABLE 00182

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_timers_40001000_S_pwm_REQUIRES_ORDS \
	180, /* /soc/timers@40001000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_timers_40001000_S_pwm_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_timers_40001000_S_pwm_EXISTS 1
#define DT_N_INST_5_st_stm32_pwm DT_N_S_soc_S_timers_40001000_S_pwm

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_timers_40001000_S_pwm_REG_NUM 0
#define DT_N_S_soc_S_timers_40001000_S_pwm_RANGES_NUM 0
#define DT_N_S_soc_S_timers_40001000_S_pwm_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_timers_40001000_S_pwm_IRQ_NUM 0
#define DT_N_S_soc_S_timers_40001000_S_pwm_IRQ_LEVEL 0
#define DT_N_S_soc_S_timers_40001000_S_pwm_COMPAT_MATCHES_st_stm32_pwm 1
#define DT_N_S_soc_S_timers_40001000_S_pwm_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40001000_S_pwm_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_timers_40001000_S_pwm_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40001000_S_pwm_COMPAT_MODEL_IDX_0 "stm32-pwm"
#define DT_N_S_soc_S_timers_40001000_S_pwm_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_timers_40001000_S_pwm_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_timers_40001000_S_pwm_P_four_channel_capture_support 0
#define DT_N_S_soc_S_timers_40001000_S_pwm_P_four_channel_capture_support_EXISTS 1
#define DT_N_S_soc_S_timers_40001000_S_pwm_P_status "disabled"
#define DT_N_S_soc_S_timers_40001000_S_pwm_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_timers_40001000_S_pwm_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_timers_40001000_S_pwm_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_timers_40001000_S_pwm_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_timers_40001000_S_pwm_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40001000_S_pwm_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_timers_40001000_S_pwm_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_timers_40001000_S_pwm_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_timers_40001000_S_pwm_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40001000_S_pwm, status, 0)
#define DT_N_S_soc_S_timers_40001000_S_pwm_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40001000_S_pwm, status, 0)
#define DT_N_S_soc_S_timers_40001000_S_pwm_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40001000_S_pwm, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40001000_S_pwm_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40001000_S_pwm, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40001000_S_pwm_P_status_LEN 1
#define DT_N_S_soc_S_timers_40001000_S_pwm_P_status_EXISTS 1
#define DT_N_S_soc_S_timers_40001000_S_pwm_P_compatible {"st,stm32-pwm"}
#define DT_N_S_soc_S_timers_40001000_S_pwm_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40001000_S_pwm_P_compatible_IDX_0 "st,stm32-pwm"
#define DT_N_S_soc_S_timers_40001000_S_pwm_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-pwm
#define DT_N_S_soc_S_timers_40001000_S_pwm_P_compatible_IDX_0_STRING_TOKEN st_stm32_pwm
#define DT_N_S_soc_S_timers_40001000_S_pwm_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_PWM
#define DT_N_S_soc_S_timers_40001000_S_pwm_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40001000_S_pwm, compatible, 0)
#define DT_N_S_soc_S_timers_40001000_S_pwm_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40001000_S_pwm, compatible, 0)
#define DT_N_S_soc_S_timers_40001000_S_pwm_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40001000_S_pwm, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40001000_S_pwm_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40001000_S_pwm, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40001000_S_pwm_P_compatible_LEN 1
#define DT_N_S_soc_S_timers_40001000_S_pwm_P_compatible_EXISTS 1
#define DT_N_S_soc_S_timers_40001000_S_pwm_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_timers_40001000_S_pwm_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_timers_40001000_S_pwm_P_wakeup_source 0
#define DT_N_S_soc_S_timers_40001000_S_pwm_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_timers_40001000_S_pwm_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_timers_40001000_S_pwm_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/timers@40001400
 *
 * Node identifier: DT_N_S_soc_S_timers_40001400
 *
 * Binding (compatible = st,stm32-timers):
 *   $ZEPHYR_BASE\dts\bindings\timer\st,stm32-timers.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_timers_40001400_PATH "/soc/timers@40001400"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_timers_40001400_FULL_NAME "timers@40001400"
#define DT_N_S_soc_S_timers_40001400_FULL_NAME_UNQUOTED timers@40001400
#define DT_N_S_soc_S_timers_40001400_FULL_NAME_TOKEN timers_40001400
#define DT_N_S_soc_S_timers_40001400_FULL_NAME_UPPER_TOKEN TIMERS_40001400

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_timers_40001400_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_timers_40001400_CHILD_IDX 34

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_timers_40001400_NODELABEL_NUM 1
#define DT_N_S_soc_S_timers_40001400_FOREACH_NODELABEL(fn) fn(timers7)
#define DT_N_S_soc_S_timers_40001400_FOREACH_NODELABEL_VARGS(fn, ...) fn(timers7, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40001400_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_timers_40001400_CHILD_NUM 2
#define DT_N_S_soc_S_timers_40001400_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_timers_40001400_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_timers_40001400_S_pwm) fn(DT_N_S_soc_S_timers_40001400_S_counter)
#define DT_N_S_soc_S_timers_40001400_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40001400_S_pwm) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timers_40001400_S_counter)
#define DT_N_S_soc_S_timers_40001400_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40001400_S_pwm, __VA_ARGS__) fn(DT_N_S_soc_S_timers_40001400_S_counter, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40001400_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40001400_S_pwm, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timers_40001400_S_counter, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40001400_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_timers_40001400_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_timers_40001400_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_timers_40001400_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_timers_40001400_HASH NWGZgzDJgqZSuO0DPWROIlkjRWjN3_VzkmbGsEAbECw

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_timers_40001400_ORD 183
#define DT_N_S_soc_S_timers_40001400_ORD_STR_SORTABLE 00183

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_timers_40001400_REQUIRES_ORDS \
	4, /* /soc */ \
	5, /* /soc/interrupt-controller@e000e100 */ \
	9, /* /soc/rcc@46020c00 */ \
	75, /* /soc/rcc@46020c00/reset-controller */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_timers_40001400_SUPPORTS_ORDS \
	184, /* /soc/timers@40001400/counter */ \
	185, /* /soc/timers@40001400/pwm */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_timers_40001400_EXISTS 1
#define DT_N_INST_6_st_stm32_timers DT_N_S_soc_S_timers_40001400
#define DT_N_NODELABEL_timers7      DT_N_S_soc_S_timers_40001400

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_timers_40001400_REG_NUM 1
#define DT_N_S_soc_S_timers_40001400_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40001400_REG_IDX_0_VAL_ADDRESS 1073746944 /* 0x40001400 */
#define DT_N_S_soc_S_timers_40001400_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_timers_40001400_RANGES_NUM 0
#define DT_N_S_soc_S_timers_40001400_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_timers_40001400_IRQ_NUM 1
#define DT_N_S_soc_S_timers_40001400_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40001400_IRQ_IDX_0_VAL_irq 50
#define DT_N_S_soc_S_timers_40001400_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_timers_40001400_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40001400_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_timers_40001400_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_timers_40001400_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_timers_40001400_IRQ_LEVEL 1
#define DT_N_S_soc_S_timers_40001400_IRQ_NAME_global_VAL_irq DT_N_S_soc_S_timers_40001400_IRQ_IDX_0_VAL_irq
#define DT_N_S_soc_S_timers_40001400_IRQ_NAME_global_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_timers_40001400_IRQ_NAME_global_VAL_priority DT_N_S_soc_S_timers_40001400_IRQ_IDX_0_VAL_priority
#define DT_N_S_soc_S_timers_40001400_IRQ_NAME_global_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_timers_40001400_IRQ_NAME_global_CONTROLLER DT_N_S_soc_S_timers_40001400_IRQ_IDX_0_CONTROLLER
#define DT_N_S_soc_S_timers_40001400_COMPAT_MATCHES_st_stm32_timers 1
#define DT_N_S_soc_S_timers_40001400_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40001400_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_timers_40001400_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40001400_COMPAT_MODEL_IDX_0 "stm32-timers"
#define DT_N_S_soc_S_timers_40001400_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_timers_40001400_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_timers_40001400_P_reg {1073746944 /* 0x40001400 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_timers_40001400_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40001400_P_reg_IDX_0 1073746944
#define DT_N_S_soc_S_timers_40001400_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_timers_40001400_P_reg_IDX_1 1024
#define DT_N_S_soc_S_timers_40001400_P_reg_EXISTS 1
#define DT_N_S_soc_S_timers_40001400_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40001400_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_46020c00
#define DT_N_S_soc_S_timers_40001400_P_clocks_IDX_0_VAL_bus 156
#define DT_N_S_soc_S_timers_40001400_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_timers_40001400_P_clocks_IDX_0_VAL_bits 32
#define DT_N_S_soc_S_timers_40001400_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_timers_40001400_P_clocks_IDX_0_FOREACH_CELL(fn) fn(DT_N_S_soc_S_timers_40001400, clocks, 0, bus) \
	fn(DT_N_S_soc_S_timers_40001400, clocks, 0, bits)
#define DT_N_S_soc_S_timers_40001400_P_clocks_IDX_0_FOREACH_CELL_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40001400, clocks, 0, bus) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_timers_40001400, clocks, 0, bits)
#define DT_N_S_soc_S_timers_40001400_P_clocks_IDX_0_NUM_CELLS 2
#define DT_N_S_soc_S_timers_40001400_P_clocks_IDX_1_EXISTS 1
#define DT_N_S_soc_S_timers_40001400_P_clocks_IDX_1_PH DT_N_S_soc_S_rcc_46020c00
#define DT_N_S_soc_S_timers_40001400_P_clocks_IDX_1_VAL_bus 13
#define DT_N_S_soc_S_timers_40001400_P_clocks_IDX_1_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_timers_40001400_P_clocks_IDX_1_VAL_bits 255
#define DT_N_S_soc_S_timers_40001400_P_clocks_IDX_1_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_timers_40001400_P_clocks_IDX_1_FOREACH_CELL(fn) fn(DT_N_S_soc_S_timers_40001400, clocks, 1, bus) \
	fn(DT_N_S_soc_S_timers_40001400, clocks, 1, bits)
#define DT_N_S_soc_S_timers_40001400_P_clocks_IDX_1_FOREACH_CELL_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40001400, clocks, 1, bus) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_timers_40001400, clocks, 1, bits)
#define DT_N_S_soc_S_timers_40001400_P_clocks_IDX_1_NUM_CELLS 2
#define DT_N_S_soc_S_timers_40001400_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40001400, clocks, 0) \
	fn(DT_N_S_soc_S_timers_40001400, clocks, 1)
#define DT_N_S_soc_S_timers_40001400_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40001400, clocks, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_timers_40001400, clocks, 1)
#define DT_N_S_soc_S_timers_40001400_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40001400, clocks, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40001400, clocks, 1, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40001400_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40001400, clocks, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_timers_40001400, clocks, 1, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40001400_P_clocks_LEN 2
#define DT_N_S_soc_S_timers_40001400_P_clocks_EXISTS 1
#define DT_N_S_soc_S_timers_40001400_P_resets_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40001400_P_resets_IDX_0_PH DT_N_S_soc_S_rcc_46020c00_S_reset_controller
#define DT_N_S_soc_S_timers_40001400_P_resets_IDX_0_VAL_id 3717
#define DT_N_S_soc_S_timers_40001400_P_resets_IDX_0_VAL_id_EXISTS 1
#define DT_N_S_soc_S_timers_40001400_P_resets_IDX_0_FOREACH_CELL(fn) fn(DT_N_S_soc_S_timers_40001400, resets, 0, id)
#define DT_N_S_soc_S_timers_40001400_P_resets_IDX_0_FOREACH_CELL_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40001400, resets, 0, id)
#define DT_N_S_soc_S_timers_40001400_P_resets_IDX_0_NUM_CELLS 1
#define DT_N_S_soc_S_timers_40001400_P_resets_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40001400, resets, 0)
#define DT_N_S_soc_S_timers_40001400_P_resets_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40001400, resets, 0)
#define DT_N_S_soc_S_timers_40001400_P_resets_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40001400, resets, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40001400_P_resets_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40001400, resets, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40001400_P_resets_LEN 1
#define DT_N_S_soc_S_timers_40001400_P_resets_EXISTS 1
#define DT_N_S_soc_S_timers_40001400_P_st_countermode 0
#define DT_N_S_soc_S_timers_40001400_P_st_countermode_EXISTS 1
#define DT_N_S_soc_S_timers_40001400_P_st_deadtime 0
#define DT_N_S_soc_S_timers_40001400_P_st_deadtime_EXISTS 1
#define DT_N_S_soc_S_timers_40001400_P_status "disabled"
#define DT_N_S_soc_S_timers_40001400_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_timers_40001400_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_timers_40001400_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_timers_40001400_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_timers_40001400_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40001400_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_timers_40001400_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_timers_40001400_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_timers_40001400_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40001400, status, 0)
#define DT_N_S_soc_S_timers_40001400_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40001400, status, 0)
#define DT_N_S_soc_S_timers_40001400_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40001400, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40001400_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40001400, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40001400_P_status_LEN 1
#define DT_N_S_soc_S_timers_40001400_P_status_EXISTS 1
#define DT_N_S_soc_S_timers_40001400_P_compatible {"st,stm32-timers"}
#define DT_N_S_soc_S_timers_40001400_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40001400_P_compatible_IDX_0 "st,stm32-timers"
#define DT_N_S_soc_S_timers_40001400_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-timers
#define DT_N_S_soc_S_timers_40001400_P_compatible_IDX_0_STRING_TOKEN st_stm32_timers
#define DT_N_S_soc_S_timers_40001400_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_TIMERS
#define DT_N_S_soc_S_timers_40001400_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40001400, compatible, 0)
#define DT_N_S_soc_S_timers_40001400_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40001400, compatible, 0)
#define DT_N_S_soc_S_timers_40001400_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40001400, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40001400_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40001400, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40001400_P_compatible_LEN 1
#define DT_N_S_soc_S_timers_40001400_P_compatible_EXISTS 1
#define DT_N_S_soc_S_timers_40001400_P_interrupts {50 /* 0x32 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_timers_40001400_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40001400_P_interrupts_IDX_0 50
#define DT_N_S_soc_S_timers_40001400_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_timers_40001400_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_timers_40001400_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_timers_40001400_P_interrupt_names {"global"}
#define DT_N_S_soc_S_timers_40001400_P_interrupt_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40001400_P_interrupt_names_IDX_0 "global"
#define DT_N_S_soc_S_timers_40001400_P_interrupt_names_IDX_0_STRING_UNQUOTED global
#define DT_N_S_soc_S_timers_40001400_P_interrupt_names_IDX_0_STRING_TOKEN global
#define DT_N_S_soc_S_timers_40001400_P_interrupt_names_IDX_0_STRING_UPPER_TOKEN GLOBAL
#define DT_N_S_soc_S_timers_40001400_P_interrupt_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40001400, interrupt_names, 0)
#define DT_N_S_soc_S_timers_40001400_P_interrupt_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40001400, interrupt_names, 0)
#define DT_N_S_soc_S_timers_40001400_P_interrupt_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40001400, interrupt_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40001400_P_interrupt_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40001400, interrupt_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40001400_P_interrupt_names_LEN 1
#define DT_N_S_soc_S_timers_40001400_P_interrupt_names_EXISTS 1
#define DT_N_S_soc_S_timers_40001400_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_timers_40001400_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_timers_40001400_P_wakeup_source 0
#define DT_N_S_soc_S_timers_40001400_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_timers_40001400_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_timers_40001400_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/timers@40001400/counter
 *
 * Node identifier: DT_N_S_soc_S_timers_40001400_S_counter
 *
 * Binding (compatible = st,stm32-counter):
 *   $ZEPHYR_BASE\dts\bindings\counter\st,stm32-counter.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_timers_40001400_S_counter_PATH "/soc/timers@40001400/counter"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_timers_40001400_S_counter_FULL_NAME "counter"
#define DT_N_S_soc_S_timers_40001400_S_counter_FULL_NAME_UNQUOTED counter
#define DT_N_S_soc_S_timers_40001400_S_counter_FULL_NAME_TOKEN counter
#define DT_N_S_soc_S_timers_40001400_S_counter_FULL_NAME_UPPER_TOKEN COUNTER

/* Node parent (/soc/timers@40001400) identifier: */
#define DT_N_S_soc_S_timers_40001400_S_counter_PARENT DT_N_S_soc_S_timers_40001400

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_timers_40001400_S_counter_CHILD_IDX 1

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_timers_40001400_S_counter_NODELABEL_NUM 0
#define DT_N_S_soc_S_timers_40001400_S_counter_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_S_timers_40001400_S_counter_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_soc_S_timers_40001400_S_counter_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_timers_40001400) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_timers_40001400_S_counter_CHILD_NUM 0
#define DT_N_S_soc_S_timers_40001400_S_counter_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_timers_40001400_S_counter_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_timers_40001400_S_counter_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_timers_40001400_S_counter_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_timers_40001400_S_counter_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_timers_40001400_S_counter_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_timers_40001400_S_counter_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_timers_40001400_S_counter_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_timers_40001400_S_counter_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_timers_40001400_S_counter_HASH yUMrsaqgcXElOUnLnHc7vIdLGcToiUBEnmAPHwvJ0BA

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_timers_40001400_S_counter_ORD 184
#define DT_N_S_soc_S_timers_40001400_S_counter_ORD_STR_SORTABLE 00184

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_timers_40001400_S_counter_REQUIRES_ORDS \
	183, /* /soc/timers@40001400 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_timers_40001400_S_counter_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_timers_40001400_S_counter_EXISTS 1
#define DT_N_INST_6_st_stm32_counter DT_N_S_soc_S_timers_40001400_S_counter

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_timers_40001400_S_counter_REG_NUM 0
#define DT_N_S_soc_S_timers_40001400_S_counter_RANGES_NUM 0
#define DT_N_S_soc_S_timers_40001400_S_counter_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_timers_40001400_S_counter_IRQ_NUM 0
#define DT_N_S_soc_S_timers_40001400_S_counter_IRQ_LEVEL 0
#define DT_N_S_soc_S_timers_40001400_S_counter_COMPAT_MATCHES_st_stm32_counter 1
#define DT_N_S_soc_S_timers_40001400_S_counter_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40001400_S_counter_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_timers_40001400_S_counter_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40001400_S_counter_COMPAT_MODEL_IDX_0 "stm32-counter"
#define DT_N_S_soc_S_timers_40001400_S_counter_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_timers_40001400_S_counter_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_timers_40001400_S_counter_P_status "disabled"
#define DT_N_S_soc_S_timers_40001400_S_counter_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_timers_40001400_S_counter_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_timers_40001400_S_counter_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_timers_40001400_S_counter_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_timers_40001400_S_counter_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40001400_S_counter_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_timers_40001400_S_counter_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_timers_40001400_S_counter_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_timers_40001400_S_counter_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40001400_S_counter, status, 0)
#define DT_N_S_soc_S_timers_40001400_S_counter_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40001400_S_counter, status, 0)
#define DT_N_S_soc_S_timers_40001400_S_counter_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40001400_S_counter, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40001400_S_counter_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40001400_S_counter, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40001400_S_counter_P_status_LEN 1
#define DT_N_S_soc_S_timers_40001400_S_counter_P_status_EXISTS 1
#define DT_N_S_soc_S_timers_40001400_S_counter_P_compatible {"st,stm32-counter"}
#define DT_N_S_soc_S_timers_40001400_S_counter_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40001400_S_counter_P_compatible_IDX_0 "st,stm32-counter"
#define DT_N_S_soc_S_timers_40001400_S_counter_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-counter
#define DT_N_S_soc_S_timers_40001400_S_counter_P_compatible_IDX_0_STRING_TOKEN st_stm32_counter
#define DT_N_S_soc_S_timers_40001400_S_counter_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_COUNTER
#define DT_N_S_soc_S_timers_40001400_S_counter_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40001400_S_counter, compatible, 0)
#define DT_N_S_soc_S_timers_40001400_S_counter_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40001400_S_counter, compatible, 0)
#define DT_N_S_soc_S_timers_40001400_S_counter_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40001400_S_counter, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40001400_S_counter_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40001400_S_counter, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40001400_S_counter_P_compatible_LEN 1
#define DT_N_S_soc_S_timers_40001400_S_counter_P_compatible_EXISTS 1
#define DT_N_S_soc_S_timers_40001400_S_counter_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_timers_40001400_S_counter_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_timers_40001400_S_counter_P_wakeup_source 0
#define DT_N_S_soc_S_timers_40001400_S_counter_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_timers_40001400_S_counter_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_timers_40001400_S_counter_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/timers@40001400/pwm
 *
 * Node identifier: DT_N_S_soc_S_timers_40001400_S_pwm
 *
 * Binding (compatible = st,stm32-pwm):
 *   $ZEPHYR_BASE\dts\bindings\pwm\st,stm32-pwm.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_timers_40001400_S_pwm_PATH "/soc/timers@40001400/pwm"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_timers_40001400_S_pwm_FULL_NAME "pwm"
#define DT_N_S_soc_S_timers_40001400_S_pwm_FULL_NAME_UNQUOTED pwm
#define DT_N_S_soc_S_timers_40001400_S_pwm_FULL_NAME_TOKEN pwm
#define DT_N_S_soc_S_timers_40001400_S_pwm_FULL_NAME_UPPER_TOKEN PWM

/* Node parent (/soc/timers@40001400) identifier: */
#define DT_N_S_soc_S_timers_40001400_S_pwm_PARENT DT_N_S_soc_S_timers_40001400

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_timers_40001400_S_pwm_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_timers_40001400_S_pwm_NODELABEL_NUM 0
#define DT_N_S_soc_S_timers_40001400_S_pwm_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_S_timers_40001400_S_pwm_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_soc_S_timers_40001400_S_pwm_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_timers_40001400) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_timers_40001400_S_pwm_CHILD_NUM 0
#define DT_N_S_soc_S_timers_40001400_S_pwm_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_timers_40001400_S_pwm_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_timers_40001400_S_pwm_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_timers_40001400_S_pwm_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_timers_40001400_S_pwm_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_timers_40001400_S_pwm_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_timers_40001400_S_pwm_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_timers_40001400_S_pwm_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_timers_40001400_S_pwm_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_timers_40001400_S_pwm_HASH MdnlWUYOY5vItnRyNvOZDErkcOpcfLaRV3OqO3q__Io

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_timers_40001400_S_pwm_ORD 185
#define DT_N_S_soc_S_timers_40001400_S_pwm_ORD_STR_SORTABLE 00185

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_timers_40001400_S_pwm_REQUIRES_ORDS \
	183, /* /soc/timers@40001400 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_timers_40001400_S_pwm_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_timers_40001400_S_pwm_EXISTS 1
#define DT_N_INST_6_st_stm32_pwm DT_N_S_soc_S_timers_40001400_S_pwm

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_timers_40001400_S_pwm_REG_NUM 0
#define DT_N_S_soc_S_timers_40001400_S_pwm_RANGES_NUM 0
#define DT_N_S_soc_S_timers_40001400_S_pwm_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_timers_40001400_S_pwm_IRQ_NUM 0
#define DT_N_S_soc_S_timers_40001400_S_pwm_IRQ_LEVEL 0
#define DT_N_S_soc_S_timers_40001400_S_pwm_COMPAT_MATCHES_st_stm32_pwm 1
#define DT_N_S_soc_S_timers_40001400_S_pwm_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40001400_S_pwm_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_timers_40001400_S_pwm_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40001400_S_pwm_COMPAT_MODEL_IDX_0 "stm32-pwm"
#define DT_N_S_soc_S_timers_40001400_S_pwm_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_timers_40001400_S_pwm_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_timers_40001400_S_pwm_P_four_channel_capture_support 0
#define DT_N_S_soc_S_timers_40001400_S_pwm_P_four_channel_capture_support_EXISTS 1
#define DT_N_S_soc_S_timers_40001400_S_pwm_P_status "disabled"
#define DT_N_S_soc_S_timers_40001400_S_pwm_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_timers_40001400_S_pwm_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_timers_40001400_S_pwm_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_timers_40001400_S_pwm_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_timers_40001400_S_pwm_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40001400_S_pwm_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_timers_40001400_S_pwm_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_timers_40001400_S_pwm_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_timers_40001400_S_pwm_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40001400_S_pwm, status, 0)
#define DT_N_S_soc_S_timers_40001400_S_pwm_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40001400_S_pwm, status, 0)
#define DT_N_S_soc_S_timers_40001400_S_pwm_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40001400_S_pwm, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40001400_S_pwm_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40001400_S_pwm, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40001400_S_pwm_P_status_LEN 1
#define DT_N_S_soc_S_timers_40001400_S_pwm_P_status_EXISTS 1
#define DT_N_S_soc_S_timers_40001400_S_pwm_P_compatible {"st,stm32-pwm"}
#define DT_N_S_soc_S_timers_40001400_S_pwm_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40001400_S_pwm_P_compatible_IDX_0 "st,stm32-pwm"
#define DT_N_S_soc_S_timers_40001400_S_pwm_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-pwm
#define DT_N_S_soc_S_timers_40001400_S_pwm_P_compatible_IDX_0_STRING_TOKEN st_stm32_pwm
#define DT_N_S_soc_S_timers_40001400_S_pwm_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_PWM
#define DT_N_S_soc_S_timers_40001400_S_pwm_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40001400_S_pwm, compatible, 0)
#define DT_N_S_soc_S_timers_40001400_S_pwm_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40001400_S_pwm, compatible, 0)
#define DT_N_S_soc_S_timers_40001400_S_pwm_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40001400_S_pwm, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40001400_S_pwm_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40001400_S_pwm, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40001400_S_pwm_P_compatible_LEN 1
#define DT_N_S_soc_S_timers_40001400_S_pwm_P_compatible_EXISTS 1
#define DT_N_S_soc_S_timers_40001400_S_pwm_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_timers_40001400_S_pwm_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_timers_40001400_S_pwm_P_wakeup_source 0
#define DT_N_S_soc_S_timers_40001400_S_pwm_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_timers_40001400_S_pwm_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_timers_40001400_S_pwm_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/timers@40012c00
 *
 * Node identifier: DT_N_S_soc_S_timers_40012c00
 *
 * Binding (compatible = st,stm32-timers):
 *   $ZEPHYR_BASE\dts\bindings\timer\st,stm32-timers.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_timers_40012c00_PATH "/soc/timers@40012c00"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_timers_40012c00_FULL_NAME "timers@40012c00"
#define DT_N_S_soc_S_timers_40012c00_FULL_NAME_UNQUOTED timers@40012c00
#define DT_N_S_soc_S_timers_40012c00_FULL_NAME_TOKEN timers_40012c00
#define DT_N_S_soc_S_timers_40012c00_FULL_NAME_UPPER_TOKEN TIMERS_40012C00

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_timers_40012c00_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_timers_40012c00_CHILD_IDX 28

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_timers_40012c00_NODELABEL_NUM 1
#define DT_N_S_soc_S_timers_40012c00_FOREACH_NODELABEL(fn) fn(timers1)
#define DT_N_S_soc_S_timers_40012c00_FOREACH_NODELABEL_VARGS(fn, ...) fn(timers1, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40012c00_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_timers_40012c00_CHILD_NUM 3
#define DT_N_S_soc_S_timers_40012c00_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_timers_40012c00_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_timers_40012c00_S_pwm) fn(DT_N_S_soc_S_timers_40012c00_S_counter) fn(DT_N_S_soc_S_timers_40012c00_S_qdec)
#define DT_N_S_soc_S_timers_40012c00_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40012c00_S_pwm) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timers_40012c00_S_counter) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timers_40012c00_S_qdec)
#define DT_N_S_soc_S_timers_40012c00_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40012c00_S_pwm, __VA_ARGS__) fn(DT_N_S_soc_S_timers_40012c00_S_counter, __VA_ARGS__) fn(DT_N_S_soc_S_timers_40012c00_S_qdec, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40012c00_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40012c00_S_pwm, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timers_40012c00_S_counter, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timers_40012c00_S_qdec, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40012c00_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_timers_40012c00_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_timers_40012c00_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_timers_40012c00_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_timers_40012c00_HASH 3LegaBe_XYAmus4r7JdPqj5bScAsVFzbsAzhohL9Bqc

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_timers_40012c00_ORD 186
#define DT_N_S_soc_S_timers_40012c00_ORD_STR_SORTABLE 00186

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_timers_40012c00_REQUIRES_ORDS \
	4, /* /soc */ \
	5, /* /soc/interrupt-controller@e000e100 */ \
	9, /* /soc/rcc@46020c00 */ \
	75, /* /soc/rcc@46020c00/reset-controller */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_timers_40012c00_SUPPORTS_ORDS \
	187, /* /soc/timers@40012c00/counter */ \
	188, /* /soc/timers@40012c00/pwm */ \
	189, /* /soc/timers@40012c00/qdec */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_timers_40012c00_EXISTS 1
#define DT_N_INST_2_st_stm32_timers DT_N_S_soc_S_timers_40012c00
#define DT_N_NODELABEL_timers1      DT_N_S_soc_S_timers_40012c00

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_timers_40012c00_REG_NUM 1
#define DT_N_S_soc_S_timers_40012c00_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40012c00_REG_IDX_0_VAL_ADDRESS 1073818624 /* 0x40012c00 */
#define DT_N_S_soc_S_timers_40012c00_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_timers_40012c00_RANGES_NUM 0
#define DT_N_S_soc_S_timers_40012c00_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_timers_40012c00_IRQ_NUM 4
#define DT_N_S_soc_S_timers_40012c00_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40012c00_IRQ_IDX_0_VAL_irq 41
#define DT_N_S_soc_S_timers_40012c00_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_timers_40012c00_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40012c00_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_timers_40012c00_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_timers_40012c00_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_timers_40012c00_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_timers_40012c00_IRQ_IDX_1_VAL_irq 42
#define DT_N_S_soc_S_timers_40012c00_IRQ_IDX_1_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_timers_40012c00_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_timers_40012c00_IRQ_IDX_1_VAL_priority 0
#define DT_N_S_soc_S_timers_40012c00_IRQ_IDX_1_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_timers_40012c00_IRQ_IDX_1_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_timers_40012c00_IRQ_IDX_2_EXISTS 1
#define DT_N_S_soc_S_timers_40012c00_IRQ_IDX_2_VAL_irq 43
#define DT_N_S_soc_S_timers_40012c00_IRQ_IDX_2_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_timers_40012c00_IRQ_IDX_2_EXISTS 1
#define DT_N_S_soc_S_timers_40012c00_IRQ_IDX_2_VAL_priority 0
#define DT_N_S_soc_S_timers_40012c00_IRQ_IDX_2_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_timers_40012c00_IRQ_IDX_2_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_timers_40012c00_IRQ_IDX_3_EXISTS 1
#define DT_N_S_soc_S_timers_40012c00_IRQ_IDX_3_VAL_irq 44
#define DT_N_S_soc_S_timers_40012c00_IRQ_IDX_3_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_timers_40012c00_IRQ_IDX_3_EXISTS 1
#define DT_N_S_soc_S_timers_40012c00_IRQ_IDX_3_VAL_priority 0
#define DT_N_S_soc_S_timers_40012c00_IRQ_IDX_3_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_timers_40012c00_IRQ_IDX_3_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_timers_40012c00_IRQ_LEVEL 1
#define DT_N_S_soc_S_timers_40012c00_IRQ_NAME_brk_VAL_irq DT_N_S_soc_S_timers_40012c00_IRQ_IDX_0_VAL_irq
#define DT_N_S_soc_S_timers_40012c00_IRQ_NAME_brk_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_timers_40012c00_IRQ_NAME_brk_VAL_priority DT_N_S_soc_S_timers_40012c00_IRQ_IDX_0_VAL_priority
#define DT_N_S_soc_S_timers_40012c00_IRQ_NAME_brk_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_timers_40012c00_IRQ_NAME_brk_CONTROLLER DT_N_S_soc_S_timers_40012c00_IRQ_IDX_0_CONTROLLER
#define DT_N_S_soc_S_timers_40012c00_IRQ_NAME_up_VAL_irq DT_N_S_soc_S_timers_40012c00_IRQ_IDX_1_VAL_irq
#define DT_N_S_soc_S_timers_40012c00_IRQ_NAME_up_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_timers_40012c00_IRQ_NAME_up_VAL_priority DT_N_S_soc_S_timers_40012c00_IRQ_IDX_1_VAL_priority
#define DT_N_S_soc_S_timers_40012c00_IRQ_NAME_up_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_timers_40012c00_IRQ_NAME_up_CONTROLLER DT_N_S_soc_S_timers_40012c00_IRQ_IDX_1_CONTROLLER
#define DT_N_S_soc_S_timers_40012c00_IRQ_NAME_trgcom_VAL_irq DT_N_S_soc_S_timers_40012c00_IRQ_IDX_2_VAL_irq
#define DT_N_S_soc_S_timers_40012c00_IRQ_NAME_trgcom_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_timers_40012c00_IRQ_NAME_trgcom_VAL_priority DT_N_S_soc_S_timers_40012c00_IRQ_IDX_2_VAL_priority
#define DT_N_S_soc_S_timers_40012c00_IRQ_NAME_trgcom_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_timers_40012c00_IRQ_NAME_trgcom_CONTROLLER DT_N_S_soc_S_timers_40012c00_IRQ_IDX_2_CONTROLLER
#define DT_N_S_soc_S_timers_40012c00_IRQ_NAME_cc_VAL_irq DT_N_S_soc_S_timers_40012c00_IRQ_IDX_3_VAL_irq
#define DT_N_S_soc_S_timers_40012c00_IRQ_NAME_cc_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_timers_40012c00_IRQ_NAME_cc_VAL_priority DT_N_S_soc_S_timers_40012c00_IRQ_IDX_3_VAL_priority
#define DT_N_S_soc_S_timers_40012c00_IRQ_NAME_cc_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_timers_40012c00_IRQ_NAME_cc_CONTROLLER DT_N_S_soc_S_timers_40012c00_IRQ_IDX_3_CONTROLLER
#define DT_N_S_soc_S_timers_40012c00_COMPAT_MATCHES_st_stm32_timers 1
#define DT_N_S_soc_S_timers_40012c00_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40012c00_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_timers_40012c00_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40012c00_COMPAT_MODEL_IDX_0 "stm32-timers"
#define DT_N_S_soc_S_timers_40012c00_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_timers_40012c00_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_timers_40012c00_P_reg {1073818624 /* 0x40012c00 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_timers_40012c00_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40012c00_P_reg_IDX_0 1073818624
#define DT_N_S_soc_S_timers_40012c00_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_timers_40012c00_P_reg_IDX_1 1024
#define DT_N_S_soc_S_timers_40012c00_P_reg_EXISTS 1
#define DT_N_S_soc_S_timers_40012c00_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40012c00_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_46020c00
#define DT_N_S_soc_S_timers_40012c00_P_clocks_IDX_0_VAL_bus 164
#define DT_N_S_soc_S_timers_40012c00_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_timers_40012c00_P_clocks_IDX_0_VAL_bits 2048
#define DT_N_S_soc_S_timers_40012c00_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_timers_40012c00_P_clocks_IDX_0_FOREACH_CELL(fn) fn(DT_N_S_soc_S_timers_40012c00, clocks, 0, bus) \
	fn(DT_N_S_soc_S_timers_40012c00, clocks, 0, bits)
#define DT_N_S_soc_S_timers_40012c00_P_clocks_IDX_0_FOREACH_CELL_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40012c00, clocks, 0, bus) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_timers_40012c00, clocks, 0, bits)
#define DT_N_S_soc_S_timers_40012c00_P_clocks_IDX_0_NUM_CELLS 2
#define DT_N_S_soc_S_timers_40012c00_P_clocks_IDX_1_EXISTS 1
#define DT_N_S_soc_S_timers_40012c00_P_clocks_IDX_1_PH DT_N_S_soc_S_rcc_46020c00
#define DT_N_S_soc_S_timers_40012c00_P_clocks_IDX_1_VAL_bus 14
#define DT_N_S_soc_S_timers_40012c00_P_clocks_IDX_1_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_timers_40012c00_P_clocks_IDX_1_VAL_bits 255
#define DT_N_S_soc_S_timers_40012c00_P_clocks_IDX_1_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_timers_40012c00_P_clocks_IDX_1_FOREACH_CELL(fn) fn(DT_N_S_soc_S_timers_40012c00, clocks, 1, bus) \
	fn(DT_N_S_soc_S_timers_40012c00, clocks, 1, bits)
#define DT_N_S_soc_S_timers_40012c00_P_clocks_IDX_1_FOREACH_CELL_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40012c00, clocks, 1, bus) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_timers_40012c00, clocks, 1, bits)
#define DT_N_S_soc_S_timers_40012c00_P_clocks_IDX_1_NUM_CELLS 2
#define DT_N_S_soc_S_timers_40012c00_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40012c00, clocks, 0) \
	fn(DT_N_S_soc_S_timers_40012c00, clocks, 1)
#define DT_N_S_soc_S_timers_40012c00_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40012c00, clocks, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_timers_40012c00, clocks, 1)
#define DT_N_S_soc_S_timers_40012c00_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40012c00, clocks, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40012c00, clocks, 1, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40012c00_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40012c00, clocks, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_timers_40012c00, clocks, 1, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40012c00_P_clocks_LEN 2
#define DT_N_S_soc_S_timers_40012c00_P_clocks_EXISTS 1
#define DT_N_S_soc_S_timers_40012c00_P_resets_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40012c00_P_resets_IDX_0_PH DT_N_S_soc_S_rcc_46020c00_S_reset_controller
#define DT_N_S_soc_S_timers_40012c00_P_resets_IDX_0_VAL_id 3979
#define DT_N_S_soc_S_timers_40012c00_P_resets_IDX_0_VAL_id_EXISTS 1
#define DT_N_S_soc_S_timers_40012c00_P_resets_IDX_0_FOREACH_CELL(fn) fn(DT_N_S_soc_S_timers_40012c00, resets, 0, id)
#define DT_N_S_soc_S_timers_40012c00_P_resets_IDX_0_FOREACH_CELL_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40012c00, resets, 0, id)
#define DT_N_S_soc_S_timers_40012c00_P_resets_IDX_0_NUM_CELLS 1
#define DT_N_S_soc_S_timers_40012c00_P_resets_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40012c00, resets, 0)
#define DT_N_S_soc_S_timers_40012c00_P_resets_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40012c00, resets, 0)
#define DT_N_S_soc_S_timers_40012c00_P_resets_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40012c00, resets, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40012c00_P_resets_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40012c00, resets, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40012c00_P_resets_LEN 1
#define DT_N_S_soc_S_timers_40012c00_P_resets_EXISTS 1
#define DT_N_S_soc_S_timers_40012c00_P_st_countermode 0
#define DT_N_S_soc_S_timers_40012c00_P_st_countermode_EXISTS 1
#define DT_N_S_soc_S_timers_40012c00_P_st_deadtime 0
#define DT_N_S_soc_S_timers_40012c00_P_st_deadtime_EXISTS 1
#define DT_N_S_soc_S_timers_40012c00_P_status "disabled"
#define DT_N_S_soc_S_timers_40012c00_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_timers_40012c00_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_timers_40012c00_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_timers_40012c00_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_timers_40012c00_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40012c00_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_timers_40012c00_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_timers_40012c00_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_timers_40012c00_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40012c00, status, 0)
#define DT_N_S_soc_S_timers_40012c00_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40012c00, status, 0)
#define DT_N_S_soc_S_timers_40012c00_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40012c00, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40012c00_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40012c00, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40012c00_P_status_LEN 1
#define DT_N_S_soc_S_timers_40012c00_P_status_EXISTS 1
#define DT_N_S_soc_S_timers_40012c00_P_compatible {"st,stm32-timers"}
#define DT_N_S_soc_S_timers_40012c00_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40012c00_P_compatible_IDX_0 "st,stm32-timers"
#define DT_N_S_soc_S_timers_40012c00_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-timers
#define DT_N_S_soc_S_timers_40012c00_P_compatible_IDX_0_STRING_TOKEN st_stm32_timers
#define DT_N_S_soc_S_timers_40012c00_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_TIMERS
#define DT_N_S_soc_S_timers_40012c00_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40012c00, compatible, 0)
#define DT_N_S_soc_S_timers_40012c00_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40012c00, compatible, 0)
#define DT_N_S_soc_S_timers_40012c00_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40012c00, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40012c00_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40012c00, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40012c00_P_compatible_LEN 1
#define DT_N_S_soc_S_timers_40012c00_P_compatible_EXISTS 1
#define DT_N_S_soc_S_timers_40012c00_P_interrupts {41 /* 0x29 */, 0 /* 0x0 */, 42 /* 0x2a */, 0 /* 0x0 */, 43 /* 0x2b */, 0 /* 0x0 */, 44 /* 0x2c */, 0 /* 0x0 */}
#define DT_N_S_soc_S_timers_40012c00_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40012c00_P_interrupts_IDX_0 41
#define DT_N_S_soc_S_timers_40012c00_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_timers_40012c00_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_timers_40012c00_P_interrupts_IDX_2_EXISTS 1
#define DT_N_S_soc_S_timers_40012c00_P_interrupts_IDX_2 42
#define DT_N_S_soc_S_timers_40012c00_P_interrupts_IDX_3_EXISTS 1
#define DT_N_S_soc_S_timers_40012c00_P_interrupts_IDX_3 0
#define DT_N_S_soc_S_timers_40012c00_P_interrupts_IDX_4_EXISTS 1
#define DT_N_S_soc_S_timers_40012c00_P_interrupts_IDX_4 43
#define DT_N_S_soc_S_timers_40012c00_P_interrupts_IDX_5_EXISTS 1
#define DT_N_S_soc_S_timers_40012c00_P_interrupts_IDX_5 0
#define DT_N_S_soc_S_timers_40012c00_P_interrupts_IDX_6_EXISTS 1
#define DT_N_S_soc_S_timers_40012c00_P_interrupts_IDX_6 44
#define DT_N_S_soc_S_timers_40012c00_P_interrupts_IDX_7_EXISTS 1
#define DT_N_S_soc_S_timers_40012c00_P_interrupts_IDX_7 0
#define DT_N_S_soc_S_timers_40012c00_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_timers_40012c00_P_interrupt_names {"brk", "up", "trgcom", "cc"}
#define DT_N_S_soc_S_timers_40012c00_P_interrupt_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40012c00_P_interrupt_names_IDX_0 "brk"
#define DT_N_S_soc_S_timers_40012c00_P_interrupt_names_IDX_0_STRING_UNQUOTED brk
#define DT_N_S_soc_S_timers_40012c00_P_interrupt_names_IDX_0_STRING_TOKEN brk
#define DT_N_S_soc_S_timers_40012c00_P_interrupt_names_IDX_0_STRING_UPPER_TOKEN BRK
#define DT_N_S_soc_S_timers_40012c00_P_interrupt_names_IDX_1_EXISTS 1
#define DT_N_S_soc_S_timers_40012c00_P_interrupt_names_IDX_1 "up"
#define DT_N_S_soc_S_timers_40012c00_P_interrupt_names_IDX_1_STRING_UNQUOTED up
#define DT_N_S_soc_S_timers_40012c00_P_interrupt_names_IDX_1_STRING_TOKEN up
#define DT_N_S_soc_S_timers_40012c00_P_interrupt_names_IDX_1_STRING_UPPER_TOKEN UP
#define DT_N_S_soc_S_timers_40012c00_P_interrupt_names_IDX_2_EXISTS 1
#define DT_N_S_soc_S_timers_40012c00_P_interrupt_names_IDX_2 "trgcom"
#define DT_N_S_soc_S_timers_40012c00_P_interrupt_names_IDX_2_STRING_UNQUOTED trgcom
#define DT_N_S_soc_S_timers_40012c00_P_interrupt_names_IDX_2_STRING_TOKEN trgcom
#define DT_N_S_soc_S_timers_40012c00_P_interrupt_names_IDX_2_STRING_UPPER_TOKEN TRGCOM
#define DT_N_S_soc_S_timers_40012c00_P_interrupt_names_IDX_3_EXISTS 1
#define DT_N_S_soc_S_timers_40012c00_P_interrupt_names_IDX_3 "cc"
#define DT_N_S_soc_S_timers_40012c00_P_interrupt_names_IDX_3_STRING_UNQUOTED cc
#define DT_N_S_soc_S_timers_40012c00_P_interrupt_names_IDX_3_STRING_TOKEN cc
#define DT_N_S_soc_S_timers_40012c00_P_interrupt_names_IDX_3_STRING_UPPER_TOKEN CC
#define DT_N_S_soc_S_timers_40012c00_P_interrupt_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40012c00, interrupt_names, 0) \
	fn(DT_N_S_soc_S_timers_40012c00, interrupt_names, 1) \
	fn(DT_N_S_soc_S_timers_40012c00, interrupt_names, 2) \
	fn(DT_N_S_soc_S_timers_40012c00, interrupt_names, 3)
#define DT_N_S_soc_S_timers_40012c00_P_interrupt_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40012c00, interrupt_names, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_timers_40012c00, interrupt_names, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_timers_40012c00, interrupt_names, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_timers_40012c00, interrupt_names, 3)
#define DT_N_S_soc_S_timers_40012c00_P_interrupt_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40012c00, interrupt_names, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40012c00, interrupt_names, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40012c00, interrupt_names, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40012c00, interrupt_names, 3, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40012c00_P_interrupt_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40012c00, interrupt_names, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_timers_40012c00, interrupt_names, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_timers_40012c00, interrupt_names, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_timers_40012c00, interrupt_names, 3, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40012c00_P_interrupt_names_LEN 4
#define DT_N_S_soc_S_timers_40012c00_P_interrupt_names_EXISTS 1
#define DT_N_S_soc_S_timers_40012c00_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_timers_40012c00_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_timers_40012c00_P_wakeup_source 0
#define DT_N_S_soc_S_timers_40012c00_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_timers_40012c00_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_timers_40012c00_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/timers@40012c00/counter
 *
 * Node identifier: DT_N_S_soc_S_timers_40012c00_S_counter
 *
 * Binding (compatible = st,stm32-counter):
 *   $ZEPHYR_BASE\dts\bindings\counter\st,stm32-counter.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_timers_40012c00_S_counter_PATH "/soc/timers@40012c00/counter"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_timers_40012c00_S_counter_FULL_NAME "counter"
#define DT_N_S_soc_S_timers_40012c00_S_counter_FULL_NAME_UNQUOTED counter
#define DT_N_S_soc_S_timers_40012c00_S_counter_FULL_NAME_TOKEN counter
#define DT_N_S_soc_S_timers_40012c00_S_counter_FULL_NAME_UPPER_TOKEN COUNTER

/* Node parent (/soc/timers@40012c00) identifier: */
#define DT_N_S_soc_S_timers_40012c00_S_counter_PARENT DT_N_S_soc_S_timers_40012c00

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_timers_40012c00_S_counter_CHILD_IDX 1

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_timers_40012c00_S_counter_NODELABEL_NUM 0
#define DT_N_S_soc_S_timers_40012c00_S_counter_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_S_timers_40012c00_S_counter_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_soc_S_timers_40012c00_S_counter_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_timers_40012c00) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_timers_40012c00_S_counter_CHILD_NUM 0
#define DT_N_S_soc_S_timers_40012c00_S_counter_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_timers_40012c00_S_counter_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_timers_40012c00_S_counter_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_timers_40012c00_S_counter_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_timers_40012c00_S_counter_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_timers_40012c00_S_counter_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_timers_40012c00_S_counter_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_timers_40012c00_S_counter_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_timers_40012c00_S_counter_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_timers_40012c00_S_counter_HASH kIF7VDJJsNJuGIIuZ11LPstYbZBQN94NsUPmNZqCzHg

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_timers_40012c00_S_counter_ORD 187
#define DT_N_S_soc_S_timers_40012c00_S_counter_ORD_STR_SORTABLE 00187

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_timers_40012c00_S_counter_REQUIRES_ORDS \
	186, /* /soc/timers@40012c00 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_timers_40012c00_S_counter_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_timers_40012c00_S_counter_EXISTS 1
#define DT_N_INST_0_st_stm32_counter DT_N_S_soc_S_timers_40012c00_S_counter

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_timers_40012c00_S_counter_REG_NUM 0
#define DT_N_S_soc_S_timers_40012c00_S_counter_RANGES_NUM 0
#define DT_N_S_soc_S_timers_40012c00_S_counter_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_timers_40012c00_S_counter_IRQ_NUM 0
#define DT_N_S_soc_S_timers_40012c00_S_counter_IRQ_LEVEL 0
#define DT_N_S_soc_S_timers_40012c00_S_counter_COMPAT_MATCHES_st_stm32_counter 1
#define DT_N_S_soc_S_timers_40012c00_S_counter_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40012c00_S_counter_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_timers_40012c00_S_counter_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40012c00_S_counter_COMPAT_MODEL_IDX_0 "stm32-counter"
#define DT_N_S_soc_S_timers_40012c00_S_counter_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_timers_40012c00_S_counter_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_timers_40012c00_S_counter_P_status "disabled"
#define DT_N_S_soc_S_timers_40012c00_S_counter_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_timers_40012c00_S_counter_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_timers_40012c00_S_counter_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_timers_40012c00_S_counter_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_timers_40012c00_S_counter_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40012c00_S_counter_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_timers_40012c00_S_counter_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_timers_40012c00_S_counter_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_timers_40012c00_S_counter_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40012c00_S_counter, status, 0)
#define DT_N_S_soc_S_timers_40012c00_S_counter_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40012c00_S_counter, status, 0)
#define DT_N_S_soc_S_timers_40012c00_S_counter_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40012c00_S_counter, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40012c00_S_counter_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40012c00_S_counter, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40012c00_S_counter_P_status_LEN 1
#define DT_N_S_soc_S_timers_40012c00_S_counter_P_status_EXISTS 1
#define DT_N_S_soc_S_timers_40012c00_S_counter_P_compatible {"st,stm32-counter"}
#define DT_N_S_soc_S_timers_40012c00_S_counter_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40012c00_S_counter_P_compatible_IDX_0 "st,stm32-counter"
#define DT_N_S_soc_S_timers_40012c00_S_counter_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-counter
#define DT_N_S_soc_S_timers_40012c00_S_counter_P_compatible_IDX_0_STRING_TOKEN st_stm32_counter
#define DT_N_S_soc_S_timers_40012c00_S_counter_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_COUNTER
#define DT_N_S_soc_S_timers_40012c00_S_counter_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40012c00_S_counter, compatible, 0)
#define DT_N_S_soc_S_timers_40012c00_S_counter_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40012c00_S_counter, compatible, 0)
#define DT_N_S_soc_S_timers_40012c00_S_counter_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40012c00_S_counter, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40012c00_S_counter_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40012c00_S_counter, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40012c00_S_counter_P_compatible_LEN 1
#define DT_N_S_soc_S_timers_40012c00_S_counter_P_compatible_EXISTS 1
#define DT_N_S_soc_S_timers_40012c00_S_counter_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_timers_40012c00_S_counter_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_timers_40012c00_S_counter_P_wakeup_source 0
#define DT_N_S_soc_S_timers_40012c00_S_counter_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_timers_40012c00_S_counter_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_timers_40012c00_S_counter_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/timers@40012c00/pwm
 *
 * Node identifier: DT_N_S_soc_S_timers_40012c00_S_pwm
 *
 * Binding (compatible = st,stm32-pwm):
 *   $ZEPHYR_BASE\dts\bindings\pwm\st,stm32-pwm.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_timers_40012c00_S_pwm_PATH "/soc/timers@40012c00/pwm"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_timers_40012c00_S_pwm_FULL_NAME "pwm"
#define DT_N_S_soc_S_timers_40012c00_S_pwm_FULL_NAME_UNQUOTED pwm
#define DT_N_S_soc_S_timers_40012c00_S_pwm_FULL_NAME_TOKEN pwm
#define DT_N_S_soc_S_timers_40012c00_S_pwm_FULL_NAME_UPPER_TOKEN PWM

/* Node parent (/soc/timers@40012c00) identifier: */
#define DT_N_S_soc_S_timers_40012c00_S_pwm_PARENT DT_N_S_soc_S_timers_40012c00

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_timers_40012c00_S_pwm_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_timers_40012c00_S_pwm_NODELABEL_NUM 0
#define DT_N_S_soc_S_timers_40012c00_S_pwm_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_S_timers_40012c00_S_pwm_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_soc_S_timers_40012c00_S_pwm_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_timers_40012c00) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_timers_40012c00_S_pwm_CHILD_NUM 0
#define DT_N_S_soc_S_timers_40012c00_S_pwm_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_timers_40012c00_S_pwm_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_timers_40012c00_S_pwm_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_timers_40012c00_S_pwm_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_timers_40012c00_S_pwm_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_timers_40012c00_S_pwm_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_timers_40012c00_S_pwm_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_timers_40012c00_S_pwm_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_timers_40012c00_S_pwm_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_timers_40012c00_S_pwm_HASH g97nbdWpfWs0szJYsIofhjyur31j3pJteaFY2J9NhwY

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_timers_40012c00_S_pwm_ORD 188
#define DT_N_S_soc_S_timers_40012c00_S_pwm_ORD_STR_SORTABLE 00188

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_timers_40012c00_S_pwm_REQUIRES_ORDS \
	186, /* /soc/timers@40012c00 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_timers_40012c00_S_pwm_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_timers_40012c00_S_pwm_EXISTS 1
#define DT_N_INST_2_st_stm32_pwm DT_N_S_soc_S_timers_40012c00_S_pwm

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_timers_40012c00_S_pwm_REG_NUM 0
#define DT_N_S_soc_S_timers_40012c00_S_pwm_RANGES_NUM 0
#define DT_N_S_soc_S_timers_40012c00_S_pwm_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_timers_40012c00_S_pwm_IRQ_NUM 0
#define DT_N_S_soc_S_timers_40012c00_S_pwm_IRQ_LEVEL 0
#define DT_N_S_soc_S_timers_40012c00_S_pwm_COMPAT_MATCHES_st_stm32_pwm 1
#define DT_N_S_soc_S_timers_40012c00_S_pwm_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40012c00_S_pwm_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_timers_40012c00_S_pwm_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40012c00_S_pwm_COMPAT_MODEL_IDX_0 "stm32-pwm"
#define DT_N_S_soc_S_timers_40012c00_S_pwm_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_timers_40012c00_S_pwm_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_timers_40012c00_S_pwm_P_four_channel_capture_support 0
#define DT_N_S_soc_S_timers_40012c00_S_pwm_P_four_channel_capture_support_EXISTS 1
#define DT_N_S_soc_S_timers_40012c00_S_pwm_P_status "disabled"
#define DT_N_S_soc_S_timers_40012c00_S_pwm_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_timers_40012c00_S_pwm_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_timers_40012c00_S_pwm_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_timers_40012c00_S_pwm_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_timers_40012c00_S_pwm_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40012c00_S_pwm_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_timers_40012c00_S_pwm_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_timers_40012c00_S_pwm_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_timers_40012c00_S_pwm_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40012c00_S_pwm, status, 0)
#define DT_N_S_soc_S_timers_40012c00_S_pwm_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40012c00_S_pwm, status, 0)
#define DT_N_S_soc_S_timers_40012c00_S_pwm_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40012c00_S_pwm, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40012c00_S_pwm_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40012c00_S_pwm, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40012c00_S_pwm_P_status_LEN 1
#define DT_N_S_soc_S_timers_40012c00_S_pwm_P_status_EXISTS 1
#define DT_N_S_soc_S_timers_40012c00_S_pwm_P_compatible {"st,stm32-pwm"}
#define DT_N_S_soc_S_timers_40012c00_S_pwm_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40012c00_S_pwm_P_compatible_IDX_0 "st,stm32-pwm"
#define DT_N_S_soc_S_timers_40012c00_S_pwm_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-pwm
#define DT_N_S_soc_S_timers_40012c00_S_pwm_P_compatible_IDX_0_STRING_TOKEN st_stm32_pwm
#define DT_N_S_soc_S_timers_40012c00_S_pwm_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_PWM
#define DT_N_S_soc_S_timers_40012c00_S_pwm_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40012c00_S_pwm, compatible, 0)
#define DT_N_S_soc_S_timers_40012c00_S_pwm_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40012c00_S_pwm, compatible, 0)
#define DT_N_S_soc_S_timers_40012c00_S_pwm_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40012c00_S_pwm, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40012c00_S_pwm_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40012c00_S_pwm, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40012c00_S_pwm_P_compatible_LEN 1
#define DT_N_S_soc_S_timers_40012c00_S_pwm_P_compatible_EXISTS 1
#define DT_N_S_soc_S_timers_40012c00_S_pwm_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_timers_40012c00_S_pwm_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_timers_40012c00_S_pwm_P_wakeup_source 0
#define DT_N_S_soc_S_timers_40012c00_S_pwm_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_timers_40012c00_S_pwm_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_timers_40012c00_S_pwm_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/timers@40012c00/qdec
 *
 * Node identifier: DT_N_S_soc_S_timers_40012c00_S_qdec
 *
 * Binding (compatible = st,stm32-qdec):
 *   $ZEPHYR_BASE\dts\bindings\sensor\st,stm32-qdec.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_timers_40012c00_S_qdec_PATH "/soc/timers@40012c00/qdec"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_timers_40012c00_S_qdec_FULL_NAME "qdec"
#define DT_N_S_soc_S_timers_40012c00_S_qdec_FULL_NAME_UNQUOTED qdec
#define DT_N_S_soc_S_timers_40012c00_S_qdec_FULL_NAME_TOKEN qdec
#define DT_N_S_soc_S_timers_40012c00_S_qdec_FULL_NAME_UPPER_TOKEN QDEC

/* Node parent (/soc/timers@40012c00) identifier: */
#define DT_N_S_soc_S_timers_40012c00_S_qdec_PARENT DT_N_S_soc_S_timers_40012c00

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_timers_40012c00_S_qdec_CHILD_IDX 2

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_timers_40012c00_S_qdec_NODELABEL_NUM 0
#define DT_N_S_soc_S_timers_40012c00_S_qdec_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_S_timers_40012c00_S_qdec_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_soc_S_timers_40012c00_S_qdec_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_timers_40012c00) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_timers_40012c00_S_qdec_CHILD_NUM 0
#define DT_N_S_soc_S_timers_40012c00_S_qdec_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_timers_40012c00_S_qdec_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_timers_40012c00_S_qdec_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_timers_40012c00_S_qdec_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_timers_40012c00_S_qdec_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_timers_40012c00_S_qdec_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_timers_40012c00_S_qdec_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_timers_40012c00_S_qdec_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_timers_40012c00_S_qdec_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_timers_40012c00_S_qdec_HASH qMdLUemeDTQeykyd3YiCtvWbzpMdNSnqnGUKo4PFw_0

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_timers_40012c00_S_qdec_ORD 189
#define DT_N_S_soc_S_timers_40012c00_S_qdec_ORD_STR_SORTABLE 00189

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_timers_40012c00_S_qdec_REQUIRES_ORDS \
	186, /* /soc/timers@40012c00 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_timers_40012c00_S_qdec_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_timers_40012c00_S_qdec_EXISTS 1
#define DT_N_INST_0_st_stm32_qdec DT_N_S_soc_S_timers_40012c00_S_qdec

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_timers_40012c00_S_qdec_REG_NUM 0
#define DT_N_S_soc_S_timers_40012c00_S_qdec_RANGES_NUM 0
#define DT_N_S_soc_S_timers_40012c00_S_qdec_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_timers_40012c00_S_qdec_IRQ_NUM 0
#define DT_N_S_soc_S_timers_40012c00_S_qdec_IRQ_LEVEL 0
#define DT_N_S_soc_S_timers_40012c00_S_qdec_COMPAT_MATCHES_st_stm32_qdec 1
#define DT_N_S_soc_S_timers_40012c00_S_qdec_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40012c00_S_qdec_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_timers_40012c00_S_qdec_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40012c00_S_qdec_COMPAT_MODEL_IDX_0 "stm32-qdec"
#define DT_N_S_soc_S_timers_40012c00_S_qdec_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_timers_40012c00_S_qdec_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_timers_40012c00_S_qdec_P_st_encoder_mode 1
#define DT_N_S_soc_S_timers_40012c00_S_qdec_P_st_encoder_mode_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_timers_40012c00_S_qdec_P_st_encoder_mode_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40012c00_S_qdec_P_st_encoder_mode_IDX_0_ENUM_VAL_1_EXISTS 1
#define DT_N_S_soc_S_timers_40012c00_S_qdec_P_st_encoder_mode_ENUM_VAL_1_EXISTS 1
#define DT_N_S_soc_S_timers_40012c00_S_qdec_P_st_encoder_mode_EXISTS 1
#define DT_N_S_soc_S_timers_40012c00_S_qdec_P_st_input_polarity_inverted 0
#define DT_N_S_soc_S_timers_40012c00_S_qdec_P_st_input_polarity_inverted_EXISTS 1
#define DT_N_S_soc_S_timers_40012c00_S_qdec_P_st_input_filter_level 0
#define DT_N_S_soc_S_timers_40012c00_S_qdec_P_st_input_filter_level_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_timers_40012c00_S_qdec_P_st_input_filter_level_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40012c00_S_qdec_P_st_input_filter_level_IDX_0_ENUM_VAL_0_EXISTS 1
#define DT_N_S_soc_S_timers_40012c00_S_qdec_P_st_input_filter_level_ENUM_VAL_0_EXISTS 1
#define DT_N_S_soc_S_timers_40012c00_S_qdec_P_st_input_filter_level_EXISTS 1
#define DT_N_S_soc_S_timers_40012c00_S_qdec_P_status "disabled"
#define DT_N_S_soc_S_timers_40012c00_S_qdec_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_timers_40012c00_S_qdec_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_timers_40012c00_S_qdec_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_timers_40012c00_S_qdec_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_timers_40012c00_S_qdec_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40012c00_S_qdec_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_timers_40012c00_S_qdec_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_timers_40012c00_S_qdec_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_timers_40012c00_S_qdec_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40012c00_S_qdec, status, 0)
#define DT_N_S_soc_S_timers_40012c00_S_qdec_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40012c00_S_qdec, status, 0)
#define DT_N_S_soc_S_timers_40012c00_S_qdec_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40012c00_S_qdec, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40012c00_S_qdec_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40012c00_S_qdec, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40012c00_S_qdec_P_status_LEN 1
#define DT_N_S_soc_S_timers_40012c00_S_qdec_P_status_EXISTS 1
#define DT_N_S_soc_S_timers_40012c00_S_qdec_P_compatible {"st,stm32-qdec"}
#define DT_N_S_soc_S_timers_40012c00_S_qdec_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40012c00_S_qdec_P_compatible_IDX_0 "st,stm32-qdec"
#define DT_N_S_soc_S_timers_40012c00_S_qdec_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-qdec
#define DT_N_S_soc_S_timers_40012c00_S_qdec_P_compatible_IDX_0_STRING_TOKEN st_stm32_qdec
#define DT_N_S_soc_S_timers_40012c00_S_qdec_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_QDEC
#define DT_N_S_soc_S_timers_40012c00_S_qdec_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40012c00_S_qdec, compatible, 0)
#define DT_N_S_soc_S_timers_40012c00_S_qdec_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40012c00_S_qdec, compatible, 0)
#define DT_N_S_soc_S_timers_40012c00_S_qdec_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40012c00_S_qdec, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40012c00_S_qdec_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40012c00_S_qdec, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40012c00_S_qdec_P_compatible_LEN 1
#define DT_N_S_soc_S_timers_40012c00_S_qdec_P_compatible_EXISTS 1
#define DT_N_S_soc_S_timers_40012c00_S_qdec_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_timers_40012c00_S_qdec_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_timers_40012c00_S_qdec_P_wakeup_source 0
#define DT_N_S_soc_S_timers_40012c00_S_qdec_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_timers_40012c00_S_qdec_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_timers_40012c00_S_qdec_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/timers@40013400
 *
 * Node identifier: DT_N_S_soc_S_timers_40013400
 *
 * Binding (compatible = st,stm32-timers):
 *   $ZEPHYR_BASE\dts\bindings\timer\st,stm32-timers.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_timers_40013400_PATH "/soc/timers@40013400"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_timers_40013400_FULL_NAME "timers@40013400"
#define DT_N_S_soc_S_timers_40013400_FULL_NAME_UNQUOTED timers@40013400
#define DT_N_S_soc_S_timers_40013400_FULL_NAME_TOKEN timers_40013400
#define DT_N_S_soc_S_timers_40013400_FULL_NAME_UPPER_TOKEN TIMERS_40013400

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_timers_40013400_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_timers_40013400_CHILD_IDX 35

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_timers_40013400_NODELABEL_NUM 1
#define DT_N_S_soc_S_timers_40013400_FOREACH_NODELABEL(fn) fn(timers8)
#define DT_N_S_soc_S_timers_40013400_FOREACH_NODELABEL_VARGS(fn, ...) fn(timers8, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40013400_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_timers_40013400_CHILD_NUM 3
#define DT_N_S_soc_S_timers_40013400_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_timers_40013400_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_timers_40013400_S_pwm) fn(DT_N_S_soc_S_timers_40013400_S_counter) fn(DT_N_S_soc_S_timers_40013400_S_qdec)
#define DT_N_S_soc_S_timers_40013400_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40013400_S_pwm) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timers_40013400_S_counter) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timers_40013400_S_qdec)
#define DT_N_S_soc_S_timers_40013400_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40013400_S_pwm, __VA_ARGS__) fn(DT_N_S_soc_S_timers_40013400_S_counter, __VA_ARGS__) fn(DT_N_S_soc_S_timers_40013400_S_qdec, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40013400_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40013400_S_pwm, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timers_40013400_S_counter, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timers_40013400_S_qdec, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40013400_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_timers_40013400_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_timers_40013400_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_timers_40013400_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_timers_40013400_HASH FF_euBmA_AoGdsnKOZTe7TyZCUD7Zw41dsQG3AFr1KM

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_timers_40013400_ORD 190
#define DT_N_S_soc_S_timers_40013400_ORD_STR_SORTABLE 00190

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_timers_40013400_REQUIRES_ORDS \
	4, /* /soc */ \
	5, /* /soc/interrupt-controller@e000e100 */ \
	9, /* /soc/rcc@46020c00 */ \
	75, /* /soc/rcc@46020c00/reset-controller */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_timers_40013400_SUPPORTS_ORDS \
	191, /* /soc/timers@40013400/counter */ \
	192, /* /soc/timers@40013400/pwm */ \
	193, /* /soc/timers@40013400/qdec */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_timers_40013400_EXISTS 1
#define DT_N_INST_7_st_stm32_timers DT_N_S_soc_S_timers_40013400
#define DT_N_NODELABEL_timers8      DT_N_S_soc_S_timers_40013400

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_timers_40013400_REG_NUM 1
#define DT_N_S_soc_S_timers_40013400_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40013400_REG_IDX_0_VAL_ADDRESS 1073820672 /* 0x40013400 */
#define DT_N_S_soc_S_timers_40013400_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_timers_40013400_RANGES_NUM 0
#define DT_N_S_soc_S_timers_40013400_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_timers_40013400_IRQ_NUM 4
#define DT_N_S_soc_S_timers_40013400_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40013400_IRQ_IDX_0_VAL_irq 51
#define DT_N_S_soc_S_timers_40013400_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_timers_40013400_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40013400_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_timers_40013400_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_timers_40013400_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_timers_40013400_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_timers_40013400_IRQ_IDX_1_VAL_irq 52
#define DT_N_S_soc_S_timers_40013400_IRQ_IDX_1_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_timers_40013400_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_timers_40013400_IRQ_IDX_1_VAL_priority 0
#define DT_N_S_soc_S_timers_40013400_IRQ_IDX_1_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_timers_40013400_IRQ_IDX_1_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_timers_40013400_IRQ_IDX_2_EXISTS 1
#define DT_N_S_soc_S_timers_40013400_IRQ_IDX_2_VAL_irq 53
#define DT_N_S_soc_S_timers_40013400_IRQ_IDX_2_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_timers_40013400_IRQ_IDX_2_EXISTS 1
#define DT_N_S_soc_S_timers_40013400_IRQ_IDX_2_VAL_priority 0
#define DT_N_S_soc_S_timers_40013400_IRQ_IDX_2_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_timers_40013400_IRQ_IDX_2_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_timers_40013400_IRQ_IDX_3_EXISTS 1
#define DT_N_S_soc_S_timers_40013400_IRQ_IDX_3_VAL_irq 54
#define DT_N_S_soc_S_timers_40013400_IRQ_IDX_3_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_timers_40013400_IRQ_IDX_3_EXISTS 1
#define DT_N_S_soc_S_timers_40013400_IRQ_IDX_3_VAL_priority 0
#define DT_N_S_soc_S_timers_40013400_IRQ_IDX_3_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_timers_40013400_IRQ_IDX_3_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_timers_40013400_IRQ_LEVEL 1
#define DT_N_S_soc_S_timers_40013400_IRQ_NAME_brk_VAL_irq DT_N_S_soc_S_timers_40013400_IRQ_IDX_0_VAL_irq
#define DT_N_S_soc_S_timers_40013400_IRQ_NAME_brk_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_timers_40013400_IRQ_NAME_brk_VAL_priority DT_N_S_soc_S_timers_40013400_IRQ_IDX_0_VAL_priority
#define DT_N_S_soc_S_timers_40013400_IRQ_NAME_brk_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_timers_40013400_IRQ_NAME_brk_CONTROLLER DT_N_S_soc_S_timers_40013400_IRQ_IDX_0_CONTROLLER
#define DT_N_S_soc_S_timers_40013400_IRQ_NAME_up_VAL_irq DT_N_S_soc_S_timers_40013400_IRQ_IDX_1_VAL_irq
#define DT_N_S_soc_S_timers_40013400_IRQ_NAME_up_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_timers_40013400_IRQ_NAME_up_VAL_priority DT_N_S_soc_S_timers_40013400_IRQ_IDX_1_VAL_priority
#define DT_N_S_soc_S_timers_40013400_IRQ_NAME_up_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_timers_40013400_IRQ_NAME_up_CONTROLLER DT_N_S_soc_S_timers_40013400_IRQ_IDX_1_CONTROLLER
#define DT_N_S_soc_S_timers_40013400_IRQ_NAME_trgcom_VAL_irq DT_N_S_soc_S_timers_40013400_IRQ_IDX_2_VAL_irq
#define DT_N_S_soc_S_timers_40013400_IRQ_NAME_trgcom_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_timers_40013400_IRQ_NAME_trgcom_VAL_priority DT_N_S_soc_S_timers_40013400_IRQ_IDX_2_VAL_priority
#define DT_N_S_soc_S_timers_40013400_IRQ_NAME_trgcom_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_timers_40013400_IRQ_NAME_trgcom_CONTROLLER DT_N_S_soc_S_timers_40013400_IRQ_IDX_2_CONTROLLER
#define DT_N_S_soc_S_timers_40013400_IRQ_NAME_cc_VAL_irq DT_N_S_soc_S_timers_40013400_IRQ_IDX_3_VAL_irq
#define DT_N_S_soc_S_timers_40013400_IRQ_NAME_cc_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_timers_40013400_IRQ_NAME_cc_VAL_priority DT_N_S_soc_S_timers_40013400_IRQ_IDX_3_VAL_priority
#define DT_N_S_soc_S_timers_40013400_IRQ_NAME_cc_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_timers_40013400_IRQ_NAME_cc_CONTROLLER DT_N_S_soc_S_timers_40013400_IRQ_IDX_3_CONTROLLER
#define DT_N_S_soc_S_timers_40013400_COMPAT_MATCHES_st_stm32_timers 1
#define DT_N_S_soc_S_timers_40013400_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40013400_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_timers_40013400_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40013400_COMPAT_MODEL_IDX_0 "stm32-timers"
#define DT_N_S_soc_S_timers_40013400_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_timers_40013400_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_timers_40013400_P_reg {1073820672 /* 0x40013400 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_timers_40013400_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40013400_P_reg_IDX_0 1073820672
#define DT_N_S_soc_S_timers_40013400_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_timers_40013400_P_reg_IDX_1 1024
#define DT_N_S_soc_S_timers_40013400_P_reg_EXISTS 1
#define DT_N_S_soc_S_timers_40013400_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40013400_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_46020c00
#define DT_N_S_soc_S_timers_40013400_P_clocks_IDX_0_VAL_bus 164
#define DT_N_S_soc_S_timers_40013400_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_timers_40013400_P_clocks_IDX_0_VAL_bits 8192
#define DT_N_S_soc_S_timers_40013400_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_timers_40013400_P_clocks_IDX_0_FOREACH_CELL(fn) fn(DT_N_S_soc_S_timers_40013400, clocks, 0, bus) \
	fn(DT_N_S_soc_S_timers_40013400, clocks, 0, bits)
#define DT_N_S_soc_S_timers_40013400_P_clocks_IDX_0_FOREACH_CELL_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40013400, clocks, 0, bus) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_timers_40013400, clocks, 0, bits)
#define DT_N_S_soc_S_timers_40013400_P_clocks_IDX_0_NUM_CELLS 2
#define DT_N_S_soc_S_timers_40013400_P_clocks_IDX_1_EXISTS 1
#define DT_N_S_soc_S_timers_40013400_P_clocks_IDX_1_PH DT_N_S_soc_S_rcc_46020c00
#define DT_N_S_soc_S_timers_40013400_P_clocks_IDX_1_VAL_bus 14
#define DT_N_S_soc_S_timers_40013400_P_clocks_IDX_1_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_timers_40013400_P_clocks_IDX_1_VAL_bits 255
#define DT_N_S_soc_S_timers_40013400_P_clocks_IDX_1_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_timers_40013400_P_clocks_IDX_1_FOREACH_CELL(fn) fn(DT_N_S_soc_S_timers_40013400, clocks, 1, bus) \
	fn(DT_N_S_soc_S_timers_40013400, clocks, 1, bits)
#define DT_N_S_soc_S_timers_40013400_P_clocks_IDX_1_FOREACH_CELL_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40013400, clocks, 1, bus) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_timers_40013400, clocks, 1, bits)
#define DT_N_S_soc_S_timers_40013400_P_clocks_IDX_1_NUM_CELLS 2
#define DT_N_S_soc_S_timers_40013400_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40013400, clocks, 0) \
	fn(DT_N_S_soc_S_timers_40013400, clocks, 1)
#define DT_N_S_soc_S_timers_40013400_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40013400, clocks, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_timers_40013400, clocks, 1)
#define DT_N_S_soc_S_timers_40013400_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40013400, clocks, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40013400, clocks, 1, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40013400_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40013400, clocks, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_timers_40013400, clocks, 1, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40013400_P_clocks_LEN 2
#define DT_N_S_soc_S_timers_40013400_P_clocks_EXISTS 1
#define DT_N_S_soc_S_timers_40013400_P_resets_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40013400_P_resets_IDX_0_PH DT_N_S_soc_S_rcc_46020c00_S_reset_controller
#define DT_N_S_soc_S_timers_40013400_P_resets_IDX_0_VAL_id 3981
#define DT_N_S_soc_S_timers_40013400_P_resets_IDX_0_VAL_id_EXISTS 1
#define DT_N_S_soc_S_timers_40013400_P_resets_IDX_0_FOREACH_CELL(fn) fn(DT_N_S_soc_S_timers_40013400, resets, 0, id)
#define DT_N_S_soc_S_timers_40013400_P_resets_IDX_0_FOREACH_CELL_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40013400, resets, 0, id)
#define DT_N_S_soc_S_timers_40013400_P_resets_IDX_0_NUM_CELLS 1
#define DT_N_S_soc_S_timers_40013400_P_resets_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40013400, resets, 0)
#define DT_N_S_soc_S_timers_40013400_P_resets_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40013400, resets, 0)
#define DT_N_S_soc_S_timers_40013400_P_resets_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40013400, resets, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40013400_P_resets_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40013400, resets, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40013400_P_resets_LEN 1
#define DT_N_S_soc_S_timers_40013400_P_resets_EXISTS 1
#define DT_N_S_soc_S_timers_40013400_P_st_countermode 0
#define DT_N_S_soc_S_timers_40013400_P_st_countermode_EXISTS 1
#define DT_N_S_soc_S_timers_40013400_P_st_deadtime 0
#define DT_N_S_soc_S_timers_40013400_P_st_deadtime_EXISTS 1
#define DT_N_S_soc_S_timers_40013400_P_status "disabled"
#define DT_N_S_soc_S_timers_40013400_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_timers_40013400_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_timers_40013400_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_timers_40013400_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_timers_40013400_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40013400_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_timers_40013400_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_timers_40013400_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_timers_40013400_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40013400, status, 0)
#define DT_N_S_soc_S_timers_40013400_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40013400, status, 0)
#define DT_N_S_soc_S_timers_40013400_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40013400, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40013400_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40013400, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40013400_P_status_LEN 1
#define DT_N_S_soc_S_timers_40013400_P_status_EXISTS 1
#define DT_N_S_soc_S_timers_40013400_P_compatible {"st,stm32-timers"}
#define DT_N_S_soc_S_timers_40013400_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40013400_P_compatible_IDX_0 "st,stm32-timers"
#define DT_N_S_soc_S_timers_40013400_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-timers
#define DT_N_S_soc_S_timers_40013400_P_compatible_IDX_0_STRING_TOKEN st_stm32_timers
#define DT_N_S_soc_S_timers_40013400_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_TIMERS
#define DT_N_S_soc_S_timers_40013400_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40013400, compatible, 0)
#define DT_N_S_soc_S_timers_40013400_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40013400, compatible, 0)
#define DT_N_S_soc_S_timers_40013400_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40013400, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40013400_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40013400, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40013400_P_compatible_LEN 1
#define DT_N_S_soc_S_timers_40013400_P_compatible_EXISTS 1
#define DT_N_S_soc_S_timers_40013400_P_interrupts {51 /* 0x33 */, 0 /* 0x0 */, 52 /* 0x34 */, 0 /* 0x0 */, 53 /* 0x35 */, 0 /* 0x0 */, 54 /* 0x36 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_timers_40013400_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40013400_P_interrupts_IDX_0 51
#define DT_N_S_soc_S_timers_40013400_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_timers_40013400_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_timers_40013400_P_interrupts_IDX_2_EXISTS 1
#define DT_N_S_soc_S_timers_40013400_P_interrupts_IDX_2 52
#define DT_N_S_soc_S_timers_40013400_P_interrupts_IDX_3_EXISTS 1
#define DT_N_S_soc_S_timers_40013400_P_interrupts_IDX_3 0
#define DT_N_S_soc_S_timers_40013400_P_interrupts_IDX_4_EXISTS 1
#define DT_N_S_soc_S_timers_40013400_P_interrupts_IDX_4 53
#define DT_N_S_soc_S_timers_40013400_P_interrupts_IDX_5_EXISTS 1
#define DT_N_S_soc_S_timers_40013400_P_interrupts_IDX_5 0
#define DT_N_S_soc_S_timers_40013400_P_interrupts_IDX_6_EXISTS 1
#define DT_N_S_soc_S_timers_40013400_P_interrupts_IDX_6 54
#define DT_N_S_soc_S_timers_40013400_P_interrupts_IDX_7_EXISTS 1
#define DT_N_S_soc_S_timers_40013400_P_interrupts_IDX_7 0
#define DT_N_S_soc_S_timers_40013400_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_timers_40013400_P_interrupt_names {"brk", "up", "trgcom", "cc"}
#define DT_N_S_soc_S_timers_40013400_P_interrupt_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40013400_P_interrupt_names_IDX_0 "brk"
#define DT_N_S_soc_S_timers_40013400_P_interrupt_names_IDX_0_STRING_UNQUOTED brk
#define DT_N_S_soc_S_timers_40013400_P_interrupt_names_IDX_0_STRING_TOKEN brk
#define DT_N_S_soc_S_timers_40013400_P_interrupt_names_IDX_0_STRING_UPPER_TOKEN BRK
#define DT_N_S_soc_S_timers_40013400_P_interrupt_names_IDX_1_EXISTS 1
#define DT_N_S_soc_S_timers_40013400_P_interrupt_names_IDX_1 "up"
#define DT_N_S_soc_S_timers_40013400_P_interrupt_names_IDX_1_STRING_UNQUOTED up
#define DT_N_S_soc_S_timers_40013400_P_interrupt_names_IDX_1_STRING_TOKEN up
#define DT_N_S_soc_S_timers_40013400_P_interrupt_names_IDX_1_STRING_UPPER_TOKEN UP
#define DT_N_S_soc_S_timers_40013400_P_interrupt_names_IDX_2_EXISTS 1
#define DT_N_S_soc_S_timers_40013400_P_interrupt_names_IDX_2 "trgcom"
#define DT_N_S_soc_S_timers_40013400_P_interrupt_names_IDX_2_STRING_UNQUOTED trgcom
#define DT_N_S_soc_S_timers_40013400_P_interrupt_names_IDX_2_STRING_TOKEN trgcom
#define DT_N_S_soc_S_timers_40013400_P_interrupt_names_IDX_2_STRING_UPPER_TOKEN TRGCOM
#define DT_N_S_soc_S_timers_40013400_P_interrupt_names_IDX_3_EXISTS 1
#define DT_N_S_soc_S_timers_40013400_P_interrupt_names_IDX_3 "cc"
#define DT_N_S_soc_S_timers_40013400_P_interrupt_names_IDX_3_STRING_UNQUOTED cc
#define DT_N_S_soc_S_timers_40013400_P_interrupt_names_IDX_3_STRING_TOKEN cc
#define DT_N_S_soc_S_timers_40013400_P_interrupt_names_IDX_3_STRING_UPPER_TOKEN CC
#define DT_N_S_soc_S_timers_40013400_P_interrupt_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40013400, interrupt_names, 0) \
	fn(DT_N_S_soc_S_timers_40013400, interrupt_names, 1) \
	fn(DT_N_S_soc_S_timers_40013400, interrupt_names, 2) \
	fn(DT_N_S_soc_S_timers_40013400, interrupt_names, 3)
#define DT_N_S_soc_S_timers_40013400_P_interrupt_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40013400, interrupt_names, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_timers_40013400, interrupt_names, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_timers_40013400, interrupt_names, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_timers_40013400, interrupt_names, 3)
#define DT_N_S_soc_S_timers_40013400_P_interrupt_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40013400, interrupt_names, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40013400, interrupt_names, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40013400, interrupt_names, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40013400, interrupt_names, 3, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40013400_P_interrupt_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40013400, interrupt_names, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_timers_40013400, interrupt_names, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_timers_40013400, interrupt_names, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_timers_40013400, interrupt_names, 3, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40013400_P_interrupt_names_LEN 4
#define DT_N_S_soc_S_timers_40013400_P_interrupt_names_EXISTS 1
#define DT_N_S_soc_S_timers_40013400_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_timers_40013400_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_timers_40013400_P_wakeup_source 0
#define DT_N_S_soc_S_timers_40013400_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_timers_40013400_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_timers_40013400_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/timers@40013400/counter
 *
 * Node identifier: DT_N_S_soc_S_timers_40013400_S_counter
 *
 * Binding (compatible = st,stm32-counter):
 *   $ZEPHYR_BASE\dts\bindings\counter\st,stm32-counter.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_timers_40013400_S_counter_PATH "/soc/timers@40013400/counter"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_timers_40013400_S_counter_FULL_NAME "counter"
#define DT_N_S_soc_S_timers_40013400_S_counter_FULL_NAME_UNQUOTED counter
#define DT_N_S_soc_S_timers_40013400_S_counter_FULL_NAME_TOKEN counter
#define DT_N_S_soc_S_timers_40013400_S_counter_FULL_NAME_UPPER_TOKEN COUNTER

/* Node parent (/soc/timers@40013400) identifier: */
#define DT_N_S_soc_S_timers_40013400_S_counter_PARENT DT_N_S_soc_S_timers_40013400

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_timers_40013400_S_counter_CHILD_IDX 1

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_timers_40013400_S_counter_NODELABEL_NUM 0
#define DT_N_S_soc_S_timers_40013400_S_counter_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_S_timers_40013400_S_counter_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_soc_S_timers_40013400_S_counter_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_timers_40013400) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_timers_40013400_S_counter_CHILD_NUM 0
#define DT_N_S_soc_S_timers_40013400_S_counter_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_timers_40013400_S_counter_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_timers_40013400_S_counter_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_timers_40013400_S_counter_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_timers_40013400_S_counter_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_timers_40013400_S_counter_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_timers_40013400_S_counter_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_timers_40013400_S_counter_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_timers_40013400_S_counter_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_timers_40013400_S_counter_HASH Uq1ZlAm_aEQzTHrsxOMDcKgcF4MMnupKoZycdaCT7Oc

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_timers_40013400_S_counter_ORD 191
#define DT_N_S_soc_S_timers_40013400_S_counter_ORD_STR_SORTABLE 00191

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_timers_40013400_S_counter_REQUIRES_ORDS \
	190, /* /soc/timers@40013400 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_timers_40013400_S_counter_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_timers_40013400_S_counter_EXISTS 1
#define DT_N_INST_7_st_stm32_counter DT_N_S_soc_S_timers_40013400_S_counter

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_timers_40013400_S_counter_REG_NUM 0
#define DT_N_S_soc_S_timers_40013400_S_counter_RANGES_NUM 0
#define DT_N_S_soc_S_timers_40013400_S_counter_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_timers_40013400_S_counter_IRQ_NUM 0
#define DT_N_S_soc_S_timers_40013400_S_counter_IRQ_LEVEL 0
#define DT_N_S_soc_S_timers_40013400_S_counter_COMPAT_MATCHES_st_stm32_counter 1
#define DT_N_S_soc_S_timers_40013400_S_counter_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40013400_S_counter_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_timers_40013400_S_counter_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40013400_S_counter_COMPAT_MODEL_IDX_0 "stm32-counter"
#define DT_N_S_soc_S_timers_40013400_S_counter_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_timers_40013400_S_counter_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_timers_40013400_S_counter_P_status "disabled"
#define DT_N_S_soc_S_timers_40013400_S_counter_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_timers_40013400_S_counter_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_timers_40013400_S_counter_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_timers_40013400_S_counter_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_timers_40013400_S_counter_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40013400_S_counter_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_timers_40013400_S_counter_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_timers_40013400_S_counter_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_timers_40013400_S_counter_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40013400_S_counter, status, 0)
#define DT_N_S_soc_S_timers_40013400_S_counter_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40013400_S_counter, status, 0)
#define DT_N_S_soc_S_timers_40013400_S_counter_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40013400_S_counter, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40013400_S_counter_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40013400_S_counter, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40013400_S_counter_P_status_LEN 1
#define DT_N_S_soc_S_timers_40013400_S_counter_P_status_EXISTS 1
#define DT_N_S_soc_S_timers_40013400_S_counter_P_compatible {"st,stm32-counter"}
#define DT_N_S_soc_S_timers_40013400_S_counter_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40013400_S_counter_P_compatible_IDX_0 "st,stm32-counter"
#define DT_N_S_soc_S_timers_40013400_S_counter_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-counter
#define DT_N_S_soc_S_timers_40013400_S_counter_P_compatible_IDX_0_STRING_TOKEN st_stm32_counter
#define DT_N_S_soc_S_timers_40013400_S_counter_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_COUNTER
#define DT_N_S_soc_S_timers_40013400_S_counter_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40013400_S_counter, compatible, 0)
#define DT_N_S_soc_S_timers_40013400_S_counter_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40013400_S_counter, compatible, 0)
#define DT_N_S_soc_S_timers_40013400_S_counter_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40013400_S_counter, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40013400_S_counter_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40013400_S_counter, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40013400_S_counter_P_compatible_LEN 1
#define DT_N_S_soc_S_timers_40013400_S_counter_P_compatible_EXISTS 1
#define DT_N_S_soc_S_timers_40013400_S_counter_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_timers_40013400_S_counter_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_timers_40013400_S_counter_P_wakeup_source 0
#define DT_N_S_soc_S_timers_40013400_S_counter_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_timers_40013400_S_counter_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_timers_40013400_S_counter_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/timers@40013400/pwm
 *
 * Node identifier: DT_N_S_soc_S_timers_40013400_S_pwm
 *
 * Binding (compatible = st,stm32-pwm):
 *   $ZEPHYR_BASE\dts\bindings\pwm\st,stm32-pwm.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_timers_40013400_S_pwm_PATH "/soc/timers@40013400/pwm"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_timers_40013400_S_pwm_FULL_NAME "pwm"
#define DT_N_S_soc_S_timers_40013400_S_pwm_FULL_NAME_UNQUOTED pwm
#define DT_N_S_soc_S_timers_40013400_S_pwm_FULL_NAME_TOKEN pwm
#define DT_N_S_soc_S_timers_40013400_S_pwm_FULL_NAME_UPPER_TOKEN PWM

/* Node parent (/soc/timers@40013400) identifier: */
#define DT_N_S_soc_S_timers_40013400_S_pwm_PARENT DT_N_S_soc_S_timers_40013400

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_timers_40013400_S_pwm_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_timers_40013400_S_pwm_NODELABEL_NUM 0
#define DT_N_S_soc_S_timers_40013400_S_pwm_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_S_timers_40013400_S_pwm_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_soc_S_timers_40013400_S_pwm_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_timers_40013400) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_timers_40013400_S_pwm_CHILD_NUM 0
#define DT_N_S_soc_S_timers_40013400_S_pwm_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_timers_40013400_S_pwm_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_timers_40013400_S_pwm_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_timers_40013400_S_pwm_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_timers_40013400_S_pwm_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_timers_40013400_S_pwm_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_timers_40013400_S_pwm_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_timers_40013400_S_pwm_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_timers_40013400_S_pwm_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_timers_40013400_S_pwm_HASH _RxktOOKFZWf2oilmHATi7Qrz3qCO_0xGy1qTQJh3SE

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_timers_40013400_S_pwm_ORD 192
#define DT_N_S_soc_S_timers_40013400_S_pwm_ORD_STR_SORTABLE 00192

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_timers_40013400_S_pwm_REQUIRES_ORDS \
	190, /* /soc/timers@40013400 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_timers_40013400_S_pwm_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_timers_40013400_S_pwm_EXISTS 1
#define DT_N_INST_7_st_stm32_pwm DT_N_S_soc_S_timers_40013400_S_pwm

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_timers_40013400_S_pwm_REG_NUM 0
#define DT_N_S_soc_S_timers_40013400_S_pwm_RANGES_NUM 0
#define DT_N_S_soc_S_timers_40013400_S_pwm_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_timers_40013400_S_pwm_IRQ_NUM 0
#define DT_N_S_soc_S_timers_40013400_S_pwm_IRQ_LEVEL 0
#define DT_N_S_soc_S_timers_40013400_S_pwm_COMPAT_MATCHES_st_stm32_pwm 1
#define DT_N_S_soc_S_timers_40013400_S_pwm_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40013400_S_pwm_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_timers_40013400_S_pwm_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40013400_S_pwm_COMPAT_MODEL_IDX_0 "stm32-pwm"
#define DT_N_S_soc_S_timers_40013400_S_pwm_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_timers_40013400_S_pwm_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_timers_40013400_S_pwm_P_four_channel_capture_support 0
#define DT_N_S_soc_S_timers_40013400_S_pwm_P_four_channel_capture_support_EXISTS 1
#define DT_N_S_soc_S_timers_40013400_S_pwm_P_status "disabled"
#define DT_N_S_soc_S_timers_40013400_S_pwm_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_timers_40013400_S_pwm_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_timers_40013400_S_pwm_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_timers_40013400_S_pwm_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_timers_40013400_S_pwm_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40013400_S_pwm_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_timers_40013400_S_pwm_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_timers_40013400_S_pwm_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_timers_40013400_S_pwm_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40013400_S_pwm, status, 0)
#define DT_N_S_soc_S_timers_40013400_S_pwm_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40013400_S_pwm, status, 0)
#define DT_N_S_soc_S_timers_40013400_S_pwm_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40013400_S_pwm, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40013400_S_pwm_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40013400_S_pwm, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40013400_S_pwm_P_status_LEN 1
#define DT_N_S_soc_S_timers_40013400_S_pwm_P_status_EXISTS 1
#define DT_N_S_soc_S_timers_40013400_S_pwm_P_compatible {"st,stm32-pwm"}
#define DT_N_S_soc_S_timers_40013400_S_pwm_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40013400_S_pwm_P_compatible_IDX_0 "st,stm32-pwm"
#define DT_N_S_soc_S_timers_40013400_S_pwm_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-pwm
#define DT_N_S_soc_S_timers_40013400_S_pwm_P_compatible_IDX_0_STRING_TOKEN st_stm32_pwm
#define DT_N_S_soc_S_timers_40013400_S_pwm_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_PWM
#define DT_N_S_soc_S_timers_40013400_S_pwm_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40013400_S_pwm, compatible, 0)
#define DT_N_S_soc_S_timers_40013400_S_pwm_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40013400_S_pwm, compatible, 0)
#define DT_N_S_soc_S_timers_40013400_S_pwm_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40013400_S_pwm, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40013400_S_pwm_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40013400_S_pwm, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40013400_S_pwm_P_compatible_LEN 1
#define DT_N_S_soc_S_timers_40013400_S_pwm_P_compatible_EXISTS 1
#define DT_N_S_soc_S_timers_40013400_S_pwm_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_timers_40013400_S_pwm_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_timers_40013400_S_pwm_P_wakeup_source 0
#define DT_N_S_soc_S_timers_40013400_S_pwm_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_timers_40013400_S_pwm_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_timers_40013400_S_pwm_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/timers@40013400/qdec
 *
 * Node identifier: DT_N_S_soc_S_timers_40013400_S_qdec
 *
 * Binding (compatible = st,stm32-qdec):
 *   $ZEPHYR_BASE\dts\bindings\sensor\st,stm32-qdec.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_timers_40013400_S_qdec_PATH "/soc/timers@40013400/qdec"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_timers_40013400_S_qdec_FULL_NAME "qdec"
#define DT_N_S_soc_S_timers_40013400_S_qdec_FULL_NAME_UNQUOTED qdec
#define DT_N_S_soc_S_timers_40013400_S_qdec_FULL_NAME_TOKEN qdec
#define DT_N_S_soc_S_timers_40013400_S_qdec_FULL_NAME_UPPER_TOKEN QDEC

/* Node parent (/soc/timers@40013400) identifier: */
#define DT_N_S_soc_S_timers_40013400_S_qdec_PARENT DT_N_S_soc_S_timers_40013400

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_timers_40013400_S_qdec_CHILD_IDX 2

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_timers_40013400_S_qdec_NODELABEL_NUM 0
#define DT_N_S_soc_S_timers_40013400_S_qdec_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_S_timers_40013400_S_qdec_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_soc_S_timers_40013400_S_qdec_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_timers_40013400) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_timers_40013400_S_qdec_CHILD_NUM 0
#define DT_N_S_soc_S_timers_40013400_S_qdec_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_timers_40013400_S_qdec_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_timers_40013400_S_qdec_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_timers_40013400_S_qdec_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_timers_40013400_S_qdec_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_timers_40013400_S_qdec_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_timers_40013400_S_qdec_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_timers_40013400_S_qdec_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_timers_40013400_S_qdec_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_timers_40013400_S_qdec_HASH BFDRq_VhlZoMiQzn4wkHhwfPzJOfS8CeuuJpL42mkT8

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_timers_40013400_S_qdec_ORD 193
#define DT_N_S_soc_S_timers_40013400_S_qdec_ORD_STR_SORTABLE 00193

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_timers_40013400_S_qdec_REQUIRES_ORDS \
	190, /* /soc/timers@40013400 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_timers_40013400_S_qdec_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_timers_40013400_S_qdec_EXISTS 1
#define DT_N_INST_5_st_stm32_qdec DT_N_S_soc_S_timers_40013400_S_qdec

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_timers_40013400_S_qdec_REG_NUM 0
#define DT_N_S_soc_S_timers_40013400_S_qdec_RANGES_NUM 0
#define DT_N_S_soc_S_timers_40013400_S_qdec_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_timers_40013400_S_qdec_IRQ_NUM 0
#define DT_N_S_soc_S_timers_40013400_S_qdec_IRQ_LEVEL 0
#define DT_N_S_soc_S_timers_40013400_S_qdec_COMPAT_MATCHES_st_stm32_qdec 1
#define DT_N_S_soc_S_timers_40013400_S_qdec_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40013400_S_qdec_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_timers_40013400_S_qdec_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40013400_S_qdec_COMPAT_MODEL_IDX_0 "stm32-qdec"
#define DT_N_S_soc_S_timers_40013400_S_qdec_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_timers_40013400_S_qdec_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_timers_40013400_S_qdec_P_st_encoder_mode 1
#define DT_N_S_soc_S_timers_40013400_S_qdec_P_st_encoder_mode_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_timers_40013400_S_qdec_P_st_encoder_mode_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40013400_S_qdec_P_st_encoder_mode_IDX_0_ENUM_VAL_1_EXISTS 1
#define DT_N_S_soc_S_timers_40013400_S_qdec_P_st_encoder_mode_ENUM_VAL_1_EXISTS 1
#define DT_N_S_soc_S_timers_40013400_S_qdec_P_st_encoder_mode_EXISTS 1
#define DT_N_S_soc_S_timers_40013400_S_qdec_P_st_input_polarity_inverted 0
#define DT_N_S_soc_S_timers_40013400_S_qdec_P_st_input_polarity_inverted_EXISTS 1
#define DT_N_S_soc_S_timers_40013400_S_qdec_P_st_input_filter_level 0
#define DT_N_S_soc_S_timers_40013400_S_qdec_P_st_input_filter_level_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_timers_40013400_S_qdec_P_st_input_filter_level_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40013400_S_qdec_P_st_input_filter_level_IDX_0_ENUM_VAL_0_EXISTS 1
#define DT_N_S_soc_S_timers_40013400_S_qdec_P_st_input_filter_level_ENUM_VAL_0_EXISTS 1
#define DT_N_S_soc_S_timers_40013400_S_qdec_P_st_input_filter_level_EXISTS 1
#define DT_N_S_soc_S_timers_40013400_S_qdec_P_status "disabled"
#define DT_N_S_soc_S_timers_40013400_S_qdec_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_timers_40013400_S_qdec_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_timers_40013400_S_qdec_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_timers_40013400_S_qdec_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_timers_40013400_S_qdec_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40013400_S_qdec_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_timers_40013400_S_qdec_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_timers_40013400_S_qdec_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_timers_40013400_S_qdec_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40013400_S_qdec, status, 0)
#define DT_N_S_soc_S_timers_40013400_S_qdec_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40013400_S_qdec, status, 0)
#define DT_N_S_soc_S_timers_40013400_S_qdec_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40013400_S_qdec, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40013400_S_qdec_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40013400_S_qdec, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40013400_S_qdec_P_status_LEN 1
#define DT_N_S_soc_S_timers_40013400_S_qdec_P_status_EXISTS 1
#define DT_N_S_soc_S_timers_40013400_S_qdec_P_compatible {"st,stm32-qdec"}
#define DT_N_S_soc_S_timers_40013400_S_qdec_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40013400_S_qdec_P_compatible_IDX_0 "st,stm32-qdec"
#define DT_N_S_soc_S_timers_40013400_S_qdec_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-qdec
#define DT_N_S_soc_S_timers_40013400_S_qdec_P_compatible_IDX_0_STRING_TOKEN st_stm32_qdec
#define DT_N_S_soc_S_timers_40013400_S_qdec_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_QDEC
#define DT_N_S_soc_S_timers_40013400_S_qdec_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40013400_S_qdec, compatible, 0)
#define DT_N_S_soc_S_timers_40013400_S_qdec_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40013400_S_qdec, compatible, 0)
#define DT_N_S_soc_S_timers_40013400_S_qdec_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40013400_S_qdec, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40013400_S_qdec_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40013400_S_qdec, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40013400_S_qdec_P_compatible_LEN 1
#define DT_N_S_soc_S_timers_40013400_S_qdec_P_compatible_EXISTS 1
#define DT_N_S_soc_S_timers_40013400_S_qdec_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_timers_40013400_S_qdec_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_timers_40013400_S_qdec_P_wakeup_source 0
#define DT_N_S_soc_S_timers_40013400_S_qdec_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_timers_40013400_S_qdec_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_timers_40013400_S_qdec_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/timers@40014000
 *
 * Node identifier: DT_N_S_soc_S_timers_40014000
 *
 * Binding (compatible = st,stm32-timers):
 *   $ZEPHYR_BASE\dts\bindings\timer\st,stm32-timers.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_timers_40014000_PATH "/soc/timers@40014000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_timers_40014000_FULL_NAME "timers@40014000"
#define DT_N_S_soc_S_timers_40014000_FULL_NAME_UNQUOTED timers@40014000
#define DT_N_S_soc_S_timers_40014000_FULL_NAME_TOKEN timers_40014000
#define DT_N_S_soc_S_timers_40014000_FULL_NAME_UPPER_TOKEN TIMERS_40014000

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_timers_40014000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_timers_40014000_CHILD_IDX 36

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_timers_40014000_NODELABEL_NUM 1
#define DT_N_S_soc_S_timers_40014000_FOREACH_NODELABEL(fn) fn(timers15)
#define DT_N_S_soc_S_timers_40014000_FOREACH_NODELABEL_VARGS(fn, ...) fn(timers15, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40014000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_timers_40014000_CHILD_NUM 2
#define DT_N_S_soc_S_timers_40014000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_timers_40014000_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_timers_40014000_S_pwm) fn(DT_N_S_soc_S_timers_40014000_S_counter)
#define DT_N_S_soc_S_timers_40014000_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40014000_S_pwm) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timers_40014000_S_counter)
#define DT_N_S_soc_S_timers_40014000_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40014000_S_pwm, __VA_ARGS__) fn(DT_N_S_soc_S_timers_40014000_S_counter, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40014000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40014000_S_pwm, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timers_40014000_S_counter, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40014000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_timers_40014000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_timers_40014000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_timers_40014000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_timers_40014000_HASH lq5p3vgPpp0Pc1e97jH3shzpysrGZocBMMy1grfenUs

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_timers_40014000_ORD 194
#define DT_N_S_soc_S_timers_40014000_ORD_STR_SORTABLE 00194

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_timers_40014000_REQUIRES_ORDS \
	4, /* /soc */ \
	5, /* /soc/interrupt-controller@e000e100 */ \
	9, /* /soc/rcc@46020c00 */ \
	75, /* /soc/rcc@46020c00/reset-controller */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_timers_40014000_SUPPORTS_ORDS \
	195, /* /soc/timers@40014000/counter */ \
	196, /* /soc/timers@40014000/pwm */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_timers_40014000_EXISTS 1
#define DT_N_INST_8_st_stm32_timers DT_N_S_soc_S_timers_40014000
#define DT_N_NODELABEL_timers15     DT_N_S_soc_S_timers_40014000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_timers_40014000_REG_NUM 1
#define DT_N_S_soc_S_timers_40014000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40014000_REG_IDX_0_VAL_ADDRESS 1073823744 /* 0x40014000 */
#define DT_N_S_soc_S_timers_40014000_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_timers_40014000_RANGES_NUM 0
#define DT_N_S_soc_S_timers_40014000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_timers_40014000_IRQ_NUM 1
#define DT_N_S_soc_S_timers_40014000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40014000_IRQ_IDX_0_VAL_irq 69
#define DT_N_S_soc_S_timers_40014000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_timers_40014000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40014000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_timers_40014000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_timers_40014000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_timers_40014000_IRQ_LEVEL 1
#define DT_N_S_soc_S_timers_40014000_IRQ_NAME_global_VAL_irq DT_N_S_soc_S_timers_40014000_IRQ_IDX_0_VAL_irq
#define DT_N_S_soc_S_timers_40014000_IRQ_NAME_global_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_timers_40014000_IRQ_NAME_global_VAL_priority DT_N_S_soc_S_timers_40014000_IRQ_IDX_0_VAL_priority
#define DT_N_S_soc_S_timers_40014000_IRQ_NAME_global_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_timers_40014000_IRQ_NAME_global_CONTROLLER DT_N_S_soc_S_timers_40014000_IRQ_IDX_0_CONTROLLER
#define DT_N_S_soc_S_timers_40014000_COMPAT_MATCHES_st_stm32_timers 1
#define DT_N_S_soc_S_timers_40014000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40014000_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_timers_40014000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40014000_COMPAT_MODEL_IDX_0 "stm32-timers"
#define DT_N_S_soc_S_timers_40014000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_timers_40014000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_timers_40014000_P_reg {1073823744 /* 0x40014000 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_timers_40014000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40014000_P_reg_IDX_0 1073823744
#define DT_N_S_soc_S_timers_40014000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_timers_40014000_P_reg_IDX_1 1024
#define DT_N_S_soc_S_timers_40014000_P_reg_EXISTS 1
#define DT_N_S_soc_S_timers_40014000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40014000_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_46020c00
#define DT_N_S_soc_S_timers_40014000_P_clocks_IDX_0_VAL_bus 164
#define DT_N_S_soc_S_timers_40014000_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_timers_40014000_P_clocks_IDX_0_VAL_bits 65536
#define DT_N_S_soc_S_timers_40014000_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_timers_40014000_P_clocks_IDX_0_FOREACH_CELL(fn) fn(DT_N_S_soc_S_timers_40014000, clocks, 0, bus) \
	fn(DT_N_S_soc_S_timers_40014000, clocks, 0, bits)
#define DT_N_S_soc_S_timers_40014000_P_clocks_IDX_0_FOREACH_CELL_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40014000, clocks, 0, bus) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_timers_40014000, clocks, 0, bits)
#define DT_N_S_soc_S_timers_40014000_P_clocks_IDX_0_NUM_CELLS 2
#define DT_N_S_soc_S_timers_40014000_P_clocks_IDX_1_EXISTS 1
#define DT_N_S_soc_S_timers_40014000_P_clocks_IDX_1_PH DT_N_S_soc_S_rcc_46020c00
#define DT_N_S_soc_S_timers_40014000_P_clocks_IDX_1_VAL_bus 14
#define DT_N_S_soc_S_timers_40014000_P_clocks_IDX_1_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_timers_40014000_P_clocks_IDX_1_VAL_bits 255
#define DT_N_S_soc_S_timers_40014000_P_clocks_IDX_1_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_timers_40014000_P_clocks_IDX_1_FOREACH_CELL(fn) fn(DT_N_S_soc_S_timers_40014000, clocks, 1, bus) \
	fn(DT_N_S_soc_S_timers_40014000, clocks, 1, bits)
#define DT_N_S_soc_S_timers_40014000_P_clocks_IDX_1_FOREACH_CELL_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40014000, clocks, 1, bus) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_timers_40014000, clocks, 1, bits)
#define DT_N_S_soc_S_timers_40014000_P_clocks_IDX_1_NUM_CELLS 2
#define DT_N_S_soc_S_timers_40014000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40014000, clocks, 0) \
	fn(DT_N_S_soc_S_timers_40014000, clocks, 1)
#define DT_N_S_soc_S_timers_40014000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40014000, clocks, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_timers_40014000, clocks, 1)
#define DT_N_S_soc_S_timers_40014000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40014000, clocks, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40014000, clocks, 1, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40014000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40014000, clocks, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_timers_40014000, clocks, 1, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40014000_P_clocks_LEN 2
#define DT_N_S_soc_S_timers_40014000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_timers_40014000_P_resets_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40014000_P_resets_IDX_0_PH DT_N_S_soc_S_rcc_46020c00_S_reset_controller
#define DT_N_S_soc_S_timers_40014000_P_resets_IDX_0_VAL_id 3984
#define DT_N_S_soc_S_timers_40014000_P_resets_IDX_0_VAL_id_EXISTS 1
#define DT_N_S_soc_S_timers_40014000_P_resets_IDX_0_FOREACH_CELL(fn) fn(DT_N_S_soc_S_timers_40014000, resets, 0, id)
#define DT_N_S_soc_S_timers_40014000_P_resets_IDX_0_FOREACH_CELL_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40014000, resets, 0, id)
#define DT_N_S_soc_S_timers_40014000_P_resets_IDX_0_NUM_CELLS 1
#define DT_N_S_soc_S_timers_40014000_P_resets_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40014000, resets, 0)
#define DT_N_S_soc_S_timers_40014000_P_resets_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40014000, resets, 0)
#define DT_N_S_soc_S_timers_40014000_P_resets_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40014000, resets, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40014000_P_resets_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40014000, resets, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40014000_P_resets_LEN 1
#define DT_N_S_soc_S_timers_40014000_P_resets_EXISTS 1
#define DT_N_S_soc_S_timers_40014000_P_st_countermode 0
#define DT_N_S_soc_S_timers_40014000_P_st_countermode_EXISTS 1
#define DT_N_S_soc_S_timers_40014000_P_st_deadtime 0
#define DT_N_S_soc_S_timers_40014000_P_st_deadtime_EXISTS 1
#define DT_N_S_soc_S_timers_40014000_P_status "disabled"
#define DT_N_S_soc_S_timers_40014000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_timers_40014000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_timers_40014000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_timers_40014000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_timers_40014000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40014000_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_timers_40014000_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_timers_40014000_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_timers_40014000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40014000, status, 0)
#define DT_N_S_soc_S_timers_40014000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40014000, status, 0)
#define DT_N_S_soc_S_timers_40014000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40014000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40014000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40014000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40014000_P_status_LEN 1
#define DT_N_S_soc_S_timers_40014000_P_status_EXISTS 1
#define DT_N_S_soc_S_timers_40014000_P_compatible {"st,stm32-timers"}
#define DT_N_S_soc_S_timers_40014000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40014000_P_compatible_IDX_0 "st,stm32-timers"
#define DT_N_S_soc_S_timers_40014000_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-timers
#define DT_N_S_soc_S_timers_40014000_P_compatible_IDX_0_STRING_TOKEN st_stm32_timers
#define DT_N_S_soc_S_timers_40014000_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_TIMERS
#define DT_N_S_soc_S_timers_40014000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40014000, compatible, 0)
#define DT_N_S_soc_S_timers_40014000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40014000, compatible, 0)
#define DT_N_S_soc_S_timers_40014000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40014000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40014000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40014000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40014000_P_compatible_LEN 1
#define DT_N_S_soc_S_timers_40014000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_timers_40014000_P_interrupts {69 /* 0x45 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_timers_40014000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40014000_P_interrupts_IDX_0 69
#define DT_N_S_soc_S_timers_40014000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_timers_40014000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_timers_40014000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_timers_40014000_P_interrupt_names {"global"}
#define DT_N_S_soc_S_timers_40014000_P_interrupt_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40014000_P_interrupt_names_IDX_0 "global"
#define DT_N_S_soc_S_timers_40014000_P_interrupt_names_IDX_0_STRING_UNQUOTED global
#define DT_N_S_soc_S_timers_40014000_P_interrupt_names_IDX_0_STRING_TOKEN global
#define DT_N_S_soc_S_timers_40014000_P_interrupt_names_IDX_0_STRING_UPPER_TOKEN GLOBAL
#define DT_N_S_soc_S_timers_40014000_P_interrupt_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40014000, interrupt_names, 0)
#define DT_N_S_soc_S_timers_40014000_P_interrupt_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40014000, interrupt_names, 0)
#define DT_N_S_soc_S_timers_40014000_P_interrupt_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40014000, interrupt_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40014000_P_interrupt_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40014000, interrupt_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40014000_P_interrupt_names_LEN 1
#define DT_N_S_soc_S_timers_40014000_P_interrupt_names_EXISTS 1
#define DT_N_S_soc_S_timers_40014000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_timers_40014000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_timers_40014000_P_wakeup_source 0
#define DT_N_S_soc_S_timers_40014000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_timers_40014000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_timers_40014000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/timers@40014000/counter
 *
 * Node identifier: DT_N_S_soc_S_timers_40014000_S_counter
 *
 * Binding (compatible = st,stm32-counter):
 *   $ZEPHYR_BASE\dts\bindings\counter\st,stm32-counter.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_timers_40014000_S_counter_PATH "/soc/timers@40014000/counter"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_timers_40014000_S_counter_FULL_NAME "counter"
#define DT_N_S_soc_S_timers_40014000_S_counter_FULL_NAME_UNQUOTED counter
#define DT_N_S_soc_S_timers_40014000_S_counter_FULL_NAME_TOKEN counter
#define DT_N_S_soc_S_timers_40014000_S_counter_FULL_NAME_UPPER_TOKEN COUNTER

/* Node parent (/soc/timers@40014000) identifier: */
#define DT_N_S_soc_S_timers_40014000_S_counter_PARENT DT_N_S_soc_S_timers_40014000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_timers_40014000_S_counter_CHILD_IDX 1

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_timers_40014000_S_counter_NODELABEL_NUM 0
#define DT_N_S_soc_S_timers_40014000_S_counter_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_S_timers_40014000_S_counter_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_soc_S_timers_40014000_S_counter_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_timers_40014000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_timers_40014000_S_counter_CHILD_NUM 0
#define DT_N_S_soc_S_timers_40014000_S_counter_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_timers_40014000_S_counter_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_timers_40014000_S_counter_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_timers_40014000_S_counter_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_timers_40014000_S_counter_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_timers_40014000_S_counter_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_timers_40014000_S_counter_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_timers_40014000_S_counter_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_timers_40014000_S_counter_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_timers_40014000_S_counter_HASH HTxmpxrEMdGrjqKzwYEQ3Db8lHf9V4eSc5b5awosPW0

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_timers_40014000_S_counter_ORD 195
#define DT_N_S_soc_S_timers_40014000_S_counter_ORD_STR_SORTABLE 00195

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_timers_40014000_S_counter_REQUIRES_ORDS \
	194, /* /soc/timers@40014000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_timers_40014000_S_counter_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_timers_40014000_S_counter_EXISTS 1
#define DT_N_INST_8_st_stm32_counter DT_N_S_soc_S_timers_40014000_S_counter

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_timers_40014000_S_counter_REG_NUM 0
#define DT_N_S_soc_S_timers_40014000_S_counter_RANGES_NUM 0
#define DT_N_S_soc_S_timers_40014000_S_counter_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_timers_40014000_S_counter_IRQ_NUM 0
#define DT_N_S_soc_S_timers_40014000_S_counter_IRQ_LEVEL 0
#define DT_N_S_soc_S_timers_40014000_S_counter_COMPAT_MATCHES_st_stm32_counter 1
#define DT_N_S_soc_S_timers_40014000_S_counter_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40014000_S_counter_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_timers_40014000_S_counter_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40014000_S_counter_COMPAT_MODEL_IDX_0 "stm32-counter"
#define DT_N_S_soc_S_timers_40014000_S_counter_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_timers_40014000_S_counter_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_timers_40014000_S_counter_P_status "disabled"
#define DT_N_S_soc_S_timers_40014000_S_counter_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_timers_40014000_S_counter_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_timers_40014000_S_counter_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_timers_40014000_S_counter_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_timers_40014000_S_counter_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40014000_S_counter_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_timers_40014000_S_counter_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_timers_40014000_S_counter_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_timers_40014000_S_counter_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40014000_S_counter, status, 0)
#define DT_N_S_soc_S_timers_40014000_S_counter_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40014000_S_counter, status, 0)
#define DT_N_S_soc_S_timers_40014000_S_counter_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40014000_S_counter, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40014000_S_counter_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40014000_S_counter, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40014000_S_counter_P_status_LEN 1
#define DT_N_S_soc_S_timers_40014000_S_counter_P_status_EXISTS 1
#define DT_N_S_soc_S_timers_40014000_S_counter_P_compatible {"st,stm32-counter"}
#define DT_N_S_soc_S_timers_40014000_S_counter_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40014000_S_counter_P_compatible_IDX_0 "st,stm32-counter"
#define DT_N_S_soc_S_timers_40014000_S_counter_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-counter
#define DT_N_S_soc_S_timers_40014000_S_counter_P_compatible_IDX_0_STRING_TOKEN st_stm32_counter
#define DT_N_S_soc_S_timers_40014000_S_counter_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_COUNTER
#define DT_N_S_soc_S_timers_40014000_S_counter_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40014000_S_counter, compatible, 0)
#define DT_N_S_soc_S_timers_40014000_S_counter_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40014000_S_counter, compatible, 0)
#define DT_N_S_soc_S_timers_40014000_S_counter_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40014000_S_counter, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40014000_S_counter_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40014000_S_counter, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40014000_S_counter_P_compatible_LEN 1
#define DT_N_S_soc_S_timers_40014000_S_counter_P_compatible_EXISTS 1
#define DT_N_S_soc_S_timers_40014000_S_counter_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_timers_40014000_S_counter_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_timers_40014000_S_counter_P_wakeup_source 0
#define DT_N_S_soc_S_timers_40014000_S_counter_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_timers_40014000_S_counter_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_timers_40014000_S_counter_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/timers@40014000/pwm
 *
 * Node identifier: DT_N_S_soc_S_timers_40014000_S_pwm
 *
 * Binding (compatible = st,stm32-pwm):
 *   $ZEPHYR_BASE\dts\bindings\pwm\st,stm32-pwm.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_timers_40014000_S_pwm_PATH "/soc/timers@40014000/pwm"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_timers_40014000_S_pwm_FULL_NAME "pwm"
#define DT_N_S_soc_S_timers_40014000_S_pwm_FULL_NAME_UNQUOTED pwm
#define DT_N_S_soc_S_timers_40014000_S_pwm_FULL_NAME_TOKEN pwm
#define DT_N_S_soc_S_timers_40014000_S_pwm_FULL_NAME_UPPER_TOKEN PWM

/* Node parent (/soc/timers@40014000) identifier: */
#define DT_N_S_soc_S_timers_40014000_S_pwm_PARENT DT_N_S_soc_S_timers_40014000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_timers_40014000_S_pwm_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_timers_40014000_S_pwm_NODELABEL_NUM 0
#define DT_N_S_soc_S_timers_40014000_S_pwm_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_S_timers_40014000_S_pwm_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_soc_S_timers_40014000_S_pwm_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_timers_40014000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_timers_40014000_S_pwm_CHILD_NUM 0
#define DT_N_S_soc_S_timers_40014000_S_pwm_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_timers_40014000_S_pwm_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_timers_40014000_S_pwm_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_timers_40014000_S_pwm_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_timers_40014000_S_pwm_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_timers_40014000_S_pwm_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_timers_40014000_S_pwm_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_timers_40014000_S_pwm_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_timers_40014000_S_pwm_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_timers_40014000_S_pwm_HASH kSLo0yu1rvkKjWd1KPNaOZTkLqT1fXRh8ItGZQcov88

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_timers_40014000_S_pwm_ORD 196
#define DT_N_S_soc_S_timers_40014000_S_pwm_ORD_STR_SORTABLE 00196

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_timers_40014000_S_pwm_REQUIRES_ORDS \
	194, /* /soc/timers@40014000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_timers_40014000_S_pwm_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_timers_40014000_S_pwm_EXISTS 1
#define DT_N_INST_8_st_stm32_pwm DT_N_S_soc_S_timers_40014000_S_pwm

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_timers_40014000_S_pwm_REG_NUM 0
#define DT_N_S_soc_S_timers_40014000_S_pwm_RANGES_NUM 0
#define DT_N_S_soc_S_timers_40014000_S_pwm_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_timers_40014000_S_pwm_IRQ_NUM 0
#define DT_N_S_soc_S_timers_40014000_S_pwm_IRQ_LEVEL 0
#define DT_N_S_soc_S_timers_40014000_S_pwm_COMPAT_MATCHES_st_stm32_pwm 1
#define DT_N_S_soc_S_timers_40014000_S_pwm_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40014000_S_pwm_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_timers_40014000_S_pwm_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40014000_S_pwm_COMPAT_MODEL_IDX_0 "stm32-pwm"
#define DT_N_S_soc_S_timers_40014000_S_pwm_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_timers_40014000_S_pwm_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_timers_40014000_S_pwm_P_four_channel_capture_support 0
#define DT_N_S_soc_S_timers_40014000_S_pwm_P_four_channel_capture_support_EXISTS 1
#define DT_N_S_soc_S_timers_40014000_S_pwm_P_status "disabled"
#define DT_N_S_soc_S_timers_40014000_S_pwm_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_timers_40014000_S_pwm_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_timers_40014000_S_pwm_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_timers_40014000_S_pwm_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_timers_40014000_S_pwm_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40014000_S_pwm_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_timers_40014000_S_pwm_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_timers_40014000_S_pwm_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_timers_40014000_S_pwm_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40014000_S_pwm, status, 0)
#define DT_N_S_soc_S_timers_40014000_S_pwm_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40014000_S_pwm, status, 0)
#define DT_N_S_soc_S_timers_40014000_S_pwm_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40014000_S_pwm, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40014000_S_pwm_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40014000_S_pwm, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40014000_S_pwm_P_status_LEN 1
#define DT_N_S_soc_S_timers_40014000_S_pwm_P_status_EXISTS 1
#define DT_N_S_soc_S_timers_40014000_S_pwm_P_compatible {"st,stm32-pwm"}
#define DT_N_S_soc_S_timers_40014000_S_pwm_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40014000_S_pwm_P_compatible_IDX_0 "st,stm32-pwm"
#define DT_N_S_soc_S_timers_40014000_S_pwm_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-pwm
#define DT_N_S_soc_S_timers_40014000_S_pwm_P_compatible_IDX_0_STRING_TOKEN st_stm32_pwm
#define DT_N_S_soc_S_timers_40014000_S_pwm_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_PWM
#define DT_N_S_soc_S_timers_40014000_S_pwm_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40014000_S_pwm, compatible, 0)
#define DT_N_S_soc_S_timers_40014000_S_pwm_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40014000_S_pwm, compatible, 0)
#define DT_N_S_soc_S_timers_40014000_S_pwm_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40014000_S_pwm, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40014000_S_pwm_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40014000_S_pwm, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40014000_S_pwm_P_compatible_LEN 1
#define DT_N_S_soc_S_timers_40014000_S_pwm_P_compatible_EXISTS 1
#define DT_N_S_soc_S_timers_40014000_S_pwm_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_timers_40014000_S_pwm_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_timers_40014000_S_pwm_P_wakeup_source 0
#define DT_N_S_soc_S_timers_40014000_S_pwm_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_timers_40014000_S_pwm_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_timers_40014000_S_pwm_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/timers@40014400
 *
 * Node identifier: DT_N_S_soc_S_timers_40014400
 *
 * Binding (compatible = st,stm32-timers):
 *   $ZEPHYR_BASE\dts\bindings\timer\st,stm32-timers.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_timers_40014400_PATH "/soc/timers@40014400"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_timers_40014400_FULL_NAME "timers@40014400"
#define DT_N_S_soc_S_timers_40014400_FULL_NAME_UNQUOTED timers@40014400
#define DT_N_S_soc_S_timers_40014400_FULL_NAME_TOKEN timers_40014400
#define DT_N_S_soc_S_timers_40014400_FULL_NAME_UPPER_TOKEN TIMERS_40014400

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_timers_40014400_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_timers_40014400_CHILD_IDX 37

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_timers_40014400_NODELABEL_NUM 1
#define DT_N_S_soc_S_timers_40014400_FOREACH_NODELABEL(fn) fn(timers16)
#define DT_N_S_soc_S_timers_40014400_FOREACH_NODELABEL_VARGS(fn, ...) fn(timers16, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40014400_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_timers_40014400_CHILD_NUM 2
#define DT_N_S_soc_S_timers_40014400_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_timers_40014400_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_timers_40014400_S_pwm) fn(DT_N_S_soc_S_timers_40014400_S_counter)
#define DT_N_S_soc_S_timers_40014400_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40014400_S_pwm) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timers_40014400_S_counter)
#define DT_N_S_soc_S_timers_40014400_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40014400_S_pwm, __VA_ARGS__) fn(DT_N_S_soc_S_timers_40014400_S_counter, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40014400_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40014400_S_pwm, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timers_40014400_S_counter, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40014400_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_timers_40014400_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_timers_40014400_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_timers_40014400_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_timers_40014400_HASH LhbzUUvofdpe9RJBdWKw1tw8MqV4XObGHJe29iNM0Lc

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_timers_40014400_ORD 197
#define DT_N_S_soc_S_timers_40014400_ORD_STR_SORTABLE 00197

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_timers_40014400_REQUIRES_ORDS \
	4, /* /soc */ \
	5, /* /soc/interrupt-controller@e000e100 */ \
	9, /* /soc/rcc@46020c00 */ \
	75, /* /soc/rcc@46020c00/reset-controller */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_timers_40014400_SUPPORTS_ORDS \
	198, /* /soc/timers@40014400/counter */ \
	199, /* /soc/timers@40014400/pwm */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_timers_40014400_EXISTS 1
#define DT_N_INST_9_st_stm32_timers DT_N_S_soc_S_timers_40014400
#define DT_N_NODELABEL_timers16     DT_N_S_soc_S_timers_40014400

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_timers_40014400_REG_NUM 1
#define DT_N_S_soc_S_timers_40014400_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40014400_REG_IDX_0_VAL_ADDRESS 1073824768 /* 0x40014400 */
#define DT_N_S_soc_S_timers_40014400_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_timers_40014400_RANGES_NUM 0
#define DT_N_S_soc_S_timers_40014400_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_timers_40014400_IRQ_NUM 1
#define DT_N_S_soc_S_timers_40014400_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40014400_IRQ_IDX_0_VAL_irq 70
#define DT_N_S_soc_S_timers_40014400_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_timers_40014400_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40014400_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_timers_40014400_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_timers_40014400_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_timers_40014400_IRQ_LEVEL 1
#define DT_N_S_soc_S_timers_40014400_IRQ_NAME_global_VAL_irq DT_N_S_soc_S_timers_40014400_IRQ_IDX_0_VAL_irq
#define DT_N_S_soc_S_timers_40014400_IRQ_NAME_global_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_timers_40014400_IRQ_NAME_global_VAL_priority DT_N_S_soc_S_timers_40014400_IRQ_IDX_0_VAL_priority
#define DT_N_S_soc_S_timers_40014400_IRQ_NAME_global_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_timers_40014400_IRQ_NAME_global_CONTROLLER DT_N_S_soc_S_timers_40014400_IRQ_IDX_0_CONTROLLER
#define DT_N_S_soc_S_timers_40014400_COMPAT_MATCHES_st_stm32_timers 1
#define DT_N_S_soc_S_timers_40014400_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40014400_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_timers_40014400_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40014400_COMPAT_MODEL_IDX_0 "stm32-timers"
#define DT_N_S_soc_S_timers_40014400_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_timers_40014400_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_timers_40014400_P_reg {1073824768 /* 0x40014400 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_timers_40014400_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40014400_P_reg_IDX_0 1073824768
#define DT_N_S_soc_S_timers_40014400_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_timers_40014400_P_reg_IDX_1 1024
#define DT_N_S_soc_S_timers_40014400_P_reg_EXISTS 1
#define DT_N_S_soc_S_timers_40014400_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40014400_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_46020c00
#define DT_N_S_soc_S_timers_40014400_P_clocks_IDX_0_VAL_bus 164
#define DT_N_S_soc_S_timers_40014400_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_timers_40014400_P_clocks_IDX_0_VAL_bits 131072
#define DT_N_S_soc_S_timers_40014400_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_timers_40014400_P_clocks_IDX_0_FOREACH_CELL(fn) fn(DT_N_S_soc_S_timers_40014400, clocks, 0, bus) \
	fn(DT_N_S_soc_S_timers_40014400, clocks, 0, bits)
#define DT_N_S_soc_S_timers_40014400_P_clocks_IDX_0_FOREACH_CELL_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40014400, clocks, 0, bus) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_timers_40014400, clocks, 0, bits)
#define DT_N_S_soc_S_timers_40014400_P_clocks_IDX_0_NUM_CELLS 2
#define DT_N_S_soc_S_timers_40014400_P_clocks_IDX_1_EXISTS 1
#define DT_N_S_soc_S_timers_40014400_P_clocks_IDX_1_PH DT_N_S_soc_S_rcc_46020c00
#define DT_N_S_soc_S_timers_40014400_P_clocks_IDX_1_VAL_bus 14
#define DT_N_S_soc_S_timers_40014400_P_clocks_IDX_1_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_timers_40014400_P_clocks_IDX_1_VAL_bits 255
#define DT_N_S_soc_S_timers_40014400_P_clocks_IDX_1_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_timers_40014400_P_clocks_IDX_1_FOREACH_CELL(fn) fn(DT_N_S_soc_S_timers_40014400, clocks, 1, bus) \
	fn(DT_N_S_soc_S_timers_40014400, clocks, 1, bits)
#define DT_N_S_soc_S_timers_40014400_P_clocks_IDX_1_FOREACH_CELL_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40014400, clocks, 1, bus) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_timers_40014400, clocks, 1, bits)
#define DT_N_S_soc_S_timers_40014400_P_clocks_IDX_1_NUM_CELLS 2
#define DT_N_S_soc_S_timers_40014400_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40014400, clocks, 0) \
	fn(DT_N_S_soc_S_timers_40014400, clocks, 1)
#define DT_N_S_soc_S_timers_40014400_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40014400, clocks, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_timers_40014400, clocks, 1)
#define DT_N_S_soc_S_timers_40014400_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40014400, clocks, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40014400, clocks, 1, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40014400_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40014400, clocks, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_timers_40014400, clocks, 1, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40014400_P_clocks_LEN 2
#define DT_N_S_soc_S_timers_40014400_P_clocks_EXISTS 1
#define DT_N_S_soc_S_timers_40014400_P_resets_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40014400_P_resets_IDX_0_PH DT_N_S_soc_S_rcc_46020c00_S_reset_controller
#define DT_N_S_soc_S_timers_40014400_P_resets_IDX_0_VAL_id 3985
#define DT_N_S_soc_S_timers_40014400_P_resets_IDX_0_VAL_id_EXISTS 1
#define DT_N_S_soc_S_timers_40014400_P_resets_IDX_0_FOREACH_CELL(fn) fn(DT_N_S_soc_S_timers_40014400, resets, 0, id)
#define DT_N_S_soc_S_timers_40014400_P_resets_IDX_0_FOREACH_CELL_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40014400, resets, 0, id)
#define DT_N_S_soc_S_timers_40014400_P_resets_IDX_0_NUM_CELLS 1
#define DT_N_S_soc_S_timers_40014400_P_resets_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40014400, resets, 0)
#define DT_N_S_soc_S_timers_40014400_P_resets_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40014400, resets, 0)
#define DT_N_S_soc_S_timers_40014400_P_resets_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40014400, resets, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40014400_P_resets_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40014400, resets, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40014400_P_resets_LEN 1
#define DT_N_S_soc_S_timers_40014400_P_resets_EXISTS 1
#define DT_N_S_soc_S_timers_40014400_P_st_countermode 0
#define DT_N_S_soc_S_timers_40014400_P_st_countermode_EXISTS 1
#define DT_N_S_soc_S_timers_40014400_P_st_deadtime 0
#define DT_N_S_soc_S_timers_40014400_P_st_deadtime_EXISTS 1
#define DT_N_S_soc_S_timers_40014400_P_status "disabled"
#define DT_N_S_soc_S_timers_40014400_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_timers_40014400_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_timers_40014400_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_timers_40014400_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_timers_40014400_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40014400_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_timers_40014400_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_timers_40014400_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_timers_40014400_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40014400, status, 0)
#define DT_N_S_soc_S_timers_40014400_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40014400, status, 0)
#define DT_N_S_soc_S_timers_40014400_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40014400, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40014400_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40014400, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40014400_P_status_LEN 1
#define DT_N_S_soc_S_timers_40014400_P_status_EXISTS 1
#define DT_N_S_soc_S_timers_40014400_P_compatible {"st,stm32-timers"}
#define DT_N_S_soc_S_timers_40014400_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40014400_P_compatible_IDX_0 "st,stm32-timers"
#define DT_N_S_soc_S_timers_40014400_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-timers
#define DT_N_S_soc_S_timers_40014400_P_compatible_IDX_0_STRING_TOKEN st_stm32_timers
#define DT_N_S_soc_S_timers_40014400_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_TIMERS
#define DT_N_S_soc_S_timers_40014400_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40014400, compatible, 0)
#define DT_N_S_soc_S_timers_40014400_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40014400, compatible, 0)
#define DT_N_S_soc_S_timers_40014400_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40014400, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40014400_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40014400, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40014400_P_compatible_LEN 1
#define DT_N_S_soc_S_timers_40014400_P_compatible_EXISTS 1
#define DT_N_S_soc_S_timers_40014400_P_interrupts {70 /* 0x46 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_timers_40014400_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40014400_P_interrupts_IDX_0 70
#define DT_N_S_soc_S_timers_40014400_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_timers_40014400_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_timers_40014400_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_timers_40014400_P_interrupt_names {"global"}
#define DT_N_S_soc_S_timers_40014400_P_interrupt_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40014400_P_interrupt_names_IDX_0 "global"
#define DT_N_S_soc_S_timers_40014400_P_interrupt_names_IDX_0_STRING_UNQUOTED global
#define DT_N_S_soc_S_timers_40014400_P_interrupt_names_IDX_0_STRING_TOKEN global
#define DT_N_S_soc_S_timers_40014400_P_interrupt_names_IDX_0_STRING_UPPER_TOKEN GLOBAL
#define DT_N_S_soc_S_timers_40014400_P_interrupt_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40014400, interrupt_names, 0)
#define DT_N_S_soc_S_timers_40014400_P_interrupt_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40014400, interrupt_names, 0)
#define DT_N_S_soc_S_timers_40014400_P_interrupt_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40014400, interrupt_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40014400_P_interrupt_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40014400, interrupt_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40014400_P_interrupt_names_LEN 1
#define DT_N_S_soc_S_timers_40014400_P_interrupt_names_EXISTS 1
#define DT_N_S_soc_S_timers_40014400_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_timers_40014400_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_timers_40014400_P_wakeup_source 0
#define DT_N_S_soc_S_timers_40014400_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_timers_40014400_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_timers_40014400_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/timers@40014400/counter
 *
 * Node identifier: DT_N_S_soc_S_timers_40014400_S_counter
 *
 * Binding (compatible = st,stm32-counter):
 *   $ZEPHYR_BASE\dts\bindings\counter\st,stm32-counter.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_timers_40014400_S_counter_PATH "/soc/timers@40014400/counter"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_timers_40014400_S_counter_FULL_NAME "counter"
#define DT_N_S_soc_S_timers_40014400_S_counter_FULL_NAME_UNQUOTED counter
#define DT_N_S_soc_S_timers_40014400_S_counter_FULL_NAME_TOKEN counter
#define DT_N_S_soc_S_timers_40014400_S_counter_FULL_NAME_UPPER_TOKEN COUNTER

/* Node parent (/soc/timers@40014400) identifier: */
#define DT_N_S_soc_S_timers_40014400_S_counter_PARENT DT_N_S_soc_S_timers_40014400

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_timers_40014400_S_counter_CHILD_IDX 1

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_timers_40014400_S_counter_NODELABEL_NUM 0
#define DT_N_S_soc_S_timers_40014400_S_counter_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_S_timers_40014400_S_counter_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_soc_S_timers_40014400_S_counter_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_timers_40014400) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_timers_40014400_S_counter_CHILD_NUM 0
#define DT_N_S_soc_S_timers_40014400_S_counter_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_timers_40014400_S_counter_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_timers_40014400_S_counter_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_timers_40014400_S_counter_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_timers_40014400_S_counter_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_timers_40014400_S_counter_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_timers_40014400_S_counter_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_timers_40014400_S_counter_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_timers_40014400_S_counter_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_timers_40014400_S_counter_HASH p37X7wit0iPn8X9v8y4Gj2t07AN6oeaaeHeLb6OojSE

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_timers_40014400_S_counter_ORD 198
#define DT_N_S_soc_S_timers_40014400_S_counter_ORD_STR_SORTABLE 00198

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_timers_40014400_S_counter_REQUIRES_ORDS \
	197, /* /soc/timers@40014400 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_timers_40014400_S_counter_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_timers_40014400_S_counter_EXISTS 1
#define DT_N_INST_9_st_stm32_counter DT_N_S_soc_S_timers_40014400_S_counter

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_timers_40014400_S_counter_REG_NUM 0
#define DT_N_S_soc_S_timers_40014400_S_counter_RANGES_NUM 0
#define DT_N_S_soc_S_timers_40014400_S_counter_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_timers_40014400_S_counter_IRQ_NUM 0
#define DT_N_S_soc_S_timers_40014400_S_counter_IRQ_LEVEL 0
#define DT_N_S_soc_S_timers_40014400_S_counter_COMPAT_MATCHES_st_stm32_counter 1
#define DT_N_S_soc_S_timers_40014400_S_counter_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40014400_S_counter_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_timers_40014400_S_counter_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40014400_S_counter_COMPAT_MODEL_IDX_0 "stm32-counter"
#define DT_N_S_soc_S_timers_40014400_S_counter_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_timers_40014400_S_counter_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_timers_40014400_S_counter_P_status "disabled"
#define DT_N_S_soc_S_timers_40014400_S_counter_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_timers_40014400_S_counter_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_timers_40014400_S_counter_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_timers_40014400_S_counter_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_timers_40014400_S_counter_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40014400_S_counter_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_timers_40014400_S_counter_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_timers_40014400_S_counter_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_timers_40014400_S_counter_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40014400_S_counter, status, 0)
#define DT_N_S_soc_S_timers_40014400_S_counter_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40014400_S_counter, status, 0)
#define DT_N_S_soc_S_timers_40014400_S_counter_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40014400_S_counter, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40014400_S_counter_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40014400_S_counter, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40014400_S_counter_P_status_LEN 1
#define DT_N_S_soc_S_timers_40014400_S_counter_P_status_EXISTS 1
#define DT_N_S_soc_S_timers_40014400_S_counter_P_compatible {"st,stm32-counter"}
#define DT_N_S_soc_S_timers_40014400_S_counter_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40014400_S_counter_P_compatible_IDX_0 "st,stm32-counter"
#define DT_N_S_soc_S_timers_40014400_S_counter_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-counter
#define DT_N_S_soc_S_timers_40014400_S_counter_P_compatible_IDX_0_STRING_TOKEN st_stm32_counter
#define DT_N_S_soc_S_timers_40014400_S_counter_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_COUNTER
#define DT_N_S_soc_S_timers_40014400_S_counter_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40014400_S_counter, compatible, 0)
#define DT_N_S_soc_S_timers_40014400_S_counter_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40014400_S_counter, compatible, 0)
#define DT_N_S_soc_S_timers_40014400_S_counter_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40014400_S_counter, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40014400_S_counter_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40014400_S_counter, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40014400_S_counter_P_compatible_LEN 1
#define DT_N_S_soc_S_timers_40014400_S_counter_P_compatible_EXISTS 1
#define DT_N_S_soc_S_timers_40014400_S_counter_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_timers_40014400_S_counter_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_timers_40014400_S_counter_P_wakeup_source 0
#define DT_N_S_soc_S_timers_40014400_S_counter_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_timers_40014400_S_counter_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_timers_40014400_S_counter_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/timers@40014400/pwm
 *
 * Node identifier: DT_N_S_soc_S_timers_40014400_S_pwm
 *
 * Binding (compatible = st,stm32-pwm):
 *   $ZEPHYR_BASE\dts\bindings\pwm\st,stm32-pwm.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_timers_40014400_S_pwm_PATH "/soc/timers@40014400/pwm"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_timers_40014400_S_pwm_FULL_NAME "pwm"
#define DT_N_S_soc_S_timers_40014400_S_pwm_FULL_NAME_UNQUOTED pwm
#define DT_N_S_soc_S_timers_40014400_S_pwm_FULL_NAME_TOKEN pwm
#define DT_N_S_soc_S_timers_40014400_S_pwm_FULL_NAME_UPPER_TOKEN PWM

/* Node parent (/soc/timers@40014400) identifier: */
#define DT_N_S_soc_S_timers_40014400_S_pwm_PARENT DT_N_S_soc_S_timers_40014400

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_timers_40014400_S_pwm_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_timers_40014400_S_pwm_NODELABEL_NUM 0
#define DT_N_S_soc_S_timers_40014400_S_pwm_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_S_timers_40014400_S_pwm_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_soc_S_timers_40014400_S_pwm_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_timers_40014400) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_timers_40014400_S_pwm_CHILD_NUM 0
#define DT_N_S_soc_S_timers_40014400_S_pwm_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_timers_40014400_S_pwm_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_timers_40014400_S_pwm_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_timers_40014400_S_pwm_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_timers_40014400_S_pwm_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_timers_40014400_S_pwm_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_timers_40014400_S_pwm_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_timers_40014400_S_pwm_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_timers_40014400_S_pwm_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_timers_40014400_S_pwm_HASH qSncIfFrKmBeFCfySGntGi5dvRM62NXtfq0Z60Th_Tw

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_timers_40014400_S_pwm_ORD 199
#define DT_N_S_soc_S_timers_40014400_S_pwm_ORD_STR_SORTABLE 00199

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_timers_40014400_S_pwm_REQUIRES_ORDS \
	197, /* /soc/timers@40014400 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_timers_40014400_S_pwm_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_timers_40014400_S_pwm_EXISTS 1
#define DT_N_INST_9_st_stm32_pwm DT_N_S_soc_S_timers_40014400_S_pwm

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_timers_40014400_S_pwm_REG_NUM 0
#define DT_N_S_soc_S_timers_40014400_S_pwm_RANGES_NUM 0
#define DT_N_S_soc_S_timers_40014400_S_pwm_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_timers_40014400_S_pwm_IRQ_NUM 0
#define DT_N_S_soc_S_timers_40014400_S_pwm_IRQ_LEVEL 0
#define DT_N_S_soc_S_timers_40014400_S_pwm_COMPAT_MATCHES_st_stm32_pwm 1
#define DT_N_S_soc_S_timers_40014400_S_pwm_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40014400_S_pwm_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_timers_40014400_S_pwm_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40014400_S_pwm_COMPAT_MODEL_IDX_0 "stm32-pwm"
#define DT_N_S_soc_S_timers_40014400_S_pwm_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_timers_40014400_S_pwm_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_timers_40014400_S_pwm_P_four_channel_capture_support 0
#define DT_N_S_soc_S_timers_40014400_S_pwm_P_four_channel_capture_support_EXISTS 1
#define DT_N_S_soc_S_timers_40014400_S_pwm_P_status "disabled"
#define DT_N_S_soc_S_timers_40014400_S_pwm_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_timers_40014400_S_pwm_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_timers_40014400_S_pwm_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_timers_40014400_S_pwm_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_timers_40014400_S_pwm_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40014400_S_pwm_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_timers_40014400_S_pwm_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_timers_40014400_S_pwm_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_timers_40014400_S_pwm_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40014400_S_pwm, status, 0)
#define DT_N_S_soc_S_timers_40014400_S_pwm_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40014400_S_pwm, status, 0)
#define DT_N_S_soc_S_timers_40014400_S_pwm_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40014400_S_pwm, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40014400_S_pwm_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40014400_S_pwm, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40014400_S_pwm_P_status_LEN 1
#define DT_N_S_soc_S_timers_40014400_S_pwm_P_status_EXISTS 1
#define DT_N_S_soc_S_timers_40014400_S_pwm_P_compatible {"st,stm32-pwm"}
#define DT_N_S_soc_S_timers_40014400_S_pwm_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40014400_S_pwm_P_compatible_IDX_0 "st,stm32-pwm"
#define DT_N_S_soc_S_timers_40014400_S_pwm_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-pwm
#define DT_N_S_soc_S_timers_40014400_S_pwm_P_compatible_IDX_0_STRING_TOKEN st_stm32_pwm
#define DT_N_S_soc_S_timers_40014400_S_pwm_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_PWM
#define DT_N_S_soc_S_timers_40014400_S_pwm_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40014400_S_pwm, compatible, 0)
#define DT_N_S_soc_S_timers_40014400_S_pwm_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40014400_S_pwm, compatible, 0)
#define DT_N_S_soc_S_timers_40014400_S_pwm_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40014400_S_pwm, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40014400_S_pwm_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40014400_S_pwm, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40014400_S_pwm_P_compatible_LEN 1
#define DT_N_S_soc_S_timers_40014400_S_pwm_P_compatible_EXISTS 1
#define DT_N_S_soc_S_timers_40014400_S_pwm_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_timers_40014400_S_pwm_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_timers_40014400_S_pwm_P_wakeup_source 0
#define DT_N_S_soc_S_timers_40014400_S_pwm_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_timers_40014400_S_pwm_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_timers_40014400_S_pwm_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/timers@40014800
 *
 * Node identifier: DT_N_S_soc_S_timers_40014800
 *
 * Binding (compatible = st,stm32-timers):
 *   $ZEPHYR_BASE\dts\bindings\timer\st,stm32-timers.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_timers_40014800_PATH "/soc/timers@40014800"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_timers_40014800_FULL_NAME "timers@40014800"
#define DT_N_S_soc_S_timers_40014800_FULL_NAME_UNQUOTED timers@40014800
#define DT_N_S_soc_S_timers_40014800_FULL_NAME_TOKEN timers_40014800
#define DT_N_S_soc_S_timers_40014800_FULL_NAME_UPPER_TOKEN TIMERS_40014800

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_timers_40014800_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_timers_40014800_CHILD_IDX 38

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_timers_40014800_NODELABEL_NUM 1
#define DT_N_S_soc_S_timers_40014800_FOREACH_NODELABEL(fn) fn(timers17)
#define DT_N_S_soc_S_timers_40014800_FOREACH_NODELABEL_VARGS(fn, ...) fn(timers17, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40014800_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_timers_40014800_CHILD_NUM 2
#define DT_N_S_soc_S_timers_40014800_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_timers_40014800_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_timers_40014800_S_pwm) fn(DT_N_S_soc_S_timers_40014800_S_counter)
#define DT_N_S_soc_S_timers_40014800_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40014800_S_pwm) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timers_40014800_S_counter)
#define DT_N_S_soc_S_timers_40014800_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40014800_S_pwm, __VA_ARGS__) fn(DT_N_S_soc_S_timers_40014800_S_counter, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40014800_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40014800_S_pwm, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timers_40014800_S_counter, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40014800_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_timers_40014800_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_timers_40014800_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_timers_40014800_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_timers_40014800_HASH HFfK32JNDgTzZmhucfswXs63t4LSBAvBFi__WAnpexw

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_timers_40014800_ORD 200
#define DT_N_S_soc_S_timers_40014800_ORD_STR_SORTABLE 00200

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_timers_40014800_REQUIRES_ORDS \
	4, /* /soc */ \
	5, /* /soc/interrupt-controller@e000e100 */ \
	9, /* /soc/rcc@46020c00 */ \
	75, /* /soc/rcc@46020c00/reset-controller */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_timers_40014800_SUPPORTS_ORDS \
	201, /* /soc/timers@40014800/counter */ \
	202, /* /soc/timers@40014800/pwm */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_timers_40014800_EXISTS 1
#define DT_N_INST_10_st_stm32_timers DT_N_S_soc_S_timers_40014800
#define DT_N_NODELABEL_timers17      DT_N_S_soc_S_timers_40014800

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_timers_40014800_REG_NUM 1
#define DT_N_S_soc_S_timers_40014800_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40014800_REG_IDX_0_VAL_ADDRESS 1073825792 /* 0x40014800 */
#define DT_N_S_soc_S_timers_40014800_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_timers_40014800_RANGES_NUM 0
#define DT_N_S_soc_S_timers_40014800_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_timers_40014800_IRQ_NUM 1
#define DT_N_S_soc_S_timers_40014800_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40014800_IRQ_IDX_0_VAL_irq 71
#define DT_N_S_soc_S_timers_40014800_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_timers_40014800_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40014800_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_timers_40014800_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_timers_40014800_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_timers_40014800_IRQ_LEVEL 1
#define DT_N_S_soc_S_timers_40014800_IRQ_NAME_global_VAL_irq DT_N_S_soc_S_timers_40014800_IRQ_IDX_0_VAL_irq
#define DT_N_S_soc_S_timers_40014800_IRQ_NAME_global_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_timers_40014800_IRQ_NAME_global_VAL_priority DT_N_S_soc_S_timers_40014800_IRQ_IDX_0_VAL_priority
#define DT_N_S_soc_S_timers_40014800_IRQ_NAME_global_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_timers_40014800_IRQ_NAME_global_CONTROLLER DT_N_S_soc_S_timers_40014800_IRQ_IDX_0_CONTROLLER
#define DT_N_S_soc_S_timers_40014800_COMPAT_MATCHES_st_stm32_timers 1
#define DT_N_S_soc_S_timers_40014800_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40014800_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_timers_40014800_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40014800_COMPAT_MODEL_IDX_0 "stm32-timers"
#define DT_N_S_soc_S_timers_40014800_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_timers_40014800_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_timers_40014800_P_reg {1073825792 /* 0x40014800 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_timers_40014800_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40014800_P_reg_IDX_0 1073825792
#define DT_N_S_soc_S_timers_40014800_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_timers_40014800_P_reg_IDX_1 1024
#define DT_N_S_soc_S_timers_40014800_P_reg_EXISTS 1
#define DT_N_S_soc_S_timers_40014800_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40014800_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_46020c00
#define DT_N_S_soc_S_timers_40014800_P_clocks_IDX_0_VAL_bus 164
#define DT_N_S_soc_S_timers_40014800_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_timers_40014800_P_clocks_IDX_0_VAL_bits 262144
#define DT_N_S_soc_S_timers_40014800_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_timers_40014800_P_clocks_IDX_0_FOREACH_CELL(fn) fn(DT_N_S_soc_S_timers_40014800, clocks, 0, bus) \
	fn(DT_N_S_soc_S_timers_40014800, clocks, 0, bits)
#define DT_N_S_soc_S_timers_40014800_P_clocks_IDX_0_FOREACH_CELL_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40014800, clocks, 0, bus) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_timers_40014800, clocks, 0, bits)
#define DT_N_S_soc_S_timers_40014800_P_clocks_IDX_0_NUM_CELLS 2
#define DT_N_S_soc_S_timers_40014800_P_clocks_IDX_1_EXISTS 1
#define DT_N_S_soc_S_timers_40014800_P_clocks_IDX_1_PH DT_N_S_soc_S_rcc_46020c00
#define DT_N_S_soc_S_timers_40014800_P_clocks_IDX_1_VAL_bus 14
#define DT_N_S_soc_S_timers_40014800_P_clocks_IDX_1_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_timers_40014800_P_clocks_IDX_1_VAL_bits 255
#define DT_N_S_soc_S_timers_40014800_P_clocks_IDX_1_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_timers_40014800_P_clocks_IDX_1_FOREACH_CELL(fn) fn(DT_N_S_soc_S_timers_40014800, clocks, 1, bus) \
	fn(DT_N_S_soc_S_timers_40014800, clocks, 1, bits)
#define DT_N_S_soc_S_timers_40014800_P_clocks_IDX_1_FOREACH_CELL_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40014800, clocks, 1, bus) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_timers_40014800, clocks, 1, bits)
#define DT_N_S_soc_S_timers_40014800_P_clocks_IDX_1_NUM_CELLS 2
#define DT_N_S_soc_S_timers_40014800_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40014800, clocks, 0) \
	fn(DT_N_S_soc_S_timers_40014800, clocks, 1)
#define DT_N_S_soc_S_timers_40014800_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40014800, clocks, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_timers_40014800, clocks, 1)
#define DT_N_S_soc_S_timers_40014800_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40014800, clocks, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40014800, clocks, 1, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40014800_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40014800, clocks, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_timers_40014800, clocks, 1, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40014800_P_clocks_LEN 2
#define DT_N_S_soc_S_timers_40014800_P_clocks_EXISTS 1
#define DT_N_S_soc_S_timers_40014800_P_resets_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40014800_P_resets_IDX_0_PH DT_N_S_soc_S_rcc_46020c00_S_reset_controller
#define DT_N_S_soc_S_timers_40014800_P_resets_IDX_0_VAL_id 3986
#define DT_N_S_soc_S_timers_40014800_P_resets_IDX_0_VAL_id_EXISTS 1
#define DT_N_S_soc_S_timers_40014800_P_resets_IDX_0_FOREACH_CELL(fn) fn(DT_N_S_soc_S_timers_40014800, resets, 0, id)
#define DT_N_S_soc_S_timers_40014800_P_resets_IDX_0_FOREACH_CELL_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40014800, resets, 0, id)
#define DT_N_S_soc_S_timers_40014800_P_resets_IDX_0_NUM_CELLS 1
#define DT_N_S_soc_S_timers_40014800_P_resets_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40014800, resets, 0)
#define DT_N_S_soc_S_timers_40014800_P_resets_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40014800, resets, 0)
#define DT_N_S_soc_S_timers_40014800_P_resets_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40014800, resets, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40014800_P_resets_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40014800, resets, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40014800_P_resets_LEN 1
#define DT_N_S_soc_S_timers_40014800_P_resets_EXISTS 1
#define DT_N_S_soc_S_timers_40014800_P_st_countermode 0
#define DT_N_S_soc_S_timers_40014800_P_st_countermode_EXISTS 1
#define DT_N_S_soc_S_timers_40014800_P_st_deadtime 0
#define DT_N_S_soc_S_timers_40014800_P_st_deadtime_EXISTS 1
#define DT_N_S_soc_S_timers_40014800_P_status "disabled"
#define DT_N_S_soc_S_timers_40014800_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_timers_40014800_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_timers_40014800_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_timers_40014800_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_timers_40014800_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40014800_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_timers_40014800_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_timers_40014800_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_timers_40014800_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40014800, status, 0)
#define DT_N_S_soc_S_timers_40014800_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40014800, status, 0)
#define DT_N_S_soc_S_timers_40014800_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40014800, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40014800_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40014800, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40014800_P_status_LEN 1
#define DT_N_S_soc_S_timers_40014800_P_status_EXISTS 1
#define DT_N_S_soc_S_timers_40014800_P_compatible {"st,stm32-timers"}
#define DT_N_S_soc_S_timers_40014800_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40014800_P_compatible_IDX_0 "st,stm32-timers"
#define DT_N_S_soc_S_timers_40014800_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-timers
#define DT_N_S_soc_S_timers_40014800_P_compatible_IDX_0_STRING_TOKEN st_stm32_timers
#define DT_N_S_soc_S_timers_40014800_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_TIMERS
#define DT_N_S_soc_S_timers_40014800_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40014800, compatible, 0)
#define DT_N_S_soc_S_timers_40014800_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40014800, compatible, 0)
#define DT_N_S_soc_S_timers_40014800_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40014800, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40014800_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40014800, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40014800_P_compatible_LEN 1
#define DT_N_S_soc_S_timers_40014800_P_compatible_EXISTS 1
#define DT_N_S_soc_S_timers_40014800_P_interrupts {71 /* 0x47 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_timers_40014800_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40014800_P_interrupts_IDX_0 71
#define DT_N_S_soc_S_timers_40014800_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_timers_40014800_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_timers_40014800_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_timers_40014800_P_interrupt_names {"global"}
#define DT_N_S_soc_S_timers_40014800_P_interrupt_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40014800_P_interrupt_names_IDX_0 "global"
#define DT_N_S_soc_S_timers_40014800_P_interrupt_names_IDX_0_STRING_UNQUOTED global
#define DT_N_S_soc_S_timers_40014800_P_interrupt_names_IDX_0_STRING_TOKEN global
#define DT_N_S_soc_S_timers_40014800_P_interrupt_names_IDX_0_STRING_UPPER_TOKEN GLOBAL
#define DT_N_S_soc_S_timers_40014800_P_interrupt_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40014800, interrupt_names, 0)
#define DT_N_S_soc_S_timers_40014800_P_interrupt_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40014800, interrupt_names, 0)
#define DT_N_S_soc_S_timers_40014800_P_interrupt_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40014800, interrupt_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40014800_P_interrupt_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40014800, interrupt_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40014800_P_interrupt_names_LEN 1
#define DT_N_S_soc_S_timers_40014800_P_interrupt_names_EXISTS 1
#define DT_N_S_soc_S_timers_40014800_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_timers_40014800_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_timers_40014800_P_wakeup_source 0
#define DT_N_S_soc_S_timers_40014800_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_timers_40014800_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_timers_40014800_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/timers@40014800/counter
 *
 * Node identifier: DT_N_S_soc_S_timers_40014800_S_counter
 *
 * Binding (compatible = st,stm32-counter):
 *   $ZEPHYR_BASE\dts\bindings\counter\st,stm32-counter.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_timers_40014800_S_counter_PATH "/soc/timers@40014800/counter"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_timers_40014800_S_counter_FULL_NAME "counter"
#define DT_N_S_soc_S_timers_40014800_S_counter_FULL_NAME_UNQUOTED counter
#define DT_N_S_soc_S_timers_40014800_S_counter_FULL_NAME_TOKEN counter
#define DT_N_S_soc_S_timers_40014800_S_counter_FULL_NAME_UPPER_TOKEN COUNTER

/* Node parent (/soc/timers@40014800) identifier: */
#define DT_N_S_soc_S_timers_40014800_S_counter_PARENT DT_N_S_soc_S_timers_40014800

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_timers_40014800_S_counter_CHILD_IDX 1

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_timers_40014800_S_counter_NODELABEL_NUM 0
#define DT_N_S_soc_S_timers_40014800_S_counter_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_S_timers_40014800_S_counter_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_soc_S_timers_40014800_S_counter_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_timers_40014800) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_timers_40014800_S_counter_CHILD_NUM 0
#define DT_N_S_soc_S_timers_40014800_S_counter_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_timers_40014800_S_counter_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_timers_40014800_S_counter_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_timers_40014800_S_counter_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_timers_40014800_S_counter_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_timers_40014800_S_counter_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_timers_40014800_S_counter_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_timers_40014800_S_counter_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_timers_40014800_S_counter_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_timers_40014800_S_counter_HASH S6y2pTOmJHjQSdFjECAm7CIldgBp6UkB1xRx45LXe9E

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_timers_40014800_S_counter_ORD 201
#define DT_N_S_soc_S_timers_40014800_S_counter_ORD_STR_SORTABLE 00201

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_timers_40014800_S_counter_REQUIRES_ORDS \
	200, /* /soc/timers@40014800 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_timers_40014800_S_counter_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_timers_40014800_S_counter_EXISTS 1
#define DT_N_INST_10_st_stm32_counter DT_N_S_soc_S_timers_40014800_S_counter

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_timers_40014800_S_counter_REG_NUM 0
#define DT_N_S_soc_S_timers_40014800_S_counter_RANGES_NUM 0
#define DT_N_S_soc_S_timers_40014800_S_counter_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_timers_40014800_S_counter_IRQ_NUM 0
#define DT_N_S_soc_S_timers_40014800_S_counter_IRQ_LEVEL 0
#define DT_N_S_soc_S_timers_40014800_S_counter_COMPAT_MATCHES_st_stm32_counter 1
#define DT_N_S_soc_S_timers_40014800_S_counter_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40014800_S_counter_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_timers_40014800_S_counter_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40014800_S_counter_COMPAT_MODEL_IDX_0 "stm32-counter"
#define DT_N_S_soc_S_timers_40014800_S_counter_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_timers_40014800_S_counter_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_timers_40014800_S_counter_P_status "disabled"
#define DT_N_S_soc_S_timers_40014800_S_counter_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_timers_40014800_S_counter_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_timers_40014800_S_counter_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_timers_40014800_S_counter_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_timers_40014800_S_counter_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40014800_S_counter_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_timers_40014800_S_counter_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_timers_40014800_S_counter_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_timers_40014800_S_counter_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40014800_S_counter, status, 0)
#define DT_N_S_soc_S_timers_40014800_S_counter_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40014800_S_counter, status, 0)
#define DT_N_S_soc_S_timers_40014800_S_counter_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40014800_S_counter, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40014800_S_counter_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40014800_S_counter, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40014800_S_counter_P_status_LEN 1
#define DT_N_S_soc_S_timers_40014800_S_counter_P_status_EXISTS 1
#define DT_N_S_soc_S_timers_40014800_S_counter_P_compatible {"st,stm32-counter"}
#define DT_N_S_soc_S_timers_40014800_S_counter_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40014800_S_counter_P_compatible_IDX_0 "st,stm32-counter"
#define DT_N_S_soc_S_timers_40014800_S_counter_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-counter
#define DT_N_S_soc_S_timers_40014800_S_counter_P_compatible_IDX_0_STRING_TOKEN st_stm32_counter
#define DT_N_S_soc_S_timers_40014800_S_counter_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_COUNTER
#define DT_N_S_soc_S_timers_40014800_S_counter_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40014800_S_counter, compatible, 0)
#define DT_N_S_soc_S_timers_40014800_S_counter_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40014800_S_counter, compatible, 0)
#define DT_N_S_soc_S_timers_40014800_S_counter_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40014800_S_counter, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40014800_S_counter_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40014800_S_counter, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40014800_S_counter_P_compatible_LEN 1
#define DT_N_S_soc_S_timers_40014800_S_counter_P_compatible_EXISTS 1
#define DT_N_S_soc_S_timers_40014800_S_counter_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_timers_40014800_S_counter_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_timers_40014800_S_counter_P_wakeup_source 0
#define DT_N_S_soc_S_timers_40014800_S_counter_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_timers_40014800_S_counter_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_timers_40014800_S_counter_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/timers@40014800/pwm
 *
 * Node identifier: DT_N_S_soc_S_timers_40014800_S_pwm
 *
 * Binding (compatible = st,stm32-pwm):
 *   $ZEPHYR_BASE\dts\bindings\pwm\st,stm32-pwm.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_timers_40014800_S_pwm_PATH "/soc/timers@40014800/pwm"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_timers_40014800_S_pwm_FULL_NAME "pwm"
#define DT_N_S_soc_S_timers_40014800_S_pwm_FULL_NAME_UNQUOTED pwm
#define DT_N_S_soc_S_timers_40014800_S_pwm_FULL_NAME_TOKEN pwm
#define DT_N_S_soc_S_timers_40014800_S_pwm_FULL_NAME_UPPER_TOKEN PWM

/* Node parent (/soc/timers@40014800) identifier: */
#define DT_N_S_soc_S_timers_40014800_S_pwm_PARENT DT_N_S_soc_S_timers_40014800

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_timers_40014800_S_pwm_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_timers_40014800_S_pwm_NODELABEL_NUM 0
#define DT_N_S_soc_S_timers_40014800_S_pwm_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_S_timers_40014800_S_pwm_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_soc_S_timers_40014800_S_pwm_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_timers_40014800) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_timers_40014800_S_pwm_CHILD_NUM 0
#define DT_N_S_soc_S_timers_40014800_S_pwm_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_timers_40014800_S_pwm_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_timers_40014800_S_pwm_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_timers_40014800_S_pwm_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_timers_40014800_S_pwm_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_timers_40014800_S_pwm_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_timers_40014800_S_pwm_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_timers_40014800_S_pwm_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_timers_40014800_S_pwm_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_timers_40014800_S_pwm_HASH pP_vpmBmH6Uc99dxi1iL0vcGxl00Y6rTzAdbQLvVodY

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_timers_40014800_S_pwm_ORD 202
#define DT_N_S_soc_S_timers_40014800_S_pwm_ORD_STR_SORTABLE 00202

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_timers_40014800_S_pwm_REQUIRES_ORDS \
	200, /* /soc/timers@40014800 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_timers_40014800_S_pwm_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_timers_40014800_S_pwm_EXISTS 1
#define DT_N_INST_10_st_stm32_pwm DT_N_S_soc_S_timers_40014800_S_pwm

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_timers_40014800_S_pwm_REG_NUM 0
#define DT_N_S_soc_S_timers_40014800_S_pwm_RANGES_NUM 0
#define DT_N_S_soc_S_timers_40014800_S_pwm_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_timers_40014800_S_pwm_IRQ_NUM 0
#define DT_N_S_soc_S_timers_40014800_S_pwm_IRQ_LEVEL 0
#define DT_N_S_soc_S_timers_40014800_S_pwm_COMPAT_MATCHES_st_stm32_pwm 1
#define DT_N_S_soc_S_timers_40014800_S_pwm_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40014800_S_pwm_COMPAT_VENDOR_IDX_0 "STMicroelectronics"
#define DT_N_S_soc_S_timers_40014800_S_pwm_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40014800_S_pwm_COMPAT_MODEL_IDX_0 "stm32-pwm"
#define DT_N_S_soc_S_timers_40014800_S_pwm_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_timers_40014800_S_pwm_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_timers_40014800_S_pwm_P_four_channel_capture_support 0
#define DT_N_S_soc_S_timers_40014800_S_pwm_P_four_channel_capture_support_EXISTS 1
#define DT_N_S_soc_S_timers_40014800_S_pwm_P_status "disabled"
#define DT_N_S_soc_S_timers_40014800_S_pwm_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_timers_40014800_S_pwm_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_timers_40014800_S_pwm_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_timers_40014800_S_pwm_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_timers_40014800_S_pwm_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40014800_S_pwm_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_timers_40014800_S_pwm_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_timers_40014800_S_pwm_P_status_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_timers_40014800_S_pwm_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40014800_S_pwm, status, 0)
#define DT_N_S_soc_S_timers_40014800_S_pwm_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40014800_S_pwm, status, 0)
#define DT_N_S_soc_S_timers_40014800_S_pwm_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40014800_S_pwm, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40014800_S_pwm_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40014800_S_pwm, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40014800_S_pwm_P_status_LEN 1
#define DT_N_S_soc_S_timers_40014800_S_pwm_P_status_EXISTS 1
#define DT_N_S_soc_S_timers_40014800_S_pwm_P_compatible {"st,stm32-pwm"}
#define DT_N_S_soc_S_timers_40014800_S_pwm_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40014800_S_pwm_P_compatible_IDX_0 "st,stm32-pwm"
#define DT_N_S_soc_S_timers_40014800_S_pwm_P_compatible_IDX_0_STRING_UNQUOTED st,stm32-pwm
#define DT_N_S_soc_S_timers_40014800_S_pwm_P_compatible_IDX_0_STRING_TOKEN st_stm32_pwm
#define DT_N_S_soc_S_timers_40014800_S_pwm_P_compatible_IDX_0_STRING_UPPER_TOKEN ST_STM32_PWM
#define DT_N_S_soc_S_timers_40014800_S_pwm_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40014800_S_pwm, compatible, 0)
#define DT_N_S_soc_S_timers_40014800_S_pwm_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timers_40014800_S_pwm, compatible, 0)
#define DT_N_S_soc_S_timers_40014800_S_pwm_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40014800_S_pwm, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40014800_S_pwm_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timers_40014800_S_pwm, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40014800_S_pwm_P_compatible_LEN 1
#define DT_N_S_soc_S_timers_40014800_S_pwm_P_compatible_EXISTS 1
#define DT_N_S_soc_S_timers_40014800_S_pwm_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_timers_40014800_S_pwm_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_timers_40014800_S_pwm_P_wakeup_source 0
#define DT_N_S_soc_S_timers_40014800_S_pwm_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_timers_40014800_S_pwm_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_timers_40014800_S_pwm_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Chosen nodes
 */
#define DT_CHOSEN_zephyr_entropy                 DT_N_S_soc_S_rng_420c0800
#define DT_CHOSEN_zephyr_entropy_EXISTS          1
#define DT_CHOSEN_zephyr_flash_controller        DT_N_S_soc_S_flash_controller_40022000
#define DT_CHOSEN_zephyr_flash_controller_EXISTS 1
#define DT_CHOSEN_zephyr_console                 DT_N_S_soc_S_serial_40013800
#define DT_CHOSEN_zephyr_console_EXISTS          1
#define DT_CHOSEN_zephyr_shell_uart              DT_N_S_soc_S_serial_40013800
#define DT_CHOSEN_zephyr_shell_uart_EXISTS       1
#define DT_CHOSEN_zephyr_sram                    DT_N_S_memory_20000000
#define DT_CHOSEN_zephyr_sram_EXISTS             1
#define DT_CHOSEN_zephyr_flash                   DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000
#define DT_CHOSEN_zephyr_flash_EXISTS            1
#define DT_CHOSEN_zephyr_canbus                  DT_N_S_soc_S_can_4000a400
#define DT_CHOSEN_zephyr_canbus_EXISTS           1
#define DT_CHOSEN_zephyr_code_partition          DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_10000
#define DT_CHOSEN_zephyr_code_partition_EXISTS   1

/* Macros for iterating over all nodes and enabled nodes */
#define DT_FOREACH_HELPER(fn) fn(DT_N) fn(DT_N_S_chosen) fn(DT_N_S_aliases) fn(DT_N_S_soc) fn(DT_N_S_soc_S_interrupt_controller_e000e100) fn(DT_N_S_soc_S_timer_e000e010) fn(DT_N_S_soc_S_flash_controller_40022000) fn(DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000) fn(DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions) fn(DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_0) fn(DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_10000) fn(DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_1f8000) fn(DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_3e2000) fn(DT_N_S_soc_S_rcc_46020c00) fn(DT_N_S_soc_S_rcc_46020c00_S_reset_controller) fn(DT_N_S_soc_S_interrupt_controller_46022000) fn(DT_N_S_soc_S_pin_controller_42020000) fn(DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020000) fn(DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020400) fn(DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020800) fn(DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020c00) fn(DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021000) fn(DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021800) fn(DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021c00) fn(DT_N_S_soc_S_pin_controller_42020000_S_gpio_42022400) fn(DT_N_S_soc_S_pin_controller_42020000_S_adc1_in1_pc0) fn(DT_N_S_soc_S_pin_controller_42020000_S_adc4_in18_pb0) fn(DT_N_S_soc_S_pin_controller_42020000_S_analog_pa13) fn(DT_N_S_soc_S_pin_controller_42020000_S_analog_pa14) fn(DT_N_S_soc_S_pin_controller_42020000_S_analog_pa15) fn(DT_N_S_soc_S_pin_controller_42020000_S_analog_pb3) fn(DT_N_S_soc_S_pin_controller_42020000_S_analog_pb4) fn(DT_N_S_soc_S_pin_controller_42020000_S_dac1_out1_pa4) fn(DT_N_S_soc_S_pin_controller_42020000_S_fdcan1_rx_pd0) fn(DT_N_S_soc_S_pin_controller_42020000_S_fdcan1_tx_pd1) fn(DT_N_S_soc_S_pin_controller_42020000_S_i2c1_scl_pb8) fn(DT_N_S_soc_S_pin_controller_42020000_S_i2c2_scl_pf1) fn(DT_N_S_soc_S_pin_controller_42020000_S_i2c1_sda_pb9) fn(DT_N_S_soc_S_pin_controller_42020000_S_i2c2_sda_pf0) fn(DT_N_S_soc_S_pin_controller_42020000_S_debug_jtms_swdio_pa13) fn(DT_N_S_soc_S_pin_controller_42020000_S_debug_jtck_swclk_pa14) fn(DT_N_S_soc_S_pin_controller_42020000_S_debug_jtdi_pa15) fn(DT_N_S_soc_S_pin_controller_42020000_S_debug_jtdo_swo_pb3) fn(DT_N_S_soc_S_pin_controller_42020000_S_debug_jtrst_pb4) fn(DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d0_pc8) fn(DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d1_pc9) fn(DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d2_pc10) fn(DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d3_pc11) fn(DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_ck_pc12) fn(DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_cmd_pd2) fn(DT_N_S_soc_S_pin_controller_42020000_S_spi1_miso_pa6) fn(DT_N_S_soc_S_pin_controller_42020000_S_spi1_mosi_pa7) fn(DT_N_S_soc_S_pin_controller_42020000_S_spi1_sck_pa5) fn(DT_N_S_soc_S_pin_controller_42020000_S_tim3_ch2_pc7) fn(DT_N_S_soc_S_pin_controller_42020000_S_tim4_ch2_pb7) fn(DT_N_S_soc_S_pin_controller_42020000_S_usart1_rx_pa10) fn(DT_N_S_soc_S_pin_controller_42020000_S_lpuart1_rx_pg8) fn(DT_N_S_soc_S_pin_controller_42020000_S_usart2_rx_pd6) fn(DT_N_S_soc_S_pin_controller_42020000_S_usart1_tx_pa9) fn(DT_N_S_soc_S_pin_controller_42020000_S_lpuart1_tx_pg7) fn(DT_N_S_soc_S_pin_controller_42020000_S_usart2_tx_pd5) fn(DT_N_S_soc_S_pin_controller_42020000_S_usb_otg_hs_dm_pa11) fn(DT_N_S_soc_S_pin_controller_42020000_S_usb_otg_hs_dp_pa12) fn(DT_N_S_soc_S_watchdog_40003000) fn(DT_N_S_soc_S_watchdog_40002c00) fn(DT_N_S_soc_S_memory_40036400) fn(DT_N_S_soc_S_serial_40013800) fn(DT_N_S_soc_S_serial_40004800) fn(DT_N_S_soc_S_serial_40004c00) fn(DT_N_S_soc_S_serial_40005000) fn(DT_N_S_soc_S_serial_46002400) fn(DT_N_S_soc_S_spi_40013000) fn(DT_N_S_soc_S_spi_40003800) fn(DT_N_S_soc_S_spi_46002000) fn(DT_N_S_soc_S_i2c_40005400) fn(DT_N_S_soc_S_i2c_40005800) fn(DT_N_S_soc_S_i2c_46002800) fn(DT_N_S_soc_S_i2c_40008400) fn(DT_N_S_soc_S_timers_46004400) fn(DT_N_S_soc_S_timers_40009400) fn(DT_N_S_soc_S_timers_46004800) fn(DT_N_S_soc_S_timers_46004c00) fn(DT_N_S_soc_S_rtc_46007800) fn(DT_N_S_soc_S_sai1_40015404) fn(DT_N_S_soc_S_sai1_40015424) fn(DT_N_S_soc_S_timers_40012c00) fn(DT_N_S_soc_S_timers_40012c00_S_pwm) fn(DT_N_S_soc_S_timers_40012c00_S_counter) fn(DT_N_S_soc_S_timers_40012c00_S_qdec) fn(DT_N_S_soc_S_timers_40000000) fn(DT_N_S_soc_S_timers_40000000_S_pwm) fn(DT_N_S_soc_S_timers_40000000_S_counter) fn(DT_N_S_soc_S_timers_40000000_S_qdec) fn(DT_N_S_soc_S_timers_40000400) fn(DT_N_S_soc_S_timers_40000400_S_pwm) fn(DT_N_S_soc_S_timers_40000400_S_counter) fn(DT_N_S_soc_S_timers_40000400_S_qdec) fn(DT_N_S_soc_S_timers_40000800) fn(DT_N_S_soc_S_timers_40000800_S_pwm) fn(DT_N_S_soc_S_timers_40000800_S_counter) fn(DT_N_S_soc_S_timers_40000800_S_qdec) fn(DT_N_S_soc_S_timers_40000c00) fn(DT_N_S_soc_S_timers_40000c00_S_pwm) fn(DT_N_S_soc_S_timers_40000c00_S_counter) fn(DT_N_S_soc_S_timers_40000c00_S_qdec) fn(DT_N_S_soc_S_timers_40001000) fn(DT_N_S_soc_S_timers_40001000_S_pwm) fn(DT_N_S_soc_S_timers_40001000_S_counter) fn(DT_N_S_soc_S_timers_40001400) fn(DT_N_S_soc_S_timers_40001400_S_pwm) fn(DT_N_S_soc_S_timers_40001400_S_counter) fn(DT_N_S_soc_S_timers_40013400) fn(DT_N_S_soc_S_timers_40013400_S_pwm) fn(DT_N_S_soc_S_timers_40013400_S_counter) fn(DT_N_S_soc_S_timers_40013400_S_qdec) fn(DT_N_S_soc_S_timers_40014000) fn(DT_N_S_soc_S_timers_40014000_S_pwm) fn(DT_N_S_soc_S_timers_40014000_S_counter) fn(DT_N_S_soc_S_timers_40014400) fn(DT_N_S_soc_S_timers_40014400_S_pwm) fn(DT_N_S_soc_S_timers_40014400_S_counter) fn(DT_N_S_soc_S_timers_40014800) fn(DT_N_S_soc_S_timers_40014800_S_pwm) fn(DT_N_S_soc_S_timers_40014800_S_counter) fn(DT_N_S_soc_S_spi_420d1400) fn(DT_N_S_soc_S_spi_420d2400) fn(DT_N_S_soc_S_rng_420c0800) fn(DT_N_S_soc_S_sdmmc_420c8000) fn(DT_N_S_soc_S_dac_46021800) fn(DT_N_S_soc_S_adc_42028000) fn(DT_N_S_soc_S_adc_46021000) fn(DT_N_S_soc_S_can_4000a400) fn(DT_N_S_soc_S_dma_40020000) fn(DT_N_S_soc_S_hash_420c0400) fn(DT_N_S_soc_S_vrefbuf_46007400) fn(DT_N_S_soc_S_power_46020800) fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_1) fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_2) fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_3) fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_4) fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_5) fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_6) fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_7) fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_8) fn(DT_N_S_soc_S_serial_40004400) fn(DT_N_S_soc_S_gpio_42021400) fn(DT_N_S_soc_S_gpio_42022000) fn(DT_N_S_soc_S_sdmmc_420c8c00) fn(DT_N_S_soc_S_memory_controller_420d0400) fn(DT_N_S_soc_S_memory_controller_420d0400_S_sram) fn(DT_N_S_soc_S_ucpd_4000dc00) fn(DT_N_S_soc_S_otghs_42040000) fn(DT_N_S_soc_S_serial_40006400) fn(DT_N_S_soc_S_i2c_40009800) fn(DT_N_S_soc_S_i2c_40009c00) fn(DT_N_S_soc_S_adc_42028100) fn(DT_N_S_soc_S_adc_42028300) fn(DT_N_S_soc_S_aes_420c0000) fn(DT_N_S_cpus) fn(DT_N_S_cpus_S_cpu_0) fn(DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90) fn(DT_N_S_cpus_S_power_states) fn(DT_N_S_cpus_S_power_states_S_state0) fn(DT_N_S_cpus_S_power_states_S_state1) fn(DT_N_S_cpus_S_power_states_S_state2) fn(DT_N_S_memory_20000000) fn(DT_N_S_clocks) fn(DT_N_S_clocks_S_clk_hse) fn(DT_N_S_clocks_S_clk_hsi) fn(DT_N_S_clocks_S_clk_hsi48) fn(DT_N_S_clocks_S_clk_msis) fn(DT_N_S_clocks_S_clk_msik) fn(DT_N_S_clocks_S_clk_lse) fn(DT_N_S_clocks_S_clk_lsi) fn(DT_N_S_clocks_S_pll) fn(DT_N_S_clocks_S_pll2) fn(DT_N_S_clocks_S_pll3) fn(DT_N_S_mcos) fn(DT_N_S_mcos_S_mco1) fn(DT_N_S_swj_port) fn(DT_N_S_dietemp) fn(DT_N_S_vref_1) fn(DT_N_S_vref_4) fn(DT_N_S_vbat_1) fn(DT_N_S_vbat_4) fn(DT_N_S_smbus1) fn(DT_N_S_smbus2) fn(DT_N_S_smbus3) fn(DT_N_S_smbus4) fn(DT_N_S_otghs_phy) fn(DT_N_S_memory_28000000) fn(DT_N_S_smbus5) fn(DT_N_S_smbus6) fn(DT_N_S_connector) fn(DT_N_S_leds) fn(DT_N_S_leds_S_led_1) fn(DT_N_S_leds_S_led_2) fn(DT_N_S_leds_S_led_3) fn(DT_N_S_gpio_keys) fn(DT_N_S_gpio_keys_S_button) fn(DT_N_S_pwmleds) fn(DT_N_S_pwmleds_S_green_led_1) fn(DT_N_S_pwmleds_S_blue_led_1)
#define DT_FOREACH_OKAY_HELPER(fn) fn(DT_N) fn(DT_N_S_chosen) fn(DT_N_S_aliases) fn(DT_N_S_soc) fn(DT_N_S_soc_S_interrupt_controller_e000e100) fn(DT_N_S_soc_S_timer_e000e010) fn(DT_N_S_soc_S_flash_controller_40022000) fn(DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000) fn(DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions) fn(DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_0) fn(DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_10000) fn(DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_1f8000) fn(DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_3e2000) fn(DT_N_S_soc_S_rcc_46020c00) fn(DT_N_S_soc_S_rcc_46020c00_S_reset_controller) fn(DT_N_S_soc_S_interrupt_controller_46022000) fn(DT_N_S_soc_S_pin_controller_42020000) fn(DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020000) fn(DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020400) fn(DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020800) fn(DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020c00) fn(DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021000) fn(DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021800) fn(DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021c00) fn(DT_N_S_soc_S_pin_controller_42020000_S_gpio_42022400) fn(DT_N_S_soc_S_pin_controller_42020000_S_adc1_in1_pc0) fn(DT_N_S_soc_S_pin_controller_42020000_S_adc4_in18_pb0) fn(DT_N_S_soc_S_pin_controller_42020000_S_analog_pa13) fn(DT_N_S_soc_S_pin_controller_42020000_S_analog_pa14) fn(DT_N_S_soc_S_pin_controller_42020000_S_analog_pa15) fn(DT_N_S_soc_S_pin_controller_42020000_S_analog_pb3) fn(DT_N_S_soc_S_pin_controller_42020000_S_analog_pb4) fn(DT_N_S_soc_S_pin_controller_42020000_S_dac1_out1_pa4) fn(DT_N_S_soc_S_pin_controller_42020000_S_fdcan1_rx_pd0) fn(DT_N_S_soc_S_pin_controller_42020000_S_fdcan1_tx_pd1) fn(DT_N_S_soc_S_pin_controller_42020000_S_i2c1_scl_pb8) fn(DT_N_S_soc_S_pin_controller_42020000_S_i2c2_scl_pf1) fn(DT_N_S_soc_S_pin_controller_42020000_S_i2c1_sda_pb9) fn(DT_N_S_soc_S_pin_controller_42020000_S_i2c2_sda_pf0) fn(DT_N_S_soc_S_pin_controller_42020000_S_debug_jtms_swdio_pa13) fn(DT_N_S_soc_S_pin_controller_42020000_S_debug_jtck_swclk_pa14) fn(DT_N_S_soc_S_pin_controller_42020000_S_debug_jtdi_pa15) fn(DT_N_S_soc_S_pin_controller_42020000_S_debug_jtdo_swo_pb3) fn(DT_N_S_soc_S_pin_controller_42020000_S_debug_jtrst_pb4) fn(DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d0_pc8) fn(DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d1_pc9) fn(DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d2_pc10) fn(DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d3_pc11) fn(DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_ck_pc12) fn(DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_cmd_pd2) fn(DT_N_S_soc_S_pin_controller_42020000_S_spi1_miso_pa6) fn(DT_N_S_soc_S_pin_controller_42020000_S_spi1_mosi_pa7) fn(DT_N_S_soc_S_pin_controller_42020000_S_spi1_sck_pa5) fn(DT_N_S_soc_S_pin_controller_42020000_S_tim3_ch2_pc7) fn(DT_N_S_soc_S_pin_controller_42020000_S_tim4_ch2_pb7) fn(DT_N_S_soc_S_pin_controller_42020000_S_usart1_rx_pa10) fn(DT_N_S_soc_S_pin_controller_42020000_S_lpuart1_rx_pg8) fn(DT_N_S_soc_S_pin_controller_42020000_S_usart2_rx_pd6) fn(DT_N_S_soc_S_pin_controller_42020000_S_usart1_tx_pa9) fn(DT_N_S_soc_S_pin_controller_42020000_S_lpuart1_tx_pg7) fn(DT_N_S_soc_S_pin_controller_42020000_S_usart2_tx_pd5) fn(DT_N_S_soc_S_pin_controller_42020000_S_usb_otg_hs_dm_pa11) fn(DT_N_S_soc_S_pin_controller_42020000_S_usb_otg_hs_dp_pa12) fn(DT_N_S_soc_S_watchdog_40003000) fn(DT_N_S_soc_S_serial_40013800) fn(DT_N_S_soc_S_serial_46002400) fn(DT_N_S_soc_S_spi_40013000) fn(DT_N_S_soc_S_i2c_40005400) fn(DT_N_S_soc_S_i2c_40005800) fn(DT_N_S_soc_S_rtc_46007800) fn(DT_N_S_soc_S_timers_40000400) fn(DT_N_S_soc_S_timers_40000400_S_pwm) fn(DT_N_S_soc_S_timers_40000800) fn(DT_N_S_soc_S_timers_40000800_S_pwm) fn(DT_N_S_soc_S_rng_420c0800) fn(DT_N_S_soc_S_sdmmc_420c8000) fn(DT_N_S_soc_S_dac_46021800) fn(DT_N_S_soc_S_adc_42028000) fn(DT_N_S_soc_S_adc_46021000) fn(DT_N_S_soc_S_can_4000a400) fn(DT_N_S_soc_S_dma_40020000) fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_1) fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_2) fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_3) fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_4) fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_5) fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_6) fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_7) fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_8) fn(DT_N_S_soc_S_serial_40004400) fn(DT_N_S_soc_S_gpio_42021400) fn(DT_N_S_soc_S_gpio_42022000) fn(DT_N_S_soc_S_otghs_42040000) fn(DT_N_S_cpus) fn(DT_N_S_cpus_S_cpu_0) fn(DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90) fn(DT_N_S_cpus_S_power_states) fn(DT_N_S_cpus_S_power_states_S_state0) fn(DT_N_S_cpus_S_power_states_S_state1) fn(DT_N_S_cpus_S_power_states_S_state2) fn(DT_N_S_memory_20000000) fn(DT_N_S_clocks) fn(DT_N_S_clocks_S_clk_hse) fn(DT_N_S_clocks_S_clk_hsi48) fn(DT_N_S_clocks_S_clk_lse) fn(DT_N_S_clocks_S_pll) fn(DT_N_S_mcos) fn(DT_N_S_swj_port) fn(DT_N_S_vref_1) fn(DT_N_S_vbat_4) fn(DT_N_S_otghs_phy) fn(DT_N_S_memory_28000000) fn(DT_N_S_connector) fn(DT_N_S_leds) fn(DT_N_S_leds_S_led_1) fn(DT_N_S_leds_S_led_2) fn(DT_N_S_leds_S_led_3) fn(DT_N_S_gpio_keys) fn(DT_N_S_gpio_keys_S_button) fn(DT_N_S_pwmleds_S_green_led_1) fn(DT_N_S_pwmleds_S_blue_led_1)
#define DT_FOREACH_VARGS_HELPER(fn, ...) fn(DT_N, __VA_ARGS__) fn(DT_N_S_chosen, __VA_ARGS__) fn(DT_N_S_aliases, __VA_ARGS__) fn(DT_N_S_soc, __VA_ARGS__) fn(DT_N_S_soc_S_interrupt_controller_e000e100, __VA_ARGS__) fn(DT_N_S_soc_S_timer_e000e010, __VA_ARGS__) fn(DT_N_S_soc_S_flash_controller_40022000, __VA_ARGS__) fn(DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000, __VA_ARGS__) fn(DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions, __VA_ARGS__) fn(DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_0, __VA_ARGS__) fn(DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_10000, __VA_ARGS__) fn(DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_1f8000, __VA_ARGS__) fn(DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_3e2000, __VA_ARGS__) fn(DT_N_S_soc_S_rcc_46020c00, __VA_ARGS__) fn(DT_N_S_soc_S_rcc_46020c00_S_reset_controller, __VA_ARGS__) fn(DT_N_S_soc_S_interrupt_controller_46022000, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_42020000, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020000, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020400, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020800, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020c00, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021000, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021800, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021c00, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_42020000_S_gpio_42022400, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_42020000_S_adc1_in1_pc0, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_42020000_S_adc4_in18_pb0, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_42020000_S_analog_pa13, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_42020000_S_analog_pa14, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_42020000_S_analog_pa15, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_42020000_S_analog_pb3, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_42020000_S_analog_pb4, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_42020000_S_dac1_out1_pa4, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_42020000_S_fdcan1_rx_pd0, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_42020000_S_fdcan1_tx_pd1, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_42020000_S_i2c1_scl_pb8, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_42020000_S_i2c2_scl_pf1, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_42020000_S_i2c1_sda_pb9, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_42020000_S_i2c2_sda_pf0, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_42020000_S_debug_jtms_swdio_pa13, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_42020000_S_debug_jtck_swclk_pa14, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_42020000_S_debug_jtdi_pa15, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_42020000_S_debug_jtdo_swo_pb3, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_42020000_S_debug_jtrst_pb4, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d0_pc8, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d1_pc9, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d2_pc10, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d3_pc11, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_ck_pc12, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_cmd_pd2, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_42020000_S_spi1_miso_pa6, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_42020000_S_spi1_mosi_pa7, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_42020000_S_spi1_sck_pa5, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_42020000_S_tim3_ch2_pc7, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_42020000_S_tim4_ch2_pb7, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_42020000_S_usart1_rx_pa10, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_42020000_S_lpuart1_rx_pg8, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_42020000_S_usart2_rx_pd6, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_42020000_S_usart1_tx_pa9, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_42020000_S_lpuart1_tx_pg7, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_42020000_S_usart2_tx_pd5, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_42020000_S_usb_otg_hs_dm_pa11, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_42020000_S_usb_otg_hs_dp_pa12, __VA_ARGS__) fn(DT_N_S_soc_S_watchdog_40003000, __VA_ARGS__) fn(DT_N_S_soc_S_watchdog_40002c00, __VA_ARGS__) fn(DT_N_S_soc_S_memory_40036400, __VA_ARGS__) fn(DT_N_S_soc_S_serial_40013800, __VA_ARGS__) fn(DT_N_S_soc_S_serial_40004800, __VA_ARGS__) fn(DT_N_S_soc_S_serial_40004c00, __VA_ARGS__) fn(DT_N_S_soc_S_serial_40005000, __VA_ARGS__) fn(DT_N_S_soc_S_serial_46002400, __VA_ARGS__) fn(DT_N_S_soc_S_spi_40013000, __VA_ARGS__) fn(DT_N_S_soc_S_spi_40003800, __VA_ARGS__) fn(DT_N_S_soc_S_spi_46002000, __VA_ARGS__) fn(DT_N_S_soc_S_i2c_40005400, __VA_ARGS__) fn(DT_N_S_soc_S_i2c_40005800, __VA_ARGS__) fn(DT_N_S_soc_S_i2c_46002800, __VA_ARGS__) fn(DT_N_S_soc_S_i2c_40008400, __VA_ARGS__) fn(DT_N_S_soc_S_timers_46004400, __VA_ARGS__) fn(DT_N_S_soc_S_timers_40009400, __VA_ARGS__) fn(DT_N_S_soc_S_timers_46004800, __VA_ARGS__) fn(DT_N_S_soc_S_timers_46004c00, __VA_ARGS__) fn(DT_N_S_soc_S_rtc_46007800, __VA_ARGS__) fn(DT_N_S_soc_S_sai1_40015404, __VA_ARGS__) fn(DT_N_S_soc_S_sai1_40015424, __VA_ARGS__) fn(DT_N_S_soc_S_timers_40012c00, __VA_ARGS__) fn(DT_N_S_soc_S_timers_40012c00_S_pwm, __VA_ARGS__) fn(DT_N_S_soc_S_timers_40012c00_S_counter, __VA_ARGS__) fn(DT_N_S_soc_S_timers_40012c00_S_qdec, __VA_ARGS__) fn(DT_N_S_soc_S_timers_40000000, __VA_ARGS__) fn(DT_N_S_soc_S_timers_40000000_S_pwm, __VA_ARGS__) fn(DT_N_S_soc_S_timers_40000000_S_counter, __VA_ARGS__) fn(DT_N_S_soc_S_timers_40000000_S_qdec, __VA_ARGS__) fn(DT_N_S_soc_S_timers_40000400, __VA_ARGS__) fn(DT_N_S_soc_S_timers_40000400_S_pwm, __VA_ARGS__) fn(DT_N_S_soc_S_timers_40000400_S_counter, __VA_ARGS__) fn(DT_N_S_soc_S_timers_40000400_S_qdec, __VA_ARGS__) fn(DT_N_S_soc_S_timers_40000800, __VA_ARGS__) fn(DT_N_S_soc_S_timers_40000800_S_pwm, __VA_ARGS__) fn(DT_N_S_soc_S_timers_40000800_S_counter, __VA_ARGS__) fn(DT_N_S_soc_S_timers_40000800_S_qdec, __VA_ARGS__) fn(DT_N_S_soc_S_timers_40000c00, __VA_ARGS__) fn(DT_N_S_soc_S_timers_40000c00_S_pwm, __VA_ARGS__) fn(DT_N_S_soc_S_timers_40000c00_S_counter, __VA_ARGS__) fn(DT_N_S_soc_S_timers_40000c00_S_qdec, __VA_ARGS__) fn(DT_N_S_soc_S_timers_40001000, __VA_ARGS__) fn(DT_N_S_soc_S_timers_40001000_S_pwm, __VA_ARGS__) fn(DT_N_S_soc_S_timers_40001000_S_counter, __VA_ARGS__) fn(DT_N_S_soc_S_timers_40001400, __VA_ARGS__) fn(DT_N_S_soc_S_timers_40001400_S_pwm, __VA_ARGS__) fn(DT_N_S_soc_S_timers_40001400_S_counter, __VA_ARGS__) fn(DT_N_S_soc_S_timers_40013400, __VA_ARGS__) fn(DT_N_S_soc_S_timers_40013400_S_pwm, __VA_ARGS__) fn(DT_N_S_soc_S_timers_40013400_S_counter, __VA_ARGS__) fn(DT_N_S_soc_S_timers_40013400_S_qdec, __VA_ARGS__) fn(DT_N_S_soc_S_timers_40014000, __VA_ARGS__) fn(DT_N_S_soc_S_timers_40014000_S_pwm, __VA_ARGS__) fn(DT_N_S_soc_S_timers_40014000_S_counter, __VA_ARGS__) fn(DT_N_S_soc_S_timers_40014400, __VA_ARGS__) fn(DT_N_S_soc_S_timers_40014400_S_pwm, __VA_ARGS__) fn(DT_N_S_soc_S_timers_40014400_S_counter, __VA_ARGS__) fn(DT_N_S_soc_S_timers_40014800, __VA_ARGS__) fn(DT_N_S_soc_S_timers_40014800_S_pwm, __VA_ARGS__) fn(DT_N_S_soc_S_timers_40014800_S_counter, __VA_ARGS__) fn(DT_N_S_soc_S_spi_420d1400, __VA_ARGS__) fn(DT_N_S_soc_S_spi_420d2400, __VA_ARGS__) fn(DT_N_S_soc_S_rng_420c0800, __VA_ARGS__) fn(DT_N_S_soc_S_sdmmc_420c8000, __VA_ARGS__) fn(DT_N_S_soc_S_dac_46021800, __VA_ARGS__) fn(DT_N_S_soc_S_adc_42028000, __VA_ARGS__) fn(DT_N_S_soc_S_adc_46021000, __VA_ARGS__) fn(DT_N_S_soc_S_can_4000a400, __VA_ARGS__) fn(DT_N_S_soc_S_dma_40020000, __VA_ARGS__) fn(DT_N_S_soc_S_hash_420c0400, __VA_ARGS__) fn(DT_N_S_soc_S_vrefbuf_46007400, __VA_ARGS__) fn(DT_N_S_soc_S_power_46020800, __VA_ARGS__) fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_1, __VA_ARGS__) fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_2, __VA_ARGS__) fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_3, __VA_ARGS__) fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_4, __VA_ARGS__) fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_5, __VA_ARGS__) fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_6, __VA_ARGS__) fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_7, __VA_ARGS__) fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_8, __VA_ARGS__) fn(DT_N_S_soc_S_serial_40004400, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_42021400, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_42022000, __VA_ARGS__) fn(DT_N_S_soc_S_sdmmc_420c8c00, __VA_ARGS__) fn(DT_N_S_soc_S_memory_controller_420d0400, __VA_ARGS__) fn(DT_N_S_soc_S_memory_controller_420d0400_S_sram, __VA_ARGS__) fn(DT_N_S_soc_S_ucpd_4000dc00, __VA_ARGS__) fn(DT_N_S_soc_S_otghs_42040000, __VA_ARGS__) fn(DT_N_S_soc_S_serial_40006400, __VA_ARGS__) fn(DT_N_S_soc_S_i2c_40009800, __VA_ARGS__) fn(DT_N_S_soc_S_i2c_40009c00, __VA_ARGS__) fn(DT_N_S_soc_S_adc_42028100, __VA_ARGS__) fn(DT_N_S_soc_S_adc_42028300, __VA_ARGS__) fn(DT_N_S_soc_S_aes_420c0000, __VA_ARGS__) fn(DT_N_S_cpus, __VA_ARGS__) fn(DT_N_S_cpus_S_cpu_0, __VA_ARGS__) fn(DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90, __VA_ARGS__) fn(DT_N_S_cpus_S_power_states, __VA_ARGS__) fn(DT_N_S_cpus_S_power_states_S_state0, __VA_ARGS__) fn(DT_N_S_cpus_S_power_states_S_state1, __VA_ARGS__) fn(DT_N_S_cpus_S_power_states_S_state2, __VA_ARGS__) fn(DT_N_S_memory_20000000, __VA_ARGS__) fn(DT_N_S_clocks, __VA_ARGS__) fn(DT_N_S_clocks_S_clk_hse, __VA_ARGS__) fn(DT_N_S_clocks_S_clk_hsi, __VA_ARGS__) fn(DT_N_S_clocks_S_clk_hsi48, __VA_ARGS__) fn(DT_N_S_clocks_S_clk_msis, __VA_ARGS__) fn(DT_N_S_clocks_S_clk_msik, __VA_ARGS__) fn(DT_N_S_clocks_S_clk_lse, __VA_ARGS__) fn(DT_N_S_clocks_S_clk_lsi, __VA_ARGS__) fn(DT_N_S_clocks_S_pll, __VA_ARGS__) fn(DT_N_S_clocks_S_pll2, __VA_ARGS__) fn(DT_N_S_clocks_S_pll3, __VA_ARGS__) fn(DT_N_S_mcos, __VA_ARGS__) fn(DT_N_S_mcos_S_mco1, __VA_ARGS__) fn(DT_N_S_swj_port, __VA_ARGS__) fn(DT_N_S_dietemp, __VA_ARGS__) fn(DT_N_S_vref_1, __VA_ARGS__) fn(DT_N_S_vref_4, __VA_ARGS__) fn(DT_N_S_vbat_1, __VA_ARGS__) fn(DT_N_S_vbat_4, __VA_ARGS__) fn(DT_N_S_smbus1, __VA_ARGS__) fn(DT_N_S_smbus2, __VA_ARGS__) fn(DT_N_S_smbus3, __VA_ARGS__) fn(DT_N_S_smbus4, __VA_ARGS__) fn(DT_N_S_otghs_phy, __VA_ARGS__) fn(DT_N_S_memory_28000000, __VA_ARGS__) fn(DT_N_S_smbus5, __VA_ARGS__) fn(DT_N_S_smbus6, __VA_ARGS__) fn(DT_N_S_connector, __VA_ARGS__) fn(DT_N_S_leds, __VA_ARGS__) fn(DT_N_S_leds_S_led_1, __VA_ARGS__) fn(DT_N_S_leds_S_led_2, __VA_ARGS__) fn(DT_N_S_leds_S_led_3, __VA_ARGS__) fn(DT_N_S_gpio_keys, __VA_ARGS__) fn(DT_N_S_gpio_keys_S_button, __VA_ARGS__) fn(DT_N_S_pwmleds, __VA_ARGS__) fn(DT_N_S_pwmleds_S_green_led_1, __VA_ARGS__) fn(DT_N_S_pwmleds_S_blue_led_1, __VA_ARGS__)
#define DT_FOREACH_OKAY_VARGS_HELPER(fn, ...) fn(DT_N, __VA_ARGS__) fn(DT_N_S_chosen, __VA_ARGS__) fn(DT_N_S_aliases, __VA_ARGS__) fn(DT_N_S_soc, __VA_ARGS__) fn(DT_N_S_soc_S_interrupt_controller_e000e100, __VA_ARGS__) fn(DT_N_S_soc_S_timer_e000e010, __VA_ARGS__) fn(DT_N_S_soc_S_flash_controller_40022000, __VA_ARGS__) fn(DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000, __VA_ARGS__) fn(DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions, __VA_ARGS__) fn(DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_0, __VA_ARGS__) fn(DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_10000, __VA_ARGS__) fn(DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_1f8000, __VA_ARGS__) fn(DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_3e2000, __VA_ARGS__) fn(DT_N_S_soc_S_rcc_46020c00, __VA_ARGS__) fn(DT_N_S_soc_S_rcc_46020c00_S_reset_controller, __VA_ARGS__) fn(DT_N_S_soc_S_interrupt_controller_46022000, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_42020000, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020000, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020400, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020800, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020c00, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021000, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021800, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021c00, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_42020000_S_gpio_42022400, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_42020000_S_adc1_in1_pc0, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_42020000_S_adc4_in18_pb0, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_42020000_S_analog_pa13, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_42020000_S_analog_pa14, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_42020000_S_analog_pa15, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_42020000_S_analog_pb3, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_42020000_S_analog_pb4, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_42020000_S_dac1_out1_pa4, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_42020000_S_fdcan1_rx_pd0, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_42020000_S_fdcan1_tx_pd1, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_42020000_S_i2c1_scl_pb8, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_42020000_S_i2c2_scl_pf1, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_42020000_S_i2c1_sda_pb9, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_42020000_S_i2c2_sda_pf0, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_42020000_S_debug_jtms_swdio_pa13, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_42020000_S_debug_jtck_swclk_pa14, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_42020000_S_debug_jtdi_pa15, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_42020000_S_debug_jtdo_swo_pb3, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_42020000_S_debug_jtrst_pb4, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d0_pc8, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d1_pc9, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d2_pc10, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_d3_pc11, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_ck_pc12, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_42020000_S_sdmmc1_cmd_pd2, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_42020000_S_spi1_miso_pa6, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_42020000_S_spi1_mosi_pa7, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_42020000_S_spi1_sck_pa5, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_42020000_S_tim3_ch2_pc7, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_42020000_S_tim4_ch2_pb7, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_42020000_S_usart1_rx_pa10, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_42020000_S_lpuart1_rx_pg8, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_42020000_S_usart2_rx_pd6, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_42020000_S_usart1_tx_pa9, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_42020000_S_lpuart1_tx_pg7, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_42020000_S_usart2_tx_pd5, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_42020000_S_usb_otg_hs_dm_pa11, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_42020000_S_usb_otg_hs_dp_pa12, __VA_ARGS__) fn(DT_N_S_soc_S_watchdog_40003000, __VA_ARGS__) fn(DT_N_S_soc_S_serial_40013800, __VA_ARGS__) fn(DT_N_S_soc_S_serial_46002400, __VA_ARGS__) fn(DT_N_S_soc_S_spi_40013000, __VA_ARGS__) fn(DT_N_S_soc_S_i2c_40005400, __VA_ARGS__) fn(DT_N_S_soc_S_i2c_40005800, __VA_ARGS__) fn(DT_N_S_soc_S_rtc_46007800, __VA_ARGS__) fn(DT_N_S_soc_S_timers_40000400, __VA_ARGS__) fn(DT_N_S_soc_S_timers_40000400_S_pwm, __VA_ARGS__) fn(DT_N_S_soc_S_timers_40000800, __VA_ARGS__) fn(DT_N_S_soc_S_timers_40000800_S_pwm, __VA_ARGS__) fn(DT_N_S_soc_S_rng_420c0800, __VA_ARGS__) fn(DT_N_S_soc_S_sdmmc_420c8000, __VA_ARGS__) fn(DT_N_S_soc_S_dac_46021800, __VA_ARGS__) fn(DT_N_S_soc_S_adc_42028000, __VA_ARGS__) fn(DT_N_S_soc_S_adc_46021000, __VA_ARGS__) fn(DT_N_S_soc_S_can_4000a400, __VA_ARGS__) fn(DT_N_S_soc_S_dma_40020000, __VA_ARGS__) fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_1, __VA_ARGS__) fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_2, __VA_ARGS__) fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_3, __VA_ARGS__) fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_4, __VA_ARGS__) fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_5, __VA_ARGS__) fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_6, __VA_ARGS__) fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_7, __VA_ARGS__) fn(DT_N_S_soc_S_power_46020800_S_wkup_pin_8, __VA_ARGS__) fn(DT_N_S_soc_S_serial_40004400, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_42021400, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_42022000, __VA_ARGS__) fn(DT_N_S_soc_S_otghs_42040000, __VA_ARGS__) fn(DT_N_S_cpus, __VA_ARGS__) fn(DT_N_S_cpus_S_cpu_0, __VA_ARGS__) fn(DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90, __VA_ARGS__) fn(DT_N_S_cpus_S_power_states, __VA_ARGS__) fn(DT_N_S_cpus_S_power_states_S_state0, __VA_ARGS__) fn(DT_N_S_cpus_S_power_states_S_state1, __VA_ARGS__) fn(DT_N_S_cpus_S_power_states_S_state2, __VA_ARGS__) fn(DT_N_S_memory_20000000, __VA_ARGS__) fn(DT_N_S_clocks, __VA_ARGS__) fn(DT_N_S_clocks_S_clk_hse, __VA_ARGS__) fn(DT_N_S_clocks_S_clk_hsi48, __VA_ARGS__) fn(DT_N_S_clocks_S_clk_lse, __VA_ARGS__) fn(DT_N_S_clocks_S_pll, __VA_ARGS__) fn(DT_N_S_mcos, __VA_ARGS__) fn(DT_N_S_swj_port, __VA_ARGS__) fn(DT_N_S_vref_1, __VA_ARGS__) fn(DT_N_S_vbat_4, __VA_ARGS__) fn(DT_N_S_otghs_phy, __VA_ARGS__) fn(DT_N_S_memory_28000000, __VA_ARGS__) fn(DT_N_S_connector, __VA_ARGS__) fn(DT_N_S_leds, __VA_ARGS__) fn(DT_N_S_leds_S_led_1, __VA_ARGS__) fn(DT_N_S_leds_S_led_2, __VA_ARGS__) fn(DT_N_S_leds_S_led_3, __VA_ARGS__) fn(DT_N_S_gpio_keys, __VA_ARGS__) fn(DT_N_S_gpio_keys_S_button, __VA_ARGS__) fn(DT_N_S_pwmleds_S_green_led_1, __VA_ARGS__) fn(DT_N_S_pwmleds_S_blue_led_1, __VA_ARGS__)
#define DT_COMPAT_fixed_partitions_LABEL_mcuboot DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_0
#define DT_COMPAT_fixed_partitions_LABEL_mcuboot_EXISTS 1
#define DT_COMPAT_fixed_partitions_LABEL_image_0 DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_10000
#define DT_COMPAT_fixed_partitions_LABEL_image_0_EXISTS 1
#define DT_COMPAT_fixed_partitions_LABEL_image_1 DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_1f8000
#define DT_COMPAT_fixed_partitions_LABEL_image_1_EXISTS 1
#define DT_COMPAT_fixed_partitions_LABEL_storage DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions_S_partition_3e2000
#define DT_COMPAT_fixed_partitions_LABEL_storage_EXISTS 1

/*
 * Macros for compatibles with status "okay" nodes
 */
#define DT_COMPAT_HAS_OKAY_st_stm32u5a5zj_nucleo_q 1
#define DT_COMPAT_HAS_OKAY_st_stm32u5a5 1
#define DT_COMPAT_HAS_OKAY_st_stm32u5 1
#define DT_COMPAT_HAS_OKAY_simple_bus 1
#define DT_COMPAT_HAS_OKAY_arm_v8m_nvic 1
#define DT_COMPAT_HAS_OKAY_arm_armv8m_systick 1
#define DT_COMPAT_HAS_OKAY_st_stm32_flash_controller 1
#define DT_COMPAT_HAS_OKAY_st_stm32l5_flash_controller 1
#define DT_COMPAT_HAS_OKAY_st_stm32_nv_flash 1
#define DT_COMPAT_HAS_OKAY_soc_nv_flash 1
#define DT_COMPAT_HAS_OKAY_fixed_partitions 1
#define DT_COMPAT_HAS_OKAY_st_stm32u5_rcc 1
#define DT_COMPAT_HAS_OKAY_st_stm32_rcc_rctl 1
#define DT_COMPAT_HAS_OKAY_st_stm32g0_exti 1
#define DT_COMPAT_HAS_OKAY_st_stm32_exti 1
#define DT_COMPAT_HAS_OKAY_st_stm32_pinctrl 1
#define DT_COMPAT_HAS_OKAY_st_stm32_gpio 1
#define DT_COMPAT_HAS_OKAY_st_stm32_watchdog 1
#define DT_COMPAT_HAS_OKAY_st_stm32_usart 1
#define DT_COMPAT_HAS_OKAY_st_stm32_uart 1
#define DT_COMPAT_HAS_OKAY_st_stm32_lpuart 1
#define DT_COMPAT_HAS_OKAY_st_stm32h7_spi 1
#define DT_COMPAT_HAS_OKAY_st_stm32_spi_fifo 1
#define DT_COMPAT_HAS_OKAY_st_stm32_spi 1
#define DT_COMPAT_HAS_OKAY_st_stm32_i2c_v2 1
#define DT_COMPAT_HAS_OKAY_st_stm32_rtc 1
#define DT_COMPAT_HAS_OKAY_st_stm32_timers 1
#define DT_COMPAT_HAS_OKAY_st_stm32_pwm 1
#define DT_COMPAT_HAS_OKAY_st_stm32_rng 1
#define DT_COMPAT_HAS_OKAY_st_stm32_sdmmc 1
#define DT_COMPAT_HAS_OKAY_st_stm32_dac 1
#define DT_COMPAT_HAS_OKAY_st_stm32_adc 1
#define DT_COMPAT_HAS_OKAY_st_stm32_fdcan 1
#define DT_COMPAT_HAS_OKAY_st_stm32u5_dma 1
#define DT_COMPAT_HAS_OKAY_st_stm32_otghs 1
#define DT_COMPAT_HAS_OKAY_arm_cortex_m33 1
#define DT_COMPAT_HAS_OKAY_arm_armv8m_mpu 1
#define DT_COMPAT_HAS_OKAY_zephyr_power_state 1
#define DT_COMPAT_HAS_OKAY_zephyr_memory_region 1
#define DT_COMPAT_HAS_OKAY_mmio_sram 1
#define DT_COMPAT_HAS_OKAY_st_stm32_hse_clock 1
#define DT_COMPAT_HAS_OKAY_fixed_clock 1
#define DT_COMPAT_HAS_OKAY_st_stm32_lse_clock 1
#define DT_COMPAT_HAS_OKAY_st_stm32u5_pll_clock 1
#define DT_COMPAT_HAS_OKAY_swj_connector 1
#define DT_COMPAT_HAS_OKAY_st_stm32_vref 1
#define DT_COMPAT_HAS_OKAY_st_stm32_vbat 1
#define DT_COMPAT_HAS_OKAY_st_stm32u5_otghs_phy 1
#define DT_COMPAT_HAS_OKAY_arduino_header_r3 1
#define DT_COMPAT_HAS_OKAY_gpio_leds 1
#define DT_COMPAT_HAS_OKAY_gpio_keys 1

/*
 * Macros for status "okay" instances of each compatible
 */
#define DT_N_INST_st_stm32u5a5zj_nucleo_q_NUM_OKAY 1
#define DT_N_INST_st_stm32u5a5_NUM_OKAY 1
#define DT_N_INST_st_stm32u5_NUM_OKAY 1
#define DT_N_INST_simple_bus_NUM_OKAY 1
#define DT_N_INST_arm_v8m_nvic_NUM_OKAY 1
#define DT_N_INST_arm_armv8m_systick_NUM_OKAY 1
#define DT_N_INST_st_stm32_flash_controller_NUM_OKAY 1
#define DT_N_INST_st_stm32l5_flash_controller_NUM_OKAY 1
#define DT_N_INST_st_stm32_nv_flash_NUM_OKAY 1
#define DT_N_INST_soc_nv_flash_NUM_OKAY 1
#define DT_N_INST_fixed_partitions_NUM_OKAY 1
#define DT_N_INST_st_stm32u5_rcc_NUM_OKAY 1
#define DT_N_INST_st_stm32_rcc_rctl_NUM_OKAY 1
#define DT_N_INST_st_stm32g0_exti_NUM_OKAY 1
#define DT_N_INST_st_stm32_exti_NUM_OKAY 1
#define DT_N_INST_st_stm32_pinctrl_NUM_OKAY 1
#define DT_N_INST_st_stm32_gpio_NUM_OKAY 10
#define DT_N_INST_st_stm32_watchdog_NUM_OKAY 1
#define DT_N_INST_st_stm32_usart_NUM_OKAY 2
#define DT_N_INST_st_stm32_uart_NUM_OKAY 3
#define DT_N_INST_st_stm32_lpuart_NUM_OKAY 1
#define DT_N_INST_st_stm32h7_spi_NUM_OKAY 1
#define DT_N_INST_st_stm32_spi_fifo_NUM_OKAY 1
#define DT_N_INST_st_stm32_spi_NUM_OKAY 1
#define DT_N_INST_st_stm32_i2c_v2_NUM_OKAY 2
#define DT_N_INST_st_stm32_rtc_NUM_OKAY 1
#define DT_N_INST_st_stm32_timers_NUM_OKAY 2
#define DT_N_INST_st_stm32_pwm_NUM_OKAY 2
#define DT_N_INST_st_stm32_rng_NUM_OKAY 1
#define DT_N_INST_st_stm32_sdmmc_NUM_OKAY 1
#define DT_N_INST_st_stm32_dac_NUM_OKAY 1
#define DT_N_INST_st_stm32_adc_NUM_OKAY 2
#define DT_N_INST_st_stm32_fdcan_NUM_OKAY 1
#define DT_N_INST_st_stm32u5_dma_NUM_OKAY 1
#define DT_N_INST_st_stm32_otghs_NUM_OKAY 1
#define DT_N_INST_arm_cortex_m33_NUM_OKAY 1
#define DT_N_INST_arm_armv8m_mpu_NUM_OKAY 1
#define DT_N_INST_zephyr_power_state_NUM_OKAY 3
#define DT_N_INST_zephyr_memory_region_NUM_OKAY 1
#define DT_N_INST_mmio_sram_NUM_OKAY 1
#define DT_N_INST_st_stm32_hse_clock_NUM_OKAY 1
#define DT_N_INST_fixed_clock_NUM_OKAY 1
#define DT_N_INST_st_stm32_lse_clock_NUM_OKAY 1
#define DT_N_INST_st_stm32u5_pll_clock_NUM_OKAY 1
#define DT_N_INST_swj_connector_NUM_OKAY 1
#define DT_N_INST_st_stm32_vref_NUM_OKAY 1
#define DT_N_INST_st_stm32_vbat_NUM_OKAY 1
#define DT_N_INST_st_stm32u5_otghs_phy_NUM_OKAY 1
#define DT_N_INST_arduino_header_r3_NUM_OKAY 1
#define DT_N_INST_gpio_leds_NUM_OKAY 1
#define DT_N_INST_gpio_keys_NUM_OKAY 1
#define DT_FOREACH_OKAY_st_stm32u5a5zj_nucleo_q(fn) fn(DT_N)
#define DT_FOREACH_OKAY_VARGS_st_stm32u5a5zj_nucleo_q(fn, ...) fn(DT_N, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_st_stm32u5a5zj_nucleo_q(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_st_stm32u5a5zj_nucleo_q(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_st_stm32u5a5(fn) fn(DT_N_S_soc)
#define DT_FOREACH_OKAY_VARGS_st_stm32u5a5(fn, ...) fn(DT_N_S_soc, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_st_stm32u5a5(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_st_stm32u5a5(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_st_stm32u5(fn) fn(DT_N_S_soc)
#define DT_FOREACH_OKAY_VARGS_st_stm32u5(fn, ...) fn(DT_N_S_soc, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_st_stm32u5(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_st_stm32u5(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_simple_bus(fn) fn(DT_N_S_soc)
#define DT_FOREACH_OKAY_VARGS_simple_bus(fn, ...) fn(DT_N_S_soc, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_simple_bus(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_simple_bus(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_arm_v8m_nvic(fn) fn(DT_N_S_soc_S_interrupt_controller_e000e100)
#define DT_FOREACH_OKAY_VARGS_arm_v8m_nvic(fn, ...) fn(DT_N_S_soc_S_interrupt_controller_e000e100, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_arm_v8m_nvic(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_arm_v8m_nvic(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_arm_armv8m_systick(fn) fn(DT_N_S_soc_S_timer_e000e010)
#define DT_FOREACH_OKAY_VARGS_arm_armv8m_systick(fn, ...) fn(DT_N_S_soc_S_timer_e000e010, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_arm_armv8m_systick(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_arm_armv8m_systick(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_st_stm32_flash_controller(fn) fn(DT_N_S_soc_S_flash_controller_40022000)
#define DT_FOREACH_OKAY_VARGS_st_stm32_flash_controller(fn, ...) fn(DT_N_S_soc_S_flash_controller_40022000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_st_stm32_flash_controller(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_st_stm32_flash_controller(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_st_stm32l5_flash_controller(fn) fn(DT_N_S_soc_S_flash_controller_40022000)
#define DT_FOREACH_OKAY_VARGS_st_stm32l5_flash_controller(fn, ...) fn(DT_N_S_soc_S_flash_controller_40022000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_st_stm32l5_flash_controller(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_st_stm32l5_flash_controller(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_st_stm32_nv_flash(fn) fn(DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000)
#define DT_FOREACH_OKAY_VARGS_st_stm32_nv_flash(fn, ...) fn(DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_st_stm32_nv_flash(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_st_stm32_nv_flash(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_soc_nv_flash(fn) fn(DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000)
#define DT_FOREACH_OKAY_VARGS_soc_nv_flash(fn, ...) fn(DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_soc_nv_flash(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_soc_nv_flash(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_fixed_partitions(fn) fn(DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions)
#define DT_FOREACH_OKAY_VARGS_fixed_partitions(fn, ...) fn(DT_N_S_soc_S_flash_controller_40022000_S_flash_8000000_S_partitions, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_fixed_partitions(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_fixed_partitions(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_st_stm32u5_rcc(fn) fn(DT_N_S_soc_S_rcc_46020c00)
#define DT_FOREACH_OKAY_VARGS_st_stm32u5_rcc(fn, ...) fn(DT_N_S_soc_S_rcc_46020c00, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_st_stm32u5_rcc(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_st_stm32u5_rcc(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_st_stm32_rcc_rctl(fn) fn(DT_N_S_soc_S_rcc_46020c00_S_reset_controller)
#define DT_FOREACH_OKAY_VARGS_st_stm32_rcc_rctl(fn, ...) fn(DT_N_S_soc_S_rcc_46020c00_S_reset_controller, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_st_stm32_rcc_rctl(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_st_stm32_rcc_rctl(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_st_stm32g0_exti(fn) fn(DT_N_S_soc_S_interrupt_controller_46022000)
#define DT_FOREACH_OKAY_VARGS_st_stm32g0_exti(fn, ...) fn(DT_N_S_soc_S_interrupt_controller_46022000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_st_stm32g0_exti(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_st_stm32g0_exti(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_st_stm32_exti(fn) fn(DT_N_S_soc_S_interrupt_controller_46022000)
#define DT_FOREACH_OKAY_VARGS_st_stm32_exti(fn, ...) fn(DT_N_S_soc_S_interrupt_controller_46022000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_st_stm32_exti(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_st_stm32_exti(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_st_stm32_pinctrl(fn) fn(DT_N_S_soc_S_pin_controller_42020000)
#define DT_FOREACH_OKAY_VARGS_st_stm32_pinctrl(fn, ...) fn(DT_N_S_soc_S_pin_controller_42020000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_st_stm32_pinctrl(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_st_stm32_pinctrl(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_st_stm32_gpio(fn) fn(DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020000) fn(DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020400) fn(DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020800) fn(DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020c00) fn(DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021000) fn(DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021800) fn(DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021c00) fn(DT_N_S_soc_S_pin_controller_42020000_S_gpio_42022400) fn(DT_N_S_soc_S_gpio_42021400) fn(DT_N_S_soc_S_gpio_42022000)
#define DT_FOREACH_OKAY_VARGS_st_stm32_gpio(fn, ...) fn(DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020000, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020400, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020800, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_42020000_S_gpio_42020c00, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021000, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021800, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_42020000_S_gpio_42021c00, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_42020000_S_gpio_42022400, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_42021400, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_42022000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_st_stm32_gpio(fn) fn(0) fn(1) fn(2) fn(3) fn(4) fn(5) fn(6) fn(7) fn(8) fn(9)
#define DT_FOREACH_OKAY_INST_VARGS_st_stm32_gpio(fn, ...) fn(0, __VA_ARGS__) fn(1, __VA_ARGS__) fn(2, __VA_ARGS__) fn(3, __VA_ARGS__) fn(4, __VA_ARGS__) fn(5, __VA_ARGS__) fn(6, __VA_ARGS__) fn(7, __VA_ARGS__) fn(8, __VA_ARGS__) fn(9, __VA_ARGS__)
#define DT_FOREACH_OKAY_st_stm32_watchdog(fn) fn(DT_N_S_soc_S_watchdog_40003000)
#define DT_FOREACH_OKAY_VARGS_st_stm32_watchdog(fn, ...) fn(DT_N_S_soc_S_watchdog_40003000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_st_stm32_watchdog(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_st_stm32_watchdog(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_st_stm32_usart(fn) fn(DT_N_S_soc_S_serial_40013800) fn(DT_N_S_soc_S_serial_40004400)
#define DT_FOREACH_OKAY_VARGS_st_stm32_usart(fn, ...) fn(DT_N_S_soc_S_serial_40013800, __VA_ARGS__) fn(DT_N_S_soc_S_serial_40004400, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_st_stm32_usart(fn) fn(0) fn(1)
#define DT_FOREACH_OKAY_INST_VARGS_st_stm32_usart(fn, ...) fn(0, __VA_ARGS__) fn(1, __VA_ARGS__)
#define DT_FOREACH_OKAY_st_stm32_uart(fn) fn(DT_N_S_soc_S_serial_40013800) fn(DT_N_S_soc_S_serial_46002400) fn(DT_N_S_soc_S_serial_40004400)
#define DT_FOREACH_OKAY_VARGS_st_stm32_uart(fn, ...) fn(DT_N_S_soc_S_serial_40013800, __VA_ARGS__) fn(DT_N_S_soc_S_serial_46002400, __VA_ARGS__) fn(DT_N_S_soc_S_serial_40004400, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_st_stm32_uart(fn) fn(0) fn(1) fn(2)
#define DT_FOREACH_OKAY_INST_VARGS_st_stm32_uart(fn, ...) fn(0, __VA_ARGS__) fn(1, __VA_ARGS__) fn(2, __VA_ARGS__)
#define DT_FOREACH_OKAY_st_stm32_lpuart(fn) fn(DT_N_S_soc_S_serial_46002400)
#define DT_FOREACH_OKAY_VARGS_st_stm32_lpuart(fn, ...) fn(DT_N_S_soc_S_serial_46002400, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_st_stm32_lpuart(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_st_stm32_lpuart(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_st_stm32h7_spi(fn) fn(DT_N_S_soc_S_spi_40013000)
#define DT_FOREACH_OKAY_VARGS_st_stm32h7_spi(fn, ...) fn(DT_N_S_soc_S_spi_40013000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_st_stm32h7_spi(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_st_stm32h7_spi(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_st_stm32_spi_fifo(fn) fn(DT_N_S_soc_S_spi_40013000)
#define DT_FOREACH_OKAY_VARGS_st_stm32_spi_fifo(fn, ...) fn(DT_N_S_soc_S_spi_40013000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_st_stm32_spi_fifo(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_st_stm32_spi_fifo(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_st_stm32_spi(fn) fn(DT_N_S_soc_S_spi_40013000)
#define DT_FOREACH_OKAY_VARGS_st_stm32_spi(fn, ...) fn(DT_N_S_soc_S_spi_40013000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_st_stm32_spi(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_st_stm32_spi(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_st_stm32_i2c_v2(fn) fn(DT_N_S_soc_S_i2c_40005400) fn(DT_N_S_soc_S_i2c_40005800)
#define DT_FOREACH_OKAY_VARGS_st_stm32_i2c_v2(fn, ...) fn(DT_N_S_soc_S_i2c_40005400, __VA_ARGS__) fn(DT_N_S_soc_S_i2c_40005800, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_st_stm32_i2c_v2(fn) fn(0) fn(1)
#define DT_FOREACH_OKAY_INST_VARGS_st_stm32_i2c_v2(fn, ...) fn(0, __VA_ARGS__) fn(1, __VA_ARGS__)
#define DT_FOREACH_OKAY_st_stm32_rtc(fn) fn(DT_N_S_soc_S_rtc_46007800)
#define DT_FOREACH_OKAY_VARGS_st_stm32_rtc(fn, ...) fn(DT_N_S_soc_S_rtc_46007800, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_st_stm32_rtc(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_st_stm32_rtc(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_st_stm32_timers(fn) fn(DT_N_S_soc_S_timers_40000400) fn(DT_N_S_soc_S_timers_40000800)
#define DT_FOREACH_OKAY_VARGS_st_stm32_timers(fn, ...) fn(DT_N_S_soc_S_timers_40000400, __VA_ARGS__) fn(DT_N_S_soc_S_timers_40000800, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_st_stm32_timers(fn) fn(0) fn(1)
#define DT_FOREACH_OKAY_INST_VARGS_st_stm32_timers(fn, ...) fn(0, __VA_ARGS__) fn(1, __VA_ARGS__)
#define DT_FOREACH_OKAY_st_stm32_pwm(fn) fn(DT_N_S_soc_S_timers_40000400_S_pwm) fn(DT_N_S_soc_S_timers_40000800_S_pwm)
#define DT_FOREACH_OKAY_VARGS_st_stm32_pwm(fn, ...) fn(DT_N_S_soc_S_timers_40000400_S_pwm, __VA_ARGS__) fn(DT_N_S_soc_S_timers_40000800_S_pwm, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_st_stm32_pwm(fn) fn(0) fn(1)
#define DT_FOREACH_OKAY_INST_VARGS_st_stm32_pwm(fn, ...) fn(0, __VA_ARGS__) fn(1, __VA_ARGS__)
#define DT_FOREACH_OKAY_st_stm32_rng(fn) fn(DT_N_S_soc_S_rng_420c0800)
#define DT_FOREACH_OKAY_VARGS_st_stm32_rng(fn, ...) fn(DT_N_S_soc_S_rng_420c0800, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_st_stm32_rng(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_st_stm32_rng(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_st_stm32_sdmmc(fn) fn(DT_N_S_soc_S_sdmmc_420c8000)
#define DT_FOREACH_OKAY_VARGS_st_stm32_sdmmc(fn, ...) fn(DT_N_S_soc_S_sdmmc_420c8000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_st_stm32_sdmmc(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_st_stm32_sdmmc(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_st_stm32_dac(fn) fn(DT_N_S_soc_S_dac_46021800)
#define DT_FOREACH_OKAY_VARGS_st_stm32_dac(fn, ...) fn(DT_N_S_soc_S_dac_46021800, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_st_stm32_dac(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_st_stm32_dac(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_st_stm32_adc(fn) fn(DT_N_S_soc_S_adc_42028000) fn(DT_N_S_soc_S_adc_46021000)
#define DT_FOREACH_OKAY_VARGS_st_stm32_adc(fn, ...) fn(DT_N_S_soc_S_adc_42028000, __VA_ARGS__) fn(DT_N_S_soc_S_adc_46021000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_st_stm32_adc(fn) fn(0) fn(1)
#define DT_FOREACH_OKAY_INST_VARGS_st_stm32_adc(fn, ...) fn(0, __VA_ARGS__) fn(1, __VA_ARGS__)
#define DT_FOREACH_OKAY_st_stm32_fdcan(fn) fn(DT_N_S_soc_S_can_4000a400)
#define DT_FOREACH_OKAY_VARGS_st_stm32_fdcan(fn, ...) fn(DT_N_S_soc_S_can_4000a400, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_st_stm32_fdcan(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_st_stm32_fdcan(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_st_stm32u5_dma(fn) fn(DT_N_S_soc_S_dma_40020000)
#define DT_FOREACH_OKAY_VARGS_st_stm32u5_dma(fn, ...) fn(DT_N_S_soc_S_dma_40020000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_st_stm32u5_dma(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_st_stm32u5_dma(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_st_stm32_otghs(fn) fn(DT_N_S_soc_S_otghs_42040000)
#define DT_FOREACH_OKAY_VARGS_st_stm32_otghs(fn, ...) fn(DT_N_S_soc_S_otghs_42040000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_st_stm32_otghs(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_st_stm32_otghs(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_arm_cortex_m33(fn) fn(DT_N_S_cpus_S_cpu_0)
#define DT_FOREACH_OKAY_VARGS_arm_cortex_m33(fn, ...) fn(DT_N_S_cpus_S_cpu_0, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_arm_cortex_m33(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_arm_cortex_m33(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_arm_armv8m_mpu(fn) fn(DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90)
#define DT_FOREACH_OKAY_VARGS_arm_armv8m_mpu(fn, ...) fn(DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_arm_armv8m_mpu(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_arm_armv8m_mpu(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_zephyr_power_state(fn) fn(DT_N_S_cpus_S_power_states_S_state0) fn(DT_N_S_cpus_S_power_states_S_state1) fn(DT_N_S_cpus_S_power_states_S_state2)
#define DT_FOREACH_OKAY_VARGS_zephyr_power_state(fn, ...) fn(DT_N_S_cpus_S_power_states_S_state0, __VA_ARGS__) fn(DT_N_S_cpus_S_power_states_S_state1, __VA_ARGS__) fn(DT_N_S_cpus_S_power_states_S_state2, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_zephyr_power_state(fn) fn(0) fn(1) fn(2)
#define DT_FOREACH_OKAY_INST_VARGS_zephyr_power_state(fn, ...) fn(0, __VA_ARGS__) fn(1, __VA_ARGS__) fn(2, __VA_ARGS__)
#define DT_FOREACH_OKAY_zephyr_memory_region(fn) fn(DT_N_S_memory_20000000)
#define DT_FOREACH_OKAY_VARGS_zephyr_memory_region(fn, ...) fn(DT_N_S_memory_20000000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_zephyr_memory_region(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_zephyr_memory_region(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_mmio_sram(fn) fn(DT_N_S_memory_20000000)
#define DT_FOREACH_OKAY_VARGS_mmio_sram(fn, ...) fn(DT_N_S_memory_20000000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_mmio_sram(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_mmio_sram(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_st_stm32_hse_clock(fn) fn(DT_N_S_clocks_S_clk_hse)
#define DT_FOREACH_OKAY_VARGS_st_stm32_hse_clock(fn, ...) fn(DT_N_S_clocks_S_clk_hse, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_st_stm32_hse_clock(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_st_stm32_hse_clock(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_fixed_clock(fn) fn(DT_N_S_clocks_S_clk_hsi48)
#define DT_FOREACH_OKAY_VARGS_fixed_clock(fn, ...) fn(DT_N_S_clocks_S_clk_hsi48, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_fixed_clock(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_fixed_clock(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_st_stm32_lse_clock(fn) fn(DT_N_S_clocks_S_clk_lse)
#define DT_FOREACH_OKAY_VARGS_st_stm32_lse_clock(fn, ...) fn(DT_N_S_clocks_S_clk_lse, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_st_stm32_lse_clock(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_st_stm32_lse_clock(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_st_stm32u5_pll_clock(fn) fn(DT_N_S_clocks_S_pll)
#define DT_FOREACH_OKAY_VARGS_st_stm32u5_pll_clock(fn, ...) fn(DT_N_S_clocks_S_pll, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_st_stm32u5_pll_clock(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_st_stm32u5_pll_clock(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_swj_connector(fn) fn(DT_N_S_swj_port)
#define DT_FOREACH_OKAY_VARGS_swj_connector(fn, ...) fn(DT_N_S_swj_port, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_swj_connector(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_swj_connector(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_st_stm32_vref(fn) fn(DT_N_S_vref_1)
#define DT_FOREACH_OKAY_VARGS_st_stm32_vref(fn, ...) fn(DT_N_S_vref_1, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_st_stm32_vref(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_st_stm32_vref(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_st_stm32_vbat(fn) fn(DT_N_S_vbat_4)
#define DT_FOREACH_OKAY_VARGS_st_stm32_vbat(fn, ...) fn(DT_N_S_vbat_4, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_st_stm32_vbat(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_st_stm32_vbat(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_st_stm32u5_otghs_phy(fn) fn(DT_N_S_otghs_phy)
#define DT_FOREACH_OKAY_VARGS_st_stm32u5_otghs_phy(fn, ...) fn(DT_N_S_otghs_phy, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_st_stm32u5_otghs_phy(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_st_stm32u5_otghs_phy(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_arduino_header_r3(fn) fn(DT_N_S_connector)
#define DT_FOREACH_OKAY_VARGS_arduino_header_r3(fn, ...) fn(DT_N_S_connector, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_arduino_header_r3(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_arduino_header_r3(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_gpio_leds(fn) fn(DT_N_S_leds)
#define DT_FOREACH_OKAY_VARGS_gpio_leds(fn, ...) fn(DT_N_S_leds, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_gpio_leds(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_gpio_leds(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_gpio_keys(fn) fn(DT_N_S_gpio_keys)
#define DT_FOREACH_OKAY_VARGS_gpio_keys(fn, ...) fn(DT_N_S_gpio_keys, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_gpio_keys(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_gpio_keys(fn, ...) fn(0, __VA_ARGS__)

/*
 * Bus information for status "okay" nodes of each compatible
 */
