Fitter report for Lab4
Mon Oct 11 16:45:38 2021
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. I/O Assignment Warnings
  6. Incremental Compilation Preservation Summary
  7. Incremental Compilation Partition Settings
  8. Incremental Compilation Placement Preservation
  9. Pin-Out File
 10. Fitter Resource Usage Summary
 11. Fitter Partition Statistics
 12. Input Pins
 13. Output Pins
 14. Dual Purpose and Dedicated Pins
 15. I/O Bank Usage
 16. All Package Pins
 17. Fitter Resource Utilization by Entity
 18. Delay Chain Summary
 19. Pad To Core Delay Chain Fanout
 20. Control Signals
 21. Global & Other Fast Signals
 22. Non-Global High Fan-Out Signals
 23. Fitter RAM Summary
 24. |Computer|ram:memory|altsyncram:altsyncram_component|altsyncram_7di1:auto_generated|ALTSYNCRAM
 25. Other Routing Usage Summary
 26. LAB Logic Elements
 27. LAB-wide Signals
 28. LAB Signals Sourced
 29. LAB Signals Sourced Out
 30. LAB Distinct Inputs
 31. I/O Rules Summary
 32. I/O Rules Details
 33. I/O Rules Matrix
 34. Fitter Device Options
 35. Operating Settings and Conditions
 36. Estimated Delay Added for Hold Timing Summary
 37. Estimated Delay Added for Hold Timing Details
 38. Fitter Messages
 39. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Fitter Summary                                                                       ;
+------------------------------------+-------------------------------------------------+
; Fitter Status                      ; Successful - Mon Oct 11 16:45:38 2021           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; Lab4                                            ;
; Top-level Entity Name              ; Computer                                        ;
; Family                             ; Cyclone IV GX                                   ;
; Device                             ; EP4CGX15BF14C6                                  ;
; Timing Models                      ; Final                                           ;
; Total logic elements               ; 502 / 14,400 ( 3 % )                            ;
;     Total combinational functions  ; 446 / 14,400 ( 3 % )                            ;
;     Dedicated logic registers      ; 197 / 14,400 ( 1 % )                            ;
; Total registers                    ; 197                                             ;
; Total pins                         ; 18 / 81 ( 22 % )                                ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 4,096 / 552,960 ( < 1 % )                       ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total GXB Receiver Channel PCS     ; 0 / 2 ( 0 % )                                   ;
; Total GXB Receiver Channel PMA     ; 0 / 2 ( 0 % )                                   ;
; Total GXB Transmitter Channel PCS  ; 0 / 2 ( 0 % )                                   ;
; Total GXB Transmitter Channel PMA  ; 0 / 2 ( 0 % )                                   ;
; Total PLLs                         ; 0 / 3 ( 0 % )                                   ;
+------------------------------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; auto                                  ;                                       ;
; Fit Attempts to Skip                                                       ; 0                                     ; 0.0                                   ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                            ; On                                    ; On                                    ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                                   ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; PowerPlay Power Optimization                                               ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Regenerate full fit report during ECO compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Limit to One Fitting Attempt                                               ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; PCI I/O                                                                    ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input                      ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Generate GXB Reconfig MIF                                                  ; Off                                   ; Off                                   ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Off                                   ; Off                                   ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Active Serial clock source                                                 ; FREQ_40MHz                            ; FREQ_40MHz                            ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 16     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------+
; I/O Assignment Warnings                  ;
+----------+-------------------------------+
; Pin Name ; Reason                        ;
+----------+-------------------------------+
; PIO[0]   ; Incomplete set of assignments ;
; PIO[1]   ; Incomplete set of assignments ;
; PIO[2]   ; Incomplete set of assignments ;
; PIO[3]   ; Incomplete set of assignments ;
; PIO[4]   ; Incomplete set of assignments ;
; PIO[5]   ; Incomplete set of assignments ;
; PIO[6]   ; Incomplete set of assignments ;
; PIO[7]   ; Incomplete set of assignments ;
; PIO[8]   ; Incomplete set of assignments ;
; PIO[9]   ; Incomplete set of assignments ;
; PIO[10]  ; Incomplete set of assignments ;
; PIO[11]  ; Incomplete set of assignments ;
; PIO[12]  ; Incomplete set of assignments ;
; PIO[13]  ; Incomplete set of assignments ;
; PIO[14]  ; Incomplete set of assignments ;
; PIO[15]  ; Incomplete set of assignments ;
; CLK      ; Incomplete set of assignments ;
; RESET    ; Incomplete set of assignments ;
+----------+-------------------------------+


+----------------------------------------------+
; Incremental Compilation Preservation Summary ;
+---------------------+------------------------+
; Type                ; Value                  ;
+---------------------+------------------------+
; Placement (by node) ;                        ;
;     -- Requested    ; 0 / 708 ( 0.00 % )     ;
;     -- Achieved     ; 0 / 708 ( 0.00 % )     ;
;                     ;                        ;
; Routing (by net)    ;                        ;
;     -- Requested    ; 0 / 0 ( 0.00 % )       ;
;     -- Achieved     ; 0 / 0 ( 0.00 % )       ;
+---------------------+------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                             ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Partition Name                 ; # Nodes ; # Preserved Nodes ; Preservation Level Used ; Netlist Type Used ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Top                            ; 698     ; 0                 ; N/A                     ; Source File       ;
; hard_block:auto_generated_inst ; 10      ; 0                 ; N/A                     ; Source File       ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in /home/morgan/git/IL2203/Lab4/output_files/Lab4.pin.


+-------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                           ;
+---------------------------------------------+---------------------------+
; Resource                                    ; Usage                     ;
+---------------------------------------------+---------------------------+
; Total logic elements                        ; 502 / 14,400 ( 3 % )      ;
;     -- Combinational with no register       ; 305                       ;
;     -- Register only                        ; 56                        ;
;     -- Combinational with a register        ; 141                       ;
;                                             ;                           ;
; Logic element usage by number of LUT inputs ;                           ;
;     -- 4 input functions                    ; 308                       ;
;     -- 3 input functions                    ; 124                       ;
;     -- <=2 input functions                  ; 14                        ;
;     -- Register only                        ; 56                        ;
;                                             ;                           ;
; Logic elements by mode                      ;                           ;
;     -- normal mode                          ; 401                       ;
;     -- arithmetic mode                      ; 45                        ;
;                                             ;                           ;
; Total registers*                            ; 197 / 14,733 ( 1 % )      ;
;     -- Dedicated logic registers            ; 197 / 14,400 ( 1 % )      ;
;     -- I/O registers                        ; 0 / 333 ( 0 % )           ;
;                                             ;                           ;
; Total LABs:  partially or completely used   ; 37 / 900 ( 4 % )          ;
; Virtual pins                                ; 0                         ;
; I/O pins                                    ; 18 / 81 ( 22 % )          ;
;     -- Clock pins                           ; 1 / 6 ( 17 % )            ;
;     -- Dedicated input pins                 ; 0 / 12 ( 0 % )            ;
;                                             ;                           ;
; Global signals                              ; 2                         ;
; M9Ks                                        ; 1 / 60 ( 2 % )            ;
; Total block memory bits                     ; 4,096 / 552,960 ( < 1 % ) ;
; Total block memory implementation bits      ; 9,216 / 552,960 ( 2 % )   ;
; PLLs                                        ; 0 / 3 ( 0 % )             ;
; Global clocks                               ; 2 / 20 ( 10 % )           ;
; JTAGs                                       ; 0 / 1 ( 0 % )             ;
; CRC blocks                                  ; 0 / 1 ( 0 % )             ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )             ;
; GXB Receiver channel PCSs                   ; 0 / 2 ( 0 % )             ;
; GXB Receiver channel PMAs                   ; 0 / 2 ( 0 % )             ;
; GXB Transmitter channel PCSs                ; 0 / 2 ( 0 % )             ;
; GXB Transmitter channel PMAs                ; 0 / 2 ( 0 % )             ;
; Impedance control blocks                    ; 0 / 3 ( 0 % )             ;
; Average interconnect usage (total/H/V)      ; 2% / 2% / 2%              ;
; Peak interconnect usage (total/H/V)         ; 11% / 11% / 11%           ;
; Maximum fan-out                             ; 190                       ;
; Highest non-global fan-out                  ; 61                        ;
; Total fan-out                               ; 2387                      ;
; Average fan-out                             ; 3.20                      ;
+---------------------------------------------+---------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+----------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                        ;
+---------------------------------------------+---------------------+--------------------------------+
; Statistic                                   ; Top                 ; hard_block:auto_generated_inst ;
+---------------------------------------------+---------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                 ; Low                            ;
;                                             ;                     ;                                ;
; Total logic elements                        ; 502 / 14400 ( 3 % ) ; 0 / 14400 ( 0 % )              ;
;     -- Combinational with no register       ; 305                 ; 0                              ;
;     -- Register only                        ; 56                  ; 0                              ;
;     -- Combinational with a register        ; 141                 ; 0                              ;
;                                             ;                     ;                                ;
; Logic element usage by number of LUT inputs ;                     ;                                ;
;     -- 4 input functions                    ; 308                 ; 0                              ;
;     -- 3 input functions                    ; 124                 ; 0                              ;
;     -- <=2 input functions                  ; 14                  ; 0                              ;
;     -- Register only                        ; 56                  ; 0                              ;
;                                             ;                     ;                                ;
; Logic elements by mode                      ;                     ;                                ;
;     -- normal mode                          ; 401                 ; 0                              ;
;     -- arithmetic mode                      ; 45                  ; 0                              ;
;                                             ;                     ;                                ;
; Total registers                             ; 197                 ; 0                              ;
;     -- Dedicated logic registers            ; 197 / 14400 ( 1 % ) ; 0 / 14400 ( 0 % )              ;
;                                             ;                     ;                                ;
; Total LABs:  partially or completely used   ; 37 / 900 ( 4 % )    ; 0 / 900 ( 0 % )                ;
;                                             ;                     ;                                ;
; Virtual pins                                ; 0                   ; 0                              ;
; I/O pins                                    ; 18                  ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 0                   ; 0                              ;
; Total memory bits                           ; 4096                ; 0                              ;
; Total RAM block bits                        ; 9216                ; 0                              ;
; M9K                                         ; 1 / 60 ( 1 % )      ; 0 / 60 ( 0 % )                 ;
; Clock control block                         ; 2 / 23 ( 8 % )      ; 0 / 23 ( 0 % )                 ;
;                                             ;                     ;                                ;
; Connections                                 ;                     ;                                ;
;     -- Input Connections                    ; 0                   ; 0                              ;
;     -- Registered Input Connections         ; 0                   ; 0                              ;
;     -- Output Connections                   ; 0                   ; 0                              ;
;     -- Registered Output Connections        ; 0                   ; 0                              ;
;                                             ;                     ;                                ;
; Internal Connections                        ;                     ;                                ;
;     -- Total Connections                    ; 2382                ; 5                              ;
;     -- Registered Connections               ; 634                 ; 0                              ;
;                                             ;                     ;                                ;
; External Connections                        ;                     ;                                ;
;     -- Top                                  ; 0                   ; 0                              ;
;     -- hard_block:auto_generated_inst       ; 0                   ; 0                              ;
;                                             ;                     ;                                ;
; Partition Interface                         ;                     ;                                ;
;     -- Input Ports                          ; 2                   ; 0                              ;
;     -- Output Ports                         ; 16                  ; 0                              ;
;     -- Bidir Ports                          ; 0                   ; 0                              ;
;                                             ;                     ;                                ;
; Registered Ports                            ;                     ;                                ;
;     -- Registered Input Ports               ; 0                   ; 0                              ;
;     -- Registered Output Ports              ; 0                   ; 0                              ;
;                                             ;                     ;                                ;
; Port Connectivity                           ;                     ;                                ;
;     -- Input Ports driven by GND            ; 0                   ; 0                              ;
;     -- Output Ports driven by GND           ; 0                   ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                   ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                   ; 0                              ;
;     -- Input Ports with no Source           ; 0                   ; 0                              ;
;     -- Output Ports with no Source          ; 0                   ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                   ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                   ; 0                              ;
+---------------------------------------------+---------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                               ;
+-------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+
; Name  ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination ; Termination Control Block ; Location assigned by ;
+-------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+
; CLK   ; J7    ; 3A       ; 16           ; 0            ; 14           ; 198                   ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; RESET ; J6    ; 3A       ; 16           ; 0            ; 21           ; 64                    ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
+-------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name    ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+---------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; PIO[0]  ; B6    ; 8        ; 14           ; 31           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; PIO[10] ; B11   ; 7        ; 24           ; 31           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; PIO[11] ; C8    ; 7        ; 22           ; 31           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; PIO[12] ; F10   ; 6        ; 33           ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; PIO[13] ; A6    ; 8        ; 10           ; 31           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; PIO[14] ; A11   ; 7        ; 20           ; 31           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; PIO[15] ; B10   ; 7        ; 24           ; 31           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; PIO[1]  ; L4    ; 3        ; 8            ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; PIO[2]  ; G10   ; 6        ; 33           ; 22           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; PIO[3]  ; C6    ; 8        ; 14           ; 31           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; PIO[4]  ; A8    ; 8        ; 12           ; 31           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; PIO[5]  ; A12   ; 7        ; 20           ; 31           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; PIO[6]  ; A7    ; 8        ; 12           ; 31           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; PIO[7]  ; G9    ; 6        ; 33           ; 22           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; PIO[8]  ; B8    ; 7        ; 22           ; 31           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; PIO[9]  ; F11   ; 6        ; 33           ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
+---------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+---------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                         ;
+----------+--------------------+--------------------------+------------------+---------------------------+
; Location ; Pin Name           ; Reserved As              ; User Signal Name ; Pin Type                  ;
+----------+--------------------+--------------------------+------------------+---------------------------+
; L3       ; MSEL2              ; -                        ; -                ; Dedicated Programming Pin ;
; N3       ; MSEL1              ; -                        ; -                ; Dedicated Programming Pin ;
; K5       ; MSEL0              ; -                        ; -                ; Dedicated Programming Pin ;
; J5       ; CONF_DONE          ; -                        ; -                ; Dedicated Programming Pin ;
; K6       ; nSTATUS            ; -                        ; -                ; Dedicated Programming Pin ;
; N5       ; DIFFIO_B1n, NCEO   ; Use as programming pin   ; ~ALTERA_NCEO~    ; Dual Purpose Pin          ;
; G10      ; DIFFIO_R4n, DEV_OE ; Use as regular IO        ; PIO[2]           ; Dual Purpose Pin          ;
; A6       ; CLKUSR             ; Use as regular IO        ; PIO[13]          ; Dual Purpose Pin          ;
; A5       ; DATA0              ; As input tri-stated      ; ~ALTERA_DATA0~   ; Dual Purpose Pin          ;
; B5       ; ASDO               ; As input tri-stated      ; ~ALTERA_ASDO~    ; Dual Purpose Pin          ;
; C5       ; NCSO               ; As input tri-stated      ; ~ALTERA_NCSO~    ; Dual Purpose Pin          ;
; A4       ; DCLK               ; As output driving ground ; ~ALTERA_DCLK~    ; Dual Purpose Pin          ;
; D5       ; nCONFIG            ; -                        ; -                ; Dedicated Programming Pin ;
; C4       ; nCE                ; -                        ; -                ; Dedicated Programming Pin ;
+----------+--------------------+--------------------------+------------------+---------------------------+


+------------------------------------------------------------------------------+
; I/O Bank Usage                                                               ;
+----------+-----------------+---------------+--------------+------------------+
; I/O Bank ; Usage           ; VCCIO Voltage ; VREF Voltage ; VCCCLKIN Voltage ;
+----------+-----------------+---------------+--------------+------------------+
; QL0      ; 0 / 8 ( 0 % )   ; --            ; --           ; --               ;
; 3        ; 2 / 8 ( 25 % )  ; 2.5V          ; --           ; --               ;
; 3A       ; 2 / 2 ( 100 % ) ; --            ; --           ; 2.5V             ;
; 4        ; 0 / 14 ( 0 % )  ; 2.5V          ; --           ; --               ;
; 5        ; 0 / 12 ( 0 % )  ; 2.5V          ; --           ; --               ;
; 6        ; 4 / 12 ( 33 % ) ; 2.5V          ; --           ; --               ;
; 7        ; 6 / 14 ( 43 % ) ; 2.5V          ; --           ; --               ;
; 8A       ; 0 / 2 ( 0 % )   ; --            ; --           ; 2.5V             ;
; 8        ; 5 / 5 ( 100 % ) ; 2.5V          ; --           ; --               ;
; 9        ; 4 / 4 ( 100 % ) ; 2.5V          ; --           ; --               ;
+----------+-----------------+---------------+--------------+------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                               ;
+----------+------------+----------+--------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                   ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+--------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; A1       ; 99         ; 9        ; #TDO                                             ; output ;              ;         ; --         ;                 ; --       ; --           ;
; A2       ; 98         ; 9        ; #TMS                                             ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; A3       ; 96         ; 9        ; #TDI                                             ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; A4       ; 93         ; 9        ; ~ALTERA_DCLK~                                    ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; On           ;
; A5       ; 90         ; 9        ; ~ALTERA_DATA0~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; On           ;
; A6       ; 89         ; 8        ; PIO[13]                                          ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A7       ; 87         ; 8        ; PIO[6]                                           ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A8       ; 88         ; 8        ; PIO[4]                                           ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A9       ; 81         ; 7        ; GND+                                             ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A10      ; 82         ; 7        ; GND+                                             ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A11      ; 79         ; 7        ; PIO[14]                                          ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A12      ; 80         ; 7        ; PIO[5]                                           ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A13      ; 73         ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B1       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B2       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B3       ; 97         ; 9        ; #TCK                                             ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; B4       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B5       ; 91         ; 9        ; ~ALTERA_ASDO~ / RESERVED_INPUT_WITH_WEAK_PULLUP  ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; On           ;
; B6       ; 86         ; 8        ; PIO[0]                                           ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B7       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B8       ; 77         ; 7        ; PIO[8]                                           ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B9       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B10      ; 76         ; 7        ; PIO[15]                                          ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B11      ; 75         ; 7        ; PIO[10]                                          ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B12      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B13      ; 74         ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C1       ; 9          ; QL0      ; GXB_NC                                           ;        ;              ;         ; --         ;                 ; --       ; --           ;
; C2       ; 8          ; QL0      ; GXB_NC                                           ;        ;              ;         ; --         ;                 ; --       ; --           ;
; C3       ;            ; 9        ; VCCIO9                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C4       ; 95         ; 9        ; ^nCE                                             ;        ;              ;         ; --         ;                 ; --       ; --           ;
; C5       ; 92         ; 9        ; ~ALTERA_NCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP  ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; On           ;
; C6       ; 85         ; 8        ; PIO[3]                                           ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C7       ;            ; 8        ; VCCIO8                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C8       ; 78         ; 7        ; PIO[11]                                          ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C9       ;            ; 7        ; VCCIO7                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C10      ;            ; 7        ; VCCIO7                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C11      ; 69         ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C12      ; 70         ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C13      ; 71         ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D1       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D2       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D3       ;            ;          ; VCCD_PLL                                         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; D4       ;            ; --       ; VCCA                                             ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; D5       ; 94         ; 9        ; ^nCONFIG                                         ;        ;              ;         ; --         ;                 ; --       ; --           ;
; D6       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D7       ;            ; 8A       ; VCC_CLKIN8A                                      ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; D8       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D9       ;            ; --       ; VCCA                                             ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; D10      ; 65         ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D11      ; 68         ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D12      ; 67         ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D13      ; 72         ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E1       ; 11         ; QL0      ; GXB_GND*                                         ;        ;              ;         ; --         ;                 ; --       ; --           ;
; E2       ; 10         ; QL0      ; GXB_GND*                                         ;        ;              ;         ; --         ;                 ; --       ; --           ;
; E3       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E4       ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; E5       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E6       ; 83         ; 8A       ; GXB_GND*                                         ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; E7       ; 84         ; 8A       ; GXB_GND*                                         ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; E8       ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; E9       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E10      ; 66         ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E11      ;            ; 6        ; VCCIO6                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E12      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E13      ; 63         ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F1       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F2       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F3       ;            ; --       ; VCCL_GXB                                         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; F4       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F5       ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; F6       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F7       ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; F8       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F9       ; 64         ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F10      ; 62         ; 6        ; PIO[12]                                          ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; F11      ; 61         ; 6        ; PIO[9]                                           ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; F12      ; 58         ; 6        ; GND+                                             ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F13      ; 57         ; 6        ; GND+                                             ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; G1       ; 13         ; QL0      ; GXB_NC                                           ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G2       ; 12         ; QL0      ; GXB_NC                                           ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G3       ;            ; --       ; VCCH_GXB                                         ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G4       ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G5       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G6       ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G7       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G8       ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G9       ; 60         ; 6        ; PIO[7]                                           ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; G10      ; 59         ; 6        ; PIO[2]                                           ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; G11      ;            ; 6        ; VCCIO6                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G12      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G13      ; 55         ; 5        ; GND+                                             ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; H1       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H2       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H3       ;            ; --       ; VCCL_GXB                                         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H4       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H5       ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H6       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H7       ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H8       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H9       ;            ; --       ; VCCA                                             ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; H10      ; 52         ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H11      ;            ; 5        ; VCCIO5                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; H12      ; 51         ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; H13      ; 56         ; 5        ; GND+                                             ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; J1       ; 15         ; QL0      ; GXB_GND*                                         ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J2       ; 14         ; QL0      ; GXB_GND*                                         ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J3       ;            ; --       ; VCCA_GXB                                         ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; J4       ;            ;          ; VCCD_PLL                                         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J5       ; 19         ; 3        ; ^CONF_DONE                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J6       ; 29         ; 3A       ; RESET                                            ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; J7       ; 30         ; 3A       ; CLK                                              ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; J8       ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J9       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J10      ;            ;          ; VCCD_PLL                                         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J11      ;            ; 5        ; VCCIO5                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; J12      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J13      ; 53         ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K1       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K2       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K3       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K4       ;            ; --       ; VCCA                                             ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K5       ; 18         ; 3        ; ^MSEL0                                           ;        ;              ;         ; --         ;                 ; --       ; --           ;
; K6       ; 20         ; 3        ; ^nSTATUS                                         ;        ;              ;         ; --         ;                 ; --       ; --           ;
; K7       ;            ; 3A       ; VCC_CLKIN3A                                      ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K8       ; 35         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; K9       ; 36         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; K10      ; 43         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; K11      ; 48         ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K12      ; 47         ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K13      ; 54         ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L1       ;            ;          ; RREF                                             ;        ;              ;         ; --         ;                 ; --       ; --           ;
; L2       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L3       ; 16         ; 3        ; ^MSEL2                                           ;        ;              ;         ; --         ;                 ; --       ; --           ;
; L4       ; 21         ; 3        ; PIO[1]                                           ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; L5       ; 27         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L6       ;            ; 3        ; VCCIO3                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L7       ; 28         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; L8       ;            ; 4        ; VCCIO4                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L9       ; 37         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L10      ;            ; 4        ; VCCIO4                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L11      ; 44         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L12      ; 50         ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L13      ; 49         ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M1       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M2       ;            ; --       ; VCCA_GXB                                         ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; M3       ;            ;          ; NC                                               ;        ;              ;         ; --         ;                 ; --       ; --           ;
; M4       ; 22         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M5       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M6       ; 25         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M7       ; 31         ; 4        ; GND+                                             ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; M8       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M9       ; 38         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M10      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M11      ; 41         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M12      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M13      ; 46         ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N1       ;            ; --       ; VCCL_GXB                                         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N2       ;            ;          ; NC                                               ;        ;              ;         ; --         ;                 ; --       ; --           ;
; N3       ; 17         ; 3        ; ^MSEL1                                           ;        ;              ;         ; --         ;                 ; --       ; --           ;
; N4       ; 23         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N5       ; 24         ; 3        ; ~ALTERA_NCEO~ / RESERVED_OUTPUT_OPEN_DRAIN       ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; N6       ; 26         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N7       ; 32         ; 4        ; GND+                                             ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; N8       ; 33         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N9       ; 34         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N10      ; 39         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N11      ; 40         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N12      ; 42         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N13      ; 45         ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
+----------+------------+----------+--------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+-----------+------+--------------+--------------+-------------------+------------------+-------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; DSP 36x36 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                 ; Library Name ;
+-------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+-----------+------+--------------+--------------+-------------------+------------------+-------------------------------------------------------------------------------------+--------------+
; |Computer                                 ; 502 (7)     ; 197 (0)                   ; 0 (0)         ; 4096        ; 1    ; 0            ; 0       ; 0         ; 0         ; 18   ; 0            ; 305 (7)      ; 56 (0)            ; 141 (1)          ; |Computer                                                                           ; work         ;
;    |GPIO:gpio_per|                        ; 16 (16)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 11 (11)           ; 5 (5)            ; |Computer|GPIO:gpio_per                                                             ; work         ;
;    |MCU_FSM:mcu|                          ; 484 (57)    ; 181 (53)                  ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 298 (7)      ; 45 (5)            ; 141 (7)          ; |Computer|MCU_FSM:mcu                                                               ; work         ;
;       |Datapath:dp|                       ; 440 (75)    ; 128 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 268 (69)     ; 40 (0)            ; 132 (36)         ; |Computer|MCU_FSM:mcu|Datapath:dp                                                   ; work         ;
;          |ALU:the_best_alu_in_kista|      ; 146 (146)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 115 (115)    ; 0 (0)             ; 31 (31)          ; |Computer|MCU_FSM:mcu|Datapath:dp|ALU:the_best_alu_in_kista                         ; work         ;
;          |Register_File:rf|               ; 221 (221)   ; 128 (128)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 84 (84)      ; 40 (40)           ; 97 (97)          ; |Computer|MCU_FSM:mcu|Datapath:dp|Register_File:rf                                  ; work         ;
;       |micro_code:ucode|                  ; 26 (26)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 23 (23)      ; 0 (0)             ; 3 (3)            ; |Computer|MCU_FSM:mcu|micro_code:ucode                                              ; work         ;
;    |ram:memory|                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4096        ; 1    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Computer|ram:memory                                                                ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4096        ; 1    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Computer|ram:memory|altsyncram:altsyncram_component                                ; work         ;
;          |altsyncram_7di1:auto_generated| ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4096        ; 1    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Computer|ram:memory|altsyncram:altsyncram_component|altsyncram_7di1:auto_generated ; work         ;
+-------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+-----------+------+--------------+--------------+-------------------+------------------+-------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                     ;
+---------+----------+---------------+---------------+-----------------------+-----+------+
; Name    ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+---------+----------+---------------+---------------+-----------------------+-----+------+
; PIO[0]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; PIO[1]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; PIO[2]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; PIO[3]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; PIO[4]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; PIO[5]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; PIO[6]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; PIO[7]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; PIO[8]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; PIO[9]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; PIO[10] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; PIO[11] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; PIO[12] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; PIO[13] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; PIO[14] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; PIO[15] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; CLK     ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; RESET   ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
+---------+----------+---------------+---------------+-----------------------+-----+------+


+---------------------------------------------------+
; Pad To Core Delay Chain Fanout                    ;
+---------------------+-------------------+---------+
; Source Pin / Fanout ; Pad To Core Index ; Setting ;
+---------------------+-------------------+---------+
; CLK                 ;                   ;         ;
; RESET               ;                   ;         ;
+---------------------+-------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                              ;
+-----------------------------------------------------------------+--------------------+---------+--------------+--------+----------------------+------------------+---------------------------+
; Name                                                            ; Location           ; Fan-Out ; Usage        ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-----------------------------------------------------------------+--------------------+---------+--------------+--------+----------------------+------------------+---------------------------+
; CLK                                                             ; PIN_J7             ; 9       ; Clock        ; no     ; --                   ; --               ; --                        ;
; CLK                                                             ; PIN_J7             ; 190     ; Clock        ; yes    ; Global Clock         ; GCLK17           ; --                        ;
; Equal0~5                                                        ; LCCOMB_X10_Y21_N14 ; 16      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Equal1~1                                                        ; LCCOMB_X10_Y21_N8  ; 1       ; Write enable ; no     ; --                   ; --               ; --                        ;
; MCU_FSM:mcu|Datapath:dp|ALU:the_best_alu_in_kista|Equal0~0      ; LCCOMB_X11_Y24_N18 ; 2       ; Latch enable ; no     ; --                   ; --               ; --                        ;
; MCU_FSM:mcu|Datapath:dp|ALU:the_best_alu_in_kista|Equal1~0      ; LCCOMB_X12_Y23_N0  ; 2       ; Latch enable ; no     ; --                   ; --               ; --                        ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|register_arr[0][14]~14 ; LCCOMB_X16_Y22_N8  ; 16      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|register_arr[1][12]~13 ; LCCOMB_X11_Y22_N14 ; 16      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|register_arr[2][12]~11 ; LCCOMB_X11_Y22_N18 ; 16      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|register_arr[3][15]~15 ; LCCOMB_X11_Y22_N16 ; 16      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|register_arr[4][11]~8  ; LCCOMB_X11_Y22_N26 ; 16      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|register_arr[5][8]~4   ; LCCOMB_X11_Y22_N0  ; 16      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|register_arr[6][7]~7   ; LCCOMB_X11_Y22_N8  ; 16      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|register_arr[7][3]~9   ; LCCOMB_X11_Y22_N30 ; 16      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; MCU_FSM:mcu|Mux0~2                                              ; LCCOMB_X14_Y20_N12 ; 21      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; MCU_FSM:mcu|Z_reg~2                                             ; LCCOMB_X11_Y21_N26 ; 3       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; MCU_FSM:mcu|instruction_reg[15]~0                               ; LCCOMB_X11_Y22_N20 ; 16      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; MCU_FSM:mcu|micro_code:ucode|Mux14~3                            ; LCCOMB_X14_Y24_N18 ; 16      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; RESET                                                           ; PIN_J6             ; 50      ; Async. clear ; yes    ; Global Clock         ; GCLK19           ; --                        ;
+-----------------------------------------------------------------+--------------------+---------+--------------+--------+----------------------+------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                             ;
+-------+----------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name  ; Location ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-------+----------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; CLK   ; PIN_J7   ; 190     ; 140                                  ; Global Clock         ; GCLK17           ; --                        ;
; RESET ; PIN_J6   ; 50      ; 0                                    ; Global Clock         ; GCLK19           ; --                        ;
+-------+----------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+---------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                             ;
+-----------------------------------------------------------------------------------+---------+
; Name                                                                              ; Fan-Out ;
+-----------------------------------------------------------------------------------+---------+
; MCU_FSM:mcu|micro_code:ucode|Mux6~2                                               ; 61      ;
; MCU_FSM:mcu|instruction_reg[4]                                                    ; 53      ;
; MCU_FSM:mcu|instruction_reg[3]                                                    ; 53      ;
; MCU_FSM:mcu|micro_code:ucode|Mux7~5                                               ; 50      ;
; MCU_FSM:mcu|Datapath:dp|Selector34~0                                              ; 46      ;
; MCU_FSM:mcu|Datapath:dp|Selector35~0                                              ; 46      ;
; MCU_FSM:mcu|Datapath:dp|Selector33~0                                              ; 32      ;
; MCU_FSM:mcu|Datapath:dp|Selector32~3                                              ; 32      ;
; MCU_FSM:mcu|instruction_reg[13]                                                   ; 31      ;
; MCU_FSM:mcu|micro_code:ucode|Mux8~0                                               ; 29      ;
; MCU_FSM:mcu|micro_code:ucode|Mux5~1                                               ; 26      ;
; MCU_FSM:mcu|uPC[0]                                                                ; 23      ;
; MCU_FSM:mcu|Mux0~2                                                                ; 21      ;
; MCU_FSM:mcu|instruction_reg[5]                                                    ; 19      ;
; MCU_FSM:mcu|instruction_reg[15]                                                   ; 19      ;
; MCU_FSM:mcu|instruction_reg[12]                                                   ; 18      ;
; MCU_FSM:mcu|instruction_reg[14]                                                   ; 18      ;
; MCU_FSM:mcu|instruction_reg[8]                                                    ; 17      ;
; MCU_FSM:mcu|uPC[1]                                                                ; 17      ;
; MCU_FSM:mcu|micro_code:ucode|Mux14~3                                              ; 16      ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|register_arr[3][15]~15                   ; 16      ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|register_arr[0][14]~14                   ; 16      ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|register_arr[1][12]~13                   ; 16      ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|register_arr[2][12]~11                   ; 16      ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|register_arr[7][3]~9                     ; 16      ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|register_arr[4][11]~8                    ; 16      ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|register_arr[6][7]~7                     ; 16      ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|register_arr[5][8]~4                     ; 16      ;
; MCU_FSM:mcu|instruction_reg[15]~0                                                 ; 16      ;
; Equal0~5                                                                          ; 16      ;
; MCU_FSM:mcu|Datapath:dp|Selector31~6                                              ; 15      ;
; RESET~input                                                                       ; 14      ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|register_arr~18                          ; 14      ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|register_arr~17                          ; 14      ;
; CLK~input                                                                         ; 8       ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|register_arr~47                          ; 8       ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|register_arr~45                          ; 8       ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|register_arr~43                          ; 8       ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|register_arr~41                          ; 8       ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|register_arr~39                          ; 8       ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|register_arr~37                          ; 8       ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|register_arr~35                          ; 8       ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|register_arr~33                          ; 8       ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|register_arr~31                          ; 8       ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|register_arr~29                          ; 8       ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|register_arr~27                          ; 8       ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|register_arr~25                          ; 8       ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|register_arr~23                          ; 8       ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|register_arr~21                          ; 8       ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|register_arr~19                          ; 8       ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|register_arr~1                           ; 8       ;
; MCU_FSM:mcu|Datapath:dp|ALU:the_best_alu_in_kista|Mux0~4                          ; 7       ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|QA[15]~80                                ; 7       ;
; MCU_FSM:mcu|Datapath:dp|Selector16~5                                              ; 6       ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|QA[13]~90                                ; 5       ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|QA[14]~85                                ; 5       ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|QA[7]~34                                 ; 5       ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|QA[9]~24                                 ; 5       ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|QA[11]~14                                ; 5       ;
; MCU_FSM:mcu|Datapath:dp|Selector31~2                                              ; 5       ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|QA[0]~8                                  ; 5       ;
; MCU_FSM:mcu|instruction_reg[7]                                                    ; 5       ;
; MCU_FSM:mcu|instruction_reg[6]                                                    ; 5       ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|register_arr[6][7]~5                     ; 4       ;
; MCU_FSM:mcu|instruction_reg[10]                                                   ; 4       ;
; MCU_FSM:mcu|instruction_reg[11]                                                   ; 4       ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|register_arr[5][8]~2                     ; 4       ;
; MCU_FSM:mcu|Datapath:dp|ALU:the_best_alu_in_kista|Mux14~4                         ; 4       ;
; MCU_FSM:mcu|Datapath:dp|ALU:the_best_alu_in_kista|Mux13~5                         ; 4       ;
; MCU_FSM:mcu|Datapath:dp|ALU:the_best_alu_in_kista|Mux12~4                         ; 4       ;
; MCU_FSM:mcu|Datapath:dp|ALU:the_best_alu_in_kista|Mux11~5                         ; 4       ;
; MCU_FSM:mcu|Datapath:dp|ALU:the_best_alu_in_kista|Mux10~4                         ; 4       ;
; MCU_FSM:mcu|Datapath:dp|ALU:the_best_alu_in_kista|Mux9~5                          ; 4       ;
; MCU_FSM:mcu|Datapath:dp|ALU:the_best_alu_in_kista|Mux8~4                          ; 4       ;
; MCU_FSM:mcu|Datapath:dp|ALU:the_best_alu_in_kista|Mux3~5                          ; 4       ;
; MCU_FSM:mcu|Datapath:dp|ALU:the_best_alu_in_kista|Mux2~4                          ; 4       ;
; MCU_FSM:mcu|Datapath:dp|ALU:the_best_alu_in_kista|Mux1~4                          ; 4       ;
; MCU_FSM:mcu|Datapath:dp|Selector19~5                                              ; 4       ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|QA[12]~95                                ; 4       ;
; MCU_FSM:mcu|Datapath:dp|Selector18~5                                              ; 4       ;
; MCU_FSM:mcu|Datapath:dp|Selector17~5                                              ; 4       ;
; MCU_FSM:mcu|Datapath:dp|ALU:the_best_alu_in_kista|Mux7~5                          ; 4       ;
; MCU_FSM:mcu|Datapath:dp|ALU:the_best_alu_in_kista|Mux6~4                          ; 4       ;
; MCU_FSM:mcu|Datapath:dp|ALU:the_best_alu_in_kista|Mux5~5                          ; 4       ;
; MCU_FSM:mcu|Datapath:dp|ALU:the_best_alu_in_kista|Mux4~4                          ; 4       ;
; MCU_FSM:mcu|Datapath:dp|Selector30~5                                              ; 4       ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|QA[1]~64                                 ; 4       ;
; MCU_FSM:mcu|Datapath:dp|Selector29~5                                              ; 4       ;
; MCU_FSM:mcu|Datapath:dp|Selector28~5                                              ; 4       ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|QA[3]~54                                 ; 4       ;
; MCU_FSM:mcu|Datapath:dp|Selector27~5                                              ; 4       ;
; MCU_FSM:mcu|Datapath:dp|Selector26~5                                              ; 4       ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|QA[5]~44                                 ; 4       ;
; MCU_FSM:mcu|Datapath:dp|Selector25~5                                              ; 4       ;
; MCU_FSM:mcu|Datapath:dp|Selector24~5                                              ; 4       ;
; MCU_FSM:mcu|Datapath:dp|Selector23~5                                              ; 4       ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|QA[8]~29                                 ; 4       ;
; MCU_FSM:mcu|Datapath:dp|Selector22~5                                              ; 4       ;
; MCU_FSM:mcu|Datapath:dp|Selector21~5                                              ; 4       ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|QA[10]~19                                ; 4       ;
; MCU_FSM:mcu|Datapath:dp|Selector20~5                                              ; 4       ;
; MCU_FSM:mcu|Datapath:dp|ALU:the_best_alu_in_kista|Mux15~4                         ; 4       ;
; MCU_FSM:mcu|Datapath:dp|Selector32~0                                              ; 4       ;
; MCU_FSM:mcu|Z_reg~2                                                               ; 3       ;
; MCU_FSM:mcu|micro_code:ucode|Mux0~0                                               ; 3       ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|QA[2]~59                                 ; 3       ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|QA[4]~49                                 ; 3       ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|QA[6]~39                                 ; 3       ;
; MCU_FSM:mcu|Datapath:dp|Selector31~7                                              ; 3       ;
; MCU_FSM:mcu|micro_code:ucode|Mux21~0                                              ; 3       ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|register_arr[0][0]                       ; 3       ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|register_arr[1][0]                       ; 3       ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|register_arr[4][0]                       ; 3       ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|register_arr[6][0]                       ; 3       ;
; MCU_FSM:mcu|Mux0~1                                                                ; 3       ;
; MCU_FSM:mcu|Mux3~2                                                                ; 3       ;
; MCU_FSM:mcu|micro_code:ucode|Mux10~0                                              ; 3       ;
; MCU_FSM:mcu|Datapath:dp|ALU:the_best_alu_in_kista|add_overflow                    ; 2       ;
; MCU_FSM:mcu|Datapath:dp|ALU:the_best_alu_in_kista|sub_overflow                    ; 2       ;
; MCU_FSM:mcu|micro_code:ucode|Mux4~3                                               ; 2       ;
; MCU_FSM:mcu|Datapath:dp|ALU:the_best_alu_in_kista|Equal1~0                        ; 2       ;
; MCU_FSM:mcu|Datapath:dp|ALU:the_best_alu_in_kista|Equal0~0                        ; 2       ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|register_arr[1][12]~12                   ; 2       ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|register_arr[2][12]~10                   ; 2       ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|register_arr[6][7]~6                     ; 2       ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|register_arr[5][8]~3                     ; 2       ;
; MCU_FSM:mcu|instruction_reg[9]                                                    ; 2       ;
; MCU_FSM:mcu|micro_code:ucode|Mux0~1                                               ; 2       ;
; MCU_FSM:mcu|Datapath:dp|ALU:the_best_alu_in_kista|Mux13~2                         ; 2       ;
; MCU_FSM:mcu|Datapath:dp|ALU:the_best_alu_in_kista|Mux13~1                         ; 2       ;
; MCU_FSM:mcu|Datapath:dp|ALU:the_best_alu_in_kista|Mux11~2                         ; 2       ;
; MCU_FSM:mcu|Datapath:dp|ALU:the_best_alu_in_kista|Mux11~1                         ; 2       ;
; MCU_FSM:mcu|Datapath:dp|ALU:the_best_alu_in_kista|Mux9~2                          ; 2       ;
; MCU_FSM:mcu|Datapath:dp|ALU:the_best_alu_in_kista|Mux9~1                          ; 2       ;
; MCU_FSM:mcu|Datapath:dp|ALU:the_best_alu_in_kista|Mux3~2                          ; 2       ;
; MCU_FSM:mcu|Datapath:dp|ALU:the_best_alu_in_kista|Mux3~1                          ; 2       ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|QA[12]~94                                ; 2       ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|register_arr[3][12]                      ; 2       ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|register_arr[0][12]                      ; 2       ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|register_arr[1][12]                      ; 2       ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|register_arr[2][12]                      ; 2       ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|QA[12]~92                                ; 2       ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|register_arr[7][12]                      ; 2       ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|register_arr[4][12]                      ; 2       ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|register_arr[6][12]                      ; 2       ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|register_arr[5][12]                      ; 2       ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|QA[13]~89                                ; 2       ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|register_arr[3][13]                      ; 2       ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|register_arr[0][13]                      ; 2       ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|register_arr[1][13]                      ; 2       ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|register_arr[2][13]                      ; 2       ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|QA[13]~87                                ; 2       ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|register_arr[7][13]                      ; 2       ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|register_arr[4][13]                      ; 2       ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|register_arr[6][13]                      ; 2       ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|register_arr[5][13]                      ; 2       ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|QA[14]~84                                ; 2       ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|register_arr[3][14]                      ; 2       ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|register_arr[0][14]                      ; 2       ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|register_arr[1][14]                      ; 2       ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|register_arr[2][14]                      ; 2       ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|QA[14]~82                                ; 2       ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|register_arr[7][14]                      ; 2       ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|register_arr[4][14]                      ; 2       ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|register_arr[6][14]                      ; 2       ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|register_arr[5][14]                      ; 2       ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|QA[15]~79                                ; 2       ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|register_arr[3][15]                      ; 2       ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|register_arr[0][15]                      ; 2       ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|register_arr[1][15]                      ; 2       ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|register_arr[2][15]                      ; 2       ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|QA[15]~77                                ; 2       ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|register_arr[7][15]                      ; 2       ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|register_arr[4][15]                      ; 2       ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|register_arr[6][15]                      ; 2       ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|register_arr[5][15]                      ; 2       ;
; MCU_FSM:mcu|Datapath:dp|ALU:the_best_alu_in_kista|Mux7~2                          ; 2       ;
; MCU_FSM:mcu|Datapath:dp|ALU:the_best_alu_in_kista|Mux7~1                          ; 2       ;
; MCU_FSM:mcu|Datapath:dp|ALU:the_best_alu_in_kista|Mux5~2                          ; 2       ;
; MCU_FSM:mcu|Datapath:dp|ALU:the_best_alu_in_kista|Mux5~1                          ; 2       ;
; MCU_FSM:mcu|instruction_reg[1]                                                    ; 2       ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|QA[1]~63                                 ; 2       ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|register_arr[3][1]                       ; 2       ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|register_arr[0][1]                       ; 2       ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|register_arr[1][1]                       ; 2       ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|register_arr[2][1]                       ; 2       ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|QA[1]~61                                 ; 2       ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|register_arr[7][1]                       ; 2       ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|register_arr[4][1]                       ; 2       ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|register_arr[6][1]                       ; 2       ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|register_arr[5][1]                       ; 2       ;
; MCU_FSM:mcu|instruction_reg[2]                                                    ; 2       ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|QA[2]~58                                 ; 2       ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|register_arr[3][2]                       ; 2       ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|register_arr[0][2]                       ; 2       ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|register_arr[1][2]                       ; 2       ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|register_arr[2][2]                       ; 2       ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|QA[2]~56                                 ; 2       ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|register_arr[7][2]                       ; 2       ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|register_arr[4][2]                       ; 2       ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|register_arr[6][2]                       ; 2       ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|register_arr[5][2]                       ; 2       ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|QA[3]~53                                 ; 2       ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|register_arr[3][3]                       ; 2       ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|register_arr[0][3]                       ; 2       ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|register_arr[1][3]                       ; 2       ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|register_arr[2][3]                       ; 2       ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|QA[3]~51                                 ; 2       ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|register_arr[7][3]                       ; 2       ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|register_arr[4][3]                       ; 2       ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|register_arr[6][3]                       ; 2       ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|register_arr[5][3]                       ; 2       ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|QA[4]~48                                 ; 2       ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|register_arr[3][4]                       ; 2       ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|register_arr[0][4]                       ; 2       ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|register_arr[1][4]                       ; 2       ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|register_arr[2][4]                       ; 2       ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|QA[4]~46                                 ; 2       ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|register_arr[7][4]                       ; 2       ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|register_arr[4][4]                       ; 2       ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|register_arr[6][4]                       ; 2       ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|register_arr[5][4]                       ; 2       ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|QA[5]~43                                 ; 2       ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|register_arr[3][5]                       ; 2       ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|register_arr[0][5]                       ; 2       ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|register_arr[1][5]                       ; 2       ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|register_arr[2][5]                       ; 2       ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|QA[5]~41                                 ; 2       ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|register_arr[7][5]                       ; 2       ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|register_arr[4][5]                       ; 2       ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|register_arr[6][5]                       ; 2       ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|register_arr[5][5]                       ; 2       ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|QA[6]~38                                 ; 2       ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|register_arr[3][6]                       ; 2       ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|register_arr[0][6]                       ; 2       ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|register_arr[1][6]                       ; 2       ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|register_arr[2][6]                       ; 2       ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|QA[6]~36                                 ; 2       ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|register_arr[7][6]                       ; 2       ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|register_arr[4][6]                       ; 2       ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|register_arr[6][6]                       ; 2       ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|register_arr[5][6]                       ; 2       ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|QA[7]~33                                 ; 2       ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|register_arr[3][7]                       ; 2       ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|register_arr[0][7]                       ; 2       ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|register_arr[1][7]                       ; 2       ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|register_arr[2][7]                       ; 2       ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|QA[7]~31                                 ; 2       ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|register_arr[7][7]                       ; 2       ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|register_arr[4][7]                       ; 2       ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|register_arr[6][7]                       ; 2       ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|register_arr[5][7]                       ; 2       ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|QA[8]~28                                 ; 2       ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|register_arr[3][8]                       ; 2       ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|register_arr[0][8]                       ; 2       ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|register_arr[1][8]                       ; 2       ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|register_arr[2][8]                       ; 2       ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|QA[8]~26                                 ; 2       ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|register_arr[7][8]                       ; 2       ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|register_arr[4][8]                       ; 2       ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|register_arr[6][8]                       ; 2       ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|register_arr[5][8]                       ; 2       ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|QA[9]~23                                 ; 2       ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|register_arr[3][9]                       ; 2       ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|register_arr[0][9]                       ; 2       ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|register_arr[1][9]                       ; 2       ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|register_arr[2][9]                       ; 2       ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|QA[9]~21                                 ; 2       ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|register_arr[7][9]                       ; 2       ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|register_arr[4][9]                       ; 2       ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|register_arr[6][9]                       ; 2       ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|register_arr[5][9]                       ; 2       ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|QA[10]~18                                ; 2       ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|register_arr[3][10]                      ; 2       ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|register_arr[0][10]                      ; 2       ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|register_arr[1][10]                      ; 2       ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|register_arr[2][10]                      ; 2       ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|QA[10]~16                                ; 2       ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|register_arr[7][10]                      ; 2       ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|register_arr[4][10]                      ; 2       ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|register_arr[6][10]                      ; 2       ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|register_arr[5][10]                      ; 2       ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|QA[11]~13                                ; 2       ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|register_arr[3][11]                      ; 2       ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|register_arr[0][11]                      ; 2       ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|register_arr[1][11]                      ; 2       ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|register_arr[2][11]                      ; 2       ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|QA[11]~11                                ; 2       ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|register_arr[7][11]                      ; 2       ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|register_arr[4][11]                      ; 2       ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|register_arr[6][11]                      ; 2       ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|register_arr[5][11]                      ; 2       ;
; MCU_FSM:mcu|instruction_reg[0]                                                    ; 2       ;
; MCU_FSM:mcu|Mux0~3                                                                ; 2       ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|QA[0]~7                                  ; 2       ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|register_arr[3][0]                       ; 2       ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|register_arr[2][0]                       ; 2       ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|QA[0]~3                                  ; 2       ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|register_arr[7][0]                       ; 2       ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|register_arr[5][0]                       ; 2       ;
; MCU_FSM:mcu|Neg_reg                                                               ; 2       ;
; MCU_FSM:mcu|micro_code:ucode|Mux11~0                                              ; 2       ;
; MCU_FSM:mcu|Mux3~1                                                                ; 2       ;
; MCU_FSM:mcu|Mux3~0                                                                ; 2       ;
; MCU_FSM:mcu|Data_out[15]                                                          ; 2       ;
; MCU_FSM:mcu|Data_out[14]                                                          ; 2       ;
; MCU_FSM:mcu|Data_out[13]                                                          ; 2       ;
; MCU_FSM:mcu|Data_out[12]                                                          ; 2       ;
; MCU_FSM:mcu|Data_out[11]                                                          ; 2       ;
; MCU_FSM:mcu|Data_out[10]                                                          ; 2       ;
; MCU_FSM:mcu|Data_out[9]                                                           ; 2       ;
; MCU_FSM:mcu|Data_out[8]                                                           ; 2       ;
; MCU_FSM:mcu|Data_out[7]                                                           ; 2       ;
; MCU_FSM:mcu|Data_out[6]                                                           ; 2       ;
; MCU_FSM:mcu|Data_out[5]                                                           ; 2       ;
; MCU_FSM:mcu|Data_out[4]                                                           ; 2       ;
; MCU_FSM:mcu|Data_out[3]                                                           ; 2       ;
; MCU_FSM:mcu|Data_out[2]                                                           ; 2       ;
; MCU_FSM:mcu|Data_out[1]                                                           ; 2       ;
; MCU_FSM:mcu|Address_out[0]                                                        ; 2       ;
; MCU_FSM:mcu|Address_out[1]                                                        ; 2       ;
; MCU_FSM:mcu|Address_out[2]                                                        ; 2       ;
; MCU_FSM:mcu|Address_out[3]                                                        ; 2       ;
; MCU_FSM:mcu|Address_out[4]                                                        ; 2       ;
; MCU_FSM:mcu|Address_out[5]                                                        ; 2       ;
; MCU_FSM:mcu|Address_out[6]                                                        ; 2       ;
; MCU_FSM:mcu|Address_out[7]                                                        ; 2       ;
; MCU_FSM:mcu|Address_out[12]                                                       ; 2       ;
; MCU_FSM:mcu|Address_out[13]                                                       ; 2       ;
; MCU_FSM:mcu|Address_out[14]                                                       ; 2       ;
; MCU_FSM:mcu|Address_out[15]                                                       ; 2       ;
; Equal0~1                                                                          ; 2       ;
; MCU_FSM:mcu|Mux0~0                                                                ; 2       ;
; MCU_FSM:mcu|Data_out[0]                                                           ; 2       ;
; ram:memory|altsyncram:altsyncram_component|altsyncram_7di1:auto_generated|q_a[1]  ; 2       ;
; ram:memory|altsyncram:altsyncram_component|altsyncram_7di1:auto_generated|q_a[2]  ; 2       ;
; ram:memory|altsyncram:altsyncram_component|altsyncram_7di1:auto_generated|q_a[3]  ; 2       ;
; ram:memory|altsyncram:altsyncram_component|altsyncram_7di1:auto_generated|q_a[4]  ; 2       ;
; ram:memory|altsyncram:altsyncram_component|altsyncram_7di1:auto_generated|q_a[5]  ; 2       ;
; ram:memory|altsyncram:altsyncram_component|altsyncram_7di1:auto_generated|q_a[6]  ; 2       ;
; ram:memory|altsyncram:altsyncram_component|altsyncram_7di1:auto_generated|q_a[7]  ; 2       ;
; ram:memory|altsyncram:altsyncram_component|altsyncram_7di1:auto_generated|q_a[8]  ; 2       ;
; ram:memory|altsyncram:altsyncram_component|altsyncram_7di1:auto_generated|q_a[9]  ; 2       ;
; ram:memory|altsyncram:altsyncram_component|altsyncram_7di1:auto_generated|q_a[10] ; 2       ;
; ram:memory|altsyncram:altsyncram_component|altsyncram_7di1:auto_generated|q_a[11] ; 2       ;
; ram:memory|altsyncram:altsyncram_component|altsyncram_7di1:auto_generated|q_a[12] ; 2       ;
; ram:memory|altsyncram:altsyncram_component|altsyncram_7di1:auto_generated|q_a[13] ; 2       ;
; ram:memory|altsyncram:altsyncram_component|altsyncram_7di1:auto_generated|q_a[14] ; 2       ;
; ram:memory|altsyncram:altsyncram_component|altsyncram_7di1:auto_generated|q_a[15] ; 2       ;
; ram:memory|altsyncram:altsyncram_component|altsyncram_7di1:auto_generated|q_a[0]  ; 2       ;
; MCU_FSM:mcu|instruction_reg[12]~3                                                 ; 1       ;
; MCU_FSM:mcu|instruction_reg[13]~2                                                 ; 1       ;
; MCU_FSM:mcu|instruction_reg[14]~1                                                 ; 1       ;
; MCU_FSM:mcu|uPC[0]~0                                                              ; 1       ;
; MCU_FSM:mcu|Datapath:dp|ALU:the_best_alu_in_kista|add_overflow~0                  ; 1       ;
; MCU_FSM:mcu|Datapath:dp|ALU:the_best_alu_in_kista|sub_overflow~0                  ; 1       ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|register_arr~46                          ; 1       ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|register_arr~44                          ; 1       ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|register_arr~42                          ; 1       ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|register_arr~40                          ; 1       ;
; Equal1~1                                                                          ; 1       ;
; Equal1~0                                                                          ; 1       ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|register_arr~38                          ; 1       ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|register_arr~36                          ; 1       ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|register_arr~34                          ; 1       ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|register_arr~32                          ; 1       ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|register_arr~30                          ; 1       ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|register_arr~28                          ; 1       ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|register_arr~26                          ; 1       ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|register_arr~24                          ; 1       ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|register_arr~22                          ; 1       ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|register_arr~20                          ; 1       ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|register_arr~16                          ; 1       ;
; MCU_FSM:mcu|micro_code:ucode|Mux22~0                                              ; 1       ;
; MCU_FSM:mcu|micro_code:ucode|Mux4~2                                               ; 1       ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|register_arr~0                           ; 1       ;
; MCU_FSM:mcu|Datapath:dp|ALU:the_best_alu_in_kista|z_tmp~4                         ; 1       ;
; MCU_FSM:mcu|Datapath:dp|ALU:the_best_alu_in_kista|z_tmp~3                         ; 1       ;
; MCU_FSM:mcu|Datapath:dp|ALU:the_best_alu_in_kista|z_tmp~2                         ; 1       ;
; MCU_FSM:mcu|Datapath:dp|ALU:the_best_alu_in_kista|z_tmp~1                         ; 1       ;
; MCU_FSM:mcu|Datapath:dp|ALU:the_best_alu_in_kista|z_tmp~0                         ; 1       ;
; MCU_FSM:mcu|micro_code:ucode|Mux29~0                                              ; 1       ;
; MCU_FSM:mcu|Datapath:dp|ALU:the_best_alu_in_kista|O_Flag                          ; 1       ;
; MCU_FSM:mcu|Datapath:dp|ALU:the_best_alu_in_kista|Mux14~3                         ; 1       ;
; MCU_FSM:mcu|Datapath:dp|ALU:the_best_alu_in_kista|Mux14~2                         ; 1       ;
; MCU_FSM:mcu|Datapath:dp|ALU:the_best_alu_in_kista|Mux14~1                         ; 1       ;
; MCU_FSM:mcu|Datapath:dp|ALU:the_best_alu_in_kista|Mux14~0                         ; 1       ;
; MCU_FSM:mcu|Datapath:dp|ALU:the_best_alu_in_kista|Mux13~4                         ; 1       ;
; MCU_FSM:mcu|Datapath:dp|ALU:the_best_alu_in_kista|Mux13~3                         ; 1       ;
; MCU_FSM:mcu|Datapath:dp|ALU:the_best_alu_in_kista|Mux13~0                         ; 1       ;
; MCU_FSM:mcu|Datapath:dp|ALU:the_best_alu_in_kista|Mux12~3                         ; 1       ;
; MCU_FSM:mcu|Datapath:dp|ALU:the_best_alu_in_kista|Mux12~2                         ; 1       ;
; MCU_FSM:mcu|Datapath:dp|ALU:the_best_alu_in_kista|Mux12~1                         ; 1       ;
; MCU_FSM:mcu|Datapath:dp|ALU:the_best_alu_in_kista|Mux12~0                         ; 1       ;
; MCU_FSM:mcu|Datapath:dp|ALU:the_best_alu_in_kista|Mux11~4                         ; 1       ;
; MCU_FSM:mcu|Datapath:dp|ALU:the_best_alu_in_kista|Mux11~3                         ; 1       ;
; MCU_FSM:mcu|Datapath:dp|ALU:the_best_alu_in_kista|Mux11~0                         ; 1       ;
; MCU_FSM:mcu|Datapath:dp|ALU:the_best_alu_in_kista|Mux10~3                         ; 1       ;
; MCU_FSM:mcu|Datapath:dp|ALU:the_best_alu_in_kista|Mux10~2                         ; 1       ;
; MCU_FSM:mcu|Datapath:dp|ALU:the_best_alu_in_kista|Mux10~1                         ; 1       ;
; MCU_FSM:mcu|Datapath:dp|ALU:the_best_alu_in_kista|Mux10~0                         ; 1       ;
; MCU_FSM:mcu|Datapath:dp|ALU:the_best_alu_in_kista|Mux9~4                          ; 1       ;
; MCU_FSM:mcu|Datapath:dp|ALU:the_best_alu_in_kista|Mux9~3                          ; 1       ;
; MCU_FSM:mcu|Datapath:dp|ALU:the_best_alu_in_kista|Mux9~0                          ; 1       ;
; MCU_FSM:mcu|Datapath:dp|ALU:the_best_alu_in_kista|Mux8~3                          ; 1       ;
; MCU_FSM:mcu|Datapath:dp|ALU:the_best_alu_in_kista|Mux8~2                          ; 1       ;
; MCU_FSM:mcu|Datapath:dp|ALU:the_best_alu_in_kista|Mux8~1                          ; 1       ;
; MCU_FSM:mcu|Datapath:dp|ALU:the_best_alu_in_kista|Mux8~0                          ; 1       ;
; MCU_FSM:mcu|Datapath:dp|ALU:the_best_alu_in_kista|Mux3~4                          ; 1       ;
; MCU_FSM:mcu|Datapath:dp|ALU:the_best_alu_in_kista|Mux3~3                          ; 1       ;
; MCU_FSM:mcu|Datapath:dp|ALU:the_best_alu_in_kista|Mux3~0                          ; 1       ;
; MCU_FSM:mcu|Datapath:dp|ALU:the_best_alu_in_kista|Mux2~3                          ; 1       ;
; MCU_FSM:mcu|Datapath:dp|ALU:the_best_alu_in_kista|Mux2~2                          ; 1       ;
; MCU_FSM:mcu|Datapath:dp|ALU:the_best_alu_in_kista|Mux2~1                          ; 1       ;
; MCU_FSM:mcu|Datapath:dp|ALU:the_best_alu_in_kista|Mux2~0                          ; 1       ;
; MCU_FSM:mcu|Datapath:dp|ALU:the_best_alu_in_kista|Mux1~3                          ; 1       ;
; MCU_FSM:mcu|Datapath:dp|ALU:the_best_alu_in_kista|Mux1~2                          ; 1       ;
; MCU_FSM:mcu|Datapath:dp|ALU:the_best_alu_in_kista|Mux1~1                          ; 1       ;
; MCU_FSM:mcu|Datapath:dp|ALU:the_best_alu_in_kista|Mux1~0                          ; 1       ;
; MCU_FSM:mcu|Datapath:dp|ALU:the_best_alu_in_kista|Mux0~3                          ; 1       ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|QA[12]~99                                ; 1       ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|QA[13]~98                                ; 1       ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|QA[14]~97                                ; 1       ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|QA[15]~96                                ; 1       ;
; MCU_FSM:mcu|Datapath:dp|ALU:the_best_alu_in_kista|Mux0~2                          ; 1       ;
; MCU_FSM:mcu|Datapath:dp|ALU:the_best_alu_in_kista|Mux0~1                          ; 1       ;
; MCU_FSM:mcu|Datapath:dp|ALU:the_best_alu_in_kista|Mux0~0                          ; 1       ;
; MCU_FSM:mcu|Datapath:dp|Selector19~4                                              ; 1       ;
; MCU_FSM:mcu|Datapath:dp|Selector19~3                                              ; 1       ;
; MCU_FSM:mcu|Datapath:dp|Selector19~2                                              ; 1       ;
; MCU_FSM:mcu|Datapath:dp|Selector19~1                                              ; 1       ;
; MCU_FSM:mcu|Datapath:dp|Selector19~0                                              ; 1       ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|QA[12]~93                                ; 1       ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|QA[12]~91                                ; 1       ;
; MCU_FSM:mcu|Datapath:dp|Selector18~4                                              ; 1       ;
; MCU_FSM:mcu|Datapath:dp|Selector18~3                                              ; 1       ;
; MCU_FSM:mcu|Datapath:dp|Selector18~2                                              ; 1       ;
; MCU_FSM:mcu|Datapath:dp|Selector18~1                                              ; 1       ;
; MCU_FSM:mcu|Datapath:dp|Selector18~0                                              ; 1       ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|QA[13]~88                                ; 1       ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|QA[13]~86                                ; 1       ;
; MCU_FSM:mcu|Datapath:dp|Selector17~4                                              ; 1       ;
; MCU_FSM:mcu|Datapath:dp|Selector17~3                                              ; 1       ;
; MCU_FSM:mcu|Datapath:dp|Selector17~2                                              ; 1       ;
; MCU_FSM:mcu|Datapath:dp|Selector17~1                                              ; 1       ;
; MCU_FSM:mcu|Datapath:dp|Selector17~0                                              ; 1       ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|QA[14]~83                                ; 1       ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|QA[14]~81                                ; 1       ;
; MCU_FSM:mcu|Datapath:dp|Selector16~4                                              ; 1       ;
; MCU_FSM:mcu|Datapath:dp|Selector16~3                                              ; 1       ;
; MCU_FSM:mcu|Datapath:dp|Selector16~2                                              ; 1       ;
; MCU_FSM:mcu|Datapath:dp|Selector16~1                                              ; 1       ;
; MCU_FSM:mcu|Datapath:dp|Selector16~0                                              ; 1       ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|QA[15]~78                                ; 1       ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|QA[15]~76                                ; 1       ;
; MCU_FSM:mcu|micro_code:ucode|Mux8~1                                               ; 1       ;
; MCU_FSM:mcu|Datapath:dp|ALU:the_best_alu_in_kista|Mux7~4                          ; 1       ;
; MCU_FSM:mcu|Datapath:dp|ALU:the_best_alu_in_kista|Mux7~3                          ; 1       ;
; MCU_FSM:mcu|Datapath:dp|ALU:the_best_alu_in_kista|Mux7~0                          ; 1       ;
; MCU_FSM:mcu|Datapath:dp|ALU:the_best_alu_in_kista|Mux6~3                          ; 1       ;
; MCU_FSM:mcu|Datapath:dp|ALU:the_best_alu_in_kista|Mux6~2                          ; 1       ;
; MCU_FSM:mcu|Datapath:dp|ALU:the_best_alu_in_kista|Mux6~1                          ; 1       ;
; MCU_FSM:mcu|Datapath:dp|ALU:the_best_alu_in_kista|Mux6~0                          ; 1       ;
; MCU_FSM:mcu|Datapath:dp|ALU:the_best_alu_in_kista|Mux5~4                          ; 1       ;
; MCU_FSM:mcu|Datapath:dp|ALU:the_best_alu_in_kista|Mux5~3                          ; 1       ;
; MCU_FSM:mcu|Datapath:dp|ALU:the_best_alu_in_kista|Mux5~0                          ; 1       ;
; MCU_FSM:mcu|micro_code:ucode|Mux31~0                                              ; 1       ;
; MCU_FSM:mcu|micro_code:ucode|Mux14~2                                              ; 1       ;
; MCU_FSM:mcu|Datapath:dp|ALU:the_best_alu_in_kista|Mux4~3                          ; 1       ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|QA[1]~75                                 ; 1       ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|QA[2]~74                                 ; 1       ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|QA[3]~73                                 ; 1       ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|QA[4]~72                                 ; 1       ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|QA[5]~71                                 ; 1       ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|QA[6]~70                                 ; 1       ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|QA[7]~69                                 ; 1       ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|QA[8]~68                                 ; 1       ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|QA[9]~67                                 ; 1       ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|QA[10]~66                                ; 1       ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|QA[11]~65                                ; 1       ;
; MCU_FSM:mcu|Datapath:dp|ALU:the_best_alu_in_kista|Mux4~2                          ; 1       ;
; MCU_FSM:mcu|Datapath:dp|ALU:the_best_alu_in_kista|Mux4~1                          ; 1       ;
; MCU_FSM:mcu|Datapath:dp|ALU:the_best_alu_in_kista|Mux4~0                          ; 1       ;
; MCU_FSM:mcu|Datapath:dp|Selector30~4                                              ; 1       ;
; MCU_FSM:mcu|Datapath:dp|Selector30~3                                              ; 1       ;
; MCU_FSM:mcu|Datapath:dp|Selector30~2                                              ; 1       ;
; MCU_FSM:mcu|Datapath:dp|Selector30~1                                              ; 1       ;
; MCU_FSM:mcu|Datapath:dp|Selector30~0                                              ; 1       ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|QA[1]~62                                 ; 1       ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|QA[1]~60                                 ; 1       ;
; MCU_FSM:mcu|Datapath:dp|Selector29~4                                              ; 1       ;
; MCU_FSM:mcu|Datapath:dp|Selector29~3                                              ; 1       ;
; MCU_FSM:mcu|Datapath:dp|Selector29~2                                              ; 1       ;
; MCU_FSM:mcu|Datapath:dp|Selector29~1                                              ; 1       ;
; MCU_FSM:mcu|Datapath:dp|Selector29~0                                              ; 1       ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|QA[2]~57                                 ; 1       ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|QA[2]~55                                 ; 1       ;
; MCU_FSM:mcu|Datapath:dp|Selector28~4                                              ; 1       ;
; MCU_FSM:mcu|Datapath:dp|Selector28~3                                              ; 1       ;
; MCU_FSM:mcu|Datapath:dp|Selector28~2                                              ; 1       ;
; MCU_FSM:mcu|Datapath:dp|Selector28~1                                              ; 1       ;
; MCU_FSM:mcu|Datapath:dp|Selector28~0                                              ; 1       ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|QA[3]~52                                 ; 1       ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|QA[3]~50                                 ; 1       ;
; MCU_FSM:mcu|Datapath:dp|Selector27~4                                              ; 1       ;
; MCU_FSM:mcu|Datapath:dp|Selector27~3                                              ; 1       ;
; MCU_FSM:mcu|Datapath:dp|Selector27~2                                              ; 1       ;
; MCU_FSM:mcu|Datapath:dp|Selector27~1                                              ; 1       ;
; MCU_FSM:mcu|Datapath:dp|Selector27~0                                              ; 1       ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|QA[4]~47                                 ; 1       ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|QA[4]~45                                 ; 1       ;
; MCU_FSM:mcu|Datapath:dp|Selector26~4                                              ; 1       ;
; MCU_FSM:mcu|Datapath:dp|Selector26~3                                              ; 1       ;
; MCU_FSM:mcu|Datapath:dp|Selector26~2                                              ; 1       ;
; MCU_FSM:mcu|Datapath:dp|Selector26~1                                              ; 1       ;
; MCU_FSM:mcu|Datapath:dp|Selector26~0                                              ; 1       ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|QA[5]~42                                 ; 1       ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|QA[5]~40                                 ; 1       ;
; MCU_FSM:mcu|Datapath:dp|Selector25~4                                              ; 1       ;
; MCU_FSM:mcu|Datapath:dp|Selector25~3                                              ; 1       ;
; MCU_FSM:mcu|Datapath:dp|Selector25~2                                              ; 1       ;
; MCU_FSM:mcu|Datapath:dp|Selector25~1                                              ; 1       ;
; MCU_FSM:mcu|Datapath:dp|Selector25~0                                              ; 1       ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|QA[6]~37                                 ; 1       ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|QA[6]~35                                 ; 1       ;
; MCU_FSM:mcu|Datapath:dp|Selector24~4                                              ; 1       ;
; MCU_FSM:mcu|Datapath:dp|Selector24~3                                              ; 1       ;
; MCU_FSM:mcu|Datapath:dp|Selector24~2                                              ; 1       ;
; MCU_FSM:mcu|Datapath:dp|Selector24~1                                              ; 1       ;
; MCU_FSM:mcu|Datapath:dp|Selector24~0                                              ; 1       ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|QA[7]~32                                 ; 1       ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|QA[7]~30                                 ; 1       ;
; MCU_FSM:mcu|Datapath:dp|Selector23~4                                              ; 1       ;
; MCU_FSM:mcu|Datapath:dp|Selector23~3                                              ; 1       ;
; MCU_FSM:mcu|Datapath:dp|Selector23~2                                              ; 1       ;
; MCU_FSM:mcu|Datapath:dp|Selector23~1                                              ; 1       ;
; MCU_FSM:mcu|Datapath:dp|Selector23~0                                              ; 1       ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|QA[8]~27                                 ; 1       ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|QA[8]~25                                 ; 1       ;
; MCU_FSM:mcu|Datapath:dp|Selector22~4                                              ; 1       ;
; MCU_FSM:mcu|Datapath:dp|Selector22~3                                              ; 1       ;
; MCU_FSM:mcu|Datapath:dp|Selector22~2                                              ; 1       ;
; MCU_FSM:mcu|Datapath:dp|Selector22~1                                              ; 1       ;
; MCU_FSM:mcu|Datapath:dp|Selector22~0                                              ; 1       ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|QA[9]~22                                 ; 1       ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|QA[9]~20                                 ; 1       ;
; MCU_FSM:mcu|Datapath:dp|Selector21~4                                              ; 1       ;
; MCU_FSM:mcu|Datapath:dp|Selector21~3                                              ; 1       ;
; MCU_FSM:mcu|Datapath:dp|Selector21~2                                              ; 1       ;
; MCU_FSM:mcu|Datapath:dp|Selector21~1                                              ; 1       ;
; MCU_FSM:mcu|Datapath:dp|Selector21~0                                              ; 1       ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|QA[10]~17                                ; 1       ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|QA[10]~15                                ; 1       ;
; MCU_FSM:mcu|Datapath:dp|Selector20~4                                              ; 1       ;
; MCU_FSM:mcu|Datapath:dp|Selector20~3                                              ; 1       ;
; MCU_FSM:mcu|Datapath:dp|Selector20~2                                              ; 1       ;
; MCU_FSM:mcu|Datapath:dp|Selector20~1                                              ; 1       ;
; MCU_FSM:mcu|Datapath:dp|Selector20~0                                              ; 1       ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|QA[11]~12                                ; 1       ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|QA[11]~10                                ; 1       ;
; MCU_FSM:mcu|Datapath:dp|ALU:the_best_alu_in_kista|Mux15~3                         ; 1       ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|QA[0]~9                                  ; 1       ;
; MCU_FSM:mcu|Datapath:dp|ALU:the_best_alu_in_kista|Mux15~2                         ; 1       ;
; MCU_FSM:mcu|Datapath:dp|ALU:the_best_alu_in_kista|Mux15~1                         ; 1       ;
; MCU_FSM:mcu|micro_code:ucode|Mux6~1                                               ; 1       ;
; MCU_FSM:mcu|micro_code:ucode|Mux6~0                                               ; 1       ;
; MCU_FSM:mcu|Datapath:dp|ALU:the_best_alu_in_kista|Mux15~0                         ; 1       ;
; MCU_FSM:mcu|micro_code:ucode|Mux23~0                                              ; 1       ;
; MCU_FSM:mcu|micro_code:ucode|Mux5~0                                               ; 1       ;
; MCU_FSM:mcu|Datapath:dp|Selector31~5                                              ; 1       ;
; MCU_FSM:mcu|Datapath:dp|Selector31~4                                              ; 1       ;
; MCU_FSM:mcu|Datapath:dp|Selector31~3                                              ; 1       ;
; MCU_FSM:mcu|Datapath:dp|Selector31~1                                              ; 1       ;
; MCU_FSM:mcu|Datapath:dp|Selector31~0                                              ; 1       ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|QA[0]~6                                  ; 1       ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|QA[0]~5                                  ; 1       ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|QA[0]~4                                  ; 1       ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|QA[0]~2                                  ; 1       ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|QA[0]~1                                  ; 1       ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|QA[0]~0                                  ; 1       ;
; MCU_FSM:mcu|Datapath:dp|Selector32~2                                              ; 1       ;
; MCU_FSM:mcu|Datapath:dp|Selector32~1                                              ; 1       ;
; MCU_FSM:mcu|micro_code:ucode|Mux7~4                                               ; 1       ;
; MCU_FSM:mcu|micro_code:ucode|Mux7~3                                               ; 1       ;
; MCU_FSM:mcu|micro_code:ucode|Mux7~2                                               ; 1       ;
; MCU_FSM:mcu|micro_code:ucode|Mux7~1                                               ; 1       ;
; MCU_FSM:mcu|micro_code:ucode|Mux7~0                                               ; 1       ;
; MCU_FSM:mcu|Z_reg                                                                 ; 1       ;
; MCU_FSM:mcu|O_reg                                                                 ; 1       ;
; Equal0~4                                                                          ; 1       ;
; Equal0~3                                                                          ; 1       ;
; Equal0~2                                                                          ; 1       ;
; Equal0~0                                                                          ; 1       ;
; MCU_FSM:mcu|Address_out[8]                                                        ; 1       ;
; MCU_FSM:mcu|Address_out[9]                                                        ; 1       ;
; MCU_FSM:mcu|Address_out[10]                                                       ; 1       ;
; MCU_FSM:mcu|Address_out[11]                                                       ; 1       ;
; GPIO:gpio_per|Dout[15]                                                            ; 1       ;
; GPIO:gpio_per|Dout[14]                                                            ; 1       ;
; GPIO:gpio_per|Dout[13]                                                            ; 1       ;
; GPIO:gpio_per|Dout[12]                                                            ; 1       ;
; GPIO:gpio_per|Dout[11]                                                            ; 1       ;
; GPIO:gpio_per|Dout[10]                                                            ; 1       ;
; GPIO:gpio_per|Dout[9]                                                             ; 1       ;
; GPIO:gpio_per|Dout[8]                                                             ; 1       ;
; GPIO:gpio_per|Dout[7]                                                             ; 1       ;
; GPIO:gpio_per|Dout[6]                                                             ; 1       ;
; GPIO:gpio_per|Dout[5]                                                             ; 1       ;
; GPIO:gpio_per|Dout[4]                                                             ; 1       ;
; GPIO:gpio_per|Dout[3]                                                             ; 1       ;
; GPIO:gpio_per|Dout[2]                                                             ; 1       ;
; GPIO:gpio_per|Dout[1]                                                             ; 1       ;
; GPIO:gpio_per|Dout[0]                                                             ; 1       ;
; MCU_FSM:mcu|Datapath:dp|ALU:the_best_alu_in_kista|Add2~30                         ; 1       ;
; MCU_FSM:mcu|Datapath:dp|ALU:the_best_alu_in_kista|Add2~29                         ; 1       ;
; MCU_FSM:mcu|Datapath:dp|ALU:the_best_alu_in_kista|Add2~28                         ; 1       ;
; MCU_FSM:mcu|Datapath:dp|ALU:the_best_alu_in_kista|Add2~27                         ; 1       ;
; MCU_FSM:mcu|Datapath:dp|ALU:the_best_alu_in_kista|Add2~26                         ; 1       ;
; MCU_FSM:mcu|Datapath:dp|ALU:the_best_alu_in_kista|Add2~25                         ; 1       ;
; MCU_FSM:mcu|Datapath:dp|ALU:the_best_alu_in_kista|Add2~24                         ; 1       ;
; MCU_FSM:mcu|Datapath:dp|ALU:the_best_alu_in_kista|Add0~30                         ; 1       ;
; MCU_FSM:mcu|Datapath:dp|ALU:the_best_alu_in_kista|Add0~29                         ; 1       ;
; MCU_FSM:mcu|Datapath:dp|ALU:the_best_alu_in_kista|Add0~28                         ; 1       ;
; MCU_FSM:mcu|Datapath:dp|ALU:the_best_alu_in_kista|Add0~27                         ; 1       ;
; MCU_FSM:mcu|Datapath:dp|ALU:the_best_alu_in_kista|Add0~26                         ; 1       ;
; MCU_FSM:mcu|Datapath:dp|ALU:the_best_alu_in_kista|Add0~25                         ; 1       ;
; MCU_FSM:mcu|Datapath:dp|ALU:the_best_alu_in_kista|Add0~24                         ; 1       ;
; MCU_FSM:mcu|Datapath:dp|ALU:the_best_alu_in_kista|Add1~30                         ; 1       ;
; MCU_FSM:mcu|Datapath:dp|ALU:the_best_alu_in_kista|Add1~29                         ; 1       ;
; MCU_FSM:mcu|Datapath:dp|ALU:the_best_alu_in_kista|Add1~28                         ; 1       ;
; MCU_FSM:mcu|Datapath:dp|ALU:the_best_alu_in_kista|Add1~27                         ; 1       ;
; MCU_FSM:mcu|Datapath:dp|ALU:the_best_alu_in_kista|Add1~26                         ; 1       ;
; MCU_FSM:mcu|Datapath:dp|ALU:the_best_alu_in_kista|Add1~25                         ; 1       ;
; MCU_FSM:mcu|Datapath:dp|ALU:the_best_alu_in_kista|Add1~24                         ; 1       ;
; MCU_FSM:mcu|Datapath:dp|ALU:the_best_alu_in_kista|Add2~23                         ; 1       ;
; MCU_FSM:mcu|Datapath:dp|ALU:the_best_alu_in_kista|Add2~22                         ; 1       ;
; MCU_FSM:mcu|Datapath:dp|ALU:the_best_alu_in_kista|Add2~21                         ; 1       ;
; MCU_FSM:mcu|Datapath:dp|ALU:the_best_alu_in_kista|Add2~20                         ; 1       ;
; MCU_FSM:mcu|Datapath:dp|ALU:the_best_alu_in_kista|Add2~19                         ; 1       ;
; MCU_FSM:mcu|Datapath:dp|ALU:the_best_alu_in_kista|Add2~18                         ; 1       ;
; MCU_FSM:mcu|Datapath:dp|ALU:the_best_alu_in_kista|Add2~17                         ; 1       ;
; MCU_FSM:mcu|Datapath:dp|ALU:the_best_alu_in_kista|Add2~16                         ; 1       ;
; MCU_FSM:mcu|Datapath:dp|ALU:the_best_alu_in_kista|Add2~15                         ; 1       ;
; MCU_FSM:mcu|Datapath:dp|ALU:the_best_alu_in_kista|Add2~14                         ; 1       ;
; MCU_FSM:mcu|Datapath:dp|ALU:the_best_alu_in_kista|Add2~13                         ; 1       ;
; MCU_FSM:mcu|Datapath:dp|ALU:the_best_alu_in_kista|Add2~12                         ; 1       ;
; MCU_FSM:mcu|Datapath:dp|ALU:the_best_alu_in_kista|Add2~11                         ; 1       ;
; MCU_FSM:mcu|Datapath:dp|ALU:the_best_alu_in_kista|Add2~10                         ; 1       ;
; MCU_FSM:mcu|Datapath:dp|ALU:the_best_alu_in_kista|Add2~9                          ; 1       ;
; MCU_FSM:mcu|Datapath:dp|ALU:the_best_alu_in_kista|Add2~8                          ; 1       ;
; MCU_FSM:mcu|Datapath:dp|ALU:the_best_alu_in_kista|Add2~7                          ; 1       ;
; MCU_FSM:mcu|Datapath:dp|ALU:the_best_alu_in_kista|Add2~6                          ; 1       ;
; MCU_FSM:mcu|Datapath:dp|ALU:the_best_alu_in_kista|Add2~5                          ; 1       ;
; MCU_FSM:mcu|Datapath:dp|ALU:the_best_alu_in_kista|Add2~4                          ; 1       ;
; MCU_FSM:mcu|Datapath:dp|ALU:the_best_alu_in_kista|Add2~3                          ; 1       ;
; MCU_FSM:mcu|Datapath:dp|ALU:the_best_alu_in_kista|Add2~2                          ; 1       ;
; MCU_FSM:mcu|Datapath:dp|ALU:the_best_alu_in_kista|Add0~23                         ; 1       ;
; MCU_FSM:mcu|Datapath:dp|ALU:the_best_alu_in_kista|Add0~22                         ; 1       ;
; MCU_FSM:mcu|Datapath:dp|ALU:the_best_alu_in_kista|Add0~21                         ; 1       ;
; MCU_FSM:mcu|Datapath:dp|ALU:the_best_alu_in_kista|Add0~20                         ; 1       ;
; MCU_FSM:mcu|Datapath:dp|ALU:the_best_alu_in_kista|Add0~19                         ; 1       ;
; MCU_FSM:mcu|Datapath:dp|ALU:the_best_alu_in_kista|Add0~18                         ; 1       ;
; MCU_FSM:mcu|Datapath:dp|ALU:the_best_alu_in_kista|Add0~17                         ; 1       ;
; MCU_FSM:mcu|Datapath:dp|ALU:the_best_alu_in_kista|Add0~16                         ; 1       ;
; MCU_FSM:mcu|Datapath:dp|ALU:the_best_alu_in_kista|Add0~15                         ; 1       ;
; MCU_FSM:mcu|Datapath:dp|ALU:the_best_alu_in_kista|Add0~14                         ; 1       ;
; MCU_FSM:mcu|Datapath:dp|ALU:the_best_alu_in_kista|Add0~13                         ; 1       ;
; MCU_FSM:mcu|Datapath:dp|ALU:the_best_alu_in_kista|Add0~12                         ; 1       ;
; MCU_FSM:mcu|Datapath:dp|ALU:the_best_alu_in_kista|Add0~11                         ; 1       ;
; MCU_FSM:mcu|Datapath:dp|ALU:the_best_alu_in_kista|Add0~10                         ; 1       ;
; MCU_FSM:mcu|Datapath:dp|ALU:the_best_alu_in_kista|Add0~9                          ; 1       ;
; MCU_FSM:mcu|Datapath:dp|ALU:the_best_alu_in_kista|Add0~8                          ; 1       ;
; MCU_FSM:mcu|Datapath:dp|ALU:the_best_alu_in_kista|Add0~7                          ; 1       ;
; MCU_FSM:mcu|Datapath:dp|ALU:the_best_alu_in_kista|Add0~6                          ; 1       ;
; MCU_FSM:mcu|Datapath:dp|ALU:the_best_alu_in_kista|Add0~5                          ; 1       ;
; MCU_FSM:mcu|Datapath:dp|ALU:the_best_alu_in_kista|Add0~4                          ; 1       ;
; MCU_FSM:mcu|Datapath:dp|ALU:the_best_alu_in_kista|Add0~3                          ; 1       ;
; MCU_FSM:mcu|Datapath:dp|ALU:the_best_alu_in_kista|Add0~2                          ; 1       ;
; MCU_FSM:mcu|Datapath:dp|ALU:the_best_alu_in_kista|Add1~23                         ; 1       ;
; MCU_FSM:mcu|Datapath:dp|ALU:the_best_alu_in_kista|Add1~22                         ; 1       ;
; MCU_FSM:mcu|Datapath:dp|ALU:the_best_alu_in_kista|Add1~21                         ; 1       ;
; MCU_FSM:mcu|Datapath:dp|ALU:the_best_alu_in_kista|Add1~20                         ; 1       ;
; MCU_FSM:mcu|Datapath:dp|ALU:the_best_alu_in_kista|Add1~19                         ; 1       ;
; MCU_FSM:mcu|Datapath:dp|ALU:the_best_alu_in_kista|Add1~18                         ; 1       ;
; MCU_FSM:mcu|Datapath:dp|ALU:the_best_alu_in_kista|Add1~17                         ; 1       ;
; MCU_FSM:mcu|Datapath:dp|ALU:the_best_alu_in_kista|Add1~16                         ; 1       ;
; MCU_FSM:mcu|Datapath:dp|ALU:the_best_alu_in_kista|Add1~15                         ; 1       ;
; MCU_FSM:mcu|Datapath:dp|ALU:the_best_alu_in_kista|Add1~14                         ; 1       ;
; MCU_FSM:mcu|Datapath:dp|ALU:the_best_alu_in_kista|Add1~13                         ; 1       ;
; MCU_FSM:mcu|Datapath:dp|ALU:the_best_alu_in_kista|Add1~12                         ; 1       ;
; MCU_FSM:mcu|Datapath:dp|ALU:the_best_alu_in_kista|Add1~11                         ; 1       ;
; MCU_FSM:mcu|Datapath:dp|ALU:the_best_alu_in_kista|Add1~10                         ; 1       ;
; MCU_FSM:mcu|Datapath:dp|ALU:the_best_alu_in_kista|Add1~9                          ; 1       ;
; MCU_FSM:mcu|Datapath:dp|ALU:the_best_alu_in_kista|Add1~8                          ; 1       ;
; MCU_FSM:mcu|Datapath:dp|ALU:the_best_alu_in_kista|Add1~7                          ; 1       ;
; MCU_FSM:mcu|Datapath:dp|ALU:the_best_alu_in_kista|Add1~6                          ; 1       ;
; MCU_FSM:mcu|Datapath:dp|ALU:the_best_alu_in_kista|Add1~5                          ; 1       ;
; MCU_FSM:mcu|Datapath:dp|ALU:the_best_alu_in_kista|Add1~4                          ; 1       ;
; MCU_FSM:mcu|Datapath:dp|ALU:the_best_alu_in_kista|Add1~3                          ; 1       ;
; MCU_FSM:mcu|Datapath:dp|ALU:the_best_alu_in_kista|Add1~2                          ; 1       ;
; MCU_FSM:mcu|Datapath:dp|ALU:the_best_alu_in_kista|Add2~1                          ; 1       ;
; MCU_FSM:mcu|Datapath:dp|ALU:the_best_alu_in_kista|Add2~0                          ; 1       ;
; MCU_FSM:mcu|Datapath:dp|ALU:the_best_alu_in_kista|Add0~1                          ; 1       ;
; MCU_FSM:mcu|Datapath:dp|ALU:the_best_alu_in_kista|Add0~0                          ; 1       ;
; MCU_FSM:mcu|Datapath:dp|ALU:the_best_alu_in_kista|Add1~1                          ; 1       ;
; MCU_FSM:mcu|Datapath:dp|ALU:the_best_alu_in_kista|Add1~0                          ; 1       ;
+-----------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------------+---------------+----------------------+-----------------+-----------------+
; Name                                                                                 ; Type ; Mode        ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF        ; Location      ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ;
+--------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------------+---------------+----------------------+-----------------+-----------------+
; ram:memory|altsyncram:altsyncram_component|altsyncram_7di1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; Single Clock ; 256          ; 16           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 4096 ; 256                         ; 16                          ; --                          ; --                          ; 4096                ; 1    ; memory.mif ; M9K_X7_Y21_N0 ; Don't care           ; Old data        ; Old data        ;
+--------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------------+---------------+----------------------+-----------------+-----------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |Computer|ram:memory|altsyncram:altsyncram_component|altsyncram_7di1:auto_generated|ALTSYNCRAM                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(1010101100000000) (125400) (43776) (AB00)    ;(0000101101101000) (5550) (2920) (B68)   ;(0000101101101000) (5550) (2920) (B68)   ;(0000101101101000) (5550) (2920) (B68)   ;(1010110000100000) (126040) (44064) (AC20)   ;(1010011000000011) (123003) (42499) (A603)   ;(1001110011000000) (116300) (40128) (9CC0)   ;(1010001000000001) (121001) (41473) (A201)   ;
;8;(1010000000001110) (120016) (40974) (A00E)    ;(0110010000000000) (62000) (25600) (6400)   ;(0000010010001000) (2210) (1160) (488)   ;(0001000000001000) (10010) (4104) (1008)   ;(1100000000000011) (140003) (49155) (C003)   ;(0111000000000000) (70000) (28672) (7000)   ;(1111000011111100) (170374) (61692) (F0FC)   ;(1001110010000000) (116200) (40064) (9C80)   ;
;16;(1001101010000000) (115200) (39552) (9A80)    ;(1111000000000000) (170000) (61440) (F000)   ;(0111000000000000) (70000) (28672) (7000)   ;(0111000000000000) (70000) (28672) (7000)   ;(0111000000000000) (70000) (28672) (7000)   ;(0111000000000000) (70000) (28672) (7000)   ;(0111000000000000) (70000) (28672) (7000)   ;(0111000000000000) (70000) (28672) (7000)   ;
;24;(0111000000000000) (70000) (28672) (7000)    ;(0111000000000000) (70000) (28672) (7000)   ;(0111000000000000) (70000) (28672) (7000)   ;(0111000000000000) (70000) (28672) (7000)   ;(0111000000000000) (70000) (28672) (7000)   ;(0111000000000000) (70000) (28672) (7000)   ;(0111000000000000) (70000) (28672) (7000)   ;(0111000000000000) (70000) (28672) (7000)   ;
;32;(0111000000000000) (70000) (28672) (7000)    ;(0111000000000000) (70000) (28672) (7000)   ;(0111000000000000) (70000) (28672) (7000)   ;(0111000000000000) (70000) (28672) (7000)   ;(0111000000000000) (70000) (28672) (7000)   ;(0111000000000000) (70000) (28672) (7000)   ;(0111000000000000) (70000) (28672) (7000)   ;(0111000000000000) (70000) (28672) (7000)   ;
;40;(0111000000000000) (70000) (28672) (7000)    ;(0111000000000000) (70000) (28672) (7000)   ;(0111000000000000) (70000) (28672) (7000)   ;(0111000000000000) (70000) (28672) (7000)   ;(0111000000000000) (70000) (28672) (7000)   ;(0111000000000000) (70000) (28672) (7000)   ;(0111000000000000) (70000) (28672) (7000)   ;(0111000000000000) (70000) (28672) (7000)   ;
;48;(0111000000000000) (70000) (28672) (7000)    ;(0111000000000000) (70000) (28672) (7000)   ;(0111000000000000) (70000) (28672) (7000)   ;(0111000000000000) (70000) (28672) (7000)   ;(0111000000000000) (70000) (28672) (7000)   ;(0111000000000000) (70000) (28672) (7000)   ;(0111000000000000) (70000) (28672) (7000)   ;(0111000000000000) (70000) (28672) (7000)   ;
;56;(0111000000000000) (70000) (28672) (7000)    ;(0111000000000000) (70000) (28672) (7000)   ;(0111000000000000) (70000) (28672) (7000)   ;(0111000000000000) (70000) (28672) (7000)   ;(0111000000000000) (70000) (28672) (7000)   ;(0111000000000000) (70000) (28672) (7000)   ;(0111000000000000) (70000) (28672) (7000)   ;(0111000000000000) (70000) (28672) (7000)   ;
;64;(0111000000000000) (70000) (28672) (7000)    ;(0111000000000000) (70000) (28672) (7000)   ;(0111000000000000) (70000) (28672) (7000)   ;(0111000000000000) (70000) (28672) (7000)   ;(0111000000000000) (70000) (28672) (7000)   ;(0111000000000000) (70000) (28672) (7000)   ;(0111000000000000) (70000) (28672) (7000)   ;(0111000000000000) (70000) (28672) (7000)   ;
;72;(0111000000000000) (70000) (28672) (7000)    ;(0111000000000000) (70000) (28672) (7000)   ;(0111000000000000) (70000) (28672) (7000)   ;(0111000000000000) (70000) (28672) (7000)   ;(0111000000000000) (70000) (28672) (7000)   ;(0111000000000000) (70000) (28672) (7000)   ;(0111000000000000) (70000) (28672) (7000)   ;(0111000000000000) (70000) (28672) (7000)   ;
;80;(0111000000000000) (70000) (28672) (7000)    ;(0111000000000000) (70000) (28672) (7000)   ;(0111000000000000) (70000) (28672) (7000)   ;(0111000000000000) (70000) (28672) (7000)   ;(0111000000000000) (70000) (28672) (7000)   ;(0111000000000000) (70000) (28672) (7000)   ;(0111000000000000) (70000) (28672) (7000)   ;(0111000000000000) (70000) (28672) (7000)   ;
;88;(0111000000000000) (70000) (28672) (7000)    ;(0111000000000000) (70000) (28672) (7000)   ;(0111000000000000) (70000) (28672) (7000)   ;(0111000000000000) (70000) (28672) (7000)   ;(0111000000000000) (70000) (28672) (7000)   ;(0111000000000000) (70000) (28672) (7000)   ;(0111000000000000) (70000) (28672) (7000)   ;(0111000000000000) (70000) (28672) (7000)   ;
;96;(0111000000000000) (70000) (28672) (7000)    ;(0111000000000000) (70000) (28672) (7000)   ;(0111000000000000) (70000) (28672) (7000)   ;(0111000000000000) (70000) (28672) (7000)   ;(0111000000000000) (70000) (28672) (7000)   ;(0111000000000000) (70000) (28672) (7000)   ;(0111000000000000) (70000) (28672) (7000)   ;(0111000000000000) (70000) (28672) (7000)   ;
;104;(0111000000000000) (70000) (28672) (7000)    ;(0111000000000000) (70000) (28672) (7000)   ;(0111000000000000) (70000) (28672) (7000)   ;(0111000000000000) (70000) (28672) (7000)   ;(0111000000000000) (70000) (28672) (7000)   ;(0111000000000000) (70000) (28672) (7000)   ;(0111000000000000) (70000) (28672) (7000)   ;(0111000000000000) (70000) (28672) (7000)   ;
;112;(0111000000000000) (70000) (28672) (7000)    ;(0111000000000000) (70000) (28672) (7000)   ;(0111000000000000) (70000) (28672) (7000)   ;(0111000000000000) (70000) (28672) (7000)   ;(0111000000000000) (70000) (28672) (7000)   ;(0111000000000000) (70000) (28672) (7000)   ;(0111000000000000) (70000) (28672) (7000)   ;(0111000000000000) (70000) (28672) (7000)   ;
;120;(0111000000000000) (70000) (28672) (7000)    ;(0111000000000000) (70000) (28672) (7000)   ;(0111000000000000) (70000) (28672) (7000)   ;(0111000000000000) (70000) (28672) (7000)   ;(0111000000000000) (70000) (28672) (7000)   ;(0111000000000000) (70000) (28672) (7000)   ;(0111000000000000) (70000) (28672) (7000)   ;(0111000000000000) (70000) (28672) (7000)   ;
;128;(0111000000000000) (70000) (28672) (7000)    ;(0111000000000000) (70000) (28672) (7000)   ;(0111000000000000) (70000) (28672) (7000)   ;(0111000000000000) (70000) (28672) (7000)   ;(0111000000000000) (70000) (28672) (7000)   ;(0111000000000000) (70000) (28672) (7000)   ;(0111000000000000) (70000) (28672) (7000)   ;(0111000000000000) (70000) (28672) (7000)   ;
;136;(0111000000000000) (70000) (28672) (7000)    ;(0111000000000000) (70000) (28672) (7000)   ;(0111000000000000) (70000) (28672) (7000)   ;(0111000000000000) (70000) (28672) (7000)   ;(0111000000000000) (70000) (28672) (7000)   ;(0111000000000000) (70000) (28672) (7000)   ;(0111000000000000) (70000) (28672) (7000)   ;(0111000000000000) (70000) (28672) (7000)   ;
;144;(0111000000000000) (70000) (28672) (7000)    ;(0111000000000000) (70000) (28672) (7000)   ;(0111000000000000) (70000) (28672) (7000)   ;(0111000000000000) (70000) (28672) (7000)   ;(0111000000000000) (70000) (28672) (7000)   ;(0111000000000000) (70000) (28672) (7000)   ;(0111000000000000) (70000) (28672) (7000)   ;(0111000000000000) (70000) (28672) (7000)   ;
;152;(0111000000000000) (70000) (28672) (7000)    ;(0111000000000000) (70000) (28672) (7000)   ;(0111000000000000) (70000) (28672) (7000)   ;(0111000000000000) (70000) (28672) (7000)   ;(0111000000000000) (70000) (28672) (7000)   ;(0111000000000000) (70000) (28672) (7000)   ;(0111000000000000) (70000) (28672) (7000)   ;(0111000000000000) (70000) (28672) (7000)   ;
;160;(0111000000000000) (70000) (28672) (7000)    ;(0111000000000000) (70000) (28672) (7000)   ;(0111000000000000) (70000) (28672) (7000)   ;(0111000000000000) (70000) (28672) (7000)   ;(0111000000000000) (70000) (28672) (7000)   ;(0111000000000000) (70000) (28672) (7000)   ;(0111000000000000) (70000) (28672) (7000)   ;(0111000000000000) (70000) (28672) (7000)   ;
;168;(0111000000000000) (70000) (28672) (7000)    ;(0111000000000000) (70000) (28672) (7000)   ;(0111000000000000) (70000) (28672) (7000)   ;(0111000000000000) (70000) (28672) (7000)   ;(0111000000000000) (70000) (28672) (7000)   ;(0111000000000000) (70000) (28672) (7000)   ;(0111000000000000) (70000) (28672) (7000)   ;(0111000000000000) (70000) (28672) (7000)   ;
;176;(0111000000000000) (70000) (28672) (7000)    ;(0111000000000000) (70000) (28672) (7000)   ;(0111000000000000) (70000) (28672) (7000)   ;(0111000000000000) (70000) (28672) (7000)   ;(0111000000000000) (70000) (28672) (7000)   ;(0111000000000000) (70000) (28672) (7000)   ;(0111000000000000) (70000) (28672) (7000)   ;(0111000000000000) (70000) (28672) (7000)   ;
;184;(0111000000000000) (70000) (28672) (7000)    ;(0111000000000000) (70000) (28672) (7000)   ;(0111000000000000) (70000) (28672) (7000)   ;(0111000000000000) (70000) (28672) (7000)   ;(0111000000000000) (70000) (28672) (7000)   ;(0111000000000000) (70000) (28672) (7000)   ;(0111000000000000) (70000) (28672) (7000)   ;(0111000000000000) (70000) (28672) (7000)   ;
;192;(0111000000000000) (70000) (28672) (7000)    ;(0111000000000000) (70000) (28672) (7000)   ;(0111000000000000) (70000) (28672) (7000)   ;(0111000000000000) (70000) (28672) (7000)   ;(0111000000000000) (70000) (28672) (7000)   ;(0111000000000000) (70000) (28672) (7000)   ;(0111000000000000) (70000) (28672) (7000)   ;(0111000000000000) (70000) (28672) (7000)   ;
;200;(0111000000000000) (70000) (28672) (7000)    ;(0111000000000000) (70000) (28672) (7000)   ;(0111000000000000) (70000) (28672) (7000)   ;(0111000000000000) (70000) (28672) (7000)   ;(0111000000000000) (70000) (28672) (7000)   ;(0111000000000000) (70000) (28672) (7000)   ;(0111000000000000) (70000) (28672) (7000)   ;(0111000000000000) (70000) (28672) (7000)   ;
;208;(0111000000000000) (70000) (28672) (7000)    ;(0111000000000000) (70000) (28672) (7000)   ;(0111000000000000) (70000) (28672) (7000)   ;(0111000000000000) (70000) (28672) (7000)   ;(0111000000000000) (70000) (28672) (7000)   ;(0111000000000000) (70000) (28672) (7000)   ;(0111000000000000) (70000) (28672) (7000)   ;(0111000000000000) (70000) (28672) (7000)   ;
;216;(0111000000000000) (70000) (28672) (7000)    ;(0111000000000000) (70000) (28672) (7000)   ;(0111000000000000) (70000) (28672) (7000)   ;(0111000000000000) (70000) (28672) (7000)   ;(0111000000000000) (70000) (28672) (7000)   ;(0111000000000000) (70000) (28672) (7000)   ;(0111000000000000) (70000) (28672) (7000)   ;(0111000000000000) (70000) (28672) (7000)   ;
;224;(0111000000000000) (70000) (28672) (7000)    ;(0111000000000000) (70000) (28672) (7000)   ;(0111000000000000) (70000) (28672) (7000)   ;(0111000000000000) (70000) (28672) (7000)   ;(0111000000000000) (70000) (28672) (7000)   ;(0111000000000000) (70000) (28672) (7000)   ;(0111000000000000) (70000) (28672) (7000)   ;(0111000000000000) (70000) (28672) (7000)   ;
;232;(0111000000000000) (70000) (28672) (7000)    ;(0111000000000000) (70000) (28672) (7000)   ;(0111000000000000) (70000) (28672) (7000)   ;(0111000000000000) (70000) (28672) (7000)   ;(0111000000000000) (70000) (28672) (7000)   ;(0111000000000000) (70000) (28672) (7000)   ;(0111000000000000) (70000) (28672) (7000)   ;(0111000000000000) (70000) (28672) (7000)   ;
;240;(0111000000000000) (70000) (28672) (7000)    ;(0111000000000000) (70000) (28672) (7000)   ;(0111000000000000) (70000) (28672) (7000)   ;(0111000000000000) (70000) (28672) (7000)   ;(0111000000000000) (70000) (28672) (7000)   ;(0111000000000000) (70000) (28672) (7000)   ;(0111000000000000) (70000) (28672) (7000)   ;(0111000000000000) (70000) (28672) (7000)   ;
;248;(0111000000000000) (70000) (28672) (7000)    ;(0111000000000000) (70000) (28672) (7000)   ;(0111000000000000) (70000) (28672) (7000)   ;(0111000000000000) (70000) (28672) (7000)   ;(0111000000000000) (70000) (28672) (7000)   ;(0111000000000000) (70000) (28672) (7000)   ;(0111000000000000) (70000) (28672) (7000)   ;(0111000000000000) (70000) (28672) (7000)   ;


+------------------------------------------------------------+
; Other Routing Usage Summary                                ;
+-----------------------------------+------------------------+
; Other Routing Resource Type       ; Usage                  ;
+-----------------------------------+------------------------+
; Block interconnects               ; 1,014 / 42,960 ( 2 % ) ;
; C16 interconnects                 ; 14 / 1,518 ( < 1 % )   ;
; C4 interconnects                  ; 641 / 26,928 ( 2 % )   ;
; Direct links                      ; 108 / 42,960 ( < 1 % ) ;
; GXB block output buffers          ; 0 / 1,200 ( 0 % )      ;
; Global clocks                     ; 2 / 20 ( 10 % )        ;
; Interquad Reference Clock Outputs ; 0 / 1 ( 0 % )          ;
; Interquad TXRX Clocks             ; 0 / 8 ( 0 % )          ;
; Interquad TXRX PCSRX outputs      ; 0 / 4 ( 0 % )          ;
; Interquad TXRX PCSTX outputs      ; 0 / 4 ( 0 % )          ;
; Local interconnects               ; 274 / 14,400 ( 2 % )   ;
; R24 interconnects                 ; 15 / 1,710 ( < 1 % )   ;
; R4 interconnects                  ; 792 / 37,740 ( 2 % )   ;
+-----------------------------------+------------------------+


+----------------------------------------------------------------------------+
; LAB Logic Elements                                                         ;
+---------------------------------------------+------------------------------+
; Number of Logic Elements  (Average = 13.57) ; Number of LABs  (Total = 37) ;
+---------------------------------------------+------------------------------+
; 1                                           ; 1                            ;
; 2                                           ; 1                            ;
; 3                                           ; 0                            ;
; 4                                           ; 4                            ;
; 5                                           ; 0                            ;
; 6                                           ; 0                            ;
; 7                                           ; 0                            ;
; 8                                           ; 0                            ;
; 9                                           ; 1                            ;
; 10                                          ; 0                            ;
; 11                                          ; 0                            ;
; 12                                          ; 1                            ;
; 13                                          ; 0                            ;
; 14                                          ; 0                            ;
; 15                                          ; 2                            ;
; 16                                          ; 27                           ;
+---------------------------------------------+------------------------------+


+-------------------------------------------------------------------+
; LAB-wide Signals                                                  ;
+------------------------------------+------------------------------+
; LAB-wide Signals  (Average = 2.38) ; Number of LABs  (Total = 37) ;
+------------------------------------+------------------------------+
; 1 Async. clear                     ; 15                           ;
; 1 Clock                            ; 35                           ;
; 1 Clock enable                     ; 10                           ;
; 2 Clock enables                    ; 26                           ;
; 2 Clocks                           ; 2                            ;
+------------------------------------+------------------------------+


+-----------------------------------------------------------------------------+
; LAB Signals Sourced                                                         ;
+----------------------------------------------+------------------------------+
; Number of Signals Sourced  (Average = 18.81) ; Number of LABs  (Total = 37) ;
+----------------------------------------------+------------------------------+
; 0                                            ; 0                            ;
; 1                                            ; 0                            ;
; 2                                            ; 1                            ;
; 3                                            ; 1                            ;
; 4                                            ; 0                            ;
; 5                                            ; 0                            ;
; 6                                            ; 3                            ;
; 7                                            ; 1                            ;
; 8                                            ; 0                            ;
; 9                                            ; 0                            ;
; 10                                           ; 0                            ;
; 11                                           ; 0                            ;
; 12                                           ; 0                            ;
; 13                                           ; 1                            ;
; 14                                           ; 0                            ;
; 15                                           ; 0                            ;
; 16                                           ; 1                            ;
; 17                                           ; 2                            ;
; 18                                           ; 2                            ;
; 19                                           ; 3                            ;
; 20                                           ; 5                            ;
; 21                                           ; 4                            ;
; 22                                           ; 2                            ;
; 23                                           ; 1                            ;
; 24                                           ; 1                            ;
; 25                                           ; 4                            ;
; 26                                           ; 3                            ;
; 27                                           ; 1                            ;
; 28                                           ; 0                            ;
; 29                                           ; 0                            ;
; 30                                           ; 1                            ;
+----------------------------------------------+------------------------------+


+---------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                         ;
+--------------------------------------------------+------------------------------+
; Number of Signals Sourced Out  (Average = 11.08) ; Number of LABs  (Total = 37) ;
+--------------------------------------------------+------------------------------+
; 0                                                ; 0                            ;
; 1                                                ; 1                            ;
; 2                                                ; 4                            ;
; 3                                                ; 0                            ;
; 4                                                ; 1                            ;
; 5                                                ; 0                            ;
; 6                                                ; 0                            ;
; 7                                                ; 5                            ;
; 8                                                ; 0                            ;
; 9                                                ; 4                            ;
; 10                                               ; 3                            ;
; 11                                               ; 2                            ;
; 12                                               ; 1                            ;
; 13                                               ; 2                            ;
; 14                                               ; 2                            ;
; 15                                               ; 4                            ;
; 16                                               ; 0                            ;
; 17                                               ; 2                            ;
; 18                                               ; 3                            ;
; 19                                               ; 2                            ;
; 20                                               ; 0                            ;
; 21                                               ; 0                            ;
; 22                                               ; 1                            ;
+--------------------------------------------------+------------------------------+


+-----------------------------------------------------------------------------+
; LAB Distinct Inputs                                                         ;
+----------------------------------------------+------------------------------+
; Number of Distinct Inputs  (Average = 23.30) ; Number of LABs  (Total = 37) ;
+----------------------------------------------+------------------------------+
; 0                                            ; 0                            ;
; 1                                            ; 0                            ;
; 2                                            ; 0                            ;
; 3                                            ; 0                            ;
; 4                                            ; 1                            ;
; 5                                            ; 1                            ;
; 6                                            ; 0                            ;
; 7                                            ; 1                            ;
; 8                                            ; 3                            ;
; 9                                            ; 0                            ;
; 10                                           ; 1                            ;
; 11                                           ; 0                            ;
; 12                                           ; 0                            ;
; 13                                           ; 0                            ;
; 14                                           ; 1                            ;
; 15                                           ; 0                            ;
; 16                                           ; 0                            ;
; 17                                           ; 0                            ;
; 18                                           ; 3                            ;
; 19                                           ; 1                            ;
; 20                                           ; 1                            ;
; 21                                           ; 0                            ;
; 22                                           ; 2                            ;
; 23                                           ; 1                            ;
; 24                                           ; 0                            ;
; 25                                           ; 0                            ;
; 26                                           ; 3                            ;
; 27                                           ; 3                            ;
; 28                                           ; 1                            ;
; 29                                           ; 2                            ;
; 30                                           ; 2                            ;
; 31                                           ; 0                            ;
; 32                                           ; 4                            ;
; 33                                           ; 2                            ;
; 34                                           ; 2                            ;
; 35                                           ; 1                            ;
; 36                                           ; 1                            ;
+----------------------------------------------+------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 9     ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 21    ;
+----------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area                ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Inapplicable ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; No Location assignments found.                                           ; I/O                 ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                                      ; I/O                 ;                   ;
; Inapplicable ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; No Location assignments found.                                           ; I/O                 ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                 ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; No Location assignments found.                                           ; I/O                 ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O                 ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                                              ; None     ; ----                                                                     ; On Chip Termination ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules          ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass         ; 0            ; 0            ; 0            ; 0            ; 0            ; 18        ; 0            ; 0            ; 18        ; 18        ; 0            ; 16           ; 0            ; 0            ; 2            ; 0            ; 16           ; 2            ; 0            ; 0            ; 0            ; 16           ; 0            ; 0            ; 0            ; 0            ; 0            ; 18        ; 0            ; 0            ;
; Total Unchecked    ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable ; 18           ; 18           ; 18           ; 18           ; 18           ; 0         ; 18           ; 18           ; 0         ; 0         ; 18           ; 2            ; 18           ; 18           ; 16           ; 18           ; 2            ; 16           ; 18           ; 18           ; 18           ; 2            ; 18           ; 18           ; 18           ; 18           ; 18           ; 0         ; 18           ; 18           ;
; Total Fail         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; PIO[0]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PIO[1]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PIO[2]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PIO[3]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PIO[4]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PIO[5]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PIO[6]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PIO[7]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PIO[8]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PIO[9]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PIO[10]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PIO[11]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PIO[12]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PIO[13]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PIO[14]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PIO[15]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CLK                ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RESET              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+-----------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                         ;
+------------------------------------------------------------------+----------------------------+
; Option                                                           ; Setting                    ;
+------------------------------------------------------------------+----------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                        ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                        ;
; Enable device-wide output enable (DEV_OE)                        ; Off                        ;
; Enable INIT_DONE output                                          ; Off                        ;
; Configuration scheme                                             ; Active Serial              ;
; Error detection CRC                                              ; Off                        ;
; Enable input tri-state on active configuration pins in user mode ; Off                        ;
; Active Serial clock source                                       ; 40 MHz Internal Oscillator ;
; Configuration Voltage Level                                      ; Auto                       ;
; Force Configuration Voltage Level                                ; Off                        ;
; nCEO                                                             ; As output driving ground   ;
; Data[0]                                                          ; As input tri-stated        ;
; Data[1]/ASDO                                                     ; As input tri-stated        ;
; Data[7..2]                                                       ; Unreserved                 ;
; FLASH_nCE/nCSO                                                   ; As input tri-stated        ;
; DCLK                                                             ; As output driving ground   ;
; Base pin-out file on sameframe device                            ; Off                        ;
+------------------------------------------------------------------+----------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+-------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                     ;
+---------------------+-------------------------+-------------------+
; Source Clock(s)     ; Destination Clock(s)    ; Delay Added in ns ;
+---------------------+-------------------------+-------------------+
; CLK                 ; CLK                     ; 43.1              ;
; CLK                 ; CLK,MCU_FSM:mcu|Neg_reg ; 2.0               ;
; MCU_FSM:mcu|Neg_reg ; CLK                     ; 1.4               ;
+---------------------+-------------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using either the TimeQuest Timing Analyzer or the Classic Timing Analyzer.


+------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                    ;
+----------------------------------------------------------------+-----------------------------+-------------------+
; Source Register                                                ; Destination Register        ; Delay Added in ns ;
+----------------------------------------------------------------+-----------------------------+-------------------+
; MCU_FSM:mcu|Neg_reg                                            ; MCU_FSM:mcu|Address_out[1]  ; 1.747             ;
; MCU_FSM:mcu|O_reg                                              ; MCU_FSM:mcu|Address_out[1]  ; 1.747             ;
; MCU_FSM:mcu|Z_reg                                              ; MCU_FSM:mcu|Address_out[1]  ; 1.747             ;
; MCU_FSM:mcu|instruction_reg[13]                                ; MCU_FSM:mcu|Address_out[1]  ; 1.747             ;
; MCU_FSM:mcu|instruction_reg[12]                                ; MCU_FSM:mcu|Address_out[1]  ; 1.747             ;
; MCU_FSM:mcu|instruction_reg[14]                                ; MCU_FSM:mcu|Address_out[1]  ; 1.747             ;
; MCU_FSM:mcu|uPC[1]                                             ; MCU_FSM:mcu|Address_out[1]  ; 1.747             ;
; MCU_FSM:mcu|uPC[0]                                             ; MCU_FSM:mcu|Address_out[1]  ; 1.747             ;
; MCU_FSM:mcu|instruction_reg[15]                                ; MCU_FSM:mcu|Address_out[1]  ; 1.747             ;
; MCU_FSM:mcu|Datapath:dp|ALU:the_best_alu_in_kista|sub_overflow ; MCU_FSM:mcu|Address_out[1]  ; 0.717             ;
; MCU_FSM:mcu|Datapath:dp|ALU:the_best_alu_in_kista|add_overflow ; MCU_FSM:mcu|Address_out[1]  ; 0.713             ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|register_arr[2][0]    ; MCU_FSM:mcu|Address_out[9]  ; 0.453             ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|register_arr[1][0]    ; MCU_FSM:mcu|Address_out[9]  ; 0.453             ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|register_arr[0][0]    ; MCU_FSM:mcu|Address_out[9]  ; 0.453             ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|register_arr[5][0]    ; MCU_FSM:mcu|Address_out[9]  ; 0.453             ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|register_arr[6][0]    ; MCU_FSM:mcu|Address_out[9]  ; 0.453             ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|register_arr[4][0]    ; MCU_FSM:mcu|Address_out[9]  ; 0.453             ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|register_arr[2][1]    ; MCU_FSM:mcu|Address_out[9]  ; 0.453             ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|register_arr[1][1]    ; MCU_FSM:mcu|Address_out[9]  ; 0.453             ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|register_arr[0][1]    ; MCU_FSM:mcu|Address_out[9]  ; 0.453             ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|register_arr[5][8]    ; MCU_FSM:mcu|Address_out[9]  ; 0.453             ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|register_arr[6][8]    ; MCU_FSM:mcu|Address_out[9]  ; 0.453             ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|register_arr[4][8]    ; MCU_FSM:mcu|Address_out[9]  ; 0.453             ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|register_arr[7][8]    ; MCU_FSM:mcu|Address_out[9]  ; 0.453             ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|register_arr[2][8]    ; MCU_FSM:mcu|Address_out[9]  ; 0.453             ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|register_arr[1][8]    ; MCU_FSM:mcu|Address_out[9]  ; 0.453             ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|register_arr[0][8]    ; MCU_FSM:mcu|Address_out[9]  ; 0.453             ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|register_arr[3][8]    ; MCU_FSM:mcu|Address_out[9]  ; 0.453             ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|register_arr[5][7]    ; MCU_FSM:mcu|Address_out[9]  ; 0.453             ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|register_arr[6][7]    ; MCU_FSM:mcu|Address_out[9]  ; 0.453             ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|register_arr[4][7]    ; MCU_FSM:mcu|Address_out[9]  ; 0.453             ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|register_arr[7][7]    ; MCU_FSM:mcu|Address_out[9]  ; 0.453             ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|register_arr[2][7]    ; MCU_FSM:mcu|Address_out[9]  ; 0.453             ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|register_arr[1][7]    ; MCU_FSM:mcu|Address_out[9]  ; 0.453             ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|register_arr[0][7]    ; MCU_FSM:mcu|Address_out[9]  ; 0.453             ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|register_arr[3][7]    ; MCU_FSM:mcu|Address_out[9]  ; 0.453             ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|register_arr[5][6]    ; MCU_FSM:mcu|Address_out[9]  ; 0.453             ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|register_arr[6][6]    ; MCU_FSM:mcu|Address_out[9]  ; 0.453             ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|register_arr[4][6]    ; MCU_FSM:mcu|Address_out[9]  ; 0.453             ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|register_arr[7][6]    ; MCU_FSM:mcu|Address_out[9]  ; 0.453             ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|register_arr[2][6]    ; MCU_FSM:mcu|Address_out[9]  ; 0.453             ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|register_arr[1][6]    ; MCU_FSM:mcu|Address_out[9]  ; 0.453             ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|register_arr[0][6]    ; MCU_FSM:mcu|Address_out[9]  ; 0.453             ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|register_arr[3][6]    ; MCU_FSM:mcu|Address_out[9]  ; 0.453             ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|register_arr[5][5]    ; MCU_FSM:mcu|Address_out[9]  ; 0.453             ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|register_arr[6][5]    ; MCU_FSM:mcu|Address_out[9]  ; 0.453             ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|register_arr[4][5]    ; MCU_FSM:mcu|Address_out[9]  ; 0.453             ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|register_arr[7][5]    ; MCU_FSM:mcu|Address_out[9]  ; 0.453             ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|register_arr[2][5]    ; MCU_FSM:mcu|Address_out[9]  ; 0.453             ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|register_arr[1][5]    ; MCU_FSM:mcu|Address_out[9]  ; 0.453             ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|register_arr[0][5]    ; MCU_FSM:mcu|Address_out[9]  ; 0.453             ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|register_arr[3][5]    ; MCU_FSM:mcu|Address_out[9]  ; 0.453             ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|register_arr[5][4]    ; MCU_FSM:mcu|Address_out[9]  ; 0.453             ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|register_arr[6][4]    ; MCU_FSM:mcu|Address_out[9]  ; 0.453             ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|register_arr[4][4]    ; MCU_FSM:mcu|Address_out[9]  ; 0.453             ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|register_arr[7][4]    ; MCU_FSM:mcu|Address_out[9]  ; 0.453             ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|register_arr[2][4]    ; MCU_FSM:mcu|Address_out[9]  ; 0.453             ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|register_arr[1][4]    ; MCU_FSM:mcu|Address_out[9]  ; 0.453             ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|register_arr[0][4]    ; MCU_FSM:mcu|Address_out[9]  ; 0.453             ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|register_arr[3][4]    ; MCU_FSM:mcu|Address_out[9]  ; 0.453             ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|register_arr[5][3]    ; MCU_FSM:mcu|Address_out[9]  ; 0.453             ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|register_arr[6][3]    ; MCU_FSM:mcu|Address_out[9]  ; 0.453             ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|register_arr[4][3]    ; MCU_FSM:mcu|Address_out[9]  ; 0.453             ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|register_arr[7][3]    ; MCU_FSM:mcu|Address_out[9]  ; 0.453             ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|register_arr[2][3]    ; MCU_FSM:mcu|Address_out[9]  ; 0.453             ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|register_arr[1][3]    ; MCU_FSM:mcu|Address_out[9]  ; 0.453             ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|register_arr[0][3]    ; MCU_FSM:mcu|Address_out[9]  ; 0.453             ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|register_arr[3][3]    ; MCU_FSM:mcu|Address_out[9]  ; 0.453             ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|register_arr[5][2]    ; MCU_FSM:mcu|Address_out[9]  ; 0.453             ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|register_arr[6][2]    ; MCU_FSM:mcu|Address_out[9]  ; 0.453             ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|register_arr[4][2]    ; MCU_FSM:mcu|Address_out[9]  ; 0.453             ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|register_arr[2][2]    ; MCU_FSM:mcu|Address_out[9]  ; 0.453             ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|register_arr[1][2]    ; MCU_FSM:mcu|Address_out[9]  ; 0.453             ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|register_arr[0][2]    ; MCU_FSM:mcu|Address_out[9]  ; 0.453             ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|register_arr[3][2]    ; MCU_FSM:mcu|Address_out[9]  ; 0.453             ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|register_arr[5][1]    ; MCU_FSM:mcu|Address_out[9]  ; 0.453             ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|register_arr[6][1]    ; MCU_FSM:mcu|Address_out[9]  ; 0.453             ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|register_arr[4][1]    ; MCU_FSM:mcu|Address_out[9]  ; 0.453             ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|register_arr[7][1]    ; MCU_FSM:mcu|Address_out[9]  ; 0.453             ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|register_arr[5][9]    ; MCU_FSM:mcu|Address_out[9]  ; 0.453             ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|register_arr[6][9]    ; MCU_FSM:mcu|Address_out[9]  ; 0.453             ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|register_arr[4][9]    ; MCU_FSM:mcu|Address_out[9]  ; 0.453             ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|register_arr[7][9]    ; MCU_FSM:mcu|Address_out[9]  ; 0.453             ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|register_arr[2][9]    ; MCU_FSM:mcu|Address_out[9]  ; 0.453             ;
; MCU_FSM:mcu|instruction_reg[4]                                 ; MCU_FSM:mcu|Address_out[9]  ; 0.453             ;
; MCU_FSM:mcu|instruction_reg[7]                                 ; MCU_FSM:mcu|Address_out[9]  ; 0.453             ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|register_arr[1][9]    ; MCU_FSM:mcu|Address_out[9]  ; 0.453             ;
; MCU_FSM:mcu|instruction_reg[3]                                 ; MCU_FSM:mcu|Address_out[9]  ; 0.453             ;
; MCU_FSM:mcu|instruction_reg[6]                                 ; MCU_FSM:mcu|Address_out[9]  ; 0.453             ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|register_arr[0][9]    ; MCU_FSM:mcu|Address_out[9]  ; 0.453             ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|register_arr[3][9]    ; MCU_FSM:mcu|Address_out[9]  ; 0.453             ;
; MCU_FSM:mcu|instruction_reg[5]                                 ; MCU_FSM:mcu|Address_out[9]  ; 0.453             ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|register_arr[7][0]    ; MCU_FSM:mcu|Address_out[9]  ; 0.453             ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|register_arr[3][1]    ; MCU_FSM:mcu|Address_out[9]  ; 0.453             ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|register_arr[7][2]    ; MCU_FSM:mcu|Address_out[9]  ; 0.453             ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|register_arr[3][0]    ; MCU_FSM:mcu|Address_out[9]  ; 0.453             ;
; MCU_FSM:mcu|instruction_reg[8]                                 ; MCU_FSM:mcu|Address_out[9]  ; 0.453             ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|register_arr[5][15]   ; MCU_FSM:mcu|Address_out[15] ; 0.400             ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|register_arr[6][15]   ; MCU_FSM:mcu|Address_out[15] ; 0.400             ;
; MCU_FSM:mcu|Datapath:dp|Register_File:rf|register_arr[4][15]   ; MCU_FSM:mcu|Address_out[15] ; 0.400             ;
+----------------------------------------------------------------+-----------------------------+-------------------+
Note: This table only shows the top 100 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (119004): Automatically selected device EP4CGX15BF14C6 for design Lab4
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '85'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CGX30BF14C6 is compatible
    Info (176445): Device EP4CGX22BF14C6 is compatible
Info (169124): Fitter converted 5 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_NCEO~ is reserved at location N5
    Info (169125): Pin ~ALTERA_DATA0~ is reserved at location A5
    Info (169125): Pin ~ALTERA_ASDO~ is reserved at location B5
    Info (169125): Pin ~ALTERA_NCSO~ is reserved at location C5
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location A4
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Critical Warning (169085): No exact pin location assignment(s) for 18 pins of 18 total pins
    Info (169086): Pin PIO[0] not assigned to an exact location on the device
    Info (169086): Pin PIO[1] not assigned to an exact location on the device
    Info (169086): Pin PIO[2] not assigned to an exact location on the device
    Info (169086): Pin PIO[3] not assigned to an exact location on the device
    Info (169086): Pin PIO[4] not assigned to an exact location on the device
    Info (169086): Pin PIO[5] not assigned to an exact location on the device
    Info (169086): Pin PIO[6] not assigned to an exact location on the device
    Info (169086): Pin PIO[7] not assigned to an exact location on the device
    Info (169086): Pin PIO[8] not assigned to an exact location on the device
    Info (169086): Pin PIO[9] not assigned to an exact location on the device
    Info (169086): Pin PIO[10] not assigned to an exact location on the device
    Info (169086): Pin PIO[11] not assigned to an exact location on the device
    Info (169086): Pin PIO[12] not assigned to an exact location on the device
    Info (169086): Pin PIO[13] not assigned to an exact location on the device
    Info (169086): Pin PIO[14] not assigned to an exact location on the device
    Info (169086): Pin PIO[15] not assigned to an exact location on the device
    Info (169086): Pin CLK not assigned to an exact location on the device
    Info (169086): Pin RESET not assigned to an exact location on the device
Warning (335093): TimeQuest Timing Analyzer is analyzing 2 combinational loops as latches.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Lab4.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332144): No user constrained base clocks found in the design
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332130): Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time.
Info (176353): Automatically promoted node CLK~input (placed in PIN J7 (CLK13, DIFFCLK_7n, REFCLK0n))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G17
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node MCU_FSM:mcu|uPC[1]
        Info (176357): Destination node MCU_FSM:mcu|uPC[0]
        Info (176357): Destination node MCU_FSM:mcu|instruction_reg[14]
        Info (176357): Destination node MCU_FSM:mcu|instruction_reg[15]
        Info (176357): Destination node MCU_FSM:mcu|instruction_reg[13]
        Info (176357): Destination node MCU_FSM:mcu|instruction_reg[12]
        Info (176357): Destination node MCU_FSM:mcu|O_reg
        Info (176357): Destination node MCU_FSM:mcu|Z_reg
Info (176353): Automatically promoted node RESET~input (placed in PIN J6 (CLK12, DIFFCLK_7p, REFCLK0p))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node MCU_FSM:mcu|instruction_reg[15]~0
        Info (176357): Destination node MCU_FSM:mcu|Datapath:dp|Register_File:rf|register_arr~1
        Info (176357): Destination node MCU_FSM:mcu|Datapath:dp|Register_File:rf|register_arr[5][8]~4
        Info (176357): Destination node MCU_FSM:mcu|Datapath:dp|Register_File:rf|register_arr[6][7]~7
        Info (176357): Destination node MCU_FSM:mcu|Datapath:dp|Register_File:rf|register_arr[4][11]~8
        Info (176357): Destination node MCU_FSM:mcu|Datapath:dp|Register_File:rf|register_arr[7][3]~9
        Info (176357): Destination node MCU_FSM:mcu|Datapath:dp|Register_File:rf|register_arr[2][12]~11
        Info (176357): Destination node MCU_FSM:mcu|Datapath:dp|Register_File:rf|register_arr[1][12]~13
        Info (176357): Destination node MCU_FSM:mcu|Datapath:dp|Register_File:rf|register_arr[0][14]~14
        Info (176357): Destination node MCU_FSM:mcu|Datapath:dp|Register_File:rf|register_arr[3][15]~15
        Info (176358): Non-global destination nodes limited to 10 nodes
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Info (176214): Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement
    Info (176211): Number of I/O pins in group: 16 (unused VREF, 2.5V VCCIO, 0 input, 16 output, 0 bidirectional)
        Info (176212): I/O standards used: 2.5 V.
Info (176215): I/O bank details before I/O pin placement
    Info (176214): Statistics of I/O banks
        Info (176213): I/O bank number QL0 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available
        Info (176213): I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  7 pins available
        Info (176213): I/O bank number 3A does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  0 pins available
        Info (176213): I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available
        Info (176213): I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available
        Info (176213): I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available
        Info (176213): I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available
        Info (176213): I/O bank number 8A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  2 pins available
        Info (176213): I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  5 pins available
        Info (176213): I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  0 pins available
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:01
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:00
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:01
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 1% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X11_Y21 to location X21_Y31
Info (170194): Fitter routing operations ending: elapsed time is 00:00:04
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (11888): Total time spent on timing analysis during the Fitter is 0.85 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:01
Warning (169177): 2 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV GX Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems.
    Info (169178): Pin CLK uses I/O standard 2.5 V at J7
    Info (169178): Pin RESET uses I/O standard 2.5 V at J6
Info (144001): Generated suppressed messages file /home/morgan/git/IL2203/Lab4/output_files/Lab4.fit.smsg
Info: Quartus II 64-Bit Fitter was successful. 0 errors, 7 warnings
    Info: Peak virtual memory: 826 megabytes
    Info: Processing ended: Mon Oct 11 16:45:38 2021
    Info: Elapsed time: 00:00:10
    Info: Total CPU time (on all processors): 00:00:10


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in /home/morgan/git/IL2203/Lab4/output_files/Lab4.fit.smsg.


