# Dokument치cia modulov

## 游댢 Zoznam

| N치zov modulu | Popis | Zdrojov칳 s칰bor |
|--------------|--------|----------------|
| [axi_interfaces](modules/axi_interfaces.md) | Defin칤cie AXI rozhran칤 (AXI4, AXI4-Lite, AXI4-Stream) pre pou쬴tie v SoC dizajne. | [axi_interfaces.sv](https://github.com/risapav/fpga_common/blob/main/src/axi/axi_interfaces.sv) |
| [axi_pkg](modules/axi_pkg.md) | Centr치lna konfigur치cia AXI-Stream zbernice. | [axi_pkg.sv](https://github.com/risapav/fpga_common/blob/main/src/axi/axi_pkg.sv) |
| [axis_checker_generator](modules/axis_checker_generator.md) | AXI4-Stream gener치tor 코achovnicov칠ho vzoru (checkerboard pattern) | [axis_checker_generator.sv](https://github.com/risapav/fpga_common/blob/main/src/axis/axis_checker_generator.sv) |
| [axis_frame_streamer](modules/axis_frame_streamer.md) | AXI4-Stream Frame Streamer generuj칰ci s칰radnice pixelov. | [axis_frame_streamer.sv](https://github.com/risapav/fpga_common/blob/main/src/axis/axis_frame_streamer.sv) |
| [axis_gradient_generator](modules/axis_gradient_generator.md) | Generuje AXI4-Stream v칳stup s farebn칳m gradientom. | [axis_gradient_generator.sv](https://github.com/risapav/fpga_common/blob/main/src/axis/axis_gradient_generator.sv) |
| [axis_to_vga](modules/axis_to_vga.md) | Premos콘uje AXI4-Stream d치ta na paraleln칳 VGA v칳stup. | [axis_to_vga.sv](https://github.com/risapav/fpga_common/blob/main/src/axis/axis_to_vga.sv) |
| [blink_led](modules/blink_led.md) | Jednoduch칳 modul na blikanie LED s nastavite쬹ou frekvenciou. | [blink_led.sv](https://github.com/risapav/fpga_common/blob/main/src/utils/blink_led.sv) |
| [cdc_async_fifo](modules/cdc_async_fifo.md) | Asynchr칩nny FIFO buffer s oddelen칳mi hodinov칳mi dom칠nami pre z치pis a 캜칤tanie. | [cdc_async_fifo.sv](https://github.com/risapav/fpga_common/blob/main/src/cdc/cdc_async_fifo.sv) |
| [cdc_reset_synchronizer](modules/cdc_reset_synchronizer.md) | Synchroniz치tor asynchr칩nneho resetu pre cie쬺v칰 hodinov칰 dom칠nu. | [cdc_reset_synchronizer.sv](https://github.com/risapav/fpga_common/blob/main/src/cdc/cdc_reset_synchronizer.sv) |
| [cdc_two_flop_synchronizer](modules/cdc_two_flop_synchronizer.md) | Dvojstup켿ov칳 synchroniz치tor sign치lu pre CDC (Clock Domain Crossing). | [cdc_two_flop_synchronizer.sv](https://github.com/risapav/fpga_common/blob/main/src/cdc/cdc_two_flop_synchronizer.sv) |
| [generic_serializer](modules/generic_serializer.md) | Generick칳, parametrizovate쬹칳 N-kan치lov칳 serializ치tor so synchronizovan칳m CDC a volite쬹칳m DDR/SDR re쬴mom. | [generic_serializer.sv](https://github.com/risapav/fpga_common/blob/main/src/hdmi/generic_serializer.sv) |
| [picture_gen](modules/picture_gen.md) | Gener치tor testovac칤ch obrazcov pre VGA v칳stup. | [picture_gen.sv](https://github.com/risapav/fpga_common/blob/main/src/picture/picture_gen.sv) |
| [rgb565_to_rgb888](modules/rgb565_to_rgb888.md) | Kombina캜n칳 modul, ktor칳 konvertuje 16-bitov칰 farbu vo form치te RGB565 na 24-bitov칰 farbu vo form치te RGB888. | [rgb565_to_rgb888.sv](https://github.com/risapav/fpga_common/blob/main/src/vga/rgb565_to_rgb888.sv) |
| [seven_seg_mux](modules/seven_seg_mux.md) | Modul pre multiplexovanie 7-segmentov칠ho displeja. | [seven_seg_mux.sv](https://github.com/risapav/fpga_common/blob/main/src/utils/seven_seg_mux.sv) |
| [vga_ctrl](modules/vga_ctrl.md) | VGA kontrol칠r pre v칳stup RGB sign치lu a synchroniza캜n칳ch impulzov | [vga_ctrl.sv](https://github.com/risapav/fpga_common/blob/main/src/vga/vga_ctrl.sv) |
| [vga_line](modules/vga_line.md) | Gener치tor jednej 캜asovej peri칩dy VGA sign치lu | [vga_line.sv](https://github.com/risapav/fpga_common/blob/main/src/vga/vga_line.sv) |
| [vga_pixel_xy](modules/vga_pixel_xy.md) | Gener치tor VGA s칰radn칤c pixelov (X, Y) | [vga_pixel_xy.sv](https://github.com/risapav/fpga_common/blob/main/src/vga/vga_pixel_xy.sv) |
| [vga_pkg](modules/vga_pkg.md) | VGA parametre a typy (bal칤캜ek) | [vga_pkg.sv](https://github.com/risapav/fpga_common/blob/main/src/vga/vga_pkg.sv) |
| [vga_timing](modules/vga_timing.md) | VGA gener치tor 캜asovania | [vga_timing.sv](https://github.com/risapav/fpga_common/blob/main/src/vga/vga_timing.sv) |
