
led_can.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a3f8  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000490  0800a588  0800a588  0001a588  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800aa18  0800aa18  000201d4  2**0
                  CONTENTS
  4 .ARM          00000008  0800aa18  0800aa18  0001aa18  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800aa20  0800aa20  000201d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800aa20  0800aa20  0001aa20  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800aa24  0800aa24  0001aa24  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001d4  20000000  0800aa28  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000201d4  2**0
                  CONTENTS
 10 .bss          000004e4  200001d4  200001d4  000201d4  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  200006b8  200006b8  000201d4  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000201d4  2**0
                  CONTENTS, READONLY
 13 .comment      00000043  00000000  00000000  00020204  2**0
                  CONTENTS, READONLY
 14 .debug_info   000127eb  00000000  00000000  00020247  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 00002429  00000000  00000000  00032a32  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00001168  00000000  00000000  00034e60  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 00000dc0  00000000  00000000  00035fc8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  00003b1c  00000000  00000000  00036d88  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   00013cc5  00000000  00000000  0003a8a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000de306  00000000  00000000  0004e569  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  00006080  00000000  00000000  0012c870  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000005c  00000000  00000000  001328f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001d4 	.word	0x200001d4
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800a570 	.word	0x0800a570

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001d8 	.word	0x200001d8
 80001cc:	0800a570 	.word	0x0800a570

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000c9c:	f000 b9a6 	b.w	8000fec <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f83c 	bl	8000d24 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__aeabi_d2lz>:
 8000cb8:	b538      	push	{r3, r4, r5, lr}
 8000cba:	2200      	movs	r2, #0
 8000cbc:	2300      	movs	r3, #0
 8000cbe:	4604      	mov	r4, r0
 8000cc0:	460d      	mov	r5, r1
 8000cc2:	f7ff ff0b 	bl	8000adc <__aeabi_dcmplt>
 8000cc6:	b928      	cbnz	r0, 8000cd4 <__aeabi_d2lz+0x1c>
 8000cc8:	4620      	mov	r0, r4
 8000cca:	4629      	mov	r1, r5
 8000ccc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000cd0:	f000 b80a 	b.w	8000ce8 <__aeabi_d2ulz>
 8000cd4:	4620      	mov	r0, r4
 8000cd6:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000cda:	f000 f805 	bl	8000ce8 <__aeabi_d2ulz>
 8000cde:	4240      	negs	r0, r0
 8000ce0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ce4:	bd38      	pop	{r3, r4, r5, pc}
 8000ce6:	bf00      	nop

08000ce8 <__aeabi_d2ulz>:
 8000ce8:	b5d0      	push	{r4, r6, r7, lr}
 8000cea:	4b0c      	ldr	r3, [pc, #48]	; (8000d1c <__aeabi_d2ulz+0x34>)
 8000cec:	2200      	movs	r2, #0
 8000cee:	4606      	mov	r6, r0
 8000cf0:	460f      	mov	r7, r1
 8000cf2:	f7ff fc81 	bl	80005f8 <__aeabi_dmul>
 8000cf6:	f7ff ff57 	bl	8000ba8 <__aeabi_d2uiz>
 8000cfa:	4604      	mov	r4, r0
 8000cfc:	f7ff fc02 	bl	8000504 <__aeabi_ui2d>
 8000d00:	4b07      	ldr	r3, [pc, #28]	; (8000d20 <__aeabi_d2ulz+0x38>)
 8000d02:	2200      	movs	r2, #0
 8000d04:	f7ff fc78 	bl	80005f8 <__aeabi_dmul>
 8000d08:	4602      	mov	r2, r0
 8000d0a:	460b      	mov	r3, r1
 8000d0c:	4630      	mov	r0, r6
 8000d0e:	4639      	mov	r1, r7
 8000d10:	f7ff faba 	bl	8000288 <__aeabi_dsub>
 8000d14:	f7ff ff48 	bl	8000ba8 <__aeabi_d2uiz>
 8000d18:	4621      	mov	r1, r4
 8000d1a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d1c:	3df00000 	.word	0x3df00000
 8000d20:	41f00000 	.word	0x41f00000

08000d24 <__udivmoddi4>:
 8000d24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d28:	9e08      	ldr	r6, [sp, #32]
 8000d2a:	460d      	mov	r5, r1
 8000d2c:	4604      	mov	r4, r0
 8000d2e:	460f      	mov	r7, r1
 8000d30:	2b00      	cmp	r3, #0
 8000d32:	d14a      	bne.n	8000dca <__udivmoddi4+0xa6>
 8000d34:	428a      	cmp	r2, r1
 8000d36:	4694      	mov	ip, r2
 8000d38:	d965      	bls.n	8000e06 <__udivmoddi4+0xe2>
 8000d3a:	fab2 f382 	clz	r3, r2
 8000d3e:	b143      	cbz	r3, 8000d52 <__udivmoddi4+0x2e>
 8000d40:	fa02 fc03 	lsl.w	ip, r2, r3
 8000d44:	f1c3 0220 	rsb	r2, r3, #32
 8000d48:	409f      	lsls	r7, r3
 8000d4a:	fa20 f202 	lsr.w	r2, r0, r2
 8000d4e:	4317      	orrs	r7, r2
 8000d50:	409c      	lsls	r4, r3
 8000d52:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000d56:	fa1f f58c 	uxth.w	r5, ip
 8000d5a:	fbb7 f1fe 	udiv	r1, r7, lr
 8000d5e:	0c22      	lsrs	r2, r4, #16
 8000d60:	fb0e 7711 	mls	r7, lr, r1, r7
 8000d64:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000d68:	fb01 f005 	mul.w	r0, r1, r5
 8000d6c:	4290      	cmp	r0, r2
 8000d6e:	d90a      	bls.n	8000d86 <__udivmoddi4+0x62>
 8000d70:	eb1c 0202 	adds.w	r2, ip, r2
 8000d74:	f101 37ff 	add.w	r7, r1, #4294967295	; 0xffffffff
 8000d78:	f080 811c 	bcs.w	8000fb4 <__udivmoddi4+0x290>
 8000d7c:	4290      	cmp	r0, r2
 8000d7e:	f240 8119 	bls.w	8000fb4 <__udivmoddi4+0x290>
 8000d82:	3902      	subs	r1, #2
 8000d84:	4462      	add	r2, ip
 8000d86:	1a12      	subs	r2, r2, r0
 8000d88:	b2a4      	uxth	r4, r4
 8000d8a:	fbb2 f0fe 	udiv	r0, r2, lr
 8000d8e:	fb0e 2210 	mls	r2, lr, r0, r2
 8000d92:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000d96:	fb00 f505 	mul.w	r5, r0, r5
 8000d9a:	42a5      	cmp	r5, r4
 8000d9c:	d90a      	bls.n	8000db4 <__udivmoddi4+0x90>
 8000d9e:	eb1c 0404 	adds.w	r4, ip, r4
 8000da2:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 8000da6:	f080 8107 	bcs.w	8000fb8 <__udivmoddi4+0x294>
 8000daa:	42a5      	cmp	r5, r4
 8000dac:	f240 8104 	bls.w	8000fb8 <__udivmoddi4+0x294>
 8000db0:	4464      	add	r4, ip
 8000db2:	3802      	subs	r0, #2
 8000db4:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000db8:	1b64      	subs	r4, r4, r5
 8000dba:	2100      	movs	r1, #0
 8000dbc:	b11e      	cbz	r6, 8000dc6 <__udivmoddi4+0xa2>
 8000dbe:	40dc      	lsrs	r4, r3
 8000dc0:	2300      	movs	r3, #0
 8000dc2:	e9c6 4300 	strd	r4, r3, [r6]
 8000dc6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dca:	428b      	cmp	r3, r1
 8000dcc:	d908      	bls.n	8000de0 <__udivmoddi4+0xbc>
 8000dce:	2e00      	cmp	r6, #0
 8000dd0:	f000 80ed 	beq.w	8000fae <__udivmoddi4+0x28a>
 8000dd4:	2100      	movs	r1, #0
 8000dd6:	e9c6 0500 	strd	r0, r5, [r6]
 8000dda:	4608      	mov	r0, r1
 8000ddc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000de0:	fab3 f183 	clz	r1, r3
 8000de4:	2900      	cmp	r1, #0
 8000de6:	d149      	bne.n	8000e7c <__udivmoddi4+0x158>
 8000de8:	42ab      	cmp	r3, r5
 8000dea:	d302      	bcc.n	8000df2 <__udivmoddi4+0xce>
 8000dec:	4282      	cmp	r2, r0
 8000dee:	f200 80f8 	bhi.w	8000fe2 <__udivmoddi4+0x2be>
 8000df2:	1a84      	subs	r4, r0, r2
 8000df4:	eb65 0203 	sbc.w	r2, r5, r3
 8000df8:	2001      	movs	r0, #1
 8000dfa:	4617      	mov	r7, r2
 8000dfc:	2e00      	cmp	r6, #0
 8000dfe:	d0e2      	beq.n	8000dc6 <__udivmoddi4+0xa2>
 8000e00:	e9c6 4700 	strd	r4, r7, [r6]
 8000e04:	e7df      	b.n	8000dc6 <__udivmoddi4+0xa2>
 8000e06:	b902      	cbnz	r2, 8000e0a <__udivmoddi4+0xe6>
 8000e08:	deff      	udf	#255	; 0xff
 8000e0a:	fab2 f382 	clz	r3, r2
 8000e0e:	2b00      	cmp	r3, #0
 8000e10:	f040 8090 	bne.w	8000f34 <__udivmoddi4+0x210>
 8000e14:	1a8a      	subs	r2, r1, r2
 8000e16:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e1a:	fa1f fe8c 	uxth.w	lr, ip
 8000e1e:	2101      	movs	r1, #1
 8000e20:	fbb2 f5f7 	udiv	r5, r2, r7
 8000e24:	fb07 2015 	mls	r0, r7, r5, r2
 8000e28:	0c22      	lsrs	r2, r4, #16
 8000e2a:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000e2e:	fb0e f005 	mul.w	r0, lr, r5
 8000e32:	4290      	cmp	r0, r2
 8000e34:	d908      	bls.n	8000e48 <__udivmoddi4+0x124>
 8000e36:	eb1c 0202 	adds.w	r2, ip, r2
 8000e3a:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 8000e3e:	d202      	bcs.n	8000e46 <__udivmoddi4+0x122>
 8000e40:	4290      	cmp	r0, r2
 8000e42:	f200 80cb 	bhi.w	8000fdc <__udivmoddi4+0x2b8>
 8000e46:	4645      	mov	r5, r8
 8000e48:	1a12      	subs	r2, r2, r0
 8000e4a:	b2a4      	uxth	r4, r4
 8000e4c:	fbb2 f0f7 	udiv	r0, r2, r7
 8000e50:	fb07 2210 	mls	r2, r7, r0, r2
 8000e54:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000e58:	fb0e fe00 	mul.w	lr, lr, r0
 8000e5c:	45a6      	cmp	lr, r4
 8000e5e:	d908      	bls.n	8000e72 <__udivmoddi4+0x14e>
 8000e60:	eb1c 0404 	adds.w	r4, ip, r4
 8000e64:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 8000e68:	d202      	bcs.n	8000e70 <__udivmoddi4+0x14c>
 8000e6a:	45a6      	cmp	lr, r4
 8000e6c:	f200 80bb 	bhi.w	8000fe6 <__udivmoddi4+0x2c2>
 8000e70:	4610      	mov	r0, r2
 8000e72:	eba4 040e 	sub.w	r4, r4, lr
 8000e76:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000e7a:	e79f      	b.n	8000dbc <__udivmoddi4+0x98>
 8000e7c:	f1c1 0720 	rsb	r7, r1, #32
 8000e80:	408b      	lsls	r3, r1
 8000e82:	fa22 fc07 	lsr.w	ip, r2, r7
 8000e86:	ea4c 0c03 	orr.w	ip, ip, r3
 8000e8a:	fa05 f401 	lsl.w	r4, r5, r1
 8000e8e:	fa20 f307 	lsr.w	r3, r0, r7
 8000e92:	40fd      	lsrs	r5, r7
 8000e94:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000e98:	4323      	orrs	r3, r4
 8000e9a:	fbb5 f8f9 	udiv	r8, r5, r9
 8000e9e:	fa1f fe8c 	uxth.w	lr, ip
 8000ea2:	fb09 5518 	mls	r5, r9, r8, r5
 8000ea6:	0c1c      	lsrs	r4, r3, #16
 8000ea8:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000eac:	fb08 f50e 	mul.w	r5, r8, lr
 8000eb0:	42a5      	cmp	r5, r4
 8000eb2:	fa02 f201 	lsl.w	r2, r2, r1
 8000eb6:	fa00 f001 	lsl.w	r0, r0, r1
 8000eba:	d90b      	bls.n	8000ed4 <__udivmoddi4+0x1b0>
 8000ebc:	eb1c 0404 	adds.w	r4, ip, r4
 8000ec0:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000ec4:	f080 8088 	bcs.w	8000fd8 <__udivmoddi4+0x2b4>
 8000ec8:	42a5      	cmp	r5, r4
 8000eca:	f240 8085 	bls.w	8000fd8 <__udivmoddi4+0x2b4>
 8000ece:	f1a8 0802 	sub.w	r8, r8, #2
 8000ed2:	4464      	add	r4, ip
 8000ed4:	1b64      	subs	r4, r4, r5
 8000ed6:	b29d      	uxth	r5, r3
 8000ed8:	fbb4 f3f9 	udiv	r3, r4, r9
 8000edc:	fb09 4413 	mls	r4, r9, r3, r4
 8000ee0:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000ee4:	fb03 fe0e 	mul.w	lr, r3, lr
 8000ee8:	45a6      	cmp	lr, r4
 8000eea:	d908      	bls.n	8000efe <__udivmoddi4+0x1da>
 8000eec:	eb1c 0404 	adds.w	r4, ip, r4
 8000ef0:	f103 35ff 	add.w	r5, r3, #4294967295	; 0xffffffff
 8000ef4:	d26c      	bcs.n	8000fd0 <__udivmoddi4+0x2ac>
 8000ef6:	45a6      	cmp	lr, r4
 8000ef8:	d96a      	bls.n	8000fd0 <__udivmoddi4+0x2ac>
 8000efa:	3b02      	subs	r3, #2
 8000efc:	4464      	add	r4, ip
 8000efe:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000f02:	fba3 9502 	umull	r9, r5, r3, r2
 8000f06:	eba4 040e 	sub.w	r4, r4, lr
 8000f0a:	42ac      	cmp	r4, r5
 8000f0c:	46c8      	mov	r8, r9
 8000f0e:	46ae      	mov	lr, r5
 8000f10:	d356      	bcc.n	8000fc0 <__udivmoddi4+0x29c>
 8000f12:	d053      	beq.n	8000fbc <__udivmoddi4+0x298>
 8000f14:	b156      	cbz	r6, 8000f2c <__udivmoddi4+0x208>
 8000f16:	ebb0 0208 	subs.w	r2, r0, r8
 8000f1a:	eb64 040e 	sbc.w	r4, r4, lr
 8000f1e:	fa04 f707 	lsl.w	r7, r4, r7
 8000f22:	40ca      	lsrs	r2, r1
 8000f24:	40cc      	lsrs	r4, r1
 8000f26:	4317      	orrs	r7, r2
 8000f28:	e9c6 7400 	strd	r7, r4, [r6]
 8000f2c:	4618      	mov	r0, r3
 8000f2e:	2100      	movs	r1, #0
 8000f30:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f34:	f1c3 0120 	rsb	r1, r3, #32
 8000f38:	fa02 fc03 	lsl.w	ip, r2, r3
 8000f3c:	fa20 f201 	lsr.w	r2, r0, r1
 8000f40:	fa25 f101 	lsr.w	r1, r5, r1
 8000f44:	409d      	lsls	r5, r3
 8000f46:	432a      	orrs	r2, r5
 8000f48:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000f4c:	fa1f fe8c 	uxth.w	lr, ip
 8000f50:	fbb1 f0f7 	udiv	r0, r1, r7
 8000f54:	fb07 1510 	mls	r5, r7, r0, r1
 8000f58:	0c11      	lsrs	r1, r2, #16
 8000f5a:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000f5e:	fb00 f50e 	mul.w	r5, r0, lr
 8000f62:	428d      	cmp	r5, r1
 8000f64:	fa04 f403 	lsl.w	r4, r4, r3
 8000f68:	d908      	bls.n	8000f7c <__udivmoddi4+0x258>
 8000f6a:	eb1c 0101 	adds.w	r1, ip, r1
 8000f6e:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8000f72:	d22f      	bcs.n	8000fd4 <__udivmoddi4+0x2b0>
 8000f74:	428d      	cmp	r5, r1
 8000f76:	d92d      	bls.n	8000fd4 <__udivmoddi4+0x2b0>
 8000f78:	3802      	subs	r0, #2
 8000f7a:	4461      	add	r1, ip
 8000f7c:	1b49      	subs	r1, r1, r5
 8000f7e:	b292      	uxth	r2, r2
 8000f80:	fbb1 f5f7 	udiv	r5, r1, r7
 8000f84:	fb07 1115 	mls	r1, r7, r5, r1
 8000f88:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000f8c:	fb05 f10e 	mul.w	r1, r5, lr
 8000f90:	4291      	cmp	r1, r2
 8000f92:	d908      	bls.n	8000fa6 <__udivmoddi4+0x282>
 8000f94:	eb1c 0202 	adds.w	r2, ip, r2
 8000f98:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 8000f9c:	d216      	bcs.n	8000fcc <__udivmoddi4+0x2a8>
 8000f9e:	4291      	cmp	r1, r2
 8000fa0:	d914      	bls.n	8000fcc <__udivmoddi4+0x2a8>
 8000fa2:	3d02      	subs	r5, #2
 8000fa4:	4462      	add	r2, ip
 8000fa6:	1a52      	subs	r2, r2, r1
 8000fa8:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000fac:	e738      	b.n	8000e20 <__udivmoddi4+0xfc>
 8000fae:	4631      	mov	r1, r6
 8000fb0:	4630      	mov	r0, r6
 8000fb2:	e708      	b.n	8000dc6 <__udivmoddi4+0xa2>
 8000fb4:	4639      	mov	r1, r7
 8000fb6:	e6e6      	b.n	8000d86 <__udivmoddi4+0x62>
 8000fb8:	4610      	mov	r0, r2
 8000fba:	e6fb      	b.n	8000db4 <__udivmoddi4+0x90>
 8000fbc:	4548      	cmp	r0, r9
 8000fbe:	d2a9      	bcs.n	8000f14 <__udivmoddi4+0x1f0>
 8000fc0:	ebb9 0802 	subs.w	r8, r9, r2
 8000fc4:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000fc8:	3b01      	subs	r3, #1
 8000fca:	e7a3      	b.n	8000f14 <__udivmoddi4+0x1f0>
 8000fcc:	4645      	mov	r5, r8
 8000fce:	e7ea      	b.n	8000fa6 <__udivmoddi4+0x282>
 8000fd0:	462b      	mov	r3, r5
 8000fd2:	e794      	b.n	8000efe <__udivmoddi4+0x1da>
 8000fd4:	4640      	mov	r0, r8
 8000fd6:	e7d1      	b.n	8000f7c <__udivmoddi4+0x258>
 8000fd8:	46d0      	mov	r8, sl
 8000fda:	e77b      	b.n	8000ed4 <__udivmoddi4+0x1b0>
 8000fdc:	3d02      	subs	r5, #2
 8000fde:	4462      	add	r2, ip
 8000fe0:	e732      	b.n	8000e48 <__udivmoddi4+0x124>
 8000fe2:	4608      	mov	r0, r1
 8000fe4:	e70a      	b.n	8000dfc <__udivmoddi4+0xd8>
 8000fe6:	4464      	add	r4, ip
 8000fe8:	3802      	subs	r0, #2
 8000fea:	e742      	b.n	8000e72 <__udivmoddi4+0x14e>

08000fec <__aeabi_idiv0>:
 8000fec:	4770      	bx	lr
 8000fee:	bf00      	nop

08000ff0 <HAL_TIM_IC_CaptureCallback>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
 void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8000ff0:	b580      	push	{r7, lr}
 8000ff2:	b082      	sub	sp, #8
 8000ff4:	af00      	add	r7, sp, #0
 8000ff6:	6078      	str	r0, [r7, #4]
     if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_1)
 8000ff8:	687b      	ldr	r3, [r7, #4]
 8000ffa:	7f1b      	ldrb	r3, [r3, #28]
 8000ffc:	2b01      	cmp	r3, #1
 8000ffe:	d114      	bne.n	800102a <HAL_TIM_IC_CaptureCallback+0x3a>
     {
     	milisec1 = HAL_GetTick();
 8001000:	f001 f866 	bl	80020d0 <HAL_GetTick>
 8001004:	4603      	mov	r3, r0
 8001006:	4a2a      	ldr	r2, [pc, #168]	; (80010b0 <HAL_TIM_IC_CaptureCallback+0xc0>)
 8001008:	6013      	str	r3, [r2, #0]
     	first = milisec1;
 800100a:	4b29      	ldr	r3, [pc, #164]	; (80010b0 <HAL_TIM_IC_CaptureCallback+0xc0>)
 800100c:	681b      	ldr	r3, [r3, #0]
 800100e:	4a29      	ldr	r2, [pc, #164]	; (80010b4 <HAL_TIM_IC_CaptureCallback+0xc4>)
 8001010:	6013      	str	r3, [r2, #0]
     	count++;
 8001012:	4b29      	ldr	r3, [pc, #164]	; (80010b8 <HAL_TIM_IC_CaptureCallback+0xc8>)
 8001014:	681b      	ldr	r3, [r3, #0]
 8001016:	3301      	adds	r3, #1
 8001018:	4a27      	ldr	r2, [pc, #156]	; (80010b8 <HAL_TIM_IC_CaptureCallback+0xc8>)
 800101a:	6013      	str	r3, [r2, #0]
     	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_15, GPIO_PIN_SET);
 800101c:	2201      	movs	r2, #1
 800101e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001022:	4826      	ldr	r0, [pc, #152]	; (80010bc <HAL_TIM_IC_CaptureCallback+0xcc>)
 8001024:	f002 fdb6 	bl	8003b94 <HAL_GPIO_WritePin>
 8001028:	e011      	b.n	800104e <HAL_TIM_IC_CaptureCallback+0x5e>

     }

     else if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_2)
 800102a:	687b      	ldr	r3, [r7, #4]
 800102c:	7f1b      	ldrb	r3, [r3, #28]
 800102e:	2b02      	cmp	r3, #2
 8001030:	d10d      	bne.n	800104e <HAL_TIM_IC_CaptureCallback+0x5e>
     	// If the first rising edge is captured, now we will capture the second edge
     {
         count++;
 8001032:	4b21      	ldr	r3, [pc, #132]	; (80010b8 <HAL_TIM_IC_CaptureCallback+0xc8>)
 8001034:	681b      	ldr	r3, [r3, #0]
 8001036:	3301      	adds	r3, #1
 8001038:	4a1f      	ldr	r2, [pc, #124]	; (80010b8 <HAL_TIM_IC_CaptureCallback+0xc8>)
 800103a:	6013      	str	r3, [r2, #0]
         milisec2 = HAL_GetTick();
 800103c:	f001 f848 	bl	80020d0 <HAL_GetTick>
 8001040:	4603      	mov	r3, r0
 8001042:	4a1f      	ldr	r2, [pc, #124]	; (80010c0 <HAL_TIM_IC_CaptureCallback+0xd0>)
 8001044:	6013      	str	r3, [r2, #0]

         __HAL_TIM_SET_COUNTER(htim, 0); // reset the counter
 8001046:	687b      	ldr	r3, [r7, #4]
 8001048:	681b      	ldr	r3, [r3, #0]
 800104a:	2200      	movs	r2, #0
 800104c:	625a      	str	r2, [r3, #36]	; 0x24
                                         // set it back to false
     }

     if (count==2)
 800104e:	4b1a      	ldr	r3, [pc, #104]	; (80010b8 <HAL_TIM_IC_CaptureCallback+0xc8>)
 8001050:	681b      	ldr	r3, [r3, #0]
 8001052:	2b02      	cmp	r3, #2
 8001054:	d128      	bne.n	80010a8 <HAL_TIM_IC_CaptureCallback+0xb8>
     {

         time = milisec2 - first;
 8001056:	4b1a      	ldr	r3, [pc, #104]	; (80010c0 <HAL_TIM_IC_CaptureCallback+0xd0>)
 8001058:	681a      	ldr	r2, [r3, #0]
 800105a:	4b16      	ldr	r3, [pc, #88]	; (80010b4 <HAL_TIM_IC_CaptureCallback+0xc4>)
 800105c:	681b      	ldr	r3, [r3, #0]
 800105e:	1ad3      	subs	r3, r2, r3
 8001060:	4a18      	ldr	r2, [pc, #96]	; (80010c4 <HAL_TIM_IC_CaptureCallback+0xd4>)
 8001062:	6013      	str	r3, [r2, #0]

         speed = 20000/time;
 8001064:	4b17      	ldr	r3, [pc, #92]	; (80010c4 <HAL_TIM_IC_CaptureCallback+0xd4>)
 8001066:	681b      	ldr	r3, [r3, #0]
 8001068:	f644 6220 	movw	r2, #20000	; 0x4e20
 800106c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001070:	b2da      	uxtb	r2, r3
 8001072:	4b15      	ldr	r3, [pc, #84]	; (80010c8 <HAL_TIM_IC_CaptureCallback+0xd8>)
 8001074:	701a      	strb	r2, [r3, #0]

         data1[2]= speed;
 8001076:	4b14      	ldr	r3, [pc, #80]	; (80010c8 <HAL_TIM_IC_CaptureCallback+0xd8>)
 8001078:	781a      	ldrb	r2, [r3, #0]
 800107a:	4b14      	ldr	r3, [pc, #80]	; (80010cc <HAL_TIM_IC_CaptureCallback+0xdc>)
 800107c:	709a      	strb	r2, [r3, #2]

        sprintf(irbuf, "speed %u \r\n", data1[2]);
 800107e:	4b13      	ldr	r3, [pc, #76]	; (80010cc <HAL_TIM_IC_CaptureCallback+0xdc>)
 8001080:	789b      	ldrb	r3, [r3, #2]
 8001082:	461a      	mov	r2, r3
 8001084:	4912      	ldr	r1, [pc, #72]	; (80010d0 <HAL_TIM_IC_CaptureCallback+0xe0>)
 8001086:	4813      	ldr	r0, [pc, #76]	; (80010d4 <HAL_TIM_IC_CaptureCallback+0xe4>)
 8001088:	f005 fdd6 	bl	8006c38 <siprintf>
        HAL_UART_Transmit(&huart2, (uint8_t *)irbuf, strlen(irbuf), HAL_MAX_DELAY);
 800108c:	4811      	ldr	r0, [pc, #68]	; (80010d4 <HAL_TIM_IC_CaptureCallback+0xe4>)
 800108e:	f7ff f8ef 	bl	8000270 <strlen>
 8001092:	4603      	mov	r3, r0
 8001094:	b29a      	uxth	r2, r3
 8001096:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800109a:	490e      	ldr	r1, [pc, #56]	; (80010d4 <HAL_TIM_IC_CaptureCallback+0xe4>)
 800109c:	480e      	ldr	r0, [pc, #56]	; (80010d8 <HAL_TIM_IC_CaptureCallback+0xe8>)
 800109e:	f004 fb30 	bl	8005702 <HAL_UART_Transmit>
        count = 0;
 80010a2:	4b05      	ldr	r3, [pc, #20]	; (80010b8 <HAL_TIM_IC_CaptureCallback+0xc8>)
 80010a4:	2200      	movs	r2, #0
 80010a6:	601a      	str	r2, [r3, #0]
     }

}
 80010a8:	bf00      	nop
 80010aa:	3708      	adds	r7, #8
 80010ac:	46bd      	mov	sp, r7
 80010ae:	bd80      	pop	{r7, pc}
 80010b0:	200004e8 	.word	0x200004e8
 80010b4:	20000560 	.word	0x20000560
 80010b8:	2000055c 	.word	0x2000055c
 80010bc:	40020c00 	.word	0x40020c00
 80010c0:	200004ec 	.word	0x200004ec
 80010c4:	200004f4 	.word	0x200004f4
 80010c8:	200004f0 	.word	0x200004f0
 80010cc:	200003c0 	.word	0x200003c0
 80010d0:	0800a588 	.word	0x0800a588
 80010d4:	200004f8 	.word	0x200004f8
 80010d8:	20000344 	.word	0x20000344
 80010dc:	00000000 	.word	0x00000000

080010e0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80010e0:	b5b0      	push	{r4, r5, r7, lr}
 80010e2:	b084      	sub	sp, #16
 80010e4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
    uint32_t numTicks = 0;
 80010e6:	2300      	movs	r3, #0
 80010e8:	60fb      	str	r3, [r7, #12]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80010ea:	f000 ff8b 	bl	8002004 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80010ee:	f000 f929 	bl	8001344 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80010f2:	f000 fb1d 	bl	8001730 <MX_GPIO_Init>
  MX_CAN1_Init();
 80010f6:	f000 f9e1 	bl	80014bc <MX_CAN1_Init>
  MX_USART2_UART_Init();
 80010fa:	f000 faef 	bl	80016dc <MX_USART2_UART_Init>
  MX_ADC1_Init();
 80010fe:	f000 f98b 	bl	8001418 <MX_ADC1_Init>
  MX_TIM4_Init();
 8001102:	f000 fa9d 	bl	8001640 <MX_TIM4_Init>
  MX_I2C1_Init();
 8001106:	f000 fa0f 	bl	8001528 <MX_I2C1_Init>
  MX_TIM2_Init();
 800110a:	f000 fa3b 	bl	8001584 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */

    HAL_TIM_IC_Start_IT(&htim2, TIM_CHANNEL_1);
 800110e:	2100      	movs	r1, #0
 8001110:	4879      	ldr	r0, [pc, #484]	; (80012f8 <main+0x218>)
 8001112:	f003 fbd3 	bl	80048bc <HAL_TIM_IC_Start_IT>
    HAL_TIM_IC_Start_IT(&htim2, TIM_CHANNEL_2);
 8001116:	2104      	movs	r1, #4
 8001118:	4877      	ldr	r0, [pc, #476]	; (80012f8 <main+0x218>)
 800111a:	f003 fbcf 	bl	80048bc <HAL_TIM_IC_Start_IT>

    HAL_CAN_Start(&hcan1);
 800111e:	4877      	ldr	r0, [pc, #476]	; (80012fc <main+0x21c>)
 8001120:	f001 fde2 	bl	8002ce8 <HAL_CAN_Start>
    HAL_ADC_Start(&hadc1);
 8001124:	4876      	ldr	r0, [pc, #472]	; (8001300 <main+0x220>)
 8001126:	f001 f847 	bl	80021b8 <HAL_ADC_Start>
    HAL_CAN_ActivateNotification(&hcan1, CAN_IT_RX_FIFO0_MSG_PENDING);
 800112a:	2102      	movs	r1, #2
 800112c:	4873      	ldr	r0, [pc, #460]	; (80012fc <main+0x21c>)
 800112e:	f002 f80c 	bl	800314a <HAL_CAN_ActivateNotification>

    TxHeader1.DLC = 8;
 8001132:	4b74      	ldr	r3, [pc, #464]	; (8001304 <main+0x224>)
 8001134:	2208      	movs	r2, #8
 8001136:	611a      	str	r2, [r3, #16]
    TxHeader1.IDE = CAN_ID_STD;
 8001138:	4b72      	ldr	r3, [pc, #456]	; (8001304 <main+0x224>)
 800113a:	2200      	movs	r2, #0
 800113c:	609a      	str	r2, [r3, #8]
    TxHeader1.RTR = CAN_RTR_DATA;
 800113e:	4b71      	ldr	r3, [pc, #452]	; (8001304 <main+0x224>)
 8001140:	2200      	movs	r2, #0
 8001142:	60da      	str	r2, [r3, #12]
    TxHeader1.StdId = 0x0AA;
 8001144:	4b6f      	ldr	r3, [pc, #444]	; (8001304 <main+0x224>)
 8001146:	22aa      	movs	r2, #170	; 0xaa
 8001148:	601a      	str	r2, [r3, #0]
    TxHeader1.ExtId = 0;
 800114a:	4b6e      	ldr	r3, [pc, #440]	; (8001304 <main+0x224>)
 800114c:	2200      	movs	r2, #0
 800114e:	605a      	str	r2, [r3, #4]

    sFilterConfig.FilterFIFOAssignment = CAN_FILTER_FIFO0;
 8001150:	4b6d      	ldr	r3, [pc, #436]	; (8001308 <main+0x228>)
 8001152:	2200      	movs	r2, #0
 8001154:	611a      	str	r2, [r3, #16]
    sFilterConfig.FilterIdHigh = 0x00A8 << 5;
 8001156:	4b6c      	ldr	r3, [pc, #432]	; (8001308 <main+0x228>)
 8001158:	f44f 52a8 	mov.w	r2, #5376	; 0x1500
 800115c:	601a      	str	r2, [r3, #0]
    sFilterConfig.FilterIdLow = 0x0000;
 800115e:	4b6a      	ldr	r3, [pc, #424]	; (8001308 <main+0x228>)
 8001160:	2200      	movs	r2, #0
 8001162:	605a      	str	r2, [r3, #4]
    sFilterConfig.FilterMaskIdHigh = 0x07F8 << 5;
 8001164:	4b68      	ldr	r3, [pc, #416]	; (8001308 <main+0x228>)
 8001166:	f44f 427f 	mov.w	r2, #65280	; 0xff00
 800116a:	609a      	str	r2, [r3, #8]
    sFilterConfig.FilterMaskIdLow = 0x0000;
 800116c:	4b66      	ldr	r3, [pc, #408]	; (8001308 <main+0x228>)
 800116e:	2200      	movs	r2, #0
 8001170:	60da      	str	r2, [r3, #12]
    sFilterConfig.FilterScale = CAN_FILTERSCALE_32BIT;
 8001172:	4b65      	ldr	r3, [pc, #404]	; (8001308 <main+0x228>)
 8001174:	2201      	movs	r2, #1
 8001176:	61da      	str	r2, [r3, #28]
    sFilterConfig.FilterActivation = ENABLE;
 8001178:	4b63      	ldr	r3, [pc, #396]	; (8001308 <main+0x228>)
 800117a:	2201      	movs	r2, #1
 800117c:	621a      	str	r2, [r3, #32]
    HAL_CAN_ConfigFilter(&hcan1, &sFilterConfig);
 800117e:	4962      	ldr	r1, [pc, #392]	; (8001308 <main+0x228>)
 8001180:	485e      	ldr	r0, [pc, #376]	; (80012fc <main+0x21c>)
 8001182:	f001 fcd1 	bl	8002b28 <HAL_CAN_ConfigFilter>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
    sprintf(str, "WELCOME\r\n");
 8001186:	4961      	ldr	r1, [pc, #388]	; (800130c <main+0x22c>)
 8001188:	4861      	ldr	r0, [pc, #388]	; (8001310 <main+0x230>)
 800118a:	f005 fd55 	bl	8006c38 <siprintf>
    HAL_UART_Transmit(&huart2, (uint8_t *)str, strlen(str), HAL_MAX_DELAY);
 800118e:	4860      	ldr	r0, [pc, #384]	; (8001310 <main+0x230>)
 8001190:	f7ff f86e 	bl	8000270 <strlen>
 8001194:	4603      	mov	r3, r0
 8001196:	b29a      	uxth	r2, r3
 8001198:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800119c:	495c      	ldr	r1, [pc, #368]	; (8001310 <main+0x230>)
 800119e:	485d      	ldr	r0, [pc, #372]	; (8001314 <main+0x234>)
 80011a0:	f004 faaf 	bl	8005702 <HAL_UART_Transmit>
    HAL_Delay(1000);
 80011a4:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80011a8:	f000 ff9e 	bl	80020e8 <HAL_Delay>
    while (1)
    {

        	  HAL_GPIO_WritePin(TRIG_GPIO_Port, TRIG_Pin, GPIO_PIN_RESET);
 80011ac:	2200      	movs	r2, #0
 80011ae:	f44f 7180 	mov.w	r1, #256	; 0x100
 80011b2:	4859      	ldr	r0, [pc, #356]	; (8001318 <main+0x238>)
 80011b4:	f002 fcee 	bl	8003b94 <HAL_GPIO_WritePin>
        	  usDelay(3);
 80011b8:	2003      	movs	r0, #3
 80011ba:	f000 fba7 	bl	800190c <usDelay>

        	  HAL_GPIO_WritePin(TRIG_GPIO_Port, TRIG_Pin, GPIO_PIN_SET);
 80011be:	2201      	movs	r2, #1
 80011c0:	f44f 7180 	mov.w	r1, #256	; 0x100
 80011c4:	4854      	ldr	r0, [pc, #336]	; (8001318 <main+0x238>)
 80011c6:	f002 fce5 	bl	8003b94 <HAL_GPIO_WritePin>
        	  usDelay(10);
 80011ca:	200a      	movs	r0, #10
 80011cc:	f000 fb9e 	bl	800190c <usDelay>
        	  HAL_GPIO_WritePin(TRIG_GPIO_Port, TRIG_Pin, GPIO_PIN_RESET);
 80011d0:	2200      	movs	r2, #0
 80011d2:	f44f 7180 	mov.w	r1, #256	; 0x100
 80011d6:	4850      	ldr	r0, [pc, #320]	; (8001318 <main+0x238>)
 80011d8:	f002 fcdc 	bl	8003b94 <HAL_GPIO_WritePin>

        	  while(HAL_GPIO_ReadPin(ECHO_GPIO_Port, ECHO_Pin) == GPIO_PIN_RESET);
 80011dc:	bf00      	nop
 80011de:	f44f 7100 	mov.w	r1, #512	; 0x200
 80011e2:	484d      	ldr	r0, [pc, #308]	; (8001318 <main+0x238>)
 80011e4:	f002 fcbe 	bl	8003b64 <HAL_GPIO_ReadPin>
 80011e8:	4603      	mov	r3, r0
 80011ea:	2b00      	cmp	r3, #0
 80011ec:	d0f7      	beq.n	80011de <main+0xfe>
        	  numTicks = 0;
 80011ee:	2300      	movs	r3, #0
 80011f0:	60fb      	str	r3, [r7, #12]

        	  while(HAL_GPIO_ReadPin(ECHO_GPIO_Port, ECHO_Pin) == GPIO_PIN_SET)
 80011f2:	e005      	b.n	8001200 <main+0x120>
        	  	  		{
        	  	  			numTicks++;
 80011f4:	68fb      	ldr	r3, [r7, #12]
 80011f6:	3301      	adds	r3, #1
 80011f8:	60fb      	str	r3, [r7, #12]
        	  	  			usDelay(2); //2.8usec
 80011fa:	2002      	movs	r0, #2
 80011fc:	f000 fb86 	bl	800190c <usDelay>
        	  while(HAL_GPIO_ReadPin(ECHO_GPIO_Port, ECHO_Pin) == GPIO_PIN_SET)
 8001200:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001204:	4844      	ldr	r0, [pc, #272]	; (8001318 <main+0x238>)
 8001206:	f002 fcad 	bl	8003b64 <HAL_GPIO_ReadPin>
 800120a:	4603      	mov	r3, r0
 800120c:	2b01      	cmp	r3, #1
 800120e:	d0f1      	beq.n	80011f4 <main+0x114>
        	  	  		};
        	  distance = (numTicks + 0.0f)*2.8*speedOfSound;
 8001210:	68fb      	ldr	r3, [r7, #12]
 8001212:	ee07 3a90 	vmov	s15, r3
 8001216:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800121a:	ed9f 7a40 	vldr	s14, [pc, #256]	; 800131c <main+0x23c>
 800121e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001222:	ee17 0a90 	vmov	r0, s15
 8001226:	f7ff f98f 	bl	8000548 <__aeabi_f2d>
 800122a:	a331      	add	r3, pc, #196	; (adr r3, 80012f0 <main+0x210>)
 800122c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001230:	f7ff f9e2 	bl	80005f8 <__aeabi_dmul>
 8001234:	4602      	mov	r2, r0
 8001236:	460b      	mov	r3, r1
 8001238:	4614      	mov	r4, r2
 800123a:	461d      	mov	r5, r3
 800123c:	4b38      	ldr	r3, [pc, #224]	; (8001320 <main+0x240>)
 800123e:	4618      	mov	r0, r3
 8001240:	f7ff f982 	bl	8000548 <__aeabi_f2d>
 8001244:	4602      	mov	r2, r0
 8001246:	460b      	mov	r3, r1
 8001248:	4620      	mov	r0, r4
 800124a:	4629      	mov	r1, r5
 800124c:	f7ff f9d4 	bl	80005f8 <__aeabi_dmul>
 8001250:	4602      	mov	r2, r0
 8001252:	460b      	mov	r3, r1
 8001254:	4610      	mov	r0, r2
 8001256:	4619      	mov	r1, r3
 8001258:	f7ff fcc6 	bl	8000be8 <__aeabi_d2f>
 800125c:	4603      	mov	r3, r0
 800125e:	4a31      	ldr	r2, [pc, #196]	; (8001324 <main+0x244>)
 8001260:	6013      	str	r3, [r2, #0]

        	  data1[0]=  distance;
 8001262:	4b30      	ldr	r3, [pc, #192]	; (8001324 <main+0x244>)
 8001264:	edd3 7a00 	vldr	s15, [r3]
 8001268:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800126c:	edc7 7a01 	vstr	s15, [r7, #4]
 8001270:	793b      	ldrb	r3, [r7, #4]
 8001272:	b2da      	uxtb	r2, r3
 8001274:	4b2c      	ldr	r3, [pc, #176]	; (8001328 <main+0x248>)
 8001276:	701a      	strb	r2, [r3, #0]
        	  sprintf(uartBuf, " Distance (cm)  = %.d\r\n ", data1[0]);
 8001278:	4b2b      	ldr	r3, [pc, #172]	; (8001328 <main+0x248>)
 800127a:	781b      	ldrb	r3, [r3, #0]
 800127c:	461a      	mov	r2, r3
 800127e:	492b      	ldr	r1, [pc, #172]	; (800132c <main+0x24c>)
 8001280:	482b      	ldr	r0, [pc, #172]	; (8001330 <main+0x250>)
 8001282:	f005 fcd9 	bl	8006c38 <siprintf>
//        	  HAL_UART_Transmit(&huart2, (uint8_t *)uartBuf, strlen(uartBuf), 100);
        	  HAL_Delay(2000);
 8001286:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 800128a:	f000 ff2d 	bl	80020e8 <HAL_Delay>

        	  HAL_ADC_Start(&hadc1);
 800128e:	481c      	ldr	r0, [pc, #112]	; (8001300 <main+0x220>)
 8001290:	f000 ff92 	bl	80021b8 <HAL_ADC_Start>
        	  HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY);
 8001294:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8001298:	4819      	ldr	r0, [pc, #100]	; (8001300 <main+0x220>)
 800129a:	f001 f892 	bl	80023c2 <HAL_ADC_PollForConversion>
        	  adcvalue = HAL_ADC_GetValue(&hadc1);
 800129e:	4818      	ldr	r0, [pc, #96]	; (8001300 <main+0x220>)
 80012a0:	f001 f91a 	bl	80024d8 <HAL_ADC_GetValue>
 80012a4:	60b8      	str	r0, [r7, #8]
        	  HAL_ADC_Stop(&hadc1);
 80012a6:	4816      	ldr	r0, [pc, #88]	; (8001300 <main+0x220>)
 80012a8:	f001 f858 	bl	800235c <HAL_ADC_Stop>
        	  //tempvolt=(adcvalue *0.0732 );
        	  data1[1]= adcvalue;
 80012ac:	68bb      	ldr	r3, [r7, #8]
 80012ae:	b2da      	uxtb	r2, r3
 80012b0:	4b1d      	ldr	r3, [pc, #116]	; (8001328 <main+0x248>)
 80012b2:	705a      	strb	r2, [r3, #1]
        	  sprintf(adcBuf, "Temp (celcius)  = %.d\r\n", data1[1]);
 80012b4:	4b1c      	ldr	r3, [pc, #112]	; (8001328 <main+0x248>)
 80012b6:	785b      	ldrb	r3, [r3, #1]
 80012b8:	461a      	mov	r2, r3
 80012ba:	491e      	ldr	r1, [pc, #120]	; (8001334 <main+0x254>)
 80012bc:	481e      	ldr	r0, [pc, #120]	; (8001338 <main+0x258>)
 80012be:	f005 fcbb 	bl	8006c38 <siprintf>
//        	  HAL_UART_Transmit(&huart2, (uint8_t *)adcBuf, strlen(uartBuf), 100);
        	  HAL_Delay(2000);
 80012c2:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 80012c6:	f000 ff0f 	bl	80020e8 <HAL_Delay>

         	 HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12, GPIO_PIN_SET);
 80012ca:	2201      	movs	r2, #1
 80012cc:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80012d0:	481a      	ldr	r0, [pc, #104]	; (800133c <main+0x25c>)
 80012d2:	f002 fc5f 	bl	8003b94 <HAL_GPIO_WritePin>
             HAL_CAN_AddTxMessage(&hcan1, &TxHeader1, data1, &TxMailbox1);
 80012d6:	4b1a      	ldr	r3, [pc, #104]	; (8001340 <main+0x260>)
 80012d8:	4a13      	ldr	r2, [pc, #76]	; (8001328 <main+0x248>)
 80012da:	490a      	ldr	r1, [pc, #40]	; (8001304 <main+0x224>)
 80012dc:	4807      	ldr	r0, [pc, #28]	; (80012fc <main+0x21c>)
 80012de:	f001 fd47 	bl	8002d70 <HAL_CAN_AddTxMessage>
        	 HAL_Delay(2000);
 80012e2:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 80012e6:	f000 feff 	bl	80020e8 <HAL_Delay>
        	  HAL_GPIO_WritePin(TRIG_GPIO_Port, TRIG_Pin, GPIO_PIN_RESET);
 80012ea:	e75f      	b.n	80011ac <main+0xcc>
 80012ec:	f3af 8000 	nop.w
 80012f0:	66666666 	.word	0x66666666
 80012f4:	40066666 	.word	0x40066666
 80012f8:	200002b4 	.word	0x200002b4
 80012fc:	20000238 	.word	0x20000238
 8001300:	200001f0 	.word	0x200001f0
 8001304:	20000388 	.word	0x20000388
 8001308:	200003d4 	.word	0x200003d4
 800130c:	0800a594 	.word	0x0800a594
 8001310:	200003fc 	.word	0x200003fc
 8001314:	20000344 	.word	0x20000344
 8001318:	40020000 	.word	0x40020000
 800131c:	00000000 	.word	0x00000000
 8001320:	3c8c7e28 	.word	0x3c8c7e28
 8001324:	2000041c 	.word	0x2000041c
 8001328:	200003c0 	.word	0x200003c0
 800132c:	0800a5a0 	.word	0x0800a5a0
 8001330:	20000420 	.word	0x20000420
 8001334:	0800a5bc 	.word	0x0800a5bc
 8001338:	20000484 	.word	0x20000484
 800133c:	40020c00 	.word	0x40020c00
 8001340:	200003bc 	.word	0x200003bc

08001344 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001344:	b580      	push	{r7, lr}
 8001346:	b094      	sub	sp, #80	; 0x50
 8001348:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800134a:	f107 0320 	add.w	r3, r7, #32
 800134e:	2230      	movs	r2, #48	; 0x30
 8001350:	2100      	movs	r1, #0
 8001352:	4618      	mov	r0, r3
 8001354:	f005 fcd3 	bl	8006cfe <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001358:	f107 030c 	add.w	r3, r7, #12
 800135c:	2200      	movs	r2, #0
 800135e:	601a      	str	r2, [r3, #0]
 8001360:	605a      	str	r2, [r3, #4]
 8001362:	609a      	str	r2, [r3, #8]
 8001364:	60da      	str	r2, [r3, #12]
 8001366:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001368:	2300      	movs	r3, #0
 800136a:	60bb      	str	r3, [r7, #8]
 800136c:	4b28      	ldr	r3, [pc, #160]	; (8001410 <SystemClock_Config+0xcc>)
 800136e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001370:	4a27      	ldr	r2, [pc, #156]	; (8001410 <SystemClock_Config+0xcc>)
 8001372:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001376:	6413      	str	r3, [r2, #64]	; 0x40
 8001378:	4b25      	ldr	r3, [pc, #148]	; (8001410 <SystemClock_Config+0xcc>)
 800137a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800137c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001380:	60bb      	str	r3, [r7, #8]
 8001382:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001384:	2300      	movs	r3, #0
 8001386:	607b      	str	r3, [r7, #4]
 8001388:	4b22      	ldr	r3, [pc, #136]	; (8001414 <SystemClock_Config+0xd0>)
 800138a:	681b      	ldr	r3, [r3, #0]
 800138c:	4a21      	ldr	r2, [pc, #132]	; (8001414 <SystemClock_Config+0xd0>)
 800138e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001392:	6013      	str	r3, [r2, #0]
 8001394:	4b1f      	ldr	r3, [pc, #124]	; (8001414 <SystemClock_Config+0xd0>)
 8001396:	681b      	ldr	r3, [r3, #0]
 8001398:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800139c:	607b      	str	r3, [r7, #4]
 800139e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80013a0:	2302      	movs	r3, #2
 80013a2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80013a4:	2301      	movs	r3, #1
 80013a6:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80013a8:	2310      	movs	r3, #16
 80013aa:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80013ac:	2302      	movs	r3, #2
 80013ae:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80013b0:	2300      	movs	r3, #0
 80013b2:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80013b4:	2308      	movs	r3, #8
 80013b6:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 80013b8:	23a8      	movs	r3, #168	; 0xa8
 80013ba:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80013bc:	2302      	movs	r3, #2
 80013be:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 80013c0:	2307      	movs	r3, #7
 80013c2:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80013c4:	f107 0320 	add.w	r3, r7, #32
 80013c8:	4618      	mov	r0, r3
 80013ca:	f002 fd41 	bl	8003e50 <HAL_RCC_OscConfig>
 80013ce:	4603      	mov	r3, r0
 80013d0:	2b00      	cmp	r3, #0
 80013d2:	d001      	beq.n	80013d8 <SystemClock_Config+0x94>
  {
    Error_Handler();
 80013d4:	f000 facc 	bl	8001970 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80013d8:	230f      	movs	r3, #15
 80013da:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80013dc:	2302      	movs	r3, #2
 80013de:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80013e0:	2300      	movs	r3, #0
 80013e2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80013e4:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80013e8:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80013ea:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80013ee:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80013f0:	f107 030c 	add.w	r3, r7, #12
 80013f4:	2105      	movs	r1, #5
 80013f6:	4618      	mov	r0, r3
 80013f8:	f002 ffa2 	bl	8004340 <HAL_RCC_ClockConfig>
 80013fc:	4603      	mov	r3, r0
 80013fe:	2b00      	cmp	r3, #0
 8001400:	d001      	beq.n	8001406 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8001402:	f000 fab5 	bl	8001970 <Error_Handler>
  }
}
 8001406:	bf00      	nop
 8001408:	3750      	adds	r7, #80	; 0x50
 800140a:	46bd      	mov	sp, r7
 800140c:	bd80      	pop	{r7, pc}
 800140e:	bf00      	nop
 8001410:	40023800 	.word	0x40023800
 8001414:	40007000 	.word	0x40007000

08001418 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001418:	b580      	push	{r7, lr}
 800141a:	b084      	sub	sp, #16
 800141c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800141e:	463b      	mov	r3, r7
 8001420:	2200      	movs	r2, #0
 8001422:	601a      	str	r2, [r3, #0]
 8001424:	605a      	str	r2, [r3, #4]
 8001426:	609a      	str	r2, [r3, #8]
 8001428:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 800142a:	4b21      	ldr	r3, [pc, #132]	; (80014b0 <MX_ADC1_Init+0x98>)
 800142c:	4a21      	ldr	r2, [pc, #132]	; (80014b4 <MX_ADC1_Init+0x9c>)
 800142e:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001430:	4b1f      	ldr	r3, [pc, #124]	; (80014b0 <MX_ADC1_Init+0x98>)
 8001432:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8001436:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001438:	4b1d      	ldr	r3, [pc, #116]	; (80014b0 <MX_ADC1_Init+0x98>)
 800143a:	2200      	movs	r2, #0
 800143c:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 800143e:	4b1c      	ldr	r3, [pc, #112]	; (80014b0 <MX_ADC1_Init+0x98>)
 8001440:	2200      	movs	r2, #0
 8001442:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001444:	4b1a      	ldr	r3, [pc, #104]	; (80014b0 <MX_ADC1_Init+0x98>)
 8001446:	2200      	movs	r2, #0
 8001448:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800144a:	4b19      	ldr	r3, [pc, #100]	; (80014b0 <MX_ADC1_Init+0x98>)
 800144c:	2200      	movs	r2, #0
 800144e:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001452:	4b17      	ldr	r3, [pc, #92]	; (80014b0 <MX_ADC1_Init+0x98>)
 8001454:	2200      	movs	r2, #0
 8001456:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001458:	4b15      	ldr	r3, [pc, #84]	; (80014b0 <MX_ADC1_Init+0x98>)
 800145a:	4a17      	ldr	r2, [pc, #92]	; (80014b8 <MX_ADC1_Init+0xa0>)
 800145c:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800145e:	4b14      	ldr	r3, [pc, #80]	; (80014b0 <MX_ADC1_Init+0x98>)
 8001460:	2200      	movs	r2, #0
 8001462:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8001464:	4b12      	ldr	r3, [pc, #72]	; (80014b0 <MX_ADC1_Init+0x98>)
 8001466:	2201      	movs	r2, #1
 8001468:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 800146a:	4b11      	ldr	r3, [pc, #68]	; (80014b0 <MX_ADC1_Init+0x98>)
 800146c:	2200      	movs	r2, #0
 800146e:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001472:	4b0f      	ldr	r3, [pc, #60]	; (80014b0 <MX_ADC1_Init+0x98>)
 8001474:	2201      	movs	r2, #1
 8001476:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001478:	480d      	ldr	r0, [pc, #52]	; (80014b0 <MX_ADC1_Init+0x98>)
 800147a:	f000 fe59 	bl	8002130 <HAL_ADC_Init>
 800147e:	4603      	mov	r3, r0
 8001480:	2b00      	cmp	r3, #0
 8001482:	d001      	beq.n	8001488 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8001484:	f000 fa74 	bl	8001970 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8001488:	2300      	movs	r3, #0
 800148a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 800148c:	2301      	movs	r3, #1
 800148e:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001490:	2300      	movs	r3, #0
 8001492:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001494:	463b      	mov	r3, r7
 8001496:	4619      	mov	r1, r3
 8001498:	4805      	ldr	r0, [pc, #20]	; (80014b0 <MX_ADC1_Init+0x98>)
 800149a:	f001 f82b 	bl	80024f4 <HAL_ADC_ConfigChannel>
 800149e:	4603      	mov	r3, r0
 80014a0:	2b00      	cmp	r3, #0
 80014a2:	d001      	beq.n	80014a8 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 80014a4:	f000 fa64 	bl	8001970 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80014a8:	bf00      	nop
 80014aa:	3710      	adds	r7, #16
 80014ac:	46bd      	mov	sp, r7
 80014ae:	bd80      	pop	{r7, pc}
 80014b0:	200001f0 	.word	0x200001f0
 80014b4:	40012000 	.word	0x40012000
 80014b8:	0f000001 	.word	0x0f000001

080014bc <MX_CAN1_Init>:
  * @brief CAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN1_Init(void)
{
 80014bc:	b580      	push	{r7, lr}
 80014be:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 80014c0:	4b17      	ldr	r3, [pc, #92]	; (8001520 <MX_CAN1_Init+0x64>)
 80014c2:	4a18      	ldr	r2, [pc, #96]	; (8001524 <MX_CAN1_Init+0x68>)
 80014c4:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 21;
 80014c6:	4b16      	ldr	r3, [pc, #88]	; (8001520 <MX_CAN1_Init+0x64>)
 80014c8:	2215      	movs	r2, #21
 80014ca:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 80014cc:	4b14      	ldr	r3, [pc, #80]	; (8001520 <MX_CAN1_Init+0x64>)
 80014ce:	2200      	movs	r2, #0
 80014d0:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 80014d2:	4b13      	ldr	r3, [pc, #76]	; (8001520 <MX_CAN1_Init+0x64>)
 80014d4:	2200      	movs	r2, #0
 80014d6:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_12TQ;
 80014d8:	4b11      	ldr	r3, [pc, #68]	; (8001520 <MX_CAN1_Init+0x64>)
 80014da:	f44f 2230 	mov.w	r2, #720896	; 0xb0000
 80014de:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_4TQ;
 80014e0:	4b0f      	ldr	r3, [pc, #60]	; (8001520 <MX_CAN1_Init+0x64>)
 80014e2:	f44f 1240 	mov.w	r2, #3145728	; 0x300000
 80014e6:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 80014e8:	4b0d      	ldr	r3, [pc, #52]	; (8001520 <MX_CAN1_Init+0x64>)
 80014ea:	2200      	movs	r2, #0
 80014ec:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 80014ee:	4b0c      	ldr	r3, [pc, #48]	; (8001520 <MX_CAN1_Init+0x64>)
 80014f0:	2200      	movs	r2, #0
 80014f2:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 80014f4:	4b0a      	ldr	r3, [pc, #40]	; (8001520 <MX_CAN1_Init+0x64>)
 80014f6:	2200      	movs	r2, #0
 80014f8:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 80014fa:	4b09      	ldr	r3, [pc, #36]	; (8001520 <MX_CAN1_Init+0x64>)
 80014fc:	2200      	movs	r2, #0
 80014fe:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 8001500:	4b07      	ldr	r3, [pc, #28]	; (8001520 <MX_CAN1_Init+0x64>)
 8001502:	2200      	movs	r2, #0
 8001504:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 8001506:	4b06      	ldr	r3, [pc, #24]	; (8001520 <MX_CAN1_Init+0x64>)
 8001508:	2200      	movs	r2, #0
 800150a:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 800150c:	4804      	ldr	r0, [pc, #16]	; (8001520 <MX_CAN1_Init+0x64>)
 800150e:	f001 fa0f 	bl	8002930 <HAL_CAN_Init>
 8001512:	4603      	mov	r3, r0
 8001514:	2b00      	cmp	r3, #0
 8001516:	d001      	beq.n	800151c <MX_CAN1_Init+0x60>
  {
    Error_Handler();
 8001518:	f000 fa2a 	bl	8001970 <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */

  /* USER CODE END CAN1_Init 2 */

}
 800151c:	bf00      	nop
 800151e:	bd80      	pop	{r7, pc}
 8001520:	20000238 	.word	0x20000238
 8001524:	40006400 	.word	0x40006400

08001528 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001528:	b580      	push	{r7, lr}
 800152a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800152c:	4b12      	ldr	r3, [pc, #72]	; (8001578 <MX_I2C1_Init+0x50>)
 800152e:	4a13      	ldr	r2, [pc, #76]	; (800157c <MX_I2C1_Init+0x54>)
 8001530:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001532:	4b11      	ldr	r3, [pc, #68]	; (8001578 <MX_I2C1_Init+0x50>)
 8001534:	4a12      	ldr	r2, [pc, #72]	; (8001580 <MX_I2C1_Init+0x58>)
 8001536:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001538:	4b0f      	ldr	r3, [pc, #60]	; (8001578 <MX_I2C1_Init+0x50>)
 800153a:	2200      	movs	r2, #0
 800153c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800153e:	4b0e      	ldr	r3, [pc, #56]	; (8001578 <MX_I2C1_Init+0x50>)
 8001540:	2200      	movs	r2, #0
 8001542:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001544:	4b0c      	ldr	r3, [pc, #48]	; (8001578 <MX_I2C1_Init+0x50>)
 8001546:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800154a:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800154c:	4b0a      	ldr	r3, [pc, #40]	; (8001578 <MX_I2C1_Init+0x50>)
 800154e:	2200      	movs	r2, #0
 8001550:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001552:	4b09      	ldr	r3, [pc, #36]	; (8001578 <MX_I2C1_Init+0x50>)
 8001554:	2200      	movs	r2, #0
 8001556:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001558:	4b07      	ldr	r3, [pc, #28]	; (8001578 <MX_I2C1_Init+0x50>)
 800155a:	2200      	movs	r2, #0
 800155c:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800155e:	4b06      	ldr	r3, [pc, #24]	; (8001578 <MX_I2C1_Init+0x50>)
 8001560:	2200      	movs	r2, #0
 8001562:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001564:	4804      	ldr	r0, [pc, #16]	; (8001578 <MX_I2C1_Init+0x50>)
 8001566:	f002 fb2f 	bl	8003bc8 <HAL_I2C_Init>
 800156a:	4603      	mov	r3, r0
 800156c:	2b00      	cmp	r3, #0
 800156e:	d001      	beq.n	8001574 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001570:	f000 f9fe 	bl	8001970 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001574:	bf00      	nop
 8001576:	bd80      	pop	{r7, pc}
 8001578:	20000260 	.word	0x20000260
 800157c:	40005400 	.word	0x40005400
 8001580:	000186a0 	.word	0x000186a0

08001584 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001584:	b580      	push	{r7, lr}
 8001586:	b086      	sub	sp, #24
 8001588:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800158a:	f107 0310 	add.w	r3, r7, #16
 800158e:	2200      	movs	r2, #0
 8001590:	601a      	str	r2, [r3, #0]
 8001592:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8001594:	463b      	mov	r3, r7
 8001596:	2200      	movs	r2, #0
 8001598:	601a      	str	r2, [r3, #0]
 800159a:	605a      	str	r2, [r3, #4]
 800159c:	609a      	str	r2, [r3, #8]
 800159e:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80015a0:	4b26      	ldr	r3, [pc, #152]	; (800163c <MX_TIM2_Init+0xb8>)
 80015a2:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80015a6:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 84-1;
 80015a8:	4b24      	ldr	r3, [pc, #144]	; (800163c <MX_TIM2_Init+0xb8>)
 80015aa:	2253      	movs	r2, #83	; 0x53
 80015ac:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80015ae:	4b23      	ldr	r3, [pc, #140]	; (800163c <MX_TIM2_Init+0xb8>)
 80015b0:	2200      	movs	r2, #0
 80015b2:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 80015b4:	4b21      	ldr	r3, [pc, #132]	; (800163c <MX_TIM2_Init+0xb8>)
 80015b6:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80015ba:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80015bc:	4b1f      	ldr	r3, [pc, #124]	; (800163c <MX_TIM2_Init+0xb8>)
 80015be:	2200      	movs	r2, #0
 80015c0:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80015c2:	4b1e      	ldr	r3, [pc, #120]	; (800163c <MX_TIM2_Init+0xb8>)
 80015c4:	2200      	movs	r2, #0
 80015c6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
 80015c8:	481c      	ldr	r0, [pc, #112]	; (800163c <MX_TIM2_Init+0xb8>)
 80015ca:	f003 f928 	bl	800481e <HAL_TIM_IC_Init>
 80015ce:	4603      	mov	r3, r0
 80015d0:	2b00      	cmp	r3, #0
 80015d2:	d001      	beq.n	80015d8 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 80015d4:	f000 f9cc 	bl	8001970 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80015d8:	2300      	movs	r3, #0
 80015da:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80015dc:	2300      	movs	r3, #0
 80015de:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80015e0:	f107 0310 	add.w	r3, r7, #16
 80015e4:	4619      	mov	r1, r3
 80015e6:	4815      	ldr	r0, [pc, #84]	; (800163c <MX_TIM2_Init+0xb8>)
 80015e8:	f003 ffae 	bl	8005548 <HAL_TIMEx_MasterConfigSynchronization>
 80015ec:	4603      	mov	r3, r0
 80015ee:	2b00      	cmp	r3, #0
 80015f0:	d001      	beq.n	80015f6 <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 80015f2:	f000 f9bd 	bl	8001970 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 80015f6:	2300      	movs	r3, #0
 80015f8:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 80015fa:	2301      	movs	r3, #1
 80015fc:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 80015fe:	2300      	movs	r3, #0
 8001600:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 8001602:	2300      	movs	r3, #0
 8001604:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8001606:	463b      	mov	r3, r7
 8001608:	2200      	movs	r2, #0
 800160a:	4619      	mov	r1, r3
 800160c:	480b      	ldr	r0, [pc, #44]	; (800163c <MX_TIM2_Init+0xb8>)
 800160e:	f003 fb85 	bl	8004d1c <HAL_TIM_IC_ConfigChannel>
 8001612:	4603      	mov	r3, r0
 8001614:	2b00      	cmp	r3, #0
 8001616:	d001      	beq.n	800161c <MX_TIM2_Init+0x98>
  {
    Error_Handler();
 8001618:	f000 f9aa 	bl	8001970 <Error_Handler>
  }
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 800161c:	463b      	mov	r3, r7
 800161e:	2204      	movs	r2, #4
 8001620:	4619      	mov	r1, r3
 8001622:	4806      	ldr	r0, [pc, #24]	; (800163c <MX_TIM2_Init+0xb8>)
 8001624:	f003 fb7a 	bl	8004d1c <HAL_TIM_IC_ConfigChannel>
 8001628:	4603      	mov	r3, r0
 800162a:	2b00      	cmp	r3, #0
 800162c:	d001      	beq.n	8001632 <MX_TIM2_Init+0xae>
  {
    Error_Handler();
 800162e:	f000 f99f 	bl	8001970 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001632:	bf00      	nop
 8001634:	3718      	adds	r7, #24
 8001636:	46bd      	mov	sp, r7
 8001638:	bd80      	pop	{r7, pc}
 800163a:	bf00      	nop
 800163c:	200002b4 	.word	0x200002b4

08001640 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8001640:	b580      	push	{r7, lr}
 8001642:	b086      	sub	sp, #24
 8001644:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001646:	f107 0308 	add.w	r3, r7, #8
 800164a:	2200      	movs	r2, #0
 800164c:	601a      	str	r2, [r3, #0]
 800164e:	605a      	str	r2, [r3, #4]
 8001650:	609a      	str	r2, [r3, #8]
 8001652:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001654:	463b      	mov	r3, r7
 8001656:	2200      	movs	r2, #0
 8001658:	601a      	str	r2, [r3, #0]
 800165a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 800165c:	4b1d      	ldr	r3, [pc, #116]	; (80016d4 <MX_TIM4_Init+0x94>)
 800165e:	4a1e      	ldr	r2, [pc, #120]	; (80016d8 <MX_TIM4_Init+0x98>)
 8001660:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 168-1;
 8001662:	4b1c      	ldr	r3, [pc, #112]	; (80016d4 <MX_TIM4_Init+0x94>)
 8001664:	22a7      	movs	r2, #167	; 0xa7
 8001666:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001668:	4b1a      	ldr	r3, [pc, #104]	; (80016d4 <MX_TIM4_Init+0x94>)
 800166a:	2200      	movs	r2, #0
 800166c:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 800166e:	4b19      	ldr	r3, [pc, #100]	; (80016d4 <MX_TIM4_Init+0x94>)
 8001670:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001674:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001676:	4b17      	ldr	r3, [pc, #92]	; (80016d4 <MX_TIM4_Init+0x94>)
 8001678:	2200      	movs	r2, #0
 800167a:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800167c:	4b15      	ldr	r3, [pc, #84]	; (80016d4 <MX_TIM4_Init+0x94>)
 800167e:	2200      	movs	r2, #0
 8001680:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8001682:	4814      	ldr	r0, [pc, #80]	; (80016d4 <MX_TIM4_Init+0x94>)
 8001684:	f003 f87c 	bl	8004780 <HAL_TIM_Base_Init>
 8001688:	4603      	mov	r3, r0
 800168a:	2b00      	cmp	r3, #0
 800168c:	d001      	beq.n	8001692 <MX_TIM4_Init+0x52>
  {
    Error_Handler();
 800168e:	f000 f96f 	bl	8001970 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001692:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001696:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8001698:	f107 0308 	add.w	r3, r7, #8
 800169c:	4619      	mov	r1, r3
 800169e:	480d      	ldr	r0, [pc, #52]	; (80016d4 <MX_TIM4_Init+0x94>)
 80016a0:	f003 fbd8 	bl	8004e54 <HAL_TIM_ConfigClockSource>
 80016a4:	4603      	mov	r3, r0
 80016a6:	2b00      	cmp	r3, #0
 80016a8:	d001      	beq.n	80016ae <MX_TIM4_Init+0x6e>
  {
    Error_Handler();
 80016aa:	f000 f961 	bl	8001970 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80016ae:	2300      	movs	r3, #0
 80016b0:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80016b2:	2300      	movs	r3, #0
 80016b4:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80016b6:	463b      	mov	r3, r7
 80016b8:	4619      	mov	r1, r3
 80016ba:	4806      	ldr	r0, [pc, #24]	; (80016d4 <MX_TIM4_Init+0x94>)
 80016bc:	f003 ff44 	bl	8005548 <HAL_TIMEx_MasterConfigSynchronization>
 80016c0:	4603      	mov	r3, r0
 80016c2:	2b00      	cmp	r3, #0
 80016c4:	d001      	beq.n	80016ca <MX_TIM4_Init+0x8a>
  {
    Error_Handler();
 80016c6:	f000 f953 	bl	8001970 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 80016ca:	bf00      	nop
 80016cc:	3718      	adds	r7, #24
 80016ce:	46bd      	mov	sp, r7
 80016d0:	bd80      	pop	{r7, pc}
 80016d2:	bf00      	nop
 80016d4:	200002fc 	.word	0x200002fc
 80016d8:	40000800 	.word	0x40000800

080016dc <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80016dc:	b580      	push	{r7, lr}
 80016de:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80016e0:	4b11      	ldr	r3, [pc, #68]	; (8001728 <MX_USART2_UART_Init+0x4c>)
 80016e2:	4a12      	ldr	r2, [pc, #72]	; (800172c <MX_USART2_UART_Init+0x50>)
 80016e4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 80016e6:	4b10      	ldr	r3, [pc, #64]	; (8001728 <MX_USART2_UART_Init+0x4c>)
 80016e8:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 80016ec:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80016ee:	4b0e      	ldr	r3, [pc, #56]	; (8001728 <MX_USART2_UART_Init+0x4c>)
 80016f0:	2200      	movs	r2, #0
 80016f2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80016f4:	4b0c      	ldr	r3, [pc, #48]	; (8001728 <MX_USART2_UART_Init+0x4c>)
 80016f6:	2200      	movs	r2, #0
 80016f8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80016fa:	4b0b      	ldr	r3, [pc, #44]	; (8001728 <MX_USART2_UART_Init+0x4c>)
 80016fc:	2200      	movs	r2, #0
 80016fe:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001700:	4b09      	ldr	r3, [pc, #36]	; (8001728 <MX_USART2_UART_Init+0x4c>)
 8001702:	220c      	movs	r2, #12
 8001704:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001706:	4b08      	ldr	r3, [pc, #32]	; (8001728 <MX_USART2_UART_Init+0x4c>)
 8001708:	2200      	movs	r2, #0
 800170a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800170c:	4b06      	ldr	r3, [pc, #24]	; (8001728 <MX_USART2_UART_Init+0x4c>)
 800170e:	2200      	movs	r2, #0
 8001710:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001712:	4805      	ldr	r0, [pc, #20]	; (8001728 <MX_USART2_UART_Init+0x4c>)
 8001714:	f003 ffa8 	bl	8005668 <HAL_UART_Init>
 8001718:	4603      	mov	r3, r0
 800171a:	2b00      	cmp	r3, #0
 800171c:	d001      	beq.n	8001722 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800171e:	f000 f927 	bl	8001970 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001722:	bf00      	nop
 8001724:	bd80      	pop	{r7, pc}
 8001726:	bf00      	nop
 8001728:	20000344 	.word	0x20000344
 800172c:	40004400 	.word	0x40004400

08001730 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001730:	b580      	push	{r7, lr}
 8001732:	b08c      	sub	sp, #48	; 0x30
 8001734:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001736:	f107 031c 	add.w	r3, r7, #28
 800173a:	2200      	movs	r2, #0
 800173c:	601a      	str	r2, [r3, #0]
 800173e:	605a      	str	r2, [r3, #4]
 8001740:	609a      	str	r2, [r3, #8]
 8001742:	60da      	str	r2, [r3, #12]
 8001744:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001746:	2300      	movs	r3, #0
 8001748:	61bb      	str	r3, [r7, #24]
 800174a:	4b6a      	ldr	r3, [pc, #424]	; (80018f4 <MX_GPIO_Init+0x1c4>)
 800174c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800174e:	4a69      	ldr	r2, [pc, #420]	; (80018f4 <MX_GPIO_Init+0x1c4>)
 8001750:	f043 0310 	orr.w	r3, r3, #16
 8001754:	6313      	str	r3, [r2, #48]	; 0x30
 8001756:	4b67      	ldr	r3, [pc, #412]	; (80018f4 <MX_GPIO_Init+0x1c4>)
 8001758:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800175a:	f003 0310 	and.w	r3, r3, #16
 800175e:	61bb      	str	r3, [r7, #24]
 8001760:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001762:	2300      	movs	r3, #0
 8001764:	617b      	str	r3, [r7, #20]
 8001766:	4b63      	ldr	r3, [pc, #396]	; (80018f4 <MX_GPIO_Init+0x1c4>)
 8001768:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800176a:	4a62      	ldr	r2, [pc, #392]	; (80018f4 <MX_GPIO_Init+0x1c4>)
 800176c:	f043 0304 	orr.w	r3, r3, #4
 8001770:	6313      	str	r3, [r2, #48]	; 0x30
 8001772:	4b60      	ldr	r3, [pc, #384]	; (80018f4 <MX_GPIO_Init+0x1c4>)
 8001774:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001776:	f003 0304 	and.w	r3, r3, #4
 800177a:	617b      	str	r3, [r7, #20]
 800177c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800177e:	2300      	movs	r3, #0
 8001780:	613b      	str	r3, [r7, #16]
 8001782:	4b5c      	ldr	r3, [pc, #368]	; (80018f4 <MX_GPIO_Init+0x1c4>)
 8001784:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001786:	4a5b      	ldr	r2, [pc, #364]	; (80018f4 <MX_GPIO_Init+0x1c4>)
 8001788:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800178c:	6313      	str	r3, [r2, #48]	; 0x30
 800178e:	4b59      	ldr	r3, [pc, #356]	; (80018f4 <MX_GPIO_Init+0x1c4>)
 8001790:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001792:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001796:	613b      	str	r3, [r7, #16]
 8001798:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800179a:	2300      	movs	r3, #0
 800179c:	60fb      	str	r3, [r7, #12]
 800179e:	4b55      	ldr	r3, [pc, #340]	; (80018f4 <MX_GPIO_Init+0x1c4>)
 80017a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017a2:	4a54      	ldr	r2, [pc, #336]	; (80018f4 <MX_GPIO_Init+0x1c4>)
 80017a4:	f043 0301 	orr.w	r3, r3, #1
 80017a8:	6313      	str	r3, [r2, #48]	; 0x30
 80017aa:	4b52      	ldr	r3, [pc, #328]	; (80018f4 <MX_GPIO_Init+0x1c4>)
 80017ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017ae:	f003 0301 	and.w	r3, r3, #1
 80017b2:	60fb      	str	r3, [r7, #12]
 80017b4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80017b6:	2300      	movs	r3, #0
 80017b8:	60bb      	str	r3, [r7, #8]
 80017ba:	4b4e      	ldr	r3, [pc, #312]	; (80018f4 <MX_GPIO_Init+0x1c4>)
 80017bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017be:	4a4d      	ldr	r2, [pc, #308]	; (80018f4 <MX_GPIO_Init+0x1c4>)
 80017c0:	f043 0302 	orr.w	r3, r3, #2
 80017c4:	6313      	str	r3, [r2, #48]	; 0x30
 80017c6:	4b4b      	ldr	r3, [pc, #300]	; (80018f4 <MX_GPIO_Init+0x1c4>)
 80017c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017ca:	f003 0302 	and.w	r3, r3, #2
 80017ce:	60bb      	str	r3, [r7, #8]
 80017d0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80017d2:	2300      	movs	r3, #0
 80017d4:	607b      	str	r3, [r7, #4]
 80017d6:	4b47      	ldr	r3, [pc, #284]	; (80018f4 <MX_GPIO_Init+0x1c4>)
 80017d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017da:	4a46      	ldr	r2, [pc, #280]	; (80018f4 <MX_GPIO_Init+0x1c4>)
 80017dc:	f043 0308 	orr.w	r3, r3, #8
 80017e0:	6313      	str	r3, [r2, #48]	; 0x30
 80017e2:	4b44      	ldr	r3, [pc, #272]	; (80018f4 <MX_GPIO_Init+0x1c4>)
 80017e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017e6:	f003 0308 	and.w	r3, r3, #8
 80017ea:	607b      	str	r3, [r7, #4]
 80017ec:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_2|E_Pin, GPIO_PIN_SET);
 80017ee:	2201      	movs	r2, #1
 80017f0:	2106      	movs	r1, #6
 80017f2:	4841      	ldr	r0, [pc, #260]	; (80018f8 <MX_GPIO_Init+0x1c8>)
 80017f4:	f002 f9ce 	bl	8003b94 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1|TRIG_Pin, GPIO_PIN_RESET);
 80017f8:	2200      	movs	r2, #0
 80017fa:	f44f 7181 	mov.w	r1, #258	; 0x102
 80017fe:	483f      	ldr	r0, [pc, #252]	; (80018fc <MX_GPIO_Init+0x1cc>)
 8001800:	f002 f9c8 	bl	8003b94 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, D0_Pin|D1_Pin|D2_Pin|D3_Pin, GPIO_PIN_RESET);
 8001804:	2200      	movs	r2, #0
 8001806:	f44f 4170 	mov.w	r1, #61440	; 0xf000
 800180a:	483d      	ldr	r0, [pc, #244]	; (8001900 <MX_GPIO_Init+0x1d0>)
 800180c:	f002 f9c2 	bl	8003b94 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, D4_Pin|D5_Pin|D6_Pin|D7_Pin
 8001810:	2200      	movs	r2, #0
 8001812:	f44f 417f 	mov.w	r1, #65280	; 0xff00
 8001816:	483b      	ldr	r0, [pc, #236]	; (8001904 <MX_GPIO_Init+0x1d4>)
 8001818:	f002 f9bc 	bl	8003b94 <HAL_GPIO_WritePin>
                          |GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(RS_GPIO_Port, RS_Pin, GPIO_PIN_RESET);
 800181c:	2200      	movs	r2, #0
 800181e:	2101      	movs	r1, #1
 8001820:	4835      	ldr	r0, [pc, #212]	; (80018f8 <MX_GPIO_Init+0x1c8>)
 8001822:	f002 f9b7 	bl	8003b94 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PE2 E_Pin */
  GPIO_InitStruct.Pin = GPIO_PIN_2|E_Pin;
 8001826:	2306      	movs	r3, #6
 8001828:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 800182a:	2311      	movs	r3, #17
 800182c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800182e:	2300      	movs	r3, #0
 8001830:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8001832:	2301      	movs	r3, #1
 8001834:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001836:	f107 031c 	add.w	r3, r7, #28
 800183a:	4619      	mov	r1, r3
 800183c:	482e      	ldr	r0, [pc, #184]	; (80018f8 <MX_GPIO_Init+0x1c8>)
 800183e:	f001 fff5 	bl	800382c <HAL_GPIO_Init>

  /*Configure GPIO pin : Button_Pin */
  GPIO_InitStruct.Pin = Button_Pin;
 8001842:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001846:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001848:	2300      	movs	r3, #0
 800184a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800184c:	2300      	movs	r3, #0
 800184e:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(Button_GPIO_Port, &GPIO_InitStruct);
 8001850:	f107 031c 	add.w	r3, r7, #28
 8001854:	4619      	mov	r1, r3
 8001856:	482c      	ldr	r0, [pc, #176]	; (8001908 <MX_GPIO_Init+0x1d8>)
 8001858:	f001 ffe8 	bl	800382c <HAL_GPIO_Init>

  /*Configure GPIO pins : PA1 TRIG_Pin */
  GPIO_InitStruct.Pin = GPIO_PIN_1|TRIG_Pin;
 800185c:	f44f 7381 	mov.w	r3, #258	; 0x102
 8001860:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001862:	2301      	movs	r3, #1
 8001864:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001866:	2300      	movs	r3, #0
 8001868:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800186a:	2300      	movs	r3, #0
 800186c:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800186e:	f107 031c 	add.w	r3, r7, #28
 8001872:	4619      	mov	r1, r3
 8001874:	4821      	ldr	r0, [pc, #132]	; (80018fc <MX_GPIO_Init+0x1cc>)
 8001876:	f001 ffd9 	bl	800382c <HAL_GPIO_Init>

  /*Configure GPIO pins : D0_Pin D1_Pin D2_Pin D3_Pin */
  GPIO_InitStruct.Pin = D0_Pin|D1_Pin|D2_Pin|D3_Pin;
 800187a:	f44f 4370 	mov.w	r3, #61440	; 0xf000
 800187e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001880:	2301      	movs	r3, #1
 8001882:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001884:	2300      	movs	r3, #0
 8001886:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001888:	2300      	movs	r3, #0
 800188a:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800188c:	f107 031c 	add.w	r3, r7, #28
 8001890:	4619      	mov	r1, r3
 8001892:	481b      	ldr	r0, [pc, #108]	; (8001900 <MX_GPIO_Init+0x1d0>)
 8001894:	f001 ffca 	bl	800382c <HAL_GPIO_Init>

  /*Configure GPIO pins : D4_Pin D5_Pin D6_Pin D7_Pin
                           PD12 PD13 PD14 PD15 */
  GPIO_InitStruct.Pin = D4_Pin|D5_Pin|D6_Pin|D7_Pin
 8001898:	f44f 437f 	mov.w	r3, #65280	; 0xff00
 800189c:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800189e:	2301      	movs	r3, #1
 80018a0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018a2:	2300      	movs	r3, #0
 80018a4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018a6:	2300      	movs	r3, #0
 80018a8:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80018aa:	f107 031c 	add.w	r3, r7, #28
 80018ae:	4619      	mov	r1, r3
 80018b0:	4814      	ldr	r0, [pc, #80]	; (8001904 <MX_GPIO_Init+0x1d4>)
 80018b2:	f001 ffbb 	bl	800382c <HAL_GPIO_Init>

  /*Configure GPIO pin : ECHO_Pin */
  GPIO_InitStruct.Pin = ECHO_Pin;
 80018b6:	f44f 7300 	mov.w	r3, #512	; 0x200
 80018ba:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80018bc:	2300      	movs	r3, #0
 80018be:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018c0:	2300      	movs	r3, #0
 80018c2:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(ECHO_GPIO_Port, &GPIO_InitStruct);
 80018c4:	f107 031c 	add.w	r3, r7, #28
 80018c8:	4619      	mov	r1, r3
 80018ca:	480c      	ldr	r0, [pc, #48]	; (80018fc <MX_GPIO_Init+0x1cc>)
 80018cc:	f001 ffae 	bl	800382c <HAL_GPIO_Init>

  /*Configure GPIO pin : RS_Pin */
  GPIO_InitStruct.Pin = RS_Pin;
 80018d0:	2301      	movs	r3, #1
 80018d2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80018d4:	2301      	movs	r3, #1
 80018d6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018d8:	2300      	movs	r3, #0
 80018da:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018dc:	2300      	movs	r3, #0
 80018de:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(RS_GPIO_Port, &GPIO_InitStruct);
 80018e0:	f107 031c 	add.w	r3, r7, #28
 80018e4:	4619      	mov	r1, r3
 80018e6:	4804      	ldr	r0, [pc, #16]	; (80018f8 <MX_GPIO_Init+0x1c8>)
 80018e8:	f001 ffa0 	bl	800382c <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80018ec:	bf00      	nop
 80018ee:	3730      	adds	r7, #48	; 0x30
 80018f0:	46bd      	mov	sp, r7
 80018f2:	bd80      	pop	{r7, pc}
 80018f4:	40023800 	.word	0x40023800
 80018f8:	40021000 	.word	0x40021000
 80018fc:	40020000 	.word	0x40020000
 8001900:	40020400 	.word	0x40020400
 8001904:	40020c00 	.word	0x40020c00
 8001908:	40020800 	.word	0x40020800

0800190c <usDelay>:

/* USER CODE BEGIN 4 */
void usDelay(uint32_t uSec)
{
 800190c:	b480      	push	{r7}
 800190e:	b083      	sub	sp, #12
 8001910:	af00      	add	r7, sp, #0
 8001912:	6078      	str	r0, [r7, #4]
    if (uSec < 2)
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	2b01      	cmp	r3, #1
 8001918:	d801      	bhi.n	800191e <usDelay+0x12>
        uSec = 2;
 800191a:	2302      	movs	r3, #2
 800191c:	607b      	str	r3, [r7, #4]
    usTIM->ARR = uSec - 1; /*sets the value in the auto-reload register*/
 800191e:	4a13      	ldr	r2, [pc, #76]	; (800196c <usDelay+0x60>)
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	3b01      	subs	r3, #1
 8001924:	62d3      	str	r3, [r2, #44]	; 0x2c
    usTIM->EGR = 1;        /*Re-initialises the timer*/
 8001926:	4b11      	ldr	r3, [pc, #68]	; (800196c <usDelay+0x60>)
 8001928:	2201      	movs	r2, #1
 800192a:	615a      	str	r2, [r3, #20]
    usTIM->SR &= ~1;       // Resets the flag
 800192c:	4b0f      	ldr	r3, [pc, #60]	; (800196c <usDelay+0x60>)
 800192e:	691b      	ldr	r3, [r3, #16]
 8001930:	4a0e      	ldr	r2, [pc, #56]	; (800196c <usDelay+0x60>)
 8001932:	f023 0301 	bic.w	r3, r3, #1
 8001936:	6113      	str	r3, [r2, #16]
    usTIM->CR1 |= 1;       // Enables the counter
 8001938:	4b0c      	ldr	r3, [pc, #48]	; (800196c <usDelay+0x60>)
 800193a:	681b      	ldr	r3, [r3, #0]
 800193c:	4a0b      	ldr	r2, [pc, #44]	; (800196c <usDelay+0x60>)
 800193e:	f043 0301 	orr.w	r3, r3, #1
 8001942:	6013      	str	r3, [r2, #0]
    while ((usTIM->SR & 0x0001) != 1)
 8001944:	bf00      	nop
 8001946:	4b09      	ldr	r3, [pc, #36]	; (800196c <usDelay+0x60>)
 8001948:	691b      	ldr	r3, [r3, #16]
 800194a:	f003 0301 	and.w	r3, r3, #1
 800194e:	2b01      	cmp	r3, #1
 8001950:	d1f9      	bne.n	8001946 <usDelay+0x3a>
        ;
    usTIM->SR &= ~(0x0001);
 8001952:	4b06      	ldr	r3, [pc, #24]	; (800196c <usDelay+0x60>)
 8001954:	691b      	ldr	r3, [r3, #16]
 8001956:	4a05      	ldr	r2, [pc, #20]	; (800196c <usDelay+0x60>)
 8001958:	f023 0301 	bic.w	r3, r3, #1
 800195c:	6113      	str	r3, [r2, #16]
}
 800195e:	bf00      	nop
 8001960:	370c      	adds	r7, #12
 8001962:	46bd      	mov	sp, r7
 8001964:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001968:	4770      	bx	lr
 800196a:	bf00      	nop
 800196c:	40000800 	.word	0x40000800

08001970 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001970:	b480      	push	{r7}
 8001972:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001974:	b672      	cpsid	i
}
 8001976:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
    /* User can add his own implementation to report the HAL error return state */
    __disable_irq();
    while (1)
 8001978:	e7fe      	b.n	8001978 <Error_Handler+0x8>
	...

0800197c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800197c:	b580      	push	{r7, lr}
 800197e:	b082      	sub	sp, #8
 8001980:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001982:	2300      	movs	r3, #0
 8001984:	607b      	str	r3, [r7, #4]
 8001986:	4b10      	ldr	r3, [pc, #64]	; (80019c8 <HAL_MspInit+0x4c>)
 8001988:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800198a:	4a0f      	ldr	r2, [pc, #60]	; (80019c8 <HAL_MspInit+0x4c>)
 800198c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001990:	6453      	str	r3, [r2, #68]	; 0x44
 8001992:	4b0d      	ldr	r3, [pc, #52]	; (80019c8 <HAL_MspInit+0x4c>)
 8001994:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001996:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800199a:	607b      	str	r3, [r7, #4]
 800199c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800199e:	2300      	movs	r3, #0
 80019a0:	603b      	str	r3, [r7, #0]
 80019a2:	4b09      	ldr	r3, [pc, #36]	; (80019c8 <HAL_MspInit+0x4c>)
 80019a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019a6:	4a08      	ldr	r2, [pc, #32]	; (80019c8 <HAL_MspInit+0x4c>)
 80019a8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80019ac:	6413      	str	r3, [r2, #64]	; 0x40
 80019ae:	4b06      	ldr	r3, [pc, #24]	; (80019c8 <HAL_MspInit+0x4c>)
 80019b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019b2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80019b6:	603b      	str	r3, [r7, #0]
 80019b8:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80019ba:	2007      	movs	r0, #7
 80019bc:	f001 fef4 	bl	80037a8 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80019c0:	bf00      	nop
 80019c2:	3708      	adds	r7, #8
 80019c4:	46bd      	mov	sp, r7
 80019c6:	bd80      	pop	{r7, pc}
 80019c8:	40023800 	.word	0x40023800

080019cc <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80019cc:	b580      	push	{r7, lr}
 80019ce:	b08a      	sub	sp, #40	; 0x28
 80019d0:	af00      	add	r7, sp, #0
 80019d2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019d4:	f107 0314 	add.w	r3, r7, #20
 80019d8:	2200      	movs	r2, #0
 80019da:	601a      	str	r2, [r3, #0]
 80019dc:	605a      	str	r2, [r3, #4]
 80019de:	609a      	str	r2, [r3, #8]
 80019e0:	60da      	str	r2, [r3, #12]
 80019e2:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	681b      	ldr	r3, [r3, #0]
 80019e8:	4a17      	ldr	r2, [pc, #92]	; (8001a48 <HAL_ADC_MspInit+0x7c>)
 80019ea:	4293      	cmp	r3, r2
 80019ec:	d127      	bne.n	8001a3e <HAL_ADC_MspInit+0x72>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80019ee:	2300      	movs	r3, #0
 80019f0:	613b      	str	r3, [r7, #16]
 80019f2:	4b16      	ldr	r3, [pc, #88]	; (8001a4c <HAL_ADC_MspInit+0x80>)
 80019f4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80019f6:	4a15      	ldr	r2, [pc, #84]	; (8001a4c <HAL_ADC_MspInit+0x80>)
 80019f8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80019fc:	6453      	str	r3, [r2, #68]	; 0x44
 80019fe:	4b13      	ldr	r3, [pc, #76]	; (8001a4c <HAL_ADC_MspInit+0x80>)
 8001a00:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a02:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001a06:	613b      	str	r3, [r7, #16]
 8001a08:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a0a:	2300      	movs	r3, #0
 8001a0c:	60fb      	str	r3, [r7, #12]
 8001a0e:	4b0f      	ldr	r3, [pc, #60]	; (8001a4c <HAL_ADC_MspInit+0x80>)
 8001a10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a12:	4a0e      	ldr	r2, [pc, #56]	; (8001a4c <HAL_ADC_MspInit+0x80>)
 8001a14:	f043 0301 	orr.w	r3, r3, #1
 8001a18:	6313      	str	r3, [r2, #48]	; 0x30
 8001a1a:	4b0c      	ldr	r3, [pc, #48]	; (8001a4c <HAL_ADC_MspInit+0x80>)
 8001a1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a1e:	f003 0301 	and.w	r3, r3, #1
 8001a22:	60fb      	str	r3, [r7, #12]
 8001a24:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001a26:	2301      	movs	r3, #1
 8001a28:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001a2a:	2303      	movs	r3, #3
 8001a2c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a2e:	2300      	movs	r3, #0
 8001a30:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a32:	f107 0314 	add.w	r3, r7, #20
 8001a36:	4619      	mov	r1, r3
 8001a38:	4805      	ldr	r0, [pc, #20]	; (8001a50 <HAL_ADC_MspInit+0x84>)
 8001a3a:	f001 fef7 	bl	800382c <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001a3e:	bf00      	nop
 8001a40:	3728      	adds	r7, #40	; 0x28
 8001a42:	46bd      	mov	sp, r7
 8001a44:	bd80      	pop	{r7, pc}
 8001a46:	bf00      	nop
 8001a48:	40012000 	.word	0x40012000
 8001a4c:	40023800 	.word	0x40023800
 8001a50:	40020000 	.word	0x40020000

08001a54 <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8001a54:	b580      	push	{r7, lr}
 8001a56:	b08a      	sub	sp, #40	; 0x28
 8001a58:	af00      	add	r7, sp, #0
 8001a5a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a5c:	f107 0314 	add.w	r3, r7, #20
 8001a60:	2200      	movs	r2, #0
 8001a62:	601a      	str	r2, [r3, #0]
 8001a64:	605a      	str	r2, [r3, #4]
 8001a66:	609a      	str	r2, [r3, #8]
 8001a68:	60da      	str	r2, [r3, #12]
 8001a6a:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN1)
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	681b      	ldr	r3, [r3, #0]
 8001a70:	4a21      	ldr	r2, [pc, #132]	; (8001af8 <HAL_CAN_MspInit+0xa4>)
 8001a72:	4293      	cmp	r3, r2
 8001a74:	d13c      	bne.n	8001af0 <HAL_CAN_MspInit+0x9c>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8001a76:	2300      	movs	r3, #0
 8001a78:	613b      	str	r3, [r7, #16]
 8001a7a:	4b20      	ldr	r3, [pc, #128]	; (8001afc <HAL_CAN_MspInit+0xa8>)
 8001a7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a7e:	4a1f      	ldr	r2, [pc, #124]	; (8001afc <HAL_CAN_MspInit+0xa8>)
 8001a80:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001a84:	6413      	str	r3, [r2, #64]	; 0x40
 8001a86:	4b1d      	ldr	r3, [pc, #116]	; (8001afc <HAL_CAN_MspInit+0xa8>)
 8001a88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a8a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001a8e:	613b      	str	r3, [r7, #16]
 8001a90:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a92:	2300      	movs	r3, #0
 8001a94:	60fb      	str	r3, [r7, #12]
 8001a96:	4b19      	ldr	r3, [pc, #100]	; (8001afc <HAL_CAN_MspInit+0xa8>)
 8001a98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a9a:	4a18      	ldr	r2, [pc, #96]	; (8001afc <HAL_CAN_MspInit+0xa8>)
 8001a9c:	f043 0302 	orr.w	r3, r3, #2
 8001aa0:	6313      	str	r3, [r2, #48]	; 0x30
 8001aa2:	4b16      	ldr	r3, [pc, #88]	; (8001afc <HAL_CAN_MspInit+0xa8>)
 8001aa4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001aa6:	f003 0302 	and.w	r3, r3, #2
 8001aaa:	60fb      	str	r3, [r7, #12]
 8001aac:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PB8     ------> CAN1_RX
    PB9     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001aae:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001ab2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ab4:	2302      	movs	r3, #2
 8001ab6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ab8:	2300      	movs	r3, #0
 8001aba:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001abc:	2303      	movs	r3, #3
 8001abe:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8001ac0:	2309      	movs	r3, #9
 8001ac2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001ac4:	f107 0314 	add.w	r3, r7, #20
 8001ac8:	4619      	mov	r1, r3
 8001aca:	480d      	ldr	r0, [pc, #52]	; (8001b00 <HAL_CAN_MspInit+0xac>)
 8001acc:	f001 feae 	bl	800382c <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 0, 2);
 8001ad0:	2202      	movs	r2, #2
 8001ad2:	2100      	movs	r1, #0
 8001ad4:	2014      	movs	r0, #20
 8001ad6:	f001 fe72 	bl	80037be <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 8001ada:	2014      	movs	r0, #20
 8001adc:	f001 fe8b 	bl	80037f6 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_RX1_IRQn, 0, 0);
 8001ae0:	2200      	movs	r2, #0
 8001ae2:	2100      	movs	r1, #0
 8001ae4:	2015      	movs	r0, #21
 8001ae6:	f001 fe6a 	bl	80037be <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX1_IRQn);
 8001aea:	2015      	movs	r0, #21
 8001aec:	f001 fe83 	bl	80037f6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }

}
 8001af0:	bf00      	nop
 8001af2:	3728      	adds	r7, #40	; 0x28
 8001af4:	46bd      	mov	sp, r7
 8001af6:	bd80      	pop	{r7, pc}
 8001af8:	40006400 	.word	0x40006400
 8001afc:	40023800 	.word	0x40023800
 8001b00:	40020400 	.word	0x40020400

08001b04 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001b04:	b580      	push	{r7, lr}
 8001b06:	b08a      	sub	sp, #40	; 0x28
 8001b08:	af00      	add	r7, sp, #0
 8001b0a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b0c:	f107 0314 	add.w	r3, r7, #20
 8001b10:	2200      	movs	r2, #0
 8001b12:	601a      	str	r2, [r3, #0]
 8001b14:	605a      	str	r2, [r3, #4]
 8001b16:	609a      	str	r2, [r3, #8]
 8001b18:	60da      	str	r2, [r3, #12]
 8001b1a:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	681b      	ldr	r3, [r3, #0]
 8001b20:	4a19      	ldr	r2, [pc, #100]	; (8001b88 <HAL_I2C_MspInit+0x84>)
 8001b22:	4293      	cmp	r3, r2
 8001b24:	d12b      	bne.n	8001b7e <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001b26:	2300      	movs	r3, #0
 8001b28:	613b      	str	r3, [r7, #16]
 8001b2a:	4b18      	ldr	r3, [pc, #96]	; (8001b8c <HAL_I2C_MspInit+0x88>)
 8001b2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b2e:	4a17      	ldr	r2, [pc, #92]	; (8001b8c <HAL_I2C_MspInit+0x88>)
 8001b30:	f043 0302 	orr.w	r3, r3, #2
 8001b34:	6313      	str	r3, [r2, #48]	; 0x30
 8001b36:	4b15      	ldr	r3, [pc, #84]	; (8001b8c <HAL_I2C_MspInit+0x88>)
 8001b38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b3a:	f003 0302 	and.w	r3, r3, #2
 8001b3e:	613b      	str	r3, [r7, #16]
 8001b40:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001b42:	23c0      	movs	r3, #192	; 0xc0
 8001b44:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001b46:	2312      	movs	r3, #18
 8001b48:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b4a:	2300      	movs	r3, #0
 8001b4c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b4e:	2303      	movs	r3, #3
 8001b50:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001b52:	2304      	movs	r3, #4
 8001b54:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b56:	f107 0314 	add.w	r3, r7, #20
 8001b5a:	4619      	mov	r1, r3
 8001b5c:	480c      	ldr	r0, [pc, #48]	; (8001b90 <HAL_I2C_MspInit+0x8c>)
 8001b5e:	f001 fe65 	bl	800382c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001b62:	2300      	movs	r3, #0
 8001b64:	60fb      	str	r3, [r7, #12]
 8001b66:	4b09      	ldr	r3, [pc, #36]	; (8001b8c <HAL_I2C_MspInit+0x88>)
 8001b68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b6a:	4a08      	ldr	r2, [pc, #32]	; (8001b8c <HAL_I2C_MspInit+0x88>)
 8001b6c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001b70:	6413      	str	r3, [r2, #64]	; 0x40
 8001b72:	4b06      	ldr	r3, [pc, #24]	; (8001b8c <HAL_I2C_MspInit+0x88>)
 8001b74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b76:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001b7a:	60fb      	str	r3, [r7, #12]
 8001b7c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8001b7e:	bf00      	nop
 8001b80:	3728      	adds	r7, #40	; 0x28
 8001b82:	46bd      	mov	sp, r7
 8001b84:	bd80      	pop	{r7, pc}
 8001b86:	bf00      	nop
 8001b88:	40005400 	.word	0x40005400
 8001b8c:	40023800 	.word	0x40023800
 8001b90:	40020400 	.word	0x40020400

08001b94 <HAL_TIM_IC_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_ic: TIM_IC handle pointer
* @retval None
*/
void HAL_TIM_IC_MspInit(TIM_HandleTypeDef* htim_ic)
{
 8001b94:	b580      	push	{r7, lr}
 8001b96:	b08a      	sub	sp, #40	; 0x28
 8001b98:	af00      	add	r7, sp, #0
 8001b9a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b9c:	f107 0314 	add.w	r3, r7, #20
 8001ba0:	2200      	movs	r2, #0
 8001ba2:	601a      	str	r2, [r3, #0]
 8001ba4:	605a      	str	r2, [r3, #4]
 8001ba6:	609a      	str	r2, [r3, #8]
 8001ba8:	60da      	str	r2, [r3, #12]
 8001baa:	611a      	str	r2, [r3, #16]
  if(htim_ic->Instance==TIM2)
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	681b      	ldr	r3, [r3, #0]
 8001bb0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001bb4:	d151      	bne.n	8001c5a <HAL_TIM_IC_MspInit+0xc6>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001bb6:	2300      	movs	r3, #0
 8001bb8:	613b      	str	r3, [r7, #16]
 8001bba:	4b2a      	ldr	r3, [pc, #168]	; (8001c64 <HAL_TIM_IC_MspInit+0xd0>)
 8001bbc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bbe:	4a29      	ldr	r2, [pc, #164]	; (8001c64 <HAL_TIM_IC_MspInit+0xd0>)
 8001bc0:	f043 0301 	orr.w	r3, r3, #1
 8001bc4:	6413      	str	r3, [r2, #64]	; 0x40
 8001bc6:	4b27      	ldr	r3, [pc, #156]	; (8001c64 <HAL_TIM_IC_MspInit+0xd0>)
 8001bc8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bca:	f003 0301 	and.w	r3, r3, #1
 8001bce:	613b      	str	r3, [r7, #16]
 8001bd0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001bd2:	2300      	movs	r3, #0
 8001bd4:	60fb      	str	r3, [r7, #12]
 8001bd6:	4b23      	ldr	r3, [pc, #140]	; (8001c64 <HAL_TIM_IC_MspInit+0xd0>)
 8001bd8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bda:	4a22      	ldr	r2, [pc, #136]	; (8001c64 <HAL_TIM_IC_MspInit+0xd0>)
 8001bdc:	f043 0301 	orr.w	r3, r3, #1
 8001be0:	6313      	str	r3, [r2, #48]	; 0x30
 8001be2:	4b20      	ldr	r3, [pc, #128]	; (8001c64 <HAL_TIM_IC_MspInit+0xd0>)
 8001be4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001be6:	f003 0301 	and.w	r3, r3, #1
 8001bea:	60fb      	str	r3, [r7, #12]
 8001bec:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001bee:	2300      	movs	r3, #0
 8001bf0:	60bb      	str	r3, [r7, #8]
 8001bf2:	4b1c      	ldr	r3, [pc, #112]	; (8001c64 <HAL_TIM_IC_MspInit+0xd0>)
 8001bf4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bf6:	4a1b      	ldr	r2, [pc, #108]	; (8001c64 <HAL_TIM_IC_MspInit+0xd0>)
 8001bf8:	f043 0302 	orr.w	r3, r3, #2
 8001bfc:	6313      	str	r3, [r2, #48]	; 0x30
 8001bfe:	4b19      	ldr	r3, [pc, #100]	; (8001c64 <HAL_TIM_IC_MspInit+0xd0>)
 8001c00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c02:	f003 0302 	and.w	r3, r3, #2
 8001c06:	60bb      	str	r3, [r7, #8]
 8001c08:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA5     ------> TIM2_CH1
    PB3     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8001c0a:	2320      	movs	r3, #32
 8001c0c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c0e:	2302      	movs	r3, #2
 8001c10:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c12:	2300      	movs	r3, #0
 8001c14:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c16:	2300      	movs	r3, #0
 8001c18:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001c1a:	2301      	movs	r3, #1
 8001c1c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c1e:	f107 0314 	add.w	r3, r7, #20
 8001c22:	4619      	mov	r1, r3
 8001c24:	4810      	ldr	r0, [pc, #64]	; (8001c68 <HAL_TIM_IC_MspInit+0xd4>)
 8001c26:	f001 fe01 	bl	800382c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001c2a:	2308      	movs	r3, #8
 8001c2c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c2e:	2302      	movs	r3, #2
 8001c30:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c32:	2300      	movs	r3, #0
 8001c34:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c36:	2300      	movs	r3, #0
 8001c38:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001c3a:	2301      	movs	r3, #1
 8001c3c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c3e:	f107 0314 	add.w	r3, r7, #20
 8001c42:	4619      	mov	r1, r3
 8001c44:	4809      	ldr	r0, [pc, #36]	; (8001c6c <HAL_TIM_IC_MspInit+0xd8>)
 8001c46:	f001 fdf1 	bl	800382c <HAL_GPIO_Init>

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001c4a:	2200      	movs	r2, #0
 8001c4c:	2100      	movs	r1, #0
 8001c4e:	201c      	movs	r0, #28
 8001c50:	f001 fdb5 	bl	80037be <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001c54:	201c      	movs	r0, #28
 8001c56:	f001 fdce 	bl	80037f6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8001c5a:	bf00      	nop
 8001c5c:	3728      	adds	r7, #40	; 0x28
 8001c5e:	46bd      	mov	sp, r7
 8001c60:	bd80      	pop	{r7, pc}
 8001c62:	bf00      	nop
 8001c64:	40023800 	.word	0x40023800
 8001c68:	40020000 	.word	0x40020000
 8001c6c:	40020400 	.word	0x40020400

08001c70 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001c70:	b480      	push	{r7}
 8001c72:	b085      	sub	sp, #20
 8001c74:	af00      	add	r7, sp, #0
 8001c76:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM4)
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	681b      	ldr	r3, [r3, #0]
 8001c7c:	4a0b      	ldr	r2, [pc, #44]	; (8001cac <HAL_TIM_Base_MspInit+0x3c>)
 8001c7e:	4293      	cmp	r3, r2
 8001c80:	d10d      	bne.n	8001c9e <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 8001c82:	2300      	movs	r3, #0
 8001c84:	60fb      	str	r3, [r7, #12]
 8001c86:	4b0a      	ldr	r3, [pc, #40]	; (8001cb0 <HAL_TIM_Base_MspInit+0x40>)
 8001c88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c8a:	4a09      	ldr	r2, [pc, #36]	; (8001cb0 <HAL_TIM_Base_MspInit+0x40>)
 8001c8c:	f043 0304 	orr.w	r3, r3, #4
 8001c90:	6413      	str	r3, [r2, #64]	; 0x40
 8001c92:	4b07      	ldr	r3, [pc, #28]	; (8001cb0 <HAL_TIM_Base_MspInit+0x40>)
 8001c94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c96:	f003 0304 	and.w	r3, r3, #4
 8001c9a:	60fb      	str	r3, [r7, #12]
 8001c9c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8001c9e:	bf00      	nop
 8001ca0:	3714      	adds	r7, #20
 8001ca2:	46bd      	mov	sp, r7
 8001ca4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ca8:	4770      	bx	lr
 8001caa:	bf00      	nop
 8001cac:	40000800 	.word	0x40000800
 8001cb0:	40023800 	.word	0x40023800

08001cb4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001cb4:	b580      	push	{r7, lr}
 8001cb6:	b08a      	sub	sp, #40	; 0x28
 8001cb8:	af00      	add	r7, sp, #0
 8001cba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001cbc:	f107 0314 	add.w	r3, r7, #20
 8001cc0:	2200      	movs	r2, #0
 8001cc2:	601a      	str	r2, [r3, #0]
 8001cc4:	605a      	str	r2, [r3, #4]
 8001cc6:	609a      	str	r2, [r3, #8]
 8001cc8:	60da      	str	r2, [r3, #12]
 8001cca:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	681b      	ldr	r3, [r3, #0]
 8001cd0:	4a19      	ldr	r2, [pc, #100]	; (8001d38 <HAL_UART_MspInit+0x84>)
 8001cd2:	4293      	cmp	r3, r2
 8001cd4:	d12b      	bne.n	8001d2e <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001cd6:	2300      	movs	r3, #0
 8001cd8:	613b      	str	r3, [r7, #16]
 8001cda:	4b18      	ldr	r3, [pc, #96]	; (8001d3c <HAL_UART_MspInit+0x88>)
 8001cdc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cde:	4a17      	ldr	r2, [pc, #92]	; (8001d3c <HAL_UART_MspInit+0x88>)
 8001ce0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001ce4:	6413      	str	r3, [r2, #64]	; 0x40
 8001ce6:	4b15      	ldr	r3, [pc, #84]	; (8001d3c <HAL_UART_MspInit+0x88>)
 8001ce8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001cee:	613b      	str	r3, [r7, #16]
 8001cf0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001cf2:	2300      	movs	r3, #0
 8001cf4:	60fb      	str	r3, [r7, #12]
 8001cf6:	4b11      	ldr	r3, [pc, #68]	; (8001d3c <HAL_UART_MspInit+0x88>)
 8001cf8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cfa:	4a10      	ldr	r2, [pc, #64]	; (8001d3c <HAL_UART_MspInit+0x88>)
 8001cfc:	f043 0301 	orr.w	r3, r3, #1
 8001d00:	6313      	str	r3, [r2, #48]	; 0x30
 8001d02:	4b0e      	ldr	r3, [pc, #56]	; (8001d3c <HAL_UART_MspInit+0x88>)
 8001d04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d06:	f003 0301 	and.w	r3, r3, #1
 8001d0a:	60fb      	str	r3, [r7, #12]
 8001d0c:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001d0e:	230c      	movs	r3, #12
 8001d10:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d12:	2302      	movs	r3, #2
 8001d14:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d16:	2300      	movs	r3, #0
 8001d18:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d1a:	2303      	movs	r3, #3
 8001d1c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001d1e:	2307      	movs	r3, #7
 8001d20:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d22:	f107 0314 	add.w	r3, r7, #20
 8001d26:	4619      	mov	r1, r3
 8001d28:	4805      	ldr	r0, [pc, #20]	; (8001d40 <HAL_UART_MspInit+0x8c>)
 8001d2a:	f001 fd7f 	bl	800382c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001d2e:	bf00      	nop
 8001d30:	3728      	adds	r7, #40	; 0x28
 8001d32:	46bd      	mov	sp, r7
 8001d34:	bd80      	pop	{r7, pc}
 8001d36:	bf00      	nop
 8001d38:	40004400 	.word	0x40004400
 8001d3c:	40023800 	.word	0x40023800
 8001d40:	40020000 	.word	0x40020000

08001d44 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001d44:	b480      	push	{r7}
 8001d46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001d48:	e7fe      	b.n	8001d48 <NMI_Handler+0x4>

08001d4a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001d4a:	b480      	push	{r7}
 8001d4c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001d4e:	e7fe      	b.n	8001d4e <HardFault_Handler+0x4>

08001d50 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001d50:	b480      	push	{r7}
 8001d52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001d54:	e7fe      	b.n	8001d54 <MemManage_Handler+0x4>

08001d56 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001d56:	b480      	push	{r7}
 8001d58:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001d5a:	e7fe      	b.n	8001d5a <BusFault_Handler+0x4>

08001d5c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001d5c:	b480      	push	{r7}
 8001d5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001d60:	e7fe      	b.n	8001d60 <UsageFault_Handler+0x4>

08001d62 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001d62:	b480      	push	{r7}
 8001d64:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001d66:	bf00      	nop
 8001d68:	46bd      	mov	sp, r7
 8001d6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d6e:	4770      	bx	lr

08001d70 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001d70:	b480      	push	{r7}
 8001d72:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001d74:	bf00      	nop
 8001d76:	46bd      	mov	sp, r7
 8001d78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d7c:	4770      	bx	lr

08001d7e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001d7e:	b480      	push	{r7}
 8001d80:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001d82:	bf00      	nop
 8001d84:	46bd      	mov	sp, r7
 8001d86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d8a:	4770      	bx	lr

08001d8c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001d8c:	b580      	push	{r7, lr}
 8001d8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001d90:	f000 f98a 	bl	80020a8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001d94:	bf00      	nop
 8001d96:	bd80      	pop	{r7, pc}

08001d98 <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupts.
  */
void CAN1_RX0_IRQHandler(void)
{
 8001d98:	b580      	push	{r7, lr}
 8001d9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */
  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8001d9c:	4809      	ldr	r0, [pc, #36]	; (8001dc4 <CAN1_RX0_IRQHandler+0x2c>)
 8001d9e:	f001 f9fa 	bl	8003196 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */
 HAL_GPIO_WritePin(GPIOD, GPIO_PIN_13,GPIO_PIN_SET);
 8001da2:	2201      	movs	r2, #1
 8001da4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001da8:	4807      	ldr	r0, [pc, #28]	; (8001dc8 <CAN1_RX0_IRQHandler+0x30>)
 8001daa:	f001 fef3 	bl	8003b94 <HAL_GPIO_WritePin>
 HAL_CAN_GetRxMessage(&hcan1, CAN_RX_FIFO0, &RxHeader1, rxdata);
 8001dae:	4b07      	ldr	r3, [pc, #28]	; (8001dcc <CAN1_RX0_IRQHandler+0x34>)
 8001db0:	4a07      	ldr	r2, [pc, #28]	; (8001dd0 <CAN1_RX0_IRQHandler+0x38>)
 8001db2:	2100      	movs	r1, #0
 8001db4:	4803      	ldr	r0, [pc, #12]	; (8001dc4 <CAN1_RX0_IRQHandler+0x2c>)
 8001db6:	f001 f8b6 	bl	8002f26 <HAL_CAN_GetRxMessage>
 some = 1;
 8001dba:	4b06      	ldr	r3, [pc, #24]	; (8001dd4 <CAN1_RX0_IRQHandler+0x3c>)
 8001dbc:	2201      	movs	r2, #1
 8001dbe:	601a      	str	r2, [r3, #0]



  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 8001dc0:	bf00      	nop
 8001dc2:	bd80      	pop	{r7, pc}
 8001dc4:	20000238 	.word	0x20000238
 8001dc8:	40020c00 	.word	0x40020c00
 8001dcc:	200003c8 	.word	0x200003c8
 8001dd0:	200003a0 	.word	0x200003a0
 8001dd4:	200003d0 	.word	0x200003d0

08001dd8 <CAN1_RX1_IRQHandler>:

/**
  * @brief This function handles CAN1 RX1 interrupt.
  */
void CAN1_RX1_IRQHandler(void)
{
 8001dd8:	b580      	push	{r7, lr}
 8001dda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX1_IRQn 0 */

  /* USER CODE END CAN1_RX1_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8001ddc:	4802      	ldr	r0, [pc, #8]	; (8001de8 <CAN1_RX1_IRQHandler+0x10>)
 8001dde:	f001 f9da 	bl	8003196 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX1_IRQn 1 */
 // HAL_CAN_GetRxMessage(&hcan1, CAN_RX_FIFO1, &pRxHeader2, &r2);

  /* USER CODE END CAN1_RX1_IRQn 1 */
}
 8001de2:	bf00      	nop
 8001de4:	bd80      	pop	{r7, pc}
 8001de6:	bf00      	nop
 8001de8:	20000238 	.word	0x20000238

08001dec <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001dec:	b580      	push	{r7, lr}
 8001dee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001df0:	4802      	ldr	r0, [pc, #8]	; (8001dfc <TIM2_IRQHandler+0x10>)
 8001df2:	f002 fe8b 	bl	8004b0c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001df6:	bf00      	nop
 8001df8:	bd80      	pop	{r7, pc}
 8001dfa:	bf00      	nop
 8001dfc:	200002b4 	.word	0x200002b4

08001e00 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001e00:	b480      	push	{r7}
 8001e02:	af00      	add	r7, sp, #0
	return 1;
 8001e04:	2301      	movs	r3, #1
}
 8001e06:	4618      	mov	r0, r3
 8001e08:	46bd      	mov	sp, r7
 8001e0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e0e:	4770      	bx	lr

08001e10 <_kill>:

int _kill(int pid, int sig)
{
 8001e10:	b580      	push	{r7, lr}
 8001e12:	b082      	sub	sp, #8
 8001e14:	af00      	add	r7, sp, #0
 8001e16:	6078      	str	r0, [r7, #4]
 8001e18:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8001e1a:	f004 ffc3 	bl	8006da4 <__errno>
 8001e1e:	4603      	mov	r3, r0
 8001e20:	2216      	movs	r2, #22
 8001e22:	601a      	str	r2, [r3, #0]
	return -1;
 8001e24:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8001e28:	4618      	mov	r0, r3
 8001e2a:	3708      	adds	r7, #8
 8001e2c:	46bd      	mov	sp, r7
 8001e2e:	bd80      	pop	{r7, pc}

08001e30 <_exit>:

void _exit (int status)
{
 8001e30:	b580      	push	{r7, lr}
 8001e32:	b082      	sub	sp, #8
 8001e34:	af00      	add	r7, sp, #0
 8001e36:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8001e38:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8001e3c:	6878      	ldr	r0, [r7, #4]
 8001e3e:	f7ff ffe7 	bl	8001e10 <_kill>
	while (1) {}		/* Make sure we hang here */
 8001e42:	e7fe      	b.n	8001e42 <_exit+0x12>

08001e44 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001e44:	b580      	push	{r7, lr}
 8001e46:	b086      	sub	sp, #24
 8001e48:	af00      	add	r7, sp, #0
 8001e4a:	60f8      	str	r0, [r7, #12]
 8001e4c:	60b9      	str	r1, [r7, #8]
 8001e4e:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001e50:	2300      	movs	r3, #0
 8001e52:	617b      	str	r3, [r7, #20]
 8001e54:	e00a      	b.n	8001e6c <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001e56:	f3af 8000 	nop.w
 8001e5a:	4601      	mov	r1, r0
 8001e5c:	68bb      	ldr	r3, [r7, #8]
 8001e5e:	1c5a      	adds	r2, r3, #1
 8001e60:	60ba      	str	r2, [r7, #8]
 8001e62:	b2ca      	uxtb	r2, r1
 8001e64:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001e66:	697b      	ldr	r3, [r7, #20]
 8001e68:	3301      	adds	r3, #1
 8001e6a:	617b      	str	r3, [r7, #20]
 8001e6c:	697a      	ldr	r2, [r7, #20]
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	429a      	cmp	r2, r3
 8001e72:	dbf0      	blt.n	8001e56 <_read+0x12>
	}

return len;
 8001e74:	687b      	ldr	r3, [r7, #4]
}
 8001e76:	4618      	mov	r0, r3
 8001e78:	3718      	adds	r7, #24
 8001e7a:	46bd      	mov	sp, r7
 8001e7c:	bd80      	pop	{r7, pc}

08001e7e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001e7e:	b580      	push	{r7, lr}
 8001e80:	b086      	sub	sp, #24
 8001e82:	af00      	add	r7, sp, #0
 8001e84:	60f8      	str	r0, [r7, #12]
 8001e86:	60b9      	str	r1, [r7, #8]
 8001e88:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001e8a:	2300      	movs	r3, #0
 8001e8c:	617b      	str	r3, [r7, #20]
 8001e8e:	e009      	b.n	8001ea4 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8001e90:	68bb      	ldr	r3, [r7, #8]
 8001e92:	1c5a      	adds	r2, r3, #1
 8001e94:	60ba      	str	r2, [r7, #8]
 8001e96:	781b      	ldrb	r3, [r3, #0]
 8001e98:	4618      	mov	r0, r3
 8001e9a:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001e9e:	697b      	ldr	r3, [r7, #20]
 8001ea0:	3301      	adds	r3, #1
 8001ea2:	617b      	str	r3, [r7, #20]
 8001ea4:	697a      	ldr	r2, [r7, #20]
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	429a      	cmp	r2, r3
 8001eaa:	dbf1      	blt.n	8001e90 <_write+0x12>
	}
	return len;
 8001eac:	687b      	ldr	r3, [r7, #4]
}
 8001eae:	4618      	mov	r0, r3
 8001eb0:	3718      	adds	r7, #24
 8001eb2:	46bd      	mov	sp, r7
 8001eb4:	bd80      	pop	{r7, pc}

08001eb6 <_close>:

int _close(int file)
{
 8001eb6:	b480      	push	{r7}
 8001eb8:	b083      	sub	sp, #12
 8001eba:	af00      	add	r7, sp, #0
 8001ebc:	6078      	str	r0, [r7, #4]
	return -1;
 8001ebe:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8001ec2:	4618      	mov	r0, r3
 8001ec4:	370c      	adds	r7, #12
 8001ec6:	46bd      	mov	sp, r7
 8001ec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ecc:	4770      	bx	lr

08001ece <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001ece:	b480      	push	{r7}
 8001ed0:	b083      	sub	sp, #12
 8001ed2:	af00      	add	r7, sp, #0
 8001ed4:	6078      	str	r0, [r7, #4]
 8001ed6:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001ed8:	683b      	ldr	r3, [r7, #0]
 8001eda:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001ede:	605a      	str	r2, [r3, #4]
	return 0;
 8001ee0:	2300      	movs	r3, #0
}
 8001ee2:	4618      	mov	r0, r3
 8001ee4:	370c      	adds	r7, #12
 8001ee6:	46bd      	mov	sp, r7
 8001ee8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eec:	4770      	bx	lr

08001eee <_isatty>:

int _isatty(int file)
{
 8001eee:	b480      	push	{r7}
 8001ef0:	b083      	sub	sp, #12
 8001ef2:	af00      	add	r7, sp, #0
 8001ef4:	6078      	str	r0, [r7, #4]
	return 1;
 8001ef6:	2301      	movs	r3, #1
}
 8001ef8:	4618      	mov	r0, r3
 8001efa:	370c      	adds	r7, #12
 8001efc:	46bd      	mov	sp, r7
 8001efe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f02:	4770      	bx	lr

08001f04 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001f04:	b480      	push	{r7}
 8001f06:	b085      	sub	sp, #20
 8001f08:	af00      	add	r7, sp, #0
 8001f0a:	60f8      	str	r0, [r7, #12]
 8001f0c:	60b9      	str	r1, [r7, #8]
 8001f0e:	607a      	str	r2, [r7, #4]
	return 0;
 8001f10:	2300      	movs	r3, #0
}
 8001f12:	4618      	mov	r0, r3
 8001f14:	3714      	adds	r7, #20
 8001f16:	46bd      	mov	sp, r7
 8001f18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f1c:	4770      	bx	lr
	...

08001f20 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001f20:	b580      	push	{r7, lr}
 8001f22:	b086      	sub	sp, #24
 8001f24:	af00      	add	r7, sp, #0
 8001f26:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001f28:	4a14      	ldr	r2, [pc, #80]	; (8001f7c <_sbrk+0x5c>)
 8001f2a:	4b15      	ldr	r3, [pc, #84]	; (8001f80 <_sbrk+0x60>)
 8001f2c:	1ad3      	subs	r3, r2, r3
 8001f2e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001f30:	697b      	ldr	r3, [r7, #20]
 8001f32:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001f34:	4b13      	ldr	r3, [pc, #76]	; (8001f84 <_sbrk+0x64>)
 8001f36:	681b      	ldr	r3, [r3, #0]
 8001f38:	2b00      	cmp	r3, #0
 8001f3a:	d102      	bne.n	8001f42 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001f3c:	4b11      	ldr	r3, [pc, #68]	; (8001f84 <_sbrk+0x64>)
 8001f3e:	4a12      	ldr	r2, [pc, #72]	; (8001f88 <_sbrk+0x68>)
 8001f40:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001f42:	4b10      	ldr	r3, [pc, #64]	; (8001f84 <_sbrk+0x64>)
 8001f44:	681a      	ldr	r2, [r3, #0]
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	4413      	add	r3, r2
 8001f4a:	693a      	ldr	r2, [r7, #16]
 8001f4c:	429a      	cmp	r2, r3
 8001f4e:	d207      	bcs.n	8001f60 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001f50:	f004 ff28 	bl	8006da4 <__errno>
 8001f54:	4603      	mov	r3, r0
 8001f56:	220c      	movs	r2, #12
 8001f58:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001f5a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001f5e:	e009      	b.n	8001f74 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001f60:	4b08      	ldr	r3, [pc, #32]	; (8001f84 <_sbrk+0x64>)
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001f66:	4b07      	ldr	r3, [pc, #28]	; (8001f84 <_sbrk+0x64>)
 8001f68:	681a      	ldr	r2, [r3, #0]
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	4413      	add	r3, r2
 8001f6e:	4a05      	ldr	r2, [pc, #20]	; (8001f84 <_sbrk+0x64>)
 8001f70:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001f72:	68fb      	ldr	r3, [r7, #12]
}
 8001f74:	4618      	mov	r0, r3
 8001f76:	3718      	adds	r7, #24
 8001f78:	46bd      	mov	sp, r7
 8001f7a:	bd80      	pop	{r7, pc}
 8001f7c:	20020000 	.word	0x20020000
 8001f80:	00000400 	.word	0x00000400
 8001f84:	20000564 	.word	0x20000564
 8001f88:	200006b8 	.word	0x200006b8

08001f8c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001f8c:	b480      	push	{r7}
 8001f8e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001f90:	4b06      	ldr	r3, [pc, #24]	; (8001fac <SystemInit+0x20>)
 8001f92:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001f96:	4a05      	ldr	r2, [pc, #20]	; (8001fac <SystemInit+0x20>)
 8001f98:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001f9c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001fa0:	bf00      	nop
 8001fa2:	46bd      	mov	sp, r7
 8001fa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fa8:	4770      	bx	lr
 8001faa:	bf00      	nop
 8001fac:	e000ed00 	.word	0xe000ed00

08001fb0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8001fb0:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001fe8 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001fb4:	480d      	ldr	r0, [pc, #52]	; (8001fec <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8001fb6:	490e      	ldr	r1, [pc, #56]	; (8001ff0 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001fb8:	4a0e      	ldr	r2, [pc, #56]	; (8001ff4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001fba:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001fbc:	e002      	b.n	8001fc4 <LoopCopyDataInit>

08001fbe <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001fbe:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001fc0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001fc2:	3304      	adds	r3, #4

08001fc4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001fc4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001fc6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001fc8:	d3f9      	bcc.n	8001fbe <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001fca:	4a0b      	ldr	r2, [pc, #44]	; (8001ff8 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001fcc:	4c0b      	ldr	r4, [pc, #44]	; (8001ffc <LoopFillZerobss+0x26>)
  movs r3, #0
 8001fce:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001fd0:	e001      	b.n	8001fd6 <LoopFillZerobss>

08001fd2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001fd2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001fd4:	3204      	adds	r2, #4

08001fd6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001fd6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001fd8:	d3fb      	bcc.n	8001fd2 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001fda:	f7ff ffd7 	bl	8001f8c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001fde:	f004 fee7 	bl	8006db0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001fe2:	f7ff f87d 	bl	80010e0 <main>
  bx  lr    
 8001fe6:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8001fe8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001fec:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001ff0:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 8001ff4:	0800aa28 	.word	0x0800aa28
  ldr r2, =_sbss
 8001ff8:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 8001ffc:	200006b8 	.word	0x200006b8

08002000 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002000:	e7fe      	b.n	8002000 <ADC_IRQHandler>
	...

08002004 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002004:	b580      	push	{r7, lr}
 8002006:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002008:	4b0e      	ldr	r3, [pc, #56]	; (8002044 <HAL_Init+0x40>)
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	4a0d      	ldr	r2, [pc, #52]	; (8002044 <HAL_Init+0x40>)
 800200e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002012:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002014:	4b0b      	ldr	r3, [pc, #44]	; (8002044 <HAL_Init+0x40>)
 8002016:	681b      	ldr	r3, [r3, #0]
 8002018:	4a0a      	ldr	r2, [pc, #40]	; (8002044 <HAL_Init+0x40>)
 800201a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800201e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002020:	4b08      	ldr	r3, [pc, #32]	; (8002044 <HAL_Init+0x40>)
 8002022:	681b      	ldr	r3, [r3, #0]
 8002024:	4a07      	ldr	r2, [pc, #28]	; (8002044 <HAL_Init+0x40>)
 8002026:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800202a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800202c:	2003      	movs	r0, #3
 800202e:	f001 fbbb 	bl	80037a8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002032:	2000      	movs	r0, #0
 8002034:	f000 f808 	bl	8002048 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002038:	f7ff fca0 	bl	800197c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800203c:	2300      	movs	r3, #0
}
 800203e:	4618      	mov	r0, r3
 8002040:	bd80      	pop	{r7, pc}
 8002042:	bf00      	nop
 8002044:	40023c00 	.word	0x40023c00

08002048 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002048:	b580      	push	{r7, lr}
 800204a:	b082      	sub	sp, #8
 800204c:	af00      	add	r7, sp, #0
 800204e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002050:	4b12      	ldr	r3, [pc, #72]	; (800209c <HAL_InitTick+0x54>)
 8002052:	681a      	ldr	r2, [r3, #0]
 8002054:	4b12      	ldr	r3, [pc, #72]	; (80020a0 <HAL_InitTick+0x58>)
 8002056:	781b      	ldrb	r3, [r3, #0]
 8002058:	4619      	mov	r1, r3
 800205a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800205e:	fbb3 f3f1 	udiv	r3, r3, r1
 8002062:	fbb2 f3f3 	udiv	r3, r2, r3
 8002066:	4618      	mov	r0, r3
 8002068:	f001 fbd3 	bl	8003812 <HAL_SYSTICK_Config>
 800206c:	4603      	mov	r3, r0
 800206e:	2b00      	cmp	r3, #0
 8002070:	d001      	beq.n	8002076 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002072:	2301      	movs	r3, #1
 8002074:	e00e      	b.n	8002094 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	2b0f      	cmp	r3, #15
 800207a:	d80a      	bhi.n	8002092 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800207c:	2200      	movs	r2, #0
 800207e:	6879      	ldr	r1, [r7, #4]
 8002080:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002084:	f001 fb9b 	bl	80037be <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002088:	4a06      	ldr	r2, [pc, #24]	; (80020a4 <HAL_InitTick+0x5c>)
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800208e:	2300      	movs	r3, #0
 8002090:	e000      	b.n	8002094 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002092:	2301      	movs	r3, #1
}
 8002094:	4618      	mov	r0, r3
 8002096:	3708      	adds	r7, #8
 8002098:	46bd      	mov	sp, r7
 800209a:	bd80      	pop	{r7, pc}
 800209c:	20000000 	.word	0x20000000
 80020a0:	20000008 	.word	0x20000008
 80020a4:	20000004 	.word	0x20000004

080020a8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80020a8:	b480      	push	{r7}
 80020aa:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80020ac:	4b06      	ldr	r3, [pc, #24]	; (80020c8 <HAL_IncTick+0x20>)
 80020ae:	781b      	ldrb	r3, [r3, #0]
 80020b0:	461a      	mov	r2, r3
 80020b2:	4b06      	ldr	r3, [pc, #24]	; (80020cc <HAL_IncTick+0x24>)
 80020b4:	681b      	ldr	r3, [r3, #0]
 80020b6:	4413      	add	r3, r2
 80020b8:	4a04      	ldr	r2, [pc, #16]	; (80020cc <HAL_IncTick+0x24>)
 80020ba:	6013      	str	r3, [r2, #0]
}
 80020bc:	bf00      	nop
 80020be:	46bd      	mov	sp, r7
 80020c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020c4:	4770      	bx	lr
 80020c6:	bf00      	nop
 80020c8:	20000008 	.word	0x20000008
 80020cc:	20000568 	.word	0x20000568

080020d0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80020d0:	b480      	push	{r7}
 80020d2:	af00      	add	r7, sp, #0
  return uwTick;
 80020d4:	4b03      	ldr	r3, [pc, #12]	; (80020e4 <HAL_GetTick+0x14>)
 80020d6:	681b      	ldr	r3, [r3, #0]
}
 80020d8:	4618      	mov	r0, r3
 80020da:	46bd      	mov	sp, r7
 80020dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020e0:	4770      	bx	lr
 80020e2:	bf00      	nop
 80020e4:	20000568 	.word	0x20000568

080020e8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80020e8:	b580      	push	{r7, lr}
 80020ea:	b084      	sub	sp, #16
 80020ec:	af00      	add	r7, sp, #0
 80020ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80020f0:	f7ff ffee 	bl	80020d0 <HAL_GetTick>
 80020f4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80020fa:	68fb      	ldr	r3, [r7, #12]
 80020fc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002100:	d005      	beq.n	800210e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002102:	4b0a      	ldr	r3, [pc, #40]	; (800212c <HAL_Delay+0x44>)
 8002104:	781b      	ldrb	r3, [r3, #0]
 8002106:	461a      	mov	r2, r3
 8002108:	68fb      	ldr	r3, [r7, #12]
 800210a:	4413      	add	r3, r2
 800210c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800210e:	bf00      	nop
 8002110:	f7ff ffde 	bl	80020d0 <HAL_GetTick>
 8002114:	4602      	mov	r2, r0
 8002116:	68bb      	ldr	r3, [r7, #8]
 8002118:	1ad3      	subs	r3, r2, r3
 800211a:	68fa      	ldr	r2, [r7, #12]
 800211c:	429a      	cmp	r2, r3
 800211e:	d8f7      	bhi.n	8002110 <HAL_Delay+0x28>
  {
  }
}
 8002120:	bf00      	nop
 8002122:	bf00      	nop
 8002124:	3710      	adds	r7, #16
 8002126:	46bd      	mov	sp, r7
 8002128:	bd80      	pop	{r7, pc}
 800212a:	bf00      	nop
 800212c:	20000008 	.word	0x20000008

08002130 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002130:	b580      	push	{r7, lr}
 8002132:	b084      	sub	sp, #16
 8002134:	af00      	add	r7, sp, #0
 8002136:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002138:	2300      	movs	r3, #0
 800213a:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	2b00      	cmp	r3, #0
 8002140:	d101      	bne.n	8002146 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8002142:	2301      	movs	r3, #1
 8002144:	e033      	b.n	80021ae <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800214a:	2b00      	cmp	r3, #0
 800214c:	d109      	bne.n	8002162 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800214e:	6878      	ldr	r0, [r7, #4]
 8002150:	f7ff fc3c 	bl	80019cc <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	2200      	movs	r2, #0
 8002158:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	2200      	movs	r2, #0
 800215e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002166:	f003 0310 	and.w	r3, r3, #16
 800216a:	2b00      	cmp	r3, #0
 800216c:	d118      	bne.n	80021a0 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002172:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002176:	f023 0302 	bic.w	r3, r3, #2
 800217a:	f043 0202 	orr.w	r2, r3, #2
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8002182:	6878      	ldr	r0, [r7, #4]
 8002184:	f000 fad8 	bl	8002738 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	2200      	movs	r2, #0
 800218c:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002192:	f023 0303 	bic.w	r3, r3, #3
 8002196:	f043 0201 	orr.w	r2, r3, #1
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	641a      	str	r2, [r3, #64]	; 0x40
 800219e:	e001      	b.n	80021a4 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80021a0:	2301      	movs	r3, #1
 80021a2:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	2200      	movs	r2, #0
 80021a8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 80021ac:	7bfb      	ldrb	r3, [r7, #15]
}
 80021ae:	4618      	mov	r0, r3
 80021b0:	3710      	adds	r7, #16
 80021b2:	46bd      	mov	sp, r7
 80021b4:	bd80      	pop	{r7, pc}
	...

080021b8 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 80021b8:	b480      	push	{r7}
 80021ba:	b085      	sub	sp, #20
 80021bc:	af00      	add	r7, sp, #0
 80021be:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 80021c0:	2300      	movs	r3, #0
 80021c2:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80021ca:	2b01      	cmp	r3, #1
 80021cc:	d101      	bne.n	80021d2 <HAL_ADC_Start+0x1a>
 80021ce:	2302      	movs	r3, #2
 80021d0:	e0b2      	b.n	8002338 <HAL_ADC_Start+0x180>
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	2201      	movs	r2, #1
 80021d6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	689b      	ldr	r3, [r3, #8]
 80021e0:	f003 0301 	and.w	r3, r3, #1
 80021e4:	2b01      	cmp	r3, #1
 80021e6:	d018      	beq.n	800221a <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	689a      	ldr	r2, [r3, #8]
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	681b      	ldr	r3, [r3, #0]
 80021f2:	f042 0201 	orr.w	r2, r2, #1
 80021f6:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80021f8:	4b52      	ldr	r3, [pc, #328]	; (8002344 <HAL_ADC_Start+0x18c>)
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	4a52      	ldr	r2, [pc, #328]	; (8002348 <HAL_ADC_Start+0x190>)
 80021fe:	fba2 2303 	umull	r2, r3, r2, r3
 8002202:	0c9a      	lsrs	r2, r3, #18
 8002204:	4613      	mov	r3, r2
 8002206:	005b      	lsls	r3, r3, #1
 8002208:	4413      	add	r3, r2
 800220a:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 800220c:	e002      	b.n	8002214 <HAL_ADC_Start+0x5c>
    {
      counter--;
 800220e:	68bb      	ldr	r3, [r7, #8]
 8002210:	3b01      	subs	r3, #1
 8002212:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8002214:	68bb      	ldr	r3, [r7, #8]
 8002216:	2b00      	cmp	r3, #0
 8002218:	d1f9      	bne.n	800220e <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	681b      	ldr	r3, [r3, #0]
 800221e:	689b      	ldr	r3, [r3, #8]
 8002220:	f003 0301 	and.w	r3, r3, #1
 8002224:	2b01      	cmp	r3, #1
 8002226:	d17a      	bne.n	800231e <HAL_ADC_Start+0x166>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800222c:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8002230:	f023 0301 	bic.w	r3, r3, #1
 8002234:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	685b      	ldr	r3, [r3, #4]
 8002242:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002246:	2b00      	cmp	r3, #0
 8002248:	d007      	beq.n	800225a <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800224e:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002252:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800225e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002262:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002266:	d106      	bne.n	8002276 <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800226c:	f023 0206 	bic.w	r2, r3, #6
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	645a      	str	r2, [r3, #68]	; 0x44
 8002274:	e002      	b.n	800227c <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	2200      	movs	r2, #0
 800227a:	645a      	str	r2, [r3, #68]	; 0x44
    } 

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	2200      	movs	r2, #0
 8002280:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002284:	4b31      	ldr	r3, [pc, #196]	; (800234c <HAL_ADC_Start+0x194>)
 8002286:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	681b      	ldr	r3, [r3, #0]
 800228c:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8002290:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8002292:	68fb      	ldr	r3, [r7, #12]
 8002294:	685b      	ldr	r3, [r3, #4]
 8002296:	f003 031f 	and.w	r3, r3, #31
 800229a:	2b00      	cmp	r3, #0
 800229c:	d12a      	bne.n	80022f4 <HAL_ADC_Start+0x13c>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	4a2b      	ldr	r2, [pc, #172]	; (8002350 <HAL_ADC_Start+0x198>)
 80022a4:	4293      	cmp	r3, r2
 80022a6:	d015      	beq.n	80022d4 <HAL_ADC_Start+0x11c>
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	4a29      	ldr	r2, [pc, #164]	; (8002354 <HAL_ADC_Start+0x19c>)
 80022ae:	4293      	cmp	r3, r2
 80022b0:	d105      	bne.n	80022be <HAL_ADC_Start+0x106>
 80022b2:	4b26      	ldr	r3, [pc, #152]	; (800234c <HAL_ADC_Start+0x194>)
 80022b4:	685b      	ldr	r3, [r3, #4]
 80022b6:	f003 031f 	and.w	r3, r3, #31
 80022ba:	2b00      	cmp	r3, #0
 80022bc:	d00a      	beq.n	80022d4 <HAL_ADC_Start+0x11c>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	681b      	ldr	r3, [r3, #0]
 80022c2:	4a25      	ldr	r2, [pc, #148]	; (8002358 <HAL_ADC_Start+0x1a0>)
 80022c4:	4293      	cmp	r3, r2
 80022c6:	d136      	bne.n	8002336 <HAL_ADC_Start+0x17e>
 80022c8:	4b20      	ldr	r3, [pc, #128]	; (800234c <HAL_ADC_Start+0x194>)
 80022ca:	685b      	ldr	r3, [r3, #4]
 80022cc:	f003 0310 	and.w	r3, r3, #16
 80022d0:	2b00      	cmp	r3, #0
 80022d2:	d130      	bne.n	8002336 <HAL_ADC_Start+0x17e>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	689b      	ldr	r3, [r3, #8]
 80022da:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80022de:	2b00      	cmp	r3, #0
 80022e0:	d129      	bne.n	8002336 <HAL_ADC_Start+0x17e>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	689a      	ldr	r2, [r3, #8]
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	681b      	ldr	r3, [r3, #0]
 80022ec:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80022f0:	609a      	str	r2, [r3, #8]
 80022f2:	e020      	b.n	8002336 <HAL_ADC_Start+0x17e>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	4a15      	ldr	r2, [pc, #84]	; (8002350 <HAL_ADC_Start+0x198>)
 80022fa:	4293      	cmp	r3, r2
 80022fc:	d11b      	bne.n	8002336 <HAL_ADC_Start+0x17e>
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	681b      	ldr	r3, [r3, #0]
 8002302:	689b      	ldr	r3, [r3, #8]
 8002304:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002308:	2b00      	cmp	r3, #0
 800230a:	d114      	bne.n	8002336 <HAL_ADC_Start+0x17e>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	689a      	ldr	r2, [r3, #8]
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	681b      	ldr	r3, [r3, #0]
 8002316:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 800231a:	609a      	str	r2, [r3, #8]
 800231c:	e00b      	b.n	8002336 <HAL_ADC_Start+0x17e>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002322:	f043 0210 	orr.w	r2, r3, #16
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800232e:	f043 0201 	orr.w	r2, r3, #1
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8002336:	2300      	movs	r3, #0
}
 8002338:	4618      	mov	r0, r3
 800233a:	3714      	adds	r7, #20
 800233c:	46bd      	mov	sp, r7
 800233e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002342:	4770      	bx	lr
 8002344:	20000000 	.word	0x20000000
 8002348:	431bde83 	.word	0x431bde83
 800234c:	40012300 	.word	0x40012300
 8002350:	40012000 	.word	0x40012000
 8002354:	40012100 	.word	0x40012100
 8002358:	40012200 	.word	0x40012200

0800235c <HAL_ADC_Stop>:
  *         the configuration information for the specified ADC.
  *
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 800235c:	b480      	push	{r7}
 800235e:	b083      	sub	sp, #12
 8002360:	af00      	add	r7, sp, #0
 8002362:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800236a:	2b01      	cmp	r3, #1
 800236c:	d101      	bne.n	8002372 <HAL_ADC_Stop+0x16>
 800236e:	2302      	movs	r3, #2
 8002370:	e021      	b.n	80023b6 <HAL_ADC_Stop+0x5a>
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	2201      	movs	r2, #1
 8002376:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	681b      	ldr	r3, [r3, #0]
 800237e:	689a      	ldr	r2, [r3, #8]
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	f022 0201 	bic.w	r2, r2, #1
 8002388:	609a      	str	r2, [r3, #8]
  
  /* Check if ADC is effectively disabled */
  if(HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	689b      	ldr	r3, [r3, #8]
 8002390:	f003 0301 	and.w	r3, r3, #1
 8002394:	2b00      	cmp	r3, #0
 8002396:	d109      	bne.n	80023ac <HAL_ADC_Stop+0x50>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800239c:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80023a0:	f023 0301 	bic.w	r3, r3, #1
 80023a4:	f043 0201 	orr.w	r2, r3, #1
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	2200      	movs	r2, #0
 80023b0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 80023b4:	2300      	movs	r3, #0
}
 80023b6:	4618      	mov	r0, r3
 80023b8:	370c      	adds	r7, #12
 80023ba:	46bd      	mov	sp, r7
 80023bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023c0:	4770      	bx	lr

080023c2 <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 80023c2:	b580      	push	{r7, lr}
 80023c4:	b084      	sub	sp, #16
 80023c6:	af00      	add	r7, sp, #0
 80023c8:	6078      	str	r0, [r7, #4]
 80023ca:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 80023cc:	2300      	movs	r3, #0
 80023ce:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	689b      	ldr	r3, [r3, #8]
 80023d6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80023da:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80023de:	d113      	bne.n	8002408 <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA)    )
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	689b      	ldr	r3, [r3, #8]
 80023e6:	f403 7380 	and.w	r3, r3, #256	; 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 80023ea:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80023ee:	d10b      	bne.n	8002408 <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023f4:	f043 0220 	orr.w	r2, r3, #32
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	2200      	movs	r2, #0
 8002400:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    return HAL_ERROR;
 8002404:	2301      	movs	r3, #1
 8002406:	e063      	b.n	80024d0 <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */ 
  tickstart = HAL_GetTick();
 8002408:	f7ff fe62 	bl	80020d0 <HAL_GetTick>
 800240c:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 800240e:	e021      	b.n	8002454 <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 8002410:	683b      	ldr	r3, [r7, #0]
 8002412:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002416:	d01d      	beq.n	8002454 <HAL_ADC_PollForConversion+0x92>
    {
      if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 8002418:	683b      	ldr	r3, [r7, #0]
 800241a:	2b00      	cmp	r3, #0
 800241c:	d007      	beq.n	800242e <HAL_ADC_PollForConversion+0x6c>
 800241e:	f7ff fe57 	bl	80020d0 <HAL_GetTick>
 8002422:	4602      	mov	r2, r0
 8002424:	68fb      	ldr	r3, [r7, #12]
 8002426:	1ad3      	subs	r3, r2, r3
 8002428:	683a      	ldr	r2, [r7, #0]
 800242a:	429a      	cmp	r2, r3
 800242c:	d212      	bcs.n	8002454 <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	f003 0302 	and.w	r3, r3, #2
 8002438:	2b02      	cmp	r3, #2
 800243a:	d00b      	beq.n	8002454 <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002440:	f043 0204 	orr.w	r2, r3, #4
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	641a      	str	r2, [r3, #64]	; 0x40
          
          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	2200      	movs	r2, #0
 800244c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
          
          return HAL_TIMEOUT;
 8002450:	2303      	movs	r3, #3
 8002452:	e03d      	b.n	80024d0 <HAL_ADC_PollForConversion+0x10e>
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	681b      	ldr	r3, [r3, #0]
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	f003 0302 	and.w	r3, r3, #2
 800245e:	2b02      	cmp	r3, #2
 8002460:	d1d6      	bne.n	8002410 <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	681b      	ldr	r3, [r3, #0]
 8002466:	f06f 0212 	mvn.w	r2, #18
 800246a:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002470:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	641a      	str	r2, [r3, #64]	; 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	689b      	ldr	r3, [r3, #8]
 800247e:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002482:	2b00      	cmp	r3, #0
 8002484:	d123      	bne.n	80024ce <HAL_ADC_PollForConversion+0x10c>
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	7e1b      	ldrb	r3, [r3, #24]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800248a:	2b00      	cmp	r3, #0
 800248c:	d11f      	bne.n	80024ce <HAL_ADC_PollForConversion+0x10c>
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	681b      	ldr	r3, [r3, #0]
 8002492:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002494:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002498:	2b00      	cmp	r3, #0
 800249a:	d006      	beq.n	80024aa <HAL_ADC_PollForConversion+0xe8>
      HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	689b      	ldr	r3, [r3, #8]
 80024a2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80024a6:	2b00      	cmp	r3, #0
 80024a8:	d111      	bne.n	80024ce <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024ae:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	641a      	str	r2, [r3, #64]	; 0x40
    
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024ba:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80024be:	2b00      	cmp	r3, #0
 80024c0:	d105      	bne.n	80024ce <HAL_ADC_PollForConversion+0x10c>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024c6:	f043 0201 	orr.w	r2, r3, #1
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 80024ce:	2300      	movs	r3, #0
}
 80024d0:	4618      	mov	r0, r3
 80024d2:	3710      	adds	r7, #16
 80024d4:	46bd      	mov	sp, r7
 80024d6:	bd80      	pop	{r7, pc}

080024d8 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 80024d8:	b480      	push	{r7}
 80024da:	b083      	sub	sp, #12
 80024dc:	af00      	add	r7, sp, #0
 80024de:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 80024e6:	4618      	mov	r0, r3
 80024e8:	370c      	adds	r7, #12
 80024ea:	46bd      	mov	sp, r7
 80024ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024f0:	4770      	bx	lr
	...

080024f4 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80024f4:	b480      	push	{r7}
 80024f6:	b085      	sub	sp, #20
 80024f8:	af00      	add	r7, sp, #0
 80024fa:	6078      	str	r0, [r7, #4]
 80024fc:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 80024fe:	2300      	movs	r3, #0
 8002500:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002508:	2b01      	cmp	r3, #1
 800250a:	d101      	bne.n	8002510 <HAL_ADC_ConfigChannel+0x1c>
 800250c:	2302      	movs	r3, #2
 800250e:	e105      	b.n	800271c <HAL_ADC_ConfigChannel+0x228>
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	2201      	movs	r2, #1
 8002514:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8002518:	683b      	ldr	r3, [r7, #0]
 800251a:	681b      	ldr	r3, [r3, #0]
 800251c:	2b09      	cmp	r3, #9
 800251e:	d925      	bls.n	800256c <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	68d9      	ldr	r1, [r3, #12]
 8002526:	683b      	ldr	r3, [r7, #0]
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	b29b      	uxth	r3, r3
 800252c:	461a      	mov	r2, r3
 800252e:	4613      	mov	r3, r2
 8002530:	005b      	lsls	r3, r3, #1
 8002532:	4413      	add	r3, r2
 8002534:	3b1e      	subs	r3, #30
 8002536:	2207      	movs	r2, #7
 8002538:	fa02 f303 	lsl.w	r3, r2, r3
 800253c:	43da      	mvns	r2, r3
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	400a      	ands	r2, r1
 8002544:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	681b      	ldr	r3, [r3, #0]
 800254a:	68d9      	ldr	r1, [r3, #12]
 800254c:	683b      	ldr	r3, [r7, #0]
 800254e:	689a      	ldr	r2, [r3, #8]
 8002550:	683b      	ldr	r3, [r7, #0]
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	b29b      	uxth	r3, r3
 8002556:	4618      	mov	r0, r3
 8002558:	4603      	mov	r3, r0
 800255a:	005b      	lsls	r3, r3, #1
 800255c:	4403      	add	r3, r0
 800255e:	3b1e      	subs	r3, #30
 8002560:	409a      	lsls	r2, r3
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	681b      	ldr	r3, [r3, #0]
 8002566:	430a      	orrs	r2, r1
 8002568:	60da      	str	r2, [r3, #12]
 800256a:	e022      	b.n	80025b2 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	6919      	ldr	r1, [r3, #16]
 8002572:	683b      	ldr	r3, [r7, #0]
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	b29b      	uxth	r3, r3
 8002578:	461a      	mov	r2, r3
 800257a:	4613      	mov	r3, r2
 800257c:	005b      	lsls	r3, r3, #1
 800257e:	4413      	add	r3, r2
 8002580:	2207      	movs	r2, #7
 8002582:	fa02 f303 	lsl.w	r3, r2, r3
 8002586:	43da      	mvns	r2, r3
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	400a      	ands	r2, r1
 800258e:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	6919      	ldr	r1, [r3, #16]
 8002596:	683b      	ldr	r3, [r7, #0]
 8002598:	689a      	ldr	r2, [r3, #8]
 800259a:	683b      	ldr	r3, [r7, #0]
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	b29b      	uxth	r3, r3
 80025a0:	4618      	mov	r0, r3
 80025a2:	4603      	mov	r3, r0
 80025a4:	005b      	lsls	r3, r3, #1
 80025a6:	4403      	add	r3, r0
 80025a8:	409a      	lsls	r2, r3
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	430a      	orrs	r2, r1
 80025b0:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80025b2:	683b      	ldr	r3, [r7, #0]
 80025b4:	685b      	ldr	r3, [r3, #4]
 80025b6:	2b06      	cmp	r3, #6
 80025b8:	d824      	bhi.n	8002604 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80025c0:	683b      	ldr	r3, [r7, #0]
 80025c2:	685a      	ldr	r2, [r3, #4]
 80025c4:	4613      	mov	r3, r2
 80025c6:	009b      	lsls	r3, r3, #2
 80025c8:	4413      	add	r3, r2
 80025ca:	3b05      	subs	r3, #5
 80025cc:	221f      	movs	r2, #31
 80025ce:	fa02 f303 	lsl.w	r3, r2, r3
 80025d2:	43da      	mvns	r2, r3
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	400a      	ands	r2, r1
 80025da:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80025e2:	683b      	ldr	r3, [r7, #0]
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	b29b      	uxth	r3, r3
 80025e8:	4618      	mov	r0, r3
 80025ea:	683b      	ldr	r3, [r7, #0]
 80025ec:	685a      	ldr	r2, [r3, #4]
 80025ee:	4613      	mov	r3, r2
 80025f0:	009b      	lsls	r3, r3, #2
 80025f2:	4413      	add	r3, r2
 80025f4:	3b05      	subs	r3, #5
 80025f6:	fa00 f203 	lsl.w	r2, r0, r3
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	430a      	orrs	r2, r1
 8002600:	635a      	str	r2, [r3, #52]	; 0x34
 8002602:	e04c      	b.n	800269e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002604:	683b      	ldr	r3, [r7, #0]
 8002606:	685b      	ldr	r3, [r3, #4]
 8002608:	2b0c      	cmp	r3, #12
 800260a:	d824      	bhi.n	8002656 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002612:	683b      	ldr	r3, [r7, #0]
 8002614:	685a      	ldr	r2, [r3, #4]
 8002616:	4613      	mov	r3, r2
 8002618:	009b      	lsls	r3, r3, #2
 800261a:	4413      	add	r3, r2
 800261c:	3b23      	subs	r3, #35	; 0x23
 800261e:	221f      	movs	r2, #31
 8002620:	fa02 f303 	lsl.w	r3, r2, r3
 8002624:	43da      	mvns	r2, r3
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	681b      	ldr	r3, [r3, #0]
 800262a:	400a      	ands	r2, r1
 800262c:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002634:	683b      	ldr	r3, [r7, #0]
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	b29b      	uxth	r3, r3
 800263a:	4618      	mov	r0, r3
 800263c:	683b      	ldr	r3, [r7, #0]
 800263e:	685a      	ldr	r2, [r3, #4]
 8002640:	4613      	mov	r3, r2
 8002642:	009b      	lsls	r3, r3, #2
 8002644:	4413      	add	r3, r2
 8002646:	3b23      	subs	r3, #35	; 0x23
 8002648:	fa00 f203 	lsl.w	r2, r0, r3
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	430a      	orrs	r2, r1
 8002652:	631a      	str	r2, [r3, #48]	; 0x30
 8002654:	e023      	b.n	800269e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800265c:	683b      	ldr	r3, [r7, #0]
 800265e:	685a      	ldr	r2, [r3, #4]
 8002660:	4613      	mov	r3, r2
 8002662:	009b      	lsls	r3, r3, #2
 8002664:	4413      	add	r3, r2
 8002666:	3b41      	subs	r3, #65	; 0x41
 8002668:	221f      	movs	r2, #31
 800266a:	fa02 f303 	lsl.w	r3, r2, r3
 800266e:	43da      	mvns	r2, r3
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	400a      	ands	r2, r1
 8002676:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800267e:	683b      	ldr	r3, [r7, #0]
 8002680:	681b      	ldr	r3, [r3, #0]
 8002682:	b29b      	uxth	r3, r3
 8002684:	4618      	mov	r0, r3
 8002686:	683b      	ldr	r3, [r7, #0]
 8002688:	685a      	ldr	r2, [r3, #4]
 800268a:	4613      	mov	r3, r2
 800268c:	009b      	lsls	r3, r3, #2
 800268e:	4413      	add	r3, r2
 8002690:	3b41      	subs	r3, #65	; 0x41
 8002692:	fa00 f203 	lsl.w	r2, r0, r3
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	430a      	orrs	r2, r1
 800269c:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800269e:	4b22      	ldr	r3, [pc, #136]	; (8002728 <HAL_ADC_ConfigChannel+0x234>)
 80026a0:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	681b      	ldr	r3, [r3, #0]
 80026a6:	4a21      	ldr	r2, [pc, #132]	; (800272c <HAL_ADC_ConfigChannel+0x238>)
 80026a8:	4293      	cmp	r3, r2
 80026aa:	d109      	bne.n	80026c0 <HAL_ADC_ConfigChannel+0x1cc>
 80026ac:	683b      	ldr	r3, [r7, #0]
 80026ae:	681b      	ldr	r3, [r3, #0]
 80026b0:	2b12      	cmp	r3, #18
 80026b2:	d105      	bne.n	80026c0 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 80026b4:	68fb      	ldr	r3, [r7, #12]
 80026b6:	685b      	ldr	r3, [r3, #4]
 80026b8:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 80026bc:	68fb      	ldr	r3, [r7, #12]
 80026be:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	4a19      	ldr	r2, [pc, #100]	; (800272c <HAL_ADC_ConfigChannel+0x238>)
 80026c6:	4293      	cmp	r3, r2
 80026c8:	d123      	bne.n	8002712 <HAL_ADC_ConfigChannel+0x21e>
 80026ca:	683b      	ldr	r3, [r7, #0]
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	2b10      	cmp	r3, #16
 80026d0:	d003      	beq.n	80026da <HAL_ADC_ConfigChannel+0x1e6>
 80026d2:	683b      	ldr	r3, [r7, #0]
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	2b11      	cmp	r3, #17
 80026d8:	d11b      	bne.n	8002712 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80026da:	68fb      	ldr	r3, [r7, #12]
 80026dc:	685b      	ldr	r3, [r3, #4]
 80026de:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 80026e2:	68fb      	ldr	r3, [r7, #12]
 80026e4:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80026e6:	683b      	ldr	r3, [r7, #0]
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	2b10      	cmp	r3, #16
 80026ec:	d111      	bne.n	8002712 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80026ee:	4b10      	ldr	r3, [pc, #64]	; (8002730 <HAL_ADC_ConfigChannel+0x23c>)
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	4a10      	ldr	r2, [pc, #64]	; (8002734 <HAL_ADC_ConfigChannel+0x240>)
 80026f4:	fba2 2303 	umull	r2, r3, r2, r3
 80026f8:	0c9a      	lsrs	r2, r3, #18
 80026fa:	4613      	mov	r3, r2
 80026fc:	009b      	lsls	r3, r3, #2
 80026fe:	4413      	add	r3, r2
 8002700:	005b      	lsls	r3, r3, #1
 8002702:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8002704:	e002      	b.n	800270c <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 8002706:	68bb      	ldr	r3, [r7, #8]
 8002708:	3b01      	subs	r3, #1
 800270a:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 800270c:	68bb      	ldr	r3, [r7, #8]
 800270e:	2b00      	cmp	r3, #0
 8002710:	d1f9      	bne.n	8002706 <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	2200      	movs	r2, #0
 8002716:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 800271a:	2300      	movs	r3, #0
}
 800271c:	4618      	mov	r0, r3
 800271e:	3714      	adds	r7, #20
 8002720:	46bd      	mov	sp, r7
 8002722:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002726:	4770      	bx	lr
 8002728:	40012300 	.word	0x40012300
 800272c:	40012000 	.word	0x40012000
 8002730:	20000000 	.word	0x20000000
 8002734:	431bde83 	.word	0x431bde83

08002738 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002738:	b480      	push	{r7}
 800273a:	b085      	sub	sp, #20
 800273c:	af00      	add	r7, sp, #0
 800273e:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002740:	4b79      	ldr	r3, [pc, #484]	; (8002928 <ADC_Init+0x1f0>)
 8002742:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8002744:	68fb      	ldr	r3, [r7, #12]
 8002746:	685b      	ldr	r3, [r3, #4]
 8002748:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800274c:	68fb      	ldr	r3, [r7, #12]
 800274e:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8002750:	68fb      	ldr	r3, [r7, #12]
 8002752:	685a      	ldr	r2, [r3, #4]
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	685b      	ldr	r3, [r3, #4]
 8002758:	431a      	orrs	r2, r3
 800275a:	68fb      	ldr	r3, [r7, #12]
 800275c:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	685a      	ldr	r2, [r3, #4]
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800276c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	6859      	ldr	r1, [r3, #4]
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	691b      	ldr	r3, [r3, #16]
 8002778:	021a      	lsls	r2, r3, #8
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	430a      	orrs	r2, r1
 8002780:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	681b      	ldr	r3, [r3, #0]
 8002786:	685a      	ldr	r2, [r3, #4]
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8002790:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	6859      	ldr	r1, [r3, #4]
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	689a      	ldr	r2, [r3, #8]
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	430a      	orrs	r2, r1
 80027a2:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	689a      	ldr	r2, [r3, #8]
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80027b2:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	6899      	ldr	r1, [r3, #8]
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	68da      	ldr	r2, [r3, #12]
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	430a      	orrs	r2, r1
 80027c4:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80027ca:	4a58      	ldr	r2, [pc, #352]	; (800292c <ADC_Init+0x1f4>)
 80027cc:	4293      	cmp	r3, r2
 80027ce:	d022      	beq.n	8002816 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	689a      	ldr	r2, [r3, #8]
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80027de:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	6899      	ldr	r1, [r3, #8]
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	430a      	orrs	r2, r1
 80027f0:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	689a      	ldr	r2, [r3, #8]
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	681b      	ldr	r3, [r3, #0]
 80027fc:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002800:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	6899      	ldr	r1, [r3, #8]
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	430a      	orrs	r2, r1
 8002812:	609a      	str	r2, [r3, #8]
 8002814:	e00f      	b.n	8002836 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	689a      	ldr	r2, [r3, #8]
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	681b      	ldr	r3, [r3, #0]
 8002820:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002824:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	689a      	ldr	r2, [r3, #8]
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002834:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	689a      	ldr	r2, [r3, #8]
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	f022 0202 	bic.w	r2, r2, #2
 8002844:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	6899      	ldr	r1, [r3, #8]
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	7e1b      	ldrb	r3, [r3, #24]
 8002850:	005a      	lsls	r2, r3, #1
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	430a      	orrs	r2, r1
 8002858:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002860:	2b00      	cmp	r3, #0
 8002862:	d01b      	beq.n	800289c <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	685a      	ldr	r2, [r3, #4]
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002872:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	685a      	ldr	r2, [r3, #4]
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8002882:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	6859      	ldr	r1, [r3, #4]
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800288e:	3b01      	subs	r3, #1
 8002890:	035a      	lsls	r2, r3, #13
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	430a      	orrs	r2, r1
 8002898:	605a      	str	r2, [r3, #4]
 800289a:	e007      	b.n	80028ac <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	685a      	ldr	r2, [r3, #4]
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80028aa:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 80028ba:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	69db      	ldr	r3, [r3, #28]
 80028c6:	3b01      	subs	r3, #1
 80028c8:	051a      	lsls	r2, r3, #20
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	430a      	orrs	r2, r1
 80028d0:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	689a      	ldr	r2, [r3, #8]
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80028e0:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	6899      	ldr	r1, [r3, #8]
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80028ee:	025a      	lsls	r2, r3, #9
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	430a      	orrs	r2, r1
 80028f6:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	689a      	ldr	r2, [r3, #8]
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002906:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	6899      	ldr	r1, [r3, #8]
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	695b      	ldr	r3, [r3, #20]
 8002912:	029a      	lsls	r2, r3, #10
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	681b      	ldr	r3, [r3, #0]
 8002918:	430a      	orrs	r2, r1
 800291a:	609a      	str	r2, [r3, #8]
}
 800291c:	bf00      	nop
 800291e:	3714      	adds	r7, #20
 8002920:	46bd      	mov	sp, r7
 8002922:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002926:	4770      	bx	lr
 8002928:	40012300 	.word	0x40012300
 800292c:	0f000001 	.word	0x0f000001

08002930 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8002930:	b580      	push	{r7, lr}
 8002932:	b084      	sub	sp, #16
 8002934:	af00      	add	r7, sp, #0
 8002936:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	2b00      	cmp	r3, #0
 800293c:	d101      	bne.n	8002942 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 800293e:	2301      	movs	r3, #1
 8002940:	e0ed      	b.n	8002b1e <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002948:	b2db      	uxtb	r3, r3
 800294a:	2b00      	cmp	r3, #0
 800294c:	d102      	bne.n	8002954 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 800294e:	6878      	ldr	r0, [r7, #4]
 8002950:	f7ff f880 	bl	8001a54 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	681a      	ldr	r2, [r3, #0]
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	f042 0201 	orr.w	r2, r2, #1
 8002962:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002964:	f7ff fbb4 	bl	80020d0 <HAL_GetTick>
 8002968:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800296a:	e012      	b.n	8002992 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 800296c:	f7ff fbb0 	bl	80020d0 <HAL_GetTick>
 8002970:	4602      	mov	r2, r0
 8002972:	68fb      	ldr	r3, [r7, #12]
 8002974:	1ad3      	subs	r3, r2, r3
 8002976:	2b0a      	cmp	r3, #10
 8002978:	d90b      	bls.n	8002992 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800297e:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	2205      	movs	r2, #5
 800298a:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 800298e:	2301      	movs	r3, #1
 8002990:	e0c5      	b.n	8002b1e <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	685b      	ldr	r3, [r3, #4]
 8002998:	f003 0301 	and.w	r3, r3, #1
 800299c:	2b00      	cmp	r3, #0
 800299e:	d0e5      	beq.n	800296c <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	681a      	ldr	r2, [r3, #0]
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	f022 0202 	bic.w	r2, r2, #2
 80029ae:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80029b0:	f7ff fb8e 	bl	80020d0 <HAL_GetTick>
 80029b4:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80029b6:	e012      	b.n	80029de <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80029b8:	f7ff fb8a 	bl	80020d0 <HAL_GetTick>
 80029bc:	4602      	mov	r2, r0
 80029be:	68fb      	ldr	r3, [r7, #12]
 80029c0:	1ad3      	subs	r3, r2, r3
 80029c2:	2b0a      	cmp	r3, #10
 80029c4:	d90b      	bls.n	80029de <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029ca:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	2205      	movs	r2, #5
 80029d6:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 80029da:	2301      	movs	r3, #1
 80029dc:	e09f      	b.n	8002b1e <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	685b      	ldr	r3, [r3, #4]
 80029e4:	f003 0302 	and.w	r3, r3, #2
 80029e8:	2b00      	cmp	r3, #0
 80029ea:	d1e5      	bne.n	80029b8 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	7e1b      	ldrb	r3, [r3, #24]
 80029f0:	2b01      	cmp	r3, #1
 80029f2:	d108      	bne.n	8002a06 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	681a      	ldr	r2, [r3, #0]
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8002a02:	601a      	str	r2, [r3, #0]
 8002a04:	e007      	b.n	8002a16 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	681b      	ldr	r3, [r3, #0]
 8002a0a:	681a      	ldr	r2, [r3, #0]
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002a14:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	7e5b      	ldrb	r3, [r3, #25]
 8002a1a:	2b01      	cmp	r3, #1
 8002a1c:	d108      	bne.n	8002a30 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	681a      	ldr	r2, [r3, #0]
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002a2c:	601a      	str	r2, [r3, #0]
 8002a2e:	e007      	b.n	8002a40 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	681a      	ldr	r2, [r3, #0]
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002a3e:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	7e9b      	ldrb	r3, [r3, #26]
 8002a44:	2b01      	cmp	r3, #1
 8002a46:	d108      	bne.n	8002a5a <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	681a      	ldr	r2, [r3, #0]
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	681b      	ldr	r3, [r3, #0]
 8002a52:	f042 0220 	orr.w	r2, r2, #32
 8002a56:	601a      	str	r2, [r3, #0]
 8002a58:	e007      	b.n	8002a6a <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	681a      	ldr	r2, [r3, #0]
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	f022 0220 	bic.w	r2, r2, #32
 8002a68:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	7edb      	ldrb	r3, [r3, #27]
 8002a6e:	2b01      	cmp	r3, #1
 8002a70:	d108      	bne.n	8002a84 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	681a      	ldr	r2, [r3, #0]
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	f022 0210 	bic.w	r2, r2, #16
 8002a80:	601a      	str	r2, [r3, #0]
 8002a82:	e007      	b.n	8002a94 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	681a      	ldr	r2, [r3, #0]
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	f042 0210 	orr.w	r2, r2, #16
 8002a92:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	7f1b      	ldrb	r3, [r3, #28]
 8002a98:	2b01      	cmp	r3, #1
 8002a9a:	d108      	bne.n	8002aae <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	681a      	ldr	r2, [r3, #0]
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	f042 0208 	orr.w	r2, r2, #8
 8002aaa:	601a      	str	r2, [r3, #0]
 8002aac:	e007      	b.n	8002abe <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	681a      	ldr	r2, [r3, #0]
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	681b      	ldr	r3, [r3, #0]
 8002ab8:	f022 0208 	bic.w	r2, r2, #8
 8002abc:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	7f5b      	ldrb	r3, [r3, #29]
 8002ac2:	2b01      	cmp	r3, #1
 8002ac4:	d108      	bne.n	8002ad8 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	681a      	ldr	r2, [r3, #0]
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	f042 0204 	orr.w	r2, r2, #4
 8002ad4:	601a      	str	r2, [r3, #0]
 8002ad6:	e007      	b.n	8002ae8 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	681a      	ldr	r2, [r3, #0]
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	f022 0204 	bic.w	r2, r2, #4
 8002ae6:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	689a      	ldr	r2, [r3, #8]
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	68db      	ldr	r3, [r3, #12]
 8002af0:	431a      	orrs	r2, r3
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	691b      	ldr	r3, [r3, #16]
 8002af6:	431a      	orrs	r2, r3
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	695b      	ldr	r3, [r3, #20]
 8002afc:	ea42 0103 	orr.w	r1, r2, r3
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	685b      	ldr	r3, [r3, #4]
 8002b04:	1e5a      	subs	r2, r3, #1
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	430a      	orrs	r2, r1
 8002b0c:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	2200      	movs	r2, #0
 8002b12:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	2201      	movs	r2, #1
 8002b18:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8002b1c:	2300      	movs	r3, #0
}
 8002b1e:	4618      	mov	r0, r3
 8002b20:	3710      	adds	r7, #16
 8002b22:	46bd      	mov	sp, r7
 8002b24:	bd80      	pop	{r7, pc}
	...

08002b28 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
 8002b28:	b480      	push	{r7}
 8002b2a:	b087      	sub	sp, #28
 8002b2c:	af00      	add	r7, sp, #0
 8002b2e:	6078      	str	r0, [r7, #4]
 8002b30:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002b3e:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 8002b40:	7cfb      	ldrb	r3, [r7, #19]
 8002b42:	2b01      	cmp	r3, #1
 8002b44:	d003      	beq.n	8002b4e <HAL_CAN_ConfigFilter+0x26>
 8002b46:	7cfb      	ldrb	r3, [r7, #19]
 8002b48:	2b02      	cmp	r3, #2
 8002b4a:	f040 80be 	bne.w	8002cca <HAL_CAN_ConfigFilter+0x1a2>
      assert_param(IS_CAN_FILTER_BANK_DUAL(sFilterConfig->SlaveStartFilterBank));
    }
#elif defined(CAN2)
    /* CAN1 and CAN2 are dual instances with 28 common filters banks */
    /* Select master instance to access the filter banks */
    can_ip = CAN1;
 8002b4e:	4b65      	ldr	r3, [pc, #404]	; (8002ce4 <HAL_CAN_ConfigFilter+0x1bc>)
 8002b50:	617b      	str	r3, [r7, #20]
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8002b52:	697b      	ldr	r3, [r7, #20]
 8002b54:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8002b58:	f043 0201 	orr.w	r2, r3, #1
 8002b5c:	697b      	ldr	r3, [r7, #20]
 8002b5e:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
      SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
    }

#elif defined(CAN2)
    /* Select the start filter number of CAN2 slave instance */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 8002b62:	697b      	ldr	r3, [r7, #20]
 8002b64:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8002b68:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 8002b6c:	697b      	ldr	r3, [r7, #20]
 8002b6e:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 8002b72:	697b      	ldr	r3, [r7, #20]
 8002b74:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8002b78:	683b      	ldr	r3, [r7, #0]
 8002b7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b7c:	021b      	lsls	r3, r3, #8
 8002b7e:	431a      	orrs	r2, r3
 8002b80:	697b      	ldr	r3, [r7, #20]
 8002b82:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8002b86:	683b      	ldr	r3, [r7, #0]
 8002b88:	695b      	ldr	r3, [r3, #20]
 8002b8a:	f003 031f 	and.w	r3, r3, #31
 8002b8e:	2201      	movs	r2, #1
 8002b90:	fa02 f303 	lsl.w	r3, r2, r3
 8002b94:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8002b96:	697b      	ldr	r3, [r7, #20]
 8002b98:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8002b9c:	68fb      	ldr	r3, [r7, #12]
 8002b9e:	43db      	mvns	r3, r3
 8002ba0:	401a      	ands	r2, r3
 8002ba2:	697b      	ldr	r3, [r7, #20]
 8002ba4:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8002ba8:	683b      	ldr	r3, [r7, #0]
 8002baa:	69db      	ldr	r3, [r3, #28]
 8002bac:	2b00      	cmp	r3, #0
 8002bae:	d123      	bne.n	8002bf8 <HAL_CAN_ConfigFilter+0xd0>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8002bb0:	697b      	ldr	r3, [r7, #20]
 8002bb2:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8002bb6:	68fb      	ldr	r3, [r7, #12]
 8002bb8:	43db      	mvns	r3, r3
 8002bba:	401a      	ands	r2, r3
 8002bbc:	697b      	ldr	r3, [r7, #20]
 8002bbe:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8002bc2:	683b      	ldr	r3, [r7, #0]
 8002bc4:	68db      	ldr	r3, [r3, #12]
 8002bc6:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8002bc8:	683b      	ldr	r3, [r7, #0]
 8002bca:	685b      	ldr	r3, [r3, #4]
 8002bcc:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8002bce:	683a      	ldr	r2, [r7, #0]
 8002bd0:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8002bd2:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8002bd4:	697b      	ldr	r3, [r7, #20]
 8002bd6:	3248      	adds	r2, #72	; 0x48
 8002bd8:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8002bdc:	683b      	ldr	r3, [r7, #0]
 8002bde:	689b      	ldr	r3, [r3, #8]
 8002be0:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8002be2:	683b      	ldr	r3, [r7, #0]
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8002be8:	683b      	ldr	r3, [r7, #0]
 8002bea:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8002bec:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8002bee:	6979      	ldr	r1, [r7, #20]
 8002bf0:	3348      	adds	r3, #72	; 0x48
 8002bf2:	00db      	lsls	r3, r3, #3
 8002bf4:	440b      	add	r3, r1
 8002bf6:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8002bf8:	683b      	ldr	r3, [r7, #0]
 8002bfa:	69db      	ldr	r3, [r3, #28]
 8002bfc:	2b01      	cmp	r3, #1
 8002bfe:	d122      	bne.n	8002c46 <HAL_CAN_ConfigFilter+0x11e>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8002c00:	697b      	ldr	r3, [r7, #20]
 8002c02:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8002c06:	68fb      	ldr	r3, [r7, #12]
 8002c08:	431a      	orrs	r2, r3
 8002c0a:	697b      	ldr	r3, [r7, #20]
 8002c0c:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8002c10:	683b      	ldr	r3, [r7, #0]
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8002c16:	683b      	ldr	r3, [r7, #0]
 8002c18:	685b      	ldr	r3, [r3, #4]
 8002c1a:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8002c1c:	683a      	ldr	r2, [r7, #0]
 8002c1e:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8002c20:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8002c22:	697b      	ldr	r3, [r7, #20]
 8002c24:	3248      	adds	r2, #72	; 0x48
 8002c26:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8002c2a:	683b      	ldr	r3, [r7, #0]
 8002c2c:	689b      	ldr	r3, [r3, #8]
 8002c2e:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8002c30:	683b      	ldr	r3, [r7, #0]
 8002c32:	68db      	ldr	r3, [r3, #12]
 8002c34:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8002c36:	683b      	ldr	r3, [r7, #0]
 8002c38:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8002c3a:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8002c3c:	6979      	ldr	r1, [r7, #20]
 8002c3e:	3348      	adds	r3, #72	; 0x48
 8002c40:	00db      	lsls	r3, r3, #3
 8002c42:	440b      	add	r3, r1
 8002c44:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8002c46:	683b      	ldr	r3, [r7, #0]
 8002c48:	699b      	ldr	r3, [r3, #24]
 8002c4a:	2b00      	cmp	r3, #0
 8002c4c:	d109      	bne.n	8002c62 <HAL_CAN_ConfigFilter+0x13a>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8002c4e:	697b      	ldr	r3, [r7, #20]
 8002c50:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8002c54:	68fb      	ldr	r3, [r7, #12]
 8002c56:	43db      	mvns	r3, r3
 8002c58:	401a      	ands	r2, r3
 8002c5a:	697b      	ldr	r3, [r7, #20]
 8002c5c:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 8002c60:	e007      	b.n	8002c72 <HAL_CAN_ConfigFilter+0x14a>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8002c62:	697b      	ldr	r3, [r7, #20]
 8002c64:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8002c68:	68fb      	ldr	r3, [r7, #12]
 8002c6a:	431a      	orrs	r2, r3
 8002c6c:	697b      	ldr	r3, [r7, #20]
 8002c6e:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8002c72:	683b      	ldr	r3, [r7, #0]
 8002c74:	691b      	ldr	r3, [r3, #16]
 8002c76:	2b00      	cmp	r3, #0
 8002c78:	d109      	bne.n	8002c8e <HAL_CAN_ConfigFilter+0x166>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8002c7a:	697b      	ldr	r3, [r7, #20]
 8002c7c:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8002c80:	68fb      	ldr	r3, [r7, #12]
 8002c82:	43db      	mvns	r3, r3
 8002c84:	401a      	ands	r2, r3
 8002c86:	697b      	ldr	r3, [r7, #20]
 8002c88:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 8002c8c:	e007      	b.n	8002c9e <HAL_CAN_ConfigFilter+0x176>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8002c8e:	697b      	ldr	r3, [r7, #20]
 8002c90:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8002c94:	68fb      	ldr	r3, [r7, #12]
 8002c96:	431a      	orrs	r2, r3
 8002c98:	697b      	ldr	r3, [r7, #20]
 8002c9a:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8002c9e:	683b      	ldr	r3, [r7, #0]
 8002ca0:	6a1b      	ldr	r3, [r3, #32]
 8002ca2:	2b01      	cmp	r3, #1
 8002ca4:	d107      	bne.n	8002cb6 <HAL_CAN_ConfigFilter+0x18e>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8002ca6:	697b      	ldr	r3, [r7, #20]
 8002ca8:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8002cac:	68fb      	ldr	r3, [r7, #12]
 8002cae:	431a      	orrs	r2, r3
 8002cb0:	697b      	ldr	r3, [r7, #20]
 8002cb2:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8002cb6:	697b      	ldr	r3, [r7, #20]
 8002cb8:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8002cbc:	f023 0201 	bic.w	r2, r3, #1
 8002cc0:	697b      	ldr	r3, [r7, #20]
 8002cc2:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 8002cc6:	2300      	movs	r3, #0
 8002cc8:	e006      	b.n	8002cd8 <HAL_CAN_ConfigFilter+0x1b0>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002cce:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8002cd6:	2301      	movs	r3, #1
  }
}
 8002cd8:	4618      	mov	r0, r3
 8002cda:	371c      	adds	r7, #28
 8002cdc:	46bd      	mov	sp, r7
 8002cde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ce2:	4770      	bx	lr
 8002ce4:	40006400 	.word	0x40006400

08002ce8 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8002ce8:	b580      	push	{r7, lr}
 8002cea:	b084      	sub	sp, #16
 8002cec:	af00      	add	r7, sp, #0
 8002cee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002cf6:	b2db      	uxtb	r3, r3
 8002cf8:	2b01      	cmp	r3, #1
 8002cfa:	d12e      	bne.n	8002d5a <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	2202      	movs	r2, #2
 8002d00:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	681a      	ldr	r2, [r3, #0]
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	f022 0201 	bic.w	r2, r2, #1
 8002d12:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8002d14:	f7ff f9dc 	bl	80020d0 <HAL_GetTick>
 8002d18:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8002d1a:	e012      	b.n	8002d42 <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002d1c:	f7ff f9d8 	bl	80020d0 <HAL_GetTick>
 8002d20:	4602      	mov	r2, r0
 8002d22:	68fb      	ldr	r3, [r7, #12]
 8002d24:	1ad3      	subs	r3, r2, r3
 8002d26:	2b0a      	cmp	r3, #10
 8002d28:	d90b      	bls.n	8002d42 <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d2e:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	2205      	movs	r2, #5
 8002d3a:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8002d3e:	2301      	movs	r3, #1
 8002d40:	e012      	b.n	8002d68 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	685b      	ldr	r3, [r3, #4]
 8002d48:	f003 0301 	and.w	r3, r3, #1
 8002d4c:	2b00      	cmp	r3, #0
 8002d4e:	d1e5      	bne.n	8002d1c <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	2200      	movs	r2, #0
 8002d54:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 8002d56:	2300      	movs	r3, #0
 8002d58:	e006      	b.n	8002d68 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d5e:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8002d66:	2301      	movs	r3, #1
  }
}
 8002d68:	4618      	mov	r0, r3
 8002d6a:	3710      	adds	r7, #16
 8002d6c:	46bd      	mov	sp, r7
 8002d6e:	bd80      	pop	{r7, pc}

08002d70 <HAL_CAN_AddTxMessage>:
  *         the TxMailbox used to store the Tx message.
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, CAN_TxHeaderTypeDef *pHeader, uint8_t aData[], uint32_t *pTxMailbox)
{
 8002d70:	b480      	push	{r7}
 8002d72:	b089      	sub	sp, #36	; 0x24
 8002d74:	af00      	add	r7, sp, #0
 8002d76:	60f8      	str	r0, [r7, #12]
 8002d78:	60b9      	str	r1, [r7, #8]
 8002d7a:	607a      	str	r2, [r7, #4]
 8002d7c:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 8002d7e:	68fb      	ldr	r3, [r7, #12]
 8002d80:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002d84:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8002d86:	68fb      	ldr	r3, [r7, #12]
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	689b      	ldr	r3, [r3, #8]
 8002d8c:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8002d8e:	7ffb      	ldrb	r3, [r7, #31]
 8002d90:	2b01      	cmp	r3, #1
 8002d92:	d003      	beq.n	8002d9c <HAL_CAN_AddTxMessage+0x2c>
 8002d94:	7ffb      	ldrb	r3, [r7, #31]
 8002d96:	2b02      	cmp	r3, #2
 8002d98:	f040 80b8 	bne.w	8002f0c <HAL_CAN_AddTxMessage+0x19c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8002d9c:	69bb      	ldr	r3, [r7, #24]
 8002d9e:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8002da2:	2b00      	cmp	r3, #0
 8002da4:	d10a      	bne.n	8002dbc <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8002da6:	69bb      	ldr	r3, [r7, #24]
 8002da8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8002dac:	2b00      	cmp	r3, #0
 8002dae:	d105      	bne.n	8002dbc <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 8002db0:	69bb      	ldr	r3, [r7, #24]
 8002db2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8002db6:	2b00      	cmp	r3, #0
 8002db8:	f000 80a0 	beq.w	8002efc <HAL_CAN_AddTxMessage+0x18c>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8002dbc:	69bb      	ldr	r3, [r7, #24]
 8002dbe:	0e1b      	lsrs	r3, r3, #24
 8002dc0:	f003 0303 	and.w	r3, r3, #3
 8002dc4:	617b      	str	r3, [r7, #20]

      /* Check transmit mailbox value */
      if (transmitmailbox > 2U)
 8002dc6:	697b      	ldr	r3, [r7, #20]
 8002dc8:	2b02      	cmp	r3, #2
 8002dca:	d907      	bls.n	8002ddc <HAL_CAN_AddTxMessage+0x6c>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_INTERNAL;
 8002dcc:	68fb      	ldr	r3, [r7, #12]
 8002dce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002dd0:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8002dd4:	68fb      	ldr	r3, [r7, #12]
 8002dd6:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8002dd8:	2301      	movs	r3, #1
 8002dda:	e09e      	b.n	8002f1a <HAL_CAN_AddTxMessage+0x1aa>
      }

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8002ddc:	2201      	movs	r2, #1
 8002dde:	697b      	ldr	r3, [r7, #20]
 8002de0:	409a      	lsls	r2, r3
 8002de2:	683b      	ldr	r3, [r7, #0]
 8002de4:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 8002de6:	68bb      	ldr	r3, [r7, #8]
 8002de8:	689b      	ldr	r3, [r3, #8]
 8002dea:	2b00      	cmp	r3, #0
 8002dec:	d10d      	bne.n	8002e0a <HAL_CAN_AddTxMessage+0x9a>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8002dee:	68bb      	ldr	r3, [r7, #8]
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 8002df4:	68bb      	ldr	r3, [r7, #8]
 8002df6:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8002df8:	68f9      	ldr	r1, [r7, #12]
 8002dfa:	6809      	ldr	r1, [r1, #0]
 8002dfc:	431a      	orrs	r2, r3
 8002dfe:	697b      	ldr	r3, [r7, #20]
 8002e00:	3318      	adds	r3, #24
 8002e02:	011b      	lsls	r3, r3, #4
 8002e04:	440b      	add	r3, r1
 8002e06:	601a      	str	r2, [r3, #0]
 8002e08:	e00f      	b.n	8002e2a <HAL_CAN_AddTxMessage+0xba>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002e0a:	68bb      	ldr	r3, [r7, #8]
 8002e0c:	685b      	ldr	r3, [r3, #4]
 8002e0e:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 8002e10:	68bb      	ldr	r3, [r7, #8]
 8002e12:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002e14:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 8002e16:	68bb      	ldr	r3, [r7, #8]
 8002e18:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002e1a:	68f9      	ldr	r1, [r7, #12]
 8002e1c:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 8002e1e:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002e20:	697b      	ldr	r3, [r7, #20]
 8002e22:	3318      	adds	r3, #24
 8002e24:	011b      	lsls	r3, r3, #4
 8002e26:	440b      	add	r3, r1
 8002e28:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8002e2a:	68fb      	ldr	r3, [r7, #12]
 8002e2c:	6819      	ldr	r1, [r3, #0]
 8002e2e:	68bb      	ldr	r3, [r7, #8]
 8002e30:	691a      	ldr	r2, [r3, #16]
 8002e32:	697b      	ldr	r3, [r7, #20]
 8002e34:	3318      	adds	r3, #24
 8002e36:	011b      	lsls	r3, r3, #4
 8002e38:	440b      	add	r3, r1
 8002e3a:	3304      	adds	r3, #4
 8002e3c:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 8002e3e:	68bb      	ldr	r3, [r7, #8]
 8002e40:	7d1b      	ldrb	r3, [r3, #20]
 8002e42:	2b01      	cmp	r3, #1
 8002e44:	d111      	bne.n	8002e6a <HAL_CAN_AddTxMessage+0xfa>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8002e46:	68fb      	ldr	r3, [r7, #12]
 8002e48:	681a      	ldr	r2, [r3, #0]
 8002e4a:	697b      	ldr	r3, [r7, #20]
 8002e4c:	3318      	adds	r3, #24
 8002e4e:	011b      	lsls	r3, r3, #4
 8002e50:	4413      	add	r3, r2
 8002e52:	3304      	adds	r3, #4
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	68fa      	ldr	r2, [r7, #12]
 8002e58:	6811      	ldr	r1, [r2, #0]
 8002e5a:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002e5e:	697b      	ldr	r3, [r7, #20]
 8002e60:	3318      	adds	r3, #24
 8002e62:	011b      	lsls	r3, r3, #4
 8002e64:	440b      	add	r3, r1
 8002e66:	3304      	adds	r3, #4
 8002e68:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	3307      	adds	r3, #7
 8002e6e:	781b      	ldrb	r3, [r3, #0]
 8002e70:	061a      	lsls	r2, r3, #24
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	3306      	adds	r3, #6
 8002e76:	781b      	ldrb	r3, [r3, #0]
 8002e78:	041b      	lsls	r3, r3, #16
 8002e7a:	431a      	orrs	r2, r3
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	3305      	adds	r3, #5
 8002e80:	781b      	ldrb	r3, [r3, #0]
 8002e82:	021b      	lsls	r3, r3, #8
 8002e84:	4313      	orrs	r3, r2
 8002e86:	687a      	ldr	r2, [r7, #4]
 8002e88:	3204      	adds	r2, #4
 8002e8a:	7812      	ldrb	r2, [r2, #0]
 8002e8c:	4610      	mov	r0, r2
 8002e8e:	68fa      	ldr	r2, [r7, #12]
 8002e90:	6811      	ldr	r1, [r2, #0]
 8002e92:	ea43 0200 	orr.w	r2, r3, r0
 8002e96:	697b      	ldr	r3, [r7, #20]
 8002e98:	011b      	lsls	r3, r3, #4
 8002e9a:	440b      	add	r3, r1
 8002e9c:	f503 73c6 	add.w	r3, r3, #396	; 0x18c
 8002ea0:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	3303      	adds	r3, #3
 8002ea6:	781b      	ldrb	r3, [r3, #0]
 8002ea8:	061a      	lsls	r2, r3, #24
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	3302      	adds	r3, #2
 8002eae:	781b      	ldrb	r3, [r3, #0]
 8002eb0:	041b      	lsls	r3, r3, #16
 8002eb2:	431a      	orrs	r2, r3
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	3301      	adds	r3, #1
 8002eb8:	781b      	ldrb	r3, [r3, #0]
 8002eba:	021b      	lsls	r3, r3, #8
 8002ebc:	4313      	orrs	r3, r2
 8002ebe:	687a      	ldr	r2, [r7, #4]
 8002ec0:	7812      	ldrb	r2, [r2, #0]
 8002ec2:	4610      	mov	r0, r2
 8002ec4:	68fa      	ldr	r2, [r7, #12]
 8002ec6:	6811      	ldr	r1, [r2, #0]
 8002ec8:	ea43 0200 	orr.w	r2, r3, r0
 8002ecc:	697b      	ldr	r3, [r7, #20]
 8002ece:	011b      	lsls	r3, r3, #4
 8002ed0:	440b      	add	r3, r1
 8002ed2:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 8002ed6:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8002ed8:	68fb      	ldr	r3, [r7, #12]
 8002eda:	681a      	ldr	r2, [r3, #0]
 8002edc:	697b      	ldr	r3, [r7, #20]
 8002ede:	3318      	adds	r3, #24
 8002ee0:	011b      	lsls	r3, r3, #4
 8002ee2:	4413      	add	r3, r2
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	68fa      	ldr	r2, [r7, #12]
 8002ee8:	6811      	ldr	r1, [r2, #0]
 8002eea:	f043 0201 	orr.w	r2, r3, #1
 8002eee:	697b      	ldr	r3, [r7, #20]
 8002ef0:	3318      	adds	r3, #24
 8002ef2:	011b      	lsls	r3, r3, #4
 8002ef4:	440b      	add	r3, r1
 8002ef6:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 8002ef8:	2300      	movs	r3, #0
 8002efa:	e00e      	b.n	8002f1a <HAL_CAN_AddTxMessage+0x1aa>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8002efc:	68fb      	ldr	r3, [r7, #12]
 8002efe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f00:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8002f04:	68fb      	ldr	r3, [r7, #12]
 8002f06:	625a      	str	r2, [r3, #36]	; 0x24

      return HAL_ERROR;
 8002f08:	2301      	movs	r3, #1
 8002f0a:	e006      	b.n	8002f1a <HAL_CAN_AddTxMessage+0x1aa>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8002f0c:	68fb      	ldr	r3, [r7, #12]
 8002f0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f10:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8002f14:	68fb      	ldr	r3, [r7, #12]
 8002f16:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8002f18:	2301      	movs	r3, #1
  }
}
 8002f1a:	4618      	mov	r0, r3
 8002f1c:	3724      	adds	r7, #36	; 0x24
 8002f1e:	46bd      	mov	sp, r7
 8002f20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f24:	4770      	bx	lr

08002f26 <HAL_CAN_GetRxMessage>:
  *         of the Rx frame will be stored.
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo, CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8002f26:	b480      	push	{r7}
 8002f28:	b087      	sub	sp, #28
 8002f2a:	af00      	add	r7, sp, #0
 8002f2c:	60f8      	str	r0, [r7, #12]
 8002f2e:	60b9      	str	r1, [r7, #8]
 8002f30:	607a      	str	r2, [r7, #4]
 8002f32:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8002f34:	68fb      	ldr	r3, [r7, #12]
 8002f36:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002f3a:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8002f3c:	7dfb      	ldrb	r3, [r7, #23]
 8002f3e:	2b01      	cmp	r3, #1
 8002f40:	d003      	beq.n	8002f4a <HAL_CAN_GetRxMessage+0x24>
 8002f42:	7dfb      	ldrb	r3, [r7, #23]
 8002f44:	2b02      	cmp	r3, #2
 8002f46:	f040 80f3 	bne.w	8003130 <HAL_CAN_GetRxMessage+0x20a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8002f4a:	68bb      	ldr	r3, [r7, #8]
 8002f4c:	2b00      	cmp	r3, #0
 8002f4e:	d10e      	bne.n	8002f6e <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8002f50:	68fb      	ldr	r3, [r7, #12]
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	68db      	ldr	r3, [r3, #12]
 8002f56:	f003 0303 	and.w	r3, r3, #3
 8002f5a:	2b00      	cmp	r3, #0
 8002f5c:	d116      	bne.n	8002f8c <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8002f5e:	68fb      	ldr	r3, [r7, #12]
 8002f60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f62:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8002f66:	68fb      	ldr	r3, [r7, #12]
 8002f68:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8002f6a:	2301      	movs	r3, #1
 8002f6c:	e0e7      	b.n	800313e <HAL_CAN_GetRxMessage+0x218>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8002f6e:	68fb      	ldr	r3, [r7, #12]
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	691b      	ldr	r3, [r3, #16]
 8002f74:	f003 0303 	and.w	r3, r3, #3
 8002f78:	2b00      	cmp	r3, #0
 8002f7a:	d107      	bne.n	8002f8c <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8002f7c:	68fb      	ldr	r3, [r7, #12]
 8002f7e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f80:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8002f84:	68fb      	ldr	r3, [r7, #12]
 8002f86:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8002f88:	2301      	movs	r3, #1
 8002f8a:	e0d8      	b.n	800313e <HAL_CAN_GetRxMessage+0x218>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8002f8c:	68fb      	ldr	r3, [r7, #12]
 8002f8e:	681a      	ldr	r2, [r3, #0]
 8002f90:	68bb      	ldr	r3, [r7, #8]
 8002f92:	331b      	adds	r3, #27
 8002f94:	011b      	lsls	r3, r3, #4
 8002f96:	4413      	add	r3, r2
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	f003 0204 	and.w	r2, r3, #4
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	689b      	ldr	r3, [r3, #8]
 8002fa6:	2b00      	cmp	r3, #0
 8002fa8:	d10c      	bne.n	8002fc4 <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8002faa:	68fb      	ldr	r3, [r7, #12]
 8002fac:	681a      	ldr	r2, [r3, #0]
 8002fae:	68bb      	ldr	r3, [r7, #8]
 8002fb0:	331b      	adds	r3, #27
 8002fb2:	011b      	lsls	r3, r3, #4
 8002fb4:	4413      	add	r3, r2
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	0d5b      	lsrs	r3, r3, #21
 8002fba:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	601a      	str	r2, [r3, #0]
 8002fc2:	e00b      	b.n	8002fdc <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8002fc4:	68fb      	ldr	r3, [r7, #12]
 8002fc6:	681a      	ldr	r2, [r3, #0]
 8002fc8:	68bb      	ldr	r3, [r7, #8]
 8002fca:	331b      	adds	r3, #27
 8002fcc:	011b      	lsls	r3, r3, #4
 8002fce:	4413      	add	r3, r2
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	08db      	lsrs	r3, r3, #3
 8002fd4:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 8002fdc:	68fb      	ldr	r3, [r7, #12]
 8002fde:	681a      	ldr	r2, [r3, #0]
 8002fe0:	68bb      	ldr	r3, [r7, #8]
 8002fe2:	331b      	adds	r3, #27
 8002fe4:	011b      	lsls	r3, r3, #4
 8002fe6:	4413      	add	r3, r2
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	f003 0202 	and.w	r2, r3, #2
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	60da      	str	r2, [r3, #12]
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8002ff2:	68fb      	ldr	r3, [r7, #12]
 8002ff4:	681a      	ldr	r2, [r3, #0]
 8002ff6:	68bb      	ldr	r3, [r7, #8]
 8002ff8:	331b      	adds	r3, #27
 8002ffa:	011b      	lsls	r3, r3, #4
 8002ffc:	4413      	add	r3, r2
 8002ffe:	3304      	adds	r3, #4
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	f003 020f 	and.w	r2, r3, #15
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	611a      	str	r2, [r3, #16]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 800300a:	68fb      	ldr	r3, [r7, #12]
 800300c:	681a      	ldr	r2, [r3, #0]
 800300e:	68bb      	ldr	r3, [r7, #8]
 8003010:	331b      	adds	r3, #27
 8003012:	011b      	lsls	r3, r3, #4
 8003014:	4413      	add	r3, r2
 8003016:	3304      	adds	r3, #4
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	0a1b      	lsrs	r3, r3, #8
 800301c:	b2da      	uxtb	r2, r3
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8003022:	68fb      	ldr	r3, [r7, #12]
 8003024:	681a      	ldr	r2, [r3, #0]
 8003026:	68bb      	ldr	r3, [r7, #8]
 8003028:	331b      	adds	r3, #27
 800302a:	011b      	lsls	r3, r3, #4
 800302c:	4413      	add	r3, r2
 800302e:	3304      	adds	r3, #4
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	0c1b      	lsrs	r3, r3, #16
 8003034:	b29a      	uxth	r2, r3
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 800303a:	68fb      	ldr	r3, [r7, #12]
 800303c:	681a      	ldr	r2, [r3, #0]
 800303e:	68bb      	ldr	r3, [r7, #8]
 8003040:	011b      	lsls	r3, r3, #4
 8003042:	4413      	add	r3, r2
 8003044:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	b2da      	uxtb	r2, r3
 800304c:	683b      	ldr	r3, [r7, #0]
 800304e:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8003050:	68fb      	ldr	r3, [r7, #12]
 8003052:	681a      	ldr	r2, [r3, #0]
 8003054:	68bb      	ldr	r3, [r7, #8]
 8003056:	011b      	lsls	r3, r3, #4
 8003058:	4413      	add	r3, r2
 800305a:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	0a1a      	lsrs	r2, r3, #8
 8003062:	683b      	ldr	r3, [r7, #0]
 8003064:	3301      	adds	r3, #1
 8003066:	b2d2      	uxtb	r2, r2
 8003068:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 800306a:	68fb      	ldr	r3, [r7, #12]
 800306c:	681a      	ldr	r2, [r3, #0]
 800306e:	68bb      	ldr	r3, [r7, #8]
 8003070:	011b      	lsls	r3, r3, #4
 8003072:	4413      	add	r3, r2
 8003074:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	0c1a      	lsrs	r2, r3, #16
 800307c:	683b      	ldr	r3, [r7, #0]
 800307e:	3302      	adds	r3, #2
 8003080:	b2d2      	uxtb	r2, r2
 8003082:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8003084:	68fb      	ldr	r3, [r7, #12]
 8003086:	681a      	ldr	r2, [r3, #0]
 8003088:	68bb      	ldr	r3, [r7, #8]
 800308a:	011b      	lsls	r3, r3, #4
 800308c:	4413      	add	r3, r2
 800308e:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	0e1a      	lsrs	r2, r3, #24
 8003096:	683b      	ldr	r3, [r7, #0]
 8003098:	3303      	adds	r3, #3
 800309a:	b2d2      	uxtb	r2, r2
 800309c:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 800309e:	68fb      	ldr	r3, [r7, #12]
 80030a0:	681a      	ldr	r2, [r3, #0]
 80030a2:	68bb      	ldr	r3, [r7, #8]
 80030a4:	011b      	lsls	r3, r3, #4
 80030a6:	4413      	add	r3, r2
 80030a8:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 80030ac:	681a      	ldr	r2, [r3, #0]
 80030ae:	683b      	ldr	r3, [r7, #0]
 80030b0:	3304      	adds	r3, #4
 80030b2:	b2d2      	uxtb	r2, r2
 80030b4:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 80030b6:	68fb      	ldr	r3, [r7, #12]
 80030b8:	681a      	ldr	r2, [r3, #0]
 80030ba:	68bb      	ldr	r3, [r7, #8]
 80030bc:	011b      	lsls	r3, r3, #4
 80030be:	4413      	add	r3, r2
 80030c0:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	0a1a      	lsrs	r2, r3, #8
 80030c8:	683b      	ldr	r3, [r7, #0]
 80030ca:	3305      	adds	r3, #5
 80030cc:	b2d2      	uxtb	r2, r2
 80030ce:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 80030d0:	68fb      	ldr	r3, [r7, #12]
 80030d2:	681a      	ldr	r2, [r3, #0]
 80030d4:	68bb      	ldr	r3, [r7, #8]
 80030d6:	011b      	lsls	r3, r3, #4
 80030d8:	4413      	add	r3, r2
 80030da:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	0c1a      	lsrs	r2, r3, #16
 80030e2:	683b      	ldr	r3, [r7, #0]
 80030e4:	3306      	adds	r3, #6
 80030e6:	b2d2      	uxtb	r2, r2
 80030e8:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 80030ea:	68fb      	ldr	r3, [r7, #12]
 80030ec:	681a      	ldr	r2, [r3, #0]
 80030ee:	68bb      	ldr	r3, [r7, #8]
 80030f0:	011b      	lsls	r3, r3, #4
 80030f2:	4413      	add	r3, r2
 80030f4:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	0e1a      	lsrs	r2, r3, #24
 80030fc:	683b      	ldr	r3, [r7, #0]
 80030fe:	3307      	adds	r3, #7
 8003100:	b2d2      	uxtb	r2, r2
 8003102:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8003104:	68bb      	ldr	r3, [r7, #8]
 8003106:	2b00      	cmp	r3, #0
 8003108:	d108      	bne.n	800311c <HAL_CAN_GetRxMessage+0x1f6>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 800310a:	68fb      	ldr	r3, [r7, #12]
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	68da      	ldr	r2, [r3, #12]
 8003110:	68fb      	ldr	r3, [r7, #12]
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	f042 0220 	orr.w	r2, r2, #32
 8003118:	60da      	str	r2, [r3, #12]
 800311a:	e007      	b.n	800312c <HAL_CAN_GetRxMessage+0x206>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 800311c:	68fb      	ldr	r3, [r7, #12]
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	691a      	ldr	r2, [r3, #16]
 8003122:	68fb      	ldr	r3, [r7, #12]
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	f042 0220 	orr.w	r2, r2, #32
 800312a:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 800312c:	2300      	movs	r3, #0
 800312e:	e006      	b.n	800313e <HAL_CAN_GetRxMessage+0x218>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8003130:	68fb      	ldr	r3, [r7, #12]
 8003132:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003134:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8003138:	68fb      	ldr	r3, [r7, #12]
 800313a:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800313c:	2301      	movs	r3, #1
  }
}
 800313e:	4618      	mov	r0, r3
 8003140:	371c      	adds	r7, #28
 8003142:	46bd      	mov	sp, r7
 8003144:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003148:	4770      	bx	lr

0800314a <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 800314a:	b480      	push	{r7}
 800314c:	b085      	sub	sp, #20
 800314e:	af00      	add	r7, sp, #0
 8003150:	6078      	str	r0, [r7, #4]
 8003152:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	f893 3020 	ldrb.w	r3, [r3, #32]
 800315a:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 800315c:	7bfb      	ldrb	r3, [r7, #15]
 800315e:	2b01      	cmp	r3, #1
 8003160:	d002      	beq.n	8003168 <HAL_CAN_ActivateNotification+0x1e>
 8003162:	7bfb      	ldrb	r3, [r7, #15]
 8003164:	2b02      	cmp	r3, #2
 8003166:	d109      	bne.n	800317c <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	6959      	ldr	r1, [r3, #20]
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	683a      	ldr	r2, [r7, #0]
 8003174:	430a      	orrs	r2, r1
 8003176:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 8003178:	2300      	movs	r3, #0
 800317a:	e006      	b.n	800318a <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003180:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8003188:	2301      	movs	r3, #1
  }
}
 800318a:	4618      	mov	r0, r3
 800318c:	3714      	adds	r7, #20
 800318e:	46bd      	mov	sp, r7
 8003190:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003194:	4770      	bx	lr

08003196 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 8003196:	b580      	push	{r7, lr}
 8003198:	b08a      	sub	sp, #40	; 0x28
 800319a:	af00      	add	r7, sp, #0
 800319c:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 800319e:	2300      	movs	r3, #0
 80031a0:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	695b      	ldr	r3, [r3, #20]
 80031a8:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	685b      	ldr	r3, [r3, #4]
 80031b0:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	689b      	ldr	r3, [r3, #8]
 80031b8:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	68db      	ldr	r3, [r3, #12]
 80031c0:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	691b      	ldr	r3, [r3, #16]
 80031c8:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	699b      	ldr	r3, [r3, #24]
 80031d0:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 80031d2:	6a3b      	ldr	r3, [r7, #32]
 80031d4:	f003 0301 	and.w	r3, r3, #1
 80031d8:	2b00      	cmp	r3, #0
 80031da:	d07c      	beq.n	80032d6 <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 80031dc:	69bb      	ldr	r3, [r7, #24]
 80031de:	f003 0301 	and.w	r3, r3, #1
 80031e2:	2b00      	cmp	r3, #0
 80031e4:	d023      	beq.n	800322e <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	681b      	ldr	r3, [r3, #0]
 80031ea:	2201      	movs	r2, #1
 80031ec:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 80031ee:	69bb      	ldr	r3, [r7, #24]
 80031f0:	f003 0302 	and.w	r3, r3, #2
 80031f4:	2b00      	cmp	r3, #0
 80031f6:	d003      	beq.n	8003200 <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 80031f8:	6878      	ldr	r0, [r7, #4]
 80031fa:	f000 f983 	bl	8003504 <HAL_CAN_TxMailbox0CompleteCallback>
 80031fe:	e016      	b.n	800322e <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8003200:	69bb      	ldr	r3, [r7, #24]
 8003202:	f003 0304 	and.w	r3, r3, #4
 8003206:	2b00      	cmp	r3, #0
 8003208:	d004      	beq.n	8003214 <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 800320a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800320c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8003210:	627b      	str	r3, [r7, #36]	; 0x24
 8003212:	e00c      	b.n	800322e <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8003214:	69bb      	ldr	r3, [r7, #24]
 8003216:	f003 0308 	and.w	r3, r3, #8
 800321a:	2b00      	cmp	r3, #0
 800321c:	d004      	beq.n	8003228 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 800321e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003220:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8003224:	627b      	str	r3, [r7, #36]	; 0x24
 8003226:	e002      	b.n	800322e <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8003228:	6878      	ldr	r0, [r7, #4]
 800322a:	f000 f989 	bl	8003540 <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 800322e:	69bb      	ldr	r3, [r7, #24]
 8003230:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003234:	2b00      	cmp	r3, #0
 8003236:	d024      	beq.n	8003282 <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003240:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8003242:	69bb      	ldr	r3, [r7, #24]
 8003244:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003248:	2b00      	cmp	r3, #0
 800324a:	d003      	beq.n	8003254 <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 800324c:	6878      	ldr	r0, [r7, #4]
 800324e:	f000 f963 	bl	8003518 <HAL_CAN_TxMailbox1CompleteCallback>
 8003252:	e016      	b.n	8003282 <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8003254:	69bb      	ldr	r3, [r7, #24]
 8003256:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800325a:	2b00      	cmp	r3, #0
 800325c:	d004      	beq.n	8003268 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 800325e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003260:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8003264:	627b      	str	r3, [r7, #36]	; 0x24
 8003266:	e00c      	b.n	8003282 <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8003268:	69bb      	ldr	r3, [r7, #24]
 800326a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800326e:	2b00      	cmp	r3, #0
 8003270:	d004      	beq.n	800327c <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8003272:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003274:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003278:	627b      	str	r3, [r7, #36]	; 0x24
 800327a:	e002      	b.n	8003282 <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 800327c:	6878      	ldr	r0, [r7, #4]
 800327e:	f000 f969 	bl	8003554 <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8003282:	69bb      	ldr	r3, [r7, #24]
 8003284:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003288:	2b00      	cmp	r3, #0
 800328a:	d024      	beq.n	80032d6 <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8003294:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8003296:	69bb      	ldr	r3, [r7, #24]
 8003298:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800329c:	2b00      	cmp	r3, #0
 800329e:	d003      	beq.n	80032a8 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 80032a0:	6878      	ldr	r0, [r7, #4]
 80032a2:	f000 f943 	bl	800352c <HAL_CAN_TxMailbox2CompleteCallback>
 80032a6:	e016      	b.n	80032d6 <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 80032a8:	69bb      	ldr	r3, [r7, #24]
 80032aa:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80032ae:	2b00      	cmp	r3, #0
 80032b0:	d004      	beq.n	80032bc <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 80032b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032b4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80032b8:	627b      	str	r3, [r7, #36]	; 0x24
 80032ba:	e00c      	b.n	80032d6 <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 80032bc:	69bb      	ldr	r3, [r7, #24]
 80032be:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80032c2:	2b00      	cmp	r3, #0
 80032c4:	d004      	beq.n	80032d0 <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 80032c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032c8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80032cc:	627b      	str	r3, [r7, #36]	; 0x24
 80032ce:	e002      	b.n	80032d6 <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 80032d0:	6878      	ldr	r0, [r7, #4]
 80032d2:	f000 f949 	bl	8003568 <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 80032d6:	6a3b      	ldr	r3, [r7, #32]
 80032d8:	f003 0308 	and.w	r3, r3, #8
 80032dc:	2b00      	cmp	r3, #0
 80032de:	d00c      	beq.n	80032fa <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 80032e0:	697b      	ldr	r3, [r7, #20]
 80032e2:	f003 0310 	and.w	r3, r3, #16
 80032e6:	2b00      	cmp	r3, #0
 80032e8:	d007      	beq.n	80032fa <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 80032ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032ec:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80032f0:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	2210      	movs	r2, #16
 80032f8:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 80032fa:	6a3b      	ldr	r3, [r7, #32]
 80032fc:	f003 0304 	and.w	r3, r3, #4
 8003300:	2b00      	cmp	r3, #0
 8003302:	d00b      	beq.n	800331c <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8003304:	697b      	ldr	r3, [r7, #20]
 8003306:	f003 0308 	and.w	r3, r3, #8
 800330a:	2b00      	cmp	r3, #0
 800330c:	d006      	beq.n	800331c <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	2208      	movs	r2, #8
 8003314:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 8003316:	6878      	ldr	r0, [r7, #4]
 8003318:	f000 f93a 	bl	8003590 <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 800331c:	6a3b      	ldr	r3, [r7, #32]
 800331e:	f003 0302 	and.w	r3, r3, #2
 8003322:	2b00      	cmp	r3, #0
 8003324:	d009      	beq.n	800333a <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	68db      	ldr	r3, [r3, #12]
 800332c:	f003 0303 	and.w	r3, r3, #3
 8003330:	2b00      	cmp	r3, #0
 8003332:	d002      	beq.n	800333a <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8003334:	6878      	ldr	r0, [r7, #4]
 8003336:	f000 f921 	bl	800357c <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 800333a:	6a3b      	ldr	r3, [r7, #32]
 800333c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003340:	2b00      	cmp	r3, #0
 8003342:	d00c      	beq.n	800335e <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8003344:	693b      	ldr	r3, [r7, #16]
 8003346:	f003 0310 	and.w	r3, r3, #16
 800334a:	2b00      	cmp	r3, #0
 800334c:	d007      	beq.n	800335e <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 800334e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003350:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003354:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	2210      	movs	r2, #16
 800335c:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 800335e:	6a3b      	ldr	r3, [r7, #32]
 8003360:	f003 0320 	and.w	r3, r3, #32
 8003364:	2b00      	cmp	r3, #0
 8003366:	d00b      	beq.n	8003380 <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8003368:	693b      	ldr	r3, [r7, #16]
 800336a:	f003 0308 	and.w	r3, r3, #8
 800336e:	2b00      	cmp	r3, #0
 8003370:	d006      	beq.n	8003380 <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	2208      	movs	r2, #8
 8003378:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 800337a:	6878      	ldr	r0, [r7, #4]
 800337c:	f000 f91c 	bl	80035b8 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8003380:	6a3b      	ldr	r3, [r7, #32]
 8003382:	f003 0310 	and.w	r3, r3, #16
 8003386:	2b00      	cmp	r3, #0
 8003388:	d009      	beq.n	800339e <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	691b      	ldr	r3, [r3, #16]
 8003390:	f003 0303 	and.w	r3, r3, #3
 8003394:	2b00      	cmp	r3, #0
 8003396:	d002      	beq.n	800339e <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8003398:	6878      	ldr	r0, [r7, #4]
 800339a:	f000 f903 	bl	80035a4 <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 800339e:	6a3b      	ldr	r3, [r7, #32]
 80033a0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80033a4:	2b00      	cmp	r3, #0
 80033a6:	d00b      	beq.n	80033c0 <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 80033a8:	69fb      	ldr	r3, [r7, #28]
 80033aa:	f003 0310 	and.w	r3, r3, #16
 80033ae:	2b00      	cmp	r3, #0
 80033b0:	d006      	beq.n	80033c0 <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	2210      	movs	r2, #16
 80033b8:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 80033ba:	6878      	ldr	r0, [r7, #4]
 80033bc:	f000 f906 	bl	80035cc <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 80033c0:	6a3b      	ldr	r3, [r7, #32]
 80033c2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80033c6:	2b00      	cmp	r3, #0
 80033c8:	d00b      	beq.n	80033e2 <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 80033ca:	69fb      	ldr	r3, [r7, #28]
 80033cc:	f003 0308 	and.w	r3, r3, #8
 80033d0:	2b00      	cmp	r3, #0
 80033d2:	d006      	beq.n	80033e2 <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	2208      	movs	r2, #8
 80033da:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 80033dc:	6878      	ldr	r0, [r7, #4]
 80033de:	f000 f8ff 	bl	80035e0 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 80033e2:	6a3b      	ldr	r3, [r7, #32]
 80033e4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80033e8:	2b00      	cmp	r3, #0
 80033ea:	d07b      	beq.n	80034e4 <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 80033ec:	69fb      	ldr	r3, [r7, #28]
 80033ee:	f003 0304 	and.w	r3, r3, #4
 80033f2:	2b00      	cmp	r3, #0
 80033f4:	d072      	beq.n	80034dc <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 80033f6:	6a3b      	ldr	r3, [r7, #32]
 80033f8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80033fc:	2b00      	cmp	r3, #0
 80033fe:	d008      	beq.n	8003412 <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 8003400:	68fb      	ldr	r3, [r7, #12]
 8003402:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8003406:	2b00      	cmp	r3, #0
 8003408:	d003      	beq.n	8003412 <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 800340a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800340c:	f043 0301 	orr.w	r3, r3, #1
 8003410:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8003412:	6a3b      	ldr	r3, [r7, #32]
 8003414:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003418:	2b00      	cmp	r3, #0
 800341a:	d008      	beq.n	800342e <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 800341c:	68fb      	ldr	r3, [r7, #12]
 800341e:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8003422:	2b00      	cmp	r3, #0
 8003424:	d003      	beq.n	800342e <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8003426:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003428:	f043 0302 	orr.w	r3, r3, #2
 800342c:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 800342e:	6a3b      	ldr	r3, [r7, #32]
 8003430:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003434:	2b00      	cmp	r3, #0
 8003436:	d008      	beq.n	800344a <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8003438:	68fb      	ldr	r3, [r7, #12]
 800343a:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 800343e:	2b00      	cmp	r3, #0
 8003440:	d003      	beq.n	800344a <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8003442:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003444:	f043 0304 	orr.w	r3, r3, #4
 8003448:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 800344a:	6a3b      	ldr	r3, [r7, #32]
 800344c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003450:	2b00      	cmp	r3, #0
 8003452:	d043      	beq.n	80034dc <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8003454:	68fb      	ldr	r3, [r7, #12]
 8003456:	f003 0370 	and.w	r3, r3, #112	; 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 800345a:	2b00      	cmp	r3, #0
 800345c:	d03e      	beq.n	80034dc <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 800345e:	68fb      	ldr	r3, [r7, #12]
 8003460:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8003464:	2b60      	cmp	r3, #96	; 0x60
 8003466:	d02b      	beq.n	80034c0 <HAL_CAN_IRQHandler+0x32a>
 8003468:	2b60      	cmp	r3, #96	; 0x60
 800346a:	d82e      	bhi.n	80034ca <HAL_CAN_IRQHandler+0x334>
 800346c:	2b50      	cmp	r3, #80	; 0x50
 800346e:	d022      	beq.n	80034b6 <HAL_CAN_IRQHandler+0x320>
 8003470:	2b50      	cmp	r3, #80	; 0x50
 8003472:	d82a      	bhi.n	80034ca <HAL_CAN_IRQHandler+0x334>
 8003474:	2b40      	cmp	r3, #64	; 0x40
 8003476:	d019      	beq.n	80034ac <HAL_CAN_IRQHandler+0x316>
 8003478:	2b40      	cmp	r3, #64	; 0x40
 800347a:	d826      	bhi.n	80034ca <HAL_CAN_IRQHandler+0x334>
 800347c:	2b30      	cmp	r3, #48	; 0x30
 800347e:	d010      	beq.n	80034a2 <HAL_CAN_IRQHandler+0x30c>
 8003480:	2b30      	cmp	r3, #48	; 0x30
 8003482:	d822      	bhi.n	80034ca <HAL_CAN_IRQHandler+0x334>
 8003484:	2b10      	cmp	r3, #16
 8003486:	d002      	beq.n	800348e <HAL_CAN_IRQHandler+0x2f8>
 8003488:	2b20      	cmp	r3, #32
 800348a:	d005      	beq.n	8003498 <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 800348c:	e01d      	b.n	80034ca <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 800348e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003490:	f043 0308 	orr.w	r3, r3, #8
 8003494:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8003496:	e019      	b.n	80034cc <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 8003498:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800349a:	f043 0310 	orr.w	r3, r3, #16
 800349e:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80034a0:	e014      	b.n	80034cc <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 80034a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80034a4:	f043 0320 	orr.w	r3, r3, #32
 80034a8:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80034aa:	e00f      	b.n	80034cc <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 80034ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80034ae:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80034b2:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80034b4:	e00a      	b.n	80034cc <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 80034b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80034b8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80034bc:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80034be:	e005      	b.n	80034cc <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 80034c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80034c2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80034c6:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80034c8:	e000      	b.n	80034cc <HAL_CAN_IRQHandler+0x336>
            break;
 80034ca:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	699a      	ldr	r2, [r3, #24]
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 80034da:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	2204      	movs	r2, #4
 80034e2:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 80034e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80034e6:	2b00      	cmp	r3, #0
 80034e8:	d008      	beq.n	80034fc <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80034ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80034f0:	431a      	orrs	r2, r3
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	625a      	str	r2, [r3, #36]	; 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 80034f6:	6878      	ldr	r0, [r7, #4]
 80034f8:	f000 f87c 	bl	80035f4 <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 80034fc:	bf00      	nop
 80034fe:	3728      	adds	r7, #40	; 0x28
 8003500:	46bd      	mov	sp, r7
 8003502:	bd80      	pop	{r7, pc}

08003504 <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8003504:	b480      	push	{r7}
 8003506:	b083      	sub	sp, #12
 8003508:	af00      	add	r7, sp, #0
 800350a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 800350c:	bf00      	nop
 800350e:	370c      	adds	r7, #12
 8003510:	46bd      	mov	sp, r7
 8003512:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003516:	4770      	bx	lr

08003518 <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8003518:	b480      	push	{r7}
 800351a:	b083      	sub	sp, #12
 800351c:	af00      	add	r7, sp, #0
 800351e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 8003520:	bf00      	nop
 8003522:	370c      	adds	r7, #12
 8003524:	46bd      	mov	sp, r7
 8003526:	f85d 7b04 	ldr.w	r7, [sp], #4
 800352a:	4770      	bx	lr

0800352c <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 800352c:	b480      	push	{r7}
 800352e:	b083      	sub	sp, #12
 8003530:	af00      	add	r7, sp, #0
 8003532:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 8003534:	bf00      	nop
 8003536:	370c      	adds	r7, #12
 8003538:	46bd      	mov	sp, r7
 800353a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800353e:	4770      	bx	lr

08003540 <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 8003540:	b480      	push	{r7}
 8003542:	b083      	sub	sp, #12
 8003544:	af00      	add	r7, sp, #0
 8003546:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8003548:	bf00      	nop
 800354a:	370c      	adds	r7, #12
 800354c:	46bd      	mov	sp, r7
 800354e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003552:	4770      	bx	lr

08003554 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8003554:	b480      	push	{r7}
 8003556:	b083      	sub	sp, #12
 8003558:	af00      	add	r7, sp, #0
 800355a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 800355c:	bf00      	nop
 800355e:	370c      	adds	r7, #12
 8003560:	46bd      	mov	sp, r7
 8003562:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003566:	4770      	bx	lr

08003568 <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8003568:	b480      	push	{r7}
 800356a:	b083      	sub	sp, #12
 800356c:	af00      	add	r7, sp, #0
 800356e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8003570:	bf00      	nop
 8003572:	370c      	adds	r7, #12
 8003574:	46bd      	mov	sp, r7
 8003576:	f85d 7b04 	ldr.w	r7, [sp], #4
 800357a:	4770      	bx	lr

0800357c <HAL_CAN_RxFifo0MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 800357c:	b480      	push	{r7}
 800357e:	b083      	sub	sp, #12
 8003580:	af00      	add	r7, sp, #0
 8003582:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0MsgPendingCallback could be implemented in the
            user file
   */
}
 8003584:	bf00      	nop
 8003586:	370c      	adds	r7, #12
 8003588:	46bd      	mov	sp, r7
 800358a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800358e:	4770      	bx	lr

08003590 <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8003590:	b480      	push	{r7}
 8003592:	b083      	sub	sp, #12
 8003594:	af00      	add	r7, sp, #0
 8003596:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8003598:	bf00      	nop
 800359a:	370c      	adds	r7, #12
 800359c:	46bd      	mov	sp, r7
 800359e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035a2:	4770      	bx	lr

080035a4 <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 80035a4:	b480      	push	{r7}
 80035a6:	b083      	sub	sp, #12
 80035a8:	af00      	add	r7, sp, #0
 80035aa:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 80035ac:	bf00      	nop
 80035ae:	370c      	adds	r7, #12
 80035b0:	46bd      	mov	sp, r7
 80035b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035b6:	4770      	bx	lr

080035b8 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 80035b8:	b480      	push	{r7}
 80035ba:	b083      	sub	sp, #12
 80035bc:	af00      	add	r7, sp, #0
 80035be:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 80035c0:	bf00      	nop
 80035c2:	370c      	adds	r7, #12
 80035c4:	46bd      	mov	sp, r7
 80035c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035ca:	4770      	bx	lr

080035cc <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 80035cc:	b480      	push	{r7}
 80035ce:	b083      	sub	sp, #12
 80035d0:	af00      	add	r7, sp, #0
 80035d2:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 80035d4:	bf00      	nop
 80035d6:	370c      	adds	r7, #12
 80035d8:	46bd      	mov	sp, r7
 80035da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035de:	4770      	bx	lr

080035e0 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 80035e0:	b480      	push	{r7}
 80035e2:	b083      	sub	sp, #12
 80035e4:	af00      	add	r7, sp, #0
 80035e6:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 80035e8:	bf00      	nop
 80035ea:	370c      	adds	r7, #12
 80035ec:	46bd      	mov	sp, r7
 80035ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035f2:	4770      	bx	lr

080035f4 <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 80035f4:	b480      	push	{r7}
 80035f6:	b083      	sub	sp, #12
 80035f8:	af00      	add	r7, sp, #0
 80035fa:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 80035fc:	bf00      	nop
 80035fe:	370c      	adds	r7, #12
 8003600:	46bd      	mov	sp, r7
 8003602:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003606:	4770      	bx	lr

08003608 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003608:	b480      	push	{r7}
 800360a:	b085      	sub	sp, #20
 800360c:	af00      	add	r7, sp, #0
 800360e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	f003 0307 	and.w	r3, r3, #7
 8003616:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003618:	4b0c      	ldr	r3, [pc, #48]	; (800364c <__NVIC_SetPriorityGrouping+0x44>)
 800361a:	68db      	ldr	r3, [r3, #12]
 800361c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800361e:	68ba      	ldr	r2, [r7, #8]
 8003620:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003624:	4013      	ands	r3, r2
 8003626:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003628:	68fb      	ldr	r3, [r7, #12]
 800362a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800362c:	68bb      	ldr	r3, [r7, #8]
 800362e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003630:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003634:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003638:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800363a:	4a04      	ldr	r2, [pc, #16]	; (800364c <__NVIC_SetPriorityGrouping+0x44>)
 800363c:	68bb      	ldr	r3, [r7, #8]
 800363e:	60d3      	str	r3, [r2, #12]
}
 8003640:	bf00      	nop
 8003642:	3714      	adds	r7, #20
 8003644:	46bd      	mov	sp, r7
 8003646:	f85d 7b04 	ldr.w	r7, [sp], #4
 800364a:	4770      	bx	lr
 800364c:	e000ed00 	.word	0xe000ed00

08003650 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003650:	b480      	push	{r7}
 8003652:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003654:	4b04      	ldr	r3, [pc, #16]	; (8003668 <__NVIC_GetPriorityGrouping+0x18>)
 8003656:	68db      	ldr	r3, [r3, #12]
 8003658:	0a1b      	lsrs	r3, r3, #8
 800365a:	f003 0307 	and.w	r3, r3, #7
}
 800365e:	4618      	mov	r0, r3
 8003660:	46bd      	mov	sp, r7
 8003662:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003666:	4770      	bx	lr
 8003668:	e000ed00 	.word	0xe000ed00

0800366c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800366c:	b480      	push	{r7}
 800366e:	b083      	sub	sp, #12
 8003670:	af00      	add	r7, sp, #0
 8003672:	4603      	mov	r3, r0
 8003674:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003676:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800367a:	2b00      	cmp	r3, #0
 800367c:	db0b      	blt.n	8003696 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800367e:	79fb      	ldrb	r3, [r7, #7]
 8003680:	f003 021f 	and.w	r2, r3, #31
 8003684:	4907      	ldr	r1, [pc, #28]	; (80036a4 <__NVIC_EnableIRQ+0x38>)
 8003686:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800368a:	095b      	lsrs	r3, r3, #5
 800368c:	2001      	movs	r0, #1
 800368e:	fa00 f202 	lsl.w	r2, r0, r2
 8003692:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003696:	bf00      	nop
 8003698:	370c      	adds	r7, #12
 800369a:	46bd      	mov	sp, r7
 800369c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036a0:	4770      	bx	lr
 80036a2:	bf00      	nop
 80036a4:	e000e100 	.word	0xe000e100

080036a8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80036a8:	b480      	push	{r7}
 80036aa:	b083      	sub	sp, #12
 80036ac:	af00      	add	r7, sp, #0
 80036ae:	4603      	mov	r3, r0
 80036b0:	6039      	str	r1, [r7, #0]
 80036b2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80036b4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80036b8:	2b00      	cmp	r3, #0
 80036ba:	db0a      	blt.n	80036d2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80036bc:	683b      	ldr	r3, [r7, #0]
 80036be:	b2da      	uxtb	r2, r3
 80036c0:	490c      	ldr	r1, [pc, #48]	; (80036f4 <__NVIC_SetPriority+0x4c>)
 80036c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80036c6:	0112      	lsls	r2, r2, #4
 80036c8:	b2d2      	uxtb	r2, r2
 80036ca:	440b      	add	r3, r1
 80036cc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80036d0:	e00a      	b.n	80036e8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80036d2:	683b      	ldr	r3, [r7, #0]
 80036d4:	b2da      	uxtb	r2, r3
 80036d6:	4908      	ldr	r1, [pc, #32]	; (80036f8 <__NVIC_SetPriority+0x50>)
 80036d8:	79fb      	ldrb	r3, [r7, #7]
 80036da:	f003 030f 	and.w	r3, r3, #15
 80036de:	3b04      	subs	r3, #4
 80036e0:	0112      	lsls	r2, r2, #4
 80036e2:	b2d2      	uxtb	r2, r2
 80036e4:	440b      	add	r3, r1
 80036e6:	761a      	strb	r2, [r3, #24]
}
 80036e8:	bf00      	nop
 80036ea:	370c      	adds	r7, #12
 80036ec:	46bd      	mov	sp, r7
 80036ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036f2:	4770      	bx	lr
 80036f4:	e000e100 	.word	0xe000e100
 80036f8:	e000ed00 	.word	0xe000ed00

080036fc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80036fc:	b480      	push	{r7}
 80036fe:	b089      	sub	sp, #36	; 0x24
 8003700:	af00      	add	r7, sp, #0
 8003702:	60f8      	str	r0, [r7, #12]
 8003704:	60b9      	str	r1, [r7, #8]
 8003706:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003708:	68fb      	ldr	r3, [r7, #12]
 800370a:	f003 0307 	and.w	r3, r3, #7
 800370e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003710:	69fb      	ldr	r3, [r7, #28]
 8003712:	f1c3 0307 	rsb	r3, r3, #7
 8003716:	2b04      	cmp	r3, #4
 8003718:	bf28      	it	cs
 800371a:	2304      	movcs	r3, #4
 800371c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800371e:	69fb      	ldr	r3, [r7, #28]
 8003720:	3304      	adds	r3, #4
 8003722:	2b06      	cmp	r3, #6
 8003724:	d902      	bls.n	800372c <NVIC_EncodePriority+0x30>
 8003726:	69fb      	ldr	r3, [r7, #28]
 8003728:	3b03      	subs	r3, #3
 800372a:	e000      	b.n	800372e <NVIC_EncodePriority+0x32>
 800372c:	2300      	movs	r3, #0
 800372e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003730:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8003734:	69bb      	ldr	r3, [r7, #24]
 8003736:	fa02 f303 	lsl.w	r3, r2, r3
 800373a:	43da      	mvns	r2, r3
 800373c:	68bb      	ldr	r3, [r7, #8]
 800373e:	401a      	ands	r2, r3
 8003740:	697b      	ldr	r3, [r7, #20]
 8003742:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003744:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8003748:	697b      	ldr	r3, [r7, #20]
 800374a:	fa01 f303 	lsl.w	r3, r1, r3
 800374e:	43d9      	mvns	r1, r3
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003754:	4313      	orrs	r3, r2
         );
}
 8003756:	4618      	mov	r0, r3
 8003758:	3724      	adds	r7, #36	; 0x24
 800375a:	46bd      	mov	sp, r7
 800375c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003760:	4770      	bx	lr
	...

08003764 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003764:	b580      	push	{r7, lr}
 8003766:	b082      	sub	sp, #8
 8003768:	af00      	add	r7, sp, #0
 800376a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	3b01      	subs	r3, #1
 8003770:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003774:	d301      	bcc.n	800377a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003776:	2301      	movs	r3, #1
 8003778:	e00f      	b.n	800379a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800377a:	4a0a      	ldr	r2, [pc, #40]	; (80037a4 <SysTick_Config+0x40>)
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	3b01      	subs	r3, #1
 8003780:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003782:	210f      	movs	r1, #15
 8003784:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8003788:	f7ff ff8e 	bl	80036a8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800378c:	4b05      	ldr	r3, [pc, #20]	; (80037a4 <SysTick_Config+0x40>)
 800378e:	2200      	movs	r2, #0
 8003790:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003792:	4b04      	ldr	r3, [pc, #16]	; (80037a4 <SysTick_Config+0x40>)
 8003794:	2207      	movs	r2, #7
 8003796:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003798:	2300      	movs	r3, #0
}
 800379a:	4618      	mov	r0, r3
 800379c:	3708      	adds	r7, #8
 800379e:	46bd      	mov	sp, r7
 80037a0:	bd80      	pop	{r7, pc}
 80037a2:	bf00      	nop
 80037a4:	e000e010 	.word	0xe000e010

080037a8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80037a8:	b580      	push	{r7, lr}
 80037aa:	b082      	sub	sp, #8
 80037ac:	af00      	add	r7, sp, #0
 80037ae:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80037b0:	6878      	ldr	r0, [r7, #4]
 80037b2:	f7ff ff29 	bl	8003608 <__NVIC_SetPriorityGrouping>
}
 80037b6:	bf00      	nop
 80037b8:	3708      	adds	r7, #8
 80037ba:	46bd      	mov	sp, r7
 80037bc:	bd80      	pop	{r7, pc}

080037be <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80037be:	b580      	push	{r7, lr}
 80037c0:	b086      	sub	sp, #24
 80037c2:	af00      	add	r7, sp, #0
 80037c4:	4603      	mov	r3, r0
 80037c6:	60b9      	str	r1, [r7, #8]
 80037c8:	607a      	str	r2, [r7, #4]
 80037ca:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80037cc:	2300      	movs	r3, #0
 80037ce:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80037d0:	f7ff ff3e 	bl	8003650 <__NVIC_GetPriorityGrouping>
 80037d4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80037d6:	687a      	ldr	r2, [r7, #4]
 80037d8:	68b9      	ldr	r1, [r7, #8]
 80037da:	6978      	ldr	r0, [r7, #20]
 80037dc:	f7ff ff8e 	bl	80036fc <NVIC_EncodePriority>
 80037e0:	4602      	mov	r2, r0
 80037e2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80037e6:	4611      	mov	r1, r2
 80037e8:	4618      	mov	r0, r3
 80037ea:	f7ff ff5d 	bl	80036a8 <__NVIC_SetPriority>
}
 80037ee:	bf00      	nop
 80037f0:	3718      	adds	r7, #24
 80037f2:	46bd      	mov	sp, r7
 80037f4:	bd80      	pop	{r7, pc}

080037f6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80037f6:	b580      	push	{r7, lr}
 80037f8:	b082      	sub	sp, #8
 80037fa:	af00      	add	r7, sp, #0
 80037fc:	4603      	mov	r3, r0
 80037fe:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003800:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003804:	4618      	mov	r0, r3
 8003806:	f7ff ff31 	bl	800366c <__NVIC_EnableIRQ>
}
 800380a:	bf00      	nop
 800380c:	3708      	adds	r7, #8
 800380e:	46bd      	mov	sp, r7
 8003810:	bd80      	pop	{r7, pc}

08003812 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003812:	b580      	push	{r7, lr}
 8003814:	b082      	sub	sp, #8
 8003816:	af00      	add	r7, sp, #0
 8003818:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800381a:	6878      	ldr	r0, [r7, #4]
 800381c:	f7ff ffa2 	bl	8003764 <SysTick_Config>
 8003820:	4603      	mov	r3, r0
}
 8003822:	4618      	mov	r0, r3
 8003824:	3708      	adds	r7, #8
 8003826:	46bd      	mov	sp, r7
 8003828:	bd80      	pop	{r7, pc}
	...

0800382c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800382c:	b480      	push	{r7}
 800382e:	b089      	sub	sp, #36	; 0x24
 8003830:	af00      	add	r7, sp, #0
 8003832:	6078      	str	r0, [r7, #4]
 8003834:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003836:	2300      	movs	r3, #0
 8003838:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800383a:	2300      	movs	r3, #0
 800383c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800383e:	2300      	movs	r3, #0
 8003840:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003842:	2300      	movs	r3, #0
 8003844:	61fb      	str	r3, [r7, #28]
 8003846:	e16b      	b.n	8003b20 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003848:	2201      	movs	r2, #1
 800384a:	69fb      	ldr	r3, [r7, #28]
 800384c:	fa02 f303 	lsl.w	r3, r2, r3
 8003850:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003852:	683b      	ldr	r3, [r7, #0]
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	697a      	ldr	r2, [r7, #20]
 8003858:	4013      	ands	r3, r2
 800385a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800385c:	693a      	ldr	r2, [r7, #16]
 800385e:	697b      	ldr	r3, [r7, #20]
 8003860:	429a      	cmp	r2, r3
 8003862:	f040 815a 	bne.w	8003b1a <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003866:	683b      	ldr	r3, [r7, #0]
 8003868:	685b      	ldr	r3, [r3, #4]
 800386a:	f003 0303 	and.w	r3, r3, #3
 800386e:	2b01      	cmp	r3, #1
 8003870:	d005      	beq.n	800387e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003872:	683b      	ldr	r3, [r7, #0]
 8003874:	685b      	ldr	r3, [r3, #4]
 8003876:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800387a:	2b02      	cmp	r3, #2
 800387c:	d130      	bne.n	80038e0 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	689b      	ldr	r3, [r3, #8]
 8003882:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003884:	69fb      	ldr	r3, [r7, #28]
 8003886:	005b      	lsls	r3, r3, #1
 8003888:	2203      	movs	r2, #3
 800388a:	fa02 f303 	lsl.w	r3, r2, r3
 800388e:	43db      	mvns	r3, r3
 8003890:	69ba      	ldr	r2, [r7, #24]
 8003892:	4013      	ands	r3, r2
 8003894:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003896:	683b      	ldr	r3, [r7, #0]
 8003898:	68da      	ldr	r2, [r3, #12]
 800389a:	69fb      	ldr	r3, [r7, #28]
 800389c:	005b      	lsls	r3, r3, #1
 800389e:	fa02 f303 	lsl.w	r3, r2, r3
 80038a2:	69ba      	ldr	r2, [r7, #24]
 80038a4:	4313      	orrs	r3, r2
 80038a6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	69ba      	ldr	r2, [r7, #24]
 80038ac:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	685b      	ldr	r3, [r3, #4]
 80038b2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80038b4:	2201      	movs	r2, #1
 80038b6:	69fb      	ldr	r3, [r7, #28]
 80038b8:	fa02 f303 	lsl.w	r3, r2, r3
 80038bc:	43db      	mvns	r3, r3
 80038be:	69ba      	ldr	r2, [r7, #24]
 80038c0:	4013      	ands	r3, r2
 80038c2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80038c4:	683b      	ldr	r3, [r7, #0]
 80038c6:	685b      	ldr	r3, [r3, #4]
 80038c8:	091b      	lsrs	r3, r3, #4
 80038ca:	f003 0201 	and.w	r2, r3, #1
 80038ce:	69fb      	ldr	r3, [r7, #28]
 80038d0:	fa02 f303 	lsl.w	r3, r2, r3
 80038d4:	69ba      	ldr	r2, [r7, #24]
 80038d6:	4313      	orrs	r3, r2
 80038d8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	69ba      	ldr	r2, [r7, #24]
 80038de:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80038e0:	683b      	ldr	r3, [r7, #0]
 80038e2:	685b      	ldr	r3, [r3, #4]
 80038e4:	f003 0303 	and.w	r3, r3, #3
 80038e8:	2b03      	cmp	r3, #3
 80038ea:	d017      	beq.n	800391c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	68db      	ldr	r3, [r3, #12]
 80038f0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80038f2:	69fb      	ldr	r3, [r7, #28]
 80038f4:	005b      	lsls	r3, r3, #1
 80038f6:	2203      	movs	r2, #3
 80038f8:	fa02 f303 	lsl.w	r3, r2, r3
 80038fc:	43db      	mvns	r3, r3
 80038fe:	69ba      	ldr	r2, [r7, #24]
 8003900:	4013      	ands	r3, r2
 8003902:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003904:	683b      	ldr	r3, [r7, #0]
 8003906:	689a      	ldr	r2, [r3, #8]
 8003908:	69fb      	ldr	r3, [r7, #28]
 800390a:	005b      	lsls	r3, r3, #1
 800390c:	fa02 f303 	lsl.w	r3, r2, r3
 8003910:	69ba      	ldr	r2, [r7, #24]
 8003912:	4313      	orrs	r3, r2
 8003914:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	69ba      	ldr	r2, [r7, #24]
 800391a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800391c:	683b      	ldr	r3, [r7, #0]
 800391e:	685b      	ldr	r3, [r3, #4]
 8003920:	f003 0303 	and.w	r3, r3, #3
 8003924:	2b02      	cmp	r3, #2
 8003926:	d123      	bne.n	8003970 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003928:	69fb      	ldr	r3, [r7, #28]
 800392a:	08da      	lsrs	r2, r3, #3
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	3208      	adds	r2, #8
 8003930:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003934:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003936:	69fb      	ldr	r3, [r7, #28]
 8003938:	f003 0307 	and.w	r3, r3, #7
 800393c:	009b      	lsls	r3, r3, #2
 800393e:	220f      	movs	r2, #15
 8003940:	fa02 f303 	lsl.w	r3, r2, r3
 8003944:	43db      	mvns	r3, r3
 8003946:	69ba      	ldr	r2, [r7, #24]
 8003948:	4013      	ands	r3, r2
 800394a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800394c:	683b      	ldr	r3, [r7, #0]
 800394e:	691a      	ldr	r2, [r3, #16]
 8003950:	69fb      	ldr	r3, [r7, #28]
 8003952:	f003 0307 	and.w	r3, r3, #7
 8003956:	009b      	lsls	r3, r3, #2
 8003958:	fa02 f303 	lsl.w	r3, r2, r3
 800395c:	69ba      	ldr	r2, [r7, #24]
 800395e:	4313      	orrs	r3, r2
 8003960:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003962:	69fb      	ldr	r3, [r7, #28]
 8003964:	08da      	lsrs	r2, r3, #3
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	3208      	adds	r2, #8
 800396a:	69b9      	ldr	r1, [r7, #24]
 800396c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003976:	69fb      	ldr	r3, [r7, #28]
 8003978:	005b      	lsls	r3, r3, #1
 800397a:	2203      	movs	r2, #3
 800397c:	fa02 f303 	lsl.w	r3, r2, r3
 8003980:	43db      	mvns	r3, r3
 8003982:	69ba      	ldr	r2, [r7, #24]
 8003984:	4013      	ands	r3, r2
 8003986:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003988:	683b      	ldr	r3, [r7, #0]
 800398a:	685b      	ldr	r3, [r3, #4]
 800398c:	f003 0203 	and.w	r2, r3, #3
 8003990:	69fb      	ldr	r3, [r7, #28]
 8003992:	005b      	lsls	r3, r3, #1
 8003994:	fa02 f303 	lsl.w	r3, r2, r3
 8003998:	69ba      	ldr	r2, [r7, #24]
 800399a:	4313      	orrs	r3, r2
 800399c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	69ba      	ldr	r2, [r7, #24]
 80039a2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80039a4:	683b      	ldr	r3, [r7, #0]
 80039a6:	685b      	ldr	r3, [r3, #4]
 80039a8:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80039ac:	2b00      	cmp	r3, #0
 80039ae:	f000 80b4 	beq.w	8003b1a <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80039b2:	2300      	movs	r3, #0
 80039b4:	60fb      	str	r3, [r7, #12]
 80039b6:	4b60      	ldr	r3, [pc, #384]	; (8003b38 <HAL_GPIO_Init+0x30c>)
 80039b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80039ba:	4a5f      	ldr	r2, [pc, #380]	; (8003b38 <HAL_GPIO_Init+0x30c>)
 80039bc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80039c0:	6453      	str	r3, [r2, #68]	; 0x44
 80039c2:	4b5d      	ldr	r3, [pc, #372]	; (8003b38 <HAL_GPIO_Init+0x30c>)
 80039c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80039c6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80039ca:	60fb      	str	r3, [r7, #12]
 80039cc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80039ce:	4a5b      	ldr	r2, [pc, #364]	; (8003b3c <HAL_GPIO_Init+0x310>)
 80039d0:	69fb      	ldr	r3, [r7, #28]
 80039d2:	089b      	lsrs	r3, r3, #2
 80039d4:	3302      	adds	r3, #2
 80039d6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80039da:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80039dc:	69fb      	ldr	r3, [r7, #28]
 80039de:	f003 0303 	and.w	r3, r3, #3
 80039e2:	009b      	lsls	r3, r3, #2
 80039e4:	220f      	movs	r2, #15
 80039e6:	fa02 f303 	lsl.w	r3, r2, r3
 80039ea:	43db      	mvns	r3, r3
 80039ec:	69ba      	ldr	r2, [r7, #24]
 80039ee:	4013      	ands	r3, r2
 80039f0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	4a52      	ldr	r2, [pc, #328]	; (8003b40 <HAL_GPIO_Init+0x314>)
 80039f6:	4293      	cmp	r3, r2
 80039f8:	d02b      	beq.n	8003a52 <HAL_GPIO_Init+0x226>
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	4a51      	ldr	r2, [pc, #324]	; (8003b44 <HAL_GPIO_Init+0x318>)
 80039fe:	4293      	cmp	r3, r2
 8003a00:	d025      	beq.n	8003a4e <HAL_GPIO_Init+0x222>
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	4a50      	ldr	r2, [pc, #320]	; (8003b48 <HAL_GPIO_Init+0x31c>)
 8003a06:	4293      	cmp	r3, r2
 8003a08:	d01f      	beq.n	8003a4a <HAL_GPIO_Init+0x21e>
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	4a4f      	ldr	r2, [pc, #316]	; (8003b4c <HAL_GPIO_Init+0x320>)
 8003a0e:	4293      	cmp	r3, r2
 8003a10:	d019      	beq.n	8003a46 <HAL_GPIO_Init+0x21a>
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	4a4e      	ldr	r2, [pc, #312]	; (8003b50 <HAL_GPIO_Init+0x324>)
 8003a16:	4293      	cmp	r3, r2
 8003a18:	d013      	beq.n	8003a42 <HAL_GPIO_Init+0x216>
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	4a4d      	ldr	r2, [pc, #308]	; (8003b54 <HAL_GPIO_Init+0x328>)
 8003a1e:	4293      	cmp	r3, r2
 8003a20:	d00d      	beq.n	8003a3e <HAL_GPIO_Init+0x212>
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	4a4c      	ldr	r2, [pc, #304]	; (8003b58 <HAL_GPIO_Init+0x32c>)
 8003a26:	4293      	cmp	r3, r2
 8003a28:	d007      	beq.n	8003a3a <HAL_GPIO_Init+0x20e>
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	4a4b      	ldr	r2, [pc, #300]	; (8003b5c <HAL_GPIO_Init+0x330>)
 8003a2e:	4293      	cmp	r3, r2
 8003a30:	d101      	bne.n	8003a36 <HAL_GPIO_Init+0x20a>
 8003a32:	2307      	movs	r3, #7
 8003a34:	e00e      	b.n	8003a54 <HAL_GPIO_Init+0x228>
 8003a36:	2308      	movs	r3, #8
 8003a38:	e00c      	b.n	8003a54 <HAL_GPIO_Init+0x228>
 8003a3a:	2306      	movs	r3, #6
 8003a3c:	e00a      	b.n	8003a54 <HAL_GPIO_Init+0x228>
 8003a3e:	2305      	movs	r3, #5
 8003a40:	e008      	b.n	8003a54 <HAL_GPIO_Init+0x228>
 8003a42:	2304      	movs	r3, #4
 8003a44:	e006      	b.n	8003a54 <HAL_GPIO_Init+0x228>
 8003a46:	2303      	movs	r3, #3
 8003a48:	e004      	b.n	8003a54 <HAL_GPIO_Init+0x228>
 8003a4a:	2302      	movs	r3, #2
 8003a4c:	e002      	b.n	8003a54 <HAL_GPIO_Init+0x228>
 8003a4e:	2301      	movs	r3, #1
 8003a50:	e000      	b.n	8003a54 <HAL_GPIO_Init+0x228>
 8003a52:	2300      	movs	r3, #0
 8003a54:	69fa      	ldr	r2, [r7, #28]
 8003a56:	f002 0203 	and.w	r2, r2, #3
 8003a5a:	0092      	lsls	r2, r2, #2
 8003a5c:	4093      	lsls	r3, r2
 8003a5e:	69ba      	ldr	r2, [r7, #24]
 8003a60:	4313      	orrs	r3, r2
 8003a62:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003a64:	4935      	ldr	r1, [pc, #212]	; (8003b3c <HAL_GPIO_Init+0x310>)
 8003a66:	69fb      	ldr	r3, [r7, #28]
 8003a68:	089b      	lsrs	r3, r3, #2
 8003a6a:	3302      	adds	r3, #2
 8003a6c:	69ba      	ldr	r2, [r7, #24]
 8003a6e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003a72:	4b3b      	ldr	r3, [pc, #236]	; (8003b60 <HAL_GPIO_Init+0x334>)
 8003a74:	689b      	ldr	r3, [r3, #8]
 8003a76:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003a78:	693b      	ldr	r3, [r7, #16]
 8003a7a:	43db      	mvns	r3, r3
 8003a7c:	69ba      	ldr	r2, [r7, #24]
 8003a7e:	4013      	ands	r3, r2
 8003a80:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003a82:	683b      	ldr	r3, [r7, #0]
 8003a84:	685b      	ldr	r3, [r3, #4]
 8003a86:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003a8a:	2b00      	cmp	r3, #0
 8003a8c:	d003      	beq.n	8003a96 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8003a8e:	69ba      	ldr	r2, [r7, #24]
 8003a90:	693b      	ldr	r3, [r7, #16]
 8003a92:	4313      	orrs	r3, r2
 8003a94:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003a96:	4a32      	ldr	r2, [pc, #200]	; (8003b60 <HAL_GPIO_Init+0x334>)
 8003a98:	69bb      	ldr	r3, [r7, #24]
 8003a9a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003a9c:	4b30      	ldr	r3, [pc, #192]	; (8003b60 <HAL_GPIO_Init+0x334>)
 8003a9e:	68db      	ldr	r3, [r3, #12]
 8003aa0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003aa2:	693b      	ldr	r3, [r7, #16]
 8003aa4:	43db      	mvns	r3, r3
 8003aa6:	69ba      	ldr	r2, [r7, #24]
 8003aa8:	4013      	ands	r3, r2
 8003aaa:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003aac:	683b      	ldr	r3, [r7, #0]
 8003aae:	685b      	ldr	r3, [r3, #4]
 8003ab0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003ab4:	2b00      	cmp	r3, #0
 8003ab6:	d003      	beq.n	8003ac0 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8003ab8:	69ba      	ldr	r2, [r7, #24]
 8003aba:	693b      	ldr	r3, [r7, #16]
 8003abc:	4313      	orrs	r3, r2
 8003abe:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003ac0:	4a27      	ldr	r2, [pc, #156]	; (8003b60 <HAL_GPIO_Init+0x334>)
 8003ac2:	69bb      	ldr	r3, [r7, #24]
 8003ac4:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003ac6:	4b26      	ldr	r3, [pc, #152]	; (8003b60 <HAL_GPIO_Init+0x334>)
 8003ac8:	685b      	ldr	r3, [r3, #4]
 8003aca:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003acc:	693b      	ldr	r3, [r7, #16]
 8003ace:	43db      	mvns	r3, r3
 8003ad0:	69ba      	ldr	r2, [r7, #24]
 8003ad2:	4013      	ands	r3, r2
 8003ad4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003ad6:	683b      	ldr	r3, [r7, #0]
 8003ad8:	685b      	ldr	r3, [r3, #4]
 8003ada:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003ade:	2b00      	cmp	r3, #0
 8003ae0:	d003      	beq.n	8003aea <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8003ae2:	69ba      	ldr	r2, [r7, #24]
 8003ae4:	693b      	ldr	r3, [r7, #16]
 8003ae6:	4313      	orrs	r3, r2
 8003ae8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003aea:	4a1d      	ldr	r2, [pc, #116]	; (8003b60 <HAL_GPIO_Init+0x334>)
 8003aec:	69bb      	ldr	r3, [r7, #24]
 8003aee:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003af0:	4b1b      	ldr	r3, [pc, #108]	; (8003b60 <HAL_GPIO_Init+0x334>)
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003af6:	693b      	ldr	r3, [r7, #16]
 8003af8:	43db      	mvns	r3, r3
 8003afa:	69ba      	ldr	r2, [r7, #24]
 8003afc:	4013      	ands	r3, r2
 8003afe:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003b00:	683b      	ldr	r3, [r7, #0]
 8003b02:	685b      	ldr	r3, [r3, #4]
 8003b04:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003b08:	2b00      	cmp	r3, #0
 8003b0a:	d003      	beq.n	8003b14 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8003b0c:	69ba      	ldr	r2, [r7, #24]
 8003b0e:	693b      	ldr	r3, [r7, #16]
 8003b10:	4313      	orrs	r3, r2
 8003b12:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003b14:	4a12      	ldr	r2, [pc, #72]	; (8003b60 <HAL_GPIO_Init+0x334>)
 8003b16:	69bb      	ldr	r3, [r7, #24]
 8003b18:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003b1a:	69fb      	ldr	r3, [r7, #28]
 8003b1c:	3301      	adds	r3, #1
 8003b1e:	61fb      	str	r3, [r7, #28]
 8003b20:	69fb      	ldr	r3, [r7, #28]
 8003b22:	2b0f      	cmp	r3, #15
 8003b24:	f67f ae90 	bls.w	8003848 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003b28:	bf00      	nop
 8003b2a:	bf00      	nop
 8003b2c:	3724      	adds	r7, #36	; 0x24
 8003b2e:	46bd      	mov	sp, r7
 8003b30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b34:	4770      	bx	lr
 8003b36:	bf00      	nop
 8003b38:	40023800 	.word	0x40023800
 8003b3c:	40013800 	.word	0x40013800
 8003b40:	40020000 	.word	0x40020000
 8003b44:	40020400 	.word	0x40020400
 8003b48:	40020800 	.word	0x40020800
 8003b4c:	40020c00 	.word	0x40020c00
 8003b50:	40021000 	.word	0x40021000
 8003b54:	40021400 	.word	0x40021400
 8003b58:	40021800 	.word	0x40021800
 8003b5c:	40021c00 	.word	0x40021c00
 8003b60:	40013c00 	.word	0x40013c00

08003b64 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003b64:	b480      	push	{r7}
 8003b66:	b085      	sub	sp, #20
 8003b68:	af00      	add	r7, sp, #0
 8003b6a:	6078      	str	r0, [r7, #4]
 8003b6c:	460b      	mov	r3, r1
 8003b6e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	691a      	ldr	r2, [r3, #16]
 8003b74:	887b      	ldrh	r3, [r7, #2]
 8003b76:	4013      	ands	r3, r2
 8003b78:	2b00      	cmp	r3, #0
 8003b7a:	d002      	beq.n	8003b82 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003b7c:	2301      	movs	r3, #1
 8003b7e:	73fb      	strb	r3, [r7, #15]
 8003b80:	e001      	b.n	8003b86 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003b82:	2300      	movs	r3, #0
 8003b84:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003b86:	7bfb      	ldrb	r3, [r7, #15]
}
 8003b88:	4618      	mov	r0, r3
 8003b8a:	3714      	adds	r7, #20
 8003b8c:	46bd      	mov	sp, r7
 8003b8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b92:	4770      	bx	lr

08003b94 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003b94:	b480      	push	{r7}
 8003b96:	b083      	sub	sp, #12
 8003b98:	af00      	add	r7, sp, #0
 8003b9a:	6078      	str	r0, [r7, #4]
 8003b9c:	460b      	mov	r3, r1
 8003b9e:	807b      	strh	r3, [r7, #2]
 8003ba0:	4613      	mov	r3, r2
 8003ba2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003ba4:	787b      	ldrb	r3, [r7, #1]
 8003ba6:	2b00      	cmp	r3, #0
 8003ba8:	d003      	beq.n	8003bb2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003baa:	887a      	ldrh	r2, [r7, #2]
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003bb0:	e003      	b.n	8003bba <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003bb2:	887b      	ldrh	r3, [r7, #2]
 8003bb4:	041a      	lsls	r2, r3, #16
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	619a      	str	r2, [r3, #24]
}
 8003bba:	bf00      	nop
 8003bbc:	370c      	adds	r7, #12
 8003bbe:	46bd      	mov	sp, r7
 8003bc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bc4:	4770      	bx	lr
	...

08003bc8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003bc8:	b580      	push	{r7, lr}
 8003bca:	b084      	sub	sp, #16
 8003bcc:	af00      	add	r7, sp, #0
 8003bce:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	2b00      	cmp	r3, #0
 8003bd4:	d101      	bne.n	8003bda <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003bd6:	2301      	movs	r3, #1
 8003bd8:	e12b      	b.n	8003e32 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003be0:	b2db      	uxtb	r3, r3
 8003be2:	2b00      	cmp	r3, #0
 8003be4:	d106      	bne.n	8003bf4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	2200      	movs	r2, #0
 8003bea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003bee:	6878      	ldr	r0, [r7, #4]
 8003bf0:	f7fd ff88 	bl	8001b04 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	2224      	movs	r2, #36	; 0x24
 8003bf8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	681b      	ldr	r3, [r3, #0]
 8003c00:	681a      	ldr	r2, [r3, #0]
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	f022 0201 	bic.w	r2, r2, #1
 8003c0a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	681a      	ldr	r2, [r3, #0]
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003c1a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	681b      	ldr	r3, [r3, #0]
 8003c20:	681a      	ldr	r2, [r3, #0]
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003c2a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003c2c:	f000 fd80 	bl	8004730 <HAL_RCC_GetPCLK1Freq>
 8003c30:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	685b      	ldr	r3, [r3, #4]
 8003c36:	4a81      	ldr	r2, [pc, #516]	; (8003e3c <HAL_I2C_Init+0x274>)
 8003c38:	4293      	cmp	r3, r2
 8003c3a:	d807      	bhi.n	8003c4c <HAL_I2C_Init+0x84>
 8003c3c:	68fb      	ldr	r3, [r7, #12]
 8003c3e:	4a80      	ldr	r2, [pc, #512]	; (8003e40 <HAL_I2C_Init+0x278>)
 8003c40:	4293      	cmp	r3, r2
 8003c42:	bf94      	ite	ls
 8003c44:	2301      	movls	r3, #1
 8003c46:	2300      	movhi	r3, #0
 8003c48:	b2db      	uxtb	r3, r3
 8003c4a:	e006      	b.n	8003c5a <HAL_I2C_Init+0x92>
 8003c4c:	68fb      	ldr	r3, [r7, #12]
 8003c4e:	4a7d      	ldr	r2, [pc, #500]	; (8003e44 <HAL_I2C_Init+0x27c>)
 8003c50:	4293      	cmp	r3, r2
 8003c52:	bf94      	ite	ls
 8003c54:	2301      	movls	r3, #1
 8003c56:	2300      	movhi	r3, #0
 8003c58:	b2db      	uxtb	r3, r3
 8003c5a:	2b00      	cmp	r3, #0
 8003c5c:	d001      	beq.n	8003c62 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8003c5e:	2301      	movs	r3, #1
 8003c60:	e0e7      	b.n	8003e32 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003c62:	68fb      	ldr	r3, [r7, #12]
 8003c64:	4a78      	ldr	r2, [pc, #480]	; (8003e48 <HAL_I2C_Init+0x280>)
 8003c66:	fba2 2303 	umull	r2, r3, r2, r3
 8003c6a:	0c9b      	lsrs	r3, r3, #18
 8003c6c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	685b      	ldr	r3, [r3, #4]
 8003c74:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	681b      	ldr	r3, [r3, #0]
 8003c7c:	68ba      	ldr	r2, [r7, #8]
 8003c7e:	430a      	orrs	r2, r1
 8003c80:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	6a1b      	ldr	r3, [r3, #32]
 8003c88:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	685b      	ldr	r3, [r3, #4]
 8003c90:	4a6a      	ldr	r2, [pc, #424]	; (8003e3c <HAL_I2C_Init+0x274>)
 8003c92:	4293      	cmp	r3, r2
 8003c94:	d802      	bhi.n	8003c9c <HAL_I2C_Init+0xd4>
 8003c96:	68bb      	ldr	r3, [r7, #8]
 8003c98:	3301      	adds	r3, #1
 8003c9a:	e009      	b.n	8003cb0 <HAL_I2C_Init+0xe8>
 8003c9c:	68bb      	ldr	r3, [r7, #8]
 8003c9e:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8003ca2:	fb02 f303 	mul.w	r3, r2, r3
 8003ca6:	4a69      	ldr	r2, [pc, #420]	; (8003e4c <HAL_I2C_Init+0x284>)
 8003ca8:	fba2 2303 	umull	r2, r3, r2, r3
 8003cac:	099b      	lsrs	r3, r3, #6
 8003cae:	3301      	adds	r3, #1
 8003cb0:	687a      	ldr	r2, [r7, #4]
 8003cb2:	6812      	ldr	r2, [r2, #0]
 8003cb4:	430b      	orrs	r3, r1
 8003cb6:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	69db      	ldr	r3, [r3, #28]
 8003cbe:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8003cc2:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	685b      	ldr	r3, [r3, #4]
 8003cca:	495c      	ldr	r1, [pc, #368]	; (8003e3c <HAL_I2C_Init+0x274>)
 8003ccc:	428b      	cmp	r3, r1
 8003cce:	d819      	bhi.n	8003d04 <HAL_I2C_Init+0x13c>
 8003cd0:	68fb      	ldr	r3, [r7, #12]
 8003cd2:	1e59      	subs	r1, r3, #1
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	685b      	ldr	r3, [r3, #4]
 8003cd8:	005b      	lsls	r3, r3, #1
 8003cda:	fbb1 f3f3 	udiv	r3, r1, r3
 8003cde:	1c59      	adds	r1, r3, #1
 8003ce0:	f640 73fc 	movw	r3, #4092	; 0xffc
 8003ce4:	400b      	ands	r3, r1
 8003ce6:	2b00      	cmp	r3, #0
 8003ce8:	d00a      	beq.n	8003d00 <HAL_I2C_Init+0x138>
 8003cea:	68fb      	ldr	r3, [r7, #12]
 8003cec:	1e59      	subs	r1, r3, #1
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	685b      	ldr	r3, [r3, #4]
 8003cf2:	005b      	lsls	r3, r3, #1
 8003cf4:	fbb1 f3f3 	udiv	r3, r1, r3
 8003cf8:	3301      	adds	r3, #1
 8003cfa:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003cfe:	e051      	b.n	8003da4 <HAL_I2C_Init+0x1dc>
 8003d00:	2304      	movs	r3, #4
 8003d02:	e04f      	b.n	8003da4 <HAL_I2C_Init+0x1dc>
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	689b      	ldr	r3, [r3, #8]
 8003d08:	2b00      	cmp	r3, #0
 8003d0a:	d111      	bne.n	8003d30 <HAL_I2C_Init+0x168>
 8003d0c:	68fb      	ldr	r3, [r7, #12]
 8003d0e:	1e58      	subs	r0, r3, #1
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	6859      	ldr	r1, [r3, #4]
 8003d14:	460b      	mov	r3, r1
 8003d16:	005b      	lsls	r3, r3, #1
 8003d18:	440b      	add	r3, r1
 8003d1a:	fbb0 f3f3 	udiv	r3, r0, r3
 8003d1e:	3301      	adds	r3, #1
 8003d20:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003d24:	2b00      	cmp	r3, #0
 8003d26:	bf0c      	ite	eq
 8003d28:	2301      	moveq	r3, #1
 8003d2a:	2300      	movne	r3, #0
 8003d2c:	b2db      	uxtb	r3, r3
 8003d2e:	e012      	b.n	8003d56 <HAL_I2C_Init+0x18e>
 8003d30:	68fb      	ldr	r3, [r7, #12]
 8003d32:	1e58      	subs	r0, r3, #1
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	6859      	ldr	r1, [r3, #4]
 8003d38:	460b      	mov	r3, r1
 8003d3a:	009b      	lsls	r3, r3, #2
 8003d3c:	440b      	add	r3, r1
 8003d3e:	0099      	lsls	r1, r3, #2
 8003d40:	440b      	add	r3, r1
 8003d42:	fbb0 f3f3 	udiv	r3, r0, r3
 8003d46:	3301      	adds	r3, #1
 8003d48:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003d4c:	2b00      	cmp	r3, #0
 8003d4e:	bf0c      	ite	eq
 8003d50:	2301      	moveq	r3, #1
 8003d52:	2300      	movne	r3, #0
 8003d54:	b2db      	uxtb	r3, r3
 8003d56:	2b00      	cmp	r3, #0
 8003d58:	d001      	beq.n	8003d5e <HAL_I2C_Init+0x196>
 8003d5a:	2301      	movs	r3, #1
 8003d5c:	e022      	b.n	8003da4 <HAL_I2C_Init+0x1dc>
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	689b      	ldr	r3, [r3, #8]
 8003d62:	2b00      	cmp	r3, #0
 8003d64:	d10e      	bne.n	8003d84 <HAL_I2C_Init+0x1bc>
 8003d66:	68fb      	ldr	r3, [r7, #12]
 8003d68:	1e58      	subs	r0, r3, #1
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	6859      	ldr	r1, [r3, #4]
 8003d6e:	460b      	mov	r3, r1
 8003d70:	005b      	lsls	r3, r3, #1
 8003d72:	440b      	add	r3, r1
 8003d74:	fbb0 f3f3 	udiv	r3, r0, r3
 8003d78:	3301      	adds	r3, #1
 8003d7a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003d7e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003d82:	e00f      	b.n	8003da4 <HAL_I2C_Init+0x1dc>
 8003d84:	68fb      	ldr	r3, [r7, #12]
 8003d86:	1e58      	subs	r0, r3, #1
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	6859      	ldr	r1, [r3, #4]
 8003d8c:	460b      	mov	r3, r1
 8003d8e:	009b      	lsls	r3, r3, #2
 8003d90:	440b      	add	r3, r1
 8003d92:	0099      	lsls	r1, r3, #2
 8003d94:	440b      	add	r3, r1
 8003d96:	fbb0 f3f3 	udiv	r3, r0, r3
 8003d9a:	3301      	adds	r3, #1
 8003d9c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003da0:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003da4:	6879      	ldr	r1, [r7, #4]
 8003da6:	6809      	ldr	r1, [r1, #0]
 8003da8:	4313      	orrs	r3, r2
 8003daa:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	681b      	ldr	r3, [r3, #0]
 8003db0:	681b      	ldr	r3, [r3, #0]
 8003db2:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	69da      	ldr	r2, [r3, #28]
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	6a1b      	ldr	r3, [r3, #32]
 8003dbe:	431a      	orrs	r2, r3
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	430a      	orrs	r2, r1
 8003dc6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	689b      	ldr	r3, [r3, #8]
 8003dce:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8003dd2:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8003dd6:	687a      	ldr	r2, [r7, #4]
 8003dd8:	6911      	ldr	r1, [r2, #16]
 8003dda:	687a      	ldr	r2, [r7, #4]
 8003ddc:	68d2      	ldr	r2, [r2, #12]
 8003dde:	4311      	orrs	r1, r2
 8003de0:	687a      	ldr	r2, [r7, #4]
 8003de2:	6812      	ldr	r2, [r2, #0]
 8003de4:	430b      	orrs	r3, r1
 8003de6:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	68db      	ldr	r3, [r3, #12]
 8003dee:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	695a      	ldr	r2, [r3, #20]
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	699b      	ldr	r3, [r3, #24]
 8003dfa:	431a      	orrs	r2, r3
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	430a      	orrs	r2, r1
 8003e02:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	681a      	ldr	r2, [r3, #0]
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	f042 0201 	orr.w	r2, r2, #1
 8003e12:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	2200      	movs	r2, #0
 8003e18:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	2220      	movs	r2, #32
 8003e1e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	2200      	movs	r2, #0
 8003e26:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	2200      	movs	r2, #0
 8003e2c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003e30:	2300      	movs	r3, #0
}
 8003e32:	4618      	mov	r0, r3
 8003e34:	3710      	adds	r7, #16
 8003e36:	46bd      	mov	sp, r7
 8003e38:	bd80      	pop	{r7, pc}
 8003e3a:	bf00      	nop
 8003e3c:	000186a0 	.word	0x000186a0
 8003e40:	001e847f 	.word	0x001e847f
 8003e44:	003d08ff 	.word	0x003d08ff
 8003e48:	431bde83 	.word	0x431bde83
 8003e4c:	10624dd3 	.word	0x10624dd3

08003e50 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003e50:	b580      	push	{r7, lr}
 8003e52:	b086      	sub	sp, #24
 8003e54:	af00      	add	r7, sp, #0
 8003e56:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	2b00      	cmp	r3, #0
 8003e5c:	d101      	bne.n	8003e62 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003e5e:	2301      	movs	r3, #1
 8003e60:	e267      	b.n	8004332 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	f003 0301 	and.w	r3, r3, #1
 8003e6a:	2b00      	cmp	r3, #0
 8003e6c:	d075      	beq.n	8003f5a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003e6e:	4b88      	ldr	r3, [pc, #544]	; (8004090 <HAL_RCC_OscConfig+0x240>)
 8003e70:	689b      	ldr	r3, [r3, #8]
 8003e72:	f003 030c 	and.w	r3, r3, #12
 8003e76:	2b04      	cmp	r3, #4
 8003e78:	d00c      	beq.n	8003e94 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003e7a:	4b85      	ldr	r3, [pc, #532]	; (8004090 <HAL_RCC_OscConfig+0x240>)
 8003e7c:	689b      	ldr	r3, [r3, #8]
 8003e7e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003e82:	2b08      	cmp	r3, #8
 8003e84:	d112      	bne.n	8003eac <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003e86:	4b82      	ldr	r3, [pc, #520]	; (8004090 <HAL_RCC_OscConfig+0x240>)
 8003e88:	685b      	ldr	r3, [r3, #4]
 8003e8a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003e8e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003e92:	d10b      	bne.n	8003eac <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003e94:	4b7e      	ldr	r3, [pc, #504]	; (8004090 <HAL_RCC_OscConfig+0x240>)
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003e9c:	2b00      	cmp	r3, #0
 8003e9e:	d05b      	beq.n	8003f58 <HAL_RCC_OscConfig+0x108>
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	685b      	ldr	r3, [r3, #4]
 8003ea4:	2b00      	cmp	r3, #0
 8003ea6:	d157      	bne.n	8003f58 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003ea8:	2301      	movs	r3, #1
 8003eaa:	e242      	b.n	8004332 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	685b      	ldr	r3, [r3, #4]
 8003eb0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003eb4:	d106      	bne.n	8003ec4 <HAL_RCC_OscConfig+0x74>
 8003eb6:	4b76      	ldr	r3, [pc, #472]	; (8004090 <HAL_RCC_OscConfig+0x240>)
 8003eb8:	681b      	ldr	r3, [r3, #0]
 8003eba:	4a75      	ldr	r2, [pc, #468]	; (8004090 <HAL_RCC_OscConfig+0x240>)
 8003ebc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003ec0:	6013      	str	r3, [r2, #0]
 8003ec2:	e01d      	b.n	8003f00 <HAL_RCC_OscConfig+0xb0>
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	685b      	ldr	r3, [r3, #4]
 8003ec8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003ecc:	d10c      	bne.n	8003ee8 <HAL_RCC_OscConfig+0x98>
 8003ece:	4b70      	ldr	r3, [pc, #448]	; (8004090 <HAL_RCC_OscConfig+0x240>)
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	4a6f      	ldr	r2, [pc, #444]	; (8004090 <HAL_RCC_OscConfig+0x240>)
 8003ed4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003ed8:	6013      	str	r3, [r2, #0]
 8003eda:	4b6d      	ldr	r3, [pc, #436]	; (8004090 <HAL_RCC_OscConfig+0x240>)
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	4a6c      	ldr	r2, [pc, #432]	; (8004090 <HAL_RCC_OscConfig+0x240>)
 8003ee0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003ee4:	6013      	str	r3, [r2, #0]
 8003ee6:	e00b      	b.n	8003f00 <HAL_RCC_OscConfig+0xb0>
 8003ee8:	4b69      	ldr	r3, [pc, #420]	; (8004090 <HAL_RCC_OscConfig+0x240>)
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	4a68      	ldr	r2, [pc, #416]	; (8004090 <HAL_RCC_OscConfig+0x240>)
 8003eee:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003ef2:	6013      	str	r3, [r2, #0]
 8003ef4:	4b66      	ldr	r3, [pc, #408]	; (8004090 <HAL_RCC_OscConfig+0x240>)
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	4a65      	ldr	r2, [pc, #404]	; (8004090 <HAL_RCC_OscConfig+0x240>)
 8003efa:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003efe:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	685b      	ldr	r3, [r3, #4]
 8003f04:	2b00      	cmp	r3, #0
 8003f06:	d013      	beq.n	8003f30 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003f08:	f7fe f8e2 	bl	80020d0 <HAL_GetTick>
 8003f0c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003f0e:	e008      	b.n	8003f22 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003f10:	f7fe f8de 	bl	80020d0 <HAL_GetTick>
 8003f14:	4602      	mov	r2, r0
 8003f16:	693b      	ldr	r3, [r7, #16]
 8003f18:	1ad3      	subs	r3, r2, r3
 8003f1a:	2b64      	cmp	r3, #100	; 0x64
 8003f1c:	d901      	bls.n	8003f22 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003f1e:	2303      	movs	r3, #3
 8003f20:	e207      	b.n	8004332 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003f22:	4b5b      	ldr	r3, [pc, #364]	; (8004090 <HAL_RCC_OscConfig+0x240>)
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003f2a:	2b00      	cmp	r3, #0
 8003f2c:	d0f0      	beq.n	8003f10 <HAL_RCC_OscConfig+0xc0>
 8003f2e:	e014      	b.n	8003f5a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003f30:	f7fe f8ce 	bl	80020d0 <HAL_GetTick>
 8003f34:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003f36:	e008      	b.n	8003f4a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003f38:	f7fe f8ca 	bl	80020d0 <HAL_GetTick>
 8003f3c:	4602      	mov	r2, r0
 8003f3e:	693b      	ldr	r3, [r7, #16]
 8003f40:	1ad3      	subs	r3, r2, r3
 8003f42:	2b64      	cmp	r3, #100	; 0x64
 8003f44:	d901      	bls.n	8003f4a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003f46:	2303      	movs	r3, #3
 8003f48:	e1f3      	b.n	8004332 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003f4a:	4b51      	ldr	r3, [pc, #324]	; (8004090 <HAL_RCC_OscConfig+0x240>)
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003f52:	2b00      	cmp	r3, #0
 8003f54:	d1f0      	bne.n	8003f38 <HAL_RCC_OscConfig+0xe8>
 8003f56:	e000      	b.n	8003f5a <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003f58:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	681b      	ldr	r3, [r3, #0]
 8003f5e:	f003 0302 	and.w	r3, r3, #2
 8003f62:	2b00      	cmp	r3, #0
 8003f64:	d063      	beq.n	800402e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003f66:	4b4a      	ldr	r3, [pc, #296]	; (8004090 <HAL_RCC_OscConfig+0x240>)
 8003f68:	689b      	ldr	r3, [r3, #8]
 8003f6a:	f003 030c 	and.w	r3, r3, #12
 8003f6e:	2b00      	cmp	r3, #0
 8003f70:	d00b      	beq.n	8003f8a <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003f72:	4b47      	ldr	r3, [pc, #284]	; (8004090 <HAL_RCC_OscConfig+0x240>)
 8003f74:	689b      	ldr	r3, [r3, #8]
 8003f76:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003f7a:	2b08      	cmp	r3, #8
 8003f7c:	d11c      	bne.n	8003fb8 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003f7e:	4b44      	ldr	r3, [pc, #272]	; (8004090 <HAL_RCC_OscConfig+0x240>)
 8003f80:	685b      	ldr	r3, [r3, #4]
 8003f82:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003f86:	2b00      	cmp	r3, #0
 8003f88:	d116      	bne.n	8003fb8 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003f8a:	4b41      	ldr	r3, [pc, #260]	; (8004090 <HAL_RCC_OscConfig+0x240>)
 8003f8c:	681b      	ldr	r3, [r3, #0]
 8003f8e:	f003 0302 	and.w	r3, r3, #2
 8003f92:	2b00      	cmp	r3, #0
 8003f94:	d005      	beq.n	8003fa2 <HAL_RCC_OscConfig+0x152>
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	68db      	ldr	r3, [r3, #12]
 8003f9a:	2b01      	cmp	r3, #1
 8003f9c:	d001      	beq.n	8003fa2 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003f9e:	2301      	movs	r3, #1
 8003fa0:	e1c7      	b.n	8004332 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003fa2:	4b3b      	ldr	r3, [pc, #236]	; (8004090 <HAL_RCC_OscConfig+0x240>)
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	691b      	ldr	r3, [r3, #16]
 8003fae:	00db      	lsls	r3, r3, #3
 8003fb0:	4937      	ldr	r1, [pc, #220]	; (8004090 <HAL_RCC_OscConfig+0x240>)
 8003fb2:	4313      	orrs	r3, r2
 8003fb4:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003fb6:	e03a      	b.n	800402e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	68db      	ldr	r3, [r3, #12]
 8003fbc:	2b00      	cmp	r3, #0
 8003fbe:	d020      	beq.n	8004002 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003fc0:	4b34      	ldr	r3, [pc, #208]	; (8004094 <HAL_RCC_OscConfig+0x244>)
 8003fc2:	2201      	movs	r2, #1
 8003fc4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003fc6:	f7fe f883 	bl	80020d0 <HAL_GetTick>
 8003fca:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003fcc:	e008      	b.n	8003fe0 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003fce:	f7fe f87f 	bl	80020d0 <HAL_GetTick>
 8003fd2:	4602      	mov	r2, r0
 8003fd4:	693b      	ldr	r3, [r7, #16]
 8003fd6:	1ad3      	subs	r3, r2, r3
 8003fd8:	2b02      	cmp	r3, #2
 8003fda:	d901      	bls.n	8003fe0 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003fdc:	2303      	movs	r3, #3
 8003fde:	e1a8      	b.n	8004332 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003fe0:	4b2b      	ldr	r3, [pc, #172]	; (8004090 <HAL_RCC_OscConfig+0x240>)
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	f003 0302 	and.w	r3, r3, #2
 8003fe8:	2b00      	cmp	r3, #0
 8003fea:	d0f0      	beq.n	8003fce <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003fec:	4b28      	ldr	r3, [pc, #160]	; (8004090 <HAL_RCC_OscConfig+0x240>)
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	691b      	ldr	r3, [r3, #16]
 8003ff8:	00db      	lsls	r3, r3, #3
 8003ffa:	4925      	ldr	r1, [pc, #148]	; (8004090 <HAL_RCC_OscConfig+0x240>)
 8003ffc:	4313      	orrs	r3, r2
 8003ffe:	600b      	str	r3, [r1, #0]
 8004000:	e015      	b.n	800402e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004002:	4b24      	ldr	r3, [pc, #144]	; (8004094 <HAL_RCC_OscConfig+0x244>)
 8004004:	2200      	movs	r2, #0
 8004006:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004008:	f7fe f862 	bl	80020d0 <HAL_GetTick>
 800400c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800400e:	e008      	b.n	8004022 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004010:	f7fe f85e 	bl	80020d0 <HAL_GetTick>
 8004014:	4602      	mov	r2, r0
 8004016:	693b      	ldr	r3, [r7, #16]
 8004018:	1ad3      	subs	r3, r2, r3
 800401a:	2b02      	cmp	r3, #2
 800401c:	d901      	bls.n	8004022 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800401e:	2303      	movs	r3, #3
 8004020:	e187      	b.n	8004332 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004022:	4b1b      	ldr	r3, [pc, #108]	; (8004090 <HAL_RCC_OscConfig+0x240>)
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	f003 0302 	and.w	r3, r3, #2
 800402a:	2b00      	cmp	r3, #0
 800402c:	d1f0      	bne.n	8004010 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	f003 0308 	and.w	r3, r3, #8
 8004036:	2b00      	cmp	r3, #0
 8004038:	d036      	beq.n	80040a8 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	695b      	ldr	r3, [r3, #20]
 800403e:	2b00      	cmp	r3, #0
 8004040:	d016      	beq.n	8004070 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004042:	4b15      	ldr	r3, [pc, #84]	; (8004098 <HAL_RCC_OscConfig+0x248>)
 8004044:	2201      	movs	r2, #1
 8004046:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004048:	f7fe f842 	bl	80020d0 <HAL_GetTick>
 800404c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800404e:	e008      	b.n	8004062 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004050:	f7fe f83e 	bl	80020d0 <HAL_GetTick>
 8004054:	4602      	mov	r2, r0
 8004056:	693b      	ldr	r3, [r7, #16]
 8004058:	1ad3      	subs	r3, r2, r3
 800405a:	2b02      	cmp	r3, #2
 800405c:	d901      	bls.n	8004062 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800405e:	2303      	movs	r3, #3
 8004060:	e167      	b.n	8004332 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004062:	4b0b      	ldr	r3, [pc, #44]	; (8004090 <HAL_RCC_OscConfig+0x240>)
 8004064:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004066:	f003 0302 	and.w	r3, r3, #2
 800406a:	2b00      	cmp	r3, #0
 800406c:	d0f0      	beq.n	8004050 <HAL_RCC_OscConfig+0x200>
 800406e:	e01b      	b.n	80040a8 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004070:	4b09      	ldr	r3, [pc, #36]	; (8004098 <HAL_RCC_OscConfig+0x248>)
 8004072:	2200      	movs	r2, #0
 8004074:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004076:	f7fe f82b 	bl	80020d0 <HAL_GetTick>
 800407a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800407c:	e00e      	b.n	800409c <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800407e:	f7fe f827 	bl	80020d0 <HAL_GetTick>
 8004082:	4602      	mov	r2, r0
 8004084:	693b      	ldr	r3, [r7, #16]
 8004086:	1ad3      	subs	r3, r2, r3
 8004088:	2b02      	cmp	r3, #2
 800408a:	d907      	bls.n	800409c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800408c:	2303      	movs	r3, #3
 800408e:	e150      	b.n	8004332 <HAL_RCC_OscConfig+0x4e2>
 8004090:	40023800 	.word	0x40023800
 8004094:	42470000 	.word	0x42470000
 8004098:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800409c:	4b88      	ldr	r3, [pc, #544]	; (80042c0 <HAL_RCC_OscConfig+0x470>)
 800409e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80040a0:	f003 0302 	and.w	r3, r3, #2
 80040a4:	2b00      	cmp	r3, #0
 80040a6:	d1ea      	bne.n	800407e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	f003 0304 	and.w	r3, r3, #4
 80040b0:	2b00      	cmp	r3, #0
 80040b2:	f000 8097 	beq.w	80041e4 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80040b6:	2300      	movs	r3, #0
 80040b8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80040ba:	4b81      	ldr	r3, [pc, #516]	; (80042c0 <HAL_RCC_OscConfig+0x470>)
 80040bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040be:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80040c2:	2b00      	cmp	r3, #0
 80040c4:	d10f      	bne.n	80040e6 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80040c6:	2300      	movs	r3, #0
 80040c8:	60bb      	str	r3, [r7, #8]
 80040ca:	4b7d      	ldr	r3, [pc, #500]	; (80042c0 <HAL_RCC_OscConfig+0x470>)
 80040cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040ce:	4a7c      	ldr	r2, [pc, #496]	; (80042c0 <HAL_RCC_OscConfig+0x470>)
 80040d0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80040d4:	6413      	str	r3, [r2, #64]	; 0x40
 80040d6:	4b7a      	ldr	r3, [pc, #488]	; (80042c0 <HAL_RCC_OscConfig+0x470>)
 80040d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040da:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80040de:	60bb      	str	r3, [r7, #8]
 80040e0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80040e2:	2301      	movs	r3, #1
 80040e4:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80040e6:	4b77      	ldr	r3, [pc, #476]	; (80042c4 <HAL_RCC_OscConfig+0x474>)
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80040ee:	2b00      	cmp	r3, #0
 80040f0:	d118      	bne.n	8004124 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80040f2:	4b74      	ldr	r3, [pc, #464]	; (80042c4 <HAL_RCC_OscConfig+0x474>)
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	4a73      	ldr	r2, [pc, #460]	; (80042c4 <HAL_RCC_OscConfig+0x474>)
 80040f8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80040fc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80040fe:	f7fd ffe7 	bl	80020d0 <HAL_GetTick>
 8004102:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004104:	e008      	b.n	8004118 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004106:	f7fd ffe3 	bl	80020d0 <HAL_GetTick>
 800410a:	4602      	mov	r2, r0
 800410c:	693b      	ldr	r3, [r7, #16]
 800410e:	1ad3      	subs	r3, r2, r3
 8004110:	2b02      	cmp	r3, #2
 8004112:	d901      	bls.n	8004118 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8004114:	2303      	movs	r3, #3
 8004116:	e10c      	b.n	8004332 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004118:	4b6a      	ldr	r3, [pc, #424]	; (80042c4 <HAL_RCC_OscConfig+0x474>)
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004120:	2b00      	cmp	r3, #0
 8004122:	d0f0      	beq.n	8004106 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	689b      	ldr	r3, [r3, #8]
 8004128:	2b01      	cmp	r3, #1
 800412a:	d106      	bne.n	800413a <HAL_RCC_OscConfig+0x2ea>
 800412c:	4b64      	ldr	r3, [pc, #400]	; (80042c0 <HAL_RCC_OscConfig+0x470>)
 800412e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004130:	4a63      	ldr	r2, [pc, #396]	; (80042c0 <HAL_RCC_OscConfig+0x470>)
 8004132:	f043 0301 	orr.w	r3, r3, #1
 8004136:	6713      	str	r3, [r2, #112]	; 0x70
 8004138:	e01c      	b.n	8004174 <HAL_RCC_OscConfig+0x324>
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	689b      	ldr	r3, [r3, #8]
 800413e:	2b05      	cmp	r3, #5
 8004140:	d10c      	bne.n	800415c <HAL_RCC_OscConfig+0x30c>
 8004142:	4b5f      	ldr	r3, [pc, #380]	; (80042c0 <HAL_RCC_OscConfig+0x470>)
 8004144:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004146:	4a5e      	ldr	r2, [pc, #376]	; (80042c0 <HAL_RCC_OscConfig+0x470>)
 8004148:	f043 0304 	orr.w	r3, r3, #4
 800414c:	6713      	str	r3, [r2, #112]	; 0x70
 800414e:	4b5c      	ldr	r3, [pc, #368]	; (80042c0 <HAL_RCC_OscConfig+0x470>)
 8004150:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004152:	4a5b      	ldr	r2, [pc, #364]	; (80042c0 <HAL_RCC_OscConfig+0x470>)
 8004154:	f043 0301 	orr.w	r3, r3, #1
 8004158:	6713      	str	r3, [r2, #112]	; 0x70
 800415a:	e00b      	b.n	8004174 <HAL_RCC_OscConfig+0x324>
 800415c:	4b58      	ldr	r3, [pc, #352]	; (80042c0 <HAL_RCC_OscConfig+0x470>)
 800415e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004160:	4a57      	ldr	r2, [pc, #348]	; (80042c0 <HAL_RCC_OscConfig+0x470>)
 8004162:	f023 0301 	bic.w	r3, r3, #1
 8004166:	6713      	str	r3, [r2, #112]	; 0x70
 8004168:	4b55      	ldr	r3, [pc, #340]	; (80042c0 <HAL_RCC_OscConfig+0x470>)
 800416a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800416c:	4a54      	ldr	r2, [pc, #336]	; (80042c0 <HAL_RCC_OscConfig+0x470>)
 800416e:	f023 0304 	bic.w	r3, r3, #4
 8004172:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	689b      	ldr	r3, [r3, #8]
 8004178:	2b00      	cmp	r3, #0
 800417a:	d015      	beq.n	80041a8 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800417c:	f7fd ffa8 	bl	80020d0 <HAL_GetTick>
 8004180:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004182:	e00a      	b.n	800419a <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004184:	f7fd ffa4 	bl	80020d0 <HAL_GetTick>
 8004188:	4602      	mov	r2, r0
 800418a:	693b      	ldr	r3, [r7, #16]
 800418c:	1ad3      	subs	r3, r2, r3
 800418e:	f241 3288 	movw	r2, #5000	; 0x1388
 8004192:	4293      	cmp	r3, r2
 8004194:	d901      	bls.n	800419a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8004196:	2303      	movs	r3, #3
 8004198:	e0cb      	b.n	8004332 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800419a:	4b49      	ldr	r3, [pc, #292]	; (80042c0 <HAL_RCC_OscConfig+0x470>)
 800419c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800419e:	f003 0302 	and.w	r3, r3, #2
 80041a2:	2b00      	cmp	r3, #0
 80041a4:	d0ee      	beq.n	8004184 <HAL_RCC_OscConfig+0x334>
 80041a6:	e014      	b.n	80041d2 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80041a8:	f7fd ff92 	bl	80020d0 <HAL_GetTick>
 80041ac:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80041ae:	e00a      	b.n	80041c6 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80041b0:	f7fd ff8e 	bl	80020d0 <HAL_GetTick>
 80041b4:	4602      	mov	r2, r0
 80041b6:	693b      	ldr	r3, [r7, #16]
 80041b8:	1ad3      	subs	r3, r2, r3
 80041ba:	f241 3288 	movw	r2, #5000	; 0x1388
 80041be:	4293      	cmp	r3, r2
 80041c0:	d901      	bls.n	80041c6 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80041c2:	2303      	movs	r3, #3
 80041c4:	e0b5      	b.n	8004332 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80041c6:	4b3e      	ldr	r3, [pc, #248]	; (80042c0 <HAL_RCC_OscConfig+0x470>)
 80041c8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80041ca:	f003 0302 	and.w	r3, r3, #2
 80041ce:	2b00      	cmp	r3, #0
 80041d0:	d1ee      	bne.n	80041b0 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80041d2:	7dfb      	ldrb	r3, [r7, #23]
 80041d4:	2b01      	cmp	r3, #1
 80041d6:	d105      	bne.n	80041e4 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80041d8:	4b39      	ldr	r3, [pc, #228]	; (80042c0 <HAL_RCC_OscConfig+0x470>)
 80041da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041dc:	4a38      	ldr	r2, [pc, #224]	; (80042c0 <HAL_RCC_OscConfig+0x470>)
 80041de:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80041e2:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	699b      	ldr	r3, [r3, #24]
 80041e8:	2b00      	cmp	r3, #0
 80041ea:	f000 80a1 	beq.w	8004330 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80041ee:	4b34      	ldr	r3, [pc, #208]	; (80042c0 <HAL_RCC_OscConfig+0x470>)
 80041f0:	689b      	ldr	r3, [r3, #8]
 80041f2:	f003 030c 	and.w	r3, r3, #12
 80041f6:	2b08      	cmp	r3, #8
 80041f8:	d05c      	beq.n	80042b4 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	699b      	ldr	r3, [r3, #24]
 80041fe:	2b02      	cmp	r3, #2
 8004200:	d141      	bne.n	8004286 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004202:	4b31      	ldr	r3, [pc, #196]	; (80042c8 <HAL_RCC_OscConfig+0x478>)
 8004204:	2200      	movs	r2, #0
 8004206:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004208:	f7fd ff62 	bl	80020d0 <HAL_GetTick>
 800420c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800420e:	e008      	b.n	8004222 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004210:	f7fd ff5e 	bl	80020d0 <HAL_GetTick>
 8004214:	4602      	mov	r2, r0
 8004216:	693b      	ldr	r3, [r7, #16]
 8004218:	1ad3      	subs	r3, r2, r3
 800421a:	2b02      	cmp	r3, #2
 800421c:	d901      	bls.n	8004222 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800421e:	2303      	movs	r3, #3
 8004220:	e087      	b.n	8004332 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004222:	4b27      	ldr	r3, [pc, #156]	; (80042c0 <HAL_RCC_OscConfig+0x470>)
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800422a:	2b00      	cmp	r3, #0
 800422c:	d1f0      	bne.n	8004210 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	69da      	ldr	r2, [r3, #28]
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	6a1b      	ldr	r3, [r3, #32]
 8004236:	431a      	orrs	r2, r3
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800423c:	019b      	lsls	r3, r3, #6
 800423e:	431a      	orrs	r2, r3
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004244:	085b      	lsrs	r3, r3, #1
 8004246:	3b01      	subs	r3, #1
 8004248:	041b      	lsls	r3, r3, #16
 800424a:	431a      	orrs	r2, r3
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004250:	061b      	lsls	r3, r3, #24
 8004252:	491b      	ldr	r1, [pc, #108]	; (80042c0 <HAL_RCC_OscConfig+0x470>)
 8004254:	4313      	orrs	r3, r2
 8004256:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004258:	4b1b      	ldr	r3, [pc, #108]	; (80042c8 <HAL_RCC_OscConfig+0x478>)
 800425a:	2201      	movs	r2, #1
 800425c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800425e:	f7fd ff37 	bl	80020d0 <HAL_GetTick>
 8004262:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004264:	e008      	b.n	8004278 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004266:	f7fd ff33 	bl	80020d0 <HAL_GetTick>
 800426a:	4602      	mov	r2, r0
 800426c:	693b      	ldr	r3, [r7, #16]
 800426e:	1ad3      	subs	r3, r2, r3
 8004270:	2b02      	cmp	r3, #2
 8004272:	d901      	bls.n	8004278 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8004274:	2303      	movs	r3, #3
 8004276:	e05c      	b.n	8004332 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004278:	4b11      	ldr	r3, [pc, #68]	; (80042c0 <HAL_RCC_OscConfig+0x470>)
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004280:	2b00      	cmp	r3, #0
 8004282:	d0f0      	beq.n	8004266 <HAL_RCC_OscConfig+0x416>
 8004284:	e054      	b.n	8004330 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004286:	4b10      	ldr	r3, [pc, #64]	; (80042c8 <HAL_RCC_OscConfig+0x478>)
 8004288:	2200      	movs	r2, #0
 800428a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800428c:	f7fd ff20 	bl	80020d0 <HAL_GetTick>
 8004290:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004292:	e008      	b.n	80042a6 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004294:	f7fd ff1c 	bl	80020d0 <HAL_GetTick>
 8004298:	4602      	mov	r2, r0
 800429a:	693b      	ldr	r3, [r7, #16]
 800429c:	1ad3      	subs	r3, r2, r3
 800429e:	2b02      	cmp	r3, #2
 80042a0:	d901      	bls.n	80042a6 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80042a2:	2303      	movs	r3, #3
 80042a4:	e045      	b.n	8004332 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80042a6:	4b06      	ldr	r3, [pc, #24]	; (80042c0 <HAL_RCC_OscConfig+0x470>)
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80042ae:	2b00      	cmp	r3, #0
 80042b0:	d1f0      	bne.n	8004294 <HAL_RCC_OscConfig+0x444>
 80042b2:	e03d      	b.n	8004330 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	699b      	ldr	r3, [r3, #24]
 80042b8:	2b01      	cmp	r3, #1
 80042ba:	d107      	bne.n	80042cc <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80042bc:	2301      	movs	r3, #1
 80042be:	e038      	b.n	8004332 <HAL_RCC_OscConfig+0x4e2>
 80042c0:	40023800 	.word	0x40023800
 80042c4:	40007000 	.word	0x40007000
 80042c8:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80042cc:	4b1b      	ldr	r3, [pc, #108]	; (800433c <HAL_RCC_OscConfig+0x4ec>)
 80042ce:	685b      	ldr	r3, [r3, #4]
 80042d0:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	699b      	ldr	r3, [r3, #24]
 80042d6:	2b01      	cmp	r3, #1
 80042d8:	d028      	beq.n	800432c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80042da:	68fb      	ldr	r3, [r7, #12]
 80042dc:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80042e4:	429a      	cmp	r2, r3
 80042e6:	d121      	bne.n	800432c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80042e8:	68fb      	ldr	r3, [r7, #12]
 80042ea:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80042f2:	429a      	cmp	r2, r3
 80042f4:	d11a      	bne.n	800432c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80042f6:	68fa      	ldr	r2, [r7, #12]
 80042f8:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80042fc:	4013      	ands	r3, r2
 80042fe:	687a      	ldr	r2, [r7, #4]
 8004300:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8004302:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004304:	4293      	cmp	r3, r2
 8004306:	d111      	bne.n	800432c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004308:	68fb      	ldr	r3, [r7, #12]
 800430a:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004312:	085b      	lsrs	r3, r3, #1
 8004314:	3b01      	subs	r3, #1
 8004316:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004318:	429a      	cmp	r2, r3
 800431a:	d107      	bne.n	800432c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800431c:	68fb      	ldr	r3, [r7, #12]
 800431e:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004326:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004328:	429a      	cmp	r2, r3
 800432a:	d001      	beq.n	8004330 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 800432c:	2301      	movs	r3, #1
 800432e:	e000      	b.n	8004332 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8004330:	2300      	movs	r3, #0
}
 8004332:	4618      	mov	r0, r3
 8004334:	3718      	adds	r7, #24
 8004336:	46bd      	mov	sp, r7
 8004338:	bd80      	pop	{r7, pc}
 800433a:	bf00      	nop
 800433c:	40023800 	.word	0x40023800

08004340 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004340:	b580      	push	{r7, lr}
 8004342:	b084      	sub	sp, #16
 8004344:	af00      	add	r7, sp, #0
 8004346:	6078      	str	r0, [r7, #4]
 8004348:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	2b00      	cmp	r3, #0
 800434e:	d101      	bne.n	8004354 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004350:	2301      	movs	r3, #1
 8004352:	e0cc      	b.n	80044ee <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004354:	4b68      	ldr	r3, [pc, #416]	; (80044f8 <HAL_RCC_ClockConfig+0x1b8>)
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	f003 0307 	and.w	r3, r3, #7
 800435c:	683a      	ldr	r2, [r7, #0]
 800435e:	429a      	cmp	r2, r3
 8004360:	d90c      	bls.n	800437c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004362:	4b65      	ldr	r3, [pc, #404]	; (80044f8 <HAL_RCC_ClockConfig+0x1b8>)
 8004364:	683a      	ldr	r2, [r7, #0]
 8004366:	b2d2      	uxtb	r2, r2
 8004368:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800436a:	4b63      	ldr	r3, [pc, #396]	; (80044f8 <HAL_RCC_ClockConfig+0x1b8>)
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	f003 0307 	and.w	r3, r3, #7
 8004372:	683a      	ldr	r2, [r7, #0]
 8004374:	429a      	cmp	r2, r3
 8004376:	d001      	beq.n	800437c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004378:	2301      	movs	r3, #1
 800437a:	e0b8      	b.n	80044ee <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	f003 0302 	and.w	r3, r3, #2
 8004384:	2b00      	cmp	r3, #0
 8004386:	d020      	beq.n	80043ca <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	f003 0304 	and.w	r3, r3, #4
 8004390:	2b00      	cmp	r3, #0
 8004392:	d005      	beq.n	80043a0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004394:	4b59      	ldr	r3, [pc, #356]	; (80044fc <HAL_RCC_ClockConfig+0x1bc>)
 8004396:	689b      	ldr	r3, [r3, #8]
 8004398:	4a58      	ldr	r2, [pc, #352]	; (80044fc <HAL_RCC_ClockConfig+0x1bc>)
 800439a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800439e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	f003 0308 	and.w	r3, r3, #8
 80043a8:	2b00      	cmp	r3, #0
 80043aa:	d005      	beq.n	80043b8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80043ac:	4b53      	ldr	r3, [pc, #332]	; (80044fc <HAL_RCC_ClockConfig+0x1bc>)
 80043ae:	689b      	ldr	r3, [r3, #8]
 80043b0:	4a52      	ldr	r2, [pc, #328]	; (80044fc <HAL_RCC_ClockConfig+0x1bc>)
 80043b2:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80043b6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80043b8:	4b50      	ldr	r3, [pc, #320]	; (80044fc <HAL_RCC_ClockConfig+0x1bc>)
 80043ba:	689b      	ldr	r3, [r3, #8]
 80043bc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	689b      	ldr	r3, [r3, #8]
 80043c4:	494d      	ldr	r1, [pc, #308]	; (80044fc <HAL_RCC_ClockConfig+0x1bc>)
 80043c6:	4313      	orrs	r3, r2
 80043c8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	f003 0301 	and.w	r3, r3, #1
 80043d2:	2b00      	cmp	r3, #0
 80043d4:	d044      	beq.n	8004460 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	685b      	ldr	r3, [r3, #4]
 80043da:	2b01      	cmp	r3, #1
 80043dc:	d107      	bne.n	80043ee <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80043de:	4b47      	ldr	r3, [pc, #284]	; (80044fc <HAL_RCC_ClockConfig+0x1bc>)
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80043e6:	2b00      	cmp	r3, #0
 80043e8:	d119      	bne.n	800441e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80043ea:	2301      	movs	r3, #1
 80043ec:	e07f      	b.n	80044ee <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	685b      	ldr	r3, [r3, #4]
 80043f2:	2b02      	cmp	r3, #2
 80043f4:	d003      	beq.n	80043fe <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80043fa:	2b03      	cmp	r3, #3
 80043fc:	d107      	bne.n	800440e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80043fe:	4b3f      	ldr	r3, [pc, #252]	; (80044fc <HAL_RCC_ClockConfig+0x1bc>)
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004406:	2b00      	cmp	r3, #0
 8004408:	d109      	bne.n	800441e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800440a:	2301      	movs	r3, #1
 800440c:	e06f      	b.n	80044ee <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800440e:	4b3b      	ldr	r3, [pc, #236]	; (80044fc <HAL_RCC_ClockConfig+0x1bc>)
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	f003 0302 	and.w	r3, r3, #2
 8004416:	2b00      	cmp	r3, #0
 8004418:	d101      	bne.n	800441e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800441a:	2301      	movs	r3, #1
 800441c:	e067      	b.n	80044ee <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800441e:	4b37      	ldr	r3, [pc, #220]	; (80044fc <HAL_RCC_ClockConfig+0x1bc>)
 8004420:	689b      	ldr	r3, [r3, #8]
 8004422:	f023 0203 	bic.w	r2, r3, #3
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	685b      	ldr	r3, [r3, #4]
 800442a:	4934      	ldr	r1, [pc, #208]	; (80044fc <HAL_RCC_ClockConfig+0x1bc>)
 800442c:	4313      	orrs	r3, r2
 800442e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004430:	f7fd fe4e 	bl	80020d0 <HAL_GetTick>
 8004434:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004436:	e00a      	b.n	800444e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004438:	f7fd fe4a 	bl	80020d0 <HAL_GetTick>
 800443c:	4602      	mov	r2, r0
 800443e:	68fb      	ldr	r3, [r7, #12]
 8004440:	1ad3      	subs	r3, r2, r3
 8004442:	f241 3288 	movw	r2, #5000	; 0x1388
 8004446:	4293      	cmp	r3, r2
 8004448:	d901      	bls.n	800444e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800444a:	2303      	movs	r3, #3
 800444c:	e04f      	b.n	80044ee <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800444e:	4b2b      	ldr	r3, [pc, #172]	; (80044fc <HAL_RCC_ClockConfig+0x1bc>)
 8004450:	689b      	ldr	r3, [r3, #8]
 8004452:	f003 020c 	and.w	r2, r3, #12
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	685b      	ldr	r3, [r3, #4]
 800445a:	009b      	lsls	r3, r3, #2
 800445c:	429a      	cmp	r2, r3
 800445e:	d1eb      	bne.n	8004438 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004460:	4b25      	ldr	r3, [pc, #148]	; (80044f8 <HAL_RCC_ClockConfig+0x1b8>)
 8004462:	681b      	ldr	r3, [r3, #0]
 8004464:	f003 0307 	and.w	r3, r3, #7
 8004468:	683a      	ldr	r2, [r7, #0]
 800446a:	429a      	cmp	r2, r3
 800446c:	d20c      	bcs.n	8004488 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800446e:	4b22      	ldr	r3, [pc, #136]	; (80044f8 <HAL_RCC_ClockConfig+0x1b8>)
 8004470:	683a      	ldr	r2, [r7, #0]
 8004472:	b2d2      	uxtb	r2, r2
 8004474:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004476:	4b20      	ldr	r3, [pc, #128]	; (80044f8 <HAL_RCC_ClockConfig+0x1b8>)
 8004478:	681b      	ldr	r3, [r3, #0]
 800447a:	f003 0307 	and.w	r3, r3, #7
 800447e:	683a      	ldr	r2, [r7, #0]
 8004480:	429a      	cmp	r2, r3
 8004482:	d001      	beq.n	8004488 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004484:	2301      	movs	r3, #1
 8004486:	e032      	b.n	80044ee <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	681b      	ldr	r3, [r3, #0]
 800448c:	f003 0304 	and.w	r3, r3, #4
 8004490:	2b00      	cmp	r3, #0
 8004492:	d008      	beq.n	80044a6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004494:	4b19      	ldr	r3, [pc, #100]	; (80044fc <HAL_RCC_ClockConfig+0x1bc>)
 8004496:	689b      	ldr	r3, [r3, #8]
 8004498:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	68db      	ldr	r3, [r3, #12]
 80044a0:	4916      	ldr	r1, [pc, #88]	; (80044fc <HAL_RCC_ClockConfig+0x1bc>)
 80044a2:	4313      	orrs	r3, r2
 80044a4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	f003 0308 	and.w	r3, r3, #8
 80044ae:	2b00      	cmp	r3, #0
 80044b0:	d009      	beq.n	80044c6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80044b2:	4b12      	ldr	r3, [pc, #72]	; (80044fc <HAL_RCC_ClockConfig+0x1bc>)
 80044b4:	689b      	ldr	r3, [r3, #8]
 80044b6:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	691b      	ldr	r3, [r3, #16]
 80044be:	00db      	lsls	r3, r3, #3
 80044c0:	490e      	ldr	r1, [pc, #56]	; (80044fc <HAL_RCC_ClockConfig+0x1bc>)
 80044c2:	4313      	orrs	r3, r2
 80044c4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80044c6:	f000 f821 	bl	800450c <HAL_RCC_GetSysClockFreq>
 80044ca:	4602      	mov	r2, r0
 80044cc:	4b0b      	ldr	r3, [pc, #44]	; (80044fc <HAL_RCC_ClockConfig+0x1bc>)
 80044ce:	689b      	ldr	r3, [r3, #8]
 80044d0:	091b      	lsrs	r3, r3, #4
 80044d2:	f003 030f 	and.w	r3, r3, #15
 80044d6:	490a      	ldr	r1, [pc, #40]	; (8004500 <HAL_RCC_ClockConfig+0x1c0>)
 80044d8:	5ccb      	ldrb	r3, [r1, r3]
 80044da:	fa22 f303 	lsr.w	r3, r2, r3
 80044de:	4a09      	ldr	r2, [pc, #36]	; (8004504 <HAL_RCC_ClockConfig+0x1c4>)
 80044e0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80044e2:	4b09      	ldr	r3, [pc, #36]	; (8004508 <HAL_RCC_ClockConfig+0x1c8>)
 80044e4:	681b      	ldr	r3, [r3, #0]
 80044e6:	4618      	mov	r0, r3
 80044e8:	f7fd fdae 	bl	8002048 <HAL_InitTick>

  return HAL_OK;
 80044ec:	2300      	movs	r3, #0
}
 80044ee:	4618      	mov	r0, r3
 80044f0:	3710      	adds	r7, #16
 80044f2:	46bd      	mov	sp, r7
 80044f4:	bd80      	pop	{r7, pc}
 80044f6:	bf00      	nop
 80044f8:	40023c00 	.word	0x40023c00
 80044fc:	40023800 	.word	0x40023800
 8004500:	0800a5d4 	.word	0x0800a5d4
 8004504:	20000000 	.word	0x20000000
 8004508:	20000004 	.word	0x20000004

0800450c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800450c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004510:	b094      	sub	sp, #80	; 0x50
 8004512:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8004514:	2300      	movs	r3, #0
 8004516:	647b      	str	r3, [r7, #68]	; 0x44
 8004518:	2300      	movs	r3, #0
 800451a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800451c:	2300      	movs	r3, #0
 800451e:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8004520:	2300      	movs	r3, #0
 8004522:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004524:	4b79      	ldr	r3, [pc, #484]	; (800470c <HAL_RCC_GetSysClockFreq+0x200>)
 8004526:	689b      	ldr	r3, [r3, #8]
 8004528:	f003 030c 	and.w	r3, r3, #12
 800452c:	2b08      	cmp	r3, #8
 800452e:	d00d      	beq.n	800454c <HAL_RCC_GetSysClockFreq+0x40>
 8004530:	2b08      	cmp	r3, #8
 8004532:	f200 80e1 	bhi.w	80046f8 <HAL_RCC_GetSysClockFreq+0x1ec>
 8004536:	2b00      	cmp	r3, #0
 8004538:	d002      	beq.n	8004540 <HAL_RCC_GetSysClockFreq+0x34>
 800453a:	2b04      	cmp	r3, #4
 800453c:	d003      	beq.n	8004546 <HAL_RCC_GetSysClockFreq+0x3a>
 800453e:	e0db      	b.n	80046f8 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004540:	4b73      	ldr	r3, [pc, #460]	; (8004710 <HAL_RCC_GetSysClockFreq+0x204>)
 8004542:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8004544:	e0db      	b.n	80046fe <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004546:	4b73      	ldr	r3, [pc, #460]	; (8004714 <HAL_RCC_GetSysClockFreq+0x208>)
 8004548:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800454a:	e0d8      	b.n	80046fe <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800454c:	4b6f      	ldr	r3, [pc, #444]	; (800470c <HAL_RCC_GetSysClockFreq+0x200>)
 800454e:	685b      	ldr	r3, [r3, #4]
 8004550:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004554:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004556:	4b6d      	ldr	r3, [pc, #436]	; (800470c <HAL_RCC_GetSysClockFreq+0x200>)
 8004558:	685b      	ldr	r3, [r3, #4]
 800455a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800455e:	2b00      	cmp	r3, #0
 8004560:	d063      	beq.n	800462a <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004562:	4b6a      	ldr	r3, [pc, #424]	; (800470c <HAL_RCC_GetSysClockFreq+0x200>)
 8004564:	685b      	ldr	r3, [r3, #4]
 8004566:	099b      	lsrs	r3, r3, #6
 8004568:	2200      	movs	r2, #0
 800456a:	63bb      	str	r3, [r7, #56]	; 0x38
 800456c:	63fa      	str	r2, [r7, #60]	; 0x3c
 800456e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004570:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004574:	633b      	str	r3, [r7, #48]	; 0x30
 8004576:	2300      	movs	r3, #0
 8004578:	637b      	str	r3, [r7, #52]	; 0x34
 800457a:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 800457e:	4622      	mov	r2, r4
 8004580:	462b      	mov	r3, r5
 8004582:	f04f 0000 	mov.w	r0, #0
 8004586:	f04f 0100 	mov.w	r1, #0
 800458a:	0159      	lsls	r1, r3, #5
 800458c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004590:	0150      	lsls	r0, r2, #5
 8004592:	4602      	mov	r2, r0
 8004594:	460b      	mov	r3, r1
 8004596:	4621      	mov	r1, r4
 8004598:	1a51      	subs	r1, r2, r1
 800459a:	6139      	str	r1, [r7, #16]
 800459c:	4629      	mov	r1, r5
 800459e:	eb63 0301 	sbc.w	r3, r3, r1
 80045a2:	617b      	str	r3, [r7, #20]
 80045a4:	f04f 0200 	mov.w	r2, #0
 80045a8:	f04f 0300 	mov.w	r3, #0
 80045ac:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80045b0:	4659      	mov	r1, fp
 80045b2:	018b      	lsls	r3, r1, #6
 80045b4:	4651      	mov	r1, sl
 80045b6:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80045ba:	4651      	mov	r1, sl
 80045bc:	018a      	lsls	r2, r1, #6
 80045be:	4651      	mov	r1, sl
 80045c0:	ebb2 0801 	subs.w	r8, r2, r1
 80045c4:	4659      	mov	r1, fp
 80045c6:	eb63 0901 	sbc.w	r9, r3, r1
 80045ca:	f04f 0200 	mov.w	r2, #0
 80045ce:	f04f 0300 	mov.w	r3, #0
 80045d2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80045d6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80045da:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80045de:	4690      	mov	r8, r2
 80045e0:	4699      	mov	r9, r3
 80045e2:	4623      	mov	r3, r4
 80045e4:	eb18 0303 	adds.w	r3, r8, r3
 80045e8:	60bb      	str	r3, [r7, #8]
 80045ea:	462b      	mov	r3, r5
 80045ec:	eb49 0303 	adc.w	r3, r9, r3
 80045f0:	60fb      	str	r3, [r7, #12]
 80045f2:	f04f 0200 	mov.w	r2, #0
 80045f6:	f04f 0300 	mov.w	r3, #0
 80045fa:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80045fe:	4629      	mov	r1, r5
 8004600:	024b      	lsls	r3, r1, #9
 8004602:	4621      	mov	r1, r4
 8004604:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8004608:	4621      	mov	r1, r4
 800460a:	024a      	lsls	r2, r1, #9
 800460c:	4610      	mov	r0, r2
 800460e:	4619      	mov	r1, r3
 8004610:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004612:	2200      	movs	r2, #0
 8004614:	62bb      	str	r3, [r7, #40]	; 0x28
 8004616:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004618:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800461c:	f7fc fb34 	bl	8000c88 <__aeabi_uldivmod>
 8004620:	4602      	mov	r2, r0
 8004622:	460b      	mov	r3, r1
 8004624:	4613      	mov	r3, r2
 8004626:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004628:	e058      	b.n	80046dc <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800462a:	4b38      	ldr	r3, [pc, #224]	; (800470c <HAL_RCC_GetSysClockFreq+0x200>)
 800462c:	685b      	ldr	r3, [r3, #4]
 800462e:	099b      	lsrs	r3, r3, #6
 8004630:	2200      	movs	r2, #0
 8004632:	4618      	mov	r0, r3
 8004634:	4611      	mov	r1, r2
 8004636:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800463a:	623b      	str	r3, [r7, #32]
 800463c:	2300      	movs	r3, #0
 800463e:	627b      	str	r3, [r7, #36]	; 0x24
 8004640:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8004644:	4642      	mov	r2, r8
 8004646:	464b      	mov	r3, r9
 8004648:	f04f 0000 	mov.w	r0, #0
 800464c:	f04f 0100 	mov.w	r1, #0
 8004650:	0159      	lsls	r1, r3, #5
 8004652:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004656:	0150      	lsls	r0, r2, #5
 8004658:	4602      	mov	r2, r0
 800465a:	460b      	mov	r3, r1
 800465c:	4641      	mov	r1, r8
 800465e:	ebb2 0a01 	subs.w	sl, r2, r1
 8004662:	4649      	mov	r1, r9
 8004664:	eb63 0b01 	sbc.w	fp, r3, r1
 8004668:	f04f 0200 	mov.w	r2, #0
 800466c:	f04f 0300 	mov.w	r3, #0
 8004670:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8004674:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8004678:	ea4f 128a 	mov.w	r2, sl, lsl #6
 800467c:	ebb2 040a 	subs.w	r4, r2, sl
 8004680:	eb63 050b 	sbc.w	r5, r3, fp
 8004684:	f04f 0200 	mov.w	r2, #0
 8004688:	f04f 0300 	mov.w	r3, #0
 800468c:	00eb      	lsls	r3, r5, #3
 800468e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004692:	00e2      	lsls	r2, r4, #3
 8004694:	4614      	mov	r4, r2
 8004696:	461d      	mov	r5, r3
 8004698:	4643      	mov	r3, r8
 800469a:	18e3      	adds	r3, r4, r3
 800469c:	603b      	str	r3, [r7, #0]
 800469e:	464b      	mov	r3, r9
 80046a0:	eb45 0303 	adc.w	r3, r5, r3
 80046a4:	607b      	str	r3, [r7, #4]
 80046a6:	f04f 0200 	mov.w	r2, #0
 80046aa:	f04f 0300 	mov.w	r3, #0
 80046ae:	e9d7 4500 	ldrd	r4, r5, [r7]
 80046b2:	4629      	mov	r1, r5
 80046b4:	028b      	lsls	r3, r1, #10
 80046b6:	4621      	mov	r1, r4
 80046b8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80046bc:	4621      	mov	r1, r4
 80046be:	028a      	lsls	r2, r1, #10
 80046c0:	4610      	mov	r0, r2
 80046c2:	4619      	mov	r1, r3
 80046c4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80046c6:	2200      	movs	r2, #0
 80046c8:	61bb      	str	r3, [r7, #24]
 80046ca:	61fa      	str	r2, [r7, #28]
 80046cc:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80046d0:	f7fc fada 	bl	8000c88 <__aeabi_uldivmod>
 80046d4:	4602      	mov	r2, r0
 80046d6:	460b      	mov	r3, r1
 80046d8:	4613      	mov	r3, r2
 80046da:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80046dc:	4b0b      	ldr	r3, [pc, #44]	; (800470c <HAL_RCC_GetSysClockFreq+0x200>)
 80046de:	685b      	ldr	r3, [r3, #4]
 80046e0:	0c1b      	lsrs	r3, r3, #16
 80046e2:	f003 0303 	and.w	r3, r3, #3
 80046e6:	3301      	adds	r3, #1
 80046e8:	005b      	lsls	r3, r3, #1
 80046ea:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 80046ec:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80046ee:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80046f0:	fbb2 f3f3 	udiv	r3, r2, r3
 80046f4:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80046f6:	e002      	b.n	80046fe <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80046f8:	4b05      	ldr	r3, [pc, #20]	; (8004710 <HAL_RCC_GetSysClockFreq+0x204>)
 80046fa:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80046fc:	bf00      	nop
    }
  }
  return sysclockfreq;
 80046fe:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8004700:	4618      	mov	r0, r3
 8004702:	3750      	adds	r7, #80	; 0x50
 8004704:	46bd      	mov	sp, r7
 8004706:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800470a:	bf00      	nop
 800470c:	40023800 	.word	0x40023800
 8004710:	00f42400 	.word	0x00f42400
 8004714:	007a1200 	.word	0x007a1200

08004718 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004718:	b480      	push	{r7}
 800471a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800471c:	4b03      	ldr	r3, [pc, #12]	; (800472c <HAL_RCC_GetHCLKFreq+0x14>)
 800471e:	681b      	ldr	r3, [r3, #0]
}
 8004720:	4618      	mov	r0, r3
 8004722:	46bd      	mov	sp, r7
 8004724:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004728:	4770      	bx	lr
 800472a:	bf00      	nop
 800472c:	20000000 	.word	0x20000000

08004730 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004730:	b580      	push	{r7, lr}
 8004732:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8004734:	f7ff fff0 	bl	8004718 <HAL_RCC_GetHCLKFreq>
 8004738:	4602      	mov	r2, r0
 800473a:	4b05      	ldr	r3, [pc, #20]	; (8004750 <HAL_RCC_GetPCLK1Freq+0x20>)
 800473c:	689b      	ldr	r3, [r3, #8]
 800473e:	0a9b      	lsrs	r3, r3, #10
 8004740:	f003 0307 	and.w	r3, r3, #7
 8004744:	4903      	ldr	r1, [pc, #12]	; (8004754 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004746:	5ccb      	ldrb	r3, [r1, r3]
 8004748:	fa22 f303 	lsr.w	r3, r2, r3
}
 800474c:	4618      	mov	r0, r3
 800474e:	bd80      	pop	{r7, pc}
 8004750:	40023800 	.word	0x40023800
 8004754:	0800a5e4 	.word	0x0800a5e4

08004758 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004758:	b580      	push	{r7, lr}
 800475a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 800475c:	f7ff ffdc 	bl	8004718 <HAL_RCC_GetHCLKFreq>
 8004760:	4602      	mov	r2, r0
 8004762:	4b05      	ldr	r3, [pc, #20]	; (8004778 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004764:	689b      	ldr	r3, [r3, #8]
 8004766:	0b5b      	lsrs	r3, r3, #13
 8004768:	f003 0307 	and.w	r3, r3, #7
 800476c:	4903      	ldr	r1, [pc, #12]	; (800477c <HAL_RCC_GetPCLK2Freq+0x24>)
 800476e:	5ccb      	ldrb	r3, [r1, r3]
 8004770:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004774:	4618      	mov	r0, r3
 8004776:	bd80      	pop	{r7, pc}
 8004778:	40023800 	.word	0x40023800
 800477c:	0800a5e4 	.word	0x0800a5e4

08004780 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004780:	b580      	push	{r7, lr}
 8004782:	b082      	sub	sp, #8
 8004784:	af00      	add	r7, sp, #0
 8004786:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	2b00      	cmp	r3, #0
 800478c:	d101      	bne.n	8004792 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800478e:	2301      	movs	r3, #1
 8004790:	e041      	b.n	8004816 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004798:	b2db      	uxtb	r3, r3
 800479a:	2b00      	cmp	r3, #0
 800479c:	d106      	bne.n	80047ac <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	2200      	movs	r2, #0
 80047a2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80047a6:	6878      	ldr	r0, [r7, #4]
 80047a8:	f7fd fa62 	bl	8001c70 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	2202      	movs	r2, #2
 80047b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	681a      	ldr	r2, [r3, #0]
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	3304      	adds	r3, #4
 80047bc:	4619      	mov	r1, r3
 80047be:	4610      	mov	r0, r2
 80047c0:	f000 fc38 	bl	8005034 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	2201      	movs	r2, #1
 80047c8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	2201      	movs	r2, #1
 80047d0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	2201      	movs	r2, #1
 80047d8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	2201      	movs	r2, #1
 80047e0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	2201      	movs	r2, #1
 80047e8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	2201      	movs	r2, #1
 80047f0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	2201      	movs	r2, #1
 80047f8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	2201      	movs	r2, #1
 8004800:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	2201      	movs	r2, #1
 8004808:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	2201      	movs	r2, #1
 8004810:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004814:	2300      	movs	r3, #0
}
 8004816:	4618      	mov	r0, r3
 8004818:	3708      	adds	r7, #8
 800481a:	46bd      	mov	sp, r7
 800481c:	bd80      	pop	{r7, pc}

0800481e <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 800481e:	b580      	push	{r7, lr}
 8004820:	b082      	sub	sp, #8
 8004822:	af00      	add	r7, sp, #0
 8004824:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	2b00      	cmp	r3, #0
 800482a:	d101      	bne.n	8004830 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 800482c:	2301      	movs	r3, #1
 800482e:	e041      	b.n	80048b4 <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004836:	b2db      	uxtb	r3, r3
 8004838:	2b00      	cmp	r3, #0
 800483a:	d106      	bne.n	800484a <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	2200      	movs	r2, #0
 8004840:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8004844:	6878      	ldr	r0, [r7, #4]
 8004846:	f7fd f9a5 	bl	8001b94 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	2202      	movs	r2, #2
 800484e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	681a      	ldr	r2, [r3, #0]
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	3304      	adds	r3, #4
 800485a:	4619      	mov	r1, r3
 800485c:	4610      	mov	r0, r2
 800485e:	f000 fbe9 	bl	8005034 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	2201      	movs	r2, #1
 8004866:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	2201      	movs	r2, #1
 800486e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	2201      	movs	r2, #1
 8004876:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	2201      	movs	r2, #1
 800487e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	2201      	movs	r2, #1
 8004886:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	2201      	movs	r2, #1
 800488e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	2201      	movs	r2, #1
 8004896:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	2201      	movs	r2, #1
 800489e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	2201      	movs	r2, #1
 80048a6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	2201      	movs	r2, #1
 80048ae:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80048b2:	2300      	movs	r3, #0
}
 80048b4:	4618      	mov	r0, r3
 80048b6:	3708      	adds	r7, #8
 80048b8:	46bd      	mov	sp, r7
 80048ba:	bd80      	pop	{r7, pc}

080048bc <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80048bc:	b580      	push	{r7, lr}
 80048be:	b084      	sub	sp, #16
 80048c0:	af00      	add	r7, sp, #0
 80048c2:	6078      	str	r0, [r7, #4]
 80048c4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80048c6:	2300      	movs	r3, #0
 80048c8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 80048ca:	683b      	ldr	r3, [r7, #0]
 80048cc:	2b00      	cmp	r3, #0
 80048ce:	d104      	bne.n	80048da <HAL_TIM_IC_Start_IT+0x1e>
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80048d6:	b2db      	uxtb	r3, r3
 80048d8:	e013      	b.n	8004902 <HAL_TIM_IC_Start_IT+0x46>
 80048da:	683b      	ldr	r3, [r7, #0]
 80048dc:	2b04      	cmp	r3, #4
 80048de:	d104      	bne.n	80048ea <HAL_TIM_IC_Start_IT+0x2e>
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80048e6:	b2db      	uxtb	r3, r3
 80048e8:	e00b      	b.n	8004902 <HAL_TIM_IC_Start_IT+0x46>
 80048ea:	683b      	ldr	r3, [r7, #0]
 80048ec:	2b08      	cmp	r3, #8
 80048ee:	d104      	bne.n	80048fa <HAL_TIM_IC_Start_IT+0x3e>
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80048f6:	b2db      	uxtb	r3, r3
 80048f8:	e003      	b.n	8004902 <HAL_TIM_IC_Start_IT+0x46>
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004900:	b2db      	uxtb	r3, r3
 8004902:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8004904:	683b      	ldr	r3, [r7, #0]
 8004906:	2b00      	cmp	r3, #0
 8004908:	d104      	bne.n	8004914 <HAL_TIM_IC_Start_IT+0x58>
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8004910:	b2db      	uxtb	r3, r3
 8004912:	e013      	b.n	800493c <HAL_TIM_IC_Start_IT+0x80>
 8004914:	683b      	ldr	r3, [r7, #0]
 8004916:	2b04      	cmp	r3, #4
 8004918:	d104      	bne.n	8004924 <HAL_TIM_IC_Start_IT+0x68>
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8004920:	b2db      	uxtb	r3, r3
 8004922:	e00b      	b.n	800493c <HAL_TIM_IC_Start_IT+0x80>
 8004924:	683b      	ldr	r3, [r7, #0]
 8004926:	2b08      	cmp	r3, #8
 8004928:	d104      	bne.n	8004934 <HAL_TIM_IC_Start_IT+0x78>
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004930:	b2db      	uxtb	r3, r3
 8004932:	e003      	b.n	800493c <HAL_TIM_IC_Start_IT+0x80>
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800493a:	b2db      	uxtb	r3, r3
 800493c:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 800493e:	7bbb      	ldrb	r3, [r7, #14]
 8004940:	2b01      	cmp	r3, #1
 8004942:	d102      	bne.n	800494a <HAL_TIM_IC_Start_IT+0x8e>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8004944:	7b7b      	ldrb	r3, [r7, #13]
 8004946:	2b01      	cmp	r3, #1
 8004948:	d001      	beq.n	800494e <HAL_TIM_IC_Start_IT+0x92>
  {
    return HAL_ERROR;
 800494a:	2301      	movs	r3, #1
 800494c:	e0cc      	b.n	8004ae8 <HAL_TIM_IC_Start_IT+0x22c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800494e:	683b      	ldr	r3, [r7, #0]
 8004950:	2b00      	cmp	r3, #0
 8004952:	d104      	bne.n	800495e <HAL_TIM_IC_Start_IT+0xa2>
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	2202      	movs	r2, #2
 8004958:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800495c:	e013      	b.n	8004986 <HAL_TIM_IC_Start_IT+0xca>
 800495e:	683b      	ldr	r3, [r7, #0]
 8004960:	2b04      	cmp	r3, #4
 8004962:	d104      	bne.n	800496e <HAL_TIM_IC_Start_IT+0xb2>
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	2202      	movs	r2, #2
 8004968:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800496c:	e00b      	b.n	8004986 <HAL_TIM_IC_Start_IT+0xca>
 800496e:	683b      	ldr	r3, [r7, #0]
 8004970:	2b08      	cmp	r3, #8
 8004972:	d104      	bne.n	800497e <HAL_TIM_IC_Start_IT+0xc2>
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	2202      	movs	r2, #2
 8004978:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800497c:	e003      	b.n	8004986 <HAL_TIM_IC_Start_IT+0xca>
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	2202      	movs	r2, #2
 8004982:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004986:	683b      	ldr	r3, [r7, #0]
 8004988:	2b00      	cmp	r3, #0
 800498a:	d104      	bne.n	8004996 <HAL_TIM_IC_Start_IT+0xda>
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	2202      	movs	r2, #2
 8004990:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004994:	e013      	b.n	80049be <HAL_TIM_IC_Start_IT+0x102>
 8004996:	683b      	ldr	r3, [r7, #0]
 8004998:	2b04      	cmp	r3, #4
 800499a:	d104      	bne.n	80049a6 <HAL_TIM_IC_Start_IT+0xea>
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	2202      	movs	r2, #2
 80049a0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80049a4:	e00b      	b.n	80049be <HAL_TIM_IC_Start_IT+0x102>
 80049a6:	683b      	ldr	r3, [r7, #0]
 80049a8:	2b08      	cmp	r3, #8
 80049aa:	d104      	bne.n	80049b6 <HAL_TIM_IC_Start_IT+0xfa>
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	2202      	movs	r2, #2
 80049b0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80049b4:	e003      	b.n	80049be <HAL_TIM_IC_Start_IT+0x102>
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	2202      	movs	r2, #2
 80049ba:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  switch (Channel)
 80049be:	683b      	ldr	r3, [r7, #0]
 80049c0:	2b0c      	cmp	r3, #12
 80049c2:	d841      	bhi.n	8004a48 <HAL_TIM_IC_Start_IT+0x18c>
 80049c4:	a201      	add	r2, pc, #4	; (adr r2, 80049cc <HAL_TIM_IC_Start_IT+0x110>)
 80049c6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80049ca:	bf00      	nop
 80049cc:	08004a01 	.word	0x08004a01
 80049d0:	08004a49 	.word	0x08004a49
 80049d4:	08004a49 	.word	0x08004a49
 80049d8:	08004a49 	.word	0x08004a49
 80049dc:	08004a13 	.word	0x08004a13
 80049e0:	08004a49 	.word	0x08004a49
 80049e4:	08004a49 	.word	0x08004a49
 80049e8:	08004a49 	.word	0x08004a49
 80049ec:	08004a25 	.word	0x08004a25
 80049f0:	08004a49 	.word	0x08004a49
 80049f4:	08004a49 	.word	0x08004a49
 80049f8:	08004a49 	.word	0x08004a49
 80049fc:	08004a37 	.word	0x08004a37
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	681b      	ldr	r3, [r3, #0]
 8004a04:	68da      	ldr	r2, [r3, #12]
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	681b      	ldr	r3, [r3, #0]
 8004a0a:	f042 0202 	orr.w	r2, r2, #2
 8004a0e:	60da      	str	r2, [r3, #12]
      break;
 8004a10:	e01d      	b.n	8004a4e <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	681b      	ldr	r3, [r3, #0]
 8004a16:	68da      	ldr	r2, [r3, #12]
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	f042 0204 	orr.w	r2, r2, #4
 8004a20:	60da      	str	r2, [r3, #12]
      break;
 8004a22:	e014      	b.n	8004a4e <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	68da      	ldr	r2, [r3, #12]
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	681b      	ldr	r3, [r3, #0]
 8004a2e:	f042 0208 	orr.w	r2, r2, #8
 8004a32:	60da      	str	r2, [r3, #12]
      break;
 8004a34:	e00b      	b.n	8004a4e <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	681b      	ldr	r3, [r3, #0]
 8004a3a:	68da      	ldr	r2, [r3, #12]
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	f042 0210 	orr.w	r2, r2, #16
 8004a44:	60da      	str	r2, [r3, #12]
      break;
 8004a46:	e002      	b.n	8004a4e <HAL_TIM_IC_Start_IT+0x192>
    }

    default:
      status = HAL_ERROR;
 8004a48:	2301      	movs	r3, #1
 8004a4a:	73fb      	strb	r3, [r7, #15]
      break;
 8004a4c:	bf00      	nop
  }

  if (status == HAL_OK)
 8004a4e:	7bfb      	ldrb	r3, [r7, #15]
 8004a50:	2b00      	cmp	r3, #0
 8004a52:	d148      	bne.n	8004ae6 <HAL_TIM_IC_Start_IT+0x22a>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	2201      	movs	r2, #1
 8004a5a:	6839      	ldr	r1, [r7, #0]
 8004a5c:	4618      	mov	r0, r3
 8004a5e:	f000 fd4d 	bl	80054fc <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	681b      	ldr	r3, [r3, #0]
 8004a66:	4a22      	ldr	r2, [pc, #136]	; (8004af0 <HAL_TIM_IC_Start_IT+0x234>)
 8004a68:	4293      	cmp	r3, r2
 8004a6a:	d022      	beq.n	8004ab2 <HAL_TIM_IC_Start_IT+0x1f6>
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	681b      	ldr	r3, [r3, #0]
 8004a70:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004a74:	d01d      	beq.n	8004ab2 <HAL_TIM_IC_Start_IT+0x1f6>
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	681b      	ldr	r3, [r3, #0]
 8004a7a:	4a1e      	ldr	r2, [pc, #120]	; (8004af4 <HAL_TIM_IC_Start_IT+0x238>)
 8004a7c:	4293      	cmp	r3, r2
 8004a7e:	d018      	beq.n	8004ab2 <HAL_TIM_IC_Start_IT+0x1f6>
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	4a1c      	ldr	r2, [pc, #112]	; (8004af8 <HAL_TIM_IC_Start_IT+0x23c>)
 8004a86:	4293      	cmp	r3, r2
 8004a88:	d013      	beq.n	8004ab2 <HAL_TIM_IC_Start_IT+0x1f6>
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	681b      	ldr	r3, [r3, #0]
 8004a8e:	4a1b      	ldr	r2, [pc, #108]	; (8004afc <HAL_TIM_IC_Start_IT+0x240>)
 8004a90:	4293      	cmp	r3, r2
 8004a92:	d00e      	beq.n	8004ab2 <HAL_TIM_IC_Start_IT+0x1f6>
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	4a19      	ldr	r2, [pc, #100]	; (8004b00 <HAL_TIM_IC_Start_IT+0x244>)
 8004a9a:	4293      	cmp	r3, r2
 8004a9c:	d009      	beq.n	8004ab2 <HAL_TIM_IC_Start_IT+0x1f6>
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	681b      	ldr	r3, [r3, #0]
 8004aa2:	4a18      	ldr	r2, [pc, #96]	; (8004b04 <HAL_TIM_IC_Start_IT+0x248>)
 8004aa4:	4293      	cmp	r3, r2
 8004aa6:	d004      	beq.n	8004ab2 <HAL_TIM_IC_Start_IT+0x1f6>
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	4a16      	ldr	r2, [pc, #88]	; (8004b08 <HAL_TIM_IC_Start_IT+0x24c>)
 8004aae:	4293      	cmp	r3, r2
 8004ab0:	d111      	bne.n	8004ad6 <HAL_TIM_IC_Start_IT+0x21a>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	681b      	ldr	r3, [r3, #0]
 8004ab6:	689b      	ldr	r3, [r3, #8]
 8004ab8:	f003 0307 	and.w	r3, r3, #7
 8004abc:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004abe:	68bb      	ldr	r3, [r7, #8]
 8004ac0:	2b06      	cmp	r3, #6
 8004ac2:	d010      	beq.n	8004ae6 <HAL_TIM_IC_Start_IT+0x22a>
      {
        __HAL_TIM_ENABLE(htim);
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	681b      	ldr	r3, [r3, #0]
 8004ac8:	681a      	ldr	r2, [r3, #0]
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	681b      	ldr	r3, [r3, #0]
 8004ace:	f042 0201 	orr.w	r2, r2, #1
 8004ad2:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004ad4:	e007      	b.n	8004ae6 <HAL_TIM_IC_Start_IT+0x22a>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	681b      	ldr	r3, [r3, #0]
 8004ada:	681a      	ldr	r2, [r3, #0]
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	f042 0201 	orr.w	r2, r2, #1
 8004ae4:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 8004ae6:	7bfb      	ldrb	r3, [r7, #15]
}
 8004ae8:	4618      	mov	r0, r3
 8004aea:	3710      	adds	r7, #16
 8004aec:	46bd      	mov	sp, r7
 8004aee:	bd80      	pop	{r7, pc}
 8004af0:	40010000 	.word	0x40010000
 8004af4:	40000400 	.word	0x40000400
 8004af8:	40000800 	.word	0x40000800
 8004afc:	40000c00 	.word	0x40000c00
 8004b00:	40010400 	.word	0x40010400
 8004b04:	40014000 	.word	0x40014000
 8004b08:	40001800 	.word	0x40001800

08004b0c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004b0c:	b580      	push	{r7, lr}
 8004b0e:	b082      	sub	sp, #8
 8004b10:	af00      	add	r7, sp, #0
 8004b12:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	681b      	ldr	r3, [r3, #0]
 8004b18:	691b      	ldr	r3, [r3, #16]
 8004b1a:	f003 0302 	and.w	r3, r3, #2
 8004b1e:	2b02      	cmp	r3, #2
 8004b20:	d122      	bne.n	8004b68 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	681b      	ldr	r3, [r3, #0]
 8004b26:	68db      	ldr	r3, [r3, #12]
 8004b28:	f003 0302 	and.w	r3, r3, #2
 8004b2c:	2b02      	cmp	r3, #2
 8004b2e:	d11b      	bne.n	8004b68 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	f06f 0202 	mvn.w	r2, #2
 8004b38:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	2201      	movs	r2, #1
 8004b3e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	681b      	ldr	r3, [r3, #0]
 8004b44:	699b      	ldr	r3, [r3, #24]
 8004b46:	f003 0303 	and.w	r3, r3, #3
 8004b4a:	2b00      	cmp	r3, #0
 8004b4c:	d003      	beq.n	8004b56 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004b4e:	6878      	ldr	r0, [r7, #4]
 8004b50:	f7fc fa4e 	bl	8000ff0 <HAL_TIM_IC_CaptureCallback>
 8004b54:	e005      	b.n	8004b62 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004b56:	6878      	ldr	r0, [r7, #4]
 8004b58:	f000 fa4d 	bl	8004ff6 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004b5c:	6878      	ldr	r0, [r7, #4]
 8004b5e:	f000 fa54 	bl	800500a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	2200      	movs	r2, #0
 8004b66:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	691b      	ldr	r3, [r3, #16]
 8004b6e:	f003 0304 	and.w	r3, r3, #4
 8004b72:	2b04      	cmp	r3, #4
 8004b74:	d122      	bne.n	8004bbc <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	681b      	ldr	r3, [r3, #0]
 8004b7a:	68db      	ldr	r3, [r3, #12]
 8004b7c:	f003 0304 	and.w	r3, r3, #4
 8004b80:	2b04      	cmp	r3, #4
 8004b82:	d11b      	bne.n	8004bbc <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	681b      	ldr	r3, [r3, #0]
 8004b88:	f06f 0204 	mvn.w	r2, #4
 8004b8c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	2202      	movs	r2, #2
 8004b92:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	699b      	ldr	r3, [r3, #24]
 8004b9a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004b9e:	2b00      	cmp	r3, #0
 8004ba0:	d003      	beq.n	8004baa <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004ba2:	6878      	ldr	r0, [r7, #4]
 8004ba4:	f7fc fa24 	bl	8000ff0 <HAL_TIM_IC_CaptureCallback>
 8004ba8:	e005      	b.n	8004bb6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004baa:	6878      	ldr	r0, [r7, #4]
 8004bac:	f000 fa23 	bl	8004ff6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004bb0:	6878      	ldr	r0, [r7, #4]
 8004bb2:	f000 fa2a 	bl	800500a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	2200      	movs	r2, #0
 8004bba:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	691b      	ldr	r3, [r3, #16]
 8004bc2:	f003 0308 	and.w	r3, r3, #8
 8004bc6:	2b08      	cmp	r3, #8
 8004bc8:	d122      	bne.n	8004c10 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	681b      	ldr	r3, [r3, #0]
 8004bce:	68db      	ldr	r3, [r3, #12]
 8004bd0:	f003 0308 	and.w	r3, r3, #8
 8004bd4:	2b08      	cmp	r3, #8
 8004bd6:	d11b      	bne.n	8004c10 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	681b      	ldr	r3, [r3, #0]
 8004bdc:	f06f 0208 	mvn.w	r2, #8
 8004be0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	2204      	movs	r2, #4
 8004be6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	681b      	ldr	r3, [r3, #0]
 8004bec:	69db      	ldr	r3, [r3, #28]
 8004bee:	f003 0303 	and.w	r3, r3, #3
 8004bf2:	2b00      	cmp	r3, #0
 8004bf4:	d003      	beq.n	8004bfe <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004bf6:	6878      	ldr	r0, [r7, #4]
 8004bf8:	f7fc f9fa 	bl	8000ff0 <HAL_TIM_IC_CaptureCallback>
 8004bfc:	e005      	b.n	8004c0a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004bfe:	6878      	ldr	r0, [r7, #4]
 8004c00:	f000 f9f9 	bl	8004ff6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004c04:	6878      	ldr	r0, [r7, #4]
 8004c06:	f000 fa00 	bl	800500a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	2200      	movs	r2, #0
 8004c0e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	681b      	ldr	r3, [r3, #0]
 8004c14:	691b      	ldr	r3, [r3, #16]
 8004c16:	f003 0310 	and.w	r3, r3, #16
 8004c1a:	2b10      	cmp	r3, #16
 8004c1c:	d122      	bne.n	8004c64 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	681b      	ldr	r3, [r3, #0]
 8004c22:	68db      	ldr	r3, [r3, #12]
 8004c24:	f003 0310 	and.w	r3, r3, #16
 8004c28:	2b10      	cmp	r3, #16
 8004c2a:	d11b      	bne.n	8004c64 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	681b      	ldr	r3, [r3, #0]
 8004c30:	f06f 0210 	mvn.w	r2, #16
 8004c34:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	2208      	movs	r2, #8
 8004c3a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	681b      	ldr	r3, [r3, #0]
 8004c40:	69db      	ldr	r3, [r3, #28]
 8004c42:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004c46:	2b00      	cmp	r3, #0
 8004c48:	d003      	beq.n	8004c52 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004c4a:	6878      	ldr	r0, [r7, #4]
 8004c4c:	f7fc f9d0 	bl	8000ff0 <HAL_TIM_IC_CaptureCallback>
 8004c50:	e005      	b.n	8004c5e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004c52:	6878      	ldr	r0, [r7, #4]
 8004c54:	f000 f9cf 	bl	8004ff6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004c58:	6878      	ldr	r0, [r7, #4]
 8004c5a:	f000 f9d6 	bl	800500a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	2200      	movs	r2, #0
 8004c62:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	681b      	ldr	r3, [r3, #0]
 8004c68:	691b      	ldr	r3, [r3, #16]
 8004c6a:	f003 0301 	and.w	r3, r3, #1
 8004c6e:	2b01      	cmp	r3, #1
 8004c70:	d10e      	bne.n	8004c90 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	681b      	ldr	r3, [r3, #0]
 8004c76:	68db      	ldr	r3, [r3, #12]
 8004c78:	f003 0301 	and.w	r3, r3, #1
 8004c7c:	2b01      	cmp	r3, #1
 8004c7e:	d107      	bne.n	8004c90 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	681b      	ldr	r3, [r3, #0]
 8004c84:	f06f 0201 	mvn.w	r2, #1
 8004c88:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004c8a:	6878      	ldr	r0, [r7, #4]
 8004c8c:	f000 f9a9 	bl	8004fe2 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	681b      	ldr	r3, [r3, #0]
 8004c94:	691b      	ldr	r3, [r3, #16]
 8004c96:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004c9a:	2b80      	cmp	r3, #128	; 0x80
 8004c9c:	d10e      	bne.n	8004cbc <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	681b      	ldr	r3, [r3, #0]
 8004ca2:	68db      	ldr	r3, [r3, #12]
 8004ca4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004ca8:	2b80      	cmp	r3, #128	; 0x80
 8004caa:	d107      	bne.n	8004cbc <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	681b      	ldr	r3, [r3, #0]
 8004cb0:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8004cb4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004cb6:	6878      	ldr	r0, [r7, #4]
 8004cb8:	f000 fccc 	bl	8005654 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	681b      	ldr	r3, [r3, #0]
 8004cc0:	691b      	ldr	r3, [r3, #16]
 8004cc2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004cc6:	2b40      	cmp	r3, #64	; 0x40
 8004cc8:	d10e      	bne.n	8004ce8 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	681b      	ldr	r3, [r3, #0]
 8004cce:	68db      	ldr	r3, [r3, #12]
 8004cd0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004cd4:	2b40      	cmp	r3, #64	; 0x40
 8004cd6:	d107      	bne.n	8004ce8 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	681b      	ldr	r3, [r3, #0]
 8004cdc:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004ce0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004ce2:	6878      	ldr	r0, [r7, #4]
 8004ce4:	f000 f99b 	bl	800501e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	691b      	ldr	r3, [r3, #16]
 8004cee:	f003 0320 	and.w	r3, r3, #32
 8004cf2:	2b20      	cmp	r3, #32
 8004cf4:	d10e      	bne.n	8004d14 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	681b      	ldr	r3, [r3, #0]
 8004cfa:	68db      	ldr	r3, [r3, #12]
 8004cfc:	f003 0320 	and.w	r3, r3, #32
 8004d00:	2b20      	cmp	r3, #32
 8004d02:	d107      	bne.n	8004d14 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	681b      	ldr	r3, [r3, #0]
 8004d08:	f06f 0220 	mvn.w	r2, #32
 8004d0c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004d0e:	6878      	ldr	r0, [r7, #4]
 8004d10:	f000 fc96 	bl	8005640 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004d14:	bf00      	nop
 8004d16:	3708      	adds	r7, #8
 8004d18:	46bd      	mov	sp, r7
 8004d1a:	bd80      	pop	{r7, pc}

08004d1c <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8004d1c:	b580      	push	{r7, lr}
 8004d1e:	b086      	sub	sp, #24
 8004d20:	af00      	add	r7, sp, #0
 8004d22:	60f8      	str	r0, [r7, #12]
 8004d24:	60b9      	str	r1, [r7, #8]
 8004d26:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004d28:	2300      	movs	r3, #0
 8004d2a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004d2c:	68fb      	ldr	r3, [r7, #12]
 8004d2e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004d32:	2b01      	cmp	r3, #1
 8004d34:	d101      	bne.n	8004d3a <HAL_TIM_IC_ConfigChannel+0x1e>
 8004d36:	2302      	movs	r3, #2
 8004d38:	e088      	b.n	8004e4c <HAL_TIM_IC_ConfigChannel+0x130>
 8004d3a:	68fb      	ldr	r3, [r7, #12]
 8004d3c:	2201      	movs	r2, #1
 8004d3e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	2b00      	cmp	r3, #0
 8004d46:	d11b      	bne.n	8004d80 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8004d48:	68fb      	ldr	r3, [r7, #12]
 8004d4a:	6818      	ldr	r0, [r3, #0]
 8004d4c:	68bb      	ldr	r3, [r7, #8]
 8004d4e:	6819      	ldr	r1, [r3, #0]
 8004d50:	68bb      	ldr	r3, [r7, #8]
 8004d52:	685a      	ldr	r2, [r3, #4]
 8004d54:	68bb      	ldr	r3, [r7, #8]
 8004d56:	68db      	ldr	r3, [r3, #12]
 8004d58:	f000 fa0c 	bl	8005174 <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8004d5c:	68fb      	ldr	r3, [r7, #12]
 8004d5e:	681b      	ldr	r3, [r3, #0]
 8004d60:	699a      	ldr	r2, [r3, #24]
 8004d62:	68fb      	ldr	r3, [r7, #12]
 8004d64:	681b      	ldr	r3, [r3, #0]
 8004d66:	f022 020c 	bic.w	r2, r2, #12
 8004d6a:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8004d6c:	68fb      	ldr	r3, [r7, #12]
 8004d6e:	681b      	ldr	r3, [r3, #0]
 8004d70:	6999      	ldr	r1, [r3, #24]
 8004d72:	68bb      	ldr	r3, [r7, #8]
 8004d74:	689a      	ldr	r2, [r3, #8]
 8004d76:	68fb      	ldr	r3, [r7, #12]
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	430a      	orrs	r2, r1
 8004d7c:	619a      	str	r2, [r3, #24]
 8004d7e:	e060      	b.n	8004e42 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	2b04      	cmp	r3, #4
 8004d84:	d11c      	bne.n	8004dc0 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8004d86:	68fb      	ldr	r3, [r7, #12]
 8004d88:	6818      	ldr	r0, [r3, #0]
 8004d8a:	68bb      	ldr	r3, [r7, #8]
 8004d8c:	6819      	ldr	r1, [r3, #0]
 8004d8e:	68bb      	ldr	r3, [r7, #8]
 8004d90:	685a      	ldr	r2, [r3, #4]
 8004d92:	68bb      	ldr	r3, [r7, #8]
 8004d94:	68db      	ldr	r3, [r3, #12]
 8004d96:	f000 fa90 	bl	80052ba <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8004d9a:	68fb      	ldr	r3, [r7, #12]
 8004d9c:	681b      	ldr	r3, [r3, #0]
 8004d9e:	699a      	ldr	r2, [r3, #24]
 8004da0:	68fb      	ldr	r3, [r7, #12]
 8004da2:	681b      	ldr	r3, [r3, #0]
 8004da4:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8004da8:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8004daa:	68fb      	ldr	r3, [r7, #12]
 8004dac:	681b      	ldr	r3, [r3, #0]
 8004dae:	6999      	ldr	r1, [r3, #24]
 8004db0:	68bb      	ldr	r3, [r7, #8]
 8004db2:	689b      	ldr	r3, [r3, #8]
 8004db4:	021a      	lsls	r2, r3, #8
 8004db6:	68fb      	ldr	r3, [r7, #12]
 8004db8:	681b      	ldr	r3, [r3, #0]
 8004dba:	430a      	orrs	r2, r1
 8004dbc:	619a      	str	r2, [r3, #24]
 8004dbe:	e040      	b.n	8004e42 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	2b08      	cmp	r3, #8
 8004dc4:	d11b      	bne.n	8004dfe <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8004dc6:	68fb      	ldr	r3, [r7, #12]
 8004dc8:	6818      	ldr	r0, [r3, #0]
 8004dca:	68bb      	ldr	r3, [r7, #8]
 8004dcc:	6819      	ldr	r1, [r3, #0]
 8004dce:	68bb      	ldr	r3, [r7, #8]
 8004dd0:	685a      	ldr	r2, [r3, #4]
 8004dd2:	68bb      	ldr	r3, [r7, #8]
 8004dd4:	68db      	ldr	r3, [r3, #12]
 8004dd6:	f000 fadd 	bl	8005394 <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8004dda:	68fb      	ldr	r3, [r7, #12]
 8004ddc:	681b      	ldr	r3, [r3, #0]
 8004dde:	69da      	ldr	r2, [r3, #28]
 8004de0:	68fb      	ldr	r3, [r7, #12]
 8004de2:	681b      	ldr	r3, [r3, #0]
 8004de4:	f022 020c 	bic.w	r2, r2, #12
 8004de8:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8004dea:	68fb      	ldr	r3, [r7, #12]
 8004dec:	681b      	ldr	r3, [r3, #0]
 8004dee:	69d9      	ldr	r1, [r3, #28]
 8004df0:	68bb      	ldr	r3, [r7, #8]
 8004df2:	689a      	ldr	r2, [r3, #8]
 8004df4:	68fb      	ldr	r3, [r7, #12]
 8004df6:	681b      	ldr	r3, [r3, #0]
 8004df8:	430a      	orrs	r2, r1
 8004dfa:	61da      	str	r2, [r3, #28]
 8004dfc:	e021      	b.n	8004e42 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	2b0c      	cmp	r3, #12
 8004e02:	d11c      	bne.n	8004e3e <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8004e04:	68fb      	ldr	r3, [r7, #12]
 8004e06:	6818      	ldr	r0, [r3, #0]
 8004e08:	68bb      	ldr	r3, [r7, #8]
 8004e0a:	6819      	ldr	r1, [r3, #0]
 8004e0c:	68bb      	ldr	r3, [r7, #8]
 8004e0e:	685a      	ldr	r2, [r3, #4]
 8004e10:	68bb      	ldr	r3, [r7, #8]
 8004e12:	68db      	ldr	r3, [r3, #12]
 8004e14:	f000 fafa 	bl	800540c <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8004e18:	68fb      	ldr	r3, [r7, #12]
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	69da      	ldr	r2, [r3, #28]
 8004e1e:	68fb      	ldr	r3, [r7, #12]
 8004e20:	681b      	ldr	r3, [r3, #0]
 8004e22:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8004e26:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8004e28:	68fb      	ldr	r3, [r7, #12]
 8004e2a:	681b      	ldr	r3, [r3, #0]
 8004e2c:	69d9      	ldr	r1, [r3, #28]
 8004e2e:	68bb      	ldr	r3, [r7, #8]
 8004e30:	689b      	ldr	r3, [r3, #8]
 8004e32:	021a      	lsls	r2, r3, #8
 8004e34:	68fb      	ldr	r3, [r7, #12]
 8004e36:	681b      	ldr	r3, [r3, #0]
 8004e38:	430a      	orrs	r2, r1
 8004e3a:	61da      	str	r2, [r3, #28]
 8004e3c:	e001      	b.n	8004e42 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 8004e3e:	2301      	movs	r3, #1
 8004e40:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 8004e42:	68fb      	ldr	r3, [r7, #12]
 8004e44:	2200      	movs	r2, #0
 8004e46:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8004e4a:	7dfb      	ldrb	r3, [r7, #23]
}
 8004e4c:	4618      	mov	r0, r3
 8004e4e:	3718      	adds	r7, #24
 8004e50:	46bd      	mov	sp, r7
 8004e52:	bd80      	pop	{r7, pc}

08004e54 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004e54:	b580      	push	{r7, lr}
 8004e56:	b084      	sub	sp, #16
 8004e58:	af00      	add	r7, sp, #0
 8004e5a:	6078      	str	r0, [r7, #4]
 8004e5c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004e5e:	2300      	movs	r3, #0
 8004e60:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004e68:	2b01      	cmp	r3, #1
 8004e6a:	d101      	bne.n	8004e70 <HAL_TIM_ConfigClockSource+0x1c>
 8004e6c:	2302      	movs	r3, #2
 8004e6e:	e0b4      	b.n	8004fda <HAL_TIM_ConfigClockSource+0x186>
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	2201      	movs	r2, #1
 8004e74:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	2202      	movs	r2, #2
 8004e7c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	681b      	ldr	r3, [r3, #0]
 8004e84:	689b      	ldr	r3, [r3, #8]
 8004e86:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004e88:	68bb      	ldr	r3, [r7, #8]
 8004e8a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8004e8e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004e90:	68bb      	ldr	r3, [r7, #8]
 8004e92:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004e96:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	681b      	ldr	r3, [r3, #0]
 8004e9c:	68ba      	ldr	r2, [r7, #8]
 8004e9e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004ea0:	683b      	ldr	r3, [r7, #0]
 8004ea2:	681b      	ldr	r3, [r3, #0]
 8004ea4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004ea8:	d03e      	beq.n	8004f28 <HAL_TIM_ConfigClockSource+0xd4>
 8004eaa:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004eae:	f200 8087 	bhi.w	8004fc0 <HAL_TIM_ConfigClockSource+0x16c>
 8004eb2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004eb6:	f000 8086 	beq.w	8004fc6 <HAL_TIM_ConfigClockSource+0x172>
 8004eba:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004ebe:	d87f      	bhi.n	8004fc0 <HAL_TIM_ConfigClockSource+0x16c>
 8004ec0:	2b70      	cmp	r3, #112	; 0x70
 8004ec2:	d01a      	beq.n	8004efa <HAL_TIM_ConfigClockSource+0xa6>
 8004ec4:	2b70      	cmp	r3, #112	; 0x70
 8004ec6:	d87b      	bhi.n	8004fc0 <HAL_TIM_ConfigClockSource+0x16c>
 8004ec8:	2b60      	cmp	r3, #96	; 0x60
 8004eca:	d050      	beq.n	8004f6e <HAL_TIM_ConfigClockSource+0x11a>
 8004ecc:	2b60      	cmp	r3, #96	; 0x60
 8004ece:	d877      	bhi.n	8004fc0 <HAL_TIM_ConfigClockSource+0x16c>
 8004ed0:	2b50      	cmp	r3, #80	; 0x50
 8004ed2:	d03c      	beq.n	8004f4e <HAL_TIM_ConfigClockSource+0xfa>
 8004ed4:	2b50      	cmp	r3, #80	; 0x50
 8004ed6:	d873      	bhi.n	8004fc0 <HAL_TIM_ConfigClockSource+0x16c>
 8004ed8:	2b40      	cmp	r3, #64	; 0x40
 8004eda:	d058      	beq.n	8004f8e <HAL_TIM_ConfigClockSource+0x13a>
 8004edc:	2b40      	cmp	r3, #64	; 0x40
 8004ede:	d86f      	bhi.n	8004fc0 <HAL_TIM_ConfigClockSource+0x16c>
 8004ee0:	2b30      	cmp	r3, #48	; 0x30
 8004ee2:	d064      	beq.n	8004fae <HAL_TIM_ConfigClockSource+0x15a>
 8004ee4:	2b30      	cmp	r3, #48	; 0x30
 8004ee6:	d86b      	bhi.n	8004fc0 <HAL_TIM_ConfigClockSource+0x16c>
 8004ee8:	2b20      	cmp	r3, #32
 8004eea:	d060      	beq.n	8004fae <HAL_TIM_ConfigClockSource+0x15a>
 8004eec:	2b20      	cmp	r3, #32
 8004eee:	d867      	bhi.n	8004fc0 <HAL_TIM_ConfigClockSource+0x16c>
 8004ef0:	2b00      	cmp	r3, #0
 8004ef2:	d05c      	beq.n	8004fae <HAL_TIM_ConfigClockSource+0x15a>
 8004ef4:	2b10      	cmp	r3, #16
 8004ef6:	d05a      	beq.n	8004fae <HAL_TIM_ConfigClockSource+0x15a>
 8004ef8:	e062      	b.n	8004fc0 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	6818      	ldr	r0, [r3, #0]
 8004efe:	683b      	ldr	r3, [r7, #0]
 8004f00:	6899      	ldr	r1, [r3, #8]
 8004f02:	683b      	ldr	r3, [r7, #0]
 8004f04:	685a      	ldr	r2, [r3, #4]
 8004f06:	683b      	ldr	r3, [r7, #0]
 8004f08:	68db      	ldr	r3, [r3, #12]
 8004f0a:	f000 fad7 	bl	80054bc <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	681b      	ldr	r3, [r3, #0]
 8004f12:	689b      	ldr	r3, [r3, #8]
 8004f14:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004f16:	68bb      	ldr	r3, [r7, #8]
 8004f18:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8004f1c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	681b      	ldr	r3, [r3, #0]
 8004f22:	68ba      	ldr	r2, [r7, #8]
 8004f24:	609a      	str	r2, [r3, #8]
      break;
 8004f26:	e04f      	b.n	8004fc8 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	6818      	ldr	r0, [r3, #0]
 8004f2c:	683b      	ldr	r3, [r7, #0]
 8004f2e:	6899      	ldr	r1, [r3, #8]
 8004f30:	683b      	ldr	r3, [r7, #0]
 8004f32:	685a      	ldr	r2, [r3, #4]
 8004f34:	683b      	ldr	r3, [r7, #0]
 8004f36:	68db      	ldr	r3, [r3, #12]
 8004f38:	f000 fac0 	bl	80054bc <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	681b      	ldr	r3, [r3, #0]
 8004f40:	689a      	ldr	r2, [r3, #8]
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	681b      	ldr	r3, [r3, #0]
 8004f46:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004f4a:	609a      	str	r2, [r3, #8]
      break;
 8004f4c:	e03c      	b.n	8004fc8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	6818      	ldr	r0, [r3, #0]
 8004f52:	683b      	ldr	r3, [r7, #0]
 8004f54:	6859      	ldr	r1, [r3, #4]
 8004f56:	683b      	ldr	r3, [r7, #0]
 8004f58:	68db      	ldr	r3, [r3, #12]
 8004f5a:	461a      	mov	r2, r3
 8004f5c:	f000 f97e 	bl	800525c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	681b      	ldr	r3, [r3, #0]
 8004f64:	2150      	movs	r1, #80	; 0x50
 8004f66:	4618      	mov	r0, r3
 8004f68:	f000 fa8d 	bl	8005486 <TIM_ITRx_SetConfig>
      break;
 8004f6c:	e02c      	b.n	8004fc8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	6818      	ldr	r0, [r3, #0]
 8004f72:	683b      	ldr	r3, [r7, #0]
 8004f74:	6859      	ldr	r1, [r3, #4]
 8004f76:	683b      	ldr	r3, [r7, #0]
 8004f78:	68db      	ldr	r3, [r3, #12]
 8004f7a:	461a      	mov	r2, r3
 8004f7c:	f000 f9da 	bl	8005334 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	2160      	movs	r1, #96	; 0x60
 8004f86:	4618      	mov	r0, r3
 8004f88:	f000 fa7d 	bl	8005486 <TIM_ITRx_SetConfig>
      break;
 8004f8c:	e01c      	b.n	8004fc8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	6818      	ldr	r0, [r3, #0]
 8004f92:	683b      	ldr	r3, [r7, #0]
 8004f94:	6859      	ldr	r1, [r3, #4]
 8004f96:	683b      	ldr	r3, [r7, #0]
 8004f98:	68db      	ldr	r3, [r3, #12]
 8004f9a:	461a      	mov	r2, r3
 8004f9c:	f000 f95e 	bl	800525c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	681b      	ldr	r3, [r3, #0]
 8004fa4:	2140      	movs	r1, #64	; 0x40
 8004fa6:	4618      	mov	r0, r3
 8004fa8:	f000 fa6d 	bl	8005486 <TIM_ITRx_SetConfig>
      break;
 8004fac:	e00c      	b.n	8004fc8 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	681a      	ldr	r2, [r3, #0]
 8004fb2:	683b      	ldr	r3, [r7, #0]
 8004fb4:	681b      	ldr	r3, [r3, #0]
 8004fb6:	4619      	mov	r1, r3
 8004fb8:	4610      	mov	r0, r2
 8004fba:	f000 fa64 	bl	8005486 <TIM_ITRx_SetConfig>
      break;
 8004fbe:	e003      	b.n	8004fc8 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8004fc0:	2301      	movs	r3, #1
 8004fc2:	73fb      	strb	r3, [r7, #15]
      break;
 8004fc4:	e000      	b.n	8004fc8 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8004fc6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	2201      	movs	r2, #1
 8004fcc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	2200      	movs	r2, #0
 8004fd4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8004fd8:	7bfb      	ldrb	r3, [r7, #15]
}
 8004fda:	4618      	mov	r0, r3
 8004fdc:	3710      	adds	r7, #16
 8004fde:	46bd      	mov	sp, r7
 8004fe0:	bd80      	pop	{r7, pc}

08004fe2 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004fe2:	b480      	push	{r7}
 8004fe4:	b083      	sub	sp, #12
 8004fe6:	af00      	add	r7, sp, #0
 8004fe8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8004fea:	bf00      	nop
 8004fec:	370c      	adds	r7, #12
 8004fee:	46bd      	mov	sp, r7
 8004ff0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ff4:	4770      	bx	lr

08004ff6 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004ff6:	b480      	push	{r7}
 8004ff8:	b083      	sub	sp, #12
 8004ffa:	af00      	add	r7, sp, #0
 8004ffc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004ffe:	bf00      	nop
 8005000:	370c      	adds	r7, #12
 8005002:	46bd      	mov	sp, r7
 8005004:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005008:	4770      	bx	lr

0800500a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800500a:	b480      	push	{r7}
 800500c:	b083      	sub	sp, #12
 800500e:	af00      	add	r7, sp, #0
 8005010:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005012:	bf00      	nop
 8005014:	370c      	adds	r7, #12
 8005016:	46bd      	mov	sp, r7
 8005018:	f85d 7b04 	ldr.w	r7, [sp], #4
 800501c:	4770      	bx	lr

0800501e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800501e:	b480      	push	{r7}
 8005020:	b083      	sub	sp, #12
 8005022:	af00      	add	r7, sp, #0
 8005024:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005026:	bf00      	nop
 8005028:	370c      	adds	r7, #12
 800502a:	46bd      	mov	sp, r7
 800502c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005030:	4770      	bx	lr
	...

08005034 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005034:	b480      	push	{r7}
 8005036:	b085      	sub	sp, #20
 8005038:	af00      	add	r7, sp, #0
 800503a:	6078      	str	r0, [r7, #4]
 800503c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	681b      	ldr	r3, [r3, #0]
 8005042:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	4a40      	ldr	r2, [pc, #256]	; (8005148 <TIM_Base_SetConfig+0x114>)
 8005048:	4293      	cmp	r3, r2
 800504a:	d013      	beq.n	8005074 <TIM_Base_SetConfig+0x40>
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005052:	d00f      	beq.n	8005074 <TIM_Base_SetConfig+0x40>
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	4a3d      	ldr	r2, [pc, #244]	; (800514c <TIM_Base_SetConfig+0x118>)
 8005058:	4293      	cmp	r3, r2
 800505a:	d00b      	beq.n	8005074 <TIM_Base_SetConfig+0x40>
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	4a3c      	ldr	r2, [pc, #240]	; (8005150 <TIM_Base_SetConfig+0x11c>)
 8005060:	4293      	cmp	r3, r2
 8005062:	d007      	beq.n	8005074 <TIM_Base_SetConfig+0x40>
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	4a3b      	ldr	r2, [pc, #236]	; (8005154 <TIM_Base_SetConfig+0x120>)
 8005068:	4293      	cmp	r3, r2
 800506a:	d003      	beq.n	8005074 <TIM_Base_SetConfig+0x40>
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	4a3a      	ldr	r2, [pc, #232]	; (8005158 <TIM_Base_SetConfig+0x124>)
 8005070:	4293      	cmp	r3, r2
 8005072:	d108      	bne.n	8005086 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005074:	68fb      	ldr	r3, [r7, #12]
 8005076:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800507a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800507c:	683b      	ldr	r3, [r7, #0]
 800507e:	685b      	ldr	r3, [r3, #4]
 8005080:	68fa      	ldr	r2, [r7, #12]
 8005082:	4313      	orrs	r3, r2
 8005084:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	4a2f      	ldr	r2, [pc, #188]	; (8005148 <TIM_Base_SetConfig+0x114>)
 800508a:	4293      	cmp	r3, r2
 800508c:	d02b      	beq.n	80050e6 <TIM_Base_SetConfig+0xb2>
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005094:	d027      	beq.n	80050e6 <TIM_Base_SetConfig+0xb2>
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	4a2c      	ldr	r2, [pc, #176]	; (800514c <TIM_Base_SetConfig+0x118>)
 800509a:	4293      	cmp	r3, r2
 800509c:	d023      	beq.n	80050e6 <TIM_Base_SetConfig+0xb2>
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	4a2b      	ldr	r2, [pc, #172]	; (8005150 <TIM_Base_SetConfig+0x11c>)
 80050a2:	4293      	cmp	r3, r2
 80050a4:	d01f      	beq.n	80050e6 <TIM_Base_SetConfig+0xb2>
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	4a2a      	ldr	r2, [pc, #168]	; (8005154 <TIM_Base_SetConfig+0x120>)
 80050aa:	4293      	cmp	r3, r2
 80050ac:	d01b      	beq.n	80050e6 <TIM_Base_SetConfig+0xb2>
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	4a29      	ldr	r2, [pc, #164]	; (8005158 <TIM_Base_SetConfig+0x124>)
 80050b2:	4293      	cmp	r3, r2
 80050b4:	d017      	beq.n	80050e6 <TIM_Base_SetConfig+0xb2>
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	4a28      	ldr	r2, [pc, #160]	; (800515c <TIM_Base_SetConfig+0x128>)
 80050ba:	4293      	cmp	r3, r2
 80050bc:	d013      	beq.n	80050e6 <TIM_Base_SetConfig+0xb2>
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	4a27      	ldr	r2, [pc, #156]	; (8005160 <TIM_Base_SetConfig+0x12c>)
 80050c2:	4293      	cmp	r3, r2
 80050c4:	d00f      	beq.n	80050e6 <TIM_Base_SetConfig+0xb2>
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	4a26      	ldr	r2, [pc, #152]	; (8005164 <TIM_Base_SetConfig+0x130>)
 80050ca:	4293      	cmp	r3, r2
 80050cc:	d00b      	beq.n	80050e6 <TIM_Base_SetConfig+0xb2>
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	4a25      	ldr	r2, [pc, #148]	; (8005168 <TIM_Base_SetConfig+0x134>)
 80050d2:	4293      	cmp	r3, r2
 80050d4:	d007      	beq.n	80050e6 <TIM_Base_SetConfig+0xb2>
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	4a24      	ldr	r2, [pc, #144]	; (800516c <TIM_Base_SetConfig+0x138>)
 80050da:	4293      	cmp	r3, r2
 80050dc:	d003      	beq.n	80050e6 <TIM_Base_SetConfig+0xb2>
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	4a23      	ldr	r2, [pc, #140]	; (8005170 <TIM_Base_SetConfig+0x13c>)
 80050e2:	4293      	cmp	r3, r2
 80050e4:	d108      	bne.n	80050f8 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80050e6:	68fb      	ldr	r3, [r7, #12]
 80050e8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80050ec:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80050ee:	683b      	ldr	r3, [r7, #0]
 80050f0:	68db      	ldr	r3, [r3, #12]
 80050f2:	68fa      	ldr	r2, [r7, #12]
 80050f4:	4313      	orrs	r3, r2
 80050f6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80050f8:	68fb      	ldr	r3, [r7, #12]
 80050fa:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80050fe:	683b      	ldr	r3, [r7, #0]
 8005100:	695b      	ldr	r3, [r3, #20]
 8005102:	4313      	orrs	r3, r2
 8005104:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	68fa      	ldr	r2, [r7, #12]
 800510a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800510c:	683b      	ldr	r3, [r7, #0]
 800510e:	689a      	ldr	r2, [r3, #8]
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005114:	683b      	ldr	r3, [r7, #0]
 8005116:	681a      	ldr	r2, [r3, #0]
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	4a0a      	ldr	r2, [pc, #40]	; (8005148 <TIM_Base_SetConfig+0x114>)
 8005120:	4293      	cmp	r3, r2
 8005122:	d003      	beq.n	800512c <TIM_Base_SetConfig+0xf8>
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	4a0c      	ldr	r2, [pc, #48]	; (8005158 <TIM_Base_SetConfig+0x124>)
 8005128:	4293      	cmp	r3, r2
 800512a:	d103      	bne.n	8005134 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800512c:	683b      	ldr	r3, [r7, #0]
 800512e:	691a      	ldr	r2, [r3, #16]
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	2201      	movs	r2, #1
 8005138:	615a      	str	r2, [r3, #20]
}
 800513a:	bf00      	nop
 800513c:	3714      	adds	r7, #20
 800513e:	46bd      	mov	sp, r7
 8005140:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005144:	4770      	bx	lr
 8005146:	bf00      	nop
 8005148:	40010000 	.word	0x40010000
 800514c:	40000400 	.word	0x40000400
 8005150:	40000800 	.word	0x40000800
 8005154:	40000c00 	.word	0x40000c00
 8005158:	40010400 	.word	0x40010400
 800515c:	40014000 	.word	0x40014000
 8005160:	40014400 	.word	0x40014400
 8005164:	40014800 	.word	0x40014800
 8005168:	40001800 	.word	0x40001800
 800516c:	40001c00 	.word	0x40001c00
 8005170:	40002000 	.word	0x40002000

08005174 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8005174:	b480      	push	{r7}
 8005176:	b087      	sub	sp, #28
 8005178:	af00      	add	r7, sp, #0
 800517a:	60f8      	str	r0, [r7, #12]
 800517c:	60b9      	str	r1, [r7, #8]
 800517e:	607a      	str	r2, [r7, #4]
 8005180:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005182:	68fb      	ldr	r3, [r7, #12]
 8005184:	6a1b      	ldr	r3, [r3, #32]
 8005186:	f023 0201 	bic.w	r2, r3, #1
 800518a:	68fb      	ldr	r3, [r7, #12]
 800518c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800518e:	68fb      	ldr	r3, [r7, #12]
 8005190:	699b      	ldr	r3, [r3, #24]
 8005192:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005194:	68fb      	ldr	r3, [r7, #12]
 8005196:	6a1b      	ldr	r3, [r3, #32]
 8005198:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 800519a:	68fb      	ldr	r3, [r7, #12]
 800519c:	4a28      	ldr	r2, [pc, #160]	; (8005240 <TIM_TI1_SetConfig+0xcc>)
 800519e:	4293      	cmp	r3, r2
 80051a0:	d01b      	beq.n	80051da <TIM_TI1_SetConfig+0x66>
 80051a2:	68fb      	ldr	r3, [r7, #12]
 80051a4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80051a8:	d017      	beq.n	80051da <TIM_TI1_SetConfig+0x66>
 80051aa:	68fb      	ldr	r3, [r7, #12]
 80051ac:	4a25      	ldr	r2, [pc, #148]	; (8005244 <TIM_TI1_SetConfig+0xd0>)
 80051ae:	4293      	cmp	r3, r2
 80051b0:	d013      	beq.n	80051da <TIM_TI1_SetConfig+0x66>
 80051b2:	68fb      	ldr	r3, [r7, #12]
 80051b4:	4a24      	ldr	r2, [pc, #144]	; (8005248 <TIM_TI1_SetConfig+0xd4>)
 80051b6:	4293      	cmp	r3, r2
 80051b8:	d00f      	beq.n	80051da <TIM_TI1_SetConfig+0x66>
 80051ba:	68fb      	ldr	r3, [r7, #12]
 80051bc:	4a23      	ldr	r2, [pc, #140]	; (800524c <TIM_TI1_SetConfig+0xd8>)
 80051be:	4293      	cmp	r3, r2
 80051c0:	d00b      	beq.n	80051da <TIM_TI1_SetConfig+0x66>
 80051c2:	68fb      	ldr	r3, [r7, #12]
 80051c4:	4a22      	ldr	r2, [pc, #136]	; (8005250 <TIM_TI1_SetConfig+0xdc>)
 80051c6:	4293      	cmp	r3, r2
 80051c8:	d007      	beq.n	80051da <TIM_TI1_SetConfig+0x66>
 80051ca:	68fb      	ldr	r3, [r7, #12]
 80051cc:	4a21      	ldr	r2, [pc, #132]	; (8005254 <TIM_TI1_SetConfig+0xe0>)
 80051ce:	4293      	cmp	r3, r2
 80051d0:	d003      	beq.n	80051da <TIM_TI1_SetConfig+0x66>
 80051d2:	68fb      	ldr	r3, [r7, #12]
 80051d4:	4a20      	ldr	r2, [pc, #128]	; (8005258 <TIM_TI1_SetConfig+0xe4>)
 80051d6:	4293      	cmp	r3, r2
 80051d8:	d101      	bne.n	80051de <TIM_TI1_SetConfig+0x6a>
 80051da:	2301      	movs	r3, #1
 80051dc:	e000      	b.n	80051e0 <TIM_TI1_SetConfig+0x6c>
 80051de:	2300      	movs	r3, #0
 80051e0:	2b00      	cmp	r3, #0
 80051e2:	d008      	beq.n	80051f6 <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 80051e4:	697b      	ldr	r3, [r7, #20]
 80051e6:	f023 0303 	bic.w	r3, r3, #3
 80051ea:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 80051ec:	697a      	ldr	r2, [r7, #20]
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	4313      	orrs	r3, r2
 80051f2:	617b      	str	r3, [r7, #20]
 80051f4:	e003      	b.n	80051fe <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 80051f6:	697b      	ldr	r3, [r7, #20]
 80051f8:	f043 0301 	orr.w	r3, r3, #1
 80051fc:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80051fe:	697b      	ldr	r3, [r7, #20]
 8005200:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005204:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8005206:	683b      	ldr	r3, [r7, #0]
 8005208:	011b      	lsls	r3, r3, #4
 800520a:	b2db      	uxtb	r3, r3
 800520c:	697a      	ldr	r2, [r7, #20]
 800520e:	4313      	orrs	r3, r2
 8005210:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005212:	693b      	ldr	r3, [r7, #16]
 8005214:	f023 030a 	bic.w	r3, r3, #10
 8005218:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 800521a:	68bb      	ldr	r3, [r7, #8]
 800521c:	f003 030a 	and.w	r3, r3, #10
 8005220:	693a      	ldr	r2, [r7, #16]
 8005222:	4313      	orrs	r3, r2
 8005224:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005226:	68fb      	ldr	r3, [r7, #12]
 8005228:	697a      	ldr	r2, [r7, #20]
 800522a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800522c:	68fb      	ldr	r3, [r7, #12]
 800522e:	693a      	ldr	r2, [r7, #16]
 8005230:	621a      	str	r2, [r3, #32]
}
 8005232:	bf00      	nop
 8005234:	371c      	adds	r7, #28
 8005236:	46bd      	mov	sp, r7
 8005238:	f85d 7b04 	ldr.w	r7, [sp], #4
 800523c:	4770      	bx	lr
 800523e:	bf00      	nop
 8005240:	40010000 	.word	0x40010000
 8005244:	40000400 	.word	0x40000400
 8005248:	40000800 	.word	0x40000800
 800524c:	40000c00 	.word	0x40000c00
 8005250:	40010400 	.word	0x40010400
 8005254:	40014000 	.word	0x40014000
 8005258:	40001800 	.word	0x40001800

0800525c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800525c:	b480      	push	{r7}
 800525e:	b087      	sub	sp, #28
 8005260:	af00      	add	r7, sp, #0
 8005262:	60f8      	str	r0, [r7, #12]
 8005264:	60b9      	str	r1, [r7, #8]
 8005266:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005268:	68fb      	ldr	r3, [r7, #12]
 800526a:	6a1b      	ldr	r3, [r3, #32]
 800526c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800526e:	68fb      	ldr	r3, [r7, #12]
 8005270:	6a1b      	ldr	r3, [r3, #32]
 8005272:	f023 0201 	bic.w	r2, r3, #1
 8005276:	68fb      	ldr	r3, [r7, #12]
 8005278:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800527a:	68fb      	ldr	r3, [r7, #12]
 800527c:	699b      	ldr	r3, [r3, #24]
 800527e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005280:	693b      	ldr	r3, [r7, #16]
 8005282:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005286:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	011b      	lsls	r3, r3, #4
 800528c:	693a      	ldr	r2, [r7, #16]
 800528e:	4313      	orrs	r3, r2
 8005290:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005292:	697b      	ldr	r3, [r7, #20]
 8005294:	f023 030a 	bic.w	r3, r3, #10
 8005298:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800529a:	697a      	ldr	r2, [r7, #20]
 800529c:	68bb      	ldr	r3, [r7, #8]
 800529e:	4313      	orrs	r3, r2
 80052a0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80052a2:	68fb      	ldr	r3, [r7, #12]
 80052a4:	693a      	ldr	r2, [r7, #16]
 80052a6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80052a8:	68fb      	ldr	r3, [r7, #12]
 80052aa:	697a      	ldr	r2, [r7, #20]
 80052ac:	621a      	str	r2, [r3, #32]
}
 80052ae:	bf00      	nop
 80052b0:	371c      	adds	r7, #28
 80052b2:	46bd      	mov	sp, r7
 80052b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052b8:	4770      	bx	lr

080052ba <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80052ba:	b480      	push	{r7}
 80052bc:	b087      	sub	sp, #28
 80052be:	af00      	add	r7, sp, #0
 80052c0:	60f8      	str	r0, [r7, #12]
 80052c2:	60b9      	str	r1, [r7, #8]
 80052c4:	607a      	str	r2, [r7, #4]
 80052c6:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80052c8:	68fb      	ldr	r3, [r7, #12]
 80052ca:	6a1b      	ldr	r3, [r3, #32]
 80052cc:	f023 0210 	bic.w	r2, r3, #16
 80052d0:	68fb      	ldr	r3, [r7, #12]
 80052d2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80052d4:	68fb      	ldr	r3, [r7, #12]
 80052d6:	699b      	ldr	r3, [r3, #24]
 80052d8:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80052da:	68fb      	ldr	r3, [r7, #12]
 80052dc:	6a1b      	ldr	r3, [r3, #32]
 80052de:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 80052e0:	697b      	ldr	r3, [r7, #20]
 80052e2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80052e6:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	021b      	lsls	r3, r3, #8
 80052ec:	697a      	ldr	r2, [r7, #20]
 80052ee:	4313      	orrs	r3, r2
 80052f0:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80052f2:	697b      	ldr	r3, [r7, #20]
 80052f4:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80052f8:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 80052fa:	683b      	ldr	r3, [r7, #0]
 80052fc:	031b      	lsls	r3, r3, #12
 80052fe:	b29b      	uxth	r3, r3
 8005300:	697a      	ldr	r2, [r7, #20]
 8005302:	4313      	orrs	r3, r2
 8005304:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005306:	693b      	ldr	r3, [r7, #16]
 8005308:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800530c:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 800530e:	68bb      	ldr	r3, [r7, #8]
 8005310:	011b      	lsls	r3, r3, #4
 8005312:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 8005316:	693a      	ldr	r2, [r7, #16]
 8005318:	4313      	orrs	r3, r2
 800531a:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800531c:	68fb      	ldr	r3, [r7, #12]
 800531e:	697a      	ldr	r2, [r7, #20]
 8005320:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005322:	68fb      	ldr	r3, [r7, #12]
 8005324:	693a      	ldr	r2, [r7, #16]
 8005326:	621a      	str	r2, [r3, #32]
}
 8005328:	bf00      	nop
 800532a:	371c      	adds	r7, #28
 800532c:	46bd      	mov	sp, r7
 800532e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005332:	4770      	bx	lr

08005334 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005334:	b480      	push	{r7}
 8005336:	b087      	sub	sp, #28
 8005338:	af00      	add	r7, sp, #0
 800533a:	60f8      	str	r0, [r7, #12]
 800533c:	60b9      	str	r1, [r7, #8]
 800533e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005340:	68fb      	ldr	r3, [r7, #12]
 8005342:	6a1b      	ldr	r3, [r3, #32]
 8005344:	f023 0210 	bic.w	r2, r3, #16
 8005348:	68fb      	ldr	r3, [r7, #12]
 800534a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800534c:	68fb      	ldr	r3, [r7, #12]
 800534e:	699b      	ldr	r3, [r3, #24]
 8005350:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005352:	68fb      	ldr	r3, [r7, #12]
 8005354:	6a1b      	ldr	r3, [r3, #32]
 8005356:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005358:	697b      	ldr	r3, [r7, #20]
 800535a:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800535e:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	031b      	lsls	r3, r3, #12
 8005364:	697a      	ldr	r2, [r7, #20]
 8005366:	4313      	orrs	r3, r2
 8005368:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800536a:	693b      	ldr	r3, [r7, #16]
 800536c:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8005370:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005372:	68bb      	ldr	r3, [r7, #8]
 8005374:	011b      	lsls	r3, r3, #4
 8005376:	693a      	ldr	r2, [r7, #16]
 8005378:	4313      	orrs	r3, r2
 800537a:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800537c:	68fb      	ldr	r3, [r7, #12]
 800537e:	697a      	ldr	r2, [r7, #20]
 8005380:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005382:	68fb      	ldr	r3, [r7, #12]
 8005384:	693a      	ldr	r2, [r7, #16]
 8005386:	621a      	str	r2, [r3, #32]
}
 8005388:	bf00      	nop
 800538a:	371c      	adds	r7, #28
 800538c:	46bd      	mov	sp, r7
 800538e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005392:	4770      	bx	lr

08005394 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8005394:	b480      	push	{r7}
 8005396:	b087      	sub	sp, #28
 8005398:	af00      	add	r7, sp, #0
 800539a:	60f8      	str	r0, [r7, #12]
 800539c:	60b9      	str	r1, [r7, #8]
 800539e:	607a      	str	r2, [r7, #4]
 80053a0:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80053a2:	68fb      	ldr	r3, [r7, #12]
 80053a4:	6a1b      	ldr	r3, [r3, #32]
 80053a6:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80053aa:	68fb      	ldr	r3, [r7, #12]
 80053ac:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 80053ae:	68fb      	ldr	r3, [r7, #12]
 80053b0:	69db      	ldr	r3, [r3, #28]
 80053b2:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80053b4:	68fb      	ldr	r3, [r7, #12]
 80053b6:	6a1b      	ldr	r3, [r3, #32]
 80053b8:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 80053ba:	697b      	ldr	r3, [r7, #20]
 80053bc:	f023 0303 	bic.w	r3, r3, #3
 80053c0:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 80053c2:	697a      	ldr	r2, [r7, #20]
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	4313      	orrs	r3, r2
 80053c8:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 80053ca:	697b      	ldr	r3, [r7, #20]
 80053cc:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80053d0:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 80053d2:	683b      	ldr	r3, [r7, #0]
 80053d4:	011b      	lsls	r3, r3, #4
 80053d6:	b2db      	uxtb	r3, r3
 80053d8:	697a      	ldr	r2, [r7, #20]
 80053da:	4313      	orrs	r3, r2
 80053dc:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 80053de:	693b      	ldr	r3, [r7, #16]
 80053e0:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 80053e4:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 80053e6:	68bb      	ldr	r3, [r7, #8]
 80053e8:	021b      	lsls	r3, r3, #8
 80053ea:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 80053ee:	693a      	ldr	r2, [r7, #16]
 80053f0:	4313      	orrs	r3, r2
 80053f2:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80053f4:	68fb      	ldr	r3, [r7, #12]
 80053f6:	697a      	ldr	r2, [r7, #20]
 80053f8:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 80053fa:	68fb      	ldr	r3, [r7, #12]
 80053fc:	693a      	ldr	r2, [r7, #16]
 80053fe:	621a      	str	r2, [r3, #32]
}
 8005400:	bf00      	nop
 8005402:	371c      	adds	r7, #28
 8005404:	46bd      	mov	sp, r7
 8005406:	f85d 7b04 	ldr.w	r7, [sp], #4
 800540a:	4770      	bx	lr

0800540c <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800540c:	b480      	push	{r7}
 800540e:	b087      	sub	sp, #28
 8005410:	af00      	add	r7, sp, #0
 8005412:	60f8      	str	r0, [r7, #12]
 8005414:	60b9      	str	r1, [r7, #8]
 8005416:	607a      	str	r2, [r7, #4]
 8005418:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800541a:	68fb      	ldr	r3, [r7, #12]
 800541c:	6a1b      	ldr	r3, [r3, #32]
 800541e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8005422:	68fb      	ldr	r3, [r7, #12]
 8005424:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8005426:	68fb      	ldr	r3, [r7, #12]
 8005428:	69db      	ldr	r3, [r3, #28]
 800542a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800542c:	68fb      	ldr	r3, [r7, #12]
 800542e:	6a1b      	ldr	r3, [r3, #32]
 8005430:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8005432:	697b      	ldr	r3, [r7, #20]
 8005434:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005438:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	021b      	lsls	r3, r3, #8
 800543e:	697a      	ldr	r2, [r7, #20]
 8005440:	4313      	orrs	r3, r2
 8005442:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8005444:	697b      	ldr	r3, [r7, #20]
 8005446:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800544a:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 800544c:	683b      	ldr	r3, [r7, #0]
 800544e:	031b      	lsls	r3, r3, #12
 8005450:	b29b      	uxth	r3, r3
 8005452:	697a      	ldr	r2, [r7, #20]
 8005454:	4313      	orrs	r3, r2
 8005456:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8005458:	693b      	ldr	r3, [r7, #16]
 800545a:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 800545e:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8005460:	68bb      	ldr	r3, [r7, #8]
 8005462:	031b      	lsls	r3, r3, #12
 8005464:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 8005468:	693a      	ldr	r2, [r7, #16]
 800546a:	4313      	orrs	r3, r2
 800546c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800546e:	68fb      	ldr	r3, [r7, #12]
 8005470:	697a      	ldr	r2, [r7, #20]
 8005472:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8005474:	68fb      	ldr	r3, [r7, #12]
 8005476:	693a      	ldr	r2, [r7, #16]
 8005478:	621a      	str	r2, [r3, #32]
}
 800547a:	bf00      	nop
 800547c:	371c      	adds	r7, #28
 800547e:	46bd      	mov	sp, r7
 8005480:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005484:	4770      	bx	lr

08005486 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005486:	b480      	push	{r7}
 8005488:	b085      	sub	sp, #20
 800548a:	af00      	add	r7, sp, #0
 800548c:	6078      	str	r0, [r7, #4]
 800548e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	689b      	ldr	r3, [r3, #8]
 8005494:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005496:	68fb      	ldr	r3, [r7, #12]
 8005498:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800549c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800549e:	683a      	ldr	r2, [r7, #0]
 80054a0:	68fb      	ldr	r3, [r7, #12]
 80054a2:	4313      	orrs	r3, r2
 80054a4:	f043 0307 	orr.w	r3, r3, #7
 80054a8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	68fa      	ldr	r2, [r7, #12]
 80054ae:	609a      	str	r2, [r3, #8]
}
 80054b0:	bf00      	nop
 80054b2:	3714      	adds	r7, #20
 80054b4:	46bd      	mov	sp, r7
 80054b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054ba:	4770      	bx	lr

080054bc <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80054bc:	b480      	push	{r7}
 80054be:	b087      	sub	sp, #28
 80054c0:	af00      	add	r7, sp, #0
 80054c2:	60f8      	str	r0, [r7, #12]
 80054c4:	60b9      	str	r1, [r7, #8]
 80054c6:	607a      	str	r2, [r7, #4]
 80054c8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80054ca:	68fb      	ldr	r3, [r7, #12]
 80054cc:	689b      	ldr	r3, [r3, #8]
 80054ce:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80054d0:	697b      	ldr	r3, [r7, #20]
 80054d2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80054d6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80054d8:	683b      	ldr	r3, [r7, #0]
 80054da:	021a      	lsls	r2, r3, #8
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	431a      	orrs	r2, r3
 80054e0:	68bb      	ldr	r3, [r7, #8]
 80054e2:	4313      	orrs	r3, r2
 80054e4:	697a      	ldr	r2, [r7, #20]
 80054e6:	4313      	orrs	r3, r2
 80054e8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80054ea:	68fb      	ldr	r3, [r7, #12]
 80054ec:	697a      	ldr	r2, [r7, #20]
 80054ee:	609a      	str	r2, [r3, #8]
}
 80054f0:	bf00      	nop
 80054f2:	371c      	adds	r7, #28
 80054f4:	46bd      	mov	sp, r7
 80054f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054fa:	4770      	bx	lr

080054fc <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80054fc:	b480      	push	{r7}
 80054fe:	b087      	sub	sp, #28
 8005500:	af00      	add	r7, sp, #0
 8005502:	60f8      	str	r0, [r7, #12]
 8005504:	60b9      	str	r1, [r7, #8]
 8005506:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005508:	68bb      	ldr	r3, [r7, #8]
 800550a:	f003 031f 	and.w	r3, r3, #31
 800550e:	2201      	movs	r2, #1
 8005510:	fa02 f303 	lsl.w	r3, r2, r3
 8005514:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005516:	68fb      	ldr	r3, [r7, #12]
 8005518:	6a1a      	ldr	r2, [r3, #32]
 800551a:	697b      	ldr	r3, [r7, #20]
 800551c:	43db      	mvns	r3, r3
 800551e:	401a      	ands	r2, r3
 8005520:	68fb      	ldr	r3, [r7, #12]
 8005522:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005524:	68fb      	ldr	r3, [r7, #12]
 8005526:	6a1a      	ldr	r2, [r3, #32]
 8005528:	68bb      	ldr	r3, [r7, #8]
 800552a:	f003 031f 	and.w	r3, r3, #31
 800552e:	6879      	ldr	r1, [r7, #4]
 8005530:	fa01 f303 	lsl.w	r3, r1, r3
 8005534:	431a      	orrs	r2, r3
 8005536:	68fb      	ldr	r3, [r7, #12]
 8005538:	621a      	str	r2, [r3, #32]
}
 800553a:	bf00      	nop
 800553c:	371c      	adds	r7, #28
 800553e:	46bd      	mov	sp, r7
 8005540:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005544:	4770      	bx	lr
	...

08005548 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005548:	b480      	push	{r7}
 800554a:	b085      	sub	sp, #20
 800554c:	af00      	add	r7, sp, #0
 800554e:	6078      	str	r0, [r7, #4]
 8005550:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005558:	2b01      	cmp	r3, #1
 800555a:	d101      	bne.n	8005560 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800555c:	2302      	movs	r3, #2
 800555e:	e05a      	b.n	8005616 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	2201      	movs	r2, #1
 8005564:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	2202      	movs	r2, #2
 800556c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	681b      	ldr	r3, [r3, #0]
 8005574:	685b      	ldr	r3, [r3, #4]
 8005576:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	681b      	ldr	r3, [r3, #0]
 800557c:	689b      	ldr	r3, [r3, #8]
 800557e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005580:	68fb      	ldr	r3, [r7, #12]
 8005582:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005586:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005588:	683b      	ldr	r3, [r7, #0]
 800558a:	681b      	ldr	r3, [r3, #0]
 800558c:	68fa      	ldr	r2, [r7, #12]
 800558e:	4313      	orrs	r3, r2
 8005590:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	681b      	ldr	r3, [r3, #0]
 8005596:	68fa      	ldr	r2, [r7, #12]
 8005598:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	681b      	ldr	r3, [r3, #0]
 800559e:	4a21      	ldr	r2, [pc, #132]	; (8005624 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80055a0:	4293      	cmp	r3, r2
 80055a2:	d022      	beq.n	80055ea <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	681b      	ldr	r3, [r3, #0]
 80055a8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80055ac:	d01d      	beq.n	80055ea <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	681b      	ldr	r3, [r3, #0]
 80055b2:	4a1d      	ldr	r2, [pc, #116]	; (8005628 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80055b4:	4293      	cmp	r3, r2
 80055b6:	d018      	beq.n	80055ea <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	4a1b      	ldr	r2, [pc, #108]	; (800562c <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80055be:	4293      	cmp	r3, r2
 80055c0:	d013      	beq.n	80055ea <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	681b      	ldr	r3, [r3, #0]
 80055c6:	4a1a      	ldr	r2, [pc, #104]	; (8005630 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80055c8:	4293      	cmp	r3, r2
 80055ca:	d00e      	beq.n	80055ea <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	681b      	ldr	r3, [r3, #0]
 80055d0:	4a18      	ldr	r2, [pc, #96]	; (8005634 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80055d2:	4293      	cmp	r3, r2
 80055d4:	d009      	beq.n	80055ea <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	681b      	ldr	r3, [r3, #0]
 80055da:	4a17      	ldr	r2, [pc, #92]	; (8005638 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80055dc:	4293      	cmp	r3, r2
 80055de:	d004      	beq.n	80055ea <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	681b      	ldr	r3, [r3, #0]
 80055e4:	4a15      	ldr	r2, [pc, #84]	; (800563c <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80055e6:	4293      	cmp	r3, r2
 80055e8:	d10c      	bne.n	8005604 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80055ea:	68bb      	ldr	r3, [r7, #8]
 80055ec:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80055f0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80055f2:	683b      	ldr	r3, [r7, #0]
 80055f4:	685b      	ldr	r3, [r3, #4]
 80055f6:	68ba      	ldr	r2, [r7, #8]
 80055f8:	4313      	orrs	r3, r2
 80055fa:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	681b      	ldr	r3, [r3, #0]
 8005600:	68ba      	ldr	r2, [r7, #8]
 8005602:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	2201      	movs	r2, #1
 8005608:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	2200      	movs	r2, #0
 8005610:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005614:	2300      	movs	r3, #0
}
 8005616:	4618      	mov	r0, r3
 8005618:	3714      	adds	r7, #20
 800561a:	46bd      	mov	sp, r7
 800561c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005620:	4770      	bx	lr
 8005622:	bf00      	nop
 8005624:	40010000 	.word	0x40010000
 8005628:	40000400 	.word	0x40000400
 800562c:	40000800 	.word	0x40000800
 8005630:	40000c00 	.word	0x40000c00
 8005634:	40010400 	.word	0x40010400
 8005638:	40014000 	.word	0x40014000
 800563c:	40001800 	.word	0x40001800

08005640 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005640:	b480      	push	{r7}
 8005642:	b083      	sub	sp, #12
 8005644:	af00      	add	r7, sp, #0
 8005646:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005648:	bf00      	nop
 800564a:	370c      	adds	r7, #12
 800564c:	46bd      	mov	sp, r7
 800564e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005652:	4770      	bx	lr

08005654 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005654:	b480      	push	{r7}
 8005656:	b083      	sub	sp, #12
 8005658:	af00      	add	r7, sp, #0
 800565a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800565c:	bf00      	nop
 800565e:	370c      	adds	r7, #12
 8005660:	46bd      	mov	sp, r7
 8005662:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005666:	4770      	bx	lr

08005668 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005668:	b580      	push	{r7, lr}
 800566a:	b082      	sub	sp, #8
 800566c:	af00      	add	r7, sp, #0
 800566e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	2b00      	cmp	r3, #0
 8005674:	d101      	bne.n	800567a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005676:	2301      	movs	r3, #1
 8005678:	e03f      	b.n	80056fa <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005680:	b2db      	uxtb	r3, r3
 8005682:	2b00      	cmp	r3, #0
 8005684:	d106      	bne.n	8005694 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	2200      	movs	r2, #0
 800568a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800568e:	6878      	ldr	r0, [r7, #4]
 8005690:	f7fc fb10 	bl	8001cb4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	2224      	movs	r2, #36	; 0x24
 8005698:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	681b      	ldr	r3, [r3, #0]
 80056a0:	68da      	ldr	r2, [r3, #12]
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	681b      	ldr	r3, [r3, #0]
 80056a6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80056aa:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80056ac:	6878      	ldr	r0, [r7, #4]
 80056ae:	f000 f929 	bl	8005904 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	681b      	ldr	r3, [r3, #0]
 80056b6:	691a      	ldr	r2, [r3, #16]
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	681b      	ldr	r3, [r3, #0]
 80056bc:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80056c0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	681b      	ldr	r3, [r3, #0]
 80056c6:	695a      	ldr	r2, [r3, #20]
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	681b      	ldr	r3, [r3, #0]
 80056cc:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80056d0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	681b      	ldr	r3, [r3, #0]
 80056d6:	68da      	ldr	r2, [r3, #12]
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	681b      	ldr	r3, [r3, #0]
 80056dc:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80056e0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	2200      	movs	r2, #0
 80056e6:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	2220      	movs	r2, #32
 80056ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	2220      	movs	r2, #32
 80056f4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80056f8:	2300      	movs	r3, #0
}
 80056fa:	4618      	mov	r0, r3
 80056fc:	3708      	adds	r7, #8
 80056fe:	46bd      	mov	sp, r7
 8005700:	bd80      	pop	{r7, pc}

08005702 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005702:	b580      	push	{r7, lr}
 8005704:	b08a      	sub	sp, #40	; 0x28
 8005706:	af02      	add	r7, sp, #8
 8005708:	60f8      	str	r0, [r7, #12]
 800570a:	60b9      	str	r1, [r7, #8]
 800570c:	603b      	str	r3, [r7, #0]
 800570e:	4613      	mov	r3, r2
 8005710:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8005712:	2300      	movs	r3, #0
 8005714:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005716:	68fb      	ldr	r3, [r7, #12]
 8005718:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800571c:	b2db      	uxtb	r3, r3
 800571e:	2b20      	cmp	r3, #32
 8005720:	d17c      	bne.n	800581c <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8005722:	68bb      	ldr	r3, [r7, #8]
 8005724:	2b00      	cmp	r3, #0
 8005726:	d002      	beq.n	800572e <HAL_UART_Transmit+0x2c>
 8005728:	88fb      	ldrh	r3, [r7, #6]
 800572a:	2b00      	cmp	r3, #0
 800572c:	d101      	bne.n	8005732 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800572e:	2301      	movs	r3, #1
 8005730:	e075      	b.n	800581e <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8005732:	68fb      	ldr	r3, [r7, #12]
 8005734:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005738:	2b01      	cmp	r3, #1
 800573a:	d101      	bne.n	8005740 <HAL_UART_Transmit+0x3e>
 800573c:	2302      	movs	r3, #2
 800573e:	e06e      	b.n	800581e <HAL_UART_Transmit+0x11c>
 8005740:	68fb      	ldr	r3, [r7, #12]
 8005742:	2201      	movs	r2, #1
 8005744:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005748:	68fb      	ldr	r3, [r7, #12]
 800574a:	2200      	movs	r2, #0
 800574c:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800574e:	68fb      	ldr	r3, [r7, #12]
 8005750:	2221      	movs	r2, #33	; 0x21
 8005752:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005756:	f7fc fcbb 	bl	80020d0 <HAL_GetTick>
 800575a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800575c:	68fb      	ldr	r3, [r7, #12]
 800575e:	88fa      	ldrh	r2, [r7, #6]
 8005760:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8005762:	68fb      	ldr	r3, [r7, #12]
 8005764:	88fa      	ldrh	r2, [r7, #6]
 8005766:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005768:	68fb      	ldr	r3, [r7, #12]
 800576a:	689b      	ldr	r3, [r3, #8]
 800576c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005770:	d108      	bne.n	8005784 <HAL_UART_Transmit+0x82>
 8005772:	68fb      	ldr	r3, [r7, #12]
 8005774:	691b      	ldr	r3, [r3, #16]
 8005776:	2b00      	cmp	r3, #0
 8005778:	d104      	bne.n	8005784 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 800577a:	2300      	movs	r3, #0
 800577c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800577e:	68bb      	ldr	r3, [r7, #8]
 8005780:	61bb      	str	r3, [r7, #24]
 8005782:	e003      	b.n	800578c <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8005784:	68bb      	ldr	r3, [r7, #8]
 8005786:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005788:	2300      	movs	r3, #0
 800578a:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800578c:	68fb      	ldr	r3, [r7, #12]
 800578e:	2200      	movs	r2, #0
 8005790:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8005794:	e02a      	b.n	80057ec <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005796:	683b      	ldr	r3, [r7, #0]
 8005798:	9300      	str	r3, [sp, #0]
 800579a:	697b      	ldr	r3, [r7, #20]
 800579c:	2200      	movs	r2, #0
 800579e:	2180      	movs	r1, #128	; 0x80
 80057a0:	68f8      	ldr	r0, [r7, #12]
 80057a2:	f000 f840 	bl	8005826 <UART_WaitOnFlagUntilTimeout>
 80057a6:	4603      	mov	r3, r0
 80057a8:	2b00      	cmp	r3, #0
 80057aa:	d001      	beq.n	80057b0 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 80057ac:	2303      	movs	r3, #3
 80057ae:	e036      	b.n	800581e <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 80057b0:	69fb      	ldr	r3, [r7, #28]
 80057b2:	2b00      	cmp	r3, #0
 80057b4:	d10b      	bne.n	80057ce <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80057b6:	69bb      	ldr	r3, [r7, #24]
 80057b8:	881b      	ldrh	r3, [r3, #0]
 80057ba:	461a      	mov	r2, r3
 80057bc:	68fb      	ldr	r3, [r7, #12]
 80057be:	681b      	ldr	r3, [r3, #0]
 80057c0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80057c4:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80057c6:	69bb      	ldr	r3, [r7, #24]
 80057c8:	3302      	adds	r3, #2
 80057ca:	61bb      	str	r3, [r7, #24]
 80057cc:	e007      	b.n	80057de <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80057ce:	69fb      	ldr	r3, [r7, #28]
 80057d0:	781a      	ldrb	r2, [r3, #0]
 80057d2:	68fb      	ldr	r3, [r7, #12]
 80057d4:	681b      	ldr	r3, [r3, #0]
 80057d6:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80057d8:	69fb      	ldr	r3, [r7, #28]
 80057da:	3301      	adds	r3, #1
 80057dc:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80057de:	68fb      	ldr	r3, [r7, #12]
 80057e0:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80057e2:	b29b      	uxth	r3, r3
 80057e4:	3b01      	subs	r3, #1
 80057e6:	b29a      	uxth	r2, r3
 80057e8:	68fb      	ldr	r3, [r7, #12]
 80057ea:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80057ec:	68fb      	ldr	r3, [r7, #12]
 80057ee:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80057f0:	b29b      	uxth	r3, r3
 80057f2:	2b00      	cmp	r3, #0
 80057f4:	d1cf      	bne.n	8005796 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80057f6:	683b      	ldr	r3, [r7, #0]
 80057f8:	9300      	str	r3, [sp, #0]
 80057fa:	697b      	ldr	r3, [r7, #20]
 80057fc:	2200      	movs	r2, #0
 80057fe:	2140      	movs	r1, #64	; 0x40
 8005800:	68f8      	ldr	r0, [r7, #12]
 8005802:	f000 f810 	bl	8005826 <UART_WaitOnFlagUntilTimeout>
 8005806:	4603      	mov	r3, r0
 8005808:	2b00      	cmp	r3, #0
 800580a:	d001      	beq.n	8005810 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 800580c:	2303      	movs	r3, #3
 800580e:	e006      	b.n	800581e <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005810:	68fb      	ldr	r3, [r7, #12]
 8005812:	2220      	movs	r2, #32
 8005814:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8005818:	2300      	movs	r3, #0
 800581a:	e000      	b.n	800581e <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 800581c:	2302      	movs	r3, #2
  }
}
 800581e:	4618      	mov	r0, r3
 8005820:	3720      	adds	r7, #32
 8005822:	46bd      	mov	sp, r7
 8005824:	bd80      	pop	{r7, pc}

08005826 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8005826:	b580      	push	{r7, lr}
 8005828:	b090      	sub	sp, #64	; 0x40
 800582a:	af00      	add	r7, sp, #0
 800582c:	60f8      	str	r0, [r7, #12]
 800582e:	60b9      	str	r1, [r7, #8]
 8005830:	603b      	str	r3, [r7, #0]
 8005832:	4613      	mov	r3, r2
 8005834:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005836:	e050      	b.n	80058da <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005838:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800583a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800583e:	d04c      	beq.n	80058da <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8005840:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005842:	2b00      	cmp	r3, #0
 8005844:	d007      	beq.n	8005856 <UART_WaitOnFlagUntilTimeout+0x30>
 8005846:	f7fc fc43 	bl	80020d0 <HAL_GetTick>
 800584a:	4602      	mov	r2, r0
 800584c:	683b      	ldr	r3, [r7, #0]
 800584e:	1ad3      	subs	r3, r2, r3
 8005850:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005852:	429a      	cmp	r2, r3
 8005854:	d241      	bcs.n	80058da <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8005856:	68fb      	ldr	r3, [r7, #12]
 8005858:	681b      	ldr	r3, [r3, #0]
 800585a:	330c      	adds	r3, #12
 800585c:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800585e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005860:	e853 3f00 	ldrex	r3, [r3]
 8005864:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8005866:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005868:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800586c:	63fb      	str	r3, [r7, #60]	; 0x3c
 800586e:	68fb      	ldr	r3, [r7, #12]
 8005870:	681b      	ldr	r3, [r3, #0]
 8005872:	330c      	adds	r3, #12
 8005874:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8005876:	637a      	str	r2, [r7, #52]	; 0x34
 8005878:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800587a:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800587c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800587e:	e841 2300 	strex	r3, r2, [r1]
 8005882:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8005884:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005886:	2b00      	cmp	r3, #0
 8005888:	d1e5      	bne.n	8005856 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800588a:	68fb      	ldr	r3, [r7, #12]
 800588c:	681b      	ldr	r3, [r3, #0]
 800588e:	3314      	adds	r3, #20
 8005890:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005892:	697b      	ldr	r3, [r7, #20]
 8005894:	e853 3f00 	ldrex	r3, [r3]
 8005898:	613b      	str	r3, [r7, #16]
   return(result);
 800589a:	693b      	ldr	r3, [r7, #16]
 800589c:	f023 0301 	bic.w	r3, r3, #1
 80058a0:	63bb      	str	r3, [r7, #56]	; 0x38
 80058a2:	68fb      	ldr	r3, [r7, #12]
 80058a4:	681b      	ldr	r3, [r3, #0]
 80058a6:	3314      	adds	r3, #20
 80058a8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80058aa:	623a      	str	r2, [r7, #32]
 80058ac:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80058ae:	69f9      	ldr	r1, [r7, #28]
 80058b0:	6a3a      	ldr	r2, [r7, #32]
 80058b2:	e841 2300 	strex	r3, r2, [r1]
 80058b6:	61bb      	str	r3, [r7, #24]
   return(result);
 80058b8:	69bb      	ldr	r3, [r7, #24]
 80058ba:	2b00      	cmp	r3, #0
 80058bc:	d1e5      	bne.n	800588a <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 80058be:	68fb      	ldr	r3, [r7, #12]
 80058c0:	2220      	movs	r2, #32
 80058c2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 80058c6:	68fb      	ldr	r3, [r7, #12]
 80058c8:	2220      	movs	r2, #32
 80058ca:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80058ce:	68fb      	ldr	r3, [r7, #12]
 80058d0:	2200      	movs	r2, #0
 80058d2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 80058d6:	2303      	movs	r3, #3
 80058d8:	e00f      	b.n	80058fa <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80058da:	68fb      	ldr	r3, [r7, #12]
 80058dc:	681b      	ldr	r3, [r3, #0]
 80058de:	681a      	ldr	r2, [r3, #0]
 80058e0:	68bb      	ldr	r3, [r7, #8]
 80058e2:	4013      	ands	r3, r2
 80058e4:	68ba      	ldr	r2, [r7, #8]
 80058e6:	429a      	cmp	r2, r3
 80058e8:	bf0c      	ite	eq
 80058ea:	2301      	moveq	r3, #1
 80058ec:	2300      	movne	r3, #0
 80058ee:	b2db      	uxtb	r3, r3
 80058f0:	461a      	mov	r2, r3
 80058f2:	79fb      	ldrb	r3, [r7, #7]
 80058f4:	429a      	cmp	r2, r3
 80058f6:	d09f      	beq.n	8005838 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80058f8:	2300      	movs	r3, #0
}
 80058fa:	4618      	mov	r0, r3
 80058fc:	3740      	adds	r7, #64	; 0x40
 80058fe:	46bd      	mov	sp, r7
 8005900:	bd80      	pop	{r7, pc}
	...

08005904 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005904:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005908:	b0c0      	sub	sp, #256	; 0x100
 800590a:	af00      	add	r7, sp, #0
 800590c:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005910:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005914:	681b      	ldr	r3, [r3, #0]
 8005916:	691b      	ldr	r3, [r3, #16]
 8005918:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 800591c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005920:	68d9      	ldr	r1, [r3, #12]
 8005922:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005926:	681a      	ldr	r2, [r3, #0]
 8005928:	ea40 0301 	orr.w	r3, r0, r1
 800592c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800592e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005932:	689a      	ldr	r2, [r3, #8]
 8005934:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005938:	691b      	ldr	r3, [r3, #16]
 800593a:	431a      	orrs	r2, r3
 800593c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005940:	695b      	ldr	r3, [r3, #20]
 8005942:	431a      	orrs	r2, r3
 8005944:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005948:	69db      	ldr	r3, [r3, #28]
 800594a:	4313      	orrs	r3, r2
 800594c:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8005950:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005954:	681b      	ldr	r3, [r3, #0]
 8005956:	68db      	ldr	r3, [r3, #12]
 8005958:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 800595c:	f021 010c 	bic.w	r1, r1, #12
 8005960:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005964:	681a      	ldr	r2, [r3, #0]
 8005966:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800596a:	430b      	orrs	r3, r1
 800596c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800596e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005972:	681b      	ldr	r3, [r3, #0]
 8005974:	695b      	ldr	r3, [r3, #20]
 8005976:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800597a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800597e:	6999      	ldr	r1, [r3, #24]
 8005980:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005984:	681a      	ldr	r2, [r3, #0]
 8005986:	ea40 0301 	orr.w	r3, r0, r1
 800598a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800598c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005990:	681a      	ldr	r2, [r3, #0]
 8005992:	4b8f      	ldr	r3, [pc, #572]	; (8005bd0 <UART_SetConfig+0x2cc>)
 8005994:	429a      	cmp	r2, r3
 8005996:	d005      	beq.n	80059a4 <UART_SetConfig+0xa0>
 8005998:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800599c:	681a      	ldr	r2, [r3, #0]
 800599e:	4b8d      	ldr	r3, [pc, #564]	; (8005bd4 <UART_SetConfig+0x2d0>)
 80059a0:	429a      	cmp	r2, r3
 80059a2:	d104      	bne.n	80059ae <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80059a4:	f7fe fed8 	bl	8004758 <HAL_RCC_GetPCLK2Freq>
 80059a8:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 80059ac:	e003      	b.n	80059b6 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80059ae:	f7fe febf 	bl	8004730 <HAL_RCC_GetPCLK1Freq>
 80059b2:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80059b6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80059ba:	69db      	ldr	r3, [r3, #28]
 80059bc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80059c0:	f040 810c 	bne.w	8005bdc <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80059c4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80059c8:	2200      	movs	r2, #0
 80059ca:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 80059ce:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 80059d2:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 80059d6:	4622      	mov	r2, r4
 80059d8:	462b      	mov	r3, r5
 80059da:	1891      	adds	r1, r2, r2
 80059dc:	65b9      	str	r1, [r7, #88]	; 0x58
 80059de:	415b      	adcs	r3, r3
 80059e0:	65fb      	str	r3, [r7, #92]	; 0x5c
 80059e2:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 80059e6:	4621      	mov	r1, r4
 80059e8:	eb12 0801 	adds.w	r8, r2, r1
 80059ec:	4629      	mov	r1, r5
 80059ee:	eb43 0901 	adc.w	r9, r3, r1
 80059f2:	f04f 0200 	mov.w	r2, #0
 80059f6:	f04f 0300 	mov.w	r3, #0
 80059fa:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80059fe:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005a02:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005a06:	4690      	mov	r8, r2
 8005a08:	4699      	mov	r9, r3
 8005a0a:	4623      	mov	r3, r4
 8005a0c:	eb18 0303 	adds.w	r3, r8, r3
 8005a10:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8005a14:	462b      	mov	r3, r5
 8005a16:	eb49 0303 	adc.w	r3, r9, r3
 8005a1a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8005a1e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005a22:	685b      	ldr	r3, [r3, #4]
 8005a24:	2200      	movs	r2, #0
 8005a26:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8005a2a:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8005a2e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8005a32:	460b      	mov	r3, r1
 8005a34:	18db      	adds	r3, r3, r3
 8005a36:	653b      	str	r3, [r7, #80]	; 0x50
 8005a38:	4613      	mov	r3, r2
 8005a3a:	eb42 0303 	adc.w	r3, r2, r3
 8005a3e:	657b      	str	r3, [r7, #84]	; 0x54
 8005a40:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8005a44:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8005a48:	f7fb f91e 	bl	8000c88 <__aeabi_uldivmod>
 8005a4c:	4602      	mov	r2, r0
 8005a4e:	460b      	mov	r3, r1
 8005a50:	4b61      	ldr	r3, [pc, #388]	; (8005bd8 <UART_SetConfig+0x2d4>)
 8005a52:	fba3 2302 	umull	r2, r3, r3, r2
 8005a56:	095b      	lsrs	r3, r3, #5
 8005a58:	011c      	lsls	r4, r3, #4
 8005a5a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005a5e:	2200      	movs	r2, #0
 8005a60:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8005a64:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8005a68:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8005a6c:	4642      	mov	r2, r8
 8005a6e:	464b      	mov	r3, r9
 8005a70:	1891      	adds	r1, r2, r2
 8005a72:	64b9      	str	r1, [r7, #72]	; 0x48
 8005a74:	415b      	adcs	r3, r3
 8005a76:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005a78:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8005a7c:	4641      	mov	r1, r8
 8005a7e:	eb12 0a01 	adds.w	sl, r2, r1
 8005a82:	4649      	mov	r1, r9
 8005a84:	eb43 0b01 	adc.w	fp, r3, r1
 8005a88:	f04f 0200 	mov.w	r2, #0
 8005a8c:	f04f 0300 	mov.w	r3, #0
 8005a90:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8005a94:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8005a98:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005a9c:	4692      	mov	sl, r2
 8005a9e:	469b      	mov	fp, r3
 8005aa0:	4643      	mov	r3, r8
 8005aa2:	eb1a 0303 	adds.w	r3, sl, r3
 8005aa6:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8005aaa:	464b      	mov	r3, r9
 8005aac:	eb4b 0303 	adc.w	r3, fp, r3
 8005ab0:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8005ab4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005ab8:	685b      	ldr	r3, [r3, #4]
 8005aba:	2200      	movs	r2, #0
 8005abc:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8005ac0:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8005ac4:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8005ac8:	460b      	mov	r3, r1
 8005aca:	18db      	adds	r3, r3, r3
 8005acc:	643b      	str	r3, [r7, #64]	; 0x40
 8005ace:	4613      	mov	r3, r2
 8005ad0:	eb42 0303 	adc.w	r3, r2, r3
 8005ad4:	647b      	str	r3, [r7, #68]	; 0x44
 8005ad6:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8005ada:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8005ade:	f7fb f8d3 	bl	8000c88 <__aeabi_uldivmod>
 8005ae2:	4602      	mov	r2, r0
 8005ae4:	460b      	mov	r3, r1
 8005ae6:	4611      	mov	r1, r2
 8005ae8:	4b3b      	ldr	r3, [pc, #236]	; (8005bd8 <UART_SetConfig+0x2d4>)
 8005aea:	fba3 2301 	umull	r2, r3, r3, r1
 8005aee:	095b      	lsrs	r3, r3, #5
 8005af0:	2264      	movs	r2, #100	; 0x64
 8005af2:	fb02 f303 	mul.w	r3, r2, r3
 8005af6:	1acb      	subs	r3, r1, r3
 8005af8:	00db      	lsls	r3, r3, #3
 8005afa:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8005afe:	4b36      	ldr	r3, [pc, #216]	; (8005bd8 <UART_SetConfig+0x2d4>)
 8005b00:	fba3 2302 	umull	r2, r3, r3, r2
 8005b04:	095b      	lsrs	r3, r3, #5
 8005b06:	005b      	lsls	r3, r3, #1
 8005b08:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8005b0c:	441c      	add	r4, r3
 8005b0e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005b12:	2200      	movs	r2, #0
 8005b14:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8005b18:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8005b1c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8005b20:	4642      	mov	r2, r8
 8005b22:	464b      	mov	r3, r9
 8005b24:	1891      	adds	r1, r2, r2
 8005b26:	63b9      	str	r1, [r7, #56]	; 0x38
 8005b28:	415b      	adcs	r3, r3
 8005b2a:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005b2c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8005b30:	4641      	mov	r1, r8
 8005b32:	1851      	adds	r1, r2, r1
 8005b34:	6339      	str	r1, [r7, #48]	; 0x30
 8005b36:	4649      	mov	r1, r9
 8005b38:	414b      	adcs	r3, r1
 8005b3a:	637b      	str	r3, [r7, #52]	; 0x34
 8005b3c:	f04f 0200 	mov.w	r2, #0
 8005b40:	f04f 0300 	mov.w	r3, #0
 8005b44:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8005b48:	4659      	mov	r1, fp
 8005b4a:	00cb      	lsls	r3, r1, #3
 8005b4c:	4651      	mov	r1, sl
 8005b4e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005b52:	4651      	mov	r1, sl
 8005b54:	00ca      	lsls	r2, r1, #3
 8005b56:	4610      	mov	r0, r2
 8005b58:	4619      	mov	r1, r3
 8005b5a:	4603      	mov	r3, r0
 8005b5c:	4642      	mov	r2, r8
 8005b5e:	189b      	adds	r3, r3, r2
 8005b60:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8005b64:	464b      	mov	r3, r9
 8005b66:	460a      	mov	r2, r1
 8005b68:	eb42 0303 	adc.w	r3, r2, r3
 8005b6c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8005b70:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005b74:	685b      	ldr	r3, [r3, #4]
 8005b76:	2200      	movs	r2, #0
 8005b78:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8005b7c:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8005b80:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8005b84:	460b      	mov	r3, r1
 8005b86:	18db      	adds	r3, r3, r3
 8005b88:	62bb      	str	r3, [r7, #40]	; 0x28
 8005b8a:	4613      	mov	r3, r2
 8005b8c:	eb42 0303 	adc.w	r3, r2, r3
 8005b90:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005b92:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8005b96:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8005b9a:	f7fb f875 	bl	8000c88 <__aeabi_uldivmod>
 8005b9e:	4602      	mov	r2, r0
 8005ba0:	460b      	mov	r3, r1
 8005ba2:	4b0d      	ldr	r3, [pc, #52]	; (8005bd8 <UART_SetConfig+0x2d4>)
 8005ba4:	fba3 1302 	umull	r1, r3, r3, r2
 8005ba8:	095b      	lsrs	r3, r3, #5
 8005baa:	2164      	movs	r1, #100	; 0x64
 8005bac:	fb01 f303 	mul.w	r3, r1, r3
 8005bb0:	1ad3      	subs	r3, r2, r3
 8005bb2:	00db      	lsls	r3, r3, #3
 8005bb4:	3332      	adds	r3, #50	; 0x32
 8005bb6:	4a08      	ldr	r2, [pc, #32]	; (8005bd8 <UART_SetConfig+0x2d4>)
 8005bb8:	fba2 2303 	umull	r2, r3, r2, r3
 8005bbc:	095b      	lsrs	r3, r3, #5
 8005bbe:	f003 0207 	and.w	r2, r3, #7
 8005bc2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005bc6:	681b      	ldr	r3, [r3, #0]
 8005bc8:	4422      	add	r2, r4
 8005bca:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8005bcc:	e106      	b.n	8005ddc <UART_SetConfig+0x4d8>
 8005bce:	bf00      	nop
 8005bd0:	40011000 	.word	0x40011000
 8005bd4:	40011400 	.word	0x40011400
 8005bd8:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005bdc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005be0:	2200      	movs	r2, #0
 8005be2:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8005be6:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8005bea:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8005bee:	4642      	mov	r2, r8
 8005bf0:	464b      	mov	r3, r9
 8005bf2:	1891      	adds	r1, r2, r2
 8005bf4:	6239      	str	r1, [r7, #32]
 8005bf6:	415b      	adcs	r3, r3
 8005bf8:	627b      	str	r3, [r7, #36]	; 0x24
 8005bfa:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8005bfe:	4641      	mov	r1, r8
 8005c00:	1854      	adds	r4, r2, r1
 8005c02:	4649      	mov	r1, r9
 8005c04:	eb43 0501 	adc.w	r5, r3, r1
 8005c08:	f04f 0200 	mov.w	r2, #0
 8005c0c:	f04f 0300 	mov.w	r3, #0
 8005c10:	00eb      	lsls	r3, r5, #3
 8005c12:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005c16:	00e2      	lsls	r2, r4, #3
 8005c18:	4614      	mov	r4, r2
 8005c1a:	461d      	mov	r5, r3
 8005c1c:	4643      	mov	r3, r8
 8005c1e:	18e3      	adds	r3, r4, r3
 8005c20:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8005c24:	464b      	mov	r3, r9
 8005c26:	eb45 0303 	adc.w	r3, r5, r3
 8005c2a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8005c2e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005c32:	685b      	ldr	r3, [r3, #4]
 8005c34:	2200      	movs	r2, #0
 8005c36:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8005c3a:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8005c3e:	f04f 0200 	mov.w	r2, #0
 8005c42:	f04f 0300 	mov.w	r3, #0
 8005c46:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8005c4a:	4629      	mov	r1, r5
 8005c4c:	008b      	lsls	r3, r1, #2
 8005c4e:	4621      	mov	r1, r4
 8005c50:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005c54:	4621      	mov	r1, r4
 8005c56:	008a      	lsls	r2, r1, #2
 8005c58:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8005c5c:	f7fb f814 	bl	8000c88 <__aeabi_uldivmod>
 8005c60:	4602      	mov	r2, r0
 8005c62:	460b      	mov	r3, r1
 8005c64:	4b60      	ldr	r3, [pc, #384]	; (8005de8 <UART_SetConfig+0x4e4>)
 8005c66:	fba3 2302 	umull	r2, r3, r3, r2
 8005c6a:	095b      	lsrs	r3, r3, #5
 8005c6c:	011c      	lsls	r4, r3, #4
 8005c6e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005c72:	2200      	movs	r2, #0
 8005c74:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8005c78:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8005c7c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8005c80:	4642      	mov	r2, r8
 8005c82:	464b      	mov	r3, r9
 8005c84:	1891      	adds	r1, r2, r2
 8005c86:	61b9      	str	r1, [r7, #24]
 8005c88:	415b      	adcs	r3, r3
 8005c8a:	61fb      	str	r3, [r7, #28]
 8005c8c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005c90:	4641      	mov	r1, r8
 8005c92:	1851      	adds	r1, r2, r1
 8005c94:	6139      	str	r1, [r7, #16]
 8005c96:	4649      	mov	r1, r9
 8005c98:	414b      	adcs	r3, r1
 8005c9a:	617b      	str	r3, [r7, #20]
 8005c9c:	f04f 0200 	mov.w	r2, #0
 8005ca0:	f04f 0300 	mov.w	r3, #0
 8005ca4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005ca8:	4659      	mov	r1, fp
 8005caa:	00cb      	lsls	r3, r1, #3
 8005cac:	4651      	mov	r1, sl
 8005cae:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005cb2:	4651      	mov	r1, sl
 8005cb4:	00ca      	lsls	r2, r1, #3
 8005cb6:	4610      	mov	r0, r2
 8005cb8:	4619      	mov	r1, r3
 8005cba:	4603      	mov	r3, r0
 8005cbc:	4642      	mov	r2, r8
 8005cbe:	189b      	adds	r3, r3, r2
 8005cc0:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8005cc4:	464b      	mov	r3, r9
 8005cc6:	460a      	mov	r2, r1
 8005cc8:	eb42 0303 	adc.w	r3, r2, r3
 8005ccc:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8005cd0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005cd4:	685b      	ldr	r3, [r3, #4]
 8005cd6:	2200      	movs	r2, #0
 8005cd8:	67bb      	str	r3, [r7, #120]	; 0x78
 8005cda:	67fa      	str	r2, [r7, #124]	; 0x7c
 8005cdc:	f04f 0200 	mov.w	r2, #0
 8005ce0:	f04f 0300 	mov.w	r3, #0
 8005ce4:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8005ce8:	4649      	mov	r1, r9
 8005cea:	008b      	lsls	r3, r1, #2
 8005cec:	4641      	mov	r1, r8
 8005cee:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005cf2:	4641      	mov	r1, r8
 8005cf4:	008a      	lsls	r2, r1, #2
 8005cf6:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8005cfa:	f7fa ffc5 	bl	8000c88 <__aeabi_uldivmod>
 8005cfe:	4602      	mov	r2, r0
 8005d00:	460b      	mov	r3, r1
 8005d02:	4611      	mov	r1, r2
 8005d04:	4b38      	ldr	r3, [pc, #224]	; (8005de8 <UART_SetConfig+0x4e4>)
 8005d06:	fba3 2301 	umull	r2, r3, r3, r1
 8005d0a:	095b      	lsrs	r3, r3, #5
 8005d0c:	2264      	movs	r2, #100	; 0x64
 8005d0e:	fb02 f303 	mul.w	r3, r2, r3
 8005d12:	1acb      	subs	r3, r1, r3
 8005d14:	011b      	lsls	r3, r3, #4
 8005d16:	3332      	adds	r3, #50	; 0x32
 8005d18:	4a33      	ldr	r2, [pc, #204]	; (8005de8 <UART_SetConfig+0x4e4>)
 8005d1a:	fba2 2303 	umull	r2, r3, r2, r3
 8005d1e:	095b      	lsrs	r3, r3, #5
 8005d20:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005d24:	441c      	add	r4, r3
 8005d26:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005d2a:	2200      	movs	r2, #0
 8005d2c:	673b      	str	r3, [r7, #112]	; 0x70
 8005d2e:	677a      	str	r2, [r7, #116]	; 0x74
 8005d30:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8005d34:	4642      	mov	r2, r8
 8005d36:	464b      	mov	r3, r9
 8005d38:	1891      	adds	r1, r2, r2
 8005d3a:	60b9      	str	r1, [r7, #8]
 8005d3c:	415b      	adcs	r3, r3
 8005d3e:	60fb      	str	r3, [r7, #12]
 8005d40:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005d44:	4641      	mov	r1, r8
 8005d46:	1851      	adds	r1, r2, r1
 8005d48:	6039      	str	r1, [r7, #0]
 8005d4a:	4649      	mov	r1, r9
 8005d4c:	414b      	adcs	r3, r1
 8005d4e:	607b      	str	r3, [r7, #4]
 8005d50:	f04f 0200 	mov.w	r2, #0
 8005d54:	f04f 0300 	mov.w	r3, #0
 8005d58:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8005d5c:	4659      	mov	r1, fp
 8005d5e:	00cb      	lsls	r3, r1, #3
 8005d60:	4651      	mov	r1, sl
 8005d62:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005d66:	4651      	mov	r1, sl
 8005d68:	00ca      	lsls	r2, r1, #3
 8005d6a:	4610      	mov	r0, r2
 8005d6c:	4619      	mov	r1, r3
 8005d6e:	4603      	mov	r3, r0
 8005d70:	4642      	mov	r2, r8
 8005d72:	189b      	adds	r3, r3, r2
 8005d74:	66bb      	str	r3, [r7, #104]	; 0x68
 8005d76:	464b      	mov	r3, r9
 8005d78:	460a      	mov	r2, r1
 8005d7a:	eb42 0303 	adc.w	r3, r2, r3
 8005d7e:	66fb      	str	r3, [r7, #108]	; 0x6c
 8005d80:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005d84:	685b      	ldr	r3, [r3, #4]
 8005d86:	2200      	movs	r2, #0
 8005d88:	663b      	str	r3, [r7, #96]	; 0x60
 8005d8a:	667a      	str	r2, [r7, #100]	; 0x64
 8005d8c:	f04f 0200 	mov.w	r2, #0
 8005d90:	f04f 0300 	mov.w	r3, #0
 8005d94:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8005d98:	4649      	mov	r1, r9
 8005d9a:	008b      	lsls	r3, r1, #2
 8005d9c:	4641      	mov	r1, r8
 8005d9e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005da2:	4641      	mov	r1, r8
 8005da4:	008a      	lsls	r2, r1, #2
 8005da6:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8005daa:	f7fa ff6d 	bl	8000c88 <__aeabi_uldivmod>
 8005dae:	4602      	mov	r2, r0
 8005db0:	460b      	mov	r3, r1
 8005db2:	4b0d      	ldr	r3, [pc, #52]	; (8005de8 <UART_SetConfig+0x4e4>)
 8005db4:	fba3 1302 	umull	r1, r3, r3, r2
 8005db8:	095b      	lsrs	r3, r3, #5
 8005dba:	2164      	movs	r1, #100	; 0x64
 8005dbc:	fb01 f303 	mul.w	r3, r1, r3
 8005dc0:	1ad3      	subs	r3, r2, r3
 8005dc2:	011b      	lsls	r3, r3, #4
 8005dc4:	3332      	adds	r3, #50	; 0x32
 8005dc6:	4a08      	ldr	r2, [pc, #32]	; (8005de8 <UART_SetConfig+0x4e4>)
 8005dc8:	fba2 2303 	umull	r2, r3, r2, r3
 8005dcc:	095b      	lsrs	r3, r3, #5
 8005dce:	f003 020f 	and.w	r2, r3, #15
 8005dd2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005dd6:	681b      	ldr	r3, [r3, #0]
 8005dd8:	4422      	add	r2, r4
 8005dda:	609a      	str	r2, [r3, #8]
}
 8005ddc:	bf00      	nop
 8005dde:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8005de2:	46bd      	mov	sp, r7
 8005de4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005de8:	51eb851f 	.word	0x51eb851f

08005dec <__cvt>:
 8005dec:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005df0:	ec55 4b10 	vmov	r4, r5, d0
 8005df4:	2d00      	cmp	r5, #0
 8005df6:	460e      	mov	r6, r1
 8005df8:	4619      	mov	r1, r3
 8005dfa:	462b      	mov	r3, r5
 8005dfc:	bfbb      	ittet	lt
 8005dfe:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8005e02:	461d      	movlt	r5, r3
 8005e04:	2300      	movge	r3, #0
 8005e06:	232d      	movlt	r3, #45	; 0x2d
 8005e08:	700b      	strb	r3, [r1, #0]
 8005e0a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005e0c:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8005e10:	4691      	mov	r9, r2
 8005e12:	f023 0820 	bic.w	r8, r3, #32
 8005e16:	bfbc      	itt	lt
 8005e18:	4622      	movlt	r2, r4
 8005e1a:	4614      	movlt	r4, r2
 8005e1c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8005e20:	d005      	beq.n	8005e2e <__cvt+0x42>
 8005e22:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8005e26:	d100      	bne.n	8005e2a <__cvt+0x3e>
 8005e28:	3601      	adds	r6, #1
 8005e2a:	2102      	movs	r1, #2
 8005e2c:	e000      	b.n	8005e30 <__cvt+0x44>
 8005e2e:	2103      	movs	r1, #3
 8005e30:	ab03      	add	r3, sp, #12
 8005e32:	9301      	str	r3, [sp, #4]
 8005e34:	ab02      	add	r3, sp, #8
 8005e36:	9300      	str	r3, [sp, #0]
 8005e38:	ec45 4b10 	vmov	d0, r4, r5
 8005e3c:	4653      	mov	r3, sl
 8005e3e:	4632      	mov	r2, r6
 8005e40:	f001 f86a 	bl	8006f18 <_dtoa_r>
 8005e44:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8005e48:	4607      	mov	r7, r0
 8005e4a:	d102      	bne.n	8005e52 <__cvt+0x66>
 8005e4c:	f019 0f01 	tst.w	r9, #1
 8005e50:	d022      	beq.n	8005e98 <__cvt+0xac>
 8005e52:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8005e56:	eb07 0906 	add.w	r9, r7, r6
 8005e5a:	d110      	bne.n	8005e7e <__cvt+0x92>
 8005e5c:	783b      	ldrb	r3, [r7, #0]
 8005e5e:	2b30      	cmp	r3, #48	; 0x30
 8005e60:	d10a      	bne.n	8005e78 <__cvt+0x8c>
 8005e62:	2200      	movs	r2, #0
 8005e64:	2300      	movs	r3, #0
 8005e66:	4620      	mov	r0, r4
 8005e68:	4629      	mov	r1, r5
 8005e6a:	f7fa fe2d 	bl	8000ac8 <__aeabi_dcmpeq>
 8005e6e:	b918      	cbnz	r0, 8005e78 <__cvt+0x8c>
 8005e70:	f1c6 0601 	rsb	r6, r6, #1
 8005e74:	f8ca 6000 	str.w	r6, [sl]
 8005e78:	f8da 3000 	ldr.w	r3, [sl]
 8005e7c:	4499      	add	r9, r3
 8005e7e:	2200      	movs	r2, #0
 8005e80:	2300      	movs	r3, #0
 8005e82:	4620      	mov	r0, r4
 8005e84:	4629      	mov	r1, r5
 8005e86:	f7fa fe1f 	bl	8000ac8 <__aeabi_dcmpeq>
 8005e8a:	b108      	cbz	r0, 8005e90 <__cvt+0xa4>
 8005e8c:	f8cd 900c 	str.w	r9, [sp, #12]
 8005e90:	2230      	movs	r2, #48	; 0x30
 8005e92:	9b03      	ldr	r3, [sp, #12]
 8005e94:	454b      	cmp	r3, r9
 8005e96:	d307      	bcc.n	8005ea8 <__cvt+0xbc>
 8005e98:	9b03      	ldr	r3, [sp, #12]
 8005e9a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005e9c:	1bdb      	subs	r3, r3, r7
 8005e9e:	4638      	mov	r0, r7
 8005ea0:	6013      	str	r3, [r2, #0]
 8005ea2:	b004      	add	sp, #16
 8005ea4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005ea8:	1c59      	adds	r1, r3, #1
 8005eaa:	9103      	str	r1, [sp, #12]
 8005eac:	701a      	strb	r2, [r3, #0]
 8005eae:	e7f0      	b.n	8005e92 <__cvt+0xa6>

08005eb0 <__exponent>:
 8005eb0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005eb2:	4603      	mov	r3, r0
 8005eb4:	2900      	cmp	r1, #0
 8005eb6:	bfb8      	it	lt
 8005eb8:	4249      	neglt	r1, r1
 8005eba:	f803 2b02 	strb.w	r2, [r3], #2
 8005ebe:	bfb4      	ite	lt
 8005ec0:	222d      	movlt	r2, #45	; 0x2d
 8005ec2:	222b      	movge	r2, #43	; 0x2b
 8005ec4:	2909      	cmp	r1, #9
 8005ec6:	7042      	strb	r2, [r0, #1]
 8005ec8:	dd2a      	ble.n	8005f20 <__exponent+0x70>
 8005eca:	f10d 0207 	add.w	r2, sp, #7
 8005ece:	4617      	mov	r7, r2
 8005ed0:	260a      	movs	r6, #10
 8005ed2:	4694      	mov	ip, r2
 8005ed4:	fb91 f5f6 	sdiv	r5, r1, r6
 8005ed8:	fb06 1415 	mls	r4, r6, r5, r1
 8005edc:	3430      	adds	r4, #48	; 0x30
 8005ede:	f80c 4c01 	strb.w	r4, [ip, #-1]
 8005ee2:	460c      	mov	r4, r1
 8005ee4:	2c63      	cmp	r4, #99	; 0x63
 8005ee6:	f102 32ff 	add.w	r2, r2, #4294967295	; 0xffffffff
 8005eea:	4629      	mov	r1, r5
 8005eec:	dcf1      	bgt.n	8005ed2 <__exponent+0x22>
 8005eee:	3130      	adds	r1, #48	; 0x30
 8005ef0:	f1ac 0402 	sub.w	r4, ip, #2
 8005ef4:	f802 1c01 	strb.w	r1, [r2, #-1]
 8005ef8:	1c41      	adds	r1, r0, #1
 8005efa:	4622      	mov	r2, r4
 8005efc:	42ba      	cmp	r2, r7
 8005efe:	d30a      	bcc.n	8005f16 <__exponent+0x66>
 8005f00:	f10d 0209 	add.w	r2, sp, #9
 8005f04:	eba2 020c 	sub.w	r2, r2, ip
 8005f08:	42bc      	cmp	r4, r7
 8005f0a:	bf88      	it	hi
 8005f0c:	2200      	movhi	r2, #0
 8005f0e:	4413      	add	r3, r2
 8005f10:	1a18      	subs	r0, r3, r0
 8005f12:	b003      	add	sp, #12
 8005f14:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005f16:	f812 5b01 	ldrb.w	r5, [r2], #1
 8005f1a:	f801 5f01 	strb.w	r5, [r1, #1]!
 8005f1e:	e7ed      	b.n	8005efc <__exponent+0x4c>
 8005f20:	2330      	movs	r3, #48	; 0x30
 8005f22:	3130      	adds	r1, #48	; 0x30
 8005f24:	7083      	strb	r3, [r0, #2]
 8005f26:	70c1      	strb	r1, [r0, #3]
 8005f28:	1d03      	adds	r3, r0, #4
 8005f2a:	e7f1      	b.n	8005f10 <__exponent+0x60>

08005f2c <_printf_float>:
 8005f2c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005f30:	ed2d 8b02 	vpush	{d8}
 8005f34:	b08d      	sub	sp, #52	; 0x34
 8005f36:	460c      	mov	r4, r1
 8005f38:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8005f3c:	4616      	mov	r6, r2
 8005f3e:	461f      	mov	r7, r3
 8005f40:	4605      	mov	r5, r0
 8005f42:	f000 fee5 	bl	8006d10 <_localeconv_r>
 8005f46:	f8d0 a000 	ldr.w	sl, [r0]
 8005f4a:	4650      	mov	r0, sl
 8005f4c:	f7fa f990 	bl	8000270 <strlen>
 8005f50:	2300      	movs	r3, #0
 8005f52:	930a      	str	r3, [sp, #40]	; 0x28
 8005f54:	6823      	ldr	r3, [r4, #0]
 8005f56:	9305      	str	r3, [sp, #20]
 8005f58:	f8d8 3000 	ldr.w	r3, [r8]
 8005f5c:	f894 b018 	ldrb.w	fp, [r4, #24]
 8005f60:	3307      	adds	r3, #7
 8005f62:	f023 0307 	bic.w	r3, r3, #7
 8005f66:	f103 0208 	add.w	r2, r3, #8
 8005f6a:	f8c8 2000 	str.w	r2, [r8]
 8005f6e:	e9d3 8900 	ldrd	r8, r9, [r3]
 8005f72:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8005f76:	9307      	str	r3, [sp, #28]
 8005f78:	f8cd 8018 	str.w	r8, [sp, #24]
 8005f7c:	ee08 0a10 	vmov	s16, r0
 8005f80:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 8005f84:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005f88:	4b9e      	ldr	r3, [pc, #632]	; (8006204 <_printf_float+0x2d8>)
 8005f8a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8005f8e:	f7fa fdcd 	bl	8000b2c <__aeabi_dcmpun>
 8005f92:	bb88      	cbnz	r0, 8005ff8 <_printf_float+0xcc>
 8005f94:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005f98:	4b9a      	ldr	r3, [pc, #616]	; (8006204 <_printf_float+0x2d8>)
 8005f9a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8005f9e:	f7fa fda7 	bl	8000af0 <__aeabi_dcmple>
 8005fa2:	bb48      	cbnz	r0, 8005ff8 <_printf_float+0xcc>
 8005fa4:	2200      	movs	r2, #0
 8005fa6:	2300      	movs	r3, #0
 8005fa8:	4640      	mov	r0, r8
 8005faa:	4649      	mov	r1, r9
 8005fac:	f7fa fd96 	bl	8000adc <__aeabi_dcmplt>
 8005fb0:	b110      	cbz	r0, 8005fb8 <_printf_float+0x8c>
 8005fb2:	232d      	movs	r3, #45	; 0x2d
 8005fb4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005fb8:	4a93      	ldr	r2, [pc, #588]	; (8006208 <_printf_float+0x2dc>)
 8005fba:	4b94      	ldr	r3, [pc, #592]	; (800620c <_printf_float+0x2e0>)
 8005fbc:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8005fc0:	bf94      	ite	ls
 8005fc2:	4690      	movls	r8, r2
 8005fc4:	4698      	movhi	r8, r3
 8005fc6:	2303      	movs	r3, #3
 8005fc8:	6123      	str	r3, [r4, #16]
 8005fca:	9b05      	ldr	r3, [sp, #20]
 8005fcc:	f023 0304 	bic.w	r3, r3, #4
 8005fd0:	6023      	str	r3, [r4, #0]
 8005fd2:	f04f 0900 	mov.w	r9, #0
 8005fd6:	9700      	str	r7, [sp, #0]
 8005fd8:	4633      	mov	r3, r6
 8005fda:	aa0b      	add	r2, sp, #44	; 0x2c
 8005fdc:	4621      	mov	r1, r4
 8005fde:	4628      	mov	r0, r5
 8005fe0:	f000 f9da 	bl	8006398 <_printf_common>
 8005fe4:	3001      	adds	r0, #1
 8005fe6:	f040 8090 	bne.w	800610a <_printf_float+0x1de>
 8005fea:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005fee:	b00d      	add	sp, #52	; 0x34
 8005ff0:	ecbd 8b02 	vpop	{d8}
 8005ff4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005ff8:	4642      	mov	r2, r8
 8005ffa:	464b      	mov	r3, r9
 8005ffc:	4640      	mov	r0, r8
 8005ffe:	4649      	mov	r1, r9
 8006000:	f7fa fd94 	bl	8000b2c <__aeabi_dcmpun>
 8006004:	b140      	cbz	r0, 8006018 <_printf_float+0xec>
 8006006:	464b      	mov	r3, r9
 8006008:	2b00      	cmp	r3, #0
 800600a:	bfbc      	itt	lt
 800600c:	232d      	movlt	r3, #45	; 0x2d
 800600e:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8006012:	4a7f      	ldr	r2, [pc, #508]	; (8006210 <_printf_float+0x2e4>)
 8006014:	4b7f      	ldr	r3, [pc, #508]	; (8006214 <_printf_float+0x2e8>)
 8006016:	e7d1      	b.n	8005fbc <_printf_float+0x90>
 8006018:	6863      	ldr	r3, [r4, #4]
 800601a:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800601e:	9206      	str	r2, [sp, #24]
 8006020:	1c5a      	adds	r2, r3, #1
 8006022:	d13f      	bne.n	80060a4 <_printf_float+0x178>
 8006024:	2306      	movs	r3, #6
 8006026:	6063      	str	r3, [r4, #4]
 8006028:	9b05      	ldr	r3, [sp, #20]
 800602a:	6861      	ldr	r1, [r4, #4]
 800602c:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8006030:	2300      	movs	r3, #0
 8006032:	9303      	str	r3, [sp, #12]
 8006034:	ab0a      	add	r3, sp, #40	; 0x28
 8006036:	e9cd b301 	strd	fp, r3, [sp, #4]
 800603a:	ab09      	add	r3, sp, #36	; 0x24
 800603c:	ec49 8b10 	vmov	d0, r8, r9
 8006040:	9300      	str	r3, [sp, #0]
 8006042:	6022      	str	r2, [r4, #0]
 8006044:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8006048:	4628      	mov	r0, r5
 800604a:	f7ff fecf 	bl	8005dec <__cvt>
 800604e:	9b06      	ldr	r3, [sp, #24]
 8006050:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006052:	2b47      	cmp	r3, #71	; 0x47
 8006054:	4680      	mov	r8, r0
 8006056:	d108      	bne.n	800606a <_printf_float+0x13e>
 8006058:	1cc8      	adds	r0, r1, #3
 800605a:	db02      	blt.n	8006062 <_printf_float+0x136>
 800605c:	6863      	ldr	r3, [r4, #4]
 800605e:	4299      	cmp	r1, r3
 8006060:	dd41      	ble.n	80060e6 <_printf_float+0x1ba>
 8006062:	f1ab 0302 	sub.w	r3, fp, #2
 8006066:	fa5f fb83 	uxtb.w	fp, r3
 800606a:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800606e:	d820      	bhi.n	80060b2 <_printf_float+0x186>
 8006070:	3901      	subs	r1, #1
 8006072:	465a      	mov	r2, fp
 8006074:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8006078:	9109      	str	r1, [sp, #36]	; 0x24
 800607a:	f7ff ff19 	bl	8005eb0 <__exponent>
 800607e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006080:	1813      	adds	r3, r2, r0
 8006082:	2a01      	cmp	r2, #1
 8006084:	4681      	mov	r9, r0
 8006086:	6123      	str	r3, [r4, #16]
 8006088:	dc02      	bgt.n	8006090 <_printf_float+0x164>
 800608a:	6822      	ldr	r2, [r4, #0]
 800608c:	07d2      	lsls	r2, r2, #31
 800608e:	d501      	bpl.n	8006094 <_printf_float+0x168>
 8006090:	3301      	adds	r3, #1
 8006092:	6123      	str	r3, [r4, #16]
 8006094:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8006098:	2b00      	cmp	r3, #0
 800609a:	d09c      	beq.n	8005fd6 <_printf_float+0xaa>
 800609c:	232d      	movs	r3, #45	; 0x2d
 800609e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80060a2:	e798      	b.n	8005fd6 <_printf_float+0xaa>
 80060a4:	9a06      	ldr	r2, [sp, #24]
 80060a6:	2a47      	cmp	r2, #71	; 0x47
 80060a8:	d1be      	bne.n	8006028 <_printf_float+0xfc>
 80060aa:	2b00      	cmp	r3, #0
 80060ac:	d1bc      	bne.n	8006028 <_printf_float+0xfc>
 80060ae:	2301      	movs	r3, #1
 80060b0:	e7b9      	b.n	8006026 <_printf_float+0xfa>
 80060b2:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 80060b6:	d118      	bne.n	80060ea <_printf_float+0x1be>
 80060b8:	2900      	cmp	r1, #0
 80060ba:	6863      	ldr	r3, [r4, #4]
 80060bc:	dd0b      	ble.n	80060d6 <_printf_float+0x1aa>
 80060be:	6121      	str	r1, [r4, #16]
 80060c0:	b913      	cbnz	r3, 80060c8 <_printf_float+0x19c>
 80060c2:	6822      	ldr	r2, [r4, #0]
 80060c4:	07d0      	lsls	r0, r2, #31
 80060c6:	d502      	bpl.n	80060ce <_printf_float+0x1a2>
 80060c8:	3301      	adds	r3, #1
 80060ca:	440b      	add	r3, r1
 80060cc:	6123      	str	r3, [r4, #16]
 80060ce:	65a1      	str	r1, [r4, #88]	; 0x58
 80060d0:	f04f 0900 	mov.w	r9, #0
 80060d4:	e7de      	b.n	8006094 <_printf_float+0x168>
 80060d6:	b913      	cbnz	r3, 80060de <_printf_float+0x1b2>
 80060d8:	6822      	ldr	r2, [r4, #0]
 80060da:	07d2      	lsls	r2, r2, #31
 80060dc:	d501      	bpl.n	80060e2 <_printf_float+0x1b6>
 80060de:	3302      	adds	r3, #2
 80060e0:	e7f4      	b.n	80060cc <_printf_float+0x1a0>
 80060e2:	2301      	movs	r3, #1
 80060e4:	e7f2      	b.n	80060cc <_printf_float+0x1a0>
 80060e6:	f04f 0b67 	mov.w	fp, #103	; 0x67
 80060ea:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80060ec:	4299      	cmp	r1, r3
 80060ee:	db05      	blt.n	80060fc <_printf_float+0x1d0>
 80060f0:	6823      	ldr	r3, [r4, #0]
 80060f2:	6121      	str	r1, [r4, #16]
 80060f4:	07d8      	lsls	r0, r3, #31
 80060f6:	d5ea      	bpl.n	80060ce <_printf_float+0x1a2>
 80060f8:	1c4b      	adds	r3, r1, #1
 80060fa:	e7e7      	b.n	80060cc <_printf_float+0x1a0>
 80060fc:	2900      	cmp	r1, #0
 80060fe:	bfd4      	ite	le
 8006100:	f1c1 0202 	rsble	r2, r1, #2
 8006104:	2201      	movgt	r2, #1
 8006106:	4413      	add	r3, r2
 8006108:	e7e0      	b.n	80060cc <_printf_float+0x1a0>
 800610a:	6823      	ldr	r3, [r4, #0]
 800610c:	055a      	lsls	r2, r3, #21
 800610e:	d407      	bmi.n	8006120 <_printf_float+0x1f4>
 8006110:	6923      	ldr	r3, [r4, #16]
 8006112:	4642      	mov	r2, r8
 8006114:	4631      	mov	r1, r6
 8006116:	4628      	mov	r0, r5
 8006118:	47b8      	blx	r7
 800611a:	3001      	adds	r0, #1
 800611c:	d12c      	bne.n	8006178 <_printf_float+0x24c>
 800611e:	e764      	b.n	8005fea <_printf_float+0xbe>
 8006120:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8006124:	f240 80e0 	bls.w	80062e8 <_printf_float+0x3bc>
 8006128:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800612c:	2200      	movs	r2, #0
 800612e:	2300      	movs	r3, #0
 8006130:	f7fa fcca 	bl	8000ac8 <__aeabi_dcmpeq>
 8006134:	2800      	cmp	r0, #0
 8006136:	d034      	beq.n	80061a2 <_printf_float+0x276>
 8006138:	4a37      	ldr	r2, [pc, #220]	; (8006218 <_printf_float+0x2ec>)
 800613a:	2301      	movs	r3, #1
 800613c:	4631      	mov	r1, r6
 800613e:	4628      	mov	r0, r5
 8006140:	47b8      	blx	r7
 8006142:	3001      	adds	r0, #1
 8006144:	f43f af51 	beq.w	8005fea <_printf_float+0xbe>
 8006148:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800614c:	429a      	cmp	r2, r3
 800614e:	db02      	blt.n	8006156 <_printf_float+0x22a>
 8006150:	6823      	ldr	r3, [r4, #0]
 8006152:	07d8      	lsls	r0, r3, #31
 8006154:	d510      	bpl.n	8006178 <_printf_float+0x24c>
 8006156:	ee18 3a10 	vmov	r3, s16
 800615a:	4652      	mov	r2, sl
 800615c:	4631      	mov	r1, r6
 800615e:	4628      	mov	r0, r5
 8006160:	47b8      	blx	r7
 8006162:	3001      	adds	r0, #1
 8006164:	f43f af41 	beq.w	8005fea <_printf_float+0xbe>
 8006168:	f04f 0800 	mov.w	r8, #0
 800616c:	f104 091a 	add.w	r9, r4, #26
 8006170:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006172:	3b01      	subs	r3, #1
 8006174:	4543      	cmp	r3, r8
 8006176:	dc09      	bgt.n	800618c <_printf_float+0x260>
 8006178:	6823      	ldr	r3, [r4, #0]
 800617a:	079b      	lsls	r3, r3, #30
 800617c:	f100 8107 	bmi.w	800638e <_printf_float+0x462>
 8006180:	68e0      	ldr	r0, [r4, #12]
 8006182:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006184:	4298      	cmp	r0, r3
 8006186:	bfb8      	it	lt
 8006188:	4618      	movlt	r0, r3
 800618a:	e730      	b.n	8005fee <_printf_float+0xc2>
 800618c:	2301      	movs	r3, #1
 800618e:	464a      	mov	r2, r9
 8006190:	4631      	mov	r1, r6
 8006192:	4628      	mov	r0, r5
 8006194:	47b8      	blx	r7
 8006196:	3001      	adds	r0, #1
 8006198:	f43f af27 	beq.w	8005fea <_printf_float+0xbe>
 800619c:	f108 0801 	add.w	r8, r8, #1
 80061a0:	e7e6      	b.n	8006170 <_printf_float+0x244>
 80061a2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80061a4:	2b00      	cmp	r3, #0
 80061a6:	dc39      	bgt.n	800621c <_printf_float+0x2f0>
 80061a8:	4a1b      	ldr	r2, [pc, #108]	; (8006218 <_printf_float+0x2ec>)
 80061aa:	2301      	movs	r3, #1
 80061ac:	4631      	mov	r1, r6
 80061ae:	4628      	mov	r0, r5
 80061b0:	47b8      	blx	r7
 80061b2:	3001      	adds	r0, #1
 80061b4:	f43f af19 	beq.w	8005fea <_printf_float+0xbe>
 80061b8:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 80061bc:	4313      	orrs	r3, r2
 80061be:	d102      	bne.n	80061c6 <_printf_float+0x29a>
 80061c0:	6823      	ldr	r3, [r4, #0]
 80061c2:	07d9      	lsls	r1, r3, #31
 80061c4:	d5d8      	bpl.n	8006178 <_printf_float+0x24c>
 80061c6:	ee18 3a10 	vmov	r3, s16
 80061ca:	4652      	mov	r2, sl
 80061cc:	4631      	mov	r1, r6
 80061ce:	4628      	mov	r0, r5
 80061d0:	47b8      	blx	r7
 80061d2:	3001      	adds	r0, #1
 80061d4:	f43f af09 	beq.w	8005fea <_printf_float+0xbe>
 80061d8:	f04f 0900 	mov.w	r9, #0
 80061dc:	f104 0a1a 	add.w	sl, r4, #26
 80061e0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80061e2:	425b      	negs	r3, r3
 80061e4:	454b      	cmp	r3, r9
 80061e6:	dc01      	bgt.n	80061ec <_printf_float+0x2c0>
 80061e8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80061ea:	e792      	b.n	8006112 <_printf_float+0x1e6>
 80061ec:	2301      	movs	r3, #1
 80061ee:	4652      	mov	r2, sl
 80061f0:	4631      	mov	r1, r6
 80061f2:	4628      	mov	r0, r5
 80061f4:	47b8      	blx	r7
 80061f6:	3001      	adds	r0, #1
 80061f8:	f43f aef7 	beq.w	8005fea <_printf_float+0xbe>
 80061fc:	f109 0901 	add.w	r9, r9, #1
 8006200:	e7ee      	b.n	80061e0 <_printf_float+0x2b4>
 8006202:	bf00      	nop
 8006204:	7fefffff 	.word	0x7fefffff
 8006208:	0800a5ec 	.word	0x0800a5ec
 800620c:	0800a5f0 	.word	0x0800a5f0
 8006210:	0800a5f4 	.word	0x0800a5f4
 8006214:	0800a5f8 	.word	0x0800a5f8
 8006218:	0800a5fc 	.word	0x0800a5fc
 800621c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800621e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006220:	429a      	cmp	r2, r3
 8006222:	bfa8      	it	ge
 8006224:	461a      	movge	r2, r3
 8006226:	2a00      	cmp	r2, #0
 8006228:	4691      	mov	r9, r2
 800622a:	dc37      	bgt.n	800629c <_printf_float+0x370>
 800622c:	f04f 0b00 	mov.w	fp, #0
 8006230:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006234:	f104 021a 	add.w	r2, r4, #26
 8006238:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800623a:	9305      	str	r3, [sp, #20]
 800623c:	eba3 0309 	sub.w	r3, r3, r9
 8006240:	455b      	cmp	r3, fp
 8006242:	dc33      	bgt.n	80062ac <_printf_float+0x380>
 8006244:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006248:	429a      	cmp	r2, r3
 800624a:	db3b      	blt.n	80062c4 <_printf_float+0x398>
 800624c:	6823      	ldr	r3, [r4, #0]
 800624e:	07da      	lsls	r2, r3, #31
 8006250:	d438      	bmi.n	80062c4 <_printf_float+0x398>
 8006252:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8006256:	eba2 0903 	sub.w	r9, r2, r3
 800625a:	9b05      	ldr	r3, [sp, #20]
 800625c:	1ad2      	subs	r2, r2, r3
 800625e:	4591      	cmp	r9, r2
 8006260:	bfa8      	it	ge
 8006262:	4691      	movge	r9, r2
 8006264:	f1b9 0f00 	cmp.w	r9, #0
 8006268:	dc35      	bgt.n	80062d6 <_printf_float+0x3aa>
 800626a:	f04f 0800 	mov.w	r8, #0
 800626e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006272:	f104 0a1a 	add.w	sl, r4, #26
 8006276:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800627a:	1a9b      	subs	r3, r3, r2
 800627c:	eba3 0309 	sub.w	r3, r3, r9
 8006280:	4543      	cmp	r3, r8
 8006282:	f77f af79 	ble.w	8006178 <_printf_float+0x24c>
 8006286:	2301      	movs	r3, #1
 8006288:	4652      	mov	r2, sl
 800628a:	4631      	mov	r1, r6
 800628c:	4628      	mov	r0, r5
 800628e:	47b8      	blx	r7
 8006290:	3001      	adds	r0, #1
 8006292:	f43f aeaa 	beq.w	8005fea <_printf_float+0xbe>
 8006296:	f108 0801 	add.w	r8, r8, #1
 800629a:	e7ec      	b.n	8006276 <_printf_float+0x34a>
 800629c:	4613      	mov	r3, r2
 800629e:	4631      	mov	r1, r6
 80062a0:	4642      	mov	r2, r8
 80062a2:	4628      	mov	r0, r5
 80062a4:	47b8      	blx	r7
 80062a6:	3001      	adds	r0, #1
 80062a8:	d1c0      	bne.n	800622c <_printf_float+0x300>
 80062aa:	e69e      	b.n	8005fea <_printf_float+0xbe>
 80062ac:	2301      	movs	r3, #1
 80062ae:	4631      	mov	r1, r6
 80062b0:	4628      	mov	r0, r5
 80062b2:	9205      	str	r2, [sp, #20]
 80062b4:	47b8      	blx	r7
 80062b6:	3001      	adds	r0, #1
 80062b8:	f43f ae97 	beq.w	8005fea <_printf_float+0xbe>
 80062bc:	9a05      	ldr	r2, [sp, #20]
 80062be:	f10b 0b01 	add.w	fp, fp, #1
 80062c2:	e7b9      	b.n	8006238 <_printf_float+0x30c>
 80062c4:	ee18 3a10 	vmov	r3, s16
 80062c8:	4652      	mov	r2, sl
 80062ca:	4631      	mov	r1, r6
 80062cc:	4628      	mov	r0, r5
 80062ce:	47b8      	blx	r7
 80062d0:	3001      	adds	r0, #1
 80062d2:	d1be      	bne.n	8006252 <_printf_float+0x326>
 80062d4:	e689      	b.n	8005fea <_printf_float+0xbe>
 80062d6:	9a05      	ldr	r2, [sp, #20]
 80062d8:	464b      	mov	r3, r9
 80062da:	4442      	add	r2, r8
 80062dc:	4631      	mov	r1, r6
 80062de:	4628      	mov	r0, r5
 80062e0:	47b8      	blx	r7
 80062e2:	3001      	adds	r0, #1
 80062e4:	d1c1      	bne.n	800626a <_printf_float+0x33e>
 80062e6:	e680      	b.n	8005fea <_printf_float+0xbe>
 80062e8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80062ea:	2a01      	cmp	r2, #1
 80062ec:	dc01      	bgt.n	80062f2 <_printf_float+0x3c6>
 80062ee:	07db      	lsls	r3, r3, #31
 80062f0:	d53a      	bpl.n	8006368 <_printf_float+0x43c>
 80062f2:	2301      	movs	r3, #1
 80062f4:	4642      	mov	r2, r8
 80062f6:	4631      	mov	r1, r6
 80062f8:	4628      	mov	r0, r5
 80062fa:	47b8      	blx	r7
 80062fc:	3001      	adds	r0, #1
 80062fe:	f43f ae74 	beq.w	8005fea <_printf_float+0xbe>
 8006302:	ee18 3a10 	vmov	r3, s16
 8006306:	4652      	mov	r2, sl
 8006308:	4631      	mov	r1, r6
 800630a:	4628      	mov	r0, r5
 800630c:	47b8      	blx	r7
 800630e:	3001      	adds	r0, #1
 8006310:	f43f ae6b 	beq.w	8005fea <_printf_float+0xbe>
 8006314:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006318:	2200      	movs	r2, #0
 800631a:	2300      	movs	r3, #0
 800631c:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 8006320:	f7fa fbd2 	bl	8000ac8 <__aeabi_dcmpeq>
 8006324:	b9d8      	cbnz	r0, 800635e <_printf_float+0x432>
 8006326:	f10a 33ff 	add.w	r3, sl, #4294967295	; 0xffffffff
 800632a:	f108 0201 	add.w	r2, r8, #1
 800632e:	4631      	mov	r1, r6
 8006330:	4628      	mov	r0, r5
 8006332:	47b8      	blx	r7
 8006334:	3001      	adds	r0, #1
 8006336:	d10e      	bne.n	8006356 <_printf_float+0x42a>
 8006338:	e657      	b.n	8005fea <_printf_float+0xbe>
 800633a:	2301      	movs	r3, #1
 800633c:	4652      	mov	r2, sl
 800633e:	4631      	mov	r1, r6
 8006340:	4628      	mov	r0, r5
 8006342:	47b8      	blx	r7
 8006344:	3001      	adds	r0, #1
 8006346:	f43f ae50 	beq.w	8005fea <_printf_float+0xbe>
 800634a:	f108 0801 	add.w	r8, r8, #1
 800634e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006350:	3b01      	subs	r3, #1
 8006352:	4543      	cmp	r3, r8
 8006354:	dcf1      	bgt.n	800633a <_printf_float+0x40e>
 8006356:	464b      	mov	r3, r9
 8006358:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800635c:	e6da      	b.n	8006114 <_printf_float+0x1e8>
 800635e:	f04f 0800 	mov.w	r8, #0
 8006362:	f104 0a1a 	add.w	sl, r4, #26
 8006366:	e7f2      	b.n	800634e <_printf_float+0x422>
 8006368:	2301      	movs	r3, #1
 800636a:	4642      	mov	r2, r8
 800636c:	e7df      	b.n	800632e <_printf_float+0x402>
 800636e:	2301      	movs	r3, #1
 8006370:	464a      	mov	r2, r9
 8006372:	4631      	mov	r1, r6
 8006374:	4628      	mov	r0, r5
 8006376:	47b8      	blx	r7
 8006378:	3001      	adds	r0, #1
 800637a:	f43f ae36 	beq.w	8005fea <_printf_float+0xbe>
 800637e:	f108 0801 	add.w	r8, r8, #1
 8006382:	68e3      	ldr	r3, [r4, #12]
 8006384:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8006386:	1a5b      	subs	r3, r3, r1
 8006388:	4543      	cmp	r3, r8
 800638a:	dcf0      	bgt.n	800636e <_printf_float+0x442>
 800638c:	e6f8      	b.n	8006180 <_printf_float+0x254>
 800638e:	f04f 0800 	mov.w	r8, #0
 8006392:	f104 0919 	add.w	r9, r4, #25
 8006396:	e7f4      	b.n	8006382 <_printf_float+0x456>

08006398 <_printf_common>:
 8006398:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800639c:	4616      	mov	r6, r2
 800639e:	4699      	mov	r9, r3
 80063a0:	688a      	ldr	r2, [r1, #8]
 80063a2:	690b      	ldr	r3, [r1, #16]
 80063a4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80063a8:	4293      	cmp	r3, r2
 80063aa:	bfb8      	it	lt
 80063ac:	4613      	movlt	r3, r2
 80063ae:	6033      	str	r3, [r6, #0]
 80063b0:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80063b4:	4607      	mov	r7, r0
 80063b6:	460c      	mov	r4, r1
 80063b8:	b10a      	cbz	r2, 80063be <_printf_common+0x26>
 80063ba:	3301      	adds	r3, #1
 80063bc:	6033      	str	r3, [r6, #0]
 80063be:	6823      	ldr	r3, [r4, #0]
 80063c0:	0699      	lsls	r1, r3, #26
 80063c2:	bf42      	ittt	mi
 80063c4:	6833      	ldrmi	r3, [r6, #0]
 80063c6:	3302      	addmi	r3, #2
 80063c8:	6033      	strmi	r3, [r6, #0]
 80063ca:	6825      	ldr	r5, [r4, #0]
 80063cc:	f015 0506 	ands.w	r5, r5, #6
 80063d0:	d106      	bne.n	80063e0 <_printf_common+0x48>
 80063d2:	f104 0a19 	add.w	sl, r4, #25
 80063d6:	68e3      	ldr	r3, [r4, #12]
 80063d8:	6832      	ldr	r2, [r6, #0]
 80063da:	1a9b      	subs	r3, r3, r2
 80063dc:	42ab      	cmp	r3, r5
 80063de:	dc26      	bgt.n	800642e <_printf_common+0x96>
 80063e0:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80063e4:	1e13      	subs	r3, r2, #0
 80063e6:	6822      	ldr	r2, [r4, #0]
 80063e8:	bf18      	it	ne
 80063ea:	2301      	movne	r3, #1
 80063ec:	0692      	lsls	r2, r2, #26
 80063ee:	d42b      	bmi.n	8006448 <_printf_common+0xb0>
 80063f0:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80063f4:	4649      	mov	r1, r9
 80063f6:	4638      	mov	r0, r7
 80063f8:	47c0      	blx	r8
 80063fa:	3001      	adds	r0, #1
 80063fc:	d01e      	beq.n	800643c <_printf_common+0xa4>
 80063fe:	6823      	ldr	r3, [r4, #0]
 8006400:	6922      	ldr	r2, [r4, #16]
 8006402:	f003 0306 	and.w	r3, r3, #6
 8006406:	2b04      	cmp	r3, #4
 8006408:	bf02      	ittt	eq
 800640a:	68e5      	ldreq	r5, [r4, #12]
 800640c:	6833      	ldreq	r3, [r6, #0]
 800640e:	1aed      	subeq	r5, r5, r3
 8006410:	68a3      	ldr	r3, [r4, #8]
 8006412:	bf0c      	ite	eq
 8006414:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006418:	2500      	movne	r5, #0
 800641a:	4293      	cmp	r3, r2
 800641c:	bfc4      	itt	gt
 800641e:	1a9b      	subgt	r3, r3, r2
 8006420:	18ed      	addgt	r5, r5, r3
 8006422:	2600      	movs	r6, #0
 8006424:	341a      	adds	r4, #26
 8006426:	42b5      	cmp	r5, r6
 8006428:	d11a      	bne.n	8006460 <_printf_common+0xc8>
 800642a:	2000      	movs	r0, #0
 800642c:	e008      	b.n	8006440 <_printf_common+0xa8>
 800642e:	2301      	movs	r3, #1
 8006430:	4652      	mov	r2, sl
 8006432:	4649      	mov	r1, r9
 8006434:	4638      	mov	r0, r7
 8006436:	47c0      	blx	r8
 8006438:	3001      	adds	r0, #1
 800643a:	d103      	bne.n	8006444 <_printf_common+0xac>
 800643c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006440:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006444:	3501      	adds	r5, #1
 8006446:	e7c6      	b.n	80063d6 <_printf_common+0x3e>
 8006448:	18e1      	adds	r1, r4, r3
 800644a:	1c5a      	adds	r2, r3, #1
 800644c:	2030      	movs	r0, #48	; 0x30
 800644e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8006452:	4422      	add	r2, r4
 8006454:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8006458:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800645c:	3302      	adds	r3, #2
 800645e:	e7c7      	b.n	80063f0 <_printf_common+0x58>
 8006460:	2301      	movs	r3, #1
 8006462:	4622      	mov	r2, r4
 8006464:	4649      	mov	r1, r9
 8006466:	4638      	mov	r0, r7
 8006468:	47c0      	blx	r8
 800646a:	3001      	adds	r0, #1
 800646c:	d0e6      	beq.n	800643c <_printf_common+0xa4>
 800646e:	3601      	adds	r6, #1
 8006470:	e7d9      	b.n	8006426 <_printf_common+0x8e>
	...

08006474 <_printf_i>:
 8006474:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006478:	7e0f      	ldrb	r7, [r1, #24]
 800647a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800647c:	2f78      	cmp	r7, #120	; 0x78
 800647e:	4691      	mov	r9, r2
 8006480:	4680      	mov	r8, r0
 8006482:	460c      	mov	r4, r1
 8006484:	469a      	mov	sl, r3
 8006486:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800648a:	d807      	bhi.n	800649c <_printf_i+0x28>
 800648c:	2f62      	cmp	r7, #98	; 0x62
 800648e:	d80a      	bhi.n	80064a6 <_printf_i+0x32>
 8006490:	2f00      	cmp	r7, #0
 8006492:	f000 80d4 	beq.w	800663e <_printf_i+0x1ca>
 8006496:	2f58      	cmp	r7, #88	; 0x58
 8006498:	f000 80c0 	beq.w	800661c <_printf_i+0x1a8>
 800649c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80064a0:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80064a4:	e03a      	b.n	800651c <_printf_i+0xa8>
 80064a6:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80064aa:	2b15      	cmp	r3, #21
 80064ac:	d8f6      	bhi.n	800649c <_printf_i+0x28>
 80064ae:	a101      	add	r1, pc, #4	; (adr r1, 80064b4 <_printf_i+0x40>)
 80064b0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80064b4:	0800650d 	.word	0x0800650d
 80064b8:	08006521 	.word	0x08006521
 80064bc:	0800649d 	.word	0x0800649d
 80064c0:	0800649d 	.word	0x0800649d
 80064c4:	0800649d 	.word	0x0800649d
 80064c8:	0800649d 	.word	0x0800649d
 80064cc:	08006521 	.word	0x08006521
 80064d0:	0800649d 	.word	0x0800649d
 80064d4:	0800649d 	.word	0x0800649d
 80064d8:	0800649d 	.word	0x0800649d
 80064dc:	0800649d 	.word	0x0800649d
 80064e0:	08006625 	.word	0x08006625
 80064e4:	0800654d 	.word	0x0800654d
 80064e8:	080065df 	.word	0x080065df
 80064ec:	0800649d 	.word	0x0800649d
 80064f0:	0800649d 	.word	0x0800649d
 80064f4:	08006647 	.word	0x08006647
 80064f8:	0800649d 	.word	0x0800649d
 80064fc:	0800654d 	.word	0x0800654d
 8006500:	0800649d 	.word	0x0800649d
 8006504:	0800649d 	.word	0x0800649d
 8006508:	080065e7 	.word	0x080065e7
 800650c:	682b      	ldr	r3, [r5, #0]
 800650e:	1d1a      	adds	r2, r3, #4
 8006510:	681b      	ldr	r3, [r3, #0]
 8006512:	602a      	str	r2, [r5, #0]
 8006514:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006518:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800651c:	2301      	movs	r3, #1
 800651e:	e09f      	b.n	8006660 <_printf_i+0x1ec>
 8006520:	6820      	ldr	r0, [r4, #0]
 8006522:	682b      	ldr	r3, [r5, #0]
 8006524:	0607      	lsls	r7, r0, #24
 8006526:	f103 0104 	add.w	r1, r3, #4
 800652a:	6029      	str	r1, [r5, #0]
 800652c:	d501      	bpl.n	8006532 <_printf_i+0xbe>
 800652e:	681e      	ldr	r6, [r3, #0]
 8006530:	e003      	b.n	800653a <_printf_i+0xc6>
 8006532:	0646      	lsls	r6, r0, #25
 8006534:	d5fb      	bpl.n	800652e <_printf_i+0xba>
 8006536:	f9b3 6000 	ldrsh.w	r6, [r3]
 800653a:	2e00      	cmp	r6, #0
 800653c:	da03      	bge.n	8006546 <_printf_i+0xd2>
 800653e:	232d      	movs	r3, #45	; 0x2d
 8006540:	4276      	negs	r6, r6
 8006542:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006546:	485a      	ldr	r0, [pc, #360]	; (80066b0 <_printf_i+0x23c>)
 8006548:	230a      	movs	r3, #10
 800654a:	e012      	b.n	8006572 <_printf_i+0xfe>
 800654c:	682b      	ldr	r3, [r5, #0]
 800654e:	6820      	ldr	r0, [r4, #0]
 8006550:	1d19      	adds	r1, r3, #4
 8006552:	6029      	str	r1, [r5, #0]
 8006554:	0605      	lsls	r5, r0, #24
 8006556:	d501      	bpl.n	800655c <_printf_i+0xe8>
 8006558:	681e      	ldr	r6, [r3, #0]
 800655a:	e002      	b.n	8006562 <_printf_i+0xee>
 800655c:	0641      	lsls	r1, r0, #25
 800655e:	d5fb      	bpl.n	8006558 <_printf_i+0xe4>
 8006560:	881e      	ldrh	r6, [r3, #0]
 8006562:	4853      	ldr	r0, [pc, #332]	; (80066b0 <_printf_i+0x23c>)
 8006564:	2f6f      	cmp	r7, #111	; 0x6f
 8006566:	bf0c      	ite	eq
 8006568:	2308      	moveq	r3, #8
 800656a:	230a      	movne	r3, #10
 800656c:	2100      	movs	r1, #0
 800656e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8006572:	6865      	ldr	r5, [r4, #4]
 8006574:	60a5      	str	r5, [r4, #8]
 8006576:	2d00      	cmp	r5, #0
 8006578:	bfa2      	ittt	ge
 800657a:	6821      	ldrge	r1, [r4, #0]
 800657c:	f021 0104 	bicge.w	r1, r1, #4
 8006580:	6021      	strge	r1, [r4, #0]
 8006582:	b90e      	cbnz	r6, 8006588 <_printf_i+0x114>
 8006584:	2d00      	cmp	r5, #0
 8006586:	d04b      	beq.n	8006620 <_printf_i+0x1ac>
 8006588:	4615      	mov	r5, r2
 800658a:	fbb6 f1f3 	udiv	r1, r6, r3
 800658e:	fb03 6711 	mls	r7, r3, r1, r6
 8006592:	5dc7      	ldrb	r7, [r0, r7]
 8006594:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8006598:	4637      	mov	r7, r6
 800659a:	42bb      	cmp	r3, r7
 800659c:	460e      	mov	r6, r1
 800659e:	d9f4      	bls.n	800658a <_printf_i+0x116>
 80065a0:	2b08      	cmp	r3, #8
 80065a2:	d10b      	bne.n	80065bc <_printf_i+0x148>
 80065a4:	6823      	ldr	r3, [r4, #0]
 80065a6:	07de      	lsls	r6, r3, #31
 80065a8:	d508      	bpl.n	80065bc <_printf_i+0x148>
 80065aa:	6923      	ldr	r3, [r4, #16]
 80065ac:	6861      	ldr	r1, [r4, #4]
 80065ae:	4299      	cmp	r1, r3
 80065b0:	bfde      	ittt	le
 80065b2:	2330      	movle	r3, #48	; 0x30
 80065b4:	f805 3c01 	strble.w	r3, [r5, #-1]
 80065b8:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 80065bc:	1b52      	subs	r2, r2, r5
 80065be:	6122      	str	r2, [r4, #16]
 80065c0:	f8cd a000 	str.w	sl, [sp]
 80065c4:	464b      	mov	r3, r9
 80065c6:	aa03      	add	r2, sp, #12
 80065c8:	4621      	mov	r1, r4
 80065ca:	4640      	mov	r0, r8
 80065cc:	f7ff fee4 	bl	8006398 <_printf_common>
 80065d0:	3001      	adds	r0, #1
 80065d2:	d14a      	bne.n	800666a <_printf_i+0x1f6>
 80065d4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80065d8:	b004      	add	sp, #16
 80065da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80065de:	6823      	ldr	r3, [r4, #0]
 80065e0:	f043 0320 	orr.w	r3, r3, #32
 80065e4:	6023      	str	r3, [r4, #0]
 80065e6:	4833      	ldr	r0, [pc, #204]	; (80066b4 <_printf_i+0x240>)
 80065e8:	2778      	movs	r7, #120	; 0x78
 80065ea:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80065ee:	6823      	ldr	r3, [r4, #0]
 80065f0:	6829      	ldr	r1, [r5, #0]
 80065f2:	061f      	lsls	r7, r3, #24
 80065f4:	f851 6b04 	ldr.w	r6, [r1], #4
 80065f8:	d402      	bmi.n	8006600 <_printf_i+0x18c>
 80065fa:	065f      	lsls	r7, r3, #25
 80065fc:	bf48      	it	mi
 80065fe:	b2b6      	uxthmi	r6, r6
 8006600:	07df      	lsls	r7, r3, #31
 8006602:	bf48      	it	mi
 8006604:	f043 0320 	orrmi.w	r3, r3, #32
 8006608:	6029      	str	r1, [r5, #0]
 800660a:	bf48      	it	mi
 800660c:	6023      	strmi	r3, [r4, #0]
 800660e:	b91e      	cbnz	r6, 8006618 <_printf_i+0x1a4>
 8006610:	6823      	ldr	r3, [r4, #0]
 8006612:	f023 0320 	bic.w	r3, r3, #32
 8006616:	6023      	str	r3, [r4, #0]
 8006618:	2310      	movs	r3, #16
 800661a:	e7a7      	b.n	800656c <_printf_i+0xf8>
 800661c:	4824      	ldr	r0, [pc, #144]	; (80066b0 <_printf_i+0x23c>)
 800661e:	e7e4      	b.n	80065ea <_printf_i+0x176>
 8006620:	4615      	mov	r5, r2
 8006622:	e7bd      	b.n	80065a0 <_printf_i+0x12c>
 8006624:	682b      	ldr	r3, [r5, #0]
 8006626:	6826      	ldr	r6, [r4, #0]
 8006628:	6961      	ldr	r1, [r4, #20]
 800662a:	1d18      	adds	r0, r3, #4
 800662c:	6028      	str	r0, [r5, #0]
 800662e:	0635      	lsls	r5, r6, #24
 8006630:	681b      	ldr	r3, [r3, #0]
 8006632:	d501      	bpl.n	8006638 <_printf_i+0x1c4>
 8006634:	6019      	str	r1, [r3, #0]
 8006636:	e002      	b.n	800663e <_printf_i+0x1ca>
 8006638:	0670      	lsls	r0, r6, #25
 800663a:	d5fb      	bpl.n	8006634 <_printf_i+0x1c0>
 800663c:	8019      	strh	r1, [r3, #0]
 800663e:	2300      	movs	r3, #0
 8006640:	6123      	str	r3, [r4, #16]
 8006642:	4615      	mov	r5, r2
 8006644:	e7bc      	b.n	80065c0 <_printf_i+0x14c>
 8006646:	682b      	ldr	r3, [r5, #0]
 8006648:	1d1a      	adds	r2, r3, #4
 800664a:	602a      	str	r2, [r5, #0]
 800664c:	681d      	ldr	r5, [r3, #0]
 800664e:	6862      	ldr	r2, [r4, #4]
 8006650:	2100      	movs	r1, #0
 8006652:	4628      	mov	r0, r5
 8006654:	f7f9 fdbc 	bl	80001d0 <memchr>
 8006658:	b108      	cbz	r0, 800665e <_printf_i+0x1ea>
 800665a:	1b40      	subs	r0, r0, r5
 800665c:	6060      	str	r0, [r4, #4]
 800665e:	6863      	ldr	r3, [r4, #4]
 8006660:	6123      	str	r3, [r4, #16]
 8006662:	2300      	movs	r3, #0
 8006664:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006668:	e7aa      	b.n	80065c0 <_printf_i+0x14c>
 800666a:	6923      	ldr	r3, [r4, #16]
 800666c:	462a      	mov	r2, r5
 800666e:	4649      	mov	r1, r9
 8006670:	4640      	mov	r0, r8
 8006672:	47d0      	blx	sl
 8006674:	3001      	adds	r0, #1
 8006676:	d0ad      	beq.n	80065d4 <_printf_i+0x160>
 8006678:	6823      	ldr	r3, [r4, #0]
 800667a:	079b      	lsls	r3, r3, #30
 800667c:	d413      	bmi.n	80066a6 <_printf_i+0x232>
 800667e:	68e0      	ldr	r0, [r4, #12]
 8006680:	9b03      	ldr	r3, [sp, #12]
 8006682:	4298      	cmp	r0, r3
 8006684:	bfb8      	it	lt
 8006686:	4618      	movlt	r0, r3
 8006688:	e7a6      	b.n	80065d8 <_printf_i+0x164>
 800668a:	2301      	movs	r3, #1
 800668c:	4632      	mov	r2, r6
 800668e:	4649      	mov	r1, r9
 8006690:	4640      	mov	r0, r8
 8006692:	47d0      	blx	sl
 8006694:	3001      	adds	r0, #1
 8006696:	d09d      	beq.n	80065d4 <_printf_i+0x160>
 8006698:	3501      	adds	r5, #1
 800669a:	68e3      	ldr	r3, [r4, #12]
 800669c:	9903      	ldr	r1, [sp, #12]
 800669e:	1a5b      	subs	r3, r3, r1
 80066a0:	42ab      	cmp	r3, r5
 80066a2:	dcf2      	bgt.n	800668a <_printf_i+0x216>
 80066a4:	e7eb      	b.n	800667e <_printf_i+0x20a>
 80066a6:	2500      	movs	r5, #0
 80066a8:	f104 0619 	add.w	r6, r4, #25
 80066ac:	e7f5      	b.n	800669a <_printf_i+0x226>
 80066ae:	bf00      	nop
 80066b0:	0800a5fe 	.word	0x0800a5fe
 80066b4:	0800a60f 	.word	0x0800a60f

080066b8 <_scanf_float>:
 80066b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80066bc:	b087      	sub	sp, #28
 80066be:	4617      	mov	r7, r2
 80066c0:	9303      	str	r3, [sp, #12]
 80066c2:	688b      	ldr	r3, [r1, #8]
 80066c4:	1e5a      	subs	r2, r3, #1
 80066c6:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 80066ca:	bf83      	ittte	hi
 80066cc:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 80066d0:	195b      	addhi	r3, r3, r5
 80066d2:	9302      	strhi	r3, [sp, #8]
 80066d4:	2300      	movls	r3, #0
 80066d6:	bf86      	itte	hi
 80066d8:	f240 135d 	movwhi	r3, #349	; 0x15d
 80066dc:	608b      	strhi	r3, [r1, #8]
 80066de:	9302      	strls	r3, [sp, #8]
 80066e0:	680b      	ldr	r3, [r1, #0]
 80066e2:	468b      	mov	fp, r1
 80066e4:	2500      	movs	r5, #0
 80066e6:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 80066ea:	f84b 3b1c 	str.w	r3, [fp], #28
 80066ee:	e9cd 5504 	strd	r5, r5, [sp, #16]
 80066f2:	4680      	mov	r8, r0
 80066f4:	460c      	mov	r4, r1
 80066f6:	465e      	mov	r6, fp
 80066f8:	46aa      	mov	sl, r5
 80066fa:	46a9      	mov	r9, r5
 80066fc:	9501      	str	r5, [sp, #4]
 80066fe:	68a2      	ldr	r2, [r4, #8]
 8006700:	b152      	cbz	r2, 8006718 <_scanf_float+0x60>
 8006702:	683b      	ldr	r3, [r7, #0]
 8006704:	781b      	ldrb	r3, [r3, #0]
 8006706:	2b4e      	cmp	r3, #78	; 0x4e
 8006708:	d864      	bhi.n	80067d4 <_scanf_float+0x11c>
 800670a:	2b40      	cmp	r3, #64	; 0x40
 800670c:	d83c      	bhi.n	8006788 <_scanf_float+0xd0>
 800670e:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 8006712:	b2c8      	uxtb	r0, r1
 8006714:	280e      	cmp	r0, #14
 8006716:	d93a      	bls.n	800678e <_scanf_float+0xd6>
 8006718:	f1b9 0f00 	cmp.w	r9, #0
 800671c:	d003      	beq.n	8006726 <_scanf_float+0x6e>
 800671e:	6823      	ldr	r3, [r4, #0]
 8006720:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006724:	6023      	str	r3, [r4, #0]
 8006726:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 800672a:	f1ba 0f01 	cmp.w	sl, #1
 800672e:	f200 8113 	bhi.w	8006958 <_scanf_float+0x2a0>
 8006732:	455e      	cmp	r6, fp
 8006734:	f200 8105 	bhi.w	8006942 <_scanf_float+0x28a>
 8006738:	2501      	movs	r5, #1
 800673a:	4628      	mov	r0, r5
 800673c:	b007      	add	sp, #28
 800673e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006742:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 8006746:	2a0d      	cmp	r2, #13
 8006748:	d8e6      	bhi.n	8006718 <_scanf_float+0x60>
 800674a:	a101      	add	r1, pc, #4	; (adr r1, 8006750 <_scanf_float+0x98>)
 800674c:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8006750:	0800688f 	.word	0x0800688f
 8006754:	08006719 	.word	0x08006719
 8006758:	08006719 	.word	0x08006719
 800675c:	08006719 	.word	0x08006719
 8006760:	080068ef 	.word	0x080068ef
 8006764:	080068c7 	.word	0x080068c7
 8006768:	08006719 	.word	0x08006719
 800676c:	08006719 	.word	0x08006719
 8006770:	0800689d 	.word	0x0800689d
 8006774:	08006719 	.word	0x08006719
 8006778:	08006719 	.word	0x08006719
 800677c:	08006719 	.word	0x08006719
 8006780:	08006719 	.word	0x08006719
 8006784:	08006855 	.word	0x08006855
 8006788:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 800678c:	e7db      	b.n	8006746 <_scanf_float+0x8e>
 800678e:	290e      	cmp	r1, #14
 8006790:	d8c2      	bhi.n	8006718 <_scanf_float+0x60>
 8006792:	a001      	add	r0, pc, #4	; (adr r0, 8006798 <_scanf_float+0xe0>)
 8006794:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8006798:	08006847 	.word	0x08006847
 800679c:	08006719 	.word	0x08006719
 80067a0:	08006847 	.word	0x08006847
 80067a4:	080068db 	.word	0x080068db
 80067a8:	08006719 	.word	0x08006719
 80067ac:	080067f5 	.word	0x080067f5
 80067b0:	08006831 	.word	0x08006831
 80067b4:	08006831 	.word	0x08006831
 80067b8:	08006831 	.word	0x08006831
 80067bc:	08006831 	.word	0x08006831
 80067c0:	08006831 	.word	0x08006831
 80067c4:	08006831 	.word	0x08006831
 80067c8:	08006831 	.word	0x08006831
 80067cc:	08006831 	.word	0x08006831
 80067d0:	08006831 	.word	0x08006831
 80067d4:	2b6e      	cmp	r3, #110	; 0x6e
 80067d6:	d809      	bhi.n	80067ec <_scanf_float+0x134>
 80067d8:	2b60      	cmp	r3, #96	; 0x60
 80067da:	d8b2      	bhi.n	8006742 <_scanf_float+0x8a>
 80067dc:	2b54      	cmp	r3, #84	; 0x54
 80067de:	d077      	beq.n	80068d0 <_scanf_float+0x218>
 80067e0:	2b59      	cmp	r3, #89	; 0x59
 80067e2:	d199      	bne.n	8006718 <_scanf_float+0x60>
 80067e4:	2d07      	cmp	r5, #7
 80067e6:	d197      	bne.n	8006718 <_scanf_float+0x60>
 80067e8:	2508      	movs	r5, #8
 80067ea:	e029      	b.n	8006840 <_scanf_float+0x188>
 80067ec:	2b74      	cmp	r3, #116	; 0x74
 80067ee:	d06f      	beq.n	80068d0 <_scanf_float+0x218>
 80067f0:	2b79      	cmp	r3, #121	; 0x79
 80067f2:	e7f6      	b.n	80067e2 <_scanf_float+0x12a>
 80067f4:	6821      	ldr	r1, [r4, #0]
 80067f6:	05c8      	lsls	r0, r1, #23
 80067f8:	d51a      	bpl.n	8006830 <_scanf_float+0x178>
 80067fa:	9b02      	ldr	r3, [sp, #8]
 80067fc:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8006800:	6021      	str	r1, [r4, #0]
 8006802:	f109 0901 	add.w	r9, r9, #1
 8006806:	b11b      	cbz	r3, 8006810 <_scanf_float+0x158>
 8006808:	3b01      	subs	r3, #1
 800680a:	3201      	adds	r2, #1
 800680c:	9302      	str	r3, [sp, #8]
 800680e:	60a2      	str	r2, [r4, #8]
 8006810:	68a3      	ldr	r3, [r4, #8]
 8006812:	3b01      	subs	r3, #1
 8006814:	60a3      	str	r3, [r4, #8]
 8006816:	6923      	ldr	r3, [r4, #16]
 8006818:	3301      	adds	r3, #1
 800681a:	6123      	str	r3, [r4, #16]
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	3b01      	subs	r3, #1
 8006820:	2b00      	cmp	r3, #0
 8006822:	607b      	str	r3, [r7, #4]
 8006824:	f340 8084 	ble.w	8006930 <_scanf_float+0x278>
 8006828:	683b      	ldr	r3, [r7, #0]
 800682a:	3301      	adds	r3, #1
 800682c:	603b      	str	r3, [r7, #0]
 800682e:	e766      	b.n	80066fe <_scanf_float+0x46>
 8006830:	eb1a 0f05 	cmn.w	sl, r5
 8006834:	f47f af70 	bne.w	8006718 <_scanf_float+0x60>
 8006838:	6822      	ldr	r2, [r4, #0]
 800683a:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 800683e:	6022      	str	r2, [r4, #0]
 8006840:	f806 3b01 	strb.w	r3, [r6], #1
 8006844:	e7e4      	b.n	8006810 <_scanf_float+0x158>
 8006846:	6822      	ldr	r2, [r4, #0]
 8006848:	0610      	lsls	r0, r2, #24
 800684a:	f57f af65 	bpl.w	8006718 <_scanf_float+0x60>
 800684e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006852:	e7f4      	b.n	800683e <_scanf_float+0x186>
 8006854:	f1ba 0f00 	cmp.w	sl, #0
 8006858:	d10e      	bne.n	8006878 <_scanf_float+0x1c0>
 800685a:	f1b9 0f00 	cmp.w	r9, #0
 800685e:	d10e      	bne.n	800687e <_scanf_float+0x1c6>
 8006860:	6822      	ldr	r2, [r4, #0]
 8006862:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8006866:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 800686a:	d108      	bne.n	800687e <_scanf_float+0x1c6>
 800686c:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8006870:	6022      	str	r2, [r4, #0]
 8006872:	f04f 0a01 	mov.w	sl, #1
 8006876:	e7e3      	b.n	8006840 <_scanf_float+0x188>
 8006878:	f1ba 0f02 	cmp.w	sl, #2
 800687c:	d055      	beq.n	800692a <_scanf_float+0x272>
 800687e:	2d01      	cmp	r5, #1
 8006880:	d002      	beq.n	8006888 <_scanf_float+0x1d0>
 8006882:	2d04      	cmp	r5, #4
 8006884:	f47f af48 	bne.w	8006718 <_scanf_float+0x60>
 8006888:	3501      	adds	r5, #1
 800688a:	b2ed      	uxtb	r5, r5
 800688c:	e7d8      	b.n	8006840 <_scanf_float+0x188>
 800688e:	f1ba 0f01 	cmp.w	sl, #1
 8006892:	f47f af41 	bne.w	8006718 <_scanf_float+0x60>
 8006896:	f04f 0a02 	mov.w	sl, #2
 800689a:	e7d1      	b.n	8006840 <_scanf_float+0x188>
 800689c:	b97d      	cbnz	r5, 80068be <_scanf_float+0x206>
 800689e:	f1b9 0f00 	cmp.w	r9, #0
 80068a2:	f47f af3c 	bne.w	800671e <_scanf_float+0x66>
 80068a6:	6822      	ldr	r2, [r4, #0]
 80068a8:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 80068ac:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 80068b0:	f47f af39 	bne.w	8006726 <_scanf_float+0x6e>
 80068b4:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 80068b8:	6022      	str	r2, [r4, #0]
 80068ba:	2501      	movs	r5, #1
 80068bc:	e7c0      	b.n	8006840 <_scanf_float+0x188>
 80068be:	2d03      	cmp	r5, #3
 80068c0:	d0e2      	beq.n	8006888 <_scanf_float+0x1d0>
 80068c2:	2d05      	cmp	r5, #5
 80068c4:	e7de      	b.n	8006884 <_scanf_float+0x1cc>
 80068c6:	2d02      	cmp	r5, #2
 80068c8:	f47f af26 	bne.w	8006718 <_scanf_float+0x60>
 80068cc:	2503      	movs	r5, #3
 80068ce:	e7b7      	b.n	8006840 <_scanf_float+0x188>
 80068d0:	2d06      	cmp	r5, #6
 80068d2:	f47f af21 	bne.w	8006718 <_scanf_float+0x60>
 80068d6:	2507      	movs	r5, #7
 80068d8:	e7b2      	b.n	8006840 <_scanf_float+0x188>
 80068da:	6822      	ldr	r2, [r4, #0]
 80068dc:	0591      	lsls	r1, r2, #22
 80068de:	f57f af1b 	bpl.w	8006718 <_scanf_float+0x60>
 80068e2:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 80068e6:	6022      	str	r2, [r4, #0]
 80068e8:	f8cd 9004 	str.w	r9, [sp, #4]
 80068ec:	e7a8      	b.n	8006840 <_scanf_float+0x188>
 80068ee:	6822      	ldr	r2, [r4, #0]
 80068f0:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 80068f4:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 80068f8:	d006      	beq.n	8006908 <_scanf_float+0x250>
 80068fa:	0550      	lsls	r0, r2, #21
 80068fc:	f57f af0c 	bpl.w	8006718 <_scanf_float+0x60>
 8006900:	f1b9 0f00 	cmp.w	r9, #0
 8006904:	f43f af0f 	beq.w	8006726 <_scanf_float+0x6e>
 8006908:	0591      	lsls	r1, r2, #22
 800690a:	bf58      	it	pl
 800690c:	9901      	ldrpl	r1, [sp, #4]
 800690e:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8006912:	bf58      	it	pl
 8006914:	eba9 0101 	subpl.w	r1, r9, r1
 8006918:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 800691c:	bf58      	it	pl
 800691e:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8006922:	6022      	str	r2, [r4, #0]
 8006924:	f04f 0900 	mov.w	r9, #0
 8006928:	e78a      	b.n	8006840 <_scanf_float+0x188>
 800692a:	f04f 0a03 	mov.w	sl, #3
 800692e:	e787      	b.n	8006840 <_scanf_float+0x188>
 8006930:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8006934:	4639      	mov	r1, r7
 8006936:	4640      	mov	r0, r8
 8006938:	4798      	blx	r3
 800693a:	2800      	cmp	r0, #0
 800693c:	f43f aedf 	beq.w	80066fe <_scanf_float+0x46>
 8006940:	e6ea      	b.n	8006718 <_scanf_float+0x60>
 8006942:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006946:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800694a:	463a      	mov	r2, r7
 800694c:	4640      	mov	r0, r8
 800694e:	4798      	blx	r3
 8006950:	6923      	ldr	r3, [r4, #16]
 8006952:	3b01      	subs	r3, #1
 8006954:	6123      	str	r3, [r4, #16]
 8006956:	e6ec      	b.n	8006732 <_scanf_float+0x7a>
 8006958:	1e6b      	subs	r3, r5, #1
 800695a:	2b06      	cmp	r3, #6
 800695c:	d825      	bhi.n	80069aa <_scanf_float+0x2f2>
 800695e:	2d02      	cmp	r5, #2
 8006960:	d836      	bhi.n	80069d0 <_scanf_float+0x318>
 8006962:	455e      	cmp	r6, fp
 8006964:	f67f aee8 	bls.w	8006738 <_scanf_float+0x80>
 8006968:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800696c:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8006970:	463a      	mov	r2, r7
 8006972:	4640      	mov	r0, r8
 8006974:	4798      	blx	r3
 8006976:	6923      	ldr	r3, [r4, #16]
 8006978:	3b01      	subs	r3, #1
 800697a:	6123      	str	r3, [r4, #16]
 800697c:	e7f1      	b.n	8006962 <_scanf_float+0x2aa>
 800697e:	9802      	ldr	r0, [sp, #8]
 8006980:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006984:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 8006988:	9002      	str	r0, [sp, #8]
 800698a:	463a      	mov	r2, r7
 800698c:	4640      	mov	r0, r8
 800698e:	4798      	blx	r3
 8006990:	6923      	ldr	r3, [r4, #16]
 8006992:	3b01      	subs	r3, #1
 8006994:	6123      	str	r3, [r4, #16]
 8006996:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 800699a:	fa5f fa8a 	uxtb.w	sl, sl
 800699e:	f1ba 0f02 	cmp.w	sl, #2
 80069a2:	d1ec      	bne.n	800697e <_scanf_float+0x2c6>
 80069a4:	3d03      	subs	r5, #3
 80069a6:	b2ed      	uxtb	r5, r5
 80069a8:	1b76      	subs	r6, r6, r5
 80069aa:	6823      	ldr	r3, [r4, #0]
 80069ac:	05da      	lsls	r2, r3, #23
 80069ae:	d52f      	bpl.n	8006a10 <_scanf_float+0x358>
 80069b0:	055b      	lsls	r3, r3, #21
 80069b2:	d510      	bpl.n	80069d6 <_scanf_float+0x31e>
 80069b4:	455e      	cmp	r6, fp
 80069b6:	f67f aebf 	bls.w	8006738 <_scanf_float+0x80>
 80069ba:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80069be:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80069c2:	463a      	mov	r2, r7
 80069c4:	4640      	mov	r0, r8
 80069c6:	4798      	blx	r3
 80069c8:	6923      	ldr	r3, [r4, #16]
 80069ca:	3b01      	subs	r3, #1
 80069cc:	6123      	str	r3, [r4, #16]
 80069ce:	e7f1      	b.n	80069b4 <_scanf_float+0x2fc>
 80069d0:	46aa      	mov	sl, r5
 80069d2:	9602      	str	r6, [sp, #8]
 80069d4:	e7df      	b.n	8006996 <_scanf_float+0x2de>
 80069d6:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 80069da:	6923      	ldr	r3, [r4, #16]
 80069dc:	2965      	cmp	r1, #101	; 0x65
 80069de:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
 80069e2:	f106 35ff 	add.w	r5, r6, #4294967295	; 0xffffffff
 80069e6:	6123      	str	r3, [r4, #16]
 80069e8:	d00c      	beq.n	8006a04 <_scanf_float+0x34c>
 80069ea:	2945      	cmp	r1, #69	; 0x45
 80069ec:	d00a      	beq.n	8006a04 <_scanf_float+0x34c>
 80069ee:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80069f2:	463a      	mov	r2, r7
 80069f4:	4640      	mov	r0, r8
 80069f6:	4798      	blx	r3
 80069f8:	6923      	ldr	r3, [r4, #16]
 80069fa:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 80069fe:	3b01      	subs	r3, #1
 8006a00:	1eb5      	subs	r5, r6, #2
 8006a02:	6123      	str	r3, [r4, #16]
 8006a04:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006a08:	463a      	mov	r2, r7
 8006a0a:	4640      	mov	r0, r8
 8006a0c:	4798      	blx	r3
 8006a0e:	462e      	mov	r6, r5
 8006a10:	6825      	ldr	r5, [r4, #0]
 8006a12:	f015 0510 	ands.w	r5, r5, #16
 8006a16:	d158      	bne.n	8006aca <_scanf_float+0x412>
 8006a18:	7035      	strb	r5, [r6, #0]
 8006a1a:	6823      	ldr	r3, [r4, #0]
 8006a1c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8006a20:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006a24:	d11c      	bne.n	8006a60 <_scanf_float+0x3a8>
 8006a26:	9b01      	ldr	r3, [sp, #4]
 8006a28:	454b      	cmp	r3, r9
 8006a2a:	eba3 0209 	sub.w	r2, r3, r9
 8006a2e:	d124      	bne.n	8006a7a <_scanf_float+0x3c2>
 8006a30:	2200      	movs	r2, #0
 8006a32:	4659      	mov	r1, fp
 8006a34:	4640      	mov	r0, r8
 8006a36:	f002 fc1b 	bl	8009270 <_strtod_r>
 8006a3a:	9b03      	ldr	r3, [sp, #12]
 8006a3c:	6821      	ldr	r1, [r4, #0]
 8006a3e:	681b      	ldr	r3, [r3, #0]
 8006a40:	f011 0f02 	tst.w	r1, #2
 8006a44:	ec57 6b10 	vmov	r6, r7, d0
 8006a48:	f103 0204 	add.w	r2, r3, #4
 8006a4c:	d020      	beq.n	8006a90 <_scanf_float+0x3d8>
 8006a4e:	9903      	ldr	r1, [sp, #12]
 8006a50:	600a      	str	r2, [r1, #0]
 8006a52:	681b      	ldr	r3, [r3, #0]
 8006a54:	e9c3 6700 	strd	r6, r7, [r3]
 8006a58:	68e3      	ldr	r3, [r4, #12]
 8006a5a:	3301      	adds	r3, #1
 8006a5c:	60e3      	str	r3, [r4, #12]
 8006a5e:	e66c      	b.n	800673a <_scanf_float+0x82>
 8006a60:	9b04      	ldr	r3, [sp, #16]
 8006a62:	2b00      	cmp	r3, #0
 8006a64:	d0e4      	beq.n	8006a30 <_scanf_float+0x378>
 8006a66:	9905      	ldr	r1, [sp, #20]
 8006a68:	230a      	movs	r3, #10
 8006a6a:	462a      	mov	r2, r5
 8006a6c:	3101      	adds	r1, #1
 8006a6e:	4640      	mov	r0, r8
 8006a70:	f002 fc86 	bl	8009380 <_strtol_r>
 8006a74:	9b04      	ldr	r3, [sp, #16]
 8006a76:	9e05      	ldr	r6, [sp, #20]
 8006a78:	1ac2      	subs	r2, r0, r3
 8006a7a:	f204 136f 	addw	r3, r4, #367	; 0x16f
 8006a7e:	429e      	cmp	r6, r3
 8006a80:	bf28      	it	cs
 8006a82:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 8006a86:	4912      	ldr	r1, [pc, #72]	; (8006ad0 <_scanf_float+0x418>)
 8006a88:	4630      	mov	r0, r6
 8006a8a:	f000 f8d5 	bl	8006c38 <siprintf>
 8006a8e:	e7cf      	b.n	8006a30 <_scanf_float+0x378>
 8006a90:	f011 0f04 	tst.w	r1, #4
 8006a94:	9903      	ldr	r1, [sp, #12]
 8006a96:	600a      	str	r2, [r1, #0]
 8006a98:	d1db      	bne.n	8006a52 <_scanf_float+0x39a>
 8006a9a:	f8d3 8000 	ldr.w	r8, [r3]
 8006a9e:	ee10 2a10 	vmov	r2, s0
 8006aa2:	ee10 0a10 	vmov	r0, s0
 8006aa6:	463b      	mov	r3, r7
 8006aa8:	4639      	mov	r1, r7
 8006aaa:	f7fa f83f 	bl	8000b2c <__aeabi_dcmpun>
 8006aae:	b128      	cbz	r0, 8006abc <_scanf_float+0x404>
 8006ab0:	4808      	ldr	r0, [pc, #32]	; (8006ad4 <_scanf_float+0x41c>)
 8006ab2:	f000 f9a3 	bl	8006dfc <nanf>
 8006ab6:	ed88 0a00 	vstr	s0, [r8]
 8006aba:	e7cd      	b.n	8006a58 <_scanf_float+0x3a0>
 8006abc:	4630      	mov	r0, r6
 8006abe:	4639      	mov	r1, r7
 8006ac0:	f7fa f892 	bl	8000be8 <__aeabi_d2f>
 8006ac4:	f8c8 0000 	str.w	r0, [r8]
 8006ac8:	e7c6      	b.n	8006a58 <_scanf_float+0x3a0>
 8006aca:	2500      	movs	r5, #0
 8006acc:	e635      	b.n	800673a <_scanf_float+0x82>
 8006ace:	bf00      	nop
 8006ad0:	0800a620 	.word	0x0800a620
 8006ad4:	0800a9b5 	.word	0x0800a9b5

08006ad8 <std>:
 8006ad8:	2300      	movs	r3, #0
 8006ada:	b510      	push	{r4, lr}
 8006adc:	4604      	mov	r4, r0
 8006ade:	e9c0 3300 	strd	r3, r3, [r0]
 8006ae2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006ae6:	6083      	str	r3, [r0, #8]
 8006ae8:	8181      	strh	r1, [r0, #12]
 8006aea:	6643      	str	r3, [r0, #100]	; 0x64
 8006aec:	81c2      	strh	r2, [r0, #14]
 8006aee:	6183      	str	r3, [r0, #24]
 8006af0:	4619      	mov	r1, r3
 8006af2:	2208      	movs	r2, #8
 8006af4:	305c      	adds	r0, #92	; 0x5c
 8006af6:	f000 f902 	bl	8006cfe <memset>
 8006afa:	4b05      	ldr	r3, [pc, #20]	; (8006b10 <std+0x38>)
 8006afc:	6263      	str	r3, [r4, #36]	; 0x24
 8006afe:	4b05      	ldr	r3, [pc, #20]	; (8006b14 <std+0x3c>)
 8006b00:	62a3      	str	r3, [r4, #40]	; 0x28
 8006b02:	4b05      	ldr	r3, [pc, #20]	; (8006b18 <std+0x40>)
 8006b04:	62e3      	str	r3, [r4, #44]	; 0x2c
 8006b06:	4b05      	ldr	r3, [pc, #20]	; (8006b1c <std+0x44>)
 8006b08:	6224      	str	r4, [r4, #32]
 8006b0a:	6323      	str	r3, [r4, #48]	; 0x30
 8006b0c:	bd10      	pop	{r4, pc}
 8006b0e:	bf00      	nop
 8006b10:	08006c79 	.word	0x08006c79
 8006b14:	08006c9b 	.word	0x08006c9b
 8006b18:	08006cd3 	.word	0x08006cd3
 8006b1c:	08006cf7 	.word	0x08006cf7

08006b20 <stdio_exit_handler>:
 8006b20:	4a02      	ldr	r2, [pc, #8]	; (8006b2c <stdio_exit_handler+0xc>)
 8006b22:	4903      	ldr	r1, [pc, #12]	; (8006b30 <stdio_exit_handler+0x10>)
 8006b24:	4803      	ldr	r0, [pc, #12]	; (8006b34 <stdio_exit_handler+0x14>)
 8006b26:	f000 b869 	b.w	8006bfc <_fwalk_sglue>
 8006b2a:	bf00      	nop
 8006b2c:	2000000c 	.word	0x2000000c
 8006b30:	08009741 	.word	0x08009741
 8006b34:	20000018 	.word	0x20000018

08006b38 <cleanup_stdio>:
 8006b38:	6841      	ldr	r1, [r0, #4]
 8006b3a:	4b0c      	ldr	r3, [pc, #48]	; (8006b6c <cleanup_stdio+0x34>)
 8006b3c:	4299      	cmp	r1, r3
 8006b3e:	b510      	push	{r4, lr}
 8006b40:	4604      	mov	r4, r0
 8006b42:	d001      	beq.n	8006b48 <cleanup_stdio+0x10>
 8006b44:	f002 fdfc 	bl	8009740 <_fflush_r>
 8006b48:	68a1      	ldr	r1, [r4, #8]
 8006b4a:	4b09      	ldr	r3, [pc, #36]	; (8006b70 <cleanup_stdio+0x38>)
 8006b4c:	4299      	cmp	r1, r3
 8006b4e:	d002      	beq.n	8006b56 <cleanup_stdio+0x1e>
 8006b50:	4620      	mov	r0, r4
 8006b52:	f002 fdf5 	bl	8009740 <_fflush_r>
 8006b56:	68e1      	ldr	r1, [r4, #12]
 8006b58:	4b06      	ldr	r3, [pc, #24]	; (8006b74 <cleanup_stdio+0x3c>)
 8006b5a:	4299      	cmp	r1, r3
 8006b5c:	d004      	beq.n	8006b68 <cleanup_stdio+0x30>
 8006b5e:	4620      	mov	r0, r4
 8006b60:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006b64:	f002 bdec 	b.w	8009740 <_fflush_r>
 8006b68:	bd10      	pop	{r4, pc}
 8006b6a:	bf00      	nop
 8006b6c:	2000056c 	.word	0x2000056c
 8006b70:	200005d4 	.word	0x200005d4
 8006b74:	2000063c 	.word	0x2000063c

08006b78 <global_stdio_init.part.0>:
 8006b78:	b510      	push	{r4, lr}
 8006b7a:	4b0b      	ldr	r3, [pc, #44]	; (8006ba8 <global_stdio_init.part.0+0x30>)
 8006b7c:	4c0b      	ldr	r4, [pc, #44]	; (8006bac <global_stdio_init.part.0+0x34>)
 8006b7e:	4a0c      	ldr	r2, [pc, #48]	; (8006bb0 <global_stdio_init.part.0+0x38>)
 8006b80:	601a      	str	r2, [r3, #0]
 8006b82:	4620      	mov	r0, r4
 8006b84:	2200      	movs	r2, #0
 8006b86:	2104      	movs	r1, #4
 8006b88:	f7ff ffa6 	bl	8006ad8 <std>
 8006b8c:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8006b90:	2201      	movs	r2, #1
 8006b92:	2109      	movs	r1, #9
 8006b94:	f7ff ffa0 	bl	8006ad8 <std>
 8006b98:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8006b9c:	2202      	movs	r2, #2
 8006b9e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006ba2:	2112      	movs	r1, #18
 8006ba4:	f7ff bf98 	b.w	8006ad8 <std>
 8006ba8:	200006a4 	.word	0x200006a4
 8006bac:	2000056c 	.word	0x2000056c
 8006bb0:	08006b21 	.word	0x08006b21

08006bb4 <__sfp_lock_acquire>:
 8006bb4:	4801      	ldr	r0, [pc, #4]	; (8006bbc <__sfp_lock_acquire+0x8>)
 8006bb6:	f000 b91f 	b.w	8006df8 <__retarget_lock_acquire_recursive>
 8006bba:	bf00      	nop
 8006bbc:	200006ad 	.word	0x200006ad

08006bc0 <__sfp_lock_release>:
 8006bc0:	4801      	ldr	r0, [pc, #4]	; (8006bc8 <__sfp_lock_release+0x8>)
 8006bc2:	f000 b91a 	b.w	8006dfa <__retarget_lock_release_recursive>
 8006bc6:	bf00      	nop
 8006bc8:	200006ad 	.word	0x200006ad

08006bcc <__sinit>:
 8006bcc:	b510      	push	{r4, lr}
 8006bce:	4604      	mov	r4, r0
 8006bd0:	f7ff fff0 	bl	8006bb4 <__sfp_lock_acquire>
 8006bd4:	6a23      	ldr	r3, [r4, #32]
 8006bd6:	b11b      	cbz	r3, 8006be0 <__sinit+0x14>
 8006bd8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006bdc:	f7ff bff0 	b.w	8006bc0 <__sfp_lock_release>
 8006be0:	4b04      	ldr	r3, [pc, #16]	; (8006bf4 <__sinit+0x28>)
 8006be2:	6223      	str	r3, [r4, #32]
 8006be4:	4b04      	ldr	r3, [pc, #16]	; (8006bf8 <__sinit+0x2c>)
 8006be6:	681b      	ldr	r3, [r3, #0]
 8006be8:	2b00      	cmp	r3, #0
 8006bea:	d1f5      	bne.n	8006bd8 <__sinit+0xc>
 8006bec:	f7ff ffc4 	bl	8006b78 <global_stdio_init.part.0>
 8006bf0:	e7f2      	b.n	8006bd8 <__sinit+0xc>
 8006bf2:	bf00      	nop
 8006bf4:	08006b39 	.word	0x08006b39
 8006bf8:	200006a4 	.word	0x200006a4

08006bfc <_fwalk_sglue>:
 8006bfc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006c00:	4607      	mov	r7, r0
 8006c02:	4688      	mov	r8, r1
 8006c04:	4614      	mov	r4, r2
 8006c06:	2600      	movs	r6, #0
 8006c08:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006c0c:	f1b9 0901 	subs.w	r9, r9, #1
 8006c10:	d505      	bpl.n	8006c1e <_fwalk_sglue+0x22>
 8006c12:	6824      	ldr	r4, [r4, #0]
 8006c14:	2c00      	cmp	r4, #0
 8006c16:	d1f7      	bne.n	8006c08 <_fwalk_sglue+0xc>
 8006c18:	4630      	mov	r0, r6
 8006c1a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006c1e:	89ab      	ldrh	r3, [r5, #12]
 8006c20:	2b01      	cmp	r3, #1
 8006c22:	d907      	bls.n	8006c34 <_fwalk_sglue+0x38>
 8006c24:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006c28:	3301      	adds	r3, #1
 8006c2a:	d003      	beq.n	8006c34 <_fwalk_sglue+0x38>
 8006c2c:	4629      	mov	r1, r5
 8006c2e:	4638      	mov	r0, r7
 8006c30:	47c0      	blx	r8
 8006c32:	4306      	orrs	r6, r0
 8006c34:	3568      	adds	r5, #104	; 0x68
 8006c36:	e7e9      	b.n	8006c0c <_fwalk_sglue+0x10>

08006c38 <siprintf>:
 8006c38:	b40e      	push	{r1, r2, r3}
 8006c3a:	b500      	push	{lr}
 8006c3c:	b09c      	sub	sp, #112	; 0x70
 8006c3e:	ab1d      	add	r3, sp, #116	; 0x74
 8006c40:	9002      	str	r0, [sp, #8]
 8006c42:	9006      	str	r0, [sp, #24]
 8006c44:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8006c48:	4809      	ldr	r0, [pc, #36]	; (8006c70 <siprintf+0x38>)
 8006c4a:	9107      	str	r1, [sp, #28]
 8006c4c:	9104      	str	r1, [sp, #16]
 8006c4e:	4909      	ldr	r1, [pc, #36]	; (8006c74 <siprintf+0x3c>)
 8006c50:	f853 2b04 	ldr.w	r2, [r3], #4
 8006c54:	9105      	str	r1, [sp, #20]
 8006c56:	6800      	ldr	r0, [r0, #0]
 8006c58:	9301      	str	r3, [sp, #4]
 8006c5a:	a902      	add	r1, sp, #8
 8006c5c:	f002 fbec 	bl	8009438 <_svfiprintf_r>
 8006c60:	9b02      	ldr	r3, [sp, #8]
 8006c62:	2200      	movs	r2, #0
 8006c64:	701a      	strb	r2, [r3, #0]
 8006c66:	b01c      	add	sp, #112	; 0x70
 8006c68:	f85d eb04 	ldr.w	lr, [sp], #4
 8006c6c:	b003      	add	sp, #12
 8006c6e:	4770      	bx	lr
 8006c70:	20000064 	.word	0x20000064
 8006c74:	ffff0208 	.word	0xffff0208

08006c78 <__sread>:
 8006c78:	b510      	push	{r4, lr}
 8006c7a:	460c      	mov	r4, r1
 8006c7c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006c80:	f000 f86c 	bl	8006d5c <_read_r>
 8006c84:	2800      	cmp	r0, #0
 8006c86:	bfab      	itete	ge
 8006c88:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8006c8a:	89a3      	ldrhlt	r3, [r4, #12]
 8006c8c:	181b      	addge	r3, r3, r0
 8006c8e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8006c92:	bfac      	ite	ge
 8006c94:	6563      	strge	r3, [r4, #84]	; 0x54
 8006c96:	81a3      	strhlt	r3, [r4, #12]
 8006c98:	bd10      	pop	{r4, pc}

08006c9a <__swrite>:
 8006c9a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006c9e:	461f      	mov	r7, r3
 8006ca0:	898b      	ldrh	r3, [r1, #12]
 8006ca2:	05db      	lsls	r3, r3, #23
 8006ca4:	4605      	mov	r5, r0
 8006ca6:	460c      	mov	r4, r1
 8006ca8:	4616      	mov	r6, r2
 8006caa:	d505      	bpl.n	8006cb8 <__swrite+0x1e>
 8006cac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006cb0:	2302      	movs	r3, #2
 8006cb2:	2200      	movs	r2, #0
 8006cb4:	f000 f840 	bl	8006d38 <_lseek_r>
 8006cb8:	89a3      	ldrh	r3, [r4, #12]
 8006cba:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006cbe:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006cc2:	81a3      	strh	r3, [r4, #12]
 8006cc4:	4632      	mov	r2, r6
 8006cc6:	463b      	mov	r3, r7
 8006cc8:	4628      	mov	r0, r5
 8006cca:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006cce:	f000 b857 	b.w	8006d80 <_write_r>

08006cd2 <__sseek>:
 8006cd2:	b510      	push	{r4, lr}
 8006cd4:	460c      	mov	r4, r1
 8006cd6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006cda:	f000 f82d 	bl	8006d38 <_lseek_r>
 8006cde:	1c43      	adds	r3, r0, #1
 8006ce0:	89a3      	ldrh	r3, [r4, #12]
 8006ce2:	bf15      	itete	ne
 8006ce4:	6560      	strne	r0, [r4, #84]	; 0x54
 8006ce6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8006cea:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8006cee:	81a3      	strheq	r3, [r4, #12]
 8006cf0:	bf18      	it	ne
 8006cf2:	81a3      	strhne	r3, [r4, #12]
 8006cf4:	bd10      	pop	{r4, pc}

08006cf6 <__sclose>:
 8006cf6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006cfa:	f000 b80d 	b.w	8006d18 <_close_r>

08006cfe <memset>:
 8006cfe:	4402      	add	r2, r0
 8006d00:	4603      	mov	r3, r0
 8006d02:	4293      	cmp	r3, r2
 8006d04:	d100      	bne.n	8006d08 <memset+0xa>
 8006d06:	4770      	bx	lr
 8006d08:	f803 1b01 	strb.w	r1, [r3], #1
 8006d0c:	e7f9      	b.n	8006d02 <memset+0x4>
	...

08006d10 <_localeconv_r>:
 8006d10:	4800      	ldr	r0, [pc, #0]	; (8006d14 <_localeconv_r+0x4>)
 8006d12:	4770      	bx	lr
 8006d14:	20000158 	.word	0x20000158

08006d18 <_close_r>:
 8006d18:	b538      	push	{r3, r4, r5, lr}
 8006d1a:	4d06      	ldr	r5, [pc, #24]	; (8006d34 <_close_r+0x1c>)
 8006d1c:	2300      	movs	r3, #0
 8006d1e:	4604      	mov	r4, r0
 8006d20:	4608      	mov	r0, r1
 8006d22:	602b      	str	r3, [r5, #0]
 8006d24:	f7fb f8c7 	bl	8001eb6 <_close>
 8006d28:	1c43      	adds	r3, r0, #1
 8006d2a:	d102      	bne.n	8006d32 <_close_r+0x1a>
 8006d2c:	682b      	ldr	r3, [r5, #0]
 8006d2e:	b103      	cbz	r3, 8006d32 <_close_r+0x1a>
 8006d30:	6023      	str	r3, [r4, #0]
 8006d32:	bd38      	pop	{r3, r4, r5, pc}
 8006d34:	200006a8 	.word	0x200006a8

08006d38 <_lseek_r>:
 8006d38:	b538      	push	{r3, r4, r5, lr}
 8006d3a:	4d07      	ldr	r5, [pc, #28]	; (8006d58 <_lseek_r+0x20>)
 8006d3c:	4604      	mov	r4, r0
 8006d3e:	4608      	mov	r0, r1
 8006d40:	4611      	mov	r1, r2
 8006d42:	2200      	movs	r2, #0
 8006d44:	602a      	str	r2, [r5, #0]
 8006d46:	461a      	mov	r2, r3
 8006d48:	f7fb f8dc 	bl	8001f04 <_lseek>
 8006d4c:	1c43      	adds	r3, r0, #1
 8006d4e:	d102      	bne.n	8006d56 <_lseek_r+0x1e>
 8006d50:	682b      	ldr	r3, [r5, #0]
 8006d52:	b103      	cbz	r3, 8006d56 <_lseek_r+0x1e>
 8006d54:	6023      	str	r3, [r4, #0]
 8006d56:	bd38      	pop	{r3, r4, r5, pc}
 8006d58:	200006a8 	.word	0x200006a8

08006d5c <_read_r>:
 8006d5c:	b538      	push	{r3, r4, r5, lr}
 8006d5e:	4d07      	ldr	r5, [pc, #28]	; (8006d7c <_read_r+0x20>)
 8006d60:	4604      	mov	r4, r0
 8006d62:	4608      	mov	r0, r1
 8006d64:	4611      	mov	r1, r2
 8006d66:	2200      	movs	r2, #0
 8006d68:	602a      	str	r2, [r5, #0]
 8006d6a:	461a      	mov	r2, r3
 8006d6c:	f7fb f86a 	bl	8001e44 <_read>
 8006d70:	1c43      	adds	r3, r0, #1
 8006d72:	d102      	bne.n	8006d7a <_read_r+0x1e>
 8006d74:	682b      	ldr	r3, [r5, #0]
 8006d76:	b103      	cbz	r3, 8006d7a <_read_r+0x1e>
 8006d78:	6023      	str	r3, [r4, #0]
 8006d7a:	bd38      	pop	{r3, r4, r5, pc}
 8006d7c:	200006a8 	.word	0x200006a8

08006d80 <_write_r>:
 8006d80:	b538      	push	{r3, r4, r5, lr}
 8006d82:	4d07      	ldr	r5, [pc, #28]	; (8006da0 <_write_r+0x20>)
 8006d84:	4604      	mov	r4, r0
 8006d86:	4608      	mov	r0, r1
 8006d88:	4611      	mov	r1, r2
 8006d8a:	2200      	movs	r2, #0
 8006d8c:	602a      	str	r2, [r5, #0]
 8006d8e:	461a      	mov	r2, r3
 8006d90:	f7fb f875 	bl	8001e7e <_write>
 8006d94:	1c43      	adds	r3, r0, #1
 8006d96:	d102      	bne.n	8006d9e <_write_r+0x1e>
 8006d98:	682b      	ldr	r3, [r5, #0]
 8006d9a:	b103      	cbz	r3, 8006d9e <_write_r+0x1e>
 8006d9c:	6023      	str	r3, [r4, #0]
 8006d9e:	bd38      	pop	{r3, r4, r5, pc}
 8006da0:	200006a8 	.word	0x200006a8

08006da4 <__errno>:
 8006da4:	4b01      	ldr	r3, [pc, #4]	; (8006dac <__errno+0x8>)
 8006da6:	6818      	ldr	r0, [r3, #0]
 8006da8:	4770      	bx	lr
 8006daa:	bf00      	nop
 8006dac:	20000064 	.word	0x20000064

08006db0 <__libc_init_array>:
 8006db0:	b570      	push	{r4, r5, r6, lr}
 8006db2:	4d0d      	ldr	r5, [pc, #52]	; (8006de8 <__libc_init_array+0x38>)
 8006db4:	4c0d      	ldr	r4, [pc, #52]	; (8006dec <__libc_init_array+0x3c>)
 8006db6:	1b64      	subs	r4, r4, r5
 8006db8:	10a4      	asrs	r4, r4, #2
 8006dba:	2600      	movs	r6, #0
 8006dbc:	42a6      	cmp	r6, r4
 8006dbe:	d109      	bne.n	8006dd4 <__libc_init_array+0x24>
 8006dc0:	4d0b      	ldr	r5, [pc, #44]	; (8006df0 <__libc_init_array+0x40>)
 8006dc2:	4c0c      	ldr	r4, [pc, #48]	; (8006df4 <__libc_init_array+0x44>)
 8006dc4:	f003 fbd4 	bl	800a570 <_init>
 8006dc8:	1b64      	subs	r4, r4, r5
 8006dca:	10a4      	asrs	r4, r4, #2
 8006dcc:	2600      	movs	r6, #0
 8006dce:	42a6      	cmp	r6, r4
 8006dd0:	d105      	bne.n	8006dde <__libc_init_array+0x2e>
 8006dd2:	bd70      	pop	{r4, r5, r6, pc}
 8006dd4:	f855 3b04 	ldr.w	r3, [r5], #4
 8006dd8:	4798      	blx	r3
 8006dda:	3601      	adds	r6, #1
 8006ddc:	e7ee      	b.n	8006dbc <__libc_init_array+0xc>
 8006dde:	f855 3b04 	ldr.w	r3, [r5], #4
 8006de2:	4798      	blx	r3
 8006de4:	3601      	adds	r6, #1
 8006de6:	e7f2      	b.n	8006dce <__libc_init_array+0x1e>
 8006de8:	0800aa20 	.word	0x0800aa20
 8006dec:	0800aa20 	.word	0x0800aa20
 8006df0:	0800aa20 	.word	0x0800aa20
 8006df4:	0800aa24 	.word	0x0800aa24

08006df8 <__retarget_lock_acquire_recursive>:
 8006df8:	4770      	bx	lr

08006dfa <__retarget_lock_release_recursive>:
 8006dfa:	4770      	bx	lr

08006dfc <nanf>:
 8006dfc:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8006e04 <nanf+0x8>
 8006e00:	4770      	bx	lr
 8006e02:	bf00      	nop
 8006e04:	7fc00000 	.word	0x7fc00000

08006e08 <quorem>:
 8006e08:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006e0c:	6903      	ldr	r3, [r0, #16]
 8006e0e:	690c      	ldr	r4, [r1, #16]
 8006e10:	42a3      	cmp	r3, r4
 8006e12:	4607      	mov	r7, r0
 8006e14:	db7e      	blt.n	8006f14 <quorem+0x10c>
 8006e16:	3c01      	subs	r4, #1
 8006e18:	f101 0814 	add.w	r8, r1, #20
 8006e1c:	f100 0514 	add.w	r5, r0, #20
 8006e20:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006e24:	9301      	str	r3, [sp, #4]
 8006e26:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8006e2a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006e2e:	3301      	adds	r3, #1
 8006e30:	429a      	cmp	r2, r3
 8006e32:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8006e36:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8006e3a:	fbb2 f6f3 	udiv	r6, r2, r3
 8006e3e:	d331      	bcc.n	8006ea4 <quorem+0x9c>
 8006e40:	f04f 0e00 	mov.w	lr, #0
 8006e44:	4640      	mov	r0, r8
 8006e46:	46ac      	mov	ip, r5
 8006e48:	46f2      	mov	sl, lr
 8006e4a:	f850 2b04 	ldr.w	r2, [r0], #4
 8006e4e:	b293      	uxth	r3, r2
 8006e50:	fb06 e303 	mla	r3, r6, r3, lr
 8006e54:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8006e58:	0c1a      	lsrs	r2, r3, #16
 8006e5a:	b29b      	uxth	r3, r3
 8006e5c:	ebaa 0303 	sub.w	r3, sl, r3
 8006e60:	f8dc a000 	ldr.w	sl, [ip]
 8006e64:	fa13 f38a 	uxtah	r3, r3, sl
 8006e68:	fb06 220e 	mla	r2, r6, lr, r2
 8006e6c:	9300      	str	r3, [sp, #0]
 8006e6e:	9b00      	ldr	r3, [sp, #0]
 8006e70:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8006e74:	b292      	uxth	r2, r2
 8006e76:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8006e7a:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006e7e:	f8bd 3000 	ldrh.w	r3, [sp]
 8006e82:	4581      	cmp	r9, r0
 8006e84:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006e88:	f84c 3b04 	str.w	r3, [ip], #4
 8006e8c:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8006e90:	d2db      	bcs.n	8006e4a <quorem+0x42>
 8006e92:	f855 300b 	ldr.w	r3, [r5, fp]
 8006e96:	b92b      	cbnz	r3, 8006ea4 <quorem+0x9c>
 8006e98:	9b01      	ldr	r3, [sp, #4]
 8006e9a:	3b04      	subs	r3, #4
 8006e9c:	429d      	cmp	r5, r3
 8006e9e:	461a      	mov	r2, r3
 8006ea0:	d32c      	bcc.n	8006efc <quorem+0xf4>
 8006ea2:	613c      	str	r4, [r7, #16]
 8006ea4:	4638      	mov	r0, r7
 8006ea6:	f001 f9ef 	bl	8008288 <__mcmp>
 8006eaa:	2800      	cmp	r0, #0
 8006eac:	db22      	blt.n	8006ef4 <quorem+0xec>
 8006eae:	3601      	adds	r6, #1
 8006eb0:	4629      	mov	r1, r5
 8006eb2:	2000      	movs	r0, #0
 8006eb4:	f858 2b04 	ldr.w	r2, [r8], #4
 8006eb8:	f8d1 c000 	ldr.w	ip, [r1]
 8006ebc:	b293      	uxth	r3, r2
 8006ebe:	1ac3      	subs	r3, r0, r3
 8006ec0:	0c12      	lsrs	r2, r2, #16
 8006ec2:	fa13 f38c 	uxtah	r3, r3, ip
 8006ec6:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 8006eca:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006ece:	b29b      	uxth	r3, r3
 8006ed0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006ed4:	45c1      	cmp	r9, r8
 8006ed6:	f841 3b04 	str.w	r3, [r1], #4
 8006eda:	ea4f 4022 	mov.w	r0, r2, asr #16
 8006ede:	d2e9      	bcs.n	8006eb4 <quorem+0xac>
 8006ee0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006ee4:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006ee8:	b922      	cbnz	r2, 8006ef4 <quorem+0xec>
 8006eea:	3b04      	subs	r3, #4
 8006eec:	429d      	cmp	r5, r3
 8006eee:	461a      	mov	r2, r3
 8006ef0:	d30a      	bcc.n	8006f08 <quorem+0x100>
 8006ef2:	613c      	str	r4, [r7, #16]
 8006ef4:	4630      	mov	r0, r6
 8006ef6:	b003      	add	sp, #12
 8006ef8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006efc:	6812      	ldr	r2, [r2, #0]
 8006efe:	3b04      	subs	r3, #4
 8006f00:	2a00      	cmp	r2, #0
 8006f02:	d1ce      	bne.n	8006ea2 <quorem+0x9a>
 8006f04:	3c01      	subs	r4, #1
 8006f06:	e7c9      	b.n	8006e9c <quorem+0x94>
 8006f08:	6812      	ldr	r2, [r2, #0]
 8006f0a:	3b04      	subs	r3, #4
 8006f0c:	2a00      	cmp	r2, #0
 8006f0e:	d1f0      	bne.n	8006ef2 <quorem+0xea>
 8006f10:	3c01      	subs	r4, #1
 8006f12:	e7eb      	b.n	8006eec <quorem+0xe4>
 8006f14:	2000      	movs	r0, #0
 8006f16:	e7ee      	b.n	8006ef6 <quorem+0xee>

08006f18 <_dtoa_r>:
 8006f18:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006f1c:	ed2d 8b04 	vpush	{d8-d9}
 8006f20:	69c5      	ldr	r5, [r0, #28]
 8006f22:	b093      	sub	sp, #76	; 0x4c
 8006f24:	ed8d 0b02 	vstr	d0, [sp, #8]
 8006f28:	ec57 6b10 	vmov	r6, r7, d0
 8006f2c:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8006f30:	9107      	str	r1, [sp, #28]
 8006f32:	4604      	mov	r4, r0
 8006f34:	920a      	str	r2, [sp, #40]	; 0x28
 8006f36:	930d      	str	r3, [sp, #52]	; 0x34
 8006f38:	b975      	cbnz	r5, 8006f58 <_dtoa_r+0x40>
 8006f3a:	2010      	movs	r0, #16
 8006f3c:	f000 fe2a 	bl	8007b94 <malloc>
 8006f40:	4602      	mov	r2, r0
 8006f42:	61e0      	str	r0, [r4, #28]
 8006f44:	b920      	cbnz	r0, 8006f50 <_dtoa_r+0x38>
 8006f46:	4bae      	ldr	r3, [pc, #696]	; (8007200 <_dtoa_r+0x2e8>)
 8006f48:	21ef      	movs	r1, #239	; 0xef
 8006f4a:	48ae      	ldr	r0, [pc, #696]	; (8007204 <_dtoa_r+0x2ec>)
 8006f4c:	f002 fc74 	bl	8009838 <__assert_func>
 8006f50:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8006f54:	6005      	str	r5, [r0, #0]
 8006f56:	60c5      	str	r5, [r0, #12]
 8006f58:	69e3      	ldr	r3, [r4, #28]
 8006f5a:	6819      	ldr	r1, [r3, #0]
 8006f5c:	b151      	cbz	r1, 8006f74 <_dtoa_r+0x5c>
 8006f5e:	685a      	ldr	r2, [r3, #4]
 8006f60:	604a      	str	r2, [r1, #4]
 8006f62:	2301      	movs	r3, #1
 8006f64:	4093      	lsls	r3, r2
 8006f66:	608b      	str	r3, [r1, #8]
 8006f68:	4620      	mov	r0, r4
 8006f6a:	f000 ff07 	bl	8007d7c <_Bfree>
 8006f6e:	69e3      	ldr	r3, [r4, #28]
 8006f70:	2200      	movs	r2, #0
 8006f72:	601a      	str	r2, [r3, #0]
 8006f74:	1e3b      	subs	r3, r7, #0
 8006f76:	bfbb      	ittet	lt
 8006f78:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8006f7c:	9303      	strlt	r3, [sp, #12]
 8006f7e:	2300      	movge	r3, #0
 8006f80:	2201      	movlt	r2, #1
 8006f82:	bfac      	ite	ge
 8006f84:	f8c8 3000 	strge.w	r3, [r8]
 8006f88:	f8c8 2000 	strlt.w	r2, [r8]
 8006f8c:	4b9e      	ldr	r3, [pc, #632]	; (8007208 <_dtoa_r+0x2f0>)
 8006f8e:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8006f92:	ea33 0308 	bics.w	r3, r3, r8
 8006f96:	d11b      	bne.n	8006fd0 <_dtoa_r+0xb8>
 8006f98:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8006f9a:	f242 730f 	movw	r3, #9999	; 0x270f
 8006f9e:	6013      	str	r3, [r2, #0]
 8006fa0:	f3c8 0313 	ubfx	r3, r8, #0, #20
 8006fa4:	4333      	orrs	r3, r6
 8006fa6:	f000 8593 	beq.w	8007ad0 <_dtoa_r+0xbb8>
 8006faa:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006fac:	b963      	cbnz	r3, 8006fc8 <_dtoa_r+0xb0>
 8006fae:	4b97      	ldr	r3, [pc, #604]	; (800720c <_dtoa_r+0x2f4>)
 8006fb0:	e027      	b.n	8007002 <_dtoa_r+0xea>
 8006fb2:	4b97      	ldr	r3, [pc, #604]	; (8007210 <_dtoa_r+0x2f8>)
 8006fb4:	9300      	str	r3, [sp, #0]
 8006fb6:	3308      	adds	r3, #8
 8006fb8:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8006fba:	6013      	str	r3, [r2, #0]
 8006fbc:	9800      	ldr	r0, [sp, #0]
 8006fbe:	b013      	add	sp, #76	; 0x4c
 8006fc0:	ecbd 8b04 	vpop	{d8-d9}
 8006fc4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006fc8:	4b90      	ldr	r3, [pc, #576]	; (800720c <_dtoa_r+0x2f4>)
 8006fca:	9300      	str	r3, [sp, #0]
 8006fcc:	3303      	adds	r3, #3
 8006fce:	e7f3      	b.n	8006fb8 <_dtoa_r+0xa0>
 8006fd0:	ed9d 7b02 	vldr	d7, [sp, #8]
 8006fd4:	2200      	movs	r2, #0
 8006fd6:	ec51 0b17 	vmov	r0, r1, d7
 8006fda:	eeb0 8a47 	vmov.f32	s16, s14
 8006fde:	eef0 8a67 	vmov.f32	s17, s15
 8006fe2:	2300      	movs	r3, #0
 8006fe4:	f7f9 fd70 	bl	8000ac8 <__aeabi_dcmpeq>
 8006fe8:	4681      	mov	r9, r0
 8006fea:	b160      	cbz	r0, 8007006 <_dtoa_r+0xee>
 8006fec:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8006fee:	2301      	movs	r3, #1
 8006ff0:	6013      	str	r3, [r2, #0]
 8006ff2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006ff4:	2b00      	cmp	r3, #0
 8006ff6:	f000 8568 	beq.w	8007aca <_dtoa_r+0xbb2>
 8006ffa:	4b86      	ldr	r3, [pc, #536]	; (8007214 <_dtoa_r+0x2fc>)
 8006ffc:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8006ffe:	6013      	str	r3, [r2, #0]
 8007000:	3b01      	subs	r3, #1
 8007002:	9300      	str	r3, [sp, #0]
 8007004:	e7da      	b.n	8006fbc <_dtoa_r+0xa4>
 8007006:	aa10      	add	r2, sp, #64	; 0x40
 8007008:	a911      	add	r1, sp, #68	; 0x44
 800700a:	4620      	mov	r0, r4
 800700c:	eeb0 0a48 	vmov.f32	s0, s16
 8007010:	eef0 0a68 	vmov.f32	s1, s17
 8007014:	f001 fa4e 	bl	80084b4 <__d2b>
 8007018:	f3c8 550a 	ubfx	r5, r8, #20, #11
 800701c:	4682      	mov	sl, r0
 800701e:	2d00      	cmp	r5, #0
 8007020:	d07f      	beq.n	8007122 <_dtoa_r+0x20a>
 8007022:	ee18 3a90 	vmov	r3, s17
 8007026:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800702a:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 800702e:	ec51 0b18 	vmov	r0, r1, d8
 8007032:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8007036:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800703a:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 800703e:	4619      	mov	r1, r3
 8007040:	2200      	movs	r2, #0
 8007042:	4b75      	ldr	r3, [pc, #468]	; (8007218 <_dtoa_r+0x300>)
 8007044:	f7f9 f920 	bl	8000288 <__aeabi_dsub>
 8007048:	a367      	add	r3, pc, #412	; (adr r3, 80071e8 <_dtoa_r+0x2d0>)
 800704a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800704e:	f7f9 fad3 	bl	80005f8 <__aeabi_dmul>
 8007052:	a367      	add	r3, pc, #412	; (adr r3, 80071f0 <_dtoa_r+0x2d8>)
 8007054:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007058:	f7f9 f918 	bl	800028c <__adddf3>
 800705c:	4606      	mov	r6, r0
 800705e:	4628      	mov	r0, r5
 8007060:	460f      	mov	r7, r1
 8007062:	f7f9 fa5f 	bl	8000524 <__aeabi_i2d>
 8007066:	a364      	add	r3, pc, #400	; (adr r3, 80071f8 <_dtoa_r+0x2e0>)
 8007068:	e9d3 2300 	ldrd	r2, r3, [r3]
 800706c:	f7f9 fac4 	bl	80005f8 <__aeabi_dmul>
 8007070:	4602      	mov	r2, r0
 8007072:	460b      	mov	r3, r1
 8007074:	4630      	mov	r0, r6
 8007076:	4639      	mov	r1, r7
 8007078:	f7f9 f908 	bl	800028c <__adddf3>
 800707c:	4606      	mov	r6, r0
 800707e:	460f      	mov	r7, r1
 8007080:	f7f9 fd6a 	bl	8000b58 <__aeabi_d2iz>
 8007084:	2200      	movs	r2, #0
 8007086:	4683      	mov	fp, r0
 8007088:	2300      	movs	r3, #0
 800708a:	4630      	mov	r0, r6
 800708c:	4639      	mov	r1, r7
 800708e:	f7f9 fd25 	bl	8000adc <__aeabi_dcmplt>
 8007092:	b148      	cbz	r0, 80070a8 <_dtoa_r+0x190>
 8007094:	4658      	mov	r0, fp
 8007096:	f7f9 fa45 	bl	8000524 <__aeabi_i2d>
 800709a:	4632      	mov	r2, r6
 800709c:	463b      	mov	r3, r7
 800709e:	f7f9 fd13 	bl	8000ac8 <__aeabi_dcmpeq>
 80070a2:	b908      	cbnz	r0, 80070a8 <_dtoa_r+0x190>
 80070a4:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 80070a8:	f1bb 0f16 	cmp.w	fp, #22
 80070ac:	d857      	bhi.n	800715e <_dtoa_r+0x246>
 80070ae:	4b5b      	ldr	r3, [pc, #364]	; (800721c <_dtoa_r+0x304>)
 80070b0:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 80070b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80070b8:	ec51 0b18 	vmov	r0, r1, d8
 80070bc:	f7f9 fd0e 	bl	8000adc <__aeabi_dcmplt>
 80070c0:	2800      	cmp	r0, #0
 80070c2:	d04e      	beq.n	8007162 <_dtoa_r+0x24a>
 80070c4:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 80070c8:	2300      	movs	r3, #0
 80070ca:	930c      	str	r3, [sp, #48]	; 0x30
 80070cc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80070ce:	1b5b      	subs	r3, r3, r5
 80070d0:	1e5a      	subs	r2, r3, #1
 80070d2:	bf45      	ittet	mi
 80070d4:	f1c3 0301 	rsbmi	r3, r3, #1
 80070d8:	9305      	strmi	r3, [sp, #20]
 80070da:	2300      	movpl	r3, #0
 80070dc:	2300      	movmi	r3, #0
 80070de:	9206      	str	r2, [sp, #24]
 80070e0:	bf54      	ite	pl
 80070e2:	9305      	strpl	r3, [sp, #20]
 80070e4:	9306      	strmi	r3, [sp, #24]
 80070e6:	f1bb 0f00 	cmp.w	fp, #0
 80070ea:	db3c      	blt.n	8007166 <_dtoa_r+0x24e>
 80070ec:	9b06      	ldr	r3, [sp, #24]
 80070ee:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 80070f2:	445b      	add	r3, fp
 80070f4:	9306      	str	r3, [sp, #24]
 80070f6:	2300      	movs	r3, #0
 80070f8:	9308      	str	r3, [sp, #32]
 80070fa:	9b07      	ldr	r3, [sp, #28]
 80070fc:	2b09      	cmp	r3, #9
 80070fe:	d868      	bhi.n	80071d2 <_dtoa_r+0x2ba>
 8007100:	2b05      	cmp	r3, #5
 8007102:	bfc4      	itt	gt
 8007104:	3b04      	subgt	r3, #4
 8007106:	9307      	strgt	r3, [sp, #28]
 8007108:	9b07      	ldr	r3, [sp, #28]
 800710a:	f1a3 0302 	sub.w	r3, r3, #2
 800710e:	bfcc      	ite	gt
 8007110:	2500      	movgt	r5, #0
 8007112:	2501      	movle	r5, #1
 8007114:	2b03      	cmp	r3, #3
 8007116:	f200 8085 	bhi.w	8007224 <_dtoa_r+0x30c>
 800711a:	e8df f003 	tbb	[pc, r3]
 800711e:	3b2e      	.short	0x3b2e
 8007120:	5839      	.short	0x5839
 8007122:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8007126:	441d      	add	r5, r3
 8007128:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800712c:	2b20      	cmp	r3, #32
 800712e:	bfc1      	itttt	gt
 8007130:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8007134:	fa08 f803 	lslgt.w	r8, r8, r3
 8007138:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 800713c:	fa26 f303 	lsrgt.w	r3, r6, r3
 8007140:	bfd6      	itet	le
 8007142:	f1c3 0320 	rsble	r3, r3, #32
 8007146:	ea48 0003 	orrgt.w	r0, r8, r3
 800714a:	fa06 f003 	lslle.w	r0, r6, r3
 800714e:	f7f9 f9d9 	bl	8000504 <__aeabi_ui2d>
 8007152:	2201      	movs	r2, #1
 8007154:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 8007158:	3d01      	subs	r5, #1
 800715a:	920e      	str	r2, [sp, #56]	; 0x38
 800715c:	e76f      	b.n	800703e <_dtoa_r+0x126>
 800715e:	2301      	movs	r3, #1
 8007160:	e7b3      	b.n	80070ca <_dtoa_r+0x1b2>
 8007162:	900c      	str	r0, [sp, #48]	; 0x30
 8007164:	e7b2      	b.n	80070cc <_dtoa_r+0x1b4>
 8007166:	9b05      	ldr	r3, [sp, #20]
 8007168:	eba3 030b 	sub.w	r3, r3, fp
 800716c:	9305      	str	r3, [sp, #20]
 800716e:	f1cb 0300 	rsb	r3, fp, #0
 8007172:	9308      	str	r3, [sp, #32]
 8007174:	2300      	movs	r3, #0
 8007176:	930b      	str	r3, [sp, #44]	; 0x2c
 8007178:	e7bf      	b.n	80070fa <_dtoa_r+0x1e2>
 800717a:	2300      	movs	r3, #0
 800717c:	9309      	str	r3, [sp, #36]	; 0x24
 800717e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007180:	2b00      	cmp	r3, #0
 8007182:	dc52      	bgt.n	800722a <_dtoa_r+0x312>
 8007184:	2301      	movs	r3, #1
 8007186:	9301      	str	r3, [sp, #4]
 8007188:	9304      	str	r3, [sp, #16]
 800718a:	461a      	mov	r2, r3
 800718c:	920a      	str	r2, [sp, #40]	; 0x28
 800718e:	e00b      	b.n	80071a8 <_dtoa_r+0x290>
 8007190:	2301      	movs	r3, #1
 8007192:	e7f3      	b.n	800717c <_dtoa_r+0x264>
 8007194:	2300      	movs	r3, #0
 8007196:	9309      	str	r3, [sp, #36]	; 0x24
 8007198:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800719a:	445b      	add	r3, fp
 800719c:	9301      	str	r3, [sp, #4]
 800719e:	3301      	adds	r3, #1
 80071a0:	2b01      	cmp	r3, #1
 80071a2:	9304      	str	r3, [sp, #16]
 80071a4:	bfb8      	it	lt
 80071a6:	2301      	movlt	r3, #1
 80071a8:	69e0      	ldr	r0, [r4, #28]
 80071aa:	2100      	movs	r1, #0
 80071ac:	2204      	movs	r2, #4
 80071ae:	f102 0614 	add.w	r6, r2, #20
 80071b2:	429e      	cmp	r6, r3
 80071b4:	d93d      	bls.n	8007232 <_dtoa_r+0x31a>
 80071b6:	6041      	str	r1, [r0, #4]
 80071b8:	4620      	mov	r0, r4
 80071ba:	f000 fd9f 	bl	8007cfc <_Balloc>
 80071be:	9000      	str	r0, [sp, #0]
 80071c0:	2800      	cmp	r0, #0
 80071c2:	d139      	bne.n	8007238 <_dtoa_r+0x320>
 80071c4:	4b16      	ldr	r3, [pc, #88]	; (8007220 <_dtoa_r+0x308>)
 80071c6:	4602      	mov	r2, r0
 80071c8:	f240 11af 	movw	r1, #431	; 0x1af
 80071cc:	e6bd      	b.n	8006f4a <_dtoa_r+0x32>
 80071ce:	2301      	movs	r3, #1
 80071d0:	e7e1      	b.n	8007196 <_dtoa_r+0x27e>
 80071d2:	2501      	movs	r5, #1
 80071d4:	2300      	movs	r3, #0
 80071d6:	9307      	str	r3, [sp, #28]
 80071d8:	9509      	str	r5, [sp, #36]	; 0x24
 80071da:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80071de:	9301      	str	r3, [sp, #4]
 80071e0:	9304      	str	r3, [sp, #16]
 80071e2:	2200      	movs	r2, #0
 80071e4:	2312      	movs	r3, #18
 80071e6:	e7d1      	b.n	800718c <_dtoa_r+0x274>
 80071e8:	636f4361 	.word	0x636f4361
 80071ec:	3fd287a7 	.word	0x3fd287a7
 80071f0:	8b60c8b3 	.word	0x8b60c8b3
 80071f4:	3fc68a28 	.word	0x3fc68a28
 80071f8:	509f79fb 	.word	0x509f79fb
 80071fc:	3fd34413 	.word	0x3fd34413
 8007200:	0800a632 	.word	0x0800a632
 8007204:	0800a649 	.word	0x0800a649
 8007208:	7ff00000 	.word	0x7ff00000
 800720c:	0800a62e 	.word	0x0800a62e
 8007210:	0800a625 	.word	0x0800a625
 8007214:	0800a5fd 	.word	0x0800a5fd
 8007218:	3ff80000 	.word	0x3ff80000
 800721c:	0800a738 	.word	0x0800a738
 8007220:	0800a6a1 	.word	0x0800a6a1
 8007224:	2301      	movs	r3, #1
 8007226:	9309      	str	r3, [sp, #36]	; 0x24
 8007228:	e7d7      	b.n	80071da <_dtoa_r+0x2c2>
 800722a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800722c:	9301      	str	r3, [sp, #4]
 800722e:	9304      	str	r3, [sp, #16]
 8007230:	e7ba      	b.n	80071a8 <_dtoa_r+0x290>
 8007232:	3101      	adds	r1, #1
 8007234:	0052      	lsls	r2, r2, #1
 8007236:	e7ba      	b.n	80071ae <_dtoa_r+0x296>
 8007238:	69e3      	ldr	r3, [r4, #28]
 800723a:	9a00      	ldr	r2, [sp, #0]
 800723c:	601a      	str	r2, [r3, #0]
 800723e:	9b04      	ldr	r3, [sp, #16]
 8007240:	2b0e      	cmp	r3, #14
 8007242:	f200 80a8 	bhi.w	8007396 <_dtoa_r+0x47e>
 8007246:	2d00      	cmp	r5, #0
 8007248:	f000 80a5 	beq.w	8007396 <_dtoa_r+0x47e>
 800724c:	f1bb 0f00 	cmp.w	fp, #0
 8007250:	dd38      	ble.n	80072c4 <_dtoa_r+0x3ac>
 8007252:	4bc0      	ldr	r3, [pc, #768]	; (8007554 <_dtoa_r+0x63c>)
 8007254:	f00b 020f 	and.w	r2, fp, #15
 8007258:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800725c:	f41b 7f80 	tst.w	fp, #256	; 0x100
 8007260:	e9d3 6700 	ldrd	r6, r7, [r3]
 8007264:	ea4f 182b 	mov.w	r8, fp, asr #4
 8007268:	d019      	beq.n	800729e <_dtoa_r+0x386>
 800726a:	4bbb      	ldr	r3, [pc, #748]	; (8007558 <_dtoa_r+0x640>)
 800726c:	ec51 0b18 	vmov	r0, r1, d8
 8007270:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8007274:	f7f9 faea 	bl	800084c <__aeabi_ddiv>
 8007278:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800727c:	f008 080f 	and.w	r8, r8, #15
 8007280:	2503      	movs	r5, #3
 8007282:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 8007558 <_dtoa_r+0x640>
 8007286:	f1b8 0f00 	cmp.w	r8, #0
 800728a:	d10a      	bne.n	80072a2 <_dtoa_r+0x38a>
 800728c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007290:	4632      	mov	r2, r6
 8007292:	463b      	mov	r3, r7
 8007294:	f7f9 fada 	bl	800084c <__aeabi_ddiv>
 8007298:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800729c:	e02b      	b.n	80072f6 <_dtoa_r+0x3de>
 800729e:	2502      	movs	r5, #2
 80072a0:	e7ef      	b.n	8007282 <_dtoa_r+0x36a>
 80072a2:	f018 0f01 	tst.w	r8, #1
 80072a6:	d008      	beq.n	80072ba <_dtoa_r+0x3a2>
 80072a8:	4630      	mov	r0, r6
 80072aa:	4639      	mov	r1, r7
 80072ac:	e9d9 2300 	ldrd	r2, r3, [r9]
 80072b0:	f7f9 f9a2 	bl	80005f8 <__aeabi_dmul>
 80072b4:	3501      	adds	r5, #1
 80072b6:	4606      	mov	r6, r0
 80072b8:	460f      	mov	r7, r1
 80072ba:	ea4f 0868 	mov.w	r8, r8, asr #1
 80072be:	f109 0908 	add.w	r9, r9, #8
 80072c2:	e7e0      	b.n	8007286 <_dtoa_r+0x36e>
 80072c4:	f000 809f 	beq.w	8007406 <_dtoa_r+0x4ee>
 80072c8:	f1cb 0600 	rsb	r6, fp, #0
 80072cc:	4ba1      	ldr	r3, [pc, #644]	; (8007554 <_dtoa_r+0x63c>)
 80072ce:	4fa2      	ldr	r7, [pc, #648]	; (8007558 <_dtoa_r+0x640>)
 80072d0:	f006 020f 	and.w	r2, r6, #15
 80072d4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80072d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80072dc:	ec51 0b18 	vmov	r0, r1, d8
 80072e0:	f7f9 f98a 	bl	80005f8 <__aeabi_dmul>
 80072e4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80072e8:	1136      	asrs	r6, r6, #4
 80072ea:	2300      	movs	r3, #0
 80072ec:	2502      	movs	r5, #2
 80072ee:	2e00      	cmp	r6, #0
 80072f0:	d17e      	bne.n	80073f0 <_dtoa_r+0x4d8>
 80072f2:	2b00      	cmp	r3, #0
 80072f4:	d1d0      	bne.n	8007298 <_dtoa_r+0x380>
 80072f6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80072f8:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 80072fc:	2b00      	cmp	r3, #0
 80072fe:	f000 8084 	beq.w	800740a <_dtoa_r+0x4f2>
 8007302:	4b96      	ldr	r3, [pc, #600]	; (800755c <_dtoa_r+0x644>)
 8007304:	2200      	movs	r2, #0
 8007306:	4640      	mov	r0, r8
 8007308:	4649      	mov	r1, r9
 800730a:	f7f9 fbe7 	bl	8000adc <__aeabi_dcmplt>
 800730e:	2800      	cmp	r0, #0
 8007310:	d07b      	beq.n	800740a <_dtoa_r+0x4f2>
 8007312:	9b04      	ldr	r3, [sp, #16]
 8007314:	2b00      	cmp	r3, #0
 8007316:	d078      	beq.n	800740a <_dtoa_r+0x4f2>
 8007318:	9b01      	ldr	r3, [sp, #4]
 800731a:	2b00      	cmp	r3, #0
 800731c:	dd39      	ble.n	8007392 <_dtoa_r+0x47a>
 800731e:	4b90      	ldr	r3, [pc, #576]	; (8007560 <_dtoa_r+0x648>)
 8007320:	2200      	movs	r2, #0
 8007322:	4640      	mov	r0, r8
 8007324:	4649      	mov	r1, r9
 8007326:	f7f9 f967 	bl	80005f8 <__aeabi_dmul>
 800732a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800732e:	9e01      	ldr	r6, [sp, #4]
 8007330:	f10b 37ff 	add.w	r7, fp, #4294967295	; 0xffffffff
 8007334:	3501      	adds	r5, #1
 8007336:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800733a:	4628      	mov	r0, r5
 800733c:	f7f9 f8f2 	bl	8000524 <__aeabi_i2d>
 8007340:	4642      	mov	r2, r8
 8007342:	464b      	mov	r3, r9
 8007344:	f7f9 f958 	bl	80005f8 <__aeabi_dmul>
 8007348:	4b86      	ldr	r3, [pc, #536]	; (8007564 <_dtoa_r+0x64c>)
 800734a:	2200      	movs	r2, #0
 800734c:	f7f8 ff9e 	bl	800028c <__adddf3>
 8007350:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 8007354:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007358:	9303      	str	r3, [sp, #12]
 800735a:	2e00      	cmp	r6, #0
 800735c:	d158      	bne.n	8007410 <_dtoa_r+0x4f8>
 800735e:	4b82      	ldr	r3, [pc, #520]	; (8007568 <_dtoa_r+0x650>)
 8007360:	2200      	movs	r2, #0
 8007362:	4640      	mov	r0, r8
 8007364:	4649      	mov	r1, r9
 8007366:	f7f8 ff8f 	bl	8000288 <__aeabi_dsub>
 800736a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800736e:	4680      	mov	r8, r0
 8007370:	4689      	mov	r9, r1
 8007372:	f7f9 fbd1 	bl	8000b18 <__aeabi_dcmpgt>
 8007376:	2800      	cmp	r0, #0
 8007378:	f040 8296 	bne.w	80078a8 <_dtoa_r+0x990>
 800737c:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8007380:	4640      	mov	r0, r8
 8007382:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8007386:	4649      	mov	r1, r9
 8007388:	f7f9 fba8 	bl	8000adc <__aeabi_dcmplt>
 800738c:	2800      	cmp	r0, #0
 800738e:	f040 8289 	bne.w	80078a4 <_dtoa_r+0x98c>
 8007392:	ed8d 8b02 	vstr	d8, [sp, #8]
 8007396:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007398:	2b00      	cmp	r3, #0
 800739a:	f2c0 814e 	blt.w	800763a <_dtoa_r+0x722>
 800739e:	f1bb 0f0e 	cmp.w	fp, #14
 80073a2:	f300 814a 	bgt.w	800763a <_dtoa_r+0x722>
 80073a6:	4b6b      	ldr	r3, [pc, #428]	; (8007554 <_dtoa_r+0x63c>)
 80073a8:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 80073ac:	e9d3 8900 	ldrd	r8, r9, [r3]
 80073b0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80073b2:	2b00      	cmp	r3, #0
 80073b4:	f280 80dc 	bge.w	8007570 <_dtoa_r+0x658>
 80073b8:	9b04      	ldr	r3, [sp, #16]
 80073ba:	2b00      	cmp	r3, #0
 80073bc:	f300 80d8 	bgt.w	8007570 <_dtoa_r+0x658>
 80073c0:	f040 826f 	bne.w	80078a2 <_dtoa_r+0x98a>
 80073c4:	4b68      	ldr	r3, [pc, #416]	; (8007568 <_dtoa_r+0x650>)
 80073c6:	2200      	movs	r2, #0
 80073c8:	4640      	mov	r0, r8
 80073ca:	4649      	mov	r1, r9
 80073cc:	f7f9 f914 	bl	80005f8 <__aeabi_dmul>
 80073d0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80073d4:	f7f9 fb96 	bl	8000b04 <__aeabi_dcmpge>
 80073d8:	9e04      	ldr	r6, [sp, #16]
 80073da:	4637      	mov	r7, r6
 80073dc:	2800      	cmp	r0, #0
 80073de:	f040 8245 	bne.w	800786c <_dtoa_r+0x954>
 80073e2:	9d00      	ldr	r5, [sp, #0]
 80073e4:	2331      	movs	r3, #49	; 0x31
 80073e6:	f805 3b01 	strb.w	r3, [r5], #1
 80073ea:	f10b 0b01 	add.w	fp, fp, #1
 80073ee:	e241      	b.n	8007874 <_dtoa_r+0x95c>
 80073f0:	07f2      	lsls	r2, r6, #31
 80073f2:	d505      	bpl.n	8007400 <_dtoa_r+0x4e8>
 80073f4:	e9d7 2300 	ldrd	r2, r3, [r7]
 80073f8:	f7f9 f8fe 	bl	80005f8 <__aeabi_dmul>
 80073fc:	3501      	adds	r5, #1
 80073fe:	2301      	movs	r3, #1
 8007400:	1076      	asrs	r6, r6, #1
 8007402:	3708      	adds	r7, #8
 8007404:	e773      	b.n	80072ee <_dtoa_r+0x3d6>
 8007406:	2502      	movs	r5, #2
 8007408:	e775      	b.n	80072f6 <_dtoa_r+0x3de>
 800740a:	9e04      	ldr	r6, [sp, #16]
 800740c:	465f      	mov	r7, fp
 800740e:	e792      	b.n	8007336 <_dtoa_r+0x41e>
 8007410:	9900      	ldr	r1, [sp, #0]
 8007412:	4b50      	ldr	r3, [pc, #320]	; (8007554 <_dtoa_r+0x63c>)
 8007414:	ed9d 7b02 	vldr	d7, [sp, #8]
 8007418:	4431      	add	r1, r6
 800741a:	9102      	str	r1, [sp, #8]
 800741c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800741e:	eeb0 9a47 	vmov.f32	s18, s14
 8007422:	eef0 9a67 	vmov.f32	s19, s15
 8007426:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800742a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800742e:	2900      	cmp	r1, #0
 8007430:	d044      	beq.n	80074bc <_dtoa_r+0x5a4>
 8007432:	494e      	ldr	r1, [pc, #312]	; (800756c <_dtoa_r+0x654>)
 8007434:	2000      	movs	r0, #0
 8007436:	f7f9 fa09 	bl	800084c <__aeabi_ddiv>
 800743a:	ec53 2b19 	vmov	r2, r3, d9
 800743e:	f7f8 ff23 	bl	8000288 <__aeabi_dsub>
 8007442:	9d00      	ldr	r5, [sp, #0]
 8007444:	ec41 0b19 	vmov	d9, r0, r1
 8007448:	4649      	mov	r1, r9
 800744a:	4640      	mov	r0, r8
 800744c:	f7f9 fb84 	bl	8000b58 <__aeabi_d2iz>
 8007450:	4606      	mov	r6, r0
 8007452:	f7f9 f867 	bl	8000524 <__aeabi_i2d>
 8007456:	4602      	mov	r2, r0
 8007458:	460b      	mov	r3, r1
 800745a:	4640      	mov	r0, r8
 800745c:	4649      	mov	r1, r9
 800745e:	f7f8 ff13 	bl	8000288 <__aeabi_dsub>
 8007462:	3630      	adds	r6, #48	; 0x30
 8007464:	f805 6b01 	strb.w	r6, [r5], #1
 8007468:	ec53 2b19 	vmov	r2, r3, d9
 800746c:	4680      	mov	r8, r0
 800746e:	4689      	mov	r9, r1
 8007470:	f7f9 fb34 	bl	8000adc <__aeabi_dcmplt>
 8007474:	2800      	cmp	r0, #0
 8007476:	d164      	bne.n	8007542 <_dtoa_r+0x62a>
 8007478:	4642      	mov	r2, r8
 800747a:	464b      	mov	r3, r9
 800747c:	4937      	ldr	r1, [pc, #220]	; (800755c <_dtoa_r+0x644>)
 800747e:	2000      	movs	r0, #0
 8007480:	f7f8 ff02 	bl	8000288 <__aeabi_dsub>
 8007484:	ec53 2b19 	vmov	r2, r3, d9
 8007488:	f7f9 fb28 	bl	8000adc <__aeabi_dcmplt>
 800748c:	2800      	cmp	r0, #0
 800748e:	f040 80b6 	bne.w	80075fe <_dtoa_r+0x6e6>
 8007492:	9b02      	ldr	r3, [sp, #8]
 8007494:	429d      	cmp	r5, r3
 8007496:	f43f af7c 	beq.w	8007392 <_dtoa_r+0x47a>
 800749a:	4b31      	ldr	r3, [pc, #196]	; (8007560 <_dtoa_r+0x648>)
 800749c:	ec51 0b19 	vmov	r0, r1, d9
 80074a0:	2200      	movs	r2, #0
 80074a2:	f7f9 f8a9 	bl	80005f8 <__aeabi_dmul>
 80074a6:	4b2e      	ldr	r3, [pc, #184]	; (8007560 <_dtoa_r+0x648>)
 80074a8:	ec41 0b19 	vmov	d9, r0, r1
 80074ac:	2200      	movs	r2, #0
 80074ae:	4640      	mov	r0, r8
 80074b0:	4649      	mov	r1, r9
 80074b2:	f7f9 f8a1 	bl	80005f8 <__aeabi_dmul>
 80074b6:	4680      	mov	r8, r0
 80074b8:	4689      	mov	r9, r1
 80074ba:	e7c5      	b.n	8007448 <_dtoa_r+0x530>
 80074bc:	ec51 0b17 	vmov	r0, r1, d7
 80074c0:	f7f9 f89a 	bl	80005f8 <__aeabi_dmul>
 80074c4:	9b02      	ldr	r3, [sp, #8]
 80074c6:	9d00      	ldr	r5, [sp, #0]
 80074c8:	930f      	str	r3, [sp, #60]	; 0x3c
 80074ca:	ec41 0b19 	vmov	d9, r0, r1
 80074ce:	4649      	mov	r1, r9
 80074d0:	4640      	mov	r0, r8
 80074d2:	f7f9 fb41 	bl	8000b58 <__aeabi_d2iz>
 80074d6:	4606      	mov	r6, r0
 80074d8:	f7f9 f824 	bl	8000524 <__aeabi_i2d>
 80074dc:	3630      	adds	r6, #48	; 0x30
 80074de:	4602      	mov	r2, r0
 80074e0:	460b      	mov	r3, r1
 80074e2:	4640      	mov	r0, r8
 80074e4:	4649      	mov	r1, r9
 80074e6:	f7f8 fecf 	bl	8000288 <__aeabi_dsub>
 80074ea:	f805 6b01 	strb.w	r6, [r5], #1
 80074ee:	9b02      	ldr	r3, [sp, #8]
 80074f0:	429d      	cmp	r5, r3
 80074f2:	4680      	mov	r8, r0
 80074f4:	4689      	mov	r9, r1
 80074f6:	f04f 0200 	mov.w	r2, #0
 80074fa:	d124      	bne.n	8007546 <_dtoa_r+0x62e>
 80074fc:	4b1b      	ldr	r3, [pc, #108]	; (800756c <_dtoa_r+0x654>)
 80074fe:	ec51 0b19 	vmov	r0, r1, d9
 8007502:	f7f8 fec3 	bl	800028c <__adddf3>
 8007506:	4602      	mov	r2, r0
 8007508:	460b      	mov	r3, r1
 800750a:	4640      	mov	r0, r8
 800750c:	4649      	mov	r1, r9
 800750e:	f7f9 fb03 	bl	8000b18 <__aeabi_dcmpgt>
 8007512:	2800      	cmp	r0, #0
 8007514:	d173      	bne.n	80075fe <_dtoa_r+0x6e6>
 8007516:	ec53 2b19 	vmov	r2, r3, d9
 800751a:	4914      	ldr	r1, [pc, #80]	; (800756c <_dtoa_r+0x654>)
 800751c:	2000      	movs	r0, #0
 800751e:	f7f8 feb3 	bl	8000288 <__aeabi_dsub>
 8007522:	4602      	mov	r2, r0
 8007524:	460b      	mov	r3, r1
 8007526:	4640      	mov	r0, r8
 8007528:	4649      	mov	r1, r9
 800752a:	f7f9 fad7 	bl	8000adc <__aeabi_dcmplt>
 800752e:	2800      	cmp	r0, #0
 8007530:	f43f af2f 	beq.w	8007392 <_dtoa_r+0x47a>
 8007534:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8007536:	1e6b      	subs	r3, r5, #1
 8007538:	930f      	str	r3, [sp, #60]	; 0x3c
 800753a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800753e:	2b30      	cmp	r3, #48	; 0x30
 8007540:	d0f8      	beq.n	8007534 <_dtoa_r+0x61c>
 8007542:	46bb      	mov	fp, r7
 8007544:	e04a      	b.n	80075dc <_dtoa_r+0x6c4>
 8007546:	4b06      	ldr	r3, [pc, #24]	; (8007560 <_dtoa_r+0x648>)
 8007548:	f7f9 f856 	bl	80005f8 <__aeabi_dmul>
 800754c:	4680      	mov	r8, r0
 800754e:	4689      	mov	r9, r1
 8007550:	e7bd      	b.n	80074ce <_dtoa_r+0x5b6>
 8007552:	bf00      	nop
 8007554:	0800a738 	.word	0x0800a738
 8007558:	0800a710 	.word	0x0800a710
 800755c:	3ff00000 	.word	0x3ff00000
 8007560:	40240000 	.word	0x40240000
 8007564:	401c0000 	.word	0x401c0000
 8007568:	40140000 	.word	0x40140000
 800756c:	3fe00000 	.word	0x3fe00000
 8007570:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8007574:	9d00      	ldr	r5, [sp, #0]
 8007576:	4642      	mov	r2, r8
 8007578:	464b      	mov	r3, r9
 800757a:	4630      	mov	r0, r6
 800757c:	4639      	mov	r1, r7
 800757e:	f7f9 f965 	bl	800084c <__aeabi_ddiv>
 8007582:	f7f9 fae9 	bl	8000b58 <__aeabi_d2iz>
 8007586:	9001      	str	r0, [sp, #4]
 8007588:	f7f8 ffcc 	bl	8000524 <__aeabi_i2d>
 800758c:	4642      	mov	r2, r8
 800758e:	464b      	mov	r3, r9
 8007590:	f7f9 f832 	bl	80005f8 <__aeabi_dmul>
 8007594:	4602      	mov	r2, r0
 8007596:	460b      	mov	r3, r1
 8007598:	4630      	mov	r0, r6
 800759a:	4639      	mov	r1, r7
 800759c:	f7f8 fe74 	bl	8000288 <__aeabi_dsub>
 80075a0:	9e01      	ldr	r6, [sp, #4]
 80075a2:	9f04      	ldr	r7, [sp, #16]
 80075a4:	3630      	adds	r6, #48	; 0x30
 80075a6:	f805 6b01 	strb.w	r6, [r5], #1
 80075aa:	9e00      	ldr	r6, [sp, #0]
 80075ac:	1bae      	subs	r6, r5, r6
 80075ae:	42b7      	cmp	r7, r6
 80075b0:	4602      	mov	r2, r0
 80075b2:	460b      	mov	r3, r1
 80075b4:	d134      	bne.n	8007620 <_dtoa_r+0x708>
 80075b6:	f7f8 fe69 	bl	800028c <__adddf3>
 80075ba:	4642      	mov	r2, r8
 80075bc:	464b      	mov	r3, r9
 80075be:	4606      	mov	r6, r0
 80075c0:	460f      	mov	r7, r1
 80075c2:	f7f9 faa9 	bl	8000b18 <__aeabi_dcmpgt>
 80075c6:	b9c8      	cbnz	r0, 80075fc <_dtoa_r+0x6e4>
 80075c8:	4642      	mov	r2, r8
 80075ca:	464b      	mov	r3, r9
 80075cc:	4630      	mov	r0, r6
 80075ce:	4639      	mov	r1, r7
 80075d0:	f7f9 fa7a 	bl	8000ac8 <__aeabi_dcmpeq>
 80075d4:	b110      	cbz	r0, 80075dc <_dtoa_r+0x6c4>
 80075d6:	9b01      	ldr	r3, [sp, #4]
 80075d8:	07db      	lsls	r3, r3, #31
 80075da:	d40f      	bmi.n	80075fc <_dtoa_r+0x6e4>
 80075dc:	4651      	mov	r1, sl
 80075de:	4620      	mov	r0, r4
 80075e0:	f000 fbcc 	bl	8007d7c <_Bfree>
 80075e4:	2300      	movs	r3, #0
 80075e6:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80075e8:	702b      	strb	r3, [r5, #0]
 80075ea:	f10b 0301 	add.w	r3, fp, #1
 80075ee:	6013      	str	r3, [r2, #0]
 80075f0:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80075f2:	2b00      	cmp	r3, #0
 80075f4:	f43f ace2 	beq.w	8006fbc <_dtoa_r+0xa4>
 80075f8:	601d      	str	r5, [r3, #0]
 80075fa:	e4df      	b.n	8006fbc <_dtoa_r+0xa4>
 80075fc:	465f      	mov	r7, fp
 80075fe:	462b      	mov	r3, r5
 8007600:	461d      	mov	r5, r3
 8007602:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007606:	2a39      	cmp	r2, #57	; 0x39
 8007608:	d106      	bne.n	8007618 <_dtoa_r+0x700>
 800760a:	9a00      	ldr	r2, [sp, #0]
 800760c:	429a      	cmp	r2, r3
 800760e:	d1f7      	bne.n	8007600 <_dtoa_r+0x6e8>
 8007610:	9900      	ldr	r1, [sp, #0]
 8007612:	2230      	movs	r2, #48	; 0x30
 8007614:	3701      	adds	r7, #1
 8007616:	700a      	strb	r2, [r1, #0]
 8007618:	781a      	ldrb	r2, [r3, #0]
 800761a:	3201      	adds	r2, #1
 800761c:	701a      	strb	r2, [r3, #0]
 800761e:	e790      	b.n	8007542 <_dtoa_r+0x62a>
 8007620:	4ba3      	ldr	r3, [pc, #652]	; (80078b0 <_dtoa_r+0x998>)
 8007622:	2200      	movs	r2, #0
 8007624:	f7f8 ffe8 	bl	80005f8 <__aeabi_dmul>
 8007628:	2200      	movs	r2, #0
 800762a:	2300      	movs	r3, #0
 800762c:	4606      	mov	r6, r0
 800762e:	460f      	mov	r7, r1
 8007630:	f7f9 fa4a 	bl	8000ac8 <__aeabi_dcmpeq>
 8007634:	2800      	cmp	r0, #0
 8007636:	d09e      	beq.n	8007576 <_dtoa_r+0x65e>
 8007638:	e7d0      	b.n	80075dc <_dtoa_r+0x6c4>
 800763a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800763c:	2a00      	cmp	r2, #0
 800763e:	f000 80ca 	beq.w	80077d6 <_dtoa_r+0x8be>
 8007642:	9a07      	ldr	r2, [sp, #28]
 8007644:	2a01      	cmp	r2, #1
 8007646:	f300 80ad 	bgt.w	80077a4 <_dtoa_r+0x88c>
 800764a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800764c:	2a00      	cmp	r2, #0
 800764e:	f000 80a5 	beq.w	800779c <_dtoa_r+0x884>
 8007652:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8007656:	9e08      	ldr	r6, [sp, #32]
 8007658:	9d05      	ldr	r5, [sp, #20]
 800765a:	9a05      	ldr	r2, [sp, #20]
 800765c:	441a      	add	r2, r3
 800765e:	9205      	str	r2, [sp, #20]
 8007660:	9a06      	ldr	r2, [sp, #24]
 8007662:	2101      	movs	r1, #1
 8007664:	441a      	add	r2, r3
 8007666:	4620      	mov	r0, r4
 8007668:	9206      	str	r2, [sp, #24]
 800766a:	f000 fc87 	bl	8007f7c <__i2b>
 800766e:	4607      	mov	r7, r0
 8007670:	b165      	cbz	r5, 800768c <_dtoa_r+0x774>
 8007672:	9b06      	ldr	r3, [sp, #24]
 8007674:	2b00      	cmp	r3, #0
 8007676:	dd09      	ble.n	800768c <_dtoa_r+0x774>
 8007678:	42ab      	cmp	r3, r5
 800767a:	9a05      	ldr	r2, [sp, #20]
 800767c:	bfa8      	it	ge
 800767e:	462b      	movge	r3, r5
 8007680:	1ad2      	subs	r2, r2, r3
 8007682:	9205      	str	r2, [sp, #20]
 8007684:	9a06      	ldr	r2, [sp, #24]
 8007686:	1aed      	subs	r5, r5, r3
 8007688:	1ad3      	subs	r3, r2, r3
 800768a:	9306      	str	r3, [sp, #24]
 800768c:	9b08      	ldr	r3, [sp, #32]
 800768e:	b1f3      	cbz	r3, 80076ce <_dtoa_r+0x7b6>
 8007690:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007692:	2b00      	cmp	r3, #0
 8007694:	f000 80a3 	beq.w	80077de <_dtoa_r+0x8c6>
 8007698:	2e00      	cmp	r6, #0
 800769a:	dd10      	ble.n	80076be <_dtoa_r+0x7a6>
 800769c:	4639      	mov	r1, r7
 800769e:	4632      	mov	r2, r6
 80076a0:	4620      	mov	r0, r4
 80076a2:	f000 fd2b 	bl	80080fc <__pow5mult>
 80076a6:	4652      	mov	r2, sl
 80076a8:	4601      	mov	r1, r0
 80076aa:	4607      	mov	r7, r0
 80076ac:	4620      	mov	r0, r4
 80076ae:	f000 fc7b 	bl	8007fa8 <__multiply>
 80076b2:	4651      	mov	r1, sl
 80076b4:	4680      	mov	r8, r0
 80076b6:	4620      	mov	r0, r4
 80076b8:	f000 fb60 	bl	8007d7c <_Bfree>
 80076bc:	46c2      	mov	sl, r8
 80076be:	9b08      	ldr	r3, [sp, #32]
 80076c0:	1b9a      	subs	r2, r3, r6
 80076c2:	d004      	beq.n	80076ce <_dtoa_r+0x7b6>
 80076c4:	4651      	mov	r1, sl
 80076c6:	4620      	mov	r0, r4
 80076c8:	f000 fd18 	bl	80080fc <__pow5mult>
 80076cc:	4682      	mov	sl, r0
 80076ce:	2101      	movs	r1, #1
 80076d0:	4620      	mov	r0, r4
 80076d2:	f000 fc53 	bl	8007f7c <__i2b>
 80076d6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80076d8:	2b00      	cmp	r3, #0
 80076da:	4606      	mov	r6, r0
 80076dc:	f340 8081 	ble.w	80077e2 <_dtoa_r+0x8ca>
 80076e0:	461a      	mov	r2, r3
 80076e2:	4601      	mov	r1, r0
 80076e4:	4620      	mov	r0, r4
 80076e6:	f000 fd09 	bl	80080fc <__pow5mult>
 80076ea:	9b07      	ldr	r3, [sp, #28]
 80076ec:	2b01      	cmp	r3, #1
 80076ee:	4606      	mov	r6, r0
 80076f0:	dd7a      	ble.n	80077e8 <_dtoa_r+0x8d0>
 80076f2:	f04f 0800 	mov.w	r8, #0
 80076f6:	6933      	ldr	r3, [r6, #16]
 80076f8:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 80076fc:	6918      	ldr	r0, [r3, #16]
 80076fe:	f000 fbef 	bl	8007ee0 <__hi0bits>
 8007702:	f1c0 0020 	rsb	r0, r0, #32
 8007706:	9b06      	ldr	r3, [sp, #24]
 8007708:	4418      	add	r0, r3
 800770a:	f010 001f 	ands.w	r0, r0, #31
 800770e:	f000 8094 	beq.w	800783a <_dtoa_r+0x922>
 8007712:	f1c0 0320 	rsb	r3, r0, #32
 8007716:	2b04      	cmp	r3, #4
 8007718:	f340 8085 	ble.w	8007826 <_dtoa_r+0x90e>
 800771c:	9b05      	ldr	r3, [sp, #20]
 800771e:	f1c0 001c 	rsb	r0, r0, #28
 8007722:	4403      	add	r3, r0
 8007724:	9305      	str	r3, [sp, #20]
 8007726:	9b06      	ldr	r3, [sp, #24]
 8007728:	4403      	add	r3, r0
 800772a:	4405      	add	r5, r0
 800772c:	9306      	str	r3, [sp, #24]
 800772e:	9b05      	ldr	r3, [sp, #20]
 8007730:	2b00      	cmp	r3, #0
 8007732:	dd05      	ble.n	8007740 <_dtoa_r+0x828>
 8007734:	4651      	mov	r1, sl
 8007736:	461a      	mov	r2, r3
 8007738:	4620      	mov	r0, r4
 800773a:	f000 fd39 	bl	80081b0 <__lshift>
 800773e:	4682      	mov	sl, r0
 8007740:	9b06      	ldr	r3, [sp, #24]
 8007742:	2b00      	cmp	r3, #0
 8007744:	dd05      	ble.n	8007752 <_dtoa_r+0x83a>
 8007746:	4631      	mov	r1, r6
 8007748:	461a      	mov	r2, r3
 800774a:	4620      	mov	r0, r4
 800774c:	f000 fd30 	bl	80081b0 <__lshift>
 8007750:	4606      	mov	r6, r0
 8007752:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007754:	2b00      	cmp	r3, #0
 8007756:	d072      	beq.n	800783e <_dtoa_r+0x926>
 8007758:	4631      	mov	r1, r6
 800775a:	4650      	mov	r0, sl
 800775c:	f000 fd94 	bl	8008288 <__mcmp>
 8007760:	2800      	cmp	r0, #0
 8007762:	da6c      	bge.n	800783e <_dtoa_r+0x926>
 8007764:	2300      	movs	r3, #0
 8007766:	4651      	mov	r1, sl
 8007768:	220a      	movs	r2, #10
 800776a:	4620      	mov	r0, r4
 800776c:	f000 fb28 	bl	8007dc0 <__multadd>
 8007770:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007772:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 8007776:	4682      	mov	sl, r0
 8007778:	2b00      	cmp	r3, #0
 800777a:	f000 81b0 	beq.w	8007ade <_dtoa_r+0xbc6>
 800777e:	2300      	movs	r3, #0
 8007780:	4639      	mov	r1, r7
 8007782:	220a      	movs	r2, #10
 8007784:	4620      	mov	r0, r4
 8007786:	f000 fb1b 	bl	8007dc0 <__multadd>
 800778a:	9b01      	ldr	r3, [sp, #4]
 800778c:	2b00      	cmp	r3, #0
 800778e:	4607      	mov	r7, r0
 8007790:	f300 8096 	bgt.w	80078c0 <_dtoa_r+0x9a8>
 8007794:	9b07      	ldr	r3, [sp, #28]
 8007796:	2b02      	cmp	r3, #2
 8007798:	dc59      	bgt.n	800784e <_dtoa_r+0x936>
 800779a:	e091      	b.n	80078c0 <_dtoa_r+0x9a8>
 800779c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800779e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80077a2:	e758      	b.n	8007656 <_dtoa_r+0x73e>
 80077a4:	9b04      	ldr	r3, [sp, #16]
 80077a6:	1e5e      	subs	r6, r3, #1
 80077a8:	9b08      	ldr	r3, [sp, #32]
 80077aa:	42b3      	cmp	r3, r6
 80077ac:	bfbf      	itttt	lt
 80077ae:	9b08      	ldrlt	r3, [sp, #32]
 80077b0:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 80077b2:	9608      	strlt	r6, [sp, #32]
 80077b4:	1af3      	sublt	r3, r6, r3
 80077b6:	bfb4      	ite	lt
 80077b8:	18d2      	addlt	r2, r2, r3
 80077ba:	1b9e      	subge	r6, r3, r6
 80077bc:	9b04      	ldr	r3, [sp, #16]
 80077be:	bfbc      	itt	lt
 80077c0:	920b      	strlt	r2, [sp, #44]	; 0x2c
 80077c2:	2600      	movlt	r6, #0
 80077c4:	2b00      	cmp	r3, #0
 80077c6:	bfb7      	itett	lt
 80077c8:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 80077cc:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 80077d0:	1a9d      	sublt	r5, r3, r2
 80077d2:	2300      	movlt	r3, #0
 80077d4:	e741      	b.n	800765a <_dtoa_r+0x742>
 80077d6:	9e08      	ldr	r6, [sp, #32]
 80077d8:	9d05      	ldr	r5, [sp, #20]
 80077da:	9f09      	ldr	r7, [sp, #36]	; 0x24
 80077dc:	e748      	b.n	8007670 <_dtoa_r+0x758>
 80077de:	9a08      	ldr	r2, [sp, #32]
 80077e0:	e770      	b.n	80076c4 <_dtoa_r+0x7ac>
 80077e2:	9b07      	ldr	r3, [sp, #28]
 80077e4:	2b01      	cmp	r3, #1
 80077e6:	dc19      	bgt.n	800781c <_dtoa_r+0x904>
 80077e8:	9b02      	ldr	r3, [sp, #8]
 80077ea:	b9bb      	cbnz	r3, 800781c <_dtoa_r+0x904>
 80077ec:	9b03      	ldr	r3, [sp, #12]
 80077ee:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80077f2:	b99b      	cbnz	r3, 800781c <_dtoa_r+0x904>
 80077f4:	9b03      	ldr	r3, [sp, #12]
 80077f6:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80077fa:	0d1b      	lsrs	r3, r3, #20
 80077fc:	051b      	lsls	r3, r3, #20
 80077fe:	b183      	cbz	r3, 8007822 <_dtoa_r+0x90a>
 8007800:	9b05      	ldr	r3, [sp, #20]
 8007802:	3301      	adds	r3, #1
 8007804:	9305      	str	r3, [sp, #20]
 8007806:	9b06      	ldr	r3, [sp, #24]
 8007808:	3301      	adds	r3, #1
 800780a:	9306      	str	r3, [sp, #24]
 800780c:	f04f 0801 	mov.w	r8, #1
 8007810:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007812:	2b00      	cmp	r3, #0
 8007814:	f47f af6f 	bne.w	80076f6 <_dtoa_r+0x7de>
 8007818:	2001      	movs	r0, #1
 800781a:	e774      	b.n	8007706 <_dtoa_r+0x7ee>
 800781c:	f04f 0800 	mov.w	r8, #0
 8007820:	e7f6      	b.n	8007810 <_dtoa_r+0x8f8>
 8007822:	4698      	mov	r8, r3
 8007824:	e7f4      	b.n	8007810 <_dtoa_r+0x8f8>
 8007826:	d082      	beq.n	800772e <_dtoa_r+0x816>
 8007828:	9a05      	ldr	r2, [sp, #20]
 800782a:	331c      	adds	r3, #28
 800782c:	441a      	add	r2, r3
 800782e:	9205      	str	r2, [sp, #20]
 8007830:	9a06      	ldr	r2, [sp, #24]
 8007832:	441a      	add	r2, r3
 8007834:	441d      	add	r5, r3
 8007836:	9206      	str	r2, [sp, #24]
 8007838:	e779      	b.n	800772e <_dtoa_r+0x816>
 800783a:	4603      	mov	r3, r0
 800783c:	e7f4      	b.n	8007828 <_dtoa_r+0x910>
 800783e:	9b04      	ldr	r3, [sp, #16]
 8007840:	2b00      	cmp	r3, #0
 8007842:	dc37      	bgt.n	80078b4 <_dtoa_r+0x99c>
 8007844:	9b07      	ldr	r3, [sp, #28]
 8007846:	2b02      	cmp	r3, #2
 8007848:	dd34      	ble.n	80078b4 <_dtoa_r+0x99c>
 800784a:	9b04      	ldr	r3, [sp, #16]
 800784c:	9301      	str	r3, [sp, #4]
 800784e:	9b01      	ldr	r3, [sp, #4]
 8007850:	b963      	cbnz	r3, 800786c <_dtoa_r+0x954>
 8007852:	4631      	mov	r1, r6
 8007854:	2205      	movs	r2, #5
 8007856:	4620      	mov	r0, r4
 8007858:	f000 fab2 	bl	8007dc0 <__multadd>
 800785c:	4601      	mov	r1, r0
 800785e:	4606      	mov	r6, r0
 8007860:	4650      	mov	r0, sl
 8007862:	f000 fd11 	bl	8008288 <__mcmp>
 8007866:	2800      	cmp	r0, #0
 8007868:	f73f adbb 	bgt.w	80073e2 <_dtoa_r+0x4ca>
 800786c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800786e:	9d00      	ldr	r5, [sp, #0]
 8007870:	ea6f 0b03 	mvn.w	fp, r3
 8007874:	f04f 0800 	mov.w	r8, #0
 8007878:	4631      	mov	r1, r6
 800787a:	4620      	mov	r0, r4
 800787c:	f000 fa7e 	bl	8007d7c <_Bfree>
 8007880:	2f00      	cmp	r7, #0
 8007882:	f43f aeab 	beq.w	80075dc <_dtoa_r+0x6c4>
 8007886:	f1b8 0f00 	cmp.w	r8, #0
 800788a:	d005      	beq.n	8007898 <_dtoa_r+0x980>
 800788c:	45b8      	cmp	r8, r7
 800788e:	d003      	beq.n	8007898 <_dtoa_r+0x980>
 8007890:	4641      	mov	r1, r8
 8007892:	4620      	mov	r0, r4
 8007894:	f000 fa72 	bl	8007d7c <_Bfree>
 8007898:	4639      	mov	r1, r7
 800789a:	4620      	mov	r0, r4
 800789c:	f000 fa6e 	bl	8007d7c <_Bfree>
 80078a0:	e69c      	b.n	80075dc <_dtoa_r+0x6c4>
 80078a2:	2600      	movs	r6, #0
 80078a4:	4637      	mov	r7, r6
 80078a6:	e7e1      	b.n	800786c <_dtoa_r+0x954>
 80078a8:	46bb      	mov	fp, r7
 80078aa:	4637      	mov	r7, r6
 80078ac:	e599      	b.n	80073e2 <_dtoa_r+0x4ca>
 80078ae:	bf00      	nop
 80078b0:	40240000 	.word	0x40240000
 80078b4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80078b6:	2b00      	cmp	r3, #0
 80078b8:	f000 80c8 	beq.w	8007a4c <_dtoa_r+0xb34>
 80078bc:	9b04      	ldr	r3, [sp, #16]
 80078be:	9301      	str	r3, [sp, #4]
 80078c0:	2d00      	cmp	r5, #0
 80078c2:	dd05      	ble.n	80078d0 <_dtoa_r+0x9b8>
 80078c4:	4639      	mov	r1, r7
 80078c6:	462a      	mov	r2, r5
 80078c8:	4620      	mov	r0, r4
 80078ca:	f000 fc71 	bl	80081b0 <__lshift>
 80078ce:	4607      	mov	r7, r0
 80078d0:	f1b8 0f00 	cmp.w	r8, #0
 80078d4:	d05b      	beq.n	800798e <_dtoa_r+0xa76>
 80078d6:	6879      	ldr	r1, [r7, #4]
 80078d8:	4620      	mov	r0, r4
 80078da:	f000 fa0f 	bl	8007cfc <_Balloc>
 80078de:	4605      	mov	r5, r0
 80078e0:	b928      	cbnz	r0, 80078ee <_dtoa_r+0x9d6>
 80078e2:	4b83      	ldr	r3, [pc, #524]	; (8007af0 <_dtoa_r+0xbd8>)
 80078e4:	4602      	mov	r2, r0
 80078e6:	f240 21ef 	movw	r1, #751	; 0x2ef
 80078ea:	f7ff bb2e 	b.w	8006f4a <_dtoa_r+0x32>
 80078ee:	693a      	ldr	r2, [r7, #16]
 80078f0:	3202      	adds	r2, #2
 80078f2:	0092      	lsls	r2, r2, #2
 80078f4:	f107 010c 	add.w	r1, r7, #12
 80078f8:	300c      	adds	r0, #12
 80078fa:	f001 ff85 	bl	8009808 <memcpy>
 80078fe:	2201      	movs	r2, #1
 8007900:	4629      	mov	r1, r5
 8007902:	4620      	mov	r0, r4
 8007904:	f000 fc54 	bl	80081b0 <__lshift>
 8007908:	9b00      	ldr	r3, [sp, #0]
 800790a:	3301      	adds	r3, #1
 800790c:	9304      	str	r3, [sp, #16]
 800790e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007912:	4413      	add	r3, r2
 8007914:	9308      	str	r3, [sp, #32]
 8007916:	9b02      	ldr	r3, [sp, #8]
 8007918:	f003 0301 	and.w	r3, r3, #1
 800791c:	46b8      	mov	r8, r7
 800791e:	9306      	str	r3, [sp, #24]
 8007920:	4607      	mov	r7, r0
 8007922:	9b04      	ldr	r3, [sp, #16]
 8007924:	4631      	mov	r1, r6
 8007926:	3b01      	subs	r3, #1
 8007928:	4650      	mov	r0, sl
 800792a:	9301      	str	r3, [sp, #4]
 800792c:	f7ff fa6c 	bl	8006e08 <quorem>
 8007930:	4641      	mov	r1, r8
 8007932:	9002      	str	r0, [sp, #8]
 8007934:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8007938:	4650      	mov	r0, sl
 800793a:	f000 fca5 	bl	8008288 <__mcmp>
 800793e:	463a      	mov	r2, r7
 8007940:	9005      	str	r0, [sp, #20]
 8007942:	4631      	mov	r1, r6
 8007944:	4620      	mov	r0, r4
 8007946:	f000 fcbb 	bl	80082c0 <__mdiff>
 800794a:	68c2      	ldr	r2, [r0, #12]
 800794c:	4605      	mov	r5, r0
 800794e:	bb02      	cbnz	r2, 8007992 <_dtoa_r+0xa7a>
 8007950:	4601      	mov	r1, r0
 8007952:	4650      	mov	r0, sl
 8007954:	f000 fc98 	bl	8008288 <__mcmp>
 8007958:	4602      	mov	r2, r0
 800795a:	4629      	mov	r1, r5
 800795c:	4620      	mov	r0, r4
 800795e:	9209      	str	r2, [sp, #36]	; 0x24
 8007960:	f000 fa0c 	bl	8007d7c <_Bfree>
 8007964:	9b07      	ldr	r3, [sp, #28]
 8007966:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007968:	9d04      	ldr	r5, [sp, #16]
 800796a:	ea43 0102 	orr.w	r1, r3, r2
 800796e:	9b06      	ldr	r3, [sp, #24]
 8007970:	4319      	orrs	r1, r3
 8007972:	d110      	bne.n	8007996 <_dtoa_r+0xa7e>
 8007974:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8007978:	d029      	beq.n	80079ce <_dtoa_r+0xab6>
 800797a:	9b05      	ldr	r3, [sp, #20]
 800797c:	2b00      	cmp	r3, #0
 800797e:	dd02      	ble.n	8007986 <_dtoa_r+0xa6e>
 8007980:	9b02      	ldr	r3, [sp, #8]
 8007982:	f103 0931 	add.w	r9, r3, #49	; 0x31
 8007986:	9b01      	ldr	r3, [sp, #4]
 8007988:	f883 9000 	strb.w	r9, [r3]
 800798c:	e774      	b.n	8007878 <_dtoa_r+0x960>
 800798e:	4638      	mov	r0, r7
 8007990:	e7ba      	b.n	8007908 <_dtoa_r+0x9f0>
 8007992:	2201      	movs	r2, #1
 8007994:	e7e1      	b.n	800795a <_dtoa_r+0xa42>
 8007996:	9b05      	ldr	r3, [sp, #20]
 8007998:	2b00      	cmp	r3, #0
 800799a:	db04      	blt.n	80079a6 <_dtoa_r+0xa8e>
 800799c:	9907      	ldr	r1, [sp, #28]
 800799e:	430b      	orrs	r3, r1
 80079a0:	9906      	ldr	r1, [sp, #24]
 80079a2:	430b      	orrs	r3, r1
 80079a4:	d120      	bne.n	80079e8 <_dtoa_r+0xad0>
 80079a6:	2a00      	cmp	r2, #0
 80079a8:	dded      	ble.n	8007986 <_dtoa_r+0xa6e>
 80079aa:	4651      	mov	r1, sl
 80079ac:	2201      	movs	r2, #1
 80079ae:	4620      	mov	r0, r4
 80079b0:	f000 fbfe 	bl	80081b0 <__lshift>
 80079b4:	4631      	mov	r1, r6
 80079b6:	4682      	mov	sl, r0
 80079b8:	f000 fc66 	bl	8008288 <__mcmp>
 80079bc:	2800      	cmp	r0, #0
 80079be:	dc03      	bgt.n	80079c8 <_dtoa_r+0xab0>
 80079c0:	d1e1      	bne.n	8007986 <_dtoa_r+0xa6e>
 80079c2:	f019 0f01 	tst.w	r9, #1
 80079c6:	d0de      	beq.n	8007986 <_dtoa_r+0xa6e>
 80079c8:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 80079cc:	d1d8      	bne.n	8007980 <_dtoa_r+0xa68>
 80079ce:	9a01      	ldr	r2, [sp, #4]
 80079d0:	2339      	movs	r3, #57	; 0x39
 80079d2:	7013      	strb	r3, [r2, #0]
 80079d4:	462b      	mov	r3, r5
 80079d6:	461d      	mov	r5, r3
 80079d8:	3b01      	subs	r3, #1
 80079da:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 80079de:	2a39      	cmp	r2, #57	; 0x39
 80079e0:	d06c      	beq.n	8007abc <_dtoa_r+0xba4>
 80079e2:	3201      	adds	r2, #1
 80079e4:	701a      	strb	r2, [r3, #0]
 80079e6:	e747      	b.n	8007878 <_dtoa_r+0x960>
 80079e8:	2a00      	cmp	r2, #0
 80079ea:	dd07      	ble.n	80079fc <_dtoa_r+0xae4>
 80079ec:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 80079f0:	d0ed      	beq.n	80079ce <_dtoa_r+0xab6>
 80079f2:	9a01      	ldr	r2, [sp, #4]
 80079f4:	f109 0301 	add.w	r3, r9, #1
 80079f8:	7013      	strb	r3, [r2, #0]
 80079fa:	e73d      	b.n	8007878 <_dtoa_r+0x960>
 80079fc:	9b04      	ldr	r3, [sp, #16]
 80079fe:	9a08      	ldr	r2, [sp, #32]
 8007a00:	f803 9c01 	strb.w	r9, [r3, #-1]
 8007a04:	4293      	cmp	r3, r2
 8007a06:	d043      	beq.n	8007a90 <_dtoa_r+0xb78>
 8007a08:	4651      	mov	r1, sl
 8007a0a:	2300      	movs	r3, #0
 8007a0c:	220a      	movs	r2, #10
 8007a0e:	4620      	mov	r0, r4
 8007a10:	f000 f9d6 	bl	8007dc0 <__multadd>
 8007a14:	45b8      	cmp	r8, r7
 8007a16:	4682      	mov	sl, r0
 8007a18:	f04f 0300 	mov.w	r3, #0
 8007a1c:	f04f 020a 	mov.w	r2, #10
 8007a20:	4641      	mov	r1, r8
 8007a22:	4620      	mov	r0, r4
 8007a24:	d107      	bne.n	8007a36 <_dtoa_r+0xb1e>
 8007a26:	f000 f9cb 	bl	8007dc0 <__multadd>
 8007a2a:	4680      	mov	r8, r0
 8007a2c:	4607      	mov	r7, r0
 8007a2e:	9b04      	ldr	r3, [sp, #16]
 8007a30:	3301      	adds	r3, #1
 8007a32:	9304      	str	r3, [sp, #16]
 8007a34:	e775      	b.n	8007922 <_dtoa_r+0xa0a>
 8007a36:	f000 f9c3 	bl	8007dc0 <__multadd>
 8007a3a:	4639      	mov	r1, r7
 8007a3c:	4680      	mov	r8, r0
 8007a3e:	2300      	movs	r3, #0
 8007a40:	220a      	movs	r2, #10
 8007a42:	4620      	mov	r0, r4
 8007a44:	f000 f9bc 	bl	8007dc0 <__multadd>
 8007a48:	4607      	mov	r7, r0
 8007a4a:	e7f0      	b.n	8007a2e <_dtoa_r+0xb16>
 8007a4c:	9b04      	ldr	r3, [sp, #16]
 8007a4e:	9301      	str	r3, [sp, #4]
 8007a50:	9d00      	ldr	r5, [sp, #0]
 8007a52:	4631      	mov	r1, r6
 8007a54:	4650      	mov	r0, sl
 8007a56:	f7ff f9d7 	bl	8006e08 <quorem>
 8007a5a:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8007a5e:	9b00      	ldr	r3, [sp, #0]
 8007a60:	f805 9b01 	strb.w	r9, [r5], #1
 8007a64:	1aea      	subs	r2, r5, r3
 8007a66:	9b01      	ldr	r3, [sp, #4]
 8007a68:	4293      	cmp	r3, r2
 8007a6a:	dd07      	ble.n	8007a7c <_dtoa_r+0xb64>
 8007a6c:	4651      	mov	r1, sl
 8007a6e:	2300      	movs	r3, #0
 8007a70:	220a      	movs	r2, #10
 8007a72:	4620      	mov	r0, r4
 8007a74:	f000 f9a4 	bl	8007dc0 <__multadd>
 8007a78:	4682      	mov	sl, r0
 8007a7a:	e7ea      	b.n	8007a52 <_dtoa_r+0xb3a>
 8007a7c:	9b01      	ldr	r3, [sp, #4]
 8007a7e:	2b00      	cmp	r3, #0
 8007a80:	bfc8      	it	gt
 8007a82:	461d      	movgt	r5, r3
 8007a84:	9b00      	ldr	r3, [sp, #0]
 8007a86:	bfd8      	it	le
 8007a88:	2501      	movle	r5, #1
 8007a8a:	441d      	add	r5, r3
 8007a8c:	f04f 0800 	mov.w	r8, #0
 8007a90:	4651      	mov	r1, sl
 8007a92:	2201      	movs	r2, #1
 8007a94:	4620      	mov	r0, r4
 8007a96:	f000 fb8b 	bl	80081b0 <__lshift>
 8007a9a:	4631      	mov	r1, r6
 8007a9c:	4682      	mov	sl, r0
 8007a9e:	f000 fbf3 	bl	8008288 <__mcmp>
 8007aa2:	2800      	cmp	r0, #0
 8007aa4:	dc96      	bgt.n	80079d4 <_dtoa_r+0xabc>
 8007aa6:	d102      	bne.n	8007aae <_dtoa_r+0xb96>
 8007aa8:	f019 0f01 	tst.w	r9, #1
 8007aac:	d192      	bne.n	80079d4 <_dtoa_r+0xabc>
 8007aae:	462b      	mov	r3, r5
 8007ab0:	461d      	mov	r5, r3
 8007ab2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007ab6:	2a30      	cmp	r2, #48	; 0x30
 8007ab8:	d0fa      	beq.n	8007ab0 <_dtoa_r+0xb98>
 8007aba:	e6dd      	b.n	8007878 <_dtoa_r+0x960>
 8007abc:	9a00      	ldr	r2, [sp, #0]
 8007abe:	429a      	cmp	r2, r3
 8007ac0:	d189      	bne.n	80079d6 <_dtoa_r+0xabe>
 8007ac2:	f10b 0b01 	add.w	fp, fp, #1
 8007ac6:	2331      	movs	r3, #49	; 0x31
 8007ac8:	e796      	b.n	80079f8 <_dtoa_r+0xae0>
 8007aca:	4b0a      	ldr	r3, [pc, #40]	; (8007af4 <_dtoa_r+0xbdc>)
 8007acc:	f7ff ba99 	b.w	8007002 <_dtoa_r+0xea>
 8007ad0:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007ad2:	2b00      	cmp	r3, #0
 8007ad4:	f47f aa6d 	bne.w	8006fb2 <_dtoa_r+0x9a>
 8007ad8:	4b07      	ldr	r3, [pc, #28]	; (8007af8 <_dtoa_r+0xbe0>)
 8007ada:	f7ff ba92 	b.w	8007002 <_dtoa_r+0xea>
 8007ade:	9b01      	ldr	r3, [sp, #4]
 8007ae0:	2b00      	cmp	r3, #0
 8007ae2:	dcb5      	bgt.n	8007a50 <_dtoa_r+0xb38>
 8007ae4:	9b07      	ldr	r3, [sp, #28]
 8007ae6:	2b02      	cmp	r3, #2
 8007ae8:	f73f aeb1 	bgt.w	800784e <_dtoa_r+0x936>
 8007aec:	e7b0      	b.n	8007a50 <_dtoa_r+0xb38>
 8007aee:	bf00      	nop
 8007af0:	0800a6a1 	.word	0x0800a6a1
 8007af4:	0800a5fc 	.word	0x0800a5fc
 8007af8:	0800a625 	.word	0x0800a625

08007afc <_free_r>:
 8007afc:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8007afe:	2900      	cmp	r1, #0
 8007b00:	d044      	beq.n	8007b8c <_free_r+0x90>
 8007b02:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007b06:	9001      	str	r0, [sp, #4]
 8007b08:	2b00      	cmp	r3, #0
 8007b0a:	f1a1 0404 	sub.w	r4, r1, #4
 8007b0e:	bfb8      	it	lt
 8007b10:	18e4      	addlt	r4, r4, r3
 8007b12:	f000 f8e7 	bl	8007ce4 <__malloc_lock>
 8007b16:	4a1e      	ldr	r2, [pc, #120]	; (8007b90 <_free_r+0x94>)
 8007b18:	9801      	ldr	r0, [sp, #4]
 8007b1a:	6813      	ldr	r3, [r2, #0]
 8007b1c:	b933      	cbnz	r3, 8007b2c <_free_r+0x30>
 8007b1e:	6063      	str	r3, [r4, #4]
 8007b20:	6014      	str	r4, [r2, #0]
 8007b22:	b003      	add	sp, #12
 8007b24:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8007b28:	f000 b8e2 	b.w	8007cf0 <__malloc_unlock>
 8007b2c:	42a3      	cmp	r3, r4
 8007b2e:	d908      	bls.n	8007b42 <_free_r+0x46>
 8007b30:	6825      	ldr	r5, [r4, #0]
 8007b32:	1961      	adds	r1, r4, r5
 8007b34:	428b      	cmp	r3, r1
 8007b36:	bf01      	itttt	eq
 8007b38:	6819      	ldreq	r1, [r3, #0]
 8007b3a:	685b      	ldreq	r3, [r3, #4]
 8007b3c:	1949      	addeq	r1, r1, r5
 8007b3e:	6021      	streq	r1, [r4, #0]
 8007b40:	e7ed      	b.n	8007b1e <_free_r+0x22>
 8007b42:	461a      	mov	r2, r3
 8007b44:	685b      	ldr	r3, [r3, #4]
 8007b46:	b10b      	cbz	r3, 8007b4c <_free_r+0x50>
 8007b48:	42a3      	cmp	r3, r4
 8007b4a:	d9fa      	bls.n	8007b42 <_free_r+0x46>
 8007b4c:	6811      	ldr	r1, [r2, #0]
 8007b4e:	1855      	adds	r5, r2, r1
 8007b50:	42a5      	cmp	r5, r4
 8007b52:	d10b      	bne.n	8007b6c <_free_r+0x70>
 8007b54:	6824      	ldr	r4, [r4, #0]
 8007b56:	4421      	add	r1, r4
 8007b58:	1854      	adds	r4, r2, r1
 8007b5a:	42a3      	cmp	r3, r4
 8007b5c:	6011      	str	r1, [r2, #0]
 8007b5e:	d1e0      	bne.n	8007b22 <_free_r+0x26>
 8007b60:	681c      	ldr	r4, [r3, #0]
 8007b62:	685b      	ldr	r3, [r3, #4]
 8007b64:	6053      	str	r3, [r2, #4]
 8007b66:	440c      	add	r4, r1
 8007b68:	6014      	str	r4, [r2, #0]
 8007b6a:	e7da      	b.n	8007b22 <_free_r+0x26>
 8007b6c:	d902      	bls.n	8007b74 <_free_r+0x78>
 8007b6e:	230c      	movs	r3, #12
 8007b70:	6003      	str	r3, [r0, #0]
 8007b72:	e7d6      	b.n	8007b22 <_free_r+0x26>
 8007b74:	6825      	ldr	r5, [r4, #0]
 8007b76:	1961      	adds	r1, r4, r5
 8007b78:	428b      	cmp	r3, r1
 8007b7a:	bf04      	itt	eq
 8007b7c:	6819      	ldreq	r1, [r3, #0]
 8007b7e:	685b      	ldreq	r3, [r3, #4]
 8007b80:	6063      	str	r3, [r4, #4]
 8007b82:	bf04      	itt	eq
 8007b84:	1949      	addeq	r1, r1, r5
 8007b86:	6021      	streq	r1, [r4, #0]
 8007b88:	6054      	str	r4, [r2, #4]
 8007b8a:	e7ca      	b.n	8007b22 <_free_r+0x26>
 8007b8c:	b003      	add	sp, #12
 8007b8e:	bd30      	pop	{r4, r5, pc}
 8007b90:	200006b0 	.word	0x200006b0

08007b94 <malloc>:
 8007b94:	4b02      	ldr	r3, [pc, #8]	; (8007ba0 <malloc+0xc>)
 8007b96:	4601      	mov	r1, r0
 8007b98:	6818      	ldr	r0, [r3, #0]
 8007b9a:	f000 b823 	b.w	8007be4 <_malloc_r>
 8007b9e:	bf00      	nop
 8007ba0:	20000064 	.word	0x20000064

08007ba4 <sbrk_aligned>:
 8007ba4:	b570      	push	{r4, r5, r6, lr}
 8007ba6:	4e0e      	ldr	r6, [pc, #56]	; (8007be0 <sbrk_aligned+0x3c>)
 8007ba8:	460c      	mov	r4, r1
 8007baa:	6831      	ldr	r1, [r6, #0]
 8007bac:	4605      	mov	r5, r0
 8007bae:	b911      	cbnz	r1, 8007bb6 <sbrk_aligned+0x12>
 8007bb0:	f001 fe1a 	bl	80097e8 <_sbrk_r>
 8007bb4:	6030      	str	r0, [r6, #0]
 8007bb6:	4621      	mov	r1, r4
 8007bb8:	4628      	mov	r0, r5
 8007bba:	f001 fe15 	bl	80097e8 <_sbrk_r>
 8007bbe:	1c43      	adds	r3, r0, #1
 8007bc0:	d00a      	beq.n	8007bd8 <sbrk_aligned+0x34>
 8007bc2:	1cc4      	adds	r4, r0, #3
 8007bc4:	f024 0403 	bic.w	r4, r4, #3
 8007bc8:	42a0      	cmp	r0, r4
 8007bca:	d007      	beq.n	8007bdc <sbrk_aligned+0x38>
 8007bcc:	1a21      	subs	r1, r4, r0
 8007bce:	4628      	mov	r0, r5
 8007bd0:	f001 fe0a 	bl	80097e8 <_sbrk_r>
 8007bd4:	3001      	adds	r0, #1
 8007bd6:	d101      	bne.n	8007bdc <sbrk_aligned+0x38>
 8007bd8:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 8007bdc:	4620      	mov	r0, r4
 8007bde:	bd70      	pop	{r4, r5, r6, pc}
 8007be0:	200006b4 	.word	0x200006b4

08007be4 <_malloc_r>:
 8007be4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007be8:	1ccd      	adds	r5, r1, #3
 8007bea:	f025 0503 	bic.w	r5, r5, #3
 8007bee:	3508      	adds	r5, #8
 8007bf0:	2d0c      	cmp	r5, #12
 8007bf2:	bf38      	it	cc
 8007bf4:	250c      	movcc	r5, #12
 8007bf6:	2d00      	cmp	r5, #0
 8007bf8:	4607      	mov	r7, r0
 8007bfa:	db01      	blt.n	8007c00 <_malloc_r+0x1c>
 8007bfc:	42a9      	cmp	r1, r5
 8007bfe:	d905      	bls.n	8007c0c <_malloc_r+0x28>
 8007c00:	230c      	movs	r3, #12
 8007c02:	603b      	str	r3, [r7, #0]
 8007c04:	2600      	movs	r6, #0
 8007c06:	4630      	mov	r0, r6
 8007c08:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007c0c:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8007ce0 <_malloc_r+0xfc>
 8007c10:	f000 f868 	bl	8007ce4 <__malloc_lock>
 8007c14:	f8d8 3000 	ldr.w	r3, [r8]
 8007c18:	461c      	mov	r4, r3
 8007c1a:	bb5c      	cbnz	r4, 8007c74 <_malloc_r+0x90>
 8007c1c:	4629      	mov	r1, r5
 8007c1e:	4638      	mov	r0, r7
 8007c20:	f7ff ffc0 	bl	8007ba4 <sbrk_aligned>
 8007c24:	1c43      	adds	r3, r0, #1
 8007c26:	4604      	mov	r4, r0
 8007c28:	d155      	bne.n	8007cd6 <_malloc_r+0xf2>
 8007c2a:	f8d8 4000 	ldr.w	r4, [r8]
 8007c2e:	4626      	mov	r6, r4
 8007c30:	2e00      	cmp	r6, #0
 8007c32:	d145      	bne.n	8007cc0 <_malloc_r+0xdc>
 8007c34:	2c00      	cmp	r4, #0
 8007c36:	d048      	beq.n	8007cca <_malloc_r+0xe6>
 8007c38:	6823      	ldr	r3, [r4, #0]
 8007c3a:	4631      	mov	r1, r6
 8007c3c:	4638      	mov	r0, r7
 8007c3e:	eb04 0903 	add.w	r9, r4, r3
 8007c42:	f001 fdd1 	bl	80097e8 <_sbrk_r>
 8007c46:	4581      	cmp	r9, r0
 8007c48:	d13f      	bne.n	8007cca <_malloc_r+0xe6>
 8007c4a:	6821      	ldr	r1, [r4, #0]
 8007c4c:	1a6d      	subs	r5, r5, r1
 8007c4e:	4629      	mov	r1, r5
 8007c50:	4638      	mov	r0, r7
 8007c52:	f7ff ffa7 	bl	8007ba4 <sbrk_aligned>
 8007c56:	3001      	adds	r0, #1
 8007c58:	d037      	beq.n	8007cca <_malloc_r+0xe6>
 8007c5a:	6823      	ldr	r3, [r4, #0]
 8007c5c:	442b      	add	r3, r5
 8007c5e:	6023      	str	r3, [r4, #0]
 8007c60:	f8d8 3000 	ldr.w	r3, [r8]
 8007c64:	2b00      	cmp	r3, #0
 8007c66:	d038      	beq.n	8007cda <_malloc_r+0xf6>
 8007c68:	685a      	ldr	r2, [r3, #4]
 8007c6a:	42a2      	cmp	r2, r4
 8007c6c:	d12b      	bne.n	8007cc6 <_malloc_r+0xe2>
 8007c6e:	2200      	movs	r2, #0
 8007c70:	605a      	str	r2, [r3, #4]
 8007c72:	e00f      	b.n	8007c94 <_malloc_r+0xb0>
 8007c74:	6822      	ldr	r2, [r4, #0]
 8007c76:	1b52      	subs	r2, r2, r5
 8007c78:	d41f      	bmi.n	8007cba <_malloc_r+0xd6>
 8007c7a:	2a0b      	cmp	r2, #11
 8007c7c:	d917      	bls.n	8007cae <_malloc_r+0xca>
 8007c7e:	1961      	adds	r1, r4, r5
 8007c80:	42a3      	cmp	r3, r4
 8007c82:	6025      	str	r5, [r4, #0]
 8007c84:	bf18      	it	ne
 8007c86:	6059      	strne	r1, [r3, #4]
 8007c88:	6863      	ldr	r3, [r4, #4]
 8007c8a:	bf08      	it	eq
 8007c8c:	f8c8 1000 	streq.w	r1, [r8]
 8007c90:	5162      	str	r2, [r4, r5]
 8007c92:	604b      	str	r3, [r1, #4]
 8007c94:	4638      	mov	r0, r7
 8007c96:	f104 060b 	add.w	r6, r4, #11
 8007c9a:	f000 f829 	bl	8007cf0 <__malloc_unlock>
 8007c9e:	f026 0607 	bic.w	r6, r6, #7
 8007ca2:	1d23      	adds	r3, r4, #4
 8007ca4:	1af2      	subs	r2, r6, r3
 8007ca6:	d0ae      	beq.n	8007c06 <_malloc_r+0x22>
 8007ca8:	1b9b      	subs	r3, r3, r6
 8007caa:	50a3      	str	r3, [r4, r2]
 8007cac:	e7ab      	b.n	8007c06 <_malloc_r+0x22>
 8007cae:	42a3      	cmp	r3, r4
 8007cb0:	6862      	ldr	r2, [r4, #4]
 8007cb2:	d1dd      	bne.n	8007c70 <_malloc_r+0x8c>
 8007cb4:	f8c8 2000 	str.w	r2, [r8]
 8007cb8:	e7ec      	b.n	8007c94 <_malloc_r+0xb0>
 8007cba:	4623      	mov	r3, r4
 8007cbc:	6864      	ldr	r4, [r4, #4]
 8007cbe:	e7ac      	b.n	8007c1a <_malloc_r+0x36>
 8007cc0:	4634      	mov	r4, r6
 8007cc2:	6876      	ldr	r6, [r6, #4]
 8007cc4:	e7b4      	b.n	8007c30 <_malloc_r+0x4c>
 8007cc6:	4613      	mov	r3, r2
 8007cc8:	e7cc      	b.n	8007c64 <_malloc_r+0x80>
 8007cca:	230c      	movs	r3, #12
 8007ccc:	603b      	str	r3, [r7, #0]
 8007cce:	4638      	mov	r0, r7
 8007cd0:	f000 f80e 	bl	8007cf0 <__malloc_unlock>
 8007cd4:	e797      	b.n	8007c06 <_malloc_r+0x22>
 8007cd6:	6025      	str	r5, [r4, #0]
 8007cd8:	e7dc      	b.n	8007c94 <_malloc_r+0xb0>
 8007cda:	605b      	str	r3, [r3, #4]
 8007cdc:	deff      	udf	#255	; 0xff
 8007cde:	bf00      	nop
 8007ce0:	200006b0 	.word	0x200006b0

08007ce4 <__malloc_lock>:
 8007ce4:	4801      	ldr	r0, [pc, #4]	; (8007cec <__malloc_lock+0x8>)
 8007ce6:	f7ff b887 	b.w	8006df8 <__retarget_lock_acquire_recursive>
 8007cea:	bf00      	nop
 8007cec:	200006ac 	.word	0x200006ac

08007cf0 <__malloc_unlock>:
 8007cf0:	4801      	ldr	r0, [pc, #4]	; (8007cf8 <__malloc_unlock+0x8>)
 8007cf2:	f7ff b882 	b.w	8006dfa <__retarget_lock_release_recursive>
 8007cf6:	bf00      	nop
 8007cf8:	200006ac 	.word	0x200006ac

08007cfc <_Balloc>:
 8007cfc:	b570      	push	{r4, r5, r6, lr}
 8007cfe:	69c6      	ldr	r6, [r0, #28]
 8007d00:	4604      	mov	r4, r0
 8007d02:	460d      	mov	r5, r1
 8007d04:	b976      	cbnz	r6, 8007d24 <_Balloc+0x28>
 8007d06:	2010      	movs	r0, #16
 8007d08:	f7ff ff44 	bl	8007b94 <malloc>
 8007d0c:	4602      	mov	r2, r0
 8007d0e:	61e0      	str	r0, [r4, #28]
 8007d10:	b920      	cbnz	r0, 8007d1c <_Balloc+0x20>
 8007d12:	4b18      	ldr	r3, [pc, #96]	; (8007d74 <_Balloc+0x78>)
 8007d14:	4818      	ldr	r0, [pc, #96]	; (8007d78 <_Balloc+0x7c>)
 8007d16:	216b      	movs	r1, #107	; 0x6b
 8007d18:	f001 fd8e 	bl	8009838 <__assert_func>
 8007d1c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007d20:	6006      	str	r6, [r0, #0]
 8007d22:	60c6      	str	r6, [r0, #12]
 8007d24:	69e6      	ldr	r6, [r4, #28]
 8007d26:	68f3      	ldr	r3, [r6, #12]
 8007d28:	b183      	cbz	r3, 8007d4c <_Balloc+0x50>
 8007d2a:	69e3      	ldr	r3, [r4, #28]
 8007d2c:	68db      	ldr	r3, [r3, #12]
 8007d2e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8007d32:	b9b8      	cbnz	r0, 8007d64 <_Balloc+0x68>
 8007d34:	2101      	movs	r1, #1
 8007d36:	fa01 f605 	lsl.w	r6, r1, r5
 8007d3a:	1d72      	adds	r2, r6, #5
 8007d3c:	0092      	lsls	r2, r2, #2
 8007d3e:	4620      	mov	r0, r4
 8007d40:	f001 fd98 	bl	8009874 <_calloc_r>
 8007d44:	b160      	cbz	r0, 8007d60 <_Balloc+0x64>
 8007d46:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8007d4a:	e00e      	b.n	8007d6a <_Balloc+0x6e>
 8007d4c:	2221      	movs	r2, #33	; 0x21
 8007d4e:	2104      	movs	r1, #4
 8007d50:	4620      	mov	r0, r4
 8007d52:	f001 fd8f 	bl	8009874 <_calloc_r>
 8007d56:	69e3      	ldr	r3, [r4, #28]
 8007d58:	60f0      	str	r0, [r6, #12]
 8007d5a:	68db      	ldr	r3, [r3, #12]
 8007d5c:	2b00      	cmp	r3, #0
 8007d5e:	d1e4      	bne.n	8007d2a <_Balloc+0x2e>
 8007d60:	2000      	movs	r0, #0
 8007d62:	bd70      	pop	{r4, r5, r6, pc}
 8007d64:	6802      	ldr	r2, [r0, #0]
 8007d66:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8007d6a:	2300      	movs	r3, #0
 8007d6c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8007d70:	e7f7      	b.n	8007d62 <_Balloc+0x66>
 8007d72:	bf00      	nop
 8007d74:	0800a632 	.word	0x0800a632
 8007d78:	0800a6b2 	.word	0x0800a6b2

08007d7c <_Bfree>:
 8007d7c:	b570      	push	{r4, r5, r6, lr}
 8007d7e:	69c6      	ldr	r6, [r0, #28]
 8007d80:	4605      	mov	r5, r0
 8007d82:	460c      	mov	r4, r1
 8007d84:	b976      	cbnz	r6, 8007da4 <_Bfree+0x28>
 8007d86:	2010      	movs	r0, #16
 8007d88:	f7ff ff04 	bl	8007b94 <malloc>
 8007d8c:	4602      	mov	r2, r0
 8007d8e:	61e8      	str	r0, [r5, #28]
 8007d90:	b920      	cbnz	r0, 8007d9c <_Bfree+0x20>
 8007d92:	4b09      	ldr	r3, [pc, #36]	; (8007db8 <_Bfree+0x3c>)
 8007d94:	4809      	ldr	r0, [pc, #36]	; (8007dbc <_Bfree+0x40>)
 8007d96:	218f      	movs	r1, #143	; 0x8f
 8007d98:	f001 fd4e 	bl	8009838 <__assert_func>
 8007d9c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007da0:	6006      	str	r6, [r0, #0]
 8007da2:	60c6      	str	r6, [r0, #12]
 8007da4:	b13c      	cbz	r4, 8007db6 <_Bfree+0x3a>
 8007da6:	69eb      	ldr	r3, [r5, #28]
 8007da8:	6862      	ldr	r2, [r4, #4]
 8007daa:	68db      	ldr	r3, [r3, #12]
 8007dac:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007db0:	6021      	str	r1, [r4, #0]
 8007db2:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8007db6:	bd70      	pop	{r4, r5, r6, pc}
 8007db8:	0800a632 	.word	0x0800a632
 8007dbc:	0800a6b2 	.word	0x0800a6b2

08007dc0 <__multadd>:
 8007dc0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007dc4:	690d      	ldr	r5, [r1, #16]
 8007dc6:	4607      	mov	r7, r0
 8007dc8:	460c      	mov	r4, r1
 8007dca:	461e      	mov	r6, r3
 8007dcc:	f101 0c14 	add.w	ip, r1, #20
 8007dd0:	2000      	movs	r0, #0
 8007dd2:	f8dc 3000 	ldr.w	r3, [ip]
 8007dd6:	b299      	uxth	r1, r3
 8007dd8:	fb02 6101 	mla	r1, r2, r1, r6
 8007ddc:	0c1e      	lsrs	r6, r3, #16
 8007dde:	0c0b      	lsrs	r3, r1, #16
 8007de0:	fb02 3306 	mla	r3, r2, r6, r3
 8007de4:	b289      	uxth	r1, r1
 8007de6:	3001      	adds	r0, #1
 8007de8:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8007dec:	4285      	cmp	r5, r0
 8007dee:	f84c 1b04 	str.w	r1, [ip], #4
 8007df2:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8007df6:	dcec      	bgt.n	8007dd2 <__multadd+0x12>
 8007df8:	b30e      	cbz	r6, 8007e3e <__multadd+0x7e>
 8007dfa:	68a3      	ldr	r3, [r4, #8]
 8007dfc:	42ab      	cmp	r3, r5
 8007dfe:	dc19      	bgt.n	8007e34 <__multadd+0x74>
 8007e00:	6861      	ldr	r1, [r4, #4]
 8007e02:	4638      	mov	r0, r7
 8007e04:	3101      	adds	r1, #1
 8007e06:	f7ff ff79 	bl	8007cfc <_Balloc>
 8007e0a:	4680      	mov	r8, r0
 8007e0c:	b928      	cbnz	r0, 8007e1a <__multadd+0x5a>
 8007e0e:	4602      	mov	r2, r0
 8007e10:	4b0c      	ldr	r3, [pc, #48]	; (8007e44 <__multadd+0x84>)
 8007e12:	480d      	ldr	r0, [pc, #52]	; (8007e48 <__multadd+0x88>)
 8007e14:	21ba      	movs	r1, #186	; 0xba
 8007e16:	f001 fd0f 	bl	8009838 <__assert_func>
 8007e1a:	6922      	ldr	r2, [r4, #16]
 8007e1c:	3202      	adds	r2, #2
 8007e1e:	f104 010c 	add.w	r1, r4, #12
 8007e22:	0092      	lsls	r2, r2, #2
 8007e24:	300c      	adds	r0, #12
 8007e26:	f001 fcef 	bl	8009808 <memcpy>
 8007e2a:	4621      	mov	r1, r4
 8007e2c:	4638      	mov	r0, r7
 8007e2e:	f7ff ffa5 	bl	8007d7c <_Bfree>
 8007e32:	4644      	mov	r4, r8
 8007e34:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8007e38:	3501      	adds	r5, #1
 8007e3a:	615e      	str	r6, [r3, #20]
 8007e3c:	6125      	str	r5, [r4, #16]
 8007e3e:	4620      	mov	r0, r4
 8007e40:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007e44:	0800a6a1 	.word	0x0800a6a1
 8007e48:	0800a6b2 	.word	0x0800a6b2

08007e4c <__s2b>:
 8007e4c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007e50:	460c      	mov	r4, r1
 8007e52:	4615      	mov	r5, r2
 8007e54:	461f      	mov	r7, r3
 8007e56:	2209      	movs	r2, #9
 8007e58:	3308      	adds	r3, #8
 8007e5a:	4606      	mov	r6, r0
 8007e5c:	fb93 f3f2 	sdiv	r3, r3, r2
 8007e60:	2100      	movs	r1, #0
 8007e62:	2201      	movs	r2, #1
 8007e64:	429a      	cmp	r2, r3
 8007e66:	db09      	blt.n	8007e7c <__s2b+0x30>
 8007e68:	4630      	mov	r0, r6
 8007e6a:	f7ff ff47 	bl	8007cfc <_Balloc>
 8007e6e:	b940      	cbnz	r0, 8007e82 <__s2b+0x36>
 8007e70:	4602      	mov	r2, r0
 8007e72:	4b19      	ldr	r3, [pc, #100]	; (8007ed8 <__s2b+0x8c>)
 8007e74:	4819      	ldr	r0, [pc, #100]	; (8007edc <__s2b+0x90>)
 8007e76:	21d3      	movs	r1, #211	; 0xd3
 8007e78:	f001 fcde 	bl	8009838 <__assert_func>
 8007e7c:	0052      	lsls	r2, r2, #1
 8007e7e:	3101      	adds	r1, #1
 8007e80:	e7f0      	b.n	8007e64 <__s2b+0x18>
 8007e82:	9b08      	ldr	r3, [sp, #32]
 8007e84:	6143      	str	r3, [r0, #20]
 8007e86:	2d09      	cmp	r5, #9
 8007e88:	f04f 0301 	mov.w	r3, #1
 8007e8c:	6103      	str	r3, [r0, #16]
 8007e8e:	dd16      	ble.n	8007ebe <__s2b+0x72>
 8007e90:	f104 0909 	add.w	r9, r4, #9
 8007e94:	46c8      	mov	r8, r9
 8007e96:	442c      	add	r4, r5
 8007e98:	f818 3b01 	ldrb.w	r3, [r8], #1
 8007e9c:	4601      	mov	r1, r0
 8007e9e:	3b30      	subs	r3, #48	; 0x30
 8007ea0:	220a      	movs	r2, #10
 8007ea2:	4630      	mov	r0, r6
 8007ea4:	f7ff ff8c 	bl	8007dc0 <__multadd>
 8007ea8:	45a0      	cmp	r8, r4
 8007eaa:	d1f5      	bne.n	8007e98 <__s2b+0x4c>
 8007eac:	f1a5 0408 	sub.w	r4, r5, #8
 8007eb0:	444c      	add	r4, r9
 8007eb2:	1b2d      	subs	r5, r5, r4
 8007eb4:	1963      	adds	r3, r4, r5
 8007eb6:	42bb      	cmp	r3, r7
 8007eb8:	db04      	blt.n	8007ec4 <__s2b+0x78>
 8007eba:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007ebe:	340a      	adds	r4, #10
 8007ec0:	2509      	movs	r5, #9
 8007ec2:	e7f6      	b.n	8007eb2 <__s2b+0x66>
 8007ec4:	f814 3b01 	ldrb.w	r3, [r4], #1
 8007ec8:	4601      	mov	r1, r0
 8007eca:	3b30      	subs	r3, #48	; 0x30
 8007ecc:	220a      	movs	r2, #10
 8007ece:	4630      	mov	r0, r6
 8007ed0:	f7ff ff76 	bl	8007dc0 <__multadd>
 8007ed4:	e7ee      	b.n	8007eb4 <__s2b+0x68>
 8007ed6:	bf00      	nop
 8007ed8:	0800a6a1 	.word	0x0800a6a1
 8007edc:	0800a6b2 	.word	0x0800a6b2

08007ee0 <__hi0bits>:
 8007ee0:	0c03      	lsrs	r3, r0, #16
 8007ee2:	041b      	lsls	r3, r3, #16
 8007ee4:	b9d3      	cbnz	r3, 8007f1c <__hi0bits+0x3c>
 8007ee6:	0400      	lsls	r0, r0, #16
 8007ee8:	2310      	movs	r3, #16
 8007eea:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8007eee:	bf04      	itt	eq
 8007ef0:	0200      	lsleq	r0, r0, #8
 8007ef2:	3308      	addeq	r3, #8
 8007ef4:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8007ef8:	bf04      	itt	eq
 8007efa:	0100      	lsleq	r0, r0, #4
 8007efc:	3304      	addeq	r3, #4
 8007efe:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8007f02:	bf04      	itt	eq
 8007f04:	0080      	lsleq	r0, r0, #2
 8007f06:	3302      	addeq	r3, #2
 8007f08:	2800      	cmp	r0, #0
 8007f0a:	db05      	blt.n	8007f18 <__hi0bits+0x38>
 8007f0c:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8007f10:	f103 0301 	add.w	r3, r3, #1
 8007f14:	bf08      	it	eq
 8007f16:	2320      	moveq	r3, #32
 8007f18:	4618      	mov	r0, r3
 8007f1a:	4770      	bx	lr
 8007f1c:	2300      	movs	r3, #0
 8007f1e:	e7e4      	b.n	8007eea <__hi0bits+0xa>

08007f20 <__lo0bits>:
 8007f20:	6803      	ldr	r3, [r0, #0]
 8007f22:	f013 0207 	ands.w	r2, r3, #7
 8007f26:	d00c      	beq.n	8007f42 <__lo0bits+0x22>
 8007f28:	07d9      	lsls	r1, r3, #31
 8007f2a:	d422      	bmi.n	8007f72 <__lo0bits+0x52>
 8007f2c:	079a      	lsls	r2, r3, #30
 8007f2e:	bf49      	itett	mi
 8007f30:	085b      	lsrmi	r3, r3, #1
 8007f32:	089b      	lsrpl	r3, r3, #2
 8007f34:	6003      	strmi	r3, [r0, #0]
 8007f36:	2201      	movmi	r2, #1
 8007f38:	bf5c      	itt	pl
 8007f3a:	6003      	strpl	r3, [r0, #0]
 8007f3c:	2202      	movpl	r2, #2
 8007f3e:	4610      	mov	r0, r2
 8007f40:	4770      	bx	lr
 8007f42:	b299      	uxth	r1, r3
 8007f44:	b909      	cbnz	r1, 8007f4a <__lo0bits+0x2a>
 8007f46:	0c1b      	lsrs	r3, r3, #16
 8007f48:	2210      	movs	r2, #16
 8007f4a:	b2d9      	uxtb	r1, r3
 8007f4c:	b909      	cbnz	r1, 8007f52 <__lo0bits+0x32>
 8007f4e:	3208      	adds	r2, #8
 8007f50:	0a1b      	lsrs	r3, r3, #8
 8007f52:	0719      	lsls	r1, r3, #28
 8007f54:	bf04      	itt	eq
 8007f56:	091b      	lsreq	r3, r3, #4
 8007f58:	3204      	addeq	r2, #4
 8007f5a:	0799      	lsls	r1, r3, #30
 8007f5c:	bf04      	itt	eq
 8007f5e:	089b      	lsreq	r3, r3, #2
 8007f60:	3202      	addeq	r2, #2
 8007f62:	07d9      	lsls	r1, r3, #31
 8007f64:	d403      	bmi.n	8007f6e <__lo0bits+0x4e>
 8007f66:	085b      	lsrs	r3, r3, #1
 8007f68:	f102 0201 	add.w	r2, r2, #1
 8007f6c:	d003      	beq.n	8007f76 <__lo0bits+0x56>
 8007f6e:	6003      	str	r3, [r0, #0]
 8007f70:	e7e5      	b.n	8007f3e <__lo0bits+0x1e>
 8007f72:	2200      	movs	r2, #0
 8007f74:	e7e3      	b.n	8007f3e <__lo0bits+0x1e>
 8007f76:	2220      	movs	r2, #32
 8007f78:	e7e1      	b.n	8007f3e <__lo0bits+0x1e>
	...

08007f7c <__i2b>:
 8007f7c:	b510      	push	{r4, lr}
 8007f7e:	460c      	mov	r4, r1
 8007f80:	2101      	movs	r1, #1
 8007f82:	f7ff febb 	bl	8007cfc <_Balloc>
 8007f86:	4602      	mov	r2, r0
 8007f88:	b928      	cbnz	r0, 8007f96 <__i2b+0x1a>
 8007f8a:	4b05      	ldr	r3, [pc, #20]	; (8007fa0 <__i2b+0x24>)
 8007f8c:	4805      	ldr	r0, [pc, #20]	; (8007fa4 <__i2b+0x28>)
 8007f8e:	f240 1145 	movw	r1, #325	; 0x145
 8007f92:	f001 fc51 	bl	8009838 <__assert_func>
 8007f96:	2301      	movs	r3, #1
 8007f98:	6144      	str	r4, [r0, #20]
 8007f9a:	6103      	str	r3, [r0, #16]
 8007f9c:	bd10      	pop	{r4, pc}
 8007f9e:	bf00      	nop
 8007fa0:	0800a6a1 	.word	0x0800a6a1
 8007fa4:	0800a6b2 	.word	0x0800a6b2

08007fa8 <__multiply>:
 8007fa8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007fac:	4691      	mov	r9, r2
 8007fae:	690a      	ldr	r2, [r1, #16]
 8007fb0:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8007fb4:	429a      	cmp	r2, r3
 8007fb6:	bfb8      	it	lt
 8007fb8:	460b      	movlt	r3, r1
 8007fba:	460c      	mov	r4, r1
 8007fbc:	bfbc      	itt	lt
 8007fbe:	464c      	movlt	r4, r9
 8007fc0:	4699      	movlt	r9, r3
 8007fc2:	6927      	ldr	r7, [r4, #16]
 8007fc4:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8007fc8:	68a3      	ldr	r3, [r4, #8]
 8007fca:	6861      	ldr	r1, [r4, #4]
 8007fcc:	eb07 060a 	add.w	r6, r7, sl
 8007fd0:	42b3      	cmp	r3, r6
 8007fd2:	b085      	sub	sp, #20
 8007fd4:	bfb8      	it	lt
 8007fd6:	3101      	addlt	r1, #1
 8007fd8:	f7ff fe90 	bl	8007cfc <_Balloc>
 8007fdc:	b930      	cbnz	r0, 8007fec <__multiply+0x44>
 8007fde:	4602      	mov	r2, r0
 8007fe0:	4b44      	ldr	r3, [pc, #272]	; (80080f4 <__multiply+0x14c>)
 8007fe2:	4845      	ldr	r0, [pc, #276]	; (80080f8 <__multiply+0x150>)
 8007fe4:	f44f 71b1 	mov.w	r1, #354	; 0x162
 8007fe8:	f001 fc26 	bl	8009838 <__assert_func>
 8007fec:	f100 0514 	add.w	r5, r0, #20
 8007ff0:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8007ff4:	462b      	mov	r3, r5
 8007ff6:	2200      	movs	r2, #0
 8007ff8:	4543      	cmp	r3, r8
 8007ffa:	d321      	bcc.n	8008040 <__multiply+0x98>
 8007ffc:	f104 0314 	add.w	r3, r4, #20
 8008000:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8008004:	f109 0314 	add.w	r3, r9, #20
 8008008:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800800c:	9202      	str	r2, [sp, #8]
 800800e:	1b3a      	subs	r2, r7, r4
 8008010:	3a15      	subs	r2, #21
 8008012:	f022 0203 	bic.w	r2, r2, #3
 8008016:	3204      	adds	r2, #4
 8008018:	f104 0115 	add.w	r1, r4, #21
 800801c:	428f      	cmp	r7, r1
 800801e:	bf38      	it	cc
 8008020:	2204      	movcc	r2, #4
 8008022:	9201      	str	r2, [sp, #4]
 8008024:	9a02      	ldr	r2, [sp, #8]
 8008026:	9303      	str	r3, [sp, #12]
 8008028:	429a      	cmp	r2, r3
 800802a:	d80c      	bhi.n	8008046 <__multiply+0x9e>
 800802c:	2e00      	cmp	r6, #0
 800802e:	dd03      	ble.n	8008038 <__multiply+0x90>
 8008030:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8008034:	2b00      	cmp	r3, #0
 8008036:	d05b      	beq.n	80080f0 <__multiply+0x148>
 8008038:	6106      	str	r6, [r0, #16]
 800803a:	b005      	add	sp, #20
 800803c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008040:	f843 2b04 	str.w	r2, [r3], #4
 8008044:	e7d8      	b.n	8007ff8 <__multiply+0x50>
 8008046:	f8b3 a000 	ldrh.w	sl, [r3]
 800804a:	f1ba 0f00 	cmp.w	sl, #0
 800804e:	d024      	beq.n	800809a <__multiply+0xf2>
 8008050:	f104 0e14 	add.w	lr, r4, #20
 8008054:	46a9      	mov	r9, r5
 8008056:	f04f 0c00 	mov.w	ip, #0
 800805a:	f85e 2b04 	ldr.w	r2, [lr], #4
 800805e:	f8d9 1000 	ldr.w	r1, [r9]
 8008062:	fa1f fb82 	uxth.w	fp, r2
 8008066:	b289      	uxth	r1, r1
 8008068:	fb0a 110b 	mla	r1, sl, fp, r1
 800806c:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8008070:	f8d9 2000 	ldr.w	r2, [r9]
 8008074:	4461      	add	r1, ip
 8008076:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800807a:	fb0a c20b 	mla	r2, sl, fp, ip
 800807e:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8008082:	b289      	uxth	r1, r1
 8008084:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8008088:	4577      	cmp	r7, lr
 800808a:	f849 1b04 	str.w	r1, [r9], #4
 800808e:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8008092:	d8e2      	bhi.n	800805a <__multiply+0xb2>
 8008094:	9a01      	ldr	r2, [sp, #4]
 8008096:	f845 c002 	str.w	ip, [r5, r2]
 800809a:	9a03      	ldr	r2, [sp, #12]
 800809c:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 80080a0:	3304      	adds	r3, #4
 80080a2:	f1b9 0f00 	cmp.w	r9, #0
 80080a6:	d021      	beq.n	80080ec <__multiply+0x144>
 80080a8:	6829      	ldr	r1, [r5, #0]
 80080aa:	f104 0c14 	add.w	ip, r4, #20
 80080ae:	46ae      	mov	lr, r5
 80080b0:	f04f 0a00 	mov.w	sl, #0
 80080b4:	f8bc b000 	ldrh.w	fp, [ip]
 80080b8:	f8be 2002 	ldrh.w	r2, [lr, #2]
 80080bc:	fb09 220b 	mla	r2, r9, fp, r2
 80080c0:	4452      	add	r2, sl
 80080c2:	b289      	uxth	r1, r1
 80080c4:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 80080c8:	f84e 1b04 	str.w	r1, [lr], #4
 80080cc:	f85c 1b04 	ldr.w	r1, [ip], #4
 80080d0:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 80080d4:	f8be 1000 	ldrh.w	r1, [lr]
 80080d8:	fb09 110a 	mla	r1, r9, sl, r1
 80080dc:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 80080e0:	4567      	cmp	r7, ip
 80080e2:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 80080e6:	d8e5      	bhi.n	80080b4 <__multiply+0x10c>
 80080e8:	9a01      	ldr	r2, [sp, #4]
 80080ea:	50a9      	str	r1, [r5, r2]
 80080ec:	3504      	adds	r5, #4
 80080ee:	e799      	b.n	8008024 <__multiply+0x7c>
 80080f0:	3e01      	subs	r6, #1
 80080f2:	e79b      	b.n	800802c <__multiply+0x84>
 80080f4:	0800a6a1 	.word	0x0800a6a1
 80080f8:	0800a6b2 	.word	0x0800a6b2

080080fc <__pow5mult>:
 80080fc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008100:	4615      	mov	r5, r2
 8008102:	f012 0203 	ands.w	r2, r2, #3
 8008106:	4606      	mov	r6, r0
 8008108:	460f      	mov	r7, r1
 800810a:	d007      	beq.n	800811c <__pow5mult+0x20>
 800810c:	4c25      	ldr	r4, [pc, #148]	; (80081a4 <__pow5mult+0xa8>)
 800810e:	3a01      	subs	r2, #1
 8008110:	2300      	movs	r3, #0
 8008112:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8008116:	f7ff fe53 	bl	8007dc0 <__multadd>
 800811a:	4607      	mov	r7, r0
 800811c:	10ad      	asrs	r5, r5, #2
 800811e:	d03d      	beq.n	800819c <__pow5mult+0xa0>
 8008120:	69f4      	ldr	r4, [r6, #28]
 8008122:	b97c      	cbnz	r4, 8008144 <__pow5mult+0x48>
 8008124:	2010      	movs	r0, #16
 8008126:	f7ff fd35 	bl	8007b94 <malloc>
 800812a:	4602      	mov	r2, r0
 800812c:	61f0      	str	r0, [r6, #28]
 800812e:	b928      	cbnz	r0, 800813c <__pow5mult+0x40>
 8008130:	4b1d      	ldr	r3, [pc, #116]	; (80081a8 <__pow5mult+0xac>)
 8008132:	481e      	ldr	r0, [pc, #120]	; (80081ac <__pow5mult+0xb0>)
 8008134:	f240 11b3 	movw	r1, #435	; 0x1b3
 8008138:	f001 fb7e 	bl	8009838 <__assert_func>
 800813c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008140:	6004      	str	r4, [r0, #0]
 8008142:	60c4      	str	r4, [r0, #12]
 8008144:	f8d6 801c 	ldr.w	r8, [r6, #28]
 8008148:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800814c:	b94c      	cbnz	r4, 8008162 <__pow5mult+0x66>
 800814e:	f240 2171 	movw	r1, #625	; 0x271
 8008152:	4630      	mov	r0, r6
 8008154:	f7ff ff12 	bl	8007f7c <__i2b>
 8008158:	2300      	movs	r3, #0
 800815a:	f8c8 0008 	str.w	r0, [r8, #8]
 800815e:	4604      	mov	r4, r0
 8008160:	6003      	str	r3, [r0, #0]
 8008162:	f04f 0900 	mov.w	r9, #0
 8008166:	07eb      	lsls	r3, r5, #31
 8008168:	d50a      	bpl.n	8008180 <__pow5mult+0x84>
 800816a:	4639      	mov	r1, r7
 800816c:	4622      	mov	r2, r4
 800816e:	4630      	mov	r0, r6
 8008170:	f7ff ff1a 	bl	8007fa8 <__multiply>
 8008174:	4639      	mov	r1, r7
 8008176:	4680      	mov	r8, r0
 8008178:	4630      	mov	r0, r6
 800817a:	f7ff fdff 	bl	8007d7c <_Bfree>
 800817e:	4647      	mov	r7, r8
 8008180:	106d      	asrs	r5, r5, #1
 8008182:	d00b      	beq.n	800819c <__pow5mult+0xa0>
 8008184:	6820      	ldr	r0, [r4, #0]
 8008186:	b938      	cbnz	r0, 8008198 <__pow5mult+0x9c>
 8008188:	4622      	mov	r2, r4
 800818a:	4621      	mov	r1, r4
 800818c:	4630      	mov	r0, r6
 800818e:	f7ff ff0b 	bl	8007fa8 <__multiply>
 8008192:	6020      	str	r0, [r4, #0]
 8008194:	f8c0 9000 	str.w	r9, [r0]
 8008198:	4604      	mov	r4, r0
 800819a:	e7e4      	b.n	8008166 <__pow5mult+0x6a>
 800819c:	4638      	mov	r0, r7
 800819e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80081a2:	bf00      	nop
 80081a4:	0800a800 	.word	0x0800a800
 80081a8:	0800a632 	.word	0x0800a632
 80081ac:	0800a6b2 	.word	0x0800a6b2

080081b0 <__lshift>:
 80081b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80081b4:	460c      	mov	r4, r1
 80081b6:	6849      	ldr	r1, [r1, #4]
 80081b8:	6923      	ldr	r3, [r4, #16]
 80081ba:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80081be:	68a3      	ldr	r3, [r4, #8]
 80081c0:	4607      	mov	r7, r0
 80081c2:	4691      	mov	r9, r2
 80081c4:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80081c8:	f108 0601 	add.w	r6, r8, #1
 80081cc:	42b3      	cmp	r3, r6
 80081ce:	db0b      	blt.n	80081e8 <__lshift+0x38>
 80081d0:	4638      	mov	r0, r7
 80081d2:	f7ff fd93 	bl	8007cfc <_Balloc>
 80081d6:	4605      	mov	r5, r0
 80081d8:	b948      	cbnz	r0, 80081ee <__lshift+0x3e>
 80081da:	4602      	mov	r2, r0
 80081dc:	4b28      	ldr	r3, [pc, #160]	; (8008280 <__lshift+0xd0>)
 80081de:	4829      	ldr	r0, [pc, #164]	; (8008284 <__lshift+0xd4>)
 80081e0:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 80081e4:	f001 fb28 	bl	8009838 <__assert_func>
 80081e8:	3101      	adds	r1, #1
 80081ea:	005b      	lsls	r3, r3, #1
 80081ec:	e7ee      	b.n	80081cc <__lshift+0x1c>
 80081ee:	2300      	movs	r3, #0
 80081f0:	f100 0114 	add.w	r1, r0, #20
 80081f4:	f100 0210 	add.w	r2, r0, #16
 80081f8:	4618      	mov	r0, r3
 80081fa:	4553      	cmp	r3, sl
 80081fc:	db33      	blt.n	8008266 <__lshift+0xb6>
 80081fe:	6920      	ldr	r0, [r4, #16]
 8008200:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8008204:	f104 0314 	add.w	r3, r4, #20
 8008208:	f019 091f 	ands.w	r9, r9, #31
 800820c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8008210:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8008214:	d02b      	beq.n	800826e <__lshift+0xbe>
 8008216:	f1c9 0e20 	rsb	lr, r9, #32
 800821a:	468a      	mov	sl, r1
 800821c:	2200      	movs	r2, #0
 800821e:	6818      	ldr	r0, [r3, #0]
 8008220:	fa00 f009 	lsl.w	r0, r0, r9
 8008224:	4310      	orrs	r0, r2
 8008226:	f84a 0b04 	str.w	r0, [sl], #4
 800822a:	f853 2b04 	ldr.w	r2, [r3], #4
 800822e:	459c      	cmp	ip, r3
 8008230:	fa22 f20e 	lsr.w	r2, r2, lr
 8008234:	d8f3      	bhi.n	800821e <__lshift+0x6e>
 8008236:	ebac 0304 	sub.w	r3, ip, r4
 800823a:	3b15      	subs	r3, #21
 800823c:	f023 0303 	bic.w	r3, r3, #3
 8008240:	3304      	adds	r3, #4
 8008242:	f104 0015 	add.w	r0, r4, #21
 8008246:	4584      	cmp	ip, r0
 8008248:	bf38      	it	cc
 800824a:	2304      	movcc	r3, #4
 800824c:	50ca      	str	r2, [r1, r3]
 800824e:	b10a      	cbz	r2, 8008254 <__lshift+0xa4>
 8008250:	f108 0602 	add.w	r6, r8, #2
 8008254:	3e01      	subs	r6, #1
 8008256:	4638      	mov	r0, r7
 8008258:	612e      	str	r6, [r5, #16]
 800825a:	4621      	mov	r1, r4
 800825c:	f7ff fd8e 	bl	8007d7c <_Bfree>
 8008260:	4628      	mov	r0, r5
 8008262:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008266:	f842 0f04 	str.w	r0, [r2, #4]!
 800826a:	3301      	adds	r3, #1
 800826c:	e7c5      	b.n	80081fa <__lshift+0x4a>
 800826e:	3904      	subs	r1, #4
 8008270:	f853 2b04 	ldr.w	r2, [r3], #4
 8008274:	f841 2f04 	str.w	r2, [r1, #4]!
 8008278:	459c      	cmp	ip, r3
 800827a:	d8f9      	bhi.n	8008270 <__lshift+0xc0>
 800827c:	e7ea      	b.n	8008254 <__lshift+0xa4>
 800827e:	bf00      	nop
 8008280:	0800a6a1 	.word	0x0800a6a1
 8008284:	0800a6b2 	.word	0x0800a6b2

08008288 <__mcmp>:
 8008288:	b530      	push	{r4, r5, lr}
 800828a:	6902      	ldr	r2, [r0, #16]
 800828c:	690c      	ldr	r4, [r1, #16]
 800828e:	1b12      	subs	r2, r2, r4
 8008290:	d10e      	bne.n	80082b0 <__mcmp+0x28>
 8008292:	f100 0314 	add.w	r3, r0, #20
 8008296:	3114      	adds	r1, #20
 8008298:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800829c:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 80082a0:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 80082a4:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 80082a8:	42a5      	cmp	r5, r4
 80082aa:	d003      	beq.n	80082b4 <__mcmp+0x2c>
 80082ac:	d305      	bcc.n	80082ba <__mcmp+0x32>
 80082ae:	2201      	movs	r2, #1
 80082b0:	4610      	mov	r0, r2
 80082b2:	bd30      	pop	{r4, r5, pc}
 80082b4:	4283      	cmp	r3, r0
 80082b6:	d3f3      	bcc.n	80082a0 <__mcmp+0x18>
 80082b8:	e7fa      	b.n	80082b0 <__mcmp+0x28>
 80082ba:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80082be:	e7f7      	b.n	80082b0 <__mcmp+0x28>

080082c0 <__mdiff>:
 80082c0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80082c4:	460c      	mov	r4, r1
 80082c6:	4606      	mov	r6, r0
 80082c8:	4611      	mov	r1, r2
 80082ca:	4620      	mov	r0, r4
 80082cc:	4690      	mov	r8, r2
 80082ce:	f7ff ffdb 	bl	8008288 <__mcmp>
 80082d2:	1e05      	subs	r5, r0, #0
 80082d4:	d110      	bne.n	80082f8 <__mdiff+0x38>
 80082d6:	4629      	mov	r1, r5
 80082d8:	4630      	mov	r0, r6
 80082da:	f7ff fd0f 	bl	8007cfc <_Balloc>
 80082de:	b930      	cbnz	r0, 80082ee <__mdiff+0x2e>
 80082e0:	4b3a      	ldr	r3, [pc, #232]	; (80083cc <__mdiff+0x10c>)
 80082e2:	4602      	mov	r2, r0
 80082e4:	f240 2137 	movw	r1, #567	; 0x237
 80082e8:	4839      	ldr	r0, [pc, #228]	; (80083d0 <__mdiff+0x110>)
 80082ea:	f001 faa5 	bl	8009838 <__assert_func>
 80082ee:	2301      	movs	r3, #1
 80082f0:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80082f4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80082f8:	bfa4      	itt	ge
 80082fa:	4643      	movge	r3, r8
 80082fc:	46a0      	movge	r8, r4
 80082fe:	4630      	mov	r0, r6
 8008300:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8008304:	bfa6      	itte	ge
 8008306:	461c      	movge	r4, r3
 8008308:	2500      	movge	r5, #0
 800830a:	2501      	movlt	r5, #1
 800830c:	f7ff fcf6 	bl	8007cfc <_Balloc>
 8008310:	b920      	cbnz	r0, 800831c <__mdiff+0x5c>
 8008312:	4b2e      	ldr	r3, [pc, #184]	; (80083cc <__mdiff+0x10c>)
 8008314:	4602      	mov	r2, r0
 8008316:	f240 2145 	movw	r1, #581	; 0x245
 800831a:	e7e5      	b.n	80082e8 <__mdiff+0x28>
 800831c:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8008320:	6926      	ldr	r6, [r4, #16]
 8008322:	60c5      	str	r5, [r0, #12]
 8008324:	f104 0914 	add.w	r9, r4, #20
 8008328:	f108 0514 	add.w	r5, r8, #20
 800832c:	f100 0e14 	add.w	lr, r0, #20
 8008330:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8008334:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8008338:	f108 0210 	add.w	r2, r8, #16
 800833c:	46f2      	mov	sl, lr
 800833e:	2100      	movs	r1, #0
 8008340:	f859 3b04 	ldr.w	r3, [r9], #4
 8008344:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8008348:	fa11 f88b 	uxtah	r8, r1, fp
 800834c:	b299      	uxth	r1, r3
 800834e:	0c1b      	lsrs	r3, r3, #16
 8008350:	eba8 0801 	sub.w	r8, r8, r1
 8008354:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8008358:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800835c:	fa1f f888 	uxth.w	r8, r8
 8008360:	1419      	asrs	r1, r3, #16
 8008362:	454e      	cmp	r6, r9
 8008364:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8008368:	f84a 3b04 	str.w	r3, [sl], #4
 800836c:	d8e8      	bhi.n	8008340 <__mdiff+0x80>
 800836e:	1b33      	subs	r3, r6, r4
 8008370:	3b15      	subs	r3, #21
 8008372:	f023 0303 	bic.w	r3, r3, #3
 8008376:	3304      	adds	r3, #4
 8008378:	3415      	adds	r4, #21
 800837a:	42a6      	cmp	r6, r4
 800837c:	bf38      	it	cc
 800837e:	2304      	movcc	r3, #4
 8008380:	441d      	add	r5, r3
 8008382:	4473      	add	r3, lr
 8008384:	469e      	mov	lr, r3
 8008386:	462e      	mov	r6, r5
 8008388:	4566      	cmp	r6, ip
 800838a:	d30e      	bcc.n	80083aa <__mdiff+0xea>
 800838c:	f10c 0203 	add.w	r2, ip, #3
 8008390:	1b52      	subs	r2, r2, r5
 8008392:	f022 0203 	bic.w	r2, r2, #3
 8008396:	3d03      	subs	r5, #3
 8008398:	45ac      	cmp	ip, r5
 800839a:	bf38      	it	cc
 800839c:	2200      	movcc	r2, #0
 800839e:	4413      	add	r3, r2
 80083a0:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 80083a4:	b17a      	cbz	r2, 80083c6 <__mdiff+0x106>
 80083a6:	6107      	str	r7, [r0, #16]
 80083a8:	e7a4      	b.n	80082f4 <__mdiff+0x34>
 80083aa:	f856 8b04 	ldr.w	r8, [r6], #4
 80083ae:	fa11 f288 	uxtah	r2, r1, r8
 80083b2:	1414      	asrs	r4, r2, #16
 80083b4:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 80083b8:	b292      	uxth	r2, r2
 80083ba:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 80083be:	f84e 2b04 	str.w	r2, [lr], #4
 80083c2:	1421      	asrs	r1, r4, #16
 80083c4:	e7e0      	b.n	8008388 <__mdiff+0xc8>
 80083c6:	3f01      	subs	r7, #1
 80083c8:	e7ea      	b.n	80083a0 <__mdiff+0xe0>
 80083ca:	bf00      	nop
 80083cc:	0800a6a1 	.word	0x0800a6a1
 80083d0:	0800a6b2 	.word	0x0800a6b2

080083d4 <__ulp>:
 80083d4:	b082      	sub	sp, #8
 80083d6:	ed8d 0b00 	vstr	d0, [sp]
 80083da:	9a01      	ldr	r2, [sp, #4]
 80083dc:	4b0f      	ldr	r3, [pc, #60]	; (800841c <__ulp+0x48>)
 80083de:	4013      	ands	r3, r2
 80083e0:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 80083e4:	2b00      	cmp	r3, #0
 80083e6:	dc08      	bgt.n	80083fa <__ulp+0x26>
 80083e8:	425b      	negs	r3, r3
 80083ea:	f1b3 7fa0 	cmp.w	r3, #20971520	; 0x1400000
 80083ee:	ea4f 5223 	mov.w	r2, r3, asr #20
 80083f2:	da04      	bge.n	80083fe <__ulp+0x2a>
 80083f4:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80083f8:	4113      	asrs	r3, r2
 80083fa:	2200      	movs	r2, #0
 80083fc:	e008      	b.n	8008410 <__ulp+0x3c>
 80083fe:	f1a2 0314 	sub.w	r3, r2, #20
 8008402:	2b1e      	cmp	r3, #30
 8008404:	bfda      	itte	le
 8008406:	f04f 4200 	movle.w	r2, #2147483648	; 0x80000000
 800840a:	40da      	lsrle	r2, r3
 800840c:	2201      	movgt	r2, #1
 800840e:	2300      	movs	r3, #0
 8008410:	4619      	mov	r1, r3
 8008412:	4610      	mov	r0, r2
 8008414:	ec41 0b10 	vmov	d0, r0, r1
 8008418:	b002      	add	sp, #8
 800841a:	4770      	bx	lr
 800841c:	7ff00000 	.word	0x7ff00000

08008420 <__b2d>:
 8008420:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008424:	6906      	ldr	r6, [r0, #16]
 8008426:	f100 0814 	add.w	r8, r0, #20
 800842a:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800842e:	1f37      	subs	r7, r6, #4
 8008430:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8008434:	4610      	mov	r0, r2
 8008436:	f7ff fd53 	bl	8007ee0 <__hi0bits>
 800843a:	f1c0 0320 	rsb	r3, r0, #32
 800843e:	280a      	cmp	r0, #10
 8008440:	600b      	str	r3, [r1, #0]
 8008442:	491b      	ldr	r1, [pc, #108]	; (80084b0 <__b2d+0x90>)
 8008444:	dc15      	bgt.n	8008472 <__b2d+0x52>
 8008446:	f1c0 0c0b 	rsb	ip, r0, #11
 800844a:	fa22 f30c 	lsr.w	r3, r2, ip
 800844e:	45b8      	cmp	r8, r7
 8008450:	ea43 0501 	orr.w	r5, r3, r1
 8008454:	bf34      	ite	cc
 8008456:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800845a:	2300      	movcs	r3, #0
 800845c:	3015      	adds	r0, #21
 800845e:	fa02 f000 	lsl.w	r0, r2, r0
 8008462:	fa23 f30c 	lsr.w	r3, r3, ip
 8008466:	4303      	orrs	r3, r0
 8008468:	461c      	mov	r4, r3
 800846a:	ec45 4b10 	vmov	d0, r4, r5
 800846e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008472:	45b8      	cmp	r8, r7
 8008474:	bf3a      	itte	cc
 8008476:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800847a:	f1a6 0708 	subcc.w	r7, r6, #8
 800847e:	2300      	movcs	r3, #0
 8008480:	380b      	subs	r0, #11
 8008482:	d012      	beq.n	80084aa <__b2d+0x8a>
 8008484:	f1c0 0120 	rsb	r1, r0, #32
 8008488:	fa23 f401 	lsr.w	r4, r3, r1
 800848c:	4082      	lsls	r2, r0
 800848e:	4322      	orrs	r2, r4
 8008490:	4547      	cmp	r7, r8
 8008492:	f042 557f 	orr.w	r5, r2, #1069547520	; 0x3fc00000
 8008496:	bf8c      	ite	hi
 8008498:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 800849c:	2200      	movls	r2, #0
 800849e:	4083      	lsls	r3, r0
 80084a0:	40ca      	lsrs	r2, r1
 80084a2:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 80084a6:	4313      	orrs	r3, r2
 80084a8:	e7de      	b.n	8008468 <__b2d+0x48>
 80084aa:	ea42 0501 	orr.w	r5, r2, r1
 80084ae:	e7db      	b.n	8008468 <__b2d+0x48>
 80084b0:	3ff00000 	.word	0x3ff00000

080084b4 <__d2b>:
 80084b4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80084b8:	460f      	mov	r7, r1
 80084ba:	2101      	movs	r1, #1
 80084bc:	ec59 8b10 	vmov	r8, r9, d0
 80084c0:	4616      	mov	r6, r2
 80084c2:	f7ff fc1b 	bl	8007cfc <_Balloc>
 80084c6:	4604      	mov	r4, r0
 80084c8:	b930      	cbnz	r0, 80084d8 <__d2b+0x24>
 80084ca:	4602      	mov	r2, r0
 80084cc:	4b24      	ldr	r3, [pc, #144]	; (8008560 <__d2b+0xac>)
 80084ce:	4825      	ldr	r0, [pc, #148]	; (8008564 <__d2b+0xb0>)
 80084d0:	f240 310f 	movw	r1, #783	; 0x30f
 80084d4:	f001 f9b0 	bl	8009838 <__assert_func>
 80084d8:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80084dc:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80084e0:	bb2d      	cbnz	r5, 800852e <__d2b+0x7a>
 80084e2:	9301      	str	r3, [sp, #4]
 80084e4:	f1b8 0300 	subs.w	r3, r8, #0
 80084e8:	d026      	beq.n	8008538 <__d2b+0x84>
 80084ea:	4668      	mov	r0, sp
 80084ec:	9300      	str	r3, [sp, #0]
 80084ee:	f7ff fd17 	bl	8007f20 <__lo0bits>
 80084f2:	e9dd 1200 	ldrd	r1, r2, [sp]
 80084f6:	b1e8      	cbz	r0, 8008534 <__d2b+0x80>
 80084f8:	f1c0 0320 	rsb	r3, r0, #32
 80084fc:	fa02 f303 	lsl.w	r3, r2, r3
 8008500:	430b      	orrs	r3, r1
 8008502:	40c2      	lsrs	r2, r0
 8008504:	6163      	str	r3, [r4, #20]
 8008506:	9201      	str	r2, [sp, #4]
 8008508:	9b01      	ldr	r3, [sp, #4]
 800850a:	61a3      	str	r3, [r4, #24]
 800850c:	2b00      	cmp	r3, #0
 800850e:	bf14      	ite	ne
 8008510:	2202      	movne	r2, #2
 8008512:	2201      	moveq	r2, #1
 8008514:	6122      	str	r2, [r4, #16]
 8008516:	b1bd      	cbz	r5, 8008548 <__d2b+0x94>
 8008518:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800851c:	4405      	add	r5, r0
 800851e:	603d      	str	r5, [r7, #0]
 8008520:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8008524:	6030      	str	r0, [r6, #0]
 8008526:	4620      	mov	r0, r4
 8008528:	b003      	add	sp, #12
 800852a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800852e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8008532:	e7d6      	b.n	80084e2 <__d2b+0x2e>
 8008534:	6161      	str	r1, [r4, #20]
 8008536:	e7e7      	b.n	8008508 <__d2b+0x54>
 8008538:	a801      	add	r0, sp, #4
 800853a:	f7ff fcf1 	bl	8007f20 <__lo0bits>
 800853e:	9b01      	ldr	r3, [sp, #4]
 8008540:	6163      	str	r3, [r4, #20]
 8008542:	3020      	adds	r0, #32
 8008544:	2201      	movs	r2, #1
 8008546:	e7e5      	b.n	8008514 <__d2b+0x60>
 8008548:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800854c:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8008550:	6038      	str	r0, [r7, #0]
 8008552:	6918      	ldr	r0, [r3, #16]
 8008554:	f7ff fcc4 	bl	8007ee0 <__hi0bits>
 8008558:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800855c:	e7e2      	b.n	8008524 <__d2b+0x70>
 800855e:	bf00      	nop
 8008560:	0800a6a1 	.word	0x0800a6a1
 8008564:	0800a6b2 	.word	0x0800a6b2

08008568 <__ratio>:
 8008568:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800856c:	4688      	mov	r8, r1
 800856e:	4669      	mov	r1, sp
 8008570:	4681      	mov	r9, r0
 8008572:	f7ff ff55 	bl	8008420 <__b2d>
 8008576:	a901      	add	r1, sp, #4
 8008578:	4640      	mov	r0, r8
 800857a:	ec55 4b10 	vmov	r4, r5, d0
 800857e:	f7ff ff4f 	bl	8008420 <__b2d>
 8008582:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8008586:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800858a:	eba3 0c02 	sub.w	ip, r3, r2
 800858e:	e9dd 3200 	ldrd	r3, r2, [sp]
 8008592:	1a9b      	subs	r3, r3, r2
 8008594:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 8008598:	ec51 0b10 	vmov	r0, r1, d0
 800859c:	2b00      	cmp	r3, #0
 800859e:	bfd6      	itet	le
 80085a0:	460a      	movle	r2, r1
 80085a2:	462a      	movgt	r2, r5
 80085a4:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 80085a8:	468b      	mov	fp, r1
 80085aa:	462f      	mov	r7, r5
 80085ac:	bfd4      	ite	le
 80085ae:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 80085b2:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 80085b6:	4620      	mov	r0, r4
 80085b8:	ee10 2a10 	vmov	r2, s0
 80085bc:	465b      	mov	r3, fp
 80085be:	4639      	mov	r1, r7
 80085c0:	f7f8 f944 	bl	800084c <__aeabi_ddiv>
 80085c4:	ec41 0b10 	vmov	d0, r0, r1
 80085c8:	b003      	add	sp, #12
 80085ca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080085ce <__copybits>:
 80085ce:	3901      	subs	r1, #1
 80085d0:	b570      	push	{r4, r5, r6, lr}
 80085d2:	1149      	asrs	r1, r1, #5
 80085d4:	6914      	ldr	r4, [r2, #16]
 80085d6:	3101      	adds	r1, #1
 80085d8:	f102 0314 	add.w	r3, r2, #20
 80085dc:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 80085e0:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 80085e4:	1f05      	subs	r5, r0, #4
 80085e6:	42a3      	cmp	r3, r4
 80085e8:	d30c      	bcc.n	8008604 <__copybits+0x36>
 80085ea:	1aa3      	subs	r3, r4, r2
 80085ec:	3b11      	subs	r3, #17
 80085ee:	f023 0303 	bic.w	r3, r3, #3
 80085f2:	3211      	adds	r2, #17
 80085f4:	42a2      	cmp	r2, r4
 80085f6:	bf88      	it	hi
 80085f8:	2300      	movhi	r3, #0
 80085fa:	4418      	add	r0, r3
 80085fc:	2300      	movs	r3, #0
 80085fe:	4288      	cmp	r0, r1
 8008600:	d305      	bcc.n	800860e <__copybits+0x40>
 8008602:	bd70      	pop	{r4, r5, r6, pc}
 8008604:	f853 6b04 	ldr.w	r6, [r3], #4
 8008608:	f845 6f04 	str.w	r6, [r5, #4]!
 800860c:	e7eb      	b.n	80085e6 <__copybits+0x18>
 800860e:	f840 3b04 	str.w	r3, [r0], #4
 8008612:	e7f4      	b.n	80085fe <__copybits+0x30>

08008614 <__any_on>:
 8008614:	f100 0214 	add.w	r2, r0, #20
 8008618:	6900      	ldr	r0, [r0, #16]
 800861a:	114b      	asrs	r3, r1, #5
 800861c:	4298      	cmp	r0, r3
 800861e:	b510      	push	{r4, lr}
 8008620:	db11      	blt.n	8008646 <__any_on+0x32>
 8008622:	dd0a      	ble.n	800863a <__any_on+0x26>
 8008624:	f011 011f 	ands.w	r1, r1, #31
 8008628:	d007      	beq.n	800863a <__any_on+0x26>
 800862a:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800862e:	fa24 f001 	lsr.w	r0, r4, r1
 8008632:	fa00 f101 	lsl.w	r1, r0, r1
 8008636:	428c      	cmp	r4, r1
 8008638:	d10b      	bne.n	8008652 <__any_on+0x3e>
 800863a:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800863e:	4293      	cmp	r3, r2
 8008640:	d803      	bhi.n	800864a <__any_on+0x36>
 8008642:	2000      	movs	r0, #0
 8008644:	bd10      	pop	{r4, pc}
 8008646:	4603      	mov	r3, r0
 8008648:	e7f7      	b.n	800863a <__any_on+0x26>
 800864a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800864e:	2900      	cmp	r1, #0
 8008650:	d0f5      	beq.n	800863e <__any_on+0x2a>
 8008652:	2001      	movs	r0, #1
 8008654:	e7f6      	b.n	8008644 <__any_on+0x30>

08008656 <sulp>:
 8008656:	b570      	push	{r4, r5, r6, lr}
 8008658:	4604      	mov	r4, r0
 800865a:	460d      	mov	r5, r1
 800865c:	ec45 4b10 	vmov	d0, r4, r5
 8008660:	4616      	mov	r6, r2
 8008662:	f7ff feb7 	bl	80083d4 <__ulp>
 8008666:	ec51 0b10 	vmov	r0, r1, d0
 800866a:	b17e      	cbz	r6, 800868c <sulp+0x36>
 800866c:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8008670:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8008674:	2b00      	cmp	r3, #0
 8008676:	dd09      	ble.n	800868c <sulp+0x36>
 8008678:	051b      	lsls	r3, r3, #20
 800867a:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 800867e:	2400      	movs	r4, #0
 8008680:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 8008684:	4622      	mov	r2, r4
 8008686:	462b      	mov	r3, r5
 8008688:	f7f7 ffb6 	bl	80005f8 <__aeabi_dmul>
 800868c:	bd70      	pop	{r4, r5, r6, pc}
	...

08008690 <_strtod_l>:
 8008690:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008694:	ed2d 8b02 	vpush	{d8}
 8008698:	b09b      	sub	sp, #108	; 0x6c
 800869a:	4604      	mov	r4, r0
 800869c:	9213      	str	r2, [sp, #76]	; 0x4c
 800869e:	2200      	movs	r2, #0
 80086a0:	9216      	str	r2, [sp, #88]	; 0x58
 80086a2:	460d      	mov	r5, r1
 80086a4:	f04f 0800 	mov.w	r8, #0
 80086a8:	f04f 0900 	mov.w	r9, #0
 80086ac:	460a      	mov	r2, r1
 80086ae:	9215      	str	r2, [sp, #84]	; 0x54
 80086b0:	7811      	ldrb	r1, [r2, #0]
 80086b2:	292b      	cmp	r1, #43	; 0x2b
 80086b4:	d04c      	beq.n	8008750 <_strtod_l+0xc0>
 80086b6:	d83a      	bhi.n	800872e <_strtod_l+0x9e>
 80086b8:	290d      	cmp	r1, #13
 80086ba:	d834      	bhi.n	8008726 <_strtod_l+0x96>
 80086bc:	2908      	cmp	r1, #8
 80086be:	d834      	bhi.n	800872a <_strtod_l+0x9a>
 80086c0:	2900      	cmp	r1, #0
 80086c2:	d03d      	beq.n	8008740 <_strtod_l+0xb0>
 80086c4:	2200      	movs	r2, #0
 80086c6:	920a      	str	r2, [sp, #40]	; 0x28
 80086c8:	9e15      	ldr	r6, [sp, #84]	; 0x54
 80086ca:	7832      	ldrb	r2, [r6, #0]
 80086cc:	2a30      	cmp	r2, #48	; 0x30
 80086ce:	f040 80b4 	bne.w	800883a <_strtod_l+0x1aa>
 80086d2:	7872      	ldrb	r2, [r6, #1]
 80086d4:	f002 02df 	and.w	r2, r2, #223	; 0xdf
 80086d8:	2a58      	cmp	r2, #88	; 0x58
 80086da:	d170      	bne.n	80087be <_strtod_l+0x12e>
 80086dc:	9302      	str	r3, [sp, #8]
 80086de:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80086e0:	9301      	str	r3, [sp, #4]
 80086e2:	ab16      	add	r3, sp, #88	; 0x58
 80086e4:	9300      	str	r3, [sp, #0]
 80086e6:	4a8e      	ldr	r2, [pc, #568]	; (8008920 <_strtod_l+0x290>)
 80086e8:	ab17      	add	r3, sp, #92	; 0x5c
 80086ea:	a915      	add	r1, sp, #84	; 0x54
 80086ec:	4620      	mov	r0, r4
 80086ee:	f001 f93f 	bl	8009970 <__gethex>
 80086f2:	f010 070f 	ands.w	r7, r0, #15
 80086f6:	4605      	mov	r5, r0
 80086f8:	d005      	beq.n	8008706 <_strtod_l+0x76>
 80086fa:	2f06      	cmp	r7, #6
 80086fc:	d12a      	bne.n	8008754 <_strtod_l+0xc4>
 80086fe:	3601      	adds	r6, #1
 8008700:	2300      	movs	r3, #0
 8008702:	9615      	str	r6, [sp, #84]	; 0x54
 8008704:	930a      	str	r3, [sp, #40]	; 0x28
 8008706:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8008708:	2b00      	cmp	r3, #0
 800870a:	f040 857f 	bne.w	800920c <_strtod_l+0xb7c>
 800870e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008710:	b1db      	cbz	r3, 800874a <_strtod_l+0xba>
 8008712:	4642      	mov	r2, r8
 8008714:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8008718:	ec43 2b10 	vmov	d0, r2, r3
 800871c:	b01b      	add	sp, #108	; 0x6c
 800871e:	ecbd 8b02 	vpop	{d8}
 8008722:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008726:	2920      	cmp	r1, #32
 8008728:	d1cc      	bne.n	80086c4 <_strtod_l+0x34>
 800872a:	3201      	adds	r2, #1
 800872c:	e7bf      	b.n	80086ae <_strtod_l+0x1e>
 800872e:	292d      	cmp	r1, #45	; 0x2d
 8008730:	d1c8      	bne.n	80086c4 <_strtod_l+0x34>
 8008732:	2101      	movs	r1, #1
 8008734:	910a      	str	r1, [sp, #40]	; 0x28
 8008736:	1c51      	adds	r1, r2, #1
 8008738:	9115      	str	r1, [sp, #84]	; 0x54
 800873a:	7852      	ldrb	r2, [r2, #1]
 800873c:	2a00      	cmp	r2, #0
 800873e:	d1c3      	bne.n	80086c8 <_strtod_l+0x38>
 8008740:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8008742:	9515      	str	r5, [sp, #84]	; 0x54
 8008744:	2b00      	cmp	r3, #0
 8008746:	f040 855f 	bne.w	8009208 <_strtod_l+0xb78>
 800874a:	4642      	mov	r2, r8
 800874c:	464b      	mov	r3, r9
 800874e:	e7e3      	b.n	8008718 <_strtod_l+0x88>
 8008750:	2100      	movs	r1, #0
 8008752:	e7ef      	b.n	8008734 <_strtod_l+0xa4>
 8008754:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8008756:	b13a      	cbz	r2, 8008768 <_strtod_l+0xd8>
 8008758:	2135      	movs	r1, #53	; 0x35
 800875a:	a818      	add	r0, sp, #96	; 0x60
 800875c:	f7ff ff37 	bl	80085ce <__copybits>
 8008760:	9916      	ldr	r1, [sp, #88]	; 0x58
 8008762:	4620      	mov	r0, r4
 8008764:	f7ff fb0a 	bl	8007d7c <_Bfree>
 8008768:	3f01      	subs	r7, #1
 800876a:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800876c:	2f04      	cmp	r7, #4
 800876e:	d806      	bhi.n	800877e <_strtod_l+0xee>
 8008770:	e8df f007 	tbb	[pc, r7]
 8008774:	201d0314 	.word	0x201d0314
 8008778:	14          	.byte	0x14
 8008779:	00          	.byte	0x00
 800877a:	e9dd 8918 	ldrd	r8, r9, [sp, #96]	; 0x60
 800877e:	05e9      	lsls	r1, r5, #23
 8008780:	bf48      	it	mi
 8008782:	f049 4900 	orrmi.w	r9, r9, #2147483648	; 0x80000000
 8008786:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800878a:	0d1b      	lsrs	r3, r3, #20
 800878c:	051b      	lsls	r3, r3, #20
 800878e:	2b00      	cmp	r3, #0
 8008790:	d1b9      	bne.n	8008706 <_strtod_l+0x76>
 8008792:	f7fe fb07 	bl	8006da4 <__errno>
 8008796:	2322      	movs	r3, #34	; 0x22
 8008798:	6003      	str	r3, [r0, #0]
 800879a:	e7b4      	b.n	8008706 <_strtod_l+0x76>
 800879c:	e9dd 8318 	ldrd	r8, r3, [sp, #96]	; 0x60
 80087a0:	f202 4233 	addw	r2, r2, #1075	; 0x433
 80087a4:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 80087a8:	ea43 5902 	orr.w	r9, r3, r2, lsl #20
 80087ac:	e7e7      	b.n	800877e <_strtod_l+0xee>
 80087ae:	f8df 9178 	ldr.w	r9, [pc, #376]	; 8008928 <_strtod_l+0x298>
 80087b2:	e7e4      	b.n	800877e <_strtod_l+0xee>
 80087b4:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
 80087b8:	f04f 38ff 	mov.w	r8, #4294967295	; 0xffffffff
 80087bc:	e7df      	b.n	800877e <_strtod_l+0xee>
 80087be:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80087c0:	1c5a      	adds	r2, r3, #1
 80087c2:	9215      	str	r2, [sp, #84]	; 0x54
 80087c4:	785b      	ldrb	r3, [r3, #1]
 80087c6:	2b30      	cmp	r3, #48	; 0x30
 80087c8:	d0f9      	beq.n	80087be <_strtod_l+0x12e>
 80087ca:	2b00      	cmp	r3, #0
 80087cc:	d09b      	beq.n	8008706 <_strtod_l+0x76>
 80087ce:	2301      	movs	r3, #1
 80087d0:	f04f 0a00 	mov.w	sl, #0
 80087d4:	9304      	str	r3, [sp, #16]
 80087d6:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80087d8:	930b      	str	r3, [sp, #44]	; 0x2c
 80087da:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
 80087de:	46d3      	mov	fp, sl
 80087e0:	220a      	movs	r2, #10
 80087e2:	9815      	ldr	r0, [sp, #84]	; 0x54
 80087e4:	7806      	ldrb	r6, [r0, #0]
 80087e6:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 80087ea:	b2d9      	uxtb	r1, r3
 80087ec:	2909      	cmp	r1, #9
 80087ee:	d926      	bls.n	800883e <_strtod_l+0x1ae>
 80087f0:	494c      	ldr	r1, [pc, #304]	; (8008924 <_strtod_l+0x294>)
 80087f2:	2201      	movs	r2, #1
 80087f4:	f000 ffe6 	bl	80097c4 <strncmp>
 80087f8:	2800      	cmp	r0, #0
 80087fa:	d030      	beq.n	800885e <_strtod_l+0x1ce>
 80087fc:	2000      	movs	r0, #0
 80087fe:	4632      	mov	r2, r6
 8008800:	9005      	str	r0, [sp, #20]
 8008802:	465e      	mov	r6, fp
 8008804:	4603      	mov	r3, r0
 8008806:	2a65      	cmp	r2, #101	; 0x65
 8008808:	d001      	beq.n	800880e <_strtod_l+0x17e>
 800880a:	2a45      	cmp	r2, #69	; 0x45
 800880c:	d113      	bne.n	8008836 <_strtod_l+0x1a6>
 800880e:	b91e      	cbnz	r6, 8008818 <_strtod_l+0x188>
 8008810:	9a04      	ldr	r2, [sp, #16]
 8008812:	4302      	orrs	r2, r0
 8008814:	d094      	beq.n	8008740 <_strtod_l+0xb0>
 8008816:	2600      	movs	r6, #0
 8008818:	9d15      	ldr	r5, [sp, #84]	; 0x54
 800881a:	1c6a      	adds	r2, r5, #1
 800881c:	9215      	str	r2, [sp, #84]	; 0x54
 800881e:	786a      	ldrb	r2, [r5, #1]
 8008820:	2a2b      	cmp	r2, #43	; 0x2b
 8008822:	d074      	beq.n	800890e <_strtod_l+0x27e>
 8008824:	2a2d      	cmp	r2, #45	; 0x2d
 8008826:	d078      	beq.n	800891a <_strtod_l+0x28a>
 8008828:	f04f 0c00 	mov.w	ip, #0
 800882c:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 8008830:	2909      	cmp	r1, #9
 8008832:	d97f      	bls.n	8008934 <_strtod_l+0x2a4>
 8008834:	9515      	str	r5, [sp, #84]	; 0x54
 8008836:	2700      	movs	r7, #0
 8008838:	e09e      	b.n	8008978 <_strtod_l+0x2e8>
 800883a:	2300      	movs	r3, #0
 800883c:	e7c8      	b.n	80087d0 <_strtod_l+0x140>
 800883e:	f1bb 0f08 	cmp.w	fp, #8
 8008842:	bfd8      	it	le
 8008844:	9909      	ldrle	r1, [sp, #36]	; 0x24
 8008846:	f100 0001 	add.w	r0, r0, #1
 800884a:	bfda      	itte	le
 800884c:	fb02 3301 	mlale	r3, r2, r1, r3
 8008850:	9309      	strle	r3, [sp, #36]	; 0x24
 8008852:	fb02 3a0a 	mlagt	sl, r2, sl, r3
 8008856:	f10b 0b01 	add.w	fp, fp, #1
 800885a:	9015      	str	r0, [sp, #84]	; 0x54
 800885c:	e7c1      	b.n	80087e2 <_strtod_l+0x152>
 800885e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008860:	1c5a      	adds	r2, r3, #1
 8008862:	9215      	str	r2, [sp, #84]	; 0x54
 8008864:	785a      	ldrb	r2, [r3, #1]
 8008866:	f1bb 0f00 	cmp.w	fp, #0
 800886a:	d037      	beq.n	80088dc <_strtod_l+0x24c>
 800886c:	9005      	str	r0, [sp, #20]
 800886e:	465e      	mov	r6, fp
 8008870:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 8008874:	2b09      	cmp	r3, #9
 8008876:	d912      	bls.n	800889e <_strtod_l+0x20e>
 8008878:	2301      	movs	r3, #1
 800887a:	e7c4      	b.n	8008806 <_strtod_l+0x176>
 800887c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800887e:	1c5a      	adds	r2, r3, #1
 8008880:	9215      	str	r2, [sp, #84]	; 0x54
 8008882:	785a      	ldrb	r2, [r3, #1]
 8008884:	3001      	adds	r0, #1
 8008886:	2a30      	cmp	r2, #48	; 0x30
 8008888:	d0f8      	beq.n	800887c <_strtod_l+0x1ec>
 800888a:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 800888e:	2b08      	cmp	r3, #8
 8008890:	f200 84c1 	bhi.w	8009216 <_strtod_l+0xb86>
 8008894:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008896:	9005      	str	r0, [sp, #20]
 8008898:	2000      	movs	r0, #0
 800889a:	930b      	str	r3, [sp, #44]	; 0x2c
 800889c:	4606      	mov	r6, r0
 800889e:	3a30      	subs	r2, #48	; 0x30
 80088a0:	f100 0301 	add.w	r3, r0, #1
 80088a4:	d014      	beq.n	80088d0 <_strtod_l+0x240>
 80088a6:	9905      	ldr	r1, [sp, #20]
 80088a8:	4419      	add	r1, r3
 80088aa:	9105      	str	r1, [sp, #20]
 80088ac:	4633      	mov	r3, r6
 80088ae:	eb00 0c06 	add.w	ip, r0, r6
 80088b2:	210a      	movs	r1, #10
 80088b4:	4563      	cmp	r3, ip
 80088b6:	d113      	bne.n	80088e0 <_strtod_l+0x250>
 80088b8:	1833      	adds	r3, r6, r0
 80088ba:	2b08      	cmp	r3, #8
 80088bc:	f106 0601 	add.w	r6, r6, #1
 80088c0:	4406      	add	r6, r0
 80088c2:	dc1a      	bgt.n	80088fa <_strtod_l+0x26a>
 80088c4:	9909      	ldr	r1, [sp, #36]	; 0x24
 80088c6:	230a      	movs	r3, #10
 80088c8:	fb03 2301 	mla	r3, r3, r1, r2
 80088cc:	9309      	str	r3, [sp, #36]	; 0x24
 80088ce:	2300      	movs	r3, #0
 80088d0:	9a15      	ldr	r2, [sp, #84]	; 0x54
 80088d2:	1c51      	adds	r1, r2, #1
 80088d4:	9115      	str	r1, [sp, #84]	; 0x54
 80088d6:	7852      	ldrb	r2, [r2, #1]
 80088d8:	4618      	mov	r0, r3
 80088da:	e7c9      	b.n	8008870 <_strtod_l+0x1e0>
 80088dc:	4658      	mov	r0, fp
 80088de:	e7d2      	b.n	8008886 <_strtod_l+0x1f6>
 80088e0:	2b08      	cmp	r3, #8
 80088e2:	f103 0301 	add.w	r3, r3, #1
 80088e6:	dc03      	bgt.n	80088f0 <_strtod_l+0x260>
 80088e8:	9f09      	ldr	r7, [sp, #36]	; 0x24
 80088ea:	434f      	muls	r7, r1
 80088ec:	9709      	str	r7, [sp, #36]	; 0x24
 80088ee:	e7e1      	b.n	80088b4 <_strtod_l+0x224>
 80088f0:	2b10      	cmp	r3, #16
 80088f2:	bfd8      	it	le
 80088f4:	fb01 fa0a 	mulle.w	sl, r1, sl
 80088f8:	e7dc      	b.n	80088b4 <_strtod_l+0x224>
 80088fa:	2e10      	cmp	r6, #16
 80088fc:	bfdc      	itt	le
 80088fe:	230a      	movle	r3, #10
 8008900:	fb03 2a0a 	mlale	sl, r3, sl, r2
 8008904:	e7e3      	b.n	80088ce <_strtod_l+0x23e>
 8008906:	2300      	movs	r3, #0
 8008908:	9305      	str	r3, [sp, #20]
 800890a:	2301      	movs	r3, #1
 800890c:	e780      	b.n	8008810 <_strtod_l+0x180>
 800890e:	f04f 0c00 	mov.w	ip, #0
 8008912:	1caa      	adds	r2, r5, #2
 8008914:	9215      	str	r2, [sp, #84]	; 0x54
 8008916:	78aa      	ldrb	r2, [r5, #2]
 8008918:	e788      	b.n	800882c <_strtod_l+0x19c>
 800891a:	f04f 0c01 	mov.w	ip, #1
 800891e:	e7f8      	b.n	8008912 <_strtod_l+0x282>
 8008920:	0800a810 	.word	0x0800a810
 8008924:	0800a80c 	.word	0x0800a80c
 8008928:	7ff00000 	.word	0x7ff00000
 800892c:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800892e:	1c51      	adds	r1, r2, #1
 8008930:	9115      	str	r1, [sp, #84]	; 0x54
 8008932:	7852      	ldrb	r2, [r2, #1]
 8008934:	2a30      	cmp	r2, #48	; 0x30
 8008936:	d0f9      	beq.n	800892c <_strtod_l+0x29c>
 8008938:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 800893c:	2908      	cmp	r1, #8
 800893e:	f63f af7a 	bhi.w	8008836 <_strtod_l+0x1a6>
 8008942:	3a30      	subs	r2, #48	; 0x30
 8008944:	9208      	str	r2, [sp, #32]
 8008946:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8008948:	920c      	str	r2, [sp, #48]	; 0x30
 800894a:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800894c:	1c57      	adds	r7, r2, #1
 800894e:	9715      	str	r7, [sp, #84]	; 0x54
 8008950:	7852      	ldrb	r2, [r2, #1]
 8008952:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 8008956:	f1be 0f09 	cmp.w	lr, #9
 800895a:	d938      	bls.n	80089ce <_strtod_l+0x33e>
 800895c:	990c      	ldr	r1, [sp, #48]	; 0x30
 800895e:	1a7f      	subs	r7, r7, r1
 8008960:	2f08      	cmp	r7, #8
 8008962:	f644 671f 	movw	r7, #19999	; 0x4e1f
 8008966:	dc03      	bgt.n	8008970 <_strtod_l+0x2e0>
 8008968:	9908      	ldr	r1, [sp, #32]
 800896a:	428f      	cmp	r7, r1
 800896c:	bfa8      	it	ge
 800896e:	460f      	movge	r7, r1
 8008970:	f1bc 0f00 	cmp.w	ip, #0
 8008974:	d000      	beq.n	8008978 <_strtod_l+0x2e8>
 8008976:	427f      	negs	r7, r7
 8008978:	2e00      	cmp	r6, #0
 800897a:	d14f      	bne.n	8008a1c <_strtod_l+0x38c>
 800897c:	9904      	ldr	r1, [sp, #16]
 800897e:	4301      	orrs	r1, r0
 8008980:	f47f aec1 	bne.w	8008706 <_strtod_l+0x76>
 8008984:	2b00      	cmp	r3, #0
 8008986:	f47f aedb 	bne.w	8008740 <_strtod_l+0xb0>
 800898a:	2a69      	cmp	r2, #105	; 0x69
 800898c:	d029      	beq.n	80089e2 <_strtod_l+0x352>
 800898e:	dc26      	bgt.n	80089de <_strtod_l+0x34e>
 8008990:	2a49      	cmp	r2, #73	; 0x49
 8008992:	d026      	beq.n	80089e2 <_strtod_l+0x352>
 8008994:	2a4e      	cmp	r2, #78	; 0x4e
 8008996:	f47f aed3 	bne.w	8008740 <_strtod_l+0xb0>
 800899a:	499b      	ldr	r1, [pc, #620]	; (8008c08 <_strtod_l+0x578>)
 800899c:	a815      	add	r0, sp, #84	; 0x54
 800899e:	f001 fa27 	bl	8009df0 <__match>
 80089a2:	2800      	cmp	r0, #0
 80089a4:	f43f aecc 	beq.w	8008740 <_strtod_l+0xb0>
 80089a8:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80089aa:	781b      	ldrb	r3, [r3, #0]
 80089ac:	2b28      	cmp	r3, #40	; 0x28
 80089ae:	d12f      	bne.n	8008a10 <_strtod_l+0x380>
 80089b0:	4996      	ldr	r1, [pc, #600]	; (8008c0c <_strtod_l+0x57c>)
 80089b2:	aa18      	add	r2, sp, #96	; 0x60
 80089b4:	a815      	add	r0, sp, #84	; 0x54
 80089b6:	f001 fa2f 	bl	8009e18 <__hexnan>
 80089ba:	2805      	cmp	r0, #5
 80089bc:	d128      	bne.n	8008a10 <_strtod_l+0x380>
 80089be:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80089c0:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 80089c4:	f043 49ff 	orr.w	r9, r3, #2139095040	; 0x7f800000
 80089c8:	f449 09e0 	orr.w	r9, r9, #7340032	; 0x700000
 80089cc:	e69b      	b.n	8008706 <_strtod_l+0x76>
 80089ce:	9f08      	ldr	r7, [sp, #32]
 80089d0:	210a      	movs	r1, #10
 80089d2:	fb01 2107 	mla	r1, r1, r7, r2
 80089d6:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
 80089da:	9208      	str	r2, [sp, #32]
 80089dc:	e7b5      	b.n	800894a <_strtod_l+0x2ba>
 80089de:	2a6e      	cmp	r2, #110	; 0x6e
 80089e0:	e7d9      	b.n	8008996 <_strtod_l+0x306>
 80089e2:	498b      	ldr	r1, [pc, #556]	; (8008c10 <_strtod_l+0x580>)
 80089e4:	a815      	add	r0, sp, #84	; 0x54
 80089e6:	f001 fa03 	bl	8009df0 <__match>
 80089ea:	2800      	cmp	r0, #0
 80089ec:	f43f aea8 	beq.w	8008740 <_strtod_l+0xb0>
 80089f0:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80089f2:	4988      	ldr	r1, [pc, #544]	; (8008c14 <_strtod_l+0x584>)
 80089f4:	3b01      	subs	r3, #1
 80089f6:	a815      	add	r0, sp, #84	; 0x54
 80089f8:	9315      	str	r3, [sp, #84]	; 0x54
 80089fa:	f001 f9f9 	bl	8009df0 <__match>
 80089fe:	b910      	cbnz	r0, 8008a06 <_strtod_l+0x376>
 8008a00:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008a02:	3301      	adds	r3, #1
 8008a04:	9315      	str	r3, [sp, #84]	; 0x54
 8008a06:	f8df 921c 	ldr.w	r9, [pc, #540]	; 8008c24 <_strtod_l+0x594>
 8008a0a:	f04f 0800 	mov.w	r8, #0
 8008a0e:	e67a      	b.n	8008706 <_strtod_l+0x76>
 8008a10:	4881      	ldr	r0, [pc, #516]	; (8008c18 <_strtod_l+0x588>)
 8008a12:	f000 ff09 	bl	8009828 <nan>
 8008a16:	ec59 8b10 	vmov	r8, r9, d0
 8008a1a:	e674      	b.n	8008706 <_strtod_l+0x76>
 8008a1c:	9b05      	ldr	r3, [sp, #20]
 8008a1e:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008a20:	1afb      	subs	r3, r7, r3
 8008a22:	f1bb 0f00 	cmp.w	fp, #0
 8008a26:	bf08      	it	eq
 8008a28:	46b3      	moveq	fp, r6
 8008a2a:	2e10      	cmp	r6, #16
 8008a2c:	9308      	str	r3, [sp, #32]
 8008a2e:	4635      	mov	r5, r6
 8008a30:	bfa8      	it	ge
 8008a32:	2510      	movge	r5, #16
 8008a34:	f7f7 fd66 	bl	8000504 <__aeabi_ui2d>
 8008a38:	2e09      	cmp	r6, #9
 8008a3a:	4680      	mov	r8, r0
 8008a3c:	4689      	mov	r9, r1
 8008a3e:	dd13      	ble.n	8008a68 <_strtod_l+0x3d8>
 8008a40:	4b76      	ldr	r3, [pc, #472]	; (8008c1c <_strtod_l+0x58c>)
 8008a42:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 8008a46:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 8008a4a:	f7f7 fdd5 	bl	80005f8 <__aeabi_dmul>
 8008a4e:	4680      	mov	r8, r0
 8008a50:	4650      	mov	r0, sl
 8008a52:	4689      	mov	r9, r1
 8008a54:	f7f7 fd56 	bl	8000504 <__aeabi_ui2d>
 8008a58:	4602      	mov	r2, r0
 8008a5a:	460b      	mov	r3, r1
 8008a5c:	4640      	mov	r0, r8
 8008a5e:	4649      	mov	r1, r9
 8008a60:	f7f7 fc14 	bl	800028c <__adddf3>
 8008a64:	4680      	mov	r8, r0
 8008a66:	4689      	mov	r9, r1
 8008a68:	2e0f      	cmp	r6, #15
 8008a6a:	dc38      	bgt.n	8008ade <_strtod_l+0x44e>
 8008a6c:	9b08      	ldr	r3, [sp, #32]
 8008a6e:	2b00      	cmp	r3, #0
 8008a70:	f43f ae49 	beq.w	8008706 <_strtod_l+0x76>
 8008a74:	dd24      	ble.n	8008ac0 <_strtod_l+0x430>
 8008a76:	2b16      	cmp	r3, #22
 8008a78:	dc0b      	bgt.n	8008a92 <_strtod_l+0x402>
 8008a7a:	4968      	ldr	r1, [pc, #416]	; (8008c1c <_strtod_l+0x58c>)
 8008a7c:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8008a80:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008a84:	4642      	mov	r2, r8
 8008a86:	464b      	mov	r3, r9
 8008a88:	f7f7 fdb6 	bl	80005f8 <__aeabi_dmul>
 8008a8c:	4680      	mov	r8, r0
 8008a8e:	4689      	mov	r9, r1
 8008a90:	e639      	b.n	8008706 <_strtod_l+0x76>
 8008a92:	9a08      	ldr	r2, [sp, #32]
 8008a94:	f1c6 0325 	rsb	r3, r6, #37	; 0x25
 8008a98:	4293      	cmp	r3, r2
 8008a9a:	db20      	blt.n	8008ade <_strtod_l+0x44e>
 8008a9c:	4c5f      	ldr	r4, [pc, #380]	; (8008c1c <_strtod_l+0x58c>)
 8008a9e:	f1c6 060f 	rsb	r6, r6, #15
 8008aa2:	eb04 01c6 	add.w	r1, r4, r6, lsl #3
 8008aa6:	4642      	mov	r2, r8
 8008aa8:	464b      	mov	r3, r9
 8008aaa:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008aae:	f7f7 fda3 	bl	80005f8 <__aeabi_dmul>
 8008ab2:	9b08      	ldr	r3, [sp, #32]
 8008ab4:	1b9e      	subs	r6, r3, r6
 8008ab6:	eb04 04c6 	add.w	r4, r4, r6, lsl #3
 8008aba:	e9d4 2300 	ldrd	r2, r3, [r4]
 8008abe:	e7e3      	b.n	8008a88 <_strtod_l+0x3f8>
 8008ac0:	9b08      	ldr	r3, [sp, #32]
 8008ac2:	3316      	adds	r3, #22
 8008ac4:	db0b      	blt.n	8008ade <_strtod_l+0x44e>
 8008ac6:	9b05      	ldr	r3, [sp, #20]
 8008ac8:	1bdf      	subs	r7, r3, r7
 8008aca:	4b54      	ldr	r3, [pc, #336]	; (8008c1c <_strtod_l+0x58c>)
 8008acc:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 8008ad0:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008ad4:	4640      	mov	r0, r8
 8008ad6:	4649      	mov	r1, r9
 8008ad8:	f7f7 feb8 	bl	800084c <__aeabi_ddiv>
 8008adc:	e7d6      	b.n	8008a8c <_strtod_l+0x3fc>
 8008ade:	9b08      	ldr	r3, [sp, #32]
 8008ae0:	1b75      	subs	r5, r6, r5
 8008ae2:	441d      	add	r5, r3
 8008ae4:	2d00      	cmp	r5, #0
 8008ae6:	dd70      	ble.n	8008bca <_strtod_l+0x53a>
 8008ae8:	f015 030f 	ands.w	r3, r5, #15
 8008aec:	d00a      	beq.n	8008b04 <_strtod_l+0x474>
 8008aee:	494b      	ldr	r1, [pc, #300]	; (8008c1c <_strtod_l+0x58c>)
 8008af0:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8008af4:	4642      	mov	r2, r8
 8008af6:	464b      	mov	r3, r9
 8008af8:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008afc:	f7f7 fd7c 	bl	80005f8 <__aeabi_dmul>
 8008b00:	4680      	mov	r8, r0
 8008b02:	4689      	mov	r9, r1
 8008b04:	f035 050f 	bics.w	r5, r5, #15
 8008b08:	d04d      	beq.n	8008ba6 <_strtod_l+0x516>
 8008b0a:	f5b5 7f9a 	cmp.w	r5, #308	; 0x134
 8008b0e:	dd22      	ble.n	8008b56 <_strtod_l+0x4c6>
 8008b10:	2500      	movs	r5, #0
 8008b12:	46ab      	mov	fp, r5
 8008b14:	9509      	str	r5, [sp, #36]	; 0x24
 8008b16:	9505      	str	r5, [sp, #20]
 8008b18:	2322      	movs	r3, #34	; 0x22
 8008b1a:	f8df 9108 	ldr.w	r9, [pc, #264]	; 8008c24 <_strtod_l+0x594>
 8008b1e:	6023      	str	r3, [r4, #0]
 8008b20:	f04f 0800 	mov.w	r8, #0
 8008b24:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008b26:	2b00      	cmp	r3, #0
 8008b28:	f43f aded 	beq.w	8008706 <_strtod_l+0x76>
 8008b2c:	9916      	ldr	r1, [sp, #88]	; 0x58
 8008b2e:	4620      	mov	r0, r4
 8008b30:	f7ff f924 	bl	8007d7c <_Bfree>
 8008b34:	9905      	ldr	r1, [sp, #20]
 8008b36:	4620      	mov	r0, r4
 8008b38:	f7ff f920 	bl	8007d7c <_Bfree>
 8008b3c:	4659      	mov	r1, fp
 8008b3e:	4620      	mov	r0, r4
 8008b40:	f7ff f91c 	bl	8007d7c <_Bfree>
 8008b44:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008b46:	4620      	mov	r0, r4
 8008b48:	f7ff f918 	bl	8007d7c <_Bfree>
 8008b4c:	4629      	mov	r1, r5
 8008b4e:	4620      	mov	r0, r4
 8008b50:	f7ff f914 	bl	8007d7c <_Bfree>
 8008b54:	e5d7      	b.n	8008706 <_strtod_l+0x76>
 8008b56:	4b32      	ldr	r3, [pc, #200]	; (8008c20 <_strtod_l+0x590>)
 8008b58:	9304      	str	r3, [sp, #16]
 8008b5a:	2300      	movs	r3, #0
 8008b5c:	112d      	asrs	r5, r5, #4
 8008b5e:	4640      	mov	r0, r8
 8008b60:	4649      	mov	r1, r9
 8008b62:	469a      	mov	sl, r3
 8008b64:	2d01      	cmp	r5, #1
 8008b66:	dc21      	bgt.n	8008bac <_strtod_l+0x51c>
 8008b68:	b10b      	cbz	r3, 8008b6e <_strtod_l+0x4de>
 8008b6a:	4680      	mov	r8, r0
 8008b6c:	4689      	mov	r9, r1
 8008b6e:	492c      	ldr	r1, [pc, #176]	; (8008c20 <_strtod_l+0x590>)
 8008b70:	f1a9 7954 	sub.w	r9, r9, #55574528	; 0x3500000
 8008b74:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 8008b78:	4642      	mov	r2, r8
 8008b7a:	464b      	mov	r3, r9
 8008b7c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008b80:	f7f7 fd3a 	bl	80005f8 <__aeabi_dmul>
 8008b84:	4b27      	ldr	r3, [pc, #156]	; (8008c24 <_strtod_l+0x594>)
 8008b86:	460a      	mov	r2, r1
 8008b88:	400b      	ands	r3, r1
 8008b8a:	4927      	ldr	r1, [pc, #156]	; (8008c28 <_strtod_l+0x598>)
 8008b8c:	428b      	cmp	r3, r1
 8008b8e:	4680      	mov	r8, r0
 8008b90:	d8be      	bhi.n	8008b10 <_strtod_l+0x480>
 8008b92:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 8008b96:	428b      	cmp	r3, r1
 8008b98:	bf86      	itte	hi
 8008b9a:	f8df 9090 	ldrhi.w	r9, [pc, #144]	; 8008c2c <_strtod_l+0x59c>
 8008b9e:	f04f 38ff 	movhi.w	r8, #4294967295	; 0xffffffff
 8008ba2:	f102 7954 	addls.w	r9, r2, #55574528	; 0x3500000
 8008ba6:	2300      	movs	r3, #0
 8008ba8:	9304      	str	r3, [sp, #16]
 8008baa:	e07b      	b.n	8008ca4 <_strtod_l+0x614>
 8008bac:	07ea      	lsls	r2, r5, #31
 8008bae:	d505      	bpl.n	8008bbc <_strtod_l+0x52c>
 8008bb0:	9b04      	ldr	r3, [sp, #16]
 8008bb2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008bb6:	f7f7 fd1f 	bl	80005f8 <__aeabi_dmul>
 8008bba:	2301      	movs	r3, #1
 8008bbc:	9a04      	ldr	r2, [sp, #16]
 8008bbe:	3208      	adds	r2, #8
 8008bc0:	f10a 0a01 	add.w	sl, sl, #1
 8008bc4:	106d      	asrs	r5, r5, #1
 8008bc6:	9204      	str	r2, [sp, #16]
 8008bc8:	e7cc      	b.n	8008b64 <_strtod_l+0x4d4>
 8008bca:	d0ec      	beq.n	8008ba6 <_strtod_l+0x516>
 8008bcc:	426d      	negs	r5, r5
 8008bce:	f015 020f 	ands.w	r2, r5, #15
 8008bd2:	d00a      	beq.n	8008bea <_strtod_l+0x55a>
 8008bd4:	4b11      	ldr	r3, [pc, #68]	; (8008c1c <_strtod_l+0x58c>)
 8008bd6:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008bda:	4640      	mov	r0, r8
 8008bdc:	4649      	mov	r1, r9
 8008bde:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008be2:	f7f7 fe33 	bl	800084c <__aeabi_ddiv>
 8008be6:	4680      	mov	r8, r0
 8008be8:	4689      	mov	r9, r1
 8008bea:	112d      	asrs	r5, r5, #4
 8008bec:	d0db      	beq.n	8008ba6 <_strtod_l+0x516>
 8008bee:	2d1f      	cmp	r5, #31
 8008bf0:	dd1e      	ble.n	8008c30 <_strtod_l+0x5a0>
 8008bf2:	2500      	movs	r5, #0
 8008bf4:	46ab      	mov	fp, r5
 8008bf6:	9509      	str	r5, [sp, #36]	; 0x24
 8008bf8:	9505      	str	r5, [sp, #20]
 8008bfa:	2322      	movs	r3, #34	; 0x22
 8008bfc:	f04f 0800 	mov.w	r8, #0
 8008c00:	f04f 0900 	mov.w	r9, #0
 8008c04:	6023      	str	r3, [r4, #0]
 8008c06:	e78d      	b.n	8008b24 <_strtod_l+0x494>
 8008c08:	0800a5f9 	.word	0x0800a5f9
 8008c0c:	0800a824 	.word	0x0800a824
 8008c10:	0800a5f1 	.word	0x0800a5f1
 8008c14:	0800a628 	.word	0x0800a628
 8008c18:	0800a9b5 	.word	0x0800a9b5
 8008c1c:	0800a738 	.word	0x0800a738
 8008c20:	0800a710 	.word	0x0800a710
 8008c24:	7ff00000 	.word	0x7ff00000
 8008c28:	7ca00000 	.word	0x7ca00000
 8008c2c:	7fefffff 	.word	0x7fefffff
 8008c30:	f015 0310 	ands.w	r3, r5, #16
 8008c34:	bf18      	it	ne
 8008c36:	236a      	movne	r3, #106	; 0x6a
 8008c38:	f8df a3a0 	ldr.w	sl, [pc, #928]	; 8008fdc <_strtod_l+0x94c>
 8008c3c:	9304      	str	r3, [sp, #16]
 8008c3e:	4640      	mov	r0, r8
 8008c40:	4649      	mov	r1, r9
 8008c42:	2300      	movs	r3, #0
 8008c44:	07ea      	lsls	r2, r5, #31
 8008c46:	d504      	bpl.n	8008c52 <_strtod_l+0x5c2>
 8008c48:	e9da 2300 	ldrd	r2, r3, [sl]
 8008c4c:	f7f7 fcd4 	bl	80005f8 <__aeabi_dmul>
 8008c50:	2301      	movs	r3, #1
 8008c52:	106d      	asrs	r5, r5, #1
 8008c54:	f10a 0a08 	add.w	sl, sl, #8
 8008c58:	d1f4      	bne.n	8008c44 <_strtod_l+0x5b4>
 8008c5a:	b10b      	cbz	r3, 8008c60 <_strtod_l+0x5d0>
 8008c5c:	4680      	mov	r8, r0
 8008c5e:	4689      	mov	r9, r1
 8008c60:	9b04      	ldr	r3, [sp, #16]
 8008c62:	b1bb      	cbz	r3, 8008c94 <_strtod_l+0x604>
 8008c64:	f3c9 520a 	ubfx	r2, r9, #20, #11
 8008c68:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8008c6c:	2b00      	cmp	r3, #0
 8008c6e:	4649      	mov	r1, r9
 8008c70:	dd10      	ble.n	8008c94 <_strtod_l+0x604>
 8008c72:	2b1f      	cmp	r3, #31
 8008c74:	f340 811e 	ble.w	8008eb4 <_strtod_l+0x824>
 8008c78:	2b34      	cmp	r3, #52	; 0x34
 8008c7a:	bfde      	ittt	le
 8008c7c:	f04f 33ff 	movle.w	r3, #4294967295	; 0xffffffff
 8008c80:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 8008c84:	4093      	lslle	r3, r2
 8008c86:	f04f 0800 	mov.w	r8, #0
 8008c8a:	bfcc      	ite	gt
 8008c8c:	f04f 795c 	movgt.w	r9, #57671680	; 0x3700000
 8008c90:	ea03 0901 	andle.w	r9, r3, r1
 8008c94:	2200      	movs	r2, #0
 8008c96:	2300      	movs	r3, #0
 8008c98:	4640      	mov	r0, r8
 8008c9a:	4649      	mov	r1, r9
 8008c9c:	f7f7 ff14 	bl	8000ac8 <__aeabi_dcmpeq>
 8008ca0:	2800      	cmp	r0, #0
 8008ca2:	d1a6      	bne.n	8008bf2 <_strtod_l+0x562>
 8008ca4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008ca6:	9300      	str	r3, [sp, #0]
 8008ca8:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8008caa:	4633      	mov	r3, r6
 8008cac:	465a      	mov	r2, fp
 8008cae:	4620      	mov	r0, r4
 8008cb0:	f7ff f8cc 	bl	8007e4c <__s2b>
 8008cb4:	9009      	str	r0, [sp, #36]	; 0x24
 8008cb6:	2800      	cmp	r0, #0
 8008cb8:	f43f af2a 	beq.w	8008b10 <_strtod_l+0x480>
 8008cbc:	9a08      	ldr	r2, [sp, #32]
 8008cbe:	9b05      	ldr	r3, [sp, #20]
 8008cc0:	2a00      	cmp	r2, #0
 8008cc2:	eba3 0307 	sub.w	r3, r3, r7
 8008cc6:	bfa8      	it	ge
 8008cc8:	2300      	movge	r3, #0
 8008cca:	930c      	str	r3, [sp, #48]	; 0x30
 8008ccc:	2500      	movs	r5, #0
 8008cce:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8008cd2:	9312      	str	r3, [sp, #72]	; 0x48
 8008cd4:	46ab      	mov	fp, r5
 8008cd6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008cd8:	4620      	mov	r0, r4
 8008cda:	6859      	ldr	r1, [r3, #4]
 8008cdc:	f7ff f80e 	bl	8007cfc <_Balloc>
 8008ce0:	9005      	str	r0, [sp, #20]
 8008ce2:	2800      	cmp	r0, #0
 8008ce4:	f43f af18 	beq.w	8008b18 <_strtod_l+0x488>
 8008ce8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008cea:	691a      	ldr	r2, [r3, #16]
 8008cec:	3202      	adds	r2, #2
 8008cee:	f103 010c 	add.w	r1, r3, #12
 8008cf2:	0092      	lsls	r2, r2, #2
 8008cf4:	300c      	adds	r0, #12
 8008cf6:	f000 fd87 	bl	8009808 <memcpy>
 8008cfa:	ec49 8b10 	vmov	d0, r8, r9
 8008cfe:	aa18      	add	r2, sp, #96	; 0x60
 8008d00:	a917      	add	r1, sp, #92	; 0x5c
 8008d02:	4620      	mov	r0, r4
 8008d04:	f7ff fbd6 	bl	80084b4 <__d2b>
 8008d08:	ec49 8b18 	vmov	d8, r8, r9
 8008d0c:	9016      	str	r0, [sp, #88]	; 0x58
 8008d0e:	2800      	cmp	r0, #0
 8008d10:	f43f af02 	beq.w	8008b18 <_strtod_l+0x488>
 8008d14:	2101      	movs	r1, #1
 8008d16:	4620      	mov	r0, r4
 8008d18:	f7ff f930 	bl	8007f7c <__i2b>
 8008d1c:	4683      	mov	fp, r0
 8008d1e:	2800      	cmp	r0, #0
 8008d20:	f43f aefa 	beq.w	8008b18 <_strtod_l+0x488>
 8008d24:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 8008d26:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8008d28:	2e00      	cmp	r6, #0
 8008d2a:	bfab      	itete	ge
 8008d2c:	9b0c      	ldrge	r3, [sp, #48]	; 0x30
 8008d2e:	9b12      	ldrlt	r3, [sp, #72]	; 0x48
 8008d30:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 8008d32:	f8dd a030 	ldrlt.w	sl, [sp, #48]	; 0x30
 8008d36:	bfac      	ite	ge
 8008d38:	eb06 0a03 	addge.w	sl, r6, r3
 8008d3c:	1b9f      	sublt	r7, r3, r6
 8008d3e:	9b04      	ldr	r3, [sp, #16]
 8008d40:	1af6      	subs	r6, r6, r3
 8008d42:	4416      	add	r6, r2
 8008d44:	4ba0      	ldr	r3, [pc, #640]	; (8008fc8 <_strtod_l+0x938>)
 8008d46:	3e01      	subs	r6, #1
 8008d48:	429e      	cmp	r6, r3
 8008d4a:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8008d4e:	f280 80c4 	bge.w	8008eda <_strtod_l+0x84a>
 8008d52:	1b9b      	subs	r3, r3, r6
 8008d54:	2b1f      	cmp	r3, #31
 8008d56:	eba2 0203 	sub.w	r2, r2, r3
 8008d5a:	f04f 0101 	mov.w	r1, #1
 8008d5e:	f300 80b0 	bgt.w	8008ec2 <_strtod_l+0x832>
 8008d62:	fa01 f303 	lsl.w	r3, r1, r3
 8008d66:	930e      	str	r3, [sp, #56]	; 0x38
 8008d68:	2300      	movs	r3, #0
 8008d6a:	930d      	str	r3, [sp, #52]	; 0x34
 8008d6c:	eb0a 0602 	add.w	r6, sl, r2
 8008d70:	9b04      	ldr	r3, [sp, #16]
 8008d72:	45b2      	cmp	sl, r6
 8008d74:	4417      	add	r7, r2
 8008d76:	441f      	add	r7, r3
 8008d78:	4653      	mov	r3, sl
 8008d7a:	bfa8      	it	ge
 8008d7c:	4633      	movge	r3, r6
 8008d7e:	42bb      	cmp	r3, r7
 8008d80:	bfa8      	it	ge
 8008d82:	463b      	movge	r3, r7
 8008d84:	2b00      	cmp	r3, #0
 8008d86:	bfc2      	ittt	gt
 8008d88:	1af6      	subgt	r6, r6, r3
 8008d8a:	1aff      	subgt	r7, r7, r3
 8008d8c:	ebaa 0a03 	subgt.w	sl, sl, r3
 8008d90:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008d92:	2b00      	cmp	r3, #0
 8008d94:	dd17      	ble.n	8008dc6 <_strtod_l+0x736>
 8008d96:	4659      	mov	r1, fp
 8008d98:	461a      	mov	r2, r3
 8008d9a:	4620      	mov	r0, r4
 8008d9c:	f7ff f9ae 	bl	80080fc <__pow5mult>
 8008da0:	4683      	mov	fp, r0
 8008da2:	2800      	cmp	r0, #0
 8008da4:	f43f aeb8 	beq.w	8008b18 <_strtod_l+0x488>
 8008da8:	4601      	mov	r1, r0
 8008daa:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8008dac:	4620      	mov	r0, r4
 8008dae:	f7ff f8fb 	bl	8007fa8 <__multiply>
 8008db2:	900b      	str	r0, [sp, #44]	; 0x2c
 8008db4:	2800      	cmp	r0, #0
 8008db6:	f43f aeaf 	beq.w	8008b18 <_strtod_l+0x488>
 8008dba:	9916      	ldr	r1, [sp, #88]	; 0x58
 8008dbc:	4620      	mov	r0, r4
 8008dbe:	f7fe ffdd 	bl	8007d7c <_Bfree>
 8008dc2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008dc4:	9316      	str	r3, [sp, #88]	; 0x58
 8008dc6:	2e00      	cmp	r6, #0
 8008dc8:	f300 808c 	bgt.w	8008ee4 <_strtod_l+0x854>
 8008dcc:	9b08      	ldr	r3, [sp, #32]
 8008dce:	2b00      	cmp	r3, #0
 8008dd0:	dd08      	ble.n	8008de4 <_strtod_l+0x754>
 8008dd2:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8008dd4:	9905      	ldr	r1, [sp, #20]
 8008dd6:	4620      	mov	r0, r4
 8008dd8:	f7ff f990 	bl	80080fc <__pow5mult>
 8008ddc:	9005      	str	r0, [sp, #20]
 8008dde:	2800      	cmp	r0, #0
 8008de0:	f43f ae9a 	beq.w	8008b18 <_strtod_l+0x488>
 8008de4:	2f00      	cmp	r7, #0
 8008de6:	dd08      	ble.n	8008dfa <_strtod_l+0x76a>
 8008de8:	9905      	ldr	r1, [sp, #20]
 8008dea:	463a      	mov	r2, r7
 8008dec:	4620      	mov	r0, r4
 8008dee:	f7ff f9df 	bl	80081b0 <__lshift>
 8008df2:	9005      	str	r0, [sp, #20]
 8008df4:	2800      	cmp	r0, #0
 8008df6:	f43f ae8f 	beq.w	8008b18 <_strtod_l+0x488>
 8008dfa:	f1ba 0f00 	cmp.w	sl, #0
 8008dfe:	dd08      	ble.n	8008e12 <_strtod_l+0x782>
 8008e00:	4659      	mov	r1, fp
 8008e02:	4652      	mov	r2, sl
 8008e04:	4620      	mov	r0, r4
 8008e06:	f7ff f9d3 	bl	80081b0 <__lshift>
 8008e0a:	4683      	mov	fp, r0
 8008e0c:	2800      	cmp	r0, #0
 8008e0e:	f43f ae83 	beq.w	8008b18 <_strtod_l+0x488>
 8008e12:	9a05      	ldr	r2, [sp, #20]
 8008e14:	9916      	ldr	r1, [sp, #88]	; 0x58
 8008e16:	4620      	mov	r0, r4
 8008e18:	f7ff fa52 	bl	80082c0 <__mdiff>
 8008e1c:	4605      	mov	r5, r0
 8008e1e:	2800      	cmp	r0, #0
 8008e20:	f43f ae7a 	beq.w	8008b18 <_strtod_l+0x488>
 8008e24:	68c3      	ldr	r3, [r0, #12]
 8008e26:	930b      	str	r3, [sp, #44]	; 0x2c
 8008e28:	2300      	movs	r3, #0
 8008e2a:	60c3      	str	r3, [r0, #12]
 8008e2c:	4659      	mov	r1, fp
 8008e2e:	f7ff fa2b 	bl	8008288 <__mcmp>
 8008e32:	2800      	cmp	r0, #0
 8008e34:	da60      	bge.n	8008ef8 <_strtod_l+0x868>
 8008e36:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008e38:	ea53 0308 	orrs.w	r3, r3, r8
 8008e3c:	f040 8084 	bne.w	8008f48 <_strtod_l+0x8b8>
 8008e40:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8008e44:	2b00      	cmp	r3, #0
 8008e46:	d17f      	bne.n	8008f48 <_strtod_l+0x8b8>
 8008e48:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8008e4c:	0d1b      	lsrs	r3, r3, #20
 8008e4e:	051b      	lsls	r3, r3, #20
 8008e50:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8008e54:	d978      	bls.n	8008f48 <_strtod_l+0x8b8>
 8008e56:	696b      	ldr	r3, [r5, #20]
 8008e58:	b913      	cbnz	r3, 8008e60 <_strtod_l+0x7d0>
 8008e5a:	692b      	ldr	r3, [r5, #16]
 8008e5c:	2b01      	cmp	r3, #1
 8008e5e:	dd73      	ble.n	8008f48 <_strtod_l+0x8b8>
 8008e60:	4629      	mov	r1, r5
 8008e62:	2201      	movs	r2, #1
 8008e64:	4620      	mov	r0, r4
 8008e66:	f7ff f9a3 	bl	80081b0 <__lshift>
 8008e6a:	4659      	mov	r1, fp
 8008e6c:	4605      	mov	r5, r0
 8008e6e:	f7ff fa0b 	bl	8008288 <__mcmp>
 8008e72:	2800      	cmp	r0, #0
 8008e74:	dd68      	ble.n	8008f48 <_strtod_l+0x8b8>
 8008e76:	9904      	ldr	r1, [sp, #16]
 8008e78:	4a54      	ldr	r2, [pc, #336]	; (8008fcc <_strtod_l+0x93c>)
 8008e7a:	464b      	mov	r3, r9
 8008e7c:	2900      	cmp	r1, #0
 8008e7e:	f000 8084 	beq.w	8008f8a <_strtod_l+0x8fa>
 8008e82:	ea02 0109 	and.w	r1, r2, r9
 8008e86:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8008e8a:	dc7e      	bgt.n	8008f8a <_strtod_l+0x8fa>
 8008e8c:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8008e90:	f77f aeb3 	ble.w	8008bfa <_strtod_l+0x56a>
 8008e94:	4b4e      	ldr	r3, [pc, #312]	; (8008fd0 <_strtod_l+0x940>)
 8008e96:	4640      	mov	r0, r8
 8008e98:	4649      	mov	r1, r9
 8008e9a:	2200      	movs	r2, #0
 8008e9c:	f7f7 fbac 	bl	80005f8 <__aeabi_dmul>
 8008ea0:	4b4a      	ldr	r3, [pc, #296]	; (8008fcc <_strtod_l+0x93c>)
 8008ea2:	400b      	ands	r3, r1
 8008ea4:	4680      	mov	r8, r0
 8008ea6:	4689      	mov	r9, r1
 8008ea8:	2b00      	cmp	r3, #0
 8008eaa:	f47f ae3f 	bne.w	8008b2c <_strtod_l+0x49c>
 8008eae:	2322      	movs	r3, #34	; 0x22
 8008eb0:	6023      	str	r3, [r4, #0]
 8008eb2:	e63b      	b.n	8008b2c <_strtod_l+0x49c>
 8008eb4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8008eb8:	fa02 f303 	lsl.w	r3, r2, r3
 8008ebc:	ea03 0808 	and.w	r8, r3, r8
 8008ec0:	e6e8      	b.n	8008c94 <_strtod_l+0x604>
 8008ec2:	f1c6 467f 	rsb	r6, r6, #4278190080	; 0xff000000
 8008ec6:	f506 067f 	add.w	r6, r6, #16711680	; 0xff0000
 8008eca:	f506 467b 	add.w	r6, r6, #64256	; 0xfb00
 8008ece:	36e2      	adds	r6, #226	; 0xe2
 8008ed0:	fa01 f306 	lsl.w	r3, r1, r6
 8008ed4:	e9cd 310d 	strd	r3, r1, [sp, #52]	; 0x34
 8008ed8:	e748      	b.n	8008d6c <_strtod_l+0x6dc>
 8008eda:	2100      	movs	r1, #0
 8008edc:	2301      	movs	r3, #1
 8008ede:	e9cd 130d 	strd	r1, r3, [sp, #52]	; 0x34
 8008ee2:	e743      	b.n	8008d6c <_strtod_l+0x6dc>
 8008ee4:	9916      	ldr	r1, [sp, #88]	; 0x58
 8008ee6:	4632      	mov	r2, r6
 8008ee8:	4620      	mov	r0, r4
 8008eea:	f7ff f961 	bl	80081b0 <__lshift>
 8008eee:	9016      	str	r0, [sp, #88]	; 0x58
 8008ef0:	2800      	cmp	r0, #0
 8008ef2:	f47f af6b 	bne.w	8008dcc <_strtod_l+0x73c>
 8008ef6:	e60f      	b.n	8008b18 <_strtod_l+0x488>
 8008ef8:	46ca      	mov	sl, r9
 8008efa:	d171      	bne.n	8008fe0 <_strtod_l+0x950>
 8008efc:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8008efe:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8008f02:	b352      	cbz	r2, 8008f5a <_strtod_l+0x8ca>
 8008f04:	4a33      	ldr	r2, [pc, #204]	; (8008fd4 <_strtod_l+0x944>)
 8008f06:	4293      	cmp	r3, r2
 8008f08:	d12a      	bne.n	8008f60 <_strtod_l+0x8d0>
 8008f0a:	9b04      	ldr	r3, [sp, #16]
 8008f0c:	4641      	mov	r1, r8
 8008f0e:	b1fb      	cbz	r3, 8008f50 <_strtod_l+0x8c0>
 8008f10:	4b2e      	ldr	r3, [pc, #184]	; (8008fcc <_strtod_l+0x93c>)
 8008f12:	ea09 0303 	and.w	r3, r9, r3
 8008f16:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8008f1a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8008f1e:	d81a      	bhi.n	8008f56 <_strtod_l+0x8c6>
 8008f20:	0d1b      	lsrs	r3, r3, #20
 8008f22:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8008f26:	fa02 f303 	lsl.w	r3, r2, r3
 8008f2a:	4299      	cmp	r1, r3
 8008f2c:	d118      	bne.n	8008f60 <_strtod_l+0x8d0>
 8008f2e:	4b2a      	ldr	r3, [pc, #168]	; (8008fd8 <_strtod_l+0x948>)
 8008f30:	459a      	cmp	sl, r3
 8008f32:	d102      	bne.n	8008f3a <_strtod_l+0x8aa>
 8008f34:	3101      	adds	r1, #1
 8008f36:	f43f adef 	beq.w	8008b18 <_strtod_l+0x488>
 8008f3a:	4b24      	ldr	r3, [pc, #144]	; (8008fcc <_strtod_l+0x93c>)
 8008f3c:	ea0a 0303 	and.w	r3, sl, r3
 8008f40:	f503 1980 	add.w	r9, r3, #1048576	; 0x100000
 8008f44:	f04f 0800 	mov.w	r8, #0
 8008f48:	9b04      	ldr	r3, [sp, #16]
 8008f4a:	2b00      	cmp	r3, #0
 8008f4c:	d1a2      	bne.n	8008e94 <_strtod_l+0x804>
 8008f4e:	e5ed      	b.n	8008b2c <_strtod_l+0x49c>
 8008f50:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8008f54:	e7e9      	b.n	8008f2a <_strtod_l+0x89a>
 8008f56:	4613      	mov	r3, r2
 8008f58:	e7e7      	b.n	8008f2a <_strtod_l+0x89a>
 8008f5a:	ea53 0308 	orrs.w	r3, r3, r8
 8008f5e:	d08a      	beq.n	8008e76 <_strtod_l+0x7e6>
 8008f60:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008f62:	b1e3      	cbz	r3, 8008f9e <_strtod_l+0x90e>
 8008f64:	ea13 0f0a 	tst.w	r3, sl
 8008f68:	d0ee      	beq.n	8008f48 <_strtod_l+0x8b8>
 8008f6a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008f6c:	9a04      	ldr	r2, [sp, #16]
 8008f6e:	4640      	mov	r0, r8
 8008f70:	4649      	mov	r1, r9
 8008f72:	b1c3      	cbz	r3, 8008fa6 <_strtod_l+0x916>
 8008f74:	f7ff fb6f 	bl	8008656 <sulp>
 8008f78:	4602      	mov	r2, r0
 8008f7a:	460b      	mov	r3, r1
 8008f7c:	ec51 0b18 	vmov	r0, r1, d8
 8008f80:	f7f7 f984 	bl	800028c <__adddf3>
 8008f84:	4680      	mov	r8, r0
 8008f86:	4689      	mov	r9, r1
 8008f88:	e7de      	b.n	8008f48 <_strtod_l+0x8b8>
 8008f8a:	4013      	ands	r3, r2
 8008f8c:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8008f90:	ea6f 5913 	mvn.w	r9, r3, lsr #20
 8008f94:	ea6f 5909 	mvn.w	r9, r9, lsl #20
 8008f98:	f04f 38ff 	mov.w	r8, #4294967295	; 0xffffffff
 8008f9c:	e7d4      	b.n	8008f48 <_strtod_l+0x8b8>
 8008f9e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008fa0:	ea13 0f08 	tst.w	r3, r8
 8008fa4:	e7e0      	b.n	8008f68 <_strtod_l+0x8d8>
 8008fa6:	f7ff fb56 	bl	8008656 <sulp>
 8008faa:	4602      	mov	r2, r0
 8008fac:	460b      	mov	r3, r1
 8008fae:	ec51 0b18 	vmov	r0, r1, d8
 8008fb2:	f7f7 f969 	bl	8000288 <__aeabi_dsub>
 8008fb6:	2200      	movs	r2, #0
 8008fb8:	2300      	movs	r3, #0
 8008fba:	4680      	mov	r8, r0
 8008fbc:	4689      	mov	r9, r1
 8008fbe:	f7f7 fd83 	bl	8000ac8 <__aeabi_dcmpeq>
 8008fc2:	2800      	cmp	r0, #0
 8008fc4:	d0c0      	beq.n	8008f48 <_strtod_l+0x8b8>
 8008fc6:	e618      	b.n	8008bfa <_strtod_l+0x56a>
 8008fc8:	fffffc02 	.word	0xfffffc02
 8008fcc:	7ff00000 	.word	0x7ff00000
 8008fd0:	39500000 	.word	0x39500000
 8008fd4:	000fffff 	.word	0x000fffff
 8008fd8:	7fefffff 	.word	0x7fefffff
 8008fdc:	0800a838 	.word	0x0800a838
 8008fe0:	4659      	mov	r1, fp
 8008fe2:	4628      	mov	r0, r5
 8008fe4:	f7ff fac0 	bl	8008568 <__ratio>
 8008fe8:	ec57 6b10 	vmov	r6, r7, d0
 8008fec:	ee10 0a10 	vmov	r0, s0
 8008ff0:	2200      	movs	r2, #0
 8008ff2:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8008ff6:	4639      	mov	r1, r7
 8008ff8:	f7f7 fd7a 	bl	8000af0 <__aeabi_dcmple>
 8008ffc:	2800      	cmp	r0, #0
 8008ffe:	d071      	beq.n	80090e4 <_strtod_l+0xa54>
 8009000:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009002:	2b00      	cmp	r3, #0
 8009004:	d17c      	bne.n	8009100 <_strtod_l+0xa70>
 8009006:	f1b8 0f00 	cmp.w	r8, #0
 800900a:	d15a      	bne.n	80090c2 <_strtod_l+0xa32>
 800900c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8009010:	2b00      	cmp	r3, #0
 8009012:	d15d      	bne.n	80090d0 <_strtod_l+0xa40>
 8009014:	4b90      	ldr	r3, [pc, #576]	; (8009258 <_strtod_l+0xbc8>)
 8009016:	2200      	movs	r2, #0
 8009018:	4630      	mov	r0, r6
 800901a:	4639      	mov	r1, r7
 800901c:	f7f7 fd5e 	bl	8000adc <__aeabi_dcmplt>
 8009020:	2800      	cmp	r0, #0
 8009022:	d15c      	bne.n	80090de <_strtod_l+0xa4e>
 8009024:	4630      	mov	r0, r6
 8009026:	4639      	mov	r1, r7
 8009028:	4b8c      	ldr	r3, [pc, #560]	; (800925c <_strtod_l+0xbcc>)
 800902a:	2200      	movs	r2, #0
 800902c:	f7f7 fae4 	bl	80005f8 <__aeabi_dmul>
 8009030:	4606      	mov	r6, r0
 8009032:	460f      	mov	r7, r1
 8009034:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
 8009038:	9606      	str	r6, [sp, #24]
 800903a:	9307      	str	r3, [sp, #28]
 800903c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8009040:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 8009044:	4b86      	ldr	r3, [pc, #536]	; (8009260 <_strtod_l+0xbd0>)
 8009046:	ea0a 0303 	and.w	r3, sl, r3
 800904a:	930d      	str	r3, [sp, #52]	; 0x34
 800904c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800904e:	4b85      	ldr	r3, [pc, #532]	; (8009264 <_strtod_l+0xbd4>)
 8009050:	429a      	cmp	r2, r3
 8009052:	f040 8090 	bne.w	8009176 <_strtod_l+0xae6>
 8009056:	f1aa 7954 	sub.w	r9, sl, #55574528	; 0x3500000
 800905a:	ec49 8b10 	vmov	d0, r8, r9
 800905e:	f7ff f9b9 	bl	80083d4 <__ulp>
 8009062:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8009066:	ec51 0b10 	vmov	r0, r1, d0
 800906a:	f7f7 fac5 	bl	80005f8 <__aeabi_dmul>
 800906e:	4642      	mov	r2, r8
 8009070:	464b      	mov	r3, r9
 8009072:	f7f7 f90b 	bl	800028c <__adddf3>
 8009076:	460b      	mov	r3, r1
 8009078:	4979      	ldr	r1, [pc, #484]	; (8009260 <_strtod_l+0xbd0>)
 800907a:	4a7b      	ldr	r2, [pc, #492]	; (8009268 <_strtod_l+0xbd8>)
 800907c:	4019      	ands	r1, r3
 800907e:	4291      	cmp	r1, r2
 8009080:	4680      	mov	r8, r0
 8009082:	d944      	bls.n	800910e <_strtod_l+0xa7e>
 8009084:	ee18 2a90 	vmov	r2, s17
 8009088:	4b78      	ldr	r3, [pc, #480]	; (800926c <_strtod_l+0xbdc>)
 800908a:	429a      	cmp	r2, r3
 800908c:	d104      	bne.n	8009098 <_strtod_l+0xa08>
 800908e:	ee18 3a10 	vmov	r3, s16
 8009092:	3301      	adds	r3, #1
 8009094:	f43f ad40 	beq.w	8008b18 <_strtod_l+0x488>
 8009098:	f8df 91d0 	ldr.w	r9, [pc, #464]	; 800926c <_strtod_l+0xbdc>
 800909c:	f04f 38ff 	mov.w	r8, #4294967295	; 0xffffffff
 80090a0:	9916      	ldr	r1, [sp, #88]	; 0x58
 80090a2:	4620      	mov	r0, r4
 80090a4:	f7fe fe6a 	bl	8007d7c <_Bfree>
 80090a8:	9905      	ldr	r1, [sp, #20]
 80090aa:	4620      	mov	r0, r4
 80090ac:	f7fe fe66 	bl	8007d7c <_Bfree>
 80090b0:	4659      	mov	r1, fp
 80090b2:	4620      	mov	r0, r4
 80090b4:	f7fe fe62 	bl	8007d7c <_Bfree>
 80090b8:	4629      	mov	r1, r5
 80090ba:	4620      	mov	r0, r4
 80090bc:	f7fe fe5e 	bl	8007d7c <_Bfree>
 80090c0:	e609      	b.n	8008cd6 <_strtod_l+0x646>
 80090c2:	f1b8 0f01 	cmp.w	r8, #1
 80090c6:	d103      	bne.n	80090d0 <_strtod_l+0xa40>
 80090c8:	f1b9 0f00 	cmp.w	r9, #0
 80090cc:	f43f ad95 	beq.w	8008bfa <_strtod_l+0x56a>
 80090d0:	ed9f 7b55 	vldr	d7, [pc, #340]	; 8009228 <_strtod_l+0xb98>
 80090d4:	4f60      	ldr	r7, [pc, #384]	; (8009258 <_strtod_l+0xbc8>)
 80090d6:	ed8d 7b06 	vstr	d7, [sp, #24]
 80090da:	2600      	movs	r6, #0
 80090dc:	e7ae      	b.n	800903c <_strtod_l+0x9ac>
 80090de:	4f5f      	ldr	r7, [pc, #380]	; (800925c <_strtod_l+0xbcc>)
 80090e0:	2600      	movs	r6, #0
 80090e2:	e7a7      	b.n	8009034 <_strtod_l+0x9a4>
 80090e4:	4b5d      	ldr	r3, [pc, #372]	; (800925c <_strtod_l+0xbcc>)
 80090e6:	4630      	mov	r0, r6
 80090e8:	4639      	mov	r1, r7
 80090ea:	2200      	movs	r2, #0
 80090ec:	f7f7 fa84 	bl	80005f8 <__aeabi_dmul>
 80090f0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80090f2:	4606      	mov	r6, r0
 80090f4:	460f      	mov	r7, r1
 80090f6:	2b00      	cmp	r3, #0
 80090f8:	d09c      	beq.n	8009034 <_strtod_l+0x9a4>
 80090fa:	e9cd 6706 	strd	r6, r7, [sp, #24]
 80090fe:	e79d      	b.n	800903c <_strtod_l+0x9ac>
 8009100:	ed9f 7b4b 	vldr	d7, [pc, #300]	; 8009230 <_strtod_l+0xba0>
 8009104:	ed8d 7b06 	vstr	d7, [sp, #24]
 8009108:	ec57 6b17 	vmov	r6, r7, d7
 800910c:	e796      	b.n	800903c <_strtod_l+0x9ac>
 800910e:	f103 7954 	add.w	r9, r3, #55574528	; 0x3500000
 8009112:	9b04      	ldr	r3, [sp, #16]
 8009114:	46ca      	mov	sl, r9
 8009116:	2b00      	cmp	r3, #0
 8009118:	d1c2      	bne.n	80090a0 <_strtod_l+0xa10>
 800911a:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800911e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8009120:	0d1b      	lsrs	r3, r3, #20
 8009122:	051b      	lsls	r3, r3, #20
 8009124:	429a      	cmp	r2, r3
 8009126:	d1bb      	bne.n	80090a0 <_strtod_l+0xa10>
 8009128:	4630      	mov	r0, r6
 800912a:	4639      	mov	r1, r7
 800912c:	f7f7 fdc4 	bl	8000cb8 <__aeabi_d2lz>
 8009130:	f7f7 fa34 	bl	800059c <__aeabi_l2d>
 8009134:	4602      	mov	r2, r0
 8009136:	460b      	mov	r3, r1
 8009138:	4630      	mov	r0, r6
 800913a:	4639      	mov	r1, r7
 800913c:	f7f7 f8a4 	bl	8000288 <__aeabi_dsub>
 8009140:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8009142:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8009146:	ea43 0308 	orr.w	r3, r3, r8
 800914a:	4313      	orrs	r3, r2
 800914c:	4606      	mov	r6, r0
 800914e:	460f      	mov	r7, r1
 8009150:	d054      	beq.n	80091fc <_strtod_l+0xb6c>
 8009152:	a339      	add	r3, pc, #228	; (adr r3, 8009238 <_strtod_l+0xba8>)
 8009154:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009158:	f7f7 fcc0 	bl	8000adc <__aeabi_dcmplt>
 800915c:	2800      	cmp	r0, #0
 800915e:	f47f ace5 	bne.w	8008b2c <_strtod_l+0x49c>
 8009162:	a337      	add	r3, pc, #220	; (adr r3, 8009240 <_strtod_l+0xbb0>)
 8009164:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009168:	4630      	mov	r0, r6
 800916a:	4639      	mov	r1, r7
 800916c:	f7f7 fcd4 	bl	8000b18 <__aeabi_dcmpgt>
 8009170:	2800      	cmp	r0, #0
 8009172:	d095      	beq.n	80090a0 <_strtod_l+0xa10>
 8009174:	e4da      	b.n	8008b2c <_strtod_l+0x49c>
 8009176:	9b04      	ldr	r3, [sp, #16]
 8009178:	b333      	cbz	r3, 80091c8 <_strtod_l+0xb38>
 800917a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800917c:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8009180:	d822      	bhi.n	80091c8 <_strtod_l+0xb38>
 8009182:	a331      	add	r3, pc, #196	; (adr r3, 8009248 <_strtod_l+0xbb8>)
 8009184:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009188:	4630      	mov	r0, r6
 800918a:	4639      	mov	r1, r7
 800918c:	f7f7 fcb0 	bl	8000af0 <__aeabi_dcmple>
 8009190:	b1a0      	cbz	r0, 80091bc <_strtod_l+0xb2c>
 8009192:	4639      	mov	r1, r7
 8009194:	4630      	mov	r0, r6
 8009196:	f7f7 fd07 	bl	8000ba8 <__aeabi_d2uiz>
 800919a:	2801      	cmp	r0, #1
 800919c:	bf38      	it	cc
 800919e:	2001      	movcc	r0, #1
 80091a0:	f7f7 f9b0 	bl	8000504 <__aeabi_ui2d>
 80091a4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80091a6:	4606      	mov	r6, r0
 80091a8:	460f      	mov	r7, r1
 80091aa:	bb23      	cbnz	r3, 80091f6 <_strtod_l+0xb66>
 80091ac:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80091b0:	9010      	str	r0, [sp, #64]	; 0x40
 80091b2:	9311      	str	r3, [sp, #68]	; 0x44
 80091b4:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80091b8:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 80091bc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80091be:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80091c0:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 80091c4:	1a9b      	subs	r3, r3, r2
 80091c6:	930f      	str	r3, [sp, #60]	; 0x3c
 80091c8:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 80091cc:	eeb0 0a48 	vmov.f32	s0, s16
 80091d0:	eef0 0a68 	vmov.f32	s1, s17
 80091d4:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 80091d8:	f7ff f8fc 	bl	80083d4 <__ulp>
 80091dc:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 80091e0:	ec53 2b10 	vmov	r2, r3, d0
 80091e4:	f7f7 fa08 	bl	80005f8 <__aeabi_dmul>
 80091e8:	ec53 2b18 	vmov	r2, r3, d8
 80091ec:	f7f7 f84e 	bl	800028c <__adddf3>
 80091f0:	4680      	mov	r8, r0
 80091f2:	4689      	mov	r9, r1
 80091f4:	e78d      	b.n	8009112 <_strtod_l+0xa82>
 80091f6:	e9cd 6710 	strd	r6, r7, [sp, #64]	; 0x40
 80091fa:	e7db      	b.n	80091b4 <_strtod_l+0xb24>
 80091fc:	a314      	add	r3, pc, #80	; (adr r3, 8009250 <_strtod_l+0xbc0>)
 80091fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009202:	f7f7 fc6b 	bl	8000adc <__aeabi_dcmplt>
 8009206:	e7b3      	b.n	8009170 <_strtod_l+0xae0>
 8009208:	2300      	movs	r3, #0
 800920a:	930a      	str	r3, [sp, #40]	; 0x28
 800920c:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800920e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009210:	6013      	str	r3, [r2, #0]
 8009212:	f7ff ba7c 	b.w	800870e <_strtod_l+0x7e>
 8009216:	2a65      	cmp	r2, #101	; 0x65
 8009218:	f43f ab75 	beq.w	8008906 <_strtod_l+0x276>
 800921c:	2a45      	cmp	r2, #69	; 0x45
 800921e:	f43f ab72 	beq.w	8008906 <_strtod_l+0x276>
 8009222:	2301      	movs	r3, #1
 8009224:	f7ff bbaa 	b.w	800897c <_strtod_l+0x2ec>
 8009228:	00000000 	.word	0x00000000
 800922c:	bff00000 	.word	0xbff00000
 8009230:	00000000 	.word	0x00000000
 8009234:	3ff00000 	.word	0x3ff00000
 8009238:	94a03595 	.word	0x94a03595
 800923c:	3fdfffff 	.word	0x3fdfffff
 8009240:	35afe535 	.word	0x35afe535
 8009244:	3fe00000 	.word	0x3fe00000
 8009248:	ffc00000 	.word	0xffc00000
 800924c:	41dfffff 	.word	0x41dfffff
 8009250:	94a03595 	.word	0x94a03595
 8009254:	3fcfffff 	.word	0x3fcfffff
 8009258:	3ff00000 	.word	0x3ff00000
 800925c:	3fe00000 	.word	0x3fe00000
 8009260:	7ff00000 	.word	0x7ff00000
 8009264:	7fe00000 	.word	0x7fe00000
 8009268:	7c9fffff 	.word	0x7c9fffff
 800926c:	7fefffff 	.word	0x7fefffff

08009270 <_strtod_r>:
 8009270:	4b01      	ldr	r3, [pc, #4]	; (8009278 <_strtod_r+0x8>)
 8009272:	f7ff ba0d 	b.w	8008690 <_strtod_l>
 8009276:	bf00      	nop
 8009278:	20000068 	.word	0x20000068

0800927c <_strtol_l.constprop.0>:
 800927c:	2b01      	cmp	r3, #1
 800927e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009282:	d001      	beq.n	8009288 <_strtol_l.constprop.0+0xc>
 8009284:	2b24      	cmp	r3, #36	; 0x24
 8009286:	d906      	bls.n	8009296 <_strtol_l.constprop.0+0x1a>
 8009288:	f7fd fd8c 	bl	8006da4 <__errno>
 800928c:	2316      	movs	r3, #22
 800928e:	6003      	str	r3, [r0, #0]
 8009290:	2000      	movs	r0, #0
 8009292:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009296:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 800937c <_strtol_l.constprop.0+0x100>
 800929a:	460d      	mov	r5, r1
 800929c:	462e      	mov	r6, r5
 800929e:	f815 4b01 	ldrb.w	r4, [r5], #1
 80092a2:	f81c 7004 	ldrb.w	r7, [ip, r4]
 80092a6:	f017 0708 	ands.w	r7, r7, #8
 80092aa:	d1f7      	bne.n	800929c <_strtol_l.constprop.0+0x20>
 80092ac:	2c2d      	cmp	r4, #45	; 0x2d
 80092ae:	d132      	bne.n	8009316 <_strtol_l.constprop.0+0x9a>
 80092b0:	782c      	ldrb	r4, [r5, #0]
 80092b2:	2701      	movs	r7, #1
 80092b4:	1cb5      	adds	r5, r6, #2
 80092b6:	2b00      	cmp	r3, #0
 80092b8:	d05b      	beq.n	8009372 <_strtol_l.constprop.0+0xf6>
 80092ba:	2b10      	cmp	r3, #16
 80092bc:	d109      	bne.n	80092d2 <_strtol_l.constprop.0+0x56>
 80092be:	2c30      	cmp	r4, #48	; 0x30
 80092c0:	d107      	bne.n	80092d2 <_strtol_l.constprop.0+0x56>
 80092c2:	782c      	ldrb	r4, [r5, #0]
 80092c4:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 80092c8:	2c58      	cmp	r4, #88	; 0x58
 80092ca:	d14d      	bne.n	8009368 <_strtol_l.constprop.0+0xec>
 80092cc:	786c      	ldrb	r4, [r5, #1]
 80092ce:	2310      	movs	r3, #16
 80092d0:	3502      	adds	r5, #2
 80092d2:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 80092d6:	f108 38ff 	add.w	r8, r8, #4294967295	; 0xffffffff
 80092da:	f04f 0e00 	mov.w	lr, #0
 80092de:	fbb8 f9f3 	udiv	r9, r8, r3
 80092e2:	4676      	mov	r6, lr
 80092e4:	fb03 8a19 	mls	sl, r3, r9, r8
 80092e8:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 80092ec:	f1bc 0f09 	cmp.w	ip, #9
 80092f0:	d816      	bhi.n	8009320 <_strtol_l.constprop.0+0xa4>
 80092f2:	4664      	mov	r4, ip
 80092f4:	42a3      	cmp	r3, r4
 80092f6:	dd24      	ble.n	8009342 <_strtol_l.constprop.0+0xc6>
 80092f8:	f1be 3fff 	cmp.w	lr, #4294967295	; 0xffffffff
 80092fc:	d008      	beq.n	8009310 <_strtol_l.constprop.0+0x94>
 80092fe:	45b1      	cmp	r9, r6
 8009300:	d31c      	bcc.n	800933c <_strtol_l.constprop.0+0xc0>
 8009302:	d101      	bne.n	8009308 <_strtol_l.constprop.0+0x8c>
 8009304:	45a2      	cmp	sl, r4
 8009306:	db19      	blt.n	800933c <_strtol_l.constprop.0+0xc0>
 8009308:	fb06 4603 	mla	r6, r6, r3, r4
 800930c:	f04f 0e01 	mov.w	lr, #1
 8009310:	f815 4b01 	ldrb.w	r4, [r5], #1
 8009314:	e7e8      	b.n	80092e8 <_strtol_l.constprop.0+0x6c>
 8009316:	2c2b      	cmp	r4, #43	; 0x2b
 8009318:	bf04      	itt	eq
 800931a:	782c      	ldrbeq	r4, [r5, #0]
 800931c:	1cb5      	addeq	r5, r6, #2
 800931e:	e7ca      	b.n	80092b6 <_strtol_l.constprop.0+0x3a>
 8009320:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 8009324:	f1bc 0f19 	cmp.w	ip, #25
 8009328:	d801      	bhi.n	800932e <_strtol_l.constprop.0+0xb2>
 800932a:	3c37      	subs	r4, #55	; 0x37
 800932c:	e7e2      	b.n	80092f4 <_strtol_l.constprop.0+0x78>
 800932e:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 8009332:	f1bc 0f19 	cmp.w	ip, #25
 8009336:	d804      	bhi.n	8009342 <_strtol_l.constprop.0+0xc6>
 8009338:	3c57      	subs	r4, #87	; 0x57
 800933a:	e7db      	b.n	80092f4 <_strtol_l.constprop.0+0x78>
 800933c:	f04f 3eff 	mov.w	lr, #4294967295	; 0xffffffff
 8009340:	e7e6      	b.n	8009310 <_strtol_l.constprop.0+0x94>
 8009342:	f1be 3fff 	cmp.w	lr, #4294967295	; 0xffffffff
 8009346:	d105      	bne.n	8009354 <_strtol_l.constprop.0+0xd8>
 8009348:	2322      	movs	r3, #34	; 0x22
 800934a:	6003      	str	r3, [r0, #0]
 800934c:	4646      	mov	r6, r8
 800934e:	b942      	cbnz	r2, 8009362 <_strtol_l.constprop.0+0xe6>
 8009350:	4630      	mov	r0, r6
 8009352:	e79e      	b.n	8009292 <_strtol_l.constprop.0+0x16>
 8009354:	b107      	cbz	r7, 8009358 <_strtol_l.constprop.0+0xdc>
 8009356:	4276      	negs	r6, r6
 8009358:	2a00      	cmp	r2, #0
 800935a:	d0f9      	beq.n	8009350 <_strtol_l.constprop.0+0xd4>
 800935c:	f1be 0f00 	cmp.w	lr, #0
 8009360:	d000      	beq.n	8009364 <_strtol_l.constprop.0+0xe8>
 8009362:	1e69      	subs	r1, r5, #1
 8009364:	6011      	str	r1, [r2, #0]
 8009366:	e7f3      	b.n	8009350 <_strtol_l.constprop.0+0xd4>
 8009368:	2430      	movs	r4, #48	; 0x30
 800936a:	2b00      	cmp	r3, #0
 800936c:	d1b1      	bne.n	80092d2 <_strtol_l.constprop.0+0x56>
 800936e:	2308      	movs	r3, #8
 8009370:	e7af      	b.n	80092d2 <_strtol_l.constprop.0+0x56>
 8009372:	2c30      	cmp	r4, #48	; 0x30
 8009374:	d0a5      	beq.n	80092c2 <_strtol_l.constprop.0+0x46>
 8009376:	230a      	movs	r3, #10
 8009378:	e7ab      	b.n	80092d2 <_strtol_l.constprop.0+0x56>
 800937a:	bf00      	nop
 800937c:	0800a861 	.word	0x0800a861

08009380 <_strtol_r>:
 8009380:	f7ff bf7c 	b.w	800927c <_strtol_l.constprop.0>

08009384 <__ssputs_r>:
 8009384:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009388:	688e      	ldr	r6, [r1, #8]
 800938a:	461f      	mov	r7, r3
 800938c:	42be      	cmp	r6, r7
 800938e:	680b      	ldr	r3, [r1, #0]
 8009390:	4682      	mov	sl, r0
 8009392:	460c      	mov	r4, r1
 8009394:	4690      	mov	r8, r2
 8009396:	d82c      	bhi.n	80093f2 <__ssputs_r+0x6e>
 8009398:	898a      	ldrh	r2, [r1, #12]
 800939a:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800939e:	d026      	beq.n	80093ee <__ssputs_r+0x6a>
 80093a0:	6965      	ldr	r5, [r4, #20]
 80093a2:	6909      	ldr	r1, [r1, #16]
 80093a4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80093a8:	eba3 0901 	sub.w	r9, r3, r1
 80093ac:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80093b0:	1c7b      	adds	r3, r7, #1
 80093b2:	444b      	add	r3, r9
 80093b4:	106d      	asrs	r5, r5, #1
 80093b6:	429d      	cmp	r5, r3
 80093b8:	bf38      	it	cc
 80093ba:	461d      	movcc	r5, r3
 80093bc:	0553      	lsls	r3, r2, #21
 80093be:	d527      	bpl.n	8009410 <__ssputs_r+0x8c>
 80093c0:	4629      	mov	r1, r5
 80093c2:	f7fe fc0f 	bl	8007be4 <_malloc_r>
 80093c6:	4606      	mov	r6, r0
 80093c8:	b360      	cbz	r0, 8009424 <__ssputs_r+0xa0>
 80093ca:	6921      	ldr	r1, [r4, #16]
 80093cc:	464a      	mov	r2, r9
 80093ce:	f000 fa1b 	bl	8009808 <memcpy>
 80093d2:	89a3      	ldrh	r3, [r4, #12]
 80093d4:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80093d8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80093dc:	81a3      	strh	r3, [r4, #12]
 80093de:	6126      	str	r6, [r4, #16]
 80093e0:	6165      	str	r5, [r4, #20]
 80093e2:	444e      	add	r6, r9
 80093e4:	eba5 0509 	sub.w	r5, r5, r9
 80093e8:	6026      	str	r6, [r4, #0]
 80093ea:	60a5      	str	r5, [r4, #8]
 80093ec:	463e      	mov	r6, r7
 80093ee:	42be      	cmp	r6, r7
 80093f0:	d900      	bls.n	80093f4 <__ssputs_r+0x70>
 80093f2:	463e      	mov	r6, r7
 80093f4:	6820      	ldr	r0, [r4, #0]
 80093f6:	4632      	mov	r2, r6
 80093f8:	4641      	mov	r1, r8
 80093fa:	f000 f9c9 	bl	8009790 <memmove>
 80093fe:	68a3      	ldr	r3, [r4, #8]
 8009400:	1b9b      	subs	r3, r3, r6
 8009402:	60a3      	str	r3, [r4, #8]
 8009404:	6823      	ldr	r3, [r4, #0]
 8009406:	4433      	add	r3, r6
 8009408:	6023      	str	r3, [r4, #0]
 800940a:	2000      	movs	r0, #0
 800940c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009410:	462a      	mov	r2, r5
 8009412:	f000 fdae 	bl	8009f72 <_realloc_r>
 8009416:	4606      	mov	r6, r0
 8009418:	2800      	cmp	r0, #0
 800941a:	d1e0      	bne.n	80093de <__ssputs_r+0x5a>
 800941c:	6921      	ldr	r1, [r4, #16]
 800941e:	4650      	mov	r0, sl
 8009420:	f7fe fb6c 	bl	8007afc <_free_r>
 8009424:	230c      	movs	r3, #12
 8009426:	f8ca 3000 	str.w	r3, [sl]
 800942a:	89a3      	ldrh	r3, [r4, #12]
 800942c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009430:	81a3      	strh	r3, [r4, #12]
 8009432:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8009436:	e7e9      	b.n	800940c <__ssputs_r+0x88>

08009438 <_svfiprintf_r>:
 8009438:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800943c:	4698      	mov	r8, r3
 800943e:	898b      	ldrh	r3, [r1, #12]
 8009440:	061b      	lsls	r3, r3, #24
 8009442:	b09d      	sub	sp, #116	; 0x74
 8009444:	4607      	mov	r7, r0
 8009446:	460d      	mov	r5, r1
 8009448:	4614      	mov	r4, r2
 800944a:	d50e      	bpl.n	800946a <_svfiprintf_r+0x32>
 800944c:	690b      	ldr	r3, [r1, #16]
 800944e:	b963      	cbnz	r3, 800946a <_svfiprintf_r+0x32>
 8009450:	2140      	movs	r1, #64	; 0x40
 8009452:	f7fe fbc7 	bl	8007be4 <_malloc_r>
 8009456:	6028      	str	r0, [r5, #0]
 8009458:	6128      	str	r0, [r5, #16]
 800945a:	b920      	cbnz	r0, 8009466 <_svfiprintf_r+0x2e>
 800945c:	230c      	movs	r3, #12
 800945e:	603b      	str	r3, [r7, #0]
 8009460:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8009464:	e0d0      	b.n	8009608 <_svfiprintf_r+0x1d0>
 8009466:	2340      	movs	r3, #64	; 0x40
 8009468:	616b      	str	r3, [r5, #20]
 800946a:	2300      	movs	r3, #0
 800946c:	9309      	str	r3, [sp, #36]	; 0x24
 800946e:	2320      	movs	r3, #32
 8009470:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8009474:	f8cd 800c 	str.w	r8, [sp, #12]
 8009478:	2330      	movs	r3, #48	; 0x30
 800947a:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8009620 <_svfiprintf_r+0x1e8>
 800947e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8009482:	f04f 0901 	mov.w	r9, #1
 8009486:	4623      	mov	r3, r4
 8009488:	469a      	mov	sl, r3
 800948a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800948e:	b10a      	cbz	r2, 8009494 <_svfiprintf_r+0x5c>
 8009490:	2a25      	cmp	r2, #37	; 0x25
 8009492:	d1f9      	bne.n	8009488 <_svfiprintf_r+0x50>
 8009494:	ebba 0b04 	subs.w	fp, sl, r4
 8009498:	d00b      	beq.n	80094b2 <_svfiprintf_r+0x7a>
 800949a:	465b      	mov	r3, fp
 800949c:	4622      	mov	r2, r4
 800949e:	4629      	mov	r1, r5
 80094a0:	4638      	mov	r0, r7
 80094a2:	f7ff ff6f 	bl	8009384 <__ssputs_r>
 80094a6:	3001      	adds	r0, #1
 80094a8:	f000 80a9 	beq.w	80095fe <_svfiprintf_r+0x1c6>
 80094ac:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80094ae:	445a      	add	r2, fp
 80094b0:	9209      	str	r2, [sp, #36]	; 0x24
 80094b2:	f89a 3000 	ldrb.w	r3, [sl]
 80094b6:	2b00      	cmp	r3, #0
 80094b8:	f000 80a1 	beq.w	80095fe <_svfiprintf_r+0x1c6>
 80094bc:	2300      	movs	r3, #0
 80094be:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80094c2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80094c6:	f10a 0a01 	add.w	sl, sl, #1
 80094ca:	9304      	str	r3, [sp, #16]
 80094cc:	9307      	str	r3, [sp, #28]
 80094ce:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80094d2:	931a      	str	r3, [sp, #104]	; 0x68
 80094d4:	4654      	mov	r4, sl
 80094d6:	2205      	movs	r2, #5
 80094d8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80094dc:	4850      	ldr	r0, [pc, #320]	; (8009620 <_svfiprintf_r+0x1e8>)
 80094de:	f7f6 fe77 	bl	80001d0 <memchr>
 80094e2:	9a04      	ldr	r2, [sp, #16]
 80094e4:	b9d8      	cbnz	r0, 800951e <_svfiprintf_r+0xe6>
 80094e6:	06d0      	lsls	r0, r2, #27
 80094e8:	bf44      	itt	mi
 80094ea:	2320      	movmi	r3, #32
 80094ec:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80094f0:	0711      	lsls	r1, r2, #28
 80094f2:	bf44      	itt	mi
 80094f4:	232b      	movmi	r3, #43	; 0x2b
 80094f6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80094fa:	f89a 3000 	ldrb.w	r3, [sl]
 80094fe:	2b2a      	cmp	r3, #42	; 0x2a
 8009500:	d015      	beq.n	800952e <_svfiprintf_r+0xf6>
 8009502:	9a07      	ldr	r2, [sp, #28]
 8009504:	4654      	mov	r4, sl
 8009506:	2000      	movs	r0, #0
 8009508:	f04f 0c0a 	mov.w	ip, #10
 800950c:	4621      	mov	r1, r4
 800950e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009512:	3b30      	subs	r3, #48	; 0x30
 8009514:	2b09      	cmp	r3, #9
 8009516:	d94d      	bls.n	80095b4 <_svfiprintf_r+0x17c>
 8009518:	b1b0      	cbz	r0, 8009548 <_svfiprintf_r+0x110>
 800951a:	9207      	str	r2, [sp, #28]
 800951c:	e014      	b.n	8009548 <_svfiprintf_r+0x110>
 800951e:	eba0 0308 	sub.w	r3, r0, r8
 8009522:	fa09 f303 	lsl.w	r3, r9, r3
 8009526:	4313      	orrs	r3, r2
 8009528:	9304      	str	r3, [sp, #16]
 800952a:	46a2      	mov	sl, r4
 800952c:	e7d2      	b.n	80094d4 <_svfiprintf_r+0x9c>
 800952e:	9b03      	ldr	r3, [sp, #12]
 8009530:	1d19      	adds	r1, r3, #4
 8009532:	681b      	ldr	r3, [r3, #0]
 8009534:	9103      	str	r1, [sp, #12]
 8009536:	2b00      	cmp	r3, #0
 8009538:	bfbb      	ittet	lt
 800953a:	425b      	neglt	r3, r3
 800953c:	f042 0202 	orrlt.w	r2, r2, #2
 8009540:	9307      	strge	r3, [sp, #28]
 8009542:	9307      	strlt	r3, [sp, #28]
 8009544:	bfb8      	it	lt
 8009546:	9204      	strlt	r2, [sp, #16]
 8009548:	7823      	ldrb	r3, [r4, #0]
 800954a:	2b2e      	cmp	r3, #46	; 0x2e
 800954c:	d10c      	bne.n	8009568 <_svfiprintf_r+0x130>
 800954e:	7863      	ldrb	r3, [r4, #1]
 8009550:	2b2a      	cmp	r3, #42	; 0x2a
 8009552:	d134      	bne.n	80095be <_svfiprintf_r+0x186>
 8009554:	9b03      	ldr	r3, [sp, #12]
 8009556:	1d1a      	adds	r2, r3, #4
 8009558:	681b      	ldr	r3, [r3, #0]
 800955a:	9203      	str	r2, [sp, #12]
 800955c:	2b00      	cmp	r3, #0
 800955e:	bfb8      	it	lt
 8009560:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8009564:	3402      	adds	r4, #2
 8009566:	9305      	str	r3, [sp, #20]
 8009568:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 8009630 <_svfiprintf_r+0x1f8>
 800956c:	7821      	ldrb	r1, [r4, #0]
 800956e:	2203      	movs	r2, #3
 8009570:	4650      	mov	r0, sl
 8009572:	f7f6 fe2d 	bl	80001d0 <memchr>
 8009576:	b138      	cbz	r0, 8009588 <_svfiprintf_r+0x150>
 8009578:	9b04      	ldr	r3, [sp, #16]
 800957a:	eba0 000a 	sub.w	r0, r0, sl
 800957e:	2240      	movs	r2, #64	; 0x40
 8009580:	4082      	lsls	r2, r0
 8009582:	4313      	orrs	r3, r2
 8009584:	3401      	adds	r4, #1
 8009586:	9304      	str	r3, [sp, #16]
 8009588:	f814 1b01 	ldrb.w	r1, [r4], #1
 800958c:	4825      	ldr	r0, [pc, #148]	; (8009624 <_svfiprintf_r+0x1ec>)
 800958e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8009592:	2206      	movs	r2, #6
 8009594:	f7f6 fe1c 	bl	80001d0 <memchr>
 8009598:	2800      	cmp	r0, #0
 800959a:	d038      	beq.n	800960e <_svfiprintf_r+0x1d6>
 800959c:	4b22      	ldr	r3, [pc, #136]	; (8009628 <_svfiprintf_r+0x1f0>)
 800959e:	bb1b      	cbnz	r3, 80095e8 <_svfiprintf_r+0x1b0>
 80095a0:	9b03      	ldr	r3, [sp, #12]
 80095a2:	3307      	adds	r3, #7
 80095a4:	f023 0307 	bic.w	r3, r3, #7
 80095a8:	3308      	adds	r3, #8
 80095aa:	9303      	str	r3, [sp, #12]
 80095ac:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80095ae:	4433      	add	r3, r6
 80095b0:	9309      	str	r3, [sp, #36]	; 0x24
 80095b2:	e768      	b.n	8009486 <_svfiprintf_r+0x4e>
 80095b4:	fb0c 3202 	mla	r2, ip, r2, r3
 80095b8:	460c      	mov	r4, r1
 80095ba:	2001      	movs	r0, #1
 80095bc:	e7a6      	b.n	800950c <_svfiprintf_r+0xd4>
 80095be:	2300      	movs	r3, #0
 80095c0:	3401      	adds	r4, #1
 80095c2:	9305      	str	r3, [sp, #20]
 80095c4:	4619      	mov	r1, r3
 80095c6:	f04f 0c0a 	mov.w	ip, #10
 80095ca:	4620      	mov	r0, r4
 80095cc:	f810 2b01 	ldrb.w	r2, [r0], #1
 80095d0:	3a30      	subs	r2, #48	; 0x30
 80095d2:	2a09      	cmp	r2, #9
 80095d4:	d903      	bls.n	80095de <_svfiprintf_r+0x1a6>
 80095d6:	2b00      	cmp	r3, #0
 80095d8:	d0c6      	beq.n	8009568 <_svfiprintf_r+0x130>
 80095da:	9105      	str	r1, [sp, #20]
 80095dc:	e7c4      	b.n	8009568 <_svfiprintf_r+0x130>
 80095de:	fb0c 2101 	mla	r1, ip, r1, r2
 80095e2:	4604      	mov	r4, r0
 80095e4:	2301      	movs	r3, #1
 80095e6:	e7f0      	b.n	80095ca <_svfiprintf_r+0x192>
 80095e8:	ab03      	add	r3, sp, #12
 80095ea:	9300      	str	r3, [sp, #0]
 80095ec:	462a      	mov	r2, r5
 80095ee:	4b0f      	ldr	r3, [pc, #60]	; (800962c <_svfiprintf_r+0x1f4>)
 80095f0:	a904      	add	r1, sp, #16
 80095f2:	4638      	mov	r0, r7
 80095f4:	f7fc fc9a 	bl	8005f2c <_printf_float>
 80095f8:	1c42      	adds	r2, r0, #1
 80095fa:	4606      	mov	r6, r0
 80095fc:	d1d6      	bne.n	80095ac <_svfiprintf_r+0x174>
 80095fe:	89ab      	ldrh	r3, [r5, #12]
 8009600:	065b      	lsls	r3, r3, #25
 8009602:	f53f af2d 	bmi.w	8009460 <_svfiprintf_r+0x28>
 8009606:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009608:	b01d      	add	sp, #116	; 0x74
 800960a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800960e:	ab03      	add	r3, sp, #12
 8009610:	9300      	str	r3, [sp, #0]
 8009612:	462a      	mov	r2, r5
 8009614:	4b05      	ldr	r3, [pc, #20]	; (800962c <_svfiprintf_r+0x1f4>)
 8009616:	a904      	add	r1, sp, #16
 8009618:	4638      	mov	r0, r7
 800961a:	f7fc ff2b 	bl	8006474 <_printf_i>
 800961e:	e7eb      	b.n	80095f8 <_svfiprintf_r+0x1c0>
 8009620:	0800a961 	.word	0x0800a961
 8009624:	0800a96b 	.word	0x0800a96b
 8009628:	08005f2d 	.word	0x08005f2d
 800962c:	08009385 	.word	0x08009385
 8009630:	0800a967 	.word	0x0800a967

08009634 <__sflush_r>:
 8009634:	898a      	ldrh	r2, [r1, #12]
 8009636:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800963a:	4605      	mov	r5, r0
 800963c:	0710      	lsls	r0, r2, #28
 800963e:	460c      	mov	r4, r1
 8009640:	d458      	bmi.n	80096f4 <__sflush_r+0xc0>
 8009642:	684b      	ldr	r3, [r1, #4]
 8009644:	2b00      	cmp	r3, #0
 8009646:	dc05      	bgt.n	8009654 <__sflush_r+0x20>
 8009648:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800964a:	2b00      	cmp	r3, #0
 800964c:	dc02      	bgt.n	8009654 <__sflush_r+0x20>
 800964e:	2000      	movs	r0, #0
 8009650:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009654:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8009656:	2e00      	cmp	r6, #0
 8009658:	d0f9      	beq.n	800964e <__sflush_r+0x1a>
 800965a:	2300      	movs	r3, #0
 800965c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8009660:	682f      	ldr	r7, [r5, #0]
 8009662:	6a21      	ldr	r1, [r4, #32]
 8009664:	602b      	str	r3, [r5, #0]
 8009666:	d032      	beq.n	80096ce <__sflush_r+0x9a>
 8009668:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800966a:	89a3      	ldrh	r3, [r4, #12]
 800966c:	075a      	lsls	r2, r3, #29
 800966e:	d505      	bpl.n	800967c <__sflush_r+0x48>
 8009670:	6863      	ldr	r3, [r4, #4]
 8009672:	1ac0      	subs	r0, r0, r3
 8009674:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8009676:	b10b      	cbz	r3, 800967c <__sflush_r+0x48>
 8009678:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800967a:	1ac0      	subs	r0, r0, r3
 800967c:	2300      	movs	r3, #0
 800967e:	4602      	mov	r2, r0
 8009680:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8009682:	6a21      	ldr	r1, [r4, #32]
 8009684:	4628      	mov	r0, r5
 8009686:	47b0      	blx	r6
 8009688:	1c43      	adds	r3, r0, #1
 800968a:	89a3      	ldrh	r3, [r4, #12]
 800968c:	d106      	bne.n	800969c <__sflush_r+0x68>
 800968e:	6829      	ldr	r1, [r5, #0]
 8009690:	291d      	cmp	r1, #29
 8009692:	d82b      	bhi.n	80096ec <__sflush_r+0xb8>
 8009694:	4a29      	ldr	r2, [pc, #164]	; (800973c <__sflush_r+0x108>)
 8009696:	410a      	asrs	r2, r1
 8009698:	07d6      	lsls	r6, r2, #31
 800969a:	d427      	bmi.n	80096ec <__sflush_r+0xb8>
 800969c:	2200      	movs	r2, #0
 800969e:	6062      	str	r2, [r4, #4]
 80096a0:	04d9      	lsls	r1, r3, #19
 80096a2:	6922      	ldr	r2, [r4, #16]
 80096a4:	6022      	str	r2, [r4, #0]
 80096a6:	d504      	bpl.n	80096b2 <__sflush_r+0x7e>
 80096a8:	1c42      	adds	r2, r0, #1
 80096aa:	d101      	bne.n	80096b0 <__sflush_r+0x7c>
 80096ac:	682b      	ldr	r3, [r5, #0]
 80096ae:	b903      	cbnz	r3, 80096b2 <__sflush_r+0x7e>
 80096b0:	6560      	str	r0, [r4, #84]	; 0x54
 80096b2:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80096b4:	602f      	str	r7, [r5, #0]
 80096b6:	2900      	cmp	r1, #0
 80096b8:	d0c9      	beq.n	800964e <__sflush_r+0x1a>
 80096ba:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80096be:	4299      	cmp	r1, r3
 80096c0:	d002      	beq.n	80096c8 <__sflush_r+0x94>
 80096c2:	4628      	mov	r0, r5
 80096c4:	f7fe fa1a 	bl	8007afc <_free_r>
 80096c8:	2000      	movs	r0, #0
 80096ca:	6360      	str	r0, [r4, #52]	; 0x34
 80096cc:	e7c0      	b.n	8009650 <__sflush_r+0x1c>
 80096ce:	2301      	movs	r3, #1
 80096d0:	4628      	mov	r0, r5
 80096d2:	47b0      	blx	r6
 80096d4:	1c41      	adds	r1, r0, #1
 80096d6:	d1c8      	bne.n	800966a <__sflush_r+0x36>
 80096d8:	682b      	ldr	r3, [r5, #0]
 80096da:	2b00      	cmp	r3, #0
 80096dc:	d0c5      	beq.n	800966a <__sflush_r+0x36>
 80096de:	2b1d      	cmp	r3, #29
 80096e0:	d001      	beq.n	80096e6 <__sflush_r+0xb2>
 80096e2:	2b16      	cmp	r3, #22
 80096e4:	d101      	bne.n	80096ea <__sflush_r+0xb6>
 80096e6:	602f      	str	r7, [r5, #0]
 80096e8:	e7b1      	b.n	800964e <__sflush_r+0x1a>
 80096ea:	89a3      	ldrh	r3, [r4, #12]
 80096ec:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80096f0:	81a3      	strh	r3, [r4, #12]
 80096f2:	e7ad      	b.n	8009650 <__sflush_r+0x1c>
 80096f4:	690f      	ldr	r7, [r1, #16]
 80096f6:	2f00      	cmp	r7, #0
 80096f8:	d0a9      	beq.n	800964e <__sflush_r+0x1a>
 80096fa:	0793      	lsls	r3, r2, #30
 80096fc:	680e      	ldr	r6, [r1, #0]
 80096fe:	bf08      	it	eq
 8009700:	694b      	ldreq	r3, [r1, #20]
 8009702:	600f      	str	r7, [r1, #0]
 8009704:	bf18      	it	ne
 8009706:	2300      	movne	r3, #0
 8009708:	eba6 0807 	sub.w	r8, r6, r7
 800970c:	608b      	str	r3, [r1, #8]
 800970e:	f1b8 0f00 	cmp.w	r8, #0
 8009712:	dd9c      	ble.n	800964e <__sflush_r+0x1a>
 8009714:	6a21      	ldr	r1, [r4, #32]
 8009716:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8009718:	4643      	mov	r3, r8
 800971a:	463a      	mov	r2, r7
 800971c:	4628      	mov	r0, r5
 800971e:	47b0      	blx	r6
 8009720:	2800      	cmp	r0, #0
 8009722:	dc06      	bgt.n	8009732 <__sflush_r+0xfe>
 8009724:	89a3      	ldrh	r3, [r4, #12]
 8009726:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800972a:	81a3      	strh	r3, [r4, #12]
 800972c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8009730:	e78e      	b.n	8009650 <__sflush_r+0x1c>
 8009732:	4407      	add	r7, r0
 8009734:	eba8 0800 	sub.w	r8, r8, r0
 8009738:	e7e9      	b.n	800970e <__sflush_r+0xda>
 800973a:	bf00      	nop
 800973c:	dfbffffe 	.word	0xdfbffffe

08009740 <_fflush_r>:
 8009740:	b538      	push	{r3, r4, r5, lr}
 8009742:	690b      	ldr	r3, [r1, #16]
 8009744:	4605      	mov	r5, r0
 8009746:	460c      	mov	r4, r1
 8009748:	b913      	cbnz	r3, 8009750 <_fflush_r+0x10>
 800974a:	2500      	movs	r5, #0
 800974c:	4628      	mov	r0, r5
 800974e:	bd38      	pop	{r3, r4, r5, pc}
 8009750:	b118      	cbz	r0, 800975a <_fflush_r+0x1a>
 8009752:	6a03      	ldr	r3, [r0, #32]
 8009754:	b90b      	cbnz	r3, 800975a <_fflush_r+0x1a>
 8009756:	f7fd fa39 	bl	8006bcc <__sinit>
 800975a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800975e:	2b00      	cmp	r3, #0
 8009760:	d0f3      	beq.n	800974a <_fflush_r+0xa>
 8009762:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8009764:	07d0      	lsls	r0, r2, #31
 8009766:	d404      	bmi.n	8009772 <_fflush_r+0x32>
 8009768:	0599      	lsls	r1, r3, #22
 800976a:	d402      	bmi.n	8009772 <_fflush_r+0x32>
 800976c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800976e:	f7fd fb43 	bl	8006df8 <__retarget_lock_acquire_recursive>
 8009772:	4628      	mov	r0, r5
 8009774:	4621      	mov	r1, r4
 8009776:	f7ff ff5d 	bl	8009634 <__sflush_r>
 800977a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800977c:	07da      	lsls	r2, r3, #31
 800977e:	4605      	mov	r5, r0
 8009780:	d4e4      	bmi.n	800974c <_fflush_r+0xc>
 8009782:	89a3      	ldrh	r3, [r4, #12]
 8009784:	059b      	lsls	r3, r3, #22
 8009786:	d4e1      	bmi.n	800974c <_fflush_r+0xc>
 8009788:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800978a:	f7fd fb36 	bl	8006dfa <__retarget_lock_release_recursive>
 800978e:	e7dd      	b.n	800974c <_fflush_r+0xc>

08009790 <memmove>:
 8009790:	4288      	cmp	r0, r1
 8009792:	b510      	push	{r4, lr}
 8009794:	eb01 0402 	add.w	r4, r1, r2
 8009798:	d902      	bls.n	80097a0 <memmove+0x10>
 800979a:	4284      	cmp	r4, r0
 800979c:	4623      	mov	r3, r4
 800979e:	d807      	bhi.n	80097b0 <memmove+0x20>
 80097a0:	1e43      	subs	r3, r0, #1
 80097a2:	42a1      	cmp	r1, r4
 80097a4:	d008      	beq.n	80097b8 <memmove+0x28>
 80097a6:	f811 2b01 	ldrb.w	r2, [r1], #1
 80097aa:	f803 2f01 	strb.w	r2, [r3, #1]!
 80097ae:	e7f8      	b.n	80097a2 <memmove+0x12>
 80097b0:	4402      	add	r2, r0
 80097b2:	4601      	mov	r1, r0
 80097b4:	428a      	cmp	r2, r1
 80097b6:	d100      	bne.n	80097ba <memmove+0x2a>
 80097b8:	bd10      	pop	{r4, pc}
 80097ba:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80097be:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80097c2:	e7f7      	b.n	80097b4 <memmove+0x24>

080097c4 <strncmp>:
 80097c4:	b510      	push	{r4, lr}
 80097c6:	b16a      	cbz	r2, 80097e4 <strncmp+0x20>
 80097c8:	3901      	subs	r1, #1
 80097ca:	1884      	adds	r4, r0, r2
 80097cc:	f810 2b01 	ldrb.w	r2, [r0], #1
 80097d0:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 80097d4:	429a      	cmp	r2, r3
 80097d6:	d103      	bne.n	80097e0 <strncmp+0x1c>
 80097d8:	42a0      	cmp	r0, r4
 80097da:	d001      	beq.n	80097e0 <strncmp+0x1c>
 80097dc:	2a00      	cmp	r2, #0
 80097de:	d1f5      	bne.n	80097cc <strncmp+0x8>
 80097e0:	1ad0      	subs	r0, r2, r3
 80097e2:	bd10      	pop	{r4, pc}
 80097e4:	4610      	mov	r0, r2
 80097e6:	e7fc      	b.n	80097e2 <strncmp+0x1e>

080097e8 <_sbrk_r>:
 80097e8:	b538      	push	{r3, r4, r5, lr}
 80097ea:	4d06      	ldr	r5, [pc, #24]	; (8009804 <_sbrk_r+0x1c>)
 80097ec:	2300      	movs	r3, #0
 80097ee:	4604      	mov	r4, r0
 80097f0:	4608      	mov	r0, r1
 80097f2:	602b      	str	r3, [r5, #0]
 80097f4:	f7f8 fb94 	bl	8001f20 <_sbrk>
 80097f8:	1c43      	adds	r3, r0, #1
 80097fa:	d102      	bne.n	8009802 <_sbrk_r+0x1a>
 80097fc:	682b      	ldr	r3, [r5, #0]
 80097fe:	b103      	cbz	r3, 8009802 <_sbrk_r+0x1a>
 8009800:	6023      	str	r3, [r4, #0]
 8009802:	bd38      	pop	{r3, r4, r5, pc}
 8009804:	200006a8 	.word	0x200006a8

08009808 <memcpy>:
 8009808:	440a      	add	r2, r1
 800980a:	4291      	cmp	r1, r2
 800980c:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8009810:	d100      	bne.n	8009814 <memcpy+0xc>
 8009812:	4770      	bx	lr
 8009814:	b510      	push	{r4, lr}
 8009816:	f811 4b01 	ldrb.w	r4, [r1], #1
 800981a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800981e:	4291      	cmp	r1, r2
 8009820:	d1f9      	bne.n	8009816 <memcpy+0xe>
 8009822:	bd10      	pop	{r4, pc}
 8009824:	0000      	movs	r0, r0
	...

08009828 <nan>:
 8009828:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8009830 <nan+0x8>
 800982c:	4770      	bx	lr
 800982e:	bf00      	nop
 8009830:	00000000 	.word	0x00000000
 8009834:	7ff80000 	.word	0x7ff80000

08009838 <__assert_func>:
 8009838:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800983a:	4614      	mov	r4, r2
 800983c:	461a      	mov	r2, r3
 800983e:	4b09      	ldr	r3, [pc, #36]	; (8009864 <__assert_func+0x2c>)
 8009840:	681b      	ldr	r3, [r3, #0]
 8009842:	4605      	mov	r5, r0
 8009844:	68d8      	ldr	r0, [r3, #12]
 8009846:	b14c      	cbz	r4, 800985c <__assert_func+0x24>
 8009848:	4b07      	ldr	r3, [pc, #28]	; (8009868 <__assert_func+0x30>)
 800984a:	9100      	str	r1, [sp, #0]
 800984c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8009850:	4906      	ldr	r1, [pc, #24]	; (800986c <__assert_func+0x34>)
 8009852:	462b      	mov	r3, r5
 8009854:	f000 fbca 	bl	8009fec <fiprintf>
 8009858:	f000 fbda 	bl	800a010 <abort>
 800985c:	4b04      	ldr	r3, [pc, #16]	; (8009870 <__assert_func+0x38>)
 800985e:	461c      	mov	r4, r3
 8009860:	e7f3      	b.n	800984a <__assert_func+0x12>
 8009862:	bf00      	nop
 8009864:	20000064 	.word	0x20000064
 8009868:	0800a97a 	.word	0x0800a97a
 800986c:	0800a987 	.word	0x0800a987
 8009870:	0800a9b5 	.word	0x0800a9b5

08009874 <_calloc_r>:
 8009874:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8009876:	fba1 2402 	umull	r2, r4, r1, r2
 800987a:	b94c      	cbnz	r4, 8009890 <_calloc_r+0x1c>
 800987c:	4611      	mov	r1, r2
 800987e:	9201      	str	r2, [sp, #4]
 8009880:	f7fe f9b0 	bl	8007be4 <_malloc_r>
 8009884:	9a01      	ldr	r2, [sp, #4]
 8009886:	4605      	mov	r5, r0
 8009888:	b930      	cbnz	r0, 8009898 <_calloc_r+0x24>
 800988a:	4628      	mov	r0, r5
 800988c:	b003      	add	sp, #12
 800988e:	bd30      	pop	{r4, r5, pc}
 8009890:	220c      	movs	r2, #12
 8009892:	6002      	str	r2, [r0, #0]
 8009894:	2500      	movs	r5, #0
 8009896:	e7f8      	b.n	800988a <_calloc_r+0x16>
 8009898:	4621      	mov	r1, r4
 800989a:	f7fd fa30 	bl	8006cfe <memset>
 800989e:	e7f4      	b.n	800988a <_calloc_r+0x16>

080098a0 <rshift>:
 80098a0:	6903      	ldr	r3, [r0, #16]
 80098a2:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 80098a6:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80098aa:	ea4f 1261 	mov.w	r2, r1, asr #5
 80098ae:	f100 0414 	add.w	r4, r0, #20
 80098b2:	dd45      	ble.n	8009940 <rshift+0xa0>
 80098b4:	f011 011f 	ands.w	r1, r1, #31
 80098b8:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 80098bc:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 80098c0:	d10c      	bne.n	80098dc <rshift+0x3c>
 80098c2:	f100 0710 	add.w	r7, r0, #16
 80098c6:	4629      	mov	r1, r5
 80098c8:	42b1      	cmp	r1, r6
 80098ca:	d334      	bcc.n	8009936 <rshift+0x96>
 80098cc:	1a9b      	subs	r3, r3, r2
 80098ce:	009b      	lsls	r3, r3, #2
 80098d0:	1eea      	subs	r2, r5, #3
 80098d2:	4296      	cmp	r6, r2
 80098d4:	bf38      	it	cc
 80098d6:	2300      	movcc	r3, #0
 80098d8:	4423      	add	r3, r4
 80098da:	e015      	b.n	8009908 <rshift+0x68>
 80098dc:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 80098e0:	f1c1 0820 	rsb	r8, r1, #32
 80098e4:	40cf      	lsrs	r7, r1
 80098e6:	f105 0e04 	add.w	lr, r5, #4
 80098ea:	46a1      	mov	r9, r4
 80098ec:	4576      	cmp	r6, lr
 80098ee:	46f4      	mov	ip, lr
 80098f0:	d815      	bhi.n	800991e <rshift+0x7e>
 80098f2:	1a9a      	subs	r2, r3, r2
 80098f4:	0092      	lsls	r2, r2, #2
 80098f6:	3a04      	subs	r2, #4
 80098f8:	3501      	adds	r5, #1
 80098fa:	42ae      	cmp	r6, r5
 80098fc:	bf38      	it	cc
 80098fe:	2200      	movcc	r2, #0
 8009900:	18a3      	adds	r3, r4, r2
 8009902:	50a7      	str	r7, [r4, r2]
 8009904:	b107      	cbz	r7, 8009908 <rshift+0x68>
 8009906:	3304      	adds	r3, #4
 8009908:	1b1a      	subs	r2, r3, r4
 800990a:	42a3      	cmp	r3, r4
 800990c:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8009910:	bf08      	it	eq
 8009912:	2300      	moveq	r3, #0
 8009914:	6102      	str	r2, [r0, #16]
 8009916:	bf08      	it	eq
 8009918:	6143      	streq	r3, [r0, #20]
 800991a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800991e:	f8dc c000 	ldr.w	ip, [ip]
 8009922:	fa0c fc08 	lsl.w	ip, ip, r8
 8009926:	ea4c 0707 	orr.w	r7, ip, r7
 800992a:	f849 7b04 	str.w	r7, [r9], #4
 800992e:	f85e 7b04 	ldr.w	r7, [lr], #4
 8009932:	40cf      	lsrs	r7, r1
 8009934:	e7da      	b.n	80098ec <rshift+0x4c>
 8009936:	f851 cb04 	ldr.w	ip, [r1], #4
 800993a:	f847 cf04 	str.w	ip, [r7, #4]!
 800993e:	e7c3      	b.n	80098c8 <rshift+0x28>
 8009940:	4623      	mov	r3, r4
 8009942:	e7e1      	b.n	8009908 <rshift+0x68>

08009944 <__hexdig_fun>:
 8009944:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8009948:	2b09      	cmp	r3, #9
 800994a:	d802      	bhi.n	8009952 <__hexdig_fun+0xe>
 800994c:	3820      	subs	r0, #32
 800994e:	b2c0      	uxtb	r0, r0
 8009950:	4770      	bx	lr
 8009952:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8009956:	2b05      	cmp	r3, #5
 8009958:	d801      	bhi.n	800995e <__hexdig_fun+0x1a>
 800995a:	3847      	subs	r0, #71	; 0x47
 800995c:	e7f7      	b.n	800994e <__hexdig_fun+0xa>
 800995e:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 8009962:	2b05      	cmp	r3, #5
 8009964:	d801      	bhi.n	800996a <__hexdig_fun+0x26>
 8009966:	3827      	subs	r0, #39	; 0x27
 8009968:	e7f1      	b.n	800994e <__hexdig_fun+0xa>
 800996a:	2000      	movs	r0, #0
 800996c:	4770      	bx	lr
	...

08009970 <__gethex>:
 8009970:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009974:	4617      	mov	r7, r2
 8009976:	680a      	ldr	r2, [r1, #0]
 8009978:	b085      	sub	sp, #20
 800997a:	f102 0b02 	add.w	fp, r2, #2
 800997e:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 8009982:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 8009986:	4681      	mov	r9, r0
 8009988:	468a      	mov	sl, r1
 800998a:	9302      	str	r3, [sp, #8]
 800998c:	32fe      	adds	r2, #254	; 0xfe
 800998e:	eb02 030b 	add.w	r3, r2, fp
 8009992:	46d8      	mov	r8, fp
 8009994:	f81b 0b01 	ldrb.w	r0, [fp], #1
 8009998:	9301      	str	r3, [sp, #4]
 800999a:	2830      	cmp	r0, #48	; 0x30
 800999c:	d0f7      	beq.n	800998e <__gethex+0x1e>
 800999e:	f7ff ffd1 	bl	8009944 <__hexdig_fun>
 80099a2:	4604      	mov	r4, r0
 80099a4:	2800      	cmp	r0, #0
 80099a6:	d138      	bne.n	8009a1a <__gethex+0xaa>
 80099a8:	49a7      	ldr	r1, [pc, #668]	; (8009c48 <__gethex+0x2d8>)
 80099aa:	2201      	movs	r2, #1
 80099ac:	4640      	mov	r0, r8
 80099ae:	f7ff ff09 	bl	80097c4 <strncmp>
 80099b2:	4606      	mov	r6, r0
 80099b4:	2800      	cmp	r0, #0
 80099b6:	d169      	bne.n	8009a8c <__gethex+0x11c>
 80099b8:	f898 0001 	ldrb.w	r0, [r8, #1]
 80099bc:	465d      	mov	r5, fp
 80099be:	f7ff ffc1 	bl	8009944 <__hexdig_fun>
 80099c2:	2800      	cmp	r0, #0
 80099c4:	d064      	beq.n	8009a90 <__gethex+0x120>
 80099c6:	465a      	mov	r2, fp
 80099c8:	7810      	ldrb	r0, [r2, #0]
 80099ca:	2830      	cmp	r0, #48	; 0x30
 80099cc:	4690      	mov	r8, r2
 80099ce:	f102 0201 	add.w	r2, r2, #1
 80099d2:	d0f9      	beq.n	80099c8 <__gethex+0x58>
 80099d4:	f7ff ffb6 	bl	8009944 <__hexdig_fun>
 80099d8:	2301      	movs	r3, #1
 80099da:	fab0 f480 	clz	r4, r0
 80099de:	0964      	lsrs	r4, r4, #5
 80099e0:	465e      	mov	r6, fp
 80099e2:	9301      	str	r3, [sp, #4]
 80099e4:	4642      	mov	r2, r8
 80099e6:	4615      	mov	r5, r2
 80099e8:	3201      	adds	r2, #1
 80099ea:	7828      	ldrb	r0, [r5, #0]
 80099ec:	f7ff ffaa 	bl	8009944 <__hexdig_fun>
 80099f0:	2800      	cmp	r0, #0
 80099f2:	d1f8      	bne.n	80099e6 <__gethex+0x76>
 80099f4:	4994      	ldr	r1, [pc, #592]	; (8009c48 <__gethex+0x2d8>)
 80099f6:	2201      	movs	r2, #1
 80099f8:	4628      	mov	r0, r5
 80099fa:	f7ff fee3 	bl	80097c4 <strncmp>
 80099fe:	b978      	cbnz	r0, 8009a20 <__gethex+0xb0>
 8009a00:	b946      	cbnz	r6, 8009a14 <__gethex+0xa4>
 8009a02:	1c6e      	adds	r6, r5, #1
 8009a04:	4632      	mov	r2, r6
 8009a06:	4615      	mov	r5, r2
 8009a08:	3201      	adds	r2, #1
 8009a0a:	7828      	ldrb	r0, [r5, #0]
 8009a0c:	f7ff ff9a 	bl	8009944 <__hexdig_fun>
 8009a10:	2800      	cmp	r0, #0
 8009a12:	d1f8      	bne.n	8009a06 <__gethex+0x96>
 8009a14:	1b73      	subs	r3, r6, r5
 8009a16:	009e      	lsls	r6, r3, #2
 8009a18:	e004      	b.n	8009a24 <__gethex+0xb4>
 8009a1a:	2400      	movs	r4, #0
 8009a1c:	4626      	mov	r6, r4
 8009a1e:	e7e1      	b.n	80099e4 <__gethex+0x74>
 8009a20:	2e00      	cmp	r6, #0
 8009a22:	d1f7      	bne.n	8009a14 <__gethex+0xa4>
 8009a24:	782b      	ldrb	r3, [r5, #0]
 8009a26:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8009a2a:	2b50      	cmp	r3, #80	; 0x50
 8009a2c:	d13d      	bne.n	8009aaa <__gethex+0x13a>
 8009a2e:	786b      	ldrb	r3, [r5, #1]
 8009a30:	2b2b      	cmp	r3, #43	; 0x2b
 8009a32:	d02f      	beq.n	8009a94 <__gethex+0x124>
 8009a34:	2b2d      	cmp	r3, #45	; 0x2d
 8009a36:	d031      	beq.n	8009a9c <__gethex+0x12c>
 8009a38:	1c69      	adds	r1, r5, #1
 8009a3a:	f04f 0b00 	mov.w	fp, #0
 8009a3e:	7808      	ldrb	r0, [r1, #0]
 8009a40:	f7ff ff80 	bl	8009944 <__hexdig_fun>
 8009a44:	1e42      	subs	r2, r0, #1
 8009a46:	b2d2      	uxtb	r2, r2
 8009a48:	2a18      	cmp	r2, #24
 8009a4a:	d82e      	bhi.n	8009aaa <__gethex+0x13a>
 8009a4c:	f1a0 0210 	sub.w	r2, r0, #16
 8009a50:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8009a54:	f7ff ff76 	bl	8009944 <__hexdig_fun>
 8009a58:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 8009a5c:	fa5f fc8c 	uxtb.w	ip, ip
 8009a60:	f1bc 0f18 	cmp.w	ip, #24
 8009a64:	d91d      	bls.n	8009aa2 <__gethex+0x132>
 8009a66:	f1bb 0f00 	cmp.w	fp, #0
 8009a6a:	d000      	beq.n	8009a6e <__gethex+0xfe>
 8009a6c:	4252      	negs	r2, r2
 8009a6e:	4416      	add	r6, r2
 8009a70:	f8ca 1000 	str.w	r1, [sl]
 8009a74:	b1dc      	cbz	r4, 8009aae <__gethex+0x13e>
 8009a76:	9b01      	ldr	r3, [sp, #4]
 8009a78:	2b00      	cmp	r3, #0
 8009a7a:	bf14      	ite	ne
 8009a7c:	f04f 0800 	movne.w	r8, #0
 8009a80:	f04f 0806 	moveq.w	r8, #6
 8009a84:	4640      	mov	r0, r8
 8009a86:	b005      	add	sp, #20
 8009a88:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009a8c:	4645      	mov	r5, r8
 8009a8e:	4626      	mov	r6, r4
 8009a90:	2401      	movs	r4, #1
 8009a92:	e7c7      	b.n	8009a24 <__gethex+0xb4>
 8009a94:	f04f 0b00 	mov.w	fp, #0
 8009a98:	1ca9      	adds	r1, r5, #2
 8009a9a:	e7d0      	b.n	8009a3e <__gethex+0xce>
 8009a9c:	f04f 0b01 	mov.w	fp, #1
 8009aa0:	e7fa      	b.n	8009a98 <__gethex+0x128>
 8009aa2:	230a      	movs	r3, #10
 8009aa4:	fb03 0002 	mla	r0, r3, r2, r0
 8009aa8:	e7d0      	b.n	8009a4c <__gethex+0xdc>
 8009aaa:	4629      	mov	r1, r5
 8009aac:	e7e0      	b.n	8009a70 <__gethex+0x100>
 8009aae:	eba5 0308 	sub.w	r3, r5, r8
 8009ab2:	3b01      	subs	r3, #1
 8009ab4:	4621      	mov	r1, r4
 8009ab6:	2b07      	cmp	r3, #7
 8009ab8:	dc0a      	bgt.n	8009ad0 <__gethex+0x160>
 8009aba:	4648      	mov	r0, r9
 8009abc:	f7fe f91e 	bl	8007cfc <_Balloc>
 8009ac0:	4604      	mov	r4, r0
 8009ac2:	b940      	cbnz	r0, 8009ad6 <__gethex+0x166>
 8009ac4:	4b61      	ldr	r3, [pc, #388]	; (8009c4c <__gethex+0x2dc>)
 8009ac6:	4602      	mov	r2, r0
 8009ac8:	21e4      	movs	r1, #228	; 0xe4
 8009aca:	4861      	ldr	r0, [pc, #388]	; (8009c50 <__gethex+0x2e0>)
 8009acc:	f7ff feb4 	bl	8009838 <__assert_func>
 8009ad0:	3101      	adds	r1, #1
 8009ad2:	105b      	asrs	r3, r3, #1
 8009ad4:	e7ef      	b.n	8009ab6 <__gethex+0x146>
 8009ad6:	f100 0a14 	add.w	sl, r0, #20
 8009ada:	2300      	movs	r3, #0
 8009adc:	495a      	ldr	r1, [pc, #360]	; (8009c48 <__gethex+0x2d8>)
 8009ade:	f8cd a004 	str.w	sl, [sp, #4]
 8009ae2:	469b      	mov	fp, r3
 8009ae4:	45a8      	cmp	r8, r5
 8009ae6:	d342      	bcc.n	8009b6e <__gethex+0x1fe>
 8009ae8:	9801      	ldr	r0, [sp, #4]
 8009aea:	f840 bb04 	str.w	fp, [r0], #4
 8009aee:	eba0 000a 	sub.w	r0, r0, sl
 8009af2:	1080      	asrs	r0, r0, #2
 8009af4:	6120      	str	r0, [r4, #16]
 8009af6:	ea4f 1840 	mov.w	r8, r0, lsl #5
 8009afa:	4658      	mov	r0, fp
 8009afc:	f7fe f9f0 	bl	8007ee0 <__hi0bits>
 8009b00:	683d      	ldr	r5, [r7, #0]
 8009b02:	eba8 0000 	sub.w	r0, r8, r0
 8009b06:	42a8      	cmp	r0, r5
 8009b08:	dd59      	ble.n	8009bbe <__gethex+0x24e>
 8009b0a:	eba0 0805 	sub.w	r8, r0, r5
 8009b0e:	4641      	mov	r1, r8
 8009b10:	4620      	mov	r0, r4
 8009b12:	f7fe fd7f 	bl	8008614 <__any_on>
 8009b16:	4683      	mov	fp, r0
 8009b18:	b1b8      	cbz	r0, 8009b4a <__gethex+0x1da>
 8009b1a:	f108 33ff 	add.w	r3, r8, #4294967295	; 0xffffffff
 8009b1e:	1159      	asrs	r1, r3, #5
 8009b20:	f003 021f 	and.w	r2, r3, #31
 8009b24:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 8009b28:	f04f 0b01 	mov.w	fp, #1
 8009b2c:	fa0b f202 	lsl.w	r2, fp, r2
 8009b30:	420a      	tst	r2, r1
 8009b32:	d00a      	beq.n	8009b4a <__gethex+0x1da>
 8009b34:	455b      	cmp	r3, fp
 8009b36:	dd06      	ble.n	8009b46 <__gethex+0x1d6>
 8009b38:	f1a8 0102 	sub.w	r1, r8, #2
 8009b3c:	4620      	mov	r0, r4
 8009b3e:	f7fe fd69 	bl	8008614 <__any_on>
 8009b42:	2800      	cmp	r0, #0
 8009b44:	d138      	bne.n	8009bb8 <__gethex+0x248>
 8009b46:	f04f 0b02 	mov.w	fp, #2
 8009b4a:	4641      	mov	r1, r8
 8009b4c:	4620      	mov	r0, r4
 8009b4e:	f7ff fea7 	bl	80098a0 <rshift>
 8009b52:	4446      	add	r6, r8
 8009b54:	68bb      	ldr	r3, [r7, #8]
 8009b56:	42b3      	cmp	r3, r6
 8009b58:	da41      	bge.n	8009bde <__gethex+0x26e>
 8009b5a:	4621      	mov	r1, r4
 8009b5c:	4648      	mov	r0, r9
 8009b5e:	f7fe f90d 	bl	8007d7c <_Bfree>
 8009b62:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8009b64:	2300      	movs	r3, #0
 8009b66:	6013      	str	r3, [r2, #0]
 8009b68:	f04f 08a3 	mov.w	r8, #163	; 0xa3
 8009b6c:	e78a      	b.n	8009a84 <__gethex+0x114>
 8009b6e:	f815 2d01 	ldrb.w	r2, [r5, #-1]!
 8009b72:	2a2e      	cmp	r2, #46	; 0x2e
 8009b74:	d014      	beq.n	8009ba0 <__gethex+0x230>
 8009b76:	2b20      	cmp	r3, #32
 8009b78:	d106      	bne.n	8009b88 <__gethex+0x218>
 8009b7a:	9b01      	ldr	r3, [sp, #4]
 8009b7c:	f843 bb04 	str.w	fp, [r3], #4
 8009b80:	f04f 0b00 	mov.w	fp, #0
 8009b84:	9301      	str	r3, [sp, #4]
 8009b86:	465b      	mov	r3, fp
 8009b88:	7828      	ldrb	r0, [r5, #0]
 8009b8a:	9303      	str	r3, [sp, #12]
 8009b8c:	f7ff feda 	bl	8009944 <__hexdig_fun>
 8009b90:	9b03      	ldr	r3, [sp, #12]
 8009b92:	f000 000f 	and.w	r0, r0, #15
 8009b96:	4098      	lsls	r0, r3
 8009b98:	ea4b 0b00 	orr.w	fp, fp, r0
 8009b9c:	3304      	adds	r3, #4
 8009b9e:	e7a1      	b.n	8009ae4 <__gethex+0x174>
 8009ba0:	45a8      	cmp	r8, r5
 8009ba2:	d8e8      	bhi.n	8009b76 <__gethex+0x206>
 8009ba4:	2201      	movs	r2, #1
 8009ba6:	4628      	mov	r0, r5
 8009ba8:	9303      	str	r3, [sp, #12]
 8009baa:	f7ff fe0b 	bl	80097c4 <strncmp>
 8009bae:	4926      	ldr	r1, [pc, #152]	; (8009c48 <__gethex+0x2d8>)
 8009bb0:	9b03      	ldr	r3, [sp, #12]
 8009bb2:	2800      	cmp	r0, #0
 8009bb4:	d1df      	bne.n	8009b76 <__gethex+0x206>
 8009bb6:	e795      	b.n	8009ae4 <__gethex+0x174>
 8009bb8:	f04f 0b03 	mov.w	fp, #3
 8009bbc:	e7c5      	b.n	8009b4a <__gethex+0x1da>
 8009bbe:	da0b      	bge.n	8009bd8 <__gethex+0x268>
 8009bc0:	eba5 0800 	sub.w	r8, r5, r0
 8009bc4:	4621      	mov	r1, r4
 8009bc6:	4642      	mov	r2, r8
 8009bc8:	4648      	mov	r0, r9
 8009bca:	f7fe faf1 	bl	80081b0 <__lshift>
 8009bce:	eba6 0608 	sub.w	r6, r6, r8
 8009bd2:	4604      	mov	r4, r0
 8009bd4:	f100 0a14 	add.w	sl, r0, #20
 8009bd8:	f04f 0b00 	mov.w	fp, #0
 8009bdc:	e7ba      	b.n	8009b54 <__gethex+0x1e4>
 8009bde:	687b      	ldr	r3, [r7, #4]
 8009be0:	42b3      	cmp	r3, r6
 8009be2:	dd73      	ble.n	8009ccc <__gethex+0x35c>
 8009be4:	1b9e      	subs	r6, r3, r6
 8009be6:	42b5      	cmp	r5, r6
 8009be8:	dc34      	bgt.n	8009c54 <__gethex+0x2e4>
 8009bea:	68fb      	ldr	r3, [r7, #12]
 8009bec:	2b02      	cmp	r3, #2
 8009bee:	d023      	beq.n	8009c38 <__gethex+0x2c8>
 8009bf0:	2b03      	cmp	r3, #3
 8009bf2:	d025      	beq.n	8009c40 <__gethex+0x2d0>
 8009bf4:	2b01      	cmp	r3, #1
 8009bf6:	d115      	bne.n	8009c24 <__gethex+0x2b4>
 8009bf8:	42b5      	cmp	r5, r6
 8009bfa:	d113      	bne.n	8009c24 <__gethex+0x2b4>
 8009bfc:	2d01      	cmp	r5, #1
 8009bfe:	d10b      	bne.n	8009c18 <__gethex+0x2a8>
 8009c00:	9a02      	ldr	r2, [sp, #8]
 8009c02:	687b      	ldr	r3, [r7, #4]
 8009c04:	6013      	str	r3, [r2, #0]
 8009c06:	2301      	movs	r3, #1
 8009c08:	6123      	str	r3, [r4, #16]
 8009c0a:	f8ca 3000 	str.w	r3, [sl]
 8009c0e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009c10:	f04f 0862 	mov.w	r8, #98	; 0x62
 8009c14:	601c      	str	r4, [r3, #0]
 8009c16:	e735      	b.n	8009a84 <__gethex+0x114>
 8009c18:	1e69      	subs	r1, r5, #1
 8009c1a:	4620      	mov	r0, r4
 8009c1c:	f7fe fcfa 	bl	8008614 <__any_on>
 8009c20:	2800      	cmp	r0, #0
 8009c22:	d1ed      	bne.n	8009c00 <__gethex+0x290>
 8009c24:	4621      	mov	r1, r4
 8009c26:	4648      	mov	r0, r9
 8009c28:	f7fe f8a8 	bl	8007d7c <_Bfree>
 8009c2c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8009c2e:	2300      	movs	r3, #0
 8009c30:	6013      	str	r3, [r2, #0]
 8009c32:	f04f 0850 	mov.w	r8, #80	; 0x50
 8009c36:	e725      	b.n	8009a84 <__gethex+0x114>
 8009c38:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009c3a:	2b00      	cmp	r3, #0
 8009c3c:	d1f2      	bne.n	8009c24 <__gethex+0x2b4>
 8009c3e:	e7df      	b.n	8009c00 <__gethex+0x290>
 8009c40:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009c42:	2b00      	cmp	r3, #0
 8009c44:	d1dc      	bne.n	8009c00 <__gethex+0x290>
 8009c46:	e7ed      	b.n	8009c24 <__gethex+0x2b4>
 8009c48:	0800a80c 	.word	0x0800a80c
 8009c4c:	0800a6a1 	.word	0x0800a6a1
 8009c50:	0800a9b6 	.word	0x0800a9b6
 8009c54:	f106 38ff 	add.w	r8, r6, #4294967295	; 0xffffffff
 8009c58:	f1bb 0f00 	cmp.w	fp, #0
 8009c5c:	d133      	bne.n	8009cc6 <__gethex+0x356>
 8009c5e:	f1b8 0f00 	cmp.w	r8, #0
 8009c62:	d004      	beq.n	8009c6e <__gethex+0x2fe>
 8009c64:	4641      	mov	r1, r8
 8009c66:	4620      	mov	r0, r4
 8009c68:	f7fe fcd4 	bl	8008614 <__any_on>
 8009c6c:	4683      	mov	fp, r0
 8009c6e:	ea4f 1268 	mov.w	r2, r8, asr #5
 8009c72:	2301      	movs	r3, #1
 8009c74:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 8009c78:	f008 081f 	and.w	r8, r8, #31
 8009c7c:	fa03 f308 	lsl.w	r3, r3, r8
 8009c80:	4213      	tst	r3, r2
 8009c82:	4631      	mov	r1, r6
 8009c84:	4620      	mov	r0, r4
 8009c86:	bf18      	it	ne
 8009c88:	f04b 0b02 	orrne.w	fp, fp, #2
 8009c8c:	1bad      	subs	r5, r5, r6
 8009c8e:	f7ff fe07 	bl	80098a0 <rshift>
 8009c92:	687e      	ldr	r6, [r7, #4]
 8009c94:	f04f 0802 	mov.w	r8, #2
 8009c98:	f1bb 0f00 	cmp.w	fp, #0
 8009c9c:	d04a      	beq.n	8009d34 <__gethex+0x3c4>
 8009c9e:	68fb      	ldr	r3, [r7, #12]
 8009ca0:	2b02      	cmp	r3, #2
 8009ca2:	d016      	beq.n	8009cd2 <__gethex+0x362>
 8009ca4:	2b03      	cmp	r3, #3
 8009ca6:	d018      	beq.n	8009cda <__gethex+0x36a>
 8009ca8:	2b01      	cmp	r3, #1
 8009caa:	d109      	bne.n	8009cc0 <__gethex+0x350>
 8009cac:	f01b 0f02 	tst.w	fp, #2
 8009cb0:	d006      	beq.n	8009cc0 <__gethex+0x350>
 8009cb2:	f8da 3000 	ldr.w	r3, [sl]
 8009cb6:	ea4b 0b03 	orr.w	fp, fp, r3
 8009cba:	f01b 0f01 	tst.w	fp, #1
 8009cbe:	d10f      	bne.n	8009ce0 <__gethex+0x370>
 8009cc0:	f048 0810 	orr.w	r8, r8, #16
 8009cc4:	e036      	b.n	8009d34 <__gethex+0x3c4>
 8009cc6:	f04f 0b01 	mov.w	fp, #1
 8009cca:	e7d0      	b.n	8009c6e <__gethex+0x2fe>
 8009ccc:	f04f 0801 	mov.w	r8, #1
 8009cd0:	e7e2      	b.n	8009c98 <__gethex+0x328>
 8009cd2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009cd4:	f1c3 0301 	rsb	r3, r3, #1
 8009cd8:	930f      	str	r3, [sp, #60]	; 0x3c
 8009cda:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009cdc:	2b00      	cmp	r3, #0
 8009cde:	d0ef      	beq.n	8009cc0 <__gethex+0x350>
 8009ce0:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8009ce4:	f104 0214 	add.w	r2, r4, #20
 8009ce8:	ea4f 038b 	mov.w	r3, fp, lsl #2
 8009cec:	9301      	str	r3, [sp, #4]
 8009cee:	eb02 008b 	add.w	r0, r2, fp, lsl #2
 8009cf2:	2300      	movs	r3, #0
 8009cf4:	4694      	mov	ip, r2
 8009cf6:	f852 1b04 	ldr.w	r1, [r2], #4
 8009cfa:	f1b1 3fff 	cmp.w	r1, #4294967295	; 0xffffffff
 8009cfe:	d01e      	beq.n	8009d3e <__gethex+0x3ce>
 8009d00:	3101      	adds	r1, #1
 8009d02:	f8cc 1000 	str.w	r1, [ip]
 8009d06:	f1b8 0f02 	cmp.w	r8, #2
 8009d0a:	f104 0214 	add.w	r2, r4, #20
 8009d0e:	d13d      	bne.n	8009d8c <__gethex+0x41c>
 8009d10:	683b      	ldr	r3, [r7, #0]
 8009d12:	3b01      	subs	r3, #1
 8009d14:	42ab      	cmp	r3, r5
 8009d16:	d10b      	bne.n	8009d30 <__gethex+0x3c0>
 8009d18:	1169      	asrs	r1, r5, #5
 8009d1a:	2301      	movs	r3, #1
 8009d1c:	f005 051f 	and.w	r5, r5, #31
 8009d20:	fa03 f505 	lsl.w	r5, r3, r5
 8009d24:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8009d28:	421d      	tst	r5, r3
 8009d2a:	bf18      	it	ne
 8009d2c:	f04f 0801 	movne.w	r8, #1
 8009d30:	f048 0820 	orr.w	r8, r8, #32
 8009d34:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009d36:	601c      	str	r4, [r3, #0]
 8009d38:	9b02      	ldr	r3, [sp, #8]
 8009d3a:	601e      	str	r6, [r3, #0]
 8009d3c:	e6a2      	b.n	8009a84 <__gethex+0x114>
 8009d3e:	4290      	cmp	r0, r2
 8009d40:	f842 3c04 	str.w	r3, [r2, #-4]
 8009d44:	d8d6      	bhi.n	8009cf4 <__gethex+0x384>
 8009d46:	68a2      	ldr	r2, [r4, #8]
 8009d48:	4593      	cmp	fp, r2
 8009d4a:	db17      	blt.n	8009d7c <__gethex+0x40c>
 8009d4c:	6861      	ldr	r1, [r4, #4]
 8009d4e:	4648      	mov	r0, r9
 8009d50:	3101      	adds	r1, #1
 8009d52:	f7fd ffd3 	bl	8007cfc <_Balloc>
 8009d56:	4682      	mov	sl, r0
 8009d58:	b918      	cbnz	r0, 8009d62 <__gethex+0x3f2>
 8009d5a:	4b1b      	ldr	r3, [pc, #108]	; (8009dc8 <__gethex+0x458>)
 8009d5c:	4602      	mov	r2, r0
 8009d5e:	2184      	movs	r1, #132	; 0x84
 8009d60:	e6b3      	b.n	8009aca <__gethex+0x15a>
 8009d62:	6922      	ldr	r2, [r4, #16]
 8009d64:	3202      	adds	r2, #2
 8009d66:	f104 010c 	add.w	r1, r4, #12
 8009d6a:	0092      	lsls	r2, r2, #2
 8009d6c:	300c      	adds	r0, #12
 8009d6e:	f7ff fd4b 	bl	8009808 <memcpy>
 8009d72:	4621      	mov	r1, r4
 8009d74:	4648      	mov	r0, r9
 8009d76:	f7fe f801 	bl	8007d7c <_Bfree>
 8009d7a:	4654      	mov	r4, sl
 8009d7c:	6922      	ldr	r2, [r4, #16]
 8009d7e:	1c51      	adds	r1, r2, #1
 8009d80:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 8009d84:	6121      	str	r1, [r4, #16]
 8009d86:	2101      	movs	r1, #1
 8009d88:	6151      	str	r1, [r2, #20]
 8009d8a:	e7bc      	b.n	8009d06 <__gethex+0x396>
 8009d8c:	6921      	ldr	r1, [r4, #16]
 8009d8e:	4559      	cmp	r1, fp
 8009d90:	dd0b      	ble.n	8009daa <__gethex+0x43a>
 8009d92:	2101      	movs	r1, #1
 8009d94:	4620      	mov	r0, r4
 8009d96:	f7ff fd83 	bl	80098a0 <rshift>
 8009d9a:	68bb      	ldr	r3, [r7, #8]
 8009d9c:	3601      	adds	r6, #1
 8009d9e:	42b3      	cmp	r3, r6
 8009da0:	f6ff aedb 	blt.w	8009b5a <__gethex+0x1ea>
 8009da4:	f04f 0801 	mov.w	r8, #1
 8009da8:	e7c2      	b.n	8009d30 <__gethex+0x3c0>
 8009daa:	f015 051f 	ands.w	r5, r5, #31
 8009dae:	d0f9      	beq.n	8009da4 <__gethex+0x434>
 8009db0:	9b01      	ldr	r3, [sp, #4]
 8009db2:	441a      	add	r2, r3
 8009db4:	f1c5 0520 	rsb	r5, r5, #32
 8009db8:	f852 0c04 	ldr.w	r0, [r2, #-4]
 8009dbc:	f7fe f890 	bl	8007ee0 <__hi0bits>
 8009dc0:	42a8      	cmp	r0, r5
 8009dc2:	dbe6      	blt.n	8009d92 <__gethex+0x422>
 8009dc4:	e7ee      	b.n	8009da4 <__gethex+0x434>
 8009dc6:	bf00      	nop
 8009dc8:	0800a6a1 	.word	0x0800a6a1

08009dcc <L_shift>:
 8009dcc:	f1c2 0208 	rsb	r2, r2, #8
 8009dd0:	0092      	lsls	r2, r2, #2
 8009dd2:	b570      	push	{r4, r5, r6, lr}
 8009dd4:	f1c2 0620 	rsb	r6, r2, #32
 8009dd8:	6843      	ldr	r3, [r0, #4]
 8009dda:	6804      	ldr	r4, [r0, #0]
 8009ddc:	fa03 f506 	lsl.w	r5, r3, r6
 8009de0:	432c      	orrs	r4, r5
 8009de2:	40d3      	lsrs	r3, r2
 8009de4:	6004      	str	r4, [r0, #0]
 8009de6:	f840 3f04 	str.w	r3, [r0, #4]!
 8009dea:	4288      	cmp	r0, r1
 8009dec:	d3f4      	bcc.n	8009dd8 <L_shift+0xc>
 8009dee:	bd70      	pop	{r4, r5, r6, pc}

08009df0 <__match>:
 8009df0:	b530      	push	{r4, r5, lr}
 8009df2:	6803      	ldr	r3, [r0, #0]
 8009df4:	3301      	adds	r3, #1
 8009df6:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009dfa:	b914      	cbnz	r4, 8009e02 <__match+0x12>
 8009dfc:	6003      	str	r3, [r0, #0]
 8009dfe:	2001      	movs	r0, #1
 8009e00:	bd30      	pop	{r4, r5, pc}
 8009e02:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009e06:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 8009e0a:	2d19      	cmp	r5, #25
 8009e0c:	bf98      	it	ls
 8009e0e:	3220      	addls	r2, #32
 8009e10:	42a2      	cmp	r2, r4
 8009e12:	d0f0      	beq.n	8009df6 <__match+0x6>
 8009e14:	2000      	movs	r0, #0
 8009e16:	e7f3      	b.n	8009e00 <__match+0x10>

08009e18 <__hexnan>:
 8009e18:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009e1c:	680b      	ldr	r3, [r1, #0]
 8009e1e:	6801      	ldr	r1, [r0, #0]
 8009e20:	115e      	asrs	r6, r3, #5
 8009e22:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8009e26:	f013 031f 	ands.w	r3, r3, #31
 8009e2a:	b087      	sub	sp, #28
 8009e2c:	bf18      	it	ne
 8009e2e:	3604      	addne	r6, #4
 8009e30:	2500      	movs	r5, #0
 8009e32:	1f37      	subs	r7, r6, #4
 8009e34:	4682      	mov	sl, r0
 8009e36:	4690      	mov	r8, r2
 8009e38:	9301      	str	r3, [sp, #4]
 8009e3a:	f846 5c04 	str.w	r5, [r6, #-4]
 8009e3e:	46b9      	mov	r9, r7
 8009e40:	463c      	mov	r4, r7
 8009e42:	9502      	str	r5, [sp, #8]
 8009e44:	46ab      	mov	fp, r5
 8009e46:	784a      	ldrb	r2, [r1, #1]
 8009e48:	1c4b      	adds	r3, r1, #1
 8009e4a:	9303      	str	r3, [sp, #12]
 8009e4c:	b342      	cbz	r2, 8009ea0 <__hexnan+0x88>
 8009e4e:	4610      	mov	r0, r2
 8009e50:	9105      	str	r1, [sp, #20]
 8009e52:	9204      	str	r2, [sp, #16]
 8009e54:	f7ff fd76 	bl	8009944 <__hexdig_fun>
 8009e58:	2800      	cmp	r0, #0
 8009e5a:	d14f      	bne.n	8009efc <__hexnan+0xe4>
 8009e5c:	9a04      	ldr	r2, [sp, #16]
 8009e5e:	9905      	ldr	r1, [sp, #20]
 8009e60:	2a20      	cmp	r2, #32
 8009e62:	d818      	bhi.n	8009e96 <__hexnan+0x7e>
 8009e64:	9b02      	ldr	r3, [sp, #8]
 8009e66:	459b      	cmp	fp, r3
 8009e68:	dd13      	ble.n	8009e92 <__hexnan+0x7a>
 8009e6a:	454c      	cmp	r4, r9
 8009e6c:	d206      	bcs.n	8009e7c <__hexnan+0x64>
 8009e6e:	2d07      	cmp	r5, #7
 8009e70:	dc04      	bgt.n	8009e7c <__hexnan+0x64>
 8009e72:	462a      	mov	r2, r5
 8009e74:	4649      	mov	r1, r9
 8009e76:	4620      	mov	r0, r4
 8009e78:	f7ff ffa8 	bl	8009dcc <L_shift>
 8009e7c:	4544      	cmp	r4, r8
 8009e7e:	d950      	bls.n	8009f22 <__hexnan+0x10a>
 8009e80:	2300      	movs	r3, #0
 8009e82:	f1a4 0904 	sub.w	r9, r4, #4
 8009e86:	f844 3c04 	str.w	r3, [r4, #-4]
 8009e8a:	f8cd b008 	str.w	fp, [sp, #8]
 8009e8e:	464c      	mov	r4, r9
 8009e90:	461d      	mov	r5, r3
 8009e92:	9903      	ldr	r1, [sp, #12]
 8009e94:	e7d7      	b.n	8009e46 <__hexnan+0x2e>
 8009e96:	2a29      	cmp	r2, #41	; 0x29
 8009e98:	d155      	bne.n	8009f46 <__hexnan+0x12e>
 8009e9a:	3102      	adds	r1, #2
 8009e9c:	f8ca 1000 	str.w	r1, [sl]
 8009ea0:	f1bb 0f00 	cmp.w	fp, #0
 8009ea4:	d04f      	beq.n	8009f46 <__hexnan+0x12e>
 8009ea6:	454c      	cmp	r4, r9
 8009ea8:	d206      	bcs.n	8009eb8 <__hexnan+0xa0>
 8009eaa:	2d07      	cmp	r5, #7
 8009eac:	dc04      	bgt.n	8009eb8 <__hexnan+0xa0>
 8009eae:	462a      	mov	r2, r5
 8009eb0:	4649      	mov	r1, r9
 8009eb2:	4620      	mov	r0, r4
 8009eb4:	f7ff ff8a 	bl	8009dcc <L_shift>
 8009eb8:	4544      	cmp	r4, r8
 8009eba:	d934      	bls.n	8009f26 <__hexnan+0x10e>
 8009ebc:	f1a8 0204 	sub.w	r2, r8, #4
 8009ec0:	4623      	mov	r3, r4
 8009ec2:	f853 1b04 	ldr.w	r1, [r3], #4
 8009ec6:	f842 1f04 	str.w	r1, [r2, #4]!
 8009eca:	429f      	cmp	r7, r3
 8009ecc:	d2f9      	bcs.n	8009ec2 <__hexnan+0xaa>
 8009ece:	1b3b      	subs	r3, r7, r4
 8009ed0:	f023 0303 	bic.w	r3, r3, #3
 8009ed4:	3304      	adds	r3, #4
 8009ed6:	3e03      	subs	r6, #3
 8009ed8:	3401      	adds	r4, #1
 8009eda:	42a6      	cmp	r6, r4
 8009edc:	bf38      	it	cc
 8009ede:	2304      	movcc	r3, #4
 8009ee0:	4443      	add	r3, r8
 8009ee2:	2200      	movs	r2, #0
 8009ee4:	f843 2b04 	str.w	r2, [r3], #4
 8009ee8:	429f      	cmp	r7, r3
 8009eea:	d2fb      	bcs.n	8009ee4 <__hexnan+0xcc>
 8009eec:	683b      	ldr	r3, [r7, #0]
 8009eee:	b91b      	cbnz	r3, 8009ef8 <__hexnan+0xe0>
 8009ef0:	4547      	cmp	r7, r8
 8009ef2:	d126      	bne.n	8009f42 <__hexnan+0x12a>
 8009ef4:	2301      	movs	r3, #1
 8009ef6:	603b      	str	r3, [r7, #0]
 8009ef8:	2005      	movs	r0, #5
 8009efa:	e025      	b.n	8009f48 <__hexnan+0x130>
 8009efc:	3501      	adds	r5, #1
 8009efe:	2d08      	cmp	r5, #8
 8009f00:	f10b 0b01 	add.w	fp, fp, #1
 8009f04:	dd06      	ble.n	8009f14 <__hexnan+0xfc>
 8009f06:	4544      	cmp	r4, r8
 8009f08:	d9c3      	bls.n	8009e92 <__hexnan+0x7a>
 8009f0a:	2300      	movs	r3, #0
 8009f0c:	f844 3c04 	str.w	r3, [r4, #-4]
 8009f10:	2501      	movs	r5, #1
 8009f12:	3c04      	subs	r4, #4
 8009f14:	6822      	ldr	r2, [r4, #0]
 8009f16:	f000 000f 	and.w	r0, r0, #15
 8009f1a:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8009f1e:	6020      	str	r0, [r4, #0]
 8009f20:	e7b7      	b.n	8009e92 <__hexnan+0x7a>
 8009f22:	2508      	movs	r5, #8
 8009f24:	e7b5      	b.n	8009e92 <__hexnan+0x7a>
 8009f26:	9b01      	ldr	r3, [sp, #4]
 8009f28:	2b00      	cmp	r3, #0
 8009f2a:	d0df      	beq.n	8009eec <__hexnan+0xd4>
 8009f2c:	f1c3 0320 	rsb	r3, r3, #32
 8009f30:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8009f34:	40da      	lsrs	r2, r3
 8009f36:	f856 3c04 	ldr.w	r3, [r6, #-4]
 8009f3a:	4013      	ands	r3, r2
 8009f3c:	f846 3c04 	str.w	r3, [r6, #-4]
 8009f40:	e7d4      	b.n	8009eec <__hexnan+0xd4>
 8009f42:	3f04      	subs	r7, #4
 8009f44:	e7d2      	b.n	8009eec <__hexnan+0xd4>
 8009f46:	2004      	movs	r0, #4
 8009f48:	b007      	add	sp, #28
 8009f4a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08009f4e <__ascii_mbtowc>:
 8009f4e:	b082      	sub	sp, #8
 8009f50:	b901      	cbnz	r1, 8009f54 <__ascii_mbtowc+0x6>
 8009f52:	a901      	add	r1, sp, #4
 8009f54:	b142      	cbz	r2, 8009f68 <__ascii_mbtowc+0x1a>
 8009f56:	b14b      	cbz	r3, 8009f6c <__ascii_mbtowc+0x1e>
 8009f58:	7813      	ldrb	r3, [r2, #0]
 8009f5a:	600b      	str	r3, [r1, #0]
 8009f5c:	7812      	ldrb	r2, [r2, #0]
 8009f5e:	1e10      	subs	r0, r2, #0
 8009f60:	bf18      	it	ne
 8009f62:	2001      	movne	r0, #1
 8009f64:	b002      	add	sp, #8
 8009f66:	4770      	bx	lr
 8009f68:	4610      	mov	r0, r2
 8009f6a:	e7fb      	b.n	8009f64 <__ascii_mbtowc+0x16>
 8009f6c:	f06f 0001 	mvn.w	r0, #1
 8009f70:	e7f8      	b.n	8009f64 <__ascii_mbtowc+0x16>

08009f72 <_realloc_r>:
 8009f72:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009f76:	4680      	mov	r8, r0
 8009f78:	4614      	mov	r4, r2
 8009f7a:	460e      	mov	r6, r1
 8009f7c:	b921      	cbnz	r1, 8009f88 <_realloc_r+0x16>
 8009f7e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009f82:	4611      	mov	r1, r2
 8009f84:	f7fd be2e 	b.w	8007be4 <_malloc_r>
 8009f88:	b92a      	cbnz	r2, 8009f96 <_realloc_r+0x24>
 8009f8a:	f7fd fdb7 	bl	8007afc <_free_r>
 8009f8e:	4625      	mov	r5, r4
 8009f90:	4628      	mov	r0, r5
 8009f92:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009f96:	f000 f842 	bl	800a01e <_malloc_usable_size_r>
 8009f9a:	4284      	cmp	r4, r0
 8009f9c:	4607      	mov	r7, r0
 8009f9e:	d802      	bhi.n	8009fa6 <_realloc_r+0x34>
 8009fa0:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8009fa4:	d812      	bhi.n	8009fcc <_realloc_r+0x5a>
 8009fa6:	4621      	mov	r1, r4
 8009fa8:	4640      	mov	r0, r8
 8009faa:	f7fd fe1b 	bl	8007be4 <_malloc_r>
 8009fae:	4605      	mov	r5, r0
 8009fb0:	2800      	cmp	r0, #0
 8009fb2:	d0ed      	beq.n	8009f90 <_realloc_r+0x1e>
 8009fb4:	42bc      	cmp	r4, r7
 8009fb6:	4622      	mov	r2, r4
 8009fb8:	4631      	mov	r1, r6
 8009fba:	bf28      	it	cs
 8009fbc:	463a      	movcs	r2, r7
 8009fbe:	f7ff fc23 	bl	8009808 <memcpy>
 8009fc2:	4631      	mov	r1, r6
 8009fc4:	4640      	mov	r0, r8
 8009fc6:	f7fd fd99 	bl	8007afc <_free_r>
 8009fca:	e7e1      	b.n	8009f90 <_realloc_r+0x1e>
 8009fcc:	4635      	mov	r5, r6
 8009fce:	e7df      	b.n	8009f90 <_realloc_r+0x1e>

08009fd0 <__ascii_wctomb>:
 8009fd0:	b149      	cbz	r1, 8009fe6 <__ascii_wctomb+0x16>
 8009fd2:	2aff      	cmp	r2, #255	; 0xff
 8009fd4:	bf85      	ittet	hi
 8009fd6:	238a      	movhi	r3, #138	; 0x8a
 8009fd8:	6003      	strhi	r3, [r0, #0]
 8009fda:	700a      	strbls	r2, [r1, #0]
 8009fdc:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 8009fe0:	bf98      	it	ls
 8009fe2:	2001      	movls	r0, #1
 8009fe4:	4770      	bx	lr
 8009fe6:	4608      	mov	r0, r1
 8009fe8:	4770      	bx	lr
	...

08009fec <fiprintf>:
 8009fec:	b40e      	push	{r1, r2, r3}
 8009fee:	b503      	push	{r0, r1, lr}
 8009ff0:	4601      	mov	r1, r0
 8009ff2:	ab03      	add	r3, sp, #12
 8009ff4:	4805      	ldr	r0, [pc, #20]	; (800a00c <fiprintf+0x20>)
 8009ff6:	f853 2b04 	ldr.w	r2, [r3], #4
 8009ffa:	6800      	ldr	r0, [r0, #0]
 8009ffc:	9301      	str	r3, [sp, #4]
 8009ffe:	f000 f83f 	bl	800a080 <_vfiprintf_r>
 800a002:	b002      	add	sp, #8
 800a004:	f85d eb04 	ldr.w	lr, [sp], #4
 800a008:	b003      	add	sp, #12
 800a00a:	4770      	bx	lr
 800a00c:	20000064 	.word	0x20000064

0800a010 <abort>:
 800a010:	b508      	push	{r3, lr}
 800a012:	2006      	movs	r0, #6
 800a014:	f000 fa0c 	bl	800a430 <raise>
 800a018:	2001      	movs	r0, #1
 800a01a:	f7f7 ff09 	bl	8001e30 <_exit>

0800a01e <_malloc_usable_size_r>:
 800a01e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a022:	1f18      	subs	r0, r3, #4
 800a024:	2b00      	cmp	r3, #0
 800a026:	bfbc      	itt	lt
 800a028:	580b      	ldrlt	r3, [r1, r0]
 800a02a:	18c0      	addlt	r0, r0, r3
 800a02c:	4770      	bx	lr

0800a02e <__sfputc_r>:
 800a02e:	6893      	ldr	r3, [r2, #8]
 800a030:	3b01      	subs	r3, #1
 800a032:	2b00      	cmp	r3, #0
 800a034:	b410      	push	{r4}
 800a036:	6093      	str	r3, [r2, #8]
 800a038:	da08      	bge.n	800a04c <__sfputc_r+0x1e>
 800a03a:	6994      	ldr	r4, [r2, #24]
 800a03c:	42a3      	cmp	r3, r4
 800a03e:	db01      	blt.n	800a044 <__sfputc_r+0x16>
 800a040:	290a      	cmp	r1, #10
 800a042:	d103      	bne.n	800a04c <__sfputc_r+0x1e>
 800a044:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a048:	f000 b934 	b.w	800a2b4 <__swbuf_r>
 800a04c:	6813      	ldr	r3, [r2, #0]
 800a04e:	1c58      	adds	r0, r3, #1
 800a050:	6010      	str	r0, [r2, #0]
 800a052:	7019      	strb	r1, [r3, #0]
 800a054:	4608      	mov	r0, r1
 800a056:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a05a:	4770      	bx	lr

0800a05c <__sfputs_r>:
 800a05c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a05e:	4606      	mov	r6, r0
 800a060:	460f      	mov	r7, r1
 800a062:	4614      	mov	r4, r2
 800a064:	18d5      	adds	r5, r2, r3
 800a066:	42ac      	cmp	r4, r5
 800a068:	d101      	bne.n	800a06e <__sfputs_r+0x12>
 800a06a:	2000      	movs	r0, #0
 800a06c:	e007      	b.n	800a07e <__sfputs_r+0x22>
 800a06e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a072:	463a      	mov	r2, r7
 800a074:	4630      	mov	r0, r6
 800a076:	f7ff ffda 	bl	800a02e <__sfputc_r>
 800a07a:	1c43      	adds	r3, r0, #1
 800a07c:	d1f3      	bne.n	800a066 <__sfputs_r+0xa>
 800a07e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800a080 <_vfiprintf_r>:
 800a080:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a084:	460d      	mov	r5, r1
 800a086:	b09d      	sub	sp, #116	; 0x74
 800a088:	4614      	mov	r4, r2
 800a08a:	4698      	mov	r8, r3
 800a08c:	4606      	mov	r6, r0
 800a08e:	b118      	cbz	r0, 800a098 <_vfiprintf_r+0x18>
 800a090:	6a03      	ldr	r3, [r0, #32]
 800a092:	b90b      	cbnz	r3, 800a098 <_vfiprintf_r+0x18>
 800a094:	f7fc fd9a 	bl	8006bcc <__sinit>
 800a098:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a09a:	07d9      	lsls	r1, r3, #31
 800a09c:	d405      	bmi.n	800a0aa <_vfiprintf_r+0x2a>
 800a09e:	89ab      	ldrh	r3, [r5, #12]
 800a0a0:	059a      	lsls	r2, r3, #22
 800a0a2:	d402      	bmi.n	800a0aa <_vfiprintf_r+0x2a>
 800a0a4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a0a6:	f7fc fea7 	bl	8006df8 <__retarget_lock_acquire_recursive>
 800a0aa:	89ab      	ldrh	r3, [r5, #12]
 800a0ac:	071b      	lsls	r3, r3, #28
 800a0ae:	d501      	bpl.n	800a0b4 <_vfiprintf_r+0x34>
 800a0b0:	692b      	ldr	r3, [r5, #16]
 800a0b2:	b99b      	cbnz	r3, 800a0dc <_vfiprintf_r+0x5c>
 800a0b4:	4629      	mov	r1, r5
 800a0b6:	4630      	mov	r0, r6
 800a0b8:	f000 f93a 	bl	800a330 <__swsetup_r>
 800a0bc:	b170      	cbz	r0, 800a0dc <_vfiprintf_r+0x5c>
 800a0be:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a0c0:	07dc      	lsls	r4, r3, #31
 800a0c2:	d504      	bpl.n	800a0ce <_vfiprintf_r+0x4e>
 800a0c4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800a0c8:	b01d      	add	sp, #116	; 0x74
 800a0ca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a0ce:	89ab      	ldrh	r3, [r5, #12]
 800a0d0:	0598      	lsls	r0, r3, #22
 800a0d2:	d4f7      	bmi.n	800a0c4 <_vfiprintf_r+0x44>
 800a0d4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a0d6:	f7fc fe90 	bl	8006dfa <__retarget_lock_release_recursive>
 800a0da:	e7f3      	b.n	800a0c4 <_vfiprintf_r+0x44>
 800a0dc:	2300      	movs	r3, #0
 800a0de:	9309      	str	r3, [sp, #36]	; 0x24
 800a0e0:	2320      	movs	r3, #32
 800a0e2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800a0e6:	f8cd 800c 	str.w	r8, [sp, #12]
 800a0ea:	2330      	movs	r3, #48	; 0x30
 800a0ec:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 800a2a0 <_vfiprintf_r+0x220>
 800a0f0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800a0f4:	f04f 0901 	mov.w	r9, #1
 800a0f8:	4623      	mov	r3, r4
 800a0fa:	469a      	mov	sl, r3
 800a0fc:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a100:	b10a      	cbz	r2, 800a106 <_vfiprintf_r+0x86>
 800a102:	2a25      	cmp	r2, #37	; 0x25
 800a104:	d1f9      	bne.n	800a0fa <_vfiprintf_r+0x7a>
 800a106:	ebba 0b04 	subs.w	fp, sl, r4
 800a10a:	d00b      	beq.n	800a124 <_vfiprintf_r+0xa4>
 800a10c:	465b      	mov	r3, fp
 800a10e:	4622      	mov	r2, r4
 800a110:	4629      	mov	r1, r5
 800a112:	4630      	mov	r0, r6
 800a114:	f7ff ffa2 	bl	800a05c <__sfputs_r>
 800a118:	3001      	adds	r0, #1
 800a11a:	f000 80a9 	beq.w	800a270 <_vfiprintf_r+0x1f0>
 800a11e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a120:	445a      	add	r2, fp
 800a122:	9209      	str	r2, [sp, #36]	; 0x24
 800a124:	f89a 3000 	ldrb.w	r3, [sl]
 800a128:	2b00      	cmp	r3, #0
 800a12a:	f000 80a1 	beq.w	800a270 <_vfiprintf_r+0x1f0>
 800a12e:	2300      	movs	r3, #0
 800a130:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800a134:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a138:	f10a 0a01 	add.w	sl, sl, #1
 800a13c:	9304      	str	r3, [sp, #16]
 800a13e:	9307      	str	r3, [sp, #28]
 800a140:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800a144:	931a      	str	r3, [sp, #104]	; 0x68
 800a146:	4654      	mov	r4, sl
 800a148:	2205      	movs	r2, #5
 800a14a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a14e:	4854      	ldr	r0, [pc, #336]	; (800a2a0 <_vfiprintf_r+0x220>)
 800a150:	f7f6 f83e 	bl	80001d0 <memchr>
 800a154:	9a04      	ldr	r2, [sp, #16]
 800a156:	b9d8      	cbnz	r0, 800a190 <_vfiprintf_r+0x110>
 800a158:	06d1      	lsls	r1, r2, #27
 800a15a:	bf44      	itt	mi
 800a15c:	2320      	movmi	r3, #32
 800a15e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a162:	0713      	lsls	r3, r2, #28
 800a164:	bf44      	itt	mi
 800a166:	232b      	movmi	r3, #43	; 0x2b
 800a168:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a16c:	f89a 3000 	ldrb.w	r3, [sl]
 800a170:	2b2a      	cmp	r3, #42	; 0x2a
 800a172:	d015      	beq.n	800a1a0 <_vfiprintf_r+0x120>
 800a174:	9a07      	ldr	r2, [sp, #28]
 800a176:	4654      	mov	r4, sl
 800a178:	2000      	movs	r0, #0
 800a17a:	f04f 0c0a 	mov.w	ip, #10
 800a17e:	4621      	mov	r1, r4
 800a180:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a184:	3b30      	subs	r3, #48	; 0x30
 800a186:	2b09      	cmp	r3, #9
 800a188:	d94d      	bls.n	800a226 <_vfiprintf_r+0x1a6>
 800a18a:	b1b0      	cbz	r0, 800a1ba <_vfiprintf_r+0x13a>
 800a18c:	9207      	str	r2, [sp, #28]
 800a18e:	e014      	b.n	800a1ba <_vfiprintf_r+0x13a>
 800a190:	eba0 0308 	sub.w	r3, r0, r8
 800a194:	fa09 f303 	lsl.w	r3, r9, r3
 800a198:	4313      	orrs	r3, r2
 800a19a:	9304      	str	r3, [sp, #16]
 800a19c:	46a2      	mov	sl, r4
 800a19e:	e7d2      	b.n	800a146 <_vfiprintf_r+0xc6>
 800a1a0:	9b03      	ldr	r3, [sp, #12]
 800a1a2:	1d19      	adds	r1, r3, #4
 800a1a4:	681b      	ldr	r3, [r3, #0]
 800a1a6:	9103      	str	r1, [sp, #12]
 800a1a8:	2b00      	cmp	r3, #0
 800a1aa:	bfbb      	ittet	lt
 800a1ac:	425b      	neglt	r3, r3
 800a1ae:	f042 0202 	orrlt.w	r2, r2, #2
 800a1b2:	9307      	strge	r3, [sp, #28]
 800a1b4:	9307      	strlt	r3, [sp, #28]
 800a1b6:	bfb8      	it	lt
 800a1b8:	9204      	strlt	r2, [sp, #16]
 800a1ba:	7823      	ldrb	r3, [r4, #0]
 800a1bc:	2b2e      	cmp	r3, #46	; 0x2e
 800a1be:	d10c      	bne.n	800a1da <_vfiprintf_r+0x15a>
 800a1c0:	7863      	ldrb	r3, [r4, #1]
 800a1c2:	2b2a      	cmp	r3, #42	; 0x2a
 800a1c4:	d134      	bne.n	800a230 <_vfiprintf_r+0x1b0>
 800a1c6:	9b03      	ldr	r3, [sp, #12]
 800a1c8:	1d1a      	adds	r2, r3, #4
 800a1ca:	681b      	ldr	r3, [r3, #0]
 800a1cc:	9203      	str	r2, [sp, #12]
 800a1ce:	2b00      	cmp	r3, #0
 800a1d0:	bfb8      	it	lt
 800a1d2:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800a1d6:	3402      	adds	r4, #2
 800a1d8:	9305      	str	r3, [sp, #20]
 800a1da:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 800a2b0 <_vfiprintf_r+0x230>
 800a1de:	7821      	ldrb	r1, [r4, #0]
 800a1e0:	2203      	movs	r2, #3
 800a1e2:	4650      	mov	r0, sl
 800a1e4:	f7f5 fff4 	bl	80001d0 <memchr>
 800a1e8:	b138      	cbz	r0, 800a1fa <_vfiprintf_r+0x17a>
 800a1ea:	9b04      	ldr	r3, [sp, #16]
 800a1ec:	eba0 000a 	sub.w	r0, r0, sl
 800a1f0:	2240      	movs	r2, #64	; 0x40
 800a1f2:	4082      	lsls	r2, r0
 800a1f4:	4313      	orrs	r3, r2
 800a1f6:	3401      	adds	r4, #1
 800a1f8:	9304      	str	r3, [sp, #16]
 800a1fa:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a1fe:	4829      	ldr	r0, [pc, #164]	; (800a2a4 <_vfiprintf_r+0x224>)
 800a200:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800a204:	2206      	movs	r2, #6
 800a206:	f7f5 ffe3 	bl	80001d0 <memchr>
 800a20a:	2800      	cmp	r0, #0
 800a20c:	d03f      	beq.n	800a28e <_vfiprintf_r+0x20e>
 800a20e:	4b26      	ldr	r3, [pc, #152]	; (800a2a8 <_vfiprintf_r+0x228>)
 800a210:	bb1b      	cbnz	r3, 800a25a <_vfiprintf_r+0x1da>
 800a212:	9b03      	ldr	r3, [sp, #12]
 800a214:	3307      	adds	r3, #7
 800a216:	f023 0307 	bic.w	r3, r3, #7
 800a21a:	3308      	adds	r3, #8
 800a21c:	9303      	str	r3, [sp, #12]
 800a21e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a220:	443b      	add	r3, r7
 800a222:	9309      	str	r3, [sp, #36]	; 0x24
 800a224:	e768      	b.n	800a0f8 <_vfiprintf_r+0x78>
 800a226:	fb0c 3202 	mla	r2, ip, r2, r3
 800a22a:	460c      	mov	r4, r1
 800a22c:	2001      	movs	r0, #1
 800a22e:	e7a6      	b.n	800a17e <_vfiprintf_r+0xfe>
 800a230:	2300      	movs	r3, #0
 800a232:	3401      	adds	r4, #1
 800a234:	9305      	str	r3, [sp, #20]
 800a236:	4619      	mov	r1, r3
 800a238:	f04f 0c0a 	mov.w	ip, #10
 800a23c:	4620      	mov	r0, r4
 800a23e:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a242:	3a30      	subs	r2, #48	; 0x30
 800a244:	2a09      	cmp	r2, #9
 800a246:	d903      	bls.n	800a250 <_vfiprintf_r+0x1d0>
 800a248:	2b00      	cmp	r3, #0
 800a24a:	d0c6      	beq.n	800a1da <_vfiprintf_r+0x15a>
 800a24c:	9105      	str	r1, [sp, #20]
 800a24e:	e7c4      	b.n	800a1da <_vfiprintf_r+0x15a>
 800a250:	fb0c 2101 	mla	r1, ip, r1, r2
 800a254:	4604      	mov	r4, r0
 800a256:	2301      	movs	r3, #1
 800a258:	e7f0      	b.n	800a23c <_vfiprintf_r+0x1bc>
 800a25a:	ab03      	add	r3, sp, #12
 800a25c:	9300      	str	r3, [sp, #0]
 800a25e:	462a      	mov	r2, r5
 800a260:	4b12      	ldr	r3, [pc, #72]	; (800a2ac <_vfiprintf_r+0x22c>)
 800a262:	a904      	add	r1, sp, #16
 800a264:	4630      	mov	r0, r6
 800a266:	f7fb fe61 	bl	8005f2c <_printf_float>
 800a26a:	4607      	mov	r7, r0
 800a26c:	1c78      	adds	r0, r7, #1
 800a26e:	d1d6      	bne.n	800a21e <_vfiprintf_r+0x19e>
 800a270:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a272:	07d9      	lsls	r1, r3, #31
 800a274:	d405      	bmi.n	800a282 <_vfiprintf_r+0x202>
 800a276:	89ab      	ldrh	r3, [r5, #12]
 800a278:	059a      	lsls	r2, r3, #22
 800a27a:	d402      	bmi.n	800a282 <_vfiprintf_r+0x202>
 800a27c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a27e:	f7fc fdbc 	bl	8006dfa <__retarget_lock_release_recursive>
 800a282:	89ab      	ldrh	r3, [r5, #12]
 800a284:	065b      	lsls	r3, r3, #25
 800a286:	f53f af1d 	bmi.w	800a0c4 <_vfiprintf_r+0x44>
 800a28a:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a28c:	e71c      	b.n	800a0c8 <_vfiprintf_r+0x48>
 800a28e:	ab03      	add	r3, sp, #12
 800a290:	9300      	str	r3, [sp, #0]
 800a292:	462a      	mov	r2, r5
 800a294:	4b05      	ldr	r3, [pc, #20]	; (800a2ac <_vfiprintf_r+0x22c>)
 800a296:	a904      	add	r1, sp, #16
 800a298:	4630      	mov	r0, r6
 800a29a:	f7fc f8eb 	bl	8006474 <_printf_i>
 800a29e:	e7e4      	b.n	800a26a <_vfiprintf_r+0x1ea>
 800a2a0:	0800a961 	.word	0x0800a961
 800a2a4:	0800a96b 	.word	0x0800a96b
 800a2a8:	08005f2d 	.word	0x08005f2d
 800a2ac:	0800a05d 	.word	0x0800a05d
 800a2b0:	0800a967 	.word	0x0800a967

0800a2b4 <__swbuf_r>:
 800a2b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a2b6:	460e      	mov	r6, r1
 800a2b8:	4614      	mov	r4, r2
 800a2ba:	4605      	mov	r5, r0
 800a2bc:	b118      	cbz	r0, 800a2c6 <__swbuf_r+0x12>
 800a2be:	6a03      	ldr	r3, [r0, #32]
 800a2c0:	b90b      	cbnz	r3, 800a2c6 <__swbuf_r+0x12>
 800a2c2:	f7fc fc83 	bl	8006bcc <__sinit>
 800a2c6:	69a3      	ldr	r3, [r4, #24]
 800a2c8:	60a3      	str	r3, [r4, #8]
 800a2ca:	89a3      	ldrh	r3, [r4, #12]
 800a2cc:	071a      	lsls	r2, r3, #28
 800a2ce:	d525      	bpl.n	800a31c <__swbuf_r+0x68>
 800a2d0:	6923      	ldr	r3, [r4, #16]
 800a2d2:	b31b      	cbz	r3, 800a31c <__swbuf_r+0x68>
 800a2d4:	6823      	ldr	r3, [r4, #0]
 800a2d6:	6922      	ldr	r2, [r4, #16]
 800a2d8:	1a98      	subs	r0, r3, r2
 800a2da:	6963      	ldr	r3, [r4, #20]
 800a2dc:	b2f6      	uxtb	r6, r6
 800a2de:	4283      	cmp	r3, r0
 800a2e0:	4637      	mov	r7, r6
 800a2e2:	dc04      	bgt.n	800a2ee <__swbuf_r+0x3a>
 800a2e4:	4621      	mov	r1, r4
 800a2e6:	4628      	mov	r0, r5
 800a2e8:	f7ff fa2a 	bl	8009740 <_fflush_r>
 800a2ec:	b9e0      	cbnz	r0, 800a328 <__swbuf_r+0x74>
 800a2ee:	68a3      	ldr	r3, [r4, #8]
 800a2f0:	3b01      	subs	r3, #1
 800a2f2:	60a3      	str	r3, [r4, #8]
 800a2f4:	6823      	ldr	r3, [r4, #0]
 800a2f6:	1c5a      	adds	r2, r3, #1
 800a2f8:	6022      	str	r2, [r4, #0]
 800a2fa:	701e      	strb	r6, [r3, #0]
 800a2fc:	6962      	ldr	r2, [r4, #20]
 800a2fe:	1c43      	adds	r3, r0, #1
 800a300:	429a      	cmp	r2, r3
 800a302:	d004      	beq.n	800a30e <__swbuf_r+0x5a>
 800a304:	89a3      	ldrh	r3, [r4, #12]
 800a306:	07db      	lsls	r3, r3, #31
 800a308:	d506      	bpl.n	800a318 <__swbuf_r+0x64>
 800a30a:	2e0a      	cmp	r6, #10
 800a30c:	d104      	bne.n	800a318 <__swbuf_r+0x64>
 800a30e:	4621      	mov	r1, r4
 800a310:	4628      	mov	r0, r5
 800a312:	f7ff fa15 	bl	8009740 <_fflush_r>
 800a316:	b938      	cbnz	r0, 800a328 <__swbuf_r+0x74>
 800a318:	4638      	mov	r0, r7
 800a31a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a31c:	4621      	mov	r1, r4
 800a31e:	4628      	mov	r0, r5
 800a320:	f000 f806 	bl	800a330 <__swsetup_r>
 800a324:	2800      	cmp	r0, #0
 800a326:	d0d5      	beq.n	800a2d4 <__swbuf_r+0x20>
 800a328:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 800a32c:	e7f4      	b.n	800a318 <__swbuf_r+0x64>
	...

0800a330 <__swsetup_r>:
 800a330:	b538      	push	{r3, r4, r5, lr}
 800a332:	4b2a      	ldr	r3, [pc, #168]	; (800a3dc <__swsetup_r+0xac>)
 800a334:	4605      	mov	r5, r0
 800a336:	6818      	ldr	r0, [r3, #0]
 800a338:	460c      	mov	r4, r1
 800a33a:	b118      	cbz	r0, 800a344 <__swsetup_r+0x14>
 800a33c:	6a03      	ldr	r3, [r0, #32]
 800a33e:	b90b      	cbnz	r3, 800a344 <__swsetup_r+0x14>
 800a340:	f7fc fc44 	bl	8006bcc <__sinit>
 800a344:	89a3      	ldrh	r3, [r4, #12]
 800a346:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800a34a:	0718      	lsls	r0, r3, #28
 800a34c:	d422      	bmi.n	800a394 <__swsetup_r+0x64>
 800a34e:	06d9      	lsls	r1, r3, #27
 800a350:	d407      	bmi.n	800a362 <__swsetup_r+0x32>
 800a352:	2309      	movs	r3, #9
 800a354:	602b      	str	r3, [r5, #0]
 800a356:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800a35a:	81a3      	strh	r3, [r4, #12]
 800a35c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800a360:	e034      	b.n	800a3cc <__swsetup_r+0x9c>
 800a362:	0758      	lsls	r0, r3, #29
 800a364:	d512      	bpl.n	800a38c <__swsetup_r+0x5c>
 800a366:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a368:	b141      	cbz	r1, 800a37c <__swsetup_r+0x4c>
 800a36a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a36e:	4299      	cmp	r1, r3
 800a370:	d002      	beq.n	800a378 <__swsetup_r+0x48>
 800a372:	4628      	mov	r0, r5
 800a374:	f7fd fbc2 	bl	8007afc <_free_r>
 800a378:	2300      	movs	r3, #0
 800a37a:	6363      	str	r3, [r4, #52]	; 0x34
 800a37c:	89a3      	ldrh	r3, [r4, #12]
 800a37e:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800a382:	81a3      	strh	r3, [r4, #12]
 800a384:	2300      	movs	r3, #0
 800a386:	6063      	str	r3, [r4, #4]
 800a388:	6923      	ldr	r3, [r4, #16]
 800a38a:	6023      	str	r3, [r4, #0]
 800a38c:	89a3      	ldrh	r3, [r4, #12]
 800a38e:	f043 0308 	orr.w	r3, r3, #8
 800a392:	81a3      	strh	r3, [r4, #12]
 800a394:	6923      	ldr	r3, [r4, #16]
 800a396:	b94b      	cbnz	r3, 800a3ac <__swsetup_r+0x7c>
 800a398:	89a3      	ldrh	r3, [r4, #12]
 800a39a:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800a39e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a3a2:	d003      	beq.n	800a3ac <__swsetup_r+0x7c>
 800a3a4:	4621      	mov	r1, r4
 800a3a6:	4628      	mov	r0, r5
 800a3a8:	f000 f884 	bl	800a4b4 <__smakebuf_r>
 800a3ac:	89a0      	ldrh	r0, [r4, #12]
 800a3ae:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800a3b2:	f010 0301 	ands.w	r3, r0, #1
 800a3b6:	d00a      	beq.n	800a3ce <__swsetup_r+0x9e>
 800a3b8:	2300      	movs	r3, #0
 800a3ba:	60a3      	str	r3, [r4, #8]
 800a3bc:	6963      	ldr	r3, [r4, #20]
 800a3be:	425b      	negs	r3, r3
 800a3c0:	61a3      	str	r3, [r4, #24]
 800a3c2:	6923      	ldr	r3, [r4, #16]
 800a3c4:	b943      	cbnz	r3, 800a3d8 <__swsetup_r+0xa8>
 800a3c6:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800a3ca:	d1c4      	bne.n	800a356 <__swsetup_r+0x26>
 800a3cc:	bd38      	pop	{r3, r4, r5, pc}
 800a3ce:	0781      	lsls	r1, r0, #30
 800a3d0:	bf58      	it	pl
 800a3d2:	6963      	ldrpl	r3, [r4, #20]
 800a3d4:	60a3      	str	r3, [r4, #8]
 800a3d6:	e7f4      	b.n	800a3c2 <__swsetup_r+0x92>
 800a3d8:	2000      	movs	r0, #0
 800a3da:	e7f7      	b.n	800a3cc <__swsetup_r+0x9c>
 800a3dc:	20000064 	.word	0x20000064

0800a3e0 <_raise_r>:
 800a3e0:	291f      	cmp	r1, #31
 800a3e2:	b538      	push	{r3, r4, r5, lr}
 800a3e4:	4604      	mov	r4, r0
 800a3e6:	460d      	mov	r5, r1
 800a3e8:	d904      	bls.n	800a3f4 <_raise_r+0x14>
 800a3ea:	2316      	movs	r3, #22
 800a3ec:	6003      	str	r3, [r0, #0]
 800a3ee:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800a3f2:	bd38      	pop	{r3, r4, r5, pc}
 800a3f4:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 800a3f6:	b112      	cbz	r2, 800a3fe <_raise_r+0x1e>
 800a3f8:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800a3fc:	b94b      	cbnz	r3, 800a412 <_raise_r+0x32>
 800a3fe:	4620      	mov	r0, r4
 800a400:	f000 f830 	bl	800a464 <_getpid_r>
 800a404:	462a      	mov	r2, r5
 800a406:	4601      	mov	r1, r0
 800a408:	4620      	mov	r0, r4
 800a40a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a40e:	f000 b817 	b.w	800a440 <_kill_r>
 800a412:	2b01      	cmp	r3, #1
 800a414:	d00a      	beq.n	800a42c <_raise_r+0x4c>
 800a416:	1c59      	adds	r1, r3, #1
 800a418:	d103      	bne.n	800a422 <_raise_r+0x42>
 800a41a:	2316      	movs	r3, #22
 800a41c:	6003      	str	r3, [r0, #0]
 800a41e:	2001      	movs	r0, #1
 800a420:	e7e7      	b.n	800a3f2 <_raise_r+0x12>
 800a422:	2400      	movs	r4, #0
 800a424:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800a428:	4628      	mov	r0, r5
 800a42a:	4798      	blx	r3
 800a42c:	2000      	movs	r0, #0
 800a42e:	e7e0      	b.n	800a3f2 <_raise_r+0x12>

0800a430 <raise>:
 800a430:	4b02      	ldr	r3, [pc, #8]	; (800a43c <raise+0xc>)
 800a432:	4601      	mov	r1, r0
 800a434:	6818      	ldr	r0, [r3, #0]
 800a436:	f7ff bfd3 	b.w	800a3e0 <_raise_r>
 800a43a:	bf00      	nop
 800a43c:	20000064 	.word	0x20000064

0800a440 <_kill_r>:
 800a440:	b538      	push	{r3, r4, r5, lr}
 800a442:	4d07      	ldr	r5, [pc, #28]	; (800a460 <_kill_r+0x20>)
 800a444:	2300      	movs	r3, #0
 800a446:	4604      	mov	r4, r0
 800a448:	4608      	mov	r0, r1
 800a44a:	4611      	mov	r1, r2
 800a44c:	602b      	str	r3, [r5, #0]
 800a44e:	f7f7 fcdf 	bl	8001e10 <_kill>
 800a452:	1c43      	adds	r3, r0, #1
 800a454:	d102      	bne.n	800a45c <_kill_r+0x1c>
 800a456:	682b      	ldr	r3, [r5, #0]
 800a458:	b103      	cbz	r3, 800a45c <_kill_r+0x1c>
 800a45a:	6023      	str	r3, [r4, #0]
 800a45c:	bd38      	pop	{r3, r4, r5, pc}
 800a45e:	bf00      	nop
 800a460:	200006a8 	.word	0x200006a8

0800a464 <_getpid_r>:
 800a464:	f7f7 bccc 	b.w	8001e00 <_getpid>

0800a468 <__swhatbuf_r>:
 800a468:	b570      	push	{r4, r5, r6, lr}
 800a46a:	460c      	mov	r4, r1
 800a46c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a470:	2900      	cmp	r1, #0
 800a472:	b096      	sub	sp, #88	; 0x58
 800a474:	4615      	mov	r5, r2
 800a476:	461e      	mov	r6, r3
 800a478:	da0d      	bge.n	800a496 <__swhatbuf_r+0x2e>
 800a47a:	89a3      	ldrh	r3, [r4, #12]
 800a47c:	f013 0f80 	tst.w	r3, #128	; 0x80
 800a480:	f04f 0100 	mov.w	r1, #0
 800a484:	bf0c      	ite	eq
 800a486:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 800a48a:	2340      	movne	r3, #64	; 0x40
 800a48c:	2000      	movs	r0, #0
 800a48e:	6031      	str	r1, [r6, #0]
 800a490:	602b      	str	r3, [r5, #0]
 800a492:	b016      	add	sp, #88	; 0x58
 800a494:	bd70      	pop	{r4, r5, r6, pc}
 800a496:	466a      	mov	r2, sp
 800a498:	f000 f848 	bl	800a52c <_fstat_r>
 800a49c:	2800      	cmp	r0, #0
 800a49e:	dbec      	blt.n	800a47a <__swhatbuf_r+0x12>
 800a4a0:	9901      	ldr	r1, [sp, #4]
 800a4a2:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 800a4a6:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 800a4aa:	4259      	negs	r1, r3
 800a4ac:	4159      	adcs	r1, r3
 800a4ae:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a4b2:	e7eb      	b.n	800a48c <__swhatbuf_r+0x24>

0800a4b4 <__smakebuf_r>:
 800a4b4:	898b      	ldrh	r3, [r1, #12]
 800a4b6:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800a4b8:	079d      	lsls	r5, r3, #30
 800a4ba:	4606      	mov	r6, r0
 800a4bc:	460c      	mov	r4, r1
 800a4be:	d507      	bpl.n	800a4d0 <__smakebuf_r+0x1c>
 800a4c0:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800a4c4:	6023      	str	r3, [r4, #0]
 800a4c6:	6123      	str	r3, [r4, #16]
 800a4c8:	2301      	movs	r3, #1
 800a4ca:	6163      	str	r3, [r4, #20]
 800a4cc:	b002      	add	sp, #8
 800a4ce:	bd70      	pop	{r4, r5, r6, pc}
 800a4d0:	ab01      	add	r3, sp, #4
 800a4d2:	466a      	mov	r2, sp
 800a4d4:	f7ff ffc8 	bl	800a468 <__swhatbuf_r>
 800a4d8:	9900      	ldr	r1, [sp, #0]
 800a4da:	4605      	mov	r5, r0
 800a4dc:	4630      	mov	r0, r6
 800a4de:	f7fd fb81 	bl	8007be4 <_malloc_r>
 800a4e2:	b948      	cbnz	r0, 800a4f8 <__smakebuf_r+0x44>
 800a4e4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a4e8:	059a      	lsls	r2, r3, #22
 800a4ea:	d4ef      	bmi.n	800a4cc <__smakebuf_r+0x18>
 800a4ec:	f023 0303 	bic.w	r3, r3, #3
 800a4f0:	f043 0302 	orr.w	r3, r3, #2
 800a4f4:	81a3      	strh	r3, [r4, #12]
 800a4f6:	e7e3      	b.n	800a4c0 <__smakebuf_r+0xc>
 800a4f8:	89a3      	ldrh	r3, [r4, #12]
 800a4fa:	6020      	str	r0, [r4, #0]
 800a4fc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a500:	81a3      	strh	r3, [r4, #12]
 800a502:	9b00      	ldr	r3, [sp, #0]
 800a504:	6163      	str	r3, [r4, #20]
 800a506:	9b01      	ldr	r3, [sp, #4]
 800a508:	6120      	str	r0, [r4, #16]
 800a50a:	b15b      	cbz	r3, 800a524 <__smakebuf_r+0x70>
 800a50c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a510:	4630      	mov	r0, r6
 800a512:	f000 f81d 	bl	800a550 <_isatty_r>
 800a516:	b128      	cbz	r0, 800a524 <__smakebuf_r+0x70>
 800a518:	89a3      	ldrh	r3, [r4, #12]
 800a51a:	f023 0303 	bic.w	r3, r3, #3
 800a51e:	f043 0301 	orr.w	r3, r3, #1
 800a522:	81a3      	strh	r3, [r4, #12]
 800a524:	89a3      	ldrh	r3, [r4, #12]
 800a526:	431d      	orrs	r5, r3
 800a528:	81a5      	strh	r5, [r4, #12]
 800a52a:	e7cf      	b.n	800a4cc <__smakebuf_r+0x18>

0800a52c <_fstat_r>:
 800a52c:	b538      	push	{r3, r4, r5, lr}
 800a52e:	4d07      	ldr	r5, [pc, #28]	; (800a54c <_fstat_r+0x20>)
 800a530:	2300      	movs	r3, #0
 800a532:	4604      	mov	r4, r0
 800a534:	4608      	mov	r0, r1
 800a536:	4611      	mov	r1, r2
 800a538:	602b      	str	r3, [r5, #0]
 800a53a:	f7f7 fcc8 	bl	8001ece <_fstat>
 800a53e:	1c43      	adds	r3, r0, #1
 800a540:	d102      	bne.n	800a548 <_fstat_r+0x1c>
 800a542:	682b      	ldr	r3, [r5, #0]
 800a544:	b103      	cbz	r3, 800a548 <_fstat_r+0x1c>
 800a546:	6023      	str	r3, [r4, #0]
 800a548:	bd38      	pop	{r3, r4, r5, pc}
 800a54a:	bf00      	nop
 800a54c:	200006a8 	.word	0x200006a8

0800a550 <_isatty_r>:
 800a550:	b538      	push	{r3, r4, r5, lr}
 800a552:	4d06      	ldr	r5, [pc, #24]	; (800a56c <_isatty_r+0x1c>)
 800a554:	2300      	movs	r3, #0
 800a556:	4604      	mov	r4, r0
 800a558:	4608      	mov	r0, r1
 800a55a:	602b      	str	r3, [r5, #0]
 800a55c:	f7f7 fcc7 	bl	8001eee <_isatty>
 800a560:	1c43      	adds	r3, r0, #1
 800a562:	d102      	bne.n	800a56a <_isatty_r+0x1a>
 800a564:	682b      	ldr	r3, [r5, #0]
 800a566:	b103      	cbz	r3, 800a56a <_isatty_r+0x1a>
 800a568:	6023      	str	r3, [r4, #0]
 800a56a:	bd38      	pop	{r3, r4, r5, pc}
 800a56c:	200006a8 	.word	0x200006a8

0800a570 <_init>:
 800a570:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a572:	bf00      	nop
 800a574:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a576:	bc08      	pop	{r3}
 800a578:	469e      	mov	lr, r3
 800a57a:	4770      	bx	lr

0800a57c <_fini>:
 800a57c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a57e:	bf00      	nop
 800a580:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a582:	bc08      	pop	{r3}
 800a584:	469e      	mov	lr, r3
 800a586:	4770      	bx	lr
