0.7
2020.2
Nov 18 2020
09:47:47
C:/Users/veron/Desktop/TEC/2022/ISemestre/TallerDigitales/Lab1/codigo/Taller-Digitales-LAB1/project_4/project_4.sim/sim_1/behav/xsim/glbl.v,1605673889,verilog,,,,glbl,,,,,,,,
C:/Users/veron/Desktop/TEC/2022/ISemestre/TallerDigitales/Lab1/codigo/Taller-Digitales-LAB1/project_4/project_4.srcs/sources_1/imports/new/RCA.v,1646065928,verilog,,C:/Users/veron/Desktop/TEC/2022/ISemestre/TallerDigitales/Lab1/codigo/Taller-Digitales-LAB1/project_4/project_4.srcs/sources_1/imports/new/full_Add_1bit.v,,RCA,,,,,,,,
C:/Users/veron/Desktop/TEC/2022/ISemestre/TallerDigitales/Lab1/codigo/Taller-Digitales-LAB1/project_4/project_4.srcs/sources_1/imports/new/full_Add_1bit.v,1645684982,verilog,,C:/Users/veron/Desktop/TEC/2022/ISemestre/TallerDigitales/Lab1/codigo/Taller-Digitales-LAB1/project_4/project_4.srcs/sources_1/imports/new/testbench_RCA.v,,full_Add_1bit,,,,,,,,
C:/Users/veron/Desktop/TEC/2022/ISemestre/TallerDigitales/Lab1/codigo/Taller-Digitales-LAB1/project_4/project_4.srcs/sources_1/imports/new/testbench_RCA.v,1646065482,verilog,,,,testbench_RCA,,,,,,,,
