
# Arch-final-project
!!!!!Visualizing Verilog!!!!!
https://docs.google.com/document/d/1V2MCwSHJi483bNEmYI0gwZn8zQcxFdl0dA9kNGC65PE/edit

"wire/reg" [num_bits]name operand arg1[bitrange] arg2[bitrange]...

{{}}

# formats
literal assignment: wire y = 5 
wire .temp1 -- 5
wire y = .temp1
bit select: wire a = s0[1:0]
wire .temp2 [1:0] s0
wire a = .temp2
# moduels
module name .ouput1 .output2 ... # .input1 .input2 ...


https://zetcode.com/gfx/java2d/

飧飧飧飧飧飧飧飧飧飧飧飧hello!!!!!!お库金n解o解解解解解解解金し锔し锔垛锔○が
卢楼漏λγ杆漏篓楼篓楼β垛搂拢楼酶楼篓楼莽卢酶楼芦芦楼篓麓篓楼庐`庐漏楼庐庐漏漏ぢ德ヂㄢ碌漏楼

# md

# formats we learned along the way!!!
alt  < how to back navigate ctrl + click
adding !!!
sdf
ds
fds

