<stg><name>stream_deconv_387</name>


<trans_list>

<trans id="512" from="1" to="2">
<condition id="293">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="513" from="2" to="3">
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="560" from="2" to="13">
<condition id="349">
<or_exp><and_exp><literal name="exitcond_flatten9" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="568" from="3" to="5">
<condition id="357">
<or_exp><and_exp><literal name="exitcond4_i_i_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="569" from="3" to="4">
<condition id="359">
<or_exp><and_exp><literal name="exitcond4_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="567" from="4" to="3">
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="550" from="5" to="6">
<condition id="335">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="576" from="6" to="12">
<condition id="360">
<or_exp><and_exp><literal name="exitcond_flatten" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="577" from="6" to="7">
<condition id="366">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="571" from="7" to="8">
<condition id="361">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="572" from="8" to="9">
<condition id="362">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="573" from="9" to="10">
<condition id="363">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="574" from="10" to="11">
<condition id="364">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="575" from="11" to="6">
<condition id="365">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="559" from="12" to="2">
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="581" from="13" to="16">
<condition id="367">
<or_exp><and_exp><literal name="exitcond_flatten1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="582" from="13" to="14">
<condition id="370">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="579" from="14" to="15">
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="580" from="15" to="13">
<condition id="369">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="18" op_0_bw="32">
<![CDATA[
entry:0  %in_buf_V_0_1_i_i_i = alloca i18

]]></Node>
<StgValue><ssdm name="in_buf_V_0_1_i_i_i"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="18" op_0_bw="32">
<![CDATA[
entry:1  %in_buf_V_1_1_i_i_i = alloca i18

]]></Node>
<StgValue><ssdm name="in_buf_V_1_1_i_i_i"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="18" op_0_bw="32">
<![CDATA[
entry:2  %in_buf_V_2_1_i_i_i = alloca i18

]]></Node>
<StgValue><ssdm name="in_buf_V_2_1_i_i_i"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="18" op_0_bw="32">
<![CDATA[
entry:3  %in_buf_V_3_1_i_i_i = alloca i18

]]></Node>
<StgValue><ssdm name="in_buf_V_3_1_i_i_i"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="18" op_0_bw="32">
<![CDATA[
entry:4  %in_buf_V_4_1_i_i_i = alloca i18

]]></Node>
<StgValue><ssdm name="in_buf_V_4_1_i_i_i"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="18" op_0_bw="32">
<![CDATA[
entry:5  %in_buf_V_5_1_i_i_i = alloca i18

]]></Node>
<StgValue><ssdm name="in_buf_V_5_1_i_i_i"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="18" op_0_bw="32">
<![CDATA[
entry:6  %in_buf_V_6_1_i_i_i = alloca i18

]]></Node>
<StgValue><ssdm name="in_buf_V_6_1_i_i_i"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="18" op_0_bw="32">
<![CDATA[
entry:7  %in_buf_V_7_1_i_i_i = alloca i18

]]></Node>
<StgValue><ssdm name="in_buf_V_7_1_i_i_i"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="18" op_0_bw="32">
<![CDATA[
entry:8  %in_buf_V_8_1_i_i_i = alloca i18

]]></Node>
<StgValue><ssdm name="in_buf_V_8_1_i_i_i"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="18" op_0_bw="32">
<![CDATA[
entry:9  %in_buf_V_9_1_i_i_i = alloca i18

]]></Node>
<StgValue><ssdm name="in_buf_V_9_1_i_i_i"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="18" op_0_bw="32">
<![CDATA[
entry:10  %in_buf_V_10_1_i_i_i = alloca i18

]]></Node>
<StgValue><ssdm name="in_buf_V_10_1_i_i_i"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="18" op_0_bw="32">
<![CDATA[
entry:11  %in_buf_V_11_1_i_i_i = alloca i18

]]></Node>
<StgValue><ssdm name="in_buf_V_11_1_i_i_i"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="18" op_0_bw="32">
<![CDATA[
entry:12  %in_buf_V_12_1_i_i_i = alloca i18

]]></Node>
<StgValue><ssdm name="in_buf_V_12_1_i_i_i"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="18" op_0_bw="32">
<![CDATA[
entry:13  %in_buf_V_13_1_i_i_i = alloca i18

]]></Node>
<StgValue><ssdm name="in_buf_V_13_1_i_i_i"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="18" op_0_bw="32">
<![CDATA[
entry:14  %in_buf_V_14_1_i_i_i = alloca i18

]]></Node>
<StgValue><ssdm name="in_buf_V_14_1_i_i_i"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="18" op_0_bw="32">
<![CDATA[
entry:15  %in_buf_V_15_1_i_i_i = alloca i18

]]></Node>
<StgValue><ssdm name="in_buf_V_15_1_i_i_i"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="18" op_0_bw="32">
<![CDATA[
entry:16  %in_buf_V_16_1_i_i_i = alloca i18

]]></Node>
<StgValue><ssdm name="in_buf_V_16_1_i_i_i"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="18" op_0_bw="32">
<![CDATA[
entry:17  %in_buf_V_17_1_i_i_i = alloca i18

]]></Node>
<StgValue><ssdm name="in_buf_V_17_1_i_i_i"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="18" op_0_bw="32">
<![CDATA[
entry:18  %in_buf_V_18_1_i_i_i = alloca i18

]]></Node>
<StgValue><ssdm name="in_buf_V_18_1_i_i_i"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="18" op_0_bw="32">
<![CDATA[
entry:19  %in_buf_V_19_1_i_i_i = alloca i18

]]></Node>
<StgValue><ssdm name="in_buf_V_19_1_i_i_i"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="18" op_0_bw="32">
<![CDATA[
entry:20  %in_buf_V_20_1_i_i_i = alloca i18

]]></Node>
<StgValue><ssdm name="in_buf_V_20_1_i_i_i"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="18" op_0_bw="32">
<![CDATA[
entry:21  %in_buf_V_21_1_i_i_i = alloca i18

]]></Node>
<StgValue><ssdm name="in_buf_V_21_1_i_i_i"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="18" op_0_bw="32">
<![CDATA[
entry:22  %in_buf_V_22_1_i_i_i = alloca i18

]]></Node>
<StgValue><ssdm name="in_buf_V_22_1_i_i_i"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="18" op_0_bw="32">
<![CDATA[
entry:23  %in_buf_V_23_1_i_i_i = alloca i18

]]></Node>
<StgValue><ssdm name="in_buf_V_23_1_i_i_i"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="18" op_0_bw="32">
<![CDATA[
entry:24  %in_buf_V_24_1_i_i_i = alloca i18

]]></Node>
<StgValue><ssdm name="in_buf_V_24_1_i_i_i"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="18" op_0_bw="32">
<![CDATA[
entry:25  %in_buf_V_25_1_i_i_i = alloca i18

]]></Node>
<StgValue><ssdm name="in_buf_V_25_1_i_i_i"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="18" op_0_bw="32">
<![CDATA[
entry:26  %in_buf_V_26_1_i_i_i = alloca i18

]]></Node>
<StgValue><ssdm name="in_buf_V_26_1_i_i_i"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="18" op_0_bw="32">
<![CDATA[
entry:27  %in_buf_V_27_1_i_i_i = alloca i18

]]></Node>
<StgValue><ssdm name="in_buf_V_27_1_i_i_i"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="18" op_0_bw="32">
<![CDATA[
entry:28  %in_buf_V_28_1_i_i_i = alloca i18

]]></Node>
<StgValue><ssdm name="in_buf_V_28_1_i_i_i"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="18" op_0_bw="32">
<![CDATA[
entry:29  %in_buf_V_29_1_i_i_i = alloca i18

]]></Node>
<StgValue><ssdm name="in_buf_V_29_1_i_i_i"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="18" op_0_bw="32">
<![CDATA[
entry:30  %in_buf_V_30_1_i_i_i = alloca i18

]]></Node>
<StgValue><ssdm name="in_buf_V_30_1_i_i_i"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="18" op_0_bw="32">
<![CDATA[
entry:31  %in_buf_V_31_1_i_i_i = alloca i18

]]></Node>
<StgValue><ssdm name="in_buf_V_31_1_i_i_i"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:32  %empty = call i32 (...)* @_ssdm_op_SpecInterface(i18* %stream_res_1_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:33  %empty_8 = call i32 (...)* @_ssdm_op_SpecInterface(i18* %stream_o_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="empty_8"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="18" op_0_bw="32">
<![CDATA[
entry:34  %layer3_matrix_V = alloca [900 x i18], align 4

]]></Node>
<StgValue><ssdm name="layer3_matrix_V"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:35  %empty_9 = call i32 (...)* @_ssdm_op_SpecInterface(i18* %tmp_V_load_loc, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="empty_9"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry:36  %tmp_V_load_loc_read = call i18 @_ssdm_op_Read.ap_fifo.i18P(i18* %tmp_V_load_loc)

]]></Node>
<StgValue><ssdm name="tmp_V_load_loc_read"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0">
<![CDATA[
entry:37  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="185">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
:0  %indvar_flatten7 = phi i10 [ 0, %entry ], [ %indvar_flatten_next8, %4 ]

]]></Node>
<StgValue><ssdm name="indvar_flatten7"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="185">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
:1  %p_i_i_i = phi i5 [ 0, %entry ], [ %p_i_i_i_mid2, %4 ]

]]></Node>
<StgValue><ssdm name="p_i_i_i"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="185">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
:2  %p_2_i_i_i = phi i5 [ 0, %entry ], [ %iw_V, %4 ]

]]></Node>
<StgValue><ssdm name="p_2_i_i_i"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="185">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
:3  %exitcond_flatten9 = icmp eq i10 %indvar_flatten7, -399

]]></Node>
<StgValue><ssdm name="exitcond_flatten9"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="185">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:4  %indvar_flatten_next8 = add i10 %indvar_flatten7, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten_next8"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="185">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %exitcond_flatten9, label %.preheader.i.i.i.preheader, label %.preheader705.i.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader705.i.i.i:0  %ih_V = add i5 %p_i_i_i, 1

]]></Node>
<StgValue><ssdm name="ih_V"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader705.i.i.i:1  call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @L_IH_L_IW_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader705.i.i.i:2  %empty_16 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 625, i64 625, i64 625)

]]></Node>
<StgValue><ssdm name="empty_16"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader705.i.i.i:3  %exitcond3_i_i_i = icmp eq i5 %p_2_i_i_i, -7

]]></Node>
<StgValue><ssdm name="exitcond3_i_i_i"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader705.i.i.i:4  %p_2_i_i_i_mid2 = select i1 %exitcond3_i_i_i, i5 0, i5 %p_2_i_i_i

]]></Node>
<StgValue><ssdm name="p_2_i_i_i_mid2"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader705.i.i.i:5  %p_i_i_i_mid2 = select i1 %exitcond3_i_i_i, i5 %ih_V, i5 %p_i_i_i

]]></Node>
<StgValue><ssdm name="p_i_i_i_mid2"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader705.i.i.i:6  call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str16) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader705.i.i.i:7  %tmp_6_i_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([5 x i8]* @p_str16)

]]></Node>
<StgValue><ssdm name="tmp_6_i_i_i"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0">
<![CDATA[
.preheader705.i.i.i:8  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp><literal name="exitcond_flatten9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="0" op_0_bw="0">
<![CDATA[
.preheader.i.i.i.preheader:0  br label %.preheader.i.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="71" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
:0  %p_4_i_i_i = phi i6 [ 0, %.preheader705.i.i.i ], [ %ic_V, %branch0.i.i.i ]

]]></Node>
<StgValue><ssdm name="p_4_i_i_i"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1  %exitcond4_i_i_i = icmp eq i6 %p_4_i_i_i, -32

]]></Node>
<StgValue><ssdm name="exitcond4_i_i_i"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:2  %ic_V = add i6 %p_4_i_i_i, 1

]]></Node>
<StgValue><ssdm name="ic_V"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %exitcond4_i_i_i, label %.preheader704.i.i.i.preheader, label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond4_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="5" op_0_bw="6">
<![CDATA[
:5  %tmp_13 = trunc i6 %p_4_i_i_i to i5

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond4_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0" op_6_bw="5" op_7_bw="0" op_8_bw="5" op_9_bw="0" op_10_bw="5" op_11_bw="0" op_12_bw="5" op_13_bw="0" op_14_bw="5" op_15_bw="0" op_16_bw="5" op_17_bw="0" op_18_bw="5" op_19_bw="0" op_20_bw="5" op_21_bw="0" op_22_bw="5" op_23_bw="0" op_24_bw="5" op_25_bw="0" op_26_bw="5" op_27_bw="0" op_28_bw="5" op_29_bw="0" op_30_bw="5" op_31_bw="0" op_32_bw="5" op_33_bw="0" op_34_bw="5" op_35_bw="0" op_36_bw="5" op_37_bw="0" op_38_bw="5" op_39_bw="0" op_40_bw="5" op_41_bw="0" op_42_bw="5" op_43_bw="0" op_44_bw="5" op_45_bw="0" op_46_bw="5" op_47_bw="0" op_48_bw="5" op_49_bw="0" op_50_bw="5" op_51_bw="0" op_52_bw="5" op_53_bw="0" op_54_bw="5" op_55_bw="0" op_56_bw="5" op_57_bw="0" op_58_bw="5" op_59_bw="0" op_60_bw="5" op_61_bw="0" op_62_bw="5" op_63_bw="0">
<![CDATA[
:6  switch i5 %tmp_13, label %branch31.i.i.i [
    i5 0, label %branch0.i.i.i.pre
    i5 1, label %branch1.i.i.i
    i5 2, label %branch2.i.i.i
    i5 3, label %branch3.i.i.i
    i5 4, label %branch4.i.i.i
    i5 5, label %branch5.i.i.i
    i5 6, label %branch6.i.i.i
    i5 7, label %branch7.i.i.i
    i5 8, label %branch8.i.i.i
    i5 9, label %branch9.i.i.i
    i5 10, label %branch10.i.i.i
    i5 11, label %branch11.i.i.i
    i5 12, label %branch12.i.i.i
    i5 13, label %branch13.i.i.i
    i5 14, label %branch14.i.i.i
    i5 15, label %branch15.i.i.i
    i5 -16, label %branch16.i.i.i
    i5 -15, label %branch17.i.i.i
    i5 -14, label %branch18.i.i.i
    i5 -13, label %branch19.i.i.i
    i5 -12, label %branch20.i.i.i
    i5 -11, label %branch21.i.i.i
    i5 -10, label %branch22.i.i.i
    i5 -9, label %branch23.i.i.i
    i5 -8, label %branch24.i.i.i
    i5 -7, label %branch25.i.i.i
    i5 -6, label %branch26.i.i.i
    i5 -5, label %branch27.i.i.i
    i5 -4, label %branch28.i.i.i
    i5 -3, label %branch29.i.i.i
    i5 -2, label %branch30.i.i.i
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="190">
<or_exp><and_exp><literal name="exitcond4_i_i_i" val="0"/>
<literal name="tmp_13" val="30"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0">
<![CDATA[
branch30.i.i.i:1  br label %branch0.i.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp><literal name="exitcond4_i_i_i" val="0"/>
<literal name="tmp_13" val="29"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="0">
<![CDATA[
branch29.i.i.i:1  br label %branch0.i.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp><literal name="exitcond4_i_i_i" val="0"/>
<literal name="tmp_13" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="0">
<![CDATA[
branch28.i.i.i:1  br label %branch0.i.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp><literal name="exitcond4_i_i_i" val="0"/>
<literal name="tmp_13" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0">
<![CDATA[
branch27.i.i.i:1  br label %branch0.i.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp><literal name="exitcond4_i_i_i" val="0"/>
<literal name="tmp_13" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="0">
<![CDATA[
branch26.i.i.i:1  br label %branch0.i.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="195">
<or_exp><and_exp><literal name="exitcond4_i_i_i" val="0"/>
<literal name="tmp_13" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="0">
<![CDATA[
branch25.i.i.i:1  br label %branch0.i.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="196">
<or_exp><and_exp><literal name="exitcond4_i_i_i" val="0"/>
<literal name="tmp_13" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="0">
<![CDATA[
branch24.i.i.i:1  br label %branch0.i.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp><literal name="exitcond4_i_i_i" val="0"/>
<literal name="tmp_13" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="0">
<![CDATA[
branch23.i.i.i:1  br label %branch0.i.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="198">
<or_exp><and_exp><literal name="exitcond4_i_i_i" val="0"/>
<literal name="tmp_13" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="0">
<![CDATA[
branch22.i.i.i:1  br label %branch0.i.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp><literal name="exitcond4_i_i_i" val="0"/>
<literal name="tmp_13" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="0">
<![CDATA[
branch21.i.i.i:1  br label %branch0.i.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="200">
<or_exp><and_exp><literal name="exitcond4_i_i_i" val="0"/>
<literal name="tmp_13" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="0">
<![CDATA[
branch20.i.i.i:1  br label %branch0.i.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="201">
<or_exp><and_exp><literal name="exitcond4_i_i_i" val="0"/>
<literal name="tmp_13" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="0">
<![CDATA[
branch19.i.i.i:1  br label %branch0.i.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp><literal name="exitcond4_i_i_i" val="0"/>
<literal name="tmp_13" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="0">
<![CDATA[
branch18.i.i.i:1  br label %branch0.i.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="203">
<or_exp><and_exp><literal name="exitcond4_i_i_i" val="0"/>
<literal name="tmp_13" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="0">
<![CDATA[
branch17.i.i.i:1  br label %branch0.i.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="204">
<or_exp><and_exp><literal name="exitcond4_i_i_i" val="0"/>
<literal name="tmp_13" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="0">
<![CDATA[
branch16.i.i.i:1  br label %branch0.i.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="205">
<or_exp><and_exp><literal name="exitcond4_i_i_i" val="0"/>
<literal name="tmp_13" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="0">
<![CDATA[
branch15.i.i.i:1  br label %branch0.i.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp><literal name="exitcond4_i_i_i" val="0"/>
<literal name="tmp_13" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="0">
<![CDATA[
branch14.i.i.i:1  br label %branch0.i.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond4_i_i_i" val="0"/>
<literal name="tmp_13" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="0">
<![CDATA[
branch13.i.i.i:1  br label %branch0.i.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="208">
<or_exp><and_exp><literal name="exitcond4_i_i_i" val="0"/>
<literal name="tmp_13" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="0">
<![CDATA[
branch12.i.i.i:1  br label %branch0.i.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp><literal name="exitcond4_i_i_i" val="0"/>
<literal name="tmp_13" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="0">
<![CDATA[
branch11.i.i.i:1  br label %branch0.i.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp><literal name="exitcond4_i_i_i" val="0"/>
<literal name="tmp_13" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="0">
<![CDATA[
branch10.i.i.i:1  br label %branch0.i.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="211">
<or_exp><and_exp><literal name="exitcond4_i_i_i" val="0"/>
<literal name="tmp_13" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="0">
<![CDATA[
branch9.i.i.i:1  br label %branch0.i.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="212">
<or_exp><and_exp><literal name="exitcond4_i_i_i" val="0"/>
<literal name="tmp_13" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="0">
<![CDATA[
branch8.i.i.i:1  br label %branch0.i.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="213">
<or_exp><and_exp><literal name="exitcond4_i_i_i" val="0"/>
<literal name="tmp_13" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="0">
<![CDATA[
branch7.i.i.i:1  br label %branch0.i.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="214">
<or_exp><and_exp><literal name="exitcond4_i_i_i" val="0"/>
<literal name="tmp_13" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="0">
<![CDATA[
branch6.i.i.i:1  br label %branch0.i.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="exitcond4_i_i_i" val="0"/>
<literal name="tmp_13" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="0">
<![CDATA[
branch5.i.i.i:1  br label %branch0.i.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="216">
<or_exp><and_exp><literal name="exitcond4_i_i_i" val="0"/>
<literal name="tmp_13" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="0">
<![CDATA[
branch4.i.i.i:1  br label %branch0.i.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="104" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp><literal name="exitcond4_i_i_i" val="0"/>
<literal name="tmp_13" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="0">
<![CDATA[
branch3.i.i.i:1  br label %branch0.i.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="105" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp><literal name="exitcond4_i_i_i" val="0"/>
<literal name="tmp_13" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="0">
<![CDATA[
branch2.i.i.i:1  br label %branch0.i.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="106" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="219">
<or_exp><and_exp><literal name="exitcond4_i_i_i" val="0"/>
<literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="0" op_0_bw="0">
<![CDATA[
branch1.i.i.i:1  br label %branch0.i.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="107" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="220">
<or_exp><and_exp><literal name="exitcond4_i_i_i" val="0"/>
<literal name="tmp_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="0">
<![CDATA[
branch0.i.i.i.pre:1  br label %branch0.i.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="108" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="221">
<or_exp><and_exp><literal name="exitcond4_i_i_i" val="0"/>
<literal name="tmp_13" val="31"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="0">
<![CDATA[
branch31.i.i.i:1  br label %branch0.i.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="109" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="222">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:0  %empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)

]]></Node>
<StgValue><ssdm name="empty_10"/></StgValue>
</operation>

<operation id="110" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="222">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str17) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="111" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="222">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:2  %tmp_8_i_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str17)

]]></Node>
<StgValue><ssdm name="tmp_8_i_i_i"/></StgValue>
</operation>

<operation id="112" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="222">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="113" st_id="4" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="222">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:4  %tmp_V_2 = call i18 @_ssdm_op_Read.ap_fifo.volatile.i18P(i18* %stream_res_1_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_2"/></StgValue>
</operation>

<operation id="114" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="224">
<or_exp><and_exp><literal name="tmp_13" val="30"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="18" op_1_bw="18">
<![CDATA[
branch30.i.i.i:0  store i18 %tmp_V_2, i18* %in_buf_V_30_1_i_i_i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="115" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226">
<or_exp><and_exp><literal name="tmp_13" val="29"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="18" op_1_bw="18">
<![CDATA[
branch29.i.i.i:0  store i18 %tmp_V_2, i18* %in_buf_V_29_1_i_i_i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="116" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp><literal name="tmp_13" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="18" op_1_bw="18">
<![CDATA[
branch28.i.i.i:0  store i18 %tmp_V_2, i18* %in_buf_V_28_1_i_i_i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="117" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp><literal name="tmp_13" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="18" op_1_bw="18">
<![CDATA[
branch27.i.i.i:0  store i18 %tmp_V_2, i18* %in_buf_V_27_1_i_i_i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="118" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp><literal name="tmp_13" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="18" op_1_bw="18">
<![CDATA[
branch26.i.i.i:0  store i18 %tmp_V_2, i18* %in_buf_V_26_1_i_i_i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="119" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="234">
<or_exp><and_exp><literal name="tmp_13" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="18" op_1_bw="18">
<![CDATA[
branch25.i.i.i:0  store i18 %tmp_V_2, i18* %in_buf_V_25_1_i_i_i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="120" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="236">
<or_exp><and_exp><literal name="tmp_13" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="18" op_1_bw="18">
<![CDATA[
branch24.i.i.i:0  store i18 %tmp_V_2, i18* %in_buf_V_24_1_i_i_i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="121" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="238">
<or_exp><and_exp><literal name="tmp_13" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="18" op_1_bw="18">
<![CDATA[
branch23.i.i.i:0  store i18 %tmp_V_2, i18* %in_buf_V_23_1_i_i_i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="122" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="240">
<or_exp><and_exp><literal name="tmp_13" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="18" op_1_bw="18">
<![CDATA[
branch22.i.i.i:0  store i18 %tmp_V_2, i18* %in_buf_V_22_1_i_i_i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="123" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="242">
<or_exp><and_exp><literal name="tmp_13" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="18" op_1_bw="18">
<![CDATA[
branch21.i.i.i:0  store i18 %tmp_V_2, i18* %in_buf_V_21_1_i_i_i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="124" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="244">
<or_exp><and_exp><literal name="tmp_13" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="18" op_1_bw="18">
<![CDATA[
branch20.i.i.i:0  store i18 %tmp_V_2, i18* %in_buf_V_20_1_i_i_i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="125" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="246">
<or_exp><and_exp><literal name="tmp_13" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="18" op_1_bw="18">
<![CDATA[
branch19.i.i.i:0  store i18 %tmp_V_2, i18* %in_buf_V_19_1_i_i_i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="126" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="248">
<or_exp><and_exp><literal name="tmp_13" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="18" op_1_bw="18">
<![CDATA[
branch18.i.i.i:0  store i18 %tmp_V_2, i18* %in_buf_V_18_1_i_i_i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="127" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="250">
<or_exp><and_exp><literal name="tmp_13" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="18" op_1_bw="18">
<![CDATA[
branch17.i.i.i:0  store i18 %tmp_V_2, i18* %in_buf_V_17_1_i_i_i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="128" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="252">
<or_exp><and_exp><literal name="tmp_13" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="18" op_1_bw="18">
<![CDATA[
branch16.i.i.i:0  store i18 %tmp_V_2, i18* %in_buf_V_16_1_i_i_i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="129" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="254">
<or_exp><and_exp><literal name="tmp_13" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="18" op_1_bw="18">
<![CDATA[
branch15.i.i.i:0  store i18 %tmp_V_2, i18* %in_buf_V_15_1_i_i_i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="130" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="256">
<or_exp><and_exp><literal name="tmp_13" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="18" op_1_bw="18">
<![CDATA[
branch14.i.i.i:0  store i18 %tmp_V_2, i18* %in_buf_V_14_1_i_i_i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="131" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="258">
<or_exp><and_exp><literal name="tmp_13" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="18" op_1_bw="18">
<![CDATA[
branch13.i.i.i:0  store i18 %tmp_V_2, i18* %in_buf_V_13_1_i_i_i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="132" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="260">
<or_exp><and_exp><literal name="tmp_13" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="18" op_1_bw="18">
<![CDATA[
branch12.i.i.i:0  store i18 %tmp_V_2, i18* %in_buf_V_12_1_i_i_i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="133" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="262">
<or_exp><and_exp><literal name="tmp_13" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="18" op_1_bw="18">
<![CDATA[
branch11.i.i.i:0  store i18 %tmp_V_2, i18* %in_buf_V_11_1_i_i_i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="134" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="tmp_13" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="18" op_1_bw="18">
<![CDATA[
branch10.i.i.i:0  store i18 %tmp_V_2, i18* %in_buf_V_10_1_i_i_i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="135" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp><literal name="tmp_13" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="18" op_1_bw="18">
<![CDATA[
branch9.i.i.i:0  store i18 %tmp_V_2, i18* %in_buf_V_9_1_i_i_i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="136" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="268">
<or_exp><and_exp><literal name="tmp_13" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="18" op_1_bw="18">
<![CDATA[
branch8.i.i.i:0  store i18 %tmp_V_2, i18* %in_buf_V_8_1_i_i_i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="137" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="270">
<or_exp><and_exp><literal name="tmp_13" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="18" op_1_bw="18">
<![CDATA[
branch7.i.i.i:0  store i18 %tmp_V_2, i18* %in_buf_V_7_1_i_i_i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="138" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="272">
<or_exp><and_exp><literal name="tmp_13" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="18" op_1_bw="18">
<![CDATA[
branch6.i.i.i:0  store i18 %tmp_V_2, i18* %in_buf_V_6_1_i_i_i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="139" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="274">
<or_exp><and_exp><literal name="tmp_13" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="18" op_1_bw="18">
<![CDATA[
branch5.i.i.i:0  store i18 %tmp_V_2, i18* %in_buf_V_5_1_i_i_i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="140" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="276">
<or_exp><and_exp><literal name="tmp_13" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="18" op_1_bw="18">
<![CDATA[
branch4.i.i.i:0  store i18 %tmp_V_2, i18* %in_buf_V_4_1_i_i_i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="141" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="278">
<or_exp><and_exp><literal name="tmp_13" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="18" op_1_bw="18">
<![CDATA[
branch3.i.i.i:0  store i18 %tmp_V_2, i18* %in_buf_V_3_1_i_i_i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="142" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="tmp_13" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="18" op_1_bw="18">
<![CDATA[
branch2.i.i.i:0  store i18 %tmp_V_2, i18* %in_buf_V_2_1_i_i_i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="143" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="282">
<or_exp><and_exp><literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="18" op_1_bw="18">
<![CDATA[
branch1.i.i.i:0  store i18 %tmp_V_2, i18* %in_buf_V_1_1_i_i_i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="144" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="284">
<or_exp><and_exp><literal name="tmp_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="18" op_1_bw="18">
<![CDATA[
branch0.i.i.i.pre:0  store i18 %tmp_V_2, i18* %in_buf_V_0_1_i_i_i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="145" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="286">
<or_exp><and_exp><literal name="tmp_13" val="31"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="18" op_1_bw="18">
<![CDATA[
branch31.i.i.i:0  store i18 %tmp_V_2, i18* %in_buf_V_31_1_i_i_i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="146" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="288">
<or_exp><and_exp><literal name="exitcond4_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
branch0.i.i.i:0  %empty_11 = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str17, i32 %tmp_8_i_i_i)

]]></Node>
<StgValue><ssdm name="empty_11"/></StgValue>
</operation>

<operation id="147" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="288">
<or_exp><and_exp><literal name="exitcond4_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="0">
<![CDATA[
branch0.i.i.i:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="148" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="289">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="18" op_0_bw="18">
<![CDATA[
.preheader704.i.i.i.preheader:0  %in_buf_V_0_1_i_i_i_l = load i18* %in_buf_V_0_1_i_i_i

]]></Node>
<StgValue><ssdm name="in_buf_V_0_1_i_i_i_l"/></StgValue>
</operation>

<operation id="149" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="289">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="18" op_0_bw="18">
<![CDATA[
.preheader704.i.i.i.preheader:1  %in_buf_V_1_1_i_i_i_l = load i18* %in_buf_V_1_1_i_i_i

]]></Node>
<StgValue><ssdm name="in_buf_V_1_1_i_i_i_l"/></StgValue>
</operation>

<operation id="150" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="289">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="18" op_0_bw="18">
<![CDATA[
.preheader704.i.i.i.preheader:2  %in_buf_V_2_1_i_i_i_l = load i18* %in_buf_V_2_1_i_i_i

]]></Node>
<StgValue><ssdm name="in_buf_V_2_1_i_i_i_l"/></StgValue>
</operation>

<operation id="151" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="289">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="18" op_0_bw="18">
<![CDATA[
.preheader704.i.i.i.preheader:3  %in_buf_V_3_1_i_i_i_l = load i18* %in_buf_V_3_1_i_i_i

]]></Node>
<StgValue><ssdm name="in_buf_V_3_1_i_i_i_l"/></StgValue>
</operation>

<operation id="152" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="289">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="18" op_0_bw="18">
<![CDATA[
.preheader704.i.i.i.preheader:4  %in_buf_V_4_1_i_i_i_l = load i18* %in_buf_V_4_1_i_i_i

]]></Node>
<StgValue><ssdm name="in_buf_V_4_1_i_i_i_l"/></StgValue>
</operation>

<operation id="153" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="289">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="18" op_0_bw="18">
<![CDATA[
.preheader704.i.i.i.preheader:5  %in_buf_V_5_1_i_i_i_l = load i18* %in_buf_V_5_1_i_i_i

]]></Node>
<StgValue><ssdm name="in_buf_V_5_1_i_i_i_l"/></StgValue>
</operation>

<operation id="154" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="289">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="18" op_0_bw="18">
<![CDATA[
.preheader704.i.i.i.preheader:6  %in_buf_V_6_1_i_i_i_l = load i18* %in_buf_V_6_1_i_i_i

]]></Node>
<StgValue><ssdm name="in_buf_V_6_1_i_i_i_l"/></StgValue>
</operation>

<operation id="155" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="289">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="18" op_0_bw="18">
<![CDATA[
.preheader704.i.i.i.preheader:7  %in_buf_V_7_1_i_i_i_l = load i18* %in_buf_V_7_1_i_i_i

]]></Node>
<StgValue><ssdm name="in_buf_V_7_1_i_i_i_l"/></StgValue>
</operation>

<operation id="156" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="289">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="18" op_0_bw="18">
<![CDATA[
.preheader704.i.i.i.preheader:8  %in_buf_V_8_1_i_i_i_l = load i18* %in_buf_V_8_1_i_i_i

]]></Node>
<StgValue><ssdm name="in_buf_V_8_1_i_i_i_l"/></StgValue>
</operation>

<operation id="157" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="289">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="18" op_0_bw="18">
<![CDATA[
.preheader704.i.i.i.preheader:9  %in_buf_V_9_1_i_i_i_l = load i18* %in_buf_V_9_1_i_i_i

]]></Node>
<StgValue><ssdm name="in_buf_V_9_1_i_i_i_l"/></StgValue>
</operation>

<operation id="158" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="289">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="18" op_0_bw="18">
<![CDATA[
.preheader704.i.i.i.preheader:10  %in_buf_V_10_1_i_i_i_s = load i18* %in_buf_V_10_1_i_i_i

]]></Node>
<StgValue><ssdm name="in_buf_V_10_1_i_i_i_s"/></StgValue>
</operation>

<operation id="159" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="289">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="18" op_0_bw="18">
<![CDATA[
.preheader704.i.i.i.preheader:11  %in_buf_V_11_1_i_i_i_s = load i18* %in_buf_V_11_1_i_i_i

]]></Node>
<StgValue><ssdm name="in_buf_V_11_1_i_i_i_s"/></StgValue>
</operation>

<operation id="160" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="289">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="18" op_0_bw="18">
<![CDATA[
.preheader704.i.i.i.preheader:12  %in_buf_V_12_1_i_i_i_s = load i18* %in_buf_V_12_1_i_i_i

]]></Node>
<StgValue><ssdm name="in_buf_V_12_1_i_i_i_s"/></StgValue>
</operation>

<operation id="161" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="289">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="18" op_0_bw="18">
<![CDATA[
.preheader704.i.i.i.preheader:13  %in_buf_V_13_1_i_i_i_s = load i18* %in_buf_V_13_1_i_i_i

]]></Node>
<StgValue><ssdm name="in_buf_V_13_1_i_i_i_s"/></StgValue>
</operation>

<operation id="162" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="289">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="18" op_0_bw="18">
<![CDATA[
.preheader704.i.i.i.preheader:14  %in_buf_V_14_1_i_i_i_s = load i18* %in_buf_V_14_1_i_i_i

]]></Node>
<StgValue><ssdm name="in_buf_V_14_1_i_i_i_s"/></StgValue>
</operation>

<operation id="163" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="289">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="18" op_0_bw="18">
<![CDATA[
.preheader704.i.i.i.preheader:15  %in_buf_V_15_1_i_i_i_s = load i18* %in_buf_V_15_1_i_i_i

]]></Node>
<StgValue><ssdm name="in_buf_V_15_1_i_i_i_s"/></StgValue>
</operation>

<operation id="164" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="289">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="18" op_0_bw="18">
<![CDATA[
.preheader704.i.i.i.preheader:16  %in_buf_V_16_1_i_i_i_s = load i18* %in_buf_V_16_1_i_i_i

]]></Node>
<StgValue><ssdm name="in_buf_V_16_1_i_i_i_s"/></StgValue>
</operation>

<operation id="165" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="289">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="18" op_0_bw="18">
<![CDATA[
.preheader704.i.i.i.preheader:17  %in_buf_V_17_1_i_i_i_s = load i18* %in_buf_V_17_1_i_i_i

]]></Node>
<StgValue><ssdm name="in_buf_V_17_1_i_i_i_s"/></StgValue>
</operation>

<operation id="166" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="289">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="18" op_0_bw="18">
<![CDATA[
.preheader704.i.i.i.preheader:18  %in_buf_V_18_1_i_i_i_s = load i18* %in_buf_V_18_1_i_i_i

]]></Node>
<StgValue><ssdm name="in_buf_V_18_1_i_i_i_s"/></StgValue>
</operation>

<operation id="167" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="289">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="18" op_0_bw="18">
<![CDATA[
.preheader704.i.i.i.preheader:19  %in_buf_V_19_1_i_i_i_s = load i18* %in_buf_V_19_1_i_i_i

]]></Node>
<StgValue><ssdm name="in_buf_V_19_1_i_i_i_s"/></StgValue>
</operation>

<operation id="168" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="289">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="18" op_0_bw="18">
<![CDATA[
.preheader704.i.i.i.preheader:20  %in_buf_V_20_1_i_i_i_s = load i18* %in_buf_V_20_1_i_i_i

]]></Node>
<StgValue><ssdm name="in_buf_V_20_1_i_i_i_s"/></StgValue>
</operation>

<operation id="169" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="289">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="18" op_0_bw="18">
<![CDATA[
.preheader704.i.i.i.preheader:21  %in_buf_V_21_1_i_i_i_s = load i18* %in_buf_V_21_1_i_i_i

]]></Node>
<StgValue><ssdm name="in_buf_V_21_1_i_i_i_s"/></StgValue>
</operation>

<operation id="170" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="289">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="18" op_0_bw="18">
<![CDATA[
.preheader704.i.i.i.preheader:22  %in_buf_V_22_1_i_i_i_s = load i18* %in_buf_V_22_1_i_i_i

]]></Node>
<StgValue><ssdm name="in_buf_V_22_1_i_i_i_s"/></StgValue>
</operation>

<operation id="171" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="289">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="18" op_0_bw="18">
<![CDATA[
.preheader704.i.i.i.preheader:23  %in_buf_V_23_1_i_i_i_s = load i18* %in_buf_V_23_1_i_i_i

]]></Node>
<StgValue><ssdm name="in_buf_V_23_1_i_i_i_s"/></StgValue>
</operation>

<operation id="172" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="289">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="18" op_0_bw="18">
<![CDATA[
.preheader704.i.i.i.preheader:24  %in_buf_V_24_1_i_i_i_s = load i18* %in_buf_V_24_1_i_i_i

]]></Node>
<StgValue><ssdm name="in_buf_V_24_1_i_i_i_s"/></StgValue>
</operation>

<operation id="173" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="289">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="18" op_0_bw="18">
<![CDATA[
.preheader704.i.i.i.preheader:25  %in_buf_V_25_1_i_i_i_s = load i18* %in_buf_V_25_1_i_i_i

]]></Node>
<StgValue><ssdm name="in_buf_V_25_1_i_i_i_s"/></StgValue>
</operation>

<operation id="174" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="289">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="18" op_0_bw="18">
<![CDATA[
.preheader704.i.i.i.preheader:26  %in_buf_V_26_1_i_i_i_s = load i18* %in_buf_V_26_1_i_i_i

]]></Node>
<StgValue><ssdm name="in_buf_V_26_1_i_i_i_s"/></StgValue>
</operation>

<operation id="175" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="289">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="18" op_0_bw="18">
<![CDATA[
.preheader704.i.i.i.preheader:27  %in_buf_V_27_1_i_i_i_s = load i18* %in_buf_V_27_1_i_i_i

]]></Node>
<StgValue><ssdm name="in_buf_V_27_1_i_i_i_s"/></StgValue>
</operation>

<operation id="176" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="289">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="18" op_0_bw="18">
<![CDATA[
.preheader704.i.i.i.preheader:28  %in_buf_V_28_1_i_i_i_s = load i18* %in_buf_V_28_1_i_i_i

]]></Node>
<StgValue><ssdm name="in_buf_V_28_1_i_i_i_s"/></StgValue>
</operation>

<operation id="177" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="289">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="18" op_0_bw="18">
<![CDATA[
.preheader704.i.i.i.preheader:29  %in_buf_V_29_1_i_i_i_s = load i18* %in_buf_V_29_1_i_i_i

]]></Node>
<StgValue><ssdm name="in_buf_V_29_1_i_i_i_s"/></StgValue>
</operation>

<operation id="178" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="289">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="18" op_0_bw="18">
<![CDATA[
.preheader704.i.i.i.preheader:30  %in_buf_V_30_1_i_i_i_s = load i18* %in_buf_V_30_1_i_i_i

]]></Node>
<StgValue><ssdm name="in_buf_V_30_1_i_i_i_s"/></StgValue>
</operation>

<operation id="179" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="289">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="18" op_0_bw="18">
<![CDATA[
.preheader704.i.i.i.preheader:31  %in_buf_V_31_1_i_i_i_s = load i18* %in_buf_V_31_1_i_i_i

]]></Node>
<StgValue><ssdm name="in_buf_V_31_1_i_i_i_s"/></StgValue>
</operation>

<operation id="180" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="289">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="30" op_0_bw="18">
<![CDATA[
.preheader704.i.i.i.preheader:32  %tmp_i_cast_i_i_i = sext i18 %in_buf_V_0_1_i_i_i_l to i30

]]></Node>
<StgValue><ssdm name="tmp_i_cast_i_i_i"/></StgValue>
</operation>

<operation id="181" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="289">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="30" op_0_bw="18">
<![CDATA[
.preheader704.i.i.i.preheader:33  %tmp_i33_cast_i_i_i = sext i18 %in_buf_V_1_1_i_i_i_l to i30

]]></Node>
<StgValue><ssdm name="tmp_i33_cast_i_i_i"/></StgValue>
</operation>

<operation id="182" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="289">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="30" op_0_bw="18">
<![CDATA[
.preheader704.i.i.i.preheader:34  %tmp_i38_cast_i_i_i = sext i18 %in_buf_V_2_1_i_i_i_l to i30

]]></Node>
<StgValue><ssdm name="tmp_i38_cast_i_i_i"/></StgValue>
</operation>

<operation id="183" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="289">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="30" op_0_bw="18">
<![CDATA[
.preheader704.i.i.i.preheader:35  %tmp_i43_cast_i_i_i = sext i18 %in_buf_V_3_1_i_i_i_l to i30

]]></Node>
<StgValue><ssdm name="tmp_i43_cast_i_i_i"/></StgValue>
</operation>

<operation id="184" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="289">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="30" op_0_bw="18">
<![CDATA[
.preheader704.i.i.i.preheader:36  %tmp_i48_cast_i_i_i = sext i18 %in_buf_V_4_1_i_i_i_l to i30

]]></Node>
<StgValue><ssdm name="tmp_i48_cast_i_i_i"/></StgValue>
</operation>

<operation id="185" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="289">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="30" op_0_bw="18">
<![CDATA[
.preheader704.i.i.i.preheader:37  %tmp_i53_cast_i_i_i = sext i18 %in_buf_V_5_1_i_i_i_l to i30

]]></Node>
<StgValue><ssdm name="tmp_i53_cast_i_i_i"/></StgValue>
</operation>

<operation id="186" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="289">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="30" op_0_bw="18">
<![CDATA[
.preheader704.i.i.i.preheader:38  %tmp_i58_cast_i_i_i = sext i18 %in_buf_V_6_1_i_i_i_l to i30

]]></Node>
<StgValue><ssdm name="tmp_i58_cast_i_i_i"/></StgValue>
</operation>

<operation id="187" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="289">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="30" op_0_bw="18">
<![CDATA[
.preheader704.i.i.i.preheader:39  %tmp_i63_cast_i_i_i = sext i18 %in_buf_V_7_1_i_i_i_l to i30

]]></Node>
<StgValue><ssdm name="tmp_i63_cast_i_i_i"/></StgValue>
</operation>

<operation id="188" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="289">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="30" op_0_bw="18">
<![CDATA[
.preheader704.i.i.i.preheader:40  %tmp_i68_cast_i_i_i = sext i18 %in_buf_V_8_1_i_i_i_l to i30

]]></Node>
<StgValue><ssdm name="tmp_i68_cast_i_i_i"/></StgValue>
</operation>

<operation id="189" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="289">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="30" op_0_bw="18">
<![CDATA[
.preheader704.i.i.i.preheader:41  %tmp_i73_cast_i_i_i = sext i18 %in_buf_V_9_1_i_i_i_l to i30

]]></Node>
<StgValue><ssdm name="tmp_i73_cast_i_i_i"/></StgValue>
</operation>

<operation id="190" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="289">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="30" op_0_bw="18">
<![CDATA[
.preheader704.i.i.i.preheader:42  %tmp_i78_cast_i_i_i = sext i18 %in_buf_V_10_1_i_i_i_s to i30

]]></Node>
<StgValue><ssdm name="tmp_i78_cast_i_i_i"/></StgValue>
</operation>

<operation id="191" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="289">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="30" op_0_bw="18">
<![CDATA[
.preheader704.i.i.i.preheader:43  %tmp_i83_cast_i_i_i = sext i18 %in_buf_V_11_1_i_i_i_s to i30

]]></Node>
<StgValue><ssdm name="tmp_i83_cast_i_i_i"/></StgValue>
</operation>

<operation id="192" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="289">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="30" op_0_bw="18">
<![CDATA[
.preheader704.i.i.i.preheader:44  %tmp_i88_cast_i_i_i = sext i18 %in_buf_V_12_1_i_i_i_s to i30

]]></Node>
<StgValue><ssdm name="tmp_i88_cast_i_i_i"/></StgValue>
</operation>

<operation id="193" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="289">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="30" op_0_bw="18">
<![CDATA[
.preheader704.i.i.i.preheader:45  %tmp_i93_cast_i_i_i = sext i18 %in_buf_V_13_1_i_i_i_s to i30

]]></Node>
<StgValue><ssdm name="tmp_i93_cast_i_i_i"/></StgValue>
</operation>

<operation id="194" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="289">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="30" op_0_bw="18">
<![CDATA[
.preheader704.i.i.i.preheader:46  %tmp_i98_cast_i_i_i = sext i18 %in_buf_V_14_1_i_i_i_s to i30

]]></Node>
<StgValue><ssdm name="tmp_i98_cast_i_i_i"/></StgValue>
</operation>

<operation id="195" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="289">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="30" op_0_bw="18">
<![CDATA[
.preheader704.i.i.i.preheader:47  %tmp_i103_cast_i_i_i = sext i18 %in_buf_V_15_1_i_i_i_s to i30

]]></Node>
<StgValue><ssdm name="tmp_i103_cast_i_i_i"/></StgValue>
</operation>

<operation id="196" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="289">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="30" op_0_bw="18">
<![CDATA[
.preheader704.i.i.i.preheader:48  %tmp_i108_cast_i_i_i = sext i18 %in_buf_V_16_1_i_i_i_s to i30

]]></Node>
<StgValue><ssdm name="tmp_i108_cast_i_i_i"/></StgValue>
</operation>

<operation id="197" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="289">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="30" op_0_bw="18">
<![CDATA[
.preheader704.i.i.i.preheader:49  %tmp_i113_cast_i_i_i = sext i18 %in_buf_V_17_1_i_i_i_s to i30

]]></Node>
<StgValue><ssdm name="tmp_i113_cast_i_i_i"/></StgValue>
</operation>

<operation id="198" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="289">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="30" op_0_bw="18">
<![CDATA[
.preheader704.i.i.i.preheader:50  %tmp_i118_cast_i_i_i = sext i18 %in_buf_V_18_1_i_i_i_s to i30

]]></Node>
<StgValue><ssdm name="tmp_i118_cast_i_i_i"/></StgValue>
</operation>

<operation id="199" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="289">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="30" op_0_bw="18">
<![CDATA[
.preheader704.i.i.i.preheader:51  %tmp_i123_cast_i_i_i = sext i18 %in_buf_V_19_1_i_i_i_s to i30

]]></Node>
<StgValue><ssdm name="tmp_i123_cast_i_i_i"/></StgValue>
</operation>

<operation id="200" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="289">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="30" op_0_bw="18">
<![CDATA[
.preheader704.i.i.i.preheader:52  %tmp_i128_cast_i_i_i = sext i18 %in_buf_V_20_1_i_i_i_s to i30

]]></Node>
<StgValue><ssdm name="tmp_i128_cast_i_i_i"/></StgValue>
</operation>

<operation id="201" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="289">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="30" op_0_bw="18">
<![CDATA[
.preheader704.i.i.i.preheader:53  %tmp_i133_cast_i_i_i = sext i18 %in_buf_V_21_1_i_i_i_s to i30

]]></Node>
<StgValue><ssdm name="tmp_i133_cast_i_i_i"/></StgValue>
</operation>

<operation id="202" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="289">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="30" op_0_bw="18">
<![CDATA[
.preheader704.i.i.i.preheader:54  %tmp_i138_cast_i_i_i = sext i18 %in_buf_V_22_1_i_i_i_s to i30

]]></Node>
<StgValue><ssdm name="tmp_i138_cast_i_i_i"/></StgValue>
</operation>

<operation id="203" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="289">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="30" op_0_bw="18">
<![CDATA[
.preheader704.i.i.i.preheader:55  %tmp_i143_cast_i_i_i = sext i18 %in_buf_V_23_1_i_i_i_s to i30

]]></Node>
<StgValue><ssdm name="tmp_i143_cast_i_i_i"/></StgValue>
</operation>

<operation id="204" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="289">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="30" op_0_bw="18">
<![CDATA[
.preheader704.i.i.i.preheader:56  %tmp_i148_cast_i_i_i = sext i18 %in_buf_V_24_1_i_i_i_s to i30

]]></Node>
<StgValue><ssdm name="tmp_i148_cast_i_i_i"/></StgValue>
</operation>

<operation id="205" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="289">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="30" op_0_bw="18">
<![CDATA[
.preheader704.i.i.i.preheader:57  %tmp_i153_cast_i_i_i = sext i18 %in_buf_V_25_1_i_i_i_s to i30

]]></Node>
<StgValue><ssdm name="tmp_i153_cast_i_i_i"/></StgValue>
</operation>

<operation id="206" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="289">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="30" op_0_bw="18">
<![CDATA[
.preheader704.i.i.i.preheader:58  %tmp_i158_cast_i_i_i = sext i18 %in_buf_V_26_1_i_i_i_s to i30

]]></Node>
<StgValue><ssdm name="tmp_i158_cast_i_i_i"/></StgValue>
</operation>

<operation id="207" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="289">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="30" op_0_bw="18">
<![CDATA[
.preheader704.i.i.i.preheader:59  %tmp_i163_cast_i_i_i = sext i18 %in_buf_V_27_1_i_i_i_s to i30

]]></Node>
<StgValue><ssdm name="tmp_i163_cast_i_i_i"/></StgValue>
</operation>

<operation id="208" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="289">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="30" op_0_bw="18">
<![CDATA[
.preheader704.i.i.i.preheader:60  %tmp_i168_cast_i_i_i = sext i18 %in_buf_V_28_1_i_i_i_s to i30

]]></Node>
<StgValue><ssdm name="tmp_i168_cast_i_i_i"/></StgValue>
</operation>

<operation id="209" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="289">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="30" op_0_bw="18">
<![CDATA[
.preheader704.i.i.i.preheader:61  %tmp_i173_cast_i_i_i = sext i18 %in_buf_V_29_1_i_i_i_s to i30

]]></Node>
<StgValue><ssdm name="tmp_i173_cast_i_i_i"/></StgValue>
</operation>

<operation id="210" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="289">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="30" op_0_bw="18">
<![CDATA[
.preheader704.i.i.i.preheader:62  %tmp_i178_cast_i_i_i = sext i18 %in_buf_V_30_1_i_i_i_s to i30

]]></Node>
<StgValue><ssdm name="tmp_i178_cast_i_i_i"/></StgValue>
</operation>

<operation id="211" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="289">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="30" op_0_bw="18">
<![CDATA[
.preheader704.i.i.i.preheader:63  %tmp_i183_cast_i_i_i = sext i18 %in_buf_V_31_1_i_i_i_s to i30

]]></Node>
<StgValue><ssdm name="tmp_i183_cast_i_i_i"/></StgValue>
</operation>

<operation id="212" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="289">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="0" op_0_bw="0">
<![CDATA[
.preheader704.i.i.i.preheader:64  br label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="213" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
:0  %indvar_flatten = phi i6 [ 0, %.preheader704.i.i.i.preheader ], [ %indvar_flatten_next, %.preheader704.i.i.i ]

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="214" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
:1  %p_5_i_i_i = phi i3 [ 0, %.preheader704.i.i.i.preheader ], [ %tmp_i_i_i_mid2_v_v_s, %.preheader704.i.i.i ]

]]></Node>
<StgValue><ssdm name="p_5_i_i_i"/></StgValue>
</operation>

<operation id="215" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
:2  %p_6_i_i_i = phi i3 [ 0, %.preheader704.i.i.i.preheader ], [ %kw_V, %.preheader704.i.i.i ]

]]></Node>
<StgValue><ssdm name="p_6_i_i_i"/></StgValue>
</operation>

<operation id="216" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:3  %exitcond_flatten = icmp eq i6 %indvar_flatten, -28

]]></Node>
<StgValue><ssdm name="exitcond_flatten"/></StgValue>
</operation>

<operation id="217" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:4  %indvar_flatten_next = add i6 %indvar_flatten, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten_next"/></StgValue>
</operation>

<operation id="218" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %exitcond_flatten, label %4, label %.preheader704.i.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="219" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader704.i.i.i:0  %kh_V = add i3 %p_5_i_i_i, 1

]]></Node>
<StgValue><ssdm name="kh_V"/></StgValue>
</operation>

<operation id="220" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader704.i.i.i:3  %exitcond6_i_i_i = icmp eq i3 %p_6_i_i_i, -2

]]></Node>
<StgValue><ssdm name="exitcond6_i_i_i"/></StgValue>
</operation>

<operation id="221" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader704.i.i.i:4  %p_6_i_i_i_mid2 = select i1 %exitcond6_i_i_i, i3 0, i3 %p_6_i_i_i

]]></Node>
<StgValue><ssdm name="p_6_i_i_i_mid2"/></StgValue>
</operation>

<operation id="222" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader704.i.i.i:5  %tmp_i_i_i_mid2_v_v_s = select i1 %exitcond6_i_i_i, i3 %kh_V, i3 %p_5_i_i_i

]]></Node>
<StgValue><ssdm name="tmp_i_i_i_mid2_v_v_s"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="223" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader704.i.i.i:13  %tmp_8 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %tmp_i_i_i_mid2_v_v_s, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="224" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="7" op_0_bw="6">
<![CDATA[
.preheader704.i.i.i:14  %p_shl_cast = zext i6 %tmp_8 to i7

]]></Node>
<StgValue><ssdm name="p_shl_cast"/></StgValue>
</operation>

<operation id="225" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="4" op_0_bw="4" op_1_bw="3" op_2_bw="1">
<![CDATA[
.preheader704.i.i.i:15  %tmp_9 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %tmp_i_i_i_mid2_v_v_s, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="226" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="7" op_0_bw="4">
<![CDATA[
.preheader704.i.i.i:16  %p_shl5_cast = zext i4 %tmp_9 to i7

]]></Node>
<StgValue><ssdm name="p_shl5_cast"/></StgValue>
</operation>

<operation id="227" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader704.i.i.i:17  %tmp_s = sub i7 %p_shl_cast, %p_shl5_cast

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="228" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="7" op_0_bw="3">
<![CDATA[
.preheader704.i.i.i:27  %tmp_5_i_i_i_cast = zext i3 %p_6_i_i_i_mid2 to i7

]]></Node>
<StgValue><ssdm name="tmp_5_i_i_i_cast"/></StgValue>
</operation>

<operation id="229" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader704.i.i.i:28  %tmp_11 = add i7 %tmp_s, %tmp_5_i_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="230" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="32" op_0_bw="7">
<![CDATA[
.preheader704.i.i.i:29  %tmp_12_cast = sext i7 %tmp_11 to i32

]]></Node>
<StgValue><ssdm name="tmp_12_cast"/></StgValue>
</operation>

<operation id="231" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="6" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader704.i.i.i:31  %layer3_kernel_V_18_a = getelementptr [36 x i18]* @layer3_kernel_V_18, i32 0, i32 %tmp_12_cast

]]></Node>
<StgValue><ssdm name="layer3_kernel_V_18_a"/></StgValue>
</operation>

<operation id="232" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="6" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader704.i.i.i:33  %layer3_kernel_V_7_ad = getelementptr [36 x i18]* @layer3_kernel_V_7, i32 0, i32 %tmp_12_cast

]]></Node>
<StgValue><ssdm name="layer3_kernel_V_7_ad"/></StgValue>
</operation>

<operation id="233" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="6" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader704.i.i.i:35  %layer3_kernel_V_11_a = getelementptr [36 x i18]* @layer3_kernel_V_11, i32 0, i32 %tmp_12_cast

]]></Node>
<StgValue><ssdm name="layer3_kernel_V_11_a"/></StgValue>
</operation>

<operation id="234" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="6" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader704.i.i.i:36  %layer3_kernel_V_10_a = getelementptr [36 x i18]* @layer3_kernel_V_10, i32 0, i32 %tmp_12_cast

]]></Node>
<StgValue><ssdm name="layer3_kernel_V_10_a"/></StgValue>
</operation>

<operation id="235" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="6" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader704.i.i.i:37  %layer3_kernel_V_6_ad = getelementptr [36 x i18]* @layer3_kernel_V_6, i32 0, i32 %tmp_12_cast

]]></Node>
<StgValue><ssdm name="layer3_kernel_V_6_ad"/></StgValue>
</operation>

<operation id="236" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="6" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader704.i.i.i:38  %layer3_kernel_V_9_ad = getelementptr [36 x i18]* @layer3_kernel_V_9, i32 0, i32 %tmp_12_cast

]]></Node>
<StgValue><ssdm name="layer3_kernel_V_9_ad"/></StgValue>
</operation>

<operation id="237" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="6" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader704.i.i.i:40  %layer3_kernel_V_14_a = getelementptr [36 x i18]* @layer3_kernel_V_14, i32 0, i32 %tmp_12_cast

]]></Node>
<StgValue><ssdm name="layer3_kernel_V_14_a"/></StgValue>
</operation>

<operation id="238" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="6" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader704.i.i.i:44  %layer3_kernel_V_15_a = getelementptr [36 x i18]* @layer3_kernel_V_15, i32 0, i32 %tmp_12_cast

]]></Node>
<StgValue><ssdm name="layer3_kernel_V_15_a"/></StgValue>
</operation>

<operation id="239" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="6" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader704.i.i.i:45  %layer3_kernel_V_8_ad = getelementptr [36 x i18]* @layer3_kernel_V_8, i32 0, i32 %tmp_12_cast

]]></Node>
<StgValue><ssdm name="layer3_kernel_V_8_ad"/></StgValue>
</operation>

<operation id="240" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="6" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader704.i.i.i:48  %layer3_kernel_V_3_ad = getelementptr [36 x i18]* @layer3_kernel_V_3, i32 0, i32 %tmp_12_cast

]]></Node>
<StgValue><ssdm name="layer3_kernel_V_3_ad"/></StgValue>
</operation>

<operation id="241" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="6" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader704.i.i.i:49  %layer3_kernel_V_5_ad = getelementptr [36 x i18]* @layer3_kernel_V_5, i32 0, i32 %tmp_12_cast

]]></Node>
<StgValue><ssdm name="layer3_kernel_V_5_ad"/></StgValue>
</operation>

<operation id="242" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="6" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader704.i.i.i:50  %layer3_kernel_V_13_a = getelementptr [36 x i18]* @layer3_kernel_V_13, i32 0, i32 %tmp_12_cast

]]></Node>
<StgValue><ssdm name="layer3_kernel_V_13_a"/></StgValue>
</operation>

<operation id="243" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="6" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader704.i.i.i:52  %layer3_kernel_V_12_a = getelementptr [36 x i18]* @layer3_kernel_V_12, i32 0, i32 %tmp_12_cast

]]></Node>
<StgValue><ssdm name="layer3_kernel_V_12_a"/></StgValue>
</operation>

<operation id="244" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="6" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader704.i.i.i:57  %layer3_kernel_V_16_a = getelementptr [36 x i18]* @layer3_kernel_V_16, i32 0, i32 %tmp_12_cast

]]></Node>
<StgValue><ssdm name="layer3_kernel_V_16_a"/></StgValue>
</operation>

<operation id="245" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="6" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader704.i.i.i:58  %layer3_kernel_V_17_a = getelementptr [36 x i18]* @layer3_kernel_V_17, i32 0, i32 %tmp_12_cast

]]></Node>
<StgValue><ssdm name="layer3_kernel_V_17_a"/></StgValue>
</operation>

<operation id="246" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="6" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader704.i.i.i:61  %layer3_kernel_V_4_ad = getelementptr [36 x i18]* @layer3_kernel_V_4, i32 0, i32 %tmp_12_cast

]]></Node>
<StgValue><ssdm name="layer3_kernel_V_4_ad"/></StgValue>
</operation>

<operation id="247" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="18" op_0_bw="6">
<![CDATA[
.preheader704.i.i.i:75  %layer3_kernel_V_3_lo = load i18* %layer3_kernel_V_3_ad, align 4

]]></Node>
<StgValue><ssdm name="layer3_kernel_V_3_lo"/></StgValue>
</operation>

<operation id="248" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="18" op_0_bw="6">
<![CDATA[
.preheader704.i.i.i:79  %layer3_kernel_V_4_lo = load i18* %layer3_kernel_V_4_ad, align 16

]]></Node>
<StgValue><ssdm name="layer3_kernel_V_4_lo"/></StgValue>
</operation>

<operation id="249" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="18" op_0_bw="6">
<![CDATA[
.preheader704.i.i.i:83  %layer3_kernel_V_5_lo = load i18* %layer3_kernel_V_5_ad, align 4

]]></Node>
<StgValue><ssdm name="layer3_kernel_V_5_lo"/></StgValue>
</operation>

<operation id="250" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="18" op_0_bw="6">
<![CDATA[
.preheader704.i.i.i:87  %layer3_kernel_V_6_lo = load i18* %layer3_kernel_V_6_ad, align 8

]]></Node>
<StgValue><ssdm name="layer3_kernel_V_6_lo"/></StgValue>
</operation>

<operation id="251" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="18" op_0_bw="6">
<![CDATA[
.preheader704.i.i.i:91  %layer3_kernel_V_7_lo = load i18* %layer3_kernel_V_7_ad, align 4

]]></Node>
<StgValue><ssdm name="layer3_kernel_V_7_lo"/></StgValue>
</operation>

<operation id="252" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="18" op_0_bw="6">
<![CDATA[
.preheader704.i.i.i:95  %layer3_kernel_V_8_lo = load i18* %layer3_kernel_V_8_ad, align 16

]]></Node>
<StgValue><ssdm name="layer3_kernel_V_8_lo"/></StgValue>
</operation>

<operation id="253" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="18" op_0_bw="6">
<![CDATA[
.preheader704.i.i.i:99  %layer3_kernel_V_9_lo = load i18* %layer3_kernel_V_9_ad, align 4

]]></Node>
<StgValue><ssdm name="layer3_kernel_V_9_lo"/></StgValue>
</operation>

<operation id="254" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="18" op_0_bw="6">
<![CDATA[
.preheader704.i.i.i:103  %layer3_kernel_V_10_l = load i18* %layer3_kernel_V_10_a, align 8

]]></Node>
<StgValue><ssdm name="layer3_kernel_V_10_l"/></StgValue>
</operation>

<operation id="255" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="18" op_0_bw="6">
<![CDATA[
.preheader704.i.i.i:107  %layer3_kernel_V_11_l = load i18* %layer3_kernel_V_11_a, align 4

]]></Node>
<StgValue><ssdm name="layer3_kernel_V_11_l"/></StgValue>
</operation>

<operation id="256" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="18" op_0_bw="6">
<![CDATA[
.preheader704.i.i.i:111  %layer3_kernel_V_12_l = load i18* %layer3_kernel_V_12_a, align 16

]]></Node>
<StgValue><ssdm name="layer3_kernel_V_12_l"/></StgValue>
</operation>

<operation id="257" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="18" op_0_bw="6">
<![CDATA[
.preheader704.i.i.i:115  %layer3_kernel_V_13_l = load i18* %layer3_kernel_V_13_a, align 4

]]></Node>
<StgValue><ssdm name="layer3_kernel_V_13_l"/></StgValue>
</operation>

<operation id="258" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="18" op_0_bw="6">
<![CDATA[
.preheader704.i.i.i:119  %layer3_kernel_V_14_l = load i18* %layer3_kernel_V_14_a, align 8

]]></Node>
<StgValue><ssdm name="layer3_kernel_V_14_l"/></StgValue>
</operation>

<operation id="259" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="18" op_0_bw="6">
<![CDATA[
.preheader704.i.i.i:123  %layer3_kernel_V_15_l = load i18* %layer3_kernel_V_15_a, align 4

]]></Node>
<StgValue><ssdm name="layer3_kernel_V_15_l"/></StgValue>
</operation>

<operation id="260" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="18" op_0_bw="6">
<![CDATA[
.preheader704.i.i.i:127  %layer3_kernel_V_16_l = load i18* %layer3_kernel_V_16_a, align 16

]]></Node>
<StgValue><ssdm name="layer3_kernel_V_16_l"/></StgValue>
</operation>

<operation id="261" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="18" op_0_bw="6">
<![CDATA[
.preheader704.i.i.i:131  %layer3_kernel_V_17_l = load i18* %layer3_kernel_V_17_a, align 4

]]></Node>
<StgValue><ssdm name="layer3_kernel_V_17_l"/></StgValue>
</operation>

<operation id="262" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="18" op_0_bw="6">
<![CDATA[
.preheader704.i.i.i:135  %layer3_kernel_V_18_l = load i18* %layer3_kernel_V_18_a, align 8

]]></Node>
<StgValue><ssdm name="layer3_kernel_V_18_l"/></StgValue>
</operation>

<operation id="263" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader704.i.i.i:225  %kw_V = add i3 %p_6_i_i_i_mid2, 1

]]></Node>
<StgValue><ssdm name="kw_V"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="264" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="6" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader704.i.i.i:30  %layer3_kernel_V_2_ad = getelementptr [36 x i18]* @layer3_kernel_V_2, i32 0, i32 %tmp_12_cast

]]></Node>
<StgValue><ssdm name="layer3_kernel_V_2_ad"/></StgValue>
</operation>

<operation id="265" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="6" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader704.i.i.i:32  %layer3_kernel_V_27_a = getelementptr [36 x i18]* @layer3_kernel_V_27, i32 0, i32 %tmp_12_cast

]]></Node>
<StgValue><ssdm name="layer3_kernel_V_27_a"/></StgValue>
</operation>

<operation id="266" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="6" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader704.i.i.i:34  %layer3_kernel_V_19_a = getelementptr [36 x i18]* @layer3_kernel_V_19, i32 0, i32 %tmp_12_cast

]]></Node>
<StgValue><ssdm name="layer3_kernel_V_19_a"/></StgValue>
</operation>

<operation id="267" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="6" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader704.i.i.i:39  %layer3_kernel_V_26_a = getelementptr [36 x i18]* @layer3_kernel_V_26, i32 0, i32 %tmp_12_cast

]]></Node>
<StgValue><ssdm name="layer3_kernel_V_26_a"/></StgValue>
</operation>

<operation id="268" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="6" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader704.i.i.i:41  %layer3_kernel_V_23_a = getelementptr [36 x i18]* @layer3_kernel_V_23, i32 0, i32 %tmp_12_cast

]]></Node>
<StgValue><ssdm name="layer3_kernel_V_23_a"/></StgValue>
</operation>

<operation id="269" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="6" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader704.i.i.i:42  %layer3_kernel_V_30_a = getelementptr [36 x i18]* @layer3_kernel_V_30, i32 0, i32 %tmp_12_cast

]]></Node>
<StgValue><ssdm name="layer3_kernel_V_30_a"/></StgValue>
</operation>

<operation id="270" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="6" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader704.i.i.i:43  %layer3_kernel_V_20_a = getelementptr [36 x i18]* @layer3_kernel_V_20, i32 0, i32 %tmp_12_cast

]]></Node>
<StgValue><ssdm name="layer3_kernel_V_20_a"/></StgValue>
</operation>

<operation id="271" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="6" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader704.i.i.i:46  %layer3_kernel_V_31_a = getelementptr [36 x i18]* @layer3_kernel_V_31, i32 0, i32 %tmp_12_cast

]]></Node>
<StgValue><ssdm name="layer3_kernel_V_31_a"/></StgValue>
</operation>

<operation id="272" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="6" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader704.i.i.i:47  %layer3_kernel_V_28_a = getelementptr [36 x i18]* @layer3_kernel_V_28, i32 0, i32 %tmp_12_cast

]]></Node>
<StgValue><ssdm name="layer3_kernel_V_28_a"/></StgValue>
</operation>

<operation id="273" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="6" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader704.i.i.i:51  %layer3_kernel_V_0_ad = getelementptr [36 x i18]* @layer3_kernel_V_0, i32 0, i32 %tmp_12_cast

]]></Node>
<StgValue><ssdm name="layer3_kernel_V_0_ad"/></StgValue>
</operation>

<operation id="274" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="6" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader704.i.i.i:53  %layer3_kernel_V_1_ad = getelementptr [36 x i18]* @layer3_kernel_V_1, i32 0, i32 %tmp_12_cast

]]></Node>
<StgValue><ssdm name="layer3_kernel_V_1_ad"/></StgValue>
</operation>

<operation id="275" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="6" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader704.i.i.i:54  %layer3_kernel_V_22_a = getelementptr [36 x i18]* @layer3_kernel_V_22, i32 0, i32 %tmp_12_cast

]]></Node>
<StgValue><ssdm name="layer3_kernel_V_22_a"/></StgValue>
</operation>

<operation id="276" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="6" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader704.i.i.i:55  %layer3_kernel_V_24_a = getelementptr [36 x i18]* @layer3_kernel_V_24, i32 0, i32 %tmp_12_cast

]]></Node>
<StgValue><ssdm name="layer3_kernel_V_24_a"/></StgValue>
</operation>

<operation id="277" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="6" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader704.i.i.i:56  %layer3_kernel_V_25_a = getelementptr [36 x i18]* @layer3_kernel_V_25, i32 0, i32 %tmp_12_cast

]]></Node>
<StgValue><ssdm name="layer3_kernel_V_25_a"/></StgValue>
</operation>

<operation id="278" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="6" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader704.i.i.i:59  %layer3_kernel_V_29_a = getelementptr [36 x i18]* @layer3_kernel_V_29, i32 0, i32 %tmp_12_cast

]]></Node>
<StgValue><ssdm name="layer3_kernel_V_29_a"/></StgValue>
</operation>

<operation id="279" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="6" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader704.i.i.i:60  %layer3_kernel_V_21_a = getelementptr [36 x i18]* @layer3_kernel_V_21, i32 0, i32 %tmp_12_cast

]]></Node>
<StgValue><ssdm name="layer3_kernel_V_21_a"/></StgValue>
</operation>

<operation id="280" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="18" op_0_bw="6">
<![CDATA[
.preheader704.i.i.i:62  %layer3_kernel_V_0_lo = load i18* %layer3_kernel_V_0_ad, align 16

]]></Node>
<StgValue><ssdm name="layer3_kernel_V_0_lo"/></StgValue>
</operation>

<operation id="281" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="18" op_0_bw="6">
<![CDATA[
.preheader704.i.i.i:67  %layer3_kernel_V_1_lo = load i18* %layer3_kernel_V_1_ad, align 4

]]></Node>
<StgValue><ssdm name="layer3_kernel_V_1_lo"/></StgValue>
</operation>

<operation id="282" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="18" op_0_bw="6">
<![CDATA[
.preheader704.i.i.i:71  %layer3_kernel_V_2_lo = load i18* %layer3_kernel_V_2_ad, align 8

]]></Node>
<StgValue><ssdm name="layer3_kernel_V_2_lo"/></StgValue>
</operation>

<operation id="283" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="18" op_0_bw="6">
<![CDATA[
.preheader704.i.i.i:75  %layer3_kernel_V_3_lo = load i18* %layer3_kernel_V_3_ad, align 4

]]></Node>
<StgValue><ssdm name="layer3_kernel_V_3_lo"/></StgValue>
</operation>

<operation id="284" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="30" op_0_bw="18">
<![CDATA[
.preheader704.i.i.i:76  %tmp_i44_cast_i_i_i = sext i18 %layer3_kernel_V_3_lo to i30

]]></Node>
<StgValue><ssdm name="tmp_i44_cast_i_i_i"/></StgValue>
</operation>

<operation id="285" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader704.i.i.i:77  %c_V_3 = mul i30 %tmp_i43_cast_i_i_i, %tmp_i44_cast_i_i_i

]]></Node>
<StgValue><ssdm name="c_V_3"/></StgValue>
</operation>

<operation id="286" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="18" op_0_bw="18" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader704.i.i.i:78  %agg_result_V_i47_i_i = call i18 @_ssdm_op_PartSelect.i18.i30.i32.i32(i30 %c_V_3, i32 12, i32 29)

]]></Node>
<StgValue><ssdm name="agg_result_V_i47_i_i"/></StgValue>
</operation>

<operation id="287" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="18" op_0_bw="6">
<![CDATA[
.preheader704.i.i.i:79  %layer3_kernel_V_4_lo = load i18* %layer3_kernel_V_4_ad, align 16

]]></Node>
<StgValue><ssdm name="layer3_kernel_V_4_lo"/></StgValue>
</operation>

<operation id="288" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="30" op_0_bw="18">
<![CDATA[
.preheader704.i.i.i:80  %tmp_i49_cast_i_i_i = sext i18 %layer3_kernel_V_4_lo to i30

]]></Node>
<StgValue><ssdm name="tmp_i49_cast_i_i_i"/></StgValue>
</operation>

<operation id="289" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader704.i.i.i:81  %c_V_4 = mul i30 %tmp_i48_cast_i_i_i, %tmp_i49_cast_i_i_i

]]></Node>
<StgValue><ssdm name="c_V_4"/></StgValue>
</operation>

<operation id="290" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="18" op_0_bw="18" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader704.i.i.i:82  %agg_result_V_i52_i_i = call i18 @_ssdm_op_PartSelect.i18.i30.i32.i32(i30 %c_V_4, i32 12, i32 29)

]]></Node>
<StgValue><ssdm name="agg_result_V_i52_i_i"/></StgValue>
</operation>

<operation id="291" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="18" op_0_bw="6">
<![CDATA[
.preheader704.i.i.i:83  %layer3_kernel_V_5_lo = load i18* %layer3_kernel_V_5_ad, align 4

]]></Node>
<StgValue><ssdm name="layer3_kernel_V_5_lo"/></StgValue>
</operation>

<operation id="292" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="30" op_0_bw="18">
<![CDATA[
.preheader704.i.i.i:84  %tmp_i54_cast_i_i_i = sext i18 %layer3_kernel_V_5_lo to i30

]]></Node>
<StgValue><ssdm name="tmp_i54_cast_i_i_i"/></StgValue>
</operation>

<operation id="293" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader704.i.i.i:85  %c_V_5 = mul i30 %tmp_i53_cast_i_i_i, %tmp_i54_cast_i_i_i

]]></Node>
<StgValue><ssdm name="c_V_5"/></StgValue>
</operation>

<operation id="294" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="18" op_0_bw="18" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader704.i.i.i:86  %agg_result_V_i57_i_i = call i18 @_ssdm_op_PartSelect.i18.i30.i32.i32(i30 %c_V_5, i32 12, i32 29)

]]></Node>
<StgValue><ssdm name="agg_result_V_i57_i_i"/></StgValue>
</operation>

<operation id="295" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="18" op_0_bw="6">
<![CDATA[
.preheader704.i.i.i:87  %layer3_kernel_V_6_lo = load i18* %layer3_kernel_V_6_ad, align 8

]]></Node>
<StgValue><ssdm name="layer3_kernel_V_6_lo"/></StgValue>
</operation>

<operation id="296" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="30" op_0_bw="18">
<![CDATA[
.preheader704.i.i.i:88  %tmp_i59_cast_i_i_i = sext i18 %layer3_kernel_V_6_lo to i30

]]></Node>
<StgValue><ssdm name="tmp_i59_cast_i_i_i"/></StgValue>
</operation>

<operation id="297" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader704.i.i.i:89  %c_V_6 = mul i30 %tmp_i58_cast_i_i_i, %tmp_i59_cast_i_i_i

]]></Node>
<StgValue><ssdm name="c_V_6"/></StgValue>
</operation>

<operation id="298" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="18" op_0_bw="18" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader704.i.i.i:90  %agg_result_V_i62_i_i = call i18 @_ssdm_op_PartSelect.i18.i30.i32.i32(i30 %c_V_6, i32 12, i32 29)

]]></Node>
<StgValue><ssdm name="agg_result_V_i62_i_i"/></StgValue>
</operation>

<operation id="299" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="18" op_0_bw="6">
<![CDATA[
.preheader704.i.i.i:91  %layer3_kernel_V_7_lo = load i18* %layer3_kernel_V_7_ad, align 4

]]></Node>
<StgValue><ssdm name="layer3_kernel_V_7_lo"/></StgValue>
</operation>

<operation id="300" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="30" op_0_bw="18">
<![CDATA[
.preheader704.i.i.i:92  %tmp_i64_cast_i_i_i = sext i18 %layer3_kernel_V_7_lo to i30

]]></Node>
<StgValue><ssdm name="tmp_i64_cast_i_i_i"/></StgValue>
</operation>

<operation id="301" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader704.i.i.i:93  %c_V_7 = mul i30 %tmp_i63_cast_i_i_i, %tmp_i64_cast_i_i_i

]]></Node>
<StgValue><ssdm name="c_V_7"/></StgValue>
</operation>

<operation id="302" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="18" op_0_bw="18" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader704.i.i.i:94  %agg_result_V_i67_i_i = call i18 @_ssdm_op_PartSelect.i18.i30.i32.i32(i30 %c_V_7, i32 12, i32 29)

]]></Node>
<StgValue><ssdm name="agg_result_V_i67_i_i"/></StgValue>
</operation>

<operation id="303" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="18" op_0_bw="6">
<![CDATA[
.preheader704.i.i.i:95  %layer3_kernel_V_8_lo = load i18* %layer3_kernel_V_8_ad, align 16

]]></Node>
<StgValue><ssdm name="layer3_kernel_V_8_lo"/></StgValue>
</operation>

<operation id="304" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="30" op_0_bw="18">
<![CDATA[
.preheader704.i.i.i:96  %tmp_i69_cast_i_i_i = sext i18 %layer3_kernel_V_8_lo to i30

]]></Node>
<StgValue><ssdm name="tmp_i69_cast_i_i_i"/></StgValue>
</operation>

<operation id="305" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader704.i.i.i:97  %c_V_8 = mul i30 %tmp_i68_cast_i_i_i, %tmp_i69_cast_i_i_i

]]></Node>
<StgValue><ssdm name="c_V_8"/></StgValue>
</operation>

<operation id="306" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="18" op_0_bw="18" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader704.i.i.i:98  %agg_result_V_i72_i_i = call i18 @_ssdm_op_PartSelect.i18.i30.i32.i32(i30 %c_V_8, i32 12, i32 29)

]]></Node>
<StgValue><ssdm name="agg_result_V_i72_i_i"/></StgValue>
</operation>

<operation id="307" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="18" op_0_bw="6">
<![CDATA[
.preheader704.i.i.i:99  %layer3_kernel_V_9_lo = load i18* %layer3_kernel_V_9_ad, align 4

]]></Node>
<StgValue><ssdm name="layer3_kernel_V_9_lo"/></StgValue>
</operation>

<operation id="308" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="30" op_0_bw="18">
<![CDATA[
.preheader704.i.i.i:100  %tmp_i74_cast_i_i_i = sext i18 %layer3_kernel_V_9_lo to i30

]]></Node>
<StgValue><ssdm name="tmp_i74_cast_i_i_i"/></StgValue>
</operation>

<operation id="309" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader704.i.i.i:101  %c_V_9 = mul i30 %tmp_i73_cast_i_i_i, %tmp_i74_cast_i_i_i

]]></Node>
<StgValue><ssdm name="c_V_9"/></StgValue>
</operation>

<operation id="310" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="18" op_0_bw="18" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader704.i.i.i:102  %agg_result_V_i77_i_i = call i18 @_ssdm_op_PartSelect.i18.i30.i32.i32(i30 %c_V_9, i32 12, i32 29)

]]></Node>
<StgValue><ssdm name="agg_result_V_i77_i_i"/></StgValue>
</operation>

<operation id="311" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="18" op_0_bw="6">
<![CDATA[
.preheader704.i.i.i:103  %layer3_kernel_V_10_l = load i18* %layer3_kernel_V_10_a, align 8

]]></Node>
<StgValue><ssdm name="layer3_kernel_V_10_l"/></StgValue>
</operation>

<operation id="312" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="30" op_0_bw="18">
<![CDATA[
.preheader704.i.i.i:104  %tmp_i79_cast_i_i_i = sext i18 %layer3_kernel_V_10_l to i30

]]></Node>
<StgValue><ssdm name="tmp_i79_cast_i_i_i"/></StgValue>
</operation>

<operation id="313" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader704.i.i.i:105  %c_V_10 = mul i30 %tmp_i78_cast_i_i_i, %tmp_i79_cast_i_i_i

]]></Node>
<StgValue><ssdm name="c_V_10"/></StgValue>
</operation>

<operation id="314" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="18" op_0_bw="18" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader704.i.i.i:106  %agg_result_V_i82_i_i = call i18 @_ssdm_op_PartSelect.i18.i30.i32.i32(i30 %c_V_10, i32 12, i32 29)

]]></Node>
<StgValue><ssdm name="agg_result_V_i82_i_i"/></StgValue>
</operation>

<operation id="315" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="18" op_0_bw="6">
<![CDATA[
.preheader704.i.i.i:107  %layer3_kernel_V_11_l = load i18* %layer3_kernel_V_11_a, align 4

]]></Node>
<StgValue><ssdm name="layer3_kernel_V_11_l"/></StgValue>
</operation>

<operation id="316" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="30" op_0_bw="18">
<![CDATA[
.preheader704.i.i.i:108  %tmp_i84_cast_i_i_i = sext i18 %layer3_kernel_V_11_l to i30

]]></Node>
<StgValue><ssdm name="tmp_i84_cast_i_i_i"/></StgValue>
</operation>

<operation id="317" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader704.i.i.i:109  %c_V_11 = mul i30 %tmp_i83_cast_i_i_i, %tmp_i84_cast_i_i_i

]]></Node>
<StgValue><ssdm name="c_V_11"/></StgValue>
</operation>

<operation id="318" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="18" op_0_bw="18" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader704.i.i.i:110  %agg_result_V_i87_i_i = call i18 @_ssdm_op_PartSelect.i18.i30.i32.i32(i30 %c_V_11, i32 12, i32 29)

]]></Node>
<StgValue><ssdm name="agg_result_V_i87_i_i"/></StgValue>
</operation>

<operation id="319" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="18" op_0_bw="6">
<![CDATA[
.preheader704.i.i.i:111  %layer3_kernel_V_12_l = load i18* %layer3_kernel_V_12_a, align 16

]]></Node>
<StgValue><ssdm name="layer3_kernel_V_12_l"/></StgValue>
</operation>

<operation id="320" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="30" op_0_bw="18">
<![CDATA[
.preheader704.i.i.i:112  %tmp_i89_cast_i_i_i = sext i18 %layer3_kernel_V_12_l to i30

]]></Node>
<StgValue><ssdm name="tmp_i89_cast_i_i_i"/></StgValue>
</operation>

<operation id="321" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader704.i.i.i:113  %c_V_12 = mul i30 %tmp_i88_cast_i_i_i, %tmp_i89_cast_i_i_i

]]></Node>
<StgValue><ssdm name="c_V_12"/></StgValue>
</operation>

<operation id="322" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="18" op_0_bw="18" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader704.i.i.i:114  %agg_result_V_i92_i_i = call i18 @_ssdm_op_PartSelect.i18.i30.i32.i32(i30 %c_V_12, i32 12, i32 29)

]]></Node>
<StgValue><ssdm name="agg_result_V_i92_i_i"/></StgValue>
</operation>

<operation id="323" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="18" op_0_bw="6">
<![CDATA[
.preheader704.i.i.i:115  %layer3_kernel_V_13_l = load i18* %layer3_kernel_V_13_a, align 4

]]></Node>
<StgValue><ssdm name="layer3_kernel_V_13_l"/></StgValue>
</operation>

<operation id="324" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="30" op_0_bw="18">
<![CDATA[
.preheader704.i.i.i:116  %tmp_i94_cast_i_i_i = sext i18 %layer3_kernel_V_13_l to i30

]]></Node>
<StgValue><ssdm name="tmp_i94_cast_i_i_i"/></StgValue>
</operation>

<operation id="325" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader704.i.i.i:117  %c_V_13 = mul i30 %tmp_i93_cast_i_i_i, %tmp_i94_cast_i_i_i

]]></Node>
<StgValue><ssdm name="c_V_13"/></StgValue>
</operation>

<operation id="326" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="18" op_0_bw="18" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader704.i.i.i:118  %agg_result_V_i97_i_i = call i18 @_ssdm_op_PartSelect.i18.i30.i32.i32(i30 %c_V_13, i32 12, i32 29)

]]></Node>
<StgValue><ssdm name="agg_result_V_i97_i_i"/></StgValue>
</operation>

<operation id="327" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="18" op_0_bw="6">
<![CDATA[
.preheader704.i.i.i:119  %layer3_kernel_V_14_l = load i18* %layer3_kernel_V_14_a, align 8

]]></Node>
<StgValue><ssdm name="layer3_kernel_V_14_l"/></StgValue>
</operation>

<operation id="328" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="30" op_0_bw="18">
<![CDATA[
.preheader704.i.i.i:120  %tmp_i99_cast_i_i_i = sext i18 %layer3_kernel_V_14_l to i30

]]></Node>
<StgValue><ssdm name="tmp_i99_cast_i_i_i"/></StgValue>
</operation>

<operation id="329" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader704.i.i.i:121  %c_V_14 = mul i30 %tmp_i98_cast_i_i_i, %tmp_i99_cast_i_i_i

]]></Node>
<StgValue><ssdm name="c_V_14"/></StgValue>
</operation>

<operation id="330" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="18" op_0_bw="18" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader704.i.i.i:122  %agg_result_V_i102_i_s = call i18 @_ssdm_op_PartSelect.i18.i30.i32.i32(i30 %c_V_14, i32 12, i32 29)

]]></Node>
<StgValue><ssdm name="agg_result_V_i102_i_s"/></StgValue>
</operation>

<operation id="331" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="18" op_0_bw="6">
<![CDATA[
.preheader704.i.i.i:123  %layer3_kernel_V_15_l = load i18* %layer3_kernel_V_15_a, align 4

]]></Node>
<StgValue><ssdm name="layer3_kernel_V_15_l"/></StgValue>
</operation>

<operation id="332" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="30" op_0_bw="18">
<![CDATA[
.preheader704.i.i.i:124  %tmp_i104_cast_i_i_i = sext i18 %layer3_kernel_V_15_l to i30

]]></Node>
<StgValue><ssdm name="tmp_i104_cast_i_i_i"/></StgValue>
</operation>

<operation id="333" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader704.i.i.i:125  %c_V_15 = mul i30 %tmp_i103_cast_i_i_i, %tmp_i104_cast_i_i_i

]]></Node>
<StgValue><ssdm name="c_V_15"/></StgValue>
</operation>

<operation id="334" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="18" op_0_bw="18" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader704.i.i.i:126  %agg_result_V_i107_i_s = call i18 @_ssdm_op_PartSelect.i18.i30.i32.i32(i30 %c_V_15, i32 12, i32 29)

]]></Node>
<StgValue><ssdm name="agg_result_V_i107_i_s"/></StgValue>
</operation>

<operation id="335" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="18" op_0_bw="6">
<![CDATA[
.preheader704.i.i.i:127  %layer3_kernel_V_16_l = load i18* %layer3_kernel_V_16_a, align 16

]]></Node>
<StgValue><ssdm name="layer3_kernel_V_16_l"/></StgValue>
</operation>

<operation id="336" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="30" op_0_bw="18">
<![CDATA[
.preheader704.i.i.i:128  %tmp_i109_cast_i_i_i = sext i18 %layer3_kernel_V_16_l to i30

]]></Node>
<StgValue><ssdm name="tmp_i109_cast_i_i_i"/></StgValue>
</operation>

<operation id="337" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader704.i.i.i:129  %c_V_16 = mul i30 %tmp_i108_cast_i_i_i, %tmp_i109_cast_i_i_i

]]></Node>
<StgValue><ssdm name="c_V_16"/></StgValue>
</operation>

<operation id="338" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="18" op_0_bw="18" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader704.i.i.i:130  %agg_result_V_i112_i_s = call i18 @_ssdm_op_PartSelect.i18.i30.i32.i32(i30 %c_V_16, i32 12, i32 29)

]]></Node>
<StgValue><ssdm name="agg_result_V_i112_i_s"/></StgValue>
</operation>

<operation id="339" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="18" op_0_bw="6">
<![CDATA[
.preheader704.i.i.i:131  %layer3_kernel_V_17_l = load i18* %layer3_kernel_V_17_a, align 4

]]></Node>
<StgValue><ssdm name="layer3_kernel_V_17_l"/></StgValue>
</operation>

<operation id="340" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="30" op_0_bw="18">
<![CDATA[
.preheader704.i.i.i:132  %tmp_i114_cast_i_i_i = sext i18 %layer3_kernel_V_17_l to i30

]]></Node>
<StgValue><ssdm name="tmp_i114_cast_i_i_i"/></StgValue>
</operation>

<operation id="341" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader704.i.i.i:133  %c_V_17 = mul i30 %tmp_i113_cast_i_i_i, %tmp_i114_cast_i_i_i

]]></Node>
<StgValue><ssdm name="c_V_17"/></StgValue>
</operation>

<operation id="342" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="18" op_0_bw="18" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader704.i.i.i:134  %agg_result_V_i117_i_s = call i18 @_ssdm_op_PartSelect.i18.i30.i32.i32(i30 %c_V_17, i32 12, i32 29)

]]></Node>
<StgValue><ssdm name="agg_result_V_i117_i_s"/></StgValue>
</operation>

<operation id="343" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="18" op_0_bw="6">
<![CDATA[
.preheader704.i.i.i:135  %layer3_kernel_V_18_l = load i18* %layer3_kernel_V_18_a, align 8

]]></Node>
<StgValue><ssdm name="layer3_kernel_V_18_l"/></StgValue>
</operation>

<operation id="344" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="30" op_0_bw="18">
<![CDATA[
.preheader704.i.i.i:136  %tmp_i119_cast_i_i_i = sext i18 %layer3_kernel_V_18_l to i30

]]></Node>
<StgValue><ssdm name="tmp_i119_cast_i_i_i"/></StgValue>
</operation>

<operation id="345" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader704.i.i.i:137  %c_V_18 = mul i30 %tmp_i118_cast_i_i_i, %tmp_i119_cast_i_i_i

]]></Node>
<StgValue><ssdm name="c_V_18"/></StgValue>
</operation>

<operation id="346" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="18" op_0_bw="18" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader704.i.i.i:138  %agg_result_V_i122_i_s = call i18 @_ssdm_op_PartSelect.i18.i30.i32.i32(i30 %c_V_18, i32 12, i32 29)

]]></Node>
<StgValue><ssdm name="agg_result_V_i122_i_s"/></StgValue>
</operation>

<operation id="347" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="18" op_0_bw="6">
<![CDATA[
.preheader704.i.i.i:139  %layer3_kernel_V_19_l = load i18* %layer3_kernel_V_19_a, align 4

]]></Node>
<StgValue><ssdm name="layer3_kernel_V_19_l"/></StgValue>
</operation>

<operation id="348" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="18" op_0_bw="6">
<![CDATA[
.preheader704.i.i.i:143  %layer3_kernel_V_20_l = load i18* %layer3_kernel_V_20_a, align 16

]]></Node>
<StgValue><ssdm name="layer3_kernel_V_20_l"/></StgValue>
</operation>

<operation id="349" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="18" op_0_bw="6">
<![CDATA[
.preheader704.i.i.i:147  %layer3_kernel_V_21_l = load i18* %layer3_kernel_V_21_a, align 4

]]></Node>
<StgValue><ssdm name="layer3_kernel_V_21_l"/></StgValue>
</operation>

<operation id="350" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="18" op_0_bw="6">
<![CDATA[
.preheader704.i.i.i:151  %layer3_kernel_V_22_l = load i18* %layer3_kernel_V_22_a, align 8

]]></Node>
<StgValue><ssdm name="layer3_kernel_V_22_l"/></StgValue>
</operation>

<operation id="351" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="18" op_0_bw="6">
<![CDATA[
.preheader704.i.i.i:155  %layer3_kernel_V_23_l = load i18* %layer3_kernel_V_23_a, align 4

]]></Node>
<StgValue><ssdm name="layer3_kernel_V_23_l"/></StgValue>
</operation>

<operation id="352" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="18" op_0_bw="6">
<![CDATA[
.preheader704.i.i.i:159  %layer3_kernel_V_24_l = load i18* %layer3_kernel_V_24_a, align 16

]]></Node>
<StgValue><ssdm name="layer3_kernel_V_24_l"/></StgValue>
</operation>

<operation id="353" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="18" op_0_bw="6">
<![CDATA[
.preheader704.i.i.i:163  %layer3_kernel_V_25_l = load i18* %layer3_kernel_V_25_a, align 4

]]></Node>
<StgValue><ssdm name="layer3_kernel_V_25_l"/></StgValue>
</operation>

<operation id="354" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="18" op_0_bw="6">
<![CDATA[
.preheader704.i.i.i:167  %layer3_kernel_V_26_l = load i18* %layer3_kernel_V_26_a, align 8

]]></Node>
<StgValue><ssdm name="layer3_kernel_V_26_l"/></StgValue>
</operation>

<operation id="355" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="18" op_0_bw="6">
<![CDATA[
.preheader704.i.i.i:171  %layer3_kernel_V_27_l = load i18* %layer3_kernel_V_27_a, align 4

]]></Node>
<StgValue><ssdm name="layer3_kernel_V_27_l"/></StgValue>
</operation>

<operation id="356" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="18" op_0_bw="6">
<![CDATA[
.preheader704.i.i.i:175  %layer3_kernel_V_28_l = load i18* %layer3_kernel_V_28_a, align 16

]]></Node>
<StgValue><ssdm name="layer3_kernel_V_28_l"/></StgValue>
</operation>

<operation id="357" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="18" op_0_bw="6">
<![CDATA[
.preheader704.i.i.i:179  %layer3_kernel_V_29_l = load i18* %layer3_kernel_V_29_a, align 4

]]></Node>
<StgValue><ssdm name="layer3_kernel_V_29_l"/></StgValue>
</operation>

<operation id="358" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="18" op_0_bw="6">
<![CDATA[
.preheader704.i.i.i:183  %layer3_kernel_V_30_l = load i18* %layer3_kernel_V_30_a, align 8

]]></Node>
<StgValue><ssdm name="layer3_kernel_V_30_l"/></StgValue>
</operation>

<operation id="359" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="18" op_0_bw="6">
<![CDATA[
.preheader704.i.i.i:187  %layer3_kernel_V_31_l = load i18* %layer3_kernel_V_31_a, align 4

]]></Node>
<StgValue><ssdm name="layer3_kernel_V_31_l"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="360" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="5" op_0_bw="3">
<![CDATA[
.preheader704.i.i.i:6  %tmp_i_i_i_mid2_v_v = zext i3 %tmp_i_i_i_mid2_v_v_s to i5

]]></Node>
<StgValue><ssdm name="tmp_i_i_i_mid2_v_v"/></StgValue>
</operation>

<operation id="361" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader704.i.i.i:7  %tmp_i_i_i_mid2_v = add i5 %tmp_i_i_i_mid2_v_v, %p_i_i_i_mid2

]]></Node>
<StgValue><ssdm name="tmp_i_i_i_mid2_v"/></StgValue>
</operation>

<operation id="362" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="18" op_0_bw="6">
<![CDATA[
.preheader704.i.i.i:62  %layer3_kernel_V_0_lo = load i18* %layer3_kernel_V_0_ad, align 16

]]></Node>
<StgValue><ssdm name="layer3_kernel_V_0_lo"/></StgValue>
</operation>

<operation id="363" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="30" op_0_bw="18">
<![CDATA[
.preheader704.i.i.i:63  %tmp_i_cast_i_i_i_13 = sext i18 %layer3_kernel_V_0_lo to i30

]]></Node>
<StgValue><ssdm name="tmp_i_cast_i_i_i_13"/></StgValue>
</operation>

<operation id="364" st_id="9" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader704.i.i.i:64  %c_V = mul i30 %tmp_i_cast_i_i_i, %tmp_i_cast_i_i_i_13

]]></Node>
<StgValue><ssdm name="c_V"/></StgValue>
</operation>

<operation id="365" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="18" op_0_bw="18" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader704.i.i.i:65  %agg_result_V_i_i_i_i = call i18 @_ssdm_op_PartSelect.i18.i30.i32.i32(i30 %c_V, i32 12, i32 29)

]]></Node>
<StgValue><ssdm name="agg_result_V_i_i_i_i"/></StgValue>
</operation>

<operation id="366" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="18" op_0_bw="6">
<![CDATA[
.preheader704.i.i.i:67  %layer3_kernel_V_1_lo = load i18* %layer3_kernel_V_1_ad, align 4

]]></Node>
<StgValue><ssdm name="layer3_kernel_V_1_lo"/></StgValue>
</operation>

<operation id="367" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="30" op_0_bw="18">
<![CDATA[
.preheader704.i.i.i:68  %tmp_i34_cast_i_i_i = sext i18 %layer3_kernel_V_1_lo to i30

]]></Node>
<StgValue><ssdm name="tmp_i34_cast_i_i_i"/></StgValue>
</operation>

<operation id="368" st_id="9" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader704.i.i.i:69  %c_V_1 = mul i30 %tmp_i33_cast_i_i_i, %tmp_i34_cast_i_i_i

]]></Node>
<StgValue><ssdm name="c_V_1"/></StgValue>
</operation>

<operation id="369" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="18" op_0_bw="18" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader704.i.i.i:70  %agg_result_V_i37_i_i = call i18 @_ssdm_op_PartSelect.i18.i30.i32.i32(i30 %c_V_1, i32 12, i32 29)

]]></Node>
<StgValue><ssdm name="agg_result_V_i37_i_i"/></StgValue>
</operation>

<operation id="370" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="18" op_0_bw="6">
<![CDATA[
.preheader704.i.i.i:71  %layer3_kernel_V_2_lo = load i18* %layer3_kernel_V_2_ad, align 8

]]></Node>
<StgValue><ssdm name="layer3_kernel_V_2_lo"/></StgValue>
</operation>

<operation id="371" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="30" op_0_bw="18">
<![CDATA[
.preheader704.i.i.i:72  %tmp_i39_cast_i_i_i = sext i18 %layer3_kernel_V_2_lo to i30

]]></Node>
<StgValue><ssdm name="tmp_i39_cast_i_i_i"/></StgValue>
</operation>

<operation id="372" st_id="9" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader704.i.i.i:73  %c_V_2 = mul i30 %tmp_i38_cast_i_i_i, %tmp_i39_cast_i_i_i

]]></Node>
<StgValue><ssdm name="c_V_2"/></StgValue>
</operation>

<operation id="373" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="18" op_0_bw="18" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader704.i.i.i:74  %agg_result_V_i42_i_i = call i18 @_ssdm_op_PartSelect.i18.i30.i32.i32(i30 %c_V_2, i32 12, i32 29)

]]></Node>
<StgValue><ssdm name="agg_result_V_i42_i_i"/></StgValue>
</operation>

<operation id="374" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="18" op_0_bw="6">
<![CDATA[
.preheader704.i.i.i:139  %layer3_kernel_V_19_l = load i18* %layer3_kernel_V_19_a, align 4

]]></Node>
<StgValue><ssdm name="layer3_kernel_V_19_l"/></StgValue>
</operation>

<operation id="375" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="30" op_0_bw="18">
<![CDATA[
.preheader704.i.i.i:140  %tmp_i124_cast_i_i_i = sext i18 %layer3_kernel_V_19_l to i30

]]></Node>
<StgValue><ssdm name="tmp_i124_cast_i_i_i"/></StgValue>
</operation>

<operation id="376" st_id="9" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader704.i.i.i:141  %c_V_19 = mul i30 %tmp_i123_cast_i_i_i, %tmp_i124_cast_i_i_i

]]></Node>
<StgValue><ssdm name="c_V_19"/></StgValue>
</operation>

<operation id="377" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="18" op_0_bw="18" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader704.i.i.i:142  %agg_result_V_i127_i_s = call i18 @_ssdm_op_PartSelect.i18.i30.i32.i32(i30 %c_V_19, i32 12, i32 29)

]]></Node>
<StgValue><ssdm name="agg_result_V_i127_i_s"/></StgValue>
</operation>

<operation id="378" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="18" op_0_bw="6">
<![CDATA[
.preheader704.i.i.i:143  %layer3_kernel_V_20_l = load i18* %layer3_kernel_V_20_a, align 16

]]></Node>
<StgValue><ssdm name="layer3_kernel_V_20_l"/></StgValue>
</operation>

<operation id="379" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="30" op_0_bw="18">
<![CDATA[
.preheader704.i.i.i:144  %tmp_i129_cast_i_i_i = sext i18 %layer3_kernel_V_20_l to i30

]]></Node>
<StgValue><ssdm name="tmp_i129_cast_i_i_i"/></StgValue>
</operation>

<operation id="380" st_id="9" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader704.i.i.i:145  %c_V_20 = mul i30 %tmp_i128_cast_i_i_i, %tmp_i129_cast_i_i_i

]]></Node>
<StgValue><ssdm name="c_V_20"/></StgValue>
</operation>

<operation id="381" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="18" op_0_bw="18" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader704.i.i.i:146  %agg_result_V_i132_i_s = call i18 @_ssdm_op_PartSelect.i18.i30.i32.i32(i30 %c_V_20, i32 12, i32 29)

]]></Node>
<StgValue><ssdm name="agg_result_V_i132_i_s"/></StgValue>
</operation>

<operation id="382" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="18" op_0_bw="6">
<![CDATA[
.preheader704.i.i.i:147  %layer3_kernel_V_21_l = load i18* %layer3_kernel_V_21_a, align 4

]]></Node>
<StgValue><ssdm name="layer3_kernel_V_21_l"/></StgValue>
</operation>

<operation id="383" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="30" op_0_bw="18">
<![CDATA[
.preheader704.i.i.i:148  %tmp_i134_cast_i_i_i = sext i18 %layer3_kernel_V_21_l to i30

]]></Node>
<StgValue><ssdm name="tmp_i134_cast_i_i_i"/></StgValue>
</operation>

<operation id="384" st_id="9" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader704.i.i.i:149  %c_V_21 = mul i30 %tmp_i133_cast_i_i_i, %tmp_i134_cast_i_i_i

]]></Node>
<StgValue><ssdm name="c_V_21"/></StgValue>
</operation>

<operation id="385" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="18" op_0_bw="18" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader704.i.i.i:150  %agg_result_V_i137_i_s = call i18 @_ssdm_op_PartSelect.i18.i30.i32.i32(i30 %c_V_21, i32 12, i32 29)

]]></Node>
<StgValue><ssdm name="agg_result_V_i137_i_s"/></StgValue>
</operation>

<operation id="386" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="18" op_0_bw="6">
<![CDATA[
.preheader704.i.i.i:151  %layer3_kernel_V_22_l = load i18* %layer3_kernel_V_22_a, align 8

]]></Node>
<StgValue><ssdm name="layer3_kernel_V_22_l"/></StgValue>
</operation>

<operation id="387" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="30" op_0_bw="18">
<![CDATA[
.preheader704.i.i.i:152  %tmp_i139_cast_i_i_i = sext i18 %layer3_kernel_V_22_l to i30

]]></Node>
<StgValue><ssdm name="tmp_i139_cast_i_i_i"/></StgValue>
</operation>

<operation id="388" st_id="9" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader704.i.i.i:153  %c_V_22 = mul i30 %tmp_i138_cast_i_i_i, %tmp_i139_cast_i_i_i

]]></Node>
<StgValue><ssdm name="c_V_22"/></StgValue>
</operation>

<operation id="389" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="18" op_0_bw="18" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader704.i.i.i:154  %agg_result_V_i142_i_s = call i18 @_ssdm_op_PartSelect.i18.i30.i32.i32(i30 %c_V_22, i32 12, i32 29)

]]></Node>
<StgValue><ssdm name="agg_result_V_i142_i_s"/></StgValue>
</operation>

<operation id="390" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="18" op_0_bw="6">
<![CDATA[
.preheader704.i.i.i:155  %layer3_kernel_V_23_l = load i18* %layer3_kernel_V_23_a, align 4

]]></Node>
<StgValue><ssdm name="layer3_kernel_V_23_l"/></StgValue>
</operation>

<operation id="391" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="30" op_0_bw="18">
<![CDATA[
.preheader704.i.i.i:156  %tmp_i144_cast_i_i_i = sext i18 %layer3_kernel_V_23_l to i30

]]></Node>
<StgValue><ssdm name="tmp_i144_cast_i_i_i"/></StgValue>
</operation>

<operation id="392" st_id="9" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader704.i.i.i:157  %c_V_23 = mul i30 %tmp_i143_cast_i_i_i, %tmp_i144_cast_i_i_i

]]></Node>
<StgValue><ssdm name="c_V_23"/></StgValue>
</operation>

<operation id="393" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="18" op_0_bw="18" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader704.i.i.i:158  %agg_result_V_i147_i_s = call i18 @_ssdm_op_PartSelect.i18.i30.i32.i32(i30 %c_V_23, i32 12, i32 29)

]]></Node>
<StgValue><ssdm name="agg_result_V_i147_i_s"/></StgValue>
</operation>

<operation id="394" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="18" op_0_bw="6">
<![CDATA[
.preheader704.i.i.i:159  %layer3_kernel_V_24_l = load i18* %layer3_kernel_V_24_a, align 16

]]></Node>
<StgValue><ssdm name="layer3_kernel_V_24_l"/></StgValue>
</operation>

<operation id="395" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="30" op_0_bw="18">
<![CDATA[
.preheader704.i.i.i:160  %tmp_i149_cast_i_i_i = sext i18 %layer3_kernel_V_24_l to i30

]]></Node>
<StgValue><ssdm name="tmp_i149_cast_i_i_i"/></StgValue>
</operation>

<operation id="396" st_id="9" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader704.i.i.i:161  %c_V_24 = mul i30 %tmp_i148_cast_i_i_i, %tmp_i149_cast_i_i_i

]]></Node>
<StgValue><ssdm name="c_V_24"/></StgValue>
</operation>

<operation id="397" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="18" op_0_bw="18" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader704.i.i.i:162  %agg_result_V_i152_i_s = call i18 @_ssdm_op_PartSelect.i18.i30.i32.i32(i30 %c_V_24, i32 12, i32 29)

]]></Node>
<StgValue><ssdm name="agg_result_V_i152_i_s"/></StgValue>
</operation>

<operation id="398" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="18" op_0_bw="6">
<![CDATA[
.preheader704.i.i.i:163  %layer3_kernel_V_25_l = load i18* %layer3_kernel_V_25_a, align 4

]]></Node>
<StgValue><ssdm name="layer3_kernel_V_25_l"/></StgValue>
</operation>

<operation id="399" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="30" op_0_bw="18">
<![CDATA[
.preheader704.i.i.i:164  %tmp_i154_cast_i_i_i = sext i18 %layer3_kernel_V_25_l to i30

]]></Node>
<StgValue><ssdm name="tmp_i154_cast_i_i_i"/></StgValue>
</operation>

<operation id="400" st_id="9" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader704.i.i.i:165  %c_V_25 = mul i30 %tmp_i153_cast_i_i_i, %tmp_i154_cast_i_i_i

]]></Node>
<StgValue><ssdm name="c_V_25"/></StgValue>
</operation>

<operation id="401" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="18" op_0_bw="18" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader704.i.i.i:166  %agg_result_V_i157_i_s = call i18 @_ssdm_op_PartSelect.i18.i30.i32.i32(i30 %c_V_25, i32 12, i32 29)

]]></Node>
<StgValue><ssdm name="agg_result_V_i157_i_s"/></StgValue>
</operation>

<operation id="402" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="18" op_0_bw="6">
<![CDATA[
.preheader704.i.i.i:167  %layer3_kernel_V_26_l = load i18* %layer3_kernel_V_26_a, align 8

]]></Node>
<StgValue><ssdm name="layer3_kernel_V_26_l"/></StgValue>
</operation>

<operation id="403" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="30" op_0_bw="18">
<![CDATA[
.preheader704.i.i.i:168  %tmp_i159_cast_i_i_i = sext i18 %layer3_kernel_V_26_l to i30

]]></Node>
<StgValue><ssdm name="tmp_i159_cast_i_i_i"/></StgValue>
</operation>

<operation id="404" st_id="9" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader704.i.i.i:169  %c_V_26 = mul i30 %tmp_i158_cast_i_i_i, %tmp_i159_cast_i_i_i

]]></Node>
<StgValue><ssdm name="c_V_26"/></StgValue>
</operation>

<operation id="405" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="18" op_0_bw="18" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader704.i.i.i:170  %agg_result_V_i162_i_s = call i18 @_ssdm_op_PartSelect.i18.i30.i32.i32(i30 %c_V_26, i32 12, i32 29)

]]></Node>
<StgValue><ssdm name="agg_result_V_i162_i_s"/></StgValue>
</operation>

<operation id="406" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="18" op_0_bw="6">
<![CDATA[
.preheader704.i.i.i:171  %layer3_kernel_V_27_l = load i18* %layer3_kernel_V_27_a, align 4

]]></Node>
<StgValue><ssdm name="layer3_kernel_V_27_l"/></StgValue>
</operation>

<operation id="407" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="30" op_0_bw="18">
<![CDATA[
.preheader704.i.i.i:172  %tmp_i164_cast_i_i_i = sext i18 %layer3_kernel_V_27_l to i30

]]></Node>
<StgValue><ssdm name="tmp_i164_cast_i_i_i"/></StgValue>
</operation>

<operation id="408" st_id="9" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader704.i.i.i:173  %c_V_27 = mul i30 %tmp_i163_cast_i_i_i, %tmp_i164_cast_i_i_i

]]></Node>
<StgValue><ssdm name="c_V_27"/></StgValue>
</operation>

<operation id="409" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="18" op_0_bw="18" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader704.i.i.i:174  %agg_result_V_i167_i_s = call i18 @_ssdm_op_PartSelect.i18.i30.i32.i32(i30 %c_V_27, i32 12, i32 29)

]]></Node>
<StgValue><ssdm name="agg_result_V_i167_i_s"/></StgValue>
</operation>

<operation id="410" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="18" op_0_bw="6">
<![CDATA[
.preheader704.i.i.i:175  %layer3_kernel_V_28_l = load i18* %layer3_kernel_V_28_a, align 16

]]></Node>
<StgValue><ssdm name="layer3_kernel_V_28_l"/></StgValue>
</operation>

<operation id="411" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="30" op_0_bw="18">
<![CDATA[
.preheader704.i.i.i:176  %tmp_i169_cast_i_i_i = sext i18 %layer3_kernel_V_28_l to i30

]]></Node>
<StgValue><ssdm name="tmp_i169_cast_i_i_i"/></StgValue>
</operation>

<operation id="412" st_id="9" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader704.i.i.i:177  %c_V_28 = mul i30 %tmp_i168_cast_i_i_i, %tmp_i169_cast_i_i_i

]]></Node>
<StgValue><ssdm name="c_V_28"/></StgValue>
</operation>

<operation id="413" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="18" op_0_bw="18" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader704.i.i.i:178  %agg_result_V_i172_i_s = call i18 @_ssdm_op_PartSelect.i18.i30.i32.i32(i30 %c_V_28, i32 12, i32 29)

]]></Node>
<StgValue><ssdm name="agg_result_V_i172_i_s"/></StgValue>
</operation>

<operation id="414" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="18" op_0_bw="6">
<![CDATA[
.preheader704.i.i.i:179  %layer3_kernel_V_29_l = load i18* %layer3_kernel_V_29_a, align 4

]]></Node>
<StgValue><ssdm name="layer3_kernel_V_29_l"/></StgValue>
</operation>

<operation id="415" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="30" op_0_bw="18">
<![CDATA[
.preheader704.i.i.i:180  %tmp_i174_cast_i_i_i = sext i18 %layer3_kernel_V_29_l to i30

]]></Node>
<StgValue><ssdm name="tmp_i174_cast_i_i_i"/></StgValue>
</operation>

<operation id="416" st_id="9" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader704.i.i.i:181  %c_V_29 = mul i30 %tmp_i173_cast_i_i_i, %tmp_i174_cast_i_i_i

]]></Node>
<StgValue><ssdm name="c_V_29"/></StgValue>
</operation>

<operation id="417" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="18" op_0_bw="18" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader704.i.i.i:182  %agg_result_V_i177_i_s = call i18 @_ssdm_op_PartSelect.i18.i30.i32.i32(i30 %c_V_29, i32 12, i32 29)

]]></Node>
<StgValue><ssdm name="agg_result_V_i177_i_s"/></StgValue>
</operation>

<operation id="418" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="18" op_0_bw="6">
<![CDATA[
.preheader704.i.i.i:183  %layer3_kernel_V_30_l = load i18* %layer3_kernel_V_30_a, align 8

]]></Node>
<StgValue><ssdm name="layer3_kernel_V_30_l"/></StgValue>
</operation>

<operation id="419" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="30" op_0_bw="18">
<![CDATA[
.preheader704.i.i.i:184  %tmp_i179_cast_i_i_i = sext i18 %layer3_kernel_V_30_l to i30

]]></Node>
<StgValue><ssdm name="tmp_i179_cast_i_i_i"/></StgValue>
</operation>

<operation id="420" st_id="9" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader704.i.i.i:185  %c_V_30 = mul i30 %tmp_i178_cast_i_i_i, %tmp_i179_cast_i_i_i

]]></Node>
<StgValue><ssdm name="c_V_30"/></StgValue>
</operation>

<operation id="421" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="18" op_0_bw="18" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader704.i.i.i:186  %agg_result_V_i182_i_s = call i18 @_ssdm_op_PartSelect.i18.i30.i32.i32(i30 %c_V_30, i32 12, i32 29)

]]></Node>
<StgValue><ssdm name="agg_result_V_i182_i_s"/></StgValue>
</operation>

<operation id="422" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="18" op_0_bw="6">
<![CDATA[
.preheader704.i.i.i:187  %layer3_kernel_V_31_l = load i18* %layer3_kernel_V_31_a, align 4

]]></Node>
<StgValue><ssdm name="layer3_kernel_V_31_l"/></StgValue>
</operation>

<operation id="423" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="30" op_0_bw="18">
<![CDATA[
.preheader704.i.i.i:188  %tmp_i184_cast_i_i_i = sext i18 %layer3_kernel_V_31_l to i30

]]></Node>
<StgValue><ssdm name="tmp_i184_cast_i_i_i"/></StgValue>
</operation>

<operation id="424" st_id="9" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader704.i.i.i:189  %c_V_31 = mul i30 %tmp_i183_cast_i_i_i, %tmp_i184_cast_i_i_i

]]></Node>
<StgValue><ssdm name="c_V_31"/></StgValue>
</operation>

<operation id="425" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="18" op_0_bw="18" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader704.i.i.i:190  %agg_result_V_i187_i_s = call i18 @_ssdm_op_PartSelect.i18.i30.i32.i32(i30 %c_V_31, i32 12, i32 29)

]]></Node>
<StgValue><ssdm name="agg_result_V_i187_i_s"/></StgValue>
</operation>

<operation id="426" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader704.i.i.i:194  %tmp6 = add i18 %agg_result_V_i52_i_i, %agg_result_V_i47_i_i

]]></Node>
<StgValue><ssdm name="tmp6"/></StgValue>
</operation>

<operation id="427" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader704.i.i.i:195  %tmp7 = add i18 %agg_result_V_i62_i_i, %agg_result_V_i57_i_i

]]></Node>
<StgValue><ssdm name="tmp7"/></StgValue>
</operation>

<operation id="428" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader704.i.i.i:198  %tmp10 = add i18 %agg_result_V_i72_i_i, %agg_result_V_i67_i_i

]]></Node>
<StgValue><ssdm name="tmp10"/></StgValue>
</operation>

<operation id="429" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader704.i.i.i:199  %tmp11 = add i18 %agg_result_V_i82_i_i, %agg_result_V_i77_i_i

]]></Node>
<StgValue><ssdm name="tmp11"/></StgValue>
</operation>

<operation id="430" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader704.i.i.i:200  %tmp9 = add i18 %tmp10, %tmp11

]]></Node>
<StgValue><ssdm name="tmp9"/></StgValue>
</operation>

<operation id="431" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader704.i.i.i:201  %tmp13 = add i18 %agg_result_V_i92_i_i, %agg_result_V_i87_i_i

]]></Node>
<StgValue><ssdm name="tmp13"/></StgValue>
</operation>

<operation id="432" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader704.i.i.i:202  %tmp14 = add i18 %agg_result_V_i102_i_s, %agg_result_V_i97_i_i

]]></Node>
<StgValue><ssdm name="tmp14"/></StgValue>
</operation>

<operation id="433" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader704.i.i.i:203  %tmp12 = add i18 %tmp13, %tmp14

]]></Node>
<StgValue><ssdm name="tmp12"/></StgValue>
</operation>

<operation id="434" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader704.i.i.i:206  %tmp18 = add i18 %agg_result_V_i112_i_s, %agg_result_V_i107_i_s

]]></Node>
<StgValue><ssdm name="tmp18"/></StgValue>
</operation>

<operation id="435" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader704.i.i.i:207  %tmp19 = add i18 %agg_result_V_i122_i_s, %agg_result_V_i117_i_s

]]></Node>
<StgValue><ssdm name="tmp19"/></StgValue>
</operation>

<operation id="436" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader704.i.i.i:208  %tmp17 = add i18 %tmp18, %tmp19

]]></Node>
<StgValue><ssdm name="tmp17"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="437" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader704.i.i.i:8  %tmp_5 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %tmp_i_i_i_mid2_v, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="438" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="11" op_0_bw="10">
<![CDATA[
.preheader704.i.i.i:9  %p_shl3_cast = zext i10 %tmp_5 to i11

]]></Node>
<StgValue><ssdm name="p_shl3_cast"/></StgValue>
</operation>

<operation id="439" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
.preheader704.i.i.i:10  %tmp_6 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_i_i_i_mid2_v, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="440" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="11" op_0_bw="6">
<![CDATA[
.preheader704.i.i.i:11  %p_shl4_cast = zext i6 %tmp_6 to i11

]]></Node>
<StgValue><ssdm name="p_shl4_cast"/></StgValue>
</operation>

<operation id="441" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader704.i.i.i:12  %tmp_7 = sub i11 %p_shl3_cast, %p_shl4_cast

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="442" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="5" op_0_bw="3">
<![CDATA[
.preheader704.i.i.i:21  %rhs_V_cast_i_i_i = zext i3 %p_6_i_i_i_mid2 to i5

]]></Node>
<StgValue><ssdm name="rhs_V_cast_i_i_i"/></StgValue>
</operation>

<operation id="443" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader704.i.i.i:22  %r_V = add i5 %rhs_V_cast_i_i_i, %p_2_i_i_i_mid2

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="444" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="11" op_0_bw="5">
<![CDATA[
.preheader704.i.i.i:23  %tmp_3_i_i_i_cast = zext i5 %r_V to i11

]]></Node>
<StgValue><ssdm name="tmp_3_i_i_i_cast"/></StgValue>
</operation>

<operation id="445" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader704.i.i.i:24  %tmp_10 = add i11 %tmp_7, %tmp_3_i_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="446" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="32" op_0_bw="11">
<![CDATA[
.preheader704.i.i.i:25  %tmp_11_cast = sext i11 %tmp_10 to i32

]]></Node>
<StgValue><ssdm name="tmp_11_cast"/></StgValue>
</operation>

<operation id="447" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="10" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader704.i.i.i:26  %layer3_matrix_V_addr_1 = getelementptr [900 x i18]* %layer3_matrix_V, i32 0, i32 %tmp_11_cast

]]></Node>
<StgValue><ssdm name="layer3_matrix_V_addr_1"/></StgValue>
</operation>

<operation id="448" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="18" op_0_bw="10">
<![CDATA[
.preheader704.i.i.i:66  %layer3_matrix_V_load_1 = load i18* %layer3_matrix_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="layer3_matrix_V_load_1"/></StgValue>
</operation>

<operation id="449" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader704.i.i.i:209  %tmp21 = add i18 %agg_result_V_i132_i_s, %agg_result_V_i127_i_s

]]></Node>
<StgValue><ssdm name="tmp21"/></StgValue>
</operation>

<operation id="450" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader704.i.i.i:210  %tmp22 = add i18 %agg_result_V_i142_i_s, %agg_result_V_i137_i_s

]]></Node>
<StgValue><ssdm name="tmp22"/></StgValue>
</operation>

<operation id="451" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader704.i.i.i:211  %tmp20 = add i18 %tmp21, %tmp22

]]></Node>
<StgValue><ssdm name="tmp20"/></StgValue>
</operation>

<operation id="452" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader704.i.i.i:212  %tmp16 = add i18 %tmp17, %tmp20

]]></Node>
<StgValue><ssdm name="tmp16"/></StgValue>
</operation>

<operation id="453" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader704.i.i.i:213  %tmp25 = add i18 %agg_result_V_i152_i_s, %agg_result_V_i147_i_s

]]></Node>
<StgValue><ssdm name="tmp25"/></StgValue>
</operation>

<operation id="454" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader704.i.i.i:214  %tmp26 = add i18 %agg_result_V_i162_i_s, %agg_result_V_i157_i_s

]]></Node>
<StgValue><ssdm name="tmp26"/></StgValue>
</operation>

<operation id="455" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader704.i.i.i:215  %tmp24 = add i18 %tmp25, %tmp26

]]></Node>
<StgValue><ssdm name="tmp24"/></StgValue>
</operation>

<operation id="456" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader704.i.i.i:216  %tmp28 = add i18 %agg_result_V_i172_i_s, %agg_result_V_i167_i_s

]]></Node>
<StgValue><ssdm name="tmp28"/></StgValue>
</operation>

<operation id="457" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader704.i.i.i:217  %tmp30 = add i18 %agg_result_V_i187_i_s, %agg_result_V_i182_i_s

]]></Node>
<StgValue><ssdm name="tmp30"/></StgValue>
</operation>

<operation id="458" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader704.i.i.i:218  %tmp29 = add i18 %agg_result_V_i177_i_s, %tmp30

]]></Node>
<StgValue><ssdm name="tmp29"/></StgValue>
</operation>

<operation id="459" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader704.i.i.i:219  %tmp27 = add i18 %tmp28, %tmp29

]]></Node>
<StgValue><ssdm name="tmp27"/></StgValue>
</operation>

<operation id="460" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader704.i.i.i:220  %tmp23 = add i18 %tmp24, %tmp27

]]></Node>
<StgValue><ssdm name="tmp23"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="461" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader704.i.i.i:1  call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @L_KH_L_KW_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="462" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader704.i.i.i:2  %empty_12 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 36, i64 36, i64 36)

]]></Node>
<StgValue><ssdm name="empty_12"/></StgValue>
</operation>

<operation id="463" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader704.i.i.i:18  call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str19) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="464" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader704.i.i.i:19  %tmp_10_i_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([5 x i8]* @p_str19)

]]></Node>
<StgValue><ssdm name="tmp_10_i_i_i"/></StgValue>
</operation>

<operation id="465" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader704.i.i.i:20  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="466" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="18" op_0_bw="10">
<![CDATA[
.preheader704.i.i.i:66  %layer3_matrix_V_load_1 = load i18* %layer3_matrix_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="layer3_matrix_V_load_1"/></StgValue>
</operation>

<operation id="467" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader704.i.i.i:191  %tmp3 = add i18 %agg_result_V_i_i_i_i, %layer3_matrix_V_load_1

]]></Node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>

<operation id="468" st_id="11" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader704.i.i.i:192  %tmp4 = add i18 %agg_result_V_i42_i_i, %agg_result_V_i37_i_i

]]></Node>
<StgValue><ssdm name="tmp4"/></StgValue>
</operation>

<operation id="469" st_id="11" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader704.i.i.i:193  %tmp2 = add i18 %tmp3, %tmp4

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="470" st_id="11" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader704.i.i.i:196  %tmp5 = add i18 %tmp6, %tmp7

]]></Node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>

<operation id="471" st_id="11" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader704.i.i.i:197  %tmp1 = add i18 %tmp2, %tmp5

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="472" st_id="11" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader704.i.i.i:204  %tmp8 = add i18 %tmp9, %tmp12

]]></Node>
<StgValue><ssdm name="tmp8"/></StgValue>
</operation>

<operation id="473" st_id="11" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader704.i.i.i:205  %tmp = add i18 %tmp1, %tmp8

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="474" st_id="11" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader704.i.i.i:221  %tmp15 = add i18 %tmp16, %tmp23

]]></Node>
<StgValue><ssdm name="tmp15"/></StgValue>
</operation>

<operation id="475" st_id="11" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader704.i.i.i:222  %tmp_6_30_i_i_i = add i18 %tmp, %tmp15

]]></Node>
<StgValue><ssdm name="tmp_6_30_i_i_i"/></StgValue>
</operation>

<operation id="476" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="0" op_0_bw="18" op_1_bw="10">
<![CDATA[
.preheader704.i.i.i:223  store i18 %tmp_6_30_i_i_i, i18* %layer3_matrix_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="477" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader704.i.i.i:224  %empty_14 = call i32 (...)* @_ssdm_op_SpecRegionEnd([5 x i8]* @p_str19, i32 %tmp_10_i_i_i)

]]></Node>
<StgValue><ssdm name="empty_14"/></StgValue>
</operation>

<operation id="478" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="0" op_0_bw="0">
<![CDATA[
.preheader704.i.i.i:226  br label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="479" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:0  %empty_15 = call i32 (...)* @_ssdm_op_SpecRegionEnd([5 x i8]* @p_str16, i32 %tmp_6_i_i_i)

]]></Node>
<StgValue><ssdm name="empty_15"/></StgValue>
</operation>

<operation id="480" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1  %iw_V = add i5 %p_2_i_i_i_mid2, 1

]]></Node>
<StgValue><ssdm name="iw_V"/></StgValue>
</operation>

<operation id="481" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="482" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
.preheader.i.i.i:0  %indvar_flatten1 = phi i10 [ %indvar_flatten_next1, %.preheader703.i.i.i ], [ 0, %.preheader.i.i.i.preheader ]

]]></Node>
<StgValue><ssdm name="indvar_flatten1"/></StgValue>
</operation>

<operation id="483" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader.i.i.i:1  %p_1_i_i_i = phi i5 [ %tmp_1_i_i_i_mid2_v, %.preheader703.i.i.i ], [ 1, %.preheader.i.i.i.preheader ]

]]></Node>
<StgValue><ssdm name="p_1_i_i_i"/></StgValue>
</operation>

<operation id="484" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader.i.i.i:2  %p_3_i_i_i = phi i5 [ %ow_V, %.preheader703.i.i.i ], [ 1, %.preheader.i.i.i.preheader ]

]]></Node>
<StgValue><ssdm name="p_3_i_i_i"/></StgValue>
</operation>

<operation id="485" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.i.i.i:3  %exitcond_flatten1 = icmp eq i10 %indvar_flatten1, -240

]]></Node>
<StgValue><ssdm name="exitcond_flatten1"/></StgValue>
</operation>

<operation id="486" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.i.i.i:4  %indvar_flatten_next1 = add i10 %indvar_flatten1, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten_next1"/></StgValue>
</operation>

<operation id="487" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.i.i.i:5  br i1 %exitcond_flatten1, label %.exit, label %.preheader703.i.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="488" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader703.i.i.i:0  %oh_V = add i5 %p_1_i_i_i, 1

]]></Node>
<StgValue><ssdm name="oh_V"/></StgValue>
</operation>

<operation id="489" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader703.i.i.i:2  %exitcond_i_i_i = icmp eq i5 %p_3_i_i_i, -3

]]></Node>
<StgValue><ssdm name="exitcond_i_i_i"/></StgValue>
</operation>

<operation id="490" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader703.i.i.i:3  %p_3_i_i_i_mid2 = select i1 %exitcond_i_i_i, i5 1, i5 %p_3_i_i_i

]]></Node>
<StgValue><ssdm name="p_3_i_i_i_mid2"/></StgValue>
</operation>

<operation id="491" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader703.i.i.i:4  %tmp_1_i_i_i_mid2_v = select i1 %exitcond_i_i_i, i5 %oh_V, i5 %p_1_i_i_i

]]></Node>
<StgValue><ssdm name="tmp_1_i_i_i_mid2_v"/></StgValue>
</operation>

<operation id="492" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader703.i.i.i:20  %ow_V = add i5 %p_3_i_i_i_mid2, 1

]]></Node>
<StgValue><ssdm name="ow_V"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="493" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader703.i.i.i:5  %tmp_1 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %tmp_1_i_i_i_mid2_v, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="494" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="11" op_0_bw="10">
<![CDATA[
.preheader703.i.i.i:6  %p_shl1_cast = zext i10 %tmp_1 to i11

]]></Node>
<StgValue><ssdm name="p_shl1_cast"/></StgValue>
</operation>

<operation id="495" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
.preheader703.i.i.i:7  %tmp_2 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_1_i_i_i_mid2_v, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="496" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="11" op_0_bw="6">
<![CDATA[
.preheader703.i.i.i:8  %p_shl2_cast = zext i6 %tmp_2 to i11

]]></Node>
<StgValue><ssdm name="p_shl2_cast"/></StgValue>
</operation>

<operation id="497" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader703.i.i.i:9  %tmp_3 = sub i11 %p_shl1_cast, %p_shl2_cast

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="498" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="11" op_0_bw="5">
<![CDATA[
.preheader703.i.i.i:12  %tmp_4_i_i_i_cast = zext i5 %p_3_i_i_i_mid2 to i11

]]></Node>
<StgValue><ssdm name="tmp_4_i_i_i_cast"/></StgValue>
</operation>

<operation id="499" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader703.i.i.i:13  %tmp_4 = add i11 %tmp_3, %tmp_4_i_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="500" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="32" op_0_bw="11">
<![CDATA[
.preheader703.i.i.i:14  %tmp_4_cast = sext i11 %tmp_4 to i32

]]></Node>
<StgValue><ssdm name="tmp_4_cast"/></StgValue>
</operation>

<operation id="501" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="10" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader703.i.i.i:15  %layer3_matrix_V_addr = getelementptr [900 x i18]* %layer3_matrix_V, i32 0, i32 %tmp_4_cast

]]></Node>
<StgValue><ssdm name="layer3_matrix_V_addr"/></StgValue>
</operation>

<operation id="502" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="18" op_0_bw="10">
<![CDATA[
.preheader703.i.i.i:16  %layer3_matrix_V_load = load i18* %layer3_matrix_V_addr, align 4

]]></Node>
<StgValue><ssdm name="layer3_matrix_V_load"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="503" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader703.i.i.i:1  %empty_17 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)

]]></Node>
<StgValue><ssdm name="empty_17"/></StgValue>
</operation>

<operation id="504" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader703.i.i.i:10  %tmp_7_i_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str27)

]]></Node>
<StgValue><ssdm name="tmp_7_i_i_i"/></StgValue>
</operation>

<operation id="505" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader703.i.i.i:11  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="506" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="18" op_0_bw="10">
<![CDATA[
.preheader703.i.i.i:16  %layer3_matrix_V_load = load i18* %layer3_matrix_V_addr, align 4

]]></Node>
<StgValue><ssdm name="layer3_matrix_V_load"/></StgValue>
</operation>

<operation id="507" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader703.i.i.i:17  %val_V = add i18 %layer3_matrix_V_load, %tmp_V_load_loc_read

]]></Node>
<StgValue><ssdm name="val_V"/></StgValue>
</operation>

<operation id="508" st_id="15" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="18">
<![CDATA[
.preheader703.i.i.i:18  call void @_ssdm_op_Write.ap_fifo.volatile.i18P(i18* %stream_o_V_V, i18 %val_V)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="509" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader703.i.i.i:19  %empty_18 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str27, i32 %tmp_7_i_i_i)

]]></Node>
<StgValue><ssdm name="empty_18"/></StgValue>
</operation>

<operation id="510" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="0" op_0_bw="0">
<![CDATA[
.preheader703.i.i.i:21  br label %.preheader.i.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="511" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="0">
<![CDATA[
.exit:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
