$date
	Thu Apr 25 19:45:17 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module IU_Tb $end
$var wire 32 ! ext_tb [31:0] $end
$var reg 25 " imm_tb [24:0] $end
$var reg 3 # src_tb [2:0] $end
$scope module IU_inst $end
$var wire 25 $ imm [24:0] $end
$var wire 3 % src [2:0] $end
$var reg 32 & ext [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b1010 &
b0 %
b10100000000001000 $
b0 #
b10100000000001000 "
b1010 !
$end
#10
b1000 !
b1000 &
b1 #
b1 %
#20
b101 #
b101 %
#30
b101000000000000000000000 !
b101000000000000000000000 &
b10 #
b10 %
#40
b1010 !
b1010 &
b110 #
b110 %
#50
