

================================================================
== Vitis HLS Report for 'mul_1_2_8_9_128_s'
================================================================
* Date:           Thu Apr 28 15:57:43 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        prueba_booth
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.248 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max    |  min |  max |   Type  |
    +---------+---------+----------+-----------+------+------+---------+
    |     2368|     4672|  7.885 us|  15.558 us|  2368|  4672|     none|
    +---------+---------+----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +------------------------------+----------------+---------+---------+----------+----------+-----+-----+---------+
        |                              |                |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |           Instance           |     Module     |   min   |   max   |    min   |    max   | min | max |   Type  |
        +------------------------------+----------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_last_swap_8_s_fu_288      |last_swap_8_s   |        1|        1|  3.330 ns|  3.330 ns|    1|    1|      yes|
        |swap_2_first_swap_8_s_fu_295  |first_swap_8_s  |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
        +------------------------------+----------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +-----------------+---------+---------+-----------+-----------+-----------+----------+----------+
        |                 |  Latency (cycles) | Iteration |  Initiation Interval  |   Trip   |          |
        |    Loop Name    |   min   |   max   |  Latency  |  achieved |   target  |   Count  | Pipelined|
        +-----------------+---------+---------+-----------+-----------+-----------+----------+----------+
        |- num_its1_loop  |     2367|     4671|  263 ~ 519|          -|          -|         9|        no|
        | + mult_loop     |      260|      516|          9|          4|          1|  64 ~ 128|       yes|
        +-----------------+---------+---------+-----------+-----------+-----------+----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      241|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     1|        2|       51|    -|
|Memory               |        0|     -|       24|       26|    -|
|Multiplexer          |        -|     -|        -|      364|    -|
|Register             |        -|     -|      432|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     1|      458|      682|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +------------------------------+--------------------+---------+----+---+----+-----+
    |           Instance           |       Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +------------------------------+--------------------+---------+----+---+----+-----+
    |swap_2_first_swap_8_s_fu_295  |first_swap_8_s      |        0|   0|  0|  27|    0|
    |grp_last_swap_8_s_fu_288      |last_swap_8_s       |        0|   0|  2|  24|    0|
    |mul_8ns_8ns_16_1_1_U22        |mul_8ns_8ns_16_1_1  |        0|   1|  0|   0|    0|
    +------------------------------+--------------------+---------+----+---+----+-----+
    |Total                         |                    |        0|   1|  2|  51|    0|
    +------------------------------+--------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    +--------+------------------------+---------+----+----+-----+------+-----+------+-------------+
    | Memory |         Module         | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------+------------------------+---------+----+----+-----+------+-----+------+-------------+
    |xs_V_U  |mul_1_2_8_9_128_s_xs_V  |        0|   8|   9|    0|     2|    8|     1|           16|
    |ys_V_U  |mul_1_2_8_9_128_s_ys_V  |        0|  16|  17|    0|     2|   16|     1|           32|
    +--------+------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total   |                        |        0|  24|  26|    0|     4|   24|     2|           48|
    +--------+------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |free_slots_3_fu_405_p2             |         +|   0|  0|  39|          32|           1|
    |num_reads_2_fu_342_p2              |         +|   0|  0|  39|          32|           1|
    |p_1_fu_302_p2                      |         +|   0|  0|  12|           4|           1|
    |and_ln247_fu_418_p2                |       and|   0|  0|   2|           1|           1|
    |ap_block_state11_pp0_stage0_iter2  |       and|   0|  0|   2|           1|           1|
    |ap_block_state2                    |       and|   0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter0   |       and|   0|  0|   2|           1|           1|
    |ap_condition_215                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_388                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_583                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_595                   |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op36_read_state3      |       and|   0|  0|   2|           1|           1|
    |icmp_ln176_fu_308_p2               |      icmp|   0|  0|   9|           4|           4|
    |icmp_ln216_fu_318_p2               |      icmp|   0|  0|  20|          32|           2|
    |icmp_ln225_fu_348_p2               |      icmp|   0|  0|  20|          32|           1|
    |icmp_ln233_fu_399_p2               |      icmp|   0|  0|  20|          32|           1|
    |icmp_ln241_fu_412_p2               |      icmp|   0|  0|  20|          32|           2|
    |icmp_ln247_fu_365_p2               |      icmp|   0|  0|  20|          32|           8|
    |ap_block_pp0_stage0_01001          |        or|   0|  0|   2|           1|           1|
    |ap_block_state1                    |        or|   0|  0|   2|           1|           1|
    |ap_condition_385                   |        or|   0|  0|   2|           1|           1|
    |ap_predicate_op88_call_state10     |        or|   0|  0|   2|           1|           1|
    |ap_predicate_op89_call_state11     |        or|   0|  0|   2|           1|           1|
    |or_ln233_fu_375_p2                 |        or|   0|  0|   8|           8|           8|
    |ap_enable_pp0                      |       xor|   0|  0|   2|           1|           2|
    |xor_ln213_fu_423_p2                |       xor|   0|  0|   2|           2|           1|
    |xor_ln225_fu_354_p2                |       xor|   0|  0|   2|           1|           2|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0| 241|         258|          48|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------+----+-----------+-----+-----------+
    |                    Name                   | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                  |  43|          8|    1|          8|
    |ap_done                                    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2                    |   9|          2|    1|          2|
    |ap_phi_mux_cmp51167_phi_fu_268_p4          |  14|          3|    1|          3|
    |ap_phi_mux_free_slots_phi_fu_184_p4        |   9|          2|   32|         64|
    |ap_phi_mux_num_reads_phi_fu_208_p4         |   9|          2|   32|         64|
    |ap_phi_mux_phi_ln213_phi_fu_196_p4         |   9|          2|    1|          2|
    |ap_phi_mux_swap_phi_fu_220_p4              |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter0_free_slots_1_reg_228  |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter0_num_reads_1_reg_241   |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter0_swap_1_reg_253        |   9|          2|   32|         64|
    |free_slots_2165_reg_276                    |  14|          3|   32|         96|
    |free_slots_reg_180                         |   9|          2|   32|         64|
    |in_w_V_V_blk_n                             |   9|          2|    1|          2|
    |in_x_V_V_blk_n                             |   9|          2|    1|          2|
    |num_reads_reg_204                          |   9|          2|   32|         64|
    |out_V_V_blk_n                              |   9|          2|    1|          2|
    |p_reg_169                                  |   9|          2|    4|          8|
    |phi_ln213_reg_192                          |   9|          2|    1|          2|
    |real_start                                 |   9|          2|    1|          2|
    |swap_reg_216                               |   9|          2|   32|         64|
    |xs_V_address0                              |  14|          3|    1|          3|
    |xs_V_address1                              |  14|          3|    1|          3|
    |xs_V_ce0                                   |  14|          3|    1|          3|
    |xs_V_ce1                                   |  14|          3|    1|          3|
    |xs_V_we0                                   |   9|          2|    1|          2|
    |xs_V_we1                                   |   9|          2|    1|          2|
    |ys_V_address0                              |  20|          4|    1|          4|
    |ys_V_ce0                                   |  14|          3|    1|          3|
    |ys_V_ce1                                   |   9|          2|    1|          2|
    |ys_V_d0                                    |  14|          3|   16|         48|
    +-------------------------------------------+----+-----------+-----+-----------+
    |Total                                      | 364|         78|  359|        780|
    +-------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------+----+----+-----+-----------+
    |                    Name                   | FF | LUT| Bits| Const Bits|
    +-------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                  |   7|   0|    7|          0|
    |ap_done_reg                                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                    |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter0_free_slots_1_reg_228  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter0_num_reads_1_reg_241   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter0_swap_1_reg_253        |  32|   0|   32|          0|
    |free_slots_1_reg_228                       |  32|   0|   32|          0|
    |free_slots_2165_reg_276                    |  32|   0|   32|          0|
    |free_slots_reg_180                         |  32|   0|   32|          0|
    |grp_last_swap_8_s_fu_288_ap_start_reg      |   1|   0|    1|          0|
    |icmp_ln216_reg_483                         |   1|   0|    1|          0|
    |icmp_ln225_reg_507                         |   1|   0|    1|          0|
    |icmp_ln233_reg_526                         |   1|   0|    1|          0|
    |icmp_ln233_reg_526_pp0_iter1_reg           |   1|   0|    1|          0|
    |icmp_ln241_reg_530                         |   1|   0|    1|          0|
    |icmp_ln241_reg_530_pp0_iter1_reg           |   1|   0|    1|          0|
    |icmp_ln247_reg_516                         |   1|   0|    1|          0|
    |num_reads_1_reg_241                        |  32|   0|   32|          0|
    |num_reads_reg_204                          |  32|   0|   32|          0|
    |op1_V_1_reg_521                            |   8|   0|    8|          0|
    |p_1_reg_469                                |   4|   0|    4|          0|
    |p_reg_169                                  |   4|   0|    4|          0|
    |phi_ln213_reg_192                          |   1|   0|    1|          0|
    |phi_ln213_reg_192_pp0_iter1_reg            |   1|   0|    1|          0|
    |ret_reg_539                                |  16|   0|   16|          0|
    |start_once_reg                             |   1|   0|    1|          0|
    |swap_1_reg_253                             |  32|   0|   32|          0|
    |swap_1_reg_253_pp0_iter1_reg               |  32|   0|   32|          0|
    |swap_2_first_swap_8_s_fu_295_ap_start_reg  |   1|   0|    1|          0|
    |swap_reg_216                               |  32|   0|   32|          0|
    |x_V_0_reg_487                              |   8|   0|    8|          0|
    |x_V_1_reg_492                              |   8|   0|    8|          0|
    |xor_ln213_reg_534                          |   1|   0|    1|          0|
    |zext_ln213_reg_478                         |   8|   0|   16|          8|
    +-------------------------------------------+----+----+-----+-----------+
    |Total                                      | 432|   0|  440|          8|
    +-------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+----------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+------------------+-----+-----+------------+----------------------+--------------+
|ap_clk            |   in|    1|  ap_ctrl_hs|  mul<1, 2, 8, 9, 128>|  return value|
|ap_rst            |   in|    1|  ap_ctrl_hs|  mul<1, 2, 8, 9, 128>|  return value|
|ap_start          |   in|    1|  ap_ctrl_hs|  mul<1, 2, 8, 9, 128>|  return value|
|start_full_n      |   in|    1|  ap_ctrl_hs|  mul<1, 2, 8, 9, 128>|  return value|
|ap_done           |  out|    1|  ap_ctrl_hs|  mul<1, 2, 8, 9, 128>|  return value|
|ap_continue       |   in|    1|  ap_ctrl_hs|  mul<1, 2, 8, 9, 128>|  return value|
|ap_idle           |  out|    1|  ap_ctrl_hs|  mul<1, 2, 8, 9, 128>|  return value|
|ap_ready          |  out|    1|  ap_ctrl_hs|  mul<1, 2, 8, 9, 128>|  return value|
|start_out         |  out|    1|  ap_ctrl_hs|  mul<1, 2, 8, 9, 128>|  return value|
|start_write       |  out|    1|  ap_ctrl_hs|  mul<1, 2, 8, 9, 128>|  return value|
|in_w_V_V_dout     |   in|    8|     ap_fifo|              in_w_V_V|       pointer|
|in_w_V_V_empty_n  |   in|    1|     ap_fifo|              in_w_V_V|       pointer|
|in_w_V_V_read     |  out|    1|     ap_fifo|              in_w_V_V|       pointer|
|in_x_V_V_dout     |   in|   16|     ap_fifo|              in_x_V_V|       pointer|
|in_x_V_V_empty_n  |   in|    1|     ap_fifo|              in_x_V_V|       pointer|
|in_x_V_V_read     |  out|    1|     ap_fifo|              in_x_V_V|       pointer|
|out_V_V_din       |  out|   32|     ap_fifo|               out_V_V|       pointer|
|out_V_V_full_n    |   in|    1|     ap_fifo|               out_V_V|       pointer|
|out_V_V_write     |  out|    1|     ap_fifo|               out_V_V|       pointer|
+------------------+-----+-----+------------+----------------------+--------------+

