<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p654" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_654{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_654{left:110px;bottom:68px;letter-spacing:0.1px;}
#t3_654{left:69px;bottom:1141px;letter-spacing:-0.13px;}
#t4_654{left:69px;bottom:1088px;letter-spacing:-0.15px;word-spacing:-0.5px;}
#t5_654{left:69px;bottom:1071px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t6_654{left:69px;bottom:1045px;}
#t7_654{left:95px;bottom:1048px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t8_654{left:325px;bottom:1048px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t9_654{left:95px;bottom:1031px;letter-spacing:-0.14px;word-spacing:-1.25px;}
#ta_654{left:95px;bottom:1014px;letter-spacing:-0.17px;word-spacing:-0.43px;}
#tb_654{left:95px;bottom:990px;}
#tc_654{left:121px;bottom:990px;letter-spacing:-0.17px;word-spacing:-0.43px;}
#td_654{left:121px;bottom:973px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#te_654{left:121px;bottom:956px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tf_654{left:121px;bottom:940px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#tg_654{left:121px;bottom:923px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#th_654{left:95px;bottom:898px;}
#ti_654{left:121px;bottom:898px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#tj_654{left:121px;bottom:881px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#tk_654{left:121px;bottom:855px;}
#tl_654{left:147px;bottom:857px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#tm_654{left:146px;bottom:840px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tn_654{left:69px;bottom:814px;}
#to_654{left:95px;bottom:817px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#tp_654{left:269px;bottom:817px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tq_654{left:95px;bottom:800px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tr_654{left:95px;bottom:784px;letter-spacing:-0.16px;word-spacing:-1.21px;}
#ts_654{left:95px;bottom:767px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tt_654{left:95px;bottom:742px;}
#tu_654{left:121px;bottom:742px;letter-spacing:-0.18px;word-spacing:-0.43px;}
#tv_654{left:121px;bottom:726px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tw_654{left:121px;bottom:709px;letter-spacing:-0.15px;word-spacing:-1.05px;}
#tx_654{left:121px;bottom:692px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#ty_654{left:121px;bottom:675px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#tz_654{left:121px;bottom:658px;letter-spacing:-0.14px;word-spacing:-1.03px;}
#t10_654{left:121px;bottom:642px;letter-spacing:-0.17px;}
#t11_654{left:95px;bottom:617px;}
#t12_654{left:121px;bottom:617px;letter-spacing:-0.16px;word-spacing:-0.55px;}
#t13_654{left:121px;bottom:600px;letter-spacing:-0.15px;}
#t14_654{left:121px;bottom:574px;}
#t15_654{left:147px;bottom:576px;letter-spacing:-0.17px;word-spacing:-0.97px;}
#t16_654{left:146px;bottom:559px;letter-spacing:-0.15px;word-spacing:-0.49px;}
#t17_654{left:69px;bottom:535px;letter-spacing:-0.15px;word-spacing:-0.7px;}
#t18_654{left:69px;bottom:508px;}
#t19_654{left:95px;bottom:512px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#t1a_654{left:95px;bottom:487px;}
#t1b_654{left:121px;bottom:487px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t1c_654{left:121px;bottom:470px;letter-spacing:-0.37px;}
#t1d_654{left:95px;bottom:446px;}
#t1e_654{left:121px;bottom:446px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1f_654{left:121px;bottom:429px;letter-spacing:-0.15px;word-spacing:-1.37px;}
#t1g_654{left:121px;bottom:412px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1h_654{left:69px;bottom:386px;}
#t1i_654{left:95px;bottom:389px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#t1j_654{left:69px;bottom:363px;}
#t1k_654{left:95px;bottom:367px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1l_654{left:69px;bottom:342px;letter-spacing:-0.16px;word-spacing:-0.42px;}
#t1m_654{left:69px;bottom:325px;letter-spacing:-0.16px;word-spacing:-0.51px;}

.s1_654{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_654{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_654{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s4_654{font-size:21px;font-family:TimesNewRoman_3ec;color:#000;}
.s5_654{font-size:14px;font-family:Verdana-Bold_3e7;color:#000;}
.s6_654{font-size:18px;font-family:TimesNewRoman_3ec;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts654" type="text/css" >

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_3ec;
	src: url("fonts/TimesNewRoman_3ec.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_3e7;
	src: url("fonts/Verdana-Bold_3e7.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg654Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg654" style="-webkit-user-select: none;"><object width="935" height="1210" data="654/654.svg" type="image/svg+xml" id="pdf654" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_654" class="t s1_654">18-16 </span><span id="t2_654" class="t s1_654">Vol. 3B </span>
<span id="t3_654" class="t s2_654">DEBUG, BRANCH PROFILE, TSC, AND INTEL® RESOURCE DIRECTOR TECHNOLOGY (INTEL® RDT) FEATURES </span>
<span id="t4_654" class="t s3_654">greater (i.e., CPUID.0AH:EAX[7:0] &gt; 1). These capabilities provides the following interface in IA32_DEBUGCTL to </span>
<span id="t5_654" class="t s3_654">reduce runtime overhead of PMI servicing, profiler-contributed skew effects on analysis or counter metrics: </span>
<span id="t6_654" class="t s4_654">• </span><span id="t7_654" class="t s5_654">Freezing LBRs on PMI (bit 11)</span><span id="t8_654" class="t s3_654">— Allows the PMI service routine to ensure the content in the LBR stack are </span>
<span id="t9_654" class="t s3_654">associated with the target workload and not polluted by the branch flows of handling the PMI. Depending on the </span>
<span id="ta_654" class="t s3_654">version ID enumerated by CPUID.0AH:EAX.ArchPerfMonVerID[bits 7:0], two flavors are supported: </span>
<span id="tb_654" class="t s3_654">— </span><span id="tc_654" class="t s3_654">Legacy Freeze_LBR_on_PMI is supported for ArchPerfMonVerID &lt;= 3 and ArchPerfMonVerID &gt;1. If </span>
<span id="td_654" class="t s3_654">IA32_DEBUGCTL.Freeze_LBR_On_PMI = 1, the LBR is frozen on the overflowed condition of the buffer </span>
<span id="te_654" class="t s3_654">area, the processor clears the LBR bit (bit 0) in IA32_DEBUGCTL. Software must then re-enable IA32_DE- </span>
<span id="tf_654" class="t s3_654">BUGCTL.LBR to resume recording branches. When using this feature, software should be careful about </span>
<span id="tg_654" class="t s3_654">writes to IA32_DEBUGCTL to avoid re-enabling LBRs by accident if they were just disabled. </span>
<span id="th_654" class="t s3_654">— </span><span id="ti_654" class="t s3_654">Streamlined Freeze_LBR_on_PMI is supported for ArchPerfMonVerID &gt;= 4. If IA32_DEBUGCTL.Freeze_L- </span>
<span id="tj_654" class="t s3_654">BR_On_PMI = 1, the processor behaves as follows: </span>
<span id="tk_654" class="t s6_654">• </span><span id="tl_654" class="t s3_654">sets IA32_PERF_GLOBAL_STATUS.LBR_Frz =1 to disable recording, but does not change the LBR bit </span>
<span id="tm_654" class="t s3_654">(bit 0) in IA32_DEBUGCTL. The LBRs are frozen on the overflowed condition of the buffer area. </span>
<span id="tn_654" class="t s4_654">• </span><span id="to_654" class="t s5_654">Freezing PMCs on PMI </span><span id="tp_654" class="t s3_654">(bit 12) — Allows the PMI service routine to ensure the content in the performance </span>
<span id="tq_654" class="t s3_654">counters are associated with the target workload and not polluted by the PMI and activities within the PMI </span>
<span id="tr_654" class="t s3_654">service routine. Depending on the version ID enumerated by CPUID.0AH:EAX.ArchPerfMonVerID[bits 7:0], two </span>
<span id="ts_654" class="t s3_654">flavors are supported: </span>
<span id="tt_654" class="t s3_654">— </span><span id="tu_654" class="t s3_654">Legacy Freeze_Perfmon_on_PMI is supported for ArchPerfMonVerID &lt;= 3 and ArchPerfMonVerID &gt;1. If </span>
<span id="tv_654" class="t s3_654">IA32_DEBUGCTL.Freeze_Perfmon_On_PMI = 1, the performance counters are frozen on the counter </span>
<span id="tw_654" class="t s3_654">overflowed condition when the processor clears the IA32_PERF_GLOBAL_CTRL MSR (see Figure 20-3). The </span>
<span id="tx_654" class="t s3_654">PMCs affected include both general-purpose counters and fixed-function counters (see Section 20.6.2.1, </span>
<span id="ty_654" class="t s3_654">“Fixed-function Performance Counters”). Software must re-enable counts by writing 1s to the corre- </span>
<span id="tz_654" class="t s3_654">sponding enable bits in IA32_PERF_GLOBAL_CTRL before leaving a PMI service routine to continue counter </span>
<span id="t10_654" class="t s3_654">operation. </span>
<span id="t11_654" class="t s3_654">— </span><span id="t12_654" class="t s3_654">Streamlined Freeze_Perfmon_on_PMI is supported for ArchPerfMonVerID &gt;= 4. The processor behaves as </span>
<span id="t13_654" class="t s3_654">follows: </span>
<span id="t14_654" class="t s6_654">• </span><span id="t15_654" class="t s3_654">sets IA32_PERF_GLOBAL_STATUS.CTR_Frz =1 to disable counting on a counter overflow condition, but </span>
<span id="t16_654" class="t s3_654">does not change the IA32_PERF_GLOBAL_CTRL MSR. </span>
<span id="t17_654" class="t s3_654">Freezing LBRs and PMCs on PMIs (both legacy and streamlined operation) occur when one of the following applies: </span>
<span id="t18_654" class="t s4_654">• </span><span id="t19_654" class="t s3_654">A performance counter had an overflow and was programmed to signal a PMI in case of an overflow. </span>
<span id="t1a_654" class="t s3_654">— </span><span id="t1b_654" class="t s3_654">For the general-purpose counters; enabling PMI is done by setting bit 20 of the IA32_PERFEVTSELx </span>
<span id="t1c_654" class="t s3_654">register. </span>
<span id="t1d_654" class="t s3_654">— </span><span id="t1e_654" class="t s3_654">For the fixed-function counters; enabling PMI is done by setting the 3rd bit in the corresponding 4-bit </span>
<span id="t1f_654" class="t s3_654">control field of the MSR_PERF_FIXED_CTR_CTRL register (see Figure 20-1) or IA32_FIXED_CTR_CTRL MSR </span>
<span id="t1g_654" class="t s3_654">(see Figure 20-2). </span>
<span id="t1h_654" class="t s4_654">• </span><span id="t1i_654" class="t s3_654">The PEBS buffer is almost full and reaches the interrupt threshold. </span>
<span id="t1j_654" class="t s4_654">• </span><span id="t1k_654" class="t s3_654">The BTS buffer is almost full and reaches the interrupt threshold. </span>
<span id="t1l_654" class="t s3_654">Table 18-3 compares the interaction of the processor with the PMI handler using the legacy versus streamlined </span>
<span id="t1m_654" class="t s3_654">Freeza_Perfmon_On_PMI interface. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
