<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3897" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3897{left:782px;bottom:68px;letter-spacing:0.1px;}
#t2_3897{left:827px;bottom:68px;letter-spacing:0.11px;}
#t3_3897{left:668px;bottom:1141px;letter-spacing:-0.14px;}
#t4_3897{left:70px;bottom:784px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t5_3897{left:70px;bottom:757px;}
#t6_3897{left:96px;bottom:761px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t7_3897{left:70px;bottom:734px;}
#t8_3897{left:96px;bottom:738px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t9_3897{left:70px;bottom:711px;}
#ta_3897{left:96px;bottom:715px;letter-spacing:-0.13px;word-spacing:-0.51px;}
#tb_3897{left:70px;bottom:689px;}
#tc_3897{left:96px;bottom:692px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#td_3897{left:70px;bottom:666px;}
#te_3897{left:96px;bottom:669px;letter-spacing:-0.13px;word-spacing:-0.42px;}
#tf_3897{left:70px;bottom:643px;}
#tg_3897{left:96px;bottom:646px;letter-spacing:-0.13px;word-spacing:-0.52px;}
#th_3897{left:70px;bottom:620px;}
#ti_3897{left:96px;bottom:623px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tj_3897{left:70px;bottom:597px;}
#tk_3897{left:96px;bottom:600px;letter-spacing:-0.15px;word-spacing:-0.5px;}
#tl_3897{left:70px;bottom:574px;}
#tm_3897{left:96px;bottom:577px;letter-spacing:-0.13px;word-spacing:-0.5px;}
#tn_3897{left:70px;bottom:551px;}
#to_3897{left:96px;bottom:554px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#tp_3897{left:70px;bottom:528px;}
#tq_3897{left:96px;bottom:532px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tr_3897{left:70px;bottom:505px;}
#ts_3897{left:96px;bottom:509px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tt_3897{left:70px;bottom:484px;letter-spacing:-0.14px;word-spacing:-0.4px;}
#tu_3897{left:70px;bottom:458px;}
#tv_3897{left:96px;bottom:461px;letter-spacing:-0.16px;}
#tw_3897{left:70px;bottom:435px;}
#tx_3897{left:96px;bottom:438px;letter-spacing:-0.34px;word-spacing:-0.28px;}
#ty_3897{left:70px;bottom:370px;letter-spacing:0.17px;}
#tz_3897{left:151px;bottom:370px;letter-spacing:0.21px;word-spacing:-0.04px;}
#t10_3897{left:70px;bottom:345px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t11_3897{left:70px;bottom:328px;letter-spacing:-0.15px;word-spacing:-0.5px;}
#t12_3897{left:70px;bottom:260px;letter-spacing:0.18px;}
#t13_3897{left:151px;bottom:260px;letter-spacing:0.22px;word-spacing:-0.04px;}
#t14_3897{left:70px;bottom:235px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t15_3897{left:70px;bottom:218px;letter-spacing:-0.17px;word-spacing:-0.45px;}
#t16_3897{left:70px;bottom:202px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#t17_3897{left:70px;bottom:185px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t18_3897{left:70px;bottom:168px;letter-spacing:-0.13px;word-spacing:-0.52px;}
#t19_3897{left:70px;bottom:144px;letter-spacing:-0.15px;word-spacing:-0.68px;}
#t1a_3897{left:70px;bottom:127px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#t1b_3897{left:76px;bottom:1039px;letter-spacing:-0.13px;}
#t1c_3897{left:417px;bottom:1039px;letter-spacing:-0.1px;word-spacing:-0.01px;}
#t1d_3897{left:658px;bottom:1039px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1e_3897{left:76px;bottom:1014px;letter-spacing:-0.11px;}
#t1f_3897{left:418px;bottom:1014px;letter-spacing:-0.12px;}
#t1g_3897{left:76px;bottom:990px;letter-spacing:-0.12px;}
#t1h_3897{left:417px;bottom:990px;letter-spacing:-0.11px;}
#t1i_3897{left:76px;bottom:965px;letter-spacing:-0.12px;}
#t1j_3897{left:417px;bottom:965px;letter-spacing:-0.11px;}
#t1k_3897{left:76px;bottom:941px;letter-spacing:-0.12px;}
#t1l_3897{left:417px;bottom:941px;letter-spacing:-0.1px;word-spacing:-0.01px;}
#t1m_3897{left:76px;bottom:917px;letter-spacing:-0.12px;}
#t1n_3897{left:417px;bottom:917px;letter-spacing:-0.11px;}
#t1o_3897{left:76px;bottom:892px;letter-spacing:-0.14px;}
#t1p_3897{left:76px;bottom:872px;letter-spacing:-0.11px;word-spacing:0.03px;}
#t1q_3897{left:91px;bottom:855px;letter-spacing:-0.11px;}
#t1r_3897{left:76px;bottom:836px;letter-spacing:-0.07px;}
#t1s_3897{left:91px;bottom:836px;letter-spacing:-0.11px;word-spacing:-0.55px;}
#t1t_3897{left:91px;bottom:819px;letter-spacing:-0.11px;}
#t1u_3897{left:151px;bottom:1086px;letter-spacing:0.12px;word-spacing:0.02px;}
#t1v_3897{left:237px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.05px;}
#t1w_3897{left:207px;bottom:1063px;letter-spacing:-0.12px;}
#t1x_3897{left:456px;bottom:1063px;letter-spacing:-0.12px;word-spacing:-0.04px;}
#t1y_3897{left:711px;bottom:1063px;letter-spacing:-0.12px;word-spacing:-0.04px;}

.s1_3897{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3897{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3897{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_3897{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s5_3897{font-size:21px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s6_3897{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s7_3897{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s8_3897{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s9_3897{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3897" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3897Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3897" style="-webkit-user-select: none;"><object width="935" height="1210" data="3897/3897.svg" type="image/svg+xml" id="pdf3897" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3897" class="t s1_3897">Vol. 3B </span><span id="t2_3897" class="t s1_3897">23-5 </span>
<span id="t3_3897" class="t s2_3897">ARCHITECTURE COMPATIBILITY </span>
<span id="t4_3897" class="t s3_3897">The following instructions were added in the Intel386 processor: </span>
<span id="t5_3897" class="t s4_3897">• </span><span id="t6_3897" class="t s3_3897">LSS, LFS, and LGS (load SS, FS, and GS registers). </span>
<span id="t7_3897" class="t s4_3897">• </span><span id="t8_3897" class="t s3_3897">Long-displacement conditional jumps. </span>
<span id="t9_3897" class="t s4_3897">• </span><span id="ta_3897" class="t s3_3897">Single-bit instructions. </span>
<span id="tb_3897" class="t s4_3897">• </span><span id="tc_3897" class="t s3_3897">Bit scan instructions. </span>
<span id="td_3897" class="t s4_3897">• </span><span id="te_3897" class="t s3_3897">Double-shift instructions. </span>
<span id="tf_3897" class="t s4_3897">• </span><span id="tg_3897" class="t s3_3897">Byte set on condition instruction. </span>
<span id="th_3897" class="t s4_3897">• </span><span id="ti_3897" class="t s3_3897">Move with sign/zero extension. </span>
<span id="tj_3897" class="t s4_3897">• </span><span id="tk_3897" class="t s3_3897">Generalized multiply instruction. </span>
<span id="tl_3897" class="t s4_3897">• </span><span id="tm_3897" class="t s3_3897">MOV to and from control registers. </span>
<span id="tn_3897" class="t s4_3897">• </span><span id="to_3897" class="t s3_3897">MOV to and from test registers (now obsolete). </span>
<span id="tp_3897" class="t s4_3897">• </span><span id="tq_3897" class="t s3_3897">MOV to and from debug registers. </span>
<span id="tr_3897" class="t s4_3897">• </span><span id="ts_3897" class="t s3_3897">RSM (resume from SMM). This instruction was introduced in the Intel386 SL and Intel486 SL processors. </span>
<span id="tt_3897" class="t s3_3897">The following instructions were added in the Intel 387 math coprocessor: </span>
<span id="tu_3897" class="t s4_3897">• </span><span id="tv_3897" class="t s3_3897">FPREM1. </span>
<span id="tw_3897" class="t s4_3897">• </span><span id="tx_3897" class="t s3_3897">FUCOM, FUCOMP, and FUCOMPP. </span>
<span id="ty_3897" class="t s5_3897">23.14 </span><span id="tz_3897" class="t s5_3897">OBSOLETE INSTRUCTIONS </span>
<span id="t10_3897" class="t s3_3897">The MOV to and from test registers instructions were removed from the Pentium processor and future IA-32 </span>
<span id="t11_3897" class="t s3_3897">processors. Execution of these instructions generates an invalid-opcode exception (#UD). </span>
<span id="t12_3897" class="t s5_3897">23.15 </span><span id="t13_3897" class="t s5_3897">UNDEFINED OPCODES </span>
<span id="t14_3897" class="t s3_3897">All new instructions defined for Intel 64 and IA-32 processors use binary encodings that were reserved on earlier- </span>
<span id="t15_3897" class="t s3_3897">generation processors. Generally, attempting to execute a reserved opcode results in an invalid-opcode (#UD) </span>
<span id="t16_3897" class="t s3_3897">exception being generated. Consequently, programs that execute correctly on earlier-generation processors </span>
<span id="t17_3897" class="t s3_3897">cannot erroneously execute these instructions and thereby produce unexpected results when executed on later </span>
<span id="t18_3897" class="t s3_3897">Intel 64 processors. </span>
<span id="t19_3897" class="t s3_3897">For compatibility with prior generations, there are a few reserved opcodes which do not result in a #UD but rather </span>
<span id="t1a_3897" class="t s3_3897">result in the same behavior as certain defined instructions. In the interest of standardization, it is recommended </span>
<span id="t1b_3897" class="t s6_3897">CMPXCHG8B (compare and exchange 8 bytes) </span><span id="t1c_3897" class="t s6_3897">EDX, Bit 8 </span><span id="t1d_3897" class="t s6_3897">Pentium processor </span>
<span id="t1e_3897" class="t s6_3897">CPUID (CPU identification) </span><span id="t1f_3897" class="t s6_3897">None; see Note 2 </span>
<span id="t1g_3897" class="t s6_3897">RDTSC (read time-stamp counter) </span><span id="t1h_3897" class="t s6_3897">EDX, Bit 4 </span>
<span id="t1i_3897" class="t s6_3897">RDMSR (read model-specific register) </span><span id="t1j_3897" class="t s6_3897">EDX, Bit 5 </span>
<span id="t1k_3897" class="t s6_3897">WRMSR (write model-specific register) </span><span id="t1l_3897" class="t s6_3897">EDX, Bit 5 </span>
<span id="t1m_3897" class="t s6_3897">MMX Instructions </span><span id="t1n_3897" class="t s6_3897">EDX, Bit 23 </span>
<span id="t1o_3897" class="t s7_3897">NOTES: </span>
<span id="t1p_3897" class="t s6_3897">1. The RDPMC instruction was introduced in the P6 family of processors and added to later model Pentium processors. This instruc- </span>
<span id="t1q_3897" class="t s6_3897">tion is model specific in nature and not architectural. </span>
<span id="t1r_3897" class="t s6_3897">2. </span><span id="t1s_3897" class="t s6_3897">The CPUID instruction is available in all Pentium and P6 family processors and in later models of the Intel486 processors. The ability </span>
<span id="t1t_3897" class="t s6_3897">to set and clear the ID flag (bit 21) in the EFLAGS register indicates the availability of the CPUID instruction. </span>
<span id="t1u_3897" class="t s8_3897">Table 23-1. </span><span id="t1v_3897" class="t s8_3897">New Instruction in the Pentium Processor and Later IA-32 Processors (Contd.) </span>
<span id="t1w_3897" class="t s9_3897">Instruction </span><span id="t1x_3897" class="t s9_3897">CPUID Identification Bits </span><span id="t1y_3897" class="t s9_3897">Introduced In </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
