*********************************************************************************
Commit: f1fc6f88a061133305171b75ac0bc3d34cd4f828 
*********************************************************************************

[SiliconPkg]

  Revert "Revert "Set pch.pmc.mmr.cppm_cg_pol2a.cppm_g2_qual""
  
  This reverts commit 82e389c821e2806f5b5b58b1770aa65e133dbe36.
  
  This BIOS WA needs to be reverted as the WA will be resided in
  
  - SPHY 7053 for PCH B0
  - SPHY 7023b for PCH A0
  
  Hsd-es-id: N/A
  Change-Id: If1d4d7a61ca70d8d2c265bf7703e1cd08b76bd4d
  Original commit hash: 62986225623efb563b223366ca5eb143faa32660
  
  ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiPmcPrivateLib/PeiPmcPrivateLibVer4.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: 20a1979a6af3dd25e636d4c284def8edd538b253 
*********************************************************************************

[BoardPkg], [ASL], [PlatformPkg]

  Revert "Add OV01A1S camera sensor support in BIOS as default setting"
  
  Reverted this change to solve issue : S3 resume fail with debug BIOS.
  PostCode 0x00E1.
  
  Hsd-es-id: 16012395323
  Change-Id: Idc01ff84e25c75a53d40776036c86b71bad4741a
  Original commit hash: 6a45ff9d409968edf8729079e6e789551bf11f3a
  
  AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/MipiCamSensors.asl
  AlderLakePlatSamplePkg/Setup/PchSetup.hfr
  AlderLakePlatSamplePkg/Setup/SaSetup.hfr
  AlderLakePlatSamplePkg/Setup/SaSetup.uni
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: 7d1809f2b3c49a239736b37425306d6f9b900d8d 
*********************************************************************************

[BoardPkg]

  Revert "Set fixed Release FSP size and Debug FSP size starting ADL and reserve enough space so FSP so size doesn't increase on ADL in the future."
  
  To solve issue: Q8Q9-282 QDF SUT stuck at 00F2 PC while booting in release mode.
  
  This reverts commit 769338519c0a4e998020f0db6f6baa4ef1c439f8.
  
  Hsd-es-id: 1508694396
  Change-Id: Icb982619da1cd2004f45a79f39618d13e99aad9f
  Original commit hash: e01f8b9c88c1c7b0e1eb4286fd965663317039c3
  
  AlderLakeBoardPkg/Include/Fdf/FlashMapInclude.fdf
  AlderLakeFspPkg/AlderLakeFspPkg.fdf
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: future
  --Commit Message Contains Key Word: revert
  --Commit Message Contains Key Word: qdf

*********************************************************************************
Commit: a356e81899a3afc7cf80b9cec986b63859c848de 
*********************************************************************************

[BoardPkg]

  [ADLP] Removed SkipCdClockInit entry from PatchTable.
  
  Removed SkipCdClockInit from ADLP Patch Table as it is not necessary.
  
  Hsd-es-id: N/A
  Change-Id: Ifb7e18f54c526119f61d33e474392f761a42f7ce
  Original commit hash: 7071f177652abe8a718683d374325522a2bf8542
  
  AlderLakeBoardPkg/AlderLakePBoards/Include/AlderLakePRvpBoardConfigPatchTable.h
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Oem: NEC

*********************************************************************************
Commit: fce8a3be9b7683dbed72f6bd213ae2b3fe37358e 
*********************************************************************************

[BoardPkg]

  [HSD-ES][client_platf][integration_step_event][16012374978][ADL-P | DDR4] Update default memory speed for ADL-P DDR4 to G2-2667
  
  Changes:
  Update default ADL-P DDR4 speed t0 G2-2667.
  SAGV: 2133/G2, 2667/G2, 2933/G2 and 3200/G2
  
  Other changes:
  ADL-P: TxFifoSeparation = -2 to enable gear1 for DDR4.
  Update max gear1 MrcClockRatio = 32 to avoid frequecny downgrade with MRC_REF_CLOCK_100
  ADL-P: Revert DDR4 specific patch table updates.
  
  [
  Hsd-es-id: 16012374978
  Change-Id: I82e2dc0f1b05e1d45ef14a3f84f1de88ab9a34a3
  Original commit hash: b4c640ab2c91c250ff59dd67e8bb6fc5f8646ed4
  
  AlderLakeBoardPkg/AlderLakePBoards/Include/AlderLakePRvpBoardConfigPatchTable.h
  AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
  AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: c992ed8ab3c49c1eadef51be96940239290f322d 
*********************************************************************************

[SiliconPkg]

  Revert "ClientOneSiliconPkg/PcieRp: Switch to REGISTER_ACCESS"
  Which cause boot hang on EGS real silicon
  This reverts commit 5040b428f8f6c1697b75b2cd78a9c5f6a62161a2.
  
  Hsd-es-id: 16011413012
  Change-Id: Icd446a020f9bfe0145e2593c5fb100c1647a7abc
  Original commit hash: ecb62f62eff828603b8b88bce012fce4e98969de
  
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/CpuPcieRpInitLibInternal.h
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PcieRpDev.c
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPciePreMemRpInitLibVer1.inf
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPciePreMemRpInitLibVer2.inf
  ClientOneSiliconPkg/IpBlock/P2sb/LibraryPrivate/PeiDxeSmmP2SbSidebandAccessLib/PeiDxeSmmP2SbSidebandAccessLib.c
  ClientOneSiliconPkg/IpBlock/P2sb/LibraryPrivate/PeiDxeSmmP2SbSidebandAccessLib/PeiDxeSmmP2SbSidebandAccessLib.inf
  ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Library/PeiPcieSipInitLib.h
  ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PcieRpDev.c
  ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PcieRpInitInternal.h
  ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLib.c
  ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLibVer2.inf
  ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLibVer4.inf
  ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLibVer6.inf
  ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipEqLib.c
  ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipInitLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert
  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: 977ca1c6464b5dd429b8e2b9f1b5d6550502d56d 
*********************************************************************************

[BoardPkg], [PlatformPkg]

  VMD setting need to be enabled by default in Bios setup page
  
  VMD settings needs to be enabled by default
  
  This reverts commit 58674566b66f1f503fa67a27112d2b6d4416cf2e.
  
  Hsd-es-id: 16012215512
  Change-Id: Iaf6dfb10bd8f8663847405d005017a2ebbee88c4
  Original commit hash: 146da2292323d4be432f4b579616cb5a046dccc3
  
  AlderLakeBoardPkg/AlderLakeMBoards/Include/AlderLakeMRvpBoardConfigPatchTable.h
  AlderLakeBoardPkg/AlderLakeMBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
  AlderLakeBoardPkg/AlderLakeMBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
  AlderLakeBoardPkg/AlderLakePBoards/Include/AlderLakePRvpBoardConfigPatchTable.h
  AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
  AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
  AlderLakeBoardPkg/AlderLakeSBoards/Include/AlderLakeSBoardConfigPatchTable.h
  AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
  AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
  AlderLakeFspPkg/Upd/FspsUpd.dsc
  AlderLakePlatSamplePkg/Setup/SaSetup.hfr
  ClientOneSiliconPkg/IpBlock/Vmd/LibraryPrivate/PeiVmdPolicyLib/PeiVmdPolicyLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: 254e59e99c75a6bef1c99dfe83cb22a3bf05e748 
*********************************************************************************

[BoardPkg]

  AlderLakeBoardPkg/AlderLakePBoards: Enable VTd and pre-boot DMA protection for ADL-P
  
  Please Note:
  - This reverts commit 545ce387cebcd37b25041e23ff3f200d48a2df45,
  to enable back SA VTd and pre-boot DMA protection
  
  Known Issue:
  Display distortion issue seen on OffBoard Graphics Card which are not IOMMU Compliant,
  on ADLP RVP. Screen goes white in SetupPage and Shell.
  
  Recommendation:
  - Use External Gfx Cards which are IOMMU Compliant.
  - Alternatvely, can update below BIOS knob to prevent this issue:
  Set "Control Iommu Pre-boot Behavior" = "Enable IOMMU during boot with exception list".
  
  Hsd-es-id: 18014261078
  Change-Id: I388f9bd19ae33998573bb87faf3457585d009ae3
  Original commit hash: dfede43d3dd72445127962f8c830cb65a2ccdc3b
  
  AlderLakeBoardPkg/AlderLakePBoards/Include/AlderLakePRvpBoardConfigPatchTable.h
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: 9754a03f5c86cb541a0e87ecfbfb3ef386a3e6c0 
*********************************************************************************

[SiliconPkg]

  ClientOneSiliconPkg/PcieRp: Switch to REGISTER_ACCESS
  
  Switch PCIe libraries into REGISTER_ACCESS. REGISTER_ACCESS is a generic
  replacement for old PCI config and sideband access libraries.
  
  Hsd-es-id: 16011413012
  Change-Id: Ib7384d67be10011eb1cfeefeb18dc5dc430e020b
  Original commit hash: 37b1af89da27119308ec2a96e0093248cc5e6f01
  
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/CpuPcieRpInitLibInternal.h
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PcieRpDev.c
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPciePreMemRpInitLibVer1.inf
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPciePreMemRpInitLibVer2.inf
  ClientOneSiliconPkg/IpBlock/P2sb/LibraryPrivate/PeiDxeSmmP2SbSidebandAccessLib/PeiDxeSmmP2SbSidebandAccessLib.c
  ClientOneSiliconPkg/IpBlock/P2sb/LibraryPrivate/PeiDxeSmmP2SbSidebandAccessLib/PeiDxeSmmP2SbSidebandAccessLib.inf
  ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Library/PeiPcieSipInitLib.h
  ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PcieRpDev.c
  ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PcieRpInitInternal.h
  ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLib.c
  ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLibVer2.inf
  ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLibVer4.inf
  ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLibVer6.inf
  ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipEqLib.c
  ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipInitLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: e5ce9431ff81e1cb06db13b5ce6e7de4047c2190 
*********************************************************************************

[SiliconPkg]

  [ADL-P][J0][PO]- hweq settings are not programmed when peg60/62 NDA + Hotplug enable.
  
  Hsd-es-id: 1308290032
  Change-Id: I68ac70599706cf58baa53aa25e1ed4385abbe8ea
  Original commit hash: 25bfa2659496f4833c32f08fe692ccf092ed63f0
  
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLibVer2.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: HW

*********************************************************************************
Commit: 5703b704fead3bc1111ae47cdd06bcca978e4277 
*********************************************************************************

[PlatformPkg]

  [ADL-S] Rename "Disable PCIe Tunneling over USB4" to "PCIe tunnel over USB4/Thunderbolt" for dTBT and iTBT
  
  1. Disable DTBT PCIE Tunneling Over USB4 (Security level) -> DTBT PCIe Tunnel Over USB4/Thunderbolt
  2. (iTBT)PCIE Tunneling for USB4 -> PCIe tunnel over USB4/Thunderbolt
  3. Align iTBT, dTBT setup option logic
  
  Hsd-es-id: 22011870819
  Change-Id: I72e650f7c9bb535a0a7ee56ddfec601b8a1050e8
  Original commit hash: caf88793c3d2afc26d608dea133253ca67c9325a
  
  AlderLakePlatSamplePkg/Setup/PlatformSetup.uni
  AlderLakePlatSamplePkg/Setup/TbtSetup.hfr
  AlderLakePlatSamplePkg/Setup/TbtSetup.uni
  ClientOneSiliconPkg/IpBlock/Tbt/LibraryPrivate/PeiITbtInitLib/PeiITbtInitLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: security

*********************************************************************************
Commit: bcba8c28b8a290360d651ad0c23ab5f92e60456d 
*********************************************************************************

[PlatformPkg]

  Turbo and Configure Turbo BIOS Knobs should be displayed, when either Speed Step or Speed Shift Enabled in BIOS Menu.
  
  Hsd-es-id: 16012318505
  Change-Id: Ic6a37597a54933ebc5b55cd9f5a006f8f9fcec63
  Original commit hash: c6bffb8b4de4fa89ecd366da2152db435f512a3b
  
  AlderLakePlatSamplePkg/Setup/CpuSetup.hfr
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: step

*********************************************************************************
Commit: cebd885878ce7a51cdfb6d9e37a55979354b80af 
*********************************************************************************

[BoardPkg]

  Revert "[ADLP-DDR4] Adjust GearRatio and DdrFreqLimit for ADLP DDR4 RVP"
  
  This reverts commit 1c7a0d4d483d121fd2d8fb76c7189023cb6c8066.
  
  Hsd-es-id: N/A
  Original commit hash: c19a45420ac64dac0e97dfb67bd8f51eadecabb7
  
  AlderLakeBoardPkg/AlderLakePBoards/Include/AlderLakePRvpBoardConfigPatchTable.h
  AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
  AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: 8b5105cc2afe60554abd5de8bc4b596ed6d9dd65 
*********************************************************************************

[PlatformPkg]

  ClientOneSiliconPkg: BIOS GP# fault on MK-TME disable SKU
  
  MK-TME MSRs should only be accesses if the hardware supports MK-TME.
  
  Hsd-es-id: 1308128314
  Change-Id: I4ca6ecddb60552f26123bf84ef83023f4b80e86d
  Original commit hash: 6481d585fa2e5084ce51ad65887f3ec5f41267b5
  
  AlderLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/SecureCpuConfiguration.c
  AlderLakePlatSamplePkg/Platform/PlatformSetup/Dxe/PlatformSetup.c
  ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseMsrFruLib/BaseMsrFruLib.c
  ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseMsrFruLib/BaseMsrFruLib.inf
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: sku
  --Commit Message Contains Key Word: hardware

*********************************************************************************
Commit: ca9aee70f41dfc0402637b78899ae846aac6d9ec 
*********************************************************************************

[BoardPkg]

  Set fixed Release FSP size and Debug FSP size starting ADL and reserve enough space so FSP so size doesn't increase on ADL in the future.
  
  Set Release Fsp size to 1.3MB
  
  Hsd-es-id: 14013184149
  Change-Id: I703b9edde98b590370781dbe2b71eaccfbec3375
  Original commit hash: e4ea3a7300f538b218fcf8d1923f58a69bb3adc5
  
  AlderLakeBoardPkg/Include/Fdf/FlashMapInclude.fdf
  AlderLakeFspPkg/AlderLakeFspPkg.fdf
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: future

*********************************************************************************
Commit: 5cca3b0181bc7d5d5a3f5a1c6ff759d84656e068 
*********************************************************************************

[PlatformPkg], [CPU]

  [ADL] Debug Macro parameter usage error need to be fix
  
  I have find that in our debug Macro usage have some parameter error, to prevent unexpected memory issue.
  
  Hsd-es-id: 1508565830
  Change-Id: I559e026b4fb600672773b1898a28926a45889e3b
  Original commit hash: cc3c14e796829d5c690eae4668a52eb08e4abc9c
  
  AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/PeiPlatformRecoveryLib/PeiPlatformRecoveryLib.c
  AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/PlatformFlashAccessLib/PlatformFlashAccessLibInternal.c
  AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/TbtRetimerNvmUpdateLib/TbtNvmDrvRetimerThruHr.c
  AlderLakePlatSamplePkg/Platform/SmbiosPlatformInfo/SmbiosPlatformInfo.c
  AlderLakePlatSamplePkg/Vtio/Dxe/VtioDxe.c
  ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/CpuPrintPolicyPreMem.c
  ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmSps.c
  ClientOneSiliconPkg/IpBlock/CpuDmi/LibraryPrivate/PeiCpuDmiInitLibVer2/PeiCpuDmi16.c
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLibVer1.c
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLibVer2.c
  ClientOneSiliconPkg/IpBlock/HostBridge/LibraryPrivate/PeiHostBridgeInitLib/PeiHostBridgeInitLib.c
  ClientOneSiliconPkg/IpBlock/Me/HeciInit/Dxe/HeciInit.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Library/PeiDxeSmmMemAddrEncodeLib/MemAddrEncodeLib.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
  ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PciExpressHelpersLibrary/PciExpressHelpersLibrary.c
  ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiEnterprisePcieRpInitLib/PeiEnterprisePcieRpInitLib.c
  ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLib.c
  ClientOneSiliconPkg/IpBlock/Sps/Sps/Dxe/SpsDxe.c
  ClientOneSiliconPkg/IpBlock/Sps/Sps/Pei/SpsPeiFsp.c
  ClientOneSiliconPkg/IpBlock/Sps/Sps/Smm/MeStorageSmm.c
  ClientOneSiliconPkg/IpBlock/Thc/ThcDriver/ThcDriver.c
  ClientOneSiliconPkg/IpBlock/Tme/LibraryPrivate/MkTmeLib/MkTmeLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: ceef652df1b3e1afa3a9852bf138e144d8415112 
*********************************************************************************

[BoardPkg]

  Revert "AlderLakeBoardPkg/AlderLakePBoards: Enable VTd and pre-boot DMA protection for ADL-P".
  
  To solve display distortion issue from Graphics Card on Peg Slot,
  on ADLP RVP. Screen goes white in SetupPage and Shell.
  
  Hsd-es-id: N/A
  Change-Id: I8d3df33545f1ce2bf392ef105cea2206ab5382ba
  Original commit hash: aa8e3229ffe8a607b3a813ad8ecaacc4d572782d
  
  AlderLakeBoardPkg/AlderLakePBoards/Include/AlderLakePRvpBoardConfigPatchTable.h
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: a2c91b8bdc33983c729757bc87cba43f644635ad 
*********************************************************************************

[PlatformPkg]

  Revert "Add OV01A1S camera sensor support in BIOS as default setting"
  
  To solve ACPI ERROR BSOD issue on ADLP RVPs.
  
  Hsd-es-id: N/A
  Change-Id: I3e3564900ba248684a5aefd2bd913f6cbe553da7
  Original commit hash: 1ac924f41c6e6b91e19f4c8e64ed291abf2a50cc
  
  AlderLakePlatSamplePkg/Setup/PchSetup.hfr
  AlderLakePlatSamplePkg/Setup/SaSetup.hfr
  AlderLakePlatSamplePkg/Setup/SaSetup.uni
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: 7d273df2d701fa83a097daf913f2f8403f89d913 
*********************************************************************************

[BoardPkg], [PlatformPkg]

  Revert "VMD setting need to be enabled by default in Bios setup page"
  
  This reverts below commit to solve BSOD
  5118ea8ad3789e8061725809e0dd645855ba37df.
  
  Hsd-es-id: 1508678148
  Change-Id: I854684760a8240defbda5643202f49a7a7159a49
  Original commit hash: 8d2962ae005e70a3e40adc39ca91ab7dc01e560f
  
  AlderLakeBoardPkg/AlderLakeMBoards/Include/AlderLakeMRvpBoardConfigPatchTable.h
  AlderLakeBoardPkg/AlderLakeMBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
  AlderLakeBoardPkg/AlderLakeMBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
  AlderLakeBoardPkg/AlderLakePBoards/Include/AlderLakePRvpBoardConfigPatchTable.h
  AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
  AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
  AlderLakeBoardPkg/AlderLakeSBoards/Include/AlderLakeSBoardConfigPatchTable.h
  AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
  AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
  AlderLakeFspPkg/Upd/FspsUpd.dsc
  AlderLakePlatSamplePkg/Setup/SaSetup.hfr
  ClientOneSiliconPkg/IpBlock/Vmd/LibraryPrivate/PeiVmdPolicyLib/PeiVmdPolicyLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: 4ac179695e58ea633e555f952cbf8d348bc31721 
*********************************************************************************

[BoardPkg]

  AlderLakeBoardPkg/Gcc:Set fixed Release FSP size and Debug FSP size starting ADL and reserve enough space so FSP so size doesn't increase on ADL in the future.
  
  Remove fixed pcd in SiPkg and add gcc related pcd and build option
  
  [
  Hsd-es-id: 1508668018
  Change-Id: I52a772fff4914e0f6f5f68beb8feaeb508270b4b
  Original commit hash: 8855f064f624fd3ea545edd7537c84aaf36249db
  
  AlderLakeBoardPkg/BoardPkg.dec
  AlderLakeBoardPkg/BoardPkg.fdf
  AlderLakeBoardPkg/BoardPkgPcdInit.dsc
  AlderLakeBoardPkg/BuildIafw.sh
  AlderLakeBoardPkg/Include/Fdf/FlashMapInclude.fdf
  AlderLakeBoardPkg/Include/Fdf/FlashMapIncludeGcc.fdf
  AlderLakeBoardPkg/prep.bat
  AlderLakeFspPkg/AlderLakeFspPkg.fdf
  ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: future

*********************************************************************************
Commit: 86f8cd0d0b460bda9c986168a7706b67ce331e0b 
*********************************************************************************

[BoardPkg]

  Revert "[ADL]: Pei Display is enabled by default"
  
  This reverts commit dd20d9853a08ae9527e1a89e0d7841412b6280e4.
  
  Hsd-es-id: 16012154904
  Change-Id: I2505c92aa39aae8469a782bfa2c424a9a03d5efe
  Original commit hash: 472e8e799117fd059902eeec7e9e407bbd9d1c1a
  
  AlderLakeBoardPkg/AlderLakeSBoards/Include/AlderLakeSBoardConfigPatchTable.h
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: c36ab3acd687cdda87a4b9be12a2b40bb536d2c2 
*********************************************************************************

[SiliconPkg]

  MTL Port Topologoy-Remote PresetToCoefficient programming for EQ flow
  
  1) Added Gen5 PresettoCoefficient Mapping
  2) Modified Gen3 and Gen4 PresettoCoeffiecient Mapping to align with Gen5 PresettoCoefficient
  
  Hsd-es-id: 16012139430
  Change-Id: I2c2dd56f492769a35e89b0534c7b5c24831104f3
  Original commit hash: a5cd331b0de627ef513a29771cfa40d51bed8e8c
  
  ClientOneSiliconPkg/Include/ConfigBlock/PcieRp/PcieConfig.h
  ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Library/PeiPcieSipInitLib.h
  ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Register/PcieSipRegs.h
  ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PcieRpInitInternal.h
  ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLib.c
  ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitVer2.c
  ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitVer4.c
  ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitVer6.c
  ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipEqLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: 3267a485085fe4170b9b12dee5da215733a3868a 
*********************************************************************************

[SiliconPkg]

  Revert "Set pch.pmc.mmr.cppm_cg_pol2a.cppm_g2_qual"
  
  This reverts commit 63a179c4b045beb227948e30ca68b89eca86952c.
  
  Hsd-es-id: N/A
  Change-Id: I98f63e98533a5edfc5dd113d99a1df9b43cfe632
  Original commit hash: 657d8e7f8ec90a26bcaae91378fab2cab5618d9d
  
  ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiPmcPrivateLib/PeiPmcPrivateLibVer4.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: 5c2fdb2d76b7aae664f57e515bcf7b6cd0211da5 
*********************************************************************************

[SiliconPkg]

  C1S/Pchinfolib: Enable Raid Device ID for FHF
  
  1. ADP-S A0 SKU with DID 7A8B has SATA RAID fuse enabled. This code change ensures that RST supported returns
  RST Premium to allow Sata GC register to be set so as to expose RAID device id
  2. More DIDs will be added to this part once we have the information.
  3. This change is needed as of now to test our Fusing with ADP-S A0 SKUs
  
  Hsd-es-id: 16012331583
  Change-Id: Ie52fed0dab8b6c884bc2631744d3322973a14bd0
  Original commit hash: 70a3df2006e1df6b2ce922f8101983836c0942e3
  
  ClientOneSiliconPkg/Fru/AdlPch/IncludePrivate/Register/PchRegsLpcAdl.h
  ClientOneSiliconPkg/Fru/AdlPch/Library/PeiDxeSmmPchInfoLib/PchInfoLibAdl.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: fuse
  --Commit Message Contains Key Word: sku
  --Commit Message Contains Key Word: fusing

*********************************************************************************
Commit: f1671697c8b37c0ce884b3623fdefc582b7eb5cf 
*********************************************************************************

[PlatformPkg]

  [ADLCPU+ADP BiG][Security] BIOS Guard Module Update 0x1334 (2.0.4916)
  
  * Integrate BIOS Guard module 0x1334 (2.0.4916) - NPW Signed
  * Increased BIOS SVN to 1517
  * Module 0x1334 supports ADL-S/P/M CP
  
  Hsd-es-id: 1308184331
  Change-Id: I255a278b926e6ff60aeb46624c440819ee5ed6ff
  Original commit hash: e2d56537c386f21ffda4e387308f68a28b269220
  
  AlderLakePlatSamplePkg/Features/CapsuleUpdate/Tools/NewGenCap/NewGenCap.py
  AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: security

*********************************************************************************
Commit: 2d2799f3e8417ca144493148e382471bd8667c65 
*********************************************************************************

[PlatformPkg]

  [Overclocking][P, S SKU] Implement legacy features in MTL-C [Disagg impact]
  
  - PLL Vcc Trim offset mailbox commands changed from OCMB to PCODE MB and Range as 0 - 15
  
  Hsd-es-id: 14011940069
  Change-Id: Ib9e0f4083ac1ea9f4bc92fd20f34e2614f4459a4
  Original commit hash: bc3b004a69beb028e88f0700433269354075a802
  
  AlderLakeFspPkg/Upd/FspmUpd.dsc
  AlderLakePlatSamplePkg/Setup/OverClockSetup.hfr
  AlderLakePlatSamplePkg/Setup/OverClockSetup.uni
  ClientOneSiliconPkg/Include/ConfigBlock/Overclocking/OverclockingConfig.h
  ClientOneSiliconPkg/Include/Library/CpuMailboxLib.h
  ClientOneSiliconPkg/Include/Library/VoltageRegulatorCommands.h
  ClientOneSiliconPkg/IpBlock/Overclocking/IncludePrivate/OcMailbox.h
  ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcInitLib/PeiOcInitLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: sku

*********************************************************************************
Commit: f6d71e8bdc266753d9083c7b1e9d2f7c5b408b2c 
*********************************************************************************

[SiliconPkg]

  Revert "Revert "Set pch.pmc.mmr.cppm_cg_pol2a.cppm_g2_qual""
  
  This reverts commit 47e6613e8a8949677a320d71a46c971f3dde8921.
  
  Hsd-es-id: N/A
  Change-Id: I45c95e5aff297412980906a621c7d1699e194725
  Original commit hash: d7f0c94fe1d1b077664c5bbb5c6b7bd7544c77ca
  
  ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiPmcPrivateLib/PeiPmcPrivateLibVer4.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: 4f1084f22fbb550ed3512593fd12ab82c7be8c62 
*********************************************************************************


  Features/SmmRuntimeUpdate: Code Clean-up
  
  1. Remove unused instance of SmmCpuRendezvousLib in this pkg
  2. Restricted the sample for SMM Driver Update
  3. Remove the duplicated MmRuntimeUpdate.h
  
  Hsd-es-id: 1508664996
  Change-Id: Ie74092d07c4e30eca42c50f402e953d2ea04a845
  Original commit hash: 5e7a67d32c1906028611a64da2296a502cfa7140
  
  Features/SmmRuntimeUpdateFeaturePkg/Include/Library/SmmCpuRendezvousLib.h
  Features/SmmRuntimeUpdateFeaturePkg/Include/Protocol/MmRuntimeUpdate.h
  Features/SmmRuntimeUpdateFeaturePkg/Library/SmmCpuRendezvousLib/SmmCpuRendezvousLib.c
  Features/SmmRuntimeUpdateFeaturePkg/Library/SmmCpuRendezvousLib/SmmCpuRendezvousLib.inf
  Features/SmmRuntimeUpdateFeaturePkg/Sample/SmmDriverUpdateStandaloneMm/StandaloneMmSample.c
  Features/SmmRuntimeUpdateFeaturePkg/Sample/SmmDriverUpdateStandaloneMm/StandaloneMmSample.inf
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: restricted

*********************************************************************************
Commit: 18afe2385a3f95207befb222795c936fc39762f0 
*********************************************************************************

[SiliconPkg]

  [HSD-ES][client_platf][bug][14013173263][ADL-S][B0][DDR5] MRC fails in ECT when mixing x16 OEMx with x8 Hynix
  
  Issue:
  ECT step fails in DQ swizzling on DDR5 mixed x8/x16 population
  
  Root cause:
  - Ddr5ByteSwizzleTraining is using manual CPGC Start / Stop with MPR test
  - We use CPGC Global Start feature
  - When one MC is populated with x8 and another MC is x16, we only do the Byte swizzle detection on the x16 controller, and skip it on x8
  - CPGC test starts on all controllers, but we stop it manually only on the x16 MC
  - x8 MC is stuck in CPGC test, and subsequent DQ bit mapping fails on this MC.
  
  Solution:
  Enable CpgcSeqCfgA.GLOBAL_STOP_BIND together with GLOBAL_START_BIND
  
  [
  Hsd-es-id: 14013173263
  Change-Id: If47a861531b9393da995c6928553b34f68fda34c
  Original commit hash: 81f6ce7211b8f837644a0415625e6412eab1e918
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Memory Vendor: Hynix
  --Commit Message Contains Key Word: step

*********************************************************************************
Commit: 7187a6211f4c1bccc3c22ae95e12ea6c5151d8dc 
*********************************************************************************

[PlatformPkg]

  [ADL] Remove Chm files from AlderLakePlatSamplePkg
  
  Remove
  1. AlderLakePlatSamplePkg/Docs/PlatApi.chm.
  2. AlderLakePlatSamplePkg/InternalOnly/GenReleaseNoteGit/RPLS_BIOS_0000_00_000_Release_Notes.chm.
  
  Hsd-es-id: 1308275662
  Change-Id: I4f55c6f6a007f18c447b79b8dbd2d0568b1f8ebf
  Original commit hash: be9ba1c606c8f907617e44434d8d7f9b542aa7ca
  
  AlderLakePlatSamplePkg/Docs/PlatApi.chm
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: f4ce10c47dceb28652858c384f72e107ed041ff1 
*********************************************************************************

[SiliconPkg]

  Revert "Set pch.pmc.mmr.cppm_cg_pol2a.cppm_g2_qual"
  
  This reverts commit 63a179c4b045beb227948e30ca68b89eca86952c.
  
  Hsd-es-id: N/A
  Change-Id: I98f63e98533a5edfc5dd113d99a1df9b43cfe632
  Original commit hash: 47e6613e8a8949677a320d71a46c971f3dde8921
  
  ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiPmcPrivateLib/PeiPmcPrivateLibVer4.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: 5590618c0353fe2438cf1e9cfb2afd33456444b9 
*********************************************************************************

[SiliconPkg]

  Revert "PCIe support for MTL Port Topologoy-Remote PresetToCoefficient programming for EQ flow"
  
  This reverts commit 381df39bc999f2476d7a9346cfbc3aa116e25513.
  
  Hsd-es-id: 16012329112
  Change-Id: I4311ab92082df37962f212872fd6abf6bbc1d007
  Original commit hash: cc8e964d01572beddbef5c995aa0f611eca0f11f
  
  ClientOneSiliconPkg/Include/ConfigBlock/PcieRp/PcieConfig.h
  ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Library/PeiPcieSipInitLib.h
  ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Register/PcieSipRegs.h
  ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PcieRpInitInternal.h
  ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLib.c
  ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitVer2.c
  ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitVer4.c
  ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitVer6.c
  ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipEqLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert
  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: 003af9ade9fceffcfc41e3847ea96d544895e106 
*********************************************************************************

[BoardPkg]

  Revert "Boot Freq set to Turbo by default  Temp solution - Setting boot mode to 0 for B0 as well, since FSP API builds are failing"
  
  This reverts commit b3de217dde126e233151ee03ddfde2d4950db77c.
  
  Hsd-es-id: 1508378441
  Change-Id: Id156088aef85de8dfd3b080f3dd64297be7431fd
  Original commit hash: 148be6b1afef2d28bb05d5f507015cff1037444c
  
  AlderLakeBoardPkg/AlderLakeSBoards/Include/AlderLakeSBoardConfigPatchTable.h
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: 4fed277587519b53443525c38d4baf43bb5f9ebd 
*********************************************************************************

[BoardPkg], [ASL]

  ClientOneSiliconPkg/IpBlock/Itss: Assigning ISH to IRQ#26; fixing mismatch between BIOS and ACPI ITSS policy
  
  - Updating PeiItssPolicyLibVer2 with IRQs that match ACPI policy
  - Shifting LPSS device IRQ#s to give ISH dedicated IRQ#26
  - Re-adding D18 INTC to _PRT and moving UFS from IRQ16->INTPA to IRQ18->INTPC in Ver2
  
  Hsd-es-id: 16012269044
  Change-Id: Ieb8509ca99ea791b13783abae93994f9d95215a0
  Original commit hash: 85a4bfdf3ef1d8ab3a9df592214542f7f9cd8789
  
  AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PciTree.asl
  ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssPolicyLib/PeiItssPolicyLibVer2.c
  ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssPolicyLib/PeiItssPolicyLibVer4.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: prt

*********************************************************************************
Commit: 83c1487f8245c6e290609943d1a48408017aa696 
*********************************************************************************

[BoardPkg]

  FDF changes: fix the regression causedby wrong fv size setting.
  
  Uefiboot fv size is wrong, overwrite the IBB size, cause boot failure.
  Also checked bkc bios, need fill the free space between each FV.
  
  Hsd-es-id: 16012204383
  Change-Id: I89f8ce7d5a81f492a065ed6ce9b6ae981314c6cc
  Original commit hash: acde18eeaac06ef565935b4435e1f8eff234793c
  
  AlderLakeBoardPkg/Include/Fdf/FlashMapInclude.fdf
  AlderLakeBoardPkg/Include/Fdf/FlashMapIncludeRes.fdf

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: kc
################################################################################

Report Summary: Backstop found 35 suspect commits for review 

Warnings Found:
  Commit: f1fc6f8    --Commit Message Contains Key Word: revert
  Commit: 20a1979    --Commit Message Contains Key Word: revert
  Commit: 7d1809f    --Commit Message Contains Key Word: future
  Commit: 7d1809f    --Commit Message Contains Key Word: revert
  Commit: 7d1809f    --Commit Message Contains Key Word: qdf
  Commit: a356e81    --Commit Message Contains Oem: NEC
  Commit: fce8a3b    --Commit Message Contains Key Word: revert
  Commit: c992ed8    --Commit Message Contains Key Word: revert
  Commit: c992ed8    --Commit Message Contains Key Word: internal
  Commit: 977ca1c    --Commit Message Contains Key Word: revert
  Commit: 254e59e    --Commit Message Contains Key Word: revert
  Commit: 9754a03    --Commit Message Contains Key Word: internal
  Commit: e5ce943    --Commit Message Contains Key Word: HW
  Commit: 5703b70    --Commit Message Contains Key Word: security
  Commit: bcba8c2    --Commit Message Contains Key Word: step
  Commit: cebd885    --Commit Message Contains Key Word: revert
  Commit: 8b5105c    --Commit Message Contains Key Word: sku
  Commit: 8b5105c    --Commit Message Contains Key Word: hardware
  Commit: ca9aee7    --Commit Message Contains Key Word: future
  Commit: 5cca3b0    --Commit Message Contains Key Word: internal
  Commit: ceef652    --Commit Message Contains Key Word: revert
  Commit: a2c91b8    --Commit Message Contains Key Word: revert
  Commit: 7d273df    --Commit Message Contains Key Word: revert
  Commit: 4ac1796    --Commit Message Contains Key Word: future
  Commit: 86f8cd0    --Commit Message Contains Key Word: revert
  Commit: c36ab3a    --Commit Message Contains Key Word: internal
  Commit: 3267a48    --Commit Message Contains Key Word: revert
  Commit: 5c2fdb2    --Commit Message Contains Key Word: fuse
  Commit: 5c2fdb2    --Commit Message Contains Key Word: sku
  Commit: 5c2fdb2    --Commit Message Contains Key Word: fusing
  Commit: f167169    --Commit Message Contains Key Word: security
  Commit: 2d2799f    --Commit Message Contains Key Word: sku
  Commit: f6d71e8    --Commit Message Contains Key Word: revert
  Commit: 4f1084f    --Commit Message Contains Key Word: restricted
  Commit: 18afe23    --Commit Message Contains Memory Vendor: Hynix
  Commit: 18afe23    --Commit Message Contains Key Word: step
  Commit: 7187a62    --Commit Message Contains Key Word: internal
  Commit: f4ce10c    --Commit Message Contains Key Word: revert
  Commit: 5590618    --Commit Message Contains Key Word: revert
  Commit: 5590618    --Commit Message Contains Key Word: internal
  Commit: 003af9a    --Commit Message Contains Key Word: revert
  Commit: 4fed277    --Commit Message Contains Key Word: prt
  Commit: 83c1487    --Commit Message Contains Key Word: kc
