Classic Timing Analyzer report for CourseProject
Sat Apr 21 00:49:48 2018
Quartus II Version 9.1 Build 222 10/21/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'address_in[5]'
  7. Clock Setup: 'address_in[6]'
  8. Clock Setup: 'address_in[2]'
  9. Clock Setup: 'address_in[1]'
 10. Clock Setup: 'write'
 11. Clock Setup: 'read'
 12. Clock Setup: 'clk'
 13. Clock Setup: 'address_in[4]'
 14. Clock Setup: 'address_in[3]'
 15. Clock Hold: 'address_in[5]'
 16. Clock Hold: 'address_in[6]'
 17. Clock Hold: 'address_in[2]'
 18. Clock Hold: 'address_in[1]'
 19. Clock Hold: 'write'
 20. Clock Hold: 'read'
 21. Clock Hold: 'clk'
 22. Clock Hold: 'address_in[4]'
 23. Clock Hold: 'address_in[3]'
 24. tsu
 25. tco
 26. tpd
 27. th
 28. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                                                                       ;
+------------------------------+------------------------------------------+---------------+----------------------------------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+---------------+---------------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From                                                                                                            ; To                                                                                                              ; From Clock    ; To Clock      ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+---------------+---------------+--------------+
; Worst-case tsu               ; N/A                                      ; None          ; 2.289 ns                         ; address_in[3]                                                                                                   ; CacheControlBlock:inst4|lpm_dff1:inst17|lpm_ff:lpm_ff_component|dffs[0]                                         ; --            ; address_in[1] ; 0            ;
; Worst-case tco               ; N/A                                      ; None          ; 54.744 ns                        ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; start_read_memory                                                                                               ; address_in[2] ; --            ; 0            ;
; Worst-case tpd               ; N/A                                      ; None          ; 16.627 ns                        ; address_in[1]                                                                                                   ; start_read_memory                                                                                               ; --            ; --            ; 0            ;
; Worst-case th                ; N/A                                      ; None          ; 34.493 ns                        ; write                                                                                                           ; inst36                                                                                                          ; --            ; address_in[2] ; 0            ;
; Clock Setup: 'address_in[2]' ; N/A                                      ; None          ; 27.31 MHz ( period = 36.612 ns ) ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[2] ; address_in[2] ; 0            ;
; Clock Setup: 'address_in[1]' ; N/A                                      ; None          ; 27.37 MHz ( period = 36.543 ns ) ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[1] ; address_in[1] ; 0            ;
; Clock Setup: 'read'          ; N/A                                      ; None          ; 27.57 MHz ( period = 36.276 ns ) ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; read          ; read          ; 0            ;
; Clock Setup: 'write'         ; N/A                                      ; None          ; 27.57 MHz ( period = 36.276 ns ) ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; write         ; write         ; 0            ;
; Clock Setup: 'clk'           ; N/A                                      ; None          ; 37.67 MHz ( period = 26.543 ns ) ; inst48                                                                                                          ; lpm_counter2:inst35|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2]                         ; clk           ; clk           ; 0            ;
; Clock Setup: 'address_in[5]' ; N/A                                      ; None          ; 46.95 MHz ( period = 21.300 ns ) ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[5] ; address_in[5] ; 0            ;
; Clock Setup: 'address_in[6]' ; N/A                                      ; None          ; 47.05 MHz ( period = 21.254 ns ) ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[6] ; address_in[6] ; 0            ;
; Clock Setup: 'address_in[3]' ; N/A                                      ; None          ; 47.72 MHz ( period = 20.956 ns ) ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[3] ; address_in[3] ; 0            ;
; Clock Setup: 'address_in[4]' ; N/A                                      ; None          ; 48.07 MHz ( period = 20.805 ns ) ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[4] ; address_in[4] ; 0            ;
; Clock Hold: 'write'          ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; inst48                                                                                                          ; inst48                                                                                                          ; write         ; write         ; 66           ;
; Clock Hold: 'read'           ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; inst48                                                                                                          ; inst48                                                                                                          ; read          ; read          ; 66           ;
; Clock Hold: 'address_in[2]'  ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; address_in[2] ; address_in[2] ; 66           ;
; Clock Hold: 'address_in[1]'  ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; address_in[1] ; address_in[1] ; 66           ;
; Clock Hold: 'clk'            ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; inst48                                                                                                          ; inst48                                                                                                          ; clk           ; clk           ; 57           ;
; Clock Hold: 'address_in[5]'  ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; inst36                                                                                                          ; inst36                                                                                                          ; address_in[5] ; address_in[5] ; 41           ;
; Clock Hold: 'address_in[6]'  ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; inst36                                                                                                          ; inst36                                                                                                          ; address_in[6] ; address_in[6] ; 57           ;
; Clock Hold: 'address_in[3]'  ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; inst36                                                                                                          ; inst36                                                                                                          ; address_in[3] ; address_in[3] ; 41           ;
; Clock Hold: 'address_in[4]'  ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; inst36                                                                                                          ; inst36                                                                                                          ; address_in[4] ; address_in[4] ; 41           ;
; Total number of failed paths ;                                          ;               ;                                  ;                                                                                                                 ;                                                                                                                 ;               ;               ; 501          ;
+------------------------------+------------------------------------------+---------------+----------------------------------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+---------------+---------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; address_in[5]   ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; address_in[6]   ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; address_in[2]   ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; address_in[1]   ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; write           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; read            ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; address_in[4]   ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; address_in[3]   ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'address_in[5]'                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+---------------+---------------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                                                                            ; To                                                                                                              ; From Clock    ; To Clock      ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+---------------+---------------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 46.95 MHz ( period = 21.300 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[5] ; address_in[5] ; None                        ; None                      ; 0.953 ns                ;
; N/A   ; 47.03 MHz ( period = 21.265 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; address_in[5] ; address_in[5] ; None                        ; None                      ; 0.918 ns                ;
; N/A   ; 47.17 MHz ( period = 21.202 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[5] ; address_in[5] ; None                        ; None                      ; 0.855 ns                ;
; N/A   ; 47.24 MHz ( period = 21.167 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; address_in[5] ; address_in[5] ; None                        ; None                      ; 0.820 ns                ;
; N/A   ; 47.24 MHz ( period = 21.167 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[5] ; address_in[5] ; None                        ; None                      ; 0.820 ns                ;
; N/A   ; 47.32 MHz ( period = 21.132 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; address_in[5] ; address_in[5] ; None                        ; None                      ; 0.785 ns                ;
; N/A   ; 47.32 MHz ( period = 21.132 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[5] ; address_in[5] ; None                        ; None                      ; 0.785 ns                ;
; N/A   ; 47.40 MHz ( period = 21.097 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; address_in[5] ; address_in[5] ; None                        ; None                      ; 0.750 ns                ;
; N/A   ; 47.40 MHz ( period = 21.097 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[5] ; address_in[5] ; None                        ; None                      ; 0.750 ns                ;
; N/A   ; 47.48 MHz ( period = 21.062 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; address_in[5] ; address_in[5] ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; 47.48 MHz ( period = 21.062 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[5] ; address_in[5] ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; 47.56 MHz ( period = 21.027 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; address_in[5] ; address_in[5] ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; 51.85 MHz ( period = 19.286 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; address_in[5] ; address_in[5] ; None                        ; None                      ; 1.228 ns                ;
; N/A   ; 52.80 MHz ( period = 18.941 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; address_in[5] ; address_in[5] ; None                        ; None                      ; 0.883 ns                ;
; N/A   ; 52.89 MHz ( period = 18.906 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; address_in[5] ; address_in[5] ; None                        ; None                      ; 0.848 ns                ;
; N/A   ; 52.99 MHz ( period = 18.871 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; address_in[5] ; address_in[5] ; None                        ; None                      ; 0.813 ns                ;
; N/A   ; 53.07 MHz ( period = 18.843 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; address_in[5] ; address_in[5] ; None                        ; None                      ; 0.785 ns                ;
; N/A   ; 53.09 MHz ( period = 18.836 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; address_in[5] ; address_in[5] ; None                        ; None                      ; 0.778 ns                ;
; N/A   ; 53.17 MHz ( period = 18.808 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; address_in[5] ; address_in[5] ; None                        ; None                      ; 0.750 ns                ;
; N/A   ; 53.17 MHz ( period = 18.808 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; address_in[5] ; address_in[5] ; None                        ; None                      ; 0.750 ns                ;
; N/A   ; 53.19 MHz ( period = 18.801 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; address_in[5] ; address_in[5] ; None                        ; None                      ; 0.743 ns                ;
; N/A   ; 53.27 MHz ( period = 18.773 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; address_in[5] ; address_in[5] ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; 53.27 MHz ( period = 18.773 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; address_in[5] ; address_in[5] ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; 53.27 MHz ( period = 18.773 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; address_in[5] ; address_in[5] ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; 53.37 MHz ( period = 18.738 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; address_in[5] ; address_in[5] ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; 53.37 MHz ( period = 18.738 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; address_in[5] ; address_in[5] ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; 53.37 MHz ( period = 18.738 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[5] ; address_in[5] ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; 53.37 MHz ( period = 18.738 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; address_in[5] ; address_in[5] ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; 53.37 MHz ( period = 18.738 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; address_in[5] ; address_in[5] ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; 53.57 MHz ( period = 18.667 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; address_in[5] ; address_in[5] ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; 53.57 MHz ( period = 18.667 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; address_in[5] ; address_in[5] ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; 53.57 MHz ( period = 18.667 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; address_in[5] ; address_in[5] ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; 53.57 MHz ( period = 18.667 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; address_in[5] ; address_in[5] ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; 53.57 MHz ( period = 18.667 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[5] ; address_in[5] ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; 53.57 MHz ( period = 18.667 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; address_in[5] ; address_in[5] ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; 53.57 MHz ( period = 18.667 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; address_in[5] ; address_in[5] ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; 53.92 MHz ( period = 18.546 ns )               ; inst36                                                                                                          ; inst36                                                                                                          ; address_in[5] ; address_in[5] ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; 53.92 MHz ( period = 18.546 ns )               ; inst48                                                                                                          ; inst48                                                                                                          ; address_in[5] ; address_in[5] ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; 143.35 MHz ( period = 6.976 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[5] ; address_in[5] ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; 144.82 MHz ( period = 6.905 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; address_in[5] ; address_in[5] ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; 144.82 MHz ( period = 6.905 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[5] ; address_in[5] ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CacheControlBlock:inst4|inst10                                                                                  ; CacheControlBlock:inst4|inst10                                                                                  ; address_in[5] ; address_in[5] ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CacheControlBlock:inst4|inst14                                                                                  ; CacheControlBlock:inst4|inst14                                                                                  ; address_in[5] ; address_in[5] ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CacheControlBlock:inst6|inst14                                                                                  ; CacheControlBlock:inst6|inst14                                                                                  ; address_in[5] ; address_in[5] ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CacheControlBlock:inst6|inst10                                                                                  ; CacheControlBlock:inst6|inst10                                                                                  ; address_in[5] ; address_in[5] ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CacheControlBlock:inst10|inst10                                                                                 ; CacheControlBlock:inst10|inst10                                                                                 ; address_in[5] ; address_in[5] ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CacheControlBlock:inst10|inst14                                                                                 ; CacheControlBlock:inst10|inst14                                                                                 ; address_in[5] ; address_in[5] ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CacheControlBlock:inst5|inst14                                                                                  ; CacheControlBlock:inst5|inst14                                                                                  ; address_in[5] ; address_in[5] ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CacheControlBlock:inst5|inst10                                                                                  ; CacheControlBlock:inst5|inst10                                                                                  ; address_in[5] ; address_in[5] ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CacheControlBlock:inst5|inst41                                                                                  ; CacheControlBlock:inst5|inst41                                                                                  ; address_in[5] ; address_in[5] ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CacheControlBlock:inst5|inst37                                                                                  ; CacheControlBlock:inst5|inst37                                                                                  ; address_in[5] ; address_in[5] ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CacheControlBlock:inst4|inst37                                                                                  ; CacheControlBlock:inst4|inst37                                                                                  ; address_in[5] ; address_in[5] ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CacheControlBlock:inst4|inst41                                                                                  ; CacheControlBlock:inst4|inst41                                                                                  ; address_in[5] ; address_in[5] ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CacheControlBlock:inst6|inst41                                                                                  ; CacheControlBlock:inst6|inst41                                                                                  ; address_in[5] ; address_in[5] ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CacheControlBlock:inst6|inst37                                                                                  ; CacheControlBlock:inst6|inst37                                                                                  ; address_in[5] ; address_in[5] ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CacheControlBlock:inst10|inst41                                                                                 ; CacheControlBlock:inst10|inst41                                                                                 ; address_in[5] ; address_in[5] ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CacheControlBlock:inst10|inst37                                                                                 ; CacheControlBlock:inst10|inst37                                                                                 ; address_in[5] ; address_in[5] ; None                        ; None                      ; 0.396 ns                ;
+-------+------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+---------------+---------------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'address_in[6]'                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+---------------+---------------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                                                                            ; To                                                                                                              ; From Clock    ; To Clock      ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+---------------+---------------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 47.05 MHz ( period = 21.254 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[6] ; address_in[6] ; None                        ; None                      ; 0.953 ns                ;
; N/A   ; 47.13 MHz ( period = 21.219 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; address_in[6] ; address_in[6] ; None                        ; None                      ; 0.918 ns                ;
; N/A   ; 47.27 MHz ( period = 21.156 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[6] ; address_in[6] ; None                        ; None                      ; 0.855 ns                ;
; N/A   ; 47.35 MHz ( period = 21.121 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; address_in[6] ; address_in[6] ; None                        ; None                      ; 0.820 ns                ;
; N/A   ; 47.35 MHz ( period = 21.121 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[6] ; address_in[6] ; None                        ; None                      ; 0.820 ns                ;
; N/A   ; 47.42 MHz ( period = 21.086 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; address_in[6] ; address_in[6] ; None                        ; None                      ; 0.785 ns                ;
; N/A   ; 47.42 MHz ( period = 21.086 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[6] ; address_in[6] ; None                        ; None                      ; 0.785 ns                ;
; N/A   ; 47.50 MHz ( period = 21.051 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; address_in[6] ; address_in[6] ; None                        ; None                      ; 0.750 ns                ;
; N/A   ; 47.50 MHz ( period = 21.051 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[6] ; address_in[6] ; None                        ; None                      ; 0.750 ns                ;
; N/A   ; 47.58 MHz ( period = 21.016 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; address_in[6] ; address_in[6] ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; 47.58 MHz ( period = 21.016 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[6] ; address_in[6] ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; 47.66 MHz ( period = 20.981 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; address_in[6] ; address_in[6] ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; 51.98 MHz ( period = 19.240 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; address_in[6] ; address_in[6] ; None                        ; None                      ; 1.228 ns                ;
; N/A   ; 52.92 MHz ( period = 18.895 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; address_in[6] ; address_in[6] ; None                        ; None                      ; 0.883 ns                ;
; N/A   ; 53.02 MHz ( period = 18.860 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; address_in[6] ; address_in[6] ; None                        ; None                      ; 0.848 ns                ;
; N/A   ; 53.12 MHz ( period = 18.825 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; address_in[6] ; address_in[6] ; None                        ; None                      ; 0.813 ns                ;
; N/A   ; 53.20 MHz ( period = 18.797 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; address_in[6] ; address_in[6] ; None                        ; None                      ; 0.785 ns                ;
; N/A   ; 53.22 MHz ( period = 18.790 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; address_in[6] ; address_in[6] ; None                        ; None                      ; 0.778 ns                ;
; N/A   ; 53.30 MHz ( period = 18.762 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; address_in[6] ; address_in[6] ; None                        ; None                      ; 0.750 ns                ;
; N/A   ; 53.30 MHz ( period = 18.762 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; address_in[6] ; address_in[6] ; None                        ; None                      ; 0.750 ns                ;
; N/A   ; 53.32 MHz ( period = 18.755 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; address_in[6] ; address_in[6] ; None                        ; None                      ; 0.743 ns                ;
; N/A   ; 53.40 MHz ( period = 18.727 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; address_in[6] ; address_in[6] ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; 53.40 MHz ( period = 18.727 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; address_in[6] ; address_in[6] ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; 53.40 MHz ( period = 18.727 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; address_in[6] ; address_in[6] ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; 53.50 MHz ( period = 18.692 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; address_in[6] ; address_in[6] ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; 53.50 MHz ( period = 18.692 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; address_in[6] ; address_in[6] ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; 53.50 MHz ( period = 18.692 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[6] ; address_in[6] ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; 53.50 MHz ( period = 18.692 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; address_in[6] ; address_in[6] ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; 53.50 MHz ( period = 18.692 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; address_in[6] ; address_in[6] ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; 53.70 MHz ( period = 18.621 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; address_in[6] ; address_in[6] ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; 53.70 MHz ( period = 18.621 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; address_in[6] ; address_in[6] ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; 53.70 MHz ( period = 18.621 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; address_in[6] ; address_in[6] ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; 53.70 MHz ( period = 18.621 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; address_in[6] ; address_in[6] ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; 53.70 MHz ( period = 18.621 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[6] ; address_in[6] ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; 53.70 MHz ( period = 18.621 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; address_in[6] ; address_in[6] ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; 53.70 MHz ( period = 18.621 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; address_in[6] ; address_in[6] ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; 54.05 MHz ( period = 18.500 ns )               ; inst36                                                                                                          ; inst36                                                                                                          ; address_in[6] ; address_in[6] ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; 54.05 MHz ( period = 18.500 ns )               ; inst48                                                                                                          ; inst48                                                                                                          ; address_in[6] ; address_in[6] ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; 135.74 MHz ( period = 7.367 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[6] ; address_in[6] ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; 137.06 MHz ( period = 7.296 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; address_in[6] ; address_in[6] ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; 137.06 MHz ( period = 7.296 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[6] ; address_in[6] ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CacheControlBlock:inst4|inst10                                                                                  ; CacheControlBlock:inst4|inst10                                                                                  ; address_in[6] ; address_in[6] ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CacheControlBlock:inst4|inst14                                                                                  ; CacheControlBlock:inst4|inst14                                                                                  ; address_in[6] ; address_in[6] ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CacheControlBlock:inst6|inst14                                                                                  ; CacheControlBlock:inst6|inst14                                                                                  ; address_in[6] ; address_in[6] ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CacheControlBlock:inst6|inst10                                                                                  ; CacheControlBlock:inst6|inst10                                                                                  ; address_in[6] ; address_in[6] ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CacheControlBlock:inst10|inst10                                                                                 ; CacheControlBlock:inst10|inst10                                                                                 ; address_in[6] ; address_in[6] ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CacheControlBlock:inst10|inst14                                                                                 ; CacheControlBlock:inst10|inst14                                                                                 ; address_in[6] ; address_in[6] ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CacheControlBlock:inst5|inst14                                                                                  ; CacheControlBlock:inst5|inst14                                                                                  ; address_in[6] ; address_in[6] ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CacheControlBlock:inst5|inst10                                                                                  ; CacheControlBlock:inst5|inst10                                                                                  ; address_in[6] ; address_in[6] ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CacheControlBlock:inst5|inst41                                                                                  ; CacheControlBlock:inst5|inst41                                                                                  ; address_in[6] ; address_in[6] ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CacheControlBlock:inst5|inst37                                                                                  ; CacheControlBlock:inst5|inst37                                                                                  ; address_in[6] ; address_in[6] ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CacheControlBlock:inst4|inst37                                                                                  ; CacheControlBlock:inst4|inst37                                                                                  ; address_in[6] ; address_in[6] ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CacheControlBlock:inst4|inst41                                                                                  ; CacheControlBlock:inst4|inst41                                                                                  ; address_in[6] ; address_in[6] ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CacheControlBlock:inst6|inst41                                                                                  ; CacheControlBlock:inst6|inst41                                                                                  ; address_in[6] ; address_in[6] ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CacheControlBlock:inst6|inst37                                                                                  ; CacheControlBlock:inst6|inst37                                                                                  ; address_in[6] ; address_in[6] ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CacheControlBlock:inst10|inst41                                                                                 ; CacheControlBlock:inst10|inst41                                                                                 ; address_in[6] ; address_in[6] ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CacheControlBlock:inst10|inst37                                                                                 ; CacheControlBlock:inst10|inst37                                                                                 ; address_in[6] ; address_in[6] ; None                        ; None                      ; 0.396 ns                ;
+-------+------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+---------------+---------------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'address_in[2]'                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+---------------+---------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                             ; To                                                                                                               ; From Clock    ; To Clock      ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+---------------+---------------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 27.31 MHz ( period = 36.612 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]  ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.953 ns                ;
; N/A                                     ; 27.34 MHz ( period = 36.577 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.918 ns                ;
; N/A                                     ; 27.39 MHz ( period = 36.514 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]  ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.855 ns                ;
; N/A                                     ; 27.41 MHz ( period = 36.479 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.820 ns                ;
; N/A                                     ; 27.41 MHz ( period = 36.479 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]  ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.820 ns                ;
; N/A                                     ; 27.44 MHz ( period = 36.444 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.785 ns                ;
; N/A                                     ; 27.44 MHz ( period = 36.444 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]  ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.785 ns                ;
; N/A                                     ; 27.47 MHz ( period = 36.409 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; 27.47 MHz ( period = 36.409 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]  ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; 27.49 MHz ( period = 36.374 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; 27.49 MHz ( period = 36.374 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]  ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; 27.52 MHz ( period = 36.339 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.680 ns                ;
; N/A                                     ; 28.90 MHz ( period = 34.598 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0]  ; address_in[2] ; address_in[2] ; None                        ; None                      ; 1.228 ns                ;
; N/A                                     ; 29.19 MHz ( period = 34.253 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5]  ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.883 ns                ;
; N/A                                     ; 29.22 MHz ( period = 34.218 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4]  ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.848 ns                ;
; N/A                                     ; 29.25 MHz ( period = 34.183 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3]  ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.813 ns                ;
; N/A                                     ; 29.28 MHz ( period = 34.155 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5]  ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.785 ns                ;
; N/A                                     ; 29.28 MHz ( period = 34.148 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2]  ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.778 ns                ;
; N/A                                     ; 29.31 MHz ( period = 34.120 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4]  ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; 29.31 MHz ( period = 34.120 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5]  ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; 29.31 MHz ( period = 34.113 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1]  ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.743 ns                ;
; N/A                                     ; 29.34 MHz ( period = 34.085 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3]  ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; 29.34 MHz ( period = 34.085 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4]  ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; 29.34 MHz ( period = 34.085 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5]  ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; 29.37 MHz ( period = 34.050 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2]  ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.680 ns                ;
; N/A                                     ; 29.37 MHz ( period = 34.050 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3]  ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.680 ns                ;
; N/A                                     ; 29.37 MHz ( period = 34.050 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]  ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.680 ns                ;
; N/A                                     ; 29.37 MHz ( period = 34.050 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4]  ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.680 ns                ;
; N/A                                     ; 29.37 MHz ( period = 34.050 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5]  ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.680 ns                ;
; N/A                                     ; 29.43 MHz ( period = 33.979 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1]  ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.609 ns                ;
; N/A                                     ; 29.43 MHz ( period = 33.979 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2]  ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.609 ns                ;
; N/A                                     ; 29.43 MHz ( period = 33.979 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3]  ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.609 ns                ;
; N/A                                     ; 29.43 MHz ( period = 33.979 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.609 ns                ;
; N/A                                     ; 29.43 MHz ( period = 33.979 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]  ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.609 ns                ;
; N/A                                     ; 29.43 MHz ( period = 33.979 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4]  ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.609 ns                ;
; N/A                                     ; 29.43 MHz ( period = 33.979 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5]  ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.609 ns                ;
; N/A                                     ; 30.23 MHz ( period = 33.083 ns )                    ; inst36                                                                                                           ; inst36                                                                                                           ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.488 ns                ;
; N/A                                     ; 30.23 MHz ( period = 33.083 ns )                    ; inst48                                                                                                           ; inst48                                                                                                           ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.488 ns                ;
; N/A                                     ; 41.85 MHz ( period = 23.896 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]  ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.680 ns                ;
; N/A                                     ; 41.97 MHz ( period = 23.825 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.609 ns                ;
; N/A                                     ; 41.97 MHz ( period = 23.825 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]  ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]  ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.609 ns                ;
; N/A                                     ; 53.84 MHz ( period = 18.573 ns )                    ; CacheControlBlock:inst5|inst10                                                                                   ; CacheControlBlock:inst5|inst10                                                                                   ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.396 ns                ;
; N/A                                     ; 53.94 MHz ( period = 18.540 ns )                    ; CacheControlBlock:inst10|inst10                                                                                  ; CacheControlBlock:inst10|inst10                                                                                  ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.488 ns                ;
; N/A                                     ; 54.00 MHz ( period = 18.519 ns )                    ; CacheControlBlock:inst5|inst41                                                                                   ; CacheControlBlock:inst5|inst41                                                                                   ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.396 ns                ;
; N/A                                     ; 54.02 MHz ( period = 18.512 ns )                    ; CacheControlBlock:inst10|inst41                                                                                  ; CacheControlBlock:inst10|inst41                                                                                  ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.396 ns                ;
; N/A                                     ; 54.57 MHz ( period = 18.325 ns )                    ; CacheControlBlock:inst4|inst14                                                                                   ; CacheControlBlock:inst4|inst14                                                                                   ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.488 ns                ;
; N/A                                     ; 54.60 MHz ( period = 18.316 ns )                    ; CacheControlBlock:inst5|inst14                                                                                   ; CacheControlBlock:inst5|inst14                                                                                   ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.396 ns                ;
; N/A                                     ; 54.62 MHz ( period = 18.308 ns )                    ; CacheControlBlock:inst6|inst14                                                                                   ; CacheControlBlock:inst6|inst14                                                                                   ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.488 ns                ;
; N/A                                     ; 54.90 MHz ( period = 18.214 ns )                    ; CacheControlBlock:inst6|inst10                                                                                   ; CacheControlBlock:inst6|inst10                                                                                   ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.488 ns                ;
; N/A                                     ; 55.08 MHz ( period = 18.155 ns )                    ; CacheControlBlock:inst4|inst41                                                                                   ; CacheControlBlock:inst4|inst41                                                                                   ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.396 ns                ;
; N/A                                     ; 55.14 MHz ( period = 18.135 ns )                    ; CacheControlBlock:inst4|inst10                                                                                   ; CacheControlBlock:inst4|inst10                                                                                   ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.488 ns                ;
; N/A                                     ; 55.17 MHz ( period = 18.126 ns )                    ; CacheControlBlock:inst10|inst14                                                                                  ; CacheControlBlock:inst10|inst14                                                                                  ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.488 ns                ;
; N/A                                     ; 55.31 MHz ( period = 18.079 ns )                    ; CacheControlBlock:inst6|inst41                                                                                   ; CacheControlBlock:inst6|inst41                                                                                   ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.396 ns                ;
; N/A                                     ; 55.63 MHz ( period = 17.976 ns )                    ; CacheControlBlock:inst5|inst37                                                                                   ; CacheControlBlock:inst5|inst37                                                                                   ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.396 ns                ;
; N/A                                     ; 55.66 MHz ( period = 17.966 ns )                    ; CacheControlBlock:inst10|inst37                                                                                  ; CacheControlBlock:inst10|inst37                                                                                  ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.396 ns                ;
; N/A                                     ; 56.67 MHz ( period = 17.646 ns )                    ; CacheControlBlock:inst4|inst37                                                                                   ; CacheControlBlock:inst4|inst37                                                                                   ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.396 ns                ;
; N/A                                     ; 56.69 MHz ( period = 17.641 ns )                    ; CacheControlBlock:inst6|inst37                                                                                   ; CacheControlBlock:inst6|inst37                                                                                   ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.396 ns                ;
; N/A                                     ; 292.23 MHz ( period = 3.422 ns )                    ; CacheControlBlock:inst10|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst10|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.855 ns                ;
; N/A                                     ; 295.25 MHz ( period = 3.387 ns )                    ; CacheControlBlock:inst10|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst10|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.820 ns                ;
; N/A                                     ; 297.18 MHz ( period = 3.365 ns )                    ; CacheControlBlock:inst10|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst10|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.855 ns                ;
; N/A                                     ; 298.33 MHz ( period = 3.352 ns )                    ; CacheControlBlock:inst10|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; CacheControlBlock:inst10|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.785 ns                ;
; N/A                                     ; 300.30 MHz ( period = 3.330 ns )                    ; CacheControlBlock:inst10|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst10|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.820 ns                ;
; N/A                                     ; 301.48 MHz ( period = 3.317 ns )                    ; CacheControlBlock:inst10|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; CacheControlBlock:inst10|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; 303.49 MHz ( period = 3.295 ns )                    ; CacheControlBlock:inst10|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; CacheControlBlock:inst10|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.785 ns                ;
; N/A                                     ; 304.69 MHz ( period = 3.282 ns )                    ; CacheControlBlock:inst10|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; CacheControlBlock:inst10|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; 306.75 MHz ( period = 3.260 ns )                    ; CacheControlBlock:inst10|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; CacheControlBlock:inst10|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; 307.98 MHz ( period = 3.247 ns )                    ; CacheControlBlock:inst10|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; CacheControlBlock:inst10|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.680 ns                ;
; N/A                                     ; 310.08 MHz ( period = 3.225 ns )                    ; CacheControlBlock:inst10|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; CacheControlBlock:inst10|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; 312.21 MHz ( period = 3.203 ns )                    ; CacheControlBlock:inst10|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst10|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.855 ns                ;
; N/A                                     ; 312.30 MHz ( period = 3.202 ns )                    ; CacheControlBlock:inst10|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst10|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.855 ns                ;
; N/A                                     ; 313.48 MHz ( period = 3.190 ns )                    ; CacheControlBlock:inst10|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; CacheControlBlock:inst10|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.680 ns                ;
; N/A                                     ; 315.66 MHz ( period = 3.168 ns )                    ; CacheControlBlock:inst10|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst10|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.820 ns                ;
; N/A                                     ; 315.76 MHz ( period = 3.167 ns )                    ; CacheControlBlock:inst10|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst10|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.820 ns                ;
; N/A                                     ; 319.18 MHz ( period = 3.133 ns )                    ; CacheControlBlock:inst10|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; CacheControlBlock:inst10|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.785 ns                ;
; N/A                                     ; 319.28 MHz ( period = 3.132 ns )                    ; CacheControlBlock:inst10|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; CacheControlBlock:inst10|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.785 ns                ;
; N/A                                     ; 322.79 MHz ( period = 3.098 ns )                    ; CacheControlBlock:inst10|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; CacheControlBlock:inst10|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; 322.89 MHz ( period = 3.097 ns )                    ; CacheControlBlock:inst10|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; CacheControlBlock:inst10|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; 322.89 MHz ( period = 3.097 ns )                    ; CacheControlBlock:inst5|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0]  ; CacheControlBlock:inst5|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.855 ns                ;
; N/A                                     ; 326.48 MHz ( period = 3.063 ns )                    ; CacheControlBlock:inst10|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; CacheControlBlock:inst10|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; 326.58 MHz ( period = 3.062 ns )                    ; CacheControlBlock:inst10|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; CacheControlBlock:inst10|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; 326.58 MHz ( period = 3.062 ns )                    ; CacheControlBlock:inst5|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1]  ; CacheControlBlock:inst5|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.820 ns                ;
; N/A                                     ; 328.62 MHz ( period = 3.043 ns )                    ; CacheControlBlock:inst6|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0]  ; CacheControlBlock:inst6|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.855 ns                ;
; N/A                                     ; 330.25 MHz ( period = 3.028 ns )                    ; CacheControlBlock:inst10|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; CacheControlBlock:inst10|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.680 ns                ;
; N/A                                     ; 330.36 MHz ( period = 3.027 ns )                    ; CacheControlBlock:inst10|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; CacheControlBlock:inst10|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.680 ns                ;
; N/A                                     ; 330.36 MHz ( period = 3.027 ns )                    ; CacheControlBlock:inst5|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2]  ; CacheControlBlock:inst5|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.785 ns                ;
; N/A                                     ; 332.45 MHz ( period = 3.008 ns )                    ; CacheControlBlock:inst6|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1]  ; CacheControlBlock:inst6|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.820 ns                ;
; N/A                                     ; 334.22 MHz ( period = 2.992 ns )                    ; CacheControlBlock:inst5|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3]  ; CacheControlBlock:inst5|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; 336.36 MHz ( period = 2.973 ns )                    ; CacheControlBlock:inst6|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2]  ; CacheControlBlock:inst6|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.785 ns                ;
; N/A                                     ; 337.84 MHz ( period = 2.960 ns )                    ; CacheControlBlock:inst6|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0]  ; CacheControlBlock:inst6|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.855 ns                ;
; N/A                                     ; 338.18 MHz ( period = 2.957 ns )                    ; CacheControlBlock:inst5|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4]  ; CacheControlBlock:inst5|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; 338.18 MHz ( period = 2.957 ns )                    ; CacheControlBlock:inst5|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0]  ; CacheControlBlock:inst5|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]  ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.890 ns                ;
; N/A                                     ; 340.37 MHz ( period = 2.938 ns )                    ; CacheControlBlock:inst6|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3]  ; CacheControlBlock:inst6|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; 340.72 MHz ( period = 2.935 ns )                    ; CacheControlBlock:inst6|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0]  ; CacheControlBlock:inst6|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.855 ns                ;
; N/A                                     ; 341.88 MHz ( period = 2.925 ns )                    ; CacheControlBlock:inst6|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1]  ; CacheControlBlock:inst6|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.820 ns                ;
; N/A                                     ; 342.23 MHz ( period = 2.922 ns )                    ; CacheControlBlock:inst5|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0]  ; CacheControlBlock:inst5|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.855 ns                ;
; N/A                                     ; 342.23 MHz ( period = 2.922 ns )                    ; CacheControlBlock:inst5|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5]  ; CacheControlBlock:inst5|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.680 ns                ;
; N/A                                     ; 342.23 MHz ( period = 2.922 ns )                    ; CacheControlBlock:inst5|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1]  ; CacheControlBlock:inst5|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]  ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.855 ns                ;
; N/A                                     ; 344.47 MHz ( period = 2.903 ns )                    ; CacheControlBlock:inst6|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4]  ; CacheControlBlock:inst6|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; 344.83 MHz ( period = 2.900 ns )                    ; CacheControlBlock:inst6|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1]  ; CacheControlBlock:inst6|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.820 ns                ;
; N/A                                     ; 346.02 MHz ( period = 2.890 ns )                    ; CacheControlBlock:inst6|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2]  ; CacheControlBlock:inst6|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.785 ns                ;
; N/A                                     ; 346.38 MHz ( period = 2.887 ns )                    ; CacheControlBlock:inst5|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1]  ; CacheControlBlock:inst5|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.820 ns                ;
; N/A                                     ; 346.38 MHz ( period = 2.887 ns )                    ; CacheControlBlock:inst5|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2]  ; CacheControlBlock:inst5|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]  ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.820 ns                ;
; N/A                                     ; 348.68 MHz ( period = 2.868 ns )                    ; CacheControlBlock:inst6|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5]  ; CacheControlBlock:inst6|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.680 ns                ;
; N/A                                     ; 349.04 MHz ( period = 2.865 ns )                    ; CacheControlBlock:inst6|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2]  ; CacheControlBlock:inst6|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.785 ns                ;
; N/A                                     ; 349.41 MHz ( period = 2.862 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0]  ; CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]  ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.890 ns                ;
; N/A                                     ; 350.26 MHz ( period = 2.855 ns )                    ; CacheControlBlock:inst6|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3]  ; CacheControlBlock:inst6|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; 350.63 MHz ( period = 2.852 ns )                    ; CacheControlBlock:inst5|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2]  ; CacheControlBlock:inst5|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.785 ns                ;
; N/A                                     ; 350.63 MHz ( period = 2.852 ns )                    ; CacheControlBlock:inst5|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3]  ; CacheControlBlock:inst5|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]  ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.785 ns                ;
; N/A                                     ; 353.36 MHz ( period = 2.830 ns )                    ; CacheControlBlock:inst6|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3]  ; CacheControlBlock:inst6|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; 353.73 MHz ( period = 2.827 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0]  ; CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.855 ns                ;
; N/A                                     ; 353.73 MHz ( period = 2.827 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1]  ; CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]  ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.855 ns                ;
; N/A                                     ; 354.61 MHz ( period = 2.820 ns )                    ; CacheControlBlock:inst6|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4]  ; CacheControlBlock:inst6|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; 354.61 MHz ( period = 2.820 ns )                    ; CacheControlBlock:inst6|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0]  ; CacheControlBlock:inst6|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.855 ns                ;
; N/A                                     ; 354.99 MHz ( period = 2.817 ns )                    ; CacheControlBlock:inst5|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3]  ; CacheControlBlock:inst5|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; 354.99 MHz ( period = 2.817 ns )                    ; CacheControlBlock:inst5|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4]  ; CacheControlBlock:inst5|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]  ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; 357.78 MHz ( period = 2.795 ns )                    ; CacheControlBlock:inst6|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4]  ; CacheControlBlock:inst6|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; 358.17 MHz ( period = 2.792 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1]  ; CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.820 ns                ;
; N/A                                     ; 358.17 MHz ( period = 2.792 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2]  ; CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]  ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.820 ns                ;
; N/A                                     ; 359.07 MHz ( period = 2.785 ns )                    ; CacheControlBlock:inst6|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5]  ; CacheControlBlock:inst6|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.680 ns                ;
; N/A                                     ; 359.07 MHz ( period = 2.785 ns )                    ; CacheControlBlock:inst6|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1]  ; CacheControlBlock:inst6|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.820 ns                ;
; N/A                                     ; 359.45 MHz ( period = 2.782 ns )                    ; CacheControlBlock:inst5|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4]  ; CacheControlBlock:inst5|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; 359.45 MHz ( period = 2.782 ns )                    ; CacheControlBlock:inst5|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5]  ; CacheControlBlock:inst5|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]  ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; 362.32 MHz ( period = 2.760 ns )                    ; CacheControlBlock:inst6|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5]  ; CacheControlBlock:inst6|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.680 ns                ;
; N/A                                     ; 362.71 MHz ( period = 2.757 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2]  ; CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.785 ns                ;
; N/A                                     ; 362.71 MHz ( period = 2.757 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3]  ; CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]  ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.785 ns                ;
; N/A                                     ; 363.64 MHz ( period = 2.750 ns )                    ; CacheControlBlock:inst6|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2]  ; CacheControlBlock:inst6|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.785 ns                ;
; N/A                                     ; 364.03 MHz ( period = 2.747 ns )                    ; CacheControlBlock:inst5|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5]  ; CacheControlBlock:inst5|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.680 ns                ;
; N/A                                     ; 367.38 MHz ( period = 2.722 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3]  ; CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; 367.38 MHz ( period = 2.722 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4]  ; CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]  ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; 368.32 MHz ( period = 2.715 ns )                    ; CacheControlBlock:inst6|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3]  ; CacheControlBlock:inst6|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; 372.16 MHz ( period = 2.687 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4]  ; CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; 372.16 MHz ( period = 2.687 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5]  ; CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]  ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; 373.13 MHz ( period = 2.680 ns )                    ; CacheControlBlock:inst6|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4]  ; CacheControlBlock:inst6|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; 377.07 MHz ( period = 2.652 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5]  ; CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.680 ns                ;
; N/A                                     ; 378.07 MHz ( period = 2.645 ns )                    ; CacheControlBlock:inst6|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5]  ; CacheControlBlock:inst6|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.680 ns                ;
; N/A                                     ; 386.85 MHz ( period = 2.585 ns )                    ; CacheControlBlock:inst5|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0]  ; CacheControlBlock:inst5|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]  ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.890 ns                ;
; N/A                                     ; 392.16 MHz ( period = 2.550 ns )                    ; CacheControlBlock:inst5|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0]  ; CacheControlBlock:inst5|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.855 ns                ;
; N/A                                     ; 392.16 MHz ( period = 2.550 ns )                    ; CacheControlBlock:inst5|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1]  ; CacheControlBlock:inst5|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]  ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.855 ns                ;
; N/A                                     ; 397.61 MHz ( period = 2.515 ns )                    ; CacheControlBlock:inst5|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1]  ; CacheControlBlock:inst5|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.820 ns                ;
; N/A                                     ; 397.61 MHz ( period = 2.515 ns )                    ; CacheControlBlock:inst5|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2]  ; CacheControlBlock:inst5|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]  ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.820 ns                ;
; N/A                                     ; 403.23 MHz ( period = 2.480 ns )                    ; CacheControlBlock:inst5|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2]  ; CacheControlBlock:inst5|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.785 ns                ;
; N/A                                     ; 403.23 MHz ( period = 2.480 ns )                    ; CacheControlBlock:inst5|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3]  ; CacheControlBlock:inst5|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]  ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.785 ns                ;
; N/A                                     ; 409.00 MHz ( period = 2.445 ns )                    ; CacheControlBlock:inst5|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3]  ; CacheControlBlock:inst5|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; 409.00 MHz ( period = 2.445 ns )                    ; CacheControlBlock:inst5|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4]  ; CacheControlBlock:inst5|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]  ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; 413.91 MHz ( period = 2.416 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0]  ; CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]  ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.890 ns                ;
; N/A                                     ; 414.94 MHz ( period = 2.410 ns )                    ; CacheControlBlock:inst5|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4]  ; CacheControlBlock:inst5|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; 414.94 MHz ( period = 2.410 ns )                    ; CacheControlBlock:inst5|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5]  ; CacheControlBlock:inst5|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]  ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; 419.99 MHz ( period = 2.381 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0]  ; CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.855 ns                ;
; N/A                                     ; 419.99 MHz ( period = 2.381 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1]  ; CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]  ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.855 ns                ;
; N/A                                     ; 421.05 MHz ( period = 2.375 ns )                    ; CacheControlBlock:inst5|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5]  ; CacheControlBlock:inst5|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.680 ns                ;
; N/A                                     ; 426.26 MHz ( period = 2.346 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1]  ; CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.820 ns                ;
; N/A                                     ; 426.26 MHz ( period = 2.346 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2]  ; CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]  ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.820 ns                ;
; N/A                                     ; 432.71 MHz ( period = 2.311 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2]  ; CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.785 ns                ;
; N/A                                     ; 432.71 MHz ( period = 2.311 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3]  ; CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]  ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.785 ns                ;
; N/A                                     ; 439.37 MHz ( period = 2.276 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3]  ; CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; 439.37 MHz ( period = 2.276 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4]  ; CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]  ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; 446.23 MHz ( period = 2.241 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4]  ; CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; 446.23 MHz ( period = 2.241 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5]  ; CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]  ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; 453.31 MHz ( period = 2.206 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5]  ; CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.680 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst5|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1]  ; CacheControlBlock:inst5|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2]  ; address_in[2] ; address_in[2] ; None                        ; None                      ; 1.432 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst5|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1]  ; CacheControlBlock:inst5|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4]  ; address_in[2] ; address_in[2] ; None                        ; None                      ; 1.431 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst5|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1]  ; CacheControlBlock:inst5|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3]  ; address_in[2] ; address_in[2] ; None                        ; None                      ; 1.399 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst5|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0]  ; CacheControlBlock:inst5|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2]  ; address_in[2] ; address_in[2] ; None                        ; None                      ; 1.336 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst5|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0]  ; CacheControlBlock:inst5|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4]  ; address_in[2] ; address_in[2] ; None                        ; None                      ; 1.335 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst5|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1]  ; CacheControlBlock:inst5|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1]  ; address_in[2] ; address_in[2] ; None                        ; None                      ; 1.309 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst5|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0]  ; CacheControlBlock:inst5|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3]  ; address_in[2] ; address_in[2] ; None                        ; None                      ; 1.303 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst5|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2]  ; CacheControlBlock:inst5|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4]  ; address_in[2] ; address_in[2] ; None                        ; None                      ; 1.271 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst5|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2]  ; CacheControlBlock:inst5|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2]  ; address_in[2] ; address_in[2] ; None                        ; None                      ; 1.244 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst5|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2]  ; CacheControlBlock:inst5|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3]  ; address_in[2] ; address_in[2] ; None                        ; None                      ; 1.239 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst5|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0]  ; CacheControlBlock:inst5|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0]  ; address_in[2] ; address_in[2] ; None                        ; None                      ; 1.235 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst5|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0]  ; CacheControlBlock:inst5|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1]  ; address_in[2] ; address_in[2] ; None                        ; None                      ; 1.235 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst5|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3]  ; CacheControlBlock:inst5|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4]  ; address_in[2] ; address_in[2] ; None                        ; None                      ; 1.232 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst5|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4]  ; CacheControlBlock:inst5|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4]  ; address_in[2] ; address_in[2] ; None                        ; None                      ; 1.218 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst5|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3]  ; CacheControlBlock:inst5|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3]  ; address_in[2] ; address_in[2] ; None                        ; None                      ; 1.172 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst5|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1]  ; CacheControlBlock:inst5|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]  ; address_in[2] ; address_in[2] ; None                        ; None                      ; 1.062 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst5|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1]  ; CacheControlBlock:inst5|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; address_in[2] ; address_in[2] ; None                        ; None                      ; 1.027 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst5|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1]  ; CacheControlBlock:inst5|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5]  ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.992 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst5|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0]  ; CacheControlBlock:inst5|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]  ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.966 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst5|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0]  ; CacheControlBlock:inst5|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.931 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst5|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2]  ; CacheControlBlock:inst5|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]  ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.902 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst5|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0]  ; CacheControlBlock:inst5|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5]  ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.896 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst5|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0]  ; CacheControlBlock:inst5|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]  ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.890 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst10|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst10|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.890 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst10|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst10|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.890 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst10|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst10|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.890 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst10|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst10|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.890 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0]  ; CacheControlBlock:inst6|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]  ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.890 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0]  ; CacheControlBlock:inst6|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]  ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.890 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0]  ; CacheControlBlock:inst6|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]  ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.890 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0]  ; CacheControlBlock:inst6|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]  ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.890 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst5|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4]  ; CacheControlBlock:inst5|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]  ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.871 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst5|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2]  ; CacheControlBlock:inst5|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.867 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst5|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3]  ; CacheControlBlock:inst5|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]  ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.863 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst10|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst10|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.855 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst10|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst10|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.855 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst10|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst10|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.855 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst10|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst10|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.855 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1]  ; CacheControlBlock:inst6|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]  ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.855 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1]  ; CacheControlBlock:inst6|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]  ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.855 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1]  ; CacheControlBlock:inst6|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]  ; address_in[2] ; address_in[2] ; None                        ; None                      ; 0.855 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                  ;                                                                                                                  ;               ;               ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+---------------+---------------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'address_in[1]'                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+---------------+---------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                             ; To                                                                                                               ; From Clock    ; To Clock      ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+---------------+---------------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 27.37 MHz ( period = 36.543 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]  ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.953 ns                ;
; N/A                                     ; 27.39 MHz ( period = 36.508 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.918 ns                ;
; N/A                                     ; 27.44 MHz ( period = 36.445 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]  ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.855 ns                ;
; N/A                                     ; 27.46 MHz ( period = 36.410 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.820 ns                ;
; N/A                                     ; 27.46 MHz ( period = 36.410 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]  ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.820 ns                ;
; N/A                                     ; 27.49 MHz ( period = 36.375 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.785 ns                ;
; N/A                                     ; 27.49 MHz ( period = 36.375 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]  ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.785 ns                ;
; N/A                                     ; 27.52 MHz ( period = 36.340 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; 27.52 MHz ( period = 36.340 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]  ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; 27.54 MHz ( period = 36.305 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; 27.54 MHz ( period = 36.305 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]  ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; 27.57 MHz ( period = 36.270 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.680 ns                ;
; N/A                                     ; 28.96 MHz ( period = 34.529 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0]  ; address_in[1] ; address_in[1] ; None                        ; None                      ; 1.228 ns                ;
; N/A                                     ; 29.25 MHz ( period = 34.184 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5]  ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.883 ns                ;
; N/A                                     ; 29.28 MHz ( period = 34.149 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4]  ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.848 ns                ;
; N/A                                     ; 29.31 MHz ( period = 34.114 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3]  ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.813 ns                ;
; N/A                                     ; 29.34 MHz ( period = 34.086 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5]  ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.785 ns                ;
; N/A                                     ; 29.34 MHz ( period = 34.079 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2]  ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.778 ns                ;
; N/A                                     ; 29.37 MHz ( period = 34.051 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4]  ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; 29.37 MHz ( period = 34.051 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5]  ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; 29.37 MHz ( period = 34.044 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1]  ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.743 ns                ;
; N/A                                     ; 29.40 MHz ( period = 34.016 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3]  ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; 29.40 MHz ( period = 34.016 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4]  ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; 29.40 MHz ( period = 34.016 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5]  ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; 29.43 MHz ( period = 33.981 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2]  ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.680 ns                ;
; N/A                                     ; 29.43 MHz ( period = 33.981 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3]  ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.680 ns                ;
; N/A                                     ; 29.43 MHz ( period = 33.981 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]  ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.680 ns                ;
; N/A                                     ; 29.43 MHz ( period = 33.981 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4]  ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.680 ns                ;
; N/A                                     ; 29.43 MHz ( period = 33.981 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5]  ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.680 ns                ;
; N/A                                     ; 29.49 MHz ( period = 33.910 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1]  ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.609 ns                ;
; N/A                                     ; 29.49 MHz ( period = 33.910 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2]  ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.609 ns                ;
; N/A                                     ; 29.49 MHz ( period = 33.910 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3]  ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.609 ns                ;
; N/A                                     ; 29.49 MHz ( period = 33.910 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.609 ns                ;
; N/A                                     ; 29.49 MHz ( period = 33.910 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]  ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.609 ns                ;
; N/A                                     ; 29.49 MHz ( period = 33.910 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4]  ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.609 ns                ;
; N/A                                     ; 29.49 MHz ( period = 33.910 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5]  ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.609 ns                ;
; N/A                                     ; 30.58 MHz ( period = 32.697 ns )                    ; inst48                                                                                                           ; inst48                                                                                                           ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.488 ns                ;
; N/A                                     ; 30.63 MHz ( period = 32.649 ns )                    ; inst36                                                                                                           ; inst36                                                                                                           ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.488 ns                ;
; N/A                                     ; 41.92 MHz ( period = 23.854 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]  ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.680 ns                ;
; N/A                                     ; 42.05 MHz ( period = 23.783 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.609 ns                ;
; N/A                                     ; 42.05 MHz ( period = 23.783 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]  ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]  ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.609 ns                ;
; N/A                                     ; 53.96 MHz ( period = 18.531 ns )                    ; CacheControlBlock:inst5|inst10                                                                                   ; CacheControlBlock:inst5|inst10                                                                                   ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.396 ns                ;
; N/A                                     ; 54.00 MHz ( period = 18.519 ns )                    ; CacheControlBlock:inst5|inst41                                                                                   ; CacheControlBlock:inst5|inst41                                                                                   ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.396 ns                ;
; N/A                                     ; 54.02 MHz ( period = 18.512 ns )                    ; CacheControlBlock:inst10|inst41                                                                                  ; CacheControlBlock:inst10|inst41                                                                                  ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.396 ns                ;
; N/A                                     ; 54.06 MHz ( period = 18.498 ns )                    ; CacheControlBlock:inst10|inst10                                                                                  ; CacheControlBlock:inst10|inst10                                                                                  ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.488 ns                ;
; N/A                                     ; 54.78 MHz ( period = 18.256 ns )                    ; CacheControlBlock:inst4|inst14                                                                                   ; CacheControlBlock:inst4|inst14                                                                                   ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.488 ns                ;
; N/A                                     ; 54.80 MHz ( period = 18.247 ns )                    ; CacheControlBlock:inst5|inst14                                                                                   ; CacheControlBlock:inst5|inst14                                                                                   ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.396 ns                ;
; N/A                                     ; 54.83 MHz ( period = 18.239 ns )                    ; CacheControlBlock:inst6|inst14                                                                                   ; CacheControlBlock:inst6|inst14                                                                                   ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.488 ns                ;
; N/A                                     ; 55.03 MHz ( period = 18.172 ns )                    ; CacheControlBlock:inst6|inst10                                                                                   ; CacheControlBlock:inst6|inst10                                                                                   ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.488 ns                ;
; N/A                                     ; 55.08 MHz ( period = 18.155 ns )                    ; CacheControlBlock:inst4|inst41                                                                                   ; CacheControlBlock:inst4|inst41                                                                                   ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.396 ns                ;
; N/A                                     ; 55.24 MHz ( period = 18.104 ns )                    ; CacheControlBlock:inst5|inst37                                                                                   ; CacheControlBlock:inst5|inst37                                                                                   ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.396 ns                ;
; N/A                                     ; 55.27 MHz ( period = 18.094 ns )                    ; CacheControlBlock:inst10|inst37                                                                                  ; CacheControlBlock:inst10|inst37                                                                                  ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.396 ns                ;
; N/A                                     ; 55.27 MHz ( period = 18.093 ns )                    ; CacheControlBlock:inst4|inst10                                                                                   ; CacheControlBlock:inst4|inst10                                                                                   ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.488 ns                ;
; N/A                                     ; 55.31 MHz ( period = 18.079 ns )                    ; CacheControlBlock:inst6|inst41                                                                                   ; CacheControlBlock:inst6|inst41                                                                                   ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.396 ns                ;
; N/A                                     ; 55.38 MHz ( period = 18.057 ns )                    ; CacheControlBlock:inst10|inst14                                                                                  ; CacheControlBlock:inst10|inst14                                                                                  ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.488 ns                ;
; N/A                                     ; 56.26 MHz ( period = 17.774 ns )                    ; CacheControlBlock:inst4|inst37                                                                                   ; CacheControlBlock:inst4|inst37                                                                                   ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.396 ns                ;
; N/A                                     ; 56.28 MHz ( period = 17.769 ns )                    ; CacheControlBlock:inst6|inst37                                                                                   ; CacheControlBlock:inst6|inst37                                                                                   ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.396 ns                ;
; N/A                                     ; 292.23 MHz ( period = 3.422 ns )                    ; CacheControlBlock:inst10|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst10|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.855 ns                ;
; N/A                                     ; 295.25 MHz ( period = 3.387 ns )                    ; CacheControlBlock:inst10|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst10|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.820 ns                ;
; N/A                                     ; 297.18 MHz ( period = 3.365 ns )                    ; CacheControlBlock:inst10|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst10|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.855 ns                ;
; N/A                                     ; 298.33 MHz ( period = 3.352 ns )                    ; CacheControlBlock:inst10|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; CacheControlBlock:inst10|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.785 ns                ;
; N/A                                     ; 300.30 MHz ( period = 3.330 ns )                    ; CacheControlBlock:inst10|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst10|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.820 ns                ;
; N/A                                     ; 301.48 MHz ( period = 3.317 ns )                    ; CacheControlBlock:inst10|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; CacheControlBlock:inst10|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; 303.49 MHz ( period = 3.295 ns )                    ; CacheControlBlock:inst10|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; CacheControlBlock:inst10|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.785 ns                ;
; N/A                                     ; 304.69 MHz ( period = 3.282 ns )                    ; CacheControlBlock:inst10|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; CacheControlBlock:inst10|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; 306.75 MHz ( period = 3.260 ns )                    ; CacheControlBlock:inst10|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; CacheControlBlock:inst10|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; 307.98 MHz ( period = 3.247 ns )                    ; CacheControlBlock:inst10|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; CacheControlBlock:inst10|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.680 ns                ;
; N/A                                     ; 310.08 MHz ( period = 3.225 ns )                    ; CacheControlBlock:inst10|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; CacheControlBlock:inst10|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; 312.21 MHz ( period = 3.203 ns )                    ; CacheControlBlock:inst10|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst10|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.855 ns                ;
; N/A                                     ; 312.30 MHz ( period = 3.202 ns )                    ; CacheControlBlock:inst10|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst10|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.855 ns                ;
; N/A                                     ; 313.48 MHz ( period = 3.190 ns )                    ; CacheControlBlock:inst10|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; CacheControlBlock:inst10|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.680 ns                ;
; N/A                                     ; 315.66 MHz ( period = 3.168 ns )                    ; CacheControlBlock:inst10|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst10|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.820 ns                ;
; N/A                                     ; 315.76 MHz ( period = 3.167 ns )                    ; CacheControlBlock:inst10|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst10|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.820 ns                ;
; N/A                                     ; 319.18 MHz ( period = 3.133 ns )                    ; CacheControlBlock:inst10|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; CacheControlBlock:inst10|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.785 ns                ;
; N/A                                     ; 319.28 MHz ( period = 3.132 ns )                    ; CacheControlBlock:inst10|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; CacheControlBlock:inst10|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.785 ns                ;
; N/A                                     ; 322.79 MHz ( period = 3.098 ns )                    ; CacheControlBlock:inst10|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; CacheControlBlock:inst10|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; 322.89 MHz ( period = 3.097 ns )                    ; CacheControlBlock:inst10|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; CacheControlBlock:inst10|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; 322.89 MHz ( period = 3.097 ns )                    ; CacheControlBlock:inst5|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0]  ; CacheControlBlock:inst5|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.855 ns                ;
; N/A                                     ; 326.48 MHz ( period = 3.063 ns )                    ; CacheControlBlock:inst10|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; CacheControlBlock:inst10|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; 326.58 MHz ( period = 3.062 ns )                    ; CacheControlBlock:inst10|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; CacheControlBlock:inst10|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; 326.58 MHz ( period = 3.062 ns )                    ; CacheControlBlock:inst5|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1]  ; CacheControlBlock:inst5|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.820 ns                ;
; N/A                                     ; 328.62 MHz ( period = 3.043 ns )                    ; CacheControlBlock:inst6|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0]  ; CacheControlBlock:inst6|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.855 ns                ;
; N/A                                     ; 330.25 MHz ( period = 3.028 ns )                    ; CacheControlBlock:inst10|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; CacheControlBlock:inst10|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.680 ns                ;
; N/A                                     ; 330.36 MHz ( period = 3.027 ns )                    ; CacheControlBlock:inst10|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; CacheControlBlock:inst10|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.680 ns                ;
; N/A                                     ; 330.36 MHz ( period = 3.027 ns )                    ; CacheControlBlock:inst5|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2]  ; CacheControlBlock:inst5|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.785 ns                ;
; N/A                                     ; 332.45 MHz ( period = 3.008 ns )                    ; CacheControlBlock:inst6|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1]  ; CacheControlBlock:inst6|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.820 ns                ;
; N/A                                     ; 334.22 MHz ( period = 2.992 ns )                    ; CacheControlBlock:inst5|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3]  ; CacheControlBlock:inst5|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; 336.36 MHz ( period = 2.973 ns )                    ; CacheControlBlock:inst6|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2]  ; CacheControlBlock:inst6|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.785 ns                ;
; N/A                                     ; 337.84 MHz ( period = 2.960 ns )                    ; CacheControlBlock:inst6|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0]  ; CacheControlBlock:inst6|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.855 ns                ;
; N/A                                     ; 338.18 MHz ( period = 2.957 ns )                    ; CacheControlBlock:inst5|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4]  ; CacheControlBlock:inst5|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; 338.18 MHz ( period = 2.957 ns )                    ; CacheControlBlock:inst5|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0]  ; CacheControlBlock:inst5|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]  ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.890 ns                ;
; N/A                                     ; 340.37 MHz ( period = 2.938 ns )                    ; CacheControlBlock:inst6|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3]  ; CacheControlBlock:inst6|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; 340.72 MHz ( period = 2.935 ns )                    ; CacheControlBlock:inst6|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0]  ; CacheControlBlock:inst6|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.855 ns                ;
; N/A                                     ; 341.88 MHz ( period = 2.925 ns )                    ; CacheControlBlock:inst6|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1]  ; CacheControlBlock:inst6|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.820 ns                ;
; N/A                                     ; 342.23 MHz ( period = 2.922 ns )                    ; CacheControlBlock:inst5|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0]  ; CacheControlBlock:inst5|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.855 ns                ;
; N/A                                     ; 342.23 MHz ( period = 2.922 ns )                    ; CacheControlBlock:inst5|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5]  ; CacheControlBlock:inst5|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.680 ns                ;
; N/A                                     ; 342.23 MHz ( period = 2.922 ns )                    ; CacheControlBlock:inst5|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1]  ; CacheControlBlock:inst5|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]  ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.855 ns                ;
; N/A                                     ; 344.47 MHz ( period = 2.903 ns )                    ; CacheControlBlock:inst6|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4]  ; CacheControlBlock:inst6|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; 344.83 MHz ( period = 2.900 ns )                    ; CacheControlBlock:inst6|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1]  ; CacheControlBlock:inst6|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.820 ns                ;
; N/A                                     ; 346.02 MHz ( period = 2.890 ns )                    ; CacheControlBlock:inst6|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2]  ; CacheControlBlock:inst6|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.785 ns                ;
; N/A                                     ; 346.38 MHz ( period = 2.887 ns )                    ; CacheControlBlock:inst5|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1]  ; CacheControlBlock:inst5|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.820 ns                ;
; N/A                                     ; 346.38 MHz ( period = 2.887 ns )                    ; CacheControlBlock:inst5|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2]  ; CacheControlBlock:inst5|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]  ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.820 ns                ;
; N/A                                     ; 348.68 MHz ( period = 2.868 ns )                    ; CacheControlBlock:inst6|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5]  ; CacheControlBlock:inst6|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.680 ns                ;
; N/A                                     ; 349.04 MHz ( period = 2.865 ns )                    ; CacheControlBlock:inst6|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2]  ; CacheControlBlock:inst6|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.785 ns                ;
; N/A                                     ; 349.41 MHz ( period = 2.862 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0]  ; CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]  ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.890 ns                ;
; N/A                                     ; 350.26 MHz ( period = 2.855 ns )                    ; CacheControlBlock:inst6|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3]  ; CacheControlBlock:inst6|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; 350.63 MHz ( period = 2.852 ns )                    ; CacheControlBlock:inst5|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2]  ; CacheControlBlock:inst5|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.785 ns                ;
; N/A                                     ; 350.63 MHz ( period = 2.852 ns )                    ; CacheControlBlock:inst5|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3]  ; CacheControlBlock:inst5|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]  ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.785 ns                ;
; N/A                                     ; 353.36 MHz ( period = 2.830 ns )                    ; CacheControlBlock:inst6|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3]  ; CacheControlBlock:inst6|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; 353.73 MHz ( period = 2.827 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0]  ; CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.855 ns                ;
; N/A                                     ; 353.73 MHz ( period = 2.827 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1]  ; CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]  ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.855 ns                ;
; N/A                                     ; 354.61 MHz ( period = 2.820 ns )                    ; CacheControlBlock:inst6|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4]  ; CacheControlBlock:inst6|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; 354.61 MHz ( period = 2.820 ns )                    ; CacheControlBlock:inst6|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0]  ; CacheControlBlock:inst6|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.855 ns                ;
; N/A                                     ; 354.99 MHz ( period = 2.817 ns )                    ; CacheControlBlock:inst5|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3]  ; CacheControlBlock:inst5|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; 354.99 MHz ( period = 2.817 ns )                    ; CacheControlBlock:inst5|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4]  ; CacheControlBlock:inst5|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]  ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; 357.78 MHz ( period = 2.795 ns )                    ; CacheControlBlock:inst6|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4]  ; CacheControlBlock:inst6|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; 358.17 MHz ( period = 2.792 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1]  ; CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.820 ns                ;
; N/A                                     ; 358.17 MHz ( period = 2.792 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2]  ; CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]  ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.820 ns                ;
; N/A                                     ; 359.07 MHz ( period = 2.785 ns )                    ; CacheControlBlock:inst6|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5]  ; CacheControlBlock:inst6|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.680 ns                ;
; N/A                                     ; 359.07 MHz ( period = 2.785 ns )                    ; CacheControlBlock:inst6|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1]  ; CacheControlBlock:inst6|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.820 ns                ;
; N/A                                     ; 359.45 MHz ( period = 2.782 ns )                    ; CacheControlBlock:inst5|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4]  ; CacheControlBlock:inst5|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; 359.45 MHz ( period = 2.782 ns )                    ; CacheControlBlock:inst5|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5]  ; CacheControlBlock:inst5|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]  ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; 362.32 MHz ( period = 2.760 ns )                    ; CacheControlBlock:inst6|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5]  ; CacheControlBlock:inst6|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.680 ns                ;
; N/A                                     ; 362.71 MHz ( period = 2.757 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2]  ; CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.785 ns                ;
; N/A                                     ; 362.71 MHz ( period = 2.757 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3]  ; CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]  ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.785 ns                ;
; N/A                                     ; 363.64 MHz ( period = 2.750 ns )                    ; CacheControlBlock:inst6|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2]  ; CacheControlBlock:inst6|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.785 ns                ;
; N/A                                     ; 364.03 MHz ( period = 2.747 ns )                    ; CacheControlBlock:inst5|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5]  ; CacheControlBlock:inst5|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.680 ns                ;
; N/A                                     ; 367.38 MHz ( period = 2.722 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3]  ; CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; 367.38 MHz ( period = 2.722 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4]  ; CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]  ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; 368.32 MHz ( period = 2.715 ns )                    ; CacheControlBlock:inst6|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3]  ; CacheControlBlock:inst6|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; 372.16 MHz ( period = 2.687 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4]  ; CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; 372.16 MHz ( period = 2.687 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5]  ; CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]  ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; 373.13 MHz ( period = 2.680 ns )                    ; CacheControlBlock:inst6|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4]  ; CacheControlBlock:inst6|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; 377.07 MHz ( period = 2.652 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5]  ; CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.680 ns                ;
; N/A                                     ; 378.07 MHz ( period = 2.645 ns )                    ; CacheControlBlock:inst6|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5]  ; CacheControlBlock:inst6|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.680 ns                ;
; N/A                                     ; 386.85 MHz ( period = 2.585 ns )                    ; CacheControlBlock:inst5|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0]  ; CacheControlBlock:inst5|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]  ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.890 ns                ;
; N/A                                     ; 392.16 MHz ( period = 2.550 ns )                    ; CacheControlBlock:inst5|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0]  ; CacheControlBlock:inst5|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.855 ns                ;
; N/A                                     ; 392.16 MHz ( period = 2.550 ns )                    ; CacheControlBlock:inst5|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1]  ; CacheControlBlock:inst5|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]  ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.855 ns                ;
; N/A                                     ; 397.61 MHz ( period = 2.515 ns )                    ; CacheControlBlock:inst5|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1]  ; CacheControlBlock:inst5|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.820 ns                ;
; N/A                                     ; 397.61 MHz ( period = 2.515 ns )                    ; CacheControlBlock:inst5|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2]  ; CacheControlBlock:inst5|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]  ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.820 ns                ;
; N/A                                     ; 403.23 MHz ( period = 2.480 ns )                    ; CacheControlBlock:inst5|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2]  ; CacheControlBlock:inst5|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.785 ns                ;
; N/A                                     ; 403.23 MHz ( period = 2.480 ns )                    ; CacheControlBlock:inst5|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3]  ; CacheControlBlock:inst5|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]  ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.785 ns                ;
; N/A                                     ; 409.00 MHz ( period = 2.445 ns )                    ; CacheControlBlock:inst5|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3]  ; CacheControlBlock:inst5|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; 409.00 MHz ( period = 2.445 ns )                    ; CacheControlBlock:inst5|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4]  ; CacheControlBlock:inst5|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]  ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; 413.91 MHz ( period = 2.416 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0]  ; CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]  ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.890 ns                ;
; N/A                                     ; 414.94 MHz ( period = 2.410 ns )                    ; CacheControlBlock:inst5|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4]  ; CacheControlBlock:inst5|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; 414.94 MHz ( period = 2.410 ns )                    ; CacheControlBlock:inst5|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5]  ; CacheControlBlock:inst5|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]  ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; 419.99 MHz ( period = 2.381 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0]  ; CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.855 ns                ;
; N/A                                     ; 419.99 MHz ( period = 2.381 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1]  ; CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]  ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.855 ns                ;
; N/A                                     ; 421.05 MHz ( period = 2.375 ns )                    ; CacheControlBlock:inst5|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5]  ; CacheControlBlock:inst5|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.680 ns                ;
; N/A                                     ; 426.26 MHz ( period = 2.346 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1]  ; CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.820 ns                ;
; N/A                                     ; 426.26 MHz ( period = 2.346 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2]  ; CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]  ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.820 ns                ;
; N/A                                     ; 432.71 MHz ( period = 2.311 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2]  ; CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.785 ns                ;
; N/A                                     ; 432.71 MHz ( period = 2.311 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3]  ; CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]  ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.785 ns                ;
; N/A                                     ; 439.37 MHz ( period = 2.276 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3]  ; CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; 439.37 MHz ( period = 2.276 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4]  ; CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]  ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; 446.23 MHz ( period = 2.241 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4]  ; CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; 446.23 MHz ( period = 2.241 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5]  ; CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]  ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; 453.31 MHz ( period = 2.206 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5]  ; CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.680 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst5|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1]  ; CacheControlBlock:inst5|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2]  ; address_in[1] ; address_in[1] ; None                        ; None                      ; 1.432 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst5|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1]  ; CacheControlBlock:inst5|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4]  ; address_in[1] ; address_in[1] ; None                        ; None                      ; 1.431 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst5|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1]  ; CacheControlBlock:inst5|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3]  ; address_in[1] ; address_in[1] ; None                        ; None                      ; 1.399 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst5|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0]  ; CacheControlBlock:inst5|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2]  ; address_in[1] ; address_in[1] ; None                        ; None                      ; 1.336 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst5|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0]  ; CacheControlBlock:inst5|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4]  ; address_in[1] ; address_in[1] ; None                        ; None                      ; 1.335 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst5|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1]  ; CacheControlBlock:inst5|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1]  ; address_in[1] ; address_in[1] ; None                        ; None                      ; 1.309 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst5|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0]  ; CacheControlBlock:inst5|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3]  ; address_in[1] ; address_in[1] ; None                        ; None                      ; 1.303 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst5|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2]  ; CacheControlBlock:inst5|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4]  ; address_in[1] ; address_in[1] ; None                        ; None                      ; 1.271 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst5|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2]  ; CacheControlBlock:inst5|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2]  ; address_in[1] ; address_in[1] ; None                        ; None                      ; 1.244 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst5|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2]  ; CacheControlBlock:inst5|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3]  ; address_in[1] ; address_in[1] ; None                        ; None                      ; 1.239 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst5|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0]  ; CacheControlBlock:inst5|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0]  ; address_in[1] ; address_in[1] ; None                        ; None                      ; 1.235 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst5|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0]  ; CacheControlBlock:inst5|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1]  ; address_in[1] ; address_in[1] ; None                        ; None                      ; 1.235 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst5|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3]  ; CacheControlBlock:inst5|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4]  ; address_in[1] ; address_in[1] ; None                        ; None                      ; 1.232 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst5|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4]  ; CacheControlBlock:inst5|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4]  ; address_in[1] ; address_in[1] ; None                        ; None                      ; 1.218 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst5|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3]  ; CacheControlBlock:inst5|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3]  ; address_in[1] ; address_in[1] ; None                        ; None                      ; 1.172 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst5|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1]  ; CacheControlBlock:inst5|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]  ; address_in[1] ; address_in[1] ; None                        ; None                      ; 1.062 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst5|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1]  ; CacheControlBlock:inst5|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; address_in[1] ; address_in[1] ; None                        ; None                      ; 1.027 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst5|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1]  ; CacheControlBlock:inst5|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5]  ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.992 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst5|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0]  ; CacheControlBlock:inst5|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]  ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.966 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst5|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0]  ; CacheControlBlock:inst5|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.931 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst5|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2]  ; CacheControlBlock:inst5|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]  ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.902 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst5|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0]  ; CacheControlBlock:inst5|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5]  ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.896 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst5|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0]  ; CacheControlBlock:inst5|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]  ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.890 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst10|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst10|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.890 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst10|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst10|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.890 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst10|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst10|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.890 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst10|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst10|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.890 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0]  ; CacheControlBlock:inst6|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]  ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.890 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0]  ; CacheControlBlock:inst6|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]  ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.890 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0]  ; CacheControlBlock:inst6|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]  ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.890 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0]  ; CacheControlBlock:inst6|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]  ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.890 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst5|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4]  ; CacheControlBlock:inst5|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]  ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.871 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst5|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2]  ; CacheControlBlock:inst5|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.867 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst5|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3]  ; CacheControlBlock:inst5|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]  ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.863 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst10|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst10|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.855 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst10|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst10|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.855 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst10|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst10|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.855 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst10|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst10|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.855 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1]  ; CacheControlBlock:inst6|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]  ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.855 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1]  ; CacheControlBlock:inst6|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]  ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.855 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1]  ; CacheControlBlock:inst6|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]  ; address_in[1] ; address_in[1] ; None                        ; None                      ; 0.855 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                  ;                                                                                                                  ;               ;               ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+---------------+---------------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'write'                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                             ; To                                                                                                               ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 27.57 MHz ( period = 36.276 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]  ; write      ; write    ; None                        ; None                      ; 0.953 ns                ;
; N/A                                     ; 27.59 MHz ( period = 36.241 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; write      ; write    ; None                        ; None                      ; 0.918 ns                ;
; N/A                                     ; 27.64 MHz ( period = 36.178 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]  ; write      ; write    ; None                        ; None                      ; 0.855 ns                ;
; N/A                                     ; 27.67 MHz ( period = 36.143 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; write      ; write    ; None                        ; None                      ; 0.820 ns                ;
; N/A                                     ; 27.67 MHz ( period = 36.143 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]  ; write      ; write    ; None                        ; None                      ; 0.820 ns                ;
; N/A                                     ; 27.69 MHz ( period = 36.108 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; write      ; write    ; None                        ; None                      ; 0.785 ns                ;
; N/A                                     ; 27.69 MHz ( period = 36.108 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]  ; write      ; write    ; None                        ; None                      ; 0.785 ns                ;
; N/A                                     ; 27.72 MHz ( period = 36.073 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; write      ; write    ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; 27.72 MHz ( period = 36.073 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]  ; write      ; write    ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; 27.75 MHz ( period = 36.038 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; write      ; write    ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; 27.75 MHz ( period = 36.038 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]  ; write      ; write    ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; 27.78 MHz ( period = 36.003 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; write      ; write    ; None                        ; None                      ; 0.680 ns                ;
; N/A                                     ; 29.19 MHz ( period = 34.262 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0]  ; write      ; write    ; None                        ; None                      ; 1.228 ns                ;
; N/A                                     ; 29.21 MHz ( period = 34.238 ns )                    ; inst48                                                                                                           ; inst48                                                                                                           ; write      ; write    ; None                        ; None                      ; 0.488 ns                ;
; N/A                                     ; 29.48 MHz ( period = 33.917 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5]  ; write      ; write    ; None                        ; None                      ; 0.883 ns                ;
; N/A                                     ; 29.49 MHz ( period = 33.914 ns )                    ; inst36                                                                                                           ; inst36                                                                                                           ; write      ; write    ; None                        ; None                      ; 0.488 ns                ;
; N/A                                     ; 29.51 MHz ( period = 33.882 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4]  ; write      ; write    ; None                        ; None                      ; 0.848 ns                ;
; N/A                                     ; 29.54 MHz ( period = 33.847 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3]  ; write      ; write    ; None                        ; None                      ; 0.813 ns                ;
; N/A                                     ; 29.57 MHz ( period = 33.819 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5]  ; write      ; write    ; None                        ; None                      ; 0.785 ns                ;
; N/A                                     ; 29.58 MHz ( period = 33.812 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2]  ; write      ; write    ; None                        ; None                      ; 0.778 ns                ;
; N/A                                     ; 29.60 MHz ( period = 33.784 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4]  ; write      ; write    ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; 29.60 MHz ( period = 33.784 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5]  ; write      ; write    ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; 29.61 MHz ( period = 33.777 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1]  ; write      ; write    ; None                        ; None                      ; 0.743 ns                ;
; N/A                                     ; 29.63 MHz ( period = 33.749 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3]  ; write      ; write    ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; 29.63 MHz ( period = 33.749 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4]  ; write      ; write    ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; 29.63 MHz ( period = 33.749 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5]  ; write      ; write    ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; 29.66 MHz ( period = 33.714 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2]  ; write      ; write    ; None                        ; None                      ; 0.680 ns                ;
; N/A                                     ; 29.66 MHz ( period = 33.714 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3]  ; write      ; write    ; None                        ; None                      ; 0.680 ns                ;
; N/A                                     ; 29.66 MHz ( period = 33.714 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]  ; write      ; write    ; None                        ; None                      ; 0.680 ns                ;
; N/A                                     ; 29.66 MHz ( period = 33.714 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4]  ; write      ; write    ; None                        ; None                      ; 0.680 ns                ;
; N/A                                     ; 29.66 MHz ( period = 33.714 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5]  ; write      ; write    ; None                        ; None                      ; 0.680 ns                ;
; N/A                                     ; 29.72 MHz ( period = 33.643 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1]  ; write      ; write    ; None                        ; None                      ; 0.609 ns                ;
; N/A                                     ; 29.72 MHz ( period = 33.643 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2]  ; write      ; write    ; None                        ; None                      ; 0.609 ns                ;
; N/A                                     ; 29.72 MHz ( period = 33.643 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3]  ; write      ; write    ; None                        ; None                      ; 0.609 ns                ;
; N/A                                     ; 29.72 MHz ( period = 33.643 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; write      ; write    ; None                        ; None                      ; 0.609 ns                ;
; N/A                                     ; 29.72 MHz ( period = 33.643 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]  ; write      ; write    ; None                        ; None                      ; 0.609 ns                ;
; N/A                                     ; 29.72 MHz ( period = 33.643 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4]  ; write      ; write    ; None                        ; None                      ; 0.609 ns                ;
; N/A                                     ; 29.72 MHz ( period = 33.643 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5]  ; write      ; write    ; None                        ; None                      ; 0.609 ns                ;
; N/A                                     ; 41.29 MHz ( period = 24.220 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]  ; write      ; write    ; None                        ; None                      ; 0.680 ns                ;
; N/A                                     ; 41.41 MHz ( period = 24.149 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; write      ; write    ; None                        ; None                      ; 0.609 ns                ;
; N/A                                     ; 41.41 MHz ( period = 24.149 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]  ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]  ; write      ; write    ; None                        ; None                      ; 0.609 ns                ;
; N/A                                     ; 59.10 MHz ( period = 16.921 ns )                    ; CacheControlBlock:inst5|inst14                                                                                   ; CacheControlBlock:inst5|inst14                                                                                   ; write      ; write    ; None                        ; None                      ; 0.396 ns                ;
; N/A                                     ; 59.10 MHz ( period = 16.921 ns )                    ; CacheControlBlock:inst5|inst10                                                                                   ; CacheControlBlock:inst5|inst10                                                                                   ; write      ; write    ; None                        ; None                      ; 0.396 ns                ;
; N/A                                     ; 59.13 MHz ( period = 16.912 ns )                    ; CacheControlBlock:inst5|inst41                                                                                   ; CacheControlBlock:inst5|inst41                                                                                   ; write      ; write    ; None                        ; None                      ; 0.396 ns                ;
; N/A                                     ; 59.13 MHz ( period = 16.912 ns )                    ; CacheControlBlock:inst5|inst37                                                                                   ; CacheControlBlock:inst5|inst37                                                                                   ; write      ; write    ; None                        ; None                      ; 0.396 ns                ;
; N/A                                     ; 59.17 MHz ( period = 16.901 ns )                    ; CacheControlBlock:inst10|inst41                                                                                  ; CacheControlBlock:inst10|inst41                                                                                  ; write      ; write    ; None                        ; None                      ; 0.396 ns                ;
; N/A                                     ; 59.17 MHz ( period = 16.901 ns )                    ; CacheControlBlock:inst10|inst37                                                                                  ; CacheControlBlock:inst10|inst37                                                                                  ; write      ; write    ; None                        ; None                      ; 0.396 ns                ;
; N/A                                     ; 59.22 MHz ( period = 16.886 ns )                    ; CacheControlBlock:inst10|inst10                                                                                  ; CacheControlBlock:inst10|inst10                                                                                  ; write      ; write    ; None                        ; None                      ; 0.488 ns                ;
; N/A                                     ; 59.22 MHz ( period = 16.886 ns )                    ; CacheControlBlock:inst10|inst14                                                                                  ; CacheControlBlock:inst10|inst14                                                                                  ; write      ; write    ; None                        ; None                      ; 0.488 ns                ;
; N/A                                     ; 59.28 MHz ( period = 16.870 ns )                    ; CacheControlBlock:inst4|inst10                                                                                   ; CacheControlBlock:inst4|inst10                                                                                   ; write      ; write    ; None                        ; None                      ; 0.488 ns                ;
; N/A                                     ; 59.28 MHz ( period = 16.870 ns )                    ; CacheControlBlock:inst4|inst14                                                                                   ; CacheControlBlock:inst4|inst14                                                                                   ; write      ; write    ; None                        ; None                      ; 0.488 ns                ;
; N/A                                     ; 59.80 MHz ( period = 16.722 ns )                    ; CacheControlBlock:inst6|inst14                                                                                   ; CacheControlBlock:inst6|inst14                                                                                   ; write      ; write    ; None                        ; None                      ; 0.488 ns                ;
; N/A                                     ; 59.80 MHz ( period = 16.722 ns )                    ; CacheControlBlock:inst6|inst10                                                                                   ; CacheControlBlock:inst6|inst10                                                                                   ; write      ; write    ; None                        ; None                      ; 0.488 ns                ;
; N/A                                     ; 59.98 MHz ( period = 16.672 ns )                    ; CacheControlBlock:inst4|inst37                                                                                   ; CacheControlBlock:inst4|inst37                                                                                   ; write      ; write    ; None                        ; None                      ; 0.396 ns                ;
; N/A                                     ; 59.98 MHz ( period = 16.672 ns )                    ; CacheControlBlock:inst4|inst41                                                                                   ; CacheControlBlock:inst4|inst41                                                                                   ; write      ; write    ; None                        ; None                      ; 0.396 ns                ;
; N/A                                     ; 60.19 MHz ( period = 16.613 ns )                    ; CacheControlBlock:inst6|inst41                                                                                   ; CacheControlBlock:inst6|inst41                                                                                   ; write      ; write    ; None                        ; None                      ; 0.396 ns                ;
; N/A                                     ; 60.19 MHz ( period = 16.613 ns )                    ; CacheControlBlock:inst6|inst37                                                                                   ; CacheControlBlock:inst6|inst37                                                                                   ; write      ; write    ; None                        ; None                      ; 0.396 ns                ;
; N/A                                     ; 292.23 MHz ( period = 3.422 ns )                    ; CacheControlBlock:inst10|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst10|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; write      ; write    ; None                        ; None                      ; 0.855 ns                ;
; N/A                                     ; 295.25 MHz ( period = 3.387 ns )                    ; CacheControlBlock:inst10|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst10|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; write      ; write    ; None                        ; None                      ; 0.820 ns                ;
; N/A                                     ; 297.18 MHz ( period = 3.365 ns )                    ; CacheControlBlock:inst10|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst10|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; write      ; write    ; None                        ; None                      ; 0.855 ns                ;
; N/A                                     ; 298.33 MHz ( period = 3.352 ns )                    ; CacheControlBlock:inst10|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; CacheControlBlock:inst10|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; write      ; write    ; None                        ; None                      ; 0.785 ns                ;
; N/A                                     ; 300.30 MHz ( period = 3.330 ns )                    ; CacheControlBlock:inst10|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst10|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; write      ; write    ; None                        ; None                      ; 0.820 ns                ;
; N/A                                     ; 301.48 MHz ( period = 3.317 ns )                    ; CacheControlBlock:inst10|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; CacheControlBlock:inst10|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; write      ; write    ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; 303.49 MHz ( period = 3.295 ns )                    ; CacheControlBlock:inst10|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; CacheControlBlock:inst10|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; write      ; write    ; None                        ; None                      ; 0.785 ns                ;
; N/A                                     ; 304.69 MHz ( period = 3.282 ns )                    ; CacheControlBlock:inst10|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; CacheControlBlock:inst10|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; write      ; write    ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; 306.75 MHz ( period = 3.260 ns )                    ; CacheControlBlock:inst10|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; CacheControlBlock:inst10|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; write      ; write    ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; 307.98 MHz ( period = 3.247 ns )                    ; CacheControlBlock:inst10|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; CacheControlBlock:inst10|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; write      ; write    ; None                        ; None                      ; 0.680 ns                ;
; N/A                                     ; 310.08 MHz ( period = 3.225 ns )                    ; CacheControlBlock:inst10|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; CacheControlBlock:inst10|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; write      ; write    ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; 312.21 MHz ( period = 3.203 ns )                    ; CacheControlBlock:inst10|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst10|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; write      ; write    ; None                        ; None                      ; 0.855 ns                ;
; N/A                                     ; 312.30 MHz ( period = 3.202 ns )                    ; CacheControlBlock:inst10|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst10|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; write      ; write    ; None                        ; None                      ; 0.855 ns                ;
; N/A                                     ; 313.48 MHz ( period = 3.190 ns )                    ; CacheControlBlock:inst10|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; CacheControlBlock:inst10|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; write      ; write    ; None                        ; None                      ; 0.680 ns                ;
; N/A                                     ; 315.66 MHz ( period = 3.168 ns )                    ; CacheControlBlock:inst10|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst10|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; write      ; write    ; None                        ; None                      ; 0.820 ns                ;
; N/A                                     ; 315.76 MHz ( period = 3.167 ns )                    ; CacheControlBlock:inst10|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst10|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; write      ; write    ; None                        ; None                      ; 0.820 ns                ;
; N/A                                     ; 319.18 MHz ( period = 3.133 ns )                    ; CacheControlBlock:inst10|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; CacheControlBlock:inst10|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; write      ; write    ; None                        ; None                      ; 0.785 ns                ;
; N/A                                     ; 319.28 MHz ( period = 3.132 ns )                    ; CacheControlBlock:inst10|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; CacheControlBlock:inst10|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; write      ; write    ; None                        ; None                      ; 0.785 ns                ;
; N/A                                     ; 322.79 MHz ( period = 3.098 ns )                    ; CacheControlBlock:inst10|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; CacheControlBlock:inst10|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; write      ; write    ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; 322.89 MHz ( period = 3.097 ns )                    ; CacheControlBlock:inst10|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; CacheControlBlock:inst10|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; write      ; write    ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; 322.89 MHz ( period = 3.097 ns )                    ; CacheControlBlock:inst5|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0]  ; CacheControlBlock:inst5|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; write      ; write    ; None                        ; None                      ; 0.855 ns                ;
; N/A                                     ; 326.48 MHz ( period = 3.063 ns )                    ; CacheControlBlock:inst10|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; CacheControlBlock:inst10|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; write      ; write    ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; 326.58 MHz ( period = 3.062 ns )                    ; CacheControlBlock:inst10|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; CacheControlBlock:inst10|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; write      ; write    ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; 326.58 MHz ( period = 3.062 ns )                    ; CacheControlBlock:inst5|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1]  ; CacheControlBlock:inst5|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; write      ; write    ; None                        ; None                      ; 0.820 ns                ;
; N/A                                     ; 328.62 MHz ( period = 3.043 ns )                    ; CacheControlBlock:inst6|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0]  ; CacheControlBlock:inst6|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; write      ; write    ; None                        ; None                      ; 0.855 ns                ;
; N/A                                     ; 330.25 MHz ( period = 3.028 ns )                    ; CacheControlBlock:inst10|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; CacheControlBlock:inst10|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; write      ; write    ; None                        ; None                      ; 0.680 ns                ;
; N/A                                     ; 330.36 MHz ( period = 3.027 ns )                    ; CacheControlBlock:inst10|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; CacheControlBlock:inst10|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; write      ; write    ; None                        ; None                      ; 0.680 ns                ;
; N/A                                     ; 330.36 MHz ( period = 3.027 ns )                    ; CacheControlBlock:inst5|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2]  ; CacheControlBlock:inst5|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; write      ; write    ; None                        ; None                      ; 0.785 ns                ;
; N/A                                     ; 332.45 MHz ( period = 3.008 ns )                    ; CacheControlBlock:inst6|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1]  ; CacheControlBlock:inst6|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; write      ; write    ; None                        ; None                      ; 0.820 ns                ;
; N/A                                     ; 334.22 MHz ( period = 2.992 ns )                    ; CacheControlBlock:inst5|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3]  ; CacheControlBlock:inst5|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; write      ; write    ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; 336.36 MHz ( period = 2.973 ns )                    ; CacheControlBlock:inst6|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2]  ; CacheControlBlock:inst6|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; write      ; write    ; None                        ; None                      ; 0.785 ns                ;
; N/A                                     ; 337.84 MHz ( period = 2.960 ns )                    ; CacheControlBlock:inst6|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0]  ; CacheControlBlock:inst6|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; write      ; write    ; None                        ; None                      ; 0.855 ns                ;
; N/A                                     ; 338.18 MHz ( period = 2.957 ns )                    ; CacheControlBlock:inst5|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4]  ; CacheControlBlock:inst5|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; write      ; write    ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; 338.18 MHz ( period = 2.957 ns )                    ; CacheControlBlock:inst5|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0]  ; CacheControlBlock:inst5|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]  ; write      ; write    ; None                        ; None                      ; 0.890 ns                ;
; N/A                                     ; 340.37 MHz ( period = 2.938 ns )                    ; CacheControlBlock:inst6|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3]  ; CacheControlBlock:inst6|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; write      ; write    ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; 340.72 MHz ( period = 2.935 ns )                    ; CacheControlBlock:inst6|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0]  ; CacheControlBlock:inst6|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; write      ; write    ; None                        ; None                      ; 0.855 ns                ;
; N/A                                     ; 341.88 MHz ( period = 2.925 ns )                    ; CacheControlBlock:inst6|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1]  ; CacheControlBlock:inst6|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; write      ; write    ; None                        ; None                      ; 0.820 ns                ;
; N/A                                     ; 342.23 MHz ( period = 2.922 ns )                    ; CacheControlBlock:inst5|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0]  ; CacheControlBlock:inst5|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; write      ; write    ; None                        ; None                      ; 0.855 ns                ;
; N/A                                     ; 342.23 MHz ( period = 2.922 ns )                    ; CacheControlBlock:inst5|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5]  ; CacheControlBlock:inst5|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; write      ; write    ; None                        ; None                      ; 0.680 ns                ;
; N/A                                     ; 342.23 MHz ( period = 2.922 ns )                    ; CacheControlBlock:inst5|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1]  ; CacheControlBlock:inst5|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]  ; write      ; write    ; None                        ; None                      ; 0.855 ns                ;
; N/A                                     ; 344.47 MHz ( period = 2.903 ns )                    ; CacheControlBlock:inst6|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4]  ; CacheControlBlock:inst6|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; write      ; write    ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; 344.83 MHz ( period = 2.900 ns )                    ; CacheControlBlock:inst6|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1]  ; CacheControlBlock:inst6|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; write      ; write    ; None                        ; None                      ; 0.820 ns                ;
; N/A                                     ; 346.02 MHz ( period = 2.890 ns )                    ; CacheControlBlock:inst6|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2]  ; CacheControlBlock:inst6|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; write      ; write    ; None                        ; None                      ; 0.785 ns                ;
; N/A                                     ; 346.38 MHz ( period = 2.887 ns )                    ; CacheControlBlock:inst5|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1]  ; CacheControlBlock:inst5|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; write      ; write    ; None                        ; None                      ; 0.820 ns                ;
; N/A                                     ; 346.38 MHz ( period = 2.887 ns )                    ; CacheControlBlock:inst5|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2]  ; CacheControlBlock:inst5|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]  ; write      ; write    ; None                        ; None                      ; 0.820 ns                ;
; N/A                                     ; 348.68 MHz ( period = 2.868 ns )                    ; CacheControlBlock:inst6|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5]  ; CacheControlBlock:inst6|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; write      ; write    ; None                        ; None                      ; 0.680 ns                ;
; N/A                                     ; 349.04 MHz ( period = 2.865 ns )                    ; CacheControlBlock:inst6|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2]  ; CacheControlBlock:inst6|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; write      ; write    ; None                        ; None                      ; 0.785 ns                ;
; N/A                                     ; 349.41 MHz ( period = 2.862 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0]  ; CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]  ; write      ; write    ; None                        ; None                      ; 0.890 ns                ;
; N/A                                     ; 350.26 MHz ( period = 2.855 ns )                    ; CacheControlBlock:inst6|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3]  ; CacheControlBlock:inst6|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; write      ; write    ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; 350.63 MHz ( period = 2.852 ns )                    ; CacheControlBlock:inst5|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2]  ; CacheControlBlock:inst5|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; write      ; write    ; None                        ; None                      ; 0.785 ns                ;
; N/A                                     ; 350.63 MHz ( period = 2.852 ns )                    ; CacheControlBlock:inst5|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3]  ; CacheControlBlock:inst5|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]  ; write      ; write    ; None                        ; None                      ; 0.785 ns                ;
; N/A                                     ; 353.36 MHz ( period = 2.830 ns )                    ; CacheControlBlock:inst6|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3]  ; CacheControlBlock:inst6|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; write      ; write    ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; 353.73 MHz ( period = 2.827 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0]  ; CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; write      ; write    ; None                        ; None                      ; 0.855 ns                ;
; N/A                                     ; 353.73 MHz ( period = 2.827 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1]  ; CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]  ; write      ; write    ; None                        ; None                      ; 0.855 ns                ;
; N/A                                     ; 354.61 MHz ( period = 2.820 ns )                    ; CacheControlBlock:inst6|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4]  ; CacheControlBlock:inst6|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; write      ; write    ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; 354.61 MHz ( period = 2.820 ns )                    ; CacheControlBlock:inst6|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0]  ; CacheControlBlock:inst6|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; write      ; write    ; None                        ; None                      ; 0.855 ns                ;
; N/A                                     ; 354.99 MHz ( period = 2.817 ns )                    ; CacheControlBlock:inst5|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3]  ; CacheControlBlock:inst5|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; write      ; write    ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; 354.99 MHz ( period = 2.817 ns )                    ; CacheControlBlock:inst5|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4]  ; CacheControlBlock:inst5|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]  ; write      ; write    ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; 357.78 MHz ( period = 2.795 ns )                    ; CacheControlBlock:inst6|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4]  ; CacheControlBlock:inst6|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; write      ; write    ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; 358.17 MHz ( period = 2.792 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1]  ; CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; write      ; write    ; None                        ; None                      ; 0.820 ns                ;
; N/A                                     ; 358.17 MHz ( period = 2.792 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2]  ; CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]  ; write      ; write    ; None                        ; None                      ; 0.820 ns                ;
; N/A                                     ; 359.07 MHz ( period = 2.785 ns )                    ; CacheControlBlock:inst6|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5]  ; CacheControlBlock:inst6|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; write      ; write    ; None                        ; None                      ; 0.680 ns                ;
; N/A                                     ; 359.07 MHz ( period = 2.785 ns )                    ; CacheControlBlock:inst6|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1]  ; CacheControlBlock:inst6|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; write      ; write    ; None                        ; None                      ; 0.820 ns                ;
; N/A                                     ; 359.45 MHz ( period = 2.782 ns )                    ; CacheControlBlock:inst5|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4]  ; CacheControlBlock:inst5|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; write      ; write    ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; 359.45 MHz ( period = 2.782 ns )                    ; CacheControlBlock:inst5|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5]  ; CacheControlBlock:inst5|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]  ; write      ; write    ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; 362.32 MHz ( period = 2.760 ns )                    ; CacheControlBlock:inst6|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5]  ; CacheControlBlock:inst6|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; write      ; write    ; None                        ; None                      ; 0.680 ns                ;
; N/A                                     ; 362.71 MHz ( period = 2.757 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2]  ; CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; write      ; write    ; None                        ; None                      ; 0.785 ns                ;
; N/A                                     ; 362.71 MHz ( period = 2.757 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3]  ; CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]  ; write      ; write    ; None                        ; None                      ; 0.785 ns                ;
; N/A                                     ; 363.64 MHz ( period = 2.750 ns )                    ; CacheControlBlock:inst6|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2]  ; CacheControlBlock:inst6|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; write      ; write    ; None                        ; None                      ; 0.785 ns                ;
; N/A                                     ; 364.03 MHz ( period = 2.747 ns )                    ; CacheControlBlock:inst5|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5]  ; CacheControlBlock:inst5|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; write      ; write    ; None                        ; None                      ; 0.680 ns                ;
; N/A                                     ; 367.38 MHz ( period = 2.722 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3]  ; CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; write      ; write    ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; 367.38 MHz ( period = 2.722 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4]  ; CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]  ; write      ; write    ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; 368.32 MHz ( period = 2.715 ns )                    ; CacheControlBlock:inst6|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3]  ; CacheControlBlock:inst6|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; write      ; write    ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; 372.16 MHz ( period = 2.687 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4]  ; CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; write      ; write    ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; 372.16 MHz ( period = 2.687 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5]  ; CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]  ; write      ; write    ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; 373.13 MHz ( period = 2.680 ns )                    ; CacheControlBlock:inst6|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4]  ; CacheControlBlock:inst6|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; write      ; write    ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; 377.07 MHz ( period = 2.652 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5]  ; CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; write      ; write    ; None                        ; None                      ; 0.680 ns                ;
; N/A                                     ; 378.07 MHz ( period = 2.645 ns )                    ; CacheControlBlock:inst6|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5]  ; CacheControlBlock:inst6|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; write      ; write    ; None                        ; None                      ; 0.680 ns                ;
; N/A                                     ; 386.85 MHz ( period = 2.585 ns )                    ; CacheControlBlock:inst5|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0]  ; CacheControlBlock:inst5|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]  ; write      ; write    ; None                        ; None                      ; 0.890 ns                ;
; N/A                                     ; 392.16 MHz ( period = 2.550 ns )                    ; CacheControlBlock:inst5|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0]  ; CacheControlBlock:inst5|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; write      ; write    ; None                        ; None                      ; 0.855 ns                ;
; N/A                                     ; 392.16 MHz ( period = 2.550 ns )                    ; CacheControlBlock:inst5|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1]  ; CacheControlBlock:inst5|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]  ; write      ; write    ; None                        ; None                      ; 0.855 ns                ;
; N/A                                     ; 397.61 MHz ( period = 2.515 ns )                    ; CacheControlBlock:inst5|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1]  ; CacheControlBlock:inst5|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; write      ; write    ; None                        ; None                      ; 0.820 ns                ;
; N/A                                     ; 397.61 MHz ( period = 2.515 ns )                    ; CacheControlBlock:inst5|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2]  ; CacheControlBlock:inst5|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]  ; write      ; write    ; None                        ; None                      ; 0.820 ns                ;
; N/A                                     ; 403.23 MHz ( period = 2.480 ns )                    ; CacheControlBlock:inst5|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2]  ; CacheControlBlock:inst5|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; write      ; write    ; None                        ; None                      ; 0.785 ns                ;
; N/A                                     ; 403.23 MHz ( period = 2.480 ns )                    ; CacheControlBlock:inst5|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3]  ; CacheControlBlock:inst5|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]  ; write      ; write    ; None                        ; None                      ; 0.785 ns                ;
; N/A                                     ; 409.00 MHz ( period = 2.445 ns )                    ; CacheControlBlock:inst5|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3]  ; CacheControlBlock:inst5|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; write      ; write    ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; 409.00 MHz ( period = 2.445 ns )                    ; CacheControlBlock:inst5|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4]  ; CacheControlBlock:inst5|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]  ; write      ; write    ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; 413.91 MHz ( period = 2.416 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0]  ; CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]  ; write      ; write    ; None                        ; None                      ; 0.890 ns                ;
; N/A                                     ; 414.94 MHz ( period = 2.410 ns )                    ; CacheControlBlock:inst5|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4]  ; CacheControlBlock:inst5|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; write      ; write    ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; 414.94 MHz ( period = 2.410 ns )                    ; CacheControlBlock:inst5|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5]  ; CacheControlBlock:inst5|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]  ; write      ; write    ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; 419.99 MHz ( period = 2.381 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0]  ; CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; write      ; write    ; None                        ; None                      ; 0.855 ns                ;
; N/A                                     ; 419.99 MHz ( period = 2.381 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1]  ; CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]  ; write      ; write    ; None                        ; None                      ; 0.855 ns                ;
; N/A                                     ; 421.05 MHz ( period = 2.375 ns )                    ; CacheControlBlock:inst5|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5]  ; CacheControlBlock:inst5|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; write      ; write    ; None                        ; None                      ; 0.680 ns                ;
; N/A                                     ; 426.26 MHz ( period = 2.346 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1]  ; CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; write      ; write    ; None                        ; None                      ; 0.820 ns                ;
; N/A                                     ; 426.26 MHz ( period = 2.346 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2]  ; CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]  ; write      ; write    ; None                        ; None                      ; 0.820 ns                ;
; N/A                                     ; 432.71 MHz ( period = 2.311 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2]  ; CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; write      ; write    ; None                        ; None                      ; 0.785 ns                ;
; N/A                                     ; 432.71 MHz ( period = 2.311 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3]  ; CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]  ; write      ; write    ; None                        ; None                      ; 0.785 ns                ;
; N/A                                     ; 439.37 MHz ( period = 2.276 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3]  ; CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; write      ; write    ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; 439.37 MHz ( period = 2.276 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4]  ; CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]  ; write      ; write    ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; 446.23 MHz ( period = 2.241 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4]  ; CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; write      ; write    ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; 446.23 MHz ( period = 2.241 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5]  ; CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]  ; write      ; write    ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; 453.31 MHz ( period = 2.206 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5]  ; CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; write      ; write    ; None                        ; None                      ; 0.680 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst5|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1]  ; CacheControlBlock:inst5|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2]  ; write      ; write    ; None                        ; None                      ; 1.432 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst5|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1]  ; CacheControlBlock:inst5|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4]  ; write      ; write    ; None                        ; None                      ; 1.431 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst5|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1]  ; CacheControlBlock:inst5|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3]  ; write      ; write    ; None                        ; None                      ; 1.399 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst5|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0]  ; CacheControlBlock:inst5|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2]  ; write      ; write    ; None                        ; None                      ; 1.336 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst5|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0]  ; CacheControlBlock:inst5|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4]  ; write      ; write    ; None                        ; None                      ; 1.335 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst5|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1]  ; CacheControlBlock:inst5|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1]  ; write      ; write    ; None                        ; None                      ; 1.309 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst5|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0]  ; CacheControlBlock:inst5|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3]  ; write      ; write    ; None                        ; None                      ; 1.303 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst5|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2]  ; CacheControlBlock:inst5|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4]  ; write      ; write    ; None                        ; None                      ; 1.271 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst5|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2]  ; CacheControlBlock:inst5|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2]  ; write      ; write    ; None                        ; None                      ; 1.244 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst5|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2]  ; CacheControlBlock:inst5|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3]  ; write      ; write    ; None                        ; None                      ; 1.239 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst5|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0]  ; CacheControlBlock:inst5|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0]  ; write      ; write    ; None                        ; None                      ; 1.235 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst5|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0]  ; CacheControlBlock:inst5|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1]  ; write      ; write    ; None                        ; None                      ; 1.235 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst5|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3]  ; CacheControlBlock:inst5|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4]  ; write      ; write    ; None                        ; None                      ; 1.232 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst5|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4]  ; CacheControlBlock:inst5|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4]  ; write      ; write    ; None                        ; None                      ; 1.218 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst5|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3]  ; CacheControlBlock:inst5|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3]  ; write      ; write    ; None                        ; None                      ; 1.172 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst5|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1]  ; CacheControlBlock:inst5|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]  ; write      ; write    ; None                        ; None                      ; 1.062 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst5|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1]  ; CacheControlBlock:inst5|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; write      ; write    ; None                        ; None                      ; 1.027 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst5|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1]  ; CacheControlBlock:inst5|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5]  ; write      ; write    ; None                        ; None                      ; 0.992 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst5|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0]  ; CacheControlBlock:inst5|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]  ; write      ; write    ; None                        ; None                      ; 0.966 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst5|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0]  ; CacheControlBlock:inst5|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; write      ; write    ; None                        ; None                      ; 0.931 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst5|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2]  ; CacheControlBlock:inst5|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]  ; write      ; write    ; None                        ; None                      ; 0.902 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst5|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0]  ; CacheControlBlock:inst5|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5]  ; write      ; write    ; None                        ; None                      ; 0.896 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst5|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0]  ; CacheControlBlock:inst5|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]  ; write      ; write    ; None                        ; None                      ; 0.890 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst10|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst10|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; write      ; write    ; None                        ; None                      ; 0.890 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst10|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst10|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; write      ; write    ; None                        ; None                      ; 0.890 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst10|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst10|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; write      ; write    ; None                        ; None                      ; 0.890 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst10|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst10|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; write      ; write    ; None                        ; None                      ; 0.890 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0]  ; CacheControlBlock:inst6|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]  ; write      ; write    ; None                        ; None                      ; 0.890 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0]  ; CacheControlBlock:inst6|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]  ; write      ; write    ; None                        ; None                      ; 0.890 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0]  ; CacheControlBlock:inst6|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]  ; write      ; write    ; None                        ; None                      ; 0.890 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0]  ; CacheControlBlock:inst6|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]  ; write      ; write    ; None                        ; None                      ; 0.890 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst5|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4]  ; CacheControlBlock:inst5|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]  ; write      ; write    ; None                        ; None                      ; 0.871 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst5|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2]  ; CacheControlBlock:inst5|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; write      ; write    ; None                        ; None                      ; 0.867 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst5|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3]  ; CacheControlBlock:inst5|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]  ; write      ; write    ; None                        ; None                      ; 0.863 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst10|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst10|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; write      ; write    ; None                        ; None                      ; 0.855 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst10|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst10|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; write      ; write    ; None                        ; None                      ; 0.855 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst10|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst10|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; write      ; write    ; None                        ; None                      ; 0.855 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst10|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst10|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; write      ; write    ; None                        ; None                      ; 0.855 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1]  ; CacheControlBlock:inst6|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]  ; write      ; write    ; None                        ; None                      ; 0.855 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1]  ; CacheControlBlock:inst6|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]  ; write      ; write    ; None                        ; None                      ; 0.855 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1]  ; CacheControlBlock:inst6|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]  ; write      ; write    ; None                        ; None                      ; 0.855 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                  ;                                                                                                                  ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'read'                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                             ; To                                                                                                               ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 27.57 MHz ( period = 36.276 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]  ; read       ; read     ; None                        ; None                      ; 0.953 ns                ;
; N/A                                     ; 27.59 MHz ( period = 36.241 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; read       ; read     ; None                        ; None                      ; 0.918 ns                ;
; N/A                                     ; 27.64 MHz ( period = 36.178 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]  ; read       ; read     ; None                        ; None                      ; 0.855 ns                ;
; N/A                                     ; 27.67 MHz ( period = 36.143 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; read       ; read     ; None                        ; None                      ; 0.820 ns                ;
; N/A                                     ; 27.67 MHz ( period = 36.143 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]  ; read       ; read     ; None                        ; None                      ; 0.820 ns                ;
; N/A                                     ; 27.69 MHz ( period = 36.108 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; read       ; read     ; None                        ; None                      ; 0.785 ns                ;
; N/A                                     ; 27.69 MHz ( period = 36.108 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]  ; read       ; read     ; None                        ; None                      ; 0.785 ns                ;
; N/A                                     ; 27.72 MHz ( period = 36.073 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; read       ; read     ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; 27.72 MHz ( period = 36.073 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]  ; read       ; read     ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; 27.75 MHz ( period = 36.038 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; read       ; read     ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; 27.75 MHz ( period = 36.038 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]  ; read       ; read     ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; 27.78 MHz ( period = 36.003 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; read       ; read     ; None                        ; None                      ; 0.680 ns                ;
; N/A                                     ; 29.19 MHz ( period = 34.262 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0]  ; read       ; read     ; None                        ; None                      ; 1.228 ns                ;
; N/A                                     ; 29.21 MHz ( period = 34.238 ns )                    ; inst48                                                                                                           ; inst48                                                                                                           ; read       ; read     ; None                        ; None                      ; 0.488 ns                ;
; N/A                                     ; 29.48 MHz ( period = 33.917 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5]  ; read       ; read     ; None                        ; None                      ; 0.883 ns                ;
; N/A                                     ; 29.49 MHz ( period = 33.914 ns )                    ; inst36                                                                                                           ; inst36                                                                                                           ; read       ; read     ; None                        ; None                      ; 0.488 ns                ;
; N/A                                     ; 29.51 MHz ( period = 33.882 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4]  ; read       ; read     ; None                        ; None                      ; 0.848 ns                ;
; N/A                                     ; 29.54 MHz ( period = 33.847 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3]  ; read       ; read     ; None                        ; None                      ; 0.813 ns                ;
; N/A                                     ; 29.57 MHz ( period = 33.819 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5]  ; read       ; read     ; None                        ; None                      ; 0.785 ns                ;
; N/A                                     ; 29.58 MHz ( period = 33.812 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2]  ; read       ; read     ; None                        ; None                      ; 0.778 ns                ;
; N/A                                     ; 29.60 MHz ( period = 33.784 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4]  ; read       ; read     ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; 29.60 MHz ( period = 33.784 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5]  ; read       ; read     ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; 29.61 MHz ( period = 33.777 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1]  ; read       ; read     ; None                        ; None                      ; 0.743 ns                ;
; N/A                                     ; 29.63 MHz ( period = 33.749 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3]  ; read       ; read     ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; 29.63 MHz ( period = 33.749 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4]  ; read       ; read     ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; 29.63 MHz ( period = 33.749 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5]  ; read       ; read     ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; 29.66 MHz ( period = 33.714 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2]  ; read       ; read     ; None                        ; None                      ; 0.680 ns                ;
; N/A                                     ; 29.66 MHz ( period = 33.714 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3]  ; read       ; read     ; None                        ; None                      ; 0.680 ns                ;
; N/A                                     ; 29.66 MHz ( period = 33.714 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]  ; read       ; read     ; None                        ; None                      ; 0.680 ns                ;
; N/A                                     ; 29.66 MHz ( period = 33.714 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4]  ; read       ; read     ; None                        ; None                      ; 0.680 ns                ;
; N/A                                     ; 29.66 MHz ( period = 33.714 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5]  ; read       ; read     ; None                        ; None                      ; 0.680 ns                ;
; N/A                                     ; 29.72 MHz ( period = 33.643 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1]  ; read       ; read     ; None                        ; None                      ; 0.609 ns                ;
; N/A                                     ; 29.72 MHz ( period = 33.643 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2]  ; read       ; read     ; None                        ; None                      ; 0.609 ns                ;
; N/A                                     ; 29.72 MHz ( period = 33.643 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3]  ; read       ; read     ; None                        ; None                      ; 0.609 ns                ;
; N/A                                     ; 29.72 MHz ( period = 33.643 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; read       ; read     ; None                        ; None                      ; 0.609 ns                ;
; N/A                                     ; 29.72 MHz ( period = 33.643 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]  ; read       ; read     ; None                        ; None                      ; 0.609 ns                ;
; N/A                                     ; 29.72 MHz ( period = 33.643 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4]  ; read       ; read     ; None                        ; None                      ; 0.609 ns                ;
; N/A                                     ; 29.72 MHz ( period = 33.643 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5]  ; read       ; read     ; None                        ; None                      ; 0.609 ns                ;
; N/A                                     ; 41.29 MHz ( period = 24.220 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]  ; read       ; read     ; None                        ; None                      ; 0.680 ns                ;
; N/A                                     ; 41.41 MHz ( period = 24.149 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; read       ; read     ; None                        ; None                      ; 0.609 ns                ;
; N/A                                     ; 41.41 MHz ( period = 24.149 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]  ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]  ; read       ; read     ; None                        ; None                      ; 0.609 ns                ;
; N/A                                     ; 59.10 MHz ( period = 16.921 ns )                    ; CacheControlBlock:inst5|inst14                                                                                   ; CacheControlBlock:inst5|inst14                                                                                   ; read       ; read     ; None                        ; None                      ; 0.396 ns                ;
; N/A                                     ; 59.10 MHz ( period = 16.921 ns )                    ; CacheControlBlock:inst5|inst10                                                                                   ; CacheControlBlock:inst5|inst10                                                                                   ; read       ; read     ; None                        ; None                      ; 0.396 ns                ;
; N/A                                     ; 59.13 MHz ( period = 16.912 ns )                    ; CacheControlBlock:inst5|inst41                                                                                   ; CacheControlBlock:inst5|inst41                                                                                   ; read       ; read     ; None                        ; None                      ; 0.396 ns                ;
; N/A                                     ; 59.13 MHz ( period = 16.912 ns )                    ; CacheControlBlock:inst5|inst37                                                                                   ; CacheControlBlock:inst5|inst37                                                                                   ; read       ; read     ; None                        ; None                      ; 0.396 ns                ;
; N/A                                     ; 59.17 MHz ( period = 16.901 ns )                    ; CacheControlBlock:inst10|inst41                                                                                  ; CacheControlBlock:inst10|inst41                                                                                  ; read       ; read     ; None                        ; None                      ; 0.396 ns                ;
; N/A                                     ; 59.17 MHz ( period = 16.901 ns )                    ; CacheControlBlock:inst10|inst37                                                                                  ; CacheControlBlock:inst10|inst37                                                                                  ; read       ; read     ; None                        ; None                      ; 0.396 ns                ;
; N/A                                     ; 59.22 MHz ( period = 16.886 ns )                    ; CacheControlBlock:inst10|inst10                                                                                  ; CacheControlBlock:inst10|inst10                                                                                  ; read       ; read     ; None                        ; None                      ; 0.488 ns                ;
; N/A                                     ; 59.22 MHz ( period = 16.886 ns )                    ; CacheControlBlock:inst10|inst14                                                                                  ; CacheControlBlock:inst10|inst14                                                                                  ; read       ; read     ; None                        ; None                      ; 0.488 ns                ;
; N/A                                     ; 59.28 MHz ( period = 16.870 ns )                    ; CacheControlBlock:inst4|inst10                                                                                   ; CacheControlBlock:inst4|inst10                                                                                   ; read       ; read     ; None                        ; None                      ; 0.488 ns                ;
; N/A                                     ; 59.28 MHz ( period = 16.870 ns )                    ; CacheControlBlock:inst4|inst14                                                                                   ; CacheControlBlock:inst4|inst14                                                                                   ; read       ; read     ; None                        ; None                      ; 0.488 ns                ;
; N/A                                     ; 59.80 MHz ( period = 16.722 ns )                    ; CacheControlBlock:inst6|inst14                                                                                   ; CacheControlBlock:inst6|inst14                                                                                   ; read       ; read     ; None                        ; None                      ; 0.488 ns                ;
; N/A                                     ; 59.80 MHz ( period = 16.722 ns )                    ; CacheControlBlock:inst6|inst10                                                                                   ; CacheControlBlock:inst6|inst10                                                                                   ; read       ; read     ; None                        ; None                      ; 0.488 ns                ;
; N/A                                     ; 59.98 MHz ( period = 16.672 ns )                    ; CacheControlBlock:inst4|inst37                                                                                   ; CacheControlBlock:inst4|inst37                                                                                   ; read       ; read     ; None                        ; None                      ; 0.396 ns                ;
; N/A                                     ; 59.98 MHz ( period = 16.672 ns )                    ; CacheControlBlock:inst4|inst41                                                                                   ; CacheControlBlock:inst4|inst41                                                                                   ; read       ; read     ; None                        ; None                      ; 0.396 ns                ;
; N/A                                     ; 60.19 MHz ( period = 16.613 ns )                    ; CacheControlBlock:inst6|inst41                                                                                   ; CacheControlBlock:inst6|inst41                                                                                   ; read       ; read     ; None                        ; None                      ; 0.396 ns                ;
; N/A                                     ; 60.19 MHz ( period = 16.613 ns )                    ; CacheControlBlock:inst6|inst37                                                                                   ; CacheControlBlock:inst6|inst37                                                                                   ; read       ; read     ; None                        ; None                      ; 0.396 ns                ;
; N/A                                     ; 292.23 MHz ( period = 3.422 ns )                    ; CacheControlBlock:inst10|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst10|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; read       ; read     ; None                        ; None                      ; 0.855 ns                ;
; N/A                                     ; 295.25 MHz ( period = 3.387 ns )                    ; CacheControlBlock:inst10|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst10|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; read       ; read     ; None                        ; None                      ; 0.820 ns                ;
; N/A                                     ; 297.18 MHz ( period = 3.365 ns )                    ; CacheControlBlock:inst10|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst10|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; read       ; read     ; None                        ; None                      ; 0.855 ns                ;
; N/A                                     ; 298.33 MHz ( period = 3.352 ns )                    ; CacheControlBlock:inst10|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; CacheControlBlock:inst10|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; read       ; read     ; None                        ; None                      ; 0.785 ns                ;
; N/A                                     ; 300.30 MHz ( period = 3.330 ns )                    ; CacheControlBlock:inst10|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst10|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; read       ; read     ; None                        ; None                      ; 0.820 ns                ;
; N/A                                     ; 301.48 MHz ( period = 3.317 ns )                    ; CacheControlBlock:inst10|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; CacheControlBlock:inst10|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; read       ; read     ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; 303.49 MHz ( period = 3.295 ns )                    ; CacheControlBlock:inst10|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; CacheControlBlock:inst10|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; read       ; read     ; None                        ; None                      ; 0.785 ns                ;
; N/A                                     ; 304.69 MHz ( period = 3.282 ns )                    ; CacheControlBlock:inst10|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; CacheControlBlock:inst10|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; read       ; read     ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; 306.75 MHz ( period = 3.260 ns )                    ; CacheControlBlock:inst10|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; CacheControlBlock:inst10|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; read       ; read     ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; 307.98 MHz ( period = 3.247 ns )                    ; CacheControlBlock:inst10|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; CacheControlBlock:inst10|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; read       ; read     ; None                        ; None                      ; 0.680 ns                ;
; N/A                                     ; 310.08 MHz ( period = 3.225 ns )                    ; CacheControlBlock:inst10|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; CacheControlBlock:inst10|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; read       ; read     ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; 312.21 MHz ( period = 3.203 ns )                    ; CacheControlBlock:inst10|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst10|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; read       ; read     ; None                        ; None                      ; 0.855 ns                ;
; N/A                                     ; 312.30 MHz ( period = 3.202 ns )                    ; CacheControlBlock:inst10|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst10|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; read       ; read     ; None                        ; None                      ; 0.855 ns                ;
; N/A                                     ; 313.48 MHz ( period = 3.190 ns )                    ; CacheControlBlock:inst10|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; CacheControlBlock:inst10|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; read       ; read     ; None                        ; None                      ; 0.680 ns                ;
; N/A                                     ; 315.66 MHz ( period = 3.168 ns )                    ; CacheControlBlock:inst10|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst10|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; read       ; read     ; None                        ; None                      ; 0.820 ns                ;
; N/A                                     ; 315.76 MHz ( period = 3.167 ns )                    ; CacheControlBlock:inst10|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst10|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; read       ; read     ; None                        ; None                      ; 0.820 ns                ;
; N/A                                     ; 319.18 MHz ( period = 3.133 ns )                    ; CacheControlBlock:inst10|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; CacheControlBlock:inst10|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; read       ; read     ; None                        ; None                      ; 0.785 ns                ;
; N/A                                     ; 319.28 MHz ( period = 3.132 ns )                    ; CacheControlBlock:inst10|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; CacheControlBlock:inst10|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; read       ; read     ; None                        ; None                      ; 0.785 ns                ;
; N/A                                     ; 322.79 MHz ( period = 3.098 ns )                    ; CacheControlBlock:inst10|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; CacheControlBlock:inst10|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; read       ; read     ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; 322.89 MHz ( period = 3.097 ns )                    ; CacheControlBlock:inst10|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; CacheControlBlock:inst10|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; read       ; read     ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; 322.89 MHz ( period = 3.097 ns )                    ; CacheControlBlock:inst5|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0]  ; CacheControlBlock:inst5|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; read       ; read     ; None                        ; None                      ; 0.855 ns                ;
; N/A                                     ; 326.48 MHz ( period = 3.063 ns )                    ; CacheControlBlock:inst10|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; CacheControlBlock:inst10|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; read       ; read     ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; 326.58 MHz ( period = 3.062 ns )                    ; CacheControlBlock:inst10|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; CacheControlBlock:inst10|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; read       ; read     ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; 326.58 MHz ( period = 3.062 ns )                    ; CacheControlBlock:inst5|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1]  ; CacheControlBlock:inst5|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; read       ; read     ; None                        ; None                      ; 0.820 ns                ;
; N/A                                     ; 328.62 MHz ( period = 3.043 ns )                    ; CacheControlBlock:inst6|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0]  ; CacheControlBlock:inst6|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; read       ; read     ; None                        ; None                      ; 0.855 ns                ;
; N/A                                     ; 330.25 MHz ( period = 3.028 ns )                    ; CacheControlBlock:inst10|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; CacheControlBlock:inst10|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; read       ; read     ; None                        ; None                      ; 0.680 ns                ;
; N/A                                     ; 330.36 MHz ( period = 3.027 ns )                    ; CacheControlBlock:inst10|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; CacheControlBlock:inst10|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; read       ; read     ; None                        ; None                      ; 0.680 ns                ;
; N/A                                     ; 330.36 MHz ( period = 3.027 ns )                    ; CacheControlBlock:inst5|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2]  ; CacheControlBlock:inst5|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; read       ; read     ; None                        ; None                      ; 0.785 ns                ;
; N/A                                     ; 332.45 MHz ( period = 3.008 ns )                    ; CacheControlBlock:inst6|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1]  ; CacheControlBlock:inst6|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; read       ; read     ; None                        ; None                      ; 0.820 ns                ;
; N/A                                     ; 334.22 MHz ( period = 2.992 ns )                    ; CacheControlBlock:inst5|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3]  ; CacheControlBlock:inst5|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; read       ; read     ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; 336.36 MHz ( period = 2.973 ns )                    ; CacheControlBlock:inst6|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2]  ; CacheControlBlock:inst6|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; read       ; read     ; None                        ; None                      ; 0.785 ns                ;
; N/A                                     ; 337.84 MHz ( period = 2.960 ns )                    ; CacheControlBlock:inst6|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0]  ; CacheControlBlock:inst6|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; read       ; read     ; None                        ; None                      ; 0.855 ns                ;
; N/A                                     ; 338.18 MHz ( period = 2.957 ns )                    ; CacheControlBlock:inst5|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4]  ; CacheControlBlock:inst5|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; read       ; read     ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; 338.18 MHz ( period = 2.957 ns )                    ; CacheControlBlock:inst5|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0]  ; CacheControlBlock:inst5|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]  ; read       ; read     ; None                        ; None                      ; 0.890 ns                ;
; N/A                                     ; 340.37 MHz ( period = 2.938 ns )                    ; CacheControlBlock:inst6|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3]  ; CacheControlBlock:inst6|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; read       ; read     ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; 340.72 MHz ( period = 2.935 ns )                    ; CacheControlBlock:inst6|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0]  ; CacheControlBlock:inst6|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; read       ; read     ; None                        ; None                      ; 0.855 ns                ;
; N/A                                     ; 341.88 MHz ( period = 2.925 ns )                    ; CacheControlBlock:inst6|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1]  ; CacheControlBlock:inst6|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; read       ; read     ; None                        ; None                      ; 0.820 ns                ;
; N/A                                     ; 342.23 MHz ( period = 2.922 ns )                    ; CacheControlBlock:inst5|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0]  ; CacheControlBlock:inst5|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; read       ; read     ; None                        ; None                      ; 0.855 ns                ;
; N/A                                     ; 342.23 MHz ( period = 2.922 ns )                    ; CacheControlBlock:inst5|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5]  ; CacheControlBlock:inst5|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; read       ; read     ; None                        ; None                      ; 0.680 ns                ;
; N/A                                     ; 342.23 MHz ( period = 2.922 ns )                    ; CacheControlBlock:inst5|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1]  ; CacheControlBlock:inst5|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]  ; read       ; read     ; None                        ; None                      ; 0.855 ns                ;
; N/A                                     ; 344.47 MHz ( period = 2.903 ns )                    ; CacheControlBlock:inst6|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4]  ; CacheControlBlock:inst6|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; read       ; read     ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; 344.83 MHz ( period = 2.900 ns )                    ; CacheControlBlock:inst6|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1]  ; CacheControlBlock:inst6|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; read       ; read     ; None                        ; None                      ; 0.820 ns                ;
; N/A                                     ; 346.02 MHz ( period = 2.890 ns )                    ; CacheControlBlock:inst6|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2]  ; CacheControlBlock:inst6|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; read       ; read     ; None                        ; None                      ; 0.785 ns                ;
; N/A                                     ; 346.38 MHz ( period = 2.887 ns )                    ; CacheControlBlock:inst5|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1]  ; CacheControlBlock:inst5|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; read       ; read     ; None                        ; None                      ; 0.820 ns                ;
; N/A                                     ; 346.38 MHz ( period = 2.887 ns )                    ; CacheControlBlock:inst5|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2]  ; CacheControlBlock:inst5|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]  ; read       ; read     ; None                        ; None                      ; 0.820 ns                ;
; N/A                                     ; 348.68 MHz ( period = 2.868 ns )                    ; CacheControlBlock:inst6|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5]  ; CacheControlBlock:inst6|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; read       ; read     ; None                        ; None                      ; 0.680 ns                ;
; N/A                                     ; 349.04 MHz ( period = 2.865 ns )                    ; CacheControlBlock:inst6|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2]  ; CacheControlBlock:inst6|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; read       ; read     ; None                        ; None                      ; 0.785 ns                ;
; N/A                                     ; 349.41 MHz ( period = 2.862 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0]  ; CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]  ; read       ; read     ; None                        ; None                      ; 0.890 ns                ;
; N/A                                     ; 350.26 MHz ( period = 2.855 ns )                    ; CacheControlBlock:inst6|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3]  ; CacheControlBlock:inst6|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; read       ; read     ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; 350.63 MHz ( period = 2.852 ns )                    ; CacheControlBlock:inst5|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2]  ; CacheControlBlock:inst5|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; read       ; read     ; None                        ; None                      ; 0.785 ns                ;
; N/A                                     ; 350.63 MHz ( period = 2.852 ns )                    ; CacheControlBlock:inst5|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3]  ; CacheControlBlock:inst5|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]  ; read       ; read     ; None                        ; None                      ; 0.785 ns                ;
; N/A                                     ; 353.36 MHz ( period = 2.830 ns )                    ; CacheControlBlock:inst6|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3]  ; CacheControlBlock:inst6|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; read       ; read     ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; 353.73 MHz ( period = 2.827 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0]  ; CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; read       ; read     ; None                        ; None                      ; 0.855 ns                ;
; N/A                                     ; 353.73 MHz ( period = 2.827 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1]  ; CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]  ; read       ; read     ; None                        ; None                      ; 0.855 ns                ;
; N/A                                     ; 354.61 MHz ( period = 2.820 ns )                    ; CacheControlBlock:inst6|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4]  ; CacheControlBlock:inst6|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; read       ; read     ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; 354.61 MHz ( period = 2.820 ns )                    ; CacheControlBlock:inst6|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0]  ; CacheControlBlock:inst6|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; read       ; read     ; None                        ; None                      ; 0.855 ns                ;
; N/A                                     ; 354.99 MHz ( period = 2.817 ns )                    ; CacheControlBlock:inst5|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3]  ; CacheControlBlock:inst5|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; read       ; read     ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; 354.99 MHz ( period = 2.817 ns )                    ; CacheControlBlock:inst5|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4]  ; CacheControlBlock:inst5|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]  ; read       ; read     ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; 357.78 MHz ( period = 2.795 ns )                    ; CacheControlBlock:inst6|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4]  ; CacheControlBlock:inst6|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; read       ; read     ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; 358.17 MHz ( period = 2.792 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1]  ; CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; read       ; read     ; None                        ; None                      ; 0.820 ns                ;
; N/A                                     ; 358.17 MHz ( period = 2.792 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2]  ; CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]  ; read       ; read     ; None                        ; None                      ; 0.820 ns                ;
; N/A                                     ; 359.07 MHz ( period = 2.785 ns )                    ; CacheControlBlock:inst6|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5]  ; CacheControlBlock:inst6|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; read       ; read     ; None                        ; None                      ; 0.680 ns                ;
; N/A                                     ; 359.07 MHz ( period = 2.785 ns )                    ; CacheControlBlock:inst6|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1]  ; CacheControlBlock:inst6|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; read       ; read     ; None                        ; None                      ; 0.820 ns                ;
; N/A                                     ; 359.45 MHz ( period = 2.782 ns )                    ; CacheControlBlock:inst5|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4]  ; CacheControlBlock:inst5|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; read       ; read     ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; 359.45 MHz ( period = 2.782 ns )                    ; CacheControlBlock:inst5|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5]  ; CacheControlBlock:inst5|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]  ; read       ; read     ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; 362.32 MHz ( period = 2.760 ns )                    ; CacheControlBlock:inst6|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5]  ; CacheControlBlock:inst6|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; read       ; read     ; None                        ; None                      ; 0.680 ns                ;
; N/A                                     ; 362.71 MHz ( period = 2.757 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2]  ; CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; read       ; read     ; None                        ; None                      ; 0.785 ns                ;
; N/A                                     ; 362.71 MHz ( period = 2.757 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3]  ; CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]  ; read       ; read     ; None                        ; None                      ; 0.785 ns                ;
; N/A                                     ; 363.64 MHz ( period = 2.750 ns )                    ; CacheControlBlock:inst6|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2]  ; CacheControlBlock:inst6|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; read       ; read     ; None                        ; None                      ; 0.785 ns                ;
; N/A                                     ; 364.03 MHz ( period = 2.747 ns )                    ; CacheControlBlock:inst5|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5]  ; CacheControlBlock:inst5|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; read       ; read     ; None                        ; None                      ; 0.680 ns                ;
; N/A                                     ; 367.38 MHz ( period = 2.722 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3]  ; CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; read       ; read     ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; 367.38 MHz ( period = 2.722 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4]  ; CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]  ; read       ; read     ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; 368.32 MHz ( period = 2.715 ns )                    ; CacheControlBlock:inst6|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3]  ; CacheControlBlock:inst6|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; read       ; read     ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; 372.16 MHz ( period = 2.687 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4]  ; CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; read       ; read     ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; 372.16 MHz ( period = 2.687 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5]  ; CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]  ; read       ; read     ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; 373.13 MHz ( period = 2.680 ns )                    ; CacheControlBlock:inst6|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4]  ; CacheControlBlock:inst6|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; read       ; read     ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; 377.07 MHz ( period = 2.652 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5]  ; CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; read       ; read     ; None                        ; None                      ; 0.680 ns                ;
; N/A                                     ; 378.07 MHz ( period = 2.645 ns )                    ; CacheControlBlock:inst6|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5]  ; CacheControlBlock:inst6|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; read       ; read     ; None                        ; None                      ; 0.680 ns                ;
; N/A                                     ; 386.85 MHz ( period = 2.585 ns )                    ; CacheControlBlock:inst5|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0]  ; CacheControlBlock:inst5|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]  ; read       ; read     ; None                        ; None                      ; 0.890 ns                ;
; N/A                                     ; 392.16 MHz ( period = 2.550 ns )                    ; CacheControlBlock:inst5|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0]  ; CacheControlBlock:inst5|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; read       ; read     ; None                        ; None                      ; 0.855 ns                ;
; N/A                                     ; 392.16 MHz ( period = 2.550 ns )                    ; CacheControlBlock:inst5|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1]  ; CacheControlBlock:inst5|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]  ; read       ; read     ; None                        ; None                      ; 0.855 ns                ;
; N/A                                     ; 397.61 MHz ( period = 2.515 ns )                    ; CacheControlBlock:inst5|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1]  ; CacheControlBlock:inst5|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; read       ; read     ; None                        ; None                      ; 0.820 ns                ;
; N/A                                     ; 397.61 MHz ( period = 2.515 ns )                    ; CacheControlBlock:inst5|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2]  ; CacheControlBlock:inst5|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]  ; read       ; read     ; None                        ; None                      ; 0.820 ns                ;
; N/A                                     ; 403.23 MHz ( period = 2.480 ns )                    ; CacheControlBlock:inst5|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2]  ; CacheControlBlock:inst5|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; read       ; read     ; None                        ; None                      ; 0.785 ns                ;
; N/A                                     ; 403.23 MHz ( period = 2.480 ns )                    ; CacheControlBlock:inst5|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3]  ; CacheControlBlock:inst5|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]  ; read       ; read     ; None                        ; None                      ; 0.785 ns                ;
; N/A                                     ; 409.00 MHz ( period = 2.445 ns )                    ; CacheControlBlock:inst5|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3]  ; CacheControlBlock:inst5|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; read       ; read     ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; 409.00 MHz ( period = 2.445 ns )                    ; CacheControlBlock:inst5|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4]  ; CacheControlBlock:inst5|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]  ; read       ; read     ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; 413.91 MHz ( period = 2.416 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0]  ; CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]  ; read       ; read     ; None                        ; None                      ; 0.890 ns                ;
; N/A                                     ; 414.94 MHz ( period = 2.410 ns )                    ; CacheControlBlock:inst5|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4]  ; CacheControlBlock:inst5|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; read       ; read     ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; 414.94 MHz ( period = 2.410 ns )                    ; CacheControlBlock:inst5|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5]  ; CacheControlBlock:inst5|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]  ; read       ; read     ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; 419.99 MHz ( period = 2.381 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0]  ; CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; read       ; read     ; None                        ; None                      ; 0.855 ns                ;
; N/A                                     ; 419.99 MHz ( period = 2.381 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1]  ; CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]  ; read       ; read     ; None                        ; None                      ; 0.855 ns                ;
; N/A                                     ; 421.05 MHz ( period = 2.375 ns )                    ; CacheControlBlock:inst5|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5]  ; CacheControlBlock:inst5|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; read       ; read     ; None                        ; None                      ; 0.680 ns                ;
; N/A                                     ; 426.26 MHz ( period = 2.346 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1]  ; CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; read       ; read     ; None                        ; None                      ; 0.820 ns                ;
; N/A                                     ; 426.26 MHz ( period = 2.346 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2]  ; CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]  ; read       ; read     ; None                        ; None                      ; 0.820 ns                ;
; N/A                                     ; 432.71 MHz ( period = 2.311 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2]  ; CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; read       ; read     ; None                        ; None                      ; 0.785 ns                ;
; N/A                                     ; 432.71 MHz ( period = 2.311 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3]  ; CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]  ; read       ; read     ; None                        ; None                      ; 0.785 ns                ;
; N/A                                     ; 439.37 MHz ( period = 2.276 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3]  ; CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; read       ; read     ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; 439.37 MHz ( period = 2.276 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4]  ; CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]  ; read       ; read     ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; 446.23 MHz ( period = 2.241 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4]  ; CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; read       ; read     ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; 446.23 MHz ( period = 2.241 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5]  ; CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]  ; read       ; read     ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; 453.31 MHz ( period = 2.206 ns )                    ; CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5]  ; CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; read       ; read     ; None                        ; None                      ; 0.680 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst5|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1]  ; CacheControlBlock:inst5|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2]  ; read       ; read     ; None                        ; None                      ; 1.432 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst5|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1]  ; CacheControlBlock:inst5|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4]  ; read       ; read     ; None                        ; None                      ; 1.431 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst5|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1]  ; CacheControlBlock:inst5|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3]  ; read       ; read     ; None                        ; None                      ; 1.399 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst5|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0]  ; CacheControlBlock:inst5|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2]  ; read       ; read     ; None                        ; None                      ; 1.336 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst5|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0]  ; CacheControlBlock:inst5|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4]  ; read       ; read     ; None                        ; None                      ; 1.335 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst5|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1]  ; CacheControlBlock:inst5|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1]  ; read       ; read     ; None                        ; None                      ; 1.309 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst5|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0]  ; CacheControlBlock:inst5|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3]  ; read       ; read     ; None                        ; None                      ; 1.303 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst5|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2]  ; CacheControlBlock:inst5|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4]  ; read       ; read     ; None                        ; None                      ; 1.271 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst5|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2]  ; CacheControlBlock:inst5|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2]  ; read       ; read     ; None                        ; None                      ; 1.244 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst5|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2]  ; CacheControlBlock:inst5|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3]  ; read       ; read     ; None                        ; None                      ; 1.239 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst5|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0]  ; CacheControlBlock:inst5|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0]  ; read       ; read     ; None                        ; None                      ; 1.235 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst5|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0]  ; CacheControlBlock:inst5|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1]  ; read       ; read     ; None                        ; None                      ; 1.235 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst5|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3]  ; CacheControlBlock:inst5|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4]  ; read       ; read     ; None                        ; None                      ; 1.232 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst5|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4]  ; CacheControlBlock:inst5|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4]  ; read       ; read     ; None                        ; None                      ; 1.218 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst5|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3]  ; CacheControlBlock:inst5|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3]  ; read       ; read     ; None                        ; None                      ; 1.172 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst5|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1]  ; CacheControlBlock:inst5|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]  ; read       ; read     ; None                        ; None                      ; 1.062 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst5|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1]  ; CacheControlBlock:inst5|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; read       ; read     ; None                        ; None                      ; 1.027 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst5|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1]  ; CacheControlBlock:inst5|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5]  ; read       ; read     ; None                        ; None                      ; 0.992 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst5|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0]  ; CacheControlBlock:inst5|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]  ; read       ; read     ; None                        ; None                      ; 0.966 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst5|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0]  ; CacheControlBlock:inst5|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; read       ; read     ; None                        ; None                      ; 0.931 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst5|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2]  ; CacheControlBlock:inst5|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]  ; read       ; read     ; None                        ; None                      ; 0.902 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst5|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0]  ; CacheControlBlock:inst5|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5]  ; read       ; read     ; None                        ; None                      ; 0.896 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst5|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0]  ; CacheControlBlock:inst5|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]  ; read       ; read     ; None                        ; None                      ; 0.890 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst10|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst10|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; read       ; read     ; None                        ; None                      ; 0.890 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst10|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst10|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; read       ; read     ; None                        ; None                      ; 0.890 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst10|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst10|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; read       ; read     ; None                        ; None                      ; 0.890 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst10|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst10|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; read       ; read     ; None                        ; None                      ; 0.890 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0]  ; CacheControlBlock:inst6|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]  ; read       ; read     ; None                        ; None                      ; 0.890 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0]  ; CacheControlBlock:inst6|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]  ; read       ; read     ; None                        ; None                      ; 0.890 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0]  ; CacheControlBlock:inst6|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]  ; read       ; read     ; None                        ; None                      ; 0.890 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0]  ; CacheControlBlock:inst6|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]  ; read       ; read     ; None                        ; None                      ; 0.890 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst5|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4]  ; CacheControlBlock:inst5|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]  ; read       ; read     ; None                        ; None                      ; 0.871 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst5|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2]  ; CacheControlBlock:inst5|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; read       ; read     ; None                        ; None                      ; 0.867 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst5|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3]  ; CacheControlBlock:inst5|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]  ; read       ; read     ; None                        ; None                      ; 0.863 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst10|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst10|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; read       ; read     ; None                        ; None                      ; 0.855 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst10|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst10|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; read       ; read     ; None                        ; None                      ; 0.855 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst10|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst10|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; read       ; read     ; None                        ; None                      ; 0.855 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst10|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst10|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; read       ; read     ; None                        ; None                      ; 0.855 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1]  ; CacheControlBlock:inst6|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]  ; read       ; read     ; None                        ; None                      ; 0.855 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1]  ; CacheControlBlock:inst6|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]  ; read       ; read     ; None                        ; None                      ; 0.855 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; CacheControlBlock:inst6|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1]  ; CacheControlBlock:inst6|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]  ; read       ; read     ; None                        ; None                      ; 0.855 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                  ;                                                                                                                  ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                                                                            ; To                                                                                                              ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 37.67 MHz ( period = 26.543 ns )               ; inst48                                                                                                          ; lpm_counter2:inst35|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[1]                         ; clk        ; clk      ; None                        ; None                      ; 0.980 ns                ;
; N/A   ; 37.67 MHz ( period = 26.543 ns )               ; inst48                                                                                                          ; lpm_counter2:inst35|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[3]                         ; clk        ; clk      ; None                        ; None                      ; 0.980 ns                ;
; N/A   ; 37.67 MHz ( period = 26.543 ns )               ; inst48                                                                                                          ; lpm_counter2:inst35|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[0]                         ; clk        ; clk      ; None                        ; None                      ; 0.980 ns                ;
; N/A   ; 37.67 MHz ( period = 26.543 ns )               ; inst48                                                                                                          ; lpm_counter2:inst35|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2]                         ; clk        ; clk      ; None                        ; None                      ; 0.980 ns                ;
; N/A   ; 37.78 MHz ( period = 26.471 ns )               ; inst36                                                                                                          ; lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2]                         ; clk        ; clk      ; None                        ; None                      ; 0.980 ns                ;
; N/A   ; 37.78 MHz ( period = 26.471 ns )               ; inst36                                                                                                          ; lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[1]                         ; clk        ; clk      ; None                        ; None                      ; 0.980 ns                ;
; N/A   ; 37.78 MHz ( period = 26.471 ns )               ; inst36                                                                                                          ; lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[3]                         ; clk        ; clk      ; None                        ; None                      ; 0.980 ns                ;
; N/A   ; 37.78 MHz ( period = 26.471 ns )               ; inst36                                                                                                          ; lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[0]                         ; clk        ; clk      ; None                        ; None                      ; 0.980 ns                ;
; N/A   ; 40.94 MHz ( period = 24.424 ns )               ; inst48                                                                                                          ; inst48                                                                                                          ; clk        ; clk      ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; 41.76 MHz ( period = 23.946 ns )               ; inst36                                                                                                          ; inst36                                                                                                          ; clk        ; clk      ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; 44.28 MHz ( period = 22.585 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; clk        ; clk      ; None                        ; None                      ; 0.953 ns                ;
; N/A   ; 44.35 MHz ( period = 22.550 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; clk        ; clk      ; None                        ; None                      ; 0.918 ns                ;
; N/A   ; 44.47 MHz ( period = 22.487 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; clk        ; clk      ; None                        ; None                      ; 0.855 ns                ;
; N/A   ; 44.54 MHz ( period = 22.452 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; clk        ; clk      ; None                        ; None                      ; 0.820 ns                ;
; N/A   ; 44.54 MHz ( period = 22.452 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; clk        ; clk      ; None                        ; None                      ; 0.820 ns                ;
; N/A   ; 44.61 MHz ( period = 22.417 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; clk        ; clk      ; None                        ; None                      ; 0.785 ns                ;
; N/A   ; 44.61 MHz ( period = 22.417 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; clk        ; clk      ; None                        ; None                      ; 0.785 ns                ;
; N/A   ; 44.68 MHz ( period = 22.382 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; clk        ; clk      ; None                        ; None                      ; 0.750 ns                ;
; N/A   ; 44.68 MHz ( period = 22.382 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; clk        ; clk      ; None                        ; None                      ; 0.750 ns                ;
; N/A   ; 44.75 MHz ( period = 22.347 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; clk        ; clk      ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; 44.75 MHz ( period = 22.347 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; clk        ; clk      ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; 44.82 MHz ( period = 22.312 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; clk        ; clk      ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; 48.61 MHz ( period = 20.571 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; clk        ; clk      ; None                        ; None                      ; 1.228 ns                ;
; N/A   ; 49.44 MHz ( period = 20.226 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; clk        ; clk      ; None                        ; None                      ; 0.883 ns                ;
; N/A   ; 49.53 MHz ( period = 20.191 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; clk        ; clk      ; None                        ; None                      ; 0.848 ns                ;
; N/A   ; 49.61 MHz ( period = 20.156 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; clk        ; clk      ; None                        ; None                      ; 0.813 ns                ;
; N/A   ; 49.68 MHz ( period = 20.128 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; clk        ; clk      ; None                        ; None                      ; 0.785 ns                ;
; N/A   ; 49.70 MHz ( period = 20.121 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; clk        ; clk      ; None                        ; None                      ; 0.778 ns                ;
; N/A   ; 49.77 MHz ( period = 20.093 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; clk        ; clk      ; None                        ; None                      ; 0.750 ns                ;
; N/A   ; 49.77 MHz ( period = 20.093 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; clk        ; clk      ; None                        ; None                      ; 0.750 ns                ;
; N/A   ; 49.79 MHz ( period = 20.086 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; clk        ; clk      ; None                        ; None                      ; 0.743 ns                ;
; N/A   ; 49.86 MHz ( period = 20.058 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; clk        ; clk      ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; 49.86 MHz ( period = 20.058 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; clk        ; clk      ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; 49.86 MHz ( period = 20.058 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; clk        ; clk      ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; 49.94 MHz ( period = 20.023 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; clk        ; clk      ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; 49.94 MHz ( period = 20.023 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; clk        ; clk      ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; 49.94 MHz ( period = 20.023 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; clk        ; clk      ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; 49.94 MHz ( period = 20.023 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; clk        ; clk      ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; 49.94 MHz ( period = 20.023 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; clk        ; clk      ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; 50.12 MHz ( period = 19.952 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; clk        ; clk      ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; 50.12 MHz ( period = 19.952 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; clk        ; clk      ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; 50.12 MHz ( period = 19.952 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; clk        ; clk      ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; 50.12 MHz ( period = 19.952 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; clk        ; clk      ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; 50.12 MHz ( period = 19.952 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; clk        ; clk      ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; 50.12 MHz ( period = 19.952 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; clk        ; clk      ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; 50.12 MHz ( period = 19.952 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; clk        ; clk      ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; 100.62 MHz ( period = 9.938 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; clk        ; clk      ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; 101.35 MHz ( period = 9.867 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; clk        ; clk      ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; 101.35 MHz ( period = 9.867 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; clk        ; clk      ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; 131.18 MHz ( period = 7.623 ns )               ; CacheControlBlock:inst5|inst14                                                                                  ; CacheControlBlock:inst5|inst14                                                                                  ; clk        ; clk      ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; 131.18 MHz ( period = 7.623 ns )               ; CacheControlBlock:inst5|inst10                                                                                  ; CacheControlBlock:inst5|inst10                                                                                  ; clk        ; clk      ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; 131.20 MHz ( period = 7.622 ns )               ; CacheControlBlock:inst5|inst41                                                                                  ; CacheControlBlock:inst5|inst41                                                                                  ; clk        ; clk      ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; 131.20 MHz ( period = 7.622 ns )               ; CacheControlBlock:inst5|inst37                                                                                  ; CacheControlBlock:inst5|inst37                                                                                  ; clk        ; clk      ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; 131.29 MHz ( period = 7.617 ns )               ; CacheControlBlock:inst10|inst41                                                                                 ; CacheControlBlock:inst10|inst41                                                                                 ; clk        ; clk      ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; 131.29 MHz ( period = 7.617 ns )               ; CacheControlBlock:inst10|inst37                                                                                 ; CacheControlBlock:inst10|inst37                                                                                 ; clk        ; clk      ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; 131.79 MHz ( period = 7.588 ns )               ; CacheControlBlock:inst10|inst10                                                                                 ; CacheControlBlock:inst10|inst10                                                                                 ; clk        ; clk      ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; 131.79 MHz ( period = 7.588 ns )               ; CacheControlBlock:inst10|inst14                                                                                 ; CacheControlBlock:inst10|inst14                                                                                 ; clk        ; clk      ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; 135.21 MHz ( period = 7.396 ns )               ; CacheControlBlock:inst6|inst14                                                                                  ; CacheControlBlock:inst6|inst14                                                                                  ; clk        ; clk      ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; 135.23 MHz ( period = 7.395 ns )               ; CacheControlBlock:inst6|inst10                                                                                  ; CacheControlBlock:inst6|inst10                                                                                  ; clk        ; clk      ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; 136.80 MHz ( period = 7.310 ns )               ; CacheControlBlock:inst6|inst37                                                                                  ; CacheControlBlock:inst6|inst37                                                                                  ; clk        ; clk      ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; 136.82 MHz ( period = 7.309 ns )               ; CacheControlBlock:inst6|inst41                                                                                  ; CacheControlBlock:inst6|inst41                                                                                  ; clk        ; clk      ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; 140.43 MHz ( period = 7.121 ns )               ; CacheControlBlock:inst4|inst10                                                                                  ; CacheControlBlock:inst4|inst10                                                                                  ; clk        ; clk      ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; 140.43 MHz ( period = 7.121 ns )               ; CacheControlBlock:inst4|inst14                                                                                  ; CacheControlBlock:inst4|inst14                                                                                  ; clk        ; clk      ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; 142.23 MHz ( period = 7.031 ns )               ; CacheControlBlock:inst4|inst37                                                                                  ; CacheControlBlock:inst4|inst37                                                                                  ; clk        ; clk      ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; 142.23 MHz ( period = 7.031 ns )               ; CacheControlBlock:inst4|inst41                                                                                  ; CacheControlBlock:inst4|inst41                                                                                  ; clk        ; clk      ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; 305.16 MHz ( period = 3.277 ns )               ; lpm_counter2:inst35|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[1]                         ; lpm_counter4:inst93|lpm_counter:lpm_counter_component|cntr_3ai:auto_generated|safe_q[0]                         ; clk        ; clk      ; None                        ; None                      ; 2.907 ns                ;
; N/A   ; 321.96 MHz ( period = 3.106 ns )               ; lpm_counter2:inst35|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[1]                         ; lpm_counter4:inst92|lpm_counter:lpm_counter_component|cntr_3ai:auto_generated|safe_q[0]                         ; clk        ; clk      ; None                        ; None                      ; 2.758 ns                ;
; N/A   ; 339.33 MHz ( period = 2.947 ns )               ; lpm_counter2:inst35|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[0]                         ; lpm_counter4:inst93|lpm_counter:lpm_counter_component|cntr_3ai:auto_generated|safe_q[0]                         ; clk        ; clk      ; None                        ; None                      ; 2.577 ns                ;
; N/A   ; 343.64 MHz ( period = 2.910 ns )               ; lpm_counter2:inst35|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[3]                         ; lpm_counter4:inst93|lpm_counter:lpm_counter_component|cntr_3ai:auto_generated|safe_q[0]                         ; clk        ; clk      ; None                        ; None                      ; 2.540 ns                ;
; N/A   ; 343.76 MHz ( period = 2.909 ns )               ; lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[3]                         ; lpm_counter4:inst93|lpm_counter:lpm_counter_component|cntr_3ai:auto_generated|safe_q[0]                         ; clk        ; clk      ; None                        ; None                      ; 2.513 ns                ;
; N/A   ; 346.14 MHz ( period = 2.889 ns )               ; lpm_counter2:inst35|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2]                         ; lpm_counter4:inst93|lpm_counter:lpm_counter_component|cntr_3ai:auto_generated|safe_q[0]                         ; clk        ; clk      ; None                        ; None                      ; 2.519 ns                ;
; N/A   ; 354.61 MHz ( period = 2.820 ns )               ; lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[1]                         ; lpm_counter4:inst92|lpm_counter:lpm_counter_component|cntr_3ai:auto_generated|safe_q[0]                         ; clk        ; clk      ; None                        ; None                      ; 2.446 ns                ;
; N/A   ; 357.78 MHz ( period = 2.795 ns )               ; lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[0]                         ; lpm_counter4:inst93|lpm_counter:lpm_counter_component|cntr_3ai:auto_generated|safe_q[0]                         ; clk        ; clk      ; None                        ; None                      ; 2.399 ns                ;
; N/A   ; 360.23 MHz ( period = 2.776 ns )               ; lpm_counter2:inst35|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[0]                         ; lpm_counter4:inst92|lpm_counter:lpm_counter_component|cntr_3ai:auto_generated|safe_q[0]                         ; clk        ; clk      ; None                        ; None                      ; 2.428 ns                ;
; N/A   ; 365.10 MHz ( period = 2.739 ns )               ; lpm_counter2:inst35|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[3]                         ; lpm_counter4:inst92|lpm_counter:lpm_counter_component|cntr_3ai:auto_generated|safe_q[0]                         ; clk        ; clk      ; None                        ; None                      ; 2.391 ns                ;
; N/A   ; 366.17 MHz ( period = 2.731 ns )               ; lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[0]                         ; lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2]                         ; clk        ; clk      ; None                        ; None                      ; 2.547 ns                ;
; N/A   ; 366.17 MHz ( period = 2.731 ns )               ; lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[0]                         ; lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[1]                         ; clk        ; clk      ; None                        ; None                      ; 2.547 ns                ;
; N/A   ; 366.17 MHz ( period = 2.731 ns )               ; lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[0]                         ; lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[3]                         ; clk        ; clk      ; None                        ; None                      ; 2.547 ns                ;
; N/A   ; 366.17 MHz ( period = 2.731 ns )               ; lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[0]                         ; lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[0]                         ; clk        ; clk      ; None                        ; None                      ; 2.547 ns                ;
; N/A   ; 367.92 MHz ( period = 2.718 ns )               ; lpm_counter2:inst35|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2]                         ; lpm_counter4:inst92|lpm_counter:lpm_counter_component|cntr_3ai:auto_generated|safe_q[0]                         ; clk        ; clk      ; None                        ; None                      ; 2.370 ns                ;
; N/A   ; 385.95 MHz ( period = 2.591 ns )               ; lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[1]                         ; lpm_counter4:inst93|lpm_counter:lpm_counter_component|cntr_3ai:auto_generated|safe_q[0]                         ; clk        ; clk      ; None                        ; None                      ; 2.195 ns                ;
; N/A   ; 398.41 MHz ( period = 2.510 ns )               ; lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2]                         ; lpm_counter4:inst93|lpm_counter:lpm_counter_component|cntr_3ai:auto_generated|safe_q[0]                         ; clk        ; clk      ; None                        ; None                      ; 2.114 ns                ;
; N/A   ; 399.52 MHz ( period = 2.503 ns )               ; lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[3]                         ; lpm_counter4:inst92|lpm_counter:lpm_counter_component|cntr_3ai:auto_generated|safe_q[0]                         ; clk        ; clk      ; None                        ; None                      ; 2.129 ns                ;
; N/A   ; 432.71 MHz ( period = 2.311 ns )               ; lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2]                         ; lpm_counter4:inst92|lpm_counter:lpm_counter_component|cntr_3ai:auto_generated|safe_q[0]                         ; clk        ; clk      ; None                        ; None                      ; 1.937 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[3]                         ; lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2]                         ; clk        ; clk      ; None                        ; None                      ; 1.594 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[3]                         ; lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[1]                         ; clk        ; clk      ; None                        ; None                      ; 1.594 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[3]                         ; lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[3]                         ; clk        ; clk      ; None                        ; None                      ; 1.594 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[3]                         ; lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[0]                         ; clk        ; clk      ; None                        ; None                      ; 1.594 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2]                         ; lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2]                         ; clk        ; clk      ; None                        ; None                      ; 1.573 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2]                         ; lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[1]                         ; clk        ; clk      ; None                        ; None                      ; 1.573 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2]                         ; lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[3]                         ; clk        ; clk      ; None                        ; None                      ; 1.573 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2]                         ; lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[0]                         ; clk        ; clk      ; None                        ; None                      ; 1.573 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter2:inst35|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[1]                         ; lpm_counter2:inst35|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[1]                         ; clk        ; clk      ; None                        ; None                      ; 1.558 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter2:inst35|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[1]                         ; lpm_counter2:inst35|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[3]                         ; clk        ; clk      ; None                        ; None                      ; 1.558 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter2:inst35|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[1]                         ; lpm_counter2:inst35|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[0]                         ; clk        ; clk      ; None                        ; None                      ; 1.558 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter2:inst35|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[1]                         ; lpm_counter2:inst35|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2]                         ; clk        ; clk      ; None                        ; None                      ; 1.558 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter2:inst35|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[3]                         ; lpm_counter2:inst35|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[1]                         ; clk        ; clk      ; None                        ; None                      ; 1.534 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter2:inst35|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[3]                         ; lpm_counter2:inst35|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[3]                         ; clk        ; clk      ; None                        ; None                      ; 1.534 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter2:inst35|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[3]                         ; lpm_counter2:inst35|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[0]                         ; clk        ; clk      ; None                        ; None                      ; 1.534 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter2:inst35|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[3]                         ; lpm_counter2:inst35|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2]                         ; clk        ; clk      ; None                        ; None                      ; 1.534 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter2:inst35|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[0]                         ; lpm_counter2:inst35|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[1]                         ; clk        ; clk      ; None                        ; None                      ; 1.526 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter2:inst35|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[0]                         ; lpm_counter2:inst35|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[3]                         ; clk        ; clk      ; None                        ; None                      ; 1.526 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter2:inst35|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[0]                         ; lpm_counter2:inst35|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[0]                         ; clk        ; clk      ; None                        ; None                      ; 1.526 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter2:inst35|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[0]                         ; lpm_counter2:inst35|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2]                         ; clk        ; clk      ; None                        ; None                      ; 1.526 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[1]                         ; lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2]                         ; clk        ; clk      ; None                        ; None                      ; 1.439 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[1]                         ; lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[1]                         ; clk        ; clk      ; None                        ; None                      ; 1.439 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[1]                         ; lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[3]                         ; clk        ; clk      ; None                        ; None                      ; 1.439 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[1]                         ; lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[0]                         ; clk        ; clk      ; None                        ; None                      ; 1.439 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter2:inst35|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2]                         ; lpm_counter2:inst35|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[1]                         ; clk        ; clk      ; None                        ; None                      ; 1.170 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter2:inst35|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2]                         ; lpm_counter2:inst35|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[3]                         ; clk        ; clk      ; None                        ; None                      ; 1.170 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter2:inst35|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2]                         ; lpm_counter2:inst35|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[0]                         ; clk        ; clk      ; None                        ; None                      ; 1.170 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter2:inst35|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2]                         ; lpm_counter2:inst35|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2]                         ; clk        ; clk      ; None                        ; None                      ; 1.170 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter4:inst92|lpm_counter:lpm_counter_component|cntr_3ai:auto_generated|safe_q[0]                         ; lpm_counter4:inst92|lpm_counter:lpm_counter_component|cntr_3ai:auto_generated|safe_q[0]                         ; clk        ; clk      ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter4:inst93|lpm_counter:lpm_counter_component|cntr_3ai:auto_generated|safe_q[0]                         ; lpm_counter4:inst93|lpm_counter:lpm_counter_component|cntr_3ai:auto_generated|safe_q[0]                         ; clk        ; clk      ; None                        ; None                      ; 0.396 ns                ;
+-------+------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'address_in[4]'                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+---------------+---------------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                                                                            ; To                                                                                                              ; From Clock    ; To Clock      ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+---------------+---------------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 48.07 MHz ( period = 20.805 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[4] ; address_in[4] ; None                        ; None                      ; 0.953 ns                ;
; N/A   ; 48.15 MHz ( period = 20.770 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; address_in[4] ; address_in[4] ; None                        ; None                      ; 0.918 ns                ;
; N/A   ; 48.29 MHz ( period = 20.707 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[4] ; address_in[4] ; None                        ; None                      ; 0.855 ns                ;
; N/A   ; 48.37 MHz ( period = 20.672 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; address_in[4] ; address_in[4] ; None                        ; None                      ; 0.820 ns                ;
; N/A   ; 48.37 MHz ( period = 20.672 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[4] ; address_in[4] ; None                        ; None                      ; 0.820 ns                ;
; N/A   ; 48.46 MHz ( period = 20.637 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; address_in[4] ; address_in[4] ; None                        ; None                      ; 0.785 ns                ;
; N/A   ; 48.46 MHz ( period = 20.637 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[4] ; address_in[4] ; None                        ; None                      ; 0.785 ns                ;
; N/A   ; 48.54 MHz ( period = 20.602 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; address_in[4] ; address_in[4] ; None                        ; None                      ; 0.750 ns                ;
; N/A   ; 48.54 MHz ( period = 20.602 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[4] ; address_in[4] ; None                        ; None                      ; 0.750 ns                ;
; N/A   ; 48.62 MHz ( period = 20.567 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; address_in[4] ; address_in[4] ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; 48.62 MHz ( period = 20.567 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[4] ; address_in[4] ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; 48.70 MHz ( period = 20.532 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; address_in[4] ; address_in[4] ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; 53.22 MHz ( period = 18.791 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; address_in[4] ; address_in[4] ; None                        ; None                      ; 1.228 ns                ;
; N/A   ; 54.21 MHz ( period = 18.446 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; address_in[4] ; address_in[4] ; None                        ; None                      ; 0.883 ns                ;
; N/A   ; 54.32 MHz ( period = 18.411 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; address_in[4] ; address_in[4] ; None                        ; None                      ; 0.848 ns                ;
; N/A   ; 54.42 MHz ( period = 18.376 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; address_in[4] ; address_in[4] ; None                        ; None                      ; 0.813 ns                ;
; N/A   ; 54.50 MHz ( period = 18.348 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; address_in[4] ; address_in[4] ; None                        ; None                      ; 0.785 ns                ;
; N/A   ; 54.52 MHz ( period = 18.341 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; address_in[4] ; address_in[4] ; None                        ; None                      ; 0.778 ns                ;
; N/A   ; 54.61 MHz ( period = 18.313 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; address_in[4] ; address_in[4] ; None                        ; None                      ; 0.750 ns                ;
; N/A   ; 54.61 MHz ( period = 18.313 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; address_in[4] ; address_in[4] ; None                        ; None                      ; 0.750 ns                ;
; N/A   ; 54.63 MHz ( period = 18.306 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; address_in[4] ; address_in[4] ; None                        ; None                      ; 0.743 ns                ;
; N/A   ; 54.71 MHz ( period = 18.278 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; address_in[4] ; address_in[4] ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; 54.71 MHz ( period = 18.278 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; address_in[4] ; address_in[4] ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; 54.71 MHz ( period = 18.278 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; address_in[4] ; address_in[4] ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; 54.82 MHz ( period = 18.243 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; address_in[4] ; address_in[4] ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; 54.82 MHz ( period = 18.243 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; address_in[4] ; address_in[4] ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; 54.82 MHz ( period = 18.243 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[4] ; address_in[4] ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; 54.82 MHz ( period = 18.243 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; address_in[4] ; address_in[4] ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; 54.82 MHz ( period = 18.243 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; address_in[4] ; address_in[4] ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; 55.03 MHz ( period = 18.172 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; address_in[4] ; address_in[4] ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; 55.03 MHz ( period = 18.172 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; address_in[4] ; address_in[4] ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; 55.03 MHz ( period = 18.172 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; address_in[4] ; address_in[4] ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; 55.03 MHz ( period = 18.172 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; address_in[4] ; address_in[4] ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; 55.03 MHz ( period = 18.172 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[4] ; address_in[4] ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; 55.03 MHz ( period = 18.172 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; address_in[4] ; address_in[4] ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; 55.03 MHz ( period = 18.172 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; address_in[4] ; address_in[4] ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; 55.40 MHz ( period = 18.051 ns )               ; inst36                                                                                                          ; inst36                                                                                                          ; address_in[4] ; address_in[4] ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; 55.40 MHz ( period = 18.051 ns )               ; inst48                                                                                                          ; inst48                                                                                                          ; address_in[4] ; address_in[4] ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; 142.05 MHz ( period = 7.040 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[4] ; address_in[4] ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; 143.49 MHz ( period = 6.969 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; address_in[4] ; address_in[4] ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; 143.49 MHz ( period = 6.969 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[4] ; address_in[4] ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CacheControlBlock:inst4|inst10                                                                                  ; CacheControlBlock:inst4|inst10                                                                                  ; address_in[4] ; address_in[4] ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CacheControlBlock:inst4|inst14                                                                                  ; CacheControlBlock:inst4|inst14                                                                                  ; address_in[4] ; address_in[4] ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CacheControlBlock:inst6|inst14                                                                                  ; CacheControlBlock:inst6|inst14                                                                                  ; address_in[4] ; address_in[4] ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CacheControlBlock:inst6|inst10                                                                                  ; CacheControlBlock:inst6|inst10                                                                                  ; address_in[4] ; address_in[4] ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CacheControlBlock:inst10|inst10                                                                                 ; CacheControlBlock:inst10|inst10                                                                                 ; address_in[4] ; address_in[4] ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CacheControlBlock:inst10|inst14                                                                                 ; CacheControlBlock:inst10|inst14                                                                                 ; address_in[4] ; address_in[4] ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CacheControlBlock:inst5|inst14                                                                                  ; CacheControlBlock:inst5|inst14                                                                                  ; address_in[4] ; address_in[4] ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CacheControlBlock:inst5|inst10                                                                                  ; CacheControlBlock:inst5|inst10                                                                                  ; address_in[4] ; address_in[4] ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CacheControlBlock:inst5|inst41                                                                                  ; CacheControlBlock:inst5|inst41                                                                                  ; address_in[4] ; address_in[4] ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CacheControlBlock:inst5|inst37                                                                                  ; CacheControlBlock:inst5|inst37                                                                                  ; address_in[4] ; address_in[4] ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CacheControlBlock:inst4|inst37                                                                                  ; CacheControlBlock:inst4|inst37                                                                                  ; address_in[4] ; address_in[4] ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CacheControlBlock:inst4|inst41                                                                                  ; CacheControlBlock:inst4|inst41                                                                                  ; address_in[4] ; address_in[4] ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CacheControlBlock:inst6|inst41                                                                                  ; CacheControlBlock:inst6|inst41                                                                                  ; address_in[4] ; address_in[4] ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CacheControlBlock:inst6|inst37                                                                                  ; CacheControlBlock:inst6|inst37                                                                                  ; address_in[4] ; address_in[4] ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CacheControlBlock:inst10|inst41                                                                                 ; CacheControlBlock:inst10|inst41                                                                                 ; address_in[4] ; address_in[4] ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CacheControlBlock:inst10|inst37                                                                                 ; CacheControlBlock:inst10|inst37                                                                                 ; address_in[4] ; address_in[4] ; None                        ; None                      ; 0.396 ns                ;
+-------+------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+---------------+---------------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'address_in[3]'                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+---------------+---------------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                                                                            ; To                                                                                                              ; From Clock    ; To Clock      ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+---------------+---------------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 47.72 MHz ( period = 20.956 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[3] ; address_in[3] ; None                        ; None                      ; 0.953 ns                ;
; N/A   ; 47.80 MHz ( period = 20.921 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; address_in[3] ; address_in[3] ; None                        ; None                      ; 0.918 ns                ;
; N/A   ; 47.94 MHz ( period = 20.858 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[3] ; address_in[3] ; None                        ; None                      ; 0.855 ns                ;
; N/A   ; 48.02 MHz ( period = 20.823 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; address_in[3] ; address_in[3] ; None                        ; None                      ; 0.820 ns                ;
; N/A   ; 48.02 MHz ( period = 20.823 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[3] ; address_in[3] ; None                        ; None                      ; 0.820 ns                ;
; N/A   ; 48.10 MHz ( period = 20.788 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; address_in[3] ; address_in[3] ; None                        ; None                      ; 0.785 ns                ;
; N/A   ; 48.10 MHz ( period = 20.788 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[3] ; address_in[3] ; None                        ; None                      ; 0.785 ns                ;
; N/A   ; 48.19 MHz ( period = 20.753 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; address_in[3] ; address_in[3] ; None                        ; None                      ; 0.750 ns                ;
; N/A   ; 48.19 MHz ( period = 20.753 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[3] ; address_in[3] ; None                        ; None                      ; 0.750 ns                ;
; N/A   ; 48.27 MHz ( period = 20.718 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; address_in[3] ; address_in[3] ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; 48.27 MHz ( period = 20.718 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[3] ; address_in[3] ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; 48.35 MHz ( period = 20.683 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; address_in[3] ; address_in[3] ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; 52.79 MHz ( period = 18.942 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; address_in[3] ; address_in[3] ; None                        ; None                      ; 1.228 ns                ;
; N/A   ; 53.77 MHz ( period = 18.597 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; address_in[3] ; address_in[3] ; None                        ; None                      ; 0.883 ns                ;
; N/A   ; 53.87 MHz ( period = 18.562 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; address_in[3] ; address_in[3] ; None                        ; None                      ; 0.848 ns                ;
; N/A   ; 53.98 MHz ( period = 18.527 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; address_in[3] ; address_in[3] ; None                        ; None                      ; 0.813 ns                ;
; N/A   ; 54.06 MHz ( period = 18.499 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; address_in[3] ; address_in[3] ; None                        ; None                      ; 0.785 ns                ;
; N/A   ; 54.08 MHz ( period = 18.492 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; address_in[3] ; address_in[3] ; None                        ; None                      ; 0.778 ns                ;
; N/A   ; 54.16 MHz ( period = 18.464 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; address_in[3] ; address_in[3] ; None                        ; None                      ; 0.750 ns                ;
; N/A   ; 54.16 MHz ( period = 18.464 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; address_in[3] ; address_in[3] ; None                        ; None                      ; 0.750 ns                ;
; N/A   ; 54.18 MHz ( period = 18.457 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; address_in[3] ; address_in[3] ; None                        ; None                      ; 0.743 ns                ;
; N/A   ; 54.26 MHz ( period = 18.429 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; address_in[3] ; address_in[3] ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; 54.26 MHz ( period = 18.429 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; address_in[3] ; address_in[3] ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; 54.26 MHz ( period = 18.429 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; address_in[3] ; address_in[3] ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; 54.37 MHz ( period = 18.394 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; address_in[3] ; address_in[3] ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; 54.37 MHz ( period = 18.394 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; address_in[3] ; address_in[3] ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; 54.37 MHz ( period = 18.394 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[3] ; address_in[3] ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; 54.37 MHz ( period = 18.394 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; address_in[3] ; address_in[3] ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; 54.37 MHz ( period = 18.394 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; address_in[3] ; address_in[3] ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; 54.58 MHz ( period = 18.323 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; address_in[3] ; address_in[3] ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; 54.58 MHz ( period = 18.323 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; address_in[3] ; address_in[3] ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; 54.58 MHz ( period = 18.323 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; address_in[3] ; address_in[3] ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; 54.58 MHz ( period = 18.323 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; address_in[3] ; address_in[3] ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; 54.58 MHz ( period = 18.323 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[3] ; address_in[3] ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; 54.58 MHz ( period = 18.323 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; address_in[3] ; address_in[3] ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; 54.58 MHz ( period = 18.323 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; address_in[3] ; address_in[3] ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; 54.94 MHz ( period = 18.202 ns )               ; inst36                                                                                                          ; inst36                                                                                                          ; address_in[3] ; address_in[3] ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; 54.94 MHz ( period = 18.202 ns )               ; inst48                                                                                                          ; inst48                                                                                                          ; address_in[3] ; address_in[3] ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; 142.41 MHz ( period = 7.022 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[3] ; address_in[3] ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; 143.86 MHz ( period = 6.951 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; address_in[3] ; address_in[3] ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; 143.86 MHz ( period = 6.951 ns )               ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[3] ; address_in[3] ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CacheControlBlock:inst4|inst10                                                                                  ; CacheControlBlock:inst4|inst10                                                                                  ; address_in[3] ; address_in[3] ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CacheControlBlock:inst4|inst14                                                                                  ; CacheControlBlock:inst4|inst14                                                                                  ; address_in[3] ; address_in[3] ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CacheControlBlock:inst6|inst14                                                                                  ; CacheControlBlock:inst6|inst14                                                                                  ; address_in[3] ; address_in[3] ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CacheControlBlock:inst6|inst10                                                                                  ; CacheControlBlock:inst6|inst10                                                                                  ; address_in[3] ; address_in[3] ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CacheControlBlock:inst10|inst10                                                                                 ; CacheControlBlock:inst10|inst10                                                                                 ; address_in[3] ; address_in[3] ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CacheControlBlock:inst10|inst14                                                                                 ; CacheControlBlock:inst10|inst14                                                                                 ; address_in[3] ; address_in[3] ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CacheControlBlock:inst5|inst14                                                                                  ; CacheControlBlock:inst5|inst14                                                                                  ; address_in[3] ; address_in[3] ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CacheControlBlock:inst5|inst10                                                                                  ; CacheControlBlock:inst5|inst10                                                                                  ; address_in[3] ; address_in[3] ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CacheControlBlock:inst5|inst41                                                                                  ; CacheControlBlock:inst5|inst41                                                                                  ; address_in[3] ; address_in[3] ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CacheControlBlock:inst5|inst37                                                                                  ; CacheControlBlock:inst5|inst37                                                                                  ; address_in[3] ; address_in[3] ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CacheControlBlock:inst4|inst37                                                                                  ; CacheControlBlock:inst4|inst37                                                                                  ; address_in[3] ; address_in[3] ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CacheControlBlock:inst4|inst41                                                                                  ; CacheControlBlock:inst4|inst41                                                                                  ; address_in[3] ; address_in[3] ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CacheControlBlock:inst6|inst41                                                                                  ; CacheControlBlock:inst6|inst41                                                                                  ; address_in[3] ; address_in[3] ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CacheControlBlock:inst6|inst37                                                                                  ; CacheControlBlock:inst6|inst37                                                                                  ; address_in[3] ; address_in[3] ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CacheControlBlock:inst10|inst41                                                                                 ; CacheControlBlock:inst10|inst41                                                                                 ; address_in[3] ; address_in[3] ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CacheControlBlock:inst10|inst37                                                                                 ; CacheControlBlock:inst10|inst37                                                                                 ; address_in[3] ; address_in[3] ; None                        ; None                      ; 0.396 ns                ;
+-------+------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+---------------+---------------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'address_in[5]'                                                                                                                                                                                                                                                                                                                                                                       ;
+------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+---------------+---------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                                                                            ; To                                                                                                              ; From Clock    ; To Clock      ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+---------------+---------------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; inst36                                                                                                          ; inst36                                                                                                          ; address_in[5] ; address_in[5] ; None                       ; None                       ; 0.488 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst48                                                                                                          ; inst48                                                                                                          ; address_in[5] ; address_in[5] ; None                       ; None                       ; 0.488 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; address_in[5] ; address_in[5] ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; address_in[5] ; address_in[5] ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; address_in[5] ; address_in[5] ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; address_in[5] ; address_in[5] ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[5] ; address_in[5] ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; address_in[5] ; address_in[5] ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; address_in[5] ; address_in[5] ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; address_in[5] ; address_in[5] ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; address_in[5] ; address_in[5] ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[5] ; address_in[5] ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; address_in[5] ; address_in[5] ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; address_in[5] ; address_in[5] ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; address_in[5] ; address_in[5] ; None                       ; None                       ; 0.715 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; address_in[5] ; address_in[5] ; None                       ; None                       ; 0.715 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; address_in[5] ; address_in[5] ; None                       ; None                       ; 0.715 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; address_in[5] ; address_in[5] ; None                       ; None                       ; 0.743 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; address_in[5] ; address_in[5] ; None                       ; None                       ; 0.750 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; address_in[5] ; address_in[5] ; None                       ; None                       ; 0.750 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; address_in[5] ; address_in[5] ; None                       ; None                       ; 0.778 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; address_in[5] ; address_in[5] ; None                       ; None                       ; 0.785 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; address_in[5] ; address_in[5] ; None                       ; None                       ; 0.813 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; address_in[5] ; address_in[5] ; None                       ; None                       ; 0.848 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; address_in[5] ; address_in[5] ; None                       ; None                       ; 0.883 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; address_in[5] ; address_in[5] ; None                       ; None                       ; 1.228 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; address_in[5] ; address_in[5] ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; address_in[5] ; address_in[5] ; None                       ; None                       ; 0.715 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[5] ; address_in[5] ; None                       ; None                       ; 0.715 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; address_in[5] ; address_in[5] ; None                       ; None                       ; 0.750 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[5] ; address_in[5] ; None                       ; None                       ; 0.750 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; address_in[5] ; address_in[5] ; None                       ; None                       ; 0.785 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[5] ; address_in[5] ; None                       ; None                       ; 0.785 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; address_in[5] ; address_in[5] ; None                       ; None                       ; 0.820 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[5] ; address_in[5] ; None                       ; None                       ; 0.820 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[5] ; address_in[5] ; None                       ; None                       ; 0.855 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; address_in[5] ; address_in[5] ; None                       ; None                       ; 0.918 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[5] ; address_in[5] ; None                       ; None                       ; 0.953 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; address_in[5] ; address_in[5] ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[5] ; address_in[5] ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[5] ; address_in[5] ; None                       ; None                       ; 0.680 ns                 ;
+------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+---------------+---------------+----------------------------+----------------------------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'address_in[6]'                                                                                                                                                                                                                                                                                                                                                                       ;
+------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+---------------+---------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                                                                            ; To                                                                                                              ; From Clock    ; To Clock      ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+---------------+---------------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; inst36                                                                                                          ; inst36                                                                                                          ; address_in[6] ; address_in[6] ; None                       ; None                       ; 0.488 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst48                                                                                                          ; inst48                                                                                                          ; address_in[6] ; address_in[6] ; None                       ; None                       ; 0.488 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; address_in[6] ; address_in[6] ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; address_in[6] ; address_in[6] ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; address_in[6] ; address_in[6] ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; address_in[6] ; address_in[6] ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[6] ; address_in[6] ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; address_in[6] ; address_in[6] ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; address_in[6] ; address_in[6] ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; address_in[6] ; address_in[6] ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; address_in[6] ; address_in[6] ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[6] ; address_in[6] ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; address_in[6] ; address_in[6] ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; address_in[6] ; address_in[6] ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; address_in[6] ; address_in[6] ; None                       ; None                       ; 0.715 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; address_in[6] ; address_in[6] ; None                       ; None                       ; 0.715 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; address_in[6] ; address_in[6] ; None                       ; None                       ; 0.715 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; address_in[6] ; address_in[6] ; None                       ; None                       ; 0.743 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; address_in[6] ; address_in[6] ; None                       ; None                       ; 0.750 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; address_in[6] ; address_in[6] ; None                       ; None                       ; 0.750 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; address_in[6] ; address_in[6] ; None                       ; None                       ; 0.778 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; address_in[6] ; address_in[6] ; None                       ; None                       ; 0.785 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; address_in[6] ; address_in[6] ; None                       ; None                       ; 0.813 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; address_in[6] ; address_in[6] ; None                       ; None                       ; 0.848 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; address_in[6] ; address_in[6] ; None                       ; None                       ; 0.883 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; address_in[6] ; address_in[6] ; None                       ; None                       ; 1.228 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; address_in[6] ; address_in[6] ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; address_in[6] ; address_in[6] ; None                       ; None                       ; 0.715 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[6] ; address_in[6] ; None                       ; None                       ; 0.715 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; address_in[6] ; address_in[6] ; None                       ; None                       ; 0.750 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[6] ; address_in[6] ; None                       ; None                       ; 0.750 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; address_in[6] ; address_in[6] ; None                       ; None                       ; 0.785 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[6] ; address_in[6] ; None                       ; None                       ; 0.785 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; address_in[6] ; address_in[6] ; None                       ; None                       ; 0.820 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[6] ; address_in[6] ; None                       ; None                       ; 0.820 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[6] ; address_in[6] ; None                       ; None                       ; 0.855 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; address_in[6] ; address_in[6] ; None                       ; None                       ; 0.918 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[6] ; address_in[6] ; None                       ; None                       ; 0.953 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; address_in[6] ; address_in[6] ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[6] ; address_in[6] ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[6] ; address_in[6] ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst5|inst14                                                                                  ; CacheControlBlock:inst5|inst14                                                                                  ; address_in[6] ; address_in[6] ; None                       ; None                       ; 0.396 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst5|inst10                                                                                  ; CacheControlBlock:inst5|inst10                                                                                  ; address_in[6] ; address_in[6] ; None                       ; None                       ; 0.396 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst5|inst41                                                                                  ; CacheControlBlock:inst5|inst41                                                                                  ; address_in[6] ; address_in[6] ; None                       ; None                       ; 0.396 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst5|inst37                                                                                  ; CacheControlBlock:inst5|inst37                                                                                  ; address_in[6] ; address_in[6] ; None                       ; None                       ; 0.396 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|inst37                                                                                  ; CacheControlBlock:inst4|inst37                                                                                  ; address_in[6] ; address_in[6] ; None                       ; None                       ; 0.396 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|inst41                                                                                  ; CacheControlBlock:inst4|inst41                                                                                  ; address_in[6] ; address_in[6] ; None                       ; None                       ; 0.396 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst6|inst41                                                                                  ; CacheControlBlock:inst6|inst41                                                                                  ; address_in[6] ; address_in[6] ; None                       ; None                       ; 0.396 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst6|inst37                                                                                  ; CacheControlBlock:inst6|inst37                                                                                  ; address_in[6] ; address_in[6] ; None                       ; None                       ; 0.396 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst10|inst41                                                                                 ; CacheControlBlock:inst10|inst41                                                                                 ; address_in[6] ; address_in[6] ; None                       ; None                       ; 0.396 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst10|inst37                                                                                 ; CacheControlBlock:inst10|inst37                                                                                 ; address_in[6] ; address_in[6] ; None                       ; None                       ; 0.396 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|inst10                                                                                  ; CacheControlBlock:inst4|inst10                                                                                  ; address_in[6] ; address_in[6] ; None                       ; None                       ; 0.488 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|inst14                                                                                  ; CacheControlBlock:inst4|inst14                                                                                  ; address_in[6] ; address_in[6] ; None                       ; None                       ; 0.488 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst6|inst14                                                                                  ; CacheControlBlock:inst6|inst14                                                                                  ; address_in[6] ; address_in[6] ; None                       ; None                       ; 0.488 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst6|inst10                                                                                  ; CacheControlBlock:inst6|inst10                                                                                  ; address_in[6] ; address_in[6] ; None                       ; None                       ; 0.488 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst10|inst10                                                                                 ; CacheControlBlock:inst10|inst10                                                                                 ; address_in[6] ; address_in[6] ; None                       ; None                       ; 0.488 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst10|inst14                                                                                 ; CacheControlBlock:inst10|inst14                                                                                 ; address_in[6] ; address_in[6] ; None                       ; None                       ; 0.488 ns                 ;
+------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+---------------+---------------+----------------------------+----------------------------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'address_in[2]'                                                                                                                                                                                                                                                                                                                                                                         ;
+------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+---------------+---------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                                                                             ; To                                                                                                               ; From Clock    ; To Clock      ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+---------------+---------------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1]  ; address_in[2] ; address_in[2] ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2]  ; address_in[2] ; address_in[2] ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3]  ; address_in[2] ; address_in[2] ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; address_in[2] ; address_in[2] ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]  ; address_in[2] ; address_in[2] ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4]  ; address_in[2] ; address_in[2] ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5]  ; address_in[2] ; address_in[2] ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2]  ; address_in[2] ; address_in[2] ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3]  ; address_in[2] ; address_in[2] ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]  ; address_in[2] ; address_in[2] ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4]  ; address_in[2] ; address_in[2] ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5]  ; address_in[2] ; address_in[2] ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3]  ; address_in[2] ; address_in[2] ; None                       ; None                       ; 0.715 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4]  ; address_in[2] ; address_in[2] ; None                       ; None                       ; 0.715 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5]  ; address_in[2] ; address_in[2] ; None                       ; None                       ; 0.715 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1]  ; address_in[2] ; address_in[2] ; None                       ; None                       ; 0.743 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4]  ; address_in[2] ; address_in[2] ; None                       ; None                       ; 0.750 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5]  ; address_in[2] ; address_in[2] ; None                       ; None                       ; 0.750 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2]  ; address_in[2] ; address_in[2] ; None                       ; None                       ; 0.778 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5]  ; address_in[2] ; address_in[2] ; None                       ; None                       ; 0.785 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3]  ; address_in[2] ; address_in[2] ; None                       ; None                       ; 0.813 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4]  ; address_in[2] ; address_in[2] ; None                       ; None                       ; 0.848 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5]  ; address_in[2] ; address_in[2] ; None                       ; None                       ; 0.883 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0]  ; address_in[2] ; address_in[2] ; None                       ; None                       ; 1.228 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst36                                                                                                           ; inst36                                                                                                           ; address_in[2] ; address_in[2] ; None                       ; None                       ; 0.488 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst48                                                                                                           ; inst48                                                                                                           ; address_in[2] ; address_in[2] ; None                       ; None                       ; 0.488 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; address_in[2] ; address_in[2] ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; address_in[2] ; address_in[2] ; None                       ; None                       ; 0.715 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]  ; address_in[2] ; address_in[2] ; None                       ; None                       ; 0.715 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; address_in[2] ; address_in[2] ; None                       ; None                       ; 0.750 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]  ; address_in[2] ; address_in[2] ; None                       ; None                       ; 0.750 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; address_in[2] ; address_in[2] ; None                       ; None                       ; 0.785 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]  ; address_in[2] ; address_in[2] ; None                       ; None                       ; 0.785 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; address_in[2] ; address_in[2] ; None                       ; None                       ; 0.820 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]  ; address_in[2] ; address_in[2] ; None                       ; None                       ; 0.820 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]  ; address_in[2] ; address_in[2] ; None                       ; None                       ; 0.855 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; address_in[2] ; address_in[2] ; None                       ; None                       ; 0.918 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]  ; address_in[2] ; address_in[2] ; None                       ; None                       ; 0.953 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; address_in[2] ; address_in[2] ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]  ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]  ; address_in[2] ; address_in[2] ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]  ; address_in[2] ; address_in[2] ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst5|inst10                                                                                   ; CacheControlBlock:inst5|inst10                                                                                   ; address_in[2] ; address_in[2] ; None                       ; None                       ; 0.396 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst5|inst41                                                                                   ; CacheControlBlock:inst5|inst41                                                                                   ; address_in[2] ; address_in[2] ; None                       ; None                       ; 0.396 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst10|inst41                                                                                  ; CacheControlBlock:inst10|inst41                                                                                  ; address_in[2] ; address_in[2] ; None                       ; None                       ; 0.396 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst10|inst10                                                                                  ; CacheControlBlock:inst10|inst10                                                                                  ; address_in[2] ; address_in[2] ; None                       ; None                       ; 0.488 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst5|inst14                                                                                   ; CacheControlBlock:inst5|inst14                                                                                   ; address_in[2] ; address_in[2] ; None                       ; None                       ; 0.396 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|inst41                                                                                   ; CacheControlBlock:inst4|inst41                                                                                   ; address_in[2] ; address_in[2] ; None                       ; None                       ; 0.396 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|inst14                                                                                   ; CacheControlBlock:inst4|inst14                                                                                   ; address_in[2] ; address_in[2] ; None                       ; None                       ; 0.488 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst6|inst14                                                                                   ; CacheControlBlock:inst6|inst14                                                                                   ; address_in[2] ; address_in[2] ; None                       ; None                       ; 0.488 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst6|inst41                                                                                   ; CacheControlBlock:inst6|inst41                                                                                   ; address_in[2] ; address_in[2] ; None                       ; None                       ; 0.396 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst6|inst10                                                                                   ; CacheControlBlock:inst6|inst10                                                                                   ; address_in[2] ; address_in[2] ; None                       ; None                       ; 0.488 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst5|inst37                                                                                   ; CacheControlBlock:inst5|inst37                                                                                   ; address_in[2] ; address_in[2] ; None                       ; None                       ; 0.396 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst10|inst37                                                                                  ; CacheControlBlock:inst10|inst37                                                                                  ; address_in[2] ; address_in[2] ; None                       ; None                       ; 0.396 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|inst10                                                                                   ; CacheControlBlock:inst4|inst10                                                                                   ; address_in[2] ; address_in[2] ; None                       ; None                       ; 0.488 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst10|inst14                                                                                  ; CacheControlBlock:inst10|inst14                                                                                  ; address_in[2] ; address_in[2] ; None                       ; None                       ; 0.488 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|inst37                                                                                   ; CacheControlBlock:inst4|inst37                                                                                   ; address_in[2] ; address_in[2] ; None                       ; None                       ; 0.396 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst6|inst37                                                                                   ; CacheControlBlock:inst6|inst37                                                                                   ; address_in[2] ; address_in[2] ; None                       ; None                       ; 0.396 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst10|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; CacheControlBlock:inst10|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[2] ; address_in[2] ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst10|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; CacheControlBlock:inst10|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[2] ; address_in[2] ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst10|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; CacheControlBlock:inst10|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[2] ; address_in[2] ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst10|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; CacheControlBlock:inst10|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[2] ; address_in[2] ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst5|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; CacheControlBlock:inst5|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]  ; address_in[2] ; address_in[2] ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst6|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; CacheControlBlock:inst6|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]  ; address_in[2] ; address_in[2] ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst6|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; CacheControlBlock:inst6|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]  ; address_in[2] ; address_in[2] ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst6|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; CacheControlBlock:inst6|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]  ; address_in[2] ; address_in[2] ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst6|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; CacheControlBlock:inst6|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]  ; address_in[2] ; address_in[2] ; None                       ; None                       ; 0.680 ns                 ;
+------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+---------------+---------------+----------------------------+----------------------------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'address_in[1]'                                                                                                                                                                                                                                                                                                                                                                         ;
+------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+---------------+---------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                                                                             ; To                                                                                                               ; From Clock    ; To Clock      ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+---------------+---------------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1]  ; address_in[1] ; address_in[1] ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2]  ; address_in[1] ; address_in[1] ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3]  ; address_in[1] ; address_in[1] ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; address_in[1] ; address_in[1] ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]  ; address_in[1] ; address_in[1] ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4]  ; address_in[1] ; address_in[1] ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5]  ; address_in[1] ; address_in[1] ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2]  ; address_in[1] ; address_in[1] ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3]  ; address_in[1] ; address_in[1] ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]  ; address_in[1] ; address_in[1] ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4]  ; address_in[1] ; address_in[1] ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5]  ; address_in[1] ; address_in[1] ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3]  ; address_in[1] ; address_in[1] ; None                       ; None                       ; 0.715 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4]  ; address_in[1] ; address_in[1] ; None                       ; None                       ; 0.715 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5]  ; address_in[1] ; address_in[1] ; None                       ; None                       ; 0.715 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1]  ; address_in[1] ; address_in[1] ; None                       ; None                       ; 0.743 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4]  ; address_in[1] ; address_in[1] ; None                       ; None                       ; 0.750 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5]  ; address_in[1] ; address_in[1] ; None                       ; None                       ; 0.750 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2]  ; address_in[1] ; address_in[1] ; None                       ; None                       ; 0.778 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5]  ; address_in[1] ; address_in[1] ; None                       ; None                       ; 0.785 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3]  ; address_in[1] ; address_in[1] ; None                       ; None                       ; 0.813 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4]  ; address_in[1] ; address_in[1] ; None                       ; None                       ; 0.848 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5]  ; address_in[1] ; address_in[1] ; None                       ; None                       ; 0.883 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0]  ; address_in[1] ; address_in[1] ; None                       ; None                       ; 1.228 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst48                                                                                                           ; inst48                                                                                                           ; address_in[1] ; address_in[1] ; None                       ; None                       ; 0.488 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst36                                                                                                           ; inst36                                                                                                           ; address_in[1] ; address_in[1] ; None                       ; None                       ; 0.488 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; address_in[1] ; address_in[1] ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; address_in[1] ; address_in[1] ; None                       ; None                       ; 0.715 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]  ; address_in[1] ; address_in[1] ; None                       ; None                       ; 0.715 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; address_in[1] ; address_in[1] ; None                       ; None                       ; 0.750 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]  ; address_in[1] ; address_in[1] ; None                       ; None                       ; 0.750 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; address_in[1] ; address_in[1] ; None                       ; None                       ; 0.785 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]  ; address_in[1] ; address_in[1] ; None                       ; None                       ; 0.785 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; address_in[1] ; address_in[1] ; None                       ; None                       ; 0.820 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]  ; address_in[1] ; address_in[1] ; None                       ; None                       ; 0.820 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]  ; address_in[1] ; address_in[1] ; None                       ; None                       ; 0.855 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; address_in[1] ; address_in[1] ; None                       ; None                       ; 0.918 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]  ; address_in[1] ; address_in[1] ; None                       ; None                       ; 0.953 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; address_in[1] ; address_in[1] ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]  ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]  ; address_in[1] ; address_in[1] ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]  ; address_in[1] ; address_in[1] ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst5|inst10                                                                                   ; CacheControlBlock:inst5|inst10                                                                                   ; address_in[1] ; address_in[1] ; None                       ; None                       ; 0.396 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst5|inst41                                                                                   ; CacheControlBlock:inst5|inst41                                                                                   ; address_in[1] ; address_in[1] ; None                       ; None                       ; 0.396 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst10|inst41                                                                                  ; CacheControlBlock:inst10|inst41                                                                                  ; address_in[1] ; address_in[1] ; None                       ; None                       ; 0.396 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst10|inst10                                                                                  ; CacheControlBlock:inst10|inst10                                                                                  ; address_in[1] ; address_in[1] ; None                       ; None                       ; 0.488 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst5|inst14                                                                                   ; CacheControlBlock:inst5|inst14                                                                                   ; address_in[1] ; address_in[1] ; None                       ; None                       ; 0.396 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|inst41                                                                                   ; CacheControlBlock:inst4|inst41                                                                                   ; address_in[1] ; address_in[1] ; None                       ; None                       ; 0.396 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst5|inst37                                                                                   ; CacheControlBlock:inst5|inst37                                                                                   ; address_in[1] ; address_in[1] ; None                       ; None                       ; 0.396 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst10|inst37                                                                                  ; CacheControlBlock:inst10|inst37                                                                                  ; address_in[1] ; address_in[1] ; None                       ; None                       ; 0.396 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst6|inst41                                                                                   ; CacheControlBlock:inst6|inst41                                                                                   ; address_in[1] ; address_in[1] ; None                       ; None                       ; 0.396 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|inst14                                                                                   ; CacheControlBlock:inst4|inst14                                                                                   ; address_in[1] ; address_in[1] ; None                       ; None                       ; 0.488 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst6|inst14                                                                                   ; CacheControlBlock:inst6|inst14                                                                                   ; address_in[1] ; address_in[1] ; None                       ; None                       ; 0.488 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst6|inst10                                                                                   ; CacheControlBlock:inst6|inst10                                                                                   ; address_in[1] ; address_in[1] ; None                       ; None                       ; 0.488 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|inst10                                                                                   ; CacheControlBlock:inst4|inst10                                                                                   ; address_in[1] ; address_in[1] ; None                       ; None                       ; 0.488 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst10|inst14                                                                                  ; CacheControlBlock:inst10|inst14                                                                                  ; address_in[1] ; address_in[1] ; None                       ; None                       ; 0.488 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|inst37                                                                                   ; CacheControlBlock:inst4|inst37                                                                                   ; address_in[1] ; address_in[1] ; None                       ; None                       ; 0.396 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst6|inst37                                                                                   ; CacheControlBlock:inst6|inst37                                                                                   ; address_in[1] ; address_in[1] ; None                       ; None                       ; 0.396 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst10|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; CacheControlBlock:inst10|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[1] ; address_in[1] ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst10|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; CacheControlBlock:inst10|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[1] ; address_in[1] ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst10|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; CacheControlBlock:inst10|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[1] ; address_in[1] ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst10|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; CacheControlBlock:inst10|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[1] ; address_in[1] ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst5|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; CacheControlBlock:inst5|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]  ; address_in[1] ; address_in[1] ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst6|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; CacheControlBlock:inst6|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]  ; address_in[1] ; address_in[1] ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst6|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; CacheControlBlock:inst6|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]  ; address_in[1] ; address_in[1] ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst6|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; CacheControlBlock:inst6|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]  ; address_in[1] ; address_in[1] ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst6|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; CacheControlBlock:inst6|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]  ; address_in[1] ; address_in[1] ; None                       ; None                       ; 0.680 ns                 ;
+------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+---------------+---------------+----------------------------+----------------------------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'write'                                                                                                                                                                                                                                                                                                                                                                         ;
+------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                                                                             ; To                                                                                                               ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; inst48                                                                                                           ; inst48                                                                                                           ; write      ; write    ; None                       ; None                       ; 0.488 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst36                                                                                                           ; inst36                                                                                                           ; write      ; write    ; None                       ; None                       ; 0.488 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1]  ; write      ; write    ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2]  ; write      ; write    ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3]  ; write      ; write    ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; write      ; write    ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]  ; write      ; write    ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4]  ; write      ; write    ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5]  ; write      ; write    ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2]  ; write      ; write    ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3]  ; write      ; write    ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]  ; write      ; write    ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4]  ; write      ; write    ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5]  ; write      ; write    ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3]  ; write      ; write    ; None                       ; None                       ; 0.715 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4]  ; write      ; write    ; None                       ; None                       ; 0.715 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5]  ; write      ; write    ; None                       ; None                       ; 0.715 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1]  ; write      ; write    ; None                       ; None                       ; 0.743 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4]  ; write      ; write    ; None                       ; None                       ; 0.750 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5]  ; write      ; write    ; None                       ; None                       ; 0.750 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2]  ; write      ; write    ; None                       ; None                       ; 0.778 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5]  ; write      ; write    ; None                       ; None                       ; 0.785 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3]  ; write      ; write    ; None                       ; None                       ; 0.813 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4]  ; write      ; write    ; None                       ; None                       ; 0.848 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5]  ; write      ; write    ; None                       ; None                       ; 0.883 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0]  ; write      ; write    ; None                       ; None                       ; 1.228 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; write      ; write    ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; write      ; write    ; None                       ; None                       ; 0.715 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]  ; write      ; write    ; None                       ; None                       ; 0.715 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; write      ; write    ; None                       ; None                       ; 0.750 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]  ; write      ; write    ; None                       ; None                       ; 0.750 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; write      ; write    ; None                       ; None                       ; 0.785 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]  ; write      ; write    ; None                       ; None                       ; 0.785 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; write      ; write    ; None                       ; None                       ; 0.820 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]  ; write      ; write    ; None                       ; None                       ; 0.820 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]  ; write      ; write    ; None                       ; None                       ; 0.855 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; write      ; write    ; None                       ; None                       ; 0.918 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]  ; write      ; write    ; None                       ; None                       ; 0.953 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; write      ; write    ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]  ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]  ; write      ; write    ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]  ; write      ; write    ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst5|inst14                                                                                   ; CacheControlBlock:inst5|inst14                                                                                   ; write      ; write    ; None                       ; None                       ; 0.396 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst5|inst10                                                                                   ; CacheControlBlock:inst5|inst10                                                                                   ; write      ; write    ; None                       ; None                       ; 0.396 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst5|inst41                                                                                   ; CacheControlBlock:inst5|inst41                                                                                   ; write      ; write    ; None                       ; None                       ; 0.396 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst5|inst37                                                                                   ; CacheControlBlock:inst5|inst37                                                                                   ; write      ; write    ; None                       ; None                       ; 0.396 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst10|inst41                                                                                  ; CacheControlBlock:inst10|inst41                                                                                  ; write      ; write    ; None                       ; None                       ; 0.396 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst10|inst37                                                                                  ; CacheControlBlock:inst10|inst37                                                                                  ; write      ; write    ; None                       ; None                       ; 0.396 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst10|inst10                                                                                  ; CacheControlBlock:inst10|inst10                                                                                  ; write      ; write    ; None                       ; None                       ; 0.488 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst10|inst14                                                                                  ; CacheControlBlock:inst10|inst14                                                                                  ; write      ; write    ; None                       ; None                       ; 0.488 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|inst10                                                                                   ; CacheControlBlock:inst4|inst10                                                                                   ; write      ; write    ; None                       ; None                       ; 0.488 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|inst14                                                                                   ; CacheControlBlock:inst4|inst14                                                                                   ; write      ; write    ; None                       ; None                       ; 0.488 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|inst37                                                                                   ; CacheControlBlock:inst4|inst37                                                                                   ; write      ; write    ; None                       ; None                       ; 0.396 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|inst41                                                                                   ; CacheControlBlock:inst4|inst41                                                                                   ; write      ; write    ; None                       ; None                       ; 0.396 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst6|inst41                                                                                   ; CacheControlBlock:inst6|inst41                                                                                   ; write      ; write    ; None                       ; None                       ; 0.396 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst6|inst37                                                                                   ; CacheControlBlock:inst6|inst37                                                                                   ; write      ; write    ; None                       ; None                       ; 0.396 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst6|inst14                                                                                   ; CacheControlBlock:inst6|inst14                                                                                   ; write      ; write    ; None                       ; None                       ; 0.488 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst6|inst10                                                                                   ; CacheControlBlock:inst6|inst10                                                                                   ; write      ; write    ; None                       ; None                       ; 0.488 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst10|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; CacheControlBlock:inst10|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; write      ; write    ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst10|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; CacheControlBlock:inst10|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; write      ; write    ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst10|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; CacheControlBlock:inst10|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; write      ; write    ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst10|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; CacheControlBlock:inst10|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; write      ; write    ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst5|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; CacheControlBlock:inst5|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]  ; write      ; write    ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst6|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; CacheControlBlock:inst6|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]  ; write      ; write    ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst6|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; CacheControlBlock:inst6|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]  ; write      ; write    ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst6|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; CacheControlBlock:inst6|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]  ; write      ; write    ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst6|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; CacheControlBlock:inst6|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]  ; write      ; write    ; None                       ; None                       ; 0.680 ns                 ;
+------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'read'                                                                                                                                                                                                                                                                                                                                                                          ;
+------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                                                                             ; To                                                                                                               ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; inst48                                                                                                           ; inst48                                                                                                           ; read       ; read     ; None                       ; None                       ; 0.488 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst36                                                                                                           ; inst36                                                                                                           ; read       ; read     ; None                       ; None                       ; 0.488 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1]  ; read       ; read     ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2]  ; read       ; read     ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3]  ; read       ; read     ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; read       ; read     ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]  ; read       ; read     ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4]  ; read       ; read     ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5]  ; read       ; read     ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2]  ; read       ; read     ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3]  ; read       ; read     ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]  ; read       ; read     ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4]  ; read       ; read     ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5]  ; read       ; read     ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3]  ; read       ; read     ; None                       ; None                       ; 0.715 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4]  ; read       ; read     ; None                       ; None                       ; 0.715 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5]  ; read       ; read     ; None                       ; None                       ; 0.715 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1]  ; read       ; read     ; None                       ; None                       ; 0.743 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4]  ; read       ; read     ; None                       ; None                       ; 0.750 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5]  ; read       ; read     ; None                       ; None                       ; 0.750 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2]  ; read       ; read     ; None                       ; None                       ; 0.778 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5]  ; read       ; read     ; None                       ; None                       ; 0.785 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3]  ; read       ; read     ; None                       ; None                       ; 0.813 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4]  ; read       ; read     ; None                       ; None                       ; 0.848 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5]  ; read       ; read     ; None                       ; None                       ; 0.883 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0]  ; read       ; read     ; None                       ; None                       ; 1.228 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; read       ; read     ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; read       ; read     ; None                       ; None                       ; 0.715 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]  ; read       ; read     ; None                       ; None                       ; 0.715 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; read       ; read     ; None                       ; None                       ; 0.750 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]  ; read       ; read     ; None                       ; None                       ; 0.750 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; read       ; read     ; None                       ; None                       ; 0.785 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]  ; read       ; read     ; None                       ; None                       ; 0.785 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; read       ; read     ; None                       ; None                       ; 0.820 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]  ; read       ; read     ; None                       ; None                       ; 0.820 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]  ; read       ; read     ; None                       ; None                       ; 0.855 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; read       ; read     ; None                       ; None                       ; 0.918 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0]  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]  ; read       ; read     ; None                       ; None                       ; 0.953 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; read       ; read     ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]  ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]  ; read       ; read     ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]  ; read       ; read     ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst5|inst14                                                                                   ; CacheControlBlock:inst5|inst14                                                                                   ; read       ; read     ; None                       ; None                       ; 0.396 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst5|inst10                                                                                   ; CacheControlBlock:inst5|inst10                                                                                   ; read       ; read     ; None                       ; None                       ; 0.396 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst5|inst41                                                                                   ; CacheControlBlock:inst5|inst41                                                                                   ; read       ; read     ; None                       ; None                       ; 0.396 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst5|inst37                                                                                   ; CacheControlBlock:inst5|inst37                                                                                   ; read       ; read     ; None                       ; None                       ; 0.396 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst10|inst41                                                                                  ; CacheControlBlock:inst10|inst41                                                                                  ; read       ; read     ; None                       ; None                       ; 0.396 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst10|inst37                                                                                  ; CacheControlBlock:inst10|inst37                                                                                  ; read       ; read     ; None                       ; None                       ; 0.396 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst10|inst10                                                                                  ; CacheControlBlock:inst10|inst10                                                                                  ; read       ; read     ; None                       ; None                       ; 0.488 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst10|inst14                                                                                  ; CacheControlBlock:inst10|inst14                                                                                  ; read       ; read     ; None                       ; None                       ; 0.488 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|inst10                                                                                   ; CacheControlBlock:inst4|inst10                                                                                   ; read       ; read     ; None                       ; None                       ; 0.488 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|inst14                                                                                   ; CacheControlBlock:inst4|inst14                                                                                   ; read       ; read     ; None                       ; None                       ; 0.488 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|inst37                                                                                   ; CacheControlBlock:inst4|inst37                                                                                   ; read       ; read     ; None                       ; None                       ; 0.396 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|inst41                                                                                   ; CacheControlBlock:inst4|inst41                                                                                   ; read       ; read     ; None                       ; None                       ; 0.396 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst6|inst41                                                                                   ; CacheControlBlock:inst6|inst41                                                                                   ; read       ; read     ; None                       ; None                       ; 0.396 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst6|inst37                                                                                   ; CacheControlBlock:inst6|inst37                                                                                   ; read       ; read     ; None                       ; None                       ; 0.396 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst6|inst14                                                                                   ; CacheControlBlock:inst6|inst14                                                                                   ; read       ; read     ; None                       ; None                       ; 0.488 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst6|inst10                                                                                   ; CacheControlBlock:inst6|inst10                                                                                   ; read       ; read     ; None                       ; None                       ; 0.488 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst10|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; CacheControlBlock:inst10|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; read       ; read     ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst10|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; CacheControlBlock:inst10|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; read       ; read     ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst10|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; CacheControlBlock:inst10|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; read       ; read     ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst10|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; CacheControlBlock:inst10|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; read       ; read     ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst5|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; CacheControlBlock:inst5|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]  ; read       ; read     ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst6|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; CacheControlBlock:inst6|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]  ; read       ; read     ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst6|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; CacheControlBlock:inst6|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]  ; read       ; read     ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst6|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; CacheControlBlock:inst6|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]  ; read       ; read     ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst6|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]  ; CacheControlBlock:inst6|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]  ; read       ; read     ; None                       ; None                       ; 0.680 ns                 ;
+------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clk'                                                                                                                                                                                                                                                                                                                                                                         ;
+------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                                                                            ; To                                                                                                              ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; inst48                                                                                                          ; inst48                                                                                                          ; clk        ; clk      ; None                       ; None                       ; 0.488 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst36                                                                                                          ; inst36                                                                                                          ; clk        ; clk      ; None                       ; None                       ; 0.488 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; clk        ; clk      ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; clk        ; clk      ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; clk        ; clk      ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; clk        ; clk      ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; clk        ; clk      ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; clk        ; clk      ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; clk        ; clk      ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; clk        ; clk      ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; clk        ; clk      ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; clk        ; clk      ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; clk        ; clk      ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; clk        ; clk      ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; clk        ; clk      ; None                       ; None                       ; 0.715 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; clk        ; clk      ; None                       ; None                       ; 0.715 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; clk        ; clk      ; None                       ; None                       ; 0.715 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; clk        ; clk      ; None                       ; None                       ; 0.743 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; clk        ; clk      ; None                       ; None                       ; 0.750 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; clk        ; clk      ; None                       ; None                       ; 0.750 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; clk        ; clk      ; None                       ; None                       ; 0.778 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; clk        ; clk      ; None                       ; None                       ; 0.785 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; clk        ; clk      ; None                       ; None                       ; 0.813 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; clk        ; clk      ; None                       ; None                       ; 0.848 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; clk        ; clk      ; None                       ; None                       ; 0.883 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; clk        ; clk      ; None                       ; None                       ; 1.228 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; clk        ; clk      ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; clk        ; clk      ; None                       ; None                       ; 0.715 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; clk        ; clk      ; None                       ; None                       ; 0.715 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; clk        ; clk      ; None                       ; None                       ; 0.750 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; clk        ; clk      ; None                       ; None                       ; 0.750 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; clk        ; clk      ; None                       ; None                       ; 0.785 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; clk        ; clk      ; None                       ; None                       ; 0.785 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; clk        ; clk      ; None                       ; None                       ; 0.820 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; clk        ; clk      ; None                       ; None                       ; 0.820 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; clk        ; clk      ; None                       ; None                       ; 0.855 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; clk        ; clk      ; None                       ; None                       ; 0.918 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; clk        ; clk      ; None                       ; None                       ; 0.953 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; clk        ; clk      ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; clk        ; clk      ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; clk        ; clk      ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst5|inst14                                                                                  ; CacheControlBlock:inst5|inst14                                                                                  ; clk        ; clk      ; None                       ; None                       ; 0.396 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst5|inst10                                                                                  ; CacheControlBlock:inst5|inst10                                                                                  ; clk        ; clk      ; None                       ; None                       ; 0.396 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst5|inst41                                                                                  ; CacheControlBlock:inst5|inst41                                                                                  ; clk        ; clk      ; None                       ; None                       ; 0.396 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst5|inst37                                                                                  ; CacheControlBlock:inst5|inst37                                                                                  ; clk        ; clk      ; None                       ; None                       ; 0.396 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst10|inst41                                                                                 ; CacheControlBlock:inst10|inst41                                                                                 ; clk        ; clk      ; None                       ; None                       ; 0.396 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst10|inst37                                                                                 ; CacheControlBlock:inst10|inst37                                                                                 ; clk        ; clk      ; None                       ; None                       ; 0.396 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst10|inst10                                                                                 ; CacheControlBlock:inst10|inst10                                                                                 ; clk        ; clk      ; None                       ; None                       ; 0.488 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst10|inst14                                                                                 ; CacheControlBlock:inst10|inst14                                                                                 ; clk        ; clk      ; None                       ; None                       ; 0.488 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst6|inst37                                                                                  ; CacheControlBlock:inst6|inst37                                                                                  ; clk        ; clk      ; None                       ; None                       ; 0.396 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst6|inst41                                                                                  ; CacheControlBlock:inst6|inst41                                                                                  ; clk        ; clk      ; None                       ; None                       ; 0.396 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst6|inst14                                                                                  ; CacheControlBlock:inst6|inst14                                                                                  ; clk        ; clk      ; None                       ; None                       ; 0.488 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst6|inst10                                                                                  ; CacheControlBlock:inst6|inst10                                                                                  ; clk        ; clk      ; None                       ; None                       ; 0.488 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|inst37                                                                                  ; CacheControlBlock:inst4|inst37                                                                                  ; clk        ; clk      ; None                       ; None                       ; 0.396 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|inst41                                                                                  ; CacheControlBlock:inst4|inst41                                                                                  ; clk        ; clk      ; None                       ; None                       ; 0.396 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|inst10                                                                                  ; CacheControlBlock:inst4|inst10                                                                                  ; clk        ; clk      ; None                       ; None                       ; 0.488 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|inst14                                                                                  ; CacheControlBlock:inst4|inst14                                                                                  ; clk        ; clk      ; None                       ; None                       ; 0.488 ns                 ;
+------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'address_in[4]'                                                                                                                                                                                                                                                                                                                                                                       ;
+------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+---------------+---------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                                                                            ; To                                                                                                              ; From Clock    ; To Clock      ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+---------------+---------------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; inst36                                                                                                          ; inst36                                                                                                          ; address_in[4] ; address_in[4] ; None                       ; None                       ; 0.488 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst48                                                                                                          ; inst48                                                                                                          ; address_in[4] ; address_in[4] ; None                       ; None                       ; 0.488 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; address_in[4] ; address_in[4] ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; address_in[4] ; address_in[4] ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; address_in[4] ; address_in[4] ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; address_in[4] ; address_in[4] ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[4] ; address_in[4] ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; address_in[4] ; address_in[4] ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; address_in[4] ; address_in[4] ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; address_in[4] ; address_in[4] ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; address_in[4] ; address_in[4] ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[4] ; address_in[4] ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; address_in[4] ; address_in[4] ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; address_in[4] ; address_in[4] ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; address_in[4] ; address_in[4] ; None                       ; None                       ; 0.715 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; address_in[4] ; address_in[4] ; None                       ; None                       ; 0.715 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; address_in[4] ; address_in[4] ; None                       ; None                       ; 0.715 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; address_in[4] ; address_in[4] ; None                       ; None                       ; 0.743 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; address_in[4] ; address_in[4] ; None                       ; None                       ; 0.750 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; address_in[4] ; address_in[4] ; None                       ; None                       ; 0.750 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; address_in[4] ; address_in[4] ; None                       ; None                       ; 0.778 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; address_in[4] ; address_in[4] ; None                       ; None                       ; 0.785 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; address_in[4] ; address_in[4] ; None                       ; None                       ; 0.813 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; address_in[4] ; address_in[4] ; None                       ; None                       ; 0.848 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; address_in[4] ; address_in[4] ; None                       ; None                       ; 0.883 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; address_in[4] ; address_in[4] ; None                       ; None                       ; 1.228 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; address_in[4] ; address_in[4] ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; address_in[4] ; address_in[4] ; None                       ; None                       ; 0.715 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[4] ; address_in[4] ; None                       ; None                       ; 0.715 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; address_in[4] ; address_in[4] ; None                       ; None                       ; 0.750 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[4] ; address_in[4] ; None                       ; None                       ; 0.750 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; address_in[4] ; address_in[4] ; None                       ; None                       ; 0.785 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[4] ; address_in[4] ; None                       ; None                       ; 0.785 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; address_in[4] ; address_in[4] ; None                       ; None                       ; 0.820 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[4] ; address_in[4] ; None                       ; None                       ; 0.820 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[4] ; address_in[4] ; None                       ; None                       ; 0.855 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; address_in[4] ; address_in[4] ; None                       ; None                       ; 0.918 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[4] ; address_in[4] ; None                       ; None                       ; 0.953 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; address_in[4] ; address_in[4] ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[4] ; address_in[4] ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[4] ; address_in[4] ; None                       ; None                       ; 0.680 ns                 ;
+------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+---------------+---------------+----------------------------+----------------------------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'address_in[3]'                                                                                                                                                                                                                                                                                                                                                                       ;
+------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+---------------+---------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                                                                            ; To                                                                                                              ; From Clock    ; To Clock      ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+---------------+---------------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; inst36                                                                                                          ; inst36                                                                                                          ; address_in[3] ; address_in[3] ; None                       ; None                       ; 0.488 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst48                                                                                                          ; inst48                                                                                                          ; address_in[3] ; address_in[3] ; None                       ; None                       ; 0.488 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; address_in[3] ; address_in[3] ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; address_in[3] ; address_in[3] ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; address_in[3] ; address_in[3] ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; address_in[3] ; address_in[3] ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[3] ; address_in[3] ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; address_in[3] ; address_in[3] ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; address_in[3] ; address_in[3] ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; address_in[3] ; address_in[3] ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; address_in[3] ; address_in[3] ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[3] ; address_in[3] ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; address_in[3] ; address_in[3] ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; address_in[3] ; address_in[3] ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; address_in[3] ; address_in[3] ; None                       ; None                       ; 0.715 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; address_in[3] ; address_in[3] ; None                       ; None                       ; 0.715 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; address_in[3] ; address_in[3] ; None                       ; None                       ; 0.715 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; address_in[3] ; address_in[3] ; None                       ; None                       ; 0.743 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; address_in[3] ; address_in[3] ; None                       ; None                       ; 0.750 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; address_in[3] ; address_in[3] ; None                       ; None                       ; 0.750 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; address_in[3] ; address_in[3] ; None                       ; None                       ; 0.778 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; address_in[3] ; address_in[3] ; None                       ; None                       ; 0.785 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; address_in[3] ; address_in[3] ; None                       ; None                       ; 0.813 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; address_in[3] ; address_in[3] ; None                       ; None                       ; 0.848 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; address_in[3] ; address_in[3] ; None                       ; None                       ; 0.883 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; address_in[3] ; address_in[3] ; None                       ; None                       ; 1.228 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; address_in[3] ; address_in[3] ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; address_in[3] ; address_in[3] ; None                       ; None                       ; 0.715 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[3] ; address_in[3] ; None                       ; None                       ; 0.715 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; address_in[3] ; address_in[3] ; None                       ; None                       ; 0.750 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[3] ; address_in[3] ; None                       ; None                       ; 0.750 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; address_in[3] ; address_in[3] ; None                       ; None                       ; 0.785 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[3] ; address_in[3] ; None                       ; None                       ; 0.785 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; address_in[3] ; address_in[3] ; None                       ; None                       ; 0.820 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[3] ; address_in[3] ; None                       ; None                       ; 0.820 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[3] ; address_in[3] ; None                       ; None                       ; 0.855 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; address_in[3] ; address_in[3] ; None                       ; None                       ; 0.918 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[3] ; address_in[3] ; None                       ; None                       ; 0.953 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; address_in[3] ; address_in[3] ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[3] ; address_in[3] ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6] ; CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7] ; address_in[3] ; address_in[3] ; None                       ; None                       ; 0.680 ns                 ;
+------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+---------------+---------------+----------------------------+----------------------------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                                                                                   ;
+-----------------------------------------+-----------------------------------------------------+------------+---------------+--------------------------------------------------------------------------+---------------+
; Slack                                   ; Required tsu                                        ; Actual tsu ; From          ; To                                                                       ; To Clock      ;
+-----------------------------------------+-----------------------------------------------------+------------+---------------+--------------------------------------------------------------------------+---------------+
; N/A                                     ; None                                                ; 2.289 ns   ; address_in[3] ; CacheControlBlock:inst4|lpm_dff1:inst17|lpm_ff:lpm_ff_component|dffs[0]  ; address_in[1] ;
; N/A                                     ; None                                                ; 2.193 ns   ; address_in[3] ; CacheControlBlock:inst4|lpm_dff1:inst17|lpm_ff:lpm_ff_component|dffs[0]  ; address_in[2] ;
; N/A                                     ; None                                                ; 2.173 ns   ; address_in[3] ; CacheControlBlock:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[0]    ; address_in[1] ;
; N/A                                     ; None                                                ; 2.171 ns   ; address_in[4] ; CacheControlBlock:inst4|lpm_dff1:inst18|lpm_ff:lpm_ff_component|dffs[1]  ; address_in[1] ;
; N/A                                     ; None                                                ; 2.167 ns   ; address_in[3] ; CacheControlBlock:inst4|lpm_dff1:inst16|lpm_ff:lpm_ff_component|dffs[0]  ; address_in[1] ;
; N/A                                     ; None                                                ; 2.161 ns   ; address_in[4] ; CacheControlBlock:inst6|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[1]    ; address_in[1] ;
; N/A                                     ; None                                                ; 2.146 ns   ; address_in[3] ; CacheControlBlock:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[0]    ; address_in[2] ;
; N/A                                     ; None                                                ; 2.134 ns   ; address_in[4] ; CacheControlBlock:inst6|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[1]    ; address_in[2] ;
; N/A                                     ; None                                                ; 2.113 ns   ; address_in[3] ; CacheControlBlock:inst4|lpm_dff1:inst16|lpm_ff:lpm_ff_component|dffs[0]  ; address_in[2] ;
; N/A                                     ; None                                                ; 2.111 ns   ; address_in[4] ; CacheControlBlock:inst4|lpm_dff1:inst17|lpm_ff:lpm_ff_component|dffs[1]  ; address_in[1] ;
; N/A                                     ; None                                                ; 2.097 ns   ; address_in[3] ; CacheControlBlock:inst6|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[0]    ; address_in[1] ;
; N/A                                     ; None                                                ; 2.070 ns   ; address_in[3] ; CacheControlBlock:inst6|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[0]    ; address_in[2] ;
; N/A                                     ; None                                                ; 2.026 ns   ; address_in[3] ; CacheControlBlock:inst10|lpm_dff1:inst18|lpm_ff:lpm_ff_component|dffs[0] ; address_in[1] ;
; N/A                                     ; None                                                ; 2.015 ns   ; address_in[4] ; CacheControlBlock:inst4|lpm_dff1:inst17|lpm_ff:lpm_ff_component|dffs[1]  ; address_in[2] ;
; N/A                                     ; None                                                ; 2.011 ns   ; address_in[6] ; CacheControlBlock:inst10|lpm_dff1:inst18|lpm_ff:lpm_ff_component|dffs[3] ; address_in[1] ;
; N/A                                     ; None                                                ; 1.961 ns   ; address_in[3] ; CacheControlBlock:inst10|lpm_dff1:inst17|lpm_ff:lpm_ff_component|dffs[0] ; address_in[1] ;
; N/A                                     ; None                                                ; 1.947 ns   ; address_in[4] ; CacheControlBlock:inst4|lpm_dff1:inst18|lpm_ff:lpm_ff_component|dffs[1]  ; address_in[2] ;
; N/A                                     ; None                                                ; 1.947 ns   ; address_in[4] ; CacheControlBlock:inst10|lpm_dff1:inst18|lpm_ff:lpm_ff_component|dffs[1] ; address_in[1] ;
; N/A                                     ; None                                                ; 1.932 ns   ; address_in[5] ; CacheControlBlock:inst10|lpm_dff1:inst18|lpm_ff:lpm_ff_component|dffs[2] ; address_in[1] ;
; N/A                                     ; None                                                ; 1.926 ns   ; address_in[3] ; CacheControlBlock:inst5|lpm_dff1:inst18|lpm_ff:lpm_ff_component|dffs[0]  ; address_in[1] ;
; N/A                                     ; None                                                ; 1.883 ns   ; address_in[4] ; CacheControlBlock:inst10|lpm_dff1:inst17|lpm_ff:lpm_ff_component|dffs[1] ; address_in[1] ;
; N/A                                     ; None                                                ; 1.865 ns   ; address_in[3] ; CacheControlBlock:inst10|lpm_dff1:inst17|lpm_ff:lpm_ff_component|dffs[0] ; address_in[2] ;
; N/A                                     ; None                                                ; 1.861 ns   ; address_in[5] ; CacheControlBlock:inst10|lpm_dff1:inst17|lpm_ff:lpm_ff_component|dffs[2] ; address_in[1] ;
; N/A                                     ; None                                                ; 1.858 ns   ; address_in[6] ; CacheControlBlock:inst4|lpm_dff1:inst18|lpm_ff:lpm_ff_component|dffs[3]  ; address_in[1] ;
; N/A                                     ; None                                                ; 1.832 ns   ; address_in[5] ; CacheControlBlock:inst5|lpm_dff1:inst18|lpm_ff:lpm_ff_component|dffs[2]  ; address_in[1] ;
; N/A                                     ; None                                                ; 1.820 ns   ; address_in[3] ; CacheControlBlock:inst10|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[0]   ; address_in[1] ;
; N/A                                     ; None                                                ; 1.805 ns   ; address_in[4] ; CacheControlBlock:inst5|lpm_dff1:inst16|lpm_ff:lpm_ff_component|dffs[1]  ; address_in[1] ;
; N/A                                     ; None                                                ; 1.802 ns   ; address_in[3] ; CacheControlBlock:inst10|lpm_dff1:inst18|lpm_ff:lpm_ff_component|dffs[0] ; address_in[2] ;
; N/A                                     ; None                                                ; 1.800 ns   ; address_in[6] ; CacheControlBlock:inst4|lpm_dff1:inst17|lpm_ff:lpm_ff_component|dffs[3]  ; address_in[1] ;
; N/A                                     ; None                                                ; 1.794 ns   ; address_in[6] ; CacheControlBlock:inst5|lpm_dff1:inst18|lpm_ff:lpm_ff_component|dffs[3]  ; address_in[1] ;
; N/A                                     ; None                                                ; 1.793 ns   ; address_in[3] ; CacheControlBlock:inst10|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[0]   ; address_in[2] ;
; N/A                                     ; None                                                ; 1.787 ns   ; address_in[4] ; CacheControlBlock:inst10|lpm_dff1:inst17|lpm_ff:lpm_ff_component|dffs[1] ; address_in[2] ;
; N/A                                     ; None                                                ; 1.787 ns   ; address_in[6] ; CacheControlBlock:inst10|lpm_dff1:inst18|lpm_ff:lpm_ff_component|dffs[3] ; address_in[2] ;
; N/A                                     ; None                                                ; 1.776 ns   ; address_in[3] ; CacheControlBlock:inst4|lpm_dff1:inst18|lpm_ff:lpm_ff_component|dffs[0]  ; address_in[1] ;
; N/A                                     ; None                                                ; 1.772 ns   ; address_in[5] ; CacheControlBlock:inst5|lpm_dff1:inst16|lpm_ff:lpm_ff_component|dffs[2]  ; address_in[1] ;
; N/A                                     ; None                                                ; 1.765 ns   ; address_in[5] ; CacheControlBlock:inst10|lpm_dff1:inst17|lpm_ff:lpm_ff_component|dffs[2] ; address_in[2] ;
; N/A                                     ; None                                                ; 1.751 ns   ; address_in[4] ; CacheControlBlock:inst5|lpm_dff1:inst16|lpm_ff:lpm_ff_component|dffs[1]  ; address_in[2] ;
; N/A                                     ; None                                                ; 1.744 ns   ; address_in[4] ; CacheControlBlock:inst6|lpm_dff1:inst16|lpm_ff:lpm_ff_component|dffs[1]  ; address_in[1] ;
; N/A                                     ; None                                                ; 1.723 ns   ; address_in[4] ; CacheControlBlock:inst10|lpm_dff1:inst18|lpm_ff:lpm_ff_component|dffs[1] ; address_in[2] ;
; N/A                                     ; None                                                ; 1.718 ns   ; address_in[5] ; CacheControlBlock:inst5|lpm_dff1:inst16|lpm_ff:lpm_ff_component|dffs[2]  ; address_in[2] ;
; N/A                                     ; None                                                ; 1.714 ns   ; address_in[3] ; CacheControlBlock:inst10|lpm_dff1:inst16|lpm_ff:lpm_ff_component|dffs[0] ; address_in[1] ;
; N/A                                     ; None                                                ; 1.708 ns   ; address_in[5] ; CacheControlBlock:inst10|lpm_dff1:inst18|lpm_ff:lpm_ff_component|dffs[2] ; address_in[2] ;
; N/A                                     ; None                                                ; 1.704 ns   ; address_in[6] ; CacheControlBlock:inst4|lpm_dff1:inst17|lpm_ff:lpm_ff_component|dffs[3]  ; address_in[2] ;
; N/A                                     ; None                                                ; 1.702 ns   ; address_in[3] ; CacheControlBlock:inst5|lpm_dff1:inst18|lpm_ff:lpm_ff_component|dffs[0]  ; address_in[2] ;
; N/A                                     ; None                                                ; 1.699 ns   ; address_in[3] ; CacheControlBlock:inst6|lpm_dff1:inst18|lpm_ff:lpm_ff_component|dffs[0]  ; address_in[1] ;
; N/A                                     ; None                                                ; 1.690 ns   ; address_in[4] ; CacheControlBlock:inst6|lpm_dff1:inst16|lpm_ff:lpm_ff_component|dffs[1]  ; address_in[2] ;
; N/A                                     ; None                                                ; 1.668 ns   ; address_in[5] ; CacheControlBlock:inst4|lpm_dff1:inst18|lpm_ff:lpm_ff_component|dffs[2]  ; address_in[1] ;
; N/A                                     ; None                                                ; 1.660 ns   ; address_in[3] ; CacheControlBlock:inst10|lpm_dff1:inst16|lpm_ff:lpm_ff_component|dffs[0] ; address_in[2] ;
; N/A                                     ; None                                                ; 1.660 ns   ; address_in[5] ; CacheControlBlock:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[2]    ; address_in[1] ;
; N/A                                     ; None                                                ; 1.640 ns   ; address_in[4] ; CacheControlBlock:inst5|lpm_dff1:inst18|lpm_ff:lpm_ff_component|dffs[1]  ; address_in[1] ;
; N/A                                     ; None                                                ; 1.634 ns   ; address_in[6] ; CacheControlBlock:inst4|lpm_dff1:inst18|lpm_ff:lpm_ff_component|dffs[3]  ; address_in[2] ;
; N/A                                     ; None                                                ; 1.633 ns   ; address_in[5] ; CacheControlBlock:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[2]    ; address_in[2] ;
; N/A                                     ; None                                                ; 1.625 ns   ; address_in[4] ; CacheControlBlock:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[1]    ; address_in[1] ;
; N/A                                     ; None                                                ; 1.622 ns   ; address_in[5] ; CacheControlBlock:inst6|lpm_dff1:inst18|lpm_ff:lpm_ff_component|dffs[2]  ; address_in[1] ;
; N/A                                     ; None                                                ; 1.616 ns   ; address_in[4] ; CacheControlBlock:inst4|lpm_dff1:inst16|lpm_ff:lpm_ff_component|dffs[1]  ; address_in[1] ;
; N/A                                     ; None                                                ; 1.608 ns   ; address_in[5] ; CacheControlBlock:inst5|lpm_dff1:inst18|lpm_ff:lpm_ff_component|dffs[2]  ; address_in[2] ;
; N/A                                     ; None                                                ; 1.608 ns   ; address_in[5] ; CacheControlBlock:inst4|lpm_dff1:inst17|lpm_ff:lpm_ff_component|dffs[2]  ; address_in[1] ;
; N/A                                     ; None                                                ; 1.604 ns   ; address_in[5] ; CacheControlBlock:inst10|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[2]   ; address_in[1] ;
; N/A                                     ; None                                                ; 1.602 ns   ; address_in[5] ; CacheControlBlock:inst10|lpm_dff1:inst16|lpm_ff:lpm_ff_component|dffs[2] ; address_in[1] ;
; N/A                                     ; None                                                ; 1.598 ns   ; address_in[4] ; CacheControlBlock:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[1]    ; address_in[2] ;
; N/A                                     ; None                                                ; 1.583 ns   ; address_in[5] ; CacheControlBlock:inst4|lpm_dff1:inst16|lpm_ff:lpm_ff_component|dffs[2]  ; address_in[1] ;
; N/A                                     ; None                                                ; 1.577 ns   ; address_in[5] ; CacheControlBlock:inst10|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[2]   ; address_in[2] ;
; N/A                                     ; None                                                ; 1.570 ns   ; address_in[6] ; CacheControlBlock:inst5|lpm_dff1:inst18|lpm_ff:lpm_ff_component|dffs[3]  ; address_in[2] ;
; N/A                                     ; None                                                ; 1.562 ns   ; address_in[3] ; CacheControlBlock:inst6|lpm_dff1:inst16|lpm_ff:lpm_ff_component|dffs[0]  ; address_in[1] ;
; N/A                                     ; None                                                ; 1.562 ns   ; address_in[4] ; CacheControlBlock:inst4|lpm_dff1:inst16|lpm_ff:lpm_ff_component|dffs[1]  ; address_in[2] ;
; N/A                                     ; None                                                ; 1.552 ns   ; address_in[3] ; CacheControlBlock:inst4|lpm_dff1:inst18|lpm_ff:lpm_ff_component|dffs[0]  ; address_in[2] ;
; N/A                                     ; None                                                ; 1.551 ns   ; address_in[3] ; CacheControlBlock:inst5|lpm_dff1:inst17|lpm_ff:lpm_ff_component|dffs[0]  ; address_in[1] ;
; N/A                                     ; None                                                ; 1.551 ns   ; address_in[3] ; CacheControlBlock:inst6|lpm_dff1:inst17|lpm_ff:lpm_ff_component|dffs[0]  ; address_in[1] ;
; N/A                                     ; None                                                ; 1.548 ns   ; address_in[5] ; CacheControlBlock:inst10|lpm_dff1:inst16|lpm_ff:lpm_ff_component|dffs[2] ; address_in[2] ;
; N/A                                     ; None                                                ; 1.529 ns   ; address_in[5] ; CacheControlBlock:inst4|lpm_dff1:inst16|lpm_ff:lpm_ff_component|dffs[2]  ; address_in[2] ;
; N/A                                     ; None                                                ; 1.527 ns   ; address_in[6] ; CacheControlBlock:inst10|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[3]   ; address_in[1] ;
; N/A                                     ; None                                                ; 1.512 ns   ; address_in[5] ; CacheControlBlock:inst4|lpm_dff1:inst17|lpm_ff:lpm_ff_component|dffs[2]  ; address_in[2] ;
; N/A                                     ; None                                                ; 1.508 ns   ; address_in[3] ; CacheControlBlock:inst6|lpm_dff1:inst16|lpm_ff:lpm_ff_component|dffs[0]  ; address_in[2] ;
; N/A                                     ; None                                                ; 1.500 ns   ; address_in[6] ; CacheControlBlock:inst6|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[3]    ; address_in[1] ;
; N/A                                     ; None                                                ; 1.500 ns   ; address_in[6] ; CacheControlBlock:inst10|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[3]   ; address_in[2] ;
; N/A                                     ; None                                                ; 1.479 ns   ; address_in[5] ; CacheControlBlock:inst6|lpm_dff1:inst17|lpm_ff:lpm_ff_component|dffs[2]  ; address_in[1] ;
; N/A                                     ; None                                                ; 1.475 ns   ; address_in[3] ; CacheControlBlock:inst6|lpm_dff1:inst18|lpm_ff:lpm_ff_component|dffs[0]  ; address_in[2] ;
; N/A                                     ; None                                                ; 1.473 ns   ; address_in[6] ; CacheControlBlock:inst6|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[3]    ; address_in[2] ;
; N/A                                     ; None                                                ; 1.466 ns   ; address_in[4] ; CacheControlBlock:inst5|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[1]    ; address_in[1] ;
; N/A                                     ; None                                                ; 1.455 ns   ; address_in[3] ; CacheControlBlock:inst5|lpm_dff1:inst17|lpm_ff:lpm_ff_component|dffs[0]  ; address_in[2] ;
; N/A                                     ; None                                                ; 1.455 ns   ; address_in[3] ; CacheControlBlock:inst6|lpm_dff1:inst17|lpm_ff:lpm_ff_component|dffs[0]  ; address_in[2] ;
; N/A                                     ; None                                                ; 1.444 ns   ; address_in[5] ; CacheControlBlock:inst4|lpm_dff1:inst18|lpm_ff:lpm_ff_component|dffs[2]  ; address_in[2] ;
; N/A                                     ; None                                                ; 1.443 ns   ; address_in[6] ; CacheControlBlock:inst5|lpm_dff1:inst16|lpm_ff:lpm_ff_component|dffs[3]  ; address_in[1] ;
; N/A                                     ; None                                                ; 1.439 ns   ; address_in[4] ; CacheControlBlock:inst5|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[1]    ; address_in[2] ;
; N/A                                     ; None                                                ; 1.436 ns   ; address_in[3] ; CacheControlBlock:inst5|lpm_dff1:inst16|lpm_ff:lpm_ff_component|dffs[0]  ; address_in[1] ;
; N/A                                     ; None                                                ; 1.430 ns   ; address_in[5] ; CacheControlBlock:inst5|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[2]    ; address_in[1] ;
; N/A                                     ; None                                                ; 1.426 ns   ; address_in[6] ; CacheControlBlock:inst10|lpm_dff1:inst16|lpm_ff:lpm_ff_component|dffs[3] ; address_in[1] ;
; N/A                                     ; None                                                ; 1.422 ns   ; address_in[4] ; CacheControlBlock:inst6|lpm_dff1:inst18|lpm_ff:lpm_ff_component|dffs[1]  ; address_in[1] ;
; N/A                                     ; None                                                ; 1.416 ns   ; address_in[4] ; CacheControlBlock:inst5|lpm_dff1:inst18|lpm_ff:lpm_ff_component|dffs[1]  ; address_in[2] ;
; N/A                                     ; None                                                ; 1.403 ns   ; address_in[5] ; CacheControlBlock:inst5|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[2]    ; address_in[2] ;
; N/A                                     ; None                                                ; 1.398 ns   ; address_in[5] ; CacheControlBlock:inst6|lpm_dff1:inst18|lpm_ff:lpm_ff_component|dffs[2]  ; address_in[2] ;
; N/A                                     ; None                                                ; 1.389 ns   ; address_in[6] ; CacheControlBlock:inst5|lpm_dff1:inst16|lpm_ff:lpm_ff_component|dffs[3]  ; address_in[2] ;
; N/A                                     ; None                                                ; 1.384 ns   ; address_in[6] ; CacheControlBlock:inst6|lpm_dff1:inst18|lpm_ff:lpm_ff_component|dffs[3]  ; address_in[1] ;
; N/A                                     ; None                                                ; 1.383 ns   ; address_in[5] ; CacheControlBlock:inst6|lpm_dff1:inst17|lpm_ff:lpm_ff_component|dffs[2]  ; address_in[2] ;
; N/A                                     ; None                                                ; 1.382 ns   ; address_in[3] ; CacheControlBlock:inst5|lpm_dff1:inst16|lpm_ff:lpm_ff_component|dffs[0]  ; address_in[2] ;
; N/A                                     ; None                                                ; 1.376 ns   ; address_in[4] ; CacheControlBlock:inst6|lpm_dff1:inst17|lpm_ff:lpm_ff_component|dffs[1]  ; address_in[1] ;
; N/A                                     ; None                                                ; 1.372 ns   ; address_in[6] ; CacheControlBlock:inst10|lpm_dff1:inst16|lpm_ff:lpm_ff_component|dffs[3] ; address_in[2] ;
; N/A                                     ; None                                                ; 1.353 ns   ; address_in[5] ; CacheControlBlock:inst5|lpm_dff1:inst17|lpm_ff:lpm_ff_component|dffs[2]  ; address_in[1] ;
; N/A                                     ; None                                                ; 1.350 ns   ; address_in[6] ; CacheControlBlock:inst10|lpm_dff1:inst17|lpm_ff:lpm_ff_component|dffs[3] ; address_in[1] ;
; N/A                                     ; None                                                ; 1.340 ns   ; address_in[6] ; CacheControlBlock:inst6|lpm_dff1:inst17|lpm_ff:lpm_ff_component|dffs[3]  ; address_in[1] ;
; N/A                                     ; None                                                ; 1.319 ns   ; address_in[6] ; CacheControlBlock:inst5|lpm_dff1:inst17|lpm_ff:lpm_ff_component|dffs[3]  ; address_in[1] ;
; N/A                                     ; None                                                ; 1.314 ns   ; address_in[6] ; CacheControlBlock:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[3]    ; address_in[1] ;
; N/A                                     ; None                                                ; 1.313 ns   ; address_in[4] ; CacheControlBlock:inst10|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[1]   ; address_in[1] ;
; N/A                                     ; None                                                ; 1.287 ns   ; address_in[6] ; CacheControlBlock:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[3]    ; address_in[2] ;
; N/A                                     ; None                                                ; 1.286 ns   ; address_in[4] ; CacheControlBlock:inst10|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[1]   ; address_in[2] ;
; N/A                                     ; None                                                ; 1.280 ns   ; address_in[4] ; CacheControlBlock:inst6|lpm_dff1:inst17|lpm_ff:lpm_ff_component|dffs[1]  ; address_in[2] ;
; N/A                                     ; None                                                ; 1.257 ns   ; address_in[5] ; CacheControlBlock:inst5|lpm_dff1:inst17|lpm_ff:lpm_ff_component|dffs[2]  ; address_in[2] ;
; N/A                                     ; None                                                ; 1.254 ns   ; address_in[6] ; CacheControlBlock:inst10|lpm_dff1:inst17|lpm_ff:lpm_ff_component|dffs[3] ; address_in[2] ;
; N/A                                     ; None                                                ; 1.244 ns   ; address_in[6] ; CacheControlBlock:inst6|lpm_dff1:inst17|lpm_ff:lpm_ff_component|dffs[3]  ; address_in[2] ;
; N/A                                     ; None                                                ; 1.228 ns   ; address_in[6] ; CacheControlBlock:inst4|lpm_dff1:inst16|lpm_ff:lpm_ff_component|dffs[3]  ; address_in[1] ;
; N/A                                     ; None                                                ; 1.223 ns   ; address_in[6] ; CacheControlBlock:inst5|lpm_dff1:inst17|lpm_ff:lpm_ff_component|dffs[3]  ; address_in[2] ;
; N/A                                     ; None                                                ; 1.223 ns   ; address_in[6] ; CacheControlBlock:inst6|lpm_dff1:inst16|lpm_ff:lpm_ff_component|dffs[3]  ; address_in[1] ;
; N/A                                     ; None                                                ; 1.210 ns   ; address_in[4] ; CacheControlBlock:inst10|lpm_dff1:inst16|lpm_ff:lpm_ff_component|dffs[1] ; address_in[1] ;
; N/A                                     ; None                                                ; 1.198 ns   ; address_in[4] ; CacheControlBlock:inst6|lpm_dff1:inst18|lpm_ff:lpm_ff_component|dffs[1]  ; address_in[2] ;
; N/A                                     ; None                                                ; 1.174 ns   ; address_in[6] ; CacheControlBlock:inst4|lpm_dff1:inst16|lpm_ff:lpm_ff_component|dffs[3]  ; address_in[2] ;
; N/A                                     ; None                                                ; 1.169 ns   ; address_in[6] ; CacheControlBlock:inst6|lpm_dff1:inst16|lpm_ff:lpm_ff_component|dffs[3]  ; address_in[2] ;
; N/A                                     ; None                                                ; 1.163 ns   ; address_in[4] ; CacheControlBlock:inst5|lpm_dff1:inst17|lpm_ff:lpm_ff_component|dffs[1]  ; address_in[1] ;
; N/A                                     ; None                                                ; 1.160 ns   ; address_in[6] ; CacheControlBlock:inst6|lpm_dff1:inst18|lpm_ff:lpm_ff_component|dffs[3]  ; address_in[2] ;
; N/A                                     ; None                                                ; 1.156 ns   ; address_in[4] ; CacheControlBlock:inst10|lpm_dff1:inst16|lpm_ff:lpm_ff_component|dffs[1] ; address_in[2] ;
; N/A                                     ; None                                                ; 1.099 ns   ; address_in[6] ; CacheControlBlock:inst5|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[3]    ; address_in[1] ;
; N/A                                     ; None                                                ; 1.097 ns   ; address_in[3] ; CacheControlBlock:inst5|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[0]    ; address_in[1] ;
; N/A                                     ; None                                                ; 1.072 ns   ; address_in[6] ; CacheControlBlock:inst5|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[3]    ; address_in[2] ;
; N/A                                     ; None                                                ; 1.070 ns   ; address_in[3] ; CacheControlBlock:inst5|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[0]    ; address_in[2] ;
; N/A                                     ; None                                                ; 1.067 ns   ; address_in[4] ; CacheControlBlock:inst5|lpm_dff1:inst17|lpm_ff:lpm_ff_component|dffs[1]  ; address_in[2] ;
; N/A                                     ; None                                                ; 1.065 ns   ; address_in[5] ; CacheControlBlock:inst6|lpm_dff1:inst16|lpm_ff:lpm_ff_component|dffs[2]  ; address_in[1] ;
; N/A                                     ; None                                                ; 1.056 ns   ; address_in[5] ; CacheControlBlock:inst6|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[2]    ; address_in[1] ;
; N/A                                     ; None                                                ; 1.029 ns   ; address_in[5] ; CacheControlBlock:inst6|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[2]    ; address_in[2] ;
; N/A                                     ; None                                                ; 1.017 ns   ; address_in[3] ; CacheControlBlock:inst4|lpm_dff1:inst16|lpm_ff:lpm_ff_component|dffs[0]  ; clk           ;
; N/A                                     ; None                                                ; 1.011 ns   ; address_in[5] ; CacheControlBlock:inst6|lpm_dff1:inst16|lpm_ff:lpm_ff_component|dffs[2]  ; address_in[2] ;
; N/A                                     ; None                                                ; 1.001 ns   ; address_in[4] ; CacheControlBlock:inst6|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[1]    ; clk           ;
; N/A                                     ; None                                                ; 0.937 ns   ; address_in[3] ; CacheControlBlock:inst6|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[0]    ; clk           ;
; N/A                                     ; None                                                ; 0.932 ns   ; address_in[3] ; CacheControlBlock:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[0]    ; clk           ;
; N/A                                     ; None                                                ; 0.842 ns   ; address_in[3] ; CacheControlBlock:inst10|lpm_dff1:inst18|lpm_ff:lpm_ff_component|dffs[0] ; clk           ;
; N/A                                     ; None                                                ; 0.837 ns   ; address_in[3] ; CacheControlBlock:inst4|lpm_dff1:inst17|lpm_ff:lpm_ff_component|dffs[0]  ; clk           ;
; N/A                                     ; None                                                ; 0.827 ns   ; address_in[6] ; CacheControlBlock:inst10|lpm_dff1:inst18|lpm_ff:lpm_ff_component|dffs[3] ; clk           ;
; N/A                                     ; None                                                ; 0.763 ns   ; address_in[4] ; CacheControlBlock:inst10|lpm_dff1:inst18|lpm_ff:lpm_ff_component|dffs[1] ; clk           ;
; N/A                                     ; None                                                ; 0.748 ns   ; address_in[5] ; CacheControlBlock:inst10|lpm_dff1:inst18|lpm_ff:lpm_ff_component|dffs[2] ; clk           ;
; N/A                                     ; None                                                ; 0.742 ns   ; address_in[4] ; CacheControlBlock:inst4|lpm_dff1:inst18|lpm_ff:lpm_ff_component|dffs[1]  ; clk           ;
; N/A                                     ; None                                                ; 0.725 ns   ; address_in[3] ; CacheControlBlock:inst10|lpm_dff1:inst16|lpm_ff:lpm_ff_component|dffs[0] ; clk           ;
; N/A                                     ; None                                                ; 0.709 ns   ; address_in[4] ; CacheControlBlock:inst5|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[1]    ; clk           ;
; N/A                                     ; None                                                ; 0.673 ns   ; address_in[5] ; CacheControlBlock:inst5|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[2]    ; clk           ;
; N/A                                     ; None                                                ; 0.659 ns   ; address_in[4] ; CacheControlBlock:inst4|lpm_dff1:inst17|lpm_ff:lpm_ff_component|dffs[1]  ; clk           ;
; N/A                                     ; None                                                ; 0.613 ns   ; address_in[5] ; CacheControlBlock:inst10|lpm_dff1:inst16|lpm_ff:lpm_ff_component|dffs[2] ; clk           ;
; N/A                                     ; None                                                ; 0.606 ns   ; address_in[3] ; CacheControlBlock:inst10|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[0]   ; clk           ;
; N/A                                     ; None                                                ; 0.592 ns   ; address_in[4] ; CacheControlBlock:inst6|lpm_dff1:inst16|lpm_ff:lpm_ff_component|dffs[1]  ; clk           ;
; N/A                                     ; None                                                ; 0.507 ns   ; address_in[3] ; CacheControlBlock:inst10|lpm_dff1:inst17|lpm_ff:lpm_ff_component|dffs[0] ; clk           ;
; N/A                                     ; None                                                ; 0.466 ns   ; address_in[4] ; CacheControlBlock:inst4|lpm_dff1:inst16|lpm_ff:lpm_ff_component|dffs[1]  ; clk           ;
; N/A                                     ; None                                                ; 0.437 ns   ; address_in[6] ; CacheControlBlock:inst10|lpm_dff1:inst16|lpm_ff:lpm_ff_component|dffs[3] ; clk           ;
; N/A                                     ; None                                                ; 0.433 ns   ; address_in[5] ; CacheControlBlock:inst4|lpm_dff1:inst16|lpm_ff:lpm_ff_component|dffs[2]  ; clk           ;
; N/A                                     ; None                                                ; 0.429 ns   ; address_in[4] ; CacheControlBlock:inst10|lpm_dff1:inst17|lpm_ff:lpm_ff_component|dffs[1] ; clk           ;
; N/A                                     ; None                                                ; 0.429 ns   ; address_in[6] ; CacheControlBlock:inst4|lpm_dff1:inst18|lpm_ff:lpm_ff_component|dffs[3]  ; clk           ;
; N/A                                     ; None                                                ; 0.419 ns   ; address_in[5] ; CacheControlBlock:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[2]    ; clk           ;
; N/A                                     ; None                                                ; 0.410 ns   ; address_in[3] ; CacheControlBlock:inst6|lpm_dff1:inst16|lpm_ff:lpm_ff_component|dffs[0]  ; clk           ;
; N/A                                     ; None                                                ; 0.407 ns   ; address_in[5] ; CacheControlBlock:inst10|lpm_dff1:inst17|lpm_ff:lpm_ff_component|dffs[2] ; clk           ;
; N/A                                     ; None                                                ; 0.390 ns   ; address_in[5] ; CacheControlBlock:inst10|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[2]   ; clk           ;
; N/A                                     ; None                                                ; 0.384 ns   ; address_in[4] ; CacheControlBlock:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[1]    ; clk           ;
; N/A                                     ; None                                                ; 0.369 ns   ; address_in[4] ; CacheControlBlock:inst5|lpm_dff1:inst16|lpm_ff:lpm_ff_component|dffs[1]  ; clk           ;
; N/A                                     ; None                                                ; 0.348 ns   ; address_in[6] ; CacheControlBlock:inst4|lpm_dff1:inst17|lpm_ff:lpm_ff_component|dffs[3]  ; clk           ;
; N/A                                     ; None                                                ; 0.347 ns   ; address_in[3] ; CacheControlBlock:inst4|lpm_dff1:inst18|lpm_ff:lpm_ff_component|dffs[0]  ; clk           ;
; N/A                                     ; None                                                ; 0.342 ns   ; address_in[6] ; CacheControlBlock:inst5|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[3]    ; clk           ;
; N/A                                     ; None                                                ; 0.340 ns   ; address_in[3] ; CacheControlBlock:inst5|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[0]    ; clk           ;
; N/A                                     ; None                                                ; 0.340 ns   ; address_in[6] ; CacheControlBlock:inst6|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[3]    ; clk           ;
; N/A                                     ; None                                                ; 0.336 ns   ; address_in[5] ; CacheControlBlock:inst5|lpm_dff1:inst16|lpm_ff:lpm_ff_component|dffs[2]  ; clk           ;
; N/A                                     ; None                                                ; 0.320 ns   ; address_in[3] ; CacheControlBlock:inst6|lpm_dff1:inst18|lpm_ff:lpm_ff_component|dffs[0]  ; clk           ;
; N/A                                     ; None                                                ; 0.313 ns   ; address_in[6] ; CacheControlBlock:inst10|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[3]   ; clk           ;
; N/A                                     ; None                                                ; 0.256 ns   ; address_in[3] ; CacheControlBlock:inst6|lpm_dff1:inst17|lpm_ff:lpm_ff_component|dffs[0]  ; clk           ;
; N/A                                     ; None                                                ; 0.243 ns   ; address_in[5] ; CacheControlBlock:inst6|lpm_dff1:inst18|lpm_ff:lpm_ff_component|dffs[2]  ; clk           ;
; N/A                                     ; None                                                ; 0.239 ns   ; address_in[5] ; CacheControlBlock:inst4|lpm_dff1:inst18|lpm_ff:lpm_ff_component|dffs[2]  ; clk           ;
; N/A                                     ; None                                                ; 0.221 ns   ; address_in[4] ; CacheControlBlock:inst10|lpm_dff1:inst16|lpm_ff:lpm_ff_component|dffs[1] ; clk           ;
; N/A                                     ; None                                                ; 0.184 ns   ; address_in[5] ; CacheControlBlock:inst6|lpm_dff1:inst17|lpm_ff:lpm_ff_component|dffs[2]  ; clk           ;
; N/A                                     ; None                                                ; 0.156 ns   ; address_in[5] ; CacheControlBlock:inst4|lpm_dff1:inst17|lpm_ff:lpm_ff_component|dffs[2]  ; clk           ;
; N/A                                     ; None                                                ; 0.099 ns   ; address_in[4] ; CacheControlBlock:inst10|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[1]   ; clk           ;
; N/A                                     ; None                                                ; 0.097 ns   ; address_in[3] ; CacheControlBlock:inst5|lpm_dff1:inst17|lpm_ff:lpm_ff_component|dffs[0]  ; clk           ;
; N/A                                     ; None                                                ; 0.081 ns   ; address_in[4] ; CacheControlBlock:inst6|lpm_dff1:inst17|lpm_ff:lpm_ff_component|dffs[1]  ; clk           ;
; N/A                                     ; None                                                ; 0.078 ns   ; address_in[6] ; CacheControlBlock:inst4|lpm_dff1:inst16|lpm_ff:lpm_ff_component|dffs[3]  ; clk           ;
; N/A                                     ; None                                                ; 0.073 ns   ; address_in[6] ; CacheControlBlock:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[3]    ; clk           ;
; N/A                                     ; None                                                ; 0.071 ns   ; address_in[6] ; CacheControlBlock:inst6|lpm_dff1:inst16|lpm_ff:lpm_ff_component|dffs[3]  ; clk           ;
; N/A                                     ; None                                                ; 0.045 ns   ; address_in[6] ; CacheControlBlock:inst6|lpm_dff1:inst17|lpm_ff:lpm_ff_component|dffs[3]  ; clk           ;
; N/A                                     ; None                                                ; 0.043 ns   ; address_in[4] ; CacheControlBlock:inst6|lpm_dff1:inst18|lpm_ff:lpm_ff_component|dffs[1]  ; clk           ;
; N/A                                     ; None                                                ; 0.034 ns   ; address_in[3] ; CacheControlBlock:inst5|lpm_dff1:inst18|lpm_ff:lpm_ff_component|dffs[0]  ; clk           ;
; N/A                                     ; None                                                ; 0.007 ns   ; address_in[6] ; CacheControlBlock:inst5|lpm_dff1:inst16|lpm_ff:lpm_ff_component|dffs[3]  ; clk           ;
; N/A                                     ; None                                                ; 0.005 ns   ; address_in[6] ; CacheControlBlock:inst6|lpm_dff1:inst18|lpm_ff:lpm_ff_component|dffs[3]  ; clk           ;
; N/A                                     ; None                                                ; 0.000 ns   ; address_in[3] ; CacheControlBlock:inst5|lpm_dff1:inst16|lpm_ff:lpm_ff_component|dffs[0]  ; clk           ;
; N/A                                     ; None                                                ; -0.014 ns  ; read          ; inst48                                                                   ; write         ;
; N/A                                     ; None                                                ; -0.060 ns  ; address_in[5] ; CacheControlBlock:inst5|lpm_dff1:inst18|lpm_ff:lpm_ff_component|dffs[2]  ; clk           ;
; N/A                                     ; None                                                ; -0.087 ns  ; address_in[5] ; CacheControlBlock:inst6|lpm_dff1:inst16|lpm_ff:lpm_ff_component|dffs[2]  ; clk           ;
; N/A                                     ; None                                                ; -0.098 ns  ; address_in[6] ; CacheControlBlock:inst5|lpm_dff1:inst18|lpm_ff:lpm_ff_component|dffs[3]  ; clk           ;
; N/A                                     ; None                                                ; -0.101 ns  ; address_in[5] ; CacheControlBlock:inst5|lpm_dff1:inst17|lpm_ff:lpm_ff_component|dffs[2]  ; clk           ;
; N/A                                     ; None                                                ; -0.104 ns  ; address_in[6] ; CacheControlBlock:inst10|lpm_dff1:inst17|lpm_ff:lpm_ff_component|dffs[3] ; clk           ;
; N/A                                     ; None                                                ; -0.104 ns  ; address_in[5] ; CacheControlBlock:inst6|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[2]    ; clk           ;
; N/A                                     ; None                                                ; -0.135 ns  ; address_in[6] ; CacheControlBlock:inst5|lpm_dff1:inst17|lpm_ff:lpm_ff_component|dffs[3]  ; clk           ;
; N/A                                     ; None                                                ; -0.252 ns  ; address_in[4] ; CacheControlBlock:inst5|lpm_dff1:inst18|lpm_ff:lpm_ff_component|dffs[1]  ; clk           ;
; N/A                                     ; None                                                ; -0.291 ns  ; address_in[4] ; CacheControlBlock:inst5|lpm_dff1:inst17|lpm_ff:lpm_ff_component|dffs[1]  ; clk           ;
; N/A                                     ; None                                                ; -0.295 ns  ; read          ; inst48                                                                   ; read          ;
; N/A                                     ; None                                                ; -0.295 ns  ; write         ; inst48                                                                   ; write         ;
; N/A                                     ; None                                                ; -0.402 ns  ; read          ; inst36                                                                   ; write         ;
; N/A                                     ; None                                                ; -0.576 ns  ; write         ; inst48                                                                   ; read          ;
; N/A                                     ; None                                                ; -0.683 ns  ; read          ; inst36                                                                   ; read          ;
; N/A                                     ; None                                                ; -0.683 ns  ; write         ; inst36                                                                   ; write         ;
; N/A                                     ; None                                                ; -0.765 ns  ; read          ; inst48                                                                   ; clk           ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;               ;                                                                          ;               ;
+-----------------------------------------+-----------------------------------------------------+------------+---------------+--------------------------------------------------------------------------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                                                                                                    ;
+-----------------------------------------+-----------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------+-------------------------+---------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                                                                                                            ; To                      ; From Clock    ;
+-----------------------------------------+-----------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------+-------------------------+---------------+
; N/A                                     ; None                                                ; 54.744 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; start_read_memory       ; address_in[2] ;
; N/A                                     ; None                                                ; 54.696 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; start_read_memory       ; read          ;
; N/A                                     ; None                                                ; 54.648 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; start_read_memory       ; address_in[1] ;
; N/A                                     ; None                                                ; 54.415 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; start_read_memory       ; write         ;
; N/A                                     ; None                                                ; 54.316 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; start_read_memory       ; address_in[2] ;
; N/A                                     ; None                                                ; 54.268 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; start_read_memory       ; read          ;
; N/A                                     ; None                                                ; 54.248 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; HIT                     ; address_in[2] ;
; N/A                                     ; None                                                ; 54.220 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; start_read_memory       ; address_in[1] ;
; N/A                                     ; None                                                ; 54.200 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; HIT                     ; read          ;
; N/A                                     ; None                                                ; 54.152 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; HIT                     ; address_in[1] ;
; N/A                                     ; None                                                ; 54.065 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; cache_mem_write_impulse ; address_in[2] ;
; N/A                                     ; None                                                ; 54.025 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; start_read_memory       ; address_in[2] ;
; N/A                                     ; None                                                ; 54.018 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; start_write_memory      ; address_in[2] ;
; N/A                                     ; None                                                ; 54.017 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; cache_mem_write_impulse ; read          ;
; N/A                                     ; None                                                ; 53.987 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; enable_cache_mem        ; address_in[2] ;
; N/A                                     ; None                                                ; 53.987 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; start_read_memory       ; write         ;
; N/A                                     ; None                                                ; 53.977 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; start_read_memory       ; read          ;
; N/A                                     ; None                                                ; 53.970 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; start_write_memory      ; read          ;
; N/A                                     ; None                                                ; 53.969 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; cache_mem_write_impulse ; address_in[1] ;
; N/A                                     ; None                                                ; 53.939 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; enable_cache_mem        ; read          ;
; N/A                                     ; None                                                ; 53.929 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; start_read_memory       ; address_in[1] ;
; N/A                                     ; None                                                ; 53.922 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; start_write_memory      ; address_in[1] ;
; N/A                                     ; None                                                ; 53.919 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; HIT                     ; write         ;
; N/A                                     ; None                                                ; 53.891 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; enable_cache_mem        ; address_in[1] ;
; N/A                                     ; None                                                ; 53.841 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; is_busy                 ; address_in[2] ;
; N/A                                     ; None                                                ; 53.820 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; HIT                     ; address_in[2] ;
; N/A                                     ; None                                                ; 53.799 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; reset_busy_flag         ; address_in[2] ;
; N/A                                     ; None                                                ; 53.793 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; is_busy                 ; read          ;
; N/A                                     ; None                                                ; 53.772 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; HIT                     ; read          ;
; N/A                                     ; None                                                ; 53.751 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; reset_busy_flag         ; read          ;
; N/A                                     ; None                                                ; 53.745 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; is_busy                 ; address_in[1] ;
; N/A                                     ; None                                                ; 53.736 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; cache_mem_write_impulse ; write         ;
; N/A                                     ; None                                                ; 53.724 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; HIT                     ; address_in[1] ;
; N/A                                     ; None                                                ; 53.703 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; reset_busy_flag         ; address_in[1] ;
; N/A                                     ; None                                                ; 53.696 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; start_read_memory       ; write         ;
; N/A                                     ; None                                                ; 53.689 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; start_write_memory      ; write         ;
; N/A                                     ; None                                                ; 53.658 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; enable_cache_mem        ; write         ;
; N/A                                     ; None                                                ; 53.637 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; cache_mem_write_impulse ; address_in[2] ;
; N/A                                     ; None                                                ; 53.590 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; start_write_memory      ; address_in[2] ;
; N/A                                     ; None                                                ; 53.589 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; cache_mem_write_impulse ; read          ;
; N/A                                     ; None                                                ; 53.559 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; enable_cache_mem        ; address_in[2] ;
; N/A                                     ; None                                                ; 53.542 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; start_write_memory      ; read          ;
; N/A                                     ; None                                                ; 53.541 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; cache_mem_write_impulse ; address_in[1] ;
; N/A                                     ; None                                                ; 53.529 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; HIT                     ; address_in[2] ;
; N/A                                     ; None                                                ; 53.512 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; is_busy                 ; write         ;
; N/A                                     ; None                                                ; 53.511 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; enable_cache_mem        ; read          ;
; N/A                                     ; None                                                ; 53.503 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; address_out[5]          ; address_in[2] ;
; N/A                                     ; None                                                ; 53.495 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; address_out[6]          ; address_in[2] ;
; N/A                                     ; None                                                ; 53.494 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; start_write_memory      ; address_in[1] ;
; N/A                                     ; None                                                ; 53.491 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; HIT                     ; write         ;
; N/A                                     ; None                                                ; 53.481 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; HIT                     ; read          ;
; N/A                                     ; None                                                ; 53.470 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; reset_busy_flag         ; write         ;
; N/A                                     ; None                                                ; 53.463 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; enable_cache_mem        ; address_in[1] ;
; N/A                                     ; None                                                ; 53.455 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; address_out[5]          ; read          ;
; N/A                                     ; None                                                ; 53.447 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; address_out[6]          ; read          ;
; N/A                                     ; None                                                ; 53.433 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; HIT                     ; address_in[1] ;
; N/A                                     ; None                                                ; 53.413 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; is_busy                 ; address_in[2] ;
; N/A                                     ; None                                                ; 53.407 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; address_out[5]          ; address_in[1] ;
; N/A                                     ; None                                                ; 53.399 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; address_out[6]          ; address_in[1] ;
; N/A                                     ; None                                                ; 53.371 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; reset_busy_flag         ; address_in[2] ;
; N/A                                     ; None                                                ; 53.365 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; is_busy                 ; read          ;
; N/A                                     ; None                                                ; 53.346 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; cache_mem_write_impulse ; address_in[2] ;
; N/A                                     ; None                                                ; 53.323 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; reset_busy_flag         ; read          ;
; N/A                                     ; None                                                ; 53.317 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; is_busy                 ; address_in[1] ;
; N/A                                     ; None                                                ; 53.308 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; cache_mem_write_impulse ; write         ;
; N/A                                     ; None                                                ; 53.303 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; start_read_memory       ; address_in[2] ;
; N/A                                     ; None                                                ; 53.301 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; is_changed              ; address_in[2] ;
; N/A                                     ; None                                                ; 53.299 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; start_write_memory      ; address_in[2] ;
; N/A                                     ; None                                                ; 53.298 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; cache_mem_write_impulse ; read          ;
; N/A                                     ; None                                                ; 53.275 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; start_read_memory       ; address_in[2] ;
; N/A                                     ; None                                                ; 53.275 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; reset_busy_flag         ; address_in[1] ;
; N/A                                     ; None                                                ; 53.268 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; enable_cache_mem        ; address_in[2] ;
; N/A                                     ; None                                                ; 53.261 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; start_write_memory      ; write         ;
; N/A                                     ; None                                                ; 53.255 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; start_read_memory       ; read          ;
; N/A                                     ; None                                                ; 53.253 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; is_changed              ; read          ;
; N/A                                     ; None                                                ; 53.251 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; start_write_memory      ; read          ;
; N/A                                     ; None                                                ; 53.250 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; cache_mem_write_impulse ; address_in[1] ;
; N/A                                     ; None                                                ; 53.230 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; enable_cache_mem        ; write         ;
; N/A                                     ; None                                                ; 53.229 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; start_read_memory       ; address_in[2] ;
; N/A                                     ; None                                                ; 53.227 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; start_read_memory       ; read          ;
; N/A                                     ; None                                                ; 53.220 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; enable_cache_mem        ; read          ;
; N/A                                     ; None                                                ; 53.207 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; start_read_memory       ; address_in[1] ;
; N/A                                     ; None                                                ; 53.205 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; is_changed              ; address_in[1] ;
; N/A                                     ; None                                                ; 53.203 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; start_write_memory      ; address_in[1] ;
; N/A                                     ; None                                                ; 53.200 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; HIT                     ; write         ;
; N/A                                     ; None                                                ; 53.181 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; start_read_memory       ; read          ;
; N/A                                     ; None                                                ; 53.179 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; start_read_memory       ; address_in[1] ;
; N/A                                     ; None                                                ; 53.174 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; address_out[5]          ; write         ;
; N/A                                     ; None                                                ; 53.172 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; enable_cache_mem        ; address_in[1] ;
; N/A                                     ; None                                                ; 53.166 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; address_out[6]          ; write         ;
; N/A                                     ; None                                                ; 53.133 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; start_read_memory       ; address_in[1] ;
; N/A                                     ; None                                                ; 53.128 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; address_out[4]          ; address_in[2] ;
; N/A                                     ; None                                                ; 53.122 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; is_busy                 ; address_in[2] ;
; N/A                                     ; None                                                ; 53.084 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; is_busy                 ; write         ;
; N/A                                     ; None                                                ; 53.080 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; reset_busy_flag         ; address_in[2] ;
; N/A                                     ; None                                                ; 53.080 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; address_out[4]          ; read          ;
; N/A                                     ; None                                                ; 53.075 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; address_out[5]          ; address_in[2] ;
; N/A                                     ; None                                                ; 53.074 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; is_busy                 ; read          ;
; N/A                                     ; None                                                ; 53.067 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; address_out[6]          ; address_in[2] ;
; N/A                                     ; None                                                ; 53.042 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; reset_busy_flag         ; write         ;
; N/A                                     ; None                                                ; 53.032 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; reset_busy_flag         ; read          ;
; N/A                                     ; None                                                ; 53.032 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; address_out[4]          ; address_in[1] ;
; N/A                                     ; None                                                ; 53.027 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; address_out[5]          ; read          ;
; N/A                                     ; None                                                ; 53.026 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; is_busy                 ; address_in[1] ;
; N/A                                     ; None                                                ; 53.019 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; address_out[6]          ; read          ;
; N/A                                     ; None                                                ; 53.017 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; cache_mem_write_impulse ; write         ;
; N/A                                     ; None                                                ; 52.984 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; reset_busy_flag         ; address_in[1] ;
; N/A                                     ; None                                                ; 52.979 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; address_out[5]          ; address_in[1] ;
; N/A                                     ; None                                                ; 52.974 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; start_read_memory       ; write         ;
; N/A                                     ; None                                                ; 52.972 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; is_changed              ; write         ;
; N/A                                     ; None                                                ; 52.971 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; address_out[6]          ; address_in[1] ;
; N/A                                     ; None                                                ; 52.970 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; start_write_memory      ; write         ;
; N/A                                     ; None                                                ; 52.946 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; start_read_memory       ; write         ;
; N/A                                     ; None                                                ; 52.939 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; enable_cache_mem        ; write         ;
; N/A                                     ; None                                                ; 52.900 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; start_read_memory       ; write         ;
; N/A                                     ; None                                                ; 52.873 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; is_changed              ; address_in[2] ;
; N/A                                     ; None                                                ; 52.825 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; is_changed              ; read          ;
; N/A                                     ; None                                                ; 52.807 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; HIT                     ; address_in[2] ;
; N/A                                     ; None                                                ; 52.799 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; address_out[4]          ; write         ;
; N/A                                     ; None                                                ; 52.793 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; is_busy                 ; write         ;
; N/A                                     ; None                                                ; 52.784 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; address_out[5]          ; address_in[2] ;
; N/A                                     ; None                                                ; 52.779 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; HIT                     ; address_in[2] ;
; N/A                                     ; None                                                ; 52.777 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; is_changed              ; address_in[1] ;
; N/A                                     ; None                                                ; 52.776 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; address_out[6]          ; address_in[2] ;
; N/A                                     ; None                                                ; 52.759 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; HIT                     ; read          ;
; N/A                                     ; None                                                ; 52.751 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; reset_busy_flag         ; write         ;
; N/A                                     ; None                                                ; 52.746 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; address_out[5]          ; write         ;
; N/A                                     ; None                                                ; 52.738 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; address_out[6]          ; write         ;
; N/A                                     ; None                                                ; 52.736 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; address_out[5]          ; read          ;
; N/A                                     ; None                                                ; 52.733 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; HIT                     ; address_in[2] ;
; N/A                                     ; None                                                ; 52.731 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; HIT                     ; read          ;
; N/A                                     ; None                                                ; 52.728 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; address_out[6]          ; read          ;
; N/A                                     ; None                                                ; 52.711 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; HIT                     ; address_in[1] ;
; N/A                                     ; None                                                ; 52.700 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; address_out[4]          ; address_in[2] ;
; N/A                                     ; None                                                ; 52.688 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; address_out[5]          ; address_in[1] ;
; N/A                                     ; None                                                ; 52.685 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; HIT                     ; read          ;
; N/A                                     ; None                                                ; 52.683 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; HIT                     ; address_in[1] ;
; N/A                                     ; None                                                ; 52.680 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; address_out[6]          ; address_in[1] ;
; N/A                                     ; None                                                ; 52.652 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; address_out[4]          ; read          ;
; N/A                                     ; None                                                ; 52.637 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; HIT                     ; address_in[1] ;
; N/A                                     ; None                                                ; 52.624 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; cache_mem_write_impulse ; address_in[2] ;
; N/A                                     ; None                                                ; 52.604 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; address_out[4]          ; address_in[1] ;
; N/A                                     ; None                                                ; 52.596 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; cache_mem_write_impulse ; address_in[2] ;
; N/A                                     ; None                                                ; 52.582 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; is_changed              ; address_in[2] ;
; N/A                                     ; None                                                ; 52.577 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; start_write_memory      ; address_in[2] ;
; N/A                                     ; None                                                ; 52.576 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; cache_mem_write_impulse ; read          ;
; N/A                                     ; None                                                ; 52.550 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; cache_mem_write_impulse ; address_in[2] ;
; N/A                                     ; None                                                ; 52.549 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; start_write_memory      ; address_in[2] ;
; N/A                                     ; None                                                ; 52.548 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; cache_mem_write_impulse ; read          ;
; N/A                                     ; None                                                ; 52.546 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; enable_cache_mem        ; address_in[2] ;
; N/A                                     ; None                                                ; 52.544 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; is_changed              ; write         ;
; N/A                                     ; None                                                ; 52.544 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; address_out[3]          ; address_in[2] ;
; N/A                                     ; None                                                ; 52.534 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; is_changed              ; read          ;
; N/A                                     ; None                                                ; 52.529 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; start_write_memory      ; read          ;
; N/A                                     ; None                                                ; 52.528 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; cache_mem_write_impulse ; address_in[1] ;
; N/A                                     ; None                                                ; 52.518 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; enable_cache_mem        ; address_in[2] ;
; N/A                                     ; None                                                ; 52.503 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; start_write_memory      ; address_in[2] ;
; N/A                                     ; None                                                ; 52.502 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; cache_mem_write_impulse ; read          ;
; N/A                                     ; None                                                ; 52.501 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; start_write_memory      ; read          ;
; N/A                                     ; None                                                ; 52.500 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; cache_mem_write_impulse ; address_in[1] ;
; N/A                                     ; None                                                ; 52.498 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; enable_cache_mem        ; read          ;
; N/A                                     ; None                                                ; 52.496 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; address_out[3]          ; read          ;
; N/A                                     ; None                                                ; 52.486 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; is_changed              ; address_in[1] ;
; N/A                                     ; None                                                ; 52.481 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; start_write_memory      ; address_in[1] ;
; N/A                                     ; None                                                ; 52.478 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; HIT                     ; write         ;
; N/A                                     ; None                                                ; 52.472 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; enable_cache_mem        ; address_in[2] ;
; N/A                                     ; None                                                ; 52.470 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; enable_cache_mem        ; read          ;
; N/A                                     ; None                                                ; 52.455 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; start_write_memory      ; read          ;
; N/A                                     ; None                                                ; 52.455 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; address_out[5]          ; write         ;
; N/A                                     ; None                                                ; 52.454 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; cache_mem_write_impulse ; address_in[1] ;
; N/A                                     ; None                                                ; 52.453 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; start_write_memory      ; address_in[1] ;
; N/A                                     ; None                                                ; 52.450 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; enable_cache_mem        ; address_in[1] ;
; N/A                                     ; None                                                ; 52.450 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; HIT                     ; write         ;
; N/A                                     ; None                                                ; 52.448 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; address_out[3]          ; address_in[1] ;
; N/A                                     ; None                                                ; 52.447 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; address_out[6]          ; write         ;
; N/A                                     ; None                                                ; 52.424 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; enable_cache_mem        ; read          ;
; N/A                                     ; None                                                ; 52.422 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; enable_cache_mem        ; address_in[1] ;
; N/A                                     ; None                                                ; 52.409 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; address_out[4]          ; address_in[2] ;
; N/A                                     ; None                                                ; 52.407 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; start_write_memory      ; address_in[1] ;
; N/A                                     ; None                                                ; 52.404 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; HIT                     ; write         ;
; N/A                                     ; None                                                ; 52.400 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; is_busy                 ; address_in[2] ;
; N/A                                     ; None                                                ; 52.377 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; prev_tag[2]             ; address_in[2] ;
; N/A                                     ; None                                                ; 52.376 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; enable_cache_mem        ; address_in[1] ;
; N/A                                     ; None                                                ; 52.372 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; is_busy                 ; address_in[2] ;
; N/A                                     ; None                                                ; 52.371 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0] ; address_out[4]          ; write         ;
; N/A                                     ; None                                                ; 52.364 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; prev_tag[3]             ; address_in[2] ;
; N/A                                     ; None                                                ; 52.361 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; address_out[4]          ; read          ;
; N/A                                     ; None                                                ; 52.358 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; reset_busy_flag         ; address_in[2] ;
; N/A                                     ; None                                                ; 52.352 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; is_busy                 ; read          ;
; N/A                                     ; None                                                ; 52.333 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; prev_tag[0]             ; address_in[2] ;
; N/A                                     ; None                                                ; 52.330 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; reset_busy_flag         ; address_in[2] ;
; N/A                                     ; None                                                ; 52.329 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; prev_tag[2]             ; read          ;
; N/A                                     ; None                                                ; 52.326 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2] ; is_busy                 ; address_in[2] ;
; N/A                                     ; None                                                ; 52.324 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4] ; is_busy                 ; read          ;
; N/A                                     ; None                                                ; 52.316 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; prev_tag[3]             ; read          ;
; N/A                                     ; None                                                ; 52.313 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5] ; address_out[4]          ; address_in[1] ;
; N/A                                     ; None                                                ; 52.310 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; reset_busy_flag         ; read          ;
; N/A                                     ; None                                                ; 52.304 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; is_busy                 ; address_in[1] ;
; N/A                                     ; None                                                ; 52.295 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3] ; cache_mem_write_impulse ; write         ;
; N/A                                     ; None                                                ; 52.285 ns  ; CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1] ; prev_tag[0]             ; read          ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                                                                                                 ;                         ;               ;
+-----------------------------------------+-----------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------+-------------------------+---------------+


+---------------------------------------------------------------------------------------+
; tpd                                                                                   ;
+-------+-------------------+-----------------+---------------+-------------------------+
; Slack ; Required P2P Time ; Actual P2P Time ; From          ; To                      ;
+-------+-------------------+-----------------+---------------+-------------------------+
; N/A   ; None              ; 16.627 ns       ; address_in[1] ; start_read_memory       ;
; N/A   ; None              ; 16.131 ns       ; address_in[1] ; HIT                     ;
; N/A   ; None              ; 15.950 ns       ; address_in[2] ; start_read_memory       ;
; N/A   ; None              ; 15.948 ns       ; address_in[1] ; cache_mem_write_impulse ;
; N/A   ; None              ; 15.901 ns       ; address_in[1] ; start_write_memory      ;
; N/A   ; None              ; 15.870 ns       ; address_in[1] ; enable_cache_mem        ;
; N/A   ; None              ; 15.724 ns       ; address_in[1] ; is_busy                 ;
; N/A   ; None              ; 15.682 ns       ; address_in[1] ; reset_busy_flag         ;
; N/A   ; None              ; 15.454 ns       ; address_in[2] ; HIT                     ;
; N/A   ; None              ; 15.386 ns       ; address_in[1] ; address_out[5]          ;
; N/A   ; None              ; 15.378 ns       ; address_in[1] ; address_out[6]          ;
; N/A   ; None              ; 15.271 ns       ; address_in[2] ; cache_mem_write_impulse ;
; N/A   ; None              ; 15.224 ns       ; address_in[2] ; start_write_memory      ;
; N/A   ; None              ; 15.193 ns       ; address_in[2] ; enable_cache_mem        ;
; N/A   ; None              ; 15.184 ns       ; address_in[1] ; is_changed              ;
; N/A   ; None              ; 15.047 ns       ; address_in[2] ; is_busy                 ;
; N/A   ; None              ; 15.011 ns       ; address_in[1] ; address_out[4]          ;
; N/A   ; None              ; 15.005 ns       ; address_in[2] ; reset_busy_flag         ;
; N/A   ; None              ; 14.709 ns       ; address_in[2] ; address_out[5]          ;
; N/A   ; None              ; 14.701 ns       ; address_in[2] ; address_out[6]          ;
; N/A   ; None              ; 14.507 ns       ; address_in[2] ; is_changed              ;
; N/A   ; None              ; 14.427 ns       ; address_in[1] ; address_out[3]          ;
; N/A   ; None              ; 14.334 ns       ; address_in[2] ; address_out[4]          ;
; N/A   ; None              ; 14.260 ns       ; address_in[1] ; prev_tag[2]             ;
; N/A   ; None              ; 14.247 ns       ; address_in[1] ; prev_tag[3]             ;
; N/A   ; None              ; 14.216 ns       ; address_in[1] ; prev_tag[0]             ;
; N/A   ; None              ; 13.750 ns       ; address_in[2] ; address_out[3]          ;
; N/A   ; None              ; 13.735 ns       ; address_in[1] ; prev_tag[1]             ;
; N/A   ; None              ; 13.583 ns       ; address_in[2] ; prev_tag[2]             ;
; N/A   ; None              ; 13.570 ns       ; address_in[2] ; prev_tag[3]             ;
; N/A   ; None              ; 13.539 ns       ; address_in[2] ; prev_tag[0]             ;
; N/A   ; None              ; 13.133 ns       ; address_in[1] ; bank_to_use_LRU[0]      ;
; N/A   ; None              ; 13.058 ns       ; address_in[2] ; prev_tag[1]             ;
; N/A   ; None              ; 12.456 ns       ; address_in[2] ; bank_to_use_LRU[0]      ;
; N/A   ; None              ; 11.854 ns       ; address_in[1] ; bank_to_use_LRU[1]      ;
; N/A   ; None              ; 11.177 ns       ; address_in[2] ; bank_to_use_LRU[1]      ;
; N/A   ; None              ; 10.397 ns       ; address_in[5] ; start_read_memory       ;
; N/A   ; None              ; 10.389 ns       ; address_in[6] ; start_read_memory       ;
; N/A   ; None              ; 10.060 ns       ; address_in[4] ; start_read_memory       ;
; N/A   ; None              ; 10.002 ns       ; address_in[3] ; start_read_memory       ;
; N/A   ; None              ; 9.916 ns        ; address_in[5] ; HIT                     ;
; N/A   ; None              ; 9.908 ns        ; address_in[6] ; HIT                     ;
; N/A   ; None              ; 9.655 ns        ; address_in[5] ; enable_cache_mem        ;
; N/A   ; None              ; 9.647 ns        ; address_in[6] ; enable_cache_mem        ;
; N/A   ; None              ; 9.579 ns        ; address_in[4] ; HIT                     ;
; N/A   ; None              ; 9.521 ns        ; address_in[3] ; HIT                     ;
; N/A   ; None              ; 9.512 ns        ; address_in[5] ; cache_mem_write_impulse ;
; N/A   ; None              ; 9.504 ns        ; address_in[6] ; cache_mem_write_impulse ;
; N/A   ; None              ; 9.501 ns        ; address_in[1] ; equal_tags              ;
; N/A   ; None              ; 9.485 ns        ; address_in[5] ; start_write_memory      ;
; N/A   ; None              ; 9.477 ns        ; address_in[6] ; start_write_memory      ;
; N/A   ; None              ; 9.318 ns        ; address_in[4] ; enable_cache_mem        ;
; N/A   ; None              ; 9.288 ns        ; address_in[5] ; is_busy                 ;
; N/A   ; None              ; 9.280 ns        ; address_in[6] ; is_busy                 ;
; N/A   ; None              ; 9.260 ns        ; address_in[3] ; enable_cache_mem        ;
; N/A   ; None              ; 9.246 ns        ; address_in[5] ; reset_busy_flag         ;
; N/A   ; None              ; 9.238 ns        ; address_in[6] ; reset_busy_flag         ;
; N/A   ; None              ; 9.175 ns        ; address_in[4] ; cache_mem_write_impulse ;
; N/A   ; None              ; 9.148 ns        ; address_in[4] ; start_write_memory      ;
; N/A   ; None              ; 9.117 ns        ; address_in[3] ; cache_mem_write_impulse ;
; N/A   ; None              ; 9.090 ns        ; address_in[3] ; start_write_memory      ;
; N/A   ; None              ; 9.083 ns        ; address_in[5] ; is_changed              ;
; N/A   ; None              ; 9.075 ns        ; address_in[6] ; is_changed              ;
; N/A   ; None              ; 9.061 ns        ; clk           ; cache_mem_write_impulse ;
; N/A   ; None              ; 9.035 ns        ; address_in[5] ; address_out[5]          ;
; N/A   ; None              ; 8.951 ns        ; address_in[4] ; is_busy                 ;
; N/A   ; None              ; 8.909 ns        ; address_in[4] ; reset_busy_flag         ;
; N/A   ; None              ; 8.902 ns        ; address_in[4] ; address_out[4]          ;
; N/A   ; None              ; 8.893 ns        ; address_in[3] ; is_busy                 ;
; N/A   ; None              ; 8.851 ns        ; address_in[3] ; reset_busy_flag         ;
; N/A   ; None              ; 8.804 ns        ; address_in[6] ; address_out[6]          ;
; N/A   ; None              ; 8.746 ns        ; address_in[4] ; is_changed              ;
; N/A   ; None              ; 8.688 ns        ; address_in[3] ; is_changed              ;
; N/A   ; None              ; 8.680 ns        ; read          ; cache_mem_write_impulse ;
; N/A   ; None              ; 8.659 ns        ; write         ; cache_mem_write_impulse ;
; N/A   ; None              ; 8.556 ns        ; address_in[2] ; equal_tags              ;
; N/A   ; None              ; 8.454 ns        ; address_in[3] ; address_out[3]          ;
; N/A   ; None              ; 8.403 ns        ; clk           ; memory_clk_out          ;
; N/A   ; None              ; 8.314 ns        ; clk           ; memory_clk_in           ;
; N/A   ; None              ; 8.313 ns        ; address_in[5] ; equal_tags              ;
; N/A   ; None              ; 8.305 ns        ; address_in[6] ; equal_tags              ;
; N/A   ; None              ; 7.976 ns        ; address_in[4] ; equal_tags              ;
; N/A   ; None              ; 7.918 ns        ; address_in[3] ; equal_tags              ;
; N/A   ; None              ; 7.578 ns        ; address_in[1] ; address_out[1]          ;
; N/A   ; None              ; 7.488 ns        ; read          ; HIT                     ;
; N/A   ; None              ; 7.279 ns        ; read          ; start_read_memory       ;
; N/A   ; None              ; 7.227 ns        ; read          ; enable_cache_mem        ;
; N/A   ; None              ; 7.207 ns        ; write         ; HIT                     ;
; N/A   ; None              ; 6.998 ns        ; write         ; start_read_memory       ;
; N/A   ; None              ; 6.957 ns        ; address_in[6] ; tag_in[3]               ;
; N/A   ; None              ; 6.948 ns        ; read          ; reset_busy_flag         ;
; N/A   ; None              ; 6.946 ns        ; write         ; enable_cache_mem        ;
; N/A   ; None              ; 6.923 ns        ; address_in[5] ; tag_in[2]               ;
; N/A   ; None              ; 6.877 ns        ; address_in[3] ; tag_in[0]               ;
; N/A   ; None              ; 6.860 ns        ; address_in[4] ; tag_in[1]               ;
; N/A   ; None              ; 6.795 ns        ; address_in[1] ; set_in[0]               ;
; N/A   ; None              ; 6.795 ns        ; address_in[2] ; set_in[1]               ;
; N/A   ; None              ; 6.759 ns        ; address_in[2] ; address_out[2]          ;
; N/A   ; None              ; 6.667 ns        ; write         ; reset_busy_flag         ;
; N/A   ; None              ; 6.091 ns        ; read          ; start_write_memory      ;
; N/A   ; None              ; 5.810 ns        ; write         ; start_write_memory      ;
+-------+-------------------+-----------------+---------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                                                                                   ;
+-----------------------------------------+-----------------------------------------------------+-----------+---------------+--------------------------------------------------------------------------+---------------+
; Minimum Slack                           ; Required th                                         ; Actual th ; From          ; To                                                                       ; To Clock      ;
+-----------------------------------------+-----------------------------------------------------+-----------+---------------+--------------------------------------------------------------------------+---------------+
; N/A                                     ; None                                                ; 34.493 ns ; write         ; inst36                                                                   ; address_in[2] ;
; N/A                                     ; None                                                ; 34.445 ns ; write         ; inst36                                                                   ; read          ;
; N/A                                     ; None                                                ; 34.429 ns ; write         ; inst48                                                                   ; address_in[2] ;
; N/A                                     ; None                                                ; 34.397 ns ; write         ; inst36                                                                   ; address_in[1] ;
; N/A                                     ; None                                                ; 34.381 ns ; write         ; inst48                                                                   ; read          ;
; N/A                                     ; None                                                ; 34.333 ns ; write         ; inst48                                                                   ; address_in[1] ;
; N/A                                     ; None                                                ; 34.212 ns ; read          ; inst36                                                                   ; address_in[2] ;
; N/A                                     ; None                                                ; 34.164 ns ; read          ; inst36                                                                   ; read          ;
; N/A                                     ; None                                                ; 34.164 ns ; write         ; inst36                                                                   ; write         ;
; N/A                                     ; None                                                ; 34.148 ns ; read          ; inst48                                                                   ; address_in[2] ;
; N/A                                     ; None                                                ; 34.116 ns ; read          ; inst36                                                                   ; address_in[1] ;
; N/A                                     ; None                                                ; 34.100 ns ; read          ; inst48                                                                   ; read          ;
; N/A                                     ; None                                                ; 34.100 ns ; write         ; inst48                                                                   ; write         ;
; N/A                                     ; None                                                ; 34.052 ns ; read          ; inst48                                                                   ; address_in[1] ;
; N/A                                     ; None                                                ; 33.883 ns ; read          ; inst36                                                                   ; write         ;
; N/A                                     ; None                                                ; 33.819 ns ; read          ; inst48                                                                   ; write         ;
; N/A                                     ; None                                                ; 27.571 ns ; address_in[6] ; CacheControlBlock:inst10|lpm_dff1:inst17|lpm_ff:lpm_ff_component|dffs[3] ; address_in[2] ;
; N/A                                     ; None                                                ; 27.523 ns ; address_in[6] ; CacheControlBlock:inst10|lpm_dff1:inst17|lpm_ff:lpm_ff_component|dffs[3] ; read          ;
; N/A                                     ; None                                                ; 27.475 ns ; address_in[6] ; CacheControlBlock:inst10|lpm_dff1:inst17|lpm_ff:lpm_ff_component|dffs[3] ; address_in[1] ;
; N/A                                     ; None                                                ; 27.340 ns ; address_in[4] ; CacheControlBlock:inst10|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[1]   ; address_in[2] ;
; N/A                                     ; None                                                ; 27.292 ns ; address_in[4] ; CacheControlBlock:inst10|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[1]   ; read          ;
; N/A                                     ; None                                                ; 27.249 ns ; address_in[4] ; CacheControlBlock:inst10|lpm_dff1:inst16|lpm_ff:lpm_ff_component|dffs[1] ; address_in[2] ;
; N/A                                     ; None                                                ; 27.244 ns ; address_in[4] ; CacheControlBlock:inst10|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[1]   ; address_in[1] ;
; N/A                                     ; None                                                ; 27.242 ns ; address_in[6] ; CacheControlBlock:inst10|lpm_dff1:inst17|lpm_ff:lpm_ff_component|dffs[3] ; write         ;
; N/A                                     ; None                                                ; 27.201 ns ; address_in[4] ; CacheControlBlock:inst10|lpm_dff1:inst16|lpm_ff:lpm_ff_component|dffs[1] ; read          ;
; N/A                                     ; None                                                ; 27.153 ns ; address_in[4] ; CacheControlBlock:inst10|lpm_dff1:inst16|lpm_ff:lpm_ff_component|dffs[1] ; address_in[1] ;
; N/A                                     ; None                                                ; 27.126 ns ; address_in[6] ; CacheControlBlock:inst10|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[3]   ; address_in[2] ;
; N/A                                     ; None                                                ; 27.078 ns ; address_in[6] ; CacheControlBlock:inst10|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[3]   ; read          ;
; N/A                                     ; None                                                ; 27.060 ns ; address_in[5] ; CacheControlBlock:inst10|lpm_dff1:inst17|lpm_ff:lpm_ff_component|dffs[2] ; address_in[2] ;
; N/A                                     ; None                                                ; 27.049 ns ; address_in[5] ; CacheControlBlock:inst10|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[2]   ; address_in[2] ;
; N/A                                     ; None                                                ; 27.038 ns ; address_in[4] ; CacheControlBlock:inst10|lpm_dff1:inst17|lpm_ff:lpm_ff_component|dffs[1] ; address_in[2] ;
; N/A                                     ; None                                                ; 27.033 ns ; address_in[6] ; CacheControlBlock:inst10|lpm_dff1:inst16|lpm_ff:lpm_ff_component|dffs[3] ; address_in[2] ;
; N/A                                     ; None                                                ; 27.030 ns ; address_in[6] ; CacheControlBlock:inst10|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[3]   ; address_in[1] ;
; N/A                                     ; None                                                ; 27.012 ns ; address_in[5] ; CacheControlBlock:inst10|lpm_dff1:inst17|lpm_ff:lpm_ff_component|dffs[2] ; read          ;
; N/A                                     ; None                                                ; 27.011 ns ; address_in[4] ; CacheControlBlock:inst10|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[1]   ; write         ;
; N/A                                     ; None                                                ; 27.001 ns ; address_in[5] ; CacheControlBlock:inst10|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[2]   ; read          ;
; N/A                                     ; None                                                ; 26.990 ns ; address_in[4] ; CacheControlBlock:inst10|lpm_dff1:inst17|lpm_ff:lpm_ff_component|dffs[1] ; read          ;
; N/A                                     ; None                                                ; 26.985 ns ; address_in[6] ; CacheControlBlock:inst10|lpm_dff1:inst16|lpm_ff:lpm_ff_component|dffs[3] ; read          ;
; N/A                                     ; None                                                ; 26.964 ns ; address_in[5] ; CacheControlBlock:inst10|lpm_dff1:inst17|lpm_ff:lpm_ff_component|dffs[2] ; address_in[1] ;
; N/A                                     ; None                                                ; 26.960 ns ; address_in[3] ; CacheControlBlock:inst10|lpm_dff1:inst17|lpm_ff:lpm_ff_component|dffs[0] ; address_in[2] ;
; N/A                                     ; None                                                ; 26.953 ns ; address_in[5] ; CacheControlBlock:inst10|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[2]   ; address_in[1] ;
; N/A                                     ; None                                                ; 26.942 ns ; address_in[4] ; CacheControlBlock:inst10|lpm_dff1:inst17|lpm_ff:lpm_ff_component|dffs[1] ; address_in[1] ;
; N/A                                     ; None                                                ; 26.937 ns ; address_in[6] ; CacheControlBlock:inst10|lpm_dff1:inst16|lpm_ff:lpm_ff_component|dffs[3] ; address_in[1] ;
; N/A                                     ; None                                                ; 26.920 ns ; address_in[4] ; CacheControlBlock:inst10|lpm_dff1:inst16|lpm_ff:lpm_ff_component|dffs[1] ; write         ;
; N/A                                     ; None                                                ; 26.912 ns ; address_in[3] ; CacheControlBlock:inst10|lpm_dff1:inst17|lpm_ff:lpm_ff_component|dffs[0] ; read          ;
; N/A                                     ; None                                                ; 26.864 ns ; address_in[3] ; CacheControlBlock:inst10|lpm_dff1:inst17|lpm_ff:lpm_ff_component|dffs[0] ; address_in[1] ;
; N/A                                     ; None                                                ; 26.857 ns ; address_in[5] ; CacheControlBlock:inst10|lpm_dff1:inst16|lpm_ff:lpm_ff_component|dffs[2] ; address_in[2] ;
; N/A                                     ; None                                                ; 26.833 ns ; address_in[3] ; CacheControlBlock:inst10|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[0]   ; address_in[2] ;
; N/A                                     ; None                                                ; 26.809 ns ; address_in[5] ; CacheControlBlock:inst10|lpm_dff1:inst16|lpm_ff:lpm_ff_component|dffs[2] ; read          ;
; N/A                                     ; None                                                ; 26.797 ns ; address_in[6] ; CacheControlBlock:inst10|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[3]   ; write         ;
; N/A                                     ; None                                                ; 26.785 ns ; address_in[3] ; CacheControlBlock:inst10|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[0]   ; read          ;
; N/A                                     ; None                                                ; 26.761 ns ; address_in[5] ; CacheControlBlock:inst10|lpm_dff1:inst16|lpm_ff:lpm_ff_component|dffs[2] ; address_in[1] ;
; N/A                                     ; None                                                ; 26.759 ns ; address_in[5] ; CacheControlBlock:inst10|lpm_dff1:inst18|lpm_ff:lpm_ff_component|dffs[2] ; address_in[2] ;
; N/A                                     ; None                                                ; 26.745 ns ; address_in[3] ; CacheControlBlock:inst10|lpm_dff1:inst16|lpm_ff:lpm_ff_component|dffs[0] ; address_in[2] ;
; N/A                                     ; None                                                ; 26.744 ns ; address_in[4] ; CacheControlBlock:inst10|lpm_dff1:inst18|lpm_ff:lpm_ff_component|dffs[1] ; address_in[2] ;
; N/A                                     ; None                                                ; 26.737 ns ; address_in[3] ; CacheControlBlock:inst10|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[0]   ; address_in[1] ;
; N/A                                     ; None                                                ; 26.731 ns ; address_in[5] ; CacheControlBlock:inst10|lpm_dff1:inst17|lpm_ff:lpm_ff_component|dffs[2] ; write         ;
; N/A                                     ; None                                                ; 26.720 ns ; address_in[5] ; CacheControlBlock:inst10|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[2]   ; write         ;
; N/A                                     ; None                                                ; 26.711 ns ; address_in[5] ; CacheControlBlock:inst10|lpm_dff1:inst18|lpm_ff:lpm_ff_component|dffs[2] ; read          ;
; N/A                                     ; None                                                ; 26.709 ns ; address_in[4] ; CacheControlBlock:inst10|lpm_dff1:inst17|lpm_ff:lpm_ff_component|dffs[1] ; write         ;
; N/A                                     ; None                                                ; 26.704 ns ; address_in[6] ; CacheControlBlock:inst10|lpm_dff1:inst16|lpm_ff:lpm_ff_component|dffs[3] ; write         ;
; N/A                                     ; None                                                ; 26.697 ns ; address_in[3] ; CacheControlBlock:inst10|lpm_dff1:inst16|lpm_ff:lpm_ff_component|dffs[0] ; read          ;
; N/A                                     ; None                                                ; 26.696 ns ; address_in[4] ; CacheControlBlock:inst10|lpm_dff1:inst18|lpm_ff:lpm_ff_component|dffs[1] ; read          ;
; N/A                                     ; None                                                ; 26.680 ns ; address_in[6] ; CacheControlBlock:inst10|lpm_dff1:inst18|lpm_ff:lpm_ff_component|dffs[3] ; address_in[2] ;
; N/A                                     ; None                                                ; 26.665 ns ; address_in[3] ; CacheControlBlock:inst10|lpm_dff1:inst18|lpm_ff:lpm_ff_component|dffs[0] ; address_in[2] ;
; N/A                                     ; None                                                ; 26.663 ns ; address_in[5] ; CacheControlBlock:inst10|lpm_dff1:inst18|lpm_ff:lpm_ff_component|dffs[2] ; address_in[1] ;
; N/A                                     ; None                                                ; 26.649 ns ; address_in[3] ; CacheControlBlock:inst10|lpm_dff1:inst16|lpm_ff:lpm_ff_component|dffs[0] ; address_in[1] ;
; N/A                                     ; None                                                ; 26.648 ns ; address_in[4] ; CacheControlBlock:inst10|lpm_dff1:inst18|lpm_ff:lpm_ff_component|dffs[1] ; address_in[1] ;
; N/A                                     ; None                                                ; 26.632 ns ; address_in[6] ; CacheControlBlock:inst10|lpm_dff1:inst18|lpm_ff:lpm_ff_component|dffs[3] ; read          ;
; N/A                                     ; None                                                ; 26.631 ns ; address_in[3] ; CacheControlBlock:inst10|lpm_dff1:inst17|lpm_ff:lpm_ff_component|dffs[0] ; write         ;
; N/A                                     ; None                                                ; 26.617 ns ; address_in[3] ; CacheControlBlock:inst10|lpm_dff1:inst18|lpm_ff:lpm_ff_component|dffs[0] ; read          ;
; N/A                                     ; None                                                ; 26.584 ns ; address_in[6] ; CacheControlBlock:inst10|lpm_dff1:inst18|lpm_ff:lpm_ff_component|dffs[3] ; address_in[1] ;
; N/A                                     ; None                                                ; 26.569 ns ; address_in[3] ; CacheControlBlock:inst10|lpm_dff1:inst18|lpm_ff:lpm_ff_component|dffs[0] ; address_in[1] ;
; N/A                                     ; None                                                ; 26.528 ns ; address_in[5] ; CacheControlBlock:inst10|lpm_dff1:inst16|lpm_ff:lpm_ff_component|dffs[2] ; write         ;
; N/A                                     ; None                                                ; 26.504 ns ; address_in[3] ; CacheControlBlock:inst10|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[0]   ; write         ;
; N/A                                     ; None                                                ; 26.430 ns ; address_in[5] ; CacheControlBlock:inst10|lpm_dff1:inst18|lpm_ff:lpm_ff_component|dffs[2] ; write         ;
; N/A                                     ; None                                                ; 26.416 ns ; address_in[3] ; CacheControlBlock:inst10|lpm_dff1:inst16|lpm_ff:lpm_ff_component|dffs[0] ; write         ;
; N/A                                     ; None                                                ; 26.415 ns ; address_in[4] ; CacheControlBlock:inst10|lpm_dff1:inst18|lpm_ff:lpm_ff_component|dffs[1] ; write         ;
; N/A                                     ; None                                                ; 26.351 ns ; address_in[6] ; CacheControlBlock:inst10|lpm_dff1:inst18|lpm_ff:lpm_ff_component|dffs[3] ; write         ;
; N/A                                     ; None                                                ; 26.336 ns ; address_in[3] ; CacheControlBlock:inst10|lpm_dff1:inst18|lpm_ff:lpm_ff_component|dffs[0] ; write         ;
; N/A                                     ; None                                                ; 25.101 ns ; write         ; inst36                                                                   ; clk           ;
; N/A                                     ; None                                                ; 25.037 ns ; write         ; inst48                                                                   ; clk           ;
; N/A                                     ; None                                                ; 24.820 ns ; read          ; inst36                                                                   ; clk           ;
; N/A                                     ; None                                                ; 24.756 ns ; read          ; inst48                                                                   ; clk           ;
; N/A                                     ; None                                                ; 19.872 ns ; write         ; inst36                                                                   ; address_in[5] ;
; N/A                                     ; None                                                ; 19.864 ns ; write         ; inst36                                                                   ; address_in[6] ;
; N/A                                     ; None                                                ; 19.808 ns ; write         ; inst48                                                                   ; address_in[5] ;
; N/A                                     ; None                                                ; 19.800 ns ; write         ; inst48                                                                   ; address_in[6] ;
; N/A                                     ; None                                                ; 19.591 ns ; read          ; inst36                                                                   ; address_in[5] ;
; N/A                                     ; None                                                ; 19.583 ns ; read          ; inst36                                                                   ; address_in[6] ;
; N/A                                     ; None                                                ; 19.553 ns ; write         ; inst36                                                                   ; address_in[4] ;
; N/A                                     ; None                                                ; 19.527 ns ; read          ; inst48                                                                   ; address_in[5] ;
; N/A                                     ; None                                                ; 19.519 ns ; read          ; inst48                                                                   ; address_in[6] ;
; N/A                                     ; None                                                ; 19.489 ns ; write         ; inst48                                                                   ; address_in[4] ;
; N/A                                     ; None                                                ; 19.477 ns ; write         ; inst36                                                                   ; address_in[3] ;
; N/A                                     ; None                                                ; 19.413 ns ; write         ; inst48                                                                   ; address_in[3] ;
; N/A                                     ; None                                                ; 19.272 ns ; read          ; inst36                                                                   ; address_in[4] ;
; N/A                                     ; None                                                ; 19.208 ns ; read          ; inst48                                                                   ; address_in[4] ;
; N/A                                     ; None                                                ; 19.196 ns ; read          ; inst36                                                                   ; address_in[3] ;
; N/A                                     ; None                                                ; 19.132 ns ; read          ; inst48                                                                   ; address_in[3] ;
; N/A                                     ; None                                                ; 18.179 ns ; address_in[6] ; CacheControlBlock:inst10|lpm_dff1:inst17|lpm_ff:lpm_ff_component|dffs[3] ; clk           ;
; N/A                                     ; None                                                ; 17.948 ns ; address_in[4] ; CacheControlBlock:inst10|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[1]   ; clk           ;
; N/A                                     ; None                                                ; 17.857 ns ; address_in[4] ; CacheControlBlock:inst10|lpm_dff1:inst16|lpm_ff:lpm_ff_component|dffs[1] ; clk           ;
; N/A                                     ; None                                                ; 17.734 ns ; address_in[6] ; CacheControlBlock:inst10|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[3]   ; clk           ;
; N/A                                     ; None                                                ; 17.668 ns ; address_in[5] ; CacheControlBlock:inst10|lpm_dff1:inst17|lpm_ff:lpm_ff_component|dffs[2] ; clk           ;
; N/A                                     ; None                                                ; 17.657 ns ; address_in[5] ; CacheControlBlock:inst10|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[2]   ; clk           ;
; N/A                                     ; None                                                ; 17.646 ns ; address_in[4] ; CacheControlBlock:inst10|lpm_dff1:inst17|lpm_ff:lpm_ff_component|dffs[1] ; clk           ;
; N/A                                     ; None                                                ; 17.641 ns ; address_in[6] ; CacheControlBlock:inst10|lpm_dff1:inst16|lpm_ff:lpm_ff_component|dffs[3] ; clk           ;
; N/A                                     ; None                                                ; 17.568 ns ; address_in[3] ; CacheControlBlock:inst10|lpm_dff1:inst17|lpm_ff:lpm_ff_component|dffs[0] ; clk           ;
; N/A                                     ; None                                                ; 17.465 ns ; address_in[5] ; CacheControlBlock:inst10|lpm_dff1:inst16|lpm_ff:lpm_ff_component|dffs[2] ; clk           ;
; N/A                                     ; None                                                ; 17.441 ns ; address_in[3] ; CacheControlBlock:inst10|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[0]   ; clk           ;
; N/A                                     ; None                                                ; 17.367 ns ; address_in[5] ; CacheControlBlock:inst10|lpm_dff1:inst18|lpm_ff:lpm_ff_component|dffs[2] ; clk           ;
; N/A                                     ; None                                                ; 17.353 ns ; address_in[3] ; CacheControlBlock:inst10|lpm_dff1:inst16|lpm_ff:lpm_ff_component|dffs[0] ; clk           ;
; N/A                                     ; None                                                ; 17.352 ns ; address_in[4] ; CacheControlBlock:inst10|lpm_dff1:inst18|lpm_ff:lpm_ff_component|dffs[1] ; clk           ;
; N/A                                     ; None                                                ; 17.288 ns ; address_in[6] ; CacheControlBlock:inst10|lpm_dff1:inst18|lpm_ff:lpm_ff_component|dffs[3] ; clk           ;
; N/A                                     ; None                                                ; 17.273 ns ; address_in[3] ; CacheControlBlock:inst10|lpm_dff1:inst18|lpm_ff:lpm_ff_component|dffs[0] ; clk           ;
; N/A                                     ; None                                                ; 12.950 ns ; address_in[6] ; CacheControlBlock:inst10|lpm_dff1:inst17|lpm_ff:lpm_ff_component|dffs[3] ; address_in[5] ;
; N/A                                     ; None                                                ; 12.942 ns ; address_in[6] ; CacheControlBlock:inst10|lpm_dff1:inst17|lpm_ff:lpm_ff_component|dffs[3] ; address_in[6] ;
; N/A                                     ; None                                                ; 12.719 ns ; address_in[4] ; CacheControlBlock:inst10|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[1]   ; address_in[5] ;
; N/A                                     ; None                                                ; 12.711 ns ; address_in[4] ; CacheControlBlock:inst10|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[1]   ; address_in[6] ;
; N/A                                     ; None                                                ; 12.631 ns ; address_in[6] ; CacheControlBlock:inst10|lpm_dff1:inst17|lpm_ff:lpm_ff_component|dffs[3] ; address_in[4] ;
; N/A                                     ; None                                                ; 12.628 ns ; address_in[4] ; CacheControlBlock:inst10|lpm_dff1:inst16|lpm_ff:lpm_ff_component|dffs[1] ; address_in[5] ;
; N/A                                     ; None                                                ; 12.620 ns ; address_in[4] ; CacheControlBlock:inst10|lpm_dff1:inst16|lpm_ff:lpm_ff_component|dffs[1] ; address_in[6] ;
; N/A                                     ; None                                                ; 12.555 ns ; address_in[6] ; CacheControlBlock:inst10|lpm_dff1:inst17|lpm_ff:lpm_ff_component|dffs[3] ; address_in[3] ;
; N/A                                     ; None                                                ; 12.505 ns ; address_in[6] ; CacheControlBlock:inst10|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[3]   ; address_in[5] ;
; N/A                                     ; None                                                ; 12.497 ns ; address_in[6] ; CacheControlBlock:inst10|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[3]   ; address_in[6] ;
; N/A                                     ; None                                                ; 12.439 ns ; address_in[5] ; CacheControlBlock:inst10|lpm_dff1:inst17|lpm_ff:lpm_ff_component|dffs[2] ; address_in[5] ;
; N/A                                     ; None                                                ; 12.431 ns ; address_in[5] ; CacheControlBlock:inst10|lpm_dff1:inst17|lpm_ff:lpm_ff_component|dffs[2] ; address_in[6] ;
; N/A                                     ; None                                                ; 12.428 ns ; address_in[5] ; CacheControlBlock:inst10|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[2]   ; address_in[5] ;
; N/A                                     ; None                                                ; 12.420 ns ; address_in[5] ; CacheControlBlock:inst10|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[2]   ; address_in[6] ;
; N/A                                     ; None                                                ; 12.417 ns ; address_in[4] ; CacheControlBlock:inst10|lpm_dff1:inst17|lpm_ff:lpm_ff_component|dffs[1] ; address_in[5] ;
; N/A                                     ; None                                                ; 12.412 ns ; address_in[6] ; CacheControlBlock:inst10|lpm_dff1:inst16|lpm_ff:lpm_ff_component|dffs[3] ; address_in[5] ;
; N/A                                     ; None                                                ; 12.409 ns ; address_in[4] ; CacheControlBlock:inst10|lpm_dff1:inst17|lpm_ff:lpm_ff_component|dffs[1] ; address_in[6] ;
; N/A                                     ; None                                                ; 12.404 ns ; address_in[6] ; CacheControlBlock:inst10|lpm_dff1:inst16|lpm_ff:lpm_ff_component|dffs[3] ; address_in[6] ;
; N/A                                     ; None                                                ; 12.400 ns ; address_in[4] ; CacheControlBlock:inst10|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[1]   ; address_in[4] ;
; N/A                                     ; None                                                ; 12.339 ns ; address_in[3] ; CacheControlBlock:inst10|lpm_dff1:inst17|lpm_ff:lpm_ff_component|dffs[0] ; address_in[5] ;
; N/A                                     ; None                                                ; 12.331 ns ; address_in[3] ; CacheControlBlock:inst10|lpm_dff1:inst17|lpm_ff:lpm_ff_component|dffs[0] ; address_in[6] ;
; N/A                                     ; None                                                ; 12.324 ns ; address_in[4] ; CacheControlBlock:inst10|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[1]   ; address_in[3] ;
; N/A                                     ; None                                                ; 12.309 ns ; address_in[4] ; CacheControlBlock:inst10|lpm_dff1:inst16|lpm_ff:lpm_ff_component|dffs[1] ; address_in[4] ;
; N/A                                     ; None                                                ; 12.236 ns ; address_in[5] ; CacheControlBlock:inst10|lpm_dff1:inst16|lpm_ff:lpm_ff_component|dffs[2] ; address_in[5] ;
; N/A                                     ; None                                                ; 12.233 ns ; address_in[4] ; CacheControlBlock:inst10|lpm_dff1:inst16|lpm_ff:lpm_ff_component|dffs[1] ; address_in[3] ;
; N/A                                     ; None                                                ; 12.228 ns ; address_in[5] ; CacheControlBlock:inst10|lpm_dff1:inst16|lpm_ff:lpm_ff_component|dffs[2] ; address_in[6] ;
; N/A                                     ; None                                                ; 12.212 ns ; address_in[3] ; CacheControlBlock:inst10|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[0]   ; address_in[5] ;
; N/A                                     ; None                                                ; 12.204 ns ; address_in[3] ; CacheControlBlock:inst10|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[0]   ; address_in[6] ;
; N/A                                     ; None                                                ; 12.186 ns ; address_in[6] ; CacheControlBlock:inst10|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[3]   ; address_in[4] ;
; N/A                                     ; None                                                ; 12.138 ns ; address_in[5] ; CacheControlBlock:inst10|lpm_dff1:inst18|lpm_ff:lpm_ff_component|dffs[2] ; address_in[5] ;
; N/A                                     ; None                                                ; 12.130 ns ; address_in[5] ; CacheControlBlock:inst10|lpm_dff1:inst18|lpm_ff:lpm_ff_component|dffs[2] ; address_in[6] ;
; N/A                                     ; None                                                ; 12.124 ns ; address_in[3] ; CacheControlBlock:inst10|lpm_dff1:inst16|lpm_ff:lpm_ff_component|dffs[0] ; address_in[5] ;
; N/A                                     ; None                                                ; 12.123 ns ; address_in[4] ; CacheControlBlock:inst10|lpm_dff1:inst18|lpm_ff:lpm_ff_component|dffs[1] ; address_in[5] ;
; N/A                                     ; None                                                ; 12.120 ns ; address_in[5] ; CacheControlBlock:inst10|lpm_dff1:inst17|lpm_ff:lpm_ff_component|dffs[2] ; address_in[4] ;
; N/A                                     ; None                                                ; 12.116 ns ; address_in[3] ; CacheControlBlock:inst10|lpm_dff1:inst16|lpm_ff:lpm_ff_component|dffs[0] ; address_in[6] ;
; N/A                                     ; None                                                ; 12.115 ns ; address_in[4] ; CacheControlBlock:inst10|lpm_dff1:inst18|lpm_ff:lpm_ff_component|dffs[1] ; address_in[6] ;
; N/A                                     ; None                                                ; 12.110 ns ; address_in[6] ; CacheControlBlock:inst10|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[3]   ; address_in[3] ;
; N/A                                     ; None                                                ; 12.109 ns ; address_in[5] ; CacheControlBlock:inst10|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[2]   ; address_in[4] ;
; N/A                                     ; None                                                ; 12.098 ns ; address_in[4] ; CacheControlBlock:inst10|lpm_dff1:inst17|lpm_ff:lpm_ff_component|dffs[1] ; address_in[4] ;
; N/A                                     ; None                                                ; 12.093 ns ; address_in[6] ; CacheControlBlock:inst10|lpm_dff1:inst16|lpm_ff:lpm_ff_component|dffs[3] ; address_in[4] ;
; N/A                                     ; None                                                ; 12.059 ns ; address_in[6] ; CacheControlBlock:inst10|lpm_dff1:inst18|lpm_ff:lpm_ff_component|dffs[3] ; address_in[5] ;
; N/A                                     ; None                                                ; 12.051 ns ; address_in[6] ; CacheControlBlock:inst10|lpm_dff1:inst18|lpm_ff:lpm_ff_component|dffs[3] ; address_in[6] ;
; N/A                                     ; None                                                ; 12.044 ns ; address_in[3] ; CacheControlBlock:inst10|lpm_dff1:inst18|lpm_ff:lpm_ff_component|dffs[0] ; address_in[5] ;
; N/A                                     ; None                                                ; 12.044 ns ; address_in[5] ; CacheControlBlock:inst10|lpm_dff1:inst17|lpm_ff:lpm_ff_component|dffs[2] ; address_in[3] ;
; N/A                                     ; None                                                ; 12.036 ns ; address_in[3] ; CacheControlBlock:inst10|lpm_dff1:inst18|lpm_ff:lpm_ff_component|dffs[0] ; address_in[6] ;
; N/A                                     ; None                                                ; 12.033 ns ; address_in[5] ; CacheControlBlock:inst10|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[2]   ; address_in[3] ;
; N/A                                     ; None                                                ; 12.022 ns ; address_in[4] ; CacheControlBlock:inst10|lpm_dff1:inst17|lpm_ff:lpm_ff_component|dffs[1] ; address_in[3] ;
; N/A                                     ; None                                                ; 12.020 ns ; address_in[3] ; CacheControlBlock:inst10|lpm_dff1:inst17|lpm_ff:lpm_ff_component|dffs[0] ; address_in[4] ;
; N/A                                     ; None                                                ; 12.017 ns ; address_in[6] ; CacheControlBlock:inst10|lpm_dff1:inst16|lpm_ff:lpm_ff_component|dffs[3] ; address_in[3] ;
; N/A                                     ; None                                                ; 11.944 ns ; address_in[3] ; CacheControlBlock:inst10|lpm_dff1:inst17|lpm_ff:lpm_ff_component|dffs[0] ; address_in[3] ;
; N/A                                     ; None                                                ; 11.917 ns ; address_in[5] ; CacheControlBlock:inst10|lpm_dff1:inst16|lpm_ff:lpm_ff_component|dffs[2] ; address_in[4] ;
; N/A                                     ; None                                                ; 11.893 ns ; address_in[3] ; CacheControlBlock:inst10|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[0]   ; address_in[4] ;
; N/A                                     ; None                                                ; 11.841 ns ; address_in[5] ; CacheControlBlock:inst10|lpm_dff1:inst16|lpm_ff:lpm_ff_component|dffs[2] ; address_in[3] ;
; N/A                                     ; None                                                ; 11.819 ns ; address_in[5] ; CacheControlBlock:inst10|lpm_dff1:inst18|lpm_ff:lpm_ff_component|dffs[2] ; address_in[4] ;
; N/A                                     ; None                                                ; 11.817 ns ; address_in[3] ; CacheControlBlock:inst10|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[0]   ; address_in[3] ;
; N/A                                     ; None                                                ; 11.805 ns ; address_in[3] ; CacheControlBlock:inst10|lpm_dff1:inst16|lpm_ff:lpm_ff_component|dffs[0] ; address_in[4] ;
; N/A                                     ; None                                                ; 11.804 ns ; address_in[4] ; CacheControlBlock:inst10|lpm_dff1:inst18|lpm_ff:lpm_ff_component|dffs[1] ; address_in[4] ;
; N/A                                     ; None                                                ; 11.743 ns ; address_in[5] ; CacheControlBlock:inst10|lpm_dff1:inst18|lpm_ff:lpm_ff_component|dffs[2] ; address_in[3] ;
; N/A                                     ; None                                                ; 11.740 ns ; address_in[6] ; CacheControlBlock:inst10|lpm_dff1:inst18|lpm_ff:lpm_ff_component|dffs[3] ; address_in[4] ;
; N/A                                     ; None                                                ; 11.729 ns ; address_in[3] ; CacheControlBlock:inst10|lpm_dff1:inst16|lpm_ff:lpm_ff_component|dffs[0] ; address_in[3] ;
; N/A                                     ; None                                                ; 11.728 ns ; address_in[4] ; CacheControlBlock:inst10|lpm_dff1:inst18|lpm_ff:lpm_ff_component|dffs[1] ; address_in[3] ;
; N/A                                     ; None                                                ; 11.725 ns ; address_in[3] ; CacheControlBlock:inst10|lpm_dff1:inst18|lpm_ff:lpm_ff_component|dffs[0] ; address_in[4] ;
; N/A                                     ; None                                                ; 11.664 ns ; address_in[6] ; CacheControlBlock:inst10|lpm_dff1:inst18|lpm_ff:lpm_ff_component|dffs[3] ; address_in[3] ;
; N/A                                     ; None                                                ; 11.649 ns ; address_in[3] ; CacheControlBlock:inst10|lpm_dff1:inst18|lpm_ff:lpm_ff_component|dffs[0] ; address_in[3] ;
; N/A                                     ; None                                                ; 10.209 ns ; address_in[4] ; CacheControlBlock:inst5|lpm_dff1:inst18|lpm_ff:lpm_ff_component|dffs[1]  ; address_in[2] ;
; N/A                                     ; None                                                ; 10.161 ns ; address_in[4] ; CacheControlBlock:inst5|lpm_dff1:inst18|lpm_ff:lpm_ff_component|dffs[1]  ; read          ;
; N/A                                     ; None                                                ; 10.113 ns ; address_in[4] ; CacheControlBlock:inst5|lpm_dff1:inst18|lpm_ff:lpm_ff_component|dffs[1]  ; address_in[1] ;
; N/A                                     ; None                                                ; 10.055 ns ; address_in[6] ; CacheControlBlock:inst5|lpm_dff1:inst18|lpm_ff:lpm_ff_component|dffs[3]  ; address_in[2] ;
; N/A                                     ; None                                                ; 10.038 ns ; address_in[4] ; CacheControlBlock:inst5|lpm_dff1:inst17|lpm_ff:lpm_ff_component|dffs[1]  ; address_in[2] ;
; N/A                                     ; None                                                ; 10.017 ns ; address_in[5] ; CacheControlBlock:inst5|lpm_dff1:inst18|lpm_ff:lpm_ff_component|dffs[2]  ; address_in[2] ;
; N/A                                     ; None                                                ; 10.011 ns ; address_in[3] ; CacheControlBlock:inst5|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[0]    ; address_in[2] ;
; N/A                                     ; None                                                ; 10.009 ns ; address_in[6] ; CacheControlBlock:inst5|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[3]    ; address_in[2] ;
; N/A                                     ; None                                                ; 10.007 ns ; address_in[6] ; CacheControlBlock:inst5|lpm_dff1:inst18|lpm_ff:lpm_ff_component|dffs[3]  ; read          ;
; N/A                                     ; None                                                ; 9.990 ns  ; address_in[4] ; CacheControlBlock:inst5|lpm_dff1:inst17|lpm_ff:lpm_ff_component|dffs[1]  ; read          ;
; N/A                                     ; None                                                ; 9.969 ns  ; address_in[5] ; CacheControlBlock:inst5|lpm_dff1:inst18|lpm_ff:lpm_ff_component|dffs[2]  ; read          ;
; N/A                                     ; None                                                ; 9.963 ns  ; address_in[3] ; CacheControlBlock:inst5|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[0]    ; read          ;
; N/A                                     ; None                                                ; 9.961 ns  ; address_in[6] ; CacheControlBlock:inst5|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[3]    ; read          ;
; N/A                                     ; None                                                ; 9.959 ns  ; address_in[6] ; CacheControlBlock:inst5|lpm_dff1:inst18|lpm_ff:lpm_ff_component|dffs[3]  ; address_in[1] ;
; N/A                                     ; None                                                ; 9.942 ns  ; address_in[4] ; CacheControlBlock:inst5|lpm_dff1:inst17|lpm_ff:lpm_ff_component|dffs[1]  ; address_in[1] ;
; N/A                                     ; None                                                ; 9.936 ns  ; address_in[5] ; CacheControlBlock:inst6|lpm_dff1:inst16|lpm_ff:lpm_ff_component|dffs[2]  ; address_in[2] ;
; N/A                                     ; None                                                ; 9.923 ns  ; address_in[3] ; CacheControlBlock:inst5|lpm_dff1:inst18|lpm_ff:lpm_ff_component|dffs[0]  ; address_in[2] ;
; N/A                                     ; None                                                ; 9.921 ns  ; address_in[5] ; CacheControlBlock:inst5|lpm_dff1:inst18|lpm_ff:lpm_ff_component|dffs[2]  ; address_in[1] ;
; N/A                                     ; None                                                ; 9.915 ns  ; address_in[3] ; CacheControlBlock:inst5|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[0]    ; address_in[1] ;
; N/A                                     ; None                                                ; 9.913 ns  ; address_in[6] ; CacheControlBlock:inst5|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[3]    ; address_in[1] ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;           ;               ;                                                                          ;               ;
+-----------------------------------------+-----------------------------------------------------+-----------+---------------+--------------------------------------------------------------------------+---------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition
    Info: Processing started: Sat Apr 21 00:49:41 2018
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off CourseProject -c CourseProject --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "address_in[5]" is an undefined clock
    Info: Assuming node "address_in[6]" is an undefined clock
    Info: Assuming node "address_in[2]" is an undefined clock
    Info: Assuming node "address_in[1]" is an undefined clock
    Info: Assuming node "write" is an undefined clock
    Info: Assuming node "read" is an undefined clock
    Info: Assuming node "clk" is an undefined clock
    Info: Assuming node "address_in[4]" is an undefined clock
    Info: Assuming node "address_in[3]" is an undefined clock
Warning: Found 504 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected gated clock "inst47" as buffer
    Info: Detected gated clock "lpm_decode2:inst28|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode129w[3]" as buffer
    Info: Detected gated clock "inst56" as buffer
    Info: Detected ripple clock "lpm_counter2:inst35|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2]" as buffer
    Info: Detected ripple clock "lpm_counter2:inst35|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[0]" as buffer
    Info: Detected ripple clock "lpm_counter2:inst35|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[3]" as buffer
    Info: Detected ripple clock "inst48" as buffer
    Info: Detected ripple clock "lpm_counter2:inst35|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[1]" as buffer
    Info: Detected gated clock "inst46" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst6|inst70" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst6|inst69" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst6|inst71" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst6|inst75" as buffer
    Info: Detected gated clock "CacheControlBlock:inst4|AndNotForBusLines:inst52|inst1~0" as buffer
    Info: Detected gated clock "CacheControlBlock:inst4|AndNotForBusLines:inst54|inst1~0" as buffer
    Info: Detected gated clock "CacheControlBlock:inst4|AndNotForBusLines:inst50|inst1~0" as buffer
    Info: Detected gated clock "CacheControlBlock:inst5|AndNotForBusLines:inst52|inst1~0" as buffer
    Info: Detected gated clock "CacheControlBlock:inst5|AndNotForBusLines:inst54|inst1~0" as buffer
    Info: Detected gated clock "CacheControlBlock:inst5|AndNotForBusLines:inst49|inst1~0" as buffer
    Info: Detected gated clock "CacheControlBlock:inst10|AndNotForBusLines:inst54|inst1~0" as buffer
    Info: Detected gated clock "CacheControlBlock:inst10|AndNotForBusLines:inst52|inst1~0" as buffer
    Info: Detected gated clock "CacheControlBlock:inst10|AndNotForBusLines:inst49|inst1~0" as buffer
    Info: Detected gated clock "CacheControlBlock:inst10|AndNotForBusLines:inst50|inst1~0" as buffer
    Info: Detected gated clock "CacheControlBlock:inst6|AndNotForBusLines:inst52|inst1~0" as buffer
    Info: Detected gated clock "CacheControlBlock:inst6|AndNotForBusLines:inst54|inst1~0" as buffer
    Info: Detected gated clock "CacheControlBlock:inst6|AndNotForBusLines:inst50|inst1~0" as buffer
    Info: Detected gated clock "CacheControlBlock:inst6|AndNotForBusLines:inst49|inst1~0" as buffer
    Info: Detected gated clock "inst53" as buffer
    Info: Detected gated clock "CacheControlBlock:inst6|lpm_mux2:inst82|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l2_w0_n0_mux_dataout~0" as buffer
    Info: Detected gated clock "CacheControlBlock:inst6|lpm_mux2:inst82|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l2_w0_n0_mux_dataout~1" as buffer
    Info: Detected gated clock "CacheControlBlock:inst5|AndNotForBusLines:inst50|inst1~0" as buffer
    Info: Detected gated clock "CacheControlBlock:inst4|AndNotForBusLines:inst52|inst1" as buffer
    Info: Detected gated clock "CacheControlBlock:inst4|AndNotForBusLines:inst54|inst1" as buffer
    Info: Detected gated clock "CacheControlBlock:inst4|AndNotForBusLines:inst50|inst1" as buffer
    Info: Detected gated clock "CacheControlBlock:inst5|AndNotForBusLines:inst52|inst1" as buffer
    Info: Detected gated clock "CacheControlBlock:inst5|AndNotForBusLines:inst54|inst1" as buffer
    Info: Detected gated clock "CacheControlBlock:inst5|AndNotForBusLines:inst49|inst1" as buffer
    Info: Detected gated clock "CacheControlBlock:inst10|AndNotForBusLines:inst54|inst1" as buffer
    Info: Detected gated clock "CacheControlBlock:inst10|AndNotForBusLines:inst52|inst1" as buffer
    Info: Detected gated clock "CacheControlBlock:inst10|AndNotForBusLines:inst49|inst1" as buffer
    Info: Detected gated clock "CacheControlBlock:inst10|AndNotForBusLines:inst50|inst1" as buffer
    Info: Detected gated clock "CacheControlBlock:inst6|AndNotForBusLines:inst52|inst1" as buffer
    Info: Detected gated clock "CacheControlBlock:inst6|AndNotForBusLines:inst54|inst1" as buffer
    Info: Detected gated clock "CacheControlBlock:inst6|AndNotForBusLines:inst50|inst1" as buffer
    Info: Detected gated clock "CacheControlBlock:inst6|AndNotForBusLines:inst49|inst1" as buffer
    Info: Detected ripple clock "inst36" as buffer
    Info: Detected gated clock "CacheControlBlock:inst6|lpm_mux2:inst82|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l2_w0_n0_mux_dataout~2" as buffer
    Info: Detected gated clock "CacheControlBlock:inst5|AndNotForBusLines:inst50|inst1" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst10|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst10|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst10|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst10|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst6|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst6|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst6|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst6|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst6|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst6|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst6|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst6|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst10|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst10|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst10|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst10|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst5|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst5|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst5|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst5|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst5|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst5|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst5|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst5|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0]" as buffer
    Info: Detected gated clock "CacheControlBlock:inst4|inst20" as buffer
    Info: Detected gated clock "CacheControlBlock:inst4|inst21" as buffer
    Info: Detected gated clock "CacheControlBlock:inst4|inst9" as buffer
    Info: Detected gated clock "CacheControlBlock:inst5|inst20" as buffer
    Info: Detected gated clock "CacheControlBlock:inst5|inst21" as buffer
    Info: Detected gated clock "CacheControlBlock:inst5|inst8" as buffer
    Info: Detected gated clock "CacheControlBlock:inst10|inst21" as buffer
    Info: Detected gated clock "CacheControlBlock:inst10|inst20" as buffer
    Info: Detected gated clock "CacheControlBlock:inst10|inst8" as buffer
    Info: Detected gated clock "CacheControlBlock:inst10|inst9" as buffer
    Info: Detected gated clock "CacheControlBlock:inst6|inst20" as buffer
    Info: Detected gated clock "CacheControlBlock:inst6|inst21" as buffer
    Info: Detected gated clock "CacheControlBlock:inst6|inst9" as buffer
    Info: Detected gated clock "CacheControlBlock:inst6|inst8" as buffer
    Info: Detected ripple clock "lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[0]" as buffer
    Info: Detected ripple clock "lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[3]" as buffer
    Info: Detected ripple clock "lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[1]" as buffer
    Info: Detected ripple clock "lpm_counter2:inst30|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2]" as buffer
    Info: Detected gated clock "lpm_mux2:inst21|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l2_w0_n0_mux_dataout~0" as buffer
    Info: Detected gated clock "CacheControlBlock:inst5|inst9" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst10|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst10|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst10|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst10|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst6|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst6|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst6|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst6|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst5|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst5|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst5|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst5|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst10|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst10|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst10|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst10|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst6|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst6|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst6|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst6|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst5|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst5|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst5|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst5|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3]" as buffer
    Info: Detected gated clock "CacheControlBlock:inst10|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w1_n0_mux_dataout~1" as buffer
    Info: Detected gated clock "CacheControlBlock:inst10|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w1_n0_mux_dataout~0" as buffer
    Info: Detected gated clock "CacheControlBlock:inst6|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w1_n0_mux_dataout~1" as buffer
    Info: Detected gated clock "CacheControlBlock:inst6|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w1_n0_mux_dataout~0" as buffer
    Info: Detected gated clock "CacheControlBlock:inst6|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w0_n0_mux_dataout~1" as buffer
    Info: Detected gated clock "CacheControlBlock:inst6|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w0_n0_mux_dataout~0" as buffer
    Info: Detected gated clock "CacheControlBlock:inst10|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w0_n0_mux_dataout~0" as buffer
    Info: Detected gated clock "CacheControlBlock:inst10|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w0_n0_mux_dataout~1" as buffer
    Info: Detected gated clock "CacheControlBlock:inst4|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w1_n0_mux_dataout~1" as buffer
    Info: Detected gated clock "CacheControlBlock:inst4|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w1_n0_mux_dataout~0" as buffer
    Info: Detected gated clock "CacheControlBlock:inst5|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w1_n0_mux_dataout~1" as buffer
    Info: Detected gated clock "CacheControlBlock:inst5|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w1_n0_mux_dataout~0" as buffer
    Info: Detected gated clock "CacheControlBlock:inst5|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w0_n0_mux_dataout~1" as buffer
    Info: Detected gated clock "CacheControlBlock:inst5|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w0_n0_mux_dataout~0" as buffer
    Info: Detected gated clock "CacheControlBlock:inst4|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w0_n0_mux_dataout~1" as buffer
    Info: Detected gated clock "CacheControlBlock:inst4|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w0_n0_mux_dataout~0" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst5|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst5|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst5|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst5|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst6|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst6|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst6|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst6|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst10|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst10|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst10|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst10|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst5|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst5|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst5|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst5|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst5|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst5|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst5|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst5|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst6|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst6|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst6|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst6|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst10|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst10|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst10|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst10|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst10|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst10|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst10|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst10|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst6|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst6|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst6|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst6|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]" as buffer
    Info: Detected gated clock "CacheControlBlock:inst6|lpm_decode0:inst24|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode30w[2]~0" as buffer
    Info: Detected gated clock "CacheControlBlock:inst6|lpm_decode0:inst24|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode22w[2]~0" as buffer
    Info: Detected gated clock "CacheControlBlock:inst6|lpm_decode0:inst24|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode14w[2]~0" as buffer
    Info: Detected gated clock "lpm_decode2:inst27|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode59w[3]" as buffer
    Info: Detected gated clock "inst45~0" as buffer
    Info: Detected gated clock "lpm_mux2:inst21|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l2_w0_n0_mux_dataout~1" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst10|lpm_dff1:inst18|lpm_ff:lpm_ff_component|dffs[3]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst10|lpm_dff1:inst17|lpm_ff:lpm_ff_component|dffs[3]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst10|lpm_dff1:inst16|lpm_ff:lpm_ff_component|dffs[3]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst10|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[3]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst10|lpm_dff1:inst18|lpm_ff:lpm_ff_component|dffs[2]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst10|lpm_dff1:inst17|lpm_ff:lpm_ff_component|dffs[2]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst10|lpm_dff1:inst16|lpm_ff:lpm_ff_component|dffs[2]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst10|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[2]" as buffer
    Info: Detected gated clock "CacheControlBlock:inst10|lpm_decode0:inst15|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode30w[2]" as buffer
    Info: Detected gated clock "CacheControlBlock:inst10|lpm_decode0:inst15|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode22w[2]" as buffer
    Info: Detected gated clock "CacheControlBlock:inst10|lpm_decode0:inst15|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode14w[2]" as buffer
    Info: Detected gated clock "CacheControlBlock:inst10|lpm_decode0:inst15|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode1w[2]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst6|lpm_dff1:inst16|lpm_ff:lpm_ff_component|dffs[3]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst6|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[3]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst6|lpm_dff1:inst18|lpm_ff:lpm_ff_component|dffs[3]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst6|lpm_dff1:inst17|lpm_ff:lpm_ff_component|dffs[3]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst6|lpm_dff1:inst16|lpm_ff:lpm_ff_component|dffs[2]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst6|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[2]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst6|lpm_dff1:inst17|lpm_ff:lpm_ff_component|dffs[2]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst6|lpm_dff1:inst18|lpm_ff:lpm_ff_component|dffs[2]" as buffer
    Info: Detected gated clock "CacheControlBlock:inst6|lpm_decode0:inst15|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode14w[2]" as buffer
    Info: Detected gated clock "CacheControlBlock:inst6|lpm_decode0:inst15|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode1w[2]" as buffer
    Info: Detected gated clock "CacheControlBlock:inst6|lpm_decode0:inst15|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode30w[2]" as buffer
    Info: Detected gated clock "CacheControlBlock:inst6|lpm_decode0:inst15|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode22w[2]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst4|lpm_dff1:inst16|lpm_ff:lpm_ff_component|dffs[2]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[2]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst4|lpm_dff1:inst18|lpm_ff:lpm_ff_component|dffs[2]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst4|lpm_dff1:inst17|lpm_ff:lpm_ff_component|dffs[2]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst4|lpm_dff1:inst18|lpm_ff:lpm_ff_component|dffs[3]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst4|lpm_dff1:inst17|lpm_ff:lpm_ff_component|dffs[3]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst4|lpm_dff1:inst16|lpm_ff:lpm_ff_component|dffs[3]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[3]" as buffer
    Info: Detected gated clock "CacheControlBlock:inst4|lpm_decode0:inst15|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode22w[2]" as buffer
    Info: Detected gated clock "CacheControlBlock:inst4|lpm_decode0:inst15|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode30w[2]" as buffer
    Info: Detected gated clock "CacheControlBlock:inst4|lpm_decode0:inst15|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode14w[2]" as buffer
    Info: Detected gated clock "CacheControlBlock:inst4|lpm_decode0:inst15|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode1w[2]" as buffer
    Info: Detected gated clock "CacheControlBlock:inst5|lpm_decode0:inst15|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode14w[2]" as buffer
    Info: Detected gated clock "CacheControlBlock:inst5|lpm_decode0:inst15|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode1w[2]" as buffer
    Info: Detected gated clock "CacheControlBlock:inst5|lpm_decode0:inst15|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode30w[2]" as buffer
    Info: Detected gated clock "CacheControlBlock:inst5|lpm_decode0:inst15|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode22w[2]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst5|lpm_dff1:inst16|lpm_ff:lpm_ff_component|dffs[3]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst5|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[3]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst5|lpm_dff1:inst18|lpm_ff:lpm_ff_component|dffs[3]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst5|lpm_dff1:inst17|lpm_ff:lpm_ff_component|dffs[3]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst5|lpm_dff1:inst16|lpm_ff:lpm_ff_component|dffs[2]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst5|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[2]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst5|lpm_dff1:inst18|lpm_ff:lpm_ff_component|dffs[2]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst5|lpm_dff1:inst17|lpm_ff:lpm_ff_component|dffs[2]" as buffer
    Info: Detected gated clock "CacheControlBlock:inst10|lpm_decode0:inst45|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode30w[2]" as buffer
    Info: Detected gated clock "CacheControlBlock:inst10|lpm_decode0:inst45|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode22w[2]" as buffer
    Info: Detected gated clock "CacheControlBlock:inst10|lpm_decode0:inst45|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode1w[2]" as buffer
    Info: Detected gated clock "CacheControlBlock:inst10|lpm_decode0:inst45|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode14w[2]" as buffer
    Info: Detected gated clock "CacheControlBlock:inst6|lpm_decode0:inst45|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode14w[2]" as buffer
    Info: Detected gated clock "CacheControlBlock:inst6|lpm_decode0:inst45|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode1w[2]" as buffer
    Info: Detected gated clock "CacheControlBlock:inst6|lpm_decode0:inst45|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode30w[2]" as buffer
    Info: Detected gated clock "CacheControlBlock:inst6|lpm_decode0:inst45|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode22w[2]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst5|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst5|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst5|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst5|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst4|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst4|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst4|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4]" as buffer
    Info: Detected gated clock "CacheControlBlock:inst10|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w2_n0_mux_dataout~0" as buffer
    Info: Detected gated clock "CacheControlBlock:inst10|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w2_n0_mux_dataout~1" as buffer
    Info: Detected gated clock "CacheControlBlock:inst6|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w2_n0_mux_dataout~1" as buffer
    Info: Detected gated clock "CacheControlBlock:inst6|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w2_n0_mux_dataout~0" as buffer
    Info: Detected gated clock "CacheControlBlock:inst5|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w2_n0_mux_dataout~0" as buffer
    Info: Detected gated clock "CacheControlBlock:inst5|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w2_n0_mux_dataout~1" as buffer
    Info: Detected gated clock "CacheControlBlock:inst4|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w2_n0_mux_dataout~1" as buffer
    Info: Detected gated clock "CacheControlBlock:inst4|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w2_n0_mux_dataout~0" as buffer
    Info: Detected gated clock "CacheControlBlock:inst10|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w3_n0_mux_dataout~0" as buffer
    Info: Detected gated clock "CacheControlBlock:inst10|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w3_n0_mux_dataout~1" as buffer
    Info: Detected gated clock "CacheControlBlock:inst6|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w3_n0_mux_dataout~1" as buffer
    Info: Detected gated clock "CacheControlBlock:inst6|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w3_n0_mux_dataout~0" as buffer
    Info: Detected gated clock "CacheControlBlock:inst5|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w3_n0_mux_dataout~0" as buffer
    Info: Detected gated clock "CacheControlBlock:inst5|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w3_n0_mux_dataout~1" as buffer
    Info: Detected gated clock "CacheControlBlock:inst4|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w3_n0_mux_dataout~1" as buffer
    Info: Detected gated clock "CacheControlBlock:inst4|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w3_n0_mux_dataout~0" as buffer
    Info: Detected gated clock "CacheControlBlock:inst10|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w1_n0_mux_dataout~2" as buffer
    Info: Detected gated clock "CacheControlBlock:inst6|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w1_n0_mux_dataout~2" as buffer
    Info: Detected gated clock "CacheControlBlock:inst6|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w0_n0_mux_dataout~2" as buffer
    Info: Detected gated clock "CacheControlBlock:inst10|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w0_n0_mux_dataout~2" as buffer
    Info: Detected gated clock "CacheControlBlock:inst4|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w1_n0_mux_dataout~2" as buffer
    Info: Detected gated clock "CacheControlBlock:inst5|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w1_n0_mux_dataout~2" as buffer
    Info: Detected gated clock "CacheControlBlock:inst5|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w0_n0_mux_dataout~2" as buffer
    Info: Detected gated clock "CacheControlBlock:inst4|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w0_n0_mux_dataout~2" as buffer
    Info: Detected gated clock "CacheControlBlock:inst4|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w5_n0_mux_dataout~1" as buffer
    Info: Detected gated clock "CacheControlBlock:inst4|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w5_n0_mux_dataout~0" as buffer
    Info: Detected gated clock "CacheControlBlock:inst5|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w5_n0_mux_dataout~0" as buffer
    Info: Detected gated clock "CacheControlBlock:inst5|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w5_n0_mux_dataout~1" as buffer
    Info: Detected gated clock "CacheControlBlock:inst6|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w7_n0_mux_dataout~0" as buffer
    Info: Detected gated clock "CacheControlBlock:inst6|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w7_n0_mux_dataout~1" as buffer
    Info: Detected gated clock "CacheControlBlock:inst10|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w7_n0_mux_dataout~0" as buffer
    Info: Detected gated clock "CacheControlBlock:inst10|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w7_n0_mux_dataout~1" as buffer
    Info: Detected gated clock "CacheControlBlock:inst4|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w7_n0_mux_dataout~0" as buffer
    Info: Detected gated clock "CacheControlBlock:inst4|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w7_n0_mux_dataout~1" as buffer
    Info: Detected gated clock "CacheControlBlock:inst5|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w7_n0_mux_dataout~1" as buffer
    Info: Detected gated clock "CacheControlBlock:inst5|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w7_n0_mux_dataout~0" as buffer
    Info: Detected gated clock "CacheControlBlock:inst4|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w6_n0_mux_dataout~1" as buffer
    Info: Detected gated clock "CacheControlBlock:inst4|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w6_n0_mux_dataout~0" as buffer
    Info: Detected gated clock "CacheControlBlock:inst5|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w6_n0_mux_dataout~1" as buffer
    Info: Detected gated clock "CacheControlBlock:inst5|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w6_n0_mux_dataout~0" as buffer
    Info: Detected gated clock "CacheControlBlock:inst6|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w5_n0_mux_dataout~0" as buffer
    Info: Detected gated clock "CacheControlBlock:inst6|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w5_n0_mux_dataout~1" as buffer
    Info: Detected gated clock "CacheControlBlock:inst10|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w5_n0_mux_dataout~1" as buffer
    Info: Detected gated clock "CacheControlBlock:inst10|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w5_n0_mux_dataout~0" as buffer
    Info: Detected gated clock "CacheControlBlock:inst10|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w6_n0_mux_dataout~1" as buffer
    Info: Detected gated clock "CacheControlBlock:inst10|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w6_n0_mux_dataout~0" as buffer
    Info: Detected gated clock "CacheControlBlock:inst6|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w6_n0_mux_dataout~1" as buffer
    Info: Detected gated clock "CacheControlBlock:inst6|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w6_n0_mux_dataout~0" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst10|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst10|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst10|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst10|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst6|lpm_counter0:inst51|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst6|lpm_counter0:inst53|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst6|lpm_counter0:inst48|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst6|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4]" as buffer
    Info: Detected gated clock "CacheControlBlock:inst4|lpm_decode0:inst45|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode1w[2]" as buffer
    Info: Detected gated clock "CacheControlBlock:inst4|lpm_decode0:inst45|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode14w[2]" as buffer
    Info: Detected gated clock "CacheControlBlock:inst4|lpm_decode0:inst45|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode22w[2]" as buffer
    Info: Detected gated clock "CacheControlBlock:inst4|lpm_decode0:inst45|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode30w[2]" as buffer
    Info: Detected gated clock "CacheControlBlock:inst5|lpm_decode0:inst45|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode30w[2]" as buffer
    Info: Detected gated clock "CacheControlBlock:inst5|lpm_decode0:inst45|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode22w[2]" as buffer
    Info: Detected gated clock "CacheControlBlock:inst5|lpm_decode0:inst45|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode14w[2]" as buffer
    Info: Detected gated clock "CacheControlBlock:inst5|lpm_decode0:inst45|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode1w[2]" as buffer
    Info: Detected gated clock "CacheControlBlock:inst10|lpm_mux0:inst33|lpm_mux:lpm_mux_component|mux_tnc:auto_generated|l2_w3_n0_mux_dataout~1" as buffer
    Info: Detected gated clock "CacheControlBlock:inst10|lpm_mux0:inst33|lpm_mux:lpm_mux_component|mux_tnc:auto_generated|l2_w3_n0_mux_dataout~0" as buffer
    Info: Detected gated clock "CacheControlBlock:inst10|lpm_mux0:inst33|lpm_mux:lpm_mux_component|mux_tnc:auto_generated|l2_w2_n0_mux_dataout~1" as buffer
    Info: Detected gated clock "CacheControlBlock:inst10|lpm_mux0:inst33|lpm_mux:lpm_mux_component|mux_tnc:auto_generated|l2_w2_n0_mux_dataout~0" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst10|lpm_dff1:inst17|lpm_ff:lpm_ff_component|dffs[0]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst10|lpm_dff1:inst18|lpm_ff:lpm_ff_component|dffs[0]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst10|lpm_dff1:inst16|lpm_ff:lpm_ff_component|dffs[0]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst10|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[0]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst10|lpm_dff1:inst18|lpm_ff:lpm_ff_component|dffs[1]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst10|lpm_dff1:inst17|lpm_ff:lpm_ff_component|dffs[1]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst10|lpm_dff1:inst16|lpm_ff:lpm_ff_component|dffs[1]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst10|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[1]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst6|lpm_dff1:inst16|lpm_ff:lpm_ff_component|dffs[0]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst6|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[0]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst6|lpm_dff1:inst18|lpm_ff:lpm_ff_component|dffs[0]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst6|lpm_dff1:inst17|lpm_ff:lpm_ff_component|dffs[0]" as buffer
    Info: Detected gated clock "CacheControlBlock:inst6|lpm_mux0:inst33|lpm_mux:lpm_mux_component|mux_tnc:auto_generated|l2_w3_n0_mux_dataout~0" as buffer
    Info: Detected gated clock "CacheControlBlock:inst6|lpm_mux0:inst33|lpm_mux:lpm_mux_component|mux_tnc:auto_generated|l2_w3_n0_mux_dataout~1" as buffer
    Info: Detected gated clock "CacheControlBlock:inst6|lpm_mux0:inst33|lpm_mux:lpm_mux_component|mux_tnc:auto_generated|l2_w2_n0_mux_dataout~0" as buffer
    Info: Detected gated clock "CacheControlBlock:inst6|lpm_mux0:inst33|lpm_mux:lpm_mux_component|mux_tnc:auto_generated|l2_w2_n0_mux_dataout~1" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst6|lpm_dff1:inst16|lpm_ff:lpm_ff_component|dffs[1]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst6|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[1]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst6|lpm_dff1:inst18|lpm_ff:lpm_ff_component|dffs[1]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst6|lpm_dff1:inst17|lpm_ff:lpm_ff_component|dffs[1]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst4|lpm_dff1:inst18|lpm_ff:lpm_ff_component|dffs[0]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst4|lpm_dff1:inst17|lpm_ff:lpm_ff_component|dffs[0]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst4|lpm_dff1:inst16|lpm_ff:lpm_ff_component|dffs[0]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[0]" as buffer
    Info: Detected gated clock "CacheControlBlock:inst4|lpm_mux0:inst33|lpm_mux:lpm_mux_component|mux_tnc:auto_generated|l2_w2_n0_mux_dataout~0" as buffer
    Info: Detected gated clock "CacheControlBlock:inst4|lpm_mux0:inst33|lpm_mux:lpm_mux_component|mux_tnc:auto_generated|l2_w2_n0_mux_dataout~1" as buffer
    Info: Detected gated clock "CacheControlBlock:inst4|lpm_mux0:inst33|lpm_mux:lpm_mux_component|mux_tnc:auto_generated|l2_w3_n0_mux_dataout~1" as buffer
    Info: Detected gated clock "CacheControlBlock:inst4|lpm_mux0:inst33|lpm_mux:lpm_mux_component|mux_tnc:auto_generated|l2_w3_n0_mux_dataout~0" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst4|lpm_dff1:inst17|lpm_ff:lpm_ff_component|dffs[1]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst4|lpm_dff1:inst18|lpm_ff:lpm_ff_component|dffs[1]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst4|lpm_dff1:inst16|lpm_ff:lpm_ff_component|dffs[1]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[1]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst5|lpm_dff1:inst16|lpm_ff:lpm_ff_component|dffs[0]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst5|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[0]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst5|lpm_dff1:inst18|lpm_ff:lpm_ff_component|dffs[0]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst5|lpm_dff1:inst17|lpm_ff:lpm_ff_component|dffs[0]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst5|lpm_dff1:inst16|lpm_ff:lpm_ff_component|dffs[1]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst5|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[1]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst5|lpm_dff1:inst18|lpm_ff:lpm_ff_component|dffs[1]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst5|lpm_dff1:inst17|lpm_ff:lpm_ff_component|dffs[1]" as buffer
    Info: Detected gated clock "CacheControlBlock:inst5|lpm_mux0:inst33|lpm_mux:lpm_mux_component|mux_tnc:auto_generated|l2_w3_n0_mux_dataout~0" as buffer
    Info: Detected gated clock "CacheControlBlock:inst5|lpm_mux0:inst33|lpm_mux:lpm_mux_component|mux_tnc:auto_generated|l2_w3_n0_mux_dataout~1" as buffer
    Info: Detected gated clock "CacheControlBlock:inst5|lpm_mux0:inst33|lpm_mux:lpm_mux_component|mux_tnc:auto_generated|l2_w2_n0_mux_dataout~0" as buffer
    Info: Detected gated clock "CacheControlBlock:inst5|lpm_mux0:inst33|lpm_mux:lpm_mux_component|mux_tnc:auto_generated|l2_w2_n0_mux_dataout~1" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst10|inst37" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst10|inst41" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst10|inst14" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst10|inst10" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst6|inst10" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst6|inst14" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst6|inst37" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst6|inst41" as buffer
    Info: Detected gated clock "ComparatorGetMax:inst11|lpm_compare0:inst4|lpm_compare:lpm_compare_component|cmpr_mlg:auto_generated|op_1~0" as buffer
    Info: Detected gated clock "CacheControlBlock:inst5|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w4_n0_mux_dataout~1" as buffer
    Info: Detected gated clock "CacheControlBlock:inst5|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w4_n0_mux_dataout~0" as buffer
    Info: Detected gated clock "CacheControlBlock:inst4|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w4_n0_mux_dataout~1" as buffer
    Info: Detected gated clock "CacheControlBlock:inst4|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w4_n0_mux_dataout~0" as buffer
    Info: Detected gated clock "CacheControlBlock:inst10|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w2_n0_mux_dataout~2" as buffer
    Info: Detected gated clock "CacheControlBlock:inst6|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w2_n0_mux_dataout~2" as buffer
    Info: Detected gated clock "CacheControlBlock:inst5|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w2_n0_mux_dataout~2" as buffer
    Info: Detected gated clock "CacheControlBlock:inst4|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w2_n0_mux_dataout~2" as buffer
    Info: Detected gated clock "CacheControlBlock:inst10|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w3_n0_mux_dataout~2" as buffer
    Info: Detected gated clock "CacheControlBlock:inst6|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w3_n0_mux_dataout~2" as buffer
    Info: Detected gated clock "CacheControlBlock:inst5|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w3_n0_mux_dataout~2" as buffer
    Info: Detected gated clock "CacheControlBlock:inst4|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w3_n0_mux_dataout~2" as buffer
    Info: Detected gated clock "ComparatorGetMax:inst11|lpm_mux4:inst1|lpm_mux:lpm_mux_component|mux_94e:auto_generated|l1_w1_n0_mux_dataout~0" as buffer
    Info: Detected gated clock "ComparatorGetMax:inst11|lpm_mux4:inst1|lpm_mux:lpm_mux_component|mux_94e:auto_generated|l1_w0_n0_mux_dataout~0" as buffer
    Info: Detected gated clock "ComparatorGetMax:inst11|lpm_mux4:inst2|lpm_mux:lpm_mux_component|mux_94e:auto_generated|l1_w1_n0_mux_dataout~0" as buffer
    Info: Detected gated clock "ComparatorGetMax:inst11|lpm_mux4:inst2|lpm_mux:lpm_mux_component|mux_94e:auto_generated|l1_w0_n0_mux_dataout~0" as buffer
    Info: Detected gated clock "CacheControlBlock:inst4|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w5_n0_mux_dataout~2" as buffer
    Info: Detected gated clock "CacheControlBlock:inst5|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w5_n0_mux_dataout~2" as buffer
    Info: Detected gated clock "CacheControlBlock:inst6|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w7_n0_mux_dataout~2" as buffer
    Info: Detected gated clock "CacheControlBlock:inst10|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w7_n0_mux_dataout~2" as buffer
    Info: Detected gated clock "CacheControlBlock:inst4|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w7_n0_mux_dataout~2" as buffer
    Info: Detected gated clock "CacheControlBlock:inst5|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w7_n0_mux_dataout~2" as buffer
    Info: Detected gated clock "CacheControlBlock:inst4|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w6_n0_mux_dataout~2" as buffer
    Info: Detected gated clock "CacheControlBlock:inst5|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w6_n0_mux_dataout~2" as buffer
    Info: Detected gated clock "CacheControlBlock:inst6|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w5_n0_mux_dataout~2" as buffer
    Info: Detected gated clock "CacheControlBlock:inst10|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w5_n0_mux_dataout~2" as buffer
    Info: Detected gated clock "CacheControlBlock:inst10|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w6_n0_mux_dataout~2" as buffer
    Info: Detected gated clock "CacheControlBlock:inst6|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w6_n0_mux_dataout~2" as buffer
    Info: Detected gated clock "CacheControlBlock:inst10|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w4_n0_mux_dataout~1" as buffer
    Info: Detected gated clock "CacheControlBlock:inst10|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w4_n0_mux_dataout~0" as buffer
    Info: Detected gated clock "ComparatorGetMax:inst11|lpm_compare0:inst|lpm_compare:lpm_compare_component|cmpr_mlg:auto_generated|op_1~0" as buffer
    Info: Detected gated clock "ComparatorGetMax:inst11|lpm_compare0:inst|lpm_compare:lpm_compare_component|cmpr_mlg:auto_generated|ageb~2" as buffer
    Info: Detected gated clock "CacheControlBlock:inst6|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w4_n0_mux_dataout~1" as buffer
    Info: Detected gated clock "CacheControlBlock:inst6|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w4_n0_mux_dataout~0" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst4|inst14" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst4|inst10" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst4|inst41" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst4|inst37" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst5|inst37" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst5|inst41" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst5|inst10" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst5|inst14" as buffer
    Info: Detected gated clock "CacheControlBlock:inst10|lpm_mux0:inst33|lpm_mux:lpm_mux_component|mux_tnc:auto_generated|l2_w3_n0_mux_dataout~2" as buffer
    Info: Detected gated clock "CacheControlBlock:inst10|lpm_mux0:inst33|lpm_mux:lpm_mux_component|mux_tnc:auto_generated|l2_w2_n0_mux_dataout~2" as buffer
    Info: Detected gated clock "CacheControlBlock:inst10|lpm_mux0:inst33|lpm_mux:lpm_mux_component|mux_tnc:auto_generated|l2_w0_n0_mux_dataout~1" as buffer
    Info: Detected gated clock "CacheControlBlock:inst10|lpm_mux0:inst33|lpm_mux:lpm_mux_component|mux_tnc:auto_generated|l2_w0_n0_mux_dataout~0" as buffer
    Info: Detected gated clock "CacheControlBlock:inst10|lpm_mux0:inst33|lpm_mux:lpm_mux_component|mux_tnc:auto_generated|l2_w1_n0_mux_dataout~1" as buffer
    Info: Detected gated clock "CacheControlBlock:inst10|lpm_mux0:inst33|lpm_mux:lpm_mux_component|mux_tnc:auto_generated|l2_w1_n0_mux_dataout~0" as buffer
    Info: Detected gated clock "CacheControlBlock:inst6|lpm_mux0:inst33|lpm_mux:lpm_mux_component|mux_tnc:auto_generated|l2_w0_n0_mux_dataout~0" as buffer
    Info: Detected gated clock "CacheControlBlock:inst6|lpm_mux0:inst33|lpm_mux:lpm_mux_component|mux_tnc:auto_generated|l2_w0_n0_mux_dataout~1" as buffer
    Info: Detected gated clock "CacheControlBlock:inst6|lpm_mux0:inst33|lpm_mux:lpm_mux_component|mux_tnc:auto_generated|l2_w3_n0_mux_dataout~2" as buffer
    Info: Detected gated clock "CacheControlBlock:inst6|lpm_mux0:inst33|lpm_mux:lpm_mux_component|mux_tnc:auto_generated|l2_w2_n0_mux_dataout~2" as buffer
    Info: Detected gated clock "CacheControlBlock:inst6|lpm_mux0:inst33|lpm_mux:lpm_mux_component|mux_tnc:auto_generated|l2_w1_n0_mux_dataout~0" as buffer
    Info: Detected gated clock "CacheControlBlock:inst6|lpm_mux0:inst33|lpm_mux:lpm_mux_component|mux_tnc:auto_generated|l2_w1_n0_mux_dataout~1" as buffer
    Info: Detected gated clock "CacheControlBlock:inst4|lpm_mux0:inst33|lpm_mux:lpm_mux_component|mux_tnc:auto_generated|l2_w0_n0_mux_dataout~1" as buffer
    Info: Detected gated clock "CacheControlBlock:inst4|lpm_mux0:inst33|lpm_mux:lpm_mux_component|mux_tnc:auto_generated|l2_w0_n0_mux_dataout~0" as buffer
    Info: Detected gated clock "CacheControlBlock:inst4|lpm_mux0:inst33|lpm_mux:lpm_mux_component|mux_tnc:auto_generated|l2_w2_n0_mux_dataout~2" as buffer
    Info: Detected gated clock "CacheControlBlock:inst4|lpm_mux0:inst33|lpm_mux:lpm_mux_component|mux_tnc:auto_generated|l2_w3_n0_mux_dataout~2" as buffer
    Info: Detected gated clock "CacheControlBlock:inst4|lpm_mux0:inst33|lpm_mux:lpm_mux_component|mux_tnc:auto_generated|l2_w1_n0_mux_dataout~1" as buffer
    Info: Detected gated clock "CacheControlBlock:inst4|lpm_mux0:inst33|lpm_mux:lpm_mux_component|mux_tnc:auto_generated|l2_w1_n0_mux_dataout~0" as buffer
    Info: Detected gated clock "CacheControlBlock:inst5|lpm_mux0:inst33|lpm_mux:lpm_mux_component|mux_tnc:auto_generated|l2_w0_n0_mux_dataout~0" as buffer
    Info: Detected gated clock "CacheControlBlock:inst5|lpm_mux0:inst33|lpm_mux:lpm_mux_component|mux_tnc:auto_generated|l2_w0_n0_mux_dataout~1" as buffer
    Info: Detected gated clock "CacheControlBlock:inst5|lpm_mux0:inst33|lpm_mux:lpm_mux_component|mux_tnc:auto_generated|l2_w1_n0_mux_dataout~0" as buffer
    Info: Detected gated clock "CacheControlBlock:inst5|lpm_mux0:inst33|lpm_mux:lpm_mux_component|mux_tnc:auto_generated|l2_w1_n0_mux_dataout~1" as buffer
    Info: Detected gated clock "CacheControlBlock:inst5|lpm_mux0:inst33|lpm_mux:lpm_mux_component|mux_tnc:auto_generated|l2_w3_n0_mux_dataout~2" as buffer
    Info: Detected gated clock "CacheControlBlock:inst5|lpm_mux0:inst33|lpm_mux:lpm_mux_component|mux_tnc:auto_generated|l2_w2_n0_mux_dataout~2" as buffer
    Info: Detected gated clock "CacheControlBlock:inst10|lpm_mux2:inst46|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l2_w0_n0_mux_dataout~1" as buffer
    Info: Detected gated clock "CacheControlBlock:inst10|lpm_mux2:inst46|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l2_w0_n0_mux_dataout~0" as buffer
    Info: Detected gated clock "CacheControlBlock:inst6|lpm_mux2:inst46|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l2_w0_n0_mux_dataout~0" as buffer
    Info: Detected gated clock "CacheControlBlock:inst6|lpm_mux2:inst46|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l2_w0_n0_mux_dataout~1" as buffer
    Info: Detected gated clock "CacheControlBlock:inst5|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w4_n0_mux_dataout~2" as buffer
    Info: Detected gated clock "CacheControlBlock:inst4|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w4_n0_mux_dataout~2" as buffer
    Info: Detected gated clock "ComparatorGetMax:inst11|lpm_mux4:inst1|lpm_mux:lpm_mux_component|mux_94e:auto_generated|l1_w2_n0_mux_dataout~0" as buffer
    Info: Detected gated clock "ComparatorGetMax:inst11|lpm_mux4:inst2|lpm_mux:lpm_mux_component|mux_94e:auto_generated|l1_w2_n0_mux_dataout~0" as buffer
    Info: Detected gated clock "ComparatorGetMax:inst11|lpm_mux4:inst1|lpm_mux:lpm_mux_component|mux_94e:auto_generated|l1_w3_n0_mux_dataout~0" as buffer
    Info: Detected gated clock "ComparatorGetMax:inst11|lpm_mux4:inst2|lpm_mux:lpm_mux_component|mux_94e:auto_generated|l1_w3_n0_mux_dataout~0" as buffer
    Info: Detected gated clock "ComparatorGetMax:inst11|lpm_mux4:inst2|lpm_mux:lpm_mux_component|mux_94e:auto_generated|l1_w5_n0_mux_dataout~0" as buffer
    Info: Detected gated clock "ComparatorGetMax:inst11|lpm_mux4:inst2|lpm_mux:lpm_mux_component|mux_94e:auto_generated|l1_w7_n0_mux_dataout~0" as buffer
    Info: Detected gated clock "ComparatorGetMax:inst11|lpm_mux4:inst2|lpm_mux:lpm_mux_component|mux_94e:auto_generated|l1_w6_n0_mux_dataout~0" as buffer
    Info: Detected gated clock "ComparatorGetMax:inst11|lpm_mux4:inst1|lpm_mux:lpm_mux_component|mux_94e:auto_generated|l1_w5_n0_mux_dataout~0" as buffer
    Info: Detected gated clock "ComparatorGetMax:inst11|lpm_mux4:inst1|lpm_mux:lpm_mux_component|mux_94e:auto_generated|l1_w6_n0_mux_dataout~0" as buffer
    Info: Detected gated clock "CacheControlBlock:inst10|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w4_n0_mux_dataout~2" as buffer
    Info: Detected gated clock "CacheControlBlock:inst6|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w4_n0_mux_dataout~2" as buffer
    Info: Detected gated clock "CacheControlBlock:inst4|lpm_mux2:inst46|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l2_w0_n0_mux_dataout~0" as buffer
    Info: Detected gated clock "CacheControlBlock:inst4|lpm_mux2:inst46|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l2_w0_n0_mux_dataout~1" as buffer
    Info: Detected gated clock "CacheControlBlock:inst5|lpm_mux2:inst46|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l2_w0_n0_mux_dataout~1" as buffer
    Info: Detected gated clock "CacheControlBlock:inst5|lpm_mux2:inst46|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l2_w0_n0_mux_dataout~0" as buffer
    Info: Detected gated clock "lpm_compare1:inst13|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|aneb_result_wire[0]~0" as buffer
    Info: Detected gated clock "CacheControlBlock:inst10|lpm_mux0:inst33|lpm_mux:lpm_mux_component|mux_tnc:auto_generated|l2_w0_n0_mux_dataout~2" as buffer
    Info: Detected gated clock "CacheControlBlock:inst10|lpm_mux0:inst33|lpm_mux:lpm_mux_component|mux_tnc:auto_generated|l2_w1_n0_mux_dataout~2" as buffer
    Info: Detected gated clock "CacheControlBlock:inst6|lpm_mux0:inst33|lpm_mux:lpm_mux_component|mux_tnc:auto_generated|l2_w0_n0_mux_dataout~2" as buffer
    Info: Detected gated clock "lpm_compare1:inst12|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|aneb_result_wire[0]~0" as buffer
    Info: Detected gated clock "CacheControlBlock:inst6|lpm_mux0:inst33|lpm_mux:lpm_mux_component|mux_tnc:auto_generated|l2_w1_n0_mux_dataout~2" as buffer
    Info: Detected gated clock "CacheControlBlock:inst4|lpm_mux0:inst33|lpm_mux:lpm_mux_component|mux_tnc:auto_generated|l2_w0_n0_mux_dataout~2" as buffer
    Info: Detected gated clock "lpm_compare1:inst14|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|aneb_result_wire[0]~0" as buffer
    Info: Detected gated clock "CacheControlBlock:inst4|lpm_mux0:inst33|lpm_mux:lpm_mux_component|mux_tnc:auto_generated|l2_w1_n0_mux_dataout~2" as buffer
    Info: Detected gated clock "CacheControlBlock:inst5|lpm_mux0:inst33|lpm_mux:lpm_mux_component|mux_tnc:auto_generated|l2_w0_n0_mux_dataout~2" as buffer
    Info: Detected gated clock "CacheControlBlock:inst5|lpm_mux0:inst33|lpm_mux:lpm_mux_component|mux_tnc:auto_generated|l2_w1_n0_mux_dataout~2" as buffer
    Info: Detected gated clock "lpm_compare1:inst15|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|aneb_result_wire[0]~0" as buffer
    Info: Detected gated clock "CacheControlBlock:inst10|lpm_mux2:inst46|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l2_w0_n0_mux_dataout~2" as buffer
    Info: Detected gated clock "CacheControlBlock:inst6|lpm_mux2:inst46|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l2_w0_n0_mux_dataout~2" as buffer
    Info: Detected gated clock "ComparatorGetMax:inst11|lpm_mux4:inst2|lpm_mux:lpm_mux_component|mux_94e:auto_generated|l1_w4_n0_mux_dataout~0" as buffer
    Info: Detected gated clock "ComparatorGetMax:inst11|lpm_compare0:inst7|lpm_compare:lpm_compare_component|cmpr_mlg:auto_generated|op_1~0" as buffer
    Info: Detected gated clock "ComparatorGetMax:inst11|lpm_mux4:inst1|lpm_mux:lpm_mux_component|mux_94e:auto_generated|l1_w4_n0_mux_dataout~0" as buffer
    Info: Detected gated clock "lpm_mux3:inst23|lpm_mux:lpm_mux_component|mux_34e:auto_generated|l1_w0_n0_mux_dataout~0" as buffer
    Info: Detected gated clock "CacheControlBlock:inst4|lpm_mux2:inst46|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l2_w0_n0_mux_dataout~2" as buffer
    Info: Detected gated clock "CacheControlBlock:inst5|lpm_mux2:inst46|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l2_w0_n0_mux_dataout~2" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[5]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[4]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[6]" as buffer
    Info: Detected gated clock "lpm_compare1:inst13|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|aneb_result_wire[0]~1" as buffer
    Info: Detected gated clock "lpm_compare1:inst12|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|aneb_result_wire[0]~1" as buffer
    Info: Detected gated clock "lpm_compare1:inst14|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|aneb_result_wire[0]~1" as buffer
    Info: Detected gated clock "lpm_compare1:inst15|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|aneb_result_wire[0]~1" as buffer
    Info: Detected gated clock "lpm_mux3:inst23|lpm_mux:lpm_mux_component|mux_34e:auto_generated|l1_w1_n0_mux_dataout~0" as buffer
    Info: Detected gated clock "lpm_mux2:inst20|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l2_w0_n0_mux_dataout~0" as buffer
    Info: Detected gated clock "CacheControlBlock:inst4|AndNotForBusLines:inst49|inst1~0" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[3]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[2]" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0]" as buffer
    Info: Detected gated clock "CacheControlBlock:inst6|lpm_decode0:inst24|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode1w[2]~0" as buffer
    Info: Detected gated clock "inst33" as buffer
    Info: Detected gated clock "CacheControlBlock:inst4|AndNotForBusLines:inst49|inst1" as buffer
    Info: Detected ripple clock "CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1]" as buffer
Info: Can't find any paths of type Clock between source node "address_in[5]" and destination node "CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0]"
Info: Clock "address_in[5]" has Internal fmax of 46.95 MHz between source register "CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0]" and destination register "CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]" (period= 21.3 ns)
    Info: + Longest register to register delay is 0.953 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y15_N5; Fanout = 4; REG Node = 'CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0]'
        Info: 2: + IC(0.212 ns) + CELL(0.309 ns) = 0.521 ns; Loc. = LCCOMB_X19_Y15_N16; Fanout = 2; COMB Node = 'CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|counter_comb_bita0~COUT'
        Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 0.556 ns; Loc. = LCCOMB_X19_Y15_N18; Fanout = 2; COMB Node = 'CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|counter_comb_bita1~COUT'
        Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 0.591 ns; Loc. = LCCOMB_X19_Y15_N20; Fanout = 2; COMB Node = 'CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|counter_comb_bita2~COUT'
        Info: 5: + IC(0.000 ns) + CELL(0.035 ns) = 0.626 ns; Loc. = LCCOMB_X19_Y15_N22; Fanout = 2; COMB Node = 'CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|counter_comb_bita3~COUT'
        Info: 6: + IC(0.000 ns) + CELL(0.035 ns) = 0.661 ns; Loc. = LCCOMB_X19_Y15_N24; Fanout = 2; COMB Node = 'CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|counter_comb_bita4~COUT'
        Info: 7: + IC(0.000 ns) + CELL(0.035 ns) = 0.696 ns; Loc. = LCCOMB_X19_Y15_N26; Fanout = 2; COMB Node = 'CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|counter_comb_bita5~COUT'
        Info: 8: + IC(0.000 ns) + CELL(0.035 ns) = 0.731 ns; Loc. = LCCOMB_X19_Y15_N28; Fanout = 1; COMB Node = 'CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|counter_comb_bita6~COUT'
        Info: 9: + IC(0.000 ns) + CELL(0.125 ns) = 0.856 ns; Loc. = LCCOMB_X19_Y15_N30; Fanout = 1; COMB Node = 'CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|counter_comb_bita7'
        Info: 10: + IC(0.000 ns) + CELL(0.097 ns) = 0.953 ns; Loc. = LCFF_X19_Y15_N31; Fanout = 3; REG Node = 'CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]'
        Info: Total cell delay = 0.741 ns ( 77.75 % )
        Info: Total interconnect delay = 0.212 ns ( 22.25 % )
    Info: - Smallest clock skew is -20.163 ns
        Info: + Shortest clock path from clock "address_in[5]" to destination register is 4.677 ns
            Info: 1: + IC(0.000 ns) + CELL(0.837 ns) = 0.837 ns; Loc. = PIN_W13; Fanout = 22; CLK Node = 'address_in[5]'
            Info: 2: + IC(1.325 ns) + CELL(0.053 ns) = 2.215 ns; Loc. = LCCOMB_X14_Y16_N30; Fanout = 1; COMB Node = 'lpm_compare1:inst13|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|aneb_result_wire[0]~0'
            Info: 3: + IC(0.196 ns) + CELL(0.053 ns) = 2.464 ns; Loc. = LCCOMB_X14_Y16_N14; Fanout = 2; COMB Node = 'lpm_compare1:inst13|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|aneb_result_wire[0]~1'
            Info: 4: + IC(0.212 ns) + CELL(0.053 ns) = 2.729 ns; Loc. = LCCOMB_X14_Y16_N4; Fanout = 51; COMB Node = 'inst105'
            Info: 5: + IC(1.053 ns) + CELL(0.053 ns) = 3.835 ns; Loc. = LCCOMB_X19_Y15_N0; Fanout = 3; COMB Node = 'CacheControlBlock:inst4|inst8'
            Info: 6: + IC(0.224 ns) + CELL(0.618 ns) = 4.677 ns; Loc. = LCFF_X19_Y15_N31; Fanout = 3; REG Node = 'CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]'
            Info: Total cell delay = 1.667 ns ( 35.64 % )
            Info: Total interconnect delay = 3.010 ns ( 64.36 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Micro setup delay of destination is 0.090 ns
Info: Can't find any paths of type Clock between source node "address_in[6]" and destination node "CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0]"
Info: Clock "address_in[6]" has Internal fmax of 47.05 MHz between source register "CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0]" and destination register "CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]" (period= 21.254 ns)
    Info: + Longest register to register delay is 0.953 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y15_N5; Fanout = 4; REG Node = 'CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0]'
        Info: 2: + IC(0.212 ns) + CELL(0.309 ns) = 0.521 ns; Loc. = LCCOMB_X19_Y15_N16; Fanout = 2; COMB Node = 'CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|counter_comb_bita0~COUT'
        Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 0.556 ns; Loc. = LCCOMB_X19_Y15_N18; Fanout = 2; COMB Node = 'CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|counter_comb_bita1~COUT'
        Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 0.591 ns; Loc. = LCCOMB_X19_Y15_N20; Fanout = 2; COMB Node = 'CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|counter_comb_bita2~COUT'
        Info: 5: + IC(0.000 ns) + CELL(0.035 ns) = 0.626 ns; Loc. = LCCOMB_X19_Y15_N22; Fanout = 2; COMB Node = 'CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|counter_comb_bita3~COUT'
        Info: 6: + IC(0.000 ns) + CELL(0.035 ns) = 0.661 ns; Loc. = LCCOMB_X19_Y15_N24; Fanout = 2; COMB Node = 'CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|counter_comb_bita4~COUT'
        Info: 7: + IC(0.000 ns) + CELL(0.035 ns) = 0.696 ns; Loc. = LCCOMB_X19_Y15_N26; Fanout = 2; COMB Node = 'CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|counter_comb_bita5~COUT'
        Info: 8: + IC(0.000 ns) + CELL(0.035 ns) = 0.731 ns; Loc. = LCCOMB_X19_Y15_N28; Fanout = 1; COMB Node = 'CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|counter_comb_bita6~COUT'
        Info: 9: + IC(0.000 ns) + CELL(0.125 ns) = 0.856 ns; Loc. = LCCOMB_X19_Y15_N30; Fanout = 1; COMB Node = 'CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|counter_comb_bita7'
        Info: 10: + IC(0.000 ns) + CELL(0.097 ns) = 0.953 ns; Loc. = LCFF_X19_Y15_N31; Fanout = 3; REG Node = 'CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]'
        Info: Total cell delay = 0.741 ns ( 77.75 % )
        Info: Total interconnect delay = 0.212 ns ( 22.25 % )
    Info: - Smallest clock skew is -20.117 ns
        Info: + Shortest clock path from clock "address_in[6]" to destination register is 4.715 ns
            Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_C16; Fanout = 22; CLK Node = 'address_in[6]'
            Info: 2: + IC(1.171 ns) + CELL(0.225 ns) = 2.253 ns; Loc. = LCCOMB_X14_Y16_N30; Fanout = 1; COMB Node = 'lpm_compare1:inst13|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|aneb_result_wire[0]~0'
            Info: 3: + IC(0.196 ns) + CELL(0.053 ns) = 2.502 ns; Loc. = LCCOMB_X14_Y16_N14; Fanout = 2; COMB Node = 'lpm_compare1:inst13|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|aneb_result_wire[0]~1'
            Info: 4: + IC(0.212 ns) + CELL(0.053 ns) = 2.767 ns; Loc. = LCCOMB_X14_Y16_N4; Fanout = 51; COMB Node = 'inst105'
            Info: 5: + IC(1.053 ns) + CELL(0.053 ns) = 3.873 ns; Loc. = LCCOMB_X19_Y15_N0; Fanout = 3; COMB Node = 'CacheControlBlock:inst4|inst8'
            Info: 6: + IC(0.224 ns) + CELL(0.618 ns) = 4.715 ns; Loc. = LCFF_X19_Y15_N31; Fanout = 3; REG Node = 'CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]'
            Info: Total cell delay = 1.859 ns ( 39.43 % )
            Info: Total interconnect delay = 2.856 ns ( 60.57 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Micro setup delay of destination is 0.090 ns
Info: Can't find any paths of type Clock between source node "address_in[2]" and destination node "CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0]"
Info: Clock "address_in[2]" has Internal fmax of 27.31 MHz between source register "CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0]" and destination register "CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]" (period= 36.612 ns)
    Info: + Longest register to register delay is 0.953 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y15_N5; Fanout = 4; REG Node = 'CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0]'
        Info: 2: + IC(0.212 ns) + CELL(0.309 ns) = 0.521 ns; Loc. = LCCOMB_X19_Y15_N16; Fanout = 2; COMB Node = 'CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|counter_comb_bita0~COUT'
        Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 0.556 ns; Loc. = LCCOMB_X19_Y15_N18; Fanout = 2; COMB Node = 'CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|counter_comb_bita1~COUT'
        Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 0.591 ns; Loc. = LCCOMB_X19_Y15_N20; Fanout = 2; COMB Node = 'CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|counter_comb_bita2~COUT'
        Info: 5: + IC(0.000 ns) + CELL(0.035 ns) = 0.626 ns; Loc. = LCCOMB_X19_Y15_N22; Fanout = 2; COMB Node = 'CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|counter_comb_bita3~COUT'
        Info: 6: + IC(0.000 ns) + CELL(0.035 ns) = 0.661 ns; Loc. = LCCOMB_X19_Y15_N24; Fanout = 2; COMB Node = 'CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|counter_comb_bita4~COUT'
        Info: 7: + IC(0.000 ns) + CELL(0.035 ns) = 0.696 ns; Loc. = LCCOMB_X19_Y15_N26; Fanout = 2; COMB Node = 'CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|counter_comb_bita5~COUT'
        Info: 8: + IC(0.000 ns) + CELL(0.035 ns) = 0.731 ns; Loc. = LCCOMB_X19_Y15_N28; Fanout = 1; COMB Node = 'CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|counter_comb_bita6~COUT'
        Info: 9: + IC(0.000 ns) + CELL(0.125 ns) = 0.856 ns; Loc. = LCCOMB_X19_Y15_N30; Fanout = 1; COMB Node = 'CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|counter_comb_bita7'
        Info: 10: + IC(0.000 ns) + CELL(0.097 ns) = 0.953 ns; Loc. = LCFF_X19_Y15_N31; Fanout = 3; REG Node = 'CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]'
        Info: Total cell delay = 0.741 ns ( 77.75 % )
        Info: Total interconnect delay = 0.212 ns ( 22.25 % )
    Info: - Smallest clock skew is -35.475 ns
        Info: + Shortest clock path from clock "address_in[2]" to destination register is 3.986 ns
            Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M21; Fanout = 59; CLK Node = 'address_in[2]'
            Info: 2: + IC(1.294 ns) + CELL(0.225 ns) = 2.383 ns; Loc. = LCCOMB_X15_Y15_N22; Fanout = 14; COMB Node = 'CacheControlBlock:inst6|lpm_decode0:inst24|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode1w[2]~0'
            Info: 3: + IC(0.536 ns) + CELL(0.225 ns) = 3.144 ns; Loc. = LCCOMB_X19_Y15_N0; Fanout = 3; COMB Node = 'CacheControlBlock:inst4|inst8'
            Info: 4: + IC(0.224 ns) + CELL(0.618 ns) = 3.986 ns; Loc. = LCFF_X19_Y15_N31; Fanout = 3; REG Node = 'CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]'
            Info: Total cell delay = 1.932 ns ( 48.47 % )
            Info: Total interconnect delay = 2.054 ns ( 51.53 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Micro setup delay of destination is 0.090 ns
Info: Can't find any paths of type Clock between source node "address_in[1]" and destination node "CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0]"
Info: Clock "address_in[1]" has Internal fmax of 27.37 MHz between source register "CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0]" and destination register "CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]" (period= 36.543 ns)
    Info: + Longest register to register delay is 0.953 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y15_N5; Fanout = 4; REG Node = 'CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0]'
        Info: 2: + IC(0.212 ns) + CELL(0.309 ns) = 0.521 ns; Loc. = LCCOMB_X19_Y15_N16; Fanout = 2; COMB Node = 'CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|counter_comb_bita0~COUT'
        Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 0.556 ns; Loc. = LCCOMB_X19_Y15_N18; Fanout = 2; COMB Node = 'CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|counter_comb_bita1~COUT'
        Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 0.591 ns; Loc. = LCCOMB_X19_Y15_N20; Fanout = 2; COMB Node = 'CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|counter_comb_bita2~COUT'
        Info: 5: + IC(0.000 ns) + CELL(0.035 ns) = 0.626 ns; Loc. = LCCOMB_X19_Y15_N22; Fanout = 2; COMB Node = 'CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|counter_comb_bita3~COUT'
        Info: 6: + IC(0.000 ns) + CELL(0.035 ns) = 0.661 ns; Loc. = LCCOMB_X19_Y15_N24; Fanout = 2; COMB Node = 'CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|counter_comb_bita4~COUT'
        Info: 7: + IC(0.000 ns) + CELL(0.035 ns) = 0.696 ns; Loc. = LCCOMB_X19_Y15_N26; Fanout = 2; COMB Node = 'CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|counter_comb_bita5~COUT'
        Info: 8: + IC(0.000 ns) + CELL(0.035 ns) = 0.731 ns; Loc. = LCCOMB_X19_Y15_N28; Fanout = 1; COMB Node = 'CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|counter_comb_bita6~COUT'
        Info: 9: + IC(0.000 ns) + CELL(0.125 ns) = 0.856 ns; Loc. = LCCOMB_X19_Y15_N30; Fanout = 1; COMB Node = 'CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|counter_comb_bita7'
        Info: 10: + IC(0.000 ns) + CELL(0.097 ns) = 0.953 ns; Loc. = LCFF_X19_Y15_N31; Fanout = 3; REG Node = 'CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]'
        Info: Total cell delay = 0.741 ns ( 77.75 % )
        Info: Total interconnect delay = 0.212 ns ( 22.25 % )
    Info: - Smallest clock skew is -35.406 ns
        Info: + Shortest clock path from clock "address_in[1]" to destination register is 3.959 ns
            Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M20; Fanout = 112; CLK Node = 'address_in[1]'
            Info: 2: + IC(1.439 ns) + CELL(0.053 ns) = 2.356 ns; Loc. = LCCOMB_X15_Y15_N22; Fanout = 14; COMB Node = 'CacheControlBlock:inst6|lpm_decode0:inst24|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode1w[2]~0'
            Info: 3: + IC(0.536 ns) + CELL(0.225 ns) = 3.117 ns; Loc. = LCCOMB_X19_Y15_N0; Fanout = 3; COMB Node = 'CacheControlBlock:inst4|inst8'
            Info: 4: + IC(0.224 ns) + CELL(0.618 ns) = 3.959 ns; Loc. = LCFF_X19_Y15_N31; Fanout = 3; REG Node = 'CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]'
            Info: Total cell delay = 1.760 ns ( 44.46 % )
            Info: Total interconnect delay = 2.199 ns ( 55.54 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Micro setup delay of destination is 0.090 ns
Info: Can't find any paths of type Clock between source node "write" and destination node "CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0]"
Info: Clock "write" has Internal fmax of 27.57 MHz between source register "CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0]" and destination register "CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]" (period= 36.276 ns)
    Info: + Longest register to register delay is 0.953 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y15_N5; Fanout = 4; REG Node = 'CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0]'
        Info: 2: + IC(0.212 ns) + CELL(0.309 ns) = 0.521 ns; Loc. = LCCOMB_X19_Y15_N16; Fanout = 2; COMB Node = 'CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|counter_comb_bita0~COUT'
        Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 0.556 ns; Loc. = LCCOMB_X19_Y15_N18; Fanout = 2; COMB Node = 'CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|counter_comb_bita1~COUT'
        Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 0.591 ns; Loc. = LCCOMB_X19_Y15_N20; Fanout = 2; COMB Node = 'CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|counter_comb_bita2~COUT'
        Info: 5: + IC(0.000 ns) + CELL(0.035 ns) = 0.626 ns; Loc. = LCCOMB_X19_Y15_N22; Fanout = 2; COMB Node = 'CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|counter_comb_bita3~COUT'
        Info: 6: + IC(0.000 ns) + CELL(0.035 ns) = 0.661 ns; Loc. = LCCOMB_X19_Y15_N24; Fanout = 2; COMB Node = 'CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|counter_comb_bita4~COUT'
        Info: 7: + IC(0.000 ns) + CELL(0.035 ns) = 0.696 ns; Loc. = LCCOMB_X19_Y15_N26; Fanout = 2; COMB Node = 'CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|counter_comb_bita5~COUT'
        Info: 8: + IC(0.000 ns) + CELL(0.035 ns) = 0.731 ns; Loc. = LCCOMB_X19_Y15_N28; Fanout = 1; COMB Node = 'CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|counter_comb_bita6~COUT'
        Info: 9: + IC(0.000 ns) + CELL(0.125 ns) = 0.856 ns; Loc. = LCCOMB_X19_Y15_N30; Fanout = 1; COMB Node = 'CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|counter_comb_bita7'
        Info: 10: + IC(0.000 ns) + CELL(0.097 ns) = 0.953 ns; Loc. = LCFF_X19_Y15_N31; Fanout = 3; REG Node = 'CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]'
        Info: Total cell delay = 0.741 ns ( 77.75 % )
        Info: Total interconnect delay = 0.212 ns ( 22.25 % )
    Info: - Smallest clock skew is -35.139 ns
        Info: + Shortest clock path from clock "write" to destination register is 3.993 ns
            Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_L21; Fanout = 6; CLK Node = 'write'
            Info: 2: + IC(1.131 ns) + CELL(0.053 ns) = 2.048 ns; Loc. = LCCOMB_X14_Y14_N30; Fanout = 26; COMB Node = 'inst33'
            Info: 3: + IC(0.875 ns) + CELL(0.228 ns) = 3.151 ns; Loc. = LCCOMB_X19_Y15_N0; Fanout = 3; COMB Node = 'CacheControlBlock:inst4|inst8'
            Info: 4: + IC(0.224 ns) + CELL(0.618 ns) = 3.993 ns; Loc. = LCFF_X19_Y15_N31; Fanout = 3; REG Node = 'CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]'
            Info: Total cell delay = 1.763 ns ( 44.15 % )
            Info: Total interconnect delay = 2.230 ns ( 55.85 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Micro setup delay of destination is 0.090 ns
Info: Can't find any paths of type Clock between source node "read" and destination node "CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0]"
Info: Clock "read" has Internal fmax of 27.57 MHz between source register "CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0]" and destination register "CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]" (period= 36.276 ns)
    Info: + Longest register to register delay is 0.953 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y15_N5; Fanout = 4; REG Node = 'CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0]'
        Info: 2: + IC(0.212 ns) + CELL(0.309 ns) = 0.521 ns; Loc. = LCCOMB_X19_Y15_N16; Fanout = 2; COMB Node = 'CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|counter_comb_bita0~COUT'
        Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 0.556 ns; Loc. = LCCOMB_X19_Y15_N18; Fanout = 2; COMB Node = 'CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|counter_comb_bita1~COUT'
        Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 0.591 ns; Loc. = LCCOMB_X19_Y15_N20; Fanout = 2; COMB Node = 'CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|counter_comb_bita2~COUT'
        Info: 5: + IC(0.000 ns) + CELL(0.035 ns) = 0.626 ns; Loc. = LCCOMB_X19_Y15_N22; Fanout = 2; COMB Node = 'CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|counter_comb_bita3~COUT'
        Info: 6: + IC(0.000 ns) + CELL(0.035 ns) = 0.661 ns; Loc. = LCCOMB_X19_Y15_N24; Fanout = 2; COMB Node = 'CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|counter_comb_bita4~COUT'
        Info: 7: + IC(0.000 ns) + CELL(0.035 ns) = 0.696 ns; Loc. = LCCOMB_X19_Y15_N26; Fanout = 2; COMB Node = 'CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|counter_comb_bita5~COUT'
        Info: 8: + IC(0.000 ns) + CELL(0.035 ns) = 0.731 ns; Loc. = LCCOMB_X19_Y15_N28; Fanout = 1; COMB Node = 'CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|counter_comb_bita6~COUT'
        Info: 9: + IC(0.000 ns) + CELL(0.125 ns) = 0.856 ns; Loc. = LCCOMB_X19_Y15_N30; Fanout = 1; COMB Node = 'CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|counter_comb_bita7'
        Info: 10: + IC(0.000 ns) + CELL(0.097 ns) = 0.953 ns; Loc. = LCFF_X19_Y15_N31; Fanout = 3; REG Node = 'CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]'
        Info: Total cell delay = 0.741 ns ( 77.75 % )
        Info: Total interconnect delay = 0.212 ns ( 22.25 % )
    Info: - Smallest clock skew is -35.139 ns
        Info: + Shortest clock path from clock "read" to destination register is 4.274 ns
            Info: 1: + IC(0.000 ns) + CELL(0.847 ns) = 0.847 ns; Loc. = PIN_AA15; Fanout = 2; CLK Node = 'read'
            Info: 2: + IC(1.257 ns) + CELL(0.225 ns) = 2.329 ns; Loc. = LCCOMB_X14_Y14_N30; Fanout = 26; COMB Node = 'inst33'
            Info: 3: + IC(0.875 ns) + CELL(0.228 ns) = 3.432 ns; Loc. = LCCOMB_X19_Y15_N0; Fanout = 3; COMB Node = 'CacheControlBlock:inst4|inst8'
            Info: 4: + IC(0.224 ns) + CELL(0.618 ns) = 4.274 ns; Loc. = LCFF_X19_Y15_N31; Fanout = 3; REG Node = 'CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]'
            Info: Total cell delay = 1.918 ns ( 44.88 % )
            Info: Total interconnect delay = 2.356 ns ( 55.12 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Micro setup delay of destination is 0.090 ns
Info: Can't find any paths of type Clock between source node "clk" and destination node "inst48"
Info: Clock "clk" has Internal fmax of 37.67 MHz between source register "inst48" and destination register "lpm_counter2:inst35|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[1]" (period= 26.543 ns)
    Info: + Longest register to register delay is 0.980 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X13_Y14_N17; Fanout = 11; REG Node = 'inst48'
        Info: 2: + IC(0.234 ns) + CELL(0.746 ns) = 0.980 ns; Loc. = LCFF_X13_Y14_N3; Fanout = 5; REG Node = 'lpm_counter2:inst35|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[1]'
        Info: Total cell delay = 0.746 ns ( 76.12 % )
        Info: Total interconnect delay = 0.234 ns ( 23.88 % )
    Info: - Smallest clock skew is -25.379 ns
        Info: + Shortest clock path from clock "clk" to destination register is 2.654 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 12; CLK Node = 'clk'
            Info: 2: + IC(1.182 ns) + CELL(0.618 ns) = 2.654 ns; Loc. = LCFF_X13_Y14_N3; Fanout = 5; REG Node = 'lpm_counter2:inst35|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[1]'
            Info: Total cell delay = 1.472 ns ( 55.46 % )
            Info: Total interconnect delay = 1.182 ns ( 44.54 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Micro setup delay of destination is 0.090 ns
Info: Can't find any paths of type Clock between source node "address_in[4]" and destination node "CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0]"
Info: Clock "address_in[4]" has Internal fmax of 48.07 MHz between source register "CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0]" and destination register "CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]" (period= 20.805 ns)
    Info: + Longest register to register delay is 0.953 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y15_N5; Fanout = 4; REG Node = 'CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0]'
        Info: 2: + IC(0.212 ns) + CELL(0.309 ns) = 0.521 ns; Loc. = LCCOMB_X19_Y15_N16; Fanout = 2; COMB Node = 'CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|counter_comb_bita0~COUT'
        Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 0.556 ns; Loc. = LCCOMB_X19_Y15_N18; Fanout = 2; COMB Node = 'CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|counter_comb_bita1~COUT'
        Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 0.591 ns; Loc. = LCCOMB_X19_Y15_N20; Fanout = 2; COMB Node = 'CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|counter_comb_bita2~COUT'
        Info: 5: + IC(0.000 ns) + CELL(0.035 ns) = 0.626 ns; Loc. = LCCOMB_X19_Y15_N22; Fanout = 2; COMB Node = 'CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|counter_comb_bita3~COUT'
        Info: 6: + IC(0.000 ns) + CELL(0.035 ns) = 0.661 ns; Loc. = LCCOMB_X19_Y15_N24; Fanout = 2; COMB Node = 'CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|counter_comb_bita4~COUT'
        Info: 7: + IC(0.000 ns) + CELL(0.035 ns) = 0.696 ns; Loc. = LCCOMB_X19_Y15_N26; Fanout = 2; COMB Node = 'CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|counter_comb_bita5~COUT'
        Info: 8: + IC(0.000 ns) + CELL(0.035 ns) = 0.731 ns; Loc. = LCCOMB_X19_Y15_N28; Fanout = 1; COMB Node = 'CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|counter_comb_bita6~COUT'
        Info: 9: + IC(0.000 ns) + CELL(0.125 ns) = 0.856 ns; Loc. = LCCOMB_X19_Y15_N30; Fanout = 1; COMB Node = 'CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|counter_comb_bita7'
        Info: 10: + IC(0.000 ns) + CELL(0.097 ns) = 0.953 ns; Loc. = LCFF_X19_Y15_N31; Fanout = 3; REG Node = 'CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]'
        Info: Total cell delay = 0.741 ns ( 77.75 % )
        Info: Total interconnect delay = 0.212 ns ( 22.25 % )
    Info: - Smallest clock skew is -19.668 ns
        Info: + Shortest clock path from clock "address_in[4]" to destination register is 4.853 ns
            Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_Y17; Fanout = 22; CLK Node = 'address_in[4]'
            Info: 2: + IC(1.437 ns) + CELL(0.346 ns) = 2.640 ns; Loc. = LCCOMB_X14_Y16_N14; Fanout = 2; COMB Node = 'lpm_compare1:inst13|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|aneb_result_wire[0]~1'
            Info: 3: + IC(0.212 ns) + CELL(0.053 ns) = 2.905 ns; Loc. = LCCOMB_X14_Y16_N4; Fanout = 51; COMB Node = 'inst105'
            Info: 4: + IC(1.053 ns) + CELL(0.053 ns) = 4.011 ns; Loc. = LCCOMB_X19_Y15_N0; Fanout = 3; COMB Node = 'CacheControlBlock:inst4|inst8'
            Info: 5: + IC(0.224 ns) + CELL(0.618 ns) = 4.853 ns; Loc. = LCFF_X19_Y15_N31; Fanout = 3; REG Node = 'CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]'
            Info: Total cell delay = 1.927 ns ( 39.71 % )
            Info: Total interconnect delay = 2.926 ns ( 60.29 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Micro setup delay of destination is 0.090 ns
Info: Can't find any paths of type Clock between source node "address_in[3]" and destination node "CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0]"
Info: Clock "address_in[3]" has Internal fmax of 47.72 MHz between source register "CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0]" and destination register "CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]" (period= 20.956 ns)
    Info: + Longest register to register delay is 0.953 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y15_N5; Fanout = 4; REG Node = 'CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[0]'
        Info: 2: + IC(0.212 ns) + CELL(0.309 ns) = 0.521 ns; Loc. = LCCOMB_X19_Y15_N16; Fanout = 2; COMB Node = 'CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|counter_comb_bita0~COUT'
        Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 0.556 ns; Loc. = LCCOMB_X19_Y15_N18; Fanout = 2; COMB Node = 'CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|counter_comb_bita1~COUT'
        Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 0.591 ns; Loc. = LCCOMB_X19_Y15_N20; Fanout = 2; COMB Node = 'CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|counter_comb_bita2~COUT'
        Info: 5: + IC(0.000 ns) + CELL(0.035 ns) = 0.626 ns; Loc. = LCCOMB_X19_Y15_N22; Fanout = 2; COMB Node = 'CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|counter_comb_bita3~COUT'
        Info: 6: + IC(0.000 ns) + CELL(0.035 ns) = 0.661 ns; Loc. = LCCOMB_X19_Y15_N24; Fanout = 2; COMB Node = 'CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|counter_comb_bita4~COUT'
        Info: 7: + IC(0.000 ns) + CELL(0.035 ns) = 0.696 ns; Loc. = LCCOMB_X19_Y15_N26; Fanout = 2; COMB Node = 'CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|counter_comb_bita5~COUT'
        Info: 8: + IC(0.000 ns) + CELL(0.035 ns) = 0.731 ns; Loc. = LCCOMB_X19_Y15_N28; Fanout = 1; COMB Node = 'CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|counter_comb_bita6~COUT'
        Info: 9: + IC(0.000 ns) + CELL(0.125 ns) = 0.856 ns; Loc. = LCCOMB_X19_Y15_N30; Fanout = 1; COMB Node = 'CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|counter_comb_bita7'
        Info: 10: + IC(0.000 ns) + CELL(0.097 ns) = 0.953 ns; Loc. = LCFF_X19_Y15_N31; Fanout = 3; REG Node = 'CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]'
        Info: Total cell delay = 0.741 ns ( 77.75 % )
        Info: Total interconnect delay = 0.212 ns ( 22.25 % )
    Info: - Smallest clock skew is -19.819 ns
        Info: + Shortest clock path from clock "address_in[3]" to destination register is 4.626 ns
            Info: 1: + IC(0.000 ns) + CELL(0.807 ns) = 0.807 ns; Loc. = PIN_G13; Fanout = 22; CLK Node = 'address_in[3]'
            Info: 2: + IC(1.240 ns) + CELL(0.366 ns) = 2.413 ns; Loc. = LCCOMB_X14_Y16_N14; Fanout = 2; COMB Node = 'lpm_compare1:inst13|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|aneb_result_wire[0]~1'
            Info: 3: + IC(0.212 ns) + CELL(0.053 ns) = 2.678 ns; Loc. = LCCOMB_X14_Y16_N4; Fanout = 51; COMB Node = 'inst105'
            Info: 4: + IC(1.053 ns) + CELL(0.053 ns) = 3.784 ns; Loc. = LCCOMB_X19_Y15_N0; Fanout = 3; COMB Node = 'CacheControlBlock:inst4|inst8'
            Info: 5: + IC(0.224 ns) + CELL(0.618 ns) = 4.626 ns; Loc. = LCFF_X19_Y15_N31; Fanout = 3; REG Node = 'CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[7]'
            Info: Total cell delay = 1.897 ns ( 41.01 % )
            Info: Total interconnect delay = 2.729 ns ( 58.99 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Micro setup delay of destination is 0.090 ns
Warning: Circuit may not operate. Detected 41 non-operational path(s) clocked by clock "address_in[5]" with clock skew larger than data delay. See Compilation Report for details.
Info: Can't find any paths of type Clock between source node "address_in[5]" and destination node "inst36"
Info: Found hold time violation between source  pin or register "inst36" and destination pin or register "inst36" for clock "address_in[5]" (Hold time is 17.441 ns)
    Info: + Largest clock skew is 17.874 ns
        Info: - Shortest clock path from clock "address_in[5]" to source register is 4.884 ns
            Info: 1: + IC(0.000 ns) + CELL(0.837 ns) = 0.837 ns; Loc. = PIN_W13; Fanout = 22; CLK Node = 'address_in[5]'
            Info: 2: + IC(1.325 ns) + CELL(0.053 ns) = 2.215 ns; Loc. = LCCOMB_X14_Y16_N30; Fanout = 1; COMB Node = 'lpm_compare1:inst13|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|aneb_result_wire[0]~0'
            Info: 3: + IC(0.196 ns) + CELL(0.053 ns) = 2.464 ns; Loc. = LCCOMB_X14_Y16_N14; Fanout = 2; COMB Node = 'lpm_compare1:inst13|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|aneb_result_wire[0]~1'
            Info: 4: + IC(0.212 ns) + CELL(0.053 ns) = 2.729 ns; Loc. = LCCOMB_X14_Y16_N4; Fanout = 51; COMB Node = 'inst105'
            Info: 5: + IC(0.821 ns) + CELL(0.228 ns) = 3.778 ns; Loc. = LCCOMB_X14_Y14_N20; Fanout = 2; COMB Node = 'inst46'
            Info: 6: + IC(0.219 ns) + CELL(0.053 ns) = 4.050 ns; Loc. = LCCOMB_X14_Y14_N8; Fanout = 1; COMB Node = 'inst53'
            Info: 7: + IC(0.216 ns) + CELL(0.618 ns) = 4.884 ns; Loc. = LCFF_X14_Y14_N19; Fanout = 11; REG Node = 'inst36'
            Info: Total cell delay = 1.895 ns ( 38.80 % )
            Info: Total interconnect delay = 2.989 ns ( 61.20 % )
    Info: - Micro clock to output delay of source is 0.094 ns
    Info: - Shortest register to register delay is 0.488 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X14_Y14_N19; Fanout = 11; REG Node = 'inst36'
        Info: 2: + IC(0.000 ns) + CELL(0.333 ns) = 0.333 ns; Loc. = LCCOMB_X14_Y14_N18; Fanout = 1; COMB Node = 'inst36~0'
        Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.488 ns; Loc. = LCFF_X14_Y14_N19; Fanout = 11; REG Node = 'inst36'
        Info: Total cell delay = 0.488 ns ( 100.00 % )
    Info: + Micro hold delay of destination is 0.149 ns
Warning: Circuit may not operate. Detected 57 non-operational path(s) clocked by clock "address_in[6]" with clock skew larger than data delay. See Compilation Report for details.
Info: Can't find any paths of type Clock between source node "address_in[6]" and destination node "inst36"
Info: Found hold time violation between source  pin or register "inst36" and destination pin or register "inst36" for clock "address_in[6]" (Hold time is 17.395 ns)
    Info: + Largest clock skew is 17.828 ns
        Info: - Shortest clock path from clock "address_in[6]" to source register is 4.922 ns
            Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_C16; Fanout = 22; CLK Node = 'address_in[6]'
            Info: 2: + IC(1.171 ns) + CELL(0.225 ns) = 2.253 ns; Loc. = LCCOMB_X14_Y16_N30; Fanout = 1; COMB Node = 'lpm_compare1:inst13|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|aneb_result_wire[0]~0'
            Info: 3: + IC(0.196 ns) + CELL(0.053 ns) = 2.502 ns; Loc. = LCCOMB_X14_Y16_N14; Fanout = 2; COMB Node = 'lpm_compare1:inst13|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|aneb_result_wire[0]~1'
            Info: 4: + IC(0.212 ns) + CELL(0.053 ns) = 2.767 ns; Loc. = LCCOMB_X14_Y16_N4; Fanout = 51; COMB Node = 'inst105'
            Info: 5: + IC(0.821 ns) + CELL(0.228 ns) = 3.816 ns; Loc. = LCCOMB_X14_Y14_N20; Fanout = 2; COMB Node = 'inst46'
            Info: 6: + IC(0.219 ns) + CELL(0.053 ns) = 4.088 ns; Loc. = LCCOMB_X14_Y14_N8; Fanout = 1; COMB Node = 'inst53'
            Info: 7: + IC(0.216 ns) + CELL(0.618 ns) = 4.922 ns; Loc. = LCFF_X14_Y14_N19; Fanout = 11; REG Node = 'inst36'
            Info: Total cell delay = 2.087 ns ( 42.40 % )
            Info: Total interconnect delay = 2.835 ns ( 57.60 % )
    Info: - Micro clock to output delay of source is 0.094 ns
    Info: - Shortest register to register delay is 0.488 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X14_Y14_N19; Fanout = 11; REG Node = 'inst36'
        Info: 2: + IC(0.000 ns) + CELL(0.333 ns) = 0.333 ns; Loc. = LCCOMB_X14_Y14_N18; Fanout = 1; COMB Node = 'inst36~0'
        Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.488 ns; Loc. = LCFF_X14_Y14_N19; Fanout = 11; REG Node = 'inst36'
        Info: Total cell delay = 0.488 ns ( 100.00 % )
    Info: + Micro hold delay of destination is 0.149 ns
Warning: Circuit may not operate. Detected 66 non-operational path(s) clocked by clock "address_in[2]" with clock skew larger than data delay. See Compilation Report for details.
Info: Can't find any paths of type Clock between source node "address_in[2]" and destination node "CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1]"
Info: Found hold time violation between source  pin or register "CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1]" and destination pin or register "CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1]" for clock "address_in[2]" (Hold time is 32.632 ns)
    Info: + Largest clock skew is 33.186 ns
        Info: - Shortest clock path from clock "address_in[2]" to source register is 6.275 ns
            Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M21; Fanout = 59; CLK Node = 'address_in[2]'
            Info: 2: + IC(1.294 ns) + CELL(0.225 ns) = 2.383 ns; Loc. = LCCOMB_X15_Y15_N22; Fanout = 14; COMB Node = 'CacheControlBlock:inst6|lpm_decode0:inst24|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode1w[2]~0'
            Info: 3: + IC(0.536 ns) + CELL(0.225 ns) = 3.144 ns; Loc. = LCCOMB_X19_Y15_N0; Fanout = 3; COMB Node = 'CacheControlBlock:inst4|inst8'
            Info: 4: + IC(1.843 ns) + CELL(0.000 ns) = 4.987 ns; Loc. = CLKCTRL_G11; Fanout = 6; COMB Node = 'CacheControlBlock:inst4|inst8~clkctrl'
            Info: 5: + IC(0.670 ns) + CELL(0.618 ns) = 6.275 ns; Loc. = LCFF_X19_Y15_N19; Fanout = 4; REG Node = 'CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1]'
            Info: Total cell delay = 1.932 ns ( 30.79 % )
            Info: Total interconnect delay = 4.343 ns ( 69.21 % )
    Info: - Micro clock to output delay of source is 0.094 ns
    Info: - Shortest register to register delay is 0.609 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y15_N19; Fanout = 4; REG Node = 'CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1]'
        Info: 2: + IC(0.000 ns) + CELL(0.512 ns) = 0.512 ns; Loc. = LCCOMB_X19_Y15_N18; Fanout = 1; COMB Node = 'CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|counter_comb_bita1'
        Info: 3: + IC(0.000 ns) + CELL(0.097 ns) = 0.609 ns; Loc. = LCFF_X19_Y15_N19; Fanout = 4; REG Node = 'CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1]'
        Info: Total cell delay = 0.609 ns ( 100.00 % )
    Info: + Micro hold delay of destination is 0.149 ns
Warning: Circuit may not operate. Detected 66 non-operational path(s) clocked by clock "address_in[1]" with clock skew larger than data delay. See Compilation Report for details.
Info: Can't find any paths of type Clock between source node "address_in[1]" and destination node "CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1]"
Info: Found hold time violation between source  pin or register "CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1]" and destination pin or register "CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1]" for clock "address_in[1]" (Hold time is 32.563 ns)
    Info: + Largest clock skew is 33.117 ns
        Info: - Shortest clock path from clock "address_in[1]" to source register is 6.248 ns
            Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M20; Fanout = 112; CLK Node = 'address_in[1]'
            Info: 2: + IC(1.439 ns) + CELL(0.053 ns) = 2.356 ns; Loc. = LCCOMB_X15_Y15_N22; Fanout = 14; COMB Node = 'CacheControlBlock:inst6|lpm_decode0:inst24|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode1w[2]~0'
            Info: 3: + IC(0.536 ns) + CELL(0.225 ns) = 3.117 ns; Loc. = LCCOMB_X19_Y15_N0; Fanout = 3; COMB Node = 'CacheControlBlock:inst4|inst8'
            Info: 4: + IC(1.843 ns) + CELL(0.000 ns) = 4.960 ns; Loc. = CLKCTRL_G11; Fanout = 6; COMB Node = 'CacheControlBlock:inst4|inst8~clkctrl'
            Info: 5: + IC(0.670 ns) + CELL(0.618 ns) = 6.248 ns; Loc. = LCFF_X19_Y15_N19; Fanout = 4; REG Node = 'CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1]'
            Info: Total cell delay = 1.760 ns ( 28.17 % )
            Info: Total interconnect delay = 4.488 ns ( 71.83 % )
    Info: - Micro clock to output delay of source is 0.094 ns
    Info: - Shortest register to register delay is 0.609 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y15_N19; Fanout = 4; REG Node = 'CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1]'
        Info: 2: + IC(0.000 ns) + CELL(0.512 ns) = 0.512 ns; Loc. = LCCOMB_X19_Y15_N18; Fanout = 1; COMB Node = 'CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|counter_comb_bita1'
        Info: 3: + IC(0.000 ns) + CELL(0.097 ns) = 0.609 ns; Loc. = LCFF_X19_Y15_N19; Fanout = 4; REG Node = 'CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1]'
        Info: Total cell delay = 0.609 ns ( 100.00 % )
    Info: + Micro hold delay of destination is 0.149 ns
Warning: Circuit may not operate. Detected 66 non-operational path(s) clocked by clock "write" with clock skew larger than data delay. See Compilation Report for details.
Info: Can't find any paths of type Clock between source node "write" and destination node "inst48"
Info: Found hold time violation between source  pin or register "inst48" and destination pin or register "inst48" for clock "write" (Hold time is 33.133 ns)
    Info: + Largest clock skew is 33.566 ns
        Info: - Shortest clock path from clock "write" to source register is 3.530 ns
            Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_L21; Fanout = 6; CLK Node = 'write'
            Info: 2: + IC(1.131 ns) + CELL(0.053 ns) = 2.048 ns; Loc. = LCCOMB_X14_Y14_N30; Fanout = 26; COMB Node = 'inst33'
            Info: 3: + IC(0.332 ns) + CELL(0.053 ns) = 2.433 ns; Loc. = LCCOMB_X13_Y14_N14; Fanout = 2; COMB Node = 'inst47'
            Info: 4: + IC(0.210 ns) + CELL(0.053 ns) = 2.696 ns; Loc. = LCCOMB_X13_Y14_N22; Fanout = 1; COMB Node = 'inst56'
            Info: 5: + IC(0.216 ns) + CELL(0.618 ns) = 3.530 ns; Loc. = LCFF_X13_Y14_N17; Fanout = 11; REG Node = 'inst48'
            Info: Total cell delay = 1.641 ns ( 46.49 % )
            Info: Total interconnect delay = 1.889 ns ( 53.51 % )
    Info: - Micro clock to output delay of source is 0.094 ns
    Info: - Shortest register to register delay is 0.488 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X13_Y14_N17; Fanout = 11; REG Node = 'inst48'
        Info: 2: + IC(0.000 ns) + CELL(0.333 ns) = 0.333 ns; Loc. = LCCOMB_X13_Y14_N16; Fanout = 1; COMB Node = 'inst48~0'
        Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.488 ns; Loc. = LCFF_X13_Y14_N17; Fanout = 11; REG Node = 'inst48'
        Info: Total cell delay = 0.488 ns ( 100.00 % )
    Info: + Micro hold delay of destination is 0.149 ns
Warning: Circuit may not operate. Detected 66 non-operational path(s) clocked by clock "read" with clock skew larger than data delay. See Compilation Report for details.
Info: Can't find any paths of type Clock between source node "read" and destination node "inst48"
Info: Found hold time violation between source  pin or register "inst48" and destination pin or register "inst48" for clock "read" (Hold time is 33.133 ns)
    Info: + Largest clock skew is 33.566 ns
        Info: - Shortest clock path from clock "read" to source register is 3.811 ns
            Info: 1: + IC(0.000 ns) + CELL(0.847 ns) = 0.847 ns; Loc. = PIN_AA15; Fanout = 2; CLK Node = 'read'
            Info: 2: + IC(1.257 ns) + CELL(0.225 ns) = 2.329 ns; Loc. = LCCOMB_X14_Y14_N30; Fanout = 26; COMB Node = 'inst33'
            Info: 3: + IC(0.332 ns) + CELL(0.053 ns) = 2.714 ns; Loc. = LCCOMB_X13_Y14_N14; Fanout = 2; COMB Node = 'inst47'
            Info: 4: + IC(0.210 ns) + CELL(0.053 ns) = 2.977 ns; Loc. = LCCOMB_X13_Y14_N22; Fanout = 1; COMB Node = 'inst56'
            Info: 5: + IC(0.216 ns) + CELL(0.618 ns) = 3.811 ns; Loc. = LCFF_X13_Y14_N17; Fanout = 11; REG Node = 'inst48'
            Info: Total cell delay = 1.796 ns ( 47.13 % )
            Info: Total interconnect delay = 2.015 ns ( 52.87 % )
    Info: - Micro clock to output delay of source is 0.094 ns
    Info: - Shortest register to register delay is 0.488 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X13_Y14_N17; Fanout = 11; REG Node = 'inst48'
        Info: 2: + IC(0.000 ns) + CELL(0.333 ns) = 0.333 ns; Loc. = LCCOMB_X13_Y14_N16; Fanout = 1; COMB Node = 'inst48~0'
        Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.488 ns; Loc. = LCFF_X13_Y14_N17; Fanout = 11; REG Node = 'inst48'
        Info: Total cell delay = 0.488 ns ( 100.00 % )
    Info: + Micro hold delay of destination is 0.149 ns
Warning: Circuit may not operate. Detected 57 non-operational path(s) clocked by clock "clk" with clock skew larger than data delay. See Compilation Report for details.
Info: Can't find any paths of type Clock between source node "clk" and destination node "inst48"
Info: Found hold time violation between source  pin or register "inst48" and destination pin or register "inst48" for clock "clk" (Hold time is 23.319 ns)
    Info: + Largest clock skew is 23.752 ns
        Info: - Shortest clock path from clock "clk" to source register is 4.281 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 12; CLK Node = 'clk'
            Info: 2: + IC(1.182 ns) + CELL(0.712 ns) = 2.748 ns; Loc. = LCFF_X13_Y14_N5; Fanout = 5; REG Node = 'lpm_counter2:inst35|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2]'
            Info: 3: + IC(0.216 ns) + CELL(0.053 ns) = 3.017 ns; Loc. = LCCOMB_X13_Y14_N28; Fanout = 1; COMB Node = 'lpm_decode2:inst28|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode129w[3]'
            Info: 4: + IC(0.205 ns) + CELL(0.225 ns) = 3.447 ns; Loc. = LCCOMB_X13_Y14_N22; Fanout = 1; COMB Node = 'inst56'
            Info: 5: + IC(0.216 ns) + CELL(0.618 ns) = 4.281 ns; Loc. = LCFF_X13_Y14_N17; Fanout = 11; REG Node = 'inst48'
            Info: Total cell delay = 2.462 ns ( 57.51 % )
            Info: Total interconnect delay = 1.819 ns ( 42.49 % )
    Info: - Micro clock to output delay of source is 0.094 ns
    Info: - Shortest register to register delay is 0.488 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X13_Y14_N17; Fanout = 11; REG Node = 'inst48'
        Info: 2: + IC(0.000 ns) + CELL(0.333 ns) = 0.333 ns; Loc. = LCCOMB_X13_Y14_N16; Fanout = 1; COMB Node = 'inst48~0'
        Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.488 ns; Loc. = LCFF_X13_Y14_N17; Fanout = 11; REG Node = 'inst48'
        Info: Total cell delay = 0.488 ns ( 100.00 % )
    Info: + Micro hold delay of destination is 0.149 ns
Warning: Circuit may not operate. Detected 41 non-operational path(s) clocked by clock "address_in[4]" with clock skew larger than data delay. See Compilation Report for details.
Info: Can't find any paths of type Clock between source node "address_in[4]" and destination node "inst36"
Info: Found hold time violation between source  pin or register "inst36" and destination pin or register "inst36" for clock "address_in[4]" (Hold time is 16.946 ns)
    Info: + Largest clock skew is 17.379 ns
        Info: - Shortest clock path from clock "address_in[4]" to source register is 5.060 ns
            Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_Y17; Fanout = 22; CLK Node = 'address_in[4]'
            Info: 2: + IC(1.437 ns) + CELL(0.346 ns) = 2.640 ns; Loc. = LCCOMB_X14_Y16_N14; Fanout = 2; COMB Node = 'lpm_compare1:inst13|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|aneb_result_wire[0]~1'
            Info: 3: + IC(0.212 ns) + CELL(0.053 ns) = 2.905 ns; Loc. = LCCOMB_X14_Y16_N4; Fanout = 51; COMB Node = 'inst105'
            Info: 4: + IC(0.821 ns) + CELL(0.228 ns) = 3.954 ns; Loc. = LCCOMB_X14_Y14_N20; Fanout = 2; COMB Node = 'inst46'
            Info: 5: + IC(0.219 ns) + CELL(0.053 ns) = 4.226 ns; Loc. = LCCOMB_X14_Y14_N8; Fanout = 1; COMB Node = 'inst53'
            Info: 6: + IC(0.216 ns) + CELL(0.618 ns) = 5.060 ns; Loc. = LCFF_X14_Y14_N19; Fanout = 11; REG Node = 'inst36'
            Info: Total cell delay = 2.155 ns ( 42.59 % )
            Info: Total interconnect delay = 2.905 ns ( 57.41 % )
    Info: - Micro clock to output delay of source is 0.094 ns
    Info: - Shortest register to register delay is 0.488 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X14_Y14_N19; Fanout = 11; REG Node = 'inst36'
        Info: 2: + IC(0.000 ns) + CELL(0.333 ns) = 0.333 ns; Loc. = LCCOMB_X14_Y14_N18; Fanout = 1; COMB Node = 'inst36~0'
        Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.488 ns; Loc. = LCFF_X14_Y14_N19; Fanout = 11; REG Node = 'inst36'
        Info: Total cell delay = 0.488 ns ( 100.00 % )
    Info: + Micro hold delay of destination is 0.149 ns
Warning: Circuit may not operate. Detected 41 non-operational path(s) clocked by clock "address_in[3]" with clock skew larger than data delay. See Compilation Report for details.
Info: Can't find any paths of type Clock between source node "address_in[3]" and destination node "inst36"
Info: Found hold time violation between source  pin or register "inst36" and destination pin or register "inst36" for clock "address_in[3]" (Hold time is 17.097 ns)
    Info: + Largest clock skew is 17.530 ns
        Info: - Shortest clock path from clock "address_in[3]" to source register is 4.833 ns
            Info: 1: + IC(0.000 ns) + CELL(0.807 ns) = 0.807 ns; Loc. = PIN_G13; Fanout = 22; CLK Node = 'address_in[3]'
            Info: 2: + IC(1.240 ns) + CELL(0.366 ns) = 2.413 ns; Loc. = LCCOMB_X14_Y16_N14; Fanout = 2; COMB Node = 'lpm_compare1:inst13|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|aneb_result_wire[0]~1'
            Info: 3: + IC(0.212 ns) + CELL(0.053 ns) = 2.678 ns; Loc. = LCCOMB_X14_Y16_N4; Fanout = 51; COMB Node = 'inst105'
            Info: 4: + IC(0.821 ns) + CELL(0.228 ns) = 3.727 ns; Loc. = LCCOMB_X14_Y14_N20; Fanout = 2; COMB Node = 'inst46'
            Info: 5: + IC(0.219 ns) + CELL(0.053 ns) = 3.999 ns; Loc. = LCCOMB_X14_Y14_N8; Fanout = 1; COMB Node = 'inst53'
            Info: 6: + IC(0.216 ns) + CELL(0.618 ns) = 4.833 ns; Loc. = LCFF_X14_Y14_N19; Fanout = 11; REG Node = 'inst36'
            Info: Total cell delay = 2.125 ns ( 43.97 % )
            Info: Total interconnect delay = 2.708 ns ( 56.03 % )
    Info: - Micro clock to output delay of source is 0.094 ns
    Info: - Shortest register to register delay is 0.488 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X14_Y14_N19; Fanout = 11; REG Node = 'inst36'
        Info: 2: + IC(0.000 ns) + CELL(0.333 ns) = 0.333 ns; Loc. = LCCOMB_X14_Y14_N18; Fanout = 1; COMB Node = 'inst36~0'
        Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.488 ns; Loc. = LCFF_X14_Y14_N19; Fanout = 11; REG Node = 'inst36'
        Info: Total cell delay = 0.488 ns ( 100.00 % )
    Info: + Micro hold delay of destination is 0.149 ns
Info: tsu for register "CacheControlBlock:inst4|lpm_dff1:inst17|lpm_ff:lpm_ff_component|dffs[0]" (data pin = "address_in[3]", clock pin = "address_in[1]") is 2.289 ns
    Info: + Longest pin to register delay is 6.253 ns
        Info: 1: + IC(0.000 ns) + CELL(0.807 ns) = 0.807 ns; Loc. = PIN_G13; Fanout = 22; CLK Node = 'address_in[3]'
        Info: 2: + IC(5.137 ns) + CELL(0.309 ns) = 6.253 ns; Loc. = LCFF_X15_Y16_N5; Fanout = 1; REG Node = 'CacheControlBlock:inst4|lpm_dff1:inst17|lpm_ff:lpm_ff_component|dffs[0]'
        Info: Total cell delay = 1.116 ns ( 17.85 % )
        Info: Total interconnect delay = 5.137 ns ( 82.15 % )
    Info: + Micro setup delay of destination is 0.090 ns
    Info: - Shortest clock path from clock "address_in[1]" to destination register is 4.054 ns
        Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M20; Fanout = 112; CLK Node = 'address_in[1]'
        Info: 2: + IC(1.341 ns) + CELL(0.053 ns) = 2.258 ns; Loc. = LCCOMB_X14_Y15_N10; Fanout = 14; COMB Node = 'CacheControlBlock:inst6|lpm_decode0:inst24|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode22w[2]~0'
        Info: 3: + IC(0.316 ns) + CELL(0.346 ns) = 2.920 ns; Loc. = LCCOMB_X14_Y15_N26; Fanout = 4; COMB Node = 'CacheControlBlock:inst4|lpm_decode0:inst15|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode22w[2]'
        Info: 4: + IC(0.516 ns) + CELL(0.618 ns) = 4.054 ns; Loc. = LCFF_X15_Y16_N5; Fanout = 1; REG Node = 'CacheControlBlock:inst4|lpm_dff1:inst17|lpm_ff:lpm_ff_component|dffs[0]'
        Info: Total cell delay = 1.881 ns ( 46.40 % )
        Info: Total interconnect delay = 2.173 ns ( 53.60 % )
Info: Can't find any paths of type Clock between source node "address_in[2]" and destination node "CacheControlBlock:inst4|lpm_counter0:inst47|lpm_counter:lpm_counter_component|cntr_u9j:auto_generated|safe_q[1]"
Info: Can't find any paths of type TCO between source node "address_in[2]" and destination node "start_read_memory"
Info: Longest tpd from source pin "address_in[1]" to destination pin "start_read_memory" is 16.627 ns
    Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M20; Fanout = 112; CLK Node = 'address_in[1]'
    Info: 2: + IC(1.335 ns) + CELL(0.053 ns) = 2.252 ns; Loc. = LCCOMB_X17_Y17_N8; Fanout = 1; COMB Node = 'CacheControlBlock:inst5|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w1_n0_mux_dataout~0'
    Info: 3: + IC(0.613 ns) + CELL(0.228 ns) = 3.093 ns; Loc. = LCCOMB_X18_Y16_N22; Fanout = 2; COMB Node = 'CacheControlBlock:inst5|lpm_mux1:inst34|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w1_n0_mux_dataout~2'
    Info: 4: + IC(0.249 ns) + CELL(0.228 ns) = 3.570 ns; Loc. = LCCOMB_X18_Y16_N10; Fanout = 1; COMB Node = 'ComparatorGetMax:inst11|lpm_compare0:inst4|lpm_compare:lpm_compare_component|cmpr_mlg:auto_generated|ageb~0'
    Info: 5: + IC(0.784 ns) + CELL(0.228 ns) = 4.582 ns; Loc. = LCCOMB_X18_Y15_N2; Fanout = 1; COMB Node = 'ComparatorGetMax:inst11|lpm_compare0:inst4|lpm_compare:lpm_compare_component|cmpr_mlg:auto_generated|ageb~1'
    Info: 6: + IC(0.619 ns) + CELL(0.228 ns) = 5.429 ns; Loc. = LCCOMB_X18_Y17_N24; Fanout = 9; COMB Node = 'ComparatorGetMax:inst11|lpm_compare0:inst4|lpm_compare:lpm_compare_component|cmpr_mlg:auto_generated|ageb~3'
    Info: 7: + IC(0.642 ns) + CELL(0.228 ns) = 6.299 ns; Loc. = LCCOMB_X18_Y16_N26; Fanout = 1; COMB Node = 'ComparatorGetMax:inst11|lpm_mux4:inst2|lpm_mux:lpm_mux_component|mux_94e:auto_generated|l1_w0_n0_mux_dataout~0'
    Info: 8: + IC(0.269 ns) + CELL(0.366 ns) = 6.934 ns; Loc. = LCCOMB_X18_Y16_N30; Fanout = 1; COMB Node = 'ComparatorGetMax:inst11|lpm_compare0:inst7|lpm_compare:lpm_compare_component|cmpr_mlg:auto_generated|ageb~0'
    Info: 9: + IC(0.272 ns) + CELL(0.366 ns) = 7.572 ns; Loc. = LCCOMB_X18_Y16_N0; Fanout = 2; COMB Node = 'ComparatorGetMax:inst11|lpm_compare0:inst7|lpm_compare:lpm_compare_component|cmpr_mlg:auto_generated|ageb~1'
    Info: 10: + IC(0.620 ns) + CELL(0.228 ns) = 8.420 ns; Loc. = LCCOMB_X18_Y15_N16; Fanout = 26; COMB Node = 'ComparatorGetMax:inst11|lpm_compare0:inst7|lpm_compare:lpm_compare_component|cmpr_mlg:auto_generated|ageb~3'
    Info: 11: + IC(0.819 ns) + CELL(0.154 ns) = 9.393 ns; Loc. = LCCOMB_X14_Y13_N28; Fanout = 26; COMB Node = 'ComparatorGetMax:inst11|inst15~0'
    Info: 12: + IC(0.733 ns) + CELL(0.228 ns) = 10.354 ns; Loc. = LCCOMB_X14_Y16_N18; Fanout = 3; COMB Node = 'lpm_mux3:inst23|lpm_mux:lpm_mux_component|mux_34e:auto_generated|l1_w0_n0_mux_dataout~0'
    Info: 13: + IC(0.768 ns) + CELL(0.053 ns) = 11.175 ns; Loc. = LCCOMB_X18_Y14_N20; Fanout = 1; COMB Node = 'lpm_mux2:inst20|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l2_w0_n0_mux_dataout~0'
    Info: 14: + IC(0.245 ns) + CELL(0.272 ns) = 11.692 ns; Loc. = LCCOMB_X18_Y14_N0; Fanout = 46; COMB Node = 'lpm_mux2:inst20|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l2_w0_n0_mux_dataout~2'
    Info: 15: + IC(0.586 ns) + CELL(0.053 ns) = 12.331 ns; Loc. = LCCOMB_X14_Y14_N20; Fanout = 2; COMB Node = 'inst46'
    Info: 16: + IC(2.324 ns) + CELL(1.972 ns) = 16.627 ns; Loc. = PIN_C6; Fanout = 0; PIN Node = 'start_read_memory'
    Info: Total cell delay = 5.749 ns ( 34.58 % )
    Info: Total interconnect delay = 10.878 ns ( 65.42 % )
Info: Can't find any paths of type Clock between source node "address_in[2]" and destination node "inst36"
Info: th for register "inst36" (data pin = "write", clock pin = "address_in[2]") is 34.493 ns
    Info: + Micro hold delay of destination is 0.149 ns
    Info: - Shortest pin to register delay is 3.035 ns
        Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_L21; Fanout = 6; CLK Node = 'write'
        Info: 2: + IC(1.131 ns) + CELL(0.053 ns) = 2.048 ns; Loc. = LCCOMB_X14_Y14_N30; Fanout = 26; COMB Node = 'inst33'
        Info: 3: + IC(0.241 ns) + CELL(0.746 ns) = 3.035 ns; Loc. = LCFF_X14_Y14_N19; Fanout = 11; REG Node = 'inst36'
        Info: Total cell delay = 1.663 ns ( 54.79 % )
        Info: Total interconnect delay = 1.372 ns ( 45.21 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 11 warnings
    Info: Peak virtual memory: 166 megabytes
    Info: Processing ended: Sat Apr 21 00:49:49 2018
    Info: Elapsed time: 00:00:08
    Info: Total CPU time (on all processors): 00:00:08


