xst -intstyle ise -ifn "C:/Users/tuf22191/Projects/Github_Repos/Building_Microprocessor_Verilog/MicroP_for_legv8/half_adder.xst" -ofn "C:/Users/tuf22191/Projects/Github_Repos/Building_Microprocessor_Verilog/MicroP_for_legv8/half_adder.syr" 
xst -intstyle ise -ifn "C:/Users/tuf22191/Projects/Github_Repos/Building_Microprocessor_Verilog/MicroP_for_legv8/half_adder.xst" -ofn "C:/Users/tuf22191/Projects/Github_Repos/Building_Microprocessor_Verilog/MicroP_for_legv8/half_adder.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -i -p xc3s1200e-fg320-5 half_adder.ngc half_adder.ngd  
map -intstyle ise -p xc3s1200e-fg320-5 -cm area -ir off -pr off -c 100 -o half_adder_map.ncd half_adder.ngd half_adder.pcf 
par -w -intstyle ise -ol high -t 1 half_adder_map.ncd half_adder.ncd half_adder.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml half_adder.twx half_adder.ncd -o half_adder.twr half_adder.pcf 
xst -intstyle ise -ifn "C:/Users/tuf22191/Projects/Github_Repos/Building_Microprocessor_Verilog/MicroP_for_legv8/half_adder.xst" -ofn "C:/Users/tuf22191/Projects/Github_Repos/Building_Microprocessor_Verilog/MicroP_for_legv8/half_adder.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -i -p xc3s1200e-fg320-5 half_adder.ngc half_adder.ngd  
map -intstyle ise -p xc3s1200e-fg320-5 -cm area -ir off -pr off -c 100 -o half_adder_map.ncd half_adder.ngd half_adder.pcf 
par -w -intstyle ise -ol high -t 1 half_adder_map.ncd half_adder.ncd half_adder.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml half_adder.twx half_adder.ncd -o half_adder.twr half_adder.pcf 
