module random_num(
    input 				clk		,
    input 				rst_n	,
    input 				en		,

    output reg	[2:0] 	ran_num
);

reg				[2:0]	ran_num_reg;
reg				[10:0]	ran_start;

// always @(posedge clk or negedge rst_n)
	// if(rst_n == 0)	
        // ran_start 	<=1					;
    // else if(ran_start ==1024)				
        // ran_start 	<=1					;		
	// else if(ran_start>=1)	
        // ran_start 	<=ran_start + 1		;
	// else 
        // ran_start 	<=ran_start			;		
		
always @(posedge clk or negedge rst_n)
	if(rst_n == 0)	
        ran_num_reg 	<=3'd1			;
    else if(ran_num_reg >=4)			
        ran_num_reg 	<=3'd1			;
    else if(ran_num_reg ==0)			
        ran_num_reg 	<=3'd1			;		
	else 
        ran_num_reg <=ran_num_reg + 1	;
		
	
always @(posedge clk or negedge rst_n)
	if(rst_n == 0)	
        ran_num		<=2'd0				;
    else if(en)//||ran_start ==1024)
        ran_num		<=ran_num_reg 		;		
	
endmodule


