#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Thu Nov  3 17:12:51 2022
# Process ID: 12252
# Current directory: D:/intelligent_traffic_light/optimized_intellight_v2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12844 D:\intelligent_traffic_light\optimized_intellight_v2\optimized_intellight_v2.xpr
# Log file: D:/intelligent_traffic_light/optimized_intellight_v2/vivado.log
# Journal file: D:/intelligent_traffic_light/optimized_intellight_v2\vivado.jou
# Running On: DESKTOP-FRUK6JR, OS: Windows, CPU Frequency: 3593 MHz, CPU Physical cores: 6, Host memory: 8532 MB
#-----------------------------------------------------------
start_gui
open_project D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/intelligent_traffic_light/optimized_intellight_v2'.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/intelligent_traffic_light/ip_repo/intellight_database/intellight_database_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/intelligent_traffic_light/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Program/Vivado/2022.1/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:module_ref:Acceleratorx:1.0'. The one found in IP location 'd:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.gen/sources_1/bd/mref/Acceleratorx' will take precedence over the same IP in location d:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.gen/sources_1/bd/mref/Acceleratorx
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:module_ref:action_ram_wrapper:1.0'. The one found in IP location 'd:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.gen/sources_1/bd/mref/action_ram_wrapper' will take precedence over the same IP in location d:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.gen/sources_1/bd/mref/action_ram_wrapper
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:module_ref:CU:1.0'. The one found in IP location 'd:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.gen/sources_1/bd/mref/CU' will take precedence over the same IP in location d:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.gen/sources_1/bd/mref/CU
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:module_ref:MII:1.0'. The one found in IP location 'd:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.gen/sources_1/bd/mref/MII' will take precedence over the same IP in location d:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.gen/sources_1/bd/mref/MII
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:module_ref:MOI:1.0'. The one found in IP location 'd:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.gen/sources_1/bd/mref/MOI' will take precedence over the same IP in location d:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.gen/sources_1/bd/mref/MOI
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:module_ref:PG:1.0'. The one found in IP location 'd:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.gen/sources_1/bd/mref/PG' will take precedence over the same IP in location d:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.gen/sources_1/bd/mref/PG
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:module_ref:QA:1.0'. The one found in IP location 'd:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.gen/sources_1/bd/mref/QA' will take precedence over the same IP in location d:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.gen/sources_1/bd/mref/QA
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:module_ref:RD:1.0'. The one found in IP location 'd:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.gen/sources_1/bd/mref/RD' will take precedence over the same IP in location d:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.gen/sources_1/bd/mref/RD
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:module_ref:SD:1.0'. The one found in IP location 'd:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.gen/sources_1/bd/mref/SD' will take precedence over the same IP in location d:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.gen/sources_1/bd/mref/SD
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'intellight_v2.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
intellight_v2_intellight_database_0_1

open_project: Time (s): cpu = 00:00:22 ; elapsed = 00:00:21 . Memory (MB): peak = 1559.125 ; gain = 0.000
update_compile_order -fileset sources_1
update_module_reference intellight_v2_MII_0_0
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'S_reg0' has a dependency on the module local parameter or undefined parameter 'S_WIDTH'.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'S_reg1' has a dependency on the module local parameter or undefined parameter 'S_WIDTH'.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'S_reg2' has a dependency on the module local parameter or undefined parameter 'S_WIDTH'.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'S_reg3' has a dependency on the module local parameter or undefined parameter 'S_WIDTH'.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'S_reg4' has a dependency on the module local parameter or undefined parameter 'S_WIDTH'.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'S_reg5' has a dependency on the module local parameter or undefined parameter 'S_WIDTH'.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'wen_bram_temp' has a dependency on the module local parameter or undefined parameter 'WEN_WIDTH'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/intelligent_traffic_light/optimized_intellight_v2'.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/intelligent_traffic_light/ip_repo/intellight_database/intellight_database_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/intelligent_traffic_light/ip_repo'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:module_ref:Acceleratorx:1.0'. The one found in IP location 'd:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.gen/sources_1/bd/mref/Acceleratorx' will take precedence over the same IP in location d:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.gen/sources_1/bd/mref/Acceleratorx
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:module_ref:action_ram_wrapper:1.0'. The one found in IP location 'd:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.gen/sources_1/bd/mref/action_ram_wrapper' will take precedence over the same IP in location d:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.gen/sources_1/bd/mref/action_ram_wrapper
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:module_ref:CU:1.0'. The one found in IP location 'd:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.gen/sources_1/bd/mref/CU' will take precedence over the same IP in location d:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.gen/sources_1/bd/mref/CU
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:module_ref:MII:1.0'. The one found in IP location 'd:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.gen/sources_1/bd/mref/MII' will take precedence over the same IP in location d:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.gen/sources_1/bd/mref/MII
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:module_ref:MOI:1.0'. The one found in IP location 'd:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.gen/sources_1/bd/mref/MOI' will take precedence over the same IP in location d:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.gen/sources_1/bd/mref/MOI
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:module_ref:PG:1.0'. The one found in IP location 'd:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.gen/sources_1/bd/mref/PG' will take precedence over the same IP in location d:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.gen/sources_1/bd/mref/PG
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:module_ref:QA:1.0'. The one found in IP location 'd:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.gen/sources_1/bd/mref/QA' will take precedence over the same IP in location d:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.gen/sources_1/bd/mref/QA
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:module_ref:RD:1.0'. The one found in IP location 'd:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.gen/sources_1/bd/mref/RD' will take precedence over the same IP in location d:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.gen/sources_1/bd/mref/RD
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:module_ref:SD:1.0'. The one found in IP location 'd:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.gen/sources_1/bd/mref/SD' will take precedence over the same IP in location d:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.gen/sources_1/bd/mref/SD
Reading block design file <D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/bd/intellight_v2/intellight_v2.bd>...
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding component instance block -- xilinx.com:ip:axi_intc:4.1 - axi_intc_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.1 - axi_bram_ctrl_0
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.1 - axi_bram_ctrl_1
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.1 - axi_bram_ctrl_2
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.1 - axi_bram_ctrl_3
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - comm_ram_0
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - comm_ram_1
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - comm_ram_2
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - comm_ram_3
Adding component instance block -- xilinx.com:user:intellight_database:1.0 - intellight_database_0
Adding component instance block -- xilinx.com:module_ref:MII:1.0 - MII_0
Adding component instance block -- xilinx.com:module_ref:CU:1.0 - CU_0
Adding component instance block -- xilinx.com:module_ref:QA:1.0 - QA_0
Adding component instance block -- xilinx.com:module_ref:RD:1.0 - RD_0
Adding component instance block -- xilinx.com:module_ref:PG:1.0 - PG_0
Adding component instance block -- xilinx.com:module_ref:SD:1.0 - SD_0
Adding component instance block -- xilinx.com:module_ref:MOI:1.0 - MOI_0
Adding component instance block -- xilinx.com:module_ref:action_ram_wrapper:1.0 - action_ram_wrapper_0
Successfully read diagram <intellight_v2> from block design file <D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/bd/intellight_v2/intellight_v2.bd>
Upgrading 'D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/bd/intellight_v2/intellight_v2.bd'
INFO: [IP_Flow 19-3420] Updated intellight_v2_MII_0_0 to use current project options
ERROR: [IP_Flow 19-8166] Failed to verify json document against the schema 'xilinx.com:schema:json_boundary:1.0'.
{
  "oneOf": {
    "errors": [ { "pattern": { "actual": "xilinx.com:user:Q-Values:1.0", "instanceRef": "#/boundary/interfaces/user_Q-Values/vlnv", "schemaRef": "file:///vlnv_v1_0.json#/definitions/vlnv/oneOf/0" } }, { "pattern": { "actual": "xilinx.com:user:Q-Values:1.0", "instanceRef": "#/boundary/interfaces/user_Q-Values/vlnv", "schemaRef": "file:///vlnv_v1_0.json#/definitions/vlnv/oneOf/1" } } ],
    "instanceRef": "#/boundary/interfaces/user_Q-Values/vlnv",
    "schemaRef": "file:///vlnv_v1_0.json#/definitions/vlnv"
  }
}
Wrote  : <D:\intelligent_traffic_light\optimized_intellight_v2\optimized_intellight_v2.srcs\sources_1\bd\intellight_v2\intellight_v2.bd> 
upgrade_ip: Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1559.125 ; gain = 0.000
ERROR: [Common 17-39] 'upgrade_ip' failed due to earlier errors.
update_module_reference: Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1559.125 ; gain = 0.000
ERROR: [Common 17-39] 'upgrade_ip' failed due to earlier errors.
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:intellight_database:1.0 [get_ips  intellight_v2_intellight_database_0_1] -log ip_upgrade.log
Upgrading 'D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/bd/intellight_v2/intellight_v2.bd'
delete_fileset: Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 1559.125 ; gain = 0.000
delete_ip_run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 1559.125 ; gain = 0.000
INFO: [IP_Flow 19-3422] Upgraded intellight_v2_intellight_database_0_1 (intellight_database_v1.0 1.0) from revision 8 to revision 13
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'L_dec'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'L_inc_a'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'L_inc_b'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'L_inc_c'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'L_inc_d'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'Q_00'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'Q_01'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'Q_02'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'Q_03'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'Q_10'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'Q_11'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'Q_12'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'Q_13'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'Q_20'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'Q_21'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'Q_22'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'Q_23'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'Q_30'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'Q_31'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'Q_32'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'Q_33'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'S_sim'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'alpha'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'gamma'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'max_episode'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'max_step'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'mode'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'run'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'seed'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'intellight_v2_intellight_database_0_1'. These changes may impact your design.
CRITICAL WARNING: [BD 41-1167] The pin 'mode' is not found on the upgraded version of the cell '/intellight_database_0'. Its connection to the net 'intellight_database_0_mode' has been removed.
CRITICAL WARNING: [BD 41-1167] The pin 'run' is not found on the upgraded version of the cell '/intellight_database_0'. Its connection to the net 'intellight_database_0_run' has been removed.
CRITICAL WARNING: [BD 41-1167] The pin 'alpha' is not found on the upgraded version of the cell '/intellight_database_0'. Its connection to the net 'intellight_database_0_alpha' has been removed.
CRITICAL WARNING: [BD 41-1167] The pin 'gamma' is not found on the upgraded version of the cell '/intellight_database_0'. Its connection to the net 'intellight_database_0_gamma' has been removed.
CRITICAL WARNING: [BD 41-1167] The pin 'max_step' is not found on the upgraded version of the cell '/intellight_database_0'. Its connection to the net 'intellight_database_0_max_step' has been removed.
CRITICAL WARNING: [BD 41-1167] The pin 'max_episode' is not found on the upgraded version of the cell '/intellight_database_0'. Its connection to the net 'intellight_database_0_max_episode' has been removed.
CRITICAL WARNING: [BD 41-1167] The pin 'seed' is not found on the upgraded version of the cell '/intellight_database_0'. Its connection to the net 'intellight_database_0_seed' has been removed.
CRITICAL WARNING: [BD 41-1167] The pin 'S_sim' is not found on the upgraded version of the cell '/intellight_database_0'. Its connection to the net 'intellight_database_0_S_sim' has been removed.
CRITICAL WARNING: [BD 41-1167] The pin 'L_inc_a' is not found on the upgraded version of the cell '/intellight_database_0'. Its connection to the net 'intellight_database_0_L_inc_a' has been removed.
CRITICAL WARNING: [BD 41-1167] The pin 'L_inc_b' is not found on the upgraded version of the cell '/intellight_database_0'. Its connection to the net 'intellight_database_0_L_inc_b' has been removed.
CRITICAL WARNING: [BD 41-1167] The pin 'L_inc_c' is not found on the upgraded version of the cell '/intellight_database_0'. Its connection to the net 'intellight_database_0_L_inc_c' has been removed.
CRITICAL WARNING: [BD 41-1167] The pin 'L_inc_d' is not found on the upgraded version of the cell '/intellight_database_0'. Its connection to the net 'intellight_database_0_L_inc_d' has been removed.
CRITICAL WARNING: [BD 41-1167] The pin 'L_dec' is not found on the upgraded version of the cell '/intellight_database_0'. Its connection to the net 'intellight_database_0_L_dec' has been removed.
CRITICAL WARNING: [BD 41-1167] The pin 'Q_00' is not found on the upgraded version of the cell '/intellight_database_0'. Its connection to the net 'MOI_0_Q_00' has been removed.
CRITICAL WARNING: [BD 41-1167] The pin 'Q_01' is not found on the upgraded version of the cell '/intellight_database_0'. Its connection to the net 'MOI_0_Q_01' has been removed.
CRITICAL WARNING: [BD 41-1167] The pin 'Q_02' is not found on the upgraded version of the cell '/intellight_database_0'. Its connection to the net 'MOI_0_Q_02' has been removed.
CRITICAL WARNING: [BD 41-1167] The pin 'Q_03' is not found on the upgraded version of the cell '/intellight_database_0'. Its connection to the net 'MOI_0_Q_03' has been removed.
CRITICAL WARNING: [BD 41-1167] The pin 'Q_10' is not found on the upgraded version of the cell '/intellight_database_0'. Its connection to the net 'MOI_0_Q_10' has been removed.
CRITICAL WARNING: [BD 41-1167] The pin 'Q_11' is not found on the upgraded version of the cell '/intellight_database_0'. Its connection to the net 'MOI_0_Q_11' has been removed.
CRITICAL WARNING: [BD 41-1167] The pin 'Q_12' is not found on the upgraded version of the cell '/intellight_database_0'. Its connection to the net 'MOI_0_Q_12' has been removed.
CRITICAL WARNING: [BD 41-1167] The pin 'Q_13' is not found on the upgraded version of the cell '/intellight_database_0'. Its connection to the net 'MOI_0_Q_13' has been removed.
CRITICAL WARNING: [BD 41-1167] The pin 'Q_20' is not found on the upgraded version of the cell '/intellight_database_0'. Its connection to the net 'MOI_0_Q_20' has been removed.
CRITICAL WARNING: [BD 41-1167] The pin 'Q_21' is not found on the upgraded version of the cell '/intellight_database_0'. Its connection to the net 'MOI_0_Q_21' has been removed.
CRITICAL WARNING: [BD 41-1167] The pin 'Q_22' is not found on the upgraded version of the cell '/intellight_database_0'. Its connection to the net 'MOI_0_Q_22' has been removed.
CRITICAL WARNING: [BD 41-1167] The pin 'Q_23' is not found on the upgraded version of the cell '/intellight_database_0'. Its connection to the net 'MOI_0_Q_23' has been removed.
CRITICAL WARNING: [BD 41-1167] The pin 'Q_30' is not found on the upgraded version of the cell '/intellight_database_0'. Its connection to the net 'MOI_0_Q_30' has been removed.
CRITICAL WARNING: [BD 41-1167] The pin 'Q_31' is not found on the upgraded version of the cell '/intellight_database_0'. Its connection to the net 'MOI_0_Q_31' has been removed.
CRITICAL WARNING: [BD 41-1167] The pin 'Q_32' is not found on the upgraded version of the cell '/intellight_database_0'. Its connection to the net 'MOI_0_Q_32' has been removed.
CRITICAL WARNING: [BD 41-1167] The pin 'Q_33' is not found on the upgraded version of the cell '/intellight_database_0'. Its connection to the net 'MOI_0_Q_33' has been removed.
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'intellight_v2_intellight_database_0_1' has identified issues that may require user intervention. Please review the upgrade log 'd:/intelligent_traffic_light/optimized_intellight_v2/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
ERROR: [IP_Flow 19-8166] Failed to verify json document against the schema 'xilinx.com:schema:json_boundary:1.0'.
{
  "oneOf": {
    "errors": [ { "pattern": { "actual": "xilinx.com:user:Q-Values:1.0", "instanceRef": "#/boundary/interfaces/user_Q-Values/vlnv", "schemaRef": "file:///vlnv_v1_0.json#/definitions/vlnv/oneOf/0" } }, { "pattern": { "actual": "xilinx.com:user:Q-Values:1.0", "instanceRef": "#/boundary/interfaces/user_Q-Values/vlnv", "schemaRef": "file:///vlnv_v1_0.json#/definitions/vlnv/oneOf/1" } } ],
    "instanceRef": "#/boundary/interfaces/user_Q-Values/vlnv",
    "schemaRef": "file:///vlnv_v1_0.json#/definitions/vlnv"
  }
}
WARNING: [BD 41-597] NET <intellight_database_0_L_dec> has no source
WARNING: [BD 41-597] NET <intellight_database_0_L_inc_a> has no source
WARNING: [BD 41-597] NET <intellight_database_0_L_inc_b> has no source
WARNING: [BD 41-597] NET <intellight_database_0_L_inc_c> has no source
WARNING: [BD 41-597] NET <intellight_database_0_L_inc_d> has no source
WARNING: [BD 41-597] NET <intellight_database_0_S_sim> has no source
WARNING: [BD 41-597] NET <intellight_database_0_alpha> has no source
WARNING: [BD 41-597] NET <intellight_database_0_gamma> has no source
WARNING: [BD 41-597] NET <intellight_database_0_max_episode> has no source
WARNING: [BD 41-597] NET <intellight_database_0_max_step> has no source
WARNING: [BD 41-597] NET <intellight_database_0_mode> has no source
WARNING: [BD 41-597] NET <intellight_database_0_run> has no source
WARNING: [BD 41-597] NET <intellight_database_0_seed> has no source
Wrote  : <D:\intelligent_traffic_light\optimized_intellight_v2\optimized_intellight_v2.srcs\sources_1\bd\intellight_v2\intellight_v2.bd> 
Wrote  : <D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/bd/intellight_v2/ui/bd_4677885b.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'D:/intelligent_traffic_light/optimized_intellight_v2/ip_upgrade.log'.
upgrade_ip: Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 1559.125 ; gain = 0.000
ERROR: [Common 17-39] 'upgrade_ip' failed due to earlier errors.
report_ip_status -name ip_status 
open_bd_design {D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/bd/accelerator/accelerator.bd}
Reading block design file <D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/bd/accelerator/accelerator.bd>...
Adding component instance block -- xilinx.com:module_ref:CU:1.0 - CU_0
Adding component instance block -- xilinx.com:module_ref:MII:1.0 - MII_0
Adding component instance block -- xilinx.com:module_ref:PG:1.0 - PG_0
Adding component instance block -- xilinx.com:module_ref:QA:1.0 - QA_0
Adding component instance block -- xilinx.com:module_ref:RD:1.0 - RD_0
Adding component instance block -- xilinx.com:module_ref:SD:1.0 - SD_0
Adding component instance block -- xilinx.com:module_ref:MOI:1.0 - MOI_0
Successfully read diagram <accelerator> from block design file <D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/bd/accelerator/accelerator.bd>
startgroup
delete_bd_objs [get_bd_nets MOI_0_Q_10] [get_bd_nets intellight_database_0_L_inc_d] [get_bd_nets PG_0_A_road] [get_bd_nets MOI_0_Q_11] [get_bd_nets MII_0_en0] [get_bd_nets MII_0_en1] [get_bd_nets RD_0_R] [get_bd_nets MOI_0_Q_12] [get_bd_nets MII_0_wen_bram] [get_bd_nets MII_0_en2] [get_bd_nets MOI_0_Q_13] [get_bd_nets MII_0_en3] [get_bd_nets clk_wiz_clk_out1] [get_bd_nets intellight_database_0_L_dec] [get_bd_nets SD_0_L0] [get_bd_nets rst_ps7_0_100M_peripheral_aresetn] [get_bd_nets SD_0_L1] [get_bd_nets SD_0_L2] [get_bd_nets SD_0_L3] [get_bd_nets CU_0_wen] [get_bd_nets CU_0_A_sel] [get_bd_nets intellight_database_0_alpha] [get_bd_nets intellight_database_0_max_episode] [get_bd_nets CU_0_finish] [get_bd_nets intellight_database_0_max_step] [get_bd_nets MII_0_WR_ADDR] [get_bd_nets intellight_database_0_run] [get_bd_nets PG_0_A] [get_bd_nets MII_0_Dnew] [get_bd_nets MOI_0_Q_20] [get_bd_nets MOI_0_Q_21] [get_bd_nets MOI_0_Q_22] [get_bd_nets MOI_0_Q_23] [get_bd_nets intellight_database_0_seed] [get_bd_nets intellight_database_0_S_sim] [get_bd_nets MOI_0_Q_30] [get_bd_nets intellight_database_0_mode] [get_bd_nets MOI_0_Q_31] [get_bd_nets MOI_0_Q_00] [get_bd_nets MOI_0_Q_32] [get_bd_nets intellight_database_0_gamma] [get_bd_nets SD_0_S] [get_bd_nets MOI_0_Q_33] [get_bd_nets MOI_0_Q_01] [get_bd_nets MOI_0_Q_02] [get_bd_nets action_ram_wrapper_0_Droad0] [get_bd_nets MII_0_RD_ADDR] [get_bd_nets MOI_0_Q_03] [get_bd_nets intellight_database_0_L_inc_a] [get_bd_nets action_ram_wrapper_0_Droad1] [get_bd_nets QA_0_Q_new] [get_bd_nets CU_0_idle] [get_bd_nets action_ram_wrapper_0_Droad2] [get_bd_nets intellight_database_0_L_inc_b] [get_bd_nets action_ram_wrapper_0_Droad3] [get_bd_nets intellight_database_0_L_inc_c]
delete_bd_objs [get_bd_ports finish] [get_bd_ports wen3] [get_bd_ports wen2] [get_bd_ports wen1] [get_bd_ports wen0] [get_bd_ports run] [get_bd_ports rst] [get_bd_ports clk] [get_bd_ports idle] [get_bd_ports mode] [get_bd_ports wen_bram] [get_bd_ports Q_02] [get_bd_ports L_inc_d] [get_bd_ports rd_addr] [get_bd_ports max_step] [get_bd_ports Q_13] [get_bd_ports Q_01] [get_bd_ports L_inc_c] [get_bd_ports wr_addr] [get_bd_ports Q_12] [get_bd_ports Q_00] [get_bd_ports L_inc_b] [get_bd_ports Droad3] [get_bd_ports D_new] [get_bd_ports Q_11] [get_bd_ports L_inc_a] [get_bd_ports Droad2] [get_bd_ports Q_23] [get_bd_ports Q_10] [get_bd_ports Droad1] [get_bd_ports gamma] [get_bd_ports alpha] [get_bd_ports Q_22] [get_bd_ports Droad0] [get_bd_ports seed] [get_bd_ports Q_33] [get_bd_ports Q_21] [get_bd_ports Q_32] [get_bd_ports Q_20] [get_bd_ports Q_31] [get_bd_ports L_dec] [get_bd_ports Q_30] [get_bd_ports max_episode] [get_bd_ports S_sim] [get_bd_ports Q_03]
delete_bd_objs [get_bd_cells RD_0] [get_bd_cells SD_0] [get_bd_cells PG_0] [get_bd_cells MOI_0] [get_bd_cells QA_0] [get_bd_cells MII_0] [get_bd_cells CU_0]
endgroup
open_bd_design {D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/bd/intellight_v2/intellight_v2.bd}
open_bd_design {D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/bd/accelerator/accelerator.bd}
current_bd_design intellight_v2
set tmpCopyObjs [concat  [get_bd_cells {comm_ram Accelerator ps7_0_axi_periph processing_system7_0 axi_intc_0 rst_ps7_0_100M action_ram_wrapper_0 intellight_database_0}] [get_bd_intf_ports {DDR FIXED_IO}] [get_bd_ports {wen3 wen2 wen1 wen0 idle finish}] [get_bd_intf_nets {processing_system7_0_M_AXI_GP0 ps7_0_axi_periph_M03_AXI ps7_0_axi_periph_M01_AXI processing_system7_0_FIXED_IO ps7_0_axi_periph_M04_AXI ps7_0_axi_periph_M05_AXI ps7_0_axi_periph_M00_AXI processing_system7_0_DDR ps7_0_axi_periph_M02_AXI}] [get_bd_nets {MII_0_wen_bram MOI_0_Q_01 MOI_0_Q_12 intellight_database_0_L_inc_b MII_0_WR_ADDR MOI_0_Q_02 MOI_0_Q_13 intellight_database_0_L_inc_c MOI_0_Q_03 intellight_database_0_L_inc_d intellight_database_0_alpha rst_ps7_0_100M_peripheral_aresetn1 processing_system7_0_FCLK_RESET0_N CU_0_idle MII_0_RD_ADDR rst_ps7_0_100M_peripheral_aresetn intellight_database_0_gamma MOI_0_Q_30 axi_intc_0_irq intellight_database_0_S_sim intellight_database_0_max_step MII_0_Dnew MOI_0_Q_31 CU_0_finish MII_0_en0 MOI_0_Q_32 action_ram_wrapper_0_Droad0 intellight_database_0_run MII_0_en1 MOI_0_Q_20 MOI_0_Q_33 action_ram_wrapper_0_Droad1 MII_0_en2 MOI_0_Q_21 action_ram_wrapper_0_Droad2 intellight_database_0_mode intellight_database_0_seed MII_0_en3 MOI_0_Q_10 MOI_0_Q_22 action_ram_wrapper_0_Droad3 clk_wiz_clk_out1 intellight_database_0_L_dec intellight_database_0_max_episode MOI_0_Q_00 MOI_0_Q_11 MOI_0_Q_23 intellight_database_0_L_inc_a}]]
current_bd_design accelerator
copy_bd_objs -from_design intellight_v2 / $tmpCopyObjs
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-2] accelerator_axi_bram_ctrl_0_0: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-1] accelerator_axi_bram_ctrl_0_0: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-2] accelerator_axi_bram_ctrl_0_0: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-1] accelerator_axi_bram_ctrl_0_0: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-2] accelerator_axi_bram_ctrl_1_0: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-1] accelerator_axi_bram_ctrl_1_0: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-2] accelerator_axi_bram_ctrl_1_0: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-1] accelerator_axi_bram_ctrl_1_0: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-2] accelerator_axi_bram_ctrl_2_0: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-1] accelerator_axi_bram_ctrl_2_0: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-2] accelerator_axi_bram_ctrl_2_0: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-1] accelerator_axi_bram_ctrl_2_0: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-2] accelerator_axi_bram_ctrl_3_0: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-1] accelerator_axi_bram_ctrl_3_0: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-2] accelerator_axi_bram_ctrl_3_0: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-1] accelerator_axi_bram_ctrl_3_0: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
INFO: [PS7-6] Configuring Board Preset part0. Please wait ......
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
Slave segment '/comm_ram/axi_bram_ctrl_0/S_AXI/Mem0' is being assigned into address space '/processing_system7_0/Data' at <0x4000_0000 [ 8K ]>.
Slave segment '/axi_intc_0/S_AXI/Reg' is being assigned into address space '/processing_system7_0/Data' at <0x4180_0000 [ 64K ]>.
Slave segment '/comm_ram/axi_bram_ctrl_1/S_AXI/Mem0' is being assigned into address space '/processing_system7_0/Data' at <0x4200_0000 [ 8K ]>.
Slave segment '/intellight_database_0/S00_AXI/S00_AXI_reg' is being assigned into address space '/processing_system7_0/Data' at <0x43C0_0000 [ 64K ]>.
Slave segment '/comm_ram/axi_bram_ctrl_2/S_AXI/Mem0' is being assigned into address space '/processing_system7_0/Data' at <0x4400_0000 [ 8K ]>.
Slave segment '/comm_ram/axi_bram_ctrl_3/S_AXI/Mem0' is being assigned into address space '/processing_system7_0/Data' at <0x4600_0000 [ 8K ]>.
copy_bd_objs: Time (s): cpu = 00:00:20 ; elapsed = 00:01:34 . Memory (MB): peak = 1559.125 ; gain = 0.000
regenerate_bd_layout
current_bd_design [get_bd_designs intellight_v2]
report_ip_status -name ip_status 
open_bd_design {D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/bd/accelerator/accelerator.bd}
startgroup
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M03_AXI] [get_bd_intf_nets processing_system7_0_DDR] [get_bd_intf_nets processing_system7_0_M_AXI_GP0] [get_bd_intf_nets ps7_0_axi_periph_M00_AXI] [get_bd_intf_nets ps7_0_axi_periph_M01_AXI] [get_bd_intf_nets ps7_0_axi_periph_M05_AXI] [get_bd_intf_nets processing_system7_0_FIXED_IO] [get_bd_intf_nets ps7_0_axi_periph_M02_AXI] [get_bd_intf_nets ps7_0_axi_periph_M04_AXI]
delete_bd_objs [get_bd_nets MOI_0_Q_10] [get_bd_nets axi_intc_0_irq] [get_bd_nets intellight_database_0_L_inc_d] [get_bd_nets MOI_0_Q_11] [get_bd_nets MII_0_en0] [get_bd_nets MII_0_en1] [get_bd_nets MOI_0_Q_12] [get_bd_nets MII_0_wen_bram] [get_bd_nets MII_0_en2] [get_bd_nets MOI_0_Q_13] [get_bd_nets MII_0_en3] [get_bd_nets processing_system7_0_FCLK_RESET0_N] [get_bd_nets clk_wiz_clk_out1] [get_bd_nets intellight_database_0_L_dec] [get_bd_nets rst_ps7_0_100M_peripheral_aresetn] [get_bd_nets intellight_database_0_alpha] [get_bd_nets intellight_database_0_max_episode] [get_bd_nets CU_0_finish] [get_bd_nets intellight_database_0_max_step] [get_bd_nets MII_0_WR_ADDR] [get_bd_nets intellight_database_0_run] [get_bd_nets MII_0_Dnew] [get_bd_nets MOI_0_Q_20] [get_bd_nets MOI_0_Q_21] [get_bd_nets rst_ps7_0_100M_peripheral_aresetn1] [get_bd_nets MOI_0_Q_22] [get_bd_nets MOI_0_Q_23] [get_bd_nets intellight_database_0_seed] [get_bd_nets intellight_database_0_S_sim] [get_bd_nets MOI_0_Q_30] [get_bd_nets intellight_database_0_mode] [get_bd_nets MOI_0_Q_31] [get_bd_nets MOI_0_Q_00] [get_bd_nets MOI_0_Q_32] [get_bd_nets intellight_database_0_gamma] [get_bd_nets MOI_0_Q_33] [get_bd_nets MOI_0_Q_01] [get_bd_nets MOI_0_Q_02] [get_bd_nets action_ram_wrapper_0_Droad0] [get_bd_nets MII_0_RD_ADDR] [get_bd_nets MOI_0_Q_03] [get_bd_nets intellight_database_0_L_inc_a] [get_bd_nets action_ram_wrapper_0_Droad1] [get_bd_nets CU_0_idle] [get_bd_nets action_ram_wrapper_0_Droad2] [get_bd_nets intellight_database_0_L_inc_b] [get_bd_nets action_ram_wrapper_0_Droad3] [get_bd_nets intellight_database_0_L_inc_c]
delete_bd_objs [get_bd_ports finish] [get_bd_ports wen3] [get_bd_ports wen2] [get_bd_ports wen1] [get_bd_ports wen0] [get_bd_ports idle]
delete_bd_objs [get_bd_cells comm_ram] [get_bd_cells ps7_0_axi_periph]
delete_bd_objs [get_bd_cells rst_ps7_0_100M] [get_bd_cells action_ram_wrapper_0] [get_bd_cells processing_system7_0] [get_bd_cells intellight_database_0] [get_bd_cells axi_intc_0]
delete_bd_objs [get_bd_intf_ports DDR] [get_bd_intf_ports FIXED_IO]
endgroup
copy_bd_objs /  [get_bd_cells {Accelerator/RD_0 Accelerator/SD_0 Accelerator/PG_0 Accelerator/MOI_0 Accelerator/QA_0 Accelerator/MII_0 Accelerator/CU_0}] [get_bd_pins {Accelerator/finish Accelerator/wen3 Accelerator/wen2 Accelerator/wen1 Accelerator/wen0 Accelerator/run Accelerator/rst Accelerator/clk Accelerator/idle Accelerator/mode Accelerator/Q_02 Accelerator/wen_bram Accelerator/L_inc_d Accelerator/Q_13 Accelerator/Q_01 Accelerator/max_step Accelerator/rd_addr Accelerator/L_inc_c Accelerator/Q_12 Accelerator/Q_00 Accelerator/D_new Accelerator/wr_addr Accelerator/Droad3 Accelerator/L_inc_b Accelerator/Q_11 Accelerator/Droad2 Accelerator/L_inc_a Accelerator/Q_23 Accelerator/Q_10 Accelerator/Droad1 Accelerator/gamma Accelerator/alpha Accelerator/Q_22 Accelerator/Droad0 Accelerator/Q_33 Accelerator/Q_21 Accelerator/seed Accelerator/Q_32 Accelerator/Q_20 Accelerator/Q_31 Accelerator/L_dec Accelerator/Q_30 Accelerator/max_episode Accelerator/S_sim Accelerator/Q_03}] [get_bd_nets {Accelerator/MOI_0_Q_10 Accelerator/intellight_database_0_L_inc_d Accelerator/PG_0_A_road Accelerator/MOI_0_Q_11 Accelerator/MII_0_en0 Accelerator/MII_0_en1 Accelerator/RD_0_R Accelerator/MOI_0_Q_12 Accelerator/MII_0_wen_bram Accelerator/MII_0_en2 Accelerator/MOI_0_Q_13 Accelerator/MII_0_en3 Accelerator/clk_wiz_clk_out1 Accelerator/intellight_database_0_L_dec Accelerator/SD_0_L0 Accelerator/rst_ps7_0_100M_peripheral_aresetn Accelerator/SD_0_L1 Accelerator/SD_0_L2 Accelerator/SD_0_L3 Accelerator/CU_0_wen Accelerator/CU_0_A_sel Accelerator/intellight_database_0_alpha Accelerator/intellight_database_0_max_episode Accelerator/CU_0_finish Accelerator/intellight_database_0_max_step Accelerator/MII_0_WR_ADDR Accelerator/intellight_database_0_run Accelerator/PG_0_A Accelerator/MII_0_Dnew Accelerator/MOI_0_Q_20 Accelerator/MOI_0_Q_21 Accelerator/MOI_0_Q_22 Accelerator/MOI_0_Q_23 Accelerator/intellight_database_0_seed Accelerator/intellight_database_0_S_sim Accelerator/MOI_0_Q_30 Accelerator/intellight_database_0_mode Accelerator/MOI_0_Q_31 Accelerator/MOI_0_Q_00 Accelerator/MOI_0_Q_32 Accelerator/intellight_database_0_gamma Accelerator/SD_0_S Accelerator/MOI_0_Q_33 Accelerator/MOI_0_Q_01 Accelerator/MOI_0_Q_02 Accelerator/action_ram_wrapper_0_Droad0 Accelerator/MII_0_RD_ADDR Accelerator/MOI_0_Q_03 Accelerator/intellight_database_0_L_inc_a Accelerator/action_ram_wrapper_0_Droad1 Accelerator/QA_0_Q_new Accelerator/CU_0_idle Accelerator/action_ram_wrapper_0_Droad2 Accelerator/intellight_database_0_L_inc_b Accelerator/action_ram_wrapper_0_Droad3 Accelerator/intellight_database_0_L_inc_c}]
WARNING: [BD 41-1306] The connection to interface pin </MOI_0/Q_00> is being overridden by the user with net <MOI_0_Q_00>. This pin will not be connected as a part of interface connection <user_Q-Values>.
WARNING: [BD 41-1306] The connection to interface pin </MOI_0/Q_01> is being overridden by the user with net <MOI_0_Q_01>. This pin will not be connected as a part of interface connection <user_Q-Values>.
WARNING: [BD 41-1306] The connection to interface pin </MOI_0/Q_02> is being overridden by the user with net <MOI_0_Q_02>. This pin will not be connected as a part of interface connection <user_Q-Values>.
WARNING: [BD 41-1306] The connection to interface pin </MOI_0/Q_03> is being overridden by the user with net <MOI_0_Q_03>. This pin will not be connected as a part of interface connection <user_Q-Values>.
WARNING: [BD 41-1306] The connection to interface pin </MOI_0/Q_10> is being overridden by the user with net <MOI_0_Q_10>. This pin will not be connected as a part of interface connection <user_Q-Values>.
WARNING: [BD 41-1306] The connection to interface pin </MOI_0/Q_11> is being overridden by the user with net <MOI_0_Q_11>. This pin will not be connected as a part of interface connection <user_Q-Values>.
WARNING: [BD 41-1306] The connection to interface pin </MOI_0/Q_12> is being overridden by the user with net <MOI_0_Q_12>. This pin will not be connected as a part of interface connection <user_Q-Values>.
WARNING: [BD 41-1306] The connection to interface pin </MOI_0/Q_13> is being overridden by the user with net <MOI_0_Q_13>. This pin will not be connected as a part of interface connection <user_Q-Values>.
WARNING: [BD 41-1306] The connection to interface pin </MOI_0/Q_20> is being overridden by the user with net <MOI_0_Q_20>. This pin will not be connected as a part of interface connection <user_Q-Values>.
WARNING: [BD 41-1306] The connection to interface pin </MOI_0/Q_21> is being overridden by the user with net <MOI_0_Q_21>. This pin will not be connected as a part of interface connection <user_Q-Values>.
WARNING: [BD 41-1306] The connection to interface pin </MOI_0/Q_22> is being overridden by the user with net <MOI_0_Q_22>. This pin will not be connected as a part of interface connection <user_Q-Values>.
WARNING: [BD 41-1306] The connection to interface pin </MOI_0/Q_23> is being overridden by the user with net <MOI_0_Q_23>. This pin will not be connected as a part of interface connection <user_Q-Values>.
WARNING: [BD 41-1306] The connection to interface pin </MOI_0/Q_30> is being overridden by the user with net <MOI_0_Q_30>. This pin will not be connected as a part of interface connection <user_Q-Values>.
WARNING: [BD 41-1306] The connection to interface pin </MOI_0/Q_31> is being overridden by the user with net <MOI_0_Q_31>. This pin will not be connected as a part of interface connection <user_Q-Values>.
WARNING: [BD 41-1306] The connection to interface pin </MOI_0/Q_32> is being overridden by the user with net <MOI_0_Q_32>. This pin will not be connected as a part of interface connection <user_Q-Values>.
WARNING: [BD 41-1306] The connection to interface pin </MOI_0/Q_33> is being overridden by the user with net <MOI_0_Q_33>. This pin will not be connected as a part of interface connection <user_Q-Values>.
copy_bd_objs: Time (s): cpu = 00:00:04 ; elapsed = 00:01:17 . Memory (MB): peak = 1597.176 ; gain = 14.332
regenerate_bd_layout
delete_bd_objs [get_bd_cells Accelerator]
save_bd_design
ERROR: [IP_Flow 19-8166] Failed to verify json document against the schema 'xilinx.com:schema:json_boundary:1.0'.
{
  "oneOf": {
    "errors": [ { "pattern": { "actual": "xilinx.com:user:Q-Values:1.0", "instanceRef": "#/boundary/interfaces/user_Q-Values/vlnv", "schemaRef": "file:///vlnv_v1_0.json#/definitions/vlnv/oneOf/0" } }, { "pattern": { "actual": "xilinx.com:user:Q-Values:1.0", "instanceRef": "#/boundary/interfaces/user_Q-Values/vlnv", "schemaRef": "file:///vlnv_v1_0.json#/definitions/vlnv/oneOf/1" } } ],
    "instanceRef": "#/boundary/interfaces/user_Q-Values/vlnv",
    "schemaRef": "file:///vlnv_v1_0.json#/definitions/vlnv"
  }
}
Wrote  : <D:\intelligent_traffic_light\optimized_intellight_v2\optimized_intellight_v2.srcs\sources_1\bd\accelerator\accelerator.bd> 
Wrote  : <D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/bd/accelerator/ui/bd_8c36b28b.ui> 
ERROR: [Common 17-39] 'save_bd_design' failed due to earlier errors.
regenerate_bd_layout
open_bd_design {D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/bd/intellight_v2/intellight_v2.bd}
report_ip_status -name ip_status 
report_ip_status -name ip_status 
current_bd_design [get_bd_designs accelerator]
close_bd_design [get_bd_designs accelerator]
Wrote  : <D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/bd/accelerator/ui/bd_8c36b28b.ui> 
report_ip_status -name ip_status 
regenerate_bd_layout
validate_bd_design
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(58). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter WRITE_WIDTH_A(64) on '/comm_ram/comm_ram_0' with propagated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter READ_WIDTH_A(64) on '/comm_ram/comm_ram_0' with propagated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter WRITE_WIDTH_A(64) on '/comm_ram/comm_ram_1' with propagated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter READ_WIDTH_A(64) on '/comm_ram/comm_ram_1' with propagated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter WRITE_WIDTH_A(64) on '/comm_ram/comm_ram_2' with propagated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter READ_WIDTH_A(64) on '/comm_ram/comm_ram_2' with propagated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter WRITE_WIDTH_A(64) on '/comm_ram/comm_ram_3' with propagated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter READ_WIDTH_A(64) on '/comm_ram/comm_ram_3' with propagated value(32). Command ignored
WARNING: [xilinx.com:ip:axi_intc:4.1-4] /axi_intc_0: Could not determine interrupt input port type - using default interrupt type Rising Edge. Please change this manually if necessary.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/Accelerator/mode
/Accelerator/S_sim
/Accelerator/L_inc_a
/Accelerator/L_inc_b
/Accelerator/L_inc_c
/Accelerator/L_inc_d
/Accelerator/L_dec
/Accelerator/run
/Accelerator/max_step
/Accelerator/max_episode
/Accelerator/seed
/Accelerator/alpha
/Accelerator/gamma

regenerate_bd_layout
save_bd_design
ERROR: [IP_Flow 19-8166] Failed to verify json document against the schema 'xilinx.com:schema:json_boundary:1.0'.
{
  "oneOf": {
    "errors": [ { "pattern": { "actual": "xilinx.com:user:Q-Values:1.0", "instanceRef": "#/boundary/interfaces/user_Q-Values/vlnv", "schemaRef": "file:///vlnv_v1_0.json#/definitions/vlnv/oneOf/0" } }, { "pattern": { "actual": "xilinx.com:user:Q-Values:1.0", "instanceRef": "#/boundary/interfaces/user_Q-Values/vlnv", "schemaRef": "file:///vlnv_v1_0.json#/definitions/vlnv/oneOf/1" } } ],
    "instanceRef": "#/boundary/interfaces/user_Q-Values/vlnv",
    "schemaRef": "file:///vlnv_v1_0.json#/definitions/vlnv"
  }
}
WARNING: [BD 41-597] NET <intellight_database_0_L_dec> has no source
WARNING: [BD 41-597] NET <intellight_database_0_L_inc_a> has no source
WARNING: [BD 41-597] NET <intellight_database_0_L_inc_b> has no source
WARNING: [BD 41-597] NET <intellight_database_0_L_inc_c> has no source
WARNING: [BD 41-597] NET <intellight_database_0_L_inc_d> has no source
WARNING: [BD 41-597] NET <intellight_database_0_S_sim> has no source
WARNING: [BD 41-597] NET <intellight_database_0_alpha> has no source
WARNING: [BD 41-597] NET <intellight_database_0_gamma> has no source
WARNING: [BD 41-597] NET <intellight_database_0_max_episode> has no source
WARNING: [BD 41-597] NET <intellight_database_0_max_step> has no source
WARNING: [BD 41-597] NET <intellight_database_0_mode> has no source
WARNING: [BD 41-597] NET <intellight_database_0_run> has no source
WARNING: [BD 41-597] NET <intellight_database_0_seed> has no source
Wrote  : <D:\intelligent_traffic_light\optimized_intellight_v2\optimized_intellight_v2.srcs\sources_1\bd\intellight_v2\intellight_v2.bd> 
Wrote  : <D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/bd/intellight_v2/ui/bd_4677885b.ui> 
ERROR: [Common 17-39] 'save_bd_design' failed due to earlier errors.
open_bd_design {D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/bd/intellight_v2/intellight_v2.bd}
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M01_AXI] [get_bd_cells intellight_database_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:intellight_database:1.0 intellight_database_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (58 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (58 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/intellight_database_0/S00_AXI} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins intellight_database_0/S00_AXI]
Slave segment '/intellight_database_0/S00_AXI/S00_AXI_reg' is being assigned into address space '/processing_system7_0/Data' at <0x43C0_0000 [ 64K ]>.
save_bd_design
ERROR: [IP_Flow 19-8166] Failed to verify json document against the schema 'xilinx.com:schema:json_boundary:1.0'.
{
  "oneOf": {
    "errors": [ { "pattern": { "actual": "xilinx.com:user:Q-Values:1.0", "instanceRef": "#/boundary/interfaces/user_Q-Values/vlnv", "schemaRef": "file:///vlnv_v1_0.json#/definitions/vlnv/oneOf/0" } }, { "pattern": { "actual": "xilinx.com:user:Q-Values:1.0", "instanceRef": "#/boundary/interfaces/user_Q-Values/vlnv", "schemaRef": "file:///vlnv_v1_0.json#/definitions/vlnv/oneOf/1" } } ],
    "instanceRef": "#/boundary/interfaces/user_Q-Values/vlnv",
    "schemaRef": "file:///vlnv_v1_0.json#/definitions/vlnv"
  }
}
WARNING: [BD 41-597] NET <intellight_database_0_L_dec> has no source
WARNING: [BD 41-597] NET <intellight_database_0_L_inc_a> has no source
WARNING: [BD 41-597] NET <intellight_database_0_L_inc_b> has no source
WARNING: [BD 41-597] NET <intellight_database_0_L_inc_c> has no source
WARNING: [BD 41-597] NET <intellight_database_0_L_inc_d> has no source
WARNING: [BD 41-597] NET <intellight_database_0_S_sim> has no source
WARNING: [BD 41-597] NET <intellight_database_0_alpha> has no source
WARNING: [BD 41-597] NET <intellight_database_0_gamma> has no source
WARNING: [BD 41-597] NET <intellight_database_0_max_episode> has no source
WARNING: [BD 41-597] NET <intellight_database_0_max_step> has no source
WARNING: [BD 41-597] NET <intellight_database_0_mode> has no source
WARNING: [BD 41-597] NET <intellight_database_0_run> has no source
WARNING: [BD 41-597] NET <intellight_database_0_seed> has no source
Wrote  : <D:\intelligent_traffic_light\optimized_intellight_v2\optimized_intellight_v2.srcs\sources_1\bd\intellight_v2\intellight_v2.bd> 
Wrote  : <D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/bd/intellight_v2/ui/bd_4677885b.ui> 
ERROR: [Common 17-39] 'save_bd_design' failed due to earlier errors.
exit
INFO: [Common 17-206] Exiting Vivado at Thu Nov  3 17:39:08 2022...
