module example1(SW, LEDR, KEY);

	input wire [9:0] SW;
	input wire [3:0] KEY;
	output wire [9:0] LEDR;

	reg [0:2] Q;
	wire clk;
	assign clk = ~KEY[0];
	
	always @ (posedge clk) begin
		if (!KEY[1])
			Q <= 3'b0;
			
		else begin
			Q[0] <= SW[0];
			Q[1] <= Q[0];
			Q[2] <= Q[1];
		end
		
	end

endmodule