
L432KC_SPI.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000557c  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000214  0800570c  0800570c  0000670c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005920  08005920  00007068  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08005920  08005920  00006920  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005928  08005928  00007068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005928  08005928  00006928  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800592c  0800592c  0000692c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  08005930  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000012bc  20000068  08005998  00007068  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20001324  08005998  00007324  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00007068  2**0
                  CONTENTS, READONLY
 12 .debug_info   00013f25  00000000  00000000  00007098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002a5d  00000000  00000000  0001afbd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001208  00000000  00000000  0001da20  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000e04  00000000  00000000  0001ec28  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002249a  00000000  00000000  0001fa2c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000147a7  00000000  00000000  00041ec6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000cdcf1  00000000  00000000  0005666d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0012435e  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000053a4  00000000  00000000  001243a4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006b  00000000  00000000  00129748  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000068 	.word	0x20000068
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080056f4 	.word	0x080056f4

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000006c 	.word	0x2000006c
 80001cc:	080056f4 	.word	0x080056f4

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b988 	b.w	80005a8 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	468e      	mov	lr, r1
 80002b8:	4604      	mov	r4, r0
 80002ba:	4688      	mov	r8, r1
 80002bc:	2b00      	cmp	r3, #0
 80002be:	d14a      	bne.n	8000356 <__udivmoddi4+0xa6>
 80002c0:	428a      	cmp	r2, r1
 80002c2:	4617      	mov	r7, r2
 80002c4:	d962      	bls.n	800038c <__udivmoddi4+0xdc>
 80002c6:	fab2 f682 	clz	r6, r2
 80002ca:	b14e      	cbz	r6, 80002e0 <__udivmoddi4+0x30>
 80002cc:	f1c6 0320 	rsb	r3, r6, #32
 80002d0:	fa01 f806 	lsl.w	r8, r1, r6
 80002d4:	fa20 f303 	lsr.w	r3, r0, r3
 80002d8:	40b7      	lsls	r7, r6
 80002da:	ea43 0808 	orr.w	r8, r3, r8
 80002de:	40b4      	lsls	r4, r6
 80002e0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002e4:	fa1f fc87 	uxth.w	ip, r7
 80002e8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002ec:	0c23      	lsrs	r3, r4, #16
 80002ee:	fb0e 8811 	mls	r8, lr, r1, r8
 80002f2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002f6:	fb01 f20c 	mul.w	r2, r1, ip
 80002fa:	429a      	cmp	r2, r3
 80002fc:	d909      	bls.n	8000312 <__udivmoddi4+0x62>
 80002fe:	18fb      	adds	r3, r7, r3
 8000300:	f101 30ff 	add.w	r0, r1, #4294967295
 8000304:	f080 80ea 	bcs.w	80004dc <__udivmoddi4+0x22c>
 8000308:	429a      	cmp	r2, r3
 800030a:	f240 80e7 	bls.w	80004dc <__udivmoddi4+0x22c>
 800030e:	3902      	subs	r1, #2
 8000310:	443b      	add	r3, r7
 8000312:	1a9a      	subs	r2, r3, r2
 8000314:	b2a3      	uxth	r3, r4
 8000316:	fbb2 f0fe 	udiv	r0, r2, lr
 800031a:	fb0e 2210 	mls	r2, lr, r0, r2
 800031e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000322:	fb00 fc0c 	mul.w	ip, r0, ip
 8000326:	459c      	cmp	ip, r3
 8000328:	d909      	bls.n	800033e <__udivmoddi4+0x8e>
 800032a:	18fb      	adds	r3, r7, r3
 800032c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000330:	f080 80d6 	bcs.w	80004e0 <__udivmoddi4+0x230>
 8000334:	459c      	cmp	ip, r3
 8000336:	f240 80d3 	bls.w	80004e0 <__udivmoddi4+0x230>
 800033a:	443b      	add	r3, r7
 800033c:	3802      	subs	r0, #2
 800033e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000342:	eba3 030c 	sub.w	r3, r3, ip
 8000346:	2100      	movs	r1, #0
 8000348:	b11d      	cbz	r5, 8000352 <__udivmoddi4+0xa2>
 800034a:	40f3      	lsrs	r3, r6
 800034c:	2200      	movs	r2, #0
 800034e:	e9c5 3200 	strd	r3, r2, [r5]
 8000352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000356:	428b      	cmp	r3, r1
 8000358:	d905      	bls.n	8000366 <__udivmoddi4+0xb6>
 800035a:	b10d      	cbz	r5, 8000360 <__udivmoddi4+0xb0>
 800035c:	e9c5 0100 	strd	r0, r1, [r5]
 8000360:	2100      	movs	r1, #0
 8000362:	4608      	mov	r0, r1
 8000364:	e7f5      	b.n	8000352 <__udivmoddi4+0xa2>
 8000366:	fab3 f183 	clz	r1, r3
 800036a:	2900      	cmp	r1, #0
 800036c:	d146      	bne.n	80003fc <__udivmoddi4+0x14c>
 800036e:	4573      	cmp	r3, lr
 8000370:	d302      	bcc.n	8000378 <__udivmoddi4+0xc8>
 8000372:	4282      	cmp	r2, r0
 8000374:	f200 8105 	bhi.w	8000582 <__udivmoddi4+0x2d2>
 8000378:	1a84      	subs	r4, r0, r2
 800037a:	eb6e 0203 	sbc.w	r2, lr, r3
 800037e:	2001      	movs	r0, #1
 8000380:	4690      	mov	r8, r2
 8000382:	2d00      	cmp	r5, #0
 8000384:	d0e5      	beq.n	8000352 <__udivmoddi4+0xa2>
 8000386:	e9c5 4800 	strd	r4, r8, [r5]
 800038a:	e7e2      	b.n	8000352 <__udivmoddi4+0xa2>
 800038c:	2a00      	cmp	r2, #0
 800038e:	f000 8090 	beq.w	80004b2 <__udivmoddi4+0x202>
 8000392:	fab2 f682 	clz	r6, r2
 8000396:	2e00      	cmp	r6, #0
 8000398:	f040 80a4 	bne.w	80004e4 <__udivmoddi4+0x234>
 800039c:	1a8a      	subs	r2, r1, r2
 800039e:	0c03      	lsrs	r3, r0, #16
 80003a0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003a4:	b280      	uxth	r0, r0
 80003a6:	b2bc      	uxth	r4, r7
 80003a8:	2101      	movs	r1, #1
 80003aa:	fbb2 fcfe 	udiv	ip, r2, lr
 80003ae:	fb0e 221c 	mls	r2, lr, ip, r2
 80003b2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003b6:	fb04 f20c 	mul.w	r2, r4, ip
 80003ba:	429a      	cmp	r2, r3
 80003bc:	d907      	bls.n	80003ce <__udivmoddi4+0x11e>
 80003be:	18fb      	adds	r3, r7, r3
 80003c0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003c4:	d202      	bcs.n	80003cc <__udivmoddi4+0x11c>
 80003c6:	429a      	cmp	r2, r3
 80003c8:	f200 80e0 	bhi.w	800058c <__udivmoddi4+0x2dc>
 80003cc:	46c4      	mov	ip, r8
 80003ce:	1a9b      	subs	r3, r3, r2
 80003d0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003d4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003d8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003dc:	fb02 f404 	mul.w	r4, r2, r4
 80003e0:	429c      	cmp	r4, r3
 80003e2:	d907      	bls.n	80003f4 <__udivmoddi4+0x144>
 80003e4:	18fb      	adds	r3, r7, r3
 80003e6:	f102 30ff 	add.w	r0, r2, #4294967295
 80003ea:	d202      	bcs.n	80003f2 <__udivmoddi4+0x142>
 80003ec:	429c      	cmp	r4, r3
 80003ee:	f200 80ca 	bhi.w	8000586 <__udivmoddi4+0x2d6>
 80003f2:	4602      	mov	r2, r0
 80003f4:	1b1b      	subs	r3, r3, r4
 80003f6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80003fa:	e7a5      	b.n	8000348 <__udivmoddi4+0x98>
 80003fc:	f1c1 0620 	rsb	r6, r1, #32
 8000400:	408b      	lsls	r3, r1
 8000402:	fa22 f706 	lsr.w	r7, r2, r6
 8000406:	431f      	orrs	r7, r3
 8000408:	fa0e f401 	lsl.w	r4, lr, r1
 800040c:	fa20 f306 	lsr.w	r3, r0, r6
 8000410:	fa2e fe06 	lsr.w	lr, lr, r6
 8000414:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000418:	4323      	orrs	r3, r4
 800041a:	fa00 f801 	lsl.w	r8, r0, r1
 800041e:	fa1f fc87 	uxth.w	ip, r7
 8000422:	fbbe f0f9 	udiv	r0, lr, r9
 8000426:	0c1c      	lsrs	r4, r3, #16
 8000428:	fb09 ee10 	mls	lr, r9, r0, lr
 800042c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000430:	fb00 fe0c 	mul.w	lr, r0, ip
 8000434:	45a6      	cmp	lr, r4
 8000436:	fa02 f201 	lsl.w	r2, r2, r1
 800043a:	d909      	bls.n	8000450 <__udivmoddi4+0x1a0>
 800043c:	193c      	adds	r4, r7, r4
 800043e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000442:	f080 809c 	bcs.w	800057e <__udivmoddi4+0x2ce>
 8000446:	45a6      	cmp	lr, r4
 8000448:	f240 8099 	bls.w	800057e <__udivmoddi4+0x2ce>
 800044c:	3802      	subs	r0, #2
 800044e:	443c      	add	r4, r7
 8000450:	eba4 040e 	sub.w	r4, r4, lr
 8000454:	fa1f fe83 	uxth.w	lr, r3
 8000458:	fbb4 f3f9 	udiv	r3, r4, r9
 800045c:	fb09 4413 	mls	r4, r9, r3, r4
 8000460:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000464:	fb03 fc0c 	mul.w	ip, r3, ip
 8000468:	45a4      	cmp	ip, r4
 800046a:	d908      	bls.n	800047e <__udivmoddi4+0x1ce>
 800046c:	193c      	adds	r4, r7, r4
 800046e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000472:	f080 8082 	bcs.w	800057a <__udivmoddi4+0x2ca>
 8000476:	45a4      	cmp	ip, r4
 8000478:	d97f      	bls.n	800057a <__udivmoddi4+0x2ca>
 800047a:	3b02      	subs	r3, #2
 800047c:	443c      	add	r4, r7
 800047e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000482:	eba4 040c 	sub.w	r4, r4, ip
 8000486:	fba0 ec02 	umull	lr, ip, r0, r2
 800048a:	4564      	cmp	r4, ip
 800048c:	4673      	mov	r3, lr
 800048e:	46e1      	mov	r9, ip
 8000490:	d362      	bcc.n	8000558 <__udivmoddi4+0x2a8>
 8000492:	d05f      	beq.n	8000554 <__udivmoddi4+0x2a4>
 8000494:	b15d      	cbz	r5, 80004ae <__udivmoddi4+0x1fe>
 8000496:	ebb8 0203 	subs.w	r2, r8, r3
 800049a:	eb64 0409 	sbc.w	r4, r4, r9
 800049e:	fa04 f606 	lsl.w	r6, r4, r6
 80004a2:	fa22 f301 	lsr.w	r3, r2, r1
 80004a6:	431e      	orrs	r6, r3
 80004a8:	40cc      	lsrs	r4, r1
 80004aa:	e9c5 6400 	strd	r6, r4, [r5]
 80004ae:	2100      	movs	r1, #0
 80004b0:	e74f      	b.n	8000352 <__udivmoddi4+0xa2>
 80004b2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004b6:	0c01      	lsrs	r1, r0, #16
 80004b8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004bc:	b280      	uxth	r0, r0
 80004be:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004c2:	463b      	mov	r3, r7
 80004c4:	4638      	mov	r0, r7
 80004c6:	463c      	mov	r4, r7
 80004c8:	46b8      	mov	r8, r7
 80004ca:	46be      	mov	lr, r7
 80004cc:	2620      	movs	r6, #32
 80004ce:	fbb1 f1f7 	udiv	r1, r1, r7
 80004d2:	eba2 0208 	sub.w	r2, r2, r8
 80004d6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004da:	e766      	b.n	80003aa <__udivmoddi4+0xfa>
 80004dc:	4601      	mov	r1, r0
 80004de:	e718      	b.n	8000312 <__udivmoddi4+0x62>
 80004e0:	4610      	mov	r0, r2
 80004e2:	e72c      	b.n	800033e <__udivmoddi4+0x8e>
 80004e4:	f1c6 0220 	rsb	r2, r6, #32
 80004e8:	fa2e f302 	lsr.w	r3, lr, r2
 80004ec:	40b7      	lsls	r7, r6
 80004ee:	40b1      	lsls	r1, r6
 80004f0:	fa20 f202 	lsr.w	r2, r0, r2
 80004f4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004f8:	430a      	orrs	r2, r1
 80004fa:	fbb3 f8fe 	udiv	r8, r3, lr
 80004fe:	b2bc      	uxth	r4, r7
 8000500:	fb0e 3318 	mls	r3, lr, r8, r3
 8000504:	0c11      	lsrs	r1, r2, #16
 8000506:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800050a:	fb08 f904 	mul.w	r9, r8, r4
 800050e:	40b0      	lsls	r0, r6
 8000510:	4589      	cmp	r9, r1
 8000512:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000516:	b280      	uxth	r0, r0
 8000518:	d93e      	bls.n	8000598 <__udivmoddi4+0x2e8>
 800051a:	1879      	adds	r1, r7, r1
 800051c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000520:	d201      	bcs.n	8000526 <__udivmoddi4+0x276>
 8000522:	4589      	cmp	r9, r1
 8000524:	d81f      	bhi.n	8000566 <__udivmoddi4+0x2b6>
 8000526:	eba1 0109 	sub.w	r1, r1, r9
 800052a:	fbb1 f9fe 	udiv	r9, r1, lr
 800052e:	fb09 f804 	mul.w	r8, r9, r4
 8000532:	fb0e 1119 	mls	r1, lr, r9, r1
 8000536:	b292      	uxth	r2, r2
 8000538:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800053c:	4542      	cmp	r2, r8
 800053e:	d229      	bcs.n	8000594 <__udivmoddi4+0x2e4>
 8000540:	18ba      	adds	r2, r7, r2
 8000542:	f109 31ff 	add.w	r1, r9, #4294967295
 8000546:	d2c4      	bcs.n	80004d2 <__udivmoddi4+0x222>
 8000548:	4542      	cmp	r2, r8
 800054a:	d2c2      	bcs.n	80004d2 <__udivmoddi4+0x222>
 800054c:	f1a9 0102 	sub.w	r1, r9, #2
 8000550:	443a      	add	r2, r7
 8000552:	e7be      	b.n	80004d2 <__udivmoddi4+0x222>
 8000554:	45f0      	cmp	r8, lr
 8000556:	d29d      	bcs.n	8000494 <__udivmoddi4+0x1e4>
 8000558:	ebbe 0302 	subs.w	r3, lr, r2
 800055c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000560:	3801      	subs	r0, #1
 8000562:	46e1      	mov	r9, ip
 8000564:	e796      	b.n	8000494 <__udivmoddi4+0x1e4>
 8000566:	eba7 0909 	sub.w	r9, r7, r9
 800056a:	4449      	add	r1, r9
 800056c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000570:	fbb1 f9fe 	udiv	r9, r1, lr
 8000574:	fb09 f804 	mul.w	r8, r9, r4
 8000578:	e7db      	b.n	8000532 <__udivmoddi4+0x282>
 800057a:	4673      	mov	r3, lr
 800057c:	e77f      	b.n	800047e <__udivmoddi4+0x1ce>
 800057e:	4650      	mov	r0, sl
 8000580:	e766      	b.n	8000450 <__udivmoddi4+0x1a0>
 8000582:	4608      	mov	r0, r1
 8000584:	e6fd      	b.n	8000382 <__udivmoddi4+0xd2>
 8000586:	443b      	add	r3, r7
 8000588:	3a02      	subs	r2, #2
 800058a:	e733      	b.n	80003f4 <__udivmoddi4+0x144>
 800058c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000590:	443b      	add	r3, r7
 8000592:	e71c      	b.n	80003ce <__udivmoddi4+0x11e>
 8000594:	4649      	mov	r1, r9
 8000596:	e79c      	b.n	80004d2 <__udivmoddi4+0x222>
 8000598:	eba1 0109 	sub.w	r1, r1, r9
 800059c:	46c4      	mov	ip, r8
 800059e:	fbb1 f9fe 	udiv	r9, r1, lr
 80005a2:	fb09 f804 	mul.w	r8, r9, r4
 80005a6:	e7c4      	b.n	8000532 <__udivmoddi4+0x282>

080005a8 <__aeabi_idiv0>:
 80005a8:	4770      	bx	lr
 80005aa:	bf00      	nop

080005ac <app_init>:

UART_HandleTypeDef *h_uart;

void app_init(SPI_HandleTypeDef *spi, TIM_HandleTypeDef *tim,
		UART_HandleTypeDef *uart)
{
 80005ac:	b580      	push	{r7, lr}
 80005ae:	b084      	sub	sp, #16
 80005b0:	af00      	add	r7, sp, #0
 80005b2:	60f8      	str	r0, [r7, #12]
 80005b4:	60b9      	str	r1, [r7, #8]
 80005b6:	607a      	str	r2, [r7, #4]
	h_spi = spi;
 80005b8:	4a0e      	ldr	r2, [pc, #56]	@ (80005f4 <app_init+0x48>)
 80005ba:	68fb      	ldr	r3, [r7, #12]
 80005bc:	6013      	str	r3, [r2, #0]
	h_tim = tim;
 80005be:	4a0e      	ldr	r2, [pc, #56]	@ (80005f8 <app_init+0x4c>)
 80005c0:	68bb      	ldr	r3, [r7, #8]
 80005c2:	6013      	str	r3, [r2, #0]
	h_uart = uart;
 80005c4:	4a0d      	ldr	r2, [pc, #52]	@ (80005fc <app_init+0x50>)
 80005c6:	687b      	ldr	r3, [r7, #4]
 80005c8:	6013      	str	r3, [r2, #0]

	// disable printf buffering
	setvbuf(stdout, NULL, _IONBF, 0);
 80005ca:	4b0d      	ldr	r3, [pc, #52]	@ (8000600 <app_init+0x54>)
 80005cc:	681b      	ldr	r3, [r3, #0]
 80005ce:	6898      	ldr	r0, [r3, #8]
 80005d0:	2300      	movs	r3, #0
 80005d2:	2202      	movs	r2, #2
 80005d4:	2100      	movs	r1, #0
 80005d6:	f004 f957 	bl	8004888 <setvbuf>

	link_init();
 80005da:	f000 fa8b 	bl	8000af4 <link_init>
	HAL_TIM_Base_Start_IT(h_tim);
 80005de:	4b06      	ldr	r3, [pc, #24]	@ (80005f8 <app_init+0x4c>)
 80005e0:	681b      	ldr	r3, [r3, #0]
 80005e2:	4618      	mov	r0, r3
 80005e4:	f003 f8b6 	bl	8003754 <HAL_TIM_Base_Start_IT>

	app_main();
 80005e8:	f000 f80c 	bl	8000604 <app_main>
}
 80005ec:	bf00      	nop
 80005ee:	3710      	adds	r7, #16
 80005f0:	46bd      	mov	sp, r7
 80005f2:	bd80      	pop	{r7, pc}
 80005f4:	20000084 	.word	0x20000084
 80005f8:	20000088 	.word	0x20000088
 80005fc:	2000008c 	.word	0x2000008c
 8000600:	20000018 	.word	0x20000018

08000604 <app_main>:
void app_main()
{
 8000604:	b580      	push	{r7, lr}
 8000606:	b082      	sub	sp, #8
 8000608:	af00      	add	r7, sp, #0
	link_send_string("HELLO_FROM_STM32");
 800060a:	4809      	ldr	r0, [pc, #36]	@ (8000630 <app_main+0x2c>)
 800060c:	f000 fa1e 	bl	8000a4c <link_send_string>
	opcode_t opcode;

	while (1)
	{
		if (HAL_SPI_Receive(h_spi, &opcode, 1, 2) == HAL_OK)
 8000610:	4b08      	ldr	r3, [pc, #32]	@ (8000634 <app_main+0x30>)
 8000612:	6818      	ldr	r0, [r3, #0]
 8000614:	1df9      	adds	r1, r7, #7
 8000616:	2302      	movs	r3, #2
 8000618:	2201      	movs	r2, #1
 800061a:	f002 fb30 	bl	8002c7e <HAL_SPI_Receive>
 800061e:	4603      	mov	r3, r0
 8000620:	2b00      	cmp	r3, #0
 8000622:	d1f5      	bne.n	8000610 <app_main+0xc>
		{
			link_task(opcode);
 8000624:	79fb      	ldrb	r3, [r7, #7]
 8000626:	4618      	mov	r0, r3
 8000628:	f000 fb8c 	bl	8000d44 <link_task>
		if (HAL_SPI_Receive(h_spi, &opcode, 1, 2) == HAL_OK)
 800062c:	e7f0      	b.n	8000610 <app_main+0xc>
 800062e:	bf00      	nop
 8000630:	0800570c 	.word	0x0800570c
 8000634:	20000084 	.word	0x20000084

08000638 <HAL_TIM_PeriodElapsedCallback>:
		}
	}
}

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000638:	b580      	push	{r7, lr}
 800063a:	b082      	sub	sp, #8
 800063c:	af00      	add	r7, sp, #0
 800063e:	6078      	str	r0, [r7, #4]
	if (htim == h_tim)
 8000640:	4b05      	ldr	r3, [pc, #20]	@ (8000658 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000642:	681b      	ldr	r3, [r3, #0]
 8000644:	687a      	ldr	r2, [r7, #4]
 8000646:	429a      	cmp	r2, r3
 8000648:	d101      	bne.n	800064e <HAL_TIM_PeriodElapsedCallback+0x16>
	{
		link_on_timer_tick();
 800064a:	f000 fa2b 	bl	8000aa4 <link_on_timer_tick>
	}
}
 800064e:	bf00      	nop
 8000650:	3708      	adds	r7, #8
 8000652:	46bd      	mov	sp, r7
 8000654:	bd80      	pop	{r7, pc}
 8000656:	bf00      	nop
 8000658:	20000088 	.word	0x20000088

0800065c <_write>:



int _write(int file, char *ptr, int len)
{
 800065c:	b580      	push	{r7, lr}
 800065e:	b084      	sub	sp, #16
 8000660:	af00      	add	r7, sp, #0
 8000662:	60f8      	str	r0, [r7, #12]
 8000664:	60b9      	str	r1, [r7, #8]
 8000666:	607a      	str	r2, [r7, #4]
	if (h_uart->gState != HAL_UART_STATE_RESET)
 8000668:	4b08      	ldr	r3, [pc, #32]	@ (800068c <_write+0x30>)
 800066a:	681b      	ldr	r3, [r3, #0]
 800066c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800066e:	2b00      	cmp	r3, #0
 8000670:	d007      	beq.n	8000682 <_write+0x26>
	{
		HAL_UART_Transmit(h_uart, (uint8_t*) ptr, (uint16_t) len, 50);
 8000672:	4b06      	ldr	r3, [pc, #24]	@ (800068c <_write+0x30>)
 8000674:	6818      	ldr	r0, [r3, #0]
 8000676:	687b      	ldr	r3, [r7, #4]
 8000678:	b29a      	uxth	r2, r3
 800067a:	2332      	movs	r3, #50	@ 0x32
 800067c:	68b9      	ldr	r1, [r7, #8]
 800067e:	f003 fb5d 	bl	8003d3c <HAL_UART_Transmit>
	}
	return len;
 8000682:	687b      	ldr	r3, [r7, #4]
}
 8000684:	4618      	mov	r0, r3
 8000686:	3710      	adds	r7, #16
 8000688:	46bd      	mov	sp, r7
 800068a:	bd80      	pop	{r7, pc}
 800068c:	2000008c 	.word	0x2000008c

08000690 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000690:	b580      	push	{r7, lr}
 8000692:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000694:	f000 fd6f 	bl	8001176 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000698:	f000 f816 	bl	80006c8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800069c:	f000 f918 	bl	80008d0 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80006a0:	f000 f8e6 	bl	8000870 <MX_USART2_UART_Init>
  MX_SPI1_Init();
 80006a4:	f000 f874 	bl	8000790 <MX_SPI1_Init>
  MX_TIM6_Init();
 80006a8:	f000 f8aa 	bl	8000800 <MX_TIM6_Init>
  /* USER CODE BEGIN 2 */
  app_init(&hspi1, &htim6, &huart2);
 80006ac:	4a03      	ldr	r2, [pc, #12]	@ (80006bc <main+0x2c>)
 80006ae:	4904      	ldr	r1, [pc, #16]	@ (80006c0 <main+0x30>)
 80006b0:	4804      	ldr	r0, [pc, #16]	@ (80006c4 <main+0x34>)
 80006b2:	f7ff ff7b 	bl	80005ac <app_init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80006b6:	bf00      	nop
 80006b8:	e7fd      	b.n	80006b6 <main+0x26>
 80006ba:	bf00      	nop
 80006bc:	20000140 	.word	0x20000140
 80006c0:	200000f4 	.word	0x200000f4
 80006c4:	20000090 	.word	0x20000090

080006c8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80006c8:	b580      	push	{r7, lr}
 80006ca:	b096      	sub	sp, #88	@ 0x58
 80006cc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80006ce:	f107 0314 	add.w	r3, r7, #20
 80006d2:	2244      	movs	r2, #68	@ 0x44
 80006d4:	2100      	movs	r1, #0
 80006d6:	4618      	mov	r0, r3
 80006d8:	f004 f9cd 	bl	8004a76 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80006dc:	463b      	mov	r3, r7
 80006de:	2200      	movs	r2, #0
 80006e0:	601a      	str	r2, [r3, #0]
 80006e2:	605a      	str	r2, [r3, #4]
 80006e4:	609a      	str	r2, [r3, #8]
 80006e6:	60da      	str	r2, [r3, #12]
 80006e8:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80006ea:	f44f 7000 	mov.w	r0, #512	@ 0x200
 80006ee:	f001 f89d 	bl	800182c <HAL_PWREx_ControlVoltageScaling>
 80006f2:	4603      	mov	r3, r0
 80006f4:	2b00      	cmp	r3, #0
 80006f6:	d001      	beq.n	80006fc <SystemClock_Config+0x34>
  {
    Error_Handler();
 80006f8:	f000 f94c 	bl	8000994 <Error_Handler>
  }

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 80006fc:	f001 f878 	bl	80017f0 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8000700:	4b22      	ldr	r3, [pc, #136]	@ (800078c <SystemClock_Config+0xc4>)
 8000702:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8000706:	4a21      	ldr	r2, [pc, #132]	@ (800078c <SystemClock_Config+0xc4>)
 8000708:	f023 0318 	bic.w	r3, r3, #24
 800070c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
 8000710:	2314      	movs	r3, #20
 8000712:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8000714:	2301      	movs	r3, #1
 8000716:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8000718:	2301      	movs	r3, #1
 800071a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 800071c:	2300      	movs	r3, #0
 800071e:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8000720:	2360      	movs	r3, #96	@ 0x60
 8000722:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000724:	2302      	movs	r3, #2
 8000726:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8000728:	2301      	movs	r3, #1
 800072a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 800072c:	2301      	movs	r3, #1
 800072e:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 16;
 8000730:	2310      	movs	r3, #16
 8000732:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8000734:	2307      	movs	r3, #7
 8000736:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000738:	2302      	movs	r3, #2
 800073a:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800073c:	2302      	movs	r3, #2
 800073e:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000740:	f107 0314 	add.w	r3, r7, #20
 8000744:	4618      	mov	r0, r3
 8000746:	f001 f8c7 	bl	80018d8 <HAL_RCC_OscConfig>
 800074a:	4603      	mov	r3, r0
 800074c:	2b00      	cmp	r3, #0
 800074e:	d001      	beq.n	8000754 <SystemClock_Config+0x8c>
  {
    Error_Handler();
 8000750:	f000 f920 	bl	8000994 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000754:	230f      	movs	r3, #15
 8000756:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000758:	2303      	movs	r3, #3
 800075a:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800075c:	2300      	movs	r3, #0
 800075e:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV16;
 8000760:	f44f 63e0 	mov.w	r3, #1792	@ 0x700
 8000764:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV16;
 8000766:	f44f 63e0 	mov.w	r3, #1792	@ 0x700
 800076a:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 800076c:	463b      	mov	r3, r7
 800076e:	2101      	movs	r1, #1
 8000770:	4618      	mov	r0, r3
 8000772:	f001 fcc5 	bl	8002100 <HAL_RCC_ClockConfig>
 8000776:	4603      	mov	r3, r0
 8000778:	2b00      	cmp	r3, #0
 800077a:	d001      	beq.n	8000780 <SystemClock_Config+0xb8>
  {
    Error_Handler();
 800077c:	f000 f90a 	bl	8000994 <Error_Handler>
  }

  /** Enable MSI Auto calibration
  */
  HAL_RCCEx_EnableMSIPLLMode();
 8000780:	f002 f8d8 	bl	8002934 <HAL_RCCEx_EnableMSIPLLMode>
}
 8000784:	bf00      	nop
 8000786:	3758      	adds	r7, #88	@ 0x58
 8000788:	46bd      	mov	sp, r7
 800078a:	bd80      	pop	{r7, pc}
 800078c:	40021000 	.word	0x40021000

08000790 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000790:	b580      	push	{r7, lr}
 8000792:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000794:	4b18      	ldr	r3, [pc, #96]	@ (80007f8 <MX_SPI1_Init+0x68>)
 8000796:	4a19      	ldr	r2, [pc, #100]	@ (80007fc <MX_SPI1_Init+0x6c>)
 8000798:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_SLAVE;
 800079a:	4b17      	ldr	r3, [pc, #92]	@ (80007f8 <MX_SPI1_Init+0x68>)
 800079c:	2200      	movs	r2, #0
 800079e:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80007a0:	4b15      	ldr	r3, [pc, #84]	@ (80007f8 <MX_SPI1_Init+0x68>)
 80007a2:	2200      	movs	r2, #0
 80007a4:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80007a6:	4b14      	ldr	r3, [pc, #80]	@ (80007f8 <MX_SPI1_Init+0x68>)
 80007a8:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 80007ac:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80007ae:	4b12      	ldr	r3, [pc, #72]	@ (80007f8 <MX_SPI1_Init+0x68>)
 80007b0:	2200      	movs	r2, #0
 80007b2:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80007b4:	4b10      	ldr	r3, [pc, #64]	@ (80007f8 <MX_SPI1_Init+0x68>)
 80007b6:	2200      	movs	r2, #0
 80007b8:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_HARD_INPUT;
 80007ba:	4b0f      	ldr	r3, [pc, #60]	@ (80007f8 <MX_SPI1_Init+0x68>)
 80007bc:	2200      	movs	r2, #0
 80007be:	619a      	str	r2, [r3, #24]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80007c0:	4b0d      	ldr	r3, [pc, #52]	@ (80007f8 <MX_SPI1_Init+0x68>)
 80007c2:	2200      	movs	r2, #0
 80007c4:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80007c6:	4b0c      	ldr	r3, [pc, #48]	@ (80007f8 <MX_SPI1_Init+0x68>)
 80007c8:	2200      	movs	r2, #0
 80007ca:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80007cc:	4b0a      	ldr	r3, [pc, #40]	@ (80007f8 <MX_SPI1_Init+0x68>)
 80007ce:	2200      	movs	r2, #0
 80007d0:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 80007d2:	4b09      	ldr	r3, [pc, #36]	@ (80007f8 <MX_SPI1_Init+0x68>)
 80007d4:	2207      	movs	r2, #7
 80007d6:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80007d8:	4b07      	ldr	r3, [pc, #28]	@ (80007f8 <MX_SPI1_Init+0x68>)
 80007da:	2200      	movs	r2, #0
 80007dc:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 80007de:	4b06      	ldr	r3, [pc, #24]	@ (80007f8 <MX_SPI1_Init+0x68>)
 80007e0:	2200      	movs	r2, #0
 80007e2:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80007e4:	4804      	ldr	r0, [pc, #16]	@ (80007f8 <MX_SPI1_Init+0x68>)
 80007e6:	f002 f9a7 	bl	8002b38 <HAL_SPI_Init>
 80007ea:	4603      	mov	r3, r0
 80007ec:	2b00      	cmp	r3, #0
 80007ee:	d001      	beq.n	80007f4 <MX_SPI1_Init+0x64>
  {
    Error_Handler();
 80007f0:	f000 f8d0 	bl	8000994 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80007f4:	bf00      	nop
 80007f6:	bd80      	pop	{r7, pc}
 80007f8:	20000090 	.word	0x20000090
 80007fc:	40013000 	.word	0x40013000

08000800 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8000800:	b580      	push	{r7, lr}
 8000802:	b084      	sub	sp, #16
 8000804:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000806:	1d3b      	adds	r3, r7, #4
 8000808:	2200      	movs	r2, #0
 800080a:	601a      	str	r2, [r3, #0]
 800080c:	605a      	str	r2, [r3, #4]
 800080e:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8000810:	4b15      	ldr	r3, [pc, #84]	@ (8000868 <MX_TIM6_Init+0x68>)
 8000812:	4a16      	ldr	r2, [pc, #88]	@ (800086c <MX_TIM6_Init+0x6c>)
 8000814:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 7999;
 8000816:	4b14      	ldr	r3, [pc, #80]	@ (8000868 <MX_TIM6_Init+0x68>)
 8000818:	f641 723f 	movw	r2, #7999	@ 0x1f3f
 800081c:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 800081e:	4b12      	ldr	r3, [pc, #72]	@ (8000868 <MX_TIM6_Init+0x68>)
 8000820:	2200      	movs	r2, #0
 8000822:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 1999;
 8000824:	4b10      	ldr	r3, [pc, #64]	@ (8000868 <MX_TIM6_Init+0x68>)
 8000826:	f240 72cf 	movw	r2, #1999	@ 0x7cf
 800082a:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800082c:	4b0e      	ldr	r3, [pc, #56]	@ (8000868 <MX_TIM6_Init+0x68>)
 800082e:	2280      	movs	r2, #128	@ 0x80
 8000830:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8000832:	480d      	ldr	r0, [pc, #52]	@ (8000868 <MX_TIM6_Init+0x68>)
 8000834:	f002 ff36 	bl	80036a4 <HAL_TIM_Base_Init>
 8000838:	4603      	mov	r3, r0
 800083a:	2b00      	cmp	r3, #0
 800083c:	d001      	beq.n	8000842 <MX_TIM6_Init+0x42>
  {
    Error_Handler();
 800083e:	f000 f8a9 	bl	8000994 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000842:	2300      	movs	r3, #0
 8000844:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000846:	2300      	movs	r3, #0
 8000848:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 800084a:	1d3b      	adds	r3, r7, #4
 800084c:	4619      	mov	r1, r3
 800084e:	4806      	ldr	r0, [pc, #24]	@ (8000868 <MX_TIM6_Init+0x68>)
 8000850:	f003 f9a2 	bl	8003b98 <HAL_TIMEx_MasterConfigSynchronization>
 8000854:	4603      	mov	r3, r0
 8000856:	2b00      	cmp	r3, #0
 8000858:	d001      	beq.n	800085e <MX_TIM6_Init+0x5e>
  {
    Error_Handler();
 800085a:	f000 f89b 	bl	8000994 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 800085e:	bf00      	nop
 8000860:	3710      	adds	r7, #16
 8000862:	46bd      	mov	sp, r7
 8000864:	bd80      	pop	{r7, pc}
 8000866:	bf00      	nop
 8000868:	200000f4 	.word	0x200000f4
 800086c:	40001000 	.word	0x40001000

08000870 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000870:	b580      	push	{r7, lr}
 8000872:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000874:	4b14      	ldr	r3, [pc, #80]	@ (80008c8 <MX_USART2_UART_Init+0x58>)
 8000876:	4a15      	ldr	r2, [pc, #84]	@ (80008cc <MX_USART2_UART_Init+0x5c>)
 8000878:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800087a:	4b13      	ldr	r3, [pc, #76]	@ (80008c8 <MX_USART2_UART_Init+0x58>)
 800087c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000880:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000882:	4b11      	ldr	r3, [pc, #68]	@ (80008c8 <MX_USART2_UART_Init+0x58>)
 8000884:	2200      	movs	r2, #0
 8000886:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000888:	4b0f      	ldr	r3, [pc, #60]	@ (80008c8 <MX_USART2_UART_Init+0x58>)
 800088a:	2200      	movs	r2, #0
 800088c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800088e:	4b0e      	ldr	r3, [pc, #56]	@ (80008c8 <MX_USART2_UART_Init+0x58>)
 8000890:	2200      	movs	r2, #0
 8000892:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000894:	4b0c      	ldr	r3, [pc, #48]	@ (80008c8 <MX_USART2_UART_Init+0x58>)
 8000896:	220c      	movs	r2, #12
 8000898:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800089a:	4b0b      	ldr	r3, [pc, #44]	@ (80008c8 <MX_USART2_UART_Init+0x58>)
 800089c:	2200      	movs	r2, #0
 800089e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80008a0:	4b09      	ldr	r3, [pc, #36]	@ (80008c8 <MX_USART2_UART_Init+0x58>)
 80008a2:	2200      	movs	r2, #0
 80008a4:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80008a6:	4b08      	ldr	r3, [pc, #32]	@ (80008c8 <MX_USART2_UART_Init+0x58>)
 80008a8:	2200      	movs	r2, #0
 80008aa:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80008ac:	4b06      	ldr	r3, [pc, #24]	@ (80008c8 <MX_USART2_UART_Init+0x58>)
 80008ae:	2200      	movs	r2, #0
 80008b0:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80008b2:	4805      	ldr	r0, [pc, #20]	@ (80008c8 <MX_USART2_UART_Init+0x58>)
 80008b4:	f003 f9f4 	bl	8003ca0 <HAL_UART_Init>
 80008b8:	4603      	mov	r3, r0
 80008ba:	2b00      	cmp	r3, #0
 80008bc:	d001      	beq.n	80008c2 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80008be:	f000 f869 	bl	8000994 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80008c2:	bf00      	nop
 80008c4:	bd80      	pop	{r7, pc}
 80008c6:	bf00      	nop
 80008c8:	20000140 	.word	0x20000140
 80008cc:	40004400 	.word	0x40004400

080008d0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80008d0:	b580      	push	{r7, lr}
 80008d2:	b088      	sub	sp, #32
 80008d4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008d6:	f107 030c 	add.w	r3, r7, #12
 80008da:	2200      	movs	r2, #0
 80008dc:	601a      	str	r2, [r3, #0]
 80008de:	605a      	str	r2, [r3, #4]
 80008e0:	609a      	str	r2, [r3, #8]
 80008e2:	60da      	str	r2, [r3, #12]
 80008e4:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80008e6:	4b29      	ldr	r3, [pc, #164]	@ (800098c <MX_GPIO_Init+0xbc>)
 80008e8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80008ea:	4a28      	ldr	r2, [pc, #160]	@ (800098c <MX_GPIO_Init+0xbc>)
 80008ec:	f043 0304 	orr.w	r3, r3, #4
 80008f0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80008f2:	4b26      	ldr	r3, [pc, #152]	@ (800098c <MX_GPIO_Init+0xbc>)
 80008f4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80008f6:	f003 0304 	and.w	r3, r3, #4
 80008fa:	60bb      	str	r3, [r7, #8]
 80008fc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80008fe:	4b23      	ldr	r3, [pc, #140]	@ (800098c <MX_GPIO_Init+0xbc>)
 8000900:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000902:	4a22      	ldr	r2, [pc, #136]	@ (800098c <MX_GPIO_Init+0xbc>)
 8000904:	f043 0301 	orr.w	r3, r3, #1
 8000908:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800090a:	4b20      	ldr	r3, [pc, #128]	@ (800098c <MX_GPIO_Init+0xbc>)
 800090c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800090e:	f003 0301 	and.w	r3, r3, #1
 8000912:	607b      	str	r3, [r7, #4]
 8000914:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000916:	4b1d      	ldr	r3, [pc, #116]	@ (800098c <MX_GPIO_Init+0xbc>)
 8000918:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800091a:	4a1c      	ldr	r2, [pc, #112]	@ (800098c <MX_GPIO_Init+0xbc>)
 800091c:	f043 0302 	orr.w	r3, r3, #2
 8000920:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000922:	4b1a      	ldr	r3, [pc, #104]	@ (800098c <MX_GPIO_Init+0xbc>)
 8000924:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000926:	f003 0302 	and.w	r3, r3, #2
 800092a:	603b      	str	r3, [r7, #0]
 800092c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI_INT_GPIO_Port, SPI_INT_Pin, GPIO_PIN_RESET);
 800092e:	2200      	movs	r2, #0
 8000930:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000934:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000938:	f000 ff28 	bl	800178c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_RESET);
 800093c:	2200      	movs	r2, #0
 800093e:	2108      	movs	r1, #8
 8000940:	4813      	ldr	r0, [pc, #76]	@ (8000990 <MX_GPIO_Init+0xc0>)
 8000942:	f000 ff23 	bl	800178c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : SPI_INT_Pin */
  GPIO_InitStruct.Pin = SPI_INT_Pin;
 8000946:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800094a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800094c:	2301      	movs	r3, #1
 800094e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000950:	2300      	movs	r3, #0
 8000952:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8000954:	2301      	movs	r3, #1
 8000956:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(SPI_INT_GPIO_Port, &GPIO_InitStruct);
 8000958:	f107 030c 	add.w	r3, r7, #12
 800095c:	4619      	mov	r1, r3
 800095e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000962:	f000 fda9 	bl	80014b8 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD3_Pin */
  GPIO_InitStruct.Pin = LD3_Pin;
 8000966:	2308      	movs	r3, #8
 8000968:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800096a:	2301      	movs	r3, #1
 800096c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800096e:	2300      	movs	r3, #0
 8000970:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000972:	2300      	movs	r3, #0
 8000974:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LD3_GPIO_Port, &GPIO_InitStruct);
 8000976:	f107 030c 	add.w	r3, r7, #12
 800097a:	4619      	mov	r1, r3
 800097c:	4804      	ldr	r0, [pc, #16]	@ (8000990 <MX_GPIO_Init+0xc0>)
 800097e:	f000 fd9b 	bl	80014b8 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000982:	bf00      	nop
 8000984:	3720      	adds	r7, #32
 8000986:	46bd      	mov	sp, r7
 8000988:	bd80      	pop	{r7, pc}
 800098a:	bf00      	nop
 800098c:	40021000 	.word	0x40021000
 8000990:	48000400 	.word	0x48000400

08000994 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000994:	b480      	push	{r7}
 8000996:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000998:	b672      	cpsid	i
}
 800099a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800099c:	bf00      	nop
 800099e:	e7fd      	b.n	800099c <Error_Handler+0x8>

080009a0 <spi_int_assert>:
static bool rx_has_new_data = false;

static volatile app_state_t g_state = ST_IDLE;

static void spi_int_assert(void)
{
 80009a0:	b580      	push	{r7, lr}
 80009a2:	af00      	add	r7, sp, #0
	printf("spi-int-asserted with tx_len = %d", tx_len);
 80009a4:	4b07      	ldr	r3, [pc, #28]	@ (80009c4 <spi_int_assert+0x24>)
 80009a6:	881b      	ldrh	r3, [r3, #0]
 80009a8:	b29b      	uxth	r3, r3
 80009aa:	4619      	mov	r1, r3
 80009ac:	4806      	ldr	r0, [pc, #24]	@ (80009c8 <spi_int_assert+0x28>)
 80009ae:	f003 ff59 	bl	8004864 <iprintf>
	HAL_GPIO_WritePin(SPI_INT_GPIO_Port, SPI_INT_Pin, GPIO_PIN_SET);
 80009b2:	2201      	movs	r2, #1
 80009b4:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80009b8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80009bc:	f000 fee6 	bl	800178c <HAL_GPIO_WritePin>
}
 80009c0:	bf00      	nop
 80009c2:	bd80      	pop	{r7, pc}
 80009c4:	200001ca 	.word	0x200001ca
 80009c8:	08005720 	.word	0x08005720

080009cc <spi_int_deassert>:

static void spi_int_deassert(void)
{
 80009cc:	b580      	push	{r7, lr}
 80009ce:	af00      	add	r7, sp, #0
	printf("spi-int-deasserted ");
 80009d0:	4805      	ldr	r0, [pc, #20]	@ (80009e8 <spi_int_deassert+0x1c>)
 80009d2:	f003 ff47 	bl	8004864 <iprintf>
	HAL_GPIO_WritePin(SPI_INT_GPIO_Port, SPI_INT_Pin, GPIO_PIN_RESET);
 80009d6:	2200      	movs	r2, #0
 80009d8:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80009dc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80009e0:	f000 fed4 	bl	800178c <HAL_GPIO_WritePin>
}
 80009e4:	bf00      	nop
 80009e6:	bd80      	pop	{r7, pc}
 80009e8:	08005744 	.word	0x08005744

080009ec <app_state_name>:
{
	return app_state_name((app_state_t) g_state);
}

const char* app_state_name(app_state_t state)
{
 80009ec:	b480      	push	{r7}
 80009ee:	b083      	sub	sp, #12
 80009f0:	af00      	add	r7, sp, #0
 80009f2:	4603      	mov	r3, r0
 80009f4:	71fb      	strb	r3, [r7, #7]
	switch (state)
 80009f6:	79fb      	ldrb	r3, [r7, #7]
 80009f8:	2b02      	cmp	r3, #2
 80009fa:	d00a      	beq.n	8000a12 <app_state_name+0x26>
 80009fc:	2b02      	cmp	r3, #2
 80009fe:	dc0a      	bgt.n	8000a16 <app_state_name+0x2a>
 8000a00:	2b00      	cmp	r3, #0
 8000a02:	d002      	beq.n	8000a0a <app_state_name+0x1e>
 8000a04:	2b01      	cmp	r3, #1
 8000a06:	d002      	beq.n	8000a0e <app_state_name+0x22>
 8000a08:	e005      	b.n	8000a16 <app_state_name+0x2a>
	{
	case ST_IDLE:
		return "IDLE";
 8000a0a:	4b06      	ldr	r3, [pc, #24]	@ (8000a24 <app_state_name+0x38>)
 8000a0c:	e004      	b.n	8000a18 <app_state_name+0x2c>
	case ST_RUN:
		return "RUN";
 8000a0e:	4b06      	ldr	r3, [pc, #24]	@ (8000a28 <app_state_name+0x3c>)
 8000a10:	e002      	b.n	8000a18 <app_state_name+0x2c>
	case ST_ERROR:
		return "ERROR";
 8000a12:	4b06      	ldr	r3, [pc, #24]	@ (8000a2c <app_state_name+0x40>)
 8000a14:	e000      	b.n	8000a18 <app_state_name+0x2c>
	default:
		return "?";
 8000a16:	4b06      	ldr	r3, [pc, #24]	@ (8000a30 <app_state_name+0x44>)
	}
}
 8000a18:	4618      	mov	r0, r3
 8000a1a:	370c      	adds	r7, #12
 8000a1c:	46bd      	mov	sp, r7
 8000a1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a22:	4770      	bx	lr
 8000a24:	08005758 	.word	0x08005758
 8000a28:	08005760 	.word	0x08005760
 8000a2c:	08005764 	.word	0x08005764
 8000a30:	0800576c 	.word	0x0800576c

08000a34 <app_state_init>:

void app_state_init(void)
{
 8000a34:	b480      	push	{r7}
 8000a36:	af00      	add	r7, sp, #0
	g_state = ST_IDLE;
 8000a38:	4b03      	ldr	r3, [pc, #12]	@ (8000a48 <app_state_init+0x14>)
 8000a3a:	2200      	movs	r2, #0
 8000a3c:	701a      	strb	r2, [r3, #0]
}
 8000a3e:	bf00      	nop
 8000a40:	46bd      	mov	sp, r7
 8000a42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a46:	4770      	bx	lr
 8000a48:	200011cf 	.word	0x200011cf

08000a4c <link_send_string>:

void link_send_string(const char *string)
{
 8000a4c:	b580      	push	{r7, lr}
 8000a4e:	b084      	sub	sp, #16
 8000a50:	af00      	add	r7, sp, #0
 8000a52:	6078      	str	r0, [r7, #4]
	if (!string)
 8000a54:	687b      	ldr	r3, [r7, #4]
 8000a56:	2b00      	cmp	r3, #0
 8000a58:	d019      	beq.n	8000a8e <link_send_string+0x42>
	{
		return;
	}

	size_t length = strlen(string);
 8000a5a:	6878      	ldr	r0, [r7, #4]
 8000a5c:	f7ff fbb8 	bl	80001d0 <strlen>
 8000a60:	60f8      	str	r0, [r7, #12]

	if (length > (TX_MAX - 1))
 8000a62:	68fb      	ldr	r3, [r7, #12]
 8000a64:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8000a68:	d302      	bcc.n	8000a70 <link_send_string+0x24>
	{
		length = TX_MAX - 1;
 8000a6a:	f240 33ff 	movw	r3, #1023	@ 0x3ff
 8000a6e:	60fb      	str	r3, [r7, #12]
	}

	memcpy(tx_buf, string, length);
 8000a70:	68fa      	ldr	r2, [r7, #12]
 8000a72:	6879      	ldr	r1, [r7, #4]
 8000a74:	4808      	ldr	r0, [pc, #32]	@ (8000a98 <link_send_string+0x4c>)
 8000a76:	f004 f88c 	bl	8004b92 <memcpy>

	tx_len = (uint16_t) length;
 8000a7a:	68fb      	ldr	r3, [r7, #12]
 8000a7c:	b29a      	uxth	r2, r3
 8000a7e:	4b07      	ldr	r3, [pc, #28]	@ (8000a9c <link_send_string+0x50>)
 8000a80:	801a      	strh	r2, [r3, #0]
	tx_ready = true;
 8000a82:	4b07      	ldr	r3, [pc, #28]	@ (8000aa0 <link_send_string+0x54>)
 8000a84:	2201      	movs	r2, #1
 8000a86:	701a      	strb	r2, [r3, #0]

	spi_int_assert();
 8000a88:	f7ff ff8a 	bl	80009a0 <spi_int_assert>
 8000a8c:	e000      	b.n	8000a90 <link_send_string+0x44>
		return;
 8000a8e:	bf00      	nop
}
 8000a90:	3710      	adds	r7, #16
 8000a92:	46bd      	mov	sp, r7
 8000a94:	bd80      	pop	{r7, pc}
 8000a96:	bf00      	nop
 8000a98:	200001cc 	.word	0x200001cc
 8000a9c:	200001ca 	.word	0x200001ca
 8000aa0:	200001c8 	.word	0x200001c8

08000aa4 <link_on_timer_tick>:

void link_on_timer_tick(void)
{
 8000aa4:	b580      	push	{r7, lr}
 8000aa6:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(LD3_GPIO_Port, LD3_Pin);
 8000aa8:	2108      	movs	r1, #8
 8000aaa:	480f      	ldr	r0, [pc, #60]	@ (8000ae8 <link_on_timer_tick+0x44>)
 8000aac:	f000 fe86 	bl	80017bc <HAL_GPIO_TogglePin>

	g_state = (app_state_t) ((g_state + 1) % ST_COUNT);
 8000ab0:	4b0e      	ldr	r3, [pc, #56]	@ (8000aec <link_on_timer_tick+0x48>)
 8000ab2:	781b      	ldrb	r3, [r3, #0]
 8000ab4:	b2db      	uxtb	r3, r3
 8000ab6:	1c5a      	adds	r2, r3, #1
 8000ab8:	4b0d      	ldr	r3, [pc, #52]	@ (8000af0 <link_on_timer_tick+0x4c>)
 8000aba:	fb83 3102 	smull	r3, r1, r3, r2
 8000abe:	17d3      	asrs	r3, r2, #31
 8000ac0:	1ac9      	subs	r1, r1, r3
 8000ac2:	460b      	mov	r3, r1
 8000ac4:	005b      	lsls	r3, r3, #1
 8000ac6:	440b      	add	r3, r1
 8000ac8:	1ad1      	subs	r1, r2, r3
 8000aca:	b2ca      	uxtb	r2, r1
 8000acc:	4b07      	ldr	r3, [pc, #28]	@ (8000aec <link_on_timer_tick+0x48>)
 8000ace:	701a      	strb	r2, [r3, #0]

	link_send_string(app_state_name(g_state));
 8000ad0:	4b06      	ldr	r3, [pc, #24]	@ (8000aec <link_on_timer_tick+0x48>)
 8000ad2:	781b      	ldrb	r3, [r3, #0]
 8000ad4:	b2db      	uxtb	r3, r3
 8000ad6:	4618      	mov	r0, r3
 8000ad8:	f7ff ff88 	bl	80009ec <app_state_name>
 8000adc:	4603      	mov	r3, r0
 8000ade:	4618      	mov	r0, r3
 8000ae0:	f7ff ffb4 	bl	8000a4c <link_send_string>
}
 8000ae4:	bf00      	nop
 8000ae6:	bd80      	pop	{r7, pc}
 8000ae8:	48000400 	.word	0x48000400
 8000aec:	200011cf 	.word	0x200011cf
 8000af0:	55555556 	.word	0x55555556

08000af4 <link_init>:

void link_init(void)
{
 8000af4:	b580      	push	{r7, lr}
 8000af6:	af00      	add	r7, sp, #0
	spi_int_deassert();
 8000af8:	f7ff ff68 	bl	80009cc <spi_int_deassert>
	app_state_init();
 8000afc:	f7ff ff9a 	bl	8000a34 <app_state_init>
}
 8000b00:	bf00      	nop
 8000b02:	bd80      	pop	{r7, pc}

08000b04 <recieve_from_pi>:


void recieve_from_pi()
{
 8000b04:	b580      	push	{r7, lr}
 8000b06:	b084      	sub	sp, #16
 8000b08:	af02      	add	r7, sp, #8
	printf("recieving-string-from-pi ");
 8000b0a:	482a      	ldr	r0, [pc, #168]	@ (8000bb4 <recieve_from_pi+0xb0>)
 8000b0c:	f003 feaa 	bl	8004864 <iprintf>
	HAL_TIM_Base_Stop_IT(h_tim);
 8000b10:	4b29      	ldr	r3, [pc, #164]	@ (8000bb8 <recieve_from_pi+0xb4>)
 8000b12:	681b      	ldr	r3, [r3, #0]
 8000b14:	4618      	mov	r0, r3
 8000b16:	f002 fe71 	bl	80037fc <HAL_TIM_Base_Stop_IT>
	printf("timer-stopped ");
 8000b1a:	4828      	ldr	r0, [pc, #160]	@ (8000bbc <recieve_from_pi+0xb8>)
 8000b1c:	f003 fea2 	bl	8004864 <iprintf>
	uint8_t length_bytes[2];
	if (HAL_SPI_TransmitReceive(h_spi, dummy_tx, length_bytes, sizeof(length_bytes), HAL_MAX_DELAY) != HAL_OK)
 8000b20:	4b27      	ldr	r3, [pc, #156]	@ (8000bc0 <recieve_from_pi+0xbc>)
 8000b22:	6818      	ldr	r0, [r3, #0]
 8000b24:	1d3a      	adds	r2, r7, #4
 8000b26:	f04f 33ff 	mov.w	r3, #4294967295
 8000b2a:	9300      	str	r3, [sp, #0]
 8000b2c:	2302      	movs	r3, #2
 8000b2e:	4925      	ldr	r1, [pc, #148]	@ (8000bc4 <recieve_from_pi+0xc0>)
 8000b30:	f002 f9dd 	bl	8002eee <HAL_SPI_TransmitReceive>
 8000b34:	4603      	mov	r3, r0
 8000b36:	2b00      	cmp	r3, #0
 8000b38:	d00b      	beq.n	8000b52 <recieve_from_pi+0x4e>
	{
		printf("not-sure ");
 8000b3a:	4823      	ldr	r0, [pc, #140]	@ (8000bc8 <recieve_from_pi+0xc4>)
 8000b3c:	f003 fe92 	bl	8004864 <iprintf>
		printf("timer-restarted ");
 8000b40:	4822      	ldr	r0, [pc, #136]	@ (8000bcc <recieve_from_pi+0xc8>)
 8000b42:	f003 fe8f 	bl	8004864 <iprintf>
		HAL_TIM_Base_Start_IT(h_tim);
 8000b46:	4b1c      	ldr	r3, [pc, #112]	@ (8000bb8 <recieve_from_pi+0xb4>)
 8000b48:	681b      	ldr	r3, [r3, #0]
 8000b4a:	4618      	mov	r0, r3
 8000b4c:	f002 fe02 	bl	8003754 <HAL_TIM_Base_Start_IT>
		return;
 8000b50:	e02d      	b.n	8000bae <recieve_from_pi+0xaa>
	}
	uint16_t length = length_bytes[0] << 8 | length_bytes[1];
 8000b52:	793b      	ldrb	r3, [r7, #4]
 8000b54:	b21b      	sxth	r3, r3
 8000b56:	021b      	lsls	r3, r3, #8
 8000b58:	b21a      	sxth	r2, r3
 8000b5a:	797b      	ldrb	r3, [r7, #5]
 8000b5c:	b21b      	sxth	r3, r3
 8000b5e:	4313      	orrs	r3, r2
 8000b60:	b21b      	sxth	r3, r3
 8000b62:	80fb      	strh	r3, [r7, #6]
	printf("going-to-recieve-%d-bytes ", length);
 8000b64:	88fb      	ldrh	r3, [r7, #6]
 8000b66:	4619      	mov	r1, r3
 8000b68:	4819      	ldr	r0, [pc, #100]	@ (8000bd0 <recieve_from_pi+0xcc>)
 8000b6a:	f003 fe7b 	bl	8004864 <iprintf>

	if (HAL_SPI_TransmitReceive(h_spi, dummy_tx, rx_buf, length, HAL_MAX_DELAY) == HAL_OK)
 8000b6e:	4b14      	ldr	r3, [pc, #80]	@ (8000bc0 <recieve_from_pi+0xbc>)
 8000b70:	6818      	ldr	r0, [r3, #0]
 8000b72:	88fb      	ldrh	r3, [r7, #6]
 8000b74:	f04f 32ff 	mov.w	r2, #4294967295
 8000b78:	9200      	str	r2, [sp, #0]
 8000b7a:	4a16      	ldr	r2, [pc, #88]	@ (8000bd4 <recieve_from_pi+0xd0>)
 8000b7c:	4911      	ldr	r1, [pc, #68]	@ (8000bc4 <recieve_from_pi+0xc0>)
 8000b7e:	f002 f9b6 	bl	8002eee <HAL_SPI_TransmitReceive>
 8000b82:	4603      	mov	r3, r0
 8000b84:	2b00      	cmp	r3, #0
 8000b86:	d109      	bne.n	8000b9c <recieve_from_pi+0x98>
	{
		rx_len = length;
 8000b88:	4a13      	ldr	r2, [pc, #76]	@ (8000bd8 <recieve_from_pi+0xd4>)
 8000b8a:	88fb      	ldrh	r3, [r7, #6]
 8000b8c:	8013      	strh	r3, [r2, #0]
		rx_has_new_data = true;
 8000b8e:	4b13      	ldr	r3, [pc, #76]	@ (8000bdc <recieve_from_pi+0xd8>)
 8000b90:	2201      	movs	r2, #1
 8000b92:	701a      	strb	r2, [r3, #0]
		printf("rx-has-new-data ");
 8000b94:	4812      	ldr	r0, [pc, #72]	@ (8000be0 <recieve_from_pi+0xdc>)
 8000b96:	f003 fe65 	bl	8004864 <iprintf>
 8000b9a:	e002      	b.n	8000ba2 <recieve_from_pi+0x9e>
	} else {
		printf("rx-failed ");
 8000b9c:	4811      	ldr	r0, [pc, #68]	@ (8000be4 <recieve_from_pi+0xe0>)
 8000b9e:	f003 fe61 	bl	8004864 <iprintf>
	}
	HAL_TIM_Base_Start_IT(h_tim);
 8000ba2:	4b05      	ldr	r3, [pc, #20]	@ (8000bb8 <recieve_from_pi+0xb4>)
 8000ba4:	681b      	ldr	r3, [r3, #0]
 8000ba6:	4618      	mov	r0, r3
 8000ba8:	f002 fdd4 	bl	8003754 <HAL_TIM_Base_Start_IT>
	return;
 8000bac:	bf00      	nop
}
 8000bae:	3708      	adds	r7, #8
 8000bb0:	46bd      	mov	sp, r7
 8000bb2:	bd80      	pop	{r7, pc}
 8000bb4:	08005770 	.word	0x08005770
 8000bb8:	20000088 	.word	0x20000088
 8000bbc:	0800578c 	.word	0x0800578c
 8000bc0:	20000084 	.word	0x20000084
 8000bc4:	200005cc 	.word	0x200005cc
 8000bc8:	0800579c 	.word	0x0800579c
 8000bcc:	080057a8 	.word	0x080057a8
 8000bd0:	080057bc 	.word	0x080057bc
 8000bd4:	200009cc 	.word	0x200009cc
 8000bd8:	200011cc 	.word	0x200011cc
 8000bdc:	200011ce 	.word	0x200011ce
 8000be0:	080057d8 	.word	0x080057d8
 8000be4:	080057ec 	.word	0x080057ec

08000be8 <send_header>:

void send_header()
{
 8000be8:	b580      	push	{r7, lr}
 8000bea:	b084      	sub	sp, #16
 8000bec:	af02      	add	r7, sp, #8
	printf("sending-header-to-pi ");
 8000bee:	481c      	ldr	r0, [pc, #112]	@ (8000c60 <send_header+0x78>)
 8000bf0:	f003 fe38 	bl	8004864 <iprintf>
	uint8_t header[3];
	if (tx_ready)
 8000bf4:	4b1b      	ldr	r3, [pc, #108]	@ (8000c64 <send_header+0x7c>)
 8000bf6:	781b      	ldrb	r3, [r3, #0]
 8000bf8:	b2db      	uxtb	r3, r3
 8000bfa:	2b00      	cmp	r3, #0
 8000bfc:	d016      	beq.n	8000c2c <send_header+0x44>
	{
		header[0] = STATUS_READY;
 8000bfe:	2301      	movs	r3, #1
 8000c00:	713b      	strb	r3, [r7, #4]
		header[1] = (tx_len >> 8) & 0xFF;
 8000c02:	4b19      	ldr	r3, [pc, #100]	@ (8000c68 <send_header+0x80>)
 8000c04:	881b      	ldrh	r3, [r3, #0]
 8000c06:	b29b      	uxth	r3, r3
 8000c08:	0a1b      	lsrs	r3, r3, #8
 8000c0a:	b29b      	uxth	r3, r3
 8000c0c:	b2db      	uxtb	r3, r3
 8000c0e:	717b      	strb	r3, [r7, #5]
		header[2] = tx_len & 0xFF;
 8000c10:	4b15      	ldr	r3, [pc, #84]	@ (8000c68 <send_header+0x80>)
 8000c12:	881b      	ldrh	r3, [r3, #0]
 8000c14:	b29b      	uxth	r3, r3
 8000c16:	b2db      	uxtb	r3, r3
 8000c18:	71bb      	strb	r3, [r7, #6]
		printf("[%d, %d, %d]", header[0], header[1], header[2]);
 8000c1a:	793b      	ldrb	r3, [r7, #4]
 8000c1c:	4619      	mov	r1, r3
 8000c1e:	797b      	ldrb	r3, [r7, #5]
 8000c20:	461a      	mov	r2, r3
 8000c22:	79bb      	ldrb	r3, [r7, #6]
 8000c24:	4811      	ldr	r0, [pc, #68]	@ (8000c6c <send_header+0x84>)
 8000c26:	f003 fe1d 	bl	8004864 <iprintf>
 8000c2a:	e008      	b.n	8000c3e <send_header+0x56>
	}
	else
	{
		header[0] = STATUS_EMPTY;
 8000c2c:	23ff      	movs	r3, #255	@ 0xff
 8000c2e:	713b      	strb	r3, [r7, #4]
		header[1] = 0;
 8000c30:	2300      	movs	r3, #0
 8000c32:	717b      	strb	r3, [r7, #5]
		header[2] = 0;
 8000c34:	2300      	movs	r3, #0
 8000c36:	71bb      	strb	r3, [r7, #6]
		printf("tx-not-ready ");
 8000c38:	480d      	ldr	r0, [pc, #52]	@ (8000c70 <send_header+0x88>)
 8000c3a:	f003 fe13 	bl	8004864 <iprintf>
	}
	HAL_SPI_TransmitReceive(h_spi, header, dummy_rx, sizeof(header), 10);
 8000c3e:	4b0d      	ldr	r3, [pc, #52]	@ (8000c74 <send_header+0x8c>)
 8000c40:	6818      	ldr	r0, [r3, #0]
 8000c42:	1d39      	adds	r1, r7, #4
 8000c44:	230a      	movs	r3, #10
 8000c46:	9300      	str	r3, [sp, #0]
 8000c48:	2303      	movs	r3, #3
 8000c4a:	4a0b      	ldr	r2, [pc, #44]	@ (8000c78 <send_header+0x90>)
 8000c4c:	f002 f94f 	bl	8002eee <HAL_SPI_TransmitReceive>
	printf("successfully-sent-header ");
 8000c50:	480a      	ldr	r0, [pc, #40]	@ (8000c7c <send_header+0x94>)
 8000c52:	f003 fe07 	bl	8004864 <iprintf>
	return;
 8000c56:	bf00      	nop
}
 8000c58:	3708      	adds	r7, #8
 8000c5a:	46bd      	mov	sp, r7
 8000c5c:	bd80      	pop	{r7, pc}
 8000c5e:	bf00      	nop
 8000c60:	080057f8 	.word	0x080057f8
 8000c64:	200001c8 	.word	0x200001c8
 8000c68:	200001ca 	.word	0x200001ca
 8000c6c:	08005810 	.word	0x08005810
 8000c70:	08005820 	.word	0x08005820
 8000c74:	20000084 	.word	0x20000084
 8000c78:	20000dcc 	.word	0x20000dcc
 8000c7c:	08005830 	.word	0x08005830

08000c80 <send_payload>:
void send_payload()
{
 8000c80:	b580      	push	{r7, lr}
 8000c82:	b082      	sub	sp, #8
 8000c84:	af02      	add	r7, sp, #8
	printf("sending-string-to-pi ");
 8000c86:	4813      	ldr	r0, [pc, #76]	@ (8000cd4 <send_payload+0x54>)
 8000c88:	f003 fdec 	bl	8004864 <iprintf>

	if (tx_ready)
 8000c8c:	4b12      	ldr	r3, [pc, #72]	@ (8000cd8 <send_payload+0x58>)
 8000c8e:	781b      	ldrb	r3, [r3, #0]
 8000c90:	b2db      	uxtb	r3, r3
 8000c92:	2b00      	cmp	r3, #0
 8000c94:	d016      	beq.n	8000cc4 <send_payload+0x44>
	{

		HAL_SPI_TransmitReceive(h_spi, tx_buf, dummy_rx, tx_len, 1000);
 8000c96:	4b11      	ldr	r3, [pc, #68]	@ (8000cdc <send_payload+0x5c>)
 8000c98:	6818      	ldr	r0, [r3, #0]
 8000c9a:	4b11      	ldr	r3, [pc, #68]	@ (8000ce0 <send_payload+0x60>)
 8000c9c:	881b      	ldrh	r3, [r3, #0]
 8000c9e:	b29b      	uxth	r3, r3
 8000ca0:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8000ca4:	9200      	str	r2, [sp, #0]
 8000ca6:	4a0f      	ldr	r2, [pc, #60]	@ (8000ce4 <send_payload+0x64>)
 8000ca8:	490f      	ldr	r1, [pc, #60]	@ (8000ce8 <send_payload+0x68>)
 8000caa:	f002 f920 	bl	8002eee <HAL_SPI_TransmitReceive>
		printf("transfered-tx-buf=%s", tx_buf);
 8000cae:	490e      	ldr	r1, [pc, #56]	@ (8000ce8 <send_payload+0x68>)
 8000cb0:	480e      	ldr	r0, [pc, #56]	@ (8000cec <send_payload+0x6c>)
 8000cb2:	f003 fdd7 	bl	8004864 <iprintf>
  __ASM volatile ("cpsid i" : : : "memory");
 8000cb6:	b672      	cpsid	i
}
 8000cb8:	bf00      	nop
		__disable_irq();
		tx_ready = false;
 8000cba:	4b07      	ldr	r3, [pc, #28]	@ (8000cd8 <send_payload+0x58>)
 8000cbc:	2200      	movs	r2, #0
 8000cbe:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8000cc0:	b662      	cpsie	i
}
 8000cc2:	e002      	b.n	8000cca <send_payload+0x4a>
		__enable_irq();
	}
	else
	{
		printf("tx-wasnt-ready ");
 8000cc4:	480a      	ldr	r0, [pc, #40]	@ (8000cf0 <send_payload+0x70>)
 8000cc6:	f003 fdcd 	bl	8004864 <iprintf>
	}

	spi_int_deassert();
 8000cca:	f7ff fe7f 	bl	80009cc <spi_int_deassert>
	return;
 8000cce:	bf00      	nop
}
 8000cd0:	46bd      	mov	sp, r7
 8000cd2:	bd80      	pop	{r7, pc}
 8000cd4:	0800584c 	.word	0x0800584c
 8000cd8:	200001c8 	.word	0x200001c8
 8000cdc:	20000084 	.word	0x20000084
 8000ce0:	200001ca 	.word	0x200001ca
 8000ce4:	20000dcc 	.word	0x20000dcc
 8000ce8:	200001cc 	.word	0x200001cc
 8000cec:	08005864 	.word	0x08005864
 8000cf0:	0800587c 	.word	0x0800587c

08000cf4 <handle_received_command>:

void handle_received_command()
{
 8000cf4:	b580      	push	{r7, lr}
 8000cf6:	af00      	add	r7, sp, #0
	if (strncmp((const char *)rx_buf, "ping", 4) == 0)
 8000cf8:	2204      	movs	r2, #4
 8000cfa:	490d      	ldr	r1, [pc, #52]	@ (8000d30 <handle_received_command+0x3c>)
 8000cfc:	480d      	ldr	r0, [pc, #52]	@ (8000d34 <handle_received_command+0x40>)
 8000cfe:	f003 fec2 	bl	8004a86 <strncmp>
 8000d02:	4603      	mov	r3, r0
 8000d04:	2b00      	cmp	r3, #0
 8000d06:	d103      	bne.n	8000d10 <handle_received_command+0x1c>
	{

		link_send_string("pong");
 8000d08:	480b      	ldr	r0, [pc, #44]	@ (8000d38 <handle_received_command+0x44>)
 8000d0a:	f7ff fe9f 	bl	8000a4c <link_send_string>
 8000d0e:	e009      	b.n	8000d24 <handle_received_command+0x30>
	}
	else if (strncmp((const char *)rx_buf, "restart", 7) == 0)
 8000d10:	2207      	movs	r2, #7
 8000d12:	490a      	ldr	r1, [pc, #40]	@ (8000d3c <handle_received_command+0x48>)
 8000d14:	4807      	ldr	r0, [pc, #28]	@ (8000d34 <handle_received_command+0x40>)
 8000d16:	f003 feb6 	bl	8004a86 <strncmp>
 8000d1a:	4603      	mov	r3, r0
 8000d1c:	2b00      	cmp	r3, #0
 8000d1e:	d101      	bne.n	8000d24 <handle_received_command+0x30>
	{
		HAL_NVIC_SystemReset();
 8000d20:	f000 fbb9 	bl	8001496 <HAL_NVIC_SystemReset>
	}
	rx_has_new_data = false;
 8000d24:	4b06      	ldr	r3, [pc, #24]	@ (8000d40 <handle_received_command+0x4c>)
 8000d26:	2200      	movs	r2, #0
 8000d28:	701a      	strb	r2, [r3, #0]
}
 8000d2a:	bf00      	nop
 8000d2c:	bd80      	pop	{r7, pc}
 8000d2e:	bf00      	nop
 8000d30:	0800588c 	.word	0x0800588c
 8000d34:	200009cc 	.word	0x200009cc
 8000d38:	08005894 	.word	0x08005894
 8000d3c:	0800589c 	.word	0x0800589c
 8000d40:	200011ce 	.word	0x200011ce

08000d44 <link_task>:


void link_task(opcode_t opcode)
{
 8000d44:	b580      	push	{r7, lr}
 8000d46:	b082      	sub	sp, #8
 8000d48:	af00      	add	r7, sp, #0
 8000d4a:	4603      	mov	r3, r0
 8000d4c:	71fb      	strb	r3, [r7, #7]
	switch (opcode)
 8000d4e:	79fb      	ldrb	r3, [r7, #7]
 8000d50:	2ba7      	cmp	r3, #167	@ 0xa7
 8000d52:	d00c      	beq.n	8000d6e <link_task+0x2a>
 8000d54:	2ba7      	cmp	r3, #167	@ 0xa7
 8000d56:	dc0d      	bgt.n	8000d74 <link_task+0x30>
 8000d58:	2b5a      	cmp	r3, #90	@ 0x5a
 8000d5a:	d002      	beq.n	8000d62 <link_task+0x1e>
 8000d5c:	2ba5      	cmp	r3, #165	@ 0xa5
 8000d5e:	d003      	beq.n	8000d68 <link_task+0x24>
			break;
		case READ_BYTE:
			send_payload();
			break;
		default:
			break;
 8000d60:	e008      	b.n	8000d74 <link_task+0x30>
			recieve_from_pi();
 8000d62:	f7ff fecf 	bl	8000b04 <recieve_from_pi>
			break;
 8000d66:	e006      	b.n	8000d76 <link_task+0x32>
			send_header();
 8000d68:	f7ff ff3e 	bl	8000be8 <send_header>
			break;
 8000d6c:	e003      	b.n	8000d76 <link_task+0x32>
			send_payload();
 8000d6e:	f7ff ff87 	bl	8000c80 <send_payload>
			break;
 8000d72:	e000      	b.n	8000d76 <link_task+0x32>
			break;
 8000d74:	bf00      	nop
	}

	if (rx_has_new_data)
 8000d76:	4b05      	ldr	r3, [pc, #20]	@ (8000d8c <link_task+0x48>)
 8000d78:	781b      	ldrb	r3, [r3, #0]
 8000d7a:	2b00      	cmp	r3, #0
 8000d7c:	d002      	beq.n	8000d84 <link_task+0x40>
	{
		handle_received_command();
 8000d7e:	f7ff ffb9 	bl	8000cf4 <handle_received_command>
	}
	return;
 8000d82:	bf00      	nop
 8000d84:	bf00      	nop
}
 8000d86:	3708      	adds	r7, #8
 8000d88:	46bd      	mov	sp, r7
 8000d8a:	bd80      	pop	{r7, pc}
 8000d8c:	200011ce 	.word	0x200011ce

08000d90 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000d90:	b480      	push	{r7}
 8000d92:	b083      	sub	sp, #12
 8000d94:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000d96:	4b0f      	ldr	r3, [pc, #60]	@ (8000dd4 <HAL_MspInit+0x44>)
 8000d98:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000d9a:	4a0e      	ldr	r2, [pc, #56]	@ (8000dd4 <HAL_MspInit+0x44>)
 8000d9c:	f043 0301 	orr.w	r3, r3, #1
 8000da0:	6613      	str	r3, [r2, #96]	@ 0x60
 8000da2:	4b0c      	ldr	r3, [pc, #48]	@ (8000dd4 <HAL_MspInit+0x44>)
 8000da4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000da6:	f003 0301 	and.w	r3, r3, #1
 8000daa:	607b      	str	r3, [r7, #4]
 8000dac:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000dae:	4b09      	ldr	r3, [pc, #36]	@ (8000dd4 <HAL_MspInit+0x44>)
 8000db0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000db2:	4a08      	ldr	r2, [pc, #32]	@ (8000dd4 <HAL_MspInit+0x44>)
 8000db4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000db8:	6593      	str	r3, [r2, #88]	@ 0x58
 8000dba:	4b06      	ldr	r3, [pc, #24]	@ (8000dd4 <HAL_MspInit+0x44>)
 8000dbc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000dbe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000dc2:	603b      	str	r3, [r7, #0]
 8000dc4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000dc6:	bf00      	nop
 8000dc8:	370c      	adds	r7, #12
 8000dca:	46bd      	mov	sp, r7
 8000dcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dd0:	4770      	bx	lr
 8000dd2:	bf00      	nop
 8000dd4:	40021000 	.word	0x40021000

08000dd8 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000dd8:	b580      	push	{r7, lr}
 8000dda:	b08a      	sub	sp, #40	@ 0x28
 8000ddc:	af00      	add	r7, sp, #0
 8000dde:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000de0:	f107 0314 	add.w	r3, r7, #20
 8000de4:	2200      	movs	r2, #0
 8000de6:	601a      	str	r2, [r3, #0]
 8000de8:	605a      	str	r2, [r3, #4]
 8000dea:	609a      	str	r2, [r3, #8]
 8000dec:	60da      	str	r2, [r3, #12]
 8000dee:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8000df0:	687b      	ldr	r3, [r7, #4]
 8000df2:	681b      	ldr	r3, [r3, #0]
 8000df4:	4a17      	ldr	r2, [pc, #92]	@ (8000e54 <HAL_SPI_MspInit+0x7c>)
 8000df6:	4293      	cmp	r3, r2
 8000df8:	d128      	bne.n	8000e4c <HAL_SPI_MspInit+0x74>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000dfa:	4b17      	ldr	r3, [pc, #92]	@ (8000e58 <HAL_SPI_MspInit+0x80>)
 8000dfc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000dfe:	4a16      	ldr	r2, [pc, #88]	@ (8000e58 <HAL_SPI_MspInit+0x80>)
 8000e00:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000e04:	6613      	str	r3, [r2, #96]	@ 0x60
 8000e06:	4b14      	ldr	r3, [pc, #80]	@ (8000e58 <HAL_SPI_MspInit+0x80>)
 8000e08:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000e0a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000e0e:	613b      	str	r3, [r7, #16]
 8000e10:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e12:	4b11      	ldr	r3, [pc, #68]	@ (8000e58 <HAL_SPI_MspInit+0x80>)
 8000e14:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000e16:	4a10      	ldr	r2, [pc, #64]	@ (8000e58 <HAL_SPI_MspInit+0x80>)
 8000e18:	f043 0301 	orr.w	r3, r3, #1
 8000e1c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000e1e:	4b0e      	ldr	r3, [pc, #56]	@ (8000e58 <HAL_SPI_MspInit+0x80>)
 8000e20:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000e22:	f003 0301 	and.w	r3, r3, #1
 8000e26:	60fb      	str	r3, [r7, #12]
 8000e28:	68fb      	ldr	r3, [r7, #12]
    PA1     ------> SPI1_SCK
    PA4     ------> SPI1_NSS
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_6|GPIO_PIN_7;
 8000e2a:	23d2      	movs	r3, #210	@ 0xd2
 8000e2c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e2e:	2302      	movs	r3, #2
 8000e30:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e32:	2300      	movs	r3, #0
 8000e34:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e36:	2303      	movs	r3, #3
 8000e38:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000e3a:	2305      	movs	r3, #5
 8000e3c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e3e:	f107 0314 	add.w	r3, r7, #20
 8000e42:	4619      	mov	r1, r3
 8000e44:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000e48:	f000 fb36 	bl	80014b8 <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 8000e4c:	bf00      	nop
 8000e4e:	3728      	adds	r7, #40	@ 0x28
 8000e50:	46bd      	mov	sp, r7
 8000e52:	bd80      	pop	{r7, pc}
 8000e54:	40013000 	.word	0x40013000
 8000e58:	40021000 	.word	0x40021000

08000e5c <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000e5c:	b580      	push	{r7, lr}
 8000e5e:	b084      	sub	sp, #16
 8000e60:	af00      	add	r7, sp, #0
 8000e62:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM6)
 8000e64:	687b      	ldr	r3, [r7, #4]
 8000e66:	681b      	ldr	r3, [r3, #0]
 8000e68:	4a0d      	ldr	r2, [pc, #52]	@ (8000ea0 <HAL_TIM_Base_MspInit+0x44>)
 8000e6a:	4293      	cmp	r3, r2
 8000e6c:	d113      	bne.n	8000e96 <HAL_TIM_Base_MspInit+0x3a>
  {
    /* USER CODE BEGIN TIM6_MspInit 0 */

    /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 8000e6e:	4b0d      	ldr	r3, [pc, #52]	@ (8000ea4 <HAL_TIM_Base_MspInit+0x48>)
 8000e70:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000e72:	4a0c      	ldr	r2, [pc, #48]	@ (8000ea4 <HAL_TIM_Base_MspInit+0x48>)
 8000e74:	f043 0310 	orr.w	r3, r3, #16
 8000e78:	6593      	str	r3, [r2, #88]	@ 0x58
 8000e7a:	4b0a      	ldr	r3, [pc, #40]	@ (8000ea4 <HAL_TIM_Base_MspInit+0x48>)
 8000e7c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000e7e:	f003 0310 	and.w	r3, r3, #16
 8000e82:	60fb      	str	r3, [r7, #12]
 8000e84:	68fb      	ldr	r3, [r7, #12]
    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8000e86:	2200      	movs	r2, #0
 8000e88:	2100      	movs	r1, #0
 8000e8a:	2036      	movs	r0, #54	@ 0x36
 8000e8c:	f000 fad9 	bl	8001442 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8000e90:	2036      	movs	r0, #54	@ 0x36
 8000e92:	f000 faf2 	bl	800147a <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM6_MspInit 1 */

  }

}
 8000e96:	bf00      	nop
 8000e98:	3710      	adds	r7, #16
 8000e9a:	46bd      	mov	sp, r7
 8000e9c:	bd80      	pop	{r7, pc}
 8000e9e:	bf00      	nop
 8000ea0:	40001000 	.word	0x40001000
 8000ea4:	40021000 	.word	0x40021000

08000ea8 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000ea8:	b580      	push	{r7, lr}
 8000eaa:	b09e      	sub	sp, #120	@ 0x78
 8000eac:	af00      	add	r7, sp, #0
 8000eae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000eb0:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8000eb4:	2200      	movs	r2, #0
 8000eb6:	601a      	str	r2, [r3, #0]
 8000eb8:	605a      	str	r2, [r3, #4]
 8000eba:	609a      	str	r2, [r3, #8]
 8000ebc:	60da      	str	r2, [r3, #12]
 8000ebe:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000ec0:	f107 0310 	add.w	r3, r7, #16
 8000ec4:	2254      	movs	r2, #84	@ 0x54
 8000ec6:	2100      	movs	r1, #0
 8000ec8:	4618      	mov	r0, r3
 8000eca:	f003 fdd4 	bl	8004a76 <memset>
  if(huart->Instance==USART2)
 8000ece:	687b      	ldr	r3, [r7, #4]
 8000ed0:	681b      	ldr	r3, [r3, #0]
 8000ed2:	4a28      	ldr	r2, [pc, #160]	@ (8000f74 <HAL_UART_MspInit+0xcc>)
 8000ed4:	4293      	cmp	r3, r2
 8000ed6:	d148      	bne.n	8000f6a <HAL_UART_MspInit+0xc2>

    /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8000ed8:	2302      	movs	r3, #2
 8000eda:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000edc:	2300      	movs	r3, #0
 8000ede:	637b      	str	r3, [r7, #52]	@ 0x34
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000ee0:	f107 0310 	add.w	r3, r7, #16
 8000ee4:	4618      	mov	r0, r3
 8000ee6:	f001 fb2f 	bl	8002548 <HAL_RCCEx_PeriphCLKConfig>
 8000eea:	4603      	mov	r3, r0
 8000eec:	2b00      	cmp	r3, #0
 8000eee:	d001      	beq.n	8000ef4 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8000ef0:	f7ff fd50 	bl	8000994 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000ef4:	4b20      	ldr	r3, [pc, #128]	@ (8000f78 <HAL_UART_MspInit+0xd0>)
 8000ef6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000ef8:	4a1f      	ldr	r2, [pc, #124]	@ (8000f78 <HAL_UART_MspInit+0xd0>)
 8000efa:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000efe:	6593      	str	r3, [r2, #88]	@ 0x58
 8000f00:	4b1d      	ldr	r3, [pc, #116]	@ (8000f78 <HAL_UART_MspInit+0xd0>)
 8000f02:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000f04:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000f08:	60fb      	str	r3, [r7, #12]
 8000f0a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f0c:	4b1a      	ldr	r3, [pc, #104]	@ (8000f78 <HAL_UART_MspInit+0xd0>)
 8000f0e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f10:	4a19      	ldr	r2, [pc, #100]	@ (8000f78 <HAL_UART_MspInit+0xd0>)
 8000f12:	f043 0301 	orr.w	r3, r3, #1
 8000f16:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000f18:	4b17      	ldr	r3, [pc, #92]	@ (8000f78 <HAL_UART_MspInit+0xd0>)
 8000f1a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f1c:	f003 0301 	and.w	r3, r3, #1
 8000f20:	60bb      	str	r3, [r7, #8]
 8000f22:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA15 (JTDI)     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = VCP_TX_Pin;
 8000f24:	2304      	movs	r3, #4
 8000f26:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f28:	2302      	movs	r3, #2
 8000f2a:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f2c:	2300      	movs	r3, #0
 8000f2e:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000f30:	2303      	movs	r3, #3
 8000f32:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000f34:	2307      	movs	r3, #7
 8000f36:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(VCP_TX_GPIO_Port, &GPIO_InitStruct);
 8000f38:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8000f3c:	4619      	mov	r1, r3
 8000f3e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000f42:	f000 fab9 	bl	80014b8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = VCP_RX_Pin;
 8000f46:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8000f4a:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f4c:	2302      	movs	r3, #2
 8000f4e:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f50:	2300      	movs	r3, #0
 8000f52:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000f54:	2303      	movs	r3, #3
 8000f56:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF3_USART2;
 8000f58:	2303      	movs	r3, #3
 8000f5a:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(VCP_RX_GPIO_Port, &GPIO_InitStruct);
 8000f5c:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8000f60:	4619      	mov	r1, r3
 8000f62:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000f66:	f000 faa7 	bl	80014b8 <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8000f6a:	bf00      	nop
 8000f6c:	3778      	adds	r7, #120	@ 0x78
 8000f6e:	46bd      	mov	sp, r7
 8000f70:	bd80      	pop	{r7, pc}
 8000f72:	bf00      	nop
 8000f74:	40004400 	.word	0x40004400
 8000f78:	40021000 	.word	0x40021000

08000f7c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000f7c:	b480      	push	{r7}
 8000f7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000f80:	bf00      	nop
 8000f82:	e7fd      	b.n	8000f80 <NMI_Handler+0x4>

08000f84 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000f84:	b480      	push	{r7}
 8000f86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000f88:	bf00      	nop
 8000f8a:	e7fd      	b.n	8000f88 <HardFault_Handler+0x4>

08000f8c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000f8c:	b480      	push	{r7}
 8000f8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000f90:	bf00      	nop
 8000f92:	e7fd      	b.n	8000f90 <MemManage_Handler+0x4>

08000f94 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000f94:	b480      	push	{r7}
 8000f96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000f98:	bf00      	nop
 8000f9a:	e7fd      	b.n	8000f98 <BusFault_Handler+0x4>

08000f9c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000f9c:	b480      	push	{r7}
 8000f9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000fa0:	bf00      	nop
 8000fa2:	e7fd      	b.n	8000fa0 <UsageFault_Handler+0x4>

08000fa4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000fa4:	b480      	push	{r7}
 8000fa6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000fa8:	bf00      	nop
 8000faa:	46bd      	mov	sp, r7
 8000fac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fb0:	4770      	bx	lr

08000fb2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000fb2:	b480      	push	{r7}
 8000fb4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000fb6:	bf00      	nop
 8000fb8:	46bd      	mov	sp, r7
 8000fba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fbe:	4770      	bx	lr

08000fc0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000fc0:	b480      	push	{r7}
 8000fc2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000fc4:	bf00      	nop
 8000fc6:	46bd      	mov	sp, r7
 8000fc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fcc:	4770      	bx	lr

08000fce <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000fce:	b580      	push	{r7, lr}
 8000fd0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000fd2:	f000 f925 	bl	8001220 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000fd6:	bf00      	nop
 8000fd8:	bd80      	pop	{r7, pc}
	...

08000fdc <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC channel1 and channel2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8000fdc:	b580      	push	{r7, lr}
 8000fde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8000fe0:	4802      	ldr	r0, [pc, #8]	@ (8000fec <TIM6_DAC_IRQHandler+0x10>)
 8000fe2:	f002 fc3a 	bl	800385a <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8000fe6:	bf00      	nop
 8000fe8:	bd80      	pop	{r7, pc}
 8000fea:	bf00      	nop
 8000fec:	200000f4 	.word	0x200000f4

08000ff0 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000ff0:	b580      	push	{r7, lr}
 8000ff2:	b086      	sub	sp, #24
 8000ff4:	af00      	add	r7, sp, #0
 8000ff6:	60f8      	str	r0, [r7, #12]
 8000ff8:	60b9      	str	r1, [r7, #8]
 8000ffa:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000ffc:	2300      	movs	r3, #0
 8000ffe:	617b      	str	r3, [r7, #20]
 8001000:	e00a      	b.n	8001018 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001002:	f3af 8000 	nop.w
 8001006:	4601      	mov	r1, r0
 8001008:	68bb      	ldr	r3, [r7, #8]
 800100a:	1c5a      	adds	r2, r3, #1
 800100c:	60ba      	str	r2, [r7, #8]
 800100e:	b2ca      	uxtb	r2, r1
 8001010:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001012:	697b      	ldr	r3, [r7, #20]
 8001014:	3301      	adds	r3, #1
 8001016:	617b      	str	r3, [r7, #20]
 8001018:	697a      	ldr	r2, [r7, #20]
 800101a:	687b      	ldr	r3, [r7, #4]
 800101c:	429a      	cmp	r2, r3
 800101e:	dbf0      	blt.n	8001002 <_read+0x12>
  }

  return len;
 8001020:	687b      	ldr	r3, [r7, #4]
}
 8001022:	4618      	mov	r0, r3
 8001024:	3718      	adds	r7, #24
 8001026:	46bd      	mov	sp, r7
 8001028:	bd80      	pop	{r7, pc}

0800102a <_close>:
  }
  return len;
}

int _close(int file)
{
 800102a:	b480      	push	{r7}
 800102c:	b083      	sub	sp, #12
 800102e:	af00      	add	r7, sp, #0
 8001030:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001032:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001036:	4618      	mov	r0, r3
 8001038:	370c      	adds	r7, #12
 800103a:	46bd      	mov	sp, r7
 800103c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001040:	4770      	bx	lr

08001042 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001042:	b480      	push	{r7}
 8001044:	b083      	sub	sp, #12
 8001046:	af00      	add	r7, sp, #0
 8001048:	6078      	str	r0, [r7, #4]
 800104a:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800104c:	683b      	ldr	r3, [r7, #0]
 800104e:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001052:	605a      	str	r2, [r3, #4]
  return 0;
 8001054:	2300      	movs	r3, #0
}
 8001056:	4618      	mov	r0, r3
 8001058:	370c      	adds	r7, #12
 800105a:	46bd      	mov	sp, r7
 800105c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001060:	4770      	bx	lr

08001062 <_isatty>:

int _isatty(int file)
{
 8001062:	b480      	push	{r7}
 8001064:	b083      	sub	sp, #12
 8001066:	af00      	add	r7, sp, #0
 8001068:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800106a:	2301      	movs	r3, #1
}
 800106c:	4618      	mov	r0, r3
 800106e:	370c      	adds	r7, #12
 8001070:	46bd      	mov	sp, r7
 8001072:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001076:	4770      	bx	lr

08001078 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001078:	b480      	push	{r7}
 800107a:	b085      	sub	sp, #20
 800107c:	af00      	add	r7, sp, #0
 800107e:	60f8      	str	r0, [r7, #12]
 8001080:	60b9      	str	r1, [r7, #8]
 8001082:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001084:	2300      	movs	r3, #0
}
 8001086:	4618      	mov	r0, r3
 8001088:	3714      	adds	r7, #20
 800108a:	46bd      	mov	sp, r7
 800108c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001090:	4770      	bx	lr
	...

08001094 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001094:	b580      	push	{r7, lr}
 8001096:	b086      	sub	sp, #24
 8001098:	af00      	add	r7, sp, #0
 800109a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800109c:	4a14      	ldr	r2, [pc, #80]	@ (80010f0 <_sbrk+0x5c>)
 800109e:	4b15      	ldr	r3, [pc, #84]	@ (80010f4 <_sbrk+0x60>)
 80010a0:	1ad3      	subs	r3, r2, r3
 80010a2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80010a4:	697b      	ldr	r3, [r7, #20]
 80010a6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80010a8:	4b13      	ldr	r3, [pc, #76]	@ (80010f8 <_sbrk+0x64>)
 80010aa:	681b      	ldr	r3, [r3, #0]
 80010ac:	2b00      	cmp	r3, #0
 80010ae:	d102      	bne.n	80010b6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80010b0:	4b11      	ldr	r3, [pc, #68]	@ (80010f8 <_sbrk+0x64>)
 80010b2:	4a12      	ldr	r2, [pc, #72]	@ (80010fc <_sbrk+0x68>)
 80010b4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80010b6:	4b10      	ldr	r3, [pc, #64]	@ (80010f8 <_sbrk+0x64>)
 80010b8:	681a      	ldr	r2, [r3, #0]
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	4413      	add	r3, r2
 80010be:	693a      	ldr	r2, [r7, #16]
 80010c0:	429a      	cmp	r2, r3
 80010c2:	d207      	bcs.n	80010d4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80010c4:	f003 fd38 	bl	8004b38 <__errno>
 80010c8:	4603      	mov	r3, r0
 80010ca:	220c      	movs	r2, #12
 80010cc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80010ce:	f04f 33ff 	mov.w	r3, #4294967295
 80010d2:	e009      	b.n	80010e8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80010d4:	4b08      	ldr	r3, [pc, #32]	@ (80010f8 <_sbrk+0x64>)
 80010d6:	681b      	ldr	r3, [r3, #0]
 80010d8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80010da:	4b07      	ldr	r3, [pc, #28]	@ (80010f8 <_sbrk+0x64>)
 80010dc:	681a      	ldr	r2, [r3, #0]
 80010de:	687b      	ldr	r3, [r7, #4]
 80010e0:	4413      	add	r3, r2
 80010e2:	4a05      	ldr	r2, [pc, #20]	@ (80010f8 <_sbrk+0x64>)
 80010e4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80010e6:	68fb      	ldr	r3, [r7, #12]
}
 80010e8:	4618      	mov	r0, r3
 80010ea:	3718      	adds	r7, #24
 80010ec:	46bd      	mov	sp, r7
 80010ee:	bd80      	pop	{r7, pc}
 80010f0:	2000c000 	.word	0x2000c000
 80010f4:	00000400 	.word	0x00000400
 80010f8:	200011d0 	.word	0x200011d0
 80010fc:	20001328 	.word	0x20001328

08001100 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001100:	b480      	push	{r7}
 8001102:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001104:	4b06      	ldr	r3, [pc, #24]	@ (8001120 <SystemInit+0x20>)
 8001106:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800110a:	4a05      	ldr	r2, [pc, #20]	@ (8001120 <SystemInit+0x20>)
 800110c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001110:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8001114:	bf00      	nop
 8001116:	46bd      	mov	sp, r7
 8001118:	f85d 7b04 	ldr.w	r7, [sp], #4
 800111c:	4770      	bx	lr
 800111e:	bf00      	nop
 8001120:	e000ed00 	.word	0xe000ed00

08001124 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001124:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800115c <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001128:	f7ff ffea 	bl	8001100 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800112c:	480c      	ldr	r0, [pc, #48]	@ (8001160 <LoopForever+0x6>)
  ldr r1, =_edata
 800112e:	490d      	ldr	r1, [pc, #52]	@ (8001164 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001130:	4a0d      	ldr	r2, [pc, #52]	@ (8001168 <LoopForever+0xe>)
  movs r3, #0
 8001132:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001134:	e002      	b.n	800113c <LoopCopyDataInit>

08001136 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001136:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001138:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800113a:	3304      	adds	r3, #4

0800113c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800113c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800113e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001140:	d3f9      	bcc.n	8001136 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001142:	4a0a      	ldr	r2, [pc, #40]	@ (800116c <LoopForever+0x12>)
  ldr r4, =_ebss
 8001144:	4c0a      	ldr	r4, [pc, #40]	@ (8001170 <LoopForever+0x16>)
  movs r3, #0
 8001146:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001148:	e001      	b.n	800114e <LoopFillZerobss>

0800114a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800114a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800114c:	3204      	adds	r2, #4

0800114e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800114e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001150:	d3fb      	bcc.n	800114a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001152:	f003 fcf7 	bl	8004b44 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001156:	f7ff fa9b 	bl	8000690 <main>

0800115a <LoopForever>:

LoopForever:
    b LoopForever
 800115a:	e7fe      	b.n	800115a <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 800115c:	2000c000 	.word	0x2000c000
  ldr r0, =_sdata
 8001160:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001164:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8001168:	08005930 	.word	0x08005930
  ldr r2, =_sbss
 800116c:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8001170:	20001324 	.word	0x20001324

08001174 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001174:	e7fe      	b.n	8001174 <ADC1_IRQHandler>

08001176 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001176:	b580      	push	{r7, lr}
 8001178:	b082      	sub	sp, #8
 800117a:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800117c:	2300      	movs	r3, #0
 800117e:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001180:	2003      	movs	r0, #3
 8001182:	f000 f953 	bl	800142c <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001186:	2000      	movs	r0, #0
 8001188:	f000 f80e 	bl	80011a8 <HAL_InitTick>
 800118c:	4603      	mov	r3, r0
 800118e:	2b00      	cmp	r3, #0
 8001190:	d002      	beq.n	8001198 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001192:	2301      	movs	r3, #1
 8001194:	71fb      	strb	r3, [r7, #7]
 8001196:	e001      	b.n	800119c <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001198:	f7ff fdfa 	bl	8000d90 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800119c:	79fb      	ldrb	r3, [r7, #7]
}
 800119e:	4618      	mov	r0, r3
 80011a0:	3708      	adds	r7, #8
 80011a2:	46bd      	mov	sp, r7
 80011a4:	bd80      	pop	{r7, pc}
	...

080011a8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80011a8:	b580      	push	{r7, lr}
 80011aa:	b084      	sub	sp, #16
 80011ac:	af00      	add	r7, sp, #0
 80011ae:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80011b0:	2300      	movs	r3, #0
 80011b2:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 80011b4:	4b17      	ldr	r3, [pc, #92]	@ (8001214 <HAL_InitTick+0x6c>)
 80011b6:	781b      	ldrb	r3, [r3, #0]
 80011b8:	2b00      	cmp	r3, #0
 80011ba:	d023      	beq.n	8001204 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 80011bc:	4b16      	ldr	r3, [pc, #88]	@ (8001218 <HAL_InitTick+0x70>)
 80011be:	681a      	ldr	r2, [r3, #0]
 80011c0:	4b14      	ldr	r3, [pc, #80]	@ (8001214 <HAL_InitTick+0x6c>)
 80011c2:	781b      	ldrb	r3, [r3, #0]
 80011c4:	4619      	mov	r1, r3
 80011c6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80011ca:	fbb3 f3f1 	udiv	r3, r3, r1
 80011ce:	fbb2 f3f3 	udiv	r3, r2, r3
 80011d2:	4618      	mov	r0, r3
 80011d4:	f000 f963 	bl	800149e <HAL_SYSTICK_Config>
 80011d8:	4603      	mov	r3, r0
 80011da:	2b00      	cmp	r3, #0
 80011dc:	d10f      	bne.n	80011fe <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80011de:	687b      	ldr	r3, [r7, #4]
 80011e0:	2b0f      	cmp	r3, #15
 80011e2:	d809      	bhi.n	80011f8 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80011e4:	2200      	movs	r2, #0
 80011e6:	6879      	ldr	r1, [r7, #4]
 80011e8:	f04f 30ff 	mov.w	r0, #4294967295
 80011ec:	f000 f929 	bl	8001442 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80011f0:	4a0a      	ldr	r2, [pc, #40]	@ (800121c <HAL_InitTick+0x74>)
 80011f2:	687b      	ldr	r3, [r7, #4]
 80011f4:	6013      	str	r3, [r2, #0]
 80011f6:	e007      	b.n	8001208 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 80011f8:	2301      	movs	r3, #1
 80011fa:	73fb      	strb	r3, [r7, #15]
 80011fc:	e004      	b.n	8001208 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 80011fe:	2301      	movs	r3, #1
 8001200:	73fb      	strb	r3, [r7, #15]
 8001202:	e001      	b.n	8001208 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001204:	2301      	movs	r3, #1
 8001206:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001208:	7bfb      	ldrb	r3, [r7, #15]
}
 800120a:	4618      	mov	r0, r3
 800120c:	3710      	adds	r7, #16
 800120e:	46bd      	mov	sp, r7
 8001210:	bd80      	pop	{r7, pc}
 8001212:	bf00      	nop
 8001214:	20000008 	.word	0x20000008
 8001218:	20000000 	.word	0x20000000
 800121c:	20000004 	.word	0x20000004

08001220 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001220:	b480      	push	{r7}
 8001222:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001224:	4b06      	ldr	r3, [pc, #24]	@ (8001240 <HAL_IncTick+0x20>)
 8001226:	781b      	ldrb	r3, [r3, #0]
 8001228:	461a      	mov	r2, r3
 800122a:	4b06      	ldr	r3, [pc, #24]	@ (8001244 <HAL_IncTick+0x24>)
 800122c:	681b      	ldr	r3, [r3, #0]
 800122e:	4413      	add	r3, r2
 8001230:	4a04      	ldr	r2, [pc, #16]	@ (8001244 <HAL_IncTick+0x24>)
 8001232:	6013      	str	r3, [r2, #0]
}
 8001234:	bf00      	nop
 8001236:	46bd      	mov	sp, r7
 8001238:	f85d 7b04 	ldr.w	r7, [sp], #4
 800123c:	4770      	bx	lr
 800123e:	bf00      	nop
 8001240:	20000008 	.word	0x20000008
 8001244:	200011d4 	.word	0x200011d4

08001248 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001248:	b480      	push	{r7}
 800124a:	af00      	add	r7, sp, #0
  return uwTick;
 800124c:	4b03      	ldr	r3, [pc, #12]	@ (800125c <HAL_GetTick+0x14>)
 800124e:	681b      	ldr	r3, [r3, #0]
}
 8001250:	4618      	mov	r0, r3
 8001252:	46bd      	mov	sp, r7
 8001254:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001258:	4770      	bx	lr
 800125a:	bf00      	nop
 800125c:	200011d4 	.word	0x200011d4

08001260 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001260:	b480      	push	{r7}
 8001262:	b085      	sub	sp, #20
 8001264:	af00      	add	r7, sp, #0
 8001266:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	f003 0307 	and.w	r3, r3, #7
 800126e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001270:	4b0c      	ldr	r3, [pc, #48]	@ (80012a4 <__NVIC_SetPriorityGrouping+0x44>)
 8001272:	68db      	ldr	r3, [r3, #12]
 8001274:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001276:	68ba      	ldr	r2, [r7, #8]
 8001278:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800127c:	4013      	ands	r3, r2
 800127e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001280:	68fb      	ldr	r3, [r7, #12]
 8001282:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001284:	68bb      	ldr	r3, [r7, #8]
 8001286:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001288:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800128c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001290:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001292:	4a04      	ldr	r2, [pc, #16]	@ (80012a4 <__NVIC_SetPriorityGrouping+0x44>)
 8001294:	68bb      	ldr	r3, [r7, #8]
 8001296:	60d3      	str	r3, [r2, #12]
}
 8001298:	bf00      	nop
 800129a:	3714      	adds	r7, #20
 800129c:	46bd      	mov	sp, r7
 800129e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012a2:	4770      	bx	lr
 80012a4:	e000ed00 	.word	0xe000ed00

080012a8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80012a8:	b480      	push	{r7}
 80012aa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80012ac:	4b04      	ldr	r3, [pc, #16]	@ (80012c0 <__NVIC_GetPriorityGrouping+0x18>)
 80012ae:	68db      	ldr	r3, [r3, #12]
 80012b0:	0a1b      	lsrs	r3, r3, #8
 80012b2:	f003 0307 	and.w	r3, r3, #7
}
 80012b6:	4618      	mov	r0, r3
 80012b8:	46bd      	mov	sp, r7
 80012ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012be:	4770      	bx	lr
 80012c0:	e000ed00 	.word	0xe000ed00

080012c4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80012c4:	b480      	push	{r7}
 80012c6:	b083      	sub	sp, #12
 80012c8:	af00      	add	r7, sp, #0
 80012ca:	4603      	mov	r3, r0
 80012cc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80012ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80012d2:	2b00      	cmp	r3, #0
 80012d4:	db0b      	blt.n	80012ee <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80012d6:	79fb      	ldrb	r3, [r7, #7]
 80012d8:	f003 021f 	and.w	r2, r3, #31
 80012dc:	4907      	ldr	r1, [pc, #28]	@ (80012fc <__NVIC_EnableIRQ+0x38>)
 80012de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80012e2:	095b      	lsrs	r3, r3, #5
 80012e4:	2001      	movs	r0, #1
 80012e6:	fa00 f202 	lsl.w	r2, r0, r2
 80012ea:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80012ee:	bf00      	nop
 80012f0:	370c      	adds	r7, #12
 80012f2:	46bd      	mov	sp, r7
 80012f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012f8:	4770      	bx	lr
 80012fa:	bf00      	nop
 80012fc:	e000e100 	.word	0xe000e100

08001300 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001300:	b480      	push	{r7}
 8001302:	b083      	sub	sp, #12
 8001304:	af00      	add	r7, sp, #0
 8001306:	4603      	mov	r3, r0
 8001308:	6039      	str	r1, [r7, #0]
 800130a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800130c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001310:	2b00      	cmp	r3, #0
 8001312:	db0a      	blt.n	800132a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001314:	683b      	ldr	r3, [r7, #0]
 8001316:	b2da      	uxtb	r2, r3
 8001318:	490c      	ldr	r1, [pc, #48]	@ (800134c <__NVIC_SetPriority+0x4c>)
 800131a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800131e:	0112      	lsls	r2, r2, #4
 8001320:	b2d2      	uxtb	r2, r2
 8001322:	440b      	add	r3, r1
 8001324:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001328:	e00a      	b.n	8001340 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800132a:	683b      	ldr	r3, [r7, #0]
 800132c:	b2da      	uxtb	r2, r3
 800132e:	4908      	ldr	r1, [pc, #32]	@ (8001350 <__NVIC_SetPriority+0x50>)
 8001330:	79fb      	ldrb	r3, [r7, #7]
 8001332:	f003 030f 	and.w	r3, r3, #15
 8001336:	3b04      	subs	r3, #4
 8001338:	0112      	lsls	r2, r2, #4
 800133a:	b2d2      	uxtb	r2, r2
 800133c:	440b      	add	r3, r1
 800133e:	761a      	strb	r2, [r3, #24]
}
 8001340:	bf00      	nop
 8001342:	370c      	adds	r7, #12
 8001344:	46bd      	mov	sp, r7
 8001346:	f85d 7b04 	ldr.w	r7, [sp], #4
 800134a:	4770      	bx	lr
 800134c:	e000e100 	.word	0xe000e100
 8001350:	e000ed00 	.word	0xe000ed00

08001354 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001354:	b480      	push	{r7}
 8001356:	b089      	sub	sp, #36	@ 0x24
 8001358:	af00      	add	r7, sp, #0
 800135a:	60f8      	str	r0, [r7, #12]
 800135c:	60b9      	str	r1, [r7, #8]
 800135e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001360:	68fb      	ldr	r3, [r7, #12]
 8001362:	f003 0307 	and.w	r3, r3, #7
 8001366:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001368:	69fb      	ldr	r3, [r7, #28]
 800136a:	f1c3 0307 	rsb	r3, r3, #7
 800136e:	2b04      	cmp	r3, #4
 8001370:	bf28      	it	cs
 8001372:	2304      	movcs	r3, #4
 8001374:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001376:	69fb      	ldr	r3, [r7, #28]
 8001378:	3304      	adds	r3, #4
 800137a:	2b06      	cmp	r3, #6
 800137c:	d902      	bls.n	8001384 <NVIC_EncodePriority+0x30>
 800137e:	69fb      	ldr	r3, [r7, #28]
 8001380:	3b03      	subs	r3, #3
 8001382:	e000      	b.n	8001386 <NVIC_EncodePriority+0x32>
 8001384:	2300      	movs	r3, #0
 8001386:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001388:	f04f 32ff 	mov.w	r2, #4294967295
 800138c:	69bb      	ldr	r3, [r7, #24]
 800138e:	fa02 f303 	lsl.w	r3, r2, r3
 8001392:	43da      	mvns	r2, r3
 8001394:	68bb      	ldr	r3, [r7, #8]
 8001396:	401a      	ands	r2, r3
 8001398:	697b      	ldr	r3, [r7, #20]
 800139a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800139c:	f04f 31ff 	mov.w	r1, #4294967295
 80013a0:	697b      	ldr	r3, [r7, #20]
 80013a2:	fa01 f303 	lsl.w	r3, r1, r3
 80013a6:	43d9      	mvns	r1, r3
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80013ac:	4313      	orrs	r3, r2
         );
}
 80013ae:	4618      	mov	r0, r3
 80013b0:	3724      	adds	r7, #36	@ 0x24
 80013b2:	46bd      	mov	sp, r7
 80013b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013b8:	4770      	bx	lr
	...

080013bc <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 80013bc:	b480      	push	{r7}
 80013be:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 80013c0:	f3bf 8f4f 	dsb	sy
}
 80013c4:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 80013c6:	4b06      	ldr	r3, [pc, #24]	@ (80013e0 <__NVIC_SystemReset+0x24>)
 80013c8:	68db      	ldr	r3, [r3, #12]
 80013ca:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 80013ce:	4904      	ldr	r1, [pc, #16]	@ (80013e0 <__NVIC_SystemReset+0x24>)
 80013d0:	4b04      	ldr	r3, [pc, #16]	@ (80013e4 <__NVIC_SystemReset+0x28>)
 80013d2:	4313      	orrs	r3, r2
 80013d4:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 80013d6:	f3bf 8f4f 	dsb	sy
}
 80013da:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 80013dc:	bf00      	nop
 80013de:	e7fd      	b.n	80013dc <__NVIC_SystemReset+0x20>
 80013e0:	e000ed00 	.word	0xe000ed00
 80013e4:	05fa0004 	.word	0x05fa0004

080013e8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80013e8:	b580      	push	{r7, lr}
 80013ea:	b082      	sub	sp, #8
 80013ec:	af00      	add	r7, sp, #0
 80013ee:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	3b01      	subs	r3, #1
 80013f4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80013f8:	d301      	bcc.n	80013fe <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80013fa:	2301      	movs	r3, #1
 80013fc:	e00f      	b.n	800141e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80013fe:	4a0a      	ldr	r2, [pc, #40]	@ (8001428 <SysTick_Config+0x40>)
 8001400:	687b      	ldr	r3, [r7, #4]
 8001402:	3b01      	subs	r3, #1
 8001404:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001406:	210f      	movs	r1, #15
 8001408:	f04f 30ff 	mov.w	r0, #4294967295
 800140c:	f7ff ff78 	bl	8001300 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001410:	4b05      	ldr	r3, [pc, #20]	@ (8001428 <SysTick_Config+0x40>)
 8001412:	2200      	movs	r2, #0
 8001414:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001416:	4b04      	ldr	r3, [pc, #16]	@ (8001428 <SysTick_Config+0x40>)
 8001418:	2207      	movs	r2, #7
 800141a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800141c:	2300      	movs	r3, #0
}
 800141e:	4618      	mov	r0, r3
 8001420:	3708      	adds	r7, #8
 8001422:	46bd      	mov	sp, r7
 8001424:	bd80      	pop	{r7, pc}
 8001426:	bf00      	nop
 8001428:	e000e010 	.word	0xe000e010

0800142c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800142c:	b580      	push	{r7, lr}
 800142e:	b082      	sub	sp, #8
 8001430:	af00      	add	r7, sp, #0
 8001432:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001434:	6878      	ldr	r0, [r7, #4]
 8001436:	f7ff ff13 	bl	8001260 <__NVIC_SetPriorityGrouping>
}
 800143a:	bf00      	nop
 800143c:	3708      	adds	r7, #8
 800143e:	46bd      	mov	sp, r7
 8001440:	bd80      	pop	{r7, pc}

08001442 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001442:	b580      	push	{r7, lr}
 8001444:	b086      	sub	sp, #24
 8001446:	af00      	add	r7, sp, #0
 8001448:	4603      	mov	r3, r0
 800144a:	60b9      	str	r1, [r7, #8]
 800144c:	607a      	str	r2, [r7, #4]
 800144e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001450:	2300      	movs	r3, #0
 8001452:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001454:	f7ff ff28 	bl	80012a8 <__NVIC_GetPriorityGrouping>
 8001458:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800145a:	687a      	ldr	r2, [r7, #4]
 800145c:	68b9      	ldr	r1, [r7, #8]
 800145e:	6978      	ldr	r0, [r7, #20]
 8001460:	f7ff ff78 	bl	8001354 <NVIC_EncodePriority>
 8001464:	4602      	mov	r2, r0
 8001466:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800146a:	4611      	mov	r1, r2
 800146c:	4618      	mov	r0, r3
 800146e:	f7ff ff47 	bl	8001300 <__NVIC_SetPriority>
}
 8001472:	bf00      	nop
 8001474:	3718      	adds	r7, #24
 8001476:	46bd      	mov	sp, r7
 8001478:	bd80      	pop	{r7, pc}

0800147a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800147a:	b580      	push	{r7, lr}
 800147c:	b082      	sub	sp, #8
 800147e:	af00      	add	r7, sp, #0
 8001480:	4603      	mov	r3, r0
 8001482:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001484:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001488:	4618      	mov	r0, r3
 800148a:	f7ff ff1b 	bl	80012c4 <__NVIC_EnableIRQ>
}
 800148e:	bf00      	nop
 8001490:	3708      	adds	r7, #8
 8001492:	46bd      	mov	sp, r7
 8001494:	bd80      	pop	{r7, pc}

08001496 <HAL_NVIC_SystemReset>:
/**
  * @brief  Initiate a system reset request to reset the MCU.
  * @retval None
  */
void HAL_NVIC_SystemReset(void)
{
 8001496:	b580      	push	{r7, lr}
 8001498:	af00      	add	r7, sp, #0
  /* System Reset */
  NVIC_SystemReset();
 800149a:	f7ff ff8f 	bl	80013bc <__NVIC_SystemReset>

0800149e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800149e:	b580      	push	{r7, lr}
 80014a0:	b082      	sub	sp, #8
 80014a2:	af00      	add	r7, sp, #0
 80014a4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80014a6:	6878      	ldr	r0, [r7, #4]
 80014a8:	f7ff ff9e 	bl	80013e8 <SysTick_Config>
 80014ac:	4603      	mov	r3, r0
}
 80014ae:	4618      	mov	r0, r3
 80014b0:	3708      	adds	r7, #8
 80014b2:	46bd      	mov	sp, r7
 80014b4:	bd80      	pop	{r7, pc}
	...

080014b8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80014b8:	b480      	push	{r7}
 80014ba:	b087      	sub	sp, #28
 80014bc:	af00      	add	r7, sp, #0
 80014be:	6078      	str	r0, [r7, #4]
 80014c0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80014c2:	2300      	movs	r3, #0
 80014c4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80014c6:	e148      	b.n	800175a <HAL_GPIO_Init+0x2a2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80014c8:	683b      	ldr	r3, [r7, #0]
 80014ca:	681a      	ldr	r2, [r3, #0]
 80014cc:	2101      	movs	r1, #1
 80014ce:	697b      	ldr	r3, [r7, #20]
 80014d0:	fa01 f303 	lsl.w	r3, r1, r3
 80014d4:	4013      	ands	r3, r2
 80014d6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80014d8:	68fb      	ldr	r3, [r7, #12]
 80014da:	2b00      	cmp	r3, #0
 80014dc:	f000 813a 	beq.w	8001754 <HAL_GPIO_Init+0x29c>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80014e0:	683b      	ldr	r3, [r7, #0]
 80014e2:	685b      	ldr	r3, [r3, #4]
 80014e4:	f003 0303 	and.w	r3, r3, #3
 80014e8:	2b01      	cmp	r3, #1
 80014ea:	d005      	beq.n	80014f8 <HAL_GPIO_Init+0x40>
 80014ec:	683b      	ldr	r3, [r7, #0]
 80014ee:	685b      	ldr	r3, [r3, #4]
 80014f0:	f003 0303 	and.w	r3, r3, #3
 80014f4:	2b02      	cmp	r3, #2
 80014f6:	d130      	bne.n	800155a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	689b      	ldr	r3, [r3, #8]
 80014fc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80014fe:	697b      	ldr	r3, [r7, #20]
 8001500:	005b      	lsls	r3, r3, #1
 8001502:	2203      	movs	r2, #3
 8001504:	fa02 f303 	lsl.w	r3, r2, r3
 8001508:	43db      	mvns	r3, r3
 800150a:	693a      	ldr	r2, [r7, #16]
 800150c:	4013      	ands	r3, r2
 800150e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001510:	683b      	ldr	r3, [r7, #0]
 8001512:	68da      	ldr	r2, [r3, #12]
 8001514:	697b      	ldr	r3, [r7, #20]
 8001516:	005b      	lsls	r3, r3, #1
 8001518:	fa02 f303 	lsl.w	r3, r2, r3
 800151c:	693a      	ldr	r2, [r7, #16]
 800151e:	4313      	orrs	r3, r2
 8001520:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001522:	687b      	ldr	r3, [r7, #4]
 8001524:	693a      	ldr	r2, [r7, #16]
 8001526:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	685b      	ldr	r3, [r3, #4]
 800152c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800152e:	2201      	movs	r2, #1
 8001530:	697b      	ldr	r3, [r7, #20]
 8001532:	fa02 f303 	lsl.w	r3, r2, r3
 8001536:	43db      	mvns	r3, r3
 8001538:	693a      	ldr	r2, [r7, #16]
 800153a:	4013      	ands	r3, r2
 800153c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800153e:	683b      	ldr	r3, [r7, #0]
 8001540:	685b      	ldr	r3, [r3, #4]
 8001542:	091b      	lsrs	r3, r3, #4
 8001544:	f003 0201 	and.w	r2, r3, #1
 8001548:	697b      	ldr	r3, [r7, #20]
 800154a:	fa02 f303 	lsl.w	r3, r2, r3
 800154e:	693a      	ldr	r2, [r7, #16]
 8001550:	4313      	orrs	r3, r2
 8001552:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	693a      	ldr	r2, [r7, #16]
 8001558:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800155a:	683b      	ldr	r3, [r7, #0]
 800155c:	685b      	ldr	r3, [r3, #4]
 800155e:	f003 0303 	and.w	r3, r3, #3
 8001562:	2b03      	cmp	r3, #3
 8001564:	d017      	beq.n	8001596 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	68db      	ldr	r3, [r3, #12]
 800156a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800156c:	697b      	ldr	r3, [r7, #20]
 800156e:	005b      	lsls	r3, r3, #1
 8001570:	2203      	movs	r2, #3
 8001572:	fa02 f303 	lsl.w	r3, r2, r3
 8001576:	43db      	mvns	r3, r3
 8001578:	693a      	ldr	r2, [r7, #16]
 800157a:	4013      	ands	r3, r2
 800157c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800157e:	683b      	ldr	r3, [r7, #0]
 8001580:	689a      	ldr	r2, [r3, #8]
 8001582:	697b      	ldr	r3, [r7, #20]
 8001584:	005b      	lsls	r3, r3, #1
 8001586:	fa02 f303 	lsl.w	r3, r2, r3
 800158a:	693a      	ldr	r2, [r7, #16]
 800158c:	4313      	orrs	r3, r2
 800158e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	693a      	ldr	r2, [r7, #16]
 8001594:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001596:	683b      	ldr	r3, [r7, #0]
 8001598:	685b      	ldr	r3, [r3, #4]
 800159a:	f003 0303 	and.w	r3, r3, #3
 800159e:	2b02      	cmp	r3, #2
 80015a0:	d123      	bne.n	80015ea <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80015a2:	697b      	ldr	r3, [r7, #20]
 80015a4:	08da      	lsrs	r2, r3, #3
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	3208      	adds	r2, #8
 80015aa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80015ae:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80015b0:	697b      	ldr	r3, [r7, #20]
 80015b2:	f003 0307 	and.w	r3, r3, #7
 80015b6:	009b      	lsls	r3, r3, #2
 80015b8:	220f      	movs	r2, #15
 80015ba:	fa02 f303 	lsl.w	r3, r2, r3
 80015be:	43db      	mvns	r3, r3
 80015c0:	693a      	ldr	r2, [r7, #16]
 80015c2:	4013      	ands	r3, r2
 80015c4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80015c6:	683b      	ldr	r3, [r7, #0]
 80015c8:	691a      	ldr	r2, [r3, #16]
 80015ca:	697b      	ldr	r3, [r7, #20]
 80015cc:	f003 0307 	and.w	r3, r3, #7
 80015d0:	009b      	lsls	r3, r3, #2
 80015d2:	fa02 f303 	lsl.w	r3, r2, r3
 80015d6:	693a      	ldr	r2, [r7, #16]
 80015d8:	4313      	orrs	r3, r2
 80015da:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80015dc:	697b      	ldr	r3, [r7, #20]
 80015de:	08da      	lsrs	r2, r3, #3
 80015e0:	687b      	ldr	r3, [r7, #4]
 80015e2:	3208      	adds	r2, #8
 80015e4:	6939      	ldr	r1, [r7, #16]
 80015e6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	681b      	ldr	r3, [r3, #0]
 80015ee:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80015f0:	697b      	ldr	r3, [r7, #20]
 80015f2:	005b      	lsls	r3, r3, #1
 80015f4:	2203      	movs	r2, #3
 80015f6:	fa02 f303 	lsl.w	r3, r2, r3
 80015fa:	43db      	mvns	r3, r3
 80015fc:	693a      	ldr	r2, [r7, #16]
 80015fe:	4013      	ands	r3, r2
 8001600:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001602:	683b      	ldr	r3, [r7, #0]
 8001604:	685b      	ldr	r3, [r3, #4]
 8001606:	f003 0203 	and.w	r2, r3, #3
 800160a:	697b      	ldr	r3, [r7, #20]
 800160c:	005b      	lsls	r3, r3, #1
 800160e:	fa02 f303 	lsl.w	r3, r2, r3
 8001612:	693a      	ldr	r2, [r7, #16]
 8001614:	4313      	orrs	r3, r2
 8001616:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	693a      	ldr	r2, [r7, #16]
 800161c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800161e:	683b      	ldr	r3, [r7, #0]
 8001620:	685b      	ldr	r3, [r3, #4]
 8001622:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001626:	2b00      	cmp	r3, #0
 8001628:	f000 8094 	beq.w	8001754 <HAL_GPIO_Init+0x29c>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800162c:	4b52      	ldr	r3, [pc, #328]	@ (8001778 <HAL_GPIO_Init+0x2c0>)
 800162e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001630:	4a51      	ldr	r2, [pc, #324]	@ (8001778 <HAL_GPIO_Init+0x2c0>)
 8001632:	f043 0301 	orr.w	r3, r3, #1
 8001636:	6613      	str	r3, [r2, #96]	@ 0x60
 8001638:	4b4f      	ldr	r3, [pc, #316]	@ (8001778 <HAL_GPIO_Init+0x2c0>)
 800163a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800163c:	f003 0301 	and.w	r3, r3, #1
 8001640:	60bb      	str	r3, [r7, #8]
 8001642:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001644:	4a4d      	ldr	r2, [pc, #308]	@ (800177c <HAL_GPIO_Init+0x2c4>)
 8001646:	697b      	ldr	r3, [r7, #20]
 8001648:	089b      	lsrs	r3, r3, #2
 800164a:	3302      	adds	r3, #2
 800164c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001650:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001652:	697b      	ldr	r3, [r7, #20]
 8001654:	f003 0303 	and.w	r3, r3, #3
 8001658:	009b      	lsls	r3, r3, #2
 800165a:	220f      	movs	r2, #15
 800165c:	fa02 f303 	lsl.w	r3, r2, r3
 8001660:	43db      	mvns	r3, r3
 8001662:	693a      	ldr	r2, [r7, #16]
 8001664:	4013      	ands	r3, r2
 8001666:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 800166e:	d00d      	beq.n	800168c <HAL_GPIO_Init+0x1d4>
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	4a43      	ldr	r2, [pc, #268]	@ (8001780 <HAL_GPIO_Init+0x2c8>)
 8001674:	4293      	cmp	r3, r2
 8001676:	d007      	beq.n	8001688 <HAL_GPIO_Init+0x1d0>
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	4a42      	ldr	r2, [pc, #264]	@ (8001784 <HAL_GPIO_Init+0x2cc>)
 800167c:	4293      	cmp	r3, r2
 800167e:	d101      	bne.n	8001684 <HAL_GPIO_Init+0x1cc>
 8001680:	2302      	movs	r3, #2
 8001682:	e004      	b.n	800168e <HAL_GPIO_Init+0x1d6>
 8001684:	2307      	movs	r3, #7
 8001686:	e002      	b.n	800168e <HAL_GPIO_Init+0x1d6>
 8001688:	2301      	movs	r3, #1
 800168a:	e000      	b.n	800168e <HAL_GPIO_Init+0x1d6>
 800168c:	2300      	movs	r3, #0
 800168e:	697a      	ldr	r2, [r7, #20]
 8001690:	f002 0203 	and.w	r2, r2, #3
 8001694:	0092      	lsls	r2, r2, #2
 8001696:	4093      	lsls	r3, r2
 8001698:	693a      	ldr	r2, [r7, #16]
 800169a:	4313      	orrs	r3, r2
 800169c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800169e:	4937      	ldr	r1, [pc, #220]	@ (800177c <HAL_GPIO_Init+0x2c4>)
 80016a0:	697b      	ldr	r3, [r7, #20]
 80016a2:	089b      	lsrs	r3, r3, #2
 80016a4:	3302      	adds	r3, #2
 80016a6:	693a      	ldr	r2, [r7, #16]
 80016a8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80016ac:	4b36      	ldr	r3, [pc, #216]	@ (8001788 <HAL_GPIO_Init+0x2d0>)
 80016ae:	689b      	ldr	r3, [r3, #8]
 80016b0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80016b2:	68fb      	ldr	r3, [r7, #12]
 80016b4:	43db      	mvns	r3, r3
 80016b6:	693a      	ldr	r2, [r7, #16]
 80016b8:	4013      	ands	r3, r2
 80016ba:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80016bc:	683b      	ldr	r3, [r7, #0]
 80016be:	685b      	ldr	r3, [r3, #4]
 80016c0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80016c4:	2b00      	cmp	r3, #0
 80016c6:	d003      	beq.n	80016d0 <HAL_GPIO_Init+0x218>
        {
          temp |= iocurrent;
 80016c8:	693a      	ldr	r2, [r7, #16]
 80016ca:	68fb      	ldr	r3, [r7, #12]
 80016cc:	4313      	orrs	r3, r2
 80016ce:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80016d0:	4a2d      	ldr	r2, [pc, #180]	@ (8001788 <HAL_GPIO_Init+0x2d0>)
 80016d2:	693b      	ldr	r3, [r7, #16]
 80016d4:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80016d6:	4b2c      	ldr	r3, [pc, #176]	@ (8001788 <HAL_GPIO_Init+0x2d0>)
 80016d8:	68db      	ldr	r3, [r3, #12]
 80016da:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80016dc:	68fb      	ldr	r3, [r7, #12]
 80016de:	43db      	mvns	r3, r3
 80016e0:	693a      	ldr	r2, [r7, #16]
 80016e2:	4013      	ands	r3, r2
 80016e4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80016e6:	683b      	ldr	r3, [r7, #0]
 80016e8:	685b      	ldr	r3, [r3, #4]
 80016ea:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80016ee:	2b00      	cmp	r3, #0
 80016f0:	d003      	beq.n	80016fa <HAL_GPIO_Init+0x242>
        {
          temp |= iocurrent;
 80016f2:	693a      	ldr	r2, [r7, #16]
 80016f4:	68fb      	ldr	r3, [r7, #12]
 80016f6:	4313      	orrs	r3, r2
 80016f8:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80016fa:	4a23      	ldr	r2, [pc, #140]	@ (8001788 <HAL_GPIO_Init+0x2d0>)
 80016fc:	693b      	ldr	r3, [r7, #16]
 80016fe:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8001700:	4b21      	ldr	r3, [pc, #132]	@ (8001788 <HAL_GPIO_Init+0x2d0>)
 8001702:	685b      	ldr	r3, [r3, #4]
 8001704:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001706:	68fb      	ldr	r3, [r7, #12]
 8001708:	43db      	mvns	r3, r3
 800170a:	693a      	ldr	r2, [r7, #16]
 800170c:	4013      	ands	r3, r2
 800170e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001710:	683b      	ldr	r3, [r7, #0]
 8001712:	685b      	ldr	r3, [r3, #4]
 8001714:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001718:	2b00      	cmp	r3, #0
 800171a:	d003      	beq.n	8001724 <HAL_GPIO_Init+0x26c>
        {
          temp |= iocurrent;
 800171c:	693a      	ldr	r2, [r7, #16]
 800171e:	68fb      	ldr	r3, [r7, #12]
 8001720:	4313      	orrs	r3, r2
 8001722:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001724:	4a18      	ldr	r2, [pc, #96]	@ (8001788 <HAL_GPIO_Init+0x2d0>)
 8001726:	693b      	ldr	r3, [r7, #16]
 8001728:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 800172a:	4b17      	ldr	r3, [pc, #92]	@ (8001788 <HAL_GPIO_Init+0x2d0>)
 800172c:	681b      	ldr	r3, [r3, #0]
 800172e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001730:	68fb      	ldr	r3, [r7, #12]
 8001732:	43db      	mvns	r3, r3
 8001734:	693a      	ldr	r2, [r7, #16]
 8001736:	4013      	ands	r3, r2
 8001738:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800173a:	683b      	ldr	r3, [r7, #0]
 800173c:	685b      	ldr	r3, [r3, #4]
 800173e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001742:	2b00      	cmp	r3, #0
 8001744:	d003      	beq.n	800174e <HAL_GPIO_Init+0x296>
        {
          temp |= iocurrent;
 8001746:	693a      	ldr	r2, [r7, #16]
 8001748:	68fb      	ldr	r3, [r7, #12]
 800174a:	4313      	orrs	r3, r2
 800174c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800174e:	4a0e      	ldr	r2, [pc, #56]	@ (8001788 <HAL_GPIO_Init+0x2d0>)
 8001750:	693b      	ldr	r3, [r7, #16]
 8001752:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001754:	697b      	ldr	r3, [r7, #20]
 8001756:	3301      	adds	r3, #1
 8001758:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800175a:	683b      	ldr	r3, [r7, #0]
 800175c:	681a      	ldr	r2, [r3, #0]
 800175e:	697b      	ldr	r3, [r7, #20]
 8001760:	fa22 f303 	lsr.w	r3, r2, r3
 8001764:	2b00      	cmp	r3, #0
 8001766:	f47f aeaf 	bne.w	80014c8 <HAL_GPIO_Init+0x10>
  }
}
 800176a:	bf00      	nop
 800176c:	bf00      	nop
 800176e:	371c      	adds	r7, #28
 8001770:	46bd      	mov	sp, r7
 8001772:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001776:	4770      	bx	lr
 8001778:	40021000 	.word	0x40021000
 800177c:	40010000 	.word	0x40010000
 8001780:	48000400 	.word	0x48000400
 8001784:	48000800 	.word	0x48000800
 8001788:	40010400 	.word	0x40010400

0800178c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800178c:	b480      	push	{r7}
 800178e:	b083      	sub	sp, #12
 8001790:	af00      	add	r7, sp, #0
 8001792:	6078      	str	r0, [r7, #4]
 8001794:	460b      	mov	r3, r1
 8001796:	807b      	strh	r3, [r7, #2]
 8001798:	4613      	mov	r3, r2
 800179a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800179c:	787b      	ldrb	r3, [r7, #1]
 800179e:	2b00      	cmp	r3, #0
 80017a0:	d003      	beq.n	80017aa <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80017a2:	887a      	ldrh	r2, [r7, #2]
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80017a8:	e002      	b.n	80017b0 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80017aa:	887a      	ldrh	r2, [r7, #2]
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80017b0:	bf00      	nop
 80017b2:	370c      	adds	r7, #12
 80017b4:	46bd      	mov	sp, r7
 80017b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017ba:	4770      	bx	lr

080017bc <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80017bc:	b480      	push	{r7}
 80017be:	b085      	sub	sp, #20
 80017c0:	af00      	add	r7, sp, #0
 80017c2:	6078      	str	r0, [r7, #4]
 80017c4:	460b      	mov	r3, r1
 80017c6:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	695b      	ldr	r3, [r3, #20]
 80017cc:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80017ce:	887a      	ldrh	r2, [r7, #2]
 80017d0:	68fb      	ldr	r3, [r7, #12]
 80017d2:	4013      	ands	r3, r2
 80017d4:	041a      	lsls	r2, r3, #16
 80017d6:	68fb      	ldr	r3, [r7, #12]
 80017d8:	43d9      	mvns	r1, r3
 80017da:	887b      	ldrh	r3, [r7, #2]
 80017dc:	400b      	ands	r3, r1
 80017de:	431a      	orrs	r2, r3
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	619a      	str	r2, [r3, #24]
}
 80017e4:	bf00      	nop
 80017e6:	3714      	adds	r7, #20
 80017e8:	46bd      	mov	sp, r7
 80017ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017ee:	4770      	bx	lr

080017f0 <HAL_PWR_EnableBkUpAccess>:
  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 80017f0:	b480      	push	{r7}
 80017f2:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80017f4:	4b05      	ldr	r3, [pc, #20]	@ (800180c <HAL_PWR_EnableBkUpAccess+0x1c>)
 80017f6:	681b      	ldr	r3, [r3, #0]
 80017f8:	4a04      	ldr	r2, [pc, #16]	@ (800180c <HAL_PWR_EnableBkUpAccess+0x1c>)
 80017fa:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80017fe:	6013      	str	r3, [r2, #0]
}
 8001800:	bf00      	nop
 8001802:	46bd      	mov	sp, r7
 8001804:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001808:	4770      	bx	lr
 800180a:	bf00      	nop
 800180c:	40007000 	.word	0x40007000

08001810 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8001810:	b480      	push	{r7}
 8001812:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8001814:	4b04      	ldr	r3, [pc, #16]	@ (8001828 <HAL_PWREx_GetVoltageRange+0x18>)
 8001816:	681b      	ldr	r3, [r3, #0]
 8001818:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 800181c:	4618      	mov	r0, r3
 800181e:	46bd      	mov	sp, r7
 8001820:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001824:	4770      	bx	lr
 8001826:	bf00      	nop
 8001828:	40007000 	.word	0x40007000

0800182c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800182c:	b480      	push	{r7}
 800182e:	b085      	sub	sp, #20
 8001830:	af00      	add	r7, sp, #0
 8001832:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800183a:	d130      	bne.n	800189e <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 800183c:	4b23      	ldr	r3, [pc, #140]	@ (80018cc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800183e:	681b      	ldr	r3, [r3, #0]
 8001840:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8001844:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001848:	d038      	beq.n	80018bc <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800184a:	4b20      	ldr	r3, [pc, #128]	@ (80018cc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800184c:	681b      	ldr	r3, [r3, #0]
 800184e:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8001852:	4a1e      	ldr	r2, [pc, #120]	@ (80018cc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001854:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001858:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800185a:	4b1d      	ldr	r3, [pc, #116]	@ (80018d0 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 800185c:	681b      	ldr	r3, [r3, #0]
 800185e:	2232      	movs	r2, #50	@ 0x32
 8001860:	fb02 f303 	mul.w	r3, r2, r3
 8001864:	4a1b      	ldr	r2, [pc, #108]	@ (80018d4 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8001866:	fba2 2303 	umull	r2, r3, r2, r3
 800186a:	0c9b      	lsrs	r3, r3, #18
 800186c:	3301      	adds	r3, #1
 800186e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001870:	e002      	b.n	8001878 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8001872:	68fb      	ldr	r3, [r7, #12]
 8001874:	3b01      	subs	r3, #1
 8001876:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001878:	4b14      	ldr	r3, [pc, #80]	@ (80018cc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800187a:	695b      	ldr	r3, [r3, #20]
 800187c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001880:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001884:	d102      	bne.n	800188c <HAL_PWREx_ControlVoltageScaling+0x60>
 8001886:	68fb      	ldr	r3, [r7, #12]
 8001888:	2b00      	cmp	r3, #0
 800188a:	d1f2      	bne.n	8001872 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800188c:	4b0f      	ldr	r3, [pc, #60]	@ (80018cc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800188e:	695b      	ldr	r3, [r3, #20]
 8001890:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001894:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001898:	d110      	bne.n	80018bc <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 800189a:	2303      	movs	r3, #3
 800189c:	e00f      	b.n	80018be <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 800189e:	4b0b      	ldr	r3, [pc, #44]	@ (80018cc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80018a0:	681b      	ldr	r3, [r3, #0]
 80018a2:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80018a6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80018aa:	d007      	beq.n	80018bc <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80018ac:	4b07      	ldr	r3, [pc, #28]	@ (80018cc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80018ae:	681b      	ldr	r3, [r3, #0]
 80018b0:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80018b4:	4a05      	ldr	r2, [pc, #20]	@ (80018cc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80018b6:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80018ba:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80018bc:	2300      	movs	r3, #0
}
 80018be:	4618      	mov	r0, r3
 80018c0:	3714      	adds	r7, #20
 80018c2:	46bd      	mov	sp, r7
 80018c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018c8:	4770      	bx	lr
 80018ca:	bf00      	nop
 80018cc:	40007000 	.word	0x40007000
 80018d0:	20000000 	.word	0x20000000
 80018d4:	431bde83 	.word	0x431bde83

080018d8 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80018d8:	b580      	push	{r7, lr}
 80018da:	b088      	sub	sp, #32
 80018dc:	af00      	add	r7, sp, #0
 80018de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	2b00      	cmp	r3, #0
 80018e4:	d102      	bne.n	80018ec <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80018e6:	2301      	movs	r3, #1
 80018e8:	f000 bc02 	b.w	80020f0 <HAL_RCC_OscConfig+0x818>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80018ec:	4b96      	ldr	r3, [pc, #600]	@ (8001b48 <HAL_RCC_OscConfig+0x270>)
 80018ee:	689b      	ldr	r3, [r3, #8]
 80018f0:	f003 030c 	and.w	r3, r3, #12
 80018f4:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80018f6:	4b94      	ldr	r3, [pc, #592]	@ (8001b48 <HAL_RCC_OscConfig+0x270>)
 80018f8:	68db      	ldr	r3, [r3, #12]
 80018fa:	f003 0303 	and.w	r3, r3, #3
 80018fe:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	681b      	ldr	r3, [r3, #0]
 8001904:	f003 0310 	and.w	r3, r3, #16
 8001908:	2b00      	cmp	r3, #0
 800190a:	f000 80e4 	beq.w	8001ad6 <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800190e:	69bb      	ldr	r3, [r7, #24]
 8001910:	2b00      	cmp	r3, #0
 8001912:	d007      	beq.n	8001924 <HAL_RCC_OscConfig+0x4c>
 8001914:	69bb      	ldr	r3, [r7, #24]
 8001916:	2b0c      	cmp	r3, #12
 8001918:	f040 808b 	bne.w	8001a32 <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 800191c:	697b      	ldr	r3, [r7, #20]
 800191e:	2b01      	cmp	r3, #1
 8001920:	f040 8087 	bne.w	8001a32 <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001924:	4b88      	ldr	r3, [pc, #544]	@ (8001b48 <HAL_RCC_OscConfig+0x270>)
 8001926:	681b      	ldr	r3, [r3, #0]
 8001928:	f003 0302 	and.w	r3, r3, #2
 800192c:	2b00      	cmp	r3, #0
 800192e:	d005      	beq.n	800193c <HAL_RCC_OscConfig+0x64>
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	699b      	ldr	r3, [r3, #24]
 8001934:	2b00      	cmp	r3, #0
 8001936:	d101      	bne.n	800193c <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8001938:	2301      	movs	r3, #1
 800193a:	e3d9      	b.n	80020f0 <HAL_RCC_OscConfig+0x818>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	6a1a      	ldr	r2, [r3, #32]
 8001940:	4b81      	ldr	r3, [pc, #516]	@ (8001b48 <HAL_RCC_OscConfig+0x270>)
 8001942:	681b      	ldr	r3, [r3, #0]
 8001944:	f003 0308 	and.w	r3, r3, #8
 8001948:	2b00      	cmp	r3, #0
 800194a:	d004      	beq.n	8001956 <HAL_RCC_OscConfig+0x7e>
 800194c:	4b7e      	ldr	r3, [pc, #504]	@ (8001b48 <HAL_RCC_OscConfig+0x270>)
 800194e:	681b      	ldr	r3, [r3, #0]
 8001950:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001954:	e005      	b.n	8001962 <HAL_RCC_OscConfig+0x8a>
 8001956:	4b7c      	ldr	r3, [pc, #496]	@ (8001b48 <HAL_RCC_OscConfig+0x270>)
 8001958:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800195c:	091b      	lsrs	r3, r3, #4
 800195e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001962:	4293      	cmp	r3, r2
 8001964:	d223      	bcs.n	80019ae <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	6a1b      	ldr	r3, [r3, #32]
 800196a:	4618      	mov	r0, r3
 800196c:	f000 fd8c 	bl	8002488 <RCC_SetFlashLatencyFromMSIRange>
 8001970:	4603      	mov	r3, r0
 8001972:	2b00      	cmp	r3, #0
 8001974:	d001      	beq.n	800197a <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 8001976:	2301      	movs	r3, #1
 8001978:	e3ba      	b.n	80020f0 <HAL_RCC_OscConfig+0x818>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800197a:	4b73      	ldr	r3, [pc, #460]	@ (8001b48 <HAL_RCC_OscConfig+0x270>)
 800197c:	681b      	ldr	r3, [r3, #0]
 800197e:	4a72      	ldr	r2, [pc, #456]	@ (8001b48 <HAL_RCC_OscConfig+0x270>)
 8001980:	f043 0308 	orr.w	r3, r3, #8
 8001984:	6013      	str	r3, [r2, #0]
 8001986:	4b70      	ldr	r3, [pc, #448]	@ (8001b48 <HAL_RCC_OscConfig+0x270>)
 8001988:	681b      	ldr	r3, [r3, #0]
 800198a:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	6a1b      	ldr	r3, [r3, #32]
 8001992:	496d      	ldr	r1, [pc, #436]	@ (8001b48 <HAL_RCC_OscConfig+0x270>)
 8001994:	4313      	orrs	r3, r2
 8001996:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001998:	4b6b      	ldr	r3, [pc, #428]	@ (8001b48 <HAL_RCC_OscConfig+0x270>)
 800199a:	685b      	ldr	r3, [r3, #4]
 800199c:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	69db      	ldr	r3, [r3, #28]
 80019a4:	021b      	lsls	r3, r3, #8
 80019a6:	4968      	ldr	r1, [pc, #416]	@ (8001b48 <HAL_RCC_OscConfig+0x270>)
 80019a8:	4313      	orrs	r3, r2
 80019aa:	604b      	str	r3, [r1, #4]
 80019ac:	e025      	b.n	80019fa <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80019ae:	4b66      	ldr	r3, [pc, #408]	@ (8001b48 <HAL_RCC_OscConfig+0x270>)
 80019b0:	681b      	ldr	r3, [r3, #0]
 80019b2:	4a65      	ldr	r2, [pc, #404]	@ (8001b48 <HAL_RCC_OscConfig+0x270>)
 80019b4:	f043 0308 	orr.w	r3, r3, #8
 80019b8:	6013      	str	r3, [r2, #0]
 80019ba:	4b63      	ldr	r3, [pc, #396]	@ (8001b48 <HAL_RCC_OscConfig+0x270>)
 80019bc:	681b      	ldr	r3, [r3, #0]
 80019be:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	6a1b      	ldr	r3, [r3, #32]
 80019c6:	4960      	ldr	r1, [pc, #384]	@ (8001b48 <HAL_RCC_OscConfig+0x270>)
 80019c8:	4313      	orrs	r3, r2
 80019ca:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80019cc:	4b5e      	ldr	r3, [pc, #376]	@ (8001b48 <HAL_RCC_OscConfig+0x270>)
 80019ce:	685b      	ldr	r3, [r3, #4]
 80019d0:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	69db      	ldr	r3, [r3, #28]
 80019d8:	021b      	lsls	r3, r3, #8
 80019da:	495b      	ldr	r1, [pc, #364]	@ (8001b48 <HAL_RCC_OscConfig+0x270>)
 80019dc:	4313      	orrs	r3, r2
 80019de:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80019e0:	69bb      	ldr	r3, [r7, #24]
 80019e2:	2b00      	cmp	r3, #0
 80019e4:	d109      	bne.n	80019fa <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	6a1b      	ldr	r3, [r3, #32]
 80019ea:	4618      	mov	r0, r3
 80019ec:	f000 fd4c 	bl	8002488 <RCC_SetFlashLatencyFromMSIRange>
 80019f0:	4603      	mov	r3, r0
 80019f2:	2b00      	cmp	r3, #0
 80019f4:	d001      	beq.n	80019fa <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 80019f6:	2301      	movs	r3, #1
 80019f8:	e37a      	b.n	80020f0 <HAL_RCC_OscConfig+0x818>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80019fa:	f000 fc81 	bl	8002300 <HAL_RCC_GetSysClockFreq>
 80019fe:	4602      	mov	r2, r0
 8001a00:	4b51      	ldr	r3, [pc, #324]	@ (8001b48 <HAL_RCC_OscConfig+0x270>)
 8001a02:	689b      	ldr	r3, [r3, #8]
 8001a04:	091b      	lsrs	r3, r3, #4
 8001a06:	f003 030f 	and.w	r3, r3, #15
 8001a0a:	4950      	ldr	r1, [pc, #320]	@ (8001b4c <HAL_RCC_OscConfig+0x274>)
 8001a0c:	5ccb      	ldrb	r3, [r1, r3]
 8001a0e:	f003 031f 	and.w	r3, r3, #31
 8001a12:	fa22 f303 	lsr.w	r3, r2, r3
 8001a16:	4a4e      	ldr	r2, [pc, #312]	@ (8001b50 <HAL_RCC_OscConfig+0x278>)
 8001a18:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8001a1a:	4b4e      	ldr	r3, [pc, #312]	@ (8001b54 <HAL_RCC_OscConfig+0x27c>)
 8001a1c:	681b      	ldr	r3, [r3, #0]
 8001a1e:	4618      	mov	r0, r3
 8001a20:	f7ff fbc2 	bl	80011a8 <HAL_InitTick>
 8001a24:	4603      	mov	r3, r0
 8001a26:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8001a28:	7bfb      	ldrb	r3, [r7, #15]
 8001a2a:	2b00      	cmp	r3, #0
 8001a2c:	d052      	beq.n	8001ad4 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 8001a2e:	7bfb      	ldrb	r3, [r7, #15]
 8001a30:	e35e      	b.n	80020f0 <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	699b      	ldr	r3, [r3, #24]
 8001a36:	2b00      	cmp	r3, #0
 8001a38:	d032      	beq.n	8001aa0 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8001a3a:	4b43      	ldr	r3, [pc, #268]	@ (8001b48 <HAL_RCC_OscConfig+0x270>)
 8001a3c:	681b      	ldr	r3, [r3, #0]
 8001a3e:	4a42      	ldr	r2, [pc, #264]	@ (8001b48 <HAL_RCC_OscConfig+0x270>)
 8001a40:	f043 0301 	orr.w	r3, r3, #1
 8001a44:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001a46:	f7ff fbff 	bl	8001248 <HAL_GetTick>
 8001a4a:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001a4c:	e008      	b.n	8001a60 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001a4e:	f7ff fbfb 	bl	8001248 <HAL_GetTick>
 8001a52:	4602      	mov	r2, r0
 8001a54:	693b      	ldr	r3, [r7, #16]
 8001a56:	1ad3      	subs	r3, r2, r3
 8001a58:	2b02      	cmp	r3, #2
 8001a5a:	d901      	bls.n	8001a60 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8001a5c:	2303      	movs	r3, #3
 8001a5e:	e347      	b.n	80020f0 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001a60:	4b39      	ldr	r3, [pc, #228]	@ (8001b48 <HAL_RCC_OscConfig+0x270>)
 8001a62:	681b      	ldr	r3, [r3, #0]
 8001a64:	f003 0302 	and.w	r3, r3, #2
 8001a68:	2b00      	cmp	r3, #0
 8001a6a:	d0f0      	beq.n	8001a4e <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001a6c:	4b36      	ldr	r3, [pc, #216]	@ (8001b48 <HAL_RCC_OscConfig+0x270>)
 8001a6e:	681b      	ldr	r3, [r3, #0]
 8001a70:	4a35      	ldr	r2, [pc, #212]	@ (8001b48 <HAL_RCC_OscConfig+0x270>)
 8001a72:	f043 0308 	orr.w	r3, r3, #8
 8001a76:	6013      	str	r3, [r2, #0]
 8001a78:	4b33      	ldr	r3, [pc, #204]	@ (8001b48 <HAL_RCC_OscConfig+0x270>)
 8001a7a:	681b      	ldr	r3, [r3, #0]
 8001a7c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	6a1b      	ldr	r3, [r3, #32]
 8001a84:	4930      	ldr	r1, [pc, #192]	@ (8001b48 <HAL_RCC_OscConfig+0x270>)
 8001a86:	4313      	orrs	r3, r2
 8001a88:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001a8a:	4b2f      	ldr	r3, [pc, #188]	@ (8001b48 <HAL_RCC_OscConfig+0x270>)
 8001a8c:	685b      	ldr	r3, [r3, #4]
 8001a8e:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	69db      	ldr	r3, [r3, #28]
 8001a96:	021b      	lsls	r3, r3, #8
 8001a98:	492b      	ldr	r1, [pc, #172]	@ (8001b48 <HAL_RCC_OscConfig+0x270>)
 8001a9a:	4313      	orrs	r3, r2
 8001a9c:	604b      	str	r3, [r1, #4]
 8001a9e:	e01a      	b.n	8001ad6 <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8001aa0:	4b29      	ldr	r3, [pc, #164]	@ (8001b48 <HAL_RCC_OscConfig+0x270>)
 8001aa2:	681b      	ldr	r3, [r3, #0]
 8001aa4:	4a28      	ldr	r2, [pc, #160]	@ (8001b48 <HAL_RCC_OscConfig+0x270>)
 8001aa6:	f023 0301 	bic.w	r3, r3, #1
 8001aaa:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001aac:	f7ff fbcc 	bl	8001248 <HAL_GetTick>
 8001ab0:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001ab2:	e008      	b.n	8001ac6 <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001ab4:	f7ff fbc8 	bl	8001248 <HAL_GetTick>
 8001ab8:	4602      	mov	r2, r0
 8001aba:	693b      	ldr	r3, [r7, #16]
 8001abc:	1ad3      	subs	r3, r2, r3
 8001abe:	2b02      	cmp	r3, #2
 8001ac0:	d901      	bls.n	8001ac6 <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 8001ac2:	2303      	movs	r3, #3
 8001ac4:	e314      	b.n	80020f0 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001ac6:	4b20      	ldr	r3, [pc, #128]	@ (8001b48 <HAL_RCC_OscConfig+0x270>)
 8001ac8:	681b      	ldr	r3, [r3, #0]
 8001aca:	f003 0302 	and.w	r3, r3, #2
 8001ace:	2b00      	cmp	r3, #0
 8001ad0:	d1f0      	bne.n	8001ab4 <HAL_RCC_OscConfig+0x1dc>
 8001ad2:	e000      	b.n	8001ad6 <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001ad4:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	681b      	ldr	r3, [r3, #0]
 8001ada:	f003 0301 	and.w	r3, r3, #1
 8001ade:	2b00      	cmp	r3, #0
 8001ae0:	d073      	beq.n	8001bca <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8001ae2:	69bb      	ldr	r3, [r7, #24]
 8001ae4:	2b08      	cmp	r3, #8
 8001ae6:	d005      	beq.n	8001af4 <HAL_RCC_OscConfig+0x21c>
 8001ae8:	69bb      	ldr	r3, [r7, #24]
 8001aea:	2b0c      	cmp	r3, #12
 8001aec:	d10e      	bne.n	8001b0c <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8001aee:	697b      	ldr	r3, [r7, #20]
 8001af0:	2b03      	cmp	r3, #3
 8001af2:	d10b      	bne.n	8001b0c <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001af4:	4b14      	ldr	r3, [pc, #80]	@ (8001b48 <HAL_RCC_OscConfig+0x270>)
 8001af6:	681b      	ldr	r3, [r3, #0]
 8001af8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001afc:	2b00      	cmp	r3, #0
 8001afe:	d063      	beq.n	8001bc8 <HAL_RCC_OscConfig+0x2f0>
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	685b      	ldr	r3, [r3, #4]
 8001b04:	2b00      	cmp	r3, #0
 8001b06:	d15f      	bne.n	8001bc8 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8001b08:	2301      	movs	r3, #1
 8001b0a:	e2f1      	b.n	80020f0 <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	685b      	ldr	r3, [r3, #4]
 8001b10:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001b14:	d106      	bne.n	8001b24 <HAL_RCC_OscConfig+0x24c>
 8001b16:	4b0c      	ldr	r3, [pc, #48]	@ (8001b48 <HAL_RCC_OscConfig+0x270>)
 8001b18:	681b      	ldr	r3, [r3, #0]
 8001b1a:	4a0b      	ldr	r2, [pc, #44]	@ (8001b48 <HAL_RCC_OscConfig+0x270>)
 8001b1c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001b20:	6013      	str	r3, [r2, #0]
 8001b22:	e025      	b.n	8001b70 <HAL_RCC_OscConfig+0x298>
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	685b      	ldr	r3, [r3, #4]
 8001b28:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001b2c:	d114      	bne.n	8001b58 <HAL_RCC_OscConfig+0x280>
 8001b2e:	4b06      	ldr	r3, [pc, #24]	@ (8001b48 <HAL_RCC_OscConfig+0x270>)
 8001b30:	681b      	ldr	r3, [r3, #0]
 8001b32:	4a05      	ldr	r2, [pc, #20]	@ (8001b48 <HAL_RCC_OscConfig+0x270>)
 8001b34:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001b38:	6013      	str	r3, [r2, #0]
 8001b3a:	4b03      	ldr	r3, [pc, #12]	@ (8001b48 <HAL_RCC_OscConfig+0x270>)
 8001b3c:	681b      	ldr	r3, [r3, #0]
 8001b3e:	4a02      	ldr	r2, [pc, #8]	@ (8001b48 <HAL_RCC_OscConfig+0x270>)
 8001b40:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001b44:	6013      	str	r3, [r2, #0]
 8001b46:	e013      	b.n	8001b70 <HAL_RCC_OscConfig+0x298>
 8001b48:	40021000 	.word	0x40021000
 8001b4c:	080058a4 	.word	0x080058a4
 8001b50:	20000000 	.word	0x20000000
 8001b54:	20000004 	.word	0x20000004
 8001b58:	4ba0      	ldr	r3, [pc, #640]	@ (8001ddc <HAL_RCC_OscConfig+0x504>)
 8001b5a:	681b      	ldr	r3, [r3, #0]
 8001b5c:	4a9f      	ldr	r2, [pc, #636]	@ (8001ddc <HAL_RCC_OscConfig+0x504>)
 8001b5e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001b62:	6013      	str	r3, [r2, #0]
 8001b64:	4b9d      	ldr	r3, [pc, #628]	@ (8001ddc <HAL_RCC_OscConfig+0x504>)
 8001b66:	681b      	ldr	r3, [r3, #0]
 8001b68:	4a9c      	ldr	r2, [pc, #624]	@ (8001ddc <HAL_RCC_OscConfig+0x504>)
 8001b6a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001b6e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	685b      	ldr	r3, [r3, #4]
 8001b74:	2b00      	cmp	r3, #0
 8001b76:	d013      	beq.n	8001ba0 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001b78:	f7ff fb66 	bl	8001248 <HAL_GetTick>
 8001b7c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001b7e:	e008      	b.n	8001b92 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001b80:	f7ff fb62 	bl	8001248 <HAL_GetTick>
 8001b84:	4602      	mov	r2, r0
 8001b86:	693b      	ldr	r3, [r7, #16]
 8001b88:	1ad3      	subs	r3, r2, r3
 8001b8a:	2b64      	cmp	r3, #100	@ 0x64
 8001b8c:	d901      	bls.n	8001b92 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8001b8e:	2303      	movs	r3, #3
 8001b90:	e2ae      	b.n	80020f0 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001b92:	4b92      	ldr	r3, [pc, #584]	@ (8001ddc <HAL_RCC_OscConfig+0x504>)
 8001b94:	681b      	ldr	r3, [r3, #0]
 8001b96:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001b9a:	2b00      	cmp	r3, #0
 8001b9c:	d0f0      	beq.n	8001b80 <HAL_RCC_OscConfig+0x2a8>
 8001b9e:	e014      	b.n	8001bca <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001ba0:	f7ff fb52 	bl	8001248 <HAL_GetTick>
 8001ba4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001ba6:	e008      	b.n	8001bba <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001ba8:	f7ff fb4e 	bl	8001248 <HAL_GetTick>
 8001bac:	4602      	mov	r2, r0
 8001bae:	693b      	ldr	r3, [r7, #16]
 8001bb0:	1ad3      	subs	r3, r2, r3
 8001bb2:	2b64      	cmp	r3, #100	@ 0x64
 8001bb4:	d901      	bls.n	8001bba <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8001bb6:	2303      	movs	r3, #3
 8001bb8:	e29a      	b.n	80020f0 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001bba:	4b88      	ldr	r3, [pc, #544]	@ (8001ddc <HAL_RCC_OscConfig+0x504>)
 8001bbc:	681b      	ldr	r3, [r3, #0]
 8001bbe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001bc2:	2b00      	cmp	r3, #0
 8001bc4:	d1f0      	bne.n	8001ba8 <HAL_RCC_OscConfig+0x2d0>
 8001bc6:	e000      	b.n	8001bca <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001bc8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	681b      	ldr	r3, [r3, #0]
 8001bce:	f003 0302 	and.w	r3, r3, #2
 8001bd2:	2b00      	cmp	r3, #0
 8001bd4:	d060      	beq.n	8001c98 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8001bd6:	69bb      	ldr	r3, [r7, #24]
 8001bd8:	2b04      	cmp	r3, #4
 8001bda:	d005      	beq.n	8001be8 <HAL_RCC_OscConfig+0x310>
 8001bdc:	69bb      	ldr	r3, [r7, #24]
 8001bde:	2b0c      	cmp	r3, #12
 8001be0:	d119      	bne.n	8001c16 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8001be2:	697b      	ldr	r3, [r7, #20]
 8001be4:	2b02      	cmp	r3, #2
 8001be6:	d116      	bne.n	8001c16 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001be8:	4b7c      	ldr	r3, [pc, #496]	@ (8001ddc <HAL_RCC_OscConfig+0x504>)
 8001bea:	681b      	ldr	r3, [r3, #0]
 8001bec:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001bf0:	2b00      	cmp	r3, #0
 8001bf2:	d005      	beq.n	8001c00 <HAL_RCC_OscConfig+0x328>
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	68db      	ldr	r3, [r3, #12]
 8001bf8:	2b00      	cmp	r3, #0
 8001bfa:	d101      	bne.n	8001c00 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8001bfc:	2301      	movs	r3, #1
 8001bfe:	e277      	b.n	80020f0 <HAL_RCC_OscConfig+0x818>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001c00:	4b76      	ldr	r3, [pc, #472]	@ (8001ddc <HAL_RCC_OscConfig+0x504>)
 8001c02:	685b      	ldr	r3, [r3, #4]
 8001c04:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	691b      	ldr	r3, [r3, #16]
 8001c0c:	061b      	lsls	r3, r3, #24
 8001c0e:	4973      	ldr	r1, [pc, #460]	@ (8001ddc <HAL_RCC_OscConfig+0x504>)
 8001c10:	4313      	orrs	r3, r2
 8001c12:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001c14:	e040      	b.n	8001c98 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	68db      	ldr	r3, [r3, #12]
 8001c1a:	2b00      	cmp	r3, #0
 8001c1c:	d023      	beq.n	8001c66 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001c1e:	4b6f      	ldr	r3, [pc, #444]	@ (8001ddc <HAL_RCC_OscConfig+0x504>)
 8001c20:	681b      	ldr	r3, [r3, #0]
 8001c22:	4a6e      	ldr	r2, [pc, #440]	@ (8001ddc <HAL_RCC_OscConfig+0x504>)
 8001c24:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001c28:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001c2a:	f7ff fb0d 	bl	8001248 <HAL_GetTick>
 8001c2e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001c30:	e008      	b.n	8001c44 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001c32:	f7ff fb09 	bl	8001248 <HAL_GetTick>
 8001c36:	4602      	mov	r2, r0
 8001c38:	693b      	ldr	r3, [r7, #16]
 8001c3a:	1ad3      	subs	r3, r2, r3
 8001c3c:	2b02      	cmp	r3, #2
 8001c3e:	d901      	bls.n	8001c44 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8001c40:	2303      	movs	r3, #3
 8001c42:	e255      	b.n	80020f0 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001c44:	4b65      	ldr	r3, [pc, #404]	@ (8001ddc <HAL_RCC_OscConfig+0x504>)
 8001c46:	681b      	ldr	r3, [r3, #0]
 8001c48:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001c4c:	2b00      	cmp	r3, #0
 8001c4e:	d0f0      	beq.n	8001c32 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001c50:	4b62      	ldr	r3, [pc, #392]	@ (8001ddc <HAL_RCC_OscConfig+0x504>)
 8001c52:	685b      	ldr	r3, [r3, #4]
 8001c54:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	691b      	ldr	r3, [r3, #16]
 8001c5c:	061b      	lsls	r3, r3, #24
 8001c5e:	495f      	ldr	r1, [pc, #380]	@ (8001ddc <HAL_RCC_OscConfig+0x504>)
 8001c60:	4313      	orrs	r3, r2
 8001c62:	604b      	str	r3, [r1, #4]
 8001c64:	e018      	b.n	8001c98 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001c66:	4b5d      	ldr	r3, [pc, #372]	@ (8001ddc <HAL_RCC_OscConfig+0x504>)
 8001c68:	681b      	ldr	r3, [r3, #0]
 8001c6a:	4a5c      	ldr	r2, [pc, #368]	@ (8001ddc <HAL_RCC_OscConfig+0x504>)
 8001c6c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001c70:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001c72:	f7ff fae9 	bl	8001248 <HAL_GetTick>
 8001c76:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001c78:	e008      	b.n	8001c8c <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001c7a:	f7ff fae5 	bl	8001248 <HAL_GetTick>
 8001c7e:	4602      	mov	r2, r0
 8001c80:	693b      	ldr	r3, [r7, #16]
 8001c82:	1ad3      	subs	r3, r2, r3
 8001c84:	2b02      	cmp	r3, #2
 8001c86:	d901      	bls.n	8001c8c <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8001c88:	2303      	movs	r3, #3
 8001c8a:	e231      	b.n	80020f0 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001c8c:	4b53      	ldr	r3, [pc, #332]	@ (8001ddc <HAL_RCC_OscConfig+0x504>)
 8001c8e:	681b      	ldr	r3, [r3, #0]
 8001c90:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001c94:	2b00      	cmp	r3, #0
 8001c96:	d1f0      	bne.n	8001c7a <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	681b      	ldr	r3, [r3, #0]
 8001c9c:	f003 0308 	and.w	r3, r3, #8
 8001ca0:	2b00      	cmp	r3, #0
 8001ca2:	d03c      	beq.n	8001d1e <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	695b      	ldr	r3, [r3, #20]
 8001ca8:	2b00      	cmp	r3, #0
 8001caa:	d01c      	beq.n	8001ce6 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001cac:	4b4b      	ldr	r3, [pc, #300]	@ (8001ddc <HAL_RCC_OscConfig+0x504>)
 8001cae:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001cb2:	4a4a      	ldr	r2, [pc, #296]	@ (8001ddc <HAL_RCC_OscConfig+0x504>)
 8001cb4:	f043 0301 	orr.w	r3, r3, #1
 8001cb8:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001cbc:	f7ff fac4 	bl	8001248 <HAL_GetTick>
 8001cc0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001cc2:	e008      	b.n	8001cd6 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001cc4:	f7ff fac0 	bl	8001248 <HAL_GetTick>
 8001cc8:	4602      	mov	r2, r0
 8001cca:	693b      	ldr	r3, [r7, #16]
 8001ccc:	1ad3      	subs	r3, r2, r3
 8001cce:	2b02      	cmp	r3, #2
 8001cd0:	d901      	bls.n	8001cd6 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8001cd2:	2303      	movs	r3, #3
 8001cd4:	e20c      	b.n	80020f0 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001cd6:	4b41      	ldr	r3, [pc, #260]	@ (8001ddc <HAL_RCC_OscConfig+0x504>)
 8001cd8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001cdc:	f003 0302 	and.w	r3, r3, #2
 8001ce0:	2b00      	cmp	r3, #0
 8001ce2:	d0ef      	beq.n	8001cc4 <HAL_RCC_OscConfig+0x3ec>
 8001ce4:	e01b      	b.n	8001d1e <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001ce6:	4b3d      	ldr	r3, [pc, #244]	@ (8001ddc <HAL_RCC_OscConfig+0x504>)
 8001ce8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001cec:	4a3b      	ldr	r2, [pc, #236]	@ (8001ddc <HAL_RCC_OscConfig+0x504>)
 8001cee:	f023 0301 	bic.w	r3, r3, #1
 8001cf2:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001cf6:	f7ff faa7 	bl	8001248 <HAL_GetTick>
 8001cfa:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001cfc:	e008      	b.n	8001d10 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001cfe:	f7ff faa3 	bl	8001248 <HAL_GetTick>
 8001d02:	4602      	mov	r2, r0
 8001d04:	693b      	ldr	r3, [r7, #16]
 8001d06:	1ad3      	subs	r3, r2, r3
 8001d08:	2b02      	cmp	r3, #2
 8001d0a:	d901      	bls.n	8001d10 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8001d0c:	2303      	movs	r3, #3
 8001d0e:	e1ef      	b.n	80020f0 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001d10:	4b32      	ldr	r3, [pc, #200]	@ (8001ddc <HAL_RCC_OscConfig+0x504>)
 8001d12:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001d16:	f003 0302 	and.w	r3, r3, #2
 8001d1a:	2b00      	cmp	r3, #0
 8001d1c:	d1ef      	bne.n	8001cfe <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	681b      	ldr	r3, [r3, #0]
 8001d22:	f003 0304 	and.w	r3, r3, #4
 8001d26:	2b00      	cmp	r3, #0
 8001d28:	f000 80a6 	beq.w	8001e78 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001d2c:	2300      	movs	r3, #0
 8001d2e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8001d30:	4b2a      	ldr	r3, [pc, #168]	@ (8001ddc <HAL_RCC_OscConfig+0x504>)
 8001d32:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001d34:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001d38:	2b00      	cmp	r3, #0
 8001d3a:	d10d      	bne.n	8001d58 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001d3c:	4b27      	ldr	r3, [pc, #156]	@ (8001ddc <HAL_RCC_OscConfig+0x504>)
 8001d3e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001d40:	4a26      	ldr	r2, [pc, #152]	@ (8001ddc <HAL_RCC_OscConfig+0x504>)
 8001d42:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001d46:	6593      	str	r3, [r2, #88]	@ 0x58
 8001d48:	4b24      	ldr	r3, [pc, #144]	@ (8001ddc <HAL_RCC_OscConfig+0x504>)
 8001d4a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001d4c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001d50:	60bb      	str	r3, [r7, #8]
 8001d52:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001d54:	2301      	movs	r3, #1
 8001d56:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001d58:	4b21      	ldr	r3, [pc, #132]	@ (8001de0 <HAL_RCC_OscConfig+0x508>)
 8001d5a:	681b      	ldr	r3, [r3, #0]
 8001d5c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001d60:	2b00      	cmp	r3, #0
 8001d62:	d118      	bne.n	8001d96 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001d64:	4b1e      	ldr	r3, [pc, #120]	@ (8001de0 <HAL_RCC_OscConfig+0x508>)
 8001d66:	681b      	ldr	r3, [r3, #0]
 8001d68:	4a1d      	ldr	r2, [pc, #116]	@ (8001de0 <HAL_RCC_OscConfig+0x508>)
 8001d6a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001d6e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001d70:	f7ff fa6a 	bl	8001248 <HAL_GetTick>
 8001d74:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001d76:	e008      	b.n	8001d8a <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001d78:	f7ff fa66 	bl	8001248 <HAL_GetTick>
 8001d7c:	4602      	mov	r2, r0
 8001d7e:	693b      	ldr	r3, [r7, #16]
 8001d80:	1ad3      	subs	r3, r2, r3
 8001d82:	2b02      	cmp	r3, #2
 8001d84:	d901      	bls.n	8001d8a <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8001d86:	2303      	movs	r3, #3
 8001d88:	e1b2      	b.n	80020f0 <HAL_RCC_OscConfig+0x818>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001d8a:	4b15      	ldr	r3, [pc, #84]	@ (8001de0 <HAL_RCC_OscConfig+0x508>)
 8001d8c:	681b      	ldr	r3, [r3, #0]
 8001d8e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001d92:	2b00      	cmp	r3, #0
 8001d94:	d0f0      	beq.n	8001d78 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	689b      	ldr	r3, [r3, #8]
 8001d9a:	2b01      	cmp	r3, #1
 8001d9c:	d108      	bne.n	8001db0 <HAL_RCC_OscConfig+0x4d8>
 8001d9e:	4b0f      	ldr	r3, [pc, #60]	@ (8001ddc <HAL_RCC_OscConfig+0x504>)
 8001da0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001da4:	4a0d      	ldr	r2, [pc, #52]	@ (8001ddc <HAL_RCC_OscConfig+0x504>)
 8001da6:	f043 0301 	orr.w	r3, r3, #1
 8001daa:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001dae:	e029      	b.n	8001e04 <HAL_RCC_OscConfig+0x52c>
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	689b      	ldr	r3, [r3, #8]
 8001db4:	2b05      	cmp	r3, #5
 8001db6:	d115      	bne.n	8001de4 <HAL_RCC_OscConfig+0x50c>
 8001db8:	4b08      	ldr	r3, [pc, #32]	@ (8001ddc <HAL_RCC_OscConfig+0x504>)
 8001dba:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001dbe:	4a07      	ldr	r2, [pc, #28]	@ (8001ddc <HAL_RCC_OscConfig+0x504>)
 8001dc0:	f043 0304 	orr.w	r3, r3, #4
 8001dc4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001dc8:	4b04      	ldr	r3, [pc, #16]	@ (8001ddc <HAL_RCC_OscConfig+0x504>)
 8001dca:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001dce:	4a03      	ldr	r2, [pc, #12]	@ (8001ddc <HAL_RCC_OscConfig+0x504>)
 8001dd0:	f043 0301 	orr.w	r3, r3, #1
 8001dd4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001dd8:	e014      	b.n	8001e04 <HAL_RCC_OscConfig+0x52c>
 8001dda:	bf00      	nop
 8001ddc:	40021000 	.word	0x40021000
 8001de0:	40007000 	.word	0x40007000
 8001de4:	4b9a      	ldr	r3, [pc, #616]	@ (8002050 <HAL_RCC_OscConfig+0x778>)
 8001de6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001dea:	4a99      	ldr	r2, [pc, #612]	@ (8002050 <HAL_RCC_OscConfig+0x778>)
 8001dec:	f023 0301 	bic.w	r3, r3, #1
 8001df0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001df4:	4b96      	ldr	r3, [pc, #600]	@ (8002050 <HAL_RCC_OscConfig+0x778>)
 8001df6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001dfa:	4a95      	ldr	r2, [pc, #596]	@ (8002050 <HAL_RCC_OscConfig+0x778>)
 8001dfc:	f023 0304 	bic.w	r3, r3, #4
 8001e00:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	689b      	ldr	r3, [r3, #8]
 8001e08:	2b00      	cmp	r3, #0
 8001e0a:	d016      	beq.n	8001e3a <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001e0c:	f7ff fa1c 	bl	8001248 <HAL_GetTick>
 8001e10:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001e12:	e00a      	b.n	8001e2a <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001e14:	f7ff fa18 	bl	8001248 <HAL_GetTick>
 8001e18:	4602      	mov	r2, r0
 8001e1a:	693b      	ldr	r3, [r7, #16]
 8001e1c:	1ad3      	subs	r3, r2, r3
 8001e1e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001e22:	4293      	cmp	r3, r2
 8001e24:	d901      	bls.n	8001e2a <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8001e26:	2303      	movs	r3, #3
 8001e28:	e162      	b.n	80020f0 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001e2a:	4b89      	ldr	r3, [pc, #548]	@ (8002050 <HAL_RCC_OscConfig+0x778>)
 8001e2c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001e30:	f003 0302 	and.w	r3, r3, #2
 8001e34:	2b00      	cmp	r3, #0
 8001e36:	d0ed      	beq.n	8001e14 <HAL_RCC_OscConfig+0x53c>
 8001e38:	e015      	b.n	8001e66 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001e3a:	f7ff fa05 	bl	8001248 <HAL_GetTick>
 8001e3e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001e40:	e00a      	b.n	8001e58 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001e42:	f7ff fa01 	bl	8001248 <HAL_GetTick>
 8001e46:	4602      	mov	r2, r0
 8001e48:	693b      	ldr	r3, [r7, #16]
 8001e4a:	1ad3      	subs	r3, r2, r3
 8001e4c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001e50:	4293      	cmp	r3, r2
 8001e52:	d901      	bls.n	8001e58 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8001e54:	2303      	movs	r3, #3
 8001e56:	e14b      	b.n	80020f0 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001e58:	4b7d      	ldr	r3, [pc, #500]	@ (8002050 <HAL_RCC_OscConfig+0x778>)
 8001e5a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001e5e:	f003 0302 	and.w	r3, r3, #2
 8001e62:	2b00      	cmp	r3, #0
 8001e64:	d1ed      	bne.n	8001e42 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001e66:	7ffb      	ldrb	r3, [r7, #31]
 8001e68:	2b01      	cmp	r3, #1
 8001e6a:	d105      	bne.n	8001e78 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001e6c:	4b78      	ldr	r3, [pc, #480]	@ (8002050 <HAL_RCC_OscConfig+0x778>)
 8001e6e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001e70:	4a77      	ldr	r2, [pc, #476]	@ (8002050 <HAL_RCC_OscConfig+0x778>)
 8001e72:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001e76:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	681b      	ldr	r3, [r3, #0]
 8001e7c:	f003 0320 	and.w	r3, r3, #32
 8001e80:	2b00      	cmp	r3, #0
 8001e82:	d03c      	beq.n	8001efe <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e88:	2b00      	cmp	r3, #0
 8001e8a:	d01c      	beq.n	8001ec6 <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8001e8c:	4b70      	ldr	r3, [pc, #448]	@ (8002050 <HAL_RCC_OscConfig+0x778>)
 8001e8e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8001e92:	4a6f      	ldr	r2, [pc, #444]	@ (8002050 <HAL_RCC_OscConfig+0x778>)
 8001e94:	f043 0301 	orr.w	r3, r3, #1
 8001e98:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001e9c:	f7ff f9d4 	bl	8001248 <HAL_GetTick>
 8001ea0:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8001ea2:	e008      	b.n	8001eb6 <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001ea4:	f7ff f9d0 	bl	8001248 <HAL_GetTick>
 8001ea8:	4602      	mov	r2, r0
 8001eaa:	693b      	ldr	r3, [r7, #16]
 8001eac:	1ad3      	subs	r3, r2, r3
 8001eae:	2b02      	cmp	r3, #2
 8001eb0:	d901      	bls.n	8001eb6 <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 8001eb2:	2303      	movs	r3, #3
 8001eb4:	e11c      	b.n	80020f0 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8001eb6:	4b66      	ldr	r3, [pc, #408]	@ (8002050 <HAL_RCC_OscConfig+0x778>)
 8001eb8:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8001ebc:	f003 0302 	and.w	r3, r3, #2
 8001ec0:	2b00      	cmp	r3, #0
 8001ec2:	d0ef      	beq.n	8001ea4 <HAL_RCC_OscConfig+0x5cc>
 8001ec4:	e01b      	b.n	8001efe <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8001ec6:	4b62      	ldr	r3, [pc, #392]	@ (8002050 <HAL_RCC_OscConfig+0x778>)
 8001ec8:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8001ecc:	4a60      	ldr	r2, [pc, #384]	@ (8002050 <HAL_RCC_OscConfig+0x778>)
 8001ece:	f023 0301 	bic.w	r3, r3, #1
 8001ed2:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001ed6:	f7ff f9b7 	bl	8001248 <HAL_GetTick>
 8001eda:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8001edc:	e008      	b.n	8001ef0 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001ede:	f7ff f9b3 	bl	8001248 <HAL_GetTick>
 8001ee2:	4602      	mov	r2, r0
 8001ee4:	693b      	ldr	r3, [r7, #16]
 8001ee6:	1ad3      	subs	r3, r2, r3
 8001ee8:	2b02      	cmp	r3, #2
 8001eea:	d901      	bls.n	8001ef0 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8001eec:	2303      	movs	r3, #3
 8001eee:	e0ff      	b.n	80020f0 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8001ef0:	4b57      	ldr	r3, [pc, #348]	@ (8002050 <HAL_RCC_OscConfig+0x778>)
 8001ef2:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8001ef6:	f003 0302 	and.w	r3, r3, #2
 8001efa:	2b00      	cmp	r3, #0
 8001efc:	d1ef      	bne.n	8001ede <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001f02:	2b00      	cmp	r3, #0
 8001f04:	f000 80f3 	beq.w	80020ee <HAL_RCC_OscConfig+0x816>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001f0c:	2b02      	cmp	r3, #2
 8001f0e:	f040 80c9 	bne.w	80020a4 <HAL_RCC_OscConfig+0x7cc>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8001f12:	4b4f      	ldr	r3, [pc, #316]	@ (8002050 <HAL_RCC_OscConfig+0x778>)
 8001f14:	68db      	ldr	r3, [r3, #12]
 8001f16:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001f18:	697b      	ldr	r3, [r7, #20]
 8001f1a:	f003 0203 	and.w	r2, r3, #3
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001f22:	429a      	cmp	r2, r3
 8001f24:	d12c      	bne.n	8001f80 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001f26:	697b      	ldr	r3, [r7, #20]
 8001f28:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f30:	3b01      	subs	r3, #1
 8001f32:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001f34:	429a      	cmp	r2, r3
 8001f36:	d123      	bne.n	8001f80 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001f38:	697b      	ldr	r3, [r7, #20]
 8001f3a:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001f42:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001f44:	429a      	cmp	r2, r3
 8001f46:	d11b      	bne.n	8001f80 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8001f48:	697b      	ldr	r3, [r7, #20]
 8001f4a:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001f52:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001f54:	429a      	cmp	r2, r3
 8001f56:	d113      	bne.n	8001f80 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001f58:	697b      	ldr	r3, [r7, #20]
 8001f5a:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001f62:	085b      	lsrs	r3, r3, #1
 8001f64:	3b01      	subs	r3, #1
 8001f66:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8001f68:	429a      	cmp	r2, r3
 8001f6a:	d109      	bne.n	8001f80 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8001f6c:	697b      	ldr	r3, [r7, #20]
 8001f6e:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f76:	085b      	lsrs	r3, r3, #1
 8001f78:	3b01      	subs	r3, #1
 8001f7a:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001f7c:	429a      	cmp	r2, r3
 8001f7e:	d06b      	beq.n	8002058 <HAL_RCC_OscConfig+0x780>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001f80:	69bb      	ldr	r3, [r7, #24]
 8001f82:	2b0c      	cmp	r3, #12
 8001f84:	d062      	beq.n	800204c <HAL_RCC_OscConfig+0x774>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8001f86:	4b32      	ldr	r3, [pc, #200]	@ (8002050 <HAL_RCC_OscConfig+0x778>)
 8001f88:	681b      	ldr	r3, [r3, #0]
 8001f8a:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8001f8e:	2b00      	cmp	r3, #0
 8001f90:	d001      	beq.n	8001f96 <HAL_RCC_OscConfig+0x6be>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
#endif
            )
          {
            return HAL_ERROR;
 8001f92:	2301      	movs	r3, #1
 8001f94:	e0ac      	b.n	80020f0 <HAL_RCC_OscConfig+0x818>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8001f96:	4b2e      	ldr	r3, [pc, #184]	@ (8002050 <HAL_RCC_OscConfig+0x778>)
 8001f98:	681b      	ldr	r3, [r3, #0]
 8001f9a:	4a2d      	ldr	r2, [pc, #180]	@ (8002050 <HAL_RCC_OscConfig+0x778>)
 8001f9c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001fa0:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8001fa2:	f7ff f951 	bl	8001248 <HAL_GetTick>
 8001fa6:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001fa8:	e008      	b.n	8001fbc <HAL_RCC_OscConfig+0x6e4>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001faa:	f7ff f94d 	bl	8001248 <HAL_GetTick>
 8001fae:	4602      	mov	r2, r0
 8001fb0:	693b      	ldr	r3, [r7, #16]
 8001fb2:	1ad3      	subs	r3, r2, r3
 8001fb4:	2b02      	cmp	r3, #2
 8001fb6:	d901      	bls.n	8001fbc <HAL_RCC_OscConfig+0x6e4>
              {
                return HAL_TIMEOUT;
 8001fb8:	2303      	movs	r3, #3
 8001fba:	e099      	b.n	80020f0 <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001fbc:	4b24      	ldr	r3, [pc, #144]	@ (8002050 <HAL_RCC_OscConfig+0x778>)
 8001fbe:	681b      	ldr	r3, [r3, #0]
 8001fc0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001fc4:	2b00      	cmp	r3, #0
 8001fc6:	d1f0      	bne.n	8001faa <HAL_RCC_OscConfig+0x6d2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001fc8:	4b21      	ldr	r3, [pc, #132]	@ (8002050 <HAL_RCC_OscConfig+0x778>)
 8001fca:	68da      	ldr	r2, [r3, #12]
 8001fcc:	4b21      	ldr	r3, [pc, #132]	@ (8002054 <HAL_RCC_OscConfig+0x77c>)
 8001fce:	4013      	ands	r3, r2
 8001fd0:	687a      	ldr	r2, [r7, #4]
 8001fd2:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8001fd4:	687a      	ldr	r2, [r7, #4]
 8001fd6:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8001fd8:	3a01      	subs	r2, #1
 8001fda:	0112      	lsls	r2, r2, #4
 8001fdc:	4311      	orrs	r1, r2
 8001fde:	687a      	ldr	r2, [r7, #4]
 8001fe0:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8001fe2:	0212      	lsls	r2, r2, #8
 8001fe4:	4311      	orrs	r1, r2
 8001fe6:	687a      	ldr	r2, [r7, #4]
 8001fe8:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8001fea:	0852      	lsrs	r2, r2, #1
 8001fec:	3a01      	subs	r2, #1
 8001fee:	0552      	lsls	r2, r2, #21
 8001ff0:	4311      	orrs	r1, r2
 8001ff2:	687a      	ldr	r2, [r7, #4]
 8001ff4:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8001ff6:	0852      	lsrs	r2, r2, #1
 8001ff8:	3a01      	subs	r2, #1
 8001ffa:	0652      	lsls	r2, r2, #25
 8001ffc:	4311      	orrs	r1, r2
 8001ffe:	687a      	ldr	r2, [r7, #4]
 8002000:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8002002:	06d2      	lsls	r2, r2, #27
 8002004:	430a      	orrs	r2, r1
 8002006:	4912      	ldr	r1, [pc, #72]	@ (8002050 <HAL_RCC_OscConfig+0x778>)
 8002008:	4313      	orrs	r3, r2
 800200a:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 800200c:	4b10      	ldr	r3, [pc, #64]	@ (8002050 <HAL_RCC_OscConfig+0x778>)
 800200e:	681b      	ldr	r3, [r3, #0]
 8002010:	4a0f      	ldr	r2, [pc, #60]	@ (8002050 <HAL_RCC_OscConfig+0x778>)
 8002012:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002016:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002018:	4b0d      	ldr	r3, [pc, #52]	@ (8002050 <HAL_RCC_OscConfig+0x778>)
 800201a:	68db      	ldr	r3, [r3, #12]
 800201c:	4a0c      	ldr	r2, [pc, #48]	@ (8002050 <HAL_RCC_OscConfig+0x778>)
 800201e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002022:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002024:	f7ff f910 	bl	8001248 <HAL_GetTick>
 8002028:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800202a:	e008      	b.n	800203e <HAL_RCC_OscConfig+0x766>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800202c:	f7ff f90c 	bl	8001248 <HAL_GetTick>
 8002030:	4602      	mov	r2, r0
 8002032:	693b      	ldr	r3, [r7, #16]
 8002034:	1ad3      	subs	r3, r2, r3
 8002036:	2b02      	cmp	r3, #2
 8002038:	d901      	bls.n	800203e <HAL_RCC_OscConfig+0x766>
              {
                return HAL_TIMEOUT;
 800203a:	2303      	movs	r3, #3
 800203c:	e058      	b.n	80020f0 <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800203e:	4b04      	ldr	r3, [pc, #16]	@ (8002050 <HAL_RCC_OscConfig+0x778>)
 8002040:	681b      	ldr	r3, [r3, #0]
 8002042:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002046:	2b00      	cmp	r3, #0
 8002048:	d0f0      	beq.n	800202c <HAL_RCC_OscConfig+0x754>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800204a:	e050      	b.n	80020ee <HAL_RCC_OscConfig+0x816>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 800204c:	2301      	movs	r3, #1
 800204e:	e04f      	b.n	80020f0 <HAL_RCC_OscConfig+0x818>
 8002050:	40021000 	.word	0x40021000
 8002054:	019d808c 	.word	0x019d808c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002058:	4b27      	ldr	r3, [pc, #156]	@ (80020f8 <HAL_RCC_OscConfig+0x820>)
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002060:	2b00      	cmp	r3, #0
 8002062:	d144      	bne.n	80020ee <HAL_RCC_OscConfig+0x816>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8002064:	4b24      	ldr	r3, [pc, #144]	@ (80020f8 <HAL_RCC_OscConfig+0x820>)
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	4a23      	ldr	r2, [pc, #140]	@ (80020f8 <HAL_RCC_OscConfig+0x820>)
 800206a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800206e:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002070:	4b21      	ldr	r3, [pc, #132]	@ (80020f8 <HAL_RCC_OscConfig+0x820>)
 8002072:	68db      	ldr	r3, [r3, #12]
 8002074:	4a20      	ldr	r2, [pc, #128]	@ (80020f8 <HAL_RCC_OscConfig+0x820>)
 8002076:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800207a:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800207c:	f7ff f8e4 	bl	8001248 <HAL_GetTick>
 8002080:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002082:	e008      	b.n	8002096 <HAL_RCC_OscConfig+0x7be>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002084:	f7ff f8e0 	bl	8001248 <HAL_GetTick>
 8002088:	4602      	mov	r2, r0
 800208a:	693b      	ldr	r3, [r7, #16]
 800208c:	1ad3      	subs	r3, r2, r3
 800208e:	2b02      	cmp	r3, #2
 8002090:	d901      	bls.n	8002096 <HAL_RCC_OscConfig+0x7be>
            {
              return HAL_TIMEOUT;
 8002092:	2303      	movs	r3, #3
 8002094:	e02c      	b.n	80020f0 <HAL_RCC_OscConfig+0x818>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002096:	4b18      	ldr	r3, [pc, #96]	@ (80020f8 <HAL_RCC_OscConfig+0x820>)
 8002098:	681b      	ldr	r3, [r3, #0]
 800209a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800209e:	2b00      	cmp	r3, #0
 80020a0:	d0f0      	beq.n	8002084 <HAL_RCC_OscConfig+0x7ac>
 80020a2:	e024      	b.n	80020ee <HAL_RCC_OscConfig+0x816>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 80020a4:	69bb      	ldr	r3, [r7, #24]
 80020a6:	2b0c      	cmp	r3, #12
 80020a8:	d01f      	beq.n	80020ea <HAL_RCC_OscConfig+0x812>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80020aa:	4b13      	ldr	r3, [pc, #76]	@ (80020f8 <HAL_RCC_OscConfig+0x820>)
 80020ac:	681b      	ldr	r3, [r3, #0]
 80020ae:	4a12      	ldr	r2, [pc, #72]	@ (80020f8 <HAL_RCC_OscConfig+0x820>)
 80020b0:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80020b4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80020b6:	f7ff f8c7 	bl	8001248 <HAL_GetTick>
 80020ba:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80020bc:	e008      	b.n	80020d0 <HAL_RCC_OscConfig+0x7f8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80020be:	f7ff f8c3 	bl	8001248 <HAL_GetTick>
 80020c2:	4602      	mov	r2, r0
 80020c4:	693b      	ldr	r3, [r7, #16]
 80020c6:	1ad3      	subs	r3, r2, r3
 80020c8:	2b02      	cmp	r3, #2
 80020ca:	d901      	bls.n	80020d0 <HAL_RCC_OscConfig+0x7f8>
          {
            return HAL_TIMEOUT;
 80020cc:	2303      	movs	r3, #3
 80020ce:	e00f      	b.n	80020f0 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80020d0:	4b09      	ldr	r3, [pc, #36]	@ (80020f8 <HAL_RCC_OscConfig+0x820>)
 80020d2:	681b      	ldr	r3, [r3, #0]
 80020d4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80020d8:	2b00      	cmp	r3, #0
 80020da:	d1f0      	bne.n	80020be <HAL_RCC_OscConfig+0x7e6>
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
#elif defined(RCC_PLLSAI1_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
 80020dc:	4b06      	ldr	r3, [pc, #24]	@ (80020f8 <HAL_RCC_OscConfig+0x820>)
 80020de:	68da      	ldr	r2, [r3, #12]
 80020e0:	4905      	ldr	r1, [pc, #20]	@ (80020f8 <HAL_RCC_OscConfig+0x820>)
 80020e2:	4b06      	ldr	r3, [pc, #24]	@ (80020fc <HAL_RCC_OscConfig+0x824>)
 80020e4:	4013      	ands	r3, r2
 80020e6:	60cb      	str	r3, [r1, #12]
 80020e8:	e001      	b.n	80020ee <HAL_RCC_OscConfig+0x816>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80020ea:	2301      	movs	r3, #1
 80020ec:	e000      	b.n	80020f0 <HAL_RCC_OscConfig+0x818>
      }
    }
  }
  return HAL_OK;
 80020ee:	2300      	movs	r3, #0
}
 80020f0:	4618      	mov	r0, r3
 80020f2:	3720      	adds	r7, #32
 80020f4:	46bd      	mov	sp, r7
 80020f6:	bd80      	pop	{r7, pc}
 80020f8:	40021000 	.word	0x40021000
 80020fc:	feeefffc 	.word	0xfeeefffc

08002100 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002100:	b580      	push	{r7, lr}
 8002102:	b084      	sub	sp, #16
 8002104:	af00      	add	r7, sp, #0
 8002106:	6078      	str	r0, [r7, #4]
 8002108:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	2b00      	cmp	r3, #0
 800210e:	d101      	bne.n	8002114 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002110:	2301      	movs	r3, #1
 8002112:	e0e7      	b.n	80022e4 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002114:	4b75      	ldr	r3, [pc, #468]	@ (80022ec <HAL_RCC_ClockConfig+0x1ec>)
 8002116:	681b      	ldr	r3, [r3, #0]
 8002118:	f003 0307 	and.w	r3, r3, #7
 800211c:	683a      	ldr	r2, [r7, #0]
 800211e:	429a      	cmp	r2, r3
 8002120:	d910      	bls.n	8002144 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002122:	4b72      	ldr	r3, [pc, #456]	@ (80022ec <HAL_RCC_ClockConfig+0x1ec>)
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	f023 0207 	bic.w	r2, r3, #7
 800212a:	4970      	ldr	r1, [pc, #448]	@ (80022ec <HAL_RCC_ClockConfig+0x1ec>)
 800212c:	683b      	ldr	r3, [r7, #0]
 800212e:	4313      	orrs	r3, r2
 8002130:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002132:	4b6e      	ldr	r3, [pc, #440]	@ (80022ec <HAL_RCC_ClockConfig+0x1ec>)
 8002134:	681b      	ldr	r3, [r3, #0]
 8002136:	f003 0307 	and.w	r3, r3, #7
 800213a:	683a      	ldr	r2, [r7, #0]
 800213c:	429a      	cmp	r2, r3
 800213e:	d001      	beq.n	8002144 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8002140:	2301      	movs	r3, #1
 8002142:	e0cf      	b.n	80022e4 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	681b      	ldr	r3, [r3, #0]
 8002148:	f003 0302 	and.w	r3, r3, #2
 800214c:	2b00      	cmp	r3, #0
 800214e:	d010      	beq.n	8002172 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	689a      	ldr	r2, [r3, #8]
 8002154:	4b66      	ldr	r3, [pc, #408]	@ (80022f0 <HAL_RCC_ClockConfig+0x1f0>)
 8002156:	689b      	ldr	r3, [r3, #8]
 8002158:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800215c:	429a      	cmp	r2, r3
 800215e:	d908      	bls.n	8002172 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002160:	4b63      	ldr	r3, [pc, #396]	@ (80022f0 <HAL_RCC_ClockConfig+0x1f0>)
 8002162:	689b      	ldr	r3, [r3, #8]
 8002164:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	689b      	ldr	r3, [r3, #8]
 800216c:	4960      	ldr	r1, [pc, #384]	@ (80022f0 <HAL_RCC_ClockConfig+0x1f0>)
 800216e:	4313      	orrs	r3, r2
 8002170:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	f003 0301 	and.w	r3, r3, #1
 800217a:	2b00      	cmp	r3, #0
 800217c:	d04c      	beq.n	8002218 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	685b      	ldr	r3, [r3, #4]
 8002182:	2b03      	cmp	r3, #3
 8002184:	d107      	bne.n	8002196 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002186:	4b5a      	ldr	r3, [pc, #360]	@ (80022f0 <HAL_RCC_ClockConfig+0x1f0>)
 8002188:	681b      	ldr	r3, [r3, #0]
 800218a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800218e:	2b00      	cmp	r3, #0
 8002190:	d121      	bne.n	80021d6 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8002192:	2301      	movs	r3, #1
 8002194:	e0a6      	b.n	80022e4 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	685b      	ldr	r3, [r3, #4]
 800219a:	2b02      	cmp	r3, #2
 800219c:	d107      	bne.n	80021ae <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800219e:	4b54      	ldr	r3, [pc, #336]	@ (80022f0 <HAL_RCC_ClockConfig+0x1f0>)
 80021a0:	681b      	ldr	r3, [r3, #0]
 80021a2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80021a6:	2b00      	cmp	r3, #0
 80021a8:	d115      	bne.n	80021d6 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80021aa:	2301      	movs	r3, #1
 80021ac:	e09a      	b.n	80022e4 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	685b      	ldr	r3, [r3, #4]
 80021b2:	2b00      	cmp	r3, #0
 80021b4:	d107      	bne.n	80021c6 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80021b6:	4b4e      	ldr	r3, [pc, #312]	@ (80022f0 <HAL_RCC_ClockConfig+0x1f0>)
 80021b8:	681b      	ldr	r3, [r3, #0]
 80021ba:	f003 0302 	and.w	r3, r3, #2
 80021be:	2b00      	cmp	r3, #0
 80021c0:	d109      	bne.n	80021d6 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80021c2:	2301      	movs	r3, #1
 80021c4:	e08e      	b.n	80022e4 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80021c6:	4b4a      	ldr	r3, [pc, #296]	@ (80022f0 <HAL_RCC_ClockConfig+0x1f0>)
 80021c8:	681b      	ldr	r3, [r3, #0]
 80021ca:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80021ce:	2b00      	cmp	r3, #0
 80021d0:	d101      	bne.n	80021d6 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80021d2:	2301      	movs	r3, #1
 80021d4:	e086      	b.n	80022e4 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80021d6:	4b46      	ldr	r3, [pc, #280]	@ (80022f0 <HAL_RCC_ClockConfig+0x1f0>)
 80021d8:	689b      	ldr	r3, [r3, #8]
 80021da:	f023 0203 	bic.w	r2, r3, #3
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	685b      	ldr	r3, [r3, #4]
 80021e2:	4943      	ldr	r1, [pc, #268]	@ (80022f0 <HAL_RCC_ClockConfig+0x1f0>)
 80021e4:	4313      	orrs	r3, r2
 80021e6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80021e8:	f7ff f82e 	bl	8001248 <HAL_GetTick>
 80021ec:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80021ee:	e00a      	b.n	8002206 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80021f0:	f7ff f82a 	bl	8001248 <HAL_GetTick>
 80021f4:	4602      	mov	r2, r0
 80021f6:	68fb      	ldr	r3, [r7, #12]
 80021f8:	1ad3      	subs	r3, r2, r3
 80021fa:	f241 3288 	movw	r2, #5000	@ 0x1388
 80021fe:	4293      	cmp	r3, r2
 8002200:	d901      	bls.n	8002206 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8002202:	2303      	movs	r3, #3
 8002204:	e06e      	b.n	80022e4 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002206:	4b3a      	ldr	r3, [pc, #232]	@ (80022f0 <HAL_RCC_ClockConfig+0x1f0>)
 8002208:	689b      	ldr	r3, [r3, #8]
 800220a:	f003 020c 	and.w	r2, r3, #12
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	685b      	ldr	r3, [r3, #4]
 8002212:	009b      	lsls	r3, r3, #2
 8002214:	429a      	cmp	r2, r3
 8002216:	d1eb      	bne.n	80021f0 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	681b      	ldr	r3, [r3, #0]
 800221c:	f003 0302 	and.w	r3, r3, #2
 8002220:	2b00      	cmp	r3, #0
 8002222:	d010      	beq.n	8002246 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	689a      	ldr	r2, [r3, #8]
 8002228:	4b31      	ldr	r3, [pc, #196]	@ (80022f0 <HAL_RCC_ClockConfig+0x1f0>)
 800222a:	689b      	ldr	r3, [r3, #8]
 800222c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002230:	429a      	cmp	r2, r3
 8002232:	d208      	bcs.n	8002246 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002234:	4b2e      	ldr	r3, [pc, #184]	@ (80022f0 <HAL_RCC_ClockConfig+0x1f0>)
 8002236:	689b      	ldr	r3, [r3, #8]
 8002238:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	689b      	ldr	r3, [r3, #8]
 8002240:	492b      	ldr	r1, [pc, #172]	@ (80022f0 <HAL_RCC_ClockConfig+0x1f0>)
 8002242:	4313      	orrs	r3, r2
 8002244:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002246:	4b29      	ldr	r3, [pc, #164]	@ (80022ec <HAL_RCC_ClockConfig+0x1ec>)
 8002248:	681b      	ldr	r3, [r3, #0]
 800224a:	f003 0307 	and.w	r3, r3, #7
 800224e:	683a      	ldr	r2, [r7, #0]
 8002250:	429a      	cmp	r2, r3
 8002252:	d210      	bcs.n	8002276 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002254:	4b25      	ldr	r3, [pc, #148]	@ (80022ec <HAL_RCC_ClockConfig+0x1ec>)
 8002256:	681b      	ldr	r3, [r3, #0]
 8002258:	f023 0207 	bic.w	r2, r3, #7
 800225c:	4923      	ldr	r1, [pc, #140]	@ (80022ec <HAL_RCC_ClockConfig+0x1ec>)
 800225e:	683b      	ldr	r3, [r7, #0]
 8002260:	4313      	orrs	r3, r2
 8002262:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002264:	4b21      	ldr	r3, [pc, #132]	@ (80022ec <HAL_RCC_ClockConfig+0x1ec>)
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	f003 0307 	and.w	r3, r3, #7
 800226c:	683a      	ldr	r2, [r7, #0]
 800226e:	429a      	cmp	r2, r3
 8002270:	d001      	beq.n	8002276 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8002272:	2301      	movs	r3, #1
 8002274:	e036      	b.n	80022e4 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	681b      	ldr	r3, [r3, #0]
 800227a:	f003 0304 	and.w	r3, r3, #4
 800227e:	2b00      	cmp	r3, #0
 8002280:	d008      	beq.n	8002294 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002282:	4b1b      	ldr	r3, [pc, #108]	@ (80022f0 <HAL_RCC_ClockConfig+0x1f0>)
 8002284:	689b      	ldr	r3, [r3, #8]
 8002286:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	68db      	ldr	r3, [r3, #12]
 800228e:	4918      	ldr	r1, [pc, #96]	@ (80022f0 <HAL_RCC_ClockConfig+0x1f0>)
 8002290:	4313      	orrs	r3, r2
 8002292:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	681b      	ldr	r3, [r3, #0]
 8002298:	f003 0308 	and.w	r3, r3, #8
 800229c:	2b00      	cmp	r3, #0
 800229e:	d009      	beq.n	80022b4 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80022a0:	4b13      	ldr	r3, [pc, #76]	@ (80022f0 <HAL_RCC_ClockConfig+0x1f0>)
 80022a2:	689b      	ldr	r3, [r3, #8]
 80022a4:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	691b      	ldr	r3, [r3, #16]
 80022ac:	00db      	lsls	r3, r3, #3
 80022ae:	4910      	ldr	r1, [pc, #64]	@ (80022f0 <HAL_RCC_ClockConfig+0x1f0>)
 80022b0:	4313      	orrs	r3, r2
 80022b2:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80022b4:	f000 f824 	bl	8002300 <HAL_RCC_GetSysClockFreq>
 80022b8:	4602      	mov	r2, r0
 80022ba:	4b0d      	ldr	r3, [pc, #52]	@ (80022f0 <HAL_RCC_ClockConfig+0x1f0>)
 80022bc:	689b      	ldr	r3, [r3, #8]
 80022be:	091b      	lsrs	r3, r3, #4
 80022c0:	f003 030f 	and.w	r3, r3, #15
 80022c4:	490b      	ldr	r1, [pc, #44]	@ (80022f4 <HAL_RCC_ClockConfig+0x1f4>)
 80022c6:	5ccb      	ldrb	r3, [r1, r3]
 80022c8:	f003 031f 	and.w	r3, r3, #31
 80022cc:	fa22 f303 	lsr.w	r3, r2, r3
 80022d0:	4a09      	ldr	r2, [pc, #36]	@ (80022f8 <HAL_RCC_ClockConfig+0x1f8>)
 80022d2:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80022d4:	4b09      	ldr	r3, [pc, #36]	@ (80022fc <HAL_RCC_ClockConfig+0x1fc>)
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	4618      	mov	r0, r3
 80022da:	f7fe ff65 	bl	80011a8 <HAL_InitTick>
 80022de:	4603      	mov	r3, r0
 80022e0:	72fb      	strb	r3, [r7, #11]

  return status;
 80022e2:	7afb      	ldrb	r3, [r7, #11]
}
 80022e4:	4618      	mov	r0, r3
 80022e6:	3710      	adds	r7, #16
 80022e8:	46bd      	mov	sp, r7
 80022ea:	bd80      	pop	{r7, pc}
 80022ec:	40022000 	.word	0x40022000
 80022f0:	40021000 	.word	0x40021000
 80022f4:	080058a4 	.word	0x080058a4
 80022f8:	20000000 	.word	0x20000000
 80022fc:	20000004 	.word	0x20000004

08002300 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002300:	b480      	push	{r7}
 8002302:	b089      	sub	sp, #36	@ 0x24
 8002304:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8002306:	2300      	movs	r3, #0
 8002308:	61fb      	str	r3, [r7, #28]
 800230a:	2300      	movs	r3, #0
 800230c:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800230e:	4b3e      	ldr	r3, [pc, #248]	@ (8002408 <HAL_RCC_GetSysClockFreq+0x108>)
 8002310:	689b      	ldr	r3, [r3, #8]
 8002312:	f003 030c 	and.w	r3, r3, #12
 8002316:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002318:	4b3b      	ldr	r3, [pc, #236]	@ (8002408 <HAL_RCC_GetSysClockFreq+0x108>)
 800231a:	68db      	ldr	r3, [r3, #12]
 800231c:	f003 0303 	and.w	r3, r3, #3
 8002320:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002322:	693b      	ldr	r3, [r7, #16]
 8002324:	2b00      	cmp	r3, #0
 8002326:	d005      	beq.n	8002334 <HAL_RCC_GetSysClockFreq+0x34>
 8002328:	693b      	ldr	r3, [r7, #16]
 800232a:	2b0c      	cmp	r3, #12
 800232c:	d121      	bne.n	8002372 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800232e:	68fb      	ldr	r3, [r7, #12]
 8002330:	2b01      	cmp	r3, #1
 8002332:	d11e      	bne.n	8002372 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8002334:	4b34      	ldr	r3, [pc, #208]	@ (8002408 <HAL_RCC_GetSysClockFreq+0x108>)
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	f003 0308 	and.w	r3, r3, #8
 800233c:	2b00      	cmp	r3, #0
 800233e:	d107      	bne.n	8002350 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8002340:	4b31      	ldr	r3, [pc, #196]	@ (8002408 <HAL_RCC_GetSysClockFreq+0x108>)
 8002342:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002346:	0a1b      	lsrs	r3, r3, #8
 8002348:	f003 030f 	and.w	r3, r3, #15
 800234c:	61fb      	str	r3, [r7, #28]
 800234e:	e005      	b.n	800235c <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8002350:	4b2d      	ldr	r3, [pc, #180]	@ (8002408 <HAL_RCC_GetSysClockFreq+0x108>)
 8002352:	681b      	ldr	r3, [r3, #0]
 8002354:	091b      	lsrs	r3, r3, #4
 8002356:	f003 030f 	and.w	r3, r3, #15
 800235a:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 800235c:	4a2b      	ldr	r2, [pc, #172]	@ (800240c <HAL_RCC_GetSysClockFreq+0x10c>)
 800235e:	69fb      	ldr	r3, [r7, #28]
 8002360:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002364:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002366:	693b      	ldr	r3, [r7, #16]
 8002368:	2b00      	cmp	r3, #0
 800236a:	d10d      	bne.n	8002388 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 800236c:	69fb      	ldr	r3, [r7, #28]
 800236e:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002370:	e00a      	b.n	8002388 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8002372:	693b      	ldr	r3, [r7, #16]
 8002374:	2b04      	cmp	r3, #4
 8002376:	d102      	bne.n	800237e <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8002378:	4b25      	ldr	r3, [pc, #148]	@ (8002410 <HAL_RCC_GetSysClockFreq+0x110>)
 800237a:	61bb      	str	r3, [r7, #24]
 800237c:	e004      	b.n	8002388 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 800237e:	693b      	ldr	r3, [r7, #16]
 8002380:	2b08      	cmp	r3, #8
 8002382:	d101      	bne.n	8002388 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002384:	4b23      	ldr	r3, [pc, #140]	@ (8002414 <HAL_RCC_GetSysClockFreq+0x114>)
 8002386:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8002388:	693b      	ldr	r3, [r7, #16]
 800238a:	2b0c      	cmp	r3, #12
 800238c:	d134      	bne.n	80023f8 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800238e:	4b1e      	ldr	r3, [pc, #120]	@ (8002408 <HAL_RCC_GetSysClockFreq+0x108>)
 8002390:	68db      	ldr	r3, [r3, #12]
 8002392:	f003 0303 	and.w	r3, r3, #3
 8002396:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8002398:	68bb      	ldr	r3, [r7, #8]
 800239a:	2b02      	cmp	r3, #2
 800239c:	d003      	beq.n	80023a6 <HAL_RCC_GetSysClockFreq+0xa6>
 800239e:	68bb      	ldr	r3, [r7, #8]
 80023a0:	2b03      	cmp	r3, #3
 80023a2:	d003      	beq.n	80023ac <HAL_RCC_GetSysClockFreq+0xac>
 80023a4:	e005      	b.n	80023b2 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 80023a6:	4b1a      	ldr	r3, [pc, #104]	@ (8002410 <HAL_RCC_GetSysClockFreq+0x110>)
 80023a8:	617b      	str	r3, [r7, #20]
      break;
 80023aa:	e005      	b.n	80023b8 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 80023ac:	4b19      	ldr	r3, [pc, #100]	@ (8002414 <HAL_RCC_GetSysClockFreq+0x114>)
 80023ae:	617b      	str	r3, [r7, #20]
      break;
 80023b0:	e002      	b.n	80023b8 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80023b2:	69fb      	ldr	r3, [r7, #28]
 80023b4:	617b      	str	r3, [r7, #20]
      break;
 80023b6:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80023b8:	4b13      	ldr	r3, [pc, #76]	@ (8002408 <HAL_RCC_GetSysClockFreq+0x108>)
 80023ba:	68db      	ldr	r3, [r3, #12]
 80023bc:	091b      	lsrs	r3, r3, #4
 80023be:	f003 0307 	and.w	r3, r3, #7
 80023c2:	3301      	adds	r3, #1
 80023c4:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80023c6:	4b10      	ldr	r3, [pc, #64]	@ (8002408 <HAL_RCC_GetSysClockFreq+0x108>)
 80023c8:	68db      	ldr	r3, [r3, #12]
 80023ca:	0a1b      	lsrs	r3, r3, #8
 80023cc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80023d0:	697a      	ldr	r2, [r7, #20]
 80023d2:	fb03 f202 	mul.w	r2, r3, r2
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	fbb2 f3f3 	udiv	r3, r2, r3
 80023dc:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80023de:	4b0a      	ldr	r3, [pc, #40]	@ (8002408 <HAL_RCC_GetSysClockFreq+0x108>)
 80023e0:	68db      	ldr	r3, [r3, #12]
 80023e2:	0e5b      	lsrs	r3, r3, #25
 80023e4:	f003 0303 	and.w	r3, r3, #3
 80023e8:	3301      	adds	r3, #1
 80023ea:	005b      	lsls	r3, r3, #1
 80023ec:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 80023ee:	697a      	ldr	r2, [r7, #20]
 80023f0:	683b      	ldr	r3, [r7, #0]
 80023f2:	fbb2 f3f3 	udiv	r3, r2, r3
 80023f6:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80023f8:	69bb      	ldr	r3, [r7, #24]
}
 80023fa:	4618      	mov	r0, r3
 80023fc:	3724      	adds	r7, #36	@ 0x24
 80023fe:	46bd      	mov	sp, r7
 8002400:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002404:	4770      	bx	lr
 8002406:	bf00      	nop
 8002408:	40021000 	.word	0x40021000
 800240c:	080058bc 	.word	0x080058bc
 8002410:	00f42400 	.word	0x00f42400
 8002414:	007a1200 	.word	0x007a1200

08002418 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002418:	b480      	push	{r7}
 800241a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800241c:	4b03      	ldr	r3, [pc, #12]	@ (800242c <HAL_RCC_GetHCLKFreq+0x14>)
 800241e:	681b      	ldr	r3, [r3, #0]
}
 8002420:	4618      	mov	r0, r3
 8002422:	46bd      	mov	sp, r7
 8002424:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002428:	4770      	bx	lr
 800242a:	bf00      	nop
 800242c:	20000000 	.word	0x20000000

08002430 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002430:	b580      	push	{r7, lr}
 8002432:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8002434:	f7ff fff0 	bl	8002418 <HAL_RCC_GetHCLKFreq>
 8002438:	4602      	mov	r2, r0
 800243a:	4b06      	ldr	r3, [pc, #24]	@ (8002454 <HAL_RCC_GetPCLK1Freq+0x24>)
 800243c:	689b      	ldr	r3, [r3, #8]
 800243e:	0a1b      	lsrs	r3, r3, #8
 8002440:	f003 0307 	and.w	r3, r3, #7
 8002444:	4904      	ldr	r1, [pc, #16]	@ (8002458 <HAL_RCC_GetPCLK1Freq+0x28>)
 8002446:	5ccb      	ldrb	r3, [r1, r3]
 8002448:	f003 031f 	and.w	r3, r3, #31
 800244c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002450:	4618      	mov	r0, r3
 8002452:	bd80      	pop	{r7, pc}
 8002454:	40021000 	.word	0x40021000
 8002458:	080058b4 	.word	0x080058b4

0800245c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800245c:	b580      	push	{r7, lr}
 800245e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8002460:	f7ff ffda 	bl	8002418 <HAL_RCC_GetHCLKFreq>
 8002464:	4602      	mov	r2, r0
 8002466:	4b06      	ldr	r3, [pc, #24]	@ (8002480 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002468:	689b      	ldr	r3, [r3, #8]
 800246a:	0adb      	lsrs	r3, r3, #11
 800246c:	f003 0307 	and.w	r3, r3, #7
 8002470:	4904      	ldr	r1, [pc, #16]	@ (8002484 <HAL_RCC_GetPCLK2Freq+0x28>)
 8002472:	5ccb      	ldrb	r3, [r1, r3]
 8002474:	f003 031f 	and.w	r3, r3, #31
 8002478:	fa22 f303 	lsr.w	r3, r2, r3
}
 800247c:	4618      	mov	r0, r3
 800247e:	bd80      	pop	{r7, pc}
 8002480:	40021000 	.word	0x40021000
 8002484:	080058b4 	.word	0x080058b4

08002488 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8002488:	b580      	push	{r7, lr}
 800248a:	b086      	sub	sp, #24
 800248c:	af00      	add	r7, sp, #0
 800248e:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8002490:	2300      	movs	r3, #0
 8002492:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8002494:	4b2a      	ldr	r3, [pc, #168]	@ (8002540 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002496:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002498:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800249c:	2b00      	cmp	r3, #0
 800249e:	d003      	beq.n	80024a8 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80024a0:	f7ff f9b6 	bl	8001810 <HAL_PWREx_GetVoltageRange>
 80024a4:	6178      	str	r0, [r7, #20]
 80024a6:	e014      	b.n	80024d2 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80024a8:	4b25      	ldr	r3, [pc, #148]	@ (8002540 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80024aa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80024ac:	4a24      	ldr	r2, [pc, #144]	@ (8002540 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80024ae:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80024b2:	6593      	str	r3, [r2, #88]	@ 0x58
 80024b4:	4b22      	ldr	r3, [pc, #136]	@ (8002540 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80024b6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80024b8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80024bc:	60fb      	str	r3, [r7, #12]
 80024be:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80024c0:	f7ff f9a6 	bl	8001810 <HAL_PWREx_GetVoltageRange>
 80024c4:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80024c6:	4b1e      	ldr	r3, [pc, #120]	@ (8002540 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80024c8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80024ca:	4a1d      	ldr	r2, [pc, #116]	@ (8002540 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80024cc:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80024d0:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80024d2:	697b      	ldr	r3, [r7, #20]
 80024d4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80024d8:	d10b      	bne.n	80024f2 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	2b80      	cmp	r3, #128	@ 0x80
 80024de:	d919      	bls.n	8002514 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	2ba0      	cmp	r3, #160	@ 0xa0
 80024e4:	d902      	bls.n	80024ec <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80024e6:	2302      	movs	r3, #2
 80024e8:	613b      	str	r3, [r7, #16]
 80024ea:	e013      	b.n	8002514 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80024ec:	2301      	movs	r3, #1
 80024ee:	613b      	str	r3, [r7, #16]
 80024f0:	e010      	b.n	8002514 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	2b80      	cmp	r3, #128	@ 0x80
 80024f6:	d902      	bls.n	80024fe <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 80024f8:	2303      	movs	r3, #3
 80024fa:	613b      	str	r3, [r7, #16]
 80024fc:	e00a      	b.n	8002514 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	2b80      	cmp	r3, #128	@ 0x80
 8002502:	d102      	bne.n	800250a <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002504:	2302      	movs	r3, #2
 8002506:	613b      	str	r3, [r7, #16]
 8002508:	e004      	b.n	8002514 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	2b70      	cmp	r3, #112	@ 0x70
 800250e:	d101      	bne.n	8002514 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002510:	2301      	movs	r3, #1
 8002512:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8002514:	4b0b      	ldr	r3, [pc, #44]	@ (8002544 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	f023 0207 	bic.w	r2, r3, #7
 800251c:	4909      	ldr	r1, [pc, #36]	@ (8002544 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800251e:	693b      	ldr	r3, [r7, #16]
 8002520:	4313      	orrs	r3, r2
 8002522:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8002524:	4b07      	ldr	r3, [pc, #28]	@ (8002544 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	f003 0307 	and.w	r3, r3, #7
 800252c:	693a      	ldr	r2, [r7, #16]
 800252e:	429a      	cmp	r2, r3
 8002530:	d001      	beq.n	8002536 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8002532:	2301      	movs	r3, #1
 8002534:	e000      	b.n	8002538 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8002536:	2300      	movs	r3, #0
}
 8002538:	4618      	mov	r0, r3
 800253a:	3718      	adds	r7, #24
 800253c:	46bd      	mov	sp, r7
 800253e:	bd80      	pop	{r7, pc}
 8002540:	40021000 	.word	0x40021000
 8002544:	40022000 	.word	0x40022000

08002548 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002548:	b580      	push	{r7, lr}
 800254a:	b086      	sub	sp, #24
 800254c:	af00      	add	r7, sp, #0
 800254e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8002550:	2300      	movs	r3, #0
 8002552:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002554:	2300      	movs	r3, #0
 8002556:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002560:	2b00      	cmp	r3, #0
 8002562:	d031      	beq.n	80025c8 <HAL_RCCEx_PeriphCLKConfig+0x80>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002568:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 800256c:	d01a      	beq.n	80025a4 <HAL_RCCEx_PeriphCLKConfig+0x5c>
 800256e:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8002572:	d814      	bhi.n	800259e <HAL_RCCEx_PeriphCLKConfig+0x56>
 8002574:	2b00      	cmp	r3, #0
 8002576:	d009      	beq.n	800258c <HAL_RCCEx_PeriphCLKConfig+0x44>
 8002578:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800257c:	d10f      	bne.n	800259e <HAL_RCCEx_PeriphCLKConfig+0x56>
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
 800257e:	4b5d      	ldr	r3, [pc, #372]	@ (80026f4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002580:	68db      	ldr	r3, [r3, #12]
 8002582:	4a5c      	ldr	r2, [pc, #368]	@ (80026f4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002584:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002588:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 800258a:	e00c      	b.n	80025a6 <HAL_RCCEx_PeriphCLKConfig+0x5e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	3304      	adds	r3, #4
 8002590:	2100      	movs	r1, #0
 8002592:	4618      	mov	r0, r3
 8002594:	f000 f9de 	bl	8002954 <RCCEx_PLLSAI1_Config>
 8002598:	4603      	mov	r3, r0
 800259a:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800259c:	e003      	b.n	80025a6 <HAL_RCCEx_PeriphCLKConfig+0x5e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800259e:	2301      	movs	r3, #1
 80025a0:	74fb      	strb	r3, [r7, #19]
      break;
 80025a2:	e000      	b.n	80025a6 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      break;
 80025a4:	bf00      	nop
    }

    if(ret == HAL_OK)
 80025a6:	7cfb      	ldrb	r3, [r7, #19]
 80025a8:	2b00      	cmp	r3, #0
 80025aa:	d10b      	bne.n	80025c4 <HAL_RCCEx_PeriphCLKConfig+0x7c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80025ac:	4b51      	ldr	r3, [pc, #324]	@ (80026f4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80025ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80025b2:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80025ba:	494e      	ldr	r1, [pc, #312]	@ (80026f4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80025bc:	4313      	orrs	r3, r2
 80025be:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 80025c2:	e001      	b.n	80025c8 <HAL_RCCEx_PeriphCLKConfig+0x80>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80025c4:	7cfb      	ldrb	r3, [r7, #19]
 80025c6:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80025d0:	2b00      	cmp	r3, #0
 80025d2:	f000 809e 	beq.w	8002712 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    FlagStatus       pwrclkchanged = RESET;
 80025d6:	2300      	movs	r3, #0
 80025d8:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80025da:	4b46      	ldr	r3, [pc, #280]	@ (80026f4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80025dc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80025de:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80025e2:	2b00      	cmp	r3, #0
 80025e4:	d101      	bne.n	80025ea <HAL_RCCEx_PeriphCLKConfig+0xa2>
 80025e6:	2301      	movs	r3, #1
 80025e8:	e000      	b.n	80025ec <HAL_RCCEx_PeriphCLKConfig+0xa4>
 80025ea:	2300      	movs	r3, #0
 80025ec:	2b00      	cmp	r3, #0
 80025ee:	d00d      	beq.n	800260c <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80025f0:	4b40      	ldr	r3, [pc, #256]	@ (80026f4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80025f2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80025f4:	4a3f      	ldr	r2, [pc, #252]	@ (80026f4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80025f6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80025fa:	6593      	str	r3, [r2, #88]	@ 0x58
 80025fc:	4b3d      	ldr	r3, [pc, #244]	@ (80026f4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80025fe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002600:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002604:	60bb      	str	r3, [r7, #8]
 8002606:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002608:	2301      	movs	r3, #1
 800260a:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800260c:	4b3a      	ldr	r3, [pc, #232]	@ (80026f8 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	4a39      	ldr	r2, [pc, #228]	@ (80026f8 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8002612:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002616:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002618:	f7fe fe16 	bl	8001248 <HAL_GetTick>
 800261c:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800261e:	e009      	b.n	8002634 <HAL_RCCEx_PeriphCLKConfig+0xec>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002620:	f7fe fe12 	bl	8001248 <HAL_GetTick>
 8002624:	4602      	mov	r2, r0
 8002626:	68fb      	ldr	r3, [r7, #12]
 8002628:	1ad3      	subs	r3, r2, r3
 800262a:	2b02      	cmp	r3, #2
 800262c:	d902      	bls.n	8002634 <HAL_RCCEx_PeriphCLKConfig+0xec>
      {
        ret = HAL_TIMEOUT;
 800262e:	2303      	movs	r3, #3
 8002630:	74fb      	strb	r3, [r7, #19]
        break;
 8002632:	e005      	b.n	8002640 <HAL_RCCEx_PeriphCLKConfig+0xf8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002634:	4b30      	ldr	r3, [pc, #192]	@ (80026f8 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800263c:	2b00      	cmp	r3, #0
 800263e:	d0ef      	beq.n	8002620 <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }

    if(ret == HAL_OK)
 8002640:	7cfb      	ldrb	r3, [r7, #19]
 8002642:	2b00      	cmp	r3, #0
 8002644:	d15a      	bne.n	80026fc <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8002646:	4b2b      	ldr	r3, [pc, #172]	@ (80026f4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002648:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800264c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002650:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8002652:	697b      	ldr	r3, [r7, #20]
 8002654:	2b00      	cmp	r3, #0
 8002656:	d01e      	beq.n	8002696 <HAL_RCCEx_PeriphCLKConfig+0x14e>
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800265c:	697a      	ldr	r2, [r7, #20]
 800265e:	429a      	cmp	r2, r3
 8002660:	d019      	beq.n	8002696 <HAL_RCCEx_PeriphCLKConfig+0x14e>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002662:	4b24      	ldr	r3, [pc, #144]	@ (80026f4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002664:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002668:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800266c:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800266e:	4b21      	ldr	r3, [pc, #132]	@ (80026f4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002670:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002674:	4a1f      	ldr	r2, [pc, #124]	@ (80026f4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002676:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800267a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800267e:	4b1d      	ldr	r3, [pc, #116]	@ (80026f4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002680:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002684:	4a1b      	ldr	r2, [pc, #108]	@ (80026f4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002686:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800268a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800268e:	4a19      	ldr	r2, [pc, #100]	@ (80026f4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002690:	697b      	ldr	r3, [r7, #20]
 8002692:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8002696:	697b      	ldr	r3, [r7, #20]
 8002698:	f003 0301 	and.w	r3, r3, #1
 800269c:	2b00      	cmp	r3, #0
 800269e:	d016      	beq.n	80026ce <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80026a0:	f7fe fdd2 	bl	8001248 <HAL_GetTick>
 80026a4:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80026a6:	e00b      	b.n	80026c0 <HAL_RCCEx_PeriphCLKConfig+0x178>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80026a8:	f7fe fdce 	bl	8001248 <HAL_GetTick>
 80026ac:	4602      	mov	r2, r0
 80026ae:	68fb      	ldr	r3, [r7, #12]
 80026b0:	1ad3      	subs	r3, r2, r3
 80026b2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80026b6:	4293      	cmp	r3, r2
 80026b8:	d902      	bls.n	80026c0 <HAL_RCCEx_PeriphCLKConfig+0x178>
          {
            ret = HAL_TIMEOUT;
 80026ba:	2303      	movs	r3, #3
 80026bc:	74fb      	strb	r3, [r7, #19]
            break;
 80026be:	e006      	b.n	80026ce <HAL_RCCEx_PeriphCLKConfig+0x186>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80026c0:	4b0c      	ldr	r3, [pc, #48]	@ (80026f4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80026c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80026c6:	f003 0302 	and.w	r3, r3, #2
 80026ca:	2b00      	cmp	r3, #0
 80026cc:	d0ec      	beq.n	80026a8 <HAL_RCCEx_PeriphCLKConfig+0x160>
          }
        }
      }

      if(ret == HAL_OK)
 80026ce:	7cfb      	ldrb	r3, [r7, #19]
 80026d0:	2b00      	cmp	r3, #0
 80026d2:	d10b      	bne.n	80026ec <HAL_RCCEx_PeriphCLKConfig+0x1a4>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80026d4:	4b07      	ldr	r3, [pc, #28]	@ (80026f4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80026d6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80026da:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80026e2:	4904      	ldr	r1, [pc, #16]	@ (80026f4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80026e4:	4313      	orrs	r3, r2
 80026e6:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 80026ea:	e009      	b.n	8002700 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80026ec:	7cfb      	ldrb	r3, [r7, #19]
 80026ee:	74bb      	strb	r3, [r7, #18]
 80026f0:	e006      	b.n	8002700 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
 80026f2:	bf00      	nop
 80026f4:	40021000 	.word	0x40021000
 80026f8:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80026fc:	7cfb      	ldrb	r3, [r7, #19]
 80026fe:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002700:	7c7b      	ldrb	r3, [r7, #17]
 8002702:	2b01      	cmp	r3, #1
 8002704:	d105      	bne.n	8002712 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002706:	4b8a      	ldr	r3, [pc, #552]	@ (8002930 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002708:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800270a:	4a89      	ldr	r2, [pc, #548]	@ (8002930 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800270c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002710:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	f003 0301 	and.w	r3, r3, #1
 800271a:	2b00      	cmp	r3, #0
 800271c:	d00a      	beq.n	8002734 <HAL_RCCEx_PeriphCLKConfig+0x1ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800271e:	4b84      	ldr	r3, [pc, #528]	@ (8002930 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002720:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002724:	f023 0203 	bic.w	r2, r3, #3
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	6a1b      	ldr	r3, [r3, #32]
 800272c:	4980      	ldr	r1, [pc, #512]	@ (8002930 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800272e:	4313      	orrs	r3, r2
 8002730:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	f003 0302 	and.w	r3, r3, #2
 800273c:	2b00      	cmp	r3, #0
 800273e:	d00a      	beq.n	8002756 <HAL_RCCEx_PeriphCLKConfig+0x20e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002740:	4b7b      	ldr	r3, [pc, #492]	@ (8002930 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002742:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002746:	f023 020c 	bic.w	r2, r3, #12
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800274e:	4978      	ldr	r1, [pc, #480]	@ (8002930 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002750:	4313      	orrs	r3, r2
 8002752:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	f003 0320 	and.w	r3, r3, #32
 800275e:	2b00      	cmp	r3, #0
 8002760:	d00a      	beq.n	8002778 <HAL_RCCEx_PeriphCLKConfig+0x230>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002762:	4b73      	ldr	r3, [pc, #460]	@ (8002930 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002764:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002768:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002770:	496f      	ldr	r1, [pc, #444]	@ (8002930 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002772:	4313      	orrs	r3, r2
 8002774:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002780:	2b00      	cmp	r3, #0
 8002782:	d00a      	beq.n	800279a <HAL_RCCEx_PeriphCLKConfig+0x252>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002784:	4b6a      	ldr	r3, [pc, #424]	@ (8002930 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002786:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800278a:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002792:	4967      	ldr	r1, [pc, #412]	@ (8002930 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002794:	4313      	orrs	r3, r2
 8002796:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80027a2:	2b00      	cmp	r3, #0
 80027a4:	d00a      	beq.n	80027bc <HAL_RCCEx_PeriphCLKConfig+0x274>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80027a6:	4b62      	ldr	r3, [pc, #392]	@ (8002930 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80027a8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80027ac:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80027b4:	495e      	ldr	r1, [pc, #376]	@ (8002930 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80027b6:	4313      	orrs	r3, r2
 80027b8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	681b      	ldr	r3, [r3, #0]
 80027c0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80027c4:	2b00      	cmp	r3, #0
 80027c6:	d00a      	beq.n	80027de <HAL_RCCEx_PeriphCLKConfig+0x296>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80027c8:	4b59      	ldr	r3, [pc, #356]	@ (8002930 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80027ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80027ce:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80027d6:	4956      	ldr	r1, [pc, #344]	@ (8002930 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80027d8:	4313      	orrs	r3, r2
 80027da:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80027e6:	2b00      	cmp	r3, #0
 80027e8:	d00a      	beq.n	8002800 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80027ea:	4b51      	ldr	r3, [pc, #324]	@ (8002930 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80027ec:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80027f0:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027f8:	494d      	ldr	r1, [pc, #308]	@ (8002930 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80027fa:	4313      	orrs	r3, r2
 80027fc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002808:	2b00      	cmp	r3, #0
 800280a:	d028      	beq.n	800285e <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800280c:	4b48      	ldr	r3, [pc, #288]	@ (8002930 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800280e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002812:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800281a:	4945      	ldr	r1, [pc, #276]	@ (8002930 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800281c:	4313      	orrs	r3, r2
 800281e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002826:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800282a:	d106      	bne.n	800283a <HAL_RCCEx_PeriphCLKConfig+0x2f2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800282c:	4b40      	ldr	r3, [pc, #256]	@ (8002930 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800282e:	68db      	ldr	r3, [r3, #12]
 8002830:	4a3f      	ldr	r2, [pc, #252]	@ (8002930 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002832:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002836:	60d3      	str	r3, [r2, #12]
 8002838:	e011      	b.n	800285e <HAL_RCCEx_PeriphCLKConfig+0x316>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800283e:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8002842:	d10c      	bne.n	800285e <HAL_RCCEx_PeriphCLKConfig+0x316>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	3304      	adds	r3, #4
 8002848:	2101      	movs	r1, #1
 800284a:	4618      	mov	r0, r3
 800284c:	f000 f882 	bl	8002954 <RCCEx_PLLSAI1_Config>
 8002850:	4603      	mov	r3, r0
 8002852:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8002854:	7cfb      	ldrb	r3, [r7, #19]
 8002856:	2b00      	cmp	r3, #0
 8002858:	d001      	beq.n	800285e <HAL_RCCEx_PeriphCLKConfig+0x316>
        {
          /* set overall return value */
          status = ret;
 800285a:	7cfb      	ldrb	r3, [r7, #19]
 800285c:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002866:	2b00      	cmp	r3, #0
 8002868:	d028      	beq.n	80028bc <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800286a:	4b31      	ldr	r3, [pc, #196]	@ (8002930 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800286c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002870:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002878:	492d      	ldr	r1, [pc, #180]	@ (8002930 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800287a:	4313      	orrs	r3, r2
 800287c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002884:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002888:	d106      	bne.n	8002898 <HAL_RCCEx_PeriphCLKConfig+0x350>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800288a:	4b29      	ldr	r3, [pc, #164]	@ (8002930 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800288c:	68db      	ldr	r3, [r3, #12]
 800288e:	4a28      	ldr	r2, [pc, #160]	@ (8002930 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002890:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002894:	60d3      	str	r3, [r2, #12]
 8002896:	e011      	b.n	80028bc <HAL_RCCEx_PeriphCLKConfig+0x374>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800289c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80028a0:	d10c      	bne.n	80028bc <HAL_RCCEx_PeriphCLKConfig+0x374>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	3304      	adds	r3, #4
 80028a6:	2101      	movs	r1, #1
 80028a8:	4618      	mov	r0, r3
 80028aa:	f000 f853 	bl	8002954 <RCCEx_PLLSAI1_Config>
 80028ae:	4603      	mov	r3, r0
 80028b0:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80028b2:	7cfb      	ldrb	r3, [r7, #19]
 80028b4:	2b00      	cmp	r3, #0
 80028b6:	d001      	beq.n	80028bc <HAL_RCCEx_PeriphCLKConfig+0x374>
      {
        /* set overall return value */
        status = ret;
 80028b8:	7cfb      	ldrb	r3, [r7, #19]
 80028ba:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80028c4:	2b00      	cmp	r3, #0
 80028c6:	d01c      	beq.n	8002902 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80028c8:	4b19      	ldr	r3, [pc, #100]	@ (8002930 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80028ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80028ce:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80028d6:	4916      	ldr	r1, [pc, #88]	@ (8002930 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80028d8:	4313      	orrs	r3, r2
 80028da:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80028e2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80028e6:	d10c      	bne.n	8002902 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	3304      	adds	r3, #4
 80028ec:	2102      	movs	r1, #2
 80028ee:	4618      	mov	r0, r3
 80028f0:	f000 f830 	bl	8002954 <RCCEx_PLLSAI1_Config>
 80028f4:	4603      	mov	r3, r0
 80028f6:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80028f8:	7cfb      	ldrb	r3, [r7, #19]
 80028fa:	2b00      	cmp	r3, #0
 80028fc:	d001      	beq.n	8002902 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
      {
        /* set overall return value */
        status = ret;
 80028fe:	7cfb      	ldrb	r3, [r7, #19]
 8002900:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800290a:	2b00      	cmp	r3, #0
 800290c:	d00a      	beq.n	8002924 <HAL_RCCEx_PeriphCLKConfig+0x3dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800290e:	4b08      	ldr	r3, [pc, #32]	@ (8002930 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002910:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002914:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800291c:	4904      	ldr	r1, [pc, #16]	@ (8002930 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800291e:	4313      	orrs	r3, r2
 8002920:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8002924:	7cbb      	ldrb	r3, [r7, #18]
}
 8002926:	4618      	mov	r0, r3
 8002928:	3718      	adds	r7, #24
 800292a:	46bd      	mov	sp, r7
 800292c:	bd80      	pop	{r7, pc}
 800292e:	bf00      	nop
 8002930:	40021000 	.word	0x40021000

08002934 <HAL_RCCEx_EnableMSIPLLMode>:
  * @note   Prior to enable the PLL-mode of the MSI for automatic hardware
  *         calibration LSE oscillator is to be enabled with HAL_RCC_OscConfig().
  * @retval None
  */
void HAL_RCCEx_EnableMSIPLLMode(void)
{
 8002934:	b480      	push	{r7}
 8002936:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
 8002938:	4b05      	ldr	r3, [pc, #20]	@ (8002950 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	4a04      	ldr	r2, [pc, #16]	@ (8002950 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 800293e:	f043 0304 	orr.w	r3, r3, #4
 8002942:	6013      	str	r3, [r2, #0]
}
 8002944:	bf00      	nop
 8002946:	46bd      	mov	sp, r7
 8002948:	f85d 7b04 	ldr.w	r7, [sp], #4
 800294c:	4770      	bx	lr
 800294e:	bf00      	nop
 8002950:	40021000 	.word	0x40021000

08002954 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8002954:	b580      	push	{r7, lr}
 8002956:	b084      	sub	sp, #16
 8002958:	af00      	add	r7, sp, #0
 800295a:	6078      	str	r0, [r7, #4]
 800295c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800295e:	2300      	movs	r3, #0
 8002960:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8002962:	4b74      	ldr	r3, [pc, #464]	@ (8002b34 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002964:	68db      	ldr	r3, [r3, #12]
 8002966:	f003 0303 	and.w	r3, r3, #3
 800296a:	2b00      	cmp	r3, #0
 800296c:	d018      	beq.n	80029a0 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 800296e:	4b71      	ldr	r3, [pc, #452]	@ (8002b34 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002970:	68db      	ldr	r3, [r3, #12]
 8002972:	f003 0203 	and.w	r2, r3, #3
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	681b      	ldr	r3, [r3, #0]
 800297a:	429a      	cmp	r2, r3
 800297c:	d10d      	bne.n	800299a <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	681b      	ldr	r3, [r3, #0]
       ||
 8002982:	2b00      	cmp	r3, #0
 8002984:	d009      	beq.n	800299a <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8002986:	4b6b      	ldr	r3, [pc, #428]	@ (8002b34 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002988:	68db      	ldr	r3, [r3, #12]
 800298a:	091b      	lsrs	r3, r3, #4
 800298c:	f003 0307 	and.w	r3, r3, #7
 8002990:	1c5a      	adds	r2, r3, #1
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	685b      	ldr	r3, [r3, #4]
       ||
 8002996:	429a      	cmp	r2, r3
 8002998:	d047      	beq.n	8002a2a <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 800299a:	2301      	movs	r3, #1
 800299c:	73fb      	strb	r3, [r7, #15]
 800299e:	e044      	b.n	8002a2a <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	2b03      	cmp	r3, #3
 80029a6:	d018      	beq.n	80029da <RCCEx_PLLSAI1_Config+0x86>
 80029a8:	2b03      	cmp	r3, #3
 80029aa:	d825      	bhi.n	80029f8 <RCCEx_PLLSAI1_Config+0xa4>
 80029ac:	2b01      	cmp	r3, #1
 80029ae:	d002      	beq.n	80029b6 <RCCEx_PLLSAI1_Config+0x62>
 80029b0:	2b02      	cmp	r3, #2
 80029b2:	d009      	beq.n	80029c8 <RCCEx_PLLSAI1_Config+0x74>
 80029b4:	e020      	b.n	80029f8 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80029b6:	4b5f      	ldr	r3, [pc, #380]	@ (8002b34 <RCCEx_PLLSAI1_Config+0x1e0>)
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	f003 0302 	and.w	r3, r3, #2
 80029be:	2b00      	cmp	r3, #0
 80029c0:	d11d      	bne.n	80029fe <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 80029c2:	2301      	movs	r3, #1
 80029c4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80029c6:	e01a      	b.n	80029fe <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80029c8:	4b5a      	ldr	r3, [pc, #360]	@ (8002b34 <RCCEx_PLLSAI1_Config+0x1e0>)
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80029d0:	2b00      	cmp	r3, #0
 80029d2:	d116      	bne.n	8002a02 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 80029d4:	2301      	movs	r3, #1
 80029d6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80029d8:	e013      	b.n	8002a02 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80029da:	4b56      	ldr	r3, [pc, #344]	@ (8002b34 <RCCEx_PLLSAI1_Config+0x1e0>)
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80029e2:	2b00      	cmp	r3, #0
 80029e4:	d10f      	bne.n	8002a06 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80029e6:	4b53      	ldr	r3, [pc, #332]	@ (8002b34 <RCCEx_PLLSAI1_Config+0x1e0>)
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80029ee:	2b00      	cmp	r3, #0
 80029f0:	d109      	bne.n	8002a06 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 80029f2:	2301      	movs	r3, #1
 80029f4:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80029f6:	e006      	b.n	8002a06 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 80029f8:	2301      	movs	r3, #1
 80029fa:	73fb      	strb	r3, [r7, #15]
      break;
 80029fc:	e004      	b.n	8002a08 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80029fe:	bf00      	nop
 8002a00:	e002      	b.n	8002a08 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8002a02:	bf00      	nop
 8002a04:	e000      	b.n	8002a08 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8002a06:	bf00      	nop
    }

    if(status == HAL_OK)
 8002a08:	7bfb      	ldrb	r3, [r7, #15]
 8002a0a:	2b00      	cmp	r3, #0
 8002a0c:	d10d      	bne.n	8002a2a <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8002a0e:	4b49      	ldr	r3, [pc, #292]	@ (8002b34 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002a10:	68db      	ldr	r3, [r3, #12]
 8002a12:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	6819      	ldr	r1, [r3, #0]
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	685b      	ldr	r3, [r3, #4]
 8002a1e:	3b01      	subs	r3, #1
 8002a20:	011b      	lsls	r3, r3, #4
 8002a22:	430b      	orrs	r3, r1
 8002a24:	4943      	ldr	r1, [pc, #268]	@ (8002b34 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002a26:	4313      	orrs	r3, r2
 8002a28:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8002a2a:	7bfb      	ldrb	r3, [r7, #15]
 8002a2c:	2b00      	cmp	r3, #0
 8002a2e:	d17c      	bne.n	8002b2a <RCCEx_PLLSAI1_Config+0x1d6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8002a30:	4b40      	ldr	r3, [pc, #256]	@ (8002b34 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	4a3f      	ldr	r2, [pc, #252]	@ (8002b34 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002a36:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8002a3a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002a3c:	f7fe fc04 	bl	8001248 <HAL_GetTick>
 8002a40:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8002a42:	e009      	b.n	8002a58 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8002a44:	f7fe fc00 	bl	8001248 <HAL_GetTick>
 8002a48:	4602      	mov	r2, r0
 8002a4a:	68bb      	ldr	r3, [r7, #8]
 8002a4c:	1ad3      	subs	r3, r2, r3
 8002a4e:	2b02      	cmp	r3, #2
 8002a50:	d902      	bls.n	8002a58 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8002a52:	2303      	movs	r3, #3
 8002a54:	73fb      	strb	r3, [r7, #15]
        break;
 8002a56:	e005      	b.n	8002a64 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8002a58:	4b36      	ldr	r3, [pc, #216]	@ (8002b34 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8002a60:	2b00      	cmp	r3, #0
 8002a62:	d1ef      	bne.n	8002a44 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8002a64:	7bfb      	ldrb	r3, [r7, #15]
 8002a66:	2b00      	cmp	r3, #0
 8002a68:	d15f      	bne.n	8002b2a <RCCEx_PLLSAI1_Config+0x1d6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8002a6a:	683b      	ldr	r3, [r7, #0]
 8002a6c:	2b00      	cmp	r3, #0
 8002a6e:	d110      	bne.n	8002a92 <RCCEx_PLLSAI1_Config+0x13e>
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002a70:	4b30      	ldr	r3, [pc, #192]	@ (8002b34 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002a72:	691b      	ldr	r3, [r3, #16]
 8002a74:	f023 4378 	bic.w	r3, r3, #4160749568	@ 0xf8000000
 8002a78:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8002a7c:	687a      	ldr	r2, [r7, #4]
 8002a7e:	6892      	ldr	r2, [r2, #8]
 8002a80:	0211      	lsls	r1, r2, #8
 8002a82:	687a      	ldr	r2, [r7, #4]
 8002a84:	68d2      	ldr	r2, [r2, #12]
 8002a86:	06d2      	lsls	r2, r2, #27
 8002a88:	430a      	orrs	r2, r1
 8002a8a:	492a      	ldr	r1, [pc, #168]	@ (8002b34 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002a8c:	4313      	orrs	r3, r2
 8002a8e:	610b      	str	r3, [r1, #16]
 8002a90:	e027      	b.n	8002ae2 <RCCEx_PLLSAI1_Config+0x18e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8002a92:	683b      	ldr	r3, [r7, #0]
 8002a94:	2b01      	cmp	r3, #1
 8002a96:	d112      	bne.n	8002abe <RCCEx_PLLSAI1_Config+0x16a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002a98:	4b26      	ldr	r3, [pc, #152]	@ (8002b34 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002a9a:	691b      	ldr	r3, [r3, #16]
 8002a9c:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 8002aa0:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8002aa4:	687a      	ldr	r2, [r7, #4]
 8002aa6:	6892      	ldr	r2, [r2, #8]
 8002aa8:	0211      	lsls	r1, r2, #8
 8002aaa:	687a      	ldr	r2, [r7, #4]
 8002aac:	6912      	ldr	r2, [r2, #16]
 8002aae:	0852      	lsrs	r2, r2, #1
 8002ab0:	3a01      	subs	r2, #1
 8002ab2:	0552      	lsls	r2, r2, #21
 8002ab4:	430a      	orrs	r2, r1
 8002ab6:	491f      	ldr	r1, [pc, #124]	@ (8002b34 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002ab8:	4313      	orrs	r3, r2
 8002aba:	610b      	str	r3, [r1, #16]
 8002abc:	e011      	b.n	8002ae2 <RCCEx_PLLSAI1_Config+0x18e>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002abe:	4b1d      	ldr	r3, [pc, #116]	@ (8002b34 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002ac0:	691b      	ldr	r3, [r3, #16]
 8002ac2:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8002ac6:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8002aca:	687a      	ldr	r2, [r7, #4]
 8002acc:	6892      	ldr	r2, [r2, #8]
 8002ace:	0211      	lsls	r1, r2, #8
 8002ad0:	687a      	ldr	r2, [r7, #4]
 8002ad2:	6952      	ldr	r2, [r2, #20]
 8002ad4:	0852      	lsrs	r2, r2, #1
 8002ad6:	3a01      	subs	r2, #1
 8002ad8:	0652      	lsls	r2, r2, #25
 8002ada:	430a      	orrs	r2, r1
 8002adc:	4915      	ldr	r1, [pc, #84]	@ (8002b34 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002ade:	4313      	orrs	r3, r2
 8002ae0:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8002ae2:	4b14      	ldr	r3, [pc, #80]	@ (8002b34 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	4a13      	ldr	r2, [pc, #76]	@ (8002b34 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002ae8:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8002aec:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002aee:	f7fe fbab 	bl	8001248 <HAL_GetTick>
 8002af2:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8002af4:	e009      	b.n	8002b0a <RCCEx_PLLSAI1_Config+0x1b6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8002af6:	f7fe fba7 	bl	8001248 <HAL_GetTick>
 8002afa:	4602      	mov	r2, r0
 8002afc:	68bb      	ldr	r3, [r7, #8]
 8002afe:	1ad3      	subs	r3, r2, r3
 8002b00:	2b02      	cmp	r3, #2
 8002b02:	d902      	bls.n	8002b0a <RCCEx_PLLSAI1_Config+0x1b6>
        {
          status = HAL_TIMEOUT;
 8002b04:	2303      	movs	r3, #3
 8002b06:	73fb      	strb	r3, [r7, #15]
          break;
 8002b08:	e005      	b.n	8002b16 <RCCEx_PLLSAI1_Config+0x1c2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8002b0a:	4b0a      	ldr	r3, [pc, #40]	@ (8002b34 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8002b12:	2b00      	cmp	r3, #0
 8002b14:	d0ef      	beq.n	8002af6 <RCCEx_PLLSAI1_Config+0x1a2>
        }
      }

      if(status == HAL_OK)
 8002b16:	7bfb      	ldrb	r3, [r7, #15]
 8002b18:	2b00      	cmp	r3, #0
 8002b1a:	d106      	bne.n	8002b2a <RCCEx_PLLSAI1_Config+0x1d6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8002b1c:	4b05      	ldr	r3, [pc, #20]	@ (8002b34 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002b1e:	691a      	ldr	r2, [r3, #16]
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	699b      	ldr	r3, [r3, #24]
 8002b24:	4903      	ldr	r1, [pc, #12]	@ (8002b34 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002b26:	4313      	orrs	r3, r2
 8002b28:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8002b2a:	7bfb      	ldrb	r3, [r7, #15]
}
 8002b2c:	4618      	mov	r0, r3
 8002b2e:	3710      	adds	r7, #16
 8002b30:	46bd      	mov	sp, r7
 8002b32:	bd80      	pop	{r7, pc}
 8002b34:	40021000 	.word	0x40021000

08002b38 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8002b38:	b580      	push	{r7, lr}
 8002b3a:	b084      	sub	sp, #16
 8002b3c:	af00      	add	r7, sp, #0
 8002b3e:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	2b00      	cmp	r3, #0
 8002b44:	d101      	bne.n	8002b4a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8002b46:	2301      	movs	r3, #1
 8002b48:	e095      	b.n	8002c76 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b4e:	2b00      	cmp	r3, #0
 8002b50:	d108      	bne.n	8002b64 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	685b      	ldr	r3, [r3, #4]
 8002b56:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002b5a:	d009      	beq.n	8002b70 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	2200      	movs	r2, #0
 8002b60:	61da      	str	r2, [r3, #28]
 8002b62:	e005      	b.n	8002b70 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	2200      	movs	r2, #0
 8002b68:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	2200      	movs	r2, #0
 8002b6e:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	2200      	movs	r2, #0
 8002b74:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8002b7c:	b2db      	uxtb	r3, r3
 8002b7e:	2b00      	cmp	r3, #0
 8002b80:	d106      	bne.n	8002b90 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	2200      	movs	r2, #0
 8002b86:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8002b8a:	6878      	ldr	r0, [r7, #4]
 8002b8c:	f7fe f924 	bl	8000dd8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	2202      	movs	r2, #2
 8002b94:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	681a      	ldr	r2, [r3, #0]
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002ba6:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	68db      	ldr	r3, [r3, #12]
 8002bac:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8002bb0:	d902      	bls.n	8002bb8 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8002bb2:	2300      	movs	r3, #0
 8002bb4:	60fb      	str	r3, [r7, #12]
 8002bb6:	e002      	b.n	8002bbe <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8002bb8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002bbc:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	68db      	ldr	r3, [r3, #12]
 8002bc2:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8002bc6:	d007      	beq.n	8002bd8 <HAL_SPI_Init+0xa0>
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	68db      	ldr	r3, [r3, #12]
 8002bcc:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8002bd0:	d002      	beq.n	8002bd8 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	2200      	movs	r2, #0
 8002bd6:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	685b      	ldr	r3, [r3, #4]
 8002bdc:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	689b      	ldr	r3, [r3, #8]
 8002be4:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8002be8:	431a      	orrs	r2, r3
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	691b      	ldr	r3, [r3, #16]
 8002bee:	f003 0302 	and.w	r3, r3, #2
 8002bf2:	431a      	orrs	r2, r3
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	695b      	ldr	r3, [r3, #20]
 8002bf8:	f003 0301 	and.w	r3, r3, #1
 8002bfc:	431a      	orrs	r2, r3
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	699b      	ldr	r3, [r3, #24]
 8002c02:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002c06:	431a      	orrs	r2, r3
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	69db      	ldr	r3, [r3, #28]
 8002c0c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002c10:	431a      	orrs	r2, r3
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	6a1b      	ldr	r3, [r3, #32]
 8002c16:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002c1a:	ea42 0103 	orr.w	r1, r2, r3
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002c22:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	681b      	ldr	r3, [r3, #0]
 8002c2a:	430a      	orrs	r2, r1
 8002c2c:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	699b      	ldr	r3, [r3, #24]
 8002c32:	0c1b      	lsrs	r3, r3, #16
 8002c34:	f003 0204 	and.w	r2, r3, #4
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c3c:	f003 0310 	and.w	r3, r3, #16
 8002c40:	431a      	orrs	r2, r3
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002c46:	f003 0308 	and.w	r3, r3, #8
 8002c4a:	431a      	orrs	r2, r3
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	68db      	ldr	r3, [r3, #12]
 8002c50:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8002c54:	ea42 0103 	orr.w	r1, r2, r3
 8002c58:	68fb      	ldr	r3, [r7, #12]
 8002c5a:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	430a      	orrs	r2, r1
 8002c64:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	2200      	movs	r2, #0
 8002c6a:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	2201      	movs	r2, #1
 8002c70:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8002c74:	2300      	movs	r3, #0
}
 8002c76:	4618      	mov	r0, r3
 8002c78:	3710      	adds	r7, #16
 8002c7a:	46bd      	mov	sp, r7
 8002c7c:	bd80      	pop	{r7, pc}

08002c7e <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002c7e:	b580      	push	{r7, lr}
 8002c80:	b088      	sub	sp, #32
 8002c82:	af02      	add	r7, sp, #8
 8002c84:	60f8      	str	r0, [r7, #12]
 8002c86:	60b9      	str	r1, [r7, #8]
 8002c88:	603b      	str	r3, [r7, #0]
 8002c8a:	4613      	mov	r3, r2
 8002c8c:	80fb      	strh	r3, [r7, #6]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 8002c8e:	68fb      	ldr	r3, [r7, #12]
 8002c90:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8002c94:	b2db      	uxtb	r3, r3
 8002c96:	2b01      	cmp	r3, #1
 8002c98:	d001      	beq.n	8002c9e <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 8002c9a:	2302      	movs	r3, #2
 8002c9c:	e123      	b.n	8002ee6 <HAL_SPI_Receive+0x268>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8002c9e:	68fb      	ldr	r3, [r7, #12]
 8002ca0:	685b      	ldr	r3, [r3, #4]
 8002ca2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002ca6:	d112      	bne.n	8002cce <HAL_SPI_Receive+0x50>
 8002ca8:	68fb      	ldr	r3, [r7, #12]
 8002caa:	689b      	ldr	r3, [r3, #8]
 8002cac:	2b00      	cmp	r3, #0
 8002cae:	d10e      	bne.n	8002cce <HAL_SPI_Receive+0x50>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8002cb0:	68fb      	ldr	r3, [r7, #12]
 8002cb2:	2204      	movs	r2, #4
 8002cb4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8002cb8:	88fa      	ldrh	r2, [r7, #6]
 8002cba:	683b      	ldr	r3, [r7, #0]
 8002cbc:	9300      	str	r3, [sp, #0]
 8002cbe:	4613      	mov	r3, r2
 8002cc0:	68ba      	ldr	r2, [r7, #8]
 8002cc2:	68b9      	ldr	r1, [r7, #8]
 8002cc4:	68f8      	ldr	r0, [r7, #12]
 8002cc6:	f000 f912 	bl	8002eee <HAL_SPI_TransmitReceive>
 8002cca:	4603      	mov	r3, r0
 8002ccc:	e10b      	b.n	8002ee6 <HAL_SPI_Receive+0x268>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002cce:	f7fe fabb 	bl	8001248 <HAL_GetTick>
 8002cd2:	6178      	str	r0, [r7, #20]

  if ((pData == NULL) || (Size == 0U))
 8002cd4:	68bb      	ldr	r3, [r7, #8]
 8002cd6:	2b00      	cmp	r3, #0
 8002cd8:	d002      	beq.n	8002ce0 <HAL_SPI_Receive+0x62>
 8002cda:	88fb      	ldrh	r3, [r7, #6]
 8002cdc:	2b00      	cmp	r3, #0
 8002cde:	d101      	bne.n	8002ce4 <HAL_SPI_Receive+0x66>
  {
    return HAL_ERROR;
 8002ce0:	2301      	movs	r3, #1
 8002ce2:	e100      	b.n	8002ee6 <HAL_SPI_Receive+0x268>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002ce4:	68fb      	ldr	r3, [r7, #12]
 8002ce6:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8002cea:	2b01      	cmp	r3, #1
 8002cec:	d101      	bne.n	8002cf2 <HAL_SPI_Receive+0x74>
 8002cee:	2302      	movs	r3, #2
 8002cf0:	e0f9      	b.n	8002ee6 <HAL_SPI_Receive+0x268>
 8002cf2:	68fb      	ldr	r3, [r7, #12]
 8002cf4:	2201      	movs	r2, #1
 8002cf6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8002cfa:	68fb      	ldr	r3, [r7, #12]
 8002cfc:	2204      	movs	r2, #4
 8002cfe:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002d02:	68fb      	ldr	r3, [r7, #12]
 8002d04:	2200      	movs	r2, #0
 8002d06:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8002d08:	68fb      	ldr	r3, [r7, #12]
 8002d0a:	68ba      	ldr	r2, [r7, #8]
 8002d0c:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = Size;
 8002d0e:	68fb      	ldr	r3, [r7, #12]
 8002d10:	88fa      	ldrh	r2, [r7, #6]
 8002d12:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = Size;
 8002d16:	68fb      	ldr	r3, [r7, #12]
 8002d18:	88fa      	ldrh	r2, [r7, #6]
 8002d1a:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8002d1e:	68fb      	ldr	r3, [r7, #12]
 8002d20:	2200      	movs	r2, #0
 8002d22:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = 0U;
 8002d24:	68fb      	ldr	r3, [r7, #12]
 8002d26:	2200      	movs	r2, #0
 8002d28:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = 0U;
 8002d2a:	68fb      	ldr	r3, [r7, #12]
 8002d2c:	2200      	movs	r2, #0
 8002d2e:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxISR       = NULL;
 8002d30:	68fb      	ldr	r3, [r7, #12]
 8002d32:	2200      	movs	r2, #0
 8002d34:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8002d36:	68fb      	ldr	r3, [r7, #12]
 8002d38:	2200      	movs	r2, #0
 8002d3a:	651a      	str	r2, [r3, #80]	@ 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8002d3c:	68fb      	ldr	r3, [r7, #12]
 8002d3e:	68db      	ldr	r3, [r3, #12]
 8002d40:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8002d44:	d908      	bls.n	8002d58 <HAL_SPI_Receive+0xda>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8002d46:	68fb      	ldr	r3, [r7, #12]
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	685a      	ldr	r2, [r3, #4]
 8002d4c:	68fb      	ldr	r3, [r7, #12]
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8002d54:	605a      	str	r2, [r3, #4]
 8002d56:	e007      	b.n	8002d68 <HAL_SPI_Receive+0xea>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8002d58:	68fb      	ldr	r3, [r7, #12]
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	685a      	ldr	r2, [r3, #4]
 8002d5e:	68fb      	ldr	r3, [r7, #12]
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8002d66:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002d68:	68fb      	ldr	r3, [r7, #12]
 8002d6a:	689b      	ldr	r3, [r3, #8]
 8002d6c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002d70:	d10f      	bne.n	8002d92 <HAL_SPI_Receive+0x114>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8002d72:	68fb      	ldr	r3, [r7, #12]
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	681a      	ldr	r2, [r3, #0]
 8002d78:	68fb      	ldr	r3, [r7, #12]
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002d80:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8002d82:	68fb      	ldr	r3, [r7, #12]
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	681a      	ldr	r2, [r3, #0]
 8002d88:	68fb      	ldr	r3, [r7, #12]
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8002d90:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002d92:	68fb      	ldr	r3, [r7, #12]
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002d9c:	2b40      	cmp	r3, #64	@ 0x40
 8002d9e:	d007      	beq.n	8002db0 <HAL_SPI_Receive+0x132>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002da0:	68fb      	ldr	r3, [r7, #12]
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	681a      	ldr	r2, [r3, #0]
 8002da6:	68fb      	ldr	r3, [r7, #12]
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002dae:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 8002db0:	68fb      	ldr	r3, [r7, #12]
 8002db2:	68db      	ldr	r3, [r3, #12]
 8002db4:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8002db8:	d875      	bhi.n	8002ea6 <HAL_SPI_Receive+0x228>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8002dba:	e037      	b.n	8002e2c <HAL_SPI_Receive+0x1ae>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8002dbc:	68fb      	ldr	r3, [r7, #12]
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	689b      	ldr	r3, [r3, #8]
 8002dc2:	f003 0301 	and.w	r3, r3, #1
 8002dc6:	2b01      	cmp	r3, #1
 8002dc8:	d117      	bne.n	8002dfa <HAL_SPI_Receive+0x17c>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8002dca:	68fb      	ldr	r3, [r7, #12]
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	f103 020c 	add.w	r2, r3, #12
 8002dd2:	68fb      	ldr	r3, [r7, #12]
 8002dd4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002dd6:	7812      	ldrb	r2, [r2, #0]
 8002dd8:	b2d2      	uxtb	r2, r2
 8002dda:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8002ddc:	68fb      	ldr	r3, [r7, #12]
 8002dde:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002de0:	1c5a      	adds	r2, r3, #1
 8002de2:	68fb      	ldr	r3, [r7, #12]
 8002de4:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8002de6:	68fb      	ldr	r3, [r7, #12]
 8002de8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8002dec:	b29b      	uxth	r3, r3
 8002dee:	3b01      	subs	r3, #1
 8002df0:	b29a      	uxth	r2, r3
 8002df2:	68fb      	ldr	r3, [r7, #12]
 8002df4:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 8002df8:	e018      	b.n	8002e2c <HAL_SPI_Receive+0x1ae>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002dfa:	f7fe fa25 	bl	8001248 <HAL_GetTick>
 8002dfe:	4602      	mov	r2, r0
 8002e00:	697b      	ldr	r3, [r7, #20]
 8002e02:	1ad3      	subs	r3, r2, r3
 8002e04:	683a      	ldr	r2, [r7, #0]
 8002e06:	429a      	cmp	r2, r3
 8002e08:	d803      	bhi.n	8002e12 <HAL_SPI_Receive+0x194>
 8002e0a:	683b      	ldr	r3, [r7, #0]
 8002e0c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002e10:	d102      	bne.n	8002e18 <HAL_SPI_Receive+0x19a>
 8002e12:	683b      	ldr	r3, [r7, #0]
 8002e14:	2b00      	cmp	r3, #0
 8002e16:	d109      	bne.n	8002e2c <HAL_SPI_Receive+0x1ae>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8002e18:	68fb      	ldr	r3, [r7, #12]
 8002e1a:	2201      	movs	r2, #1
 8002e1c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8002e20:	68fb      	ldr	r3, [r7, #12]
 8002e22:	2200      	movs	r2, #0
 8002e24:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8002e28:	2303      	movs	r3, #3
 8002e2a:	e05c      	b.n	8002ee6 <HAL_SPI_Receive+0x268>
    while (hspi->RxXferCount > 0U)
 8002e2c:	68fb      	ldr	r3, [r7, #12]
 8002e2e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8002e32:	b29b      	uxth	r3, r3
 8002e34:	2b00      	cmp	r3, #0
 8002e36:	d1c1      	bne.n	8002dbc <HAL_SPI_Receive+0x13e>
 8002e38:	e03b      	b.n	8002eb2 <HAL_SPI_Receive+0x234>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8002e3a:	68fb      	ldr	r3, [r7, #12]
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	689b      	ldr	r3, [r3, #8]
 8002e40:	f003 0301 	and.w	r3, r3, #1
 8002e44:	2b01      	cmp	r3, #1
 8002e46:	d115      	bne.n	8002e74 <HAL_SPI_Receive+0x1f6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8002e48:	68fb      	ldr	r3, [r7, #12]
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	68da      	ldr	r2, [r3, #12]
 8002e4e:	68fb      	ldr	r3, [r7, #12]
 8002e50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e52:	b292      	uxth	r2, r2
 8002e54:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8002e56:	68fb      	ldr	r3, [r7, #12]
 8002e58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e5a:	1c9a      	adds	r2, r3, #2
 8002e5c:	68fb      	ldr	r3, [r7, #12]
 8002e5e:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8002e60:	68fb      	ldr	r3, [r7, #12]
 8002e62:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8002e66:	b29b      	uxth	r3, r3
 8002e68:	3b01      	subs	r3, #1
 8002e6a:	b29a      	uxth	r2, r3
 8002e6c:	68fb      	ldr	r3, [r7, #12]
 8002e6e:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 8002e72:	e018      	b.n	8002ea6 <HAL_SPI_Receive+0x228>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002e74:	f7fe f9e8 	bl	8001248 <HAL_GetTick>
 8002e78:	4602      	mov	r2, r0
 8002e7a:	697b      	ldr	r3, [r7, #20]
 8002e7c:	1ad3      	subs	r3, r2, r3
 8002e7e:	683a      	ldr	r2, [r7, #0]
 8002e80:	429a      	cmp	r2, r3
 8002e82:	d803      	bhi.n	8002e8c <HAL_SPI_Receive+0x20e>
 8002e84:	683b      	ldr	r3, [r7, #0]
 8002e86:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002e8a:	d102      	bne.n	8002e92 <HAL_SPI_Receive+0x214>
 8002e8c:	683b      	ldr	r3, [r7, #0]
 8002e8e:	2b00      	cmp	r3, #0
 8002e90:	d109      	bne.n	8002ea6 <HAL_SPI_Receive+0x228>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8002e92:	68fb      	ldr	r3, [r7, #12]
 8002e94:	2201      	movs	r2, #1
 8002e96:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8002e9a:	68fb      	ldr	r3, [r7, #12]
 8002e9c:	2200      	movs	r2, #0
 8002e9e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8002ea2:	2303      	movs	r3, #3
 8002ea4:	e01f      	b.n	8002ee6 <HAL_SPI_Receive+0x268>
    while (hspi->RxXferCount > 0U)
 8002ea6:	68fb      	ldr	r3, [r7, #12]
 8002ea8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8002eac:	b29b      	uxth	r3, r3
 8002eae:	2b00      	cmp	r3, #0
 8002eb0:	d1c3      	bne.n	8002e3a <HAL_SPI_Receive+0x1bc>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8002eb2:	697a      	ldr	r2, [r7, #20]
 8002eb4:	6839      	ldr	r1, [r7, #0]
 8002eb6:	68f8      	ldr	r0, [r7, #12]
 8002eb8:	f000 fb56 	bl	8003568 <SPI_EndRxTransaction>
 8002ebc:	4603      	mov	r3, r0
 8002ebe:	2b00      	cmp	r3, #0
 8002ec0:	d002      	beq.n	8002ec8 <HAL_SPI_Receive+0x24a>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002ec2:	68fb      	ldr	r3, [r7, #12]
 8002ec4:	2220      	movs	r2, #32
 8002ec6:	661a      	str	r2, [r3, #96]	@ 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 8002ec8:	68fb      	ldr	r3, [r7, #12]
 8002eca:	2201      	movs	r2, #1
 8002ecc:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8002ed0:	68fb      	ldr	r3, [r7, #12]
 8002ed2:	2200      	movs	r2, #0
 8002ed4:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002ed8:	68fb      	ldr	r3, [r7, #12]
 8002eda:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002edc:	2b00      	cmp	r3, #0
 8002ede:	d001      	beq.n	8002ee4 <HAL_SPI_Receive+0x266>
  {
    return HAL_ERROR;
 8002ee0:	2301      	movs	r3, #1
 8002ee2:	e000      	b.n	8002ee6 <HAL_SPI_Receive+0x268>
  }
  else
  {
    return HAL_OK;
 8002ee4:	2300      	movs	r3, #0
  }
}
 8002ee6:	4618      	mov	r0, r3
 8002ee8:	3718      	adds	r7, #24
 8002eea:	46bd      	mov	sp, r7
 8002eec:	bd80      	pop	{r7, pc}

08002eee <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8002eee:	b580      	push	{r7, lr}
 8002ef0:	b08a      	sub	sp, #40	@ 0x28
 8002ef2:	af00      	add	r7, sp, #0
 8002ef4:	60f8      	str	r0, [r7, #12]
 8002ef6:	60b9      	str	r1, [r7, #8]
 8002ef8:	607a      	str	r2, [r7, #4]
 8002efa:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8002efc:	2301      	movs	r3, #1
 8002efe:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002f00:	f7fe f9a2 	bl	8001248 <HAL_GetTick>
 8002f04:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8002f06:	68fb      	ldr	r3, [r7, #12]
 8002f08:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8002f0c:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8002f0e:	68fb      	ldr	r3, [r7, #12]
 8002f10:	685b      	ldr	r3, [r3, #4]
 8002f12:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8002f14:	887b      	ldrh	r3, [r7, #2]
 8002f16:	82fb      	strh	r3, [r7, #22]
  initial_RxXferCount = Size;
 8002f18:	887b      	ldrh	r3, [r7, #2]
 8002f1a:	82bb      	strh	r3, [r7, #20]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8002f1c:	7ffb      	ldrb	r3, [r7, #31]
 8002f1e:	2b01      	cmp	r3, #1
 8002f20:	d00c      	beq.n	8002f3c <HAL_SPI_TransmitReceive+0x4e>
 8002f22:	69bb      	ldr	r3, [r7, #24]
 8002f24:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002f28:	d106      	bne.n	8002f38 <HAL_SPI_TransmitReceive+0x4a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8002f2a:	68fb      	ldr	r3, [r7, #12]
 8002f2c:	689b      	ldr	r3, [r3, #8]
 8002f2e:	2b00      	cmp	r3, #0
 8002f30:	d102      	bne.n	8002f38 <HAL_SPI_TransmitReceive+0x4a>
 8002f32:	7ffb      	ldrb	r3, [r7, #31]
 8002f34:	2b04      	cmp	r3, #4
 8002f36:	d001      	beq.n	8002f3c <HAL_SPI_TransmitReceive+0x4e>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8002f38:	2302      	movs	r3, #2
 8002f3a:	e1f3      	b.n	8003324 <HAL_SPI_TransmitReceive+0x436>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8002f3c:	68bb      	ldr	r3, [r7, #8]
 8002f3e:	2b00      	cmp	r3, #0
 8002f40:	d005      	beq.n	8002f4e <HAL_SPI_TransmitReceive+0x60>
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	2b00      	cmp	r3, #0
 8002f46:	d002      	beq.n	8002f4e <HAL_SPI_TransmitReceive+0x60>
 8002f48:	887b      	ldrh	r3, [r7, #2]
 8002f4a:	2b00      	cmp	r3, #0
 8002f4c:	d101      	bne.n	8002f52 <HAL_SPI_TransmitReceive+0x64>
  {
    return HAL_ERROR;
 8002f4e:	2301      	movs	r3, #1
 8002f50:	e1e8      	b.n	8003324 <HAL_SPI_TransmitReceive+0x436>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002f52:	68fb      	ldr	r3, [r7, #12]
 8002f54:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8002f58:	2b01      	cmp	r3, #1
 8002f5a:	d101      	bne.n	8002f60 <HAL_SPI_TransmitReceive+0x72>
 8002f5c:	2302      	movs	r3, #2
 8002f5e:	e1e1      	b.n	8003324 <HAL_SPI_TransmitReceive+0x436>
 8002f60:	68fb      	ldr	r3, [r7, #12]
 8002f62:	2201      	movs	r2, #1
 8002f64:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8002f68:	68fb      	ldr	r3, [r7, #12]
 8002f6a:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8002f6e:	b2db      	uxtb	r3, r3
 8002f70:	2b04      	cmp	r3, #4
 8002f72:	d003      	beq.n	8002f7c <HAL_SPI_TransmitReceive+0x8e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8002f74:	68fb      	ldr	r3, [r7, #12]
 8002f76:	2205      	movs	r2, #5
 8002f78:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002f7c:	68fb      	ldr	r3, [r7, #12]
 8002f7e:	2200      	movs	r2, #0
 8002f80:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8002f82:	68fb      	ldr	r3, [r7, #12]
 8002f84:	687a      	ldr	r2, [r7, #4]
 8002f86:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 8002f88:	68fb      	ldr	r3, [r7, #12]
 8002f8a:	887a      	ldrh	r2, [r7, #2]
 8002f8c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 8002f90:	68fb      	ldr	r3, [r7, #12]
 8002f92:	887a      	ldrh	r2, [r7, #2]
 8002f94:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8002f98:	68fb      	ldr	r3, [r7, #12]
 8002f9a:	68ba      	ldr	r2, [r7, #8]
 8002f9c:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 8002f9e:	68fb      	ldr	r3, [r7, #12]
 8002fa0:	887a      	ldrh	r2, [r7, #2]
 8002fa2:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 8002fa4:	68fb      	ldr	r3, [r7, #12]
 8002fa6:	887a      	ldrh	r2, [r7, #2]
 8002fa8:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8002faa:	68fb      	ldr	r3, [r7, #12]
 8002fac:	2200      	movs	r2, #0
 8002fae:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8002fb0:	68fb      	ldr	r3, [r7, #12]
 8002fb2:	2200      	movs	r2, #0
 8002fb4:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8002fb6:	68fb      	ldr	r3, [r7, #12]
 8002fb8:	68db      	ldr	r3, [r3, #12]
 8002fba:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8002fbe:	d802      	bhi.n	8002fc6 <HAL_SPI_TransmitReceive+0xd8>
 8002fc0:	8abb      	ldrh	r3, [r7, #20]
 8002fc2:	2b01      	cmp	r3, #1
 8002fc4:	d908      	bls.n	8002fd8 <HAL_SPI_TransmitReceive+0xea>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8002fc6:	68fb      	ldr	r3, [r7, #12]
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	685a      	ldr	r2, [r3, #4]
 8002fcc:	68fb      	ldr	r3, [r7, #12]
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8002fd4:	605a      	str	r2, [r3, #4]
 8002fd6:	e007      	b.n	8002fe8 <HAL_SPI_TransmitReceive+0xfa>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8002fd8:	68fb      	ldr	r3, [r7, #12]
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	685a      	ldr	r2, [r3, #4]
 8002fde:	68fb      	ldr	r3, [r7, #12]
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8002fe6:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002fe8:	68fb      	ldr	r3, [r7, #12]
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002ff2:	2b40      	cmp	r3, #64	@ 0x40
 8002ff4:	d007      	beq.n	8003006 <HAL_SPI_TransmitReceive+0x118>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002ff6:	68fb      	ldr	r3, [r7, #12]
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	681a      	ldr	r2, [r3, #0]
 8002ffc:	68fb      	ldr	r3, [r7, #12]
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003004:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003006:	68fb      	ldr	r3, [r7, #12]
 8003008:	68db      	ldr	r3, [r3, #12]
 800300a:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800300e:	f240 8083 	bls.w	8003118 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003012:	68fb      	ldr	r3, [r7, #12]
 8003014:	685b      	ldr	r3, [r3, #4]
 8003016:	2b00      	cmp	r3, #0
 8003018:	d002      	beq.n	8003020 <HAL_SPI_TransmitReceive+0x132>
 800301a:	8afb      	ldrh	r3, [r7, #22]
 800301c:	2b01      	cmp	r3, #1
 800301e:	d16f      	bne.n	8003100 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003020:	68fb      	ldr	r3, [r7, #12]
 8003022:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003024:	881a      	ldrh	r2, [r3, #0]
 8003026:	68fb      	ldr	r3, [r7, #12]
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800302c:	68fb      	ldr	r3, [r7, #12]
 800302e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003030:	1c9a      	adds	r2, r3, #2
 8003032:	68fb      	ldr	r3, [r7, #12]
 8003034:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8003036:	68fb      	ldr	r3, [r7, #12]
 8003038:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800303a:	b29b      	uxth	r3, r3
 800303c:	3b01      	subs	r3, #1
 800303e:	b29a      	uxth	r2, r3
 8003040:	68fb      	ldr	r3, [r7, #12]
 8003042:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003044:	e05c      	b.n	8003100 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003046:	68fb      	ldr	r3, [r7, #12]
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	689b      	ldr	r3, [r3, #8]
 800304c:	f003 0302 	and.w	r3, r3, #2
 8003050:	2b02      	cmp	r3, #2
 8003052:	d11b      	bne.n	800308c <HAL_SPI_TransmitReceive+0x19e>
 8003054:	68fb      	ldr	r3, [r7, #12]
 8003056:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003058:	b29b      	uxth	r3, r3
 800305a:	2b00      	cmp	r3, #0
 800305c:	d016      	beq.n	800308c <HAL_SPI_TransmitReceive+0x19e>
 800305e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003060:	2b01      	cmp	r3, #1
 8003062:	d113      	bne.n	800308c <HAL_SPI_TransmitReceive+0x19e>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003064:	68fb      	ldr	r3, [r7, #12]
 8003066:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003068:	881a      	ldrh	r2, [r3, #0]
 800306a:	68fb      	ldr	r3, [r7, #12]
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003070:	68fb      	ldr	r3, [r7, #12]
 8003072:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003074:	1c9a      	adds	r2, r3, #2
 8003076:	68fb      	ldr	r3, [r7, #12]
 8003078:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800307a:	68fb      	ldr	r3, [r7, #12]
 800307c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800307e:	b29b      	uxth	r3, r3
 8003080:	3b01      	subs	r3, #1
 8003082:	b29a      	uxth	r2, r3
 8003084:	68fb      	ldr	r3, [r7, #12]
 8003086:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8003088:	2300      	movs	r3, #0
 800308a:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800308c:	68fb      	ldr	r3, [r7, #12]
 800308e:	681b      	ldr	r3, [r3, #0]
 8003090:	689b      	ldr	r3, [r3, #8]
 8003092:	f003 0301 	and.w	r3, r3, #1
 8003096:	2b01      	cmp	r3, #1
 8003098:	d11c      	bne.n	80030d4 <HAL_SPI_TransmitReceive+0x1e6>
 800309a:	68fb      	ldr	r3, [r7, #12]
 800309c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80030a0:	b29b      	uxth	r3, r3
 80030a2:	2b00      	cmp	r3, #0
 80030a4:	d016      	beq.n	80030d4 <HAL_SPI_TransmitReceive+0x1e6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80030a6:	68fb      	ldr	r3, [r7, #12]
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	68da      	ldr	r2, [r3, #12]
 80030ac:	68fb      	ldr	r3, [r7, #12]
 80030ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030b0:	b292      	uxth	r2, r2
 80030b2:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80030b4:	68fb      	ldr	r3, [r7, #12]
 80030b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030b8:	1c9a      	adds	r2, r3, #2
 80030ba:	68fb      	ldr	r3, [r7, #12]
 80030bc:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 80030be:	68fb      	ldr	r3, [r7, #12]
 80030c0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80030c4:	b29b      	uxth	r3, r3
 80030c6:	3b01      	subs	r3, #1
 80030c8:	b29a      	uxth	r2, r3
 80030ca:	68fb      	ldr	r3, [r7, #12]
 80030cc:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80030d0:	2301      	movs	r3, #1
 80030d2:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80030d4:	f7fe f8b8 	bl	8001248 <HAL_GetTick>
 80030d8:	4602      	mov	r2, r0
 80030da:	6a3b      	ldr	r3, [r7, #32]
 80030dc:	1ad3      	subs	r3, r2, r3
 80030de:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80030e0:	429a      	cmp	r2, r3
 80030e2:	d80d      	bhi.n	8003100 <HAL_SPI_TransmitReceive+0x212>
 80030e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80030e6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80030ea:	d009      	beq.n	8003100 <HAL_SPI_TransmitReceive+0x212>
      {
        hspi->State = HAL_SPI_STATE_READY;
 80030ec:	68fb      	ldr	r3, [r7, #12]
 80030ee:	2201      	movs	r2, #1
 80030f0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 80030f4:	68fb      	ldr	r3, [r7, #12]
 80030f6:	2200      	movs	r2, #0
 80030f8:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 80030fc:	2303      	movs	r3, #3
 80030fe:	e111      	b.n	8003324 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003100:	68fb      	ldr	r3, [r7, #12]
 8003102:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003104:	b29b      	uxth	r3, r3
 8003106:	2b00      	cmp	r3, #0
 8003108:	d19d      	bne.n	8003046 <HAL_SPI_TransmitReceive+0x158>
 800310a:	68fb      	ldr	r3, [r7, #12]
 800310c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003110:	b29b      	uxth	r3, r3
 8003112:	2b00      	cmp	r3, #0
 8003114:	d197      	bne.n	8003046 <HAL_SPI_TransmitReceive+0x158>
 8003116:	e0e5      	b.n	80032e4 <HAL_SPI_TransmitReceive+0x3f6>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003118:	68fb      	ldr	r3, [r7, #12]
 800311a:	685b      	ldr	r3, [r3, #4]
 800311c:	2b00      	cmp	r3, #0
 800311e:	d003      	beq.n	8003128 <HAL_SPI_TransmitReceive+0x23a>
 8003120:	8afb      	ldrh	r3, [r7, #22]
 8003122:	2b01      	cmp	r3, #1
 8003124:	f040 80d1 	bne.w	80032ca <HAL_SPI_TransmitReceive+0x3dc>
    {
      if (hspi->TxXferCount > 1U)
 8003128:	68fb      	ldr	r3, [r7, #12]
 800312a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800312c:	b29b      	uxth	r3, r3
 800312e:	2b01      	cmp	r3, #1
 8003130:	d912      	bls.n	8003158 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003132:	68fb      	ldr	r3, [r7, #12]
 8003134:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003136:	881a      	ldrh	r2, [r3, #0]
 8003138:	68fb      	ldr	r3, [r7, #12]
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800313e:	68fb      	ldr	r3, [r7, #12]
 8003140:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003142:	1c9a      	adds	r2, r3, #2
 8003144:	68fb      	ldr	r3, [r7, #12]
 8003146:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8003148:	68fb      	ldr	r3, [r7, #12]
 800314a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800314c:	b29b      	uxth	r3, r3
 800314e:	3b02      	subs	r3, #2
 8003150:	b29a      	uxth	r2, r3
 8003152:	68fb      	ldr	r3, [r7, #12]
 8003154:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003156:	e0b8      	b.n	80032ca <HAL_SPI_TransmitReceive+0x3dc>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8003158:	68fb      	ldr	r3, [r7, #12]
 800315a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800315c:	68fb      	ldr	r3, [r7, #12]
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	330c      	adds	r3, #12
 8003162:	7812      	ldrb	r2, [r2, #0]
 8003164:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8003166:	68fb      	ldr	r3, [r7, #12]
 8003168:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800316a:	1c5a      	adds	r2, r3, #1
 800316c:	68fb      	ldr	r3, [r7, #12]
 800316e:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8003170:	68fb      	ldr	r3, [r7, #12]
 8003172:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003174:	b29b      	uxth	r3, r3
 8003176:	3b01      	subs	r3, #1
 8003178:	b29a      	uxth	r2, r3
 800317a:	68fb      	ldr	r3, [r7, #12]
 800317c:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800317e:	e0a4      	b.n	80032ca <HAL_SPI_TransmitReceive+0x3dc>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003180:	68fb      	ldr	r3, [r7, #12]
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	689b      	ldr	r3, [r3, #8]
 8003186:	f003 0302 	and.w	r3, r3, #2
 800318a:	2b02      	cmp	r3, #2
 800318c:	d134      	bne.n	80031f8 <HAL_SPI_TransmitReceive+0x30a>
 800318e:	68fb      	ldr	r3, [r7, #12]
 8003190:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003192:	b29b      	uxth	r3, r3
 8003194:	2b00      	cmp	r3, #0
 8003196:	d02f      	beq.n	80031f8 <HAL_SPI_TransmitReceive+0x30a>
 8003198:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800319a:	2b01      	cmp	r3, #1
 800319c:	d12c      	bne.n	80031f8 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 800319e:	68fb      	ldr	r3, [r7, #12]
 80031a0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80031a2:	b29b      	uxth	r3, r3
 80031a4:	2b01      	cmp	r3, #1
 80031a6:	d912      	bls.n	80031ce <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80031a8:	68fb      	ldr	r3, [r7, #12]
 80031aa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80031ac:	881a      	ldrh	r2, [r3, #0]
 80031ae:	68fb      	ldr	r3, [r7, #12]
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80031b4:	68fb      	ldr	r3, [r7, #12]
 80031b6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80031b8:	1c9a      	adds	r2, r3, #2
 80031ba:	68fb      	ldr	r3, [r7, #12]
 80031bc:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 80031be:	68fb      	ldr	r3, [r7, #12]
 80031c0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80031c2:	b29b      	uxth	r3, r3
 80031c4:	3b02      	subs	r3, #2
 80031c6:	b29a      	uxth	r2, r3
 80031c8:	68fb      	ldr	r3, [r7, #12]
 80031ca:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80031cc:	e012      	b.n	80031f4 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 80031ce:	68fb      	ldr	r3, [r7, #12]
 80031d0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80031d2:	68fb      	ldr	r3, [r7, #12]
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	330c      	adds	r3, #12
 80031d8:	7812      	ldrb	r2, [r2, #0]
 80031da:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 80031dc:	68fb      	ldr	r3, [r7, #12]
 80031de:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80031e0:	1c5a      	adds	r2, r3, #1
 80031e2:	68fb      	ldr	r3, [r7, #12]
 80031e4:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 80031e6:	68fb      	ldr	r3, [r7, #12]
 80031e8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80031ea:	b29b      	uxth	r3, r3
 80031ec:	3b01      	subs	r3, #1
 80031ee:	b29a      	uxth	r2, r3
 80031f0:	68fb      	ldr	r3, [r7, #12]
 80031f2:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80031f4:	2300      	movs	r3, #0
 80031f6:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80031f8:	68fb      	ldr	r3, [r7, #12]
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	689b      	ldr	r3, [r3, #8]
 80031fe:	f003 0301 	and.w	r3, r3, #1
 8003202:	2b01      	cmp	r3, #1
 8003204:	d148      	bne.n	8003298 <HAL_SPI_TransmitReceive+0x3aa>
 8003206:	68fb      	ldr	r3, [r7, #12]
 8003208:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800320c:	b29b      	uxth	r3, r3
 800320e:	2b00      	cmp	r3, #0
 8003210:	d042      	beq.n	8003298 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 8003212:	68fb      	ldr	r3, [r7, #12]
 8003214:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003218:	b29b      	uxth	r3, r3
 800321a:	2b01      	cmp	r3, #1
 800321c:	d923      	bls.n	8003266 <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800321e:	68fb      	ldr	r3, [r7, #12]
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	68da      	ldr	r2, [r3, #12]
 8003224:	68fb      	ldr	r3, [r7, #12]
 8003226:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003228:	b292      	uxth	r2, r2
 800322a:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800322c:	68fb      	ldr	r3, [r7, #12]
 800322e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003230:	1c9a      	adds	r2, r3, #2
 8003232:	68fb      	ldr	r3, [r7, #12]
 8003234:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 8003236:	68fb      	ldr	r3, [r7, #12]
 8003238:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800323c:	b29b      	uxth	r3, r3
 800323e:	3b02      	subs	r3, #2
 8003240:	b29a      	uxth	r2, r3
 8003242:	68fb      	ldr	r3, [r7, #12]
 8003244:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 8003248:	68fb      	ldr	r3, [r7, #12]
 800324a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800324e:	b29b      	uxth	r3, r3
 8003250:	2b01      	cmp	r3, #1
 8003252:	d81f      	bhi.n	8003294 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8003254:	68fb      	ldr	r3, [r7, #12]
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	685a      	ldr	r2, [r3, #4]
 800325a:	68fb      	ldr	r3, [r7, #12]
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8003262:	605a      	str	r2, [r3, #4]
 8003264:	e016      	b.n	8003294 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8003266:	68fb      	ldr	r3, [r7, #12]
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	f103 020c 	add.w	r2, r3, #12
 800326e:	68fb      	ldr	r3, [r7, #12]
 8003270:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003272:	7812      	ldrb	r2, [r2, #0]
 8003274:	b2d2      	uxtb	r2, r2
 8003276:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8003278:	68fb      	ldr	r3, [r7, #12]
 800327a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800327c:	1c5a      	adds	r2, r3, #1
 800327e:	68fb      	ldr	r3, [r7, #12]
 8003280:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 8003282:	68fb      	ldr	r3, [r7, #12]
 8003284:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003288:	b29b      	uxth	r3, r3
 800328a:	3b01      	subs	r3, #1
 800328c:	b29a      	uxth	r2, r3
 800328e:	68fb      	ldr	r3, [r7, #12]
 8003290:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003294:	2301      	movs	r3, #1
 8003296:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8003298:	f7fd ffd6 	bl	8001248 <HAL_GetTick>
 800329c:	4602      	mov	r2, r0
 800329e:	6a3b      	ldr	r3, [r7, #32]
 80032a0:	1ad3      	subs	r3, r2, r3
 80032a2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80032a4:	429a      	cmp	r2, r3
 80032a6:	d803      	bhi.n	80032b0 <HAL_SPI_TransmitReceive+0x3c2>
 80032a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80032aa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80032ae:	d102      	bne.n	80032b6 <HAL_SPI_TransmitReceive+0x3c8>
 80032b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80032b2:	2b00      	cmp	r3, #0
 80032b4:	d109      	bne.n	80032ca <HAL_SPI_TransmitReceive+0x3dc>
      {
        hspi->State = HAL_SPI_STATE_READY;
 80032b6:	68fb      	ldr	r3, [r7, #12]
 80032b8:	2201      	movs	r2, #1
 80032ba:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 80032be:	68fb      	ldr	r3, [r7, #12]
 80032c0:	2200      	movs	r2, #0
 80032c2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 80032c6:	2303      	movs	r3, #3
 80032c8:	e02c      	b.n	8003324 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80032ca:	68fb      	ldr	r3, [r7, #12]
 80032cc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80032ce:	b29b      	uxth	r3, r3
 80032d0:	2b00      	cmp	r3, #0
 80032d2:	f47f af55 	bne.w	8003180 <HAL_SPI_TransmitReceive+0x292>
 80032d6:	68fb      	ldr	r3, [r7, #12]
 80032d8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80032dc:	b29b      	uxth	r3, r3
 80032de:	2b00      	cmp	r3, #0
 80032e0:	f47f af4e 	bne.w	8003180 <HAL_SPI_TransmitReceive+0x292>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80032e4:	6a3a      	ldr	r2, [r7, #32]
 80032e6:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80032e8:	68f8      	ldr	r0, [r7, #12]
 80032ea:	f000 f995 	bl	8003618 <SPI_EndRxTxTransaction>
 80032ee:	4603      	mov	r3, r0
 80032f0:	2b00      	cmp	r3, #0
 80032f2:	d008      	beq.n	8003306 <HAL_SPI_TransmitReceive+0x418>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80032f4:	68fb      	ldr	r3, [r7, #12]
 80032f6:	2220      	movs	r2, #32
 80032f8:	661a      	str	r2, [r3, #96]	@ 0x60
    __HAL_UNLOCK(hspi);
 80032fa:	68fb      	ldr	r3, [r7, #12]
 80032fc:	2200      	movs	r2, #0
 80032fe:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 8003302:	2301      	movs	r3, #1
 8003304:	e00e      	b.n	8003324 <HAL_SPI_TransmitReceive+0x436>
  }


  hspi->State = HAL_SPI_STATE_READY;
 8003306:	68fb      	ldr	r3, [r7, #12]
 8003308:	2201      	movs	r2, #1
 800330a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800330e:	68fb      	ldr	r3, [r7, #12]
 8003310:	2200      	movs	r2, #0
 8003312:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003316:	68fb      	ldr	r3, [r7, #12]
 8003318:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800331a:	2b00      	cmp	r3, #0
 800331c:	d001      	beq.n	8003322 <HAL_SPI_TransmitReceive+0x434>
  {
    return HAL_ERROR;
 800331e:	2301      	movs	r3, #1
 8003320:	e000      	b.n	8003324 <HAL_SPI_TransmitReceive+0x436>
  }
  else
  {
    return HAL_OK;
 8003322:	2300      	movs	r3, #0
  }
}
 8003324:	4618      	mov	r0, r3
 8003326:	3728      	adds	r7, #40	@ 0x28
 8003328:	46bd      	mov	sp, r7
 800332a:	bd80      	pop	{r7, pc}

0800332c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800332c:	b580      	push	{r7, lr}
 800332e:	b088      	sub	sp, #32
 8003330:	af00      	add	r7, sp, #0
 8003332:	60f8      	str	r0, [r7, #12]
 8003334:	60b9      	str	r1, [r7, #8]
 8003336:	603b      	str	r3, [r7, #0]
 8003338:	4613      	mov	r3, r2
 800333a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800333c:	f7fd ff84 	bl	8001248 <HAL_GetTick>
 8003340:	4602      	mov	r2, r0
 8003342:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003344:	1a9b      	subs	r3, r3, r2
 8003346:	683a      	ldr	r2, [r7, #0]
 8003348:	4413      	add	r3, r2
 800334a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800334c:	f7fd ff7c 	bl	8001248 <HAL_GetTick>
 8003350:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8003352:	4b39      	ldr	r3, [pc, #228]	@ (8003438 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	015b      	lsls	r3, r3, #5
 8003358:	0d1b      	lsrs	r3, r3, #20
 800335a:	69fa      	ldr	r2, [r7, #28]
 800335c:	fb02 f303 	mul.w	r3, r2, r3
 8003360:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003362:	e054      	b.n	800340e <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8003364:	683b      	ldr	r3, [r7, #0]
 8003366:	f1b3 3fff 	cmp.w	r3, #4294967295
 800336a:	d050      	beq.n	800340e <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800336c:	f7fd ff6c 	bl	8001248 <HAL_GetTick>
 8003370:	4602      	mov	r2, r0
 8003372:	69bb      	ldr	r3, [r7, #24]
 8003374:	1ad3      	subs	r3, r2, r3
 8003376:	69fa      	ldr	r2, [r7, #28]
 8003378:	429a      	cmp	r2, r3
 800337a:	d902      	bls.n	8003382 <SPI_WaitFlagStateUntilTimeout+0x56>
 800337c:	69fb      	ldr	r3, [r7, #28]
 800337e:	2b00      	cmp	r3, #0
 8003380:	d13d      	bne.n	80033fe <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003382:	68fb      	ldr	r3, [r7, #12]
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	685a      	ldr	r2, [r3, #4]
 8003388:	68fb      	ldr	r3, [r7, #12]
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8003390:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003392:	68fb      	ldr	r3, [r7, #12]
 8003394:	685b      	ldr	r3, [r3, #4]
 8003396:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800339a:	d111      	bne.n	80033c0 <SPI_WaitFlagStateUntilTimeout+0x94>
 800339c:	68fb      	ldr	r3, [r7, #12]
 800339e:	689b      	ldr	r3, [r3, #8]
 80033a0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80033a4:	d004      	beq.n	80033b0 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80033a6:	68fb      	ldr	r3, [r7, #12]
 80033a8:	689b      	ldr	r3, [r3, #8]
 80033aa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80033ae:	d107      	bne.n	80033c0 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80033b0:	68fb      	ldr	r3, [r7, #12]
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	681a      	ldr	r2, [r3, #0]
 80033b6:	68fb      	ldr	r3, [r7, #12]
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80033be:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80033c0:	68fb      	ldr	r3, [r7, #12]
 80033c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80033c4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80033c8:	d10f      	bne.n	80033ea <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80033ca:	68fb      	ldr	r3, [r7, #12]
 80033cc:	681b      	ldr	r3, [r3, #0]
 80033ce:	681a      	ldr	r2, [r3, #0]
 80033d0:	68fb      	ldr	r3, [r7, #12]
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80033d8:	601a      	str	r2, [r3, #0]
 80033da:	68fb      	ldr	r3, [r7, #12]
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	681a      	ldr	r2, [r3, #0]
 80033e0:	68fb      	ldr	r3, [r7, #12]
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80033e8:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80033ea:	68fb      	ldr	r3, [r7, #12]
 80033ec:	2201      	movs	r2, #1
 80033ee:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80033f2:	68fb      	ldr	r3, [r7, #12]
 80033f4:	2200      	movs	r2, #0
 80033f6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 80033fa:	2303      	movs	r3, #3
 80033fc:	e017      	b.n	800342e <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80033fe:	697b      	ldr	r3, [r7, #20]
 8003400:	2b00      	cmp	r3, #0
 8003402:	d101      	bne.n	8003408 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8003404:	2300      	movs	r3, #0
 8003406:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8003408:	697b      	ldr	r3, [r7, #20]
 800340a:	3b01      	subs	r3, #1
 800340c:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800340e:	68fb      	ldr	r3, [r7, #12]
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	689a      	ldr	r2, [r3, #8]
 8003414:	68bb      	ldr	r3, [r7, #8]
 8003416:	4013      	ands	r3, r2
 8003418:	68ba      	ldr	r2, [r7, #8]
 800341a:	429a      	cmp	r2, r3
 800341c:	bf0c      	ite	eq
 800341e:	2301      	moveq	r3, #1
 8003420:	2300      	movne	r3, #0
 8003422:	b2db      	uxtb	r3, r3
 8003424:	461a      	mov	r2, r3
 8003426:	79fb      	ldrb	r3, [r7, #7]
 8003428:	429a      	cmp	r2, r3
 800342a:	d19b      	bne.n	8003364 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800342c:	2300      	movs	r3, #0
}
 800342e:	4618      	mov	r0, r3
 8003430:	3720      	adds	r7, #32
 8003432:	46bd      	mov	sp, r7
 8003434:	bd80      	pop	{r7, pc}
 8003436:	bf00      	nop
 8003438:	20000000 	.word	0x20000000

0800343c <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800343c:	b580      	push	{r7, lr}
 800343e:	b08a      	sub	sp, #40	@ 0x28
 8003440:	af00      	add	r7, sp, #0
 8003442:	60f8      	str	r0, [r7, #12]
 8003444:	60b9      	str	r1, [r7, #8]
 8003446:	607a      	str	r2, [r7, #4]
 8003448:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800344a:	2300      	movs	r3, #0
 800344c:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800344e:	f7fd fefb 	bl	8001248 <HAL_GetTick>
 8003452:	4602      	mov	r2, r0
 8003454:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003456:	1a9b      	subs	r3, r3, r2
 8003458:	683a      	ldr	r2, [r7, #0]
 800345a:	4413      	add	r3, r2
 800345c:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 800345e:	f7fd fef3 	bl	8001248 <HAL_GetTick>
 8003462:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8003464:	68fb      	ldr	r3, [r7, #12]
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	330c      	adds	r3, #12
 800346a:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 800346c:	4b3d      	ldr	r3, [pc, #244]	@ (8003564 <SPI_WaitFifoStateUntilTimeout+0x128>)
 800346e:	681a      	ldr	r2, [r3, #0]
 8003470:	4613      	mov	r3, r2
 8003472:	009b      	lsls	r3, r3, #2
 8003474:	4413      	add	r3, r2
 8003476:	00da      	lsls	r2, r3, #3
 8003478:	1ad3      	subs	r3, r2, r3
 800347a:	0d1b      	lsrs	r3, r3, #20
 800347c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800347e:	fb02 f303 	mul.w	r3, r2, r3
 8003482:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8003484:	e060      	b.n	8003548 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8003486:	68bb      	ldr	r3, [r7, #8]
 8003488:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 800348c:	d107      	bne.n	800349e <SPI_WaitFifoStateUntilTimeout+0x62>
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	2b00      	cmp	r3, #0
 8003492:	d104      	bne.n	800349e <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8003494:	69fb      	ldr	r3, [r7, #28]
 8003496:	781b      	ldrb	r3, [r3, #0]
 8003498:	b2db      	uxtb	r3, r3
 800349a:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 800349c:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 800349e:	683b      	ldr	r3, [r7, #0]
 80034a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80034a4:	d050      	beq.n	8003548 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80034a6:	f7fd fecf 	bl	8001248 <HAL_GetTick>
 80034aa:	4602      	mov	r2, r0
 80034ac:	6a3b      	ldr	r3, [r7, #32]
 80034ae:	1ad3      	subs	r3, r2, r3
 80034b0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80034b2:	429a      	cmp	r2, r3
 80034b4:	d902      	bls.n	80034bc <SPI_WaitFifoStateUntilTimeout+0x80>
 80034b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80034b8:	2b00      	cmp	r3, #0
 80034ba:	d13d      	bne.n	8003538 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80034bc:	68fb      	ldr	r3, [r7, #12]
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	685a      	ldr	r2, [r3, #4]
 80034c2:	68fb      	ldr	r3, [r7, #12]
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80034ca:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80034cc:	68fb      	ldr	r3, [r7, #12]
 80034ce:	685b      	ldr	r3, [r3, #4]
 80034d0:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80034d4:	d111      	bne.n	80034fa <SPI_WaitFifoStateUntilTimeout+0xbe>
 80034d6:	68fb      	ldr	r3, [r7, #12]
 80034d8:	689b      	ldr	r3, [r3, #8]
 80034da:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80034de:	d004      	beq.n	80034ea <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80034e0:	68fb      	ldr	r3, [r7, #12]
 80034e2:	689b      	ldr	r3, [r3, #8]
 80034e4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80034e8:	d107      	bne.n	80034fa <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80034ea:	68fb      	ldr	r3, [r7, #12]
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	681a      	ldr	r2, [r3, #0]
 80034f0:	68fb      	ldr	r3, [r7, #12]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80034f8:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80034fa:	68fb      	ldr	r3, [r7, #12]
 80034fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80034fe:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003502:	d10f      	bne.n	8003524 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8003504:	68fb      	ldr	r3, [r7, #12]
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	681a      	ldr	r2, [r3, #0]
 800350a:	68fb      	ldr	r3, [r7, #12]
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003512:	601a      	str	r2, [r3, #0]
 8003514:	68fb      	ldr	r3, [r7, #12]
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	681a      	ldr	r2, [r3, #0]
 800351a:	68fb      	ldr	r3, [r7, #12]
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003522:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8003524:	68fb      	ldr	r3, [r7, #12]
 8003526:	2201      	movs	r2, #1
 8003528:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800352c:	68fb      	ldr	r3, [r7, #12]
 800352e:	2200      	movs	r2, #0
 8003530:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8003534:	2303      	movs	r3, #3
 8003536:	e010      	b.n	800355a <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8003538:	69bb      	ldr	r3, [r7, #24]
 800353a:	2b00      	cmp	r3, #0
 800353c:	d101      	bne.n	8003542 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 800353e:	2300      	movs	r3, #0
 8003540:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 8003542:	69bb      	ldr	r3, [r7, #24]
 8003544:	3b01      	subs	r3, #1
 8003546:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8003548:	68fb      	ldr	r3, [r7, #12]
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	689a      	ldr	r2, [r3, #8]
 800354e:	68bb      	ldr	r3, [r7, #8]
 8003550:	4013      	ands	r3, r2
 8003552:	687a      	ldr	r2, [r7, #4]
 8003554:	429a      	cmp	r2, r3
 8003556:	d196      	bne.n	8003486 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8003558:	2300      	movs	r3, #0
}
 800355a:	4618      	mov	r0, r3
 800355c:	3728      	adds	r7, #40	@ 0x28
 800355e:	46bd      	mov	sp, r7
 8003560:	bd80      	pop	{r7, pc}
 8003562:	bf00      	nop
 8003564:	20000000 	.word	0x20000000

08003568 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8003568:	b580      	push	{r7, lr}
 800356a:	b086      	sub	sp, #24
 800356c:	af02      	add	r7, sp, #8
 800356e:	60f8      	str	r0, [r7, #12]
 8003570:	60b9      	str	r1, [r7, #8]
 8003572:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003574:	68fb      	ldr	r3, [r7, #12]
 8003576:	685b      	ldr	r3, [r3, #4]
 8003578:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800357c:	d111      	bne.n	80035a2 <SPI_EndRxTransaction+0x3a>
 800357e:	68fb      	ldr	r3, [r7, #12]
 8003580:	689b      	ldr	r3, [r3, #8]
 8003582:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003586:	d004      	beq.n	8003592 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003588:	68fb      	ldr	r3, [r7, #12]
 800358a:	689b      	ldr	r3, [r3, #8]
 800358c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003590:	d107      	bne.n	80035a2 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8003592:	68fb      	ldr	r3, [r7, #12]
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	681a      	ldr	r2, [r3, #0]
 8003598:	68fb      	ldr	r3, [r7, #12]
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80035a0:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	9300      	str	r3, [sp, #0]
 80035a6:	68bb      	ldr	r3, [r7, #8]
 80035a8:	2200      	movs	r2, #0
 80035aa:	2180      	movs	r1, #128	@ 0x80
 80035ac:	68f8      	ldr	r0, [r7, #12]
 80035ae:	f7ff febd 	bl	800332c <SPI_WaitFlagStateUntilTimeout>
 80035b2:	4603      	mov	r3, r0
 80035b4:	2b00      	cmp	r3, #0
 80035b6:	d007      	beq.n	80035c8 <SPI_EndRxTransaction+0x60>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80035b8:	68fb      	ldr	r3, [r7, #12]
 80035ba:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80035bc:	f043 0220 	orr.w	r2, r3, #32
 80035c0:	68fb      	ldr	r3, [r7, #12]
 80035c2:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80035c4:	2303      	movs	r3, #3
 80035c6:	e023      	b.n	8003610 <SPI_EndRxTransaction+0xa8>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80035c8:	68fb      	ldr	r3, [r7, #12]
 80035ca:	685b      	ldr	r3, [r3, #4]
 80035cc:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80035d0:	d11d      	bne.n	800360e <SPI_EndRxTransaction+0xa6>
 80035d2:	68fb      	ldr	r3, [r7, #12]
 80035d4:	689b      	ldr	r3, [r3, #8]
 80035d6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80035da:	d004      	beq.n	80035e6 <SPI_EndRxTransaction+0x7e>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80035dc:	68fb      	ldr	r3, [r7, #12]
 80035de:	689b      	ldr	r3, [r3, #8]
 80035e0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80035e4:	d113      	bne.n	800360e <SPI_EndRxTransaction+0xa6>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	9300      	str	r3, [sp, #0]
 80035ea:	68bb      	ldr	r3, [r7, #8]
 80035ec:	2200      	movs	r2, #0
 80035ee:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 80035f2:	68f8      	ldr	r0, [r7, #12]
 80035f4:	f7ff ff22 	bl	800343c <SPI_WaitFifoStateUntilTimeout>
 80035f8:	4603      	mov	r3, r0
 80035fa:	2b00      	cmp	r3, #0
 80035fc:	d007      	beq.n	800360e <SPI_EndRxTransaction+0xa6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80035fe:	68fb      	ldr	r3, [r7, #12]
 8003600:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003602:	f043 0220 	orr.w	r2, r3, #32
 8003606:	68fb      	ldr	r3, [r7, #12]
 8003608:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 800360a:	2303      	movs	r3, #3
 800360c:	e000      	b.n	8003610 <SPI_EndRxTransaction+0xa8>
    }
  }
  return HAL_OK;
 800360e:	2300      	movs	r3, #0
}
 8003610:	4618      	mov	r0, r3
 8003612:	3710      	adds	r7, #16
 8003614:	46bd      	mov	sp, r7
 8003616:	bd80      	pop	{r7, pc}

08003618 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8003618:	b580      	push	{r7, lr}
 800361a:	b086      	sub	sp, #24
 800361c:	af02      	add	r7, sp, #8
 800361e:	60f8      	str	r0, [r7, #12]
 8003620:	60b9      	str	r1, [r7, #8]
 8003622:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	9300      	str	r3, [sp, #0]
 8003628:	68bb      	ldr	r3, [r7, #8]
 800362a:	2200      	movs	r2, #0
 800362c:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8003630:	68f8      	ldr	r0, [r7, #12]
 8003632:	f7ff ff03 	bl	800343c <SPI_WaitFifoStateUntilTimeout>
 8003636:	4603      	mov	r3, r0
 8003638:	2b00      	cmp	r3, #0
 800363a:	d007      	beq.n	800364c <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800363c:	68fb      	ldr	r3, [r7, #12]
 800363e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003640:	f043 0220 	orr.w	r2, r3, #32
 8003644:	68fb      	ldr	r3, [r7, #12]
 8003646:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8003648:	2303      	movs	r3, #3
 800364a:	e027      	b.n	800369c <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	9300      	str	r3, [sp, #0]
 8003650:	68bb      	ldr	r3, [r7, #8]
 8003652:	2200      	movs	r2, #0
 8003654:	2180      	movs	r1, #128	@ 0x80
 8003656:	68f8      	ldr	r0, [r7, #12]
 8003658:	f7ff fe68 	bl	800332c <SPI_WaitFlagStateUntilTimeout>
 800365c:	4603      	mov	r3, r0
 800365e:	2b00      	cmp	r3, #0
 8003660:	d007      	beq.n	8003672 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003662:	68fb      	ldr	r3, [r7, #12]
 8003664:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003666:	f043 0220 	orr.w	r2, r3, #32
 800366a:	68fb      	ldr	r3, [r7, #12]
 800366c:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800366e:	2303      	movs	r3, #3
 8003670:	e014      	b.n	800369c <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	9300      	str	r3, [sp, #0]
 8003676:	68bb      	ldr	r3, [r7, #8]
 8003678:	2200      	movs	r2, #0
 800367a:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 800367e:	68f8      	ldr	r0, [r7, #12]
 8003680:	f7ff fedc 	bl	800343c <SPI_WaitFifoStateUntilTimeout>
 8003684:	4603      	mov	r3, r0
 8003686:	2b00      	cmp	r3, #0
 8003688:	d007      	beq.n	800369a <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800368a:	68fb      	ldr	r3, [r7, #12]
 800368c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800368e:	f043 0220 	orr.w	r2, r3, #32
 8003692:	68fb      	ldr	r3, [r7, #12]
 8003694:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8003696:	2303      	movs	r3, #3
 8003698:	e000      	b.n	800369c <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 800369a:	2300      	movs	r3, #0
}
 800369c:	4618      	mov	r0, r3
 800369e:	3710      	adds	r7, #16
 80036a0:	46bd      	mov	sp, r7
 80036a2:	bd80      	pop	{r7, pc}

080036a4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80036a4:	b580      	push	{r7, lr}
 80036a6:	b082      	sub	sp, #8
 80036a8:	af00      	add	r7, sp, #0
 80036aa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	2b00      	cmp	r3, #0
 80036b0:	d101      	bne.n	80036b6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80036b2:	2301      	movs	r3, #1
 80036b4:	e049      	b.n	800374a <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80036bc:	b2db      	uxtb	r3, r3
 80036be:	2b00      	cmp	r3, #0
 80036c0:	d106      	bne.n	80036d0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	2200      	movs	r2, #0
 80036c6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80036ca:	6878      	ldr	r0, [r7, #4]
 80036cc:	f7fd fbc6 	bl	8000e5c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	2202      	movs	r2, #2
 80036d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	681a      	ldr	r2, [r3, #0]
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	3304      	adds	r3, #4
 80036e0:	4619      	mov	r1, r3
 80036e2:	4610      	mov	r0, r2
 80036e4:	f000 f9e8 	bl	8003ab8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	2201      	movs	r2, #1
 80036ec:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	2201      	movs	r2, #1
 80036f4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	2201      	movs	r2, #1
 80036fc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	2201      	movs	r2, #1
 8003704:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	2201      	movs	r2, #1
 800370c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	2201      	movs	r2, #1
 8003714:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	2201      	movs	r2, #1
 800371c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	2201      	movs	r2, #1
 8003724:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	2201      	movs	r2, #1
 800372c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	2201      	movs	r2, #1
 8003734:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	2201      	movs	r2, #1
 800373c:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	2201      	movs	r2, #1
 8003744:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003748:	2300      	movs	r3, #0
}
 800374a:	4618      	mov	r0, r3
 800374c:	3708      	adds	r7, #8
 800374e:	46bd      	mov	sp, r7
 8003750:	bd80      	pop	{r7, pc}
	...

08003754 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003754:	b480      	push	{r7}
 8003756:	b085      	sub	sp, #20
 8003758:	af00      	add	r7, sp, #0
 800375a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003762:	b2db      	uxtb	r3, r3
 8003764:	2b01      	cmp	r3, #1
 8003766:	d001      	beq.n	800376c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003768:	2301      	movs	r3, #1
 800376a:	e03b      	b.n	80037e4 <HAL_TIM_Base_Start_IT+0x90>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	2202      	movs	r2, #2
 8003770:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	68da      	ldr	r2, [r3, #12]
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	f042 0201 	orr.w	r2, r2, #1
 8003782:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	4a19      	ldr	r2, [pc, #100]	@ (80037f0 <HAL_TIM_Base_Start_IT+0x9c>)
 800378a:	4293      	cmp	r3, r2
 800378c:	d009      	beq.n	80037a2 <HAL_TIM_Base_Start_IT+0x4e>
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003796:	d004      	beq.n	80037a2 <HAL_TIM_Base_Start_IT+0x4e>
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	4a15      	ldr	r2, [pc, #84]	@ (80037f4 <HAL_TIM_Base_Start_IT+0xa0>)
 800379e:	4293      	cmp	r3, r2
 80037a0:	d115      	bne.n	80037ce <HAL_TIM_Base_Start_IT+0x7a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	689a      	ldr	r2, [r3, #8]
 80037a8:	4b13      	ldr	r3, [pc, #76]	@ (80037f8 <HAL_TIM_Base_Start_IT+0xa4>)
 80037aa:	4013      	ands	r3, r2
 80037ac:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80037ae:	68fb      	ldr	r3, [r7, #12]
 80037b0:	2b06      	cmp	r3, #6
 80037b2:	d015      	beq.n	80037e0 <HAL_TIM_Base_Start_IT+0x8c>
 80037b4:	68fb      	ldr	r3, [r7, #12]
 80037b6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80037ba:	d011      	beq.n	80037e0 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	681a      	ldr	r2, [r3, #0]
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	f042 0201 	orr.w	r2, r2, #1
 80037ca:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80037cc:	e008      	b.n	80037e0 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	681a      	ldr	r2, [r3, #0]
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	f042 0201 	orr.w	r2, r2, #1
 80037dc:	601a      	str	r2, [r3, #0]
 80037de:	e000      	b.n	80037e2 <HAL_TIM_Base_Start_IT+0x8e>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80037e0:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80037e2:	2300      	movs	r3, #0
}
 80037e4:	4618      	mov	r0, r3
 80037e6:	3714      	adds	r7, #20
 80037e8:	46bd      	mov	sp, r7
 80037ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037ee:	4770      	bx	lr
 80037f0:	40012c00 	.word	0x40012c00
 80037f4:	40014000 	.word	0x40014000
 80037f8:	00010007 	.word	0x00010007

080037fc <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 80037fc:	b480      	push	{r7}
 80037fe:	b083      	sub	sp, #12
 8003800:	af00      	add	r7, sp, #0
 8003802:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	68da      	ldr	r2, [r3, #12]
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	f022 0201 	bic.w	r2, r2, #1
 8003812:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	6a1a      	ldr	r2, [r3, #32]
 800381a:	f241 1311 	movw	r3, #4369	@ 0x1111
 800381e:	4013      	ands	r3, r2
 8003820:	2b00      	cmp	r3, #0
 8003822:	d10f      	bne.n	8003844 <HAL_TIM_Base_Stop_IT+0x48>
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	6a1a      	ldr	r2, [r3, #32]
 800382a:	f240 4344 	movw	r3, #1092	@ 0x444
 800382e:	4013      	ands	r3, r2
 8003830:	2b00      	cmp	r3, #0
 8003832:	d107      	bne.n	8003844 <HAL_TIM_Base_Stop_IT+0x48>
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	681a      	ldr	r2, [r3, #0]
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	f022 0201 	bic.w	r2, r2, #1
 8003842:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	2201      	movs	r2, #1
 8003848:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 800384c:	2300      	movs	r3, #0
}
 800384e:	4618      	mov	r0, r3
 8003850:	370c      	adds	r7, #12
 8003852:	46bd      	mov	sp, r7
 8003854:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003858:	4770      	bx	lr

0800385a <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800385a:	b580      	push	{r7, lr}
 800385c:	b084      	sub	sp, #16
 800385e:	af00      	add	r7, sp, #0
 8003860:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	68db      	ldr	r3, [r3, #12]
 8003868:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	691b      	ldr	r3, [r3, #16]
 8003870:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8003872:	68bb      	ldr	r3, [r7, #8]
 8003874:	f003 0302 	and.w	r3, r3, #2
 8003878:	2b00      	cmp	r3, #0
 800387a:	d020      	beq.n	80038be <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800387c:	68fb      	ldr	r3, [r7, #12]
 800387e:	f003 0302 	and.w	r3, r3, #2
 8003882:	2b00      	cmp	r3, #0
 8003884:	d01b      	beq.n	80038be <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	f06f 0202 	mvn.w	r2, #2
 800388e:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	2201      	movs	r2, #1
 8003894:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	699b      	ldr	r3, [r3, #24]
 800389c:	f003 0303 	and.w	r3, r3, #3
 80038a0:	2b00      	cmp	r3, #0
 80038a2:	d003      	beq.n	80038ac <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80038a4:	6878      	ldr	r0, [r7, #4]
 80038a6:	f000 f8e9 	bl	8003a7c <HAL_TIM_IC_CaptureCallback>
 80038aa:	e005      	b.n	80038b8 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80038ac:	6878      	ldr	r0, [r7, #4]
 80038ae:	f000 f8db 	bl	8003a68 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80038b2:	6878      	ldr	r0, [r7, #4]
 80038b4:	f000 f8ec 	bl	8003a90 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	2200      	movs	r2, #0
 80038bc:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80038be:	68bb      	ldr	r3, [r7, #8]
 80038c0:	f003 0304 	and.w	r3, r3, #4
 80038c4:	2b00      	cmp	r3, #0
 80038c6:	d020      	beq.n	800390a <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80038c8:	68fb      	ldr	r3, [r7, #12]
 80038ca:	f003 0304 	and.w	r3, r3, #4
 80038ce:	2b00      	cmp	r3, #0
 80038d0:	d01b      	beq.n	800390a <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	f06f 0204 	mvn.w	r2, #4
 80038da:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	2202      	movs	r2, #2
 80038e0:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	699b      	ldr	r3, [r3, #24]
 80038e8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80038ec:	2b00      	cmp	r3, #0
 80038ee:	d003      	beq.n	80038f8 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80038f0:	6878      	ldr	r0, [r7, #4]
 80038f2:	f000 f8c3 	bl	8003a7c <HAL_TIM_IC_CaptureCallback>
 80038f6:	e005      	b.n	8003904 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80038f8:	6878      	ldr	r0, [r7, #4]
 80038fa:	f000 f8b5 	bl	8003a68 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80038fe:	6878      	ldr	r0, [r7, #4]
 8003900:	f000 f8c6 	bl	8003a90 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	2200      	movs	r2, #0
 8003908:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800390a:	68bb      	ldr	r3, [r7, #8]
 800390c:	f003 0308 	and.w	r3, r3, #8
 8003910:	2b00      	cmp	r3, #0
 8003912:	d020      	beq.n	8003956 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8003914:	68fb      	ldr	r3, [r7, #12]
 8003916:	f003 0308 	and.w	r3, r3, #8
 800391a:	2b00      	cmp	r3, #0
 800391c:	d01b      	beq.n	8003956 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	f06f 0208 	mvn.w	r2, #8
 8003926:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	2204      	movs	r2, #4
 800392c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	681b      	ldr	r3, [r3, #0]
 8003932:	69db      	ldr	r3, [r3, #28]
 8003934:	f003 0303 	and.w	r3, r3, #3
 8003938:	2b00      	cmp	r3, #0
 800393a:	d003      	beq.n	8003944 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800393c:	6878      	ldr	r0, [r7, #4]
 800393e:	f000 f89d 	bl	8003a7c <HAL_TIM_IC_CaptureCallback>
 8003942:	e005      	b.n	8003950 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003944:	6878      	ldr	r0, [r7, #4]
 8003946:	f000 f88f 	bl	8003a68 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800394a:	6878      	ldr	r0, [r7, #4]
 800394c:	f000 f8a0 	bl	8003a90 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	2200      	movs	r2, #0
 8003954:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8003956:	68bb      	ldr	r3, [r7, #8]
 8003958:	f003 0310 	and.w	r3, r3, #16
 800395c:	2b00      	cmp	r3, #0
 800395e:	d020      	beq.n	80039a2 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8003960:	68fb      	ldr	r3, [r7, #12]
 8003962:	f003 0310 	and.w	r3, r3, #16
 8003966:	2b00      	cmp	r3, #0
 8003968:	d01b      	beq.n	80039a2 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	f06f 0210 	mvn.w	r2, #16
 8003972:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	2208      	movs	r2, #8
 8003978:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	69db      	ldr	r3, [r3, #28]
 8003980:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003984:	2b00      	cmp	r3, #0
 8003986:	d003      	beq.n	8003990 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003988:	6878      	ldr	r0, [r7, #4]
 800398a:	f000 f877 	bl	8003a7c <HAL_TIM_IC_CaptureCallback>
 800398e:	e005      	b.n	800399c <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003990:	6878      	ldr	r0, [r7, #4]
 8003992:	f000 f869 	bl	8003a68 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003996:	6878      	ldr	r0, [r7, #4]
 8003998:	f000 f87a 	bl	8003a90 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	2200      	movs	r2, #0
 80039a0:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80039a2:	68bb      	ldr	r3, [r7, #8]
 80039a4:	f003 0301 	and.w	r3, r3, #1
 80039a8:	2b00      	cmp	r3, #0
 80039aa:	d00c      	beq.n	80039c6 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80039ac:	68fb      	ldr	r3, [r7, #12]
 80039ae:	f003 0301 	and.w	r3, r3, #1
 80039b2:	2b00      	cmp	r3, #0
 80039b4:	d007      	beq.n	80039c6 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	f06f 0201 	mvn.w	r2, #1
 80039be:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80039c0:	6878      	ldr	r0, [r7, #4]
 80039c2:	f7fc fe39 	bl	8000638 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80039c6:	68bb      	ldr	r3, [r7, #8]
 80039c8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80039cc:	2b00      	cmp	r3, #0
 80039ce:	d104      	bne.n	80039da <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 80039d0:	68bb      	ldr	r3, [r7, #8]
 80039d2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80039d6:	2b00      	cmp	r3, #0
 80039d8:	d00c      	beq.n	80039f4 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80039da:	68fb      	ldr	r3, [r7, #12]
 80039dc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80039e0:	2b00      	cmp	r3, #0
 80039e2:	d007      	beq.n	80039f4 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 80039ec:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80039ee:	6878      	ldr	r0, [r7, #4]
 80039f0:	f000 f942 	bl	8003c78 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 80039f4:	68bb      	ldr	r3, [r7, #8]
 80039f6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80039fa:	2b00      	cmp	r3, #0
 80039fc:	d00c      	beq.n	8003a18 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80039fe:	68fb      	ldr	r3, [r7, #12]
 8003a00:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003a04:	2b00      	cmp	r3, #0
 8003a06:	d007      	beq.n	8003a18 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8003a10:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8003a12:	6878      	ldr	r0, [r7, #4]
 8003a14:	f000 f93a 	bl	8003c8c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8003a18:	68bb      	ldr	r3, [r7, #8]
 8003a1a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003a1e:	2b00      	cmp	r3, #0
 8003a20:	d00c      	beq.n	8003a3c <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8003a22:	68fb      	ldr	r3, [r7, #12]
 8003a24:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003a28:	2b00      	cmp	r3, #0
 8003a2a:	d007      	beq.n	8003a3c <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8003a34:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003a36:	6878      	ldr	r0, [r7, #4]
 8003a38:	f000 f834 	bl	8003aa4 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8003a3c:	68bb      	ldr	r3, [r7, #8]
 8003a3e:	f003 0320 	and.w	r3, r3, #32
 8003a42:	2b00      	cmp	r3, #0
 8003a44:	d00c      	beq.n	8003a60 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8003a46:	68fb      	ldr	r3, [r7, #12]
 8003a48:	f003 0320 	and.w	r3, r3, #32
 8003a4c:	2b00      	cmp	r3, #0
 8003a4e:	d007      	beq.n	8003a60 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	f06f 0220 	mvn.w	r2, #32
 8003a58:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003a5a:	6878      	ldr	r0, [r7, #4]
 8003a5c:	f000 f902 	bl	8003c64 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003a60:	bf00      	nop
 8003a62:	3710      	adds	r7, #16
 8003a64:	46bd      	mov	sp, r7
 8003a66:	bd80      	pop	{r7, pc}

08003a68 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003a68:	b480      	push	{r7}
 8003a6a:	b083      	sub	sp, #12
 8003a6c:	af00      	add	r7, sp, #0
 8003a6e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003a70:	bf00      	nop
 8003a72:	370c      	adds	r7, #12
 8003a74:	46bd      	mov	sp, r7
 8003a76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a7a:	4770      	bx	lr

08003a7c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003a7c:	b480      	push	{r7}
 8003a7e:	b083      	sub	sp, #12
 8003a80:	af00      	add	r7, sp, #0
 8003a82:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003a84:	bf00      	nop
 8003a86:	370c      	adds	r7, #12
 8003a88:	46bd      	mov	sp, r7
 8003a8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a8e:	4770      	bx	lr

08003a90 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003a90:	b480      	push	{r7}
 8003a92:	b083      	sub	sp, #12
 8003a94:	af00      	add	r7, sp, #0
 8003a96:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003a98:	bf00      	nop
 8003a9a:	370c      	adds	r7, #12
 8003a9c:	46bd      	mov	sp, r7
 8003a9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aa2:	4770      	bx	lr

08003aa4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003aa4:	b480      	push	{r7}
 8003aa6:	b083      	sub	sp, #12
 8003aa8:	af00      	add	r7, sp, #0
 8003aaa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003aac:	bf00      	nop
 8003aae:	370c      	adds	r7, #12
 8003ab0:	46bd      	mov	sp, r7
 8003ab2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ab6:	4770      	bx	lr

08003ab8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003ab8:	b480      	push	{r7}
 8003aba:	b085      	sub	sp, #20
 8003abc:	af00      	add	r7, sp, #0
 8003abe:	6078      	str	r0, [r7, #4]
 8003ac0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	4a30      	ldr	r2, [pc, #192]	@ (8003b8c <TIM_Base_SetConfig+0xd4>)
 8003acc:	4293      	cmp	r3, r2
 8003ace:	d003      	beq.n	8003ad8 <TIM_Base_SetConfig+0x20>
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003ad6:	d108      	bne.n	8003aea <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003ad8:	68fb      	ldr	r3, [r7, #12]
 8003ada:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003ade:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003ae0:	683b      	ldr	r3, [r7, #0]
 8003ae2:	685b      	ldr	r3, [r3, #4]
 8003ae4:	68fa      	ldr	r2, [r7, #12]
 8003ae6:	4313      	orrs	r3, r2
 8003ae8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	4a27      	ldr	r2, [pc, #156]	@ (8003b8c <TIM_Base_SetConfig+0xd4>)
 8003aee:	4293      	cmp	r3, r2
 8003af0:	d00b      	beq.n	8003b0a <TIM_Base_SetConfig+0x52>
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003af8:	d007      	beq.n	8003b0a <TIM_Base_SetConfig+0x52>
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	4a24      	ldr	r2, [pc, #144]	@ (8003b90 <TIM_Base_SetConfig+0xd8>)
 8003afe:	4293      	cmp	r3, r2
 8003b00:	d003      	beq.n	8003b0a <TIM_Base_SetConfig+0x52>
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	4a23      	ldr	r2, [pc, #140]	@ (8003b94 <TIM_Base_SetConfig+0xdc>)
 8003b06:	4293      	cmp	r3, r2
 8003b08:	d108      	bne.n	8003b1c <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003b0a:	68fb      	ldr	r3, [r7, #12]
 8003b0c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003b10:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003b12:	683b      	ldr	r3, [r7, #0]
 8003b14:	68db      	ldr	r3, [r3, #12]
 8003b16:	68fa      	ldr	r2, [r7, #12]
 8003b18:	4313      	orrs	r3, r2
 8003b1a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003b1c:	68fb      	ldr	r3, [r7, #12]
 8003b1e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8003b22:	683b      	ldr	r3, [r7, #0]
 8003b24:	695b      	ldr	r3, [r3, #20]
 8003b26:	4313      	orrs	r3, r2
 8003b28:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	68fa      	ldr	r2, [r7, #12]
 8003b2e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003b30:	683b      	ldr	r3, [r7, #0]
 8003b32:	689a      	ldr	r2, [r3, #8]
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003b38:	683b      	ldr	r3, [r7, #0]
 8003b3a:	681a      	ldr	r2, [r3, #0]
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	4a12      	ldr	r2, [pc, #72]	@ (8003b8c <TIM_Base_SetConfig+0xd4>)
 8003b44:	4293      	cmp	r3, r2
 8003b46:	d007      	beq.n	8003b58 <TIM_Base_SetConfig+0xa0>
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	4a11      	ldr	r2, [pc, #68]	@ (8003b90 <TIM_Base_SetConfig+0xd8>)
 8003b4c:	4293      	cmp	r3, r2
 8003b4e:	d003      	beq.n	8003b58 <TIM_Base_SetConfig+0xa0>
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	4a10      	ldr	r2, [pc, #64]	@ (8003b94 <TIM_Base_SetConfig+0xdc>)
 8003b54:	4293      	cmp	r3, r2
 8003b56:	d103      	bne.n	8003b60 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003b58:	683b      	ldr	r3, [r7, #0]
 8003b5a:	691a      	ldr	r2, [r3, #16]
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	2201      	movs	r2, #1
 8003b64:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	691b      	ldr	r3, [r3, #16]
 8003b6a:	f003 0301 	and.w	r3, r3, #1
 8003b6e:	2b01      	cmp	r3, #1
 8003b70:	d105      	bne.n	8003b7e <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	691b      	ldr	r3, [r3, #16]
 8003b76:	f023 0201 	bic.w	r2, r3, #1
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	611a      	str	r2, [r3, #16]
  }
}
 8003b7e:	bf00      	nop
 8003b80:	3714      	adds	r7, #20
 8003b82:	46bd      	mov	sp, r7
 8003b84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b88:	4770      	bx	lr
 8003b8a:	bf00      	nop
 8003b8c:	40012c00 	.word	0x40012c00
 8003b90:	40014000 	.word	0x40014000
 8003b94:	40014400 	.word	0x40014400

08003b98 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003b98:	b480      	push	{r7}
 8003b9a:	b085      	sub	sp, #20
 8003b9c:	af00      	add	r7, sp, #0
 8003b9e:	6078      	str	r0, [r7, #4]
 8003ba0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003ba8:	2b01      	cmp	r3, #1
 8003baa:	d101      	bne.n	8003bb0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003bac:	2302      	movs	r3, #2
 8003bae:	e04f      	b.n	8003c50 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	2201      	movs	r2, #1
 8003bb4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	2202      	movs	r2, #2
 8003bbc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	685b      	ldr	r3, [r3, #4]
 8003bc6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	689b      	ldr	r3, [r3, #8]
 8003bce:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	4a21      	ldr	r2, [pc, #132]	@ (8003c5c <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8003bd6:	4293      	cmp	r3, r2
 8003bd8:	d108      	bne.n	8003bec <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8003bda:	68fb      	ldr	r3, [r7, #12]
 8003bdc:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8003be0:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8003be2:	683b      	ldr	r3, [r7, #0]
 8003be4:	685b      	ldr	r3, [r3, #4]
 8003be6:	68fa      	ldr	r2, [r7, #12]
 8003be8:	4313      	orrs	r3, r2
 8003bea:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003bec:	68fb      	ldr	r3, [r7, #12]
 8003bee:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003bf2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003bf4:	683b      	ldr	r3, [r7, #0]
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	68fa      	ldr	r2, [r7, #12]
 8003bfa:	4313      	orrs	r3, r2
 8003bfc:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	68fa      	ldr	r2, [r7, #12]
 8003c04:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	4a14      	ldr	r2, [pc, #80]	@ (8003c5c <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8003c0c:	4293      	cmp	r3, r2
 8003c0e:	d009      	beq.n	8003c24 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003c18:	d004      	beq.n	8003c24 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	4a10      	ldr	r2, [pc, #64]	@ (8003c60 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8003c20:	4293      	cmp	r3, r2
 8003c22:	d10c      	bne.n	8003c3e <HAL_TIMEx_MasterConfigSynchronization+0xa6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003c24:	68bb      	ldr	r3, [r7, #8]
 8003c26:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003c2a:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003c2c:	683b      	ldr	r3, [r7, #0]
 8003c2e:	689b      	ldr	r3, [r3, #8]
 8003c30:	68ba      	ldr	r2, [r7, #8]
 8003c32:	4313      	orrs	r3, r2
 8003c34:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	68ba      	ldr	r2, [r7, #8]
 8003c3c:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	2201      	movs	r2, #1
 8003c42:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	2200      	movs	r2, #0
 8003c4a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8003c4e:	2300      	movs	r3, #0
}
 8003c50:	4618      	mov	r0, r3
 8003c52:	3714      	adds	r7, #20
 8003c54:	46bd      	mov	sp, r7
 8003c56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c5a:	4770      	bx	lr
 8003c5c:	40012c00 	.word	0x40012c00
 8003c60:	40014000 	.word	0x40014000

08003c64 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003c64:	b480      	push	{r7}
 8003c66:	b083      	sub	sp, #12
 8003c68:	af00      	add	r7, sp, #0
 8003c6a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003c6c:	bf00      	nop
 8003c6e:	370c      	adds	r7, #12
 8003c70:	46bd      	mov	sp, r7
 8003c72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c76:	4770      	bx	lr

08003c78 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003c78:	b480      	push	{r7}
 8003c7a:	b083      	sub	sp, #12
 8003c7c:	af00      	add	r7, sp, #0
 8003c7e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003c80:	bf00      	nop
 8003c82:	370c      	adds	r7, #12
 8003c84:	46bd      	mov	sp, r7
 8003c86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c8a:	4770      	bx	lr

08003c8c <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8003c8c:	b480      	push	{r7}
 8003c8e:	b083      	sub	sp, #12
 8003c90:	af00      	add	r7, sp, #0
 8003c92:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8003c94:	bf00      	nop
 8003c96:	370c      	adds	r7, #12
 8003c98:	46bd      	mov	sp, r7
 8003c9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c9e:	4770      	bx	lr

08003ca0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003ca0:	b580      	push	{r7, lr}
 8003ca2:	b082      	sub	sp, #8
 8003ca4:	af00      	add	r7, sp, #0
 8003ca6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	2b00      	cmp	r3, #0
 8003cac:	d101      	bne.n	8003cb2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003cae:	2301      	movs	r3, #1
 8003cb0:	e040      	b.n	8003d34 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003cb6:	2b00      	cmp	r3, #0
 8003cb8:	d106      	bne.n	8003cc8 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	2200      	movs	r2, #0
 8003cbe:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003cc2:	6878      	ldr	r0, [r7, #4]
 8003cc4:	f7fd f8f0 	bl	8000ea8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	2224      	movs	r2, #36	@ 0x24
 8003ccc:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	681a      	ldr	r2, [r3, #0]
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	f022 0201 	bic.w	r2, r2, #1
 8003cdc:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ce2:	2b00      	cmp	r3, #0
 8003ce4:	d002      	beq.n	8003cec <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8003ce6:	6878      	ldr	r0, [r7, #4]
 8003ce8:	f000 fade 	bl	80042a8 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003cec:	6878      	ldr	r0, [r7, #4]
 8003cee:	f000 f8af 	bl	8003e50 <UART_SetConfig>
 8003cf2:	4603      	mov	r3, r0
 8003cf4:	2b01      	cmp	r3, #1
 8003cf6:	d101      	bne.n	8003cfc <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8003cf8:	2301      	movs	r3, #1
 8003cfa:	e01b      	b.n	8003d34 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	685a      	ldr	r2, [r3, #4]
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003d0a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	689a      	ldr	r2, [r3, #8]
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003d1a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	681a      	ldr	r2, [r3, #0]
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	f042 0201 	orr.w	r2, r2, #1
 8003d2a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003d2c:	6878      	ldr	r0, [r7, #4]
 8003d2e:	f000 fb5d 	bl	80043ec <UART_CheckIdleState>
 8003d32:	4603      	mov	r3, r0
}
 8003d34:	4618      	mov	r0, r3
 8003d36:	3708      	adds	r7, #8
 8003d38:	46bd      	mov	sp, r7
 8003d3a:	bd80      	pop	{r7, pc}

08003d3c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003d3c:	b580      	push	{r7, lr}
 8003d3e:	b08a      	sub	sp, #40	@ 0x28
 8003d40:	af02      	add	r7, sp, #8
 8003d42:	60f8      	str	r0, [r7, #12]
 8003d44:	60b9      	str	r1, [r7, #8]
 8003d46:	603b      	str	r3, [r7, #0]
 8003d48:	4613      	mov	r3, r2
 8003d4a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003d4c:	68fb      	ldr	r3, [r7, #12]
 8003d4e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003d50:	2b20      	cmp	r3, #32
 8003d52:	d177      	bne.n	8003e44 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8003d54:	68bb      	ldr	r3, [r7, #8]
 8003d56:	2b00      	cmp	r3, #0
 8003d58:	d002      	beq.n	8003d60 <HAL_UART_Transmit+0x24>
 8003d5a:	88fb      	ldrh	r3, [r7, #6]
 8003d5c:	2b00      	cmp	r3, #0
 8003d5e:	d101      	bne.n	8003d64 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8003d60:	2301      	movs	r3, #1
 8003d62:	e070      	b.n	8003e46 <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003d64:	68fb      	ldr	r3, [r7, #12]
 8003d66:	2200      	movs	r2, #0
 8003d68:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003d6c:	68fb      	ldr	r3, [r7, #12]
 8003d6e:	2221      	movs	r2, #33	@ 0x21
 8003d70:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003d72:	f7fd fa69 	bl	8001248 <HAL_GetTick>
 8003d76:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8003d78:	68fb      	ldr	r3, [r7, #12]
 8003d7a:	88fa      	ldrh	r2, [r7, #6]
 8003d7c:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8003d80:	68fb      	ldr	r3, [r7, #12]
 8003d82:	88fa      	ldrh	r2, [r7, #6]
 8003d84:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003d88:	68fb      	ldr	r3, [r7, #12]
 8003d8a:	689b      	ldr	r3, [r3, #8]
 8003d8c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003d90:	d108      	bne.n	8003da4 <HAL_UART_Transmit+0x68>
 8003d92:	68fb      	ldr	r3, [r7, #12]
 8003d94:	691b      	ldr	r3, [r3, #16]
 8003d96:	2b00      	cmp	r3, #0
 8003d98:	d104      	bne.n	8003da4 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8003d9a:	2300      	movs	r3, #0
 8003d9c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003d9e:	68bb      	ldr	r3, [r7, #8]
 8003da0:	61bb      	str	r3, [r7, #24]
 8003da2:	e003      	b.n	8003dac <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8003da4:	68bb      	ldr	r3, [r7, #8]
 8003da6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003da8:	2300      	movs	r3, #0
 8003daa:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003dac:	e02f      	b.n	8003e0e <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003dae:	683b      	ldr	r3, [r7, #0]
 8003db0:	9300      	str	r3, [sp, #0]
 8003db2:	697b      	ldr	r3, [r7, #20]
 8003db4:	2200      	movs	r2, #0
 8003db6:	2180      	movs	r1, #128	@ 0x80
 8003db8:	68f8      	ldr	r0, [r7, #12]
 8003dba:	f000 fbbf 	bl	800453c <UART_WaitOnFlagUntilTimeout>
 8003dbe:	4603      	mov	r3, r0
 8003dc0:	2b00      	cmp	r3, #0
 8003dc2:	d004      	beq.n	8003dce <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8003dc4:	68fb      	ldr	r3, [r7, #12]
 8003dc6:	2220      	movs	r2, #32
 8003dc8:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8003dca:	2303      	movs	r3, #3
 8003dcc:	e03b      	b.n	8003e46 <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 8003dce:	69fb      	ldr	r3, [r7, #28]
 8003dd0:	2b00      	cmp	r3, #0
 8003dd2:	d10b      	bne.n	8003dec <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003dd4:	69bb      	ldr	r3, [r7, #24]
 8003dd6:	881a      	ldrh	r2, [r3, #0]
 8003dd8:	68fb      	ldr	r3, [r7, #12]
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003de0:	b292      	uxth	r2, r2
 8003de2:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8003de4:	69bb      	ldr	r3, [r7, #24]
 8003de6:	3302      	adds	r3, #2
 8003de8:	61bb      	str	r3, [r7, #24]
 8003dea:	e007      	b.n	8003dfc <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8003dec:	69fb      	ldr	r3, [r7, #28]
 8003dee:	781a      	ldrb	r2, [r3, #0]
 8003df0:	68fb      	ldr	r3, [r7, #12]
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8003df6:	69fb      	ldr	r3, [r7, #28]
 8003df8:	3301      	adds	r3, #1
 8003dfa:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003dfc:	68fb      	ldr	r3, [r7, #12]
 8003dfe:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8003e02:	b29b      	uxth	r3, r3
 8003e04:	3b01      	subs	r3, #1
 8003e06:	b29a      	uxth	r2, r3
 8003e08:	68fb      	ldr	r3, [r7, #12]
 8003e0a:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 8003e0e:	68fb      	ldr	r3, [r7, #12]
 8003e10:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8003e14:	b29b      	uxth	r3, r3
 8003e16:	2b00      	cmp	r3, #0
 8003e18:	d1c9      	bne.n	8003dae <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003e1a:	683b      	ldr	r3, [r7, #0]
 8003e1c:	9300      	str	r3, [sp, #0]
 8003e1e:	697b      	ldr	r3, [r7, #20]
 8003e20:	2200      	movs	r2, #0
 8003e22:	2140      	movs	r1, #64	@ 0x40
 8003e24:	68f8      	ldr	r0, [r7, #12]
 8003e26:	f000 fb89 	bl	800453c <UART_WaitOnFlagUntilTimeout>
 8003e2a:	4603      	mov	r3, r0
 8003e2c:	2b00      	cmp	r3, #0
 8003e2e:	d004      	beq.n	8003e3a <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 8003e30:	68fb      	ldr	r3, [r7, #12]
 8003e32:	2220      	movs	r2, #32
 8003e34:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8003e36:	2303      	movs	r3, #3
 8003e38:	e005      	b.n	8003e46 <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003e3a:	68fb      	ldr	r3, [r7, #12]
 8003e3c:	2220      	movs	r2, #32
 8003e3e:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8003e40:	2300      	movs	r3, #0
 8003e42:	e000      	b.n	8003e46 <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8003e44:	2302      	movs	r3, #2
  }
}
 8003e46:	4618      	mov	r0, r3
 8003e48:	3720      	adds	r7, #32
 8003e4a:	46bd      	mov	sp, r7
 8003e4c:	bd80      	pop	{r7, pc}
	...

08003e50 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003e50:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003e54:	b08a      	sub	sp, #40	@ 0x28
 8003e56:	af00      	add	r7, sp, #0
 8003e58:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8003e5a:	2300      	movs	r3, #0
 8003e5c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003e60:	68fb      	ldr	r3, [r7, #12]
 8003e62:	689a      	ldr	r2, [r3, #8]
 8003e64:	68fb      	ldr	r3, [r7, #12]
 8003e66:	691b      	ldr	r3, [r3, #16]
 8003e68:	431a      	orrs	r2, r3
 8003e6a:	68fb      	ldr	r3, [r7, #12]
 8003e6c:	695b      	ldr	r3, [r3, #20]
 8003e6e:	431a      	orrs	r2, r3
 8003e70:	68fb      	ldr	r3, [r7, #12]
 8003e72:	69db      	ldr	r3, [r3, #28]
 8003e74:	4313      	orrs	r3, r2
 8003e76:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003e78:	68fb      	ldr	r3, [r7, #12]
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	681a      	ldr	r2, [r3, #0]
 8003e7e:	4bb4      	ldr	r3, [pc, #720]	@ (8004150 <UART_SetConfig+0x300>)
 8003e80:	4013      	ands	r3, r2
 8003e82:	68fa      	ldr	r2, [r7, #12]
 8003e84:	6812      	ldr	r2, [r2, #0]
 8003e86:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8003e88:	430b      	orrs	r3, r1
 8003e8a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003e8c:	68fb      	ldr	r3, [r7, #12]
 8003e8e:	681b      	ldr	r3, [r3, #0]
 8003e90:	685b      	ldr	r3, [r3, #4]
 8003e92:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8003e96:	68fb      	ldr	r3, [r7, #12]
 8003e98:	68da      	ldr	r2, [r3, #12]
 8003e9a:	68fb      	ldr	r3, [r7, #12]
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	430a      	orrs	r2, r1
 8003ea0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003ea2:	68fb      	ldr	r3, [r7, #12]
 8003ea4:	699b      	ldr	r3, [r3, #24]
 8003ea6:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8003ea8:	68fb      	ldr	r3, [r7, #12]
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	4aa9      	ldr	r2, [pc, #676]	@ (8004154 <UART_SetConfig+0x304>)
 8003eae:	4293      	cmp	r3, r2
 8003eb0:	d004      	beq.n	8003ebc <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8003eb2:	68fb      	ldr	r3, [r7, #12]
 8003eb4:	6a1b      	ldr	r3, [r3, #32]
 8003eb6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003eb8:	4313      	orrs	r3, r2
 8003eba:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003ebc:	68fb      	ldr	r3, [r7, #12]
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	689b      	ldr	r3, [r3, #8]
 8003ec2:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8003ec6:	68fb      	ldr	r3, [r7, #12]
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003ecc:	430a      	orrs	r2, r1
 8003ece:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003ed0:	68fb      	ldr	r3, [r7, #12]
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	4aa0      	ldr	r2, [pc, #640]	@ (8004158 <UART_SetConfig+0x308>)
 8003ed6:	4293      	cmp	r3, r2
 8003ed8:	d126      	bne.n	8003f28 <UART_SetConfig+0xd8>
 8003eda:	4ba0      	ldr	r3, [pc, #640]	@ (800415c <UART_SetConfig+0x30c>)
 8003edc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003ee0:	f003 0303 	and.w	r3, r3, #3
 8003ee4:	2b03      	cmp	r3, #3
 8003ee6:	d81b      	bhi.n	8003f20 <UART_SetConfig+0xd0>
 8003ee8:	a201      	add	r2, pc, #4	@ (adr r2, 8003ef0 <UART_SetConfig+0xa0>)
 8003eea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003eee:	bf00      	nop
 8003ef0:	08003f01 	.word	0x08003f01
 8003ef4:	08003f11 	.word	0x08003f11
 8003ef8:	08003f09 	.word	0x08003f09
 8003efc:	08003f19 	.word	0x08003f19
 8003f00:	2301      	movs	r3, #1
 8003f02:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003f06:	e080      	b.n	800400a <UART_SetConfig+0x1ba>
 8003f08:	2302      	movs	r3, #2
 8003f0a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003f0e:	e07c      	b.n	800400a <UART_SetConfig+0x1ba>
 8003f10:	2304      	movs	r3, #4
 8003f12:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003f16:	e078      	b.n	800400a <UART_SetConfig+0x1ba>
 8003f18:	2308      	movs	r3, #8
 8003f1a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003f1e:	e074      	b.n	800400a <UART_SetConfig+0x1ba>
 8003f20:	2310      	movs	r3, #16
 8003f22:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003f26:	e070      	b.n	800400a <UART_SetConfig+0x1ba>
 8003f28:	68fb      	ldr	r3, [r7, #12]
 8003f2a:	681b      	ldr	r3, [r3, #0]
 8003f2c:	4a8c      	ldr	r2, [pc, #560]	@ (8004160 <UART_SetConfig+0x310>)
 8003f2e:	4293      	cmp	r3, r2
 8003f30:	d138      	bne.n	8003fa4 <UART_SetConfig+0x154>
 8003f32:	4b8a      	ldr	r3, [pc, #552]	@ (800415c <UART_SetConfig+0x30c>)
 8003f34:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003f38:	f003 030c 	and.w	r3, r3, #12
 8003f3c:	2b0c      	cmp	r3, #12
 8003f3e:	d82d      	bhi.n	8003f9c <UART_SetConfig+0x14c>
 8003f40:	a201      	add	r2, pc, #4	@ (adr r2, 8003f48 <UART_SetConfig+0xf8>)
 8003f42:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003f46:	bf00      	nop
 8003f48:	08003f7d 	.word	0x08003f7d
 8003f4c:	08003f9d 	.word	0x08003f9d
 8003f50:	08003f9d 	.word	0x08003f9d
 8003f54:	08003f9d 	.word	0x08003f9d
 8003f58:	08003f8d 	.word	0x08003f8d
 8003f5c:	08003f9d 	.word	0x08003f9d
 8003f60:	08003f9d 	.word	0x08003f9d
 8003f64:	08003f9d 	.word	0x08003f9d
 8003f68:	08003f85 	.word	0x08003f85
 8003f6c:	08003f9d 	.word	0x08003f9d
 8003f70:	08003f9d 	.word	0x08003f9d
 8003f74:	08003f9d 	.word	0x08003f9d
 8003f78:	08003f95 	.word	0x08003f95
 8003f7c:	2300      	movs	r3, #0
 8003f7e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003f82:	e042      	b.n	800400a <UART_SetConfig+0x1ba>
 8003f84:	2302      	movs	r3, #2
 8003f86:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003f8a:	e03e      	b.n	800400a <UART_SetConfig+0x1ba>
 8003f8c:	2304      	movs	r3, #4
 8003f8e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003f92:	e03a      	b.n	800400a <UART_SetConfig+0x1ba>
 8003f94:	2308      	movs	r3, #8
 8003f96:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003f9a:	e036      	b.n	800400a <UART_SetConfig+0x1ba>
 8003f9c:	2310      	movs	r3, #16
 8003f9e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003fa2:	e032      	b.n	800400a <UART_SetConfig+0x1ba>
 8003fa4:	68fb      	ldr	r3, [r7, #12]
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	4a6a      	ldr	r2, [pc, #424]	@ (8004154 <UART_SetConfig+0x304>)
 8003faa:	4293      	cmp	r3, r2
 8003fac:	d12a      	bne.n	8004004 <UART_SetConfig+0x1b4>
 8003fae:	4b6b      	ldr	r3, [pc, #428]	@ (800415c <UART_SetConfig+0x30c>)
 8003fb0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003fb4:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8003fb8:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8003fbc:	d01a      	beq.n	8003ff4 <UART_SetConfig+0x1a4>
 8003fbe:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8003fc2:	d81b      	bhi.n	8003ffc <UART_SetConfig+0x1ac>
 8003fc4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003fc8:	d00c      	beq.n	8003fe4 <UART_SetConfig+0x194>
 8003fca:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003fce:	d815      	bhi.n	8003ffc <UART_SetConfig+0x1ac>
 8003fd0:	2b00      	cmp	r3, #0
 8003fd2:	d003      	beq.n	8003fdc <UART_SetConfig+0x18c>
 8003fd4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003fd8:	d008      	beq.n	8003fec <UART_SetConfig+0x19c>
 8003fda:	e00f      	b.n	8003ffc <UART_SetConfig+0x1ac>
 8003fdc:	2300      	movs	r3, #0
 8003fde:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003fe2:	e012      	b.n	800400a <UART_SetConfig+0x1ba>
 8003fe4:	2302      	movs	r3, #2
 8003fe6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003fea:	e00e      	b.n	800400a <UART_SetConfig+0x1ba>
 8003fec:	2304      	movs	r3, #4
 8003fee:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003ff2:	e00a      	b.n	800400a <UART_SetConfig+0x1ba>
 8003ff4:	2308      	movs	r3, #8
 8003ff6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003ffa:	e006      	b.n	800400a <UART_SetConfig+0x1ba>
 8003ffc:	2310      	movs	r3, #16
 8003ffe:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004002:	e002      	b.n	800400a <UART_SetConfig+0x1ba>
 8004004:	2310      	movs	r3, #16
 8004006:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800400a:	68fb      	ldr	r3, [r7, #12]
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	4a51      	ldr	r2, [pc, #324]	@ (8004154 <UART_SetConfig+0x304>)
 8004010:	4293      	cmp	r3, r2
 8004012:	d17a      	bne.n	800410a <UART_SetConfig+0x2ba>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8004014:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8004018:	2b08      	cmp	r3, #8
 800401a:	d824      	bhi.n	8004066 <UART_SetConfig+0x216>
 800401c:	a201      	add	r2, pc, #4	@ (adr r2, 8004024 <UART_SetConfig+0x1d4>)
 800401e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004022:	bf00      	nop
 8004024:	08004049 	.word	0x08004049
 8004028:	08004067 	.word	0x08004067
 800402c:	08004051 	.word	0x08004051
 8004030:	08004067 	.word	0x08004067
 8004034:	08004057 	.word	0x08004057
 8004038:	08004067 	.word	0x08004067
 800403c:	08004067 	.word	0x08004067
 8004040:	08004067 	.word	0x08004067
 8004044:	0800405f 	.word	0x0800405f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004048:	f7fe f9f2 	bl	8002430 <HAL_RCC_GetPCLK1Freq>
 800404c:	61f8      	str	r0, [r7, #28]
        break;
 800404e:	e010      	b.n	8004072 <UART_SetConfig+0x222>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004050:	4b44      	ldr	r3, [pc, #272]	@ (8004164 <UART_SetConfig+0x314>)
 8004052:	61fb      	str	r3, [r7, #28]
        break;
 8004054:	e00d      	b.n	8004072 <UART_SetConfig+0x222>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004056:	f7fe f953 	bl	8002300 <HAL_RCC_GetSysClockFreq>
 800405a:	61f8      	str	r0, [r7, #28]
        break;
 800405c:	e009      	b.n	8004072 <UART_SetConfig+0x222>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800405e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004062:	61fb      	str	r3, [r7, #28]
        break;
 8004064:	e005      	b.n	8004072 <UART_SetConfig+0x222>
      default:
        pclk = 0U;
 8004066:	2300      	movs	r3, #0
 8004068:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800406a:	2301      	movs	r3, #1
 800406c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8004070:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8004072:	69fb      	ldr	r3, [r7, #28]
 8004074:	2b00      	cmp	r3, #0
 8004076:	f000 8107 	beq.w	8004288 <UART_SetConfig+0x438>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800407a:	68fb      	ldr	r3, [r7, #12]
 800407c:	685a      	ldr	r2, [r3, #4]
 800407e:	4613      	mov	r3, r2
 8004080:	005b      	lsls	r3, r3, #1
 8004082:	4413      	add	r3, r2
 8004084:	69fa      	ldr	r2, [r7, #28]
 8004086:	429a      	cmp	r2, r3
 8004088:	d305      	bcc.n	8004096 <UART_SetConfig+0x246>
          (pclk > (4096U * huart->Init.BaudRate)))
 800408a:	68fb      	ldr	r3, [r7, #12]
 800408c:	685b      	ldr	r3, [r3, #4]
 800408e:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8004090:	69fa      	ldr	r2, [r7, #28]
 8004092:	429a      	cmp	r2, r3
 8004094:	d903      	bls.n	800409e <UART_SetConfig+0x24e>
      {
        ret = HAL_ERROR;
 8004096:	2301      	movs	r3, #1
 8004098:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 800409c:	e0f4      	b.n	8004288 <UART_SetConfig+0x438>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 800409e:	69fb      	ldr	r3, [r7, #28]
 80040a0:	2200      	movs	r2, #0
 80040a2:	461c      	mov	r4, r3
 80040a4:	4615      	mov	r5, r2
 80040a6:	f04f 0200 	mov.w	r2, #0
 80040aa:	f04f 0300 	mov.w	r3, #0
 80040ae:	022b      	lsls	r3, r5, #8
 80040b0:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 80040b4:	0222      	lsls	r2, r4, #8
 80040b6:	68f9      	ldr	r1, [r7, #12]
 80040b8:	6849      	ldr	r1, [r1, #4]
 80040ba:	0849      	lsrs	r1, r1, #1
 80040bc:	2000      	movs	r0, #0
 80040be:	4688      	mov	r8, r1
 80040c0:	4681      	mov	r9, r0
 80040c2:	eb12 0a08 	adds.w	sl, r2, r8
 80040c6:	eb43 0b09 	adc.w	fp, r3, r9
 80040ca:	68fb      	ldr	r3, [r7, #12]
 80040cc:	685b      	ldr	r3, [r3, #4]
 80040ce:	2200      	movs	r2, #0
 80040d0:	603b      	str	r3, [r7, #0]
 80040d2:	607a      	str	r2, [r7, #4]
 80040d4:	e9d7 2300 	ldrd	r2, r3, [r7]
 80040d8:	4650      	mov	r0, sl
 80040da:	4659      	mov	r1, fp
 80040dc:	f7fc f8d0 	bl	8000280 <__aeabi_uldivmod>
 80040e0:	4602      	mov	r2, r0
 80040e2:	460b      	mov	r3, r1
 80040e4:	4613      	mov	r3, r2
 80040e6:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80040e8:	69bb      	ldr	r3, [r7, #24]
 80040ea:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80040ee:	d308      	bcc.n	8004102 <UART_SetConfig+0x2b2>
 80040f0:	69bb      	ldr	r3, [r7, #24]
 80040f2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80040f6:	d204      	bcs.n	8004102 <UART_SetConfig+0x2b2>
        {
          huart->Instance->BRR = usartdiv;
 80040f8:	68fb      	ldr	r3, [r7, #12]
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	69ba      	ldr	r2, [r7, #24]
 80040fe:	60da      	str	r2, [r3, #12]
 8004100:	e0c2      	b.n	8004288 <UART_SetConfig+0x438>
        }
        else
        {
          ret = HAL_ERROR;
 8004102:	2301      	movs	r3, #1
 8004104:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8004108:	e0be      	b.n	8004288 <UART_SetConfig+0x438>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800410a:	68fb      	ldr	r3, [r7, #12]
 800410c:	69db      	ldr	r3, [r3, #28]
 800410e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004112:	d16a      	bne.n	80041ea <UART_SetConfig+0x39a>
  {
    switch (clocksource)
 8004114:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8004118:	2b08      	cmp	r3, #8
 800411a:	d834      	bhi.n	8004186 <UART_SetConfig+0x336>
 800411c:	a201      	add	r2, pc, #4	@ (adr r2, 8004124 <UART_SetConfig+0x2d4>)
 800411e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004122:	bf00      	nop
 8004124:	08004149 	.word	0x08004149
 8004128:	08004169 	.word	0x08004169
 800412c:	08004171 	.word	0x08004171
 8004130:	08004187 	.word	0x08004187
 8004134:	08004177 	.word	0x08004177
 8004138:	08004187 	.word	0x08004187
 800413c:	08004187 	.word	0x08004187
 8004140:	08004187 	.word	0x08004187
 8004144:	0800417f 	.word	0x0800417f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004148:	f7fe f972 	bl	8002430 <HAL_RCC_GetPCLK1Freq>
 800414c:	61f8      	str	r0, [r7, #28]
        break;
 800414e:	e020      	b.n	8004192 <UART_SetConfig+0x342>
 8004150:	efff69f3 	.word	0xefff69f3
 8004154:	40008000 	.word	0x40008000
 8004158:	40013800 	.word	0x40013800
 800415c:	40021000 	.word	0x40021000
 8004160:	40004400 	.word	0x40004400
 8004164:	00f42400 	.word	0x00f42400
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004168:	f7fe f978 	bl	800245c <HAL_RCC_GetPCLK2Freq>
 800416c:	61f8      	str	r0, [r7, #28]
        break;
 800416e:	e010      	b.n	8004192 <UART_SetConfig+0x342>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004170:	4b4c      	ldr	r3, [pc, #304]	@ (80042a4 <UART_SetConfig+0x454>)
 8004172:	61fb      	str	r3, [r7, #28]
        break;
 8004174:	e00d      	b.n	8004192 <UART_SetConfig+0x342>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004176:	f7fe f8c3 	bl	8002300 <HAL_RCC_GetSysClockFreq>
 800417a:	61f8      	str	r0, [r7, #28]
        break;
 800417c:	e009      	b.n	8004192 <UART_SetConfig+0x342>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800417e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004182:	61fb      	str	r3, [r7, #28]
        break;
 8004184:	e005      	b.n	8004192 <UART_SetConfig+0x342>
      default:
        pclk = 0U;
 8004186:	2300      	movs	r3, #0
 8004188:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800418a:	2301      	movs	r3, #1
 800418c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8004190:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8004192:	69fb      	ldr	r3, [r7, #28]
 8004194:	2b00      	cmp	r3, #0
 8004196:	d077      	beq.n	8004288 <UART_SetConfig+0x438>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8004198:	69fb      	ldr	r3, [r7, #28]
 800419a:	005a      	lsls	r2, r3, #1
 800419c:	68fb      	ldr	r3, [r7, #12]
 800419e:	685b      	ldr	r3, [r3, #4]
 80041a0:	085b      	lsrs	r3, r3, #1
 80041a2:	441a      	add	r2, r3
 80041a4:	68fb      	ldr	r3, [r7, #12]
 80041a6:	685b      	ldr	r3, [r3, #4]
 80041a8:	fbb2 f3f3 	udiv	r3, r2, r3
 80041ac:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80041ae:	69bb      	ldr	r3, [r7, #24]
 80041b0:	2b0f      	cmp	r3, #15
 80041b2:	d916      	bls.n	80041e2 <UART_SetConfig+0x392>
 80041b4:	69bb      	ldr	r3, [r7, #24]
 80041b6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80041ba:	d212      	bcs.n	80041e2 <UART_SetConfig+0x392>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80041bc:	69bb      	ldr	r3, [r7, #24]
 80041be:	b29b      	uxth	r3, r3
 80041c0:	f023 030f 	bic.w	r3, r3, #15
 80041c4:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80041c6:	69bb      	ldr	r3, [r7, #24]
 80041c8:	085b      	lsrs	r3, r3, #1
 80041ca:	b29b      	uxth	r3, r3
 80041cc:	f003 0307 	and.w	r3, r3, #7
 80041d0:	b29a      	uxth	r2, r3
 80041d2:	8afb      	ldrh	r3, [r7, #22]
 80041d4:	4313      	orrs	r3, r2
 80041d6:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 80041d8:	68fb      	ldr	r3, [r7, #12]
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	8afa      	ldrh	r2, [r7, #22]
 80041de:	60da      	str	r2, [r3, #12]
 80041e0:	e052      	b.n	8004288 <UART_SetConfig+0x438>
      }
      else
      {
        ret = HAL_ERROR;
 80041e2:	2301      	movs	r3, #1
 80041e4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80041e8:	e04e      	b.n	8004288 <UART_SetConfig+0x438>
      }
    }
  }
  else
  {
    switch (clocksource)
 80041ea:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80041ee:	2b08      	cmp	r3, #8
 80041f0:	d827      	bhi.n	8004242 <UART_SetConfig+0x3f2>
 80041f2:	a201      	add	r2, pc, #4	@ (adr r2, 80041f8 <UART_SetConfig+0x3a8>)
 80041f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80041f8:	0800421d 	.word	0x0800421d
 80041fc:	08004225 	.word	0x08004225
 8004200:	0800422d 	.word	0x0800422d
 8004204:	08004243 	.word	0x08004243
 8004208:	08004233 	.word	0x08004233
 800420c:	08004243 	.word	0x08004243
 8004210:	08004243 	.word	0x08004243
 8004214:	08004243 	.word	0x08004243
 8004218:	0800423b 	.word	0x0800423b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800421c:	f7fe f908 	bl	8002430 <HAL_RCC_GetPCLK1Freq>
 8004220:	61f8      	str	r0, [r7, #28]
        break;
 8004222:	e014      	b.n	800424e <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004224:	f7fe f91a 	bl	800245c <HAL_RCC_GetPCLK2Freq>
 8004228:	61f8      	str	r0, [r7, #28]
        break;
 800422a:	e010      	b.n	800424e <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800422c:	4b1d      	ldr	r3, [pc, #116]	@ (80042a4 <UART_SetConfig+0x454>)
 800422e:	61fb      	str	r3, [r7, #28]
        break;
 8004230:	e00d      	b.n	800424e <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004232:	f7fe f865 	bl	8002300 <HAL_RCC_GetSysClockFreq>
 8004236:	61f8      	str	r0, [r7, #28]
        break;
 8004238:	e009      	b.n	800424e <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800423a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800423e:	61fb      	str	r3, [r7, #28]
        break;
 8004240:	e005      	b.n	800424e <UART_SetConfig+0x3fe>
      default:
        pclk = 0U;
 8004242:	2300      	movs	r3, #0
 8004244:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8004246:	2301      	movs	r3, #1
 8004248:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 800424c:	bf00      	nop
    }

    if (pclk != 0U)
 800424e:	69fb      	ldr	r3, [r7, #28]
 8004250:	2b00      	cmp	r3, #0
 8004252:	d019      	beq.n	8004288 <UART_SetConfig+0x438>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8004254:	68fb      	ldr	r3, [r7, #12]
 8004256:	685b      	ldr	r3, [r3, #4]
 8004258:	085a      	lsrs	r2, r3, #1
 800425a:	69fb      	ldr	r3, [r7, #28]
 800425c:	441a      	add	r2, r3
 800425e:	68fb      	ldr	r3, [r7, #12]
 8004260:	685b      	ldr	r3, [r3, #4]
 8004262:	fbb2 f3f3 	udiv	r3, r2, r3
 8004266:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004268:	69bb      	ldr	r3, [r7, #24]
 800426a:	2b0f      	cmp	r3, #15
 800426c:	d909      	bls.n	8004282 <UART_SetConfig+0x432>
 800426e:	69bb      	ldr	r3, [r7, #24]
 8004270:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004274:	d205      	bcs.n	8004282 <UART_SetConfig+0x432>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8004276:	69bb      	ldr	r3, [r7, #24]
 8004278:	b29a      	uxth	r2, r3
 800427a:	68fb      	ldr	r3, [r7, #12]
 800427c:	681b      	ldr	r3, [r3, #0]
 800427e:	60da      	str	r2, [r3, #12]
 8004280:	e002      	b.n	8004288 <UART_SetConfig+0x438>
      }
      else
      {
        ret = HAL_ERROR;
 8004282:	2301      	movs	r3, #1
 8004284:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004288:	68fb      	ldr	r3, [r7, #12]
 800428a:	2200      	movs	r2, #0
 800428c:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 800428e:	68fb      	ldr	r3, [r7, #12]
 8004290:	2200      	movs	r2, #0
 8004292:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8004294:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 8004298:	4618      	mov	r0, r3
 800429a:	3728      	adds	r7, #40	@ 0x28
 800429c:	46bd      	mov	sp, r7
 800429e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80042a2:	bf00      	nop
 80042a4:	00f42400 	.word	0x00f42400

080042a8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80042a8:	b480      	push	{r7}
 80042aa:	b083      	sub	sp, #12
 80042ac:	af00      	add	r7, sp, #0
 80042ae:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042b4:	f003 0308 	and.w	r3, r3, #8
 80042b8:	2b00      	cmp	r3, #0
 80042ba:	d00a      	beq.n	80042d2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	685b      	ldr	r3, [r3, #4]
 80042c2:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	681b      	ldr	r3, [r3, #0]
 80042ce:	430a      	orrs	r2, r1
 80042d0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042d6:	f003 0301 	and.w	r3, r3, #1
 80042da:	2b00      	cmp	r3, #0
 80042dc:	d00a      	beq.n	80042f4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	681b      	ldr	r3, [r3, #0]
 80042e2:	685b      	ldr	r3, [r3, #4]
 80042e4:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	430a      	orrs	r2, r1
 80042f2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042f8:	f003 0302 	and.w	r3, r3, #2
 80042fc:	2b00      	cmp	r3, #0
 80042fe:	d00a      	beq.n	8004316 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	685b      	ldr	r3, [r3, #4]
 8004306:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	430a      	orrs	r2, r1
 8004314:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800431a:	f003 0304 	and.w	r3, r3, #4
 800431e:	2b00      	cmp	r3, #0
 8004320:	d00a      	beq.n	8004338 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	681b      	ldr	r3, [r3, #0]
 8004326:	685b      	ldr	r3, [r3, #4]
 8004328:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	430a      	orrs	r2, r1
 8004336:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800433c:	f003 0310 	and.w	r3, r3, #16
 8004340:	2b00      	cmp	r3, #0
 8004342:	d00a      	beq.n	800435a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	689b      	ldr	r3, [r3, #8]
 800434a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	430a      	orrs	r2, r1
 8004358:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800435e:	f003 0320 	and.w	r3, r3, #32
 8004362:	2b00      	cmp	r3, #0
 8004364:	d00a      	beq.n	800437c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	681b      	ldr	r3, [r3, #0]
 800436a:	689b      	ldr	r3, [r3, #8]
 800436c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	430a      	orrs	r2, r1
 800437a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004380:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004384:	2b00      	cmp	r3, #0
 8004386:	d01a      	beq.n	80043be <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	685b      	ldr	r3, [r3, #4]
 800438e:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	430a      	orrs	r2, r1
 800439c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80043a2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80043a6:	d10a      	bne.n	80043be <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	685b      	ldr	r3, [r3, #4]
 80043ae:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	430a      	orrs	r2, r1
 80043bc:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80043c2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80043c6:	2b00      	cmp	r3, #0
 80043c8:	d00a      	beq.n	80043e0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	685b      	ldr	r3, [r3, #4]
 80043d0:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	430a      	orrs	r2, r1
 80043de:	605a      	str	r2, [r3, #4]
  }
}
 80043e0:	bf00      	nop
 80043e2:	370c      	adds	r7, #12
 80043e4:	46bd      	mov	sp, r7
 80043e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043ea:	4770      	bx	lr

080043ec <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80043ec:	b580      	push	{r7, lr}
 80043ee:	b098      	sub	sp, #96	@ 0x60
 80043f0:	af02      	add	r7, sp, #8
 80043f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	2200      	movs	r2, #0
 80043f8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80043fc:	f7fc ff24 	bl	8001248 <HAL_GetTick>
 8004400:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	681b      	ldr	r3, [r3, #0]
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	f003 0308 	and.w	r3, r3, #8
 800440c:	2b08      	cmp	r3, #8
 800440e:	d12e      	bne.n	800446e <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004410:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8004414:	9300      	str	r3, [sp, #0]
 8004416:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004418:	2200      	movs	r2, #0
 800441a:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800441e:	6878      	ldr	r0, [r7, #4]
 8004420:	f000 f88c 	bl	800453c <UART_WaitOnFlagUntilTimeout>
 8004424:	4603      	mov	r3, r0
 8004426:	2b00      	cmp	r3, #0
 8004428:	d021      	beq.n	800446e <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	681b      	ldr	r3, [r3, #0]
 800442e:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004430:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004432:	e853 3f00 	ldrex	r3, [r3]
 8004436:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8004438:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800443a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800443e:	653b      	str	r3, [r7, #80]	@ 0x50
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	681b      	ldr	r3, [r3, #0]
 8004444:	461a      	mov	r2, r3
 8004446:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004448:	647b      	str	r3, [r7, #68]	@ 0x44
 800444a:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800444c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800444e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004450:	e841 2300 	strex	r3, r2, [r1]
 8004454:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8004456:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004458:	2b00      	cmp	r3, #0
 800445a:	d1e6      	bne.n	800442a <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	2220      	movs	r2, #32
 8004460:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	2200      	movs	r2, #0
 8004466:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800446a:	2303      	movs	r3, #3
 800446c:	e062      	b.n	8004534 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	681b      	ldr	r3, [r3, #0]
 8004472:	681b      	ldr	r3, [r3, #0]
 8004474:	f003 0304 	and.w	r3, r3, #4
 8004478:	2b04      	cmp	r3, #4
 800447a:	d149      	bne.n	8004510 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800447c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8004480:	9300      	str	r3, [sp, #0]
 8004482:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004484:	2200      	movs	r2, #0
 8004486:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800448a:	6878      	ldr	r0, [r7, #4]
 800448c:	f000 f856 	bl	800453c <UART_WaitOnFlagUntilTimeout>
 8004490:	4603      	mov	r3, r0
 8004492:	2b00      	cmp	r3, #0
 8004494:	d03c      	beq.n	8004510 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	681b      	ldr	r3, [r3, #0]
 800449a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800449c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800449e:	e853 3f00 	ldrex	r3, [r3]
 80044a2:	623b      	str	r3, [r7, #32]
   return(result);
 80044a4:	6a3b      	ldr	r3, [r7, #32]
 80044a6:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80044aa:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	461a      	mov	r2, r3
 80044b2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80044b4:	633b      	str	r3, [r7, #48]	@ 0x30
 80044b6:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80044b8:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80044ba:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80044bc:	e841 2300 	strex	r3, r2, [r1]
 80044c0:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80044c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80044c4:	2b00      	cmp	r3, #0
 80044c6:	d1e6      	bne.n	8004496 <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	681b      	ldr	r3, [r3, #0]
 80044cc:	3308      	adds	r3, #8
 80044ce:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80044d0:	693b      	ldr	r3, [r7, #16]
 80044d2:	e853 3f00 	ldrex	r3, [r3]
 80044d6:	60fb      	str	r3, [r7, #12]
   return(result);
 80044d8:	68fb      	ldr	r3, [r7, #12]
 80044da:	f023 0301 	bic.w	r3, r3, #1
 80044de:	64bb      	str	r3, [r7, #72]	@ 0x48
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	3308      	adds	r3, #8
 80044e6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80044e8:	61fa      	str	r2, [r7, #28]
 80044ea:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80044ec:	69b9      	ldr	r1, [r7, #24]
 80044ee:	69fa      	ldr	r2, [r7, #28]
 80044f0:	e841 2300 	strex	r3, r2, [r1]
 80044f4:	617b      	str	r3, [r7, #20]
   return(result);
 80044f6:	697b      	ldr	r3, [r7, #20]
 80044f8:	2b00      	cmp	r3, #0
 80044fa:	d1e5      	bne.n	80044c8 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	2220      	movs	r2, #32
 8004500:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	2200      	movs	r2, #0
 8004508:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800450c:	2303      	movs	r3, #3
 800450e:	e011      	b.n	8004534 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	2220      	movs	r2, #32
 8004514:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	2220      	movs	r2, #32
 800451a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	2200      	movs	r2, #0
 8004522:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	2200      	movs	r2, #0
 8004528:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	2200      	movs	r2, #0
 800452e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8004532:	2300      	movs	r3, #0
}
 8004534:	4618      	mov	r0, r3
 8004536:	3758      	adds	r7, #88	@ 0x58
 8004538:	46bd      	mov	sp, r7
 800453a:	bd80      	pop	{r7, pc}

0800453c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800453c:	b580      	push	{r7, lr}
 800453e:	b084      	sub	sp, #16
 8004540:	af00      	add	r7, sp, #0
 8004542:	60f8      	str	r0, [r7, #12]
 8004544:	60b9      	str	r1, [r7, #8]
 8004546:	603b      	str	r3, [r7, #0]
 8004548:	4613      	mov	r3, r2
 800454a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800454c:	e04f      	b.n	80045ee <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800454e:	69bb      	ldr	r3, [r7, #24]
 8004550:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004554:	d04b      	beq.n	80045ee <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004556:	f7fc fe77 	bl	8001248 <HAL_GetTick>
 800455a:	4602      	mov	r2, r0
 800455c:	683b      	ldr	r3, [r7, #0]
 800455e:	1ad3      	subs	r3, r2, r3
 8004560:	69ba      	ldr	r2, [r7, #24]
 8004562:	429a      	cmp	r2, r3
 8004564:	d302      	bcc.n	800456c <UART_WaitOnFlagUntilTimeout+0x30>
 8004566:	69bb      	ldr	r3, [r7, #24]
 8004568:	2b00      	cmp	r3, #0
 800456a:	d101      	bne.n	8004570 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800456c:	2303      	movs	r3, #3
 800456e:	e04e      	b.n	800460e <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8004570:	68fb      	ldr	r3, [r7, #12]
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	f003 0304 	and.w	r3, r3, #4
 800457a:	2b00      	cmp	r3, #0
 800457c:	d037      	beq.n	80045ee <UART_WaitOnFlagUntilTimeout+0xb2>
 800457e:	68bb      	ldr	r3, [r7, #8]
 8004580:	2b80      	cmp	r3, #128	@ 0x80
 8004582:	d034      	beq.n	80045ee <UART_WaitOnFlagUntilTimeout+0xb2>
 8004584:	68bb      	ldr	r3, [r7, #8]
 8004586:	2b40      	cmp	r3, #64	@ 0x40
 8004588:	d031      	beq.n	80045ee <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800458a:	68fb      	ldr	r3, [r7, #12]
 800458c:	681b      	ldr	r3, [r3, #0]
 800458e:	69db      	ldr	r3, [r3, #28]
 8004590:	f003 0308 	and.w	r3, r3, #8
 8004594:	2b08      	cmp	r3, #8
 8004596:	d110      	bne.n	80045ba <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004598:	68fb      	ldr	r3, [r7, #12]
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	2208      	movs	r2, #8
 800459e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80045a0:	68f8      	ldr	r0, [r7, #12]
 80045a2:	f000 f838 	bl	8004616 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80045a6:	68fb      	ldr	r3, [r7, #12]
 80045a8:	2208      	movs	r2, #8
 80045aa:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80045ae:	68fb      	ldr	r3, [r7, #12]
 80045b0:	2200      	movs	r2, #0
 80045b2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 80045b6:	2301      	movs	r3, #1
 80045b8:	e029      	b.n	800460e <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80045ba:	68fb      	ldr	r3, [r7, #12]
 80045bc:	681b      	ldr	r3, [r3, #0]
 80045be:	69db      	ldr	r3, [r3, #28]
 80045c0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80045c4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80045c8:	d111      	bne.n	80045ee <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80045ca:	68fb      	ldr	r3, [r7, #12]
 80045cc:	681b      	ldr	r3, [r3, #0]
 80045ce:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80045d2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80045d4:	68f8      	ldr	r0, [r7, #12]
 80045d6:	f000 f81e 	bl	8004616 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80045da:	68fb      	ldr	r3, [r7, #12]
 80045dc:	2220      	movs	r2, #32
 80045de:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80045e2:	68fb      	ldr	r3, [r7, #12]
 80045e4:	2200      	movs	r2, #0
 80045e6:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 80045ea:	2303      	movs	r3, #3
 80045ec:	e00f      	b.n	800460e <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80045ee:	68fb      	ldr	r3, [r7, #12]
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	69da      	ldr	r2, [r3, #28]
 80045f4:	68bb      	ldr	r3, [r7, #8]
 80045f6:	4013      	ands	r3, r2
 80045f8:	68ba      	ldr	r2, [r7, #8]
 80045fa:	429a      	cmp	r2, r3
 80045fc:	bf0c      	ite	eq
 80045fe:	2301      	moveq	r3, #1
 8004600:	2300      	movne	r3, #0
 8004602:	b2db      	uxtb	r3, r3
 8004604:	461a      	mov	r2, r3
 8004606:	79fb      	ldrb	r3, [r7, #7]
 8004608:	429a      	cmp	r2, r3
 800460a:	d0a0      	beq.n	800454e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800460c:	2300      	movs	r3, #0
}
 800460e:	4618      	mov	r0, r3
 8004610:	3710      	adds	r7, #16
 8004612:	46bd      	mov	sp, r7
 8004614:	bd80      	pop	{r7, pc}

08004616 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004616:	b480      	push	{r7}
 8004618:	b095      	sub	sp, #84	@ 0x54
 800461a:	af00      	add	r7, sp, #0
 800461c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004624:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004626:	e853 3f00 	ldrex	r3, [r3]
 800462a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800462c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800462e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004632:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	681b      	ldr	r3, [r3, #0]
 8004638:	461a      	mov	r2, r3
 800463a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800463c:	643b      	str	r3, [r7, #64]	@ 0x40
 800463e:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004640:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8004642:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004644:	e841 2300 	strex	r3, r2, [r1]
 8004648:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800464a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800464c:	2b00      	cmp	r3, #0
 800464e:	d1e6      	bne.n	800461e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	681b      	ldr	r3, [r3, #0]
 8004654:	3308      	adds	r3, #8
 8004656:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004658:	6a3b      	ldr	r3, [r7, #32]
 800465a:	e853 3f00 	ldrex	r3, [r3]
 800465e:	61fb      	str	r3, [r7, #28]
   return(result);
 8004660:	69fb      	ldr	r3, [r7, #28]
 8004662:	f023 0301 	bic.w	r3, r3, #1
 8004666:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	3308      	adds	r3, #8
 800466e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004670:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004672:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004674:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004676:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004678:	e841 2300 	strex	r3, r2, [r1]
 800467c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800467e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004680:	2b00      	cmp	r3, #0
 8004682:	d1e5      	bne.n	8004650 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004688:	2b01      	cmp	r3, #1
 800468a:	d118      	bne.n	80046be <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	681b      	ldr	r3, [r3, #0]
 8004690:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004692:	68fb      	ldr	r3, [r7, #12]
 8004694:	e853 3f00 	ldrex	r3, [r3]
 8004698:	60bb      	str	r3, [r7, #8]
   return(result);
 800469a:	68bb      	ldr	r3, [r7, #8]
 800469c:	f023 0310 	bic.w	r3, r3, #16
 80046a0:	647b      	str	r3, [r7, #68]	@ 0x44
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	681b      	ldr	r3, [r3, #0]
 80046a6:	461a      	mov	r2, r3
 80046a8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80046aa:	61bb      	str	r3, [r7, #24]
 80046ac:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80046ae:	6979      	ldr	r1, [r7, #20]
 80046b0:	69ba      	ldr	r2, [r7, #24]
 80046b2:	e841 2300 	strex	r3, r2, [r1]
 80046b6:	613b      	str	r3, [r7, #16]
   return(result);
 80046b8:	693b      	ldr	r3, [r7, #16]
 80046ba:	2b00      	cmp	r3, #0
 80046bc:	d1e6      	bne.n	800468c <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	2220      	movs	r2, #32
 80046c2:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	2200      	movs	r2, #0
 80046ca:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	2200      	movs	r2, #0
 80046d0:	669a      	str	r2, [r3, #104]	@ 0x68
}
 80046d2:	bf00      	nop
 80046d4:	3754      	adds	r7, #84	@ 0x54
 80046d6:	46bd      	mov	sp, r7
 80046d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046dc:	4770      	bx	lr
	...

080046e0 <std>:
 80046e0:	2300      	movs	r3, #0
 80046e2:	b510      	push	{r4, lr}
 80046e4:	4604      	mov	r4, r0
 80046e6:	e9c0 3300 	strd	r3, r3, [r0]
 80046ea:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80046ee:	6083      	str	r3, [r0, #8]
 80046f0:	8181      	strh	r1, [r0, #12]
 80046f2:	6643      	str	r3, [r0, #100]	@ 0x64
 80046f4:	81c2      	strh	r2, [r0, #14]
 80046f6:	6183      	str	r3, [r0, #24]
 80046f8:	4619      	mov	r1, r3
 80046fa:	2208      	movs	r2, #8
 80046fc:	305c      	adds	r0, #92	@ 0x5c
 80046fe:	f000 f9ba 	bl	8004a76 <memset>
 8004702:	4b0d      	ldr	r3, [pc, #52]	@ (8004738 <std+0x58>)
 8004704:	6263      	str	r3, [r4, #36]	@ 0x24
 8004706:	4b0d      	ldr	r3, [pc, #52]	@ (800473c <std+0x5c>)
 8004708:	62a3      	str	r3, [r4, #40]	@ 0x28
 800470a:	4b0d      	ldr	r3, [pc, #52]	@ (8004740 <std+0x60>)
 800470c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800470e:	4b0d      	ldr	r3, [pc, #52]	@ (8004744 <std+0x64>)
 8004710:	6323      	str	r3, [r4, #48]	@ 0x30
 8004712:	4b0d      	ldr	r3, [pc, #52]	@ (8004748 <std+0x68>)
 8004714:	6224      	str	r4, [r4, #32]
 8004716:	429c      	cmp	r4, r3
 8004718:	d006      	beq.n	8004728 <std+0x48>
 800471a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800471e:	4294      	cmp	r4, r2
 8004720:	d002      	beq.n	8004728 <std+0x48>
 8004722:	33d0      	adds	r3, #208	@ 0xd0
 8004724:	429c      	cmp	r4, r3
 8004726:	d105      	bne.n	8004734 <std+0x54>
 8004728:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800472c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004730:	f000 ba2c 	b.w	8004b8c <__retarget_lock_init_recursive>
 8004734:	bd10      	pop	{r4, pc}
 8004736:	bf00      	nop
 8004738:	080049f1 	.word	0x080049f1
 800473c:	08004a13 	.word	0x08004a13
 8004740:	08004a4b 	.word	0x08004a4b
 8004744:	08004a6f 	.word	0x08004a6f
 8004748:	200011d8 	.word	0x200011d8

0800474c <stdio_exit_handler>:
 800474c:	4a02      	ldr	r2, [pc, #8]	@ (8004758 <stdio_exit_handler+0xc>)
 800474e:	4903      	ldr	r1, [pc, #12]	@ (800475c <stdio_exit_handler+0x10>)
 8004750:	4803      	ldr	r0, [pc, #12]	@ (8004760 <stdio_exit_handler+0x14>)
 8004752:	f000 b869 	b.w	8004828 <_fwalk_sglue>
 8004756:	bf00      	nop
 8004758:	2000000c 	.word	0x2000000c
 800475c:	08005455 	.word	0x08005455
 8004760:	2000001c 	.word	0x2000001c

08004764 <cleanup_stdio>:
 8004764:	6841      	ldr	r1, [r0, #4]
 8004766:	4b0c      	ldr	r3, [pc, #48]	@ (8004798 <cleanup_stdio+0x34>)
 8004768:	4299      	cmp	r1, r3
 800476a:	b510      	push	{r4, lr}
 800476c:	4604      	mov	r4, r0
 800476e:	d001      	beq.n	8004774 <cleanup_stdio+0x10>
 8004770:	f000 fe70 	bl	8005454 <_fflush_r>
 8004774:	68a1      	ldr	r1, [r4, #8]
 8004776:	4b09      	ldr	r3, [pc, #36]	@ (800479c <cleanup_stdio+0x38>)
 8004778:	4299      	cmp	r1, r3
 800477a:	d002      	beq.n	8004782 <cleanup_stdio+0x1e>
 800477c:	4620      	mov	r0, r4
 800477e:	f000 fe69 	bl	8005454 <_fflush_r>
 8004782:	68e1      	ldr	r1, [r4, #12]
 8004784:	4b06      	ldr	r3, [pc, #24]	@ (80047a0 <cleanup_stdio+0x3c>)
 8004786:	4299      	cmp	r1, r3
 8004788:	d004      	beq.n	8004794 <cleanup_stdio+0x30>
 800478a:	4620      	mov	r0, r4
 800478c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004790:	f000 be60 	b.w	8005454 <_fflush_r>
 8004794:	bd10      	pop	{r4, pc}
 8004796:	bf00      	nop
 8004798:	200011d8 	.word	0x200011d8
 800479c:	20001240 	.word	0x20001240
 80047a0:	200012a8 	.word	0x200012a8

080047a4 <global_stdio_init.part.0>:
 80047a4:	b510      	push	{r4, lr}
 80047a6:	4b0b      	ldr	r3, [pc, #44]	@ (80047d4 <global_stdio_init.part.0+0x30>)
 80047a8:	4c0b      	ldr	r4, [pc, #44]	@ (80047d8 <global_stdio_init.part.0+0x34>)
 80047aa:	4a0c      	ldr	r2, [pc, #48]	@ (80047dc <global_stdio_init.part.0+0x38>)
 80047ac:	601a      	str	r2, [r3, #0]
 80047ae:	4620      	mov	r0, r4
 80047b0:	2200      	movs	r2, #0
 80047b2:	2104      	movs	r1, #4
 80047b4:	f7ff ff94 	bl	80046e0 <std>
 80047b8:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80047bc:	2201      	movs	r2, #1
 80047be:	2109      	movs	r1, #9
 80047c0:	f7ff ff8e 	bl	80046e0 <std>
 80047c4:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80047c8:	2202      	movs	r2, #2
 80047ca:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80047ce:	2112      	movs	r1, #18
 80047d0:	f7ff bf86 	b.w	80046e0 <std>
 80047d4:	20001310 	.word	0x20001310
 80047d8:	200011d8 	.word	0x200011d8
 80047dc:	0800474d 	.word	0x0800474d

080047e0 <__sfp_lock_acquire>:
 80047e0:	4801      	ldr	r0, [pc, #4]	@ (80047e8 <__sfp_lock_acquire+0x8>)
 80047e2:	f000 b9d4 	b.w	8004b8e <__retarget_lock_acquire_recursive>
 80047e6:	bf00      	nop
 80047e8:	20001319 	.word	0x20001319

080047ec <__sfp_lock_release>:
 80047ec:	4801      	ldr	r0, [pc, #4]	@ (80047f4 <__sfp_lock_release+0x8>)
 80047ee:	f000 b9cf 	b.w	8004b90 <__retarget_lock_release_recursive>
 80047f2:	bf00      	nop
 80047f4:	20001319 	.word	0x20001319

080047f8 <__sinit>:
 80047f8:	b510      	push	{r4, lr}
 80047fa:	4604      	mov	r4, r0
 80047fc:	f7ff fff0 	bl	80047e0 <__sfp_lock_acquire>
 8004800:	6a23      	ldr	r3, [r4, #32]
 8004802:	b11b      	cbz	r3, 800480c <__sinit+0x14>
 8004804:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004808:	f7ff bff0 	b.w	80047ec <__sfp_lock_release>
 800480c:	4b04      	ldr	r3, [pc, #16]	@ (8004820 <__sinit+0x28>)
 800480e:	6223      	str	r3, [r4, #32]
 8004810:	4b04      	ldr	r3, [pc, #16]	@ (8004824 <__sinit+0x2c>)
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	2b00      	cmp	r3, #0
 8004816:	d1f5      	bne.n	8004804 <__sinit+0xc>
 8004818:	f7ff ffc4 	bl	80047a4 <global_stdio_init.part.0>
 800481c:	e7f2      	b.n	8004804 <__sinit+0xc>
 800481e:	bf00      	nop
 8004820:	08004765 	.word	0x08004765
 8004824:	20001310 	.word	0x20001310

08004828 <_fwalk_sglue>:
 8004828:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800482c:	4607      	mov	r7, r0
 800482e:	4688      	mov	r8, r1
 8004830:	4614      	mov	r4, r2
 8004832:	2600      	movs	r6, #0
 8004834:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8004838:	f1b9 0901 	subs.w	r9, r9, #1
 800483c:	d505      	bpl.n	800484a <_fwalk_sglue+0x22>
 800483e:	6824      	ldr	r4, [r4, #0]
 8004840:	2c00      	cmp	r4, #0
 8004842:	d1f7      	bne.n	8004834 <_fwalk_sglue+0xc>
 8004844:	4630      	mov	r0, r6
 8004846:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800484a:	89ab      	ldrh	r3, [r5, #12]
 800484c:	2b01      	cmp	r3, #1
 800484e:	d907      	bls.n	8004860 <_fwalk_sglue+0x38>
 8004850:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8004854:	3301      	adds	r3, #1
 8004856:	d003      	beq.n	8004860 <_fwalk_sglue+0x38>
 8004858:	4629      	mov	r1, r5
 800485a:	4638      	mov	r0, r7
 800485c:	47c0      	blx	r8
 800485e:	4306      	orrs	r6, r0
 8004860:	3568      	adds	r5, #104	@ 0x68
 8004862:	e7e9      	b.n	8004838 <_fwalk_sglue+0x10>

08004864 <iprintf>:
 8004864:	b40f      	push	{r0, r1, r2, r3}
 8004866:	b507      	push	{r0, r1, r2, lr}
 8004868:	4906      	ldr	r1, [pc, #24]	@ (8004884 <iprintf+0x20>)
 800486a:	ab04      	add	r3, sp, #16
 800486c:	6808      	ldr	r0, [r1, #0]
 800486e:	f853 2b04 	ldr.w	r2, [r3], #4
 8004872:	6881      	ldr	r1, [r0, #8]
 8004874:	9301      	str	r3, [sp, #4]
 8004876:	f000 fac5 	bl	8004e04 <_vfiprintf_r>
 800487a:	b003      	add	sp, #12
 800487c:	f85d eb04 	ldr.w	lr, [sp], #4
 8004880:	b004      	add	sp, #16
 8004882:	4770      	bx	lr
 8004884:	20000018 	.word	0x20000018

08004888 <setvbuf>:
 8004888:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800488c:	461d      	mov	r5, r3
 800488e:	4b57      	ldr	r3, [pc, #348]	@ (80049ec <setvbuf+0x164>)
 8004890:	681f      	ldr	r7, [r3, #0]
 8004892:	4604      	mov	r4, r0
 8004894:	460e      	mov	r6, r1
 8004896:	4690      	mov	r8, r2
 8004898:	b127      	cbz	r7, 80048a4 <setvbuf+0x1c>
 800489a:	6a3b      	ldr	r3, [r7, #32]
 800489c:	b913      	cbnz	r3, 80048a4 <setvbuf+0x1c>
 800489e:	4638      	mov	r0, r7
 80048a0:	f7ff ffaa 	bl	80047f8 <__sinit>
 80048a4:	f1b8 0f02 	cmp.w	r8, #2
 80048a8:	d006      	beq.n	80048b8 <setvbuf+0x30>
 80048aa:	f1b8 0f01 	cmp.w	r8, #1
 80048ae:	f200 809a 	bhi.w	80049e6 <setvbuf+0x15e>
 80048b2:	2d00      	cmp	r5, #0
 80048b4:	f2c0 8097 	blt.w	80049e6 <setvbuf+0x15e>
 80048b8:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80048ba:	07d9      	lsls	r1, r3, #31
 80048bc:	d405      	bmi.n	80048ca <setvbuf+0x42>
 80048be:	89a3      	ldrh	r3, [r4, #12]
 80048c0:	059a      	lsls	r2, r3, #22
 80048c2:	d402      	bmi.n	80048ca <setvbuf+0x42>
 80048c4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80048c6:	f000 f962 	bl	8004b8e <__retarget_lock_acquire_recursive>
 80048ca:	4621      	mov	r1, r4
 80048cc:	4638      	mov	r0, r7
 80048ce:	f000 fdc1 	bl	8005454 <_fflush_r>
 80048d2:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80048d4:	b141      	cbz	r1, 80048e8 <setvbuf+0x60>
 80048d6:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80048da:	4299      	cmp	r1, r3
 80048dc:	d002      	beq.n	80048e4 <setvbuf+0x5c>
 80048de:	4638      	mov	r0, r7
 80048e0:	f000 f966 	bl	8004bb0 <_free_r>
 80048e4:	2300      	movs	r3, #0
 80048e6:	6363      	str	r3, [r4, #52]	@ 0x34
 80048e8:	2300      	movs	r3, #0
 80048ea:	61a3      	str	r3, [r4, #24]
 80048ec:	6063      	str	r3, [r4, #4]
 80048ee:	89a3      	ldrh	r3, [r4, #12]
 80048f0:	061b      	lsls	r3, r3, #24
 80048f2:	d503      	bpl.n	80048fc <setvbuf+0x74>
 80048f4:	6921      	ldr	r1, [r4, #16]
 80048f6:	4638      	mov	r0, r7
 80048f8:	f000 f95a 	bl	8004bb0 <_free_r>
 80048fc:	89a3      	ldrh	r3, [r4, #12]
 80048fe:	f423 634a 	bic.w	r3, r3, #3232	@ 0xca0
 8004902:	f023 0303 	bic.w	r3, r3, #3
 8004906:	f1b8 0f02 	cmp.w	r8, #2
 800490a:	81a3      	strh	r3, [r4, #12]
 800490c:	d061      	beq.n	80049d2 <setvbuf+0x14a>
 800490e:	ab01      	add	r3, sp, #4
 8004910:	466a      	mov	r2, sp
 8004912:	4621      	mov	r1, r4
 8004914:	4638      	mov	r0, r7
 8004916:	f000 fdc5 	bl	80054a4 <__swhatbuf_r>
 800491a:	89a3      	ldrh	r3, [r4, #12]
 800491c:	4318      	orrs	r0, r3
 800491e:	81a0      	strh	r0, [r4, #12]
 8004920:	bb2d      	cbnz	r5, 800496e <setvbuf+0xe6>
 8004922:	9d00      	ldr	r5, [sp, #0]
 8004924:	4628      	mov	r0, r5
 8004926:	f000 f98d 	bl	8004c44 <malloc>
 800492a:	4606      	mov	r6, r0
 800492c:	2800      	cmp	r0, #0
 800492e:	d152      	bne.n	80049d6 <setvbuf+0x14e>
 8004930:	f8dd 9000 	ldr.w	r9, [sp]
 8004934:	45a9      	cmp	r9, r5
 8004936:	d140      	bne.n	80049ba <setvbuf+0x132>
 8004938:	f04f 35ff 	mov.w	r5, #4294967295
 800493c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004940:	f043 0202 	orr.w	r2, r3, #2
 8004944:	81a2      	strh	r2, [r4, #12]
 8004946:	2200      	movs	r2, #0
 8004948:	60a2      	str	r2, [r4, #8]
 800494a:	f104 0247 	add.w	r2, r4, #71	@ 0x47
 800494e:	6022      	str	r2, [r4, #0]
 8004950:	6122      	str	r2, [r4, #16]
 8004952:	2201      	movs	r2, #1
 8004954:	6162      	str	r2, [r4, #20]
 8004956:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8004958:	07d6      	lsls	r6, r2, #31
 800495a:	d404      	bmi.n	8004966 <setvbuf+0xde>
 800495c:	0598      	lsls	r0, r3, #22
 800495e:	d402      	bmi.n	8004966 <setvbuf+0xde>
 8004960:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004962:	f000 f915 	bl	8004b90 <__retarget_lock_release_recursive>
 8004966:	4628      	mov	r0, r5
 8004968:	b003      	add	sp, #12
 800496a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800496e:	2e00      	cmp	r6, #0
 8004970:	d0d8      	beq.n	8004924 <setvbuf+0x9c>
 8004972:	6a3b      	ldr	r3, [r7, #32]
 8004974:	b913      	cbnz	r3, 800497c <setvbuf+0xf4>
 8004976:	4638      	mov	r0, r7
 8004978:	f7ff ff3e 	bl	80047f8 <__sinit>
 800497c:	f1b8 0f01 	cmp.w	r8, #1
 8004980:	bf08      	it	eq
 8004982:	89a3      	ldrheq	r3, [r4, #12]
 8004984:	6026      	str	r6, [r4, #0]
 8004986:	bf04      	itt	eq
 8004988:	f043 0301 	orreq.w	r3, r3, #1
 800498c:	81a3      	strheq	r3, [r4, #12]
 800498e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004992:	f013 0208 	ands.w	r2, r3, #8
 8004996:	e9c4 6504 	strd	r6, r5, [r4, #16]
 800499a:	d01e      	beq.n	80049da <setvbuf+0x152>
 800499c:	07d9      	lsls	r1, r3, #31
 800499e:	bf41      	itttt	mi
 80049a0:	2200      	movmi	r2, #0
 80049a2:	426d      	negmi	r5, r5
 80049a4:	60a2      	strmi	r2, [r4, #8]
 80049a6:	61a5      	strmi	r5, [r4, #24]
 80049a8:	bf58      	it	pl
 80049aa:	60a5      	strpl	r5, [r4, #8]
 80049ac:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80049ae:	07d2      	lsls	r2, r2, #31
 80049b0:	d401      	bmi.n	80049b6 <setvbuf+0x12e>
 80049b2:	059b      	lsls	r3, r3, #22
 80049b4:	d513      	bpl.n	80049de <setvbuf+0x156>
 80049b6:	2500      	movs	r5, #0
 80049b8:	e7d5      	b.n	8004966 <setvbuf+0xde>
 80049ba:	4648      	mov	r0, r9
 80049bc:	f000 f942 	bl	8004c44 <malloc>
 80049c0:	4606      	mov	r6, r0
 80049c2:	2800      	cmp	r0, #0
 80049c4:	d0b8      	beq.n	8004938 <setvbuf+0xb0>
 80049c6:	89a3      	ldrh	r3, [r4, #12]
 80049c8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80049cc:	81a3      	strh	r3, [r4, #12]
 80049ce:	464d      	mov	r5, r9
 80049d0:	e7cf      	b.n	8004972 <setvbuf+0xea>
 80049d2:	2500      	movs	r5, #0
 80049d4:	e7b2      	b.n	800493c <setvbuf+0xb4>
 80049d6:	46a9      	mov	r9, r5
 80049d8:	e7f5      	b.n	80049c6 <setvbuf+0x13e>
 80049da:	60a2      	str	r2, [r4, #8]
 80049dc:	e7e6      	b.n	80049ac <setvbuf+0x124>
 80049de:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80049e0:	f000 f8d6 	bl	8004b90 <__retarget_lock_release_recursive>
 80049e4:	e7e7      	b.n	80049b6 <setvbuf+0x12e>
 80049e6:	f04f 35ff 	mov.w	r5, #4294967295
 80049ea:	e7bc      	b.n	8004966 <setvbuf+0xde>
 80049ec:	20000018 	.word	0x20000018

080049f0 <__sread>:
 80049f0:	b510      	push	{r4, lr}
 80049f2:	460c      	mov	r4, r1
 80049f4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80049f8:	f000 f87a 	bl	8004af0 <_read_r>
 80049fc:	2800      	cmp	r0, #0
 80049fe:	bfab      	itete	ge
 8004a00:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8004a02:	89a3      	ldrhlt	r3, [r4, #12]
 8004a04:	181b      	addge	r3, r3, r0
 8004a06:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8004a0a:	bfac      	ite	ge
 8004a0c:	6563      	strge	r3, [r4, #84]	@ 0x54
 8004a0e:	81a3      	strhlt	r3, [r4, #12]
 8004a10:	bd10      	pop	{r4, pc}

08004a12 <__swrite>:
 8004a12:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004a16:	461f      	mov	r7, r3
 8004a18:	898b      	ldrh	r3, [r1, #12]
 8004a1a:	05db      	lsls	r3, r3, #23
 8004a1c:	4605      	mov	r5, r0
 8004a1e:	460c      	mov	r4, r1
 8004a20:	4616      	mov	r6, r2
 8004a22:	d505      	bpl.n	8004a30 <__swrite+0x1e>
 8004a24:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004a28:	2302      	movs	r3, #2
 8004a2a:	2200      	movs	r2, #0
 8004a2c:	f000 f84e 	bl	8004acc <_lseek_r>
 8004a30:	89a3      	ldrh	r3, [r4, #12]
 8004a32:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004a36:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004a3a:	81a3      	strh	r3, [r4, #12]
 8004a3c:	4632      	mov	r2, r6
 8004a3e:	463b      	mov	r3, r7
 8004a40:	4628      	mov	r0, r5
 8004a42:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004a46:	f000 b865 	b.w	8004b14 <_write_r>

08004a4a <__sseek>:
 8004a4a:	b510      	push	{r4, lr}
 8004a4c:	460c      	mov	r4, r1
 8004a4e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004a52:	f000 f83b 	bl	8004acc <_lseek_r>
 8004a56:	1c43      	adds	r3, r0, #1
 8004a58:	89a3      	ldrh	r3, [r4, #12]
 8004a5a:	bf15      	itete	ne
 8004a5c:	6560      	strne	r0, [r4, #84]	@ 0x54
 8004a5e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8004a62:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8004a66:	81a3      	strheq	r3, [r4, #12]
 8004a68:	bf18      	it	ne
 8004a6a:	81a3      	strhne	r3, [r4, #12]
 8004a6c:	bd10      	pop	{r4, pc}

08004a6e <__sclose>:
 8004a6e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004a72:	f000 b81b 	b.w	8004aac <_close_r>

08004a76 <memset>:
 8004a76:	4402      	add	r2, r0
 8004a78:	4603      	mov	r3, r0
 8004a7a:	4293      	cmp	r3, r2
 8004a7c:	d100      	bne.n	8004a80 <memset+0xa>
 8004a7e:	4770      	bx	lr
 8004a80:	f803 1b01 	strb.w	r1, [r3], #1
 8004a84:	e7f9      	b.n	8004a7a <memset+0x4>

08004a86 <strncmp>:
 8004a86:	b510      	push	{r4, lr}
 8004a88:	b16a      	cbz	r2, 8004aa6 <strncmp+0x20>
 8004a8a:	3901      	subs	r1, #1
 8004a8c:	1884      	adds	r4, r0, r2
 8004a8e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004a92:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8004a96:	429a      	cmp	r2, r3
 8004a98:	d103      	bne.n	8004aa2 <strncmp+0x1c>
 8004a9a:	42a0      	cmp	r0, r4
 8004a9c:	d001      	beq.n	8004aa2 <strncmp+0x1c>
 8004a9e:	2a00      	cmp	r2, #0
 8004aa0:	d1f5      	bne.n	8004a8e <strncmp+0x8>
 8004aa2:	1ad0      	subs	r0, r2, r3
 8004aa4:	bd10      	pop	{r4, pc}
 8004aa6:	4610      	mov	r0, r2
 8004aa8:	e7fc      	b.n	8004aa4 <strncmp+0x1e>
	...

08004aac <_close_r>:
 8004aac:	b538      	push	{r3, r4, r5, lr}
 8004aae:	4d06      	ldr	r5, [pc, #24]	@ (8004ac8 <_close_r+0x1c>)
 8004ab0:	2300      	movs	r3, #0
 8004ab2:	4604      	mov	r4, r0
 8004ab4:	4608      	mov	r0, r1
 8004ab6:	602b      	str	r3, [r5, #0]
 8004ab8:	f7fc fab7 	bl	800102a <_close>
 8004abc:	1c43      	adds	r3, r0, #1
 8004abe:	d102      	bne.n	8004ac6 <_close_r+0x1a>
 8004ac0:	682b      	ldr	r3, [r5, #0]
 8004ac2:	b103      	cbz	r3, 8004ac6 <_close_r+0x1a>
 8004ac4:	6023      	str	r3, [r4, #0]
 8004ac6:	bd38      	pop	{r3, r4, r5, pc}
 8004ac8:	20001314 	.word	0x20001314

08004acc <_lseek_r>:
 8004acc:	b538      	push	{r3, r4, r5, lr}
 8004ace:	4d07      	ldr	r5, [pc, #28]	@ (8004aec <_lseek_r+0x20>)
 8004ad0:	4604      	mov	r4, r0
 8004ad2:	4608      	mov	r0, r1
 8004ad4:	4611      	mov	r1, r2
 8004ad6:	2200      	movs	r2, #0
 8004ad8:	602a      	str	r2, [r5, #0]
 8004ada:	461a      	mov	r2, r3
 8004adc:	f7fc facc 	bl	8001078 <_lseek>
 8004ae0:	1c43      	adds	r3, r0, #1
 8004ae2:	d102      	bne.n	8004aea <_lseek_r+0x1e>
 8004ae4:	682b      	ldr	r3, [r5, #0]
 8004ae6:	b103      	cbz	r3, 8004aea <_lseek_r+0x1e>
 8004ae8:	6023      	str	r3, [r4, #0]
 8004aea:	bd38      	pop	{r3, r4, r5, pc}
 8004aec:	20001314 	.word	0x20001314

08004af0 <_read_r>:
 8004af0:	b538      	push	{r3, r4, r5, lr}
 8004af2:	4d07      	ldr	r5, [pc, #28]	@ (8004b10 <_read_r+0x20>)
 8004af4:	4604      	mov	r4, r0
 8004af6:	4608      	mov	r0, r1
 8004af8:	4611      	mov	r1, r2
 8004afa:	2200      	movs	r2, #0
 8004afc:	602a      	str	r2, [r5, #0]
 8004afe:	461a      	mov	r2, r3
 8004b00:	f7fc fa76 	bl	8000ff0 <_read>
 8004b04:	1c43      	adds	r3, r0, #1
 8004b06:	d102      	bne.n	8004b0e <_read_r+0x1e>
 8004b08:	682b      	ldr	r3, [r5, #0]
 8004b0a:	b103      	cbz	r3, 8004b0e <_read_r+0x1e>
 8004b0c:	6023      	str	r3, [r4, #0]
 8004b0e:	bd38      	pop	{r3, r4, r5, pc}
 8004b10:	20001314 	.word	0x20001314

08004b14 <_write_r>:
 8004b14:	b538      	push	{r3, r4, r5, lr}
 8004b16:	4d07      	ldr	r5, [pc, #28]	@ (8004b34 <_write_r+0x20>)
 8004b18:	4604      	mov	r4, r0
 8004b1a:	4608      	mov	r0, r1
 8004b1c:	4611      	mov	r1, r2
 8004b1e:	2200      	movs	r2, #0
 8004b20:	602a      	str	r2, [r5, #0]
 8004b22:	461a      	mov	r2, r3
 8004b24:	f7fb fd9a 	bl	800065c <_write>
 8004b28:	1c43      	adds	r3, r0, #1
 8004b2a:	d102      	bne.n	8004b32 <_write_r+0x1e>
 8004b2c:	682b      	ldr	r3, [r5, #0]
 8004b2e:	b103      	cbz	r3, 8004b32 <_write_r+0x1e>
 8004b30:	6023      	str	r3, [r4, #0]
 8004b32:	bd38      	pop	{r3, r4, r5, pc}
 8004b34:	20001314 	.word	0x20001314

08004b38 <__errno>:
 8004b38:	4b01      	ldr	r3, [pc, #4]	@ (8004b40 <__errno+0x8>)
 8004b3a:	6818      	ldr	r0, [r3, #0]
 8004b3c:	4770      	bx	lr
 8004b3e:	bf00      	nop
 8004b40:	20000018 	.word	0x20000018

08004b44 <__libc_init_array>:
 8004b44:	b570      	push	{r4, r5, r6, lr}
 8004b46:	4d0d      	ldr	r5, [pc, #52]	@ (8004b7c <__libc_init_array+0x38>)
 8004b48:	4c0d      	ldr	r4, [pc, #52]	@ (8004b80 <__libc_init_array+0x3c>)
 8004b4a:	1b64      	subs	r4, r4, r5
 8004b4c:	10a4      	asrs	r4, r4, #2
 8004b4e:	2600      	movs	r6, #0
 8004b50:	42a6      	cmp	r6, r4
 8004b52:	d109      	bne.n	8004b68 <__libc_init_array+0x24>
 8004b54:	4d0b      	ldr	r5, [pc, #44]	@ (8004b84 <__libc_init_array+0x40>)
 8004b56:	4c0c      	ldr	r4, [pc, #48]	@ (8004b88 <__libc_init_array+0x44>)
 8004b58:	f000 fdcc 	bl	80056f4 <_init>
 8004b5c:	1b64      	subs	r4, r4, r5
 8004b5e:	10a4      	asrs	r4, r4, #2
 8004b60:	2600      	movs	r6, #0
 8004b62:	42a6      	cmp	r6, r4
 8004b64:	d105      	bne.n	8004b72 <__libc_init_array+0x2e>
 8004b66:	bd70      	pop	{r4, r5, r6, pc}
 8004b68:	f855 3b04 	ldr.w	r3, [r5], #4
 8004b6c:	4798      	blx	r3
 8004b6e:	3601      	adds	r6, #1
 8004b70:	e7ee      	b.n	8004b50 <__libc_init_array+0xc>
 8004b72:	f855 3b04 	ldr.w	r3, [r5], #4
 8004b76:	4798      	blx	r3
 8004b78:	3601      	adds	r6, #1
 8004b7a:	e7f2      	b.n	8004b62 <__libc_init_array+0x1e>
 8004b7c:	08005928 	.word	0x08005928
 8004b80:	08005928 	.word	0x08005928
 8004b84:	08005928 	.word	0x08005928
 8004b88:	0800592c 	.word	0x0800592c

08004b8c <__retarget_lock_init_recursive>:
 8004b8c:	4770      	bx	lr

08004b8e <__retarget_lock_acquire_recursive>:
 8004b8e:	4770      	bx	lr

08004b90 <__retarget_lock_release_recursive>:
 8004b90:	4770      	bx	lr

08004b92 <memcpy>:
 8004b92:	440a      	add	r2, r1
 8004b94:	4291      	cmp	r1, r2
 8004b96:	f100 33ff 	add.w	r3, r0, #4294967295
 8004b9a:	d100      	bne.n	8004b9e <memcpy+0xc>
 8004b9c:	4770      	bx	lr
 8004b9e:	b510      	push	{r4, lr}
 8004ba0:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004ba4:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004ba8:	4291      	cmp	r1, r2
 8004baa:	d1f9      	bne.n	8004ba0 <memcpy+0xe>
 8004bac:	bd10      	pop	{r4, pc}
	...

08004bb0 <_free_r>:
 8004bb0:	b538      	push	{r3, r4, r5, lr}
 8004bb2:	4605      	mov	r5, r0
 8004bb4:	2900      	cmp	r1, #0
 8004bb6:	d041      	beq.n	8004c3c <_free_r+0x8c>
 8004bb8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004bbc:	1f0c      	subs	r4, r1, #4
 8004bbe:	2b00      	cmp	r3, #0
 8004bc0:	bfb8      	it	lt
 8004bc2:	18e4      	addlt	r4, r4, r3
 8004bc4:	f000 f8e8 	bl	8004d98 <__malloc_lock>
 8004bc8:	4a1d      	ldr	r2, [pc, #116]	@ (8004c40 <_free_r+0x90>)
 8004bca:	6813      	ldr	r3, [r2, #0]
 8004bcc:	b933      	cbnz	r3, 8004bdc <_free_r+0x2c>
 8004bce:	6063      	str	r3, [r4, #4]
 8004bd0:	6014      	str	r4, [r2, #0]
 8004bd2:	4628      	mov	r0, r5
 8004bd4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004bd8:	f000 b8e4 	b.w	8004da4 <__malloc_unlock>
 8004bdc:	42a3      	cmp	r3, r4
 8004bde:	d908      	bls.n	8004bf2 <_free_r+0x42>
 8004be0:	6820      	ldr	r0, [r4, #0]
 8004be2:	1821      	adds	r1, r4, r0
 8004be4:	428b      	cmp	r3, r1
 8004be6:	bf01      	itttt	eq
 8004be8:	6819      	ldreq	r1, [r3, #0]
 8004bea:	685b      	ldreq	r3, [r3, #4]
 8004bec:	1809      	addeq	r1, r1, r0
 8004bee:	6021      	streq	r1, [r4, #0]
 8004bf0:	e7ed      	b.n	8004bce <_free_r+0x1e>
 8004bf2:	461a      	mov	r2, r3
 8004bf4:	685b      	ldr	r3, [r3, #4]
 8004bf6:	b10b      	cbz	r3, 8004bfc <_free_r+0x4c>
 8004bf8:	42a3      	cmp	r3, r4
 8004bfa:	d9fa      	bls.n	8004bf2 <_free_r+0x42>
 8004bfc:	6811      	ldr	r1, [r2, #0]
 8004bfe:	1850      	adds	r0, r2, r1
 8004c00:	42a0      	cmp	r0, r4
 8004c02:	d10b      	bne.n	8004c1c <_free_r+0x6c>
 8004c04:	6820      	ldr	r0, [r4, #0]
 8004c06:	4401      	add	r1, r0
 8004c08:	1850      	adds	r0, r2, r1
 8004c0a:	4283      	cmp	r3, r0
 8004c0c:	6011      	str	r1, [r2, #0]
 8004c0e:	d1e0      	bne.n	8004bd2 <_free_r+0x22>
 8004c10:	6818      	ldr	r0, [r3, #0]
 8004c12:	685b      	ldr	r3, [r3, #4]
 8004c14:	6053      	str	r3, [r2, #4]
 8004c16:	4408      	add	r0, r1
 8004c18:	6010      	str	r0, [r2, #0]
 8004c1a:	e7da      	b.n	8004bd2 <_free_r+0x22>
 8004c1c:	d902      	bls.n	8004c24 <_free_r+0x74>
 8004c1e:	230c      	movs	r3, #12
 8004c20:	602b      	str	r3, [r5, #0]
 8004c22:	e7d6      	b.n	8004bd2 <_free_r+0x22>
 8004c24:	6820      	ldr	r0, [r4, #0]
 8004c26:	1821      	adds	r1, r4, r0
 8004c28:	428b      	cmp	r3, r1
 8004c2a:	bf04      	itt	eq
 8004c2c:	6819      	ldreq	r1, [r3, #0]
 8004c2e:	685b      	ldreq	r3, [r3, #4]
 8004c30:	6063      	str	r3, [r4, #4]
 8004c32:	bf04      	itt	eq
 8004c34:	1809      	addeq	r1, r1, r0
 8004c36:	6021      	streq	r1, [r4, #0]
 8004c38:	6054      	str	r4, [r2, #4]
 8004c3a:	e7ca      	b.n	8004bd2 <_free_r+0x22>
 8004c3c:	bd38      	pop	{r3, r4, r5, pc}
 8004c3e:	bf00      	nop
 8004c40:	20001320 	.word	0x20001320

08004c44 <malloc>:
 8004c44:	4b02      	ldr	r3, [pc, #8]	@ (8004c50 <malloc+0xc>)
 8004c46:	4601      	mov	r1, r0
 8004c48:	6818      	ldr	r0, [r3, #0]
 8004c4a:	f000 b825 	b.w	8004c98 <_malloc_r>
 8004c4e:	bf00      	nop
 8004c50:	20000018 	.word	0x20000018

08004c54 <sbrk_aligned>:
 8004c54:	b570      	push	{r4, r5, r6, lr}
 8004c56:	4e0f      	ldr	r6, [pc, #60]	@ (8004c94 <sbrk_aligned+0x40>)
 8004c58:	460c      	mov	r4, r1
 8004c5a:	6831      	ldr	r1, [r6, #0]
 8004c5c:	4605      	mov	r5, r0
 8004c5e:	b911      	cbnz	r1, 8004c66 <sbrk_aligned+0x12>
 8004c60:	f000 fd38 	bl	80056d4 <_sbrk_r>
 8004c64:	6030      	str	r0, [r6, #0]
 8004c66:	4621      	mov	r1, r4
 8004c68:	4628      	mov	r0, r5
 8004c6a:	f000 fd33 	bl	80056d4 <_sbrk_r>
 8004c6e:	1c43      	adds	r3, r0, #1
 8004c70:	d103      	bne.n	8004c7a <sbrk_aligned+0x26>
 8004c72:	f04f 34ff 	mov.w	r4, #4294967295
 8004c76:	4620      	mov	r0, r4
 8004c78:	bd70      	pop	{r4, r5, r6, pc}
 8004c7a:	1cc4      	adds	r4, r0, #3
 8004c7c:	f024 0403 	bic.w	r4, r4, #3
 8004c80:	42a0      	cmp	r0, r4
 8004c82:	d0f8      	beq.n	8004c76 <sbrk_aligned+0x22>
 8004c84:	1a21      	subs	r1, r4, r0
 8004c86:	4628      	mov	r0, r5
 8004c88:	f000 fd24 	bl	80056d4 <_sbrk_r>
 8004c8c:	3001      	adds	r0, #1
 8004c8e:	d1f2      	bne.n	8004c76 <sbrk_aligned+0x22>
 8004c90:	e7ef      	b.n	8004c72 <sbrk_aligned+0x1e>
 8004c92:	bf00      	nop
 8004c94:	2000131c 	.word	0x2000131c

08004c98 <_malloc_r>:
 8004c98:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004c9c:	1ccd      	adds	r5, r1, #3
 8004c9e:	f025 0503 	bic.w	r5, r5, #3
 8004ca2:	3508      	adds	r5, #8
 8004ca4:	2d0c      	cmp	r5, #12
 8004ca6:	bf38      	it	cc
 8004ca8:	250c      	movcc	r5, #12
 8004caa:	2d00      	cmp	r5, #0
 8004cac:	4606      	mov	r6, r0
 8004cae:	db01      	blt.n	8004cb4 <_malloc_r+0x1c>
 8004cb0:	42a9      	cmp	r1, r5
 8004cb2:	d904      	bls.n	8004cbe <_malloc_r+0x26>
 8004cb4:	230c      	movs	r3, #12
 8004cb6:	6033      	str	r3, [r6, #0]
 8004cb8:	2000      	movs	r0, #0
 8004cba:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004cbe:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8004d94 <_malloc_r+0xfc>
 8004cc2:	f000 f869 	bl	8004d98 <__malloc_lock>
 8004cc6:	f8d8 3000 	ldr.w	r3, [r8]
 8004cca:	461c      	mov	r4, r3
 8004ccc:	bb44      	cbnz	r4, 8004d20 <_malloc_r+0x88>
 8004cce:	4629      	mov	r1, r5
 8004cd0:	4630      	mov	r0, r6
 8004cd2:	f7ff ffbf 	bl	8004c54 <sbrk_aligned>
 8004cd6:	1c43      	adds	r3, r0, #1
 8004cd8:	4604      	mov	r4, r0
 8004cda:	d158      	bne.n	8004d8e <_malloc_r+0xf6>
 8004cdc:	f8d8 4000 	ldr.w	r4, [r8]
 8004ce0:	4627      	mov	r7, r4
 8004ce2:	2f00      	cmp	r7, #0
 8004ce4:	d143      	bne.n	8004d6e <_malloc_r+0xd6>
 8004ce6:	2c00      	cmp	r4, #0
 8004ce8:	d04b      	beq.n	8004d82 <_malloc_r+0xea>
 8004cea:	6823      	ldr	r3, [r4, #0]
 8004cec:	4639      	mov	r1, r7
 8004cee:	4630      	mov	r0, r6
 8004cf0:	eb04 0903 	add.w	r9, r4, r3
 8004cf4:	f000 fcee 	bl	80056d4 <_sbrk_r>
 8004cf8:	4581      	cmp	r9, r0
 8004cfa:	d142      	bne.n	8004d82 <_malloc_r+0xea>
 8004cfc:	6821      	ldr	r1, [r4, #0]
 8004cfe:	1a6d      	subs	r5, r5, r1
 8004d00:	4629      	mov	r1, r5
 8004d02:	4630      	mov	r0, r6
 8004d04:	f7ff ffa6 	bl	8004c54 <sbrk_aligned>
 8004d08:	3001      	adds	r0, #1
 8004d0a:	d03a      	beq.n	8004d82 <_malloc_r+0xea>
 8004d0c:	6823      	ldr	r3, [r4, #0]
 8004d0e:	442b      	add	r3, r5
 8004d10:	6023      	str	r3, [r4, #0]
 8004d12:	f8d8 3000 	ldr.w	r3, [r8]
 8004d16:	685a      	ldr	r2, [r3, #4]
 8004d18:	bb62      	cbnz	r2, 8004d74 <_malloc_r+0xdc>
 8004d1a:	f8c8 7000 	str.w	r7, [r8]
 8004d1e:	e00f      	b.n	8004d40 <_malloc_r+0xa8>
 8004d20:	6822      	ldr	r2, [r4, #0]
 8004d22:	1b52      	subs	r2, r2, r5
 8004d24:	d420      	bmi.n	8004d68 <_malloc_r+0xd0>
 8004d26:	2a0b      	cmp	r2, #11
 8004d28:	d917      	bls.n	8004d5a <_malloc_r+0xc2>
 8004d2a:	1961      	adds	r1, r4, r5
 8004d2c:	42a3      	cmp	r3, r4
 8004d2e:	6025      	str	r5, [r4, #0]
 8004d30:	bf18      	it	ne
 8004d32:	6059      	strne	r1, [r3, #4]
 8004d34:	6863      	ldr	r3, [r4, #4]
 8004d36:	bf08      	it	eq
 8004d38:	f8c8 1000 	streq.w	r1, [r8]
 8004d3c:	5162      	str	r2, [r4, r5]
 8004d3e:	604b      	str	r3, [r1, #4]
 8004d40:	4630      	mov	r0, r6
 8004d42:	f000 f82f 	bl	8004da4 <__malloc_unlock>
 8004d46:	f104 000b 	add.w	r0, r4, #11
 8004d4a:	1d23      	adds	r3, r4, #4
 8004d4c:	f020 0007 	bic.w	r0, r0, #7
 8004d50:	1ac2      	subs	r2, r0, r3
 8004d52:	bf1c      	itt	ne
 8004d54:	1a1b      	subne	r3, r3, r0
 8004d56:	50a3      	strne	r3, [r4, r2]
 8004d58:	e7af      	b.n	8004cba <_malloc_r+0x22>
 8004d5a:	6862      	ldr	r2, [r4, #4]
 8004d5c:	42a3      	cmp	r3, r4
 8004d5e:	bf0c      	ite	eq
 8004d60:	f8c8 2000 	streq.w	r2, [r8]
 8004d64:	605a      	strne	r2, [r3, #4]
 8004d66:	e7eb      	b.n	8004d40 <_malloc_r+0xa8>
 8004d68:	4623      	mov	r3, r4
 8004d6a:	6864      	ldr	r4, [r4, #4]
 8004d6c:	e7ae      	b.n	8004ccc <_malloc_r+0x34>
 8004d6e:	463c      	mov	r4, r7
 8004d70:	687f      	ldr	r7, [r7, #4]
 8004d72:	e7b6      	b.n	8004ce2 <_malloc_r+0x4a>
 8004d74:	461a      	mov	r2, r3
 8004d76:	685b      	ldr	r3, [r3, #4]
 8004d78:	42a3      	cmp	r3, r4
 8004d7a:	d1fb      	bne.n	8004d74 <_malloc_r+0xdc>
 8004d7c:	2300      	movs	r3, #0
 8004d7e:	6053      	str	r3, [r2, #4]
 8004d80:	e7de      	b.n	8004d40 <_malloc_r+0xa8>
 8004d82:	230c      	movs	r3, #12
 8004d84:	6033      	str	r3, [r6, #0]
 8004d86:	4630      	mov	r0, r6
 8004d88:	f000 f80c 	bl	8004da4 <__malloc_unlock>
 8004d8c:	e794      	b.n	8004cb8 <_malloc_r+0x20>
 8004d8e:	6005      	str	r5, [r0, #0]
 8004d90:	e7d6      	b.n	8004d40 <_malloc_r+0xa8>
 8004d92:	bf00      	nop
 8004d94:	20001320 	.word	0x20001320

08004d98 <__malloc_lock>:
 8004d98:	4801      	ldr	r0, [pc, #4]	@ (8004da0 <__malloc_lock+0x8>)
 8004d9a:	f7ff bef8 	b.w	8004b8e <__retarget_lock_acquire_recursive>
 8004d9e:	bf00      	nop
 8004da0:	20001318 	.word	0x20001318

08004da4 <__malloc_unlock>:
 8004da4:	4801      	ldr	r0, [pc, #4]	@ (8004dac <__malloc_unlock+0x8>)
 8004da6:	f7ff bef3 	b.w	8004b90 <__retarget_lock_release_recursive>
 8004daa:	bf00      	nop
 8004dac:	20001318 	.word	0x20001318

08004db0 <__sfputc_r>:
 8004db0:	6893      	ldr	r3, [r2, #8]
 8004db2:	3b01      	subs	r3, #1
 8004db4:	2b00      	cmp	r3, #0
 8004db6:	b410      	push	{r4}
 8004db8:	6093      	str	r3, [r2, #8]
 8004dba:	da08      	bge.n	8004dce <__sfputc_r+0x1e>
 8004dbc:	6994      	ldr	r4, [r2, #24]
 8004dbe:	42a3      	cmp	r3, r4
 8004dc0:	db01      	blt.n	8004dc6 <__sfputc_r+0x16>
 8004dc2:	290a      	cmp	r1, #10
 8004dc4:	d103      	bne.n	8004dce <__sfputc_r+0x1e>
 8004dc6:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004dca:	f000 bbcd 	b.w	8005568 <__swbuf_r>
 8004dce:	6813      	ldr	r3, [r2, #0]
 8004dd0:	1c58      	adds	r0, r3, #1
 8004dd2:	6010      	str	r0, [r2, #0]
 8004dd4:	7019      	strb	r1, [r3, #0]
 8004dd6:	4608      	mov	r0, r1
 8004dd8:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004ddc:	4770      	bx	lr

08004dde <__sfputs_r>:
 8004dde:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004de0:	4606      	mov	r6, r0
 8004de2:	460f      	mov	r7, r1
 8004de4:	4614      	mov	r4, r2
 8004de6:	18d5      	adds	r5, r2, r3
 8004de8:	42ac      	cmp	r4, r5
 8004dea:	d101      	bne.n	8004df0 <__sfputs_r+0x12>
 8004dec:	2000      	movs	r0, #0
 8004dee:	e007      	b.n	8004e00 <__sfputs_r+0x22>
 8004df0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004df4:	463a      	mov	r2, r7
 8004df6:	4630      	mov	r0, r6
 8004df8:	f7ff ffda 	bl	8004db0 <__sfputc_r>
 8004dfc:	1c43      	adds	r3, r0, #1
 8004dfe:	d1f3      	bne.n	8004de8 <__sfputs_r+0xa>
 8004e00:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08004e04 <_vfiprintf_r>:
 8004e04:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004e08:	460d      	mov	r5, r1
 8004e0a:	b09d      	sub	sp, #116	@ 0x74
 8004e0c:	4614      	mov	r4, r2
 8004e0e:	4698      	mov	r8, r3
 8004e10:	4606      	mov	r6, r0
 8004e12:	b118      	cbz	r0, 8004e1c <_vfiprintf_r+0x18>
 8004e14:	6a03      	ldr	r3, [r0, #32]
 8004e16:	b90b      	cbnz	r3, 8004e1c <_vfiprintf_r+0x18>
 8004e18:	f7ff fcee 	bl	80047f8 <__sinit>
 8004e1c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8004e1e:	07d9      	lsls	r1, r3, #31
 8004e20:	d405      	bmi.n	8004e2e <_vfiprintf_r+0x2a>
 8004e22:	89ab      	ldrh	r3, [r5, #12]
 8004e24:	059a      	lsls	r2, r3, #22
 8004e26:	d402      	bmi.n	8004e2e <_vfiprintf_r+0x2a>
 8004e28:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8004e2a:	f7ff feb0 	bl	8004b8e <__retarget_lock_acquire_recursive>
 8004e2e:	89ab      	ldrh	r3, [r5, #12]
 8004e30:	071b      	lsls	r3, r3, #28
 8004e32:	d501      	bpl.n	8004e38 <_vfiprintf_r+0x34>
 8004e34:	692b      	ldr	r3, [r5, #16]
 8004e36:	b99b      	cbnz	r3, 8004e60 <_vfiprintf_r+0x5c>
 8004e38:	4629      	mov	r1, r5
 8004e3a:	4630      	mov	r0, r6
 8004e3c:	f000 fbd2 	bl	80055e4 <__swsetup_r>
 8004e40:	b170      	cbz	r0, 8004e60 <_vfiprintf_r+0x5c>
 8004e42:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8004e44:	07dc      	lsls	r4, r3, #31
 8004e46:	d504      	bpl.n	8004e52 <_vfiprintf_r+0x4e>
 8004e48:	f04f 30ff 	mov.w	r0, #4294967295
 8004e4c:	b01d      	add	sp, #116	@ 0x74
 8004e4e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004e52:	89ab      	ldrh	r3, [r5, #12]
 8004e54:	0598      	lsls	r0, r3, #22
 8004e56:	d4f7      	bmi.n	8004e48 <_vfiprintf_r+0x44>
 8004e58:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8004e5a:	f7ff fe99 	bl	8004b90 <__retarget_lock_release_recursive>
 8004e5e:	e7f3      	b.n	8004e48 <_vfiprintf_r+0x44>
 8004e60:	2300      	movs	r3, #0
 8004e62:	9309      	str	r3, [sp, #36]	@ 0x24
 8004e64:	2320      	movs	r3, #32
 8004e66:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8004e6a:	f8cd 800c 	str.w	r8, [sp, #12]
 8004e6e:	2330      	movs	r3, #48	@ 0x30
 8004e70:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8005020 <_vfiprintf_r+0x21c>
 8004e74:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8004e78:	f04f 0901 	mov.w	r9, #1
 8004e7c:	4623      	mov	r3, r4
 8004e7e:	469a      	mov	sl, r3
 8004e80:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004e84:	b10a      	cbz	r2, 8004e8a <_vfiprintf_r+0x86>
 8004e86:	2a25      	cmp	r2, #37	@ 0x25
 8004e88:	d1f9      	bne.n	8004e7e <_vfiprintf_r+0x7a>
 8004e8a:	ebba 0b04 	subs.w	fp, sl, r4
 8004e8e:	d00b      	beq.n	8004ea8 <_vfiprintf_r+0xa4>
 8004e90:	465b      	mov	r3, fp
 8004e92:	4622      	mov	r2, r4
 8004e94:	4629      	mov	r1, r5
 8004e96:	4630      	mov	r0, r6
 8004e98:	f7ff ffa1 	bl	8004dde <__sfputs_r>
 8004e9c:	3001      	adds	r0, #1
 8004e9e:	f000 80a7 	beq.w	8004ff0 <_vfiprintf_r+0x1ec>
 8004ea2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8004ea4:	445a      	add	r2, fp
 8004ea6:	9209      	str	r2, [sp, #36]	@ 0x24
 8004ea8:	f89a 3000 	ldrb.w	r3, [sl]
 8004eac:	2b00      	cmp	r3, #0
 8004eae:	f000 809f 	beq.w	8004ff0 <_vfiprintf_r+0x1ec>
 8004eb2:	2300      	movs	r3, #0
 8004eb4:	f04f 32ff 	mov.w	r2, #4294967295
 8004eb8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004ebc:	f10a 0a01 	add.w	sl, sl, #1
 8004ec0:	9304      	str	r3, [sp, #16]
 8004ec2:	9307      	str	r3, [sp, #28]
 8004ec4:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8004ec8:	931a      	str	r3, [sp, #104]	@ 0x68
 8004eca:	4654      	mov	r4, sl
 8004ecc:	2205      	movs	r2, #5
 8004ece:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004ed2:	4853      	ldr	r0, [pc, #332]	@ (8005020 <_vfiprintf_r+0x21c>)
 8004ed4:	f7fb f984 	bl	80001e0 <memchr>
 8004ed8:	9a04      	ldr	r2, [sp, #16]
 8004eda:	b9d8      	cbnz	r0, 8004f14 <_vfiprintf_r+0x110>
 8004edc:	06d1      	lsls	r1, r2, #27
 8004ede:	bf44      	itt	mi
 8004ee0:	2320      	movmi	r3, #32
 8004ee2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004ee6:	0713      	lsls	r3, r2, #28
 8004ee8:	bf44      	itt	mi
 8004eea:	232b      	movmi	r3, #43	@ 0x2b
 8004eec:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004ef0:	f89a 3000 	ldrb.w	r3, [sl]
 8004ef4:	2b2a      	cmp	r3, #42	@ 0x2a
 8004ef6:	d015      	beq.n	8004f24 <_vfiprintf_r+0x120>
 8004ef8:	9a07      	ldr	r2, [sp, #28]
 8004efa:	4654      	mov	r4, sl
 8004efc:	2000      	movs	r0, #0
 8004efe:	f04f 0c0a 	mov.w	ip, #10
 8004f02:	4621      	mov	r1, r4
 8004f04:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004f08:	3b30      	subs	r3, #48	@ 0x30
 8004f0a:	2b09      	cmp	r3, #9
 8004f0c:	d94b      	bls.n	8004fa6 <_vfiprintf_r+0x1a2>
 8004f0e:	b1b0      	cbz	r0, 8004f3e <_vfiprintf_r+0x13a>
 8004f10:	9207      	str	r2, [sp, #28]
 8004f12:	e014      	b.n	8004f3e <_vfiprintf_r+0x13a>
 8004f14:	eba0 0308 	sub.w	r3, r0, r8
 8004f18:	fa09 f303 	lsl.w	r3, r9, r3
 8004f1c:	4313      	orrs	r3, r2
 8004f1e:	9304      	str	r3, [sp, #16]
 8004f20:	46a2      	mov	sl, r4
 8004f22:	e7d2      	b.n	8004eca <_vfiprintf_r+0xc6>
 8004f24:	9b03      	ldr	r3, [sp, #12]
 8004f26:	1d19      	adds	r1, r3, #4
 8004f28:	681b      	ldr	r3, [r3, #0]
 8004f2a:	9103      	str	r1, [sp, #12]
 8004f2c:	2b00      	cmp	r3, #0
 8004f2e:	bfbb      	ittet	lt
 8004f30:	425b      	neglt	r3, r3
 8004f32:	f042 0202 	orrlt.w	r2, r2, #2
 8004f36:	9307      	strge	r3, [sp, #28]
 8004f38:	9307      	strlt	r3, [sp, #28]
 8004f3a:	bfb8      	it	lt
 8004f3c:	9204      	strlt	r2, [sp, #16]
 8004f3e:	7823      	ldrb	r3, [r4, #0]
 8004f40:	2b2e      	cmp	r3, #46	@ 0x2e
 8004f42:	d10a      	bne.n	8004f5a <_vfiprintf_r+0x156>
 8004f44:	7863      	ldrb	r3, [r4, #1]
 8004f46:	2b2a      	cmp	r3, #42	@ 0x2a
 8004f48:	d132      	bne.n	8004fb0 <_vfiprintf_r+0x1ac>
 8004f4a:	9b03      	ldr	r3, [sp, #12]
 8004f4c:	1d1a      	adds	r2, r3, #4
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	9203      	str	r2, [sp, #12]
 8004f52:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8004f56:	3402      	adds	r4, #2
 8004f58:	9305      	str	r3, [sp, #20]
 8004f5a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8005030 <_vfiprintf_r+0x22c>
 8004f5e:	7821      	ldrb	r1, [r4, #0]
 8004f60:	2203      	movs	r2, #3
 8004f62:	4650      	mov	r0, sl
 8004f64:	f7fb f93c 	bl	80001e0 <memchr>
 8004f68:	b138      	cbz	r0, 8004f7a <_vfiprintf_r+0x176>
 8004f6a:	9b04      	ldr	r3, [sp, #16]
 8004f6c:	eba0 000a 	sub.w	r0, r0, sl
 8004f70:	2240      	movs	r2, #64	@ 0x40
 8004f72:	4082      	lsls	r2, r0
 8004f74:	4313      	orrs	r3, r2
 8004f76:	3401      	adds	r4, #1
 8004f78:	9304      	str	r3, [sp, #16]
 8004f7a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004f7e:	4829      	ldr	r0, [pc, #164]	@ (8005024 <_vfiprintf_r+0x220>)
 8004f80:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8004f84:	2206      	movs	r2, #6
 8004f86:	f7fb f92b 	bl	80001e0 <memchr>
 8004f8a:	2800      	cmp	r0, #0
 8004f8c:	d03f      	beq.n	800500e <_vfiprintf_r+0x20a>
 8004f8e:	4b26      	ldr	r3, [pc, #152]	@ (8005028 <_vfiprintf_r+0x224>)
 8004f90:	bb1b      	cbnz	r3, 8004fda <_vfiprintf_r+0x1d6>
 8004f92:	9b03      	ldr	r3, [sp, #12]
 8004f94:	3307      	adds	r3, #7
 8004f96:	f023 0307 	bic.w	r3, r3, #7
 8004f9a:	3308      	adds	r3, #8
 8004f9c:	9303      	str	r3, [sp, #12]
 8004f9e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004fa0:	443b      	add	r3, r7
 8004fa2:	9309      	str	r3, [sp, #36]	@ 0x24
 8004fa4:	e76a      	b.n	8004e7c <_vfiprintf_r+0x78>
 8004fa6:	fb0c 3202 	mla	r2, ip, r2, r3
 8004faa:	460c      	mov	r4, r1
 8004fac:	2001      	movs	r0, #1
 8004fae:	e7a8      	b.n	8004f02 <_vfiprintf_r+0xfe>
 8004fb0:	2300      	movs	r3, #0
 8004fb2:	3401      	adds	r4, #1
 8004fb4:	9305      	str	r3, [sp, #20]
 8004fb6:	4619      	mov	r1, r3
 8004fb8:	f04f 0c0a 	mov.w	ip, #10
 8004fbc:	4620      	mov	r0, r4
 8004fbe:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004fc2:	3a30      	subs	r2, #48	@ 0x30
 8004fc4:	2a09      	cmp	r2, #9
 8004fc6:	d903      	bls.n	8004fd0 <_vfiprintf_r+0x1cc>
 8004fc8:	2b00      	cmp	r3, #0
 8004fca:	d0c6      	beq.n	8004f5a <_vfiprintf_r+0x156>
 8004fcc:	9105      	str	r1, [sp, #20]
 8004fce:	e7c4      	b.n	8004f5a <_vfiprintf_r+0x156>
 8004fd0:	fb0c 2101 	mla	r1, ip, r1, r2
 8004fd4:	4604      	mov	r4, r0
 8004fd6:	2301      	movs	r3, #1
 8004fd8:	e7f0      	b.n	8004fbc <_vfiprintf_r+0x1b8>
 8004fda:	ab03      	add	r3, sp, #12
 8004fdc:	9300      	str	r3, [sp, #0]
 8004fde:	462a      	mov	r2, r5
 8004fe0:	4b12      	ldr	r3, [pc, #72]	@ (800502c <_vfiprintf_r+0x228>)
 8004fe2:	a904      	add	r1, sp, #16
 8004fe4:	4630      	mov	r0, r6
 8004fe6:	f3af 8000 	nop.w
 8004fea:	4607      	mov	r7, r0
 8004fec:	1c78      	adds	r0, r7, #1
 8004fee:	d1d6      	bne.n	8004f9e <_vfiprintf_r+0x19a>
 8004ff0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8004ff2:	07d9      	lsls	r1, r3, #31
 8004ff4:	d405      	bmi.n	8005002 <_vfiprintf_r+0x1fe>
 8004ff6:	89ab      	ldrh	r3, [r5, #12]
 8004ff8:	059a      	lsls	r2, r3, #22
 8004ffa:	d402      	bmi.n	8005002 <_vfiprintf_r+0x1fe>
 8004ffc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8004ffe:	f7ff fdc7 	bl	8004b90 <__retarget_lock_release_recursive>
 8005002:	89ab      	ldrh	r3, [r5, #12]
 8005004:	065b      	lsls	r3, r3, #25
 8005006:	f53f af1f 	bmi.w	8004e48 <_vfiprintf_r+0x44>
 800500a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800500c:	e71e      	b.n	8004e4c <_vfiprintf_r+0x48>
 800500e:	ab03      	add	r3, sp, #12
 8005010:	9300      	str	r3, [sp, #0]
 8005012:	462a      	mov	r2, r5
 8005014:	4b05      	ldr	r3, [pc, #20]	@ (800502c <_vfiprintf_r+0x228>)
 8005016:	a904      	add	r1, sp, #16
 8005018:	4630      	mov	r0, r6
 800501a:	f000 f879 	bl	8005110 <_printf_i>
 800501e:	e7e4      	b.n	8004fea <_vfiprintf_r+0x1e6>
 8005020:	080058ec 	.word	0x080058ec
 8005024:	080058f6 	.word	0x080058f6
 8005028:	00000000 	.word	0x00000000
 800502c:	08004ddf 	.word	0x08004ddf
 8005030:	080058f2 	.word	0x080058f2

08005034 <_printf_common>:
 8005034:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005038:	4616      	mov	r6, r2
 800503a:	4698      	mov	r8, r3
 800503c:	688a      	ldr	r2, [r1, #8]
 800503e:	690b      	ldr	r3, [r1, #16]
 8005040:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005044:	4293      	cmp	r3, r2
 8005046:	bfb8      	it	lt
 8005048:	4613      	movlt	r3, r2
 800504a:	6033      	str	r3, [r6, #0]
 800504c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8005050:	4607      	mov	r7, r0
 8005052:	460c      	mov	r4, r1
 8005054:	b10a      	cbz	r2, 800505a <_printf_common+0x26>
 8005056:	3301      	adds	r3, #1
 8005058:	6033      	str	r3, [r6, #0]
 800505a:	6823      	ldr	r3, [r4, #0]
 800505c:	0699      	lsls	r1, r3, #26
 800505e:	bf42      	ittt	mi
 8005060:	6833      	ldrmi	r3, [r6, #0]
 8005062:	3302      	addmi	r3, #2
 8005064:	6033      	strmi	r3, [r6, #0]
 8005066:	6825      	ldr	r5, [r4, #0]
 8005068:	f015 0506 	ands.w	r5, r5, #6
 800506c:	d106      	bne.n	800507c <_printf_common+0x48>
 800506e:	f104 0a19 	add.w	sl, r4, #25
 8005072:	68e3      	ldr	r3, [r4, #12]
 8005074:	6832      	ldr	r2, [r6, #0]
 8005076:	1a9b      	subs	r3, r3, r2
 8005078:	42ab      	cmp	r3, r5
 800507a:	dc26      	bgt.n	80050ca <_printf_common+0x96>
 800507c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8005080:	6822      	ldr	r2, [r4, #0]
 8005082:	3b00      	subs	r3, #0
 8005084:	bf18      	it	ne
 8005086:	2301      	movne	r3, #1
 8005088:	0692      	lsls	r2, r2, #26
 800508a:	d42b      	bmi.n	80050e4 <_printf_common+0xb0>
 800508c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8005090:	4641      	mov	r1, r8
 8005092:	4638      	mov	r0, r7
 8005094:	47c8      	blx	r9
 8005096:	3001      	adds	r0, #1
 8005098:	d01e      	beq.n	80050d8 <_printf_common+0xa4>
 800509a:	6823      	ldr	r3, [r4, #0]
 800509c:	6922      	ldr	r2, [r4, #16]
 800509e:	f003 0306 	and.w	r3, r3, #6
 80050a2:	2b04      	cmp	r3, #4
 80050a4:	bf02      	ittt	eq
 80050a6:	68e5      	ldreq	r5, [r4, #12]
 80050a8:	6833      	ldreq	r3, [r6, #0]
 80050aa:	1aed      	subeq	r5, r5, r3
 80050ac:	68a3      	ldr	r3, [r4, #8]
 80050ae:	bf0c      	ite	eq
 80050b0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80050b4:	2500      	movne	r5, #0
 80050b6:	4293      	cmp	r3, r2
 80050b8:	bfc4      	itt	gt
 80050ba:	1a9b      	subgt	r3, r3, r2
 80050bc:	18ed      	addgt	r5, r5, r3
 80050be:	2600      	movs	r6, #0
 80050c0:	341a      	adds	r4, #26
 80050c2:	42b5      	cmp	r5, r6
 80050c4:	d11a      	bne.n	80050fc <_printf_common+0xc8>
 80050c6:	2000      	movs	r0, #0
 80050c8:	e008      	b.n	80050dc <_printf_common+0xa8>
 80050ca:	2301      	movs	r3, #1
 80050cc:	4652      	mov	r2, sl
 80050ce:	4641      	mov	r1, r8
 80050d0:	4638      	mov	r0, r7
 80050d2:	47c8      	blx	r9
 80050d4:	3001      	adds	r0, #1
 80050d6:	d103      	bne.n	80050e0 <_printf_common+0xac>
 80050d8:	f04f 30ff 	mov.w	r0, #4294967295
 80050dc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80050e0:	3501      	adds	r5, #1
 80050e2:	e7c6      	b.n	8005072 <_printf_common+0x3e>
 80050e4:	18e1      	adds	r1, r4, r3
 80050e6:	1c5a      	adds	r2, r3, #1
 80050e8:	2030      	movs	r0, #48	@ 0x30
 80050ea:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80050ee:	4422      	add	r2, r4
 80050f0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80050f4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80050f8:	3302      	adds	r3, #2
 80050fa:	e7c7      	b.n	800508c <_printf_common+0x58>
 80050fc:	2301      	movs	r3, #1
 80050fe:	4622      	mov	r2, r4
 8005100:	4641      	mov	r1, r8
 8005102:	4638      	mov	r0, r7
 8005104:	47c8      	blx	r9
 8005106:	3001      	adds	r0, #1
 8005108:	d0e6      	beq.n	80050d8 <_printf_common+0xa4>
 800510a:	3601      	adds	r6, #1
 800510c:	e7d9      	b.n	80050c2 <_printf_common+0x8e>
	...

08005110 <_printf_i>:
 8005110:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005114:	7e0f      	ldrb	r7, [r1, #24]
 8005116:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8005118:	2f78      	cmp	r7, #120	@ 0x78
 800511a:	4691      	mov	r9, r2
 800511c:	4680      	mov	r8, r0
 800511e:	460c      	mov	r4, r1
 8005120:	469a      	mov	sl, r3
 8005122:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8005126:	d807      	bhi.n	8005138 <_printf_i+0x28>
 8005128:	2f62      	cmp	r7, #98	@ 0x62
 800512a:	d80a      	bhi.n	8005142 <_printf_i+0x32>
 800512c:	2f00      	cmp	r7, #0
 800512e:	f000 80d1 	beq.w	80052d4 <_printf_i+0x1c4>
 8005132:	2f58      	cmp	r7, #88	@ 0x58
 8005134:	f000 80b8 	beq.w	80052a8 <_printf_i+0x198>
 8005138:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800513c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8005140:	e03a      	b.n	80051b8 <_printf_i+0xa8>
 8005142:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8005146:	2b15      	cmp	r3, #21
 8005148:	d8f6      	bhi.n	8005138 <_printf_i+0x28>
 800514a:	a101      	add	r1, pc, #4	@ (adr r1, 8005150 <_printf_i+0x40>)
 800514c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005150:	080051a9 	.word	0x080051a9
 8005154:	080051bd 	.word	0x080051bd
 8005158:	08005139 	.word	0x08005139
 800515c:	08005139 	.word	0x08005139
 8005160:	08005139 	.word	0x08005139
 8005164:	08005139 	.word	0x08005139
 8005168:	080051bd 	.word	0x080051bd
 800516c:	08005139 	.word	0x08005139
 8005170:	08005139 	.word	0x08005139
 8005174:	08005139 	.word	0x08005139
 8005178:	08005139 	.word	0x08005139
 800517c:	080052bb 	.word	0x080052bb
 8005180:	080051e7 	.word	0x080051e7
 8005184:	08005275 	.word	0x08005275
 8005188:	08005139 	.word	0x08005139
 800518c:	08005139 	.word	0x08005139
 8005190:	080052dd 	.word	0x080052dd
 8005194:	08005139 	.word	0x08005139
 8005198:	080051e7 	.word	0x080051e7
 800519c:	08005139 	.word	0x08005139
 80051a0:	08005139 	.word	0x08005139
 80051a4:	0800527d 	.word	0x0800527d
 80051a8:	6833      	ldr	r3, [r6, #0]
 80051aa:	1d1a      	adds	r2, r3, #4
 80051ac:	681b      	ldr	r3, [r3, #0]
 80051ae:	6032      	str	r2, [r6, #0]
 80051b0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80051b4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80051b8:	2301      	movs	r3, #1
 80051ba:	e09c      	b.n	80052f6 <_printf_i+0x1e6>
 80051bc:	6833      	ldr	r3, [r6, #0]
 80051be:	6820      	ldr	r0, [r4, #0]
 80051c0:	1d19      	adds	r1, r3, #4
 80051c2:	6031      	str	r1, [r6, #0]
 80051c4:	0606      	lsls	r6, r0, #24
 80051c6:	d501      	bpl.n	80051cc <_printf_i+0xbc>
 80051c8:	681d      	ldr	r5, [r3, #0]
 80051ca:	e003      	b.n	80051d4 <_printf_i+0xc4>
 80051cc:	0645      	lsls	r5, r0, #25
 80051ce:	d5fb      	bpl.n	80051c8 <_printf_i+0xb8>
 80051d0:	f9b3 5000 	ldrsh.w	r5, [r3]
 80051d4:	2d00      	cmp	r5, #0
 80051d6:	da03      	bge.n	80051e0 <_printf_i+0xd0>
 80051d8:	232d      	movs	r3, #45	@ 0x2d
 80051da:	426d      	negs	r5, r5
 80051dc:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80051e0:	4858      	ldr	r0, [pc, #352]	@ (8005344 <_printf_i+0x234>)
 80051e2:	230a      	movs	r3, #10
 80051e4:	e011      	b.n	800520a <_printf_i+0xfa>
 80051e6:	6821      	ldr	r1, [r4, #0]
 80051e8:	6833      	ldr	r3, [r6, #0]
 80051ea:	0608      	lsls	r0, r1, #24
 80051ec:	f853 5b04 	ldr.w	r5, [r3], #4
 80051f0:	d402      	bmi.n	80051f8 <_printf_i+0xe8>
 80051f2:	0649      	lsls	r1, r1, #25
 80051f4:	bf48      	it	mi
 80051f6:	b2ad      	uxthmi	r5, r5
 80051f8:	2f6f      	cmp	r7, #111	@ 0x6f
 80051fa:	4852      	ldr	r0, [pc, #328]	@ (8005344 <_printf_i+0x234>)
 80051fc:	6033      	str	r3, [r6, #0]
 80051fe:	bf14      	ite	ne
 8005200:	230a      	movne	r3, #10
 8005202:	2308      	moveq	r3, #8
 8005204:	2100      	movs	r1, #0
 8005206:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800520a:	6866      	ldr	r6, [r4, #4]
 800520c:	60a6      	str	r6, [r4, #8]
 800520e:	2e00      	cmp	r6, #0
 8005210:	db05      	blt.n	800521e <_printf_i+0x10e>
 8005212:	6821      	ldr	r1, [r4, #0]
 8005214:	432e      	orrs	r6, r5
 8005216:	f021 0104 	bic.w	r1, r1, #4
 800521a:	6021      	str	r1, [r4, #0]
 800521c:	d04b      	beq.n	80052b6 <_printf_i+0x1a6>
 800521e:	4616      	mov	r6, r2
 8005220:	fbb5 f1f3 	udiv	r1, r5, r3
 8005224:	fb03 5711 	mls	r7, r3, r1, r5
 8005228:	5dc7      	ldrb	r7, [r0, r7]
 800522a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800522e:	462f      	mov	r7, r5
 8005230:	42bb      	cmp	r3, r7
 8005232:	460d      	mov	r5, r1
 8005234:	d9f4      	bls.n	8005220 <_printf_i+0x110>
 8005236:	2b08      	cmp	r3, #8
 8005238:	d10b      	bne.n	8005252 <_printf_i+0x142>
 800523a:	6823      	ldr	r3, [r4, #0]
 800523c:	07df      	lsls	r7, r3, #31
 800523e:	d508      	bpl.n	8005252 <_printf_i+0x142>
 8005240:	6923      	ldr	r3, [r4, #16]
 8005242:	6861      	ldr	r1, [r4, #4]
 8005244:	4299      	cmp	r1, r3
 8005246:	bfde      	ittt	le
 8005248:	2330      	movle	r3, #48	@ 0x30
 800524a:	f806 3c01 	strble.w	r3, [r6, #-1]
 800524e:	f106 36ff 	addle.w	r6, r6, #4294967295
 8005252:	1b92      	subs	r2, r2, r6
 8005254:	6122      	str	r2, [r4, #16]
 8005256:	f8cd a000 	str.w	sl, [sp]
 800525a:	464b      	mov	r3, r9
 800525c:	aa03      	add	r2, sp, #12
 800525e:	4621      	mov	r1, r4
 8005260:	4640      	mov	r0, r8
 8005262:	f7ff fee7 	bl	8005034 <_printf_common>
 8005266:	3001      	adds	r0, #1
 8005268:	d14a      	bne.n	8005300 <_printf_i+0x1f0>
 800526a:	f04f 30ff 	mov.w	r0, #4294967295
 800526e:	b004      	add	sp, #16
 8005270:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005274:	6823      	ldr	r3, [r4, #0]
 8005276:	f043 0320 	orr.w	r3, r3, #32
 800527a:	6023      	str	r3, [r4, #0]
 800527c:	4832      	ldr	r0, [pc, #200]	@ (8005348 <_printf_i+0x238>)
 800527e:	2778      	movs	r7, #120	@ 0x78
 8005280:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8005284:	6823      	ldr	r3, [r4, #0]
 8005286:	6831      	ldr	r1, [r6, #0]
 8005288:	061f      	lsls	r7, r3, #24
 800528a:	f851 5b04 	ldr.w	r5, [r1], #4
 800528e:	d402      	bmi.n	8005296 <_printf_i+0x186>
 8005290:	065f      	lsls	r7, r3, #25
 8005292:	bf48      	it	mi
 8005294:	b2ad      	uxthmi	r5, r5
 8005296:	6031      	str	r1, [r6, #0]
 8005298:	07d9      	lsls	r1, r3, #31
 800529a:	bf44      	itt	mi
 800529c:	f043 0320 	orrmi.w	r3, r3, #32
 80052a0:	6023      	strmi	r3, [r4, #0]
 80052a2:	b11d      	cbz	r5, 80052ac <_printf_i+0x19c>
 80052a4:	2310      	movs	r3, #16
 80052a6:	e7ad      	b.n	8005204 <_printf_i+0xf4>
 80052a8:	4826      	ldr	r0, [pc, #152]	@ (8005344 <_printf_i+0x234>)
 80052aa:	e7e9      	b.n	8005280 <_printf_i+0x170>
 80052ac:	6823      	ldr	r3, [r4, #0]
 80052ae:	f023 0320 	bic.w	r3, r3, #32
 80052b2:	6023      	str	r3, [r4, #0]
 80052b4:	e7f6      	b.n	80052a4 <_printf_i+0x194>
 80052b6:	4616      	mov	r6, r2
 80052b8:	e7bd      	b.n	8005236 <_printf_i+0x126>
 80052ba:	6833      	ldr	r3, [r6, #0]
 80052bc:	6825      	ldr	r5, [r4, #0]
 80052be:	6961      	ldr	r1, [r4, #20]
 80052c0:	1d18      	adds	r0, r3, #4
 80052c2:	6030      	str	r0, [r6, #0]
 80052c4:	062e      	lsls	r6, r5, #24
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	d501      	bpl.n	80052ce <_printf_i+0x1be>
 80052ca:	6019      	str	r1, [r3, #0]
 80052cc:	e002      	b.n	80052d4 <_printf_i+0x1c4>
 80052ce:	0668      	lsls	r0, r5, #25
 80052d0:	d5fb      	bpl.n	80052ca <_printf_i+0x1ba>
 80052d2:	8019      	strh	r1, [r3, #0]
 80052d4:	2300      	movs	r3, #0
 80052d6:	6123      	str	r3, [r4, #16]
 80052d8:	4616      	mov	r6, r2
 80052da:	e7bc      	b.n	8005256 <_printf_i+0x146>
 80052dc:	6833      	ldr	r3, [r6, #0]
 80052de:	1d1a      	adds	r2, r3, #4
 80052e0:	6032      	str	r2, [r6, #0]
 80052e2:	681e      	ldr	r6, [r3, #0]
 80052e4:	6862      	ldr	r2, [r4, #4]
 80052e6:	2100      	movs	r1, #0
 80052e8:	4630      	mov	r0, r6
 80052ea:	f7fa ff79 	bl	80001e0 <memchr>
 80052ee:	b108      	cbz	r0, 80052f4 <_printf_i+0x1e4>
 80052f0:	1b80      	subs	r0, r0, r6
 80052f2:	6060      	str	r0, [r4, #4]
 80052f4:	6863      	ldr	r3, [r4, #4]
 80052f6:	6123      	str	r3, [r4, #16]
 80052f8:	2300      	movs	r3, #0
 80052fa:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80052fe:	e7aa      	b.n	8005256 <_printf_i+0x146>
 8005300:	6923      	ldr	r3, [r4, #16]
 8005302:	4632      	mov	r2, r6
 8005304:	4649      	mov	r1, r9
 8005306:	4640      	mov	r0, r8
 8005308:	47d0      	blx	sl
 800530a:	3001      	adds	r0, #1
 800530c:	d0ad      	beq.n	800526a <_printf_i+0x15a>
 800530e:	6823      	ldr	r3, [r4, #0]
 8005310:	079b      	lsls	r3, r3, #30
 8005312:	d413      	bmi.n	800533c <_printf_i+0x22c>
 8005314:	68e0      	ldr	r0, [r4, #12]
 8005316:	9b03      	ldr	r3, [sp, #12]
 8005318:	4298      	cmp	r0, r3
 800531a:	bfb8      	it	lt
 800531c:	4618      	movlt	r0, r3
 800531e:	e7a6      	b.n	800526e <_printf_i+0x15e>
 8005320:	2301      	movs	r3, #1
 8005322:	4632      	mov	r2, r6
 8005324:	4649      	mov	r1, r9
 8005326:	4640      	mov	r0, r8
 8005328:	47d0      	blx	sl
 800532a:	3001      	adds	r0, #1
 800532c:	d09d      	beq.n	800526a <_printf_i+0x15a>
 800532e:	3501      	adds	r5, #1
 8005330:	68e3      	ldr	r3, [r4, #12]
 8005332:	9903      	ldr	r1, [sp, #12]
 8005334:	1a5b      	subs	r3, r3, r1
 8005336:	42ab      	cmp	r3, r5
 8005338:	dcf2      	bgt.n	8005320 <_printf_i+0x210>
 800533a:	e7eb      	b.n	8005314 <_printf_i+0x204>
 800533c:	2500      	movs	r5, #0
 800533e:	f104 0619 	add.w	r6, r4, #25
 8005342:	e7f5      	b.n	8005330 <_printf_i+0x220>
 8005344:	080058fd 	.word	0x080058fd
 8005348:	0800590e 	.word	0x0800590e

0800534c <__sflush_r>:
 800534c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8005350:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005354:	0716      	lsls	r6, r2, #28
 8005356:	4605      	mov	r5, r0
 8005358:	460c      	mov	r4, r1
 800535a:	d454      	bmi.n	8005406 <__sflush_r+0xba>
 800535c:	684b      	ldr	r3, [r1, #4]
 800535e:	2b00      	cmp	r3, #0
 8005360:	dc02      	bgt.n	8005368 <__sflush_r+0x1c>
 8005362:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8005364:	2b00      	cmp	r3, #0
 8005366:	dd48      	ble.n	80053fa <__sflush_r+0xae>
 8005368:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800536a:	2e00      	cmp	r6, #0
 800536c:	d045      	beq.n	80053fa <__sflush_r+0xae>
 800536e:	2300      	movs	r3, #0
 8005370:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8005374:	682f      	ldr	r7, [r5, #0]
 8005376:	6a21      	ldr	r1, [r4, #32]
 8005378:	602b      	str	r3, [r5, #0]
 800537a:	d030      	beq.n	80053de <__sflush_r+0x92>
 800537c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800537e:	89a3      	ldrh	r3, [r4, #12]
 8005380:	0759      	lsls	r1, r3, #29
 8005382:	d505      	bpl.n	8005390 <__sflush_r+0x44>
 8005384:	6863      	ldr	r3, [r4, #4]
 8005386:	1ad2      	subs	r2, r2, r3
 8005388:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800538a:	b10b      	cbz	r3, 8005390 <__sflush_r+0x44>
 800538c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800538e:	1ad2      	subs	r2, r2, r3
 8005390:	2300      	movs	r3, #0
 8005392:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8005394:	6a21      	ldr	r1, [r4, #32]
 8005396:	4628      	mov	r0, r5
 8005398:	47b0      	blx	r6
 800539a:	1c43      	adds	r3, r0, #1
 800539c:	89a3      	ldrh	r3, [r4, #12]
 800539e:	d106      	bne.n	80053ae <__sflush_r+0x62>
 80053a0:	6829      	ldr	r1, [r5, #0]
 80053a2:	291d      	cmp	r1, #29
 80053a4:	d82b      	bhi.n	80053fe <__sflush_r+0xb2>
 80053a6:	4a2a      	ldr	r2, [pc, #168]	@ (8005450 <__sflush_r+0x104>)
 80053a8:	40ca      	lsrs	r2, r1
 80053aa:	07d6      	lsls	r6, r2, #31
 80053ac:	d527      	bpl.n	80053fe <__sflush_r+0xb2>
 80053ae:	2200      	movs	r2, #0
 80053b0:	6062      	str	r2, [r4, #4]
 80053b2:	04d9      	lsls	r1, r3, #19
 80053b4:	6922      	ldr	r2, [r4, #16]
 80053b6:	6022      	str	r2, [r4, #0]
 80053b8:	d504      	bpl.n	80053c4 <__sflush_r+0x78>
 80053ba:	1c42      	adds	r2, r0, #1
 80053bc:	d101      	bne.n	80053c2 <__sflush_r+0x76>
 80053be:	682b      	ldr	r3, [r5, #0]
 80053c0:	b903      	cbnz	r3, 80053c4 <__sflush_r+0x78>
 80053c2:	6560      	str	r0, [r4, #84]	@ 0x54
 80053c4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80053c6:	602f      	str	r7, [r5, #0]
 80053c8:	b1b9      	cbz	r1, 80053fa <__sflush_r+0xae>
 80053ca:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80053ce:	4299      	cmp	r1, r3
 80053d0:	d002      	beq.n	80053d8 <__sflush_r+0x8c>
 80053d2:	4628      	mov	r0, r5
 80053d4:	f7ff fbec 	bl	8004bb0 <_free_r>
 80053d8:	2300      	movs	r3, #0
 80053da:	6363      	str	r3, [r4, #52]	@ 0x34
 80053dc:	e00d      	b.n	80053fa <__sflush_r+0xae>
 80053de:	2301      	movs	r3, #1
 80053e0:	4628      	mov	r0, r5
 80053e2:	47b0      	blx	r6
 80053e4:	4602      	mov	r2, r0
 80053e6:	1c50      	adds	r0, r2, #1
 80053e8:	d1c9      	bne.n	800537e <__sflush_r+0x32>
 80053ea:	682b      	ldr	r3, [r5, #0]
 80053ec:	2b00      	cmp	r3, #0
 80053ee:	d0c6      	beq.n	800537e <__sflush_r+0x32>
 80053f0:	2b1d      	cmp	r3, #29
 80053f2:	d001      	beq.n	80053f8 <__sflush_r+0xac>
 80053f4:	2b16      	cmp	r3, #22
 80053f6:	d11e      	bne.n	8005436 <__sflush_r+0xea>
 80053f8:	602f      	str	r7, [r5, #0]
 80053fa:	2000      	movs	r0, #0
 80053fc:	e022      	b.n	8005444 <__sflush_r+0xf8>
 80053fe:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005402:	b21b      	sxth	r3, r3
 8005404:	e01b      	b.n	800543e <__sflush_r+0xf2>
 8005406:	690f      	ldr	r7, [r1, #16]
 8005408:	2f00      	cmp	r7, #0
 800540a:	d0f6      	beq.n	80053fa <__sflush_r+0xae>
 800540c:	0793      	lsls	r3, r2, #30
 800540e:	680e      	ldr	r6, [r1, #0]
 8005410:	bf08      	it	eq
 8005412:	694b      	ldreq	r3, [r1, #20]
 8005414:	600f      	str	r7, [r1, #0]
 8005416:	bf18      	it	ne
 8005418:	2300      	movne	r3, #0
 800541a:	eba6 0807 	sub.w	r8, r6, r7
 800541e:	608b      	str	r3, [r1, #8]
 8005420:	f1b8 0f00 	cmp.w	r8, #0
 8005424:	dde9      	ble.n	80053fa <__sflush_r+0xae>
 8005426:	6a21      	ldr	r1, [r4, #32]
 8005428:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800542a:	4643      	mov	r3, r8
 800542c:	463a      	mov	r2, r7
 800542e:	4628      	mov	r0, r5
 8005430:	47b0      	blx	r6
 8005432:	2800      	cmp	r0, #0
 8005434:	dc08      	bgt.n	8005448 <__sflush_r+0xfc>
 8005436:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800543a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800543e:	81a3      	strh	r3, [r4, #12]
 8005440:	f04f 30ff 	mov.w	r0, #4294967295
 8005444:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005448:	4407      	add	r7, r0
 800544a:	eba8 0800 	sub.w	r8, r8, r0
 800544e:	e7e7      	b.n	8005420 <__sflush_r+0xd4>
 8005450:	20400001 	.word	0x20400001

08005454 <_fflush_r>:
 8005454:	b538      	push	{r3, r4, r5, lr}
 8005456:	690b      	ldr	r3, [r1, #16]
 8005458:	4605      	mov	r5, r0
 800545a:	460c      	mov	r4, r1
 800545c:	b913      	cbnz	r3, 8005464 <_fflush_r+0x10>
 800545e:	2500      	movs	r5, #0
 8005460:	4628      	mov	r0, r5
 8005462:	bd38      	pop	{r3, r4, r5, pc}
 8005464:	b118      	cbz	r0, 800546e <_fflush_r+0x1a>
 8005466:	6a03      	ldr	r3, [r0, #32]
 8005468:	b90b      	cbnz	r3, 800546e <_fflush_r+0x1a>
 800546a:	f7ff f9c5 	bl	80047f8 <__sinit>
 800546e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005472:	2b00      	cmp	r3, #0
 8005474:	d0f3      	beq.n	800545e <_fflush_r+0xa>
 8005476:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8005478:	07d0      	lsls	r0, r2, #31
 800547a:	d404      	bmi.n	8005486 <_fflush_r+0x32>
 800547c:	0599      	lsls	r1, r3, #22
 800547e:	d402      	bmi.n	8005486 <_fflush_r+0x32>
 8005480:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005482:	f7ff fb84 	bl	8004b8e <__retarget_lock_acquire_recursive>
 8005486:	4628      	mov	r0, r5
 8005488:	4621      	mov	r1, r4
 800548a:	f7ff ff5f 	bl	800534c <__sflush_r>
 800548e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8005490:	07da      	lsls	r2, r3, #31
 8005492:	4605      	mov	r5, r0
 8005494:	d4e4      	bmi.n	8005460 <_fflush_r+0xc>
 8005496:	89a3      	ldrh	r3, [r4, #12]
 8005498:	059b      	lsls	r3, r3, #22
 800549a:	d4e1      	bmi.n	8005460 <_fflush_r+0xc>
 800549c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800549e:	f7ff fb77 	bl	8004b90 <__retarget_lock_release_recursive>
 80054a2:	e7dd      	b.n	8005460 <_fflush_r+0xc>

080054a4 <__swhatbuf_r>:
 80054a4:	b570      	push	{r4, r5, r6, lr}
 80054a6:	460c      	mov	r4, r1
 80054a8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80054ac:	2900      	cmp	r1, #0
 80054ae:	b096      	sub	sp, #88	@ 0x58
 80054b0:	4615      	mov	r5, r2
 80054b2:	461e      	mov	r6, r3
 80054b4:	da0d      	bge.n	80054d2 <__swhatbuf_r+0x2e>
 80054b6:	89a3      	ldrh	r3, [r4, #12]
 80054b8:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80054bc:	f04f 0100 	mov.w	r1, #0
 80054c0:	bf14      	ite	ne
 80054c2:	2340      	movne	r3, #64	@ 0x40
 80054c4:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80054c8:	2000      	movs	r0, #0
 80054ca:	6031      	str	r1, [r6, #0]
 80054cc:	602b      	str	r3, [r5, #0]
 80054ce:	b016      	add	sp, #88	@ 0x58
 80054d0:	bd70      	pop	{r4, r5, r6, pc}
 80054d2:	466a      	mov	r2, sp
 80054d4:	f000 f8dc 	bl	8005690 <_fstat_r>
 80054d8:	2800      	cmp	r0, #0
 80054da:	dbec      	blt.n	80054b6 <__swhatbuf_r+0x12>
 80054dc:	9901      	ldr	r1, [sp, #4]
 80054de:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80054e2:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80054e6:	4259      	negs	r1, r3
 80054e8:	4159      	adcs	r1, r3
 80054ea:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80054ee:	e7eb      	b.n	80054c8 <__swhatbuf_r+0x24>

080054f0 <__smakebuf_r>:
 80054f0:	898b      	ldrh	r3, [r1, #12]
 80054f2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80054f4:	079d      	lsls	r5, r3, #30
 80054f6:	4606      	mov	r6, r0
 80054f8:	460c      	mov	r4, r1
 80054fa:	d507      	bpl.n	800550c <__smakebuf_r+0x1c>
 80054fc:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8005500:	6023      	str	r3, [r4, #0]
 8005502:	6123      	str	r3, [r4, #16]
 8005504:	2301      	movs	r3, #1
 8005506:	6163      	str	r3, [r4, #20]
 8005508:	b003      	add	sp, #12
 800550a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800550c:	ab01      	add	r3, sp, #4
 800550e:	466a      	mov	r2, sp
 8005510:	f7ff ffc8 	bl	80054a4 <__swhatbuf_r>
 8005514:	9f00      	ldr	r7, [sp, #0]
 8005516:	4605      	mov	r5, r0
 8005518:	4639      	mov	r1, r7
 800551a:	4630      	mov	r0, r6
 800551c:	f7ff fbbc 	bl	8004c98 <_malloc_r>
 8005520:	b948      	cbnz	r0, 8005536 <__smakebuf_r+0x46>
 8005522:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005526:	059a      	lsls	r2, r3, #22
 8005528:	d4ee      	bmi.n	8005508 <__smakebuf_r+0x18>
 800552a:	f023 0303 	bic.w	r3, r3, #3
 800552e:	f043 0302 	orr.w	r3, r3, #2
 8005532:	81a3      	strh	r3, [r4, #12]
 8005534:	e7e2      	b.n	80054fc <__smakebuf_r+0xc>
 8005536:	89a3      	ldrh	r3, [r4, #12]
 8005538:	6020      	str	r0, [r4, #0]
 800553a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800553e:	81a3      	strh	r3, [r4, #12]
 8005540:	9b01      	ldr	r3, [sp, #4]
 8005542:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8005546:	b15b      	cbz	r3, 8005560 <__smakebuf_r+0x70>
 8005548:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800554c:	4630      	mov	r0, r6
 800554e:	f000 f8b1 	bl	80056b4 <_isatty_r>
 8005552:	b128      	cbz	r0, 8005560 <__smakebuf_r+0x70>
 8005554:	89a3      	ldrh	r3, [r4, #12]
 8005556:	f023 0303 	bic.w	r3, r3, #3
 800555a:	f043 0301 	orr.w	r3, r3, #1
 800555e:	81a3      	strh	r3, [r4, #12]
 8005560:	89a3      	ldrh	r3, [r4, #12]
 8005562:	431d      	orrs	r5, r3
 8005564:	81a5      	strh	r5, [r4, #12]
 8005566:	e7cf      	b.n	8005508 <__smakebuf_r+0x18>

08005568 <__swbuf_r>:
 8005568:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800556a:	460e      	mov	r6, r1
 800556c:	4614      	mov	r4, r2
 800556e:	4605      	mov	r5, r0
 8005570:	b118      	cbz	r0, 800557a <__swbuf_r+0x12>
 8005572:	6a03      	ldr	r3, [r0, #32]
 8005574:	b90b      	cbnz	r3, 800557a <__swbuf_r+0x12>
 8005576:	f7ff f93f 	bl	80047f8 <__sinit>
 800557a:	69a3      	ldr	r3, [r4, #24]
 800557c:	60a3      	str	r3, [r4, #8]
 800557e:	89a3      	ldrh	r3, [r4, #12]
 8005580:	071a      	lsls	r2, r3, #28
 8005582:	d501      	bpl.n	8005588 <__swbuf_r+0x20>
 8005584:	6923      	ldr	r3, [r4, #16]
 8005586:	b943      	cbnz	r3, 800559a <__swbuf_r+0x32>
 8005588:	4621      	mov	r1, r4
 800558a:	4628      	mov	r0, r5
 800558c:	f000 f82a 	bl	80055e4 <__swsetup_r>
 8005590:	b118      	cbz	r0, 800559a <__swbuf_r+0x32>
 8005592:	f04f 37ff 	mov.w	r7, #4294967295
 8005596:	4638      	mov	r0, r7
 8005598:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800559a:	6823      	ldr	r3, [r4, #0]
 800559c:	6922      	ldr	r2, [r4, #16]
 800559e:	1a98      	subs	r0, r3, r2
 80055a0:	6963      	ldr	r3, [r4, #20]
 80055a2:	b2f6      	uxtb	r6, r6
 80055a4:	4283      	cmp	r3, r0
 80055a6:	4637      	mov	r7, r6
 80055a8:	dc05      	bgt.n	80055b6 <__swbuf_r+0x4e>
 80055aa:	4621      	mov	r1, r4
 80055ac:	4628      	mov	r0, r5
 80055ae:	f7ff ff51 	bl	8005454 <_fflush_r>
 80055b2:	2800      	cmp	r0, #0
 80055b4:	d1ed      	bne.n	8005592 <__swbuf_r+0x2a>
 80055b6:	68a3      	ldr	r3, [r4, #8]
 80055b8:	3b01      	subs	r3, #1
 80055ba:	60a3      	str	r3, [r4, #8]
 80055bc:	6823      	ldr	r3, [r4, #0]
 80055be:	1c5a      	adds	r2, r3, #1
 80055c0:	6022      	str	r2, [r4, #0]
 80055c2:	701e      	strb	r6, [r3, #0]
 80055c4:	6962      	ldr	r2, [r4, #20]
 80055c6:	1c43      	adds	r3, r0, #1
 80055c8:	429a      	cmp	r2, r3
 80055ca:	d004      	beq.n	80055d6 <__swbuf_r+0x6e>
 80055cc:	89a3      	ldrh	r3, [r4, #12]
 80055ce:	07db      	lsls	r3, r3, #31
 80055d0:	d5e1      	bpl.n	8005596 <__swbuf_r+0x2e>
 80055d2:	2e0a      	cmp	r6, #10
 80055d4:	d1df      	bne.n	8005596 <__swbuf_r+0x2e>
 80055d6:	4621      	mov	r1, r4
 80055d8:	4628      	mov	r0, r5
 80055da:	f7ff ff3b 	bl	8005454 <_fflush_r>
 80055de:	2800      	cmp	r0, #0
 80055e0:	d0d9      	beq.n	8005596 <__swbuf_r+0x2e>
 80055e2:	e7d6      	b.n	8005592 <__swbuf_r+0x2a>

080055e4 <__swsetup_r>:
 80055e4:	b538      	push	{r3, r4, r5, lr}
 80055e6:	4b29      	ldr	r3, [pc, #164]	@ (800568c <__swsetup_r+0xa8>)
 80055e8:	4605      	mov	r5, r0
 80055ea:	6818      	ldr	r0, [r3, #0]
 80055ec:	460c      	mov	r4, r1
 80055ee:	b118      	cbz	r0, 80055f8 <__swsetup_r+0x14>
 80055f0:	6a03      	ldr	r3, [r0, #32]
 80055f2:	b90b      	cbnz	r3, 80055f8 <__swsetup_r+0x14>
 80055f4:	f7ff f900 	bl	80047f8 <__sinit>
 80055f8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80055fc:	0719      	lsls	r1, r3, #28
 80055fe:	d422      	bmi.n	8005646 <__swsetup_r+0x62>
 8005600:	06da      	lsls	r2, r3, #27
 8005602:	d407      	bmi.n	8005614 <__swsetup_r+0x30>
 8005604:	2209      	movs	r2, #9
 8005606:	602a      	str	r2, [r5, #0]
 8005608:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800560c:	81a3      	strh	r3, [r4, #12]
 800560e:	f04f 30ff 	mov.w	r0, #4294967295
 8005612:	e033      	b.n	800567c <__swsetup_r+0x98>
 8005614:	0758      	lsls	r0, r3, #29
 8005616:	d512      	bpl.n	800563e <__swsetup_r+0x5a>
 8005618:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800561a:	b141      	cbz	r1, 800562e <__swsetup_r+0x4a>
 800561c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8005620:	4299      	cmp	r1, r3
 8005622:	d002      	beq.n	800562a <__swsetup_r+0x46>
 8005624:	4628      	mov	r0, r5
 8005626:	f7ff fac3 	bl	8004bb0 <_free_r>
 800562a:	2300      	movs	r3, #0
 800562c:	6363      	str	r3, [r4, #52]	@ 0x34
 800562e:	89a3      	ldrh	r3, [r4, #12]
 8005630:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8005634:	81a3      	strh	r3, [r4, #12]
 8005636:	2300      	movs	r3, #0
 8005638:	6063      	str	r3, [r4, #4]
 800563a:	6923      	ldr	r3, [r4, #16]
 800563c:	6023      	str	r3, [r4, #0]
 800563e:	89a3      	ldrh	r3, [r4, #12]
 8005640:	f043 0308 	orr.w	r3, r3, #8
 8005644:	81a3      	strh	r3, [r4, #12]
 8005646:	6923      	ldr	r3, [r4, #16]
 8005648:	b94b      	cbnz	r3, 800565e <__swsetup_r+0x7a>
 800564a:	89a3      	ldrh	r3, [r4, #12]
 800564c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8005650:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005654:	d003      	beq.n	800565e <__swsetup_r+0x7a>
 8005656:	4621      	mov	r1, r4
 8005658:	4628      	mov	r0, r5
 800565a:	f7ff ff49 	bl	80054f0 <__smakebuf_r>
 800565e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005662:	f013 0201 	ands.w	r2, r3, #1
 8005666:	d00a      	beq.n	800567e <__swsetup_r+0x9a>
 8005668:	2200      	movs	r2, #0
 800566a:	60a2      	str	r2, [r4, #8]
 800566c:	6962      	ldr	r2, [r4, #20]
 800566e:	4252      	negs	r2, r2
 8005670:	61a2      	str	r2, [r4, #24]
 8005672:	6922      	ldr	r2, [r4, #16]
 8005674:	b942      	cbnz	r2, 8005688 <__swsetup_r+0xa4>
 8005676:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800567a:	d1c5      	bne.n	8005608 <__swsetup_r+0x24>
 800567c:	bd38      	pop	{r3, r4, r5, pc}
 800567e:	0799      	lsls	r1, r3, #30
 8005680:	bf58      	it	pl
 8005682:	6962      	ldrpl	r2, [r4, #20]
 8005684:	60a2      	str	r2, [r4, #8]
 8005686:	e7f4      	b.n	8005672 <__swsetup_r+0x8e>
 8005688:	2000      	movs	r0, #0
 800568a:	e7f7      	b.n	800567c <__swsetup_r+0x98>
 800568c:	20000018 	.word	0x20000018

08005690 <_fstat_r>:
 8005690:	b538      	push	{r3, r4, r5, lr}
 8005692:	4d07      	ldr	r5, [pc, #28]	@ (80056b0 <_fstat_r+0x20>)
 8005694:	2300      	movs	r3, #0
 8005696:	4604      	mov	r4, r0
 8005698:	4608      	mov	r0, r1
 800569a:	4611      	mov	r1, r2
 800569c:	602b      	str	r3, [r5, #0]
 800569e:	f7fb fcd0 	bl	8001042 <_fstat>
 80056a2:	1c43      	adds	r3, r0, #1
 80056a4:	d102      	bne.n	80056ac <_fstat_r+0x1c>
 80056a6:	682b      	ldr	r3, [r5, #0]
 80056a8:	b103      	cbz	r3, 80056ac <_fstat_r+0x1c>
 80056aa:	6023      	str	r3, [r4, #0]
 80056ac:	bd38      	pop	{r3, r4, r5, pc}
 80056ae:	bf00      	nop
 80056b0:	20001314 	.word	0x20001314

080056b4 <_isatty_r>:
 80056b4:	b538      	push	{r3, r4, r5, lr}
 80056b6:	4d06      	ldr	r5, [pc, #24]	@ (80056d0 <_isatty_r+0x1c>)
 80056b8:	2300      	movs	r3, #0
 80056ba:	4604      	mov	r4, r0
 80056bc:	4608      	mov	r0, r1
 80056be:	602b      	str	r3, [r5, #0]
 80056c0:	f7fb fccf 	bl	8001062 <_isatty>
 80056c4:	1c43      	adds	r3, r0, #1
 80056c6:	d102      	bne.n	80056ce <_isatty_r+0x1a>
 80056c8:	682b      	ldr	r3, [r5, #0]
 80056ca:	b103      	cbz	r3, 80056ce <_isatty_r+0x1a>
 80056cc:	6023      	str	r3, [r4, #0]
 80056ce:	bd38      	pop	{r3, r4, r5, pc}
 80056d0:	20001314 	.word	0x20001314

080056d4 <_sbrk_r>:
 80056d4:	b538      	push	{r3, r4, r5, lr}
 80056d6:	4d06      	ldr	r5, [pc, #24]	@ (80056f0 <_sbrk_r+0x1c>)
 80056d8:	2300      	movs	r3, #0
 80056da:	4604      	mov	r4, r0
 80056dc:	4608      	mov	r0, r1
 80056de:	602b      	str	r3, [r5, #0]
 80056e0:	f7fb fcd8 	bl	8001094 <_sbrk>
 80056e4:	1c43      	adds	r3, r0, #1
 80056e6:	d102      	bne.n	80056ee <_sbrk_r+0x1a>
 80056e8:	682b      	ldr	r3, [r5, #0]
 80056ea:	b103      	cbz	r3, 80056ee <_sbrk_r+0x1a>
 80056ec:	6023      	str	r3, [r4, #0]
 80056ee:	bd38      	pop	{r3, r4, r5, pc}
 80056f0:	20001314 	.word	0x20001314

080056f4 <_init>:
 80056f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80056f6:	bf00      	nop
 80056f8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80056fa:	bc08      	pop	{r3}
 80056fc:	469e      	mov	lr, r3
 80056fe:	4770      	bx	lr

08005700 <_fini>:
 8005700:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005702:	bf00      	nop
 8005704:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005706:	bc08      	pop	{r3}
 8005708:	469e      	mov	lr, r3
 800570a:	4770      	bx	lr
