// Copyright (C) 2017  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition"

// DATE "04/09/2019 15:19:24"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module lab5 (
	CLOCK_50,
	KEY,
	GPIO_0,
	LEDR,
	RF_selected0,
	RF_selected1,
	RF_2out,
	RF_0out,
	RF_3out,
	Op1mux_out,
	Op2mux_out,
	PC_out,
	ALU_out,
	IM_Q,
	IE_out,
	WAS_out,
	RM_out,
	br,
	brz,
	addi,
	subi,
	sr0,
	srh0,
	clr,
	mov,
	mova,
	movr,
	movrhs,
	pause,
	delay_done,
	temp_is_positive,
	temp_is_negative,
	temp_is_zero,
	register0_is_zero,
	write_reg_file,
	result_mux_select,
	op1_mux_select,
	op2_mux_select,
	start_delay_counter,
	enable_delay_counter,
	commit_branch,
	increment_pc,
	alu_add_sub,
	alu_set_low,
	alu_set_high,
	load_temp_register,
	increment_temp_register,
	decrement_temp_register,
	select_immediate,
	select_write_address);
input 	CLOCK_50;
input 	[0:0] KEY;
output 	[3:0] GPIO_0;
output 	[9:0] LEDR;
output 	[7:0] RF_selected0;
output 	[7:0] RF_selected1;
output 	[7:0] RF_2out;
output 	[7:0] RF_0out;
output 	[7:0] RF_3out;
output 	[7:0] Op1mux_out;
output 	[7:0] Op2mux_out;
output 	[7:0] PC_out;
output 	[7:0] ALU_out;
output 	[7:0] IM_Q;
output 	[7:0] IE_out;
output 	[1:0] WAS_out;
output 	[7:0] RM_out;
output 	br;
output 	brz;
output 	addi;
output 	subi;
output 	sr0;
output 	srh0;
output 	clr;
output 	mov;
output 	mova;
output 	movr;
output 	movrhs;
output 	pause;
output 	delay_done;
output 	temp_is_positive;
output 	temp_is_negative;
output 	temp_is_zero;
output 	register0_is_zero;
output 	write_reg_file;
output 	result_mux_select;
output 	[1:0] op1_mux_select;
output 	[1:0] op2_mux_select;
output 	start_delay_counter;
output 	enable_delay_counter;
output 	commit_branch;
output 	increment_pc;
output 	alu_add_sub;
output 	alu_set_low;
output 	alu_set_high;
output 	load_temp_register;
output 	increment_temp_register;
output 	decrement_temp_register;
output 	[1:0] select_immediate;
output 	[1:0] select_write_address;

// Design Ports Information
// GPIO_0[0]	=>  Location: PIN_AC18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[1]	=>  Location: PIN_Y17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[2]	=>  Location: PIN_AD17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[3]	=>  Location: PIN_Y18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[0]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[1]	=>  Location: PIN_W16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[2]	=>  Location: PIN_V17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[3]	=>  Location: PIN_V18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[4]	=>  Location: PIN_W17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[5]	=>  Location: PIN_W19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[6]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[7]	=>  Location: PIN_W20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[8]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[9]	=>  Location: PIN_Y21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RF_selected0[0]	=>  Location: PIN_AH5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RF_selected0[1]	=>  Location: PIN_AJ1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RF_selected0[2]	=>  Location: PIN_AK19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RF_selected0[3]	=>  Location: PIN_AG3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RF_selected0[4]	=>  Location: PIN_AG12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RF_selected0[5]	=>  Location: PIN_AH17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RF_selected0[6]	=>  Location: PIN_AA12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RF_selected0[7]	=>  Location: PIN_AD14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RF_selected1[0]	=>  Location: PIN_AG23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RF_selected1[1]	=>  Location: PIN_AD25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RF_selected1[2]	=>  Location: PIN_AA18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RF_selected1[3]	=>  Location: PIN_AF9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RF_selected1[4]	=>  Location: PIN_AF19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RF_selected1[5]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RF_selected1[6]	=>  Location: PIN_AE16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RF_selected1[7]	=>  Location: PIN_AF5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RF_2out[0]	=>  Location: PIN_AJ24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RF_2out[1]	=>  Location: PIN_AK27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RF_2out[2]	=>  Location: PIN_AE19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RF_2out[3]	=>  Location: PIN_AG22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RF_2out[4]	=>  Location: PIN_AF16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RF_2out[5]	=>  Location: PIN_AE23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RF_2out[6]	=>  Location: PIN_AD19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RF_2out[7]	=>  Location: PIN_AE17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RF_0out[0]	=>  Location: PIN_AJ6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RF_0out[1]	=>  Location: PIN_AJ11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RF_0out[2]	=>  Location: PIN_AD10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RF_0out[3]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RF_0out[4]	=>  Location: PIN_AK4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RF_0out[5]	=>  Location: PIN_AG26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RF_0out[6]	=>  Location: PIN_AF25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RF_0out[7]	=>  Location: PIN_AA20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RF_3out[0]	=>  Location: PIN_K14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RF_3out[1]	=>  Location: PIN_AK22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RF_3out[2]	=>  Location: PIN_AJ14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RF_3out[3]	=>  Location: PIN_AJ17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RF_3out[4]	=>  Location: PIN_AK18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RF_3out[5]	=>  Location: PIN_AH20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RF_3out[6]	=>  Location: PIN_AK29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RF_3out[7]	=>  Location: PIN_AJ20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Op1mux_out[0]	=>  Location: PIN_AH15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Op1mux_out[1]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Op1mux_out[2]	=>  Location: PIN_AJ10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Op1mux_out[3]	=>  Location: PIN_AJ12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Op1mux_out[4]	=>  Location: PIN_AK11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Op1mux_out[5]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Op1mux_out[6]	=>  Location: PIN_AJ21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Op1mux_out[7]	=>  Location: PIN_AF23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Op2mux_out[0]	=>  Location: PIN_AJ26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Op2mux_out[1]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Op2mux_out[2]	=>  Location: PIN_AK12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Op2mux_out[3]	=>  Location: PIN_W15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Op2mux_out[4]	=>  Location: PIN_AH23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Op2mux_out[5]	=>  Location: PIN_AG11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Op2mux_out[6]	=>  Location: PIN_AC20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Op2mux_out[7]	=>  Location: PIN_AG15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[0]	=>  Location: PIN_AF13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[1]	=>  Location: PIN_AG7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[2]	=>  Location: PIN_AD7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[3]	=>  Location: PIN_AH19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[4]	=>  Location: PIN_AH2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[5]	=>  Location: PIN_AF21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[6]	=>  Location: PIN_AH25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[7]	=>  Location: PIN_AH4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_out[0]	=>  Location: PIN_AK28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_out[1]	=>  Location: PIN_AE18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_out[2]	=>  Location: PIN_AH22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_out[3]	=>  Location: PIN_AK23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_out[4]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_out[5]	=>  Location: PIN_B8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_out[6]	=>  Location: PIN_AK26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_out[7]	=>  Location: PIN_AH28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IM_Q[0]	=>  Location: PIN_AJ9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IM_Q[1]	=>  Location: PIN_AJ7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IM_Q[2]	=>  Location: PIN_AG13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IM_Q[3]	=>  Location: PIN_AK7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IM_Q[4]	=>  Location: PIN_AK8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IM_Q[5]	=>  Location: PIN_AJ5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IM_Q[6]	=>  Location: PIN_AE14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IM_Q[7]	=>  Location: PIN_AK6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IE_out[0]	=>  Location: PIN_AF24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IE_out[1]	=>  Location: PIN_AJ19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IE_out[2]	=>  Location: PIN_AH24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IE_out[3]	=>  Location: PIN_AG1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IE_out[4]	=>  Location: PIN_AG25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IE_out[5]	=>  Location: PIN_AD21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IE_out[6]	=>  Location: PIN_AE22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IE_out[7]	=>  Location: PIN_AD20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WAS_out[0]	=>  Location: PIN_AF18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WAS_out[1]	=>  Location: PIN_AK13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RM_out[0]	=>  Location: PIN_AJ22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RM_out[1]	=>  Location: PIN_AG17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RM_out[2]	=>  Location: PIN_AF20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RM_out[3]	=>  Location: PIN_AJ25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RM_out[4]	=>  Location: PIN_AG21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RM_out[5]	=>  Location: PIN_AG18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RM_out[6]	=>  Location: PIN_AA16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RM_out[7]	=>  Location: PIN_AH29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// br	=>  Location: PIN_AD12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// brz	=>  Location: PIN_AK24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addi	=>  Location: PIN_AG5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// subi	=>  Location: PIN_AG6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sr0	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// srh0	=>  Location: PIN_AK14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clr	=>  Location: PIN_AK3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mov	=>  Location: PIN_AG16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mova	=>  Location: PIN_AG2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// movr	=>  Location: PIN_AF8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// movrhs	=>  Location: PIN_AH3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pause	=>  Location: PIN_AC12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// delay_done	=>  Location: PIN_AF4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// temp_is_positive	=>  Location: PIN_AG10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// temp_is_negative	=>  Location: PIN_AF11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// temp_is_zero	=>  Location: PIN_AE13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// register0_is_zero	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// write_reg_file	=>  Location: PIN_AK21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result_mux_select	=>  Location: PIN_AH8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// op1_mux_select[0]	=>  Location: PIN_AH12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// op1_mux_select[1]	=>  Location: PIN_AH14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// op2_mux_select[0]	=>  Location: PIN_AH13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// op2_mux_select[1]	=>  Location: PIN_AH10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// start_delay_counter	=>  Location: PIN_AG8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// enable_delay_counter	=>  Location: PIN_AJ4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// commit_branch	=>  Location: PIN_AF6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// increment_pc	=>  Location: PIN_AG20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_add_sub	=>  Location: PIN_AJ16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_set_low	=>  Location: PIN_AH7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_set_high	=>  Location: PIN_AK9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// load_temp_register	=>  Location: PIN_AK2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// increment_temp_register	=>  Location: PIN_AJ2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// decrement_temp_register	=>  Location: PIN_AH9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// select_immediate[0]	=>  Location: PIN_AF15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// select_immediate[1]	=>  Location: PIN_AC14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// select_write_address[0]	=>  Location: PIN_AH18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// select_write_address[1]	=>  Location: PIN_AK16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLOCK_50	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \CLOCK_50~input_o ;
wire \CLOCK_50~inputCLKENA0_outclk ;
wire \KEY[0]~input_o ;
wire \the_datapath|the_pc|Add0~2 ;
wire \the_datapath|the_pc|Add0~5_sumout ;
wire \the_datapath|the_pc|Add0~6 ;
wire \the_datapath|the_pc|Add0~9_sumout ;
wire \the_control_fsm|op1_mux_select~0_combout ;
wire \the_datapath|the_pc|Add0~10 ;
wire \the_datapath|the_pc|Add0~13_sumout ;
wire \the_datapath|the_pc|Add0~14 ;
wire \the_datapath|the_pc|Add0~17_sumout ;
wire \the_control_fsm|op1_mux_select[1]~DUPLICATE_q ;
wire \the_control_fsm|result_mux_select~q ;
wire \the_datapath|the_pc|Add0~18 ;
wire \the_datapath|the_pc|Add0~21_sumout ;
wire \the_datapath|the_decoder|Equal9~0_combout ;
wire \the_control_fsm|state~57_combout ;
wire \the_control_fsm|state.MOVR~q ;
wire \the_control_fsm|state~51_combout ;
wire \the_control_fsm|state.SUBI~q ;
wire \the_control_fsm|state~50_combout ;
wire \the_control_fsm|state.ADDI~feeder_combout ;
wire \the_control_fsm|state.ADDI~q ;
wire \the_control_fsm|WideOr8~combout ;
wire \the_control_fsm|write_reg_file~DUPLICATE_q ;
wire \the_control_fsm|WideOr18~combout ;
wire \the_datapath|the_pc|Add0~22 ;
wire \the_datapath|the_pc|Add0~25_sumout ;
wire \the_datapath|the_pc|Add0~26 ;
wire \the_datapath|the_pc|Add0~29_sumout ;
wire \the_control_fsm|op2_mux_select[0]~DUPLICATE_q ;
wire \the_datapath|the_decoder|Equal1~0_combout ;
wire \the_control_fsm|state~54_combout ;
wire \the_control_fsm|state.BRZ~q ;
wire \the_datapath|the_decoder|Equal0~0_combout ;
wire \the_control_fsm|state~53_combout ;
wire \the_control_fsm|state.BR~q ;
wire \the_control_fsm|Selector26~0_combout ;
wire \the_control_fsm|select_immediate[1]~DUPLICATE_q ;
wire \the_datapath|the_regfile|Decoder0~0_combout ;
wire \the_datapath|the_regfile|Mux12~0_combout ;
wire \the_datapath|the_op2_mux|Mux4~0_combout ;
wire \the_control_fsm|write_reg_file~q ;
wire \the_datapath|the_regfile|Decoder0~2_combout ;
wire \the_datapath|the_regfile|Mux8~0_combout ;
wire \the_datapath|the_op2_mux|Mux0~0_combout ;
wire \the_datapath|the_regfile|Mux10~0_combout ;
wire \the_datapath|the_op2_mux|Mux2~0_combout ;
wire \the_datapath|the_regfile|Mux11~0_combout ;
wire \the_datapath|the_op2_mux|Mux3~0_combout ;
wire \the_datapath|the_regfile|selected1[3]~DUPLICATE_q ;
wire \the_datapath|the_op2_mux|Mux4~1_combout ;
wire \the_datapath|the_regfile|Mux13~0_combout ;
wire \the_datapath|the_op2_mux|Mux5~0_combout ;
wire \the_datapath|the_regfile|Mux14~0_combout ;
wire \the_datapath|the_op2_mux|Mux6~0_combout ;
wire \the_datapath|the_regfile|Mux7~0_combout ;
wire \the_datapath|the_op1_mux|Mux7~0_combout ;
wire \the_datapath|the_regfile|Mux15~0_combout ;
wire \the_datapath|the_op2_mux|Mux7~0_combout ;
wire \the_datapath|the_alu|Add0~34_cout ;
wire \the_datapath|the_alu|Add0~2 ;
wire \the_datapath|the_alu|Add0~5_sumout ;
wire \the_datapath|the_op2_mux|Mux6~1_combout ;
wire \the_datapath|the_result_mux|result[1]~1_combout ;
wire \the_datapath|the_regfile|Mux6~0_combout ;
wire \the_datapath|the_op1_mux|Mux6~0_combout ;
wire \the_datapath|the_alu|Add0~6 ;
wire \the_datapath|the_alu|Add0~10 ;
wire \the_datapath|the_alu|Add0~14 ;
wire \the_datapath|the_alu|Add0~18 ;
wire \the_datapath|the_alu|Add0~22 ;
wire \the_datapath|the_alu|Add0~26 ;
wire \the_datapath|the_alu|Add0~29_sumout ;
wire \the_datapath|the_result_mux|result[7]~7_combout ;
wire \the_datapath|the_regfile|Mux0~0_combout ;
wire \the_datapath|the_op1_mux|Mux0~0_combout ;
wire \the_datapath|the_alu|result[7]~7_combout ;
wire \the_control_fsm|Selector20~2_combout ;
wire \the_control_fsm|commit_branch~q ;
wire \the_control_fsm|select_write_address[0]~DUPLICATE_q ;
wire \the_datapath|the_write_address_select|Mux1~0_combout ;
wire \the_datapath|the_regfile|Decoder0~1_combout ;
wire \the_datapath|the_regfile|Mux9~0_combout ;
wire \the_datapath|the_op2_mux|Mux1~0_combout ;
wire \the_datapath|the_alu|Add0~25_sumout ;
wire \the_datapath|the_result_mux|result[6]~6_combout ;
wire \the_datapath|the_regfile|Mux1~0_combout ;
wire \the_datapath|the_op1_mux|Mux1~0_combout ;
wire \the_datapath|the_alu|result[6]~6_combout ;
wire \the_datapath|the_write_address_select|Mux0~0_combout ;
wire \the_datapath|the_regfile|Decoder0~3_combout ;
wire \the_datapath|the_regfile|Mux5~0_combout ;
wire \the_datapath|the_regfile|selected0[2]~DUPLICATE_q ;
wire \the_control_fsm|Selector25~0_combout ;
wire \the_control_fsm|decrement_temp_register~q ;
wire \the_datapath|the_temp_register|Add1~29_sumout ;
wire \the_datapath|the_temp_register|temp~7_combout ;
wire \the_datapath|the_regfile|selected0[6]~DUPLICATE_q ;
wire \the_datapath|the_regfile|Mux2~0_combout ;
wire \the_datapath|the_temp_register|Add1~30 ;
wire \the_datapath|the_temp_register|Add1~26 ;
wire \the_datapath|the_temp_register|Add1~2 ;
wire \the_datapath|the_temp_register|Add1~6 ;
wire \the_datapath|the_temp_register|Add1~10 ;
wire \the_datapath|the_temp_register|Add1~13_sumout ;
wire \the_control_fsm|decrement_temp_register~DUPLICATE_q ;
wire \the_datapath|the_temp_register|temp~3_combout ;
wire \the_datapath|the_temp_register|Add0~10 ;
wire \the_datapath|the_temp_register|Add0~13_sumout ;
wire \the_datapath|the_temp_register|Add1~14 ;
wire \the_datapath|the_temp_register|Add1~17_sumout ;
wire \the_datapath|the_temp_register|temp~4_combout ;
wire \the_datapath|the_temp_register|Add0~14 ;
wire \the_datapath|the_temp_register|Add0~17_sumout ;
wire \the_datapath|the_temp_register|Add1~18 ;
wire \the_datapath|the_temp_register|Add1~21_sumout ;
wire \the_datapath|the_temp_register|temp~5_combout ;
wire \the_datapath|the_temp_register|Add0~18 ;
wire \the_datapath|the_temp_register|Add0~21_sumout ;
wire \the_datapath|the_temp_register|Equal0~0_combout ;
wire \the_datapath|the_temp_register|negative~q ;
wire \the_control_fsm|Selector24~0_combout ;
wire \the_control_fsm|increment_temp_register~q ;
wire \the_datapath|the_temp_register|Add0~30 ;
wire \the_datapath|the_temp_register|Add0~25_sumout ;
wire \the_datapath|the_temp_register|Add1~25_sumout ;
wire \the_datapath|the_temp_register|temp~6_combout ;
wire \the_datapath|the_temp_register|Add0~26 ;
wire \the_datapath|the_temp_register|Add0~1_sumout ;
wire \the_datapath|the_temp_register|Add1~1_sumout ;
wire \the_datapath|the_temp_register|temp~0_combout ;
wire \the_datapath|the_temp_register|Add0~2 ;
wire \the_datapath|the_temp_register|Add0~5_sumout ;
wire \the_datapath|the_temp_register|Add1~5_sumout ;
wire \the_datapath|the_temp_register|temp~1_combout ;
wire \the_datapath|the_temp_register|Add0~6 ;
wire \the_datapath|the_temp_register|Add0~9_sumout ;
wire \the_datapath|the_temp_register|Add1~9_sumout ;
wire \the_datapath|the_temp_register|temp~2_combout ;
wire \the_datapath|the_temp_register|Equal0~2_combout ;
wire \the_datapath|the_temp_register|zero~q ;
wire \the_control_fsm|Selector16~0_combout ;
wire \the_control_fsm|state.MOVR_DELAY~q ;
wire \the_control_fsm|state~58_combout ;
wire \the_control_fsm|state.MOVR_STAGE2~q ;
wire \the_control_fsm|load_temp_register~0_combout ;
wire \the_control_fsm|load_temp_register~q ;
wire \the_datapath|the_temp_register|Add0~29_sumout ;
wire \the_datapath|the_temp_register|Equal0~1_combout ;
wire \the_datapath|the_temp_register|always0~0_combout ;
wire \the_datapath|the_temp_register|positive~q ;
wire \the_control_fsm|Selector23~0_combout ;
wire \the_control_fsm|Selector23~1_combout ;
wire \the_control_fsm|alu_add_sub~q ;
wire \the_datapath|the_alu|Add0~21_sumout ;
wire \the_datapath|the_result_mux|result[5]~5_combout ;
wire \the_datapath|the_op1_mux|Mux2~0_combout ;
wire \the_datapath|the_alu|result[5]~5_combout ;
wire \the_datapath|the_decoder|Equal10~0_combout ;
wire \the_control_fsm|state~59_combout ;
wire \the_control_fsm|state.MOVRHS~q ;
wire \the_control_fsm|Selector18~0_combout ;
wire \the_control_fsm|state.MOVRHS_DELAY~q ;
wire \the_control_fsm|WideOr8~0_combout ;
wire \the_control_fsm|op2_mux_select[1]~feeder_combout ;
wire \the_datapath|the_op2_mux|Mux5~1_combout ;
wire \the_datapath|the_alu|Add0~9_sumout ;
wire \the_datapath|the_result_mux|result[2]~2_combout ;
wire \the_datapath|the_branch_logic|Equal0~0_combout ;
wire \the_datapath|the_branch_logic|Equal0~1_combout ;
wire \the_control_fsm|Selector20~0_combout ;
wire \the_control_fsm|Selector20~1_combout ;
wire \the_datapath|the_op2_mux|Mux7~1_combout ;
wire \the_datapath|the_alu|Add0~17_sumout ;
wire \the_datapath|the_result_mux|result[4]~4_combout ;
wire \the_datapath|the_regfile|Mux3~0_combout ;
wire \the_datapath|the_op1_mux|Mux3~0_combout ;
wire \the_datapath|the_alu|result[4]~4_combout ;
wire \the_control_fsm|state~52_combout ;
wire \the_datapath|the_decoder|Equal6~0_combout ;
wire \the_control_fsm|state~55_combout ;
wire \the_control_fsm|state.CLR~q ;
wire \the_control_fsm|result_mux_select~DUPLICATE_q ;
wire \the_datapath|the_alu|Add0~13_sumout ;
wire \the_datapath|the_result_mux|result[3]~3_combout ;
wire \the_datapath|the_regfile|Mux4~0_combout ;
wire \the_datapath|the_regfile|reg2[3]~DUPLICATE_q ;
wire \the_datapath|the_op1_mux|Mux4~0_combout ;
wire \the_datapath|the_alu|result[3]~3_combout ;
wire \the_control_fsm|state~47_combout ;
wire \the_control_fsm|state.MOV~q ;
wire \the_control_fsm|WideOr17~0_combout ;
wire \the_control_fsm|WideOr9~combout ;
wire \the_control_fsm|op1_mux_select[0]~DUPLICATE_q ;
wire \the_datapath|the_op1_mux|Mux5~0_combout ;
wire \the_datapath|the_alu|result[2]~2_combout ;
wire \the_control_fsm|state~49_combout ;
wire \the_control_fsm|state.SRH0~q ;
wire \the_control_fsm|alu_set_high~feeder_combout ;
wire \the_control_fsm|alu_set_high~q ;
wire \the_datapath|the_alu|result[1]~1_combout ;
wire \the_datapath|the_decoder|Equal11~0_combout ;
wire \the_control_fsm|state~60_combout ;
wire \the_control_fsm|state.PAUSE~q ;
wire \the_control_fsm|enable_delay_counter~q ;
wire \the_control_fsm|state~56_combout ;
wire \the_control_fsm|state.MOVRHS_STAGE2~q ;
wire \the_control_fsm|start_delay_counter~q ;
wire \the_datapath|the_delay_counter|msec10|Add0~41_sumout ;
wire \the_datapath|the_delay_counter|msec10|Add0~2 ;
wire \the_datapath|the_delay_counter|msec10|Add0~37_sumout ;
wire \the_datapath|the_delay_counter|msec10|Add0~38 ;
wire \the_datapath|the_delay_counter|msec10|Add0~45_sumout ;
wire \the_datapath|the_delay_counter|msec10|Add0~46 ;
wire \the_datapath|the_delay_counter|msec10|Add0~49_sumout ;
wire \the_datapath|the_delay_counter|msec10|Add0~50 ;
wire \the_datapath|the_delay_counter|msec10|Add0~53_sumout ;
wire \the_datapath|the_delay_counter|msec10|Add0~54 ;
wire \the_datapath|the_delay_counter|msec10|Add0~57_sumout ;
wire \the_datapath|the_delay_counter|msec10|Add0~58 ;
wire \the_datapath|the_delay_counter|msec10|Add0~61_sumout ;
wire \the_datapath|the_delay_counter|msec10|Add0~62 ;
wire \the_datapath|the_delay_counter|msec10|Add0~65_sumout ;
wire \the_datapath|the_delay_counter|msec10|Add0~66 ;
wire \the_datapath|the_delay_counter|msec10|Add0~69_sumout ;
wire \the_datapath|the_delay_counter|msec10|Add0~70 ;
wire \the_datapath|the_delay_counter|msec10|Add0~73_sumout ;
wire \the_datapath|the_delay_counter|Equal0~2_combout ;
wire \the_datapath|the_delay_counter|msec10|Add0~74 ;
wire \the_datapath|the_delay_counter|msec10|Add0~5_sumout ;
wire \the_datapath|the_delay_counter|msec10|Add0~6 ;
wire \the_datapath|the_delay_counter|msec10|Add0~9_sumout ;
wire \the_datapath|the_delay_counter|msec10|Add0~10 ;
wire \the_datapath|the_delay_counter|msec10|Add0~13_sumout ;
wire \the_datapath|the_delay_counter|msec10|Add0~14 ;
wire \the_datapath|the_delay_counter|msec10|Add0~17_sumout ;
wire \the_datapath|the_delay_counter|msec10|Add0~18 ;
wire \the_datapath|the_delay_counter|msec10|Add0~21_sumout ;
wire \the_datapath|the_delay_counter|msec10|Add0~22 ;
wire \the_datapath|the_delay_counter|msec10|Add0~25_sumout ;
wire \the_datapath|the_delay_counter|msec10|Add0~26 ;
wire \the_datapath|the_delay_counter|msec10|Add0~29_sumout ;
wire \the_datapath|the_delay_counter|msec10|Add0~30 ;
wire \the_datapath|the_delay_counter|msec10|Add0~33_sumout ;
wire \the_datapath|the_delay_counter|Equal0~1_combout ;
wire \the_datapath|the_delay_counter|Equal0~0_combout ;
wire \the_datapath|the_delay_counter|msec10|counter[18]~0_combout ;
wire \the_datapath|the_delay_counter|msec10|Add0~42 ;
wire \the_datapath|the_delay_counter|msec10|Add0~1_sumout ;
wire \the_datapath|the_delay_counter|Add0~9_sumout ;
wire \the_datapath|the_delay_counter|Equal0~3_combout ;
wire \the_datapath|the_delay_counter|mydelay[1]~0_combout ;
wire \the_datapath|the_delay_counter|Add0~10 ;
wire \the_datapath|the_delay_counter|Add0~17_sumout ;
wire \the_datapath|the_delay_counter|Add0~18 ;
wire \the_datapath|the_delay_counter|Add0~21_sumout ;
wire \the_datapath|the_delay_counter|Add0~22 ;
wire \the_datapath|the_delay_counter|Add0~25_sumout ;
wire \the_datapath|the_delay_counter|Add0~26 ;
wire \the_datapath|the_delay_counter|Add0~29_sumout ;
wire \the_datapath|the_delay_counter|Add0~30 ;
wire \the_datapath|the_delay_counter|Add0~1_sumout ;
wire \the_datapath|the_delay_counter|Add0~2 ;
wire \the_datapath|the_delay_counter|Add0~13_sumout ;
wire \the_datapath|the_delay_counter|Add0~14 ;
wire \the_datapath|the_delay_counter|Add0~5_sumout ;
wire \the_datapath|the_delay_counter|Equal1~0_combout ;
wire \the_datapath|the_delay_counter|Equal1~1_combout ;
wire \the_datapath|the_delay_counter|done~0_combout ;
wire \the_datapath|the_delay_counter|done~q ;
wire \the_control_fsm|enable_delay_counter~0_combout ;
wire \the_control_fsm|Selector19~0_combout ;
wire \the_control_fsm|state.PAUSE_DELAY~q ;
wire \the_control_fsm|state.RESET~0_combout ;
wire \the_control_fsm|state.RESET~1_combout ;
wire \the_control_fsm|state.RESET~q ;
wire \the_datapath|the_decoder|Equal8~0_combout ;
wire \the_control_fsm|state~61_combout ;
wire \the_control_fsm|state.MOVA~q ;
wire \the_control_fsm|Selector1~0_combout ;
wire \the_control_fsm|Selector1~1_combout ;
wire \the_control_fsm|state.FETCH~q ;
wire \the_control_fsm|Selector2~2_combout ;
wire \the_control_fsm|Selector2~0_combout ;
wire \the_control_fsm|Selector2~1_combout ;
wire \the_datapath|the_decoder|Equal4~0_combout ;
wire \the_control_fsm|Selector2~3_combout ;
wire \the_control_fsm|state.DECODE~q ;
wire \the_control_fsm|Selector22~0_combout ;
wire \the_control_fsm|increment_pc~q ;
wire \the_datapath|the_pc|Add0~1_sumout ;
wire \the_datapath|the_alu|Add0~1_sumout ;
wire \the_datapath|the_alu|result[0]~0_combout ;
wire \the_control_fsm|state~48_combout ;
wire \the_control_fsm|state.SR0~q ;
wire \the_control_fsm|alu_set_low~feeder_combout ;
wire \the_control_fsm|alu_set_low~q ;
wire \the_datapath|the_result_mux|result[0]~0_combout ;
wire \the_datapath|the_regfile|selected1[1]~DUPLICATE_q ;
wire \the_datapath|the_regfile|selected1[2]~DUPLICATE_q ;
wire \the_datapath|the_regfile|reg3[1]~DUPLICATE_q ;
wire \the_datapath|the_op2_mux|Mux3~1_combout ;
wire \the_datapath|the_op2_mux|Mux2~1_combout ;
wire \the_datapath|the_op2_mux|Mux1~1_combout ;
wire \the_datapath|the_op2_mux|Mux0~1_combout ;
wire \the_datapath|the_immediate_extractor|Mux2~0_combout ;
wire \the_datapath|the_immediate_extractor|Mux1~0_combout ;
wire \the_datapath|the_immediate_extractor|Mux0~0_combout ;
wire \the_datapath|the_immediate_extractor|immediate[3]~0_combout ;
wire \the_datapath|the_immediate_extractor|immediate[4]~1_combout ;
wire \the_datapath|the_decoder|Equal2~0_combout ;
wire \the_datapath|the_decoder|Equal3~0_combout ;
wire \the_datapath|the_decoder|Equal5~0_combout ;
wire \the_datapath|the_decoder|Equal7~0_combout ;
wire [3:0] \the_datapath|the_stepper_rom|altsyncram_component|auto_generated|q_a ;
wire [7:0] \the_datapath|the_regfile|selected0 ;
wire [7:0] \the_datapath|the_regfile|reg2 ;
wire [7:0] \the_datapath|the_pc|pc ;
wire [7:0] \the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a ;
wire [18:0] \the_datapath|the_delay_counter|msec10|counter ;
wire [7:0] \the_datapath|the_temp_register|temp ;
wire [7:0] \the_datapath|the_delay_counter|mydelay ;
wire [7:0] \the_datapath|the_regfile|selected1 ;
wire [7:0] \the_datapath|the_regfile|reg0 ;
wire [7:0] \the_datapath|the_regfile|reg3 ;
wire [1:0] \the_control_fsm|op1_mux_select ;
wire [1:0] \the_control_fsm|op2_mux_select ;
wire [1:0] \the_control_fsm|select_immediate ;
wire [1:0] \the_control_fsm|select_write_address ;
wire [7:0] \the_datapath|the_regfile|reg1 ;

wire [19:0] \the_datapath|the_stepper_rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [19:0] \the_datapath|the_instruction_rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;

assign \the_datapath|the_stepper_rom|altsyncram_component|auto_generated|q_a [0] = \the_datapath|the_stepper_rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \the_datapath|the_stepper_rom|altsyncram_component|auto_generated|q_a [1] = \the_datapath|the_stepper_rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \the_datapath|the_stepper_rom|altsyncram_component|auto_generated|q_a [2] = \the_datapath|the_stepper_rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \the_datapath|the_stepper_rom|altsyncram_component|auto_generated|q_a [3] = \the_datapath|the_stepper_rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];

assign \the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [0] = \the_datapath|the_instruction_rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [1] = \the_datapath|the_instruction_rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [2] = \the_datapath|the_instruction_rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [3] = \the_datapath|the_instruction_rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [4] = \the_datapath|the_instruction_rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [5] = \the_datapath|the_instruction_rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [6] = \the_datapath|the_instruction_rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [7] = \the_datapath|the_instruction_rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];

// Location: IOOBUF_X64_Y0_N2
cyclonev_io_obuf \GPIO_0[0]~output (
	.i(\the_datapath|the_stepper_rom|altsyncram_component|auto_generated|q_a [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[0]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[0]~output .bus_hold = "false";
defparam \GPIO_0[0]~output .open_drain_output = "false";
defparam \GPIO_0[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N2
cyclonev_io_obuf \GPIO_0[1]~output (
	.i(\the_datapath|the_stepper_rom|altsyncram_component|auto_generated|q_a [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[1]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[1]~output .bus_hold = "false";
defparam \GPIO_0[1]~output .open_drain_output = "false";
defparam \GPIO_0[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N19
cyclonev_io_obuf \GPIO_0[2]~output (
	.i(\the_datapath|the_stepper_rom|altsyncram_component|auto_generated|q_a [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[2]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[2]~output .bus_hold = "false";
defparam \GPIO_0[2]~output .open_drain_output = "false";
defparam \GPIO_0[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N2
cyclonev_io_obuf \GPIO_0[3]~output (
	.i(\the_datapath|the_stepper_rom|altsyncram_component|auto_generated|q_a [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[3]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[3]~output .bus_hold = "false";
defparam \GPIO_0[3]~output .open_drain_output = "false";
defparam \GPIO_0[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cyclonev_io_obuf \LEDR[0]~output (
	.i(\the_datapath|the_stepper_rom|altsyncram_component|auto_generated|q_a [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[0]),
	.obar());
// synopsys translate_off
defparam \LEDR[0]~output .bus_hold = "false";
defparam \LEDR[0]~output .open_drain_output = "false";
defparam \LEDR[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N19
cyclonev_io_obuf \LEDR[1]~output (
	.i(\the_datapath|the_stepper_rom|altsyncram_component|auto_generated|q_a [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[1]),
	.obar());
// synopsys translate_off
defparam \LEDR[1]~output .bus_hold = "false";
defparam \LEDR[1]~output .open_drain_output = "false";
defparam \LEDR[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N2
cyclonev_io_obuf \LEDR[2]~output (
	.i(\the_datapath|the_stepper_rom|altsyncram_component|auto_generated|q_a [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[2]),
	.obar());
// synopsys translate_off
defparam \LEDR[2]~output .bus_hold = "false";
defparam \LEDR[2]~output .open_drain_output = "false";
defparam \LEDR[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N2
cyclonev_io_obuf \LEDR[3]~output (
	.i(\the_datapath|the_stepper_rom|altsyncram_component|auto_generated|q_a [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[3]),
	.obar());
// synopsys translate_off
defparam \LEDR[3]~output .bus_hold = "false";
defparam \LEDR[3]~output .open_drain_output = "false";
defparam \LEDR[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N19
cyclonev_io_obuf \LEDR[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[4]),
	.obar());
// synopsys translate_off
defparam \LEDR[4]~output .bus_hold = "false";
defparam \LEDR[4]~output .open_drain_output = "false";
defparam \LEDR[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N19
cyclonev_io_obuf \LEDR[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[5]),
	.obar());
// synopsys translate_off
defparam \LEDR[5]~output .bus_hold = "false";
defparam \LEDR[5]~output .open_drain_output = "false";
defparam \LEDR[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N2
cyclonev_io_obuf \LEDR[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[6]),
	.obar());
// synopsys translate_off
defparam \LEDR[6]~output .bus_hold = "false";
defparam \LEDR[6]~output .open_drain_output = "false";
defparam \LEDR[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N5
cyclonev_io_obuf \LEDR[7]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[7]),
	.obar());
// synopsys translate_off
defparam \LEDR[7]~output .bus_hold = "false";
defparam \LEDR[7]~output .open_drain_output = "false";
defparam \LEDR[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N5
cyclonev_io_obuf \LEDR[8]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[8]),
	.obar());
// synopsys translate_off
defparam \LEDR[8]~output .bus_hold = "false";
defparam \LEDR[8]~output .open_drain_output = "false";
defparam \LEDR[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N22
cyclonev_io_obuf \LEDR[9]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[9]),
	.obar());
// synopsys translate_off
defparam \LEDR[9]~output .bus_hold = "false";
defparam \LEDR[9]~output .open_drain_output = "false";
defparam \LEDR[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N53
cyclonev_io_obuf \RF_selected0[0]~output (
	.i(\the_datapath|the_regfile|selected0 [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RF_selected0[0]),
	.obar());
// synopsys translate_off
defparam \RF_selected0[0]~output .bus_hold = "false";
defparam \RF_selected0[0]~output .open_drain_output = "false";
defparam \RF_selected0[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N2
cyclonev_io_obuf \RF_selected0[1]~output (
	.i(\the_datapath|the_regfile|selected0 [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RF_selected0[1]),
	.obar());
// synopsys translate_off
defparam \RF_selected0[1]~output .bus_hold = "false";
defparam \RF_selected0[1]~output .open_drain_output = "false";
defparam \RF_selected0[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N53
cyclonev_io_obuf \RF_selected0[2]~output (
	.i(\the_datapath|the_regfile|selected0[2]~DUPLICATE_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RF_selected0[2]),
	.obar());
// synopsys translate_off
defparam \RF_selected0[2]~output .bus_hold = "false";
defparam \RF_selected0[2]~output .open_drain_output = "false";
defparam \RF_selected0[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y0_N36
cyclonev_io_obuf \RF_selected0[3]~output (
	.i(\the_datapath|the_regfile|selected0 [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RF_selected0[3]),
	.obar());
// synopsys translate_off
defparam \RF_selected0[3]~output .bus_hold = "false";
defparam \RF_selected0[3]~output .open_drain_output = "false";
defparam \RF_selected0[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N42
cyclonev_io_obuf \RF_selected0[4]~output (
	.i(\the_datapath|the_regfile|selected0 [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RF_selected0[4]),
	.obar());
// synopsys translate_off
defparam \RF_selected0[4]~output .bus_hold = "false";
defparam \RF_selected0[4]~output .open_drain_output = "false";
defparam \RF_selected0[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N36
cyclonev_io_obuf \RF_selected0[5]~output (
	.i(\the_datapath|the_regfile|selected0 [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RF_selected0[5]),
	.obar());
// synopsys translate_off
defparam \RF_selected0[5]~output .bus_hold = "false";
defparam \RF_selected0[5]~output .open_drain_output = "false";
defparam \RF_selected0[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y0_N2
cyclonev_io_obuf \RF_selected0[6]~output (
	.i(\the_datapath|the_regfile|selected0[6]~DUPLICATE_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RF_selected0[6]),
	.obar());
// synopsys translate_off
defparam \RF_selected0[6]~output .bus_hold = "false";
defparam \RF_selected0[6]~output .open_drain_output = "false";
defparam \RF_selected0[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N2
cyclonev_io_obuf \RF_selected0[7]~output (
	.i(\the_datapath|the_regfile|selected0 [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RF_selected0[7]),
	.obar());
// synopsys translate_off
defparam \RF_selected0[7]~output .bus_hold = "false";
defparam \RF_selected0[7]~output .open_drain_output = "false";
defparam \RF_selected0[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N36
cyclonev_io_obuf \RF_selected1[0]~output (
	.i(\the_datapath|the_regfile|selected1 [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RF_selected1[0]),
	.obar());
// synopsys translate_off
defparam \RF_selected1[0]~output .bus_hold = "false";
defparam \RF_selected1[0]~output .open_drain_output = "false";
defparam \RF_selected1[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N45
cyclonev_io_obuf \RF_selected1[1]~output (
	.i(\the_datapath|the_regfile|selected1[1]~DUPLICATE_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RF_selected1[1]),
	.obar());
// synopsys translate_off
defparam \RF_selected1[1]~output .bus_hold = "false";
defparam \RF_selected1[1]~output .open_drain_output = "false";
defparam \RF_selected1[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N19
cyclonev_io_obuf \RF_selected1[2]~output (
	.i(\the_datapath|the_regfile|selected1[2]~DUPLICATE_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RF_selected1[2]),
	.obar());
// synopsys translate_off
defparam \RF_selected1[2]~output .bus_hold = "false";
defparam \RF_selected1[2]~output .open_drain_output = "false";
defparam \RF_selected1[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X8_Y0_N36
cyclonev_io_obuf \RF_selected1[3]~output (
	.i(\the_datapath|the_regfile|selected1[3]~DUPLICATE_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RF_selected1[3]),
	.obar());
// synopsys translate_off
defparam \RF_selected1[3]~output .bus_hold = "false";
defparam \RF_selected1[3]~output .open_drain_output = "false";
defparam \RF_selected1[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N2
cyclonev_io_obuf \RF_selected1[4]~output (
	.i(\the_datapath|the_regfile|selected1 [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RF_selected1[4]),
	.obar());
// synopsys translate_off
defparam \RF_selected1[4]~output .bus_hold = "false";
defparam \RF_selected1[4]~output .open_drain_output = "false";
defparam \RF_selected1[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N19
cyclonev_io_obuf \RF_selected1[5]~output (
	.i(\the_datapath|the_regfile|selected1 [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RF_selected1[5]),
	.obar());
// synopsys translate_off
defparam \RF_selected1[5]~output .bus_hold = "false";
defparam \RF_selected1[5]~output .open_drain_output = "false";
defparam \RF_selected1[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N36
cyclonev_io_obuf \RF_selected1[6]~output (
	.i(\the_datapath|the_regfile|selected1 [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RF_selected1[6]),
	.obar());
// synopsys translate_off
defparam \RF_selected1[6]~output .bus_hold = "false";
defparam \RF_selected1[6]~output .open_drain_output = "false";
defparam \RF_selected1[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X8_Y0_N19
cyclonev_io_obuf \RF_selected1[7]~output (
	.i(\the_datapath|the_regfile|selected1 [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RF_selected1[7]),
	.obar());
// synopsys translate_off
defparam \RF_selected1[7]~output .bus_hold = "false";
defparam \RF_selected1[7]~output .open_drain_output = "false";
defparam \RF_selected1[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N76
cyclonev_io_obuf \RF_2out[0]~output (
	.i(\the_datapath|the_regfile|reg2 [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RF_2out[0]),
	.obar());
// synopsys translate_off
defparam \RF_2out[0]~output .bus_hold = "false";
defparam \RF_2out[0]~output .open_drain_output = "false";
defparam \RF_2out[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N53
cyclonev_io_obuf \RF_2out[1]~output (
	.i(\the_datapath|the_regfile|reg2 [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RF_2out[1]),
	.obar());
// synopsys translate_off
defparam \RF_2out[1]~output .bus_hold = "false";
defparam \RF_2out[1]~output .open_drain_output = "false";
defparam \RF_2out[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N59
cyclonev_io_obuf \RF_2out[2]~output (
	.i(\the_datapath|the_regfile|reg2 [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RF_2out[2]),
	.obar());
// synopsys translate_off
defparam \RF_2out[2]~output .bus_hold = "false";
defparam \RF_2out[2]~output .open_drain_output = "false";
defparam \RF_2out[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N76
cyclonev_io_obuf \RF_2out[3]~output (
	.i(\the_datapath|the_regfile|reg2[3]~DUPLICATE_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RF_2out[3]),
	.obar());
// synopsys translate_off
defparam \RF_2out[3]~output .bus_hold = "false";
defparam \RF_2out[3]~output .open_drain_output = "false";
defparam \RF_2out[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N53
cyclonev_io_obuf \RF_2out[4]~output (
	.i(\the_datapath|the_regfile|reg2 [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RF_2out[4]),
	.obar());
// synopsys translate_off
defparam \RF_2out[4]~output .bus_hold = "false";
defparam \RF_2out[4]~output .open_drain_output = "false";
defparam \RF_2out[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y0_N19
cyclonev_io_obuf \RF_2out[5]~output (
	.i(\the_datapath|the_regfile|reg2 [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RF_2out[5]),
	.obar());
// synopsys translate_off
defparam \RF_2out[5]~output .bus_hold = "false";
defparam \RF_2out[5]~output .open_drain_output = "false";
defparam \RF_2out[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y0_N19
cyclonev_io_obuf \RF_2out[6]~output (
	.i(\the_datapath|the_regfile|reg2 [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RF_2out[6]),
	.obar());
// synopsys translate_off
defparam \RF_2out[6]~output .bus_hold = "false";
defparam \RF_2out[6]~output .open_drain_output = "false";
defparam \RF_2out[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N42
cyclonev_io_obuf \RF_2out[7]~output (
	.i(\the_datapath|the_regfile|reg2 [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RF_2out[7]),
	.obar());
// synopsys translate_off
defparam \RF_2out[7]~output .bus_hold = "false";
defparam \RF_2out[7]~output .open_drain_output = "false";
defparam \RF_2out[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N76
cyclonev_io_obuf \RF_0out[0]~output (
	.i(\the_datapath|the_regfile|reg0 [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RF_0out[0]),
	.obar());
// synopsys translate_off
defparam \RF_0out[0]~output .bus_hold = "false";
defparam \RF_0out[0]~output .open_drain_output = "false";
defparam \RF_0out[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N42
cyclonev_io_obuf \RF_0out[1]~output (
	.i(\the_datapath|the_regfile|reg0 [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RF_0out[1]),
	.obar());
// synopsys translate_off
defparam \RF_0out[1]~output .bus_hold = "false";
defparam \RF_0out[1]~output .open_drain_output = "false";
defparam \RF_0out[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y0_N19
cyclonev_io_obuf \RF_0out[2]~output (
	.i(\the_datapath|the_regfile|reg0 [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RF_0out[2]),
	.obar());
// synopsys translate_off
defparam \RF_0out[2]~output .bus_hold = "false";
defparam \RF_0out[2]~output .open_drain_output = "false";
defparam \RF_0out[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N2
cyclonev_io_obuf \RF_0out[3]~output (
	.i(\the_datapath|the_regfile|reg0 [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RF_0out[3]),
	.obar());
// synopsys translate_off
defparam \RF_0out[3]~output .bus_hold = "false";
defparam \RF_0out[3]~output .open_drain_output = "false";
defparam \RF_0out[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N53
cyclonev_io_obuf \RF_0out[4]~output (
	.i(\the_datapath|the_regfile|reg0 [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RF_0out[4]),
	.obar());
// synopsys translate_off
defparam \RF_0out[4]~output .bus_hold = "false";
defparam \RF_0out[4]~output .open_drain_output = "false";
defparam \RF_0out[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N36
cyclonev_io_obuf \RF_0out[5]~output (
	.i(\the_datapath|the_regfile|reg0 [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RF_0out[5]),
	.obar());
// synopsys translate_off
defparam \RF_0out[5]~output .bus_hold = "false";
defparam \RF_0out[5]~output .open_drain_output = "false";
defparam \RF_0out[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y0_N36
cyclonev_io_obuf \RF_0out[6]~output (
	.i(\the_datapath|the_regfile|reg0 [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RF_0out[6]),
	.obar());
// synopsys translate_off
defparam \RF_0out[6]~output .bus_hold = "false";
defparam \RF_0out[6]~output .open_drain_output = "false";
defparam \RF_0out[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N19
cyclonev_io_obuf \RF_0out[7]~output (
	.i(\the_datapath|the_regfile|reg0 [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RF_0out[7]),
	.obar());
// synopsys translate_off
defparam \RF_0out[7]~output .bus_hold = "false";
defparam \RF_0out[7]~output .open_drain_output = "false";
defparam \RF_0out[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y81_N2
cyclonev_io_obuf \RF_3out[0]~output (
	.i(\the_datapath|the_regfile|reg3 [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RF_3out[0]),
	.obar());
// synopsys translate_off
defparam \RF_3out[0]~output .bus_hold = "false";
defparam \RF_3out[0]~output .open_drain_output = "false";
defparam \RF_3out[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N53
cyclonev_io_obuf \RF_3out[1]~output (
	.i(\the_datapath|the_regfile|reg3[1]~DUPLICATE_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RF_3out[1]),
	.obar());
// synopsys translate_off
defparam \RF_3out[1]~output .bus_hold = "false";
defparam \RF_3out[1]~output .open_drain_output = "false";
defparam \RF_3out[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N36
cyclonev_io_obuf \RF_3out[2]~output (
	.i(\the_datapath|the_regfile|reg3 [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RF_3out[2]),
	.obar());
// synopsys translate_off
defparam \RF_3out[2]~output .bus_hold = "false";
defparam \RF_3out[2]~output .open_drain_output = "false";
defparam \RF_3out[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N42
cyclonev_io_obuf \RF_3out[3]~output (
	.i(\the_datapath|the_regfile|reg3 [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RF_3out[3]),
	.obar());
// synopsys translate_off
defparam \RF_3out[3]~output .bus_hold = "false";
defparam \RF_3out[3]~output .open_drain_output = "false";
defparam \RF_3out[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N59
cyclonev_io_obuf \RF_3out[4]~output (
	.i(\the_datapath|the_regfile|reg3 [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RF_3out[4]),
	.obar());
// synopsys translate_off
defparam \RF_3out[4]~output .bus_hold = "false";
defparam \RF_3out[4]~output .open_drain_output = "false";
defparam \RF_3out[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N19
cyclonev_io_obuf \RF_3out[5]~output (
	.i(\the_datapath|the_regfile|reg3 [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RF_3out[5]),
	.obar());
// synopsys translate_off
defparam \RF_3out[5]~output .bus_hold = "false";
defparam \RF_3out[5]~output .open_drain_output = "false";
defparam \RF_3out[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y0_N93
cyclonev_io_obuf \RF_3out[6]~output (
	.i(\the_datapath|the_regfile|reg3 [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RF_3out[6]),
	.obar());
// synopsys translate_off
defparam \RF_3out[6]~output .bus_hold = "false";
defparam \RF_3out[6]~output .open_drain_output = "false";
defparam \RF_3out[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N36
cyclonev_io_obuf \RF_3out[7]~output (
	.i(\the_datapath|the_regfile|reg3 [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RF_3out[7]),
	.obar());
// synopsys translate_off
defparam \RF_3out[7]~output .bus_hold = "false";
defparam \RF_3out[7]~output .open_drain_output = "false";
defparam \RF_3out[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N19
cyclonev_io_obuf \Op1mux_out[0]~output (
	.i(\the_datapath|the_op1_mux|Mux7~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Op1mux_out[0]),
	.obar());
// synopsys translate_off
defparam \Op1mux_out[0]~output .bus_hold = "false";
defparam \Op1mux_out[0]~output .open_drain_output = "false";
defparam \Op1mux_out[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N19
cyclonev_io_obuf \Op1mux_out[1]~output (
	.i(\the_datapath|the_op1_mux|Mux6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Op1mux_out[1]),
	.obar());
// synopsys translate_off
defparam \Op1mux_out[1]~output .bus_hold = "false";
defparam \Op1mux_out[1]~output .open_drain_output = "false";
defparam \Op1mux_out[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N93
cyclonev_io_obuf \Op1mux_out[2]~output (
	.i(\the_datapath|the_op1_mux|Mux5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Op1mux_out[2]),
	.obar());
// synopsys translate_off
defparam \Op1mux_out[2]~output .bus_hold = "false";
defparam \Op1mux_out[2]~output .open_drain_output = "false";
defparam \Op1mux_out[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N53
cyclonev_io_obuf \Op1mux_out[3]~output (
	.i(\the_datapath|the_op1_mux|Mux4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Op1mux_out[3]),
	.obar());
// synopsys translate_off
defparam \Op1mux_out[3]~output .bus_hold = "false";
defparam \Op1mux_out[3]~output .open_drain_output = "false";
defparam \Op1mux_out[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N59
cyclonev_io_obuf \Op1mux_out[4]~output (
	.i(\the_datapath|the_op1_mux|Mux3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Op1mux_out[4]),
	.obar());
// synopsys translate_off
defparam \Op1mux_out[4]~output .bus_hold = "false";
defparam \Op1mux_out[4]~output .open_drain_output = "false";
defparam \Op1mux_out[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N19
cyclonev_io_obuf \Op1mux_out[5]~output (
	.i(\the_datapath|the_op1_mux|Mux2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Op1mux_out[5]),
	.obar());
// synopsys translate_off
defparam \Op1mux_out[5]~output .bus_hold = "false";
defparam \Op1mux_out[5]~output .open_drain_output = "false";
defparam \Op1mux_out[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N53
cyclonev_io_obuf \Op1mux_out[6]~output (
	.i(\the_datapath|the_op1_mux|Mux1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Op1mux_out[6]),
	.obar());
// synopsys translate_off
defparam \Op1mux_out[6]~output .bus_hold = "false";
defparam \Op1mux_out[6]~output .open_drain_output = "false";
defparam \Op1mux_out[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N42
cyclonev_io_obuf \Op1mux_out[7]~output (
	.i(\the_datapath|the_op1_mux|Mux0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Op1mux_out[7]),
	.obar());
// synopsys translate_off
defparam \Op1mux_out[7]~output .bus_hold = "false";
defparam \Op1mux_out[7]~output .open_drain_output = "false";
defparam \Op1mux_out[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y0_N36
cyclonev_io_obuf \Op2mux_out[0]~output (
	.i(\the_datapath|the_op2_mux|Mux7~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Op2mux_out[0]),
	.obar());
// synopsys translate_off
defparam \Op2mux_out[0]~output .bus_hold = "false";
defparam \Op2mux_out[0]~output .open_drain_output = "false";
defparam \Op2mux_out[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N19
cyclonev_io_obuf \Op2mux_out[1]~output (
	.i(\the_datapath|the_op2_mux|Mux6~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Op2mux_out[1]),
	.obar());
// synopsys translate_off
defparam \Op2mux_out[1]~output .bus_hold = "false";
defparam \Op2mux_out[1]~output .open_drain_output = "false";
defparam \Op2mux_out[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N36
cyclonev_io_obuf \Op2mux_out[2]~output (
	.i(\the_datapath|the_op2_mux|Mux5~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Op2mux_out[2]),
	.obar());
// synopsys translate_off
defparam \Op2mux_out[2]~output .bus_hold = "false";
defparam \Op2mux_out[2]~output .open_drain_output = "false";
defparam \Op2mux_out[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N2
cyclonev_io_obuf \Op2mux_out[3]~output (
	.i(\the_datapath|the_op2_mux|Mux4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Op2mux_out[3]),
	.obar());
// synopsys translate_off
defparam \Op2mux_out[3]~output .bus_hold = "false";
defparam \Op2mux_out[3]~output .open_drain_output = "false";
defparam \Op2mux_out[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N36
cyclonev_io_obuf \Op2mux_out[4]~output (
	.i(\the_datapath|the_op2_mux|Mux3~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Op2mux_out[4]),
	.obar());
// synopsys translate_off
defparam \Op2mux_out[4]~output .bus_hold = "false";
defparam \Op2mux_out[4]~output .open_drain_output = "false";
defparam \Op2mux_out[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N59
cyclonev_io_obuf \Op2mux_out[5]~output (
	.i(\the_datapath|the_op2_mux|Mux2~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Op2mux_out[5]),
	.obar());
// synopsys translate_off
defparam \Op2mux_out[5]~output .bus_hold = "false";
defparam \Op2mux_out[5]~output .open_drain_output = "false";
defparam \Op2mux_out[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y0_N2
cyclonev_io_obuf \Op2mux_out[6]~output (
	.i(\the_datapath|the_op2_mux|Mux1~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Op2mux_out[6]),
	.obar());
// synopsys translate_off
defparam \Op2mux_out[6]~output .bus_hold = "false";
defparam \Op2mux_out[6]~output .open_drain_output = "false";
defparam \Op2mux_out[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N2
cyclonev_io_obuf \Op2mux_out[7]~output (
	.i(\the_datapath|the_op2_mux|Mux0~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Op2mux_out[7]),
	.obar());
// synopsys translate_off
defparam \Op2mux_out[7]~output .bus_hold = "false";
defparam \Op2mux_out[7]~output .open_drain_output = "false";
defparam \Op2mux_out[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N19
cyclonev_io_obuf \PC_out[0]~output (
	.i(\the_datapath|the_pc|pc [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_out[0]),
	.obar());
// synopsys translate_off
defparam \PC_out[0]~output .bus_hold = "false";
defparam \PC_out[0]~output .open_drain_output = "false";
defparam \PC_out[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y0_N93
cyclonev_io_obuf \PC_out[1]~output (
	.i(\the_datapath|the_pc|pc [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_out[1]),
	.obar());
// synopsys translate_off
defparam \PC_out[1]~output .bus_hold = "false";
defparam \PC_out[1]~output .open_drain_output = "false";
defparam \PC_out[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y0_N2
cyclonev_io_obuf \PC_out[2]~output (
	.i(\the_datapath|the_pc|pc [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_out[2]),
	.obar());
// synopsys translate_off
defparam \PC_out[2]~output .bus_hold = "false";
defparam \PC_out[2]~output .open_drain_output = "false";
defparam \PC_out[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N93
cyclonev_io_obuf \PC_out[3]~output (
	.i(\the_datapath|the_pc|pc [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_out[3]),
	.obar());
// synopsys translate_off
defparam \PC_out[3]~output .bus_hold = "false";
defparam \PC_out[3]~output .open_drain_output = "false";
defparam \PC_out[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y0_N59
cyclonev_io_obuf \PC_out[4]~output (
	.i(\the_datapath|the_pc|pc [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_out[4]),
	.obar());
// synopsys translate_off
defparam \PC_out[4]~output .bus_hold = "false";
defparam \PC_out[4]~output .open_drain_output = "false";
defparam \PC_out[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N19
cyclonev_io_obuf \PC_out[5]~output (
	.i(\the_datapath|the_pc|pc [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_out[5]),
	.obar());
// synopsys translate_off
defparam \PC_out[5]~output .bus_hold = "false";
defparam \PC_out[5]~output .open_drain_output = "false";
defparam \PC_out[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y0_N53
cyclonev_io_obuf \PC_out[6]~output (
	.i(\the_datapath|the_pc|pc [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_out[6]),
	.obar());
// synopsys translate_off
defparam \PC_out[6]~output .bus_hold = "false";
defparam \PC_out[6]~output .open_drain_output = "false";
defparam \PC_out[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y0_N53
cyclonev_io_obuf \PC_out[7]~output (
	.i(\the_datapath|the_pc|pc [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC_out[7]),
	.obar());
// synopsys translate_off
defparam \PC_out[7]~output .bus_hold = "false";
defparam \PC_out[7]~output .open_drain_output = "false";
defparam \PC_out[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y0_N76
cyclonev_io_obuf \ALU_out[0]~output (
	.i(\the_datapath|the_alu|result[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALU_out[0]),
	.obar());
// synopsys translate_off
defparam \ALU_out[0]~output .bus_hold = "false";
defparam \ALU_out[0]~output .open_drain_output = "false";
defparam \ALU_out[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N42
cyclonev_io_obuf \ALU_out[1]~output (
	.i(\the_datapath|the_alu|result[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALU_out[1]),
	.obar());
// synopsys translate_off
defparam \ALU_out[1]~output .bus_hold = "false";
defparam \ALU_out[1]~output .open_drain_output = "false";
defparam \ALU_out[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N93
cyclonev_io_obuf \ALU_out[2]~output (
	.i(\the_datapath|the_alu|result[2]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALU_out[2]),
	.obar());
// synopsys translate_off
defparam \ALU_out[2]~output .bus_hold = "false";
defparam \ALU_out[2]~output .open_drain_output = "false";
defparam \ALU_out[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N36
cyclonev_io_obuf \ALU_out[3]~output (
	.i(\the_datapath|the_alu|result[3]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALU_out[3]),
	.obar());
// synopsys translate_off
defparam \ALU_out[3]~output .bus_hold = "false";
defparam \ALU_out[3]~output .open_drain_output = "false";
defparam \ALU_out[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y0_N19
cyclonev_io_obuf \ALU_out[4]~output (
	.i(\the_datapath|the_alu|result[4]~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALU_out[4]),
	.obar());
// synopsys translate_off
defparam \ALU_out[4]~output .bus_hold = "false";
defparam \ALU_out[4]~output .open_drain_output = "false";
defparam \ALU_out[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y81_N53
cyclonev_io_obuf \ALU_out[5]~output (
	.i(\the_datapath|the_alu|result[5]~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALU_out[5]),
	.obar());
// synopsys translate_off
defparam \ALU_out[5]~output .bus_hold = "false";
defparam \ALU_out[5]~output .open_drain_output = "false";
defparam \ALU_out[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y0_N53
cyclonev_io_obuf \ALU_out[6]~output (
	.i(\the_datapath|the_alu|result[6]~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALU_out[6]),
	.obar());
// synopsys translate_off
defparam \ALU_out[6]~output .bus_hold = "false";
defparam \ALU_out[6]~output .open_drain_output = "false";
defparam \ALU_out[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N96
cyclonev_io_obuf \ALU_out[7]~output (
	.i(\the_datapath|the_alu|result[7]~7_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ALU_out[7]),
	.obar());
// synopsys translate_off
defparam \ALU_out[7]~output .bus_hold = "false";
defparam \ALU_out[7]~output .open_drain_output = "false";
defparam \ALU_out[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N36
cyclonev_io_obuf \IM_Q[0]~output (
	.i(\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(IM_Q[0]),
	.obar());
// synopsys translate_off
defparam \IM_Q[0]~output .bus_hold = "false";
defparam \IM_Q[0]~output .open_drain_output = "false";
defparam \IM_Q[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N93
cyclonev_io_obuf \IM_Q[1]~output (
	.i(\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(IM_Q[1]),
	.obar());
// synopsys translate_off
defparam \IM_Q[1]~output .bus_hold = "false";
defparam \IM_Q[1]~output .open_drain_output = "false";
defparam \IM_Q[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N59
cyclonev_io_obuf \IM_Q[2]~output (
	.i(\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(IM_Q[2]),
	.obar());
// synopsys translate_off
defparam \IM_Q[2]~output .bus_hold = "false";
defparam \IM_Q[2]~output .open_drain_output = "false";
defparam \IM_Q[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N36
cyclonev_io_obuf \IM_Q[3]~output (
	.i(\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(IM_Q[3]),
	.obar());
// synopsys translate_off
defparam \IM_Q[3]~output .bus_hold = "false";
defparam \IM_Q[3]~output .open_drain_output = "false";
defparam \IM_Q[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N53
cyclonev_io_obuf \IM_Q[4]~output (
	.i(\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(IM_Q[4]),
	.obar());
// synopsys translate_off
defparam \IM_Q[4]~output .bus_hold = "false";
defparam \IM_Q[4]~output .open_drain_output = "false";
defparam \IM_Q[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N36
cyclonev_io_obuf \IM_Q[5]~output (
	.i(\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(IM_Q[5]),
	.obar());
// synopsys translate_off
defparam \IM_Q[5]~output .bus_hold = "false";
defparam \IM_Q[5]~output .open_drain_output = "false";
defparam \IM_Q[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N19
cyclonev_io_obuf \IM_Q[6]~output (
	.i(\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(IM_Q[6]),
	.obar());
// synopsys translate_off
defparam \IM_Q[6]~output .bus_hold = "false";
defparam \IM_Q[6]~output .open_drain_output = "false";
defparam \IM_Q[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N53
cyclonev_io_obuf \IM_Q[7]~output (
	.i(\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(IM_Q[7]),
	.obar());
// synopsys translate_off
defparam \IM_Q[7]~output .bus_hold = "false";
defparam \IM_Q[7]~output .open_drain_output = "false";
defparam \IM_Q[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N59
cyclonev_io_obuf \IE_out[0]~output (
	.i(\the_datapath|the_immediate_extractor|Mux2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(IE_out[0]),
	.obar());
// synopsys translate_off
defparam \IE_out[0]~output .bus_hold = "false";
defparam \IE_out[0]~output .open_drain_output = "false";
defparam \IE_out[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N36
cyclonev_io_obuf \IE_out[1]~output (
	.i(\the_datapath|the_immediate_extractor|Mux1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(IE_out[1]),
	.obar());
// synopsys translate_off
defparam \IE_out[1]~output .bus_hold = "false";
defparam \IE_out[1]~output .open_drain_output = "false";
defparam \IE_out[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N53
cyclonev_io_obuf \IE_out[2]~output (
	.i(\the_datapath|the_immediate_extractor|Mux0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(IE_out[2]),
	.obar());
// synopsys translate_off
defparam \IE_out[2]~output .bus_hold = "false";
defparam \IE_out[2]~output .open_drain_output = "false";
defparam \IE_out[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y0_N42
cyclonev_io_obuf \IE_out[3]~output (
	.i(\the_datapath|the_immediate_extractor|immediate[3]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(IE_out[3]),
	.obar());
// synopsys translate_off
defparam \IE_out[3]~output .bus_hold = "false";
defparam \IE_out[3]~output .open_drain_output = "false";
defparam \IE_out[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y0_N36
cyclonev_io_obuf \IE_out[4]~output (
	.i(\the_datapath|the_immediate_extractor|immediate[4]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(IE_out[4]),
	.obar());
// synopsys translate_off
defparam \IE_out[4]~output .bus_hold = "false";
defparam \IE_out[4]~output .open_drain_output = "false";
defparam \IE_out[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y0_N59
cyclonev_io_obuf \IE_out[5]~output (
	.i(\the_datapath|the_immediate_extractor|immediate[4]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(IE_out[5]),
	.obar());
// synopsys translate_off
defparam \IE_out[5]~output .bus_hold = "false";
defparam \IE_out[5]~output .open_drain_output = "false";
defparam \IE_out[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y0_N2
cyclonev_io_obuf \IE_out[6]~output (
	.i(\the_datapath|the_immediate_extractor|immediate[4]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(IE_out[6]),
	.obar());
// synopsys translate_off
defparam \IE_out[6]~output .bus_hold = "false";
defparam \IE_out[6]~output .open_drain_output = "false";
defparam \IE_out[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y0_N42
cyclonev_io_obuf \IE_out[7]~output (
	.i(\the_datapath|the_immediate_extractor|immediate[4]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(IE_out[7]),
	.obar());
// synopsys translate_off
defparam \IE_out[7]~output .bus_hold = "false";
defparam \IE_out[7]~output .open_drain_output = "false";
defparam \IE_out[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N59
cyclonev_io_obuf \WAS_out[0]~output (
	.i(\the_datapath|the_write_address_select|Mux1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WAS_out[0]),
	.obar());
// synopsys translate_off
defparam \WAS_out[0]~output .bus_hold = "false";
defparam \WAS_out[0]~output .open_drain_output = "false";
defparam \WAS_out[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N53
cyclonev_io_obuf \WAS_out[1]~output (
	.i(\the_datapath|the_write_address_select|Mux0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WAS_out[1]),
	.obar());
// synopsys translate_off
defparam \WAS_out[1]~output .bus_hold = "false";
defparam \WAS_out[1]~output .open_drain_output = "false";
defparam \WAS_out[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N53
cyclonev_io_obuf \RM_out[0]~output (
	.i(\the_datapath|the_result_mux|result[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RM_out[0]),
	.obar());
// synopsys translate_off
defparam \RM_out[0]~output .bus_hold = "false";
defparam \RM_out[0]~output .open_drain_output = "false";
defparam \RM_out[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N93
cyclonev_io_obuf \RM_out[1]~output (
	.i(\the_datapath|the_result_mux|result[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RM_out[1]),
	.obar());
// synopsys translate_off
defparam \RM_out[1]~output .bus_hold = "false";
defparam \RM_out[1]~output .open_drain_output = "false";
defparam \RM_out[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N2
cyclonev_io_obuf \RM_out[2]~output (
	.i(\the_datapath|the_result_mux|result[2]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RM_out[2]),
	.obar());
// synopsys translate_off
defparam \RM_out[2]~output .bus_hold = "false";
defparam \RM_out[2]~output .open_drain_output = "false";
defparam \RM_out[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N93
cyclonev_io_obuf \RM_out[3]~output (
	.i(\the_datapath|the_result_mux|result[3]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RM_out[3]),
	.obar());
// synopsys translate_off
defparam \RM_out[3]~output .bus_hold = "false";
defparam \RM_out[3]~output .open_drain_output = "false";
defparam \RM_out[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N2
cyclonev_io_obuf \RM_out[4]~output (
	.i(\the_datapath|the_result_mux|result[4]~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RM_out[4]),
	.obar());
// synopsys translate_off
defparam \RM_out[4]~output .bus_hold = "false";
defparam \RM_out[4]~output .open_drain_output = "false";
defparam \RM_out[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N76
cyclonev_io_obuf \RM_out[5]~output (
	.i(\the_datapath|the_result_mux|result[5]~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RM_out[5]),
	.obar());
// synopsys translate_off
defparam \RM_out[5]~output .bus_hold = "false";
defparam \RM_out[5]~output .open_drain_output = "false";
defparam \RM_out[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N2
cyclonev_io_obuf \RM_out[6]~output (
	.i(\the_datapath|the_result_mux|result[6]~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RM_out[6]),
	.obar());
// synopsys translate_off
defparam \RM_out[6]~output .bus_hold = "false";
defparam \RM_out[6]~output .open_drain_output = "false";
defparam \RM_out[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N56
cyclonev_io_obuf \RM_out[7]~output (
	.i(\the_datapath|the_result_mux|result[7]~7_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RM_out[7]),
	.obar());
// synopsys translate_off
defparam \RM_out[7]~output .bus_hold = "false";
defparam \RM_out[7]~output .open_drain_output = "false";
defparam \RM_out[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N19
cyclonev_io_obuf \br~output (
	.i(\the_datapath|the_decoder|Equal0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(br),
	.obar());
// synopsys translate_off
defparam \br~output .bus_hold = "false";
defparam \br~output .open_drain_output = "false";
defparam \br~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N53
cyclonev_io_obuf \brz~output (
	.i(\the_datapath|the_decoder|Equal1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(brz),
	.obar());
// synopsys translate_off
defparam \brz~output .bus_hold = "false";
defparam \brz~output .open_drain_output = "false";
defparam \brz~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N36
cyclonev_io_obuf \addi~output (
	.i(\the_datapath|the_decoder|Equal2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(addi),
	.obar());
// synopsys translate_off
defparam \addi~output .bus_hold = "false";
defparam \addi~output .open_drain_output = "false";
defparam \addi~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y0_N53
cyclonev_io_obuf \subi~output (
	.i(\the_datapath|the_decoder|Equal3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(subi),
	.obar());
// synopsys translate_off
defparam \subi~output .bus_hold = "false";
defparam \subi~output .open_drain_output = "false";
defparam \subi~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N19
cyclonev_io_obuf \sr0~output (
	.i(\the_datapath|the_decoder|Equal4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sr0),
	.obar());
// synopsys translate_off
defparam \sr0~output .bus_hold = "false";
defparam \sr0~output .open_drain_output = "false";
defparam \sr0~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N53
cyclonev_io_obuf \srh0~output (
	.i(\the_datapath|the_decoder|Equal5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(srh0),
	.obar());
// synopsys translate_off
defparam \srh0~output .bus_hold = "false";
defparam \srh0~output .open_drain_output = "false";
defparam \srh0~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N53
cyclonev_io_obuf \clr~output (
	.i(\the_datapath|the_decoder|Equal6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(clr),
	.obar());
// synopsys translate_off
defparam \clr~output .bus_hold = "false";
defparam \clr~output .open_drain_output = "false";
defparam \clr~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N76
cyclonev_io_obuf \mov~output (
	.i(\the_datapath|the_decoder|Equal7~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(mov),
	.obar());
// synopsys translate_off
defparam \mov~output .bus_hold = "false";
defparam \mov~output .open_drain_output = "false";
defparam \mov~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N36
cyclonev_io_obuf \mova~output (
	.i(\the_datapath|the_decoder|Equal8~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(mova),
	.obar());
// synopsys translate_off
defparam \mova~output .bus_hold = "false";
defparam \mova~output .open_drain_output = "false";
defparam \mova~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y0_N76
cyclonev_io_obuf \movr~output (
	.i(\the_datapath|the_decoder|Equal9~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(movr),
	.obar());
// synopsys translate_off
defparam \movr~output .bus_hold = "false";
defparam \movr~output .open_drain_output = "false";
defparam \movr~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N53
cyclonev_io_obuf \movrhs~output (
	.i(\the_datapath|the_decoder|Equal10~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(movrhs),
	.obar());
// synopsys translate_off
defparam \movrhs~output .bus_hold = "false";
defparam \movrhs~output .open_drain_output = "false";
defparam \movrhs~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N2
cyclonev_io_obuf \pause~output (
	.i(\the_datapath|the_decoder|Equal11~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pause),
	.obar());
// synopsys translate_off
defparam \pause~output .bus_hold = "false";
defparam \pause~output .open_drain_output = "false";
defparam \pause~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X8_Y0_N2
cyclonev_io_obuf \delay_done~output (
	.i(\the_datapath|the_delay_counter|done~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(delay_done),
	.obar());
// synopsys translate_off
defparam \delay_done~output .bus_hold = "false";
defparam \delay_done~output .open_drain_output = "false";
defparam \delay_done~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N76
cyclonev_io_obuf \temp_is_positive~output (
	.i(\the_datapath|the_temp_register|positive~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(temp_is_positive),
	.obar());
// synopsys translate_off
defparam \temp_is_positive~output .bus_hold = "false";
defparam \temp_is_positive~output .open_drain_output = "false";
defparam \temp_is_positive~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N42
cyclonev_io_obuf \temp_is_negative~output (
	.i(\the_datapath|the_temp_register|negative~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(temp_is_negative),
	.obar());
// synopsys translate_off
defparam \temp_is_negative~output .bus_hold = "false";
defparam \temp_is_negative~output .open_drain_output = "false";
defparam \temp_is_negative~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N2
cyclonev_io_obuf \temp_is_zero~output (
	.i(\the_datapath|the_temp_register|zero~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(temp_is_zero),
	.obar());
// synopsys translate_off
defparam \temp_is_zero~output .bus_hold = "false";
defparam \temp_is_zero~output .open_drain_output = "false";
defparam \temp_is_zero~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N2
cyclonev_io_obuf \register0_is_zero~output (
	.i(\the_datapath|the_branch_logic|Equal0~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(register0_is_zero),
	.obar());
// synopsys translate_off
defparam \register0_is_zero~output .bus_hold = "false";
defparam \register0_is_zero~output .open_drain_output = "false";
defparam \register0_is_zero~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N36
cyclonev_io_obuf \write_reg_file~output (
	.i(\the_control_fsm|write_reg_file~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(write_reg_file),
	.obar());
// synopsys translate_off
defparam \write_reg_file~output .bus_hold = "false";
defparam \write_reg_file~output .open_drain_output = "false";
defparam \write_reg_file~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N53
cyclonev_io_obuf \result_mux_select~output (
	.i(\the_control_fsm|result_mux_select~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(result_mux_select),
	.obar());
// synopsys translate_off
defparam \result_mux_select~output .bus_hold = "false";
defparam \result_mux_select~output .open_drain_output = "false";
defparam \result_mux_select~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N36
cyclonev_io_obuf \op1_mux_select[0]~output (
	.i(\the_control_fsm|op1_mux_select[0]~DUPLICATE_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(op1_mux_select[0]),
	.obar());
// synopsys translate_off
defparam \op1_mux_select[0]~output .bus_hold = "false";
defparam \op1_mux_select[0]~output .open_drain_output = "false";
defparam \op1_mux_select[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N19
cyclonev_io_obuf \op1_mux_select[1]~output (
	.i(\the_control_fsm|op1_mux_select[1]~DUPLICATE_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(op1_mux_select[1]),
	.obar());
// synopsys translate_off
defparam \op1_mux_select[1]~output .bus_hold = "false";
defparam \op1_mux_select[1]~output .open_drain_output = "false";
defparam \op1_mux_select[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N2
cyclonev_io_obuf \op2_mux_select[0]~output (
	.i(\the_control_fsm|op2_mux_select[0]~DUPLICATE_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(op2_mux_select[0]),
	.obar());
// synopsys translate_off
defparam \op2_mux_select[0]~output .bus_hold = "false";
defparam \op2_mux_select[0]~output .open_drain_output = "false";
defparam \op2_mux_select[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N76
cyclonev_io_obuf \op2_mux_select[1]~output (
	.i(\the_control_fsm|op2_mux_select [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(op2_mux_select[1]),
	.obar());
// synopsys translate_off
defparam \op2_mux_select[1]~output .bus_hold = "false";
defparam \op2_mux_select[1]~output .open_drain_output = "false";
defparam \op2_mux_select[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X8_Y0_N53
cyclonev_io_obuf \start_delay_counter~output (
	.i(\the_control_fsm|start_delay_counter~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(start_delay_counter),
	.obar());
// synopsys translate_off
defparam \start_delay_counter~output .bus_hold = "false";
defparam \start_delay_counter~output .open_drain_output = "false";
defparam \start_delay_counter~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N36
cyclonev_io_obuf \enable_delay_counter~output (
	.i(\the_control_fsm|enable_delay_counter~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(enable_delay_counter),
	.obar());
// synopsys translate_off
defparam \enable_delay_counter~output .bus_hold = "false";
defparam \enable_delay_counter~output .open_drain_output = "false";
defparam \enable_delay_counter~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y0_N36
cyclonev_io_obuf \commit_branch~output (
	.i(\the_control_fsm|commit_branch~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(commit_branch),
	.obar());
// synopsys translate_off
defparam \commit_branch~output .bus_hold = "false";
defparam \commit_branch~output .open_drain_output = "false";
defparam \commit_branch~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N19
cyclonev_io_obuf \increment_pc~output (
	.i(\the_control_fsm|increment_pc~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(increment_pc),
	.obar());
// synopsys translate_off
defparam \increment_pc~output .bus_hold = "false";
defparam \increment_pc~output .open_drain_output = "false";
defparam \increment_pc~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N36
cyclonev_io_obuf \alu_add_sub~output (
	.i(\the_control_fsm|alu_add_sub~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_add_sub),
	.obar());
// synopsys translate_off
defparam \alu_add_sub~output .bus_hold = "false";
defparam \alu_add_sub~output .open_drain_output = "false";
defparam \alu_add_sub~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N36
cyclonev_io_obuf \alu_set_low~output (
	.i(\the_control_fsm|alu_set_low~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_set_low),
	.obar());
// synopsys translate_off
defparam \alu_set_low~output .bus_hold = "false";
defparam \alu_set_low~output .open_drain_output = "false";
defparam \alu_set_low~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N53
cyclonev_io_obuf \alu_set_high~output (
	.i(\the_control_fsm|alu_set_high~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_set_high),
	.obar());
// synopsys translate_off
defparam \alu_set_high~output .bus_hold = "false";
defparam \alu_set_high~output .open_drain_output = "false";
defparam \alu_set_high~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N36
cyclonev_io_obuf \load_temp_register~output (
	.i(\the_control_fsm|load_temp_register~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(load_temp_register),
	.obar());
// synopsys translate_off
defparam \load_temp_register~output .bus_hold = "false";
defparam \load_temp_register~output .open_drain_output = "false";
defparam \load_temp_register~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N19
cyclonev_io_obuf \increment_temp_register~output (
	.i(\the_control_fsm|increment_temp_register~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(increment_temp_register),
	.obar());
// synopsys translate_off
defparam \increment_temp_register~output .bus_hold = "false";
defparam \increment_temp_register~output .open_drain_output = "false";
defparam \increment_temp_register~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N93
cyclonev_io_obuf \decrement_temp_register~output (
	.i(\the_control_fsm|decrement_temp_register~DUPLICATE_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(decrement_temp_register),
	.obar());
// synopsys translate_off
defparam \decrement_temp_register~output .bus_hold = "false";
defparam \decrement_temp_register~output .open_drain_output = "false";
defparam \decrement_temp_register~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N19
cyclonev_io_obuf \select_immediate[0]~output (
	.i(\the_control_fsm|select_immediate [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(select_immediate[0]),
	.obar());
// synopsys translate_off
defparam \select_immediate[0]~output .bus_hold = "false";
defparam \select_immediate[0]~output .open_drain_output = "false";
defparam \select_immediate[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N19
cyclonev_io_obuf \select_immediate[1]~output (
	.i(\the_control_fsm|select_immediate[1]~DUPLICATE_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(select_immediate[1]),
	.obar());
// synopsys translate_off
defparam \select_immediate[1]~output .bus_hold = "false";
defparam \select_immediate[1]~output .open_drain_output = "false";
defparam \select_immediate[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N53
cyclonev_io_obuf \select_write_address[0]~output (
	.i(\the_control_fsm|select_write_address[0]~DUPLICATE_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(select_write_address[0]),
	.obar());
// synopsys translate_off
defparam \select_write_address[0]~output .bus_hold = "false";
defparam \select_write_address[0]~output .open_drain_output = "false";
defparam \select_write_address[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N53
cyclonev_io_obuf \select_write_address[1]~output (
	.i(\the_control_fsm|select_write_address [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(select_write_address[1]),
	.obar());
// synopsys translate_off
defparam \select_write_address[1]~output .bus_hold = "false";
defparam \select_write_address[1]~output .open_drain_output = "false";
defparam \select_write_address[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G6
cyclonev_clkena \CLOCK_50~inputCLKENA0 (
	.inclk(\CLOCK_50~input_o ),
	.ena(vcc),
	.outclk(\CLOCK_50~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \CLOCK_50~inputCLKENA0 .clock_type = "global clock";
defparam \CLOCK_50~inputCLKENA0 .disable_mode = "low";
defparam \CLOCK_50~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \CLOCK_50~inputCLKENA0 .ena_register_power_up = "high";
defparam \CLOCK_50~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N1
cyclonev_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X30_Y3_N0
cyclonev_lcell_comb \the_datapath|the_pc|Add0~1 (
// Equation(s):
// \the_datapath|the_pc|Add0~1_sumout  = SUM(( \the_datapath|the_pc|pc [0] ) + ( \the_control_fsm|increment_pc~q  ) + ( !VCC ))
// \the_datapath|the_pc|Add0~2  = CARRY(( \the_datapath|the_pc|pc [0] ) + ( \the_control_fsm|increment_pc~q  ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\the_control_fsm|increment_pc~q ),
	.datad(!\the_datapath|the_pc|pc [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\the_datapath|the_pc|Add0~1_sumout ),
	.cout(\the_datapath|the_pc|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \the_datapath|the_pc|Add0~1 .extended_lut = "off";
defparam \the_datapath|the_pc|Add0~1 .lut_mask = 64'h0000F0F0000000FF;
defparam \the_datapath|the_pc|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y3_N3
cyclonev_lcell_comb \the_datapath|the_pc|Add0~5 (
// Equation(s):
// \the_datapath|the_pc|Add0~5_sumout  = SUM(( \the_datapath|the_pc|pc [1] ) + ( GND ) + ( \the_datapath|the_pc|Add0~2  ))
// \the_datapath|the_pc|Add0~6  = CARRY(( \the_datapath|the_pc|pc [1] ) + ( GND ) + ( \the_datapath|the_pc|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\the_datapath|the_pc|pc [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\the_datapath|the_pc|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\the_datapath|the_pc|Add0~5_sumout ),
	.cout(\the_datapath|the_pc|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \the_datapath|the_pc|Add0~5 .extended_lut = "off";
defparam \the_datapath|the_pc|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \the_datapath|the_pc|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y3_N6
cyclonev_lcell_comb \the_datapath|the_pc|Add0~9 (
// Equation(s):
// \the_datapath|the_pc|Add0~9_sumout  = SUM(( \the_datapath|the_pc|pc [2] ) + ( GND ) + ( \the_datapath|the_pc|Add0~6  ))
// \the_datapath|the_pc|Add0~10  = CARRY(( \the_datapath|the_pc|pc [2] ) + ( GND ) + ( \the_datapath|the_pc|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\the_datapath|the_pc|pc [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\the_datapath|the_pc|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\the_datapath|the_pc|Add0~9_sumout ),
	.cout(\the_datapath|the_pc|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \the_datapath|the_pc|Add0~9 .extended_lut = "off";
defparam \the_datapath|the_pc|Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \the_datapath|the_pc|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y1_N42
cyclonev_lcell_comb \the_control_fsm|op1_mux_select~0 (
// Equation(s):
// \the_control_fsm|op1_mux_select~0_combout  = ( \the_control_fsm|state.SR0~q  ) # ( !\the_control_fsm|state.SR0~q  & ( \the_control_fsm|state.SRH0~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\the_control_fsm|state.SRH0~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\the_control_fsm|state.SR0~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_control_fsm|op1_mux_select~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_control_fsm|op1_mux_select~0 .extended_lut = "off";
defparam \the_control_fsm|op1_mux_select~0 .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \the_control_fsm|op1_mux_select~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y1_N44
dffeas \the_control_fsm|op1_mux_select[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\the_control_fsm|op1_mux_select~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_control_fsm|op1_mux_select [1]),
	.prn(vcc));
// synopsys translate_off
defparam \the_control_fsm|op1_mux_select[1] .is_wysiwyg = "true";
defparam \the_control_fsm|op1_mux_select[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y3_N9
cyclonev_lcell_comb \the_datapath|the_pc|Add0~13 (
// Equation(s):
// \the_datapath|the_pc|Add0~13_sumout  = SUM(( \the_datapath|the_pc|pc [3] ) + ( GND ) + ( \the_datapath|the_pc|Add0~10  ))
// \the_datapath|the_pc|Add0~14  = CARRY(( \the_datapath|the_pc|pc [3] ) + ( GND ) + ( \the_datapath|the_pc|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\the_datapath|the_pc|pc [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\the_datapath|the_pc|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\the_datapath|the_pc|Add0~13_sumout ),
	.cout(\the_datapath|the_pc|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \the_datapath|the_pc|Add0~13 .extended_lut = "off";
defparam \the_datapath|the_pc|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \the_datapath|the_pc|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y3_N12
cyclonev_lcell_comb \the_datapath|the_pc|Add0~17 (
// Equation(s):
// \the_datapath|the_pc|Add0~17_sumout  = SUM(( \the_datapath|the_pc|pc [4] ) + ( GND ) + ( \the_datapath|the_pc|Add0~14  ))
// \the_datapath|the_pc|Add0~18  = CARRY(( \the_datapath|the_pc|pc [4] ) + ( GND ) + ( \the_datapath|the_pc|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\the_datapath|the_pc|pc [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\the_datapath|the_pc|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\the_datapath|the_pc|Add0~17_sumout ),
	.cout(\the_datapath|the_pc|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \the_datapath|the_pc|Add0~17 .extended_lut = "off";
defparam \the_datapath|the_pc|Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \the_datapath|the_pc|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y1_N38
dffeas \the_control_fsm|op1_mux_select[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\the_control_fsm|WideOr9~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_control_fsm|op1_mux_select [0]),
	.prn(vcc));
// synopsys translate_off
defparam \the_control_fsm|op1_mux_select[0] .is_wysiwyg = "true";
defparam \the_control_fsm|op1_mux_select[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y1_N43
dffeas \the_control_fsm|op1_mux_select[1]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\the_control_fsm|op1_mux_select~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_control_fsm|op1_mux_select[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \the_control_fsm|op1_mux_select[1]~DUPLICATE .is_wysiwyg = "true";
defparam \the_control_fsm|op1_mux_select[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y1_N4
dffeas \the_control_fsm|result_mux_select (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\the_control_fsm|state.CLR~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_control_fsm|result_mux_select~q ),
	.prn(vcc));
// synopsys translate_off
defparam \the_control_fsm|result_mux_select .is_wysiwyg = "true";
defparam \the_control_fsm|result_mux_select .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y3_N15
cyclonev_lcell_comb \the_datapath|the_pc|Add0~21 (
// Equation(s):
// \the_datapath|the_pc|Add0~21_sumout  = SUM(( \the_datapath|the_pc|pc [5] ) + ( GND ) + ( \the_datapath|the_pc|Add0~18  ))
// \the_datapath|the_pc|Add0~22  = CARRY(( \the_datapath|the_pc|pc [5] ) + ( GND ) + ( \the_datapath|the_pc|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\the_datapath|the_pc|pc [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\the_datapath|the_pc|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\the_datapath|the_pc|Add0~21_sumout ),
	.cout(\the_datapath|the_pc|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \the_datapath|the_pc|Add0~21 .extended_lut = "off";
defparam \the_datapath|the_pc|Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \the_datapath|the_pc|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y1_N42
cyclonev_lcell_comb \the_datapath|the_decoder|Equal9~0 (
// Equation(s):
// \the_datapath|the_decoder|Equal9~0_combout  = ( \the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [2] & ( !\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [3] & ( 
// (\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [6] & (!\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [4] & (!\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [5] & 
// \the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [7]))) ) ) )

	.dataa(!\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [6]),
	.datab(!\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [4]),
	.datac(!\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [5]),
	.datad(!\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [7]),
	.datae(!\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [2]),
	.dataf(!\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_datapath|the_decoder|Equal9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_datapath|the_decoder|Equal9~0 .extended_lut = "off";
defparam \the_datapath|the_decoder|Equal9~0 .lut_mask = 64'h0000004000000000;
defparam \the_datapath|the_decoder|Equal9~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y1_N0
cyclonev_lcell_comb \the_control_fsm|state~57 (
// Equation(s):
// \the_control_fsm|state~57_combout  = ( \the_datapath|the_decoder|Equal9~0_combout  & ( (!\the_control_fsm|state~52_combout  & (\KEY[0]~input_o  & \the_control_fsm|state.DECODE~q )) ) )

	.dataa(gnd),
	.datab(!\the_control_fsm|state~52_combout ),
	.datac(!\KEY[0]~input_o ),
	.datad(!\the_control_fsm|state.DECODE~q ),
	.datae(gnd),
	.dataf(!\the_datapath|the_decoder|Equal9~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_control_fsm|state~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_control_fsm|state~57 .extended_lut = "off";
defparam \the_control_fsm|state~57 .lut_mask = 64'h00000000000C000C;
defparam \the_control_fsm|state~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y1_N2
dffeas \the_control_fsm|state.MOVR (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\the_control_fsm|state~57_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_control_fsm|state.MOVR~q ),
	.prn(vcc));
// synopsys translate_off
defparam \the_control_fsm|state.MOVR .is_wysiwyg = "true";
defparam \the_control_fsm|state.MOVR .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y1_N16
dffeas \the_datapath|the_temp_register|temp[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\the_datapath|the_temp_register|temp~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_datapath|the_temp_register|temp [4]),
	.prn(vcc));
// synopsys translate_off
defparam \the_datapath|the_temp_register|temp[4] .is_wysiwyg = "true";
defparam \the_datapath|the_temp_register|temp[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y1_N6
cyclonev_lcell_comb \the_control_fsm|state~51 (
// Equation(s):
// \the_control_fsm|state~51_combout  = ( !\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [6] & ( (\the_control_fsm|state.DECODE~q  & (\KEY[0]~input_o  & (!\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a 
// [7] & \the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [5]))) ) )

	.dataa(!\the_control_fsm|state.DECODE~q ),
	.datab(!\KEY[0]~input_o ),
	.datac(!\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [7]),
	.datad(!\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [5]),
	.datae(gnd),
	.dataf(!\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_control_fsm|state~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_control_fsm|state~51 .extended_lut = "off";
defparam \the_control_fsm|state~51 .lut_mask = 64'h0010001000000000;
defparam \the_control_fsm|state~51 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y1_N8
dffeas \the_control_fsm|state.SUBI (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\the_control_fsm|state~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_control_fsm|state.SUBI~q ),
	.prn(vcc));
// synopsys translate_off
defparam \the_control_fsm|state.SUBI .is_wysiwyg = "true";
defparam \the_control_fsm|state.SUBI .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y1_N9
cyclonev_lcell_comb \the_control_fsm|state~50 (
// Equation(s):
// \the_control_fsm|state~50_combout  = ( !\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [5] & ( (\the_control_fsm|state.DECODE~q  & (\KEY[0]~input_o  & (!\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a 
// [6] & !\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [7]))) ) )

	.dataa(!\the_control_fsm|state.DECODE~q ),
	.datab(!\KEY[0]~input_o ),
	.datac(!\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [6]),
	.datad(!\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [7]),
	.datae(gnd),
	.dataf(!\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_control_fsm|state~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_control_fsm|state~50 .extended_lut = "off";
defparam \the_control_fsm|state~50 .lut_mask = 64'h1000100000000000;
defparam \the_control_fsm|state~50 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y1_N30
cyclonev_lcell_comb \the_control_fsm|state.ADDI~feeder (
// Equation(s):
// \the_control_fsm|state.ADDI~feeder_combout  = ( \the_control_fsm|state~50_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\the_control_fsm|state~50_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_control_fsm|state.ADDI~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_control_fsm|state.ADDI~feeder .extended_lut = "off";
defparam \the_control_fsm|state.ADDI~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \the_control_fsm|state.ADDI~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y1_N32
dffeas \the_control_fsm|state.ADDI (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\the_control_fsm|state.ADDI~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_control_fsm|state.ADDI~q ),
	.prn(vcc));
// synopsys translate_off
defparam \the_control_fsm|state.ADDI .is_wysiwyg = "true";
defparam \the_control_fsm|state.ADDI .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y1_N18
cyclonev_lcell_comb \the_control_fsm|WideOr8 (
// Equation(s):
// \the_control_fsm|WideOr8~combout  = ( \the_control_fsm|state.ADDI~q  ) # ( !\the_control_fsm|state.ADDI~q  & ( (((\the_control_fsm|WideOr17~0_combout ) # (\the_control_fsm|WideOr8~0_combout )) # (\the_control_fsm|state.CLR~q )) # 
// (\the_control_fsm|state.SUBI~q ) ) )

	.dataa(!\the_control_fsm|state.SUBI~q ),
	.datab(!\the_control_fsm|state.CLR~q ),
	.datac(!\the_control_fsm|WideOr8~0_combout ),
	.datad(!\the_control_fsm|WideOr17~0_combout ),
	.datae(gnd),
	.dataf(!\the_control_fsm|state.ADDI~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_control_fsm|WideOr8~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_control_fsm|WideOr8 .extended_lut = "off";
defparam \the_control_fsm|WideOr8 .lut_mask = 64'h7FFF7FFFFFFFFFFF;
defparam \the_control_fsm|WideOr8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y1_N20
dffeas \the_control_fsm|write_reg_file~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\the_control_fsm|WideOr8~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_control_fsm|write_reg_file~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \the_control_fsm|write_reg_file~DUPLICATE .is_wysiwyg = "true";
defparam \the_control_fsm|write_reg_file~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y1_N21
cyclonev_lcell_comb \the_control_fsm|WideOr18 (
// Equation(s):
// \the_control_fsm|WideOr18~combout  = ( \the_control_fsm|state.ADDI~q  ) # ( !\the_control_fsm|state.ADDI~q  & ( ((\the_control_fsm|WideOr8~0_combout ) # (\the_control_fsm|state.CLR~q )) # (\the_control_fsm|state.SUBI~q ) ) )

	.dataa(!\the_control_fsm|state.SUBI~q ),
	.datab(!\the_control_fsm|state.CLR~q ),
	.datac(!\the_control_fsm|WideOr8~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\the_control_fsm|state.ADDI~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_control_fsm|WideOr18~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_control_fsm|WideOr18 .extended_lut = "off";
defparam \the_control_fsm|WideOr18 .lut_mask = 64'h7F7F7F7FFFFFFFFF;
defparam \the_control_fsm|WideOr18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y1_N22
dffeas \the_control_fsm|select_write_address[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\the_control_fsm|WideOr18~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_control_fsm|select_write_address [0]),
	.prn(vcc));
// synopsys translate_off
defparam \the_control_fsm|select_write_address[0] .is_wysiwyg = "true";
defparam \the_control_fsm|select_write_address[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y3_N18
cyclonev_lcell_comb \the_datapath|the_pc|Add0~25 (
// Equation(s):
// \the_datapath|the_pc|Add0~25_sumout  = SUM(( \the_datapath|the_pc|pc [6] ) + ( GND ) + ( \the_datapath|the_pc|Add0~22  ))
// \the_datapath|the_pc|Add0~26  = CARRY(( \the_datapath|the_pc|pc [6] ) + ( GND ) + ( \the_datapath|the_pc|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\the_datapath|the_pc|pc [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\the_datapath|the_pc|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\the_datapath|the_pc|Add0~25_sumout ),
	.cout(\the_datapath|the_pc|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \the_datapath|the_pc|Add0~25 .extended_lut = "off";
defparam \the_datapath|the_pc|Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \the_datapath|the_pc|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y2_N2
dffeas \the_control_fsm|select_immediate[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\the_control_fsm|WideOr17~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_control_fsm|select_immediate [0]),
	.prn(vcc));
// synopsys translate_off
defparam \the_control_fsm|select_immediate[0] .is_wysiwyg = "true";
defparam \the_control_fsm|select_immediate[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y3_N21
cyclonev_lcell_comb \the_datapath|the_pc|Add0~29 (
// Equation(s):
// \the_datapath|the_pc|Add0~29_sumout  = SUM(( \the_datapath|the_pc|pc [7] ) + ( GND ) + ( \the_datapath|the_pc|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\the_datapath|the_pc|pc [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\the_datapath|the_pc|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\the_datapath|the_pc|Add0~29_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_datapath|the_pc|Add0~29 .extended_lut = "off";
defparam \the_datapath|the_pc|Add0~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \the_datapath|the_pc|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y2_N16
dffeas \the_control_fsm|op2_mux_select[0]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\the_control_fsm|Selector20~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_control_fsm|op2_mux_select[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \the_control_fsm|op2_mux_select[0]~DUPLICATE .is_wysiwyg = "true";
defparam \the_control_fsm|op2_mux_select[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y1_N51
cyclonev_lcell_comb \the_datapath|the_decoder|Equal1~0 (
// Equation(s):
// \the_datapath|the_decoder|Equal1~0_combout  = ( \the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [5] & ( (!\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [6] & 
// \the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [7]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [6]),
	.datad(!\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [7]),
	.datae(gnd),
	.dataf(!\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_datapath|the_decoder|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_datapath|the_decoder|Equal1~0 .extended_lut = "off";
defparam \the_datapath|the_decoder|Equal1~0 .lut_mask = 64'h0000000000F000F0;
defparam \the_datapath|the_decoder|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y1_N36
cyclonev_lcell_comb \the_control_fsm|state~54 (
// Equation(s):
// \the_control_fsm|state~54_combout  = ( \the_datapath|the_decoder|Equal1~0_combout  & ( (\the_control_fsm|state.DECODE~q  & (!\the_control_fsm|state~52_combout  & \KEY[0]~input_o )) ) )

	.dataa(!\the_control_fsm|state.DECODE~q ),
	.datab(!\the_control_fsm|state~52_combout ),
	.datac(gnd),
	.datad(!\KEY[0]~input_o ),
	.datae(gnd),
	.dataf(!\the_datapath|the_decoder|Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_control_fsm|state~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_control_fsm|state~54 .extended_lut = "off";
defparam \the_control_fsm|state~54 .lut_mask = 64'h0000000000440044;
defparam \the_control_fsm|state~54 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y1_N38
dffeas \the_control_fsm|state.BRZ (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\the_control_fsm|state~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_control_fsm|state.BRZ~q ),
	.prn(vcc));
// synopsys translate_off
defparam \the_control_fsm|state.BRZ .is_wysiwyg = "true";
defparam \the_control_fsm|state.BRZ .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y1_N33
cyclonev_lcell_comb \the_datapath|the_decoder|Equal0~0 (
// Equation(s):
// \the_datapath|the_decoder|Equal0~0_combout  = ( !\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [5] & ( (!\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [6] & 
// \the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [7]) ) )

	.dataa(gnd),
	.datab(!\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [6]),
	.datac(gnd),
	.datad(!\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [7]),
	.datae(gnd),
	.dataf(!\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_datapath|the_decoder|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_datapath|the_decoder|Equal0~0 .extended_lut = "off";
defparam \the_datapath|the_decoder|Equal0~0 .lut_mask = 64'h00CC00CC00000000;
defparam \the_datapath|the_decoder|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y1_N39
cyclonev_lcell_comb \the_control_fsm|state~53 (
// Equation(s):
// \the_control_fsm|state~53_combout  = ( \the_datapath|the_decoder|Equal0~0_combout  & ( (\the_control_fsm|state.DECODE~q  & (!\the_control_fsm|state~52_combout  & \KEY[0]~input_o )) ) )

	.dataa(!\the_control_fsm|state.DECODE~q ),
	.datab(gnd),
	.datac(!\the_control_fsm|state~52_combout ),
	.datad(!\KEY[0]~input_o ),
	.datae(gnd),
	.dataf(!\the_datapath|the_decoder|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_control_fsm|state~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_control_fsm|state~53 .extended_lut = "off";
defparam \the_control_fsm|state~53 .lut_mask = 64'h0000000000500050;
defparam \the_control_fsm|state~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y1_N41
dffeas \the_control_fsm|state.BR (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\the_control_fsm|state~53_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_control_fsm|state.BR~q ),
	.prn(vcc));
// synopsys translate_off
defparam \the_control_fsm|state.BR .is_wysiwyg = "true";
defparam \the_control_fsm|state.BR .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y2_N12
cyclonev_lcell_comb \the_control_fsm|Selector26~0 (
// Equation(s):
// \the_control_fsm|Selector26~0_combout  = ( \the_datapath|the_branch_logic|Equal0~1_combout  & ( ((\the_control_fsm|state.MOV~q ) # (\the_control_fsm|state.BR~q )) # (\the_control_fsm|state.BRZ~q ) ) ) # ( !\the_datapath|the_branch_logic|Equal0~1_combout  
// & ( (\the_control_fsm|state.MOV~q ) # (\the_control_fsm|state.BR~q ) ) )

	.dataa(gnd),
	.datab(!\the_control_fsm|state.BRZ~q ),
	.datac(!\the_control_fsm|state.BR~q ),
	.datad(!\the_control_fsm|state.MOV~q ),
	.datae(gnd),
	.dataf(!\the_datapath|the_branch_logic|Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_control_fsm|Selector26~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_control_fsm|Selector26~0 .extended_lut = "off";
defparam \the_control_fsm|Selector26~0 .lut_mask = 64'h0FFF0FFF3FFF3FFF;
defparam \the_control_fsm|Selector26~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y2_N14
dffeas \the_control_fsm|select_immediate[1]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\the_control_fsm|Selector26~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_control_fsm|select_immediate[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \the_control_fsm|select_immediate[1]~DUPLICATE .is_wysiwyg = "true";
defparam \the_control_fsm|select_immediate[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y1_N33
cyclonev_lcell_comb \the_datapath|the_regfile|Decoder0~0 (
// Equation(s):
// \the_datapath|the_regfile|Decoder0~0_combout  = ( \the_datapath|the_write_address_select|Mux0~0_combout  & ( (\the_control_fsm|write_reg_file~DUPLICATE_q  & !\the_datapath|the_write_address_select|Mux1~0_combout ) ) )

	.dataa(!\the_control_fsm|write_reg_file~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\the_datapath|the_write_address_select|Mux1~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\the_datapath|the_write_address_select|Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_datapath|the_regfile|Decoder0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_datapath|the_regfile|Decoder0~0 .extended_lut = "off";
defparam \the_datapath|the_regfile|Decoder0~0 .lut_mask = 64'h0000000050505050;
defparam \the_datapath|the_regfile|Decoder0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y2_N11
dffeas \the_datapath|the_regfile|reg2[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\the_datapath|the_result_mux|result[3]~3_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\the_datapath|the_regfile|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_datapath|the_regfile|reg2 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \the_datapath|the_regfile|reg2[3] .is_wysiwyg = "true";
defparam \the_datapath|the_regfile|reg2[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y1_N17
dffeas \the_datapath|the_regfile|reg0[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\the_datapath|the_result_mux|result[3]~3_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\the_datapath|the_regfile|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_datapath|the_regfile|reg0 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \the_datapath|the_regfile|reg0[3] .is_wysiwyg = "true";
defparam \the_datapath|the_regfile|reg0[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y2_N8
dffeas \the_datapath|the_regfile|reg1[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\the_datapath|the_result_mux|result[3]~3_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\the_datapath|the_regfile|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_datapath|the_regfile|reg1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \the_datapath|the_regfile|reg1[3] .is_wysiwyg = "true";
defparam \the_datapath|the_regfile|reg1[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y2_N24
cyclonev_lcell_comb \the_datapath|the_regfile|Mux12~0 (
// Equation(s):
// \the_datapath|the_regfile|Mux12~0_combout  = ( \the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [2] & ( \the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [3] & ( \the_datapath|the_regfile|reg3 [3] ) ) ) # ( 
// !\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [2] & ( \the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [3] & ( \the_datapath|the_regfile|reg2 [3] ) ) ) # ( 
// \the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [2] & ( !\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [3] & ( \the_datapath|the_regfile|reg1 [3] ) ) ) # ( 
// !\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [2] & ( !\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [3] & ( \the_datapath|the_regfile|reg0 [3] ) ) )

	.dataa(!\the_datapath|the_regfile|reg3 [3]),
	.datab(!\the_datapath|the_regfile|reg2 [3]),
	.datac(!\the_datapath|the_regfile|reg0 [3]),
	.datad(!\the_datapath|the_regfile|reg1 [3]),
	.datae(!\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [2]),
	.dataf(!\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_datapath|the_regfile|Mux12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_datapath|the_regfile|Mux12~0 .extended_lut = "off";
defparam \the_datapath|the_regfile|Mux12~0 .lut_mask = 64'h0F0F00FF33335555;
defparam \the_datapath|the_regfile|Mux12~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y2_N26
dffeas \the_datapath|the_regfile|selected1[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\the_datapath|the_regfile|Mux12~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_datapath|the_regfile|selected1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \the_datapath|the_regfile|selected1[3] .is_wysiwyg = "true";
defparam \the_datapath|the_regfile|selected1[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y2_N51
cyclonev_lcell_comb \the_datapath|the_op2_mux|Mux4~0 (
// Equation(s):
// \the_datapath|the_op2_mux|Mux4~0_combout  = ( !\the_control_fsm|op2_mux_select [1] & ( \the_datapath|the_regfile|selected1 [3] & ( (!\the_control_fsm|op2_mux_select[0]~DUPLICATE_q ) # 
// ((\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [3] & (!\the_control_fsm|select_immediate[1]~DUPLICATE_q  $ (!\the_control_fsm|select_immediate [0])))) ) ) ) # ( !\the_control_fsm|op2_mux_select [1] & ( 
// !\the_datapath|the_regfile|selected1 [3] & ( (\the_control_fsm|op2_mux_select[0]~DUPLICATE_q  & (\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [3] & (!\the_control_fsm|select_immediate[1]~DUPLICATE_q  $ 
// (!\the_control_fsm|select_immediate [0])))) ) ) )

	.dataa(!\the_control_fsm|op2_mux_select[0]~DUPLICATE_q ),
	.datab(!\the_control_fsm|select_immediate[1]~DUPLICATE_q ),
	.datac(!\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [3]),
	.datad(!\the_control_fsm|select_immediate [0]),
	.datae(!\the_control_fsm|op2_mux_select [1]),
	.dataf(!\the_datapath|the_regfile|selected1 [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_datapath|the_op2_mux|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_datapath|the_op2_mux|Mux4~0 .extended_lut = "off";
defparam \the_datapath|the_op2_mux|Mux4~0 .lut_mask = 64'h01040000ABAE0000;
defparam \the_datapath|the_op2_mux|Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y1_N19
dffeas \the_control_fsm|write_reg_file (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\the_control_fsm|WideOr8~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_control_fsm|write_reg_file~q ),
	.prn(vcc));
// synopsys translate_off
defparam \the_control_fsm|write_reg_file .is_wysiwyg = "true";
defparam \the_control_fsm|write_reg_file .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y1_N9
cyclonev_lcell_comb \the_datapath|the_regfile|Decoder0~2 (
// Equation(s):
// \the_datapath|the_regfile|Decoder0~2_combout  = ( \the_datapath|the_write_address_select|Mux0~0_combout  & ( (\the_datapath|the_write_address_select|Mux1~0_combout  & \the_control_fsm|write_reg_file~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\the_datapath|the_write_address_select|Mux1~0_combout ),
	.datad(!\the_control_fsm|write_reg_file~q ),
	.datae(gnd),
	.dataf(!\the_datapath|the_write_address_select|Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_datapath|the_regfile|Decoder0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_datapath|the_regfile|Decoder0~2 .extended_lut = "off";
defparam \the_datapath|the_regfile|Decoder0~2 .lut_mask = 64'h00000000000F000F;
defparam \the_datapath|the_regfile|Decoder0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y2_N52
dffeas \the_datapath|the_regfile|reg3[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\the_datapath|the_result_mux|result[7]~7_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\the_datapath|the_regfile|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_datapath|the_regfile|reg3 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \the_datapath|the_regfile|reg3[7] .is_wysiwyg = "true";
defparam \the_datapath|the_regfile|reg3[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y1_N58
dffeas \the_datapath|the_regfile|reg2[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\the_datapath|the_result_mux|result[7]~7_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\the_datapath|the_regfile|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_datapath|the_regfile|reg2 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \the_datapath|the_regfile|reg2[7] .is_wysiwyg = "true";
defparam \the_datapath|the_regfile|reg2[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y2_N20
dffeas \the_datapath|the_regfile|reg1[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\the_datapath|the_result_mux|result[7]~7_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\the_datapath|the_regfile|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_datapath|the_regfile|reg1 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \the_datapath|the_regfile|reg1[7] .is_wysiwyg = "true";
defparam \the_datapath|the_regfile|reg1[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y2_N57
cyclonev_lcell_comb \the_datapath|the_regfile|Mux8~0 (
// Equation(s):
// \the_datapath|the_regfile|Mux8~0_combout  = ( \the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [2] & ( \the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [3] & ( \the_datapath|the_regfile|reg3 [7] ) ) ) # ( 
// !\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [2] & ( \the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [3] & ( \the_datapath|the_regfile|reg2 [7] ) ) ) # ( 
// \the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [2] & ( !\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [3] & ( \the_datapath|the_regfile|reg1 [7] ) ) ) # ( 
// !\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [2] & ( !\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [3] & ( \the_datapath|the_regfile|reg0 [7] ) ) )

	.dataa(!\the_datapath|the_regfile|reg0 [7]),
	.datab(!\the_datapath|the_regfile|reg3 [7]),
	.datac(!\the_datapath|the_regfile|reg2 [7]),
	.datad(!\the_datapath|the_regfile|reg1 [7]),
	.datae(!\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [2]),
	.dataf(!\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_datapath|the_regfile|Mux8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_datapath|the_regfile|Mux8~0 .extended_lut = "off";
defparam \the_datapath|the_regfile|Mux8~0 .lut_mask = 64'h555500FF0F0F3333;
defparam \the_datapath|the_regfile|Mux8~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y2_N59
dffeas \the_datapath|the_regfile|selected1[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\the_datapath|the_regfile|Mux8~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_datapath|the_regfile|selected1 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \the_datapath|the_regfile|selected1[7] .is_wysiwyg = "true";
defparam \the_datapath|the_regfile|selected1[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y2_N57
cyclonev_lcell_comb \the_datapath|the_op2_mux|Mux0~0 (
// Equation(s):
// \the_datapath|the_op2_mux|Mux0~0_combout  = ( \the_control_fsm|select_immediate [0] & ( \the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [4] & ( (\the_datapath|the_regfile|selected1 [7] & !\the_control_fsm|op2_mux_select [0]) ) ) 
// ) # ( !\the_control_fsm|select_immediate [0] & ( \the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [4] & ( (!\the_control_fsm|op2_mux_select [0] & (\the_datapath|the_regfile|selected1 [7])) # (\the_control_fsm|op2_mux_select [0] & 
// ((\the_control_fsm|select_immediate[1]~DUPLICATE_q ))) ) ) ) # ( \the_control_fsm|select_immediate [0] & ( !\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [4] & ( (\the_datapath|the_regfile|selected1 [7] & 
// !\the_control_fsm|op2_mux_select [0]) ) ) ) # ( !\the_control_fsm|select_immediate [0] & ( !\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [4] & ( (\the_datapath|the_regfile|selected1 [7] & !\the_control_fsm|op2_mux_select [0]) 
// ) ) )

	.dataa(!\the_datapath|the_regfile|selected1 [7]),
	.datab(!\the_control_fsm|op2_mux_select [0]),
	.datac(!\the_control_fsm|select_immediate[1]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\the_control_fsm|select_immediate [0]),
	.dataf(!\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_datapath|the_op2_mux|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_datapath|the_op2_mux|Mux0~0 .extended_lut = "off";
defparam \the_datapath|the_op2_mux|Mux0~0 .lut_mask = 64'h4444444447474444;
defparam \the_datapath|the_op2_mux|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y1_N44
dffeas \the_datapath|the_regfile|reg0[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\the_datapath|the_result_mux|result[5]~5_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\the_datapath|the_regfile|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_datapath|the_regfile|reg0 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \the_datapath|the_regfile|reg0[5] .is_wysiwyg = "true";
defparam \the_datapath|the_regfile|reg0[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y2_N8
dffeas \the_datapath|the_regfile|reg1[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\the_datapath|the_result_mux|result[5]~5_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\the_datapath|the_regfile|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_datapath|the_regfile|reg1 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \the_datapath|the_regfile|reg1[5] .is_wysiwyg = "true";
defparam \the_datapath|the_regfile|reg1[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y2_N41
dffeas \the_datapath|the_regfile|reg3[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\the_datapath|the_result_mux|result[5]~5_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\the_datapath|the_regfile|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_datapath|the_regfile|reg3 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \the_datapath|the_regfile|reg3[5] .is_wysiwyg = "true";
defparam \the_datapath|the_regfile|reg3[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y3_N39
cyclonev_lcell_comb \the_datapath|the_regfile|Mux10~0 (
// Equation(s):
// \the_datapath|the_regfile|Mux10~0_combout  = ( \the_datapath|the_regfile|reg3 [5] & ( \the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [3] & ( (\the_datapath|the_regfile|reg2 [5]) # 
// (\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [2]) ) ) ) # ( !\the_datapath|the_regfile|reg3 [5] & ( \the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [3] & ( 
// (!\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [2] & \the_datapath|the_regfile|reg2 [5]) ) ) ) # ( \the_datapath|the_regfile|reg3 [5] & ( !\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [3] & ( 
// (!\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [2] & (\the_datapath|the_regfile|reg0 [5])) # (\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [2] & ((\the_datapath|the_regfile|reg1 [5]))) ) ) ) # ( 
// !\the_datapath|the_regfile|reg3 [5] & ( !\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [3] & ( (!\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [2] & (\the_datapath|the_regfile|reg0 [5])) # 
// (\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [2] & ((\the_datapath|the_regfile|reg1 [5]))) ) ) )

	.dataa(!\the_datapath|the_regfile|reg0 [5]),
	.datab(!\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [2]),
	.datac(!\the_datapath|the_regfile|reg1 [5]),
	.datad(!\the_datapath|the_regfile|reg2 [5]),
	.datae(!\the_datapath|the_regfile|reg3 [5]),
	.dataf(!\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_datapath|the_regfile|Mux10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_datapath|the_regfile|Mux10~0 .extended_lut = "off";
defparam \the_datapath|the_regfile|Mux10~0 .lut_mask = 64'h4747474700CC33FF;
defparam \the_datapath|the_regfile|Mux10~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y3_N40
dffeas \the_datapath|the_regfile|selected1[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\the_datapath|the_regfile|Mux10~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_datapath|the_regfile|selected1 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \the_datapath|the_regfile|selected1[5] .is_wysiwyg = "true";
defparam \the_datapath|the_regfile|selected1[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y2_N36
cyclonev_lcell_comb \the_datapath|the_op2_mux|Mux2~0 (
// Equation(s):
// \the_datapath|the_op2_mux|Mux2~0_combout  = ( \the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [4] & ( (!\the_control_fsm|op2_mux_select[0]~DUPLICATE_q  & (((\the_datapath|the_regfile|selected1 [5])))) # 
// (\the_control_fsm|op2_mux_select[0]~DUPLICATE_q  & (\the_control_fsm|select_immediate[1]~DUPLICATE_q  & ((!\the_control_fsm|select_immediate [0])))) ) ) # ( !\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [4] & ( 
// (\the_datapath|the_regfile|selected1 [5] & !\the_control_fsm|op2_mux_select[0]~DUPLICATE_q ) ) )

	.dataa(!\the_control_fsm|select_immediate[1]~DUPLICATE_q ),
	.datab(!\the_datapath|the_regfile|selected1 [5]),
	.datac(!\the_control_fsm|select_immediate [0]),
	.datad(!\the_control_fsm|op2_mux_select[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_datapath|the_op2_mux|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_datapath|the_op2_mux|Mux2~0 .extended_lut = "off";
defparam \the_datapath|the_op2_mux|Mux2~0 .lut_mask = 64'h3300330033503350;
defparam \the_datapath|the_op2_mux|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y2_N13
dffeas \the_control_fsm|select_immediate[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\the_control_fsm|Selector26~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_control_fsm|select_immediate [1]),
	.prn(vcc));
// synopsys translate_off
defparam \the_control_fsm|select_immediate[1] .is_wysiwyg = "true";
defparam \the_control_fsm|select_immediate[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y2_N16
dffeas \the_datapath|the_regfile|reg3[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\the_datapath|the_result_mux|result[4]~4_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\the_datapath|the_regfile|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_datapath|the_regfile|reg3 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \the_datapath|the_regfile|reg3[4] .is_wysiwyg = "true";
defparam \the_datapath|the_regfile|reg3[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y1_N2
dffeas \the_datapath|the_regfile|reg1[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\the_datapath|the_result_mux|result[4]~4_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\the_datapath|the_regfile|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_datapath|the_regfile|reg1 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \the_datapath|the_regfile|reg1[4] .is_wysiwyg = "true";
defparam \the_datapath|the_regfile|reg1[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y1_N35
dffeas \the_datapath|the_regfile|reg2[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\the_datapath|the_result_mux|result[4]~4_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\the_datapath|the_regfile|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_datapath|the_regfile|reg2 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \the_datapath|the_regfile|reg2[4] .is_wysiwyg = "true";
defparam \the_datapath|the_regfile|reg2[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y1_N27
cyclonev_lcell_comb \the_datapath|the_regfile|Mux11~0 (
// Equation(s):
// \the_datapath|the_regfile|Mux11~0_combout  = ( \the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [2] & ( \the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [3] & ( \the_datapath|the_regfile|reg3 [4] ) ) ) # ( 
// !\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [2] & ( \the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [3] & ( \the_datapath|the_regfile|reg2 [4] ) ) ) # ( 
// \the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [2] & ( !\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [3] & ( \the_datapath|the_regfile|reg1 [4] ) ) ) # ( 
// !\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [2] & ( !\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [3] & ( \the_datapath|the_regfile|reg0 [4] ) ) )

	.dataa(!\the_datapath|the_regfile|reg0 [4]),
	.datab(!\the_datapath|the_regfile|reg3 [4]),
	.datac(!\the_datapath|the_regfile|reg1 [4]),
	.datad(!\the_datapath|the_regfile|reg2 [4]),
	.datae(!\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [2]),
	.dataf(!\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_datapath|the_regfile|Mux11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_datapath|the_regfile|Mux11~0 .extended_lut = "off";
defparam \the_datapath|the_regfile|Mux11~0 .lut_mask = 64'h55550F0F00FF3333;
defparam \the_datapath|the_regfile|Mux11~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y1_N28
dffeas \the_datapath|the_regfile|selected1[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\the_datapath|the_regfile|Mux11~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_datapath|the_regfile|selected1 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \the_datapath|the_regfile|selected1[4] .is_wysiwyg = "true";
defparam \the_datapath|the_regfile|selected1[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y2_N3
cyclonev_lcell_comb \the_datapath|the_op2_mux|Mux3~0 (
// Equation(s):
// \the_datapath|the_op2_mux|Mux3~0_combout  = ( \the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [4] & ( (!\the_control_fsm|op2_mux_select[0]~DUPLICATE_q  & (((\the_datapath|the_regfile|selected1 [4])))) # 
// (\the_control_fsm|op2_mux_select[0]~DUPLICATE_q  & (\the_control_fsm|select_immediate [1] & ((!\the_control_fsm|select_immediate [0])))) ) ) # ( !\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [4] & ( 
// (!\the_control_fsm|op2_mux_select[0]~DUPLICATE_q  & \the_datapath|the_regfile|selected1 [4]) ) )

	.dataa(!\the_control_fsm|select_immediate [1]),
	.datab(!\the_control_fsm|op2_mux_select[0]~DUPLICATE_q ),
	.datac(!\the_datapath|the_regfile|selected1 [4]),
	.datad(!\the_control_fsm|select_immediate [0]),
	.datae(gnd),
	.dataf(!\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_datapath|the_op2_mux|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_datapath|the_op2_mux|Mux3~0 .extended_lut = "off";
defparam \the_datapath|the_op2_mux|Mux3~0 .lut_mask = 64'h0C0C0C0C1D0C1D0C;
defparam \the_datapath|the_op2_mux|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y2_N25
dffeas \the_datapath|the_regfile|selected1[3]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\the_datapath|the_regfile|Mux12~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_datapath|the_regfile|selected1[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \the_datapath|the_regfile|selected1[3]~DUPLICATE .is_wysiwyg = "true";
defparam \the_datapath|the_regfile|selected1[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y2_N0
cyclonev_lcell_comb \the_datapath|the_op2_mux|Mux4~1 (
// Equation(s):
// \the_datapath|the_op2_mux|Mux4~1_combout  = ( \the_datapath|the_regfile|selected1[3]~DUPLICATE_q  & ( (!\the_control_fsm|op2_mux_select[0]~DUPLICATE_q ) # ((\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [3] & 
// (!\the_control_fsm|select_immediate [1] $ (!\the_control_fsm|select_immediate [0])))) ) ) # ( !\the_datapath|the_regfile|selected1[3]~DUPLICATE_q  & ( (\the_control_fsm|op2_mux_select[0]~DUPLICATE_q  & 
// (\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [3] & (!\the_control_fsm|select_immediate [1] $ (!\the_control_fsm|select_immediate [0])))) ) )

	.dataa(!\the_control_fsm|select_immediate [1]),
	.datab(!\the_control_fsm|op2_mux_select[0]~DUPLICATE_q ),
	.datac(!\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [3]),
	.datad(!\the_control_fsm|select_immediate [0]),
	.datae(gnd),
	.dataf(!\the_datapath|the_regfile|selected1[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_datapath|the_op2_mux|Mux4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_datapath|the_op2_mux|Mux4~1 .extended_lut = "off";
defparam \the_datapath|the_op2_mux|Mux4~1 .lut_mask = 64'h01020102CDCECDCE;
defparam \the_datapath|the_op2_mux|Mux4~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y3_N53
dffeas \the_datapath|the_regfile|reg2[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\the_datapath|the_result_mux|result[2]~2_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\the_datapath|the_regfile|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_datapath|the_regfile|reg2 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \the_datapath|the_regfile|reg2[2] .is_wysiwyg = "true";
defparam \the_datapath|the_regfile|reg2[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y2_N38
dffeas \the_datapath|the_regfile|reg3[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\the_datapath|the_result_mux|result[2]~2_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\the_datapath|the_regfile|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_datapath|the_regfile|reg3 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \the_datapath|the_regfile|reg3[2] .is_wysiwyg = "true";
defparam \the_datapath|the_regfile|reg3[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y3_N57
cyclonev_lcell_comb \the_datapath|the_regfile|Mux13~0 (
// Equation(s):
// \the_datapath|the_regfile|Mux13~0_combout  = ( \the_datapath|the_regfile|reg3 [2] & ( \the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [3] & ( (\the_datapath|the_regfile|reg2 [2]) # 
// (\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [2]) ) ) ) # ( !\the_datapath|the_regfile|reg3 [2] & ( \the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [3] & ( 
// (!\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [2] & \the_datapath|the_regfile|reg2 [2]) ) ) ) # ( \the_datapath|the_regfile|reg3 [2] & ( !\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [3] & ( 
// (!\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [2] & (\the_datapath|the_regfile|reg0 [2])) # (\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [2] & ((\the_datapath|the_regfile|reg1 [2]))) ) ) ) # ( 
// !\the_datapath|the_regfile|reg3 [2] & ( !\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [3] & ( (!\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [2] & (\the_datapath|the_regfile|reg0 [2])) # 
// (\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [2] & ((\the_datapath|the_regfile|reg1 [2]))) ) ) )

	.dataa(!\the_datapath|the_regfile|reg0 [2]),
	.datab(!\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [2]),
	.datac(!\the_datapath|the_regfile|reg1 [2]),
	.datad(!\the_datapath|the_regfile|reg2 [2]),
	.datae(!\the_datapath|the_regfile|reg3 [2]),
	.dataf(!\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_datapath|the_regfile|Mux13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_datapath|the_regfile|Mux13~0 .extended_lut = "off";
defparam \the_datapath|the_regfile|Mux13~0 .lut_mask = 64'h4747474700CC33FF;
defparam \the_datapath|the_regfile|Mux13~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y3_N59
dffeas \the_datapath|the_regfile|selected1[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\the_datapath|the_regfile|Mux13~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_datapath|the_regfile|selected1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \the_datapath|the_regfile|selected1[2] .is_wysiwyg = "true";
defparam \the_datapath|the_regfile|selected1[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y2_N6
cyclonev_lcell_comb \the_datapath|the_op2_mux|Mux5~0 (
// Equation(s):
// \the_datapath|the_op2_mux|Mux5~0_combout  = ( \the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [2] & ( \the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [4] & ( (!\the_control_fsm|op2_mux_select [0] & 
// (\the_datapath|the_regfile|selected1 [2])) # (\the_control_fsm|op2_mux_select [0] & (((!\the_control_fsm|select_immediate [0]) # (!\the_control_fsm|select_immediate[1]~DUPLICATE_q )))) ) ) ) # ( 
// !\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [2] & ( \the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [4] & ( (!\the_control_fsm|op2_mux_select [0] & (\the_datapath|the_regfile|selected1 [2])) # 
// (\the_control_fsm|op2_mux_select [0] & (((!\the_control_fsm|select_immediate [0] & !\the_control_fsm|select_immediate[1]~DUPLICATE_q )))) ) ) ) # ( \the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [2] & ( 
// !\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [4] & ( (!\the_control_fsm|op2_mux_select [0] & (\the_datapath|the_regfile|selected1 [2])) # (\the_control_fsm|op2_mux_select [0] & ((!\the_control_fsm|select_immediate [0] $ 
// (!\the_control_fsm|select_immediate[1]~DUPLICATE_q )))) ) ) ) # ( !\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [2] & ( !\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [4] & ( 
// (\the_datapath|the_regfile|selected1 [2] & !\the_control_fsm|op2_mux_select [0]) ) ) )

	.dataa(!\the_datapath|the_regfile|selected1 [2]),
	.datab(!\the_control_fsm|op2_mux_select [0]),
	.datac(!\the_control_fsm|select_immediate [0]),
	.datad(!\the_control_fsm|select_immediate[1]~DUPLICATE_q ),
	.datae(!\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [2]),
	.dataf(!\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_datapath|the_op2_mux|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_datapath|the_op2_mux|Mux5~0 .extended_lut = "off";
defparam \the_datapath|the_op2_mux|Mux5~0 .lut_mask = 64'h4444477474447774;
defparam \the_datapath|the_op2_mux|Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y1_N47
dffeas \the_datapath|the_regfile|reg0[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\the_datapath|the_result_mux|result[1]~1_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\the_datapath|the_regfile|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_datapath|the_regfile|reg0 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \the_datapath|the_regfile|reg0[1] .is_wysiwyg = "true";
defparam \the_datapath|the_regfile|reg0[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y2_N14
dffeas \the_datapath|the_regfile|reg1[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\the_datapath|the_result_mux|result[1]~1_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\the_datapath|the_regfile|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_datapath|the_regfile|reg1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \the_datapath|the_regfile|reg1[1] .is_wysiwyg = "true";
defparam \the_datapath|the_regfile|reg1[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y2_N5
dffeas \the_datapath|the_regfile|reg3[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\the_datapath|the_result_mux|result[1]~1_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\the_datapath|the_regfile|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_datapath|the_regfile|reg3 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \the_datapath|the_regfile|reg3[1] .is_wysiwyg = "true";
defparam \the_datapath|the_regfile|reg3[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y2_N45
cyclonev_lcell_comb \the_datapath|the_regfile|Mux14~0 (
// Equation(s):
// \the_datapath|the_regfile|Mux14~0_combout  = ( \the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [2] & ( \the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [3] & ( \the_datapath|the_regfile|reg3 [1] ) ) ) # ( 
// !\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [2] & ( \the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [3] & ( \the_datapath|the_regfile|reg2 [1] ) ) ) # ( 
// \the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [2] & ( !\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [3] & ( \the_datapath|the_regfile|reg1 [1] ) ) ) # ( 
// !\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [2] & ( !\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [3] & ( \the_datapath|the_regfile|reg0 [1] ) ) )

	.dataa(!\the_datapath|the_regfile|reg0 [1]),
	.datab(!\the_datapath|the_regfile|reg1 [1]),
	.datac(!\the_datapath|the_regfile|reg2 [1]),
	.datad(!\the_datapath|the_regfile|reg3 [1]),
	.datae(!\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [2]),
	.dataf(!\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_datapath|the_regfile|Mux14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_datapath|the_regfile|Mux14~0 .extended_lut = "off";
defparam \the_datapath|the_regfile|Mux14~0 .lut_mask = 64'h555533330F0F00FF;
defparam \the_datapath|the_regfile|Mux14~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y2_N47
dffeas \the_datapath|the_regfile|selected1[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\the_datapath|the_regfile|Mux14~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_datapath|the_regfile|selected1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \the_datapath|the_regfile|selected1[1] .is_wysiwyg = "true";
defparam \the_datapath|the_regfile|selected1[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y2_N18
cyclonev_lcell_comb \the_datapath|the_op2_mux|Mux6~0 (
// Equation(s):
// \the_datapath|the_op2_mux|Mux6~0_combout  = ( \the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [3] & ( \the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [1] & ( 
// (!\the_control_fsm|op2_mux_select[0]~DUPLICATE_q  & (((\the_datapath|the_regfile|selected1 [1])))) # (\the_control_fsm|op2_mux_select[0]~DUPLICATE_q  & ((!\the_control_fsm|select_immediate [0]) # ((!\the_control_fsm|select_immediate [1])))) ) ) ) # ( 
// !\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [3] & ( \the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [1] & ( (!\the_control_fsm|op2_mux_select[0]~DUPLICATE_q  & (((\the_datapath|the_regfile|selected1 
// [1])))) # (\the_control_fsm|op2_mux_select[0]~DUPLICATE_q  & (!\the_control_fsm|select_immediate [0] $ (((!\the_control_fsm|select_immediate [1]))))) ) ) ) # ( \the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [3] & ( 
// !\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [1] & ( (!\the_control_fsm|op2_mux_select[0]~DUPLICATE_q  & (((\the_datapath|the_regfile|selected1 [1])))) # (\the_control_fsm|op2_mux_select[0]~DUPLICATE_q  & 
// (!\the_control_fsm|select_immediate [0] & ((!\the_control_fsm|select_immediate [1])))) ) ) ) # ( !\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [3] & ( !\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a 
// [1] & ( (!\the_control_fsm|op2_mux_select[0]~DUPLICATE_q  & \the_datapath|the_regfile|selected1 [1]) ) ) )

	.dataa(!\the_control_fsm|select_immediate [0]),
	.datab(!\the_control_fsm|op2_mux_select[0]~DUPLICATE_q ),
	.datac(!\the_datapath|the_regfile|selected1 [1]),
	.datad(!\the_control_fsm|select_immediate [1]),
	.datae(!\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [3]),
	.dataf(!\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_datapath|the_op2_mux|Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_datapath|the_op2_mux|Mux6~0 .extended_lut = "off";
defparam \the_datapath|the_op2_mux|Mux6~0 .lut_mask = 64'h0C0C2E0C1D2E3F2E;
defparam \the_datapath|the_op2_mux|Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y1_N46
dffeas \the_datapath|the_regfile|reg0[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\the_datapath|the_result_mux|result[0]~0_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\the_datapath|the_regfile|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_datapath|the_regfile|reg0 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \the_datapath|the_regfile|reg0[0] .is_wysiwyg = "true";
defparam \the_datapath|the_regfile|reg0[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y2_N50
dffeas \the_datapath|the_regfile|reg3[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\the_datapath|the_result_mux|result[0]~0_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\the_datapath|the_regfile|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_datapath|the_regfile|reg3 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \the_datapath|the_regfile|reg3[0] .is_wysiwyg = "true";
defparam \the_datapath|the_regfile|reg3[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y1_N59
dffeas \the_datapath|the_regfile|reg1[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\the_datapath|the_result_mux|result[0]~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\the_datapath|the_regfile|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_datapath|the_regfile|reg1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \the_datapath|the_regfile|reg1[0] .is_wysiwyg = "true";
defparam \the_datapath|the_regfile|reg1[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y2_N24
cyclonev_lcell_comb \the_datapath|the_regfile|Mux7~0 (
// Equation(s):
// \the_datapath|the_regfile|Mux7~0_combout  = ( \the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [0] & ( \the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [1] & ( \the_datapath|the_regfile|reg3 [0] ) ) ) # ( 
// !\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [0] & ( \the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [1] & ( \the_datapath|the_regfile|reg2 [0] ) ) ) # ( 
// \the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [0] & ( !\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [1] & ( \the_datapath|the_regfile|reg1 [0] ) ) ) # ( 
// !\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [0] & ( !\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [1] & ( \the_datapath|the_regfile|reg0 [0] ) ) )

	.dataa(!\the_datapath|the_regfile|reg2 [0]),
	.datab(!\the_datapath|the_regfile|reg0 [0]),
	.datac(!\the_datapath|the_regfile|reg3 [0]),
	.datad(!\the_datapath|the_regfile|reg1 [0]),
	.datae(!\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [0]),
	.dataf(!\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_datapath|the_regfile|Mux7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_datapath|the_regfile|Mux7~0 .extended_lut = "off";
defparam \the_datapath|the_regfile|Mux7~0 .lut_mask = 64'h333300FF55550F0F;
defparam \the_datapath|the_regfile|Mux7~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y2_N25
dffeas \the_datapath|the_regfile|selected0[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\the_datapath|the_regfile|Mux7~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_datapath|the_regfile|selected0 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \the_datapath|the_regfile|selected0[0] .is_wysiwyg = "true";
defparam \the_datapath|the_regfile|selected0[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y1_N54
cyclonev_lcell_comb \the_datapath|the_op1_mux|Mux7~0 (
// Equation(s):
// \the_datapath|the_op1_mux|Mux7~0_combout  = ( \the_datapath|the_regfile|reg2 [0] & ( \the_datapath|the_pc|pc [0] & ( (!\the_control_fsm|op1_mux_select [0] & (((!\the_control_fsm|op1_mux_select[1]~DUPLICATE_q ) # (\the_datapath|the_regfile|reg0 [0])))) # 
// (\the_control_fsm|op1_mux_select [0] & (((\the_control_fsm|op1_mux_select[1]~DUPLICATE_q )) # (\the_datapath|the_regfile|selected0 [0]))) ) ) ) # ( !\the_datapath|the_regfile|reg2 [0] & ( \the_datapath|the_pc|pc [0] & ( (!\the_control_fsm|op1_mux_select 
// [0] & (((!\the_control_fsm|op1_mux_select[1]~DUPLICATE_q ) # (\the_datapath|the_regfile|reg0 [0])))) # (\the_control_fsm|op1_mux_select [0] & (\the_datapath|the_regfile|selected0 [0] & ((!\the_control_fsm|op1_mux_select[1]~DUPLICATE_q )))) ) ) ) # ( 
// \the_datapath|the_regfile|reg2 [0] & ( !\the_datapath|the_pc|pc [0] & ( (!\the_control_fsm|op1_mux_select [0] & (((\the_datapath|the_regfile|reg0 [0] & \the_control_fsm|op1_mux_select[1]~DUPLICATE_q )))) # (\the_control_fsm|op1_mux_select [0] & 
// (((\the_control_fsm|op1_mux_select[1]~DUPLICATE_q )) # (\the_datapath|the_regfile|selected0 [0]))) ) ) ) # ( !\the_datapath|the_regfile|reg2 [0] & ( !\the_datapath|the_pc|pc [0] & ( (!\the_control_fsm|op1_mux_select [0] & (((\the_datapath|the_regfile|reg0 
// [0] & \the_control_fsm|op1_mux_select[1]~DUPLICATE_q )))) # (\the_control_fsm|op1_mux_select [0] & (\the_datapath|the_regfile|selected0 [0] & ((!\the_control_fsm|op1_mux_select[1]~DUPLICATE_q )))) ) ) )

	.dataa(!\the_control_fsm|op1_mux_select [0]),
	.datab(!\the_datapath|the_regfile|selected0 [0]),
	.datac(!\the_datapath|the_regfile|reg0 [0]),
	.datad(!\the_control_fsm|op1_mux_select[1]~DUPLICATE_q ),
	.datae(!\the_datapath|the_regfile|reg2 [0]),
	.dataf(!\the_datapath|the_pc|pc [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_datapath|the_op1_mux|Mux7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_datapath|the_op1_mux|Mux7~0 .extended_lut = "off";
defparam \the_datapath|the_op1_mux|Mux7~0 .lut_mask = 64'h110A115FBB0ABB5F;
defparam \the_datapath|the_op1_mux|Mux7~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y2_N27
cyclonev_lcell_comb \the_datapath|the_regfile|Mux15~0 (
// Equation(s):
// \the_datapath|the_regfile|Mux15~0_combout  = ( \the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [2] & ( \the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [3] & ( \the_datapath|the_regfile|reg3 [0] ) ) ) # ( 
// !\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [2] & ( \the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [3] & ( \the_datapath|the_regfile|reg2 [0] ) ) ) # ( 
// \the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [2] & ( !\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [3] & ( \the_datapath|the_regfile|reg1 [0] ) ) ) # ( 
// !\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [2] & ( !\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [3] & ( \the_datapath|the_regfile|reg0 [0] ) ) )

	.dataa(!\the_datapath|the_regfile|reg2 [0]),
	.datab(!\the_datapath|the_regfile|reg0 [0]),
	.datac(!\the_datapath|the_regfile|reg1 [0]),
	.datad(!\the_datapath|the_regfile|reg3 [0]),
	.datae(!\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [2]),
	.dataf(!\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_datapath|the_regfile|Mux15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_datapath|the_regfile|Mux15~0 .extended_lut = "off";
defparam \the_datapath|the_regfile|Mux15~0 .lut_mask = 64'h33330F0F555500FF;
defparam \the_datapath|the_regfile|Mux15~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y2_N29
dffeas \the_datapath|the_regfile|selected1[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\the_datapath|the_regfile|Mux15~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_datapath|the_regfile|selected1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \the_datapath|the_regfile|selected1[0] .is_wysiwyg = "true";
defparam \the_datapath|the_regfile|selected1[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y2_N12
cyclonev_lcell_comb \the_datapath|the_op2_mux|Mux7~0 (
// Equation(s):
// \the_datapath|the_op2_mux|Mux7~0_combout  = ( \the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [2] & ( \the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [0] & ( 
// (!\the_control_fsm|op2_mux_select[0]~DUPLICATE_q  & (((\the_datapath|the_regfile|selected1 [0])))) # (\the_control_fsm|op2_mux_select[0]~DUPLICATE_q  & ((!\the_control_fsm|select_immediate [0]) # ((!\the_control_fsm|select_immediate [1])))) ) ) ) # ( 
// !\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [2] & ( \the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [0] & ( (!\the_control_fsm|op2_mux_select[0]~DUPLICATE_q  & (((\the_datapath|the_regfile|selected1 
// [0])))) # (\the_control_fsm|op2_mux_select[0]~DUPLICATE_q  & (!\the_control_fsm|select_immediate [0] $ (((!\the_control_fsm|select_immediate [1]))))) ) ) ) # ( \the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [2] & ( 
// !\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [0] & ( (!\the_control_fsm|op2_mux_select[0]~DUPLICATE_q  & (((\the_datapath|the_regfile|selected1 [0])))) # (\the_control_fsm|op2_mux_select[0]~DUPLICATE_q  & 
// (!\the_control_fsm|select_immediate [0] & ((!\the_control_fsm|select_immediate [1])))) ) ) ) # ( !\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [2] & ( !\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a 
// [0] & ( (!\the_control_fsm|op2_mux_select[0]~DUPLICATE_q  & \the_datapath|the_regfile|selected1 [0]) ) ) )

	.dataa(!\the_control_fsm|select_immediate [0]),
	.datab(!\the_control_fsm|op2_mux_select[0]~DUPLICATE_q ),
	.datac(!\the_datapath|the_regfile|selected1 [0]),
	.datad(!\the_control_fsm|select_immediate [1]),
	.datae(!\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [2]),
	.dataf(!\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_datapath|the_op2_mux|Mux7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_datapath|the_op2_mux|Mux7~0 .extended_lut = "off";
defparam \the_datapath|the_op2_mux|Mux7~0 .lut_mask = 64'h0C0C2E0C1D2E3F2E;
defparam \the_datapath|the_op2_mux|Mux7~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y2_N30
cyclonev_lcell_comb \the_datapath|the_alu|Add0~34 (
// Equation(s):
// \the_datapath|the_alu|Add0~34_cout  = CARRY(( !\the_control_fsm|alu_add_sub~q  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\the_control_fsm|alu_add_sub~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\the_datapath|the_alu|Add0~34_cout ),
	.shareout());
// synopsys translate_off
defparam \the_datapath|the_alu|Add0~34 .extended_lut = "off";
defparam \the_datapath|the_alu|Add0~34 .lut_mask = 64'h000000000000F0F0;
defparam \the_datapath|the_alu|Add0~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y2_N33
cyclonev_lcell_comb \the_datapath|the_alu|Add0~1 (
// Equation(s):
// \the_datapath|the_alu|Add0~1_sumout  = SUM(( \the_datapath|the_op1_mux|Mux7~0_combout  ) + ( !\the_control_fsm|alu_add_sub~q  $ (((!\the_control_fsm|op2_mux_select [1] & ((\the_datapath|the_op2_mux|Mux7~0_combout ))) # (\the_control_fsm|op2_mux_select [1] 
// & (!\the_control_fsm|op2_mux_select[0]~DUPLICATE_q )))) ) + ( \the_datapath|the_alu|Add0~34_cout  ))
// \the_datapath|the_alu|Add0~2  = CARRY(( \the_datapath|the_op1_mux|Mux7~0_combout  ) + ( !\the_control_fsm|alu_add_sub~q  $ (((!\the_control_fsm|op2_mux_select [1] & ((\the_datapath|the_op2_mux|Mux7~0_combout ))) # (\the_control_fsm|op2_mux_select [1] & 
// (!\the_control_fsm|op2_mux_select[0]~DUPLICATE_q )))) ) + ( \the_datapath|the_alu|Add0~34_cout  ))

	.dataa(!\the_control_fsm|alu_add_sub~q ),
	.datab(!\the_control_fsm|op2_mux_select [1]),
	.datac(!\the_control_fsm|op2_mux_select[0]~DUPLICATE_q ),
	.datad(!\the_datapath|the_op1_mux|Mux7~0_combout ),
	.datae(gnd),
	.dataf(!\the_datapath|the_op2_mux|Mux7~0_combout ),
	.datag(gnd),
	.cin(\the_datapath|the_alu|Add0~34_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\the_datapath|the_alu|Add0~1_sumout ),
	.cout(\the_datapath|the_alu|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \the_datapath|the_alu|Add0~1 .extended_lut = "off";
defparam \the_datapath|the_alu|Add0~1 .lut_mask = 64'h000065A9000000FF;
defparam \the_datapath|the_alu|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y2_N36
cyclonev_lcell_comb \the_datapath|the_alu|Add0~5 (
// Equation(s):
// \the_datapath|the_alu|Add0~5_sumout  = SUM(( \the_datapath|the_op1_mux|Mux6~0_combout  ) + ( !\the_control_fsm|alu_add_sub~q  $ (((!\the_control_fsm|op2_mux_select [1] & ((\the_datapath|the_op2_mux|Mux6~0_combout ))) # (\the_control_fsm|op2_mux_select [1] 
// & (\the_control_fsm|op2_mux_select [0])))) ) + ( \the_datapath|the_alu|Add0~2  ))
// \the_datapath|the_alu|Add0~6  = CARRY(( \the_datapath|the_op1_mux|Mux6~0_combout  ) + ( !\the_control_fsm|alu_add_sub~q  $ (((!\the_control_fsm|op2_mux_select [1] & ((\the_datapath|the_op2_mux|Mux6~0_combout ))) # (\the_control_fsm|op2_mux_select [1] & 
// (\the_control_fsm|op2_mux_select [0])))) ) + ( \the_datapath|the_alu|Add0~2  ))

	.dataa(!\the_control_fsm|alu_add_sub~q ),
	.datab(!\the_control_fsm|op2_mux_select [1]),
	.datac(!\the_control_fsm|op2_mux_select [0]),
	.datad(!\the_datapath|the_op1_mux|Mux6~0_combout ),
	.datae(gnd),
	.dataf(!\the_datapath|the_op2_mux|Mux6~0_combout ),
	.datag(gnd),
	.cin(\the_datapath|the_alu|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\the_datapath|the_alu|Add0~5_sumout ),
	.cout(\the_datapath|the_alu|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \the_datapath|the_alu|Add0~5 .extended_lut = "off";
defparam \the_datapath|the_alu|Add0~5 .lut_mask = 64'h0000569A000000FF;
defparam \the_datapath|the_alu|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y2_N48
cyclonev_lcell_comb \the_datapath|the_op2_mux|Mux6~1 (
// Equation(s):
// \the_datapath|the_op2_mux|Mux6~1_combout  = ( \the_control_fsm|op2_mux_select [1] & ( \the_control_fsm|op2_mux_select [0] ) ) # ( !\the_control_fsm|op2_mux_select [1] & ( \the_datapath|the_op2_mux|Mux6~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\the_control_fsm|op2_mux_select [0]),
	.datad(!\the_datapath|the_op2_mux|Mux6~0_combout ),
	.datae(!\the_control_fsm|op2_mux_select [1]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_datapath|the_op2_mux|Mux6~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_datapath|the_op2_mux|Mux6~1 .extended_lut = "off";
defparam \the_datapath|the_op2_mux|Mux6~1 .lut_mask = 64'h00FF0F0F00FF0F0F;
defparam \the_datapath|the_op2_mux|Mux6~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y2_N12
cyclonev_lcell_comb \the_datapath|the_result_mux|result[1]~1 (
// Equation(s):
// \the_datapath|the_result_mux|result[1]~1_combout  = ( \the_datapath|the_op1_mux|Mux6~0_combout  & ( \the_datapath|the_op2_mux|Mux6~1_combout  & ( (!\the_control_fsm|result_mux_select~DUPLICATE_q  & (((\the_control_fsm|alu_set_high~q ) # 
// (\the_datapath|the_alu|Add0~5_sumout )) # (\the_control_fsm|alu_set_low~q ))) ) ) ) # ( !\the_datapath|the_op1_mux|Mux6~0_combout  & ( \the_datapath|the_op2_mux|Mux6~1_combout  & ( (!\the_control_fsm|result_mux_select~DUPLICATE_q  & 
// (((\the_datapath|the_alu|Add0~5_sumout  & !\the_control_fsm|alu_set_high~q )) # (\the_control_fsm|alu_set_low~q ))) ) ) ) # ( \the_datapath|the_op1_mux|Mux6~0_combout  & ( !\the_datapath|the_op2_mux|Mux6~1_combout  & ( (!\the_control_fsm|alu_set_low~q  & 
// (!\the_control_fsm|result_mux_select~DUPLICATE_q  & ((\the_control_fsm|alu_set_high~q ) # (\the_datapath|the_alu|Add0~5_sumout )))) ) ) ) # ( !\the_datapath|the_op1_mux|Mux6~0_combout  & ( !\the_datapath|the_op2_mux|Mux6~1_combout  & ( 
// (!\the_control_fsm|alu_set_low~q  & (!\the_control_fsm|result_mux_select~DUPLICATE_q  & (\the_datapath|the_alu|Add0~5_sumout  & !\the_control_fsm|alu_set_high~q ))) ) ) )

	.dataa(!\the_control_fsm|alu_set_low~q ),
	.datab(!\the_control_fsm|result_mux_select~DUPLICATE_q ),
	.datac(!\the_datapath|the_alu|Add0~5_sumout ),
	.datad(!\the_control_fsm|alu_set_high~q ),
	.datae(!\the_datapath|the_op1_mux|Mux6~0_combout ),
	.dataf(!\the_datapath|the_op2_mux|Mux6~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_datapath|the_result_mux|result[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_datapath|the_result_mux|result[1]~1 .extended_lut = "off";
defparam \the_datapath|the_result_mux|result[1]~1 .lut_mask = 64'h080008884C444CCC;
defparam \the_datapath|the_result_mux|result[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y1_N50
dffeas \the_datapath|the_regfile|reg2[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\the_datapath|the_result_mux|result[1]~1_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\the_datapath|the_regfile|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_datapath|the_regfile|reg2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \the_datapath|the_regfile|reg2[1] .is_wysiwyg = "true";
defparam \the_datapath|the_regfile|reg2[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y2_N42
cyclonev_lcell_comb \the_datapath|the_regfile|Mux6~0 (
// Equation(s):
// \the_datapath|the_regfile|Mux6~0_combout  = ( \the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [0] & ( \the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [1] & ( \the_datapath|the_regfile|reg3 [1] ) ) ) # ( 
// !\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [0] & ( \the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [1] & ( \the_datapath|the_regfile|reg2 [1] ) ) ) # ( 
// \the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [0] & ( !\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [1] & ( \the_datapath|the_regfile|reg1 [1] ) ) ) # ( 
// !\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [0] & ( !\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [1] & ( \the_datapath|the_regfile|reg0 [1] ) ) )

	.dataa(!\the_datapath|the_regfile|reg0 [1]),
	.datab(!\the_datapath|the_regfile|reg1 [1]),
	.datac(!\the_datapath|the_regfile|reg3 [1]),
	.datad(!\the_datapath|the_regfile|reg2 [1]),
	.datae(!\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [0]),
	.dataf(!\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_datapath|the_regfile|Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_datapath|the_regfile|Mux6~0 .extended_lut = "off";
defparam \the_datapath|the_regfile|Mux6~0 .lut_mask = 64'h5555333300FF0F0F;
defparam \the_datapath|the_regfile|Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y2_N43
dffeas \the_datapath|the_regfile|selected0[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\the_datapath|the_regfile|Mux6~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_datapath|the_regfile|selected0 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \the_datapath|the_regfile|selected0[1] .is_wysiwyg = "true";
defparam \the_datapath|the_regfile|selected0[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y1_N0
cyclonev_lcell_comb \the_datapath|the_op1_mux|Mux6~0 (
// Equation(s):
// \the_datapath|the_op1_mux|Mux6~0_combout  = ( \the_control_fsm|op1_mux_select[1]~DUPLICATE_q  & ( \the_datapath|the_pc|pc [1] & ( (!\the_control_fsm|op1_mux_select [0] & ((\the_datapath|the_regfile|reg0 [1]))) # (\the_control_fsm|op1_mux_select [0] & 
// (\the_datapath|the_regfile|reg2 [1])) ) ) ) # ( !\the_control_fsm|op1_mux_select[1]~DUPLICATE_q  & ( \the_datapath|the_pc|pc [1] & ( (!\the_control_fsm|op1_mux_select [0]) # (\the_datapath|the_regfile|selected0 [1]) ) ) ) # ( 
// \the_control_fsm|op1_mux_select[1]~DUPLICATE_q  & ( !\the_datapath|the_pc|pc [1] & ( (!\the_control_fsm|op1_mux_select [0] & ((\the_datapath|the_regfile|reg0 [1]))) # (\the_control_fsm|op1_mux_select [0] & (\the_datapath|the_regfile|reg2 [1])) ) ) ) # ( 
// !\the_control_fsm|op1_mux_select[1]~DUPLICATE_q  & ( !\the_datapath|the_pc|pc [1] & ( (\the_datapath|the_regfile|selected0 [1] & \the_control_fsm|op1_mux_select [0]) ) ) )

	.dataa(!\the_datapath|the_regfile|reg2 [1]),
	.datab(!\the_datapath|the_regfile|selected0 [1]),
	.datac(!\the_control_fsm|op1_mux_select [0]),
	.datad(!\the_datapath|the_regfile|reg0 [1]),
	.datae(!\the_control_fsm|op1_mux_select[1]~DUPLICATE_q ),
	.dataf(!\the_datapath|the_pc|pc [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_datapath|the_op1_mux|Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_datapath|the_op1_mux|Mux6~0 .extended_lut = "off";
defparam \the_datapath|the_op1_mux|Mux6~0 .lut_mask = 64'h030305F5F3F305F5;
defparam \the_datapath|the_op1_mux|Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y2_N39
cyclonev_lcell_comb \the_datapath|the_alu|Add0~9 (
// Equation(s):
// \the_datapath|the_alu|Add0~9_sumout  = SUM(( !\the_control_fsm|alu_add_sub~q  $ (((!\the_control_fsm|op2_mux_select [1] & \the_datapath|the_op2_mux|Mux5~0_combout ))) ) + ( \the_datapath|the_op1_mux|Mux5~0_combout  ) + ( \the_datapath|the_alu|Add0~6  ))
// \the_datapath|the_alu|Add0~10  = CARRY(( !\the_control_fsm|alu_add_sub~q  $ (((!\the_control_fsm|op2_mux_select [1] & \the_datapath|the_op2_mux|Mux5~0_combout ))) ) + ( \the_datapath|the_op1_mux|Mux5~0_combout  ) + ( \the_datapath|the_alu|Add0~6  ))

	.dataa(!\the_control_fsm|alu_add_sub~q ),
	.datab(!\the_control_fsm|op2_mux_select [1]),
	.datac(!\the_datapath|the_op2_mux|Mux5~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\the_datapath|the_op1_mux|Mux5~0_combout ),
	.datag(gnd),
	.cin(\the_datapath|the_alu|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\the_datapath|the_alu|Add0~9_sumout ),
	.cout(\the_datapath|the_alu|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \the_datapath|the_alu|Add0~9 .extended_lut = "off";
defparam \the_datapath|the_alu|Add0~9 .lut_mask = 64'h0000FF000000A6A6;
defparam \the_datapath|the_alu|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y2_N42
cyclonev_lcell_comb \the_datapath|the_alu|Add0~13 (
// Equation(s):
// \the_datapath|the_alu|Add0~13_sumout  = SUM(( \the_datapath|the_op1_mux|Mux4~0_combout  ) + ( !\the_control_fsm|alu_add_sub~q  $ (((!\the_control_fsm|op2_mux_select [1] & \the_datapath|the_op2_mux|Mux4~1_combout ))) ) + ( \the_datapath|the_alu|Add0~10  ))
// \the_datapath|the_alu|Add0~14  = CARRY(( \the_datapath|the_op1_mux|Mux4~0_combout  ) + ( !\the_control_fsm|alu_add_sub~q  $ (((!\the_control_fsm|op2_mux_select [1] & \the_datapath|the_op2_mux|Mux4~1_combout ))) ) + ( \the_datapath|the_alu|Add0~10  ))

	.dataa(!\the_control_fsm|alu_add_sub~q ),
	.datab(!\the_control_fsm|op2_mux_select [1]),
	.datac(!\the_datapath|the_op2_mux|Mux4~1_combout ),
	.datad(!\the_datapath|the_op1_mux|Mux4~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\the_datapath|the_alu|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\the_datapath|the_alu|Add0~13_sumout ),
	.cout(\the_datapath|the_alu|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \the_datapath|the_alu|Add0~13 .extended_lut = "off";
defparam \the_datapath|the_alu|Add0~13 .lut_mask = 64'h00005959000000FF;
defparam \the_datapath|the_alu|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y2_N45
cyclonev_lcell_comb \the_datapath|the_alu|Add0~17 (
// Equation(s):
// \the_datapath|the_alu|Add0~17_sumout  = SUM(( !\the_control_fsm|alu_add_sub~q  $ (((!\the_control_fsm|op2_mux_select [1] & \the_datapath|the_op2_mux|Mux3~0_combout ))) ) + ( \the_datapath|the_op1_mux|Mux3~0_combout  ) + ( \the_datapath|the_alu|Add0~14  ))
// \the_datapath|the_alu|Add0~18  = CARRY(( !\the_control_fsm|alu_add_sub~q  $ (((!\the_control_fsm|op2_mux_select [1] & \the_datapath|the_op2_mux|Mux3~0_combout ))) ) + ( \the_datapath|the_op1_mux|Mux3~0_combout  ) + ( \the_datapath|the_alu|Add0~14  ))

	.dataa(!\the_control_fsm|alu_add_sub~q ),
	.datab(!\the_control_fsm|op2_mux_select [1]),
	.datac(!\the_datapath|the_op1_mux|Mux3~0_combout ),
	.datad(!\the_datapath|the_op2_mux|Mux3~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\the_datapath|the_alu|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\the_datapath|the_alu|Add0~17_sumout ),
	.cout(\the_datapath|the_alu|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \the_datapath|the_alu|Add0~17 .extended_lut = "off";
defparam \the_datapath|the_alu|Add0~17 .lut_mask = 64'h0000F0F00000AA66;
defparam \the_datapath|the_alu|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y2_N48
cyclonev_lcell_comb \the_datapath|the_alu|Add0~21 (
// Equation(s):
// \the_datapath|the_alu|Add0~21_sumout  = SUM(( !\the_control_fsm|alu_add_sub~q  $ (((!\the_control_fsm|op2_mux_select [1] & \the_datapath|the_op2_mux|Mux2~0_combout ))) ) + ( \the_datapath|the_op1_mux|Mux2~0_combout  ) + ( \the_datapath|the_alu|Add0~18  ))
// \the_datapath|the_alu|Add0~22  = CARRY(( !\the_control_fsm|alu_add_sub~q  $ (((!\the_control_fsm|op2_mux_select [1] & \the_datapath|the_op2_mux|Mux2~0_combout ))) ) + ( \the_datapath|the_op1_mux|Mux2~0_combout  ) + ( \the_datapath|the_alu|Add0~18  ))

	.dataa(!\the_control_fsm|alu_add_sub~q ),
	.datab(!\the_control_fsm|op2_mux_select [1]),
	.datac(!\the_datapath|the_op2_mux|Mux2~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\the_datapath|the_op1_mux|Mux2~0_combout ),
	.datag(gnd),
	.cin(\the_datapath|the_alu|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\the_datapath|the_alu|Add0~21_sumout ),
	.cout(\the_datapath|the_alu|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \the_datapath|the_alu|Add0~21 .extended_lut = "off";
defparam \the_datapath|the_alu|Add0~21 .lut_mask = 64'h0000FF000000A6A6;
defparam \the_datapath|the_alu|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y2_N51
cyclonev_lcell_comb \the_datapath|the_alu|Add0~25 (
// Equation(s):
// \the_datapath|the_alu|Add0~25_sumout  = SUM(( !\the_control_fsm|alu_add_sub~q  $ (((!\the_control_fsm|op2_mux_select [1] & \the_datapath|the_op2_mux|Mux1~0_combout ))) ) + ( \the_datapath|the_op1_mux|Mux1~0_combout  ) + ( \the_datapath|the_alu|Add0~22  ))
// \the_datapath|the_alu|Add0~26  = CARRY(( !\the_control_fsm|alu_add_sub~q  $ (((!\the_control_fsm|op2_mux_select [1] & \the_datapath|the_op2_mux|Mux1~0_combout ))) ) + ( \the_datapath|the_op1_mux|Mux1~0_combout  ) + ( \the_datapath|the_alu|Add0~22  ))

	.dataa(!\the_control_fsm|alu_add_sub~q ),
	.datab(!\the_control_fsm|op2_mux_select [1]),
	.datac(!\the_datapath|the_op1_mux|Mux1~0_combout ),
	.datad(!\the_datapath|the_op2_mux|Mux1~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\the_datapath|the_alu|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\the_datapath|the_alu|Add0~25_sumout ),
	.cout(\the_datapath|the_alu|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \the_datapath|the_alu|Add0~25 .extended_lut = "off";
defparam \the_datapath|the_alu|Add0~25 .lut_mask = 64'h0000F0F00000AA66;
defparam \the_datapath|the_alu|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y2_N54
cyclonev_lcell_comb \the_datapath|the_alu|Add0~29 (
// Equation(s):
// \the_datapath|the_alu|Add0~29_sumout  = SUM(( !\the_control_fsm|alu_add_sub~q  $ (((!\the_control_fsm|op2_mux_select [1] & \the_datapath|the_op2_mux|Mux0~0_combout ))) ) + ( \the_datapath|the_op1_mux|Mux0~0_combout  ) + ( \the_datapath|the_alu|Add0~26  ))

	.dataa(!\the_datapath|the_op1_mux|Mux0~0_combout ),
	.datab(!\the_control_fsm|op2_mux_select [1]),
	.datac(!\the_control_fsm|alu_add_sub~q ),
	.datad(!\the_datapath|the_op2_mux|Mux0~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\the_datapath|the_alu|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\the_datapath|the_alu|Add0~29_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_datapath|the_alu|Add0~29 .extended_lut = "off";
defparam \the_datapath|the_alu|Add0~29 .lut_mask = 64'h0000AAAA0000F03C;
defparam \the_datapath|the_alu|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y2_N18
cyclonev_lcell_comb \the_datapath|the_result_mux|result[7]~7 (
// Equation(s):
// \the_datapath|the_result_mux|result[7]~7_combout  = ( \the_datapath|the_op1_mux|Mux0~0_combout  & ( \the_datapath|the_alu|Add0~29_sumout  & ( (!\the_control_fsm|result_mux_select~DUPLICATE_q  & ((!\the_control_fsm|alu_set_high~q ) # 
// ((\the_datapath|the_op2_mux|Mux4~0_combout ) # (\the_control_fsm|alu_set_low~q )))) ) ) ) # ( !\the_datapath|the_op1_mux|Mux0~0_combout  & ( \the_datapath|the_alu|Add0~29_sumout  & ( (!\the_control_fsm|result_mux_select~DUPLICATE_q  & 
// (!\the_control_fsm|alu_set_low~q  & ((!\the_control_fsm|alu_set_high~q ) # (\the_datapath|the_op2_mux|Mux4~0_combout )))) ) ) ) # ( \the_datapath|the_op1_mux|Mux0~0_combout  & ( !\the_datapath|the_alu|Add0~29_sumout  & ( 
// (!\the_control_fsm|result_mux_select~DUPLICATE_q  & (((\the_control_fsm|alu_set_high~q  & \the_datapath|the_op2_mux|Mux4~0_combout )) # (\the_control_fsm|alu_set_low~q ))) ) ) ) # ( !\the_datapath|the_op1_mux|Mux0~0_combout  & ( 
// !\the_datapath|the_alu|Add0~29_sumout  & ( (\the_control_fsm|alu_set_high~q  & (!\the_control_fsm|result_mux_select~DUPLICATE_q  & (!\the_control_fsm|alu_set_low~q  & \the_datapath|the_op2_mux|Mux4~0_combout ))) ) ) )

	.dataa(!\the_control_fsm|alu_set_high~q ),
	.datab(!\the_control_fsm|result_mux_select~DUPLICATE_q ),
	.datac(!\the_control_fsm|alu_set_low~q ),
	.datad(!\the_datapath|the_op2_mux|Mux4~0_combout ),
	.datae(!\the_datapath|the_op1_mux|Mux0~0_combout ),
	.dataf(!\the_datapath|the_alu|Add0~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_datapath|the_result_mux|result[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_datapath|the_result_mux|result[7]~7 .extended_lut = "off";
defparam \the_datapath|the_result_mux|result[7]~7 .lut_mask = 64'h00400C4C80C08CCC;
defparam \the_datapath|the_result_mux|result[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y1_N8
dffeas \the_datapath|the_regfile|reg0[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\the_datapath|the_result_mux|result[7]~7_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\the_datapath|the_regfile|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_datapath|the_regfile|reg0 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \the_datapath|the_regfile|reg0[7] .is_wysiwyg = "true";
defparam \the_datapath|the_regfile|reg0[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y2_N54
cyclonev_lcell_comb \the_datapath|the_regfile|Mux0~0 (
// Equation(s):
// \the_datapath|the_regfile|Mux0~0_combout  = ( \the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [0] & ( \the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [1] & ( \the_datapath|the_regfile|reg3 [7] ) ) ) # ( 
// !\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [0] & ( \the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [1] & ( \the_datapath|the_regfile|reg2 [7] ) ) ) # ( 
// \the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [0] & ( !\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [1] & ( \the_datapath|the_regfile|reg1 [7] ) ) ) # ( 
// !\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [0] & ( !\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [1] & ( \the_datapath|the_regfile|reg0 [7] ) ) )

	.dataa(!\the_datapath|the_regfile|reg0 [7]),
	.datab(!\the_datapath|the_regfile|reg3 [7]),
	.datac(!\the_datapath|the_regfile|reg1 [7]),
	.datad(!\the_datapath|the_regfile|reg2 [7]),
	.datae(!\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [0]),
	.dataf(!\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_datapath|the_regfile|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_datapath|the_regfile|Mux0~0 .extended_lut = "off";
defparam \the_datapath|the_regfile|Mux0~0 .lut_mask = 64'h55550F0F00FF3333;
defparam \the_datapath|the_regfile|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y2_N56
dffeas \the_datapath|the_regfile|selected0[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\the_datapath|the_regfile|Mux0~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_datapath|the_regfile|selected0 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \the_datapath|the_regfile|selected0[7] .is_wysiwyg = "true";
defparam \the_datapath|the_regfile|selected0[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y2_N0
cyclonev_lcell_comb \the_datapath|the_op1_mux|Mux0~0 (
// Equation(s):
// \the_datapath|the_op1_mux|Mux0~0_combout  = ( \the_datapath|the_regfile|selected0 [7] & ( \the_control_fsm|op1_mux_select[1]~DUPLICATE_q  & ( (!\the_control_fsm|op1_mux_select[0]~DUPLICATE_q  & (\the_datapath|the_regfile|reg0 [7])) # 
// (\the_control_fsm|op1_mux_select[0]~DUPLICATE_q  & ((\the_datapath|the_regfile|reg2 [7]))) ) ) ) # ( !\the_datapath|the_regfile|selected0 [7] & ( \the_control_fsm|op1_mux_select[1]~DUPLICATE_q  & ( (!\the_control_fsm|op1_mux_select[0]~DUPLICATE_q  & 
// (\the_datapath|the_regfile|reg0 [7])) # (\the_control_fsm|op1_mux_select[0]~DUPLICATE_q  & ((\the_datapath|the_regfile|reg2 [7]))) ) ) ) # ( \the_datapath|the_regfile|selected0 [7] & ( !\the_control_fsm|op1_mux_select[1]~DUPLICATE_q  & ( 
// (\the_datapath|the_pc|pc [7]) # (\the_control_fsm|op1_mux_select[0]~DUPLICATE_q ) ) ) ) # ( !\the_datapath|the_regfile|selected0 [7] & ( !\the_control_fsm|op1_mux_select[1]~DUPLICATE_q  & ( (!\the_control_fsm|op1_mux_select[0]~DUPLICATE_q  & 
// \the_datapath|the_pc|pc [7]) ) ) )

	.dataa(!\the_control_fsm|op1_mux_select[0]~DUPLICATE_q ),
	.datab(!\the_datapath|the_pc|pc [7]),
	.datac(!\the_datapath|the_regfile|reg0 [7]),
	.datad(!\the_datapath|the_regfile|reg2 [7]),
	.datae(!\the_datapath|the_regfile|selected0 [7]),
	.dataf(!\the_control_fsm|op1_mux_select[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_datapath|the_op1_mux|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_datapath|the_op1_mux|Mux0~0 .extended_lut = "off";
defparam \the_datapath|the_op1_mux|Mux0~0 .lut_mask = 64'h222277770A5F0A5F;
defparam \the_datapath|the_op1_mux|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y3_N48
cyclonev_lcell_comb \the_datapath|the_alu|result[7]~7 (
// Equation(s):
// \the_datapath|the_alu|result[7]~7_combout  = ( \the_datapath|the_op2_mux|Mux4~0_combout  & ( \the_datapath|the_alu|Add0~29_sumout  & ( (!\the_control_fsm|alu_set_low~q ) # (\the_datapath|the_op1_mux|Mux0~0_combout ) ) ) ) # ( 
// !\the_datapath|the_op2_mux|Mux4~0_combout  & ( \the_datapath|the_alu|Add0~29_sumout  & ( (!\the_control_fsm|alu_set_low~q  & ((!\the_control_fsm|alu_set_high~q ))) # (\the_control_fsm|alu_set_low~q  & (\the_datapath|the_op1_mux|Mux0~0_combout )) ) ) ) # ( 
// \the_datapath|the_op2_mux|Mux4~0_combout  & ( !\the_datapath|the_alu|Add0~29_sumout  & ( (!\the_control_fsm|alu_set_low~q  & ((\the_control_fsm|alu_set_high~q ))) # (\the_control_fsm|alu_set_low~q  & (\the_datapath|the_op1_mux|Mux0~0_combout )) ) ) ) # ( 
// !\the_datapath|the_op2_mux|Mux4~0_combout  & ( !\the_datapath|the_alu|Add0~29_sumout  & ( (\the_datapath|the_op1_mux|Mux0~0_combout  & \the_control_fsm|alu_set_low~q ) ) ) )

	.dataa(!\the_datapath|the_op1_mux|Mux0~0_combout ),
	.datab(!\the_control_fsm|alu_set_high~q ),
	.datac(!\the_control_fsm|alu_set_low~q ),
	.datad(gnd),
	.datae(!\the_datapath|the_op2_mux|Mux4~0_combout ),
	.dataf(!\the_datapath|the_alu|Add0~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_datapath|the_alu|result[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_datapath|the_alu|result[7]~7 .extended_lut = "off";
defparam \the_datapath|the_alu|result[7]~7 .lut_mask = 64'h05053535C5C5F5F5;
defparam \the_datapath|the_alu|result[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y2_N39
cyclonev_lcell_comb \the_control_fsm|Selector20~2 (
// Equation(s):
// \the_control_fsm|Selector20~2_combout  = ( \the_datapath|the_branch_logic|Equal0~1_combout  & ( (\the_control_fsm|state.BR~q ) # (\the_control_fsm|state.BRZ~q ) ) ) # ( !\the_datapath|the_branch_logic|Equal0~1_combout  & ( \the_control_fsm|state.BR~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\the_control_fsm|state.BRZ~q ),
	.datad(!\the_control_fsm|state.BR~q ),
	.datae(gnd),
	.dataf(!\the_datapath|the_branch_logic|Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_control_fsm|Selector20~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_control_fsm|Selector20~2 .extended_lut = "off";
defparam \the_control_fsm|Selector20~2 .lut_mask = 64'h00FF00FF0FFF0FFF;
defparam \the_control_fsm|Selector20~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y2_N41
dffeas \the_control_fsm|commit_branch (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\the_control_fsm|Selector20~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_control_fsm|commit_branch~q ),
	.prn(vcc));
// synopsys translate_off
defparam \the_control_fsm|commit_branch .is_wysiwyg = "true";
defparam \the_control_fsm|commit_branch .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y3_N23
dffeas \the_datapath|the_pc|pc[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\the_datapath|the_pc|Add0~29_sumout ),
	.asdata(\the_datapath|the_alu|result[7]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(\the_control_fsm|commit_branch~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_datapath|the_pc|pc [7]),
	.prn(vcc));
// synopsys translate_off
defparam \the_datapath|the_pc|pc[7] .is_wysiwyg = "true";
defparam \the_datapath|the_pc|pc[7] .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y2_N0
cyclonev_ram_block \the_datapath|the_instruction_rom|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(20'b00000000000000000000),
	.portaaddr({\the_datapath|the_pc|pc [7],\the_datapath|the_pc|pc [6],\the_datapath|the_pc|pc [5],\the_datapath|the_pc|pc [4],\the_datapath|the_pc|pc [3],\the_datapath|the_pc|pc [2],\the_datapath|the_pc|pc [1],\the_datapath|the_pc|pc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(20'b00000000000000000000),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \the_datapath|the_instruction_rom|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \the_datapath|the_instruction_rom|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \the_datapath|the_instruction_rom|altsyncram_component|auto_generated|ram_block1a0 .init_file = "instruction_rom.mif";
defparam \the_datapath|the_instruction_rom|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \the_datapath|the_instruction_rom|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "datapath:the_datapath|instruction_rom:the_instruction_rom|altsyncram:altsyncram_component|altsyncram_k4h1:auto_generated|ALTSYNCRAM";
defparam \the_datapath|the_instruction_rom|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \the_datapath|the_instruction_rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \the_datapath|the_instruction_rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \the_datapath|the_instruction_rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \the_datapath|the_instruction_rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \the_datapath|the_instruction_rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \the_datapath|the_instruction_rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 20;
defparam \the_datapath|the_instruction_rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \the_datapath|the_instruction_rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \the_datapath|the_instruction_rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \the_datapath|the_instruction_rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 256;
defparam \the_datapath|the_instruction_rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \the_datapath|the_instruction_rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \the_datapath|the_instruction_rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \the_datapath|the_instruction_rom|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \the_datapath|the_instruction_rom|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 20;
defparam \the_datapath|the_instruction_rom|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \the_datapath|the_instruction_rom|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = "000FF000FF000FF000FF000FF000FF000FF000FF000FF000FF000FF000FF000FF000FF000FF000FF000FF000FF000FF000FF000FF000FF000FF000FF000FF000FF000FF000FF000FF000FF000FF000FF000FF000FF000FF000FF000FF000FF000FF000FF000FF000FF000FF000FF000FF000FF000FF000FF000FF000FF000FF0";
defparam \the_datapath|the_instruction_rom|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = "00FF000FF000FF000FF000FF000FF000FF000FF000FF000FF000FF000FF000FF000FF000FF000FF000FF000FF000FF000FF000FF000FF000FF000FF000FF000FF000FF000FF000FF000FF000FF000FF000FF000FF000FF000FF000FF000FF000FF000FF000FF000FF000FF000FF000FF000FF000FF000FF000FF000FF000FF000FF000FF000FF000FF000FF000FF000FF000FF000FF000FF000FF000FF000FF000FF000FF000FF000FF000FF000FF000FF000FF000FF000FF000FF000FF000FF000FF000FF000FF000FF000FF000FF000FF000FF000FF000FF000FF000FF000FF000FF000FF000FF000FF000FF000FF000FF000FF000FF000FF000FF000FF000";
defparam \the_datapath|the_instruction_rom|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = "FF000FF000FF000FF000FF000FF000FF000FF000FF000FF000FF000FF000FF000FF000FF000FF000FF000FF000FF000FF000FF000FF000FF000FF000FF000FF000FF000FF000FF000FF000FF000FF000FF000FF000FF000FF000FF000FF000FF000FF000FF000FF000FF000FF000FF000FF000FF000FF000FF000FF000FF000FF000FF000FF000FF000FF000FF000FF000FF000FF000FF000FF000FF000FF000FF000FF000FF000FF000FF000FF000FF000FF000FF000FF000FF000FF000FF000FF000FF000FF000FF000FF000FF000FF000FF000FF000FF000FF000FF000FF000FF000FF000FF000FF000FF000FF000FF000FF000FF000C5000740004300060";
// synopsys translate_on

// Location: FF_X29_Y2_N32
dffeas \the_control_fsm|select_write_address[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\the_control_fsm|state.MOV~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_control_fsm|select_write_address [1]),
	.prn(vcc));
// synopsys translate_off
defparam \the_control_fsm|select_write_address[1] .is_wysiwyg = "true";
defparam \the_control_fsm|select_write_address[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y1_N23
dffeas \the_control_fsm|select_write_address[0]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\the_control_fsm|WideOr18~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_control_fsm|select_write_address[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \the_control_fsm|select_write_address[0]~DUPLICATE .is_wysiwyg = "true";
defparam \the_control_fsm|select_write_address[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y1_N6
cyclonev_lcell_comb \the_datapath|the_write_address_select|Mux1~0 (
// Equation(s):
// \the_datapath|the_write_address_select|Mux1~0_combout  = ( \the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [2] & ( (!\the_control_fsm|select_write_address [1] & 
// (\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [0] & \the_control_fsm|select_write_address[0]~DUPLICATE_q )) # (\the_control_fsm|select_write_address [1] & ((!\the_control_fsm|select_write_address[0]~DUPLICATE_q ))) ) ) # ( 
// !\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [2] & ( (\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [0] & (!\the_control_fsm|select_write_address [1] & 
// \the_control_fsm|select_write_address[0]~DUPLICATE_q )) ) )

	.dataa(!\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [0]),
	.datab(!\the_control_fsm|select_write_address [1]),
	.datac(!\the_control_fsm|select_write_address[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_datapath|the_write_address_select|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_datapath|the_write_address_select|Mux1~0 .extended_lut = "off";
defparam \the_datapath|the_write_address_select|Mux1~0 .lut_mask = 64'h0404040434343434;
defparam \the_datapath|the_write_address_select|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y1_N36
cyclonev_lcell_comb \the_datapath|the_regfile|Decoder0~1 (
// Equation(s):
// \the_datapath|the_regfile|Decoder0~1_combout  = (!\the_datapath|the_write_address_select|Mux1~0_combout  & (\the_control_fsm|write_reg_file~DUPLICATE_q  & !\the_datapath|the_write_address_select|Mux0~0_combout ))

	.dataa(gnd),
	.datab(!\the_datapath|the_write_address_select|Mux1~0_combout ),
	.datac(!\the_control_fsm|write_reg_file~DUPLICATE_q ),
	.datad(!\the_datapath|the_write_address_select|Mux0~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_datapath|the_regfile|Decoder0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_datapath|the_regfile|Decoder0~1 .extended_lut = "off";
defparam \the_datapath|the_regfile|Decoder0~1 .lut_mask = 64'h0C000C000C000C00;
defparam \the_datapath|the_regfile|Decoder0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y2_N49
dffeas \the_datapath|the_regfile|reg0[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\the_datapath|the_result_mux|result[6]~6_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\the_datapath|the_regfile|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_datapath|the_regfile|reg0 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \the_datapath|the_regfile|reg0[6] .is_wysiwyg = "true";
defparam \the_datapath|the_regfile|reg0[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y2_N26
dffeas \the_datapath|the_regfile|reg1[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\the_datapath|the_result_mux|result[6]~6_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\the_datapath|the_regfile|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_datapath|the_regfile|reg1 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \the_datapath|the_regfile|reg1[6] .is_wysiwyg = "true";
defparam \the_datapath|the_regfile|reg1[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y2_N58
dffeas \the_datapath|the_regfile|reg3[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\the_datapath|the_result_mux|result[6]~6_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\the_datapath|the_regfile|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_datapath|the_regfile|reg3 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \the_datapath|the_regfile|reg3[6] .is_wysiwyg = "true";
defparam \the_datapath|the_regfile|reg3[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y3_N33
cyclonev_lcell_comb \the_datapath|the_regfile|Mux9~0 (
// Equation(s):
// \the_datapath|the_regfile|Mux9~0_combout  = ( \the_datapath|the_regfile|reg3 [6] & ( \the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [3] & ( (\the_datapath|the_regfile|reg2 [6]) # 
// (\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [2]) ) ) ) # ( !\the_datapath|the_regfile|reg3 [6] & ( \the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [3] & ( 
// (!\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [2] & \the_datapath|the_regfile|reg2 [6]) ) ) ) # ( \the_datapath|the_regfile|reg3 [6] & ( !\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [3] & ( 
// (!\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [2] & (\the_datapath|the_regfile|reg0 [6])) # (\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [2] & ((\the_datapath|the_regfile|reg1 [6]))) ) ) ) # ( 
// !\the_datapath|the_regfile|reg3 [6] & ( !\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [3] & ( (!\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [2] & (\the_datapath|the_regfile|reg0 [6])) # 
// (\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [2] & ((\the_datapath|the_regfile|reg1 [6]))) ) ) )

	.dataa(!\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [2]),
	.datab(!\the_datapath|the_regfile|reg0 [6]),
	.datac(!\the_datapath|the_regfile|reg1 [6]),
	.datad(!\the_datapath|the_regfile|reg2 [6]),
	.datae(!\the_datapath|the_regfile|reg3 [6]),
	.dataf(!\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_datapath|the_regfile|Mux9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_datapath|the_regfile|Mux9~0 .extended_lut = "off";
defparam \the_datapath|the_regfile|Mux9~0 .lut_mask = 64'h2727272700AA55FF;
defparam \the_datapath|the_regfile|Mux9~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y3_N34
dffeas \the_datapath|the_regfile|selected1[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\the_datapath|the_regfile|Mux9~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_datapath|the_regfile|selected1 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \the_datapath|the_regfile|selected1[6] .is_wysiwyg = "true";
defparam \the_datapath|the_regfile|selected1[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y2_N33
cyclonev_lcell_comb \the_datapath|the_op2_mux|Mux1~0 (
// Equation(s):
// \the_datapath|the_op2_mux|Mux1~0_combout  = ( \the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [4] & ( \the_control_fsm|select_immediate[1]~DUPLICATE_q  & ( (!\the_control_fsm|op2_mux_select [0] & 
// ((\the_datapath|the_regfile|selected1 [6]))) # (\the_control_fsm|op2_mux_select [0] & (!\the_control_fsm|select_immediate [0])) ) ) ) # ( !\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [4] & ( 
// \the_control_fsm|select_immediate[1]~DUPLICATE_q  & ( (\the_datapath|the_regfile|selected1 [6] & !\the_control_fsm|op2_mux_select [0]) ) ) ) # ( \the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [4] & ( 
// !\the_control_fsm|select_immediate[1]~DUPLICATE_q  & ( (\the_datapath|the_regfile|selected1 [6] & !\the_control_fsm|op2_mux_select [0]) ) ) ) # ( !\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [4] & ( 
// !\the_control_fsm|select_immediate[1]~DUPLICATE_q  & ( (\the_datapath|the_regfile|selected1 [6] & !\the_control_fsm|op2_mux_select [0]) ) ) )

	.dataa(!\the_control_fsm|select_immediate [0]),
	.datab(!\the_datapath|the_regfile|selected1 [6]),
	.datac(!\the_control_fsm|op2_mux_select [0]),
	.datad(gnd),
	.datae(!\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [4]),
	.dataf(!\the_control_fsm|select_immediate[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_datapath|the_op2_mux|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_datapath|the_op2_mux|Mux1~0 .extended_lut = "off";
defparam \the_datapath|the_op2_mux|Mux1~0 .lut_mask = 64'h3030303030303A3A;
defparam \the_datapath|the_op2_mux|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y2_N24
cyclonev_lcell_comb \the_datapath|the_result_mux|result[6]~6 (
// Equation(s):
// \the_datapath|the_result_mux|result[6]~6_combout  = ( \the_control_fsm|alu_set_high~q  & ( \the_datapath|the_alu|Add0~25_sumout  & ( (!\the_control_fsm|result_mux_select~DUPLICATE_q  & ((!\the_control_fsm|alu_set_low~q  & 
// ((\the_datapath|the_op2_mux|Mux5~1_combout ))) # (\the_control_fsm|alu_set_low~q  & (\the_datapath|the_op1_mux|Mux1~0_combout )))) ) ) ) # ( !\the_control_fsm|alu_set_high~q  & ( \the_datapath|the_alu|Add0~25_sumout  & ( 
// (!\the_control_fsm|result_mux_select~DUPLICATE_q  & ((!\the_control_fsm|alu_set_low~q ) # (\the_datapath|the_op1_mux|Mux1~0_combout ))) ) ) ) # ( \the_control_fsm|alu_set_high~q  & ( !\the_datapath|the_alu|Add0~25_sumout  & ( 
// (!\the_control_fsm|result_mux_select~DUPLICATE_q  & ((!\the_control_fsm|alu_set_low~q  & ((\the_datapath|the_op2_mux|Mux5~1_combout ))) # (\the_control_fsm|alu_set_low~q  & (\the_datapath|the_op1_mux|Mux1~0_combout )))) ) ) ) # ( 
// !\the_control_fsm|alu_set_high~q  & ( !\the_datapath|the_alu|Add0~25_sumout  & ( (\the_datapath|the_op1_mux|Mux1~0_combout  & (!\the_control_fsm|result_mux_select~DUPLICATE_q  & \the_control_fsm|alu_set_low~q )) ) ) )

	.dataa(!\the_datapath|the_op1_mux|Mux1~0_combout ),
	.datab(!\the_control_fsm|result_mux_select~DUPLICATE_q ),
	.datac(!\the_control_fsm|alu_set_low~q ),
	.datad(!\the_datapath|the_op2_mux|Mux5~1_combout ),
	.datae(!\the_control_fsm|alu_set_high~q ),
	.dataf(!\the_datapath|the_alu|Add0~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_datapath|the_result_mux|result[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_datapath|the_result_mux|result[6]~6 .extended_lut = "off";
defparam \the_datapath|the_result_mux|result[6]~6 .lut_mask = 64'h040404C4C4C404C4;
defparam \the_datapath|the_result_mux|result[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y2_N19
dffeas \the_datapath|the_regfile|reg2[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\the_datapath|the_result_mux|result[6]~6_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\the_datapath|the_regfile|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_datapath|the_regfile|reg2 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \the_datapath|the_regfile|reg2[6] .is_wysiwyg = "true";
defparam \the_datapath|the_regfile|reg2[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y3_N12
cyclonev_lcell_comb \the_datapath|the_regfile|Mux1~0 (
// Equation(s):
// \the_datapath|the_regfile|Mux1~0_combout  = ( \the_datapath|the_regfile|reg0 [6] & ( \the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [0] & ( (!\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [1] & 
// (\the_datapath|the_regfile|reg1 [6])) # (\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [1] & ((\the_datapath|the_regfile|reg3 [6]))) ) ) ) # ( !\the_datapath|the_regfile|reg0 [6] & ( 
// \the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [0] & ( (!\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [1] & (\the_datapath|the_regfile|reg1 [6])) # 
// (\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [1] & ((\the_datapath|the_regfile|reg3 [6]))) ) ) ) # ( \the_datapath|the_regfile|reg0 [6] & ( !\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [0] & ( 
// (!\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [1]) # (\the_datapath|the_regfile|reg2 [6]) ) ) ) # ( !\the_datapath|the_regfile|reg0 [6] & ( !\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [0] & ( 
// (\the_datapath|the_regfile|reg2 [6] & \the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [1]) ) ) )

	.dataa(!\the_datapath|the_regfile|reg2 [6]),
	.datab(!\the_datapath|the_regfile|reg1 [6]),
	.datac(!\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [1]),
	.datad(!\the_datapath|the_regfile|reg3 [6]),
	.datae(!\the_datapath|the_regfile|reg0 [6]),
	.dataf(!\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_datapath|the_regfile|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_datapath|the_regfile|Mux1~0 .extended_lut = "off";
defparam \the_datapath|the_regfile|Mux1~0 .lut_mask = 64'h0505F5F5303F303F;
defparam \the_datapath|the_regfile|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y3_N14
dffeas \the_datapath|the_regfile|selected0[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\the_datapath|the_regfile|Mux1~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_datapath|the_regfile|selected0 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \the_datapath|the_regfile|selected0[6] .is_wysiwyg = "true";
defparam \the_datapath|the_regfile|selected0[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y3_N0
cyclonev_lcell_comb \the_datapath|the_op1_mux|Mux1~0 (
// Equation(s):
// \the_datapath|the_op1_mux|Mux1~0_combout  = ( \the_control_fsm|op1_mux_select [1] & ( \the_datapath|the_regfile|selected0 [6] & ( (!\the_control_fsm|op1_mux_select[0]~DUPLICATE_q  & ((\the_datapath|the_regfile|reg0 [6]))) # 
// (\the_control_fsm|op1_mux_select[0]~DUPLICATE_q  & (\the_datapath|the_regfile|reg2 [6])) ) ) ) # ( !\the_control_fsm|op1_mux_select [1] & ( \the_datapath|the_regfile|selected0 [6] & ( (\the_control_fsm|op1_mux_select[0]~DUPLICATE_q ) # 
// (\the_datapath|the_pc|pc [6]) ) ) ) # ( \the_control_fsm|op1_mux_select [1] & ( !\the_datapath|the_regfile|selected0 [6] & ( (!\the_control_fsm|op1_mux_select[0]~DUPLICATE_q  & ((\the_datapath|the_regfile|reg0 [6]))) # 
// (\the_control_fsm|op1_mux_select[0]~DUPLICATE_q  & (\the_datapath|the_regfile|reg2 [6])) ) ) ) # ( !\the_control_fsm|op1_mux_select [1] & ( !\the_datapath|the_regfile|selected0 [6] & ( (\the_datapath|the_pc|pc [6] & 
// !\the_control_fsm|op1_mux_select[0]~DUPLICATE_q ) ) ) )

	.dataa(!\the_datapath|the_regfile|reg2 [6]),
	.datab(!\the_datapath|the_regfile|reg0 [6]),
	.datac(!\the_datapath|the_pc|pc [6]),
	.datad(!\the_control_fsm|op1_mux_select[0]~DUPLICATE_q ),
	.datae(!\the_control_fsm|op1_mux_select [1]),
	.dataf(!\the_datapath|the_regfile|selected0 [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_datapath|the_op1_mux|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_datapath|the_op1_mux|Mux1~0 .extended_lut = "off";
defparam \the_datapath|the_op1_mux|Mux1~0 .lut_mask = 64'h0F0033550FFF3355;
defparam \the_datapath|the_op1_mux|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y3_N45
cyclonev_lcell_comb \the_datapath|the_alu|result[6]~6 (
// Equation(s):
// \the_datapath|the_alu|result[6]~6_combout  = ( \the_datapath|the_alu|Add0~25_sumout  & ( (!\the_control_fsm|alu_set_low~q  & ((!\the_control_fsm|alu_set_high~q ) # ((\the_datapath|the_op2_mux|Mux5~1_combout )))) # (\the_control_fsm|alu_set_low~q  & 
// (((\the_datapath|the_op1_mux|Mux1~0_combout )))) ) ) # ( !\the_datapath|the_alu|Add0~25_sumout  & ( (!\the_control_fsm|alu_set_low~q  & (\the_control_fsm|alu_set_high~q  & ((\the_datapath|the_op2_mux|Mux5~1_combout )))) # (\the_control_fsm|alu_set_low~q  
// & (((\the_datapath|the_op1_mux|Mux1~0_combout )))) ) )

	.dataa(!\the_control_fsm|alu_set_low~q ),
	.datab(!\the_control_fsm|alu_set_high~q ),
	.datac(!\the_datapath|the_op1_mux|Mux1~0_combout ),
	.datad(!\the_datapath|the_op2_mux|Mux5~1_combout ),
	.datae(gnd),
	.dataf(!\the_datapath|the_alu|Add0~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_datapath|the_alu|result[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_datapath|the_alu|result[6]~6 .extended_lut = "off";
defparam \the_datapath|the_alu|result[6]~6 .lut_mask = 64'h052705278DAF8DAF;
defparam \the_datapath|the_alu|result[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y3_N20
dffeas \the_datapath|the_pc|pc[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\the_datapath|the_pc|Add0~25_sumout ),
	.asdata(\the_datapath|the_alu|result[6]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(\the_control_fsm|commit_branch~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_datapath|the_pc|pc [6]),
	.prn(vcc));
// synopsys translate_off
defparam \the_datapath|the_pc|pc[6] .is_wysiwyg = "true";
defparam \the_datapath|the_pc|pc[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y1_N42
cyclonev_lcell_comb \the_datapath|the_write_address_select|Mux0~0 (
// Equation(s):
// \the_datapath|the_write_address_select|Mux0~0_combout  = ( \the_control_fsm|select_write_address [1] & ( (\the_control_fsm|select_write_address [0]) # (\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [3]) ) ) # ( 
// !\the_control_fsm|select_write_address [1] & ( (\the_control_fsm|select_write_address [0] & \the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [1]) ) )

	.dataa(!\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [3]),
	.datab(!\the_control_fsm|select_write_address [0]),
	.datac(!\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [1]),
	.datad(gnd),
	.datae(!\the_control_fsm|select_write_address [1]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_datapath|the_write_address_select|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_datapath|the_write_address_select|Mux0~0 .extended_lut = "off";
defparam \the_datapath|the_write_address_select|Mux0~0 .lut_mask = 64'h0303777703037777;
defparam \the_datapath|the_write_address_select|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y1_N30
cyclonev_lcell_comb \the_datapath|the_regfile|Decoder0~3 (
// Equation(s):
// \the_datapath|the_regfile|Decoder0~3_combout  = ( \the_datapath|the_write_address_select|Mux1~0_combout  & ( (\the_control_fsm|write_reg_file~DUPLICATE_q  & !\the_datapath|the_write_address_select|Mux0~0_combout ) ) )

	.dataa(!\the_control_fsm|write_reg_file~DUPLICATE_q ),
	.datab(!\the_datapath|the_write_address_select|Mux0~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\the_datapath|the_write_address_select|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_datapath|the_regfile|Decoder0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_datapath|the_regfile|Decoder0~3 .extended_lut = "off";
defparam \the_datapath|the_regfile|Decoder0~3 .lut_mask = 64'h0000000044444444;
defparam \the_datapath|the_regfile|Decoder0~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y2_N32
dffeas \the_datapath|the_regfile|reg1[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\the_datapath|the_result_mux|result[2]~2_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\the_datapath|the_regfile|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_datapath|the_regfile|reg1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \the_datapath|the_regfile|reg1[2] .is_wysiwyg = "true";
defparam \the_datapath|the_regfile|reg1[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y3_N24
cyclonev_lcell_comb \the_datapath|the_regfile|Mux5~0 (
// Equation(s):
// \the_datapath|the_regfile|Mux5~0_combout  = ( \the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [1] & ( \the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [0] & ( \the_datapath|the_regfile|reg3 [2] ) ) ) # ( 
// !\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [1] & ( \the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [0] & ( \the_datapath|the_regfile|reg1 [2] ) ) ) # ( 
// \the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [1] & ( !\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [0] & ( \the_datapath|the_regfile|reg2 [2] ) ) ) # ( 
// !\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [1] & ( !\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [0] & ( \the_datapath|the_regfile|reg0 [2] ) ) )

	.dataa(!\the_datapath|the_regfile|reg0 [2]),
	.datab(!\the_datapath|the_regfile|reg1 [2]),
	.datac(!\the_datapath|the_regfile|reg2 [2]),
	.datad(!\the_datapath|the_regfile|reg3 [2]),
	.datae(!\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [1]),
	.dataf(!\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_datapath|the_regfile|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_datapath|the_regfile|Mux5~0 .extended_lut = "off";
defparam \the_datapath|the_regfile|Mux5~0 .lut_mask = 64'h55550F0F333300FF;
defparam \the_datapath|the_regfile|Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y3_N25
dffeas \the_datapath|the_regfile|selected0[2]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\the_datapath|the_regfile|Mux5~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_datapath|the_regfile|selected0[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \the_datapath|the_regfile|selected0[2]~DUPLICATE .is_wysiwyg = "true";
defparam \the_datapath|the_regfile|selected0[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y1_N3
cyclonev_lcell_comb \the_control_fsm|Selector25~0 (
// Equation(s):
// \the_control_fsm|Selector25~0_combout  = ( \the_control_fsm|WideOr8~0_combout  & ( (\the_datapath|the_temp_register|positive~q  & (!\the_control_fsm|state.MOVRHS~q  & !\the_control_fsm|state.PAUSE~q )) ) )

	.dataa(!\the_datapath|the_temp_register|positive~q ),
	.datab(gnd),
	.datac(!\the_control_fsm|state.MOVRHS~q ),
	.datad(!\the_control_fsm|state.PAUSE~q ),
	.datae(gnd),
	.dataf(!\the_control_fsm|WideOr8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_control_fsm|Selector25~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_control_fsm|Selector25~0 .extended_lut = "off";
defparam \the_control_fsm|Selector25~0 .lut_mask = 64'h0000000050005000;
defparam \the_control_fsm|Selector25~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y1_N5
dffeas \the_control_fsm|decrement_temp_register (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\the_control_fsm|Selector25~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_control_fsm|decrement_temp_register~q ),
	.prn(vcc));
// synopsys translate_off
defparam \the_control_fsm|decrement_temp_register .is_wysiwyg = "true";
defparam \the_control_fsm|decrement_temp_register .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y1_N30
cyclonev_lcell_comb \the_datapath|the_temp_register|Add1~29 (
// Equation(s):
// \the_datapath|the_temp_register|Add1~29_sumout  = SUM(( \the_datapath|the_temp_register|Add0~29_sumout  ) + ( VCC ) + ( !VCC ))
// \the_datapath|the_temp_register|Add1~30  = CARRY(( \the_datapath|the_temp_register|Add0~29_sumout  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\the_datapath|the_temp_register|Add0~29_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\the_datapath|the_temp_register|Add1~29_sumout ),
	.cout(\the_datapath|the_temp_register|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \the_datapath|the_temp_register|Add1~29 .extended_lut = "off";
defparam \the_datapath|the_temp_register|Add1~29 .lut_mask = 64'h0000000000000F0F;
defparam \the_datapath|the_temp_register|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y1_N57
cyclonev_lcell_comb \the_datapath|the_temp_register|temp~7 (
// Equation(s):
// \the_datapath|the_temp_register|temp~7_combout  = ( \the_datapath|the_temp_register|Add1~29_sumout  & ( (\the_control_fsm|decrement_temp_register~q ) # (\the_datapath|the_temp_register|Add0~29_sumout ) ) ) # ( 
// !\the_datapath|the_temp_register|Add1~29_sumout  & ( (\the_datapath|the_temp_register|Add0~29_sumout  & !\the_control_fsm|decrement_temp_register~q ) ) )

	.dataa(!\the_datapath|the_temp_register|Add0~29_sumout ),
	.datab(!\the_control_fsm|decrement_temp_register~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\the_datapath|the_temp_register|Add1~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_datapath|the_temp_register|temp~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_datapath|the_temp_register|temp~7 .extended_lut = "off";
defparam \the_datapath|the_temp_register|temp~7 .lut_mask = 64'h4444444477777777;
defparam \the_datapath|the_temp_register|temp~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y1_N59
dffeas \the_datapath|the_temp_register|temp[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\the_datapath|the_temp_register|temp~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_datapath|the_temp_register|temp [0]),
	.prn(vcc));
// synopsys translate_off
defparam \the_datapath|the_temp_register|temp[0] .is_wysiwyg = "true";
defparam \the_datapath|the_temp_register|temp[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y3_N13
dffeas \the_datapath|the_regfile|selected0[6]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\the_datapath|the_regfile|Mux1~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_datapath|the_regfile|selected0[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \the_datapath|the_regfile|selected0[6]~DUPLICATE .is_wysiwyg = "true";
defparam \the_datapath|the_regfile|selected0[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y3_N42
cyclonev_lcell_comb \the_datapath|the_regfile|Mux2~0 (
// Equation(s):
// \the_datapath|the_regfile|Mux2~0_combout  = ( \the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [1] & ( \the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [0] & ( \the_datapath|the_regfile|reg3 [5] ) ) ) # ( 
// !\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [1] & ( \the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [0] & ( \the_datapath|the_regfile|reg1 [5] ) ) ) # ( 
// \the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [1] & ( !\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [0] & ( \the_datapath|the_regfile|reg2 [5] ) ) ) # ( 
// !\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [1] & ( !\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [0] & ( \the_datapath|the_regfile|reg0 [5] ) ) )

	.dataa(!\the_datapath|the_regfile|reg0 [5]),
	.datab(!\the_datapath|the_regfile|reg1 [5]),
	.datac(!\the_datapath|the_regfile|reg2 [5]),
	.datad(!\the_datapath|the_regfile|reg3 [5]),
	.datae(!\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [1]),
	.dataf(!\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_datapath|the_regfile|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_datapath|the_regfile|Mux2~0 .extended_lut = "off";
defparam \the_datapath|the_regfile|Mux2~0 .lut_mask = 64'h55550F0F333300FF;
defparam \the_datapath|the_regfile|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y3_N44
dffeas \the_datapath|the_regfile|selected0[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\the_datapath|the_regfile|Mux2~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_datapath|the_regfile|selected0 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \the_datapath|the_regfile|selected0[5] .is_wysiwyg = "true";
defparam \the_datapath|the_regfile|selected0[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y1_N33
cyclonev_lcell_comb \the_datapath|the_temp_register|Add1~25 (
// Equation(s):
// \the_datapath|the_temp_register|Add1~25_sumout  = SUM(( \the_datapath|the_temp_register|Add0~25_sumout  ) + ( VCC ) + ( \the_datapath|the_temp_register|Add1~30  ))
// \the_datapath|the_temp_register|Add1~26  = CARRY(( \the_datapath|the_temp_register|Add0~25_sumout  ) + ( VCC ) + ( \the_datapath|the_temp_register|Add1~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\the_datapath|the_temp_register|Add0~25_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\the_datapath|the_temp_register|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\the_datapath|the_temp_register|Add1~25_sumout ),
	.cout(\the_datapath|the_temp_register|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \the_datapath|the_temp_register|Add1~25 .extended_lut = "off";
defparam \the_datapath|the_temp_register|Add1~25 .lut_mask = 64'h00000000000000FF;
defparam \the_datapath|the_temp_register|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y1_N36
cyclonev_lcell_comb \the_datapath|the_temp_register|Add1~1 (
// Equation(s):
// \the_datapath|the_temp_register|Add1~1_sumout  = SUM(( \the_datapath|the_temp_register|Add0~1_sumout  ) + ( VCC ) + ( \the_datapath|the_temp_register|Add1~26  ))
// \the_datapath|the_temp_register|Add1~2  = CARRY(( \the_datapath|the_temp_register|Add0~1_sumout  ) + ( VCC ) + ( \the_datapath|the_temp_register|Add1~26  ))

	.dataa(gnd),
	.datab(!\the_datapath|the_temp_register|Add0~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\the_datapath|the_temp_register|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\the_datapath|the_temp_register|Add1~1_sumout ),
	.cout(\the_datapath|the_temp_register|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \the_datapath|the_temp_register|Add1~1 .extended_lut = "off";
defparam \the_datapath|the_temp_register|Add1~1 .lut_mask = 64'h0000000000003333;
defparam \the_datapath|the_temp_register|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y1_N39
cyclonev_lcell_comb \the_datapath|the_temp_register|Add1~5 (
// Equation(s):
// \the_datapath|the_temp_register|Add1~5_sumout  = SUM(( \the_datapath|the_temp_register|Add0~5_sumout  ) + ( VCC ) + ( \the_datapath|the_temp_register|Add1~2  ))
// \the_datapath|the_temp_register|Add1~6  = CARRY(( \the_datapath|the_temp_register|Add0~5_sumout  ) + ( VCC ) + ( \the_datapath|the_temp_register|Add1~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\the_datapath|the_temp_register|Add0~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\the_datapath|the_temp_register|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\the_datapath|the_temp_register|Add1~5_sumout ),
	.cout(\the_datapath|the_temp_register|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \the_datapath|the_temp_register|Add1~5 .extended_lut = "off";
defparam \the_datapath|the_temp_register|Add1~5 .lut_mask = 64'h0000000000000F0F;
defparam \the_datapath|the_temp_register|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y1_N42
cyclonev_lcell_comb \the_datapath|the_temp_register|Add1~9 (
// Equation(s):
// \the_datapath|the_temp_register|Add1~9_sumout  = SUM(( \the_datapath|the_temp_register|Add0~9_sumout  ) + ( VCC ) + ( \the_datapath|the_temp_register|Add1~6  ))
// \the_datapath|the_temp_register|Add1~10  = CARRY(( \the_datapath|the_temp_register|Add0~9_sumout  ) + ( VCC ) + ( \the_datapath|the_temp_register|Add1~6  ))

	.dataa(gnd),
	.datab(!\the_datapath|the_temp_register|Add0~9_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\the_datapath|the_temp_register|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\the_datapath|the_temp_register|Add1~9_sumout ),
	.cout(\the_datapath|the_temp_register|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \the_datapath|the_temp_register|Add1~9 .extended_lut = "off";
defparam \the_datapath|the_temp_register|Add1~9 .lut_mask = 64'h0000000000003333;
defparam \the_datapath|the_temp_register|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y1_N45
cyclonev_lcell_comb \the_datapath|the_temp_register|Add1~13 (
// Equation(s):
// \the_datapath|the_temp_register|Add1~13_sumout  = SUM(( \the_datapath|the_temp_register|Add0~13_sumout  ) + ( VCC ) + ( \the_datapath|the_temp_register|Add1~10  ))
// \the_datapath|the_temp_register|Add1~14  = CARRY(( \the_datapath|the_temp_register|Add0~13_sumout  ) + ( VCC ) + ( \the_datapath|the_temp_register|Add1~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\the_datapath|the_temp_register|Add0~13_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\the_datapath|the_temp_register|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\the_datapath|the_temp_register|Add1~13_sumout ),
	.cout(\the_datapath|the_temp_register|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \the_datapath|the_temp_register|Add1~13 .extended_lut = "off";
defparam \the_datapath|the_temp_register|Add1~13 .lut_mask = 64'h0000000000000F0F;
defparam \the_datapath|the_temp_register|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y1_N4
dffeas \the_control_fsm|decrement_temp_register~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\the_control_fsm|Selector25~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_control_fsm|decrement_temp_register~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \the_control_fsm|decrement_temp_register~DUPLICATE .is_wysiwyg = "true";
defparam \the_control_fsm|decrement_temp_register~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y1_N15
cyclonev_lcell_comb \the_datapath|the_temp_register|temp~3 (
// Equation(s):
// \the_datapath|the_temp_register|temp~3_combout  = ( \the_control_fsm|decrement_temp_register~DUPLICATE_q  & ( \the_datapath|the_temp_register|Add1~13_sumout  ) ) # ( !\the_control_fsm|decrement_temp_register~DUPLICATE_q  & ( 
// \the_datapath|the_temp_register|Add0~13_sumout  ) )

	.dataa(!\the_datapath|the_temp_register|Add1~13_sumout ),
	.datab(gnd),
	.datac(!\the_datapath|the_temp_register|Add0~13_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\the_control_fsm|decrement_temp_register~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_datapath|the_temp_register|temp~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_datapath|the_temp_register|temp~3 .extended_lut = "off";
defparam \the_datapath|the_temp_register|temp~3 .lut_mask = 64'h0F0F0F0F55555555;
defparam \the_datapath|the_temp_register|temp~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y1_N44
dffeas \the_datapath|the_temp_register|temp[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\the_datapath|the_temp_register|temp~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_datapath|the_temp_register|temp [5]),
	.prn(vcc));
// synopsys translate_off
defparam \the_datapath|the_temp_register|temp[5] .is_wysiwyg = "true";
defparam \the_datapath|the_temp_register|temp[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y1_N12
cyclonev_lcell_comb \the_datapath|the_temp_register|Add0~9 (
// Equation(s):
// \the_datapath|the_temp_register|Add0~9_sumout  = SUM(( GND ) + ( (!\the_control_fsm|load_temp_register~q  & ((\the_datapath|the_temp_register|temp [4]))) # (\the_control_fsm|load_temp_register~q  & (\the_datapath|the_regfile|selected0 [4])) ) + ( 
// \the_datapath|the_temp_register|Add0~6  ))
// \the_datapath|the_temp_register|Add0~10  = CARRY(( GND ) + ( (!\the_control_fsm|load_temp_register~q  & ((\the_datapath|the_temp_register|temp [4]))) # (\the_control_fsm|load_temp_register~q  & (\the_datapath|the_regfile|selected0 [4])) ) + ( 
// \the_datapath|the_temp_register|Add0~6  ))

	.dataa(!\the_control_fsm|load_temp_register~q ),
	.datab(gnd),
	.datac(!\the_datapath|the_regfile|selected0 [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\the_datapath|the_temp_register|temp [4]),
	.datag(gnd),
	.cin(\the_datapath|the_temp_register|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\the_datapath|the_temp_register|Add0~9_sumout ),
	.cout(\the_datapath|the_temp_register|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \the_datapath|the_temp_register|Add0~9 .extended_lut = "off";
defparam \the_datapath|the_temp_register|Add0~9 .lut_mask = 64'h0000FA5000000000;
defparam \the_datapath|the_temp_register|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y1_N15
cyclonev_lcell_comb \the_datapath|the_temp_register|Add0~13 (
// Equation(s):
// \the_datapath|the_temp_register|Add0~13_sumout  = SUM(( GND ) + ( (!\the_control_fsm|load_temp_register~q  & ((\the_datapath|the_temp_register|temp [5]))) # (\the_control_fsm|load_temp_register~q  & (\the_datapath|the_regfile|selected0 [5])) ) + ( 
// \the_datapath|the_temp_register|Add0~10  ))
// \the_datapath|the_temp_register|Add0~14  = CARRY(( GND ) + ( (!\the_control_fsm|load_temp_register~q  & ((\the_datapath|the_temp_register|temp [5]))) # (\the_control_fsm|load_temp_register~q  & (\the_datapath|the_regfile|selected0 [5])) ) + ( 
// \the_datapath|the_temp_register|Add0~10  ))

	.dataa(!\the_control_fsm|load_temp_register~q ),
	.datab(gnd),
	.datac(!\the_datapath|the_regfile|selected0 [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\the_datapath|the_temp_register|temp [5]),
	.datag(gnd),
	.cin(\the_datapath|the_temp_register|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\the_datapath|the_temp_register|Add0~13_sumout ),
	.cout(\the_datapath|the_temp_register|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \the_datapath|the_temp_register|Add0~13 .extended_lut = "off";
defparam \the_datapath|the_temp_register|Add0~13 .lut_mask = 64'h0000FA5000000000;
defparam \the_datapath|the_temp_register|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y1_N48
cyclonev_lcell_comb \the_datapath|the_temp_register|Add1~17 (
// Equation(s):
// \the_datapath|the_temp_register|Add1~17_sumout  = SUM(( \the_datapath|the_temp_register|Add0~17_sumout  ) + ( VCC ) + ( \the_datapath|the_temp_register|Add1~14  ))
// \the_datapath|the_temp_register|Add1~18  = CARRY(( \the_datapath|the_temp_register|Add0~17_sumout  ) + ( VCC ) + ( \the_datapath|the_temp_register|Add1~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\the_datapath|the_temp_register|Add0~17_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\the_datapath|the_temp_register|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\the_datapath|the_temp_register|Add1~17_sumout ),
	.cout(\the_datapath|the_temp_register|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \the_datapath|the_temp_register|Add1~17 .extended_lut = "off";
defparam \the_datapath|the_temp_register|Add1~17 .lut_mask = 64'h0000000000000F0F;
defparam \the_datapath|the_temp_register|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y1_N51
cyclonev_lcell_comb \the_datapath|the_temp_register|temp~4 (
// Equation(s):
// \the_datapath|the_temp_register|temp~4_combout  = ( \the_control_fsm|decrement_temp_register~DUPLICATE_q  & ( \the_datapath|the_temp_register|Add1~17_sumout  ) ) # ( !\the_control_fsm|decrement_temp_register~DUPLICATE_q  & ( 
// \the_datapath|the_temp_register|Add0~17_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\the_datapath|the_temp_register|Add0~17_sumout ),
	.datad(!\the_datapath|the_temp_register|Add1~17_sumout ),
	.datae(gnd),
	.dataf(!\the_control_fsm|decrement_temp_register~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_datapath|the_temp_register|temp~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_datapath|the_temp_register|temp~4 .extended_lut = "off";
defparam \the_datapath|the_temp_register|temp~4 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \the_datapath|the_temp_register|temp~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y1_N52
dffeas \the_datapath|the_temp_register|temp[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\the_datapath|the_temp_register|temp~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_datapath|the_temp_register|temp [6]),
	.prn(vcc));
// synopsys translate_off
defparam \the_datapath|the_temp_register|temp[6] .is_wysiwyg = "true";
defparam \the_datapath|the_temp_register|temp[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y1_N18
cyclonev_lcell_comb \the_datapath|the_temp_register|Add0~17 (
// Equation(s):
// \the_datapath|the_temp_register|Add0~17_sumout  = SUM(( (!\the_control_fsm|load_temp_register~q  & ((\the_datapath|the_temp_register|temp [6]))) # (\the_control_fsm|load_temp_register~q  & (\the_datapath|the_regfile|selected0[6]~DUPLICATE_q )) ) + ( GND ) 
// + ( \the_datapath|the_temp_register|Add0~14  ))
// \the_datapath|the_temp_register|Add0~18  = CARRY(( (!\the_control_fsm|load_temp_register~q  & ((\the_datapath|the_temp_register|temp [6]))) # (\the_control_fsm|load_temp_register~q  & (\the_datapath|the_regfile|selected0[6]~DUPLICATE_q )) ) + ( GND ) + ( 
// \the_datapath|the_temp_register|Add0~14  ))

	.dataa(!\the_control_fsm|load_temp_register~q ),
	.datab(!\the_datapath|the_regfile|selected0[6]~DUPLICATE_q ),
	.datac(!\the_datapath|the_temp_register|temp [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\the_datapath|the_temp_register|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\the_datapath|the_temp_register|Add0~17_sumout ),
	.cout(\the_datapath|the_temp_register|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \the_datapath|the_temp_register|Add0~17 .extended_lut = "off";
defparam \the_datapath|the_temp_register|Add0~17 .lut_mask = 64'h0000FFFF00001B1B;
defparam \the_datapath|the_temp_register|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y1_N51
cyclonev_lcell_comb \the_datapath|the_temp_register|Add1~21 (
// Equation(s):
// \the_datapath|the_temp_register|Add1~21_sumout  = SUM(( \the_datapath|the_temp_register|Add0~21_sumout  ) + ( VCC ) + ( \the_datapath|the_temp_register|Add1~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\the_datapath|the_temp_register|Add0~21_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\the_datapath|the_temp_register|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\the_datapath|the_temp_register|Add1~21_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_datapath|the_temp_register|Add1~21 .extended_lut = "off";
defparam \the_datapath|the_temp_register|Add1~21 .lut_mask = 64'h00000000000000FF;
defparam \the_datapath|the_temp_register|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y1_N33
cyclonev_lcell_comb \the_datapath|the_temp_register|temp~5 (
// Equation(s):
// \the_datapath|the_temp_register|temp~5_combout  = ( \the_control_fsm|decrement_temp_register~DUPLICATE_q  & ( \the_datapath|the_temp_register|Add1~21_sumout  ) ) # ( !\the_control_fsm|decrement_temp_register~DUPLICATE_q  & ( 
// \the_datapath|the_temp_register|Add0~21_sumout  ) )

	.dataa(!\the_datapath|the_temp_register|Add1~21_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\the_datapath|the_temp_register|Add0~21_sumout ),
	.datae(gnd),
	.dataf(!\the_control_fsm|decrement_temp_register~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_datapath|the_temp_register|temp~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_datapath|the_temp_register|temp~5 .extended_lut = "off";
defparam \the_datapath|the_temp_register|temp~5 .lut_mask = 64'h00FF00FF55555555;
defparam \the_datapath|the_temp_register|temp~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y1_N34
dffeas \the_datapath|the_temp_register|temp[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\the_datapath|the_temp_register|temp~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_datapath|the_temp_register|temp [7]),
	.prn(vcc));
// synopsys translate_off
defparam \the_datapath|the_temp_register|temp[7] .is_wysiwyg = "true";
defparam \the_datapath|the_temp_register|temp[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y1_N21
cyclonev_lcell_comb \the_datapath|the_temp_register|Add0~21 (
// Equation(s):
// \the_datapath|the_temp_register|Add0~21_sumout  = SUM(( (!\the_control_fsm|load_temp_register~q  & ((\the_datapath|the_temp_register|temp [7]))) # (\the_control_fsm|load_temp_register~q  & (\the_datapath|the_regfile|selected0 [7])) ) + ( GND ) + ( 
// \the_datapath|the_temp_register|Add0~18  ))

	.dataa(!\the_control_fsm|load_temp_register~q ),
	.datab(gnd),
	.datac(!\the_datapath|the_regfile|selected0 [7]),
	.datad(!\the_datapath|the_temp_register|temp [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\the_datapath|the_temp_register|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\the_datapath|the_temp_register|Add0~21_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_datapath|the_temp_register|Add0~21 .extended_lut = "off";
defparam \the_datapath|the_temp_register|Add0~21 .lut_mask = 64'h0000FFFF000005AF;
defparam \the_datapath|the_temp_register|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y1_N54
cyclonev_lcell_comb \the_datapath|the_temp_register|Equal0~0 (
// Equation(s):
// \the_datapath|the_temp_register|Equal0~0_combout  = ( \the_control_fsm|decrement_temp_register~DUPLICATE_q  & ( (\the_datapath|the_temp_register|Add1~17_sumout ) # (\the_datapath|the_temp_register|Add1~21_sumout ) ) ) # ( 
// !\the_control_fsm|decrement_temp_register~DUPLICATE_q  & ( (\the_datapath|the_temp_register|Add0~17_sumout ) # (\the_datapath|the_temp_register|Add0~21_sumout ) ) )

	.dataa(!\the_datapath|the_temp_register|Add0~21_sumout ),
	.datab(!\the_datapath|the_temp_register|Add0~17_sumout ),
	.datac(!\the_datapath|the_temp_register|Add1~21_sumout ),
	.datad(!\the_datapath|the_temp_register|Add1~17_sumout ),
	.datae(gnd),
	.dataf(!\the_control_fsm|decrement_temp_register~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_datapath|the_temp_register|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_datapath|the_temp_register|Equal0~0 .extended_lut = "off";
defparam \the_datapath|the_temp_register|Equal0~0 .lut_mask = 64'h777777770FFF0FFF;
defparam \the_datapath|the_temp_register|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y1_N56
dffeas \the_datapath|the_temp_register|negative (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\the_datapath|the_temp_register|Equal0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_datapath|the_temp_register|negative~q ),
	.prn(vcc));
// synopsys translate_off
defparam \the_datapath|the_temp_register|negative .is_wysiwyg = "true";
defparam \the_datapath|the_temp_register|negative .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y1_N0
cyclonev_lcell_comb \the_control_fsm|Selector24~0 (
// Equation(s):
// \the_control_fsm|Selector24~0_combout  = ( \the_datapath|the_temp_register|negative~q  & ( (!\the_datapath|the_temp_register|positive~q  & (!\the_control_fsm|state.MOVRHS~q  & (\the_control_fsm|WideOr8~0_combout  & !\the_control_fsm|state.PAUSE~q ))) ) )

	.dataa(!\the_datapath|the_temp_register|positive~q ),
	.datab(!\the_control_fsm|state.MOVRHS~q ),
	.datac(!\the_control_fsm|WideOr8~0_combout ),
	.datad(!\the_control_fsm|state.PAUSE~q ),
	.datae(gnd),
	.dataf(!\the_datapath|the_temp_register|negative~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_control_fsm|Selector24~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_control_fsm|Selector24~0 .extended_lut = "off";
defparam \the_control_fsm|Selector24~0 .lut_mask = 64'h0000000008000800;
defparam \the_control_fsm|Selector24~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y1_N1
dffeas \the_control_fsm|increment_temp_register (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\the_control_fsm|Selector24~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_control_fsm|increment_temp_register~q ),
	.prn(vcc));
// synopsys translate_off
defparam \the_control_fsm|increment_temp_register .is_wysiwyg = "true";
defparam \the_control_fsm|increment_temp_register .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y1_N0
cyclonev_lcell_comb \the_datapath|the_temp_register|Add0~29 (
// Equation(s):
// \the_datapath|the_temp_register|Add0~29_sumout  = SUM(( (!\the_control_fsm|load_temp_register~q  & (\the_datapath|the_temp_register|temp [0])) # (\the_control_fsm|load_temp_register~q  & ((\the_datapath|the_regfile|selected0 [0]))) ) + ( 
// \the_control_fsm|increment_temp_register~q  ) + ( !VCC ))
// \the_datapath|the_temp_register|Add0~30  = CARRY(( (!\the_control_fsm|load_temp_register~q  & (\the_datapath|the_temp_register|temp [0])) # (\the_control_fsm|load_temp_register~q  & ((\the_datapath|the_regfile|selected0 [0]))) ) + ( 
// \the_control_fsm|increment_temp_register~q  ) + ( !VCC ))

	.dataa(!\the_control_fsm|load_temp_register~q ),
	.datab(!\the_datapath|the_temp_register|temp [0]),
	.datac(!\the_datapath|the_regfile|selected0 [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\the_control_fsm|increment_temp_register~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\the_datapath|the_temp_register|Add0~29_sumout ),
	.cout(\the_datapath|the_temp_register|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \the_datapath|the_temp_register|Add0~29 .extended_lut = "off";
defparam \the_datapath|the_temp_register|Add0~29 .lut_mask = 64'h0000FF0000002727;
defparam \the_datapath|the_temp_register|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y1_N3
cyclonev_lcell_comb \the_datapath|the_temp_register|Add0~25 (
// Equation(s):
// \the_datapath|the_temp_register|Add0~25_sumout  = SUM(( GND ) + ( (!\the_control_fsm|load_temp_register~q  & ((\the_datapath|the_temp_register|temp [1]))) # (\the_control_fsm|load_temp_register~q  & (\the_datapath|the_regfile|selected0 [1])) ) + ( 
// \the_datapath|the_temp_register|Add0~30  ))
// \the_datapath|the_temp_register|Add0~26  = CARRY(( GND ) + ( (!\the_control_fsm|load_temp_register~q  & ((\the_datapath|the_temp_register|temp [1]))) # (\the_control_fsm|load_temp_register~q  & (\the_datapath|the_regfile|selected0 [1])) ) + ( 
// \the_datapath|the_temp_register|Add0~30  ))

	.dataa(!\the_control_fsm|load_temp_register~q ),
	.datab(gnd),
	.datac(!\the_datapath|the_regfile|selected0 [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\the_datapath|the_temp_register|temp [1]),
	.datag(gnd),
	.cin(\the_datapath|the_temp_register|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\the_datapath|the_temp_register|Add0~25_sumout ),
	.cout(\the_datapath|the_temp_register|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \the_datapath|the_temp_register|Add0~25 .extended_lut = "off";
defparam \the_datapath|the_temp_register|Add0~25 .lut_mask = 64'h0000FA5000000000;
defparam \the_datapath|the_temp_register|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y1_N24
cyclonev_lcell_comb \the_datapath|the_temp_register|temp~6 (
// Equation(s):
// \the_datapath|the_temp_register|temp~6_combout  = (!\the_control_fsm|decrement_temp_register~q  & ((\the_datapath|the_temp_register|Add0~25_sumout ))) # (\the_control_fsm|decrement_temp_register~q  & (\the_datapath|the_temp_register|Add1~25_sumout ))

	.dataa(gnd),
	.datab(!\the_control_fsm|decrement_temp_register~q ),
	.datac(!\the_datapath|the_temp_register|Add1~25_sumout ),
	.datad(!\the_datapath|the_temp_register|Add0~25_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_datapath|the_temp_register|temp~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_datapath|the_temp_register|temp~6 .extended_lut = "off";
defparam \the_datapath|the_temp_register|temp~6 .lut_mask = 64'h03CF03CF03CF03CF;
defparam \the_datapath|the_temp_register|temp~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y1_N26
dffeas \the_datapath|the_temp_register|temp[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\the_datapath|the_temp_register|temp~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_datapath|the_temp_register|temp [1]),
	.prn(vcc));
// synopsys translate_off
defparam \the_datapath|the_temp_register|temp[1] .is_wysiwyg = "true";
defparam \the_datapath|the_temp_register|temp[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y1_N6
cyclonev_lcell_comb \the_datapath|the_temp_register|Add0~1 (
// Equation(s):
// \the_datapath|the_temp_register|Add0~1_sumout  = SUM(( (!\the_control_fsm|load_temp_register~q  & ((\the_datapath|the_temp_register|temp [2]))) # (\the_control_fsm|load_temp_register~q  & (\the_datapath|the_regfile|selected0[2]~DUPLICATE_q )) ) + ( GND ) 
// + ( \the_datapath|the_temp_register|Add0~26  ))
// \the_datapath|the_temp_register|Add0~2  = CARRY(( (!\the_control_fsm|load_temp_register~q  & ((\the_datapath|the_temp_register|temp [2]))) # (\the_control_fsm|load_temp_register~q  & (\the_datapath|the_regfile|selected0[2]~DUPLICATE_q )) ) + ( GND ) + ( 
// \the_datapath|the_temp_register|Add0~26  ))

	.dataa(!\the_control_fsm|load_temp_register~q ),
	.datab(gnd),
	.datac(!\the_datapath|the_regfile|selected0[2]~DUPLICATE_q ),
	.datad(!\the_datapath|the_temp_register|temp [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\the_datapath|the_temp_register|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\the_datapath|the_temp_register|Add0~1_sumout ),
	.cout(\the_datapath|the_temp_register|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \the_datapath|the_temp_register|Add0~1 .extended_lut = "off";
defparam \the_datapath|the_temp_register|Add0~1 .lut_mask = 64'h0000FFFF000005AF;
defparam \the_datapath|the_temp_register|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y1_N27
cyclonev_lcell_comb \the_datapath|the_temp_register|temp~0 (
// Equation(s):
// \the_datapath|the_temp_register|temp~0_combout  = ( \the_control_fsm|decrement_temp_register~q  & ( \the_datapath|the_temp_register|Add1~1_sumout  ) ) # ( !\the_control_fsm|decrement_temp_register~q  & ( \the_datapath|the_temp_register|Add0~1_sumout  ) )

	.dataa(!\the_datapath|the_temp_register|Add1~1_sumout ),
	.datab(gnd),
	.datac(!\the_datapath|the_temp_register|Add0~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\the_control_fsm|decrement_temp_register~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_datapath|the_temp_register|temp~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_datapath|the_temp_register|temp~0 .extended_lut = "off";
defparam \the_datapath|the_temp_register|temp~0 .lut_mask = 64'h0F0F0F0F55555555;
defparam \the_datapath|the_temp_register|temp~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y1_N49
dffeas \the_datapath|the_temp_register|temp[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\the_datapath|the_temp_register|temp~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_datapath|the_temp_register|temp [2]),
	.prn(vcc));
// synopsys translate_off
defparam \the_datapath|the_temp_register|temp[2] .is_wysiwyg = "true";
defparam \the_datapath|the_temp_register|temp[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y1_N9
cyclonev_lcell_comb \the_datapath|the_temp_register|Add0~5 (
// Equation(s):
// \the_datapath|the_temp_register|Add0~5_sumout  = SUM(( (!\the_control_fsm|load_temp_register~q  & ((\the_datapath|the_temp_register|temp [3]))) # (\the_control_fsm|load_temp_register~q  & (\the_datapath|the_regfile|selected0 [3])) ) + ( GND ) + ( 
// \the_datapath|the_temp_register|Add0~2  ))
// \the_datapath|the_temp_register|Add0~6  = CARRY(( (!\the_control_fsm|load_temp_register~q  & ((\the_datapath|the_temp_register|temp [3]))) # (\the_control_fsm|load_temp_register~q  & (\the_datapath|the_regfile|selected0 [3])) ) + ( GND ) + ( 
// \the_datapath|the_temp_register|Add0~2  ))

	.dataa(!\the_control_fsm|load_temp_register~q ),
	.datab(gnd),
	.datac(!\the_datapath|the_regfile|selected0 [3]),
	.datad(!\the_datapath|the_temp_register|temp [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\the_datapath|the_temp_register|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\the_datapath|the_temp_register|Add0~5_sumout ),
	.cout(\the_datapath|the_temp_register|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \the_datapath|the_temp_register|Add0~5 .extended_lut = "off";
defparam \the_datapath|the_temp_register|Add0~5 .lut_mask = 64'h0000FFFF000005AF;
defparam \the_datapath|the_temp_register|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y1_N42
cyclonev_lcell_comb \the_datapath|the_temp_register|temp~1 (
// Equation(s):
// \the_datapath|the_temp_register|temp~1_combout  = ( \the_datapath|the_temp_register|Add1~5_sumout  & ( (\the_control_fsm|decrement_temp_register~q ) # (\the_datapath|the_temp_register|Add0~5_sumout ) ) ) # ( !\the_datapath|the_temp_register|Add1~5_sumout  
// & ( (\the_datapath|the_temp_register|Add0~5_sumout  & !\the_control_fsm|decrement_temp_register~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\the_datapath|the_temp_register|Add0~5_sumout ),
	.datad(!\the_control_fsm|decrement_temp_register~q ),
	.datae(gnd),
	.dataf(!\the_datapath|the_temp_register|Add1~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_datapath|the_temp_register|temp~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_datapath|the_temp_register|temp~1 .extended_lut = "off";
defparam \the_datapath|the_temp_register|temp~1 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \the_datapath|the_temp_register|temp~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y1_N29
dffeas \the_datapath|the_temp_register|temp[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\the_datapath|the_temp_register|temp~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_datapath|the_temp_register|temp [3]),
	.prn(vcc));
// synopsys translate_off
defparam \the_datapath|the_temp_register|temp[3] .is_wysiwyg = "true";
defparam \the_datapath|the_temp_register|temp[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y1_N39
cyclonev_lcell_comb \the_datapath|the_temp_register|temp~2 (
// Equation(s):
// \the_datapath|the_temp_register|temp~2_combout  = ( \the_control_fsm|decrement_temp_register~DUPLICATE_q  & ( \the_datapath|the_temp_register|Add1~9_sumout  ) ) # ( !\the_control_fsm|decrement_temp_register~DUPLICATE_q  & ( 
// \the_datapath|the_temp_register|Add0~9_sumout  ) )

	.dataa(!\the_datapath|the_temp_register|Add0~9_sumout ),
	.datab(gnd),
	.datac(!\the_datapath|the_temp_register|Add1~9_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\the_control_fsm|decrement_temp_register~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_datapath|the_temp_register|temp~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_datapath|the_temp_register|temp~2 .extended_lut = "off";
defparam \the_datapath|the_temp_register|temp~2 .lut_mask = 64'h555555550F0F0F0F;
defparam \the_datapath|the_temp_register|temp~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y1_N18
cyclonev_lcell_comb \the_datapath|the_temp_register|Equal0~2 (
// Equation(s):
// \the_datapath|the_temp_register|Equal0~2_combout  = ( !\the_datapath|the_temp_register|Equal0~0_combout  & ( !\the_datapath|the_temp_register|temp~1_combout  & ( (\the_datapath|the_temp_register|Equal0~1_combout  & 
// (!\the_datapath|the_temp_register|temp~2_combout  & (!\the_datapath|the_temp_register|temp~0_combout  & !\the_datapath|the_temp_register|temp~3_combout ))) ) ) )

	.dataa(!\the_datapath|the_temp_register|Equal0~1_combout ),
	.datab(!\the_datapath|the_temp_register|temp~2_combout ),
	.datac(!\the_datapath|the_temp_register|temp~0_combout ),
	.datad(!\the_datapath|the_temp_register|temp~3_combout ),
	.datae(!\the_datapath|the_temp_register|Equal0~0_combout ),
	.dataf(!\the_datapath|the_temp_register|temp~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_datapath|the_temp_register|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_datapath|the_temp_register|Equal0~2 .extended_lut = "off";
defparam \the_datapath|the_temp_register|Equal0~2 .lut_mask = 64'h4000000000000000;
defparam \the_datapath|the_temp_register|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y1_N20
dffeas \the_datapath|the_temp_register|zero (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\the_datapath|the_temp_register|Equal0~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_datapath|the_temp_register|zero~q ),
	.prn(vcc));
// synopsys translate_off
defparam \the_datapath|the_temp_register|zero .is_wysiwyg = "true";
defparam \the_datapath|the_temp_register|zero .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y1_N36
cyclonev_lcell_comb \the_control_fsm|Selector16~0 (
// Equation(s):
// \the_control_fsm|Selector16~0_combout  = ( \the_datapath|the_temp_register|zero~q  & ( \the_control_fsm|state.MOVR~q  ) ) # ( !\the_datapath|the_temp_register|zero~q  & ( (\the_control_fsm|state.MOVR_DELAY~q ) # (\the_control_fsm|state.MOVR~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\the_control_fsm|state.MOVR~q ),
	.datad(!\the_control_fsm|state.MOVR_DELAY~q ),
	.datae(gnd),
	.dataf(!\the_datapath|the_temp_register|zero~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_control_fsm|Selector16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_control_fsm|Selector16~0 .extended_lut = "off";
defparam \the_control_fsm|Selector16~0 .lut_mask = 64'h0FFF0FFF0F0F0F0F;
defparam \the_control_fsm|Selector16~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y1_N38
dffeas \the_control_fsm|state.MOVR_DELAY (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\the_control_fsm|Selector16~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_control_fsm|state.MOVR_DELAY~q ),
	.prn(vcc));
// synopsys translate_off
defparam \the_control_fsm|state.MOVR_DELAY .is_wysiwyg = "true";
defparam \the_control_fsm|state.MOVR_DELAY .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y1_N9
cyclonev_lcell_comb \the_control_fsm|state~58 (
// Equation(s):
// \the_control_fsm|state~58_combout  = ( \the_datapath|the_temp_register|zero~q  & ( (\KEY[0]~input_o  & \the_control_fsm|state.MOVR_DELAY~q ) ) )

	.dataa(!\KEY[0]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\the_control_fsm|state.MOVR_DELAY~q ),
	.datae(gnd),
	.dataf(!\the_datapath|the_temp_register|zero~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_control_fsm|state~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_control_fsm|state~58 .extended_lut = "off";
defparam \the_control_fsm|state~58 .lut_mask = 64'h0000000000550055;
defparam \the_control_fsm|state~58 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y1_N11
dffeas \the_control_fsm|state.MOVR_STAGE2 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\the_control_fsm|state~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_control_fsm|state.MOVR_STAGE2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \the_control_fsm|state.MOVR_STAGE2 .is_wysiwyg = "true";
defparam \the_control_fsm|state.MOVR_STAGE2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y1_N27
cyclonev_lcell_comb \the_control_fsm|load_temp_register~0 (
// Equation(s):
// \the_control_fsm|load_temp_register~0_combout  = ( \the_control_fsm|state.MOVR_STAGE2~q  ) # ( !\the_control_fsm|state.MOVR_STAGE2~q  & ( \the_control_fsm|state.MOVR~q  ) )

	.dataa(!\the_control_fsm|state.MOVR~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\the_control_fsm|state.MOVR_STAGE2~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_control_fsm|load_temp_register~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_control_fsm|load_temp_register~0 .extended_lut = "off";
defparam \the_control_fsm|load_temp_register~0 .lut_mask = 64'h5555FFFF5555FFFF;
defparam \the_control_fsm|load_temp_register~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y1_N28
dffeas \the_control_fsm|load_temp_register (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\the_control_fsm|load_temp_register~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_control_fsm|load_temp_register~q ),
	.prn(vcc));
// synopsys translate_off
defparam \the_control_fsm|load_temp_register .is_wysiwyg = "true";
defparam \the_control_fsm|load_temp_register .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y1_N54
cyclonev_lcell_comb \the_datapath|the_temp_register|Equal0~1 (
// Equation(s):
// \the_datapath|the_temp_register|Equal0~1_combout  = ( \the_datapath|the_temp_register|Add1~25_sumout  & ( (!\the_datapath|the_temp_register|Add0~29_sumout  & (!\the_control_fsm|decrement_temp_register~q  & !\the_datapath|the_temp_register|Add0~25_sumout 
// )) ) ) # ( !\the_datapath|the_temp_register|Add1~25_sumout  & ( (!\the_control_fsm|decrement_temp_register~q  & (!\the_datapath|the_temp_register|Add0~29_sumout  & ((!\the_datapath|the_temp_register|Add0~25_sumout )))) # 
// (\the_control_fsm|decrement_temp_register~q  & (((!\the_datapath|the_temp_register|Add1~29_sumout )))) ) )

	.dataa(!\the_datapath|the_temp_register|Add0~29_sumout ),
	.datab(!\the_control_fsm|decrement_temp_register~q ),
	.datac(!\the_datapath|the_temp_register|Add1~29_sumout ),
	.datad(!\the_datapath|the_temp_register|Add0~25_sumout ),
	.datae(gnd),
	.dataf(!\the_datapath|the_temp_register|Add1~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_datapath|the_temp_register|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_datapath|the_temp_register|Equal0~1 .extended_lut = "off";
defparam \the_datapath|the_temp_register|Equal0~1 .lut_mask = 64'hB830B83088008800;
defparam \the_datapath|the_temp_register|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y1_N24
cyclonev_lcell_comb \the_datapath|the_temp_register|always0~0 (
// Equation(s):
// \the_datapath|the_temp_register|always0~0_combout  = ( \the_datapath|the_temp_register|temp~0_combout  & ( \the_datapath|the_temp_register|temp~1_combout  & ( !\the_datapath|the_temp_register|Equal0~0_combout  ) ) ) # ( 
// !\the_datapath|the_temp_register|temp~0_combout  & ( \the_datapath|the_temp_register|temp~1_combout  & ( !\the_datapath|the_temp_register|Equal0~0_combout  ) ) ) # ( \the_datapath|the_temp_register|temp~0_combout  & ( 
// !\the_datapath|the_temp_register|temp~1_combout  & ( !\the_datapath|the_temp_register|Equal0~0_combout  ) ) ) # ( !\the_datapath|the_temp_register|temp~0_combout  & ( !\the_datapath|the_temp_register|temp~1_combout  & ( 
// (!\the_datapath|the_temp_register|Equal0~0_combout  & ((!\the_datapath|the_temp_register|Equal0~1_combout ) # ((\the_datapath|the_temp_register|temp~3_combout ) # (\the_datapath|the_temp_register|temp~2_combout )))) ) ) )

	.dataa(!\the_datapath|the_temp_register|Equal0~1_combout ),
	.datab(!\the_datapath|the_temp_register|temp~2_combout ),
	.datac(!\the_datapath|the_temp_register|Equal0~0_combout ),
	.datad(!\the_datapath|the_temp_register|temp~3_combout ),
	.datae(!\the_datapath|the_temp_register|temp~0_combout ),
	.dataf(!\the_datapath|the_temp_register|temp~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_datapath|the_temp_register|always0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_datapath|the_temp_register|always0~0 .extended_lut = "off";
defparam \the_datapath|the_temp_register|always0~0 .lut_mask = 64'hB0F0F0F0F0F0F0F0;
defparam \the_datapath|the_temp_register|always0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y1_N26
dffeas \the_datapath|the_temp_register|positive (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\the_datapath|the_temp_register|always0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_datapath|the_temp_register|positive~q ),
	.prn(vcc));
// synopsys translate_off
defparam \the_datapath|the_temp_register|positive .is_wysiwyg = "true";
defparam \the_datapath|the_temp_register|positive .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y1_N12
cyclonev_lcell_comb \the_control_fsm|Selector23~0 (
// Equation(s):
// \the_control_fsm|Selector23~0_combout  = ( \the_datapath|the_temp_register|negative~q  & ( (!\the_control_fsm|state.ADDI~q  & ((!\the_control_fsm|WideOr8~0_combout ) # (\the_datapath|the_temp_register|positive~q ))) ) ) # ( 
// !\the_datapath|the_temp_register|negative~q  & ( !\the_control_fsm|state.ADDI~q  ) )

	.dataa(gnd),
	.datab(!\the_control_fsm|WideOr8~0_combout ),
	.datac(!\the_datapath|the_temp_register|positive~q ),
	.datad(!\the_control_fsm|state.ADDI~q ),
	.datae(gnd),
	.dataf(!\the_datapath|the_temp_register|negative~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_control_fsm|Selector23~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_control_fsm|Selector23~0 .extended_lut = "off";
defparam \the_control_fsm|Selector23~0 .lut_mask = 64'hFF00FF00CF00CF00;
defparam \the_control_fsm|Selector23~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y2_N42
cyclonev_lcell_comb \the_control_fsm|Selector23~1 (
// Equation(s):
// \the_control_fsm|Selector23~1_combout  = ( \the_datapath|the_branch_logic|Equal0~1_combout  & ( (!\the_control_fsm|Selector23~0_combout ) # ((\the_control_fsm|state.BRZ~q ) # (\the_control_fsm|state.BR~q )) ) ) # ( 
// !\the_datapath|the_branch_logic|Equal0~1_combout  & ( (!\the_control_fsm|Selector23~0_combout ) # (\the_control_fsm|state.BR~q ) ) )

	.dataa(gnd),
	.datab(!\the_control_fsm|Selector23~0_combout ),
	.datac(!\the_control_fsm|state.BR~q ),
	.datad(!\the_control_fsm|state.BRZ~q ),
	.datae(gnd),
	.dataf(!\the_datapath|the_branch_logic|Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_control_fsm|Selector23~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_control_fsm|Selector23~1 .extended_lut = "off";
defparam \the_control_fsm|Selector23~1 .lut_mask = 64'hCFCFCFCFCFFFCFFF;
defparam \the_control_fsm|Selector23~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y2_N43
dffeas \the_control_fsm|alu_add_sub (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\the_control_fsm|Selector23~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_control_fsm|alu_add_sub~q ),
	.prn(vcc));
// synopsys translate_off
defparam \the_control_fsm|alu_add_sub .is_wysiwyg = "true";
defparam \the_control_fsm|alu_add_sub .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y2_N6
cyclonev_lcell_comb \the_datapath|the_result_mux|result[5]~5 (
// Equation(s):
// \the_datapath|the_result_mux|result[5]~5_combout  = ( \the_datapath|the_alu|Add0~21_sumout  & ( \the_datapath|the_op2_mux|Mux6~1_combout  & ( (!\the_control_fsm|result_mux_select~DUPLICATE_q  & ((!\the_control_fsm|alu_set_low~q ) # 
// (\the_datapath|the_op1_mux|Mux2~0_combout ))) ) ) ) # ( !\the_datapath|the_alu|Add0~21_sumout  & ( \the_datapath|the_op2_mux|Mux6~1_combout  & ( (!\the_control_fsm|result_mux_select~DUPLICATE_q  & ((!\the_control_fsm|alu_set_low~q  & 
// ((\the_control_fsm|alu_set_high~q ))) # (\the_control_fsm|alu_set_low~q  & (\the_datapath|the_op1_mux|Mux2~0_combout )))) ) ) ) # ( \the_datapath|the_alu|Add0~21_sumout  & ( !\the_datapath|the_op2_mux|Mux6~1_combout  & ( 
// (!\the_control_fsm|result_mux_select~DUPLICATE_q  & ((!\the_control_fsm|alu_set_low~q  & ((!\the_control_fsm|alu_set_high~q ))) # (\the_control_fsm|alu_set_low~q  & (\the_datapath|the_op1_mux|Mux2~0_combout )))) ) ) ) # ( 
// !\the_datapath|the_alu|Add0~21_sumout  & ( !\the_datapath|the_op2_mux|Mux6~1_combout  & ( (\the_datapath|the_op1_mux|Mux2~0_combout  & (!\the_control_fsm|result_mux_select~DUPLICATE_q  & \the_control_fsm|alu_set_low~q )) ) ) )

	.dataa(!\the_datapath|the_op1_mux|Mux2~0_combout ),
	.datab(!\the_control_fsm|result_mux_select~DUPLICATE_q ),
	.datac(!\the_control_fsm|alu_set_low~q ),
	.datad(!\the_control_fsm|alu_set_high~q ),
	.datae(!\the_datapath|the_alu|Add0~21_sumout ),
	.dataf(!\the_datapath|the_op2_mux|Mux6~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_datapath|the_result_mux|result[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_datapath|the_result_mux|result[5]~5 .extended_lut = "off";
defparam \the_datapath|the_result_mux|result[5]~5 .lut_mask = 64'h0404C40404C4C4C4;
defparam \the_datapath|the_result_mux|result[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y1_N40
dffeas \the_datapath|the_regfile|reg2[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\the_datapath|the_result_mux|result[5]~5_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\the_datapath|the_regfile|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_datapath|the_regfile|reg2 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \the_datapath|the_regfile|reg2[5] .is_wysiwyg = "true";
defparam \the_datapath|the_regfile|reg2[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y3_N6
cyclonev_lcell_comb \the_datapath|the_op1_mux|Mux2~0 (
// Equation(s):
// \the_datapath|the_op1_mux|Mux2~0_combout  = ( \the_control_fsm|op1_mux_select [1] & ( \the_datapath|the_regfile|selected0 [5] & ( (!\the_control_fsm|op1_mux_select[0]~DUPLICATE_q  & ((\the_datapath|the_regfile|reg0 [5]))) # 
// (\the_control_fsm|op1_mux_select[0]~DUPLICATE_q  & (\the_datapath|the_regfile|reg2 [5])) ) ) ) # ( !\the_control_fsm|op1_mux_select [1] & ( \the_datapath|the_regfile|selected0 [5] & ( (\the_datapath|the_pc|pc [5]) # 
// (\the_control_fsm|op1_mux_select[0]~DUPLICATE_q ) ) ) ) # ( \the_control_fsm|op1_mux_select [1] & ( !\the_datapath|the_regfile|selected0 [5] & ( (!\the_control_fsm|op1_mux_select[0]~DUPLICATE_q  & ((\the_datapath|the_regfile|reg0 [5]))) # 
// (\the_control_fsm|op1_mux_select[0]~DUPLICATE_q  & (\the_datapath|the_regfile|reg2 [5])) ) ) ) # ( !\the_control_fsm|op1_mux_select [1] & ( !\the_datapath|the_regfile|selected0 [5] & ( (!\the_control_fsm|op1_mux_select[0]~DUPLICATE_q  & 
// \the_datapath|the_pc|pc [5]) ) ) )

	.dataa(!\the_datapath|the_regfile|reg2 [5]),
	.datab(!\the_control_fsm|op1_mux_select[0]~DUPLICATE_q ),
	.datac(!\the_datapath|the_regfile|reg0 [5]),
	.datad(!\the_datapath|the_pc|pc [5]),
	.datae(!\the_control_fsm|op1_mux_select [1]),
	.dataf(!\the_datapath|the_regfile|selected0 [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_datapath|the_op1_mux|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_datapath|the_op1_mux|Mux2~0 .extended_lut = "off";
defparam \the_datapath|the_op1_mux|Mux2~0 .lut_mask = 64'h00CC1D1D33FF1D1D;
defparam \the_datapath|the_op1_mux|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y3_N24
cyclonev_lcell_comb \the_datapath|the_alu|result[5]~5 (
// Equation(s):
// \the_datapath|the_alu|result[5]~5_combout  = ( \the_datapath|the_op2_mux|Mux6~1_combout  & ( \the_datapath|the_alu|Add0~21_sumout  & ( (!\the_control_fsm|alu_set_low~q ) # (\the_datapath|the_op1_mux|Mux2~0_combout ) ) ) ) # ( 
// !\the_datapath|the_op2_mux|Mux6~1_combout  & ( \the_datapath|the_alu|Add0~21_sumout  & ( (!\the_control_fsm|alu_set_low~q  & ((!\the_control_fsm|alu_set_high~q ))) # (\the_control_fsm|alu_set_low~q  & (\the_datapath|the_op1_mux|Mux2~0_combout )) ) ) ) # ( 
// \the_datapath|the_op2_mux|Mux6~1_combout  & ( !\the_datapath|the_alu|Add0~21_sumout  & ( (!\the_control_fsm|alu_set_low~q  & ((\the_control_fsm|alu_set_high~q ))) # (\the_control_fsm|alu_set_low~q  & (\the_datapath|the_op1_mux|Mux2~0_combout )) ) ) ) # ( 
// !\the_datapath|the_op2_mux|Mux6~1_combout  & ( !\the_datapath|the_alu|Add0~21_sumout  & ( (\the_datapath|the_op1_mux|Mux2~0_combout  & \the_control_fsm|alu_set_low~q ) ) ) )

	.dataa(!\the_datapath|the_op1_mux|Mux2~0_combout ),
	.datab(!\the_control_fsm|alu_set_high~q ),
	.datac(!\the_control_fsm|alu_set_low~q ),
	.datad(gnd),
	.datae(!\the_datapath|the_op2_mux|Mux6~1_combout ),
	.dataf(!\the_datapath|the_alu|Add0~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_datapath|the_alu|result[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_datapath|the_alu|result[5]~5 .extended_lut = "off";
defparam \the_datapath|the_alu|result[5]~5 .lut_mask = 64'h05053535C5C5F5F5;
defparam \the_datapath|the_alu|result[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y3_N17
dffeas \the_datapath|the_pc|pc[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\the_datapath|the_pc|Add0~21_sumout ),
	.asdata(\the_datapath|the_alu|result[5]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(\the_control_fsm|commit_branch~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_datapath|the_pc|pc [5]),
	.prn(vcc));
// synopsys translate_off
defparam \the_datapath|the_pc|pc[5] .is_wysiwyg = "true";
defparam \the_datapath|the_pc|pc[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y1_N45
cyclonev_lcell_comb \the_datapath|the_decoder|Equal10~0 (
// Equation(s):
// \the_datapath|the_decoder|Equal10~0_combout  = ( \the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [3] & ( !\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [2] & ( 
// (\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [6] & (!\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [4] & (\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [7] & 
// !\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [5]))) ) ) )

	.dataa(!\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [6]),
	.datab(!\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [4]),
	.datac(!\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [7]),
	.datad(!\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [5]),
	.datae(!\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [3]),
	.dataf(!\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_datapath|the_decoder|Equal10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_datapath|the_decoder|Equal10~0 .extended_lut = "off";
defparam \the_datapath|the_decoder|Equal10~0 .lut_mask = 64'h0000040000000000;
defparam \the_datapath|the_decoder|Equal10~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y1_N6
cyclonev_lcell_comb \the_control_fsm|state~59 (
// Equation(s):
// \the_control_fsm|state~59_combout  = ( !\the_control_fsm|state~52_combout  & ( (\KEY[0]~input_o  & (\the_datapath|the_decoder|Equal10~0_combout  & (\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [6] & 
// \the_control_fsm|state.DECODE~q ))) ) )

	.dataa(!\KEY[0]~input_o ),
	.datab(!\the_datapath|the_decoder|Equal10~0_combout ),
	.datac(!\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [6]),
	.datad(!\the_control_fsm|state.DECODE~q ),
	.datae(gnd),
	.dataf(!\the_control_fsm|state~52_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_control_fsm|state~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_control_fsm|state~59 .extended_lut = "off";
defparam \the_control_fsm|state~59 .lut_mask = 64'h0001000100000000;
defparam \the_control_fsm|state~59 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y1_N8
dffeas \the_control_fsm|state.MOVRHS (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\the_control_fsm|state~59_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_control_fsm|state.MOVRHS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \the_control_fsm|state.MOVRHS .is_wysiwyg = "true";
defparam \the_control_fsm|state.MOVRHS .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y1_N30
cyclonev_lcell_comb \the_control_fsm|Selector18~0 (
// Equation(s):
// \the_control_fsm|Selector18~0_combout  = ((!\the_datapath|the_temp_register|zero~q  & \the_control_fsm|state.MOVRHS_DELAY~q )) # (\the_control_fsm|state.MOVRHS~q )

	.dataa(gnd),
	.datab(!\the_control_fsm|state.MOVRHS~q ),
	.datac(!\the_datapath|the_temp_register|zero~q ),
	.datad(!\the_control_fsm|state.MOVRHS_DELAY~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_control_fsm|Selector18~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_control_fsm|Selector18~0 .extended_lut = "off";
defparam \the_control_fsm|Selector18~0 .lut_mask = 64'h33F333F333F333F3;
defparam \the_control_fsm|Selector18~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y1_N32
dffeas \the_control_fsm|state.MOVRHS_DELAY (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\the_control_fsm|Selector18~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_control_fsm|state.MOVRHS_DELAY~q ),
	.prn(vcc));
// synopsys translate_off
defparam \the_control_fsm|state.MOVRHS_DELAY .is_wysiwyg = "true";
defparam \the_control_fsm|state.MOVRHS_DELAY .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y1_N45
cyclonev_lcell_comb \the_control_fsm|WideOr8~0 (
// Equation(s):
// \the_control_fsm|WideOr8~0_combout  = (\the_control_fsm|state.MOVR_DELAY~q ) # (\the_control_fsm|state.MOVRHS_DELAY~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\the_control_fsm|state.MOVRHS_DELAY~q ),
	.datad(!\the_control_fsm|state.MOVR_DELAY~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_control_fsm|WideOr8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_control_fsm|WideOr8~0 .extended_lut = "off";
defparam \the_control_fsm|WideOr8~0 .lut_mask = 64'h0FFF0FFF0FFF0FFF;
defparam \the_control_fsm|WideOr8~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y1_N21
cyclonev_lcell_comb \the_control_fsm|op2_mux_select[1]~feeder (
// Equation(s):
// \the_control_fsm|op2_mux_select[1]~feeder_combout  = ( \the_control_fsm|WideOr8~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\the_control_fsm|WideOr8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_control_fsm|op2_mux_select[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_control_fsm|op2_mux_select[1]~feeder .extended_lut = "off";
defparam \the_control_fsm|op2_mux_select[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \the_control_fsm|op2_mux_select[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y1_N22
dffeas \the_control_fsm|op2_mux_select[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\the_control_fsm|op2_mux_select[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_control_fsm|op2_mux_select [1]),
	.prn(vcc));
// synopsys translate_off
defparam \the_control_fsm|op2_mux_select[1] .is_wysiwyg = "true";
defparam \the_control_fsm|op2_mux_select[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y2_N3
cyclonev_lcell_comb \the_datapath|the_op2_mux|Mux5~1 (
// Equation(s):
// \the_datapath|the_op2_mux|Mux5~1_combout  = ( \the_datapath|the_op2_mux|Mux5~0_combout  & ( !\the_control_fsm|op2_mux_select [1] ) )

	.dataa(!\the_control_fsm|op2_mux_select [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\the_datapath|the_op2_mux|Mux5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_datapath|the_op2_mux|Mux5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_datapath|the_op2_mux|Mux5~1 .extended_lut = "off";
defparam \the_datapath|the_op2_mux|Mux5~1 .lut_mask = 64'h00000000AAAAAAAA;
defparam \the_datapath|the_op2_mux|Mux5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y2_N30
cyclonev_lcell_comb \the_datapath|the_result_mux|result[2]~2 (
// Equation(s):
// \the_datapath|the_result_mux|result[2]~2_combout  = ( \the_datapath|the_op2_mux|Mux5~1_combout  & ( \the_datapath|the_alu|Add0~9_sumout  & ( (!\the_control_fsm|result_mux_select~DUPLICATE_q  & ((!\the_control_fsm|alu_set_high~q ) # 
// ((\the_datapath|the_op1_mux|Mux5~0_combout ) # (\the_control_fsm|alu_set_low~q )))) ) ) ) # ( !\the_datapath|the_op2_mux|Mux5~1_combout  & ( \the_datapath|the_alu|Add0~9_sumout  & ( (!\the_control_fsm|result_mux_select~DUPLICATE_q  & 
// (!\the_control_fsm|alu_set_low~q  & ((!\the_control_fsm|alu_set_high~q ) # (\the_datapath|the_op1_mux|Mux5~0_combout )))) ) ) ) # ( \the_datapath|the_op2_mux|Mux5~1_combout  & ( !\the_datapath|the_alu|Add0~9_sumout  & ( 
// (!\the_control_fsm|result_mux_select~DUPLICATE_q  & (((\the_control_fsm|alu_set_high~q  & \the_datapath|the_op1_mux|Mux5~0_combout )) # (\the_control_fsm|alu_set_low~q ))) ) ) ) # ( !\the_datapath|the_op2_mux|Mux5~1_combout  & ( 
// !\the_datapath|the_alu|Add0~9_sumout  & ( (\the_control_fsm|alu_set_high~q  & (!\the_control_fsm|result_mux_select~DUPLICATE_q  & (!\the_control_fsm|alu_set_low~q  & \the_datapath|the_op1_mux|Mux5~0_combout ))) ) ) )

	.dataa(!\the_control_fsm|alu_set_high~q ),
	.datab(!\the_control_fsm|result_mux_select~DUPLICATE_q ),
	.datac(!\the_control_fsm|alu_set_low~q ),
	.datad(!\the_datapath|the_op1_mux|Mux5~0_combout ),
	.datae(!\the_datapath|the_op2_mux|Mux5~1_combout ),
	.dataf(!\the_datapath|the_alu|Add0~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_datapath|the_result_mux|result[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_datapath|the_result_mux|result[2]~2 .extended_lut = "off";
defparam \the_datapath|the_result_mux|result[2]~2 .lut_mask = 64'h00400C4C80C08CCC;
defparam \the_datapath|the_result_mux|result[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y1_N13
dffeas \the_datapath|the_regfile|reg0[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\the_datapath|the_result_mux|result[2]~2_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\the_datapath|the_regfile|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_datapath|the_regfile|reg0 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \the_datapath|the_regfile|reg0[2] .is_wysiwyg = "true";
defparam \the_datapath|the_regfile|reg0[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y2_N57
cyclonev_lcell_comb \the_datapath|the_branch_logic|Equal0~0 (
// Equation(s):
// \the_datapath|the_branch_logic|Equal0~0_combout  = ( !\the_datapath|the_regfile|reg0 [4] & ( !\the_datapath|the_regfile|reg0 [5] & ( (!\the_datapath|the_regfile|reg0 [6] & !\the_datapath|the_regfile|reg0 [7]) ) ) )

	.dataa(gnd),
	.datab(!\the_datapath|the_regfile|reg0 [6]),
	.datac(!\the_datapath|the_regfile|reg0 [7]),
	.datad(gnd),
	.datae(!\the_datapath|the_regfile|reg0 [4]),
	.dataf(!\the_datapath|the_regfile|reg0 [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_datapath|the_branch_logic|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_datapath|the_branch_logic|Equal0~0 .extended_lut = "off";
defparam \the_datapath|the_branch_logic|Equal0~0 .lut_mask = 64'hC0C0000000000000;
defparam \the_datapath|the_branch_logic|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y2_N24
cyclonev_lcell_comb \the_datapath|the_branch_logic|Equal0~1 (
// Equation(s):
// \the_datapath|the_branch_logic|Equal0~1_combout  = ( !\the_datapath|the_regfile|reg0 [0] & ( !\the_datapath|the_regfile|reg0 [3] & ( (!\the_datapath|the_regfile|reg0 [2] & (\the_datapath|the_branch_logic|Equal0~0_combout  & !\the_datapath|the_regfile|reg0 
// [1])) ) ) )

	.dataa(!\the_datapath|the_regfile|reg0 [2]),
	.datab(!\the_datapath|the_branch_logic|Equal0~0_combout ),
	.datac(!\the_datapath|the_regfile|reg0 [1]),
	.datad(gnd),
	.datae(!\the_datapath|the_regfile|reg0 [0]),
	.dataf(!\the_datapath|the_regfile|reg0 [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_datapath|the_branch_logic|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_datapath|the_branch_logic|Equal0~1 .extended_lut = "off";
defparam \the_datapath|the_branch_logic|Equal0~1 .lut_mask = 64'h2020000000000000;
defparam \the_datapath|the_branch_logic|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y1_N15
cyclonev_lcell_comb \the_control_fsm|Selector20~0 (
// Equation(s):
// \the_control_fsm|Selector20~0_combout  = ( !\the_control_fsm|state.SUBI~q  & ( !\the_control_fsm|state.MOVR_DELAY~q  & ( (!\the_control_fsm|WideOr17~0_combout  & !\the_control_fsm|state.ADDI~q ) ) ) )

	.dataa(!\the_control_fsm|WideOr17~0_combout ),
	.datab(!\the_control_fsm|state.ADDI~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\the_control_fsm|state.SUBI~q ),
	.dataf(!\the_control_fsm|state.MOVR_DELAY~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_control_fsm|Selector20~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_control_fsm|Selector20~0 .extended_lut = "off";
defparam \the_control_fsm|Selector20~0 .lut_mask = 64'h8888000000000000;
defparam \the_control_fsm|Selector20~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y2_N15
cyclonev_lcell_comb \the_control_fsm|Selector20~1 (
// Equation(s):
// \the_control_fsm|Selector20~1_combout  = ( \the_control_fsm|Selector20~0_combout  & ( ((\the_datapath|the_branch_logic|Equal0~1_combout  & \the_control_fsm|state.BRZ~q )) # (\the_control_fsm|state.BR~q ) ) ) # ( !\the_control_fsm|Selector20~0_combout  )

	.dataa(!\the_datapath|the_branch_logic|Equal0~1_combout ),
	.datab(!\the_control_fsm|state.BRZ~q ),
	.datac(!\the_control_fsm|state.BR~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\the_control_fsm|Selector20~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_control_fsm|Selector20~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_control_fsm|Selector20~1 .extended_lut = "off";
defparam \the_control_fsm|Selector20~1 .lut_mask = 64'hFFFFFFFF1F1F1F1F;
defparam \the_control_fsm|Selector20~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y2_N17
dffeas \the_control_fsm|op2_mux_select[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\the_control_fsm|Selector20~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_control_fsm|op2_mux_select [0]),
	.prn(vcc));
// synopsys translate_off
defparam \the_control_fsm|op2_mux_select[0] .is_wysiwyg = "true";
defparam \the_control_fsm|op2_mux_select[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y1_N48
cyclonev_lcell_comb \the_datapath|the_op2_mux|Mux7~1 (
// Equation(s):
// \the_datapath|the_op2_mux|Mux7~1_combout  = ( \the_control_fsm|op2_mux_select [1] & ( !\the_control_fsm|op2_mux_select [0] ) ) # ( !\the_control_fsm|op2_mux_select [1] & ( \the_datapath|the_op2_mux|Mux7~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\the_control_fsm|op2_mux_select [0]),
	.datad(!\the_datapath|the_op2_mux|Mux7~0_combout ),
	.datae(gnd),
	.dataf(!\the_control_fsm|op2_mux_select [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_datapath|the_op2_mux|Mux7~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_datapath|the_op2_mux|Mux7~1 .extended_lut = "off";
defparam \the_datapath|the_op2_mux|Mux7~1 .lut_mask = 64'h00FF00FFF0F0F0F0;
defparam \the_datapath|the_op2_mux|Mux7~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y1_N0
cyclonev_lcell_comb \the_datapath|the_result_mux|result[4]~4 (
// Equation(s):
// \the_datapath|the_result_mux|result[4]~4_combout  = ( \the_datapath|the_op1_mux|Mux3~0_combout  & ( \the_datapath|the_alu|Add0~17_sumout  & ( (!\the_control_fsm|result_mux_select~q  & (((!\the_control_fsm|alu_set_high~q ) # 
// (\the_datapath|the_op2_mux|Mux7~1_combout )) # (\the_control_fsm|alu_set_low~q ))) ) ) ) # ( !\the_datapath|the_op1_mux|Mux3~0_combout  & ( \the_datapath|the_alu|Add0~17_sumout  & ( (!\the_control_fsm|alu_set_low~q  & 
// (!\the_control_fsm|result_mux_select~q  & ((!\the_control_fsm|alu_set_high~q ) # (\the_datapath|the_op2_mux|Mux7~1_combout )))) ) ) ) # ( \the_datapath|the_op1_mux|Mux3~0_combout  & ( !\the_datapath|the_alu|Add0~17_sumout  & ( 
// (!\the_control_fsm|result_mux_select~q  & (((\the_datapath|the_op2_mux|Mux7~1_combout  & \the_control_fsm|alu_set_high~q )) # (\the_control_fsm|alu_set_low~q ))) ) ) ) # ( !\the_datapath|the_op1_mux|Mux3~0_combout  & ( 
// !\the_datapath|the_alu|Add0~17_sumout  & ( (!\the_control_fsm|alu_set_low~q  & (!\the_control_fsm|result_mux_select~q  & (\the_datapath|the_op2_mux|Mux7~1_combout  & \the_control_fsm|alu_set_high~q ))) ) ) )

	.dataa(!\the_control_fsm|alu_set_low~q ),
	.datab(!\the_control_fsm|result_mux_select~q ),
	.datac(!\the_datapath|the_op2_mux|Mux7~1_combout ),
	.datad(!\the_control_fsm|alu_set_high~q ),
	.datae(!\the_datapath|the_op1_mux|Mux3~0_combout ),
	.dataf(!\the_datapath|the_alu|Add0~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_datapath|the_result_mux|result[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_datapath|the_result_mux|result[4]~4 .extended_lut = "off";
defparam \the_datapath|the_result_mux|result[4]~4 .lut_mask = 64'h0008444C8808CC4C;
defparam \the_datapath|the_result_mux|result[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y1_N50
dffeas \the_datapath|the_regfile|reg0[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\the_datapath|the_result_mux|result[4]~4_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\the_datapath|the_regfile|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_datapath|the_regfile|reg0 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \the_datapath|the_regfile|reg0[4] .is_wysiwyg = "true";
defparam \the_datapath|the_regfile|reg0[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y1_N24
cyclonev_lcell_comb \the_datapath|the_regfile|Mux3~0 (
// Equation(s):
// \the_datapath|the_regfile|Mux3~0_combout  = ( \the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [0] & ( \the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [1] & ( \the_datapath|the_regfile|reg3 [4] ) ) ) # ( 
// !\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [0] & ( \the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [1] & ( \the_datapath|the_regfile|reg2 [4] ) ) ) # ( 
// \the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [0] & ( !\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [1] & ( \the_datapath|the_regfile|reg1 [4] ) ) ) # ( 
// !\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [0] & ( !\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [1] & ( \the_datapath|the_regfile|reg0 [4] ) ) )

	.dataa(!\the_datapath|the_regfile|reg0 [4]),
	.datab(!\the_datapath|the_regfile|reg3 [4]),
	.datac(!\the_datapath|the_regfile|reg2 [4]),
	.datad(!\the_datapath|the_regfile|reg1 [4]),
	.datae(!\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [0]),
	.dataf(!\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_datapath|the_regfile|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_datapath|the_regfile|Mux3~0 .extended_lut = "off";
defparam \the_datapath|the_regfile|Mux3~0 .lut_mask = 64'h555500FF0F0F3333;
defparam \the_datapath|the_regfile|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y1_N25
dffeas \the_datapath|the_regfile|selected0[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\the_datapath|the_regfile|Mux3~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_datapath|the_regfile|selected0 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \the_datapath|the_regfile|selected0[4] .is_wysiwyg = "true";
defparam \the_datapath|the_regfile|selected0[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y1_N15
cyclonev_lcell_comb \the_datapath|the_op1_mux|Mux3~0 (
// Equation(s):
// \the_datapath|the_op1_mux|Mux3~0_combout  = ( \the_datapath|the_regfile|reg0 [4] & ( \the_datapath|the_regfile|reg2 [4] & ( ((!\the_control_fsm|op1_mux_select [0] & ((\the_datapath|the_pc|pc [4]))) # (\the_control_fsm|op1_mux_select [0] & 
// (\the_datapath|the_regfile|selected0 [4]))) # (\the_control_fsm|op1_mux_select[1]~DUPLICATE_q ) ) ) ) # ( !\the_datapath|the_regfile|reg0 [4] & ( \the_datapath|the_regfile|reg2 [4] & ( (!\the_control_fsm|op1_mux_select [0] & 
// (!\the_control_fsm|op1_mux_select[1]~DUPLICATE_q  & ((\the_datapath|the_pc|pc [4])))) # (\the_control_fsm|op1_mux_select [0] & (((\the_datapath|the_regfile|selected0 [4])) # (\the_control_fsm|op1_mux_select[1]~DUPLICATE_q ))) ) ) ) # ( 
// \the_datapath|the_regfile|reg0 [4] & ( !\the_datapath|the_regfile|reg2 [4] & ( (!\the_control_fsm|op1_mux_select [0] & (((\the_datapath|the_pc|pc [4])) # (\the_control_fsm|op1_mux_select[1]~DUPLICATE_q ))) # (\the_control_fsm|op1_mux_select [0] & 
// (!\the_control_fsm|op1_mux_select[1]~DUPLICATE_q  & (\the_datapath|the_regfile|selected0 [4]))) ) ) ) # ( !\the_datapath|the_regfile|reg0 [4] & ( !\the_datapath|the_regfile|reg2 [4] & ( (!\the_control_fsm|op1_mux_select[1]~DUPLICATE_q  & 
// ((!\the_control_fsm|op1_mux_select [0] & ((\the_datapath|the_pc|pc [4]))) # (\the_control_fsm|op1_mux_select [0] & (\the_datapath|the_regfile|selected0 [4])))) ) ) )

	.dataa(!\the_control_fsm|op1_mux_select [0]),
	.datab(!\the_control_fsm|op1_mux_select[1]~DUPLICATE_q ),
	.datac(!\the_datapath|the_regfile|selected0 [4]),
	.datad(!\the_datapath|the_pc|pc [4]),
	.datae(!\the_datapath|the_regfile|reg0 [4]),
	.dataf(!\the_datapath|the_regfile|reg2 [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_datapath|the_op1_mux|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_datapath|the_op1_mux|Mux3~0 .extended_lut = "off";
defparam \the_datapath|the_op1_mux|Mux3~0 .lut_mask = 64'h048C26AE159D37BF;
defparam \the_datapath|the_op1_mux|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y3_N30
cyclonev_lcell_comb \the_datapath|the_alu|result[4]~4 (
// Equation(s):
// \the_datapath|the_alu|result[4]~4_combout  = ( \the_datapath|the_alu|Add0~17_sumout  & ( (!\the_control_fsm|alu_set_low~q  & ((!\the_control_fsm|alu_set_high~q ) # ((\the_datapath|the_op2_mux|Mux7~1_combout )))) # (\the_control_fsm|alu_set_low~q  & 
// (((\the_datapath|the_op1_mux|Mux3~0_combout )))) ) ) # ( !\the_datapath|the_alu|Add0~17_sumout  & ( (!\the_control_fsm|alu_set_low~q  & (\the_control_fsm|alu_set_high~q  & ((\the_datapath|the_op2_mux|Mux7~1_combout )))) # (\the_control_fsm|alu_set_low~q  
// & (((\the_datapath|the_op1_mux|Mux3~0_combout )))) ) )

	.dataa(!\the_control_fsm|alu_set_low~q ),
	.datab(!\the_control_fsm|alu_set_high~q ),
	.datac(!\the_datapath|the_op1_mux|Mux3~0_combout ),
	.datad(!\the_datapath|the_op2_mux|Mux7~1_combout ),
	.datae(gnd),
	.dataf(!\the_datapath|the_alu|Add0~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_datapath|the_alu|result[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_datapath|the_alu|result[4]~4 .extended_lut = "off";
defparam \the_datapath|the_alu|result[4]~4 .lut_mask = 64'h052705278DAF8DAF;
defparam \the_datapath|the_alu|result[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y3_N14
dffeas \the_datapath|the_pc|pc[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\the_datapath|the_pc|Add0~17_sumout ),
	.asdata(\the_datapath|the_alu|result[4]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(\the_control_fsm|commit_branch~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_datapath|the_pc|pc [4]),
	.prn(vcc));
// synopsys translate_off
defparam \the_datapath|the_pc|pc[4] .is_wysiwyg = "true";
defparam \the_datapath|the_pc|pc[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y1_N24
cyclonev_lcell_comb \the_control_fsm|state~52 (
// Equation(s):
// \the_control_fsm|state~52_combout  = ( \the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [4] & ( \the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [2] & ( 
// (\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [6] & (\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [7] & ((!\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [5]) # 
// (!\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [3])))) ) ) ) # ( !\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [4] & ( \the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [2] 
// & ( (\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [6] & (((\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [3] & \the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [7])) # 
// (\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [5]))) ) ) ) # ( \the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [4] & ( !\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [2] & 
// ( (\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [6] & \the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [7]) ) ) ) # ( !\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [4] & ( 
// !\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [2] & ( (\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [5] & (\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [6] & 
// ((\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [7]) # (\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [3])))) ) ) )

	.dataa(!\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [5]),
	.datab(!\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [3]),
	.datac(!\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [6]),
	.datad(!\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [7]),
	.datae(!\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [4]),
	.dataf(!\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_control_fsm|state~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_control_fsm|state~52 .extended_lut = "off";
defparam \the_control_fsm|state~52 .lut_mask = 64'h0105000F0507000E;
defparam \the_control_fsm|state~52 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y1_N48
cyclonev_lcell_comb \the_datapath|the_decoder|Equal6~0 (
// Equation(s):
// \the_datapath|the_decoder|Equal6~0_combout  = ( \the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [5] & ( !\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [7] & ( 
// (!\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [2] & (!\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [3] & (\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [6] & 
// !\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [4]))) ) ) )

	.dataa(!\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [2]),
	.datab(!\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [3]),
	.datac(!\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [6]),
	.datad(!\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [4]),
	.datae(!\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [5]),
	.dataf(!\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_datapath|the_decoder|Equal6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_datapath|the_decoder|Equal6~0 .extended_lut = "off";
defparam \the_datapath|the_decoder|Equal6~0 .lut_mask = 64'h0000080000000000;
defparam \the_datapath|the_decoder|Equal6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y1_N36
cyclonev_lcell_comb \the_control_fsm|state~55 (
// Equation(s):
// \the_control_fsm|state~55_combout  = ( \the_datapath|the_decoder|Equal6~0_combout  & ( (\KEY[0]~input_o  & (!\the_control_fsm|state~52_combout  & \the_control_fsm|state.DECODE~q )) ) )

	.dataa(!\KEY[0]~input_o ),
	.datab(!\the_control_fsm|state~52_combout ),
	.datac(!\the_control_fsm|state.DECODE~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\the_datapath|the_decoder|Equal6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_control_fsm|state~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_control_fsm|state~55 .extended_lut = "off";
defparam \the_control_fsm|state~55 .lut_mask = 64'h0000000004040404;
defparam \the_control_fsm|state~55 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y1_N38
dffeas \the_control_fsm|state.CLR (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\the_control_fsm|state~55_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_control_fsm|state.CLR~q ),
	.prn(vcc));
// synopsys translate_off
defparam \the_control_fsm|state.CLR .is_wysiwyg = "true";
defparam \the_control_fsm|state.CLR .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y1_N5
dffeas \the_control_fsm|result_mux_select~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\the_control_fsm|state.CLR~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_control_fsm|result_mux_select~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \the_control_fsm|result_mux_select~DUPLICATE .is_wysiwyg = "true";
defparam \the_control_fsm|result_mux_select~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y2_N6
cyclonev_lcell_comb \the_datapath|the_result_mux|result[3]~3 (
// Equation(s):
// \the_datapath|the_result_mux|result[3]~3_combout  = ( \the_datapath|the_op1_mux|Mux4~0_combout  & ( \the_datapath|the_op2_mux|Mux4~0_combout  & ( (!\the_control_fsm|result_mux_select~DUPLICATE_q  & (((\the_datapath|the_alu|Add0~13_sumout ) # 
// (\the_control_fsm|alu_set_high~q )) # (\the_control_fsm|alu_set_low~q ))) ) ) ) # ( !\the_datapath|the_op1_mux|Mux4~0_combout  & ( \the_datapath|the_op2_mux|Mux4~0_combout  & ( (!\the_control_fsm|result_mux_select~DUPLICATE_q  & 
// (((!\the_control_fsm|alu_set_high~q  & \the_datapath|the_alu|Add0~13_sumout )) # (\the_control_fsm|alu_set_low~q ))) ) ) ) # ( \the_datapath|the_op1_mux|Mux4~0_combout  & ( !\the_datapath|the_op2_mux|Mux4~0_combout  & ( (!\the_control_fsm|alu_set_low~q  & 
// (!\the_control_fsm|result_mux_select~DUPLICATE_q  & ((\the_datapath|the_alu|Add0~13_sumout ) # (\the_control_fsm|alu_set_high~q )))) ) ) ) # ( !\the_datapath|the_op1_mux|Mux4~0_combout  & ( !\the_datapath|the_op2_mux|Mux4~0_combout  & ( 
// (!\the_control_fsm|alu_set_low~q  & (!\the_control_fsm|result_mux_select~DUPLICATE_q  & (!\the_control_fsm|alu_set_high~q  & \the_datapath|the_alu|Add0~13_sumout ))) ) ) )

	.dataa(!\the_control_fsm|alu_set_low~q ),
	.datab(!\the_control_fsm|result_mux_select~DUPLICATE_q ),
	.datac(!\the_control_fsm|alu_set_high~q ),
	.datad(!\the_datapath|the_alu|Add0~13_sumout ),
	.datae(!\the_datapath|the_op1_mux|Mux4~0_combout ),
	.dataf(!\the_datapath|the_op2_mux|Mux4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_datapath|the_result_mux|result[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_datapath|the_result_mux|result[3]~3 .extended_lut = "off";
defparam \the_datapath|the_result_mux|result[3]~3 .lut_mask = 64'h0080088844C44CCC;
defparam \the_datapath|the_result_mux|result[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y2_N41
dffeas \the_datapath|the_regfile|reg3[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\the_datapath|the_result_mux|result[3]~3_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\the_datapath|the_regfile|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_datapath|the_regfile|reg3 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \the_datapath|the_regfile|reg3[3] .is_wysiwyg = "true";
defparam \the_datapath|the_regfile|reg3[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y2_N27
cyclonev_lcell_comb \the_datapath|the_regfile|Mux4~0 (
// Equation(s):
// \the_datapath|the_regfile|Mux4~0_combout  = ( \the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [0] & ( \the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [1] & ( \the_datapath|the_regfile|reg3 [3] ) ) ) # ( 
// !\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [0] & ( \the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [1] & ( \the_datapath|the_regfile|reg2 [3] ) ) ) # ( 
// \the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [0] & ( !\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [1] & ( \the_datapath|the_regfile|reg1 [3] ) ) ) # ( 
// !\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [0] & ( !\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [1] & ( \the_datapath|the_regfile|reg0 [3] ) ) )

	.dataa(!\the_datapath|the_regfile|reg3 [3]),
	.datab(!\the_datapath|the_regfile|reg2 [3]),
	.datac(!\the_datapath|the_regfile|reg1 [3]),
	.datad(!\the_datapath|the_regfile|reg0 [3]),
	.datae(!\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [0]),
	.dataf(!\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_datapath|the_regfile|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_datapath|the_regfile|Mux4~0 .extended_lut = "off";
defparam \the_datapath|the_regfile|Mux4~0 .lut_mask = 64'h00FF0F0F33335555;
defparam \the_datapath|the_regfile|Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y2_N28
dffeas \the_datapath|the_regfile|selected0[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\the_datapath|the_regfile|Mux4~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_datapath|the_regfile|selected0 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \the_datapath|the_regfile|selected0[3] .is_wysiwyg = "true";
defparam \the_datapath|the_regfile|selected0[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y2_N10
dffeas \the_datapath|the_regfile|reg2[3]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\the_datapath|the_result_mux|result[3]~3_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\the_datapath|the_regfile|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_datapath|the_regfile|reg2[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \the_datapath|the_regfile|reg2[3]~DUPLICATE .is_wysiwyg = "true";
defparam \the_datapath|the_regfile|reg2[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y1_N51
cyclonev_lcell_comb \the_datapath|the_op1_mux|Mux4~0 (
// Equation(s):
// \the_datapath|the_op1_mux|Mux4~0_combout  = ( \the_datapath|the_regfile|reg2[3]~DUPLICATE_q  & ( \the_datapath|the_pc|pc [3] & ( (!\the_control_fsm|op1_mux_select[1]~DUPLICATE_q  & (((!\the_control_fsm|op1_mux_select [0])) # 
// (\the_datapath|the_regfile|selected0 [3]))) # (\the_control_fsm|op1_mux_select[1]~DUPLICATE_q  & (((\the_control_fsm|op1_mux_select [0]) # (\the_datapath|the_regfile|reg0 [3])))) ) ) ) # ( !\the_datapath|the_regfile|reg2[3]~DUPLICATE_q  & ( 
// \the_datapath|the_pc|pc [3] & ( (!\the_control_fsm|op1_mux_select[1]~DUPLICATE_q  & (((!\the_control_fsm|op1_mux_select [0])) # (\the_datapath|the_regfile|selected0 [3]))) # (\the_control_fsm|op1_mux_select[1]~DUPLICATE_q  & 
// (((\the_datapath|the_regfile|reg0 [3] & !\the_control_fsm|op1_mux_select [0])))) ) ) ) # ( \the_datapath|the_regfile|reg2[3]~DUPLICATE_q  & ( !\the_datapath|the_pc|pc [3] & ( (!\the_control_fsm|op1_mux_select[1]~DUPLICATE_q  & 
// (\the_datapath|the_regfile|selected0 [3] & ((\the_control_fsm|op1_mux_select [0])))) # (\the_control_fsm|op1_mux_select[1]~DUPLICATE_q  & (((\the_control_fsm|op1_mux_select [0]) # (\the_datapath|the_regfile|reg0 [3])))) ) ) ) # ( 
// !\the_datapath|the_regfile|reg2[3]~DUPLICATE_q  & ( !\the_datapath|the_pc|pc [3] & ( (!\the_control_fsm|op1_mux_select[1]~DUPLICATE_q  & (\the_datapath|the_regfile|selected0 [3] & ((\the_control_fsm|op1_mux_select [0])))) # 
// (\the_control_fsm|op1_mux_select[1]~DUPLICATE_q  & (((\the_datapath|the_regfile|reg0 [3] & !\the_control_fsm|op1_mux_select [0])))) ) ) )

	.dataa(!\the_datapath|the_regfile|selected0 [3]),
	.datab(!\the_datapath|the_regfile|reg0 [3]),
	.datac(!\the_control_fsm|op1_mux_select[1]~DUPLICATE_q ),
	.datad(!\the_control_fsm|op1_mux_select [0]),
	.datae(!\the_datapath|the_regfile|reg2[3]~DUPLICATE_q ),
	.dataf(!\the_datapath|the_pc|pc [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_datapath|the_op1_mux|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_datapath|the_op1_mux|Mux4~0 .extended_lut = "off";
defparam \the_datapath|the_op1_mux|Mux4~0 .lut_mask = 64'h0350035FF350F35F;
defparam \the_datapath|the_op1_mux|Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y3_N57
cyclonev_lcell_comb \the_datapath|the_alu|result[3]~3 (
// Equation(s):
// \the_datapath|the_alu|result[3]~3_combout  = ( \the_datapath|the_op2_mux|Mux4~0_combout  & ( \the_datapath|the_alu|Add0~13_sumout  & ( ((!\the_control_fsm|alu_set_high~q ) # (\the_datapath|the_op1_mux|Mux4~0_combout )) # (\the_control_fsm|alu_set_low~q ) 
// ) ) ) # ( !\the_datapath|the_op2_mux|Mux4~0_combout  & ( \the_datapath|the_alu|Add0~13_sumout  & ( (!\the_control_fsm|alu_set_low~q  & ((!\the_control_fsm|alu_set_high~q ) # (\the_datapath|the_op1_mux|Mux4~0_combout ))) ) ) ) # ( 
// \the_datapath|the_op2_mux|Mux4~0_combout  & ( !\the_datapath|the_alu|Add0~13_sumout  & ( ((\the_control_fsm|alu_set_high~q  & \the_datapath|the_op1_mux|Mux4~0_combout )) # (\the_control_fsm|alu_set_low~q ) ) ) ) # ( 
// !\the_datapath|the_op2_mux|Mux4~0_combout  & ( !\the_datapath|the_alu|Add0~13_sumout  & ( (!\the_control_fsm|alu_set_low~q  & (\the_control_fsm|alu_set_high~q  & \the_datapath|the_op1_mux|Mux4~0_combout )) ) ) )

	.dataa(!\the_control_fsm|alu_set_low~q ),
	.datab(!\the_control_fsm|alu_set_high~q ),
	.datac(!\the_datapath|the_op1_mux|Mux4~0_combout ),
	.datad(gnd),
	.datae(!\the_datapath|the_op2_mux|Mux4~0_combout ),
	.dataf(!\the_datapath|the_alu|Add0~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_datapath|the_alu|result[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_datapath|the_alu|result[3]~3 .extended_lut = "off";
defparam \the_datapath|the_alu|result[3]~3 .lut_mask = 64'h020257578A8ADFDF;
defparam \the_datapath|the_alu|result[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y3_N11
dffeas \the_datapath|the_pc|pc[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\the_datapath|the_pc|Add0~13_sumout ),
	.asdata(\the_datapath|the_alu|result[3]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(\the_control_fsm|commit_branch~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_datapath|the_pc|pc [3]),
	.prn(vcc));
// synopsys translate_off
defparam \the_datapath|the_pc|pc[3] .is_wysiwyg = "true";
defparam \the_datapath|the_pc|pc[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y1_N54
cyclonev_lcell_comb \the_control_fsm|state~47 (
// Equation(s):
// \the_control_fsm|state~47_combout  = ( !\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [7] & ( \the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [5] & ( (\the_control_fsm|state.DECODE~q  & 
// (\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [4] & (\KEY[0]~input_o  & \the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [6]))) ) ) )

	.dataa(!\the_control_fsm|state.DECODE~q ),
	.datab(!\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [4]),
	.datac(!\KEY[0]~input_o ),
	.datad(!\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [6]),
	.datae(!\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [7]),
	.dataf(!\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_control_fsm|state~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_control_fsm|state~47 .extended_lut = "off";
defparam \the_control_fsm|state~47 .lut_mask = 64'h0000000000010000;
defparam \the_control_fsm|state~47 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y1_N56
dffeas \the_control_fsm|state.MOV (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\the_control_fsm|state~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_control_fsm|state.MOV~q ),
	.prn(vcc));
// synopsys translate_off
defparam \the_control_fsm|state.MOV .is_wysiwyg = "true";
defparam \the_control_fsm|state.MOV .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y1_N12
cyclonev_lcell_comb \the_control_fsm|WideOr17~0 (
// Equation(s):
// \the_control_fsm|WideOr17~0_combout  = ( \the_control_fsm|state.MOV~q  ) # ( !\the_control_fsm|state.MOV~q  & ( (\the_control_fsm|state.SR0~q ) # (\the_control_fsm|state.SRH0~q ) ) )

	.dataa(gnd),
	.datab(!\the_control_fsm|state.SRH0~q ),
	.datac(gnd),
	.datad(!\the_control_fsm|state.SR0~q ),
	.datae(gnd),
	.dataf(!\the_control_fsm|state.MOV~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_control_fsm|WideOr17~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_control_fsm|WideOr17~0 .extended_lut = "off";
defparam \the_control_fsm|WideOr17~0 .lut_mask = 64'h33FF33FFFFFFFFFF;
defparam \the_control_fsm|WideOr17~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y1_N36
cyclonev_lcell_comb \the_control_fsm|WideOr9 (
// Equation(s):
// \the_control_fsm|WideOr9~combout  = ( \the_control_fsm|state.ADDI~q  & ( \the_control_fsm|WideOr8~0_combout  ) ) # ( !\the_control_fsm|state.ADDI~q  & ( \the_control_fsm|WideOr8~0_combout  ) ) # ( \the_control_fsm|state.ADDI~q  & ( 
// !\the_control_fsm|WideOr8~0_combout  ) ) # ( !\the_control_fsm|state.ADDI~q  & ( !\the_control_fsm|WideOr8~0_combout  & ( (\the_control_fsm|state.SUBI~q ) # (\the_control_fsm|WideOr17~0_combout ) ) ) )

	.dataa(gnd),
	.datab(!\the_control_fsm|WideOr17~0_combout ),
	.datac(!\the_control_fsm|state.SUBI~q ),
	.datad(gnd),
	.datae(!\the_control_fsm|state.ADDI~q ),
	.dataf(!\the_control_fsm|WideOr8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_control_fsm|WideOr9~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_control_fsm|WideOr9 .extended_lut = "off";
defparam \the_control_fsm|WideOr9 .lut_mask = 64'h3F3FFFFFFFFFFFFF;
defparam \the_control_fsm|WideOr9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y1_N37
dffeas \the_control_fsm|op1_mux_select[0]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\the_control_fsm|WideOr9~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_control_fsm|op1_mux_select[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \the_control_fsm|op1_mux_select[0]~DUPLICATE .is_wysiwyg = "true";
defparam \the_control_fsm|op1_mux_select[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y3_N26
dffeas \the_datapath|the_regfile|selected0[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\the_datapath|the_regfile|Mux5~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_datapath|the_regfile|selected0 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \the_datapath|the_regfile|selected0[2] .is_wysiwyg = "true";
defparam \the_datapath|the_regfile|selected0[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y3_N51
cyclonev_lcell_comb \the_datapath|the_op1_mux|Mux5~0 (
// Equation(s):
// \the_datapath|the_op1_mux|Mux5~0_combout  = ( \the_datapath|the_regfile|reg2 [2] & ( \the_datapath|the_regfile|selected0 [2] & ( ((!\the_control_fsm|op1_mux_select [1] & (\the_datapath|the_pc|pc [2])) # (\the_control_fsm|op1_mux_select [1] & 
// ((\the_datapath|the_regfile|reg0 [2])))) # (\the_control_fsm|op1_mux_select[0]~DUPLICATE_q ) ) ) ) # ( !\the_datapath|the_regfile|reg2 [2] & ( \the_datapath|the_regfile|selected0 [2] & ( (!\the_control_fsm|op1_mux_select [1] & 
// (((\the_control_fsm|op1_mux_select[0]~DUPLICATE_q )) # (\the_datapath|the_pc|pc [2]))) # (\the_control_fsm|op1_mux_select [1] & (((!\the_control_fsm|op1_mux_select[0]~DUPLICATE_q  & \the_datapath|the_regfile|reg0 [2])))) ) ) ) # ( 
// \the_datapath|the_regfile|reg2 [2] & ( !\the_datapath|the_regfile|selected0 [2] & ( (!\the_control_fsm|op1_mux_select [1] & (\the_datapath|the_pc|pc [2] & (!\the_control_fsm|op1_mux_select[0]~DUPLICATE_q ))) # (\the_control_fsm|op1_mux_select [1] & 
// (((\the_datapath|the_regfile|reg0 [2]) # (\the_control_fsm|op1_mux_select[0]~DUPLICATE_q )))) ) ) ) # ( !\the_datapath|the_regfile|reg2 [2] & ( !\the_datapath|the_regfile|selected0 [2] & ( (!\the_control_fsm|op1_mux_select[0]~DUPLICATE_q  & 
// ((!\the_control_fsm|op1_mux_select [1] & (\the_datapath|the_pc|pc [2])) # (\the_control_fsm|op1_mux_select [1] & ((\the_datapath|the_regfile|reg0 [2]))))) ) ) )

	.dataa(!\the_datapath|the_pc|pc [2]),
	.datab(!\the_control_fsm|op1_mux_select [1]),
	.datac(!\the_control_fsm|op1_mux_select[0]~DUPLICATE_q ),
	.datad(!\the_datapath|the_regfile|reg0 [2]),
	.datae(!\the_datapath|the_regfile|reg2 [2]),
	.dataf(!\the_datapath|the_regfile|selected0 [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_datapath|the_op1_mux|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_datapath|the_op1_mux|Mux5~0 .extended_lut = "off";
defparam \the_datapath|the_op1_mux|Mux5~0 .lut_mask = 64'h407043734C7C4F7F;
defparam \the_datapath|the_op1_mux|Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y3_N39
cyclonev_lcell_comb \the_datapath|the_alu|result[2]~2 (
// Equation(s):
// \the_datapath|the_alu|result[2]~2_combout  = ( \the_datapath|the_op2_mux|Mux5~1_combout  & ( \the_datapath|the_alu|Add0~9_sumout  & ( ((!\the_control_fsm|alu_set_high~q ) # (\the_datapath|the_op1_mux|Mux5~0_combout )) # (\the_control_fsm|alu_set_low~q ) ) 
// ) ) # ( !\the_datapath|the_op2_mux|Mux5~1_combout  & ( \the_datapath|the_alu|Add0~9_sumout  & ( (!\the_control_fsm|alu_set_low~q  & ((!\the_control_fsm|alu_set_high~q ) # (\the_datapath|the_op1_mux|Mux5~0_combout ))) ) ) ) # ( 
// \the_datapath|the_op2_mux|Mux5~1_combout  & ( !\the_datapath|the_alu|Add0~9_sumout  & ( ((\the_control_fsm|alu_set_high~q  & \the_datapath|the_op1_mux|Mux5~0_combout )) # (\the_control_fsm|alu_set_low~q ) ) ) ) # ( 
// !\the_datapath|the_op2_mux|Mux5~1_combout  & ( !\the_datapath|the_alu|Add0~9_sumout  & ( (!\the_control_fsm|alu_set_low~q  & (\the_control_fsm|alu_set_high~q  & \the_datapath|the_op1_mux|Mux5~0_combout )) ) ) )

	.dataa(!\the_control_fsm|alu_set_low~q ),
	.datab(gnd),
	.datac(!\the_control_fsm|alu_set_high~q ),
	.datad(!\the_datapath|the_op1_mux|Mux5~0_combout ),
	.datae(!\the_datapath|the_op2_mux|Mux5~1_combout ),
	.dataf(!\the_datapath|the_alu|Add0~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_datapath|the_alu|result[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_datapath|the_alu|result[2]~2 .extended_lut = "off";
defparam \the_datapath|the_alu|result[2]~2 .lut_mask = 64'h000A555FA0AAF5FF;
defparam \the_datapath|the_alu|result[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y3_N8
dffeas \the_datapath|the_pc|pc[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\the_datapath|the_pc|Add0~9_sumout ),
	.asdata(\the_datapath|the_alu|result[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(\the_control_fsm|commit_branch~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_datapath|the_pc|pc [2]),
	.prn(vcc));
// synopsys translate_off
defparam \the_datapath|the_pc|pc[2] .is_wysiwyg = "true";
defparam \the_datapath|the_pc|pc[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y1_N54
cyclonev_lcell_comb \the_control_fsm|state~49 (
// Equation(s):
// \the_control_fsm|state~49_combout  = ( \the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [6] & ( !\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [5] & ( (\the_control_fsm|state.DECODE~q  & 
// (!\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [7] & (\KEY[0]~input_o  & \the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [4]))) ) ) )

	.dataa(!\the_control_fsm|state.DECODE~q ),
	.datab(!\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [7]),
	.datac(!\KEY[0]~input_o ),
	.datad(!\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [4]),
	.datae(!\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [6]),
	.dataf(!\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_control_fsm|state~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_control_fsm|state~49 .extended_lut = "off";
defparam \the_control_fsm|state~49 .lut_mask = 64'h0000000400000000;
defparam \the_control_fsm|state~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y1_N56
dffeas \the_control_fsm|state.SRH0 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\the_control_fsm|state~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_control_fsm|state.SRH0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \the_control_fsm|state.SRH0 .is_wysiwyg = "true";
defparam \the_control_fsm|state.SRH0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y1_N9
cyclonev_lcell_comb \the_control_fsm|alu_set_high~feeder (
// Equation(s):
// \the_control_fsm|alu_set_high~feeder_combout  = ( \the_control_fsm|state.SRH0~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\the_control_fsm|state.SRH0~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_control_fsm|alu_set_high~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_control_fsm|alu_set_high~feeder .extended_lut = "off";
defparam \the_control_fsm|alu_set_high~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \the_control_fsm|alu_set_high~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y1_N10
dffeas \the_control_fsm|alu_set_high (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\the_control_fsm|alu_set_high~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_control_fsm|alu_set_high~q ),
	.prn(vcc));
// synopsys translate_off
defparam \the_control_fsm|alu_set_high .is_wysiwyg = "true";
defparam \the_control_fsm|alu_set_high .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y3_N33
cyclonev_lcell_comb \the_datapath|the_alu|result[1]~1 (
// Equation(s):
// \the_datapath|the_alu|result[1]~1_combout  = ( \the_datapath|the_alu|Add0~5_sumout  & ( (!\the_control_fsm|alu_set_low~q  & ((!\the_control_fsm|alu_set_high~q ) # ((\the_datapath|the_op1_mux|Mux6~0_combout )))) # (\the_control_fsm|alu_set_low~q  & 
// (((\the_datapath|the_op2_mux|Mux6~1_combout )))) ) ) # ( !\the_datapath|the_alu|Add0~5_sumout  & ( (!\the_control_fsm|alu_set_low~q  & (\the_control_fsm|alu_set_high~q  & (\the_datapath|the_op1_mux|Mux6~0_combout ))) # (\the_control_fsm|alu_set_low~q  & 
// (((\the_datapath|the_op2_mux|Mux6~1_combout )))) ) )

	.dataa(!\the_control_fsm|alu_set_low~q ),
	.datab(!\the_control_fsm|alu_set_high~q ),
	.datac(!\the_datapath|the_op1_mux|Mux6~0_combout ),
	.datad(!\the_datapath|the_op2_mux|Mux6~1_combout ),
	.datae(gnd),
	.dataf(!\the_datapath|the_alu|Add0~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_datapath|the_alu|result[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_datapath|the_alu|result[1]~1 .extended_lut = "off";
defparam \the_datapath|the_alu|result[1]~1 .lut_mask = 64'h025702578ADF8ADF;
defparam \the_datapath|the_alu|result[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y3_N5
dffeas \the_datapath|the_pc|pc[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\the_datapath|the_pc|Add0~5_sumout ),
	.asdata(\the_datapath|the_alu|result[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(\the_control_fsm|commit_branch~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_datapath|the_pc|pc [1]),
	.prn(vcc));
// synopsys translate_off
defparam \the_datapath|the_pc|pc[1] .is_wysiwyg = "true";
defparam \the_datapath|the_pc|pc[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y1_N12
cyclonev_lcell_comb \the_datapath|the_decoder|Equal11~0 (
// Equation(s):
// \the_datapath|the_decoder|Equal11~0_combout  = ( \the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [4] & ( \the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [5] & ( 
// (\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [6] & (\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [2] & (\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [3] & 
// \the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [7]))) ) ) )

	.dataa(!\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [6]),
	.datab(!\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [2]),
	.datac(!\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [3]),
	.datad(!\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [7]),
	.datae(!\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [4]),
	.dataf(!\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_datapath|the_decoder|Equal11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_datapath|the_decoder|Equal11~0 .extended_lut = "off";
defparam \the_datapath|the_decoder|Equal11~0 .lut_mask = 64'h0000000000000001;
defparam \the_datapath|the_decoder|Equal11~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y1_N9
cyclonev_lcell_comb \the_control_fsm|state~60 (
// Equation(s):
// \the_control_fsm|state~60_combout  = ( \the_control_fsm|state.DECODE~q  & ( (\KEY[0]~input_o  & \the_datapath|the_decoder|Equal11~0_combout ) ) )

	.dataa(!\KEY[0]~input_o ),
	.datab(gnd),
	.datac(!\the_datapath|the_decoder|Equal11~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\the_control_fsm|state.DECODE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_control_fsm|state~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_control_fsm|state~60 .extended_lut = "off";
defparam \the_control_fsm|state~60 .lut_mask = 64'h0000000005050505;
defparam \the_control_fsm|state~60 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y1_N11
dffeas \the_control_fsm|state.PAUSE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\the_control_fsm|state~60_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_control_fsm|state.PAUSE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \the_control_fsm|state.PAUSE .is_wysiwyg = "true";
defparam \the_control_fsm|state.PAUSE .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y1_N20
dffeas \the_control_fsm|enable_delay_counter (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\the_control_fsm|enable_delay_counter~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_control_fsm|enable_delay_counter~q ),
	.prn(vcc));
// synopsys translate_off
defparam \the_control_fsm|enable_delay_counter .is_wysiwyg = "true";
defparam \the_control_fsm|enable_delay_counter .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y1_N6
cyclonev_lcell_comb \the_control_fsm|state~56 (
// Equation(s):
// \the_control_fsm|state~56_combout  = (\KEY[0]~input_o  & (\the_control_fsm|state.MOVRHS_DELAY~q  & \the_datapath|the_temp_register|zero~q ))

	.dataa(!\KEY[0]~input_o ),
	.datab(!\the_control_fsm|state.MOVRHS_DELAY~q ),
	.datac(!\the_datapath|the_temp_register|zero~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_control_fsm|state~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_control_fsm|state~56 .extended_lut = "off";
defparam \the_control_fsm|state~56 .lut_mask = 64'h0101010101010101;
defparam \the_control_fsm|state~56 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y1_N8
dffeas \the_control_fsm|state.MOVRHS_STAGE2 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\the_control_fsm|state~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_control_fsm|state.MOVRHS_STAGE2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \the_control_fsm|state.MOVRHS_STAGE2 .is_wysiwyg = "true";
defparam \the_control_fsm|state.MOVRHS_STAGE2 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y1_N41
dffeas \the_control_fsm|start_delay_counter (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\the_control_fsm|state.MOVRHS_STAGE2~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_control_fsm|start_delay_counter~q ),
	.prn(vcc));
// synopsys translate_off
defparam \the_control_fsm|start_delay_counter .is_wysiwyg = "true";
defparam \the_control_fsm|start_delay_counter .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y2_N0
cyclonev_lcell_comb \the_datapath|the_delay_counter|msec10|Add0~41 (
// Equation(s):
// \the_datapath|the_delay_counter|msec10|Add0~41_sumout  = SUM(( \the_datapath|the_delay_counter|msec10|counter [0] ) + ( VCC ) + ( !VCC ))
// \the_datapath|the_delay_counter|msec10|Add0~42  = CARRY(( \the_datapath|the_delay_counter|msec10|counter [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\the_datapath|the_delay_counter|msec10|counter [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\the_datapath|the_delay_counter|msec10|Add0~41_sumout ),
	.cout(\the_datapath|the_delay_counter|msec10|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \the_datapath|the_delay_counter|msec10|Add0~41 .extended_lut = "off";
defparam \the_datapath|the_delay_counter|msec10|Add0~41 .lut_mask = 64'h0000000000000F0F;
defparam \the_datapath|the_delay_counter|msec10|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y2_N3
cyclonev_lcell_comb \the_datapath|the_delay_counter|msec10|Add0~1 (
// Equation(s):
// \the_datapath|the_delay_counter|msec10|Add0~1_sumout  = SUM(( \the_datapath|the_delay_counter|msec10|counter [1] ) + ( GND ) + ( \the_datapath|the_delay_counter|msec10|Add0~42  ))
// \the_datapath|the_delay_counter|msec10|Add0~2  = CARRY(( \the_datapath|the_delay_counter|msec10|counter [1] ) + ( GND ) + ( \the_datapath|the_delay_counter|msec10|Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\the_datapath|the_delay_counter|msec10|counter [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\the_datapath|the_delay_counter|msec10|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\the_datapath|the_delay_counter|msec10|Add0~1_sumout ),
	.cout(\the_datapath|the_delay_counter|msec10|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \the_datapath|the_delay_counter|msec10|Add0~1 .extended_lut = "off";
defparam \the_datapath|the_delay_counter|msec10|Add0~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \the_datapath|the_delay_counter|msec10|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y2_N6
cyclonev_lcell_comb \the_datapath|the_delay_counter|msec10|Add0~37 (
// Equation(s):
// \the_datapath|the_delay_counter|msec10|Add0~37_sumout  = SUM(( \the_datapath|the_delay_counter|msec10|counter [2] ) + ( GND ) + ( \the_datapath|the_delay_counter|msec10|Add0~2  ))
// \the_datapath|the_delay_counter|msec10|Add0~38  = CARRY(( \the_datapath|the_delay_counter|msec10|counter [2] ) + ( GND ) + ( \the_datapath|the_delay_counter|msec10|Add0~2  ))

	.dataa(gnd),
	.datab(!\the_datapath|the_delay_counter|msec10|counter [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\the_datapath|the_delay_counter|msec10|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\the_datapath|the_delay_counter|msec10|Add0~37_sumout ),
	.cout(\the_datapath|the_delay_counter|msec10|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \the_datapath|the_delay_counter|msec10|Add0~37 .extended_lut = "off";
defparam \the_datapath|the_delay_counter|msec10|Add0~37 .lut_mask = 64'h0000FFFF00003333;
defparam \the_datapath|the_delay_counter|msec10|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y2_N8
dffeas \the_datapath|the_delay_counter|msec10|counter[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\the_datapath|the_delay_counter|msec10|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\the_datapath|the_delay_counter|msec10|counter[18]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_datapath|the_delay_counter|msec10|counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \the_datapath|the_delay_counter|msec10|counter[2] .is_wysiwyg = "true";
defparam \the_datapath|the_delay_counter|msec10|counter[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y2_N9
cyclonev_lcell_comb \the_datapath|the_delay_counter|msec10|Add0~45 (
// Equation(s):
// \the_datapath|the_delay_counter|msec10|Add0~45_sumout  = SUM(( \the_datapath|the_delay_counter|msec10|counter [3] ) + ( GND ) + ( \the_datapath|the_delay_counter|msec10|Add0~38  ))
// \the_datapath|the_delay_counter|msec10|Add0~46  = CARRY(( \the_datapath|the_delay_counter|msec10|counter [3] ) + ( GND ) + ( \the_datapath|the_delay_counter|msec10|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\the_datapath|the_delay_counter|msec10|counter [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\the_datapath|the_delay_counter|msec10|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\the_datapath|the_delay_counter|msec10|Add0~45_sumout ),
	.cout(\the_datapath|the_delay_counter|msec10|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \the_datapath|the_delay_counter|msec10|Add0~45 .extended_lut = "off";
defparam \the_datapath|the_delay_counter|msec10|Add0~45 .lut_mask = 64'h0000FFFF00000F0F;
defparam \the_datapath|the_delay_counter|msec10|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y2_N11
dffeas \the_datapath|the_delay_counter|msec10|counter[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\the_datapath|the_delay_counter|msec10|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\the_datapath|the_delay_counter|msec10|counter[18]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_datapath|the_delay_counter|msec10|counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \the_datapath|the_delay_counter|msec10|counter[3] .is_wysiwyg = "true";
defparam \the_datapath|the_delay_counter|msec10|counter[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y2_N12
cyclonev_lcell_comb \the_datapath|the_delay_counter|msec10|Add0~49 (
// Equation(s):
// \the_datapath|the_delay_counter|msec10|Add0~49_sumout  = SUM(( \the_datapath|the_delay_counter|msec10|counter [4] ) + ( GND ) + ( \the_datapath|the_delay_counter|msec10|Add0~46  ))
// \the_datapath|the_delay_counter|msec10|Add0~50  = CARRY(( \the_datapath|the_delay_counter|msec10|counter [4] ) + ( GND ) + ( \the_datapath|the_delay_counter|msec10|Add0~46  ))

	.dataa(gnd),
	.datab(!\the_datapath|the_delay_counter|msec10|counter [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\the_datapath|the_delay_counter|msec10|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\the_datapath|the_delay_counter|msec10|Add0~49_sumout ),
	.cout(\the_datapath|the_delay_counter|msec10|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \the_datapath|the_delay_counter|msec10|Add0~49 .extended_lut = "off";
defparam \the_datapath|the_delay_counter|msec10|Add0~49 .lut_mask = 64'h0000FFFF00003333;
defparam \the_datapath|the_delay_counter|msec10|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y2_N14
dffeas \the_datapath|the_delay_counter|msec10|counter[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\the_datapath|the_delay_counter|msec10|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\the_datapath|the_delay_counter|msec10|counter[18]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_datapath|the_delay_counter|msec10|counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \the_datapath|the_delay_counter|msec10|counter[4] .is_wysiwyg = "true";
defparam \the_datapath|the_delay_counter|msec10|counter[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y2_N15
cyclonev_lcell_comb \the_datapath|the_delay_counter|msec10|Add0~53 (
// Equation(s):
// \the_datapath|the_delay_counter|msec10|Add0~53_sumout  = SUM(( \the_datapath|the_delay_counter|msec10|counter [5] ) + ( GND ) + ( \the_datapath|the_delay_counter|msec10|Add0~50  ))
// \the_datapath|the_delay_counter|msec10|Add0~54  = CARRY(( \the_datapath|the_delay_counter|msec10|counter [5] ) + ( GND ) + ( \the_datapath|the_delay_counter|msec10|Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\the_datapath|the_delay_counter|msec10|counter [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\the_datapath|the_delay_counter|msec10|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\the_datapath|the_delay_counter|msec10|Add0~53_sumout ),
	.cout(\the_datapath|the_delay_counter|msec10|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \the_datapath|the_delay_counter|msec10|Add0~53 .extended_lut = "off";
defparam \the_datapath|the_delay_counter|msec10|Add0~53 .lut_mask = 64'h0000FFFF00000F0F;
defparam \the_datapath|the_delay_counter|msec10|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y2_N17
dffeas \the_datapath|the_delay_counter|msec10|counter[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\the_datapath|the_delay_counter|msec10|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\the_datapath|the_delay_counter|msec10|counter[18]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_datapath|the_delay_counter|msec10|counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \the_datapath|the_delay_counter|msec10|counter[5] .is_wysiwyg = "true";
defparam \the_datapath|the_delay_counter|msec10|counter[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y2_N18
cyclonev_lcell_comb \the_datapath|the_delay_counter|msec10|Add0~57 (
// Equation(s):
// \the_datapath|the_delay_counter|msec10|Add0~57_sumout  = SUM(( \the_datapath|the_delay_counter|msec10|counter [6] ) + ( GND ) + ( \the_datapath|the_delay_counter|msec10|Add0~54  ))
// \the_datapath|the_delay_counter|msec10|Add0~58  = CARRY(( \the_datapath|the_delay_counter|msec10|counter [6] ) + ( GND ) + ( \the_datapath|the_delay_counter|msec10|Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\the_datapath|the_delay_counter|msec10|counter [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\the_datapath|the_delay_counter|msec10|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\the_datapath|the_delay_counter|msec10|Add0~57_sumout ),
	.cout(\the_datapath|the_delay_counter|msec10|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \the_datapath|the_delay_counter|msec10|Add0~57 .extended_lut = "off";
defparam \the_datapath|the_delay_counter|msec10|Add0~57 .lut_mask = 64'h0000FFFF00000F0F;
defparam \the_datapath|the_delay_counter|msec10|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y2_N20
dffeas \the_datapath|the_delay_counter|msec10|counter[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\the_datapath|the_delay_counter|msec10|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\the_datapath|the_delay_counter|msec10|counter[18]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_datapath|the_delay_counter|msec10|counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \the_datapath|the_delay_counter|msec10|counter[6] .is_wysiwyg = "true";
defparam \the_datapath|the_delay_counter|msec10|counter[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y2_N21
cyclonev_lcell_comb \the_datapath|the_delay_counter|msec10|Add0~61 (
// Equation(s):
// \the_datapath|the_delay_counter|msec10|Add0~61_sumout  = SUM(( \the_datapath|the_delay_counter|msec10|counter [7] ) + ( GND ) + ( \the_datapath|the_delay_counter|msec10|Add0~58  ))
// \the_datapath|the_delay_counter|msec10|Add0~62  = CARRY(( \the_datapath|the_delay_counter|msec10|counter [7] ) + ( GND ) + ( \the_datapath|the_delay_counter|msec10|Add0~58  ))

	.dataa(!\the_datapath|the_delay_counter|msec10|counter [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\the_datapath|the_delay_counter|msec10|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\the_datapath|the_delay_counter|msec10|Add0~61_sumout ),
	.cout(\the_datapath|the_delay_counter|msec10|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \the_datapath|the_delay_counter|msec10|Add0~61 .extended_lut = "off";
defparam \the_datapath|the_delay_counter|msec10|Add0~61 .lut_mask = 64'h0000FFFF00005555;
defparam \the_datapath|the_delay_counter|msec10|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y2_N23
dffeas \the_datapath|the_delay_counter|msec10|counter[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\the_datapath|the_delay_counter|msec10|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\the_datapath|the_delay_counter|msec10|counter[18]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_datapath|the_delay_counter|msec10|counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \the_datapath|the_delay_counter|msec10|counter[7] .is_wysiwyg = "true";
defparam \the_datapath|the_delay_counter|msec10|counter[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y2_N24
cyclonev_lcell_comb \the_datapath|the_delay_counter|msec10|Add0~65 (
// Equation(s):
// \the_datapath|the_delay_counter|msec10|Add0~65_sumout  = SUM(( \the_datapath|the_delay_counter|msec10|counter [8] ) + ( GND ) + ( \the_datapath|the_delay_counter|msec10|Add0~62  ))
// \the_datapath|the_delay_counter|msec10|Add0~66  = CARRY(( \the_datapath|the_delay_counter|msec10|counter [8] ) + ( GND ) + ( \the_datapath|the_delay_counter|msec10|Add0~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\the_datapath|the_delay_counter|msec10|counter [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\the_datapath|the_delay_counter|msec10|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\the_datapath|the_delay_counter|msec10|Add0~65_sumout ),
	.cout(\the_datapath|the_delay_counter|msec10|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \the_datapath|the_delay_counter|msec10|Add0~65 .extended_lut = "off";
defparam \the_datapath|the_delay_counter|msec10|Add0~65 .lut_mask = 64'h0000FFFF00000F0F;
defparam \the_datapath|the_delay_counter|msec10|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y2_N26
dffeas \the_datapath|the_delay_counter|msec10|counter[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\the_datapath|the_delay_counter|msec10|Add0~65_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\the_datapath|the_delay_counter|msec10|counter[18]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_datapath|the_delay_counter|msec10|counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \the_datapath|the_delay_counter|msec10|counter[8] .is_wysiwyg = "true";
defparam \the_datapath|the_delay_counter|msec10|counter[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y2_N27
cyclonev_lcell_comb \the_datapath|the_delay_counter|msec10|Add0~69 (
// Equation(s):
// \the_datapath|the_delay_counter|msec10|Add0~69_sumout  = SUM(( \the_datapath|the_delay_counter|msec10|counter [9] ) + ( GND ) + ( \the_datapath|the_delay_counter|msec10|Add0~66  ))
// \the_datapath|the_delay_counter|msec10|Add0~70  = CARRY(( \the_datapath|the_delay_counter|msec10|counter [9] ) + ( GND ) + ( \the_datapath|the_delay_counter|msec10|Add0~66  ))

	.dataa(!\the_datapath|the_delay_counter|msec10|counter [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\the_datapath|the_delay_counter|msec10|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\the_datapath|the_delay_counter|msec10|Add0~69_sumout ),
	.cout(\the_datapath|the_delay_counter|msec10|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \the_datapath|the_delay_counter|msec10|Add0~69 .extended_lut = "off";
defparam \the_datapath|the_delay_counter|msec10|Add0~69 .lut_mask = 64'h0000FFFF00005555;
defparam \the_datapath|the_delay_counter|msec10|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y2_N29
dffeas \the_datapath|the_delay_counter|msec10|counter[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\the_datapath|the_delay_counter|msec10|Add0~69_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\the_datapath|the_delay_counter|msec10|counter[18]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_datapath|the_delay_counter|msec10|counter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \the_datapath|the_delay_counter|msec10|counter[9] .is_wysiwyg = "true";
defparam \the_datapath|the_delay_counter|msec10|counter[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y2_N30
cyclonev_lcell_comb \the_datapath|the_delay_counter|msec10|Add0~73 (
// Equation(s):
// \the_datapath|the_delay_counter|msec10|Add0~73_sumout  = SUM(( \the_datapath|the_delay_counter|msec10|counter [10] ) + ( GND ) + ( \the_datapath|the_delay_counter|msec10|Add0~70  ))
// \the_datapath|the_delay_counter|msec10|Add0~74  = CARRY(( \the_datapath|the_delay_counter|msec10|counter [10] ) + ( GND ) + ( \the_datapath|the_delay_counter|msec10|Add0~70  ))

	.dataa(gnd),
	.datab(!\the_datapath|the_delay_counter|msec10|counter [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\the_datapath|the_delay_counter|msec10|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\the_datapath|the_delay_counter|msec10|Add0~73_sumout ),
	.cout(\the_datapath|the_delay_counter|msec10|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \the_datapath|the_delay_counter|msec10|Add0~73 .extended_lut = "off";
defparam \the_datapath|the_delay_counter|msec10|Add0~73 .lut_mask = 64'h0000FFFF00003333;
defparam \the_datapath|the_delay_counter|msec10|Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y2_N32
dffeas \the_datapath|the_delay_counter|msec10|counter[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\the_datapath|the_delay_counter|msec10|Add0~73_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\the_datapath|the_delay_counter|msec10|counter[18]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_datapath|the_delay_counter|msec10|counter [10]),
	.prn(vcc));
// synopsys translate_off
defparam \the_datapath|the_delay_counter|msec10|counter[10] .is_wysiwyg = "true";
defparam \the_datapath|the_delay_counter|msec10|counter[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y2_N48
cyclonev_lcell_comb \the_datapath|the_delay_counter|Equal0~2 (
// Equation(s):
// \the_datapath|the_delay_counter|Equal0~2_combout  = ( !\the_datapath|the_delay_counter|msec10|counter [9] & ( !\the_datapath|the_delay_counter|msec10|counter [6] & ( (!\the_datapath|the_delay_counter|msec10|counter [10] & 
// (!\the_datapath|the_delay_counter|msec10|counter [8] & !\the_datapath|the_delay_counter|msec10|counter [7])) ) ) )

	.dataa(!\the_datapath|the_delay_counter|msec10|counter [10]),
	.datab(!\the_datapath|the_delay_counter|msec10|counter [8]),
	.datac(!\the_datapath|the_delay_counter|msec10|counter [7]),
	.datad(gnd),
	.datae(!\the_datapath|the_delay_counter|msec10|counter [9]),
	.dataf(!\the_datapath|the_delay_counter|msec10|counter [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_datapath|the_delay_counter|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_datapath|the_delay_counter|Equal0~2 .extended_lut = "off";
defparam \the_datapath|the_delay_counter|Equal0~2 .lut_mask = 64'h8080000000000000;
defparam \the_datapath|the_delay_counter|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y2_N33
cyclonev_lcell_comb \the_datapath|the_delay_counter|msec10|Add0~5 (
// Equation(s):
// \the_datapath|the_delay_counter|msec10|Add0~5_sumout  = SUM(( \the_datapath|the_delay_counter|msec10|counter [11] ) + ( GND ) + ( \the_datapath|the_delay_counter|msec10|Add0~74  ))
// \the_datapath|the_delay_counter|msec10|Add0~6  = CARRY(( \the_datapath|the_delay_counter|msec10|counter [11] ) + ( GND ) + ( \the_datapath|the_delay_counter|msec10|Add0~74  ))

	.dataa(!\the_datapath|the_delay_counter|msec10|counter [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\the_datapath|the_delay_counter|msec10|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\the_datapath|the_delay_counter|msec10|Add0~5_sumout ),
	.cout(\the_datapath|the_delay_counter|msec10|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \the_datapath|the_delay_counter|msec10|Add0~5 .extended_lut = "off";
defparam \the_datapath|the_delay_counter|msec10|Add0~5 .lut_mask = 64'h0000FFFF00005555;
defparam \the_datapath|the_delay_counter|msec10|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y2_N35
dffeas \the_datapath|the_delay_counter|msec10|counter[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\the_datapath|the_delay_counter|msec10|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\the_datapath|the_delay_counter|msec10|counter[18]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_datapath|the_delay_counter|msec10|counter [11]),
	.prn(vcc));
// synopsys translate_off
defparam \the_datapath|the_delay_counter|msec10|counter[11] .is_wysiwyg = "true";
defparam \the_datapath|the_delay_counter|msec10|counter[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y2_N36
cyclonev_lcell_comb \the_datapath|the_delay_counter|msec10|Add0~9 (
// Equation(s):
// \the_datapath|the_delay_counter|msec10|Add0~9_sumout  = SUM(( \the_datapath|the_delay_counter|msec10|counter [12] ) + ( GND ) + ( \the_datapath|the_delay_counter|msec10|Add0~6  ))
// \the_datapath|the_delay_counter|msec10|Add0~10  = CARRY(( \the_datapath|the_delay_counter|msec10|counter [12] ) + ( GND ) + ( \the_datapath|the_delay_counter|msec10|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\the_datapath|the_delay_counter|msec10|counter [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\the_datapath|the_delay_counter|msec10|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\the_datapath|the_delay_counter|msec10|Add0~9_sumout ),
	.cout(\the_datapath|the_delay_counter|msec10|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \the_datapath|the_delay_counter|msec10|Add0~9 .extended_lut = "off";
defparam \the_datapath|the_delay_counter|msec10|Add0~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \the_datapath|the_delay_counter|msec10|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y2_N38
dffeas \the_datapath|the_delay_counter|msec10|counter[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\the_datapath|the_delay_counter|msec10|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\the_datapath|the_delay_counter|msec10|counter[18]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_datapath|the_delay_counter|msec10|counter [12]),
	.prn(vcc));
// synopsys translate_off
defparam \the_datapath|the_delay_counter|msec10|counter[12] .is_wysiwyg = "true";
defparam \the_datapath|the_delay_counter|msec10|counter[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y2_N39
cyclonev_lcell_comb \the_datapath|the_delay_counter|msec10|Add0~13 (
// Equation(s):
// \the_datapath|the_delay_counter|msec10|Add0~13_sumout  = SUM(( \the_datapath|the_delay_counter|msec10|counter [13] ) + ( GND ) + ( \the_datapath|the_delay_counter|msec10|Add0~10  ))
// \the_datapath|the_delay_counter|msec10|Add0~14  = CARRY(( \the_datapath|the_delay_counter|msec10|counter [13] ) + ( GND ) + ( \the_datapath|the_delay_counter|msec10|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\the_datapath|the_delay_counter|msec10|counter [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\the_datapath|the_delay_counter|msec10|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\the_datapath|the_delay_counter|msec10|Add0~13_sumout ),
	.cout(\the_datapath|the_delay_counter|msec10|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \the_datapath|the_delay_counter|msec10|Add0~13 .extended_lut = "off";
defparam \the_datapath|the_delay_counter|msec10|Add0~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \the_datapath|the_delay_counter|msec10|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y2_N41
dffeas \the_datapath|the_delay_counter|msec10|counter[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\the_datapath|the_delay_counter|msec10|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\the_datapath|the_delay_counter|msec10|counter[18]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_datapath|the_delay_counter|msec10|counter [13]),
	.prn(vcc));
// synopsys translate_off
defparam \the_datapath|the_delay_counter|msec10|counter[13] .is_wysiwyg = "true";
defparam \the_datapath|the_delay_counter|msec10|counter[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y2_N42
cyclonev_lcell_comb \the_datapath|the_delay_counter|msec10|Add0~17 (
// Equation(s):
// \the_datapath|the_delay_counter|msec10|Add0~17_sumout  = SUM(( \the_datapath|the_delay_counter|msec10|counter [14] ) + ( GND ) + ( \the_datapath|the_delay_counter|msec10|Add0~14  ))
// \the_datapath|the_delay_counter|msec10|Add0~18  = CARRY(( \the_datapath|the_delay_counter|msec10|counter [14] ) + ( GND ) + ( \the_datapath|the_delay_counter|msec10|Add0~14  ))

	.dataa(gnd),
	.datab(!\the_datapath|the_delay_counter|msec10|counter [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\the_datapath|the_delay_counter|msec10|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\the_datapath|the_delay_counter|msec10|Add0~17_sumout ),
	.cout(\the_datapath|the_delay_counter|msec10|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \the_datapath|the_delay_counter|msec10|Add0~17 .extended_lut = "off";
defparam \the_datapath|the_delay_counter|msec10|Add0~17 .lut_mask = 64'h0000FFFF00003333;
defparam \the_datapath|the_delay_counter|msec10|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y2_N44
dffeas \the_datapath|the_delay_counter|msec10|counter[14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\the_datapath|the_delay_counter|msec10|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\the_datapath|the_delay_counter|msec10|counter[18]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_datapath|the_delay_counter|msec10|counter [14]),
	.prn(vcc));
// synopsys translate_off
defparam \the_datapath|the_delay_counter|msec10|counter[14] .is_wysiwyg = "true";
defparam \the_datapath|the_delay_counter|msec10|counter[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y2_N45
cyclonev_lcell_comb \the_datapath|the_delay_counter|msec10|Add0~21 (
// Equation(s):
// \the_datapath|the_delay_counter|msec10|Add0~21_sumout  = SUM(( \the_datapath|the_delay_counter|msec10|counter [15] ) + ( GND ) + ( \the_datapath|the_delay_counter|msec10|Add0~18  ))
// \the_datapath|the_delay_counter|msec10|Add0~22  = CARRY(( \the_datapath|the_delay_counter|msec10|counter [15] ) + ( GND ) + ( \the_datapath|the_delay_counter|msec10|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\the_datapath|the_delay_counter|msec10|counter [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\the_datapath|the_delay_counter|msec10|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\the_datapath|the_delay_counter|msec10|Add0~21_sumout ),
	.cout(\the_datapath|the_delay_counter|msec10|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \the_datapath|the_delay_counter|msec10|Add0~21 .extended_lut = "off";
defparam \the_datapath|the_delay_counter|msec10|Add0~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \the_datapath|the_delay_counter|msec10|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y2_N47
dffeas \the_datapath|the_delay_counter|msec10|counter[15] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\the_datapath|the_delay_counter|msec10|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\the_datapath|the_delay_counter|msec10|counter[18]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_datapath|the_delay_counter|msec10|counter [15]),
	.prn(vcc));
// synopsys translate_off
defparam \the_datapath|the_delay_counter|msec10|counter[15] .is_wysiwyg = "true";
defparam \the_datapath|the_delay_counter|msec10|counter[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y2_N48
cyclonev_lcell_comb \the_datapath|the_delay_counter|msec10|Add0~25 (
// Equation(s):
// \the_datapath|the_delay_counter|msec10|Add0~25_sumout  = SUM(( \the_datapath|the_delay_counter|msec10|counter [16] ) + ( GND ) + ( \the_datapath|the_delay_counter|msec10|Add0~22  ))
// \the_datapath|the_delay_counter|msec10|Add0~26  = CARRY(( \the_datapath|the_delay_counter|msec10|counter [16] ) + ( GND ) + ( \the_datapath|the_delay_counter|msec10|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\the_datapath|the_delay_counter|msec10|counter [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\the_datapath|the_delay_counter|msec10|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\the_datapath|the_delay_counter|msec10|Add0~25_sumout ),
	.cout(\the_datapath|the_delay_counter|msec10|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \the_datapath|the_delay_counter|msec10|Add0~25 .extended_lut = "off";
defparam \the_datapath|the_delay_counter|msec10|Add0~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \the_datapath|the_delay_counter|msec10|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y2_N50
dffeas \the_datapath|the_delay_counter|msec10|counter[16] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\the_datapath|the_delay_counter|msec10|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\the_datapath|the_delay_counter|msec10|counter[18]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_datapath|the_delay_counter|msec10|counter [16]),
	.prn(vcc));
// synopsys translate_off
defparam \the_datapath|the_delay_counter|msec10|counter[16] .is_wysiwyg = "true";
defparam \the_datapath|the_delay_counter|msec10|counter[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y2_N51
cyclonev_lcell_comb \the_datapath|the_delay_counter|msec10|Add0~29 (
// Equation(s):
// \the_datapath|the_delay_counter|msec10|Add0~29_sumout  = SUM(( \the_datapath|the_delay_counter|msec10|counter [17] ) + ( GND ) + ( \the_datapath|the_delay_counter|msec10|Add0~26  ))
// \the_datapath|the_delay_counter|msec10|Add0~30  = CARRY(( \the_datapath|the_delay_counter|msec10|counter [17] ) + ( GND ) + ( \the_datapath|the_delay_counter|msec10|Add0~26  ))

	.dataa(!\the_datapath|the_delay_counter|msec10|counter [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\the_datapath|the_delay_counter|msec10|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\the_datapath|the_delay_counter|msec10|Add0~29_sumout ),
	.cout(\the_datapath|the_delay_counter|msec10|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \the_datapath|the_delay_counter|msec10|Add0~29 .extended_lut = "off";
defparam \the_datapath|the_delay_counter|msec10|Add0~29 .lut_mask = 64'h0000FFFF00005555;
defparam \the_datapath|the_delay_counter|msec10|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y2_N53
dffeas \the_datapath|the_delay_counter|msec10|counter[17] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\the_datapath|the_delay_counter|msec10|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\the_datapath|the_delay_counter|msec10|counter[18]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_datapath|the_delay_counter|msec10|counter [17]),
	.prn(vcc));
// synopsys translate_off
defparam \the_datapath|the_delay_counter|msec10|counter[17] .is_wysiwyg = "true";
defparam \the_datapath|the_delay_counter|msec10|counter[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y2_N54
cyclonev_lcell_comb \the_datapath|the_delay_counter|msec10|Add0~33 (
// Equation(s):
// \the_datapath|the_delay_counter|msec10|Add0~33_sumout  = SUM(( \the_datapath|the_delay_counter|msec10|counter [18] ) + ( GND ) + ( \the_datapath|the_delay_counter|msec10|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\the_datapath|the_delay_counter|msec10|counter [18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\the_datapath|the_delay_counter|msec10|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\the_datapath|the_delay_counter|msec10|Add0~33_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_datapath|the_delay_counter|msec10|Add0~33 .extended_lut = "off";
defparam \the_datapath|the_delay_counter|msec10|Add0~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \the_datapath|the_delay_counter|msec10|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y2_N56
dffeas \the_datapath|the_delay_counter|msec10|counter[18] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\the_datapath|the_delay_counter|msec10|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\the_datapath|the_delay_counter|msec10|counter[18]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_datapath|the_delay_counter|msec10|counter [18]),
	.prn(vcc));
// synopsys translate_off
defparam \the_datapath|the_delay_counter|msec10|counter[18] .is_wysiwyg = "true";
defparam \the_datapath|the_delay_counter|msec10|counter[18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y2_N30
cyclonev_lcell_comb \the_datapath|the_delay_counter|Equal0~1 (
// Equation(s):
// \the_datapath|the_delay_counter|Equal0~1_combout  = ( !\the_datapath|the_delay_counter|msec10|counter [0] & ( !\the_datapath|the_delay_counter|msec10|counter [2] & ( (!\the_datapath|the_delay_counter|msec10|counter [3] & 
// (!\the_datapath|the_delay_counter|msec10|counter [18] & (!\the_datapath|the_delay_counter|msec10|counter [4] & !\the_datapath|the_delay_counter|msec10|counter [5]))) ) ) )

	.dataa(!\the_datapath|the_delay_counter|msec10|counter [3]),
	.datab(!\the_datapath|the_delay_counter|msec10|counter [18]),
	.datac(!\the_datapath|the_delay_counter|msec10|counter [4]),
	.datad(!\the_datapath|the_delay_counter|msec10|counter [5]),
	.datae(!\the_datapath|the_delay_counter|msec10|counter [0]),
	.dataf(!\the_datapath|the_delay_counter|msec10|counter [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_datapath|the_delay_counter|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_datapath|the_delay_counter|Equal0~1 .extended_lut = "off";
defparam \the_datapath|the_delay_counter|Equal0~1 .lut_mask = 64'h8000000000000000;
defparam \the_datapath|the_delay_counter|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y2_N24
cyclonev_lcell_comb \the_datapath|the_delay_counter|Equal0~0 (
// Equation(s):
// \the_datapath|the_delay_counter|Equal0~0_combout  = ( !\the_datapath|the_delay_counter|msec10|counter [17] & ( !\the_datapath|the_delay_counter|msec10|counter [16] & ( (!\the_datapath|the_delay_counter|msec10|counter [15] & 
// (!\the_datapath|the_delay_counter|msec10|counter [12] & (!\the_datapath|the_delay_counter|msec10|counter [14] & !\the_datapath|the_delay_counter|msec10|counter [13]))) ) ) )

	.dataa(!\the_datapath|the_delay_counter|msec10|counter [15]),
	.datab(!\the_datapath|the_delay_counter|msec10|counter [12]),
	.datac(!\the_datapath|the_delay_counter|msec10|counter [14]),
	.datad(!\the_datapath|the_delay_counter|msec10|counter [13]),
	.datae(!\the_datapath|the_delay_counter|msec10|counter [17]),
	.dataf(!\the_datapath|the_delay_counter|msec10|counter [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_datapath|the_delay_counter|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_datapath|the_delay_counter|Equal0~0 .extended_lut = "off";
defparam \the_datapath|the_delay_counter|Equal0~0 .lut_mask = 64'h8000000000000000;
defparam \the_datapath|the_delay_counter|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y2_N39
cyclonev_lcell_comb \the_datapath|the_delay_counter|msec10|counter[18]~0 (
// Equation(s):
// \the_datapath|the_delay_counter|msec10|counter[18]~0_combout  = ( \the_datapath|the_delay_counter|msec10|counter [11] & ( \the_datapath|the_delay_counter|Equal0~0_combout  & ( !\KEY[0]~input_o  ) ) ) # ( !\the_datapath|the_delay_counter|msec10|counter 
// [11] & ( \the_datapath|the_delay_counter|Equal0~0_combout  & ( (!\KEY[0]~input_o ) # ((\the_datapath|the_delay_counter|Equal0~2_combout  & (\the_datapath|the_delay_counter|Equal0~1_combout  & \the_datapath|the_delay_counter|msec10|counter [1]))) ) ) ) # ( 
// \the_datapath|the_delay_counter|msec10|counter [11] & ( !\the_datapath|the_delay_counter|Equal0~0_combout  & ( !\KEY[0]~input_o  ) ) ) # ( !\the_datapath|the_delay_counter|msec10|counter [11] & ( !\the_datapath|the_delay_counter|Equal0~0_combout  & ( 
// !\KEY[0]~input_o  ) ) )

	.dataa(!\the_datapath|the_delay_counter|Equal0~2_combout ),
	.datab(!\the_datapath|the_delay_counter|Equal0~1_combout ),
	.datac(!\KEY[0]~input_o ),
	.datad(!\the_datapath|the_delay_counter|msec10|counter [1]),
	.datae(!\the_datapath|the_delay_counter|msec10|counter [11]),
	.dataf(!\the_datapath|the_delay_counter|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_datapath|the_delay_counter|msec10|counter[18]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_datapath|the_delay_counter|msec10|counter[18]~0 .extended_lut = "off";
defparam \the_datapath|the_delay_counter|msec10|counter[18]~0 .lut_mask = 64'hF0F0F0F0F0F1F0F0;
defparam \the_datapath|the_delay_counter|msec10|counter[18]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y2_N2
dffeas \the_datapath|the_delay_counter|msec10|counter[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\the_datapath|the_delay_counter|msec10|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\the_datapath|the_delay_counter|msec10|counter[18]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_datapath|the_delay_counter|msec10|counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \the_datapath|the_delay_counter|msec10|counter[0] .is_wysiwyg = "true";
defparam \the_datapath|the_delay_counter|msec10|counter[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y2_N5
dffeas \the_datapath|the_delay_counter|msec10|counter[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\the_datapath|the_delay_counter|msec10|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\the_datapath|the_delay_counter|msec10|counter[18]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_datapath|the_delay_counter|msec10|counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \the_datapath|the_delay_counter|msec10|counter[1] .is_wysiwyg = "true";
defparam \the_datapath|the_delay_counter|msec10|counter[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y2_N30
cyclonev_lcell_comb \the_datapath|the_delay_counter|Add0~9 (
// Equation(s):
// \the_datapath|the_delay_counter|Add0~9_sumout  = SUM(( \the_datapath|the_delay_counter|mydelay [0] ) + ( VCC ) + ( !VCC ))
// \the_datapath|the_delay_counter|Add0~10  = CARRY(( \the_datapath|the_delay_counter|mydelay [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\the_datapath|the_delay_counter|mydelay [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\the_datapath|the_delay_counter|Add0~9_sumout ),
	.cout(\the_datapath|the_delay_counter|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \the_datapath|the_delay_counter|Add0~9 .extended_lut = "off";
defparam \the_datapath|the_delay_counter|Add0~9 .lut_mask = 64'h00000000000000FF;
defparam \the_datapath|the_delay_counter|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y2_N18
cyclonev_lcell_comb \the_datapath|the_delay_counter|Equal0~3 (
// Equation(s):
// \the_datapath|the_delay_counter|Equal0~3_combout  = ( !\the_datapath|the_delay_counter|msec10|counter [11] & ( \the_datapath|the_delay_counter|Equal0~1_combout  & ( (\the_datapath|the_delay_counter|Equal0~0_combout  & 
// \the_datapath|the_delay_counter|Equal0~2_combout ) ) ) )

	.dataa(!\the_datapath|the_delay_counter|Equal0~0_combout ),
	.datab(gnd),
	.datac(!\the_datapath|the_delay_counter|Equal0~2_combout ),
	.datad(gnd),
	.datae(!\the_datapath|the_delay_counter|msec10|counter [11]),
	.dataf(!\the_datapath|the_delay_counter|Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_datapath|the_delay_counter|Equal0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_datapath|the_delay_counter|Equal0~3 .extended_lut = "off";
defparam \the_datapath|the_delay_counter|Equal0~3 .lut_mask = 64'h0000000005050000;
defparam \the_datapath|the_delay_counter|Equal0~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y2_N54
cyclonev_lcell_comb \the_datapath|the_delay_counter|mydelay[1]~0 (
// Equation(s):
// \the_datapath|the_delay_counter|mydelay[1]~0_combout  = ( \the_control_fsm|start_delay_counter~q  & ( \the_datapath|the_delay_counter|Equal0~3_combout  ) ) # ( !\the_control_fsm|start_delay_counter~q  & ( \the_datapath|the_delay_counter|Equal0~3_combout  
// & ( (!\KEY[0]~input_o ) # ((\the_control_fsm|enable_delay_counter~q  & (!\the_datapath|the_delay_counter|msec10|counter [1] & !\the_datapath|the_delay_counter|Equal1~1_combout ))) ) ) ) # ( \the_control_fsm|start_delay_counter~q  & ( 
// !\the_datapath|the_delay_counter|Equal0~3_combout  ) ) # ( !\the_control_fsm|start_delay_counter~q  & ( !\the_datapath|the_delay_counter|Equal0~3_combout  & ( !\KEY[0]~input_o  ) ) )

	.dataa(!\the_control_fsm|enable_delay_counter~q ),
	.datab(!\KEY[0]~input_o ),
	.datac(!\the_datapath|the_delay_counter|msec10|counter [1]),
	.datad(!\the_datapath|the_delay_counter|Equal1~1_combout ),
	.datae(!\the_control_fsm|start_delay_counter~q ),
	.dataf(!\the_datapath|the_delay_counter|Equal0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_datapath|the_delay_counter|mydelay[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_datapath|the_delay_counter|mydelay[1]~0 .extended_lut = "off";
defparam \the_datapath|the_delay_counter|mydelay[1]~0 .lut_mask = 64'hCCCCFFFFDCCCFFFF;
defparam \the_datapath|the_delay_counter|mydelay[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y2_N32
dffeas \the_datapath|the_delay_counter|mydelay[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\the_datapath|the_delay_counter|Add0~9_sumout ),
	.asdata(\the_datapath|the_regfile|reg0 [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(\the_control_fsm|start_delay_counter~q ),
	.ena(\the_datapath|the_delay_counter|mydelay[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_datapath|the_delay_counter|mydelay [0]),
	.prn(vcc));
// synopsys translate_off
defparam \the_datapath|the_delay_counter|mydelay[0] .is_wysiwyg = "true";
defparam \the_datapath|the_delay_counter|mydelay[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y2_N33
cyclonev_lcell_comb \the_datapath|the_delay_counter|Add0~17 (
// Equation(s):
// \the_datapath|the_delay_counter|Add0~17_sumout  = SUM(( \the_datapath|the_delay_counter|mydelay [1] ) + ( VCC ) + ( \the_datapath|the_delay_counter|Add0~10  ))
// \the_datapath|the_delay_counter|Add0~18  = CARRY(( \the_datapath|the_delay_counter|mydelay [1] ) + ( VCC ) + ( \the_datapath|the_delay_counter|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\the_datapath|the_delay_counter|mydelay [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\the_datapath|the_delay_counter|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\the_datapath|the_delay_counter|Add0~17_sumout ),
	.cout(\the_datapath|the_delay_counter|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \the_datapath|the_delay_counter|Add0~17 .extended_lut = "off";
defparam \the_datapath|the_delay_counter|Add0~17 .lut_mask = 64'h00000000000000FF;
defparam \the_datapath|the_delay_counter|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y2_N35
dffeas \the_datapath|the_delay_counter|mydelay[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\the_datapath|the_delay_counter|Add0~17_sumout ),
	.asdata(\the_datapath|the_regfile|reg0 [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(\the_control_fsm|start_delay_counter~q ),
	.ena(\the_datapath|the_delay_counter|mydelay[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_datapath|the_delay_counter|mydelay [1]),
	.prn(vcc));
// synopsys translate_off
defparam \the_datapath|the_delay_counter|mydelay[1] .is_wysiwyg = "true";
defparam \the_datapath|the_delay_counter|mydelay[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y2_N36
cyclonev_lcell_comb \the_datapath|the_delay_counter|Add0~21 (
// Equation(s):
// \the_datapath|the_delay_counter|Add0~21_sumout  = SUM(( \the_datapath|the_delay_counter|mydelay [2] ) + ( VCC ) + ( \the_datapath|the_delay_counter|Add0~18  ))
// \the_datapath|the_delay_counter|Add0~22  = CARRY(( \the_datapath|the_delay_counter|mydelay [2] ) + ( VCC ) + ( \the_datapath|the_delay_counter|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\the_datapath|the_delay_counter|mydelay [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\the_datapath|the_delay_counter|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\the_datapath|the_delay_counter|Add0~21_sumout ),
	.cout(\the_datapath|the_delay_counter|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \the_datapath|the_delay_counter|Add0~21 .extended_lut = "off";
defparam \the_datapath|the_delay_counter|Add0~21 .lut_mask = 64'h00000000000000FF;
defparam \the_datapath|the_delay_counter|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y2_N38
dffeas \the_datapath|the_delay_counter|mydelay[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\the_datapath|the_delay_counter|Add0~21_sumout ),
	.asdata(\the_datapath|the_regfile|reg0 [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(\the_control_fsm|start_delay_counter~q ),
	.ena(\the_datapath|the_delay_counter|mydelay[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_datapath|the_delay_counter|mydelay [2]),
	.prn(vcc));
// synopsys translate_off
defparam \the_datapath|the_delay_counter|mydelay[2] .is_wysiwyg = "true";
defparam \the_datapath|the_delay_counter|mydelay[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y2_N39
cyclonev_lcell_comb \the_datapath|the_delay_counter|Add0~25 (
// Equation(s):
// \the_datapath|the_delay_counter|Add0~25_sumout  = SUM(( \the_datapath|the_delay_counter|mydelay [3] ) + ( VCC ) + ( \the_datapath|the_delay_counter|Add0~22  ))
// \the_datapath|the_delay_counter|Add0~26  = CARRY(( \the_datapath|the_delay_counter|mydelay [3] ) + ( VCC ) + ( \the_datapath|the_delay_counter|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\the_datapath|the_delay_counter|mydelay [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\the_datapath|the_delay_counter|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\the_datapath|the_delay_counter|Add0~25_sumout ),
	.cout(\the_datapath|the_delay_counter|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \the_datapath|the_delay_counter|Add0~25 .extended_lut = "off";
defparam \the_datapath|the_delay_counter|Add0~25 .lut_mask = 64'h00000000000000FF;
defparam \the_datapath|the_delay_counter|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y2_N40
dffeas \the_datapath|the_delay_counter|mydelay[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\the_datapath|the_delay_counter|Add0~25_sumout ),
	.asdata(\the_datapath|the_regfile|reg0 [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(\the_control_fsm|start_delay_counter~q ),
	.ena(\the_datapath|the_delay_counter|mydelay[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_datapath|the_delay_counter|mydelay [3]),
	.prn(vcc));
// synopsys translate_off
defparam \the_datapath|the_delay_counter|mydelay[3] .is_wysiwyg = "true";
defparam \the_datapath|the_delay_counter|mydelay[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y2_N42
cyclonev_lcell_comb \the_datapath|the_delay_counter|Add0~29 (
// Equation(s):
// \the_datapath|the_delay_counter|Add0~29_sumout  = SUM(( \the_datapath|the_delay_counter|mydelay [4] ) + ( VCC ) + ( \the_datapath|the_delay_counter|Add0~26  ))
// \the_datapath|the_delay_counter|Add0~30  = CARRY(( \the_datapath|the_delay_counter|mydelay [4] ) + ( VCC ) + ( \the_datapath|the_delay_counter|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\the_datapath|the_delay_counter|mydelay [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\the_datapath|the_delay_counter|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\the_datapath|the_delay_counter|Add0~29_sumout ),
	.cout(\the_datapath|the_delay_counter|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \the_datapath|the_delay_counter|Add0~29 .extended_lut = "off";
defparam \the_datapath|the_delay_counter|Add0~29 .lut_mask = 64'h00000000000000FF;
defparam \the_datapath|the_delay_counter|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y2_N44
dffeas \the_datapath|the_delay_counter|mydelay[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\the_datapath|the_delay_counter|Add0~29_sumout ),
	.asdata(\the_datapath|the_regfile|reg0 [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(\the_control_fsm|start_delay_counter~q ),
	.ena(\the_datapath|the_delay_counter|mydelay[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_datapath|the_delay_counter|mydelay [4]),
	.prn(vcc));
// synopsys translate_off
defparam \the_datapath|the_delay_counter|mydelay[4] .is_wysiwyg = "true";
defparam \the_datapath|the_delay_counter|mydelay[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y2_N45
cyclonev_lcell_comb \the_datapath|the_delay_counter|Add0~1 (
// Equation(s):
// \the_datapath|the_delay_counter|Add0~1_sumout  = SUM(( \the_datapath|the_delay_counter|mydelay [5] ) + ( VCC ) + ( \the_datapath|the_delay_counter|Add0~30  ))
// \the_datapath|the_delay_counter|Add0~2  = CARRY(( \the_datapath|the_delay_counter|mydelay [5] ) + ( VCC ) + ( \the_datapath|the_delay_counter|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\the_datapath|the_delay_counter|mydelay [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\the_datapath|the_delay_counter|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\the_datapath|the_delay_counter|Add0~1_sumout ),
	.cout(\the_datapath|the_delay_counter|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \the_datapath|the_delay_counter|Add0~1 .extended_lut = "off";
defparam \the_datapath|the_delay_counter|Add0~1 .lut_mask = 64'h00000000000000FF;
defparam \the_datapath|the_delay_counter|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y2_N47
dffeas \the_datapath|the_delay_counter|mydelay[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\the_datapath|the_delay_counter|Add0~1_sumout ),
	.asdata(\the_datapath|the_regfile|reg0 [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(\the_control_fsm|start_delay_counter~q ),
	.ena(\the_datapath|the_delay_counter|mydelay[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_datapath|the_delay_counter|mydelay [5]),
	.prn(vcc));
// synopsys translate_off
defparam \the_datapath|the_delay_counter|mydelay[5] .is_wysiwyg = "true";
defparam \the_datapath|the_delay_counter|mydelay[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y2_N48
cyclonev_lcell_comb \the_datapath|the_delay_counter|Add0~13 (
// Equation(s):
// \the_datapath|the_delay_counter|Add0~13_sumout  = SUM(( \the_datapath|the_delay_counter|mydelay [6] ) + ( VCC ) + ( \the_datapath|the_delay_counter|Add0~2  ))
// \the_datapath|the_delay_counter|Add0~14  = CARRY(( \the_datapath|the_delay_counter|mydelay [6] ) + ( VCC ) + ( \the_datapath|the_delay_counter|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\the_datapath|the_delay_counter|mydelay [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\the_datapath|the_delay_counter|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\the_datapath|the_delay_counter|Add0~13_sumout ),
	.cout(\the_datapath|the_delay_counter|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \the_datapath|the_delay_counter|Add0~13 .extended_lut = "off";
defparam \the_datapath|the_delay_counter|Add0~13 .lut_mask = 64'h00000000000000FF;
defparam \the_datapath|the_delay_counter|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y2_N50
dffeas \the_datapath|the_delay_counter|mydelay[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\the_datapath|the_delay_counter|Add0~13_sumout ),
	.asdata(\the_datapath|the_regfile|reg0 [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(\the_control_fsm|start_delay_counter~q ),
	.ena(\the_datapath|the_delay_counter|mydelay[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_datapath|the_delay_counter|mydelay [6]),
	.prn(vcc));
// synopsys translate_off
defparam \the_datapath|the_delay_counter|mydelay[6] .is_wysiwyg = "true";
defparam \the_datapath|the_delay_counter|mydelay[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y2_N51
cyclonev_lcell_comb \the_datapath|the_delay_counter|Add0~5 (
// Equation(s):
// \the_datapath|the_delay_counter|Add0~5_sumout  = SUM(( \the_datapath|the_delay_counter|mydelay [7] ) + ( VCC ) + ( \the_datapath|the_delay_counter|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\the_datapath|the_delay_counter|mydelay [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\the_datapath|the_delay_counter|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\the_datapath|the_delay_counter|Add0~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_datapath|the_delay_counter|Add0~5 .extended_lut = "off";
defparam \the_datapath|the_delay_counter|Add0~5 .lut_mask = 64'h00000000000000FF;
defparam \the_datapath|the_delay_counter|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y2_N53
dffeas \the_datapath|the_delay_counter|mydelay[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\the_datapath|the_delay_counter|Add0~5_sumout ),
	.asdata(\the_datapath|the_regfile|reg0 [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(\the_control_fsm|start_delay_counter~q ),
	.ena(\the_datapath|the_delay_counter|mydelay[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_datapath|the_delay_counter|mydelay [7]),
	.prn(vcc));
// synopsys translate_off
defparam \the_datapath|the_delay_counter|mydelay[7] .is_wysiwyg = "true";
defparam \the_datapath|the_delay_counter|mydelay[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y2_N18
cyclonev_lcell_comb \the_datapath|the_delay_counter|Equal1~0 (
// Equation(s):
// \the_datapath|the_delay_counter|Equal1~0_combout  = ( !\the_datapath|the_delay_counter|mydelay [3] & ( !\the_datapath|the_delay_counter|mydelay [1] & ( (!\the_datapath|the_delay_counter|mydelay [4] & !\the_datapath|the_delay_counter|mydelay [2]) ) ) )

	.dataa(gnd),
	.datab(!\the_datapath|the_delay_counter|mydelay [4]),
	.datac(!\the_datapath|the_delay_counter|mydelay [2]),
	.datad(gnd),
	.datae(!\the_datapath|the_delay_counter|mydelay [3]),
	.dataf(!\the_datapath|the_delay_counter|mydelay [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_datapath|the_delay_counter|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_datapath|the_delay_counter|Equal1~0 .extended_lut = "off";
defparam \the_datapath|the_delay_counter|Equal1~0 .lut_mask = 64'hC0C0000000000000;
defparam \the_datapath|the_delay_counter|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y2_N0
cyclonev_lcell_comb \the_datapath|the_delay_counter|Equal1~1 (
// Equation(s):
// \the_datapath|the_delay_counter|Equal1~1_combout  = ( !\the_datapath|the_delay_counter|mydelay [5] & ( \the_datapath|the_delay_counter|Equal1~0_combout  & ( (!\the_datapath|the_delay_counter|mydelay [7] & (!\the_datapath|the_delay_counter|mydelay [0] & 
// !\the_datapath|the_delay_counter|mydelay [6])) ) ) )

	.dataa(!\the_datapath|the_delay_counter|mydelay [7]),
	.datab(!\the_datapath|the_delay_counter|mydelay [0]),
	.datac(!\the_datapath|the_delay_counter|mydelay [6]),
	.datad(gnd),
	.datae(!\the_datapath|the_delay_counter|mydelay [5]),
	.dataf(!\the_datapath|the_delay_counter|Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_datapath|the_delay_counter|Equal1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_datapath|the_delay_counter|Equal1~1 .extended_lut = "off";
defparam \the_datapath|the_delay_counter|Equal1~1 .lut_mask = 64'h0000000080800000;
defparam \the_datapath|the_delay_counter|Equal1~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y2_N12
cyclonev_lcell_comb \the_datapath|the_delay_counter|done~0 (
// Equation(s):
// \the_datapath|the_delay_counter|done~0_combout  = ( \the_datapath|the_delay_counter|done~q  & ( \the_datapath|the_delay_counter|Equal0~3_combout  & ( (!\the_control_fsm|enable_delay_counter~q ) # (((\the_datapath|the_delay_counter|Equal1~1_combout ) # 
// (\the_datapath|the_delay_counter|msec10|counter [1])) # (\the_control_fsm|start_delay_counter~q )) ) ) ) # ( !\the_datapath|the_delay_counter|done~q  & ( \the_datapath|the_delay_counter|Equal0~3_combout  & ( (\the_control_fsm|enable_delay_counter~q  & 
// (!\the_control_fsm|start_delay_counter~q  & (!\the_datapath|the_delay_counter|msec10|counter [1] & \the_datapath|the_delay_counter|Equal1~1_combout ))) ) ) ) # ( \the_datapath|the_delay_counter|done~q  & ( !\the_datapath|the_delay_counter|Equal0~3_combout 
//  ) )

	.dataa(!\the_control_fsm|enable_delay_counter~q ),
	.datab(!\the_control_fsm|start_delay_counter~q ),
	.datac(!\the_datapath|the_delay_counter|msec10|counter [1]),
	.datad(!\the_datapath|the_delay_counter|Equal1~1_combout ),
	.datae(!\the_datapath|the_delay_counter|done~q ),
	.dataf(!\the_datapath|the_delay_counter|Equal0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_datapath|the_delay_counter|done~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_datapath|the_delay_counter|done~0 .extended_lut = "off";
defparam \the_datapath|the_delay_counter|done~0 .lut_mask = 64'h0000FFFF0040BFFF;
defparam \the_datapath|the_delay_counter|done~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y2_N14
dffeas \the_datapath|the_delay_counter|done (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\the_datapath|the_delay_counter|done~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\KEY[0]~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_datapath|the_delay_counter|done~q ),
	.prn(vcc));
// synopsys translate_off
defparam \the_datapath|the_delay_counter|done .is_wysiwyg = "true";
defparam \the_datapath|the_delay_counter|done .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y1_N18
cyclonev_lcell_comb \the_control_fsm|enable_delay_counter~0 (
// Equation(s):
// \the_control_fsm|enable_delay_counter~0_combout  = ( \the_control_fsm|state.PAUSE_DELAY~q  & ( !\the_datapath|the_delay_counter|done~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\the_datapath|the_delay_counter|done~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\the_control_fsm|state.PAUSE_DELAY~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_control_fsm|enable_delay_counter~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_control_fsm|enable_delay_counter~0 .extended_lut = "off";
defparam \the_control_fsm|enable_delay_counter~0 .lut_mask = 64'h00000000F0F0F0F0;
defparam \the_control_fsm|enable_delay_counter~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y1_N15
cyclonev_lcell_comb \the_control_fsm|Selector19~0 (
// Equation(s):
// \the_control_fsm|Selector19~0_combout  = ( \the_control_fsm|enable_delay_counter~0_combout  ) # ( !\the_control_fsm|enable_delay_counter~0_combout  & ( \the_control_fsm|state.PAUSE~q  ) )

	.dataa(!\the_control_fsm|state.PAUSE~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\the_control_fsm|enable_delay_counter~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_control_fsm|Selector19~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_control_fsm|Selector19~0 .extended_lut = "off";
defparam \the_control_fsm|Selector19~0 .lut_mask = 64'h55555555FFFFFFFF;
defparam \the_control_fsm|Selector19~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y1_N17
dffeas \the_control_fsm|state.PAUSE_DELAY (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\the_control_fsm|Selector19~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_control_fsm|state.PAUSE_DELAY~q ),
	.prn(vcc));
// synopsys translate_off
defparam \the_control_fsm|state.PAUSE_DELAY .is_wysiwyg = "true";
defparam \the_control_fsm|state.PAUSE_DELAY .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y1_N24
cyclonev_lcell_comb \the_control_fsm|state.RESET~0 (
// Equation(s):
// \the_control_fsm|state.RESET~0_combout  = ( \the_control_fsm|WideOr8~0_combout  & ( (!\the_control_fsm|state.PAUSE_DELAY~q  & ((!\the_datapath|the_temp_register|zero~q ))) # (\the_control_fsm|state.PAUSE_DELAY~q  & (!\the_datapath|the_delay_counter|done~q 
// )) ) ) # ( !\the_control_fsm|WideOr8~0_combout  & ( (\the_control_fsm|state.PAUSE_DELAY~q  & !\the_datapath|the_delay_counter|done~q ) ) )

	.dataa(gnd),
	.datab(!\the_control_fsm|state.PAUSE_DELAY~q ),
	.datac(!\the_datapath|the_delay_counter|done~q ),
	.datad(!\the_datapath|the_temp_register|zero~q ),
	.datae(gnd),
	.dataf(!\the_control_fsm|WideOr8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_control_fsm|state.RESET~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_control_fsm|state.RESET~0 .extended_lut = "off";
defparam \the_control_fsm|state.RESET~0 .lut_mask = 64'h30303030FC30FC30;
defparam \the_control_fsm|state.RESET~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y1_N42
cyclonev_lcell_comb \the_control_fsm|state.RESET~1 (
// Equation(s):
// \the_control_fsm|state.RESET~1_combout  = ( \the_control_fsm|state~52_combout  & ( (\KEY[0]~input_o  & (((!\the_control_fsm|state.DECODE~q  & !\the_control_fsm|state.RESET~0_combout )) # (\the_control_fsm|state.RESET~q ))) ) ) # ( 
// !\the_control_fsm|state~52_combout  & ( (\KEY[0]~input_o  & (((!\the_control_fsm|state.RESET~0_combout ) # (\the_control_fsm|state.RESET~q )) # (\the_control_fsm|state.DECODE~q ))) ) )

	.dataa(!\the_control_fsm|state.DECODE~q ),
	.datab(!\the_control_fsm|state.RESET~q ),
	.datac(!\the_control_fsm|state.RESET~0_combout ),
	.datad(!\KEY[0]~input_o ),
	.datae(gnd),
	.dataf(!\the_control_fsm|state~52_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_control_fsm|state.RESET~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_control_fsm|state.RESET~1 .extended_lut = "off";
defparam \the_control_fsm|state.RESET~1 .lut_mask = 64'h00F700F700B300B3;
defparam \the_control_fsm|state.RESET~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y1_N44
dffeas \the_control_fsm|state.RESET (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\the_control_fsm|state.RESET~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_control_fsm|state.RESET~q ),
	.prn(vcc));
// synopsys translate_off
defparam \the_control_fsm|state.RESET .is_wysiwyg = "true";
defparam \the_control_fsm|state.RESET .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y1_N51
cyclonev_lcell_comb \the_datapath|the_decoder|Equal8~0 (
// Equation(s):
// \the_datapath|the_decoder|Equal8~0_combout  = ( \the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [7] & ( !\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [5] & ( 
// (!\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [2] & (!\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [3] & (!\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [4] & 
// \the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [6]))) ) ) )

	.dataa(!\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [2]),
	.datab(!\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [3]),
	.datac(!\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [4]),
	.datad(!\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [6]),
	.datae(!\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [7]),
	.dataf(!\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_datapath|the_decoder|Equal8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_datapath|the_decoder|Equal8~0 .extended_lut = "off";
defparam \the_datapath|the_decoder|Equal8~0 .lut_mask = 64'h0000008000000000;
defparam \the_datapath|the_decoder|Equal8~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y1_N39
cyclonev_lcell_comb \the_control_fsm|state~61 (
// Equation(s):
// \the_control_fsm|state~61_combout  = ( \the_datapath|the_decoder|Equal8~0_combout  & ( (\KEY[0]~input_o  & (!\the_control_fsm|state~52_combout  & \the_control_fsm|state.DECODE~q )) ) )

	.dataa(!\KEY[0]~input_o ),
	.datab(!\the_control_fsm|state~52_combout ),
	.datac(gnd),
	.datad(!\the_control_fsm|state.DECODE~q ),
	.datae(gnd),
	.dataf(!\the_datapath|the_decoder|Equal8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_control_fsm|state~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_control_fsm|state~61 .extended_lut = "off";
defparam \the_control_fsm|state~61 .lut_mask = 64'h0000000000440044;
defparam \the_control_fsm|state~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y1_N40
dffeas \the_control_fsm|state.MOVA (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\the_control_fsm|state~61_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_control_fsm|state.MOVA~q ),
	.prn(vcc));
// synopsys translate_off
defparam \the_control_fsm|state.MOVA .is_wysiwyg = "true";
defparam \the_control_fsm|state.MOVA .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y1_N48
cyclonev_lcell_comb \the_control_fsm|Selector1~0 (
// Equation(s):
// \the_control_fsm|Selector1~0_combout  = ( \the_control_fsm|state.PAUSE_DELAY~q  & ( (!\the_datapath|the_delay_counter|done~q  & (!\the_control_fsm|state.MOVR_STAGE2~q  & (!\the_control_fsm|state.MOVA~q  & !\the_control_fsm|state.MOVRHS_STAGE2~q ))) ) ) # 
// ( !\the_control_fsm|state.PAUSE_DELAY~q  & ( (!\the_control_fsm|state.MOVR_STAGE2~q  & (!\the_control_fsm|state.MOVA~q  & !\the_control_fsm|state.MOVRHS_STAGE2~q )) ) )

	.dataa(!\the_datapath|the_delay_counter|done~q ),
	.datab(!\the_control_fsm|state.MOVR_STAGE2~q ),
	.datac(!\the_control_fsm|state.MOVA~q ),
	.datad(!\the_control_fsm|state.MOVRHS_STAGE2~q ),
	.datae(gnd),
	.dataf(!\the_control_fsm|state.PAUSE_DELAY~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_control_fsm|Selector1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_control_fsm|Selector1~0 .extended_lut = "off";
defparam \the_control_fsm|Selector1~0 .lut_mask = 64'hC000C00080008000;
defparam \the_control_fsm|Selector1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y1_N51
cyclonev_lcell_comb \the_control_fsm|Selector1~1 (
// Equation(s):
// \the_control_fsm|Selector1~1_combout  = ( \the_control_fsm|state.SUBI~q  ) # ( !\the_control_fsm|state.SUBI~q  & ( (((!\the_control_fsm|Selector1~0_combout ) # (\the_control_fsm|WideOr17~0_combout )) # (\the_control_fsm|state.ADDI~q )) # 
// (\the_control_fsm|state.CLR~q ) ) )

	.dataa(!\the_control_fsm|state.CLR~q ),
	.datab(!\the_control_fsm|state.ADDI~q ),
	.datac(!\the_control_fsm|Selector1~0_combout ),
	.datad(!\the_control_fsm|WideOr17~0_combout ),
	.datae(!\the_control_fsm|state.SUBI~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_control_fsm|Selector1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_control_fsm|Selector1~1 .extended_lut = "off";
defparam \the_control_fsm|Selector1~1 .lut_mask = 64'hF7FFFFFFF7FFFFFF;
defparam \the_control_fsm|Selector1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y1_N52
dffeas \the_control_fsm|state.FETCH (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\the_control_fsm|Selector1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_control_fsm|state.FETCH~q ),
	.prn(vcc));
// synopsys translate_off
defparam \the_control_fsm|state.FETCH .is_wysiwyg = "true";
defparam \the_control_fsm|state.FETCH .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y1_N45
cyclonev_lcell_comb \the_control_fsm|Selector2~2 (
// Equation(s):
// \the_control_fsm|Selector2~2_combout  = ( !\the_control_fsm|state.BRZ~q  & ( (\the_control_fsm|state.RESET~q  & (!\the_control_fsm|state.BR~q  & !\the_control_fsm|state.FETCH~q )) ) )

	.dataa(gnd),
	.datab(!\the_control_fsm|state.RESET~q ),
	.datac(!\the_control_fsm|state.BR~q ),
	.datad(!\the_control_fsm|state.FETCH~q ),
	.datae(gnd),
	.dataf(!\the_control_fsm|state.BRZ~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_control_fsm|Selector2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_control_fsm|Selector2~2 .extended_lut = "off";
defparam \the_control_fsm|Selector2~2 .lut_mask = 64'h3000300000000000;
defparam \the_control_fsm|Selector2~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y1_N30
cyclonev_lcell_comb \the_control_fsm|Selector2~0 (
// Equation(s):
// \the_control_fsm|Selector2~0_combout  = ( \the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [4] & ( \the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [5] & ( 
// (\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [6] & (\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [2] & (\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [3] & 
// \the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [7]))) ) ) ) # ( !\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [4] & ( \the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [5] & ( 
// (\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [6] & (!\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [2] & (!\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [3] & 
// !\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [7]))) ) ) ) # ( !\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [4] & ( !\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [5] & 
// ( (\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [6] & (\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [7] & ((!\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [2]) # 
// (!\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [3])))) ) ) )

	.dataa(!\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [6]),
	.datab(!\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [2]),
	.datac(!\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [3]),
	.datad(!\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [7]),
	.datae(!\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [4]),
	.dataf(!\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_control_fsm|Selector2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_control_fsm|Selector2~0 .extended_lut = "off";
defparam \the_control_fsm|Selector2~0 .lut_mask = 64'h0054000040000001;
defparam \the_control_fsm|Selector2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y1_N21
cyclonev_lcell_comb \the_control_fsm|Selector2~1 (
// Equation(s):
// \the_control_fsm|Selector2~1_combout  = ( \the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [6] & ( (\the_control_fsm|state.DECODE~q  & ((!\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [4]) # 
// (\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [7]))) ) )

	.dataa(!\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [7]),
	.datab(!\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [4]),
	.datac(gnd),
	.datad(!\the_control_fsm|state.DECODE~q ),
	.datae(gnd),
	.dataf(!\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_control_fsm|Selector2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_control_fsm|Selector2~1 .extended_lut = "off";
defparam \the_control_fsm|Selector2~1 .lut_mask = 64'h0000000000DD00DD;
defparam \the_control_fsm|Selector2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y1_N18
cyclonev_lcell_comb \the_datapath|the_decoder|Equal4~0 (
// Equation(s):
// \the_datapath|the_decoder|Equal4~0_combout  = ( !\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [5] & ( (!\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [7] & 
// (!\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [4] & \the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [6])) ) )

	.dataa(!\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [7]),
	.datab(!\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [4]),
	.datac(!\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_datapath|the_decoder|Equal4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_datapath|the_decoder|Equal4~0 .extended_lut = "off";
defparam \the_datapath|the_decoder|Equal4~0 .lut_mask = 64'h0808080800000000;
defparam \the_datapath|the_decoder|Equal4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y1_N3
cyclonev_lcell_comb \the_control_fsm|Selector2~3 (
// Equation(s):
// \the_control_fsm|Selector2~3_combout  = ( \the_datapath|the_decoder|Equal4~0_combout  & ( !\the_control_fsm|Selector2~2_combout  ) ) # ( !\the_datapath|the_decoder|Equal4~0_combout  & ( (!\the_control_fsm|Selector2~2_combout ) # 
// ((!\the_control_fsm|Selector2~0_combout  & \the_control_fsm|Selector2~1_combout )) ) )

	.dataa(!\the_control_fsm|Selector2~2_combout ),
	.datab(gnd),
	.datac(!\the_control_fsm|Selector2~0_combout ),
	.datad(!\the_control_fsm|Selector2~1_combout ),
	.datae(gnd),
	.dataf(!\the_datapath|the_decoder|Equal4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_control_fsm|Selector2~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_control_fsm|Selector2~3 .extended_lut = "off";
defparam \the_control_fsm|Selector2~3 .lut_mask = 64'hAAFAAAFAAAAAAAAA;
defparam \the_control_fsm|Selector2~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y1_N5
dffeas \the_control_fsm|state.DECODE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\the_control_fsm|Selector2~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_control_fsm|state.DECODE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \the_control_fsm|state.DECODE .is_wysiwyg = "true";
defparam \the_control_fsm|state.DECODE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y1_N27
cyclonev_lcell_comb \the_control_fsm|Selector22~0 (
// Equation(s):
// \the_control_fsm|Selector22~0_combout  = ( \the_control_fsm|state.BRZ~q  & ( (!\the_datapath|the_branch_logic|Equal0~1_combout ) # (\the_control_fsm|state.DECODE~q ) ) ) # ( !\the_control_fsm|state.BRZ~q  & ( \the_control_fsm|state.DECODE~q  ) )

	.dataa(!\the_control_fsm|state.DECODE~q ),
	.datab(gnd),
	.datac(!\the_datapath|the_branch_logic|Equal0~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\the_control_fsm|state.BRZ~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_control_fsm|Selector22~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_control_fsm|Selector22~0 .extended_lut = "off";
defparam \the_control_fsm|Selector22~0 .lut_mask = 64'h55555555F5F5F5F5;
defparam \the_control_fsm|Selector22~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y1_N28
dffeas \the_control_fsm|increment_pc (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\the_control_fsm|Selector22~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_control_fsm|increment_pc~q ),
	.prn(vcc));
// synopsys translate_off
defparam \the_control_fsm|increment_pc .is_wysiwyg = "true";
defparam \the_control_fsm|increment_pc .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y3_N42
cyclonev_lcell_comb \the_datapath|the_alu|result[0]~0 (
// Equation(s):
// \the_datapath|the_alu|result[0]~0_combout  = ( \the_datapath|the_op2_mux|Mux7~1_combout  & ( ((!\the_control_fsm|alu_set_high~q  & ((\the_datapath|the_alu|Add0~1_sumout ))) # (\the_control_fsm|alu_set_high~q  & (\the_datapath|the_op1_mux|Mux7~0_combout 
// ))) # (\the_control_fsm|alu_set_low~q ) ) ) # ( !\the_datapath|the_op2_mux|Mux7~1_combout  & ( (!\the_control_fsm|alu_set_low~q  & ((!\the_control_fsm|alu_set_high~q  & ((\the_datapath|the_alu|Add0~1_sumout ))) # (\the_control_fsm|alu_set_high~q  & 
// (\the_datapath|the_op1_mux|Mux7~0_combout )))) ) )

	.dataa(!\the_control_fsm|alu_set_low~q ),
	.datab(!\the_control_fsm|alu_set_high~q ),
	.datac(!\the_datapath|the_op1_mux|Mux7~0_combout ),
	.datad(!\the_datapath|the_alu|Add0~1_sumout ),
	.datae(gnd),
	.dataf(!\the_datapath|the_op2_mux|Mux7~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_datapath|the_alu|result[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_datapath|the_alu|result[0]~0 .extended_lut = "off";
defparam \the_datapath|the_alu|result[0]~0 .lut_mask = 64'h028A028A57DF57DF;
defparam \the_datapath|the_alu|result[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y3_N2
dffeas \the_datapath|the_pc|pc[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\the_datapath|the_pc|Add0~1_sumout ),
	.asdata(\the_datapath|the_alu|result[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(\the_control_fsm|commit_branch~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_datapath|the_pc|pc [0]),
	.prn(vcc));
// synopsys translate_off
defparam \the_datapath|the_pc|pc[0] .is_wysiwyg = "true";
defparam \the_datapath|the_pc|pc[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y1_N3
cyclonev_lcell_comb \the_control_fsm|state~48 (
// Equation(s):
// \the_control_fsm|state~48_combout  = ( !\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [7] & ( !\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [5] & ( (\KEY[0]~input_o  & 
// (\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [6] & (!\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [4] & \the_control_fsm|state.DECODE~q ))) ) ) )

	.dataa(!\KEY[0]~input_o ),
	.datab(!\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [6]),
	.datac(!\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [4]),
	.datad(!\the_control_fsm|state.DECODE~q ),
	.datae(!\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [7]),
	.dataf(!\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_control_fsm|state~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_control_fsm|state~48 .extended_lut = "off";
defparam \the_control_fsm|state~48 .lut_mask = 64'h0010000000000000;
defparam \the_control_fsm|state~48 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y1_N5
dffeas \the_control_fsm|state.SR0 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\the_control_fsm|state~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_control_fsm|state.SR0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \the_control_fsm|state.SR0 .is_wysiwyg = "true";
defparam \the_control_fsm|state.SR0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y1_N27
cyclonev_lcell_comb \the_control_fsm|alu_set_low~feeder (
// Equation(s):
// \the_control_fsm|alu_set_low~feeder_combout  = ( \the_control_fsm|state.SR0~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\the_control_fsm|state.SR0~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_control_fsm|alu_set_low~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_control_fsm|alu_set_low~feeder .extended_lut = "off";
defparam \the_control_fsm|alu_set_low~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \the_control_fsm|alu_set_low~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y1_N28
dffeas \the_control_fsm|alu_set_low (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\the_control_fsm|alu_set_low~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_control_fsm|alu_set_low~q ),
	.prn(vcc));
// synopsys translate_off
defparam \the_control_fsm|alu_set_low .is_wysiwyg = "true";
defparam \the_control_fsm|alu_set_low .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y1_N57
cyclonev_lcell_comb \the_datapath|the_result_mux|result[0]~0 (
// Equation(s):
// \the_datapath|the_result_mux|result[0]~0_combout  = ( \the_datapath|the_alu|Add0~1_sumout  & ( \the_datapath|the_op1_mux|Mux7~0_combout  & ( (!\the_control_fsm|result_mux_select~q  & ((!\the_control_fsm|alu_set_low~q ) # 
// (\the_datapath|the_op2_mux|Mux7~1_combout ))) ) ) ) # ( !\the_datapath|the_alu|Add0~1_sumout  & ( \the_datapath|the_op1_mux|Mux7~0_combout  & ( (!\the_control_fsm|result_mux_select~q  & ((!\the_control_fsm|alu_set_low~q  & (\the_control_fsm|alu_set_high~q 
// )) # (\the_control_fsm|alu_set_low~q  & ((\the_datapath|the_op2_mux|Mux7~1_combout ))))) ) ) ) # ( \the_datapath|the_alu|Add0~1_sumout  & ( !\the_datapath|the_op1_mux|Mux7~0_combout  & ( (!\the_control_fsm|result_mux_select~q  & 
// ((!\the_control_fsm|alu_set_low~q  & (!\the_control_fsm|alu_set_high~q )) # (\the_control_fsm|alu_set_low~q  & ((\the_datapath|the_op2_mux|Mux7~1_combout ))))) ) ) ) # ( !\the_datapath|the_alu|Add0~1_sumout  & ( !\the_datapath|the_op1_mux|Mux7~0_combout  
// & ( (\the_control_fsm|alu_set_low~q  & (!\the_control_fsm|result_mux_select~q  & \the_datapath|the_op2_mux|Mux7~1_combout )) ) ) )

	.dataa(!\the_control_fsm|alu_set_low~q ),
	.datab(!\the_control_fsm|result_mux_select~q ),
	.datac(!\the_control_fsm|alu_set_high~q ),
	.datad(!\the_datapath|the_op2_mux|Mux7~1_combout ),
	.datae(!\the_datapath|the_alu|Add0~1_sumout ),
	.dataf(!\the_datapath|the_op1_mux|Mux7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_datapath|the_result_mux|result[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_datapath|the_result_mux|result[0]~0 .extended_lut = "off";
defparam \the_datapath|the_result_mux|result[0]~0 .lut_mask = 64'h004480C4084C88CC;
defparam \the_datapath|the_result_mux|result[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y1_N56
dffeas \the_datapath|the_regfile|reg2[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\the_datapath|the_result_mux|result[0]~0_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\the_datapath|the_regfile|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_datapath|the_regfile|reg2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \the_datapath|the_regfile|reg2[0] .is_wysiwyg = "true";
defparam \the_datapath|the_regfile|reg2[0] .power_up = "low";
// synopsys translate_on

// Location: M10K_X58_Y1_N0
cyclonev_ram_block \the_datapath|the_stepper_rom|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(20'b00000000000000000000),
	.portaaddr({\the_datapath|the_regfile|reg2 [2],\the_datapath|the_regfile|reg2 [1],\the_datapath|the_regfile|reg2 [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(20'b00000000000000000000),
	.portbaddr(3'b000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\the_datapath|the_stepper_rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \the_datapath|the_stepper_rom|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \the_datapath|the_stepper_rom|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \the_datapath|the_stepper_rom|altsyncram_component|auto_generated|ram_block1a0 .init_file = "stepper_rom.mif";
defparam \the_datapath|the_stepper_rom|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \the_datapath|the_stepper_rom|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "datapath:the_datapath|stepper_rom:the_stepper_rom|altsyncram:altsyncram_component|altsyncram_7jg1:auto_generated|ALTSYNCRAM";
defparam \the_datapath|the_stepper_rom|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \the_datapath|the_stepper_rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \the_datapath|the_stepper_rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 3;
defparam \the_datapath|the_stepper_rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \the_datapath|the_stepper_rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \the_datapath|the_stepper_rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \the_datapath|the_stepper_rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 20;
defparam \the_datapath|the_stepper_rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \the_datapath|the_stepper_rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \the_datapath|the_stepper_rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 7;
defparam \the_datapath|the_stepper_rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 8;
defparam \the_datapath|the_stepper_rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 4;
defparam \the_datapath|the_stepper_rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \the_datapath|the_stepper_rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \the_datapath|the_stepper_rom|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 3;
defparam \the_datapath|the_stepper_rom|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 20;
defparam \the_datapath|the_stepper_rom|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \the_datapath|the_stepper_rom|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = "0000E0000C0000A0000800006000040000200000";
// synopsys translate_on

// Location: FF_X31_Y2_N46
dffeas \the_datapath|the_regfile|selected1[1]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\the_datapath|the_regfile|Mux14~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_datapath|the_regfile|selected1[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \the_datapath|the_regfile|selected1[1]~DUPLICATE .is_wysiwyg = "true";
defparam \the_datapath|the_regfile|selected1[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y3_N58
dffeas \the_datapath|the_regfile|selected1[2]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\the_datapath|the_regfile|Mux13~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_datapath|the_regfile|selected1[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \the_datapath|the_regfile|selected1[2]~DUPLICATE .is_wysiwyg = "true";
defparam \the_datapath|the_regfile|selected1[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y2_N4
dffeas \the_datapath|the_regfile|reg3[1]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\the_datapath|the_result_mux|result[1]~1_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\the_datapath|the_regfile|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_datapath|the_regfile|reg3[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \the_datapath|the_regfile|reg3[1]~DUPLICATE .is_wysiwyg = "true";
defparam \the_datapath|the_regfile|reg3[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y2_N15
cyclonev_lcell_comb \the_datapath|the_op2_mux|Mux3~1 (
// Equation(s):
// \the_datapath|the_op2_mux|Mux3~1_combout  = ( \the_datapath|the_op2_mux|Mux3~0_combout  & ( !\the_control_fsm|op2_mux_select [1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\the_control_fsm|op2_mux_select [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\the_datapath|the_op2_mux|Mux3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_datapath|the_op2_mux|Mux3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_datapath|the_op2_mux|Mux3~1 .extended_lut = "off";
defparam \the_datapath|the_op2_mux|Mux3~1 .lut_mask = 64'h00000000F0F0F0F0;
defparam \the_datapath|the_op2_mux|Mux3~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y2_N15
cyclonev_lcell_comb \the_datapath|the_op2_mux|Mux2~1 (
// Equation(s):
// \the_datapath|the_op2_mux|Mux2~1_combout  = ( !\the_control_fsm|op2_mux_select [1] & ( \the_datapath|the_op2_mux|Mux2~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\the_control_fsm|op2_mux_select [1]),
	.dataf(!\the_datapath|the_op2_mux|Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_datapath|the_op2_mux|Mux2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_datapath|the_op2_mux|Mux2~1 .extended_lut = "off";
defparam \the_datapath|the_op2_mux|Mux2~1 .lut_mask = 64'h00000000FFFF0000;
defparam \the_datapath|the_op2_mux|Mux2~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y2_N45
cyclonev_lcell_comb \the_datapath|the_op2_mux|Mux1~1 (
// Equation(s):
// \the_datapath|the_op2_mux|Mux1~1_combout  = ( !\the_control_fsm|op2_mux_select [1] & ( \the_datapath|the_op2_mux|Mux1~0_combout  ) )

	.dataa(!\the_datapath|the_op2_mux|Mux1~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\the_control_fsm|op2_mux_select [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_datapath|the_op2_mux|Mux1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_datapath|the_op2_mux|Mux1~1 .extended_lut = "off";
defparam \the_datapath|the_op2_mux|Mux1~1 .lut_mask = 64'h5555555500000000;
defparam \the_datapath|the_op2_mux|Mux1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y2_N33
cyclonev_lcell_comb \the_datapath|the_op2_mux|Mux0~1 (
// Equation(s):
// \the_datapath|the_op2_mux|Mux0~1_combout  = ( \the_datapath|the_op2_mux|Mux0~0_combout  & ( !\the_control_fsm|op2_mux_select [1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\the_control_fsm|op2_mux_select [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\the_datapath|the_op2_mux|Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_datapath|the_op2_mux|Mux0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_datapath|the_op2_mux|Mux0~1 .extended_lut = "off";
defparam \the_datapath|the_op2_mux|Mux0~1 .lut_mask = 64'h00000000F0F0F0F0;
defparam \the_datapath|the_op2_mux|Mux0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y2_N36
cyclonev_lcell_comb \the_datapath|the_immediate_extractor|Mux2~0 (
// Equation(s):
// \the_datapath|the_immediate_extractor|Mux2~0_combout  = (!\the_control_fsm|select_immediate [0] & ((!\the_control_fsm|select_immediate[1]~DUPLICATE_q  & ((\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [2]))) # 
// (\the_control_fsm|select_immediate[1]~DUPLICATE_q  & (\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [0])))) # (\the_control_fsm|select_immediate [0] & (!\the_control_fsm|select_immediate[1]~DUPLICATE_q  & 
// (\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [0])))

	.dataa(!\the_control_fsm|select_immediate [0]),
	.datab(!\the_control_fsm|select_immediate[1]~DUPLICATE_q ),
	.datac(!\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [0]),
	.datad(!\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_datapath|the_immediate_extractor|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_datapath|the_immediate_extractor|Mux2~0 .extended_lut = "off";
defparam \the_datapath|the_immediate_extractor|Mux2~0 .lut_mask = 64'h068E068E068E068E;
defparam \the_datapath|the_immediate_extractor|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y2_N39
cyclonev_lcell_comb \the_datapath|the_immediate_extractor|Mux1~0 (
// Equation(s):
// \the_datapath|the_immediate_extractor|Mux1~0_combout  = (!\the_control_fsm|select_immediate [0] & ((!\the_control_fsm|select_immediate[1]~DUPLICATE_q  & ((\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [3]))) # 
// (\the_control_fsm|select_immediate[1]~DUPLICATE_q  & (\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [1])))) # (\the_control_fsm|select_immediate [0] & (!\the_control_fsm|select_immediate[1]~DUPLICATE_q  & 
// (\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [1])))

	.dataa(!\the_control_fsm|select_immediate [0]),
	.datab(!\the_control_fsm|select_immediate[1]~DUPLICATE_q ),
	.datac(!\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [1]),
	.datad(!\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_datapath|the_immediate_extractor|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_datapath|the_immediate_extractor|Mux1~0 .extended_lut = "off";
defparam \the_datapath|the_immediate_extractor|Mux1~0 .lut_mask = 64'h068E068E068E068E;
defparam \the_datapath|the_immediate_extractor|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y2_N21
cyclonev_lcell_comb \the_datapath|the_immediate_extractor|Mux0~0 (
// Equation(s):
// \the_datapath|the_immediate_extractor|Mux0~0_combout  = ( \the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [2] & ( (!\the_control_fsm|select_immediate [0] & 
// ((\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [4]) # (\the_control_fsm|select_immediate[1]~DUPLICATE_q ))) # (\the_control_fsm|select_immediate [0] & (!\the_control_fsm|select_immediate[1]~DUPLICATE_q )) ) ) # ( 
// !\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [2] & ( (!\the_control_fsm|select_immediate [0] & (!\the_control_fsm|select_immediate[1]~DUPLICATE_q  & \the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a 
// [4])) ) )

	.dataa(!\the_control_fsm|select_immediate [0]),
	.datab(!\the_control_fsm|select_immediate[1]~DUPLICATE_q ),
	.datac(!\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [4]),
	.datad(gnd),
	.datae(!\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [2]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_datapath|the_immediate_extractor|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_datapath|the_immediate_extractor|Mux0~0 .extended_lut = "off";
defparam \the_datapath|the_immediate_extractor|Mux0~0 .lut_mask = 64'h08086E6E08086E6E;
defparam \the_datapath|the_immediate_extractor|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y1_N36
cyclonev_lcell_comb \the_datapath|the_immediate_extractor|immediate[3]~0 (
// Equation(s):
// \the_datapath|the_immediate_extractor|immediate[3]~0_combout  = ( \the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [3] & ( \the_control_fsm|select_immediate [0] & ( !\the_control_fsm|select_immediate[1]~DUPLICATE_q  ) ) ) # ( 
// \the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [3] & ( !\the_control_fsm|select_immediate [0] & ( \the_control_fsm|select_immediate[1]~DUPLICATE_q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\the_control_fsm|select_immediate[1]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [3]),
	.dataf(!\the_control_fsm|select_immediate [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_datapath|the_immediate_extractor|immediate[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_datapath|the_immediate_extractor|immediate[3]~0 .extended_lut = "off";
defparam \the_datapath|the_immediate_extractor|immediate[3]~0 .lut_mask = 64'h00000F0F0000F0F0;
defparam \the_datapath|the_immediate_extractor|immediate[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y2_N45
cyclonev_lcell_comb \the_datapath|the_immediate_extractor|immediate[4]~1 (
// Equation(s):
// \the_datapath|the_immediate_extractor|immediate[4]~1_combout  = ( \the_control_fsm|select_immediate[1]~DUPLICATE_q  & ( (!\the_control_fsm|select_immediate [0] & \the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [4]) ) )

	.dataa(!\the_control_fsm|select_immediate [0]),
	.datab(gnd),
	.datac(!\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\the_control_fsm|select_immediate[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_datapath|the_immediate_extractor|immediate[4]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_datapath|the_immediate_extractor|immediate[4]~1 .extended_lut = "off";
defparam \the_datapath|the_immediate_extractor|immediate[4]~1 .lut_mask = 64'h000000000A0A0A0A;
defparam \the_datapath|the_immediate_extractor|immediate[4]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y1_N57
cyclonev_lcell_comb \the_datapath|the_decoder|Equal2~0 (
// Equation(s):
// \the_datapath|the_decoder|Equal2~0_combout  = ( !\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [5] & ( (!\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [6] & 
// !\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [7]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [6]),
	.datad(!\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [7]),
	.datae(gnd),
	.dataf(!\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_datapath|the_decoder|Equal2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_datapath|the_decoder|Equal2~0 .extended_lut = "off";
defparam \the_datapath|the_decoder|Equal2~0 .lut_mask = 64'hF000F00000000000;
defparam \the_datapath|the_decoder|Equal2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y1_N48
cyclonev_lcell_comb \the_datapath|the_decoder|Equal3~0 (
// Equation(s):
// \the_datapath|the_decoder|Equal3~0_combout  = (\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [5] & (!\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [6] & 
// !\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [7]))

	.dataa(!\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [5]),
	.datab(!\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [6]),
	.datac(!\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_datapath|the_decoder|Equal3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_datapath|the_decoder|Equal3~0 .extended_lut = "off";
defparam \the_datapath|the_decoder|Equal3~0 .lut_mask = 64'h4040404040404040;
defparam \the_datapath|the_decoder|Equal3~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y1_N30
cyclonev_lcell_comb \the_datapath|the_decoder|Equal5~0 (
// Equation(s):
// \the_datapath|the_decoder|Equal5~0_combout  = (!\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [5] & (\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [6] & 
// (!\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [7] & \the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [4])))

	.dataa(!\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [5]),
	.datab(!\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [6]),
	.datac(!\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [7]),
	.datad(!\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_datapath|the_decoder|Equal5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_datapath|the_decoder|Equal5~0 .extended_lut = "off";
defparam \the_datapath|the_decoder|Equal5~0 .lut_mask = 64'h0020002000200020;
defparam \the_datapath|the_decoder|Equal5~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y1_N21
cyclonev_lcell_comb \the_datapath|the_decoder|Equal7~0 (
// Equation(s):
// \the_datapath|the_decoder|Equal7~0_combout  = (!\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [7] & (\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [4] & 
// (\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [6] & \the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [5])))

	.dataa(!\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [7]),
	.datab(!\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [4]),
	.datac(!\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [6]),
	.datad(!\the_datapath|the_instruction_rom|altsyncram_component|auto_generated|q_a [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_datapath|the_decoder|Equal7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_datapath|the_decoder|Equal7~0 .extended_lut = "off";
defparam \the_datapath|the_decoder|Equal7~0 .lut_mask = 64'h0002000200020002;
defparam \the_datapath|the_decoder|Equal7~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N0
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
