pr_debug	,	F_14
irq_set_handler	,	F_17
parent	,	V_29
"unable to get intc-size, default to %d\n"	,	L_3
virq	,	V_23
"Couldn't allocate IRQ numbers\n"	,	L_4
davinci_intc_base	,	V_2
CP_INTC_SYS_TYPE	,	F_12
hwirq	,	V_6
irq_set_probe	,	F_16
IRQ_TYPE_EDGE_FALLING	,	V_17
hw	,	V_24
intc_irq_num	,	V_32
DAVINCI_INTC_TYPE_CP_INTC	,	V_41
CP_INTC_HOST_CTRL	,	V_46
BIT_MASK	,	F_10
reg	,	V_13
u32	,	T_3
pr_warn	,	F_22
irq_domain	,	V_21
num_reg	,	V_37
cp_intc_host_ops	,	V_51
polarity	,	V_15
cp_intc_of_init	,	F_18
val	,	V_49
BITS_TO_LONGS	,	F_19
intc_base	,	V_42
offset	,	V_1
CP_INTC_GLOBAL_ENABLE	,	V_44
CP_INTC_HOST_ENABLE_IDX_SET	,	V_10
IRQ_TYPE_LEVEL_LOW	,	V_19
ioremap	,	F_23
cp_intc_irq_chip	,	V_25
cp_intc_host_map	,	F_13
node	,	V_28
flow_type	,	V_12
CP_INTC_CTRL	,	V_45
CP_INTC_SYS_STAT_IDX_CLR	,	V_7
IRQ_TYPE_LEVEL_HIGH	,	V_18
pr_err	,	F_32
irq_prio	,	V_33
"cp_intc: failed to allocate irq host!\n"	,	L_5
irq_data	,	V_4
CP_INTC_SYS_ENABLE_IDX_SET	,	V_11
cp_intc_read	,	F_1
intc_host_map	,	V_36
cp_intc_init	,	F_33
CP_INTC_CHAN_MAP	,	F_28
device_node	,	V_27
irq_domain_add_legacy	,	F_31
SZ_8K	,	V_43
cp_intc_mask_irq	,	F_6
of_property_read_u32	,	F_21
irq_hw_number_t	,	T_1
__raw_writel	,	F_4
"cp_intc_host_map(%d, 0x%lx)\n"	,	L_1
CP_INTC_SYS_POLARITY	,	F_11
irq_base	,	V_39
davinci_soc_info	,	V_31
"ti,intc-size"	,	L_2
cp_intc_unmask_irq	,	F_7
irq_set_chip	,	F_15
__raw_readl	,	F_2
value	,	V_3
CP_INTC_HOST_MAP	,	F_29
irq_alloc_descs	,	F_30
mask	,	V_14
host_map	,	V_35
CP_INTC_HOST_ENABLE_IDX_CLR	,	V_8
handle_edge_irq	,	V_26
intc_irq_prios	,	V_34
u8	,	T_4
d	,	V_5
CP_INTC_SYS_ENABLE_CLR	,	F_26
davinci_intc_type	,	V_40
CP_INTC_SYS_ENABLE_IDX_CLR	,	V_9
cp_intc_domain	,	V_50
h	,	V_22
i	,	V_38
WARN_ON	,	F_24
j	,	V_47
k	,	V_48
IRQ_TYPE_EDGE_RISING	,	V_16
num_irq	,	V_30
cp_intc_set_irq_type	,	F_8
CP_INTC_HOST_ENABLE	,	F_25
EINVAL	,	V_20
BIT_WORD	,	F_9
CP_INTC_SYS_STAT_CLR	,	F_27
cp_intc_ack_irq	,	F_5
__init	,	T_2
of_iomap	,	F_20
cp_intc_write	,	F_3
