# MIPS-CPU-Architecture-VHDL
An implementation of Single Cycled `MIPS` Processor architecture and 32-bit data path using `VHDL-93` in `Xillinx ISE design suite 14.7` for `Artix-7` FPGA

<img src="https://i.stack.imgur.com/6UTkh.png" alt = "MIPS">
