<h2 align="center">🙏 Acknowledgment</h2>
<p align="center">
Special thanks to <a href="https://github.com/kunalg123">Kunal Ghosh</a> and the <a href="https://vsdiat.vlsisystemdesign.com/">VSD Team</a> for pioneering this opportunity and guiding thousands of participants in making open-source silicon a reality.
</p>

<h2 align="center">📈 Progress Tracker</h2>
<p align="center">
📅 Week 0 → Environment Setup & Tools ✅<br>
📅 Week 1 → RTL Design Basics 🚧<br>
📅 Week 2 → Logic Synthesis 🚧<br>
…and beyond toward Tapeout 🚀
</p>

<h2 align="center">🔗 Useful Links</h2>
<p align="center">
🌐 <a href="https://vsdiat.vlsisystemdesign.com/">VSD Official Website</a><br>
🖥️ <a href="https://efabless.com">RISC-V at Efabless</a>
</p>

<p align="center">
🚀 We are now ready to begin our VSD SoC Tapeout journey!
</p>

<h2 align="center">👨‍💻 Participant</h2>
<p align="center">
<a href="https://github.com/HandyLatcher">Aryansh Mehrotra</a>
</p>
