Detected [rhel7.4i] setup

                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

                 Version N-2017.09 for linux64 - Aug 17, 2017 

                    Copyright (c) 1988 - 2017 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Loading Design Compiler Setup
dc_shell> source sf[Kcripts/shift_serializer_synth.tcl 
Running PRESTO HDLC
Compiling source file /home/msc18h28/ma/sourcecode/shift_serializer.sv
Presto compilation completed successfully.
Loading db file '/usr/pack/synopsys-2017.09-kgf/syn/libraries/syn/dw_foundation.sldb'
Loading db file '/home/msc18h28/ma/technology/db/sc9_soi12s0_base_svt_ss_nominal_max_0p90v_125c_mxs.db'
Loading db file '/home/msc18h28/ma/technology/db/io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c.db'
Loading db file '/usr/pack/synopsys-2017.09-kgf/syn/libraries/syn/gtech.db'
Loading db file '/usr/pack/synopsys-2017.09-kgf/syn/libraries/syn/standard.sldb'
  Loading link library 'sc9_soi12s0_base_svt_ss_nominal_max_0p90v_125c_mxs'
  Loading link library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB'
  Loading link library 'gtech'
Running PRESTO HDLC

Statistics for case statements in always block at line 25 in file
	'/home/msc18h28/ma/sourcecode/shift_serializer.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            34            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine shift_serializer line 75 in file
		'/home/msc18h28/ma/sourcecode/shift_serializer.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    State_SP_reg     | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|     Reg_SP_reg      | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|   Counter_SP_reg    | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'shift_serializer'.
Writing ddc file 'DDC/shift_serializer_8.1.19_elab.ddc'.

---------------------------------------------------------
|              Working on serializer                    |
|               Max. Delay is ~1~               |
---------------------------------------------------------

Removing design 'shift_serializer'
Reading ddc file '/home/msc18h28/ma/synopsys/DDC/shift_serializer_8.1.19_elab.ddc'.
Loaded 1 design.
Current design is 'shift_serializer'.
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | N-2017.09-DWBB_201709.0 |     *     |
| Licensed DW Building Blocks        | N-2017.09-DWBB_201709.0 |     *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 1 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'shift_serializer'

Warning: The trip points for the library named io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB differ from those in the library named sc9_soi12s0_base_svt_ss_nominal_max_0p90v_125c_mxs. (TIM-164)
  Loading target library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB'
Loaded alib file './alib/alib-52/sc9_soi12s0_base_svt_ss_nominal_max_0p90v_125c_mxs.db.alib'
Loaded alib file './alib/alib-52/io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c.db.alib' (placeholder)
Warning: Operating condition ss_nominal_max_0p90v_125c set on design shift_serializer has different process,
voltage and temperatures parameters than the parameters at which target library 
io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB is characterized. Delays may be inaccurate as a result. (OPT-998)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'shift_serializer'
Information: The register 'State_SP_reg[1]' is a constant and will be removed. (OPT-1206)
 Implement Synthetic for 'shift_serializer'.

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'TIELO_X1M_A9TS' in the library 'sc9_soi12s0_base_svt_ss_nominal_max_0p90v_125c_mxs' is not characterized for internal power. (PWR-536)
Information: The library cell 'TIEHI_X1M_A9TS' in the library 'sc9_soi12s0_base_svt_ss_nominal_max_0p90v_125c_mxs' is not characterized for internal power. (PWR-536)
Information: The library cell 'PBRKANALOG_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PBRKANALOG_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PBRKOSC_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PBRKOSC_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PBRK_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PBRK_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PFILL10_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PFILL10_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PFILL5_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PFILL5_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PFILL2_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PFILL2_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PFILL1NC_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PFILL1NC_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PCORNER_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PCORNER_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PVSS_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PVSS_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PVDD_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PVDD_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PVDDI_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PVDDI_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PDVSS_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PDVSS_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PDVDD_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PDVDD_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PAVSS_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PAVSS_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PAVDD_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PAVDD_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
Information: Added key list 'DesignWare' to design 'shift_serializer'. (DDB-72)

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:09     270.8      0.00       0.0       0.0                              8.7763
    0:00:09     270.8      0.00       0.0       0.0                              8.7763
    0:00:09     270.8      0.00       0.0       0.0                              8.7763
    0:00:09     270.3      0.00       0.0       0.0                              8.7586

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:09     270.3      0.00       0.0       0.0                              8.7586
    0:00:10     270.3      0.00       0.0       0.0                              8.7586
    0:00:10     270.3      0.00       0.0       0.0                              8.7586
    0:00:10     270.3      0.00       0.0       0.0                              8.7586
    0:00:10     270.3      0.00       0.0       0.0                              8.7586
    0:00:10     270.3      0.00       0.0       0.0                              8.7586
    0:00:10     270.3      0.00       0.0       0.0                              8.7586
    0:00:10     270.3      0.00       0.0       0.0                              8.7586
    0:00:10     270.3      0.00       0.0       0.0                              8.7586
    0:00:10     270.3      0.00       0.0       0.0                              8.7586
    0:00:10     270.3      0.00       0.0       0.0                              8.7586
    0:00:10     270.3      0.00       0.0       0.0                              8.7586
    0:00:10     270.3      0.00       0.0       0.0                              8.7586
    0:00:10     270.3      0.00       0.0       0.0                              8.7586
    0:00:10     270.3      0.00       0.0       0.0                              8.7586
    0:00:10     270.3      0.00       0.0       0.0                              8.7586
    0:00:10     270.3      0.00       0.0       0.0                              8.7586
    0:00:10     270.3      0.00       0.0       0.0                              8.7586
    0:00:10     270.3      0.00       0.0       0.0                              8.7586
    0:00:10     270.3      0.00       0.0       0.0                              8.7586


  Beginning Design Rule Fixing  (max_transition)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:10     270.3      0.00       0.0       0.0                              8.7586
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
    0:00:10     271.0      0.00       0.0       0.0                              8.8009
    0:00:10     271.0      0.00       0.0       0.0                              8.8009


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:10     271.0      0.00       0.0       0.0                              8.8009
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
    0:00:10     271.2      0.00       0.0       0.0                              8.6498
    0:00:10     271.2      0.00       0.0       0.0                              8.6498
    0:00:10     271.2      0.00       0.0       0.0                              8.6498
    0:00:10     271.2      0.00       0.0       0.0                              8.6498
    0:00:10     271.2      0.00       0.0       0.0                              8.6498
    0:00:10     271.2      0.00       0.0       0.0                              8.6498
    0:00:10     271.2      0.00       0.0       0.0                              8.6498
    0:00:10     271.2      0.00       0.0       0.0                              8.6498
    0:00:10     271.2      0.00       0.0       0.0                              8.6498
    0:00:10     271.2      0.00       0.0       0.0                              8.6498
    0:00:10     271.2      0.00       0.0       0.0                              8.6498
    0:00:10     271.2      0.00       0.0       0.0                              8.6498
    0:00:10     271.2      0.00       0.0       0.0                              8.6498
    0:00:10     271.2      0.00       0.0       0.0                              8.6498
    0:00:10     271.2      0.00       0.0       0.0                              8.6498
    0:00:10     271.2      0.00       0.0       0.0                              8.6498
    0:00:10     271.2      0.00       0.0       0.0                              8.6498
    0:00:10     271.2      0.00       0.0       0.0                              8.6498
    0:00:10     271.2      0.00       0.0       0.0                              8.6498
    0:00:10     271.2      0.00       0.0       0.0                              8.6498
    0:00:10     271.2      0.00       0.0       0.0                              8.6498
    0:00:10     271.2      0.00       0.0       0.0                              8.6498

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:10     271.2      0.00       0.0       0.0                              8.6498
    0:00:10     271.0      0.00       0.0       0.0                              8.6751
    0:00:10     271.0      0.00       0.0       0.0                              8.6751
    0:00:10     271.0      0.00       0.0       0.0                              8.6751
    0:00:11     271.0      0.00       0.0       0.0                              8.6751
    0:00:11     270.3      0.00       0.0       0.0                              8.6329
    0:00:11     270.3      0.00       0.0       0.0                              8.6329
    0:00:11     270.3      0.00       0.0       0.0                              8.6329
    0:00:11     270.3      0.00       0.0       0.0                              8.6329
Loading db file '/home/msc18h28/ma/technology/db/sc9_soi12s0_base_svt_ss_nominal_max_0p90v_125c_mxs.db'
Loading db file '/home/msc18h28/ma/technology/db/io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
  Loading target library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB'
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Writing ddc file 'DDC/shift_serializer_8.1.19_1ns.ddc'.
Writing verilog file '/home/msc18h28/ma/synopsys/netlists/shift_serializer8.1.19.v'.
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/msc18h28/ma/synopsys/netlists/shift_serializer_synth.sdf'. (WT-3)

---------------------------------------------------------
|              Working on serializer                    |
|               Max. Delay is ~0.1~               |
---------------------------------------------------------

Removing design 'shift_serializer'
Reading ddc file '/home/msc18h28/ma/synopsys/DDC/shift_serializer_8.1.19_elab.ddc'.
Loaded 1 design.
Current design is 'shift_serializer'.
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 1 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'shift_serializer'

  Loading target library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB'
Loaded alib file './alib/alib-52/sc9_soi12s0_base_svt_ss_nominal_max_0p90v_125c_mxs.db.alib'
Loaded alib file './alib/alib-52/io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c.db.alib' (placeholder)
Warning: Operating condition ss_nominal_max_0p90v_125c set on design shift_serializer has different process,
voltage and temperatures parameters than the parameters at which target library 
io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB is characterized. Delays may be inaccurate as a result. (OPT-998)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'shift_serializer'
Information: The register 'State_SP_reg[1]' is a constant and will be removed. (OPT-1206)
 Implement Synthetic for 'shift_serializer'.

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'TIELO_X1M_A9TS' in the library 'sc9_soi12s0_base_svt_ss_nominal_max_0p90v_125c_mxs' is not characterized for internal power. (PWR-536)
Information: The library cell 'TIEHI_X1M_A9TS' in the library 'sc9_soi12s0_base_svt_ss_nominal_max_0p90v_125c_mxs' is not characterized for internal power. (PWR-536)
Information: The library cell 'PBRKANALOG_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PBRKANALOG_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PBRKOSC_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PBRKOSC_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PBRK_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PBRK_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PFILL10_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PFILL10_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PFILL5_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PFILL5_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PFILL2_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PFILL2_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PFILL1NC_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PFILL1NC_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PCORNER_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PCORNER_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PVSS_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PVSS_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PVDD_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PVDD_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PVDDI_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PVDDI_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PDVSS_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PDVSS_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PDVDD_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PDVDD_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PAVSS_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PAVSS_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PAVDD_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PAVDD_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
Information: Added key list 'DesignWare' to design 'shift_serializer'. (DDB-72)
  Mapping Optimization (Phase 1)
  Mapping Optimization (Phase 2)

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:10     290.9      0.14       5.2       0.0                             10.6762
    0:00:11     326.5      0.09       3.6       0.0                             12.9304
    0:00:11     326.5      0.09       3.6       0.0                             12.9304
    0:00:11     327.7      0.09       3.7       0.0                             13.0244

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:12     309.5      0.10       3.8       0.0                             11.9636
    0:00:12     309.5      0.10       3.8       0.0                             11.9636
    0:00:12     309.5      0.10       3.8       0.0                             11.9636
    0:00:13     309.5      0.10       3.8       0.0                             11.9636
    0:00:14     309.5      0.10       3.8       0.0                             11.9636
    0:00:14     309.5      0.10       3.8       0.0                             11.9636
    0:00:14     309.5      0.10       3.8       0.0                             11.9636
    0:00:15     309.5      0.10       3.8       0.0                             11.9636
    0:00:15     309.5      0.10       3.8       0.0                             11.9636
    0:00:17     323.0      0.09       3.6       0.0                             12.8192
    0:00:17     323.0      0.09       3.6       0.0                             12.8192
    0:00:19     323.0      0.09       3.6       0.0                             12.8192
    0:00:19     323.0      0.09       3.6       0.0                             12.8192
    0:00:19     323.0      0.09       3.6       0.0                             12.8192
    0:00:19     323.0      0.09       3.6       0.0                             12.8192
    0:00:21     323.0      0.09       3.6       0.0                             12.8192
    0:00:21     323.0      0.09       3.6       0.0                             12.8192
    0:00:22     323.0      0.09       3.6       0.0                             12.8192
    0:00:22     323.0      0.09       3.6       0.0                             12.8192
    0:00:24     323.0      0.09       3.6       0.0                             12.8192
    0:00:24     331.3      0.09       3.2       0.0                             13.3773
    0:00:24     331.3      0.09       3.2       0.0                             13.3773


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:24     331.3      0.09       3.2       0.0                             13.3773
  Global Optimization (Phase 31)
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
    0:00:24     325.8      0.09       3.3       0.0                             12.8872
    0:00:25     325.8      0.09       3.3       0.0                             12.8872
    0:00:25     325.8      0.09       3.3       0.0                             12.8872
    0:00:25     325.8      0.09       3.3       0.0                             12.8872
    0:00:25     325.8      0.09       3.3       0.0                             12.8872
    0:00:25     325.8      0.09       3.3       0.0                             12.8872
    0:00:25     325.8      0.09       3.3       0.0                             12.8872
    0:00:25     325.8      0.09       3.3       0.0                             12.8872
    0:00:25     325.8      0.09       3.3       0.0                             12.8872
    0:00:25     325.8      0.09       3.3       0.0                             12.8872
    0:00:25     325.8      0.09       3.3       0.0                             12.8872
    0:00:27     339.0      0.08       3.4       0.0                             13.7470
    0:00:27     339.0      0.08       3.4       0.0                             13.7470
    0:00:29     339.0      0.08       3.4       0.0                             13.7470
    0:00:29     339.0      0.08       3.4       0.0                             13.7470
    0:00:29     339.0      0.08       3.4       0.0                             13.7470
    0:00:29     339.0      0.08       3.4       0.0                             13.7470
    0:00:31     339.0      0.08       3.4       0.0                             13.7470
    0:00:31     339.0      0.08       3.4       0.0                             13.7470
    0:00:32     339.0      0.08       3.4       0.0                             13.7470
    0:00:32     339.0      0.08       3.4       0.0                             13.7470
    0:00:34     339.0      0.08       3.4       0.0                             13.7470

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:34     339.0      0.08       3.4       0.0                             13.7470
    0:00:34     336.8      0.08       3.3       0.0                             13.6183
    0:00:34     335.6      0.08       3.3       0.0                             13.5221
    0:00:34     335.6      0.08       3.3       0.0                             13.5221
    0:00:34     335.6      0.08       3.3       0.0                             13.5221
    0:00:34     335.2      0.08       3.3       0.0                             13.5021
    0:00:37     364.4      0.09       3.4       0.0                             15.0382
    0:00:37     356.5      0.08       3.3       0.0                             14.6821
    0:00:37     356.9      0.08       3.3       0.0                             14.7347
    0:00:37     337.8      0.08       3.3       0.0                             13.8613
Loading db file '/home/msc18h28/ma/technology/db/sc9_soi12s0_base_svt_ss_nominal_max_0p90v_125c_mxs.db'
Loading db file '/home/msc18h28/ma/technology/db/io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
  Loading target library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB'
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Writing ddc file 'DDC/shift_serializer_8.1.19_0.1ns.ddc'.
Writing verilog file '/home/msc18h28/ma/synopsys/netlists/shift_serializer8.1.19.v'.
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/msc18h28/ma/synopsys/netlists/shift_serializer_synth.sdf'. (WT-3)

---------------------------------------------------------
|              Working on serializer                    |
|               Max. Delay is ~0.01~               |
---------------------------------------------------------

Removing design 'shift_serializer'
Reading ddc file '/home/msc18h28/ma/synopsys/DDC/shift_serializer_8.1.19_elab.ddc'.
Loaded 1 design.
Current design is 'shift_serializer'.
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 1 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'shift_serializer'

  Loading target library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB'
Loaded alib file './alib/alib-52/sc9_soi12s0_base_svt_ss_nominal_max_0p90v_125c_mxs.db.alib'
Loaded alib file './alib/alib-52/io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c.db.alib' (placeholder)
Warning: Operating condition ss_nominal_max_0p90v_125c set on design shift_serializer has different process,
voltage and temperatures parameters than the parameters at which target library 
io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB is characterized. Delays may be inaccurate as a result. (OPT-998)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'shift_serializer'
Information: The register 'State_SP_reg[1]' is a constant and will be removed. (OPT-1206)
 Implement Synthetic for 'shift_serializer'.

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'TIELO_X1M_A9TS' in the library 'sc9_soi12s0_base_svt_ss_nominal_max_0p90v_125c_mxs' is not characterized for internal power. (PWR-536)
Information: The library cell 'TIEHI_X1M_A9TS' in the library 'sc9_soi12s0_base_svt_ss_nominal_max_0p90v_125c_mxs' is not characterized for internal power. (PWR-536)
Information: The library cell 'PBRKANALOG_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PBRKANALOG_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PBRKOSC_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PBRKOSC_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PBRK_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PBRK_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PFILL10_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PFILL10_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PFILL5_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PFILL5_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PFILL2_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PFILL2_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PFILL1NC_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PFILL1NC_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PCORNER_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PCORNER_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PVSS_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PVSS_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PVDD_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PVDD_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PVDDI_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PVDDI_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PDVSS_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PDVSS_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PDVDD_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PDVDD_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PAVSS_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PAVSS_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PAVDD_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PAVDD_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
Information: Added key list 'DesignWare' to design 'shift_serializer'. (DDB-72)
  Mapping Optimization (Phase 1)
  Mapping Optimization (Phase 2)

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:10     285.1      0.34      12.4       0.0                             10.3235
    0:00:10     322.0      0.25       9.0       0.0                             12.6776
    0:00:10     322.0      0.25       9.0       0.0                             12.6776
    0:00:10     328.7      0.25       9.4       0.0                             13.1629

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:10     308.8      0.22       8.2       0.0                             12.1443
    0:00:11     306.4      0.22       8.2       0.0                             11.9115
    0:00:11     306.4      0.22       8.2       0.0                             11.9115
    0:00:11     324.6      0.21       8.1       0.0                             13.1971
    0:00:11     324.6      0.21       8.1       0.0                             13.1971
    0:00:11     324.6      0.21       8.1       0.0                             13.1971
    0:00:11     324.6      0.21       8.1       0.0                             13.1971
    0:00:12     346.2      0.21       7.9       0.0                             14.6424
    0:00:12     346.2      0.21       7.9       0.0                             14.6424
    0:00:13     350.5      0.19       7.5       0.0                             14.7906
    0:00:13     350.5      0.19       7.5       0.0                             14.7906
    0:00:15     350.5      0.19       7.5       0.0                             14.7906
    0:00:15     350.5      0.19       7.5       0.0                             14.7906
    0:00:16     350.5      0.19       7.5       0.0                             14.7906
    0:00:16     350.5      0.19       7.5       0.0                             14.7906
    0:00:17     350.5      0.19       7.5       0.0                             14.7906
    0:00:17     350.5      0.19       7.5       0.0                             14.7906
    0:00:18     350.5      0.19       7.5       0.0                             14.7906
    0:00:18     350.5      0.19       7.5       0.0                             14.7906
    0:00:19     350.5      0.19       7.5       0.0                             14.7906
    0:00:20     356.9      0.18       6.8       0.0                             14.9833
    0:00:21     366.0      0.18       6.7       0.0                             15.4464


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:21     366.0      0.18       6.7       0.0                             15.4464
  Global Optimization (Phase 31)
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
    0:00:21     366.0      0.17       6.6       0.0                             15.9429
    0:00:25     366.0      0.17       6.6       0.0                             15.9429
    0:00:25     366.0      0.17       6.6       0.0                             15.9429
    0:00:25     366.0      0.17       6.6       0.0                             15.9429
    0:00:25     366.0      0.17       6.6       0.0                             15.9429
    0:00:28     366.0      0.17       6.6       0.0                             15.9429
    0:00:28     366.0      0.17       6.6       0.0                             15.9429
    0:00:28     367.5      0.17       6.6       0.0                             15.9896
    0:00:28     367.5      0.17       6.6       0.0                             15.9896
    0:00:32     367.5      0.17       6.6       0.0                             15.9896
    0:00:32     367.5      0.17       6.6       0.0                             15.9896
    0:00:32     368.0      0.17       6.6       0.0                             16.0156
    0:00:32     368.0      0.17       6.6       0.0                             16.0156
    0:00:35     368.0      0.17       6.6       0.0                             16.0156
    0:00:35     368.0      0.17       6.6       0.0                             16.0156
    0:00:36     368.0      0.17       6.6       0.0                             16.0156
    0:00:36     368.0      0.17       6.6       0.0                             16.0156
    0:00:39     368.0      0.17       6.6       0.0                             16.0156
    0:00:39     368.0      0.17       6.6       0.0                             16.0156
    0:00:40     368.0      0.17       6.6       0.0                             16.0156
    0:00:40     368.0      0.17       6.6       0.0                             16.0156
    0:00:43     368.0      0.17       6.6       0.0                             16.0156

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:43     368.0      0.17       6.6       0.0                             16.0156
    0:00:43     355.0      0.17       6.6       0.0                             15.0294
    0:00:44     355.0      0.17       6.6       0.0                             14.9626
    0:00:44     355.0      0.17       6.6       0.0                             14.9626
    0:00:44     355.0      0.17       6.6       0.0                             14.9626
    0:00:44     355.0      0.17       6.6       0.0                             14.9626
    0:00:45     356.7      0.17       6.6       0.0                             15.1024
    0:00:45     355.7      0.17       6.6       0.0                             15.0657
    0:00:45     355.7      0.17       6.6       0.0                             15.0657
    0:00:46     353.4      0.17       6.6       0.0                             14.8866
Loading db file '/home/msc18h28/ma/technology/db/sc9_soi12s0_base_svt_ss_nominal_max_0p90v_125c_mxs.db'
Loading db file '/home/msc18h28/ma/technology/db/io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
  Loading target library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB'
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Writing ddc file 'DDC/shift_serializer_8.1.19_0.01ns.ddc'.
Writing verilog file '/home/msc18h28/ma/synopsys/netlists/shift_serializer8.1.19.v'.
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/msc18h28/ma/synopsys/netlists/shift_serializer_synth.sdf'. (WT-3)
dc_shell> pathg[K_group[K[K[K[K[K[K[K[K[K[Ksource scripts/shift_serializer_synth.tcl
Removing design 'shift_serializer'
Removing library 'sc9_soi12s0_base_svt_ss_nominal_max_0p90v_125c_mxs'
Removing library 'gtech'
Removing library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB'
Removing library 'standard.sldb'
Removing library 'dw_foundation.sldb'
Running PRESTO HDLC
Compiling source file /home/msc18h28/ma/sourcecode/shift_serializer.sv
Presto compilation completed successfully.
Loading db file '/usr/pack/synopsys-2017.09-kgf/syn/libraries/syn/dw_foundation.sldb'
Loading db file '/home/msc18h28/ma/technology/db/sc9_soi12s0_base_svt_ss_nominal_max_0p90v_125c_mxs.db'
Loading db file '/home/msc18h28/ma/technology/db/io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c.db'
Loading db file '/usr/pack/synopsys-2017.09-kgf/syn/libraries/syn/gtech.db'
Loading db file '/usr/pack/synopsys-2017.09-kgf/syn/libraries/syn/standard.sldb'
  Loading link library 'sc9_soi12s0_base_svt_ss_nominal_max_0p90v_125c_mxs'
  Loading link library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB'
  Loading link library 'gtech'
Running PRESTO HDLC

Statistics for case statements in always block at line 25 in file
	'/home/msc18h28/ma/sourcecode/shift_serializer.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            34            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine shift_serializer line 75 in file
		'/home/msc18h28/ma/sourcecode/shift_serializer.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    State_SP_reg     | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|     Reg_SP_reg      | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|   Counter_SP_reg    | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'shift_serializer'.
Writing ddc file 'DDC/shift_serializer_8.1.19_elab.ddc'.

---------------------------------------------------------
|              Working on serializer                    |
|               Max. Delay is ~0.1~               |
---------------------------------------------------------

Removing design 'shift_serializer'
Reading ddc file '/home/msc18h28/ma/synopsys/DDC/shift_serializer_8.1.19_elab.ddc'.
Loaded 1 design.
Current design is 'shift_serializer'.
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 1 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'shift_serializer'

Warning: The trip points for the library named io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB differ from those in the library named sc9_soi12s0_base_svt_ss_nominal_max_0p90v_125c_mxs. (TIM-164)
  Loading target library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB'
Loaded alib file './alib/alib-52/sc9_soi12s0_base_svt_ss_nominal_max_0p90v_125c_mxs.db.alib'
Loaded alib file './alib/alib-52/io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c.db.alib' (placeholder)
Warning: Operating condition ss_nominal_max_0p90v_125c set on design shift_serializer has different process,
voltage and temperatures parameters than the parameters at which target library 
io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB is characterized. Delays may be inaccurate as a result. (OPT-998)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'shift_serializer'
Information: The register 'State_SP_reg[1]' is a constant and will be removed. (OPT-1206)
 Implement Synthetic for 'shift_serializer'.

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'TIELO_X1M_A9TS' in the library 'sc9_soi12s0_base_svt_ss_nominal_max_0p90v_125c_mxs' is not characterized for internal power. (PWR-536)
Information: The library cell 'TIEHI_X1M_A9TS' in the library 'sc9_soi12s0_base_svt_ss_nominal_max_0p90v_125c_mxs' is not characterized for internal power. (PWR-536)
Information: The library cell 'PBRKANALOG_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PBRKANALOG_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PBRKOSC_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PBRKOSC_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PBRK_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PBRK_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PFILL10_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PFILL10_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PFILL5_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PFILL5_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PFILL2_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PFILL2_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PFILL1NC_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PFILL1NC_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PCORNER_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PCORNER_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PVSS_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PVSS_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PVDD_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PVDD_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PVDDI_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PVDDI_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PDVSS_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PDVSS_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PDVDD_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PDVDD_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PAVSS_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PAVSS_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PAVDD_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PAVDD_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
Information: Added key list 'DesignWare' to design 'shift_serializer'. (DDB-72)
  Mapping Optimization (Phase 1)
  Mapping Optimization (Phase 2)

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:11     290.9      0.14       5.2       0.0                             10.6762
    0:00:13     326.5      0.09       3.6       0.0                             12.9304
    0:00:13     326.5      0.09       3.6       0.0                             12.9304
    0:00:13     327.7      0.09       3.7       0.0                             13.0244

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:13     309.5      0.10       3.8       0.0                             11.9636
    0:00:13     309.5      0.10       3.8       0.0                             11.9636
    0:00:13     309.5      0.10       3.8       0.0                             11.9636
    0:00:15     309.5      0.10       3.8       0.0                             11.9636
    0:00:15     309.5      0.10       3.8       0.0                             11.9636
    0:00:15     309.5      0.10       3.8       0.0                             11.9636
    0:00:15     309.5      0.10       3.8       0.0                             11.9636
    0:00:16     309.5      0.10       3.8       0.0                             11.9636
    0:00:16     309.5      0.10       3.8       0.0                             11.9636
    0:00:18     323.0      0.09       3.6       0.0                             12.8192
    0:00:18     323.0      0.09       3.6       0.0                             12.8192
    0:00:20     323.0      0.09       3.6       0.0                             12.8192
    0:00:20     323.0      0.09       3.6       0.0                             12.8192
    0:00:21     323.0      0.09       3.6       0.0                             12.8192
    0:00:21     323.0      0.09       3.6       0.0                             12.8192
    0:00:23     323.0      0.09       3.6       0.0                             12.8192
    0:00:23     323.0      0.09       3.6       0.0                             12.8192
    0:00:23     323.0      0.09       3.6       0.0                             12.8192
    0:00:23     323.0      0.09       3.6       0.0                             12.8192
    0:00:25     323.0      0.09       3.6       0.0                             12.8192
    0:00:25     331.3      0.09       3.2       0.0                             13.3773
    0:00:25     331.3      0.09       3.2       0.0                             13.3773


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:25     331.3      0.09       3.2       0.0                             13.3773
  Global Optimization (Phase 31)
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
    0:00:26     325.8      0.09       3.3       0.0                             12.8872
    0:00:26     325.8      0.09       3.3       0.0                             12.8872
    0:00:26     325.8      0.09       3.3       0.0                             12.8872
    0:00:26     325.8      0.09       3.3       0.0                             12.8872
    0:00:26     325.8      0.09       3.3       0.0                             12.8872
    0:00:26     325.8      0.09       3.3       0.0                             12.8872
    0:00:27     325.8      0.09       3.3       0.0                             12.8872
    0:00:27     325.8      0.09       3.3       0.0                             12.8872
    0:00:27     325.8      0.09       3.3       0.0                             12.8872
    0:00:27     325.8      0.09       3.3       0.0                             12.8872
    0:00:27     325.8      0.09       3.3       0.0                             12.8872
    0:00:28     339.0      0.08       3.4       0.0                             13.7470
    0:00:28     339.0      0.08       3.4       0.0                             13.7470
    0:00:30     339.0      0.08       3.4       0.0                             13.7470
    0:00:30     339.0      0.08       3.4       0.0                             13.7470
    0:00:31     339.0      0.08       3.4       0.0                             13.7470
    0:00:31     339.0      0.08       3.4       0.0                             13.7470
    0:00:33     339.0      0.08       3.4       0.0                             13.7470
    0:00:33     339.0      0.08       3.4       0.0                             13.7470
    0:00:33     339.0      0.08       3.4       0.0                             13.7470
    0:00:33     339.0      0.08       3.4       0.0                             13.7470
    0:00:35     339.0      0.08       3.4       0.0                             13.7470

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:35     339.0      0.08       3.4       0.0                             13.7470
    0:00:35     336.8      0.08       3.3       0.0                             13.6183
    0:00:36     335.6      0.08       3.3       0.0                             13.5221
    0:00:36     335.6      0.08       3.3       0.0                             13.5221
    0:00:36     335.6      0.08       3.3       0.0                             13.5221
    0:00:36     335.2      0.08       3.3       0.0                             13.5021
    0:00:38     364.4      0.09       3.4       0.0                             15.0382
    0:00:38     356.5      0.08       3.3       0.0                             14.6821
    0:00:39     356.9      0.08       3.3       0.0                             14.7347
    0:00:39     337.8      0.08       3.3       0.0                             13.8613
Loading db file '/home/msc18h28/ma/technology/db/sc9_soi12s0_base_svt_ss_nominal_max_0p90v_125c_mxs.db'
Loading db file '/home/msc18h28/ma/technology/db/io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
  Loading target library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB'
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Writing ddc file 'DDC/shift_serializer_8.1.19_0.1ns.ddc'.
Writing verilog file '/home/msc18h28/ma/synopsys/netlists/shift_serializer8.1.19.v'.
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/msc18h28/ma/synopsys/netlists/shift_serializer_synth.sdf'. (WT-3)
dc_shell> gui_start 
dc_shell> Current design is 'shift_serializer'.
4.1
Current design is 'shift_serializer'.
dc_shell> Loading db file '/usr/pack/gf-45soi-kgf/arm/gf/45rfsoi/sc9_base_hvt/r0p0/sdb/sc9_soi12s0_base_hvt.sdb'
Loading db file '/usr/pack/gf-45soi-kgf/arm/gf/45rfsoi/sc9_base_svt/r0p0/sdb/sc9_soi12s0_base_svt.sdb'
Loading db file '/usr/pack/gf-45soi-kgf/arm/gf/45rfsoi/sc9_base_uvt/r0p0/sdb/sc9_soi12s0_base_uvt.sdb'
Loading db file '/usr/pack/gf-45soi-kgf/arm/gf/45rfsoi/io_gppr_t18_mv10_mv18_avt_pl/r0p0/sdb/io_gppr_soi12s0_t18_mv10_mv18_avt_pl.sdb'
Loading db file '/usr/pack/synopsys-2017.09-kgf/syn/libraries/syn/generic.sdb'
dc_shell> gui_start
dc_shell> Current design is 'shift_serializer'.
Current design is 'shift_serializer'.
dc_shell> gui_start[11Gsource scripts/shift_serializer_synth.tcl
Removing design 'shift_serializer'
Removing library 'sc9_soi12s0_base_svt_ss_nominal_max_0p90v_125c_mxs'
Removing library 'gtech'
Removing library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB'
Removing library 'standard.sldb'
Removing library 'dw_foundation.sldb'
Running PRESTO HDLC
Compiling source file /home/msc18h28/ma/sourcecode/shift_serializer_simple.sv
Presto compilation completed successfully.
Loading db file '/usr/pack/synopsys-2017.09-kgf/syn/libraries/syn/dw_foundation.sldb'
Loading db file '/home/msc18h28/ma/technology/db/sc9_soi12s0_base_svt_ss_nominal_max_0p90v_125c_mxs.db'
Loading db file '/home/msc18h28/ma/technology/db/io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c.db'
Loading db file '/usr/pack/synopsys-2017.09-kgf/syn/libraries/syn/gtech.db'
Loading db file '/usr/pack/synopsys-2017.09-kgf/syn/libraries/syn/standard.sldb'
  Loading link library 'sc9_soi12s0_base_svt_ss_nominal_max_0p90v_125c_mxs'
  Loading link library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB'
  Loading link library 'gtech'
Running PRESTO HDLC

Inferred memory devices in process
	in routine shift_serializer line 28 in file
		'/home/msc18h28/ma/sourcecode/shift_serializer_simple.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     Reg_SP_reg      | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'shift_serializer'.
Writing ddc file 'DDC/shift_serializer_8.1.19_elab.ddc'.

---------------------------------------------------------
|              Working on serializer                    |
|               Max. Delay is ~0.1~               |
---------------------------------------------------------

Removing design 'shift_serializer'
Reading ddc file '/home/msc18h28/ma/synopsys/DDC/shift_serializer_8.1.19_elab.ddc'.
Loaded 1 design.
Current design is 'shift_serializer'.
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 3 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'shift_serializer'

Warning: The trip points for the library named io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB differ from those in the library named sc9_soi12s0_base_svt_ss_nominal_max_0p90v_125c_mxs. (TIM-164)
  Loading target library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB'
Loaded alib file './alib/alib-52/sc9_soi12s0_base_svt_ss_nominal_max_0p90v_125c_mxs.db.alib'
Loaded alib file './alib/alib-52/io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c.db.alib' (placeholder)
Warning: Operating condition ss_nominal_max_0p90v_125c set on design shift_serializer has different process,
voltage and temperatures parameters than the parameters at which target library 
io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB is characterized. Delays may be inaccurate as a result. (OPT-998)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'shift_serializer'

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'TIELO_X1M_A9TS' in the library 'sc9_soi12s0_base_svt_ss_nominal_max_0p90v_125c_mxs' is not characterized for internal power. (PWR-536)
Information: The library cell 'TIEHI_X1M_A9TS' in the library 'sc9_soi12s0_base_svt_ss_nominal_max_0p90v_125c_mxs' is not characterized for internal power. (PWR-536)
Information: The library cell 'PBRKANALOG_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PBRKANALOG_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PBRKOSC_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PBRKOSC_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PBRK_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PBRK_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PFILL10_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PFILL10_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PFILL5_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PFILL5_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PFILL2_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PFILL2_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PFILL1NC_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PFILL1NC_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PCORNER_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PCORNER_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PVSS_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PVSS_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PVDD_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PVDD_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PVDDI_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PVDDI_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PDVSS_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PDVSS_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PDVDD_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PDVDD_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PAVSS_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PAVSS_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PAVDD_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PAVDD_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
  Mapping Optimization (Phase 1)
  Mapping Optimization (Phase 2)

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:09     242.3      0.03       0.8       0.0                              9.9475
    0:00:11     258.3      0.02       0.7       0.0                             10.7252
    0:00:11     258.3      0.02       0.7       0.0                             10.7252
    0:00:11     257.8      0.02       0.7       0.0                             10.6630

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:11     257.8      0.02       0.7       0.0                             10.6630
    0:00:11     257.8      0.02       0.7       0.0                             10.6633
    0:00:11     257.8      0.02       0.7       0.0                             10.6633
    0:00:12     257.8      0.02       0.7       0.0                             10.6633
    0:00:12     257.8      0.02       0.7       0.0                             10.6633
    0:00:12     257.8      0.02       0.7       0.0                             10.6633
    0:00:12     257.8      0.02       0.7       0.0                             10.6633
    0:00:12     257.8      0.02       0.7       0.0                             10.6633
    0:00:12     257.8      0.02       0.7       0.0                             10.6633
    0:00:12     257.1      0.02       0.7       0.0                             10.5764
    0:00:12     257.1      0.02       0.7       0.0                             10.5764
    0:00:13     257.1      0.02       0.7       0.0                             10.5764
    0:00:13     257.1      0.02       0.7       0.0                             10.5764
    0:00:13     257.1      0.02       0.7       0.0                             10.5764
    0:00:13     257.1      0.02       0.7       0.0                             10.5764
    0:00:13     257.1      0.02       0.7       0.0                             10.5764
    0:00:13     257.1      0.02       0.7       0.0                             10.5764
    0:00:14     257.1      0.02       0.7       0.0                             10.5764
    0:00:14     257.1      0.02       0.7       0.0                             10.5764
    0:00:14     257.1      0.02       0.7       0.0                             10.5764
    0:00:14     262.4      0.02       0.7       0.0                             10.7915
    0:00:15     262.4      0.02       0.7       0.0                             10.7915


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:15     262.4      0.02       0.7       0.0                             10.7915
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
    0:00:16     299.5      0.02       0.6       0.0                             12.9726
    0:00:16     299.5      0.02       0.6       0.0                             12.9726
    0:00:16     299.5      0.02       0.6       0.0                             12.9726
    0:00:17     299.5      0.02       0.6       0.0                             12.9726
    0:00:17     299.5      0.02       0.6       0.0                             12.9726
    0:00:17     299.5      0.02       0.6       0.0                             12.9726
    0:00:17     299.5      0.02       0.6       0.0                             12.9726
    0:00:17     305.2      0.02       0.6       0.0                             13.2006
    0:00:17     305.2      0.02       0.6       0.0                             13.2006
    0:00:18     305.2      0.02       0.6       0.0                             13.2006
    0:00:18     305.2      0.02       0.6       0.0                             13.2006
    0:00:18     331.6      0.02       0.4       0.0                             14.5482
    0:00:18     331.6      0.02       0.4       0.0                             14.5482
    0:00:18     331.6      0.02       0.4       0.0                             14.5482
    0:00:18     331.6      0.02       0.4       0.0                             14.5482
    0:00:18     331.6      0.02       0.4       0.0                             14.5482
    0:00:18     331.6      0.02       0.4       0.0                             14.5482
    0:00:18     331.6      0.02       0.4       0.0                             14.5482
    0:00:18     331.6      0.02       0.4       0.0                             14.5482
    0:00:18     331.6      0.02       0.4       0.0                             14.5482
    0:00:18     331.6      0.02       0.4       0.0                             14.5482
    0:00:18     331.6      0.02       0.4       0.0                             14.5482

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:18     331.6      0.02       0.4       0.0                             14.5482
    0:00:18     328.7      0.02       0.5       0.0                             14.3638
    0:00:18     330.1      0.02       0.5       0.0                             14.4370
    0:00:18     330.1      0.02       0.5       0.0                             14.4370
    0:00:18     330.1      0.02       0.5       0.0                             14.4370
    0:00:18     330.1      0.02       0.5       0.0                             14.4367
    0:00:19     329.4      0.02       0.5       0.0                             14.4101
    0:00:19     329.4      0.02       0.5       0.0                             14.4101
    0:00:19     329.4      0.02       0.5       0.0                             14.4101
    0:00:19     329.4      0.02       0.5       0.0                             14.4101
    0:00:19     329.4      0.02       0.5       0.0                             14.4101
    0:00:19     329.4      0.02       0.5       0.0                             14.4101
    0:00:19     329.4      0.02       0.5       0.0                             14.4101
    0:00:19     329.4      0.02       0.5       0.0                             14.4129
    0:00:19     329.4      0.02       0.5       0.0                             14.4129
Loading db file '/home/msc18h28/ma/technology/db/sc9_soi12s0_base_svt_ss_nominal_max_0p90v_125c_mxs.db'
Loading db file '/home/msc18h28/ma/technology/db/io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
  Loading target library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB'
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Writing ddc file 'DDC/shift_serializer_8.1.19_0.1ns.ddc'.
Writing verilog file '/home/msc18h28/ma/synopsys/netlists/shift_serializer8.1.19.v'.
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/msc18h28/ma/synopsys/netlists/shift_serializer_synth.sdf'. (WT-3)
Current design is 'shift_serializer'.
dc_shell> gui_[K[K[K[Kgui_start
dc_shell> dc_shell> 1[Kgui_start
dc_shell> Current design is 'shift_serializer'.
Current design is 'shift_serializer'.
dc_shell> gui_startdc_shell> [11Gsource scripts/shift_serializer_synth.tcl[11Ggui_start[K[11Gsource scripts/shift_serializer_synth.tcl
Removing design 'shift_serializer'
Removing library 'sc9_soi12s0_base_svt_ss_nominal_max_0p90v_125c_mxs'
Removing library 'gtech'
Removing library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB'
Removing library 'standard.sldb'
Removing library 'dw_foundation.sldb'
Running PRESTO HDLC
Compiling source file /home/msc18h28/ma/sourcecode/shift_serializer_simple.sv
Presto compilation completed successfully.
Loading db file '/usr/pack/synopsys-2017.09-kgf/syn/libraries/syn/dw_foundation.sldb'
Loading db file '/home/msc18h28/ma/technology/db/sc9_soi12s0_base_svt_ss_nominal_max_0p90v_125c_mxs.db'
Loading db file '/home/msc18h28/ma/technology/db/io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c.db'
Loading db file '/usr/pack/synopsys-2017.09-kgf/syn/libraries/syn/gtech.db'
Loading db file '/usr/pack/synopsys-2017.09-kgf/syn/libraries/syn/standard.sldb'
  Loading link library 'sc9_soi12s0_base_svt_ss_nominal_max_0p90v_125c_mxs'
  Loading link library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'shift_serializer'.
Writing ddc file 'DDC/shift_serializer_8.1.19_elab.ddc'.

---------------------------------------------------------
|              Working on serializer                    |
|               Max. Delay is ~0.1~               |
---------------------------------------------------------

Removing design 'shift_serializer'
Reading ddc file '/home/msc18h28/ma/synopsys/DDC/shift_serializer_8.1.19_elab.ddc'.
Loaded 1 design.
Current design is 'shift_serializer'.
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)
  Simplifying Design 'shift_serializer'

Warning: The trip points for the library named io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB differ from those in the library named sc9_soi12s0_base_svt_ss_nominal_max_0p90v_125c_mxs. (TIM-164)
  Loading target library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB'
Loaded alib file './alib/alib-52/sc9_soi12s0_base_svt_ss_nominal_max_0p90v_125c_mxs.db.alib'
Loaded alib file './alib/alib-52/io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c.db.alib' (placeholder)
Warning: Operating condition ss_nominal_max_0p90v_125c set on design shift_serializer has different process,
voltage and temperatures parameters than the parameters at which target library 
io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB is characterized. Delays may be inaccurate as a result. (OPT-998)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'shift_serializer'

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'TIELO_X1M_A9TS' in the library 'sc9_soi12s0_base_svt_ss_nominal_max_0p90v_125c_mxs' is not characterized for internal power. (PWR-536)
Information: The library cell 'TIEHI_X1M_A9TS' in the library 'sc9_soi12s0_base_svt_ss_nominal_max_0p90v_125c_mxs' is not characterized for internal power. (PWR-536)
Information: The library cell 'PBRKANALOG_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PBRKANALOG_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PBRKOSC_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PBRKOSC_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PBRK_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PBRK_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PFILL10_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PFILL10_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PFILL5_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PFILL5_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PFILL2_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PFILL2_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PFILL1NC_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PFILL1NC_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PCORNER_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PCORNER_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PVSS_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PVSS_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PVDD_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PVDD_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PVDDI_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PVDDI_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PDVSS_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PDVSS_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PDVDD_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PDVDD_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PAVSS_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PAVSS_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PAVDD_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PAVDD_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
  Global Optimization (Phase 46)
  Global Optimization (Phase 47)
  Global Optimization (Phase 48)
  Global Optimization (Phase 49)
  Global Optimization (Phase 50)
  Global Optimization (Phase 51)
  Global Optimization (Phase 52)
  Global Optimization (Phase 53)
  Global Optimization (Phase 54)
  Global Optimization (Phase 55)
  Global Optimization (Phase 56)
  Global Optimization (Phase 57)
  Global Optimization (Phase 58)
  Global Optimization (Phase 59)
  Global Optimization (Phase 60)
  Global Optimization (Phase 61)
  Global Optimization (Phase 62)
  Global Optimization (Phase 63)
  Global Optimization (Phase 64)
  Global Optimization (Phase 65)
  Global Optimization (Phase 66)
  Global Optimization (Phase 67)
  Global Optimization (Phase 68)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:09       0.0      0.00       0.0       0.0                              0.0000
    0:00:09       0.0      0.00       0.0       0.0                              0.0000
    0:00:09       0.0      0.00       0.0       0.0                              0.0000
    0:00:09       0.0      0.00       0.0       0.0                              0.0000

  Beginning WLM Backend Optimization
  --------------------------------------

  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:09       0.0      0.00       0.0       0.0                              0.0000
    0:00:09       0.0      0.00       0.0       0.0                              0.0000
    0:00:09       0.0      0.00       0.0       0.0                              0.0000
    0:00:09       0.0      0.00       0.0       0.0                              0.0000
    0:00:09       0.0      0.00       0.0       0.0                              0.0000
    0:00:09       0.0      0.00       0.0       0.0                              0.0000
    0:00:09       0.0      0.00       0.0       0.0                              0.0000
    0:00:09       0.0      0.00       0.0       0.0                              0.0000
    0:00:09       0.0      0.00       0.0       0.0                              0.0000
    0:00:09       0.0      0.00       0.0       0.0                              0.0000
    0:00:09       0.0      0.00       0.0       0.0                              0.0000
    0:00:09       0.0      0.00       0.0       0.0                              0.0000
    0:00:09       0.0      0.00       0.0       0.0                              0.0000
    0:00:09       0.0      0.00       0.0       0.0                              0.0000
    0:00:09       0.0      0.00       0.0       0.0                              0.0000
    0:00:09       0.0      0.00       0.0       0.0                              0.0000
    0:00:09       0.0      0.00       0.0       0.0                              0.0000
    0:00:09       0.0      0.00       0.0       0.0                              0.0000
    0:00:09       0.0      0.00       0.0       0.0                              0.0000
    0:00:09       0.0      0.00       0.0       0.0                              0.0000
    0:00:09       0.0      0.00       0.0       0.0                              0.0000
    0:00:10       0.0      0.00       0.0       0.0                              0.0000
    0:00:10       0.0      0.00       0.0       0.0                              0.0000
    0:00:10       0.0      0.00       0.0       0.0                              0.0000
    0:00:10       0.0      0.00       0.0       0.0                              0.0000
    0:00:10       0.0      0.00       0.0       0.0                              0.0000
    0:00:10       0.0      0.00       0.0       0.0                              0.0000
    0:00:10       0.0      0.00       0.0       0.0                              0.0000
    0:00:10       0.0      0.00       0.0       0.0                              0.0000
    0:00:10       0.0      0.00       0.0       0.0                              0.0000
    0:00:10       0.0      0.00       0.0       0.0                              0.0000
    0:00:10       0.0      0.00       0.0       0.0                              0.0000
    0:00:10       0.0      0.00       0.0       0.0                              0.0000
    0:00:10       0.0      0.00       0.0       0.0                              0.0000
    0:00:10       0.0      0.00       0.0       0.0                              0.0000
    0:00:10       0.0      0.00       0.0       0.0                              0.0000
    0:00:10       0.0      0.00       0.0       0.0                              0.0000
    0:00:10       0.0      0.00       0.0       0.0                              0.0000
    0:00:10       0.0      0.00       0.0       0.0                              0.0000
    0:00:10       0.0      0.00       0.0       0.0                              0.0000
    0:00:10       0.0      0.00       0.0       0.0                              0.0000
    0:00:10       0.0      0.00       0.0       0.0                              0.0000
    0:00:10       0.0      0.00       0.0       0.0                              0.0000
    0:00:10       0.0      0.00       0.0       0.0                              0.0000
    0:00:10       0.0      0.00       0.0       0.0                              0.0000

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:10       0.0      0.00       0.0       0.0                              0.0000
    0:00:10       0.0      0.00       0.0       0.0                              0.0000
    0:00:10       0.0      0.00       0.0       0.0                              0.0000
    0:00:10       0.0      0.00       0.0       0.0                              0.0000
    0:00:10       0.0      0.00       0.0       0.0                              0.0000
    0:00:10       0.0      0.00       0.0       0.0                              0.0000
    0:00:10       0.0      0.00       0.0       0.0                              0.0000
    0:00:10       0.0      0.00       0.0       0.0                              0.0000
    0:00:10       0.0      0.00       0.0       0.0                              0.0000
Loading db file '/home/msc18h28/ma/technology/db/sc9_soi12s0_base_svt_ss_nominal_max_0p90v_125c_mxs.db'
Loading db file '/home/msc18h28/ma/technology/db/io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
  Loading target library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB'
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Writing ddc file 'DDC/shift_serializer_8.1.19_0.1ns.ddc'.
Writing verilog file '/home/msc18h28/ma/synopsys/netlists/shift_serializer8.1.19.v'.
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/msc18h28/ma/synopsys/netlists/shift_serializer_synth.sdf'. (WT-3)
dc_shell> source scripts/shift_serializer_synth.tcl[11Ggui_start[K
dc_shell> Current design is 'shift_serializer'.
Current design is 'shift_serializer'.
dc_shell> dc_shell> gui_start[11Gsource scripts/shift_serializer_synth.tcl
Removing design 'shift_serializer'
Removing library 'sc9_soi12s0_base_svt_ss_nominal_max_0p90v_125c_mxs'
Removing library 'gtech'
Removing library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB'
Removing library 'standard.sldb'
Removing library 'dw_foundation.sldb'
Running PRESTO HDLC
Compiling source file /home/msc18h28/ma/sourcecode/shift_serializer_simple.sv
Presto compilation completed successfully.
Loading db file '/usr/pack/synopsys-2017.09-kgf/syn/libraries/syn/dw_foundation.sldb'
Loading db file '/home/msc18h28/ma/technology/db/sc9_soi12s0_base_svt_ss_nominal_max_0p90v_125c_mxs.db'
Loading db file '/home/msc18h28/ma/technology/db/io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c.db'
Loading db file '/usr/pack/synopsys-2017.09-kgf/syn/libraries/syn/gtech.db'
Loading db file '/usr/pack/synopsys-2017.09-kgf/syn/libraries/syn/standard.sldb'
  Loading link library 'sc9_soi12s0_base_svt_ss_nominal_max_0p90v_125c_mxs'
  Loading link library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'shift_serializer'.
Writing ddc file 'DDC/shift_serializer_8.1.19_elab.ddc'.

---------------------------------------------------------
|              Working on serializer                    |
|               Max. Delay is ~0.1~               |
---------------------------------------------------------

Removing design 'shift_serializer'
Reading ddc file '/home/msc18h28/ma/synopsys/DDC/shift_serializer_8.1.19_elab.ddc'.
Loaded 1 design.
Current design is 'shift_serializer'.
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)
  Simplifying Design 'shift_serializer'

Warning: The trip points for the library named io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB differ from those in the library named sc9_soi12s0_base_svt_ss_nominal_max_0p90v_125c_mxs. (TIM-164)
  Loading target library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB'
Loaded alib file './alib/alib-52/sc9_soi12s0_base_svt_ss_nominal_max_0p90v_125c_mxs.db.alib'
Loaded alib file './alib/alib-52/io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c.db.alib' (placeholder)
Warning: Operating condition ss_nominal_max_0p90v_125c set on design shift_serializer has different process,
voltage and temperatures parameters than the parameters at which target library 
io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB is characterized. Delays may be inaccurate as a result. (OPT-998)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'shift_serializer'

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'TIELO_X1M_A9TS' in the library 'sc9_soi12s0_base_svt_ss_nominal_max_0p90v_125c_mxs' is not characterized for internal power. (PWR-536)
Information: The library cell 'TIEHI_X1M_A9TS' in the library 'sc9_soi12s0_base_svt_ss_nominal_max_0p90v_125c_mxs' is not characterized for internal power. (PWR-536)
Information: The library cell 'PBRKANALOG_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PBRKANALOG_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PBRKOSC_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PBRKOSC_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PBRK_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PBRK_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PFILL10_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PFILL10_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PFILL5_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PFILL5_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PFILL2_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PFILL2_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PFILL1NC_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PFILL1NC_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PCORNER_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PCORNER_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PVSS_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PVSS_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PVDD_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PVDD_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PVDDI_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PVDDI_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PDVSS_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PDVSS_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PDVDD_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PDVDD_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PAVSS_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PAVSS_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PAVDD_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PAVDD_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 69)
  Global Optimization (Phase 70)
  Global Optimization (Phase 71)
  Global Optimization (Phase 72)
  Global Optimization (Phase 73)
  Global Optimization (Phase 74)
  Global Optimization (Phase 75)
  Global Optimization (Phase 76)
  Global Optimization (Phase 77)
  Global Optimization (Phase 78)
  Global Optimization (Phase 79)
  Global Optimization (Phase 80)
  Global Optimization (Phase 81)
  Global Optimization (Phase 82)
  Global Optimization (Phase 83)
  Global Optimization (Phase 84)
  Global Optimization (Phase 85)
  Global Optimization (Phase 86)
  Global Optimization (Phase 87)
  Global Optimization (Phase 88)
  Global Optimization (Phase 89)
  Global Optimization (Phase 90)
  Global Optimization (Phase 91)
  Global Optimization (Phase 92)
  Global Optimization (Phase 93)
  Global Optimization (Phase 94)
  Global Optimization (Phase 95)
  Global Optimization (Phase 96)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:09       0.0      0.00       0.0       0.0                              0.0000
    0:00:09       0.0      0.00       0.0       0.0                              0.0000
    0:00:09       0.0      0.00       0.0       0.0                              0.0000
    0:00:09       0.0      0.00       0.0       0.0                              0.0000

  Beginning WLM Backend Optimization
  --------------------------------------

  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:09       0.0      0.00       0.0       0.0                              0.0000
    0:00:09       0.0      0.00       0.0       0.0                              0.0000
    0:00:10       0.0      0.00       0.0       0.0                              0.0000
    0:00:10       0.0      0.00       0.0       0.0                              0.0000
    0:00:10       0.0      0.00       0.0       0.0                              0.0000
    0:00:10       0.0      0.00       0.0       0.0                              0.0000
    0:00:10       0.0      0.00       0.0       0.0                              0.0000
    0:00:10       0.0      0.00       0.0       0.0                              0.0000
    0:00:10       0.0      0.00       0.0       0.0                              0.0000
    0:00:10       0.0      0.00       0.0       0.0                              0.0000
    0:00:10       0.0      0.00       0.0       0.0                              0.0000
    0:00:10       0.0      0.00       0.0       0.0                              0.0000
    0:00:10       0.0      0.00       0.0       0.0                              0.0000
    0:00:10       0.0      0.00       0.0       0.0                              0.0000
    0:00:10       0.0      0.00       0.0       0.0                              0.0000
    0:00:10       0.0      0.00       0.0       0.0                              0.0000
    0:00:10       0.0      0.00       0.0       0.0                              0.0000
    0:00:10       0.0      0.00       0.0       0.0                              0.0000
    0:00:10       0.0      0.00       0.0       0.0                              0.0000
    0:00:10       0.0      0.00       0.0       0.0                              0.0000
    0:00:10       0.0      0.00       0.0       0.0                              0.0000
    0:00:10       0.0      0.00       0.0       0.0                              0.0000
    0:00:10       0.0      0.00       0.0       0.0                              0.0000
    0:00:10       0.0      0.00       0.0       0.0                              0.0000
    0:00:10       0.0      0.00       0.0       0.0                              0.0000
    0:00:10       0.0      0.00       0.0       0.0                              0.0000
    0:00:10       0.0      0.00       0.0       0.0                              0.0000
    0:00:10       0.0      0.00       0.0       0.0                              0.0000
    0:00:10       0.0      0.00       0.0       0.0                              0.0000
    0:00:10       0.0      0.00       0.0       0.0                              0.0000
    0:00:10       0.0      0.00       0.0       0.0                              0.0000
    0:00:10       0.0      0.00       0.0       0.0                              0.0000
    0:00:10       0.0      0.00       0.0       0.0                              0.0000
    0:00:10       0.0      0.00       0.0       0.0                              0.0000
    0:00:10       0.0      0.00       0.0       0.0                              0.0000
    0:00:10       0.0      0.00       0.0       0.0                              0.0000
    0:00:10       0.0      0.00       0.0       0.0                              0.0000
    0:00:10       0.0      0.00       0.0       0.0                              0.0000
    0:00:10       0.0      0.00       0.0       0.0                              0.0000
    0:00:10       0.0      0.00       0.0       0.0                              0.0000
    0:00:10       0.0      0.00       0.0       0.0                              0.0000
    0:00:10       0.0      0.00       0.0       0.0                              0.0000
    0:00:10       0.0      0.00       0.0       0.0                              0.0000
    0:00:10       0.0      0.00       0.0       0.0                              0.0000
    0:00:10       0.0      0.00       0.0       0.0                              0.0000

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:10       0.0      0.00       0.0       0.0                              0.0000
    0:00:10       0.0      0.00       0.0       0.0                              0.0000
    0:00:10       0.0      0.00       0.0       0.0                              0.0000
    0:00:10       0.0      0.00       0.0       0.0                              0.0000
    0:00:11       0.0      0.00       0.0       0.0                              0.0000
    0:00:11       0.0      0.00       0.0       0.0                              0.0000
    0:00:11       0.0      0.00       0.0       0.0                              0.0000
    0:00:11       0.0      0.00       0.0       0.0                              0.0000
    0:00:11       0.0      0.00       0.0       0.0                              0.0000
Loading db file '/home/msc18h28/ma/technology/db/sc9_soi12s0_base_svt_ss_nominal_max_0p90v_125c_mxs.db'
Loading db file '/home/msc18h28/ma/technology/db/io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
  Loading target library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB'
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Writing ddc file 'DDC/shift_serializer_8.1.19_0.1ns.ddc'.
Writing verilog file '/home/msc18h28/ma/synopsys/netlists/shift_serializer8.1.19.v'.
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/msc18h28/ma/synopsys/netlists/shift_serializer_synth.sdf'. (WT-3)
dc_shell> gui_start 
dc_shell> Current design is 'shift_serializer'.
Current design is 'shift_serializer'.
dc_shell> dc_shell> gui_start
dc_shell> Current design is 'shift_serializer'.
Current design is 'shift_serializer'.
dc_shell> gui_startdc_shell> [11Gsource scripts/shift_serializer_synth.tcl[11Ggui_start[K
dc_shell> Current design is 'shift_serializer'.
Current design is 'shift_serializer'.
dc_shell> dc_shell> gui_start[11Gsource scripts/shift_serializer_synth.tcl
Removing design 'shift_serializer'
Removing library 'sc9_soi12s0_base_svt_ss_nominal_max_0p90v_125c_mxs'
Removing library 'gtech'
Removing library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB'
Removing library 'standard.sldb'
Removing library 'dw_foundation.sldb'
Running PRESTO HDLC
Compiling source file /home/msc18h28/ma/sourcecode/shift_serializer_simple.sv
Presto compilation completed successfully.
Loading db file '/usr/pack/synopsys-2017.09-kgf/syn/libraries/syn/dw_foundation.sldb'
Loading db file '/home/msc18h28/ma/technology/db/sc9_soi12s0_base_svt_ss_nominal_max_0p90v_125c_mxs.db'
Loading db file '/home/msc18h28/ma/technology/db/io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c.db'
Loading db file '/usr/pack/synopsys-2017.09-kgf/syn/libraries/syn/gtech.db'
Loading db file '/usr/pack/synopsys-2017.09-kgf/syn/libraries/syn/standard.sldb'
  Loading link library 'sc9_soi12s0_base_svt_ss_nominal_max_0p90v_125c_mxs'
  Loading link library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB'
  Loading link library 'gtech'
Running PRESTO HDLC

Inferred memory devices in process
	in routine shift_serializer line 21 in file
		'/home/msc18h28/ma/sourcecode/shift_serializer_simple.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     Reg_SP_reg      | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'shift_serializer'.
Writing ddc file 'DDC/shift_serializer_8.1.19_elab.ddc'.

---------------------------------------------------------
|              Working on serializer                    |
|               Max. Delay is ~0.1~               |
---------------------------------------------------------

Removing design 'shift_serializer'
Reading ddc file '/home/msc18h28/ma/synopsys/DDC/shift_serializer_8.1.19_elab.ddc'.
Loaded 1 design.
Current design is 'shift_serializer'.
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)
  Simplifying Design 'shift_serializer'

Warning: The trip points for the library named io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB differ from those in the library named sc9_soi12s0_base_svt_ss_nominal_max_0p90v_125c_mxs. (TIM-164)
  Loading target library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB'
Loaded alib file './alib/alib-52/sc9_soi12s0_base_svt_ss_nominal_max_0p90v_125c_mxs.db.alib'
Loaded alib file './alib/alib-52/io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c.db.alib' (placeholder)
Warning: Operating condition ss_nominal_max_0p90v_125c set on design shift_serializer has different process,
voltage and temperatures parameters than the parameters at which target library 
io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB is characterized. Delays may be inaccurate as a result. (OPT-998)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'shift_serializer'

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'TIELO_X1M_A9TS' in the library 'sc9_soi12s0_base_svt_ss_nominal_max_0p90v_125c_mxs' is not characterized for internal power. (PWR-536)
Information: The library cell 'TIEHI_X1M_A9TS' in the library 'sc9_soi12s0_base_svt_ss_nominal_max_0p90v_125c_mxs' is not characterized for internal power. (PWR-536)
Information: The library cell 'PBRKANALOG_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PBRKANALOG_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PBRKOSC_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PBRKOSC_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PBRK_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PBRK_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PFILL10_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PFILL10_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PFILL5_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PFILL5_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PFILL2_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PFILL2_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PFILL1NC_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PFILL1NC_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PCORNER_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PCORNER_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PVSS_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PVSS_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PVDD_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PVDD_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PVDDI_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PVDDI_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PDVSS_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PDVSS_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PDVDD_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PDVDD_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PAVSS_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PAVSS_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PAVDD_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PAVDD_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 97)
  Global Optimization (Phase 98)
  Global Optimization (Phase 99)
  Global Optimization (Phase 100)
  Global Optimization (Phase 101)
  Global Optimization (Phase 102)
  Global Optimization (Phase 103)
  Global Optimization (Phase 104)
  Global Optimization (Phase 105)
  Global Optimization (Phase 106)
  Global Optimization (Phase 107)
  Global Optimization (Phase 108)
  Global Optimization (Phase 109)
  Global Optimization (Phase 110)
  Global Optimization (Phase 111)
  Global Optimization (Phase 112)
  Global Optimization (Phase 113)
  Global Optimization (Phase 114)
  Global Optimization (Phase 115)
  Global Optimization (Phase 116)
  Global Optimization (Phase 117)
  Global Optimization (Phase 118)
  Global Optimization (Phase 119)
  Global Optimization (Phase 120)
  Global Optimization (Phase 121)
  Global Optimization (Phase 122)
  Global Optimization (Phase 123)
  Global Optimization (Phase 124)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:09     145.6      0.00       0.0       0.0                              5.1297
    0:00:09     145.6      0.00       0.0       0.0                              5.1297
    0:00:09     145.6      0.00       0.0       0.0                              5.1297
    0:00:09     145.6      0.00       0.0       0.0                              5.1297

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:09     145.6      0.00       0.0       0.0                              5.1297
    0:00:09     145.6      0.00       0.0       0.0                              5.1297
    0:00:09     145.6      0.00       0.0       0.0                              5.1297
    0:00:09     145.6      0.00       0.0       0.0                              5.1297
    0:00:09     145.6      0.00       0.0       0.0                              5.1297
    0:00:09     145.6      0.00       0.0       0.0                              5.1297
    0:00:09     145.6      0.00       0.0       0.0                              5.1297
    0:00:09     145.6      0.00       0.0       0.0                              5.1297
    0:00:09     145.6      0.00       0.0       0.0                              5.1297
    0:00:09     145.6      0.00       0.0       0.0                              5.1297
    0:00:09     145.6      0.00       0.0       0.0                              5.1297
    0:00:09     145.6      0.00       0.0       0.0                              5.1297
    0:00:09     145.6      0.00       0.0       0.0                              5.1297
    0:00:09     145.6      0.00       0.0       0.0                              5.1297
    0:00:09     145.6      0.00       0.0       0.0                              5.1297
    0:00:09     145.6      0.00       0.0       0.0                              5.1297
    0:00:09     145.6      0.00       0.0       0.0                              5.1297
    0:00:09     145.6      0.00       0.0       0.0                              5.1297
    0:00:09     145.6      0.00       0.0       0.0                              5.1297
    0:00:09     145.6      0.00       0.0       0.0                              5.1297


  Beginning Design Rule Fixing  (min_capacitance)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:10     145.6      0.00       0.0       0.0                              5.1297
  Global Optimization (Phase 125)
  Global Optimization (Phase 126)
  Global Optimization (Phase 127)
    0:00:10     145.6      0.00       0.0       0.0                              5.1297
    0:00:10     145.6      0.00       0.0       0.0                              5.1297


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:10     145.6      0.00       0.0       0.0                              5.1297
  Global Optimization (Phase 128)
  Global Optimization (Phase 129)
  Global Optimization (Phase 130)
  Global Optimization (Phase 131)
  Global Optimization (Phase 132)
  Global Optimization (Phase 133)
  Global Optimization (Phase 134)
  Global Optimization (Phase 135)
  Global Optimization (Phase 136)
  Global Optimization (Phase 137)
    0:00:10     145.6      0.00       0.0       0.0                              5.1297
    0:00:10     145.6      0.00       0.0       0.0                              5.1297
    0:00:10     145.6      0.00       0.0       0.0                              5.1297
    0:00:10     145.6      0.00       0.0       0.0                              5.1297
    0:00:10     145.6      0.00       0.0       0.0                              5.1297
    0:00:10     145.6      0.00       0.0       0.0                              5.1297
    0:00:10     145.6      0.00       0.0       0.0                              5.1297
    0:00:10     145.6      0.00       0.0       0.0                              5.1297
    0:00:10     145.6      0.00       0.0       0.0                              5.1297
    0:00:10     145.6      0.00       0.0       0.0                              5.1297
    0:00:10     145.6      0.00       0.0       0.0                              5.1297
    0:00:10     145.6      0.00       0.0       0.0                              5.1297
    0:00:10     145.6      0.00       0.0       0.0                              5.1297
    0:00:10     145.6      0.00       0.0       0.0                              5.1297
    0:00:10     145.6      0.00       0.0       0.0                              5.1297
    0:00:10     145.6      0.00       0.0       0.0                              5.1297
    0:00:10     145.6      0.00       0.0       0.0                              5.1297
    0:00:10     145.6      0.00       0.0       0.0                              5.1297
    0:00:10     145.6      0.00       0.0       0.0                              5.1297
    0:00:10     145.6      0.00       0.0       0.0                              5.1297
    0:00:10     145.6      0.00       0.0       0.0                              5.1297
    0:00:10     145.6      0.00       0.0       0.0                              5.1297

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:10     145.6      0.00       0.0       0.0                              5.1297
    0:00:10     145.6      0.00       0.0       0.0                              5.1297
    0:00:10     145.6      0.00       0.0       0.0                              5.1297
    0:00:10     145.6      0.00       0.0       0.0                              5.1297
    0:00:10     145.6      0.00       0.0       0.0                              5.1297
    0:00:10     145.6      0.00       0.0       0.0                              5.1297
    0:00:10     145.6      0.00       0.0       0.0                              5.1297
    0:00:11     145.6      0.00       0.0       0.0                              5.1297
    0:00:11     145.6      0.00       0.0       0.0                              5.1297
Loading db file '/home/msc18h28/ma/technology/db/sc9_soi12s0_base_svt_ss_nominal_max_0p90v_125c_mxs.db'
Loading db file '/home/msc18h28/ma/technology/db/io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
  Loading target library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB'
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Writing ddc file 'DDC/shift_serializer_8.1.19_0.1ns.ddc'.
Writing verilog file '/home/msc18h28/ma/synopsys/netlists/shift_serializer8.1.19.v'.
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/msc18h28/ma/synopsys/netlists/shift_serializer_synth.sdf'. (WT-3)
dc_shell> source scripts/shift_serializer_synth.tcl[11Ggui_start[K
dc_shell> Current design is 'shift_serializer'.
Current design is 'shift_serializer'.
dc_shell> gui_start[11Gsource scripts/shift_serializer_synth.tcl[11Ggui_start[K[K[K[K[K[K[K[K[K[Krepo_[Krt_t
report_target_library_subset      report_test_model                 report_test_point_element         report_testability_configuration  report_timing                     report_timing_requirements        report_transitive_fanin           
report_test_assume                report_test_point_configuration   report_test_power_modes           report_threshold_voltage_group    report_timing_derate              report_top_implementation_options report_transitive_fanout          
dc_shell> report_tim
report_timing              report_timing_derate       report_timing_requirements 
dc_shell> report_timing
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : shift_serializer
Version: N-2017.09
Date   : Tue Jan  8 13:28:38 2019
****************************************

Operating Conditions: ss_nominal_max_0p90v_125c   Library: sc9_soi12s0_base_svt_ss_nominal_max_0p90v_125c_mxs
Wire Load Model Mode: top

  Startpoint: Reg_SP_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Reg_SP_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                 0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  Reg_SP_reg_0_/CK (DFFRPQ_X0P5M_A9TS)                  0.0000     0.0000 r
  Reg_SP_reg_0_/Q (DFFRPQ_X0P5M_A9TS)                   0.0822     0.0822 f
  Reg_SP_reg_1_/D (DFFRPQ_X0P5M_A9TS)                   0.0000     0.0822 f
  data arrival time                                                0.0822

  clock clk (rise edge)                                 0.1000     0.1000
  clock network delay (ideal)                           0.0000     0.1000
  Reg_SP_reg_1_/CK (DFFRPQ_X0P5M_A9TS)                  0.0000     0.1000 r
  library setup time                                   -0.0095     0.0905
  data required time                                               0.0905
  --------------------------------------------------------------------------
  data required time                                               0.0905
  data arrival time                                               -0.0822
  --------------------------------------------------------------------------
  slack (MET)                                                      0.0084


1
dc_shell> report_timing[11Ggui_start[K[11Gsource scripts/shift_serializer_synth.tcl
Removing design 'shift_serializer'
Removing library 'sc9_soi12s0_base_svt_ss_nominal_max_0p90v_125c_mxs'
Removing library 'gtech'
Removing library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB'
Removing library 'standard.sldb'
Removing library 'dw_foundation.sldb'
Running PRESTO HDLC
Compiling source file /home/msc18h28/ma/sourcecode/shift_serializer_simple.sv
Presto compilation completed successfully.
Loading db file '/usr/pack/synopsys-2017.09-kgf/syn/libraries/syn/dw_foundation.sldb'
Loading db file '/home/msc18h28/ma/technology/db/sc9_soi12s0_base_svt_ss_nominal_max_0p90v_125c_mxs.db'
Loading db file '/home/msc18h28/ma/technology/db/io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c.db'
Loading db file '/usr/pack/synopsys-2017.09-kgf/syn/libraries/syn/gtech.db'
Loading db file '/usr/pack/synopsys-2017.09-kgf/syn/libraries/syn/standard.sldb'
  Loading link library 'sc9_soi12s0_base_svt_ss_nominal_max_0p90v_125c_mxs'
  Loading link library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB'
  Loading link library 'gtech'
Running PRESTO HDLC

Inferred memory devices in process
	in routine shift_serializer line 21 in file
		'/home/msc18h28/ma/sourcecode/shift_serializer_simple.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     Reg_SP_reg      | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'shift_serializer'.
Writing ddc file 'DDC/shift_serializer_8.1.19_elab.ddc'.

---------------------------------------------------------
|              Working on serializer                    |
|               Max. Delay is ~0.1~               |
---------------------------------------------------------

Removing design 'shift_serializer'
Reading ddc file '/home/msc18h28/ma/synopsys/DDC/shift_serializer_8.1.19_elab.ddc'.
Loaded 1 design.
Current design is 'shift_serializer'.
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)
  Simplifying Design 'shift_serializer'

Warning: The trip points for the library named io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB differ from those in the library named sc9_soi12s0_base_svt_ss_nominal_max_0p90v_125c_mxs. (TIM-164)
  Loading target library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB'
Loaded alib file './alib/alib-52/sc9_soi12s0_base_svt_ss_nominal_max_0p90v_125c_mxs.db.alib'
Loaded alib file './alib/alib-52/io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c.db.alib' (placeholder)
Warning: Operating condition ss_nominal_max_0p90v_125c set on design shift_serializer has different process,
voltage and temperatures parameters than the parameters at which target library 
io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB is characterized. Delays may be inaccurate as a result. (OPT-998)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'shift_serializer'

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'TIELO_X1M_A9TS' in the library 'sc9_soi12s0_base_svt_ss_nominal_max_0p90v_125c_mxs' is not characterized for internal power. (PWR-536)
Information: The library cell 'TIEHI_X1M_A9TS' in the library 'sc9_soi12s0_base_svt_ss_nominal_max_0p90v_125c_mxs' is not characterized for internal power. (PWR-536)
Information: The library cell 'PBRKANALOG_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PBRKANALOG_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PBRKOSC_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PBRKOSC_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PBRK_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PBRK_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PFILL10_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PFILL10_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PFILL5_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PFILL5_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PFILL2_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PFILL2_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PFILL1NC_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PFILL1NC_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PCORNER_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PCORNER_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PVSS_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PVSS_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PVDD_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PVDD_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PVDDI_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PVDDI_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PDVSS_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PDVSS_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PDVDD_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PDVDD_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PAVSS_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PAVSS_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PAVDD_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PAVDD_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 138)
  Global Optimization (Phase 139)
  Global Optimization (Phase 140)
  Global Optimization (Phase 141)
  Global Optimization (Phase 142)
  Global Optimization (Phase 143)
  Global Optimization (Phase 144)
  Global Optimization (Phase 145)
  Global Optimization (Phase 146)
  Global Optimization (Phase 147)
  Global Optimization (Phase 148)
  Global Optimization (Phase 149)
  Global Optimization (Phase 150)
  Global Optimization (Phase 151)
  Global Optimization (Phase 152)
  Global Optimization (Phase 153)
  Global Optimization (Phase 154)
  Global Optimization (Phase 155)
  Global Optimization (Phase 156)
  Global Optimization (Phase 157)
  Global Optimization (Phase 158)
  Global Optimization (Phase 159)
  Global Optimization (Phase 160)
  Global Optimization (Phase 161)
  Global Optimization (Phase 162)
  Global Optimization (Phase 163)
  Global Optimization (Phase 164)
  Global Optimization (Phase 165)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:09     145.6      0.00       0.0       0.0                              5.1297
    0:00:09     145.6      0.00       0.0       0.0                              5.1297
    0:00:09     145.6      0.00       0.0       0.0                              5.1297
    0:00:09     145.6      0.00       0.0       0.0                              5.1297

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:09     145.6      0.00       0.0       0.0                              5.1297
    0:00:09     145.6      0.00       0.0       0.0                              5.1297
    0:00:09     145.6      0.00       0.0       0.0                              5.1297
    0:00:09     145.6      0.00       0.0       0.0                              5.1297
    0:00:09     145.6      0.00       0.0       0.0                              5.1297
    0:00:09     145.6      0.00       0.0       0.0                              5.1297
    0:00:09     145.6      0.00       0.0       0.0                              5.1297
    0:00:09     145.6      0.00       0.0       0.0                              5.1297
    0:00:09     145.6      0.00       0.0       0.0                              5.1297
    0:00:09     145.6      0.00       0.0       0.0                              5.1297
    0:00:09     145.6      0.00       0.0       0.0                              5.1297
    0:00:09     145.6      0.00       0.0       0.0                              5.1297
    0:00:09     145.6      0.00       0.0       0.0                              5.1297
    0:00:09     145.6      0.00       0.0       0.0                              5.1297
    0:00:09     145.6      0.00       0.0       0.0                              5.1297
    0:00:09     145.6      0.00       0.0       0.0                              5.1297
    0:00:09     145.6      0.00       0.0       0.0                              5.1297
    0:00:09     145.6      0.00       0.0       0.0                              5.1297
    0:00:09     145.6      0.00       0.0       0.0                              5.1297
    0:00:09     145.6      0.00       0.0       0.0                              5.1297


  Beginning Design Rule Fixing  (min_capacitance)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:09     145.6      0.00       0.0       0.0                              5.1297
  Global Optimization (Phase 166)
  Global Optimization (Phase 167)
  Global Optimization (Phase 168)
    0:00:09     145.6      0.00       0.0       0.0                              5.1297
    0:00:09     145.6      0.00       0.0       0.0                              5.1297


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:09     145.6      0.00       0.0       0.0                              5.1297
  Global Optimization (Phase 169)
  Global Optimization (Phase 170)
  Global Optimization (Phase 171)
  Global Optimization (Phase 172)
  Global Optimization (Phase 173)
  Global Optimization (Phase 174)
  Global Optimization (Phase 175)
  Global Optimization (Phase 176)
  Global Optimization (Phase 177)
  Global Optimization (Phase 178)
    0:00:10     145.6      0.00       0.0       0.0                              5.1297
    0:00:10     145.6      0.00       0.0       0.0                              5.1297
    0:00:10     145.6      0.00       0.0       0.0                              5.1297
    0:00:10     145.6      0.00       0.0       0.0                              5.1297
    0:00:10     145.6      0.00       0.0       0.0                              5.1297
    0:00:10     145.6      0.00       0.0       0.0                              5.1297
    0:00:10     145.6      0.00       0.0       0.0                              5.1297
    0:00:10     145.6      0.00       0.0       0.0                              5.1297
    0:00:10     145.6      0.00       0.0       0.0                              5.1297
    0:00:10     145.6      0.00       0.0       0.0                              5.1297
    0:00:10     145.6      0.00       0.0       0.0                              5.1297
    0:00:10     145.6      0.00       0.0       0.0                              5.1297
    0:00:10     145.6      0.00       0.0       0.0                              5.1297
    0:00:10     145.6      0.00       0.0       0.0                              5.1297
    0:00:10     145.6      0.00       0.0       0.0                              5.1297
    0:00:10     145.6      0.00       0.0       0.0                              5.1297
    0:00:10     145.6      0.00       0.0       0.0                              5.1297
    0:00:10     145.6      0.00       0.0       0.0                              5.1297
    0:00:10     145.6      0.00       0.0       0.0                              5.1297
    0:00:10     145.6      0.00       0.0       0.0                              5.1297
    0:00:10     145.6      0.00       0.0       0.0                              5.1297
    0:00:10     145.6      0.00       0.0       0.0                              5.1297

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:10     145.6      0.00       0.0       0.0                              5.1297
    0:00:10     145.6      0.00       0.0       0.0                              5.1297
    0:00:10     145.6      0.00       0.0       0.0                              5.1297
    0:00:10     145.6      0.00       0.0       0.0                              5.1297
    0:00:10     145.6      0.00       0.0       0.0                              5.1297
    0:00:10     145.6      0.00       0.0       0.0                              5.1297
    0:00:10     145.6      0.00       0.0       0.0                              5.1297
    0:00:10     145.6      0.00       0.0       0.0                              5.1297
    0:00:10     145.6      0.00       0.0       0.0                              5.1297
Loading db file '/home/msc18h28/ma/technology/db/sc9_soi12s0_base_svt_ss_nominal_max_0p90v_125c_mxs.db'
Loading db file '/home/msc18h28/ma/technology/db/io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
  Loading target library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB'
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Writing ddc file 'DDC/shift_serializer_8.1.19_0.1ns.ddc'.
Writing verilog file '/home/msc18h28/ma/synopsys/netlists/shift_serializer8.1.19.v'.
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/msc18h28/ma/synopsys/netlists/shift_serializer_synth.sdf'. (WT-3)
Current design is 'shift_serializer'.
dc_shell> source scripts/shift_serializer_synth.tcl
Removing design 'shift_serializer'
Removing library 'sc9_soi12s0_base_svt_ss_nominal_max_0p90v_125c_mxs'
Removing library 'gtech'
Removing library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB'
Removing library 'standard.sldb'
Removing library 'dw_foundation.sldb'
Running PRESTO HDLC
Compiling source file /home/msc18h28/ma/sourcecode/shift_serializer_simple.sv
Presto compilation completed successfully.
Loading db file '/usr/pack/synopsys-2017.09-kgf/syn/libraries/syn/dw_foundation.sldb'
Loading db file '/home/msc18h28/ma/technology/db/sc9_soi12s0_base_svt_ss_nominal_max_0p90v_125c_mxs.db'
Loading db file '/home/msc18h28/ma/technology/db/io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c.db'
Loading db file '/usr/pack/synopsys-2017.09-kgf/syn/libraries/syn/gtech.db'
Loading db file '/usr/pack/synopsys-2017.09-kgf/syn/libraries/syn/standard.sldb'
  Loading link library 'sc9_soi12s0_base_svt_ss_nominal_max_0p90v_125c_mxs'
  Loading link library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB'
  Loading link library 'gtech'
Running PRESTO HDLC

Inferred memory devices in process
	in routine shift_serializer line 21 in file
		'/home/msc18h28/ma/sourcecode/shift_serializer_simple.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     Reg_SP_reg      | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'shift_serializer'.
Writing ddc file 'DDC/shift_serializer_8.1.19_elab.ddc'.

---------------------------------------------------------
|              Working on serializer                    |
|               Max. Delay is ~0.2~               |
---------------------------------------------------------

Removing design 'shift_serializer'
Reading ddc file '/home/msc18h28/ma/synopsys/DDC/shift_serializer_8.1.19_elab.ddc'.
Loaded 1 design.
Current design is 'shift_serializer'.
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)
  Simplifying Design 'shift_serializer'

Warning: The trip points for the library named io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB differ from those in the library named sc9_soi12s0_base_svt_ss_nominal_max_0p90v_125c_mxs. (TIM-164)
  Loading target library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB'
Loaded alib file './alib/alib-52/sc9_soi12s0_base_svt_ss_nominal_max_0p90v_125c_mxs.db.alib'
Loaded alib file './alib/alib-52/io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c.db.alib' (placeholder)
Warning: Operating condition ss_nominal_max_0p90v_125c set on design shift_serializer has different process,
voltage and temperatures parameters than the parameters at which target library 
io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB is characterized. Delays may be inaccurate as a result. (OPT-998)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'shift_serializer'

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'TIELO_X1M_A9TS' in the library 'sc9_soi12s0_base_svt_ss_nominal_max_0p90v_125c_mxs' is not characterized for internal power. (PWR-536)
Information: The library cell 'TIEHI_X1M_A9TS' in the library 'sc9_soi12s0_base_svt_ss_nominal_max_0p90v_125c_mxs' is not characterized for internal power. (PWR-536)
Information: The library cell 'PBRKANALOG_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PBRKANALOG_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PBRKOSC_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PBRKOSC_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PBRK_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PBRK_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PFILL10_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PFILL10_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PFILL5_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PFILL5_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PFILL2_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PFILL2_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PFILL1NC_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PFILL1NC_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PCORNER_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PCORNER_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PVSS_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PVSS_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PVDD_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PVDD_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PVDDI_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PVDDI_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PDVSS_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PDVSS_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PDVDD_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PDVDD_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PAVSS_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PAVSS_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PAVDD_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PAVDD_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 179)
  Global Optimization (Phase 180)
  Global Optimization (Phase 181)
  Global Optimization (Phase 182)
  Global Optimization (Phase 183)
  Global Optimization (Phase 184)
  Global Optimization (Phase 185)
  Global Optimization (Phase 186)
  Global Optimization (Phase 187)
  Global Optimization (Phase 188)
  Global Optimization (Phase 189)
  Global Optimization (Phase 190)
  Global Optimization (Phase 191)
  Global Optimization (Phase 192)
  Global Optimization (Phase 193)
  Global Optimization (Phase 194)
  Global Optimization (Phase 195)
  Global Optimization (Phase 196)
  Global Optimization (Phase 197)
  Global Optimization (Phase 198)
  Global Optimization (Phase 199)
  Global Optimization (Phase 200)
  Global Optimization (Phase 201)
  Global Optimization (Phase 202)
  Global Optimization (Phase 203)
  Global Optimization (Phase 204)
  Global Optimization (Phase 205)
  Global Optimization (Phase 206)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:09     145.6      0.00       0.0       0.0                              5.1297
    0:00:09     145.6      0.00       0.0       0.0                              5.1297
    0:00:09     145.6      0.00       0.0       0.0                              5.1297
    0:00:09     145.6      0.00       0.0       0.0                              5.1297

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:09     145.6      0.00       0.0       0.0                              5.1297
    0:00:10     145.6      0.00       0.0       0.0                              5.1297
    0:00:10     145.6      0.00       0.0       0.0                              5.1297
    0:00:10     145.6      0.00       0.0       0.0                              5.1297
    0:00:10     145.6      0.00       0.0       0.0                              5.1297
    0:00:10     145.6      0.00       0.0       0.0                              5.1297
    0:00:10     145.6      0.00       0.0       0.0                              5.1297
    0:00:10     145.6      0.00       0.0       0.0                              5.1297
    0:00:10     145.6      0.00       0.0       0.0                              5.1297
    0:00:10     145.6      0.00       0.0       0.0                              5.1297
    0:00:10     145.6      0.00       0.0       0.0                              5.1297
    0:00:10     145.6      0.00       0.0       0.0                              5.1297
    0:00:10     145.6      0.00       0.0       0.0                              5.1297
    0:00:10     145.6      0.00       0.0       0.0                              5.1297
    0:00:10     145.6      0.00       0.0       0.0                              5.1297
    0:00:10     145.6      0.00       0.0       0.0                              5.1297
    0:00:10     145.6      0.00       0.0       0.0                              5.1297
    0:00:10     145.6      0.00       0.0       0.0                              5.1297
    0:00:10     145.6      0.00       0.0       0.0                              5.1297
    0:00:10     145.6      0.00       0.0       0.0                              5.1297


  Beginning Design Rule Fixing  (min_capacitance)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:10     145.6      0.00       0.0       0.0                              5.1297
  Global Optimization (Phase 207)
  Global Optimization (Phase 208)
  Global Optimization (Phase 209)
    0:00:10     145.6      0.00       0.0       0.0                              5.1297
    0:00:10     145.6      0.00       0.0       0.0                              5.1297


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:10     145.6      0.00       0.0       0.0                              5.1297
  Global Optimization (Phase 210)
  Global Optimization (Phase 211)
  Global Optimization (Phase 212)
  Global Optimization (Phase 213)
  Global Optimization (Phase 214)
  Global Optimization (Phase 215)
  Global Optimization (Phase 216)
  Global Optimization (Phase 217)
  Global Optimization (Phase 218)
  Global Optimization (Phase 219)
    0:00:10     145.6      0.00       0.0       0.0                              5.1297
    0:00:10     145.6      0.00       0.0       0.0                              5.1297
    0:00:10     145.6      0.00       0.0       0.0                              5.1297
    0:00:10     145.6      0.00       0.0       0.0                              5.1297
    0:00:10     145.6      0.00       0.0       0.0                              5.1297
    0:00:10     145.6      0.00       0.0       0.0                              5.1297
    0:00:10     145.6      0.00       0.0       0.0                              5.1297
    0:00:10     145.6      0.00       0.0       0.0                              5.1297
    0:00:10     145.6      0.00       0.0       0.0                              5.1297
    0:00:10     145.6      0.00       0.0       0.0                              5.1297
    0:00:10     145.6      0.00       0.0       0.0                              5.1297
    0:00:10     145.6      0.00       0.0       0.0                              5.1297
    0:00:10     145.6      0.00       0.0       0.0                              5.1297
    0:00:10     145.6      0.00       0.0       0.0                              5.1297
    0:00:10     145.6      0.00       0.0       0.0                              5.1297
    0:00:10     145.6      0.00       0.0       0.0                              5.1297
    0:00:10     145.6      0.00       0.0       0.0                              5.1297
    0:00:10     145.6      0.00       0.0       0.0                              5.1297
    0:00:10     145.6      0.00       0.0       0.0                              5.1297
    0:00:10     145.6      0.00       0.0       0.0                              5.1297
    0:00:10     145.6      0.00       0.0       0.0                              5.1297
    0:00:10     145.6      0.00       0.0       0.0                              5.1297

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:10     145.6      0.00       0.0       0.0                              5.1297
    0:00:10     145.6      0.00       0.0       0.0                              5.1297
    0:00:10     145.6      0.00       0.0       0.0                              5.1297
    0:00:10     145.6      0.00       0.0       0.0                              5.1297
    0:00:11     145.6      0.00       0.0       0.0                              5.1297
    0:00:11     145.6      0.00       0.0       0.0                              5.1297
    0:00:11     145.6      0.00       0.0       0.0                              5.1297
    0:00:11     145.6      0.00       0.0       0.0                              5.1297
    0:00:11     145.6      0.00       0.0       0.0                              5.1297
Loading db file '/home/msc18h28/ma/technology/db/sc9_soi12s0_base_svt_ss_nominal_max_0p90v_125c_mxs.db'
Loading db file '/home/msc18h28/ma/technology/db/io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
  Loading target library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB'
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Writing ddc file 'DDC/shift_serializer_8.1.19_0.2ns.ddc'.
Writing verilog file '/home/msc18h28/ma/synopsys/netlists/shift_serializer8.1.19.v'.
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/msc18h28/ma/synopsys/netlists/shift_serializer_synth.sdf'. (WT-3)
Current design is 'shift_serializer'.
dc_shell> source scripts/shift_serializer_synth.tcl
Removing design 'shift_serializer'
Removing library 'sc9_soi12s0_base_svt_ss_nominal_max_0p90v_125c_mxs'
Removing library 'gtech'
Removing library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB'
Removing library 'standard.sldb'
Removing library 'dw_foundation.sldb'
Running PRESTO HDLC
Compiling source file /home/msc18h28/ma/sourcecode/shift_serializer_simple.sv
Presto compilation completed successfully.
Loading db file '/usr/pack/synopsys-2017.09-kgf/syn/libraries/syn/dw_foundation.sldb'
Loading db file '/home/msc18h28/ma/technology/db/sc9_soi12s0_base_svt_ss_nominal_max_0p90v_125c_mxs.db'
Loading db file '/home/msc18h28/ma/technology/db/io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c.db'
Loading db file '/usr/pack/synopsys-2017.09-kgf/syn/libraries/syn/gtech.db'
Loading db file '/usr/pack/synopsys-2017.09-kgf/syn/libraries/syn/standard.sldb'
  Loading link library 'sc9_soi12s0_base_svt_ss_nominal_max_0p90v_125c_mxs'
  Loading link library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB'
  Loading link library 'gtech'
Running PRESTO HDLC

Inferred memory devices in process
	in routine shift_serializer line 21 in file
		'/home/msc18h28/ma/sourcecode/shift_serializer_simple.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     Reg_SP_reg      | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'shift_serializer'.
Writing ddc file 'DDC/shift_serializer_8.1.19_elab.ddc'.

---------------------------------------------------------
|              Working on serializer                    |
|               Max. Delay is ~0.05~               |
---------------------------------------------------------

Removing design 'shift_serializer'
Reading ddc file '/home/msc18h28/ma/synopsys/DDC/shift_serializer_8.1.19_elab.ddc'.
Loaded 1 design.
Current design is 'shift_serializer'.
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)
  Simplifying Design 'shift_serializer'

Warning: The trip points for the library named io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB differ from those in the library named sc9_soi12s0_base_svt_ss_nominal_max_0p90v_125c_mxs. (TIM-164)
  Loading target library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB'
Loaded alib file './alib/alib-52/sc9_soi12s0_base_svt_ss_nominal_max_0p90v_125c_mxs.db.alib'
Loaded alib file './alib/alib-52/io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c.db.alib' (placeholder)
Warning: Operating condition ss_nominal_max_0p90v_125c set on design shift_serializer has different process,
voltage and temperatures parameters than the parameters at which target library 
io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB is characterized. Delays may be inaccurate as a result. (OPT-998)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'shift_serializer'

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'TIELO_X1M_A9TS' in the library 'sc9_soi12s0_base_svt_ss_nominal_max_0p90v_125c_mxs' is not characterized for internal power. (PWR-536)
Information: The library cell 'TIEHI_X1M_A9TS' in the library 'sc9_soi12s0_base_svt_ss_nominal_max_0p90v_125c_mxs' is not characterized for internal power. (PWR-536)
Information: The library cell 'PBRKANALOG_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PBRKANALOG_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PBRKOSC_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PBRKOSC_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PBRK_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PBRK_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PFILL10_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PFILL10_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PFILL5_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PFILL5_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PFILL2_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PFILL2_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PFILL1NC_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PFILL1NC_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PCORNER_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PCORNER_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PVSS_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PVSS_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PVDD_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PVDD_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PVDDI_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PVDDI_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PDVSS_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PDVSS_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PDVDD_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PDVDD_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PAVSS_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PAVSS_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PAVDD_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PAVDD_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 220)
  Global Optimization (Phase 221)
  Global Optimization (Phase 222)
  Global Optimization (Phase 223)
  Global Optimization (Phase 224)
  Global Optimization (Phase 225)
  Global Optimization (Phase 226)
  Global Optimization (Phase 227)
  Global Optimization (Phase 228)
  Global Optimization (Phase 229)
  Global Optimization (Phase 230)
  Global Optimization (Phase 231)
  Global Optimization (Phase 232)
  Global Optimization (Phase 233)
  Global Optimization (Phase 234)
  Global Optimization (Phase 235)
  Global Optimization (Phase 236)
  Global Optimization (Phase 237)
  Global Optimization (Phase 238)
  Global Optimization (Phase 239)
  Global Optimization (Phase 240)
  Global Optimization (Phase 241)
  Global Optimization (Phase 242)
  Global Optimization (Phase 243)
  Global Optimization (Phase 244)
  Global Optimization (Phase 245)
  Global Optimization (Phase 246)
  Global Optimization (Phase 247)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:09     153.0      0.04       1.1       0.0                              6.0719
    0:00:09     153.9      0.04       1.1       0.0                              6.1780
    0:00:09     153.9      0.04       1.1       0.0                              6.1780
    0:00:09     202.5      0.04       0.8       0.0                              9.2720

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:09     202.1      0.04       0.8       0.0                              9.2282
    0:00:09     202.1      0.04       0.8       0.0                              9.2282
    0:00:09     202.1      0.04       0.8       0.0                              9.2282
    0:00:09     202.1      0.04       0.8       0.0                              9.2282
    0:00:09     202.1      0.04       0.8       0.0                              9.2282
    0:00:09     202.1      0.04       0.8       0.0                              9.2282
    0:00:09     202.1      0.04       0.8       0.0                              9.2282
    0:00:09     202.1      0.04       0.8       0.0                              9.2282
    0:00:09     202.1      0.04       0.8       0.0                              9.2282
    0:00:09     202.1      0.04       0.8       0.0                              9.2282
    0:00:09     202.1      0.04       0.8       0.0                              9.2282
    0:00:09     202.1      0.04       0.8       0.0                              9.2282
    0:00:09     202.1      0.04       0.8       0.0                              9.2282
    0:00:09     202.1      0.04       0.8       0.0                              9.2282
    0:00:09     202.1      0.04       0.8       0.0                              9.2282
    0:00:09     202.1      0.04       0.8       0.0                              9.2282
    0:00:09     202.1      0.04       0.8       0.0                              9.2282
    0:00:09     202.1      0.04       0.8       0.0                              9.2282
    0:00:09     202.1      0.04       0.8       0.0                              9.2282
    0:00:09     202.1      0.04       0.8       0.0                              9.2282


  Beginning Design Rule Fixing  (min_capacitance)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:09     202.1      0.04       0.8       0.0                              9.2282
  Global Optimization (Phase 248)
  Global Optimization (Phase 249)
  Global Optimization (Phase 250)
    0:00:09     205.6      0.02       0.8       0.0                              9.4631
    0:00:10     205.6      0.02       0.8       0.0                              9.4634


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:10     205.6      0.02       0.8       0.0                              9.4634
  Global Optimization (Phase 251)
  Global Optimization (Phase 252)
  Global Optimization (Phase 253)
  Global Optimization (Phase 254)
  Global Optimization (Phase 255)
  Global Optimization (Phase 256)
  Global Optimization (Phase 257)
  Global Optimization (Phase 258)
  Global Optimization (Phase 259)
  Global Optimization (Phase 260)
    0:00:10     205.6      0.02       0.8       0.0                              9.4634
    0:00:10     205.6      0.02       0.8       0.0                              9.4634
    0:00:10     205.6      0.02       0.8       0.0                              9.4634
    0:00:10     205.6      0.02       0.8       0.0                              9.4634
    0:00:10     205.6      0.02       0.8       0.0                              9.4634
    0:00:10     205.6      0.02       0.8       0.0                              9.4634
    0:00:10     205.6      0.02       0.8       0.0                              9.4634
    0:00:10     205.6      0.02       0.8       0.0                              9.4634
    0:00:10     205.6      0.02       0.8       0.0                              9.4634
    0:00:10     205.6      0.02       0.8       0.0                              9.4634
    0:00:10     205.6      0.02       0.8       0.0                              9.4634
    0:00:10     205.4      0.02       0.8       0.0                              9.4419
    0:00:10     205.4      0.02       0.8       0.0                              9.4419
    0:00:10     205.4      0.02       0.8       0.0                              9.4419
    0:00:10     205.4      0.02       0.8       0.0                              9.4419
    0:00:10     205.4      0.02       0.8       0.0                              9.4419
    0:00:10     205.4      0.02       0.8       0.0                              9.4419
    0:00:11     205.4      0.02       0.8       0.0                              9.4419
    0:00:11     205.4      0.02       0.8       0.0                              9.4419
    0:00:11     205.4      0.02       0.8       0.0                              9.4419
    0:00:11     205.4      0.02       0.8       0.0                              9.4419
    0:00:11     205.4      0.02       0.8       0.0                              9.4419

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:11     205.4      0.02       0.8       0.0                              9.4419
    0:00:11     205.4      0.02       0.8       0.0                              9.4419
    0:00:11     205.4      0.02       0.8       0.0                              9.4419
    0:00:11     205.4      0.02       0.8       0.0                              9.4419
    0:00:11     205.4      0.02       0.8       0.0                              9.4419
    0:00:11     205.4      0.02       0.8       0.0                              9.4419
    0:00:11     205.4      0.02       0.8       0.0                              9.4419
    0:00:11     205.4      0.02       0.8       0.0                              9.4419
    0:00:12     205.4      0.02       0.8       0.0                              9.4419
Loading db file '/home/msc18h28/ma/technology/db/sc9_soi12s0_base_svt_ss_nominal_max_0p90v_125c_mxs.db'
Loading db file '/home/msc18h28/ma/technology/db/io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
  Loading target library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB'
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Writing ddc file 'DDC/shift_serializer_8.1.19_0.05ns.ddc'.
Writing verilog file '/home/msc18h28/ma/synopsys/netlists/shift_serializer8.1.19.v'.
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/msc18h28/ma/synopsys/netlists/shift_serializer_synth.sdf'. (WT-3)

---------------------------------------------------------
|              Working on serializer                    |
|               Max. Delay is ~0.01~               |
---------------------------------------------------------

Removing design 'shift_serializer'
Reading ddc file '/home/msc18h28/ma/synopsys/DDC/shift_serializer_8.1.19_elab.ddc'.
Loaded 1 design.
Current design is 'shift_serializer'.
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)
  Simplifying Design 'shift_serializer'

  Loading target library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB'
Loaded alib file './alib/alib-52/sc9_soi12s0_base_svt_ss_nominal_max_0p90v_125c_mxs.db.alib'
Loaded alib file './alib/alib-52/io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c.db.alib' (placeholder)
Warning: Operating condition ss_nominal_max_0p90v_125c set on design shift_serializer has different process,
voltage and temperatures parameters than the parameters at which target library 
io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB is characterized. Delays may be inaccurate as a result. (OPT-998)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'shift_serializer'

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'TIELO_X1M_A9TS' in the library 'sc9_soi12s0_base_svt_ss_nominal_max_0p90v_125c_mxs' is not characterized for internal power. (PWR-536)
Information: The library cell 'TIEHI_X1M_A9TS' in the library 'sc9_soi12s0_base_svt_ss_nominal_max_0p90v_125c_mxs' is not characterized for internal power. (PWR-536)
Information: The library cell 'PBRKANALOG_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PBRKANALOG_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PBRKOSC_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PBRKOSC_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PBRK_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PBRK_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PFILL10_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PFILL10_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PFILL5_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PFILL5_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PFILL2_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PFILL2_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PFILL1NC_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PFILL1NC_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PCORNER_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PCORNER_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PVSS_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PVSS_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PVDD_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PVDD_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PVDDI_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PVDDI_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PDVSS_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PDVSS_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PDVDD_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PDVDD_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PAVSS_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PAVSS_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PAVDD_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PAVDD_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 261)
  Global Optimization (Phase 262)
  Global Optimization (Phase 263)
  Global Optimization (Phase 264)
  Global Optimization (Phase 265)
  Global Optimization (Phase 266)
  Global Optimization (Phase 267)
  Global Optimization (Phase 268)
  Global Optimization (Phase 269)
  Global Optimization (Phase 270)
  Global Optimization (Phase 271)
  Global Optimization (Phase 272)
  Global Optimization (Phase 273)
  Global Optimization (Phase 274)
  Global Optimization (Phase 275)
  Global Optimization (Phase 276)
  Global Optimization (Phase 277)
  Global Optimization (Phase 278)
  Global Optimization (Phase 279)
  Global Optimization (Phase 280)
  Global Optimization (Phase 281)
  Global Optimization (Phase 282)
  Global Optimization (Phase 283)
  Global Optimization (Phase 284)
  Global Optimization (Phase 285)
  Global Optimization (Phase 286)
  Global Optimization (Phase 287)
  Global Optimization (Phase 288)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:08     153.0      0.08       2.3       0.0                              6.0719
    0:00:08     153.9      0.08       2.3       0.0                              6.1780
    0:00:08     153.9      0.08       2.3       0.0                              6.1780
    0:00:08     202.5      0.08       2.1       0.0                              9.2720

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:09     202.1      0.08       2.1       0.0                              9.2282
    0:00:09     202.1      0.08       2.1       0.0                              9.2282
    0:00:09     202.1      0.08       2.1       0.0                              9.2282
    0:00:09     202.1      0.08       2.1       0.0                              9.2282
    0:00:09     202.1      0.08       2.1       0.0                              9.2282
    0:00:09     202.1      0.08       2.1       0.0                              9.2282
    0:00:09     202.1      0.08       2.1       0.0                              9.2282
    0:00:09     202.1      0.08       2.1       0.0                              9.2282
    0:00:09     202.1      0.08       2.1       0.0                              9.2282
    0:00:09     202.1      0.08       2.1       0.0                              9.2282
    0:00:09     202.1      0.08       2.1       0.0                              9.2282
    0:00:09     202.1      0.08       2.1       0.0                              9.2282
    0:00:09     202.1      0.08       2.1       0.0                              9.2282
    0:00:09     202.1      0.08       2.1       0.0                              9.2282
    0:00:09     202.1      0.08       2.1       0.0                              9.2282
    0:00:09     202.1      0.08       2.1       0.0                              9.2282
    0:00:09     202.1      0.08       2.1       0.0                              9.2282
    0:00:09     202.1      0.08       2.1       0.0                              9.2282
    0:00:09     202.1      0.08       2.1       0.0                              9.2282
    0:00:09     202.1      0.08       2.1       0.0                              9.2282


  Beginning Design Rule Fixing  (min_capacitance)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:09     202.1      0.08       2.1       0.0                              9.2282
  Global Optimization (Phase 289)
  Global Optimization (Phase 290)
  Global Optimization (Phase 291)
    0:00:09     205.6      0.06       2.1       0.0                              9.4631
    0:00:09     205.6      0.06       2.1       0.0                              9.4634


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:09     205.6      0.06       2.1       0.0                              9.4634
  Global Optimization (Phase 292)
  Global Optimization (Phase 293)
  Global Optimization (Phase 294)
  Global Optimization (Phase 295)
  Global Optimization (Phase 296)
  Global Optimization (Phase 297)
  Global Optimization (Phase 298)
  Global Optimization (Phase 299)
  Global Optimization (Phase 300)
  Global Optimization (Phase 301)
    0:00:09     205.6      0.06       2.1       0.0                              9.4634
    0:00:09     205.6      0.06       2.1       0.0                              9.4634
    0:00:09     205.6      0.06       2.1       0.0                              9.4634
    0:00:09     205.6      0.06       2.1       0.0                              9.4634
    0:00:10     205.6      0.06       2.1       0.0                              9.4634
    0:00:10     205.6      0.06       2.1       0.0                              9.4634
    0:00:10     205.6      0.06       2.1       0.0                              9.4634
    0:00:10     205.6      0.06       2.1       0.0                              9.4634
    0:00:10     205.6      0.06       2.1       0.0                              9.4634
    0:00:10     205.6      0.06       2.1       0.0                              9.4634
    0:00:10     205.6      0.06       2.1       0.0                              9.4634
    0:00:10     205.4      0.06       2.0       0.0                              9.4419
    0:00:10     205.4      0.06       2.0       0.0                              9.4419
    0:00:10     205.4      0.06       2.0       0.0                              9.4419
    0:00:10     205.4      0.06       2.0       0.0                              9.4419
    0:00:10     205.4      0.06       2.0       0.0                              9.4419
    0:00:10     205.4      0.06       2.0       0.0                              9.4419
    0:00:10     205.4      0.06       2.0       0.0                              9.4419
    0:00:10     205.4      0.06       2.0       0.0                              9.4419
    0:00:10     205.4      0.06       2.0       0.0                              9.4419
    0:00:10     205.4      0.06       2.0       0.0                              9.4419
    0:00:10     205.4      0.06       2.0       0.0                              9.4419

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:10     205.4      0.06       2.0       0.0                              9.4419
    0:00:10     205.4      0.06       2.0       0.0                              9.4419
    0:00:11     205.4      0.06       2.0       0.0                              9.4419
    0:00:11     205.4      0.06       2.0       0.0                              9.4419
    0:00:11     205.4      0.06       2.0       0.0                              9.4419
    0:00:11     205.4      0.06       2.0       0.0                              9.4419
    0:00:11     205.4      0.06       2.0       0.0                              9.4419
    0:00:11     205.4      0.06       2.0       0.0                              9.4419
    0:00:11     205.4      0.06       2.0       0.0                              9.4419
Loading db file '/home/msc18h28/ma/technology/db/sc9_soi12s0_base_svt_ss_nominal_max_0p90v_125c_mxs.db'
Loading db file '/home/msc18h28/ma/technology/db/io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
  Loading target library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB'
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Writing ddc file 'DDC/shift_serializer_8.1.19_0.01ns.ddc'.
Writing verilog file '/home/msc18h28/ma/synopsys/netlists/shift_serializer8.1.19.v'.
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/msc18h28/ma/synopsys/netlists/shift_serializer_synth.sdf'. (WT-3)
Current design is 'shift_serializer'.
dc_shell> source scripts/shift_serializer_synth.tcl
Removing design 'shift_serializer'
Removing library 'sc9_soi12s0_base_svt_ss_nominal_max_0p90v_125c_mxs'
Removing library 'gtech'
Removing library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB'
Removing library 'standard.sldb'
Removing library 'dw_foundation.sldb'
Running PRESTO HDLC
Compiling source file /home/msc18h28/ma/sourcecode/shift_serializer_simple.sv
Presto compilation completed successfully.
Loading db file '/usr/pack/synopsys-2017.09-kgf/syn/libraries/syn/dw_foundation.sldb'
Loading db file '/home/msc18h28/ma/technology/db/sc9_soi12s0_base_svt_ss_nominal_max_0p90v_125c_mxs.db'
Loading db file '/home/msc18h28/ma/technology/db/io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c.db'
Loading db file '/usr/pack/synopsys-2017.09-kgf/syn/libraries/syn/gtech.db'
Loading db file '/usr/pack/synopsys-2017.09-kgf/syn/libraries/syn/standard.sldb'
  Loading link library 'sc9_soi12s0_base_svt_ss_nominal_max_0p90v_125c_mxs'
  Loading link library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB'
  Loading link library 'gtech'
Running PRESTO HDLC

Inferred memory devices in process
	in routine shift_serializer line 21 in file
		'/home/msc18h28/ma/sourcecode/shift_serializer_simple.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     Reg_SP_reg      | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'shift_serializer'.
Writing ddc file 'DDC/shift_serializer_8.1.19_elab.ddc'.

---------------------------------------------------------
|              Working on serializer                    |
|               Max. Delay is ~0.06~               |
---------------------------------------------------------

Removing design 'shift_serializer'
Reading ddc file '/home/msc18h28/ma/synopsys/DDC/shift_serializer_8.1.19_elab.ddc'.
Loaded 1 design.
Current design is 'shift_serializer'.
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)
  Simplifying Design 'shift_serializer'

Warning: The trip points for the library named io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB differ from those in the library named sc9_soi12s0_base_svt_ss_nominal_max_0p90v_125c_mxs. (TIM-164)
  Loading target library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB'
Loaded alib file './alib/alib-52/sc9_soi12s0_base_svt_ss_nominal_max_0p90v_125c_mxs.db.alib'
Loaded alib file './alib/alib-52/io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c.db.alib' (placeholder)
Warning: Operating condition ss_nominal_max_0p90v_125c set on design shift_serializer has different process,
voltage and temperatures parameters than the parameters at which target library 
io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB is characterized. Delays may be inaccurate as a result. (OPT-998)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'shift_serializer'

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'TIELO_X1M_A9TS' in the library 'sc9_soi12s0_base_svt_ss_nominal_max_0p90v_125c_mxs' is not characterized for internal power. (PWR-536)
Information: The library cell 'TIEHI_X1M_A9TS' in the library 'sc9_soi12s0_base_svt_ss_nominal_max_0p90v_125c_mxs' is not characterized for internal power. (PWR-536)
Information: The library cell 'PBRKANALOG_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PBRKANALOG_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PBRKOSC_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PBRKOSC_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PBRK_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PBRK_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PFILL10_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PFILL10_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PFILL5_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PFILL5_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PFILL2_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PFILL2_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PFILL1NC_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PFILL1NC_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PCORNER_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PCORNER_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PVSS_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PVSS_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PVDD_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PVDD_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PVDDI_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PVDDI_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PDVSS_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PDVSS_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PDVDD_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PDVDD_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PAVSS_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PAVSS_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PAVDD_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PAVDD_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 302)
  Global Optimization (Phase 303)
  Global Optimization (Phase 304)
  Global Optimization (Phase 305)
  Global Optimization (Phase 306)
  Global Optimization (Phase 307)
  Global Optimization (Phase 308)
  Global Optimization (Phase 309)
  Global Optimization (Phase 310)
  Global Optimization (Phase 311)
  Global Optimization (Phase 312)
  Global Optimization (Phase 313)
  Global Optimization (Phase 314)
  Global Optimization (Phase 315)
  Global Optimization (Phase 316)
  Global Optimization (Phase 317)
  Global Optimization (Phase 318)
  Global Optimization (Phase 319)
  Global Optimization (Phase 320)
  Global Optimization (Phase 321)
  Global Optimization (Phase 322)
  Global Optimization (Phase 323)
  Global Optimization (Phase 324)
  Global Optimization (Phase 325)
  Global Optimization (Phase 326)
  Global Optimization (Phase 327)
  Global Optimization (Phase 328)
  Global Optimization (Phase 329)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:09     153.0      0.03       0.8       0.0                              6.0719
    0:00:10     153.9      0.03       0.8       0.0                              6.1780
    0:00:10     153.9      0.03       0.8       0.0                              6.1780
    0:00:10     202.5      0.03       0.5       0.0                              9.2720

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:10     202.1      0.03       0.5       0.0                              9.2282
    0:00:10     202.1      0.03       0.5       0.0                              9.2372
    0:00:10     202.1      0.03       0.5       0.0                              9.2372
    0:00:10     202.1      0.03       0.5       0.0                              9.2372
    0:00:10     202.1      0.03       0.5       0.0                              9.2372
    0:00:10     202.1      0.03       0.5       0.0                              9.2372
    0:00:10     202.1      0.03       0.5       0.0                              9.2372
    0:00:10     202.1      0.03       0.5       0.0                              9.2372
    0:00:10     202.1      0.03       0.5       0.0                              9.2372
    0:00:10     202.1      0.03       0.5       0.0                              9.2372
    0:00:10     202.1      0.03       0.5       0.0                              9.2372
    0:00:10     202.1      0.03       0.5       0.0                              9.2372
    0:00:10     202.1      0.03       0.5       0.0                              9.2372
    0:00:10     202.1      0.03       0.5       0.0                              9.2372
    0:00:10     202.1      0.03       0.5       0.0                              9.2372
    0:00:10     202.1      0.03       0.5       0.0                              9.2372
    0:00:10     202.1      0.03       0.5       0.0                              9.2372
    0:00:10     202.1      0.03       0.5       0.0                              9.2372
    0:00:10     202.1      0.03       0.5       0.0                              9.2372
    0:00:10     202.1      0.03       0.5       0.0                              9.2372


  Beginning Design Rule Fixing  (min_capacitance)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:10     202.1      0.03       0.5       0.0                              9.2372
  Global Optimization (Phase 330)
  Global Optimization (Phase 331)
  Global Optimization (Phase 332)
    0:00:10     205.6      0.01       0.5       0.0                              9.4720
    0:00:10     205.6      0.01       0.5       0.0                              9.4724


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:10     205.6      0.01       0.5       0.0                              9.4724
  Global Optimization (Phase 333)
  Global Optimization (Phase 334)
  Global Optimization (Phase 335)
  Global Optimization (Phase 336)
  Global Optimization (Phase 337)
  Global Optimization (Phase 338)
  Global Optimization (Phase 339)
  Global Optimization (Phase 340)
  Global Optimization (Phase 341)
  Global Optimization (Phase 342)
    0:00:10     205.6      0.01       0.5       0.0                              9.4724
    0:00:10     205.6      0.01       0.5       0.0                              9.4724
    0:00:10     205.6      0.01       0.5       0.0                              9.4724
    0:00:11     205.6      0.01       0.5       0.0                              9.4724
    0:00:11     205.6      0.01       0.5       0.0                              9.4724
    0:00:11     205.6      0.01       0.5       0.0                              9.4724
    0:00:11     205.6      0.01       0.5       0.0                              9.4724
    0:00:11     205.6      0.01       0.5       0.0                              9.4724
    0:00:11     205.6      0.01       0.5       0.0                              9.4724
    0:00:11     205.6      0.01       0.5       0.0                              9.4724
    0:00:11     205.6      0.01       0.5       0.0                              9.4724
    0:00:11     205.4      0.01       0.4       0.0                              9.4419
    0:00:11     205.4      0.01       0.4       0.0                              9.4419
    0:00:11     205.4      0.01       0.4       0.0                              9.4419
    0:00:11     205.4      0.01       0.4       0.0                              9.4419
    0:00:11     205.4      0.01       0.4       0.0                              9.4419
    0:00:11     205.4      0.01       0.4       0.0                              9.4419
    0:00:11     205.4      0.01       0.4       0.0                              9.4419
    0:00:11     205.4      0.01       0.4       0.0                              9.4419
    0:00:11     205.4      0.01       0.4       0.0                              9.4419
    0:00:11     205.4      0.01       0.4       0.0                              9.4419
    0:00:11     205.4      0.01       0.4       0.0                              9.4419

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:11     205.4      0.01       0.4       0.0                              9.4419
    0:00:12     205.4      0.01       0.4       0.0                              9.4419
    0:00:12     205.4      0.01       0.4       0.0                              9.4419
    0:00:12     205.4      0.01       0.4       0.0                              9.4419
    0:00:12     205.4      0.01       0.4       0.0                              9.4419
    0:00:12     205.4      0.01       0.4       0.0                              9.4419
    0:00:12     205.4      0.01       0.4       0.0                              9.4419
    0:00:12     205.4      0.01       0.4       0.0                              9.4419
    0:00:12     205.4      0.01       0.4       0.0                              9.4419
Loading db file '/home/msc18h28/ma/technology/db/sc9_soi12s0_base_svt_ss_nominal_max_0p90v_125c_mxs.db'
Loading db file '/home/msc18h28/ma/technology/db/io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
  Loading target library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB'
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Writing ddc file 'DDC/shift_serializer_8.1.19_0.06ns.ddc'.
Writing verilog file '/home/msc18h28/ma/synopsys/netlists/shift_serializer8.1.19.v'.
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/msc18h28/ma/synopsys/netlists/shift_serializer_synth.sdf'. (WT-3)

---------------------------------------------------------
|              Working on serializer                    |
|               Max. Delay is ~0.07~               |
---------------------------------------------------------

Removing design 'shift_serializer'
Reading ddc file '/home/msc18h28/ma/synopsys/DDC/shift_serializer_8.1.19_elab.ddc'.
Loaded 1 design.
Current design is 'shift_serializer'.
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)
  Simplifying Design 'shift_serializer'

  Loading target library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB'
Loaded alib file './alib/alib-52/sc9_soi12s0_base_svt_ss_nominal_max_0p90v_125c_mxs.db.alib'
Loaded alib file './alib/alib-52/io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c.db.alib' (placeholder)
Warning: Operating condition ss_nominal_max_0p90v_125c set on design shift_serializer has different process,
voltage and temperatures parameters than the parameters at which target library 
io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB is characterized. Delays may be inaccurate as a result. (OPT-998)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'shift_serializer'

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'TIELO_X1M_A9TS' in the library 'sc9_soi12s0_base_svt_ss_nominal_max_0p90v_125c_mxs' is not characterized for internal power. (PWR-536)
Information: The library cell 'TIEHI_X1M_A9TS' in the library 'sc9_soi12s0_base_svt_ss_nominal_max_0p90v_125c_mxs' is not characterized for internal power. (PWR-536)
Information: The library cell 'PBRKANALOG_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PBRKANALOG_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PBRKOSC_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PBRKOSC_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PBRK_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PBRK_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PFILL10_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PFILL10_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PFILL5_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PFILL5_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PFILL2_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PFILL2_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PFILL1NC_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PFILL1NC_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PCORNER_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PCORNER_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PVSS_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PVSS_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PVDD_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PVDD_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PVDDI_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PVDDI_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PDVSS_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PDVSS_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PDVDD_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PDVDD_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PAVSS_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PAVSS_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PAVDD_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PAVDD_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 343)
  Global Optimization (Phase 344)
  Global Optimization (Phase 345)
  Global Optimization (Phase 346)
  Global Optimization (Phase 347)
  Global Optimization (Phase 348)
  Global Optimization (Phase 349)
  Global Optimization (Phase 350)
  Global Optimization (Phase 351)
  Global Optimization (Phase 352)
  Global Optimization (Phase 353)
  Global Optimization (Phase 354)
  Global Optimization (Phase 355)
  Global Optimization (Phase 356)
  Global Optimization (Phase 357)
  Global Optimization (Phase 358)
  Global Optimization (Phase 359)
  Global Optimization (Phase 360)
  Global Optimization (Phase 361)
  Global Optimization (Phase 362)
  Global Optimization (Phase 363)
  Global Optimization (Phase 364)
  Global Optimization (Phase 365)
  Global Optimization (Phase 366)
  Global Optimization (Phase 367)
  Global Optimization (Phase 368)
  Global Optimization (Phase 369)
  Global Optimization (Phase 370)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:08     153.0      0.02       0.5       0.0                              6.0719
    0:00:08     153.9      0.02       0.5       0.0                              6.1780
    0:00:08     153.9      0.02       0.5       0.0                              6.1780
    0:00:08     202.5      0.02       0.2       0.0                              9.2720

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:08     202.3      0.02       0.2       0.0                              9.2497
    0:00:08     202.3      0.02       0.2       0.0                              9.2590
    0:00:08     202.3      0.02       0.2       0.0                              9.2590
    0:00:08     202.3      0.02       0.2       0.0                              9.2590
    0:00:09     202.3      0.02       0.2       0.0                              9.2590
    0:00:09     202.3      0.02       0.2       0.0                              9.2590
    0:00:09     202.3      0.02       0.2       0.0                              9.2590
    0:00:09     202.3      0.02       0.2       0.0                              9.2590
    0:00:09     202.3      0.02       0.2       0.0                              9.2590
    0:00:09     202.3      0.02       0.2       0.0                              9.2590
    0:00:09     202.3      0.02       0.2       0.0                              9.2590
    0:00:09     202.3      0.02       0.2       0.0                              9.2590
    0:00:09     202.3      0.02       0.2       0.0                              9.2590
    0:00:09     202.3      0.02       0.2       0.0                              9.2590
    0:00:09     202.3      0.02       0.2       0.0                              9.2590
    0:00:09     202.3      0.02       0.2       0.0                              9.2590
    0:00:09     202.3      0.02       0.2       0.0                              9.2590
    0:00:09     202.3      0.02       0.2       0.0                              9.2590
    0:00:09     202.3      0.02       0.2       0.0                              9.2590
    0:00:09     202.3      0.02       0.2       0.0                              9.2590


  Beginning Design Rule Fixing  (min_capacitance)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:09     202.3      0.02       0.2       0.0                              9.2590
  Global Optimization (Phase 371)
  Global Optimization (Phase 372)
  Global Optimization (Phase 373)
    0:00:09     205.6      0.00       0.1       0.0                              9.4724
    0:00:09     205.6      0.00       0.1       0.0                              9.4727


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:09     205.6      0.00       0.1       0.0                              9.4727
  Global Optimization (Phase 374)
  Global Optimization (Phase 375)
  Global Optimization (Phase 376)
  Global Optimization (Phase 377)
  Global Optimization (Phase 378)
  Global Optimization (Phase 379)
  Global Optimization (Phase 380)
  Global Optimization (Phase 381)
  Global Optimization (Phase 382)
  Global Optimization (Phase 383)
    0:00:09     205.6      0.00       0.1       0.0                              9.4727
    0:00:09     205.6      0.00       0.1       0.0                              9.4727
    0:00:09     205.6      0.00       0.1       0.0                              9.4727
    0:00:09     205.6      0.00       0.1       0.0                              9.4727
    0:00:09     205.6      0.00       0.1       0.0                              9.4727
    0:00:09     205.6      0.00       0.1       0.0                              9.4727
    0:00:09     205.6      0.00       0.1       0.0                              9.4727
    0:00:09     205.6      0.00       0.1       0.0                              9.4727
    0:00:09     205.6      0.00       0.1       0.0                              9.4727
    0:00:09     205.6      0.00       0.1       0.0                              9.4727
    0:00:09     205.6      0.00       0.1       0.0                              9.4727
    0:00:09     205.4      0.00       0.1       0.0                              9.4419
    0:00:09     205.4      0.00       0.1       0.0                              9.4419
    0:00:10     205.4      0.00       0.1       0.0                              9.4419
    0:00:10     205.4      0.00       0.1       0.0                              9.4419
    0:00:10     205.4      0.00       0.1       0.0                              9.4419
    0:00:10     205.4      0.00       0.1       0.0                              9.4419
    0:00:10     205.4      0.00       0.1       0.0                              9.4419
    0:00:10     205.4      0.00       0.1       0.0                              9.4419
    0:00:10     205.4      0.00       0.1       0.0                              9.4419
    0:00:10     205.4      0.00       0.1       0.0                              9.4419
    0:00:10     205.4      0.00       0.1       0.0                              9.4419

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:10     205.4      0.00       0.1       0.0                              9.4419
    0:00:10     205.4      0.00       0.1       0.0                              9.4419
    0:00:10     205.4      0.00       0.1       0.0                              9.4419
    0:00:10     205.4      0.00       0.1       0.0                              9.4419
    0:00:10     205.4      0.00       0.1       0.0                              9.4419
    0:00:10     205.4      0.00       0.1       0.0                              9.4419
    0:00:10     205.4      0.00       0.1       0.0                              9.4419
    0:00:11     205.4      0.00       0.1       0.0                              9.4419
    0:00:11     205.4      0.00       0.1       0.0                              9.4419
Loading db file '/home/msc18h28/ma/technology/db/sc9_soi12s0_base_svt_ss_nominal_max_0p90v_125c_mxs.db'
Loading db file '/home/msc18h28/ma/technology/db/io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
  Loading target library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB'
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Writing ddc file 'DDC/shift_serializer_8.1.19_0.07ns.ddc'.
Writing verilog file '/home/msc18h28/ma/synopsys/netlists/shift_serializer8.1.19.v'.
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/msc18h28/ma/synopsys/netlists/shift_serializer_synth.sdf'. (WT-3)
Current design is 'shift_serializer'.
dc_shell> source scripts/shift_serializer_synth.tcl
Removing design 'shift_serializer'
Removing library 'sc9_soi12s0_base_svt_ss_nominal_max_0p90v_125c_mxs'
Removing library 'gtech'
Removing library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB'
Removing library 'standard.sldb'
Removing library 'dw_foundation.sldb'
Running PRESTO HDLC
Compiling source file /home/msc18h28/ma/sourcecode/shift_serializer_simple.sv
Presto compilation completed successfully.
Loading db file '/usr/pack/synopsys-2017.09-kgf/syn/libraries/syn/dw_foundation.sldb'
Loading db file '/home/msc18h28/ma/technology/db/sc9_soi12s0_base_svt_ss_nominal_max_0p90v_125c_mxs.db'
Loading db file '/home/msc18h28/ma/technology/db/io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c.db'
Loading db file '/usr/pack/synopsys-2017.09-kgf/syn/libraries/syn/gtech.db'
Loading db file '/usr/pack/synopsys-2017.09-kgf/syn/libraries/syn/standard.sldb'
  Loading link library 'sc9_soi12s0_base_svt_ss_nominal_max_0p90v_125c_mxs'
  Loading link library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB'
  Loading link library 'gtech'
Running PRESTO HDLC

Inferred memory devices in process
	in routine shift_serializer line 21 in file
		'/home/msc18h28/ma/sourcecode/shift_serializer_simple.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     Reg_SP_reg      | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'shift_serializer'.
Writing ddc file 'DDC/shift_serializer_8.1.19_elab.ddc'.

---------------------------------------------------------
|              Working on serializer                    |
|               Max. Delay is ~0.08~               |
---------------------------------------------------------

Removing design 'shift_serializer'
Reading ddc file '/home/msc18h28/ma/synopsys/DDC/shift_serializer_8.1.19_elab.ddc'.
Loaded 1 design.
Current design is 'shift_serializer'.
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)
  Simplifying Design 'shift_serializer'

Warning: The trip points for the library named io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB differ from those in the library named sc9_soi12s0_base_svt_ss_nominal_max_0p90v_125c_mxs. (TIM-164)
  Loading target library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB'
Loaded alib file './alib/alib-52/sc9_soi12s0_base_svt_ss_nominal_max_0p90v_125c_mxs.db.alib'
Loaded alib file './alib/alib-52/io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c.db.alib' (placeholder)
Warning: Operating condition ss_nominal_max_0p90v_125c set on design shift_serializer has different process,
voltage and temperatures parameters than the parameters at which target library 
io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB is characterized. Delays may be inaccurate as a result. (OPT-998)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'shift_serializer'

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'TIELO_X1M_A9TS' in the library 'sc9_soi12s0_base_svt_ss_nominal_max_0p90v_125c_mxs' is not characterized for internal power. (PWR-536)
Information: The library cell 'TIEHI_X1M_A9TS' in the library 'sc9_soi12s0_base_svt_ss_nominal_max_0p90v_125c_mxs' is not characterized for internal power. (PWR-536)
Information: The library cell 'PBRKANALOG_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PBRKANALOG_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PBRKOSC_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PBRKOSC_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PBRK_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PBRK_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PFILL10_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PFILL10_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PFILL5_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PFILL5_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PFILL2_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PFILL2_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PFILL1NC_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PFILL1NC_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PCORNER_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PCORNER_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PVSS_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PVSS_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PVDD_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PVDD_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PVDDI_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PVDDI_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PDVSS_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PDVSS_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PDVDD_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PDVDD_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PAVSS_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PAVSS_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PAVDD_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PAVDD_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 384)
  Global Optimization (Phase 385)
  Global Optimization (Phase 386)
  Global Optimization (Phase 387)
  Global Optimization (Phase 388)
  Global Optimization (Phase 389)
  Global Optimization (Phase 390)
  Global Optimization (Phase 391)
  Global Optimization (Phase 392)
  Global Optimization (Phase 393)
  Global Optimization (Phase 394)
  Global Optimization (Phase 395)
  Global Optimization (Phase 396)
  Global Optimization (Phase 397)
  Global Optimization (Phase 398)
  Global Optimization (Phase 399)
  Global Optimization (Phase 400)
  Global Optimization (Phase 401)
  Global Optimization (Phase 402)
  Global Optimization (Phase 403)
  Global Optimization (Phase 404)
  Global Optimization (Phase 405)
  Global Optimization (Phase 406)
  Global Optimization (Phase 407)
  Global Optimization (Phase 408)
  Global Optimization (Phase 409)
  Global Optimization (Phase 410)
  Global Optimization (Phase 411)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:09     153.0      0.01       0.2       0.0                              6.0719
    0:00:09     153.9      0.01       0.2       0.0                              6.1780
    0:00:09     153.9      0.01       0.2       0.0                              6.1780
    0:00:10     195.6      0.01       0.0       0.0                              8.6488

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:10     195.6      0.01       0.0       0.0                              8.6488
    0:00:10     195.6      0.01       0.0       0.0                              8.6488
    0:00:10     195.6      0.01       0.0       0.0                              8.6488
    0:00:10     195.6      0.01       0.0       0.0                              8.6488
    0:00:10     195.6      0.01       0.0       0.0                              8.6488
    0:00:10     195.6      0.01       0.0       0.0                              8.6488
    0:00:10     195.6      0.01       0.0       0.0                              8.6488
    0:00:10     195.6      0.01       0.0       0.0                              8.6488
    0:00:10     195.6      0.01       0.0       0.0                              8.6488
    0:00:10     195.6      0.01       0.0       0.0                              8.6488
    0:00:10     195.6      0.01       0.0       0.0                              8.6488
    0:00:10     195.6      0.01       0.0       0.0                              8.6488
    0:00:10     195.6      0.01       0.0       0.0                              8.6488
    0:00:10     195.6      0.01       0.0       0.0                              8.6488
    0:00:10     195.6      0.01       0.0       0.0                              8.6488
    0:00:10     195.6      0.01       0.0       0.0                              8.6488
    0:00:10     195.6      0.01       0.0       0.0                              8.6488
    0:00:10     195.6      0.01       0.0       0.0                              8.6488
    0:00:10     195.6      0.01       0.0       0.0                              8.6488
    0:00:10     195.6      0.01       0.0       0.0                              8.6488


  Beginning Design Rule Fixing  (min_capacitance)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:10     195.6      0.01       0.0       0.0                              8.6488
  Global Optimization (Phase 412)
  Global Optimization (Phase 413)
  Global Optimization (Phase 414)
    0:00:10     198.2      0.00       0.0       0.0                              8.7969
    0:00:10     198.2      0.00       0.0       0.0                              8.7969


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:10     198.2      0.00       0.0       0.0                              8.7969
  Global Optimization (Phase 415)
  Global Optimization (Phase 416)
  Global Optimization (Phase 417)
  Global Optimization (Phase 418)
  Global Optimization (Phase 419)
  Global Optimization (Phase 420)
  Global Optimization (Phase 421)
  Global Optimization (Phase 422)
  Global Optimization (Phase 423)
  Global Optimization (Phase 424)
  Global Optimization (Phase 425)
    0:00:10     197.5      0.00       0.0       0.0                              8.6923
    0:00:10     197.5      0.00       0.0       0.0                              8.6923
    0:00:10     197.5      0.00       0.0       0.0                              8.6923
    0:00:11     197.5      0.00       0.0       0.0                              8.6923
    0:00:11     197.5      0.00       0.0       0.0                              8.6923
    0:00:11     197.5      0.00       0.0       0.0                              8.6923
    0:00:11     197.5      0.00       0.0       0.0                              8.6923
    0:00:11     197.5      0.00       0.0       0.0                              8.6923
    0:00:11     197.5      0.00       0.0       0.0                              8.6923
    0:00:11     197.5      0.00       0.0       0.0                              8.6923
    0:00:11     197.5      0.00       0.0       0.0                              8.6923
    0:00:11     197.5      0.00       0.0       0.0                              8.6923
    0:00:11     197.5      0.00       0.0       0.0                              8.6923
    0:00:11     197.5      0.00       0.0       0.0                              8.6923
    0:00:11     197.5      0.00       0.0       0.0                              8.6923
    0:00:11     197.5      0.00       0.0       0.0                              8.6923
    0:00:11     197.5      0.00       0.0       0.0                              8.6923
    0:00:11     197.5      0.00       0.0       0.0                              8.6923
    0:00:11     197.5      0.00       0.0       0.0                              8.6923
    0:00:11     197.5      0.00       0.0       0.0                              8.6923
    0:00:11     197.5      0.00       0.0       0.0                              8.6923
    0:00:11     197.5      0.00       0.0       0.0                              8.6923

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:11     197.5      0.00       0.0       0.0                              8.6923
    0:00:11     197.5      0.00       0.0       0.0                              8.6923
    0:00:11     197.5      0.00       0.0       0.0                              8.6923
    0:00:11     197.5      0.00       0.0       0.0                              8.6923
    0:00:11     197.5      0.00       0.0       0.0                              8.6923
    0:00:11     197.5      0.00       0.0       0.0                              8.6923
    0:00:11     197.5      0.00       0.0       0.0                              8.6923
    0:00:11     197.5      0.00       0.0       0.0                              8.6923
    0:00:11     197.5      0.00       0.0       0.0                              8.6923
Loading db file '/home/msc18h28/ma/technology/db/sc9_soi12s0_base_svt_ss_nominal_max_0p90v_125c_mxs.db'
Loading db file '/home/msc18h28/ma/technology/db/io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
  Loading target library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB'
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Writing ddc file 'DDC/shift_serializer_8.1.19_0.08ns.ddc'.
Writing verilog file '/home/msc18h28/ma/synopsys/netlists/shift_serializer8.1.19.v'.
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/msc18h28/ma/synopsys/netlists/shift_serializer_synth.sdf'. (WT-3)

---------------------------------------------------------
|              Working on serializer                    |
|               Max. Delay is ~0.09~               |
---------------------------------------------------------

Removing design 'shift_serializer'
Reading ddc file '/home/msc18h28/ma/synopsys/DDC/shift_serializer_8.1.19_elab.ddc'.
Loaded 1 design.
Current design is 'shift_serializer'.
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)
  Simplifying Design 'shift_serializer'

  Loading target library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB'
Loaded alib file './alib/alib-52/sc9_soi12s0_base_svt_ss_nominal_max_0p90v_125c_mxs.db.alib'
Loaded alib file './alib/alib-52/io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c.db.alib' (placeholder)
Warning: Operating condition ss_nominal_max_0p90v_125c set on design shift_serializer has different process,
voltage and temperatures parameters than the parameters at which target library 
io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB is characterized. Delays may be inaccurate as a result. (OPT-998)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'shift_serializer'

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'TIELO_X1M_A9TS' in the library 'sc9_soi12s0_base_svt_ss_nominal_max_0p90v_125c_mxs' is not characterized for internal power. (PWR-536)
Information: The library cell 'TIEHI_X1M_A9TS' in the library 'sc9_soi12s0_base_svt_ss_nominal_max_0p90v_125c_mxs' is not characterized for internal power. (PWR-536)
Information: The library cell 'PBRKANALOG_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PBRKANALOG_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PBRKOSC_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PBRKOSC_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PBRK_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PBRK_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PFILL10_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PFILL10_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PFILL5_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PFILL5_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PFILL2_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PFILL2_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PFILL1NC_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PFILL1NC_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PCORNER_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PCORNER_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PVSS_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PVSS_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PVDD_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PVDD_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PVDDI_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PVDDI_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PDVSS_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PDVSS_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PDVDD_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PDVDD_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PAVSS_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PAVSS_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PAVDD_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PAVDD_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 426)
  Global Optimization (Phase 427)
  Global Optimization (Phase 428)
  Global Optimization (Phase 429)
  Global Optimization (Phase 430)
  Global Optimization (Phase 431)
  Global Optimization (Phase 432)
  Global Optimization (Phase 433)
  Global Optimization (Phase 434)
  Global Optimization (Phase 435)
  Global Optimization (Phase 436)
  Global Optimization (Phase 437)
  Global Optimization (Phase 438)
  Global Optimization (Phase 439)
  Global Optimization (Phase 440)
  Global Optimization (Phase 441)
  Global Optimization (Phase 442)
  Global Optimization (Phase 443)
  Global Optimization (Phase 444)
  Global Optimization (Phase 445)
  Global Optimization (Phase 446)
  Global Optimization (Phase 447)
  Global Optimization (Phase 448)
  Global Optimization (Phase 449)
  Global Optimization (Phase 450)
  Global Optimization (Phase 451)
  Global Optimization (Phase 452)
  Global Optimization (Phase 453)
  Global Optimization (Phase 454)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:08     145.6      0.00       0.0       0.0                              5.3202
    0:00:08     145.6      0.00       0.0       0.0                              5.3202
    0:00:08     145.6      0.00       0.0       0.0                              5.3202
    0:00:08     145.6      0.00       0.0       0.0                              5.3202

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:08     145.6      0.00       0.0       0.0                              5.3202
    0:00:08     145.6      0.00       0.0       0.0                              5.3202
    0:00:08     145.6      0.00       0.0       0.0                              5.3202
    0:00:08     145.6      0.00       0.0       0.0                              5.3202
    0:00:08     145.6      0.00       0.0       0.0                              5.3202
    0:00:08     145.6      0.00       0.0       0.0                              5.3202
    0:00:08     145.6      0.00       0.0       0.0                              5.3202
    0:00:08     145.6      0.00       0.0       0.0                              5.3202
    0:00:08     145.6      0.00       0.0       0.0                              5.3202
    0:00:08     145.6      0.00       0.0       0.0                              5.3202
    0:00:08     145.6      0.00       0.0       0.0                              5.3202
    0:00:08     145.6      0.00       0.0       0.0                              5.3202
    0:00:08     145.6      0.00       0.0       0.0                              5.3202
    0:00:08     145.6      0.00       0.0       0.0                              5.3202
    0:00:08     145.6      0.00       0.0       0.0                              5.3202
    0:00:08     145.6      0.00       0.0       0.0                              5.3202
    0:00:08     145.6      0.00       0.0       0.0                              5.3202
    0:00:08     145.6      0.00       0.0       0.0                              5.3202
    0:00:08     145.6      0.00       0.0       0.0                              5.3202
    0:00:08     145.6      0.00       0.0       0.0                              5.3202


  Beginning Design Rule Fixing  (min_capacitance)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:08     145.6      0.00       0.0       0.0                              5.3202
  Global Optimization (Phase 455)
  Global Optimization (Phase 456)
  Global Optimization (Phase 457)
    0:00:09     145.6      0.00       0.0       0.0                              5.3202
    0:00:09     145.6      0.00       0.0       0.0                              5.3202


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:09     145.6      0.00       0.0       0.0                              5.3202
  Global Optimization (Phase 458)
  Global Optimization (Phase 459)
  Global Optimization (Phase 460)
  Global Optimization (Phase 461)
  Global Optimization (Phase 462)
  Global Optimization (Phase 463)
  Global Optimization (Phase 464)
  Global Optimization (Phase 465)
  Global Optimization (Phase 466)
  Global Optimization (Phase 467)
    0:00:09     145.6      0.00       0.0       0.0                              5.3202
    0:00:09     145.6      0.00       0.0       0.0                              5.3202
    0:00:09     145.6      0.00       0.0       0.0                              5.3202
    0:00:09     145.6      0.00       0.0       0.0                              5.3202
    0:00:09     145.6      0.00       0.0       0.0                              5.3202
    0:00:09     145.6      0.00       0.0       0.0                              5.3202
    0:00:09     145.6      0.00       0.0       0.0                              5.3202
    0:00:09     145.6      0.00       0.0       0.0                              5.3202
    0:00:09     145.6      0.00       0.0       0.0                              5.3202
    0:00:09     145.6      0.00       0.0       0.0                              5.3202
    0:00:09     145.6      0.00       0.0       0.0                              5.3202
    0:00:09     145.6      0.00       0.0       0.0                              5.3202
    0:00:09     145.6      0.00       0.0       0.0                              5.3202
    0:00:09     145.6      0.00       0.0       0.0                              5.3202
    0:00:09     145.6      0.00       0.0       0.0                              5.3202
    0:00:09     145.6      0.00       0.0       0.0                              5.3202
    0:00:09     145.6      0.00       0.0       0.0                              5.3202
    0:00:09     145.6      0.00       0.0       0.0                              5.3202
    0:00:09     145.6      0.00       0.0       0.0                              5.3202
    0:00:09     145.6      0.00       0.0       0.0                              5.3202
    0:00:09     145.6      0.00       0.0       0.0                              5.3202
    0:00:09     145.6      0.00       0.0       0.0                              5.3202

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:09     145.6      0.00       0.0       0.0                              5.3202
    0:00:09     145.6      0.00       0.0       0.0                              5.3202
    0:00:09     145.6      0.00       0.0       0.0                              5.3202
    0:00:09     145.6      0.00       0.0       0.0                              5.3202
    0:00:09     145.6      0.00       0.0       0.0                              5.3202
    0:00:09     145.6      0.00       0.0       0.0                              5.3202
    0:00:09     145.6      0.00       0.0       0.0                              5.3202
    0:00:09     145.6      0.00       0.0       0.0                              5.3202
    0:00:09     145.6      0.00       0.0       0.0                              5.3202
Loading db file '/home/msc18h28/ma/technology/db/sc9_soi12s0_base_svt_ss_nominal_max_0p90v_125c_mxs.db'
Loading db file '/home/msc18h28/ma/technology/db/io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
  Loading target library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB'
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Writing ddc file 'DDC/shift_serializer_8.1.19_0.09ns.ddc'.
Writing verilog file '/home/msc18h28/ma/synopsys/netlists/shift_serializer8.1.19.v'.
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/msc18h28/ma/synopsys/netlists/shift_serializer_synth.sdf'. (WT-3)
Current design is 'shift_serializer'.
dc_shell> source scripts/shift_serializer_synth.tcl
Removing design 'shift_serializer'
Removing library 'sc9_soi12s0_base_svt_ss_nominal_max_0p90v_125c_mxs'
Removing library 'gtech'
Removing library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB'
Removing library 'standard.sldb'
Removing library 'dw_foundation.sldb'
Running PRESTO HDLC
Compiling source file /home/msc18h28/ma/sourcecode/shift_serializer_simple.sv
Presto compilation completed successfully.
Loading db file '/usr/pack/synopsys-2017.09-kgf/syn/libraries/syn/dw_foundation.sldb'
Loading db file '/home/msc18h28/ma/technology/db/sc9_soi12s0_base_svt_ss_nominal_max_0p90v_125c_mxs.db'
Loading db file '/home/msc18h28/ma/technology/db/io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c.db'
Loading db file '/usr/pack/synopsys-2017.09-kgf/syn/libraries/syn/gtech.db'
Loading db file '/usr/pack/synopsys-2017.09-kgf/syn/libraries/syn/standard.sldb'
  Loading link library 'sc9_soi12s0_base_svt_ss_nominal_max_0p90v_125c_mxs'
  Loading link library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB'
  Loading link library 'gtech'
Running PRESTO HDLC

Inferred memory devices in process
	in routine shift_serializer line 21 in file
		'/home/msc18h28/ma/sourcecode/shift_serializer_simple.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     Reg_SP_reg      | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'shift_serializer'.
Writing ddc file 'DDC/shift_serializer_8.1.19_elab.ddc'.

---------------------------------------------------------
|              Working on serializer                    |
|               Max. Delay is ~0.0741~               |
---------------------------------------------------------

Removing design 'shift_serializer'
Reading ddc file '/home/msc18h28/ma/synopsys/DDC/shift_serializer_8.1.19_elab.ddc'.
Loaded 1 design.
Current design is 'shift_serializer'.
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)
  Simplifying Design 'shift_serializer'

Warning: The trip points for the library named io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB differ from those in the library named sc9_soi12s0_base_svt_ss_nominal_max_0p90v_125c_mxs. (TIM-164)
  Loading target library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB'
Loaded alib file './alib/alib-52/sc9_soi12s0_base_svt_ss_nominal_max_0p90v_125c_mxs.db.alib'
Loaded alib file './alib/alib-52/io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c.db.alib' (placeholder)
Warning: Operating condition ss_nominal_max_0p90v_125c set on design shift_serializer has different process,
voltage and temperatures parameters than the parameters at which target library 
io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB is characterized. Delays may be inaccurate as a result. (OPT-998)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'shift_serializer'

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'TIELO_X1M_A9TS' in the library 'sc9_soi12s0_base_svt_ss_nominal_max_0p90v_125c_mxs' is not characterized for internal power. (PWR-536)
Information: The library cell 'TIEHI_X1M_A9TS' in the library 'sc9_soi12s0_base_svt_ss_nominal_max_0p90v_125c_mxs' is not characterized for internal power. (PWR-536)
Information: The library cell 'PBRKANALOG_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PBRKANALOG_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PBRKOSC_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PBRKOSC_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PBRK_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PBRK_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PFILL10_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PFILL10_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PFILL5_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PFILL5_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PFILL2_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PFILL2_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PFILL1NC_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PFILL1NC_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PCORNER_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PCORNER_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PVSS_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PVSS_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PVDD_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PVDD_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PVDDI_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PVDDI_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PDVSS_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PDVSS_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PDVDD_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PDVDD_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PAVSS_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PAVSS_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PAVDD_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PAVDD_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 468)
  Global Optimization (Phase 469)
  Global Optimization (Phase 470)
  Global Optimization (Phase 471)
  Global Optimization (Phase 472)
  Global Optimization (Phase 473)
  Global Optimization (Phase 474)
  Global Optimization (Phase 475)
  Global Optimization (Phase 476)
  Global Optimization (Phase 477)
  Global Optimization (Phase 478)
  Global Optimization (Phase 479)
  Global Optimization (Phase 480)
  Global Optimization (Phase 481)
  Global Optimization (Phase 482)
  Global Optimization (Phase 483)
  Global Optimization (Phase 484)
  Global Optimization (Phase 485)
  Global Optimization (Phase 486)
  Global Optimization (Phase 487)
  Global Optimization (Phase 488)
  Global Optimization (Phase 489)
  Global Optimization (Phase 490)
  Global Optimization (Phase 491)
  Global Optimization (Phase 492)
  Global Optimization (Phase 493)
  Global Optimization (Phase 494)
  Global Optimization (Phase 495)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:09     153.0      0.01       0.3       0.0                              6.0719
    0:00:09     153.9      0.01       0.3       0.0                              6.1780
    0:00:09     153.9      0.01       0.3       0.0                              6.1780
    0:00:09     202.5      0.01       0.0       0.0                              9.2720

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:09     202.3      0.01       0.0       0.0                              9.2497
    0:00:09     202.3      0.01       0.0       0.0                              9.2590
    0:00:09     202.3      0.01       0.0       0.0                              9.2590
    0:00:09     202.3      0.01       0.0       0.0                              9.2590
    0:00:09     202.3      0.01       0.0       0.0                              9.2590
    0:00:09     202.3      0.01       0.0       0.0                              9.2590
    0:00:09     202.3      0.01       0.0       0.0                              9.2590
    0:00:09     202.3      0.01       0.0       0.0                              9.2590
    0:00:09     202.3      0.01       0.0       0.0                              9.2590
    0:00:09     202.3      0.01       0.0       0.0                              9.2590
    0:00:09     202.3      0.01       0.0       0.0                              9.2590
    0:00:09     202.3      0.01       0.0       0.0                              9.2590
    0:00:09     202.3      0.01       0.0       0.0                              9.2590
    0:00:09     202.3      0.01       0.0       0.0                              9.2590
    0:00:09     202.3      0.01       0.0       0.0                              9.2590
    0:00:09     202.3      0.01       0.0       0.0                              9.2590
    0:00:09     202.3      0.01       0.0       0.0                              9.2590
    0:00:09     202.3      0.01       0.0       0.0                              9.2590
    0:00:09     202.3      0.01       0.0       0.0                              9.2590
    0:00:09     202.3      0.01       0.0       0.0                              9.2590


  Beginning Design Rule Fixing  (min_capacitance)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:09     202.3      0.01       0.0       0.0                              9.2590
  Global Optimization (Phase 496)
  Global Optimization (Phase 497)
  Global Optimization (Phase 498)
    0:00:10     205.6      0.00       0.0       0.0                              9.4724
    0:00:10     205.6      0.00       0.0       0.0                              9.4727


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:10     205.6      0.00       0.0       0.0                              9.4727
  Global Optimization (Phase 499)
  Global Optimization (Phase 500)
  Global Optimization (Phase 501)
  Global Optimization (Phase 502)
  Global Optimization (Phase 503)
  Global Optimization (Phase 504)
  Global Optimization (Phase 505)
  Global Optimization (Phase 506)
  Global Optimization (Phase 507)
  Global Optimization (Phase 508)
    0:00:10     205.6      0.00       0.0       0.0                              9.4727
    0:00:10     205.6      0.00       0.0       0.0                              9.4727
    0:00:10     205.6      0.00       0.0       0.0                              9.4727
    0:00:10     205.6      0.00       0.0       0.0                              9.4727
    0:00:10     205.6      0.00       0.0       0.0                              9.4727
    0:00:10     205.6      0.00       0.0       0.0                              9.4727
    0:00:10     205.6      0.00       0.0       0.0                              9.4727
    0:00:10     205.6      0.00       0.0       0.0                              9.4727
    0:00:10     205.6      0.00       0.0       0.0                              9.4727
    0:00:10     205.6      0.00       0.0       0.0                              9.4727
    0:00:10     205.6      0.00       0.0       0.0                              9.4727
    0:00:10     205.6      0.00       0.0       0.0                              9.4727
    0:00:10     205.6      0.00       0.0       0.0                              9.4727
    0:00:10     205.6      0.00       0.0       0.0                              9.4727
    0:00:10     205.6      0.00       0.0       0.0                              9.4727
    0:00:10     205.6      0.00       0.0       0.0                              9.4727
    0:00:10     205.6      0.00       0.0       0.0                              9.4727
    0:00:10     205.6      0.00       0.0       0.0                              9.4727
    0:00:10     205.6      0.00       0.0       0.0                              9.4727
    0:00:10     205.6      0.00       0.0       0.0                              9.4727
    0:00:10     205.6      0.00       0.0       0.0                              9.4727
    0:00:10     205.6      0.00       0.0       0.0                              9.4727

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:10     205.6      0.00       0.0       0.0                              9.4727
    0:00:10     205.4      0.00       0.0       0.0                              9.4512
    0:00:10     205.4      0.00       0.0       0.0                              9.4512
    0:00:10     205.4      0.00       0.0       0.0                              9.4512
    0:00:10     205.4      0.00       0.0       0.0                              9.4512
    0:00:10     205.4      0.00       0.0       0.0                              9.4512
    0:00:10     205.6      0.00       0.0       0.0                              9.4727
    0:00:10     205.6      0.00       0.0       0.0                              9.4727
    0:00:10     205.6      0.00       0.0       0.0                              9.4727
    0:00:11     205.4      0.00       0.0       0.0                              9.4416
Loading db file '/home/msc18h28/ma/technology/db/sc9_soi12s0_base_svt_ss_nominal_max_0p90v_125c_mxs.db'
Loading db file '/home/msc18h28/ma/technology/db/io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
  Loading target library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB'
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Writing ddc file 'DDC/shift_serializer_8.1.19_0.0741ns.ddc'.
Writing verilog file '/home/msc18h28/ma/synopsys/netlists/shift_serializer8.1.19.v'.
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/msc18h28/ma/synopsys/netlists/shift_serializer_synth.sdf'. (WT-3)
Current design is 'shift_serializer'.
dc_shell> source scripts/shift_serializer_synth.tcl
Removing design 'shift_serializer'
Removing library 'sc9_soi12s0_base_svt_ss_nominal_max_0p90v_125c_mxs'
Removing library 'gtech'
Removing library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB'
Removing library 'standard.sldb'
Removing library 'dw_foundation.sldb'
Running PRESTO HDLC
Compiling source file /home/msc18h28/ma/sourcecode/shift_serializer_simple.sv
Presto compilation completed successfully.
Loading db file '/usr/pack/synopsys-2017.09-kgf/syn/libraries/syn/dw_foundation.sldb'
Loading db file '/home/msc18h28/ma/technology/db/sc9_soi12s0_base_svt_ss_nominal_max_0p90v_125c_mxs.db'
Loading db file '/home/msc18h28/ma/technology/db/io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c.db'
Loading db file '/usr/pack/synopsys-2017.09-kgf/syn/libraries/syn/gtech.db'
Loading db file '/usr/pack/synopsys-2017.09-kgf/syn/libraries/syn/standard.sldb'
  Loading link library 'sc9_soi12s0_base_svt_ss_nominal_max_0p90v_125c_mxs'
  Loading link library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB'
  Loading link library 'gtech'
Running PRESTO HDLC

Inferred memory devices in process
	in routine shift_serializer line 21 in file
		'/home/msc18h28/ma/sourcecode/shift_serializer_simple.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     Reg_SP_reg      | Flip-flop |  100  |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'shift_serializer'.
Writing ddc file 'DDC/shift_serializer_8.1.19_elab.ddc'.

---------------------------------------------------------
|              Working on serializer                    |
|               Max. Delay is ~0.0741~               |
---------------------------------------------------------

Removing design 'shift_serializer'
Reading ddc file '/home/msc18h28/ma/synopsys/DDC/shift_serializer_8.1.19_elab.ddc'.
Loaded 1 design.
Current design is 'shift_serializer'.
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)
  Simplifying Design 'shift_serializer'

Warning: The trip points for the library named io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB differ from those in the library named sc9_soi12s0_base_svt_ss_nominal_max_0p90v_125c_mxs. (TIM-164)
  Loading target library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB'
Loaded alib file './alib/alib-52/sc9_soi12s0_base_svt_ss_nominal_max_0p90v_125c_mxs.db.alib'
Loaded alib file './alib/alib-52/io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c.db.alib' (placeholder)
Warning: Operating condition ss_nominal_max_0p90v_125c set on design shift_serializer has different process,
voltage and temperatures parameters than the parameters at which target library 
io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB is characterized. Delays may be inaccurate as a result. (OPT-998)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'shift_serializer'

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'TIELO_X1M_A9TS' in the library 'sc9_soi12s0_base_svt_ss_nominal_max_0p90v_125c_mxs' is not characterized for internal power. (PWR-536)
Information: The library cell 'TIEHI_X1M_A9TS' in the library 'sc9_soi12s0_base_svt_ss_nominal_max_0p90v_125c_mxs' is not characterized for internal power. (PWR-536)
Information: The library cell 'PBRKANALOG_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PBRKANALOG_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PBRKOSC_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PBRKOSC_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PBRK_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PBRK_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PFILL10_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PFILL10_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PFILL5_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PFILL5_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PFILL2_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PFILL2_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PFILL1NC_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PFILL1NC_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PCORNER_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PCORNER_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PVSS_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PVSS_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PVDD_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PVDD_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PVDDI_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PVDDI_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PDVSS_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PDVSS_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PDVDD_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PDVDD_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PAVSS_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PAVSS_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PAVDD_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PAVDD_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 509)
  Global Optimization (Phase 510)
  Global Optimization (Phase 511)
  Global Optimization (Phase 512)
  Global Optimization (Phase 513)
  Global Optimization (Phase 514)
  Global Optimization (Phase 515)
  Global Optimization (Phase 516)
  Global Optimization (Phase 517)
  Global Optimization (Phase 518)
  Global Optimization (Phase 519)
  Global Optimization (Phase 520)
  Global Optimization (Phase 521)
  Global Optimization (Phase 522)
  Global Optimization (Phase 523)
  Global Optimization (Phase 524)
  Global Optimization (Phase 525)
  Global Optimization (Phase 526)
  Global Optimization (Phase 527)
  Global Optimization (Phase 528)
  Global Optimization (Phase 529)
  Global Optimization (Phase 530)
  Global Optimization (Phase 531)
  Global Optimization (Phase 532)
  Global Optimization (Phase 533)
  Global Optimization (Phase 534)
  Global Optimization (Phase 535)
  Global Optimization (Phase 536)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:09     478.6      0.01       1.1       0.0                             19.0393
    0:00:09     479.5      0.01       1.1       0.0                             19.1454
    0:00:09     479.5      0.01       1.1       0.0                             19.1454
    0:00:10     482.9      0.01       1.1       0.0                             19.3588

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:10     482.6      0.01       1.1       0.0                             19.3365
    0:00:10     482.6      0.01       1.1       0.0                             19.3371
    0:00:10     482.6      0.01       1.1       0.0                             19.3371
    0:00:10     482.6      0.01       1.1       0.0                             19.3371
    0:00:10     482.6      0.01       1.1       0.0                             19.3371
    0:00:10     482.6      0.01       1.1       0.0                             19.3371
    0:00:10     482.6      0.01       1.1       0.0                             19.3371
    0:00:10     482.6      0.01       1.1       0.0                             19.3371
    0:00:10     482.6      0.01       1.1       0.0                             19.3371
    0:00:10     482.6      0.01       1.1       0.0                             19.3371
    0:00:10     482.6      0.01       1.1       0.0                             19.3371
    0:00:10     482.6      0.01       1.1       0.0                             19.3371
    0:00:10     482.6      0.01       1.1       0.0                             19.3371
    0:00:11     482.6      0.01       1.1       0.0                             19.3371
    0:00:11     482.6      0.01       1.1       0.0                             19.3371
    0:00:11     482.6      0.01       1.1       0.0                             19.3371
    0:00:11     482.6      0.01       1.1       0.0                             19.3371
    0:00:11     482.6      0.01       1.1       0.0                             19.3371
    0:00:11     482.6      0.01       1.1       0.0                             19.3371
    0:00:11     482.6      0.01       1.1       0.0                             19.3371


  Beginning Design Rule Fixing  (min_capacitance)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:11     482.6      0.01       1.1       0.0                             19.3371
  Global Optimization (Phase 537)
  Global Optimization (Phase 538)
  Global Optimization (Phase 539)
    0:00:11     645.2      0.00       0.0       0.0                             29.6859
    0:00:11     645.2      0.00       0.0       0.0                             29.6863


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:11     645.2      0.00       0.0       0.0                             29.6863
  Global Optimization (Phase 540)
  Global Optimization (Phase 541)
  Global Optimization (Phase 542)
  Global Optimization (Phase 543)
  Global Optimization (Phase 544)
  Global Optimization (Phase 545)
  Global Optimization (Phase 546)
  Global Optimization (Phase 547)
  Global Optimization (Phase 548)
  Global Optimization (Phase 549)
    0:00:11     645.2      0.00       0.0       0.0                             29.6863
    0:00:12     645.2      0.00       0.0       0.0                             29.6863
    0:00:12     645.2      0.00       0.0       0.0                             29.6863
    0:00:12     645.2      0.00       0.0       0.0                             29.6863
    0:00:12     645.2      0.00       0.0       0.0                             29.6863
    0:00:12     645.2      0.00       0.0       0.0                             29.6863
    0:00:12     645.2      0.00       0.0       0.0                             29.6863
    0:00:12     645.2      0.00       0.0       0.0                             29.6863
    0:00:12     645.2      0.00       0.0       0.0                             29.6863
    0:00:12     645.2      0.00       0.0       0.0                             29.6863
    0:00:12     645.2      0.00       0.0       0.0                             29.6863
    0:00:13     645.2      0.00       0.0       0.0                             29.7167
    0:00:13     645.2      0.00       0.0       0.0                             29.7167
    0:00:13     645.2      0.00       0.0       0.0                             29.7167
    0:00:13     645.2      0.00       0.0       0.0                             29.7167
    0:00:13     645.2      0.00       0.0       0.0                             29.7167
    0:00:13     645.2      0.00       0.0       0.0                             29.7167
    0:00:13     645.2      0.00       0.0       0.0                             29.7167
    0:00:13     645.2      0.00       0.0       0.0                             29.7167
    0:00:13     645.2      0.00       0.0       0.0                             29.7167
    0:00:13     645.2      0.00       0.0       0.0                             29.7167
    0:00:13     645.2      0.00       0.0       0.0                             29.7167

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:13     645.2      0.00       0.0       0.0                             29.7167
    0:00:13     644.9      0.00       0.0       0.0                             29.6952
    0:00:13     644.9      0.00       0.0       0.0                             29.6952
    0:00:13     644.9      0.00       0.0       0.0                             29.6952
    0:00:13     644.9      0.00       0.0       0.0                             29.6952
    0:00:13     644.9      0.00       0.0       0.0                             29.6952
    0:00:13     645.2      0.00       0.0       0.0                             29.7167
    0:00:13     645.2      0.00       0.0       0.0                             29.7167
    0:00:13     645.2      0.00       0.0       0.0                             29.7167
    0:00:13     644.9      0.00       0.0       0.0                             29.6856
Loading db file '/home/msc18h28/ma/technology/db/sc9_soi12s0_base_svt_ss_nominal_max_0p90v_125c_mxs.db'
Loading db file '/home/msc18h28/ma/technology/db/io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
  Loading target library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB'
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Writing ddc file 'DDC/shift_serializer_8.1.19_0.0741ns.ddc'.
Writing verilog file '/home/msc18h28/ma/synopsys/netlists/shift_serializer8.1.19.v'.
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/msc18h28/ma/synopsys/netlists/shift_serializer_synth.sdf'. (WT-3)
Current design is 'shift_serializer'.
dc_shell> source scripts/shift_serializer_synth.tcl
Removing design 'shift_serializer'
Removing library 'sc9_soi12s0_base_svt_ss_nominal_max_0p90v_125c_mxs'
Removing library 'gtech'
Removing library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB'
Removing library 'standard.sldb'
Removing library 'dw_foundation.sldb'
Running PRESTO HDLC
Compiling source file /home/msc18h28/ma/sourcecode/shift_serializer_simple.sv
Presto compilation completed successfully.
Loading db file '/usr/pack/synopsys-2017.09-kgf/syn/libraries/syn/dw_foundation.sldb'
Loading db file '/home/msc18h28/ma/technology/db/sc9_soi12s0_base_svt_ss_nominal_max_0p90v_125c_mxs.db'
Loading db file '/home/msc18h28/ma/technology/db/io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c.db'
Loading db file '/usr/pack/synopsys-2017.09-kgf/syn/libraries/syn/gtech.db'
Loading db file '/usr/pack/synopsys-2017.09-kgf/syn/libraries/syn/standard.sldb'
  Loading link library 'sc9_soi12s0_base_svt_ss_nominal_max_0p90v_125c_mxs'
  Loading link library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB'
  Loading link library 'gtech'
Running PRESTO HDLC

Inferred memory devices in process
	in routine shift_serializer line 21 in file
		'/home/msc18h28/ma/sourcecode/shift_serializer_simple.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     Reg_SP_reg      | Flip-flop |  100  |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'shift_serializer'.
Writing ddc file 'DDC/shift_serializer_8.1.19-2_elab.ddc'.

---------------------------------------------------------
|              Working on serializer                    |
|               Max. Delay is ~0.0741~               |
---------------------------------------------------------

Removing design 'shift_serializer'
Reading ddc file '/home/msc18h28/ma/synopsys/DDC/shift_serializer_8.1.19-2_elab.ddc'.
Loaded 1 design.
Current design is 'shift_serializer'.
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)
  Simplifying Design 'shift_serializer'

Warning: The trip points for the library named io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB differ from those in the library named sc9_soi12s0_base_svt_ss_nominal_max_0p90v_125c_mxs. (TIM-164)
  Loading target library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB'
Loaded alib file './alib/alib-52/sc9_soi12s0_base_svt_ss_nominal_max_0p90v_125c_mxs.db.alib'
Loaded alib file './alib/alib-52/io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c.db.alib' (placeholder)
Warning: Operating condition ss_nominal_max_0p90v_125c set on design shift_serializer has different process,
voltage and temperatures parameters than the parameters at which target library 
io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB is characterized. Delays may be inaccurate as a result. (OPT-998)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'shift_serializer'

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'TIELO_X1M_A9TS' in the library 'sc9_soi12s0_base_svt_ss_nominal_max_0p90v_125c_mxs' is not characterized for internal power. (PWR-536)
Information: The library cell 'TIEHI_X1M_A9TS' in the library 'sc9_soi12s0_base_svt_ss_nominal_max_0p90v_125c_mxs' is not characterized for internal power. (PWR-536)
Information: The library cell 'PBRKANALOG_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PBRKANALOG_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PBRKOSC_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PBRKOSC_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PBRK_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PBRK_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PFILL10_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PFILL10_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PFILL5_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PFILL5_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PFILL2_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PFILL2_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PFILL1NC_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PFILL1NC_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PCORNER_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PCORNER_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PVSS_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PVSS_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PVDD_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PVDD_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PVDDI_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PVDDI_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PDVSS_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PDVSS_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PDVDD_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PDVDD_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PAVSS_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PAVSS_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PAVDD_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PAVDD_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 550)
  Global Optimization (Phase 551)
  Global Optimization (Phase 552)
  Global Optimization (Phase 553)
  Global Optimization (Phase 554)
  Global Optimization (Phase 555)
  Global Optimization (Phase 556)
  Global Optimization (Phase 557)
  Global Optimization (Phase 558)
  Global Optimization (Phase 559)
  Global Optimization (Phase 560)
  Global Optimization (Phase 561)
  Global Optimization (Phase 562)
  Global Optimization (Phase 563)
  Global Optimization (Phase 564)
  Global Optimization (Phase 565)
  Global Optimization (Phase 566)
  Global Optimization (Phase 567)
  Global Optimization (Phase 568)
  Global Optimization (Phase 569)
  Global Optimization (Phase 570)
  Global Optimization (Phase 571)
  Global Optimization (Phase 572)
  Global Optimization (Phase 573)
  Global Optimization (Phase 574)
  Global Optimization (Phase 575)
  Global Optimization (Phase 576)
  Global Optimization (Phase 577)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:09     478.6      0.01       1.1       0.0                             19.0393
    0:00:09     479.5      0.01       1.1       0.0                             19.1454
    0:00:09     479.5      0.01       1.1       0.0                             19.1454
    0:00:09     482.9      0.01       1.1       0.0                             19.3588

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:10     482.6      0.01       1.1       0.0                             19.3365
    0:00:10     482.6      0.01       1.1       0.0                             19.3371
    0:00:10     482.6      0.01       1.1       0.0                             19.3371
    0:00:10     482.6      0.01       1.1       0.0                             19.3371
    0:00:10     482.6      0.01       1.1       0.0                             19.3371
    0:00:10     482.6      0.01       1.1       0.0                             19.3371
    0:00:10     482.6      0.01       1.1       0.0                             19.3371
    0:00:10     482.6      0.01       1.1       0.0                             19.3371
    0:00:10     482.6      0.01       1.1       0.0                             19.3371
    0:00:10     482.6      0.01       1.1       0.0                             19.3371
    0:00:10     482.6      0.01       1.1       0.0                             19.3371
    0:00:10     482.6      0.01       1.1       0.0                             19.3371
    0:00:10     482.6      0.01       1.1       0.0                             19.3371
    0:00:10     482.6      0.01       1.1       0.0                             19.3371
    0:00:10     482.6      0.01       1.1       0.0                             19.3371
    0:00:10     482.6      0.01       1.1       0.0                             19.3371
    0:00:10     482.6      0.01       1.1       0.0                             19.3371
    0:00:11     482.6      0.01       1.1       0.0                             19.3371
    0:00:11     482.6      0.01       1.1       0.0                             19.3371
    0:00:11     482.6      0.01       1.1       0.0                             19.3371


  Beginning Design Rule Fixing  (min_capacitance)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:11     482.6      0.01       1.1       0.0                             19.3371
  Global Optimization (Phase 578)
  Global Optimization (Phase 579)
  Global Optimization (Phase 580)
    0:00:11     645.2      0.00       0.0       0.0                             29.6859
    0:00:11     645.2      0.00       0.0       0.0                             29.6863


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:11     645.2      0.00       0.0       0.0                             29.6863
  Global Optimization (Phase 581)
  Global Optimization (Phase 582)
  Global Optimization (Phase 583)
  Global Optimization (Phase 584)
  Global Optimization (Phase 585)
  Global Optimization (Phase 586)
  Global Optimization (Phase 587)
  Global Optimization (Phase 588)
  Global Optimization (Phase 589)
  Global Optimization (Phase 590)
    0:00:11     645.2      0.00       0.0       0.0                             29.6863
    0:00:11     645.2      0.00       0.0       0.0                             29.6863
    0:00:11     645.2      0.00       0.0       0.0                             29.6863
    0:00:12     645.2      0.00       0.0       0.0                             29.6863
    0:00:12     645.2      0.00       0.0       0.0                             29.6863
    0:00:12     645.2      0.00       0.0       0.0                             29.6863
    0:00:12     645.2      0.00       0.0       0.0                             29.6863
    0:00:12     645.2      0.00       0.0       0.0                             29.6863
    0:00:12     645.2      0.00       0.0       0.0                             29.6863
    0:00:12     645.2      0.00       0.0       0.0                             29.6863
    0:00:12     645.2      0.00       0.0       0.0                             29.6863
    0:00:12     645.2      0.00       0.0       0.0                             29.7167
    0:00:12     645.2      0.00       0.0       0.0                             29.7167
    0:00:12     645.2      0.00       0.0       0.0                             29.7167
    0:00:12     645.2      0.00       0.0       0.0                             29.7167
    0:00:12     645.2      0.00       0.0       0.0                             29.7167
    0:00:12     645.2      0.00       0.0       0.0                             29.7167
    0:00:12     645.2      0.00       0.0       0.0                             29.7167
    0:00:12     645.2      0.00       0.0       0.0                             29.7167
    0:00:12     645.2      0.00       0.0       0.0                             29.7167
    0:00:12     645.2      0.00       0.0       0.0                             29.7167
    0:00:12     645.2      0.00       0.0       0.0                             29.7167

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:12     645.2      0.00       0.0       0.0                             29.7167
    0:00:13     644.9      0.00       0.0       0.0                             29.6952
    0:00:13     644.9      0.00       0.0       0.0                             29.6952
    0:00:13     644.9      0.00       0.0       0.0                             29.6952
    0:00:13     644.9      0.00       0.0       0.0                             29.6952
    0:00:13     644.9      0.00       0.0       0.0                             29.6952
    0:00:13     645.2      0.00       0.0       0.0                             29.7167
    0:00:13     645.2      0.00       0.0       0.0                             29.7167
    0:00:13     645.2      0.00       0.0       0.0                             29.7167
    0:00:13     644.9      0.00       0.0       0.0                             29.6856
Loading db file '/home/msc18h28/ma/technology/db/sc9_soi12s0_base_svt_ss_nominal_max_0p90v_125c_mxs.db'
Loading db file '/home/msc18h28/ma/technology/db/io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
  Loading target library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB'
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Writing ddc file 'DDC/shift_serializer_8.1.19-2_0.0741ns.ddc'.
Writing verilog file '/home/msc18h28/ma/synopsys/netlists/shift_serializer8.1.19-2.v'.
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/msc18h28/ma/synopsys/netlists/shift_serializer_synth.sdf'. (WT-3)
Current design is 'shift_serializer'.
dc_shell> set-fix[K[K[K[K_fi
set_fix_hold               set_fix_multiple_port_nets 
dc_shell> set_fix_hold 
Error: Required argument '<clock_list>' was not found (CMD-007)
dc_shell> set_fix_hold clk
1
dc_shell> set_fix_hold clk[K[12Gource scripts/shift_serializer_synth.tcl[12Get_fix_hold[K clk[11G[Kcomp
compare_collections                    compare_lib                            compile_inplace_changed_list_file_name compile_partitions                     compile_test                           compute_polygons                       
compare_delay_calculation              compile                                compile_mcl                            compile_prefer_runtime                 compile_ultra                          
dc_shell> compil
compile                                compile_inplace_changed_list_file_name compile_mcl                            compile_partitions                     compile_prefer_runtime                 compile_test                           compile_ultra                          
dc_shell> compile_ultra 
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)
  Simplifying Design 'shift_serializer'

  Loading target library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB'
Loaded alib file './alib/alib-52/sc9_soi12s0_base_svt_ss_nominal_max_0p90v_125c_mxs.db.alib'
Loaded alib file './alib/alib-52/io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c.db.alib' (placeholder)
Warning: Operating condition ss_nominal_max_0p90v_125c set on design shift_serializer has different process,
voltage and temperatures parameters than the parameters at which target library 
io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB is characterized. Delays may be inaccurate as a result. (OPT-998)
  Building model 'DW01_NAND2'
Information: Ungrouping 0 of 1 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'shift_serializer'

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'TIELO_X1M_A9TS' in the library 'sc9_soi12s0_base_svt_ss_nominal_max_0p90v_125c_mxs' is not characterized for internal power. (PWR-536)
Information: The library cell 'TIEHI_X1M_A9TS' in the library 'sc9_soi12s0_base_svt_ss_nominal_max_0p90v_125c_mxs' is not characterized for internal power. (PWR-536)
Information: The library cell 'PBRKANALOG_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PBRKANALOG_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PBRKOSC_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PBRKOSC_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PBRK_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PBRK_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PFILL10_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PFILL10_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PFILL5_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PFILL5_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PFILL2_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PFILL2_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PFILL1NC_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PFILL1NC_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PCORNER_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PCORNER_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PVSS_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PVSS_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PVDD_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PVDD_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PVDDI_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PVDDI_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PDVSS_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PDVSS_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PDVDD_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PDVDD_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PAVSS_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PAVSS_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PAVDD_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PAVDD_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 591)
  Global Optimization (Phase 592)
  Global Optimization (Phase 593)
  Global Optimization (Phase 594)
  Global Optimization (Phase 595)
  Global Optimization (Phase 596)
  Global Optimization (Phase 597)
  Global Optimization (Phase 598)
  Global Optimization (Phase 599)
  Global Optimization (Phase 600)
  Global Optimization (Phase 601)
  Global Optimization (Phase 602)
  Global Optimization (Phase 603)
  Global Optimization (Phase 604)
  Global Optimization (Phase 605)
  Global Optimization (Phase 606)
  Global Optimization (Phase 607)
  Global Optimization (Phase 608)
  Global Optimization (Phase 609)
  Global Optimization (Phase 610)
  Global Optimization (Phase 611)
  Global Optimization (Phase 612)
  Global Optimization (Phase 613)
  Global Optimization (Phase 614)
  Global Optimization (Phase 615)
  Global Optimization (Phase 616)
  Global Optimization (Phase 617)
  Global Optimization (Phase 618)
  Global Optimization (Phase 619)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:00:08     503.5      0.01       0.8       0.0                             18.3245      0.00  
    0:00:09     555.2      0.01       0.6       0.0                             22.3634      0.00  
    0:00:09     555.2      0.01       0.6       0.0                             22.3634      0.00  
    0:00:09     558.0      0.01       0.6       0.0                             22.6029      0.00  

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:10     639.4      0.01       0.1       0.0                             29.1223      0.00  
    0:00:10     639.4      0.01       0.0       0.0                             29.1422      0.00  
    0:00:10     639.4      0.01       0.0       0.0                             29.1422      0.00  
    0:00:10     639.4      0.01       0.0       0.0                             29.1422      0.00  
    0:00:10     639.4      0.01       0.0       0.0                             29.1422      0.00  
    0:00:10     644.9      0.00       0.0       0.0                             29.5942      0.00  
    0:00:10     644.9      0.00       0.0       0.0                             29.5942      0.00  
    0:00:10     644.9      0.00       0.0       0.0                             29.5945      0.00  
    0:00:10     644.9      0.00       0.0       0.0                             29.5945      0.00  
    0:00:10     644.9      0.00       0.0       0.0                             29.6856      0.00  
    0:00:10     644.9      0.00       0.0       0.0                             29.6856      0.00  
    0:00:10     644.9      0.00       0.0       0.0                             29.6856      0.00  
    0:00:10     644.9      0.00       0.0       0.0                             29.6856      0.00  
    0:00:10     644.9      0.00       0.0       0.0                             29.6856      0.00  
    0:00:10     644.9      0.00       0.0       0.0                             29.6856      0.00  
    0:00:10     644.9      0.00       0.0       0.0                             29.6856      0.00  
    0:00:10     644.9      0.00       0.0       0.0                             29.6856      0.00  
    0:00:10     644.9      0.00       0.0       0.0                             29.6856      0.00  
    0:00:10     644.9      0.00       0.0       0.0                             29.6856      0.00  
    0:00:10     644.9      0.00       0.0       0.0                             29.6856      0.00  


  Beginning Design Rule Fixing  (min_capacitance)
  ----------------------------

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:00:10     644.9      0.00       0.0       0.0                             29.6856      0.00  
  Global Optimization (Phase 620)
  Global Optimization (Phase 621)
  Global Optimization (Phase 622)
    0:00:10     644.9      0.00       0.0       0.0                             29.6856      0.00  
    0:00:10     644.9      0.00       0.0       0.0                             29.6856      0.00  


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:00:10     644.9      0.00       0.0       0.0                             29.6856      0.00  
  Global Optimization (Phase 623)
  Global Optimization (Phase 624)
  Global Optimization (Phase 625)
  Global Optimization (Phase 626)
  Global Optimization (Phase 627)
  Global Optimization (Phase 628)
  Global Optimization (Phase 629)
  Global Optimization (Phase 630)
  Global Optimization (Phase 631)
  Global Optimization (Phase 632)
    0:00:10     644.9      0.00       0.0       0.0                             29.6856      0.00  
    0:00:10     644.9      0.00       0.0       0.0                             29.6856      0.00  
    0:00:10     644.9      0.00       0.0       0.0                             29.6856      0.00  
    0:00:11     644.9      0.00       0.0       0.0                             29.6856      0.00  
    0:00:11     644.9      0.00       0.0       0.0                             29.6856      0.00  
    0:00:11     644.9      0.00       0.0       0.0                             29.6856      0.00  
    0:00:11     644.9      0.00       0.0       0.0                             29.6856      0.00  
    0:00:11     644.9      0.00       0.0       0.0                             29.6856      0.00  
    0:00:11     644.9      0.00       0.0       0.0                             29.6856      0.00  
    0:00:11     644.9      0.00       0.0       0.0                             29.6856      0.00  
    0:00:11     644.9      0.00       0.0       0.0                             29.6856      0.00  
    0:00:11     644.9      0.00       0.0       0.0                             29.6856      0.00  
    0:00:11     644.9      0.00       0.0       0.0                             29.6856      0.00  
    0:00:11     644.9      0.00       0.0       0.0                             29.6856      0.00  
    0:00:11     644.9      0.00       0.0       0.0                             29.6856      0.00  
    0:00:11     644.9      0.00       0.0       0.0                             29.6856      0.00  
    0:00:11     644.9      0.00       0.0       0.0                             29.6856      0.00  
    0:00:11     644.9      0.00       0.0       0.0                             29.6856      0.00  
    0:00:11     644.9      0.00       0.0       0.0                             29.6856      0.00  
    0:00:11     644.9      0.00       0.0       0.0                             29.6856      0.00  
    0:00:11     644.9      0.00       0.0       0.0                             29.6856      0.00  
    0:00:11     644.9      0.00       0.0       0.0                             29.6856      0.00  

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:00:11     644.9      0.00       0.0       0.0                             29.6856      0.00  
    0:00:11     644.9      0.00       0.0       0.0                             29.6856      0.00  
    0:00:11     644.9      0.00       0.0       0.0                             29.6856      0.00  
    0:00:11     644.9      0.00       0.0       0.0                             29.6856      0.00  
    0:00:11     644.9      0.00       0.0       0.0                             29.6856      0.00  
    0:00:11     644.9      0.00       0.0       0.0                             29.6856      0.00  
    0:00:11     644.9      0.00       0.0       0.0                             29.6856      0.00  
    0:00:11     644.9      0.00       0.0       0.0                             29.6856      0.00  
    0:00:11     644.9      0.00       0.0       0.0                             29.6856      0.00  
Loading db file '/home/msc18h28/ma/technology/db/sc9_soi12s0_base_svt_ss_nominal_max_0p90v_125c_mxs.db'
Loading db file '/home/msc18h28/ma/technology/db/io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
  Loading target library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB'
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
dc_shell> ti[K[Krepot[Kr
report_annotated_check                     report_buffer_tree_qor                     report_delay_calculation                   report_gui_stroke_builtins                 report_net_fanout                          report_retention_cell                      report_target_library_subset               
report_annotated_delay                     report_bus                                 report_design                              report_hierarchy                           report_ocvm                                report_retention_clamp_cell                report_test_assume                         
report_annotated_transition                report_cache                               report_design_lib                          report_host_options                        report_opcond_inference                    report_saif                                report_test_model                          
report_app_var                             report_case_analysis                       report_dft_clock_controller                report_ideal_network                       report_operating_conditions                report_scaling_lib_group                   report_test_point_configuration            
report_area                                report_cell                                report_dft_clock_gating_configuration      report_ieee_1500_configuration             report_partitions                          report_scan_cell_set                       report_test_point_element                  
report_attribute                           report_cell_mode                           report_dft_clock_gating_pin                report_interclock_relation                 report_pass_data                           report_scan_chain                          report_test_power_modes                    
report_attributes                          report_check_library_options               report_dft_configuration                   report_internal_loads                      report_path_budget                         report_scan_compression_configuration      report_testability_configuration           
report_auto_ungroup                        report_clock                               report_dft_connect                         report_isolate_ports                       report_path_group                          report_scan_configuration                  report_threshold_voltage_group             
report_autofix_configuration               report_clock_constraint                    report_dft_design                          report_isolation_cell                      report_pin_map                             report_scan_group                          report_timing                              
report_autofix_element                     report_clock_fanout                        report_dft_drc_rules                       report_latch_loop_groups                   report_pin_name_synonym                    report_scan_link                           report_timing_derate                       
report_bist_configuration                  report_clock_gating                        report_dft_drc_violations                  report_level_shifter                       report_pipeline_scan_data_configuration    report_scan_path                           report_timing_requirements                 
report_block_abstraction                   report_clock_gating_check                  report_dft_equivalent_signals              report_lib                                 report_port                                report_scan_register_type                  report_top_implementation_options          
report_boundary_cell                       report_clock_timing                        report_dft_insertion_configuration         report_link_library_subset                 report_power                               report_scan_replacement                    report_transitive_fanin                    
report_boundary_cell_io                    report_clock_tree                          report_dft_location                        report_logicbist_configuration             report_power_calculation                   report_scan_skew_group                     report_transitive_fanout                   
report_bsd_ac_port                         report_clocks                              report_dft_partition                       report_min_pulse_width                     report_power_domain                        report_scan_state                          report_units                               
report_bsd_buffers                         report_compile_options                     report_dft_power_control                   report_mode                                report_power_gating                        report_scan_suppress_toggling              report_use_test_model                      
report_bsd_compliance                      report_compile_spg_mode                    report_dft_signal                          report_multibit                            report_power_pin_info                      report_serialize_configuration             report_wire_load                           
report_bsd_configuration                   report_constraint                          report_direct_power_rail_tie               report_multibit_banking                    report_power_switch                        report_size_only                           report_wrapper_configuration               
report_bsd_instruction                     report_constraints                         report_disable_timing                      report_mv_library_cells                    report_pst                                 report_streaming_compression_configuration report_write_lib_mode                      
report_bsd_linkage_port                    report_cross_probing                       report_dont_touch                          report_mw_lib                              report_qor                                 report_supply_net                          
report_bsd_patterns                        report_cross_probing_files                 report_dp_smartgen_options                 report_name_rules                          report_qtm_model                           report_supply_port                         
report_bsd_power_up_reset                  report_crpr                                report_fsm                                 report_names                               report_reference                           report_synlib                              
report_buffer_tree                         report_datapath_gating                     report_gui_stroke_bindings                 report_net                                 report_resources                           report_synthetic                           
dc_shell> report_tim
report_timing              report_timing_derate       report_timing_requirements 
dc_shell> report_timing
Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : shift_serializer
Version: N-2017.09
Date   : Tue Jan  8 13:45:47 2019
****************************************

Operating Conditions: ss_nominal_max_0p90v_125c   Library: sc9_soi12s0_base_svt_ss_nominal_max_0p90v_125c_mxs
Wire Load Model Mode: top

  Startpoint: Reg_SP_reg_98_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Reg_SP_reg_99_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                 0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  Reg_SP_reg_98_/CK (DFFRPQN_X3M_A9TS)                  0.0000     0.0000 r
  Reg_SP_reg_98_/QN (DFFRPQN_X3M_A9TS)                  0.0579     0.0579 r
  U140/Y (INV_X2M_A9TS)                                 0.0092     0.0671 f
  Reg_SP_reg_99_/D (DFFRPQ_X3M_A9TS)                    0.0000     0.0671 f
  data arrival time                                                0.0671

  clock clk (rise edge)                                 0.0741     0.0741
  clock network delay (ideal)                           0.0000     0.0741
  Reg_SP_reg_99_/CK (DFFRPQ_X3M_A9TS)                   0.0000     0.0741 r
  library setup time                                   -0.0070     0.0671
  data required time                                               0.0671
  --------------------------------------------------------------------------
  data required time                                               0.0671
  data arrival time                                               -0.0671
  --------------------------------------------------------------------------
  slack (MET)                                                      0.0000


1
dc_shell> report_timing[11Gcompile_ultra[11Greport_timing[11G[Kreport_timing[11Gcompile_ultra[11Gset_fix_hold clk[K[12Gource scripts/shift_serializer_synth.tcl
Removing design 'shift_serializer'
Removing library 'sc9_soi12s0_base_svt_ss_nominal_max_0p90v_125c_mxs'
Removing library 'gtech'
Removing library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB'
Removing library 'standard.sldb'
Removing library 'dw_foundation.sldb'
Running PRESTO HDLC
Compiling source file /home/msc18h28/ma/sourcecode/shift_serializer_simple.sv
Presto compilation completed successfully.
Loading db file '/usr/pack/synopsys-2017.09-kgf/syn/libraries/syn/dw_foundation.sldb'
Loading db file '/home/msc18h28/ma/technology/db/sc9_soi12s0_base_svt_ss_nominal_max_0p90v_125c_mxs.db'
Loading db file '/home/msc18h28/ma/technology/db/io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c.db'
Loading db file '/usr/pack/synopsys-2017.09-kgf/syn/libraries/syn/gtech.db'
Loading db file '/usr/pack/synopsys-2017.09-kgf/syn/libraries/syn/standard.sldb'
  Loading link library 'sc9_soi12s0_base_svt_ss_nominal_max_0p90v_125c_mxs'
  Loading link library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB'
  Loading link library 'gtech'
Running PRESTO HDLC

Inferred memory devices in process
	in routine shift_serializer line 21 in file
		'/home/msc18h28/ma/sourcecode/shift_serializer_simple.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     Reg_SP_reg      | Flip-flop |  100  |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'shift_serializer'.
Writing ddc file 'DDC/shift_serializer_8.1.19-2_elab.ddc'.

---------------------------------------------------------
|              Working on serializer                    |
|               Max. Delay is ~0.06~               |
---------------------------------------------------------

Removing design 'shift_serializer'
Reading ddc file '/home/msc18h28/ma/synopsys/DDC/shift_serializer_8.1.19-2_elab.ddc'.
Loaded 1 design.
Current design is 'shift_serializer'.
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)
  Simplifying Design 'shift_serializer'

Warning: The trip points for the library named io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB differ from those in the library named sc9_soi12s0_base_svt_ss_nominal_max_0p90v_125c_mxs. (TIM-164)
  Loading target library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB'
Loaded alib file './alib/alib-52/sc9_soi12s0_base_svt_ss_nominal_max_0p90v_125c_mxs.db.alib'
Loaded alib file './alib/alib-52/io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c.db.alib' (placeholder)
Warning: Operating condition ss_nominal_max_0p90v_125c set on design shift_serializer has different process,
voltage and temperatures parameters than the parameters at which target library 
io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB is characterized. Delays may be inaccurate as a result. (OPT-998)
Information: Ungrouping 0 of 1 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'shift_serializer'

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'TIELO_X1M_A9TS' in the library 'sc9_soi12s0_base_svt_ss_nominal_max_0p90v_125c_mxs' is not characterized for internal power. (PWR-536)
Information: The library cell 'TIEHI_X1M_A9TS' in the library 'sc9_soi12s0_base_svt_ss_nominal_max_0p90v_125c_mxs' is not characterized for internal power. (PWR-536)
Information: The library cell 'PBRKANALOG_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PBRKANALOG_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PBRKOSC_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PBRKOSC_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PBRK_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PBRK_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PFILL10_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PFILL10_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PFILL5_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PFILL5_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PFILL2_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PFILL2_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PFILL1NC_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PFILL1NC_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PCORNER_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PCORNER_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PVSS_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PVSS_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PVDD_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PVDD_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PVDDI_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PVDDI_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PDVSS_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PDVSS_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PDVDD_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PDVDD_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PAVSS_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PAVSS_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PAVDD_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PAVDD_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 633)
  Global Optimization (Phase 634)
  Global Optimization (Phase 635)
  Global Optimization (Phase 636)
  Global Optimization (Phase 637)
  Global Optimization (Phase 638)
  Global Optimization (Phase 639)
  Global Optimization (Phase 640)
  Global Optimization (Phase 641)
  Global Optimization (Phase 642)
  Global Optimization (Phase 643)
  Global Optimization (Phase 644)
  Global Optimization (Phase 645)
  Global Optimization (Phase 646)
  Global Optimization (Phase 647)
  Global Optimization (Phase 648)
  Global Optimization (Phase 649)
  Global Optimization (Phase 650)
  Global Optimization (Phase 651)
  Global Optimization (Phase 652)
  Global Optimization (Phase 653)
  Global Optimization (Phase 654)
  Global Optimization (Phase 655)
  Global Optimization (Phase 656)
  Global Optimization (Phase 657)
  Global Optimization (Phase 658)
  Global Optimization (Phase 659)
  Global Optimization (Phase 660)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:00:09     478.6      0.03       2.5       0.0                             19.0393      0.00  
    0:00:10     479.5      0.03       2.5       0.0                             19.1454      0.00  
    0:00:10     479.5      0.03       2.5       0.0                             19.1454      0.00  
    0:00:10     482.9      0.03       2.5       0.0                             19.3588      0.00  

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:10     482.4      0.03       2.5       0.0                             19.3150      0.00  
    0:00:10     482.4      0.03       2.5       0.0                             19.3153      0.00  
    0:00:10     482.4      0.03       2.5       0.0                             19.3153      0.00  
    0:00:10     482.4      0.03       2.5       0.0                             19.3153      0.00  
    0:00:10     482.4      0.03       2.5       0.0                             19.3153      0.00  
    0:00:10     482.4      0.03       2.5       0.0                             19.3153      0.00  
    0:00:10     482.4      0.03       2.5       0.0                             19.3153      0.00  
    0:00:10     482.4      0.03       2.5       0.0                             19.3153      0.00  
    0:00:10     482.4      0.03       2.5       0.0                             19.3153      0.00  
    0:00:11     482.4      0.03       2.5       0.0                             19.3153      0.00  
    0:00:11     482.4      0.03       2.5       0.0                             19.3153      0.00  
    0:00:11     482.4      0.03       2.5       0.0                             19.3153      0.00  
    0:00:11     482.4      0.03       2.5       0.0                             19.3153      0.00  
    0:00:11     482.4      0.03       2.5       0.0                             19.3153      0.00  
    0:00:11     482.4      0.03       2.5       0.0                             19.3153      0.00  
    0:00:11     482.4      0.03       2.5       0.0                             19.3153      0.00  
    0:00:11     482.4      0.03       2.5       0.0                             19.3153      0.00  
    0:00:11     482.4      0.03       2.5       0.0                             19.3153      0.00  
    0:00:11     482.4      0.03       2.5       0.0                             19.3153      0.00  
    0:00:11     482.4      0.03       2.5       0.0                             19.3153      0.00  


  Beginning Design Rule Fixing  (min_capacitance)
  ----------------------------

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:00:11     482.4      0.03       2.5       0.0                             19.3153      0.00  
  Global Optimization (Phase 661)
  Global Optimization (Phase 662)
  Global Optimization (Phase 663)
    0:00:11     645.2      0.01       1.5       0.0                             29.6856      0.00  
    0:00:11     645.2      0.01       1.5       0.0                             29.6859      0.00  


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:00:11     645.2      0.01       1.5       0.0                             29.6859      0.00  
  Global Optimization (Phase 664)
  Global Optimization (Phase 665)
  Global Optimization (Phase 666)
  Global Optimization (Phase 667)
  Global Optimization (Phase 668)
  Global Optimization (Phase 669)
  Global Optimization (Phase 670)
  Global Optimization (Phase 671)
  Global Optimization (Phase 672)
  Global Optimization (Phase 673)
    0:00:12     645.2      0.01       1.5       0.0                             29.6859      0.00  
    0:00:12     645.2      0.01       1.5       0.0                             29.6859      0.00  
    0:00:12     645.2      0.01       1.5       0.0                             29.6859      0.00  
    0:00:12     645.2      0.01       1.5       0.0                             29.6859      0.00  
    0:00:12     645.2      0.01       1.5       0.0                             29.6859      0.00  
    0:00:12     645.2      0.01       1.5       0.0                             29.6859      0.00  
    0:00:12     645.2      0.01       1.5       0.0                             29.6859      0.00  
    0:00:12     645.2      0.01       1.5       0.0                             29.6859      0.00  
    0:00:12     645.2      0.01       1.5       0.0                             29.6859      0.00  
    0:00:13     645.2      0.01       1.5       0.0                             29.6859      0.00  
    0:00:13     645.2      0.01       1.5       0.0                             29.6859      0.00  
    0:00:13     644.9      0.01       1.4       0.0                             29.6859      0.00  
    0:00:13     644.9      0.01       1.4       0.0                             29.6859      0.00  
    0:00:13     644.9      0.01       1.4       0.0                             29.6859      0.00  
    0:00:13     644.9      0.01       1.4       0.0                             29.6859      0.00  
    0:00:14     644.9      0.01       1.4       0.0                             29.6859      0.00  
    0:00:14     644.9      0.01       1.4       0.0                             29.6859      0.00  
    0:00:14     644.9      0.01       1.4       0.0                             29.6859      0.00  
    0:00:14     644.9      0.01       1.4       0.0                             29.6859      0.00  
    0:00:14     644.9      0.01       1.4       0.0                             29.6859      0.00  
    0:00:14     644.9      0.01       1.4       0.0                             29.6859      0.00  
    0:00:14     644.9      0.01       1.4       0.0                             29.6859      0.00  

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:00:14     644.9      0.01       1.4       0.0                             29.6859      0.00  
    0:00:14     644.9      0.01       1.4       0.0                             29.6859      0.00  
    0:00:14     644.9      0.01       1.4       0.0                             29.6859      0.00  
    0:00:14     644.9      0.01       1.4       0.0                             29.6859      0.00  
    0:00:15     644.9      0.01       1.4       0.0                             29.6859      0.00  
    0:00:15     644.9      0.01       1.4       0.0                             29.6859      0.00  
    0:00:15     644.9      0.01       1.4       0.0                             29.6859      0.00  
    0:00:15     644.9      0.01       1.4       0.0                             29.6859      0.00  
    0:00:15     644.9      0.01       1.4       0.0                             29.6859      0.00  
Loading db file '/home/msc18h28/ma/technology/db/sc9_soi12s0_base_svt_ss_nominal_max_0p90v_125c_mxs.db'
Loading db file '/home/msc18h28/ma/technology/db/io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
  Loading target library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB'
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Writing ddc file 'DDC/shift_serializer_8.1.19-2_0.06ns.ddc'.
Writing verilog file '/home/msc18h28/ma/synopsys/netlists/shift_serializer8.1.19-2.v'.
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/msc18h28/ma/synopsys/netlists/shift_serializer_synth.sdf'. (WT-3)
Current design is 'shift_serializer'.
dc_shell> set+[K_unt[K
set_unconnected   set_ungroup       set_unix_variable 
dc_shell> set_units
1
dc_shell> set_units[12Gource scripts/shift_serializer_synth.tcl
Removing design 'shift_serializer'
Removing library 'sc9_soi12s0_base_svt_ss_nominal_max_0p90v_125c_mxs'
Removing library 'gtech'
Removing library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB'
Removing library 'standard.sldb'
Removing library 'dw_foundation.sldb'
Running PRESTO HDLC
Compiling source file /home/msc18h28/ma/sourcecode/shift_serializer_simple.sv
Presto compilation completed successfully.
Loading db file '/usr/pack/synopsys-2017.09-kgf/syn/libraries/syn/dw_foundation.sldb'
Loading db file '/home/msc18h28/ma/technology/db/sc9_soi12s0_base_svt_ss_nominal_max_0p90v_125c_mxs.db'
Loading db file '/home/msc18h28/ma/technology/db/io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c.db'
Loading db file '/usr/pack/synopsys-2017.09-kgf/syn/libraries/syn/gtech.db'
Loading db file '/usr/pack/synopsys-2017.09-kgf/syn/libraries/syn/standard.sldb'
  Loading link library 'sc9_soi12s0_base_svt_ss_nominal_max_0p90v_125c_mxs'
  Loading link library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB'
  Loading link library 'gtech'
Running PRESTO HDLC

Inferred memory devices in process
	in routine shift_serializer line 21 in file
		'/home/msc18h28/ma/sourcecode/shift_serializer_simple.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     Reg_SP_reg      | Flip-flop |  100  |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'shift_serializer'.
Writing ddc file 'DDC/shift_serializer_8.1.19-2_elab.ddc'.

---------------------------------------------------------
|              Working on serializer                    |
|               Max. Delay is ~0.06~               |
---------------------------------------------------------

Removing design 'shift_serializer'
Reading ddc file '/home/msc18h28/ma/synopsys/DDC/shift_serializer_8.1.19-2_elab.ddc'.
Loaded 1 design.
Current design is 'shift_serializer'.
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)
  Simplifying Design 'shift_serializer'

Warning: The trip points for the library named io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB differ from those in the library named sc9_soi12s0_base_svt_ss_nominal_max_0p90v_125c_mxs. (TIM-164)
  Loading target library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB'
Loaded alib file './alib/alib-52/sc9_soi12s0_base_svt_ss_nominal_max_0p90v_125c_mxs.db.alib'
Loaded alib file './alib/alib-52/io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c.db.alib' (placeholder)
Warning: Operating condition ss_nominal_max_0p90v_125c set on design shift_serializer has different process,
voltage and temperatures parameters than the parameters at which target library 
io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB is characterized. Delays may be inaccurate as a result. (OPT-998)
Information: Ungrouping 0 of 1 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'shift_serializer'

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'TIELO_X1M_A9TS' in the library 'sc9_soi12s0_base_svt_ss_nominal_max_0p90v_125c_mxs' is not characterized for internal power. (PWR-536)
Information: The library cell 'TIEHI_X1M_A9TS' in the library 'sc9_soi12s0_base_svt_ss_nominal_max_0p90v_125c_mxs' is not characterized for internal power. (PWR-536)
Information: The library cell 'PBRKANALOG_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PBRKANALOG_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PBRKOSC_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PBRKOSC_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PBRK_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PBRK_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PFILL10_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PFILL10_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PFILL5_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PFILL5_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PFILL2_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PFILL2_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PFILL1NC_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PFILL1NC_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PCORNER_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PCORNER_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PVSS_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PVSS_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PVDD_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PVDD_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PVDDI_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PVDDI_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PDVSS_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PDVSS_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PDVDD_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PDVDD_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PAVSS_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PAVSS_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PAVDD_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PAVDD_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 674)
  Global Optimization (Phase 675)
  Global Optimization (Phase 676)
  Global Optimization (Phase 677)
  Global Optimization (Phase 678)
  Global Optimization (Phase 679)
  Global Optimization (Phase 680)
  Global Optimization (Phase 681)
  Global Optimization (Phase 682)
  Global Optimization (Phase 683)
  Global Optimization (Phase 684)
  Global Optimization (Phase 685)
  Global Optimization (Phase 686)
  Global Optimization (Phase 687)
  Global Optimization (Phase 688)
  Global Optimization (Phase 689)
  Global Optimization (Phase 690)
  Global Optimization (Phase 691)
  Global Optimization (Phase 692)
  Global Optimization (Phase 693)
  Global Optimization (Phase 694)
  Global Optimization (Phase 695)
  Global Optimization (Phase 696)
  Global Optimization (Phase 697)
  Global Optimization (Phase 698)
  Global Optimization (Phase 699)
  Global Optimization (Phase 700)
  Global Optimization (Phase 701)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:00:09     478.6      0.03       2.5       0.0                             19.0393      0.00  
    0:00:10     479.5      0.03       2.5       0.0                             19.1454      0.00  
    0:00:10     479.5      0.03       2.5       0.0                             19.1454      0.00  
    0:00:10     482.9      0.03       2.5       0.0                             19.3588      0.00  

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:10     482.4      0.03       2.5       0.0                             19.3150      0.00  
    0:00:10     482.4      0.03       2.5       0.0                             19.3153      0.00  
    0:00:10     482.4      0.03       2.5       0.0                             19.3153      0.00  
    0:00:10     482.4      0.03       2.5       0.0                             19.3153      0.00  
    0:00:11     482.4      0.03       2.5       0.0                             19.3153      0.00  
    0:00:11     482.4      0.03       2.5       0.0                             19.3153      0.00  
    0:00:11     482.4      0.03       2.5       0.0                             19.3153      0.00  
    0:00:11     482.4      0.03       2.5       0.0                             19.3153      0.00  
    0:00:11     482.4      0.03       2.5       0.0                             19.3153      0.00  
    0:00:11     482.4      0.03       2.5       0.0                             19.3153      0.00  
    0:00:11     482.4      0.03       2.5       0.0                             19.3153      0.00  
    0:00:11     482.4      0.03       2.5       0.0                             19.3153      0.00  
    0:00:11     482.4      0.03       2.5       0.0                             19.3153      0.00  
    0:00:11     482.4      0.03       2.5       0.0                             19.3153      0.00  
    0:00:11     482.4      0.03       2.5       0.0                             19.3153      0.00  
    0:00:11     482.4      0.03       2.5       0.0                             19.3153      0.00  
    0:00:11     482.4      0.03       2.5       0.0                             19.3153      0.00  
    0:00:11     482.4      0.03       2.5       0.0                             19.3153      0.00  
    0:00:11     482.4      0.03       2.5       0.0                             19.3153      0.00  
    0:00:11     482.4      0.03       2.5       0.0                             19.3153      0.00  


  Beginning Design Rule Fixing  (min_capacitance)
  ----------------------------

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:00:11     482.4      0.03       2.5       0.0                             19.3153      0.00  
  Global Optimization (Phase 702)
  Global Optimization (Phase 703)
  Global Optimization (Phase 704)
    0:00:11     645.2      0.01       1.5       0.0                             29.6856      0.00  
    0:00:12     645.2      0.01       1.5       0.0                             29.6859      0.00  


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:00:12     645.2      0.01       1.5       0.0                             29.6859      0.00  
  Global Optimization (Phase 705)
  Global Optimization (Phase 706)
  Global Optimization (Phase 707)
  Global Optimization (Phase 708)
  Global Optimization (Phase 709)
  Global Optimization (Phase 710)
  Global Optimization (Phase 711)
  Global Optimization (Phase 712)
  Global Optimization (Phase 713)
  Global Optimization (Phase 714)
    0:00:12     645.2      0.01       1.5       0.0                             29.6859      0.00  
    0:00:12     645.2      0.01       1.5       0.0                             29.6859      0.00  
    0:00:12     645.2      0.01       1.5       0.0                             29.6859      0.00  
    0:00:12     645.2      0.01       1.5       0.0                             29.6859      0.00  
    0:00:12     645.2      0.01       1.5       0.0                             29.6859      0.00  
    0:00:12     645.2      0.01       1.5       0.0                             29.6859      0.00  
    0:00:12     645.2      0.01       1.5       0.0                             29.6859      0.00  
    0:00:13     645.2      0.01       1.5       0.0                             29.6859      0.00  
    0:00:13     645.2      0.01       1.5       0.0                             29.6859      0.00  
    0:00:13     645.2      0.01       1.5       0.0                             29.6859      0.00  
    0:00:13     645.2      0.01       1.5       0.0                             29.6859      0.00  
    0:00:13     644.9      0.01       1.4       0.0                             29.6859      0.00  
    0:00:13     644.9      0.01       1.4       0.0                             29.6859      0.00  
    0:00:14     644.9      0.01       1.4       0.0                             29.6859      0.00  
    0:00:14     644.9      0.01       1.4       0.0                             29.6859      0.00  
    0:00:14     644.9      0.01       1.4       0.0                             29.6859      0.00  
    0:00:14     644.9      0.01       1.4       0.0                             29.6859      0.00  
    0:00:14     644.9      0.01       1.4       0.0                             29.6859      0.00  
    0:00:14     644.9      0.01       1.4       0.0                             29.6859      0.00  
    0:00:14     644.9      0.01       1.4       0.0                             29.6859      0.00  
    0:00:14     644.9      0.01       1.4       0.0                             29.6859      0.00  
    0:00:14     644.9      0.01       1.4       0.0                             29.6859      0.00  

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:00:14     644.9      0.01       1.4       0.0                             29.6859      0.00  
    0:00:15     644.9      0.01       1.4       0.0                             29.6859      0.00  
    0:00:15     644.9      0.01       1.4       0.0                             29.6859      0.00  
    0:00:15     644.9      0.01       1.4       0.0                             29.6859      0.00  
    0:00:15     644.9      0.01       1.4       0.0                             29.6859      0.00  
    0:00:15     644.9      0.01       1.4       0.0                             29.6859      0.00  
    0:00:15     644.9      0.01       1.4       0.0                             29.6859      0.00  
    0:00:15     644.9      0.01       1.4       0.0                             29.6859      0.00  
    0:00:15     644.9      0.01       1.4       0.0                             29.6859      0.00  
Loading db file '/home/msc18h28/ma/technology/db/sc9_soi12s0_base_svt_ss_nominal_max_0p90v_125c_mxs.db'
Loading db file '/home/msc18h28/ma/technology/db/io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
  Loading target library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB'
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Writing ddc file 'DDC/shift_serializer_8.1.19-2_0.06ns.ddc'.
Writing verilog file '/home/msc18h28/ma/synopsys/netlists/shift_serializer8.1.19-2.v'.
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/msc18h28/ma/synopsys/netlists/shift_serializer_synth.sdf'. (WT-3)
Current design is 'shift_serializer'.
dc_shell> report_timing [K[K[K[K[K[K[K[K[K[K[K[K[Kreport_tim
report_timing              report_timing_derate       report_timing_requirements 
dc_shell> report_timing
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : shift_serializer
Version: N-2017.09
Date   : Tue Jan  8 14:42:43 2019
****************************************

Operating Conditions: ss_nominal_max_0p90v_125c   Library: sc9_soi12s0_base_svt_ss_nominal_max_0p90v_125c_mxs
Wire Load Model Mode: top

  Startpoint: Reg_SP_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Reg_SP_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                  0.0000     0.0000
  clock network delay (ideal)            0.0000     0.0000
  Reg_SP_reg_0_/CK (DFFRPQN_X3M_A9TS)    0.0000     0.0000 r
  Reg_SP_reg_0_/QN (DFFRPQN_X3M_A9TS)    0.0573     0.0573 r
  U102/Y (INV_X1P7M_A9TS)                0.0102     0.0675 f
  Reg_SP_reg_1_/D (DFFRPQN_X3M_A9TS)     0.0000     0.0675 f
  data arrival time                                 0.0675

  clock clk (rise edge)                  0.0600     0.0600
  clock network delay (ideal)            0.0000     0.0600
  Reg_SP_reg_1_/CK (DFFRPQN_X3M_A9TS)    0.0000     0.0600 r
  library setup time                    -0.0065     0.0535
  data required time                                0.0535
  -----------------------------------------------------------
  data required time                                0.0535
  data arrival time                                -0.0675
  -----------------------------------------------------------
  slack (VIOLATED)                                 -0.0141


1
dc_shell> man set_gener[K[K[K[K[K[K[K[K[Kgener
generate_mv_constraints generic_symbol_library  
dc_shell> man gener[K[K[K[K[Kcreate_c[Kgenerated_clock 
2.  Synopsys Commands                                        Command Reference
                            create_generated_clock

NAME
       create_generated_clock
              Creates a generated clock object.

SYNTAX
       string create_generated_clock
               [-name clock_name]
               [-add]
               source_objects
               -source master_pin
               [-master_clock clock]
               [-divide_by divide_factor
                | -multiply_by multiply_factor]
               [-duty_cycle percent]
               [-invert]
               [-preinvert]
               [-edges edge_list]
               [-edge_shift edge_shift_list]
               [-combinational]
               [-comment comment_string]

   Data Types
       clock_name          string
       source_objects      list
       master_pin          list
       clock               string
       divide_factor       integer
       multiply_factor     integer
       percent             float
       edge_list           list
       edge_shift_list     list
       comment_string      string

ARGUMENTS
       -name clock_name
              Specifies  the  name  of the generated clock.  If you do not use
              this option, the clock receives the same name as the first clock
              source specified in the -source option.  If you specify the -add
              option, you must use the -name option and the  clocks  with  the
              same source must have different names.

       -add   Specifies  whether to add this clock to the existing clock or to
              overwrite.  Use this option to capture the case  where  multiple
              generated  clocks  must be specified on the same source, because
              multiple clocks fan into the master pin.  Ideally, one generated
              clock must be specified for each clock that fans into the master
              pin.  If you specify this option, you must also  use  the  -name
              option.

              Defining  multiple  clocks on the same source pin or port causes
              longer runtime and higher memory  usage  than  a  single  clock,
              because the synthesis timing engine explores all possible combi-
              nations of launch and capture clocks.   Use  the  set_false_path
              command  to disable unwanted clock combinations.  This option is
              ignored by default, unless multiple clocks analysis  is  enabled
              by setting the timing_enable_multiple_clocks_per_reg variable to
              true.

       source_objects
              Specifies a list of ports or pins  defined  as  generated  clock
              source objects.

       -source master_pin
              Specifies  the  master clock pin, which is either a master clock
              source pin or a pin in the fanout of the master clock and  driv-
              ing  the  generated clock definition pin.  The clock waveform at
              the master pin is used for deriving the  generated  clock  wave-
              form.

       -master_clock clock
              Specifies  the  master clock to be used for this generated clock
              if multiple clocks fan into the master pin.

       -divide_by divide_factor
              Specifies the frequency division factor.  If  the  divide_factor
              is  2, the generated clock period is twice as long as the master
              clock period.

       -multiply_by multiply_factor
              Specifies the frequency multiplication factor.   If  the  multi-
              ply_factor  is  3, the period is one third as long as the master
              clock period.

       -duty_cycle percent
              Specifies the duty cycle (in percent), if frequency  multiplica-
              tion  is  used.   This  is a number between 0 and 100.  The duty
              cycle is the high pulse width.

       -invert
              Inverts the generated clock signal  regardless  of  whether  the
              sense  of  the  source  clock on the master pin is unate or non-
              unate (in case of frequency multiplication and division).

       -preinvert
              Creates a generated clock based on  the  inverted  clock  signal
              only  when  the  source  clock on the master pin has a non-unate
              sense, or the generated clock will not be inverted just as  this
              option  has  not  been  specified.   The  difference between the
              -invert option and the -preinvert option  is  that  the  -invert
              option  first creates the generated clock, then inverts the sig-
              nal, and the -preinvert option first  inverts  the  signal,  and
              then creates the generated clock signal.

       -edges edge_list
              Specifies  a list of positive integers that represents the edges
              from the source clock that are to form the edges of  the  gener-
              ated clock.  The edges are interpreted as alternating rising and
              falling edges and each edge must be not less than  its  previous
              edge.   The  number  of edges must be an odd number and not less
              than 3 to make one full clock cycle of the generated clock wave-
              form.   The  first edge must be greater than or equal to 1.  For
              example, 1 represents the first source edge,  2  represents  the
              second source edge, and so on.

       -edge_shift edge_shift_list
              Specifies  a  list of floating-point numbers that represents the
              amount of shift, in library time units, that the specified edges
              are to undergo to yield the final generated clock waveform.  The
              number of edge shifts specified must be equal to the  number  of
              edges  specified.   The values can be positive or negative, with
              positive indicating a shift later in time, and negative a  shift
              earlier  in time.  For example, 1 indicates that the correspond-
              ing edge is to be shifted by 1 library time unit.

       -combinational
              Specifies that the source latency paths for this type of  gener-
              ated clock only includes the logic where the master clock propa-
              gates along combinational paths.  The source latency paths  will
              not  flow  through  sequential  element  clock pins, transparent
              latch data pins, or the source pins of other generated clocks.

       -comment comment_string
              Allows the command to accept a comment string. The  tool  honors
              the  annotation and preserves it with the SDC object so that the
              exact string is written out when the constraint is  written  out
              when  you use the write_sdc or write_script command. The comment
              remains intact through the synthesis, place-and-route, and  tim-
              ing-analysis flows.

DESCRIPTION
       The  create_generated_clock command creates a generated clock object in
       the current design.  This command defines a list of objects  as  gener-
       ated  clock  sources in the current design.  You can specify a pin or a
       port as a generated clock object.  The command also specifies the clock
       source from which it is generated.  The advantage of using this command
       is that whenever the master clock changes, the generated clock  changes
       automatically.

       The  generated  clock  can be created as a frequency-divided clock with
       the -divide_by option, a frequency-multiplied clock with  -multiply_by,
       or  an  edge-derived  clock  with  -edges.  In addition, the frequency-
       divided or frequency-multiplied clock can be inverted with the  -invert
       option.   The  shifting of edges of the edge-derived clock is specified
       with the -edge_shift option.  The -edge_shift option is used for inten-
       tional  edge shifts and not for clock latency.  If a generated clock is
       specified with a divide_factor that is a power of 2 (1, 2, 4, ...), the
       rising edges of the master clock are used to determine the edges of the
       generated clock.  If the divide_factor is not a power of 2,  the  edges
       are scaled from the master clock edges.

       Using  create_generated_clock  on  an  existing  generated_clock object
       overwrites the attributes of the generated_clock object.

       The generated_clock objects are expanded to real clocks at the time  of
       analysis.

       The following commands can reference the generated_clock:

         set_clock_latency
         set_clock_uncertainty
         set_propagated_clock
         set_clock_transition

       To  display  information  about  generated clocks, use the report_clock
       command.

   Multicorner-Multimode Support
       This command uses information from the current scenario only.

EXAMPLES
       The following example creates a frequency -divide_by 2 generated clock:

         prompt> create_generated_clock -divide_by 2 \
                 -source CLK [get_pins test]

       The following example creates a frequency -divide_by 3 generated clock.
       If the master clock period is 30, and the master waveform is  {24  36},
       the generated clock period is 90 with waveform {72 108}.

         prompt> create_generated_clock -divide_by 3 \
                 -source CLK [get_pins div3/Q]

       The  following  example  creates  a  frequency -multiply_by 2 generated
       clock with a duty cycle of 60%:

         prompt> create_generated_clock -multiply_by 2 \
                 -duty_cycle 60 -source CLK [get_pins test1]

       The following example creates  a  frequency  -multiply_by  3  generated
       clock  with  a duty cycle equal to the master clock duty cycle.  If the
       master clock period is 30, and the master waveform is {24 36}, the gen-
       erated clock period is 10 with waveform {8 12}.

         prompt> create_generated_clock -multiply_by 3 \
                 -source CLK [get_pins div3/Q]

       The  following  example creates a generated clock whose edges are edges
       1, 3, and 5 of the master clock source.  If the master clock period  is
       30,  and  the master waveform is {24 36}, the generated clock period is
       60 with waveform {24, 54}.

         prompt> create_generated_clock -edges {1 3 5} \
                 -source CLK [get_pins test2]

       The following example shows the generated clock in the previous example
       with  each  derived  edge  shifted by 1 time unit.  If the master clock
       period is 30, and the master waveform is {24 36}, the  generated  clock
       period is 60 with waveform {25, 55}.

         prompt> create_generated_clock -edges {1 3 5} \
                 -edge_shift {1 1 1} -source CLK [get_pins test2]

       The following example creates an inverted clock:

         prompt> create_generated_clock -divide_by 2 -invert

SEE ALSO
       check_timing(2)
       create_clock(2)
       get_generated_clocks(2)
       remove_generated_clock(2)
       report_clock(2)
       set_clock_latency(2)
       set_clock_transition(2)
       set_clock_uncertainty(2)
       set_propagated_clock(2)
       timing_enable_multiple_clocks_per_reg(3)

                            Version N-2017.09
            Copyright (c) 2017 Synopsys, Inc. All rights reserved.
dc_shell> gui_start 
dc_shell> dc_shell> gui_start[11Gman create_generated_clock[11Greport_timing[K[11Gsource scripts/shift_serializer_synth.tcl[Ps[Ps[Ps[Ps[Ps[Pe
Removing design 'shift_serializer'
Removing library 'sc9_soi12s0_base_svt_ss_nominal_max_0p90v_125c_mxs'
Removing library 'gtech'
Removing library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB'
Removing library 'standard.sldb'
Removing library 'dw_foundation.sldb'
Running PRESTO HDLC
Compiling source file /home/msc18h28/ma/sourcecode/toplevel.sv
Compiling source file /home/msc18h28/ma/sourcecode/serializer.sv
Compiling source file /home/msc18h28/ma/sourcecode/Clock_divider.v
Presto compilation completed successfully.
Loading db file '/usr/pack/synopsys-2017.09-kgf/syn/libraries/syn/dw_foundation.sldb'
Loading db file '/home/msc18h28/ma/technology/db/sc9_soi12s0_base_svt_ss_nominal_max_0p90v_125c_mxs.db'
Loading db file '/home/msc18h28/ma/technology/db/io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c.db'
Loading db file '/usr/pack/synopsys-2017.09-kgf/syn/libraries/syn/gtech.db'
Loading db file '/usr/pack/synopsys-2017.09-kgf/syn/libraries/syn/standard.sldb'
  Loading link library 'sc9_soi12s0_base_svt_ss_nominal_max_0p90v_125c_mxs'
  Loading link library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB'
  Loading link library 'gtech'
Running PRESTO HDLC
Warning:  /home/msc18h28/ma/sourcecode/toplevel.sv:20: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine toplevel line 27 in file
		'/home/msc18h28/ma/sourcecode/toplevel.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   dataOut_SP_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'toplevel'.
Information: Building the design 'Clock_divider'. (HDL-193)

Inferred memory devices in process
	in routine Clock_divider line 12 in file
		'/home/msc18h28/ma/sourcecode/Clock_divider.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      clkB_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'Serializer' instantiated from design 'toplevel' with
	the parameters "32'h00000002,32'h00000001,0". (HDL-193)

Inferred memory devices in process
	in routine Serializer_00000002_00000001_0 line 24 in file
		'/home/msc18h28/ma/sourcecode/serializer.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     reg_SP_reg      | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Writing ddc file 'DDC/Serializer_8.1.19-3_elab.ddc'.

---------------------------------------------------------
|              Working on serializer                    |
|               Max. Delay is ~1~               |
---------------------------------------------------------

Removing design 'toplevel'
Removing design 'Clock_divider'
Removing design 'Serializer_00000002_00000001_0'
Reading ddc file '/home/msc18h28/ma/synopsys/DDC/Serializer_8.1.19-3_elab.ddc'.
Loaded 1 design.
Current design is 'toplevel'.
Information: Building the design 'Clock_divider'. (HDL-193)

Inferred memory devices in process
	in routine Clock_divider line 12 in file
		'/home/msc18h28/ma/sourcecode/Clock_divider.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      clkB_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'Serializer' instantiated from design 'toplevel' with
	the parameters "32'h00000002,32'h00000001,0". (HDL-193)

Inferred memory devices in process
	in routine Serializer_00000002_00000001_0 line 24 in file
		'/home/msc18h28/ma/sourcecode/serializer.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     reg_SP_reg      | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)
  Simplifying Design 'toplevel'

Warning: The trip points for the library named io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB differ from those in the library named sc9_soi12s0_base_svt_ss_nominal_max_0p90v_125c_mxs. (TIM-164)
  Loading target library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB'
Loaded alib file './alib/alib-52/sc9_soi12s0_base_svt_ss_nominal_max_0p90v_125c_mxs.db.alib'
Loaded alib file './alib/alib-52/io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c.db.alib' (placeholder)
Warning: Operating condition ss_nominal_max_0p90v_125c set on design toplevel has different process,
voltage and temperatures parameters than the parameters at which target library 
io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB is characterized. Delays may be inaccurate as a result. (OPT-998)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'Serializer_00000002_00000001_0'
  Processing 'toplevel'
  Processing 'Clock_divider'

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'TIELO_X1M_A9TS' in the library 'sc9_soi12s0_base_svt_ss_nominal_max_0p90v_125c_mxs' is not characterized for internal power. (PWR-536)
Information: The library cell 'TIEHI_X1M_A9TS' in the library 'sc9_soi12s0_base_svt_ss_nominal_max_0p90v_125c_mxs' is not characterized for internal power. (PWR-536)
Information: The library cell 'PBRKANALOG_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PBRKANALOG_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PBRKOSC_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PBRKOSC_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PBRK_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PBRK_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PFILL10_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PFILL10_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PFILL5_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PFILL5_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PFILL2_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PFILL2_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PFILL1NC_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PFILL1NC_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PCORNER_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PCORNER_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PVSS_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PVSS_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PVDD_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PVDD_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PVDDI_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PVDDI_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PDVSS_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PDVSS_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PDVDD_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PDVDD_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PAVSS_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PAVSS_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PAVDD_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PAVDD_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
  Mapping Optimization (Phase 1)

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:09      20.8      0.00       0.0       0.0                              0.7323
    0:00:09      20.8      0.00       0.0       0.0                              0.7323
    0:00:09      20.8      0.00       0.0       0.0                              0.7323
    0:00:10      20.8      0.00       0.0       0.0                              0.7323

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:10      20.8      0.00       0.0       0.0                              0.7323
    0:00:10      20.8      0.00       0.0       0.0                              0.7323
    0:00:10      20.8      0.00       0.0       0.0                              0.7323
    0:00:10      20.8      0.00       0.0       0.0                              0.7323
    0:00:10      20.8      0.00       0.0       0.0                              0.7323
    0:00:10      20.8      0.00       0.0       0.0                              0.7323
    0:00:10      20.8      0.00       0.0       0.0                              0.7323
    0:00:10      20.8      0.00       0.0       0.0                              0.7323
    0:00:10      20.8      0.00       0.0       0.0                              0.7323
    0:00:10      20.8      0.00       0.0       0.0                              0.7323
    0:00:10      20.8      0.00       0.0       0.0                              0.7323
    0:00:10      20.8      0.00       0.0       0.0                              0.7323
    0:00:10      20.8      0.00       0.0       0.0                              0.7323
    0:00:10      20.8      0.00       0.0       0.0                              0.7323
    0:00:10      20.8      0.00       0.0       0.0                              0.7323
    0:00:10      20.8      0.00       0.0       0.0                              0.7323
    0:00:10      20.8      0.00       0.0       0.0                              0.7323
    0:00:10      20.8      0.00       0.0       0.0                              0.7323
    0:00:10      20.8      0.00       0.0       0.0                              0.7323
    0:00:10      20.8      0.00       0.0       0.0                              0.7323


  Beginning Design Rule Fixing  (min_capacitance)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:10      20.8      0.00       0.0       0.0                              0.7323
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
  Global Optimization (Phase 32)
    0:00:10      20.8      0.00       0.0       0.0                              0.7323
    0:00:10      20.8      0.00       0.0       0.0                              0.7323


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:10      20.8      0.00       0.0       0.0                              0.7323
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
    0:00:10      20.8      0.00       0.0       0.0                              0.7281
    0:00:10      20.8      0.00       0.0       0.0                              0.7281
    0:00:10      20.8      0.00       0.0       0.0                              0.7281
    0:00:10      20.8      0.00       0.0       0.0                              0.7281
    0:00:10      20.8      0.00       0.0       0.0                              0.7281
    0:00:10      20.8      0.00       0.0       0.0                              0.7281
    0:00:10      20.8      0.00       0.0       0.0                              0.7281
    0:00:10      20.8      0.00       0.0       0.0                              0.7281
    0:00:10      20.8      0.00       0.0       0.0                              0.7281
    0:00:10      20.8      0.00       0.0       0.0                              0.7281
    0:00:10      20.8      0.00       0.0       0.0                              0.7281
    0:00:10      20.8      0.00       0.0       0.0                              0.7281
    0:00:10      20.8      0.00       0.0       0.0                              0.7281
    0:00:10      20.8      0.00       0.0       0.0                              0.7281
    0:00:10      20.8      0.00       0.0       0.0                              0.7281
    0:00:10      20.8      0.00       0.0       0.0                              0.7281
    0:00:10      20.8      0.00       0.0       0.0                              0.7281
    0:00:10      20.8      0.00       0.0       0.0                              0.7281
    0:00:10      20.8      0.00       0.0       0.0                              0.7281
    0:00:10      20.8      0.00       0.0       0.0                              0.7281
    0:00:10      20.8      0.00       0.0       0.0                              0.7281
    0:00:10      20.8      0.00       0.0       0.0                              0.7281

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:10      20.8      0.00       0.0       0.0                              0.7281
    0:00:11      20.8      0.00       0.0       0.0                              0.7281
    0:00:11      20.8      0.00       0.0       0.0                              0.7281
    0:00:11      20.8      0.00       0.0       0.0                              0.7281
    0:00:11      20.8      0.00       0.0       0.0                              0.7281
    0:00:11      20.8      0.00       0.0       0.0                              0.7281
    0:00:11      20.8      0.00       0.0       0.0                              0.7281
    0:00:11      20.8      0.00       0.0       0.0                              0.7281
    0:00:11      20.8      0.00       0.0       0.0                              0.7281
Loading db file '/home/msc18h28/ma/technology/db/sc9_soi12s0_base_svt_ss_nominal_max_0p90v_125c_mxs.db'
Loading db file '/home/msc18h28/ma/technology/db/io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
  Loading target library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB'
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Writing ddc file 'DDC/toplevel_8.1.19-3_1ns.ddc'.
Writing verilog file '/home/msc18h28/ma/synopsys/netlists/Serializer8.1.19-3.v'.
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/msc18h28/ma/synopsys/netlists/Serializer_synth.sdf'. (WT-3)
dc_shell> gui_start
dc_shell> Current design is 'toplevel'.
Current design is 'toplevel'.
dc_shell> get_pins
{genblk1_0__Clock_divider/io_clkB genblk1_0__Clock_divider/clk genblk1_0__Clock_divider/reset Serializer/io_clk[1] Serializer/io_rst Serializer/io_dataIn[1] Serializer/io_dataIn[0] Serializer/io_dataOut dataOut_SP_reg/D dataOut_SP_reg/CK dataOut_SP_reg/R dataOut_SP_reg/Q}
dc_shell> get_pins[12Gui_startgui_show_man_page create_generated_clock
dc_shell> create_generated_clock -name DClkDiv2_clk -divide_by 2 -source clk [get_pin Serializer/io_clk[1]]
1
dc_shell> gui_show_man_page set_max_delay
Error: Widget with name '|ManPageDialog' already exists. (QTCL-007)
	Use error_info for more info. (CMD-013)
dc_shell> gui_show_man_page set_max_delay
Error: Widget with name '|ManPageDialog' already exists. (QTCL-007)
	Use error_info for more info. (CMD-013)
dc_shell> gui_show_man_page set_max_delay
Error: Widget with name '|ManPageDialog' already exists. (QTCL-007)
	Use error_info for more info. (CMD-013)
dc_shell> set+[K[K[K[K[K[Kman _[K[K[K[K[K[K[K[K[K[K[K
dc_shell> 
dc_shell> man set_maxd[K_D[K
set_max_area          set_max_capacitance   set_max_delay         set_max_dynamic_power set_max_fanout        set_max_leakage_power set_max_time_borrow   set_max_transition    
dc_shell> man set_max_delay 
2.  Synopsys Commands                                        Command Reference
                                 set_max_delay

NAME
       set_max_delay
              Specifies  a  maximum  delay  target  for  paths  in the current
              design.

SYNTAX
       status set_max_delay
               delay_value
               [-rise | -fall]
               [-from from_list
                | -rise_from rise_from_list
                | -fall_from fall_from_list]
               [-through through_list]
               [-rise_through rise_through_list]
               [-fall_through fall_through_list]
               [-to to_list
                | -rise_to rise_to_list
                | -fall_to fall_to_list]
               [-group_path group_name]
               [-reset_path]
               [-comment comment_string]
               [-ignore_clock_latency]

   Data Types
       delay_value           float
       from_list             list
       rise_from_list        list
       fall_from_list        list
       through_list          list
       rise_through_list     list
       fall_through_list     list
       to_list               list
       rise_to_list          list
       fall_to_list          list
       group_name            string
       comment_string        string

ARGUMENTS
       delay_value
              Specifies the value of  the  desired  maximum  delay  for  paths
              between  start  and end points.  You must express delay_value in
              the same units as the technology library used  during  optimiza-
              tion.   If  a  path  startpoint is on a sequential device, clock
              skew is included in the computed delay.  If  a  path  startpoint
              has  an  input delay specified, that delay value is added to the
              path delay.  If a path endpoint is on a sequential device, clock
              skew  and library setup time are included in the computed delay.
              If the endpoint has an output delay  specified,  that  delay  is
              added into the path delay.

       -rise | -fall
              Specifies  whether  endpoint  rising  or falling delays are con-
              strained.  If you don't specify either, both rising and  falling
              delays are constrained.

       -from from_list
              Specifies  a list of path startpoints (port, pin, clock, or cell
              names) of the current design.  If you specify a clock, all  path
              startpoints  related to that clock are affected.  If you specify
              a cell name, one path startpoint on that cell is affected.   All
              paths from these startpoints to the endpoints in the to_list are
              constrained to delay_value.  If you don't specify  to_list,  all
              paths  from  from_list  are  affected.  This list cannot include
              output ports.  If you include more than  one  object,  you  must
              enclose the objects in quotation marks ("") or braces ({}).

       -rise_from rise_from_list
              Same  as  the  -from option, except that the path must rise from
              the objects specified. If a  clock  object  is  specified,  this
              option  selects startpoints clocked by the named clock, but only
              the paths launched by rising edge of  the  clock  at  the  clock
              source,  taking  into  account  any logical inversions along the
              clock path.  You can use only  one  of  -from,  -rise_from,  and
              -fall_from.

       -fall_from fall_from_list
              Same  as  the  -from option, except that the path must fall from
              the objects specified. If a  clock  object  is  specified,  this
              option  selects startpoints clocked by the named clock, but only
              the paths launched by falling edge of the  clock  at  the  clock
              source,  taking  into  account  any logical inversions along the
              clock path.  You can use only  one  of  -from,  -rise_from,  and
              -fall_from.

       -through through_list
              Determines a list of path throughpoints (port, pin, or leaf cell
              names) of the current design.  The max delay value applies  only
              to   paths   that   pass  through  one  of  the  points  in  the
              through_list.  If you include more than  one  object,  you  must
              enclose the objects in quotation marks ("") or braces ({})..  If
              you specify the -through option multiple times,  the  max  delay
              values  apply  to  paths  that  pass  through  a  member of each
              through_list in the order in which the  lists  were  given.   In
              other  words,  the  path must first pass through a member of the
              first through_list, then through a member of  the  second  list,
              and  so  on,  for  every through list specified.  If you use the
              -through option in combination with the -from or -to option, max
              delay  applies only if the -from or -to conditions are satisfied
              and the -through conditions are satisfied.

       -rise_through rise_through_list
              Same as the -through option, but applies only to  paths  with  a
              rising  transition  at  the  specified  objects. You can specify
              -rise_through more than once in a single command  invocation  as
              with the -through option.

       -fall_through fall_through_list
              Same  as  the  -through option, but applies only to paths with a
              falling transition at the specified  objects.  You  can  specify
              -fall_through  more  than once in a single command invocation as
              with the -through option.

       -to to_list
              Specifies a list of path endpoints (port, clock,  cell,  or  pin
              names) of the current design.  All paths to the endpoints in the
              to_list are constrained to delay_value.  If you don't specify  a
              from_list,  all paths to to_list are affected.  This list cannot
              include input ports.  If you include more than one  object,  you
              must enclose the objects in quotation marks ("") or braces ({}).
              If you specify a  cell,  one  path  endpoint  on  that  cell  is
              affected.  If you specify a clock, all path endpoints related to
              that clock are affected.

       -rise_to rise_to_list
              Same as the -to option, but applies only to paths rising at  the
              endpoint.  If  a  clock object is specified, this option selects
              endpoints clocked by the named clock, but only  the  paths  cap-
              tured  by  rising edge of the clock at clock source, taking into
              account any logical inversions along the clock  path.   You  can
              use only one of -to, -rise_to, and -fall_to.

       -fall_to fall_to_list
              Same as the -to option, but applies only to paths falling at the
              endpoint. If a clock object is specified,  this  option  selects
              endpoints  clocked  by  the  named  clock,  but  only  the paths
              launched by falling edge of the clock at the clock source,  tak-
              ing  into  account  any logical inversions along the clock path.
              You can use only one of -to, -rise_to, and -fall_to.

       -group_path group_name
              Specifies the name of the group to which the  paths  are  to  be
              added.   If  the  group  does  not already exist, it is created.
              This is equivalent to separately specifying the  group_path com-
              mand  with  the  -name  group_name  -from  from_list -to to_list
              options in addition to specifying the set_max_delay command.  If
              you  do  not  specify this option, the existing path grouping is
              not changed.

       -reset_path
              Removes existing point-to-point  exception  information  on  the
              specified   paths.   Only  information  of  the  same  rise/fall
              setup/hold type is reset.   This  is  equivalent  to  using  the
              reset_path  command  with  similar  options before executing the
              set_max_delay command.

       -comment comment_string
              Allows the command to accept a comment string. The  tool  honors
              the  annotation and preserves it with the SDC object so that the
              exact string is written out when the constraint is  written  out
              when  you use the write_sdc or write_script command. The comment
              remains intact through the synthesis, place-and-route, and  tim-
              ing-analysis flows.

DESCRIPTION
       Specifies  the  desired  maximum delay for paths in the current design.
       This command specifies that the maximum path length for any  startpoint
       in  from_list to any endpoint in to_list must be less than delay_value.

       Individual maximum delay targets are automatically derived  from  clock
       waveforms  and  port input or output delays.  For more information, see
       the create_clock, set_input_delay, and set_output_delay man pages.

       The optimization cost of the design depends on  how  path  groups  have
       been specified.  For more information, see the group_path man page.

       The set_max_delay command is a point-to-point timing exception command;
       that is, it overrides the default single-cycle timing relationship  for
       one  or  more timing paths.  Other point-to-point timing exception com-
       mands   include    the    set_multicycle_path,    set_min_delay,    and
       set_false_path commands.

       If a path satisfies multiple timing exceptions, the following rules are
       applied to determine which exceptions take effect.  Rules referring  to
       -from apply equally to -rise_from and -fall_from, and similarly for the
       rise and fall options of -through and -to.

        1. Two group_path commands  can  conflict  with  each  other.   But  a
         group_path exception by itself does not conflict with another type of
         exception.  Thus, the remaining rules apply for two group_path excep-
         tions or two non-group_path exceptions.

        2. If both exceptions are set_false_paths, no conflict occurs.

        3.   If   one  exception  is  a  set_max_delay  and  the  other  is  a
         set_min_delay, no conflict occurs.

        4. If one exception is a set_multicycle_path -hold and  the  other  is
         set_multicycle_path -setup, no conflict occurs.

        5.  If  one  exception  is  a set_false_path and the other is not, the
         set_false_path takes precedence.

        6. If one exception is a set_max_delay  and  the  other  is  not,  the
         set_max_delay takes precedence.

        7.  If  one  exception  is  a  set_min_delay and the other is not, the
         set_min_delay takes precedence.

        8. If one exception has a -from pin or -from cell and the  other  does
         not, the former takes precedence.

        9.  If one exception has a -to pin or -to cell and the other does not,
         the former takes precedence.

        10. If one exception has any -through points and the other  does  not,
         the former takes precedence.

        11.  If  one  exception  has a -from clock and the other does not, the
         former takes precedence.

        12. If one exception has a -to clock and the other does not, the  for-
         mer takes precedence.

        13.  The  exception  with  the  more restrictive constraint then takes
         precedence.  For set_max_delay and set_multicycle_path  -setup,  this
         is  the  constraint  with  the  lower  value.   For set_min_delay and
         set_multicycle_path -hold, it  is  the  constraint  with  the  higher
         value.

       The  value  of a max_rise_delay attribute cannot be less than that of a
       min_rise_delay attribute on the  same  path  (and  similarly  for  fall
       attributes).  If this occurs, the old attribute is removed.

       Note:  Specifying  a min_delay or max_delay to a pin that is not a path
       endpoint places an implicit dont_touch attribute on that cell.

       The -group_path option  modifies  the  path  grouping.   Path  grouping
       affects  the  maximum  delay  cost function.  The worst violator within
       each group adds to the cost.  For  optimization,  grouping  some  paths
       separately  can  improve  their  delay cost, but it might also increase
       design area, and compile time.

       Use the  report_timing_requirements  command  to  list  the  max_delay,
       min_delay,  multicycle_path, and false_path information for the design.
       Use report_path_group to list the path groups which are defined.

       To undo set_max_delay, use reset_path.

       To modify paths grouped with the -group_path option, use the group_path
       command to place the paths in another group or the default group.

   Multicorner-Multimode Support
       This command applies to the current scenario only.

EXAMPLES
       The  following  example  shows  how  to optimize the design so that any
       delay path to a port named Y is less than 10 units.

         prompt> set_max_delay 10.0 -to {Y}

       This example shows how to specify that all paths from cell ff1a or ff1b
       that  pass  through cell u1 and end at cell ff2e must be less than 15.0
       units.

         prompt> set_max_delay 15.0 -from {ff1a ff1b} -through {u1} -to {ff2e}

       This example shows how to specify that all paths to  endpoints  clocked
       by PHI2 must be less than 8.5 units.

         prompt> set_max_delay 8.5 -to [get_clocks PHI2]

       This  example  shows how to set a requirement that all paths leading to
       ports named busA[*] have a delay of less than 5.0 and are  included  in
       the path group named busA.

         prompt> set_max_delay 5.0 -to "busA[*]" -group_path "busA"

       This  example  shows  how to set a maximum delay requirement of 3.0 for
       all paths that first pass through either pin u1/Z  or  u2/Z  then  pass
       through pin u5/Z or u6/Z.

         prompt> set_max_delay 3.0 -through {u1/Z u2/Z} -through {u5/Z u6/Z}

       This  example  specifies  that  all timing paths from pin ff1/CP to pin
       ff2/D that rise through at least one of pins U1/Z  and  U2/Z  and  fall
       through  at  least one of pins U3/Z and U4/C must have delays less than
       8.0 units.

         prompt> set_max_delay 8.0 -from {ff1/CP} -to {ff2/D} \
            -rise_through {U1/Z U2/Z} -fall_through {U3/Z U4/C}

SEE ALSO
       compile(2)
       create_clock(2)
       group_path(2)
       report_constraint(2)
       report_path_group(2)
       reset_design(2)
       reset_path(2)
       set_false_path(2)
       set_input_delay(2)
       set_min_delay(2)
       set_multicycle_path(2)
       set_output_delay(2)

                            Version N-2017.09
            Copyright (c) 2017 Synopsys, Inc. All rights reserved.
dc_shell> report_timing -from Serializer/reg_SP_reg_0 -to dataOut_SN
Warning: Can't find object 'Serializer/reg_SP_reg_0' in design 'toplevel'. (UID-95)
Error: Value for list '-from' must have 1 elements. (CMD-036)
0
dc_shell> report_timing -from Serializer/reg_SP_reg_0_ -to dataOut_SN
Warning: Can't find object 'Serializer/reg_SP_reg_0_' in design 'toplevel'. (UID-95)
Error: Value for list '-from' must have 1 elements. (CMD-036)
0
dc_shell> report_timing -from Serializer/reg_SP_reg_0_/Q -to dataOut_SN
Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : toplevel
Version: N-2017.09
Date   : Tue Jan  8 14:59:20 2019
****************************************

Operating Conditions: ss_nominal_max_0p90v_125c   Library: sc9_soi12s0_base_svt_ss_nominal_max_0p90v_125c_mxs
Wire Load Model Mode: top

  Startpoint: Serializer/reg_SP_reg_0_
              (rising edge-triggered flip-flop clocked by DClkDiv2_clk)
  Endpoint: dataOut_SP_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DClkDiv2_clk (rise edge)                        0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  Serializer/reg_SP_reg_0_/CK (DFFRPQ_X0P5M_A9TS)       0.0000     0.0000 r
  Serializer/reg_SP_reg_0_/Q (DFFRPQ_X0P5M_A9TS) <-     0.0818     0.0818 f
  Serializer/U3/Y (AO22_X0P7M_A9TS)                     0.0401     0.1219 f
  Serializer/io_dataOut (Serializer_00000002_00000001_0) <-
                                                        0.0000     0.1219 f
  dataOut_SN (net)                                      0.0000     0.1219 f
  dataOut_SP_reg/D (DFFRPQ_X0P5M_A9TS)                  0.0000     0.1219 f
  data arrival time                                                0.1219

  clock clk (rise edge)                                 1.0000     1.0000
  clock network delay (ideal)                           0.0000     1.0000
  dataOut_SP_reg/CK (DFFRPQ_X0P5M_A9TS)                 0.0000     1.0000 r
  library setup time                                   -0.0100     0.9900
  data required time                                               0.9900
  --------------------------------------------------------------------------
  data required time                                               0.9900
  data arrival time                                               -0.1219
  --------------------------------------------------------------------------
  slack (MET)                                                      0.8681


1
dc_shell> report_timing
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : toplevel
Version: N-2017.09
Date   : Tue Jan  8 15:00:02 2019
****************************************

Operating Conditions: ss_nominal_max_0p90v_125c   Library: sc9_soi12s0_base_svt_ss_nominal_max_0p90v_125c_mxs
Wire Load Model Mode: top

  Startpoint: Serializer/reg_SP_reg_1_
              (rising edge-triggered flip-flop clocked by DClkDiv2_clk)
  Endpoint: dataOut_SP_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DClkDiv2_clk (rise edge)                        0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  Serializer/reg_SP_reg_1_/CK (DFFRPQ_X0P5M_A9TS)       0.0000     0.0000 r
  Serializer/reg_SP_reg_1_/Q (DFFRPQ_X0P5M_A9TS)        0.0818     0.0818 f
  Serializer/U3/Y (AO22_X0P7M_A9TS)                     0.0443     0.1261 f
  Serializer/io_dataOut (Serializer_00000002_00000001_0)
                                                        0.0000     0.1261 f
  dataOut_SP_reg/D (DFFRPQ_X0P5M_A9TS)                  0.0000     0.1261 f
  data arrival time                                                0.1261

  clock clk (rise edge)                                 1.0000     1.0000
  clock network delay (ideal)                           0.0000     1.0000
  dataOut_SP_reg/CK (DFFRPQ_X0P5M_A9TS)                 0.0000     1.0000 r
  library setup time                                   -0.0100     0.9900
  data required time                                               0.9900
  --------------------------------------------------------------------------
  data required time                                               0.9900
  data arrival time                                               -0.1261
  --------------------------------------------------------------------------
  slack (MET)                                                      0.8639


1
dc_shell> report_timing -from Serializer/reg_SP_reg_1_/Q -to dataOut_SN
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : toplevel
Version: N-2017.09
Date   : Tue Jan  8 15:01:04 2019
****************************************

Operating Conditions: ss_nominal_max_0p90v_125c   Library: sc9_soi12s0_base_svt_ss_nominal_max_0p90v_125c_mxs
Wire Load Model Mode: top

  Startpoint: Serializer/reg_SP_reg_1_
              (rising edge-triggered flip-flop clocked by DClkDiv2_clk)
  Endpoint: dataOut_SP_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DClkDiv2_clk (rise edge)                        0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  Serializer/reg_SP_reg_1_/CK (DFFRPQ_X0P5M_A9TS)       0.0000     0.0000 r
  Serializer/reg_SP_reg_1_/Q (DFFRPQ_X0P5M_A9TS) <-     0.0818     0.0818 f
  Serializer/U3/Y (AO22_X0P7M_A9TS)                     0.0443     0.1261 f
  Serializer/io_dataOut (Serializer_00000002_00000001_0) <-
                                                        0.0000     0.1261 f
  dataOut_SN (net)                                      0.0000     0.1261 f
  dataOut_SP_reg/D (DFFRPQ_X0P5M_A9TS)                  0.0000     0.1261 f
  data arrival time                                                0.1261

  clock clk (rise edge)                                 1.0000     1.0000
  clock network delay (ideal)                           0.0000     1.0000
  dataOut_SP_reg/CK (DFFRPQ_X0P5M_A9TS)                 0.0000     1.0000 r
  library setup time                                   -0.0100     0.9900
  data required time                                               0.9900
  --------------------------------------------------------------------------
  data required time                                               0.9900
  data arrival time                                               -0.1261
  --------------------------------------------------------------------------
  slack (MET)                                                      0.8639


1
dc_shell> man set_load 
2.  Synopsys Commands                                        Command Reference
                                   set_load

NAME
       set_load
              Sets the load attribute on the specified ports and nets.

SYNTAX
       status set_load
               value
               objects
               [-subtract_pin_load]
               [-min]
               [-max]
               [[-pin_load] [-wire_load]]

   Data Types
       value       float
       objects     list

ARGUMENTS
       value  Specifies  the  value  to which to set the load attribute on the
              ports and nets specified in the  objects  argument.   The  value
              argument must be expressed in units consistent with the technol-
              ogy library used during optimization.  For example, if the tech-
              nology  library  specifies  load values in picofarads, the value
              argument must also be expressed in picofarads.

       objects
              Specifies a list of ports and nets in the current  design  whose
              loads are to be set.

       -subtract_pin_load
              Indicates that the current pin capacitances of the net are to be
              subtracted from the specified value before the net load value is
              set.  If  the resulting net load value is negative, it is set to
              0.

              This option sets the subtract_pin_load attribute on  the  speci-
              fied  nets.  When this attribute is set, the total load computed
              on these nets during the update_timing command does not  include
              pin loads. Note that the subtract_pin_load
               attribute is not placed on ports.

              Use  this  option  if  the  value argument includes pin and port
              capacitances.

       -min   Indicates that the load value is to be used  for  minimum  delay
              analysis.

              If  no  minimum  load  value  is specified, the maximum value is
              used.

       -max   Indicates that the load value is to be used  for  maximum  delay
              analysis.

              If  no  value  is specified for maximum analysis on a net, and a
              value has been specified for minimum analysis, the minimum value
              is ignored. (You cannot annotate only a minimum value on a net.)

       -pin_load -wire_load
              Indicates whether the specified load value on the port is to  be
              treated as a pin load, a wire load, or both.

              These  options  can be used only with ports; an error message is
              displayed if the objects argument contains any nets.  If you  do
              not specify either -pin_load or -wire_load, -pin_load is used as
              the default.  You can use both arguments together, in which case
              the  load  value is set as both a pin load and as a wire load on
              the specified ports.

DESCRIPTION
       This command sets the load attribute on the specified ports and nets in
       the current design.

       If  the  current  design is hierarchical, it must have been linked with
       the link command.

       The total load on a net is the sum of all of pin loads, port loads, and
       wire  loads  associated  with that net.  The specified load value over-
       rides the internally-estimated net load value.

       You also can use the set_load command for nets at lower levels  of  the
       design  hierarchy.  These nets are specified as BLOCK1/BLOCK2/NET_NAME.

       If you use the -wire_load option, the load value is set as a wire  load
       on  the specified port.  However, the value is actually counted as part
       of the total wire load and not as part of the pin or port load.

       To view load values on ports, use the  report_port  command.   To  view
       load  values  on nets, use the report_net or report_internal_loads com-
       mand.

       To reset a load value, use the remove_attribute command.  To reset  all
       annotated load values in a design, use the reset_design command.

   Multicorner-Multimode Support
       This command applies to the current scenario only.

EXAMPLES
       The following example sets a load of 2 units on the port named in1:

         prompt> set_load 2 in1

       The  following  example  sets  a  load of 2.5 units (the estimated wire
       load) plus the load of 3 inverter input pins from the tech_lib  library
       on  all  output  ports.  The user-defined port_load variable is used to
       store this load value.

         prompt> link -all
         prompt> set port_load [expr 2.5 + 3 * [load_of tech_lib/IV/A]]
         prompt> set_load $port_load [all_outputs]

       The following example sets a load of pin Z  of  IV  from  the  tech_lib
       library to the input_1 and input_2 ports using the load_of command:

         prompt> set_load [load_of tech_lib/IV/Z] {input_1 input_2}

       In  the  following  example,  a load of 3 is set on the U1/U2/NET3 net.
       The wire capacitance is set to 3. (Total net capacitance is 3 plus  the
       sum of the pin and port capacitances.)

         prompt> set_load 3 U1/U2/NET3

       In  the  following  example,  a total net capacitance (wire capacitance
       plus pin capacitances) of 3 is set on the U1/U2/NET3 net.  If  the  pin
       and  port  capacitances equal 2, the wire capacitance is annotated with
       1.  If the pin and port capacitances are 3 or more,  the  wire  capaci-
       tance is annotated with 0.

         prompt> set_load -subtract_pin_load 3 U1/U2/NET3

       The  following  example  sets  a wire load of 5 units on the port named
       in1:

         prompt> set_load -wire_load 5 in1

       The following commands remove the back-annotated load on a port and  on
       a net:

         prompt> remove_attribute [get_ports in1] load
         prompt> remove_attribute [get_nets U1/U2/NET3] load

SEE ALSO
       all_outputs(2)
       link(2)
       load_of(2)
       remove_attribute(2)
       report_internal_loads(2)
       report_net(2)
       report_port(2)
       reset_design(2)
       set_drive(2)
       set_wire_load_min_block_size(2)
       set_wire_load_mode(2)
       set_wire_load_model(2)
       set_wire_load_selection_group(2)
       target_library(3)

                            Version N-2017.09
            Copyright (c) 2017 Synopsys, Inc. All rights reserved.
dc_shell> set_load 10 data_o
1
dc_shell> compile_ultra ltra
Error: extra positional option 'ltra' (CMD-012)
dc_shell> compile_ultra
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)
  Simplifying Design 'toplevel'

  Loading target library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB'
Loaded alib file './alib/alib-52/sc9_soi12s0_base_svt_ss_nominal_max_0p90v_125c_mxs.db.alib'
Loaded alib file './alib/alib-52/io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c.db.alib' (placeholder)
Warning: Operating condition ss_nominal_max_0p90v_125c set on design toplevel has different process,
voltage and temperatures parameters than the parameters at which target library 
io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB is characterized. Delays may be inaccurate as a result. (OPT-998)
Information: Ungrouping hierarchy genblk1_0__Clock_divider before Pass 1 (OPT-776)
Information: Ungrouping 1 of 3 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'toplevel'
  Processing 'Serializer_00000002_00000001_0'

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'TIELO_X1M_A9TS' in the library 'sc9_soi12s0_base_svt_ss_nominal_max_0p90v_125c_mxs' is not characterized for internal power. (PWR-536)
Information: The library cell 'TIEHI_X1M_A9TS' in the library 'sc9_soi12s0_base_svt_ss_nominal_max_0p90v_125c_mxs' is not characterized for internal power. (PWR-536)
Information: The library cell 'PBRKANALOG_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PBRKANALOG_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PBRKOSC_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PBRKOSC_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PBRK_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PBRK_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PFILL10_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PFILL10_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PFILL5_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PFILL5_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PFILL2_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PFILL2_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PFILL1NC_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PFILL1NC_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PCORNER_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PCORNER_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PVSS_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PVSS_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PVDD_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PVDD_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PVDDI_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PVDDI_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PDVSS_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PDVSS_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PDVDD_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PDVDD_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PAVSS_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PAVSS_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PAVDD_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PAVDD_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
  Mapping Optimization (Phase 1)

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:08      20.8      0.00       0.0      97.1                              0.7281
    0:00:08      20.8      0.00       0.0      97.1                              0.7281
    0:00:08      20.8      0.00       0.0      97.1                              0.7281
    0:00:08      20.8      0.00       0.0      97.1                              0.7281

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:08      20.8      0.00       0.0      97.1                              0.7281
    0:00:09      20.8      0.00       0.0      97.1                              0.7281
    0:00:09      20.8      0.00       0.0      97.1                              0.7281
    0:00:09      20.8      0.00       0.0      97.1                              0.7281
    0:00:09      20.8      0.00       0.0      97.1                              0.7281
    0:00:09      20.8      0.00       0.0      97.1                              0.7281
    0:00:09      20.8      0.00       0.0      97.1                              0.7281
    0:00:09      20.8      0.00       0.0      97.1                              0.7281
    0:00:09      20.8      0.00       0.0      97.1                              0.7281
    0:00:09      20.8      0.00       0.0      97.1                              0.7281
    0:00:09      20.8      0.00       0.0      97.1                              0.7281
    0:00:09      20.8      0.00       0.0      97.1                              0.7281
    0:00:09      20.8      0.00       0.0      97.1                              0.7281
    0:00:09      20.8      0.00       0.0      97.1                              0.7281
    0:00:09      20.8      0.00       0.0      97.1                              0.7281
    0:00:09      20.8      0.00       0.0      97.1                              0.7281
    0:00:09      20.8      0.00       0.0      97.1                              0.7281
    0:00:09      20.8      0.00       0.0      97.1                              0.7281
    0:00:09      20.8      0.00       0.0      97.1                              0.7281
    0:00:09      20.8      0.00       0.0      97.1                              0.7281


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:09      20.8      0.00       0.0      97.1                              0.7281
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
    0:00:09      34.2      0.00       0.0      11.7                              2.0121
    0:00:09      34.2      0.00       0.0      11.7                              2.0121


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:09      34.2      0.00       0.0      11.7                              2.0121
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
    0:00:09      26.1      0.00       0.0      11.7                              1.2440
    0:00:09      26.1      0.00       0.0      11.7                              1.2440
    0:00:09      26.1      0.00       0.0      11.7                              1.2440
    0:00:09      26.1      0.00       0.0      11.7                              1.2440
    0:00:09      26.1      0.00       0.0      11.7                              1.2440
    0:00:09      26.1      0.00       0.0      11.7                              1.2440
    0:00:09      26.1      0.00       0.0      11.7                              1.2440
    0:00:09      26.1      0.00       0.0      11.7                              1.2440
    0:00:09      26.1      0.00       0.0      11.7                              1.2440
    0:00:09      26.1      0.00       0.0      11.7                              1.2440
    0:00:09      26.1      0.00       0.0      11.7                              1.2440
    0:00:09      26.1      0.00       0.0      11.7                              1.2440
    0:00:09      26.1      0.00       0.0      11.7                              1.2440
    0:00:09      26.1      0.00       0.0      11.7                              1.2440
    0:00:09      26.1      0.00       0.0      11.7                              1.2440
    0:00:09      26.1      0.00       0.0      11.7                              1.2440
    0:00:09      26.1      0.00       0.0      11.7                              1.2440
    0:00:09      26.1      0.00       0.0      11.7                              1.2440
    0:00:09      26.1      0.00       0.0      11.7                              1.2440
    0:00:09      26.1      0.00       0.0      11.7                              1.2440
    0:00:09      26.1      0.00       0.0      11.7                              1.2440
    0:00:09      26.1      0.00       0.0      11.7                              1.2440

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:09      26.1      0.00       0.0      11.7                              1.2440
    0:00:09      26.1      0.00       0.0      11.7                              1.2440
    0:00:09      26.1      0.00       0.0      11.7                              1.2440
    0:00:09      26.1      0.00       0.0      11.7                              1.2440
    0:00:10      26.1      0.00       0.0      11.7                              1.2440
    0:00:10      26.1      0.00       0.0      11.7                              1.2440
    0:00:10      26.1      0.00       0.0      11.7                              1.2440
    0:00:10      26.1      0.00       0.0      11.7                              1.2440
    0:00:10      26.1      0.00       0.0      11.7                              1.2440
Loading db file '/home/msc18h28/ma/technology/db/sc9_soi12s0_base_svt_ss_nominal_max_0p90v_125c_mxs.db'
Loading db file '/home/msc18h28/ma/technology/db/io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
  Loading target library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB'
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
Current design is 'toplevel'.
dc_shell> report_timing
Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : toplevel
Version: N-2017.09
Date   : Tue Jan  8 15:32:46 2019
****************************************

Operating Conditions: ss_nominal_max_0p90v_125c   Library: sc9_soi12s0_base_svt_ss_nominal_max_0p90v_125c_mxs
Wire Load Model Mode: top

  Startpoint: Serializer/reg_SP_reg_1_
              (rising edge-triggered flip-flop clocked by DClkDiv2_clk)
  Endpoint: dataOut_SP_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DClkDiv2_clk (rise edge)                        0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  Serializer/reg_SP_reg_1_/CK (DFFRPQ_X0P5M_A9TS)       0.0000     0.0000 r
  Serializer/reg_SP_reg_1_/Q (DFFRPQ_X0P5M_A9TS)        0.0818     0.0818 f
  Serializer/U3/Y (AO22_X0P7M_A9TS)                     0.0443     0.1261 f
  Serializer/io_dataOut (Serializer_00000002_00000001_0)
                                                        0.0000     0.1261 f
  dataOut_SP_reg/D (DFFRPQ_X0P5M_A9TS)                  0.0000     0.1261 f
  data arrival time                                                0.1261

  clock clk (rise edge)                                 1.0000     1.0000
  clock network delay (ideal)                           0.0000     1.0000
  dataOut_SP_reg/CK (DFFRPQ_X0P5M_A9TS)                 0.0000     1.0000 r
  library setup time                                   -0.0100     0.9900
  data required time                                               0.9900
  --------------------------------------------------------------------------
  data required time                                               0.9900
  data arrival time                                               -0.1261
  --------------------------------------------------------------------------
  slack (MET)                                                      0.8639


1
dc_shell> set_load 1000 data_o
1
dc_shell> compile_ultra
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)
  Simplifying Design 'toplevel'

  Loading target library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB'
Loaded alib file './alib/alib-52/sc9_soi12s0_base_svt_ss_nominal_max_0p90v_125c_mxs.db.alib'
Loaded alib file './alib/alib-52/io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c.db.alib' (placeholder)
Warning: Operating condition ss_nominal_max_0p90v_125c set on design toplevel has different process,
voltage and temperatures parameters than the parameters at which target library 
io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB is characterized. Delays may be inaccurate as a result. (OPT-998)
Information: Ungrouping 0 of 2 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'toplevel'
  Processing 'Serializer_00000002_00000001_0'

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'TIELO_X1M_A9TS' in the library 'sc9_soi12s0_base_svt_ss_nominal_max_0p90v_125c_mxs' is not characterized for internal power. (PWR-536)
Information: The library cell 'TIEHI_X1M_A9TS' in the library 'sc9_soi12s0_base_svt_ss_nominal_max_0p90v_125c_mxs' is not characterized for internal power. (PWR-536)
Information: The library cell 'PBRKANALOG_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PBRKANALOG_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PBRKOSC_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PBRKOSC_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PBRK_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PBRK_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PFILL10_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PFILL10_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PFILL5_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PFILL5_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PFILL2_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PFILL2_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PFILL1NC_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PFILL1NC_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PCORNER_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PCORNER_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PVSS_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PVSS_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PVDD_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PVDD_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PVDDI_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PVDDI_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PDVSS_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PDVSS_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PDVDD_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PDVDD_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PAVSS_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PAVSS_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PAVDD_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PAVDD_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
  Mapping Optimization (Phase 1)

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:08      20.8      0.00       0.0    9742.9                              0.7281
    0:00:08      20.8      0.00       0.0    9742.9                              0.7281
    0:00:08      20.8      0.00       0.0    9742.9                              0.7281
    0:00:08      20.8      0.00       0.0    9742.9                              0.7281

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:08      20.8      0.00       0.0    9742.9                              0.7281
    0:00:09      20.8      0.00       0.0    9742.9                              0.7281
    0:00:09      20.8      0.00       0.0    9742.9                              0.7281
    0:00:09      20.8      0.00       0.0    9742.9                              0.7281
    0:00:09      20.8      0.00       0.0    9742.9                              0.7281
    0:00:09      20.8      0.00       0.0    9742.9                              0.7281
    0:00:09      20.8      0.00       0.0    9742.9                              0.7281
    0:00:09      20.8      0.00       0.0    9742.9                              0.7281
    0:00:09      20.8      0.00       0.0    9742.9                              0.7281
    0:00:09      20.8      0.00       0.0    9742.9                              0.7281
    0:00:09      20.8      0.00       0.0    9742.9                              0.7281
    0:00:09      20.8      0.00       0.0    9742.9                              0.7281
    0:00:09      20.8      0.00       0.0    9742.9                              0.7281
    0:00:09      20.8      0.00       0.0    9742.9                              0.7281
    0:00:09      20.8      0.00       0.0    9742.9                              0.7281
    0:00:09      20.8      0.00       0.0    9742.9                              0.7281
    0:00:09      20.8      0.00       0.0    9742.9                              0.7281
    0:00:09      20.8      0.00       0.0    9742.9                              0.7281
    0:00:09      20.8      0.00       0.0    9742.9                              0.7281
    0:00:09      20.8      0.00       0.0    9742.9                              0.7281


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:09      20.8      0.00       0.0    9742.9                              0.7281
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
    0:00:09      26.1      0.00       0.0    1302.9                              1.2440
    0:00:09      26.1      0.00       0.0    1302.9                              1.2440


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:09      26.1      0.00       0.0    1302.9                              1.2440
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
    0:00:09      26.1      0.00       0.0    1302.9                              1.2440
    0:00:09      26.1      0.00       0.0    1302.9                              1.2440
    0:00:09      26.1      0.00       0.0    1302.9                              1.2440
    0:00:09      26.1      0.00       0.0    1302.9                              1.2440
    0:00:09      26.1      0.00       0.0    1302.9                              1.2440
    0:00:09      26.1      0.00       0.0    1302.9                              1.2440
    0:00:09      26.1      0.00       0.0    1302.9                              1.2440
    0:00:09      26.1      0.00       0.0    1302.9                              1.2440
    0:00:09      26.1      0.00       0.0    1302.9                              1.2440
    0:00:09      26.1      0.00       0.0    1302.9                              1.2440
    0:00:09      26.1      0.00       0.0    1302.9                              1.2440
    0:00:09      26.1      0.00       0.0    1302.9                              1.2440
    0:00:09      26.1      0.00       0.0    1302.9                              1.2440
    0:00:09      26.1      0.00       0.0    1302.9                              1.2440
    0:00:09      26.1      0.00       0.0    1302.9                              1.2440
    0:00:09      26.1      0.00       0.0    1302.9                              1.2440
    0:00:09      26.1      0.00       0.0    1302.9                              1.2440
    0:00:09      26.1      0.00       0.0    1302.9                              1.2440
    0:00:09      26.1      0.00       0.0    1302.9                              1.2440
    0:00:09      26.1      0.00       0.0    1302.9                              1.2440
    0:00:09      26.1      0.00       0.0    1302.9                              1.2440
    0:00:09      26.1      0.00       0.0    1302.9                              1.2440

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:09      26.1      0.00       0.0    1302.9                              1.2440
    0:00:09      26.1      0.00       0.0    1302.9                              1.2440
    0:00:09      26.1      0.00       0.0    1302.9                              1.2440
    0:00:09      26.1      0.00       0.0    1302.9                              1.2440
    0:00:10      26.1      0.00       0.0    1302.9                              1.2440
    0:00:10      26.1      0.00       0.0    1302.9                              1.2440
    0:00:10      26.1      0.00       0.0    1302.9                              1.2440
    0:00:10      26.1      0.00       0.0    1302.9                              1.2440
    0:00:10      26.1      0.00       0.0    1302.9                              1.2440
Loading db file '/home/msc18h28/ma/technology/db/sc9_soi12s0_base_svt_ss_nominal_max_0p90v_125c_mxs.db'
Loading db file '/home/msc18h28/ma/technology/db/io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
  Loading target library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB'
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
Current design is 'toplevel'.
dc_shell> report_timing
Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : toplevel
Version: N-2017.09
Date   : Tue Jan  8 15:33:35 2019
****************************************

Operating Conditions: ss_nominal_max_0p90v_125c   Library: sc9_soi12s0_base_svt_ss_nominal_max_0p90v_125c_mxs
Wire Load Model Mode: top

  Startpoint: Serializer/reg_SP_reg_1_
              (rising edge-triggered flip-flop clocked by DClkDiv2_clk)
  Endpoint: dataOut_SP_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DClkDiv2_clk (rise edge)                        0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  Serializer/reg_SP_reg_1_/CK (DFFRPQ_X0P5M_A9TS)       0.0000     0.0000 r
  Serializer/reg_SP_reg_1_/Q (DFFRPQ_X0P5M_A9TS)        0.0818     0.0818 f
  Serializer/U3/Y (AO22_X0P7M_A9TS)                     0.0443     0.1261 f
  Serializer/io_dataOut (Serializer_00000002_00000001_0)
                                                        0.0000     0.1261 f
  dataOut_SP_reg/D (DFFRPQ_X0P5M_A9TS)                  0.0000     0.1261 f
  data arrival time                                                0.1261

  clock clk (rise edge)                                 1.0000     1.0000
  clock network delay (ideal)                           0.0000     1.0000
  dataOut_SP_reg/CK (DFFRPQ_X0P5M_A9TS)                 0.0000     1.0000 r
  library setup time                                   -0.0100     0.9900
  data required time                                               0.9900
  --------------------------------------------------------------------------
  data required time                                               0.9900
  data arrival time                                               -0.1261
  --------------------------------------------------------------------------
  slack (MET)                                                      0.8639


1
dc_shell> report_timing -from dataOut_SP_reg/Q -todata_o
Error: unknown option '-todata_o' (CMD-010)
dc_shell> report_timing -from dataOut_SP_reg/Q -to data_o
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : toplevel
Version: N-2017.09
Date   : Tue Jan  8 15:35:41 2019
****************************************

Operating Conditions: ss_nominal_max_0p90v_125c   Library: sc9_soi12s0_base_svt_ss_nominal_max_0p90v_125c_mxs
Wire Load Model Mode: top

  Startpoint: dataOut_SP_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: data_o (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dataOut_SP_reg/CK (DFFRPQ_X0P5M_A9TS)                 0.0000     0.0000 r
  dataOut_SP_reg/Q (DFFRPQ_X0P5M_A9TS) <-               0.0877     0.0877 r
  U7/Y (BUF_X16B_A9TS)                                157.0287   157.1164 r
  data_o (out)                                          0.0000   157.1164 r
  data arrival time                                              157.1164
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
dc_shell> set_max
set_max_area          set_max_capacitance   set_max_delay         set_max_dynamic_power set_max_fanout        set_max_leakage_power set_max_time_borrow   set_max_transition    
dc_shell> set_max_delay 
Error: Required argument 'delay_value' was not found (CMD-007)
dc_shell> set_max_delay[1@ms[1@as[1@ns[1@ s
2.  Synopsys Commands                                        Command Reference
                                 set_max_delay

NAME
       set_max_delay
              Specifies  a  maximum  delay  target  for  paths  in the current
              design.

SYNTAX
       status set_max_delay
               delay_value
               [-rise | -fall]
               [-from from_list
                | -rise_from rise_from_list
                | -fall_from fall_from_list]
               [-through through_list]
               [-rise_through rise_through_list]
               [-fall_through fall_through_list]
               [-to to_list
                | -rise_to rise_to_list
                | -fall_to fall_to_list]
               [-group_path group_name]
               [-reset_path]
               [-comment comment_string]
               [-ignore_clock_latency]

   Data Types
       delay_value           float
       from_list             list
       rise_from_list        list
       fall_from_list        list
       through_list          list
       rise_through_list     list
       fall_through_list     list
       to_list               list
       rise_to_list          list
       fall_to_list          list
       group_name            string
       comment_string        string

ARGUMENTS
       delay_value
              Specifies the value of  the  desired  maximum  delay  for  paths
              between  start  and end points.  You must express delay_value in
              the same units as the technology library used  during  optimiza-
              tion.   If  a  path  startpoint is on a sequential device, clock
              skew is included in the computed delay.  If  a  path  startpoint
              has  an  input delay specified, that delay value is added to the
              path delay.  If a path endpoint is on a sequential device, clock
              skew  and library setup time are included in the computed delay.
              If the endpoint has an output delay  specified,  that  delay  is
              added into the path delay.

       -rise | -fall
              Specifies  whether  endpoint  rising  or falling delays are con-
              strained.  If you don't specify either, both rising and  falling
              delays are constrained.

       -from from_list
              Specifies  a list of path startpoints (port, pin, clock, or cell
              names) of the current design.  If you specify a clock, all  path
              startpoints  related to that clock are affected.  If you specify
              a cell name, one path startpoint on that cell is affected.   All
              paths from these startpoints to the endpoints in the to_list are
              constrained to delay_value.  If you don't specify  to_list,  all
              paths  from  from_list  are  affected.  This list cannot include
              output ports.  If you include more than  one  object,  you  must
              enclose the objects in quotation marks ("") or braces ({}).

       -rise_from rise_from_list
              Same  as  the  -from option, except that the path must rise from
              the objects specified. If a  clock  object  is  specified,  this
              option  selects startpoints clocked by the named clock, but only
              the paths launched by rising edge of  the  clock  at  the  clock
              source,  taking  into  account  any logical inversions along the
              clock path.  You can use only  one  of  -from,  -rise_from,  and
              -fall_from.

       -fall_from fall_from_list
              Same  as  the  -from option, except that the path must fall from
              the objects specified. If a  clock  object  is  specified,  this
              option  selects startpoints clocked by the named clock, but only
              the paths launched by falling edge of the  clock  at  the  clock
              source,  taking  into  account  any logical inversions along the
              clock path.  You can use only  one  of  -from,  -rise_from,  and
              -fall_from.

       -through through_list
              Determines a list of path throughpoints (port, pin, or leaf cell
              names) of the current design.  The max delay value applies  only
              to   paths   that   pass  through  one  of  the  points  in  the
              through_list.  If you include more than  one  object,  you  must
              enclose the objects in quotation marks ("") or braces ({})..  If
              you specify the -through option multiple times,  the  max  delay
              values  apply  to  paths  that  pass  through  a  member of each
              through_list in the order in which the  lists  were  given.   In
              other  words,  the  path must first pass through a member of the
              first through_list, then through a member of  the  second  list,
              and  so  on,  for  every through list specified.  If you use the
              -through option in combination with the -from or -to option, max
              delay  applies only if the -from or -to conditions are satisfied
              and the -through conditions are satisfied.

       -rise_through rise_through_list
              Same as the -through option, but applies only to  paths  with  a
              rising  transition  at  the  specified  objects. You can specify
              -rise_through more than once in a single command  invocation  as
              with the -through option.

       -fall_through fall_through_list
              Same  as  the  -through option, but applies only to paths with a
              falling transition at the specified  objects.  You  can  specify
              -fall_through  more  than once in a single command invocation as
              with the -through option.

       -to to_list
              Specifies a list of path endpoints (port, clock,  cell,  or  pin
              names) of the current design.  All paths to the endpoints in the
              to_list are constrained to delay_value.  If you don't specify  a
              from_list,  all paths to to_list are affected.  This list cannot
              include input ports.  If you include more than one  object,  you
              must enclose the objects in quotation marks ("") or braces ({}).
              If you specify a  cell,  one  path  endpoint  on  that  cell  is
              affected.  If you specify a clock, all path endpoints related to
              that clock are affected.

       -rise_to rise_to_list
              Same as the -to option, but applies only to paths rising at  the
              endpoint.  If  a  clock object is specified, this option selects
              endpoints clocked by the named clock, but only  the  paths  cap-
              tured  by  rising edge of the clock at clock source, taking into
              account any logical inversions along the clock  path.   You  can
              use only one of -to, -rise_to, and -fall_to.

       -fall_to fall_to_list
              Same as the -to option, but applies only to paths falling at the
              endpoint. If a clock object is specified,  this  option  selects
              endpoints  clocked  by  the  named  clock,  but  only  the paths
              launched by falling edge of the clock at the clock source,  tak-
              ing  into  account  any logical inversions along the clock path.
              You can use only one of -to, -rise_to, and -fall_to.

       -group_path group_name
              Specifies the name of the group to which the  paths  are  to  be
              added.   If  the  group  does  not already exist, it is created.
              This is equivalent to separately specifying the  group_path com-
              mand  with  the  -name  group_name  -from  from_list -to to_list
              options in addition to specifying the set_max_delay command.  If
              you  do  not  specify this option, the existing path grouping is
              not changed.

       -reset_path
              Removes existing point-to-point  exception  information  on  the
              specified   paths.   Only  information  of  the  same  rise/fall
              setup/hold type is reset.   This  is  equivalent  to  using  the
              reset_path  command  with  similar  options before executing the
              set_max_delay command.

       -comment comment_string
              Allows the command to accept a comment string. The  tool  honors
              the  annotation and preserves it with the SDC object so that the
              exact string is written out when the constraint is  written  out
              when  you use the write_sdc or write_script command. The comment
              remains intact through the synthesis, place-and-route, and  tim-
              ing-analysis flows.

DESCRIPTION
       Specifies  the  desired  maximum delay for paths in the current design.
       This command specifies that the maximum path length for any  startpoint
       in  from_list to any endpoint in to_list must be less than delay_value.

       Individual maximum delay targets are automatically derived  from  clock
       waveforms  and  port input or output delays.  For more information, see
       the create_clock, set_input_delay, and set_output_delay man pages.

       The optimization cost of the design depends on  how  path  groups  have
       been specified.  For more information, see the group_path man page.

       The set_max_delay command is a point-to-point timing exception command;
       that is, it overrides the default single-cycle timing relationship  for
       one  or  more timing paths.  Other point-to-point timing exception com-
       mands   include    the    set_multicycle_path,    set_min_delay,    and
       set_false_path commands.

       If a path satisfies multiple timing exceptions, the following rules are
       applied to determine which exceptions take effect.  Rules referring  to
       -from apply equally to -rise_from and -fall_from, and similarly for the
       rise and fall options of -through and -to.

        1. Two group_path commands  can  conflict  with  each  other.   But  a
         group_path exception by itself does not conflict with another type of
         exception.  Thus, the remaining rules apply for two group_path excep-
         tions or two non-group_path exceptions.

        2. If both exceptions are set_false_paths, no conflict occurs.

        3.   If   one  exception  is  a  set_max_delay  and  the  other  is  a
         set_min_delay, no conflict occurs.

        4. If one exception is a set_multicycle_path -hold and  the  other  is
         set_multicycle_path -setup, no conflict occurs.

        5.  If  one  exception  is  a set_false_path and the other is not, the
         set_false_path takes precedence.

        6. If one exception is a set_max_delay  and  the  other  is  not,  the
         set_max_delay takes precedence.

        7.  If  one  exception  is  a  set_min_delay and the other is not, the
         set_min_delay takes precedence.

        8. If one exception has a -from pin or -from cell and the  other  does
         not, the former takes precedence.

        9.  If one exception has a -to pin or -to cell and the other does not,
         the former takes precedence.

        10. If one exception has any -through points and the other  does  not,
         the former takes precedence.

        11.  If  one  exception  has a -from clock and the other does not, the
         former takes precedence.

        12. If one exception has a -to clock and the other does not, the  for-
         mer takes precedence.

        13.  The  exception  with  the  more restrictive constraint then takes
         precedence.  For set_max_delay and set_multicycle_path  -setup,  this
         is  the  constraint  with  the  lower  value.   For set_min_delay and
         set_multicycle_path -hold, it  is  the  constraint  with  the  higher
         value.

       The  value  of a max_rise_delay attribute cannot be less than that of a
       min_rise_delay attribute on the  same  path  (and  similarly  for  fall
       attributes).  If this occurs, the old attribute is removed.

       Note:  Specifying  a min_delay or max_delay to a pin that is not a path
       endpoint places an implicit dont_touch attribute on that cell.

       The -group_path option  modifies  the  path  grouping.   Path  grouping
       affects  the  maximum  delay  cost function.  The worst violator within
       each group adds to the cost.  For  optimization,  grouping  some  paths
       separately  can  improve  their  delay cost, but it might also increase
       design area, and compile time.

       Use the  report_timing_requirements  command  to  list  the  max_delay,
       min_delay,  multicycle_path, and false_path information for the design.
       Use report_path_group to list the path groups which are defined.

       To undo set_max_delay, use reset_path.

       To modify paths grouped with the -group_path option, use the group_path
       command to place the paths in another group or the default group.

   Multicorner-Multimode Support
       This command applies to the current scenario only.

EXAMPLES
       The  following  example  shows  how  to optimize the design so that any
       delay path to a port named Y is less than 10 units.

         prompt> set_max_delay 10.0 -to {Y}

       This example shows how to specify that all paths from cell ff1a or ff1b
       that  pass  through cell u1 and end at cell ff2e must be less than 15.0
       units.

         prompt> set_max_delay 15.0 -from {ff1a ff1b} -through {u1} -to {ff2e}

       This example shows how to specify that all paths to  endpoints  clocked
       by PHI2 must be less than 8.5 units.

         prompt> set_max_delay 8.5 -to [get_clocks PHI2]

       This  example  shows how to set a requirement that all paths leading to
       ports named busA[*] have a delay of less than 5.0 and are  included  in
       the path group named busA.

         prompt> set_max_delay 5.0 -to "busA[*]" -group_path "busA"

       This  example  shows  how to set a maximum delay requirement of 3.0 for
       all paths that first pass through either pin u1/Z  or  u2/Z  then  pass
       through pin u5/Z or u6/Z.

         prompt> set_max_delay 3.0 -through {u1/Z u2/Z} -through {u5/Z u6/Z}

       This  example  specifies  that  all timing paths from pin ff1/CP to pin
       ff2/D that rise through at least one of pins U1/Z  and  U2/Z  and  fall
       through  at  least one of pins U3/Z and U4/C must have delays less than
       8.0 units.

         prompt> set_max_delay 8.0 -from {ff1/CP} -to {ff2/D} \
            -rise_through {U1/Z U2/Z} -fall_through {U3/Z U4/C}

SEE ALSO
       compile(2)
       create_clock(2)
       group_path(2)
       report_constraint(2)
       report_path_group(2)
       reset_design(2)
       reset_path(2)
       set_false_path(2)
       set_input_delay(2)
       set_min_delay(2)
       set_multicycle_path(2)
       set_output_delay(2)

                            Version N-2017.09
            Copyright (c) 2017 Synopsys, Inc. All rights reserved.
dc_shell> set_load 10 data_o
1
dc_shell> compile_ultra
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)
  Simplifying Design 'toplevel'

  Loading target library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB'
Loaded alib file './alib/alib-52/sc9_soi12s0_base_svt_ss_nominal_max_0p90v_125c_mxs.db.alib'
Loaded alib file './alib/alib-52/io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c.db.alib' (placeholder)
Warning: Operating condition ss_nominal_max_0p90v_125c set on design toplevel has different process,
voltage and temperatures parameters than the parameters at which target library 
io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB is characterized. Delays may be inaccurate as a result. (OPT-998)
Information: Ungrouping 0 of 2 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'toplevel'
  Processing 'Serializer_00000002_00000001_0'

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'TIELO_X1M_A9TS' in the library 'sc9_soi12s0_base_svt_ss_nominal_max_0p90v_125c_mxs' is not characterized for internal power. (PWR-536)
Information: The library cell 'TIEHI_X1M_A9TS' in the library 'sc9_soi12s0_base_svt_ss_nominal_max_0p90v_125c_mxs' is not characterized for internal power. (PWR-536)
Information: The library cell 'PBRKANALOG_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PBRKANALOG_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PBRKOSC_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PBRKOSC_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PBRK_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PBRK_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PFILL10_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PFILL10_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PFILL5_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PFILL5_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PFILL2_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PFILL2_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PFILL1NC_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PFILL1NC_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PCORNER_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PCORNER_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PVSS_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PVSS_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PVDD_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PVDD_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PVDDI_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PVDDI_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PDVSS_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PDVSS_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PDVDD_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PDVDD_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PAVSS_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PAVSS_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PAVDD_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PAVDD_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
  Mapping Optimization (Phase 1)

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:08      20.8      0.00       0.0      97.1                              0.7281
    0:00:08      20.8      0.00       0.0      97.1                              0.7281
    0:00:08      20.8      0.00       0.0      97.1                              0.7281
    0:00:08      20.8      0.00       0.0      97.1                              0.7281

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:08      20.8      0.00       0.0      97.1                              0.7281
    0:00:08      20.8      0.00       0.0      97.1                              0.7281
    0:00:08      20.8      0.00       0.0      97.1                              0.7281
    0:00:08      20.8      0.00       0.0      97.1                              0.7281
    0:00:08      20.8      0.00       0.0      97.1                              0.7281
    0:00:08      20.8      0.00       0.0      97.1                              0.7281
    0:00:08      20.8      0.00       0.0      97.1                              0.7281
    0:00:08      20.8      0.00       0.0      97.1                              0.7281
    0:00:08      20.8      0.00       0.0      97.1                              0.7281
    0:00:08      20.8      0.00       0.0      97.1                              0.7281
    0:00:08      20.8      0.00       0.0      97.1                              0.7281
    0:00:08      20.8      0.00       0.0      97.1                              0.7281
    0:00:08      20.8      0.00       0.0      97.1                              0.7281
    0:00:08      20.8      0.00       0.0      97.1                              0.7281
    0:00:08      20.8      0.00       0.0      97.1                              0.7281
    0:00:08      20.8      0.00       0.0      97.1                              0.7281
    0:00:08      20.8      0.00       0.0      97.1                              0.7281
    0:00:08      20.8      0.00       0.0      97.1                              0.7281
    0:00:08      20.8      0.00       0.0      97.1                              0.7281
    0:00:08      20.8      0.00       0.0      97.1                              0.7281


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:08      20.8      0.00       0.0      97.1                              0.7281
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
    0:00:09      34.2      0.00       0.0      11.7                              2.0121
    0:00:09      34.2      0.00       0.0      11.7                              2.0121


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:09      34.2      0.00       0.0      11.7                              2.0121
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
    0:00:09      26.1      0.00       0.0      11.7                              1.2440
    0:00:09      26.1      0.00       0.0      11.7                              1.2440
    0:00:09      26.1      0.00       0.0      11.7                              1.2440
    0:00:09      26.1      0.00       0.0      11.7                              1.2440
    0:00:09      26.1      0.00       0.0      11.7                              1.2440
    0:00:09      26.1      0.00       0.0      11.7                              1.2440
    0:00:09      26.1      0.00       0.0      11.7                              1.2440
    0:00:09      26.1      0.00       0.0      11.7                              1.2440
    0:00:09      26.1      0.00       0.0      11.7                              1.2440
    0:00:09      26.1      0.00       0.0      11.7                              1.2440
    0:00:09      26.1      0.00       0.0      11.7                              1.2440
    0:00:09      26.1      0.00       0.0      11.7                              1.2440
    0:00:09      26.1      0.00       0.0      11.7                              1.2440
    0:00:09      26.1      0.00       0.0      11.7                              1.2440
    0:00:09      26.1      0.00       0.0      11.7                              1.2440
    0:00:09      26.1      0.00       0.0      11.7                              1.2440
    0:00:09      26.1      0.00       0.0      11.7                              1.2440
    0:00:09      26.1      0.00       0.0      11.7                              1.2440
    0:00:09      26.1      0.00       0.0      11.7                              1.2440
    0:00:09      26.1      0.00       0.0      11.7                              1.2440
    0:00:09      26.1      0.00       0.0      11.7                              1.2440
    0:00:09      26.1      0.00       0.0      11.7                              1.2440

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:09      26.1      0.00       0.0      11.7                              1.2440
    0:00:09      26.1      0.00       0.0      11.7                              1.2440
    0:00:09      26.1      0.00       0.0      11.7                              1.2440
    0:00:09      26.1      0.00       0.0      11.7                              1.2440
    0:00:09      26.1      0.00       0.0      11.7                              1.2440
    0:00:10      26.1      0.00       0.0      11.7                              1.2440
    0:00:10      26.1      0.00       0.0      11.7                              1.2440
    0:00:10      26.1      0.00       0.0      11.7                              1.2440
    0:00:10      26.1      0.00       0.0      11.7                              1.2440
Loading db file '/home/msc18h28/ma/technology/db/sc9_soi12s0_base_svt_ss_nominal_max_0p90v_125c_mxs.db'
Loading db file '/home/msc18h28/ma/technology/db/io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
  Loading target library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB'
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
Current design is 'toplevel'.
dc_shell> report_timing -from dataOut_SP_reg/Q -to data_o
Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : toplevel
Version: N-2017.09
Date   : Tue Jan  8 15:47:55 2019
****************************************

Operating Conditions: ss_nominal_max_0p90v_125c   Library: sc9_soi12s0_base_svt_ss_nominal_max_0p90v_125c_mxs
Wire Load Model Mode: top

  Startpoint: dataOut_SP_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: data_o (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dataOut_SP_reg/CK (DFFRPQ_X0P5M_A9TS)                 0.0000     0.0000 r
  dataOut_SP_reg/Q (DFFRPQ_X0P5M_A9TS) <-               0.0877     0.0877 r
  U8/Y (BUF_X16B_A9TS)                                  1.6058     1.6936 r
  data_o (out)                                          0.0000     1.6936 r
  data arrival time                                                1.6936
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
dc_shell> set[K[K[Kman set_max_delay 
2.  Synopsys Commands                                        Command Reference
                                 set_max_delay

NAME
       set_max_delay
              Specifies  a  maximum  delay  target  for  paths  in the current
              design.

SYNTAX
       status set_max_delay
               delay_value
               [-rise | -fall]
               [-from from_list
                | -rise_from rise_from_list
                | -fall_from fall_from_list]
               [-through through_list]
               [-rise_through rise_through_list]
               [-fall_through fall_through_list]
               [-to to_list
                | -rise_to rise_to_list
                | -fall_to fall_to_list]
               [-group_path group_name]
               [-reset_path]
               [-comment comment_string]
               [-ignore_clock_latency]

   Data Types
       delay_value           float
       from_list             list
       rise_from_list        list
       fall_from_list        list
       through_list          list
       rise_through_list     list
       fall_through_list     list
       to_list               list
       rise_to_list          list
       fall_to_list          list
       group_name            string
       comment_string        string

ARGUMENTS
       delay_value
              Specifies the value of  the  desired  maximum  delay  for  paths
              between  start  and end points.  You must express delay_value in
              the same units as the technology library used  during  optimiza-
              tion.   If  a  path  startpoint is on a sequential device, clock
              skew is included in the computed delay.  If  a  path  startpoint
              has  an  input delay specified, that delay value is added to the
              path delay.  If a path endpoint is on a sequential device, clock
              skew  and library setup time are included in the computed delay.
              If the endpoint has an output delay  specified,  that  delay  is
              added into the path delay.

       -rise | -fall
              Specifies  whether  endpoint  rising  or falling delays are con-
              strained.  If you don't specify either, both rising and  falling
              delays are constrained.

       -from from_list
              Specifies  a list of path startpoints (port, pin, clock, or cell
              names) of the current design.  If you specify a clock, all  path
              startpoints  related to that clock are affected.  If you specify
              a cell name, one path startpoint on that cell is affected.   All
              paths from these startpoints to the endpoints in the to_list are
              constrained to delay_value.  If you don't specify  to_list,  all
              paths  from  from_list  are  affected.  This list cannot include
              output ports.  If you include more than  one  object,  you  must
              enclose the objects in quotation marks ("") or braces ({}).

       -rise_from rise_from_list
              Same  as  the  -from option, except that the path must rise from
              the objects specified. If a  clock  object  is  specified,  this
              option  selects startpoints clocked by the named clock, but only
              the paths launched by rising edge of  the  clock  at  the  clock
              source,  taking  into  account  any logical inversions along the
              clock path.  You can use only  one  of  -from,  -rise_from,  and
              -fall_from.

       -fall_from fall_from_list
              Same  as  the  -from option, except that the path must fall from
              the objects specified. If a  clock  object  is  specified,  this
              option  selects startpoints clocked by the named clock, but only
              the paths launched by falling edge of the  clock  at  the  clock
              source,  taking  into  account  any logical inversions along the
              clock path.  You can use only  one  of  -from,  -rise_from,  and
              -fall_from.

       -through through_list
              Determines a list of path throughpoints (port, pin, or leaf cell
              names) of the current design.  The max delay value applies  only
              to   paths   that   pass  through  one  of  the  points  in  the
              through_list.  If you include more than  one  object,  you  must
              enclose the objects in quotation marks ("") or braces ({})..  If
              you specify the -through option multiple times,  the  max  delay
              values  apply  to  paths  that  pass  through  a  member of each
              through_list in the order in which the  lists  were  given.   In
              other  words,  the  path must first pass through a member of the
              first through_list, then through a member of  the  second  list,
              and  so  on,  for  every through list specified.  If you use the
              -through option in combination with the -from or -to option, max
              delay  applies only if the -from or -to conditions are satisfied
              and the -through conditions are satisfied.

       -rise_through rise_through_list
              Same as the -through option, but applies only to  paths  with  a
              rising  transition  at  the  specified  objects. You can specify
              -rise_through more than once in a single command  invocation  as
              with the -through option.

       -fall_through fall_through_list
              Same  as  the  -through option, but applies only to paths with a
              falling transition at the specified  objects.  You  can  specify
              -fall_through  more  than once in a single command invocation as
              with the -through option.

       -to to_list
              Specifies a list of path endpoints (port, clock,  cell,  or  pin
              names) of the current design.  All paths to the endpoints in the
              to_list are constrained to delay_value.  If you don't specify  a
              from_list,  all paths to to_list are affected.  This list cannot
              include input ports.  If you include more than one  object,  you
              must enclose the objects in quotation marks ("") or braces ({}).
              If you specify a  cell,  one  path  endpoint  on  that  cell  is
              affected.  If you specify a clock, all path endpoints related to
              that clock are affected.

       -rise_to rise_to_list
              Same as the -to option, but applies only to paths rising at  the
              endpoint.  If  a  clock object is specified, this option selects
              endpoints clocked by the named clock, but only  the  paths  cap-
              tured  by  rising edge of the clock at clock source, taking into
              account any logical inversions along the clock  path.   You  can
              use only one of -to, -rise_to, and -fall_to.

       -fall_to fall_to_list
              Same as the -to option, but applies only to paths falling at the
              endpoint. If a clock object is specified,  this  option  selects
              endpoints  clocked  by  the  named  clock,  but  only  the paths
              launched by falling edge of the clock at the clock source,  tak-
              ing  into  account  any logical inversions along the clock path.
              You can use only one of -to, -rise_to, and -fall_to.

       -group_path group_name
              Specifies the name of the group to which the  paths  are  to  be
              added.   If  the  group  does  not already exist, it is created.
              This is equivalent to separately specifying the  group_path com-
              mand  with  the  -name  group_name  -from  from_list -to to_list
              options in addition to specifying the set_max_delay command.  If
              you  do  not  specify this option, the existing path grouping is
              not changed.

       -reset_path
              Removes existing point-to-point  exception  information  on  the
              specified   paths.   Only  information  of  the  same  rise/fall
              setup/hold type is reset.   This  is  equivalent  to  using  the
              reset_path  command  with  similar  options before executing the
              set_max_delay command.

       -comment comment_string
              Allows the command to accept a comment string. The  tool  honors
              the  annotation and preserves it with the SDC object so that the
              exact string is written out when the constraint is  written  out
              when  you use the write_sdc or write_script command. The comment
              remains intact through the synthesis, place-and-route, and  tim-
              ing-analysis flows.

DESCRIPTION
       Specifies  the  desired  maximum delay for paths in the current design.
       This command specifies that the maximum path length for any  startpoint
       in  from_list to any endpoint in to_list must be less than delay_value.

       Individual maximum delay targets are automatically derived  from  clock
       waveforms  and  port input or output delays.  For more information, see
       the create_clock, set_input_delay, and set_output_delay man pages.

       The optimization cost of the design depends on  how  path  groups  have
       been specified.  For more information, see the group_path man page.

       The set_max_delay command is a point-to-point timing exception command;
       that is, it overrides the default single-cycle timing relationship  for
       one  or  more timing paths.  Other point-to-point timing exception com-
       mands   include    the    set_multicycle_path,    set_min_delay,    and
       set_false_path commands.

       If a path satisfies multiple timing exceptions, the following rules are
       applied to determine which exceptions take effect.  Rules referring  to
       -from apply equally to -rise_from and -fall_from, and similarly for the
       rise and fall options of -through and -to.

        1. Two group_path commands  can  conflict  with  each  other.   But  a
         group_path exception by itself does not conflict with another type of
         exception.  Thus, the remaining rules apply for two group_path excep-
         tions or two non-group_path exceptions.

        2. If both exceptions are set_false_paths, no conflict occurs.

        3.   If   one  exception  is  a  set_max_delay  and  the  other  is  a
         set_min_delay, no conflict occurs.

        4. If one exception is a set_multicycle_path -hold and  the  other  is
         set_multicycle_path -setup, no conflict occurs.

        5.  If  one  exception  is  a set_false_path and the other is not, the
         set_false_path takes precedence.

        6. If one exception is a set_max_delay  and  the  other  is  not,  the
         set_max_delay takes precedence.

        7.  If  one  exception  is  a  set_min_delay and the other is not, the
         set_min_delay takes precedence.

        8. If one exception has a -from pin or -from cell and the  other  does
         not, the former takes precedence.

        9.  If one exception has a -to pin or -to cell and the other does not,
         the former takes precedence.

        10. If one exception has any -through points and the other  does  not,
         the former takes precedence.

        11.  If  one  exception  has a -from clock and the other does not, the
         former takes precedence.

        12. If one exception has a -to clock and the other does not, the  for-
         mer takes precedence.

        13.  The  exception  with  the  more restrictive constraint then takes
         precedence.  For set_max_delay and set_multicycle_path  -setup,  this
         is  the  constraint  with  the  lower  value.   For set_min_delay and
         set_multicycle_path -hold, it  is  the  constraint  with  the  higher
         value.

       The  value  of a max_rise_delay attribute cannot be less than that of a
       min_rise_delay attribute on the  same  path  (and  similarly  for  fall
       attributes).  If this occurs, the old attribute is removed.

       Note:  Specifying  a min_delay or max_delay to a pin that is not a path
       endpoint places an implicit dont_touch attribute on that cell.

       The -group_path option  modifies  the  path  grouping.   Path  grouping
       affects  the  maximum  delay  cost function.  The worst violator within
       each group adds to the cost.  For  optimization,  grouping  some  paths
       separately  can  improve  their  delay cost, but it might also increase
       design area, and compile time.

       Use the  report_timing_requirements  command  to  list  the  max_delay,
       min_delay,  multicycle_path, and false_path information for the design.
       Use report_path_group to list the path groups which are defined.

       To undo set_max_delay, use reset_path.

       To modify paths grouped with the -group_path option, use the group_path
       command to place the paths in another group or the default group.

   Multicorner-Multimode Support
       This command applies to the current scenario only.

EXAMPLES
       The  following  example  shows  how  to optimize the design so that any
       delay path to a port named Y is less than 10 units.

         prompt> set_max_delay 10.0 -to {Y}

       This example shows how to specify that all paths from cell ff1a or ff1b
       that  pass  through cell u1 and end at cell ff2e must be less than 15.0
       units.

         prompt> set_max_delay 15.0 -from {ff1a ff1b} -through {u1} -to {ff2e}

       This example shows how to specify that all paths to  endpoints  clocked
       by PHI2 must be less than 8.5 units.

         prompt> set_max_delay 8.5 -to [get_clocks PHI2]

       This  example  shows how to set a requirement that all paths leading to
       ports named busA[*] have a delay of less than 5.0 and are  included  in
       the path group named busA.

         prompt> set_max_delay 5.0 -to "busA[*]" -group_path "busA"

       This  example  shows  how to set a maximum delay requirement of 3.0 for
       all paths that first pass through either pin u1/Z  or  u2/Z  then  pass
       through pin u5/Z or u6/Z.

         prompt> set_max_delay 3.0 -through {u1/Z u2/Z} -through {u5/Z u6/Z}

       This  example  specifies  that  all timing paths from pin ff1/CP to pin
       ff2/D that rise through at least one of pins U1/Z  and  U2/Z  and  fall
       through  at  least one of pins U3/Z and U4/C must have delays less than
       8.0 units.

         prompt> set_max_delay 8.0 -from {ff1/CP} -to {ff2/D} \
            -rise_through {U1/Z U2/Z} -fall_through {U3/Z U4/C}

SEE ALSO
       compile(2)
       create_clock(2)
       group_path(2)
       report_constraint(2)
       report_path_group(2)
       reset_design(2)
       reset_path(2)
       set_false_path(2)
       set_input_delay(2)
       set_min_delay(2)
       set_multicycle_path(2)
       set_output_delay(2)

                            Version N-2017.09
            Copyright (c) 2017 Synopsys, Inc. All rights reserved.
dc_shell> set_max_delay clk -from data_o
Error: value 'clk' for option 'delay_value' not of type 'float' (CMD-009)
dc_shell> set_max_delay 1 -from data_o
Error: Cannot specify output port data_o as a path startpoint. (UID-10)
0
dc_shell> report_timing -from dataOut_SP_reg/Q -to data_o
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : toplevel
Version: N-2017.09
Date   : Tue Jan  8 15:55:49 2019
****************************************

Operating Conditions: ss_nominal_max_0p90v_125c   Library: sc9_soi12s0_base_svt_ss_nominal_max_0p90v_125c_mxs
Wire Load Model Mode: top

  Startpoint: dataOut_SP_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: data_o (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dataOut_SP_reg/CK (DFFRPQ_X0P5M_A9TS)                 0.0000     0.0000 r
  dataOut_SP_reg/Q (DFFRPQ_X0P5M_A9TS) <-               0.0877     0.0877 r
  U8/Y (BUF_X16B_A9TS)                                  1.6058     1.6936 r
  data_o (out)                                          0.0000     1.6936 r
  data arrival time                                                1.6936
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
dc_shell> set_max_delay 1 -to U8/Y
1
dc_shell> report_timing
Information: Updating design information... (UID-85)
Warning: Breaking the timing path through pin 'U8/Y'
	due to user timing constraints. (TIM-175)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : toplevel
Version: N-2017.09
Date   : Tue Jan  8 15:56:57 2019
****************************************

Operating Conditions: ss_nominal_max_0p90v_125c   Library: sc9_soi12s0_base_svt_ss_nominal_max_0p90v_125c_mxs
Wire Load Model Mode: top

  Startpoint: Serializer/reg_SP_reg_1_
              (rising edge-triggered flip-flop clocked by DClkDiv2_clk)
  Endpoint: dataOut_SP_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DClkDiv2_clk (rise edge)                        0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  Serializer/reg_SP_reg_1_/CK (DFFRPQ_X0P5M_A9TS)       0.0000     0.0000 r
  Serializer/reg_SP_reg_1_/Q (DFFRPQ_X0P5M_A9TS)        0.0818     0.0818 f
  Serializer/U3/Y (AO22_X0P7M_A9TS)                     0.0443     0.1261 f
  Serializer/io_dataOut (Serializer_00000002_00000001_0)
                                                        0.0000     0.1261 f
  dataOut_SP_reg/D (DFFRPQ_X0P5M_A9TS)                  0.0000     0.1261 f
  data arrival time                                                0.1261

  clock clk (rise edge)                                 1.0000     1.0000
  clock network delay (ideal)                           0.0000     1.0000
  dataOut_SP_reg/CK (DFFRPQ_X0P5M_A9TS)                 0.0000     1.0000 r
  library setup time                                   -0.0100     0.9900
  data required time                                               0.9900
  --------------------------------------------------------------------------
  data required time                                               0.9900
  data arrival time                                               -0.1261
  --------------------------------------------------------------------------
  slack (MET)                                                      0.8639


  Startpoint: dataOut_SP_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: U8/Y (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dataOut_SP_reg/CK (DFFRPQ_X0P5M_A9TS)                 0.0000     0.0000 r
  dataOut_SP_reg/Q (DFFRPQ_X0P5M_A9TS)                  0.0877     0.0877 r
  U8/Y (BUF_X16B_A9TS)                                  1.6058     1.6936 r
  data arrival time                                                1.6936

  max_delay                                             1.0000     1.0000
  output external delay                                 0.0000     1.0000
  data required time                                               1.0000
  --------------------------------------------------------------------------
  data required time                                               1.0000
  data arrival time                                               -1.6936
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -0.6936


1
dc_shell> set_load 0 data_o
1
dc_shell> compile_ultra
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)
  Simplifying Design 'toplevel'

  Loading target library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB'
Loaded alib file './alib/alib-52/sc9_soi12s0_base_svt_ss_nominal_max_0p90v_125c_mxs.db.alib'
Loaded alib file './alib/alib-52/io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c.db.alib' (placeholder)
Warning: Operating condition ss_nominal_max_0p90v_125c set on design toplevel has different process,
voltage and temperatures parameters than the parameters at which target library 
io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB is characterized. Delays may be inaccurate as a result. (OPT-998)
Information: Ungrouping 0 of 2 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'toplevel'
  Processing 'Serializer_00000002_00000001_0'

  Updating timing information
Information: Updating design information... (UID-85)
Warning: Breaking the timing path through pin 'U8/Y'
	due to user timing constraints. (TIM-175)
Information: The library cell 'TIELO_X1M_A9TS' in the library 'sc9_soi12s0_base_svt_ss_nominal_max_0p90v_125c_mxs' is not characterized for internal power. (PWR-536)
Information: The library cell 'TIEHI_X1M_A9TS' in the library 'sc9_soi12s0_base_svt_ss_nominal_max_0p90v_125c_mxs' is not characterized for internal power. (PWR-536)
Information: The library cell 'PBRKANALOG_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PBRKANALOG_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PBRKOSC_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PBRKOSC_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PBRK_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PBRK_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PFILL10_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PFILL10_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PFILL5_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PFILL5_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PFILL2_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PFILL2_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PFILL1NC_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PFILL1NC_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PCORNER_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PCORNER_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PVSS_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PVSS_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PVDD_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PVDD_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PVDDI_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PVDDI_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PDVSS_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PDVSS_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PDVDD_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PDVDD_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PAVSS_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PAVSS_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PAVDD_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PAVDD_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
  Mapping Optimization (Phase 1)

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
Warning: Breaking the timing path through pin 'U8/Y'
	due to user timing constraints. (TIM-175)
Warning: Breaking the timing path through pin 'U8/Y'
	due to user timing constraints. (TIM-175)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:08      21.5      0.00       0.0       0.0                              0.7704
    0:00:08      21.5      0.00       0.0       0.0                              0.7704
    0:00:08      21.5      0.00       0.0       0.0                              0.7704
    0:00:08      21.5      0.00       0.0       0.0                              0.7704

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:08      21.8      0.00       0.0       0.0                              0.7450
    0:00:08      21.8      0.00       0.0       0.0                              0.7450
    0:00:08      21.8      0.00       0.0       0.0                              0.7450
    0:00:08      21.8      0.00       0.0       0.0                              0.7450
    0:00:08      21.8      0.00       0.0       0.0                              0.7450
    0:00:08      21.8      0.00       0.0       0.0                              0.7450
    0:00:08      21.8      0.00       0.0       0.0                              0.7450
    0:00:08      21.8      0.00       0.0       0.0                              0.7450
    0:00:08      21.8      0.00       0.0       0.0                              0.7450
    0:00:08      21.8      0.00       0.0       0.0                              0.7450
    0:00:08      21.8      0.00       0.0       0.0                              0.7450
    0:00:08      21.8      0.00       0.0       0.0                              0.7450
    0:00:08      21.8      0.00       0.0       0.0                              0.7450
    0:00:08      21.8      0.00       0.0       0.0                              0.7450
    0:00:08      21.8      0.00       0.0       0.0                              0.7450
    0:00:08      21.8      0.00       0.0       0.0                              0.7450
    0:00:08      21.8      0.00       0.0       0.0                              0.7450
    0:00:08      21.8      0.00       0.0       0.0                              0.7450
    0:00:08      21.8      0.00       0.0       0.0                              0.7450
    0:00:08      21.8      0.00       0.0       0.0                              0.7450


  Beginning Design Rule Fixing  (min_capacitance)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:08      21.8      0.00       0.0       0.0                              0.7450
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
    0:00:09      21.8      0.00       0.0       0.0                              0.7450
    0:00:09      21.8      0.00       0.0       0.0                              0.7450


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:09      21.8      0.00       0.0       0.0                              0.7450
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
    0:00:09      21.8      0.00       0.0       0.0                              0.7450
    0:00:09      21.8      0.00       0.0       0.0                              0.7450
    0:00:09      21.8      0.00       0.0       0.0                              0.7450
    0:00:09      21.8      0.00       0.0       0.0                              0.7450
    0:00:09      21.8      0.00       0.0       0.0                              0.7450
    0:00:09      21.8      0.00       0.0       0.0                              0.7450
    0:00:09      21.8      0.00       0.0       0.0                              0.7450
    0:00:09      21.8      0.00       0.0       0.0                              0.7450
    0:00:09      21.8      0.00       0.0       0.0                              0.7450
    0:00:09      21.8      0.00       0.0       0.0                              0.7450
    0:00:09      21.8      0.00       0.0       0.0                              0.7450
    0:00:09      21.8      0.00       0.0       0.0                              0.7450
    0:00:09      21.8      0.00       0.0       0.0                              0.7450
    0:00:09      21.8      0.00       0.0       0.0                              0.7450
    0:00:09      21.8      0.00       0.0       0.0                              0.7450
    0:00:09      21.8      0.00       0.0       0.0                              0.7450
    0:00:09      21.8      0.00       0.0       0.0                              0.7450
    0:00:09      21.8      0.00       0.0       0.0                              0.7450
    0:00:09      21.8      0.00       0.0       0.0                              0.7450
    0:00:09      21.8      0.00       0.0       0.0                              0.7450
    0:00:09      21.8      0.00       0.0       0.0                              0.7450
    0:00:09      21.8      0.00       0.0       0.0                              0.7450

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:09      21.8      0.00       0.0       0.0                              0.7450
    0:00:09      21.8      0.00       0.0       0.0                              0.7450
    0:00:09      21.8      0.00       0.0       0.0                              0.7450
    0:00:09      21.8      0.00       0.0       0.0                              0.7450
    0:00:09      21.8      0.00       0.0       0.0                              0.7450
    0:00:09      21.8      0.00       0.0       0.0                              0.7450
    0:00:09      21.8      0.00       0.0       0.0                              0.7450
    0:00:09      21.8      0.00       0.0       0.0                              0.7450
    0:00:09      21.8      0.00       0.0       0.0                              0.7450
Loading db file '/home/msc18h28/ma/technology/db/sc9_soi12s0_base_svt_ss_nominal_max_0p90v_125c_mxs.db'
Loading db file '/home/msc18h28/ma/technology/db/io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
  Loading target library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB'
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
Current design is 'toplevel'.
dc_shell> report_timing
Information: Updating design information... (UID-85)
Warning: Breaking the timing path through pin 'U8/Y'
	due to user timing constraints. (TIM-175)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : toplevel
Version: N-2017.09
Date   : Tue Jan  8 15:59:30 2019
****************************************

Operating Conditions: ss_nominal_max_0p90v_125c   Library: sc9_soi12s0_base_svt_ss_nominal_max_0p90v_125c_mxs
Wire Load Model Mode: top

  Startpoint: Serializer/reg_SP_reg_1_
              (rising edge-triggered flip-flop clocked by DClkDiv2_clk)
  Endpoint: dataOut_SP_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DClkDiv2_clk (rise edge)                        0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  Serializer/reg_SP_reg_1_/CK (DFFRPQ_X0P5M_A9TS)       0.0000     0.0000 r
  Serializer/reg_SP_reg_1_/Q (DFFRPQ_X0P5M_A9TS)        0.0818     0.0818 f
  Serializer/U3/Y (AO22_X0P7M_A9TS)                     0.0443     0.1261 f
  Serializer/io_dataOut (Serializer_00000002_00000001_0)
                                                        0.0000     0.1261 f
  dataOut_SP_reg/D (DFFRPQ_X0P5M_A9TS)                  0.0000     0.1261 f
  data arrival time                                                0.1261

  clock clk (rise edge)                                 1.0000     1.0000
  clock network delay (ideal)                           0.0000     1.0000
  dataOut_SP_reg/CK (DFFRPQ_X0P5M_A9TS)                 0.0000     1.0000 r
  library setup time                                   -0.0100     0.9900
  data required time                                               0.9900
  --------------------------------------------------------------------------
  data required time                                               0.9900
  data arrival time                                               -0.1261
  --------------------------------------------------------------------------
  slack (MET)                                                      0.8639


  Startpoint: dataOut_SP_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: U8/Y (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dataOut_SP_reg/CK (DFFRPQ_X0P5M_A9TS)                 0.0000     0.0000 r
  dataOut_SP_reg/Q (DFFRPQ_X0P5M_A9TS)                  0.0830     0.0830 f
  U8/Y (DLY2_X0P5M_A9TS)                                0.0413     0.1242 f
  data arrival time                                                0.1242

  max_delay                                             1.0000     1.0000
  output external delay                                 0.0000     1.0000
  data required time                                               1.0000
  --------------------------------------------------------------------------
  data required time                                               1.0000
  data arrival time                                               -0.1242
  --------------------------------------------------------------------------
  slack (MET)                                                      0.8758


1
dc_shell> report_timing -from dataOut_SP_reg/Q -to U8/Y
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : toplevel
Version: N-2017.09
Date   : Tue Jan  8 16:00:03 2019
****************************************

Operating Conditions: ss_nominal_max_0p90v_125c   Library: sc9_soi12s0_base_svt_ss_nominal_max_0p90v_125c_mxs
Wire Load Model Mode: top

  Startpoint: dataOut_SP_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: U8/Y (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dataOut_SP_reg/CK (DFFRPQ_X0P5M_A9TS)                 0.0000     0.0000 r
  dataOut_SP_reg/Q (DFFRPQ_X0P5M_A9TS) <-               0.0830     0.0830 f
  U8/Y (DLY2_X0P5M_A9TS)                                0.0413     0.1242 f
  data arrival time                                                0.1242

  max_delay                                             1.0000     1.0000
  output external delay                                 0.0000     1.0000
  data required time                                               1.0000
  --------------------------------------------------------------------------
  data required time                                               1.0000
  data arrival time                                               -0.1242
  --------------------------------------------------------------------------
  slack (MET)                                                      0.8758


1
dc_shell> dc_shell> 