#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x13f605790 .scope module, "tb_top_module_pos" "tb_top_module_pos" 2 20;
 .timescale -9 -12;
v0x600002328b40_0 .var "a", 0 0;
v0x600002328bd0_0 .var "b", 0 0;
v0x600002328c60_0 .var "c", 0 0;
v0x600002328cf0_0 .var "d", 0 0;
v0x600002328d80_0 .var "expected_out1", 0 0;
v0x600002328e10_0 .var "expected_out2", 0 0;
v0x600002328ea0_0 .var/i "i", 31 0;
v0x600002328f30_0 .var/i "num_tests_passed", 31 0;
v0x600002328fc0_0 .net "out1", 0 0, L_0x600003a2d880;  1 drivers
v0x600002329050_0 .net "out2", 0 0, L_0x600003a2d9d0;  1 drivers
v0x6000023290e0_0 .var/i "total_tests", 31 0;
S_0x13f605900 .scope module, "dut" "top_module_pos" 2 28, 3 1 0, S_0x13f605790;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out1";
    .port_info 5 /OUTPUT 1 "out2";
v0x6000023287e0_0 .net "a", 0 0, v0x600002328b40_0;  1 drivers
v0x600002328870_0 .net "b", 0 0, v0x600002328bd0_0;  1 drivers
v0x600002328900_0 .net "c", 0 0, v0x600002328c60_0;  1 drivers
v0x600002328990_0 .net "d", 0 0, v0x600002328cf0_0;  1 drivers
v0x600002328a20_0 .net "out1", 0 0, L_0x600003a2d880;  alias, 1 drivers
v0x600002328ab0_0 .net "out2", 0 0, L_0x600003a2d9d0;  alias, 1 drivers
S_0x13f604290 .scope module, "instance1" "mod_a" 3 10, 2 6 0, S_0x13f605900;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out1";
    .port_info 1 /OUTPUT 1 "out2";
    .port_info 2 /INPUT 1 "in1";
    .port_info 3 /INPUT 1 "in2";
    .port_info 4 /INPUT 1 "in3";
    .port_info 5 /INPUT 1 "in4";
L_0x600003a2d7a0 .functor AND 1, v0x600002328b40_0, v0x600002328bd0_0, C4<1>, C4<1>;
L_0x600003a2d810 .functor AND 1, v0x600002328c60_0, v0x600002328cf0_0, C4<1>, C4<1>;
L_0x600003a2d880 .functor OR 1, L_0x600003a2d7a0, L_0x600003a2d810, C4<0>, C4<0>;
L_0x600003a2d8f0 .functor XOR 1, v0x600002328b40_0, v0x600002328bd0_0, C4<0>, C4<0>;
L_0x600003a2d960 .functor XOR 1, v0x600002328c60_0, v0x600002328cf0_0, C4<0>, C4<0>;
L_0x600003a2d9d0 .functor XOR 1, L_0x600003a2d8f0, L_0x600003a2d960, C4<0>, C4<0>;
v0x600002328240_0 .net *"_ivl_0", 0 0, L_0x600003a2d7a0;  1 drivers
v0x6000023282d0_0 .net *"_ivl_2", 0 0, L_0x600003a2d810;  1 drivers
v0x600002328360_0 .net *"_ivl_6", 0 0, L_0x600003a2d8f0;  1 drivers
v0x6000023283f0_0 .net *"_ivl_8", 0 0, L_0x600003a2d960;  1 drivers
v0x600002328480_0 .net "in1", 0 0, v0x600002328b40_0;  alias, 1 drivers
v0x600002328510_0 .net "in2", 0 0, v0x600002328bd0_0;  alias, 1 drivers
v0x6000023285a0_0 .net "in3", 0 0, v0x600002328c60_0;  alias, 1 drivers
v0x600002328630_0 .net "in4", 0 0, v0x600002328cf0_0;  alias, 1 drivers
v0x6000023286c0_0 .net "out1", 0 0, L_0x600003a2d880;  alias, 1 drivers
v0x600002328750_0 .net "out2", 0 0, L_0x600003a2d9d0;  alias, 1 drivers
    .scope S_0x13f605790;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002328f30_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000023290e0_0, 0, 32;
    %vpi_call 2 51 "$display", "===============================================================" {0 0 0};
    %vpi_call 2 52 "$display", "Testing top_module_pos with positional mod_a instantiation" {0 0 0};
    %vpi_call 2 53 "$display", "Port mapping (positional):" {0 0 0};
    %vpi_call 2 54 "$display", "  mod_a port 1 (out1) <- top_module.out1" {0 0 0};
    %vpi_call 2 55 "$display", "  mod_a port 2 (out2) <- top_module.out2" {0 0 0};
    %vpi_call 2 56 "$display", "  mod_a port 3 (in1)  <- top_module.a" {0 0 0};
    %vpi_call 2 57 "$display", "  mod_a port 4 (in2)  <- top_module.b" {0 0 0};
    %vpi_call 2 58 "$display", "  mod_a port 5 (in3)  <- top_module.c" {0 0 0};
    %vpi_call 2 59 "$display", "  mod_a port 6 (in4)  <- top_module.d" {0 0 0};
    %vpi_call 2 60 "$display", "===============================================================" {0 0 0};
    %vpi_call 2 63 "$display", "\012Truth Table for all input combinations:" {0 0 0};
    %vpi_call 2 64 "$display", "---------------------------------------" {0 0 0};
    %vpi_call 2 65 "$display", "Time | a b c d | out1 out2 | Decimal" {0 0 0};
    %vpi_call 2 66 "$display", "---------------------------------------" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002328ea0_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x600002328ea0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v0x600002328ea0_0;
    %parti/s 4, 0, 2;
    %split/vec4 1;
    %store/vec4 v0x600002328cf0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x600002328c60_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x600002328bd0_0, 0, 1;
    %store/vec4 v0x600002328b40_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 2 71 "$display", "%3t  | %b %b %b %b |  %b    %b   |   %2d", $time, v0x600002328b40_0, v0x600002328bd0_0, v0x600002328c60_0, v0x600002328cf0_0, v0x600002328fc0_0, v0x600002329050_0, v0x600002328ea0_0 {0 0 0};
    %load/vec4 v0x600002328ea0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002328ea0_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %vpi_call 2 76 "$display", "\012===============================================================" {0 0 0};
    %vpi_call 2 77 "$display", "Function Analysis:" {0 0 0};
    %vpi_call 2 78 "$display", "---------------------------------------------------------------" {0 0 0};
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %store/vec4 v0x600002328cf0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x600002328c60_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x600002328bd0_0, 0, 1;
    %store/vec4 v0x600002328b40_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 2 83 "$display", "All zeros: out1=%b, out2=%b", v0x600002328fc0_0, v0x600002329050_0 {0 0 0};
    %vpi_call 2 86 "$display", "\012Single bit high patterns:" {0 0 0};
    %pushi/vec4 8, 0, 4;
    %split/vec4 1;
    %store/vec4 v0x600002328cf0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x600002328c60_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x600002328bd0_0, 0, 1;
    %store/vec4 v0x600002328b40_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 2 88 "$display", "a=1, others=0: out1=%b, out2=%b", v0x600002328fc0_0, v0x600002329050_0 {0 0 0};
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %store/vec4 v0x600002328cf0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x600002328c60_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x600002328bd0_0, 0, 1;
    %store/vec4 v0x600002328b40_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 2 91 "$display", "b=1, others=0: out1=%b, out2=%b", v0x600002328fc0_0, v0x600002329050_0 {0 0 0};
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %store/vec4 v0x600002328cf0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x600002328c60_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x600002328bd0_0, 0, 1;
    %store/vec4 v0x600002328b40_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 2 94 "$display", "c=1, others=0: out1=%b, out2=%b", v0x600002328fc0_0, v0x600002329050_0 {0 0 0};
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %store/vec4 v0x600002328cf0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x600002328c60_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x600002328bd0_0, 0, 1;
    %store/vec4 v0x600002328b40_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 2 97 "$display", "d=1, others=0: out1=%b, out2=%b", v0x600002328fc0_0, v0x600002329050_0 {0 0 0};
    %vpi_call 2 100 "$display", "\012Paired input patterns:" {0 0 0};
    %pushi/vec4 12, 0, 4;
    %split/vec4 1;
    %store/vec4 v0x600002328cf0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x600002328c60_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x600002328bd0_0, 0, 1;
    %store/vec4 v0x600002328b40_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 2 102 "$display", "a=1, b=1, c=0, d=0: out1=%b, out2=%b", v0x600002328fc0_0, v0x600002329050_0 {0 0 0};
    %pushi/vec4 3, 0, 4;
    %split/vec4 1;
    %store/vec4 v0x600002328cf0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x600002328c60_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x600002328bd0_0, 0, 1;
    %store/vec4 v0x600002328b40_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 2 105 "$display", "a=0, b=0, c=1, d=1: out1=%b, out2=%b", v0x600002328fc0_0, v0x600002329050_0 {0 0 0};
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %store/vec4 v0x600002328cf0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x600002328c60_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x600002328bd0_0, 0, 1;
    %store/vec4 v0x600002328b40_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 2 108 "$display", "a=1, b=0, c=1, d=0: out1=%b, out2=%b", v0x600002328fc0_0, v0x600002329050_0 {0 0 0};
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %store/vec4 v0x600002328cf0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x600002328c60_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x600002328bd0_0, 0, 1;
    %store/vec4 v0x600002328b40_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 2 111 "$display", "a=0, b=1, c=0, d=1: out1=%b, out2=%b", v0x600002328fc0_0, v0x600002329050_0 {0 0 0};
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %store/vec4 v0x600002328cf0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x600002328c60_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x600002328bd0_0, 0, 1;
    %store/vec4 v0x600002328b40_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 2 116 "$display", "\012All ones: out1=%b, out2=%b", v0x600002328fc0_0, v0x600002329050_0 {0 0 0};
    %vpi_call 2 119 "$display", "\012===============================================================" {0 0 0};
    %vpi_call 2 120 "$display", "Comprehensive Testing:" {0 0 0};
    %vpi_call 2 121 "$display", "---------------------------------------------------------------" {0 0 0};
    %vpi_call 2 122 "$display", "Time | a b c d | out1 out2 | Expected | Result" {0 0 0};
    %vpi_call 2 123 "$display", "-----------------------------------------------" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002328ea0_0, 0, 32;
T_0.2 ;
    %load/vec4 v0x600002328ea0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_0.3, 5;
    %load/vec4 v0x600002328ea0_0;
    %parti/s 4, 0, 2;
    %split/vec4 1;
    %store/vec4 v0x600002328cf0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x600002328c60_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x600002328bd0_0, 0, 1;
    %store/vec4 v0x600002328b40_0, 0, 1;
    %load/vec4 v0x600002328b40_0;
    %load/vec4 v0x600002328bd0_0;
    %and;
    %load/vec4 v0x600002328c60_0;
    %load/vec4 v0x600002328cf0_0;
    %and;
    %or;
    %store/vec4 v0x600002328d80_0, 0, 1;
    %load/vec4 v0x600002328b40_0;
    %load/vec4 v0x600002328bd0_0;
    %xor;
    %load/vec4 v0x600002328c60_0;
    %load/vec4 v0x600002328cf0_0;
    %xor;
    %xor;
    %store/vec4 v0x600002328e10_0, 0, 1;
    %delay 10000, 0;
    %load/vec4 v0x600002328fc0_0;
    %load/vec4 v0x600002328d80_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_0.6, 4;
    %load/vec4 v0x600002329050_0;
    %load/vec4 v0x600002328e10_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x600002328f30_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002328f30_0, 0, 32;
T_0.4 ;
    %load/vec4 v0x6000023290e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000023290e0_0, 0, 32;
    %load/vec4 v0x600002328fc0_0;
    %load/vec4 v0x600002328d80_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_0.9, 4;
    %load/vec4 v0x600002329050_0;
    %load/vec4 v0x600002328e10_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.9;
    %flag_set/vec4 8;
    %jmp/0 T_0.7, 8;
    %pushi/vec4 1346458451, 0, 32; draw_string_vec4
    %jmp/1 T_0.8, 8;
T_0.7 ; End of true expr.
    %pushi/vec4 1178683724, 0, 32; draw_string_vec4
    %jmp/0 T_0.8, 8;
 ; End of false expr.
    %blend;
T_0.8;
    %vpi_call 2 140 "$display", "%3t  | %b %b %b %b |  %b    %b   | %b    %b   | %s", $time, v0x600002328b40_0, v0x600002328bd0_0, v0x600002328c60_0, v0x600002328cf0_0, v0x600002328fc0_0, v0x600002329050_0, v0x600002328d80_0, v0x600002328e10_0, S<0,vec4,u32> {1 0 0};
    %load/vec4 v0x600002328ea0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002328ea0_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %vpi_call 2 146 "$display", "\012===============================================================" {0 0 0};
    %vpi_call 2 147 "$display", "Signal Transition Testing:" {0 0 0};
    %vpi_call 2 148 "$display", "---------------------------------------------------------------" {0 0 0};
    %vpi_call 2 151 "$display", "Rapid transitions on all inputs:" {0 0 0};
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %store/vec4 v0x600002328cf0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x600002328c60_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x600002328bd0_0, 0, 1;
    %store/vec4 v0x600002328b40_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %store/vec4 v0x600002328cf0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x600002328c60_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x600002328bd0_0, 0, 1;
    %store/vec4 v0x600002328b40_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %store/vec4 v0x600002328cf0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x600002328c60_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x600002328bd0_0, 0, 1;
    %store/vec4 v0x600002328b40_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %store/vec4 v0x600002328cf0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x600002328c60_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x600002328bd0_0, 0, 1;
    %store/vec4 v0x600002328b40_0, 0, 1;
    %delay 5000, 0;
    %vpi_call 2 157 "$display", "Final state: a=%b b=%b c=%b d=%b => out1=%b out2=%b", v0x600002328b40_0, v0x600002328bd0_0, v0x600002328c60_0, v0x600002328cf0_0, v0x600002328fc0_0, v0x600002329050_0 {0 0 0};
    %vpi_call 2 161 "$display", "\012Gray code sequence (single bit changes):" {0 0 0};
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %store/vec4 v0x600002328cf0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x600002328c60_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x600002328bd0_0, 0, 1;
    %store/vec4 v0x600002328b40_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 2 163 "$display", "%b%b%b%b => out1=%b out2=%b", v0x600002328b40_0, v0x600002328bd0_0, v0x600002328c60_0, v0x600002328cf0_0, v0x600002328fc0_0, v0x600002329050_0 {0 0 0};
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %store/vec4 v0x600002328cf0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x600002328c60_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x600002328bd0_0, 0, 1;
    %store/vec4 v0x600002328b40_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 2 166 "$display", "%b%b%b%b => out1=%b out2=%b", v0x600002328b40_0, v0x600002328bd0_0, v0x600002328c60_0, v0x600002328cf0_0, v0x600002328fc0_0, v0x600002329050_0 {0 0 0};
    %pushi/vec4 3, 0, 4;
    %split/vec4 1;
    %store/vec4 v0x600002328cf0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x600002328c60_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x600002328bd0_0, 0, 1;
    %store/vec4 v0x600002328b40_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 2 169 "$display", "%b%b%b%b => out1=%b out2=%b", v0x600002328b40_0, v0x600002328bd0_0, v0x600002328c60_0, v0x600002328cf0_0, v0x600002328fc0_0, v0x600002329050_0 {0 0 0};
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %store/vec4 v0x600002328cf0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x600002328c60_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x600002328bd0_0, 0, 1;
    %store/vec4 v0x600002328b40_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 2 172 "$display", "%b%b%b%b => out1=%b out2=%b", v0x600002328b40_0, v0x600002328bd0_0, v0x600002328c60_0, v0x600002328cf0_0, v0x600002328fc0_0, v0x600002329050_0 {0 0 0};
    %vpi_call 2 175 "$display", "\012===============================================================" {0 0 0};
    %vpi_call 2 176 "$display", "Positional Connection Verification:" {0 0 0};
    %vpi_call 2 177 "$display", "---------------------------------------------------------------" {0 0 0};
    %vpi_call 2 178 "$display", "IMPORTANT: This module uses POSITIONAL port connections!" {0 0 0};
    %vpi_call 2 179 "$display", "The order of ports in mod_a instantiation is critical." {0 0 0};
    %vpi_call 2 180 "$display", "\012Instantiation: mod_a instance1(out1, out2, a, b, c, d);" {0 0 0};
    %vpi_call 2 181 "$display", "This means:" {0 0 0};
    %vpi_call 2 182 "$display", "  1st port of mod_a connects to out1" {0 0 0};
    %vpi_call 2 183 "$display", "  2nd port of mod_a connects to out2" {0 0 0};
    %vpi_call 2 184 "$display", "  3rd port of mod_a connects to a" {0 0 0};
    %vpi_call 2 185 "$display", "  4th port of mod_a connects to b" {0 0 0};
    %vpi_call 2 186 "$display", "  5th port of mod_a connects to c" {0 0 0};
    %vpi_call 2 187 "$display", "  6th port of mod_a connects to d" {0 0 0};
    %vpi_call 2 190 "$display", "\012===============================================================" {0 0 0};
    %vpi_call 2 191 "$display", "Test Summary: %0d/%0d tests passed", v0x600002328f30_0, v0x6000023290e0_0 {0 0 0};
    %load/vec4 v0x600002328f30_0;
    %load/vec4 v0x6000023290e0_0;
    %cmp/e;
    %jmp/0xz  T_0.10, 4;
    %vpi_call 2 193 "$display", "Overall Result: ALL TESTS PASSED \342\234\223" {0 0 0};
    %jmp T_0.11;
T_0.10 ;
    %load/vec4 v0x600002328f30_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.12, 4;
    %vpi_call 2 195 "$display", "Overall Result: SOME TESTS PASSED \342\232\240" {0 0 0};
    %jmp T_0.13;
T_0.12 ;
    %vpi_call 2 197 "$display", "Overall Result: NO TESTS PASSED \342\234\227" {0 0 0};
T_0.13 ;
T_0.11 ;
    %vpi_call 2 198 "$display", "===============================================================" {0 0 0};
    %vpi_call 2 200 "$finish" {0 0 0};
    %end;
    .thread T_0;
    .scope S_0x13f605790;
T_1 ;
    %vpi_call 2 205 "$monitor", "Time=%0t: a=%b b=%b c=%b d=%b => out1=%b out2=%b", $time, v0x600002328b40_0, v0x600002328bd0_0, v0x600002328c60_0, v0x600002328cf0_0, v0x600002328fc0_0, v0x600002329050_0 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x13f605790;
T_2 ;
    %vpi_call 2 211 "$dumpfile", "top_module_pos_tb.vcd" {0 0 0};
    %vpi_call 2 212 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x13f605790 {0 0 0};
    %vpi_call 2 214 "$dumpvars", 32'sb00000000000000000000000000000001, S_0x13f604290 {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "tb_pos.v";
    "answer_pos.v";
