
AV Testing.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000031e8  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000005c  08003378  08003378  00013378  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080033d4  080033d4  00020068  2**0
                  CONTENTS
  4 .ARM          00000008  080033d4  080033d4  000133d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080033dc  080033dc  00020068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080033dc  080033dc  000133dc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080033e0  080033e0  000133e0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000068  20000000  080033e4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020068  2**0
                  CONTENTS
 10 .bss          000002a8  20000068  20000068  00020068  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000310  20000310  00020068  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020068  2**0
                  CONTENTS, READONLY
 13 .comment      00000043  00000000  00000000  00020098  2**0
                  CONTENTS, READONLY
 14 .debug_info   0000a15a  00000000  00000000  000200db  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 000019d8  00000000  00000000  0002a235  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00000918  00000000  00000000  0002bc10  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 000006ee  00000000  00000000  0002c528  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  00021599  00000000  00000000  0002cc16  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   0000b1c4  00000000  00000000  0004e1af  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000c7393  00000000  00000000  00059373  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  00002be8  00000000  00000000  00120708  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000079  00000000  00000000  001232f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000068 	.word	0x20000068
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08003360 	.word	0x08003360

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000006c 	.word	0x2000006c
 80001cc:	08003360 	.word	0x08003360

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b970 	b.w	8000568 <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9e08      	ldr	r6, [sp, #32]
 80002a6:	460d      	mov	r5, r1
 80002a8:	4604      	mov	r4, r0
 80002aa:	460f      	mov	r7, r1
 80002ac:	2b00      	cmp	r3, #0
 80002ae:	d14a      	bne.n	8000346 <__udivmoddi4+0xa6>
 80002b0:	428a      	cmp	r2, r1
 80002b2:	4694      	mov	ip, r2
 80002b4:	d965      	bls.n	8000382 <__udivmoddi4+0xe2>
 80002b6:	fab2 f382 	clz	r3, r2
 80002ba:	b143      	cbz	r3, 80002ce <__udivmoddi4+0x2e>
 80002bc:	fa02 fc03 	lsl.w	ip, r2, r3
 80002c0:	f1c3 0220 	rsb	r2, r3, #32
 80002c4:	409f      	lsls	r7, r3
 80002c6:	fa20 f202 	lsr.w	r2, r0, r2
 80002ca:	4317      	orrs	r7, r2
 80002cc:	409c      	lsls	r4, r3
 80002ce:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 80002d2:	fa1f f58c 	uxth.w	r5, ip
 80002d6:	fbb7 f1fe 	udiv	r1, r7, lr
 80002da:	0c22      	lsrs	r2, r4, #16
 80002dc:	fb0e 7711 	mls	r7, lr, r1, r7
 80002e0:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 80002e4:	fb01 f005 	mul.w	r0, r1, r5
 80002e8:	4290      	cmp	r0, r2
 80002ea:	d90a      	bls.n	8000302 <__udivmoddi4+0x62>
 80002ec:	eb1c 0202 	adds.w	r2, ip, r2
 80002f0:	f101 37ff 	add.w	r7, r1, #4294967295
 80002f4:	f080 811c 	bcs.w	8000530 <__udivmoddi4+0x290>
 80002f8:	4290      	cmp	r0, r2
 80002fa:	f240 8119 	bls.w	8000530 <__udivmoddi4+0x290>
 80002fe:	3902      	subs	r1, #2
 8000300:	4462      	add	r2, ip
 8000302:	1a12      	subs	r2, r2, r0
 8000304:	b2a4      	uxth	r4, r4
 8000306:	fbb2 f0fe 	udiv	r0, r2, lr
 800030a:	fb0e 2210 	mls	r2, lr, r0, r2
 800030e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000312:	fb00 f505 	mul.w	r5, r0, r5
 8000316:	42a5      	cmp	r5, r4
 8000318:	d90a      	bls.n	8000330 <__udivmoddi4+0x90>
 800031a:	eb1c 0404 	adds.w	r4, ip, r4
 800031e:	f100 32ff 	add.w	r2, r0, #4294967295
 8000322:	f080 8107 	bcs.w	8000534 <__udivmoddi4+0x294>
 8000326:	42a5      	cmp	r5, r4
 8000328:	f240 8104 	bls.w	8000534 <__udivmoddi4+0x294>
 800032c:	4464      	add	r4, ip
 800032e:	3802      	subs	r0, #2
 8000330:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000334:	1b64      	subs	r4, r4, r5
 8000336:	2100      	movs	r1, #0
 8000338:	b11e      	cbz	r6, 8000342 <__udivmoddi4+0xa2>
 800033a:	40dc      	lsrs	r4, r3
 800033c:	2300      	movs	r3, #0
 800033e:	e9c6 4300 	strd	r4, r3, [r6]
 8000342:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000346:	428b      	cmp	r3, r1
 8000348:	d908      	bls.n	800035c <__udivmoddi4+0xbc>
 800034a:	2e00      	cmp	r6, #0
 800034c:	f000 80ed 	beq.w	800052a <__udivmoddi4+0x28a>
 8000350:	2100      	movs	r1, #0
 8000352:	e9c6 0500 	strd	r0, r5, [r6]
 8000356:	4608      	mov	r0, r1
 8000358:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800035c:	fab3 f183 	clz	r1, r3
 8000360:	2900      	cmp	r1, #0
 8000362:	d149      	bne.n	80003f8 <__udivmoddi4+0x158>
 8000364:	42ab      	cmp	r3, r5
 8000366:	d302      	bcc.n	800036e <__udivmoddi4+0xce>
 8000368:	4282      	cmp	r2, r0
 800036a:	f200 80f8 	bhi.w	800055e <__udivmoddi4+0x2be>
 800036e:	1a84      	subs	r4, r0, r2
 8000370:	eb65 0203 	sbc.w	r2, r5, r3
 8000374:	2001      	movs	r0, #1
 8000376:	4617      	mov	r7, r2
 8000378:	2e00      	cmp	r6, #0
 800037a:	d0e2      	beq.n	8000342 <__udivmoddi4+0xa2>
 800037c:	e9c6 4700 	strd	r4, r7, [r6]
 8000380:	e7df      	b.n	8000342 <__udivmoddi4+0xa2>
 8000382:	b902      	cbnz	r2, 8000386 <__udivmoddi4+0xe6>
 8000384:	deff      	udf	#255	; 0xff
 8000386:	fab2 f382 	clz	r3, r2
 800038a:	2b00      	cmp	r3, #0
 800038c:	f040 8090 	bne.w	80004b0 <__udivmoddi4+0x210>
 8000390:	1a8a      	subs	r2, r1, r2
 8000392:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000396:	fa1f fe8c 	uxth.w	lr, ip
 800039a:	2101      	movs	r1, #1
 800039c:	fbb2 f5f7 	udiv	r5, r2, r7
 80003a0:	fb07 2015 	mls	r0, r7, r5, r2
 80003a4:	0c22      	lsrs	r2, r4, #16
 80003a6:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 80003aa:	fb0e f005 	mul.w	r0, lr, r5
 80003ae:	4290      	cmp	r0, r2
 80003b0:	d908      	bls.n	80003c4 <__udivmoddi4+0x124>
 80003b2:	eb1c 0202 	adds.w	r2, ip, r2
 80003b6:	f105 38ff 	add.w	r8, r5, #4294967295
 80003ba:	d202      	bcs.n	80003c2 <__udivmoddi4+0x122>
 80003bc:	4290      	cmp	r0, r2
 80003be:	f200 80cb 	bhi.w	8000558 <__udivmoddi4+0x2b8>
 80003c2:	4645      	mov	r5, r8
 80003c4:	1a12      	subs	r2, r2, r0
 80003c6:	b2a4      	uxth	r4, r4
 80003c8:	fbb2 f0f7 	udiv	r0, r2, r7
 80003cc:	fb07 2210 	mls	r2, r7, r0, r2
 80003d0:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80003d4:	fb0e fe00 	mul.w	lr, lr, r0
 80003d8:	45a6      	cmp	lr, r4
 80003da:	d908      	bls.n	80003ee <__udivmoddi4+0x14e>
 80003dc:	eb1c 0404 	adds.w	r4, ip, r4
 80003e0:	f100 32ff 	add.w	r2, r0, #4294967295
 80003e4:	d202      	bcs.n	80003ec <__udivmoddi4+0x14c>
 80003e6:	45a6      	cmp	lr, r4
 80003e8:	f200 80bb 	bhi.w	8000562 <__udivmoddi4+0x2c2>
 80003ec:	4610      	mov	r0, r2
 80003ee:	eba4 040e 	sub.w	r4, r4, lr
 80003f2:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 80003f6:	e79f      	b.n	8000338 <__udivmoddi4+0x98>
 80003f8:	f1c1 0720 	rsb	r7, r1, #32
 80003fc:	408b      	lsls	r3, r1
 80003fe:	fa22 fc07 	lsr.w	ip, r2, r7
 8000402:	ea4c 0c03 	orr.w	ip, ip, r3
 8000406:	fa05 f401 	lsl.w	r4, r5, r1
 800040a:	fa20 f307 	lsr.w	r3, r0, r7
 800040e:	40fd      	lsrs	r5, r7
 8000410:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000414:	4323      	orrs	r3, r4
 8000416:	fbb5 f8f9 	udiv	r8, r5, r9
 800041a:	fa1f fe8c 	uxth.w	lr, ip
 800041e:	fb09 5518 	mls	r5, r9, r8, r5
 8000422:	0c1c      	lsrs	r4, r3, #16
 8000424:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000428:	fb08 f50e 	mul.w	r5, r8, lr
 800042c:	42a5      	cmp	r5, r4
 800042e:	fa02 f201 	lsl.w	r2, r2, r1
 8000432:	fa00 f001 	lsl.w	r0, r0, r1
 8000436:	d90b      	bls.n	8000450 <__udivmoddi4+0x1b0>
 8000438:	eb1c 0404 	adds.w	r4, ip, r4
 800043c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000440:	f080 8088 	bcs.w	8000554 <__udivmoddi4+0x2b4>
 8000444:	42a5      	cmp	r5, r4
 8000446:	f240 8085 	bls.w	8000554 <__udivmoddi4+0x2b4>
 800044a:	f1a8 0802 	sub.w	r8, r8, #2
 800044e:	4464      	add	r4, ip
 8000450:	1b64      	subs	r4, r4, r5
 8000452:	b29d      	uxth	r5, r3
 8000454:	fbb4 f3f9 	udiv	r3, r4, r9
 8000458:	fb09 4413 	mls	r4, r9, r3, r4
 800045c:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000460:	fb03 fe0e 	mul.w	lr, r3, lr
 8000464:	45a6      	cmp	lr, r4
 8000466:	d908      	bls.n	800047a <__udivmoddi4+0x1da>
 8000468:	eb1c 0404 	adds.w	r4, ip, r4
 800046c:	f103 35ff 	add.w	r5, r3, #4294967295
 8000470:	d26c      	bcs.n	800054c <__udivmoddi4+0x2ac>
 8000472:	45a6      	cmp	lr, r4
 8000474:	d96a      	bls.n	800054c <__udivmoddi4+0x2ac>
 8000476:	3b02      	subs	r3, #2
 8000478:	4464      	add	r4, ip
 800047a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800047e:	fba3 9502 	umull	r9, r5, r3, r2
 8000482:	eba4 040e 	sub.w	r4, r4, lr
 8000486:	42ac      	cmp	r4, r5
 8000488:	46c8      	mov	r8, r9
 800048a:	46ae      	mov	lr, r5
 800048c:	d356      	bcc.n	800053c <__udivmoddi4+0x29c>
 800048e:	d053      	beq.n	8000538 <__udivmoddi4+0x298>
 8000490:	b156      	cbz	r6, 80004a8 <__udivmoddi4+0x208>
 8000492:	ebb0 0208 	subs.w	r2, r0, r8
 8000496:	eb64 040e 	sbc.w	r4, r4, lr
 800049a:	fa04 f707 	lsl.w	r7, r4, r7
 800049e:	40ca      	lsrs	r2, r1
 80004a0:	40cc      	lsrs	r4, r1
 80004a2:	4317      	orrs	r7, r2
 80004a4:	e9c6 7400 	strd	r7, r4, [r6]
 80004a8:	4618      	mov	r0, r3
 80004aa:	2100      	movs	r1, #0
 80004ac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004b0:	f1c3 0120 	rsb	r1, r3, #32
 80004b4:	fa02 fc03 	lsl.w	ip, r2, r3
 80004b8:	fa20 f201 	lsr.w	r2, r0, r1
 80004bc:	fa25 f101 	lsr.w	r1, r5, r1
 80004c0:	409d      	lsls	r5, r3
 80004c2:	432a      	orrs	r2, r5
 80004c4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004c8:	fa1f fe8c 	uxth.w	lr, ip
 80004cc:	fbb1 f0f7 	udiv	r0, r1, r7
 80004d0:	fb07 1510 	mls	r5, r7, r0, r1
 80004d4:	0c11      	lsrs	r1, r2, #16
 80004d6:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 80004da:	fb00 f50e 	mul.w	r5, r0, lr
 80004de:	428d      	cmp	r5, r1
 80004e0:	fa04 f403 	lsl.w	r4, r4, r3
 80004e4:	d908      	bls.n	80004f8 <__udivmoddi4+0x258>
 80004e6:	eb1c 0101 	adds.w	r1, ip, r1
 80004ea:	f100 38ff 	add.w	r8, r0, #4294967295
 80004ee:	d22f      	bcs.n	8000550 <__udivmoddi4+0x2b0>
 80004f0:	428d      	cmp	r5, r1
 80004f2:	d92d      	bls.n	8000550 <__udivmoddi4+0x2b0>
 80004f4:	3802      	subs	r0, #2
 80004f6:	4461      	add	r1, ip
 80004f8:	1b49      	subs	r1, r1, r5
 80004fa:	b292      	uxth	r2, r2
 80004fc:	fbb1 f5f7 	udiv	r5, r1, r7
 8000500:	fb07 1115 	mls	r1, r7, r5, r1
 8000504:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000508:	fb05 f10e 	mul.w	r1, r5, lr
 800050c:	4291      	cmp	r1, r2
 800050e:	d908      	bls.n	8000522 <__udivmoddi4+0x282>
 8000510:	eb1c 0202 	adds.w	r2, ip, r2
 8000514:	f105 38ff 	add.w	r8, r5, #4294967295
 8000518:	d216      	bcs.n	8000548 <__udivmoddi4+0x2a8>
 800051a:	4291      	cmp	r1, r2
 800051c:	d914      	bls.n	8000548 <__udivmoddi4+0x2a8>
 800051e:	3d02      	subs	r5, #2
 8000520:	4462      	add	r2, ip
 8000522:	1a52      	subs	r2, r2, r1
 8000524:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000528:	e738      	b.n	800039c <__udivmoddi4+0xfc>
 800052a:	4631      	mov	r1, r6
 800052c:	4630      	mov	r0, r6
 800052e:	e708      	b.n	8000342 <__udivmoddi4+0xa2>
 8000530:	4639      	mov	r1, r7
 8000532:	e6e6      	b.n	8000302 <__udivmoddi4+0x62>
 8000534:	4610      	mov	r0, r2
 8000536:	e6fb      	b.n	8000330 <__udivmoddi4+0x90>
 8000538:	4548      	cmp	r0, r9
 800053a:	d2a9      	bcs.n	8000490 <__udivmoddi4+0x1f0>
 800053c:	ebb9 0802 	subs.w	r8, r9, r2
 8000540:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000544:	3b01      	subs	r3, #1
 8000546:	e7a3      	b.n	8000490 <__udivmoddi4+0x1f0>
 8000548:	4645      	mov	r5, r8
 800054a:	e7ea      	b.n	8000522 <__udivmoddi4+0x282>
 800054c:	462b      	mov	r3, r5
 800054e:	e794      	b.n	800047a <__udivmoddi4+0x1da>
 8000550:	4640      	mov	r0, r8
 8000552:	e7d1      	b.n	80004f8 <__udivmoddi4+0x258>
 8000554:	46d0      	mov	r8, sl
 8000556:	e77b      	b.n	8000450 <__udivmoddi4+0x1b0>
 8000558:	3d02      	subs	r5, #2
 800055a:	4462      	add	r2, ip
 800055c:	e732      	b.n	80003c4 <__udivmoddi4+0x124>
 800055e:	4608      	mov	r0, r1
 8000560:	e70a      	b.n	8000378 <__udivmoddi4+0xd8>
 8000562:	4464      	add	r4, ip
 8000564:	3802      	subs	r0, #2
 8000566:	e742      	b.n	80003ee <__udivmoddi4+0x14e>

08000568 <__aeabi_idiv0>:
 8000568:	4770      	bx	lr
 800056a:	bf00      	nop

0800056c <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 800056c:	b480      	push	{r7}
 800056e:	b083      	sub	sp, #12
 8000570:	af00      	add	r7, sp, #0
 8000572:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8000574:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8000578:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	; 0xe80
 800057c:	f003 0301 	and.w	r3, r3, #1
 8000580:	2b00      	cmp	r3, #0
 8000582:	d013      	beq.n	80005ac <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 8000584:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8000588:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	; 0xe00
 800058c:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8000590:	2b00      	cmp	r3, #0
 8000592:	d00b      	beq.n	80005ac <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 8000594:	e000      	b.n	8000598 <ITM_SendChar+0x2c>
    {
      __NOP();
 8000596:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 8000598:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 800059c:	681b      	ldr	r3, [r3, #0]
 800059e:	2b00      	cmp	r3, #0
 80005a0:	d0f9      	beq.n	8000596 <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 80005a2:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80005a6:	687a      	ldr	r2, [r7, #4]
 80005a8:	b2d2      	uxtb	r2, r2
 80005aa:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 80005ac:	687b      	ldr	r3, [r7, #4]
}
 80005ae:	4618      	mov	r0, r3
 80005b0:	370c      	adds	r7, #12
 80005b2:	46bd      	mov	sp, r7
 80005b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005b8:	4770      	bx	lr
	...

080005bc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80005bc:	b580      	push	{r7, lr}
 80005be:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005c0:	f000 fc6c 	bl	8000e9c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005c4:	f000 f81e 	bl	8000604 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005c8:	f000 f93e 	bl	8000848 <MX_GPIO_Init>
  MX_DCMI_Init();
 80005cc:	f000 f878 	bl	80006c0 <MX_DCMI_Init>
  MX_SPI1_Init();
 80005d0:	f000 f8a4 	bl	800071c <MX_SPI1_Init>
  MX_SPI2_Init();
 80005d4:	f000 f8d8 	bl	8000788 <MX_SPI2_Init>
  MX_USART2_UART_Init();
 80005d8:	f000 f90c 	bl	80007f4 <MX_USART2_UART_Init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  DCMI->CR = 0x4003;
 80005dc:	4b07      	ldr	r3, [pc, #28]	; (80005fc <main+0x40>)
 80005de:	f244 0203 	movw	r2, #16387	; 0x4003
 80005e2:	601a      	str	r2, [r3, #0]
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  printf("Data: 0x%08X\n", (unsigned int)DCMI->DR);
 80005e4:	4b05      	ldr	r3, [pc, #20]	; (80005fc <main+0x40>)
 80005e6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80005e8:	4619      	mov	r1, r3
 80005ea:	4805      	ldr	r0, [pc, #20]	; (8000600 <main+0x44>)
 80005ec:	f002 f842 	bl	8002674 <iprintf>
	  HAL_Delay(1000);
 80005f0:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80005f4:	f000 fcc4 	bl	8000f80 <HAL_Delay>
	  printf("Data: 0x%08X\n", (unsigned int)DCMI->DR);
 80005f8:	e7f4      	b.n	80005e4 <main+0x28>
 80005fa:	bf00      	nop
 80005fc:	50050000 	.word	0x50050000
 8000600:	08003378 	.word	0x08003378

08000604 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000604:	b580      	push	{r7, lr}
 8000606:	b094      	sub	sp, #80	; 0x50
 8000608:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800060a:	f107 0320 	add.w	r3, r7, #32
 800060e:	2230      	movs	r2, #48	; 0x30
 8000610:	2100      	movs	r1, #0
 8000612:	4618      	mov	r0, r3
 8000614:	f002 f883 	bl	800271e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000618:	f107 030c 	add.w	r3, r7, #12
 800061c:	2200      	movs	r2, #0
 800061e:	601a      	str	r2, [r3, #0]
 8000620:	605a      	str	r2, [r3, #4]
 8000622:	609a      	str	r2, [r3, #8]
 8000624:	60da      	str	r2, [r3, #12]
 8000626:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000628:	2300      	movs	r3, #0
 800062a:	60bb      	str	r3, [r7, #8]
 800062c:	4b22      	ldr	r3, [pc, #136]	; (80006b8 <SystemClock_Config+0xb4>)
 800062e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000630:	4a21      	ldr	r2, [pc, #132]	; (80006b8 <SystemClock_Config+0xb4>)
 8000632:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000636:	6413      	str	r3, [r2, #64]	; 0x40
 8000638:	4b1f      	ldr	r3, [pc, #124]	; (80006b8 <SystemClock_Config+0xb4>)
 800063a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800063c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000640:	60bb      	str	r3, [r7, #8]
 8000642:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000644:	2300      	movs	r3, #0
 8000646:	607b      	str	r3, [r7, #4]
 8000648:	4b1c      	ldr	r3, [pc, #112]	; (80006bc <SystemClock_Config+0xb8>)
 800064a:	681b      	ldr	r3, [r3, #0]
 800064c:	4a1b      	ldr	r2, [pc, #108]	; (80006bc <SystemClock_Config+0xb8>)
 800064e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000652:	6013      	str	r3, [r2, #0]
 8000654:	4b19      	ldr	r3, [pc, #100]	; (80006bc <SystemClock_Config+0xb8>)
 8000656:	681b      	ldr	r3, [r3, #0]
 8000658:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800065c:	607b      	str	r3, [r7, #4]
 800065e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000660:	2302      	movs	r3, #2
 8000662:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000664:	2301      	movs	r3, #1
 8000666:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000668:	2310      	movs	r3, #16
 800066a:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800066c:	2300      	movs	r3, #0
 800066e:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000670:	f107 0320 	add.w	r3, r7, #32
 8000674:	4618      	mov	r0, r3
 8000676:	f000 ff95 	bl	80015a4 <HAL_RCC_OscConfig>
 800067a:	4603      	mov	r3, r0
 800067c:	2b00      	cmp	r3, #0
 800067e:	d001      	beq.n	8000684 <SystemClock_Config+0x80>
  {
    Error_Handler();
 8000680:	f000 f942 	bl	8000908 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000684:	230f      	movs	r3, #15
 8000686:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000688:	2300      	movs	r3, #0
 800068a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800068c:	2300      	movs	r3, #0
 800068e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000690:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000694:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000696:	2300      	movs	r3, #0
 8000698:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800069a:	f107 030c 	add.w	r3, r7, #12
 800069e:	2100      	movs	r1, #0
 80006a0:	4618      	mov	r0, r3
 80006a2:	f001 f9f7 	bl	8001a94 <HAL_RCC_ClockConfig>
 80006a6:	4603      	mov	r3, r0
 80006a8:	2b00      	cmp	r3, #0
 80006aa:	d001      	beq.n	80006b0 <SystemClock_Config+0xac>
  {
    Error_Handler();
 80006ac:	f000 f92c 	bl	8000908 <Error_Handler>
  }
}
 80006b0:	bf00      	nop
 80006b2:	3750      	adds	r7, #80	; 0x50
 80006b4:	46bd      	mov	sp, r7
 80006b6:	bd80      	pop	{r7, pc}
 80006b8:	40023800 	.word	0x40023800
 80006bc:	40007000 	.word	0x40007000

080006c0 <MX_DCMI_Init>:
  * @brief DCMI Initialization Function
  * @param None
  * @retval None
  */
static void MX_DCMI_Init(void)
{
 80006c0:	b580      	push	{r7, lr}
 80006c2:	af00      	add	r7, sp, #0
  /* USER CODE END DCMI_Init 0 */

  /* USER CODE BEGIN DCMI_Init 1 */

  /* USER CODE END DCMI_Init 1 */
  hdcmi.Instance = DCMI;
 80006c4:	4b13      	ldr	r3, [pc, #76]	; (8000714 <MX_DCMI_Init+0x54>)
 80006c6:	4a14      	ldr	r2, [pc, #80]	; (8000718 <MX_DCMI_Init+0x58>)
 80006c8:	601a      	str	r2, [r3, #0]
  hdcmi.Init.SynchroMode = DCMI_SYNCHRO_EMBEDDED;
 80006ca:	4b12      	ldr	r3, [pc, #72]	; (8000714 <MX_DCMI_Init+0x54>)
 80006cc:	2210      	movs	r2, #16
 80006ce:	605a      	str	r2, [r3, #4]
  hdcmi.Init.PCKPolarity = DCMI_PCKPOLARITY_FALLING;
 80006d0:	4b10      	ldr	r3, [pc, #64]	; (8000714 <MX_DCMI_Init+0x54>)
 80006d2:	2200      	movs	r2, #0
 80006d4:	609a      	str	r2, [r3, #8]
  hdcmi.Init.CaptureRate = DCMI_CR_ALL_FRAME;
 80006d6:	4b0f      	ldr	r3, [pc, #60]	; (8000714 <MX_DCMI_Init+0x54>)
 80006d8:	2200      	movs	r2, #0
 80006da:	615a      	str	r2, [r3, #20]
  hdcmi.Init.ExtendedDataMode = DCMI_EXTEND_DATA_8B;
 80006dc:	4b0d      	ldr	r3, [pc, #52]	; (8000714 <MX_DCMI_Init+0x54>)
 80006de:	2200      	movs	r2, #0
 80006e0:	619a      	str	r2, [r3, #24]
  hdcmi.Init.SyncroCode.FrameEndCode = 0;
 80006e2:	4b0c      	ldr	r3, [pc, #48]	; (8000714 <MX_DCMI_Init+0x54>)
 80006e4:	2200      	movs	r2, #0
 80006e6:	77da      	strb	r2, [r3, #31]
  hdcmi.Init.SyncroCode.FrameStartCode = 0;
 80006e8:	4b0a      	ldr	r3, [pc, #40]	; (8000714 <MX_DCMI_Init+0x54>)
 80006ea:	2200      	movs	r2, #0
 80006ec:	771a      	strb	r2, [r3, #28]
  hdcmi.Init.SyncroCode.LineStartCode = 0;
 80006ee:	4b09      	ldr	r3, [pc, #36]	; (8000714 <MX_DCMI_Init+0x54>)
 80006f0:	2200      	movs	r2, #0
 80006f2:	775a      	strb	r2, [r3, #29]
  hdcmi.Init.SyncroCode.LineEndCode = 0;
 80006f4:	4b07      	ldr	r3, [pc, #28]	; (8000714 <MX_DCMI_Init+0x54>)
 80006f6:	2200      	movs	r2, #0
 80006f8:	779a      	strb	r2, [r3, #30]
  hdcmi.Init.JPEGMode = DCMI_JPEG_DISABLE;
 80006fa:	4b06      	ldr	r3, [pc, #24]	; (8000714 <MX_DCMI_Init+0x54>)
 80006fc:	2200      	movs	r2, #0
 80006fe:	621a      	str	r2, [r3, #32]
  if (HAL_DCMI_Init(&hdcmi) != HAL_OK)
 8000700:	4804      	ldr	r0, [pc, #16]	; (8000714 <MX_DCMI_Init+0x54>)
 8000702:	f000 fd46 	bl	8001192 <HAL_DCMI_Init>
 8000706:	4603      	mov	r3, r0
 8000708:	2b00      	cmp	r3, #0
 800070a:	d001      	beq.n	8000710 <MX_DCMI_Init+0x50>
  {
    Error_Handler();
 800070c:	f000 f8fc 	bl	8000908 <Error_Handler>
  }
  /* USER CODE BEGIN DCMI_Init 2 */

  /* USER CODE END DCMI_Init 2 */

}
 8000710:	bf00      	nop
 8000712:	bd80      	pop	{r7, pc}
 8000714:	20000084 	.word	0x20000084
 8000718:	50050000 	.word	0x50050000

0800071c <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 800071c:	b580      	push	{r7, lr}
 800071e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000720:	4b17      	ldr	r3, [pc, #92]	; (8000780 <MX_SPI1_Init+0x64>)
 8000722:	4a18      	ldr	r2, [pc, #96]	; (8000784 <MX_SPI1_Init+0x68>)
 8000724:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000726:	4b16      	ldr	r3, [pc, #88]	; (8000780 <MX_SPI1_Init+0x64>)
 8000728:	f44f 7282 	mov.w	r2, #260	; 0x104
 800072c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800072e:	4b14      	ldr	r3, [pc, #80]	; (8000780 <MX_SPI1_Init+0x64>)
 8000730:	2200      	movs	r2, #0
 8000732:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000734:	4b12      	ldr	r3, [pc, #72]	; (8000780 <MX_SPI1_Init+0x64>)
 8000736:	2200      	movs	r2, #0
 8000738:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800073a:	4b11      	ldr	r3, [pc, #68]	; (8000780 <MX_SPI1_Init+0x64>)
 800073c:	2200      	movs	r2, #0
 800073e:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000740:	4b0f      	ldr	r3, [pc, #60]	; (8000780 <MX_SPI1_Init+0x64>)
 8000742:	2200      	movs	r2, #0
 8000744:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000746:	4b0e      	ldr	r3, [pc, #56]	; (8000780 <MX_SPI1_Init+0x64>)
 8000748:	f44f 7200 	mov.w	r2, #512	; 0x200
 800074c:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800074e:	4b0c      	ldr	r3, [pc, #48]	; (8000780 <MX_SPI1_Init+0x64>)
 8000750:	2200      	movs	r2, #0
 8000752:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000754:	4b0a      	ldr	r3, [pc, #40]	; (8000780 <MX_SPI1_Init+0x64>)
 8000756:	2200      	movs	r2, #0
 8000758:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800075a:	4b09      	ldr	r3, [pc, #36]	; (8000780 <MX_SPI1_Init+0x64>)
 800075c:	2200      	movs	r2, #0
 800075e:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000760:	4b07      	ldr	r3, [pc, #28]	; (8000780 <MX_SPI1_Init+0x64>)
 8000762:	2200      	movs	r2, #0
 8000764:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8000766:	4b06      	ldr	r3, [pc, #24]	; (8000780 <MX_SPI1_Init+0x64>)
 8000768:	220a      	movs	r2, #10
 800076a:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800076c:	4804      	ldr	r0, [pc, #16]	; (8000780 <MX_SPI1_Init+0x64>)
 800076e:	f001 fb71 	bl	8001e54 <HAL_SPI_Init>
 8000772:	4603      	mov	r3, r0
 8000774:	2b00      	cmp	r3, #0
 8000776:	d001      	beq.n	800077c <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8000778:	f000 f8c6 	bl	8000908 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800077c:	bf00      	nop
 800077e:	bd80      	pop	{r7, pc}
 8000780:	200000c4 	.word	0x200000c4
 8000784:	40013000 	.word	0x40013000

08000788 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8000788:	b580      	push	{r7, lr}
 800078a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 800078c:	4b17      	ldr	r3, [pc, #92]	; (80007ec <MX_SPI2_Init+0x64>)
 800078e:	4a18      	ldr	r2, [pc, #96]	; (80007f0 <MX_SPI2_Init+0x68>)
 8000790:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8000792:	4b16      	ldr	r3, [pc, #88]	; (80007ec <MX_SPI2_Init+0x64>)
 8000794:	f44f 7282 	mov.w	r2, #260	; 0x104
 8000798:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 800079a:	4b14      	ldr	r3, [pc, #80]	; (80007ec <MX_SPI2_Init+0x64>)
 800079c:	2200      	movs	r2, #0
 800079e:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 80007a0:	4b12      	ldr	r3, [pc, #72]	; (80007ec <MX_SPI2_Init+0x64>)
 80007a2:	2200      	movs	r2, #0
 80007a4:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 80007a6:	4b11      	ldr	r3, [pc, #68]	; (80007ec <MX_SPI2_Init+0x64>)
 80007a8:	2200      	movs	r2, #0
 80007aa:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 80007ac:	4b0f      	ldr	r3, [pc, #60]	; (80007ec <MX_SPI2_Init+0x64>)
 80007ae:	2200      	movs	r2, #0
 80007b0:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 80007b2:	4b0e      	ldr	r3, [pc, #56]	; (80007ec <MX_SPI2_Init+0x64>)
 80007b4:	f44f 7200 	mov.w	r2, #512	; 0x200
 80007b8:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80007ba:	4b0c      	ldr	r3, [pc, #48]	; (80007ec <MX_SPI2_Init+0x64>)
 80007bc:	2200      	movs	r2, #0
 80007be:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80007c0:	4b0a      	ldr	r3, [pc, #40]	; (80007ec <MX_SPI2_Init+0x64>)
 80007c2:	2200      	movs	r2, #0
 80007c4:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80007c6:	4b09      	ldr	r3, [pc, #36]	; (80007ec <MX_SPI2_Init+0x64>)
 80007c8:	2200      	movs	r2, #0
 80007ca:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80007cc:	4b07      	ldr	r3, [pc, #28]	; (80007ec <MX_SPI2_Init+0x64>)
 80007ce:	2200      	movs	r2, #0
 80007d0:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 80007d2:	4b06      	ldr	r3, [pc, #24]	; (80007ec <MX_SPI2_Init+0x64>)
 80007d4:	220a      	movs	r2, #10
 80007d6:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80007d8:	4804      	ldr	r0, [pc, #16]	; (80007ec <MX_SPI2_Init+0x64>)
 80007da:	f001 fb3b 	bl	8001e54 <HAL_SPI_Init>
 80007de:	4603      	mov	r3, r0
 80007e0:	2b00      	cmp	r3, #0
 80007e2:	d001      	beq.n	80007e8 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 80007e4:	f000 f890 	bl	8000908 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 80007e8:	bf00      	nop
 80007ea:	bd80      	pop	{r7, pc}
 80007ec:	2000011c 	.word	0x2000011c
 80007f0:	40003800 	.word	0x40003800

080007f4 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80007f4:	b580      	push	{r7, lr}
 80007f6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80007f8:	4b11      	ldr	r3, [pc, #68]	; (8000840 <MX_USART2_UART_Init+0x4c>)
 80007fa:	4a12      	ldr	r2, [pc, #72]	; (8000844 <MX_USART2_UART_Init+0x50>)
 80007fc:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80007fe:	4b10      	ldr	r3, [pc, #64]	; (8000840 <MX_USART2_UART_Init+0x4c>)
 8000800:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000804:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000806:	4b0e      	ldr	r3, [pc, #56]	; (8000840 <MX_USART2_UART_Init+0x4c>)
 8000808:	2200      	movs	r2, #0
 800080a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800080c:	4b0c      	ldr	r3, [pc, #48]	; (8000840 <MX_USART2_UART_Init+0x4c>)
 800080e:	2200      	movs	r2, #0
 8000810:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000812:	4b0b      	ldr	r3, [pc, #44]	; (8000840 <MX_USART2_UART_Init+0x4c>)
 8000814:	2200      	movs	r2, #0
 8000816:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000818:	4b09      	ldr	r3, [pc, #36]	; (8000840 <MX_USART2_UART_Init+0x4c>)
 800081a:	220c      	movs	r2, #12
 800081c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800081e:	4b08      	ldr	r3, [pc, #32]	; (8000840 <MX_USART2_UART_Init+0x4c>)
 8000820:	2200      	movs	r2, #0
 8000822:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000824:	4b06      	ldr	r3, [pc, #24]	; (8000840 <MX_USART2_UART_Init+0x4c>)
 8000826:	2200      	movs	r2, #0
 8000828:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800082a:	4805      	ldr	r0, [pc, #20]	; (8000840 <MX_USART2_UART_Init+0x4c>)
 800082c:	f001 fb9b 	bl	8001f66 <HAL_UART_Init>
 8000830:	4603      	mov	r3, r0
 8000832:	2b00      	cmp	r3, #0
 8000834:	d001      	beq.n	800083a <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000836:	f000 f867 	bl	8000908 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800083a:	bf00      	nop
 800083c:	bd80      	pop	{r7, pc}
 800083e:	bf00      	nop
 8000840:	20000174 	.word	0x20000174
 8000844:	40004400 	.word	0x40004400

08000848 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000848:	b480      	push	{r7}
 800084a:	b085      	sub	sp, #20
 800084c:	af00      	add	r7, sp, #0
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800084e:	2300      	movs	r3, #0
 8000850:	60fb      	str	r3, [r7, #12]
 8000852:	4b1e      	ldr	r3, [pc, #120]	; (80008cc <MX_GPIO_Init+0x84>)
 8000854:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000856:	4a1d      	ldr	r2, [pc, #116]	; (80008cc <MX_GPIO_Init+0x84>)
 8000858:	f043 0310 	orr.w	r3, r3, #16
 800085c:	6313      	str	r3, [r2, #48]	; 0x30
 800085e:	4b1b      	ldr	r3, [pc, #108]	; (80008cc <MX_GPIO_Init+0x84>)
 8000860:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000862:	f003 0310 	and.w	r3, r3, #16
 8000866:	60fb      	str	r3, [r7, #12]
 8000868:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800086a:	2300      	movs	r3, #0
 800086c:	60bb      	str	r3, [r7, #8]
 800086e:	4b17      	ldr	r3, [pc, #92]	; (80008cc <MX_GPIO_Init+0x84>)
 8000870:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000872:	4a16      	ldr	r2, [pc, #88]	; (80008cc <MX_GPIO_Init+0x84>)
 8000874:	f043 0304 	orr.w	r3, r3, #4
 8000878:	6313      	str	r3, [r2, #48]	; 0x30
 800087a:	4b14      	ldr	r3, [pc, #80]	; (80008cc <MX_GPIO_Init+0x84>)
 800087c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800087e:	f003 0304 	and.w	r3, r3, #4
 8000882:	60bb      	str	r3, [r7, #8]
 8000884:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000886:	2300      	movs	r3, #0
 8000888:	607b      	str	r3, [r7, #4]
 800088a:	4b10      	ldr	r3, [pc, #64]	; (80008cc <MX_GPIO_Init+0x84>)
 800088c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800088e:	4a0f      	ldr	r2, [pc, #60]	; (80008cc <MX_GPIO_Init+0x84>)
 8000890:	f043 0301 	orr.w	r3, r3, #1
 8000894:	6313      	str	r3, [r2, #48]	; 0x30
 8000896:	4b0d      	ldr	r3, [pc, #52]	; (80008cc <MX_GPIO_Init+0x84>)
 8000898:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800089a:	f003 0301 	and.w	r3, r3, #1
 800089e:	607b      	str	r3, [r7, #4]
 80008a0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80008a2:	2300      	movs	r3, #0
 80008a4:	603b      	str	r3, [r7, #0]
 80008a6:	4b09      	ldr	r3, [pc, #36]	; (80008cc <MX_GPIO_Init+0x84>)
 80008a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008aa:	4a08      	ldr	r2, [pc, #32]	; (80008cc <MX_GPIO_Init+0x84>)
 80008ac:	f043 0302 	orr.w	r3, r3, #2
 80008b0:	6313      	str	r3, [r2, #48]	; 0x30
 80008b2:	4b06      	ldr	r3, [pc, #24]	; (80008cc <MX_GPIO_Init+0x84>)
 80008b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008b6:	f003 0302 	and.w	r3, r3, #2
 80008ba:	603b      	str	r3, [r7, #0]
 80008bc:	683b      	ldr	r3, [r7, #0]

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80008be:	bf00      	nop
 80008c0:	3714      	adds	r7, #20
 80008c2:	46bd      	mov	sp, r7
 80008c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008c8:	4770      	bx	lr
 80008ca:	bf00      	nop
 80008cc:	40023800 	.word	0x40023800

080008d0 <_write>:

/* USER CODE BEGIN 4 */
int _write(int file, char *ptr, int len)
{
 80008d0:	b580      	push	{r7, lr}
 80008d2:	b086      	sub	sp, #24
 80008d4:	af00      	add	r7, sp, #0
 80008d6:	60f8      	str	r0, [r7, #12]
 80008d8:	60b9      	str	r1, [r7, #8]
 80008da:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80008dc:	2300      	movs	r3, #0
 80008de:	617b      	str	r3, [r7, #20]
 80008e0:	e009      	b.n	80008f6 <_write+0x26>
  {
    ITM_SendChar(*ptr++);
 80008e2:	68bb      	ldr	r3, [r7, #8]
 80008e4:	1c5a      	adds	r2, r3, #1
 80008e6:	60ba      	str	r2, [r7, #8]
 80008e8:	781b      	ldrb	r3, [r3, #0]
 80008ea:	4618      	mov	r0, r3
 80008ec:	f7ff fe3e 	bl	800056c <ITM_SendChar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80008f0:	697b      	ldr	r3, [r7, #20]
 80008f2:	3301      	adds	r3, #1
 80008f4:	617b      	str	r3, [r7, #20]
 80008f6:	697a      	ldr	r2, [r7, #20]
 80008f8:	687b      	ldr	r3, [r7, #4]
 80008fa:	429a      	cmp	r2, r3
 80008fc:	dbf1      	blt.n	80008e2 <_write+0x12>
  }
  return len;
 80008fe:	687b      	ldr	r3, [r7, #4]
}
 8000900:	4618      	mov	r0, r3
 8000902:	3718      	adds	r7, #24
 8000904:	46bd      	mov	sp, r7
 8000906:	bd80      	pop	{r7, pc}

08000908 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000908:	b480      	push	{r7}
 800090a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800090c:	b672      	cpsid	i
}
 800090e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000910:	e7fe      	b.n	8000910 <Error_Handler+0x8>
	...

08000914 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000914:	b480      	push	{r7}
 8000916:	b083      	sub	sp, #12
 8000918:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800091a:	2300      	movs	r3, #0
 800091c:	607b      	str	r3, [r7, #4]
 800091e:	4b10      	ldr	r3, [pc, #64]	; (8000960 <HAL_MspInit+0x4c>)
 8000920:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000922:	4a0f      	ldr	r2, [pc, #60]	; (8000960 <HAL_MspInit+0x4c>)
 8000924:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000928:	6453      	str	r3, [r2, #68]	; 0x44
 800092a:	4b0d      	ldr	r3, [pc, #52]	; (8000960 <HAL_MspInit+0x4c>)
 800092c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800092e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000932:	607b      	str	r3, [r7, #4]
 8000934:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000936:	2300      	movs	r3, #0
 8000938:	603b      	str	r3, [r7, #0]
 800093a:	4b09      	ldr	r3, [pc, #36]	; (8000960 <HAL_MspInit+0x4c>)
 800093c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800093e:	4a08      	ldr	r2, [pc, #32]	; (8000960 <HAL_MspInit+0x4c>)
 8000940:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000944:	6413      	str	r3, [r2, #64]	; 0x40
 8000946:	4b06      	ldr	r3, [pc, #24]	; (8000960 <HAL_MspInit+0x4c>)
 8000948:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800094a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800094e:	603b      	str	r3, [r7, #0]
 8000950:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000952:	bf00      	nop
 8000954:	370c      	adds	r7, #12
 8000956:	46bd      	mov	sp, r7
 8000958:	f85d 7b04 	ldr.w	r7, [sp], #4
 800095c:	4770      	bx	lr
 800095e:	bf00      	nop
 8000960:	40023800 	.word	0x40023800

08000964 <HAL_DCMI_MspInit>:
* This function configures the hardware resources used in this example
* @param hdcmi: DCMI handle pointer
* @retval None
*/
void HAL_DCMI_MspInit(DCMI_HandleTypeDef* hdcmi)
{
 8000964:	b580      	push	{r7, lr}
 8000966:	b08c      	sub	sp, #48	; 0x30
 8000968:	af00      	add	r7, sp, #0
 800096a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800096c:	f107 031c 	add.w	r3, r7, #28
 8000970:	2200      	movs	r2, #0
 8000972:	601a      	str	r2, [r3, #0]
 8000974:	605a      	str	r2, [r3, #4]
 8000976:	609a      	str	r2, [r3, #8]
 8000978:	60da      	str	r2, [r3, #12]
 800097a:	611a      	str	r2, [r3, #16]
  if(hdcmi->Instance==DCMI)
 800097c:	687b      	ldr	r3, [r7, #4]
 800097e:	681b      	ldr	r3, [r3, #0]
 8000980:	4a47      	ldr	r2, [pc, #284]	; (8000aa0 <HAL_DCMI_MspInit+0x13c>)
 8000982:	4293      	cmp	r3, r2
 8000984:	f040 8087 	bne.w	8000a96 <HAL_DCMI_MspInit+0x132>
  {
  /* USER CODE BEGIN DCMI_MspInit 0 */

  /* USER CODE END DCMI_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DCMI_CLK_ENABLE();
 8000988:	2300      	movs	r3, #0
 800098a:	61bb      	str	r3, [r7, #24]
 800098c:	4b45      	ldr	r3, [pc, #276]	; (8000aa4 <HAL_DCMI_MspInit+0x140>)
 800098e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000990:	4a44      	ldr	r2, [pc, #272]	; (8000aa4 <HAL_DCMI_MspInit+0x140>)
 8000992:	f043 0301 	orr.w	r3, r3, #1
 8000996:	6353      	str	r3, [r2, #52]	; 0x34
 8000998:	4b42      	ldr	r3, [pc, #264]	; (8000aa4 <HAL_DCMI_MspInit+0x140>)
 800099a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800099c:	f003 0301 	and.w	r3, r3, #1
 80009a0:	61bb      	str	r3, [r7, #24]
 80009a2:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 80009a4:	2300      	movs	r3, #0
 80009a6:	617b      	str	r3, [r7, #20]
 80009a8:	4b3e      	ldr	r3, [pc, #248]	; (8000aa4 <HAL_DCMI_MspInit+0x140>)
 80009aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009ac:	4a3d      	ldr	r2, [pc, #244]	; (8000aa4 <HAL_DCMI_MspInit+0x140>)
 80009ae:	f043 0310 	orr.w	r3, r3, #16
 80009b2:	6313      	str	r3, [r2, #48]	; 0x30
 80009b4:	4b3b      	ldr	r3, [pc, #236]	; (8000aa4 <HAL_DCMI_MspInit+0x140>)
 80009b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009b8:	f003 0310 	and.w	r3, r3, #16
 80009bc:	617b      	str	r3, [r7, #20]
 80009be:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80009c0:	2300      	movs	r3, #0
 80009c2:	613b      	str	r3, [r7, #16]
 80009c4:	4b37      	ldr	r3, [pc, #220]	; (8000aa4 <HAL_DCMI_MspInit+0x140>)
 80009c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009c8:	4a36      	ldr	r2, [pc, #216]	; (8000aa4 <HAL_DCMI_MspInit+0x140>)
 80009ca:	f043 0301 	orr.w	r3, r3, #1
 80009ce:	6313      	str	r3, [r2, #48]	; 0x30
 80009d0:	4b34      	ldr	r3, [pc, #208]	; (8000aa4 <HAL_DCMI_MspInit+0x140>)
 80009d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009d4:	f003 0301 	and.w	r3, r3, #1
 80009d8:	613b      	str	r3, [r7, #16]
 80009da:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80009dc:	2300      	movs	r3, #0
 80009de:	60fb      	str	r3, [r7, #12]
 80009e0:	4b30      	ldr	r3, [pc, #192]	; (8000aa4 <HAL_DCMI_MspInit+0x140>)
 80009e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009e4:	4a2f      	ldr	r2, [pc, #188]	; (8000aa4 <HAL_DCMI_MspInit+0x140>)
 80009e6:	f043 0304 	orr.w	r3, r3, #4
 80009ea:	6313      	str	r3, [r2, #48]	; 0x30
 80009ec:	4b2d      	ldr	r3, [pc, #180]	; (8000aa4 <HAL_DCMI_MspInit+0x140>)
 80009ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009f0:	f003 0304 	and.w	r3, r3, #4
 80009f4:	60fb      	str	r3, [r7, #12]
 80009f6:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80009f8:	2300      	movs	r3, #0
 80009fa:	60bb      	str	r3, [r7, #8]
 80009fc:	4b29      	ldr	r3, [pc, #164]	; (8000aa4 <HAL_DCMI_MspInit+0x140>)
 80009fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a00:	4a28      	ldr	r2, [pc, #160]	; (8000aa4 <HAL_DCMI_MspInit+0x140>)
 8000a02:	f043 0302 	orr.w	r3, r3, #2
 8000a06:	6313      	str	r3, [r2, #48]	; 0x30
 8000a08:	4b26      	ldr	r3, [pc, #152]	; (8000aa4 <HAL_DCMI_MspInit+0x140>)
 8000a0a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a0c:	f003 0302 	and.w	r3, r3, #2
 8000a10:	60bb      	str	r3, [r7, #8]
 8000a12:	68bb      	ldr	r3, [r7, #8]
    PC7     ------> DCMI_D1
    PC8     ------> DCMI_D2
    PC9     ------> DCMI_D3
    PB6     ------> DCMI_D5
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6;
 8000a14:	2370      	movs	r3, #112	; 0x70
 8000a16:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a18:	2302      	movs	r3, #2
 8000a1a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a1c:	2300      	movs	r3, #0
 8000a1e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a20:	2300      	movs	r3, #0
 8000a22:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 8000a24:	230d      	movs	r3, #13
 8000a26:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000a28:	f107 031c 	add.w	r3, r7, #28
 8000a2c:	4619      	mov	r1, r3
 8000a2e:	481e      	ldr	r0, [pc, #120]	; (8000aa8 <HAL_DCMI_MspInit+0x144>)
 8000a30:	f000 fc1c 	bl	800126c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8000a34:	2340      	movs	r3, #64	; 0x40
 8000a36:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a38:	2302      	movs	r3, #2
 8000a3a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a3c:	2300      	movs	r3, #0
 8000a3e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a40:	2300      	movs	r3, #0
 8000a42:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 8000a44:	230d      	movs	r3, #13
 8000a46:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a48:	f107 031c 	add.w	r3, r7, #28
 8000a4c:	4619      	mov	r1, r3
 8000a4e:	4817      	ldr	r0, [pc, #92]	; (8000aac <HAL_DCMI_MspInit+0x148>)
 8000a50:	f000 fc0c 	bl	800126c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
 8000a54:	f44f 7370 	mov.w	r3, #960	; 0x3c0
 8000a58:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a5a:	2302      	movs	r3, #2
 8000a5c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a5e:	2300      	movs	r3, #0
 8000a60:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a62:	2300      	movs	r3, #0
 8000a64:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 8000a66:	230d      	movs	r3, #13
 8000a68:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000a6a:	f107 031c 	add.w	r3, r7, #28
 8000a6e:	4619      	mov	r1, r3
 8000a70:	480f      	ldr	r0, [pc, #60]	; (8000ab0 <HAL_DCMI_MspInit+0x14c>)
 8000a72:	f000 fbfb 	bl	800126c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8000a76:	2340      	movs	r3, #64	; 0x40
 8000a78:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a7a:	2302      	movs	r3, #2
 8000a7c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a7e:	2300      	movs	r3, #0
 8000a80:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a82:	2300      	movs	r3, #0
 8000a84:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 8000a86:	230d      	movs	r3, #13
 8000a88:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000a8a:	f107 031c 	add.w	r3, r7, #28
 8000a8e:	4619      	mov	r1, r3
 8000a90:	4808      	ldr	r0, [pc, #32]	; (8000ab4 <HAL_DCMI_MspInit+0x150>)
 8000a92:	f000 fbeb 	bl	800126c <HAL_GPIO_Init>
  /* USER CODE BEGIN DCMI_MspInit 1 */

  /* USER CODE END DCMI_MspInit 1 */
  }

}
 8000a96:	bf00      	nop
 8000a98:	3730      	adds	r7, #48	; 0x30
 8000a9a:	46bd      	mov	sp, r7
 8000a9c:	bd80      	pop	{r7, pc}
 8000a9e:	bf00      	nop
 8000aa0:	50050000 	.word	0x50050000
 8000aa4:	40023800 	.word	0x40023800
 8000aa8:	40021000 	.word	0x40021000
 8000aac:	40020000 	.word	0x40020000
 8000ab0:	40020800 	.word	0x40020800
 8000ab4:	40020400 	.word	0x40020400

08000ab8 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000ab8:	b580      	push	{r7, lr}
 8000aba:	b08e      	sub	sp, #56	; 0x38
 8000abc:	af00      	add	r7, sp, #0
 8000abe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ac0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000ac4:	2200      	movs	r2, #0
 8000ac6:	601a      	str	r2, [r3, #0]
 8000ac8:	605a      	str	r2, [r3, #4]
 8000aca:	609a      	str	r2, [r3, #8]
 8000acc:	60da      	str	r2, [r3, #12]
 8000ace:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8000ad0:	687b      	ldr	r3, [r7, #4]
 8000ad2:	681b      	ldr	r3, [r3, #0]
 8000ad4:	4a50      	ldr	r2, [pc, #320]	; (8000c18 <HAL_SPI_MspInit+0x160>)
 8000ad6:	4293      	cmp	r3, r2
 8000ad8:	d14a      	bne.n	8000b70 <HAL_SPI_MspInit+0xb8>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000ada:	2300      	movs	r3, #0
 8000adc:	623b      	str	r3, [r7, #32]
 8000ade:	4b4f      	ldr	r3, [pc, #316]	; (8000c1c <HAL_SPI_MspInit+0x164>)
 8000ae0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000ae2:	4a4e      	ldr	r2, [pc, #312]	; (8000c1c <HAL_SPI_MspInit+0x164>)
 8000ae4:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000ae8:	6453      	str	r3, [r2, #68]	; 0x44
 8000aea:	4b4c      	ldr	r3, [pc, #304]	; (8000c1c <HAL_SPI_MspInit+0x164>)
 8000aec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000aee:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000af2:	623b      	str	r3, [r7, #32]
 8000af4:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000af6:	2300      	movs	r3, #0
 8000af8:	61fb      	str	r3, [r7, #28]
 8000afa:	4b48      	ldr	r3, [pc, #288]	; (8000c1c <HAL_SPI_MspInit+0x164>)
 8000afc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000afe:	4a47      	ldr	r2, [pc, #284]	; (8000c1c <HAL_SPI_MspInit+0x164>)
 8000b00:	f043 0301 	orr.w	r3, r3, #1
 8000b04:	6313      	str	r3, [r2, #48]	; 0x30
 8000b06:	4b45      	ldr	r3, [pc, #276]	; (8000c1c <HAL_SPI_MspInit+0x164>)
 8000b08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b0a:	f003 0301 	and.w	r3, r3, #1
 8000b0e:	61fb      	str	r3, [r7, #28]
 8000b10:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000b12:	2300      	movs	r3, #0
 8000b14:	61bb      	str	r3, [r7, #24]
 8000b16:	4b41      	ldr	r3, [pc, #260]	; (8000c1c <HAL_SPI_MspInit+0x164>)
 8000b18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b1a:	4a40      	ldr	r2, [pc, #256]	; (8000c1c <HAL_SPI_MspInit+0x164>)
 8000b1c:	f043 0302 	orr.w	r3, r3, #2
 8000b20:	6313      	str	r3, [r2, #48]	; 0x30
 8000b22:	4b3e      	ldr	r3, [pc, #248]	; (8000c1c <HAL_SPI_MspInit+0x164>)
 8000b24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b26:	f003 0302 	and.w	r3, r3, #2
 8000b2a:	61bb      	str	r3, [r7, #24]
 8000b2c:	69bb      	ldr	r3, [r7, #24]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI
    PB4     ------> SPI1_MISO
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8000b2e:	23a0      	movs	r3, #160	; 0xa0
 8000b30:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b32:	2302      	movs	r3, #2
 8000b34:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b36:	2300      	movs	r3, #0
 8000b38:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000b3a:	2303      	movs	r3, #3
 8000b3c:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000b3e:	2305      	movs	r3, #5
 8000b40:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b42:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000b46:	4619      	mov	r1, r3
 8000b48:	4835      	ldr	r0, [pc, #212]	; (8000c20 <HAL_SPI_MspInit+0x168>)
 8000b4a:	f000 fb8f 	bl	800126c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8000b4e:	2310      	movs	r3, #16
 8000b50:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b52:	2302      	movs	r3, #2
 8000b54:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b56:	2300      	movs	r3, #0
 8000b58:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000b5a:	2303      	movs	r3, #3
 8000b5c:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000b5e:	2305      	movs	r3, #5
 8000b60:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000b62:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000b66:	4619      	mov	r1, r3
 8000b68:	482e      	ldr	r0, [pc, #184]	; (8000c24 <HAL_SPI_MspInit+0x16c>)
 8000b6a:	f000 fb7f 	bl	800126c <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8000b6e:	e04f      	b.n	8000c10 <HAL_SPI_MspInit+0x158>
  else if(hspi->Instance==SPI2)
 8000b70:	687b      	ldr	r3, [r7, #4]
 8000b72:	681b      	ldr	r3, [r3, #0]
 8000b74:	4a2c      	ldr	r2, [pc, #176]	; (8000c28 <HAL_SPI_MspInit+0x170>)
 8000b76:	4293      	cmp	r3, r2
 8000b78:	d14a      	bne.n	8000c10 <HAL_SPI_MspInit+0x158>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8000b7a:	2300      	movs	r3, #0
 8000b7c:	617b      	str	r3, [r7, #20]
 8000b7e:	4b27      	ldr	r3, [pc, #156]	; (8000c1c <HAL_SPI_MspInit+0x164>)
 8000b80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b82:	4a26      	ldr	r2, [pc, #152]	; (8000c1c <HAL_SPI_MspInit+0x164>)
 8000b84:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000b88:	6413      	str	r3, [r2, #64]	; 0x40
 8000b8a:	4b24      	ldr	r3, [pc, #144]	; (8000c1c <HAL_SPI_MspInit+0x164>)
 8000b8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b8e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000b92:	617b      	str	r3, [r7, #20]
 8000b94:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000b96:	2300      	movs	r3, #0
 8000b98:	613b      	str	r3, [r7, #16]
 8000b9a:	4b20      	ldr	r3, [pc, #128]	; (8000c1c <HAL_SPI_MspInit+0x164>)
 8000b9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b9e:	4a1f      	ldr	r2, [pc, #124]	; (8000c1c <HAL_SPI_MspInit+0x164>)
 8000ba0:	f043 0304 	orr.w	r3, r3, #4
 8000ba4:	6313      	str	r3, [r2, #48]	; 0x30
 8000ba6:	4b1d      	ldr	r3, [pc, #116]	; (8000c1c <HAL_SPI_MspInit+0x164>)
 8000ba8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000baa:	f003 0304 	and.w	r3, r3, #4
 8000bae:	613b      	str	r3, [r7, #16]
 8000bb0:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000bb2:	2300      	movs	r3, #0
 8000bb4:	60fb      	str	r3, [r7, #12]
 8000bb6:	4b19      	ldr	r3, [pc, #100]	; (8000c1c <HAL_SPI_MspInit+0x164>)
 8000bb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bba:	4a18      	ldr	r2, [pc, #96]	; (8000c1c <HAL_SPI_MspInit+0x164>)
 8000bbc:	f043 0302 	orr.w	r3, r3, #2
 8000bc0:	6313      	str	r3, [r2, #48]	; 0x30
 8000bc2:	4b16      	ldr	r3, [pc, #88]	; (8000c1c <HAL_SPI_MspInit+0x164>)
 8000bc4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bc6:	f003 0302 	and.w	r3, r3, #2
 8000bca:	60fb      	str	r3, [r7, #12]
 8000bcc:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000bce:	230c      	movs	r3, #12
 8000bd0:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000bd2:	2302      	movs	r3, #2
 8000bd4:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bd6:	2300      	movs	r3, #0
 8000bd8:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000bda:	2303      	movs	r3, #3
 8000bdc:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000bde:	2305      	movs	r3, #5
 8000be0:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000be2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000be6:	4619      	mov	r1, r3
 8000be8:	4810      	ldr	r0, [pc, #64]	; (8000c2c <HAL_SPI_MspInit+0x174>)
 8000bea:	f000 fb3f 	bl	800126c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8000bee:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000bf2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000bf4:	2302      	movs	r3, #2
 8000bf6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bf8:	2300      	movs	r3, #0
 8000bfa:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000bfc:	2303      	movs	r3, #3
 8000bfe:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000c00:	2305      	movs	r3, #5
 8000c02:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000c04:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000c08:	4619      	mov	r1, r3
 8000c0a:	4806      	ldr	r0, [pc, #24]	; (8000c24 <HAL_SPI_MspInit+0x16c>)
 8000c0c:	f000 fb2e 	bl	800126c <HAL_GPIO_Init>
}
 8000c10:	bf00      	nop
 8000c12:	3738      	adds	r7, #56	; 0x38
 8000c14:	46bd      	mov	sp, r7
 8000c16:	bd80      	pop	{r7, pc}
 8000c18:	40013000 	.word	0x40013000
 8000c1c:	40023800 	.word	0x40023800
 8000c20:	40020000 	.word	0x40020000
 8000c24:	40020400 	.word	0x40020400
 8000c28:	40003800 	.word	0x40003800
 8000c2c:	40020800 	.word	0x40020800

08000c30 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000c30:	b580      	push	{r7, lr}
 8000c32:	b08a      	sub	sp, #40	; 0x28
 8000c34:	af00      	add	r7, sp, #0
 8000c36:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c38:	f107 0314 	add.w	r3, r7, #20
 8000c3c:	2200      	movs	r2, #0
 8000c3e:	601a      	str	r2, [r3, #0]
 8000c40:	605a      	str	r2, [r3, #4]
 8000c42:	609a      	str	r2, [r3, #8]
 8000c44:	60da      	str	r2, [r3, #12]
 8000c46:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8000c48:	687b      	ldr	r3, [r7, #4]
 8000c4a:	681b      	ldr	r3, [r3, #0]
 8000c4c:	4a19      	ldr	r2, [pc, #100]	; (8000cb4 <HAL_UART_MspInit+0x84>)
 8000c4e:	4293      	cmp	r3, r2
 8000c50:	d12b      	bne.n	8000caa <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000c52:	2300      	movs	r3, #0
 8000c54:	613b      	str	r3, [r7, #16]
 8000c56:	4b18      	ldr	r3, [pc, #96]	; (8000cb8 <HAL_UART_MspInit+0x88>)
 8000c58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c5a:	4a17      	ldr	r2, [pc, #92]	; (8000cb8 <HAL_UART_MspInit+0x88>)
 8000c5c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000c60:	6413      	str	r3, [r2, #64]	; 0x40
 8000c62:	4b15      	ldr	r3, [pc, #84]	; (8000cb8 <HAL_UART_MspInit+0x88>)
 8000c64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c66:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000c6a:	613b      	str	r3, [r7, #16]
 8000c6c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c6e:	2300      	movs	r3, #0
 8000c70:	60fb      	str	r3, [r7, #12]
 8000c72:	4b11      	ldr	r3, [pc, #68]	; (8000cb8 <HAL_UART_MspInit+0x88>)
 8000c74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c76:	4a10      	ldr	r2, [pc, #64]	; (8000cb8 <HAL_UART_MspInit+0x88>)
 8000c78:	f043 0301 	orr.w	r3, r3, #1
 8000c7c:	6313      	str	r3, [r2, #48]	; 0x30
 8000c7e:	4b0e      	ldr	r3, [pc, #56]	; (8000cb8 <HAL_UART_MspInit+0x88>)
 8000c80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c82:	f003 0301 	and.w	r3, r3, #1
 8000c86:	60fb      	str	r3, [r7, #12]
 8000c88:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000c8a:	230c      	movs	r3, #12
 8000c8c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c8e:	2302      	movs	r3, #2
 8000c90:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c92:	2300      	movs	r3, #0
 8000c94:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000c96:	2303      	movs	r3, #3
 8000c98:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000c9a:	2307      	movs	r3, #7
 8000c9c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c9e:	f107 0314 	add.w	r3, r7, #20
 8000ca2:	4619      	mov	r1, r3
 8000ca4:	4805      	ldr	r0, [pc, #20]	; (8000cbc <HAL_UART_MspInit+0x8c>)
 8000ca6:	f000 fae1 	bl	800126c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000caa:	bf00      	nop
 8000cac:	3728      	adds	r7, #40	; 0x28
 8000cae:	46bd      	mov	sp, r7
 8000cb0:	bd80      	pop	{r7, pc}
 8000cb2:	bf00      	nop
 8000cb4:	40004400 	.word	0x40004400
 8000cb8:	40023800 	.word	0x40023800
 8000cbc:	40020000 	.word	0x40020000

08000cc0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000cc0:	b480      	push	{r7}
 8000cc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000cc4:	e7fe      	b.n	8000cc4 <NMI_Handler+0x4>

08000cc6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000cc6:	b480      	push	{r7}
 8000cc8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000cca:	e7fe      	b.n	8000cca <HardFault_Handler+0x4>

08000ccc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000ccc:	b480      	push	{r7}
 8000cce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000cd0:	e7fe      	b.n	8000cd0 <MemManage_Handler+0x4>

08000cd2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000cd2:	b480      	push	{r7}
 8000cd4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000cd6:	e7fe      	b.n	8000cd6 <BusFault_Handler+0x4>

08000cd8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000cd8:	b480      	push	{r7}
 8000cda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000cdc:	e7fe      	b.n	8000cdc <UsageFault_Handler+0x4>

08000cde <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000cde:	b480      	push	{r7}
 8000ce0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000ce2:	bf00      	nop
 8000ce4:	46bd      	mov	sp, r7
 8000ce6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cea:	4770      	bx	lr

08000cec <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000cec:	b480      	push	{r7}
 8000cee:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000cf0:	bf00      	nop
 8000cf2:	46bd      	mov	sp, r7
 8000cf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cf8:	4770      	bx	lr

08000cfa <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000cfa:	b480      	push	{r7}
 8000cfc:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000cfe:	bf00      	nop
 8000d00:	46bd      	mov	sp, r7
 8000d02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d06:	4770      	bx	lr

08000d08 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000d08:	b580      	push	{r7, lr}
 8000d0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000d0c:	f000 f918 	bl	8000f40 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000d10:	bf00      	nop
 8000d12:	bd80      	pop	{r7, pc}

08000d14 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000d14:	b580      	push	{r7, lr}
 8000d16:	b086      	sub	sp, #24
 8000d18:	af00      	add	r7, sp, #0
 8000d1a:	60f8      	str	r0, [r7, #12]
 8000d1c:	60b9      	str	r1, [r7, #8]
 8000d1e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000d20:	2300      	movs	r3, #0
 8000d22:	617b      	str	r3, [r7, #20]
 8000d24:	e00a      	b.n	8000d3c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000d26:	f3af 8000 	nop.w
 8000d2a:	4601      	mov	r1, r0
 8000d2c:	68bb      	ldr	r3, [r7, #8]
 8000d2e:	1c5a      	adds	r2, r3, #1
 8000d30:	60ba      	str	r2, [r7, #8]
 8000d32:	b2ca      	uxtb	r2, r1
 8000d34:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000d36:	697b      	ldr	r3, [r7, #20]
 8000d38:	3301      	adds	r3, #1
 8000d3a:	617b      	str	r3, [r7, #20]
 8000d3c:	697a      	ldr	r2, [r7, #20]
 8000d3e:	687b      	ldr	r3, [r7, #4]
 8000d40:	429a      	cmp	r2, r3
 8000d42:	dbf0      	blt.n	8000d26 <_read+0x12>
  }

  return len;
 8000d44:	687b      	ldr	r3, [r7, #4]
}
 8000d46:	4618      	mov	r0, r3
 8000d48:	3718      	adds	r7, #24
 8000d4a:	46bd      	mov	sp, r7
 8000d4c:	bd80      	pop	{r7, pc}

08000d4e <_close>:
  }
  return len;
}

int _close(int file)
{
 8000d4e:	b480      	push	{r7}
 8000d50:	b083      	sub	sp, #12
 8000d52:	af00      	add	r7, sp, #0
 8000d54:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000d56:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000d5a:	4618      	mov	r0, r3
 8000d5c:	370c      	adds	r7, #12
 8000d5e:	46bd      	mov	sp, r7
 8000d60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d64:	4770      	bx	lr

08000d66 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000d66:	b480      	push	{r7}
 8000d68:	b083      	sub	sp, #12
 8000d6a:	af00      	add	r7, sp, #0
 8000d6c:	6078      	str	r0, [r7, #4]
 8000d6e:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000d70:	683b      	ldr	r3, [r7, #0]
 8000d72:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000d76:	605a      	str	r2, [r3, #4]
  return 0;
 8000d78:	2300      	movs	r3, #0
}
 8000d7a:	4618      	mov	r0, r3
 8000d7c:	370c      	adds	r7, #12
 8000d7e:	46bd      	mov	sp, r7
 8000d80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d84:	4770      	bx	lr

08000d86 <_isatty>:

int _isatty(int file)
{
 8000d86:	b480      	push	{r7}
 8000d88:	b083      	sub	sp, #12
 8000d8a:	af00      	add	r7, sp, #0
 8000d8c:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000d8e:	2301      	movs	r3, #1
}
 8000d90:	4618      	mov	r0, r3
 8000d92:	370c      	adds	r7, #12
 8000d94:	46bd      	mov	sp, r7
 8000d96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d9a:	4770      	bx	lr

08000d9c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000d9c:	b480      	push	{r7}
 8000d9e:	b085      	sub	sp, #20
 8000da0:	af00      	add	r7, sp, #0
 8000da2:	60f8      	str	r0, [r7, #12]
 8000da4:	60b9      	str	r1, [r7, #8]
 8000da6:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000da8:	2300      	movs	r3, #0
}
 8000daa:	4618      	mov	r0, r3
 8000dac:	3714      	adds	r7, #20
 8000dae:	46bd      	mov	sp, r7
 8000db0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000db4:	4770      	bx	lr
	...

08000db8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000db8:	b580      	push	{r7, lr}
 8000dba:	b086      	sub	sp, #24
 8000dbc:	af00      	add	r7, sp, #0
 8000dbe:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000dc0:	4a14      	ldr	r2, [pc, #80]	; (8000e14 <_sbrk+0x5c>)
 8000dc2:	4b15      	ldr	r3, [pc, #84]	; (8000e18 <_sbrk+0x60>)
 8000dc4:	1ad3      	subs	r3, r2, r3
 8000dc6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000dc8:	697b      	ldr	r3, [r7, #20]
 8000dca:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000dcc:	4b13      	ldr	r3, [pc, #76]	; (8000e1c <_sbrk+0x64>)
 8000dce:	681b      	ldr	r3, [r3, #0]
 8000dd0:	2b00      	cmp	r3, #0
 8000dd2:	d102      	bne.n	8000dda <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000dd4:	4b11      	ldr	r3, [pc, #68]	; (8000e1c <_sbrk+0x64>)
 8000dd6:	4a12      	ldr	r2, [pc, #72]	; (8000e20 <_sbrk+0x68>)
 8000dd8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000dda:	4b10      	ldr	r3, [pc, #64]	; (8000e1c <_sbrk+0x64>)
 8000ddc:	681a      	ldr	r2, [r3, #0]
 8000dde:	687b      	ldr	r3, [r7, #4]
 8000de0:	4413      	add	r3, r2
 8000de2:	693a      	ldr	r2, [r7, #16]
 8000de4:	429a      	cmp	r2, r3
 8000de6:	d207      	bcs.n	8000df8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000de8:	f001 fce8 	bl	80027bc <__errno>
 8000dec:	4603      	mov	r3, r0
 8000dee:	220c      	movs	r2, #12
 8000df0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000df2:	f04f 33ff 	mov.w	r3, #4294967295
 8000df6:	e009      	b.n	8000e0c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000df8:	4b08      	ldr	r3, [pc, #32]	; (8000e1c <_sbrk+0x64>)
 8000dfa:	681b      	ldr	r3, [r3, #0]
 8000dfc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000dfe:	4b07      	ldr	r3, [pc, #28]	; (8000e1c <_sbrk+0x64>)
 8000e00:	681a      	ldr	r2, [r3, #0]
 8000e02:	687b      	ldr	r3, [r7, #4]
 8000e04:	4413      	add	r3, r2
 8000e06:	4a05      	ldr	r2, [pc, #20]	; (8000e1c <_sbrk+0x64>)
 8000e08:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000e0a:	68fb      	ldr	r3, [r7, #12]
}
 8000e0c:	4618      	mov	r0, r3
 8000e0e:	3718      	adds	r7, #24
 8000e10:	46bd      	mov	sp, r7
 8000e12:	bd80      	pop	{r7, pc}
 8000e14:	20020000 	.word	0x20020000
 8000e18:	00000400 	.word	0x00000400
 8000e1c:	200001bc 	.word	0x200001bc
 8000e20:	20000310 	.word	0x20000310

08000e24 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000e24:	b480      	push	{r7}
 8000e26:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000e28:	4b06      	ldr	r3, [pc, #24]	; (8000e44 <SystemInit+0x20>)
 8000e2a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000e2e:	4a05      	ldr	r2, [pc, #20]	; (8000e44 <SystemInit+0x20>)
 8000e30:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000e34:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000e38:	bf00      	nop
 8000e3a:	46bd      	mov	sp, r7
 8000e3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e40:	4770      	bx	lr
 8000e42:	bf00      	nop
 8000e44:	e000ed00 	.word	0xe000ed00

08000e48 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8000e48:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000e80 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8000e4c:	f7ff ffea 	bl	8000e24 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000e50:	480c      	ldr	r0, [pc, #48]	; (8000e84 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000e52:	490d      	ldr	r1, [pc, #52]	; (8000e88 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000e54:	4a0d      	ldr	r2, [pc, #52]	; (8000e8c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000e56:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000e58:	e002      	b.n	8000e60 <LoopCopyDataInit>

08000e5a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000e5a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000e5c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000e5e:	3304      	adds	r3, #4

08000e60 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000e60:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000e62:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000e64:	d3f9      	bcc.n	8000e5a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000e66:	4a0a      	ldr	r2, [pc, #40]	; (8000e90 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000e68:	4c0a      	ldr	r4, [pc, #40]	; (8000e94 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000e6a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000e6c:	e001      	b.n	8000e72 <LoopFillZerobss>

08000e6e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000e6e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000e70:	3204      	adds	r2, #4

08000e72 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000e72:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000e74:	d3fb      	bcc.n	8000e6e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000e76:	f001 fca7 	bl	80027c8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000e7a:	f7ff fb9f 	bl	80005bc <main>
  bx  lr    
 8000e7e:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8000e80:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000e84:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000e88:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8000e8c:	080033e4 	.word	0x080033e4
  ldr r2, =_sbss
 8000e90:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8000e94:	20000310 	.word	0x20000310

08000e98 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000e98:	e7fe      	b.n	8000e98 <ADC_IRQHandler>
	...

08000e9c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000e9c:	b580      	push	{r7, lr}
 8000e9e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000ea0:	4b0e      	ldr	r3, [pc, #56]	; (8000edc <HAL_Init+0x40>)
 8000ea2:	681b      	ldr	r3, [r3, #0]
 8000ea4:	4a0d      	ldr	r2, [pc, #52]	; (8000edc <HAL_Init+0x40>)
 8000ea6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000eaa:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000eac:	4b0b      	ldr	r3, [pc, #44]	; (8000edc <HAL_Init+0x40>)
 8000eae:	681b      	ldr	r3, [r3, #0]
 8000eb0:	4a0a      	ldr	r2, [pc, #40]	; (8000edc <HAL_Init+0x40>)
 8000eb2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000eb6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000eb8:	4b08      	ldr	r3, [pc, #32]	; (8000edc <HAL_Init+0x40>)
 8000eba:	681b      	ldr	r3, [r3, #0]
 8000ebc:	4a07      	ldr	r2, [pc, #28]	; (8000edc <HAL_Init+0x40>)
 8000ebe:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000ec2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000ec4:	2003      	movs	r0, #3
 8000ec6:	f000 f931 	bl	800112c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000eca:	200f      	movs	r0, #15
 8000ecc:	f000 f808 	bl	8000ee0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000ed0:	f7ff fd20 	bl	8000914 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000ed4:	2300      	movs	r3, #0
}
 8000ed6:	4618      	mov	r0, r3
 8000ed8:	bd80      	pop	{r7, pc}
 8000eda:	bf00      	nop
 8000edc:	40023c00 	.word	0x40023c00

08000ee0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000ee0:	b580      	push	{r7, lr}
 8000ee2:	b082      	sub	sp, #8
 8000ee4:	af00      	add	r7, sp, #0
 8000ee6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000ee8:	4b12      	ldr	r3, [pc, #72]	; (8000f34 <HAL_InitTick+0x54>)
 8000eea:	681a      	ldr	r2, [r3, #0]
 8000eec:	4b12      	ldr	r3, [pc, #72]	; (8000f38 <HAL_InitTick+0x58>)
 8000eee:	781b      	ldrb	r3, [r3, #0]
 8000ef0:	4619      	mov	r1, r3
 8000ef2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000ef6:	fbb3 f3f1 	udiv	r3, r3, r1
 8000efa:	fbb2 f3f3 	udiv	r3, r2, r3
 8000efe:	4618      	mov	r0, r3
 8000f00:	f000 f93b 	bl	800117a <HAL_SYSTICK_Config>
 8000f04:	4603      	mov	r3, r0
 8000f06:	2b00      	cmp	r3, #0
 8000f08:	d001      	beq.n	8000f0e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000f0a:	2301      	movs	r3, #1
 8000f0c:	e00e      	b.n	8000f2c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000f0e:	687b      	ldr	r3, [r7, #4]
 8000f10:	2b0f      	cmp	r3, #15
 8000f12:	d80a      	bhi.n	8000f2a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000f14:	2200      	movs	r2, #0
 8000f16:	6879      	ldr	r1, [r7, #4]
 8000f18:	f04f 30ff 	mov.w	r0, #4294967295
 8000f1c:	f000 f911 	bl	8001142 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000f20:	4a06      	ldr	r2, [pc, #24]	; (8000f3c <HAL_InitTick+0x5c>)
 8000f22:	687b      	ldr	r3, [r7, #4]
 8000f24:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000f26:	2300      	movs	r3, #0
 8000f28:	e000      	b.n	8000f2c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000f2a:	2301      	movs	r3, #1
}
 8000f2c:	4618      	mov	r0, r3
 8000f2e:	3708      	adds	r7, #8
 8000f30:	46bd      	mov	sp, r7
 8000f32:	bd80      	pop	{r7, pc}
 8000f34:	20000000 	.word	0x20000000
 8000f38:	20000008 	.word	0x20000008
 8000f3c:	20000004 	.word	0x20000004

08000f40 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000f40:	b480      	push	{r7}
 8000f42:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000f44:	4b06      	ldr	r3, [pc, #24]	; (8000f60 <HAL_IncTick+0x20>)
 8000f46:	781b      	ldrb	r3, [r3, #0]
 8000f48:	461a      	mov	r2, r3
 8000f4a:	4b06      	ldr	r3, [pc, #24]	; (8000f64 <HAL_IncTick+0x24>)
 8000f4c:	681b      	ldr	r3, [r3, #0]
 8000f4e:	4413      	add	r3, r2
 8000f50:	4a04      	ldr	r2, [pc, #16]	; (8000f64 <HAL_IncTick+0x24>)
 8000f52:	6013      	str	r3, [r2, #0]
}
 8000f54:	bf00      	nop
 8000f56:	46bd      	mov	sp, r7
 8000f58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f5c:	4770      	bx	lr
 8000f5e:	bf00      	nop
 8000f60:	20000008 	.word	0x20000008
 8000f64:	200001c0 	.word	0x200001c0

08000f68 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000f68:	b480      	push	{r7}
 8000f6a:	af00      	add	r7, sp, #0
  return uwTick;
 8000f6c:	4b03      	ldr	r3, [pc, #12]	; (8000f7c <HAL_GetTick+0x14>)
 8000f6e:	681b      	ldr	r3, [r3, #0]
}
 8000f70:	4618      	mov	r0, r3
 8000f72:	46bd      	mov	sp, r7
 8000f74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f78:	4770      	bx	lr
 8000f7a:	bf00      	nop
 8000f7c:	200001c0 	.word	0x200001c0

08000f80 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000f80:	b580      	push	{r7, lr}
 8000f82:	b084      	sub	sp, #16
 8000f84:	af00      	add	r7, sp, #0
 8000f86:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000f88:	f7ff ffee 	bl	8000f68 <HAL_GetTick>
 8000f8c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000f8e:	687b      	ldr	r3, [r7, #4]
 8000f90:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000f92:	68fb      	ldr	r3, [r7, #12]
 8000f94:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000f98:	d005      	beq.n	8000fa6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000f9a:	4b0a      	ldr	r3, [pc, #40]	; (8000fc4 <HAL_Delay+0x44>)
 8000f9c:	781b      	ldrb	r3, [r3, #0]
 8000f9e:	461a      	mov	r2, r3
 8000fa0:	68fb      	ldr	r3, [r7, #12]
 8000fa2:	4413      	add	r3, r2
 8000fa4:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000fa6:	bf00      	nop
 8000fa8:	f7ff ffde 	bl	8000f68 <HAL_GetTick>
 8000fac:	4602      	mov	r2, r0
 8000fae:	68bb      	ldr	r3, [r7, #8]
 8000fb0:	1ad3      	subs	r3, r2, r3
 8000fb2:	68fa      	ldr	r2, [r7, #12]
 8000fb4:	429a      	cmp	r2, r3
 8000fb6:	d8f7      	bhi.n	8000fa8 <HAL_Delay+0x28>
  {
  }
}
 8000fb8:	bf00      	nop
 8000fba:	bf00      	nop
 8000fbc:	3710      	adds	r7, #16
 8000fbe:	46bd      	mov	sp, r7
 8000fc0:	bd80      	pop	{r7, pc}
 8000fc2:	bf00      	nop
 8000fc4:	20000008 	.word	0x20000008

08000fc8 <__NVIC_SetPriorityGrouping>:
{
 8000fc8:	b480      	push	{r7}
 8000fca:	b085      	sub	sp, #20
 8000fcc:	af00      	add	r7, sp, #0
 8000fce:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000fd0:	687b      	ldr	r3, [r7, #4]
 8000fd2:	f003 0307 	and.w	r3, r3, #7
 8000fd6:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000fd8:	4b0c      	ldr	r3, [pc, #48]	; (800100c <__NVIC_SetPriorityGrouping+0x44>)
 8000fda:	68db      	ldr	r3, [r3, #12]
 8000fdc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000fde:	68ba      	ldr	r2, [r7, #8]
 8000fe0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000fe4:	4013      	ands	r3, r2
 8000fe6:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000fe8:	68fb      	ldr	r3, [r7, #12]
 8000fea:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000fec:	68bb      	ldr	r3, [r7, #8]
 8000fee:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000ff0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000ff4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000ff8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000ffa:	4a04      	ldr	r2, [pc, #16]	; (800100c <__NVIC_SetPriorityGrouping+0x44>)
 8000ffc:	68bb      	ldr	r3, [r7, #8]
 8000ffe:	60d3      	str	r3, [r2, #12]
}
 8001000:	bf00      	nop
 8001002:	3714      	adds	r7, #20
 8001004:	46bd      	mov	sp, r7
 8001006:	f85d 7b04 	ldr.w	r7, [sp], #4
 800100a:	4770      	bx	lr
 800100c:	e000ed00 	.word	0xe000ed00

08001010 <__NVIC_GetPriorityGrouping>:
{
 8001010:	b480      	push	{r7}
 8001012:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001014:	4b04      	ldr	r3, [pc, #16]	; (8001028 <__NVIC_GetPriorityGrouping+0x18>)
 8001016:	68db      	ldr	r3, [r3, #12]
 8001018:	0a1b      	lsrs	r3, r3, #8
 800101a:	f003 0307 	and.w	r3, r3, #7
}
 800101e:	4618      	mov	r0, r3
 8001020:	46bd      	mov	sp, r7
 8001022:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001026:	4770      	bx	lr
 8001028:	e000ed00 	.word	0xe000ed00

0800102c <__NVIC_SetPriority>:
{
 800102c:	b480      	push	{r7}
 800102e:	b083      	sub	sp, #12
 8001030:	af00      	add	r7, sp, #0
 8001032:	4603      	mov	r3, r0
 8001034:	6039      	str	r1, [r7, #0]
 8001036:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001038:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800103c:	2b00      	cmp	r3, #0
 800103e:	db0a      	blt.n	8001056 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001040:	683b      	ldr	r3, [r7, #0]
 8001042:	b2da      	uxtb	r2, r3
 8001044:	490c      	ldr	r1, [pc, #48]	; (8001078 <__NVIC_SetPriority+0x4c>)
 8001046:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800104a:	0112      	lsls	r2, r2, #4
 800104c:	b2d2      	uxtb	r2, r2
 800104e:	440b      	add	r3, r1
 8001050:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8001054:	e00a      	b.n	800106c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001056:	683b      	ldr	r3, [r7, #0]
 8001058:	b2da      	uxtb	r2, r3
 800105a:	4908      	ldr	r1, [pc, #32]	; (800107c <__NVIC_SetPriority+0x50>)
 800105c:	79fb      	ldrb	r3, [r7, #7]
 800105e:	f003 030f 	and.w	r3, r3, #15
 8001062:	3b04      	subs	r3, #4
 8001064:	0112      	lsls	r2, r2, #4
 8001066:	b2d2      	uxtb	r2, r2
 8001068:	440b      	add	r3, r1
 800106a:	761a      	strb	r2, [r3, #24]
}
 800106c:	bf00      	nop
 800106e:	370c      	adds	r7, #12
 8001070:	46bd      	mov	sp, r7
 8001072:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001076:	4770      	bx	lr
 8001078:	e000e100 	.word	0xe000e100
 800107c:	e000ed00 	.word	0xe000ed00

08001080 <NVIC_EncodePriority>:
{
 8001080:	b480      	push	{r7}
 8001082:	b089      	sub	sp, #36	; 0x24
 8001084:	af00      	add	r7, sp, #0
 8001086:	60f8      	str	r0, [r7, #12]
 8001088:	60b9      	str	r1, [r7, #8]
 800108a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800108c:	68fb      	ldr	r3, [r7, #12]
 800108e:	f003 0307 	and.w	r3, r3, #7
 8001092:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001094:	69fb      	ldr	r3, [r7, #28]
 8001096:	f1c3 0307 	rsb	r3, r3, #7
 800109a:	2b04      	cmp	r3, #4
 800109c:	bf28      	it	cs
 800109e:	2304      	movcs	r3, #4
 80010a0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80010a2:	69fb      	ldr	r3, [r7, #28]
 80010a4:	3304      	adds	r3, #4
 80010a6:	2b06      	cmp	r3, #6
 80010a8:	d902      	bls.n	80010b0 <NVIC_EncodePriority+0x30>
 80010aa:	69fb      	ldr	r3, [r7, #28]
 80010ac:	3b03      	subs	r3, #3
 80010ae:	e000      	b.n	80010b2 <NVIC_EncodePriority+0x32>
 80010b0:	2300      	movs	r3, #0
 80010b2:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80010b4:	f04f 32ff 	mov.w	r2, #4294967295
 80010b8:	69bb      	ldr	r3, [r7, #24]
 80010ba:	fa02 f303 	lsl.w	r3, r2, r3
 80010be:	43da      	mvns	r2, r3
 80010c0:	68bb      	ldr	r3, [r7, #8]
 80010c2:	401a      	ands	r2, r3
 80010c4:	697b      	ldr	r3, [r7, #20]
 80010c6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80010c8:	f04f 31ff 	mov.w	r1, #4294967295
 80010cc:	697b      	ldr	r3, [r7, #20]
 80010ce:	fa01 f303 	lsl.w	r3, r1, r3
 80010d2:	43d9      	mvns	r1, r3
 80010d4:	687b      	ldr	r3, [r7, #4]
 80010d6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80010d8:	4313      	orrs	r3, r2
}
 80010da:	4618      	mov	r0, r3
 80010dc:	3724      	adds	r7, #36	; 0x24
 80010de:	46bd      	mov	sp, r7
 80010e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010e4:	4770      	bx	lr
	...

080010e8 <SysTick_Config>:
{
 80010e8:	b580      	push	{r7, lr}
 80010ea:	b082      	sub	sp, #8
 80010ec:	af00      	add	r7, sp, #0
 80010ee:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80010f0:	687b      	ldr	r3, [r7, #4]
 80010f2:	3b01      	subs	r3, #1
 80010f4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80010f8:	d301      	bcc.n	80010fe <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 80010fa:	2301      	movs	r3, #1
 80010fc:	e00f      	b.n	800111e <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80010fe:	4a0a      	ldr	r2, [pc, #40]	; (8001128 <SysTick_Config+0x40>)
 8001100:	687b      	ldr	r3, [r7, #4]
 8001102:	3b01      	subs	r3, #1
 8001104:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001106:	210f      	movs	r1, #15
 8001108:	f04f 30ff 	mov.w	r0, #4294967295
 800110c:	f7ff ff8e 	bl	800102c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001110:	4b05      	ldr	r3, [pc, #20]	; (8001128 <SysTick_Config+0x40>)
 8001112:	2200      	movs	r2, #0
 8001114:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001116:	4b04      	ldr	r3, [pc, #16]	; (8001128 <SysTick_Config+0x40>)
 8001118:	2207      	movs	r2, #7
 800111a:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 800111c:	2300      	movs	r3, #0
}
 800111e:	4618      	mov	r0, r3
 8001120:	3708      	adds	r7, #8
 8001122:	46bd      	mov	sp, r7
 8001124:	bd80      	pop	{r7, pc}
 8001126:	bf00      	nop
 8001128:	e000e010 	.word	0xe000e010

0800112c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800112c:	b580      	push	{r7, lr}
 800112e:	b082      	sub	sp, #8
 8001130:	af00      	add	r7, sp, #0
 8001132:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001134:	6878      	ldr	r0, [r7, #4]
 8001136:	f7ff ff47 	bl	8000fc8 <__NVIC_SetPriorityGrouping>
}
 800113a:	bf00      	nop
 800113c:	3708      	adds	r7, #8
 800113e:	46bd      	mov	sp, r7
 8001140:	bd80      	pop	{r7, pc}

08001142 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001142:	b580      	push	{r7, lr}
 8001144:	b086      	sub	sp, #24
 8001146:	af00      	add	r7, sp, #0
 8001148:	4603      	mov	r3, r0
 800114a:	60b9      	str	r1, [r7, #8]
 800114c:	607a      	str	r2, [r7, #4]
 800114e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001150:	2300      	movs	r3, #0
 8001152:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001154:	f7ff ff5c 	bl	8001010 <__NVIC_GetPriorityGrouping>
 8001158:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800115a:	687a      	ldr	r2, [r7, #4]
 800115c:	68b9      	ldr	r1, [r7, #8]
 800115e:	6978      	ldr	r0, [r7, #20]
 8001160:	f7ff ff8e 	bl	8001080 <NVIC_EncodePriority>
 8001164:	4602      	mov	r2, r0
 8001166:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800116a:	4611      	mov	r1, r2
 800116c:	4618      	mov	r0, r3
 800116e:	f7ff ff5d 	bl	800102c <__NVIC_SetPriority>
}
 8001172:	bf00      	nop
 8001174:	3718      	adds	r7, #24
 8001176:	46bd      	mov	sp, r7
 8001178:	bd80      	pop	{r7, pc}

0800117a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800117a:	b580      	push	{r7, lr}
 800117c:	b082      	sub	sp, #8
 800117e:	af00      	add	r7, sp, #0
 8001180:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001182:	6878      	ldr	r0, [r7, #4]
 8001184:	f7ff ffb0 	bl	80010e8 <SysTick_Config>
 8001188:	4603      	mov	r3, r0
}
 800118a:	4618      	mov	r0, r3
 800118c:	3708      	adds	r7, #8
 800118e:	46bd      	mov	sp, r7
 8001190:	bd80      	pop	{r7, pc}

08001192 <HAL_DCMI_Init>:
  * @param  hdcmi pointer to a DCMI_HandleTypeDef structure that contains
  *                the configuration information for DCMI.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DCMI_Init(DCMI_HandleTypeDef *hdcmi)
{
 8001192:	b580      	push	{r7, lr}
 8001194:	b082      	sub	sp, #8
 8001196:	af00      	add	r7, sp, #0
 8001198:	6078      	str	r0, [r7, #4]
  /* Check the DCMI peripheral state */
  if(hdcmi == NULL)
 800119a:	687b      	ldr	r3, [r7, #4]
 800119c:	2b00      	cmp	r3, #0
 800119e:	d101      	bne.n	80011a4 <HAL_DCMI_Init+0x12>
  {
     return HAL_ERROR;
 80011a0:	2301      	movs	r3, #1
 80011a2:	e05f      	b.n	8001264 <HAL_DCMI_Init+0xd2>
  assert_param(IS_DCMI_BYTE_SELECT_MODE(hdcmi->Init.ByteSelectMode));
  assert_param(IS_DCMI_BYTE_SELECT_START(hdcmi->Init.ByteSelectStart));
  assert_param(IS_DCMI_LINE_SELECT_MODE(hdcmi->Init.LineSelectMode));
  assert_param(IS_DCMI_LINE_SELECT_START(hdcmi->Init.LineSelectStart));
#endif /* STM32F446xx || STM32F469xx || STM32F479xx */
  if(hdcmi->State == HAL_DCMI_STATE_RESET)
 80011a4:	687b      	ldr	r3, [r7, #4]
 80011a6:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80011aa:	b2db      	uxtb	r3, r3
 80011ac:	2b00      	cmp	r3, #0
 80011ae:	d109      	bne.n	80011c4 <HAL_DCMI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hdcmi->Lock = HAL_UNLOCKED;
 80011b0:	687b      	ldr	r3, [r7, #4]
 80011b2:	2200      	movs	r2, #0
 80011b4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    }
    /* Initialize the low level hardware (MSP) */
    hdcmi->MspInitCallback(hdcmi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_DCMI_MspInit(hdcmi);
 80011b8:	6878      	ldr	r0, [r7, #4]
 80011ba:	f7ff fbd3 	bl	8000964 <HAL_DCMI_MspInit>
#endif /* (USE_HAL_DCMI_REGISTER_CALLBACKS) */
    HAL_DCMI_MspInit(hdcmi);
 80011be:	6878      	ldr	r0, [r7, #4]
 80011c0:	f7ff fbd0 	bl	8000964 <HAL_DCMI_MspInit>
  }

  /* Change the DCMI state */
  hdcmi->State = HAL_DCMI_STATE_BUSY;
 80011c4:	687b      	ldr	r3, [r7, #4]
 80011c6:	2202      	movs	r2, #2
 80011c8:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
                          /* Configures the HS, VS, DE and PC polarity */
  hdcmi->Instance->CR &= ~(DCMI_CR_PCKPOL | DCMI_CR_HSPOL  | DCMI_CR_VSPOL  | DCMI_CR_EDM_0 |\
 80011cc:	687b      	ldr	r3, [r7, #4]
 80011ce:	681b      	ldr	r3, [r3, #0]
 80011d0:	681b      	ldr	r3, [r3, #0]
 80011d2:	687a      	ldr	r2, [r7, #4]
 80011d4:	6812      	ldr	r2, [r2, #0]
 80011d6:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 80011da:	f023 0308 	bic.w	r3, r3, #8
 80011de:	6013      	str	r3, [r2, #0]
#if defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx)
                           | DCMI_CR_BSM_0 | DCMI_CR_BSM_1 | DCMI_CR_OEBS |\
                           DCMI_CR_LSM | DCMI_CR_OELS
#endif /* STM32F446xx || STM32F469xx || STM32F479xx */
                           );
  hdcmi->Instance->CR |=  (uint32_t)(hdcmi->Init.SynchroMode | hdcmi->Init.CaptureRate |\
 80011e0:	687b      	ldr	r3, [r7, #4]
 80011e2:	681b      	ldr	r3, [r3, #0]
 80011e4:	6819      	ldr	r1, [r3, #0]
 80011e6:	687b      	ldr	r3, [r7, #4]
 80011e8:	685a      	ldr	r2, [r3, #4]
 80011ea:	687b      	ldr	r3, [r7, #4]
 80011ec:	695b      	ldr	r3, [r3, #20]
 80011ee:	431a      	orrs	r2, r3
                                     hdcmi->Init.VSPolarity  | hdcmi->Init.HSPolarity  |\
 80011f0:	687b      	ldr	r3, [r7, #4]
 80011f2:	68db      	ldr	r3, [r3, #12]
  hdcmi->Instance->CR |=  (uint32_t)(hdcmi->Init.SynchroMode | hdcmi->Init.CaptureRate |\
 80011f4:	431a      	orrs	r2, r3
                                     hdcmi->Init.VSPolarity  | hdcmi->Init.HSPolarity  |\
 80011f6:	687b      	ldr	r3, [r7, #4]
 80011f8:	691b      	ldr	r3, [r3, #16]
 80011fa:	431a      	orrs	r2, r3
                                     hdcmi->Init.PCKPolarity | hdcmi->Init.ExtendedDataMode |\
 80011fc:	687b      	ldr	r3, [r7, #4]
 80011fe:	689b      	ldr	r3, [r3, #8]
                                     hdcmi->Init.VSPolarity  | hdcmi->Init.HSPolarity  |\
 8001200:	431a      	orrs	r2, r3
                                     hdcmi->Init.PCKPolarity | hdcmi->Init.ExtendedDataMode |\
 8001202:	687b      	ldr	r3, [r7, #4]
 8001204:	699b      	ldr	r3, [r3, #24]
 8001206:	431a      	orrs	r2, r3
                                     hdcmi->Init.JPEGMode
 8001208:	687b      	ldr	r3, [r7, #4]
 800120a:	6a1b      	ldr	r3, [r3, #32]
                                     hdcmi->Init.PCKPolarity | hdcmi->Init.ExtendedDataMode |\
 800120c:	431a      	orrs	r2, r3
  hdcmi->Instance->CR |=  (uint32_t)(hdcmi->Init.SynchroMode | hdcmi->Init.CaptureRate |\
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	681b      	ldr	r3, [r3, #0]
 8001212:	430a      	orrs	r2, r1
 8001214:	601a      	str	r2, [r3, #0]
                                     | hdcmi->Init.ByteSelectMode |\
                                     hdcmi->Init.ByteSelectStart | hdcmi->Init.LineSelectMode |\
                                     hdcmi->Init.LineSelectStart
#endif /* STM32F446xx || STM32F469xx || STM32F479xx */
                                     );
  if(hdcmi->Init.SynchroMode == DCMI_SYNCHRO_EMBEDDED)
 8001216:	687b      	ldr	r3, [r7, #4]
 8001218:	685b      	ldr	r3, [r3, #4]
 800121a:	2b10      	cmp	r3, #16
 800121c:	d112      	bne.n	8001244 <HAL_DCMI_Init+0xb2>
  {
    hdcmi->Instance->ESCR = (((uint32_t)hdcmi->Init.SyncroCode.FrameStartCode)    |
 800121e:	687b      	ldr	r3, [r7, #4]
 8001220:	7f1b      	ldrb	r3, [r3, #28]
 8001222:	461a      	mov	r2, r3
                             ((uint32_t)hdcmi->Init.SyncroCode.LineStartCode << DCMI_POSITION_ESCR_LSC)|
 8001224:	687b      	ldr	r3, [r7, #4]
 8001226:	7f5b      	ldrb	r3, [r3, #29]
 8001228:	021b      	lsls	r3, r3, #8
    hdcmi->Instance->ESCR = (((uint32_t)hdcmi->Init.SyncroCode.FrameStartCode)    |
 800122a:	431a      	orrs	r2, r3
                             ((uint32_t)hdcmi->Init.SyncroCode.LineEndCode << DCMI_POSITION_ESCR_LEC) |
 800122c:	687b      	ldr	r3, [r7, #4]
 800122e:	7f9b      	ldrb	r3, [r3, #30]
 8001230:	041b      	lsls	r3, r3, #16
                             ((uint32_t)hdcmi->Init.SyncroCode.LineStartCode << DCMI_POSITION_ESCR_LSC)|
 8001232:	ea42 0103 	orr.w	r1, r2, r3
                             ((uint32_t)hdcmi->Init.SyncroCode.FrameEndCode << DCMI_POSITION_ESCR_FEC));
 8001236:	687b      	ldr	r3, [r7, #4]
 8001238:	7fdb      	ldrb	r3, [r3, #31]
 800123a:	061a      	lsls	r2, r3, #24
    hdcmi->Instance->ESCR = (((uint32_t)hdcmi->Init.SyncroCode.FrameStartCode)    |
 800123c:	687b      	ldr	r3, [r7, #4]
 800123e:	681b      	ldr	r3, [r3, #0]
                             ((uint32_t)hdcmi->Init.SyncroCode.LineEndCode << DCMI_POSITION_ESCR_LEC) |
 8001240:	430a      	orrs	r2, r1
    hdcmi->Instance->ESCR = (((uint32_t)hdcmi->Init.SyncroCode.FrameStartCode)    |
 8001242:	619a      	str	r2, [r3, #24]

  }

  /* Enable the Line, Vsync, Error and Overrun interrupts */
  __HAL_DCMI_ENABLE_IT(hdcmi, DCMI_IT_LINE | DCMI_IT_VSYNC | DCMI_IT_ERR | DCMI_IT_OVR);
 8001244:	687b      	ldr	r3, [r7, #4]
 8001246:	681b      	ldr	r3, [r3, #0]
 8001248:	68da      	ldr	r2, [r3, #12]
 800124a:	687b      	ldr	r3, [r7, #4]
 800124c:	681b      	ldr	r3, [r3, #0]
 800124e:	f042 021e 	orr.w	r2, r2, #30
 8001252:	60da      	str	r2, [r3, #12]

  /* Update error code */
  hdcmi->ErrorCode = HAL_DCMI_ERROR_NONE;
 8001254:	687b      	ldr	r3, [r7, #4]
 8001256:	2200      	movs	r2, #0
 8001258:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DCMI state*/
  hdcmi->State  = HAL_DCMI_STATE_READY;
 800125a:	687b      	ldr	r3, [r7, #4]
 800125c:	2201      	movs	r2, #1
 800125e:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  return HAL_OK;
 8001262:	2300      	movs	r3, #0
}
 8001264:	4618      	mov	r0, r3
 8001266:	3708      	adds	r7, #8
 8001268:	46bd      	mov	sp, r7
 800126a:	bd80      	pop	{r7, pc}

0800126c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800126c:	b480      	push	{r7}
 800126e:	b089      	sub	sp, #36	; 0x24
 8001270:	af00      	add	r7, sp, #0
 8001272:	6078      	str	r0, [r7, #4]
 8001274:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001276:	2300      	movs	r3, #0
 8001278:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800127a:	2300      	movs	r3, #0
 800127c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800127e:	2300      	movs	r3, #0
 8001280:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001282:	2300      	movs	r3, #0
 8001284:	61fb      	str	r3, [r7, #28]
 8001286:	e16b      	b.n	8001560 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001288:	2201      	movs	r2, #1
 800128a:	69fb      	ldr	r3, [r7, #28]
 800128c:	fa02 f303 	lsl.w	r3, r2, r3
 8001290:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001292:	683b      	ldr	r3, [r7, #0]
 8001294:	681b      	ldr	r3, [r3, #0]
 8001296:	697a      	ldr	r2, [r7, #20]
 8001298:	4013      	ands	r3, r2
 800129a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800129c:	693a      	ldr	r2, [r7, #16]
 800129e:	697b      	ldr	r3, [r7, #20]
 80012a0:	429a      	cmp	r2, r3
 80012a2:	f040 815a 	bne.w	800155a <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80012a6:	683b      	ldr	r3, [r7, #0]
 80012a8:	685b      	ldr	r3, [r3, #4]
 80012aa:	f003 0303 	and.w	r3, r3, #3
 80012ae:	2b01      	cmp	r3, #1
 80012b0:	d005      	beq.n	80012be <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80012b2:	683b      	ldr	r3, [r7, #0]
 80012b4:	685b      	ldr	r3, [r3, #4]
 80012b6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80012ba:	2b02      	cmp	r3, #2
 80012bc:	d130      	bne.n	8001320 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80012be:	687b      	ldr	r3, [r7, #4]
 80012c0:	689b      	ldr	r3, [r3, #8]
 80012c2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80012c4:	69fb      	ldr	r3, [r7, #28]
 80012c6:	005b      	lsls	r3, r3, #1
 80012c8:	2203      	movs	r2, #3
 80012ca:	fa02 f303 	lsl.w	r3, r2, r3
 80012ce:	43db      	mvns	r3, r3
 80012d0:	69ba      	ldr	r2, [r7, #24]
 80012d2:	4013      	ands	r3, r2
 80012d4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80012d6:	683b      	ldr	r3, [r7, #0]
 80012d8:	68da      	ldr	r2, [r3, #12]
 80012da:	69fb      	ldr	r3, [r7, #28]
 80012dc:	005b      	lsls	r3, r3, #1
 80012de:	fa02 f303 	lsl.w	r3, r2, r3
 80012e2:	69ba      	ldr	r2, [r7, #24]
 80012e4:	4313      	orrs	r3, r2
 80012e6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80012e8:	687b      	ldr	r3, [r7, #4]
 80012ea:	69ba      	ldr	r2, [r7, #24]
 80012ec:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80012ee:	687b      	ldr	r3, [r7, #4]
 80012f0:	685b      	ldr	r3, [r3, #4]
 80012f2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80012f4:	2201      	movs	r2, #1
 80012f6:	69fb      	ldr	r3, [r7, #28]
 80012f8:	fa02 f303 	lsl.w	r3, r2, r3
 80012fc:	43db      	mvns	r3, r3
 80012fe:	69ba      	ldr	r2, [r7, #24]
 8001300:	4013      	ands	r3, r2
 8001302:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001304:	683b      	ldr	r3, [r7, #0]
 8001306:	685b      	ldr	r3, [r3, #4]
 8001308:	091b      	lsrs	r3, r3, #4
 800130a:	f003 0201 	and.w	r2, r3, #1
 800130e:	69fb      	ldr	r3, [r7, #28]
 8001310:	fa02 f303 	lsl.w	r3, r2, r3
 8001314:	69ba      	ldr	r2, [r7, #24]
 8001316:	4313      	orrs	r3, r2
 8001318:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800131a:	687b      	ldr	r3, [r7, #4]
 800131c:	69ba      	ldr	r2, [r7, #24]
 800131e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001320:	683b      	ldr	r3, [r7, #0]
 8001322:	685b      	ldr	r3, [r3, #4]
 8001324:	f003 0303 	and.w	r3, r3, #3
 8001328:	2b03      	cmp	r3, #3
 800132a:	d017      	beq.n	800135c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800132c:	687b      	ldr	r3, [r7, #4]
 800132e:	68db      	ldr	r3, [r3, #12]
 8001330:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001332:	69fb      	ldr	r3, [r7, #28]
 8001334:	005b      	lsls	r3, r3, #1
 8001336:	2203      	movs	r2, #3
 8001338:	fa02 f303 	lsl.w	r3, r2, r3
 800133c:	43db      	mvns	r3, r3
 800133e:	69ba      	ldr	r2, [r7, #24]
 8001340:	4013      	ands	r3, r2
 8001342:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001344:	683b      	ldr	r3, [r7, #0]
 8001346:	689a      	ldr	r2, [r3, #8]
 8001348:	69fb      	ldr	r3, [r7, #28]
 800134a:	005b      	lsls	r3, r3, #1
 800134c:	fa02 f303 	lsl.w	r3, r2, r3
 8001350:	69ba      	ldr	r2, [r7, #24]
 8001352:	4313      	orrs	r3, r2
 8001354:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	69ba      	ldr	r2, [r7, #24]
 800135a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800135c:	683b      	ldr	r3, [r7, #0]
 800135e:	685b      	ldr	r3, [r3, #4]
 8001360:	f003 0303 	and.w	r3, r3, #3
 8001364:	2b02      	cmp	r3, #2
 8001366:	d123      	bne.n	80013b0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001368:	69fb      	ldr	r3, [r7, #28]
 800136a:	08da      	lsrs	r2, r3, #3
 800136c:	687b      	ldr	r3, [r7, #4]
 800136e:	3208      	adds	r2, #8
 8001370:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001374:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001376:	69fb      	ldr	r3, [r7, #28]
 8001378:	f003 0307 	and.w	r3, r3, #7
 800137c:	009b      	lsls	r3, r3, #2
 800137e:	220f      	movs	r2, #15
 8001380:	fa02 f303 	lsl.w	r3, r2, r3
 8001384:	43db      	mvns	r3, r3
 8001386:	69ba      	ldr	r2, [r7, #24]
 8001388:	4013      	ands	r3, r2
 800138a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800138c:	683b      	ldr	r3, [r7, #0]
 800138e:	691a      	ldr	r2, [r3, #16]
 8001390:	69fb      	ldr	r3, [r7, #28]
 8001392:	f003 0307 	and.w	r3, r3, #7
 8001396:	009b      	lsls	r3, r3, #2
 8001398:	fa02 f303 	lsl.w	r3, r2, r3
 800139c:	69ba      	ldr	r2, [r7, #24]
 800139e:	4313      	orrs	r3, r2
 80013a0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80013a2:	69fb      	ldr	r3, [r7, #28]
 80013a4:	08da      	lsrs	r2, r3, #3
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	3208      	adds	r2, #8
 80013aa:	69b9      	ldr	r1, [r7, #24]
 80013ac:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80013b0:	687b      	ldr	r3, [r7, #4]
 80013b2:	681b      	ldr	r3, [r3, #0]
 80013b4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80013b6:	69fb      	ldr	r3, [r7, #28]
 80013b8:	005b      	lsls	r3, r3, #1
 80013ba:	2203      	movs	r2, #3
 80013bc:	fa02 f303 	lsl.w	r3, r2, r3
 80013c0:	43db      	mvns	r3, r3
 80013c2:	69ba      	ldr	r2, [r7, #24]
 80013c4:	4013      	ands	r3, r2
 80013c6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80013c8:	683b      	ldr	r3, [r7, #0]
 80013ca:	685b      	ldr	r3, [r3, #4]
 80013cc:	f003 0203 	and.w	r2, r3, #3
 80013d0:	69fb      	ldr	r3, [r7, #28]
 80013d2:	005b      	lsls	r3, r3, #1
 80013d4:	fa02 f303 	lsl.w	r3, r2, r3
 80013d8:	69ba      	ldr	r2, [r7, #24]
 80013da:	4313      	orrs	r3, r2
 80013dc:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	69ba      	ldr	r2, [r7, #24]
 80013e2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80013e4:	683b      	ldr	r3, [r7, #0]
 80013e6:	685b      	ldr	r3, [r3, #4]
 80013e8:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80013ec:	2b00      	cmp	r3, #0
 80013ee:	f000 80b4 	beq.w	800155a <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80013f2:	2300      	movs	r3, #0
 80013f4:	60fb      	str	r3, [r7, #12]
 80013f6:	4b60      	ldr	r3, [pc, #384]	; (8001578 <HAL_GPIO_Init+0x30c>)
 80013f8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80013fa:	4a5f      	ldr	r2, [pc, #380]	; (8001578 <HAL_GPIO_Init+0x30c>)
 80013fc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001400:	6453      	str	r3, [r2, #68]	; 0x44
 8001402:	4b5d      	ldr	r3, [pc, #372]	; (8001578 <HAL_GPIO_Init+0x30c>)
 8001404:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001406:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800140a:	60fb      	str	r3, [r7, #12]
 800140c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800140e:	4a5b      	ldr	r2, [pc, #364]	; (800157c <HAL_GPIO_Init+0x310>)
 8001410:	69fb      	ldr	r3, [r7, #28]
 8001412:	089b      	lsrs	r3, r3, #2
 8001414:	3302      	adds	r3, #2
 8001416:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800141a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800141c:	69fb      	ldr	r3, [r7, #28]
 800141e:	f003 0303 	and.w	r3, r3, #3
 8001422:	009b      	lsls	r3, r3, #2
 8001424:	220f      	movs	r2, #15
 8001426:	fa02 f303 	lsl.w	r3, r2, r3
 800142a:	43db      	mvns	r3, r3
 800142c:	69ba      	ldr	r2, [r7, #24]
 800142e:	4013      	ands	r3, r2
 8001430:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	4a52      	ldr	r2, [pc, #328]	; (8001580 <HAL_GPIO_Init+0x314>)
 8001436:	4293      	cmp	r3, r2
 8001438:	d02b      	beq.n	8001492 <HAL_GPIO_Init+0x226>
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	4a51      	ldr	r2, [pc, #324]	; (8001584 <HAL_GPIO_Init+0x318>)
 800143e:	4293      	cmp	r3, r2
 8001440:	d025      	beq.n	800148e <HAL_GPIO_Init+0x222>
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	4a50      	ldr	r2, [pc, #320]	; (8001588 <HAL_GPIO_Init+0x31c>)
 8001446:	4293      	cmp	r3, r2
 8001448:	d01f      	beq.n	800148a <HAL_GPIO_Init+0x21e>
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	4a4f      	ldr	r2, [pc, #316]	; (800158c <HAL_GPIO_Init+0x320>)
 800144e:	4293      	cmp	r3, r2
 8001450:	d019      	beq.n	8001486 <HAL_GPIO_Init+0x21a>
 8001452:	687b      	ldr	r3, [r7, #4]
 8001454:	4a4e      	ldr	r2, [pc, #312]	; (8001590 <HAL_GPIO_Init+0x324>)
 8001456:	4293      	cmp	r3, r2
 8001458:	d013      	beq.n	8001482 <HAL_GPIO_Init+0x216>
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	4a4d      	ldr	r2, [pc, #308]	; (8001594 <HAL_GPIO_Init+0x328>)
 800145e:	4293      	cmp	r3, r2
 8001460:	d00d      	beq.n	800147e <HAL_GPIO_Init+0x212>
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	4a4c      	ldr	r2, [pc, #304]	; (8001598 <HAL_GPIO_Init+0x32c>)
 8001466:	4293      	cmp	r3, r2
 8001468:	d007      	beq.n	800147a <HAL_GPIO_Init+0x20e>
 800146a:	687b      	ldr	r3, [r7, #4]
 800146c:	4a4b      	ldr	r2, [pc, #300]	; (800159c <HAL_GPIO_Init+0x330>)
 800146e:	4293      	cmp	r3, r2
 8001470:	d101      	bne.n	8001476 <HAL_GPIO_Init+0x20a>
 8001472:	2307      	movs	r3, #7
 8001474:	e00e      	b.n	8001494 <HAL_GPIO_Init+0x228>
 8001476:	2308      	movs	r3, #8
 8001478:	e00c      	b.n	8001494 <HAL_GPIO_Init+0x228>
 800147a:	2306      	movs	r3, #6
 800147c:	e00a      	b.n	8001494 <HAL_GPIO_Init+0x228>
 800147e:	2305      	movs	r3, #5
 8001480:	e008      	b.n	8001494 <HAL_GPIO_Init+0x228>
 8001482:	2304      	movs	r3, #4
 8001484:	e006      	b.n	8001494 <HAL_GPIO_Init+0x228>
 8001486:	2303      	movs	r3, #3
 8001488:	e004      	b.n	8001494 <HAL_GPIO_Init+0x228>
 800148a:	2302      	movs	r3, #2
 800148c:	e002      	b.n	8001494 <HAL_GPIO_Init+0x228>
 800148e:	2301      	movs	r3, #1
 8001490:	e000      	b.n	8001494 <HAL_GPIO_Init+0x228>
 8001492:	2300      	movs	r3, #0
 8001494:	69fa      	ldr	r2, [r7, #28]
 8001496:	f002 0203 	and.w	r2, r2, #3
 800149a:	0092      	lsls	r2, r2, #2
 800149c:	4093      	lsls	r3, r2
 800149e:	69ba      	ldr	r2, [r7, #24]
 80014a0:	4313      	orrs	r3, r2
 80014a2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80014a4:	4935      	ldr	r1, [pc, #212]	; (800157c <HAL_GPIO_Init+0x310>)
 80014a6:	69fb      	ldr	r3, [r7, #28]
 80014a8:	089b      	lsrs	r3, r3, #2
 80014aa:	3302      	adds	r3, #2
 80014ac:	69ba      	ldr	r2, [r7, #24]
 80014ae:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80014b2:	4b3b      	ldr	r3, [pc, #236]	; (80015a0 <HAL_GPIO_Init+0x334>)
 80014b4:	689b      	ldr	r3, [r3, #8]
 80014b6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80014b8:	693b      	ldr	r3, [r7, #16]
 80014ba:	43db      	mvns	r3, r3
 80014bc:	69ba      	ldr	r2, [r7, #24]
 80014be:	4013      	ands	r3, r2
 80014c0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80014c2:	683b      	ldr	r3, [r7, #0]
 80014c4:	685b      	ldr	r3, [r3, #4]
 80014c6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80014ca:	2b00      	cmp	r3, #0
 80014cc:	d003      	beq.n	80014d6 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80014ce:	69ba      	ldr	r2, [r7, #24]
 80014d0:	693b      	ldr	r3, [r7, #16]
 80014d2:	4313      	orrs	r3, r2
 80014d4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80014d6:	4a32      	ldr	r2, [pc, #200]	; (80015a0 <HAL_GPIO_Init+0x334>)
 80014d8:	69bb      	ldr	r3, [r7, #24]
 80014da:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80014dc:	4b30      	ldr	r3, [pc, #192]	; (80015a0 <HAL_GPIO_Init+0x334>)
 80014de:	68db      	ldr	r3, [r3, #12]
 80014e0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80014e2:	693b      	ldr	r3, [r7, #16]
 80014e4:	43db      	mvns	r3, r3
 80014e6:	69ba      	ldr	r2, [r7, #24]
 80014e8:	4013      	ands	r3, r2
 80014ea:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80014ec:	683b      	ldr	r3, [r7, #0]
 80014ee:	685b      	ldr	r3, [r3, #4]
 80014f0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80014f4:	2b00      	cmp	r3, #0
 80014f6:	d003      	beq.n	8001500 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80014f8:	69ba      	ldr	r2, [r7, #24]
 80014fa:	693b      	ldr	r3, [r7, #16]
 80014fc:	4313      	orrs	r3, r2
 80014fe:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001500:	4a27      	ldr	r2, [pc, #156]	; (80015a0 <HAL_GPIO_Init+0x334>)
 8001502:	69bb      	ldr	r3, [r7, #24]
 8001504:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001506:	4b26      	ldr	r3, [pc, #152]	; (80015a0 <HAL_GPIO_Init+0x334>)
 8001508:	685b      	ldr	r3, [r3, #4]
 800150a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800150c:	693b      	ldr	r3, [r7, #16]
 800150e:	43db      	mvns	r3, r3
 8001510:	69ba      	ldr	r2, [r7, #24]
 8001512:	4013      	ands	r3, r2
 8001514:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001516:	683b      	ldr	r3, [r7, #0]
 8001518:	685b      	ldr	r3, [r3, #4]
 800151a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800151e:	2b00      	cmp	r3, #0
 8001520:	d003      	beq.n	800152a <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8001522:	69ba      	ldr	r2, [r7, #24]
 8001524:	693b      	ldr	r3, [r7, #16]
 8001526:	4313      	orrs	r3, r2
 8001528:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800152a:	4a1d      	ldr	r2, [pc, #116]	; (80015a0 <HAL_GPIO_Init+0x334>)
 800152c:	69bb      	ldr	r3, [r7, #24]
 800152e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001530:	4b1b      	ldr	r3, [pc, #108]	; (80015a0 <HAL_GPIO_Init+0x334>)
 8001532:	681b      	ldr	r3, [r3, #0]
 8001534:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001536:	693b      	ldr	r3, [r7, #16]
 8001538:	43db      	mvns	r3, r3
 800153a:	69ba      	ldr	r2, [r7, #24]
 800153c:	4013      	ands	r3, r2
 800153e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001540:	683b      	ldr	r3, [r7, #0]
 8001542:	685b      	ldr	r3, [r3, #4]
 8001544:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001548:	2b00      	cmp	r3, #0
 800154a:	d003      	beq.n	8001554 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 800154c:	69ba      	ldr	r2, [r7, #24]
 800154e:	693b      	ldr	r3, [r7, #16]
 8001550:	4313      	orrs	r3, r2
 8001552:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001554:	4a12      	ldr	r2, [pc, #72]	; (80015a0 <HAL_GPIO_Init+0x334>)
 8001556:	69bb      	ldr	r3, [r7, #24]
 8001558:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800155a:	69fb      	ldr	r3, [r7, #28]
 800155c:	3301      	adds	r3, #1
 800155e:	61fb      	str	r3, [r7, #28]
 8001560:	69fb      	ldr	r3, [r7, #28]
 8001562:	2b0f      	cmp	r3, #15
 8001564:	f67f ae90 	bls.w	8001288 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001568:	bf00      	nop
 800156a:	bf00      	nop
 800156c:	3724      	adds	r7, #36	; 0x24
 800156e:	46bd      	mov	sp, r7
 8001570:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001574:	4770      	bx	lr
 8001576:	bf00      	nop
 8001578:	40023800 	.word	0x40023800
 800157c:	40013800 	.word	0x40013800
 8001580:	40020000 	.word	0x40020000
 8001584:	40020400 	.word	0x40020400
 8001588:	40020800 	.word	0x40020800
 800158c:	40020c00 	.word	0x40020c00
 8001590:	40021000 	.word	0x40021000
 8001594:	40021400 	.word	0x40021400
 8001598:	40021800 	.word	0x40021800
 800159c:	40021c00 	.word	0x40021c00
 80015a0:	40013c00 	.word	0x40013c00

080015a4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80015a4:	b580      	push	{r7, lr}
 80015a6:	b086      	sub	sp, #24
 80015a8:	af00      	add	r7, sp, #0
 80015aa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	2b00      	cmp	r3, #0
 80015b0:	d101      	bne.n	80015b6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80015b2:	2301      	movs	r3, #1
 80015b4:	e267      	b.n	8001a86 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	681b      	ldr	r3, [r3, #0]
 80015ba:	f003 0301 	and.w	r3, r3, #1
 80015be:	2b00      	cmp	r3, #0
 80015c0:	d075      	beq.n	80016ae <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80015c2:	4b88      	ldr	r3, [pc, #544]	; (80017e4 <HAL_RCC_OscConfig+0x240>)
 80015c4:	689b      	ldr	r3, [r3, #8]
 80015c6:	f003 030c 	and.w	r3, r3, #12
 80015ca:	2b04      	cmp	r3, #4
 80015cc:	d00c      	beq.n	80015e8 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80015ce:	4b85      	ldr	r3, [pc, #532]	; (80017e4 <HAL_RCC_OscConfig+0x240>)
 80015d0:	689b      	ldr	r3, [r3, #8]
 80015d2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80015d6:	2b08      	cmp	r3, #8
 80015d8:	d112      	bne.n	8001600 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80015da:	4b82      	ldr	r3, [pc, #520]	; (80017e4 <HAL_RCC_OscConfig+0x240>)
 80015dc:	685b      	ldr	r3, [r3, #4]
 80015de:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80015e2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80015e6:	d10b      	bne.n	8001600 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80015e8:	4b7e      	ldr	r3, [pc, #504]	; (80017e4 <HAL_RCC_OscConfig+0x240>)
 80015ea:	681b      	ldr	r3, [r3, #0]
 80015ec:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80015f0:	2b00      	cmp	r3, #0
 80015f2:	d05b      	beq.n	80016ac <HAL_RCC_OscConfig+0x108>
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	685b      	ldr	r3, [r3, #4]
 80015f8:	2b00      	cmp	r3, #0
 80015fa:	d157      	bne.n	80016ac <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80015fc:	2301      	movs	r3, #1
 80015fe:	e242      	b.n	8001a86 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	685b      	ldr	r3, [r3, #4]
 8001604:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001608:	d106      	bne.n	8001618 <HAL_RCC_OscConfig+0x74>
 800160a:	4b76      	ldr	r3, [pc, #472]	; (80017e4 <HAL_RCC_OscConfig+0x240>)
 800160c:	681b      	ldr	r3, [r3, #0]
 800160e:	4a75      	ldr	r2, [pc, #468]	; (80017e4 <HAL_RCC_OscConfig+0x240>)
 8001610:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001614:	6013      	str	r3, [r2, #0]
 8001616:	e01d      	b.n	8001654 <HAL_RCC_OscConfig+0xb0>
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	685b      	ldr	r3, [r3, #4]
 800161c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001620:	d10c      	bne.n	800163c <HAL_RCC_OscConfig+0x98>
 8001622:	4b70      	ldr	r3, [pc, #448]	; (80017e4 <HAL_RCC_OscConfig+0x240>)
 8001624:	681b      	ldr	r3, [r3, #0]
 8001626:	4a6f      	ldr	r2, [pc, #444]	; (80017e4 <HAL_RCC_OscConfig+0x240>)
 8001628:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800162c:	6013      	str	r3, [r2, #0]
 800162e:	4b6d      	ldr	r3, [pc, #436]	; (80017e4 <HAL_RCC_OscConfig+0x240>)
 8001630:	681b      	ldr	r3, [r3, #0]
 8001632:	4a6c      	ldr	r2, [pc, #432]	; (80017e4 <HAL_RCC_OscConfig+0x240>)
 8001634:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001638:	6013      	str	r3, [r2, #0]
 800163a:	e00b      	b.n	8001654 <HAL_RCC_OscConfig+0xb0>
 800163c:	4b69      	ldr	r3, [pc, #420]	; (80017e4 <HAL_RCC_OscConfig+0x240>)
 800163e:	681b      	ldr	r3, [r3, #0]
 8001640:	4a68      	ldr	r2, [pc, #416]	; (80017e4 <HAL_RCC_OscConfig+0x240>)
 8001642:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001646:	6013      	str	r3, [r2, #0]
 8001648:	4b66      	ldr	r3, [pc, #408]	; (80017e4 <HAL_RCC_OscConfig+0x240>)
 800164a:	681b      	ldr	r3, [r3, #0]
 800164c:	4a65      	ldr	r2, [pc, #404]	; (80017e4 <HAL_RCC_OscConfig+0x240>)
 800164e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001652:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	685b      	ldr	r3, [r3, #4]
 8001658:	2b00      	cmp	r3, #0
 800165a:	d013      	beq.n	8001684 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800165c:	f7ff fc84 	bl	8000f68 <HAL_GetTick>
 8001660:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001662:	e008      	b.n	8001676 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001664:	f7ff fc80 	bl	8000f68 <HAL_GetTick>
 8001668:	4602      	mov	r2, r0
 800166a:	693b      	ldr	r3, [r7, #16]
 800166c:	1ad3      	subs	r3, r2, r3
 800166e:	2b64      	cmp	r3, #100	; 0x64
 8001670:	d901      	bls.n	8001676 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001672:	2303      	movs	r3, #3
 8001674:	e207      	b.n	8001a86 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001676:	4b5b      	ldr	r3, [pc, #364]	; (80017e4 <HAL_RCC_OscConfig+0x240>)
 8001678:	681b      	ldr	r3, [r3, #0]
 800167a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800167e:	2b00      	cmp	r3, #0
 8001680:	d0f0      	beq.n	8001664 <HAL_RCC_OscConfig+0xc0>
 8001682:	e014      	b.n	80016ae <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001684:	f7ff fc70 	bl	8000f68 <HAL_GetTick>
 8001688:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800168a:	e008      	b.n	800169e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800168c:	f7ff fc6c 	bl	8000f68 <HAL_GetTick>
 8001690:	4602      	mov	r2, r0
 8001692:	693b      	ldr	r3, [r7, #16]
 8001694:	1ad3      	subs	r3, r2, r3
 8001696:	2b64      	cmp	r3, #100	; 0x64
 8001698:	d901      	bls.n	800169e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800169a:	2303      	movs	r3, #3
 800169c:	e1f3      	b.n	8001a86 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800169e:	4b51      	ldr	r3, [pc, #324]	; (80017e4 <HAL_RCC_OscConfig+0x240>)
 80016a0:	681b      	ldr	r3, [r3, #0]
 80016a2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80016a6:	2b00      	cmp	r3, #0
 80016a8:	d1f0      	bne.n	800168c <HAL_RCC_OscConfig+0xe8>
 80016aa:	e000      	b.n	80016ae <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80016ac:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	681b      	ldr	r3, [r3, #0]
 80016b2:	f003 0302 	and.w	r3, r3, #2
 80016b6:	2b00      	cmp	r3, #0
 80016b8:	d063      	beq.n	8001782 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80016ba:	4b4a      	ldr	r3, [pc, #296]	; (80017e4 <HAL_RCC_OscConfig+0x240>)
 80016bc:	689b      	ldr	r3, [r3, #8]
 80016be:	f003 030c 	and.w	r3, r3, #12
 80016c2:	2b00      	cmp	r3, #0
 80016c4:	d00b      	beq.n	80016de <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80016c6:	4b47      	ldr	r3, [pc, #284]	; (80017e4 <HAL_RCC_OscConfig+0x240>)
 80016c8:	689b      	ldr	r3, [r3, #8]
 80016ca:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80016ce:	2b08      	cmp	r3, #8
 80016d0:	d11c      	bne.n	800170c <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80016d2:	4b44      	ldr	r3, [pc, #272]	; (80017e4 <HAL_RCC_OscConfig+0x240>)
 80016d4:	685b      	ldr	r3, [r3, #4]
 80016d6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80016da:	2b00      	cmp	r3, #0
 80016dc:	d116      	bne.n	800170c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80016de:	4b41      	ldr	r3, [pc, #260]	; (80017e4 <HAL_RCC_OscConfig+0x240>)
 80016e0:	681b      	ldr	r3, [r3, #0]
 80016e2:	f003 0302 	and.w	r3, r3, #2
 80016e6:	2b00      	cmp	r3, #0
 80016e8:	d005      	beq.n	80016f6 <HAL_RCC_OscConfig+0x152>
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	68db      	ldr	r3, [r3, #12]
 80016ee:	2b01      	cmp	r3, #1
 80016f0:	d001      	beq.n	80016f6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80016f2:	2301      	movs	r3, #1
 80016f4:	e1c7      	b.n	8001a86 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80016f6:	4b3b      	ldr	r3, [pc, #236]	; (80017e4 <HAL_RCC_OscConfig+0x240>)
 80016f8:	681b      	ldr	r3, [r3, #0]
 80016fa:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	691b      	ldr	r3, [r3, #16]
 8001702:	00db      	lsls	r3, r3, #3
 8001704:	4937      	ldr	r1, [pc, #220]	; (80017e4 <HAL_RCC_OscConfig+0x240>)
 8001706:	4313      	orrs	r3, r2
 8001708:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800170a:	e03a      	b.n	8001782 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	68db      	ldr	r3, [r3, #12]
 8001710:	2b00      	cmp	r3, #0
 8001712:	d020      	beq.n	8001756 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001714:	4b34      	ldr	r3, [pc, #208]	; (80017e8 <HAL_RCC_OscConfig+0x244>)
 8001716:	2201      	movs	r2, #1
 8001718:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800171a:	f7ff fc25 	bl	8000f68 <HAL_GetTick>
 800171e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001720:	e008      	b.n	8001734 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001722:	f7ff fc21 	bl	8000f68 <HAL_GetTick>
 8001726:	4602      	mov	r2, r0
 8001728:	693b      	ldr	r3, [r7, #16]
 800172a:	1ad3      	subs	r3, r2, r3
 800172c:	2b02      	cmp	r3, #2
 800172e:	d901      	bls.n	8001734 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8001730:	2303      	movs	r3, #3
 8001732:	e1a8      	b.n	8001a86 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001734:	4b2b      	ldr	r3, [pc, #172]	; (80017e4 <HAL_RCC_OscConfig+0x240>)
 8001736:	681b      	ldr	r3, [r3, #0]
 8001738:	f003 0302 	and.w	r3, r3, #2
 800173c:	2b00      	cmp	r3, #0
 800173e:	d0f0      	beq.n	8001722 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001740:	4b28      	ldr	r3, [pc, #160]	; (80017e4 <HAL_RCC_OscConfig+0x240>)
 8001742:	681b      	ldr	r3, [r3, #0]
 8001744:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	691b      	ldr	r3, [r3, #16]
 800174c:	00db      	lsls	r3, r3, #3
 800174e:	4925      	ldr	r1, [pc, #148]	; (80017e4 <HAL_RCC_OscConfig+0x240>)
 8001750:	4313      	orrs	r3, r2
 8001752:	600b      	str	r3, [r1, #0]
 8001754:	e015      	b.n	8001782 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001756:	4b24      	ldr	r3, [pc, #144]	; (80017e8 <HAL_RCC_OscConfig+0x244>)
 8001758:	2200      	movs	r2, #0
 800175a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800175c:	f7ff fc04 	bl	8000f68 <HAL_GetTick>
 8001760:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001762:	e008      	b.n	8001776 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001764:	f7ff fc00 	bl	8000f68 <HAL_GetTick>
 8001768:	4602      	mov	r2, r0
 800176a:	693b      	ldr	r3, [r7, #16]
 800176c:	1ad3      	subs	r3, r2, r3
 800176e:	2b02      	cmp	r3, #2
 8001770:	d901      	bls.n	8001776 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8001772:	2303      	movs	r3, #3
 8001774:	e187      	b.n	8001a86 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001776:	4b1b      	ldr	r3, [pc, #108]	; (80017e4 <HAL_RCC_OscConfig+0x240>)
 8001778:	681b      	ldr	r3, [r3, #0]
 800177a:	f003 0302 	and.w	r3, r3, #2
 800177e:	2b00      	cmp	r3, #0
 8001780:	d1f0      	bne.n	8001764 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	681b      	ldr	r3, [r3, #0]
 8001786:	f003 0308 	and.w	r3, r3, #8
 800178a:	2b00      	cmp	r3, #0
 800178c:	d036      	beq.n	80017fc <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	695b      	ldr	r3, [r3, #20]
 8001792:	2b00      	cmp	r3, #0
 8001794:	d016      	beq.n	80017c4 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001796:	4b15      	ldr	r3, [pc, #84]	; (80017ec <HAL_RCC_OscConfig+0x248>)
 8001798:	2201      	movs	r2, #1
 800179a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800179c:	f7ff fbe4 	bl	8000f68 <HAL_GetTick>
 80017a0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80017a2:	e008      	b.n	80017b6 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80017a4:	f7ff fbe0 	bl	8000f68 <HAL_GetTick>
 80017a8:	4602      	mov	r2, r0
 80017aa:	693b      	ldr	r3, [r7, #16]
 80017ac:	1ad3      	subs	r3, r2, r3
 80017ae:	2b02      	cmp	r3, #2
 80017b0:	d901      	bls.n	80017b6 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80017b2:	2303      	movs	r3, #3
 80017b4:	e167      	b.n	8001a86 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80017b6:	4b0b      	ldr	r3, [pc, #44]	; (80017e4 <HAL_RCC_OscConfig+0x240>)
 80017b8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80017ba:	f003 0302 	and.w	r3, r3, #2
 80017be:	2b00      	cmp	r3, #0
 80017c0:	d0f0      	beq.n	80017a4 <HAL_RCC_OscConfig+0x200>
 80017c2:	e01b      	b.n	80017fc <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80017c4:	4b09      	ldr	r3, [pc, #36]	; (80017ec <HAL_RCC_OscConfig+0x248>)
 80017c6:	2200      	movs	r2, #0
 80017c8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80017ca:	f7ff fbcd 	bl	8000f68 <HAL_GetTick>
 80017ce:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80017d0:	e00e      	b.n	80017f0 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80017d2:	f7ff fbc9 	bl	8000f68 <HAL_GetTick>
 80017d6:	4602      	mov	r2, r0
 80017d8:	693b      	ldr	r3, [r7, #16]
 80017da:	1ad3      	subs	r3, r2, r3
 80017dc:	2b02      	cmp	r3, #2
 80017de:	d907      	bls.n	80017f0 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80017e0:	2303      	movs	r3, #3
 80017e2:	e150      	b.n	8001a86 <HAL_RCC_OscConfig+0x4e2>
 80017e4:	40023800 	.word	0x40023800
 80017e8:	42470000 	.word	0x42470000
 80017ec:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80017f0:	4b88      	ldr	r3, [pc, #544]	; (8001a14 <HAL_RCC_OscConfig+0x470>)
 80017f2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80017f4:	f003 0302 	and.w	r3, r3, #2
 80017f8:	2b00      	cmp	r3, #0
 80017fa:	d1ea      	bne.n	80017d2 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	681b      	ldr	r3, [r3, #0]
 8001800:	f003 0304 	and.w	r3, r3, #4
 8001804:	2b00      	cmp	r3, #0
 8001806:	f000 8097 	beq.w	8001938 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800180a:	2300      	movs	r3, #0
 800180c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800180e:	4b81      	ldr	r3, [pc, #516]	; (8001a14 <HAL_RCC_OscConfig+0x470>)
 8001810:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001812:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001816:	2b00      	cmp	r3, #0
 8001818:	d10f      	bne.n	800183a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800181a:	2300      	movs	r3, #0
 800181c:	60bb      	str	r3, [r7, #8]
 800181e:	4b7d      	ldr	r3, [pc, #500]	; (8001a14 <HAL_RCC_OscConfig+0x470>)
 8001820:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001822:	4a7c      	ldr	r2, [pc, #496]	; (8001a14 <HAL_RCC_OscConfig+0x470>)
 8001824:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001828:	6413      	str	r3, [r2, #64]	; 0x40
 800182a:	4b7a      	ldr	r3, [pc, #488]	; (8001a14 <HAL_RCC_OscConfig+0x470>)
 800182c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800182e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001832:	60bb      	str	r3, [r7, #8]
 8001834:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001836:	2301      	movs	r3, #1
 8001838:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800183a:	4b77      	ldr	r3, [pc, #476]	; (8001a18 <HAL_RCC_OscConfig+0x474>)
 800183c:	681b      	ldr	r3, [r3, #0]
 800183e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001842:	2b00      	cmp	r3, #0
 8001844:	d118      	bne.n	8001878 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001846:	4b74      	ldr	r3, [pc, #464]	; (8001a18 <HAL_RCC_OscConfig+0x474>)
 8001848:	681b      	ldr	r3, [r3, #0]
 800184a:	4a73      	ldr	r2, [pc, #460]	; (8001a18 <HAL_RCC_OscConfig+0x474>)
 800184c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001850:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001852:	f7ff fb89 	bl	8000f68 <HAL_GetTick>
 8001856:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001858:	e008      	b.n	800186c <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800185a:	f7ff fb85 	bl	8000f68 <HAL_GetTick>
 800185e:	4602      	mov	r2, r0
 8001860:	693b      	ldr	r3, [r7, #16]
 8001862:	1ad3      	subs	r3, r2, r3
 8001864:	2b02      	cmp	r3, #2
 8001866:	d901      	bls.n	800186c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8001868:	2303      	movs	r3, #3
 800186a:	e10c      	b.n	8001a86 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800186c:	4b6a      	ldr	r3, [pc, #424]	; (8001a18 <HAL_RCC_OscConfig+0x474>)
 800186e:	681b      	ldr	r3, [r3, #0]
 8001870:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001874:	2b00      	cmp	r3, #0
 8001876:	d0f0      	beq.n	800185a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	689b      	ldr	r3, [r3, #8]
 800187c:	2b01      	cmp	r3, #1
 800187e:	d106      	bne.n	800188e <HAL_RCC_OscConfig+0x2ea>
 8001880:	4b64      	ldr	r3, [pc, #400]	; (8001a14 <HAL_RCC_OscConfig+0x470>)
 8001882:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001884:	4a63      	ldr	r2, [pc, #396]	; (8001a14 <HAL_RCC_OscConfig+0x470>)
 8001886:	f043 0301 	orr.w	r3, r3, #1
 800188a:	6713      	str	r3, [r2, #112]	; 0x70
 800188c:	e01c      	b.n	80018c8 <HAL_RCC_OscConfig+0x324>
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	689b      	ldr	r3, [r3, #8]
 8001892:	2b05      	cmp	r3, #5
 8001894:	d10c      	bne.n	80018b0 <HAL_RCC_OscConfig+0x30c>
 8001896:	4b5f      	ldr	r3, [pc, #380]	; (8001a14 <HAL_RCC_OscConfig+0x470>)
 8001898:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800189a:	4a5e      	ldr	r2, [pc, #376]	; (8001a14 <HAL_RCC_OscConfig+0x470>)
 800189c:	f043 0304 	orr.w	r3, r3, #4
 80018a0:	6713      	str	r3, [r2, #112]	; 0x70
 80018a2:	4b5c      	ldr	r3, [pc, #368]	; (8001a14 <HAL_RCC_OscConfig+0x470>)
 80018a4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80018a6:	4a5b      	ldr	r2, [pc, #364]	; (8001a14 <HAL_RCC_OscConfig+0x470>)
 80018a8:	f043 0301 	orr.w	r3, r3, #1
 80018ac:	6713      	str	r3, [r2, #112]	; 0x70
 80018ae:	e00b      	b.n	80018c8 <HAL_RCC_OscConfig+0x324>
 80018b0:	4b58      	ldr	r3, [pc, #352]	; (8001a14 <HAL_RCC_OscConfig+0x470>)
 80018b2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80018b4:	4a57      	ldr	r2, [pc, #348]	; (8001a14 <HAL_RCC_OscConfig+0x470>)
 80018b6:	f023 0301 	bic.w	r3, r3, #1
 80018ba:	6713      	str	r3, [r2, #112]	; 0x70
 80018bc:	4b55      	ldr	r3, [pc, #340]	; (8001a14 <HAL_RCC_OscConfig+0x470>)
 80018be:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80018c0:	4a54      	ldr	r2, [pc, #336]	; (8001a14 <HAL_RCC_OscConfig+0x470>)
 80018c2:	f023 0304 	bic.w	r3, r3, #4
 80018c6:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	689b      	ldr	r3, [r3, #8]
 80018cc:	2b00      	cmp	r3, #0
 80018ce:	d015      	beq.n	80018fc <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80018d0:	f7ff fb4a 	bl	8000f68 <HAL_GetTick>
 80018d4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80018d6:	e00a      	b.n	80018ee <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80018d8:	f7ff fb46 	bl	8000f68 <HAL_GetTick>
 80018dc:	4602      	mov	r2, r0
 80018de:	693b      	ldr	r3, [r7, #16]
 80018e0:	1ad3      	subs	r3, r2, r3
 80018e2:	f241 3288 	movw	r2, #5000	; 0x1388
 80018e6:	4293      	cmp	r3, r2
 80018e8:	d901      	bls.n	80018ee <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80018ea:	2303      	movs	r3, #3
 80018ec:	e0cb      	b.n	8001a86 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80018ee:	4b49      	ldr	r3, [pc, #292]	; (8001a14 <HAL_RCC_OscConfig+0x470>)
 80018f0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80018f2:	f003 0302 	and.w	r3, r3, #2
 80018f6:	2b00      	cmp	r3, #0
 80018f8:	d0ee      	beq.n	80018d8 <HAL_RCC_OscConfig+0x334>
 80018fa:	e014      	b.n	8001926 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80018fc:	f7ff fb34 	bl	8000f68 <HAL_GetTick>
 8001900:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001902:	e00a      	b.n	800191a <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001904:	f7ff fb30 	bl	8000f68 <HAL_GetTick>
 8001908:	4602      	mov	r2, r0
 800190a:	693b      	ldr	r3, [r7, #16]
 800190c:	1ad3      	subs	r3, r2, r3
 800190e:	f241 3288 	movw	r2, #5000	; 0x1388
 8001912:	4293      	cmp	r3, r2
 8001914:	d901      	bls.n	800191a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8001916:	2303      	movs	r3, #3
 8001918:	e0b5      	b.n	8001a86 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800191a:	4b3e      	ldr	r3, [pc, #248]	; (8001a14 <HAL_RCC_OscConfig+0x470>)
 800191c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800191e:	f003 0302 	and.w	r3, r3, #2
 8001922:	2b00      	cmp	r3, #0
 8001924:	d1ee      	bne.n	8001904 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001926:	7dfb      	ldrb	r3, [r7, #23]
 8001928:	2b01      	cmp	r3, #1
 800192a:	d105      	bne.n	8001938 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800192c:	4b39      	ldr	r3, [pc, #228]	; (8001a14 <HAL_RCC_OscConfig+0x470>)
 800192e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001930:	4a38      	ldr	r2, [pc, #224]	; (8001a14 <HAL_RCC_OscConfig+0x470>)
 8001932:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001936:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	699b      	ldr	r3, [r3, #24]
 800193c:	2b00      	cmp	r3, #0
 800193e:	f000 80a1 	beq.w	8001a84 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001942:	4b34      	ldr	r3, [pc, #208]	; (8001a14 <HAL_RCC_OscConfig+0x470>)
 8001944:	689b      	ldr	r3, [r3, #8]
 8001946:	f003 030c 	and.w	r3, r3, #12
 800194a:	2b08      	cmp	r3, #8
 800194c:	d05c      	beq.n	8001a08 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	699b      	ldr	r3, [r3, #24]
 8001952:	2b02      	cmp	r3, #2
 8001954:	d141      	bne.n	80019da <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001956:	4b31      	ldr	r3, [pc, #196]	; (8001a1c <HAL_RCC_OscConfig+0x478>)
 8001958:	2200      	movs	r2, #0
 800195a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800195c:	f7ff fb04 	bl	8000f68 <HAL_GetTick>
 8001960:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001962:	e008      	b.n	8001976 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001964:	f7ff fb00 	bl	8000f68 <HAL_GetTick>
 8001968:	4602      	mov	r2, r0
 800196a:	693b      	ldr	r3, [r7, #16]
 800196c:	1ad3      	subs	r3, r2, r3
 800196e:	2b02      	cmp	r3, #2
 8001970:	d901      	bls.n	8001976 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8001972:	2303      	movs	r3, #3
 8001974:	e087      	b.n	8001a86 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001976:	4b27      	ldr	r3, [pc, #156]	; (8001a14 <HAL_RCC_OscConfig+0x470>)
 8001978:	681b      	ldr	r3, [r3, #0]
 800197a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800197e:	2b00      	cmp	r3, #0
 8001980:	d1f0      	bne.n	8001964 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	69da      	ldr	r2, [r3, #28]
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	6a1b      	ldr	r3, [r3, #32]
 800198a:	431a      	orrs	r2, r3
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001990:	019b      	lsls	r3, r3, #6
 8001992:	431a      	orrs	r2, r3
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001998:	085b      	lsrs	r3, r3, #1
 800199a:	3b01      	subs	r3, #1
 800199c:	041b      	lsls	r3, r3, #16
 800199e:	431a      	orrs	r2, r3
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80019a4:	061b      	lsls	r3, r3, #24
 80019a6:	491b      	ldr	r1, [pc, #108]	; (8001a14 <HAL_RCC_OscConfig+0x470>)
 80019a8:	4313      	orrs	r3, r2
 80019aa:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80019ac:	4b1b      	ldr	r3, [pc, #108]	; (8001a1c <HAL_RCC_OscConfig+0x478>)
 80019ae:	2201      	movs	r2, #1
 80019b0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80019b2:	f7ff fad9 	bl	8000f68 <HAL_GetTick>
 80019b6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80019b8:	e008      	b.n	80019cc <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80019ba:	f7ff fad5 	bl	8000f68 <HAL_GetTick>
 80019be:	4602      	mov	r2, r0
 80019c0:	693b      	ldr	r3, [r7, #16]
 80019c2:	1ad3      	subs	r3, r2, r3
 80019c4:	2b02      	cmp	r3, #2
 80019c6:	d901      	bls.n	80019cc <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80019c8:	2303      	movs	r3, #3
 80019ca:	e05c      	b.n	8001a86 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80019cc:	4b11      	ldr	r3, [pc, #68]	; (8001a14 <HAL_RCC_OscConfig+0x470>)
 80019ce:	681b      	ldr	r3, [r3, #0]
 80019d0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80019d4:	2b00      	cmp	r3, #0
 80019d6:	d0f0      	beq.n	80019ba <HAL_RCC_OscConfig+0x416>
 80019d8:	e054      	b.n	8001a84 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80019da:	4b10      	ldr	r3, [pc, #64]	; (8001a1c <HAL_RCC_OscConfig+0x478>)
 80019dc:	2200      	movs	r2, #0
 80019de:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80019e0:	f7ff fac2 	bl	8000f68 <HAL_GetTick>
 80019e4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80019e6:	e008      	b.n	80019fa <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80019e8:	f7ff fabe 	bl	8000f68 <HAL_GetTick>
 80019ec:	4602      	mov	r2, r0
 80019ee:	693b      	ldr	r3, [r7, #16]
 80019f0:	1ad3      	subs	r3, r2, r3
 80019f2:	2b02      	cmp	r3, #2
 80019f4:	d901      	bls.n	80019fa <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80019f6:	2303      	movs	r3, #3
 80019f8:	e045      	b.n	8001a86 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80019fa:	4b06      	ldr	r3, [pc, #24]	; (8001a14 <HAL_RCC_OscConfig+0x470>)
 80019fc:	681b      	ldr	r3, [r3, #0]
 80019fe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001a02:	2b00      	cmp	r3, #0
 8001a04:	d1f0      	bne.n	80019e8 <HAL_RCC_OscConfig+0x444>
 8001a06:	e03d      	b.n	8001a84 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	699b      	ldr	r3, [r3, #24]
 8001a0c:	2b01      	cmp	r3, #1
 8001a0e:	d107      	bne.n	8001a20 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8001a10:	2301      	movs	r3, #1
 8001a12:	e038      	b.n	8001a86 <HAL_RCC_OscConfig+0x4e2>
 8001a14:	40023800 	.word	0x40023800
 8001a18:	40007000 	.word	0x40007000
 8001a1c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001a20:	4b1b      	ldr	r3, [pc, #108]	; (8001a90 <HAL_RCC_OscConfig+0x4ec>)
 8001a22:	685b      	ldr	r3, [r3, #4]
 8001a24:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	699b      	ldr	r3, [r3, #24]
 8001a2a:	2b01      	cmp	r3, #1
 8001a2c:	d028      	beq.n	8001a80 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001a2e:	68fb      	ldr	r3, [r7, #12]
 8001a30:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001a38:	429a      	cmp	r2, r3
 8001a3a:	d121      	bne.n	8001a80 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001a3c:	68fb      	ldr	r3, [r7, #12]
 8001a3e:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001a46:	429a      	cmp	r2, r3
 8001a48:	d11a      	bne.n	8001a80 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001a4a:	68fa      	ldr	r2, [r7, #12]
 8001a4c:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8001a50:	4013      	ands	r3, r2
 8001a52:	687a      	ldr	r2, [r7, #4]
 8001a54:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8001a56:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001a58:	4293      	cmp	r3, r2
 8001a5a:	d111      	bne.n	8001a80 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001a5c:	68fb      	ldr	r3, [r7, #12]
 8001a5e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001a66:	085b      	lsrs	r3, r3, #1
 8001a68:	3b01      	subs	r3, #1
 8001a6a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001a6c:	429a      	cmp	r2, r3
 8001a6e:	d107      	bne.n	8001a80 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8001a70:	68fb      	ldr	r3, [r7, #12]
 8001a72:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001a7a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001a7c:	429a      	cmp	r2, r3
 8001a7e:	d001      	beq.n	8001a84 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8001a80:	2301      	movs	r3, #1
 8001a82:	e000      	b.n	8001a86 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8001a84:	2300      	movs	r3, #0
}
 8001a86:	4618      	mov	r0, r3
 8001a88:	3718      	adds	r7, #24
 8001a8a:	46bd      	mov	sp, r7
 8001a8c:	bd80      	pop	{r7, pc}
 8001a8e:	bf00      	nop
 8001a90:	40023800 	.word	0x40023800

08001a94 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001a94:	b580      	push	{r7, lr}
 8001a96:	b084      	sub	sp, #16
 8001a98:	af00      	add	r7, sp, #0
 8001a9a:	6078      	str	r0, [r7, #4]
 8001a9c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	2b00      	cmp	r3, #0
 8001aa2:	d101      	bne.n	8001aa8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001aa4:	2301      	movs	r3, #1
 8001aa6:	e0cc      	b.n	8001c42 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001aa8:	4b68      	ldr	r3, [pc, #416]	; (8001c4c <HAL_RCC_ClockConfig+0x1b8>)
 8001aaa:	681b      	ldr	r3, [r3, #0]
 8001aac:	f003 0307 	and.w	r3, r3, #7
 8001ab0:	683a      	ldr	r2, [r7, #0]
 8001ab2:	429a      	cmp	r2, r3
 8001ab4:	d90c      	bls.n	8001ad0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001ab6:	4b65      	ldr	r3, [pc, #404]	; (8001c4c <HAL_RCC_ClockConfig+0x1b8>)
 8001ab8:	683a      	ldr	r2, [r7, #0]
 8001aba:	b2d2      	uxtb	r2, r2
 8001abc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001abe:	4b63      	ldr	r3, [pc, #396]	; (8001c4c <HAL_RCC_ClockConfig+0x1b8>)
 8001ac0:	681b      	ldr	r3, [r3, #0]
 8001ac2:	f003 0307 	and.w	r3, r3, #7
 8001ac6:	683a      	ldr	r2, [r7, #0]
 8001ac8:	429a      	cmp	r2, r3
 8001aca:	d001      	beq.n	8001ad0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001acc:	2301      	movs	r3, #1
 8001ace:	e0b8      	b.n	8001c42 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	681b      	ldr	r3, [r3, #0]
 8001ad4:	f003 0302 	and.w	r3, r3, #2
 8001ad8:	2b00      	cmp	r3, #0
 8001ada:	d020      	beq.n	8001b1e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	681b      	ldr	r3, [r3, #0]
 8001ae0:	f003 0304 	and.w	r3, r3, #4
 8001ae4:	2b00      	cmp	r3, #0
 8001ae6:	d005      	beq.n	8001af4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001ae8:	4b59      	ldr	r3, [pc, #356]	; (8001c50 <HAL_RCC_ClockConfig+0x1bc>)
 8001aea:	689b      	ldr	r3, [r3, #8]
 8001aec:	4a58      	ldr	r2, [pc, #352]	; (8001c50 <HAL_RCC_ClockConfig+0x1bc>)
 8001aee:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8001af2:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	681b      	ldr	r3, [r3, #0]
 8001af8:	f003 0308 	and.w	r3, r3, #8
 8001afc:	2b00      	cmp	r3, #0
 8001afe:	d005      	beq.n	8001b0c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001b00:	4b53      	ldr	r3, [pc, #332]	; (8001c50 <HAL_RCC_ClockConfig+0x1bc>)
 8001b02:	689b      	ldr	r3, [r3, #8]
 8001b04:	4a52      	ldr	r2, [pc, #328]	; (8001c50 <HAL_RCC_ClockConfig+0x1bc>)
 8001b06:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8001b0a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001b0c:	4b50      	ldr	r3, [pc, #320]	; (8001c50 <HAL_RCC_ClockConfig+0x1bc>)
 8001b0e:	689b      	ldr	r3, [r3, #8]
 8001b10:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	689b      	ldr	r3, [r3, #8]
 8001b18:	494d      	ldr	r1, [pc, #308]	; (8001c50 <HAL_RCC_ClockConfig+0x1bc>)
 8001b1a:	4313      	orrs	r3, r2
 8001b1c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	681b      	ldr	r3, [r3, #0]
 8001b22:	f003 0301 	and.w	r3, r3, #1
 8001b26:	2b00      	cmp	r3, #0
 8001b28:	d044      	beq.n	8001bb4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	685b      	ldr	r3, [r3, #4]
 8001b2e:	2b01      	cmp	r3, #1
 8001b30:	d107      	bne.n	8001b42 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001b32:	4b47      	ldr	r3, [pc, #284]	; (8001c50 <HAL_RCC_ClockConfig+0x1bc>)
 8001b34:	681b      	ldr	r3, [r3, #0]
 8001b36:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001b3a:	2b00      	cmp	r3, #0
 8001b3c:	d119      	bne.n	8001b72 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001b3e:	2301      	movs	r3, #1
 8001b40:	e07f      	b.n	8001c42 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	685b      	ldr	r3, [r3, #4]
 8001b46:	2b02      	cmp	r3, #2
 8001b48:	d003      	beq.n	8001b52 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001b4e:	2b03      	cmp	r3, #3
 8001b50:	d107      	bne.n	8001b62 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001b52:	4b3f      	ldr	r3, [pc, #252]	; (8001c50 <HAL_RCC_ClockConfig+0x1bc>)
 8001b54:	681b      	ldr	r3, [r3, #0]
 8001b56:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001b5a:	2b00      	cmp	r3, #0
 8001b5c:	d109      	bne.n	8001b72 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001b5e:	2301      	movs	r3, #1
 8001b60:	e06f      	b.n	8001c42 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001b62:	4b3b      	ldr	r3, [pc, #236]	; (8001c50 <HAL_RCC_ClockConfig+0x1bc>)
 8001b64:	681b      	ldr	r3, [r3, #0]
 8001b66:	f003 0302 	and.w	r3, r3, #2
 8001b6a:	2b00      	cmp	r3, #0
 8001b6c:	d101      	bne.n	8001b72 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001b6e:	2301      	movs	r3, #1
 8001b70:	e067      	b.n	8001c42 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001b72:	4b37      	ldr	r3, [pc, #220]	; (8001c50 <HAL_RCC_ClockConfig+0x1bc>)
 8001b74:	689b      	ldr	r3, [r3, #8]
 8001b76:	f023 0203 	bic.w	r2, r3, #3
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	685b      	ldr	r3, [r3, #4]
 8001b7e:	4934      	ldr	r1, [pc, #208]	; (8001c50 <HAL_RCC_ClockConfig+0x1bc>)
 8001b80:	4313      	orrs	r3, r2
 8001b82:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001b84:	f7ff f9f0 	bl	8000f68 <HAL_GetTick>
 8001b88:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001b8a:	e00a      	b.n	8001ba2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001b8c:	f7ff f9ec 	bl	8000f68 <HAL_GetTick>
 8001b90:	4602      	mov	r2, r0
 8001b92:	68fb      	ldr	r3, [r7, #12]
 8001b94:	1ad3      	subs	r3, r2, r3
 8001b96:	f241 3288 	movw	r2, #5000	; 0x1388
 8001b9a:	4293      	cmp	r3, r2
 8001b9c:	d901      	bls.n	8001ba2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001b9e:	2303      	movs	r3, #3
 8001ba0:	e04f      	b.n	8001c42 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001ba2:	4b2b      	ldr	r3, [pc, #172]	; (8001c50 <HAL_RCC_ClockConfig+0x1bc>)
 8001ba4:	689b      	ldr	r3, [r3, #8]
 8001ba6:	f003 020c 	and.w	r2, r3, #12
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	685b      	ldr	r3, [r3, #4]
 8001bae:	009b      	lsls	r3, r3, #2
 8001bb0:	429a      	cmp	r2, r3
 8001bb2:	d1eb      	bne.n	8001b8c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001bb4:	4b25      	ldr	r3, [pc, #148]	; (8001c4c <HAL_RCC_ClockConfig+0x1b8>)
 8001bb6:	681b      	ldr	r3, [r3, #0]
 8001bb8:	f003 0307 	and.w	r3, r3, #7
 8001bbc:	683a      	ldr	r2, [r7, #0]
 8001bbe:	429a      	cmp	r2, r3
 8001bc0:	d20c      	bcs.n	8001bdc <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001bc2:	4b22      	ldr	r3, [pc, #136]	; (8001c4c <HAL_RCC_ClockConfig+0x1b8>)
 8001bc4:	683a      	ldr	r2, [r7, #0]
 8001bc6:	b2d2      	uxtb	r2, r2
 8001bc8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001bca:	4b20      	ldr	r3, [pc, #128]	; (8001c4c <HAL_RCC_ClockConfig+0x1b8>)
 8001bcc:	681b      	ldr	r3, [r3, #0]
 8001bce:	f003 0307 	and.w	r3, r3, #7
 8001bd2:	683a      	ldr	r2, [r7, #0]
 8001bd4:	429a      	cmp	r2, r3
 8001bd6:	d001      	beq.n	8001bdc <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001bd8:	2301      	movs	r3, #1
 8001bda:	e032      	b.n	8001c42 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	681b      	ldr	r3, [r3, #0]
 8001be0:	f003 0304 	and.w	r3, r3, #4
 8001be4:	2b00      	cmp	r3, #0
 8001be6:	d008      	beq.n	8001bfa <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001be8:	4b19      	ldr	r3, [pc, #100]	; (8001c50 <HAL_RCC_ClockConfig+0x1bc>)
 8001bea:	689b      	ldr	r3, [r3, #8]
 8001bec:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	68db      	ldr	r3, [r3, #12]
 8001bf4:	4916      	ldr	r1, [pc, #88]	; (8001c50 <HAL_RCC_ClockConfig+0x1bc>)
 8001bf6:	4313      	orrs	r3, r2
 8001bf8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	681b      	ldr	r3, [r3, #0]
 8001bfe:	f003 0308 	and.w	r3, r3, #8
 8001c02:	2b00      	cmp	r3, #0
 8001c04:	d009      	beq.n	8001c1a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001c06:	4b12      	ldr	r3, [pc, #72]	; (8001c50 <HAL_RCC_ClockConfig+0x1bc>)
 8001c08:	689b      	ldr	r3, [r3, #8]
 8001c0a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	691b      	ldr	r3, [r3, #16]
 8001c12:	00db      	lsls	r3, r3, #3
 8001c14:	490e      	ldr	r1, [pc, #56]	; (8001c50 <HAL_RCC_ClockConfig+0x1bc>)
 8001c16:	4313      	orrs	r3, r2
 8001c18:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001c1a:	f000 f821 	bl	8001c60 <HAL_RCC_GetSysClockFreq>
 8001c1e:	4602      	mov	r2, r0
 8001c20:	4b0b      	ldr	r3, [pc, #44]	; (8001c50 <HAL_RCC_ClockConfig+0x1bc>)
 8001c22:	689b      	ldr	r3, [r3, #8]
 8001c24:	091b      	lsrs	r3, r3, #4
 8001c26:	f003 030f 	and.w	r3, r3, #15
 8001c2a:	490a      	ldr	r1, [pc, #40]	; (8001c54 <HAL_RCC_ClockConfig+0x1c0>)
 8001c2c:	5ccb      	ldrb	r3, [r1, r3]
 8001c2e:	fa22 f303 	lsr.w	r3, r2, r3
 8001c32:	4a09      	ldr	r2, [pc, #36]	; (8001c58 <HAL_RCC_ClockConfig+0x1c4>)
 8001c34:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8001c36:	4b09      	ldr	r3, [pc, #36]	; (8001c5c <HAL_RCC_ClockConfig+0x1c8>)
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	4618      	mov	r0, r3
 8001c3c:	f7ff f950 	bl	8000ee0 <HAL_InitTick>

  return HAL_OK;
 8001c40:	2300      	movs	r3, #0
}
 8001c42:	4618      	mov	r0, r3
 8001c44:	3710      	adds	r7, #16
 8001c46:	46bd      	mov	sp, r7
 8001c48:	bd80      	pop	{r7, pc}
 8001c4a:	bf00      	nop
 8001c4c:	40023c00 	.word	0x40023c00
 8001c50:	40023800 	.word	0x40023800
 8001c54:	08003388 	.word	0x08003388
 8001c58:	20000000 	.word	0x20000000
 8001c5c:	20000004 	.word	0x20000004

08001c60 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001c60:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001c64:	b090      	sub	sp, #64	; 0x40
 8001c66:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8001c68:	2300      	movs	r3, #0
 8001c6a:	637b      	str	r3, [r7, #52]	; 0x34
 8001c6c:	2300      	movs	r3, #0
 8001c6e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001c70:	2300      	movs	r3, #0
 8001c72:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 8001c74:	2300      	movs	r3, #0
 8001c76:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001c78:	4b59      	ldr	r3, [pc, #356]	; (8001de0 <HAL_RCC_GetSysClockFreq+0x180>)
 8001c7a:	689b      	ldr	r3, [r3, #8]
 8001c7c:	f003 030c 	and.w	r3, r3, #12
 8001c80:	2b08      	cmp	r3, #8
 8001c82:	d00d      	beq.n	8001ca0 <HAL_RCC_GetSysClockFreq+0x40>
 8001c84:	2b08      	cmp	r3, #8
 8001c86:	f200 80a1 	bhi.w	8001dcc <HAL_RCC_GetSysClockFreq+0x16c>
 8001c8a:	2b00      	cmp	r3, #0
 8001c8c:	d002      	beq.n	8001c94 <HAL_RCC_GetSysClockFreq+0x34>
 8001c8e:	2b04      	cmp	r3, #4
 8001c90:	d003      	beq.n	8001c9a <HAL_RCC_GetSysClockFreq+0x3a>
 8001c92:	e09b      	b.n	8001dcc <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001c94:	4b53      	ldr	r3, [pc, #332]	; (8001de4 <HAL_RCC_GetSysClockFreq+0x184>)
 8001c96:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 8001c98:	e09b      	b.n	8001dd2 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001c9a:	4b53      	ldr	r3, [pc, #332]	; (8001de8 <HAL_RCC_GetSysClockFreq+0x188>)
 8001c9c:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8001c9e:	e098      	b.n	8001dd2 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001ca0:	4b4f      	ldr	r3, [pc, #316]	; (8001de0 <HAL_RCC_GetSysClockFreq+0x180>)
 8001ca2:	685b      	ldr	r3, [r3, #4]
 8001ca4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001ca8:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001caa:	4b4d      	ldr	r3, [pc, #308]	; (8001de0 <HAL_RCC_GetSysClockFreq+0x180>)
 8001cac:	685b      	ldr	r3, [r3, #4]
 8001cae:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001cb2:	2b00      	cmp	r3, #0
 8001cb4:	d028      	beq.n	8001d08 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001cb6:	4b4a      	ldr	r3, [pc, #296]	; (8001de0 <HAL_RCC_GetSysClockFreq+0x180>)
 8001cb8:	685b      	ldr	r3, [r3, #4]
 8001cba:	099b      	lsrs	r3, r3, #6
 8001cbc:	2200      	movs	r2, #0
 8001cbe:	623b      	str	r3, [r7, #32]
 8001cc0:	627a      	str	r2, [r7, #36]	; 0x24
 8001cc2:	6a3b      	ldr	r3, [r7, #32]
 8001cc4:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8001cc8:	2100      	movs	r1, #0
 8001cca:	4b47      	ldr	r3, [pc, #284]	; (8001de8 <HAL_RCC_GetSysClockFreq+0x188>)
 8001ccc:	fb03 f201 	mul.w	r2, r3, r1
 8001cd0:	2300      	movs	r3, #0
 8001cd2:	fb00 f303 	mul.w	r3, r0, r3
 8001cd6:	4413      	add	r3, r2
 8001cd8:	4a43      	ldr	r2, [pc, #268]	; (8001de8 <HAL_RCC_GetSysClockFreq+0x188>)
 8001cda:	fba0 1202 	umull	r1, r2, r0, r2
 8001cde:	62fa      	str	r2, [r7, #44]	; 0x2c
 8001ce0:	460a      	mov	r2, r1
 8001ce2:	62ba      	str	r2, [r7, #40]	; 0x28
 8001ce4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001ce6:	4413      	add	r3, r2
 8001ce8:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001cea:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001cec:	2200      	movs	r2, #0
 8001cee:	61bb      	str	r3, [r7, #24]
 8001cf0:	61fa      	str	r2, [r7, #28]
 8001cf2:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001cf6:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8001cfa:	f7fe fab9 	bl	8000270 <__aeabi_uldivmod>
 8001cfe:	4602      	mov	r2, r0
 8001d00:	460b      	mov	r3, r1
 8001d02:	4613      	mov	r3, r2
 8001d04:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001d06:	e053      	b.n	8001db0 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001d08:	4b35      	ldr	r3, [pc, #212]	; (8001de0 <HAL_RCC_GetSysClockFreq+0x180>)
 8001d0a:	685b      	ldr	r3, [r3, #4]
 8001d0c:	099b      	lsrs	r3, r3, #6
 8001d0e:	2200      	movs	r2, #0
 8001d10:	613b      	str	r3, [r7, #16]
 8001d12:	617a      	str	r2, [r7, #20]
 8001d14:	693b      	ldr	r3, [r7, #16]
 8001d16:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8001d1a:	f04f 0b00 	mov.w	fp, #0
 8001d1e:	4652      	mov	r2, sl
 8001d20:	465b      	mov	r3, fp
 8001d22:	f04f 0000 	mov.w	r0, #0
 8001d26:	f04f 0100 	mov.w	r1, #0
 8001d2a:	0159      	lsls	r1, r3, #5
 8001d2c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001d30:	0150      	lsls	r0, r2, #5
 8001d32:	4602      	mov	r2, r0
 8001d34:	460b      	mov	r3, r1
 8001d36:	ebb2 080a 	subs.w	r8, r2, sl
 8001d3a:	eb63 090b 	sbc.w	r9, r3, fp
 8001d3e:	f04f 0200 	mov.w	r2, #0
 8001d42:	f04f 0300 	mov.w	r3, #0
 8001d46:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8001d4a:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8001d4e:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8001d52:	ebb2 0408 	subs.w	r4, r2, r8
 8001d56:	eb63 0509 	sbc.w	r5, r3, r9
 8001d5a:	f04f 0200 	mov.w	r2, #0
 8001d5e:	f04f 0300 	mov.w	r3, #0
 8001d62:	00eb      	lsls	r3, r5, #3
 8001d64:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001d68:	00e2      	lsls	r2, r4, #3
 8001d6a:	4614      	mov	r4, r2
 8001d6c:	461d      	mov	r5, r3
 8001d6e:	eb14 030a 	adds.w	r3, r4, sl
 8001d72:	603b      	str	r3, [r7, #0]
 8001d74:	eb45 030b 	adc.w	r3, r5, fp
 8001d78:	607b      	str	r3, [r7, #4]
 8001d7a:	f04f 0200 	mov.w	r2, #0
 8001d7e:	f04f 0300 	mov.w	r3, #0
 8001d82:	e9d7 4500 	ldrd	r4, r5, [r7]
 8001d86:	4629      	mov	r1, r5
 8001d88:	028b      	lsls	r3, r1, #10
 8001d8a:	4621      	mov	r1, r4
 8001d8c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001d90:	4621      	mov	r1, r4
 8001d92:	028a      	lsls	r2, r1, #10
 8001d94:	4610      	mov	r0, r2
 8001d96:	4619      	mov	r1, r3
 8001d98:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001d9a:	2200      	movs	r2, #0
 8001d9c:	60bb      	str	r3, [r7, #8]
 8001d9e:	60fa      	str	r2, [r7, #12]
 8001da0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001da4:	f7fe fa64 	bl	8000270 <__aeabi_uldivmod>
 8001da8:	4602      	mov	r2, r0
 8001daa:	460b      	mov	r3, r1
 8001dac:	4613      	mov	r3, r2
 8001dae:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8001db0:	4b0b      	ldr	r3, [pc, #44]	; (8001de0 <HAL_RCC_GetSysClockFreq+0x180>)
 8001db2:	685b      	ldr	r3, [r3, #4]
 8001db4:	0c1b      	lsrs	r3, r3, #16
 8001db6:	f003 0303 	and.w	r3, r3, #3
 8001dba:	3301      	adds	r3, #1
 8001dbc:	005b      	lsls	r3, r3, #1
 8001dbe:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 8001dc0:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8001dc2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001dc4:	fbb2 f3f3 	udiv	r3, r2, r3
 8001dc8:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8001dca:	e002      	b.n	8001dd2 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001dcc:	4b05      	ldr	r3, [pc, #20]	; (8001de4 <HAL_RCC_GetSysClockFreq+0x184>)
 8001dce:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8001dd0:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001dd2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 8001dd4:	4618      	mov	r0, r3
 8001dd6:	3740      	adds	r7, #64	; 0x40
 8001dd8:	46bd      	mov	sp, r7
 8001dda:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001dde:	bf00      	nop
 8001de0:	40023800 	.word	0x40023800
 8001de4:	00f42400 	.word	0x00f42400
 8001de8:	017d7840 	.word	0x017d7840

08001dec <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001dec:	b480      	push	{r7}
 8001dee:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001df0:	4b03      	ldr	r3, [pc, #12]	; (8001e00 <HAL_RCC_GetHCLKFreq+0x14>)
 8001df2:	681b      	ldr	r3, [r3, #0]
}
 8001df4:	4618      	mov	r0, r3
 8001df6:	46bd      	mov	sp, r7
 8001df8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dfc:	4770      	bx	lr
 8001dfe:	bf00      	nop
 8001e00:	20000000 	.word	0x20000000

08001e04 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001e04:	b580      	push	{r7, lr}
 8001e06:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8001e08:	f7ff fff0 	bl	8001dec <HAL_RCC_GetHCLKFreq>
 8001e0c:	4602      	mov	r2, r0
 8001e0e:	4b05      	ldr	r3, [pc, #20]	; (8001e24 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001e10:	689b      	ldr	r3, [r3, #8]
 8001e12:	0a9b      	lsrs	r3, r3, #10
 8001e14:	f003 0307 	and.w	r3, r3, #7
 8001e18:	4903      	ldr	r1, [pc, #12]	; (8001e28 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001e1a:	5ccb      	ldrb	r3, [r1, r3]
 8001e1c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001e20:	4618      	mov	r0, r3
 8001e22:	bd80      	pop	{r7, pc}
 8001e24:	40023800 	.word	0x40023800
 8001e28:	08003398 	.word	0x08003398

08001e2c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001e2c:	b580      	push	{r7, lr}
 8001e2e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8001e30:	f7ff ffdc 	bl	8001dec <HAL_RCC_GetHCLKFreq>
 8001e34:	4602      	mov	r2, r0
 8001e36:	4b05      	ldr	r3, [pc, #20]	; (8001e4c <HAL_RCC_GetPCLK2Freq+0x20>)
 8001e38:	689b      	ldr	r3, [r3, #8]
 8001e3a:	0b5b      	lsrs	r3, r3, #13
 8001e3c:	f003 0307 	and.w	r3, r3, #7
 8001e40:	4903      	ldr	r1, [pc, #12]	; (8001e50 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001e42:	5ccb      	ldrb	r3, [r1, r3]
 8001e44:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001e48:	4618      	mov	r0, r3
 8001e4a:	bd80      	pop	{r7, pc}
 8001e4c:	40023800 	.word	0x40023800
 8001e50:	08003398 	.word	0x08003398

08001e54 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8001e54:	b580      	push	{r7, lr}
 8001e56:	b082      	sub	sp, #8
 8001e58:	af00      	add	r7, sp, #0
 8001e5a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	2b00      	cmp	r3, #0
 8001e60:	d101      	bne.n	8001e66 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8001e62:	2301      	movs	r3, #1
 8001e64:	e07b      	b.n	8001f5e <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e6a:	2b00      	cmp	r3, #0
 8001e6c:	d108      	bne.n	8001e80 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	685b      	ldr	r3, [r3, #4]
 8001e72:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8001e76:	d009      	beq.n	8001e8c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	2200      	movs	r2, #0
 8001e7c:	61da      	str	r2, [r3, #28]
 8001e7e:	e005      	b.n	8001e8c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	2200      	movs	r2, #0
 8001e84:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	2200      	movs	r2, #0
 8001e8a:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	2200      	movs	r2, #0
 8001e90:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8001e98:	b2db      	uxtb	r3, r3
 8001e9a:	2b00      	cmp	r3, #0
 8001e9c:	d106      	bne.n	8001eac <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	2200      	movs	r2, #0
 8001ea2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8001ea6:	6878      	ldr	r0, [r7, #4]
 8001ea8:	f7fe fe06 	bl	8000ab8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	2202      	movs	r2, #2
 8001eb0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	681b      	ldr	r3, [r3, #0]
 8001eb8:	681a      	ldr	r2, [r3, #0]
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	681b      	ldr	r3, [r3, #0]
 8001ebe:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001ec2:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	685b      	ldr	r3, [r3, #4]
 8001ec8:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	689b      	ldr	r3, [r3, #8]
 8001ed0:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8001ed4:	431a      	orrs	r2, r3
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	68db      	ldr	r3, [r3, #12]
 8001eda:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001ede:	431a      	orrs	r2, r3
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	691b      	ldr	r3, [r3, #16]
 8001ee4:	f003 0302 	and.w	r3, r3, #2
 8001ee8:	431a      	orrs	r2, r3
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	695b      	ldr	r3, [r3, #20]
 8001eee:	f003 0301 	and.w	r3, r3, #1
 8001ef2:	431a      	orrs	r2, r3
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	699b      	ldr	r3, [r3, #24]
 8001ef8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001efc:	431a      	orrs	r2, r3
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	69db      	ldr	r3, [r3, #28]
 8001f02:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8001f06:	431a      	orrs	r2, r3
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	6a1b      	ldr	r3, [r3, #32]
 8001f0c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001f10:	ea42 0103 	orr.w	r1, r2, r3
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f18:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	681b      	ldr	r3, [r3, #0]
 8001f20:	430a      	orrs	r2, r1
 8001f22:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	699b      	ldr	r3, [r3, #24]
 8001f28:	0c1b      	lsrs	r3, r3, #16
 8001f2a:	f003 0104 	and.w	r1, r3, #4
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f32:	f003 0210 	and.w	r2, r3, #16
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	681b      	ldr	r3, [r3, #0]
 8001f3a:	430a      	orrs	r2, r1
 8001f3c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	681b      	ldr	r3, [r3, #0]
 8001f42:	69da      	ldr	r2, [r3, #28]
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	681b      	ldr	r3, [r3, #0]
 8001f48:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001f4c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	2200      	movs	r2, #0
 8001f52:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	2201      	movs	r2, #1
 8001f58:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8001f5c:	2300      	movs	r3, #0
}
 8001f5e:	4618      	mov	r0, r3
 8001f60:	3708      	adds	r7, #8
 8001f62:	46bd      	mov	sp, r7
 8001f64:	bd80      	pop	{r7, pc}

08001f66 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001f66:	b580      	push	{r7, lr}
 8001f68:	b082      	sub	sp, #8
 8001f6a:	af00      	add	r7, sp, #0
 8001f6c:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	2b00      	cmp	r3, #0
 8001f72:	d101      	bne.n	8001f78 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8001f74:	2301      	movs	r3, #1
 8001f76:	e042      	b.n	8001ffe <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001f7e:	b2db      	uxtb	r3, r3
 8001f80:	2b00      	cmp	r3, #0
 8001f82:	d106      	bne.n	8001f92 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	2200      	movs	r2, #0
 8001f88:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8001f8c:	6878      	ldr	r0, [r7, #4]
 8001f8e:	f7fe fe4f 	bl	8000c30 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	2224      	movs	r2, #36	; 0x24
 8001f96:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	681b      	ldr	r3, [r3, #0]
 8001f9e:	68da      	ldr	r2, [r3, #12]
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	681b      	ldr	r3, [r3, #0]
 8001fa4:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8001fa8:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8001faa:	6878      	ldr	r0, [r7, #4]
 8001fac:	f000 f82c 	bl	8002008 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	691a      	ldr	r2, [r3, #16]
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8001fbe:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	681b      	ldr	r3, [r3, #0]
 8001fc4:	695a      	ldr	r2, [r3, #20]
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	681b      	ldr	r3, [r3, #0]
 8001fca:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8001fce:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	68da      	ldr	r2, [r3, #12]
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	681b      	ldr	r3, [r3, #0]
 8001fda:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8001fde:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	2200      	movs	r2, #0
 8001fe4:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	2220      	movs	r2, #32
 8001fea:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	2220      	movs	r2, #32
 8001ff2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	2200      	movs	r2, #0
 8001ffa:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8001ffc:	2300      	movs	r3, #0
}
 8001ffe:	4618      	mov	r0, r3
 8002000:	3708      	adds	r7, #8
 8002002:	46bd      	mov	sp, r7
 8002004:	bd80      	pop	{r7, pc}
	...

08002008 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002008:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800200c:	b0c0      	sub	sp, #256	; 0x100
 800200e:	af00      	add	r7, sp, #0
 8002010:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002014:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002018:	681b      	ldr	r3, [r3, #0]
 800201a:	691b      	ldr	r3, [r3, #16]
 800201c:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8002020:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002024:	68d9      	ldr	r1, [r3, #12]
 8002026:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800202a:	681a      	ldr	r2, [r3, #0]
 800202c:	ea40 0301 	orr.w	r3, r0, r1
 8002030:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002032:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002036:	689a      	ldr	r2, [r3, #8]
 8002038:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800203c:	691b      	ldr	r3, [r3, #16]
 800203e:	431a      	orrs	r2, r3
 8002040:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002044:	695b      	ldr	r3, [r3, #20]
 8002046:	431a      	orrs	r2, r3
 8002048:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800204c:	69db      	ldr	r3, [r3, #28]
 800204e:	4313      	orrs	r3, r2
 8002050:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8002054:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	68db      	ldr	r3, [r3, #12]
 800205c:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8002060:	f021 010c 	bic.w	r1, r1, #12
 8002064:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002068:	681a      	ldr	r2, [r3, #0]
 800206a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800206e:	430b      	orrs	r3, r1
 8002070:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002072:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002076:	681b      	ldr	r3, [r3, #0]
 8002078:	695b      	ldr	r3, [r3, #20]
 800207a:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800207e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002082:	6999      	ldr	r1, [r3, #24]
 8002084:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002088:	681a      	ldr	r2, [r3, #0]
 800208a:	ea40 0301 	orr.w	r3, r0, r1
 800208e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8002090:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002094:	681a      	ldr	r2, [r3, #0]
 8002096:	4b8f      	ldr	r3, [pc, #572]	; (80022d4 <UART_SetConfig+0x2cc>)
 8002098:	429a      	cmp	r2, r3
 800209a:	d005      	beq.n	80020a8 <UART_SetConfig+0xa0>
 800209c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80020a0:	681a      	ldr	r2, [r3, #0]
 80020a2:	4b8d      	ldr	r3, [pc, #564]	; (80022d8 <UART_SetConfig+0x2d0>)
 80020a4:	429a      	cmp	r2, r3
 80020a6:	d104      	bne.n	80020b2 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80020a8:	f7ff fec0 	bl	8001e2c <HAL_RCC_GetPCLK2Freq>
 80020ac:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 80020b0:	e003      	b.n	80020ba <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80020b2:	f7ff fea7 	bl	8001e04 <HAL_RCC_GetPCLK1Freq>
 80020b6:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80020ba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80020be:	69db      	ldr	r3, [r3, #28]
 80020c0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80020c4:	f040 810c 	bne.w	80022e0 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80020c8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80020cc:	2200      	movs	r2, #0
 80020ce:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 80020d2:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 80020d6:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 80020da:	4622      	mov	r2, r4
 80020dc:	462b      	mov	r3, r5
 80020de:	1891      	adds	r1, r2, r2
 80020e0:	65b9      	str	r1, [r7, #88]	; 0x58
 80020e2:	415b      	adcs	r3, r3
 80020e4:	65fb      	str	r3, [r7, #92]	; 0x5c
 80020e6:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 80020ea:	4621      	mov	r1, r4
 80020ec:	eb12 0801 	adds.w	r8, r2, r1
 80020f0:	4629      	mov	r1, r5
 80020f2:	eb43 0901 	adc.w	r9, r3, r1
 80020f6:	f04f 0200 	mov.w	r2, #0
 80020fa:	f04f 0300 	mov.w	r3, #0
 80020fe:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002102:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002106:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800210a:	4690      	mov	r8, r2
 800210c:	4699      	mov	r9, r3
 800210e:	4623      	mov	r3, r4
 8002110:	eb18 0303 	adds.w	r3, r8, r3
 8002114:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8002118:	462b      	mov	r3, r5
 800211a:	eb49 0303 	adc.w	r3, r9, r3
 800211e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8002122:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002126:	685b      	ldr	r3, [r3, #4]
 8002128:	2200      	movs	r2, #0
 800212a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800212e:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8002132:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8002136:	460b      	mov	r3, r1
 8002138:	18db      	adds	r3, r3, r3
 800213a:	653b      	str	r3, [r7, #80]	; 0x50
 800213c:	4613      	mov	r3, r2
 800213e:	eb42 0303 	adc.w	r3, r2, r3
 8002142:	657b      	str	r3, [r7, #84]	; 0x54
 8002144:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8002148:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 800214c:	f7fe f890 	bl	8000270 <__aeabi_uldivmod>
 8002150:	4602      	mov	r2, r0
 8002152:	460b      	mov	r3, r1
 8002154:	4b61      	ldr	r3, [pc, #388]	; (80022dc <UART_SetConfig+0x2d4>)
 8002156:	fba3 2302 	umull	r2, r3, r3, r2
 800215a:	095b      	lsrs	r3, r3, #5
 800215c:	011c      	lsls	r4, r3, #4
 800215e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002162:	2200      	movs	r2, #0
 8002164:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8002168:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 800216c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8002170:	4642      	mov	r2, r8
 8002172:	464b      	mov	r3, r9
 8002174:	1891      	adds	r1, r2, r2
 8002176:	64b9      	str	r1, [r7, #72]	; 0x48
 8002178:	415b      	adcs	r3, r3
 800217a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800217c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8002180:	4641      	mov	r1, r8
 8002182:	eb12 0a01 	adds.w	sl, r2, r1
 8002186:	4649      	mov	r1, r9
 8002188:	eb43 0b01 	adc.w	fp, r3, r1
 800218c:	f04f 0200 	mov.w	r2, #0
 8002190:	f04f 0300 	mov.w	r3, #0
 8002194:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8002198:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800219c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80021a0:	4692      	mov	sl, r2
 80021a2:	469b      	mov	fp, r3
 80021a4:	4643      	mov	r3, r8
 80021a6:	eb1a 0303 	adds.w	r3, sl, r3
 80021aa:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80021ae:	464b      	mov	r3, r9
 80021b0:	eb4b 0303 	adc.w	r3, fp, r3
 80021b4:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 80021b8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80021bc:	685b      	ldr	r3, [r3, #4]
 80021be:	2200      	movs	r2, #0
 80021c0:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80021c4:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 80021c8:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 80021cc:	460b      	mov	r3, r1
 80021ce:	18db      	adds	r3, r3, r3
 80021d0:	643b      	str	r3, [r7, #64]	; 0x40
 80021d2:	4613      	mov	r3, r2
 80021d4:	eb42 0303 	adc.w	r3, r2, r3
 80021d8:	647b      	str	r3, [r7, #68]	; 0x44
 80021da:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80021de:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 80021e2:	f7fe f845 	bl	8000270 <__aeabi_uldivmod>
 80021e6:	4602      	mov	r2, r0
 80021e8:	460b      	mov	r3, r1
 80021ea:	4611      	mov	r1, r2
 80021ec:	4b3b      	ldr	r3, [pc, #236]	; (80022dc <UART_SetConfig+0x2d4>)
 80021ee:	fba3 2301 	umull	r2, r3, r3, r1
 80021f2:	095b      	lsrs	r3, r3, #5
 80021f4:	2264      	movs	r2, #100	; 0x64
 80021f6:	fb02 f303 	mul.w	r3, r2, r3
 80021fa:	1acb      	subs	r3, r1, r3
 80021fc:	00db      	lsls	r3, r3, #3
 80021fe:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8002202:	4b36      	ldr	r3, [pc, #216]	; (80022dc <UART_SetConfig+0x2d4>)
 8002204:	fba3 2302 	umull	r2, r3, r3, r2
 8002208:	095b      	lsrs	r3, r3, #5
 800220a:	005b      	lsls	r3, r3, #1
 800220c:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8002210:	441c      	add	r4, r3
 8002212:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002216:	2200      	movs	r2, #0
 8002218:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800221c:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8002220:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8002224:	4642      	mov	r2, r8
 8002226:	464b      	mov	r3, r9
 8002228:	1891      	adds	r1, r2, r2
 800222a:	63b9      	str	r1, [r7, #56]	; 0x38
 800222c:	415b      	adcs	r3, r3
 800222e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002230:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8002234:	4641      	mov	r1, r8
 8002236:	1851      	adds	r1, r2, r1
 8002238:	6339      	str	r1, [r7, #48]	; 0x30
 800223a:	4649      	mov	r1, r9
 800223c:	414b      	adcs	r3, r1
 800223e:	637b      	str	r3, [r7, #52]	; 0x34
 8002240:	f04f 0200 	mov.w	r2, #0
 8002244:	f04f 0300 	mov.w	r3, #0
 8002248:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 800224c:	4659      	mov	r1, fp
 800224e:	00cb      	lsls	r3, r1, #3
 8002250:	4651      	mov	r1, sl
 8002252:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002256:	4651      	mov	r1, sl
 8002258:	00ca      	lsls	r2, r1, #3
 800225a:	4610      	mov	r0, r2
 800225c:	4619      	mov	r1, r3
 800225e:	4603      	mov	r3, r0
 8002260:	4642      	mov	r2, r8
 8002262:	189b      	adds	r3, r3, r2
 8002264:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8002268:	464b      	mov	r3, r9
 800226a:	460a      	mov	r2, r1
 800226c:	eb42 0303 	adc.w	r3, r2, r3
 8002270:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8002274:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002278:	685b      	ldr	r3, [r3, #4]
 800227a:	2200      	movs	r2, #0
 800227c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8002280:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8002284:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8002288:	460b      	mov	r3, r1
 800228a:	18db      	adds	r3, r3, r3
 800228c:	62bb      	str	r3, [r7, #40]	; 0x28
 800228e:	4613      	mov	r3, r2
 8002290:	eb42 0303 	adc.w	r3, r2, r3
 8002294:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002296:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800229a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 800229e:	f7fd ffe7 	bl	8000270 <__aeabi_uldivmod>
 80022a2:	4602      	mov	r2, r0
 80022a4:	460b      	mov	r3, r1
 80022a6:	4b0d      	ldr	r3, [pc, #52]	; (80022dc <UART_SetConfig+0x2d4>)
 80022a8:	fba3 1302 	umull	r1, r3, r3, r2
 80022ac:	095b      	lsrs	r3, r3, #5
 80022ae:	2164      	movs	r1, #100	; 0x64
 80022b0:	fb01 f303 	mul.w	r3, r1, r3
 80022b4:	1ad3      	subs	r3, r2, r3
 80022b6:	00db      	lsls	r3, r3, #3
 80022b8:	3332      	adds	r3, #50	; 0x32
 80022ba:	4a08      	ldr	r2, [pc, #32]	; (80022dc <UART_SetConfig+0x2d4>)
 80022bc:	fba2 2303 	umull	r2, r3, r2, r3
 80022c0:	095b      	lsrs	r3, r3, #5
 80022c2:	f003 0207 	and.w	r2, r3, #7
 80022c6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80022ca:	681b      	ldr	r3, [r3, #0]
 80022cc:	4422      	add	r2, r4
 80022ce:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80022d0:	e106      	b.n	80024e0 <UART_SetConfig+0x4d8>
 80022d2:	bf00      	nop
 80022d4:	40011000 	.word	0x40011000
 80022d8:	40011400 	.word	0x40011400
 80022dc:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80022e0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80022e4:	2200      	movs	r2, #0
 80022e6:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 80022ea:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 80022ee:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 80022f2:	4642      	mov	r2, r8
 80022f4:	464b      	mov	r3, r9
 80022f6:	1891      	adds	r1, r2, r2
 80022f8:	6239      	str	r1, [r7, #32]
 80022fa:	415b      	adcs	r3, r3
 80022fc:	627b      	str	r3, [r7, #36]	; 0x24
 80022fe:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8002302:	4641      	mov	r1, r8
 8002304:	1854      	adds	r4, r2, r1
 8002306:	4649      	mov	r1, r9
 8002308:	eb43 0501 	adc.w	r5, r3, r1
 800230c:	f04f 0200 	mov.w	r2, #0
 8002310:	f04f 0300 	mov.w	r3, #0
 8002314:	00eb      	lsls	r3, r5, #3
 8002316:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800231a:	00e2      	lsls	r2, r4, #3
 800231c:	4614      	mov	r4, r2
 800231e:	461d      	mov	r5, r3
 8002320:	4643      	mov	r3, r8
 8002322:	18e3      	adds	r3, r4, r3
 8002324:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8002328:	464b      	mov	r3, r9
 800232a:	eb45 0303 	adc.w	r3, r5, r3
 800232e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8002332:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002336:	685b      	ldr	r3, [r3, #4]
 8002338:	2200      	movs	r2, #0
 800233a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800233e:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8002342:	f04f 0200 	mov.w	r2, #0
 8002346:	f04f 0300 	mov.w	r3, #0
 800234a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 800234e:	4629      	mov	r1, r5
 8002350:	008b      	lsls	r3, r1, #2
 8002352:	4621      	mov	r1, r4
 8002354:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002358:	4621      	mov	r1, r4
 800235a:	008a      	lsls	r2, r1, #2
 800235c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8002360:	f7fd ff86 	bl	8000270 <__aeabi_uldivmod>
 8002364:	4602      	mov	r2, r0
 8002366:	460b      	mov	r3, r1
 8002368:	4b60      	ldr	r3, [pc, #384]	; (80024ec <UART_SetConfig+0x4e4>)
 800236a:	fba3 2302 	umull	r2, r3, r3, r2
 800236e:	095b      	lsrs	r3, r3, #5
 8002370:	011c      	lsls	r4, r3, #4
 8002372:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002376:	2200      	movs	r2, #0
 8002378:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800237c:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8002380:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8002384:	4642      	mov	r2, r8
 8002386:	464b      	mov	r3, r9
 8002388:	1891      	adds	r1, r2, r2
 800238a:	61b9      	str	r1, [r7, #24]
 800238c:	415b      	adcs	r3, r3
 800238e:	61fb      	str	r3, [r7, #28]
 8002390:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002394:	4641      	mov	r1, r8
 8002396:	1851      	adds	r1, r2, r1
 8002398:	6139      	str	r1, [r7, #16]
 800239a:	4649      	mov	r1, r9
 800239c:	414b      	adcs	r3, r1
 800239e:	617b      	str	r3, [r7, #20]
 80023a0:	f04f 0200 	mov.w	r2, #0
 80023a4:	f04f 0300 	mov.w	r3, #0
 80023a8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80023ac:	4659      	mov	r1, fp
 80023ae:	00cb      	lsls	r3, r1, #3
 80023b0:	4651      	mov	r1, sl
 80023b2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80023b6:	4651      	mov	r1, sl
 80023b8:	00ca      	lsls	r2, r1, #3
 80023ba:	4610      	mov	r0, r2
 80023bc:	4619      	mov	r1, r3
 80023be:	4603      	mov	r3, r0
 80023c0:	4642      	mov	r2, r8
 80023c2:	189b      	adds	r3, r3, r2
 80023c4:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80023c8:	464b      	mov	r3, r9
 80023ca:	460a      	mov	r2, r1
 80023cc:	eb42 0303 	adc.w	r3, r2, r3
 80023d0:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80023d4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80023d8:	685b      	ldr	r3, [r3, #4]
 80023da:	2200      	movs	r2, #0
 80023dc:	67bb      	str	r3, [r7, #120]	; 0x78
 80023de:	67fa      	str	r2, [r7, #124]	; 0x7c
 80023e0:	f04f 0200 	mov.w	r2, #0
 80023e4:	f04f 0300 	mov.w	r3, #0
 80023e8:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 80023ec:	4649      	mov	r1, r9
 80023ee:	008b      	lsls	r3, r1, #2
 80023f0:	4641      	mov	r1, r8
 80023f2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80023f6:	4641      	mov	r1, r8
 80023f8:	008a      	lsls	r2, r1, #2
 80023fa:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 80023fe:	f7fd ff37 	bl	8000270 <__aeabi_uldivmod>
 8002402:	4602      	mov	r2, r0
 8002404:	460b      	mov	r3, r1
 8002406:	4611      	mov	r1, r2
 8002408:	4b38      	ldr	r3, [pc, #224]	; (80024ec <UART_SetConfig+0x4e4>)
 800240a:	fba3 2301 	umull	r2, r3, r3, r1
 800240e:	095b      	lsrs	r3, r3, #5
 8002410:	2264      	movs	r2, #100	; 0x64
 8002412:	fb02 f303 	mul.w	r3, r2, r3
 8002416:	1acb      	subs	r3, r1, r3
 8002418:	011b      	lsls	r3, r3, #4
 800241a:	3332      	adds	r3, #50	; 0x32
 800241c:	4a33      	ldr	r2, [pc, #204]	; (80024ec <UART_SetConfig+0x4e4>)
 800241e:	fba2 2303 	umull	r2, r3, r2, r3
 8002422:	095b      	lsrs	r3, r3, #5
 8002424:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002428:	441c      	add	r4, r3
 800242a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800242e:	2200      	movs	r2, #0
 8002430:	673b      	str	r3, [r7, #112]	; 0x70
 8002432:	677a      	str	r2, [r7, #116]	; 0x74
 8002434:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8002438:	4642      	mov	r2, r8
 800243a:	464b      	mov	r3, r9
 800243c:	1891      	adds	r1, r2, r2
 800243e:	60b9      	str	r1, [r7, #8]
 8002440:	415b      	adcs	r3, r3
 8002442:	60fb      	str	r3, [r7, #12]
 8002444:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002448:	4641      	mov	r1, r8
 800244a:	1851      	adds	r1, r2, r1
 800244c:	6039      	str	r1, [r7, #0]
 800244e:	4649      	mov	r1, r9
 8002450:	414b      	adcs	r3, r1
 8002452:	607b      	str	r3, [r7, #4]
 8002454:	f04f 0200 	mov.w	r2, #0
 8002458:	f04f 0300 	mov.w	r3, #0
 800245c:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8002460:	4659      	mov	r1, fp
 8002462:	00cb      	lsls	r3, r1, #3
 8002464:	4651      	mov	r1, sl
 8002466:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800246a:	4651      	mov	r1, sl
 800246c:	00ca      	lsls	r2, r1, #3
 800246e:	4610      	mov	r0, r2
 8002470:	4619      	mov	r1, r3
 8002472:	4603      	mov	r3, r0
 8002474:	4642      	mov	r2, r8
 8002476:	189b      	adds	r3, r3, r2
 8002478:	66bb      	str	r3, [r7, #104]	; 0x68
 800247a:	464b      	mov	r3, r9
 800247c:	460a      	mov	r2, r1
 800247e:	eb42 0303 	adc.w	r3, r2, r3
 8002482:	66fb      	str	r3, [r7, #108]	; 0x6c
 8002484:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002488:	685b      	ldr	r3, [r3, #4]
 800248a:	2200      	movs	r2, #0
 800248c:	663b      	str	r3, [r7, #96]	; 0x60
 800248e:	667a      	str	r2, [r7, #100]	; 0x64
 8002490:	f04f 0200 	mov.w	r2, #0
 8002494:	f04f 0300 	mov.w	r3, #0
 8002498:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 800249c:	4649      	mov	r1, r9
 800249e:	008b      	lsls	r3, r1, #2
 80024a0:	4641      	mov	r1, r8
 80024a2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80024a6:	4641      	mov	r1, r8
 80024a8:	008a      	lsls	r2, r1, #2
 80024aa:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 80024ae:	f7fd fedf 	bl	8000270 <__aeabi_uldivmod>
 80024b2:	4602      	mov	r2, r0
 80024b4:	460b      	mov	r3, r1
 80024b6:	4b0d      	ldr	r3, [pc, #52]	; (80024ec <UART_SetConfig+0x4e4>)
 80024b8:	fba3 1302 	umull	r1, r3, r3, r2
 80024bc:	095b      	lsrs	r3, r3, #5
 80024be:	2164      	movs	r1, #100	; 0x64
 80024c0:	fb01 f303 	mul.w	r3, r1, r3
 80024c4:	1ad3      	subs	r3, r2, r3
 80024c6:	011b      	lsls	r3, r3, #4
 80024c8:	3332      	adds	r3, #50	; 0x32
 80024ca:	4a08      	ldr	r2, [pc, #32]	; (80024ec <UART_SetConfig+0x4e4>)
 80024cc:	fba2 2303 	umull	r2, r3, r2, r3
 80024d0:	095b      	lsrs	r3, r3, #5
 80024d2:	f003 020f 	and.w	r2, r3, #15
 80024d6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	4422      	add	r2, r4
 80024de:	609a      	str	r2, [r3, #8]
}
 80024e0:	bf00      	nop
 80024e2:	f507 7780 	add.w	r7, r7, #256	; 0x100
 80024e6:	46bd      	mov	sp, r7
 80024e8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80024ec:	51eb851f 	.word	0x51eb851f

080024f0 <std>:
 80024f0:	2300      	movs	r3, #0
 80024f2:	b510      	push	{r4, lr}
 80024f4:	4604      	mov	r4, r0
 80024f6:	e9c0 3300 	strd	r3, r3, [r0]
 80024fa:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80024fe:	6083      	str	r3, [r0, #8]
 8002500:	8181      	strh	r1, [r0, #12]
 8002502:	6643      	str	r3, [r0, #100]	; 0x64
 8002504:	81c2      	strh	r2, [r0, #14]
 8002506:	6183      	str	r3, [r0, #24]
 8002508:	4619      	mov	r1, r3
 800250a:	2208      	movs	r2, #8
 800250c:	305c      	adds	r0, #92	; 0x5c
 800250e:	f000 f906 	bl	800271e <memset>
 8002512:	4b0d      	ldr	r3, [pc, #52]	; (8002548 <std+0x58>)
 8002514:	6263      	str	r3, [r4, #36]	; 0x24
 8002516:	4b0d      	ldr	r3, [pc, #52]	; (800254c <std+0x5c>)
 8002518:	62a3      	str	r3, [r4, #40]	; 0x28
 800251a:	4b0d      	ldr	r3, [pc, #52]	; (8002550 <std+0x60>)
 800251c:	62e3      	str	r3, [r4, #44]	; 0x2c
 800251e:	4b0d      	ldr	r3, [pc, #52]	; (8002554 <std+0x64>)
 8002520:	6323      	str	r3, [r4, #48]	; 0x30
 8002522:	4b0d      	ldr	r3, [pc, #52]	; (8002558 <std+0x68>)
 8002524:	6224      	str	r4, [r4, #32]
 8002526:	429c      	cmp	r4, r3
 8002528:	d006      	beq.n	8002538 <std+0x48>
 800252a:	f103 0268 	add.w	r2, r3, #104	; 0x68
 800252e:	4294      	cmp	r4, r2
 8002530:	d002      	beq.n	8002538 <std+0x48>
 8002532:	33d0      	adds	r3, #208	; 0xd0
 8002534:	429c      	cmp	r4, r3
 8002536:	d105      	bne.n	8002544 <std+0x54>
 8002538:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800253c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002540:	f000 b966 	b.w	8002810 <__retarget_lock_init_recursive>
 8002544:	bd10      	pop	{r4, pc}
 8002546:	bf00      	nop
 8002548:	08002699 	.word	0x08002699
 800254c:	080026bb 	.word	0x080026bb
 8002550:	080026f3 	.word	0x080026f3
 8002554:	08002717 	.word	0x08002717
 8002558:	200001c4 	.word	0x200001c4

0800255c <stdio_exit_handler>:
 800255c:	4a02      	ldr	r2, [pc, #8]	; (8002568 <stdio_exit_handler+0xc>)
 800255e:	4903      	ldr	r1, [pc, #12]	; (800256c <stdio_exit_handler+0x10>)
 8002560:	4803      	ldr	r0, [pc, #12]	; (8002570 <stdio_exit_handler+0x14>)
 8002562:	f000 b869 	b.w	8002638 <_fwalk_sglue>
 8002566:	bf00      	nop
 8002568:	2000000c 	.word	0x2000000c
 800256c:	080030bd 	.word	0x080030bd
 8002570:	20000018 	.word	0x20000018

08002574 <cleanup_stdio>:
 8002574:	6841      	ldr	r1, [r0, #4]
 8002576:	4b0c      	ldr	r3, [pc, #48]	; (80025a8 <cleanup_stdio+0x34>)
 8002578:	4299      	cmp	r1, r3
 800257a:	b510      	push	{r4, lr}
 800257c:	4604      	mov	r4, r0
 800257e:	d001      	beq.n	8002584 <cleanup_stdio+0x10>
 8002580:	f000 fd9c 	bl	80030bc <_fflush_r>
 8002584:	68a1      	ldr	r1, [r4, #8]
 8002586:	4b09      	ldr	r3, [pc, #36]	; (80025ac <cleanup_stdio+0x38>)
 8002588:	4299      	cmp	r1, r3
 800258a:	d002      	beq.n	8002592 <cleanup_stdio+0x1e>
 800258c:	4620      	mov	r0, r4
 800258e:	f000 fd95 	bl	80030bc <_fflush_r>
 8002592:	68e1      	ldr	r1, [r4, #12]
 8002594:	4b06      	ldr	r3, [pc, #24]	; (80025b0 <cleanup_stdio+0x3c>)
 8002596:	4299      	cmp	r1, r3
 8002598:	d004      	beq.n	80025a4 <cleanup_stdio+0x30>
 800259a:	4620      	mov	r0, r4
 800259c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80025a0:	f000 bd8c 	b.w	80030bc <_fflush_r>
 80025a4:	bd10      	pop	{r4, pc}
 80025a6:	bf00      	nop
 80025a8:	200001c4 	.word	0x200001c4
 80025ac:	2000022c 	.word	0x2000022c
 80025b0:	20000294 	.word	0x20000294

080025b4 <global_stdio_init.part.0>:
 80025b4:	b510      	push	{r4, lr}
 80025b6:	4b0b      	ldr	r3, [pc, #44]	; (80025e4 <global_stdio_init.part.0+0x30>)
 80025b8:	4c0b      	ldr	r4, [pc, #44]	; (80025e8 <global_stdio_init.part.0+0x34>)
 80025ba:	4a0c      	ldr	r2, [pc, #48]	; (80025ec <global_stdio_init.part.0+0x38>)
 80025bc:	601a      	str	r2, [r3, #0]
 80025be:	4620      	mov	r0, r4
 80025c0:	2200      	movs	r2, #0
 80025c2:	2104      	movs	r1, #4
 80025c4:	f7ff ff94 	bl	80024f0 <std>
 80025c8:	f104 0068 	add.w	r0, r4, #104	; 0x68
 80025cc:	2201      	movs	r2, #1
 80025ce:	2109      	movs	r1, #9
 80025d0:	f7ff ff8e 	bl	80024f0 <std>
 80025d4:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 80025d8:	2202      	movs	r2, #2
 80025da:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80025de:	2112      	movs	r1, #18
 80025e0:	f7ff bf86 	b.w	80024f0 <std>
 80025e4:	200002fc 	.word	0x200002fc
 80025e8:	200001c4 	.word	0x200001c4
 80025ec:	0800255d 	.word	0x0800255d

080025f0 <__sfp_lock_acquire>:
 80025f0:	4801      	ldr	r0, [pc, #4]	; (80025f8 <__sfp_lock_acquire+0x8>)
 80025f2:	f000 b90e 	b.w	8002812 <__retarget_lock_acquire_recursive>
 80025f6:	bf00      	nop
 80025f8:	20000305 	.word	0x20000305

080025fc <__sfp_lock_release>:
 80025fc:	4801      	ldr	r0, [pc, #4]	; (8002604 <__sfp_lock_release+0x8>)
 80025fe:	f000 b909 	b.w	8002814 <__retarget_lock_release_recursive>
 8002602:	bf00      	nop
 8002604:	20000305 	.word	0x20000305

08002608 <__sinit>:
 8002608:	b510      	push	{r4, lr}
 800260a:	4604      	mov	r4, r0
 800260c:	f7ff fff0 	bl	80025f0 <__sfp_lock_acquire>
 8002610:	6a23      	ldr	r3, [r4, #32]
 8002612:	b11b      	cbz	r3, 800261c <__sinit+0x14>
 8002614:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002618:	f7ff bff0 	b.w	80025fc <__sfp_lock_release>
 800261c:	4b04      	ldr	r3, [pc, #16]	; (8002630 <__sinit+0x28>)
 800261e:	6223      	str	r3, [r4, #32]
 8002620:	4b04      	ldr	r3, [pc, #16]	; (8002634 <__sinit+0x2c>)
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	2b00      	cmp	r3, #0
 8002626:	d1f5      	bne.n	8002614 <__sinit+0xc>
 8002628:	f7ff ffc4 	bl	80025b4 <global_stdio_init.part.0>
 800262c:	e7f2      	b.n	8002614 <__sinit+0xc>
 800262e:	bf00      	nop
 8002630:	08002575 	.word	0x08002575
 8002634:	200002fc 	.word	0x200002fc

08002638 <_fwalk_sglue>:
 8002638:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800263c:	4607      	mov	r7, r0
 800263e:	4688      	mov	r8, r1
 8002640:	4614      	mov	r4, r2
 8002642:	2600      	movs	r6, #0
 8002644:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8002648:	f1b9 0901 	subs.w	r9, r9, #1
 800264c:	d505      	bpl.n	800265a <_fwalk_sglue+0x22>
 800264e:	6824      	ldr	r4, [r4, #0]
 8002650:	2c00      	cmp	r4, #0
 8002652:	d1f7      	bne.n	8002644 <_fwalk_sglue+0xc>
 8002654:	4630      	mov	r0, r6
 8002656:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800265a:	89ab      	ldrh	r3, [r5, #12]
 800265c:	2b01      	cmp	r3, #1
 800265e:	d907      	bls.n	8002670 <_fwalk_sglue+0x38>
 8002660:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8002664:	3301      	adds	r3, #1
 8002666:	d003      	beq.n	8002670 <_fwalk_sglue+0x38>
 8002668:	4629      	mov	r1, r5
 800266a:	4638      	mov	r0, r7
 800266c:	47c0      	blx	r8
 800266e:	4306      	orrs	r6, r0
 8002670:	3568      	adds	r5, #104	; 0x68
 8002672:	e7e9      	b.n	8002648 <_fwalk_sglue+0x10>

08002674 <iprintf>:
 8002674:	b40f      	push	{r0, r1, r2, r3}
 8002676:	b507      	push	{r0, r1, r2, lr}
 8002678:	4906      	ldr	r1, [pc, #24]	; (8002694 <iprintf+0x20>)
 800267a:	ab04      	add	r3, sp, #16
 800267c:	6808      	ldr	r0, [r1, #0]
 800267e:	f853 2b04 	ldr.w	r2, [r3], #4
 8002682:	6881      	ldr	r1, [r0, #8]
 8002684:	9301      	str	r3, [sp, #4]
 8002686:	f000 f9e9 	bl	8002a5c <_vfiprintf_r>
 800268a:	b003      	add	sp, #12
 800268c:	f85d eb04 	ldr.w	lr, [sp], #4
 8002690:	b004      	add	sp, #16
 8002692:	4770      	bx	lr
 8002694:	20000064 	.word	0x20000064

08002698 <__sread>:
 8002698:	b510      	push	{r4, lr}
 800269a:	460c      	mov	r4, r1
 800269c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80026a0:	f000 f868 	bl	8002774 <_read_r>
 80026a4:	2800      	cmp	r0, #0
 80026a6:	bfab      	itete	ge
 80026a8:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80026aa:	89a3      	ldrhlt	r3, [r4, #12]
 80026ac:	181b      	addge	r3, r3, r0
 80026ae:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80026b2:	bfac      	ite	ge
 80026b4:	6563      	strge	r3, [r4, #84]	; 0x54
 80026b6:	81a3      	strhlt	r3, [r4, #12]
 80026b8:	bd10      	pop	{r4, pc}

080026ba <__swrite>:
 80026ba:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80026be:	461f      	mov	r7, r3
 80026c0:	898b      	ldrh	r3, [r1, #12]
 80026c2:	05db      	lsls	r3, r3, #23
 80026c4:	4605      	mov	r5, r0
 80026c6:	460c      	mov	r4, r1
 80026c8:	4616      	mov	r6, r2
 80026ca:	d505      	bpl.n	80026d8 <__swrite+0x1e>
 80026cc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80026d0:	2302      	movs	r3, #2
 80026d2:	2200      	movs	r2, #0
 80026d4:	f000 f83c 	bl	8002750 <_lseek_r>
 80026d8:	89a3      	ldrh	r3, [r4, #12]
 80026da:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80026de:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80026e2:	81a3      	strh	r3, [r4, #12]
 80026e4:	4632      	mov	r2, r6
 80026e6:	463b      	mov	r3, r7
 80026e8:	4628      	mov	r0, r5
 80026ea:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80026ee:	f000 b853 	b.w	8002798 <_write_r>

080026f2 <__sseek>:
 80026f2:	b510      	push	{r4, lr}
 80026f4:	460c      	mov	r4, r1
 80026f6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80026fa:	f000 f829 	bl	8002750 <_lseek_r>
 80026fe:	1c43      	adds	r3, r0, #1
 8002700:	89a3      	ldrh	r3, [r4, #12]
 8002702:	bf15      	itete	ne
 8002704:	6560      	strne	r0, [r4, #84]	; 0x54
 8002706:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800270a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800270e:	81a3      	strheq	r3, [r4, #12]
 8002710:	bf18      	it	ne
 8002712:	81a3      	strhne	r3, [r4, #12]
 8002714:	bd10      	pop	{r4, pc}

08002716 <__sclose>:
 8002716:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800271a:	f000 b809 	b.w	8002730 <_close_r>

0800271e <memset>:
 800271e:	4402      	add	r2, r0
 8002720:	4603      	mov	r3, r0
 8002722:	4293      	cmp	r3, r2
 8002724:	d100      	bne.n	8002728 <memset+0xa>
 8002726:	4770      	bx	lr
 8002728:	f803 1b01 	strb.w	r1, [r3], #1
 800272c:	e7f9      	b.n	8002722 <memset+0x4>
	...

08002730 <_close_r>:
 8002730:	b538      	push	{r3, r4, r5, lr}
 8002732:	4d06      	ldr	r5, [pc, #24]	; (800274c <_close_r+0x1c>)
 8002734:	2300      	movs	r3, #0
 8002736:	4604      	mov	r4, r0
 8002738:	4608      	mov	r0, r1
 800273a:	602b      	str	r3, [r5, #0]
 800273c:	f7fe fb07 	bl	8000d4e <_close>
 8002740:	1c43      	adds	r3, r0, #1
 8002742:	d102      	bne.n	800274a <_close_r+0x1a>
 8002744:	682b      	ldr	r3, [r5, #0]
 8002746:	b103      	cbz	r3, 800274a <_close_r+0x1a>
 8002748:	6023      	str	r3, [r4, #0]
 800274a:	bd38      	pop	{r3, r4, r5, pc}
 800274c:	20000300 	.word	0x20000300

08002750 <_lseek_r>:
 8002750:	b538      	push	{r3, r4, r5, lr}
 8002752:	4d07      	ldr	r5, [pc, #28]	; (8002770 <_lseek_r+0x20>)
 8002754:	4604      	mov	r4, r0
 8002756:	4608      	mov	r0, r1
 8002758:	4611      	mov	r1, r2
 800275a:	2200      	movs	r2, #0
 800275c:	602a      	str	r2, [r5, #0]
 800275e:	461a      	mov	r2, r3
 8002760:	f7fe fb1c 	bl	8000d9c <_lseek>
 8002764:	1c43      	adds	r3, r0, #1
 8002766:	d102      	bne.n	800276e <_lseek_r+0x1e>
 8002768:	682b      	ldr	r3, [r5, #0]
 800276a:	b103      	cbz	r3, 800276e <_lseek_r+0x1e>
 800276c:	6023      	str	r3, [r4, #0]
 800276e:	bd38      	pop	{r3, r4, r5, pc}
 8002770:	20000300 	.word	0x20000300

08002774 <_read_r>:
 8002774:	b538      	push	{r3, r4, r5, lr}
 8002776:	4d07      	ldr	r5, [pc, #28]	; (8002794 <_read_r+0x20>)
 8002778:	4604      	mov	r4, r0
 800277a:	4608      	mov	r0, r1
 800277c:	4611      	mov	r1, r2
 800277e:	2200      	movs	r2, #0
 8002780:	602a      	str	r2, [r5, #0]
 8002782:	461a      	mov	r2, r3
 8002784:	f7fe fac6 	bl	8000d14 <_read>
 8002788:	1c43      	adds	r3, r0, #1
 800278a:	d102      	bne.n	8002792 <_read_r+0x1e>
 800278c:	682b      	ldr	r3, [r5, #0]
 800278e:	b103      	cbz	r3, 8002792 <_read_r+0x1e>
 8002790:	6023      	str	r3, [r4, #0]
 8002792:	bd38      	pop	{r3, r4, r5, pc}
 8002794:	20000300 	.word	0x20000300

08002798 <_write_r>:
 8002798:	b538      	push	{r3, r4, r5, lr}
 800279a:	4d07      	ldr	r5, [pc, #28]	; (80027b8 <_write_r+0x20>)
 800279c:	4604      	mov	r4, r0
 800279e:	4608      	mov	r0, r1
 80027a0:	4611      	mov	r1, r2
 80027a2:	2200      	movs	r2, #0
 80027a4:	602a      	str	r2, [r5, #0]
 80027a6:	461a      	mov	r2, r3
 80027a8:	f7fe f892 	bl	80008d0 <_write>
 80027ac:	1c43      	adds	r3, r0, #1
 80027ae:	d102      	bne.n	80027b6 <_write_r+0x1e>
 80027b0:	682b      	ldr	r3, [r5, #0]
 80027b2:	b103      	cbz	r3, 80027b6 <_write_r+0x1e>
 80027b4:	6023      	str	r3, [r4, #0]
 80027b6:	bd38      	pop	{r3, r4, r5, pc}
 80027b8:	20000300 	.word	0x20000300

080027bc <__errno>:
 80027bc:	4b01      	ldr	r3, [pc, #4]	; (80027c4 <__errno+0x8>)
 80027be:	6818      	ldr	r0, [r3, #0]
 80027c0:	4770      	bx	lr
 80027c2:	bf00      	nop
 80027c4:	20000064 	.word	0x20000064

080027c8 <__libc_init_array>:
 80027c8:	b570      	push	{r4, r5, r6, lr}
 80027ca:	4d0d      	ldr	r5, [pc, #52]	; (8002800 <__libc_init_array+0x38>)
 80027cc:	4c0d      	ldr	r4, [pc, #52]	; (8002804 <__libc_init_array+0x3c>)
 80027ce:	1b64      	subs	r4, r4, r5
 80027d0:	10a4      	asrs	r4, r4, #2
 80027d2:	2600      	movs	r6, #0
 80027d4:	42a6      	cmp	r6, r4
 80027d6:	d109      	bne.n	80027ec <__libc_init_array+0x24>
 80027d8:	4d0b      	ldr	r5, [pc, #44]	; (8002808 <__libc_init_array+0x40>)
 80027da:	4c0c      	ldr	r4, [pc, #48]	; (800280c <__libc_init_array+0x44>)
 80027dc:	f000 fdc0 	bl	8003360 <_init>
 80027e0:	1b64      	subs	r4, r4, r5
 80027e2:	10a4      	asrs	r4, r4, #2
 80027e4:	2600      	movs	r6, #0
 80027e6:	42a6      	cmp	r6, r4
 80027e8:	d105      	bne.n	80027f6 <__libc_init_array+0x2e>
 80027ea:	bd70      	pop	{r4, r5, r6, pc}
 80027ec:	f855 3b04 	ldr.w	r3, [r5], #4
 80027f0:	4798      	blx	r3
 80027f2:	3601      	adds	r6, #1
 80027f4:	e7ee      	b.n	80027d4 <__libc_init_array+0xc>
 80027f6:	f855 3b04 	ldr.w	r3, [r5], #4
 80027fa:	4798      	blx	r3
 80027fc:	3601      	adds	r6, #1
 80027fe:	e7f2      	b.n	80027e6 <__libc_init_array+0x1e>
 8002800:	080033dc 	.word	0x080033dc
 8002804:	080033dc 	.word	0x080033dc
 8002808:	080033dc 	.word	0x080033dc
 800280c:	080033e0 	.word	0x080033e0

08002810 <__retarget_lock_init_recursive>:
 8002810:	4770      	bx	lr

08002812 <__retarget_lock_acquire_recursive>:
 8002812:	4770      	bx	lr

08002814 <__retarget_lock_release_recursive>:
 8002814:	4770      	bx	lr
	...

08002818 <_free_r>:
 8002818:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800281a:	2900      	cmp	r1, #0
 800281c:	d044      	beq.n	80028a8 <_free_r+0x90>
 800281e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002822:	9001      	str	r0, [sp, #4]
 8002824:	2b00      	cmp	r3, #0
 8002826:	f1a1 0404 	sub.w	r4, r1, #4
 800282a:	bfb8      	it	lt
 800282c:	18e4      	addlt	r4, r4, r3
 800282e:	f000 f8df 	bl	80029f0 <__malloc_lock>
 8002832:	4a1e      	ldr	r2, [pc, #120]	; (80028ac <_free_r+0x94>)
 8002834:	9801      	ldr	r0, [sp, #4]
 8002836:	6813      	ldr	r3, [r2, #0]
 8002838:	b933      	cbnz	r3, 8002848 <_free_r+0x30>
 800283a:	6063      	str	r3, [r4, #4]
 800283c:	6014      	str	r4, [r2, #0]
 800283e:	b003      	add	sp, #12
 8002840:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8002844:	f000 b8da 	b.w	80029fc <__malloc_unlock>
 8002848:	42a3      	cmp	r3, r4
 800284a:	d908      	bls.n	800285e <_free_r+0x46>
 800284c:	6825      	ldr	r5, [r4, #0]
 800284e:	1961      	adds	r1, r4, r5
 8002850:	428b      	cmp	r3, r1
 8002852:	bf01      	itttt	eq
 8002854:	6819      	ldreq	r1, [r3, #0]
 8002856:	685b      	ldreq	r3, [r3, #4]
 8002858:	1949      	addeq	r1, r1, r5
 800285a:	6021      	streq	r1, [r4, #0]
 800285c:	e7ed      	b.n	800283a <_free_r+0x22>
 800285e:	461a      	mov	r2, r3
 8002860:	685b      	ldr	r3, [r3, #4]
 8002862:	b10b      	cbz	r3, 8002868 <_free_r+0x50>
 8002864:	42a3      	cmp	r3, r4
 8002866:	d9fa      	bls.n	800285e <_free_r+0x46>
 8002868:	6811      	ldr	r1, [r2, #0]
 800286a:	1855      	adds	r5, r2, r1
 800286c:	42a5      	cmp	r5, r4
 800286e:	d10b      	bne.n	8002888 <_free_r+0x70>
 8002870:	6824      	ldr	r4, [r4, #0]
 8002872:	4421      	add	r1, r4
 8002874:	1854      	adds	r4, r2, r1
 8002876:	42a3      	cmp	r3, r4
 8002878:	6011      	str	r1, [r2, #0]
 800287a:	d1e0      	bne.n	800283e <_free_r+0x26>
 800287c:	681c      	ldr	r4, [r3, #0]
 800287e:	685b      	ldr	r3, [r3, #4]
 8002880:	6053      	str	r3, [r2, #4]
 8002882:	440c      	add	r4, r1
 8002884:	6014      	str	r4, [r2, #0]
 8002886:	e7da      	b.n	800283e <_free_r+0x26>
 8002888:	d902      	bls.n	8002890 <_free_r+0x78>
 800288a:	230c      	movs	r3, #12
 800288c:	6003      	str	r3, [r0, #0]
 800288e:	e7d6      	b.n	800283e <_free_r+0x26>
 8002890:	6825      	ldr	r5, [r4, #0]
 8002892:	1961      	adds	r1, r4, r5
 8002894:	428b      	cmp	r3, r1
 8002896:	bf04      	itt	eq
 8002898:	6819      	ldreq	r1, [r3, #0]
 800289a:	685b      	ldreq	r3, [r3, #4]
 800289c:	6063      	str	r3, [r4, #4]
 800289e:	bf04      	itt	eq
 80028a0:	1949      	addeq	r1, r1, r5
 80028a2:	6021      	streq	r1, [r4, #0]
 80028a4:	6054      	str	r4, [r2, #4]
 80028a6:	e7ca      	b.n	800283e <_free_r+0x26>
 80028a8:	b003      	add	sp, #12
 80028aa:	bd30      	pop	{r4, r5, pc}
 80028ac:	20000308 	.word	0x20000308

080028b0 <sbrk_aligned>:
 80028b0:	b570      	push	{r4, r5, r6, lr}
 80028b2:	4e0e      	ldr	r6, [pc, #56]	; (80028ec <sbrk_aligned+0x3c>)
 80028b4:	460c      	mov	r4, r1
 80028b6:	6831      	ldr	r1, [r6, #0]
 80028b8:	4605      	mov	r5, r0
 80028ba:	b911      	cbnz	r1, 80028c2 <sbrk_aligned+0x12>
 80028bc:	f000 fcbc 	bl	8003238 <_sbrk_r>
 80028c0:	6030      	str	r0, [r6, #0]
 80028c2:	4621      	mov	r1, r4
 80028c4:	4628      	mov	r0, r5
 80028c6:	f000 fcb7 	bl	8003238 <_sbrk_r>
 80028ca:	1c43      	adds	r3, r0, #1
 80028cc:	d00a      	beq.n	80028e4 <sbrk_aligned+0x34>
 80028ce:	1cc4      	adds	r4, r0, #3
 80028d0:	f024 0403 	bic.w	r4, r4, #3
 80028d4:	42a0      	cmp	r0, r4
 80028d6:	d007      	beq.n	80028e8 <sbrk_aligned+0x38>
 80028d8:	1a21      	subs	r1, r4, r0
 80028da:	4628      	mov	r0, r5
 80028dc:	f000 fcac 	bl	8003238 <_sbrk_r>
 80028e0:	3001      	adds	r0, #1
 80028e2:	d101      	bne.n	80028e8 <sbrk_aligned+0x38>
 80028e4:	f04f 34ff 	mov.w	r4, #4294967295
 80028e8:	4620      	mov	r0, r4
 80028ea:	bd70      	pop	{r4, r5, r6, pc}
 80028ec:	2000030c 	.word	0x2000030c

080028f0 <_malloc_r>:
 80028f0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80028f4:	1ccd      	adds	r5, r1, #3
 80028f6:	f025 0503 	bic.w	r5, r5, #3
 80028fa:	3508      	adds	r5, #8
 80028fc:	2d0c      	cmp	r5, #12
 80028fe:	bf38      	it	cc
 8002900:	250c      	movcc	r5, #12
 8002902:	2d00      	cmp	r5, #0
 8002904:	4607      	mov	r7, r0
 8002906:	db01      	blt.n	800290c <_malloc_r+0x1c>
 8002908:	42a9      	cmp	r1, r5
 800290a:	d905      	bls.n	8002918 <_malloc_r+0x28>
 800290c:	230c      	movs	r3, #12
 800290e:	603b      	str	r3, [r7, #0]
 8002910:	2600      	movs	r6, #0
 8002912:	4630      	mov	r0, r6
 8002914:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002918:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 80029ec <_malloc_r+0xfc>
 800291c:	f000 f868 	bl	80029f0 <__malloc_lock>
 8002920:	f8d8 3000 	ldr.w	r3, [r8]
 8002924:	461c      	mov	r4, r3
 8002926:	bb5c      	cbnz	r4, 8002980 <_malloc_r+0x90>
 8002928:	4629      	mov	r1, r5
 800292a:	4638      	mov	r0, r7
 800292c:	f7ff ffc0 	bl	80028b0 <sbrk_aligned>
 8002930:	1c43      	adds	r3, r0, #1
 8002932:	4604      	mov	r4, r0
 8002934:	d155      	bne.n	80029e2 <_malloc_r+0xf2>
 8002936:	f8d8 4000 	ldr.w	r4, [r8]
 800293a:	4626      	mov	r6, r4
 800293c:	2e00      	cmp	r6, #0
 800293e:	d145      	bne.n	80029cc <_malloc_r+0xdc>
 8002940:	2c00      	cmp	r4, #0
 8002942:	d048      	beq.n	80029d6 <_malloc_r+0xe6>
 8002944:	6823      	ldr	r3, [r4, #0]
 8002946:	4631      	mov	r1, r6
 8002948:	4638      	mov	r0, r7
 800294a:	eb04 0903 	add.w	r9, r4, r3
 800294e:	f000 fc73 	bl	8003238 <_sbrk_r>
 8002952:	4581      	cmp	r9, r0
 8002954:	d13f      	bne.n	80029d6 <_malloc_r+0xe6>
 8002956:	6821      	ldr	r1, [r4, #0]
 8002958:	1a6d      	subs	r5, r5, r1
 800295a:	4629      	mov	r1, r5
 800295c:	4638      	mov	r0, r7
 800295e:	f7ff ffa7 	bl	80028b0 <sbrk_aligned>
 8002962:	3001      	adds	r0, #1
 8002964:	d037      	beq.n	80029d6 <_malloc_r+0xe6>
 8002966:	6823      	ldr	r3, [r4, #0]
 8002968:	442b      	add	r3, r5
 800296a:	6023      	str	r3, [r4, #0]
 800296c:	f8d8 3000 	ldr.w	r3, [r8]
 8002970:	2b00      	cmp	r3, #0
 8002972:	d038      	beq.n	80029e6 <_malloc_r+0xf6>
 8002974:	685a      	ldr	r2, [r3, #4]
 8002976:	42a2      	cmp	r2, r4
 8002978:	d12b      	bne.n	80029d2 <_malloc_r+0xe2>
 800297a:	2200      	movs	r2, #0
 800297c:	605a      	str	r2, [r3, #4]
 800297e:	e00f      	b.n	80029a0 <_malloc_r+0xb0>
 8002980:	6822      	ldr	r2, [r4, #0]
 8002982:	1b52      	subs	r2, r2, r5
 8002984:	d41f      	bmi.n	80029c6 <_malloc_r+0xd6>
 8002986:	2a0b      	cmp	r2, #11
 8002988:	d917      	bls.n	80029ba <_malloc_r+0xca>
 800298a:	1961      	adds	r1, r4, r5
 800298c:	42a3      	cmp	r3, r4
 800298e:	6025      	str	r5, [r4, #0]
 8002990:	bf18      	it	ne
 8002992:	6059      	strne	r1, [r3, #4]
 8002994:	6863      	ldr	r3, [r4, #4]
 8002996:	bf08      	it	eq
 8002998:	f8c8 1000 	streq.w	r1, [r8]
 800299c:	5162      	str	r2, [r4, r5]
 800299e:	604b      	str	r3, [r1, #4]
 80029a0:	4638      	mov	r0, r7
 80029a2:	f104 060b 	add.w	r6, r4, #11
 80029a6:	f000 f829 	bl	80029fc <__malloc_unlock>
 80029aa:	f026 0607 	bic.w	r6, r6, #7
 80029ae:	1d23      	adds	r3, r4, #4
 80029b0:	1af2      	subs	r2, r6, r3
 80029b2:	d0ae      	beq.n	8002912 <_malloc_r+0x22>
 80029b4:	1b9b      	subs	r3, r3, r6
 80029b6:	50a3      	str	r3, [r4, r2]
 80029b8:	e7ab      	b.n	8002912 <_malloc_r+0x22>
 80029ba:	42a3      	cmp	r3, r4
 80029bc:	6862      	ldr	r2, [r4, #4]
 80029be:	d1dd      	bne.n	800297c <_malloc_r+0x8c>
 80029c0:	f8c8 2000 	str.w	r2, [r8]
 80029c4:	e7ec      	b.n	80029a0 <_malloc_r+0xb0>
 80029c6:	4623      	mov	r3, r4
 80029c8:	6864      	ldr	r4, [r4, #4]
 80029ca:	e7ac      	b.n	8002926 <_malloc_r+0x36>
 80029cc:	4634      	mov	r4, r6
 80029ce:	6876      	ldr	r6, [r6, #4]
 80029d0:	e7b4      	b.n	800293c <_malloc_r+0x4c>
 80029d2:	4613      	mov	r3, r2
 80029d4:	e7cc      	b.n	8002970 <_malloc_r+0x80>
 80029d6:	230c      	movs	r3, #12
 80029d8:	603b      	str	r3, [r7, #0]
 80029da:	4638      	mov	r0, r7
 80029dc:	f000 f80e 	bl	80029fc <__malloc_unlock>
 80029e0:	e797      	b.n	8002912 <_malloc_r+0x22>
 80029e2:	6025      	str	r5, [r4, #0]
 80029e4:	e7dc      	b.n	80029a0 <_malloc_r+0xb0>
 80029e6:	605b      	str	r3, [r3, #4]
 80029e8:	deff      	udf	#255	; 0xff
 80029ea:	bf00      	nop
 80029ec:	20000308 	.word	0x20000308

080029f0 <__malloc_lock>:
 80029f0:	4801      	ldr	r0, [pc, #4]	; (80029f8 <__malloc_lock+0x8>)
 80029f2:	f7ff bf0e 	b.w	8002812 <__retarget_lock_acquire_recursive>
 80029f6:	bf00      	nop
 80029f8:	20000304 	.word	0x20000304

080029fc <__malloc_unlock>:
 80029fc:	4801      	ldr	r0, [pc, #4]	; (8002a04 <__malloc_unlock+0x8>)
 80029fe:	f7ff bf09 	b.w	8002814 <__retarget_lock_release_recursive>
 8002a02:	bf00      	nop
 8002a04:	20000304 	.word	0x20000304

08002a08 <__sfputc_r>:
 8002a08:	6893      	ldr	r3, [r2, #8]
 8002a0a:	3b01      	subs	r3, #1
 8002a0c:	2b00      	cmp	r3, #0
 8002a0e:	b410      	push	{r4}
 8002a10:	6093      	str	r3, [r2, #8]
 8002a12:	da08      	bge.n	8002a26 <__sfputc_r+0x1e>
 8002a14:	6994      	ldr	r4, [r2, #24]
 8002a16:	42a3      	cmp	r3, r4
 8002a18:	db01      	blt.n	8002a1e <__sfputc_r+0x16>
 8002a1a:	290a      	cmp	r1, #10
 8002a1c:	d103      	bne.n	8002a26 <__sfputc_r+0x1e>
 8002a1e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8002a22:	f000 bb73 	b.w	800310c <__swbuf_r>
 8002a26:	6813      	ldr	r3, [r2, #0]
 8002a28:	1c58      	adds	r0, r3, #1
 8002a2a:	6010      	str	r0, [r2, #0]
 8002a2c:	7019      	strb	r1, [r3, #0]
 8002a2e:	4608      	mov	r0, r1
 8002a30:	f85d 4b04 	ldr.w	r4, [sp], #4
 8002a34:	4770      	bx	lr

08002a36 <__sfputs_r>:
 8002a36:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002a38:	4606      	mov	r6, r0
 8002a3a:	460f      	mov	r7, r1
 8002a3c:	4614      	mov	r4, r2
 8002a3e:	18d5      	adds	r5, r2, r3
 8002a40:	42ac      	cmp	r4, r5
 8002a42:	d101      	bne.n	8002a48 <__sfputs_r+0x12>
 8002a44:	2000      	movs	r0, #0
 8002a46:	e007      	b.n	8002a58 <__sfputs_r+0x22>
 8002a48:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002a4c:	463a      	mov	r2, r7
 8002a4e:	4630      	mov	r0, r6
 8002a50:	f7ff ffda 	bl	8002a08 <__sfputc_r>
 8002a54:	1c43      	adds	r3, r0, #1
 8002a56:	d1f3      	bne.n	8002a40 <__sfputs_r+0xa>
 8002a58:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08002a5c <_vfiprintf_r>:
 8002a5c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002a60:	460d      	mov	r5, r1
 8002a62:	b09d      	sub	sp, #116	; 0x74
 8002a64:	4614      	mov	r4, r2
 8002a66:	4698      	mov	r8, r3
 8002a68:	4606      	mov	r6, r0
 8002a6a:	b118      	cbz	r0, 8002a74 <_vfiprintf_r+0x18>
 8002a6c:	6a03      	ldr	r3, [r0, #32]
 8002a6e:	b90b      	cbnz	r3, 8002a74 <_vfiprintf_r+0x18>
 8002a70:	f7ff fdca 	bl	8002608 <__sinit>
 8002a74:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8002a76:	07d9      	lsls	r1, r3, #31
 8002a78:	d405      	bmi.n	8002a86 <_vfiprintf_r+0x2a>
 8002a7a:	89ab      	ldrh	r3, [r5, #12]
 8002a7c:	059a      	lsls	r2, r3, #22
 8002a7e:	d402      	bmi.n	8002a86 <_vfiprintf_r+0x2a>
 8002a80:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8002a82:	f7ff fec6 	bl	8002812 <__retarget_lock_acquire_recursive>
 8002a86:	89ab      	ldrh	r3, [r5, #12]
 8002a88:	071b      	lsls	r3, r3, #28
 8002a8a:	d501      	bpl.n	8002a90 <_vfiprintf_r+0x34>
 8002a8c:	692b      	ldr	r3, [r5, #16]
 8002a8e:	b99b      	cbnz	r3, 8002ab8 <_vfiprintf_r+0x5c>
 8002a90:	4629      	mov	r1, r5
 8002a92:	4630      	mov	r0, r6
 8002a94:	f000 fb78 	bl	8003188 <__swsetup_r>
 8002a98:	b170      	cbz	r0, 8002ab8 <_vfiprintf_r+0x5c>
 8002a9a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8002a9c:	07dc      	lsls	r4, r3, #31
 8002a9e:	d504      	bpl.n	8002aaa <_vfiprintf_r+0x4e>
 8002aa0:	f04f 30ff 	mov.w	r0, #4294967295
 8002aa4:	b01d      	add	sp, #116	; 0x74
 8002aa6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002aaa:	89ab      	ldrh	r3, [r5, #12]
 8002aac:	0598      	lsls	r0, r3, #22
 8002aae:	d4f7      	bmi.n	8002aa0 <_vfiprintf_r+0x44>
 8002ab0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8002ab2:	f7ff feaf 	bl	8002814 <__retarget_lock_release_recursive>
 8002ab6:	e7f3      	b.n	8002aa0 <_vfiprintf_r+0x44>
 8002ab8:	2300      	movs	r3, #0
 8002aba:	9309      	str	r3, [sp, #36]	; 0x24
 8002abc:	2320      	movs	r3, #32
 8002abe:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8002ac2:	f8cd 800c 	str.w	r8, [sp, #12]
 8002ac6:	2330      	movs	r3, #48	; 0x30
 8002ac8:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 8002c7c <_vfiprintf_r+0x220>
 8002acc:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8002ad0:	f04f 0901 	mov.w	r9, #1
 8002ad4:	4623      	mov	r3, r4
 8002ad6:	469a      	mov	sl, r3
 8002ad8:	f813 2b01 	ldrb.w	r2, [r3], #1
 8002adc:	b10a      	cbz	r2, 8002ae2 <_vfiprintf_r+0x86>
 8002ade:	2a25      	cmp	r2, #37	; 0x25
 8002ae0:	d1f9      	bne.n	8002ad6 <_vfiprintf_r+0x7a>
 8002ae2:	ebba 0b04 	subs.w	fp, sl, r4
 8002ae6:	d00b      	beq.n	8002b00 <_vfiprintf_r+0xa4>
 8002ae8:	465b      	mov	r3, fp
 8002aea:	4622      	mov	r2, r4
 8002aec:	4629      	mov	r1, r5
 8002aee:	4630      	mov	r0, r6
 8002af0:	f7ff ffa1 	bl	8002a36 <__sfputs_r>
 8002af4:	3001      	adds	r0, #1
 8002af6:	f000 80a9 	beq.w	8002c4c <_vfiprintf_r+0x1f0>
 8002afa:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8002afc:	445a      	add	r2, fp
 8002afe:	9209      	str	r2, [sp, #36]	; 0x24
 8002b00:	f89a 3000 	ldrb.w	r3, [sl]
 8002b04:	2b00      	cmp	r3, #0
 8002b06:	f000 80a1 	beq.w	8002c4c <_vfiprintf_r+0x1f0>
 8002b0a:	2300      	movs	r3, #0
 8002b0c:	f04f 32ff 	mov.w	r2, #4294967295
 8002b10:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8002b14:	f10a 0a01 	add.w	sl, sl, #1
 8002b18:	9304      	str	r3, [sp, #16]
 8002b1a:	9307      	str	r3, [sp, #28]
 8002b1c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8002b20:	931a      	str	r3, [sp, #104]	; 0x68
 8002b22:	4654      	mov	r4, sl
 8002b24:	2205      	movs	r2, #5
 8002b26:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002b2a:	4854      	ldr	r0, [pc, #336]	; (8002c7c <_vfiprintf_r+0x220>)
 8002b2c:	f7fd fb50 	bl	80001d0 <memchr>
 8002b30:	9a04      	ldr	r2, [sp, #16]
 8002b32:	b9d8      	cbnz	r0, 8002b6c <_vfiprintf_r+0x110>
 8002b34:	06d1      	lsls	r1, r2, #27
 8002b36:	bf44      	itt	mi
 8002b38:	2320      	movmi	r3, #32
 8002b3a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8002b3e:	0713      	lsls	r3, r2, #28
 8002b40:	bf44      	itt	mi
 8002b42:	232b      	movmi	r3, #43	; 0x2b
 8002b44:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8002b48:	f89a 3000 	ldrb.w	r3, [sl]
 8002b4c:	2b2a      	cmp	r3, #42	; 0x2a
 8002b4e:	d015      	beq.n	8002b7c <_vfiprintf_r+0x120>
 8002b50:	9a07      	ldr	r2, [sp, #28]
 8002b52:	4654      	mov	r4, sl
 8002b54:	2000      	movs	r0, #0
 8002b56:	f04f 0c0a 	mov.w	ip, #10
 8002b5a:	4621      	mov	r1, r4
 8002b5c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8002b60:	3b30      	subs	r3, #48	; 0x30
 8002b62:	2b09      	cmp	r3, #9
 8002b64:	d94d      	bls.n	8002c02 <_vfiprintf_r+0x1a6>
 8002b66:	b1b0      	cbz	r0, 8002b96 <_vfiprintf_r+0x13a>
 8002b68:	9207      	str	r2, [sp, #28]
 8002b6a:	e014      	b.n	8002b96 <_vfiprintf_r+0x13a>
 8002b6c:	eba0 0308 	sub.w	r3, r0, r8
 8002b70:	fa09 f303 	lsl.w	r3, r9, r3
 8002b74:	4313      	orrs	r3, r2
 8002b76:	9304      	str	r3, [sp, #16]
 8002b78:	46a2      	mov	sl, r4
 8002b7a:	e7d2      	b.n	8002b22 <_vfiprintf_r+0xc6>
 8002b7c:	9b03      	ldr	r3, [sp, #12]
 8002b7e:	1d19      	adds	r1, r3, #4
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	9103      	str	r1, [sp, #12]
 8002b84:	2b00      	cmp	r3, #0
 8002b86:	bfbb      	ittet	lt
 8002b88:	425b      	neglt	r3, r3
 8002b8a:	f042 0202 	orrlt.w	r2, r2, #2
 8002b8e:	9307      	strge	r3, [sp, #28]
 8002b90:	9307      	strlt	r3, [sp, #28]
 8002b92:	bfb8      	it	lt
 8002b94:	9204      	strlt	r2, [sp, #16]
 8002b96:	7823      	ldrb	r3, [r4, #0]
 8002b98:	2b2e      	cmp	r3, #46	; 0x2e
 8002b9a:	d10c      	bne.n	8002bb6 <_vfiprintf_r+0x15a>
 8002b9c:	7863      	ldrb	r3, [r4, #1]
 8002b9e:	2b2a      	cmp	r3, #42	; 0x2a
 8002ba0:	d134      	bne.n	8002c0c <_vfiprintf_r+0x1b0>
 8002ba2:	9b03      	ldr	r3, [sp, #12]
 8002ba4:	1d1a      	adds	r2, r3, #4
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	9203      	str	r2, [sp, #12]
 8002baa:	2b00      	cmp	r3, #0
 8002bac:	bfb8      	it	lt
 8002bae:	f04f 33ff 	movlt.w	r3, #4294967295
 8002bb2:	3402      	adds	r4, #2
 8002bb4:	9305      	str	r3, [sp, #20]
 8002bb6:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 8002c8c <_vfiprintf_r+0x230>
 8002bba:	7821      	ldrb	r1, [r4, #0]
 8002bbc:	2203      	movs	r2, #3
 8002bbe:	4650      	mov	r0, sl
 8002bc0:	f7fd fb06 	bl	80001d0 <memchr>
 8002bc4:	b138      	cbz	r0, 8002bd6 <_vfiprintf_r+0x17a>
 8002bc6:	9b04      	ldr	r3, [sp, #16]
 8002bc8:	eba0 000a 	sub.w	r0, r0, sl
 8002bcc:	2240      	movs	r2, #64	; 0x40
 8002bce:	4082      	lsls	r2, r0
 8002bd0:	4313      	orrs	r3, r2
 8002bd2:	3401      	adds	r4, #1
 8002bd4:	9304      	str	r3, [sp, #16]
 8002bd6:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002bda:	4829      	ldr	r0, [pc, #164]	; (8002c80 <_vfiprintf_r+0x224>)
 8002bdc:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8002be0:	2206      	movs	r2, #6
 8002be2:	f7fd faf5 	bl	80001d0 <memchr>
 8002be6:	2800      	cmp	r0, #0
 8002be8:	d03f      	beq.n	8002c6a <_vfiprintf_r+0x20e>
 8002bea:	4b26      	ldr	r3, [pc, #152]	; (8002c84 <_vfiprintf_r+0x228>)
 8002bec:	bb1b      	cbnz	r3, 8002c36 <_vfiprintf_r+0x1da>
 8002bee:	9b03      	ldr	r3, [sp, #12]
 8002bf0:	3307      	adds	r3, #7
 8002bf2:	f023 0307 	bic.w	r3, r3, #7
 8002bf6:	3308      	adds	r3, #8
 8002bf8:	9303      	str	r3, [sp, #12]
 8002bfa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002bfc:	443b      	add	r3, r7
 8002bfe:	9309      	str	r3, [sp, #36]	; 0x24
 8002c00:	e768      	b.n	8002ad4 <_vfiprintf_r+0x78>
 8002c02:	fb0c 3202 	mla	r2, ip, r2, r3
 8002c06:	460c      	mov	r4, r1
 8002c08:	2001      	movs	r0, #1
 8002c0a:	e7a6      	b.n	8002b5a <_vfiprintf_r+0xfe>
 8002c0c:	2300      	movs	r3, #0
 8002c0e:	3401      	adds	r4, #1
 8002c10:	9305      	str	r3, [sp, #20]
 8002c12:	4619      	mov	r1, r3
 8002c14:	f04f 0c0a 	mov.w	ip, #10
 8002c18:	4620      	mov	r0, r4
 8002c1a:	f810 2b01 	ldrb.w	r2, [r0], #1
 8002c1e:	3a30      	subs	r2, #48	; 0x30
 8002c20:	2a09      	cmp	r2, #9
 8002c22:	d903      	bls.n	8002c2c <_vfiprintf_r+0x1d0>
 8002c24:	2b00      	cmp	r3, #0
 8002c26:	d0c6      	beq.n	8002bb6 <_vfiprintf_r+0x15a>
 8002c28:	9105      	str	r1, [sp, #20]
 8002c2a:	e7c4      	b.n	8002bb6 <_vfiprintf_r+0x15a>
 8002c2c:	fb0c 2101 	mla	r1, ip, r1, r2
 8002c30:	4604      	mov	r4, r0
 8002c32:	2301      	movs	r3, #1
 8002c34:	e7f0      	b.n	8002c18 <_vfiprintf_r+0x1bc>
 8002c36:	ab03      	add	r3, sp, #12
 8002c38:	9300      	str	r3, [sp, #0]
 8002c3a:	462a      	mov	r2, r5
 8002c3c:	4b12      	ldr	r3, [pc, #72]	; (8002c88 <_vfiprintf_r+0x22c>)
 8002c3e:	a904      	add	r1, sp, #16
 8002c40:	4630      	mov	r0, r6
 8002c42:	f3af 8000 	nop.w
 8002c46:	4607      	mov	r7, r0
 8002c48:	1c78      	adds	r0, r7, #1
 8002c4a:	d1d6      	bne.n	8002bfa <_vfiprintf_r+0x19e>
 8002c4c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8002c4e:	07d9      	lsls	r1, r3, #31
 8002c50:	d405      	bmi.n	8002c5e <_vfiprintf_r+0x202>
 8002c52:	89ab      	ldrh	r3, [r5, #12]
 8002c54:	059a      	lsls	r2, r3, #22
 8002c56:	d402      	bmi.n	8002c5e <_vfiprintf_r+0x202>
 8002c58:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8002c5a:	f7ff fddb 	bl	8002814 <__retarget_lock_release_recursive>
 8002c5e:	89ab      	ldrh	r3, [r5, #12]
 8002c60:	065b      	lsls	r3, r3, #25
 8002c62:	f53f af1d 	bmi.w	8002aa0 <_vfiprintf_r+0x44>
 8002c66:	9809      	ldr	r0, [sp, #36]	; 0x24
 8002c68:	e71c      	b.n	8002aa4 <_vfiprintf_r+0x48>
 8002c6a:	ab03      	add	r3, sp, #12
 8002c6c:	9300      	str	r3, [sp, #0]
 8002c6e:	462a      	mov	r2, r5
 8002c70:	4b05      	ldr	r3, [pc, #20]	; (8002c88 <_vfiprintf_r+0x22c>)
 8002c72:	a904      	add	r1, sp, #16
 8002c74:	4630      	mov	r0, r6
 8002c76:	f000 f879 	bl	8002d6c <_printf_i>
 8002c7a:	e7e4      	b.n	8002c46 <_vfiprintf_r+0x1ea>
 8002c7c:	080033a0 	.word	0x080033a0
 8002c80:	080033aa 	.word	0x080033aa
 8002c84:	00000000 	.word	0x00000000
 8002c88:	08002a37 	.word	0x08002a37
 8002c8c:	080033a6 	.word	0x080033a6

08002c90 <_printf_common>:
 8002c90:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002c94:	4616      	mov	r6, r2
 8002c96:	4699      	mov	r9, r3
 8002c98:	688a      	ldr	r2, [r1, #8]
 8002c9a:	690b      	ldr	r3, [r1, #16]
 8002c9c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8002ca0:	4293      	cmp	r3, r2
 8002ca2:	bfb8      	it	lt
 8002ca4:	4613      	movlt	r3, r2
 8002ca6:	6033      	str	r3, [r6, #0]
 8002ca8:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8002cac:	4607      	mov	r7, r0
 8002cae:	460c      	mov	r4, r1
 8002cb0:	b10a      	cbz	r2, 8002cb6 <_printf_common+0x26>
 8002cb2:	3301      	adds	r3, #1
 8002cb4:	6033      	str	r3, [r6, #0]
 8002cb6:	6823      	ldr	r3, [r4, #0]
 8002cb8:	0699      	lsls	r1, r3, #26
 8002cba:	bf42      	ittt	mi
 8002cbc:	6833      	ldrmi	r3, [r6, #0]
 8002cbe:	3302      	addmi	r3, #2
 8002cc0:	6033      	strmi	r3, [r6, #0]
 8002cc2:	6825      	ldr	r5, [r4, #0]
 8002cc4:	f015 0506 	ands.w	r5, r5, #6
 8002cc8:	d106      	bne.n	8002cd8 <_printf_common+0x48>
 8002cca:	f104 0a19 	add.w	sl, r4, #25
 8002cce:	68e3      	ldr	r3, [r4, #12]
 8002cd0:	6832      	ldr	r2, [r6, #0]
 8002cd2:	1a9b      	subs	r3, r3, r2
 8002cd4:	42ab      	cmp	r3, r5
 8002cd6:	dc26      	bgt.n	8002d26 <_printf_common+0x96>
 8002cd8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8002cdc:	1e13      	subs	r3, r2, #0
 8002cde:	6822      	ldr	r2, [r4, #0]
 8002ce0:	bf18      	it	ne
 8002ce2:	2301      	movne	r3, #1
 8002ce4:	0692      	lsls	r2, r2, #26
 8002ce6:	d42b      	bmi.n	8002d40 <_printf_common+0xb0>
 8002ce8:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8002cec:	4649      	mov	r1, r9
 8002cee:	4638      	mov	r0, r7
 8002cf0:	47c0      	blx	r8
 8002cf2:	3001      	adds	r0, #1
 8002cf4:	d01e      	beq.n	8002d34 <_printf_common+0xa4>
 8002cf6:	6823      	ldr	r3, [r4, #0]
 8002cf8:	6922      	ldr	r2, [r4, #16]
 8002cfa:	f003 0306 	and.w	r3, r3, #6
 8002cfe:	2b04      	cmp	r3, #4
 8002d00:	bf02      	ittt	eq
 8002d02:	68e5      	ldreq	r5, [r4, #12]
 8002d04:	6833      	ldreq	r3, [r6, #0]
 8002d06:	1aed      	subeq	r5, r5, r3
 8002d08:	68a3      	ldr	r3, [r4, #8]
 8002d0a:	bf0c      	ite	eq
 8002d0c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8002d10:	2500      	movne	r5, #0
 8002d12:	4293      	cmp	r3, r2
 8002d14:	bfc4      	itt	gt
 8002d16:	1a9b      	subgt	r3, r3, r2
 8002d18:	18ed      	addgt	r5, r5, r3
 8002d1a:	2600      	movs	r6, #0
 8002d1c:	341a      	adds	r4, #26
 8002d1e:	42b5      	cmp	r5, r6
 8002d20:	d11a      	bne.n	8002d58 <_printf_common+0xc8>
 8002d22:	2000      	movs	r0, #0
 8002d24:	e008      	b.n	8002d38 <_printf_common+0xa8>
 8002d26:	2301      	movs	r3, #1
 8002d28:	4652      	mov	r2, sl
 8002d2a:	4649      	mov	r1, r9
 8002d2c:	4638      	mov	r0, r7
 8002d2e:	47c0      	blx	r8
 8002d30:	3001      	adds	r0, #1
 8002d32:	d103      	bne.n	8002d3c <_printf_common+0xac>
 8002d34:	f04f 30ff 	mov.w	r0, #4294967295
 8002d38:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002d3c:	3501      	adds	r5, #1
 8002d3e:	e7c6      	b.n	8002cce <_printf_common+0x3e>
 8002d40:	18e1      	adds	r1, r4, r3
 8002d42:	1c5a      	adds	r2, r3, #1
 8002d44:	2030      	movs	r0, #48	; 0x30
 8002d46:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8002d4a:	4422      	add	r2, r4
 8002d4c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8002d50:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8002d54:	3302      	adds	r3, #2
 8002d56:	e7c7      	b.n	8002ce8 <_printf_common+0x58>
 8002d58:	2301      	movs	r3, #1
 8002d5a:	4622      	mov	r2, r4
 8002d5c:	4649      	mov	r1, r9
 8002d5e:	4638      	mov	r0, r7
 8002d60:	47c0      	blx	r8
 8002d62:	3001      	adds	r0, #1
 8002d64:	d0e6      	beq.n	8002d34 <_printf_common+0xa4>
 8002d66:	3601      	adds	r6, #1
 8002d68:	e7d9      	b.n	8002d1e <_printf_common+0x8e>
	...

08002d6c <_printf_i>:
 8002d6c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8002d70:	7e0f      	ldrb	r7, [r1, #24]
 8002d72:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8002d74:	2f78      	cmp	r7, #120	; 0x78
 8002d76:	4691      	mov	r9, r2
 8002d78:	4680      	mov	r8, r0
 8002d7a:	460c      	mov	r4, r1
 8002d7c:	469a      	mov	sl, r3
 8002d7e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8002d82:	d807      	bhi.n	8002d94 <_printf_i+0x28>
 8002d84:	2f62      	cmp	r7, #98	; 0x62
 8002d86:	d80a      	bhi.n	8002d9e <_printf_i+0x32>
 8002d88:	2f00      	cmp	r7, #0
 8002d8a:	f000 80d4 	beq.w	8002f36 <_printf_i+0x1ca>
 8002d8e:	2f58      	cmp	r7, #88	; 0x58
 8002d90:	f000 80c0 	beq.w	8002f14 <_printf_i+0x1a8>
 8002d94:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8002d98:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8002d9c:	e03a      	b.n	8002e14 <_printf_i+0xa8>
 8002d9e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8002da2:	2b15      	cmp	r3, #21
 8002da4:	d8f6      	bhi.n	8002d94 <_printf_i+0x28>
 8002da6:	a101      	add	r1, pc, #4	; (adr r1, 8002dac <_printf_i+0x40>)
 8002da8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8002dac:	08002e05 	.word	0x08002e05
 8002db0:	08002e19 	.word	0x08002e19
 8002db4:	08002d95 	.word	0x08002d95
 8002db8:	08002d95 	.word	0x08002d95
 8002dbc:	08002d95 	.word	0x08002d95
 8002dc0:	08002d95 	.word	0x08002d95
 8002dc4:	08002e19 	.word	0x08002e19
 8002dc8:	08002d95 	.word	0x08002d95
 8002dcc:	08002d95 	.word	0x08002d95
 8002dd0:	08002d95 	.word	0x08002d95
 8002dd4:	08002d95 	.word	0x08002d95
 8002dd8:	08002f1d 	.word	0x08002f1d
 8002ddc:	08002e45 	.word	0x08002e45
 8002de0:	08002ed7 	.word	0x08002ed7
 8002de4:	08002d95 	.word	0x08002d95
 8002de8:	08002d95 	.word	0x08002d95
 8002dec:	08002f3f 	.word	0x08002f3f
 8002df0:	08002d95 	.word	0x08002d95
 8002df4:	08002e45 	.word	0x08002e45
 8002df8:	08002d95 	.word	0x08002d95
 8002dfc:	08002d95 	.word	0x08002d95
 8002e00:	08002edf 	.word	0x08002edf
 8002e04:	682b      	ldr	r3, [r5, #0]
 8002e06:	1d1a      	adds	r2, r3, #4
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	602a      	str	r2, [r5, #0]
 8002e0c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8002e10:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8002e14:	2301      	movs	r3, #1
 8002e16:	e09f      	b.n	8002f58 <_printf_i+0x1ec>
 8002e18:	6820      	ldr	r0, [r4, #0]
 8002e1a:	682b      	ldr	r3, [r5, #0]
 8002e1c:	0607      	lsls	r7, r0, #24
 8002e1e:	f103 0104 	add.w	r1, r3, #4
 8002e22:	6029      	str	r1, [r5, #0]
 8002e24:	d501      	bpl.n	8002e2a <_printf_i+0xbe>
 8002e26:	681e      	ldr	r6, [r3, #0]
 8002e28:	e003      	b.n	8002e32 <_printf_i+0xc6>
 8002e2a:	0646      	lsls	r6, r0, #25
 8002e2c:	d5fb      	bpl.n	8002e26 <_printf_i+0xba>
 8002e2e:	f9b3 6000 	ldrsh.w	r6, [r3]
 8002e32:	2e00      	cmp	r6, #0
 8002e34:	da03      	bge.n	8002e3e <_printf_i+0xd2>
 8002e36:	232d      	movs	r3, #45	; 0x2d
 8002e38:	4276      	negs	r6, r6
 8002e3a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002e3e:	485a      	ldr	r0, [pc, #360]	; (8002fa8 <_printf_i+0x23c>)
 8002e40:	230a      	movs	r3, #10
 8002e42:	e012      	b.n	8002e6a <_printf_i+0xfe>
 8002e44:	682b      	ldr	r3, [r5, #0]
 8002e46:	6820      	ldr	r0, [r4, #0]
 8002e48:	1d19      	adds	r1, r3, #4
 8002e4a:	6029      	str	r1, [r5, #0]
 8002e4c:	0605      	lsls	r5, r0, #24
 8002e4e:	d501      	bpl.n	8002e54 <_printf_i+0xe8>
 8002e50:	681e      	ldr	r6, [r3, #0]
 8002e52:	e002      	b.n	8002e5a <_printf_i+0xee>
 8002e54:	0641      	lsls	r1, r0, #25
 8002e56:	d5fb      	bpl.n	8002e50 <_printf_i+0xe4>
 8002e58:	881e      	ldrh	r6, [r3, #0]
 8002e5a:	4853      	ldr	r0, [pc, #332]	; (8002fa8 <_printf_i+0x23c>)
 8002e5c:	2f6f      	cmp	r7, #111	; 0x6f
 8002e5e:	bf0c      	ite	eq
 8002e60:	2308      	moveq	r3, #8
 8002e62:	230a      	movne	r3, #10
 8002e64:	2100      	movs	r1, #0
 8002e66:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8002e6a:	6865      	ldr	r5, [r4, #4]
 8002e6c:	60a5      	str	r5, [r4, #8]
 8002e6e:	2d00      	cmp	r5, #0
 8002e70:	bfa2      	ittt	ge
 8002e72:	6821      	ldrge	r1, [r4, #0]
 8002e74:	f021 0104 	bicge.w	r1, r1, #4
 8002e78:	6021      	strge	r1, [r4, #0]
 8002e7a:	b90e      	cbnz	r6, 8002e80 <_printf_i+0x114>
 8002e7c:	2d00      	cmp	r5, #0
 8002e7e:	d04b      	beq.n	8002f18 <_printf_i+0x1ac>
 8002e80:	4615      	mov	r5, r2
 8002e82:	fbb6 f1f3 	udiv	r1, r6, r3
 8002e86:	fb03 6711 	mls	r7, r3, r1, r6
 8002e8a:	5dc7      	ldrb	r7, [r0, r7]
 8002e8c:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8002e90:	4637      	mov	r7, r6
 8002e92:	42bb      	cmp	r3, r7
 8002e94:	460e      	mov	r6, r1
 8002e96:	d9f4      	bls.n	8002e82 <_printf_i+0x116>
 8002e98:	2b08      	cmp	r3, #8
 8002e9a:	d10b      	bne.n	8002eb4 <_printf_i+0x148>
 8002e9c:	6823      	ldr	r3, [r4, #0]
 8002e9e:	07de      	lsls	r6, r3, #31
 8002ea0:	d508      	bpl.n	8002eb4 <_printf_i+0x148>
 8002ea2:	6923      	ldr	r3, [r4, #16]
 8002ea4:	6861      	ldr	r1, [r4, #4]
 8002ea6:	4299      	cmp	r1, r3
 8002ea8:	bfde      	ittt	le
 8002eaa:	2330      	movle	r3, #48	; 0x30
 8002eac:	f805 3c01 	strble.w	r3, [r5, #-1]
 8002eb0:	f105 35ff 	addle.w	r5, r5, #4294967295
 8002eb4:	1b52      	subs	r2, r2, r5
 8002eb6:	6122      	str	r2, [r4, #16]
 8002eb8:	f8cd a000 	str.w	sl, [sp]
 8002ebc:	464b      	mov	r3, r9
 8002ebe:	aa03      	add	r2, sp, #12
 8002ec0:	4621      	mov	r1, r4
 8002ec2:	4640      	mov	r0, r8
 8002ec4:	f7ff fee4 	bl	8002c90 <_printf_common>
 8002ec8:	3001      	adds	r0, #1
 8002eca:	d14a      	bne.n	8002f62 <_printf_i+0x1f6>
 8002ecc:	f04f 30ff 	mov.w	r0, #4294967295
 8002ed0:	b004      	add	sp, #16
 8002ed2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002ed6:	6823      	ldr	r3, [r4, #0]
 8002ed8:	f043 0320 	orr.w	r3, r3, #32
 8002edc:	6023      	str	r3, [r4, #0]
 8002ede:	4833      	ldr	r0, [pc, #204]	; (8002fac <_printf_i+0x240>)
 8002ee0:	2778      	movs	r7, #120	; 0x78
 8002ee2:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8002ee6:	6823      	ldr	r3, [r4, #0]
 8002ee8:	6829      	ldr	r1, [r5, #0]
 8002eea:	061f      	lsls	r7, r3, #24
 8002eec:	f851 6b04 	ldr.w	r6, [r1], #4
 8002ef0:	d402      	bmi.n	8002ef8 <_printf_i+0x18c>
 8002ef2:	065f      	lsls	r7, r3, #25
 8002ef4:	bf48      	it	mi
 8002ef6:	b2b6      	uxthmi	r6, r6
 8002ef8:	07df      	lsls	r7, r3, #31
 8002efa:	bf48      	it	mi
 8002efc:	f043 0320 	orrmi.w	r3, r3, #32
 8002f00:	6029      	str	r1, [r5, #0]
 8002f02:	bf48      	it	mi
 8002f04:	6023      	strmi	r3, [r4, #0]
 8002f06:	b91e      	cbnz	r6, 8002f10 <_printf_i+0x1a4>
 8002f08:	6823      	ldr	r3, [r4, #0]
 8002f0a:	f023 0320 	bic.w	r3, r3, #32
 8002f0e:	6023      	str	r3, [r4, #0]
 8002f10:	2310      	movs	r3, #16
 8002f12:	e7a7      	b.n	8002e64 <_printf_i+0xf8>
 8002f14:	4824      	ldr	r0, [pc, #144]	; (8002fa8 <_printf_i+0x23c>)
 8002f16:	e7e4      	b.n	8002ee2 <_printf_i+0x176>
 8002f18:	4615      	mov	r5, r2
 8002f1a:	e7bd      	b.n	8002e98 <_printf_i+0x12c>
 8002f1c:	682b      	ldr	r3, [r5, #0]
 8002f1e:	6826      	ldr	r6, [r4, #0]
 8002f20:	6961      	ldr	r1, [r4, #20]
 8002f22:	1d18      	adds	r0, r3, #4
 8002f24:	6028      	str	r0, [r5, #0]
 8002f26:	0635      	lsls	r5, r6, #24
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	d501      	bpl.n	8002f30 <_printf_i+0x1c4>
 8002f2c:	6019      	str	r1, [r3, #0]
 8002f2e:	e002      	b.n	8002f36 <_printf_i+0x1ca>
 8002f30:	0670      	lsls	r0, r6, #25
 8002f32:	d5fb      	bpl.n	8002f2c <_printf_i+0x1c0>
 8002f34:	8019      	strh	r1, [r3, #0]
 8002f36:	2300      	movs	r3, #0
 8002f38:	6123      	str	r3, [r4, #16]
 8002f3a:	4615      	mov	r5, r2
 8002f3c:	e7bc      	b.n	8002eb8 <_printf_i+0x14c>
 8002f3e:	682b      	ldr	r3, [r5, #0]
 8002f40:	1d1a      	adds	r2, r3, #4
 8002f42:	602a      	str	r2, [r5, #0]
 8002f44:	681d      	ldr	r5, [r3, #0]
 8002f46:	6862      	ldr	r2, [r4, #4]
 8002f48:	2100      	movs	r1, #0
 8002f4a:	4628      	mov	r0, r5
 8002f4c:	f7fd f940 	bl	80001d0 <memchr>
 8002f50:	b108      	cbz	r0, 8002f56 <_printf_i+0x1ea>
 8002f52:	1b40      	subs	r0, r0, r5
 8002f54:	6060      	str	r0, [r4, #4]
 8002f56:	6863      	ldr	r3, [r4, #4]
 8002f58:	6123      	str	r3, [r4, #16]
 8002f5a:	2300      	movs	r3, #0
 8002f5c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002f60:	e7aa      	b.n	8002eb8 <_printf_i+0x14c>
 8002f62:	6923      	ldr	r3, [r4, #16]
 8002f64:	462a      	mov	r2, r5
 8002f66:	4649      	mov	r1, r9
 8002f68:	4640      	mov	r0, r8
 8002f6a:	47d0      	blx	sl
 8002f6c:	3001      	adds	r0, #1
 8002f6e:	d0ad      	beq.n	8002ecc <_printf_i+0x160>
 8002f70:	6823      	ldr	r3, [r4, #0]
 8002f72:	079b      	lsls	r3, r3, #30
 8002f74:	d413      	bmi.n	8002f9e <_printf_i+0x232>
 8002f76:	68e0      	ldr	r0, [r4, #12]
 8002f78:	9b03      	ldr	r3, [sp, #12]
 8002f7a:	4298      	cmp	r0, r3
 8002f7c:	bfb8      	it	lt
 8002f7e:	4618      	movlt	r0, r3
 8002f80:	e7a6      	b.n	8002ed0 <_printf_i+0x164>
 8002f82:	2301      	movs	r3, #1
 8002f84:	4632      	mov	r2, r6
 8002f86:	4649      	mov	r1, r9
 8002f88:	4640      	mov	r0, r8
 8002f8a:	47d0      	blx	sl
 8002f8c:	3001      	adds	r0, #1
 8002f8e:	d09d      	beq.n	8002ecc <_printf_i+0x160>
 8002f90:	3501      	adds	r5, #1
 8002f92:	68e3      	ldr	r3, [r4, #12]
 8002f94:	9903      	ldr	r1, [sp, #12]
 8002f96:	1a5b      	subs	r3, r3, r1
 8002f98:	42ab      	cmp	r3, r5
 8002f9a:	dcf2      	bgt.n	8002f82 <_printf_i+0x216>
 8002f9c:	e7eb      	b.n	8002f76 <_printf_i+0x20a>
 8002f9e:	2500      	movs	r5, #0
 8002fa0:	f104 0619 	add.w	r6, r4, #25
 8002fa4:	e7f5      	b.n	8002f92 <_printf_i+0x226>
 8002fa6:	bf00      	nop
 8002fa8:	080033b1 	.word	0x080033b1
 8002fac:	080033c2 	.word	0x080033c2

08002fb0 <__sflush_r>:
 8002fb0:	898a      	ldrh	r2, [r1, #12]
 8002fb2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002fb6:	4605      	mov	r5, r0
 8002fb8:	0710      	lsls	r0, r2, #28
 8002fba:	460c      	mov	r4, r1
 8002fbc:	d458      	bmi.n	8003070 <__sflush_r+0xc0>
 8002fbe:	684b      	ldr	r3, [r1, #4]
 8002fc0:	2b00      	cmp	r3, #0
 8002fc2:	dc05      	bgt.n	8002fd0 <__sflush_r+0x20>
 8002fc4:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8002fc6:	2b00      	cmp	r3, #0
 8002fc8:	dc02      	bgt.n	8002fd0 <__sflush_r+0x20>
 8002fca:	2000      	movs	r0, #0
 8002fcc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002fd0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8002fd2:	2e00      	cmp	r6, #0
 8002fd4:	d0f9      	beq.n	8002fca <__sflush_r+0x1a>
 8002fd6:	2300      	movs	r3, #0
 8002fd8:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8002fdc:	682f      	ldr	r7, [r5, #0]
 8002fde:	6a21      	ldr	r1, [r4, #32]
 8002fe0:	602b      	str	r3, [r5, #0]
 8002fe2:	d032      	beq.n	800304a <__sflush_r+0x9a>
 8002fe4:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8002fe6:	89a3      	ldrh	r3, [r4, #12]
 8002fe8:	075a      	lsls	r2, r3, #29
 8002fea:	d505      	bpl.n	8002ff8 <__sflush_r+0x48>
 8002fec:	6863      	ldr	r3, [r4, #4]
 8002fee:	1ac0      	subs	r0, r0, r3
 8002ff0:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8002ff2:	b10b      	cbz	r3, 8002ff8 <__sflush_r+0x48>
 8002ff4:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8002ff6:	1ac0      	subs	r0, r0, r3
 8002ff8:	2300      	movs	r3, #0
 8002ffa:	4602      	mov	r2, r0
 8002ffc:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8002ffe:	6a21      	ldr	r1, [r4, #32]
 8003000:	4628      	mov	r0, r5
 8003002:	47b0      	blx	r6
 8003004:	1c43      	adds	r3, r0, #1
 8003006:	89a3      	ldrh	r3, [r4, #12]
 8003008:	d106      	bne.n	8003018 <__sflush_r+0x68>
 800300a:	6829      	ldr	r1, [r5, #0]
 800300c:	291d      	cmp	r1, #29
 800300e:	d82b      	bhi.n	8003068 <__sflush_r+0xb8>
 8003010:	4a29      	ldr	r2, [pc, #164]	; (80030b8 <__sflush_r+0x108>)
 8003012:	410a      	asrs	r2, r1
 8003014:	07d6      	lsls	r6, r2, #31
 8003016:	d427      	bmi.n	8003068 <__sflush_r+0xb8>
 8003018:	2200      	movs	r2, #0
 800301a:	6062      	str	r2, [r4, #4]
 800301c:	04d9      	lsls	r1, r3, #19
 800301e:	6922      	ldr	r2, [r4, #16]
 8003020:	6022      	str	r2, [r4, #0]
 8003022:	d504      	bpl.n	800302e <__sflush_r+0x7e>
 8003024:	1c42      	adds	r2, r0, #1
 8003026:	d101      	bne.n	800302c <__sflush_r+0x7c>
 8003028:	682b      	ldr	r3, [r5, #0]
 800302a:	b903      	cbnz	r3, 800302e <__sflush_r+0x7e>
 800302c:	6560      	str	r0, [r4, #84]	; 0x54
 800302e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8003030:	602f      	str	r7, [r5, #0]
 8003032:	2900      	cmp	r1, #0
 8003034:	d0c9      	beq.n	8002fca <__sflush_r+0x1a>
 8003036:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800303a:	4299      	cmp	r1, r3
 800303c:	d002      	beq.n	8003044 <__sflush_r+0x94>
 800303e:	4628      	mov	r0, r5
 8003040:	f7ff fbea 	bl	8002818 <_free_r>
 8003044:	2000      	movs	r0, #0
 8003046:	6360      	str	r0, [r4, #52]	; 0x34
 8003048:	e7c0      	b.n	8002fcc <__sflush_r+0x1c>
 800304a:	2301      	movs	r3, #1
 800304c:	4628      	mov	r0, r5
 800304e:	47b0      	blx	r6
 8003050:	1c41      	adds	r1, r0, #1
 8003052:	d1c8      	bne.n	8002fe6 <__sflush_r+0x36>
 8003054:	682b      	ldr	r3, [r5, #0]
 8003056:	2b00      	cmp	r3, #0
 8003058:	d0c5      	beq.n	8002fe6 <__sflush_r+0x36>
 800305a:	2b1d      	cmp	r3, #29
 800305c:	d001      	beq.n	8003062 <__sflush_r+0xb2>
 800305e:	2b16      	cmp	r3, #22
 8003060:	d101      	bne.n	8003066 <__sflush_r+0xb6>
 8003062:	602f      	str	r7, [r5, #0]
 8003064:	e7b1      	b.n	8002fca <__sflush_r+0x1a>
 8003066:	89a3      	ldrh	r3, [r4, #12]
 8003068:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800306c:	81a3      	strh	r3, [r4, #12]
 800306e:	e7ad      	b.n	8002fcc <__sflush_r+0x1c>
 8003070:	690f      	ldr	r7, [r1, #16]
 8003072:	2f00      	cmp	r7, #0
 8003074:	d0a9      	beq.n	8002fca <__sflush_r+0x1a>
 8003076:	0793      	lsls	r3, r2, #30
 8003078:	680e      	ldr	r6, [r1, #0]
 800307a:	bf08      	it	eq
 800307c:	694b      	ldreq	r3, [r1, #20]
 800307e:	600f      	str	r7, [r1, #0]
 8003080:	bf18      	it	ne
 8003082:	2300      	movne	r3, #0
 8003084:	eba6 0807 	sub.w	r8, r6, r7
 8003088:	608b      	str	r3, [r1, #8]
 800308a:	f1b8 0f00 	cmp.w	r8, #0
 800308e:	dd9c      	ble.n	8002fca <__sflush_r+0x1a>
 8003090:	6a21      	ldr	r1, [r4, #32]
 8003092:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8003094:	4643      	mov	r3, r8
 8003096:	463a      	mov	r2, r7
 8003098:	4628      	mov	r0, r5
 800309a:	47b0      	blx	r6
 800309c:	2800      	cmp	r0, #0
 800309e:	dc06      	bgt.n	80030ae <__sflush_r+0xfe>
 80030a0:	89a3      	ldrh	r3, [r4, #12]
 80030a2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80030a6:	81a3      	strh	r3, [r4, #12]
 80030a8:	f04f 30ff 	mov.w	r0, #4294967295
 80030ac:	e78e      	b.n	8002fcc <__sflush_r+0x1c>
 80030ae:	4407      	add	r7, r0
 80030b0:	eba8 0800 	sub.w	r8, r8, r0
 80030b4:	e7e9      	b.n	800308a <__sflush_r+0xda>
 80030b6:	bf00      	nop
 80030b8:	dfbffffe 	.word	0xdfbffffe

080030bc <_fflush_r>:
 80030bc:	b538      	push	{r3, r4, r5, lr}
 80030be:	690b      	ldr	r3, [r1, #16]
 80030c0:	4605      	mov	r5, r0
 80030c2:	460c      	mov	r4, r1
 80030c4:	b913      	cbnz	r3, 80030cc <_fflush_r+0x10>
 80030c6:	2500      	movs	r5, #0
 80030c8:	4628      	mov	r0, r5
 80030ca:	bd38      	pop	{r3, r4, r5, pc}
 80030cc:	b118      	cbz	r0, 80030d6 <_fflush_r+0x1a>
 80030ce:	6a03      	ldr	r3, [r0, #32]
 80030d0:	b90b      	cbnz	r3, 80030d6 <_fflush_r+0x1a>
 80030d2:	f7ff fa99 	bl	8002608 <__sinit>
 80030d6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80030da:	2b00      	cmp	r3, #0
 80030dc:	d0f3      	beq.n	80030c6 <_fflush_r+0xa>
 80030de:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80030e0:	07d0      	lsls	r0, r2, #31
 80030e2:	d404      	bmi.n	80030ee <_fflush_r+0x32>
 80030e4:	0599      	lsls	r1, r3, #22
 80030e6:	d402      	bmi.n	80030ee <_fflush_r+0x32>
 80030e8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80030ea:	f7ff fb92 	bl	8002812 <__retarget_lock_acquire_recursive>
 80030ee:	4628      	mov	r0, r5
 80030f0:	4621      	mov	r1, r4
 80030f2:	f7ff ff5d 	bl	8002fb0 <__sflush_r>
 80030f6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80030f8:	07da      	lsls	r2, r3, #31
 80030fa:	4605      	mov	r5, r0
 80030fc:	d4e4      	bmi.n	80030c8 <_fflush_r+0xc>
 80030fe:	89a3      	ldrh	r3, [r4, #12]
 8003100:	059b      	lsls	r3, r3, #22
 8003102:	d4e1      	bmi.n	80030c8 <_fflush_r+0xc>
 8003104:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8003106:	f7ff fb85 	bl	8002814 <__retarget_lock_release_recursive>
 800310a:	e7dd      	b.n	80030c8 <_fflush_r+0xc>

0800310c <__swbuf_r>:
 800310c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800310e:	460e      	mov	r6, r1
 8003110:	4614      	mov	r4, r2
 8003112:	4605      	mov	r5, r0
 8003114:	b118      	cbz	r0, 800311e <__swbuf_r+0x12>
 8003116:	6a03      	ldr	r3, [r0, #32]
 8003118:	b90b      	cbnz	r3, 800311e <__swbuf_r+0x12>
 800311a:	f7ff fa75 	bl	8002608 <__sinit>
 800311e:	69a3      	ldr	r3, [r4, #24]
 8003120:	60a3      	str	r3, [r4, #8]
 8003122:	89a3      	ldrh	r3, [r4, #12]
 8003124:	071a      	lsls	r2, r3, #28
 8003126:	d525      	bpl.n	8003174 <__swbuf_r+0x68>
 8003128:	6923      	ldr	r3, [r4, #16]
 800312a:	b31b      	cbz	r3, 8003174 <__swbuf_r+0x68>
 800312c:	6823      	ldr	r3, [r4, #0]
 800312e:	6922      	ldr	r2, [r4, #16]
 8003130:	1a98      	subs	r0, r3, r2
 8003132:	6963      	ldr	r3, [r4, #20]
 8003134:	b2f6      	uxtb	r6, r6
 8003136:	4283      	cmp	r3, r0
 8003138:	4637      	mov	r7, r6
 800313a:	dc04      	bgt.n	8003146 <__swbuf_r+0x3a>
 800313c:	4621      	mov	r1, r4
 800313e:	4628      	mov	r0, r5
 8003140:	f7ff ffbc 	bl	80030bc <_fflush_r>
 8003144:	b9e0      	cbnz	r0, 8003180 <__swbuf_r+0x74>
 8003146:	68a3      	ldr	r3, [r4, #8]
 8003148:	3b01      	subs	r3, #1
 800314a:	60a3      	str	r3, [r4, #8]
 800314c:	6823      	ldr	r3, [r4, #0]
 800314e:	1c5a      	adds	r2, r3, #1
 8003150:	6022      	str	r2, [r4, #0]
 8003152:	701e      	strb	r6, [r3, #0]
 8003154:	6962      	ldr	r2, [r4, #20]
 8003156:	1c43      	adds	r3, r0, #1
 8003158:	429a      	cmp	r2, r3
 800315a:	d004      	beq.n	8003166 <__swbuf_r+0x5a>
 800315c:	89a3      	ldrh	r3, [r4, #12]
 800315e:	07db      	lsls	r3, r3, #31
 8003160:	d506      	bpl.n	8003170 <__swbuf_r+0x64>
 8003162:	2e0a      	cmp	r6, #10
 8003164:	d104      	bne.n	8003170 <__swbuf_r+0x64>
 8003166:	4621      	mov	r1, r4
 8003168:	4628      	mov	r0, r5
 800316a:	f7ff ffa7 	bl	80030bc <_fflush_r>
 800316e:	b938      	cbnz	r0, 8003180 <__swbuf_r+0x74>
 8003170:	4638      	mov	r0, r7
 8003172:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003174:	4621      	mov	r1, r4
 8003176:	4628      	mov	r0, r5
 8003178:	f000 f806 	bl	8003188 <__swsetup_r>
 800317c:	2800      	cmp	r0, #0
 800317e:	d0d5      	beq.n	800312c <__swbuf_r+0x20>
 8003180:	f04f 37ff 	mov.w	r7, #4294967295
 8003184:	e7f4      	b.n	8003170 <__swbuf_r+0x64>
	...

08003188 <__swsetup_r>:
 8003188:	b538      	push	{r3, r4, r5, lr}
 800318a:	4b2a      	ldr	r3, [pc, #168]	; (8003234 <__swsetup_r+0xac>)
 800318c:	4605      	mov	r5, r0
 800318e:	6818      	ldr	r0, [r3, #0]
 8003190:	460c      	mov	r4, r1
 8003192:	b118      	cbz	r0, 800319c <__swsetup_r+0x14>
 8003194:	6a03      	ldr	r3, [r0, #32]
 8003196:	b90b      	cbnz	r3, 800319c <__swsetup_r+0x14>
 8003198:	f7ff fa36 	bl	8002608 <__sinit>
 800319c:	89a3      	ldrh	r3, [r4, #12]
 800319e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80031a2:	0718      	lsls	r0, r3, #28
 80031a4:	d422      	bmi.n	80031ec <__swsetup_r+0x64>
 80031a6:	06d9      	lsls	r1, r3, #27
 80031a8:	d407      	bmi.n	80031ba <__swsetup_r+0x32>
 80031aa:	2309      	movs	r3, #9
 80031ac:	602b      	str	r3, [r5, #0]
 80031ae:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80031b2:	81a3      	strh	r3, [r4, #12]
 80031b4:	f04f 30ff 	mov.w	r0, #4294967295
 80031b8:	e034      	b.n	8003224 <__swsetup_r+0x9c>
 80031ba:	0758      	lsls	r0, r3, #29
 80031bc:	d512      	bpl.n	80031e4 <__swsetup_r+0x5c>
 80031be:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80031c0:	b141      	cbz	r1, 80031d4 <__swsetup_r+0x4c>
 80031c2:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80031c6:	4299      	cmp	r1, r3
 80031c8:	d002      	beq.n	80031d0 <__swsetup_r+0x48>
 80031ca:	4628      	mov	r0, r5
 80031cc:	f7ff fb24 	bl	8002818 <_free_r>
 80031d0:	2300      	movs	r3, #0
 80031d2:	6363      	str	r3, [r4, #52]	; 0x34
 80031d4:	89a3      	ldrh	r3, [r4, #12]
 80031d6:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80031da:	81a3      	strh	r3, [r4, #12]
 80031dc:	2300      	movs	r3, #0
 80031de:	6063      	str	r3, [r4, #4]
 80031e0:	6923      	ldr	r3, [r4, #16]
 80031e2:	6023      	str	r3, [r4, #0]
 80031e4:	89a3      	ldrh	r3, [r4, #12]
 80031e6:	f043 0308 	orr.w	r3, r3, #8
 80031ea:	81a3      	strh	r3, [r4, #12]
 80031ec:	6923      	ldr	r3, [r4, #16]
 80031ee:	b94b      	cbnz	r3, 8003204 <__swsetup_r+0x7c>
 80031f0:	89a3      	ldrh	r3, [r4, #12]
 80031f2:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80031f6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80031fa:	d003      	beq.n	8003204 <__swsetup_r+0x7c>
 80031fc:	4621      	mov	r1, r4
 80031fe:	4628      	mov	r0, r5
 8003200:	f000 f850 	bl	80032a4 <__smakebuf_r>
 8003204:	89a0      	ldrh	r0, [r4, #12]
 8003206:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800320a:	f010 0301 	ands.w	r3, r0, #1
 800320e:	d00a      	beq.n	8003226 <__swsetup_r+0x9e>
 8003210:	2300      	movs	r3, #0
 8003212:	60a3      	str	r3, [r4, #8]
 8003214:	6963      	ldr	r3, [r4, #20]
 8003216:	425b      	negs	r3, r3
 8003218:	61a3      	str	r3, [r4, #24]
 800321a:	6923      	ldr	r3, [r4, #16]
 800321c:	b943      	cbnz	r3, 8003230 <__swsetup_r+0xa8>
 800321e:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8003222:	d1c4      	bne.n	80031ae <__swsetup_r+0x26>
 8003224:	bd38      	pop	{r3, r4, r5, pc}
 8003226:	0781      	lsls	r1, r0, #30
 8003228:	bf58      	it	pl
 800322a:	6963      	ldrpl	r3, [r4, #20]
 800322c:	60a3      	str	r3, [r4, #8]
 800322e:	e7f4      	b.n	800321a <__swsetup_r+0x92>
 8003230:	2000      	movs	r0, #0
 8003232:	e7f7      	b.n	8003224 <__swsetup_r+0x9c>
 8003234:	20000064 	.word	0x20000064

08003238 <_sbrk_r>:
 8003238:	b538      	push	{r3, r4, r5, lr}
 800323a:	4d06      	ldr	r5, [pc, #24]	; (8003254 <_sbrk_r+0x1c>)
 800323c:	2300      	movs	r3, #0
 800323e:	4604      	mov	r4, r0
 8003240:	4608      	mov	r0, r1
 8003242:	602b      	str	r3, [r5, #0]
 8003244:	f7fd fdb8 	bl	8000db8 <_sbrk>
 8003248:	1c43      	adds	r3, r0, #1
 800324a:	d102      	bne.n	8003252 <_sbrk_r+0x1a>
 800324c:	682b      	ldr	r3, [r5, #0]
 800324e:	b103      	cbz	r3, 8003252 <_sbrk_r+0x1a>
 8003250:	6023      	str	r3, [r4, #0]
 8003252:	bd38      	pop	{r3, r4, r5, pc}
 8003254:	20000300 	.word	0x20000300

08003258 <__swhatbuf_r>:
 8003258:	b570      	push	{r4, r5, r6, lr}
 800325a:	460c      	mov	r4, r1
 800325c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003260:	2900      	cmp	r1, #0
 8003262:	b096      	sub	sp, #88	; 0x58
 8003264:	4615      	mov	r5, r2
 8003266:	461e      	mov	r6, r3
 8003268:	da0d      	bge.n	8003286 <__swhatbuf_r+0x2e>
 800326a:	89a3      	ldrh	r3, [r4, #12]
 800326c:	f013 0f80 	tst.w	r3, #128	; 0x80
 8003270:	f04f 0100 	mov.w	r1, #0
 8003274:	bf0c      	ite	eq
 8003276:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 800327a:	2340      	movne	r3, #64	; 0x40
 800327c:	2000      	movs	r0, #0
 800327e:	6031      	str	r1, [r6, #0]
 8003280:	602b      	str	r3, [r5, #0]
 8003282:	b016      	add	sp, #88	; 0x58
 8003284:	bd70      	pop	{r4, r5, r6, pc}
 8003286:	466a      	mov	r2, sp
 8003288:	f000 f848 	bl	800331c <_fstat_r>
 800328c:	2800      	cmp	r0, #0
 800328e:	dbec      	blt.n	800326a <__swhatbuf_r+0x12>
 8003290:	9901      	ldr	r1, [sp, #4]
 8003292:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 8003296:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 800329a:	4259      	negs	r1, r3
 800329c:	4159      	adcs	r1, r3
 800329e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80032a2:	e7eb      	b.n	800327c <__swhatbuf_r+0x24>

080032a4 <__smakebuf_r>:
 80032a4:	898b      	ldrh	r3, [r1, #12]
 80032a6:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80032a8:	079d      	lsls	r5, r3, #30
 80032aa:	4606      	mov	r6, r0
 80032ac:	460c      	mov	r4, r1
 80032ae:	d507      	bpl.n	80032c0 <__smakebuf_r+0x1c>
 80032b0:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80032b4:	6023      	str	r3, [r4, #0]
 80032b6:	6123      	str	r3, [r4, #16]
 80032b8:	2301      	movs	r3, #1
 80032ba:	6163      	str	r3, [r4, #20]
 80032bc:	b002      	add	sp, #8
 80032be:	bd70      	pop	{r4, r5, r6, pc}
 80032c0:	ab01      	add	r3, sp, #4
 80032c2:	466a      	mov	r2, sp
 80032c4:	f7ff ffc8 	bl	8003258 <__swhatbuf_r>
 80032c8:	9900      	ldr	r1, [sp, #0]
 80032ca:	4605      	mov	r5, r0
 80032cc:	4630      	mov	r0, r6
 80032ce:	f7ff fb0f 	bl	80028f0 <_malloc_r>
 80032d2:	b948      	cbnz	r0, 80032e8 <__smakebuf_r+0x44>
 80032d4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80032d8:	059a      	lsls	r2, r3, #22
 80032da:	d4ef      	bmi.n	80032bc <__smakebuf_r+0x18>
 80032dc:	f023 0303 	bic.w	r3, r3, #3
 80032e0:	f043 0302 	orr.w	r3, r3, #2
 80032e4:	81a3      	strh	r3, [r4, #12]
 80032e6:	e7e3      	b.n	80032b0 <__smakebuf_r+0xc>
 80032e8:	89a3      	ldrh	r3, [r4, #12]
 80032ea:	6020      	str	r0, [r4, #0]
 80032ec:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80032f0:	81a3      	strh	r3, [r4, #12]
 80032f2:	9b00      	ldr	r3, [sp, #0]
 80032f4:	6163      	str	r3, [r4, #20]
 80032f6:	9b01      	ldr	r3, [sp, #4]
 80032f8:	6120      	str	r0, [r4, #16]
 80032fa:	b15b      	cbz	r3, 8003314 <__smakebuf_r+0x70>
 80032fc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003300:	4630      	mov	r0, r6
 8003302:	f000 f81d 	bl	8003340 <_isatty_r>
 8003306:	b128      	cbz	r0, 8003314 <__smakebuf_r+0x70>
 8003308:	89a3      	ldrh	r3, [r4, #12]
 800330a:	f023 0303 	bic.w	r3, r3, #3
 800330e:	f043 0301 	orr.w	r3, r3, #1
 8003312:	81a3      	strh	r3, [r4, #12]
 8003314:	89a3      	ldrh	r3, [r4, #12]
 8003316:	431d      	orrs	r5, r3
 8003318:	81a5      	strh	r5, [r4, #12]
 800331a:	e7cf      	b.n	80032bc <__smakebuf_r+0x18>

0800331c <_fstat_r>:
 800331c:	b538      	push	{r3, r4, r5, lr}
 800331e:	4d07      	ldr	r5, [pc, #28]	; (800333c <_fstat_r+0x20>)
 8003320:	2300      	movs	r3, #0
 8003322:	4604      	mov	r4, r0
 8003324:	4608      	mov	r0, r1
 8003326:	4611      	mov	r1, r2
 8003328:	602b      	str	r3, [r5, #0]
 800332a:	f7fd fd1c 	bl	8000d66 <_fstat>
 800332e:	1c43      	adds	r3, r0, #1
 8003330:	d102      	bne.n	8003338 <_fstat_r+0x1c>
 8003332:	682b      	ldr	r3, [r5, #0]
 8003334:	b103      	cbz	r3, 8003338 <_fstat_r+0x1c>
 8003336:	6023      	str	r3, [r4, #0]
 8003338:	bd38      	pop	{r3, r4, r5, pc}
 800333a:	bf00      	nop
 800333c:	20000300 	.word	0x20000300

08003340 <_isatty_r>:
 8003340:	b538      	push	{r3, r4, r5, lr}
 8003342:	4d06      	ldr	r5, [pc, #24]	; (800335c <_isatty_r+0x1c>)
 8003344:	2300      	movs	r3, #0
 8003346:	4604      	mov	r4, r0
 8003348:	4608      	mov	r0, r1
 800334a:	602b      	str	r3, [r5, #0]
 800334c:	f7fd fd1b 	bl	8000d86 <_isatty>
 8003350:	1c43      	adds	r3, r0, #1
 8003352:	d102      	bne.n	800335a <_isatty_r+0x1a>
 8003354:	682b      	ldr	r3, [r5, #0]
 8003356:	b103      	cbz	r3, 800335a <_isatty_r+0x1a>
 8003358:	6023      	str	r3, [r4, #0]
 800335a:	bd38      	pop	{r3, r4, r5, pc}
 800335c:	20000300 	.word	0x20000300

08003360 <_init>:
 8003360:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003362:	bf00      	nop
 8003364:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003366:	bc08      	pop	{r3}
 8003368:	469e      	mov	lr, r3
 800336a:	4770      	bx	lr

0800336c <_fini>:
 800336c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800336e:	bf00      	nop
 8003370:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003372:	bc08      	pop	{r3}
 8003374:	469e      	mov	lr, r3
 8003376:	4770      	bx	lr
