Running maxjc ...
Using maxj batch compiler.
jar: /vol/cc/opt/maxeler/maxcompiler-2021.1/lib/ecj.jar
MAXAPPJCP=.:../../../src:../../../test:/vol/cc/opt/maxeler/maxcompiler-2021.1/lib/Max4Platform.jar:/vol/cc/opt/maxeler/maxcompiler-2021.1/lib/Max5Platform.jar \
	MAXAPPPKG=mobilenet_v1 MAXSOURCEDIRS=../../src:../../../src \
	maxJavaRun -v -m 8192 MobilenetV1Manager \
	DFEModel=MAIA maxFileName=MobilenetV1 target='DFE' enableMPCX=false \
	FREQ=200 DEBUG=false COEFF_FILE=/mnt/ccnas2/bdp/rz3515/projects/deacon/evaluation/build/mobilenet_v1/data/data-mobilenet-v1_FREQ-200.txt 
]0; maxJavaRun: MobilenetV1Manager DFEModel=MAIA maxFileName=MobilenetV1 target=DFE enableMPCX=false FREQ=200 DEBUG=false COEFF_FILE=/mnt/ccnas2/bdp/rz3515/projects/deacon/evaluation/build/mobilenet_v1/data/data-mobilenet-v1_FREQ-200.txt maxJavaRun : Execute Java program with Maxeler environment

Input classpath     : 
MaxCompiler JAR     : /vol/cc/opt/maxeler/maxcompiler-2021.1/lib/MaxCompiler.jar
                      (from MAXCOMPILERDIR)
MAXAPPJCP           : .:../../../src:../../../test:/vol/cc/opt/maxeler/maxcompiler-2021.1/lib/Max4Platform.jar:/vol/cc/opt/maxeler/maxcompiler-2021.1/lib/Max5Platform.jar
MAXSOURCEDIRS       : ../../src:../../../src

.maxJavaRun present : No
Custom Param file   : None
MAXAPPPKG           : mobilenet_v1
MAXJVMMEM           : 
MAXEMMAJCP          : 
MAXEMMARUN          : 
JACOCO_AGENT        : 
JACOCO_AGENT_OPTIONS: 

----------------------------------------------------------
Java class to run   : mobilenet_v1.MobilenetV1Manager
Class arguments     : DFEModel=MAIA maxFileName=MobilenetV1 target=DFE enableMPCX=false FREQ=200 DEBUG=false COEFF_FILE=/mnt/ccnas2/bdp/rz3515/projects/deacon/evaluation/build/mobilenet_v1/data/data-mobilenet-v1_FREQ-200.txt
Execution classpath : /vol/cc/opt/maxeler/maxcompiler-2021.1/lib/MaxCompiler.jar:
                      .:
                      ../../../src:
                      ../../../test:
                      /vol/cc/opt/maxeler/maxcompiler-2021.1/lib/Max4Platform.jar:
                      /vol/cc/opt/maxeler/maxcompiler-2021.1/lib/Max5Platform.jar
JVM memory limit    : 8192 MB
----------------------------------------------------------

Sun 15:35: MaxCompiler version: 2021.1
Sun 15:35: Build "MobilenetV1" start time: Sun Dec 19 15:35:35 GMT 2021
Sun 15:35: Main build process running as user rz3515 on host cccad5.doc.ic.ac.uk
Sun 15:35: Build location: /mnt/ccnas2/bdp/rz3515/maxcompiler_builds/MobilenetV1_MAIA_DFE_FREQ_200
Sun 15:35: Detailed build log available in "_build.log"
Sun 15:35: 
Sun 15:35: ENGINE BUILD PARAMETERS
Sun 15:35: 	              Build name: MobilenetV1_MAIA_DFE_FREQ_200                                                                           
Sun 15:35: 	             maxFileName: MobilenetV1                                                                                             
Sun 15:35: 	                  target: DFE                                                                                                     
Sun 15:35: 	                DFEModel: MAIA                                                                                                    
Sun 15:35: 	              enableMPCX: false                                                                                                   
Sun 15:35: 	                bitWidth: 32                                                                                                      
Sun 15:35: 	                     WBW: 32                                                                                                      
Sun 15:35: 	                   DTYPE: fixed                                                                                                   
Sun 15:35: 	           NUM_FRAC_BITS: 8                                                                                                       
Sun 15:35: 	                      PF: 1                                                                                                       
Sun 15:35: 	                      PC: 1                                                                                                       
Sun 15:35: 	                      PK: 1                                                                                                       
Sun 15:35: 	                       H: 1                                                                                                       
Sun 15:35: 	                       W: 1                                                                                                       
Sun 15:35: 	                       C: 1                                                                                                       
Sun 15:35: 	                       F: 1                                                                                                       
Sun 15:35: 	                       K: 1                                                                                                       
Sun 15:35: 	                     PAD: 0                                                                                                       
Sun 15:35: 	                       S: 1                                                                                                       
Sun 15:35: 	                     SEQ: 0                                                                                                       
Sun 15:35: 	                    FREQ: 200                                                                                                     
Sun 15:35: 	                USE_DRAM: false                                                                                                   
Sun 15:35: 	                 USE_BNN: false                                                                                                   
Sun 15:35: 	            USE_WINOGRAD: false                                                                                                   
Sun 15:35: 	WINOGRAD_WEIGHTS_OFFLINE: false                                                                                                   
Sun 15:35: 	   NUM_COEFF_FIFO_SPLITS: 1                                                                                                       
Sun 15:35: 	                   DEBUG: false                                                                                                   
Sun 15:35: 	           COEFF_ON_CHIP: false                                                                                                   
Sun 15:35: 	              INIT_COEFF: false                                                                                                   
Sun 15:35: 	              COEFF_FILE: /mnt/ccnas2/bdp/rz3515/projects/deacon/evaluation/build/mobilenet_v1/data/data-mobilenet-v1_FREQ-200.txt
Sun 15:36: Generating kernel conv0 ...
Sun 15:36: Instantiating kernel "conv0"
Sun 15:36: T = dfeFix(8, 0, TWOSCOMPLEMENT)
Sun 15:36: WT = dfeFix(8, 0, TWOSCOMPLEMENT)
Sun 15:36: WT = dfeFix(8, 0, TWOSCOMPLEMENT)
Sun 15:36: coeffOnChip = true
Sun 15:36: Input height = 224, output height = 224, pad = 1
Sun 15:36: Counter H = 226 W = 226
Sun 15:36: oh is dfeFix(32, 0, TWOSCOMPLEMENT)
Sun 15:36: ow is dfeFix(32, 0, TWOSCOMPLEMENT)
Sun 15:36: Read for key = conv0
Sun 15:36: Ifmap buffer configuration 65536 x 1
Sun 15:36: loop = false
Sun 15:36: Building line buffer for "conv0" ...
Sun 15:36: Line buffer shape 3 x 224, produces 1 number of 3 x 3 tiles per cycle
Sun 15:36: Line buffer input vector size: 1, output vector size: 9.
Sun 15:36: Number of separated line buffers: 1
Sun 15:36: Initialising line buffer kernel with 3 x 226 x 1
Sun 15:36: Size of line buffer output: 3
Sun 15:36: Number of line buffer output chunks: 3
Sun 15:36: Connecting outputs from chunk (#000) ...
Sun 15:36: Connecting outputs from chunk (#001) ...
Sun 15:36: Connecting outputs from chunk (#002) ...
Sun 15:36: Building the CORE arithmetic unit for "conv0" ...
Sun 15:36: WT = dfeFix(8, 0, TWOSCOMPLEMENT)
Sun 15:36: CORE ifmap vector size: 9
Sun 15:36: CORE coefficient vector size: 9
Sun 15:36: CORE ofmap vector size: 1
Sun 15:36: [ConvLayerOfmapBuffer] depth = 524288 addr_bits =    19
Sun 15:36: Compiling kernel "conv0"
Sun 15:36: 
Sun 15:36: Generating kernel conv1 ...
Sun 15:36: Instantiating kernel "conv1"
Sun 15:36: T = dfeFix(8, 0, TWOSCOMPLEMENT)
Sun 15:36: WT = dfeFix(8, 0, TWOSCOMPLEMENT)
Sun 15:36: WT = dfeFix(8, 0, TWOSCOMPLEMENT)
Sun 15:36: coeffOnChip = true
Sun 15:36: Input height = 112, output height = 112, pad = 1
Sun 15:36: Counter H = 114 W = 114
Sun 15:36: oh is dfeFix(32, 0, TWOSCOMPLEMENT)
Sun 15:36: ow is dfeFix(32, 0, TWOSCOMPLEMENT)
Sun 15:36: Pointwise coeff type = {DFEVectorType: 1 x dfeFix(8, 0, TWOSCOMPLEMENT)}
Sun 15:36: Building line buffer for "conv1" ...
Sun 15:36: Line buffer shape 3 x 112, produces 1 number of 3 x 3 tiles per cycle
Sun 15:36: Line buffer input vector size: 1, output vector size: 9.
Sun 15:36: Number of separated line buffers: 1
Sun 15:36: Initialising line buffer kernel with 3 x 114 x 1
Sun 15:36: Size of line buffer output: 3
Sun 15:36: Number of line buffer output chunks: 3
Sun 15:36: Connecting outputs from chunk (#000) ...
Sun 15:36: Connecting outputs from chunk (#001) ...
Sun 15:36: Connecting outputs from chunk (#002) ...
Sun 15:36: Building the CORE arithmetic unit for "conv1_dw" ...
Sun 15:36: WT = dfeFix(8, 0, TWOSCOMPLEMENT)
Sun 15:36: CORE ifmap vector size: 9
Sun 15:36: CORE coefficient vector size: 9
Sun 15:36: CORE ofmap vector size: 1
Sun 15:36: Ifmap buffer configuration 16384 x 1
Sun 15:36: loop = false
Sun 15:36: Building the CORE arithmetic unit for "conv1_pw" ...
Sun 15:36: WT = dfeFix(8, 0, TWOSCOMPLEMENT)
Sun 15:36: CORE ifmap vector size: 1
Sun 15:36: CORE coefficient vector size: 1
Sun 15:36: CORE ofmap vector size: 1
Sun 15:36: [ConvLayerOfmapBuffer] depth = 1048576 addr_bits =    20
Sun 15:36: Depthwise coeff ROM depth = 32
Sun 15:36: Pointwise coeff ROM depth = 2048
Sun 15:36: Read for key = conv1_dw
Sun 15:36: Read for key = conv1_pw
Sun 15:36: Compiling kernel "conv1"
Sun 15:36: 
Sun 15:36: Generating kernel conv2 ...
Sun 15:36: Instantiating kernel "conv2"
Sun 15:36: T = dfeFix(8, 0, TWOSCOMPLEMENT)
Sun 15:36: WT = dfeFix(8, 0, TWOSCOMPLEMENT)
Sun 15:36: WT = dfeFix(8, 0, TWOSCOMPLEMENT)
Sun 15:36: coeffOnChip = true
Sun 15:36: Input height = 112, output height = 112, pad = 1
Sun 15:36: Counter H = 114 W = 114
Sun 15:36: oh is dfeFix(32, 0, TWOSCOMPLEMENT)
Sun 15:36: ow is dfeFix(32, 0, TWOSCOMPLEMENT)
Sun 15:36: Pointwise coeff type = {DFEVectorType: 1 x dfeFix(8, 0, TWOSCOMPLEMENT)}
Sun 15:36: Building line buffer for "conv2" ...
Sun 15:36: Line buffer shape 3 x 112, produces 1 number of 3 x 3 tiles per cycle
Sun 15:36: Line buffer input vector size: 1, output vector size: 9.
Sun 15:36: Number of separated line buffers: 1
Sun 15:36: Initialising line buffer kernel with 3 x 114 x 1
Sun 15:36: Size of line buffer output: 3
Sun 15:36: Number of line buffer output chunks: 3
Sun 15:36: Connecting outputs from chunk (#000) ...
Sun 15:36: Connecting outputs from chunk (#001) ...
Sun 15:36: Connecting outputs from chunk (#002) ...
Sun 15:36: Building the CORE arithmetic unit for "conv2_dw" ...
Sun 15:36: WT = dfeFix(8, 0, TWOSCOMPLEMENT)
Sun 15:36: CORE ifmap vector size: 9
Sun 15:36: CORE coefficient vector size: 9
Sun 15:36: CORE ofmap vector size: 1
Sun 15:36: Ifmap buffer configuration 4096 x 1
Sun 15:36: loop = false
Sun 15:36: Building the CORE arithmetic unit for "conv2_pw" ...
Sun 15:36: WT = dfeFix(8, 0, TWOSCOMPLEMENT)
Sun 15:36: CORE ifmap vector size: 1
Sun 15:36: CORE coefficient vector size: 1
Sun 15:36: CORE ofmap vector size: 1
Sun 15:36: [ConvLayerOfmapBuffer] depth = 524288 addr_bits =    19
Sun 15:36: Depthwise coeff ROM depth = 64
Sun 15:36: Pointwise coeff ROM depth = 8192
Sun 15:36: Read for key = conv2_dw
Sun 15:36: Read for key = conv2_pw
Sun 15:36: Compiling kernel "conv2"
Sun 15:36: 
Sun 15:36: Generating kernel conv3 ...
Sun 15:36: Instantiating kernel "conv3"
Sun 15:36: T = dfeFix(8, 0, TWOSCOMPLEMENT)
Sun 15:36: WT = dfeFix(8, 0, TWOSCOMPLEMENT)
Sun 15:36: WT = dfeFix(8, 0, TWOSCOMPLEMENT)
Sun 15:36: coeffOnChip = true
Sun 15:36: Input height = 56, output height = 56, pad = 1
Sun 15:36: Counter H = 58 W = 58
Sun 15:36: oh is dfeFix(32, 0, TWOSCOMPLEMENT)
Sun 15:36: ow is dfeFix(32, 0, TWOSCOMPLEMENT)
Sun 15:36: Pointwise coeff type = {DFEVectorType: 1 x dfeFix(8, 0, TWOSCOMPLEMENT)}
Sun 15:36: Building line buffer for "conv3" ...
Sun 15:36: Line buffer shape 3 x 56, produces 1 number of 3 x 3 tiles per cycle
Sun 15:36: Line buffer input vector size: 1, output vector size: 9.
Sun 15:36: Number of separated line buffers: 1
Sun 15:36: Initialising line buffer kernel with 3 x 58 x 1
Sun 15:36: Size of line buffer output: 3
Sun 15:36: Number of line buffer output chunks: 3
Sun 15:36: Connecting outputs from chunk (#000) ...
Sun 15:36: Connecting outputs from chunk (#001) ...
Sun 15:36: Connecting outputs from chunk (#002) ...
Sun 15:36: Building the CORE arithmetic unit for "conv3_dw" ...
Sun 15:36: WT = dfeFix(8, 0, TWOSCOMPLEMENT)
Sun 15:36: CORE ifmap vector size: 9
Sun 15:36: CORE coefficient vector size: 9
Sun 15:36: CORE ofmap vector size: 1
Sun 15:36: Ifmap buffer configuration 4096 x 1
Sun 15:36: loop = false
Sun 15:36: Building the CORE arithmetic unit for "conv3_pw" ...
Sun 15:36: WT = dfeFix(8, 0, TWOSCOMPLEMENT)
Sun 15:36: CORE ifmap vector size: 1
Sun 15:36: CORE coefficient vector size: 1
Sun 15:36: CORE ofmap vector size: 1
Sun 15:36: [ConvLayerOfmapBuffer] depth = 524288 addr_bits =    19
Sun 15:36: Depthwise coeff ROM depth = 128
Sun 15:36: Pointwise coeff ROM depth = 16384
Sun 15:36: Read for key = conv3_dw
Sun 15:36: Read for key = conv3_pw
Sun 15:36: Compiling kernel "conv3"
Sun 15:36: 
Sun 15:36: Generating kernel conv4 ...
Sun 15:36: Instantiating kernel "conv4"
Sun 15:36: T = dfeFix(8, 0, TWOSCOMPLEMENT)
Sun 15:36: WT = dfeFix(8, 0, TWOSCOMPLEMENT)
Sun 15:36: WT = dfeFix(8, 0, TWOSCOMPLEMENT)
Sun 15:36: coeffOnChip = true
Sun 15:36: Input height = 56, output height = 56, pad = 1
Sun 15:36: Counter H = 58 W = 58
Sun 15:36: oh is dfeFix(32, 0, TWOSCOMPLEMENT)
Sun 15:36: ow is dfeFix(32, 0, TWOSCOMPLEMENT)
Sun 15:36: Pointwise coeff type = {DFEVectorType: 1 x dfeFix(8, 0, TWOSCOMPLEMENT)}
Sun 15:36: Building line buffer for "conv4" ...
Sun 15:36: Line buffer shape 3 x 56, produces 1 number of 3 x 3 tiles per cycle
Sun 15:36: Line buffer input vector size: 1, output vector size: 9.
Sun 15:36: Number of separated line buffers: 1
Sun 15:36: Initialising line buffer kernel with 3 x 58 x 1
Sun 15:36: Size of line buffer output: 3
Sun 15:36: Number of line buffer output chunks: 3
Sun 15:36: Connecting outputs from chunk (#000) ...
Sun 15:36: Connecting outputs from chunk (#001) ...
Sun 15:36: Connecting outputs from chunk (#002) ...
Sun 15:36: Building the CORE arithmetic unit for "conv4_dw" ...
Sun 15:36: WT = dfeFix(8, 0, TWOSCOMPLEMENT)
Sun 15:36: CORE ifmap vector size: 9
Sun 15:36: CORE coefficient vector size: 9
Sun 15:36: CORE ofmap vector size: 1
Sun 15:36: Ifmap buffer configuration 1024 x 1
Sun 15:36: loop = false
Sun 15:36: Building the CORE arithmetic unit for "conv4_pw" ...
Sun 15:36: WT = dfeFix(8, 0, TWOSCOMPLEMENT)
Sun 15:36: CORE ifmap vector size: 1
Sun 15:36: CORE coefficient vector size: 1
Sun 15:36: CORE ofmap vector size: 1
Sun 15:36: [ConvLayerOfmapBuffer] depth = 262144 addr_bits =    18
Sun 15:36: Depthwise coeff ROM depth = 128
Sun 15:36: Pointwise coeff ROM depth = 32768
Sun 15:36: Read for key = conv4_dw
Sun 15:36: Read for key = conv4_pw
Sun 15:36: Compiling kernel "conv4"
Sun 15:36: 
Sun 15:36: Generating kernel conv5 ...
Sun 15:36: Instantiating kernel "conv5"
Sun 15:36: T = dfeFix(8, 0, TWOSCOMPLEMENT)
Sun 15:36: WT = dfeFix(8, 0, TWOSCOMPLEMENT)
Sun 15:36: WT = dfeFix(8, 0, TWOSCOMPLEMENT)
Sun 15:36: coeffOnChip = true
Sun 15:36: Input height = 28, output height = 28, pad = 1
Sun 15:36: Counter H = 30 W = 30
Sun 15:36: oh is dfeFix(32, 0, TWOSCOMPLEMENT)
Sun 15:36: ow is dfeFix(32, 0, TWOSCOMPLEMENT)
Sun 15:36: Pointwise coeff type = {DFEVectorType: 1 x dfeFix(8, 0, TWOSCOMPLEMENT)}
Sun 15:36: Building line buffer for "conv5" ...
Sun 15:36: Line buffer shape 3 x 28, produces 1 number of 3 x 3 tiles per cycle
Sun 15:36: Line buffer input vector size: 1, output vector size: 9.
Sun 15:36: Number of separated line buffers: 1
Sun 15:36: Initialising line buffer kernel with 3 x 30 x 1
Sun 15:36: Size of line buffer output: 3
Sun 15:36: Number of line buffer output chunks: 3
Sun 15:36: Connecting outputs from chunk (#000) ...
Sun 15:36: Connecting outputs from chunk (#001) ...
Sun 15:36: Connecting outputs from chunk (#002) ...
Sun 15:36: Building the CORE arithmetic unit for "conv5_dw" ...
Sun 15:36: WT = dfeFix(8, 0, TWOSCOMPLEMENT)
Sun 15:36: CORE ifmap vector size: 9
Sun 15:36: CORE coefficient vector size: 9
Sun 15:36: CORE ofmap vector size: 1
Sun 15:36: Ifmap buffer configuration 1024 x 1
Sun 15:36: loop = false
Sun 15:36: Building the CORE arithmetic unit for "conv5_pw" ...
Sun 15:36: WT = dfeFix(8, 0, TWOSCOMPLEMENT)
Sun 15:36: CORE ifmap vector size: 1
Sun 15:36: CORE coefficient vector size: 1
Sun 15:36: CORE ofmap vector size: 1
Sun 15:36: [ConvLayerOfmapBuffer] depth = 262144 addr_bits =    18
Sun 15:36: Depthwise coeff ROM depth = 256
Sun 15:36: Pointwise coeff ROM depth = 65536
Sun 15:36: Read for key = conv5_dw
Sun 15:36: Read for key = conv5_pw
Sun 15:36: Compiling kernel "conv5"
Sun 15:36: 
Sun 15:36: Generating kernel conv6 ...
Sun 15:36: Instantiating kernel "conv6"
Sun 15:36: T = dfeFix(8, 0, TWOSCOMPLEMENT)
Sun 15:36: WT = dfeFix(8, 0, TWOSCOMPLEMENT)
Sun 15:36: WT = dfeFix(8, 0, TWOSCOMPLEMENT)
Sun 15:36: coeffOnChip = true
Sun 15:36: Input height = 28, output height = 28, pad = 1
Sun 15:36: Counter H = 30 W = 30
Sun 15:36: oh is dfeFix(32, 0, TWOSCOMPLEMENT)
Sun 15:36: ow is dfeFix(32, 0, TWOSCOMPLEMENT)
Sun 15:36: Pointwise coeff type = {DFEVectorType: 1 x dfeFix(8, 0, TWOSCOMPLEMENT)}
Sun 15:36: Building line buffer for "conv6" ...
Sun 15:36: Line buffer shape 3 x 28, produces 1 number of 3 x 3 tiles per cycle
Sun 15:36: Line buffer input vector size: 1, output vector size: 9.
Sun 15:36: Number of separated line buffers: 1
Sun 15:36: Initialising line buffer kernel with 3 x 30 x 1
Sun 15:36: Size of line buffer output: 3
Sun 15:36: Number of line buffer output chunks: 3
Sun 15:36: Connecting outputs from chunk (#000) ...
Sun 15:36: Connecting outputs from chunk (#001) ...
Sun 15:36: Connecting outputs from chunk (#002) ...
Sun 15:36: Building the CORE arithmetic unit for "conv6_dw" ...
Sun 15:36: WT = dfeFix(8, 0, TWOSCOMPLEMENT)
Sun 15:36: CORE ifmap vector size: 9
Sun 15:36: CORE coefficient vector size: 9
Sun 15:36: CORE ofmap vector size: 1
Sun 15:36: Ifmap buffer configuration 256 x 1
Sun 15:36: loop = false
Sun 15:36: Building the CORE arithmetic unit for "conv6_pw" ...
Sun 15:36: WT = dfeFix(8, 0, TWOSCOMPLEMENT)
Sun 15:36: CORE ifmap vector size: 1
Sun 15:36: CORE coefficient vector size: 1
Sun 15:36: CORE ofmap vector size: 1
Sun 15:36: [ConvLayerOfmapBuffer] depth = 131072 addr_bits =    17
Sun 15:36: Depthwise coeff ROM depth = 256
Sun 15:36: Pointwise coeff ROM depth = 131072
Sun 15:36: Read for key = conv6_dw
Sun 15:36: Read for key = conv6_pw
Sun 15:36: Compiling kernel "conv6"
Sun 15:36: 
Sun 15:36: Generating kernel conv7 ...
Sun 15:36: Instantiating kernel "conv7"
Sun 15:36: T = dfeFix(8, 0, TWOSCOMPLEMENT)
Sun 15:36: WT = dfeFix(8, 0, TWOSCOMPLEMENT)
Sun 15:36: WT = dfeFix(8, 0, TWOSCOMPLEMENT)
Sun 15:36: coeffOnChip = true
Sun 15:36: Input height = 14, output height = 14, pad = 1
Sun 15:36: Counter H = 16 W = 16
Sun 15:36: oh is dfeFix(32, 0, TWOSCOMPLEMENT)
Sun 15:36: ow is dfeFix(32, 0, TWOSCOMPLEMENT)
Sun 15:36: Pointwise coeff type = {DFEVectorType: 1 x dfeFix(8, 0, TWOSCOMPLEMENT)}
Sun 15:36: Building line buffer for "conv7" ...
Sun 15:36: Line buffer shape 3 x 14, produces 1 number of 3 x 3 tiles per cycle
Sun 15:36: Line buffer input vector size: 1, output vector size: 9.
Sun 15:36: Number of separated line buffers: 1
Sun 15:36: Initialising line buffer kernel with 3 x 16 x 1
Sun 15:36: Size of line buffer output: 3
Sun 15:36: Number of line buffer output chunks: 3
Sun 15:36: Connecting outputs from chunk (#000) ...
Sun 15:36: Connecting outputs from chunk (#001) ...
Sun 15:36: Connecting outputs from chunk (#002) ...
Sun 15:36: Building the CORE arithmetic unit for "conv7_dw" ...
Sun 15:36: WT = dfeFix(8, 0, TWOSCOMPLEMENT)
Sun 15:36: CORE ifmap vector size: 9
Sun 15:36: CORE coefficient vector size: 9
Sun 15:36: CORE ofmap vector size: 1
Sun 15:36: Ifmap buffer configuration 256 x 1
Sun 15:36: loop = false
Sun 15:36: Building the CORE arithmetic unit for "conv7_pw" ...
Sun 15:36: WT = dfeFix(8, 0, TWOSCOMPLEMENT)
Sun 15:36: CORE ifmap vector size: 1
Sun 15:36: CORE coefficient vector size: 1
Sun 15:36: CORE ofmap vector size: 1
Sun 15:36: [ConvLayerOfmapBuffer] depth = 131072 addr_bits =    17
Sun 15:36: Depthwise coeff ROM depth = 512
Sun 15:36: Pointwise coeff ROM depth = 262144
Sun 15:36: Read for key = conv7_dw
Sun 15:36: Read for key = conv7_pw
Sun 15:36: Compiling kernel "conv7"
Sun 15:36: 
Sun 15:36: Generating kernel conv8 ...
Sun 15:36: Instantiating kernel "conv8"
Sun 15:36: T = dfeFix(8, 0, TWOSCOMPLEMENT)
Sun 15:36: WT = dfeFix(8, 0, TWOSCOMPLEMENT)
Sun 15:36: WT = dfeFix(8, 0, TWOSCOMPLEMENT)
Sun 15:36: coeffOnChip = true
Sun 15:36: Input height = 14, output height = 14, pad = 1
Sun 15:36: Counter H = 16 W = 16
Sun 15:36: oh is dfeFix(32, 0, TWOSCOMPLEMENT)
Sun 15:36: ow is dfeFix(32, 0, TWOSCOMPLEMENT)
Sun 15:36: Pointwise coeff type = {DFEVectorType: 1 x dfeFix(8, 0, TWOSCOMPLEMENT)}
Sun 15:36: Building line buffer for "conv8" ...
Sun 15:36: Line buffer shape 3 x 14, produces 1 number of 3 x 3 tiles per cycle
Sun 15:36: Line buffer input vector size: 1, output vector size: 9.
Sun 15:36: Number of separated line buffers: 1
Sun 15:36: Initialising line buffer kernel with 3 x 16 x 1
Sun 15:36: Size of line buffer output: 3
Sun 15:36: Number of line buffer output chunks: 3
Sun 15:36: Connecting outputs from chunk (#000) ...
Sun 15:36: Connecting outputs from chunk (#001) ...
Sun 15:36: Connecting outputs from chunk (#002) ...
Sun 15:36: Building the CORE arithmetic unit for "conv8_dw" ...
Sun 15:36: WT = dfeFix(8, 0, TWOSCOMPLEMENT)
Sun 15:36: CORE ifmap vector size: 9
Sun 15:36: CORE coefficient vector size: 9
Sun 15:36: CORE ofmap vector size: 1
Sun 15:36: Ifmap buffer configuration 256 x 1
Sun 15:36: loop = false
Sun 15:36: Building the CORE arithmetic unit for "conv8_pw" ...
Sun 15:36: WT = dfeFix(8, 0, TWOSCOMPLEMENT)
Sun 15:36: CORE ifmap vector size: 1
Sun 15:36: CORE coefficient vector size: 1
Sun 15:36: CORE ofmap vector size: 1
Sun 15:36: [ConvLayerOfmapBuffer] depth = 131072 addr_bits =    17
Sun 15:36: Depthwise coeff ROM depth = 512
Sun 15:36: Pointwise coeff ROM depth = 262144
Sun 15:36: Read for key = conv8_dw
Sun 15:36: Read for key = conv8_pw
Sun 15:36: Compiling kernel "conv8"
Sun 15:36: 
Sun 15:36: Generating kernel conv9 ...
Sun 15:36: Instantiating kernel "conv9"
Sun 15:36: T = dfeFix(8, 0, TWOSCOMPLEMENT)
Sun 15:36: WT = dfeFix(8, 0, TWOSCOMPLEMENT)
Sun 15:36: WT = dfeFix(8, 0, TWOSCOMPLEMENT)
Sun 15:36: coeffOnChip = true
Sun 15:36: Input height = 14, output height = 14, pad = 1
Sun 15:36: Counter H = 16 W = 16
Sun 15:36: oh is dfeFix(32, 0, TWOSCOMPLEMENT)
Sun 15:36: ow is dfeFix(32, 0, TWOSCOMPLEMENT)
Sun 15:36: Pointwise coeff type = {DFEVectorType: 1 x dfeFix(8, 0, TWOSCOMPLEMENT)}
Sun 15:36: Building line buffer for "conv9" ...
Sun 15:36: Line buffer shape 3 x 14, produces 1 number of 3 x 3 tiles per cycle
Sun 15:36: Line buffer input vector size: 1, output vector size: 9.
Sun 15:36: Number of separated line buffers: 1
Sun 15:36: Initialising line buffer kernel with 3 x 16 x 1
Sun 15:36: Size of line buffer output: 3
Sun 15:36: Number of line buffer output chunks: 3
Sun 15:36: Connecting outputs from chunk (#000) ...
Sun 15:36: Connecting outputs from chunk (#001) ...
Sun 15:36: Connecting outputs from chunk (#002) ...
Sun 15:36: Building the CORE arithmetic unit for "conv9_dw" ...
Sun 15:36: WT = dfeFix(8, 0, TWOSCOMPLEMENT)
Sun 15:36: CORE ifmap vector size: 9
Sun 15:36: CORE coefficient vector size: 9
Sun 15:36: CORE ofmap vector size: 1
Sun 15:36: Ifmap buffer configuration 256 x 1
Sun 15:36: loop = false
Sun 15:36: Building the CORE arithmetic unit for "conv9_pw" ...
Sun 15:36: WT = dfeFix(8, 0, TWOSCOMPLEMENT)
Sun 15:36: CORE ifmap vector size: 1
Sun 15:36: CORE coefficient vector size: 1
Sun 15:36: CORE ofmap vector size: 1
Sun 15:36: [ConvLayerOfmapBuffer] depth = 131072 addr_bits =    17
Sun 15:36: Depthwise coeff ROM depth = 512
Sun 15:36: Pointwise coeff ROM depth = 262144
Sun 15:36: Read for key = conv9_dw
Sun 15:36: Read for key = conv9_pw
Sun 15:36: Compiling kernel "conv9"
Sun 15:36: 
Sun 15:36: Generating kernel conv10 ...
Sun 15:36: Instantiating kernel "conv10"
Sun 15:36: T = dfeFix(8, 0, TWOSCOMPLEMENT)
Sun 15:36: WT = dfeFix(8, 0, TWOSCOMPLEMENT)
Sun 15:36: WT = dfeFix(8, 0, TWOSCOMPLEMENT)
Sun 15:36: coeffOnChip = true
Sun 15:36: Input height = 14, output height = 14, pad = 1
Sun 15:36: Counter H = 16 W = 16
Sun 15:36: oh is dfeFix(32, 0, TWOSCOMPLEMENT)
Sun 15:36: ow is dfeFix(32, 0, TWOSCOMPLEMENT)
Sun 15:36: Pointwise coeff type = {DFEVectorType: 1 x dfeFix(8, 0, TWOSCOMPLEMENT)}
Sun 15:36: Building line buffer for "conv10" ...
Sun 15:36: Line buffer shape 3 x 14, produces 1 number of 3 x 3 tiles per cycle
Sun 15:36: Line buffer input vector size: 1, output vector size: 9.
Sun 15:36: Number of separated line buffers: 1
Sun 15:36: Initialising line buffer kernel with 3 x 16 x 1
Sun 15:36: Size of line buffer output: 3
Sun 15:36: Number of line buffer output chunks: 3
Sun 15:36: Connecting outputs from chunk (#000) ...
Sun 15:36: Connecting outputs from chunk (#001) ...
Sun 15:36: Connecting outputs from chunk (#002) ...
Sun 15:36: Building the CORE arithmetic unit for "conv10_dw" ...
Sun 15:36: WT = dfeFix(8, 0, TWOSCOMPLEMENT)
Sun 15:36: CORE ifmap vector size: 9
Sun 15:36: CORE coefficient vector size: 9
Sun 15:36: CORE ofmap vector size: 1
Sun 15:36: Ifmap buffer configuration 256 x 1
Sun 15:36: loop = false
Sun 15:36: Building the CORE arithmetic unit for "conv10_pw" ...
Sun 15:36: WT = dfeFix(8, 0, TWOSCOMPLEMENT)
Sun 15:36: CORE ifmap vector size: 1
Sun 15:36: CORE coefficient vector size: 1
Sun 15:36: CORE ofmap vector size: 1
Sun 15:36: [ConvLayerOfmapBuffer] depth = 131072 addr_bits =    17
Sun 15:36: Depthwise coeff ROM depth = 512
Sun 15:36: Pointwise coeff ROM depth = 262144
Sun 15:36: Read for key = conv10_dw
Sun 15:36: Read for key = conv10_pw
Sun 15:36: Compiling kernel "conv10"
Sun 15:36: 
Sun 15:36: Generating kernel conv11 ...
Sun 15:36: Instantiating kernel "conv11"
Sun 15:36: T = dfeFix(8, 0, TWOSCOMPLEMENT)
Sun 15:36: WT = dfeFix(8, 0, TWOSCOMPLEMENT)
Sun 15:36: WT = dfeFix(8, 0, TWOSCOMPLEMENT)
Sun 15:36: coeffOnChip = true
Sun 15:36: Input height = 14, output height = 14, pad = 1
Sun 15:36: Counter H = 16 W = 16
Sun 15:36: oh is dfeFix(32, 0, TWOSCOMPLEMENT)
Sun 15:36: ow is dfeFix(32, 0, TWOSCOMPLEMENT)
Sun 15:36: Pointwise coeff type = {DFEVectorType: 1 x dfeFix(8, 0, TWOSCOMPLEMENT)}
Sun 15:36: Building line buffer for "conv11" ...
Sun 15:36: Line buffer shape 3 x 14, produces 1 number of 3 x 3 tiles per cycle
Sun 15:36: Line buffer input vector size: 1, output vector size: 9.
Sun 15:36: Number of separated line buffers: 1
Sun 15:36: Initialising line buffer kernel with 3 x 16 x 1
Sun 15:36: Size of line buffer output: 3
Sun 15:36: Number of line buffer output chunks: 3
Sun 15:36: Connecting outputs from chunk (#000) ...
Sun 15:36: Connecting outputs from chunk (#001) ...
Sun 15:36: Connecting outputs from chunk (#002) ...
Sun 15:36: Building the CORE arithmetic unit for "conv11_dw" ...
Sun 15:36: WT = dfeFix(8, 0, TWOSCOMPLEMENT)
Sun 15:36: CORE ifmap vector size: 9
Sun 15:36: CORE coefficient vector size: 9
Sun 15:36: CORE ofmap vector size: 1
Sun 15:36: Ifmap buffer configuration 256 x 1
Sun 15:36: loop = false
Sun 15:36: Building the CORE arithmetic unit for "conv11_pw" ...
Sun 15:36: WT = dfeFix(8, 0, TWOSCOMPLEMENT)
Sun 15:36: CORE ifmap vector size: 1
Sun 15:36: CORE coefficient vector size: 1
Sun 15:36: CORE ofmap vector size: 1
Sun 15:36: [ConvLayerOfmapBuffer] depth = 131072 addr_bits =    17
Sun 15:36: Depthwise coeff ROM depth = 512
Sun 15:36: Pointwise coeff ROM depth = 262144
Sun 15:36: Read for key = conv11_dw
Sun 15:36: Read for key = conv11_pw
Sun 15:36: Compiling kernel "conv11"
Sun 15:36: 
Sun 15:36: Generating kernel conv12 ...
Sun 15:36: Instantiating kernel "conv12"
Sun 15:36: T = dfeFix(8, 0, TWOSCOMPLEMENT)
Sun 15:36: WT = dfeFix(8, 0, TWOSCOMPLEMENT)
Sun 15:36: WT = dfeFix(8, 0, TWOSCOMPLEMENT)
Sun 15:36: coeffOnChip = true
Sun 15:36: Input height = 14, output height = 14, pad = 1
Sun 15:36: Counter H = 16 W = 16
Sun 15:36: oh is dfeFix(32, 0, TWOSCOMPLEMENT)
Sun 15:36: ow is dfeFix(32, 0, TWOSCOMPLEMENT)
Sun 15:36: Pointwise coeff type = {DFEVectorType: 1 x dfeFix(8, 0, TWOSCOMPLEMENT)}
Sun 15:36: Building line buffer for "conv12" ...
Sun 15:36: Line buffer shape 3 x 14, produces 1 number of 3 x 3 tiles per cycle
Sun 15:36: Line buffer input vector size: 1, output vector size: 9.
Sun 15:36: Number of separated line buffers: 1
Sun 15:36: Initialising line buffer kernel with 3 x 16 x 1
Sun 15:36: Size of line buffer output: 3
Sun 15:36: Number of line buffer output chunks: 3
Sun 15:36: Connecting outputs from chunk (#000) ...
Sun 15:36: Connecting outputs from chunk (#001) ...
Sun 15:36: Connecting outputs from chunk (#002) ...
Sun 15:36: Building the CORE arithmetic unit for "conv12_dw" ...
Sun 15:36: WT = dfeFix(8, 0, TWOSCOMPLEMENT)
Sun 15:36: CORE ifmap vector size: 9
Sun 15:36: CORE coefficient vector size: 9
Sun 15:36: CORE ofmap vector size: 1
Sun 15:36: Ifmap buffer configuration 64 x 1
Sun 15:36: loop = false
Sun 15:36: Building the CORE arithmetic unit for "conv12_pw" ...
Sun 15:36: WT = dfeFix(8, 0, TWOSCOMPLEMENT)
Sun 15:36: CORE ifmap vector size: 1
Sun 15:36: CORE coefficient vector size: 1
Sun 15:36: CORE ofmap vector size: 1
Sun 15:36: [ConvLayerOfmapBuffer] depth = 65536 addr_bits =    16
Sun 15:36: Depthwise coeff ROM depth = 512
Sun 15:36: Pointwise coeff ROM depth = 524288
Sun 15:36: Read for key = conv12_dw
Sun 15:36: Read for key = conv12_pw
Sun 15:36: Compiling kernel "conv12"
Sun 15:36: 
Sun 15:36: Generating kernel conv13 ...
Sun 15:36: Instantiating kernel "conv13"
Sun 15:36: T = dfeFix(8, 0, TWOSCOMPLEMENT)
Sun 15:36: WT = dfeFix(8, 0, TWOSCOMPLEMENT)
Sun 15:36: WT = dfeFix(8, 0, TWOSCOMPLEMENT)
Sun 15:36: coeffOnChip = true
Sun 15:36: Input height = 7, output height = 7, pad = 1
Sun 15:36: Counter H = 9 W = 9
Sun 15:36: oh is dfeFix(32, 0, TWOSCOMPLEMENT)
Sun 15:36: ow is dfeFix(32, 0, TWOSCOMPLEMENT)
Sun 15:36: Pointwise coeff type = {DFEVectorType: 4 x dfeFix(8, 0, TWOSCOMPLEMENT)}
Sun 15:36: Building line buffer for "conv13" ...
Sun 15:36: Line buffer shape 3 x 7, produces 1 number of 3 x 3 tiles per cycle
Sun 15:36: Line buffer input vector size: 1, output vector size: 9.
Sun 15:36: Number of separated line buffers: 1
Sun 15:36: Initialising line buffer kernel with 3 x 9 x 1
Sun 15:36: Size of line buffer output: 3
Sun 15:36: Number of line buffer output chunks: 3
Sun 15:36: Connecting outputs from chunk (#000) ...
Sun 15:36: Connecting outputs from chunk (#001) ...
Sun 15:36: Connecting outputs from chunk (#002) ...
Sun 15:36: Building the CORE arithmetic unit for "conv13_dw" ...
Sun 15:36: WT = dfeFix(8, 0, TWOSCOMPLEMENT)
Sun 15:36: CORE ifmap vector size: 9
Sun 15:36: CORE coefficient vector size: 9
Sun 15:36: CORE ofmap vector size: 1
Sun 15:36: Ifmap buffer configuration 64 x 1
Sun 15:36: loop = false
Sun 15:36: Building the CORE arithmetic unit for "conv13_pw" ...
Sun 15:36: WT = dfeFix(8, 0, TWOSCOMPLEMENT)
Sun 15:36: CORE ifmap vector size: 1
Sun 15:36: CORE coefficient vector size: 4
Sun 15:36: CORE ofmap vector size: 4
Sun 15:36: [ConvLayerOfmapBuffer] depth = 16384 addr_bits =    14
Sun 15:36: Depthwise coeff ROM depth = 1024
Sun 15:36: Pointwise coeff ROM depth = 262144
Sun 15:36: Read for key = conv13_dw
Sun 15:36: Read for key = conv13_pw
Sun 15:36: Compiling kernel "conv13"
Sun 15:36: 
Sun 15:36: Generating padding kernels for DRAM access
Sun 15:36: Instantiating kernel "ifmap_unpad"
Sun 15:36: Compiling kernel "ifmap_unpad"
Sun 15:36: 
Sun 15:36: Instantiating kernel "ofmap_pad"
Sun 15:36: Compiling kernel "ofmap_pad"
Sun 15:36: 
Sun 15:36: Setting up stream connections for conv0
Sun 15:36: Setting up stream connections for conv1
Sun 15:36: Setting up stream connections for conv2
Sun 15:36: Setting up stream connections for conv3
Sun 15:36: Setting up stream connections for conv4
Sun 15:36: Setting up stream connections for conv5
Sun 15:36: Setting up stream connections for conv6
Sun 15:36: Setting up stream connections for conv7
Sun 15:36: Setting up stream connections for conv8
Sun 15:36: Setting up stream connections for conv9
Sun 15:36: Setting up stream connections for conv10
Sun 15:36: Setting up stream connections for conv11
Sun 15:36: Setting up stream connections for conv12
Sun 15:36: Setting up stream connections for conv13
Sun 15:36: DRAM will be used to build the design
Sun 15:36: Setup streams for kernel "conv0"
Sun 15:36: # cycles:       4903296
Sun 15:36: # ifmap stream: 150528
Sun 15:36: # coeff stream: 864
Sun 15:36: # ofmap stream: 401408
Sun 15:36: coeff vec size: 9
Sun 15:36: coeff stream bit width: 72
Sun 15:36: coeff stream chunk size: 9
Sun 15:36: Setup streams for kernel "conv1"
Sun 15:36: # cycles:       26615808
Sun 15:36: # ifmap stream: 401408
Sun 15:36: # coeff stream: 18720
Sun 15:36: # ofmap stream: 802816
Sun 15:36: coeff vec size: 9
Sun 15:36: coeff stream bit width: 72
Sun 15:36: coeff stream chunk size: 9
Sun 15:36: Setup streams for kernel "conv2"
Sun 15:36: # cycles:       106463232
Sun 15:36: # ifmap stream: 802816
Sun 15:36: # coeff stream: 74304
Sun 15:36: # ofmap stream: 401408
Sun 15:36: coeff vec size: 9
Sun 15:36: coeff stream bit width: 72
Sun 15:36: coeff stream chunk size: 9
Sun 15:36: Setup streams for kernel "conv3"
Sun 15:36: # cycles:       55115776
Sun 15:36: # ifmap stream: 401408
Sun 15:36: # coeff stream: 148608
Sun 15:36: # ofmap stream: 401408
Sun 15:36: coeff vec size: 9
Sun 15:36: coeff stream bit width: 72
Sun 15:36: coeff stream chunk size: 9
Sun 15:36: Setup streams for kernel "conv4"
Sun 15:36: # cycles:       110231552
Sun 15:36: # ifmap stream: 401408
Sun 15:36: # coeff stream: 296064
Sun 15:36: # ofmap stream: 200704
Sun 15:36: coeff vec size: 9
Sun 15:36: coeff stream bit width: 72
Sun 15:36: coeff stream chunk size: 9
Sun 15:36: Setup streams for kernel "conv5"
Sun 15:36: # cycles:       58982400
Sun 15:36: # ifmap stream: 200704
Sun 15:36: # coeff stream: 592128
Sun 15:36: # ofmap stream: 200704
Sun 15:36: coeff vec size: 9
Sun 15:36: coeff stream bit width: 72
Sun 15:36: coeff stream chunk size: 9
Sun 15:36: Setup streams for kernel "conv6"
Sun 15:36: # cycles:       117964800
Sun 15:36: # ifmap stream: 200704
Sun 15:36: # coeff stream: 1181952
Sun 15:36: # ofmap stream: 100352
Sun 15:36: coeff vec size: 9
Sun 15:36: coeff stream bit width: 72
Sun 15:36: coeff stream chunk size: 9
Sun 15:36: Setup streams for kernel "conv7"
Sun 15:36: # cycles:       67108864
Sun 15:36: # ifmap stream: 100352
Sun 15:36: # coeff stream: 2363904
Sun 15:36: # ofmap stream: 100352
Sun 15:36: coeff vec size: 9
Sun 15:36: coeff stream bit width: 72
Sun 15:36: coeff stream chunk size: 9
Sun 15:36: Setup streams for kernel "conv8"
Sun 15:36: # cycles:       67108864
Sun 15:36: # ifmap stream: 100352
Sun 15:36: # coeff stream: 2363904
Sun 15:36: # ofmap stream: 100352
Sun 15:36: coeff vec size: 9
Sun 15:36: coeff stream bit width: 72
Sun 15:36: coeff stream chunk size: 9
Sun 15:36: Setup streams for kernel "conv9"
Sun 15:36: # cycles:       67108864
Sun 15:36: # ifmap stream: 100352
Sun 15:36: # coeff stream: 2363904
Sun 15:36: # ofmap stream: 100352
Sun 15:36: coeff vec size: 9
Sun 15:36: coeff stream bit width: 72
Sun 15:36: coeff stream chunk size: 9
Sun 15:36: Setup streams for kernel "conv10"
Sun 15:36: # cycles:       67108864
Sun 15:36: # ifmap stream: 100352
Sun 15:36: # coeff stream: 2363904
Sun 15:36: # ofmap stream: 100352
Sun 15:36: coeff vec size: 9
Sun 15:36: coeff stream bit width: 72
Sun 15:36: coeff stream chunk size: 9
Sun 15:36: Setup streams for kernel "conv11"
Sun 15:36: # cycles:       67108864
Sun 15:36: # ifmap stream: 100352
Sun 15:36: # coeff stream: 2363904
Sun 15:36: # ofmap stream: 100352
Sun 15:36: coeff vec size: 9
Sun 15:36: coeff stream bit width: 72
Sun 15:36: coeff stream chunk size: 9
Sun 15:36: Setup streams for kernel "conv12"
Sun 15:36: # cycles:       134217728
Sun 15:36: # ifmap stream: 100352
Sun 15:36: # coeff stream: 4723200
Sun 15:36: # ofmap stream: 50176
Sun 15:36: coeff vec size: 9
Sun 15:36: coeff stream bit width: 72
Sun 15:36: coeff stream chunk size: 9
Sun 15:36: Setup streams for kernel "conv13"
Sun 15:36: # cycles:       21233664
Sun 15:36: # ifmap stream: 50176
Sun 15:36: # coeff stream: 2368512
Sun 15:36: # ofmap stream: 50176
Sun 15:36: coeff vec size: 36
Sun 15:36: coeff stream bit width: 288
Sun 15:36: coeff stream chunk size: 9
Sun 15:37: Generating input files (VHDL, netlists, vendor specific IP cores)
Sun 20:54: Running back-end  build (15 phases)
Sun 20:54: (1/15) - Prepare MaxFile Data (GenerateMaxFileDataFile)
Sun 20:54: (2/15) - Synthesize DFE Modules (VivadoSynth)
Sun 20:54: Executing Synthesis Strategy VIVADO_DEFAULT
Sun 21:14: (3/15) - Generate Resource Report (VivadoResourceUsage)
Sun 21:14: (4/15) - Generate Annotated Source Code (VivadoResourceAnnotation)
Sun 21:15: (5/15) - Analyse Resource Usage (VivadoResourceCounter)
Sun 21:15: 
Sun 21:15: About to start chip vendor Map/Place/Route toolflow. This will take some time.
Sun 21:15: For this compile, we estimate this process may take longer than 1 hour.
Sun 21:15: We recommend running in simulation to verify correctness before building hardware.
Sun 21:15: 
Sun 21:15: PRELIMINARY RESOURCE USAGE
Sun 21:15: FPGA: xcVU9P-FLGB2104-2-E
Sun 21:15: Logic utilization:      247526 / 3546720 (6.98%)
Sun 21:15:   LUTs:                  95457 / 1182240 (8.07%)
Sun 21:15:   Primary FFs:          152069 / 2364480 (6.43%)
Sun 21:15: DSP blocks:                151 / 6840    (2.21%)
Sun 21:15: Block memory (BRAM18):    1251 / 4320    (28.96%)
Sun 21:15: Block memory (URAM):       130 / 960     (13.54%)
Sun 21:15: 
Sun 21:15: (6/15) - Analyse Power Usage (PreliminaryVivadoReportPower)
Sun 21:15: 
Sun 21:15: PRELIMINARY POWER REPORT
Sun 21:15: Total On-Chip Power (W) 9.99 (budget: 91.80) 
Sun 21:15: Dynamic Power (W)       7.31 
Sun 21:15: Device Static Power(W)  2.68 
Sun 21:15: 
Sun 21:15: (7/15) - Place DFE (VivadoImplementation)
Sun 21:15: Executing the following 5 Implementation Strategies in 5 threads:
Sun 21:15:  - VIVADO_DEFAULT
Sun 21:15:  - MAXELER1
Sun 21:15:  - MAXELER2
Sun 21:15:  - MAXELER3
Sun 21:15:  - MAXELER4
Sun 22:40: Implementation: Strategy "MAXELER4" met timing with score 0 (best score 0)
Sun 22:40: Implementation: Strategy "VIVADO_DEFAULT" was cancelled (no timing score)
Sun 22:40: Implementation: Strategy "MAXELER2" was cancelled (no timing score)
Sun 22:40: Implementation: Strategy "MAXELER1" was cancelled (no timing score)
Sun 22:40: Implementation: Strategy "MAXELER3" was cancelled (no timing score)
Sun 22:40: (8/15) - Generate Resource Report (VivadoResourceUsage)
Sun 22:40: (9/15) - Generate Annotated Source Code (VivadoResourceAnnotation)
Sun 22:40: (10/15) - Analyse Power Usage (FinalVivadoReportPower)
Sun 22:41: 
Sun 22:41: FINAL POWER REPORT
Sun 22:41: Total On-Chip Power (W) 11.58 (budget: 91.80) 
Sun 22:41: Dynamic Power (W)        8.87 
Sun 22:41: Device Static Power(W)   2.71 
Sun 22:41: 
Sun 22:41: (11/15) - Generate Configuration (VivadoBitgen)
Sun 22:50: (12/15) - Update Checksum (VivadoUpdateChecksum)
Sun 22:52: (13/15) - Convert Programming File (VivadoCfgfileGen)
Sun 22:53: (14/15) - Generate MaxFile (VivadoGenerateMaxFile)
Sun 22:53: (15/15) - Clean Build Directory (VivadoCleanBuildDirectory)
Sun 22:53: 
Sun 22:53: FINAL RESOURCE USAGE
Sun 22:53: FPGA: xcVU9P-FLGB2104-2-E
Sun 22:53: Logic utilization:      226886 / 3546720 (6.40%)
Sun 22:53:   LUTs:                  84746 / 1182240 (7.17%)
Sun 22:53:   Primary FFs:          142140 / 2364480 (6.01%)
Sun 22:53: DSP blocks:                151 / 6840    (2.21%)
Sun 22:53: Block memory (BRAM18):    1251 / 4320    (28.96%)
Sun 22:53: Block memory (URAM):       130 / 960     (13.54%)
Sun 22:53: 
Sun 22:53: MaxFile: /mnt/ccnas2/bdp/rz3515/maxcompiler_builds/MobilenetV1_MAIA_DFE_FREQ_200/results/MobilenetV1.max (MD5Sum: 400874ebde39a66c9219857c1fcddd21)
Sun 22:53: Build completed: Sun Dec 19 22:53:25 GMT 2021 (took 7 hours, 17 mins, 49 secs)
cp /mnt/ccnas2/bdp/rz3515/maxcompiler_builds/MobilenetV1_MAIA_DFE_FREQ_200/results/MobilenetV1.h /mnt/ccnas2/bdp/rz3515/maxcompiler_builds/MobilenetV1_MAIA_DFE_FREQ_200/results/Maxfiles.h
cp /mnt/ccnas2/bdp/rz3515/maxcompiler_builds/MobilenetV1_MAIA_DFE_FREQ_200/results/MobilenetV1.max /mnt/ccnas2/bdp/rz3515/maxcompiler_builds/MobilenetV1_MAIA_DFE_FREQ_200/results/MobilenetV1_backup.max
rm /mnt/ccnas2/bdp/rz3515/maxcompiler_builds/MobilenetV1_MAIA_DFE_FREQ_200/results/MobilenetV1.h
rm /mnt/ccnas2/bdp/rz3515/maxcompiler_builds/MobilenetV1_MAIA_DFE_FREQ_200/results/MobilenetV1.max
mv /mnt/ccnas2/bdp/rz3515/maxcompiler_builds/MobilenetV1_MAIA_DFE_FREQ_200/results/MobilenetV1_backup.max /mnt/ccnas2/bdp/rz3515/maxcompiler_builds/MobilenetV1_MAIA_DFE_FREQ_200/results/MobilenetV1.max
# cp /mnt/ccnas2/bdp/rz3515/maxcompiler_builds/MobilenetV1_MAIA_DFE_FREQ_200/results/../scratch/MobilenetV1.h /mnt/ccnas2/bdp/rz3515/maxcompiler_builds/MobilenetV1_MAIA_DFE_FREQ_200/results/MobilenetV1.h
# cp /mnt/ccnas2/bdp/rz3515/maxcompiler_builds/MobilenetV1_MAIA_DFE_FREQ_200/results/../scratch/MobilenetV1.max /mnt/ccnas2/bdp/rz3515/maxcompiler_builds/MobilenetV1_MAIA_DFE_FREQ_200/results/MobilenetV1.max
# rm -rf /mnt/ccnas2/bdp/rz3515/maxcompiler_builds/MobilenetV1_MAIA_DFE_FREQ_200/results/../scratch
sliccompile /mnt/ccnas2/bdp/rz3515/maxcompiler_builds/MobilenetV1_MAIA_DFE_FREQ_200/results/MobilenetV1.max MobilenetV1_FREQ_200_dfe.o
Processing maxfile for MAX5_LIMA from '/mnt/ccnas2/bdp/rz3515/maxcompiler_builds/MobilenetV1_MAIA_DFE_FREQ_200/results/MobilenetV1.max'.
/vol/cc/opt/maxeler/maxcompiler-2021.1/lib/clang/bin/start.sh clang -fgnu89-inline -pipe -O0 -std=gnu99 -Wall -Werror -frandom-seed=foo -Wno-unused-variable -Wno-unused-function -fPIC -I /vol/cc/opt/maxeler/maxcompiler-2021.1/include/slic -DMAXFILE_INC="/dev/null" -DSLIC_NO_DESTRUCTORS -c /tmp/sliccompile_4195195166555267131/cobject/max_4662350994670560219.c -o /tmp/sliccompile_4195195166555267131/cobject/max_4662350994670560219.c.o 
/vol/cc/opt/maxeler/maxcompiler-2021.1/lib/clang/bin/start.sh clang -fgnu89-inline -pipe -O0 -std=gnu99 -Wall -Werror -frandom-seed=foo -Wno-unused-variable -Wno-unused-function -fPIC -I /vol/cc/opt/maxeler/maxcompiler-2021.1/include/slic -DMAXFILE_INC="/mnt/ccnas2/bdp/rz3515/maxcompiler_builds/MobilenetV1_MAIA_DFE_FREQ_200/results/MobilenetV1.max" -DSLIC_NO_DESTRUCTORS -c /vol/cc/opt/maxeler/maxcompiler-2021.1/src/slicinterface/MaxFileInit.c -o max_444811056066502730.o 
ld -r /tmp/sliccompile_4195195166555267131/cobject/max_4662350994670560219.c.o max_444811056066502730.o -o MobilenetV1_FREQ_200_dfe.o 
Copying .max file C object into '/mnt/ccnas2/bdp/rz3515/projects/deacon/evaluation/build/mobilenet_v1'
g++ ../../src/mobilenet_v1/MobilenetV1CpuCode.cpp -fopenmp -lrt -D_GLIBCXX_USE_CXX11_ABI=0 -O3 -std=c++11  -Wall -I/mnt/ccnas2/bdp/rz3515/cccad/opt/include -I/usr/local/include -I../src -I../src/include -I../../../runtime/include -I/vol/cc/opt/maxeler/maxcompiler-2021.1/include -I/vol/cc/opt/maxeler/maxcompiler-2021.1/include/slic -I/lib/maxeleros-sim/include -I../../../lib/dfe-snippets/include -D_XOPEN_SOURCE=600 -DDESIGN_   -I/mnt/ccnas2/bdp/rz3515/maxcompiler_builds/MobilenetV1_MAIA_DFE_FREQ_200/results -DDESIGN_NAME=MobilenetV1 -c -o MobilenetV1_FREQ_200_dfec.o
g++ -fopenmp -lrt -D_GLIBCXX_USE_CXX11_ABI=0 -O3 -std=c++11  -Wall -I/mnt/ccnas2/bdp/rz3515/cccad/opt/include -I/usr/local/include -I../src -I../src/include -I../../../runtime/include -I/vol/cc/opt/maxeler/maxcompiler-2021.1/include -I/vol/cc/opt/maxeler/maxcompiler-2021.1/include/slic -I/lib/maxeleros-sim/include -I../../../lib/dfe-snippets/include -D_XOPEN_SOURCE=600 -DDESIGN_   -o MobilenetV1_FREQ_200_dfe MobilenetV1_FREQ_200_dfe.o MobilenetV1_FREQ_200_dfec.o -L/mnt/ccnas2/bdp/rz3515/cccad/opt/lib -L/vol/cc/opt/maxeler/maxcompiler-2021.1/lib -L/vol/cc/opt/maxeler/maxcompiler-2021.1/lib/maxeleros-sim/lib -L/lib/maxeleros-sim/lib -L./ -lmaxeleros -lglog -lgflags -lslic -lm -lpthread -lcurl
