

================================================================
== Vivado HLS Report for 'rasterization2_m'
================================================================
* Date:           Tue Aug 18 16:35:35 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        F200818_rendering_hls
* Solution:       rasterization2_m
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.382 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------------+--------------------+---------+---------+----------+----------+-----+-----+---------+
        |                              |                    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |           Instance           |       Module       |   min   |   max   |    min   |    max   | min | max |   Type  |
        +------------------------------+--------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_rasterization2_odd_fu_28  |rasterization2_odd  |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
        +------------------------------+--------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|      2|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        4|      3|    1706|   1736|    0|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     30|    -|
|Register         |        -|      -|       4|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        4|      3|    1710|   1768|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        1|      1|       1|      3|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------+--------------------+---------+-------+------+------+-----+
    |           Instance           |       Module       | BRAM_18K| DSP48E|  FF  |  LUT | URAM|
    +------------------------------+--------------------+---------+-------+------+------+-----+
    |grp_rasterization2_odd_fu_28  |rasterization2_odd  |        4|      3|  1706|  1736|    0|
    +------------------------------+--------------------+---------+-------+------+------+-----+
    |Total                         |                    |        4|      3|  1706|  1736|    0|
    +------------------------------+--------------------+---------+-------+------+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------------------------+----------+-------+---+----+------------+------------+
    |                   Variable Name                  | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------------------------+----------+-------+---+----+------------+------------+
    |grp_rasterization2_odd_fu_28_Output_1_V_V_ap_ack  |    and   |      0|  0|   2|           1|           1|
    +--------------------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                             |          |      0|  0|   2|           1|           1|
    +--------------------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+----+-----------+-----+-----------+
    |        Name        | LUT| Input Size| Bits| Total Bits|
    +--------------------+----+-----------+-----+-----------+
    |Input_1_V_V_ap_ack  |   9|          2|    1|          2|
    |ap_NS_fsm           |  21|          4|    1|          4|
    +--------------------+----+-----------+-----+-----------+
    |Total               |  30|          6|    2|          6|
    +--------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------+---+----+-----+-----------+
    |                    Name                   | FF| LUT| Bits| Const Bits|
    +-------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                  |  3|   0|    3|          0|
    |grp_rasterization2_odd_fu_28_ap_start_reg  |  1|   0|    1|          0|
    +-------------------------------------------+---+----+-----+-----------+
    |Total                                      |  4|   0|    4|          0|
    +-------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+---------------------+-----+-----+------------+------------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs | rasterization2_m | return value |
|ap_rst               |  in |    1| ap_ctrl_hs | rasterization2_m | return value |
|ap_start             |  in |    1| ap_ctrl_hs | rasterization2_m | return value |
|ap_done              | out |    1| ap_ctrl_hs | rasterization2_m | return value |
|ap_idle              | out |    1| ap_ctrl_hs | rasterization2_m | return value |
|ap_ready             | out |    1| ap_ctrl_hs | rasterization2_m | return value |
|Input_1_V_V          |  in |   32|    ap_hs   |    Input_1_V_V   |    pointer   |
|Input_1_V_V_ap_vld   |  in |    1|    ap_hs   |    Input_1_V_V   |    pointer   |
|Input_1_V_V_ap_ack   | out |    1|    ap_hs   |    Input_1_V_V   |    pointer   |
|Output_1_V_V         | out |   32|    ap_hs   |   Output_1_V_V   |    pointer   |
|Output_1_V_V_ap_vld  | out |    1|    ap_hs   |   Output_1_V_V   |    pointer   |
|Output_1_V_V_ap_ack  |  in |    1|    ap_hs   |   Output_1_V_V   |    pointer   |
+---------------------+-----+-----+------------+------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.95>
ST_1 : Operation 4 [2/2] (0.95ns)   --->   "call fastcc void @rasterization2_odd(i32* %Input_1_V_V, i32* %Output_1_V_V)" [F200818_rendering_hls/src/sdsoc/rendering_new.cpp:409]   --->   Operation 4 'call' <Predicate = true> <Delay = 0.95> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 5 [1/2] (3.25ns)   --->   "call fastcc void @rasterization2_odd(i32* %Input_1_V_V, i32* %Output_1_V_V)" [F200818_rendering_hls/src/sdsoc/rendering_new.cpp:409]   --->   Operation 5 'call' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %Input_1_V_V), !map !152"   --->   Operation 6 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %Output_1_V_V), !map !158"   --->   Operation 7 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([17 x i8]* @rasterization2_m_str) nounwind"   --->   Operation 8 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %Input_1_V_V, [6 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [F200818_rendering_hls/src/sdsoc/rendering_new.cpp:406]   --->   Operation 9 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %Output_1_V_V, [6 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [F200818_rendering_hls/src/sdsoc/rendering_new.cpp:407]   --->   Operation 10 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 11 [1/1] (0.00ns)   --->   "ret void" [F200818_rendering_hls/src/sdsoc/rendering_new.cpp:413]   --->   Operation 11 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ Input_1_V_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_hs:ce=0
Port [ Output_1_V_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_hs:ce=0
Port [ fragment_x_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ fragment_y_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ fragment_z_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ fragment_color_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
call_ln409          (call         ) [ 0000]
specbitsmap_ln0     (specbitsmap  ) [ 0000]
specbitsmap_ln0     (specbitsmap  ) [ 0000]
spectopmodule_ln0   (spectopmodule) [ 0000]
specinterface_ln406 (specinterface) [ 0000]
specinterface_ln407 (specinterface) [ 0000]
ret_ln413           (ret          ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="Input_1_V_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Input_1_V_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="Output_1_V_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Output_1_V_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="fragment_x_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fragment_x_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="fragment_y_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fragment_y_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="fragment_z_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fragment_z_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="fragment_color_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fragment_color_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rasterization2_odd"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="rasterization2_m_str"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="28" class="1004" name="grp_rasterization2_odd_fu_28">
<pin_list>
<pin id="29" dir="0" index="0" bw="0" slack="0"/>
<pin id="30" dir="0" index="1" bw="32" slack="0"/>
<pin id="31" dir="0" index="2" bw="32" slack="0"/>
<pin id="32" dir="0" index="3" bw="8" slack="0"/>
<pin id="33" dir="0" index="4" bw="8" slack="0"/>
<pin id="34" dir="0" index="5" bw="8" slack="0"/>
<pin id="35" dir="0" index="6" bw="8" slack="0"/>
<pin id="36" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln409/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="37"><net_src comp="12" pin="0"/><net_sink comp="28" pin=0"/></net>

<net id="38"><net_src comp="0" pin="0"/><net_sink comp="28" pin=1"/></net>

<net id="39"><net_src comp="2" pin="0"/><net_sink comp="28" pin=2"/></net>

<net id="40"><net_src comp="4" pin="0"/><net_sink comp="28" pin=3"/></net>

<net id="41"><net_src comp="6" pin="0"/><net_sink comp="28" pin=4"/></net>

<net id="42"><net_src comp="8" pin="0"/><net_sink comp="28" pin=5"/></net>

<net id="43"><net_src comp="10" pin="0"/><net_sink comp="28" pin=6"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: Output_1_V_V | {1 2 }
	Port: fragment_x_V | {1 2 }
	Port: fragment_y_V | {1 2 }
	Port: fragment_z_V | {1 2 }
	Port: fragment_color_V | {1 2 }
 - Input state : 
	Port: rasterization2_m : Input_1_V_V | {1 2 }
	Port: rasterization2_m : fragment_x_V | {1 2 }
	Port: rasterization2_m : fragment_y_V | {1 2 }
	Port: rasterization2_m : fragment_z_V | {1 2 }
	Port: rasterization2_m : fragment_color_V | {1 2 }
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|---------|---------|
| Operation|        Functional Unit       |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|------------------------------|---------|---------|---------|---------|
|   call   | grp_rasterization2_odd_fu_28 |    3    | 10.8427 |   1741  |   1583  |
|----------|------------------------------|---------|---------|---------|---------|
|   Total  |                              |    3    | 10.8427 |   1741  |   1583  |
|----------|------------------------------|---------|---------|---------|---------|

Memories:
+----------------+--------+--------+--------+--------+
|                |  BRAM  |   FF   |   LUT  |  URAM  |
+----------------+--------+--------+--------+--------+
|fragment_color_V|    1   |    0   |    0   |    0   |
|  fragment_x_V  |    1   |    0   |    0   |    0   |
|  fragment_y_V  |    1   |    0   |    0   |    0   |
|  fragment_z_V  |    1   |    0   |    0   |    0   |
+----------------+--------+--------+--------+--------+
|      Total     |    4   |    0   |    0   |    0   |
+----------------+--------+--------+--------+--------+

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |    3   |   10   |  1741  |  1583  |    -   |
|   Memory  |    4   |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |    -   |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    4   |    3   |   10   |  1741  |  1583  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
