# Reading pref.tcl
# do flipflop_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Verilog-Projects/flipflop {C:/Verilog-Projects/flipflop/tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:12:38 on Apr 05,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Verilog-Projects/flipflop" C:/Verilog-Projects/flipflop/tb.v 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 14:12:38 on Apr 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Verilog-Projects/flipflop {C:/Verilog-Projects/flipflop/Dflipflop.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:12:38 on Apr 05,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Verilog-Projects/flipflop" C:/Verilog-Projects/flipflop/Dflipflop.v 
# -- Compiling module Dflipflop
# 
# Top level modules:
# 	Dflipflop
# End time: 14:12:38 on Apr 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.tb
# vsim work.tb 
# Start time: 14:12:54 on Apr 05,2024
# Loading work.tb
# Loading work.Dflipflop
add wave -position insertpoint  \
sim:/tb/d \
sim:/tb/clk \
sim:/tb/reset \
sim:/tb/q
run
# ** Note: $finish    : C:/Verilog-Projects/flipflop/tb.v(21)
#    Time: 40 ps  Iteration: 0  Instance: /tb
# 1
# Break in Module tb at C:/Verilog-Projects/flipflop/tb.v line 21
# End time: 14:15:30 on Apr 05,2024, Elapsed time: 0:02:36
# Errors: 0, Warnings: 0
