Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot JOIN_DDP_SIM_behav xil_defaultlib.JOIN_DDP_SIM xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 16 for port 'WRITE_DATA' [C:/Users/OkuhiraShunri/Documents/verilog/DDP/vivado/sim/HDL/JOIN_DDP.v:45]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 16 for port 'WRITE_DATA' [C:/Users/OkuhiraShunri/Documents/verilog/DDP/vivado/sim/HDL/JOIN_DDP.v:48]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/OkuhiraShunri/Documents/verilog/DDP/vivado/sim/HDL/JOIN_DDP.v" Line 1. Module JOIN_DDP doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/OkuhiraShunri/Documents/verilog/DDP/vivado/sim/HDL/M_Stage.v" Line 1. Module M_Stage doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/OkuhiraShunri/Documents/verilog/DDP/vivado/sim/HDL/CM.v" Line 1. Module CM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/OkuhiraShunri/Documents/verilog/DDP/vivado/sim/HDL/CJ.v" Line 2. Module CJ doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/OkuhiraShunri/Documents/verilog/DDP/vivado/sim/HDL/Delay_4ns.v" Line 1. Module Delay_4ns doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/OkuhiraShunri/Documents/verilog/DDP/vivado/sim/HDL/Delay_4ns.v" Line 1. Module Delay_4ns doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/OkuhiraShunri/Documents/verilog/DDP/vivado/sim/HDL/Delay_4ns.v" Line 1. Module Delay_4ns doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/OkuhiraShunri/Documents/verilog/DDP/vivado/sim/HDL/Delay_4ns.v" Line 1. Module Delay_4ns doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/OkuhiraShunri/Documents/verilog/DDP/vivado/sim/HDL/CJ.v" Line 2. Module CJ doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/OkuhiraShunri/Documents/verilog/DDP/vivado/sim/HDL/Delay_4ns.v" Line 1. Module Delay_4ns doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/OkuhiraShunri/Documents/verilog/DDP/vivado/sim/HDL/Delay_4ns.v" Line 1. Module Delay_4ns doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/OkuhiraShunri/Documents/verilog/DDP/vivado/sim/HDL/Delay_4ns.v" Line 1. Module Delay_4ns doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/OkuhiraShunri/Documents/verilog/DDP/vivado/sim/HDL/Delay_4ns.v" Line 1. Module Delay_4ns doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/OkuhiraShunri/Documents/verilog/DDP/vivado/sim/HDL/ARB.v" Line 1. Module ARB doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/OkuhiraShunri/Documents/verilog/DDP/vivado/sim/HDL/MMCAM_Stage.v" Line 1. Module MMCAM_Stage_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/OkuhiraShunri/Documents/verilog/DDP/vivado/sim/HDL/C.v" Line 2. Module C doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/OkuhiraShunri/Documents/verilog/DDP/vivado/sim/HDL/Delay_4ns.v" Line 1. Module Delay_4ns doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/OkuhiraShunri/Documents/verilog/DDP/vivado/sim/HDL/Delay_4ns.v" Line 1. Module Delay_4ns doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/OkuhiraShunri/Documents/verilog/DDP/vivado/sim/HDL/Delay_4ns.v" Line 1. Module Delay_4ns doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/OkuhiraShunri/Documents/verilog/DDP/vivado/sim/HDL/Delay_4ns.v" Line 1. Module Delay_4ns doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/OkuhiraShunri/Documents/verilog/DDP/vivado/sim/HDL/ENTRY_FD.v" Line 1. Module ENTRY_FD doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/OkuhiraShunri/Documents/verilog/DDP/vivado/sim/HDL/ENTRY_FD.v" Line 1. Module ENTRY_FD doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/OkuhiraShunri/Documents/verilog/DDP/vivado/sim/HDL/ENTRY_FD.v" Line 1. Module ENTRY_FD doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/OkuhiraShunri/Documents/verilog/DDP/vivado/sim/HDL/ENTRY_FD.v" Line 1. Module ENTRY_FD doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/OkuhiraShunri/Documents/verilog/DDP/vivado/sim/HDL/ENTRY_FD.v" Line 1. Module ENTRY_FD doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/OkuhiraShunri/Documents/verilog/DDP/vivado/sim/HDL/ENTRY_FD.v" Line 1. Module ENTRY_FD doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/OkuhiraShunri/Documents/verilog/DDP/vivado/sim/HDL/ENTRY_FD.v" Line 1. Module ENTRY_FD doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/OkuhiraShunri/Documents/verilog/DDP/vivado/sim/HDL/ENTRY_FD.v" Line 1. Module ENTRY_FD doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/OkuhiraShunri/Documents/verilog/DDP/vivado/sim/HDL/ENTRY_FD.v" Line 1. Module ENTRY_FD doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/OkuhiraShunri/Documents/verilog/DDP/vivado/sim/HDL/ENTRY_FD.v" Line 1. Module ENTRY_FD doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/OkuhiraShunri/Documents/verilog/DDP/vivado/sim/HDL/ENTRY_FD.v" Line 1. Module ENTRY_FD doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/OkuhiraShunri/Documents/verilog/DDP/vivado/sim/HDL/ENTRY_FD.v" Line 1. Module ENTRY_FD doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/OkuhiraShunri/Documents/verilog/DDP/vivado/sim/HDL/ENTRY_FD.v" Line 1. Module ENTRY_FD doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/OkuhiraShunri/Documents/verilog/DDP/vivado/sim/HDL/ENTRY_FD.v" Line 1. Module ENTRY_FD doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/OkuhiraShunri/Documents/verilog/DDP/vivado/sim/HDL/ENTRY_FD.v" Line 1. Module ENTRY_FD doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/OkuhiraShunri/Documents/verilog/DDP/vivado/sim/HDL/ENTRY_FD.v" Line 1. Module ENTRY_FD doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/OkuhiraShunri/Documents/verilog/DDP/vivado/sim/HDL/ENTRY_FD.v" Line 1. Module ENTRY_FD doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/OkuhiraShunri/Documents/verilog/DDP/vivado/sim/HDL/ENTRY_FD.v" Line 1. Module ENTRY_FD doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/OkuhiraShunri/Documents/verilog/DDP/vivado/sim/HDL/ENTRY_FD.v" Line 1. Module ENTRY_FD doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/OkuhiraShunri/Documents/verilog/DDP/vivado/sim/HDL/ENTRY_FD.v" Line 1. Module ENTRY_FD doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/OkuhiraShunri/Documents/verilog/DDP/vivado/sim/HDL/OR_AM_MA.v" Line 1. Module OR_AM_MA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/OkuhiraShunri/Documents/verilog/DDP/vivado/sim/HDL/MMRAM_Stage.v" Line 1. Module MMRAM_Stage doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/OkuhiraShunri/Documents/verilog/DDP/vivado/sim/HDL/CE.v" Line 1. Module CE doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/OkuhiraShunri/Documents/verilog/DDP/vivado/sim/HDL/CF.v" Line 2. Module CF doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/OkuhiraShunri/Documents/verilog/DDP/vivado/sim/HDL/Delay_4ns.v" Line 1. Module Delay_4ns doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/OkuhiraShunri/Documents/verilog/DDP/vivado/sim/HDL/Delay_4ns.v" Line 1. Module Delay_4ns doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/OkuhiraShunri/Documents/verilog/DDP/vivado/sim/HDL/Delay_4ns.v" Line 1. Module Delay_4ns doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/OkuhiraShunri/Documents/verilog/DDP/vivado/sim/HDL/Delay_2ns.v" Line 1. Module Delay_2ns doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/OkuhiraShunri/Documents/verilog/DDP/vivado/sim/HDL/PS_Stage.v" Line 1. Module PS_Stage doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/OkuhiraShunri/Documents/verilog/DDP/vivado/sim/HDL/C.v" Line 2. Module C doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/OkuhiraShunri/Documents/verilog/DDP/vivado/sim/HDL/Delay_4ns.v" Line 1. Module Delay_4ns doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/OkuhiraShunri/Documents/verilog/DDP/vivado/sim/HDL/Delay_4ns.v" Line 1. Module Delay_4ns doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/OkuhiraShunri/Documents/verilog/DDP/vivado/sim/HDL/Delay_4ns.v" Line 1. Module Delay_4ns doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/OkuhiraShunri/Documents/verilog/DDP/vivado/sim/HDL/Delay_4ns.v" Line 1. Module Delay_4ns doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/OkuhiraShunri/Documents/verilog/DDP/vivado/sim/HDL/FP_Stage.v" Line 1. Module FP_Stage doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/OkuhiraShunri/Documents/verilog/DDP/vivado/sim/HDL/CE.v" Line 1. Module CE doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/OkuhiraShunri/Documents/verilog/DDP/vivado/sim/HDL/CF.v" Line 2. Module CF doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/OkuhiraShunri/Documents/verilog/DDP/vivado/sim/HDL/Delay_4ns.v" Line 1. Module Delay_4ns doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/OkuhiraShunri/Documents/verilog/DDP/vivado/sim/HDL/Delay_4ns.v" Line 1. Module Delay_4ns doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/OkuhiraShunri/Documents/verilog/DDP/vivado/sim/HDL/Delay_4ns.v" Line 1. Module Delay_4ns doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/OkuhiraShunri/Documents/verilog/DDP/vivado/sim/HDL/Delay_2ns.v" Line 1. Module Delay_2ns doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/OkuhiraShunri/Documents/verilog/DDP/vivado/sim/HDL/MA_Stage.v" Line 1. Module MA_Stage doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/OkuhiraShunri/Documents/verilog/DDP/vivado/sim/HDL/C.v" Line 2. Module C doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/OkuhiraShunri/Documents/verilog/DDP/vivado/sim/HDL/Delay_4ns.v" Line 1. Module Delay_4ns doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/OkuhiraShunri/Documents/verilog/DDP/vivado/sim/HDL/Delay_4ns.v" Line 1. Module Delay_4ns doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/OkuhiraShunri/Documents/verilog/DDP/vivado/sim/HDL/Delay_4ns.v" Line 1. Module Delay_4ns doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/OkuhiraShunri/Documents/verilog/DDP/vivado/sim/HDL/Delay_4ns.v" Line 1. Module Delay_4ns doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/OkuhiraShunri/Documents/verilog/DDP/vivado/sim/HDL/COPY_Stage.v" Line 1. Module COPY_Stage doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/OkuhiraShunri/Documents/verilog/DDP/vivado/sim/HDL/CX2.v" Line 1. Module CX2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/OkuhiraShunri/Documents/verilog/DDP/vivado/sim/HDL/CF.v" Line 2. Module CF doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/OkuhiraShunri/Documents/verilog/DDP/vivado/sim/HDL/Delay_4ns.v" Line 1. Module Delay_4ns doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/OkuhiraShunri/Documents/verilog/DDP/vivado/sim/HDL/Delay_4ns.v" Line 1. Module Delay_4ns doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/OkuhiraShunri/Documents/verilog/DDP/vivado/sim/HDL/Delay_4ns.v" Line 1. Module Delay_4ns doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/OkuhiraShunri/Documents/verilog/DDP/vivado/sim/HDL/Delay_2ns.v" Line 1. Module Delay_2ns doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/OkuhiraShunri/Documents/verilog/DDP/vivado/sim/HDL/CF.v" Line 2. Module CF doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/OkuhiraShunri/Documents/verilog/DDP/vivado/sim/HDL/Delay_4ns.v" Line 1. Module Delay_4ns doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/OkuhiraShunri/Documents/verilog/DDP/vivado/sim/HDL/Delay_4ns.v" Line 1. Module Delay_4ns doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/OkuhiraShunri/Documents/verilog/DDP/vivado/sim/HDL/Delay_4ns.v" Line 1. Module Delay_4ns doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/OkuhiraShunri/Documents/verilog/DDP/vivado/sim/HDL/Delay_2ns.v" Line 1. Module Delay_2ns doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/OkuhiraShunri/Documents/verilog/DDP/vivado/sim/HDL/B_Stage.v" Line 1. Module B_Stage doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/OkuhiraShunri/Documents/verilog/DDP/vivado/sim/HDL/CB.v" Line 1. Module CB doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/OkuhiraShunri/Documents/verilog/DDP/vivado/sim/HDL/CF.v" Line 2. Module CF doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/OkuhiraShunri/Documents/verilog/DDP/vivado/sim/HDL/Delay_4ns.v" Line 1. Module Delay_4ns doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/OkuhiraShunri/Documents/verilog/DDP/vivado/sim/HDL/Delay_4ns.v" Line 1. Module Delay_4ns doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/OkuhiraShunri/Documents/verilog/DDP/vivado/sim/HDL/Delay_4ns.v" Line 1. Module Delay_4ns doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/OkuhiraShunri/Documents/verilog/DDP/vivado/sim/HDL/Delay_2ns.v" Line 1. Module Delay_2ns doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/OkuhiraShunri/Documents/verilog/DDP/vivado/sim/HDL/C.v" Line 2. Module C doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/OkuhiraShunri/Documents/verilog/DDP/vivado/sim/HDL/Delay_4ns.v" Line 1. Module Delay_4ns doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/OkuhiraShunri/Documents/verilog/DDP/vivado/sim/HDL/Delay_4ns.v" Line 1. Module Delay_4ns doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/OkuhiraShunri/Documents/verilog/DDP/vivado/sim/HDL/Delay_4ns.v" Line 1. Module Delay_4ns doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/OkuhiraShunri/Documents/verilog/DDP/vivado/sim/HDL/Delay_4ns.v" Line 1. Module Delay_4ns doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/OkuhiraShunri/Documents/verilog/DDP/vivado/sim/HDL/JOIN_DDP.v" Line 1. Module JOIN_DDP doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/OkuhiraShunri/Documents/verilog/DDP/vivado/sim/HDL/M_Stage.v" Line 1. Module M_Stage doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/OkuhiraShunri/Documents/verilog/DDP/vivado/sim/HDL/CM.v" Line 1. Module CM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/OkuhiraShunri/Documents/verilog/DDP/vivado/sim/HDL/CJ.v" Line 2. Module CJ doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/OkuhiraShunri/Documents/verilog/DDP/vivado/sim/HDL/Delay_4ns.v" Line 1. Module Delay_4ns doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/OkuhiraShunri/Documents/verilog/DDP/vivado/sim/HDL/Delay_4ns.v" Line 1. Module Delay_4ns doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/OkuhiraShunri/Documents/verilog/DDP/vivado/sim/HDL/Delay_4ns.v" Line 1. Module Delay_4ns doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/OkuhiraShunri/Documents/verilog/DDP/vivado/sim/HDL/Delay_4ns.v" Line 1. Module Delay_4ns doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/OkuhiraShunri/Documents/verilog/DDP/vivado/sim/HDL/CJ.v" Line 2. Module CJ doesn't have a timescale but at least one module in design has a timescale.
INFO: [Common 17-14] Message 'XSIM 43-4099' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module xil_defaultlib.Delay_4ns
Compiling module xil_defaultlib.CJ
Compiling module xil_defaultlib.ARB
Compiling module xil_defaultlib.CM
Compiling module xil_defaultlib.M_Stage
Compiling module xil_defaultlib.C
Compiling module xil_defaultlib.ENTRY_FD
Compiling module xil_defaultlib.OR_AM_MA
Compiling module xil_defaultlib.MMCAM_Stage_default
Compiling module xil_defaultlib.Delay_2ns
Compiling module xil_defaultlib.CF
Compiling module xil_defaultlib.CE
Compiling module xil_defaultlib.MMRAM_Stage
Compiling module xil_defaultlib.PS_Stage
Compiling module xil_defaultlib.FP_Stage
Compiling module xil_defaultlib.MA_Stage
Compiling module xil_defaultlib.CX2
Compiling module xil_defaultlib.COPY_Stage
Compiling module xil_defaultlib.CB
Compiling module xil_defaultlib.B_Stage
Compiling module xil_defaultlib.JOIN_DDP
Compiling module xil_defaultlib.JOIN_DDP_SIM
Compiling module xil_defaultlib.glbl
Built simulation snapshot JOIN_DDP_SIM_behav
