ModuleName R_4bit
LanguageType Veirlog
GridInterval 8
MillimetersIn100RealScaledUnit 25
ZoomOutScale 64
NumberOfHorzPapaers 8
NumberOfVertPapaers 4
Parameters
End
Wires
Wire Name: b0
LV: 3
RV: 0
Width: 4
Edges
Edge X1: 272 ,Y1: 40 ,X2: 296 ,Y2: 40
Edge X1: 296 ,Y1: 40 ,X2: 296 ,Y2: 536
End
Branches
Branch Left: 296 ,Top: 72
BranchStrList
3
End
Branch Left: 296 ,Top: 208
BranchStrList
2
End
Branch Left: 296 ,Top: 344
BranchStrList
1
End
Branch Left: 296 ,Top: 480
BranchStrList
0
End
End
Wire Name: w1
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 296 ,Y1: 72 ,X2: 440 ,Y2: 72
End
Branches
End
Wire Name: w2
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 296 ,Y1: 208 ,X2: 440 ,Y2: 208
End
Branches
End
Wire Name: w3
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 296 ,Y1: 344 ,X2: 440 ,Y2: 344
End
Branches
End
Wire Name: w4
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 296 ,Y1: 480 ,X2: 440 ,Y2: 480
End
Branches
End
Wire Name: b5
LV: 3
RV: 0
Width: 4
Edges
Edge X1: 616 ,Y1: 40 ,X2: 656 ,Y2: 40
Edge X1: 616 ,Y1: 40 ,X2: 616 ,Y2: 528
End
Branches
Branch Left: 616 ,Top: 464
BranchStrList
0
End
Branch Left: 616 ,Top: 328
BranchStrList
1
End
Branch Left: 616 ,Top: 192
BranchStrList
2
End
Branch Left: 616 ,Top: 56
BranchStrList
3
End
End
Wire Name: w6
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 552 ,Y1: 464 ,X2: 616 ,Y2: 464
End
Branches
End
Wire Name: w7
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 552 ,Y1: 328 ,X2: 616 ,Y2: 328
End
Branches
End
Wire Name: w8
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 552 ,Y1: 192 ,X2: 616 ,Y2: 192
End
Branches
End
Wire Name: w9
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 552 ,Y1: 56 ,X2: 616 ,Y2: 56
End
Branches
End
Wire Name: w10
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 248 ,Y1: 544 ,X2: 328 ,Y2: 544
Edge X1: 328 ,Y1: 464 ,X2: 328 ,Y2: 544
Edge X1: 328 ,Y1: 328 ,X2: 328 ,Y2: 464
Edge X1: 328 ,Y1: 464 ,X2: 440 ,Y2: 464
Edge X1: 328 ,Y1: 192 ,X2: 328 ,Y2: 328
Edge X1: 328 ,Y1: 328 ,X2: 440 ,Y2: 328
Edge X1: 328 ,Y1: 56 ,X2: 328 ,Y2: 192
Edge X1: 328 ,Y1: 192 ,X2: 440 ,Y2: 192
Edge X1: 328 ,Y1: 56 ,X2: 440 ,Y2: 56
End
Branches
End
Wire Name: w11
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 248 ,Y1: 560 ,X2: 344 ,Y2: 560
Edge X1: 344 ,Y1: 512 ,X2: 344 ,Y2: 560
Edge X1: 344 ,Y1: 376 ,X2: 344 ,Y2: 512
Edge X1: 344 ,Y1: 512 ,X2: 440 ,Y2: 512
Edge X1: 344 ,Y1: 240 ,X2: 344 ,Y2: 376
Edge X1: 344 ,Y1: 376 ,X2: 440 ,Y2: 376
Edge X1: 344 ,Y1: 104 ,X2: 344 ,Y2: 240
Edge X1: 344 ,Y1: 240 ,X2: 440 ,Y2: 240
Edge X1: 344 ,Y1: 104 ,X2: 440 ,Y2: 104
End
Branches
End
Wire Name: w12
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 248 ,Y1: 576 ,X2: 360 ,Y2: 576
Edge X1: 360 ,Y1: 560 ,X2: 360 ,Y2: 576
Edge X1: 360 ,Y1: 424 ,X2: 360 ,Y2: 560
Edge X1: 360 ,Y1: 560 ,X2: 496 ,Y2: 560
Edge X1: 360 ,Y1: 288 ,X2: 360 ,Y2: 424
Edge X1: 360 ,Y1: 424 ,X2: 496 ,Y2: 424
Edge X1: 360 ,Y1: 152 ,X2: 360 ,Y2: 288
Edge X1: 360 ,Y1: 288 ,X2: 496 ,Y2: 288
Edge X1: 360 ,Y1: 152 ,X2: 496 ,Y2: 152
End
Branches
End
End
Ports
Port Left: 272 Top: 40 ,Orientation: 0
Portname: Din ,PortType: multibit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
3
,Width:
4
,RV:
0
Port Left: 656 Top: 40 ,Orientation: 0
Portname: Dout ,PortType: multibit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
3
,Width:
4
,RV:
0
Port Left: 248 Top: 544 ,Orientation: 0
Portname: Ce ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 248 Top: 560 ,Orientation: 0
Portname: clock ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 248 Top: 576 ,Orientation: 0
Portname: reset ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
End
Symbols
Symbol Left: 464 Top: 48
Name: s0
LibraryName: PNULib
IpName: PNU_DFF_Ce
SymbolParameters
End
Symbol Left: 464 Top: 184
Name: s1
LibraryName: PNULib
IpName: PNU_DFF_Ce
SymbolParameters
End
Symbol Left: 464 Top: 320
Name: s2
LibraryName: PNULib
IpName: PNU_DFF_Ce
SymbolParameters
End
Symbol Left: 464 Top: 456
Name: s3
LibraryName: PNULib
IpName: PNU_DFF_Ce
SymbolParameters
End
End
Texts
End
Links
End
