@N: MF284 |Setting synthesis effort to medium for the design
@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)
@N: MF284 |Setting synthesis effort to medium for the design
@N: MO106 :"c:\users\phoenix136\dropbox\fpga\microsemi\absolute_value_complex\component\work\corecordic_c0\corecordic_c0_0\corecordic_c0_corecordic_c0_0_cordiclut_word.vhd":48:4:48:7|Found ROM arctan_1[3:0] (in view: corecordic_lib.CORECORDIC_C0_CORECORDIC_C0_0_word_cROM(gen_rtl)) with 32 words by 4 bits.
@N: BN362 :"c:\users\phoenix136\dropbox\fpga\microsemi\absolute_value_complex\component\actel\directcore\corecordic\4.0.102\rtl\vhdl\core\cordic_kit.vhd":1143:4:1143:5|Removing sequential instance ani[10:0] (in view: corecordic_lib.cordic_word_calc(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: MO231 :"c:\users\phoenix136\dropbox\fpga\microsemi\absolute_value_complex\component\actel\directcore\corecordic\4.0.102\rtl\vhdl\core\cordic_kit.vhd":165:4:165:5|Found counter in view:corecordic_lib.cordicSm(rtl) instance iterCounter_0.count[5:0] 
@N: FP130 |Promoting Net CLK_c on CLKINT  I_162 
@N: FP130 |Promoting Net NGRST_c on CLKINT  I_163 
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.
@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.
