// Seed: 3441350645
module module_0 (
    input uwire id_0,
    output supply1 id_1,
    output wire id_2,
    input uwire id_3
);
  assign id_1 = id_0;
endmodule
module module_1 (
    input tri0 id_0,
    input supply1 id_1,
    input supply0 id_2,
    output wand id_3,
    input tri id_4
);
  assign id_3 = -1 - id_2;
  module_0 modCall_1 (
      id_0,
      id_3,
      id_3,
      id_4
  );
  assign modCall_1.id_0 = 0;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  inout wire id_11;
  output wire id_10;
  input wire id_9;
  output wire id_8;
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  inout tri1 id_3;
  output wire id_2;
  output wire id_1;
  assign id_3 = id_9 + id_5;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  genvar id_4;
  nor primCall (id_1, id_4, id_3);
  module_2 modCall_1 (
      id_3,
      id_3,
      id_4,
      id_3,
      id_3,
      id_4,
      id_3,
      id_4,
      id_3,
      id_1,
      id_1
  );
  wire id_5 = id_3;
endmodule
