// Seed: 2835479406
module module_0 (
    input tri id_0
    , id_16,
    input tri0 id_1,
    input tri1 id_2,
    input wire id_3,
    output wand id_4,
    output wire id_5,
    input tri id_6,
    output tri id_7,
    input uwire id_8
    , id_17,
    output tri1 id_9,
    input supply1 id_10,
    output tri0 id_11,
    input wor id_12,
    output wire id_13,
    output tri0 id_14
);
  assign id_5 = 1 == id_16;
  wire id_18;
  wire id_19;
  wire id_20;
  wire id_21;
  wire id_22;
  assign id_11 = 1'b0;
endmodule
module module_1 (
    input supply1 id_0,
    input tri0 id_1,
    input tri id_2,
    input tri0 id_3,
    output supply0 id_4,
    output supply1 id_5
);
  assign id_5 = id_2;
  module_0(
      id_2, id_0, id_2, id_1, id_5, id_5, id_3, id_4, id_2, id_5, id_3, id_5, id_1, id_5, id_4
  );
endmodule
