

Microchip Technology PIC18 Macro Assembler V1.36 build -262312587 
                                                                                                           Tue Aug 27 07:50:37 2019


     1                           
     2                           	; Microchip MPLAB XC8 C Compiler V1.36
     3                           	; Copyright (C) 1984-2016 HI-TECH Software
     4                           
     5                           	; Auto-generated runtime startup code for final link stage.
     6                           
     7                           	;
     8                           	; Compiler options:
     9                           	;
    10                           	; --chip=18F4580 -I/opt/microchip/xc8/v1.36/include/ --ROM=0-3000 -Q \
    11                           	; --opt=all --asmlist --summary=psect,mem -Mpic18F4580.map -DCOMPILER= \
    12                           	; -intel main.p1 digital_keypad.p1 -opic18F4580.hex
    13                           	;
    14                           
    15                           
    16                           	processor	18F4580
    17                           
    18                           	GLOBAL	_main,start
    19                           	FNROOT	_main
    20                           
    21  0000                     
    22                           	psect	config,class=CONFIG,delta=1,noexec
    23                           	psect	idloc,class=IDLOC,delta=1,noexec
    24                           	psect	const,class=CONST,delta=1,reloc=2,noexec
    25                           	psect	smallconst,class=SMALLCONST,delta=1,reloc=2,noexec
    26                           	psect	mediumconst,class=MEDIUMCONST,delta=1,reloc=2,noexec
    27                           	psect	rbss,class=COMRAM,space=1,noexec
    28                           	psect	bss,class=RAM,space=1,noexec
    29                           	psect	rdata,class=COMRAM,space=1,noexec
    30                           	psect	irdata,class=CODE,space=0,reloc=2,noexec
    31                           	psect	bss,class=RAM,space=1,noexec
    32                           	psect	data,class=RAM,space=1,noexec
    33                           	psect	idata,class=CODE,space=0,reloc=2,noexec
    34                           	psect	nvrram,class=COMRAM,space=1,noexec
    35                           	psect	nvbit,class=COMRAM,bit,space=1,noexec
    36                           	psect	temp,ovrld,class=COMRAM,space=1,noexec
    37                           	psect	struct,ovrld,class=COMRAM,space=1,noexec
    38                           	psect	rbit,class=COMRAM,bit,space=1,noexec
    39                           	psect	bigbss,class=BIGRAM,space=1,noexec
    40                           	psect	bigdata,class=BIGRAM,space=1,noexec
    41                           	psect	ibigdata,class=CODE,space=0,reloc=2,noexec
    42                           	psect	farbss,class=FARRAM,space=0,reloc=2,delta=1,noexec
    43                           	psect	nvFARRAM,class=FARRAM,space=0,reloc=2,delta=1,noexec
    44                           	psect	fardata,class=FARRAM,space=0,reloc=2,delta=1,noexec
    45                           	psect	ifardata,class=CODE,space=0,reloc=2,delta=1,noexec
    46                           
    47                           	psect	reset_vec,class=CODE,delta=1,reloc=2
    48                           	psect	powerup,class=CODE,delta=1,reloc=2
    49                           	psect	intcode,class=CODE,delta=1,reloc=2
    50                           	psect	intcode_body,class=CODE,delta=1,reloc=2
    51                           	psect	intcodelo,class=CODE,delta=1,reloc=2
    52                           	psect	intret,class=CODE,delta=1,reloc=2
    53                           	psect	intentry,class=CODE,delta=1,reloc=2
    54                           
    55                           	psect	intsave_regs,class=BIGRAM,space=1
    56                           	psect	init,class=CODE,delta=1,reloc=2
    57                           	psect	text,class=CODE,delta=1,reloc=2
    58                           GLOBAL	intlevel0,intlevel1,intlevel2
    59                           intlevel0:
    60  000000                     intlevel1:
    61  000000                     intlevel2:
    62  000000                     GLOBAL	intlevel3
    63                           intlevel3:
    64  000000                     	psect	end_init,class=CODE,delta=1,reloc=2
    65                           	psect	clrtext,class=CODE,delta=1,reloc=2
    66                           
    67                           	psect	eeprom_data,class=EEDATA,delta=1,noexec
    68                           	psect	smallconst
    69                           	GLOBAL	__smallconst
    70                           __smallconst:
    71  000000                     	psect	mediumconst
    72                           	GLOBAL	__mediumconst
    73                           __mediumconst:
    74  000000                     wreg	EQU	0FE8h
    75  0000                     fsr0l	EQU	0FE9h
    76  0000                     fsr0h	EQU	0FEAh
    77  0000                     fsr1l	EQU	0FE1h
    78  0000                     fsr1h	EQU	0FE2h
    79  0000                     fsr2l	EQU	0FD9h
    80  0000                     fsr2h	EQU	0FDAh
    81  0000                     postinc0	EQU	0FEEh
    82  0000                     postdec0	EQU	0FEDh
    83  0000                     postinc1	EQU	0FE6h
    84  0000                     postdec1	EQU	0FE5h
    85  0000                     postinc2	EQU	0FDEh
    86  0000                     postdec2	EQU	0FDDh
    87  0000                     tblptrl	EQU	0FF6h
    88  0000                     tblptrh	EQU	0FF7h
    89  0000                     tblptru	EQU	0FF8h
    90  0000                     tablat		EQU	0FF5h
    91  0000                     
    92                           	PSECT	ramtop,class=RAM,noexec
    93                           	GLOBAL	__S1			; top of RAM usage
    94                           	GLOBAL	__ramtop
    95                           	GLOBAL	__LRAM,__HRAM
    96                           __ramtop:
    97  000600                     
    98                           	psect	reset_vec
    99                           reset_vec:
   100  000000                     	; No powerup routine
   101                           	; No interrupt routine
   102                           	GLOBAL __accesstop
   103                           __accesstop EQU 96
   104  0000                     
   105                           
   106                           	psect	init
   107                           start:
   108  000000                     
   109                           ;Initialize the stack pointer (FSR1)
   110                           	global stacklo, stackhi
   111                           	stacklo	equ	060h
   112  0000                     	stackhi	equ	05FFh
   113  0000                     
   114                           
   115                           	psect	stack,class=STACK,space=2,noexec
   116                           	global ___sp,___inthi_sp,___intlo_sp
   117                           ___sp:
   118  000000                     ___inthi_sp:
   119  000000                     ___intlo_sp:
   120  000000                     
   121                           	psect	end_init
   122                           	global start_initialization
   123                           	goto start_initialization	;jump to C runtime clear & initialization
   124  000000  EFC0  F017         
   125                           ; Padding undefined space
   126                           	psect	config,class=CONFIG,delta=1,noexec
   127                           		org 0x0
   128  300000                     		db 0xFF
   129  300000  FF                 
   130                           ; Config register CONFIG1H @ 0x300001
   131                           ;	Oscillator Selection bits
   132                           ;	OSC = XT, XT oscillator
   133                           ;	Fail-Safe Clock Monitor Enable bit
   134                           ;	FCMEN = 0x0, unprogrammed default
   135                           ;	Internal/External Oscillator Switchover bit
   136                           ;	IESO = 0x0, unprogrammed default
   137                           
   138                           	psect	config,class=CONFIG,delta=1,noexec
   139                           		org 0x1
   140  300001                     		db 0x1
   141  300001  01                 
   142                           ; Config register CONFIG2L @ 0x300002
   143                           ;	Power-up Timer Enable bit
   144                           ;	PWRT = 0x1, unprogrammed default
   145                           ;	Brown-out Reset Enable bits
   146                           ;	BOREN = OFF, Brown-out Reset disabled in hardware and software
   147                           ;	Brown-out Reset Voltage bits
   148                           ;	BORV = 0x3, unprogrammed default
   149                           
   150                           	psect	config,class=CONFIG,delta=1,noexec
   151                           		org 0x2
   152  300002                     		db 0x19
   153  300002  19                 
   154                           ; Config register CONFIG2H @ 0x300003
   155                           ;	Watchdog Timer Postscale Select bits
   156                           ;	WDTPS = 0xF, unprogrammed default
   157                           ;	Watchdog Timer Enable bit
   158                           ;	WDT = OFF, WDT disabled (control is placed on the SWDTEN bit)
   159                           
   160                           	psect	config,class=CONFIG,delta=1,noexec
   161                           		org 0x3
   162  300003                     		db 0x1E
   163  300003  1E                 
   164                           ; Padding undefined space
   165                           	psect	config,class=CONFIG,delta=1,noexec
   166                           		org 0x4
   167  300004                     		db 0xFF
   168  300004  FF                 
   169                           ; Config register CONFIG3H @ 0x300005
   170                           ;	PORTB A/D Enable bit
   171                           ;	PBADEN = OFF, PORTB<4:0> pins are configured as digital I/O on Reset
   172                           ;	MCLR Pin Enable bit
   173                           ;	MCLRE = 0x1, unprogrammed default
   174                           ;	Low-Power Timer 1 Oscillator Enable bit
   175                           ;	LPT1OSC = 0x0, unprogrammed default
   176                           
   177                           	psect	config,class=CONFIG,delta=1,noexec
   178                           		org 0x5
   179  300005                     		db 0x80
   180  300005  80                 
   181                           ; Config register CONFIG4L @ 0x300006
   182                           ;	Stack Full/Underflow Reset Enable bit
   183                           ;	STVREN = 0x1, unprogrammed default
   184                           ;	Background Debugger Enable bit
   185                           ;	DEBUG = 0x1, unprogrammed default
   186                           ;	Single-Supply ICSP Enable bit
   187                           ;	LVP = OFF, Single-Supply ICSP disabled
   188                           ;	Extended Instruction Set Enable bit
   189                           ;	XINST = 0x0, unprogrammed default
   190                           ;	Boot Block Size Select bit
   191                           ;	BBSIZ = 0x0, unprogrammed default
   192                           
   193                           	psect	config,class=CONFIG,delta=1,noexec
   194                           		org 0x6
   195  300006                     		db 0x81
   196  300006  81                 
   197                           ; Padding undefined space
   198                           	psect	config,class=CONFIG,delta=1,noexec
   199                           		org 0x7
   200  300007                     		db 0xFF
   201  300007  FF                 


Microchip Technology PIC18 Macro Assembler V1.36 build -262312587 
Symbol Table                                                                                               Tue Aug 27 07:50:37 2019

                __S1 0006                 ___sp 0000                 _main 2F98                 start 0000  
              __HRAM 0000                __LRAM 0001         __mediumconst 0000               stackhi 0005FF  
             stacklo 000060           __accesstop 000060           ___inthi_sp 0000           ___intlo_sp 0000  
            __ramtop 0600  start_initialization 2F80          __smallconst 0000             intlevel0 0000  
           intlevel1 0000             intlevel2 0000             intlevel3 0000             reset_vec 0000  
