INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lbrause/Lab5_Report/Lab5_Report.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-3676] redeclaration of ansi port 'result' is not allowed [C:/Users/lbrause/Lab5_Report/Lab5_Report.srcs/sources_1/new/ALU.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lbrause/Lab5_Report/Lab5_Report.srcs/sources_1/new/FourBitAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FourBitAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lbrause/Lab5_Report/Lab5_Report.srcs/sources_1/new/FullAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lbrause/Lab5_Report/Lab5_Report.srcs/sources_1/new/SingleAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lbrause/Lab5_Report/Lab5_Report.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "//d.ethz.ch/users/all/lbrause/Desktop/lab6_files/ALU_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_test
