// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module alveo_hls4ml_conv_2d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        p_read,
        res_0,
        res_0_ap_vld,
        res_1,
        res_1_ap_vld,
        res_2,
        res_2_ap_vld,
        res_3,
        res_3_ap_vld,
        res_4,
        res_4_ap_vld,
        res_5,
        res_5_ap_vld,
        res_6,
        res_6_ap_vld,
        res_7,
        res_7_ap_vld,
        res_8,
        res_8_ap_vld
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [767:0] p_read;
output  [15:0] res_0;
output   res_0_ap_vld;
output  [15:0] res_1;
output   res_1_ap_vld;
output  [15:0] res_2;
output   res_2_ap_vld;
output  [15:0] res_3;
output   res_3_ap_vld;
output  [15:0] res_4;
output   res_4_ap_vld;
output  [15:0] res_5;
output   res_5_ap_vld;
output  [15:0] res_6;
output   res_6_ap_vld;
output  [15:0] res_7;
output   res_7_ap_vld;
output  [15:0] res_8;
output   res_8_ap_vld;

reg ap_idle;
reg res_0_ap_vld;
reg res_1_ap_vld;
reg res_2_ap_vld;
reg res_3_ap_vld;
reg res_4_ap_vld;
reg res_5_ap_vld;
reg res_6_ap_vld;
reg res_7_ap_vld;
reg res_8_ap_vld;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_idle_pp0;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln35_fu_1546_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg   [0:0] do_init_reg_371;
wire    ap_block_pp0_stage0_11001;
reg   [3:0] i_part1_reg_399;
reg   [3:0] i_part1_reg_399_pp0_iter1_reg;
reg   [767:0] p_read2_phi_reg_413;
reg  signed [15:0] data_buf_V_120_reg_679;
reg   [3:0] ap_phi_mux_i_part1_phi_fu_402_p6;
wire   [3:0] i_part_fu_1426_p2;
reg   [3:0] i_part_reg_1913;
wire   [15:0] data_buf_V_fu_1522_p1;
reg   [0:0] icmp_ln35_reg_1978;
reg   [15:0] trunc_ln818_24_reg_1982;
reg   [14:0] trunc_ln818_28_reg_1987;
reg   [15:0] trunc_ln818_32_reg_1992;
wire   [15:0] add_ln813_28_fu_1808_p2;
reg   [15:0] add_ln813_28_reg_1997;
wire   [15:0] add_ln813_30_fu_1814_p2;
reg   [15:0] add_ln813_30_reg_2002;
wire   [15:0] add_ln813_33_fu_1830_p2;
reg   [15:0] add_ln813_33_reg_2007;
reg   [0:0] ap_phi_mux_do_init_phi_fu_374_p6;
wire    ap_loop_init;
wire    ap_block_pp0_stage0;
reg   [767:0] ap_phi_mux_p_read2_phi_phi_fu_417_p4;
wire   [767:0] ap_phi_reg_pp0_iter0_p_read2_phi_reg_413;
wire   [15:0] ap_phi_reg_pp0_iter0_data_buf_V_131_reg_426;
reg   [15:0] ap_phi_reg_pp0_iter1_data_buf_V_131_reg_426;
wire   [15:0] ap_phi_reg_pp0_iter0_data_buf_V_130_reg_449;
reg  signed [15:0] ap_phi_reg_pp0_iter1_data_buf_V_130_reg_449;
wire  signed [15:0] ap_phi_reg_pp0_iter0_data_buf_V_129_reg_472;
reg  signed [15:0] ap_phi_reg_pp0_iter1_data_buf_V_129_reg_472;
wire  signed [15:0] ap_phi_reg_pp0_iter0_data_buf_V_128_reg_495;
reg  signed [15:0] ap_phi_reg_pp0_iter1_data_buf_V_128_reg_495;
wire  signed [15:0] ap_phi_reg_pp0_iter0_data_buf_V_127_reg_518;
reg  signed [15:0] ap_phi_reg_pp0_iter1_data_buf_V_127_reg_518;
wire  signed [15:0] ap_phi_reg_pp0_iter0_data_buf_V_126_reg_541;
reg  signed [15:0] ap_phi_reg_pp0_iter1_data_buf_V_126_reg_541;
wire   [15:0] ap_phi_reg_pp0_iter0_data_buf_V_125_reg_564;
reg   [15:0] ap_phi_reg_pp0_iter1_data_buf_V_125_reg_564;
wire   [15:0] ap_phi_reg_pp0_iter0_data_buf_V_124_reg_587;
reg   [15:0] ap_phi_reg_pp0_iter1_data_buf_V_124_reg_587;
wire   [15:0] ap_phi_reg_pp0_iter0_data_buf_V_123_reg_610;
reg   [15:0] ap_phi_reg_pp0_iter1_data_buf_V_123_reg_610;
wire   [15:0] ap_phi_reg_pp0_iter0_data_buf_V_122_reg_633;
reg  signed [15:0] ap_phi_reg_pp0_iter1_data_buf_V_122_reg_633;
wire   [15:0] ap_phi_reg_pp0_iter0_data_buf_V_121_reg_656;
reg   [15:0] ap_phi_reg_pp0_iter1_data_buf_V_121_reg_656;
wire  signed [15:0] ap_phi_reg_pp0_iter0_data_buf_V_120_reg_679;
reg  signed [15:0] ap_phi_reg_pp0_iter1_data_buf_V_120_reg_679;
wire   [15:0] add_ln813_35_fu_1896_p2;
wire    ap_block_pp0_stage0_01001;
wire  signed [4:0] r_V_23_fu_705_p1;
wire   [4:0] r_V_33_fu_708_p1;
wire   [14:0] trunc_ln818_s_fu_1552_p4;
wire   [20:0] r_V_23_fu_705_p2;
wire   [13:0] trunc_ln818_25_fu_1581_p4;
wire   [14:0] trunc_ln818_26_fu_1595_p4;
wire   [12:0] trunc_ln818_27_fu_1609_p4;
wire   [18:0] shl_ln1273_4_fu_1627_p3;
wire  signed [19:0] sext_ln70_2_fu_1623_p1;
wire  signed [19:0] sext_ln1273_1_fu_1635_p1;
wire   [19:0] r_V_25_fu_1639_p2;
wire   [18:0] shl_ln1273_1_fu_1659_p3;
wire  signed [19:0] sext_ln1273_2_fu_1667_p1;
wire  signed [19:0] sext_ln70_3_fu_1655_p1;
wire   [19:0] r_V_27_fu_1671_p2;
wire   [14:0] trunc_ln818_29_fu_1677_p4;
wire   [17:0] shl_ln1273_2_fu_1695_p3;
wire  signed [18:0] sext_ln1273_3_fu_1703_p1;
wire  signed [18:0] sext_ln70_4_fu_1691_p1;
wire   [18:0] r_V_29_fu_1707_p2;
wire   [13:0] trunc_ln818_30_fu_1713_p4;
wire   [18:0] shl_ln1273_3_fu_1731_p3;
wire  signed [19:0] sext_ln1273_4_fu_1739_p1;
wire  signed [19:0] sext_ln70_5_fu_1727_p1;
wire   [19:0] r_V_31_fu_1743_p2;
wire   [14:0] trunc_ln818_31_fu_1749_p4;
wire   [20:0] r_V_33_fu_708_p2;
wire   [12:0] trunc_ln818_33_fu_1778_p4;
wire  signed [13:0] sext_ln813_fu_1788_p1;
wire   [13:0] add_ln813_fu_1792_p2;
wire  signed [15:0] sext_ln818_fu_1562_p1;
wire  signed [15:0] sext_ln818_8_fu_1759_p1;
wire   [15:0] add_ln813_27_fu_1802_p2;
wire  signed [15:0] sext_ln818_2_fu_1605_p1;
wire  signed [15:0] sext_ln818_6_fu_1687_p1;
wire  signed [15:0] sext_ln818_1_fu_1591_p1;
wire  signed [14:0] sext_ln813_15_fu_1798_p1;
wire  signed [14:0] sext_ln70_7_fu_1619_p1;
wire   [14:0] add_ln813_32_fu_1820_p2;
wire  signed [15:0] sext_ln813_16_fu_1826_p1;
wire  signed [15:0] sext_ln818_7_fu_1723_p1;
wire   [19:0] shl_ln_fu_1840_p3;
wire  signed [20:0] sext_ln1273_fu_1848_p1;
wire  signed [20:0] sext_ln70_fu_1836_p1;
wire   [20:0] r_V_21_fu_1852_p2;
wire   [15:0] trunc_ln_fu_1858_p4;
wire   [15:0] add_ln813_25_fu_1871_p2;
wire   [15:0] add_ln813_26_fu_1876_p2;
wire  signed [15:0] sext_ln818_5_fu_1868_p1;
wire   [15:0] add_ln813_31_fu_1886_p2;
wire   [15:0] add_ln813_34_fu_1891_p2;
wire   [15:0] add_ln813_29_fu_1881_p2;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to1;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;
wire    ap_start_int;
reg    ap_condition_212;
reg    ap_condition_109;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_done_reg = 1'b0;
end

alveo_hls4ml_mul_16s_5s_21_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 21 ))
mul_16s_5s_21_1_1_U9(
    .din0(ap_phi_reg_pp0_iter1_data_buf_V_122_reg_633),
    .din1(r_V_23_fu_705_p1),
    .dout(r_V_23_fu_705_p2)
);

alveo_hls4ml_mul_16s_5ns_21_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 21 ))
mul_16s_5ns_21_1_1_U10(
    .din0(ap_phi_reg_pp0_iter1_data_buf_V_130_reg_449),
    .din1(r_V_33_fu_708_p1),
    .dout(r_V_33_fu_708_p2)
);

alveo_hls4ml_flow_control_loop_pipe_no_ap_cont flow_control_loop_pipe_no_ap_cont_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready_pp0_iter2_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_exit_ready_pp0_iter1_reg == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_loop_exit_ready_pp0_iter2_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_109)) begin
        if ((1'b1 == ap_condition_212)) begin
            ap_phi_reg_pp0_iter1_data_buf_V_120_reg_679 <= data_buf_V_fu_1522_p1;
        end else if ((ap_phi_mux_i_part1_phi_fu_402_p6 == 4'd1)) begin
            ap_phi_reg_pp0_iter1_data_buf_V_120_reg_679 <= {{ap_phi_mux_p_read2_phi_phi_fu_417_p4[63:48]}};
        end else if ((ap_phi_mux_i_part1_phi_fu_402_p6 == 4'd2)) begin
            ap_phi_reg_pp0_iter1_data_buf_V_120_reg_679 <= {{ap_phi_mux_p_read2_phi_phi_fu_417_p4[111:96]}};
        end else if ((ap_phi_mux_i_part1_phi_fu_402_p6 == 4'd3)) begin
            ap_phi_reg_pp0_iter1_data_buf_V_120_reg_679 <= {{ap_phi_mux_p_read2_phi_phi_fu_417_p4[207:192]}};
        end else if ((ap_phi_mux_i_part1_phi_fu_402_p6 == 4'd4)) begin
            ap_phi_reg_pp0_iter1_data_buf_V_120_reg_679 <= {{ap_phi_mux_p_read2_phi_phi_fu_417_p4[255:240]}};
        end else if ((ap_phi_mux_i_part1_phi_fu_402_p6 == 4'd5)) begin
            ap_phi_reg_pp0_iter1_data_buf_V_120_reg_679 <= {{ap_phi_mux_p_read2_phi_phi_fu_417_p4[303:288]}};
        end else if ((ap_phi_mux_i_part1_phi_fu_402_p6 == 4'd6)) begin
            ap_phi_reg_pp0_iter1_data_buf_V_120_reg_679 <= {{ap_phi_mux_p_read2_phi_phi_fu_417_p4[399:384]}};
        end else if ((ap_phi_mux_i_part1_phi_fu_402_p6 == 4'd7)) begin
            ap_phi_reg_pp0_iter1_data_buf_V_120_reg_679 <= {{ap_phi_mux_p_read2_phi_phi_fu_417_p4[447:432]}};
        end else if ((ap_phi_mux_i_part1_phi_fu_402_p6 == 4'd8)) begin
            ap_phi_reg_pp0_iter1_data_buf_V_120_reg_679 <= {{ap_phi_mux_p_read2_phi_phi_fu_417_p4[495:480]}};
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_data_buf_V_120_reg_679 <= ap_phi_reg_pp0_iter0_data_buf_V_120_reg_679;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_109)) begin
        if ((1'b1 == ap_condition_212)) begin
            ap_phi_reg_pp0_iter1_data_buf_V_121_reg_656 <= {{ap_phi_mux_p_read2_phi_phi_fu_417_p4[31:16]}};
        end else if ((ap_phi_mux_i_part1_phi_fu_402_p6 == 4'd1)) begin
            ap_phi_reg_pp0_iter1_data_buf_V_121_reg_656 <= {{ap_phi_mux_p_read2_phi_phi_fu_417_p4[79:64]}};
        end else if ((ap_phi_mux_i_part1_phi_fu_402_p6 == 4'd2)) begin
            ap_phi_reg_pp0_iter1_data_buf_V_121_reg_656 <= {{ap_phi_mux_p_read2_phi_phi_fu_417_p4[127:112]}};
        end else if ((ap_phi_mux_i_part1_phi_fu_402_p6 == 4'd3)) begin
            ap_phi_reg_pp0_iter1_data_buf_V_121_reg_656 <= {{ap_phi_mux_p_read2_phi_phi_fu_417_p4[223:208]}};
        end else if ((ap_phi_mux_i_part1_phi_fu_402_p6 == 4'd4)) begin
            ap_phi_reg_pp0_iter1_data_buf_V_121_reg_656 <= {{ap_phi_mux_p_read2_phi_phi_fu_417_p4[271:256]}};
        end else if ((ap_phi_mux_i_part1_phi_fu_402_p6 == 4'd5)) begin
            ap_phi_reg_pp0_iter1_data_buf_V_121_reg_656 <= {{ap_phi_mux_p_read2_phi_phi_fu_417_p4[319:304]}};
        end else if ((ap_phi_mux_i_part1_phi_fu_402_p6 == 4'd6)) begin
            ap_phi_reg_pp0_iter1_data_buf_V_121_reg_656 <= {{ap_phi_mux_p_read2_phi_phi_fu_417_p4[415:400]}};
        end else if ((ap_phi_mux_i_part1_phi_fu_402_p6 == 4'd7)) begin
            ap_phi_reg_pp0_iter1_data_buf_V_121_reg_656 <= {{ap_phi_mux_p_read2_phi_phi_fu_417_p4[463:448]}};
        end else if ((ap_phi_mux_i_part1_phi_fu_402_p6 == 4'd8)) begin
            ap_phi_reg_pp0_iter1_data_buf_V_121_reg_656 <= {{ap_phi_mux_p_read2_phi_phi_fu_417_p4[511:496]}};
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_data_buf_V_121_reg_656 <= ap_phi_reg_pp0_iter0_data_buf_V_121_reg_656;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_109)) begin
        if ((1'b1 == ap_condition_212)) begin
            ap_phi_reg_pp0_iter1_data_buf_V_122_reg_633 <= {{ap_phi_mux_p_read2_phi_phi_fu_417_p4[47:32]}};
        end else if ((ap_phi_mux_i_part1_phi_fu_402_p6 == 4'd1)) begin
            ap_phi_reg_pp0_iter1_data_buf_V_122_reg_633 <= {{ap_phi_mux_p_read2_phi_phi_fu_417_p4[95:80]}};
        end else if ((ap_phi_mux_i_part1_phi_fu_402_p6 == 4'd2)) begin
            ap_phi_reg_pp0_iter1_data_buf_V_122_reg_633 <= {{ap_phi_mux_p_read2_phi_phi_fu_417_p4[143:128]}};
        end else if ((ap_phi_mux_i_part1_phi_fu_402_p6 == 4'd3)) begin
            ap_phi_reg_pp0_iter1_data_buf_V_122_reg_633 <= {{ap_phi_mux_p_read2_phi_phi_fu_417_p4[239:224]}};
        end else if ((ap_phi_mux_i_part1_phi_fu_402_p6 == 4'd4)) begin
            ap_phi_reg_pp0_iter1_data_buf_V_122_reg_633 <= {{ap_phi_mux_p_read2_phi_phi_fu_417_p4[287:272]}};
        end else if ((ap_phi_mux_i_part1_phi_fu_402_p6 == 4'd5)) begin
            ap_phi_reg_pp0_iter1_data_buf_V_122_reg_633 <= {{ap_phi_mux_p_read2_phi_phi_fu_417_p4[335:320]}};
        end else if ((ap_phi_mux_i_part1_phi_fu_402_p6 == 4'd6)) begin
            ap_phi_reg_pp0_iter1_data_buf_V_122_reg_633 <= {{ap_phi_mux_p_read2_phi_phi_fu_417_p4[431:416]}};
        end else if ((ap_phi_mux_i_part1_phi_fu_402_p6 == 4'd7)) begin
            ap_phi_reg_pp0_iter1_data_buf_V_122_reg_633 <= {{ap_phi_mux_p_read2_phi_phi_fu_417_p4[479:464]}};
        end else if ((ap_phi_mux_i_part1_phi_fu_402_p6 == 4'd8)) begin
            ap_phi_reg_pp0_iter1_data_buf_V_122_reg_633 <= {{ap_phi_mux_p_read2_phi_phi_fu_417_p4[527:512]}};
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_data_buf_V_122_reg_633 <= ap_phi_reg_pp0_iter0_data_buf_V_122_reg_633;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_109)) begin
        if ((1'b1 == ap_condition_212)) begin
            ap_phi_reg_pp0_iter1_data_buf_V_123_reg_610 <= {{ap_phi_mux_p_read2_phi_phi_fu_417_p4[63:48]}};
        end else if ((ap_phi_mux_i_part1_phi_fu_402_p6 == 4'd1)) begin
            ap_phi_reg_pp0_iter1_data_buf_V_123_reg_610 <= {{ap_phi_mux_p_read2_phi_phi_fu_417_p4[111:96]}};
        end else if ((ap_phi_mux_i_part1_phi_fu_402_p6 == 4'd2)) begin
            ap_phi_reg_pp0_iter1_data_buf_V_123_reg_610 <= {{ap_phi_mux_p_read2_phi_phi_fu_417_p4[159:144]}};
        end else if ((ap_phi_mux_i_part1_phi_fu_402_p6 == 4'd3)) begin
            ap_phi_reg_pp0_iter1_data_buf_V_123_reg_610 <= {{ap_phi_mux_p_read2_phi_phi_fu_417_p4[255:240]}};
        end else if ((ap_phi_mux_i_part1_phi_fu_402_p6 == 4'd4)) begin
            ap_phi_reg_pp0_iter1_data_buf_V_123_reg_610 <= {{ap_phi_mux_p_read2_phi_phi_fu_417_p4[303:288]}};
        end else if ((ap_phi_mux_i_part1_phi_fu_402_p6 == 4'd5)) begin
            ap_phi_reg_pp0_iter1_data_buf_V_123_reg_610 <= {{ap_phi_mux_p_read2_phi_phi_fu_417_p4[351:336]}};
        end else if ((ap_phi_mux_i_part1_phi_fu_402_p6 == 4'd6)) begin
            ap_phi_reg_pp0_iter1_data_buf_V_123_reg_610 <= {{ap_phi_mux_p_read2_phi_phi_fu_417_p4[447:432]}};
        end else if ((ap_phi_mux_i_part1_phi_fu_402_p6 == 4'd7)) begin
            ap_phi_reg_pp0_iter1_data_buf_V_123_reg_610 <= {{ap_phi_mux_p_read2_phi_phi_fu_417_p4[495:480]}};
        end else if ((ap_phi_mux_i_part1_phi_fu_402_p6 == 4'd8)) begin
            ap_phi_reg_pp0_iter1_data_buf_V_123_reg_610 <= {{ap_phi_mux_p_read2_phi_phi_fu_417_p4[543:528]}};
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_data_buf_V_123_reg_610 <= ap_phi_reg_pp0_iter0_data_buf_V_123_reg_610;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_109)) begin
        if ((1'b1 == ap_condition_212)) begin
            ap_phi_reg_pp0_iter1_data_buf_V_124_reg_587 <= {{ap_phi_mux_p_read2_phi_phi_fu_417_p4[79:64]}};
        end else if ((ap_phi_mux_i_part1_phi_fu_402_p6 == 4'd1)) begin
            ap_phi_reg_pp0_iter1_data_buf_V_124_reg_587 <= {{ap_phi_mux_p_read2_phi_phi_fu_417_p4[127:112]}};
        end else if ((ap_phi_mux_i_part1_phi_fu_402_p6 == 4'd2)) begin
            ap_phi_reg_pp0_iter1_data_buf_V_124_reg_587 <= {{ap_phi_mux_p_read2_phi_phi_fu_417_p4[175:160]}};
        end else if ((ap_phi_mux_i_part1_phi_fu_402_p6 == 4'd3)) begin
            ap_phi_reg_pp0_iter1_data_buf_V_124_reg_587 <= {{ap_phi_mux_p_read2_phi_phi_fu_417_p4[271:256]}};
        end else if ((ap_phi_mux_i_part1_phi_fu_402_p6 == 4'd4)) begin
            ap_phi_reg_pp0_iter1_data_buf_V_124_reg_587 <= {{ap_phi_mux_p_read2_phi_phi_fu_417_p4[319:304]}};
        end else if ((ap_phi_mux_i_part1_phi_fu_402_p6 == 4'd5)) begin
            ap_phi_reg_pp0_iter1_data_buf_V_124_reg_587 <= {{ap_phi_mux_p_read2_phi_phi_fu_417_p4[367:352]}};
        end else if ((ap_phi_mux_i_part1_phi_fu_402_p6 == 4'd6)) begin
            ap_phi_reg_pp0_iter1_data_buf_V_124_reg_587 <= {{ap_phi_mux_p_read2_phi_phi_fu_417_p4[463:448]}};
        end else if ((ap_phi_mux_i_part1_phi_fu_402_p6 == 4'd7)) begin
            ap_phi_reg_pp0_iter1_data_buf_V_124_reg_587 <= {{ap_phi_mux_p_read2_phi_phi_fu_417_p4[511:496]}};
        end else if ((ap_phi_mux_i_part1_phi_fu_402_p6 == 4'd8)) begin
            ap_phi_reg_pp0_iter1_data_buf_V_124_reg_587 <= {{ap_phi_mux_p_read2_phi_phi_fu_417_p4[559:544]}};
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_data_buf_V_124_reg_587 <= ap_phi_reg_pp0_iter0_data_buf_V_124_reg_587;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_109)) begin
        if ((1'b1 == ap_condition_212)) begin
            ap_phi_reg_pp0_iter1_data_buf_V_125_reg_564 <= {{ap_phi_mux_p_read2_phi_phi_fu_417_p4[95:80]}};
        end else if ((ap_phi_mux_i_part1_phi_fu_402_p6 == 4'd1)) begin
            ap_phi_reg_pp0_iter1_data_buf_V_125_reg_564 <= {{ap_phi_mux_p_read2_phi_phi_fu_417_p4[143:128]}};
        end else if ((ap_phi_mux_i_part1_phi_fu_402_p6 == 4'd2)) begin
            ap_phi_reg_pp0_iter1_data_buf_V_125_reg_564 <= {{ap_phi_mux_p_read2_phi_phi_fu_417_p4[191:176]}};
        end else if ((ap_phi_mux_i_part1_phi_fu_402_p6 == 4'd3)) begin
            ap_phi_reg_pp0_iter1_data_buf_V_125_reg_564 <= {{ap_phi_mux_p_read2_phi_phi_fu_417_p4[287:272]}};
        end else if ((ap_phi_mux_i_part1_phi_fu_402_p6 == 4'd4)) begin
            ap_phi_reg_pp0_iter1_data_buf_V_125_reg_564 <= {{ap_phi_mux_p_read2_phi_phi_fu_417_p4[335:320]}};
        end else if ((ap_phi_mux_i_part1_phi_fu_402_p6 == 4'd5)) begin
            ap_phi_reg_pp0_iter1_data_buf_V_125_reg_564 <= {{ap_phi_mux_p_read2_phi_phi_fu_417_p4[383:368]}};
        end else if ((ap_phi_mux_i_part1_phi_fu_402_p6 == 4'd6)) begin
            ap_phi_reg_pp0_iter1_data_buf_V_125_reg_564 <= {{ap_phi_mux_p_read2_phi_phi_fu_417_p4[479:464]}};
        end else if ((ap_phi_mux_i_part1_phi_fu_402_p6 == 4'd7)) begin
            ap_phi_reg_pp0_iter1_data_buf_V_125_reg_564 <= {{ap_phi_mux_p_read2_phi_phi_fu_417_p4[527:512]}};
        end else if ((ap_phi_mux_i_part1_phi_fu_402_p6 == 4'd8)) begin
            ap_phi_reg_pp0_iter1_data_buf_V_125_reg_564 <= {{ap_phi_mux_p_read2_phi_phi_fu_417_p4[575:560]}};
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_data_buf_V_125_reg_564 <= ap_phi_reg_pp0_iter0_data_buf_V_125_reg_564;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_109)) begin
        if ((1'b1 == ap_condition_212)) begin
            ap_phi_reg_pp0_iter1_data_buf_V_126_reg_541 <= {{ap_phi_mux_p_read2_phi_phi_fu_417_p4[207:192]}};
        end else if ((ap_phi_mux_i_part1_phi_fu_402_p6 == 4'd1)) begin
            ap_phi_reg_pp0_iter1_data_buf_V_126_reg_541 <= {{ap_phi_mux_p_read2_phi_phi_fu_417_p4[255:240]}};
        end else if ((ap_phi_mux_i_part1_phi_fu_402_p6 == 4'd2)) begin
            ap_phi_reg_pp0_iter1_data_buf_V_126_reg_541 <= {{ap_phi_mux_p_read2_phi_phi_fu_417_p4[303:288]}};
        end else if ((ap_phi_mux_i_part1_phi_fu_402_p6 == 4'd3)) begin
            ap_phi_reg_pp0_iter1_data_buf_V_126_reg_541 <= {{ap_phi_mux_p_read2_phi_phi_fu_417_p4[399:384]}};
        end else if ((ap_phi_mux_i_part1_phi_fu_402_p6 == 4'd4)) begin
            ap_phi_reg_pp0_iter1_data_buf_V_126_reg_541 <= {{ap_phi_mux_p_read2_phi_phi_fu_417_p4[447:432]}};
        end else if ((ap_phi_mux_i_part1_phi_fu_402_p6 == 4'd5)) begin
            ap_phi_reg_pp0_iter1_data_buf_V_126_reg_541 <= {{ap_phi_mux_p_read2_phi_phi_fu_417_p4[495:480]}};
        end else if ((ap_phi_mux_i_part1_phi_fu_402_p6 == 4'd6)) begin
            ap_phi_reg_pp0_iter1_data_buf_V_126_reg_541 <= {{ap_phi_mux_p_read2_phi_phi_fu_417_p4[591:576]}};
        end else if ((ap_phi_mux_i_part1_phi_fu_402_p6 == 4'd7)) begin
            ap_phi_reg_pp0_iter1_data_buf_V_126_reg_541 <= {{ap_phi_mux_p_read2_phi_phi_fu_417_p4[639:624]}};
        end else if ((ap_phi_mux_i_part1_phi_fu_402_p6 == 4'd8)) begin
            ap_phi_reg_pp0_iter1_data_buf_V_126_reg_541 <= {{ap_phi_mux_p_read2_phi_phi_fu_417_p4[687:672]}};
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_data_buf_V_126_reg_541 <= ap_phi_reg_pp0_iter0_data_buf_V_126_reg_541;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_109)) begin
        if ((1'b1 == ap_condition_212)) begin
            ap_phi_reg_pp0_iter1_data_buf_V_127_reg_518 <= {{ap_phi_mux_p_read2_phi_phi_fu_417_p4[223:208]}};
        end else if ((ap_phi_mux_i_part1_phi_fu_402_p6 == 4'd1)) begin
            ap_phi_reg_pp0_iter1_data_buf_V_127_reg_518 <= {{ap_phi_mux_p_read2_phi_phi_fu_417_p4[271:256]}};
        end else if ((ap_phi_mux_i_part1_phi_fu_402_p6 == 4'd2)) begin
            ap_phi_reg_pp0_iter1_data_buf_V_127_reg_518 <= {{ap_phi_mux_p_read2_phi_phi_fu_417_p4[319:304]}};
        end else if ((ap_phi_mux_i_part1_phi_fu_402_p6 == 4'd3)) begin
            ap_phi_reg_pp0_iter1_data_buf_V_127_reg_518 <= {{ap_phi_mux_p_read2_phi_phi_fu_417_p4[415:400]}};
        end else if ((ap_phi_mux_i_part1_phi_fu_402_p6 == 4'd4)) begin
            ap_phi_reg_pp0_iter1_data_buf_V_127_reg_518 <= {{ap_phi_mux_p_read2_phi_phi_fu_417_p4[463:448]}};
        end else if ((ap_phi_mux_i_part1_phi_fu_402_p6 == 4'd5)) begin
            ap_phi_reg_pp0_iter1_data_buf_V_127_reg_518 <= {{ap_phi_mux_p_read2_phi_phi_fu_417_p4[511:496]}};
        end else if ((ap_phi_mux_i_part1_phi_fu_402_p6 == 4'd6)) begin
            ap_phi_reg_pp0_iter1_data_buf_V_127_reg_518 <= {{ap_phi_mux_p_read2_phi_phi_fu_417_p4[607:592]}};
        end else if ((ap_phi_mux_i_part1_phi_fu_402_p6 == 4'd7)) begin
            ap_phi_reg_pp0_iter1_data_buf_V_127_reg_518 <= {{ap_phi_mux_p_read2_phi_phi_fu_417_p4[655:640]}};
        end else if ((ap_phi_mux_i_part1_phi_fu_402_p6 == 4'd8)) begin
            ap_phi_reg_pp0_iter1_data_buf_V_127_reg_518 <= {{ap_phi_mux_p_read2_phi_phi_fu_417_p4[703:688]}};
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_data_buf_V_127_reg_518 <= ap_phi_reg_pp0_iter0_data_buf_V_127_reg_518;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_109)) begin
        if ((1'b1 == ap_condition_212)) begin
            ap_phi_reg_pp0_iter1_data_buf_V_128_reg_495 <= {{ap_phi_mux_p_read2_phi_phi_fu_417_p4[239:224]}};
        end else if ((ap_phi_mux_i_part1_phi_fu_402_p6 == 4'd1)) begin
            ap_phi_reg_pp0_iter1_data_buf_V_128_reg_495 <= {{ap_phi_mux_p_read2_phi_phi_fu_417_p4[287:272]}};
        end else if ((ap_phi_mux_i_part1_phi_fu_402_p6 == 4'd2)) begin
            ap_phi_reg_pp0_iter1_data_buf_V_128_reg_495 <= {{ap_phi_mux_p_read2_phi_phi_fu_417_p4[335:320]}};
        end else if ((ap_phi_mux_i_part1_phi_fu_402_p6 == 4'd3)) begin
            ap_phi_reg_pp0_iter1_data_buf_V_128_reg_495 <= {{ap_phi_mux_p_read2_phi_phi_fu_417_p4[431:416]}};
        end else if ((ap_phi_mux_i_part1_phi_fu_402_p6 == 4'd4)) begin
            ap_phi_reg_pp0_iter1_data_buf_V_128_reg_495 <= {{ap_phi_mux_p_read2_phi_phi_fu_417_p4[479:464]}};
        end else if ((ap_phi_mux_i_part1_phi_fu_402_p6 == 4'd5)) begin
            ap_phi_reg_pp0_iter1_data_buf_V_128_reg_495 <= {{ap_phi_mux_p_read2_phi_phi_fu_417_p4[527:512]}};
        end else if ((ap_phi_mux_i_part1_phi_fu_402_p6 == 4'd6)) begin
            ap_phi_reg_pp0_iter1_data_buf_V_128_reg_495 <= {{ap_phi_mux_p_read2_phi_phi_fu_417_p4[623:608]}};
        end else if ((ap_phi_mux_i_part1_phi_fu_402_p6 == 4'd7)) begin
            ap_phi_reg_pp0_iter1_data_buf_V_128_reg_495 <= {{ap_phi_mux_p_read2_phi_phi_fu_417_p4[671:656]}};
        end else if ((ap_phi_mux_i_part1_phi_fu_402_p6 == 4'd8)) begin
            ap_phi_reg_pp0_iter1_data_buf_V_128_reg_495 <= {{ap_phi_mux_p_read2_phi_phi_fu_417_p4[719:704]}};
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_data_buf_V_128_reg_495 <= ap_phi_reg_pp0_iter0_data_buf_V_128_reg_495;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_109)) begin
        if ((1'b1 == ap_condition_212)) begin
            ap_phi_reg_pp0_iter1_data_buf_V_129_reg_472 <= {{ap_phi_mux_p_read2_phi_phi_fu_417_p4[255:240]}};
        end else if ((ap_phi_mux_i_part1_phi_fu_402_p6 == 4'd1)) begin
            ap_phi_reg_pp0_iter1_data_buf_V_129_reg_472 <= {{ap_phi_mux_p_read2_phi_phi_fu_417_p4[303:288]}};
        end else if ((ap_phi_mux_i_part1_phi_fu_402_p6 == 4'd2)) begin
            ap_phi_reg_pp0_iter1_data_buf_V_129_reg_472 <= {{ap_phi_mux_p_read2_phi_phi_fu_417_p4[351:336]}};
        end else if ((ap_phi_mux_i_part1_phi_fu_402_p6 == 4'd3)) begin
            ap_phi_reg_pp0_iter1_data_buf_V_129_reg_472 <= {{ap_phi_mux_p_read2_phi_phi_fu_417_p4[447:432]}};
        end else if ((ap_phi_mux_i_part1_phi_fu_402_p6 == 4'd4)) begin
            ap_phi_reg_pp0_iter1_data_buf_V_129_reg_472 <= {{ap_phi_mux_p_read2_phi_phi_fu_417_p4[495:480]}};
        end else if ((ap_phi_mux_i_part1_phi_fu_402_p6 == 4'd5)) begin
            ap_phi_reg_pp0_iter1_data_buf_V_129_reg_472 <= {{ap_phi_mux_p_read2_phi_phi_fu_417_p4[543:528]}};
        end else if ((ap_phi_mux_i_part1_phi_fu_402_p6 == 4'd6)) begin
            ap_phi_reg_pp0_iter1_data_buf_V_129_reg_472 <= {{ap_phi_mux_p_read2_phi_phi_fu_417_p4[639:624]}};
        end else if ((ap_phi_mux_i_part1_phi_fu_402_p6 == 4'd7)) begin
            ap_phi_reg_pp0_iter1_data_buf_V_129_reg_472 <= {{ap_phi_mux_p_read2_phi_phi_fu_417_p4[687:672]}};
        end else if ((ap_phi_mux_i_part1_phi_fu_402_p6 == 4'd8)) begin
            ap_phi_reg_pp0_iter1_data_buf_V_129_reg_472 <= {{ap_phi_mux_p_read2_phi_phi_fu_417_p4[735:720]}};
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_data_buf_V_129_reg_472 <= ap_phi_reg_pp0_iter0_data_buf_V_129_reg_472;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_109)) begin
        if ((1'b1 == ap_condition_212)) begin
            ap_phi_reg_pp0_iter1_data_buf_V_130_reg_449 <= {{ap_phi_mux_p_read2_phi_phi_fu_417_p4[271:256]}};
        end else if ((ap_phi_mux_i_part1_phi_fu_402_p6 == 4'd1)) begin
            ap_phi_reg_pp0_iter1_data_buf_V_130_reg_449 <= {{ap_phi_mux_p_read2_phi_phi_fu_417_p4[319:304]}};
        end else if ((ap_phi_mux_i_part1_phi_fu_402_p6 == 4'd2)) begin
            ap_phi_reg_pp0_iter1_data_buf_V_130_reg_449 <= {{ap_phi_mux_p_read2_phi_phi_fu_417_p4[367:352]}};
        end else if ((ap_phi_mux_i_part1_phi_fu_402_p6 == 4'd3)) begin
            ap_phi_reg_pp0_iter1_data_buf_V_130_reg_449 <= {{ap_phi_mux_p_read2_phi_phi_fu_417_p4[463:448]}};
        end else if ((ap_phi_mux_i_part1_phi_fu_402_p6 == 4'd4)) begin
            ap_phi_reg_pp0_iter1_data_buf_V_130_reg_449 <= {{ap_phi_mux_p_read2_phi_phi_fu_417_p4[511:496]}};
        end else if ((ap_phi_mux_i_part1_phi_fu_402_p6 == 4'd5)) begin
            ap_phi_reg_pp0_iter1_data_buf_V_130_reg_449 <= {{ap_phi_mux_p_read2_phi_phi_fu_417_p4[559:544]}};
        end else if ((ap_phi_mux_i_part1_phi_fu_402_p6 == 4'd6)) begin
            ap_phi_reg_pp0_iter1_data_buf_V_130_reg_449 <= {{ap_phi_mux_p_read2_phi_phi_fu_417_p4[655:640]}};
        end else if ((ap_phi_mux_i_part1_phi_fu_402_p6 == 4'd7)) begin
            ap_phi_reg_pp0_iter1_data_buf_V_130_reg_449 <= {{ap_phi_mux_p_read2_phi_phi_fu_417_p4[703:688]}};
        end else if ((ap_phi_mux_i_part1_phi_fu_402_p6 == 4'd8)) begin
            ap_phi_reg_pp0_iter1_data_buf_V_130_reg_449 <= {{ap_phi_mux_p_read2_phi_phi_fu_417_p4[751:736]}};
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_data_buf_V_130_reg_449 <= ap_phi_reg_pp0_iter0_data_buf_V_130_reg_449;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_109)) begin
        if ((1'b1 == ap_condition_212)) begin
            ap_phi_reg_pp0_iter1_data_buf_V_131_reg_426 <= {{ap_phi_mux_p_read2_phi_phi_fu_417_p4[287:272]}};
        end else if ((ap_phi_mux_i_part1_phi_fu_402_p6 == 4'd1)) begin
            ap_phi_reg_pp0_iter1_data_buf_V_131_reg_426 <= {{ap_phi_mux_p_read2_phi_phi_fu_417_p4[335:320]}};
        end else if ((ap_phi_mux_i_part1_phi_fu_402_p6 == 4'd2)) begin
            ap_phi_reg_pp0_iter1_data_buf_V_131_reg_426 <= {{ap_phi_mux_p_read2_phi_phi_fu_417_p4[383:368]}};
        end else if ((ap_phi_mux_i_part1_phi_fu_402_p6 == 4'd3)) begin
            ap_phi_reg_pp0_iter1_data_buf_V_131_reg_426 <= {{ap_phi_mux_p_read2_phi_phi_fu_417_p4[479:464]}};
        end else if ((ap_phi_mux_i_part1_phi_fu_402_p6 == 4'd4)) begin
            ap_phi_reg_pp0_iter1_data_buf_V_131_reg_426 <= {{ap_phi_mux_p_read2_phi_phi_fu_417_p4[527:512]}};
        end else if ((ap_phi_mux_i_part1_phi_fu_402_p6 == 4'd5)) begin
            ap_phi_reg_pp0_iter1_data_buf_V_131_reg_426 <= {{ap_phi_mux_p_read2_phi_phi_fu_417_p4[575:560]}};
        end else if ((ap_phi_mux_i_part1_phi_fu_402_p6 == 4'd6)) begin
            ap_phi_reg_pp0_iter1_data_buf_V_131_reg_426 <= {{ap_phi_mux_p_read2_phi_phi_fu_417_p4[671:656]}};
        end else if ((ap_phi_mux_i_part1_phi_fu_402_p6 == 4'd7)) begin
            ap_phi_reg_pp0_iter1_data_buf_V_131_reg_426 <= {{ap_phi_mux_p_read2_phi_phi_fu_417_p4[719:704]}};
        end else if ((ap_phi_mux_i_part1_phi_fu_402_p6 == 4'd8)) begin
            ap_phi_reg_pp0_iter1_data_buf_V_131_reg_426 <= {{ap_phi_mux_p_read2_phi_phi_fu_417_p4[767:752]}};
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_data_buf_V_131_reg_426 <= ap_phi_reg_pp0_iter0_data_buf_V_131_reg_426;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln35_reg_1978 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        do_init_reg_371 <= 1'd0;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln35_reg_1978 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        do_init_reg_371 <= 1'd1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln35_reg_1978 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        i_part1_reg_399 <= i_part_reg_1913;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln35_reg_1978 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        i_part1_reg_399 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_109)) begin
        if ((ap_phi_mux_do_init_phi_fu_374_p6 == 1'd0)) begin
            p_read2_phi_reg_413 <= p_read2_phi_reg_413;
        end else if ((ap_phi_mux_do_init_phi_fu_374_p6 == 1'd1)) begin
            p_read2_phi_reg_413 <= p_read;
        end else if (~(icmp_ln35_fu_1546_p2 == 1'd1)) begin
            p_read2_phi_reg_413 <= ap_phi_reg_pp0_iter0_p_read2_phi_reg_413;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add_ln813_28_reg_1997 <= add_ln813_28_fu_1808_p2;
        add_ln813_30_reg_2002 <= add_ln813_30_fu_1814_p2;
        add_ln813_33_reg_2007 <= add_ln813_33_fu_1830_p2;
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        i_part1_reg_399_pp0_iter1_reg <= i_part1_reg_399;
        icmp_ln35_reg_1978 <= icmp_ln35_fu_1546_p2;
        trunc_ln818_24_reg_1982 <= {{r_V_23_fu_705_p2[20:5]}};
        trunc_ln818_28_reg_1987 <= {{r_V_25_fu_1639_p2[19:5]}};
        trunc_ln818_32_reg_1992 <= {{r_V_33_fu_708_p2[20:5]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        data_buf_V_120_reg_679 <= ap_phi_reg_pp0_iter1_data_buf_V_120_reg_679;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        i_part_reg_1913 <= i_part_fu_1426_p2;
    end
end

always @ (*) begin
    if (((icmp_ln35_fu_1546_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter2_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to1 = 1'b1;
    end else begin
        ap_idle_pp0_0to1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln35_reg_1978 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_do_init_phi_fu_374_p6 = 1'd0;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (icmp_ln35_reg_1978 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        ap_phi_mux_do_init_phi_fu_374_p6 = 1'd1;
    end else begin
        ap_phi_mux_do_init_phi_fu_374_p6 = do_init_reg_371;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln35_reg_1978 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_i_part1_phi_fu_402_p6 = i_part_reg_1913;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (icmp_ln35_reg_1978 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        ap_phi_mux_i_part1_phi_fu_402_p6 = 4'd0;
    end else begin
        ap_phi_mux_i_part1_phi_fu_402_p6 = i_part1_reg_399;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_374_p6 == 1'd0)) begin
        ap_phi_mux_p_read2_phi_phi_fu_417_p4 = p_read2_phi_reg_413;
    end else if ((ap_phi_mux_do_init_phi_fu_374_p6 == 1'd1)) begin
        ap_phi_mux_p_read2_phi_phi_fu_417_p4 = p_read;
    end else begin
        ap_phi_mux_p_read2_phi_phi_fu_417_p4 = ap_phi_reg_pp0_iter0_p_read2_phi_reg_413;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (ap_idle_pp0_0to1 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((i_part1_reg_399_pp0_iter1_reg == 4'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        res_0_ap_vld = 1'b1;
    end else begin
        res_0_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((i_part1_reg_399_pp0_iter1_reg == 4'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        res_1_ap_vld = 1'b1;
    end else begin
        res_1_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((i_part1_reg_399_pp0_iter1_reg == 4'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        res_2_ap_vld = 1'b1;
    end else begin
        res_2_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((i_part1_reg_399_pp0_iter1_reg == 4'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        res_3_ap_vld = 1'b1;
    end else begin
        res_3_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((i_part1_reg_399_pp0_iter1_reg == 4'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        res_4_ap_vld = 1'b1;
    end else begin
        res_4_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((i_part1_reg_399_pp0_iter1_reg == 4'd5) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        res_5_ap_vld = 1'b1;
    end else begin
        res_5_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((i_part1_reg_399_pp0_iter1_reg == 4'd6) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        res_6_ap_vld = 1'b1;
    end else begin
        res_6_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((i_part1_reg_399_pp0_iter1_reg == 4'd7) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        res_7_ap_vld = 1'b1;
    end else begin
        res_7_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((~(i_part1_reg_399_pp0_iter1_reg == 4'd0) & ~(i_part1_reg_399_pp0_iter1_reg == 4'd1) & ~(i_part1_reg_399_pp0_iter1_reg == 4'd2) & ~(i_part1_reg_399_pp0_iter1_reg == 4'd3) & ~(i_part1_reg_399_pp0_iter1_reg == 4'd4) & ~(i_part1_reg_399_pp0_iter1_reg == 4'd5) & ~(i_part1_reg_399_pp0_iter1_reg == 4'd6) & ~(i_part1_reg_399_pp0_iter1_reg == 4'd7) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        res_8_ap_vld = 1'b1;
    end else begin
        res_8_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln813_25_fu_1871_p2 = (trunc_ln818_24_reg_1982 + trunc_ln_fu_1858_p4);

assign add_ln813_26_fu_1876_p2 = (add_ln813_25_fu_1871_p2 + trunc_ln818_32_reg_1992);

assign add_ln813_27_fu_1802_p2 = ($signed(sext_ln818_fu_1562_p1) + $signed(sext_ln818_8_fu_1759_p1));

assign add_ln813_28_fu_1808_p2 = ($signed(add_ln813_27_fu_1802_p2) + $signed(sext_ln818_2_fu_1605_p1));

assign add_ln813_29_fu_1881_p2 = (add_ln813_28_reg_1997 + add_ln813_26_fu_1876_p2);

assign add_ln813_30_fu_1814_p2 = ($signed(sext_ln818_6_fu_1687_p1) + $signed(sext_ln818_1_fu_1591_p1));

assign add_ln813_31_fu_1886_p2 = ($signed(add_ln813_30_reg_2002) + $signed(sext_ln818_5_fu_1868_p1));

assign add_ln813_32_fu_1820_p2 = ($signed(sext_ln813_15_fu_1798_p1) + $signed(sext_ln70_7_fu_1619_p1));

assign add_ln813_33_fu_1830_p2 = ($signed(sext_ln813_16_fu_1826_p1) + $signed(sext_ln818_7_fu_1723_p1));

assign add_ln813_34_fu_1891_p2 = (add_ln813_33_reg_2007 + add_ln813_31_fu_1886_p2);

assign add_ln813_35_fu_1896_p2 = (add_ln813_34_fu_1891_p2 + add_ln813_29_fu_1881_p2);

assign add_ln813_fu_1792_p2 = ($signed(sext_ln813_fu_1788_p1) + $signed(14'd32));

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_01001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_109 = ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_212 = (~(ap_phi_mux_i_part1_phi_fu_402_p6 == 4'd1) & ~(ap_phi_mux_i_part1_phi_fu_402_p6 == 4'd2) & ~(ap_phi_mux_i_part1_phi_fu_402_p6 == 4'd8) & ~(ap_phi_mux_i_part1_phi_fu_402_p6 == 4'd5) & ~(ap_phi_mux_i_part1_phi_fu_402_p6 == 4'd3) & ~(ap_phi_mux_i_part1_phi_fu_402_p6 == 4'd4) & ~(ap_phi_mux_i_part1_phi_fu_402_p6 == 4'd6) & ~(ap_phi_mux_i_part1_phi_fu_402_p6 == 4'd7));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_phi_reg_pp0_iter0_data_buf_V_120_reg_679 = 'bx;

assign ap_phi_reg_pp0_iter0_data_buf_V_121_reg_656 = 'bx;

assign ap_phi_reg_pp0_iter0_data_buf_V_122_reg_633 = 'bx;

assign ap_phi_reg_pp0_iter0_data_buf_V_123_reg_610 = 'bx;

assign ap_phi_reg_pp0_iter0_data_buf_V_124_reg_587 = 'bx;

assign ap_phi_reg_pp0_iter0_data_buf_V_125_reg_564 = 'bx;

assign ap_phi_reg_pp0_iter0_data_buf_V_126_reg_541 = 'bx;

assign ap_phi_reg_pp0_iter0_data_buf_V_127_reg_518 = 'bx;

assign ap_phi_reg_pp0_iter0_data_buf_V_128_reg_495 = 'bx;

assign ap_phi_reg_pp0_iter0_data_buf_V_129_reg_472 = 'bx;

assign ap_phi_reg_pp0_iter0_data_buf_V_130_reg_449 = 'bx;

assign ap_phi_reg_pp0_iter0_data_buf_V_131_reg_426 = 'bx;

assign ap_phi_reg_pp0_iter0_p_read2_phi_reg_413 = 'bx;

assign data_buf_V_fu_1522_p1 = ap_phi_mux_p_read2_phi_phi_fu_417_p4[15:0];

assign i_part_fu_1426_p2 = (ap_phi_mux_i_part1_phi_fu_402_p6 + 4'd1);

assign icmp_ln35_fu_1546_p2 = ((ap_phi_mux_i_part1_phi_fu_402_p6 == 4'd8) ? 1'b1 : 1'b0);

assign r_V_21_fu_1852_p2 = ($signed(sext_ln1273_fu_1848_p1) - $signed(sext_ln70_fu_1836_p1));

assign r_V_23_fu_705_p1 = 21'd2097139;

assign r_V_25_fu_1639_p2 = ($signed(sext_ln70_2_fu_1623_p1) - $signed(sext_ln1273_1_fu_1635_p1));

assign r_V_27_fu_1671_p2 = ($signed(sext_ln1273_2_fu_1667_p1) + $signed(sext_ln70_3_fu_1655_p1));

assign r_V_29_fu_1707_p2 = ($signed(sext_ln1273_3_fu_1703_p1) + $signed(sext_ln70_4_fu_1691_p1));

assign r_V_31_fu_1743_p2 = ($signed(sext_ln1273_4_fu_1739_p1) + $signed(sext_ln70_5_fu_1727_p1));

assign r_V_33_fu_708_p1 = 21'd13;

assign res_0 = add_ln813_35_fu_1896_p2;

assign res_1 = add_ln813_35_fu_1896_p2;

assign res_2 = add_ln813_35_fu_1896_p2;

assign res_3 = add_ln813_35_fu_1896_p2;

assign res_4 = add_ln813_35_fu_1896_p2;

assign res_5 = add_ln813_35_fu_1896_p2;

assign res_6 = add_ln813_35_fu_1896_p2;

assign res_7 = add_ln813_35_fu_1896_p2;

assign res_8 = add_ln813_35_fu_1896_p2;

assign sext_ln1273_1_fu_1635_p1 = $signed(shl_ln1273_4_fu_1627_p3);

assign sext_ln1273_2_fu_1667_p1 = $signed(shl_ln1273_1_fu_1659_p3);

assign sext_ln1273_3_fu_1703_p1 = $signed(shl_ln1273_2_fu_1695_p3);

assign sext_ln1273_4_fu_1739_p1 = $signed(shl_ln1273_3_fu_1731_p3);

assign sext_ln1273_fu_1848_p1 = $signed(shl_ln_fu_1840_p3);

assign sext_ln70_2_fu_1623_p1 = ap_phi_reg_pp0_iter1_data_buf_V_126_reg_541;

assign sext_ln70_3_fu_1655_p1 = ap_phi_reg_pp0_iter1_data_buf_V_127_reg_518;

assign sext_ln70_4_fu_1691_p1 = ap_phi_reg_pp0_iter1_data_buf_V_128_reg_495;

assign sext_ln70_5_fu_1727_p1 = ap_phi_reg_pp0_iter1_data_buf_V_129_reg_472;

assign sext_ln70_7_fu_1619_p1 = $signed(trunc_ln818_27_fu_1609_p4);

assign sext_ln70_fu_1836_p1 = data_buf_V_120_reg_679;

assign sext_ln813_15_fu_1798_p1 = $signed(add_ln813_fu_1792_p2);

assign sext_ln813_16_fu_1826_p1 = $signed(add_ln813_32_fu_1820_p2);

assign sext_ln813_fu_1788_p1 = $signed(trunc_ln818_33_fu_1778_p4);

assign sext_ln818_1_fu_1591_p1 = $signed(trunc_ln818_25_fu_1581_p4);

assign sext_ln818_2_fu_1605_p1 = $signed(trunc_ln818_26_fu_1595_p4);

assign sext_ln818_5_fu_1868_p1 = $signed(trunc_ln818_28_reg_1987);

assign sext_ln818_6_fu_1687_p1 = $signed(trunc_ln818_29_fu_1677_p4);

assign sext_ln818_7_fu_1723_p1 = $signed(trunc_ln818_30_fu_1713_p4);

assign sext_ln818_8_fu_1759_p1 = $signed(trunc_ln818_31_fu_1749_p4);

assign sext_ln818_fu_1562_p1 = $signed(trunc_ln818_s_fu_1552_p4);

assign shl_ln1273_1_fu_1659_p3 = {{ap_phi_reg_pp0_iter1_data_buf_V_127_reg_518}, {3'd0}};

assign shl_ln1273_2_fu_1695_p3 = {{ap_phi_reg_pp0_iter1_data_buf_V_128_reg_495}, {2'd0}};

assign shl_ln1273_3_fu_1731_p3 = {{ap_phi_reg_pp0_iter1_data_buf_V_129_reg_472}, {3'd0}};

assign shl_ln1273_4_fu_1627_p3 = {{ap_phi_reg_pp0_iter1_data_buf_V_126_reg_541}, {3'd0}};

assign shl_ln_fu_1840_p3 = {{data_buf_V_120_reg_679}, {4'd0}};

assign trunc_ln818_25_fu_1581_p4 = {{ap_phi_reg_pp0_iter1_data_buf_V_123_reg_610[15:2]}};

assign trunc_ln818_26_fu_1595_p4 = {{ap_phi_reg_pp0_iter1_data_buf_V_124_reg_587[15:1]}};

assign trunc_ln818_27_fu_1609_p4 = {{ap_phi_reg_pp0_iter1_data_buf_V_125_reg_564[15:3]}};

assign trunc_ln818_29_fu_1677_p4 = {{r_V_27_fu_1671_p2[19:5]}};

assign trunc_ln818_30_fu_1713_p4 = {{r_V_29_fu_1707_p2[18:5]}};

assign trunc_ln818_31_fu_1749_p4 = {{r_V_31_fu_1743_p2[19:5]}};

assign trunc_ln818_33_fu_1778_p4 = {{ap_phi_reg_pp0_iter1_data_buf_V_131_reg_426[15:3]}};

assign trunc_ln818_s_fu_1552_p4 = {{ap_phi_reg_pp0_iter1_data_buf_V_121_reg_656[15:1]}};

assign trunc_ln_fu_1858_p4 = {{r_V_21_fu_1852_p2[20:5]}};

endmodule //alveo_hls4ml_conv_2d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s
