#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001d4918319e0 .scope module, "fulladder_struct_four" "fulladder_struct_four" 2 14;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
o000001d491841a68 .functor BUFZ 4, C4<zzzz>; HiZ drive
v000001d491899650_0 .net "A", 3 0, o000001d491841a68;  0 drivers
o000001d491841a98 .functor BUFZ 4, C4<zzzz>; HiZ drive
v000001d491899330_0 .net "B", 3 0, o000001d491841a98;  0 drivers
o000001d491841018 .functor BUFZ 1, C4<z>; HiZ drive
v000001d491898890_0 .net "Cin", 0 0, o000001d491841018;  0 drivers
v000001d491899790_0 .net "Cout", 0 0, L_000001d49189f3b0;  1 drivers
v000001d491898930_0 .net "Sum", 3 0, L_000001d49189c5d0;  1 drivers
v000001d491898a70_0 .net "c1", 0 0, L_000001d49182c680;  1 drivers
v000001d491898b10_0 .net "c2", 0 0, L_000001d49182ca70;  1 drivers
v000001d491898c50_0 .net "c3", 0 0, L_000001d49189f030;  1 drivers
L_000001d49189b630 .part o000001d491841a68, 0, 1;
L_000001d49189b590 .part o000001d491841a98, 0, 1;
L_000001d49189b950 .part o000001d491841a68, 1, 1;
L_000001d49189ae10 .part o000001d491841a98, 1, 1;
L_000001d49189a9b0 .part o000001d491841a68, 2, 1;
L_000001d49189b9f0 .part o000001d491841a98, 2, 1;
L_000001d49189b090 .part o000001d491841a68, 3, 1;
L_000001d49189ac30 .part o000001d491841a98, 3, 1;
L_000001d49189c5d0 .concat8 [ 1 1 1 1], L_000001d49182cd80, L_000001d49182c760, L_000001d49182cb50, L_000001d49189f650;
S_000001d49183ac80 .scope module, "fa0" "full_adder" 2 23, 2 1 0, S_000001d4918319e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001d49182cd10 .functor XOR 1, L_000001d49189b630, L_000001d49189b590, C4<0>, C4<0>;
L_000001d49182cd80 .functor XOR 1, L_000001d49182cd10, o000001d491841018, C4<0>, C4<0>;
L_000001d49182d020 .functor AND 1, L_000001d49189b630, L_000001d49189b590, C4<1>, C4<1>;
L_000001d49182c840 .functor AND 1, L_000001d49189b590, o000001d491841018, C4<1>, C4<1>;
L_000001d49182c610 .functor OR 1, L_000001d49182d020, L_000001d49182c840, C4<0>, C4<0>;
L_000001d49182c8b0 .functor AND 1, L_000001d49189b630, o000001d491841018, C4<1>, C4<1>;
L_000001d49182c680 .functor OR 1, L_000001d49182c610, L_000001d49182c8b0, C4<0>, C4<0>;
v000001d49182d920_0 .net "A", 0 0, L_000001d49189b630;  1 drivers
v000001d49182dce0_0 .net "B", 0 0, L_000001d49189b590;  1 drivers
v000001d491899290_0 .net "Cin", 0 0, o000001d491841018;  alias, 0 drivers
v000001d4918984d0_0 .net "Cout", 0 0, L_000001d49182c680;  alias, 1 drivers
v000001d491897f30_0 .net "Sum", 0 0, L_000001d49182cd80;  1 drivers
v000001d491897fd0_0 .net *"_ivl_0", 0 0, L_000001d49182cd10;  1 drivers
v000001d491898750_0 .net *"_ivl_10", 0 0, L_000001d49182c8b0;  1 drivers
v000001d4918990b0_0 .net *"_ivl_4", 0 0, L_000001d49182d020;  1 drivers
v000001d491897b70_0 .net *"_ivl_6", 0 0, L_000001d49182c840;  1 drivers
v000001d491897c10_0 .net *"_ivl_8", 0 0, L_000001d49182c610;  1 drivers
S_000001d491836260 .scope module, "fa1" "full_adder" 2 24, 2 1 0, S_000001d4918319e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001d49182c6f0 .functor XOR 1, L_000001d49189b950, L_000001d49189ae10, C4<0>, C4<0>;
L_000001d49182c760 .functor XOR 1, L_000001d49182c6f0, L_000001d49182c680, C4<0>, C4<0>;
L_000001d49182ced0 .functor AND 1, L_000001d49189b950, L_000001d49189ae10, C4<1>, C4<1>;
L_000001d49182c920 .functor AND 1, L_000001d49189ae10, L_000001d49182c680, C4<1>, C4<1>;
L_000001d49182c990 .functor OR 1, L_000001d49182ced0, L_000001d49182c920, C4<0>, C4<0>;
L_000001d49182ca00 .functor AND 1, L_000001d49189b950, L_000001d49182c680, C4<1>, C4<1>;
L_000001d49182ca70 .functor OR 1, L_000001d49182c990, L_000001d49182ca00, C4<0>, C4<0>;
v000001d491898bb0_0 .net "A", 0 0, L_000001d49189b950;  1 drivers
v000001d491897990_0 .net "B", 0 0, L_000001d49189ae10;  1 drivers
v000001d491898ed0_0 .net "Cin", 0 0, L_000001d49182c680;  alias, 1 drivers
v000001d491897cb0_0 .net "Cout", 0 0, L_000001d49182ca70;  alias, 1 drivers
v000001d491897a30_0 .net "Sum", 0 0, L_000001d49182c760;  1 drivers
v000001d491897d50_0 .net *"_ivl_0", 0 0, L_000001d49182c6f0;  1 drivers
v000001d4918978f0_0 .net *"_ivl_10", 0 0, L_000001d49182ca00;  1 drivers
v000001d4918987f0_0 .net *"_ivl_4", 0 0, L_000001d49182ced0;  1 drivers
v000001d491899150_0 .net *"_ivl_6", 0 0, L_000001d49182c920;  1 drivers
v000001d4918996f0_0 .net *"_ivl_8", 0 0, L_000001d49182c990;  1 drivers
S_000001d4918363f0 .scope module, "fa2" "full_adder" 2 25, 2 1 0, S_000001d4918319e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001d49182cae0 .functor XOR 1, L_000001d49189a9b0, L_000001d49189b9f0, C4<0>, C4<0>;
L_000001d49182cb50 .functor XOR 1, L_000001d49182cae0, L_000001d49182ca70, C4<0>, C4<0>;
L_000001d49182cc30 .functor AND 1, L_000001d49189a9b0, L_000001d49189b9f0, C4<1>, C4<1>;
L_000001d49182cdf0 .functor AND 1, L_000001d49189b9f0, L_000001d49182ca70, C4<1>, C4<1>;
L_000001d49189eee0 .functor OR 1, L_000001d49182cc30, L_000001d49182cdf0, C4<0>, C4<0>;
L_000001d49189f110 .functor AND 1, L_000001d49189a9b0, L_000001d49182ca70, C4<1>, C4<1>;
L_000001d49189f030 .functor OR 1, L_000001d49189eee0, L_000001d49189f110, C4<0>, C4<0>;
v000001d491898250_0 .net "A", 0 0, L_000001d49189a9b0;  1 drivers
v000001d491898610_0 .net "B", 0 0, L_000001d49189b9f0;  1 drivers
v000001d491897df0_0 .net "Cin", 0 0, L_000001d49182ca70;  alias, 1 drivers
v000001d4918986b0_0 .net "Cout", 0 0, L_000001d49189f030;  alias, 1 drivers
v000001d491897ad0_0 .net "Sum", 0 0, L_000001d49182cb50;  1 drivers
v000001d491897e90_0 .net *"_ivl_0", 0 0, L_000001d49182cae0;  1 drivers
v000001d491898f70_0 .net *"_ivl_10", 0 0, L_000001d49189f110;  1 drivers
v000001d491898390_0 .net *"_ivl_4", 0 0, L_000001d49182cc30;  1 drivers
v000001d4918993d0_0 .net *"_ivl_6", 0 0, L_000001d49182cdf0;  1 drivers
v000001d4918989d0_0 .net *"_ivl_8", 0 0, L_000001d49189eee0;  1 drivers
S_000001d4917e6090 .scope module, "fa3" "full_adder" 2 26, 2 1 0, S_000001d4918319e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001d49189f0a0 .functor XOR 1, L_000001d49189b090, L_000001d49189ac30, C4<0>, C4<0>;
L_000001d49189f650 .functor XOR 1, L_000001d49189f0a0, L_000001d49189f030, C4<0>, C4<0>;
L_000001d49189ea80 .functor AND 1, L_000001d49189b090, L_000001d49189ac30, C4<1>, C4<1>;
L_000001d49189f420 .functor AND 1, L_000001d49189ac30, L_000001d49189f030, C4<1>, C4<1>;
L_000001d49189f570 .functor OR 1, L_000001d49189ea80, L_000001d49189f420, C4<0>, C4<0>;
L_000001d49189ec40 .functor AND 1, L_000001d49189b090, L_000001d49189f030, C4<1>, C4<1>;
L_000001d49189f3b0 .functor OR 1, L_000001d49189f570, L_000001d49189ec40, C4<0>, C4<0>;
v000001d491899470_0 .net "A", 0 0, L_000001d49189b090;  1 drivers
v000001d491898570_0 .net "B", 0 0, L_000001d49189ac30;  1 drivers
v000001d491898070_0 .net "Cin", 0 0, L_000001d49189f030;  alias, 1 drivers
v000001d491898e30_0 .net "Cout", 0 0, L_000001d49189f3b0;  alias, 1 drivers
v000001d491898110_0 .net "Sum", 0 0, L_000001d49189f650;  1 drivers
v000001d4918981b0_0 .net *"_ivl_0", 0 0, L_000001d49189f0a0;  1 drivers
v000001d4918982f0_0 .net *"_ivl_10", 0 0, L_000001d49189ec40;  1 drivers
v000001d491898430_0 .net *"_ivl_4", 0 0, L_000001d49189ea80;  1 drivers
v000001d491899510_0 .net *"_ivl_6", 0 0, L_000001d49189f420;  1 drivers
v000001d4918995b0_0 .net *"_ivl_8", 0 0, L_000001d49189f570;  1 drivers
S_000001d49183aaf0 .scope module, "testbench_four" "testbench_four" 3 3;
 .timescale 0 0;
v000001d49189acd0_0 .var "A", 3 0;
v000001d49189a910_0 .var "B", 3 0;
v000001d49189c710_0 .var "Cin", 0 0;
v000001d49189b8b0_0 .net "Cout", 0 0, v000001d4918991f0_0;  1 drivers
v000001d49189aaf0_0 .net "Sum", 3 0, v000001d49189c2b0_0;  1 drivers
v000001d49189bd10_0 .var "clk", 0 0;
S_000001d4917e6220 .scope module, "dut" "fulladder_behav_four" 3 14, 4 1 0, S_000001d49183aaf0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v000001d491898cf0_0 .net "A", 3 0, v000001d49189acd0_0;  1 drivers
v000001d491898d90_0 .net "B", 3 0, v000001d49189a910_0;  1 drivers
v000001d491899010_0 .net "Cin", 0 0, v000001d49189c710_0;  1 drivers
v000001d4918991f0_0 .var "Cout", 0 0;
v000001d49189c2b0_0 .var "Sum", 3 0;
E_000001d491833590 .event anyedge, v000001d491899010_0, v000001d491898d90_0, v000001d491898cf0_0;
    .scope S_000001d4917e6220;
T_0 ;
    %wait E_000001d491833590;
    %load/vec4 v000001d491898cf0_0;
    %pad/u 5;
    %load/vec4 v000001d491898d90_0;
    %pad/u 5;
    %add;
    %load/vec4 v000001d491899010_0;
    %pad/u 5;
    %add;
    %split/vec4 4;
    %store/vec4 v000001d49189c2b0_0, 0, 4;
    %store/vec4 v000001d4918991f0_0, 0, 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001d49183aaf0;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d49189bd10_0, 0, 1;
    %end;
    .thread T_1;
    .scope S_000001d49183aaf0;
T_2 ;
    %delay 5, 0;
    %load/vec4 v000001d49189bd10_0;
    %inv;
    %store/vec4 v000001d49189bd10_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_000001d49183aaf0;
T_3 ;
    %vpi_call 3 29 "$dumpfile", "testbench_four_behav.vcd" {0 0 0};
    %vpi_call 3 30 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001d49183aaf0 {0 0 0};
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001d49189acd0_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001d49189a910_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d49189c710_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v000001d49189acd0_0, 0, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v000001d49189a910_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d49189c710_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v000001d49189acd0_0, 0, 4;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v000001d49189a910_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d49189c710_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v000001d49189acd0_0, 0, 4;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v000001d49189a910_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d49189c710_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v000001d49189acd0_0, 0, 4;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v000001d49189a910_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d49189c710_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v000001d49189acd0_0, 0, 4;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v000001d49189a910_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d49189c710_0, 0, 1;
    %delay 10, 0;
    %vpi_call 3 50 "$finish" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "./fulladder_struct_four.v";
    "fulladder_tb_four.v";
    "./fulladder_behav_four.v";
