ARM GAS  C:\Users\¾©Ûò\AppData\Local\Temp\ccAyFgZs.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32f4xx_spi.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.SPI_I2S_DeInit,"ax",%progbits
  18              		.align	1
  19              		.global	SPI_I2S_DeInit
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv4-sp-d16
  26              	SPI_I2S_DeInit:
  27              	.LVL0:
  28              	.LFB123:
  29              		.file 1 "STM32F4xx_LIB/periph/src/stm32f4xx_spi.c"
   1:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c **** /**
   2:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   ******************************************************************************
   3:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   * @file    stm32f4xx_spi.c
   4:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   * @author  MCD Application Team
   5:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   * @version V1.8.1
   6:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   * @date    27-January-2022
   7:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   * @brief   This file provides firmware functions to manage the following 
   8:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   *          functionalities of the Serial peripheral interface (SPI):
   9:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   *           + Initialization and Configuration
  10:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   *           + Data transfers functions
  11:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   *           + Hardware CRC Calculation
  12:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   *           + DMA transfers management
  13:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   *           + Interrupts and flags management 
  14:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   *           
  15:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c **** @verbatim
  16:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c **** 
  17:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****  ===================================================================
  18:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****                   ##### How to use this driver #####
  19:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****  ===================================================================
  20:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****  [..]
  21:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****    (#) Enable peripheral clock using the following functions 
  22:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****        RCC_APB2PeriphClockCmd(RCC_APB2Periph_SPI1, ENABLE) for SPI1
  23:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****        RCC_APB1PeriphClockCmd(RCC_APB1Periph_SPI2, ENABLE) for SPI2
  24:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****        RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI3, ENABLE) for SPI3
  25:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****        RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI3, ENABLE) for SPI4
  26:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****        RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI3, ENABLE) for SPI5
  27:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****        RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI3, ENABLE) for SPI6.
  28:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   
  29:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****    (#) Enable SCK, MOSI, MISO and NSS GPIO clocks using RCC_AHB1PeriphClockCmd()
ARM GAS  C:\Users\¾©Ûò\AppData\Local\Temp\ccAyFgZs.s 			page 2


  30:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****        function. In I2S mode, if an external clock source is used then the I2S 
  31:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****        CKIN pin GPIO clock should also be enabled.
  32:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   
  33:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****    (#) Peripherals alternate function: 
  34:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****        (++) Connect the pin to the desired peripherals' Alternate Function (AF) 
  35:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****             using GPIO_PinAFConfig() function
  36:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****        (++) Configure the desired pin in alternate function by: 
  37:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****             GPIO_InitStruct->GPIO_Mode = GPIO_Mode_AF
  38:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****        (++) Select the type, pull-up/pull-down and output speed via GPIO_PuPd, 
  39:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****             GPIO_OType and GPIO_Speed members
  40:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****        (++) Call GPIO_Init() function In I2S mode, if an external clock source is 
  41:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****             used then the I2S CKIN pin should be also configured in Alternate 
  42:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****             function Push-pull pull-up mode. 
  43:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****           
  44:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****    (#) Program the Polarity, Phase, First Data, Baud Rate Prescaler, Slave 
  45:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****        Management, Peripheral Mode and CRC Polynomial values using the SPI_Init()
  46:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****        function.
  47:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****        In I2S mode, program the Mode, Standard, Data Format, MCLK Output, Audio 
  48:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****        frequency and Polarity using I2S_Init() function. For I2S mode, make sure 
  49:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****        that either:
  50:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****        (++) I2S PLL is configured using the functions 
  51:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****             RCC_I2SCLKConfig(RCC_I2S2CLKSource_PLLI2S), RCC_PLLI2SCmd(ENABLE) and 
  52:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****             RCC_GetFlagStatus(RCC_FLAG_PLLI2SRDY); or 
  53:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****        (++) External clock source is configured using the function 
  54:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****             RCC_I2SCLKConfig(RCC_I2S2CLKSource_Ext) and after setting correctly 
  55:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****             the define constant I2S_EXTERNAL_CLOCK_VAL in the stm32f4xx_conf.h file. 
  56:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   
  57:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****    (#) Enable the NVIC and the corresponding interrupt using the function 
  58:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****        SPI_ITConfig() if you need to use interrupt mode. 
  59:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   
  60:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****    (#) When using the DMA mode 
  61:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****        (++) Configure the DMA using DMA_Init() function
  62:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****        (++) Active the needed channel Request using SPI_I2S_DMACmd() function
  63:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****    
  64:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****    (#) Enable the SPI using the SPI_Cmd() function or enable the I2S using
  65:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****        I2S_Cmd().
  66:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****    
  67:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****    (#) Enable the DMA using the DMA_Cmd() function when using DMA mode. 
  68:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   
  69:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****    (#) Optionally, you can enable/configure the following parameters without
  70:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****        re-initialization (i.e there is no need to call again SPI_Init() function):
  71:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****        (++) When bidirectional mode (SPI_Direction_1Line_Rx or SPI_Direction_1Line_Tx)
  72:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****             is programmed as Data direction parameter using the SPI_Init() function
  73:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****             it can be possible to switch between SPI_Direction_Tx or SPI_Direction_Rx
  74:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****             using the SPI_BiDirectionalLineConfig() function.
  75:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****        (++) When SPI_NSS_Soft is selected as Slave Select Management parameter 
  76:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****             using the SPI_Init() function it can be possible to manage the 
  77:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****             NSS internal signal using the SPI_NSSInternalSoftwareConfig() function.
  78:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****        (++) Reconfigure the data size using the SPI_DataSizeConfig() function  
  79:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****        (++) Enable or disable the SS output using the SPI_SSOutputCmd() function  
  80:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****             
  81:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****     (#) To use the CRC Hardware calculation feature refer to the Peripheral 
  82:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****         CRC hardware Calculation subsection.
  83:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****      
  84:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   
  85:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****  [..] It is possible to use SPI in I2S full duplex mode, in this case, each SPI 
  86:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****       peripheral is able to manage sending and receiving data simultaneously
ARM GAS  C:\Users\¾©Ûò\AppData\Local\Temp\ccAyFgZs.s 			page 3


  87:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****       using two data lines. Each SPI peripheral has an extended block called I2Sxext
  88:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****       (ie. I2S2ext for SPI2 and I2S3ext for SPI3).
  89:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****       The extension block is not a full SPI IP, it is used only as I2S slave to
  90:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****       implement full duplex mode. The extension block uses the same clock sources
  91:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****       as its master.          
  92:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****       To configure I2S full duplex you have to:
  93:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****               
  94:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****       (#) Configure SPIx in I2S mode (I2S_Init() function) as described above. 
  95:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****              
  96:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****       (#) Call the I2S_FullDuplexConfig() function using the same structure passed to  
  97:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****           I2S_Init() function.
  98:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****               
  99:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****       (#) Call I2S_Cmd() for SPIx then for its extended block.
 100:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****             
 101:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****       (#) To configure interrupts or DMA requests and to get/clear flag status, 
 102:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****           use I2Sxext instance for the extension block.
 103:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****                
 104:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****  [..] Functions that can be called with I2Sxext instances are: I2S_Cmd(), 
 105:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****       I2S_FullDuplexConfig(), SPI_I2S_ReceiveData(), SPI_I2S_SendData(), 
 106:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****       SPI_I2S_DMACmd(), SPI_I2S_ITConfig(), SPI_I2S_GetFlagStatus(), 
 107:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****       SPI_I2S_ClearFlag(), SPI_I2S_GetITStatus() and SPI_I2S_ClearITPendingBit().
 108:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****                    
 109:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****       Example: To use SPI3 in Full duplex mode (SPI3 is Master Tx, I2S3ext is Slave Rx):
 110:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****               
 111:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****       RCC_APB1PeriphClockCmd(RCC_APB1Periph_SPI3, ENABLE);   
 112:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****       I2S_StructInit(&I2SInitStruct);
 113:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****       I2SInitStruct.Mode = I2S_Mode_MasterTx;     
 114:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****       I2S_Init(SPI3, &I2SInitStruct);
 115:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****       I2S_FullDuplexConfig(SPI3ext, &I2SInitStruct)
 116:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****       I2S_Cmd(SPI3, ENABLE);
 117:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****       I2S_Cmd(SPI3ext, ENABLE);
 118:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****       ...
 119:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****       while (SPI_I2S_GetFlagStatus(SPI2, SPI_FLAG_TXE) == RESET)
 120:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****       {}
 121:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****       SPI_I2S_SendData(SPI3, txdata[i]);
 122:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****       ...  
 123:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****       while (SPI_I2S_GetFlagStatus(I2S3ext, SPI_FLAG_RXNE) == RESET)
 124:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****       {}
 125:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****       rxdata[i] = SPI_I2S_ReceiveData(I2S3ext);
 126:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****       ...          
 127:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****                 
 128:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****  [..]       
 129:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****    (@) In I2S mode: if an external clock is used as source clock for the I2S,  
 130:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****        then the define I2S_EXTERNAL_CLOCK_VAL in file stm32f4xx_conf.h should 
 131:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****        be enabled and set to the value of the source clock frequency (in Hz).
 132:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****    
 133:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****    (@) In SPI mode: To use the SPI TI mode, call the function SPI_TIModeCmd() 
 134:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****        just after calling the function SPI_Init().
 135:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   
 136:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c **** @endverbatim  
 137:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   *                                  
 138:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   ******************************************************************************
 139:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   * @attention
 140:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   *
 141:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   * Copyright (c) 2016 STMicroelectronics.
 142:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   * All rights reserved.
 143:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   *
ARM GAS  C:\Users\¾©Ûò\AppData\Local\Temp\ccAyFgZs.s 			page 4


 144:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   * This software is licensed under terms that can be found in the LICENSE file
 145:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   * in the root directory of this software component.
 146:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
 147:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   *
 148:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   ******************************************************************************
 149:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   */
 150:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c **** 
 151:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c **** /* Includes ------------------------------------------------------------------*/
 152:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c **** #include "stm32f4xx_spi.h"
 153:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c **** #include "stm32f4xx_rcc.h"
 154:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c **** 
 155:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c **** /** @addtogroup STM32F4xx_StdPeriph_Driver
 156:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   * @{
 157:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   */
 158:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c **** 
 159:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c **** /** @defgroup SPI 
 160:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   * @brief SPI driver modules
 161:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   * @{
 162:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   */ 
 163:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c **** 
 164:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c **** /* Private typedef -----------------------------------------------------------*/
 165:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c **** /* Private define ------------------------------------------------------------*/
 166:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c **** 
 167:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c **** /* SPI registers Masks */
 168:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c **** #define CR1_CLEAR_MASK            ((uint16_t)0x3040)
 169:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c **** #define I2SCFGR_CLEAR_MASK        ((uint16_t)0xF040)
 170:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c **** 
 171:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c **** /* RCC PLLs masks */
 172:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c **** #define PLLCFGR_PPLR_MASK         ((uint32_t)0x70000000)
 173:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c **** #define PLLCFGR_PPLN_MASK         ((uint32_t)0x00007FC0)
 174:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c **** 
 175:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c **** #define SPI_CR2_FRF               ((uint16_t)0x0010)
 176:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c **** #define SPI_SR_TIFRFE             ((uint16_t)0x0100)
 177:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c **** 
 178:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c **** /* Private macro -------------------------------------------------------------*/
 179:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c **** /* Private variables ---------------------------------------------------------*/
 180:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c **** /* Private function prototypes -----------------------------------------------*/
 181:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c **** /* Private functions ---------------------------------------------------------*/
 182:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c **** 
 183:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c **** /** @defgroup SPI_Private_Functions
 184:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   * @{
 185:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   */
 186:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c **** 
 187:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c **** /** @defgroup SPI_Group1 Initialization and Configuration functions
 188:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****  *  @brief   Initialization and Configuration functions 
 189:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****  *
 190:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c **** @verbatim   
 191:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****  ===============================================================================
 192:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****              ##### Initialization and Configuration functions ##### 
 193:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****  ===============================================================================  
 194:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****  [..] This section provides a set of functions allowing to initialize the SPI 
 195:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****       Direction, SPI Mode, SPI Data Size, SPI Polarity, SPI Phase, SPI NSS 
 196:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****       Management, SPI Baud Rate Prescaler, SPI First Bit and SPI CRC Polynomial.
 197:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   
 198:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****  [..] The SPI_Init() function follows the SPI configuration procedures for Master 
 199:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****       mode and Slave mode (details for these procedures are available in reference 
 200:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****       manual (RM0090)).
ARM GAS  C:\Users\¾©Ûò\AppData\Local\Temp\ccAyFgZs.s 			page 5


 201:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   
 202:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c **** @endverbatim
 203:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   * @{
 204:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   */
 205:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c **** 
 206:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c **** /**
 207:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   * @brief  De-initialize the SPIx peripheral registers to their default reset values.
 208:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   * @param  SPIx: To select the SPIx/I2Sx peripheral, where x can be: 1, 2, 3, 4, 5 or 6 
 209:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   *         in SPI mode or 2 or 3 in I2S mode.   
 210:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   *         
 211:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   * @note   The extended I2S blocks (ie. I2S2ext and I2S3ext blocks) are de-initialized
 212:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   *         when the relative I2S peripheral is de-initialized (the extended block's clock
 213:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   *         is managed by the I2S peripheral clock).
 214:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   *             
 215:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   * @retval None
 216:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   */
 217:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c **** void SPI_I2S_DeInit(SPI_TypeDef* SPIx)
 218:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c **** {
  30              		.loc 1 218 1 view -0
  31              		.cfi_startproc
  32              		@ args = 0, pretend = 0, frame = 0
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  34              		.loc 1 218 1 is_stmt 0 view .LVU1
  35 0000 08B5     		push	{r3, lr}
  36              	.LCFI0:
  37              		.cfi_def_cfa_offset 8
  38              		.cfi_offset 3, -8
  39              		.cfi_offset 14, -4
 219:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   /* Check the parameters */
 220:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   assert_param(IS_SPI_ALL_PERIPH(SPIx));
  40              		.loc 1 220 3 is_stmt 1 view .LVU2
 221:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c **** 
 222:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   if (SPIx == SPI1)
  41              		.loc 1 222 3 view .LVU3
  42              		.loc 1 222 6 is_stmt 0 view .LVU4
  43 0002 2A4B     		ldr	r3, .L15
  44 0004 9842     		cmp	r0, r3
  45 0006 0FD0     		beq	.L9
 223:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   {
 224:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****     /* Enable SPI1 reset state */
 225:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****     RCC_APB2PeriphResetCmd(RCC_APB2Periph_SPI1, ENABLE);
 226:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****     /* Release SPI1 from reset state */
 227:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****     RCC_APB2PeriphResetCmd(RCC_APB2Periph_SPI1, DISABLE);
 228:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   }
 229:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   else if (SPIx == SPI2)
  46              		.loc 1 229 8 is_stmt 1 view .LVU5
  47              		.loc 1 229 11 is_stmt 0 view .LVU6
  48 0008 294B     		ldr	r3, .L15+4
  49 000a 9842     		cmp	r0, r3
  50 000c 17D0     		beq	.L10
 230:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   {
 231:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****     /* Enable SPI2 reset state */
 232:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI2, ENABLE);
 233:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****     /* Release SPI2 from reset state */
 234:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI2, DISABLE);
 235:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   }
 236:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   else if (SPIx == SPI3)
ARM GAS  C:\Users\¾©Ûò\AppData\Local\Temp\ccAyFgZs.s 			page 6


  51              		.loc 1 236 8 is_stmt 1 view .LVU7
  52              		.loc 1 236 11 is_stmt 0 view .LVU8
  53 000e 294B     		ldr	r3, .L15+8
  54 0010 9842     		cmp	r0, r3
  55 0012 1FD0     		beq	.L11
 237:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   {
 238:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****     /* Enable SPI3 reset state */
 239:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI3, ENABLE);
 240:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****     /* Release SPI3 from reset state */
 241:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI3, DISABLE);
 242:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   }
 243:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   else if (SPIx == SPI4)
  56              		.loc 1 243 8 is_stmt 1 view .LVU9
  57              		.loc 1 243 11 is_stmt 0 view .LVU10
  58 0014 284B     		ldr	r3, .L15+12
  59 0016 9842     		cmp	r0, r3
  60 0018 27D0     		beq	.L12
 244:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   {
 245:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****     /* Enable SPI4 reset state */
 246:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****     RCC_APB2PeriphResetCmd(RCC_APB2Periph_SPI4, ENABLE);
 247:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****     /* Release SPI4 from reset state */
 248:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****     RCC_APB2PeriphResetCmd(RCC_APB2Periph_SPI4, DISABLE);
 249:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   }
 250:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   else if (SPIx == SPI5)
  61              		.loc 1 250 8 is_stmt 1 view .LVU11
  62              		.loc 1 250 11 is_stmt 0 view .LVU12
  63 001a 284B     		ldr	r3, .L15+16
  64 001c 9842     		cmp	r0, r3
  65 001e 2FD0     		beq	.L13
 251:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   {
 252:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****     /* Enable SPI5 reset state */
 253:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****     RCC_APB2PeriphResetCmd(RCC_APB2Periph_SPI5, ENABLE);
 254:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****     /* Release SPI5 from reset state */
 255:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****     RCC_APB2PeriphResetCmd(RCC_APB2Periph_SPI5, DISABLE);
 256:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   }
 257:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   else 
 258:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   {
 259:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****     if (SPIx == SPI6)
  66              		.loc 1 259 5 is_stmt 1 view .LVU13
  67              		.loc 1 259 8 is_stmt 0 view .LVU14
  68 0020 274B     		ldr	r3, .L15+20
  69 0022 9842     		cmp	r0, r3
  70 0024 37D0     		beq	.L14
  71              	.LVL1:
  72              	.L1:
 260:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****     {
 261:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****       /* Enable SPI6 reset state */
 262:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****       RCC_APB2PeriphResetCmd(RCC_APB2Periph_SPI6, ENABLE);
 263:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****       /* Release SPI6 from reset state */
 264:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****       RCC_APB2PeriphResetCmd(RCC_APB2Periph_SPI6, DISABLE);
 265:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****     }
 266:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   }
 267:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c **** }
  73              		.loc 1 267 1 view .LVU15
  74 0026 08BD     		pop	{r3, pc}
  75              	.LVL2:
  76              	.L9:
ARM GAS  C:\Users\¾©Ûò\AppData\Local\Temp\ccAyFgZs.s 			page 7


 225:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****     /* Release SPI1 from reset state */
  77              		.loc 1 225 5 is_stmt 1 view .LVU16
  78 0028 0121     		movs	r1, #1
  79 002a 4FF48050 		mov	r0, #4096
  80              	.LVL3:
 225:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****     /* Release SPI1 from reset state */
  81              		.loc 1 225 5 is_stmt 0 view .LVU17
  82 002e FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
  83              	.LVL4:
 227:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   }
  84              		.loc 1 227 5 is_stmt 1 view .LVU18
  85 0032 0021     		movs	r1, #0
  86 0034 4FF48050 		mov	r0, #4096
  87 0038 FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
  88              	.LVL5:
  89 003c F3E7     		b	.L1
  90              	.LVL6:
  91              	.L10:
 232:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****     /* Release SPI2 from reset state */
  92              		.loc 1 232 5 view .LVU19
  93 003e 0121     		movs	r1, #1
  94 0040 4FF48040 		mov	r0, #16384
  95              	.LVL7:
 232:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****     /* Release SPI2 from reset state */
  96              		.loc 1 232 5 is_stmt 0 view .LVU20
  97 0044 FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
  98              	.LVL8:
 234:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   }
  99              		.loc 1 234 5 is_stmt 1 view .LVU21
 100 0048 0021     		movs	r1, #0
 101 004a 4FF48040 		mov	r0, #16384
 102 004e FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 103              	.LVL9:
 104 0052 E8E7     		b	.L1
 105              	.LVL10:
 106              	.L11:
 239:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****     /* Release SPI3 from reset state */
 107              		.loc 1 239 5 view .LVU22
 108 0054 0121     		movs	r1, #1
 109 0056 4FF40040 		mov	r0, #32768
 110              	.LVL11:
 239:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****     /* Release SPI3 from reset state */
 111              		.loc 1 239 5 is_stmt 0 view .LVU23
 112 005a FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 113              	.LVL12:
 241:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   }
 114              		.loc 1 241 5 is_stmt 1 view .LVU24
 115 005e 0021     		movs	r1, #0
 116 0060 4FF40040 		mov	r0, #32768
 117 0064 FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 118              	.LVL13:
 119 0068 DDE7     		b	.L1
 120              	.LVL14:
 121              	.L12:
 246:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****     /* Release SPI4 from reset state */
 122              		.loc 1 246 5 view .LVU25
 123 006a 0121     		movs	r1, #1
ARM GAS  C:\Users\¾©Ûò\AppData\Local\Temp\ccAyFgZs.s 			page 8


 124 006c 4FF40050 		mov	r0, #8192
 125              	.LVL15:
 246:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****     /* Release SPI4 from reset state */
 126              		.loc 1 246 5 is_stmt 0 view .LVU26
 127 0070 FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
 128              	.LVL16:
 248:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   }
 129              		.loc 1 248 5 is_stmt 1 view .LVU27
 130 0074 0021     		movs	r1, #0
 131 0076 4FF40050 		mov	r0, #8192
 132 007a FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
 133              	.LVL17:
 134 007e D2E7     		b	.L1
 135              	.LVL18:
 136              	.L13:
 253:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****     /* Release SPI5 from reset state */
 137              		.loc 1 253 5 view .LVU28
 138 0080 0121     		movs	r1, #1
 139 0082 4FF48010 		mov	r0, #1048576
 140              	.LVL19:
 253:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****     /* Release SPI5 from reset state */
 141              		.loc 1 253 5 is_stmt 0 view .LVU29
 142 0086 FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
 143              	.LVL20:
 255:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   }
 144              		.loc 1 255 5 is_stmt 1 view .LVU30
 145 008a 0021     		movs	r1, #0
 146 008c 4FF48010 		mov	r0, #1048576
 147 0090 FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
 148              	.LVL21:
 149 0094 C7E7     		b	.L1
 150              	.LVL22:
 151              	.L14:
 262:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****       /* Release SPI6 from reset state */
 152              		.loc 1 262 7 view .LVU31
 153 0096 0121     		movs	r1, #1
 154 0098 4FF40010 		mov	r0, #2097152
 155              	.LVL23:
 262:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****       /* Release SPI6 from reset state */
 156              		.loc 1 262 7 is_stmt 0 view .LVU32
 157 009c FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
 158              	.LVL24:
 264:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****     }
 159              		.loc 1 264 7 is_stmt 1 view .LVU33
 160 00a0 0021     		movs	r1, #0
 161 00a2 4FF40010 		mov	r0, #2097152
 162 00a6 FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
 163              	.LVL25:
 164              		.loc 1 267 1 is_stmt 0 view .LVU34
 165 00aa BCE7     		b	.L1
 166              	.L16:
 167              		.align	2
 168              	.L15:
 169 00ac 00300140 		.word	1073819648
 170 00b0 00380040 		.word	1073756160
 171 00b4 003C0040 		.word	1073757184
 172 00b8 00340140 		.word	1073820672
ARM GAS  C:\Users\¾©Ûò\AppData\Local\Temp\ccAyFgZs.s 			page 9


 173 00bc 00500140 		.word	1073827840
 174 00c0 00540140 		.word	1073828864
 175              		.cfi_endproc
 176              	.LFE123:
 178              		.section	.text.SPI_Init,"ax",%progbits
 179              		.align	1
 180              		.global	SPI_Init
 181              		.syntax unified
 182              		.thumb
 183              		.thumb_func
 184              		.fpu fpv4-sp-d16
 186              	SPI_Init:
 187              	.LVL26:
 188              	.LFB124:
 268:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c **** 
 269:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c **** /**
 270:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   * @brief  Initializes the SPIx peripheral according to the specified 
 271:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   *         parameters in the SPI_InitStruct.
 272:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   * @param  SPIx: where x can be 1, 2, 3, 4, 5 or 6 to select the SPI peripheral.
 273:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   * @param  SPI_InitStruct: pointer to a SPI_InitTypeDef structure that
 274:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   *         contains the configuration information for the specified SPI peripheral.
 275:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   * @retval None
 276:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   */
 277:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c **** void SPI_Init(SPI_TypeDef* SPIx, SPI_InitTypeDef* SPI_InitStruct)
 278:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c **** {
 189              		.loc 1 278 1 is_stmt 1 view -0
 190              		.cfi_startproc
 191              		@ args = 0, pretend = 0, frame = 0
 192              		@ frame_needed = 0, uses_anonymous_args = 0
 193              		.loc 1 278 1 is_stmt 0 view .LVU36
 194 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
 195              	.LCFI1:
 196              		.cfi_def_cfa_offset 24
 197              		.cfi_offset 4, -24
 198              		.cfi_offset 5, -20
 199              		.cfi_offset 6, -16
 200              		.cfi_offset 7, -12
 201              		.cfi_offset 8, -8
 202              		.cfi_offset 14, -4
 279:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   uint16_t tmpreg = 0;
 203              		.loc 1 279 3 is_stmt 1 view .LVU37
 204              	.LVL27:
 280:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   
 281:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   /* check the parameters */
 282:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   assert_param(IS_SPI_ALL_PERIPH(SPIx));
 205              		.loc 1 282 3 view .LVU38
 283:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   
 284:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   /* Check the SPI parameters */
 285:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   assert_param(IS_SPI_DIRECTION_MODE(SPI_InitStruct->SPI_Direction));
 206              		.loc 1 285 3 view .LVU39
 286:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   assert_param(IS_SPI_MODE(SPI_InitStruct->SPI_Mode));
 207              		.loc 1 286 3 view .LVU40
 287:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   assert_param(IS_SPI_DATASIZE(SPI_InitStruct->SPI_DataSize));
 208              		.loc 1 287 3 view .LVU41
 288:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   assert_param(IS_SPI_CPOL(SPI_InitStruct->SPI_CPOL));
 209              		.loc 1 288 3 view .LVU42
 289:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   assert_param(IS_SPI_CPHA(SPI_InitStruct->SPI_CPHA));
ARM GAS  C:\Users\¾©Ûò\AppData\Local\Temp\ccAyFgZs.s 			page 10


 210              		.loc 1 289 3 view .LVU43
 290:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   assert_param(IS_SPI_NSS(SPI_InitStruct->SPI_NSS));
 211              		.loc 1 290 3 view .LVU44
 291:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   assert_param(IS_SPI_BAUDRATE_PRESCALER(SPI_InitStruct->SPI_BaudRatePrescaler));
 212              		.loc 1 291 3 view .LVU45
 292:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   assert_param(IS_SPI_FIRST_BIT(SPI_InitStruct->SPI_FirstBit));
 213              		.loc 1 292 3 view .LVU46
 293:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   assert_param(IS_SPI_CRC_POLYNOMIAL(SPI_InitStruct->SPI_CRCPolynomial));
 214              		.loc 1 293 3 view .LVU47
 294:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c **** 
 295:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c **** /*---------------------------- SPIx CR1 Configuration ------------------------*/
 296:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   /* Get the SPIx CR1 value */
 297:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   tmpreg = SPIx->CR1;
 215              		.loc 1 297 3 view .LVU48
 216              		.loc 1 297 10 is_stmt 0 view .LVU49
 217 0004 0388     		ldrh	r3, [r0]
 218              	.LVL28:
 298:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   /* Clear BIDIMode, BIDIOE, RxONLY, SSM, SSI, LSBFirst, BR, MSTR, CPOL and CPHA bits */
 299:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   tmpreg &= CR1_CLEAR_MASK;
 219              		.loc 1 299 3 is_stmt 1 view .LVU50
 220              		.loc 1 299 10 is_stmt 0 view .LVU51
 221 0006 03F44152 		and	r2, r3, #12352
 222              	.LVL29:
 300:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   /* Configure SPIx: direction, NSS management, first transmitted bit, BaudRate prescaler
 301:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****      master/salve mode, CPOL and CPHA */
 302:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   /* Set BIDImode, BIDIOE and RxONLY bits according to SPI_Direction value */
 303:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
 304:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   /* Set LSBFirst bit according to SPI_FirstBit value */
 305:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   /* Set BR bits according to SPI_BaudRatePrescaler value */
 306:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   /* Set CPOL bit according to SPI_CPOL value */
 307:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   /* Set CPHA bit according to SPI_CPHA value */
 308:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 223              		.loc 1 308 3 is_stmt 1 view .LVU52
 224              		.loc 1 308 48 is_stmt 0 view .LVU53
 225 000a B1F800E0 		ldrh	lr, [r1]
 226              		.loc 1 308 80 view .LVU54
 227 000e B1F80280 		ldrh	r8, [r1, #2]
 309:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****                   SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
 228              		.loc 1 309 33 view .LVU55
 229 0012 B1F804C0 		ldrh	ip, [r1, #4]
 230              		.loc 1 309 64 view .LVU56
 231 0016 CF88     		ldrh	r7, [r1, #6]
 310:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****                   SPI_InitStruct->SPI_CPHA | SPI_InitStruct->SPI_NSS |  
 232              		.loc 1 310 33 view .LVU57
 233 0018 0E89     		ldrh	r6, [r1, #8]
 234              		.loc 1 310 60 view .LVU58
 235 001a 4D89     		ldrh	r5, [r1, #10]
 311:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****                   SPI_InitStruct->SPI_BaudRatePrescaler | SPI_InitStruct->SPI_FirstBit);
 236              		.loc 1 311 33 view .LVU59
 237 001c 8C89     		ldrh	r4, [r1, #12]
 238              		.loc 1 311 73 view .LVU60
 239 001e CB89     		ldrh	r3, [r1, #14]
 308:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****                   SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
 240              		.loc 1 308 13 view .LVU61
 241 0020 4EEA080E 		orr	lr, lr, r8
 242 0024 4CEA0E0C 		orr	ip, ip, lr
 243 0028 47EA0C07 		orr	r7, r7, ip
ARM GAS  C:\Users\¾©Ûò\AppData\Local\Temp\ccAyFgZs.s 			page 11


 244 002c 3E43     		orrs	r6, r6, r7
 245 002e 3543     		orrs	r5, r5, r6
 246 0030 2C43     		orrs	r4, r4, r5
 247 0032 2343     		orrs	r3, r3, r4
 308:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****                   SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
 248              		.loc 1 308 10 view .LVU62
 249 0034 1343     		orrs	r3, r3, r2
 250              	.LVL30:
 312:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   /* Write to SPIx CR1 */
 313:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   SPIx->CR1 = tmpreg;
 251              		.loc 1 313 3 is_stmt 1 view .LVU63
 252              		.loc 1 313 13 is_stmt 0 view .LVU64
 253 0036 0380     		strh	r3, [r0]	@ movhi
 314:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c **** 
 315:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   /* Activate the SPI mode (Reset I2SMOD bit in I2SCFGR register) */
 316:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   SPIx->I2SCFGR &= (uint16_t)~((uint16_t)SPI_I2SCFGR_I2SMOD);
 254              		.loc 1 316 3 is_stmt 1 view .LVU65
 255              		.loc 1 316 17 is_stmt 0 view .LVU66
 256 0038 838B     		ldrh	r3, [r0, #28]
 257              	.LVL31:
 258              		.loc 1 316 17 view .LVU67
 259 003a 9BB2     		uxth	r3, r3
 260 003c 23F40063 		bic	r3, r3, #2048
 261 0040 9BB2     		uxth	r3, r3
 262 0042 8383     		strh	r3, [r0, #28]	@ movhi
 263              	.LVL32:
 317:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c **** /*---------------------------- SPIx CRCPOLY Configuration --------------------*/
 318:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   /* Write to SPIx CRCPOLY */
 319:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   SPIx->CRCPR = SPI_InitStruct->SPI_CRCPolynomial;
 264              		.loc 1 319 3 is_stmt 1 view .LVU68
 265              		.loc 1 319 31 is_stmt 0 view .LVU69
 266 0044 0B8A     		ldrh	r3, [r1, #16]
 267              		.loc 1 319 15 view .LVU70
 268 0046 0382     		strh	r3, [r0, #16]	@ movhi
 320:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c **** }
 269              		.loc 1 320 1 view .LVU71
 270 0048 BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 271              		.cfi_endproc
 272              	.LFE124:
 274              		.section	.text.I2S_Init,"ax",%progbits
 275              		.align	1
 276              		.global	I2S_Init
 277              		.syntax unified
 278              		.thumb
 279              		.thumb_func
 280              		.fpu fpv4-sp-d16
 282              	I2S_Init:
 283              	.LVL33:
 284              	.LFB125:
 321:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c **** 
 322:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c **** /**
 323:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   * @brief  Initializes the SPIx peripheral according to the specified 
 324:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   *         parameters in the I2S_InitStruct.
 325:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   * @param  SPIx: where x can be  2 or 3 to select the SPI peripheral (configured in I2S mode).
 326:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   * @param  I2S_InitStruct: pointer to an I2S_InitTypeDef structure that
 327:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   *         contains the configuration information for the specified SPI peripheral
 328:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   *         configured in I2S mode.
ARM GAS  C:\Users\¾©Ûò\AppData\Local\Temp\ccAyFgZs.s 			page 12


 329:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   *           
 330:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   * @note   The function calculates the optimal prescaler needed to obtain the most 
 331:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   *         accurate audio frequency (depending on the I2S clock source, the PLL values 
 332:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   *         and the product configuration). But in case the prescaler value is greater 
 333:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   *         than 511, the default value (0x02) will be configured instead.    
 334:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   * 
 335:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   * @note   if an external clock is used as source clock for the I2S, then the define
 336:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   *         I2S_EXTERNAL_CLOCK_VAL in file stm32f4xx_conf.h should be enabled and set
 337:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   *         to the value of the source clock frequency (in Hz).
 338:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   *  
 339:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   * @retval None
 340:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   */
 341:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c **** void I2S_Init(SPI_TypeDef* SPIx, I2S_InitTypeDef* I2S_InitStruct)
 342:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c **** {
 285              		.loc 1 342 1 is_stmt 1 view -0
 286              		.cfi_startproc
 287              		@ args = 0, pretend = 0, frame = 0
 288              		@ frame_needed = 0, uses_anonymous_args = 0
 289              		@ link register save eliminated.
 290              		.loc 1 342 1 is_stmt 0 view .LVU73
 291 0000 F0B4     		push	{r4, r5, r6, r7}
 292              	.LCFI2:
 293              		.cfi_def_cfa_offset 16
 294              		.cfi_offset 4, -16
 295              		.cfi_offset 5, -12
 296              		.cfi_offset 6, -8
 297              		.cfi_offset 7, -4
 343:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   uint16_t tmpreg = 0, i2sdiv = 2, i2sodd = 0, packetlength = 1;
 298              		.loc 1 343 3 is_stmt 1 view .LVU74
 299              	.LVL34:
 344:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   uint32_t tmp = 0, i2sclk = 0;
 300              		.loc 1 344 3 view .LVU75
 345:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c **** #ifndef I2S_EXTERNAL_CLOCK_VAL
 346:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   uint32_t pllm = 0, plln = 0, pllr = 0;
 301              		.loc 1 346 3 view .LVU76
 347:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c **** #endif /* I2S_EXTERNAL_CLOCK_VAL */
 348:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   
 349:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   /* Check the I2S parameters */
 350:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   assert_param(IS_SPI_23_PERIPH(SPIx));
 302              		.loc 1 350 3 view .LVU77
 351:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   assert_param(IS_I2S_MODE(I2S_InitStruct->I2S_Mode));
 303              		.loc 1 351 3 view .LVU78
 352:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   assert_param(IS_I2S_STANDARD(I2S_InitStruct->I2S_Standard));
 304              		.loc 1 352 3 view .LVU79
 353:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   assert_param(IS_I2S_DATA_FORMAT(I2S_InitStruct->I2S_DataFormat));
 305              		.loc 1 353 3 view .LVU80
 354:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   assert_param(IS_I2S_MCLK_OUTPUT(I2S_InitStruct->I2S_MCLKOutput));
 306              		.loc 1 354 3 view .LVU81
 355:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   assert_param(IS_I2S_AUDIO_FREQ(I2S_InitStruct->I2S_AudioFreq));
 307              		.loc 1 355 3 view .LVU82
 356:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   assert_param(IS_I2S_CPOL(I2S_InitStruct->I2S_CPOL));  
 308              		.loc 1 356 3 view .LVU83
 357:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c **** 
 358:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c **** /*----------------------- SPIx I2SCFGR & I2SPR Configuration -----------------*/
 359:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
 360:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   SPIx->I2SCFGR &= I2SCFGR_CLEAR_MASK; 
 309              		.loc 1 360 3 view .LVU84
ARM GAS  C:\Users\¾©Ûò\AppData\Local\Temp\ccAyFgZs.s 			page 13


 310              		.loc 1 360 17 is_stmt 0 view .LVU85
 311 0002 838B     		ldrh	r3, [r0, #28]
 312 0004 9BB2     		uxth	r3, r3
 313 0006 23F47B63 		bic	r3, r3, #4016
 314 000a 23F00F03 		bic	r3, r3, #15
 315 000e 9BB2     		uxth	r3, r3
 316 0010 8383     		strh	r3, [r0, #28]	@ movhi
 361:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   SPIx->I2SPR = 0x0002;
 317              		.loc 1 361 3 is_stmt 1 view .LVU86
 318              		.loc 1 361 15 is_stmt 0 view .LVU87
 319 0012 0223     		movs	r3, #2
 320 0014 0384     		strh	r3, [r0, #32]	@ movhi
 362:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   
 363:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   /* Get the I2SCFGR register value */
 364:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   tmpreg = SPIx->I2SCFGR;
 321              		.loc 1 364 3 is_stmt 1 view .LVU88
 322              		.loc 1 364 10 is_stmt 0 view .LVU89
 323 0016 828B     		ldrh	r2, [r0, #28]
 324 0018 92B2     		uxth	r2, r2
 325              	.LVL35:
 365:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   
 366:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   /* If the default value has to be written, reinitialize i2sdiv and i2sodd*/
 367:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   if(I2S_InitStruct->I2S_AudioFreq == I2S_AudioFreq_Default)
 326              		.loc 1 367 3 is_stmt 1 view .LVU90
 327              		.loc 1 367 20 is_stmt 0 view .LVU91
 328 001a 8B68     		ldr	r3, [r1, #8]
 329              		.loc 1 367 5 view .LVU92
 330 001c 022B     		cmp	r3, #2
 331 001e 6DD0     		beq	.L29
 368:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   {
 369:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****     i2sodd = (uint16_t)0;
 370:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****     i2sdiv = (uint16_t)2;   
 371:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   }
 372:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   /* If the requested audio frequency is not the default, compute the prescaler */
 373:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   else
 374:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   {
 375:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****     /* Check the frame length (For the Prescaler computing) *******************/
 376:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****     if(I2S_InitStruct->I2S_DataFormat == I2S_DataFormat_16b)
 332              		.loc 1 376 5 is_stmt 1 view .LVU93
 333              		.loc 1 376 22 is_stmt 0 view .LVU94
 334 0020 8B88     		ldrh	r3, [r1, #4]
 335              		.loc 1 376 7 view .LVU95
 336 0022 002B     		cmp	r3, #0
 337 0024 56D1     		bne	.L30
 377:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****     {
 378:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****       /* Packet length is 16 bits */
 379:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****       packetlength = 16;
 338              		.loc 1 379 20 view .LVU96
 339 0026 1027     		movs	r7, #16
 340              	.L21:
 341              	.LVL36:
 380:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****     }
 381:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****     else
 382:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****     {
 383:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****       /* Packet length is 32 bits */
 384:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****       packetlength = 32;
 385:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****     }
ARM GAS  C:\Users\¾©Ûò\AppData\Local\Temp\ccAyFgZs.s 			page 14


 386:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c **** 
 387:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****     if(I2S_InitStruct->I2S_Standard <= I2S_Standard_LSB)
 342              		.loc 1 387 5 is_stmt 1 view .LVU97
 343              		.loc 1 387 22 is_stmt 0 view .LVU98
 344 0028 4B88     		ldrh	r3, [r1, #2]
 345              		.loc 1 387 7 view .LVU99
 346 002a 202B     		cmp	r3, #32
 347 002c 01D8     		bhi	.L22
 388:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****     {
 389:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****       /* In I2S standard packet length is multiplied by 2 */
 390:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****       packetlength = packetlength * 2;
 348              		.loc 1 390 7 is_stmt 1 view .LVU100
 349              		.loc 1 390 20 is_stmt 0 view .LVU101
 350 002e 7C00     		lsls	r4, r7, #1
 351 0030 A7B2     		uxth	r7, r4
 352              	.LVL37:
 353              	.L22:
 391:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****     }
 392:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c **** 
 393:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****     /* Get I2S source Clock frequency  ****************************************/
 394:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****       
 395:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****     /* If an external I2S clock has to be used, this define should be set  
 396:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****        in the project configuration or in the stm32f4xx_conf.h file */
 397:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   #ifdef I2S_EXTERNAL_CLOCK_VAL     
 398:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****     /* Set external clock as I2S clock source */
 399:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****     if ((RCC->CFGR & RCC_CFGR_I2SSRC) == 0)
 400:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****     {
 401:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****       RCC->CFGR |= (uint32_t)RCC_CFGR_I2SSRC;
 402:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****     }
 403:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****     
 404:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****     /* Set the I2S clock to the external clock  value */
 405:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****     i2sclk = I2S_EXTERNAL_CLOCK_VAL;
 406:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c **** 
 407:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   #else /* There is no define for External I2S clock source */
 408:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****     /* Set PLLI2S as I2S clock source */
 409:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****     if ((RCC->CFGR & RCC_CFGR_I2SSRC) != 0)
 354              		.loc 1 409 5 is_stmt 1 view .LVU102
 355              		.loc 1 409 13 is_stmt 0 view .LVU103
 356 0032 344B     		ldr	r3, .L34
 357 0034 9B68     		ldr	r3, [r3, #8]
 358              		.loc 1 409 8 view .LVU104
 359 0036 13F4000F 		tst	r3, #8388608
 360 003a 04D0     		beq	.L23
 410:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****     {
 411:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****       RCC->CFGR &= ~(uint32_t)RCC_CFGR_I2SSRC;
 361              		.loc 1 411 7 is_stmt 1 view .LVU105
 362              		.loc 1 411 17 is_stmt 0 view .LVU106
 363 003c 314C     		ldr	r4, .L34
 364 003e A368     		ldr	r3, [r4, #8]
 365 0040 23F40003 		bic	r3, r3, #8388608
 366 0044 A360     		str	r3, [r4, #8]
 367              	.L23:
 412:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****     }    
 413:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****     
 414:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****     /* Get the PLLI2SN value */
 415:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****     plln = (uint32_t)(((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6) & \
 368              		.loc 1 415 5 is_stmt 1 view .LVU107
ARM GAS  C:\Users\¾©Ûò\AppData\Local\Temp\ccAyFgZs.s 			page 15


 369              		.loc 1 415 28 is_stmt 0 view .LVU108
 370 0046 2F4D     		ldr	r5, .L34
 371 0048 D5F88440 		ldr	r4, [r5, #132]
 372              		.loc 1 415 10 view .LVU109
 373 004c C4F38814 		ubfx	r4, r4, #6, #9
 374              	.LVL38:
 416:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****                       (RCC_PLLI2SCFGR_PLLI2SN >> 6));
 417:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****     
 418:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****     /* Get the PLLI2SR value */
 419:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****     pllr = (uint32_t)(((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28) & \
 375              		.loc 1 419 5 is_stmt 1 view .LVU110
 376              		.loc 1 419 28 is_stmt 0 view .LVU111
 377 0050 D5F88430 		ldr	r3, [r5, #132]
 378              		.loc 1 419 10 view .LVU112
 379 0054 C3F30273 		ubfx	r3, r3, #28, #3
 380              	.LVL39:
 420:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****                       (RCC_PLLI2SCFGR_PLLI2SR >> 28));
 421:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****     
 422:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****     /* Get the PLLM value */
 423:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****     pllm = (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM);
 381              		.loc 1 423 5 is_stmt 1 view .LVU113
 382              		.loc 1 423 26 is_stmt 0 view .LVU114
 383 0058 6E68     		ldr	r6, [r5, #4]
 384              		.loc 1 423 10 view .LVU115
 385 005a 06F03F06 		and	r6, r6, #63
 386              	.LVL40:
 424:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c **** 
 425:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****     if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)
 387              		.loc 1 425 5 is_stmt 1 view .LVU116
 388              		.loc 1 425 12 is_stmt 0 view .LVU117
 389 005e 6D68     		ldr	r5, [r5, #4]
 390              		.loc 1 425 7 view .LVU118
 391 0060 15F4800F 		tst	r5, #4194304
 392 0064 38D0     		beq	.L24
 426:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****     {
 427:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****       /* Get the I2S source clock value */
 428:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****       i2sclk = (uint32_t)(((HSE_VALUE / pllm) * plln) / pllr);
 393              		.loc 1 428 7 is_stmt 1 view .LVU119
 394              		.loc 1 428 39 is_stmt 0 view .LVU120
 395 0066 284D     		ldr	r5, .L34+4
 396 0068 B5FBF6F6 		udiv	r6, r5, r6
 397              	.LVL41:
 398              		.loc 1 428 47 view .LVU121
 399 006c 04FB06F4 		mul	r4, r4, r6
 400              	.LVL42:
 401              		.loc 1 428 14 view .LVU122
 402 0070 B4FBF3F3 		udiv	r3, r4, r3
 403              	.LVL43:
 404              	.L25:
 429:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****     }
 430:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****     else
 431:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****     { /* Get the I2S source clock value */
 432:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****       i2sclk = (uint32_t)(((HSI_VALUE / pllm) * plln) / pllr);
 433:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****     }
 434:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   #endif /* I2S_EXTERNAL_CLOCK_VAL */
 435:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****     
 436:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****     /* Compute the Real divider depending on the MCLK output state, with a floating point */
ARM GAS  C:\Users\¾©Ûò\AppData\Local\Temp\ccAyFgZs.s 			page 16


 437:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****     if(I2S_InitStruct->I2S_MCLKOutput == I2S_MCLKOutput_Enable)
 405              		.loc 1 437 5 is_stmt 1 view .LVU123
 406              		.loc 1 437 22 is_stmt 0 view .LVU124
 407 0074 CC88     		ldrh	r4, [r1, #6]
 408              		.loc 1 437 7 view .LVU125
 409 0076 B4F5007F 		cmp	r4, #512
 410 007a 35D0     		beq	.L33
 438:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****     {
 439:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****       /* MCLK output is enabled */
 440:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****       tmp = (uint16_t)(((((i2sclk / 256) * 10) / I2S_InitStruct->I2S_AudioFreq)) + 5);
 441:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****     }
 442:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****     else
 443:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****     {
 444:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****       /* MCLK output is disabled */
 445:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****       tmp = (uint16_t)(((((i2sclk / (32 * packetlength)) *10 ) / I2S_InitStruct->I2S_AudioFreq)) + 
 411              		.loc 1 445 7 is_stmt 1 view .LVU126
 412              		.loc 1 445 41 is_stmt 0 view .LVU127
 413 007c 7C01     		lsls	r4, r7, #5
 414              		.loc 1 445 35 view .LVU128
 415 007e B3FBF4F3 		udiv	r3, r3, r4
 416              	.LVL44:
 417              		.loc 1 445 58 view .LVU129
 418 0082 03EB8303 		add	r3, r3, r3, lsl #2
 419 0086 5B00     		lsls	r3, r3, #1
 420              		.loc 1 445 80 view .LVU130
 421 0088 8C68     		ldr	r4, [r1, #8]
 422              		.loc 1 445 64 view .LVU131
 423 008a B3FBF4F3 		udiv	r3, r3, r4
 424              		.loc 1 445 13 view .LVU132
 425 008e 0533     		adds	r3, r3, #5
 426 0090 9BB2     		uxth	r3, r3
 427              	.LVL45:
 428              	.L27:
 446:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****     }
 447:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****     
 448:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****     /* Remove the flatting point */
 449:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****     tmp = tmp / 10;  
 429              		.loc 1 449 5 is_stmt 1 view .LVU133
 430              		.loc 1 449 9 is_stmt 0 view .LVU134
 431 0092 1E4C     		ldr	r4, .L34+8
 432 0094 A4FB0343 		umull	r4, r3, r4, r3
 433              	.LVL46:
 450:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****       
 451:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****     /* Check the parity of the divider */
 452:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****     i2sodd = (uint16_t)(tmp & (uint16_t)0x0001);
 434              		.loc 1 452 5 is_stmt 1 view .LVU135
 435              		.loc 1 452 12 is_stmt 0 view .LVU136
 436 0098 C3F3C004 		ubfx	r4, r3, #3, #1
 437              	.LVL47:
 453:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****    
 454:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****     /* Compute the i2sdiv prescaler */
 455:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****     i2sdiv = (uint16_t)((tmp - i2sodd) / 2);
 438              		.loc 1 455 5 is_stmt 1 view .LVU137
 439              		.loc 1 455 30 is_stmt 0 view .LVU138
 440 009c C4EBD303 		rsb	r3, r4, r3, lsr #3
 441              	.LVL48:
 442              		.loc 1 455 12 view .LVU139
ARM GAS  C:\Users\¾©Ûò\AppData\Local\Temp\ccAyFgZs.s 			page 17


 443 00a0 C3F34F03 		ubfx	r3, r3, #1, #16
 444              	.LVL49:
 456:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****    
 457:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****     /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
 458:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****     i2sodd = (uint16_t) (i2sodd << 8);
 445              		.loc 1 458 5 is_stmt 1 view .LVU140
 446              		.loc 1 458 12 is_stmt 0 view .LVU141
 447 00a4 2502     		lsls	r5, r4, #8
 448              	.LVL50:
 449              	.L20:
 459:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   }
 460:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c **** 
 461:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   /* Test if the divider is 1 or 0 or greater than 0xFF */
 462:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   if ((i2sdiv < 2) || (i2sdiv > 0xFF))
 450              		.loc 1 462 3 is_stmt 1 view .LVU142
 451              		.loc 1 462 20 is_stmt 0 view .LVU143
 452 00a6 9C1E     		subs	r4, r3, #2
 453 00a8 A4B2     		uxth	r4, r4
 454              		.loc 1 462 6 view .LVU144
 455 00aa FD2C     		cmp	r4, #253
 456 00ac 01D9     		bls	.L28
 463:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   {
 464:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****     /* Set the default values */
 465:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****     i2sdiv = 2;
 466:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****     i2sodd = 0;
 457              		.loc 1 466 12 view .LVU145
 458 00ae 0025     		movs	r5, #0
 459              	.LVL51:
 465:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****     i2sodd = 0;
 460              		.loc 1 465 12 view .LVU146
 461 00b0 0223     		movs	r3, #2
 462              	.LVL52:
 463              	.L28:
 467:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   }
 468:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c **** 
 469:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   /* Write to SPIx I2SPR register the computed value */
 470:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   SPIx->I2SPR = (uint16_t)((uint16_t)i2sdiv | (uint16_t)(i2sodd | (uint16_t)I2S_InitStruct->I2S_MCL
 464              		.loc 1 470 3 is_stmt 1 view .LVU147
 465              		.loc 1 470 91 is_stmt 0 view .LVU148
 466 00b2 CC88     		ldrh	r4, [r1, #6]
 467              		.loc 1 470 47 view .LVU149
 468 00b4 2C43     		orrs	r4, r4, r5
 469              		.loc 1 470 17 view .LVU150
 470 00b6 2343     		orrs	r3, r3, r4
 471              	.LVL53:
 472              		.loc 1 470 15 view .LVU151
 473 00b8 0384     		strh	r3, [r0, #32]	@ movhi
 471:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****  
 472:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   /* Configure the I2S with the SPI_InitStruct values */
 473:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD | (uint16_t)(I2S_InitStruct->I2S_Mode | \
 474              		.loc 1 473 3 is_stmt 1 view .LVU152
 475              		.loc 1 473 80 is_stmt 0 view .LVU153
 476 00ba 0B88     		ldrh	r3, [r1]
 474:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****                   (uint16_t)(I2S_InitStruct->I2S_Standard | (uint16_t)(I2S_InitStruct->I2S_DataForm
 477              		.loc 1 474 44 view .LVU154
 478 00bc 4C88     		ldrh	r4, [r1, #2]
 479              		.loc 1 474 86 view .LVU155
ARM GAS  C:\Users\¾©Ûò\AppData\Local\Temp\ccAyFgZs.s 			page 18


 480 00be 8D88     		ldrh	r5, [r1, #4]
 481              	.LVL54:
 475:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****                   (uint16_t)I2S_InitStruct->I2S_CPOL))));
 482              		.loc 1 475 43 view .LVU156
 483 00c0 8989     		ldrh	r1, [r1, #12]
 484              	.LVL55:
 474:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****                   (uint16_t)(I2S_InitStruct->I2S_Standard | (uint16_t)(I2S_InitStruct->I2S_DataForm
 485              		.loc 1 474 61 view .LVU157
 486 00c2 2943     		orrs	r1, r1, r5
 474:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****                   (uint16_t)(I2S_InitStruct->I2S_Standard | (uint16_t)(I2S_InitStruct->I2S_DataForm
 487              		.loc 1 474 19 view .LVU158
 488 00c4 2143     		orrs	r1, r1, r4
 473:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****                   (uint16_t)(I2S_InitStruct->I2S_Standard | (uint16_t)(I2S_InitStruct->I2S_DataForm
 489              		.loc 1 473 55 view .LVU159
 490 00c6 0B43     		orrs	r3, r3, r1
 473:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****                   (uint16_t)(I2S_InitStruct->I2S_Standard | (uint16_t)(I2S_InitStruct->I2S_DataForm
 491              		.loc 1 473 10 view .LVU160
 492 00c8 1A43     		orrs	r2, r2, r3
 493              	.LVL56:
 473:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****                   (uint16_t)(I2S_InitStruct->I2S_Standard | (uint16_t)(I2S_InitStruct->I2S_DataForm
 494              		.loc 1 473 10 view .LVU161
 495 00ca 42F40062 		orr	r2, r2, #2048
 496              	.LVL57:
 476:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****  
 477:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c **** #if defined(SPI_I2SCFGR_ASTRTEN)
 478:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   if((I2S_InitStruct->I2S_Standard  == I2S_Standard_PCMShort) || (I2S_InitStruct->I2S_Standard  == 
 479:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   {
 480:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****     /* Write to SPIx I2SCFGR */  
 481:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****     SPIx->I2SCFGR = tmpreg | SPI_I2SCFGR_ASTRTEN;
 482:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   }
 483:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c **** #else
 484:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   /* Write to SPIx I2SCFGR */  
 485:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   SPIx->I2SCFGR = tmpreg ;
 497              		.loc 1 485 3 is_stmt 1 view .LVU162
 498              		.loc 1 485 17 is_stmt 0 view .LVU163
 499 00ce 8283     		strh	r2, [r0, #28]	@ movhi
 486:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c **** #endif 
 487:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c **** }
 500              		.loc 1 487 1 view .LVU164
 501 00d0 F0BC     		pop	{r4, r5, r6, r7}
 502              	.LCFI3:
 503              		.cfi_remember_state
 504              		.cfi_restore 7
 505              		.cfi_restore 6
 506              		.cfi_restore 5
 507              		.cfi_restore 4
 508              		.cfi_def_cfa_offset 0
 509 00d2 7047     		bx	lr
 510              	.LVL58:
 511              	.L30:
 512              	.LCFI4:
 513              		.cfi_restore_state
 384:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****     }
 514              		.loc 1 384 20 view .LVU165
 515 00d4 2027     		movs	r7, #32
 516 00d6 A7E7     		b	.L21
 517              	.LVL59:
ARM GAS  C:\Users\¾©Ûò\AppData\Local\Temp\ccAyFgZs.s 			page 19


 518              	.L24:
 432:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****     }
 519              		.loc 1 432 7 is_stmt 1 view .LVU166
 432:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****     }
 520              		.loc 1 432 39 is_stmt 0 view .LVU167
 521 00d8 0D4D     		ldr	r5, .L34+12
 522 00da B5FBF6F6 		udiv	r6, r5, r6
 523              	.LVL60:
 432:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****     }
 524              		.loc 1 432 47 view .LVU168
 525 00de 04FB06F6 		mul	r6, r4, r6
 432:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****     }
 526              		.loc 1 432 14 view .LVU169
 527 00e2 B6FBF3F3 		udiv	r3, r6, r3
 528              	.LVL61:
 432:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****     }
 529              		.loc 1 432 14 view .LVU170
 530 00e6 C5E7     		b	.L25
 531              	.LVL62:
 532              	.L33:
 440:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****     }
 533              		.loc 1 440 7 is_stmt 1 view .LVU171
 440:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****     }
 534              		.loc 1 440 35 is_stmt 0 view .LVU172
 535 00e8 1B0A     		lsrs	r3, r3, #8
 536              	.LVL63:
 440:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****     }
 537              		.loc 1 440 42 view .LVU173
 538 00ea 03EB8303 		add	r3, r3, r3, lsl #2
 539 00ee 5B00     		lsls	r3, r3, #1
 440:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****     }
 540              		.loc 1 440 64 view .LVU174
 541 00f0 8C68     		ldr	r4, [r1, #8]
 440:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****     }
 542              		.loc 1 440 48 view .LVU175
 543 00f2 B3FBF4F3 		udiv	r3, r3, r4
 440:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****     }
 544              		.loc 1 440 13 view .LVU176
 545 00f6 0533     		adds	r3, r3, #5
 546 00f8 9BB2     		uxth	r3, r3
 547              	.LVL64:
 440:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****     }
 548              		.loc 1 440 13 view .LVU177
 549 00fa CAE7     		b	.L27
 550              	.LVL65:
 551              	.L29:
 369:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****     i2sdiv = (uint16_t)2;   
 552              		.loc 1 369 12 view .LVU178
 553 00fc 0025     		movs	r5, #0
 370:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   }
 554              		.loc 1 370 12 view .LVU179
 555 00fe 0223     		movs	r3, #2
 556 0100 D1E7     		b	.L20
 557              	.L35:
 558 0102 00BF     		.align	2
 559              	.L34:
 560 0104 00380240 		.word	1073887232
ARM GAS  C:\Users\¾©Ûò\AppData\Local\Temp\ccAyFgZs.s 			page 20


 561 0108 40787D01 		.word	25000000
 562 010c CDCCCCCC 		.word	-858993459
 563 0110 0024F400 		.word	16000000
 564              		.cfi_endproc
 565              	.LFE125:
 567              		.section	.text.SPI_StructInit,"ax",%progbits
 568              		.align	1
 569              		.global	SPI_StructInit
 570              		.syntax unified
 571              		.thumb
 572              		.thumb_func
 573              		.fpu fpv4-sp-d16
 575              	SPI_StructInit:
 576              	.LVL66:
 577              	.LFB126:
 488:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c **** 
 489:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c **** /**
 490:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   * @brief  Fills each SPI_InitStruct member with its default value.
 491:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   * @param  SPI_InitStruct: pointer to a SPI_InitTypeDef structure which will be initialized.
 492:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   * @retval None
 493:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   */
 494:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c **** void SPI_StructInit(SPI_InitTypeDef* SPI_InitStruct)
 495:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c **** {
 578              		.loc 1 495 1 is_stmt 1 view -0
 579              		.cfi_startproc
 580              		@ args = 0, pretend = 0, frame = 0
 581              		@ frame_needed = 0, uses_anonymous_args = 0
 582              		@ link register save eliminated.
 496:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c **** /*--------------- Reset SPI init structure parameters values -----------------*/
 497:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   /* Initialize the SPI_Direction member */
 498:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   SPI_InitStruct->SPI_Direction = SPI_Direction_2Lines_FullDuplex;
 583              		.loc 1 498 3 view .LVU181
 584              		.loc 1 498 33 is_stmt 0 view .LVU182
 585 0000 0023     		movs	r3, #0
 586 0002 0380     		strh	r3, [r0]	@ movhi
 499:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   /* initialize the SPI_Mode member */
 500:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   SPI_InitStruct->SPI_Mode = SPI_Mode_Slave;
 587              		.loc 1 500 3 is_stmt 1 view .LVU183
 588              		.loc 1 500 28 is_stmt 0 view .LVU184
 589 0004 4380     		strh	r3, [r0, #2]	@ movhi
 501:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   /* initialize the SPI_DataSize member */
 502:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   SPI_InitStruct->SPI_DataSize = SPI_DataSize_8b;
 590              		.loc 1 502 3 is_stmt 1 view .LVU185
 591              		.loc 1 502 32 is_stmt 0 view .LVU186
 592 0006 8380     		strh	r3, [r0, #4]	@ movhi
 503:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   /* Initialize the SPI_CPOL member */
 504:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   SPI_InitStruct->SPI_CPOL = SPI_CPOL_Low;
 593              		.loc 1 504 3 is_stmt 1 view .LVU187
 594              		.loc 1 504 28 is_stmt 0 view .LVU188
 595 0008 C380     		strh	r3, [r0, #6]	@ movhi
 505:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   /* Initialize the SPI_CPHA member */
 506:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   SPI_InitStruct->SPI_CPHA = SPI_CPHA_1Edge;
 596              		.loc 1 506 3 is_stmt 1 view .LVU189
 597              		.loc 1 506 28 is_stmt 0 view .LVU190
 598 000a 0381     		strh	r3, [r0, #8]	@ movhi
 507:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   /* Initialize the SPI_NSS member */
 508:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   SPI_InitStruct->SPI_NSS = SPI_NSS_Hard;
ARM GAS  C:\Users\¾©Ûò\AppData\Local\Temp\ccAyFgZs.s 			page 21


 599              		.loc 1 508 3 is_stmt 1 view .LVU191
 600              		.loc 1 508 27 is_stmt 0 view .LVU192
 601 000c 4381     		strh	r3, [r0, #10]	@ movhi
 509:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   /* Initialize the SPI_BaudRatePrescaler member */
 510:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   SPI_InitStruct->SPI_BaudRatePrescaler = SPI_BaudRatePrescaler_2;
 602              		.loc 1 510 3 is_stmt 1 view .LVU193
 603              		.loc 1 510 41 is_stmt 0 view .LVU194
 604 000e 8381     		strh	r3, [r0, #12]	@ movhi
 511:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   /* Initialize the SPI_FirstBit member */
 512:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   SPI_InitStruct->SPI_FirstBit = SPI_FirstBit_MSB;
 605              		.loc 1 512 3 is_stmt 1 view .LVU195
 606              		.loc 1 512 32 is_stmt 0 view .LVU196
 607 0010 C381     		strh	r3, [r0, #14]	@ movhi
 513:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   /* Initialize the SPI_CRCPolynomial member */
 514:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   SPI_InitStruct->SPI_CRCPolynomial = 7;
 608              		.loc 1 514 3 is_stmt 1 view .LVU197
 609              		.loc 1 514 37 is_stmt 0 view .LVU198
 610 0012 0723     		movs	r3, #7
 611 0014 0382     		strh	r3, [r0, #16]	@ movhi
 515:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c **** }
 612              		.loc 1 515 1 view .LVU199
 613 0016 7047     		bx	lr
 614              		.cfi_endproc
 615              	.LFE126:
 617              		.section	.text.I2S_StructInit,"ax",%progbits
 618              		.align	1
 619              		.global	I2S_StructInit
 620              		.syntax unified
 621              		.thumb
 622              		.thumb_func
 623              		.fpu fpv4-sp-d16
 625              	I2S_StructInit:
 626              	.LVL67:
 627              	.LFB127:
 516:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c **** 
 517:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c **** /**
 518:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   * @brief  Fills each I2S_InitStruct member with its default value.
 519:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   * @param  I2S_InitStruct: pointer to a I2S_InitTypeDef structure which will be initialized.
 520:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   * @retval None
 521:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   */
 522:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c **** void I2S_StructInit(I2S_InitTypeDef* I2S_InitStruct)
 523:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c **** {
 628              		.loc 1 523 1 is_stmt 1 view -0
 629              		.cfi_startproc
 630              		@ args = 0, pretend = 0, frame = 0
 631              		@ frame_needed = 0, uses_anonymous_args = 0
 632              		@ link register save eliminated.
 524:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c **** /*--------------- Reset I2S init structure parameters values -----------------*/
 525:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   /* Initialize the I2S_Mode member */
 526:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   I2S_InitStruct->I2S_Mode = I2S_Mode_SlaveTx;
 633              		.loc 1 526 3 view .LVU201
 634              		.loc 1 526 28 is_stmt 0 view .LVU202
 635 0000 0023     		movs	r3, #0
 636 0002 0380     		strh	r3, [r0]	@ movhi
 527:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   
 528:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   /* Initialize the I2S_Standard member */
 529:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   I2S_InitStruct->I2S_Standard = I2S_Standard_Phillips;
ARM GAS  C:\Users\¾©Ûò\AppData\Local\Temp\ccAyFgZs.s 			page 22


 637              		.loc 1 529 3 is_stmt 1 view .LVU203
 638              		.loc 1 529 32 is_stmt 0 view .LVU204
 639 0004 4380     		strh	r3, [r0, #2]	@ movhi
 530:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   
 531:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   /* Initialize the I2S_DataFormat member */
 532:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   I2S_InitStruct->I2S_DataFormat = I2S_DataFormat_16b;
 640              		.loc 1 532 3 is_stmt 1 view .LVU205
 641              		.loc 1 532 34 is_stmt 0 view .LVU206
 642 0006 8380     		strh	r3, [r0, #4]	@ movhi
 533:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   
 534:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   /* Initialize the I2S_MCLKOutput member */
 535:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   I2S_InitStruct->I2S_MCLKOutput = I2S_MCLKOutput_Disable;
 643              		.loc 1 535 3 is_stmt 1 view .LVU207
 644              		.loc 1 535 34 is_stmt 0 view .LVU208
 645 0008 C380     		strh	r3, [r0, #6]	@ movhi
 536:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   
 537:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   /* Initialize the I2S_AudioFreq member */
 538:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   I2S_InitStruct->I2S_AudioFreq = I2S_AudioFreq_Default;
 646              		.loc 1 538 3 is_stmt 1 view .LVU209
 647              		.loc 1 538 33 is_stmt 0 view .LVU210
 648 000a 0222     		movs	r2, #2
 649 000c 8260     		str	r2, [r0, #8]
 539:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   
 540:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   /* Initialize the I2S_CPOL member */
 541:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   I2S_InitStruct->I2S_CPOL = I2S_CPOL_Low;
 650              		.loc 1 541 3 is_stmt 1 view .LVU211
 651              		.loc 1 541 28 is_stmt 0 view .LVU212
 652 000e 8381     		strh	r3, [r0, #12]	@ movhi
 542:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c **** }
 653              		.loc 1 542 1 view .LVU213
 654 0010 7047     		bx	lr
 655              		.cfi_endproc
 656              	.LFE127:
 658              		.section	.text.SPI_Cmd,"ax",%progbits
 659              		.align	1
 660              		.global	SPI_Cmd
 661              		.syntax unified
 662              		.thumb
 663              		.thumb_func
 664              		.fpu fpv4-sp-d16
 666              	SPI_Cmd:
 667              	.LVL68:
 668              	.LFB128:
 543:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c **** 
 544:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c **** /**
 545:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   * @brief  Enables or disables the specified SPI peripheral.
 546:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   * @param  SPIx: where x can be 1, 2, 3, 4, 5 or 6 to select the SPI peripheral.
 547:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   * @param  NewState: new state of the SPIx peripheral. 
 548:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   *          This parameter can be: ENABLE or DISABLE.
 549:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   * @retval None
 550:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   */
 551:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c **** void SPI_Cmd(SPI_TypeDef* SPIx, FunctionalState NewState)
 552:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c **** {
 669              		.loc 1 552 1 is_stmt 1 view -0
 670              		.cfi_startproc
 671              		@ args = 0, pretend = 0, frame = 0
 672              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  C:\Users\¾©Ûò\AppData\Local\Temp\ccAyFgZs.s 			page 23


 673              		@ link register save eliminated.
 553:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   /* Check the parameters */
 554:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   assert_param(IS_SPI_ALL_PERIPH(SPIx));
 674              		.loc 1 554 3 view .LVU215
 555:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 675              		.loc 1 555 3 view .LVU216
 556:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   if (NewState != DISABLE)
 676              		.loc 1 556 3 view .LVU217
 677              		.loc 1 556 6 is_stmt 0 view .LVU218
 678 0000 29B1     		cbz	r1, .L39
 557:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   {
 558:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****     /* Enable the selected SPI peripheral */
 559:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****     SPIx->CR1 |= SPI_CR1_SPE;
 679              		.loc 1 559 5 is_stmt 1 view .LVU219
 680              		.loc 1 559 15 is_stmt 0 view .LVU220
 681 0002 0388     		ldrh	r3, [r0]
 682 0004 9BB2     		uxth	r3, r3
 683 0006 43F04003 		orr	r3, r3, #64
 684 000a 0380     		strh	r3, [r0]	@ movhi
 685 000c 7047     		bx	lr
 686              	.L39:
 560:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   }
 561:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   else
 562:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   {
 563:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****     /* Disable the selected SPI peripheral */
 564:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****     SPIx->CR1 &= (uint16_t)~((uint16_t)SPI_CR1_SPE);
 687              		.loc 1 564 5 is_stmt 1 view .LVU221
 688              		.loc 1 564 15 is_stmt 0 view .LVU222
 689 000e 0388     		ldrh	r3, [r0]
 690 0010 9BB2     		uxth	r3, r3
 691 0012 23F04003 		bic	r3, r3, #64
 692 0016 9BB2     		uxth	r3, r3
 693 0018 0380     		strh	r3, [r0]	@ movhi
 565:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   }
 566:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c **** }
 694              		.loc 1 566 1 view .LVU223
 695 001a 7047     		bx	lr
 696              		.cfi_endproc
 697              	.LFE128:
 699              		.section	.text.I2S_Cmd,"ax",%progbits
 700              		.align	1
 701              		.global	I2S_Cmd
 702              		.syntax unified
 703              		.thumb
 704              		.thumb_func
 705              		.fpu fpv4-sp-d16
 707              	I2S_Cmd:
 708              	.LVL69:
 709              	.LFB129:
 567:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c **** 
 568:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c **** /**
 569:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   * @brief  Enables or disables the specified SPI peripheral (in I2S mode).
 570:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   * @param  SPIx: where x can be 2 or 3 to select the SPI peripheral (or I2Sxext 
 571:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   *         for full duplex mode).
 572:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   * @param  NewState: new state of the SPIx peripheral. 
 573:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   *         This parameter can be: ENABLE or DISABLE.
 574:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   * @retval None
ARM GAS  C:\Users\¾©Ûò\AppData\Local\Temp\ccAyFgZs.s 			page 24


 575:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   */
 576:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c **** void I2S_Cmd(SPI_TypeDef* SPIx, FunctionalState NewState)
 577:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c **** {
 710              		.loc 1 577 1 is_stmt 1 view -0
 711              		.cfi_startproc
 712              		@ args = 0, pretend = 0, frame = 0
 713              		@ frame_needed = 0, uses_anonymous_args = 0
 714              		@ link register save eliminated.
 578:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   /* Check the parameters */
 579:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   assert_param(IS_SPI_23_PERIPH_EXT(SPIx));
 715              		.loc 1 579 3 view .LVU225
 580:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 716              		.loc 1 580 3 view .LVU226
 581:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   
 582:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   if (NewState != DISABLE)
 717              		.loc 1 582 3 view .LVU227
 718              		.loc 1 582 6 is_stmt 0 view .LVU228
 719 0000 29B1     		cbz	r1, .L42
 583:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   {
 584:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****     /* Enable the selected SPI peripheral (in I2S mode) */
 585:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****     SPIx->I2SCFGR |= SPI_I2SCFGR_I2SE;
 720              		.loc 1 585 5 is_stmt 1 view .LVU229
 721              		.loc 1 585 19 is_stmt 0 view .LVU230
 722 0002 838B     		ldrh	r3, [r0, #28]
 723 0004 9BB2     		uxth	r3, r3
 724 0006 43F48063 		orr	r3, r3, #1024
 725 000a 8383     		strh	r3, [r0, #28]	@ movhi
 726 000c 7047     		bx	lr
 727              	.L42:
 586:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   }
 587:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   else
 588:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   {
 589:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****     /* Disable the selected SPI peripheral in I2S mode */
 590:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****     SPIx->I2SCFGR &= (uint16_t)~((uint16_t)SPI_I2SCFGR_I2SE);
 728              		.loc 1 590 5 is_stmt 1 view .LVU231
 729              		.loc 1 590 19 is_stmt 0 view .LVU232
 730 000e 838B     		ldrh	r3, [r0, #28]
 731 0010 9BB2     		uxth	r3, r3
 732 0012 23F48063 		bic	r3, r3, #1024
 733 0016 9BB2     		uxth	r3, r3
 734 0018 8383     		strh	r3, [r0, #28]	@ movhi
 591:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   }
 592:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c **** }
 735              		.loc 1 592 1 view .LVU233
 736 001a 7047     		bx	lr
 737              		.cfi_endproc
 738              	.LFE129:
 740              		.section	.text.SPI_DataSizeConfig,"ax",%progbits
 741              		.align	1
 742              		.global	SPI_DataSizeConfig
 743              		.syntax unified
 744              		.thumb
 745              		.thumb_func
 746              		.fpu fpv4-sp-d16
 748              	SPI_DataSizeConfig:
 749              	.LVL70:
 750              	.LFB130:
ARM GAS  C:\Users\¾©Ûò\AppData\Local\Temp\ccAyFgZs.s 			page 25


 593:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c **** 
 594:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c **** /**
 595:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   * @brief  Configures the data size for the selected SPI.
 596:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   * @param  SPIx: where x can be 1, 2, 3, 4, 5 or 6 to select the SPI peripheral.
 597:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   * @param  SPI_DataSize: specifies the SPI data size.
 598:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   *          This parameter can be one of the following values:
 599:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   *            @arg SPI_DataSize_16b: Set data frame format to 16bit
 600:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   *            @arg SPI_DataSize_8b: Set data frame format to 8bit
 601:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   * @retval None
 602:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   */
 603:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c **** void SPI_DataSizeConfig(SPI_TypeDef* SPIx, uint16_t SPI_DataSize)
 604:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c **** {
 751              		.loc 1 604 1 is_stmt 1 view -0
 752              		.cfi_startproc
 753              		@ args = 0, pretend = 0, frame = 0
 754              		@ frame_needed = 0, uses_anonymous_args = 0
 755              		@ link register save eliminated.
 605:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   /* Check the parameters */
 606:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   assert_param(IS_SPI_ALL_PERIPH(SPIx));
 756              		.loc 1 606 3 view .LVU235
 607:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   assert_param(IS_SPI_DATASIZE(SPI_DataSize));
 757              		.loc 1 607 3 view .LVU236
 608:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   /* Clear DFF bit */
 609:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   SPIx->CR1 &= (uint16_t)~SPI_DataSize_16b;
 758              		.loc 1 609 3 view .LVU237
 759              		.loc 1 609 13 is_stmt 0 view .LVU238
 760 0000 0388     		ldrh	r3, [r0]
 761 0002 9BB2     		uxth	r3, r3
 762 0004 23F40063 		bic	r3, r3, #2048
 763 0008 9BB2     		uxth	r3, r3
 764 000a 0380     		strh	r3, [r0]	@ movhi
 610:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   /* Set new DFF bit value */
 611:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   SPIx->CR1 |= SPI_DataSize;
 765              		.loc 1 611 3 is_stmt 1 view .LVU239
 766              		.loc 1 611 13 is_stmt 0 view .LVU240
 767 000c 0388     		ldrh	r3, [r0]
 768 000e 9BB2     		uxth	r3, r3
 769 0010 0B43     		orrs	r3, r3, r1
 770 0012 0380     		strh	r3, [r0]	@ movhi
 612:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c **** }
 771              		.loc 1 612 1 view .LVU241
 772 0014 7047     		bx	lr
 773              		.cfi_endproc
 774              	.LFE130:
 776              		.section	.text.SPI_BiDirectionalLineConfig,"ax",%progbits
 777              		.align	1
 778              		.global	SPI_BiDirectionalLineConfig
 779              		.syntax unified
 780              		.thumb
 781              		.thumb_func
 782              		.fpu fpv4-sp-d16
 784              	SPI_BiDirectionalLineConfig:
 785              	.LVL71:
 786              	.LFB131:
 613:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c **** 
 614:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c **** /**
 615:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   * @brief  Selects the data transfer direction in bidirectional mode for the specified SPI.
ARM GAS  C:\Users\¾©Ûò\AppData\Local\Temp\ccAyFgZs.s 			page 26


 616:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   * @param  SPIx: where x can be 1, 2, 3, 4, 5 or 6 to select the SPI peripheral.
 617:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   * @param  SPI_Direction: specifies the data transfer direction in bidirectional mode. 
 618:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   *          This parameter can be one of the following values:
 619:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   *            @arg SPI_Direction_Tx: Selects Tx transmission direction
 620:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   *            @arg SPI_Direction_Rx: Selects Rx receive direction
 621:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   * @retval None
 622:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   */
 623:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c **** void SPI_BiDirectionalLineConfig(SPI_TypeDef* SPIx, uint16_t SPI_Direction)
 624:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c **** {
 787              		.loc 1 624 1 is_stmt 1 view -0
 788              		.cfi_startproc
 789              		@ args = 0, pretend = 0, frame = 0
 790              		@ frame_needed = 0, uses_anonymous_args = 0
 791              		@ link register save eliminated.
 625:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   /* Check the parameters */
 626:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   assert_param(IS_SPI_ALL_PERIPH(SPIx));
 792              		.loc 1 626 3 view .LVU243
 627:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   assert_param(IS_SPI_DIRECTION(SPI_Direction));
 793              		.loc 1 627 3 view .LVU244
 628:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   if (SPI_Direction == SPI_Direction_Tx)
 794              		.loc 1 628 3 view .LVU245
 795              		.loc 1 628 6 is_stmt 0 view .LVU246
 796 0000 B1F5804F 		cmp	r1, #16384
 797 0004 06D0     		beq	.L48
 629:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   {
 630:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****     /* Set the Tx only mode */
 631:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****     SPIx->CR1 |= SPI_Direction_Tx;
 632:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   }
 633:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   else
 634:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   {
 635:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****     /* Set the Rx only mode */
 636:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****     SPIx->CR1 &= SPI_Direction_Rx;
 798              		.loc 1 636 5 is_stmt 1 view .LVU247
 799              		.loc 1 636 15 is_stmt 0 view .LVU248
 800 0006 0388     		ldrh	r3, [r0]
 801 0008 9BB2     		uxth	r3, r3
 802 000a 23F48043 		bic	r3, r3, #16384
 803 000e 9BB2     		uxth	r3, r3
 804 0010 0380     		strh	r3, [r0]	@ movhi
 637:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   }
 638:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c **** }
 805              		.loc 1 638 1 view .LVU249
 806 0012 7047     		bx	lr
 807              	.L48:
 631:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   }
 808              		.loc 1 631 5 is_stmt 1 view .LVU250
 631:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   }
 809              		.loc 1 631 15 is_stmt 0 view .LVU251
 810 0014 0388     		ldrh	r3, [r0]
 811 0016 9BB2     		uxth	r3, r3
 812 0018 43F48043 		orr	r3, r3, #16384
 813 001c 0380     		strh	r3, [r0]	@ movhi
 814 001e 7047     		bx	lr
 815              		.cfi_endproc
 816              	.LFE131:
 818              		.section	.text.SPI_NSSInternalSoftwareConfig,"ax",%progbits
 819              		.align	1
ARM GAS  C:\Users\¾©Ûò\AppData\Local\Temp\ccAyFgZs.s 			page 27


 820              		.global	SPI_NSSInternalSoftwareConfig
 821              		.syntax unified
 822              		.thumb
 823              		.thumb_func
 824              		.fpu fpv4-sp-d16
 826              	SPI_NSSInternalSoftwareConfig:
 827              	.LVL72:
 828              	.LFB132:
 639:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c **** 
 640:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c **** /**
 641:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   * @brief  Configures internally by software the NSS pin for the selected SPI.
 642:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   * @param  SPIx: where x can be 1, 2, 3, 4, 5 or 6 to select the SPI peripheral.
 643:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   * @param  SPI_NSSInternalSoft: specifies the SPI NSS internal state.
 644:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   *          This parameter can be one of the following values:
 645:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   *            @arg SPI_NSSInternalSoft_Set: Set NSS pin internally
 646:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   *            @arg SPI_NSSInternalSoft_Reset: Reset NSS pin internally
 647:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   * @retval None
 648:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   */
 649:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c **** void SPI_NSSInternalSoftwareConfig(SPI_TypeDef* SPIx, uint16_t SPI_NSSInternalSoft)
 650:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c **** {
 829              		.loc 1 650 1 is_stmt 1 view -0
 830              		.cfi_startproc
 831              		@ args = 0, pretend = 0, frame = 0
 832              		@ frame_needed = 0, uses_anonymous_args = 0
 833              		@ link register save eliminated.
 651:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   /* Check the parameters */
 652:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   assert_param(IS_SPI_ALL_PERIPH(SPIx));
 834              		.loc 1 652 3 view .LVU253
 653:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   assert_param(IS_SPI_NSS_INTERNAL(SPI_NSSInternalSoft));
 835              		.loc 1 653 3 view .LVU254
 654:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   if (SPI_NSSInternalSoft != SPI_NSSInternalSoft_Reset)
 836              		.loc 1 654 3 view .LVU255
 837              		.loc 1 654 6 is_stmt 0 view .LVU256
 838 0000 4FF6FF63 		movw	r3, #65279
 839 0004 9942     		cmp	r1, r3
 840 0006 05D0     		beq	.L50
 655:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   {
 656:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****     /* Set NSS pin internally by software */
 657:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****     SPIx->CR1 |= SPI_NSSInternalSoft_Set;
 841              		.loc 1 657 5 is_stmt 1 view .LVU257
 842              		.loc 1 657 15 is_stmt 0 view .LVU258
 843 0008 0388     		ldrh	r3, [r0]
 844 000a 9BB2     		uxth	r3, r3
 845 000c 43F48073 		orr	r3, r3, #256
 846 0010 0380     		strh	r3, [r0]	@ movhi
 847 0012 7047     		bx	lr
 848              	.L50:
 658:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   }
 659:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   else
 660:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   {
 661:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****     /* Reset NSS pin internally by software */
 662:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****     SPIx->CR1 &= SPI_NSSInternalSoft_Reset;
 849              		.loc 1 662 5 is_stmt 1 view .LVU259
 850              		.loc 1 662 15 is_stmt 0 view .LVU260
 851 0014 0388     		ldrh	r3, [r0]
 852 0016 9BB2     		uxth	r3, r3
 853 0018 23F48073 		bic	r3, r3, #256
ARM GAS  C:\Users\¾©Ûò\AppData\Local\Temp\ccAyFgZs.s 			page 28


 854 001c 9BB2     		uxth	r3, r3
 855 001e 0380     		strh	r3, [r0]	@ movhi
 663:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   }
 664:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c **** }
 856              		.loc 1 664 1 view .LVU261
 857 0020 7047     		bx	lr
 858              		.cfi_endproc
 859              	.LFE132:
 861              		.section	.text.SPI_SSOutputCmd,"ax",%progbits
 862              		.align	1
 863              		.global	SPI_SSOutputCmd
 864              		.syntax unified
 865              		.thumb
 866              		.thumb_func
 867              		.fpu fpv4-sp-d16
 869              	SPI_SSOutputCmd:
 870              	.LVL73:
 871              	.LFB133:
 665:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c **** 
 666:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c **** /**
 667:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   * @brief  Enables or disables the SS output for the selected SPI.
 668:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   * @param  SPIx: where x can be 1, 2, 3, 4, 5 or 6 to select the SPI peripheral.
 669:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   * @param  NewState: new state of the SPIx SS output. 
 670:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   *          This parameter can be: ENABLE or DISABLE.
 671:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   * @retval None
 672:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   */
 673:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c **** void SPI_SSOutputCmd(SPI_TypeDef* SPIx, FunctionalState NewState)
 674:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c **** {
 872              		.loc 1 674 1 is_stmt 1 view -0
 873              		.cfi_startproc
 874              		@ args = 0, pretend = 0, frame = 0
 875              		@ frame_needed = 0, uses_anonymous_args = 0
 876              		@ link register save eliminated.
 675:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   /* Check the parameters */
 676:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   assert_param(IS_SPI_ALL_PERIPH(SPIx));
 877              		.loc 1 676 3 view .LVU263
 677:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 878              		.loc 1 677 3 view .LVU264
 678:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   if (NewState != DISABLE)
 879              		.loc 1 678 3 view .LVU265
 880              		.loc 1 678 6 is_stmt 0 view .LVU266
 881 0000 29B1     		cbz	r1, .L53
 679:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   {
 680:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****     /* Enable the selected SPI SS output */
 681:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****     SPIx->CR2 |= (uint16_t)SPI_CR2_SSOE;
 882              		.loc 1 681 5 is_stmt 1 view .LVU267
 883              		.loc 1 681 15 is_stmt 0 view .LVU268
 884 0002 8388     		ldrh	r3, [r0, #4]
 885 0004 9BB2     		uxth	r3, r3
 886 0006 43F00403 		orr	r3, r3, #4
 887 000a 8380     		strh	r3, [r0, #4]	@ movhi
 888 000c 7047     		bx	lr
 889              	.L53:
 682:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   }
 683:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   else
 684:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   {
 685:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****     /* Disable the selected SPI SS output */
ARM GAS  C:\Users\¾©Ûò\AppData\Local\Temp\ccAyFgZs.s 			page 29


 686:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****     SPIx->CR2 &= (uint16_t)~((uint16_t)SPI_CR2_SSOE);
 890              		.loc 1 686 5 is_stmt 1 view .LVU269
 891              		.loc 1 686 15 is_stmt 0 view .LVU270
 892 000e 8388     		ldrh	r3, [r0, #4]
 893 0010 9BB2     		uxth	r3, r3
 894 0012 23F00403 		bic	r3, r3, #4
 895 0016 9BB2     		uxth	r3, r3
 896 0018 8380     		strh	r3, [r0, #4]	@ movhi
 687:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   }
 688:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c **** }
 897              		.loc 1 688 1 view .LVU271
 898 001a 7047     		bx	lr
 899              		.cfi_endproc
 900              	.LFE133:
 902              		.section	.text.SPI_TIModeCmd,"ax",%progbits
 903              		.align	1
 904              		.global	SPI_TIModeCmd
 905              		.syntax unified
 906              		.thumb
 907              		.thumb_func
 908              		.fpu fpv4-sp-d16
 910              	SPI_TIModeCmd:
 911              	.LVL74:
 912              	.LFB134:
 689:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c **** 
 690:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c **** /**
 691:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   * @brief  Enables or disables the SPIx/I2Sx DMA interface.
 692:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   *   
 693:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   * @note   This function can be called only after the SPI_Init() function has 
 694:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   *         been called. 
 695:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   * @note   When TI mode is selected, the control bits SSM, SSI, CPOL and CPHA 
 696:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   *         are not taken into consideration and are configured by hardware
 697:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   *         respectively to the TI mode requirements.  
 698:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   * 
 699:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   * @param  SPIx: where x can be 1, 2, 3, 4, 5 or 6 
 700:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   * @param  NewState: new state of the selected SPI TI communication mode.
 701:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   *          This parameter can be: ENABLE or DISABLE.
 702:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   * @retval None
 703:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   */
 704:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c **** void SPI_TIModeCmd(SPI_TypeDef* SPIx, FunctionalState NewState)
 705:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c **** {
 913              		.loc 1 705 1 is_stmt 1 view -0
 914              		.cfi_startproc
 915              		@ args = 0, pretend = 0, frame = 0
 916              		@ frame_needed = 0, uses_anonymous_args = 0
 917              		@ link register save eliminated.
 706:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   /* Check the parameters */
 707:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   assert_param(IS_SPI_ALL_PERIPH(SPIx));
 918              		.loc 1 707 3 view .LVU273
 708:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 919              		.loc 1 708 3 view .LVU274
 709:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c **** 
 710:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   if (NewState != DISABLE)
 920              		.loc 1 710 3 view .LVU275
 921              		.loc 1 710 6 is_stmt 0 view .LVU276
 922 0000 29B1     		cbz	r1, .L56
 711:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   {
ARM GAS  C:\Users\¾©Ûò\AppData\Local\Temp\ccAyFgZs.s 			page 30


 712:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****     /* Enable the TI mode for the selected SPI peripheral */
 713:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****     SPIx->CR2 |= SPI_CR2_FRF;
 923              		.loc 1 713 5 is_stmt 1 view .LVU277
 924              		.loc 1 713 15 is_stmt 0 view .LVU278
 925 0002 8388     		ldrh	r3, [r0, #4]
 926 0004 9BB2     		uxth	r3, r3
 927 0006 43F01003 		orr	r3, r3, #16
 928 000a 8380     		strh	r3, [r0, #4]	@ movhi
 929 000c 7047     		bx	lr
 930              	.L56:
 714:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   }
 715:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   else
 716:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   {
 717:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****     /* Disable the TI mode for the selected SPI peripheral */
 718:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****     SPIx->CR2 &= (uint16_t)~SPI_CR2_FRF;
 931              		.loc 1 718 5 is_stmt 1 view .LVU279
 932              		.loc 1 718 15 is_stmt 0 view .LVU280
 933 000e 8388     		ldrh	r3, [r0, #4]
 934 0010 9BB2     		uxth	r3, r3
 935 0012 23F01003 		bic	r3, r3, #16
 936 0016 9BB2     		uxth	r3, r3
 937 0018 8380     		strh	r3, [r0, #4]	@ movhi
 719:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   }
 720:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c **** }
 938              		.loc 1 720 1 view .LVU281
 939 001a 7047     		bx	lr
 940              		.cfi_endproc
 941              	.LFE134:
 943              		.section	.text.I2S_FullDuplexConfig,"ax",%progbits
 944              		.align	1
 945              		.global	I2S_FullDuplexConfig
 946              		.syntax unified
 947              		.thumb
 948              		.thumb_func
 949              		.fpu fpv4-sp-d16
 951              	I2S_FullDuplexConfig:
 952              	.LVL75:
 953              	.LFB135:
 721:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c **** 
 722:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c **** /**
 723:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   * @brief  Configures the full duplex mode for the I2Sx peripheral using its
 724:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   *         extension I2Sxext according to the specified parameters in the 
 725:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   *         I2S_InitStruct.
 726:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   * @param  I2Sxext: where x can be  2 or 3 to select the I2S peripheral extension block.
 727:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   * @param  I2S_InitStruct: pointer to an I2S_InitTypeDef structure that
 728:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   *         contains the configuration information for the specified I2S peripheral
 729:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   *         extension.
 730:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   * 
 731:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   * @note   The structure pointed by I2S_InitStruct parameter should be the same
 732:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   *         used for the master I2S peripheral. In this case, if the master is 
 733:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   *         configured as transmitter, the slave will be receiver and vice versa.
 734:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   *         Or you can force a different mode by modifying the field I2S_Mode to the
 735:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   *         value I2S_SlaveRx or I2S_SlaveTx independently of the master configuration.    
 736:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   *         
 737:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   * @note   The I2S full duplex extension can be configured in slave mode only.    
 738:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   *  
 739:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   * @retval None
ARM GAS  C:\Users\¾©Ûò\AppData\Local\Temp\ccAyFgZs.s 			page 31


 740:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   */
 741:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c **** void I2S_FullDuplexConfig(SPI_TypeDef* I2Sxext, I2S_InitTypeDef* I2S_InitStruct)
 742:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c **** {
 954              		.loc 1 742 1 is_stmt 1 view -0
 955              		.cfi_startproc
 956              		@ args = 0, pretend = 0, frame = 0
 957              		@ frame_needed = 0, uses_anonymous_args = 0
 958              		@ link register save eliminated.
 959              		.loc 1 742 1 is_stmt 0 view .LVU283
 960 0000 30B4     		push	{r4, r5}
 961              	.LCFI5:
 962              		.cfi_def_cfa_offset 8
 963              		.cfi_offset 4, -8
 964              		.cfi_offset 5, -4
 743:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   uint16_t tmpreg = 0, tmp = 0;
 965              		.loc 1 743 3 is_stmt 1 view .LVU284
 966              	.LVL76:
 744:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   
 745:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   /* Check the I2S parameters */
 746:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   assert_param(IS_I2S_EXT_PERIPH(I2Sxext));
 967              		.loc 1 746 3 view .LVU285
 747:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   assert_param(IS_I2S_MODE(I2S_InitStruct->I2S_Mode));
 968              		.loc 1 747 3 view .LVU286
 748:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   assert_param(IS_I2S_STANDARD(I2S_InitStruct->I2S_Standard));
 969              		.loc 1 748 3 view .LVU287
 749:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   assert_param(IS_I2S_DATA_FORMAT(I2S_InitStruct->I2S_DataFormat));
 970              		.loc 1 749 3 view .LVU288
 750:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   assert_param(IS_I2S_CPOL(I2S_InitStruct->I2S_CPOL));  
 971              		.loc 1 750 3 view .LVU289
 751:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c **** 
 752:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c **** /*----------------------- SPIx I2SCFGR & I2SPR Configuration -----------------*/
 753:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
 754:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   I2Sxext->I2SCFGR &= I2SCFGR_CLEAR_MASK; 
 972              		.loc 1 754 3 view .LVU290
 973              		.loc 1 754 20 is_stmt 0 view .LVU291
 974 0002 838B     		ldrh	r3, [r0, #28]
 975 0004 9BB2     		uxth	r3, r3
 976 0006 23F47B63 		bic	r3, r3, #4016
 977 000a 23F00F03 		bic	r3, r3, #15
 978 000e 9BB2     		uxth	r3, r3
 979 0010 8383     		strh	r3, [r0, #28]	@ movhi
 755:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   I2Sxext->I2SPR = 0x0002;
 980              		.loc 1 755 3 is_stmt 1 view .LVU292
 981              		.loc 1 755 18 is_stmt 0 view .LVU293
 982 0012 0223     		movs	r3, #2
 983 0014 0384     		strh	r3, [r0, #32]	@ movhi
 756:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   
 757:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   /* Get the I2SCFGR register value */
 758:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   tmpreg = I2Sxext->I2SCFGR;
 984              		.loc 1 758 3 is_stmt 1 view .LVU294
 985              		.loc 1 758 10 is_stmt 0 view .LVU295
 986 0016 838B     		ldrh	r3, [r0, #28]
 987 0018 9AB2     		uxth	r2, r3
 988              	.LVL77:
 759:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   
 760:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   /* Get the mode to be configured for the extended I2S */
 761:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   if ((I2S_InitStruct->I2S_Mode == I2S_Mode_MasterTx) || (I2S_InitStruct->I2S_Mode == I2S_Mode_Slav
ARM GAS  C:\Users\¾©Ûò\AppData\Local\Temp\ccAyFgZs.s 			page 32


 989              		.loc 1 761 3 is_stmt 1 view .LVU296
 990              		.loc 1 761 22 is_stmt 0 view .LVU297
 991 001a 0B88     		ldrh	r3, [r1]
 992              		.loc 1 761 6 view .LVU298
 993 001c B3F5007F 		cmp	r3, #512
 994 0020 03D0     		beq	.L60
 995              		.loc 1 761 55 discriminator 1 view .LVU299
 996 0022 83B9     		cbnz	r3, .L61
 762:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   {
 763:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****     tmp = I2S_Mode_SlaveRx;
 997              		.loc 1 763 9 view .LVU300
 998 0024 4FF48075 		mov	r5, #256
 999 0028 01E0     		b	.L59
 1000              	.L60:
 1001 002a 4FF48075 		mov	r5, #256
 1002              	.L59:
 1003              	.LVL78:
 764:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   }
 765:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   else
 766:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   {
 767:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****     if ((I2S_InitStruct->I2S_Mode == I2S_Mode_MasterRx) || (I2S_InitStruct->I2S_Mode == I2S_Mode_Sl
 768:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****     {
 769:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****       tmp = I2S_Mode_SlaveTx;
 770:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****     }
 771:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   }
 772:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c **** 
 773:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****  
 774:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   /* Configure the I2S with the SPI_InitStruct values */
 775:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD | (uint16_t)(tmp | \
 1004              		.loc 1 775 3 is_stmt 1 view .LVU301
 776:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****                   (uint16_t)(I2S_InitStruct->I2S_Standard | (uint16_t)(I2S_InitStruct->I2S_DataForm
 1005              		.loc 1 776 44 is_stmt 0 view .LVU302
 1006 002e 4B88     		ldrh	r3, [r1, #2]
 1007              		.loc 1 776 86 view .LVU303
 1008 0030 8C88     		ldrh	r4, [r1, #4]
 777:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****                   (uint16_t)I2S_InitStruct->I2S_CPOL))));
 1009              		.loc 1 777 43 view .LVU304
 1010 0032 8989     		ldrh	r1, [r1, #12]
 1011              	.LVL79:
 776:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****                   (uint16_t)(I2S_InitStruct->I2S_Standard | (uint16_t)(I2S_InitStruct->I2S_DataForm
 1012              		.loc 1 776 61 view .LVU305
 1013 0034 2143     		orrs	r1, r1, r4
 776:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****                   (uint16_t)(I2S_InitStruct->I2S_Standard | (uint16_t)(I2S_InitStruct->I2S_DataForm
 1014              		.loc 1 776 19 view .LVU306
 1015 0036 0B43     		orrs	r3, r3, r1
 775:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****                   (uint16_t)(I2S_InitStruct->I2S_Standard | (uint16_t)(I2S_InitStruct->I2S_DataForm
 1016              		.loc 1 775 55 view .LVU307
 1017 0038 2B43     		orrs	r3, r3, r5
 775:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****                   (uint16_t)(I2S_InitStruct->I2S_Standard | (uint16_t)(I2S_InitStruct->I2S_DataForm
 1018              		.loc 1 775 10 view .LVU308
 1019 003a 1343     		orrs	r3, r3, r2
 1020 003c 43F40063 		orr	r3, r3, #2048
 1021              	.LVL80:
 778:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****  
 779:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   /* Write to SPIx I2SCFGR */  
 780:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   I2Sxext->I2SCFGR = tmpreg;
 1022              		.loc 1 780 3 is_stmt 1 view .LVU309
ARM GAS  C:\Users\¾©Ûò\AppData\Local\Temp\ccAyFgZs.s 			page 33


 1023              		.loc 1 780 20 is_stmt 0 view .LVU310
 1024 0040 8383     		strh	r3, [r0, #28]	@ movhi
 781:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c **** }
 1025              		.loc 1 781 1 view .LVU311
 1026 0042 30BC     		pop	{r4, r5}
 1027              	.LCFI6:
 1028              		.cfi_remember_state
 1029              		.cfi_restore 5
 1030              		.cfi_restore 4
 1031              		.cfi_def_cfa_offset 0
 1032              	.LVL81:
 1033              		.loc 1 781 1 view .LVU312
 1034 0044 7047     		bx	lr
 1035              	.LVL82:
 1036              	.L61:
 1037              	.LCFI7:
 1038              		.cfi_restore_state
 769:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****     }
 1039              		.loc 1 769 11 view .LVU313
 1040 0046 0025     		movs	r5, #0
 1041 0048 F1E7     		b	.L59
 1042              		.cfi_endproc
 1043              	.LFE135:
 1045              		.section	.text.SPI_I2S_ReceiveData,"ax",%progbits
 1046              		.align	1
 1047              		.global	SPI_I2S_ReceiveData
 1048              		.syntax unified
 1049              		.thumb
 1050              		.thumb_func
 1051              		.fpu fpv4-sp-d16
 1053              	SPI_I2S_ReceiveData:
 1054              	.LVL83:
 1055              	.LFB136:
 782:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c **** 
 783:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c **** /**
 784:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   * @}
 785:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   */
 786:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c **** 
 787:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c **** /** @defgroup SPI_Group2 Data transfers functions
 788:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****  *  @brief   Data transfers functions
 789:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****  *
 790:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c **** @verbatim   
 791:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****  ===============================================================================
 792:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****                       ##### Data transfers functions #####
 793:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****  ===============================================================================  
 794:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c **** 
 795:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****  [..] This section provides a set of functions allowing to manage the SPI data 
 796:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****       transfers. In reception, data are received and then stored into an internal 
 797:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****       Rx buffer while. In transmission, data are first stored into an internal Tx 
 798:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****       buffer before being transmitted.
 799:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c **** 
 800:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****  [..] The read access of the SPI_DR register can be done using the SPI_I2S_ReceiveData()
 801:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****       function and returns the Rx buffered value. Whereas a write access to the SPI_DR 
 802:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****       can be done using SPI_I2S_SendData() function and stores the written data into 
 803:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****       Tx buffer.
 804:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c **** 
 805:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c **** @endverbatim
ARM GAS  C:\Users\¾©Ûò\AppData\Local\Temp\ccAyFgZs.s 			page 34


 806:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   * @{
 807:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   */
 808:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c **** 
 809:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c **** /**
 810:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   * @brief  Returns the most recent received data by the SPIx/I2Sx peripheral. 
 811:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   * @param  SPIx: To select the SPIx/I2Sx peripheral, where x can be: 1, 2, 3, 4, 5 or 6 
 812:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   *         in SPI mode or 2 or 3 in I2S mode or I2Sxext for I2S full duplex mode. 
 813:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   * @retval The value of the received data.
 814:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   */
 815:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c **** uint16_t SPI_I2S_ReceiveData(SPI_TypeDef* SPIx)
 816:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c **** {
 1056              		.loc 1 816 1 is_stmt 1 view -0
 1057              		.cfi_startproc
 1058              		@ args = 0, pretend = 0, frame = 0
 1059              		@ frame_needed = 0, uses_anonymous_args = 0
 1060              		@ link register save eliminated.
 817:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   /* Check the parameters */
 818:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   assert_param(IS_SPI_ALL_PERIPH_EXT(SPIx));
 1061              		.loc 1 818 3 view .LVU315
 819:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   
 820:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   /* Return the data in the DR register */
 821:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   return SPIx->DR;
 1062              		.loc 1 821 3 view .LVU316
 1063              		.loc 1 821 14 is_stmt 0 view .LVU317
 1064 0000 8089     		ldrh	r0, [r0, #12]
 1065              	.LVL84:
 822:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c **** }
 1066              		.loc 1 822 1 view .LVU318
 1067 0002 80B2     		uxth	r0, r0
 1068 0004 7047     		bx	lr
 1069              		.cfi_endproc
 1070              	.LFE136:
 1072              		.section	.text.SPI_I2S_SendData,"ax",%progbits
 1073              		.align	1
 1074              		.global	SPI_I2S_SendData
 1075              		.syntax unified
 1076              		.thumb
 1077              		.thumb_func
 1078              		.fpu fpv4-sp-d16
 1080              	SPI_I2S_SendData:
 1081              	.LVL85:
 1082              	.LFB137:
 823:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c **** 
 824:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c **** /**
 825:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   * @brief  Transmits a Data through the SPIx/I2Sx peripheral.
 826:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   * @param  SPIx: To select the SPIx/I2Sx peripheral, where x can be: 1, 2, 3, 4, 5 or 6 
 827:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   *         in SPI mode or 2 or 3 in I2S mode or I2Sxext for I2S full duplex mode.     
 828:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   * @param  Data: Data to be transmitted.
 829:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   * @retval None
 830:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   */
 831:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c **** void SPI_I2S_SendData(SPI_TypeDef* SPIx, uint16_t Data)
 832:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c **** {
 1083              		.loc 1 832 1 is_stmt 1 view -0
 1084              		.cfi_startproc
 1085              		@ args = 0, pretend = 0, frame = 0
 1086              		@ frame_needed = 0, uses_anonymous_args = 0
 1087              		@ link register save eliminated.
ARM GAS  C:\Users\¾©Ûò\AppData\Local\Temp\ccAyFgZs.s 			page 35


 833:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   /* Check the parameters */
 834:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   assert_param(IS_SPI_ALL_PERIPH_EXT(SPIx));
 1088              		.loc 1 834 3 view .LVU320
 835:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   
 836:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   /* Write in the DR register the data to be sent */
 837:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   SPIx->DR = Data;
 1089              		.loc 1 837 3 view .LVU321
 1090              		.loc 1 837 12 is_stmt 0 view .LVU322
 1091 0000 8181     		strh	r1, [r0, #12]	@ movhi
 838:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c **** }
 1092              		.loc 1 838 1 view .LVU323
 1093 0002 7047     		bx	lr
 1094              		.cfi_endproc
 1095              	.LFE137:
 1097              		.section	.text.SPI_CalculateCRC,"ax",%progbits
 1098              		.align	1
 1099              		.global	SPI_CalculateCRC
 1100              		.syntax unified
 1101              		.thumb
 1102              		.thumb_func
 1103              		.fpu fpv4-sp-d16
 1105              	SPI_CalculateCRC:
 1106              	.LVL86:
 1107              	.LFB138:
 839:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c **** 
 840:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c **** /**
 841:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   * @}
 842:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   */
 843:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c **** 
 844:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c **** /** @defgroup SPI_Group3 Hardware CRC Calculation functions
 845:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****  *  @brief   Hardware CRC Calculation functions
 846:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****  *
 847:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c **** @verbatim   
 848:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****  ===============================================================================
 849:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****                  ##### Hardware CRC Calculation functions #####
 850:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****  ===============================================================================  
 851:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c **** 
 852:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****  [..] This section provides a set of functions allowing to manage the SPI CRC hardware 
 853:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****       calculation
 854:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c **** 
 855:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****  [..] SPI communication using CRC is possible through the following procedure:
 856:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****    (#) Program the Data direction, Polarity, Phase, First Data, Baud Rate Prescaler, 
 857:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****        Slave Management, Peripheral Mode and CRC Polynomial values using the SPI_Init()
 858:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****        function.
 859:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****    (#) Enable the CRC calculation using the SPI_CalculateCRC() function.
 860:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****    (#) Enable the SPI using the SPI_Cmd() function
 861:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****    (#) Before writing the last data to the TX buffer, set the CRCNext bit using the 
 862:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****        SPI_TransmitCRC() function to indicate that after transmission of the last 
 863:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****        data, the CRC should be transmitted.
 864:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****    (#) After transmitting the last data, the SPI transmits the CRC. The SPI_CR1_CRCNEXT
 865:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****         bit is reset. The CRC is also received and compared against the SPI_RXCRCR 
 866:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****         value. 
 867:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****         If the value does not match, the SPI_FLAG_CRCERR flag is set and an interrupt
 868:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****         can be generated when the SPI_I2S_IT_ERR interrupt is enabled.
 869:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c **** 
 870:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****  [..]
 871:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****    (@) It is advised not to read the calculated CRC values during the communication.
ARM GAS  C:\Users\¾©Ûò\AppData\Local\Temp\ccAyFgZs.s 			page 36


 872:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c **** 
 873:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****    (@) When the SPI is in slave mode, be careful to enable CRC calculation only 
 874:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****        when the clock is stable, that is, when the clock is in the steady state. 
 875:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****        If not, a wrong CRC calculation may be done. In fact, the CRC is sensitive 
 876:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****        to the SCK slave input clock as soon as CRCEN is set, and this, whatever 
 877:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****        the value of the SPE bit.
 878:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c **** 
 879:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****    (@) With high bitrate frequencies, be careful when transmitting the CRC.
 880:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****        As the number of used CPU cycles has to be as low as possible in the CRC 
 881:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****        transfer phase, it is forbidden to call software functions in the CRC 
 882:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****        transmission sequence to avoid errors in the last data and CRC reception. 
 883:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****        In fact, CRCNEXT bit has to be written before the end of the transmission/reception 
 884:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****        of the last data.
 885:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c **** 
 886:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****    (@) For high bit rate frequencies, it is advised to use the DMA mode to avoid the
 887:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****        degradation of the SPI speed performance due to CPU accesses impacting the 
 888:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****        SPI bandwidth.
 889:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c **** 
 890:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****    (@) When the STM32F4xx is configured as slave and the NSS hardware mode is 
 891:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****        used, the NSS pin needs to be kept low between the data phase and the CRC 
 892:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****        phase.
 893:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c **** 
 894:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****    (@) When the SPI is configured in slave mode with the CRC feature enabled, CRC
 895:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****        calculation takes place even if a high level is applied on the NSS pin. 
 896:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****        This may happen for example in case of a multi-slave environment where the 
 897:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****        communication master addresses slaves alternately.
 898:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c **** 
 899:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****    (@) Between a slave de-selection (high level on NSS) and a new slave selection 
 900:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****        (low level on NSS), the CRC value should be cleared on both master and slave
 901:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****        sides in order to resynchronize the master and slave for their respective 
 902:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****        CRC calculation.
 903:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c **** 
 904:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****    (@) To clear the CRC, follow the procedure below:
 905:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****        (#@) Disable SPI using the SPI_Cmd() function
 906:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****        (#@) Disable the CRC calculation using the SPI_CalculateCRC() function.
 907:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****        (#@) Enable the CRC calculation using the SPI_CalculateCRC() function.
 908:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****        (#@) Enable SPI using the SPI_Cmd() function.
 909:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c **** 
 910:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c **** @endverbatim
 911:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   * @{
 912:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   */
 913:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c **** 
 914:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c **** /**
 915:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   * @brief  Enables or disables the CRC value calculation of the transferred bytes.
 916:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   * @param  SPIx: where x can be 1, 2, 3, 4, 5 or 6 to select the SPI peripheral.
 917:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   * @param  NewState: new state of the SPIx CRC value calculation.
 918:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   *          This parameter can be: ENABLE or DISABLE.
 919:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   * @retval None
 920:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   */
 921:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c **** void SPI_CalculateCRC(SPI_TypeDef* SPIx, FunctionalState NewState)
 922:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c **** {
 1108              		.loc 1 922 1 is_stmt 1 view -0
 1109              		.cfi_startproc
 1110              		@ args = 0, pretend = 0, frame = 0
 1111              		@ frame_needed = 0, uses_anonymous_args = 0
 1112              		@ link register save eliminated.
 923:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   /* Check the parameters */
ARM GAS  C:\Users\¾©Ûò\AppData\Local\Temp\ccAyFgZs.s 			page 37


 924:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   assert_param(IS_SPI_ALL_PERIPH(SPIx));
 1113              		.loc 1 924 3 view .LVU325
 925:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 1114              		.loc 1 925 3 view .LVU326
 926:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   if (NewState != DISABLE)
 1115              		.loc 1 926 3 view .LVU327
 1116              		.loc 1 926 6 is_stmt 0 view .LVU328
 1117 0000 29B1     		cbz	r1, .L66
 927:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   {
 928:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****     /* Enable the selected SPI CRC calculation */
 929:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****     SPIx->CR1 |= SPI_CR1_CRCEN;
 1118              		.loc 1 929 5 is_stmt 1 view .LVU329
 1119              		.loc 1 929 15 is_stmt 0 view .LVU330
 1120 0002 0388     		ldrh	r3, [r0]
 1121 0004 9BB2     		uxth	r3, r3
 1122 0006 43F40053 		orr	r3, r3, #8192
 1123 000a 0380     		strh	r3, [r0]	@ movhi
 1124 000c 7047     		bx	lr
 1125              	.L66:
 930:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   }
 931:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   else
 932:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   {
 933:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****     /* Disable the selected SPI CRC calculation */
 934:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****     SPIx->CR1 &= (uint16_t)~((uint16_t)SPI_CR1_CRCEN);
 1126              		.loc 1 934 5 is_stmt 1 view .LVU331
 1127              		.loc 1 934 15 is_stmt 0 view .LVU332
 1128 000e 0388     		ldrh	r3, [r0]
 1129 0010 9BB2     		uxth	r3, r3
 1130 0012 23F40053 		bic	r3, r3, #8192
 1131 0016 9BB2     		uxth	r3, r3
 1132 0018 0380     		strh	r3, [r0]	@ movhi
 935:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   }
 936:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c **** }
 1133              		.loc 1 936 1 view .LVU333
 1134 001a 7047     		bx	lr
 1135              		.cfi_endproc
 1136              	.LFE138:
 1138              		.section	.text.SPI_TransmitCRC,"ax",%progbits
 1139              		.align	1
 1140              		.global	SPI_TransmitCRC
 1141              		.syntax unified
 1142              		.thumb
 1143              		.thumb_func
 1144              		.fpu fpv4-sp-d16
 1146              	SPI_TransmitCRC:
 1147              	.LVL87:
 1148              	.LFB139:
 937:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c **** 
 938:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c **** /**
 939:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   * @brief  Transmit the SPIx CRC value.
 940:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   * @param  SPIx: where x can be 1, 2, 3, 4, 5 or 6 to select the SPI peripheral.
 941:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   * @retval None
 942:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   */
 943:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c **** void SPI_TransmitCRC(SPI_TypeDef* SPIx)
 944:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c **** {
 1149              		.loc 1 944 1 is_stmt 1 view -0
 1150              		.cfi_startproc
ARM GAS  C:\Users\¾©Ûò\AppData\Local\Temp\ccAyFgZs.s 			page 38


 1151              		@ args = 0, pretend = 0, frame = 0
 1152              		@ frame_needed = 0, uses_anonymous_args = 0
 1153              		@ link register save eliminated.
 945:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   /* Check the parameters */
 946:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   assert_param(IS_SPI_ALL_PERIPH(SPIx));
 1154              		.loc 1 946 3 view .LVU335
 947:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   
 948:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   /* Enable the selected SPI CRC transmission */
 949:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   SPIx->CR1 |= SPI_CR1_CRCNEXT;
 1155              		.loc 1 949 3 view .LVU336
 1156              		.loc 1 949 13 is_stmt 0 view .LVU337
 1157 0000 0388     		ldrh	r3, [r0]
 1158 0002 9BB2     		uxth	r3, r3
 1159 0004 43F48053 		orr	r3, r3, #4096
 1160 0008 0380     		strh	r3, [r0]	@ movhi
 950:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c **** }
 1161              		.loc 1 950 1 view .LVU338
 1162 000a 7047     		bx	lr
 1163              		.cfi_endproc
 1164              	.LFE139:
 1166              		.section	.text.SPI_GetCRC,"ax",%progbits
 1167              		.align	1
 1168              		.global	SPI_GetCRC
 1169              		.syntax unified
 1170              		.thumb
 1171              		.thumb_func
 1172              		.fpu fpv4-sp-d16
 1174              	SPI_GetCRC:
 1175              	.LVL88:
 1176              	.LFB140:
 951:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c **** 
 952:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c **** /**
 953:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   * @brief  Returns the transmit or the receive CRC register value for the specified SPI.
 954:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   * @param  SPIx: where x can be 1, 2, 3, 4, 5 or 6 to select the SPI peripheral.
 955:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   * @param  SPI_CRC: specifies the CRC register to be read.
 956:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   *          This parameter can be one of the following values:
 957:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   *            @arg SPI_CRC_Tx: Selects Tx CRC register
 958:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   *            @arg SPI_CRC_Rx: Selects Rx CRC register
 959:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   * @retval The selected CRC register value..
 960:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   */
 961:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c **** uint16_t SPI_GetCRC(SPI_TypeDef* SPIx, uint8_t SPI_CRC)
 962:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c **** {
 1177              		.loc 1 962 1 is_stmt 1 view -0
 1178              		.cfi_startproc
 1179              		@ args = 0, pretend = 0, frame = 0
 1180              		@ frame_needed = 0, uses_anonymous_args = 0
 1181              		@ link register save eliminated.
 963:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   uint16_t crcreg = 0;
 1182              		.loc 1 963 3 view .LVU340
 964:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   /* Check the parameters */
 965:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   assert_param(IS_SPI_ALL_PERIPH(SPIx));
 1183              		.loc 1 965 3 view .LVU341
 966:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   assert_param(IS_SPI_CRC(SPI_CRC));
 1184              		.loc 1 966 3 view .LVU342
 967:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   if (SPI_CRC != SPI_CRC_Rx)
 1185              		.loc 1 967 3 view .LVU343
 1186              		.loc 1 967 6 is_stmt 0 view .LVU344
ARM GAS  C:\Users\¾©Ûò\AppData\Local\Temp\ccAyFgZs.s 			page 39


 1187 0000 0129     		cmp	r1, #1
 1188 0002 02D0     		beq	.L70
 968:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   {
 969:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****     /* Get the Tx CRC register */
 970:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****     crcreg = SPIx->TXCRCR;
 1189              		.loc 1 970 5 is_stmt 1 view .LVU345
 1190              		.loc 1 970 12 is_stmt 0 view .LVU346
 1191 0004 008B     		ldrh	r0, [r0, #24]
 1192              	.LVL89:
 1193              		.loc 1 970 12 view .LVU347
 1194 0006 80B2     		uxth	r0, r0
 1195              	.LVL90:
 1196              		.loc 1 970 12 view .LVU348
 1197 0008 7047     		bx	lr
 1198              	.LVL91:
 1199              	.L70:
 971:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   }
 972:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   else
 973:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   {
 974:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****     /* Get the Rx CRC register */
 975:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****     crcreg = SPIx->RXCRCR;
 1200              		.loc 1 975 5 is_stmt 1 view .LVU349
 1201              		.loc 1 975 12 is_stmt 0 view .LVU350
 1202 000a 808A     		ldrh	r0, [r0, #20]
 1203              	.LVL92:
 1204              		.loc 1 975 12 view .LVU351
 1205 000c 80B2     		uxth	r0, r0
 1206              	.LVL93:
 976:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   }
 977:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   /* Return the selected CRC register */
 978:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   return crcreg;
 1207              		.loc 1 978 3 is_stmt 1 view .LVU352
 979:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c **** }
 1208              		.loc 1 979 1 is_stmt 0 view .LVU353
 1209 000e 7047     		bx	lr
 1210              		.cfi_endproc
 1211              	.LFE140:
 1213              		.section	.text.SPI_GetCRCPolynomial,"ax",%progbits
 1214              		.align	1
 1215              		.global	SPI_GetCRCPolynomial
 1216              		.syntax unified
 1217              		.thumb
 1218              		.thumb_func
 1219              		.fpu fpv4-sp-d16
 1221              	SPI_GetCRCPolynomial:
 1222              	.LVL94:
 1223              	.LFB141:
 980:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c **** 
 981:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c **** /**
 982:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   * @brief  Returns the CRC Polynomial register value for the specified SPI.
 983:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   * @param  SPIx: where x can be 1, 2, 3, 4, 5 or 6 to select the SPI peripheral.
 984:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   * @retval The CRC Polynomial register value.
 985:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   */
 986:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c **** uint16_t SPI_GetCRCPolynomial(SPI_TypeDef* SPIx)
 987:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c **** {
 1224              		.loc 1 987 1 is_stmt 1 view -0
 1225              		.cfi_startproc
ARM GAS  C:\Users\¾©Ûò\AppData\Local\Temp\ccAyFgZs.s 			page 40


 1226              		@ args = 0, pretend = 0, frame = 0
 1227              		@ frame_needed = 0, uses_anonymous_args = 0
 1228              		@ link register save eliminated.
 988:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   /* Check the parameters */
 989:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   assert_param(IS_SPI_ALL_PERIPH(SPIx));
 1229              		.loc 1 989 3 view .LVU355
 990:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   
 991:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   /* Return the CRC polynomial register */
 992:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   return SPIx->CRCPR;
 1230              		.loc 1 992 3 view .LVU356
 1231              		.loc 1 992 14 is_stmt 0 view .LVU357
 1232 0000 008A     		ldrh	r0, [r0, #16]
 1233              	.LVL95:
 993:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c **** }
 1234              		.loc 1 993 1 view .LVU358
 1235 0002 80B2     		uxth	r0, r0
 1236 0004 7047     		bx	lr
 1237              		.cfi_endproc
 1238              	.LFE141:
 1240              		.section	.text.SPI_I2S_DMACmd,"ax",%progbits
 1241              		.align	1
 1242              		.global	SPI_I2S_DMACmd
 1243              		.syntax unified
 1244              		.thumb
 1245              		.thumb_func
 1246              		.fpu fpv4-sp-d16
 1248              	SPI_I2S_DMACmd:
 1249              	.LVL96:
 1250              	.LFB142:
 994:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c **** 
 995:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c **** /**
 996:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   * @}
 997:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   */
 998:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c **** 
 999:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c **** /** @defgroup SPI_Group4 DMA transfers management functions
1000:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****  *  @brief   DMA transfers management functions
1001:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   *
1002:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c **** @verbatim   
1003:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****  ===============================================================================
1004:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****                    ##### DMA transfers management functions #####
1005:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****  ===============================================================================  
1006:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c **** 
1007:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c **** @endverbatim
1008:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   * @{
1009:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   */
1010:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c **** 
1011:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c **** /**
1012:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   * @brief  Enables or disables the SPIx/I2Sx DMA interface.
1013:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   * @param  SPIx: To select the SPIx/I2Sx peripheral, where x can be: 1, 2, 3, 4, 5 or 6 
1014:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   *         in SPI mode or 2 or 3 in I2S mode or I2Sxext for I2S full duplex mode. 
1015:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   * @param  SPI_I2S_DMAReq: specifies the SPI DMA transfer request to be enabled or disabled. 
1016:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   *          This parameter can be any combination of the following values:
1017:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   *            @arg SPI_I2S_DMAReq_Tx: Tx buffer DMA transfer request
1018:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   *            @arg SPI_I2S_DMAReq_Rx: Rx buffer DMA transfer request
1019:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   * @param  NewState: new state of the selected SPI DMA transfer request.
1020:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   *          This parameter can be: ENABLE or DISABLE.
1021:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   * @retval None
ARM GAS  C:\Users\¾©Ûò\AppData\Local\Temp\ccAyFgZs.s 			page 41


1022:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   */
1023:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c **** void SPI_I2S_DMACmd(SPI_TypeDef* SPIx, uint16_t SPI_I2S_DMAReq, FunctionalState NewState)
1024:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c **** {
 1251              		.loc 1 1024 1 is_stmt 1 view -0
 1252              		.cfi_startproc
 1253              		@ args = 0, pretend = 0, frame = 0
 1254              		@ frame_needed = 0, uses_anonymous_args = 0
 1255              		@ link register save eliminated.
1025:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   /* Check the parameters */
1026:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   assert_param(IS_SPI_ALL_PERIPH_EXT(SPIx));
 1256              		.loc 1 1026 3 view .LVU360
1027:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 1257              		.loc 1 1027 3 view .LVU361
1028:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   assert_param(IS_SPI_I2S_DMAREQ(SPI_I2S_DMAReq));
 1258              		.loc 1 1028 3 view .LVU362
1029:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c **** 
1030:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   if (NewState != DISABLE)
 1259              		.loc 1 1030 3 view .LVU363
 1260              		.loc 1 1030 6 is_stmt 0 view .LVU364
 1261 0000 22B1     		cbz	r2, .L74
1031:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   {
1032:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****     /* Enable the selected SPI DMA requests */
1033:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****     SPIx->CR2 |= SPI_I2S_DMAReq;
 1262              		.loc 1 1033 5 is_stmt 1 view .LVU365
 1263              		.loc 1 1033 15 is_stmt 0 view .LVU366
 1264 0002 8388     		ldrh	r3, [r0, #4]
 1265 0004 9BB2     		uxth	r3, r3
 1266 0006 1943     		orrs	r1, r1, r3
 1267              	.LVL97:
 1268              		.loc 1 1033 15 view .LVU367
 1269 0008 8180     		strh	r1, [r0, #4]	@ movhi
 1270 000a 7047     		bx	lr
 1271              	.LVL98:
 1272              	.L74:
1034:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   }
1035:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   else
1036:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   {
1037:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****     /* Disable the selected SPI DMA requests */
1038:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****     SPIx->CR2 &= (uint16_t)~SPI_I2S_DMAReq;
 1273              		.loc 1 1038 5 is_stmt 1 view .LVU368
 1274              		.loc 1 1038 15 is_stmt 0 view .LVU369
 1275 000c 8388     		ldrh	r3, [r0, #4]
 1276              		.loc 1 1038 18 view .LVU370
 1277 000e C943     		mvns	r1, r1
 1278              	.LVL99:
 1279              		.loc 1 1038 18 view .LVU371
 1280 0010 89B2     		uxth	r1, r1
 1281              		.loc 1 1038 15 view .LVU372
 1282 0012 1940     		ands	r1, r1, r3
 1283 0014 8180     		strh	r1, [r0, #4]	@ movhi
1039:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   }
1040:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c **** }
 1284              		.loc 1 1040 1 view .LVU373
 1285 0016 7047     		bx	lr
 1286              		.cfi_endproc
 1287              	.LFE142:
 1289              		.section	.text.SPI_I2S_ITConfig,"ax",%progbits
ARM GAS  C:\Users\¾©Ûò\AppData\Local\Temp\ccAyFgZs.s 			page 42


 1290              		.align	1
 1291              		.global	SPI_I2S_ITConfig
 1292              		.syntax unified
 1293              		.thumb
 1294              		.thumb_func
 1295              		.fpu fpv4-sp-d16
 1297              	SPI_I2S_ITConfig:
 1298              	.LVL100:
 1299              	.LFB143:
1041:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c **** 
1042:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c **** /**
1043:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   * @}
1044:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   */
1045:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c **** 
1046:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c **** /** @defgroup SPI_Group5 Interrupts and flags management functions
1047:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****  *  @brief   Interrupts and flags management functions
1048:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   *
1049:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c **** @verbatim   
1050:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****  ===============================================================================
1051:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****             ##### Interrupts and flags management functions #####
1052:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****  ===============================================================================  
1053:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****  
1054:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****  [..] This section provides a set of functions allowing to configure the SPI Interrupts 
1055:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****       sources and check or clear the flags or pending bits status.
1056:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****       The user should identify which mode will be used in his application to manage 
1057:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****       the communication: Polling mode, Interrupt mode or DMA mode. 
1058:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****     
1059:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****  *** Polling Mode ***
1060:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****  ====================
1061:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c **** [..] In Polling Mode, the SPI/I2S communication can be managed by 9 flags:
1062:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   (#) SPI_I2S_FLAG_TXE : to indicate the status of the transmit buffer register
1063:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   (#) SPI_I2S_FLAG_RXNE : to indicate the status of the receive buffer register
1064:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   (#) SPI_I2S_FLAG_BSY : to indicate the state of the communication layer of the SPI.
1065:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   (#) SPI_FLAG_CRCERR : to indicate if a CRC Calculation error occur              
1066:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   (#) SPI_FLAG_MODF : to indicate if a Mode Fault error occur
1067:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   (#) SPI_I2S_FLAG_OVR : to indicate if an Overrun error occur
1068:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   (#) I2S_FLAG_TIFRFE: to indicate a Frame Format error occurs.
1069:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   (#) I2S_FLAG_UDR: to indicate an Underrun error occurs.
1070:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   (#) I2S_FLAG_CHSIDE: to indicate Channel Side.
1071:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c **** 
1072:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   (@) Do not use the BSY flag to handle each data transmission or reception. It is
1073:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****       better to use the TXE and RXNE flags instead.
1074:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c **** 
1075:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****  [..] In this Mode it is advised to use the following functions:
1076:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****    (+) FlagStatus SPI_I2S_GetFlagStatus(SPI_TypeDef* SPIx, uint16_t SPI_I2S_FLAG);
1077:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****    (+) void SPI_I2S_ClearFlag(SPI_TypeDef* SPIx, uint16_t SPI_I2S_FLAG);
1078:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c **** 
1079:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****  *** Interrupt Mode ***
1080:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****  ======================
1081:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****  [..] In Interrupt Mode, the SPI communication can be managed by 3 interrupt sources
1082:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****       and 7 pending bits: 
1083:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****    (+) Pending Bits:
1084:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****        (##) SPI_I2S_IT_TXE : to indicate the status of the transmit buffer register
1085:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****        (##) SPI_I2S_IT_RXNE : to indicate the status of the receive buffer register
1086:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****        (##) SPI_IT_CRCERR : to indicate if a CRC Calculation error occur (available in SPI mode onl
1087:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****        (##) SPI_IT_MODF : to indicate if a Mode Fault error occur (available in SPI mode only)
1088:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****        (##) SPI_I2S_IT_OVR : to indicate if an Overrun error occur
ARM GAS  C:\Users\¾©Ûò\AppData\Local\Temp\ccAyFgZs.s 			page 43


1089:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****        (##) I2S_IT_UDR : to indicate an Underrun Error occurs (available in I2S mode only).
1090:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****        (##) I2S_FLAG_TIFRFE : to indicate a Frame Format error occurs (available in TI mode only).
1091:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c **** 
1092:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****    (+) Interrupt Source:
1093:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****        (##) SPI_I2S_IT_TXE: specifies the interrupt source for the Tx buffer empty 
1094:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****             interrupt.  
1095:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****        (##) SPI_I2S_IT_RXNE : specifies the interrupt source for the Rx buffer not 
1096:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****             empty interrupt.
1097:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****        (##) SPI_I2S_IT_ERR : specifies the interrupt source for the errors interrupt.
1098:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c **** 
1099:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****  [..] In this Mode it is advised to use the following functions:
1100:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****    (+) void SPI_I2S_ITConfig(SPI_TypeDef* SPIx, uint8_t SPI_I2S_IT, FunctionalState NewState);
1101:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****    (+) ITStatus SPI_I2S_GetITStatus(SPI_TypeDef* SPIx, uint8_t SPI_I2S_IT);
1102:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****    (+) void SPI_I2S_ClearITPendingBit(SPI_TypeDef* SPIx, uint8_t SPI_I2S_IT);
1103:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c **** 
1104:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****  *** DMA Mode ***
1105:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****  ================
1106:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****  [..] In DMA Mode, the SPI communication can be managed by 2 DMA Channel requests:
1107:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****    (#) SPI_I2S_DMAReq_Tx: specifies the Tx buffer DMA transfer request
1108:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****    (#) SPI_I2S_DMAReq_Rx: specifies the Rx buffer DMA transfer request
1109:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c **** 
1110:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****  [..] In this Mode it is advised to use the following function:
1111:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****    (+) void SPI_I2S_DMACmd(SPI_TypeDef* SPIx, uint16_t SPI_I2S_DMAReq, FunctionalState 
1112:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****        NewState);
1113:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c **** 
1114:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c **** @endverbatim
1115:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   * @{
1116:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   */
1117:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c **** 
1118:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c **** /**
1119:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   * @brief  Enables or disables the specified SPI/I2S interrupts.
1120:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   * @param  SPIx: To select the SPIx/I2Sx peripheral, where x can be: 1, 2, 3, 4, 5 or 6 
1121:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   *         in SPI mode or 2 or 3 in I2S mode or I2Sxext for I2S full duplex mode. 
1122:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   * @param  SPI_I2S_IT: specifies the SPI interrupt source to be enabled or disabled. 
1123:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   *          This parameter can be one of the following values:
1124:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   *            @arg SPI_I2S_IT_TXE: Tx buffer empty interrupt mask
1125:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   *            @arg SPI_I2S_IT_RXNE: Rx buffer not empty interrupt mask
1126:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   *            @arg SPI_I2S_IT_ERR: Error interrupt mask
1127:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   * @param  NewState: new state of the specified SPI interrupt.
1128:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   *          This parameter can be: ENABLE or DISABLE.
1129:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   * @retval None
1130:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   */
1131:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c **** void SPI_I2S_ITConfig(SPI_TypeDef* SPIx, uint8_t SPI_I2S_IT, FunctionalState NewState)
1132:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c **** {
 1300              		.loc 1 1132 1 is_stmt 1 view -0
 1301              		.cfi_startproc
 1302              		@ args = 0, pretend = 0, frame = 0
 1303              		@ frame_needed = 0, uses_anonymous_args = 0
 1304              		@ link register save eliminated.
1133:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   uint16_t itpos = 0, itmask = 0 ;
 1305              		.loc 1 1133 3 view .LVU375
1134:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   
1135:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   /* Check the parameters */
1136:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   assert_param(IS_SPI_ALL_PERIPH_EXT(SPIx));
 1306              		.loc 1 1136 3 view .LVU376
1137:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 1307              		.loc 1 1137 3 view .LVU377
ARM GAS  C:\Users\¾©Ûò\AppData\Local\Temp\ccAyFgZs.s 			page 44


1138:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   assert_param(IS_SPI_I2S_CONFIG_IT(SPI_I2S_IT));
 1308              		.loc 1 1138 3 view .LVU378
1139:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c **** 
1140:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   /* Get the SPI IT index */
1141:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   itpos = SPI_I2S_IT >> 4;
 1309              		.loc 1 1141 3 view .LVU379
 1310              		.loc 1 1141 9 is_stmt 0 view .LVU380
 1311 0000 0B09     		lsrs	r3, r1, #4
 1312              	.LVL101:
1142:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c **** 
1143:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   /* Set the IT mask */
1144:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   itmask = (uint16_t)1 << (uint16_t)itpos;
 1313              		.loc 1 1144 3 is_stmt 1 view .LVU381
 1314              		.loc 1 1144 24 is_stmt 0 view .LVU382
 1315 0002 0121     		movs	r1, #1
 1316              	.LVL102:
 1317              		.loc 1 1144 24 view .LVU383
 1318 0004 9940     		lsls	r1, r1, r3
 1319              		.loc 1 1144 10 view .LVU384
 1320 0006 89B2     		uxth	r1, r1
 1321              	.LVL103:
1145:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c **** 
1146:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   if (NewState != DISABLE)
 1322              		.loc 1 1146 3 is_stmt 1 view .LVU385
 1323              		.loc 1 1146 6 is_stmt 0 view .LVU386
 1324 0008 22B1     		cbz	r2, .L77
1147:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   {
1148:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****     /* Enable the selected SPI interrupt */
1149:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****     SPIx->CR2 |= itmask;
 1325              		.loc 1 1149 5 is_stmt 1 view .LVU387
 1326              		.loc 1 1149 15 is_stmt 0 view .LVU388
 1327 000a 8388     		ldrh	r3, [r0, #4]
 1328              	.LVL104:
 1329              		.loc 1 1149 15 view .LVU389
 1330 000c 9BB2     		uxth	r3, r3
 1331 000e 1943     		orrs	r1, r1, r3
 1332              	.LVL105:
 1333              		.loc 1 1149 15 view .LVU390
 1334 0010 8180     		strh	r1, [r0, #4]	@ movhi
 1335 0012 7047     		bx	lr
 1336              	.LVL106:
 1337              	.L77:
1150:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   }
1151:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   else
1152:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   {
1153:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****     /* Disable the selected SPI interrupt */
1154:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****     SPIx->CR2 &= (uint16_t)~itmask;
 1338              		.loc 1 1154 5 is_stmt 1 view .LVU391
 1339              		.loc 1 1154 15 is_stmt 0 view .LVU392
 1340 0014 8388     		ldrh	r3, [r0, #4]
 1341              	.LVL107:
 1342              		.loc 1 1154 18 view .LVU393
 1343 0016 C943     		mvns	r1, r1
 1344              	.LVL108:
 1345              		.loc 1 1154 18 view .LVU394
 1346 0018 89B2     		uxth	r1, r1
 1347              	.LVL109:
ARM GAS  C:\Users\¾©Ûò\AppData\Local\Temp\ccAyFgZs.s 			page 45


 1348              		.loc 1 1154 15 view .LVU395
 1349 001a 1940     		ands	r1, r1, r3
 1350 001c 8180     		strh	r1, [r0, #4]	@ movhi
1155:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   }
1156:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c **** }
 1351              		.loc 1 1156 1 view .LVU396
 1352 001e 7047     		bx	lr
 1353              		.cfi_endproc
 1354              	.LFE143:
 1356              		.section	.text.SPI_I2S_GetFlagStatus,"ax",%progbits
 1357              		.align	1
 1358              		.global	SPI_I2S_GetFlagStatus
 1359              		.syntax unified
 1360              		.thumb
 1361              		.thumb_func
 1362              		.fpu fpv4-sp-d16
 1364              	SPI_I2S_GetFlagStatus:
 1365              	.LVL110:
 1366              	.LFB144:
1157:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c **** 
1158:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c **** /**
1159:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   * @brief  Checks whether the specified SPIx/I2Sx flag is set or not.
1160:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   * @param  SPIx: To select the SPIx/I2Sx peripheral, where x can be: 1, 2, 3, 4, 5 or 6 
1161:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   *         in SPI mode or 2 or 3 in I2S mode or I2Sxext for I2S full duplex mode. 
1162:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   * @param  SPI_I2S_FLAG: specifies the SPI flag to check. 
1163:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   *          This parameter can be one of the following values:
1164:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   *            @arg SPI_I2S_FLAG_TXE: Transmit buffer empty flag.
1165:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   *            @arg SPI_I2S_FLAG_RXNE: Receive buffer not empty flag.
1166:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   *            @arg SPI_I2S_FLAG_BSY: Busy flag.
1167:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   *            @arg SPI_I2S_FLAG_OVR: Overrun flag.
1168:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   *            @arg SPI_FLAG_MODF: Mode Fault flag.
1169:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   *            @arg SPI_FLAG_CRCERR: CRC Error flag.
1170:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   *            @arg SPI_I2S_FLAG_TIFRFE: Format Error.
1171:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   *            @arg I2S_FLAG_UDR: Underrun Error flag.
1172:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   *            @arg I2S_FLAG_CHSIDE: Channel Side flag.  
1173:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   * @retval The new state of SPI_I2S_FLAG (SET or RESET).
1174:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   */
1175:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c **** FlagStatus SPI_I2S_GetFlagStatus(SPI_TypeDef* SPIx, uint16_t SPI_I2S_FLAG)
1176:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c **** {
 1367              		.loc 1 1176 1 is_stmt 1 view -0
 1368              		.cfi_startproc
 1369              		@ args = 0, pretend = 0, frame = 0
 1370              		@ frame_needed = 0, uses_anonymous_args = 0
 1371              		@ link register save eliminated.
1177:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   FlagStatus bitstatus = RESET;
 1372              		.loc 1 1177 3 view .LVU398
1178:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   /* Check the parameters */
1179:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   assert_param(IS_SPI_ALL_PERIPH_EXT(SPIx));
 1373              		.loc 1 1179 3 view .LVU399
1180:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   assert_param(IS_SPI_I2S_GET_FLAG(SPI_I2S_FLAG));
 1374              		.loc 1 1180 3 view .LVU400
1181:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   
1182:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   /* Check the status of the specified SPI flag */
1183:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   if ((SPIx->SR & SPI_I2S_FLAG) != (uint16_t)RESET)
 1375              		.loc 1 1183 3 view .LVU401
 1376              		.loc 1 1183 12 is_stmt 0 view .LVU402
 1377 0000 0389     		ldrh	r3, [r0, #8]
ARM GAS  C:\Users\¾©Ûò\AppData\Local\Temp\ccAyFgZs.s 			page 46


 1378              		.loc 1 1183 6 view .LVU403
 1379 0002 1942     		tst	r1, r3
 1380 0004 01D0     		beq	.L81
1184:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   {
1185:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****     /* SPI_I2S_FLAG is set */
1186:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****     bitstatus = SET;
 1381              		.loc 1 1186 15 view .LVU404
 1382 0006 0120     		movs	r0, #1
 1383              	.LVL111:
 1384              		.loc 1 1186 15 view .LVU405
 1385 0008 7047     		bx	lr
 1386              	.LVL112:
 1387              	.L81:
1187:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   }
1188:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   else
1189:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   {
1190:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****     /* SPI_I2S_FLAG is reset */
1191:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****     bitstatus = RESET;
 1388              		.loc 1 1191 15 view .LVU406
 1389 000a 0020     		movs	r0, #0
 1390              	.LVL113:
1192:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   }
1193:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   /* Return the SPI_I2S_FLAG status */
1194:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   return  bitstatus;
 1391              		.loc 1 1194 3 is_stmt 1 view .LVU407
1195:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c **** }
 1392              		.loc 1 1195 1 is_stmt 0 view .LVU408
 1393 000c 7047     		bx	lr
 1394              		.cfi_endproc
 1395              	.LFE144:
 1397              		.section	.text.SPI_I2S_ClearFlag,"ax",%progbits
 1398              		.align	1
 1399              		.global	SPI_I2S_ClearFlag
 1400              		.syntax unified
 1401              		.thumb
 1402              		.thumb_func
 1403              		.fpu fpv4-sp-d16
 1405              	SPI_I2S_ClearFlag:
 1406              	.LVL114:
 1407              	.LFB145:
1196:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c **** 
1197:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c **** /**
1198:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   * @brief  Clears the SPIx CRC Error (CRCERR) flag.
1199:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   * @param  SPIx: To select the SPIx/I2Sx peripheral, where x can be: 1, 2, 3, 4, 5 or 6 
1200:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   *         in SPI mode or 2 or 3 in I2S mode or I2Sxext for I2S full duplex mode. 
1201:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   * @param  SPI_I2S_FLAG: specifies the SPI flag to clear. 
1202:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   *          This function clears only CRCERR flag.
1203:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   *            @arg SPI_FLAG_CRCERR: CRC Error flag.  
1204:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   *  
1205:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   * @note   OVR (OverRun error) flag is cleared by software sequence: a read 
1206:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   *          operation to SPI_DR register (SPI_I2S_ReceiveData()) followed by a read 
1207:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   *          operation to SPI_SR register (SPI_I2S_GetFlagStatus()).
1208:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   * @note   UDR (UnderRun error) flag is cleared by a read operation to 
1209:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   *          SPI_SR register (SPI_I2S_GetFlagStatus()).   
1210:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   * @note   MODF (Mode Fault) flag is cleared by software sequence: a read/write 
1211:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   *          operation to SPI_SR register (SPI_I2S_GetFlagStatus()) followed by a 
1212:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   *          write operation to SPI_CR1 register (SPI_Cmd() to enable the SPI).
ARM GAS  C:\Users\¾©Ûò\AppData\Local\Temp\ccAyFgZs.s 			page 47


1213:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   *  
1214:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   * @retval None
1215:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   */
1216:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c **** void SPI_I2S_ClearFlag(SPI_TypeDef* SPIx, uint16_t SPI_I2S_FLAG)
1217:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c **** {
 1408              		.loc 1 1217 1 is_stmt 1 view -0
 1409              		.cfi_startproc
 1410              		@ args = 0, pretend = 0, frame = 0
 1411              		@ frame_needed = 0, uses_anonymous_args = 0
 1412              		@ link register save eliminated.
1218:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   /* Check the parameters */
1219:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   assert_param(IS_SPI_ALL_PERIPH_EXT(SPIx));
 1413              		.loc 1 1219 3 view .LVU410
1220:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   assert_param(IS_SPI_I2S_CLEAR_FLAG(SPI_I2S_FLAG));
 1414              		.loc 1 1220 3 view .LVU411
1221:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****     
1222:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   /* Clear the selected SPI CRC Error (CRCERR) flag */
1223:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   SPIx->SR = (uint16_t)~SPI_I2S_FLAG;
 1415              		.loc 1 1223 3 view .LVU412
 1416              		.loc 1 1223 14 is_stmt 0 view .LVU413
 1417 0000 C943     		mvns	r1, r1
 1418              	.LVL115:
 1419              		.loc 1 1223 14 view .LVU414
 1420 0002 89B2     		uxth	r1, r1
 1421              		.loc 1 1223 12 view .LVU415
 1422 0004 0181     		strh	r1, [r0, #8]	@ movhi
1224:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c **** }
 1423              		.loc 1 1224 1 view .LVU416
 1424 0006 7047     		bx	lr
 1425              		.cfi_endproc
 1426              	.LFE145:
 1428              		.section	.text.SPI_I2S_GetITStatus,"ax",%progbits
 1429              		.align	1
 1430              		.global	SPI_I2S_GetITStatus
 1431              		.syntax unified
 1432              		.thumb
 1433              		.thumb_func
 1434              		.fpu fpv4-sp-d16
 1436              	SPI_I2S_GetITStatus:
 1437              	.LVL116:
 1438              	.LFB146:
1225:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c **** 
1226:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c **** /**
1227:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   * @brief  Checks whether the specified SPIx/I2Sx interrupt has occurred or not.
1228:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   * @param  SPIx: To select the SPIx/I2Sx peripheral, where x can be: 1, 2, 3, 4, 5 or 6 
1229:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   *         in SPI mode or 2 or 3 in I2S mode or I2Sxext for I2S full duplex mode.  
1230:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   * @param  SPI_I2S_IT: specifies the SPI interrupt source to check. 
1231:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   *          This parameter can be one of the following values:
1232:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   *            @arg SPI_I2S_IT_TXE: Transmit buffer empty interrupt.
1233:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   *            @arg SPI_I2S_IT_RXNE: Receive buffer not empty interrupt.
1234:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   *            @arg SPI_I2S_IT_OVR: Overrun interrupt.
1235:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   *            @arg SPI_IT_MODF: Mode Fault interrupt.
1236:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   *            @arg SPI_IT_CRCERR: CRC Error interrupt.
1237:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   *            @arg I2S_IT_UDR: Underrun interrupt.  
1238:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   *            @arg SPI_I2S_IT_TIFRFE: Format Error interrupt.  
1239:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   * @retval The new state of SPI_I2S_IT (SET or RESET).
1240:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   */
ARM GAS  C:\Users\¾©Ûò\AppData\Local\Temp\ccAyFgZs.s 			page 48


1241:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c **** ITStatus SPI_I2S_GetITStatus(SPI_TypeDef* SPIx, uint8_t SPI_I2S_IT)
1242:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c **** {
 1439              		.loc 1 1242 1 is_stmt 1 view -0
 1440              		.cfi_startproc
 1441              		@ args = 0, pretend = 0, frame = 0
 1442              		@ frame_needed = 0, uses_anonymous_args = 0
 1443              		@ link register save eliminated.
1243:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   ITStatus bitstatus = RESET;
 1444              		.loc 1 1243 3 view .LVU418
1244:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   uint16_t itpos = 0, itmask = 0, enablestatus = 0;
 1445              		.loc 1 1244 3 view .LVU419
1245:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c **** 
1246:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   /* Check the parameters */
1247:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   assert_param(IS_SPI_ALL_PERIPH_EXT(SPIx));
 1446              		.loc 1 1247 3 view .LVU420
1248:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   assert_param(IS_SPI_I2S_GET_IT(SPI_I2S_IT));
 1447              		.loc 1 1248 3 view .LVU421
1249:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c **** 
1250:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   /* Get the SPI_I2S_IT index */
1251:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   itpos = 0x01 << (SPI_I2S_IT & 0x0F);
 1448              		.loc 1 1251 3 view .LVU422
 1449              		.loc 1 1251 31 is_stmt 0 view .LVU423
 1450 0000 01F00F02 		and	r2, r1, #15
 1451              		.loc 1 1251 16 view .LVU424
 1452 0004 0123     		movs	r3, #1
 1453 0006 03FA02F2 		lsl	r2, r3, r2
 1454              	.LVL117:
1252:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c **** 
1253:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   /* Get the SPI_I2S_IT IT mask */
1254:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   itmask = SPI_I2S_IT >> 4;
 1455              		.loc 1 1254 3 is_stmt 1 view .LVU425
 1456              		.loc 1 1254 10 is_stmt 0 view .LVU426
 1457 000a 0909     		lsrs	r1, r1, #4
 1458              	.LVL118:
1255:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c **** 
1256:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   /* Set the IT mask */
1257:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   itmask = 0x01 << itmask;
 1459              		.loc 1 1257 3 is_stmt 1 view .LVU427
 1460              		.loc 1 1257 17 is_stmt 0 view .LVU428
 1461 000c 03FA01F1 		lsl	r1, r3, r1
 1462              	.LVL119:
1258:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c **** 
1259:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   /* Get the SPI_I2S_IT enable bit status */
1260:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   enablestatus = (SPIx->CR2 & itmask) ;
 1463              		.loc 1 1260 3 is_stmt 1 view .LVU429
 1464              		.loc 1 1260 23 is_stmt 0 view .LVU430
 1465 0010 8388     		ldrh	r3, [r0, #4]
 1466 0012 9BB2     		uxth	r3, r3
 1467              		.loc 1 1260 16 view .LVU431
 1468 0014 1940     		ands	r1, r1, r3
 1469              	.LVL120:
1261:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c **** 
1262:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   /* Check the status of the specified SPI interrupt */
1263:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   if (((SPIx->SR & itpos) != (uint16_t)RESET) && enablestatus)
 1470              		.loc 1 1263 3 is_stmt 1 view .LVU432
 1471              		.loc 1 1263 13 is_stmt 0 view .LVU433
 1472 0016 0389     		ldrh	r3, [r0, #8]
ARM GAS  C:\Users\¾©Ûò\AppData\Local\Temp\ccAyFgZs.s 			page 49


 1473 0018 9BB2     		uxth	r3, r3
 1474              		.loc 1 1263 6 view .LVU434
 1475 001a 1A42     		tst	r2, r3
 1476 001c 02D0     		beq	.L85
 1477              		.loc 1 1263 47 discriminator 1 view .LVU435
 1478 001e 19B9     		cbnz	r1, .L86
1264:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   {
1265:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****     /* SPI_I2S_IT is set */
1266:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****     bitstatus = SET;
1267:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   }
1268:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   else
1269:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   {
1270:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****     /* SPI_I2S_IT is reset */
1271:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****     bitstatus = RESET;
 1479              		.loc 1 1271 15 view .LVU436
 1480 0020 0020     		movs	r0, #0
 1481              	.LVL121:
 1482              		.loc 1 1271 15 view .LVU437
 1483 0022 7047     		bx	lr
 1484              	.LVL122:
 1485              	.L85:
 1486              		.loc 1 1271 15 view .LVU438
 1487 0024 0020     		movs	r0, #0
 1488              	.LVL123:
 1489              		.loc 1 1271 15 view .LVU439
 1490 0026 7047     		bx	lr
 1491              	.LVL124:
 1492              	.L86:
1266:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   }
 1493              		.loc 1 1266 15 view .LVU440
 1494 0028 0120     		movs	r0, #1
 1495              	.LVL125:
1272:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   }
1273:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   /* Return the SPI_I2S_IT status */
1274:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   return bitstatus;
 1496              		.loc 1 1274 3 is_stmt 1 view .LVU441
1275:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c **** }
 1497              		.loc 1 1275 1 is_stmt 0 view .LVU442
 1498 002a 7047     		bx	lr
 1499              		.cfi_endproc
 1500              	.LFE146:
 1502              		.section	.text.SPI_I2S_ClearITPendingBit,"ax",%progbits
 1503              		.align	1
 1504              		.global	SPI_I2S_ClearITPendingBit
 1505              		.syntax unified
 1506              		.thumb
 1507              		.thumb_func
 1508              		.fpu fpv4-sp-d16
 1510              	SPI_I2S_ClearITPendingBit:
 1511              	.LVL126:
 1512              	.LFB147:
1276:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c **** 
1277:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c **** /**
1278:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   * @brief  Clears the SPIx CRC Error (CRCERR) interrupt pending bit.
1279:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   * @param  SPIx: To select the SPIx/I2Sx peripheral, where x can be: 1, 2, 3, 4, 5 or 6 
1280:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   *         in SPI mode or 2 or 3 in I2S mode or I2Sxext for I2S full duplex mode.  
1281:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   * @param  SPI_I2S_IT: specifies the SPI interrupt pending bit to clear.
ARM GAS  C:\Users\¾©Ûò\AppData\Local\Temp\ccAyFgZs.s 			page 50


1282:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   *         This function clears only CRCERR interrupt pending bit.   
1283:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   *            @arg SPI_IT_CRCERR: CRC Error interrupt.
1284:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   *   
1285:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   * @note   OVR (OverRun Error) interrupt pending bit is cleared by software 
1286:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   *          sequence: a read operation to SPI_DR register (SPI_I2S_ReceiveData()) 
1287:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   *          followed by a read operation to SPI_SR register (SPI_I2S_GetITStatus()).
1288:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   * @note   UDR (UnderRun Error) interrupt pending bit is cleared by a read 
1289:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   *          operation to SPI_SR register (SPI_I2S_GetITStatus()).   
1290:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   * @note   MODF (Mode Fault) interrupt pending bit is cleared by software sequence:
1291:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   *          a read/write operation to SPI_SR register (SPI_I2S_GetITStatus()) 
1292:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   *          followed by a write operation to SPI_CR1 register (SPI_Cmd() to enable 
1293:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   *          the SPI).
1294:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   * @retval None
1295:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   */
1296:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c **** void SPI_I2S_ClearITPendingBit(SPI_TypeDef* SPIx, uint8_t SPI_I2S_IT)
1297:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c **** {
 1513              		.loc 1 1297 1 is_stmt 1 view -0
 1514              		.cfi_startproc
 1515              		@ args = 0, pretend = 0, frame = 0
 1516              		@ frame_needed = 0, uses_anonymous_args = 0
 1517              		@ link register save eliminated.
1298:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   uint16_t itpos = 0;
 1518              		.loc 1 1298 3 view .LVU444
1299:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   /* Check the parameters */
1300:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   assert_param(IS_SPI_ALL_PERIPH_EXT(SPIx));
 1519              		.loc 1 1300 3 view .LVU445
1301:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   assert_param(IS_SPI_I2S_CLEAR_IT(SPI_I2S_IT));
 1520              		.loc 1 1301 3 view .LVU446
1302:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c **** 
1303:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   /* Get the SPI_I2S IT index */
1304:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   itpos = 0x01 << (SPI_I2S_IT & 0x0F);
 1521              		.loc 1 1304 3 view .LVU447
 1522              		.loc 1 1304 31 is_stmt 0 view .LVU448
 1523 0000 01F00F01 		and	r1, r1, #15
 1524              	.LVL127:
 1525              		.loc 1 1304 16 view .LVU449
 1526 0004 0123     		movs	r3, #1
 1527 0006 8B40     		lsls	r3, r3, r1
 1528              		.loc 1 1304 9 view .LVU450
 1529 0008 9BB2     		uxth	r3, r3
 1530              	.LVL128:
1305:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c **** 
1306:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   /* Clear the selected SPI CRC Error (CRCERR) interrupt pending bit */
1307:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c ****   SPIx->SR = (uint16_t)~itpos;
 1531              		.loc 1 1307 3 is_stmt 1 view .LVU451
 1532              		.loc 1 1307 14 is_stmt 0 view .LVU452
 1533 000a DB43     		mvns	r3, r3
 1534              	.LVL129:
 1535              		.loc 1 1307 14 view .LVU453
 1536 000c 9BB2     		uxth	r3, r3
 1537              	.LVL130:
 1538              		.loc 1 1307 12 view .LVU454
 1539 000e 0381     		strh	r3, [r0, #8]	@ movhi
1308:STM32F4xx_LIB/periph/src/stm32f4xx_spi.c **** }
 1540              		.loc 1 1308 1 view .LVU455
 1541 0010 7047     		bx	lr
 1542              		.cfi_endproc
ARM GAS  C:\Users\¾©Ûò\AppData\Local\Temp\ccAyFgZs.s 			page 51


 1543              	.LFE147:
 1545              		.text
 1546              	.Letext0:
 1547              		.file 2 "d:\\gcc_tool\\gnu_tool_arm_embedded\\arm-none-eabi\\include\\machine\\_default_types.h"
 1548              		.file 3 "d:\\gcc_tool\\gnu_tool_arm_embedded\\arm-none-eabi\\include\\sys\\_stdint.h"
 1549              		.file 4 "STM32F4xx_LIB/core/core_cm4.h"
 1550              		.file 5 "User/system_stm32f4xx.h"
 1551              		.file 6 "User/stm32f4xx.h"
 1552              		.file 7 "STM32F4xx_LIB/periph/inc/stm32f4xx_spi.h"
 1553              		.file 8 "STM32F4xx_LIB/periph/inc/stm32f4xx_rcc.h"
ARM GAS  C:\Users\¾©Ûò\AppData\Local\Temp\ccAyFgZs.s 			page 52


DEFINED SYMBOLS
                            *ABS*:00000000 stm32f4xx_spi.c
C:\Users\¾©Ûò\AppData\Local\Temp\ccAyFgZs.s:18     .text.SPI_I2S_DeInit:00000000 $t
C:\Users\¾©Ûò\AppData\Local\Temp\ccAyFgZs.s:26     .text.SPI_I2S_DeInit:00000000 SPI_I2S_DeInit
C:\Users\¾©Ûò\AppData\Local\Temp\ccAyFgZs.s:169    .text.SPI_I2S_DeInit:000000ac $d
C:\Users\¾©Ûò\AppData\Local\Temp\ccAyFgZs.s:179    .text.SPI_Init:00000000 $t
C:\Users\¾©Ûò\AppData\Local\Temp\ccAyFgZs.s:186    .text.SPI_Init:00000000 SPI_Init
C:\Users\¾©Ûò\AppData\Local\Temp\ccAyFgZs.s:275    .text.I2S_Init:00000000 $t
C:\Users\¾©Ûò\AppData\Local\Temp\ccAyFgZs.s:282    .text.I2S_Init:00000000 I2S_Init
C:\Users\¾©Ûò\AppData\Local\Temp\ccAyFgZs.s:560    .text.I2S_Init:00000104 $d
C:\Users\¾©Ûò\AppData\Local\Temp\ccAyFgZs.s:568    .text.SPI_StructInit:00000000 $t
C:\Users\¾©Ûò\AppData\Local\Temp\ccAyFgZs.s:575    .text.SPI_StructInit:00000000 SPI_StructInit
C:\Users\¾©Ûò\AppData\Local\Temp\ccAyFgZs.s:618    .text.I2S_StructInit:00000000 $t
C:\Users\¾©Ûò\AppData\Local\Temp\ccAyFgZs.s:625    .text.I2S_StructInit:00000000 I2S_StructInit
C:\Users\¾©Ûò\AppData\Local\Temp\ccAyFgZs.s:659    .text.SPI_Cmd:00000000 $t
C:\Users\¾©Ûò\AppData\Local\Temp\ccAyFgZs.s:666    .text.SPI_Cmd:00000000 SPI_Cmd
C:\Users\¾©Ûò\AppData\Local\Temp\ccAyFgZs.s:700    .text.I2S_Cmd:00000000 $t
C:\Users\¾©Ûò\AppData\Local\Temp\ccAyFgZs.s:707    .text.I2S_Cmd:00000000 I2S_Cmd
C:\Users\¾©Ûò\AppData\Local\Temp\ccAyFgZs.s:741    .text.SPI_DataSizeConfig:00000000 $t
C:\Users\¾©Ûò\AppData\Local\Temp\ccAyFgZs.s:748    .text.SPI_DataSizeConfig:00000000 SPI_DataSizeConfig
C:\Users\¾©Ûò\AppData\Local\Temp\ccAyFgZs.s:777    .text.SPI_BiDirectionalLineConfig:00000000 $t
C:\Users\¾©Ûò\AppData\Local\Temp\ccAyFgZs.s:784    .text.SPI_BiDirectionalLineConfig:00000000 SPI_BiDirectionalLineConfig
C:\Users\¾©Ûò\AppData\Local\Temp\ccAyFgZs.s:819    .text.SPI_NSSInternalSoftwareConfig:00000000 $t
C:\Users\¾©Ûò\AppData\Local\Temp\ccAyFgZs.s:826    .text.SPI_NSSInternalSoftwareConfig:00000000 SPI_NSSInternalSoftwareConfig
C:\Users\¾©Ûò\AppData\Local\Temp\ccAyFgZs.s:862    .text.SPI_SSOutputCmd:00000000 $t
C:\Users\¾©Ûò\AppData\Local\Temp\ccAyFgZs.s:869    .text.SPI_SSOutputCmd:00000000 SPI_SSOutputCmd
C:\Users\¾©Ûò\AppData\Local\Temp\ccAyFgZs.s:903    .text.SPI_TIModeCmd:00000000 $t
C:\Users\¾©Ûò\AppData\Local\Temp\ccAyFgZs.s:910    .text.SPI_TIModeCmd:00000000 SPI_TIModeCmd
C:\Users\¾©Ûò\AppData\Local\Temp\ccAyFgZs.s:944    .text.I2S_FullDuplexConfig:00000000 $t
C:\Users\¾©Ûò\AppData\Local\Temp\ccAyFgZs.s:951    .text.I2S_FullDuplexConfig:00000000 I2S_FullDuplexConfig
C:\Users\¾©Ûò\AppData\Local\Temp\ccAyFgZs.s:1046   .text.SPI_I2S_ReceiveData:00000000 $t
C:\Users\¾©Ûò\AppData\Local\Temp\ccAyFgZs.s:1053   .text.SPI_I2S_ReceiveData:00000000 SPI_I2S_ReceiveData
C:\Users\¾©Ûò\AppData\Local\Temp\ccAyFgZs.s:1073   .text.SPI_I2S_SendData:00000000 $t
C:\Users\¾©Ûò\AppData\Local\Temp\ccAyFgZs.s:1080   .text.SPI_I2S_SendData:00000000 SPI_I2S_SendData
C:\Users\¾©Ûò\AppData\Local\Temp\ccAyFgZs.s:1098   .text.SPI_CalculateCRC:00000000 $t
C:\Users\¾©Ûò\AppData\Local\Temp\ccAyFgZs.s:1105   .text.SPI_CalculateCRC:00000000 SPI_CalculateCRC
C:\Users\¾©Ûò\AppData\Local\Temp\ccAyFgZs.s:1139   .text.SPI_TransmitCRC:00000000 $t
C:\Users\¾©Ûò\AppData\Local\Temp\ccAyFgZs.s:1146   .text.SPI_TransmitCRC:00000000 SPI_TransmitCRC
C:\Users\¾©Ûò\AppData\Local\Temp\ccAyFgZs.s:1167   .text.SPI_GetCRC:00000000 $t
C:\Users\¾©Ûò\AppData\Local\Temp\ccAyFgZs.s:1174   .text.SPI_GetCRC:00000000 SPI_GetCRC
C:\Users\¾©Ûò\AppData\Local\Temp\ccAyFgZs.s:1214   .text.SPI_GetCRCPolynomial:00000000 $t
C:\Users\¾©Ûò\AppData\Local\Temp\ccAyFgZs.s:1221   .text.SPI_GetCRCPolynomial:00000000 SPI_GetCRCPolynomial
C:\Users\¾©Ûò\AppData\Local\Temp\ccAyFgZs.s:1241   .text.SPI_I2S_DMACmd:00000000 $t
C:\Users\¾©Ûò\AppData\Local\Temp\ccAyFgZs.s:1248   .text.SPI_I2S_DMACmd:00000000 SPI_I2S_DMACmd
C:\Users\¾©Ûò\AppData\Local\Temp\ccAyFgZs.s:1290   .text.SPI_I2S_ITConfig:00000000 $t
C:\Users\¾©Ûò\AppData\Local\Temp\ccAyFgZs.s:1297   .text.SPI_I2S_ITConfig:00000000 SPI_I2S_ITConfig
C:\Users\¾©Ûò\AppData\Local\Temp\ccAyFgZs.s:1357   .text.SPI_I2S_GetFlagStatus:00000000 $t
C:\Users\¾©Ûò\AppData\Local\Temp\ccAyFgZs.s:1364   .text.SPI_I2S_GetFlagStatus:00000000 SPI_I2S_GetFlagStatus
C:\Users\¾©Ûò\AppData\Local\Temp\ccAyFgZs.s:1398   .text.SPI_I2S_ClearFlag:00000000 $t
C:\Users\¾©Ûò\AppData\Local\Temp\ccAyFgZs.s:1405   .text.SPI_I2S_ClearFlag:00000000 SPI_I2S_ClearFlag
C:\Users\¾©Ûò\AppData\Local\Temp\ccAyFgZs.s:1429   .text.SPI_I2S_GetITStatus:00000000 $t
C:\Users\¾©Ûò\AppData\Local\Temp\ccAyFgZs.s:1436   .text.SPI_I2S_GetITStatus:00000000 SPI_I2S_GetITStatus
C:\Users\¾©Ûò\AppData\Local\Temp\ccAyFgZs.s:1503   .text.SPI_I2S_ClearITPendingBit:00000000 $t
C:\Users\¾©Ûò\AppData\Local\Temp\ccAyFgZs.s:1510   .text.SPI_I2S_ClearITPendingBit:00000000 SPI_I2S_ClearITPendingBit

UNDEFINED SYMBOLS
RCC_APB2PeriphResetCmd
ARM GAS  C:\Users\¾©Ûò\AppData\Local\Temp\ccAyFgZs.s 			page 53


RCC_APB1PeriphResetCmd
