Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Wed May 10 13:58:30 2023
| Host         : insa-20658 running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_control_sets -verbose -file ALU_control_sets_placed.rpt
| Design       : ALU
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     8 |
| Unused register locations in slices containing registers |    30 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            4 |
|    16+ |            4 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              90 |           18 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------+---------------+------------------+------------------+----------------+
|       Clock Signal       | Enable Signal | Set/Reset Signal | Slice Load Count | Bel Load Count |
+--------------------------+---------------+------------------+------------------+----------------+
|  C_reg_i_1_n_0           |               |                  |                1 |              2 |
|  N_reg_i_2_n_0           |               |                  |                1 |              2 |
|  O_reg_i_2_n_0           |               |                  |                1 |              2 |
|  Z_reg_i_2_n_0           |               |                  |                1 |              2 |
|  aux_sous_reg[7]_i_2_n_0 |               |                  |                2 |             16 |
|  S_reg[7]_i_2_n_0        |               |                  |                3 |             16 |
|  eqOp                    |               |                  |                3 |             18 |
|  aux_mul_reg[15]_i_2_n_0 |               |                  |                6 |             32 |
+--------------------------+---------------+------------------+------------------+----------------+


