INFO-FLOW: Workspace C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1 opened at Fri Jun 28 13:25:20 +0200 2024
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     set_top hdv_engine 
INFO: [HLS 200-1510] Running: set_top hdv_engine 
Execute     set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
Execute       create_platform xczu9eg-ffvb1156-2-e -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2023.1\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2023.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
Command       create_platform done; 3.27 sec.
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 3.366 sec.
Execute     create_clock -period 5.0 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 5.0 -name default 
Execute       ap_set_clock -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     csim_design 
INFO: [HLS 200-1510] Running: csim_design 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute       source run_sim.tcl 
Command       ap_source done; 32.349 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; 39.417 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 39.417 seconds; current allocated memory: 0.793 MB.
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.108 seconds; current allocated memory: 1.453 GB.
Execute         set_directive_top hdv_engine -name=hdv_engine 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source C:/Xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO: [HLS 200-10] Analyzing design file './../src/hw/hls_xilinx/main.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling ./../src/hw/hls_xilinx/main.cpp as C++
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang ./../src/hw/hls_xilinx/main.cpp -foptimization-record-file=C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/main.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/main.pp.0.cpp {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2023.1/common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/main.cpp.clang.out.log 2> C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/main.cpp.clang.err.log
WARNING: [HLS 207-910] 'FPGA' macro redefined (./../src/hw/hls_xilinx/headers/./../../../config/config_cpp.hpp:11:9)
INFO: [HLS 207-71] previous definition is here (<built-in>:350:9)
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/main.pp.0.cpp {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2023.1/common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/clang.out.log 2> C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/clang.err.log
WARNING: [HLS 207-5575] '#pragma HLS unroll' can only be applied inside loop body (./../src/hw/hls_xilinx/main.cpp:507:9)
WARNING: [HLS 207-5575] '#pragma HLS unroll' can only be applied inside loop body (./../src/hw/hls_xilinx/main.cpp:811:9)
WARNING: [HLS 207-5564] Only for/while/do loop or function body support the pipeline pragma (./../src/hw/hls_xilinx/main.cpp:835:9)
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/main.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/.systemc_flag -fix-errors C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/main.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 1.863 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/main.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/all.directive.json -fix-errors C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/main.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.237 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 2.2 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/main.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/main.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/main.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/main.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/main.pp.0.cpp.clang-tidy.loop-label.err.log
Execute           source C:/Xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command         clang_tidy done; 4.714 sec.
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/main.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/main.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/main.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/main.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/main.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/main.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/main.bc {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2023.1/common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/main.pp.0.cpp.clang.out.log 2> C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/main.pp.0.cpp.clang.err.log
WARNING: [HLS 207-5292] unused parameter 'denom_a' (./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:121:43)
WARNING: [HLS 207-5292] unused parameter 'denom_b' (./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:121:63)
WARNING: [HLS 207-5292] unused parameter 'mode' (./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:121:80)
WARNING: [HLS 207-5292] unused parameter 'sim' (./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:278:35)
WARNING: [HLS 207-5292] unused parameter 'denom_a' (./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:278:57)
WARNING: [HLS 207-5292] unused parameter 'denom_b' (./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:278:83)
WARNING: [HLS 207-5292] unused parameter 'mode' (./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:278:100)
WARNING: [HLS 207-5292] unused parameter 'frame_id' (./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:714:68)
WARNING: [HLS 207-5292] unused parameter 'frame_index' (./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:715:28)
WARNING: [HLS 207-5292] unused parameter 'lv_approx_0' (./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:715:50)
WARNING: [HLS 207-5292] unused parameter 'lv_approx_1' (./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:715:72)
WARNING: [HLS 207-5292] unused parameter 'classVector' (./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:817:36)
WARNING: [HLS 207-5292] unused parameter 'frame_id' (./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:817:68)
WARNING: [HLS 207-5292] unused parameter 'frame_index' (./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:818:28)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 15.04 seconds; current allocated memory: 1.461 GB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/a.g.ld.0.bc -args  "C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/main.g.bc"  
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/main.g.bc -o C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/a.g.ld.0.bc > C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
INFO-FLOW: 
Execute         run_link_or_opt -opt -out C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/a.g.ld.1.lower.bc -args C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/a.g.ld.1.lower.bc > C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/a.g.ld.2.m1.bc -args C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/Vitis_HLS/2023.1/win64/lib/libhlsm_39.bc C:/Xilinx/Vitis_HLS/2023.1/win64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/Vitis_HLS/2023.1/win64/lib/libhlsm_39.bc C:/Xilinx/Vitis_HLS/2023.1/win64/lib/libhlsmc++_39.bc -o C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/a.g.ld.2.m1.bc > C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
INFO-FLOW: 
Command         run_link_or_opt done; 1.021 sec.
Execute         run_link_or_opt -opt -out C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=hdv_engine -reflow-float-conversion 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=hdv_engine -reflow-float-conversion -o C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/a.g.ld.3.fpc.bc > C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command         run_link_or_opt done; 0.456 sec.
Execute         run_link_or_opt -out C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/a.g.ld.4.m2.bc -args C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/Vitis_HLS/2023.1/win64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/Vitis_HLS/2023.1/win64/lib/libfloatconversion_39.bc -o C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/a.g.ld.4.m2.bc > C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
INFO-FLOW: 
Execute         run_link_or_opt -opt -out C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=hdv_engine 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=hdv_engine -o C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/a.g.ld.5.gdce.bc > C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=hdv_engine -mllvm -hls-db-dir -mllvm C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -enable-fp-thr=0 -mllvm -reflow-bdd-simplify-threshold=1024 -mllvm -reflow-fanout-threshold=16 -mllvm -assume-maxi-align=1 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=1024 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=5 -x ir C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/a.g.lto.bc {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2023.1/common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.out.log 2> C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log
INFO: [HLS 214-131] Inlining function 'void HDC_op<1ul, 1ul, 128ul>::similarity_phase1<ap_uint<1> [128], ap_uint<32> [128], ap_uint<32>, ap_uint<32> >(ap_uint<1> const (&) [128], ap_uint<32> const (&) [128], ap_uint<32>&, ap_uint<32>&, ap_uint<32>&, unsigned char)' into 'hdv_engine(bool&, op_mode_t, frame_in_t, dataf_in_p_t&, chv_p_t&, bhv_p_t&, lhv_p_t&, pred_class_t*, sys_status_t*)' (./../src/hw/hls_xilinx/main.cpp:843:12)
INFO: [HLS 214-131] Inlining function 'void HDC_op<1ul, 1ul, 128ul>::clip<ap_uint<32> [128], ap_uint<32> [128]>(ap_uint<32> const (&) [128], ap_uint<32> (&) [128], short const&, short const&, ap_int<32>, unsigned char)' into 'hdv_engine(bool&, op_mode_t, frame_in_t, dataf_in_p_t&, chv_p_t&, bhv_p_t&, lhv_p_t&, pred_class_t*, sys_status_t*)' (./../src/hw/hls_xilinx/main.cpp:757:11)
INFO: [HLS 214-131] Inlining function 'void HDC_op<1ul, 1ul, 128ul>::bundle<ap_uint<1> [128], ap_uint<32> [128]>(ap_uint<1> const (&) [128], ap_uint<32> (&) [128])' into 'hdv_engine(bool&, op_mode_t, frame_in_t, dataf_in_p_t&, chv_p_t&, bhv_p_t&, lhv_p_t&, pred_class_t*, sys_status_t*)' (./../src/hw/hls_xilinx/main.cpp:681:6)
INFO: [HLS 214-131] Inlining function 'void HDC_op<1ul, 1ul, 128ul>::bind<ap_uint<1> [128]>(ap_uint<1> const (&) [128], ap_uint<1> const (&) [128], ap_uint<1> (&) [128])' into 'hdv_engine(bool&, op_mode_t, frame_in_t, dataf_in_p_t&, chv_p_t&, bhv_p_t&, lhv_p_t&, pred_class_t*, sys_status_t*)' (./../src/hw/hls_xilinx/main.cpp:558:14)
WARNING: [HLS 214-199] Ignoring dependence pragma on local scalar variable 'similarity_max'. (./../src/hw/hls_xilinx/main.cpp:275:9)
INFO: [HLS 214-210] Disaggregating variable 'lhv_i' (./../src/hw/hls_xilinx/main.cpp:144:0)
INFO: [HLS 214-210] Disaggregating variable 'bhv_i' (./../src/hw/hls_xilinx/main.cpp:144:0)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_459_1' is marked as complete unroll implied by the pipeline pragma (./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:459:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_463_2' is marked as complete unroll implied by the pipeline pragma (./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:463:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_643_4' is marked as complete unroll implied by the pipeline pragma (./../src/hw/hls_xilinx/main.cpp:643:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_371_1' is marked as complete unroll implied by the pipeline pragma (./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:371:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_548_2' (./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:548:24) in function 'hdv_engine' completely with a factor of 128 (./../src/hw/hls_xilinx/main.cpp:144:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_459_1' (./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:459:20) in function 'hdv_engine' completely with a factor of 1 (./../src/hw/hls_xilinx/main.cpp:144:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_463_2' (./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:463:20) in function 'hdv_engine' completely with a factor of 128 (./../src/hw/hls_xilinx/main.cpp:144:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_643_4' (./../src/hw/hls_xilinx/main.cpp:643:20) in function 'hdv_engine' completely with a factor of 128 (./../src/hw/hls_xilinx/main.cpp:144:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_371_1' (./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:371:20) in function 'hdv_engine' completely with a factor of 128 (./../src/hw/hls_xilinx/main.cpp:144:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_130_1' (./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:130:20) in function 'hdv_engine' completely with a factor of 1 (./../src/hw/hls_xilinx/main.cpp:144:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_134_2' (./../src/hw/hls_xilinx/headers/../lib/hdc_lib/HDC_class.hpp:134:20) in function 'hdv_engine' completely with a factor of 128 (./../src/hw/hls_xilinx/main.cpp:144:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ10hdv_engineRb9op_mode_t10frame_in_tR12dataf_in_p_tR7chv_p_tR7bhv_p_tR7lhv_p_tP12pred_class_tP12sys_status_tE9BundledHV': Complete partitioning on dimension 1. (./../src/hw/hls_xilinx/main.cpp:223:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ10hdv_engineRb9op_mode_t10frame_in_tR12dataf_in_p_tR7chv_p_tR7bhv_p_tR7lhv_p_tP12pred_class_tP12sys_status_tE17Clipped_BundledHV': Complete partitioning on dimension 1. (./../src/hw/hls_xilinx/main.cpp:224:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ10hdv_engineRb9op_mode_t10frame_in_tR12dataf_in_p_tR7chv_p_tR7bhv_p_tR7lhv_p_tP12pred_class_tP12sys_status_tE18similarity_classes': Complete partitioning on dimension 1. (./../src/hw/hls_xilinx/main.cpp:226:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ10hdv_engineRb9op_mode_t10frame_in_tR12dataf_in_p_tR7chv_p_tR7bhv_p_tR7lhv_p_tP12pred_class_tP12sys_status_tE15Binded_Features': Complete partitioning on dimension 1. (./../src/hw/hls_xilinx/main.cpp:233:0)
INFO: [HLS 214-248] Applying array_partition to '_bhv': Complete partitioning on dimension 1. (./../src/hw/hls_xilinx/main.cpp:203:11)
INFO: [HLS 214-248] Applying array_partition to '_lhv': Complete partitioning on dimension 1. (./../src/hw/hls_xilinx/main.cpp:204:11)
INFO: [HLS 214-248] Applying array_partition to '_bhv_i': Complete partitioning on dimension 1. (./../src/hw/hls_xilinx/main.cpp:208:13)
INFO: [HLS 214-248] Applying array_partition to '_lhv_i': Complete partitioning on dimension 1. (./../src/hw/hls_xilinx/main.cpp:209:13)
INFO: [HLS 214-248] Applying array_partition to '_chv_i': Complete partitioning on dimension 1. (./../src/hw/hls_xilinx/main.cpp:212:13)
INFO: [HLS 214-241] Aggregating scalar variable 'lhv_i' with compact=bit mode in 128-bits (./../src/hw/hls_xilinx/main.cpp:144:0)
INFO: [HLS 214-241] Aggregating scalar variable 'bhv_i' with compact=bit mode in 128-bits (./../src/hw/hls_xilinx/main.cpp:144:0)
INFO: [HLS 214-241] Aggregating scalar variable 'chv_i' with compact=bit mode in 384-bits (./../src/hw/hls_xilinx/main.cpp:144:0)
ERROR: [HLS 214-256] in function 'hdv_engine(bool&, op_mode_t, frame_in_t, dataf_in_p_t&, chv_p_t&, bhv_p_t&, lhv_p_t&, pred_class_t*, sys_status_t*)': Unsupported aggregate pragma/directive on variable 'df_i' as the bit-width after aggregation (7168) is larger than 4096
Execute         send_msg_by_id ERROR @200-1715@ 
ERROR: [HLS 200-1715] Encountered problem during source synthesis
INFO-FLOW: Error in clang_39: 
INFO-FLOW: Caught error in elaborate: Pre-synthesis failed.
    while executing
"AP::ap_link_39 [::AP::get_bc_list  $dbgInfo] $skip_transform $LLVMFlags $dbgInfo"
    (procedure "AP::compile_dut_files_39" line 58)
    invoked from within
"AP::compile_dut_files_39 $dut_files $dbgInfo $skip_cdt $skip_transform"
    (procedure "AP::compile" line 103)
    invoked from within
"AP::compile 1 $skip_cdt $skip_transform"
    (procedure "ap_internal_elaborate" line 83)
    invoked from within
"ap_internal_elaborate "
Command       elaborate done; error code: 2; 28.798 sec.
INFO-FLOW: Caught error in csynth_design: Pre-synthesis failed.
    while executing
"ap_internal_csynth_design "
Command     csynth_design done; error code: 2; 28.891 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 28.891 seconds; current allocated memory: 9.531 MB.
Command   ap_source done; error code: 1; 71.768 sec.
Execute   cleanup_all 
