Analysis & Synthesis Status : Successful - Sun Oct 18 23:42:38 2020
Quartus Prime Version : 20.1.0 Build 711 06/05/2020 SJ Lite Edition
Revision Name : projeto_relogio
Top-level Entity Name : projeto_relogio
Family : Cyclone V
Logic utilization (in ALMs) : N/A
Total registers : 203
Total pins : 55
Total virtual pins : 0
Total block memory bits : 0
Total DSP Blocks : 0
Total HSSI RX PCSs : 0
Total HSSI PMA RX Deserializers : 0
Total HSSI TX PCSs : 0
Total HSSI PMA TX Serializers : 0
Total PLLs : 0
Total DLLs : 0
