# This file is automatically generated.
# It contains project source information necessary for synthesis and implementation.

# IP: /home/ashley/Verilog/vga_out/vivado/vivado.srcs/sources_1/bd/top/ip/top_clk_wiz_0/top_clk_wiz_0.xci
# IP: The module: 'top_clk_wiz_0' is the root of the design. Do not add the DONT_TOUCH constraint.

# XDC: /home/ashley/Verilog/vga_out/vivado/vivado.srcs/sources_1/bd/top/ip/top_clk_wiz_0/top_clk_wiz_0_board.xdc
# XDC: The top module name and the constraint reference have the same name: 'top_clk_wiz_0'. Do not add the DONT_TOUCH constraint.
set_property DONT_TOUCH TRUE [get_cells inst -quiet] -quiet

# XDC: /home/ashley/Verilog/vga_out/vivado/vivado.srcs/sources_1/bd/top/ip/top_clk_wiz_0/top_clk_wiz_0.xdc
# XDC: The top module name and the constraint reference have the same name: 'top_clk_wiz_0'. Do not add the DONT_TOUCH constraint.
#dup# set_property DONT_TOUCH TRUE [get_cells inst -quiet] -quiet

# XDC: /home/ashley/Verilog/vga_out/vivado/vivado.srcs/sources_1/bd/top/ip/top_clk_wiz_0/top_clk_wiz_0_ooc.xdc
# XDC: The top module name and the constraint reference have the same name: 'top_clk_wiz_0'. Do not add the DONT_TOUCH constraint.
#dup# set_property DONT_TOUCH TRUE [get_cells inst -quiet] -quiet

# IP: /home/ashley/Verilog/vga_out/vivado/vivado.srcs/sources_1/bd/top/ip/top_clk_wiz_0/top_clk_wiz_0.xci
# IP: The module: 'top_clk_wiz_0' is the root of the design. Do not add the DONT_TOUCH constraint.

# XDC: /home/ashley/Verilog/vga_out/vivado/vivado.srcs/sources_1/bd/top/ip/top_clk_wiz_0/top_clk_wiz_0_board.xdc
# XDC: The top module name and the constraint reference have the same name: 'top_clk_wiz_0'. Do not add the DONT_TOUCH constraint.
#dup# set_property DONT_TOUCH TRUE [get_cells inst -quiet] -quiet

# XDC: /home/ashley/Verilog/vga_out/vivado/vivado.srcs/sources_1/bd/top/ip/top_clk_wiz_0/top_clk_wiz_0.xdc
# XDC: The top module name and the constraint reference have the same name: 'top_clk_wiz_0'. Do not add the DONT_TOUCH constraint.
#dup# set_property DONT_TOUCH TRUE [get_cells inst -quiet] -quiet

# XDC: /home/ashley/Verilog/vga_out/vivado/vivado.srcs/sources_1/bd/top/ip/top_clk_wiz_0/top_clk_wiz_0_ooc.xdc
# XDC: The top module name and the constraint reference have the same name: 'top_clk_wiz_0'. Do not add the DONT_TOUCH constraint.
#dup# set_property DONT_TOUCH TRUE [get_cells inst -quiet] -quiet
