/* SPDX-FileCopyrightText: 2025 Core Devices LLC */
/* SPDX-License-Identifier: Apache-2.0 */

#include <pbl/drivers/watchdog.h>
#include <pbl/logging/logging.h>

#include "bf0_hal.h"

#define WDT_TIMEOUT_S 10U

static WDT_HandleTypeDef hwdt = {
  .Instance = hwp_wdt1,
};

static McuRebootReason s_cached_reset_flag;

void watchdog_init(void) {
  // On PebbleOS, we use RC32K as WDT clock source.
  hwdt.Init.Reload = 32000 * WDT_TIMEOUT_S;

  __HAL_WDT_STOP(&hwdt);
  __HAL_WDT_INT(&hwdt, 0);
  __HAL_WDT_RELOAD_COUNTER(&hwdt);

  HAL_PMU_SetWdt((uint32_t)hwdt.Instance);
  __HAL_SYSCFG_Enable_WDT_REBOOT(1);
}

void watchdog_start(void) {
  __HAL_WDT_START(&hwdt);
}

void watchdog_stop(void) {
  __HAL_WDT_STOP(&hwdt);
}

void watchdog_feed(void) {
  __HAL_WDT_START(&hwdt);
}

bool watchdog_check_reset_flag(void) {
  return (HAL_PMU_GET_WSR() & PMUC_WSR_WDT1) != 0;
}

McuRebootReason watchdog_clear_reset_flag(void) {
  uint32_t wsr = HAL_PMU_GET_WSR();
  pm_power_on_mode_t boot = SystemPowerOnModeGet();
  HAL_PMU_CLEAR_WSR(0xFFFFFFFF);

  s_cached_reset_flag = (McuRebootReason){
    .brown_out_reset = 0,
    .pin_reset = (((wsr & PMUC_WSR_PIN0) != 0) || ((wsr & PMUC_WSR_PIN1) != 0)),
    .power_on_reset = (boot & PM_COLD_BOOT) != 0,
    .software_reset = (boot & PM_REBOOT_BOOT) != 0,
    .independent_watchdog_reset = 0,
    .window_watchdog_reset = (wsr & PMUC_WSR_WDT1) != 0,
    .low_power_manager_reset = 0,
  };

  return s_cached_reset_flag;
}

McuRebootReason watchdog_get_reset_flag(void) {
  return s_cached_reset_flag;
}
