0.7
2020.2
May  7 2023
15:10:42
/home/lucas/Desktop/fpga/Lab_7/Lab_7.sim/sim_1/behav/xsim/glbl.v,1683266558,verilog,,,,glbl,,uvm,,,,,,
/home/lucas/Desktop/fpga/Lab_7/Lab_7.srcs/sources_1/new/sequential_circuit.sv,1698793772,systemVerilog,,/home/lucas/Desktop/fpga/Lab_7/Lab_7.srcs/sources_1/new/sequential_circuit_tb.sv,,sequential_circuit,,uvm,,,,,,
/home/lucas/Desktop/fpga/Lab_7/Lab_7.srcs/sources_1/new/sequential_circuit_tb.sv,1698793983,systemVerilog,,,,sequential_circuit_tb,,uvm,,,,,,
