Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o C:/Xilinx/zip/lab_07/make_input_sync_clk/tb_isim_beh.exe -prj C:/Xilinx/zip/lab_07/make_input_sync_clk/tb_beh.prj work.tb work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Xilinx/zip/lab_07/make_input_sync_clk/snc.v" into library work
Analyzing Verilog file "C:/Xilinx/zip/lab_07/make_input_sync_clk/tb.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module sync
Compiling module tb
Compiling module glbl
Time Resolution for simulation is 1ps.
WARNING:Simulator - Unable to copy libPortabilityNOSH.dll to the simulation executable directory: boost::filesystem::copy_file: 지정된 경로를 찾을 수 없습니다, "isim\tb_isim_beh.exe.sim\libPortability.dll".
Compiled 3 Verilog Units
Built simulation executable C:/Xilinx/zip/lab_07/make_input_sync_clk/tb_isim_beh.exe
Fuse Memory Usage: 26948 KB
Fuse CPU Usage: 578 ms
