// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

// DATE "12/02/2022 12:30:58"

// 
// Device: Altera EP2C35F672C6 Package FBGA672
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module from_arduino (
	clk,
	rstn,
	data,
	write,
	oe,
	rstn_led,
	write_led,
	oe_led,
	comp1,
	comp2,
	comp3,
	data_out_led);
input 	clk;
input 	rstn;
inout 	[31:0] data;
input 	write;
input 	oe;
output 	rstn_led;
output 	write_led;
output 	oe_led;
output 	comp1;
output 	comp2;
output 	comp3;
output 	[15:0] data_out_led;

// Design Ports Information
// data[0]	=>  Location: PIN_K25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// data[1]	=>  Location: PIN_K26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// data[2]	=>  Location: PIN_M22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// data[3]	=>  Location: PIN_M23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// data[4]	=>  Location: PIN_M19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// data[5]	=>  Location: PIN_M20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// data[6]	=>  Location: PIN_N20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// data[7]	=>  Location: PIN_M21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// data[8]	=>  Location: PIN_M24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// data[9]	=>  Location: PIN_M25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// data[10]	=>  Location: PIN_N24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// data[11]	=>  Location: PIN_P24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// data[12]	=>  Location: PIN_R25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// data[13]	=>  Location: PIN_R24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// data[14]	=>  Location: PIN_R20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// data[15]	=>  Location: PIN_T22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// data[16]	=>  Location: PIN_T23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// data[17]	=>  Location: PIN_T24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// data[18]	=>  Location: PIN_T25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// data[19]	=>  Location: PIN_T18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// data[20]	=>  Location: PIN_T21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// data[21]	=>  Location: PIN_T20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// data[22]	=>  Location: PIN_U26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// data[23]	=>  Location: PIN_U25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// data[24]	=>  Location: PIN_U23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// data[25]	=>  Location: PIN_U24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// data[26]	=>  Location: PIN_R19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// data[27]	=>  Location: PIN_T19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// data[28]	=>  Location: PIN_U20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// data[29]	=>  Location: PIN_U21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// data[30]	=>  Location: PIN_V26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// data[31]	=>  Location: PIN_V25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// clk	=>  Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// rstn_led	=>  Location: PIN_AE22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// write_led	=>  Location: PIN_AF22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// oe_led	=>  Location: PIN_W19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// comp1	=>  Location: PIN_V18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// comp2	=>  Location: PIN_U18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// comp3	=>  Location: PIN_U17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// data_out_led[0]	=>  Location: PIN_AE23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// data_out_led[1]	=>  Location: PIN_AF23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// data_out_led[2]	=>  Location: PIN_AB21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// data_out_led[3]	=>  Location: PIN_AC22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// data_out_led[4]	=>  Location: PIN_AD22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// data_out_led[5]	=>  Location: PIN_AD23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// data_out_led[6]	=>  Location: PIN_AD21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// data_out_led[7]	=>  Location: PIN_AC21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// data_out_led[8]	=>  Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// data_out_led[9]	=>  Location: PIN_Y13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// data_out_led[10]	=>  Location: PIN_AA13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// data_out_led[11]	=>  Location: PIN_AC14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// data_out_led[12]	=>  Location: PIN_AD15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// data_out_led[13]	=>  Location: PIN_AE15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// data_out_led[14]	=>  Location: PIN_AF13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// data_out_led[15]	=>  Location: PIN_AE13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rstn	=>  Location: PIN_G26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// write	=>  Location: PIN_W23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// oe	=>  Location: PIN_W25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("from_arduino_v.sdo");
// synopsys translate_on

wire \Equal0~2_combout ;
wire \Equal0~5_combout ;
wire \Equal1~3_combout ;
wire \Equal1~5_combout ;
wire \Equal2~2_combout ;
wire \register_3[0]~feeder_combout ;
wire \register_2[3]~feeder_combout ;
wire \register_3[8]~feeder_combout ;
wire \register_2[12]~feeder_combout ;
wire \register_2[14]~feeder_combout ;
wire \register_3[14]~feeder_combout ;
wire \register_2[15]~feeder_combout ;
wire \register_3[17]~feeder_combout ;
wire \register_2[17]~feeder_combout ;
wire \register_2[18]~feeder_combout ;
wire \register_2[19]~feeder_combout ;
wire \register_1[20]~feeder_combout ;
wire \register_3[20]~feeder_combout ;
wire \register_3[22]~feeder_combout ;
wire \data[0]~0 ;
wire \data[1]~1 ;
wire \data[2]~2 ;
wire \data[3]~3 ;
wire \data[4]~4 ;
wire \data[5]~5 ;
wire \data[6]~6 ;
wire \data[7]~7 ;
wire \data[8]~8 ;
wire \data[9]~9 ;
wire \data[10]~10 ;
wire \data[11]~11 ;
wire \data[12]~12 ;
wire \data[13]~13 ;
wire \data[14]~14 ;
wire \data[15]~15 ;
wire \data[16]~16 ;
wire \data[17]~17 ;
wire \data[18]~18 ;
wire \data[19]~19 ;
wire \data[20]~20 ;
wire \data[21]~21 ;
wire \data[22]~22 ;
wire \data[23]~23 ;
wire \data[24]~24 ;
wire \data[25]~25 ;
wire \data[26]~26 ;
wire \data[27]~27 ;
wire \data[28]~28 ;
wire \data[29]~29 ;
wire \data[30]~30 ;
wire \data[31]~31 ;
wire \write~combout ;
wire \rstn~combout ;
wire \counter[1]~1_combout ;
wire \counter[2]~2_combout ;
wire \counter[0]~0_combout ;
wire \Equal5~0_combout ;
wire \register_4[0]~32_combout ;
wire \Equal7~0_combout ;
wire \oe~combout ;
wire \register_4[0]~33 ;
wire \register_4[1]~34_combout ;
wire \register_4[1]~35 ;
wire \register_4[2]~36_combout ;
wire \register_1[3]~feeder_combout ;
wire \Equal4~0_combout ;
wire \register_4[2]~37 ;
wire \register_4[3]~38_combout ;
wire \register_4[3]~39 ;
wire \register_4[4]~40_combout ;
wire \register_1[5]~feeder_combout ;
wire \register_4[4]~41 ;
wire \register_4[5]~42_combout ;
wire \register_4[5]~43 ;
wire \register_4[6]~44_combout ;
wire \register_2[7]~feeder_combout ;
wire \register_4[6]~45 ;
wire \register_4[7]~46_combout ;
wire \register_4[7]~47 ;
wire \register_4[8]~48_combout ;
wire \register_4[8]~49 ;
wire \register_4[9]~50_combout ;
wire \register_4[9]~51 ;
wire \register_4[10]~52_combout ;
wire \register_2[11]~feeder_combout ;
wire \register_4[10]~53 ;
wire \register_4[11]~54_combout ;
wire \register_1[12]~feeder_combout ;
wire \register_4[11]~55 ;
wire \register_4[12]~56_combout ;
wire \register_1[13]~feeder_combout ;
wire \register_4[12]~57 ;
wire \register_4[13]~58_combout ;
wire \register_4[13]~59 ;
wire \register_4[14]~60_combout ;
wire \register_1[15]~feeder_combout ;
wire \register_4[14]~61 ;
wire \register_4[15]~62_combout ;
wire \register_2[16]~feeder_combout ;
wire \register_4[15]~63 ;
wire \register_4[16]~64_combout ;
wire \register_1[17]~feeder_combout ;
wire \register_4[16]~65 ;
wire \register_4[17]~66_combout ;
wire \register_1[18]~feeder_combout ;
wire \register_4[17]~67 ;
wire \register_4[18]~68_combout ;
wire \register_4[18]~69 ;
wire \register_4[19]~70_combout ;
wire \register_2[20]~feeder_combout ;
wire \register_4[19]~71 ;
wire \register_4[20]~72_combout ;
wire \register_4[20]~73 ;
wire \register_4[21]~74_combout ;
wire \register_2[22]~feeder_combout ;
wire \register_4[21]~75 ;
wire \register_4[22]~76_combout ;
wire \register_1[23]~feeder_combout ;
wire \register_4[22]~77 ;
wire \register_4[23]~78_combout ;
wire \register_2[24]~feeder_combout ;
wire \register_4[23]~79 ;
wire \register_4[24]~80_combout ;
wire \register_4[24]~81 ;
wire \register_4[25]~82_combout ;
wire \register_4[25]~83 ;
wire \register_4[26]~84_combout ;
wire \register_4[26]~85 ;
wire \register_4[27]~86_combout ;
wire \register_4[27]~87 ;
wire \register_4[28]~88_combout ;
wire \register_1[29]~feeder_combout ;
wire \register_4[28]~89 ;
wire \register_4[29]~90_combout ;
wire \register_2[30]~feeder_combout ;
wire \register_4[29]~91 ;
wire \register_4[30]~92_combout ;
wire \register_4[30]~93 ;
wire \register_4[31]~94_combout ;
wire \Equal0~1_combout ;
wire \Equal0~0_combout ;
wire \Equal0~3_combout ;
wire \Equal0~4_combout ;
wire \register_1[10]~feeder_combout ;
wire \register_1[11]~feeder_combout ;
wire \Equal0~6_combout ;
wire \Equal0~7_combout ;
wire \register_1[2]~feeder_combout ;
wire \Equal0~9_combout ;
wire \register_1[6]~feeder_combout ;
wire \Equal0~8_combout ;
wire \Equal0~10_combout ;
wire \Equal1~9_combout ;
wire \register_2[9]~feeder_combout ;
wire \Equal1~6_combout ;
wire \Equal1~7_combout ;
wire \register_2[5]~feeder_combout ;
wire \Equal1~8_combout ;
wire \Equal1~1_combout ;
wire \register_2[21]~feeder_combout ;
wire \Equal1~2_combout ;
wire \Equal1~0_combout ;
wire \Equal1~4_combout ;
wire \Equal1~10_combout ;
wire \register_3[12]~feeder_combout ;
wire \Equal6~0_combout ;
wire \register_3[13]~feeder_combout ;
wire \Equal2~5_combout ;
wire \register_3[11]~feeder_combout ;
wire \Equal2~6_combout ;
wire \Equal2~7_combout ;
wire \register_3[6]~feeder_combout ;
wire \register_3[7]~feeder_combout ;
wire \Equal2~8_combout ;
wire \register_3[1]~feeder_combout ;
wire \Equal2~9_combout ;
wire \register_3[24]~feeder_combout ;
wire \Equal2~1_combout ;
wire \register_3[16]~feeder_combout ;
wire \register_3[19]~feeder_combout ;
wire \Equal2~3_combout ;
wire \register_3[30]~feeder_combout ;
wire \Equal2~0_combout ;
wire \Equal2~4_combout ;
wire \Equal2~10_combout ;
wire [31:0] register_4;
wire [31:0] register_3;
wire [31:0] register_2;
wire [31:0] register_1;
wire [3:0] counter;


// Location: LCFF_X64_Y9_N15
cycloneii_lcell_ff \register_1[24] (
	.clk(\write~combout ),
	.datain(gnd),
	.sdata(\data[24]~24 ),
	.aclr(!\rstn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(register_1[24]));

// Location: LCFF_X64_Y9_N1
cycloneii_lcell_ff \register_1[22] (
	.clk(\write~combout ),
	.datain(gnd),
	.sdata(\data[22]~22 ),
	.aclr(!\rstn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(register_1[22]));

// Location: LCFF_X64_Y9_N23
cycloneii_lcell_ff \register_1[20] (
	.clk(\write~combout ),
	.datain(\register_1[20]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rstn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(register_1[20]));

// Location: LCCOMB_X64_Y9_N28
cycloneii_lcell_comb \Equal0~2 (
// Equation(s):
// \Equal0~2_combout  = (!register_1[22] & (!register_1[20] & (register_1[21] & !register_1[23])))

	.dataa(register_1[22]),
	.datab(register_1[20]),
	.datac(register_1[21]),
	.datad(register_1[23]),
	.cin(gnd),
	.combout(\Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~2 .lut_mask = 16'h0010;
defparam \Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y11_N24
cycloneii_lcell_comb \Equal0~5 (
// Equation(s):
// \Equal0~5_combout  = (register_1[13] & (!register_1[15] & (register_1[14] & register_1[12])))

	.dataa(register_1[13]),
	.datab(register_1[15]),
	.datac(register_1[14]),
	.datad(register_1[12]),
	.cin(gnd),
	.combout(\Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~5 .lut_mask = 16'h2000;
defparam \Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X64_Y8_N9
cycloneii_lcell_ff \register_2[19] (
	.clk(\write~combout ),
	.datain(\register_2[19]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rstn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(register_2[19]));

// Location: LCFF_X64_Y8_N23
cycloneii_lcell_ff \register_2[18] (
	.clk(\write~combout ),
	.datain(\register_2[18]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rstn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(register_2[18]));

// Location: LCFF_X64_Y8_N1
cycloneii_lcell_ff \register_2[17] (
	.clk(\write~combout ),
	.datain(\register_2[17]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rstn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(register_2[17]));

// Location: LCCOMB_X64_Y8_N12
cycloneii_lcell_comb \Equal1~3 (
// Equation(s):
// \Equal1~3_combout  = (!register_2[17] & (!register_2[18] & (!register_2[19] & !register_2[16])))

	.dataa(register_2[17]),
	.datab(register_2[18]),
	.datac(register_2[19]),
	.datad(register_2[16]),
	.cin(gnd),
	.combout(\Equal1~3_combout ),
	.cout());
// synopsys translate_off
defparam \Equal1~3 .lut_mask = 16'h0001;
defparam \Equal1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X63_Y9_N11
cycloneii_lcell_ff \register_2[15] (
	.clk(\write~combout ),
	.datain(\register_2[15]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rstn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(register_2[15]));

// Location: LCFF_X63_Y9_N9
cycloneii_lcell_ff \register_2[14] (
	.clk(\write~combout ),
	.datain(\register_2[14]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rstn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(register_2[14]));

// Location: LCFF_X62_Y11_N1
cycloneii_lcell_ff \register_2[13] (
	.clk(\write~combout ),
	.datain(gnd),
	.sdata(\data[13]~13 ),
	.aclr(!\rstn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(register_2[13]));

// Location: LCFF_X62_Y11_N3
cycloneii_lcell_ff \register_2[12] (
	.clk(\write~combout ),
	.datain(\register_2[12]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rstn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(register_2[12]));

// Location: LCCOMB_X62_Y11_N20
cycloneii_lcell_comb \Equal1~5 (
// Equation(s):
// \Equal1~5_combout  = (!register_2[12] & (!register_2[14] & (!register_2[15] & !register_2[13])))

	.dataa(register_2[12]),
	.datab(register_2[14]),
	.datac(register_2[15]),
	.datad(register_2[13]),
	.cin(gnd),
	.combout(\Equal1~5_combout ),
	.cout());
// synopsys translate_off
defparam \Equal1~5 .lut_mask = 16'h0001;
defparam \Equal1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X62_Y11_N13
cycloneii_lcell_ff \register_2[4] (
	.clk(\write~combout ),
	.datain(gnd),
	.sdata(\data[4]~4 ),
	.aclr(!\rstn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(register_2[4]));

// Location: LCFF_X62_Y11_N31
cycloneii_lcell_ff \register_2[3] (
	.clk(\write~combout ),
	.datain(\register_2[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rstn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(register_2[3]));

// Location: LCFF_X64_Y12_N17
cycloneii_lcell_ff \register_3[28] (
	.clk(\write~combout ),
	.datain(gnd),
	.sdata(\data[28]~28 ),
	.aclr(!\rstn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(register_3[28]));

// Location: LCFF_X64_Y12_N13
cycloneii_lcell_ff \register_3[27] (
	.clk(\write~combout ),
	.datain(gnd),
	.sdata(\data[27]~27 ),
	.aclr(!\rstn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(register_3[27]));

// Location: LCFF_X64_Y12_N7
cycloneii_lcell_ff \register_3[23] (
	.clk(\write~combout ),
	.datain(gnd),
	.sdata(\data[23]~23 ),
	.aclr(!\rstn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(register_3[23]));

// Location: LCFF_X64_Y12_N25
cycloneii_lcell_ff \register_3[21] (
	.clk(\write~combout ),
	.datain(gnd),
	.sdata(\data[21]~21 ),
	.aclr(!\rstn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(register_3[21]));

// Location: LCFF_X64_Y12_N3
cycloneii_lcell_ff \register_3[22] (
	.clk(\write~combout ),
	.datain(\register_3[22]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rstn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(register_3[22]));

// Location: LCFF_X64_Y12_N9
cycloneii_lcell_ff \register_3[20] (
	.clk(\write~combout ),
	.datain(\register_3[20]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rstn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(register_3[20]));

// Location: LCCOMB_X64_Y12_N6
cycloneii_lcell_comb \Equal2~2 (
// Equation(s):
// \Equal2~2_combout  = (register_3[21] & (!register_3[20] & (register_3[23] & !register_3[22])))

	.dataa(register_3[21]),
	.datab(register_3[20]),
	.datac(register_3[23]),
	.datad(register_3[22]),
	.cin(gnd),
	.combout(\Equal2~2_combout ),
	.cout());
// synopsys translate_off
defparam \Equal2~2 .lut_mask = 16'h0020;
defparam \Equal2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X64_Y12_N21
cycloneii_lcell_ff \register_3[17] (
	.clk(\write~combout ),
	.datain(\register_3[17]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rstn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(register_3[17]));

// Location: LCFF_X62_Y9_N7
cycloneii_lcell_ff \register_3[14] (
	.clk(\write~combout ),
	.datain(\register_3[14]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rstn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(register_3[14]));

// Location: LCFF_X61_Y9_N7
cycloneii_lcell_ff \register_3[8] (
	.clk(\write~combout ),
	.datain(\register_3[8]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rstn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(register_3[8]));

// Location: LCFF_X62_Y9_N25
cycloneii_lcell_ff \register_3[5] (
	.clk(\write~combout ),
	.datain(gnd),
	.sdata(\data[5]~5 ),
	.aclr(!\rstn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(register_3[5]));

// Location: LCFF_X62_Y9_N21
cycloneii_lcell_ff \register_3[0] (
	.clk(\write~combout ),
	.datain(\register_3[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rstn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(register_3[0]));

// Location: LCCOMB_X62_Y9_N20
cycloneii_lcell_comb \register_3[0]~feeder (
// Equation(s):
// \register_3[0]~feeder_combout  = \data[0]~0 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data[0]~0 ),
	.cin(gnd),
	.combout(\register_3[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register_3[0]~feeder .lut_mask = 16'hFF00;
defparam \register_3[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y11_N30
cycloneii_lcell_comb \register_2[3]~feeder (
// Equation(s):
// \register_2[3]~feeder_combout  = \data[3]~3 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data[3]~3 ),
	.cin(gnd),
	.combout(\register_2[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register_2[3]~feeder .lut_mask = 16'hFF00;
defparam \register_2[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y9_N6
cycloneii_lcell_comb \register_3[8]~feeder (
// Equation(s):
// \register_3[8]~feeder_combout  = \data[8]~8 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data[8]~8 ),
	.cin(gnd),
	.combout(\register_3[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register_3[8]~feeder .lut_mask = 16'hFF00;
defparam \register_3[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y11_N2
cycloneii_lcell_comb \register_2[12]~feeder (
// Equation(s):
// \register_2[12]~feeder_combout  = \data[12]~12 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data[12]~12 ),
	.cin(gnd),
	.combout(\register_2[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register_2[12]~feeder .lut_mask = 16'hFF00;
defparam \register_2[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y9_N8
cycloneii_lcell_comb \register_2[14]~feeder (
// Equation(s):
// \register_2[14]~feeder_combout  = \data[14]~14 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data[14]~14 ),
	.cin(gnd),
	.combout(\register_2[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register_2[14]~feeder .lut_mask = 16'hFF00;
defparam \register_2[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y9_N6
cycloneii_lcell_comb \register_3[14]~feeder (
// Equation(s):
// \register_3[14]~feeder_combout  = \data[14]~14 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data[14]~14 ),
	.cin(gnd),
	.combout(\register_3[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register_3[14]~feeder .lut_mask = 16'hFF00;
defparam \register_3[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y9_N10
cycloneii_lcell_comb \register_2[15]~feeder (
// Equation(s):
// \register_2[15]~feeder_combout  = \data[15]~15 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data[15]~15 ),
	.cin(gnd),
	.combout(\register_2[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register_2[15]~feeder .lut_mask = 16'hFF00;
defparam \register_2[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y12_N20
cycloneii_lcell_comb \register_3[17]~feeder (
// Equation(s):
// \register_3[17]~feeder_combout  = \data[17]~17 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data[17]~17 ),
	.cin(gnd),
	.combout(\register_3[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register_3[17]~feeder .lut_mask = 16'hFF00;
defparam \register_3[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y8_N0
cycloneii_lcell_comb \register_2[17]~feeder (
// Equation(s):
// \register_2[17]~feeder_combout  = \data[17]~17 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data[17]~17 ),
	.cin(gnd),
	.combout(\register_2[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register_2[17]~feeder .lut_mask = 16'hFF00;
defparam \register_2[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y8_N22
cycloneii_lcell_comb \register_2[18]~feeder (
// Equation(s):
// \register_2[18]~feeder_combout  = \data[18]~18 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data[18]~18 ),
	.cin(gnd),
	.combout(\register_2[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register_2[18]~feeder .lut_mask = 16'hFF00;
defparam \register_2[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y8_N8
cycloneii_lcell_comb \register_2[19]~feeder (
// Equation(s):
// \register_2[19]~feeder_combout  = \data[19]~19 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data[19]~19 ),
	.cin(gnd),
	.combout(\register_2[19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register_2[19]~feeder .lut_mask = 16'hFF00;
defparam \register_2[19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y9_N22
cycloneii_lcell_comb \register_1[20]~feeder (
// Equation(s):
// \register_1[20]~feeder_combout  = \data[20]~20 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data[20]~20 ),
	.cin(gnd),
	.combout(\register_1[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register_1[20]~feeder .lut_mask = 16'hFF00;
defparam \register_1[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y12_N8
cycloneii_lcell_comb \register_3[20]~feeder (
// Equation(s):
// \register_3[20]~feeder_combout  = \data[20]~20 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data[20]~20 ),
	.cin(gnd),
	.combout(\register_3[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register_3[20]~feeder .lut_mask = 16'hFF00;
defparam \register_3[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y12_N2
cycloneii_lcell_comb \register_3[22]~feeder (
// Equation(s):
// \register_3[22]~feeder_combout  = \data[22]~22 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data[22]~22 ),
	.cin(gnd),
	.combout(\register_3[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register_3[22]~feeder .lut_mask = 16'hFF00;
defparam \register_3[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_K25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \data[0]~I (
	.datain(register_4[0]),
	.oe(\oe~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\data[0]~0 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data[0]));
// synopsys translate_off
defparam \data[0]~I .input_async_reset = "none";
defparam \data[0]~I .input_power_up = "low";
defparam \data[0]~I .input_register_mode = "none";
defparam \data[0]~I .input_sync_reset = "none";
defparam \data[0]~I .oe_async_reset = "none";
defparam \data[0]~I .oe_power_up = "low";
defparam \data[0]~I .oe_register_mode = "none";
defparam \data[0]~I .oe_sync_reset = "none";
defparam \data[0]~I .operation_mode = "bidir";
defparam \data[0]~I .output_async_reset = "none";
defparam \data[0]~I .output_power_up = "low";
defparam \data[0]~I .output_register_mode = "none";
defparam \data[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \data[1]~I (
	.datain(register_4[1]),
	.oe(\oe~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\data[1]~1 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data[1]));
// synopsys translate_off
defparam \data[1]~I .input_async_reset = "none";
defparam \data[1]~I .input_power_up = "low";
defparam \data[1]~I .input_register_mode = "none";
defparam \data[1]~I .input_sync_reset = "none";
defparam \data[1]~I .oe_async_reset = "none";
defparam \data[1]~I .oe_power_up = "low";
defparam \data[1]~I .oe_register_mode = "none";
defparam \data[1]~I .oe_sync_reset = "none";
defparam \data[1]~I .operation_mode = "bidir";
defparam \data[1]~I .output_async_reset = "none";
defparam \data[1]~I .output_power_up = "low";
defparam \data[1]~I .output_register_mode = "none";
defparam \data[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \data[2]~I (
	.datain(register_4[2]),
	.oe(\oe~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\data[2]~2 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data[2]));
// synopsys translate_off
defparam \data[2]~I .input_async_reset = "none";
defparam \data[2]~I .input_power_up = "low";
defparam \data[2]~I .input_register_mode = "none";
defparam \data[2]~I .input_sync_reset = "none";
defparam \data[2]~I .oe_async_reset = "none";
defparam \data[2]~I .oe_power_up = "low";
defparam \data[2]~I .oe_register_mode = "none";
defparam \data[2]~I .oe_sync_reset = "none";
defparam \data[2]~I .operation_mode = "bidir";
defparam \data[2]~I .output_async_reset = "none";
defparam \data[2]~I .output_power_up = "low";
defparam \data[2]~I .output_register_mode = "none";
defparam \data[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \data[3]~I (
	.datain(register_4[3]),
	.oe(\oe~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\data[3]~3 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data[3]));
// synopsys translate_off
defparam \data[3]~I .input_async_reset = "none";
defparam \data[3]~I .input_power_up = "low";
defparam \data[3]~I .input_register_mode = "none";
defparam \data[3]~I .input_sync_reset = "none";
defparam \data[3]~I .oe_async_reset = "none";
defparam \data[3]~I .oe_power_up = "low";
defparam \data[3]~I .oe_register_mode = "none";
defparam \data[3]~I .oe_sync_reset = "none";
defparam \data[3]~I .operation_mode = "bidir";
defparam \data[3]~I .output_async_reset = "none";
defparam \data[3]~I .output_power_up = "low";
defparam \data[3]~I .output_register_mode = "none";
defparam \data[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \data[4]~I (
	.datain(register_4[4]),
	.oe(\oe~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\data[4]~4 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data[4]));
// synopsys translate_off
defparam \data[4]~I .input_async_reset = "none";
defparam \data[4]~I .input_power_up = "low";
defparam \data[4]~I .input_register_mode = "none";
defparam \data[4]~I .input_sync_reset = "none";
defparam \data[4]~I .oe_async_reset = "none";
defparam \data[4]~I .oe_power_up = "low";
defparam \data[4]~I .oe_register_mode = "none";
defparam \data[4]~I .oe_sync_reset = "none";
defparam \data[4]~I .operation_mode = "bidir";
defparam \data[4]~I .output_async_reset = "none";
defparam \data[4]~I .output_power_up = "low";
defparam \data[4]~I .output_register_mode = "none";
defparam \data[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \data[5]~I (
	.datain(register_4[5]),
	.oe(\oe~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\data[5]~5 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data[5]));
// synopsys translate_off
defparam \data[5]~I .input_async_reset = "none";
defparam \data[5]~I .input_power_up = "low";
defparam \data[5]~I .input_register_mode = "none";
defparam \data[5]~I .input_sync_reset = "none";
defparam \data[5]~I .oe_async_reset = "none";
defparam \data[5]~I .oe_power_up = "low";
defparam \data[5]~I .oe_register_mode = "none";
defparam \data[5]~I .oe_sync_reset = "none";
defparam \data[5]~I .operation_mode = "bidir";
defparam \data[5]~I .output_async_reset = "none";
defparam \data[5]~I .output_power_up = "low";
defparam \data[5]~I .output_register_mode = "none";
defparam \data[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \data[6]~I (
	.datain(register_4[6]),
	.oe(\oe~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\data[6]~6 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data[6]));
// synopsys translate_off
defparam \data[6]~I .input_async_reset = "none";
defparam \data[6]~I .input_power_up = "low";
defparam \data[6]~I .input_register_mode = "none";
defparam \data[6]~I .input_sync_reset = "none";
defparam \data[6]~I .oe_async_reset = "none";
defparam \data[6]~I .oe_power_up = "low";
defparam \data[6]~I .oe_register_mode = "none";
defparam \data[6]~I .oe_sync_reset = "none";
defparam \data[6]~I .operation_mode = "bidir";
defparam \data[6]~I .output_async_reset = "none";
defparam \data[6]~I .output_power_up = "low";
defparam \data[6]~I .output_register_mode = "none";
defparam \data[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \data[7]~I (
	.datain(register_4[7]),
	.oe(\oe~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\data[7]~7 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data[7]));
// synopsys translate_off
defparam \data[7]~I .input_async_reset = "none";
defparam \data[7]~I .input_power_up = "low";
defparam \data[7]~I .input_register_mode = "none";
defparam \data[7]~I .input_sync_reset = "none";
defparam \data[7]~I .oe_async_reset = "none";
defparam \data[7]~I .oe_power_up = "low";
defparam \data[7]~I .oe_register_mode = "none";
defparam \data[7]~I .oe_sync_reset = "none";
defparam \data[7]~I .operation_mode = "bidir";
defparam \data[7]~I .output_async_reset = "none";
defparam \data[7]~I .output_power_up = "low";
defparam \data[7]~I .output_register_mode = "none";
defparam \data[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \data[8]~I (
	.datain(register_4[8]),
	.oe(\oe~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\data[8]~8 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data[8]));
// synopsys translate_off
defparam \data[8]~I .input_async_reset = "none";
defparam \data[8]~I .input_power_up = "low";
defparam \data[8]~I .input_register_mode = "none";
defparam \data[8]~I .input_sync_reset = "none";
defparam \data[8]~I .oe_async_reset = "none";
defparam \data[8]~I .oe_power_up = "low";
defparam \data[8]~I .oe_register_mode = "none";
defparam \data[8]~I .oe_sync_reset = "none";
defparam \data[8]~I .operation_mode = "bidir";
defparam \data[8]~I .output_async_reset = "none";
defparam \data[8]~I .output_power_up = "low";
defparam \data[8]~I .output_register_mode = "none";
defparam \data[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \data[9]~I (
	.datain(register_4[9]),
	.oe(\oe~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\data[9]~9 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data[9]));
// synopsys translate_off
defparam \data[9]~I .input_async_reset = "none";
defparam \data[9]~I .input_power_up = "low";
defparam \data[9]~I .input_register_mode = "none";
defparam \data[9]~I .input_sync_reset = "none";
defparam \data[9]~I .oe_async_reset = "none";
defparam \data[9]~I .oe_power_up = "low";
defparam \data[9]~I .oe_register_mode = "none";
defparam \data[9]~I .oe_sync_reset = "none";
defparam \data[9]~I .operation_mode = "bidir";
defparam \data[9]~I .output_async_reset = "none";
defparam \data[9]~I .output_power_up = "low";
defparam \data[9]~I .output_register_mode = "none";
defparam \data[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \data[10]~I (
	.datain(register_4[10]),
	.oe(\oe~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\data[10]~10 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data[10]));
// synopsys translate_off
defparam \data[10]~I .input_async_reset = "none";
defparam \data[10]~I .input_power_up = "low";
defparam \data[10]~I .input_register_mode = "none";
defparam \data[10]~I .input_sync_reset = "none";
defparam \data[10]~I .oe_async_reset = "none";
defparam \data[10]~I .oe_power_up = "low";
defparam \data[10]~I .oe_register_mode = "none";
defparam \data[10]~I .oe_sync_reset = "none";
defparam \data[10]~I .operation_mode = "bidir";
defparam \data[10]~I .output_async_reset = "none";
defparam \data[10]~I .output_power_up = "low";
defparam \data[10]~I .output_register_mode = "none";
defparam \data[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \data[11]~I (
	.datain(register_4[11]),
	.oe(\oe~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\data[11]~11 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data[11]));
// synopsys translate_off
defparam \data[11]~I .input_async_reset = "none";
defparam \data[11]~I .input_power_up = "low";
defparam \data[11]~I .input_register_mode = "none";
defparam \data[11]~I .input_sync_reset = "none";
defparam \data[11]~I .oe_async_reset = "none";
defparam \data[11]~I .oe_power_up = "low";
defparam \data[11]~I .oe_register_mode = "none";
defparam \data[11]~I .oe_sync_reset = "none";
defparam \data[11]~I .operation_mode = "bidir";
defparam \data[11]~I .output_async_reset = "none";
defparam \data[11]~I .output_power_up = "low";
defparam \data[11]~I .output_register_mode = "none";
defparam \data[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \data[12]~I (
	.datain(register_4[12]),
	.oe(\oe~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\data[12]~12 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data[12]));
// synopsys translate_off
defparam \data[12]~I .input_async_reset = "none";
defparam \data[12]~I .input_power_up = "low";
defparam \data[12]~I .input_register_mode = "none";
defparam \data[12]~I .input_sync_reset = "none";
defparam \data[12]~I .oe_async_reset = "none";
defparam \data[12]~I .oe_power_up = "low";
defparam \data[12]~I .oe_register_mode = "none";
defparam \data[12]~I .oe_sync_reset = "none";
defparam \data[12]~I .operation_mode = "bidir";
defparam \data[12]~I .output_async_reset = "none";
defparam \data[12]~I .output_power_up = "low";
defparam \data[12]~I .output_register_mode = "none";
defparam \data[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \data[13]~I (
	.datain(register_4[13]),
	.oe(\oe~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\data[13]~13 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data[13]));
// synopsys translate_off
defparam \data[13]~I .input_async_reset = "none";
defparam \data[13]~I .input_power_up = "low";
defparam \data[13]~I .input_register_mode = "none";
defparam \data[13]~I .input_sync_reset = "none";
defparam \data[13]~I .oe_async_reset = "none";
defparam \data[13]~I .oe_power_up = "low";
defparam \data[13]~I .oe_register_mode = "none";
defparam \data[13]~I .oe_sync_reset = "none";
defparam \data[13]~I .operation_mode = "bidir";
defparam \data[13]~I .output_async_reset = "none";
defparam \data[13]~I .output_power_up = "low";
defparam \data[13]~I .output_register_mode = "none";
defparam \data[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \data[14]~I (
	.datain(register_4[14]),
	.oe(\oe~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\data[14]~14 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data[14]));
// synopsys translate_off
defparam \data[14]~I .input_async_reset = "none";
defparam \data[14]~I .input_power_up = "low";
defparam \data[14]~I .input_register_mode = "none";
defparam \data[14]~I .input_sync_reset = "none";
defparam \data[14]~I .oe_async_reset = "none";
defparam \data[14]~I .oe_power_up = "low";
defparam \data[14]~I .oe_register_mode = "none";
defparam \data[14]~I .oe_sync_reset = "none";
defparam \data[14]~I .operation_mode = "bidir";
defparam \data[14]~I .output_async_reset = "none";
defparam \data[14]~I .output_power_up = "low";
defparam \data[14]~I .output_register_mode = "none";
defparam \data[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \data[15]~I (
	.datain(register_4[15]),
	.oe(\oe~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\data[15]~15 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data[15]));
// synopsys translate_off
defparam \data[15]~I .input_async_reset = "none";
defparam \data[15]~I .input_power_up = "low";
defparam \data[15]~I .input_register_mode = "none";
defparam \data[15]~I .input_sync_reset = "none";
defparam \data[15]~I .oe_async_reset = "none";
defparam \data[15]~I .oe_power_up = "low";
defparam \data[15]~I .oe_register_mode = "none";
defparam \data[15]~I .oe_sync_reset = "none";
defparam \data[15]~I .operation_mode = "bidir";
defparam \data[15]~I .output_async_reset = "none";
defparam \data[15]~I .output_power_up = "low";
defparam \data[15]~I .output_register_mode = "none";
defparam \data[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \data[16]~I (
	.datain(register_4[16]),
	.oe(\oe~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\data[16]~16 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data[16]));
// synopsys translate_off
defparam \data[16]~I .input_async_reset = "none";
defparam \data[16]~I .input_power_up = "low";
defparam \data[16]~I .input_register_mode = "none";
defparam \data[16]~I .input_sync_reset = "none";
defparam \data[16]~I .oe_async_reset = "none";
defparam \data[16]~I .oe_power_up = "low";
defparam \data[16]~I .oe_register_mode = "none";
defparam \data[16]~I .oe_sync_reset = "none";
defparam \data[16]~I .operation_mode = "bidir";
defparam \data[16]~I .output_async_reset = "none";
defparam \data[16]~I .output_power_up = "low";
defparam \data[16]~I .output_register_mode = "none";
defparam \data[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \data[17]~I (
	.datain(register_4[17]),
	.oe(\oe~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\data[17]~17 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data[17]));
// synopsys translate_off
defparam \data[17]~I .input_async_reset = "none";
defparam \data[17]~I .input_power_up = "low";
defparam \data[17]~I .input_register_mode = "none";
defparam \data[17]~I .input_sync_reset = "none";
defparam \data[17]~I .oe_async_reset = "none";
defparam \data[17]~I .oe_power_up = "low";
defparam \data[17]~I .oe_register_mode = "none";
defparam \data[17]~I .oe_sync_reset = "none";
defparam \data[17]~I .operation_mode = "bidir";
defparam \data[17]~I .output_async_reset = "none";
defparam \data[17]~I .output_power_up = "low";
defparam \data[17]~I .output_register_mode = "none";
defparam \data[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \data[18]~I (
	.datain(register_4[18]),
	.oe(\oe~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\data[18]~18 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data[18]));
// synopsys translate_off
defparam \data[18]~I .input_async_reset = "none";
defparam \data[18]~I .input_power_up = "low";
defparam \data[18]~I .input_register_mode = "none";
defparam \data[18]~I .input_sync_reset = "none";
defparam \data[18]~I .oe_async_reset = "none";
defparam \data[18]~I .oe_power_up = "low";
defparam \data[18]~I .oe_register_mode = "none";
defparam \data[18]~I .oe_sync_reset = "none";
defparam \data[18]~I .operation_mode = "bidir";
defparam \data[18]~I .output_async_reset = "none";
defparam \data[18]~I .output_power_up = "low";
defparam \data[18]~I .output_register_mode = "none";
defparam \data[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \data[19]~I (
	.datain(register_4[19]),
	.oe(\oe~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\data[19]~19 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data[19]));
// synopsys translate_off
defparam \data[19]~I .input_async_reset = "none";
defparam \data[19]~I .input_power_up = "low";
defparam \data[19]~I .input_register_mode = "none";
defparam \data[19]~I .input_sync_reset = "none";
defparam \data[19]~I .oe_async_reset = "none";
defparam \data[19]~I .oe_power_up = "low";
defparam \data[19]~I .oe_register_mode = "none";
defparam \data[19]~I .oe_sync_reset = "none";
defparam \data[19]~I .operation_mode = "bidir";
defparam \data[19]~I .output_async_reset = "none";
defparam \data[19]~I .output_power_up = "low";
defparam \data[19]~I .output_register_mode = "none";
defparam \data[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \data[20]~I (
	.datain(register_4[20]),
	.oe(\oe~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\data[20]~20 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data[20]));
// synopsys translate_off
defparam \data[20]~I .input_async_reset = "none";
defparam \data[20]~I .input_power_up = "low";
defparam \data[20]~I .input_register_mode = "none";
defparam \data[20]~I .input_sync_reset = "none";
defparam \data[20]~I .oe_async_reset = "none";
defparam \data[20]~I .oe_power_up = "low";
defparam \data[20]~I .oe_register_mode = "none";
defparam \data[20]~I .oe_sync_reset = "none";
defparam \data[20]~I .operation_mode = "bidir";
defparam \data[20]~I .output_async_reset = "none";
defparam \data[20]~I .output_power_up = "low";
defparam \data[20]~I .output_register_mode = "none";
defparam \data[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \data[21]~I (
	.datain(register_4[21]),
	.oe(\oe~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\data[21]~21 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data[21]));
// synopsys translate_off
defparam \data[21]~I .input_async_reset = "none";
defparam \data[21]~I .input_power_up = "low";
defparam \data[21]~I .input_register_mode = "none";
defparam \data[21]~I .input_sync_reset = "none";
defparam \data[21]~I .oe_async_reset = "none";
defparam \data[21]~I .oe_power_up = "low";
defparam \data[21]~I .oe_register_mode = "none";
defparam \data[21]~I .oe_sync_reset = "none";
defparam \data[21]~I .operation_mode = "bidir";
defparam \data[21]~I .output_async_reset = "none";
defparam \data[21]~I .output_power_up = "low";
defparam \data[21]~I .output_register_mode = "none";
defparam \data[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \data[22]~I (
	.datain(register_4[22]),
	.oe(\oe~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\data[22]~22 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data[22]));
// synopsys translate_off
defparam \data[22]~I .input_async_reset = "none";
defparam \data[22]~I .input_power_up = "low";
defparam \data[22]~I .input_register_mode = "none";
defparam \data[22]~I .input_sync_reset = "none";
defparam \data[22]~I .oe_async_reset = "none";
defparam \data[22]~I .oe_power_up = "low";
defparam \data[22]~I .oe_register_mode = "none";
defparam \data[22]~I .oe_sync_reset = "none";
defparam \data[22]~I .operation_mode = "bidir";
defparam \data[22]~I .output_async_reset = "none";
defparam \data[22]~I .output_power_up = "low";
defparam \data[22]~I .output_register_mode = "none";
defparam \data[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \data[23]~I (
	.datain(register_4[23]),
	.oe(\oe~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\data[23]~23 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data[23]));
// synopsys translate_off
defparam \data[23]~I .input_async_reset = "none";
defparam \data[23]~I .input_power_up = "low";
defparam \data[23]~I .input_register_mode = "none";
defparam \data[23]~I .input_sync_reset = "none";
defparam \data[23]~I .oe_async_reset = "none";
defparam \data[23]~I .oe_power_up = "low";
defparam \data[23]~I .oe_register_mode = "none";
defparam \data[23]~I .oe_sync_reset = "none";
defparam \data[23]~I .operation_mode = "bidir";
defparam \data[23]~I .output_async_reset = "none";
defparam \data[23]~I .output_power_up = "low";
defparam \data[23]~I .output_register_mode = "none";
defparam \data[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \data[24]~I (
	.datain(register_4[24]),
	.oe(\oe~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\data[24]~24 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data[24]));
// synopsys translate_off
defparam \data[24]~I .input_async_reset = "none";
defparam \data[24]~I .input_power_up = "low";
defparam \data[24]~I .input_register_mode = "none";
defparam \data[24]~I .input_sync_reset = "none";
defparam \data[24]~I .oe_async_reset = "none";
defparam \data[24]~I .oe_power_up = "low";
defparam \data[24]~I .oe_register_mode = "none";
defparam \data[24]~I .oe_sync_reset = "none";
defparam \data[24]~I .operation_mode = "bidir";
defparam \data[24]~I .output_async_reset = "none";
defparam \data[24]~I .output_power_up = "low";
defparam \data[24]~I .output_register_mode = "none";
defparam \data[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \data[25]~I (
	.datain(register_4[25]),
	.oe(\oe~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\data[25]~25 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data[25]));
// synopsys translate_off
defparam \data[25]~I .input_async_reset = "none";
defparam \data[25]~I .input_power_up = "low";
defparam \data[25]~I .input_register_mode = "none";
defparam \data[25]~I .input_sync_reset = "none";
defparam \data[25]~I .oe_async_reset = "none";
defparam \data[25]~I .oe_power_up = "low";
defparam \data[25]~I .oe_register_mode = "none";
defparam \data[25]~I .oe_sync_reset = "none";
defparam \data[25]~I .operation_mode = "bidir";
defparam \data[25]~I .output_async_reset = "none";
defparam \data[25]~I .output_power_up = "low";
defparam \data[25]~I .output_register_mode = "none";
defparam \data[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \data[26]~I (
	.datain(register_4[26]),
	.oe(\oe~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\data[26]~26 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data[26]));
// synopsys translate_off
defparam \data[26]~I .input_async_reset = "none";
defparam \data[26]~I .input_power_up = "low";
defparam \data[26]~I .input_register_mode = "none";
defparam \data[26]~I .input_sync_reset = "none";
defparam \data[26]~I .oe_async_reset = "none";
defparam \data[26]~I .oe_power_up = "low";
defparam \data[26]~I .oe_register_mode = "none";
defparam \data[26]~I .oe_sync_reset = "none";
defparam \data[26]~I .operation_mode = "bidir";
defparam \data[26]~I .output_async_reset = "none";
defparam \data[26]~I .output_power_up = "low";
defparam \data[26]~I .output_register_mode = "none";
defparam \data[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \data[27]~I (
	.datain(register_4[27]),
	.oe(\oe~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\data[27]~27 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data[27]));
// synopsys translate_off
defparam \data[27]~I .input_async_reset = "none";
defparam \data[27]~I .input_power_up = "low";
defparam \data[27]~I .input_register_mode = "none";
defparam \data[27]~I .input_sync_reset = "none";
defparam \data[27]~I .oe_async_reset = "none";
defparam \data[27]~I .oe_power_up = "low";
defparam \data[27]~I .oe_register_mode = "none";
defparam \data[27]~I .oe_sync_reset = "none";
defparam \data[27]~I .operation_mode = "bidir";
defparam \data[27]~I .output_async_reset = "none";
defparam \data[27]~I .output_power_up = "low";
defparam \data[27]~I .output_register_mode = "none";
defparam \data[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \data[28]~I (
	.datain(register_4[28]),
	.oe(\oe~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\data[28]~28 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data[28]));
// synopsys translate_off
defparam \data[28]~I .input_async_reset = "none";
defparam \data[28]~I .input_power_up = "low";
defparam \data[28]~I .input_register_mode = "none";
defparam \data[28]~I .input_sync_reset = "none";
defparam \data[28]~I .oe_async_reset = "none";
defparam \data[28]~I .oe_power_up = "low";
defparam \data[28]~I .oe_register_mode = "none";
defparam \data[28]~I .oe_sync_reset = "none";
defparam \data[28]~I .operation_mode = "bidir";
defparam \data[28]~I .output_async_reset = "none";
defparam \data[28]~I .output_power_up = "low";
defparam \data[28]~I .output_register_mode = "none";
defparam \data[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \data[29]~I (
	.datain(register_4[29]),
	.oe(\oe~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\data[29]~29 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data[29]));
// synopsys translate_off
defparam \data[29]~I .input_async_reset = "none";
defparam \data[29]~I .input_power_up = "low";
defparam \data[29]~I .input_register_mode = "none";
defparam \data[29]~I .input_sync_reset = "none";
defparam \data[29]~I .oe_async_reset = "none";
defparam \data[29]~I .oe_power_up = "low";
defparam \data[29]~I .oe_register_mode = "none";
defparam \data[29]~I .oe_sync_reset = "none";
defparam \data[29]~I .operation_mode = "bidir";
defparam \data[29]~I .output_async_reset = "none";
defparam \data[29]~I .output_power_up = "low";
defparam \data[29]~I .output_register_mode = "none";
defparam \data[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \data[30]~I (
	.datain(register_4[30]),
	.oe(\oe~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\data[30]~30 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data[30]));
// synopsys translate_off
defparam \data[30]~I .input_async_reset = "none";
defparam \data[30]~I .input_power_up = "low";
defparam \data[30]~I .input_register_mode = "none";
defparam \data[30]~I .input_sync_reset = "none";
defparam \data[30]~I .oe_async_reset = "none";
defparam \data[30]~I .oe_power_up = "low";
defparam \data[30]~I .oe_register_mode = "none";
defparam \data[30]~I .oe_sync_reset = "none";
defparam \data[30]~I .operation_mode = "bidir";
defparam \data[30]~I .output_async_reset = "none";
defparam \data[30]~I .output_power_up = "low";
defparam \data[30]~I .output_register_mode = "none";
defparam \data[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \data[31]~I (
	.datain(register_4[31]),
	.oe(\oe~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\data[31]~31 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data[31]));
// synopsys translate_off
defparam \data[31]~I .input_async_reset = "none";
defparam \data[31]~I .input_power_up = "low";
defparam \data[31]~I .input_register_mode = "none";
defparam \data[31]~I .input_sync_reset = "none";
defparam \data[31]~I .oe_async_reset = "none";
defparam \data[31]~I .oe_power_up = "low";
defparam \data[31]~I .oe_register_mode = "none";
defparam \data[31]~I .oe_sync_reset = "none";
defparam \data[31]~I .operation_mode = "bidir";
defparam \data[31]~I .output_async_reset = "none";
defparam \data[31]~I .output_power_up = "low";
defparam \data[31]~I .output_register_mode = "none";
defparam \data[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \write~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\write~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(write));
// synopsys translate_off
defparam \write~I .input_async_reset = "none";
defparam \write~I .input_power_up = "low";
defparam \write~I .input_register_mode = "none";
defparam \write~I .input_sync_reset = "none";
defparam \write~I .oe_async_reset = "none";
defparam \write~I .oe_power_up = "low";
defparam \write~I .oe_register_mode = "none";
defparam \write~I .oe_sync_reset = "none";
defparam \write~I .operation_mode = "input";
defparam \write~I .output_async_reset = "none";
defparam \write~I .output_power_up = "low";
defparam \write~I .output_register_mode = "none";
defparam \write~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \rstn~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\rstn~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rstn));
// synopsys translate_off
defparam \rstn~I .input_async_reset = "none";
defparam \rstn~I .input_power_up = "low";
defparam \rstn~I .input_register_mode = "none";
defparam \rstn~I .input_sync_reset = "none";
defparam \rstn~I .oe_async_reset = "none";
defparam \rstn~I .oe_power_up = "low";
defparam \rstn~I .oe_register_mode = "none";
defparam \rstn~I .oe_sync_reset = "none";
defparam \rstn~I .operation_mode = "input";
defparam \rstn~I .output_async_reset = "none";
defparam \rstn~I .output_power_up = "low";
defparam \rstn~I .output_register_mode = "none";
defparam \rstn~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X64_Y9_N30
cycloneii_lcell_comb \counter[1]~1 (
// Equation(s):
// \counter[1]~1_combout  = counter[1] $ (((counter[0] & !counter[2])))

	.dataa(vcc),
	.datab(counter[0]),
	.datac(counter[1]),
	.datad(counter[2]),
	.cin(gnd),
	.combout(\counter[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \counter[1]~1 .lut_mask = 16'hF03C;
defparam \counter[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X64_Y9_N31
cycloneii_lcell_ff \counter[1] (
	.clk(\write~combout ),
	.datain(\counter[1]~1_combout ),
	.sdata(gnd),
	.aclr(!\rstn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(counter[1]));

// Location: LCCOMB_X63_Y9_N18
cycloneii_lcell_comb \counter[2]~2 (
// Equation(s):
// \counter[2]~2_combout  = (counter[2]) # ((counter[0] & counter[1]))

	.dataa(vcc),
	.datab(counter[0]),
	.datac(counter[2]),
	.datad(counter[1]),
	.cin(gnd),
	.combout(\counter[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \counter[2]~2 .lut_mask = 16'hFCF0;
defparam \counter[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X63_Y9_N19
cycloneii_lcell_ff \counter[2] (
	.clk(\write~combout ),
	.datain(\counter[2]~2_combout ),
	.sdata(gnd),
	.aclr(!\rstn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(counter[2]));

// Location: LCCOMB_X64_Y9_N8
cycloneii_lcell_comb \counter[0]~0 (
// Equation(s):
// \counter[0]~0_combout  = (counter[2] & ((counter[0]) # (!counter[1]))) # (!counter[2] & ((!counter[0])))

	.dataa(counter[1]),
	.datab(counter[2]),
	.datac(counter[0]),
	.datad(vcc),
	.cin(gnd),
	.combout(\counter[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \counter[0]~0 .lut_mask = 16'hC7C7;
defparam \counter[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X64_Y9_N9
cycloneii_lcell_ff \counter[0] (
	.clk(\write~combout ),
	.datain(\counter[0]~0_combout ),
	.sdata(gnd),
	.aclr(!\rstn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(counter[0]));

// Location: LCCOMB_X63_Y9_N28
cycloneii_lcell_comb \Equal5~0 (
// Equation(s):
// \Equal5~0_combout  = (!counter[2] & (!counter[0] & counter[1]))

	.dataa(counter[2]),
	.datab(counter[0]),
	.datac(vcc),
	.datad(counter[1]),
	.cin(gnd),
	.combout(\Equal5~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal5~0 .lut_mask = 16'h1100;
defparam \Equal5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X62_Y11_N17
cycloneii_lcell_ff \register_2[0] (
	.clk(\write~combout ),
	.datain(gnd),
	.sdata(\data[0]~0 ),
	.aclr(!\rstn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(register_2[0]));

// Location: LCCOMB_X63_Y11_N0
cycloneii_lcell_comb \register_4[0]~32 (
// Equation(s):
// \register_4[0]~32_combout  = (register_1[0] & (register_2[0] $ (VCC))) # (!register_1[0] & (register_2[0] & VCC))
// \register_4[0]~33  = CARRY((register_1[0] & register_2[0]))

	.dataa(register_1[0]),
	.datab(register_2[0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\register_4[0]~32_combout ),
	.cout(\register_4[0]~33 ));
// synopsys translate_off
defparam \register_4[0]~32 .lut_mask = 16'h6688;
defparam \register_4[0]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y9_N16
cycloneii_lcell_comb \Equal7~0 (
// Equation(s):
// \Equal7~0_combout  = (counter[2] & (!counter[0] & !counter[1]))

	.dataa(counter[2]),
	.datab(counter[0]),
	.datac(vcc),
	.datad(counter[1]),
	.cin(gnd),
	.combout(\Equal7~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal7~0 .lut_mask = 16'h0022;
defparam \Equal7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X63_Y11_N1
cycloneii_lcell_ff \register_4[0] (
	.clk(\write~combout ),
	.datain(\register_4[0]~32_combout ),
	.sdata(gnd),
	.aclr(!\rstn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(register_4[0]));

// Location: PIN_W25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \oe~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\oe~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oe));
// synopsys translate_off
defparam \oe~I .input_async_reset = "none";
defparam \oe~I .input_power_up = "low";
defparam \oe~I .input_register_mode = "none";
defparam \oe~I .input_sync_reset = "none";
defparam \oe~I .oe_async_reset = "none";
defparam \oe~I .oe_power_up = "low";
defparam \oe~I .oe_register_mode = "none";
defparam \oe~I .oe_sync_reset = "none";
defparam \oe~I .operation_mode = "input";
defparam \oe~I .output_async_reset = "none";
defparam \oe~I .output_power_up = "low";
defparam \oe~I .output_register_mode = "none";
defparam \oe~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X62_Y11_N27
cycloneii_lcell_ff \register_2[1] (
	.clk(\write~combout ),
	.datain(gnd),
	.sdata(\data[1]~1 ),
	.aclr(!\rstn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(register_2[1]));

// Location: LCCOMB_X63_Y11_N2
cycloneii_lcell_comb \register_4[1]~34 (
// Equation(s):
// \register_4[1]~34_combout  = (register_1[1] & ((register_2[1] & (\register_4[0]~33  & VCC)) # (!register_2[1] & (!\register_4[0]~33 )))) # (!register_1[1] & ((register_2[1] & (!\register_4[0]~33 )) # (!register_2[1] & ((\register_4[0]~33 ) # (GND)))))
// \register_4[1]~35  = CARRY((register_1[1] & (!register_2[1] & !\register_4[0]~33 )) # (!register_1[1] & ((!\register_4[0]~33 ) # (!register_2[1]))))

	.dataa(register_1[1]),
	.datab(register_2[1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\register_4[0]~33 ),
	.combout(\register_4[1]~34_combout ),
	.cout(\register_4[1]~35 ));
// synopsys translate_off
defparam \register_4[1]~34 .lut_mask = 16'h9617;
defparam \register_4[1]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X63_Y11_N3
cycloneii_lcell_ff \register_4[1] (
	.clk(\write~combout ),
	.datain(\register_4[1]~34_combout ),
	.sdata(gnd),
	.aclr(!\rstn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(register_4[1]));

// Location: LCFF_X62_Y11_N5
cycloneii_lcell_ff \register_2[2] (
	.clk(\write~combout ),
	.datain(gnd),
	.sdata(\data[2]~2 ),
	.aclr(!\rstn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(register_2[2]));

// Location: LCCOMB_X63_Y11_N4
cycloneii_lcell_comb \register_4[2]~36 (
// Equation(s):
// \register_4[2]~36_combout  = ((register_1[2] $ (register_2[2] $ (!\register_4[1]~35 )))) # (GND)
// \register_4[2]~37  = CARRY((register_1[2] & ((register_2[2]) # (!\register_4[1]~35 ))) # (!register_1[2] & (register_2[2] & !\register_4[1]~35 )))

	.dataa(register_1[2]),
	.datab(register_2[2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\register_4[1]~35 ),
	.combout(\register_4[2]~36_combout ),
	.cout(\register_4[2]~37 ));
// synopsys translate_off
defparam \register_4[2]~36 .lut_mask = 16'h698E;
defparam \register_4[2]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X63_Y11_N5
cycloneii_lcell_ff \register_4[2] (
	.clk(\write~combout ),
	.datain(\register_4[2]~36_combout ),
	.sdata(gnd),
	.aclr(!\rstn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(register_4[2]));

// Location: LCCOMB_X64_Y11_N12
cycloneii_lcell_comb \register_1[3]~feeder (
// Equation(s):
// \register_1[3]~feeder_combout  = \data[3]~3 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data[3]~3 ),
	.cin(gnd),
	.combout(\register_1[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register_1[3]~feeder .lut_mask = 16'hFF00;
defparam \register_1[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y9_N4
cycloneii_lcell_comb \Equal4~0 (
// Equation(s):
// \Equal4~0_combout  = (!counter[1] & (counter[0] & !counter[2]))

	.dataa(counter[1]),
	.datab(counter[0]),
	.datac(vcc),
	.datad(counter[2]),
	.cin(gnd),
	.combout(\Equal4~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal4~0 .lut_mask = 16'h0044;
defparam \Equal4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X64_Y11_N13
cycloneii_lcell_ff \register_1[3] (
	.clk(\write~combout ),
	.datain(\register_1[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rstn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(register_1[3]));

// Location: LCCOMB_X63_Y11_N6
cycloneii_lcell_comb \register_4[3]~38 (
// Equation(s):
// \register_4[3]~38_combout  = (register_2[3] & ((register_1[3] & (\register_4[2]~37  & VCC)) # (!register_1[3] & (!\register_4[2]~37 )))) # (!register_2[3] & ((register_1[3] & (!\register_4[2]~37 )) # (!register_1[3] & ((\register_4[2]~37 ) # (GND)))))
// \register_4[3]~39  = CARRY((register_2[3] & (!register_1[3] & !\register_4[2]~37 )) # (!register_2[3] & ((!\register_4[2]~37 ) # (!register_1[3]))))

	.dataa(register_2[3]),
	.datab(register_1[3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\register_4[2]~37 ),
	.combout(\register_4[3]~38_combout ),
	.cout(\register_4[3]~39 ));
// synopsys translate_off
defparam \register_4[3]~38 .lut_mask = 16'h9617;
defparam \register_4[3]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X63_Y11_N7
cycloneii_lcell_ff \register_4[3] (
	.clk(\write~combout ),
	.datain(\register_4[3]~38_combout ),
	.sdata(gnd),
	.aclr(!\rstn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(register_4[3]));

// Location: LCFF_X64_Y11_N1
cycloneii_lcell_ff \register_1[4] (
	.clk(\write~combout ),
	.datain(gnd),
	.sdata(\data[4]~4 ),
	.aclr(!\rstn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(register_1[4]));

// Location: LCCOMB_X63_Y11_N8
cycloneii_lcell_comb \register_4[4]~40 (
// Equation(s):
// \register_4[4]~40_combout  = ((register_2[4] $ (register_1[4] $ (!\register_4[3]~39 )))) # (GND)
// \register_4[4]~41  = CARRY((register_2[4] & ((register_1[4]) # (!\register_4[3]~39 ))) # (!register_2[4] & (register_1[4] & !\register_4[3]~39 )))

	.dataa(register_2[4]),
	.datab(register_1[4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\register_4[3]~39 ),
	.combout(\register_4[4]~40_combout ),
	.cout(\register_4[4]~41 ));
// synopsys translate_off
defparam \register_4[4]~40 .lut_mask = 16'h698E;
defparam \register_4[4]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X63_Y11_N9
cycloneii_lcell_ff \register_4[4] (
	.clk(\write~combout ),
	.datain(\register_4[4]~40_combout ),
	.sdata(gnd),
	.aclr(!\rstn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(register_4[4]));

// Location: LCCOMB_X64_Y11_N14
cycloneii_lcell_comb \register_1[5]~feeder (
// Equation(s):
// \register_1[5]~feeder_combout  = \data[5]~5 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data[5]~5 ),
	.cin(gnd),
	.combout(\register_1[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register_1[5]~feeder .lut_mask = 16'hFF00;
defparam \register_1[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X64_Y11_N15
cycloneii_lcell_ff \register_1[5] (
	.clk(\write~combout ),
	.datain(\register_1[5]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rstn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(register_1[5]));

// Location: LCCOMB_X63_Y11_N10
cycloneii_lcell_comb \register_4[5]~42 (
// Equation(s):
// \register_4[5]~42_combout  = (register_2[5] & ((register_1[5] & (\register_4[4]~41  & VCC)) # (!register_1[5] & (!\register_4[4]~41 )))) # (!register_2[5] & ((register_1[5] & (!\register_4[4]~41 )) # (!register_1[5] & ((\register_4[4]~41 ) # (GND)))))
// \register_4[5]~43  = CARRY((register_2[5] & (!register_1[5] & !\register_4[4]~41 )) # (!register_2[5] & ((!\register_4[4]~41 ) # (!register_1[5]))))

	.dataa(register_2[5]),
	.datab(register_1[5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\register_4[4]~41 ),
	.combout(\register_4[5]~42_combout ),
	.cout(\register_4[5]~43 ));
// synopsys translate_off
defparam \register_4[5]~42 .lut_mask = 16'h9617;
defparam \register_4[5]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X63_Y11_N11
cycloneii_lcell_ff \register_4[5] (
	.clk(\write~combout ),
	.datain(\register_4[5]~42_combout ),
	.sdata(gnd),
	.aclr(!\rstn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(register_4[5]));

// Location: LCFF_X62_Y11_N25
cycloneii_lcell_ff \register_2[6] (
	.clk(\write~combout ),
	.datain(gnd),
	.sdata(\data[6]~6 ),
	.aclr(!\rstn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(register_2[6]));

// Location: LCCOMB_X63_Y11_N12
cycloneii_lcell_comb \register_4[6]~44 (
// Equation(s):
// \register_4[6]~44_combout  = ((register_1[6] $ (register_2[6] $ (!\register_4[5]~43 )))) # (GND)
// \register_4[6]~45  = CARRY((register_1[6] & ((register_2[6]) # (!\register_4[5]~43 ))) # (!register_1[6] & (register_2[6] & !\register_4[5]~43 )))

	.dataa(register_1[6]),
	.datab(register_2[6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\register_4[5]~43 ),
	.combout(\register_4[6]~44_combout ),
	.cout(\register_4[6]~45 ));
// synopsys translate_off
defparam \register_4[6]~44 .lut_mask = 16'h698E;
defparam \register_4[6]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X63_Y11_N13
cycloneii_lcell_ff \register_4[6] (
	.clk(\write~combout ),
	.datain(\register_4[6]~44_combout ),
	.sdata(gnd),
	.aclr(!\rstn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(register_4[6]));

// Location: LCCOMB_X62_Y11_N22
cycloneii_lcell_comb \register_2[7]~feeder (
// Equation(s):
// \register_2[7]~feeder_combout  = \data[7]~7 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data[7]~7 ),
	.cin(gnd),
	.combout(\register_2[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register_2[7]~feeder .lut_mask = 16'hFF00;
defparam \register_2[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X62_Y11_N23
cycloneii_lcell_ff \register_2[7] (
	.clk(\write~combout ),
	.datain(\register_2[7]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rstn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(register_2[7]));

// Location: LCCOMB_X63_Y11_N14
cycloneii_lcell_comb \register_4[7]~46 (
// Equation(s):
// \register_4[7]~46_combout  = (register_1[7] & ((register_2[7] & (\register_4[6]~45  & VCC)) # (!register_2[7] & (!\register_4[6]~45 )))) # (!register_1[7] & ((register_2[7] & (!\register_4[6]~45 )) # (!register_2[7] & ((\register_4[6]~45 ) # (GND)))))
// \register_4[7]~47  = CARRY((register_1[7] & (!register_2[7] & !\register_4[6]~45 )) # (!register_1[7] & ((!\register_4[6]~45 ) # (!register_2[7]))))

	.dataa(register_1[7]),
	.datab(register_2[7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\register_4[6]~45 ),
	.combout(\register_4[7]~46_combout ),
	.cout(\register_4[7]~47 ));
// synopsys translate_off
defparam \register_4[7]~46 .lut_mask = 16'h9617;
defparam \register_4[7]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X63_Y11_N15
cycloneii_lcell_ff \register_4[7] (
	.clk(\write~combout ),
	.datain(\register_4[7]~46_combout ),
	.sdata(gnd),
	.aclr(!\rstn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(register_4[7]));

// Location: LCFF_X64_Y11_N29
cycloneii_lcell_ff \register_1[8] (
	.clk(\write~combout ),
	.datain(gnd),
	.sdata(\data[8]~8 ),
	.aclr(!\rstn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(register_1[8]));

// Location: LCCOMB_X63_Y11_N16
cycloneii_lcell_comb \register_4[8]~48 (
// Equation(s):
// \register_4[8]~48_combout  = ((register_2[8] $ (register_1[8] $ (!\register_4[7]~47 )))) # (GND)
// \register_4[8]~49  = CARRY((register_2[8] & ((register_1[8]) # (!\register_4[7]~47 ))) # (!register_2[8] & (register_1[8] & !\register_4[7]~47 )))

	.dataa(register_2[8]),
	.datab(register_1[8]),
	.datac(vcc),
	.datad(vcc),
	.cin(\register_4[7]~47 ),
	.combout(\register_4[8]~48_combout ),
	.cout(\register_4[8]~49 ));
// synopsys translate_off
defparam \register_4[8]~48 .lut_mask = 16'h698E;
defparam \register_4[8]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X63_Y11_N17
cycloneii_lcell_ff \register_4[8] (
	.clk(\write~combout ),
	.datain(\register_4[8]~48_combout ),
	.sdata(gnd),
	.aclr(!\rstn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(register_4[8]));

// Location: LCFF_X64_Y11_N19
cycloneii_lcell_ff \register_1[9] (
	.clk(\write~combout ),
	.datain(gnd),
	.sdata(\data[9]~9 ),
	.aclr(!\rstn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(register_1[9]));

// Location: LCCOMB_X63_Y11_N18
cycloneii_lcell_comb \register_4[9]~50 (
// Equation(s):
// \register_4[9]~50_combout  = (register_2[9] & ((register_1[9] & (\register_4[8]~49  & VCC)) # (!register_1[9] & (!\register_4[8]~49 )))) # (!register_2[9] & ((register_1[9] & (!\register_4[8]~49 )) # (!register_1[9] & ((\register_4[8]~49 ) # (GND)))))
// \register_4[9]~51  = CARRY((register_2[9] & (!register_1[9] & !\register_4[8]~49 )) # (!register_2[9] & ((!\register_4[8]~49 ) # (!register_1[9]))))

	.dataa(register_2[9]),
	.datab(register_1[9]),
	.datac(vcc),
	.datad(vcc),
	.cin(\register_4[8]~49 ),
	.combout(\register_4[9]~50_combout ),
	.cout(\register_4[9]~51 ));
// synopsys translate_off
defparam \register_4[9]~50 .lut_mask = 16'h9617;
defparam \register_4[9]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X63_Y11_N19
cycloneii_lcell_ff \register_4[9] (
	.clk(\write~combout ),
	.datain(\register_4[9]~50_combout ),
	.sdata(gnd),
	.aclr(!\rstn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(register_4[9]));

// Location: LCFF_X62_Y11_N29
cycloneii_lcell_ff \register_2[10] (
	.clk(\write~combout ),
	.datain(gnd),
	.sdata(\data[10]~10 ),
	.aclr(!\rstn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(register_2[10]));

// Location: LCCOMB_X63_Y11_N20
cycloneii_lcell_comb \register_4[10]~52 (
// Equation(s):
// \register_4[10]~52_combout  = ((register_1[10] $ (register_2[10] $ (!\register_4[9]~51 )))) # (GND)
// \register_4[10]~53  = CARRY((register_1[10] & ((register_2[10]) # (!\register_4[9]~51 ))) # (!register_1[10] & (register_2[10] & !\register_4[9]~51 )))

	.dataa(register_1[10]),
	.datab(register_2[10]),
	.datac(vcc),
	.datad(vcc),
	.cin(\register_4[9]~51 ),
	.combout(\register_4[10]~52_combout ),
	.cout(\register_4[10]~53 ));
// synopsys translate_off
defparam \register_4[10]~52 .lut_mask = 16'h698E;
defparam \register_4[10]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X63_Y11_N21
cycloneii_lcell_ff \register_4[10] (
	.clk(\write~combout ),
	.datain(\register_4[10]~52_combout ),
	.sdata(gnd),
	.aclr(!\rstn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(register_4[10]));

// Location: LCCOMB_X62_Y11_N6
cycloneii_lcell_comb \register_2[11]~feeder (
// Equation(s):
// \register_2[11]~feeder_combout  = \data[11]~11 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data[11]~11 ),
	.cin(gnd),
	.combout(\register_2[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register_2[11]~feeder .lut_mask = 16'hFF00;
defparam \register_2[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X62_Y11_N7
cycloneii_lcell_ff \register_2[11] (
	.clk(\write~combout ),
	.datain(\register_2[11]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rstn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(register_2[11]));

// Location: LCCOMB_X63_Y11_N22
cycloneii_lcell_comb \register_4[11]~54 (
// Equation(s):
// \register_4[11]~54_combout  = (register_1[11] & ((register_2[11] & (\register_4[10]~53  & VCC)) # (!register_2[11] & (!\register_4[10]~53 )))) # (!register_1[11] & ((register_2[11] & (!\register_4[10]~53 )) # (!register_2[11] & ((\register_4[10]~53 ) # 
// (GND)))))
// \register_4[11]~55  = CARRY((register_1[11] & (!register_2[11] & !\register_4[10]~53 )) # (!register_1[11] & ((!\register_4[10]~53 ) # (!register_2[11]))))

	.dataa(register_1[11]),
	.datab(register_2[11]),
	.datac(vcc),
	.datad(vcc),
	.cin(\register_4[10]~53 ),
	.combout(\register_4[11]~54_combout ),
	.cout(\register_4[11]~55 ));
// synopsys translate_off
defparam \register_4[11]~54 .lut_mask = 16'h9617;
defparam \register_4[11]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X63_Y11_N23
cycloneii_lcell_ff \register_4[11] (
	.clk(\write~combout ),
	.datain(\register_4[11]~54_combout ),
	.sdata(gnd),
	.aclr(!\rstn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(register_4[11]));

// Location: LCCOMB_X64_Y11_N10
cycloneii_lcell_comb \register_1[12]~feeder (
// Equation(s):
// \register_1[12]~feeder_combout  = \data[12]~12 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data[12]~12 ),
	.cin(gnd),
	.combout(\register_1[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register_1[12]~feeder .lut_mask = 16'hFF00;
defparam \register_1[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X64_Y11_N11
cycloneii_lcell_ff \register_1[12] (
	.clk(\write~combout ),
	.datain(\register_1[12]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rstn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(register_1[12]));

// Location: LCCOMB_X63_Y11_N24
cycloneii_lcell_comb \register_4[12]~56 (
// Equation(s):
// \register_4[12]~56_combout  = ((register_2[12] $ (register_1[12] $ (!\register_4[11]~55 )))) # (GND)
// \register_4[12]~57  = CARRY((register_2[12] & ((register_1[12]) # (!\register_4[11]~55 ))) # (!register_2[12] & (register_1[12] & !\register_4[11]~55 )))

	.dataa(register_2[12]),
	.datab(register_1[12]),
	.datac(vcc),
	.datad(vcc),
	.cin(\register_4[11]~55 ),
	.combout(\register_4[12]~56_combout ),
	.cout(\register_4[12]~57 ));
// synopsys translate_off
defparam \register_4[12]~56 .lut_mask = 16'h698E;
defparam \register_4[12]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X63_Y11_N25
cycloneii_lcell_ff \register_4[12] (
	.clk(\write~combout ),
	.datain(\register_4[12]~56_combout ),
	.sdata(gnd),
	.aclr(!\rstn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(register_4[12]));

// Location: LCCOMB_X64_Y9_N12
cycloneii_lcell_comb \register_1[13]~feeder (
// Equation(s):
// \register_1[13]~feeder_combout  = \data[13]~13 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data[13]~13 ),
	.cin(gnd),
	.combout(\register_1[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register_1[13]~feeder .lut_mask = 16'hFF00;
defparam \register_1[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X64_Y9_N13
cycloneii_lcell_ff \register_1[13] (
	.clk(\write~combout ),
	.datain(\register_1[13]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rstn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(register_1[13]));

// Location: LCCOMB_X63_Y11_N26
cycloneii_lcell_comb \register_4[13]~58 (
// Equation(s):
// \register_4[13]~58_combout  = (register_2[13] & ((register_1[13] & (\register_4[12]~57  & VCC)) # (!register_1[13] & (!\register_4[12]~57 )))) # (!register_2[13] & ((register_1[13] & (!\register_4[12]~57 )) # (!register_1[13] & ((\register_4[12]~57 ) # 
// (GND)))))
// \register_4[13]~59  = CARRY((register_2[13] & (!register_1[13] & !\register_4[12]~57 )) # (!register_2[13] & ((!\register_4[12]~57 ) # (!register_1[13]))))

	.dataa(register_2[13]),
	.datab(register_1[13]),
	.datac(vcc),
	.datad(vcc),
	.cin(\register_4[12]~57 ),
	.combout(\register_4[13]~58_combout ),
	.cout(\register_4[13]~59 ));
// synopsys translate_off
defparam \register_4[13]~58 .lut_mask = 16'h9617;
defparam \register_4[13]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X63_Y11_N27
cycloneii_lcell_ff \register_4[13] (
	.clk(\write~combout ),
	.datain(\register_4[13]~58_combout ),
	.sdata(gnd),
	.aclr(!\rstn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(register_4[13]));

// Location: LCFF_X64_Y11_N25
cycloneii_lcell_ff \register_1[14] (
	.clk(\write~combout ),
	.datain(gnd),
	.sdata(\data[14]~14 ),
	.aclr(!\rstn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(register_1[14]));

// Location: LCCOMB_X63_Y11_N28
cycloneii_lcell_comb \register_4[14]~60 (
// Equation(s):
// \register_4[14]~60_combout  = ((register_2[14] $ (register_1[14] $ (!\register_4[13]~59 )))) # (GND)
// \register_4[14]~61  = CARRY((register_2[14] & ((register_1[14]) # (!\register_4[13]~59 ))) # (!register_2[14] & (register_1[14] & !\register_4[13]~59 )))

	.dataa(register_2[14]),
	.datab(register_1[14]),
	.datac(vcc),
	.datad(vcc),
	.cin(\register_4[13]~59 ),
	.combout(\register_4[14]~60_combout ),
	.cout(\register_4[14]~61 ));
// synopsys translate_off
defparam \register_4[14]~60 .lut_mask = 16'h698E;
defparam \register_4[14]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X63_Y11_N29
cycloneii_lcell_ff \register_4[14] (
	.clk(\write~combout ),
	.datain(\register_4[14]~60_combout ),
	.sdata(gnd),
	.aclr(!\rstn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(register_4[14]));

// Location: LCCOMB_X64_Y9_N6
cycloneii_lcell_comb \register_1[15]~feeder (
// Equation(s):
// \register_1[15]~feeder_combout  = \data[15]~15 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data[15]~15 ),
	.cin(gnd),
	.combout(\register_1[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register_1[15]~feeder .lut_mask = 16'hFF00;
defparam \register_1[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X64_Y9_N7
cycloneii_lcell_ff \register_1[15] (
	.clk(\write~combout ),
	.datain(\register_1[15]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rstn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(register_1[15]));

// Location: LCCOMB_X63_Y11_N30
cycloneii_lcell_comb \register_4[15]~62 (
// Equation(s):
// \register_4[15]~62_combout  = (register_2[15] & ((register_1[15] & (\register_4[14]~61  & VCC)) # (!register_1[15] & (!\register_4[14]~61 )))) # (!register_2[15] & ((register_1[15] & (!\register_4[14]~61 )) # (!register_1[15] & ((\register_4[14]~61 ) # 
// (GND)))))
// \register_4[15]~63  = CARRY((register_2[15] & (!register_1[15] & !\register_4[14]~61 )) # (!register_2[15] & ((!\register_4[14]~61 ) # (!register_1[15]))))

	.dataa(register_2[15]),
	.datab(register_1[15]),
	.datac(vcc),
	.datad(vcc),
	.cin(\register_4[14]~61 ),
	.combout(\register_4[15]~62_combout ),
	.cout(\register_4[15]~63 ));
// synopsys translate_off
defparam \register_4[15]~62 .lut_mask = 16'h9617;
defparam \register_4[15]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X63_Y11_N31
cycloneii_lcell_ff \register_4[15] (
	.clk(\write~combout ),
	.datain(\register_4[15]~62_combout ),
	.sdata(gnd),
	.aclr(!\rstn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(register_4[15]));

// Location: LCCOMB_X64_Y8_N2
cycloneii_lcell_comb \register_2[16]~feeder (
// Equation(s):
// \register_2[16]~feeder_combout  = \data[16]~16 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data[16]~16 ),
	.cin(gnd),
	.combout(\register_2[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register_2[16]~feeder .lut_mask = 16'hFF00;
defparam \register_2[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X64_Y8_N3
cycloneii_lcell_ff \register_2[16] (
	.clk(\write~combout ),
	.datain(\register_2[16]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rstn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(register_2[16]));

// Location: LCCOMB_X63_Y10_N0
cycloneii_lcell_comb \register_4[16]~64 (
// Equation(s):
// \register_4[16]~64_combout  = ((register_1[16] $ (register_2[16] $ (!\register_4[15]~63 )))) # (GND)
// \register_4[16]~65  = CARRY((register_1[16] & ((register_2[16]) # (!\register_4[15]~63 ))) # (!register_1[16] & (register_2[16] & !\register_4[15]~63 )))

	.dataa(register_1[16]),
	.datab(register_2[16]),
	.datac(vcc),
	.datad(vcc),
	.cin(\register_4[15]~63 ),
	.combout(\register_4[16]~64_combout ),
	.cout(\register_4[16]~65 ));
// synopsys translate_off
defparam \register_4[16]~64 .lut_mask = 16'h698E;
defparam \register_4[16]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X63_Y10_N1
cycloneii_lcell_ff \register_4[16] (
	.clk(\write~combout ),
	.datain(\register_4[16]~64_combout ),
	.sdata(gnd),
	.aclr(!\rstn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(register_4[16]));

// Location: LCCOMB_X64_Y10_N30
cycloneii_lcell_comb \register_1[17]~feeder (
// Equation(s):
// \register_1[17]~feeder_combout  = \data[17]~17 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data[17]~17 ),
	.cin(gnd),
	.combout(\register_1[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register_1[17]~feeder .lut_mask = 16'hFF00;
defparam \register_1[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X64_Y10_N31
cycloneii_lcell_ff \register_1[17] (
	.clk(\write~combout ),
	.datain(\register_1[17]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rstn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(register_1[17]));

// Location: LCCOMB_X63_Y10_N2
cycloneii_lcell_comb \register_4[17]~66 (
// Equation(s):
// \register_4[17]~66_combout  = (register_2[17] & ((register_1[17] & (\register_4[16]~65  & VCC)) # (!register_1[17] & (!\register_4[16]~65 )))) # (!register_2[17] & ((register_1[17] & (!\register_4[16]~65 )) # (!register_1[17] & ((\register_4[16]~65 ) # 
// (GND)))))
// \register_4[17]~67  = CARRY((register_2[17] & (!register_1[17] & !\register_4[16]~65 )) # (!register_2[17] & ((!\register_4[16]~65 ) # (!register_1[17]))))

	.dataa(register_2[17]),
	.datab(register_1[17]),
	.datac(vcc),
	.datad(vcc),
	.cin(\register_4[16]~65 ),
	.combout(\register_4[17]~66_combout ),
	.cout(\register_4[17]~67 ));
// synopsys translate_off
defparam \register_4[17]~66 .lut_mask = 16'h9617;
defparam \register_4[17]~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X63_Y10_N3
cycloneii_lcell_ff \register_4[17] (
	.clk(\write~combout ),
	.datain(\register_4[17]~66_combout ),
	.sdata(gnd),
	.aclr(!\rstn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(register_4[17]));

// Location: LCCOMB_X64_Y10_N24
cycloneii_lcell_comb \register_1[18]~feeder (
// Equation(s):
// \register_1[18]~feeder_combout  = \data[18]~18 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data[18]~18 ),
	.cin(gnd),
	.combout(\register_1[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register_1[18]~feeder .lut_mask = 16'hFF00;
defparam \register_1[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X64_Y10_N25
cycloneii_lcell_ff \register_1[18] (
	.clk(\write~combout ),
	.datain(\register_1[18]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rstn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(register_1[18]));

// Location: LCCOMB_X63_Y10_N4
cycloneii_lcell_comb \register_4[18]~68 (
// Equation(s):
// \register_4[18]~68_combout  = ((register_2[18] $ (register_1[18] $ (!\register_4[17]~67 )))) # (GND)
// \register_4[18]~69  = CARRY((register_2[18] & ((register_1[18]) # (!\register_4[17]~67 ))) # (!register_2[18] & (register_1[18] & !\register_4[17]~67 )))

	.dataa(register_2[18]),
	.datab(register_1[18]),
	.datac(vcc),
	.datad(vcc),
	.cin(\register_4[17]~67 ),
	.combout(\register_4[18]~68_combout ),
	.cout(\register_4[18]~69 ));
// synopsys translate_off
defparam \register_4[18]~68 .lut_mask = 16'h698E;
defparam \register_4[18]~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X63_Y10_N5
cycloneii_lcell_ff \register_4[18] (
	.clk(\write~combout ),
	.datain(\register_4[18]~68_combout ),
	.sdata(gnd),
	.aclr(!\rstn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(register_4[18]));

// Location: LCFF_X64_Y10_N15
cycloneii_lcell_ff \register_1[19] (
	.clk(\write~combout ),
	.datain(gnd),
	.sdata(\data[19]~19 ),
	.aclr(!\rstn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(register_1[19]));

// Location: LCCOMB_X63_Y10_N6
cycloneii_lcell_comb \register_4[19]~70 (
// Equation(s):
// \register_4[19]~70_combout  = (register_2[19] & ((register_1[19] & (\register_4[18]~69  & VCC)) # (!register_1[19] & (!\register_4[18]~69 )))) # (!register_2[19] & ((register_1[19] & (!\register_4[18]~69 )) # (!register_1[19] & ((\register_4[18]~69 ) # 
// (GND)))))
// \register_4[19]~71  = CARRY((register_2[19] & (!register_1[19] & !\register_4[18]~69 )) # (!register_2[19] & ((!\register_4[18]~69 ) # (!register_1[19]))))

	.dataa(register_2[19]),
	.datab(register_1[19]),
	.datac(vcc),
	.datad(vcc),
	.cin(\register_4[18]~69 ),
	.combout(\register_4[19]~70_combout ),
	.cout(\register_4[19]~71 ));
// synopsys translate_off
defparam \register_4[19]~70 .lut_mask = 16'h9617;
defparam \register_4[19]~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X63_Y10_N7
cycloneii_lcell_ff \register_4[19] (
	.clk(\write~combout ),
	.datain(\register_4[19]~70_combout ),
	.sdata(gnd),
	.aclr(!\rstn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(register_4[19]));

// Location: LCCOMB_X63_Y9_N14
cycloneii_lcell_comb \register_2[20]~feeder (
// Equation(s):
// \register_2[20]~feeder_combout  = \data[20]~20 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data[20]~20 ),
	.cin(gnd),
	.combout(\register_2[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register_2[20]~feeder .lut_mask = 16'hFF00;
defparam \register_2[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X63_Y9_N15
cycloneii_lcell_ff \register_2[20] (
	.clk(\write~combout ),
	.datain(\register_2[20]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rstn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(register_2[20]));

// Location: LCCOMB_X63_Y10_N8
cycloneii_lcell_comb \register_4[20]~72 (
// Equation(s):
// \register_4[20]~72_combout  = ((register_1[20] $ (register_2[20] $ (!\register_4[19]~71 )))) # (GND)
// \register_4[20]~73  = CARRY((register_1[20] & ((register_2[20]) # (!\register_4[19]~71 ))) # (!register_1[20] & (register_2[20] & !\register_4[19]~71 )))

	.dataa(register_1[20]),
	.datab(register_2[20]),
	.datac(vcc),
	.datad(vcc),
	.cin(\register_4[19]~71 ),
	.combout(\register_4[20]~72_combout ),
	.cout(\register_4[20]~73 ));
// synopsys translate_off
defparam \register_4[20]~72 .lut_mask = 16'h698E;
defparam \register_4[20]~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X63_Y10_N9
cycloneii_lcell_ff \register_4[20] (
	.clk(\write~combout ),
	.datain(\register_4[20]~72_combout ),
	.sdata(gnd),
	.aclr(!\rstn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(register_4[20]));

// Location: LCFF_X64_Y9_N29
cycloneii_lcell_ff \register_1[21] (
	.clk(\write~combout ),
	.datain(gnd),
	.sdata(\data[21]~21 ),
	.aclr(!\rstn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(register_1[21]));

// Location: LCCOMB_X63_Y10_N10
cycloneii_lcell_comb \register_4[21]~74 (
// Equation(s):
// \register_4[21]~74_combout  = (register_2[21] & ((register_1[21] & (\register_4[20]~73  & VCC)) # (!register_1[21] & (!\register_4[20]~73 )))) # (!register_2[21] & ((register_1[21] & (!\register_4[20]~73 )) # (!register_1[21] & ((\register_4[20]~73 ) # 
// (GND)))))
// \register_4[21]~75  = CARRY((register_2[21] & (!register_1[21] & !\register_4[20]~73 )) # (!register_2[21] & ((!\register_4[20]~73 ) # (!register_1[21]))))

	.dataa(register_2[21]),
	.datab(register_1[21]),
	.datac(vcc),
	.datad(vcc),
	.cin(\register_4[20]~73 ),
	.combout(\register_4[21]~74_combout ),
	.cout(\register_4[21]~75 ));
// synopsys translate_off
defparam \register_4[21]~74 .lut_mask = 16'h9617;
defparam \register_4[21]~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X63_Y10_N11
cycloneii_lcell_ff \register_4[21] (
	.clk(\write~combout ),
	.datain(\register_4[21]~74_combout ),
	.sdata(gnd),
	.aclr(!\rstn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(register_4[21]));

// Location: LCCOMB_X63_Y9_N2
cycloneii_lcell_comb \register_2[22]~feeder (
// Equation(s):
// \register_2[22]~feeder_combout  = \data[22]~22 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data[22]~22 ),
	.cin(gnd),
	.combout(\register_2[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register_2[22]~feeder .lut_mask = 16'hFF00;
defparam \register_2[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X63_Y9_N3
cycloneii_lcell_ff \register_2[22] (
	.clk(\write~combout ),
	.datain(\register_2[22]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rstn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(register_2[22]));

// Location: LCCOMB_X63_Y10_N12
cycloneii_lcell_comb \register_4[22]~76 (
// Equation(s):
// \register_4[22]~76_combout  = ((register_1[22] $ (register_2[22] $ (!\register_4[21]~75 )))) # (GND)
// \register_4[22]~77  = CARRY((register_1[22] & ((register_2[22]) # (!\register_4[21]~75 ))) # (!register_1[22] & (register_2[22] & !\register_4[21]~75 )))

	.dataa(register_1[22]),
	.datab(register_2[22]),
	.datac(vcc),
	.datad(vcc),
	.cin(\register_4[21]~75 ),
	.combout(\register_4[22]~76_combout ),
	.cout(\register_4[22]~77 ));
// synopsys translate_off
defparam \register_4[22]~76 .lut_mask = 16'h698E;
defparam \register_4[22]~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X63_Y10_N13
cycloneii_lcell_ff \register_4[22] (
	.clk(\write~combout ),
	.datain(\register_4[22]~76_combout ),
	.sdata(gnd),
	.aclr(!\rstn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(register_4[22]));

// Location: LCCOMB_X64_Y9_N10
cycloneii_lcell_comb \register_1[23]~feeder (
// Equation(s):
// \register_1[23]~feeder_combout  = \data[23]~23 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data[23]~23 ),
	.cin(gnd),
	.combout(\register_1[23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register_1[23]~feeder .lut_mask = 16'hFF00;
defparam \register_1[23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X64_Y9_N11
cycloneii_lcell_ff \register_1[23] (
	.clk(\write~combout ),
	.datain(\register_1[23]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rstn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(register_1[23]));

// Location: LCCOMB_X63_Y10_N14
cycloneii_lcell_comb \register_4[23]~78 (
// Equation(s):
// \register_4[23]~78_combout  = (register_2[23] & ((register_1[23] & (\register_4[22]~77  & VCC)) # (!register_1[23] & (!\register_4[22]~77 )))) # (!register_2[23] & ((register_1[23] & (!\register_4[22]~77 )) # (!register_1[23] & ((\register_4[22]~77 ) # 
// (GND)))))
// \register_4[23]~79  = CARRY((register_2[23] & (!register_1[23] & !\register_4[22]~77 )) # (!register_2[23] & ((!\register_4[22]~77 ) # (!register_1[23]))))

	.dataa(register_2[23]),
	.datab(register_1[23]),
	.datac(vcc),
	.datad(vcc),
	.cin(\register_4[22]~77 ),
	.combout(\register_4[23]~78_combout ),
	.cout(\register_4[23]~79 ));
// synopsys translate_off
defparam \register_4[23]~78 .lut_mask = 16'h9617;
defparam \register_4[23]~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X63_Y10_N15
cycloneii_lcell_ff \register_4[23] (
	.clk(\write~combout ),
	.datain(\register_4[23]~78_combout ),
	.sdata(gnd),
	.aclr(!\rstn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(register_4[23]));

// Location: LCCOMB_X63_Y9_N6
cycloneii_lcell_comb \register_2[24]~feeder (
// Equation(s):
// \register_2[24]~feeder_combout  = \data[24]~24 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data[24]~24 ),
	.cin(gnd),
	.combout(\register_2[24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register_2[24]~feeder .lut_mask = 16'hFF00;
defparam \register_2[24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X63_Y9_N7
cycloneii_lcell_ff \register_2[24] (
	.clk(\write~combout ),
	.datain(\register_2[24]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rstn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(register_2[24]));

// Location: LCCOMB_X63_Y10_N16
cycloneii_lcell_comb \register_4[24]~80 (
// Equation(s):
// \register_4[24]~80_combout  = ((register_1[24] $ (register_2[24] $ (!\register_4[23]~79 )))) # (GND)
// \register_4[24]~81  = CARRY((register_1[24] & ((register_2[24]) # (!\register_4[23]~79 ))) # (!register_1[24] & (register_2[24] & !\register_4[23]~79 )))

	.dataa(register_1[24]),
	.datab(register_2[24]),
	.datac(vcc),
	.datad(vcc),
	.cin(\register_4[23]~79 ),
	.combout(\register_4[24]~80_combout ),
	.cout(\register_4[24]~81 ));
// synopsys translate_off
defparam \register_4[24]~80 .lut_mask = 16'h698E;
defparam \register_4[24]~80 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X63_Y10_N17
cycloneii_lcell_ff \register_4[24] (
	.clk(\write~combout ),
	.datain(\register_4[24]~80_combout ),
	.sdata(gnd),
	.aclr(!\rstn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(register_4[24]));

// Location: LCFF_X63_Y9_N1
cycloneii_lcell_ff \register_2[25] (
	.clk(\write~combout ),
	.datain(gnd),
	.sdata(\data[25]~25 ),
	.aclr(!\rstn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(register_2[25]));

// Location: LCCOMB_X63_Y10_N18
cycloneii_lcell_comb \register_4[25]~82 (
// Equation(s):
// \register_4[25]~82_combout  = (register_1[25] & ((register_2[25] & (\register_4[24]~81  & VCC)) # (!register_2[25] & (!\register_4[24]~81 )))) # (!register_1[25] & ((register_2[25] & (!\register_4[24]~81 )) # (!register_2[25] & ((\register_4[24]~81 ) # 
// (GND)))))
// \register_4[25]~83  = CARRY((register_1[25] & (!register_2[25] & !\register_4[24]~81 )) # (!register_1[25] & ((!\register_4[24]~81 ) # (!register_2[25]))))

	.dataa(register_1[25]),
	.datab(register_2[25]),
	.datac(vcc),
	.datad(vcc),
	.cin(\register_4[24]~81 ),
	.combout(\register_4[25]~82_combout ),
	.cout(\register_4[25]~83 ));
// synopsys translate_off
defparam \register_4[25]~82 .lut_mask = 16'h9617;
defparam \register_4[25]~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X63_Y10_N19
cycloneii_lcell_ff \register_4[25] (
	.clk(\write~combout ),
	.datain(\register_4[25]~82_combout ),
	.sdata(gnd),
	.aclr(!\rstn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(register_4[25]));

// Location: LCFF_X63_Y9_N27
cycloneii_lcell_ff \register_2[26] (
	.clk(\write~combout ),
	.datain(gnd),
	.sdata(\data[26]~26 ),
	.aclr(!\rstn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(register_2[26]));

// Location: LCCOMB_X63_Y10_N20
cycloneii_lcell_comb \register_4[26]~84 (
// Equation(s):
// \register_4[26]~84_combout  = ((register_1[26] $ (register_2[26] $ (!\register_4[25]~83 )))) # (GND)
// \register_4[26]~85  = CARRY((register_1[26] & ((register_2[26]) # (!\register_4[25]~83 ))) # (!register_1[26] & (register_2[26] & !\register_4[25]~83 )))

	.dataa(register_1[26]),
	.datab(register_2[26]),
	.datac(vcc),
	.datad(vcc),
	.cin(\register_4[25]~83 ),
	.combout(\register_4[26]~84_combout ),
	.cout(\register_4[26]~85 ));
// synopsys translate_off
defparam \register_4[26]~84 .lut_mask = 16'h698E;
defparam \register_4[26]~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X63_Y10_N21
cycloneii_lcell_ff \register_4[26] (
	.clk(\write~combout ),
	.datain(\register_4[26]~84_combout ),
	.sdata(gnd),
	.aclr(!\rstn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(register_4[26]));

// Location: LCFF_X63_Y9_N5
cycloneii_lcell_ff \register_2[27] (
	.clk(\write~combout ),
	.datain(gnd),
	.sdata(\data[27]~27 ),
	.aclr(!\rstn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(register_2[27]));

// Location: LCCOMB_X63_Y10_N22
cycloneii_lcell_comb \register_4[27]~86 (
// Equation(s):
// \register_4[27]~86_combout  = (register_1[27] & ((register_2[27] & (\register_4[26]~85  & VCC)) # (!register_2[27] & (!\register_4[26]~85 )))) # (!register_1[27] & ((register_2[27] & (!\register_4[26]~85 )) # (!register_2[27] & ((\register_4[26]~85 ) # 
// (GND)))))
// \register_4[27]~87  = CARRY((register_1[27] & (!register_2[27] & !\register_4[26]~85 )) # (!register_1[27] & ((!\register_4[26]~85 ) # (!register_2[27]))))

	.dataa(register_1[27]),
	.datab(register_2[27]),
	.datac(vcc),
	.datad(vcc),
	.cin(\register_4[26]~85 ),
	.combout(\register_4[27]~86_combout ),
	.cout(\register_4[27]~87 ));
// synopsys translate_off
defparam \register_4[27]~86 .lut_mask = 16'h9617;
defparam \register_4[27]~86 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X63_Y10_N23
cycloneii_lcell_ff \register_4[27] (
	.clk(\write~combout ),
	.datain(\register_4[27]~86_combout ),
	.sdata(gnd),
	.aclr(!\rstn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(register_4[27]));

// Location: LCFF_X64_Y9_N19
cycloneii_lcell_ff \register_1[28] (
	.clk(\write~combout ),
	.datain(gnd),
	.sdata(\data[28]~28 ),
	.aclr(!\rstn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(register_1[28]));

// Location: LCCOMB_X63_Y10_N24
cycloneii_lcell_comb \register_4[28]~88 (
// Equation(s):
// \register_4[28]~88_combout  = ((register_2[28] $ (register_1[28] $ (!\register_4[27]~87 )))) # (GND)
// \register_4[28]~89  = CARRY((register_2[28] & ((register_1[28]) # (!\register_4[27]~87 ))) # (!register_2[28] & (register_1[28] & !\register_4[27]~87 )))

	.dataa(register_2[28]),
	.datab(register_1[28]),
	.datac(vcc),
	.datad(vcc),
	.cin(\register_4[27]~87 ),
	.combout(\register_4[28]~88_combout ),
	.cout(\register_4[28]~89 ));
// synopsys translate_off
defparam \register_4[28]~88 .lut_mask = 16'h698E;
defparam \register_4[28]~88 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X63_Y10_N25
cycloneii_lcell_ff \register_4[28] (
	.clk(\write~combout ),
	.datain(\register_4[28]~88_combout ),
	.sdata(gnd),
	.aclr(!\rstn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(register_4[28]));

// Location: LCCOMB_X64_Y9_N24
cycloneii_lcell_comb \register_1[29]~feeder (
// Equation(s):
// \register_1[29]~feeder_combout  = \data[29]~29 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data[29]~29 ),
	.cin(gnd),
	.combout(\register_1[29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register_1[29]~feeder .lut_mask = 16'hFF00;
defparam \register_1[29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X64_Y9_N25
cycloneii_lcell_ff \register_1[29] (
	.clk(\write~combout ),
	.datain(\register_1[29]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rstn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(register_1[29]));

// Location: LCCOMB_X63_Y10_N26
cycloneii_lcell_comb \register_4[29]~90 (
// Equation(s):
// \register_4[29]~90_combout  = (register_2[29] & ((register_1[29] & (\register_4[28]~89  & VCC)) # (!register_1[29] & (!\register_4[28]~89 )))) # (!register_2[29] & ((register_1[29] & (!\register_4[28]~89 )) # (!register_1[29] & ((\register_4[28]~89 ) # 
// (GND)))))
// \register_4[29]~91  = CARRY((register_2[29] & (!register_1[29] & !\register_4[28]~89 )) # (!register_2[29] & ((!\register_4[28]~89 ) # (!register_1[29]))))

	.dataa(register_2[29]),
	.datab(register_1[29]),
	.datac(vcc),
	.datad(vcc),
	.cin(\register_4[28]~89 ),
	.combout(\register_4[29]~90_combout ),
	.cout(\register_4[29]~91 ));
// synopsys translate_off
defparam \register_4[29]~90 .lut_mask = 16'h9617;
defparam \register_4[29]~90 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X63_Y10_N27
cycloneii_lcell_ff \register_4[29] (
	.clk(\write~combout ),
	.datain(\register_4[29]~90_combout ),
	.sdata(gnd),
	.aclr(!\rstn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(register_4[29]));

// Location: LCCOMB_X63_Y9_N30
cycloneii_lcell_comb \register_2[30]~feeder (
// Equation(s):
// \register_2[30]~feeder_combout  = \data[30]~30 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data[30]~30 ),
	.cin(gnd),
	.combout(\register_2[30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register_2[30]~feeder .lut_mask = 16'hFF00;
defparam \register_2[30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X63_Y9_N31
cycloneii_lcell_ff \register_2[30] (
	.clk(\write~combout ),
	.datain(\register_2[30]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rstn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(register_2[30]));

// Location: LCCOMB_X63_Y10_N28
cycloneii_lcell_comb \register_4[30]~92 (
// Equation(s):
// \register_4[30]~92_combout  = ((register_1[30] $ (register_2[30] $ (!\register_4[29]~91 )))) # (GND)
// \register_4[30]~93  = CARRY((register_1[30] & ((register_2[30]) # (!\register_4[29]~91 ))) # (!register_1[30] & (register_2[30] & !\register_4[29]~91 )))

	.dataa(register_1[30]),
	.datab(register_2[30]),
	.datac(vcc),
	.datad(vcc),
	.cin(\register_4[29]~91 ),
	.combout(\register_4[30]~92_combout ),
	.cout(\register_4[30]~93 ));
// synopsys translate_off
defparam \register_4[30]~92 .lut_mask = 16'h698E;
defparam \register_4[30]~92 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X63_Y10_N29
cycloneii_lcell_ff \register_4[30] (
	.clk(\write~combout ),
	.datain(\register_4[30]~92_combout ),
	.sdata(gnd),
	.aclr(!\rstn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(register_4[30]));

// Location: LCFF_X64_Y9_N21
cycloneii_lcell_ff \register_1[31] (
	.clk(\write~combout ),
	.datain(gnd),
	.sdata(\data[31]~31 ),
	.aclr(!\rstn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(register_1[31]));

// Location: LCFF_X63_Y9_N25
cycloneii_lcell_ff \register_2[31] (
	.clk(\write~combout ),
	.datain(gnd),
	.sdata(\data[31]~31 ),
	.aclr(!\rstn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(register_2[31]));

// Location: LCCOMB_X63_Y10_N30
cycloneii_lcell_comb \register_4[31]~94 (
// Equation(s):
// \register_4[31]~94_combout  = register_1[31] $ (\register_4[30]~93  $ (register_2[31]))

	.dataa(vcc),
	.datab(register_1[31]),
	.datac(vcc),
	.datad(register_2[31]),
	.cin(\register_4[30]~93 ),
	.combout(\register_4[31]~94_combout ),
	.cout());
// synopsys translate_off
defparam \register_4[31]~94 .lut_mask = 16'hC33C;
defparam \register_4[31]~94 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X63_Y10_N31
cycloneii_lcell_ff \register_4[31] (
	.clk(\write~combout ),
	.datain(\register_4[31]~94_combout ),
	.sdata(gnd),
	.aclr(!\rstn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(register_4[31]));

// Location: LCFF_X64_Y9_N5
cycloneii_lcell_ff \register_1[25] (
	.clk(\write~combout ),
	.datain(gnd),
	.sdata(\data[25]~25 ),
	.aclr(!\rstn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(register_1[25]));

// Location: LCFF_X64_Y9_N27
cycloneii_lcell_ff \register_1[26] (
	.clk(\write~combout ),
	.datain(gnd),
	.sdata(\data[26]~26 ),
	.aclr(!\rstn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(register_1[26]));

// Location: LCFF_X64_Y9_N17
cycloneii_lcell_ff \register_1[27] (
	.clk(\write~combout ),
	.datain(gnd),
	.sdata(\data[27]~27 ),
	.aclr(!\rstn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(register_1[27]));

// Location: LCCOMB_X64_Y9_N26
cycloneii_lcell_comb \Equal0~1 (
// Equation(s):
// \Equal0~1_combout  = (register_1[24] & (register_1[25] & (!register_1[26] & !register_1[27])))

	.dataa(register_1[24]),
	.datab(register_1[25]),
	.datac(register_1[26]),
	.datad(register_1[27]),
	.cin(gnd),
	.combout(\Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~1 .lut_mask = 16'h0008;
defparam \Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X64_Y9_N3
cycloneii_lcell_ff \register_1[30] (
	.clk(\write~combout ),
	.datain(gnd),
	.sdata(\data[30]~30 ),
	.aclr(!\rstn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(register_1[30]));

// Location: LCCOMB_X64_Y9_N20
cycloneii_lcell_comb \Equal0~0 (
// Equation(s):
// \Equal0~0_combout  = (!register_1[29] & (!register_1[30] & (!register_1[31] & !register_1[28])))

	.dataa(register_1[29]),
	.datab(register_1[30]),
	.datac(register_1[31]),
	.datad(register_1[28]),
	.cin(gnd),
	.combout(\Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~0 .lut_mask = 16'h0001;
defparam \Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X64_Y10_N1
cycloneii_lcell_ff \register_1[16] (
	.clk(\write~combout ),
	.datain(gnd),
	.sdata(\data[16]~16 ),
	.aclr(!\rstn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(register_1[16]));

// Location: LCCOMB_X64_Y10_N12
cycloneii_lcell_comb \Equal0~3 (
// Equation(s):
// \Equal0~3_combout  = (!register_1[18] & (!register_1[17] & (!register_1[19] & register_1[16])))

	.dataa(register_1[18]),
	.datab(register_1[17]),
	.datac(register_1[19]),
	.datad(register_1[16]),
	.cin(gnd),
	.combout(\Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~3 .lut_mask = 16'h0100;
defparam \Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y10_N26
cycloneii_lcell_comb \Equal0~4 (
// Equation(s):
// \Equal0~4_combout  = (\Equal0~2_combout  & (\Equal0~1_combout  & (\Equal0~0_combout  & \Equal0~3_combout )))

	.dataa(\Equal0~2_combout ),
	.datab(\Equal0~1_combout ),
	.datac(\Equal0~0_combout ),
	.datad(\Equal0~3_combout ),
	.cin(gnd),
	.combout(\Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~4 .lut_mask = 16'h8000;
defparam \Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y11_N26
cycloneii_lcell_comb \register_1[10]~feeder (
// Equation(s):
// \register_1[10]~feeder_combout  = \data[10]~10 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data[10]~10 ),
	.cin(gnd),
	.combout(\register_1[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register_1[10]~feeder .lut_mask = 16'hFF00;
defparam \register_1[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X64_Y11_N27
cycloneii_lcell_ff \register_1[10] (
	.clk(\write~combout ),
	.datain(\register_1[10]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rstn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(register_1[10]));

// Location: LCCOMB_X64_Y11_N20
cycloneii_lcell_comb \register_1[11]~feeder (
// Equation(s):
// \register_1[11]~feeder_combout  = \data[11]~11 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data[11]~11 ),
	.cin(gnd),
	.combout(\register_1[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register_1[11]~feeder .lut_mask = 16'hFF00;
defparam \register_1[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X64_Y11_N21
cycloneii_lcell_ff \register_1[11] (
	.clk(\write~combout ),
	.datain(\register_1[11]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rstn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(register_1[11]));

// Location: LCCOMB_X64_Y11_N8
cycloneii_lcell_comb \Equal0~6 (
// Equation(s):
// \Equal0~6_combout  = (!register_1[10] & register_1[11])

	.dataa(vcc),
	.datab(register_1[10]),
	.datac(vcc),
	.datad(register_1[11]),
	.cin(gnd),
	.combout(\Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~6 .lut_mask = 16'h3300;
defparam \Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y11_N28
cycloneii_lcell_comb \Equal0~7 (
// Equation(s):
// \Equal0~7_combout  = (\Equal0~5_combout  & (\Equal0~6_combout  & (!register_1[8] & !register_1[9])))

	.dataa(\Equal0~5_combout ),
	.datab(\Equal0~6_combout ),
	.datac(register_1[8]),
	.datad(register_1[9]),
	.cin(gnd),
	.combout(\Equal0~7_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~7 .lut_mask = 16'h0008;
defparam \Equal0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y11_N2
cycloneii_lcell_comb \register_1[2]~feeder (
// Equation(s):
// \register_1[2]~feeder_combout  = \data[2]~2 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data[2]~2 ),
	.cin(gnd),
	.combout(\register_1[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register_1[2]~feeder .lut_mask = 16'hFF00;
defparam \register_1[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X64_Y11_N3
cycloneii_lcell_ff \register_1[2] (
	.clk(\write~combout ),
	.datain(\register_1[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rstn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(register_1[2]));

// Location: LCFF_X64_Y11_N17
cycloneii_lcell_ff \register_1[0] (
	.clk(\write~combout ),
	.datain(gnd),
	.sdata(\data[0]~0 ),
	.aclr(!\rstn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(register_1[0]));

// Location: LCFF_X64_Y11_N31
cycloneii_lcell_ff \register_1[1] (
	.clk(\write~combout ),
	.datain(gnd),
	.sdata(\data[1]~1 ),
	.aclr(!\rstn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(register_1[1]));

// Location: LCCOMB_X64_Y11_N16
cycloneii_lcell_comb \Equal0~9 (
// Equation(s):
// \Equal0~9_combout  = (!register_1[3] & (register_1[2] & (!register_1[0] & !register_1[1])))

	.dataa(register_1[3]),
	.datab(register_1[2]),
	.datac(register_1[0]),
	.datad(register_1[1]),
	.cin(gnd),
	.combout(\Equal0~9_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~9 .lut_mask = 16'h0004;
defparam \Equal0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y11_N4
cycloneii_lcell_comb \register_1[6]~feeder (
// Equation(s):
// \register_1[6]~feeder_combout  = \data[6]~6 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data[6]~6 ),
	.cin(gnd),
	.combout(\register_1[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register_1[6]~feeder .lut_mask = 16'hFF00;
defparam \register_1[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X64_Y11_N5
cycloneii_lcell_ff \register_1[6] (
	.clk(\write~combout ),
	.datain(\register_1[6]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rstn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(register_1[6]));

// Location: LCFF_X64_Y11_N7
cycloneii_lcell_ff \register_1[7] (
	.clk(\write~combout ),
	.datain(gnd),
	.sdata(\data[7]~7 ),
	.aclr(!\rstn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(register_1[7]));

// Location: LCCOMB_X64_Y11_N0
cycloneii_lcell_comb \Equal0~8 (
// Equation(s):
// \Equal0~8_combout  = (!register_1[5] & (register_1[6] & (!register_1[4] & register_1[7])))

	.dataa(register_1[5]),
	.datab(register_1[6]),
	.datac(register_1[4]),
	.datad(register_1[7]),
	.cin(gnd),
	.combout(\Equal0~8_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~8 .lut_mask = 16'h0400;
defparam \Equal0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y11_N22
cycloneii_lcell_comb \Equal0~10 (
// Equation(s):
// \Equal0~10_combout  = (\Equal0~4_combout  & (\Equal0~7_combout  & (\Equal0~9_combout  & \Equal0~8_combout )))

	.dataa(\Equal0~4_combout ),
	.datab(\Equal0~7_combout ),
	.datac(\Equal0~9_combout ),
	.datad(\Equal0~8_combout ),
	.cin(gnd),
	.combout(\Equal0~10_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~10 .lut_mask = 16'h8000;
defparam \Equal0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y11_N16
cycloneii_lcell_comb \Equal1~9 (
// Equation(s):
// \Equal1~9_combout  = (!register_2[3] & (!register_2[2] & (register_2[0] & !register_2[1])))

	.dataa(register_2[3]),
	.datab(register_2[2]),
	.datac(register_2[0]),
	.datad(register_2[1]),
	.cin(gnd),
	.combout(\Equal1~9_combout ),
	.cout());
// synopsys translate_off
defparam \Equal1~9 .lut_mask = 16'h0010;
defparam \Equal1~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y11_N8
cycloneii_lcell_comb \register_2[9]~feeder (
// Equation(s):
// \register_2[9]~feeder_combout  = \data[9]~9 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data[9]~9 ),
	.cin(gnd),
	.combout(\register_2[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register_2[9]~feeder .lut_mask = 16'hFF00;
defparam \register_2[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X62_Y11_N9
cycloneii_lcell_ff \register_2[9] (
	.clk(\write~combout ),
	.datain(\register_2[9]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rstn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(register_2[9]));

// Location: LCFF_X62_Y11_N15
cycloneii_lcell_ff \register_2[8] (
	.clk(\write~combout ),
	.datain(gnd),
	.sdata(\data[8]~8 ),
	.aclr(!\rstn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(register_2[8]));

// Location: LCCOMB_X62_Y11_N26
cycloneii_lcell_comb \Equal1~6 (
// Equation(s):
// \Equal1~6_combout  = (!register_2[10] & !register_2[11])

	.dataa(vcc),
	.datab(register_2[10]),
	.datac(vcc),
	.datad(register_2[11]),
	.cin(gnd),
	.combout(\Equal1~6_combout ),
	.cout());
// synopsys translate_off
defparam \Equal1~6 .lut_mask = 16'h0033;
defparam \Equal1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y11_N14
cycloneii_lcell_comb \Equal1~7 (
// Equation(s):
// \Equal1~7_combout  = (\Equal1~5_combout  & (!register_2[9] & (!register_2[8] & \Equal1~6_combout )))

	.dataa(\Equal1~5_combout ),
	.datab(register_2[9]),
	.datac(register_2[8]),
	.datad(\Equal1~6_combout ),
	.cin(gnd),
	.combout(\Equal1~7_combout ),
	.cout());
// synopsys translate_off
defparam \Equal1~7 .lut_mask = 16'h0200;
defparam \Equal1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y11_N10
cycloneii_lcell_comb \register_2[5]~feeder (
// Equation(s):
// \register_2[5]~feeder_combout  = \data[5]~5 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data[5]~5 ),
	.cin(gnd),
	.combout(\register_2[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register_2[5]~feeder .lut_mask = 16'hFF00;
defparam \register_2[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X62_Y11_N11
cycloneii_lcell_ff \register_2[5] (
	.clk(\write~combout ),
	.datain(\register_2[5]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rstn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(register_2[5]));

// Location: LCCOMB_X62_Y11_N24
cycloneii_lcell_comb \Equal1~8 (
// Equation(s):
// \Equal1~8_combout  = (register_2[4] & (!register_2[7] & (!register_2[6] & !register_2[5])))

	.dataa(register_2[4]),
	.datab(register_2[7]),
	.datac(register_2[6]),
	.datad(register_2[5]),
	.cin(gnd),
	.combout(\Equal1~8_combout ),
	.cout());
// synopsys translate_off
defparam \Equal1~8 .lut_mask = 16'h0002;
defparam \Equal1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y9_N0
cycloneii_lcell_comb \Equal1~1 (
// Equation(s):
// \Equal1~1_combout  = (!register_2[24] & (!register_2[27] & (!register_2[25] & !register_2[26])))

	.dataa(register_2[24]),
	.datab(register_2[27]),
	.datac(register_2[25]),
	.datad(register_2[26]),
	.cin(gnd),
	.combout(\Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \Equal1~1 .lut_mask = 16'h0001;
defparam \Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X63_Y9_N17
cycloneii_lcell_ff \register_2[23] (
	.clk(\write~combout ),
	.datain(gnd),
	.sdata(\data[23]~23 ),
	.aclr(!\rstn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(register_2[23]));

// Location: LCCOMB_X63_Y9_N20
cycloneii_lcell_comb \register_2[21]~feeder (
// Equation(s):
// \register_2[21]~feeder_combout  = \data[21]~21 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data[21]~21 ),
	.cin(gnd),
	.combout(\register_2[21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register_2[21]~feeder .lut_mask = 16'hFF00;
defparam \register_2[21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X63_Y9_N21
cycloneii_lcell_ff \register_2[21] (
	.clk(\write~combout ),
	.datain(\register_2[21]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rstn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(register_2[21]));

// Location: LCCOMB_X63_Y9_N12
cycloneii_lcell_comb \Equal1~2 (
// Equation(s):
// \Equal1~2_combout  = (!register_2[20] & (!register_2[23] & (!register_2[21] & !register_2[22])))

	.dataa(register_2[20]),
	.datab(register_2[23]),
	.datac(register_2[21]),
	.datad(register_2[22]),
	.cin(gnd),
	.combout(\Equal1~2_combout ),
	.cout());
// synopsys translate_off
defparam \Equal1~2 .lut_mask = 16'h0001;
defparam \Equal1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X63_Y9_N29
cycloneii_lcell_ff \register_2[29] (
	.clk(\write~combout ),
	.datain(gnd),
	.sdata(\data[29]~29 ),
	.aclr(!\rstn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(register_2[29]));

// Location: LCFF_X63_Y9_N23
cycloneii_lcell_ff \register_2[28] (
	.clk(\write~combout ),
	.datain(gnd),
	.sdata(\data[28]~28 ),
	.aclr(!\rstn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(register_2[28]));

// Location: LCCOMB_X63_Y9_N24
cycloneii_lcell_comb \Equal1~0 (
// Equation(s):
// \Equal1~0_combout  = (!register_2[30] & (!register_2[29] & (!register_2[31] & !register_2[28])))

	.dataa(register_2[30]),
	.datab(register_2[29]),
	.datac(register_2[31]),
	.datad(register_2[28]),
	.cin(gnd),
	.combout(\Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal1~0 .lut_mask = 16'h0001;
defparam \Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y9_N4
cycloneii_lcell_comb \Equal1~4 (
// Equation(s):
// \Equal1~4_combout  = (\Equal1~3_combout  & (\Equal1~1_combout  & (\Equal1~2_combout  & \Equal1~0_combout )))

	.dataa(\Equal1~3_combout ),
	.datab(\Equal1~1_combout ),
	.datac(\Equal1~2_combout ),
	.datad(\Equal1~0_combout ),
	.cin(gnd),
	.combout(\Equal1~4_combout ),
	.cout());
// synopsys translate_off
defparam \Equal1~4 .lut_mask = 16'h8000;
defparam \Equal1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y11_N18
cycloneii_lcell_comb \Equal1~10 (
// Equation(s):
// \Equal1~10_combout  = (\Equal1~9_combout  & (\Equal1~7_combout  & (\Equal1~8_combout  & \Equal1~4_combout )))

	.dataa(\Equal1~9_combout ),
	.datab(\Equal1~7_combout ),
	.datac(\Equal1~8_combout ),
	.datad(\Equal1~4_combout ),
	.cin(gnd),
	.combout(\Equal1~10_combout ),
	.cout());
// synopsys translate_off
defparam \Equal1~10 .lut_mask = 16'h8000;
defparam \Equal1~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y9_N18
cycloneii_lcell_comb \register_3[12]~feeder (
// Equation(s):
// \register_3[12]~feeder_combout  = \data[12]~12 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data[12]~12 ),
	.cin(gnd),
	.combout(\register_3[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register_3[12]~feeder .lut_mask = 16'hFF00;
defparam \register_3[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y9_N4
cycloneii_lcell_comb \Equal6~0 (
// Equation(s):
// \Equal6~0_combout  = (!counter[2] & (counter[0] & counter[1]))

	.dataa(counter[2]),
	.datab(counter[0]),
	.datac(vcc),
	.datad(counter[1]),
	.cin(gnd),
	.combout(\Equal6~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal6~0 .lut_mask = 16'h4400;
defparam \Equal6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X62_Y9_N19
cycloneii_lcell_ff \register_3[12] (
	.clk(\write~combout ),
	.datain(\register_3[12]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rstn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(register_3[12]));

// Location: LCFF_X62_Y9_N9
cycloneii_lcell_ff \register_3[15] (
	.clk(\write~combout ),
	.datain(gnd),
	.sdata(\data[15]~15 ),
	.aclr(!\rstn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(register_3[15]));

// Location: LCCOMB_X62_Y9_N0
cycloneii_lcell_comb \register_3[13]~feeder (
// Equation(s):
// \register_3[13]~feeder_combout  = \data[13]~13 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data[13]~13 ),
	.cin(gnd),
	.combout(\register_3[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register_3[13]~feeder .lut_mask = 16'hFF00;
defparam \register_3[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X62_Y9_N1
cycloneii_lcell_ff \register_3[13] (
	.clk(\write~combout ),
	.datain(\register_3[13]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rstn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(register_3[13]));

// Location: LCCOMB_X62_Y9_N8
cycloneii_lcell_comb \Equal2~5 (
// Equation(s):
// \Equal2~5_combout  = (!register_3[14] & (!register_3[12] & (!register_3[15] & !register_3[13])))

	.dataa(register_3[14]),
	.datab(register_3[12]),
	.datac(register_3[15]),
	.datad(register_3[13]),
	.cin(gnd),
	.combout(\Equal2~5_combout ),
	.cout());
// synopsys translate_off
defparam \Equal2~5 .lut_mask = 16'h0001;
defparam \Equal2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X61_Y9_N19
cycloneii_lcell_ff \register_3[9] (
	.clk(\write~combout ),
	.datain(gnd),
	.sdata(\data[9]~9 ),
	.aclr(!\rstn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(register_3[9]));

// Location: LCFF_X61_Y9_N21
cycloneii_lcell_ff \register_3[10] (
	.clk(\write~combout ),
	.datain(gnd),
	.sdata(\data[10]~10 ),
	.aclr(!\rstn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(register_3[10]));

// Location: LCCOMB_X61_Y9_N0
cycloneii_lcell_comb \register_3[11]~feeder (
// Equation(s):
// \register_3[11]~feeder_combout  = \data[11]~11 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data[11]~11 ),
	.cin(gnd),
	.combout(\register_3[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register_3[11]~feeder .lut_mask = 16'hFF00;
defparam \register_3[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X61_Y9_N1
cycloneii_lcell_ff \register_3[11] (
	.clk(\write~combout ),
	.datain(\register_3[11]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rstn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(register_3[11]));

// Location: LCCOMB_X61_Y9_N20
cycloneii_lcell_comb \Equal2~6 (
// Equation(s):
// \Equal2~6_combout  = (!register_3[8] & (register_3[9] & (register_3[10] & !register_3[11])))

	.dataa(register_3[8]),
	.datab(register_3[9]),
	.datac(register_3[10]),
	.datad(register_3[11]),
	.cin(gnd),
	.combout(\Equal2~6_combout ),
	.cout());
// synopsys translate_off
defparam \Equal2~6 .lut_mask = 16'h0040;
defparam \Equal2~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y9_N16
cycloneii_lcell_comb \Equal2~7 (
// Equation(s):
// \Equal2~7_combout  = (\Equal2~5_combout  & \Equal2~6_combout )

	.dataa(vcc),
	.datab(\Equal2~5_combout ),
	.datac(\Equal2~6_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\Equal2~7_combout ),
	.cout());
// synopsys translate_off
defparam \Equal2~7 .lut_mask = 16'hC0C0;
defparam \Equal2~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y9_N30
cycloneii_lcell_comb \register_3[6]~feeder (
// Equation(s):
// \register_3[6]~feeder_combout  = \data[6]~6 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data[6]~6 ),
	.cin(gnd),
	.combout(\register_3[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register_3[6]~feeder .lut_mask = 16'hFF00;
defparam \register_3[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X62_Y9_N31
cycloneii_lcell_ff \register_3[6] (
	.clk(\write~combout ),
	.datain(\register_3[6]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rstn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(register_3[6]));

// Location: LCFF_X62_Y9_N23
cycloneii_lcell_ff \register_3[4] (
	.clk(\write~combout ),
	.datain(gnd),
	.sdata(\data[4]~4 ),
	.aclr(!\rstn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(register_3[4]));

// Location: LCCOMB_X62_Y9_N12
cycloneii_lcell_comb \register_3[7]~feeder (
// Equation(s):
// \register_3[7]~feeder_combout  = \data[7]~7 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data[7]~7 ),
	.cin(gnd),
	.combout(\register_3[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register_3[7]~feeder .lut_mask = 16'hFF00;
defparam \register_3[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X62_Y9_N13
cycloneii_lcell_ff \register_3[7] (
	.clk(\write~combout ),
	.datain(\register_3[7]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rstn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(register_3[7]));

// Location: LCCOMB_X62_Y9_N22
cycloneii_lcell_comb \Equal2~8 (
// Equation(s):
// \Equal2~8_combout  = (register_3[5] & (register_3[6] & (register_3[4] & !register_3[7])))

	.dataa(register_3[5]),
	.datab(register_3[6]),
	.datac(register_3[4]),
	.datad(register_3[7]),
	.cin(gnd),
	.combout(\Equal2~8_combout ),
	.cout());
// synopsys translate_off
defparam \Equal2~8 .lut_mask = 16'h0080;
defparam \Equal2~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y9_N28
cycloneii_lcell_comb \register_3[1]~feeder (
// Equation(s):
// \register_3[1]~feeder_combout  = \data[1]~1 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data[1]~1 ),
	.cin(gnd),
	.combout(\register_3[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register_3[1]~feeder .lut_mask = 16'hFF00;
defparam \register_3[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X62_Y9_N29
cycloneii_lcell_ff \register_3[1] (
	.clk(\write~combout ),
	.datain(\register_3[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rstn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(register_3[1]));

// Location: LCFF_X62_Y9_N15
cycloneii_lcell_ff \register_3[3] (
	.clk(\write~combout ),
	.datain(gnd),
	.sdata(\data[3]~3 ),
	.aclr(!\rstn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(register_3[3]));

// Location: LCFF_X62_Y9_N11
cycloneii_lcell_ff \register_3[2] (
	.clk(\write~combout ),
	.datain(gnd),
	.sdata(\data[2]~2 ),
	.aclr(!\rstn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(register_3[2]));

// Location: LCCOMB_X62_Y9_N14
cycloneii_lcell_comb \Equal2~9 (
// Equation(s):
// \Equal2~9_combout  = (register_3[0] & (!register_3[1] & (register_3[3] & !register_3[2])))

	.dataa(register_3[0]),
	.datab(register_3[1]),
	.datac(register_3[3]),
	.datad(register_3[2]),
	.cin(gnd),
	.combout(\Equal2~9_combout ),
	.cout());
// synopsys translate_off
defparam \Equal2~9 .lut_mask = 16'h0020;
defparam \Equal2~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y12_N26
cycloneii_lcell_comb \register_3[24]~feeder (
// Equation(s):
// \register_3[24]~feeder_combout  = \data[24]~24 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data[24]~24 ),
	.cin(gnd),
	.combout(\register_3[24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register_3[24]~feeder .lut_mask = 16'hFF00;
defparam \register_3[24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X64_Y12_N27
cycloneii_lcell_ff \register_3[24] (
	.clk(\write~combout ),
	.datain(\register_3[24]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rstn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(register_3[24]));

// Location: LCFF_X64_Y12_N23
cycloneii_lcell_ff \register_3[26] (
	.clk(\write~combout ),
	.datain(gnd),
	.sdata(\data[26]~26 ),
	.aclr(!\rstn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(register_3[26]));

// Location: LCFF_X64_Y12_N1
cycloneii_lcell_ff \register_3[25] (
	.clk(\write~combout ),
	.datain(gnd),
	.sdata(\data[25]~25 ),
	.aclr(!\rstn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(register_3[25]));

// Location: LCCOMB_X64_Y12_N22
cycloneii_lcell_comb \Equal2~1 (
// Equation(s):
// \Equal2~1_combout  = (!register_3[27] & (register_3[24] & (register_3[26] & register_3[25])))

	.dataa(register_3[27]),
	.datab(register_3[24]),
	.datac(register_3[26]),
	.datad(register_3[25]),
	.cin(gnd),
	.combout(\Equal2~1_combout ),
	.cout());
// synopsys translate_off
defparam \Equal2~1 .lut_mask = 16'h4000;
defparam \Equal2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y12_N4
cycloneii_lcell_comb \register_3[16]~feeder (
// Equation(s):
// \register_3[16]~feeder_combout  = \data[16]~16 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data[16]~16 ),
	.cin(gnd),
	.combout(\register_3[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register_3[16]~feeder .lut_mask = 16'hFF00;
defparam \register_3[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X64_Y12_N5
cycloneii_lcell_ff \register_3[16] (
	.clk(\write~combout ),
	.datain(\register_3[16]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rstn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(register_3[16]));

// Location: LCFF_X64_Y12_N15
cycloneii_lcell_ff \register_3[18] (
	.clk(\write~combout ),
	.datain(gnd),
	.sdata(\data[18]~18 ),
	.aclr(!\rstn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(register_3[18]));

// Location: LCCOMB_X64_Y12_N10
cycloneii_lcell_comb \register_3[19]~feeder (
// Equation(s):
// \register_3[19]~feeder_combout  = \data[19]~19 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data[19]~19 ),
	.cin(gnd),
	.combout(\register_3[19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register_3[19]~feeder .lut_mask = 16'hFF00;
defparam \register_3[19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X64_Y12_N11
cycloneii_lcell_ff \register_3[19] (
	.clk(\write~combout ),
	.datain(\register_3[19]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rstn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(register_3[19]));

// Location: LCCOMB_X64_Y12_N14
cycloneii_lcell_comb \Equal2~3 (
// Equation(s):
// \Equal2~3_combout  = (!register_3[17] & (register_3[16] & (register_3[18] & !register_3[19])))

	.dataa(register_3[17]),
	.datab(register_3[16]),
	.datac(register_3[18]),
	.datad(register_3[19]),
	.cin(gnd),
	.combout(\Equal2~3_combout ),
	.cout());
// synopsys translate_off
defparam \Equal2~3 .lut_mask = 16'h0040;
defparam \Equal2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X62_Y9_N27
cycloneii_lcell_ff \register_3[29] (
	.clk(\write~combout ),
	.datain(gnd),
	.sdata(\data[29]~29 ),
	.aclr(!\rstn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(register_3[29]));

// Location: LCFF_X64_Y12_N29
cycloneii_lcell_ff \register_3[31] (
	.clk(\write~combout ),
	.datain(gnd),
	.sdata(\data[31]~31 ),
	.aclr(!\rstn~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(register_3[31]));

// Location: LCCOMB_X64_Y12_N30
cycloneii_lcell_comb \register_3[30]~feeder (
// Equation(s):
// \register_3[30]~feeder_combout  = \data[30]~30 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\data[30]~30 ),
	.cin(gnd),
	.combout(\register_3[30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register_3[30]~feeder .lut_mask = 16'hFF00;
defparam \register_3[30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X64_Y12_N31
cycloneii_lcell_ff \register_3[30] (
	.clk(\write~combout ),
	.datain(\register_3[30]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rstn~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(register_3[30]));

// Location: LCCOMB_X64_Y12_N28
cycloneii_lcell_comb \Equal2~0 (
// Equation(s):
// \Equal2~0_combout  = (!register_3[28] & (!register_3[29] & (!register_3[31] & !register_3[30])))

	.dataa(register_3[28]),
	.datab(register_3[29]),
	.datac(register_3[31]),
	.datad(register_3[30]),
	.cin(gnd),
	.combout(\Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal2~0 .lut_mask = 16'h0001;
defparam \Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y12_N18
cycloneii_lcell_comb \Equal2~4 (
// Equation(s):
// \Equal2~4_combout  = (\Equal2~2_combout  & (\Equal2~1_combout  & (\Equal2~3_combout  & \Equal2~0_combout )))

	.dataa(\Equal2~2_combout ),
	.datab(\Equal2~1_combout ),
	.datac(\Equal2~3_combout ),
	.datad(\Equal2~0_combout ),
	.cin(gnd),
	.combout(\Equal2~4_combout ),
	.cout());
// synopsys translate_off
defparam \Equal2~4 .lut_mask = 16'h8000;
defparam \Equal2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y9_N2
cycloneii_lcell_comb \Equal2~10 (
// Equation(s):
// \Equal2~10_combout  = (\Equal2~7_combout  & (\Equal2~8_combout  & (\Equal2~9_combout  & \Equal2~4_combout )))

	.dataa(\Equal2~7_combout ),
	.datab(\Equal2~8_combout ),
	.datac(\Equal2~9_combout ),
	.datad(\Equal2~4_combout ),
	.cin(gnd),
	.combout(\Equal2~10_combout ),
	.cout());
// synopsys translate_off
defparam \Equal2~10 .lut_mask = 16'h8000;
defparam \Equal2~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \clk~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(clk));
// synopsys translate_off
defparam \clk~I .input_async_reset = "none";
defparam \clk~I .input_power_up = "low";
defparam \clk~I .input_register_mode = "none";
defparam \clk~I .input_sync_reset = "none";
defparam \clk~I .oe_async_reset = "none";
defparam \clk~I .oe_power_up = "low";
defparam \clk~I .oe_register_mode = "none";
defparam \clk~I .oe_sync_reset = "none";
defparam \clk~I .operation_mode = "input";
defparam \clk~I .output_async_reset = "none";
defparam \clk~I .output_power_up = "low";
defparam \clk~I .output_register_mode = "none";
defparam \clk~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rstn_led~I (
	.datain(\rstn~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rstn_led));
// synopsys translate_off
defparam \rstn_led~I .input_async_reset = "none";
defparam \rstn_led~I .input_power_up = "low";
defparam \rstn_led~I .input_register_mode = "none";
defparam \rstn_led~I .input_sync_reset = "none";
defparam \rstn_led~I .oe_async_reset = "none";
defparam \rstn_led~I .oe_power_up = "low";
defparam \rstn_led~I .oe_register_mode = "none";
defparam \rstn_led~I .oe_sync_reset = "none";
defparam \rstn_led~I .operation_mode = "output";
defparam \rstn_led~I .output_async_reset = "none";
defparam \rstn_led~I .output_power_up = "low";
defparam \rstn_led~I .output_register_mode = "none";
defparam \rstn_led~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \write_led~I (
	.datain(\write~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(write_led));
// synopsys translate_off
defparam \write_led~I .input_async_reset = "none";
defparam \write_led~I .input_power_up = "low";
defparam \write_led~I .input_register_mode = "none";
defparam \write_led~I .input_sync_reset = "none";
defparam \write_led~I .oe_async_reset = "none";
defparam \write_led~I .oe_power_up = "low";
defparam \write_led~I .oe_register_mode = "none";
defparam \write_led~I .oe_sync_reset = "none";
defparam \write_led~I .operation_mode = "output";
defparam \write_led~I .output_async_reset = "none";
defparam \write_led~I .output_power_up = "low";
defparam \write_led~I .output_register_mode = "none";
defparam \write_led~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \oe_led~I (
	.datain(\oe~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(oe_led));
// synopsys translate_off
defparam \oe_led~I .input_async_reset = "none";
defparam \oe_led~I .input_power_up = "low";
defparam \oe_led~I .input_register_mode = "none";
defparam \oe_led~I .input_sync_reset = "none";
defparam \oe_led~I .oe_async_reset = "none";
defparam \oe_led~I .oe_power_up = "low";
defparam \oe_led~I .oe_register_mode = "none";
defparam \oe_led~I .oe_sync_reset = "none";
defparam \oe_led~I .operation_mode = "output";
defparam \oe_led~I .output_async_reset = "none";
defparam \oe_led~I .output_power_up = "low";
defparam \oe_led~I .output_register_mode = "none";
defparam \oe_led~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \comp1~I (
	.datain(\Equal0~10_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(comp1));
// synopsys translate_off
defparam \comp1~I .input_async_reset = "none";
defparam \comp1~I .input_power_up = "low";
defparam \comp1~I .input_register_mode = "none";
defparam \comp1~I .input_sync_reset = "none";
defparam \comp1~I .oe_async_reset = "none";
defparam \comp1~I .oe_power_up = "low";
defparam \comp1~I .oe_register_mode = "none";
defparam \comp1~I .oe_sync_reset = "none";
defparam \comp1~I .operation_mode = "output";
defparam \comp1~I .output_async_reset = "none";
defparam \comp1~I .output_power_up = "low";
defparam \comp1~I .output_register_mode = "none";
defparam \comp1~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \comp2~I (
	.datain(\Equal1~10_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(comp2));
// synopsys translate_off
defparam \comp2~I .input_async_reset = "none";
defparam \comp2~I .input_power_up = "low";
defparam \comp2~I .input_register_mode = "none";
defparam \comp2~I .input_sync_reset = "none";
defparam \comp2~I .oe_async_reset = "none";
defparam \comp2~I .oe_power_up = "low";
defparam \comp2~I .oe_register_mode = "none";
defparam \comp2~I .oe_sync_reset = "none";
defparam \comp2~I .operation_mode = "output";
defparam \comp2~I .output_async_reset = "none";
defparam \comp2~I .output_power_up = "low";
defparam \comp2~I .output_register_mode = "none";
defparam \comp2~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \comp3~I (
	.datain(\Equal2~10_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(comp3));
// synopsys translate_off
defparam \comp3~I .input_async_reset = "none";
defparam \comp3~I .input_power_up = "low";
defparam \comp3~I .input_register_mode = "none";
defparam \comp3~I .input_sync_reset = "none";
defparam \comp3~I .oe_async_reset = "none";
defparam \comp3~I .oe_power_up = "low";
defparam \comp3~I .oe_register_mode = "none";
defparam \comp3~I .oe_sync_reset = "none";
defparam \comp3~I .operation_mode = "output";
defparam \comp3~I .output_async_reset = "none";
defparam \comp3~I .output_power_up = "low";
defparam \comp3~I .output_register_mode = "none";
defparam \comp3~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \data_out_led[0]~I (
	.datain(\data[0]~0 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data_out_led[0]));
// synopsys translate_off
defparam \data_out_led[0]~I .input_async_reset = "none";
defparam \data_out_led[0]~I .input_power_up = "low";
defparam \data_out_led[0]~I .input_register_mode = "none";
defparam \data_out_led[0]~I .input_sync_reset = "none";
defparam \data_out_led[0]~I .oe_async_reset = "none";
defparam \data_out_led[0]~I .oe_power_up = "low";
defparam \data_out_led[0]~I .oe_register_mode = "none";
defparam \data_out_led[0]~I .oe_sync_reset = "none";
defparam \data_out_led[0]~I .operation_mode = "output";
defparam \data_out_led[0]~I .output_async_reset = "none";
defparam \data_out_led[0]~I .output_power_up = "low";
defparam \data_out_led[0]~I .output_register_mode = "none";
defparam \data_out_led[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \data_out_led[1]~I (
	.datain(\data[1]~1 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data_out_led[1]));
// synopsys translate_off
defparam \data_out_led[1]~I .input_async_reset = "none";
defparam \data_out_led[1]~I .input_power_up = "low";
defparam \data_out_led[1]~I .input_register_mode = "none";
defparam \data_out_led[1]~I .input_sync_reset = "none";
defparam \data_out_led[1]~I .oe_async_reset = "none";
defparam \data_out_led[1]~I .oe_power_up = "low";
defparam \data_out_led[1]~I .oe_register_mode = "none";
defparam \data_out_led[1]~I .oe_sync_reset = "none";
defparam \data_out_led[1]~I .operation_mode = "output";
defparam \data_out_led[1]~I .output_async_reset = "none";
defparam \data_out_led[1]~I .output_power_up = "low";
defparam \data_out_led[1]~I .output_register_mode = "none";
defparam \data_out_led[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \data_out_led[2]~I (
	.datain(\data[2]~2 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data_out_led[2]));
// synopsys translate_off
defparam \data_out_led[2]~I .input_async_reset = "none";
defparam \data_out_led[2]~I .input_power_up = "low";
defparam \data_out_led[2]~I .input_register_mode = "none";
defparam \data_out_led[2]~I .input_sync_reset = "none";
defparam \data_out_led[2]~I .oe_async_reset = "none";
defparam \data_out_led[2]~I .oe_power_up = "low";
defparam \data_out_led[2]~I .oe_register_mode = "none";
defparam \data_out_led[2]~I .oe_sync_reset = "none";
defparam \data_out_led[2]~I .operation_mode = "output";
defparam \data_out_led[2]~I .output_async_reset = "none";
defparam \data_out_led[2]~I .output_power_up = "low";
defparam \data_out_led[2]~I .output_register_mode = "none";
defparam \data_out_led[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \data_out_led[3]~I (
	.datain(\data[3]~3 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data_out_led[3]));
// synopsys translate_off
defparam \data_out_led[3]~I .input_async_reset = "none";
defparam \data_out_led[3]~I .input_power_up = "low";
defparam \data_out_led[3]~I .input_register_mode = "none";
defparam \data_out_led[3]~I .input_sync_reset = "none";
defparam \data_out_led[3]~I .oe_async_reset = "none";
defparam \data_out_led[3]~I .oe_power_up = "low";
defparam \data_out_led[3]~I .oe_register_mode = "none";
defparam \data_out_led[3]~I .oe_sync_reset = "none";
defparam \data_out_led[3]~I .operation_mode = "output";
defparam \data_out_led[3]~I .output_async_reset = "none";
defparam \data_out_led[3]~I .output_power_up = "low";
defparam \data_out_led[3]~I .output_register_mode = "none";
defparam \data_out_led[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \data_out_led[4]~I (
	.datain(\data[4]~4 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data_out_led[4]));
// synopsys translate_off
defparam \data_out_led[4]~I .input_async_reset = "none";
defparam \data_out_led[4]~I .input_power_up = "low";
defparam \data_out_led[4]~I .input_register_mode = "none";
defparam \data_out_led[4]~I .input_sync_reset = "none";
defparam \data_out_led[4]~I .oe_async_reset = "none";
defparam \data_out_led[4]~I .oe_power_up = "low";
defparam \data_out_led[4]~I .oe_register_mode = "none";
defparam \data_out_led[4]~I .oe_sync_reset = "none";
defparam \data_out_led[4]~I .operation_mode = "output";
defparam \data_out_led[4]~I .output_async_reset = "none";
defparam \data_out_led[4]~I .output_power_up = "low";
defparam \data_out_led[4]~I .output_register_mode = "none";
defparam \data_out_led[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \data_out_led[5]~I (
	.datain(\data[5]~5 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data_out_led[5]));
// synopsys translate_off
defparam \data_out_led[5]~I .input_async_reset = "none";
defparam \data_out_led[5]~I .input_power_up = "low";
defparam \data_out_led[5]~I .input_register_mode = "none";
defparam \data_out_led[5]~I .input_sync_reset = "none";
defparam \data_out_led[5]~I .oe_async_reset = "none";
defparam \data_out_led[5]~I .oe_power_up = "low";
defparam \data_out_led[5]~I .oe_register_mode = "none";
defparam \data_out_led[5]~I .oe_sync_reset = "none";
defparam \data_out_led[5]~I .operation_mode = "output";
defparam \data_out_led[5]~I .output_async_reset = "none";
defparam \data_out_led[5]~I .output_power_up = "low";
defparam \data_out_led[5]~I .output_register_mode = "none";
defparam \data_out_led[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \data_out_led[6]~I (
	.datain(\data[6]~6 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data_out_led[6]));
// synopsys translate_off
defparam \data_out_led[6]~I .input_async_reset = "none";
defparam \data_out_led[6]~I .input_power_up = "low";
defparam \data_out_led[6]~I .input_register_mode = "none";
defparam \data_out_led[6]~I .input_sync_reset = "none";
defparam \data_out_led[6]~I .oe_async_reset = "none";
defparam \data_out_led[6]~I .oe_power_up = "low";
defparam \data_out_led[6]~I .oe_register_mode = "none";
defparam \data_out_led[6]~I .oe_sync_reset = "none";
defparam \data_out_led[6]~I .operation_mode = "output";
defparam \data_out_led[6]~I .output_async_reset = "none";
defparam \data_out_led[6]~I .output_power_up = "low";
defparam \data_out_led[6]~I .output_register_mode = "none";
defparam \data_out_led[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \data_out_led[7]~I (
	.datain(\data[7]~7 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data_out_led[7]));
// synopsys translate_off
defparam \data_out_led[7]~I .input_async_reset = "none";
defparam \data_out_led[7]~I .input_power_up = "low";
defparam \data_out_led[7]~I .input_register_mode = "none";
defparam \data_out_led[7]~I .input_sync_reset = "none";
defparam \data_out_led[7]~I .oe_async_reset = "none";
defparam \data_out_led[7]~I .oe_power_up = "low";
defparam \data_out_led[7]~I .oe_register_mode = "none";
defparam \data_out_led[7]~I .oe_sync_reset = "none";
defparam \data_out_led[7]~I .operation_mode = "output";
defparam \data_out_led[7]~I .output_async_reset = "none";
defparam \data_out_led[7]~I .output_power_up = "low";
defparam \data_out_led[7]~I .output_register_mode = "none";
defparam \data_out_led[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \data_out_led[8]~I (
	.datain(\data[8]~8 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data_out_led[8]));
// synopsys translate_off
defparam \data_out_led[8]~I .input_async_reset = "none";
defparam \data_out_led[8]~I .input_power_up = "low";
defparam \data_out_led[8]~I .input_register_mode = "none";
defparam \data_out_led[8]~I .input_sync_reset = "none";
defparam \data_out_led[8]~I .oe_async_reset = "none";
defparam \data_out_led[8]~I .oe_power_up = "low";
defparam \data_out_led[8]~I .oe_register_mode = "none";
defparam \data_out_led[8]~I .oe_sync_reset = "none";
defparam \data_out_led[8]~I .operation_mode = "output";
defparam \data_out_led[8]~I .output_async_reset = "none";
defparam \data_out_led[8]~I .output_power_up = "low";
defparam \data_out_led[8]~I .output_register_mode = "none";
defparam \data_out_led[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \data_out_led[9]~I (
	.datain(\data[9]~9 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data_out_led[9]));
// synopsys translate_off
defparam \data_out_led[9]~I .input_async_reset = "none";
defparam \data_out_led[9]~I .input_power_up = "low";
defparam \data_out_led[9]~I .input_register_mode = "none";
defparam \data_out_led[9]~I .input_sync_reset = "none";
defparam \data_out_led[9]~I .oe_async_reset = "none";
defparam \data_out_led[9]~I .oe_power_up = "low";
defparam \data_out_led[9]~I .oe_register_mode = "none";
defparam \data_out_led[9]~I .oe_sync_reset = "none";
defparam \data_out_led[9]~I .operation_mode = "output";
defparam \data_out_led[9]~I .output_async_reset = "none";
defparam \data_out_led[9]~I .output_power_up = "low";
defparam \data_out_led[9]~I .output_register_mode = "none";
defparam \data_out_led[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \data_out_led[10]~I (
	.datain(\data[10]~10 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data_out_led[10]));
// synopsys translate_off
defparam \data_out_led[10]~I .input_async_reset = "none";
defparam \data_out_led[10]~I .input_power_up = "low";
defparam \data_out_led[10]~I .input_register_mode = "none";
defparam \data_out_led[10]~I .input_sync_reset = "none";
defparam \data_out_led[10]~I .oe_async_reset = "none";
defparam \data_out_led[10]~I .oe_power_up = "low";
defparam \data_out_led[10]~I .oe_register_mode = "none";
defparam \data_out_led[10]~I .oe_sync_reset = "none";
defparam \data_out_led[10]~I .operation_mode = "output";
defparam \data_out_led[10]~I .output_async_reset = "none";
defparam \data_out_led[10]~I .output_power_up = "low";
defparam \data_out_led[10]~I .output_register_mode = "none";
defparam \data_out_led[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \data_out_led[11]~I (
	.datain(\data[11]~11 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data_out_led[11]));
// synopsys translate_off
defparam \data_out_led[11]~I .input_async_reset = "none";
defparam \data_out_led[11]~I .input_power_up = "low";
defparam \data_out_led[11]~I .input_register_mode = "none";
defparam \data_out_led[11]~I .input_sync_reset = "none";
defparam \data_out_led[11]~I .oe_async_reset = "none";
defparam \data_out_led[11]~I .oe_power_up = "low";
defparam \data_out_led[11]~I .oe_register_mode = "none";
defparam \data_out_led[11]~I .oe_sync_reset = "none";
defparam \data_out_led[11]~I .operation_mode = "output";
defparam \data_out_led[11]~I .output_async_reset = "none";
defparam \data_out_led[11]~I .output_power_up = "low";
defparam \data_out_led[11]~I .output_register_mode = "none";
defparam \data_out_led[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \data_out_led[12]~I (
	.datain(\data[12]~12 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data_out_led[12]));
// synopsys translate_off
defparam \data_out_led[12]~I .input_async_reset = "none";
defparam \data_out_led[12]~I .input_power_up = "low";
defparam \data_out_led[12]~I .input_register_mode = "none";
defparam \data_out_led[12]~I .input_sync_reset = "none";
defparam \data_out_led[12]~I .oe_async_reset = "none";
defparam \data_out_led[12]~I .oe_power_up = "low";
defparam \data_out_led[12]~I .oe_register_mode = "none";
defparam \data_out_led[12]~I .oe_sync_reset = "none";
defparam \data_out_led[12]~I .operation_mode = "output";
defparam \data_out_led[12]~I .output_async_reset = "none";
defparam \data_out_led[12]~I .output_power_up = "low";
defparam \data_out_led[12]~I .output_register_mode = "none";
defparam \data_out_led[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \data_out_led[13]~I (
	.datain(\data[13]~13 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data_out_led[13]));
// synopsys translate_off
defparam \data_out_led[13]~I .input_async_reset = "none";
defparam \data_out_led[13]~I .input_power_up = "low";
defparam \data_out_led[13]~I .input_register_mode = "none";
defparam \data_out_led[13]~I .input_sync_reset = "none";
defparam \data_out_led[13]~I .oe_async_reset = "none";
defparam \data_out_led[13]~I .oe_power_up = "low";
defparam \data_out_led[13]~I .oe_register_mode = "none";
defparam \data_out_led[13]~I .oe_sync_reset = "none";
defparam \data_out_led[13]~I .operation_mode = "output";
defparam \data_out_led[13]~I .output_async_reset = "none";
defparam \data_out_led[13]~I .output_power_up = "low";
defparam \data_out_led[13]~I .output_register_mode = "none";
defparam \data_out_led[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \data_out_led[14]~I (
	.datain(\data[14]~14 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data_out_led[14]));
// synopsys translate_off
defparam \data_out_led[14]~I .input_async_reset = "none";
defparam \data_out_led[14]~I .input_power_up = "low";
defparam \data_out_led[14]~I .input_register_mode = "none";
defparam \data_out_led[14]~I .input_sync_reset = "none";
defparam \data_out_led[14]~I .oe_async_reset = "none";
defparam \data_out_led[14]~I .oe_power_up = "low";
defparam \data_out_led[14]~I .oe_register_mode = "none";
defparam \data_out_led[14]~I .oe_sync_reset = "none";
defparam \data_out_led[14]~I .operation_mode = "output";
defparam \data_out_led[14]~I .output_async_reset = "none";
defparam \data_out_led[14]~I .output_power_up = "low";
defparam \data_out_led[14]~I .output_register_mode = "none";
defparam \data_out_led[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \data_out_led[15]~I (
	.datain(\data[15]~15 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data_out_led[15]));
// synopsys translate_off
defparam \data_out_led[15]~I .input_async_reset = "none";
defparam \data_out_led[15]~I .input_power_up = "low";
defparam \data_out_led[15]~I .input_register_mode = "none";
defparam \data_out_led[15]~I .input_sync_reset = "none";
defparam \data_out_led[15]~I .oe_async_reset = "none";
defparam \data_out_led[15]~I .oe_power_up = "low";
defparam \data_out_led[15]~I .oe_register_mode = "none";
defparam \data_out_led[15]~I .oe_sync_reset = "none";
defparam \data_out_led[15]~I .operation_mode = "output";
defparam \data_out_led[15]~I .output_async_reset = "none";
defparam \data_out_led[15]~I .output_power_up = "low";
defparam \data_out_led[15]~I .output_register_mode = "none";
defparam \data_out_led[15]~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
