# Ignore all Icarus Verilog Simulation Output files
*.out

# Ignore all Verilog Dump Files 
*.vcd
