#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Wed Sep  7 22:48:45 2022
# Process ID: 3116
# Current directory: E:/VIVADO_Files/HardwareDesign
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent19212 E:\VIVADO_Files\HardwareDesign\HardwareDesign.xpr
# Log file: E:/VIVADO_Files/HardwareDesign/vivado.log
# Journal file: E:/VIVADO_Files/HardwareDesign\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/VIVADO_Files/HardwareDesign/HardwareDesign.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.2/data/ip'.
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse E:/HardwareDesign/HardwareDesign/test_multi_cycle_cpu.v
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/VIVADO_Files/HardwareDesign/HardwareDesign.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_multi_cycle_cpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/VIVADO_Files/HardwareDesign/HardwareDesign.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_multi_cycle_cpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
WARNING: [VRFC 10-3609] overwriting previous definition of module 'adder' [E:/HardwareDesign/HardwareDesign/adder.v:2]
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/multi_cycle_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module st1_fetch
INFO: [VRFC 10-311] analyzing module st2_decode
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module alu
WARNING: [VRFC 10-3609] overwriting previous definition of module 'alu' [E:/HardwareDesign/HardwareDesign/alu.v:3]
INFO: [VRFC 10-311] analyzing module st3_exe
INFO: [VRFC 10-311] analyzing module st4_mem
INFO: [VRFC 10-311] analyzing module st5_wb
INFO: [VRFC 10-311] analyzing module inst_rom
WARNING: [VRFC 10-3609] overwriting previous definition of module 'inst_rom' [E:/HardwareDesign/HardwareDesign/inst_rom.v:2]
INFO: [VRFC 10-311] analyzing module data_ram
WARNING: [VRFC 10-3609] overwriting previous definition of module 'data_ram' [E:/HardwareDesign/HardwareDesign/data_ram.v:2]
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-311] analyzing module multi_cycle_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
WARNING: [VRFC 10-3609] overwriting previous definition of module 'regfile' [E:/HardwareDesign/HardwareDesign/regfile.v:2]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/st1_fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module st1_fetch
WARNING: [VRFC 10-3609] overwriting previous definition of module 'st1_fetch' [E:/HardwareDesign/HardwareDesign/st1_fetch.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/st2_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module st2_decode
WARNING: [VRFC 10-3609] overwriting previous definition of module 'st2_decode' [E:/HardwareDesign/HardwareDesign/st2_decode.v:2]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/st3_exe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module st3_exe
WARNING: [VRFC 10-3609] overwriting previous definition of module 'st3_exe' [E:/HardwareDesign/HardwareDesign/st3_exe.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/st4_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module st4_mem
WARNING: [VRFC 10-3609] overwriting previous definition of module 'st4_mem' [E:/HardwareDesign/HardwareDesign/st4_mem.v:2]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/st5_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module st5_wb
WARNING: [VRFC 10-3609] overwriting previous definition of module 'st5_wb' [E:/HardwareDesign/HardwareDesign/st5_wb.v:2]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/test_multi_cycle_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_multi_cycle_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VIVADO_Files/HardwareDesign/HardwareDesign.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/VIVADO_Files/HardwareDesign/HardwareDesign.sim/sim_1/behav/xsim'
"xelab -wto d2eb11f40ed0464a8259b19931d01e4d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_multi_cycle_cpu_behav xil_defaultlib.test_multi_cycle_cpu xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto d2eb11f40ed0464a8259b19931d01e4d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_multi_cycle_cpu_behav xil_defaultlib.test_multi_cycle_cpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'test_data' on this module [E:/HardwareDesign/HardwareDesign/multi_cycle_cpu.v:271]
ERROR: [VRFC 10-3180] cannot find port 'test_addr' on this module [E:/HardwareDesign/HardwareDesign/multi_cycle_cpu.v:270]
ERROR: [VRFC 10-3180] cannot find port 'we' on this module [E:/HardwareDesign/HardwareDesign/multi_cycle_cpu.v:276]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'E:/VIVADO_Files/HardwareDesign/HardwareDesign.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'E:/VIVADO_Files/HardwareDesign/HardwareDesign.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/VIVADO_Files/HardwareDesign/HardwareDesign.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_multi_cycle_cpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/VIVADO_Files/HardwareDesign/HardwareDesign.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_multi_cycle_cpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
WARNING: [VRFC 10-3609] overwriting previous definition of module 'adder' [E:/HardwareDesign/HardwareDesign/adder.v:2]
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/multi_cycle_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module st1_fetch
INFO: [VRFC 10-311] analyzing module st2_decode
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module alu
WARNING: [VRFC 10-3609] overwriting previous definition of module 'alu' [E:/HardwareDesign/HardwareDesign/alu.v:3]
INFO: [VRFC 10-311] analyzing module st3_exe
INFO: [VRFC 10-311] analyzing module st4_mem
INFO: [VRFC 10-311] analyzing module st5_wb
INFO: [VRFC 10-311] analyzing module inst_rom
WARNING: [VRFC 10-3609] overwriting previous definition of module 'inst_rom' [E:/HardwareDesign/HardwareDesign/inst_rom.v:2]
INFO: [VRFC 10-311] analyzing module data_ram
WARNING: [VRFC 10-3609] overwriting previous definition of module 'data_ram' [E:/HardwareDesign/HardwareDesign/data_ram.v:2]
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-311] analyzing module multi_cycle_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
WARNING: [VRFC 10-3609] overwriting previous definition of module 'regfile' [E:/HardwareDesign/HardwareDesign/regfile.v:2]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/st1_fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module st1_fetch
WARNING: [VRFC 10-3609] overwriting previous definition of module 'st1_fetch' [E:/HardwareDesign/HardwareDesign/st1_fetch.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/st2_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module st2_decode
WARNING: [VRFC 10-3609] overwriting previous definition of module 'st2_decode' [E:/HardwareDesign/HardwareDesign/st2_decode.v:2]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/st3_exe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module st3_exe
WARNING: [VRFC 10-3609] overwriting previous definition of module 'st3_exe' [E:/HardwareDesign/HardwareDesign/st3_exe.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/st4_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module st4_mem
WARNING: [VRFC 10-3609] overwriting previous definition of module 'st4_mem' [E:/HardwareDesign/HardwareDesign/st4_mem.v:2]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/st5_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module st5_wb
WARNING: [VRFC 10-3609] overwriting previous definition of module 'st5_wb' [E:/HardwareDesign/HardwareDesign/st5_wb.v:2]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/test_multi_cycle_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_multi_cycle_cpu
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/VIVADO_Files/HardwareDesign/HardwareDesign.sim/sim_1/behav/xsim'
"xelab -wto d2eb11f40ed0464a8259b19931d01e4d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_multi_cycle_cpu_behav xil_defaultlib.test_multi_cycle_cpu xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto d2eb11f40ed0464a8259b19931d01e4d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_multi_cycle_cpu_behav xil_defaultlib.test_multi_cycle_cpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 32 for port 'display_state' [E:/HardwareDesign/HardwareDesign/test_multi_cycle_cpu.v:252]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'addr' [E:/HardwareDesign/HardwareDesign/multi_cycle_cpu.v:277]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.st1_fetch
Compiling module xil_defaultlib.st2_decode
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.st3_exe
Compiling module xil_defaultlib.st4_mem
Compiling module xil_defaultlib.st5_wb
Compiling module xil_defaultlib.inst_rom
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.multi_cycle_cpu
Compiling module xil_defaultlib.test_multi_cycle_cpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_multi_cycle_cpu_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source E:/VIVADO_Files/HardwareDesign/HardwareDesign.sim/sim_1/behav/xsim/xsim.dir/test_multi_cycle_cpu_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'E:/VIVADO_Files/HardwareDesign/HardwareDesign.sim/sim_1/behav/xsim/xsim.dir/test_multi_cycle_cpu_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Sep  7 22:53:43 2022. For additional details about this file, please refer to the WebTalk help file at D:/Xilinx/Vivado/2019.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Sep  7 22:53:43 2022...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 818.809 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/VIVADO_Files/HardwareDesign/HardwareDesign.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_multi_cycle_cpu_behav -key {Behavioral:sim_1:Functional:test_multi_cycle_cpu} -tclbatch {test_multi_cycle_cpu.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source test_multi_cycle_cpu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_multi_cycle_cpu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 823.621 ; gain = 4.812
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 831.891 ; gain = 6.996
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/VIVADO_Files/HardwareDesign/HardwareDesign.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_multi_cycle_cpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/VIVADO_Files/HardwareDesign/HardwareDesign.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_multi_cycle_cpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
WARNING: [VRFC 10-3609] overwriting previous definition of module 'adder' [E:/HardwareDesign/HardwareDesign/adder.v:2]
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/multi_cycle_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module st1_fetch
INFO: [VRFC 10-311] analyzing module st2_decode
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module alu
WARNING: [VRFC 10-3609] overwriting previous definition of module 'alu' [E:/HardwareDesign/HardwareDesign/alu.v:3]
INFO: [VRFC 10-311] analyzing module st3_exe
INFO: [VRFC 10-311] analyzing module st4_mem
INFO: [VRFC 10-311] analyzing module st5_wb
INFO: [VRFC 10-311] analyzing module inst_rom
WARNING: [VRFC 10-3609] overwriting previous definition of module 'inst_rom' [E:/HardwareDesign/HardwareDesign/inst_rom.v:2]
INFO: [VRFC 10-311] analyzing module data_ram
WARNING: [VRFC 10-3609] overwriting previous definition of module 'data_ram' [E:/HardwareDesign/HardwareDesign/data_ram.v:2]
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-311] analyzing module multi_cycle_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
WARNING: [VRFC 10-3609] overwriting previous definition of module 'regfile' [E:/HardwareDesign/HardwareDesign/regfile.v:2]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/st1_fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module st1_fetch
WARNING: [VRFC 10-3609] overwriting previous definition of module 'st1_fetch' [E:/HardwareDesign/HardwareDesign/st1_fetch.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/st2_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module st2_decode
WARNING: [VRFC 10-3609] overwriting previous definition of module 'st2_decode' [E:/HardwareDesign/HardwareDesign/st2_decode.v:2]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/st3_exe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module st3_exe
WARNING: [VRFC 10-3609] overwriting previous definition of module 'st3_exe' [E:/HardwareDesign/HardwareDesign/st3_exe.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/st4_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module st4_mem
WARNING: [VRFC 10-3609] overwriting previous definition of module 'st4_mem' [E:/HardwareDesign/HardwareDesign/st4_mem.v:2]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/st5_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module st5_wb
WARNING: [VRFC 10-3609] overwriting previous definition of module 'st5_wb' [E:/HardwareDesign/HardwareDesign/st5_wb.v:2]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/test_multi_cycle_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_multi_cycle_cpu
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/VIVADO_Files/HardwareDesign/HardwareDesign.sim/sim_1/behav/xsim'
"xelab -wto d2eb11f40ed0464a8259b19931d01e4d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_multi_cycle_cpu_behav xil_defaultlib.test_multi_cycle_cpu xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto d2eb11f40ed0464a8259b19931d01e4d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_multi_cycle_cpu_behav xil_defaultlib.test_multi_cycle_cpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 32 for port 'display_state' [E:/HardwareDesign/HardwareDesign/test_multi_cycle_cpu.v:42]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'addr' [E:/HardwareDesign/HardwareDesign/multi_cycle_cpu.v:277]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.st1_fetch
Compiling module xil_defaultlib.st2_decode
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.st3_exe
Compiling module xil_defaultlib.st4_mem
Compiling module xil_defaultlib.st5_wb
Compiling module xil_defaultlib.inst_rom
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.multi_cycle_cpu
Compiling module xil_defaultlib.test_multi_cycle_cpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_multi_cycle_cpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/VIVADO_Files/HardwareDesign/HardwareDesign.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_multi_cycle_cpu_behav -key {Behavioral:sim_1:Functional:test_multi_cycle_cpu} -tclbatch {test_multi_cycle_cpu.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source test_multi_cycle_cpu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_multi_cycle_cpu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 831.891 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/VIVADO_Files/HardwareDesign/HardwareDesign.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_multi_cycle_cpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/VIVADO_Files/HardwareDesign/HardwareDesign.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_multi_cycle_cpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
WARNING: [VRFC 10-3609] overwriting previous definition of module 'adder' [E:/HardwareDesign/HardwareDesign/adder.v:2]
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/multi_cycle_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module st1_fetch
INFO: [VRFC 10-311] analyzing module st2_decode
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module alu
WARNING: [VRFC 10-3609] overwriting previous definition of module 'alu' [E:/HardwareDesign/HardwareDesign/alu.v:3]
INFO: [VRFC 10-311] analyzing module st3_exe
INFO: [VRFC 10-311] analyzing module st4_mem
INFO: [VRFC 10-311] analyzing module st5_wb
INFO: [VRFC 10-311] analyzing module inst_rom
WARNING: [VRFC 10-3609] overwriting previous definition of module 'inst_rom' [E:/HardwareDesign/HardwareDesign/inst_rom.v:2]
INFO: [VRFC 10-311] analyzing module data_ram
WARNING: [VRFC 10-3609] overwriting previous definition of module 'data_ram' [E:/HardwareDesign/HardwareDesign/data_ram.v:2]
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-311] analyzing module multi_cycle_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
WARNING: [VRFC 10-3609] overwriting previous definition of module 'regfile' [E:/HardwareDesign/HardwareDesign/regfile.v:2]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/st1_fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module st1_fetch
WARNING: [VRFC 10-3609] overwriting previous definition of module 'st1_fetch' [E:/HardwareDesign/HardwareDesign/st1_fetch.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/st2_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module st2_decode
WARNING: [VRFC 10-3609] overwriting previous definition of module 'st2_decode' [E:/HardwareDesign/HardwareDesign/st2_decode.v:2]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/st3_exe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module st3_exe
WARNING: [VRFC 10-3609] overwriting previous definition of module 'st3_exe' [E:/HardwareDesign/HardwareDesign/st3_exe.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/st4_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module st4_mem
WARNING: [VRFC 10-3609] overwriting previous definition of module 'st4_mem' [E:/HardwareDesign/HardwareDesign/st4_mem.v:2]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/st5_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module st5_wb
WARNING: [VRFC 10-3609] overwriting previous definition of module 'st5_wb' [E:/HardwareDesign/HardwareDesign/st5_wb.v:2]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/test_multi_cycle_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_multi_cycle_cpu
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/VIVADO_Files/HardwareDesign/HardwareDesign.sim/sim_1/behav/xsim'
"xelab -wto d2eb11f40ed0464a8259b19931d01e4d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_multi_cycle_cpu_behav xil_defaultlib.test_multi_cycle_cpu xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto d2eb11f40ed0464a8259b19931d01e4d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_multi_cycle_cpu_behav xil_defaultlib.test_multi_cycle_cpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 32 for port 'display_state' [E:/HardwareDesign/HardwareDesign/test_multi_cycle_cpu.v:42]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'addr' [E:/HardwareDesign/HardwareDesign/multi_cycle_cpu.v:277]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.st1_fetch
Compiling module xil_defaultlib.st2_decode
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.st3_exe
Compiling module xil_defaultlib.st4_mem
Compiling module xil_defaultlib.st5_wb
Compiling module xil_defaultlib.inst_rom
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.multi_cycle_cpu
Compiling module xil_defaultlib.test_multi_cycle_cpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_multi_cycle_cpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/VIVADO_Files/HardwareDesign/HardwareDesign.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_multi_cycle_cpu_behav -key {Behavioral:sim_1:Functional:test_multi_cycle_cpu} -tclbatch {test_multi_cycle_cpu.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source test_multi_cycle_cpu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_multi_cycle_cpu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 865.770 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/VIVADO_Files/HardwareDesign/HardwareDesign.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_multi_cycle_cpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/VIVADO_Files/HardwareDesign/HardwareDesign.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_multi_cycle_cpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
WARNING: [VRFC 10-3609] overwriting previous definition of module 'adder' [E:/HardwareDesign/HardwareDesign/adder.v:2]
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/multi_cycle_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module st1_fetch
INFO: [VRFC 10-311] analyzing module st2_decode
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module alu
WARNING: [VRFC 10-3609] overwriting previous definition of module 'alu' [E:/HardwareDesign/HardwareDesign/alu.v:3]
INFO: [VRFC 10-311] analyzing module st3_exe
INFO: [VRFC 10-311] analyzing module st4_mem
INFO: [VRFC 10-311] analyzing module st5_wb
INFO: [VRFC 10-311] analyzing module inst_rom
WARNING: [VRFC 10-3609] overwriting previous definition of module 'inst_rom' [E:/HardwareDesign/HardwareDesign/inst_rom.v:2]
INFO: [VRFC 10-311] analyzing module data_ram
WARNING: [VRFC 10-3609] overwriting previous definition of module 'data_ram' [E:/HardwareDesign/HardwareDesign/data_ram.v:2]
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-311] analyzing module multi_cycle_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
WARNING: [VRFC 10-3609] overwriting previous definition of module 'regfile' [E:/HardwareDesign/HardwareDesign/regfile.v:2]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/st1_fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module st1_fetch
WARNING: [VRFC 10-3609] overwriting previous definition of module 'st1_fetch' [E:/HardwareDesign/HardwareDesign/st1_fetch.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/st2_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module st2_decode
WARNING: [VRFC 10-3609] overwriting previous definition of module 'st2_decode' [E:/HardwareDesign/HardwareDesign/st2_decode.v:2]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/st3_exe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module st3_exe
WARNING: [VRFC 10-3609] overwriting previous definition of module 'st3_exe' [E:/HardwareDesign/HardwareDesign/st3_exe.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/st4_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module st4_mem
WARNING: [VRFC 10-3609] overwriting previous definition of module 'st4_mem' [E:/HardwareDesign/HardwareDesign/st4_mem.v:2]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/st5_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module st5_wb
WARNING: [VRFC 10-3609] overwriting previous definition of module 'st5_wb' [E:/HardwareDesign/HardwareDesign/st5_wb.v:2]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/test_multi_cycle_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_multi_cycle_cpu
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/VIVADO_Files/HardwareDesign/HardwareDesign.sim/sim_1/behav/xsim'
"xelab -wto d2eb11f40ed0464a8259b19931d01e4d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_multi_cycle_cpu_behav xil_defaultlib.test_multi_cycle_cpu xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto d2eb11f40ed0464a8259b19931d01e4d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_multi_cycle_cpu_behav xil_defaultlib.test_multi_cycle_cpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 32 for port 'display_state' [E:/HardwareDesign/HardwareDesign/test_multi_cycle_cpu.v:42]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'addr' [E:/HardwareDesign/HardwareDesign/multi_cycle_cpu.v:277]
WARNING: [VRFC 10-3283] element index 20 into 'inst_rom' is out of bounds [E:/HardwareDesign/HardwareDesign/inst_rom.v:29]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.st1_fetch
Compiling module xil_defaultlib.st2_decode
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.st3_exe
Compiling module xil_defaultlib.st4_mem
Compiling module xil_defaultlib.st5_wb
Compiling module xil_defaultlib.inst_rom
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.multi_cycle_cpu
Compiling module xil_defaultlib.test_multi_cycle_cpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_multi_cycle_cpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/VIVADO_Files/HardwareDesign/HardwareDesign.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_multi_cycle_cpu_behav -key {Behavioral:sim_1:Functional:test_multi_cycle_cpu} -tclbatch {test_multi_cycle_cpu.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source test_multi_cycle_cpu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_multi_cycle_cpu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 871.230 ; gain = 2.023
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/VIVADO_Files/HardwareDesign/HardwareDesign.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_multi_cycle_cpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/VIVADO_Files/HardwareDesign/HardwareDesign.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_multi_cycle_cpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
WARNING: [VRFC 10-3609] overwriting previous definition of module 'adder' [E:/HardwareDesign/HardwareDesign/adder.v:2]
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/multi_cycle_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module st1_fetch
INFO: [VRFC 10-311] analyzing module st2_decode
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module alu
WARNING: [VRFC 10-3609] overwriting previous definition of module 'alu' [E:/HardwareDesign/HardwareDesign/alu.v:3]
INFO: [VRFC 10-311] analyzing module st3_exe
INFO: [VRFC 10-311] analyzing module st4_mem
INFO: [VRFC 10-311] analyzing module st5_wb
INFO: [VRFC 10-311] analyzing module inst_rom
WARNING: [VRFC 10-3609] overwriting previous definition of module 'inst_rom' [E:/HardwareDesign/HardwareDesign/inst_rom.v:2]
INFO: [VRFC 10-311] analyzing module data_ram
WARNING: [VRFC 10-3609] overwriting previous definition of module 'data_ram' [E:/HardwareDesign/HardwareDesign/data_ram.v:2]
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-311] analyzing module multi_cycle_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
WARNING: [VRFC 10-3609] overwriting previous definition of module 'regfile' [E:/HardwareDesign/HardwareDesign/regfile.v:2]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/st1_fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module st1_fetch
WARNING: [VRFC 10-3609] overwriting previous definition of module 'st1_fetch' [E:/HardwareDesign/HardwareDesign/st1_fetch.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/st2_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module st2_decode
WARNING: [VRFC 10-3609] overwriting previous definition of module 'st2_decode' [E:/HardwareDesign/HardwareDesign/st2_decode.v:2]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/st3_exe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module st3_exe
WARNING: [VRFC 10-3609] overwriting previous definition of module 'st3_exe' [E:/HardwareDesign/HardwareDesign/st3_exe.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/st4_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module st4_mem
WARNING: [VRFC 10-3609] overwriting previous definition of module 'st4_mem' [E:/HardwareDesign/HardwareDesign/st4_mem.v:2]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/st5_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module st5_wb
WARNING: [VRFC 10-3609] overwriting previous definition of module 'st5_wb' [E:/HardwareDesign/HardwareDesign/st5_wb.v:2]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/test_multi_cycle_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_multi_cycle_cpu
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/VIVADO_Files/HardwareDesign/HardwareDesign.sim/sim_1/behav/xsim'
"xelab -wto d2eb11f40ed0464a8259b19931d01e4d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_multi_cycle_cpu_behav xil_defaultlib.test_multi_cycle_cpu xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto d2eb11f40ed0464a8259b19931d01e4d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_multi_cycle_cpu_behav xil_defaultlib.test_multi_cycle_cpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 32 for port 'display_state' [E:/HardwareDesign/HardwareDesign/test_multi_cycle_cpu.v:42]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'addr' [E:/HardwareDesign/HardwareDesign/multi_cycle_cpu.v:277]
WARNING: [VRFC 10-3283] element index 20 into 'inst_rom' is out of bounds [E:/HardwareDesign/HardwareDesign/inst_rom.v:29]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.st1_fetch
Compiling module xil_defaultlib.st2_decode
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.st3_exe
Compiling module xil_defaultlib.st4_mem
Compiling module xil_defaultlib.st5_wb
Compiling module xil_defaultlib.inst_rom
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.multi_cycle_cpu
Compiling module xil_defaultlib.test_multi_cycle_cpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_multi_cycle_cpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/VIVADO_Files/HardwareDesign/HardwareDesign.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_multi_cycle_cpu_behav -key {Behavioral:sim_1:Functional:test_multi_cycle_cpu} -tclbatch {test_multi_cycle_cpu.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source test_multi_cycle_cpu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_multi_cycle_cpu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 871.230 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/VIVADO_Files/HardwareDesign/HardwareDesign.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_multi_cycle_cpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/VIVADO_Files/HardwareDesign/HardwareDesign.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_multi_cycle_cpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
WARNING: [VRFC 10-3609] overwriting previous definition of module 'adder' [E:/HardwareDesign/HardwareDesign/adder.v:2]
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/multi_cycle_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module st1_fetch
INFO: [VRFC 10-311] analyzing module st2_decode
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module alu
WARNING: [VRFC 10-3609] overwriting previous definition of module 'alu' [E:/HardwareDesign/HardwareDesign/alu.v:3]
INFO: [VRFC 10-311] analyzing module st3_exe
INFO: [VRFC 10-311] analyzing module st4_mem
INFO: [VRFC 10-311] analyzing module st5_wb
INFO: [VRFC 10-311] analyzing module inst_rom
WARNING: [VRFC 10-3609] overwriting previous definition of module 'inst_rom' [E:/HardwareDesign/HardwareDesign/inst_rom.v:2]
INFO: [VRFC 10-311] analyzing module data_ram
WARNING: [VRFC 10-3609] overwriting previous definition of module 'data_ram' [E:/HardwareDesign/HardwareDesign/data_ram.v:2]
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-311] analyzing module multi_cycle_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
WARNING: [VRFC 10-3609] overwriting previous definition of module 'regfile' [E:/HardwareDesign/HardwareDesign/regfile.v:2]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/st1_fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module st1_fetch
WARNING: [VRFC 10-3609] overwriting previous definition of module 'st1_fetch' [E:/HardwareDesign/HardwareDesign/st1_fetch.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/st2_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module st2_decode
WARNING: [VRFC 10-3609] overwriting previous definition of module 'st2_decode' [E:/HardwareDesign/HardwareDesign/st2_decode.v:2]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/st3_exe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module st3_exe
WARNING: [VRFC 10-3609] overwriting previous definition of module 'st3_exe' [E:/HardwareDesign/HardwareDesign/st3_exe.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/st4_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module st4_mem
WARNING: [VRFC 10-3609] overwriting previous definition of module 'st4_mem' [E:/HardwareDesign/HardwareDesign/st4_mem.v:2]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/st5_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module st5_wb
WARNING: [VRFC 10-3609] overwriting previous definition of module 'st5_wb' [E:/HardwareDesign/HardwareDesign/st5_wb.v:2]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/test_multi_cycle_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_multi_cycle_cpu
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/VIVADO_Files/HardwareDesign/HardwareDesign.sim/sim_1/behav/xsim'
"xelab -wto d2eb11f40ed0464a8259b19931d01e4d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_multi_cycle_cpu_behav xil_defaultlib.test_multi_cycle_cpu xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto d2eb11f40ed0464a8259b19931d01e4d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_multi_cycle_cpu_behav xil_defaultlib.test_multi_cycle_cpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 32 for port 'display_state' [E:/HardwareDesign/HardwareDesign/test_multi_cycle_cpu.v:42]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'addr' [E:/HardwareDesign/HardwareDesign/multi_cycle_cpu.v:277]
WARNING: [VRFC 10-3283] element index 20 into 'inst_rom' is out of bounds [E:/HardwareDesign/HardwareDesign/inst_rom.v:29]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.st1_fetch
Compiling module xil_defaultlib.st2_decode
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.st3_exe
Compiling module xil_defaultlib.st4_mem
Compiling module xil_defaultlib.st5_wb
Compiling module xil_defaultlib.inst_rom
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.multi_cycle_cpu
Compiling module xil_defaultlib.test_multi_cycle_cpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_multi_cycle_cpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/VIVADO_Files/HardwareDesign/HardwareDesign.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_multi_cycle_cpu_behav -key {Behavioral:sim_1:Functional:test_multi_cycle_cpu} -tclbatch {test_multi_cycle_cpu.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source test_multi_cycle_cpu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_multi_cycle_cpu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 874.414 ; gain = 0.930
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/VIVADO_Files/HardwareDesign/HardwareDesign.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_multi_cycle_cpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/VIVADO_Files/HardwareDesign/HardwareDesign.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_multi_cycle_cpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
WARNING: [VRFC 10-3609] overwriting previous definition of module 'adder' [E:/HardwareDesign/HardwareDesign/adder.v:2]
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/multi_cycle_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module st1_fetch
INFO: [VRFC 10-311] analyzing module st2_decode
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module alu
WARNING: [VRFC 10-3609] overwriting previous definition of module 'alu' [E:/HardwareDesign/HardwareDesign/alu.v:3]
INFO: [VRFC 10-311] analyzing module st3_exe
INFO: [VRFC 10-311] analyzing module st4_mem
INFO: [VRFC 10-311] analyzing module st5_wb
INFO: [VRFC 10-311] analyzing module inst_rom
WARNING: [VRFC 10-3609] overwriting previous definition of module 'inst_rom' [E:/HardwareDesign/HardwareDesign/inst_rom.v:2]
INFO: [VRFC 10-311] analyzing module data_ram
WARNING: [VRFC 10-3609] overwriting previous definition of module 'data_ram' [E:/HardwareDesign/HardwareDesign/data_ram.v:2]
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-311] analyzing module multi_cycle_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
WARNING: [VRFC 10-3609] overwriting previous definition of module 'regfile' [E:/HardwareDesign/HardwareDesign/regfile.v:2]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/st1_fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module st1_fetch
WARNING: [VRFC 10-3609] overwriting previous definition of module 'st1_fetch' [E:/HardwareDesign/HardwareDesign/st1_fetch.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/st2_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module st2_decode
WARNING: [VRFC 10-3609] overwriting previous definition of module 'st2_decode' [E:/HardwareDesign/HardwareDesign/st2_decode.v:2]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/st3_exe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module st3_exe
WARNING: [VRFC 10-3609] overwriting previous definition of module 'st3_exe' [E:/HardwareDesign/HardwareDesign/st3_exe.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/st4_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module st4_mem
WARNING: [VRFC 10-3609] overwriting previous definition of module 'st4_mem' [E:/HardwareDesign/HardwareDesign/st4_mem.v:2]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/st5_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module st5_wb
WARNING: [VRFC 10-3609] overwriting previous definition of module 'st5_wb' [E:/HardwareDesign/HardwareDesign/st5_wb.v:2]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/test_multi_cycle_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_multi_cycle_cpu
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/VIVADO_Files/HardwareDesign/HardwareDesign.sim/sim_1/behav/xsim'
"xelab -wto d2eb11f40ed0464a8259b19931d01e4d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_multi_cycle_cpu_behav xil_defaultlib.test_multi_cycle_cpu xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto d2eb11f40ed0464a8259b19931d01e4d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_multi_cycle_cpu_behav xil_defaultlib.test_multi_cycle_cpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 32 for port 'display_state' [E:/HardwareDesign/HardwareDesign/test_multi_cycle_cpu.v:42]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'addr' [E:/HardwareDesign/HardwareDesign/multi_cycle_cpu.v:277]
WARNING: [VRFC 10-3283] element index 20 into 'inst_rom' is out of bounds [E:/HardwareDesign/HardwareDesign/inst_rom.v:29]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.st1_fetch
Compiling module xil_defaultlib.st2_decode
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.st3_exe
Compiling module xil_defaultlib.st4_mem
Compiling module xil_defaultlib.st5_wb
Compiling module xil_defaultlib.inst_rom
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.multi_cycle_cpu
Compiling module xil_defaultlib.test_multi_cycle_cpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_multi_cycle_cpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/VIVADO_Files/HardwareDesign/HardwareDesign.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_multi_cycle_cpu_behav -key {Behavioral:sim_1:Functional:test_multi_cycle_cpu} -tclbatch {test_multi_cycle_cpu.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source test_multi_cycle_cpu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_multi_cycle_cpu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 874.680 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/VIVADO_Files/HardwareDesign/HardwareDesign.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_multi_cycle_cpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/VIVADO_Files/HardwareDesign/HardwareDesign.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_multi_cycle_cpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
WARNING: [VRFC 10-3609] overwriting previous definition of module 'adder' [E:/HardwareDesign/HardwareDesign/adder.v:2]
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/multi_cycle_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module st1_fetch
INFO: [VRFC 10-311] analyzing module st2_decode
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module alu
WARNING: [VRFC 10-3609] overwriting previous definition of module 'alu' [E:/HardwareDesign/HardwareDesign/alu.v:3]
INFO: [VRFC 10-311] analyzing module st3_exe
INFO: [VRFC 10-311] analyzing module st4_mem
INFO: [VRFC 10-311] analyzing module st5_wb
INFO: [VRFC 10-311] analyzing module inst_rom
WARNING: [VRFC 10-3609] overwriting previous definition of module 'inst_rom' [E:/HardwareDesign/HardwareDesign/inst_rom.v:2]
INFO: [VRFC 10-311] analyzing module data_ram
WARNING: [VRFC 10-3609] overwriting previous definition of module 'data_ram' [E:/HardwareDesign/HardwareDesign/data_ram.v:2]
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-311] analyzing module multi_cycle_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
WARNING: [VRFC 10-3609] overwriting previous definition of module 'regfile' [E:/HardwareDesign/HardwareDesign/regfile.v:2]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/st1_fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module st1_fetch
WARNING: [VRFC 10-3609] overwriting previous definition of module 'st1_fetch' [E:/HardwareDesign/HardwareDesign/st1_fetch.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/st2_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module st2_decode
WARNING: [VRFC 10-3609] overwriting previous definition of module 'st2_decode' [E:/HardwareDesign/HardwareDesign/st2_decode.v:2]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/st3_exe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module st3_exe
WARNING: [VRFC 10-3609] overwriting previous definition of module 'st3_exe' [E:/HardwareDesign/HardwareDesign/st3_exe.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/st4_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module st4_mem
WARNING: [VRFC 10-3609] overwriting previous definition of module 'st4_mem' [E:/HardwareDesign/HardwareDesign/st4_mem.v:2]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/st5_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module st5_wb
WARNING: [VRFC 10-3609] overwriting previous definition of module 'st5_wb' [E:/HardwareDesign/HardwareDesign/st5_wb.v:2]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/test_multi_cycle_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_multi_cycle_cpu
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/VIVADO_Files/HardwareDesign/HardwareDesign.sim/sim_1/behav/xsim'
"xelab -wto d2eb11f40ed0464a8259b19931d01e4d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_multi_cycle_cpu_behav xil_defaultlib.test_multi_cycle_cpu xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto d2eb11f40ed0464a8259b19931d01e4d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_multi_cycle_cpu_behav xil_defaultlib.test_multi_cycle_cpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 32 for port 'display_state' [E:/HardwareDesign/HardwareDesign/test_multi_cycle_cpu.v:42]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'addr' [E:/HardwareDesign/HardwareDesign/multi_cycle_cpu.v:277]
WARNING: [VRFC 10-3283] element index 20 into 'inst_rom' is out of bounds [E:/HardwareDesign/HardwareDesign/inst_rom.v:29]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.st1_fetch
Compiling module xil_defaultlib.st2_decode
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.st3_exe
Compiling module xil_defaultlib.st4_mem
Compiling module xil_defaultlib.st5_wb
Compiling module xil_defaultlib.inst_rom
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.multi_cycle_cpu
Compiling module xil_defaultlib.test_multi_cycle_cpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_multi_cycle_cpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/VIVADO_Files/HardwareDesign/HardwareDesign.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_multi_cycle_cpu_behav -key {Behavioral:sim_1:Functional:test_multi_cycle_cpu} -tclbatch {test_multi_cycle_cpu.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source test_multi_cycle_cpu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_multi_cycle_cpu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 874.680 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/VIVADO_Files/HardwareDesign/HardwareDesign.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_multi_cycle_cpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/VIVADO_Files/HardwareDesign/HardwareDesign.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_multi_cycle_cpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
WARNING: [VRFC 10-3609] overwriting previous definition of module 'adder' [E:/HardwareDesign/HardwareDesign/adder.v:2]
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/multi_cycle_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module st1_fetch
INFO: [VRFC 10-311] analyzing module st2_decode
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module alu
WARNING: [VRFC 10-3609] overwriting previous definition of module 'alu' [E:/HardwareDesign/HardwareDesign/alu.v:3]
INFO: [VRFC 10-311] analyzing module st3_exe
INFO: [VRFC 10-311] analyzing module st4_mem
INFO: [VRFC 10-311] analyzing module st5_wb
INFO: [VRFC 10-311] analyzing module inst_rom
WARNING: [VRFC 10-3609] overwriting previous definition of module 'inst_rom' [E:/HardwareDesign/HardwareDesign/inst_rom.v:2]
INFO: [VRFC 10-311] analyzing module data_ram
WARNING: [VRFC 10-3609] overwriting previous definition of module 'data_ram' [E:/HardwareDesign/HardwareDesign/data_ram.v:2]
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-311] analyzing module multi_cycle_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
WARNING: [VRFC 10-3609] overwriting previous definition of module 'regfile' [E:/HardwareDesign/HardwareDesign/regfile.v:2]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/st1_fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module st1_fetch
WARNING: [VRFC 10-3609] overwriting previous definition of module 'st1_fetch' [E:/HardwareDesign/HardwareDesign/st1_fetch.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/st2_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module st2_decode
WARNING: [VRFC 10-3609] overwriting previous definition of module 'st2_decode' [E:/HardwareDesign/HardwareDesign/st2_decode.v:2]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/st3_exe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module st3_exe
WARNING: [VRFC 10-3609] overwriting previous definition of module 'st3_exe' [E:/HardwareDesign/HardwareDesign/st3_exe.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/st4_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module st4_mem
WARNING: [VRFC 10-3609] overwriting previous definition of module 'st4_mem' [E:/HardwareDesign/HardwareDesign/st4_mem.v:2]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/st5_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module st5_wb
WARNING: [VRFC 10-3609] overwriting previous definition of module 'st5_wb' [E:/HardwareDesign/HardwareDesign/st5_wb.v:2]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/test_multi_cycle_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_multi_cycle_cpu
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/VIVADO_Files/HardwareDesign/HardwareDesign.sim/sim_1/behav/xsim'
"xelab -wto d2eb11f40ed0464a8259b19931d01e4d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_multi_cycle_cpu_behav xil_defaultlib.test_multi_cycle_cpu xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto d2eb11f40ed0464a8259b19931d01e4d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_multi_cycle_cpu_behav xil_defaultlib.test_multi_cycle_cpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 32 for port 'display_state' [E:/HardwareDesign/HardwareDesign/test_multi_cycle_cpu.v:35]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'addr' [E:/HardwareDesign/HardwareDesign/multi_cycle_cpu.v:277]
WARNING: [VRFC 10-3283] element index 20 into 'inst_rom' is out of bounds [E:/HardwareDesign/HardwareDesign/inst_rom.v:29]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.st1_fetch
Compiling module xil_defaultlib.st2_decode
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.st3_exe
Compiling module xil_defaultlib.st4_mem
Compiling module xil_defaultlib.st5_wb
Compiling module xil_defaultlib.inst_rom
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.multi_cycle_cpu
Compiling module xil_defaultlib.test_multi_cycle_cpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_multi_cycle_cpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/VIVADO_Files/HardwareDesign/HardwareDesign.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_multi_cycle_cpu_behav -key {Behavioral:sim_1:Functional:test_multi_cycle_cpu} -tclbatch {test_multi_cycle_cpu.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source test_multi_cycle_cpu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_multi_cycle_cpu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 876.574 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/VIVADO_Files/HardwareDesign/HardwareDesign.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_multi_cycle_cpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/VIVADO_Files/HardwareDesign/HardwareDesign.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_multi_cycle_cpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
WARNING: [VRFC 10-3609] overwriting previous definition of module 'adder' [E:/HardwareDesign/HardwareDesign/adder.v:2]
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/multi_cycle_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module st1_fetch
INFO: [VRFC 10-311] analyzing module st2_decode
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module alu
WARNING: [VRFC 10-3609] overwriting previous definition of module 'alu' [E:/HardwareDesign/HardwareDesign/alu.v:3]
INFO: [VRFC 10-311] analyzing module st3_exe
INFO: [VRFC 10-311] analyzing module st4_mem
INFO: [VRFC 10-311] analyzing module st5_wb
INFO: [VRFC 10-311] analyzing module inst_rom
WARNING: [VRFC 10-3609] overwriting previous definition of module 'inst_rom' [E:/HardwareDesign/HardwareDesign/inst_rom.v:2]
INFO: [VRFC 10-311] analyzing module data_ram
WARNING: [VRFC 10-3609] overwriting previous definition of module 'data_ram' [E:/HardwareDesign/HardwareDesign/data_ram.v:2]
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-311] analyzing module multi_cycle_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
WARNING: [VRFC 10-3609] overwriting previous definition of module 'regfile' [E:/HardwareDesign/HardwareDesign/regfile.v:2]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/st1_fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module st1_fetch
WARNING: [VRFC 10-3609] overwriting previous definition of module 'st1_fetch' [E:/HardwareDesign/HardwareDesign/st1_fetch.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/st2_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module st2_decode
WARNING: [VRFC 10-3609] overwriting previous definition of module 'st2_decode' [E:/HardwareDesign/HardwareDesign/st2_decode.v:2]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/st3_exe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module st3_exe
WARNING: [VRFC 10-3609] overwriting previous definition of module 'st3_exe' [E:/HardwareDesign/HardwareDesign/st3_exe.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/st4_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module st4_mem
WARNING: [VRFC 10-3609] overwriting previous definition of module 'st4_mem' [E:/HardwareDesign/HardwareDesign/st4_mem.v:2]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/st5_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module st5_wb
WARNING: [VRFC 10-3609] overwriting previous definition of module 'st5_wb' [E:/HardwareDesign/HardwareDesign/st5_wb.v:2]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/test_multi_cycle_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_multi_cycle_cpu
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/VIVADO_Files/HardwareDesign/HardwareDesign.sim/sim_1/behav/xsim'
"xelab -wto d2eb11f40ed0464a8259b19931d01e4d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_multi_cycle_cpu_behav xil_defaultlib.test_multi_cycle_cpu xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto d2eb11f40ed0464a8259b19931d01e4d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_multi_cycle_cpu_behav xil_defaultlib.test_multi_cycle_cpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 32 for port 'display_state' [E:/HardwareDesign/HardwareDesign/test_multi_cycle_cpu.v:35]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'addr' [E:/HardwareDesign/HardwareDesign/multi_cycle_cpu.v:277]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.st1_fetch
Compiling module xil_defaultlib.st2_decode
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.st3_exe
Compiling module xil_defaultlib.st4_mem
Compiling module xil_defaultlib.st5_wb
Compiling module xil_defaultlib.inst_rom
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.multi_cycle_cpu
Compiling module xil_defaultlib.test_multi_cycle_cpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_multi_cycle_cpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/VIVADO_Files/HardwareDesign/HardwareDesign.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_multi_cycle_cpu_behav -key {Behavioral:sim_1:Functional:test_multi_cycle_cpu} -tclbatch {test_multi_cycle_cpu.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source test_multi_cycle_cpu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_multi_cycle_cpu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 878.535 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/VIVADO_Files/HardwareDesign/HardwareDesign.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_multi_cycle_cpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/VIVADO_Files/HardwareDesign/HardwareDesign.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_multi_cycle_cpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
WARNING: [VRFC 10-3609] overwriting previous definition of module 'adder' [E:/HardwareDesign/HardwareDesign/adder.v:2]
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/multi_cycle_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module st1_fetch
INFO: [VRFC 10-311] analyzing module st2_decode
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module alu
WARNING: [VRFC 10-3609] overwriting previous definition of module 'alu' [E:/HardwareDesign/HardwareDesign/alu.v:3]
INFO: [VRFC 10-311] analyzing module st3_exe
INFO: [VRFC 10-311] analyzing module st4_mem
INFO: [VRFC 10-311] analyzing module st5_wb
INFO: [VRFC 10-311] analyzing module inst_rom
WARNING: [VRFC 10-3609] overwriting previous definition of module 'inst_rom' [E:/HardwareDesign/HardwareDesign/inst_rom.v:2]
INFO: [VRFC 10-311] analyzing module data_ram
WARNING: [VRFC 10-3609] overwriting previous definition of module 'data_ram' [E:/HardwareDesign/HardwareDesign/data_ram.v:2]
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-311] analyzing module multi_cycle_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
WARNING: [VRFC 10-3609] overwriting previous definition of module 'regfile' [E:/HardwareDesign/HardwareDesign/regfile.v:2]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/st1_fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module st1_fetch
WARNING: [VRFC 10-3609] overwriting previous definition of module 'st1_fetch' [E:/HardwareDesign/HardwareDesign/st1_fetch.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/st2_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module st2_decode
WARNING: [VRFC 10-3609] overwriting previous definition of module 'st2_decode' [E:/HardwareDesign/HardwareDesign/st2_decode.v:2]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/st3_exe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module st3_exe
WARNING: [VRFC 10-3609] overwriting previous definition of module 'st3_exe' [E:/HardwareDesign/HardwareDesign/st3_exe.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/st4_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module st4_mem
WARNING: [VRFC 10-3609] overwriting previous definition of module 'st4_mem' [E:/HardwareDesign/HardwareDesign/st4_mem.v:2]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/st5_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module st5_wb
WARNING: [VRFC 10-3609] overwriting previous definition of module 'st5_wb' [E:/HardwareDesign/HardwareDesign/st5_wb.v:2]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/test_multi_cycle_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_multi_cycle_cpu
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/VIVADO_Files/HardwareDesign/HardwareDesign.sim/sim_1/behav/xsim'
"xelab -wto d2eb11f40ed0464a8259b19931d01e4d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_multi_cycle_cpu_behav xil_defaultlib.test_multi_cycle_cpu xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto d2eb11f40ed0464a8259b19931d01e4d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_multi_cycle_cpu_behav xil_defaultlib.test_multi_cycle_cpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 32 for port 'display_state' [E:/HardwareDesign/HardwareDesign/test_multi_cycle_cpu.v:35]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'addr' [E:/HardwareDesign/HardwareDesign/multi_cycle_cpu.v:277]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.st1_fetch
Compiling module xil_defaultlib.st2_decode
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.st3_exe
Compiling module xil_defaultlib.st4_mem
Compiling module xil_defaultlib.st5_wb
Compiling module xil_defaultlib.inst_rom
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.multi_cycle_cpu
Compiling module xil_defaultlib.test_multi_cycle_cpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_multi_cycle_cpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/VIVADO_Files/HardwareDesign/HardwareDesign.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_multi_cycle_cpu_behav -key {Behavioral:sim_1:Functional:test_multi_cycle_cpu} -tclbatch {test_multi_cycle_cpu.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source test_multi_cycle_cpu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_multi_cycle_cpu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 881.223 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/VIVADO_Files/HardwareDesign/HardwareDesign.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_multi_cycle_cpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/VIVADO_Files/HardwareDesign/HardwareDesign.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_multi_cycle_cpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
WARNING: [VRFC 10-3609] overwriting previous definition of module 'adder' [E:/HardwareDesign/HardwareDesign/adder.v:2]
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/multi_cycle_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module st1_fetch
INFO: [VRFC 10-311] analyzing module st2_decode
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module alu
WARNING: [VRFC 10-3609] overwriting previous definition of module 'alu' [E:/HardwareDesign/HardwareDesign/alu.v:3]
INFO: [VRFC 10-311] analyzing module st3_exe
INFO: [VRFC 10-311] analyzing module st4_mem
INFO: [VRFC 10-311] analyzing module st5_wb
INFO: [VRFC 10-311] analyzing module inst_rom
WARNING: [VRFC 10-3609] overwriting previous definition of module 'inst_rom' [E:/HardwareDesign/HardwareDesign/inst_rom.v:2]
INFO: [VRFC 10-311] analyzing module data_ram
WARNING: [VRFC 10-3609] overwriting previous definition of module 'data_ram' [E:/HardwareDesign/HardwareDesign/data_ram.v:2]
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-311] analyzing module multi_cycle_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
WARNING: [VRFC 10-3609] overwriting previous definition of module 'regfile' [E:/HardwareDesign/HardwareDesign/regfile.v:2]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/st1_fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module st1_fetch
WARNING: [VRFC 10-3609] overwriting previous definition of module 'st1_fetch' [E:/HardwareDesign/HardwareDesign/st1_fetch.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/st2_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module st2_decode
WARNING: [VRFC 10-3609] overwriting previous definition of module 'st2_decode' [E:/HardwareDesign/HardwareDesign/st2_decode.v:2]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/st3_exe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module st3_exe
WARNING: [VRFC 10-3609] overwriting previous definition of module 'st3_exe' [E:/HardwareDesign/HardwareDesign/st3_exe.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/st4_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module st4_mem
WARNING: [VRFC 10-3609] overwriting previous definition of module 'st4_mem' [E:/HardwareDesign/HardwareDesign/st4_mem.v:2]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/st5_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module st5_wb
WARNING: [VRFC 10-3609] overwriting previous definition of module 'st5_wb' [E:/HardwareDesign/HardwareDesign/st5_wb.v:2]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/test_multi_cycle_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_multi_cycle_cpu
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/VIVADO_Files/HardwareDesign/HardwareDesign.sim/sim_1/behav/xsim'
"xelab -wto d2eb11f40ed0464a8259b19931d01e4d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_multi_cycle_cpu_behav xil_defaultlib.test_multi_cycle_cpu xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto d2eb11f40ed0464a8259b19931d01e4d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_multi_cycle_cpu_behav xil_defaultlib.test_multi_cycle_cpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 32 for port 'display_state' [E:/HardwareDesign/HardwareDesign/test_multi_cycle_cpu.v:35]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'addr' [E:/HardwareDesign/HardwareDesign/multi_cycle_cpu.v:277]
WARNING: [VRFC 10-3283] element index 20 into 'inst_rom' is out of bounds [E:/HardwareDesign/HardwareDesign/inst_rom.v:30]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.st1_fetch
Compiling module xil_defaultlib.st2_decode
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.st3_exe
Compiling module xil_defaultlib.st4_mem
Compiling module xil_defaultlib.st5_wb
Compiling module xil_defaultlib.inst_rom
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.multi_cycle_cpu
Compiling module xil_defaultlib.test_multi_cycle_cpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_multi_cycle_cpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/VIVADO_Files/HardwareDesign/HardwareDesign.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_multi_cycle_cpu_behav -key {Behavioral:sim_1:Functional:test_multi_cycle_cpu} -tclbatch {test_multi_cycle_cpu.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source test_multi_cycle_cpu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_multi_cycle_cpu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 883.965 ; gain = 2.742
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/VIVADO_Files/HardwareDesign/HardwareDesign.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_multi_cycle_cpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/VIVADO_Files/HardwareDesign/HardwareDesign.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_multi_cycle_cpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
WARNING: [VRFC 10-3609] overwriting previous definition of module 'adder' [E:/HardwareDesign/HardwareDesign/adder.v:2]
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/multi_cycle_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module st1_fetch
INFO: [VRFC 10-311] analyzing module st2_decode
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module alu
WARNING: [VRFC 10-3609] overwriting previous definition of module 'alu' [E:/HardwareDesign/HardwareDesign/alu.v:3]
INFO: [VRFC 10-311] analyzing module st3_exe
INFO: [VRFC 10-311] analyzing module st4_mem
INFO: [VRFC 10-311] analyzing module st5_wb
INFO: [VRFC 10-311] analyzing module inst_rom
WARNING: [VRFC 10-3609] overwriting previous definition of module 'inst_rom' [E:/HardwareDesign/HardwareDesign/inst_rom.v:2]
INFO: [VRFC 10-311] analyzing module data_ram
WARNING: [VRFC 10-3609] overwriting previous definition of module 'data_ram' [E:/HardwareDesign/HardwareDesign/data_ram.v:2]
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-311] analyzing module multi_cycle_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
WARNING: [VRFC 10-3609] overwriting previous definition of module 'regfile' [E:/HardwareDesign/HardwareDesign/regfile.v:2]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/st1_fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module st1_fetch
WARNING: [VRFC 10-3609] overwriting previous definition of module 'st1_fetch' [E:/HardwareDesign/HardwareDesign/st1_fetch.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/st2_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module st2_decode
WARNING: [VRFC 10-3609] overwriting previous definition of module 'st2_decode' [E:/HardwareDesign/HardwareDesign/st2_decode.v:2]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/st3_exe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module st3_exe
WARNING: [VRFC 10-3609] overwriting previous definition of module 'st3_exe' [E:/HardwareDesign/HardwareDesign/st3_exe.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/st4_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module st4_mem
WARNING: [VRFC 10-3609] overwriting previous definition of module 'st4_mem' [E:/HardwareDesign/HardwareDesign/st4_mem.v:2]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/st5_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module st5_wb
WARNING: [VRFC 10-3609] overwriting previous definition of module 'st5_wb' [E:/HardwareDesign/HardwareDesign/st5_wb.v:2]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/test_multi_cycle_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_multi_cycle_cpu
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/VIVADO_Files/HardwareDesign/HardwareDesign.sim/sim_1/behav/xsim'
"xelab -wto d2eb11f40ed0464a8259b19931d01e4d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_multi_cycle_cpu_behav xil_defaultlib.test_multi_cycle_cpu xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto d2eb11f40ed0464a8259b19931d01e4d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_multi_cycle_cpu_behav xil_defaultlib.test_multi_cycle_cpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 32 for port 'display_state' [E:/HardwareDesign/HardwareDesign/test_multi_cycle_cpu.v:35]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'addr' [E:/HardwareDesign/HardwareDesign/multi_cycle_cpu.v:277]
WARNING: [VRFC 10-3283] element index 20 into 'inst_rom' is out of bounds [E:/HardwareDesign/HardwareDesign/inst_rom.v:30]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.st1_fetch
Compiling module xil_defaultlib.st2_decode
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.st3_exe
Compiling module xil_defaultlib.st4_mem
Compiling module xil_defaultlib.st5_wb
Compiling module xil_defaultlib.inst_rom
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.multi_cycle_cpu
Compiling module xil_defaultlib.test_multi_cycle_cpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_multi_cycle_cpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/VIVADO_Files/HardwareDesign/HardwareDesign.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_multi_cycle_cpu_behav -key {Behavioral:sim_1:Functional:test_multi_cycle_cpu} -tclbatch {test_multi_cycle_cpu.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source test_multi_cycle_cpu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_multi_cycle_cpu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 884.488 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/VIVADO_Files/HardwareDesign/HardwareDesign.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_multi_cycle_cpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/VIVADO_Files/HardwareDesign/HardwareDesign.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_multi_cycle_cpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
WARNING: [VRFC 10-3609] overwriting previous definition of module 'adder' [E:/HardwareDesign/HardwareDesign/adder.v:2]
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/multi_cycle_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module st1_fetch
INFO: [VRFC 10-311] analyzing module st2_decode
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module alu
WARNING: [VRFC 10-3609] overwriting previous definition of module 'alu' [E:/HardwareDesign/HardwareDesign/alu.v:3]
INFO: [VRFC 10-311] analyzing module st3_exe
INFO: [VRFC 10-311] analyzing module st4_mem
INFO: [VRFC 10-311] analyzing module st5_wb
INFO: [VRFC 10-311] analyzing module inst_rom
WARNING: [VRFC 10-3609] overwriting previous definition of module 'inst_rom' [E:/HardwareDesign/HardwareDesign/inst_rom.v:2]
INFO: [VRFC 10-311] analyzing module data_ram
WARNING: [VRFC 10-3609] overwriting previous definition of module 'data_ram' [E:/HardwareDesign/HardwareDesign/data_ram.v:2]
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-311] analyzing module multi_cycle_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
WARNING: [VRFC 10-3609] overwriting previous definition of module 'regfile' [E:/HardwareDesign/HardwareDesign/regfile.v:2]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/st1_fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module st1_fetch
WARNING: [VRFC 10-3609] overwriting previous definition of module 'st1_fetch' [E:/HardwareDesign/HardwareDesign/st1_fetch.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/st2_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module st2_decode
WARNING: [VRFC 10-3609] overwriting previous definition of module 'st2_decode' [E:/HardwareDesign/HardwareDesign/st2_decode.v:2]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/st3_exe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module st3_exe
WARNING: [VRFC 10-3609] overwriting previous definition of module 'st3_exe' [E:/HardwareDesign/HardwareDesign/st3_exe.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/st4_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module st4_mem
WARNING: [VRFC 10-3609] overwriting previous definition of module 'st4_mem' [E:/HardwareDesign/HardwareDesign/st4_mem.v:2]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/st5_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module st5_wb
WARNING: [VRFC 10-3609] overwriting previous definition of module 'st5_wb' [E:/HardwareDesign/HardwareDesign/st5_wb.v:2]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/test_multi_cycle_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_multi_cycle_cpu
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/VIVADO_Files/HardwareDesign/HardwareDesign.sim/sim_1/behav/xsim'
"xelab -wto d2eb11f40ed0464a8259b19931d01e4d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_multi_cycle_cpu_behav xil_defaultlib.test_multi_cycle_cpu xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto d2eb11f40ed0464a8259b19931d01e4d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_multi_cycle_cpu_behav xil_defaultlib.test_multi_cycle_cpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 32 for port 'display_state' [E:/HardwareDesign/HardwareDesign/test_multi_cycle_cpu.v:35]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'addr' [E:/HardwareDesign/HardwareDesign/multi_cycle_cpu.v:277]
WARNING: [VRFC 10-3283] element index 20 into 'inst_rom' is out of bounds [E:/HardwareDesign/HardwareDesign/inst_rom.v:30]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.st1_fetch
Compiling module xil_defaultlib.st2_decode
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.st3_exe
Compiling module xil_defaultlib.st4_mem
Compiling module xil_defaultlib.st5_wb
Compiling module xil_defaultlib.inst_rom
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.multi_cycle_cpu
Compiling module xil_defaultlib.test_multi_cycle_cpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_multi_cycle_cpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/VIVADO_Files/HardwareDesign/HardwareDesign.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_multi_cycle_cpu_behav -key {Behavioral:sim_1:Functional:test_multi_cycle_cpu} -tclbatch {test_multi_cycle_cpu.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source test_multi_cycle_cpu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_multi_cycle_cpu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 888.625 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/VIVADO_Files/HardwareDesign/HardwareDesign.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_multi_cycle_cpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/VIVADO_Files/HardwareDesign/HardwareDesign.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_multi_cycle_cpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
WARNING: [VRFC 10-3609] overwriting previous definition of module 'adder' [E:/HardwareDesign/HardwareDesign/adder.v:2]
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/multi_cycle_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module st1_fetch
INFO: [VRFC 10-311] analyzing module st2_decode
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module alu
WARNING: [VRFC 10-3609] overwriting previous definition of module 'alu' [E:/HardwareDesign/HardwareDesign/alu.v:3]
INFO: [VRFC 10-311] analyzing module st3_exe
INFO: [VRFC 10-311] analyzing module st4_mem
INFO: [VRFC 10-311] analyzing module st5_wb
INFO: [VRFC 10-311] analyzing module inst_rom
WARNING: [VRFC 10-3609] overwriting previous definition of module 'inst_rom' [E:/HardwareDesign/HardwareDesign/inst_rom.v:2]
INFO: [VRFC 10-311] analyzing module data_ram
WARNING: [VRFC 10-3609] overwriting previous definition of module 'data_ram' [E:/HardwareDesign/HardwareDesign/data_ram.v:2]
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-311] analyzing module multi_cycle_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
WARNING: [VRFC 10-3609] overwriting previous definition of module 'regfile' [E:/HardwareDesign/HardwareDesign/regfile.v:2]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/st1_fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module st1_fetch
WARNING: [VRFC 10-3609] overwriting previous definition of module 'st1_fetch' [E:/HardwareDesign/HardwareDesign/st1_fetch.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/st2_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module st2_decode
WARNING: [VRFC 10-3609] overwriting previous definition of module 'st2_decode' [E:/HardwareDesign/HardwareDesign/st2_decode.v:2]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/st3_exe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module st3_exe
WARNING: [VRFC 10-3609] overwriting previous definition of module 'st3_exe' [E:/HardwareDesign/HardwareDesign/st3_exe.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/st4_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module st4_mem
WARNING: [VRFC 10-3609] overwriting previous definition of module 'st4_mem' [E:/HardwareDesign/HardwareDesign/st4_mem.v:2]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/st5_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module st5_wb
WARNING: [VRFC 10-3609] overwriting previous definition of module 'st5_wb' [E:/HardwareDesign/HardwareDesign/st5_wb.v:2]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/test_multi_cycle_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_multi_cycle_cpu
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/VIVADO_Files/HardwareDesign/HardwareDesign.sim/sim_1/behav/xsim'
"xelab -wto d2eb11f40ed0464a8259b19931d01e4d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_multi_cycle_cpu_behav xil_defaultlib.test_multi_cycle_cpu xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto d2eb11f40ed0464a8259b19931d01e4d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_multi_cycle_cpu_behav xil_defaultlib.test_multi_cycle_cpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 32 for port 'display_state' [E:/HardwareDesign/HardwareDesign/test_multi_cycle_cpu.v:35]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'addr' [E:/HardwareDesign/HardwareDesign/multi_cycle_cpu.v:277]
WARNING: [VRFC 10-3283] element index 20 into 'inst_rom' is out of bounds [E:/HardwareDesign/HardwareDesign/inst_rom.v:30]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.st1_fetch
Compiling module xil_defaultlib.st2_decode
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.st3_exe
Compiling module xil_defaultlib.st4_mem
Compiling module xil_defaultlib.st5_wb
Compiling module xil_defaultlib.inst_rom
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.multi_cycle_cpu
Compiling module xil_defaultlib.test_multi_cycle_cpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_multi_cycle_cpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/VIVADO_Files/HardwareDesign/HardwareDesign.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_multi_cycle_cpu_behav -key {Behavioral:sim_1:Functional:test_multi_cycle_cpu} -tclbatch {test_multi_cycle_cpu.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source test_multi_cycle_cpu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_multi_cycle_cpu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 890.230 ; gain = 1.605
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/VIVADO_Files/HardwareDesign/HardwareDesign.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_multi_cycle_cpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/VIVADO_Files/HardwareDesign/HardwareDesign.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_multi_cycle_cpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
WARNING: [VRFC 10-3609] overwriting previous definition of module 'adder' [E:/HardwareDesign/HardwareDesign/adder.v:2]
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/multi_cycle_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module st1_fetch
INFO: [VRFC 10-311] analyzing module st2_decode
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module alu
WARNING: [VRFC 10-3609] overwriting previous definition of module 'alu' [E:/HardwareDesign/HardwareDesign/alu.v:3]
INFO: [VRFC 10-311] analyzing module st3_exe
INFO: [VRFC 10-311] analyzing module st4_mem
INFO: [VRFC 10-311] analyzing module st5_wb
INFO: [VRFC 10-311] analyzing module inst_rom
WARNING: [VRFC 10-3609] overwriting previous definition of module 'inst_rom' [E:/HardwareDesign/HardwareDesign/inst_rom.v:2]
INFO: [VRFC 10-311] analyzing module data_ram
WARNING: [VRFC 10-3609] overwriting previous definition of module 'data_ram' [E:/HardwareDesign/HardwareDesign/data_ram.v:2]
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-311] analyzing module multi_cycle_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
WARNING: [VRFC 10-3609] overwriting previous definition of module 'regfile' [E:/HardwareDesign/HardwareDesign/regfile.v:2]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/st1_fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module st1_fetch
WARNING: [VRFC 10-3609] overwriting previous definition of module 'st1_fetch' [E:/HardwareDesign/HardwareDesign/st1_fetch.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/st2_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module st2_decode
WARNING: [VRFC 10-3609] overwriting previous definition of module 'st2_decode' [E:/HardwareDesign/HardwareDesign/st2_decode.v:2]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/st3_exe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module st3_exe
WARNING: [VRFC 10-3609] overwriting previous definition of module 'st3_exe' [E:/HardwareDesign/HardwareDesign/st3_exe.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/st4_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module st4_mem
WARNING: [VRFC 10-3609] overwriting previous definition of module 'st4_mem' [E:/HardwareDesign/HardwareDesign/st4_mem.v:2]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/st5_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module st5_wb
WARNING: [VRFC 10-3609] overwriting previous definition of module 'st5_wb' [E:/HardwareDesign/HardwareDesign/st5_wb.v:2]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/test_multi_cycle_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_multi_cycle_cpu
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/VIVADO_Files/HardwareDesign/HardwareDesign.sim/sim_1/behav/xsim'
"xelab -wto d2eb11f40ed0464a8259b19931d01e4d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_multi_cycle_cpu_behav xil_defaultlib.test_multi_cycle_cpu xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto d2eb11f40ed0464a8259b19931d01e4d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_multi_cycle_cpu_behav xil_defaultlib.test_multi_cycle_cpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 32 for port 'display_state' [E:/HardwareDesign/HardwareDesign/test_multi_cycle_cpu.v:35]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'addr' [E:/HardwareDesign/HardwareDesign/multi_cycle_cpu.v:277]
WARNING: [VRFC 10-3283] element index 20 into 'inst_rom' is out of bounds [E:/HardwareDesign/HardwareDesign/inst_rom.v:30]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.st1_fetch
Compiling module xil_defaultlib.st2_decode
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.st3_exe
Compiling module xil_defaultlib.st4_mem
Compiling module xil_defaultlib.st5_wb
Compiling module xil_defaultlib.inst_rom
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.multi_cycle_cpu
Compiling module xil_defaultlib.test_multi_cycle_cpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_multi_cycle_cpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/VIVADO_Files/HardwareDesign/HardwareDesign.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_multi_cycle_cpu_behav -key {Behavioral:sim_1:Functional:test_multi_cycle_cpu} -tclbatch {test_multi_cycle_cpu.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source test_multi_cycle_cpu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_multi_cycle_cpu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 896.383 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/VIVADO_Files/HardwareDesign/HardwareDesign.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_multi_cycle_cpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/VIVADO_Files/HardwareDesign/HardwareDesign.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_multi_cycle_cpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
WARNING: [VRFC 10-3609] overwriting previous definition of module 'adder' [E:/HardwareDesign/HardwareDesign/adder.v:2]
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/multi_cycle_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module st1_fetch
INFO: [VRFC 10-311] analyzing module st2_decode
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module alu
WARNING: [VRFC 10-3609] overwriting previous definition of module 'alu' [E:/HardwareDesign/HardwareDesign/alu.v:3]
INFO: [VRFC 10-311] analyzing module st3_exe
INFO: [VRFC 10-311] analyzing module st4_mem
INFO: [VRFC 10-311] analyzing module st5_wb
INFO: [VRFC 10-311] analyzing module inst_rom
WARNING: [VRFC 10-3609] overwriting previous definition of module 'inst_rom' [E:/HardwareDesign/HardwareDesign/inst_rom.v:2]
INFO: [VRFC 10-311] analyzing module data_ram
WARNING: [VRFC 10-3609] overwriting previous definition of module 'data_ram' [E:/HardwareDesign/HardwareDesign/data_ram.v:2]
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-311] analyzing module multi_cycle_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
WARNING: [VRFC 10-3609] overwriting previous definition of module 'regfile' [E:/HardwareDesign/HardwareDesign/regfile.v:2]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/st1_fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module st1_fetch
WARNING: [VRFC 10-3609] overwriting previous definition of module 'st1_fetch' [E:/HardwareDesign/HardwareDesign/st1_fetch.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/st2_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module st2_decode
WARNING: [VRFC 10-3609] overwriting previous definition of module 'st2_decode' [E:/HardwareDesign/HardwareDesign/st2_decode.v:2]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/st3_exe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module st3_exe
WARNING: [VRFC 10-3609] overwriting previous definition of module 'st3_exe' [E:/HardwareDesign/HardwareDesign/st3_exe.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/st4_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module st4_mem
WARNING: [VRFC 10-3609] overwriting previous definition of module 'st4_mem' [E:/HardwareDesign/HardwareDesign/st4_mem.v:2]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/st5_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module st5_wb
WARNING: [VRFC 10-3609] overwriting previous definition of module 'st5_wb' [E:/HardwareDesign/HardwareDesign/st5_wb.v:2]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/test_multi_cycle_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_multi_cycle_cpu
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/VIVADO_Files/HardwareDesign/HardwareDesign.sim/sim_1/behav/xsim'
"xelab -wto d2eb11f40ed0464a8259b19931d01e4d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_multi_cycle_cpu_behav xil_defaultlib.test_multi_cycle_cpu xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto d2eb11f40ed0464a8259b19931d01e4d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_multi_cycle_cpu_behav xil_defaultlib.test_multi_cycle_cpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 32 for port 'display_state' [E:/HardwareDesign/HardwareDesign/test_multi_cycle_cpu.v:35]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'addr' [E:/HardwareDesign/HardwareDesign/multi_cycle_cpu.v:277]
WARNING: [VRFC 10-3283] element index 20 into 'inst_rom' is out of bounds [E:/HardwareDesign/HardwareDesign/inst_rom.v:30]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.st1_fetch
Compiling module xil_defaultlib.st2_decode
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.st3_exe
Compiling module xil_defaultlib.st4_mem
Compiling module xil_defaultlib.st5_wb
Compiling module xil_defaultlib.inst_rom
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.multi_cycle_cpu
Compiling module xil_defaultlib.test_multi_cycle_cpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_multi_cycle_cpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/VIVADO_Files/HardwareDesign/HardwareDesign.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_multi_cycle_cpu_behav -key {Behavioral:sim_1:Functional:test_multi_cycle_cpu} -tclbatch {test_multi_cycle_cpu.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source test_multi_cycle_cpu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_multi_cycle_cpu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 940.352 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/VIVADO_Files/HardwareDesign/HardwareDesign.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_multi_cycle_cpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/VIVADO_Files/HardwareDesign/HardwareDesign.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_multi_cycle_cpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
WARNING: [VRFC 10-3609] overwriting previous definition of module 'adder' [E:/HardwareDesign/HardwareDesign/adder.v:2]
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/multi_cycle_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module st1_fetch
INFO: [VRFC 10-311] analyzing module st2_decode
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module alu
WARNING: [VRFC 10-3609] overwriting previous definition of module 'alu' [E:/HardwareDesign/HardwareDesign/alu.v:3]
INFO: [VRFC 10-311] analyzing module st3_exe
INFO: [VRFC 10-311] analyzing module st4_mem
INFO: [VRFC 10-311] analyzing module st5_wb
INFO: [VRFC 10-311] analyzing module inst_rom
WARNING: [VRFC 10-3609] overwriting previous definition of module 'inst_rom' [E:/HardwareDesign/HardwareDesign/inst_rom.v:2]
INFO: [VRFC 10-311] analyzing module data_ram
WARNING: [VRFC 10-3609] overwriting previous definition of module 'data_ram' [E:/HardwareDesign/HardwareDesign/data_ram.v:2]
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-311] analyzing module multi_cycle_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
WARNING: [VRFC 10-3609] overwriting previous definition of module 'regfile' [E:/HardwareDesign/HardwareDesign/regfile.v:2]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/st1_fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module st1_fetch
WARNING: [VRFC 10-3609] overwriting previous definition of module 'st1_fetch' [E:/HardwareDesign/HardwareDesign/st1_fetch.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/st2_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module st2_decode
WARNING: [VRFC 10-3609] overwriting previous definition of module 'st2_decode' [E:/HardwareDesign/HardwareDesign/st2_decode.v:2]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/st3_exe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module st3_exe
WARNING: [VRFC 10-3609] overwriting previous definition of module 'st3_exe' [E:/HardwareDesign/HardwareDesign/st3_exe.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/st4_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module st4_mem
WARNING: [VRFC 10-3609] overwriting previous definition of module 'st4_mem' [E:/HardwareDesign/HardwareDesign/st4_mem.v:2]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/st5_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module st5_wb
WARNING: [VRFC 10-3609] overwriting previous definition of module 'st5_wb' [E:/HardwareDesign/HardwareDesign/st5_wb.v:2]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/test_multi_cycle_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_multi_cycle_cpu
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/VIVADO_Files/HardwareDesign/HardwareDesign.sim/sim_1/behav/xsim'
"xelab -wto d2eb11f40ed0464a8259b19931d01e4d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_multi_cycle_cpu_behav xil_defaultlib.test_multi_cycle_cpu xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto d2eb11f40ed0464a8259b19931d01e4d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_multi_cycle_cpu_behav xil_defaultlib.test_multi_cycle_cpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 32 for port 'display_state' [E:/HardwareDesign/HardwareDesign/test_multi_cycle_cpu.v:35]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'addr' [E:/HardwareDesign/HardwareDesign/multi_cycle_cpu.v:277]
WARNING: [VRFC 10-3283] element index 20 into 'inst_rom' is out of bounds [E:/HardwareDesign/HardwareDesign/inst_rom.v:30]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.st1_fetch
Compiling module xil_defaultlib.st2_decode
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.st3_exe
Compiling module xil_defaultlib.st4_mem
Compiling module xil_defaultlib.st5_wb
Compiling module xil_defaultlib.inst_rom
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.multi_cycle_cpu
Compiling module xil_defaultlib.test_multi_cycle_cpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_multi_cycle_cpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/VIVADO_Files/HardwareDesign/HardwareDesign.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_multi_cycle_cpu_behav -key {Behavioral:sim_1:Functional:test_multi_cycle_cpu} -tclbatch {test_multi_cycle_cpu.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source test_multi_cycle_cpu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_multi_cycle_cpu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 940.750 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/VIVADO_Files/HardwareDesign/HardwareDesign.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_multi_cycle_cpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/VIVADO_Files/HardwareDesign/HardwareDesign.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_multi_cycle_cpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
WARNING: [VRFC 10-3609] overwriting previous definition of module 'adder' [E:/HardwareDesign/HardwareDesign/adder.v:2]
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/multi_cycle_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module st1_fetch
INFO: [VRFC 10-311] analyzing module st2_decode
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module alu
WARNING: [VRFC 10-3609] overwriting previous definition of module 'alu' [E:/HardwareDesign/HardwareDesign/alu.v:3]
INFO: [VRFC 10-311] analyzing module st3_exe
INFO: [VRFC 10-311] analyzing module st4_mem
INFO: [VRFC 10-311] analyzing module st5_wb
INFO: [VRFC 10-311] analyzing module inst_rom
WARNING: [VRFC 10-3609] overwriting previous definition of module 'inst_rom' [E:/HardwareDesign/HardwareDesign/inst_rom.v:2]
INFO: [VRFC 10-311] analyzing module data_ram
WARNING: [VRFC 10-3609] overwriting previous definition of module 'data_ram' [E:/HardwareDesign/HardwareDesign/data_ram.v:2]
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-311] analyzing module multi_cycle_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
WARNING: [VRFC 10-3609] overwriting previous definition of module 'regfile' [E:/HardwareDesign/HardwareDesign/regfile.v:2]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/st1_fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module st1_fetch
WARNING: [VRFC 10-3609] overwriting previous definition of module 'st1_fetch' [E:/HardwareDesign/HardwareDesign/st1_fetch.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/st2_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module st2_decode
WARNING: [VRFC 10-3609] overwriting previous definition of module 'st2_decode' [E:/HardwareDesign/HardwareDesign/st2_decode.v:2]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/st3_exe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module st3_exe
WARNING: [VRFC 10-3609] overwriting previous definition of module 'st3_exe' [E:/HardwareDesign/HardwareDesign/st3_exe.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/st4_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module st4_mem
WARNING: [VRFC 10-3609] overwriting previous definition of module 'st4_mem' [E:/HardwareDesign/HardwareDesign/st4_mem.v:2]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/st5_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module st5_wb
WARNING: [VRFC 10-3609] overwriting previous definition of module 'st5_wb' [E:/HardwareDesign/HardwareDesign/st5_wb.v:2]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/test_multi_cycle_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_multi_cycle_cpu
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/VIVADO_Files/HardwareDesign/HardwareDesign.sim/sim_1/behav/xsim'
"xelab -wto d2eb11f40ed0464a8259b19931d01e4d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_multi_cycle_cpu_behav xil_defaultlib.test_multi_cycle_cpu xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto d2eb11f40ed0464a8259b19931d01e4d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_multi_cycle_cpu_behav xil_defaultlib.test_multi_cycle_cpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 32 for port 'display_state' [E:/HardwareDesign/HardwareDesign/test_multi_cycle_cpu.v:35]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'addr' [E:/HardwareDesign/HardwareDesign/multi_cycle_cpu.v:277]
WARNING: [VRFC 10-3283] element index 20 into 'inst_rom' is out of bounds [E:/HardwareDesign/HardwareDesign/inst_rom.v:30]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.st1_fetch
Compiling module xil_defaultlib.st2_decode
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.st3_exe
Compiling module xil_defaultlib.st4_mem
Compiling module xil_defaultlib.st5_wb
Compiling module xil_defaultlib.inst_rom
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.multi_cycle_cpu
Compiling module xil_defaultlib.test_multi_cycle_cpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_multi_cycle_cpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/VIVADO_Files/HardwareDesign/HardwareDesign.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_multi_cycle_cpu_behav -key {Behavioral:sim_1:Functional:test_multi_cycle_cpu} -tclbatch {test_multi_cycle_cpu.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source test_multi_cycle_cpu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_multi_cycle_cpu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 940.750 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/VIVADO_Files/HardwareDesign/HardwareDesign.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_multi_cycle_cpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/VIVADO_Files/HardwareDesign/HardwareDesign.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_multi_cycle_cpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
WARNING: [VRFC 10-3609] overwriting previous definition of module 'adder' [E:/HardwareDesign/HardwareDesign/adder.v:2]
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/multi_cycle_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module st1_fetch
INFO: [VRFC 10-311] analyzing module st2_decode
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module alu
WARNING: [VRFC 10-3609] overwriting previous definition of module 'alu' [E:/HardwareDesign/HardwareDesign/alu.v:3]
INFO: [VRFC 10-311] analyzing module st3_exe
INFO: [VRFC 10-311] analyzing module st4_mem
INFO: [VRFC 10-311] analyzing module st5_wb
INFO: [VRFC 10-311] analyzing module inst_rom
WARNING: [VRFC 10-3609] overwriting previous definition of module 'inst_rom' [E:/HardwareDesign/HardwareDesign/inst_rom.v:2]
INFO: [VRFC 10-311] analyzing module data_ram
WARNING: [VRFC 10-3609] overwriting previous definition of module 'data_ram' [E:/HardwareDesign/HardwareDesign/data_ram.v:2]
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-311] analyzing module multi_cycle_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
WARNING: [VRFC 10-3609] overwriting previous definition of module 'regfile' [E:/HardwareDesign/HardwareDesign/regfile.v:2]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/st1_fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module st1_fetch
WARNING: [VRFC 10-3609] overwriting previous definition of module 'st1_fetch' [E:/HardwareDesign/HardwareDesign/st1_fetch.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/st2_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module st2_decode
WARNING: [VRFC 10-3609] overwriting previous definition of module 'st2_decode' [E:/HardwareDesign/HardwareDesign/st2_decode.v:2]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/st3_exe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module st3_exe
WARNING: [VRFC 10-3609] overwriting previous definition of module 'st3_exe' [E:/HardwareDesign/HardwareDesign/st3_exe.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/st4_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module st4_mem
WARNING: [VRFC 10-3609] overwriting previous definition of module 'st4_mem' [E:/HardwareDesign/HardwareDesign/st4_mem.v:2]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/st5_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module st5_wb
WARNING: [VRFC 10-3609] overwriting previous definition of module 'st5_wb' [E:/HardwareDesign/HardwareDesign/st5_wb.v:2]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/test_multi_cycle_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_multi_cycle_cpu
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/VIVADO_Files/HardwareDesign/HardwareDesign.sim/sim_1/behav/xsim'
"xelab -wto d2eb11f40ed0464a8259b19931d01e4d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_multi_cycle_cpu_behav xil_defaultlib.test_multi_cycle_cpu xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto d2eb11f40ed0464a8259b19931d01e4d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_multi_cycle_cpu_behav xil_defaultlib.test_multi_cycle_cpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 32 for port 'display_state' [E:/HardwareDesign/HardwareDesign/test_multi_cycle_cpu.v:35]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'addr' [E:/HardwareDesign/HardwareDesign/multi_cycle_cpu.v:277]
WARNING: [VRFC 10-3283] element index 20 into 'inst_rom' is out of bounds [E:/HardwareDesign/HardwareDesign/inst_rom.v:29]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.st1_fetch
Compiling module xil_defaultlib.st2_decode
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.st3_exe
Compiling module xil_defaultlib.st4_mem
Compiling module xil_defaultlib.st5_wb
Compiling module xil_defaultlib.inst_rom
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.multi_cycle_cpu
Compiling module xil_defaultlib.test_multi_cycle_cpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_multi_cycle_cpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/VIVADO_Files/HardwareDesign/HardwareDesign.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_multi_cycle_cpu_behav -key {Behavioral:sim_1:Functional:test_multi_cycle_cpu} -tclbatch {test_multi_cycle_cpu.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source test_multi_cycle_cpu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_multi_cycle_cpu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 942.043 ; gain = 0.355
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/VIVADO_Files/HardwareDesign/HardwareDesign.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_multi_cycle_cpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/VIVADO_Files/HardwareDesign/HardwareDesign.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_multi_cycle_cpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
WARNING: [VRFC 10-3609] overwriting previous definition of module 'adder' [E:/HardwareDesign/HardwareDesign/adder.v:2]
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/multi_cycle_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module st1_fetch
INFO: [VRFC 10-311] analyzing module st2_decode
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module alu
WARNING: [VRFC 10-3609] overwriting previous definition of module 'alu' [E:/HardwareDesign/HardwareDesign/alu.v:3]
INFO: [VRFC 10-311] analyzing module st3_exe
INFO: [VRFC 10-311] analyzing module st4_mem
INFO: [VRFC 10-311] analyzing module st5_wb
INFO: [VRFC 10-311] analyzing module inst_rom
WARNING: [VRFC 10-3609] overwriting previous definition of module 'inst_rom' [E:/HardwareDesign/HardwareDesign/inst_rom.v:2]
INFO: [VRFC 10-311] analyzing module data_ram
WARNING: [VRFC 10-3609] overwriting previous definition of module 'data_ram' [E:/HardwareDesign/HardwareDesign/data_ram.v:2]
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-311] analyzing module multi_cycle_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
WARNING: [VRFC 10-3609] overwriting previous definition of module 'regfile' [E:/HardwareDesign/HardwareDesign/regfile.v:2]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/st1_fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module st1_fetch
WARNING: [VRFC 10-3609] overwriting previous definition of module 'st1_fetch' [E:/HardwareDesign/HardwareDesign/st1_fetch.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/st2_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module st2_decode
WARNING: [VRFC 10-3609] overwriting previous definition of module 'st2_decode' [E:/HardwareDesign/HardwareDesign/st2_decode.v:2]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/st3_exe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module st3_exe
WARNING: [VRFC 10-3609] overwriting previous definition of module 'st3_exe' [E:/HardwareDesign/HardwareDesign/st3_exe.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/st4_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module st4_mem
WARNING: [VRFC 10-3609] overwriting previous definition of module 'st4_mem' [E:/HardwareDesign/HardwareDesign/st4_mem.v:2]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/st5_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module st5_wb
WARNING: [VRFC 10-3609] overwriting previous definition of module 'st5_wb' [E:/HardwareDesign/HardwareDesign/st5_wb.v:2]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/test_multi_cycle_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_multi_cycle_cpu
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/VIVADO_Files/HardwareDesign/HardwareDesign.sim/sim_1/behav/xsim'
"xelab -wto d2eb11f40ed0464a8259b19931d01e4d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_multi_cycle_cpu_behav xil_defaultlib.test_multi_cycle_cpu xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto d2eb11f40ed0464a8259b19931d01e4d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_multi_cycle_cpu_behav xil_defaultlib.test_multi_cycle_cpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 32 for port 'display_state' [E:/HardwareDesign/HardwareDesign/test_multi_cycle_cpu.v:35]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'addr' [E:/HardwareDesign/HardwareDesign/multi_cycle_cpu.v:277]
WARNING: [VRFC 10-3283] element index 20 into 'inst_rom' is out of bounds [E:/HardwareDesign/HardwareDesign/inst_rom.v:29]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.st1_fetch
Compiling module xil_defaultlib.st2_decode
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.st3_exe
Compiling module xil_defaultlib.st4_mem
Compiling module xil_defaultlib.st5_wb
Compiling module xil_defaultlib.inst_rom
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.multi_cycle_cpu
Compiling module xil_defaultlib.test_multi_cycle_cpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_multi_cycle_cpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/VIVADO_Files/HardwareDesign/HardwareDesign.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_multi_cycle_cpu_behav -key {Behavioral:sim_1:Functional:test_multi_cycle_cpu} -tclbatch {test_multi_cycle_cpu.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source test_multi_cycle_cpu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_multi_cycle_cpu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 944.035 ; gain = 1.992
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/VIVADO_Files/HardwareDesign/HardwareDesign.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_multi_cycle_cpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/VIVADO_Files/HardwareDesign/HardwareDesign.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_multi_cycle_cpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
WARNING: [VRFC 10-3609] overwriting previous definition of module 'adder' [E:/HardwareDesign/HardwareDesign/adder.v:2]
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/multi_cycle_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module st1_fetch
INFO: [VRFC 10-311] analyzing module st2_decode
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module alu
WARNING: [VRFC 10-3609] overwriting previous definition of module 'alu' [E:/HardwareDesign/HardwareDesign/alu.v:3]
INFO: [VRFC 10-311] analyzing module st3_exe
INFO: [VRFC 10-311] analyzing module st4_mem
INFO: [VRFC 10-311] analyzing module st5_wb
INFO: [VRFC 10-311] analyzing module inst_rom
WARNING: [VRFC 10-3609] overwriting previous definition of module 'inst_rom' [E:/HardwareDesign/HardwareDesign/inst_rom.v:2]
INFO: [VRFC 10-311] analyzing module data_ram
WARNING: [VRFC 10-3609] overwriting previous definition of module 'data_ram' [E:/HardwareDesign/HardwareDesign/data_ram.v:2]
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-311] analyzing module multi_cycle_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
WARNING: [VRFC 10-3609] overwriting previous definition of module 'regfile' [E:/HardwareDesign/HardwareDesign/regfile.v:2]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/st1_fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module st1_fetch
WARNING: [VRFC 10-3609] overwriting previous definition of module 'st1_fetch' [E:/HardwareDesign/HardwareDesign/st1_fetch.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/st2_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module st2_decode
WARNING: [VRFC 10-3609] overwriting previous definition of module 'st2_decode' [E:/HardwareDesign/HardwareDesign/st2_decode.v:2]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/st3_exe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module st3_exe
WARNING: [VRFC 10-3609] overwriting previous definition of module 'st3_exe' [E:/HardwareDesign/HardwareDesign/st3_exe.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/st4_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module st4_mem
WARNING: [VRFC 10-3609] overwriting previous definition of module 'st4_mem' [E:/HardwareDesign/HardwareDesign/st4_mem.v:2]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/st5_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module st5_wb
WARNING: [VRFC 10-3609] overwriting previous definition of module 'st5_wb' [E:/HardwareDesign/HardwareDesign/st5_wb.v:2]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/test_multi_cycle_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_multi_cycle_cpu
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/VIVADO_Files/HardwareDesign/HardwareDesign.sim/sim_1/behav/xsim'
"xelab -wto d2eb11f40ed0464a8259b19931d01e4d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_multi_cycle_cpu_behav xil_defaultlib.test_multi_cycle_cpu xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto d2eb11f40ed0464a8259b19931d01e4d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_multi_cycle_cpu_behav xil_defaultlib.test_multi_cycle_cpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 32 for port 'display_state' [E:/HardwareDesign/HardwareDesign/test_multi_cycle_cpu.v:35]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'addr' [E:/HardwareDesign/HardwareDesign/multi_cycle_cpu.v:277]
WARNING: [VRFC 10-3283] element index 20 into 'inst_rom' is out of bounds [E:/HardwareDesign/HardwareDesign/inst_rom.v:50]
WARNING: [VRFC 10-3283] element index 21 into 'inst_rom' is out of bounds [E:/HardwareDesign/HardwareDesign/inst_rom.v:51]
WARNING: [VRFC 10-3283] element index 22 into 'inst_rom' is out of bounds [E:/HardwareDesign/HardwareDesign/inst_rom.v:52]
WARNING: [VRFC 10-3283] element index 23 into 'inst_rom' is out of bounds [E:/HardwareDesign/HardwareDesign/inst_rom.v:53]
WARNING: [VRFC 10-3283] element index 24 into 'inst_rom' is out of bounds [E:/HardwareDesign/HardwareDesign/inst_rom.v:54]
WARNING: [VRFC 10-3283] element index 25 into 'inst_rom' is out of bounds [E:/HardwareDesign/HardwareDesign/inst_rom.v:55]
WARNING: [VRFC 10-3283] element index 26 into 'inst_rom' is out of bounds [E:/HardwareDesign/HardwareDesign/inst_rom.v:56]
WARNING: [VRFC 10-3283] element index 27 into 'inst_rom' is out of bounds [E:/HardwareDesign/HardwareDesign/inst_rom.v:57]
WARNING: [VRFC 10-3283] element index 28 into 'inst_rom' is out of bounds [E:/HardwareDesign/HardwareDesign/inst_rom.v:58]
WARNING: [VRFC 10-3283] element index 29 into 'inst_rom' is out of bounds [E:/HardwareDesign/HardwareDesign/inst_rom.v:59]
WARNING: [VRFC 10-3283] element index 30 into 'inst_rom' is out of bounds [E:/HardwareDesign/HardwareDesign/inst_rom.v:60]
WARNING: [VRFC 10-3283] element index 31 into 'inst_rom' is out of bounds [E:/HardwareDesign/HardwareDesign/inst_rom.v:61]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.st1_fetch
Compiling module xil_defaultlib.st2_decode
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.st3_exe
Compiling module xil_defaultlib.st4_mem
Compiling module xil_defaultlib.st5_wb
Compiling module xil_defaultlib.inst_rom
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.multi_cycle_cpu
Compiling module xil_defaultlib.test_multi_cycle_cpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_multi_cycle_cpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/VIVADO_Files/HardwareDesign/HardwareDesign.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_multi_cycle_cpu_behav -key {Behavioral:sim_1:Functional:test_multi_cycle_cpu} -tclbatch {test_multi_cycle_cpu.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source test_multi_cycle_cpu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_multi_cycle_cpu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 951.730 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/VIVADO_Files/HardwareDesign/HardwareDesign.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_multi_cycle_cpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/VIVADO_Files/HardwareDesign/HardwareDesign.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_multi_cycle_cpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
WARNING: [VRFC 10-3609] overwriting previous definition of module 'adder' [E:/HardwareDesign/HardwareDesign/adder.v:2]
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/multi_cycle_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module st1_fetch
INFO: [VRFC 10-311] analyzing module st2_decode
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module alu
WARNING: [VRFC 10-3609] overwriting previous definition of module 'alu' [E:/HardwareDesign/HardwareDesign/alu.v:3]
INFO: [VRFC 10-311] analyzing module st3_exe
INFO: [VRFC 10-311] analyzing module st4_mem
INFO: [VRFC 10-311] analyzing module st5_wb
INFO: [VRFC 10-311] analyzing module inst_rom
WARNING: [VRFC 10-3609] overwriting previous definition of module 'inst_rom' [E:/HardwareDesign/HardwareDesign/inst_rom.v:2]
INFO: [VRFC 10-311] analyzing module data_ram
WARNING: [VRFC 10-3609] overwriting previous definition of module 'data_ram' [E:/HardwareDesign/HardwareDesign/data_ram.v:2]
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-311] analyzing module multi_cycle_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
WARNING: [VRFC 10-3609] overwriting previous definition of module 'regfile' [E:/HardwareDesign/HardwareDesign/regfile.v:2]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/st1_fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module st1_fetch
WARNING: [VRFC 10-3609] overwriting previous definition of module 'st1_fetch' [E:/HardwareDesign/HardwareDesign/st1_fetch.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/st2_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module st2_decode
WARNING: [VRFC 10-3609] overwriting previous definition of module 'st2_decode' [E:/HardwareDesign/HardwareDesign/st2_decode.v:2]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/st3_exe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module st3_exe
WARNING: [VRFC 10-3609] overwriting previous definition of module 'st3_exe' [E:/HardwareDesign/HardwareDesign/st3_exe.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/st4_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module st4_mem
WARNING: [VRFC 10-3609] overwriting previous definition of module 'st4_mem' [E:/HardwareDesign/HardwareDesign/st4_mem.v:2]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/st5_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module st5_wb
WARNING: [VRFC 10-3609] overwriting previous definition of module 'st5_wb' [E:/HardwareDesign/HardwareDesign/st5_wb.v:2]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/test_multi_cycle_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_multi_cycle_cpu
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/VIVADO_Files/HardwareDesign/HardwareDesign.sim/sim_1/behav/xsim'
"xelab -wto d2eb11f40ed0464a8259b19931d01e4d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_multi_cycle_cpu_behav xil_defaultlib.test_multi_cycle_cpu xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto d2eb11f40ed0464a8259b19931d01e4d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_multi_cycle_cpu_behav xil_defaultlib.test_multi_cycle_cpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 32 for port 'display_state' [E:/HardwareDesign/HardwareDesign/test_multi_cycle_cpu.v:35]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'addr' [E:/HardwareDesign/HardwareDesign/multi_cycle_cpu.v:277]
WARNING: [VRFC 10-3283] element index 20 into 'inst_rom' is out of bounds [E:/HardwareDesign/HardwareDesign/inst_rom.v:52]
WARNING: [VRFC 10-3283] element index 21 into 'inst_rom' is out of bounds [E:/HardwareDesign/HardwareDesign/inst_rom.v:53]
WARNING: [VRFC 10-3283] element index 22 into 'inst_rom' is out of bounds [E:/HardwareDesign/HardwareDesign/inst_rom.v:54]
WARNING: [VRFC 10-3283] element index 23 into 'inst_rom' is out of bounds [E:/HardwareDesign/HardwareDesign/inst_rom.v:55]
WARNING: [VRFC 10-3283] element index 24 into 'inst_rom' is out of bounds [E:/HardwareDesign/HardwareDesign/inst_rom.v:56]
WARNING: [VRFC 10-3283] element index 25 into 'inst_rom' is out of bounds [E:/HardwareDesign/HardwareDesign/inst_rom.v:57]
WARNING: [VRFC 10-3283] element index 26 into 'inst_rom' is out of bounds [E:/HardwareDesign/HardwareDesign/inst_rom.v:58]
WARNING: [VRFC 10-3283] element index 27 into 'inst_rom' is out of bounds [E:/HardwareDesign/HardwareDesign/inst_rom.v:59]
WARNING: [VRFC 10-3283] element index 28 into 'inst_rom' is out of bounds [E:/HardwareDesign/HardwareDesign/inst_rom.v:60]
WARNING: [VRFC 10-3283] element index 29 into 'inst_rom' is out of bounds [E:/HardwareDesign/HardwareDesign/inst_rom.v:61]
WARNING: [VRFC 10-3283] element index 30 into 'inst_rom' is out of bounds [E:/HardwareDesign/HardwareDesign/inst_rom.v:62]
WARNING: [VRFC 10-3283] element index 31 into 'inst_rom' is out of bounds [E:/HardwareDesign/HardwareDesign/inst_rom.v:63]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.st1_fetch
Compiling module xil_defaultlib.st2_decode
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.st3_exe
Compiling module xil_defaultlib.st4_mem
Compiling module xil_defaultlib.st5_wb
Compiling module xil_defaultlib.inst_rom
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.multi_cycle_cpu
Compiling module xil_defaultlib.test_multi_cycle_cpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_multi_cycle_cpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/VIVADO_Files/HardwareDesign/HardwareDesign.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_multi_cycle_cpu_behav -key {Behavioral:sim_1:Functional:test_multi_cycle_cpu} -tclbatch {test_multi_cycle_cpu.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source test_multi_cycle_cpu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_multi_cycle_cpu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 951.730 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/VIVADO_Files/HardwareDesign/HardwareDesign.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_multi_cycle_cpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/VIVADO_Files/HardwareDesign/HardwareDesign.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_multi_cycle_cpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
WARNING: [VRFC 10-3609] overwriting previous definition of module 'adder' [E:/HardwareDesign/HardwareDesign/adder.v:2]
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/multi_cycle_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module st1_fetch
INFO: [VRFC 10-311] analyzing module st2_decode
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module alu
WARNING: [VRFC 10-3609] overwriting previous definition of module 'alu' [E:/HardwareDesign/HardwareDesign/alu.v:3]
INFO: [VRFC 10-311] analyzing module st3_exe
INFO: [VRFC 10-311] analyzing module st4_mem
INFO: [VRFC 10-311] analyzing module st5_wb
INFO: [VRFC 10-311] analyzing module inst_rom
WARNING: [VRFC 10-3609] overwriting previous definition of module 'inst_rom' [E:/HardwareDesign/HardwareDesign/inst_rom.v:2]
INFO: [VRFC 10-311] analyzing module data_ram
WARNING: [VRFC 10-3609] overwriting previous definition of module 'data_ram' [E:/HardwareDesign/HardwareDesign/data_ram.v:2]
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-311] analyzing module multi_cycle_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
WARNING: [VRFC 10-3609] overwriting previous definition of module 'regfile' [E:/HardwareDesign/HardwareDesign/regfile.v:2]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/st1_fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module st1_fetch
WARNING: [VRFC 10-3609] overwriting previous definition of module 'st1_fetch' [E:/HardwareDesign/HardwareDesign/st1_fetch.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/st2_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module st2_decode
WARNING: [VRFC 10-3609] overwriting previous definition of module 'st2_decode' [E:/HardwareDesign/HardwareDesign/st2_decode.v:2]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/st3_exe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module st3_exe
WARNING: [VRFC 10-3609] overwriting previous definition of module 'st3_exe' [E:/HardwareDesign/HardwareDesign/st3_exe.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/st4_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module st4_mem
WARNING: [VRFC 10-3609] overwriting previous definition of module 'st4_mem' [E:/HardwareDesign/HardwareDesign/st4_mem.v:2]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/st5_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module st5_wb
WARNING: [VRFC 10-3609] overwriting previous definition of module 'st5_wb' [E:/HardwareDesign/HardwareDesign/st5_wb.v:2]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/test_multi_cycle_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_multi_cycle_cpu
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/VIVADO_Files/HardwareDesign/HardwareDesign.sim/sim_1/behav/xsim'
"xelab -wto d2eb11f40ed0464a8259b19931d01e4d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_multi_cycle_cpu_behav xil_defaultlib.test_multi_cycle_cpu xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto d2eb11f40ed0464a8259b19931d01e4d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_multi_cycle_cpu_behav xil_defaultlib.test_multi_cycle_cpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 32 for port 'display_state' [E:/HardwareDesign/HardwareDesign/test_multi_cycle_cpu.v:35]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'addr' [E:/HardwareDesign/HardwareDesign/multi_cycle_cpu.v:277]
WARNING: [VRFC 10-3283] element index 20 into 'inst_rom' is out of bounds [E:/HardwareDesign/HardwareDesign/inst_rom.v:52]
WARNING: [VRFC 10-3283] element index 21 into 'inst_rom' is out of bounds [E:/HardwareDesign/HardwareDesign/inst_rom.v:53]
WARNING: [VRFC 10-3283] element index 22 into 'inst_rom' is out of bounds [E:/HardwareDesign/HardwareDesign/inst_rom.v:54]
WARNING: [VRFC 10-3283] element index 23 into 'inst_rom' is out of bounds [E:/HardwareDesign/HardwareDesign/inst_rom.v:55]
WARNING: [VRFC 10-3283] element index 24 into 'inst_rom' is out of bounds [E:/HardwareDesign/HardwareDesign/inst_rom.v:56]
WARNING: [VRFC 10-3283] element index 25 into 'inst_rom' is out of bounds [E:/HardwareDesign/HardwareDesign/inst_rom.v:57]
WARNING: [VRFC 10-3283] element index 26 into 'inst_rom' is out of bounds [E:/HardwareDesign/HardwareDesign/inst_rom.v:58]
WARNING: [VRFC 10-3283] element index 27 into 'inst_rom' is out of bounds [E:/HardwareDesign/HardwareDesign/inst_rom.v:59]
WARNING: [VRFC 10-3283] element index 28 into 'inst_rom' is out of bounds [E:/HardwareDesign/HardwareDesign/inst_rom.v:60]
WARNING: [VRFC 10-3283] element index 29 into 'inst_rom' is out of bounds [E:/HardwareDesign/HardwareDesign/inst_rom.v:61]
WARNING: [VRFC 10-3283] element index 30 into 'inst_rom' is out of bounds [E:/HardwareDesign/HardwareDesign/inst_rom.v:62]
WARNING: [VRFC 10-3283] element index 31 into 'inst_rom' is out of bounds [E:/HardwareDesign/HardwareDesign/inst_rom.v:63]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.st1_fetch
Compiling module xil_defaultlib.st2_decode
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.st3_exe
Compiling module xil_defaultlib.st4_mem
Compiling module xil_defaultlib.st5_wb
Compiling module xil_defaultlib.inst_rom
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.multi_cycle_cpu
Compiling module xil_defaultlib.test_multi_cycle_cpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_multi_cycle_cpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/VIVADO_Files/HardwareDesign/HardwareDesign.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_multi_cycle_cpu_behav -key {Behavioral:sim_1:Functional:test_multi_cycle_cpu} -tclbatch {test_multi_cycle_cpu.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source test_multi_cycle_cpu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_multi_cycle_cpu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 962.496 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/VIVADO_Files/HardwareDesign/HardwareDesign.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_multi_cycle_cpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/VIVADO_Files/HardwareDesign/HardwareDesign.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_multi_cycle_cpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
WARNING: [VRFC 10-3609] overwriting previous definition of module 'adder' [E:/HardwareDesign/HardwareDesign/adder.v:2]
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/multi_cycle_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module st1_fetch
INFO: [VRFC 10-311] analyzing module st2_decode
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module alu
WARNING: [VRFC 10-3609] overwriting previous definition of module 'alu' [E:/HardwareDesign/HardwareDesign/alu.v:3]
INFO: [VRFC 10-311] analyzing module st3_exe
INFO: [VRFC 10-311] analyzing module st4_mem
INFO: [VRFC 10-311] analyzing module st5_wb
INFO: [VRFC 10-311] analyzing module inst_rom
WARNING: [VRFC 10-3609] overwriting previous definition of module 'inst_rom' [E:/HardwareDesign/HardwareDesign/inst_rom.v:2]
INFO: [VRFC 10-311] analyzing module data_ram
WARNING: [VRFC 10-3609] overwriting previous definition of module 'data_ram' [E:/HardwareDesign/HardwareDesign/data_ram.v:2]
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-311] analyzing module multi_cycle_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
WARNING: [VRFC 10-3609] overwriting previous definition of module 'regfile' [E:/HardwareDesign/HardwareDesign/regfile.v:2]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/st1_fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module st1_fetch
WARNING: [VRFC 10-3609] overwriting previous definition of module 'st1_fetch' [E:/HardwareDesign/HardwareDesign/st1_fetch.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/st2_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module st2_decode
WARNING: [VRFC 10-3609] overwriting previous definition of module 'st2_decode' [E:/HardwareDesign/HardwareDesign/st2_decode.v:2]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/st3_exe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module st3_exe
WARNING: [VRFC 10-3609] overwriting previous definition of module 'st3_exe' [E:/HardwareDesign/HardwareDesign/st3_exe.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/st4_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module st4_mem
WARNING: [VRFC 10-3609] overwriting previous definition of module 'st4_mem' [E:/HardwareDesign/HardwareDesign/st4_mem.v:2]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/st5_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module st5_wb
WARNING: [VRFC 10-3609] overwriting previous definition of module 'st5_wb' [E:/HardwareDesign/HardwareDesign/st5_wb.v:2]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/test_multi_cycle_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_multi_cycle_cpu
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/VIVADO_Files/HardwareDesign/HardwareDesign.sim/sim_1/behav/xsim'
"xelab -wto d2eb11f40ed0464a8259b19931d01e4d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_multi_cycle_cpu_behav xil_defaultlib.test_multi_cycle_cpu xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto d2eb11f40ed0464a8259b19931d01e4d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_multi_cycle_cpu_behav xil_defaultlib.test_multi_cycle_cpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 32 for port 'display_state' [E:/HardwareDesign/HardwareDesign/test_multi_cycle_cpu.v:35]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'addr' [E:/HardwareDesign/HardwareDesign/multi_cycle_cpu.v:277]
WARNING: [VRFC 10-3283] element index 20 into 'inst_rom' is out of bounds [E:/HardwareDesign/HardwareDesign/inst_rom.v:52]
WARNING: [VRFC 10-3283] element index 21 into 'inst_rom' is out of bounds [E:/HardwareDesign/HardwareDesign/inst_rom.v:53]
WARNING: [VRFC 10-3283] element index 22 into 'inst_rom' is out of bounds [E:/HardwareDesign/HardwareDesign/inst_rom.v:54]
WARNING: [VRFC 10-3283] element index 23 into 'inst_rom' is out of bounds [E:/HardwareDesign/HardwareDesign/inst_rom.v:55]
WARNING: [VRFC 10-3283] element index 24 into 'inst_rom' is out of bounds [E:/HardwareDesign/HardwareDesign/inst_rom.v:56]
WARNING: [VRFC 10-3283] element index 25 into 'inst_rom' is out of bounds [E:/HardwareDesign/HardwareDesign/inst_rom.v:57]
WARNING: [VRFC 10-3283] element index 26 into 'inst_rom' is out of bounds [E:/HardwareDesign/HardwareDesign/inst_rom.v:58]
WARNING: [VRFC 10-3283] element index 27 into 'inst_rom' is out of bounds [E:/HardwareDesign/HardwareDesign/inst_rom.v:59]
WARNING: [VRFC 10-3283] element index 28 into 'inst_rom' is out of bounds [E:/HardwareDesign/HardwareDesign/inst_rom.v:60]
WARNING: [VRFC 10-3283] element index 29 into 'inst_rom' is out of bounds [E:/HardwareDesign/HardwareDesign/inst_rom.v:61]
WARNING: [VRFC 10-3283] element index 30 into 'inst_rom' is out of bounds [E:/HardwareDesign/HardwareDesign/inst_rom.v:62]
WARNING: [VRFC 10-3283] element index 31 into 'inst_rom' is out of bounds [E:/HardwareDesign/HardwareDesign/inst_rom.v:63]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.st1_fetch
Compiling module xil_defaultlib.st2_decode
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.st3_exe
Compiling module xil_defaultlib.st4_mem
Compiling module xil_defaultlib.st5_wb
Compiling module xil_defaultlib.inst_rom
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.multi_cycle_cpu
Compiling module xil_defaultlib.test_multi_cycle_cpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_multi_cycle_cpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/VIVADO_Files/HardwareDesign/HardwareDesign.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_multi_cycle_cpu_behav -key {Behavioral:sim_1:Functional:test_multi_cycle_cpu} -tclbatch {test_multi_cycle_cpu.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source test_multi_cycle_cpu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_multi_cycle_cpu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 962.496 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/VIVADO_Files/HardwareDesign/HardwareDesign.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_multi_cycle_cpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/VIVADO_Files/HardwareDesign/HardwareDesign.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_multi_cycle_cpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
WARNING: [VRFC 10-3609] overwriting previous definition of module 'adder' [E:/HardwareDesign/HardwareDesign/adder.v:2]
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/multi_cycle_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module st1_fetch
INFO: [VRFC 10-311] analyzing module st2_decode
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module alu
WARNING: [VRFC 10-3609] overwriting previous definition of module 'alu' [E:/HardwareDesign/HardwareDesign/alu.v:3]
INFO: [VRFC 10-311] analyzing module st3_exe
INFO: [VRFC 10-311] analyzing module st4_mem
INFO: [VRFC 10-311] analyzing module st5_wb
INFO: [VRFC 10-311] analyzing module inst_rom
WARNING: [VRFC 10-3609] overwriting previous definition of module 'inst_rom' [E:/HardwareDesign/HardwareDesign/inst_rom.v:2]
INFO: [VRFC 10-311] analyzing module data_ram
WARNING: [VRFC 10-3609] overwriting previous definition of module 'data_ram' [E:/HardwareDesign/HardwareDesign/data_ram.v:2]
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-311] analyzing module multi_cycle_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
WARNING: [VRFC 10-3609] overwriting previous definition of module 'regfile' [E:/HardwareDesign/HardwareDesign/regfile.v:2]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/st1_fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module st1_fetch
WARNING: [VRFC 10-3609] overwriting previous definition of module 'st1_fetch' [E:/HardwareDesign/HardwareDesign/st1_fetch.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/st2_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module st2_decode
WARNING: [VRFC 10-3609] overwriting previous definition of module 'st2_decode' [E:/HardwareDesign/HardwareDesign/st2_decode.v:2]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/st3_exe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module st3_exe
WARNING: [VRFC 10-3609] overwriting previous definition of module 'st3_exe' [E:/HardwareDesign/HardwareDesign/st3_exe.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/st4_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module st4_mem
WARNING: [VRFC 10-3609] overwriting previous definition of module 'st4_mem' [E:/HardwareDesign/HardwareDesign/st4_mem.v:2]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/st5_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module st5_wb
WARNING: [VRFC 10-3609] overwriting previous definition of module 'st5_wb' [E:/HardwareDesign/HardwareDesign/st5_wb.v:2]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/test_multi_cycle_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_multi_cycle_cpu
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/VIVADO_Files/HardwareDesign/HardwareDesign.sim/sim_1/behav/xsim'
"xelab -wto d2eb11f40ed0464a8259b19931d01e4d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_multi_cycle_cpu_behav xil_defaultlib.test_multi_cycle_cpu xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto d2eb11f40ed0464a8259b19931d01e4d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_multi_cycle_cpu_behav xil_defaultlib.test_multi_cycle_cpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 32 for port 'display_state' [E:/HardwareDesign/HardwareDesign/test_multi_cycle_cpu.v:35]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'addr' [E:/HardwareDesign/HardwareDesign/multi_cycle_cpu.v:277]
WARNING: [VRFC 10-3283] element index 20 into 'inst_rom' is out of bounds [E:/HardwareDesign/HardwareDesign/inst_rom.v:29]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.st1_fetch
Compiling module xil_defaultlib.st2_decode
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.st3_exe
Compiling module xil_defaultlib.st4_mem
Compiling module xil_defaultlib.st5_wb
Compiling module xil_defaultlib.inst_rom
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.multi_cycle_cpu
Compiling module xil_defaultlib.test_multi_cycle_cpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_multi_cycle_cpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/VIVADO_Files/HardwareDesign/HardwareDesign.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_multi_cycle_cpu_behav -key {Behavioral:sim_1:Functional:test_multi_cycle_cpu} -tclbatch {test_multi_cycle_cpu.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source test_multi_cycle_cpu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_multi_cycle_cpu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 962.496 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/VIVADO_Files/HardwareDesign/HardwareDesign.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_multi_cycle_cpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/VIVADO_Files/HardwareDesign/HardwareDesign.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_multi_cycle_cpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
WARNING: [VRFC 10-3609] overwriting previous definition of module 'adder' [E:/HardwareDesign/HardwareDesign/adder.v:2]
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/multi_cycle_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module st1_fetch
INFO: [VRFC 10-311] analyzing module st2_decode
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module alu
WARNING: [VRFC 10-3609] overwriting previous definition of module 'alu' [E:/HardwareDesign/HardwareDesign/alu.v:3]
INFO: [VRFC 10-311] analyzing module st3_exe
INFO: [VRFC 10-311] analyzing module st4_mem
INFO: [VRFC 10-311] analyzing module st5_wb
INFO: [VRFC 10-311] analyzing module inst_rom
WARNING: [VRFC 10-3609] overwriting previous definition of module 'inst_rom' [E:/HardwareDesign/HardwareDesign/inst_rom.v:2]
INFO: [VRFC 10-311] analyzing module data_ram
WARNING: [VRFC 10-3609] overwriting previous definition of module 'data_ram' [E:/HardwareDesign/HardwareDesign/data_ram.v:2]
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-311] analyzing module multi_cycle_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
WARNING: [VRFC 10-3609] overwriting previous definition of module 'regfile' [E:/HardwareDesign/HardwareDesign/regfile.v:2]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/st1_fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module st1_fetch
WARNING: [VRFC 10-3609] overwriting previous definition of module 'st1_fetch' [E:/HardwareDesign/HardwareDesign/st1_fetch.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/st2_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module st2_decode
WARNING: [VRFC 10-3609] overwriting previous definition of module 'st2_decode' [E:/HardwareDesign/HardwareDesign/st2_decode.v:2]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/st3_exe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module st3_exe
WARNING: [VRFC 10-3609] overwriting previous definition of module 'st3_exe' [E:/HardwareDesign/HardwareDesign/st3_exe.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/st4_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module st4_mem
WARNING: [VRFC 10-3609] overwriting previous definition of module 'st4_mem' [E:/HardwareDesign/HardwareDesign/st4_mem.v:2]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/st5_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module st5_wb
WARNING: [VRFC 10-3609] overwriting previous definition of module 'st5_wb' [E:/HardwareDesign/HardwareDesign/st5_wb.v:2]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HardwareDesign/HardwareDesign/test_multi_cycle_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_multi_cycle_cpu
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/VIVADO_Files/HardwareDesign/HardwareDesign.sim/sim_1/behav/xsim'
"xelab -wto d2eb11f40ed0464a8259b19931d01e4d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_multi_cycle_cpu_behav xil_defaultlib.test_multi_cycle_cpu xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto d2eb11f40ed0464a8259b19931d01e4d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_multi_cycle_cpu_behav xil_defaultlib.test_multi_cycle_cpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 32 for port 'display_state' [E:/HardwareDesign/HardwareDesign/test_multi_cycle_cpu.v:35]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'addr' [E:/HardwareDesign/HardwareDesign/multi_cycle_cpu.v:277]
WARNING: [VRFC 10-3283] element index 20 into 'inst_rom' is out of bounds [E:/HardwareDesign/HardwareDesign/inst_rom.v:29]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.st1_fetch
Compiling module xil_defaultlib.st2_decode
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.st3_exe
Compiling module xil_defaultlib.st4_mem
Compiling module xil_defaultlib.st5_wb
Compiling module xil_defaultlib.inst_rom
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.multi_cycle_cpu
Compiling module xil_defaultlib.test_multi_cycle_cpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_multi_cycle_cpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/VIVADO_Files/HardwareDesign/HardwareDesign.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_multi_cycle_cpu_behav -key {Behavioral:sim_1:Functional:test_multi_cycle_cpu} -tclbatch {test_multi_cycle_cpu.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source test_multi_cycle_cpu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_multi_cycle_cpu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 962.496 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Sep  8 01:13:37 2022...
