{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 01 03:04:50 2018 " "Info: Processing started: Mon Jan 01 03:04:50 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ywljofwb -c ywljofwb " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ywljofwb -c ywljofwb" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ywljofwb.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ywljofwb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ywljofwb-a " "Info: Found design unit 1: ywljofwb-a" {  } { { "ywljofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/ywljofwb/ywljofwb.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ywljofwb " "Info: Found entity 1: ywljofwb" {  } { { "ywljofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/ywljofwb/ywljofwb.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "ywljofwb " "Info: Elaborating entity \"ywljofwb\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alu_out ywljofwb.vhd(18) " "Warning (10492): VHDL Process Statement warning at ywljofwb.vhd(18): signal \"alu_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ywljofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/ywljofwb/ywljofwb.vhd" 18 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alu_out ywljofwb.vhd(19) " "Warning (10492): VHDL Process Statement warning at ywljofwb.vhd(19): signal \"alu_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ywljofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/ywljofwb/ywljofwb.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alu_out ywljofwb.vhd(21) " "Warning (10492): VHDL Process Statement warning at ywljofwb.vhd(21): signal \"alu_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ywljofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/ywljofwb/ywljofwb.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alu_out ywljofwb.vhd(22) " "Warning (10492): VHDL Process Statement warning at ywljofwb.vhd(22): signal \"alu_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ywljofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/ywljofwb/ywljofwb.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alu_out ywljofwb.vhd(24) " "Warning (10492): VHDL Process Statement warning at ywljofwb.vhd(24): signal \"alu_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ywljofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/ywljofwb/ywljofwb.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "m ywljofwb.vhd(27) " "Warning (10492): VHDL Process Statement warning at ywljofwb.vhd(27): signal \"m\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ywljofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/ywljofwb/ywljofwb.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ywljsc ywljofwb.vhd(15) " "Warning (10631): VHDL Process Statement warning at ywljofwb.vhd(15): inferring latch(es) for signal or variable \"ywljsc\", which holds its previous value in one or more paths through the process" {  } { { "ywljofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/ywljofwb/ywljofwb.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "m ywljofwb.vhd(15) " "Warning (10631): VHDL Process Statement warning at ywljofwb.vhd(15): inferring latch(es) for signal or variable \"m\", which holds its previous value in one or more paths through the process" {  } { { "ywljofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/ywljofwb/ywljofwb.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m ywljofwb.vhd(15) " "Info (10041): Inferred latch for \"m\" at ywljofwb.vhd(15)" {  } { { "ywljofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/ywljofwb/ywljofwb.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ywljsc\[0\] ywljofwb.vhd(15) " "Info (10041): Inferred latch for \"ywljsc\[0\]\" at ywljofwb.vhd(15)" {  } { { "ywljofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/ywljofwb/ywljofwb.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ywljsc\[1\] ywljofwb.vhd(15) " "Info (10041): Inferred latch for \"ywljsc\[1\]\" at ywljofwb.vhd(15)" {  } { { "ywljofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/ywljofwb/ywljofwb.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ywljsc\[2\] ywljofwb.vhd(15) " "Info (10041): Inferred latch for \"ywljsc\[2\]\" at ywljofwb.vhd(15)" {  } { { "ywljofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/ywljofwb/ywljofwb.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ywljsc\[3\] ywljofwb.vhd(15) " "Info (10041): Inferred latch for \"ywljsc\[3\]\" at ywljofwb.vhd(15)" {  } { { "ywljofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/ywljofwb/ywljofwb.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ywljsc\[4\] ywljofwb.vhd(15) " "Info (10041): Inferred latch for \"ywljsc\[4\]\" at ywljofwb.vhd(15)" {  } { { "ywljofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/ywljofwb/ywljofwb.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ywljsc\[5\] ywljofwb.vhd(15) " "Info (10041): Inferred latch for \"ywljsc\[5\]\" at ywljofwb.vhd(15)" {  } { { "ywljofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/ywljofwb/ywljofwb.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ywljsc\[6\] ywljofwb.vhd(15) " "Info (10041): Inferred latch for \"ywljsc\[6\]\" at ywljofwb.vhd(15)" {  } { { "ywljofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/ywljofwb/ywljofwb.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ywljsc\[7\] ywljofwb.vhd(15) " "Info (10041): Inferred latch for \"ywljsc\[7\]\" at ywljofwb.vhd(15)" {  } { { "ywljofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/ywljofwb/ywljofwb.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DUP_LATCH_INFO_HDR" "" "Info: Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IOPT_MLS_DUP_LATCH_INFO" "ywljsc\[7\]\$latch m " "Info: Duplicate LATCH primitive \"ywljsc\[7\]\$latch\" merged with LATCH primitive \"m\"" {  } { { "ywljofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/ywljofwb/ywljofwb.vhd" 15 0 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "m " "Warning: Latch m has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA fbus " "Warning: Ports D and ENA on the latch are fed by the same signal fbus" {  } { { "ywljofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/ywljofwb/ywljofwb.vhd" 6 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ywljofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/ywljofwb/ywljofwb.vhd" 15 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ywljsc\[0\]\$latch " "Warning: Latch ywljsc\[0\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA fbus " "Warning: Ports D and ENA on the latch are fed by the same signal fbus" {  } { { "ywljofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/ywljofwb/ywljofwb.vhd" 6 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ywljofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/ywljofwb/ywljofwb.vhd" 15 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ywljsc\[1\]\$latch " "Warning: Latch ywljsc\[1\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA fbus " "Warning: Ports D and ENA on the latch are fed by the same signal fbus" {  } { { "ywljofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/ywljofwb/ywljofwb.vhd" 6 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ywljofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/ywljofwb/ywljofwb.vhd" 15 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ywljsc\[2\]\$latch " "Warning: Latch ywljsc\[2\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA fbus " "Warning: Ports D and ENA on the latch are fed by the same signal fbus" {  } { { "ywljofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/ywljofwb/ywljofwb.vhd" 6 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ywljofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/ywljofwb/ywljofwb.vhd" 15 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ywljsc\[3\]\$latch " "Warning: Latch ywljsc\[3\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA fbus " "Warning: Ports D and ENA on the latch are fed by the same signal fbus" {  } { { "ywljofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/ywljofwb/ywljofwb.vhd" 6 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ywljofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/ywljofwb/ywljofwb.vhd" 15 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ywljsc\[4\]\$latch " "Warning: Latch ywljsc\[4\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA fbus " "Warning: Ports D and ENA on the latch are fed by the same signal fbus" {  } { { "ywljofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/ywljofwb/ywljofwb.vhd" 6 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ywljofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/ywljofwb/ywljofwb.vhd" 15 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ywljsc\[5\]\$latch " "Warning: Latch ywljsc\[5\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA fbus " "Warning: Ports D and ENA on the latch are fed by the same signal fbus" {  } { { "ywljofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/ywljofwb/ywljofwb.vhd" 6 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ywljofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/ywljofwb/ywljofwb.vhd" 15 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ywljsc\[6\]\$latch " "Warning: Latch ywljsc\[6\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA fbus " "Warning: Ports D and ENA on the latch are fed by the same signal fbus" {  } { { "ywljofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/ywljofwb/ywljofwb.vhd" 6 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ywljofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/ywljofwb/ywljofwb.vhd" 15 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "43 " "Info: Implemented 43 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Info: Implemented 11 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Info: Implemented 9 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "23 " "Info: Implemented 23 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 24 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "259 " "Info: Peak virtual memory: 259 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 01 03:04:51 2018 " "Info: Processing ended: Mon Jan 01 03:04:51 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
