#open_project sub_syn_pipe_cbe
open_project sub

add_files sub.cpp
add_files -tb sub.cpp

set_top sub

open_solution -reset solution
set_part zynq
create_clock -period 5

set_directive_interface -mode ap_ctrl_none sub
set_directive_interface -mode ap_hs sub io_cmd
set_directive_interface -mode ap_hs sub io_resp

csim_design
csynth_design
#cosim_design -rtl verilog -tool modelsim 

exit
