[{"DBLP title": "Architecting phase change memory as a scalable dram alternative.", "DBLP authors": ["Benjamin C. Lee", "Engin Ipek", "Onur Mutlu", "Doug Burger"], "year": 2009, "MAG papers": [{"PaperId": 2102449048, "PaperTitle": "architecting phase change memory as a scalable dram alternative", "Year": 2009, "CitationCount": 1313, "EstimatedCitation": 1712, "Affiliations": {"microsoft": 3.0, "carnegie mellon university": 1.0}}, {"PaperId": 2998915116, "PaperTitle": "architecting phase change memory as a scalable dram alternative", "Year": 2009, "CitationCount": 175, "EstimatedCitation": 263, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "A durable and energy efficient main memory using phase change memory technology.", "DBLP authors": ["Ping Zhou", "Bo Zhao", "Jun Yang", "Youtao Zhang"], "year": 2009, "MAG papers": [{"PaperId": 2999811406, "PaperTitle": "a durable and energy efficient main memory using phase change memory technology", "Year": 2009, "CitationCount": 104, "EstimatedCitation": 158, "Affiliations": {}}, {"PaperId": 2135393827, "PaperTitle": "a durable and energy efficient main memory using phase change memory technology", "Year": 2009, "CitationCount": 811, "EstimatedCitation": 1137, "Affiliations": {"university of pittsburgh": 4.0}}], "source": "ES"}, {"DBLP title": "Scalable high performance main memory system using phase-change memory technology.", "DBLP authors": ["Moinuddin K. Qureshi", "Vijayalakshmi Srinivasan", "Jude A. Rivers"], "year": 2009, "MAG papers": [{"PaperId": 2048588974, "PaperTitle": "scalable high performance main memory system using phase change memory technology", "Year": 2009, "CitationCount": 1228, "EstimatedCitation": 1709, "Affiliations": {"ibm": 3.0}}], "source": "ES"}, {"DBLP title": "Hybrid cache architecture with disparate memory technologies.", "DBLP authors": ["Xiaoxia Wu", "Jian Li", "Lixin Zhang", "Evan Speight", "Ramakrishnan Rajamony", "Yuan Xie"], "year": 2009, "MAG papers": [{"PaperId": 2996954354, "PaperTitle": "hybrid cache architecture with disparate memory technologies", "Year": 2009, "CitationCount": 45, "EstimatedCitation": 69, "Affiliations": {}}, {"PaperId": 2064977311, "PaperTitle": "hybrid cache architecture with disparate memory technologies", "Year": 2009, "CitationCount": 318, "EstimatedCitation": 456, "Affiliations": {"ibm": 4.0, "pennsylvania state university": 2.0}}], "source": "ES"}, {"DBLP title": "Dynamic MIPS rate stabilization in out-of-order processors.", "DBLP authors": ["Jinho Suh", "Michel Dubois"], "year": 2009, "MAG papers": [{"PaperId": 2099951182, "PaperTitle": "dynamic mips rate stabilization in out of order processors", "Year": 2009, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"university of southern california": 2.0}}, {"PaperId": 2999145353, "PaperTitle": "dynamic mips rate stabilization in out of order processors", "Year": 2009, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Hardware support for WCET analysis of hard real-time multicore systems.", "DBLP authors": ["Marco Paolieri", "Eduardo Qui\u00f1ones", "Francisco J. Cazorla", "Guillem Bernat", "Mateo Valero"], "year": 2009, "MAG papers": [{"PaperId": 2119959854, "PaperTitle": "hardware support for wcet analysis of hard real time multicore systems", "Year": 2009, "CitationCount": 219, "EstimatedCitation": 338, "Affiliations": {"polytechnic university of catalonia": 1.0, "barcelona supercomputing center": 3.0}}], "source": "ES"}, {"DBLP title": "Spatio-temporal memory streaming.", "DBLP authors": ["Stephen Somogyi", "Thomas F. Wenisch", "Anastasia Ailamaki", "Babak Falsafi"], "year": 2009, "MAG papers": [{"PaperId": 2168923722, "PaperTitle": "spatio temporal memory streaming", "Year": 2009, "CitationCount": 104, "EstimatedCitation": 182, "Affiliations": {"ecole polytechnique federale de lausanne": 2.0, "university of michigan": 1.0, "carnegie mellon university": 1.0}}], "source": "ES"}, {"DBLP title": "Stream chaining: exploiting multiple levels of correlation in data prefetching.", "DBLP authors": ["Pedro Diaz", "Marcelo Cintra"], "year": 2009, "MAG papers": [{"PaperId": 2108666047, "PaperTitle": "stream chaining exploiting multiple levels of correlation in data prefetching", "Year": 2009, "CitationCount": 40, "EstimatedCitation": 58, "Affiliations": {"university of edinburgh": 2.0}}], "source": "ES"}, {"DBLP title": "Architectural core salvaging in a multi-core processor for hard-error tolerance.", "DBLP authors": ["Michael D. Powell", "Arijit Biswas", "Shantanu Gupta", "Shubhendu S. Mukherjee"], "year": 2009, "MAG papers": [{"PaperId": 2099828501, "PaperTitle": "architectural core salvaging in a multi core processor for hard error tolerance", "Year": 2009, "CitationCount": 129, "EstimatedCitation": 158, "Affiliations": {"intel": 3.0, "university of michigan": 1.0}}], "source": "ES"}, {"DBLP title": "End-to-end register data-flow continuous self-test.", "DBLP authors": ["Javier Carretero", "Pedro Chaparro", "Xavier Vera", "Jaume Abella", "Antonio Gonz\u00e1lez"], "year": 2009, "MAG papers": [{"PaperId": 3023763154, "PaperTitle": "end to end register data flow continuous self test", "Year": 2009, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {}}, {"PaperId": 1989622980, "PaperTitle": "end to end register data flow continuous self test", "Year": 2009, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"polytechnic university of catalonia": 5.0}}], "source": "ES"}, {"DBLP title": "Memory mapped ECC: low-cost error protection for last level caches.", "DBLP authors": ["Doe Hyun Yoon", "Mattan Erez"], "year": 2009, "MAG papers": [{"PaperId": 2080019739, "PaperTitle": "memory mapped ecc low cost error protection for last level caches", "Year": 2009, "CitationCount": 117, "EstimatedCitation": 158, "Affiliations": {"university of texas at austin": 2.0}}], "source": "ES"}, {"DBLP title": "AnySP: anytime anywhere anyway signal processing.", "DBLP authors": ["Mark Woh", "Sangwon Seo", "Scott A. Mahlke", "Trevor N. Mudge", "Chaitali Chakrabarti", "Kriszti\u00e1n Flautner"], "year": 2009, "MAG papers": [{"PaperId": 1982008951, "PaperTitle": "anysp anytime anywhere anyway signal processing", "Year": 2009, "CitationCount": 74, "EstimatedCitation": 126, "Affiliations": {"university of michigan": 4.0, "arizona state university": 1.0}}], "source": "ES"}, {"DBLP title": "Rigel: an architecture and scalable programming interface for a 1000-core accelerator.", "DBLP authors": ["John H. Kelm", "Daniel R. Johnson", "Matthew R. Johnson", "Neal Clayton Crago", "William Tuohy", "Aqeel Mahesri", "Steven S. Lumetta", "Matthew I. Frank", "Sanjay J. Patel"], "year": 2009, "MAG papers": [{"PaperId": 2010802738, "PaperTitle": "rigel an architecture and scalable programming interface for a 1000 core accelerator", "Year": 2009, "CitationCount": 135, "EstimatedCitation": 203, "Affiliations": {"university of illinois at urbana champaign": 9.0}}], "source": "ES"}, {"DBLP title": "An analytical model for a GPU architecture with memory-level and thread-level parallelism awareness.", "DBLP authors": ["Sunpyo Hong", "Hyesoon Kim"], "year": 2009, "MAG papers": [{"PaperId": 2167334577, "PaperTitle": "an analytical model for a gpu architecture with memory level and thread level parallelism awareness", "Year": 2009, "CitationCount": 558, "EstimatedCitation": 833, "Affiliations": {"georgia institute of technology": 2.0}}, {"PaperId": 2997701623, "PaperTitle": "an analytical model for a gpu architecture with memory level and thread level parallelism awareness", "Year": 2009, "CitationCount": 111, "EstimatedCitation": 161, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Multi-execution: multicore caching for data-similar executions.", "DBLP authors": ["Susmit Biswas", "Diana Franklin", "Alan Savage", "Ryan Dixon", "Timothy Sherwood", "Frederic T. Chong"], "year": 2009, "MAG papers": [{"PaperId": 1988625252, "PaperTitle": "multi execution multicore caching for data similar executions", "Year": 2009, "CitationCount": 35, "EstimatedCitation": 61, "Affiliations": {"university of california santa barbara": 6.0}}], "source": "ES"}, {"DBLP title": "PIPP: promotion/insertion pseudo-partitioning of multi-core shared caches.", "DBLP authors": ["Yuejian Xie", "Gabriel H. Loh"], "year": 2009, "MAG papers": [{"PaperId": 2135089498, "PaperTitle": "pipp promotion insertion pseudo partitioning of multi core shared caches", "Year": 2009, "CitationCount": 281, "EstimatedCitation": 394, "Affiliations": {"georgia institute of technology": 2.0}}], "source": "ES"}, {"DBLP title": "Reactive NUCA: near-optimal block placement and replication in distributed caches.", "DBLP authors": ["Nikos Hardavellas", "Michael Ferdman", "Babak Falsafi", "Anastasia Ailamaki"], "year": 2009, "MAG papers": [{"PaperId": 2151233837, "PaperTitle": "reactive nuca near optimal block placement and replication in distributed caches", "Year": 2009, "CitationCount": 362, "EstimatedCitation": 537, "Affiliations": {"carnegie mellon university": 1.0, "ecole polytechnique federale de lausanne": 3.0}}], "source": "ES"}, {"DBLP title": "A case for bufferless routing in on-chip networks.", "DBLP authors": ["Thomas Moscibroda", "Onur Mutlu"], "year": 2009, "MAG papers": [{"PaperId": 2160610190, "PaperTitle": "a case for bufferless routing in on chip networks", "Year": 2009, "CitationCount": 340, "EstimatedCitation": 509, "Affiliations": {"carnegie mellon university": 1.0, "microsoft": 1.0}}, {"PaperId": 2999516464, "PaperTitle": "a case for bufferless routing in on chip networks", "Year": 2009, "CitationCount": 51, "EstimatedCitation": 77, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Application-aware deadlock-free oblivious routing.", "DBLP authors": ["Michel A. Kinsy", "Myong Hyon Cho", "Tina Wen", "G. Edward Suh", "Marten van Dijk", "Srinivas Devadas"], "year": 2009, "MAG papers": [{"PaperId": 1571037248, "PaperTitle": "application aware deadlock free oblivious routing", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"cornell university": 1.0, "massachusetts institute of technology": 5.0}}, {"PaperId": 2128452435, "PaperTitle": "application aware deadlock free oblivious routing", "Year": 2009, "CitationCount": 74, "EstimatedCitation": 106, "Affiliations": {"massachusetts institute of technology": 5.0, "cornell university": 1.0}}], "source": "ES"}, {"DBLP title": "Indirect adaptive routing on large scale interconnection networks.", "DBLP authors": ["Nan Jiang", "John Kim", "William J. Dally"], "year": 2009, "MAG papers": [{"PaperId": 2108255464, "PaperTitle": "indirect adaptive routing on large scale interconnection networks", "Year": 2009, "CitationCount": 106, "EstimatedCitation": 156, "Affiliations": {"kaist": 1.0, "stanford university": 2.0}}], "source": "ES"}, {"DBLP title": "InvisiFence: performance-transparent memory ordering in conventional multiprocessors.", "DBLP authors": ["Colin Blundell", "Milo M. K. Martin", "Thomas F. Wenisch"], "year": 2009, "MAG papers": [{"PaperId": 2142101409, "PaperTitle": "invisifence performance transparent memory ordering in conventional multiprocessors", "Year": 2009, "CitationCount": 109, "EstimatedCitation": 130, "Affiliations": {"university of michigan": 1.0, "university of pennsylvania": 2.0}}], "source": "ES"}, {"DBLP title": "Decoupled store completion/silent deterministic replay: enabling scalable data memory for CPR/CFP processors.", "DBLP authors": ["Andrew D. Hilton", "Amir Roth"], "year": 2009, "MAG papers": [{"PaperId": 2102641569, "PaperTitle": "decoupled store completion silent deterministic replay enabling scalable data memory for cpr cfp processors", "Year": 2009, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"university of pennsylvania": 2.0}}], "source": "ES"}, {"DBLP title": "Decoupled DIMM: building high-bandwidth memory system using low-speed DRAM devices.", "DBLP authors": ["Hongzhong Zheng", "Jiang Lin", "Zhao Zhang", "Zhichun Zhu"], "year": 2009, "MAG papers": [{"PaperId": 2003312212, "PaperTitle": "decoupled dimm building high bandwidth memory system using low speed dram devices", "Year": 2009, "CitationCount": 66, "EstimatedCitation": 95, "Affiliations": {"university of illinois at chicago": 2.0, "ibm": 1.0, "iowa state university": 1.0}}], "source": "ES"}, {"DBLP title": "Disaggregated memory for expansion and sharing in blade servers.", "DBLP authors": ["Kevin T. Lim", "Jichuan Chang", "Trevor N. Mudge", "Parthasarathy Ranganathan", "Steven K. Reinhardt", "Thomas F. Wenisch"], "year": 2009, "MAG papers": [{"PaperId": 2161047342, "PaperTitle": "disaggregated memory for expansion and sharing in blade servers", "Year": 2009, "CitationCount": 308, "EstimatedCitation": 431, "Affiliations": {"university of michigan": 3.0, "hewlett packard": 2.0, "advanced micro devices": 1.0}}], "source": "ES"}, {"DBLP title": "The performance of PC solid-state disks (SSDs) as a function of bandwidth, concurrency, device architecture, and system organization.", "DBLP authors": ["Cagdas Dirik", "Bruce L. Jacob"], "year": 2009, "MAG papers": [{"PaperId": 2074968498, "PaperTitle": "the performance of pc solid state disks ssds as a function of bandwidth concurrency device architecture and system organization", "Year": 2009, "CitationCount": 196, "EstimatedCitation": 283, "Affiliations": {"university of maryland college park": 2.0}}, {"PaperId": 3007333746, "PaperTitle": "the performance of pc solid state disks ssds as a function of bandwidth concurrency device architecture and system organization", "Year": 2009, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Thread criticality predictors for dynamic performance, power, and resource management in chip multiprocessors.", "DBLP authors": ["Abhishek Bhattacharjee", "Margaret Martonosi"], "year": 2009, "MAG papers": [{"PaperId": 1963560066, "PaperTitle": "thread criticality predictors for dynamic performance power and resource management in chip multiprocessors", "Year": 2009, "CitationCount": 169, "EstimatedCitation": 238, "Affiliations": {"princeton university": 2.0}}, {"PaperId": 3009835773, "PaperTitle": "thread criticality predictors for dynamic performance power and resource management in chip multiprocessors", "Year": 2009, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Thread motion: fine-grained power management for multi-core systems.", "DBLP authors": ["Krishna K. Rangan", "Gu-Yeon Wei", "David M. Brooks"], "year": 2009, "MAG papers": [{"PaperId": 2134782496, "PaperTitle": "thread motion fine grained power management for multi core systems", "Year": 2009, "CitationCount": 207, "EstimatedCitation": 352, "Affiliations": {"harvard university": 3.0}}], "source": "ES"}, {"DBLP title": "Temperature-constrained power control for chip multiprocessors with online model estimation.", "DBLP authors": ["Yefu Wang", "Kai Ma", "Xiaorui Wang"], "year": 2009, "MAG papers": [{"PaperId": 2171762108, "PaperTitle": "temperature constrained power control for chip multiprocessors with online model estimation", "Year": 2009, "CitationCount": 183, "EstimatedCitation": 277, "Affiliations": {"university of tennessee": 3.0}}, {"PaperId": 2996833377, "PaperTitle": "temperature constrained power control for chip multiprocessors with online model estimation", "Year": 2009, "CitationCount": 36, "EstimatedCitation": 54, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "A case for an interleaving constrained shared-memory multi-processor.", "DBLP authors": ["Jie Yu", "Satish Narayanasamy"], "year": 2009, "MAG papers": [{"PaperId": 3003689949, "PaperTitle": "a case for an interleaving constrained shared memory multi processor", "Year": 2009, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {}}, {"PaperId": 2084719450, "PaperTitle": "a case for an interleaving constrained shared memory multi processor", "Year": 2009, "CitationCount": 142, "EstimatedCitation": 191, "Affiliations": {"university of michigan": 2.0}}], "source": "ES"}, {"DBLP title": "SigRace: signature-based data race detection.", "DBLP authors": ["Abdullah Muzahid", "Dar\u00edo Su\u00e1rez Gracia", "Shanxiang Qi", "Josep Torrellas"], "year": 2009, "MAG papers": [{"PaperId": 2149538119, "PaperTitle": "sigrace signature based data race detection", "Year": 2009, "CitationCount": 84, "EstimatedCitation": 125, "Affiliations": {"university of zaragoza": 1.0, "university of illinois at urbana champaign": 3.0}}], "source": "ES"}, {"DBLP title": "ECMon: exposing cache events for monitoring.", "DBLP authors": ["Vijay Nagarajan", "Rajiv Gupta"], "year": 2009, "MAG papers": [{"PaperId": 1996001376, "PaperTitle": "ecmon exposing cache events for monitoring", "Year": 2009, "CitationCount": 37, "EstimatedCitation": 37, "Affiliations": {"university of california riverside": 2.0}}], "source": "ES"}, {"DBLP title": "End-to-end performance forecasting: finding bottlenecks before they happen.", "DBLP authors": ["Ali G. Saidi", "Nathan L. Binkert", "Steven K. Reinhardt", "Trevor N. Mudge"], "year": 2009, "MAG papers": [{"PaperId": 2095739209, "PaperTitle": "end to end performance forecasting finding bottlenecks before they happen", "Year": 2009, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"university of michigan": 2.0, "hewlett packard": 1.0, "advanced micro devices": 1.0}}], "source": "ES"}, {"DBLP title": "Scaling the bandwidth wall: challenges in and avenues for CMP scaling.", "DBLP authors": ["Brian M. Rogers", "Anil Krishna", "Gordon B. Bell", "Ken V. Vu", "Xiaowei Jiang", "Yan Solihin"], "year": 2009, "MAG papers": [{"PaperId": 2118703320, "PaperTitle": "scaling the bandwidth wall challenges in and avenues for cmp scaling", "Year": 2009, "CitationCount": 231, "EstimatedCitation": 369, "Affiliations": {"research triangle park": 3.0, "north carolina state university": 3.0}}], "source": "ES"}, {"DBLP title": "A fault tolerant, area efficient architecture for Shor's factoring algorithm.", "DBLP authors": ["Mark Whitney", "Nemanja Isailovic", "Yatish Patel", "John Kubiatowicz"], "year": 2009, "MAG papers": [{"PaperId": 2008399707, "PaperTitle": "a fault tolerant area efficient architecture for shor s factoring algorithm", "Year": 2009, "CitationCount": 40, "EstimatedCitation": 50, "Affiliations": {"university of california berkeley": 4.0}}, {"PaperId": 2953117307, "PaperTitle": "a fault tolerant area efficient architecture for shor s factoring algorithm", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of california berkeley": 4.0}}], "source": "ES"}, {"DBLP title": "Performance and power of cache-based reconfigurable computing.", "DBLP authors": ["Andrew Putnam", "Susan J. Eggers", "Dave Bennett", "Eric Dellinger", "Jeff Mason", "Henry Styles", "Prasanna Sundararajan", "Ralph Wittig"], "year": 2009, "MAG papers": [{"PaperId": 3003468330, "PaperTitle": "performance and power of cache based reconfigurable computing", "Year": 2009, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {}}, {"PaperId": 2030073746, "PaperTitle": "performance and power of cache based reconfigurable computing", "Year": 2009, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"xilinx": 6.0, "university of washington": 2.0}}, {"PaperId": 2024612992, "PaperTitle": "performance and power of cache based reconfigurable computing", "Year": 2009, "CitationCount": 31, "EstimatedCitation": 31, "Affiliations": {"xilinx": 6.0, "university of washington": 2.0}}], "source": "ES"}, {"DBLP title": "A memory system design framework: creating smart memories.", "DBLP authors": ["Amin Firoozshahian", "Alex Solomatnikov", "Ofer Shacham", "Zain Asgar", "Stephen Richardson", "Christos Kozyrakis", "Mark Horowitz"], "year": 2009, "MAG papers": [{"PaperId": 1974120505, "PaperTitle": "a memory system design framework creating smart memories", "Year": 2009, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"stanford university": 5.0}}], "source": "ES"}, {"DBLP title": "Flexible reference-counting-based hardware acceleration for garbage collection.", "DBLP authors": ["Jos\u00e9 A. Joao", "Onur Mutlu", "Yale N. Patt"], "year": 2009, "MAG papers": [{"PaperId": 2100819849, "PaperTitle": "flexible reference counting based hardware acceleration for garbage collection", "Year": 2009, "CitationCount": 51, "EstimatedCitation": 75, "Affiliations": {"university of texas at austin": 2.0, "carnegie mellon university": 1.0}}], "source": "ES"}, {"DBLP title": "Firefly: illuminating future network-on-chip with nanophotonics.", "DBLP authors": ["Yan Pan", "Prabhat Kumar", "John Kim", "Gokhan Memik", "Yu Zhang", "Alok N. Choudhary"], "year": 2009, "MAG papers": [{"PaperId": 2119565088, "PaperTitle": "firefly illuminating future network on chip with nanophotonics", "Year": 2009, "CitationCount": 340, "EstimatedCitation": 512, "Affiliations": {"kaist": 1.0, "northwestern university": 5.0}}], "source": "ES"}, {"DBLP title": "Phastlane: a rapid transit optical routing network.", "DBLP authors": ["Mark J. Cianchetti", "Joseph C. Kerekes", "David H. Albonesi"], "year": 2009, "MAG papers": [{"PaperId": 2113636689, "PaperTitle": "phastlane a rapid transit optical routing network", "Year": 2009, "CitationCount": 169, "EstimatedCitation": 252, "Affiliations": {"cornell university": 3.0}}], "source": "ES"}, {"DBLP title": "Achieving predictable performance through better memory controller placement in many-core CMPs.", "DBLP authors": ["Dennis Abts", "Natalie D. Enright Jerger", "John Kim", "Dan Gibson", "Mikko H. Lipasti"], "year": 2009, "MAG papers": [{"PaperId": 2155371841, "PaperTitle": "achieving predictable performance through better memory controller placement in many core cmps", "Year": 2009, "CitationCount": 138, "EstimatedCitation": 203, "Affiliations": {"kaist": 1.0, "google": 1.0, "university of toronto": 1.0, "university of wisconsin madison": 2.0}}], "source": "ES"}, {"DBLP title": "Dynamic performance tuning for speculative threads.", "DBLP authors": ["Yangchun Luo", "Venkatesan Packirisamy", "Wei-Chung Hsu", "Antonia Zhai", "Nikhil Mungre", "Ankit Tarkas"], "year": 2009, "MAG papers": [{"PaperId": 3004321568, "PaperTitle": "dynamic performance tuning for speculative threads", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}, {"PaperId": 2008451057, "PaperTitle": "dynamic performance tuning for speculative threads", "Year": 2009, "CitationCount": 33, "EstimatedCitation": 50, "Affiliations": {"university of minnesota": 6.0}}], "source": "ES"}, {"DBLP title": "Boosting single-thread performance in multi-core systems through fine-grain multi-threading.", "DBLP authors": ["Carlos Madriles", "Pedro L\u00f3pez", "Josep M. Codina", "Enric Gibert", "Fernando Latorre", "Alejandro Mart\u00ednez", "Ra\u00fal Mart\u00ednez", "Antonio Gonz\u00e1lez"], "year": 2009, "MAG papers": [{"PaperId": 2149075803, "PaperTitle": "boosting single thread performance in multi core systems through fine grain multi threading", "Year": 2009, "CitationCount": 28, "EstimatedCitation": 28, "Affiliations": {"polytechnic university of catalonia": 8.0}}], "source": "ES"}, {"DBLP title": "Simultaneous speculative threading: a novel pipeline architecture implemented in sun's rock processor.", "DBLP authors": ["Shailender Chaudhry", "Robert Cypher", "Magnus Ekman", "Martin Karlsson", "Anders Landin", "Sherman Yip", "H\u00e5kan Zeffer", "Marc Tremblay"], "year": 2009, "MAG papers": [{"PaperId": 2137953999, "PaperTitle": "simultaneous speculative threading a novel pipeline architecture implemented in sun s rock processor", "Year": 2009, "CitationCount": 61, "EstimatedCitation": 86, "Affiliations": {"sun microsystems": 8.0}}], "source": "ES"}]